Timing Analyzer report for uc1
Fri Jun 10 00:28:47 2022
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'decoder:inst1|ALUC[0]'
 13. Slow 1200mV 85C Model Setup: 'clk_reg'
 14. Slow 1200mV 85C Model Setup: 'clk_k'
 15. Slow 1200mV 85C Model Setup: 'clk_pc'
 16. Slow 1200mV 85C Model Setup: 'clk_ram'
 17. Slow 1200mV 85C Model Setup: 'rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0'
 18. Slow 1200mV 85C Model Setup: 'nRST'
 19. Slow 1200mV 85C Model Setup: 'clk_rom'
 20. Slow 1200mV 85C Model Hold: 'rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0'
 21. Slow 1200mV 85C Model Hold: 'clk_ram'
 22. Slow 1200mV 85C Model Hold: 'decoder:inst1|ALUC[0]'
 23. Slow 1200mV 85C Model Hold: 'clk_rom'
 24. Slow 1200mV 85C Model Hold: 'clk_pc'
 25. Slow 1200mV 85C Model Hold: 'clk_reg'
 26. Slow 1200mV 85C Model Hold: 'clk_k'
 27. Slow 1200mV 85C Model Hold: 'nRST'
 28. Slow 1200mV 85C Model Recovery: 'clk_pc'
 29. Slow 1200mV 85C Model Recovery: 'clk_reg'
 30. Slow 1200mV 85C Model Recovery: 'clk_k'
 31. Slow 1200mV 85C Model Removal: 'clk_reg'
 32. Slow 1200mV 85C Model Removal: 'clk_k'
 33. Slow 1200mV 85C Model Removal: 'clk_pc'
 34. Slow 1200mV 85C Model Metastability Summary
 35. Slow 1200mV 0C Model Fmax Summary
 36. Slow 1200mV 0C Model Setup Summary
 37. Slow 1200mV 0C Model Hold Summary
 38. Slow 1200mV 0C Model Recovery Summary
 39. Slow 1200mV 0C Model Removal Summary
 40. Slow 1200mV 0C Model Minimum Pulse Width Summary
 41. Slow 1200mV 0C Model Setup: 'decoder:inst1|ALUC[0]'
 42. Slow 1200mV 0C Model Setup: 'clk_reg'
 43. Slow 1200mV 0C Model Setup: 'clk_k'
 44. Slow 1200mV 0C Model Setup: 'clk_pc'
 45. Slow 1200mV 0C Model Setup: 'clk_ram'
 46. Slow 1200mV 0C Model Setup: 'rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0'
 47. Slow 1200mV 0C Model Setup: 'nRST'
 48. Slow 1200mV 0C Model Setup: 'clk_rom'
 49. Slow 1200mV 0C Model Hold: 'rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0'
 50. Slow 1200mV 0C Model Hold: 'clk_ram'
 51. Slow 1200mV 0C Model Hold: 'decoder:inst1|ALUC[0]'
 52. Slow 1200mV 0C Model Hold: 'clk_rom'
 53. Slow 1200mV 0C Model Hold: 'clk_pc'
 54. Slow 1200mV 0C Model Hold: 'clk_reg'
 55. Slow 1200mV 0C Model Hold: 'clk_k'
 56. Slow 1200mV 0C Model Hold: 'nRST'
 57. Slow 1200mV 0C Model Recovery: 'clk_pc'
 58. Slow 1200mV 0C Model Recovery: 'clk_reg'
 59. Slow 1200mV 0C Model Recovery: 'clk_k'
 60. Slow 1200mV 0C Model Removal: 'clk_reg'
 61. Slow 1200mV 0C Model Removal: 'clk_k'
 62. Slow 1200mV 0C Model Removal: 'clk_pc'
 63. Slow 1200mV 0C Model Metastability Summary
 64. Fast 1200mV 0C Model Setup Summary
 65. Fast 1200mV 0C Model Hold Summary
 66. Fast 1200mV 0C Model Recovery Summary
 67. Fast 1200mV 0C Model Removal Summary
 68. Fast 1200mV 0C Model Minimum Pulse Width Summary
 69. Fast 1200mV 0C Model Setup: 'decoder:inst1|ALUC[0]'
 70. Fast 1200mV 0C Model Setup: 'clk_reg'
 71. Fast 1200mV 0C Model Setup: 'clk_k'
 72. Fast 1200mV 0C Model Setup: 'clk_pc'
 73. Fast 1200mV 0C Model Setup: 'clk_ram'
 74. Fast 1200mV 0C Model Setup: 'rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0'
 75. Fast 1200mV 0C Model Setup: 'nRST'
 76. Fast 1200mV 0C Model Setup: 'clk_rom'
 77. Fast 1200mV 0C Model Hold: 'rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0'
 78. Fast 1200mV 0C Model Hold: 'clk_ram'
 79. Fast 1200mV 0C Model Hold: 'decoder:inst1|ALUC[0]'
 80. Fast 1200mV 0C Model Hold: 'clk_pc'
 81. Fast 1200mV 0C Model Hold: 'clk_k'
 82. Fast 1200mV 0C Model Hold: 'clk_rom'
 83. Fast 1200mV 0C Model Hold: 'clk_reg'
 84. Fast 1200mV 0C Model Hold: 'nRST'
 85. Fast 1200mV 0C Model Recovery: 'clk_pc'
 86. Fast 1200mV 0C Model Recovery: 'clk_reg'
 87. Fast 1200mV 0C Model Recovery: 'clk_k'
 88. Fast 1200mV 0C Model Removal: 'clk_reg'
 89. Fast 1200mV 0C Model Removal: 'clk_k'
 90. Fast 1200mV 0C Model Removal: 'clk_pc'
 91. Fast 1200mV 0C Model Metastability Summary
 92. Multicorner Timing Analysis Summary
 93. Board Trace Model Assignments
 94. Input Transition Times
 95. Signal Integrity Metrics (Slow 1200mv 0c Model)
 96. Signal Integrity Metrics (Slow 1200mv 85c Model)
 97. Signal Integrity Metrics (Fast 1200mv 0c Model)
 98. Setup Transfers
 99. Hold Transfers
100. Recovery Transfers
101. Removal Transfers
102. Report TCCS
103. Report RSKM
104. Unconstrained Paths Summary
105. Clock Status Summary
106. Unconstrained Input Ports
107. Unconstrained Output Ports
108. Unconstrained Input Ports
109. Unconstrained Output Ports
110. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; uc1                                                 ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE22F17C6                                        ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.04        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   1.6%      ;
;     Processor 3            ;   1.4%      ;
;     Processor 4            ;   1.2%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                                                             ;
+----------------------------------------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------------------------------------------------------------------------------------------------------+
; Clock Name                                                                                               ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                                                                                                      ;
+----------------------------------------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------------------------------------------------------------------------------------------------------+
; clk_k                                                                                                    ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk_k }                                                                                                    ;
; clk_pc                                                                                                   ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk_pc }                                                                                                   ;
; clk_ram                                                                                                  ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk_ram }                                                                                                  ;
; clk_reg                                                                                                  ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk_reg }                                                                                                  ;
; clk_rom                                                                                                  ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk_rom }                                                                                                  ;
; decoder:inst1|ALUC[0]                                                                                    ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { decoder:inst1|ALUC[0] }                                                                                    ;
; nRST                                                                                                     ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { nRST }                                                                                                     ;
; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 } ;
+----------------------------------------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                                                                                                       ;
+-------------+-----------------+----------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+
; Fmax        ; Restricted Fmax ; Clock Name                                                                                               ; Note                                                          ;
+-------------+-----------------+----------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+
; 126.14 MHz  ; 126.14 MHz      ; decoder:inst1|ALUC[0]                                                                                    ;                                                               ;
; 126.45 MHz  ; 126.45 MHz      ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ;                                                               ;
; 187.34 MHz  ; 187.34 MHz      ; clk_pc                                                                                                   ;                                                               ;
; 1420.45 MHz ; 250.0 MHz       ; clk_ram                                                                                                  ; limit due to minimum period restriction (max I/O toggle rate) ;
+-------------+-----------------+----------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                                                                                ;
+----------------------------------------------------------------------------------------------------------+---------+---------------+
; Clock                                                                                                    ; Slack   ; End Point TNS ;
+----------------------------------------------------------------------------------------------------------+---------+---------------+
; decoder:inst1|ALUC[0]                                                                                    ; -14.010 ; -199.435      ;
; clk_reg                                                                                                  ; -9.207  ; -3732.128     ;
; clk_k                                                                                                    ; -7.524  ; -111.802      ;
; clk_pc                                                                                                   ; -7.352  ; -78.967       ;
; clk_ram                                                                                                  ; -6.078  ; -36.622       ;
; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -5.559  ; -64.338       ;
; nRST                                                                                                     ; -2.118  ; -2.118        ;
; clk_rom                                                                                                  ; -2.018  ; -3.888        ;
+----------------------------------------------------------------------------------------------------------+---------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                                                                                ;
+----------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------------------------------------------------------+--------+---------------+
; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -3.374 ; -19.895       ;
; clk_ram                                                                                                  ; -1.025 ; -1.025        ;
; decoder:inst1|ALUC[0]                                                                                    ; -0.821 ; -3.498        ;
; clk_rom                                                                                                  ; 0.976  ; 0.000         ;
; clk_pc                                                                                                   ; 1.031  ; 0.000         ;
; clk_reg                                                                                                  ; 1.151  ; 0.000         ;
; clk_k                                                                                                    ; 1.158  ; 0.000         ;
; nRST                                                                                                     ; 1.336  ; 0.000         ;
+----------------------------------------------------------------------------------------------------------+--------+---------------+


+----------------------------------------+
; Slow 1200mV 85C Model Recovery Summary ;
+---------+-------+----------------------+
; Clock   ; Slack ; End Point TNS        ;
+---------+-------+----------------------+
; clk_pc  ; 0.020 ; 0.000                ;
; clk_reg ; 0.034 ; 0.000                ;
; clk_k   ; 0.040 ; 0.000                ;
+---------+-------+----------------------+


+---------------------------------------+
; Slow 1200mV 85C Model Removal Summary ;
+---------+--------+--------------------+
; Clock   ; Slack  ; End Point TNS      ;
+---------+--------+--------------------+
; clk_reg ; -0.110 ; -49.897            ;
; clk_k   ; -0.110 ; -1.742             ;
; clk_pc  ; -0.088 ; -0.962             ;
+---------+--------+--------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                                                                                 ;
+----------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------------------------------------------------------+--------+---------------+
; clk_reg                                                                                                  ; -3.000 ; -467.000      ;
; clk_ram                                                                                                  ; -3.000 ; -21.392       ;
; clk_k                                                                                                    ; -3.000 ; -19.000       ;
; clk_pc                                                                                                   ; -3.000 ; -14.000       ;
; clk_rom                                                                                                  ; -3.000 ; -7.348        ;
; nRST                                                                                                     ; -3.000 ; -3.000        ;
; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.407 ; -25.241       ;
; decoder:inst1|ALUC[0]                                                                                    ; 0.418  ; 0.000         ;
+----------------------------------------------------------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'decoder:inst1|ALUC[0]'                                                                                                                                                                                                                                                              ;
+---------+----------------------------------------------------------------------------------------------------------+------------------+----------------------------------------------------------------------------------------------------------+-----------------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                ; To Node          ; Launch Clock                                                                                             ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+---------+----------------------------------------------------------------------------------------------------------+------------------+----------------------------------------------------------------------------------------------------------+-----------------------+--------------+------------+------------+
; -14.010 ; decoder:inst1|KMux                                                                                       ; ALU:inst5|cy_out ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -6.400     ; 7.090      ;
; -13.349 ; decoder:inst1|Sel_B[1]                                                                                   ; ALU:inst5|cy_out ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -6.408     ; 6.421      ;
; -13.343 ; decoder:inst1|KMux                                                                                       ; ALU:inst5|cy_out ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -6.233     ; 7.090      ;
; -13.139 ; decoder:inst1|KMux                                                                                       ; ALU:inst5|z[11]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -4.313     ; 7.787      ;
; -12.806 ; decoder:inst1|KMux                                                                                       ; ALU:inst5|z[11]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -4.480     ; 7.787      ;
; -12.752 ; decoder:inst1|KMux                                                                                       ; ALU:inst5|z[12]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -4.314     ; 6.908      ;
; -12.682 ; decoder:inst1|Sel_B[1]                                                                                   ; ALU:inst5|cy_out ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -6.241     ; 6.421      ;
; -12.481 ; decoder:inst1|Sel_B[1]                                                                                   ; ALU:inst5|z[11]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -4.321     ; 7.121      ;
; -12.419 ; decoder:inst1|KMux                                                                                       ; ALU:inst5|z[12]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -4.481     ; 6.908      ;
; -12.276 ; decoder:inst1|KMux                                                                                       ; ALU:inst5|z[15]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -4.300     ; 7.756      ;
; -12.148 ; decoder:inst1|Sel_B[1]                                                                                   ; ALU:inst5|z[11]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -4.488     ; 7.121      ;
; -12.103 ; decoder:inst1|KMux                                                                                       ; ALU:inst5|z[14]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -4.297     ; 7.670      ;
; -12.092 ; decoder:inst1|Sel_B[1]                                                                                   ; ALU:inst5|z[12]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -4.322     ; 6.240      ;
; -12.052 ; decoder:inst1|KMux                                                                                       ; ALU:inst5|z[13]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -4.323     ; 7.476      ;
; -11.943 ; decoder:inst1|KMux                                                                                       ; ALU:inst5|z[15]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -4.467     ; 7.756      ;
; -11.873 ; decoder:inst1|KMux                                                                                       ; ALU:inst5|z[10]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -4.314     ; 7.321      ;
; -11.770 ; decoder:inst1|KMux                                                                                       ; ALU:inst5|z[14]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -4.464     ; 7.670      ;
; -11.759 ; decoder:inst1|Sel_B[1]                                                                                   ; ALU:inst5|z[12]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -4.489     ; 6.240      ;
; -11.719 ; decoder:inst1|KMux                                                                                       ; ALU:inst5|z[13]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -4.490     ; 7.476      ;
; -11.707 ; decoder:inst1|KMux                                                                                       ; ALU:inst5|z[7]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -4.308     ; 7.034      ;
; -11.618 ; decoder:inst1|Sel_B[1]                                                                                   ; ALU:inst5|z[15]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -4.308     ; 7.090      ;
; -11.573 ; decoder:inst1|KMux                                                                                       ; ALU:inst5|z[9]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -4.308     ; 7.024      ;
; -11.540 ; decoder:inst1|KMux                                                                                       ; ALU:inst5|z[10]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -4.481     ; 7.321      ;
; -11.442 ; decoder:inst1|Sel_B[1]                                                                                   ; ALU:inst5|z[14]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -4.305     ; 7.001      ;
; -11.394 ; decoder:inst1|Sel_B[1]                                                                                   ; ALU:inst5|z[13]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -4.331     ; 6.810      ;
; -11.386 ; decoder:inst1|Sel_B[1]                                                                                   ; ALU:inst5|z[5]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -4.334     ; 6.891      ;
; -11.374 ; decoder:inst1|KMux                                                                                       ; ALU:inst5|z[7]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -4.475     ; 7.034      ;
; -11.361 ; decoder:inst1|KMux                                                                                       ; ALU:inst5|z[8]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -4.307     ; 6.918      ;
; -11.285 ; decoder:inst1|Sel_B[1]                                                                                   ; ALU:inst5|z[15]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -4.475     ; 7.090      ;
; -11.240 ; decoder:inst1|KMux                                                                                       ; ALU:inst5|z[9]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -4.475     ; 7.024      ;
; -11.213 ; decoder:inst1|Sel_B[1]                                                                                   ; ALU:inst5|z[10]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -4.322     ; 6.653      ;
; -11.170 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; ALU:inst5|cy_out ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; 1.553      ; 12.429     ;
; -11.169 ; decoder:inst1|KMux                                                                                       ; ALU:inst5|z[5]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -4.326     ; 6.682      ;
; -11.109 ; decoder:inst1|Sel_B[1]                                                                                   ; ALU:inst5|z[14]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -4.472     ; 7.001      ;
; -11.077 ; decoder:inst1|Sel_B[1]                                                                                   ; ALU:inst5|z[4]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -4.333     ; 6.503      ;
; -11.061 ; decoder:inst1|Sel_B[1]                                                                                   ; ALU:inst5|z[13]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -4.498     ; 6.810      ;
; -11.056 ; decoder:inst1|Sel_B[1]                                                                                   ; ALU:inst5|z[2]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -4.323     ; 6.586      ;
; -11.053 ; decoder:inst1|Sel_B[1]                                                                                   ; ALU:inst5|z[5]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -4.501     ; 6.891      ;
; -11.052 ; decoder:inst1|Sel_B[1]                                                                                   ; ALU:inst5|z[7]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -4.316     ; 6.371      ;
; -11.028 ; decoder:inst1|KMux                                                                                       ; ALU:inst5|z[8]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -4.474     ; 6.918      ;
; -11.028 ; decoder:inst1|KMux                                                                                       ; ALU:inst5|z[6]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -4.308     ; 6.426      ;
; -11.028 ; decoder:inst1|KMux                                                                                       ; ALU:inst5|z[4]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -4.325     ; 6.462      ;
; -10.957 ; decoder:inst1|KMux                                                                                       ; ALU:inst5|z[2]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -4.315     ; 6.495      ;
; -10.915 ; decoder:inst1|Sel_B[1]                                                                                   ; ALU:inst5|z[9]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -4.316     ; 6.358      ;
; -10.880 ; decoder:inst1|Sel_B[1]                                                                                   ; ALU:inst5|z[10]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -4.489     ; 6.653      ;
; -10.841 ; decoder:inst1|Sel_B[1]                                                                                   ; ALU:inst5|z[1]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -4.332     ; 6.279      ;
; -10.836 ; decoder:inst1|KMux                                                                                       ; ALU:inst5|z[5]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -4.493     ; 6.682      ;
; -10.832 ; super_register_bank:inst2|r0[2]                                                                          ; ALU:inst5|cy_out ; clk_reg                                                                                                  ; decoder:inst1|ALUC[0] ; 0.500        ; -0.658     ; 9.644      ;
; -10.783 ; decoder:inst1|KMux                                                                                       ; ALU:inst5|z[1]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -4.324     ; 6.229      ;
; -10.756 ; decoder:inst1|Sel_B[1]                                                                                   ; ALU:inst5|z[6]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -4.316     ; 6.146      ;
; -10.744 ; decoder:inst1|Sel_B[1]                                                                                   ; ALU:inst5|z[4]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -4.500     ; 6.503      ;
; -10.724 ; decoder:inst1|Sel_B[1]                                                                                   ; ALU:inst5|z[8]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -4.315     ; 6.273      ;
; -10.723 ; decoder:inst1|Sel_B[1]                                                                                   ; ALU:inst5|z[2]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -4.490     ; 6.586      ;
; -10.719 ; decoder:inst1|Sel_B[1]                                                                                   ; ALU:inst5|z[7]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -4.483     ; 6.371      ;
; -10.695 ; decoder:inst1|KMux                                                                                       ; ALU:inst5|z[6]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -4.475     ; 6.426      ;
; -10.695 ; decoder:inst1|KMux                                                                                       ; ALU:inst5|z[4]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -4.492     ; 6.462      ;
; -10.670 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; ALU:inst5|cy_out ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; 1.553      ; 12.429     ;
; -10.627 ; decoder:inst1|Sel_B[1]                                                                                   ; ALU:inst5|z[0]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -4.308     ; 6.079      ;
; -10.624 ; decoder:inst1|KMux                                                                                       ; ALU:inst5|z[2]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -4.482     ; 6.495      ;
; -10.582 ; decoder:inst1|Sel_B[1]                                                                                   ; ALU:inst5|z[9]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -4.483     ; 6.358      ;
; -10.574 ; decoder:inst1|Sel_B[1]                                                                                   ; ALU:inst5|z[3]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -4.323     ; 6.027      ;
; -10.560 ; decoder:inst1|KMux                                                                                       ; ALU:inst5|z[0]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -4.300     ; 6.020      ;
; -10.523 ; super_register_bank:inst2|r8[0]                                                                          ; ALU:inst5|cy_out ; clk_reg                                                                                                  ; decoder:inst1|ALUC[0] ; 0.500        ; -0.648     ; 9.345      ;
; -10.513 ; super_register_bank:inst2|r0[0]                                                                          ; ALU:inst5|cy_out ; clk_reg                                                                                                  ; decoder:inst1|ALUC[0] ; 0.500        ; -0.658     ; 9.325      ;
; -10.508 ; decoder:inst1|Sel_B[1]                                                                                   ; ALU:inst5|z[1]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -4.499     ; 6.279      ;
; -10.450 ; decoder:inst1|KMux                                                                                       ; ALU:inst5|z[1]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -4.491     ; 6.229      ;
; -10.423 ; decoder:inst1|Sel_B[1]                                                                                   ; ALU:inst5|z[6]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -4.483     ; 6.146      ;
; -10.406 ; super_register_bank:inst2|r6[5]                                                                          ; ALU:inst5|cy_out ; clk_reg                                                                                                  ; decoder:inst1|ALUC[0] ; 0.500        ; -0.650     ; 9.226      ;
; -10.404 ; super_register_bank:inst2|r0[5]                                                                          ; ALU:inst5|cy_out ; clk_reg                                                                                                  ; decoder:inst1|ALUC[0] ; 0.500        ; -0.658     ; 9.216      ;
; -10.391 ; decoder:inst1|Sel_B[1]                                                                                   ; ALU:inst5|z[8]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -4.482     ; 6.273      ;
; -10.373 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; ALU:inst5|z[11]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; 3.473      ; 13.033     ;
; -10.344 ; super_register_bank:inst2|r19[3]                                                                         ; ALU:inst5|cy_out ; clk_reg                                                                                                  ; decoder:inst1|ALUC[0] ; 0.500        ; -0.658     ; 9.156      ;
; -10.322 ; super_register_bank:inst2|r14[5]                                                                         ; ALU:inst5|cy_out ; clk_reg                                                                                                  ; decoder:inst1|ALUC[0] ; 0.500        ; -0.650     ; 9.142      ;
; -10.317 ; super_register_bank:inst2|r7[6]                                                                          ; ALU:inst5|cy_out ; clk_reg                                                                                                  ; decoder:inst1|ALUC[0] ; 0.500        ; -0.644     ; 9.143      ;
; -10.297 ; super_register_bank:inst2|r6[2]                                                                          ; ALU:inst5|cy_out ; clk_reg                                                                                                  ; decoder:inst1|ALUC[0] ; 0.500        ; -0.650     ; 9.117      ;
; -10.294 ; decoder:inst1|Sel_B[1]                                                                                   ; ALU:inst5|z[0]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -4.475     ; 6.079      ;
; -10.257 ; super_register_bank:inst2|r8[2]                                                                          ; ALU:inst5|cy_out ; clk_reg                                                                                                  ; decoder:inst1|ALUC[0] ; 0.500        ; -0.648     ; 9.079      ;
; -10.241 ; decoder:inst1|Sel_B[1]                                                                                   ; ALU:inst5|z[3]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -4.490     ; 6.027      ;
; -10.227 ; decoder:inst1|KMux                                                                                       ; ALU:inst5|z[0]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -4.467     ; 6.020      ;
; -10.155 ; decoder:inst1|KMux                                                                                       ; ALU:inst5|z[3]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -4.315     ; 5.616      ;
; -10.136 ; super_register_bank:inst2|r6[0]                                                                          ; ALU:inst5|cy_out ; clk_reg                                                                                                  ; decoder:inst1|ALUC[0] ; 0.500        ; -0.650     ; 8.956      ;
; -10.134 ; super_register_bank:inst2|r8[4]                                                                          ; ALU:inst5|cy_out ; clk_reg                                                                                                  ; decoder:inst1|ALUC[0] ; 0.500        ; -0.648     ; 8.956      ;
; -10.131 ; super_register_bank:inst2|r0[1]                                                                          ; ALU:inst5|cy_out ; clk_reg                                                                                                  ; decoder:inst1|ALUC[0] ; 0.500        ; -0.658     ; 8.943      ;
; -10.115 ; super_register_bank:inst2|r9[2]                                                                          ; ALU:inst5|cy_out ; clk_reg                                                                                                  ; decoder:inst1|ALUC[0] ; 0.500        ; -0.640     ; 8.945      ;
; -10.103 ; super_register_bank:inst2|r0[11]                                                                         ; ALU:inst5|cy_out ; clk_reg                                                                                                  ; decoder:inst1|ALUC[0] ; 0.500        ; -0.658     ; 8.915      ;
; -10.087 ; super_register_bank:inst2|r6[4]                                                                          ; ALU:inst5|cy_out ; clk_reg                                                                                                  ; decoder:inst1|ALUC[0] ; 0.500        ; -0.650     ; 8.907      ;
; -10.080 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; ALU:inst5|z[12]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; 3.472      ; 12.248     ;
; -10.028 ; super_register_bank:inst2|r2[2]                                                                          ; ALU:inst5|cy_out ; clk_reg                                                                                                  ; decoder:inst1|ALUC[0] ; 0.500        ; -0.650     ; 8.848      ;
; -10.025 ; super_register_bank:inst2|r11[1]                                                                         ; ALU:inst5|cy_out ; clk_reg                                                                                                  ; decoder:inst1|ALUC[0] ; 0.500        ; -0.641     ; 8.854      ;
; -10.016 ; super_register_bank:inst2|r0[9]                                                                          ; ALU:inst5|cy_out ; clk_reg                                                                                                  ; decoder:inst1|ALUC[0] ; 0.500        ; -0.658     ; 8.828      ;
; -10.014 ; super_register_bank:inst2|r9[11]                                                                         ; ALU:inst5|cy_out ; clk_reg                                                                                                  ; decoder:inst1|ALUC[0] ; 0.500        ; -0.640     ; 8.844      ;
; -9.998  ; super_register_bank:inst2|r9[5]                                                                          ; ALU:inst5|cy_out ; clk_reg                                                                                                  ; decoder:inst1|ALUC[0] ; 0.500        ; -0.640     ; 8.828      ;
; -9.987  ; super_register_bank:inst2|r26[10]                                                                        ; ALU:inst5|cy_out ; clk_reg                                                                                                  ; decoder:inst1|ALUC[0] ; 0.500        ; -0.640     ; 8.817      ;
; -9.975  ; super_register_bank:inst2|r5[11]                                                                         ; ALU:inst5|cy_out ; clk_reg                                                                                                  ; decoder:inst1|ALUC[0] ; 0.500        ; -0.639     ; 8.806      ;
; -9.971  ; super_register_bank:inst2|r0[4]                                                                          ; ALU:inst5|cy_out ; clk_reg                                                                                                  ; decoder:inst1|ALUC[0] ; 0.500        ; -0.658     ; 8.783      ;
; -9.941  ; super_register_bank:inst2|r8[1]                                                                          ; ALU:inst5|cy_out ; clk_reg                                                                                                  ; decoder:inst1|ALUC[0] ; 0.500        ; -0.648     ; 8.763      ;
; -9.940  ; super_register_bank:inst2|r0[3]                                                                          ; ALU:inst5|cy_out ; clk_reg                                                                                                  ; decoder:inst1|ALUC[0] ; 0.500        ; -0.644     ; 8.766      ;
; -9.926  ; super_register_bank:inst2|r25[4]                                                                         ; ALU:inst5|cy_out ; clk_reg                                                                                                  ; decoder:inst1|ALUC[0] ; 0.500        ; -0.639     ; 8.757      ;
; -9.899  ; super_register_bank:inst2|r2[5]                                                                          ; ALU:inst5|cy_out ; clk_reg                                                                                                  ; decoder:inst1|ALUC[0] ; 0.500        ; -0.642     ; 8.727      ;
; -9.896  ; super_register_bank:inst2|r11[12]                                                                        ; ALU:inst5|cy_out ; clk_reg                                                                                                  ; decoder:inst1|ALUC[0] ; 0.500        ; -0.648     ; 8.718      ;
+---------+----------------------------------------------------------------------------------------------------------+------------------+----------------------------------------------------------------------------------------------------------+-----------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk_reg'                                                                                                                                                                                                ;
+--------+------------------------+-----------------------------------+----------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node              ; To Node                           ; Launch Clock                                                                                             ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------+-----------------------------------+----------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -9.207 ; decoder:inst1|Sel_C[0] ; super_register_bank:inst2|r17[9]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -5.701     ; 3.991      ;
; -9.207 ; decoder:inst1|Sel_C[0] ; super_register_bank:inst2|r17[13] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -5.701     ; 3.991      ;
; -8.962 ; decoder:inst1|Sel_C[0] ; super_register_bank:inst2|r17[11] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -5.698     ; 3.749      ;
; -8.962 ; decoder:inst1|Sel_C[0] ; super_register_bank:inst2|r17[12] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -5.698     ; 3.749      ;
; -8.962 ; decoder:inst1|Sel_C[0] ; super_register_bank:inst2|r17[14] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -5.698     ; 3.749      ;
; -8.937 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|r17[9]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -5.705     ; 3.717      ;
; -8.937 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|r17[13] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -5.705     ; 3.717      ;
; -8.896 ; decoder:inst1|Sel_C[5] ; super_register_bank:inst2|r16[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -5.699     ; 3.682      ;
; -8.896 ; decoder:inst1|Sel_C[5] ; super_register_bank:inst2|r16[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -5.699     ; 3.682      ;
; -8.896 ; decoder:inst1|Sel_C[5] ; super_register_bank:inst2|r16[4]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -5.699     ; 3.682      ;
; -8.896 ; decoder:inst1|Sel_C[5] ; super_register_bank:inst2|r16[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -5.699     ; 3.682      ;
; -8.874 ; decoder:inst1|Sel_C[0] ; super_register_bank:inst2|r17[9]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 1.000        ; -5.868     ; 3.991      ;
; -8.874 ; decoder:inst1|Sel_C[0] ; super_register_bank:inst2|r17[13] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 1.000        ; -5.868     ; 3.991      ;
; -8.839 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|r16[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -5.702     ; 3.622      ;
; -8.839 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|r16[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -5.702     ; 3.622      ;
; -8.839 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|r16[4]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -5.702     ; 3.622      ;
; -8.839 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|r16[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -5.702     ; 3.622      ;
; -8.817 ; decoder:inst1|Sel_C[4] ; super_register_bank:inst2|r16[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -5.698     ; 3.604      ;
; -8.817 ; decoder:inst1|Sel_C[4] ; super_register_bank:inst2|r16[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -5.698     ; 3.604      ;
; -8.817 ; decoder:inst1|Sel_C[4] ; super_register_bank:inst2|r16[4]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -5.698     ; 3.604      ;
; -8.817 ; decoder:inst1|Sel_C[4] ; super_register_bank:inst2|r16[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -5.698     ; 3.604      ;
; -8.769 ; decoder:inst1|Sel_C[5] ; super_register_bank:inst2|r15[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -5.710     ; 3.544      ;
; -8.769 ; decoder:inst1|Sel_C[5] ; super_register_bank:inst2|r15[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -5.710     ; 3.544      ;
; -8.769 ; decoder:inst1|Sel_C[5] ; super_register_bank:inst2|r15[8]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -5.710     ; 3.544      ;
; -8.769 ; decoder:inst1|Sel_C[5] ; super_register_bank:inst2|r15[9]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -5.710     ; 3.544      ;
; -8.769 ; decoder:inst1|Sel_C[5] ; super_register_bank:inst2|r15[12] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -5.710     ; 3.544      ;
; -8.769 ; decoder:inst1|Sel_C[5] ; super_register_bank:inst2|r15[14] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -5.710     ; 3.544      ;
; -8.759 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|r15[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -5.713     ; 3.531      ;
; -8.759 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|r15[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -5.713     ; 3.531      ;
; -8.759 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|r15[8]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -5.713     ; 3.531      ;
; -8.759 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|r15[9]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -5.713     ; 3.531      ;
; -8.759 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|r15[12] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -5.713     ; 3.531      ;
; -8.759 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|r15[14] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -5.713     ; 3.531      ;
; -8.717 ; decoder:inst1|Sel_C[1] ; super_register_bank:inst2|r2[1]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -5.691     ; 3.511      ;
; -8.717 ; decoder:inst1|Sel_C[1] ; super_register_bank:inst2|r2[9]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -5.691     ; 3.511      ;
; -8.717 ; decoder:inst1|Sel_C[1] ; super_register_bank:inst2|r2[10]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -5.691     ; 3.511      ;
; -8.717 ; decoder:inst1|Sel_C[1] ; super_register_bank:inst2|r2[12]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -5.691     ; 3.511      ;
; -8.717 ; decoder:inst1|Sel_C[1] ; super_register_bank:inst2|r2[13]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -5.691     ; 3.511      ;
; -8.717 ; decoder:inst1|Sel_C[1] ; super_register_bank:inst2|r2[14]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -5.691     ; 3.511      ;
; -8.682 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|r17[11] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -5.702     ; 3.465      ;
; -8.682 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|r17[12] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -5.702     ; 3.465      ;
; -8.682 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|r17[14] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -5.702     ; 3.465      ;
; -8.669 ; decoder:inst1|Sel_C[1] ; super_register_bank:inst2|r16[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -5.686     ; 3.468      ;
; -8.669 ; decoder:inst1|Sel_C[1] ; super_register_bank:inst2|r16[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -5.686     ; 3.468      ;
; -8.669 ; decoder:inst1|Sel_C[1] ; super_register_bank:inst2|r16[4]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -5.686     ; 3.468      ;
; -8.669 ; decoder:inst1|Sel_C[1] ; super_register_bank:inst2|r16[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -5.686     ; 3.468      ;
; -8.657 ; decoder:inst1|Sel_C[0] ; super_register_bank:inst2|r17[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -5.698     ; 3.444      ;
; -8.657 ; decoder:inst1|Sel_C[0] ; super_register_bank:inst2|r17[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -5.698     ; 3.444      ;
; -8.657 ; decoder:inst1|Sel_C[0] ; super_register_bank:inst2|r17[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -5.698     ; 3.444      ;
; -8.657 ; decoder:inst1|Sel_C[0] ; super_register_bank:inst2|r17[3]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -5.698     ; 3.444      ;
; -8.657 ; decoder:inst1|Sel_C[0] ; super_register_bank:inst2|r17[4]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -5.698     ; 3.444      ;
; -8.657 ; decoder:inst1|Sel_C[0] ; super_register_bank:inst2|r17[5]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -5.698     ; 3.444      ;
; -8.657 ; decoder:inst1|Sel_C[0] ; super_register_bank:inst2|r17[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -5.698     ; 3.444      ;
; -8.657 ; decoder:inst1|Sel_C[0] ; super_register_bank:inst2|r17[7]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -5.698     ; 3.444      ;
; -8.657 ; decoder:inst1|Sel_C[0] ; super_register_bank:inst2|r17[8]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -5.698     ; 3.444      ;
; -8.657 ; decoder:inst1|Sel_C[0] ; super_register_bank:inst2|r17[10] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -5.698     ; 3.444      ;
; -8.657 ; decoder:inst1|Sel_C[0] ; super_register_bank:inst2|r17[15] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -5.698     ; 3.444      ;
; -8.656 ; decoder:inst1|Sel_C[3] ; super_register_bank:inst2|r15[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -5.712     ; 3.429      ;
; -8.656 ; decoder:inst1|Sel_C[3] ; super_register_bank:inst2|r15[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -5.712     ; 3.429      ;
; -8.656 ; decoder:inst1|Sel_C[3] ; super_register_bank:inst2|r15[8]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -5.712     ; 3.429      ;
; -8.656 ; decoder:inst1|Sel_C[3] ; super_register_bank:inst2|r15[9]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -5.712     ; 3.429      ;
; -8.656 ; decoder:inst1|Sel_C[3] ; super_register_bank:inst2|r15[12] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -5.712     ; 3.429      ;
; -8.656 ; decoder:inst1|Sel_C[3] ; super_register_bank:inst2|r15[14] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -5.712     ; 3.429      ;
; -8.649 ; decoder:inst1|Sel_C[3] ; super_register_bank:inst2|r0[3]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -5.712     ; 3.422      ;
; -8.649 ; decoder:inst1|Sel_C[3] ; super_register_bank:inst2|r0[10]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -5.712     ; 3.422      ;
; -8.629 ; decoder:inst1|Sel_C[0] ; super_register_bank:inst2|r17[11] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 1.000        ; -5.865     ; 3.749      ;
; -8.629 ; decoder:inst1|Sel_C[0] ; super_register_bank:inst2|r17[12] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 1.000        ; -5.865     ; 3.749      ;
; -8.629 ; decoder:inst1|Sel_C[0] ; super_register_bank:inst2|r17[14] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 1.000        ; -5.865     ; 3.749      ;
; -8.604 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|r17[9]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 1.000        ; -5.872     ; 3.717      ;
; -8.604 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|r17[13] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 1.000        ; -5.872     ; 3.717      ;
; -8.602 ; decoder:inst1|Sel_C[4] ; super_register_bank:inst2|r9[7]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -5.705     ; 3.382      ;
; -8.596 ; decoder:inst1|Sel_C[0] ; super_register_bank:inst2|r16[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -5.698     ; 3.383      ;
; -8.596 ; decoder:inst1|Sel_C[0] ; super_register_bank:inst2|r16[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -5.698     ; 3.383      ;
; -8.596 ; decoder:inst1|Sel_C[0] ; super_register_bank:inst2|r16[4]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -5.698     ; 3.383      ;
; -8.596 ; decoder:inst1|Sel_C[0] ; super_register_bank:inst2|r16[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -5.698     ; 3.383      ;
; -8.565 ; decoder:inst1|Sel_C[5] ; super_register_bank:inst2|r15[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -5.704     ; 3.346      ;
; -8.563 ; decoder:inst1|Sel_C[5] ; super_register_bank:inst2|r16[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 1.000        ; -5.866     ; 3.682      ;
; -8.563 ; decoder:inst1|Sel_C[5] ; super_register_bank:inst2|r16[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 1.000        ; -5.866     ; 3.682      ;
; -8.563 ; decoder:inst1|Sel_C[5] ; super_register_bank:inst2|r16[4]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 1.000        ; -5.866     ; 3.682      ;
; -8.563 ; decoder:inst1|Sel_C[5] ; super_register_bank:inst2|r16[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 1.000        ; -5.866     ; 3.682      ;
; -8.560 ; decoder:inst1|Sel_C[4] ; super_register_bank:inst2|r9[6]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -5.713     ; 3.332      ;
; -8.560 ; decoder:inst1|Sel_C[4] ; super_register_bank:inst2|r9[2]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -5.713     ; 3.332      ;
; -8.560 ; decoder:inst1|Sel_C[4] ; super_register_bank:inst2|r9[3]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -5.713     ; 3.332      ;
; -8.560 ; decoder:inst1|Sel_C[4] ; super_register_bank:inst2|r9[4]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -5.713     ; 3.332      ;
; -8.560 ; decoder:inst1|Sel_C[4] ; super_register_bank:inst2|r9[5]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -5.713     ; 3.332      ;
; -8.560 ; decoder:inst1|Sel_C[4] ; super_register_bank:inst2|r9[11]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -5.713     ; 3.332      ;
; -8.560 ; decoder:inst1|Sel_C[4] ; super_register_bank:inst2|r9[12]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -5.713     ; 3.332      ;
; -8.560 ; decoder:inst1|Sel_C[4] ; super_register_bank:inst2|r9[13]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -5.713     ; 3.332      ;
; -8.560 ; decoder:inst1|Sel_C[4] ; super_register_bank:inst2|r9[15]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -5.713     ; 3.332      ;
; -8.554 ; decoder:inst1|Sel_C[4] ; super_register_bank:inst2|r9[0]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -5.705     ; 3.334      ;
; -8.554 ; decoder:inst1|Sel_C[4] ; super_register_bank:inst2|r9[14]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -5.705     ; 3.334      ;
; -8.540 ; decoder:inst1|Sel_C[1] ; super_register_bank:inst2|r15[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -5.697     ; 3.328      ;
; -8.540 ; decoder:inst1|Sel_C[1] ; super_register_bank:inst2|r15[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -5.697     ; 3.328      ;
; -8.540 ; decoder:inst1|Sel_C[1] ; super_register_bank:inst2|r15[8]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -5.697     ; 3.328      ;
; -8.540 ; decoder:inst1|Sel_C[1] ; super_register_bank:inst2|r15[9]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -5.697     ; 3.328      ;
; -8.540 ; decoder:inst1|Sel_C[1] ; super_register_bank:inst2|r15[12] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -5.697     ; 3.328      ;
; -8.540 ; decoder:inst1|Sel_C[1] ; super_register_bank:inst2|r15[14] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -5.697     ; 3.328      ;
; -8.528 ; decoder:inst1|Sel_C[1] ; super_register_bank:inst2|r17[9]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -5.689     ; 3.324      ;
; -8.528 ; decoder:inst1|Sel_C[1] ; super_register_bank:inst2|r17[13] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -5.689     ; 3.324      ;
; -8.522 ; decoder:inst1|Sel_C[3] ; super_register_bank:inst2|r16[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -5.701     ; 3.306      ;
+--------+------------------------+-----------------------------------+----------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk_k'                                                                                                                                                                                                                                                                               ;
+--------+----------------------------------------------------------------------------------------------------------+------------------------------+----------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                ; To Node                      ; Launch Clock                                                                                             ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------+------------------------------+----------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -7.524 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[11] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.500        ; -5.662     ; 2.347      ;
; -7.524 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[14] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.500        ; -5.662     ; 2.347      ;
; -7.191 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[11] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 1.000        ; -5.829     ; 2.347      ;
; -7.191 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[14] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 1.000        ; -5.829     ; 2.347      ;
; -7.090 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[5]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.500        ; -5.675     ; 1.900      ;
; -7.080 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[3]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.500        ; -5.675     ; 1.890      ;
; -7.079 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[13] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.500        ; -5.674     ; 1.890      ;
; -7.057 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.500        ; -5.667     ; 1.875      ;
; -6.898 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[8]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.500        ; -5.664     ; 1.719      ;
; -6.898 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[9]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.500        ; -5.664     ; 1.719      ;
; -6.898 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[12] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.500        ; -5.664     ; 1.719      ;
; -6.878 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.500        ; -5.666     ; 1.697      ;
; -6.878 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.500        ; -5.666     ; 1.697      ;
; -6.878 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[4]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.500        ; -5.666     ; 1.697      ;
; -6.857 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[10] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.500        ; -5.660     ; 1.682      ;
; -6.857 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[15] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.500        ; -5.660     ; 1.682      ;
; -6.757 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[5]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 1.000        ; -5.842     ; 1.900      ;
; -6.747 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[3]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 1.000        ; -5.842     ; 1.890      ;
; -6.746 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[13] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 1.000        ; -5.841     ; 1.890      ;
; -6.724 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 1.000        ; -5.834     ; 1.875      ;
; -6.703 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.500        ; -5.666     ; 1.522      ;
; -6.703 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[7]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.500        ; -5.666     ; 1.522      ;
; -6.565 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[8]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 1.000        ; -5.831     ; 1.719      ;
; -6.565 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[9]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 1.000        ; -5.831     ; 1.719      ;
; -6.565 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[12] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 1.000        ; -5.831     ; 1.719      ;
; -6.545 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 1.000        ; -5.833     ; 1.697      ;
; -6.545 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 1.000        ; -5.833     ; 1.697      ;
; -6.545 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[4]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 1.000        ; -5.833     ; 1.697      ;
; -6.524 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[10] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 1.000        ; -5.827     ; 1.682      ;
; -6.524 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[15] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 1.000        ; -5.827     ; 1.682      ;
; -6.370 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 1.000        ; -5.833     ; 1.522      ;
; -6.370 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[7]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 1.000        ; -5.833     ; 1.522      ;
; -5.329 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; constant_reg:inst6|k_out[11] ; clk_rom                                                                                                  ; clk_k       ; 1.000        ; -0.215     ; 6.089      ;
; -5.329 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; constant_reg:inst6|k_out[14] ; clk_rom                                                                                                  ; clk_k       ; 1.000        ; -0.215     ; 6.089      ;
; -4.884 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; constant_reg:inst6|k_out[13] ; clk_rom                                                                                                  ; clk_k       ; 1.000        ; -0.227     ; 5.632      ;
; -4.703 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; constant_reg:inst6|k_out[8]  ; clk_rom                                                                                                  ; clk_k       ; 1.000        ; -0.217     ; 5.461      ;
; -4.703 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; constant_reg:inst6|k_out[9]  ; clk_rom                                                                                                  ; clk_k       ; 1.000        ; -0.217     ; 5.461      ;
; -4.703 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; constant_reg:inst6|k_out[12] ; clk_rom                                                                                                  ; clk_k       ; 1.000        ; -0.217     ; 5.461      ;
; -4.662 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; constant_reg:inst6|k_out[10] ; clk_rom                                                                                                  ; clk_k       ; 1.000        ; -0.213     ; 5.424      ;
; -4.662 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; constant_reg:inst6|k_out[15] ; clk_rom                                                                                                  ; clk_k       ; 1.000        ; -0.213     ; 5.424      ;
; -4.586 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; constant_reg:inst6|k_out[5]  ; clk_rom                                                                                                  ; clk_k       ; 1.000        ; -0.228     ; 5.333      ;
; -4.581 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; constant_reg:inst6|k_out[3]  ; clk_rom                                                                                                  ; clk_k       ; 1.000        ; -0.228     ; 5.328      ;
; -4.568 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; constant_reg:inst6|k_out[2]  ; clk_rom                                                                                                  ; clk_k       ; 1.000        ; -0.220     ; 5.323      ;
; -4.365 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; constant_reg:inst6|k_out[0]  ; clk_rom                                                                                                  ; clk_k       ; 1.000        ; -0.219     ; 5.121      ;
; -4.365 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; constant_reg:inst6|k_out[1]  ; clk_rom                                                                                                  ; clk_k       ; 1.000        ; -0.219     ; 5.121      ;
; -4.365 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; constant_reg:inst6|k_out[4]  ; clk_rom                                                                                                  ; clk_k       ; 1.000        ; -0.219     ; 5.121      ;
; -4.194 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; constant_reg:inst6|k_out[6]  ; clk_rom                                                                                                  ; clk_k       ; 1.000        ; -0.219     ; 4.950      ;
; -4.194 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; constant_reg:inst6|k_out[7]  ; clk_rom                                                                                                  ; clk_k       ; 1.000        ; -0.219     ; 4.950      ;
; -2.132 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[7]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.500        ; 2.120      ; 4.963      ;
; -2.055 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.500        ; 2.120      ; 4.886      ;
; -1.940 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[4]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.500        ; 2.120      ; 4.771      ;
; -1.863 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.500        ; 2.120      ; 4.694      ;
; -1.800 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[5]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.500        ; 2.111      ; 4.622      ;
; -1.782 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[14] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.500        ; 2.124      ; 4.617      ;
; -1.706 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[11] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.500        ; 2.124      ; 4.541      ;
; -1.673 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[12] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.500        ; 2.122      ; 4.506      ;
; -1.636 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.500        ; 2.119      ; 4.466      ;
; -1.632 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[7]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 1.000        ; 2.120      ; 4.963      ;
; -1.617 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[13] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.500        ; 2.112      ; 4.440      ;
; -1.555 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 1.000        ; 2.120      ; 4.886      ;
; -1.440 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[4]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 1.000        ; 2.120      ; 4.771      ;
; -1.386 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[10] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.500        ; 2.126      ; 4.223      ;
; -1.363 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 1.000        ; 2.120      ; 4.694      ;
; -1.338 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.500        ; 2.120      ; 4.169      ;
; -1.330 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[15] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.500        ; 2.126      ; 4.167      ;
; -1.314 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[8]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.500        ; 2.122      ; 4.147      ;
; -1.300 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[5]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 1.000        ; 2.111      ; 4.622      ;
; -1.275 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[14] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 1.000        ; 2.124      ; 4.610      ;
; -1.206 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[11] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 1.000        ; 2.124      ; 4.541      ;
; -1.204 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[3]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.500        ; 2.111      ; 4.026      ;
; -1.173 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[12] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 1.000        ; 2.122      ; 4.506      ;
; -1.140 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[9]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.500        ; 2.122      ; 3.973      ;
; -1.136 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 1.000        ; 2.119      ; 4.466      ;
; -1.117 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[13] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 1.000        ; 2.112      ; 4.440      ;
; -0.886 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[10] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 1.000        ; 2.126      ; 4.223      ;
; -0.838 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 1.000        ; 2.120      ; 4.169      ;
; -0.830 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[15] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 1.000        ; 2.126      ; 4.167      ;
; -0.814 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[8]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 1.000        ; 2.122      ; 4.147      ;
; -0.704 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[3]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 1.000        ; 2.111      ; 4.026      ;
; -0.640 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[9]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 1.000        ; 2.122      ; 3.973      ;
+--------+----------------------------------------------------------------------------------------------------------+------------------------------+----------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk_pc'                                                                                                                                                                                                                                                                              ;
+--------+----------------------------------------------------------------------------------------------------------+------------------------------+----------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                ; To Node                      ; Launch Clock                                                                                             ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------+------------------------------+----------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -7.352 ; decoder:inst1|Type[6]                                                                                    ; fetch:inst4|PC[6]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.500        ; -5.719     ; 2.118      ;
; -7.269 ; decoder:inst1|Type[6]                                                                                    ; fetch:inst4|PC[5]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.500        ; -5.710     ; 2.044      ;
; -7.269 ; decoder:inst1|Type[6]                                                                                    ; fetch:inst4|PC[7]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.500        ; -5.710     ; 2.044      ;
; -7.269 ; decoder:inst1|Type[6]                                                                                    ; fetch:inst4|PC[10]~_emulated ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.500        ; -5.710     ; 2.044      ;
; -7.265 ; decoder:inst1|Type[6]                                                                                    ; fetch:inst4|PC[9]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.500        ; -5.710     ; 2.040      ;
; -7.264 ; decoder:inst1|Type[6]                                                                                    ; fetch:inst4|PC[8]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.500        ; -5.710     ; 2.039      ;
; -7.059 ; decoder:inst1|Type[6]                                                                                    ; fetch:inst4|PC[1]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.500        ; -5.719     ; 1.825      ;
; -7.057 ; decoder:inst1|Type[6]                                                                                    ; fetch:inst4|PC[4]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.500        ; -5.719     ; 1.823      ;
; -7.056 ; decoder:inst1|Type[6]                                                                                    ; fetch:inst4|PC[0]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.500        ; -5.719     ; 1.822      ;
; -7.055 ; decoder:inst1|Type[6]                                                                                    ; fetch:inst4|PC[3]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.500        ; -5.719     ; 1.821      ;
; -7.052 ; decoder:inst1|Type[6]                                                                                    ; fetch:inst4|PC[2]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.500        ; -5.719     ; 1.818      ;
; -7.019 ; decoder:inst1|Type[6]                                                                                    ; fetch:inst4|PC[6]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 1.000        ; -5.886     ; 2.118      ;
; -6.936 ; decoder:inst1|Type[6]                                                                                    ; fetch:inst4|PC[5]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 1.000        ; -5.877     ; 2.044      ;
; -6.936 ; decoder:inst1|Type[6]                                                                                    ; fetch:inst4|PC[7]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 1.000        ; -5.877     ; 2.044      ;
; -6.936 ; decoder:inst1|Type[6]                                                                                    ; fetch:inst4|PC[10]~_emulated ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 1.000        ; -5.877     ; 2.044      ;
; -6.932 ; decoder:inst1|Type[6]                                                                                    ; fetch:inst4|PC[9]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 1.000        ; -5.877     ; 2.040      ;
; -6.931 ; decoder:inst1|Type[6]                                                                                    ; fetch:inst4|PC[8]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 1.000        ; -5.877     ; 2.039      ;
; -6.726 ; decoder:inst1|Type[6]                                                                                    ; fetch:inst4|PC[1]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 1.000        ; -5.886     ; 1.825      ;
; -6.724 ; decoder:inst1|Type[6]                                                                                    ; fetch:inst4|PC[4]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 1.000        ; -5.886     ; 1.823      ;
; -6.723 ; decoder:inst1|Type[6]                                                                                    ; fetch:inst4|PC[0]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 1.000        ; -5.886     ; 1.822      ;
; -6.722 ; decoder:inst1|Type[6]                                                                                    ; fetch:inst4|PC[3]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 1.000        ; -5.886     ; 1.821      ;
; -6.719 ; decoder:inst1|Type[6]                                                                                    ; fetch:inst4|PC[2]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 1.000        ; -5.886     ; 1.818      ;
; -4.346 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; fetch:inst4|PC[6]~_emulated  ; clk_rom                                                                                                  ; clk_pc      ; 1.000        ; -0.244     ; 5.077      ;
; -4.263 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; fetch:inst4|PC[5]~_emulated  ; clk_rom                                                                                                  ; clk_pc      ; 1.000        ; -0.235     ; 5.003      ;
; -4.263 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; fetch:inst4|PC[7]~_emulated  ; clk_rom                                                                                                  ; clk_pc      ; 1.000        ; -0.235     ; 5.003      ;
; -4.263 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; fetch:inst4|PC[10]~_emulated ; clk_rom                                                                                                  ; clk_pc      ; 1.000        ; -0.235     ; 5.003      ;
; -4.259 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; fetch:inst4|PC[9]~_emulated  ; clk_rom                                                                                                  ; clk_pc      ; 1.000        ; -0.235     ; 4.999      ;
; -4.258 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; fetch:inst4|PC[8]~_emulated  ; clk_rom                                                                                                  ; clk_pc      ; 1.000        ; -0.235     ; 4.998      ;
; -4.053 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; fetch:inst4|PC[1]~_emulated  ; clk_rom                                                                                                  ; clk_pc      ; 1.000        ; -0.244     ; 4.784      ;
; -4.051 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; fetch:inst4|PC[4]~_emulated  ; clk_rom                                                                                                  ; clk_pc      ; 1.000        ; -0.244     ; 4.782      ;
; -4.050 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; fetch:inst4|PC[0]~_emulated  ; clk_rom                                                                                                  ; clk_pc      ; 1.000        ; -0.244     ; 4.781      ;
; -4.049 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; fetch:inst4|PC[3]~_emulated  ; clk_rom                                                                                                  ; clk_pc      ; 1.000        ; -0.244     ; 4.780      ;
; -4.046 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; fetch:inst4|PC[2]~_emulated  ; clk_rom                                                                                                  ; clk_pc      ; 1.000        ; -0.244     ; 4.777      ;
; -3.196 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; fetch:inst4|PC[10]~_emulated ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.500        ; 2.104      ; 6.011      ;
; -2.895 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; fetch:inst4|PC[6]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.500        ; 2.095      ; 5.701      ;
; -2.815 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; fetch:inst4|PC[5]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.500        ; 2.104      ; 5.630      ;
; -2.815 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; fetch:inst4|PC[7]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.500        ; 2.104      ; 5.630      ;
; -2.810 ; fetch:inst4|PC[10]~1                                                                                     ; fetch:inst4|PC[10]~_emulated ; nRST                                                                                                     ; clk_pc      ; 1.000        ; -0.112     ; 3.673      ;
; -2.808 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; fetch:inst4|PC[9]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.500        ; 2.104      ; 5.623      ;
; -2.807 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; fetch:inst4|PC[8]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.500        ; 2.104      ; 5.622      ;
; -2.734 ; fetch:inst4|PC[9]~_emulated                                                                              ; fetch:inst4|PC[10]~_emulated ; clk_pc                                                                                                   ; clk_pc      ; 1.000        ; -0.062     ; 3.667      ;
; -2.696 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; fetch:inst4|PC[10]~_emulated ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 1.000        ; 2.104      ; 6.011      ;
; -2.678 ; fetch:inst4|PC[0]~_emulated                                                                              ; fetch:inst4|PC[9]~_emulated  ; clk_pc                                                                                                   ; clk_pc      ; 1.000        ; -0.068     ; 3.605      ;
; -2.674 ; nRST                                                                                                     ; fetch:inst4|PC[8]~_emulated  ; nRST                                                                                                     ; clk_pc      ; 0.500        ; 2.104      ; 5.253      ;
; -2.673 ; nRST                                                                                                     ; fetch:inst4|PC[9]~_emulated  ; nRST                                                                                                     ; clk_pc      ; 0.500        ; 2.104      ; 5.252      ;
; -2.661 ; fetch:inst4|PC[10]~1                                                                                     ; fetch:inst4|PC[9]~_emulated  ; nRST                                                                                                     ; clk_pc      ; 1.000        ; -0.112     ; 3.524      ;
; -2.616 ; fetch:inst4|PC[8]~_emulated                                                                              ; fetch:inst4|PC[9]~_emulated  ; clk_pc                                                                                                   ; clk_pc      ; 1.000        ; -0.062     ; 3.549      ;
; -2.614 ; nRST                                                                                                     ; fetch:inst4|PC[10]~_emulated ; nRST                                                                                                     ; clk_pc      ; 0.500        ; 2.104      ; 5.193      ;
; -2.602 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; fetch:inst4|PC[1]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.500        ; 2.095      ; 5.408      ;
; -2.602 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; fetch:inst4|PC[4]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.500        ; 2.095      ; 5.408      ;
; -2.602 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; fetch:inst4|PC[3]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.500        ; 2.095      ; 5.408      ;
; -2.599 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; fetch:inst4|PC[0]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.500        ; 2.095      ; 5.405      ;
; -2.598 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; fetch:inst4|PC[2]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.500        ; 2.095      ; 5.404      ;
; -2.580 ; fetch:inst4|PC[0]~_emulated                                                                              ; fetch:inst4|PC[8]~_emulated  ; clk_pc                                                                                                   ; clk_pc      ; 1.000        ; -0.068     ; 3.507      ;
; -2.573 ; fetch:inst4|PC[3]~_emulated                                                                              ; fetch:inst4|PC[8]~_emulated  ; clk_pc                                                                                                   ; clk_pc      ; 1.000        ; -0.068     ; 3.500      ;
; -2.572 ; fetch:inst4|PC[3]~_emulated                                                                              ; fetch:inst4|PC[9]~_emulated  ; clk_pc                                                                                                   ; clk_pc      ; 1.000        ; -0.068     ; 3.499      ;
; -2.559 ; fetch:inst4|PC[7]~_emulated                                                                              ; fetch:inst4|PC[8]~_emulated  ; clk_pc                                                                                                   ; clk_pc      ; 1.000        ; -0.062     ; 3.492      ;
; -2.558 ; fetch:inst4|PC[7]~_emulated                                                                              ; fetch:inst4|PC[9]~_emulated  ; clk_pc                                                                                                   ; clk_pc      ; 1.000        ; -0.062     ; 3.491      ;
; -2.520 ; fetch:inst4|PC[0]~_emulated                                                                              ; fetch:inst4|PC[10]~_emulated ; clk_pc                                                                                                   ; clk_pc      ; 1.000        ; -0.068     ; 3.447      ;
; -2.519 ; fetch:inst4|PC[1]~_emulated                                                                              ; fetch:inst4|PC[8]~_emulated  ; clk_pc                                                                                                   ; clk_pc      ; 1.000        ; -0.068     ; 3.446      ;
; -2.518 ; fetch:inst4|PC[1]~_emulated                                                                              ; fetch:inst4|PC[9]~_emulated  ; clk_pc                                                                                                   ; clk_pc      ; 1.000        ; -0.068     ; 3.445      ;
; -2.513 ; fetch:inst4|PC[3]~_emulated                                                                              ; fetch:inst4|PC[10]~_emulated ; clk_pc                                                                                                   ; clk_pc      ; 1.000        ; -0.068     ; 3.440      ;
; -2.499 ; fetch:inst4|PC[7]~_emulated                                                                              ; fetch:inst4|PC[10]~_emulated ; clk_pc                                                                                                   ; clk_pc      ; 1.000        ; -0.062     ; 3.432      ;
; -2.466 ; fetch:inst4|PC[4]~_emulated                                                                              ; fetch:inst4|PC[9]~_emulated  ; clk_pc                                                                                                   ; clk_pc      ; 1.000        ; -0.068     ; 3.393      ;
; -2.459 ; fetch:inst4|PC[1]~_emulated                                                                              ; fetch:inst4|PC[10]~_emulated ; clk_pc                                                                                                   ; clk_pc      ; 1.000        ; -0.068     ; 3.386      ;
; -2.431 ; fetch:inst4|PC[8]~_emulated                                                                              ; fetch:inst4|PC[10]~_emulated ; clk_pc                                                                                                   ; clk_pc      ; 1.000        ; -0.062     ; 3.364      ;
; -2.420 ; fetch:inst4|PC[2]~_emulated                                                                              ; fetch:inst4|PC[9]~_emulated  ; clk_pc                                                                                                   ; clk_pc      ; 1.000        ; -0.068     ; 3.347      ;
; -2.408 ; fetch:inst4|PC[0]~_emulated                                                                              ; fetch:inst4|PC[6]~_emulated  ; clk_pc                                                                                                   ; clk_pc      ; 1.000        ; -0.061     ; 3.342      ;
; -2.401 ; fetch:inst4|PC[3]~_emulated                                                                              ; fetch:inst4|PC[6]~_emulated  ; clk_pc                                                                                                   ; clk_pc      ; 1.000        ; -0.061     ; 3.335      ;
; -2.396 ; fetch:inst4|PC[0]~_emulated                                                                              ; fetch:inst4|PC[1]~_emulated  ; clk_pc                                                                                                   ; clk_pc      ; 1.000        ; -0.061     ; 3.330      ;
; -2.395 ; fetch:inst4|PC[6]~_emulated                                                                              ; fetch:inst4|PC[9]~_emulated  ; clk_pc                                                                                                   ; clk_pc      ; 1.000        ; -0.068     ; 3.322      ;
; -2.390 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; fetch:inst4|PC[6]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 1.000        ; 2.095      ; 5.696      ;
; -2.383 ; fetch:inst4|PC[0]~_emulated                                                                              ; fetch:inst4|PC[7]~_emulated  ; clk_pc                                                                                                   ; clk_pc      ; 1.000        ; -0.068     ; 3.310      ;
; -2.380 ; fetch:inst4|PC[0]~_emulated                                                                              ; fetch:inst4|PC[4]~_emulated  ; clk_pc                                                                                                   ; clk_pc      ; 1.000        ; -0.061     ; 3.314      ;
; -2.379 ; fetch:inst4|PC[9]~_emulated                                                                              ; fetch:inst4|PC[9]~_emulated  ; clk_pc                                                                                                   ; clk_pc      ; 1.000        ; -0.062     ; 3.312      ;
; -2.373 ; fetch:inst4|PC[3]~_emulated                                                                              ; fetch:inst4|PC[4]~_emulated  ; clk_pc                                                                                                   ; clk_pc      ; 1.000        ; -0.061     ; 3.307      ;
; -2.359 ; fetch:inst4|PC[0]~_emulated                                                                              ; fetch:inst4|PC[3]~_emulated  ; clk_pc                                                                                                   ; clk_pc      ; 1.000        ; -0.061     ; 3.293      ;
; -2.349 ; fetch:inst4|PC[5]~_emulated                                                                              ; fetch:inst4|PC[8]~_emulated  ; clk_pc                                                                                                   ; clk_pc      ; 1.000        ; -0.062     ; 3.282      ;
; -2.348 ; fetch:inst4|PC[5]~_emulated                                                                              ; fetch:inst4|PC[9]~_emulated  ; clk_pc                                                                                                   ; clk_pc      ; 1.000        ; -0.062     ; 3.281      ;
; -2.347 ; fetch:inst4|PC[1]~_emulated                                                                              ; fetch:inst4|PC[6]~_emulated  ; clk_pc                                                                                                   ; clk_pc      ; 1.000        ; -0.061     ; 3.281      ;
; -2.341 ; fetch:inst4|PC[4]~_emulated                                                                              ; fetch:inst4|PC[8]~_emulated  ; clk_pc                                                                                                   ; clk_pc      ; 1.000        ; -0.068     ; 3.268      ;
; -2.338 ; fetch:inst4|PC[10]~1                                                                                     ; fetch:inst4|PC[8]~_emulated  ; nRST                                                                                                     ; clk_pc      ; 1.000        ; -0.112     ; 3.201      ;
; -2.337 ; nRST                                                                                                     ; fetch:inst4|PC[6]~_emulated  ; nRST                                                                                                     ; clk_pc      ; 0.500        ; 2.095      ; 4.907      ;
; -2.319 ; fetch:inst4|PC[1]~_emulated                                                                              ; fetch:inst4|PC[4]~_emulated  ; clk_pc                                                                                                   ; clk_pc      ; 1.000        ; -0.061     ; 3.253      ;
; -2.315 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; fetch:inst4|PC[5]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 1.000        ; 2.104      ; 5.630      ;
; -2.315 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; fetch:inst4|PC[7]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 1.000        ; 2.104      ; 5.630      ;
; -2.306 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; fetch:inst4|PC[9]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 1.000        ; 2.104      ; 5.621      ;
; -2.306 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; fetch:inst4|PC[8]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 1.000        ; 2.104      ; 5.621      ;
; -2.300 ; nRST                                                                                                     ; fetch:inst4|PC[4]~_emulated  ; nRST                                                                                                     ; clk_pc      ; 0.500        ; 2.095      ; 4.870      ;
; -2.295 ; fetch:inst4|PC[2]~_emulated                                                                              ; fetch:inst4|PC[8]~_emulated  ; clk_pc                                                                                                   ; clk_pc      ; 1.000        ; -0.068     ; 3.222      ;
; -2.289 ; fetch:inst4|PC[5]~_emulated                                                                              ; fetch:inst4|PC[10]~_emulated ; clk_pc                                                                                                   ; clk_pc      ; 1.000        ; -0.062     ; 3.222      ;
; -2.286 ; fetch:inst4|PC[0]~_emulated                                                                              ; fetch:inst4|PC[5]~_emulated  ; clk_pc                                                                                                   ; clk_pc      ; 1.000        ; -0.068     ; 3.213      ;
; -2.281 ; fetch:inst4|PC[4]~_emulated                                                                              ; fetch:inst4|PC[10]~_emulated ; clk_pc                                                                                                   ; clk_pc      ; 1.000        ; -0.068     ; 3.208      ;
; -2.279 ; fetch:inst4|PC[10]~_emulated                                                                             ; fetch:inst4|PC[10]~_emulated ; clk_pc                                                                                                   ; clk_pc      ; 1.000        ; -0.062     ; 3.212      ;
; -2.277 ; fetch:inst4|PC[3]~_emulated                                                                              ; fetch:inst4|PC[7]~_emulated  ; clk_pc                                                                                                   ; clk_pc      ; 1.000        ; -0.068     ; 3.204      ;
; -2.270 ; fetch:inst4|PC[6]~_emulated                                                                              ; fetch:inst4|PC[8]~_emulated  ; clk_pc                                                                                                   ; clk_pc      ; 1.000        ; -0.068     ; 3.197      ;
; -2.238 ; fetch:inst4|PC[0]~_emulated                                                                              ; fetch:inst4|PC[2]~_emulated  ; clk_pc                                                                                                   ; clk_pc      ; 1.000        ; -0.061     ; 3.172      ;
; -2.235 ; fetch:inst4|PC[2]~_emulated                                                                              ; fetch:inst4|PC[10]~_emulated ; clk_pc                                                                                                   ; clk_pc      ; 1.000        ; -0.068     ; 3.162      ;
; -2.223 ; fetch:inst4|PC[1]~_emulated                                                                              ; fetch:inst4|PC[7]~_emulated  ; clk_pc                                                                                                   ; clk_pc      ; 1.000        ; -0.068     ; 3.150      ;
; -2.210 ; fetch:inst4|PC[6]~_emulated                                                                              ; fetch:inst4|PC[10]~_emulated ; clk_pc                                                                                                   ; clk_pc      ; 1.000        ; -0.068     ; 3.137      ;
+--------+----------------------------------------------------------------------------------------------------------+------------------------------+----------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk_ram'                                                                                                                                                                                                                                                                                                 ;
+--------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                      ; To Node                                                                                                    ; Launch Clock                                                                                             ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -6.078 ; decoder:inst1|MR                               ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_re_reg       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_ram     ; 0.500        ; -5.379     ; 1.217      ;
; -6.022 ; decoder:inst1|MW                               ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_we_reg       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_ram     ; 0.500        ; -5.380     ; 1.160      ;
; -5.844 ; decoder:inst1|MW                               ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_we_reg       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_ram     ; 0.500        ; -5.378     ; 0.984      ;
; -5.832 ; decoder:inst1|MR                               ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_re_reg       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_ram     ; 0.500        ; -5.377     ; 0.973      ;
; -5.745 ; decoder:inst1|MR                               ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_re_reg       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_ram     ; 1.000        ; -5.546     ; 1.217      ;
; -5.689 ; decoder:inst1|MW                               ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_we_reg       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_ram     ; 1.000        ; -5.547     ; 1.160      ;
; -5.511 ; decoder:inst1|MW                               ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_we_reg       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_ram     ; 1.000        ; -5.545     ; 0.984      ;
; -5.499 ; decoder:inst1|MR                               ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_re_reg       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_ram     ; 1.000        ; -5.544     ; 0.973      ;
; -4.195 ; decoder:inst1|Dadd[8]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_ram     ; 1.000        ; -4.250     ; 0.963      ;
; -4.190 ; decoder:inst1|Dadd[3]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_ram     ; 1.000        ; -4.256     ; 0.952      ;
; -4.128 ; decoder:inst1|Dadd[4]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_ram     ; 1.000        ; -4.151     ; 0.995      ;
; -4.123 ; decoder:inst1|Dadd[6]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_ram     ; 1.000        ; -4.150     ; 0.991      ;
; -4.098 ; decoder:inst1|ALUC[3]                          ; carry_block:inst8|cy                                                                                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_ram     ; 0.500        ; -2.815     ; 1.768      ;
; -4.095 ; decoder:inst1|Dadd[9]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_ram     ; 1.000        ; -4.152     ; 0.961      ;
; -4.058 ; decoder:inst1|Dadd[2]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_ram     ; 1.000        ; -4.095     ; 0.981      ;
; -4.041 ; decoder:inst1|ALUC[1]                          ; carry_block:inst8|cy                                                                                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_ram     ; 0.500        ; -3.161     ; 1.365      ;
; -4.028 ; decoder:inst1|Dadd[5]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_ram     ; 1.000        ; -4.096     ; 0.950      ;
; -4.028 ; decoder:inst1|Dadd[7]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_ram     ; 1.000        ; -4.095     ; 0.951      ;
; -4.026 ; decoder:inst1|Dadd[4]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_ram     ; 1.000        ; -4.153     ; 0.891      ;
; -3.977 ; decoder:inst1|Dadd[3]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_ram     ; 1.000        ; -4.254     ; 0.741      ;
; -3.941 ; decoder:inst1|Dadd[8]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_ram     ; 1.000        ; -4.248     ; 0.711      ;
; -3.927 ; decoder:inst1|ALUC[2]                          ; carry_block:inst8|cy                                                                                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_ram     ; 0.500        ; -3.161     ; 1.251      ;
; -3.871 ; decoder:inst1|Dadd[0]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_ram     ; 1.000        ; -4.151     ; 0.738      ;
; -3.864 ; decoder:inst1|Dadd[1]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_ram     ; 1.000        ; -4.151     ; 0.731      ;
; -3.852 ; decoder:inst1|Dadd[1]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_ram     ; 1.000        ; -4.149     ; 0.721      ;
; -3.839 ; decoder:inst1|Dadd[9]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_ram     ; 1.000        ; -4.150     ; 0.707      ;
; -3.832 ; decoder:inst1|Dadd[6]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_ram     ; 1.000        ; -4.148     ; 0.702      ;
; -3.816 ; decoder:inst1|Dadd[2]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_ram     ; 1.000        ; -4.093     ; 0.741      ;
; -3.815 ; decoder:inst1|Dadd[0]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_ram     ; 1.000        ; -4.149     ; 0.684      ;
; -3.802 ; decoder:inst1|Dadd[7]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_ram     ; 1.000        ; -4.097     ; 0.723      ;
; -3.775 ; decoder:inst1|Dadd[5]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_ram     ; 1.000        ; -4.098     ; 0.695      ;
; -3.765 ; decoder:inst1|ALUC[3]                          ; carry_block:inst8|cy                                                                                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_ram     ; 1.000        ; -2.982     ; 1.768      ;
; -3.708 ; decoder:inst1|ALUC[1]                          ; carry_block:inst8|cy                                                                                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_ram     ; 1.000        ; -3.328     ; 1.365      ;
; -3.594 ; decoder:inst1|ALUC[2]                          ; carry_block:inst8|cy                                                                                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_ram     ; 1.000        ; -3.328     ; 1.251      ;
; -0.216 ; super_register_bank:inst2|Working_register[14] ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_datain_reg0  ; clk_reg                                                                                                  ; clk_ram     ; 1.000        ; 0.239      ; 1.463      ;
; -0.210 ; super_register_bank:inst2|Working_register[10] ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_datain_reg0  ; clk_reg                                                                                                  ; clk_ram     ; 1.000        ; 0.239      ; 1.457      ;
; -0.209 ; super_register_bank:inst2|Working_register[6]  ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_reg                                                                                                  ; clk_ram     ; 1.000        ; 0.236      ; 1.453      ;
; -0.083 ; super_register_bank:inst2|Working_register[0]  ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_reg                                                                                                  ; clk_ram     ; 1.000        ; 0.236      ; 1.327      ;
; -0.064 ; super_register_bank:inst2|Working_register[5]  ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_reg                                                                                                  ; clk_ram     ; 1.000        ; 0.241      ; 1.313      ;
; -0.060 ; ALU:inst5|cy_out                               ; carry_block:inst8|cy                                                                                       ; decoder:inst1|ALUC[0]                                                                                    ; clk_ram     ; 0.500        ; 0.460      ; 1.005      ;
; -0.054 ; super_register_bank:inst2|Working_register[9]  ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_datain_reg0  ; clk_reg                                                                                                  ; clk_ram     ; 1.000        ; 0.239      ; 1.301      ;
; -0.050 ; super_register_bank:inst2|Working_register[4]  ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_reg                                                                                                  ; clk_ram     ; 1.000        ; 0.241      ; 1.299      ;
; -0.048 ; super_register_bank:inst2|Working_register[7]  ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_datain_reg0  ; clk_reg                                                                                                  ; clk_ram     ; 1.000        ; 0.239      ; 1.295      ;
; -0.034 ; super_register_bank:inst2|Working_register[3]  ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_reg                                                                                                  ; clk_ram     ; 1.000        ; 0.241      ; 1.283      ;
; -0.030 ; super_register_bank:inst2|Working_register[1]  ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_reg                                                                                                  ; clk_ram     ; 1.000        ; 0.241      ; 1.279      ;
; -0.027 ; super_register_bank:inst2|Working_register[2]  ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_reg                                                                                                  ; clk_ram     ; 1.000        ; 0.241      ; 1.276      ;
; -0.019 ; super_register_bank:inst2|Working_register[13] ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_datain_reg0  ; clk_reg                                                                                                  ; clk_ram     ; 1.000        ; 0.239      ; 1.266      ;
; -0.013 ; super_register_bank:inst2|Working_register[11] ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_datain_reg0  ; clk_reg                                                                                                  ; clk_ram     ; 1.000        ; 0.239      ; 1.260      ;
; 0.001  ; super_register_bank:inst2|Working_register[8]  ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_datain_reg0  ; clk_reg                                                                                                  ; clk_ram     ; 1.000        ; 0.239      ; 1.246      ;
; 0.004  ; super_register_bank:inst2|Working_register[15] ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_datain_reg0  ; clk_reg                                                                                                  ; clk_ram     ; 1.000        ; 0.234      ; 1.238      ;
; 0.091  ; super_register_bank:inst2|Working_register[12] ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_datain_reg0  ; clk_reg                                                                                                  ; clk_ram     ; 1.000        ; 0.239      ; 1.156      ;
; 0.296  ; carry_block:inst8|cy                           ; carry_block:inst8|cy                                                                                       ; clk_ram                                                                                                  ; clk_ram     ; 1.000        ; -0.062     ; 0.637      ;
; 1.098  ; decoder:inst1|ALUC[0]                          ; carry_block:inst8|cy                                                                                       ; decoder:inst1|ALUC[0]                                                                                    ; clk_ram     ; 0.500        ; 2.115      ; 1.502      ;
; 1.645  ; decoder:inst1|ALUC[0]                          ; carry_block:inst8|cy                                                                                       ; decoder:inst1|ALUC[0]                                                                                    ; clk_ram     ; 1.000        ; 2.115      ; 1.455      ;
+--------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0'                                                                                                                                                                                                                                                                   ;
+--------+----------------------------------------------------------------------------------------------------------+------------------------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                ; To Node                ; Launch Clock                                                                                             ; Latch Clock                                                                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------+------------------------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -5.559 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; decoder:inst1|MW       ; clk_rom                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.834      ; 10.265     ;
; -5.332 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; decoder:inst1|KMux     ; clk_rom                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.808      ; 9.766      ;
; -5.247 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; decoder:inst1|MW       ; clk_rom                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 4.646      ; 10.265     ;
; -5.143 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; decoder:inst1|Sel_B[1] ; clk_rom                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.816      ; 9.523      ;
; -5.020 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; decoder:inst1|KMux     ; clk_rom                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 4.620      ; 9.766      ;
; -4.831 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; decoder:inst1|Sel_B[1] ; clk_rom                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 4.628      ; 9.523      ;
; -4.533 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; decoder:inst1|ALUC[2]  ; clk_rom                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.399      ; 6.624      ;
; -4.522 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; decoder:inst1|Sel_C[0] ; clk_rom                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.843      ; 9.026      ;
; -4.221 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; decoder:inst1|ALUC[2]  ; clk_rom                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 2.211      ; 6.624      ;
; -4.210 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; decoder:inst1|Sel_C[0] ; clk_rom                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 4.655      ; 9.026      ;
; -4.073 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; decoder:inst1|Type[6]  ; clk_rom                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.835      ; 8.623      ;
; -4.001 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; decoder:inst1|Sel_C[3] ; clk_rom                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.846      ; 8.506      ;
; -4.000 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; decoder:inst1|Sel_C[2] ; clk_rom                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.846      ; 8.378      ;
; -3.994 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; decoder:inst1|Sel_C[5] ; clk_rom                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.843      ; 8.470      ;
; -3.781 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; decoder:inst1|ALUC[0]  ; clk_rom                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.060      ; 8.527      ;
; -3.761 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; decoder:inst1|Type[6]  ; clk_rom                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 4.647      ; 8.623      ;
; -3.700 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; decoder:inst1|ALUC[3]  ; clk_rom                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.066      ; 5.343      ;
; -3.689 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; decoder:inst1|Sel_C[3] ; clk_rom                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 4.658      ; 8.506      ;
; -3.688 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; decoder:inst1|Sel_C[2] ; clk_rom                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 4.658      ; 8.378      ;
; -3.682 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; decoder:inst1|Sel_C[5] ; clk_rom                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 4.655      ; 8.470      ;
; -3.641 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; decoder:inst1|ALUC[1]  ; clk_rom                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.399      ; 5.732      ;
; -3.603 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; decoder:inst1|Sel_C[1] ; clk_rom                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.831      ; 8.125      ;
; -3.469 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; decoder:inst1|ALUC[0]  ; clk_rom                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 4.872      ; 8.527      ;
; -3.454 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_B[1] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 6.967      ; 10.221     ;
; -3.388 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; decoder:inst1|ALUC[3]  ; clk_rom                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 1.878      ; 5.343      ;
; -3.329 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; decoder:inst1|ALUC[1]  ; clk_rom                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 2.211      ; 5.732      ;
; -3.291 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; decoder:inst1|Sel_C[1] ; clk_rom                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 4.643      ; 8.125      ;
; -3.266 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_B[1] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 7.155      ; 10.221     ;
; -3.209 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|KMux     ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 6.959      ; 10.030     ;
; -3.208 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[0] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 6.994      ; 10.099     ;
; -3.030 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; decoder:inst1|MR       ; clk_rom                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.833      ; 7.555      ;
; -3.021 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|KMux     ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 7.147      ; 10.030     ;
; -3.020 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[0] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 7.182      ; 10.099     ;
; -2.954 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_B[1] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 6.967      ; 10.221     ;
; -2.847 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|MR       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 6.984      ; 9.759      ;
; -2.803 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Type[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 6.986      ; 9.740      ;
; -2.778 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.550      ; 7.256      ;
; -2.766 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_B[1] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 7.155      ; 10.221     ;
; -2.753 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; decoder:inst1|Sel_C[4] ; clk_rom                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.843      ; 7.113      ;
; -2.718 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; decoder:inst1|MR       ; clk_rom                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 4.645      ; 7.555      ;
; -2.709 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|KMux     ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 6.959      ; 10.030     ;
; -2.708 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[0] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 6.994      ; 10.099     ;
; -2.659 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|MR       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 7.172      ; 9.759      ;
; -2.644 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[2] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 6.997      ; 9.409      ;
; -2.638 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[5] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 6.994      ; 9.501      ;
; -2.637 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[3] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 6.997      ; 9.529      ;
; -2.615 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Type[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 7.174      ; 9.740      ;
; -2.599 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|MW       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 6.985      ; 9.692      ;
; -2.590 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.738      ; 7.256      ;
; -2.521 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|KMux     ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 7.147      ; 10.030     ;
; -2.520 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[0] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 7.182      ; 10.099     ;
; -2.456 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[2] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 7.185      ; 9.409      ;
; -2.450 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[5] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 7.182      ; 9.501      ;
; -2.449 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[3] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 7.185      ; 9.529      ;
; -2.441 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; decoder:inst1|Sel_C[4] ; clk_rom                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 4.655      ; 7.113      ;
; -2.411 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|MW       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 7.173      ; 9.692      ;
; -2.347 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|MR       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 6.984      ; 9.759      ;
; -2.303 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Type[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 6.986      ; 9.740      ;
; -2.278 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 4.550      ; 7.256      ;
; -2.244 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[1] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 6.982      ; 9.153      ;
; -2.211 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.550      ; 6.689      ;
; -2.164 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 7.211      ; 9.297      ;
; -2.159 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|MR       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 7.172      ; 9.759      ;
; -2.144 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[2] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 6.997      ; 9.409      ;
; -2.138 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[5] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 6.994      ; 9.501      ;
; -2.137 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[3] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 6.997      ; 9.529      ;
; -2.115 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Type[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 7.174      ; 9.740      ;
; -2.099 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|MW       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 6.985      ; 9.692      ;
; -2.090 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 4.738      ; 7.256      ;
; -2.056 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[1] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 7.170      ; 9.153      ;
; -2.031 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[3]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.217      ; 6.061      ;
; -2.023 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.738      ; 6.689      ;
; -1.976 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 7.399      ; 9.297      ;
; -1.956 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[2] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 7.185      ; 9.409      ;
; -1.950 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[5] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 7.182      ; 9.501      ;
; -1.949 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[3] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 7.185      ; 9.529      ;
; -1.911 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|MW       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 7.173      ; 9.692      ;
; -1.839 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[3]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.405      ; 6.057      ;
; -1.744 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[1] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 6.982      ; 9.153      ;
; -1.711 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 4.550      ; 6.689      ;
; -1.664 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 7.211      ; 9.297      ;
; -1.556 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[1] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 7.170      ; 9.153      ;
; -1.527 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[3]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 4.217      ; 6.057      ;
; -1.523 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 4.738      ; 6.689      ;
; -1.476 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 7.399      ; 9.297      ;
; -1.397 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[4] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 6.994      ; 8.144      ;
; -1.380 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; decoder:inst1|Dadd[9]  ; clk_rom                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 3.978      ; 5.710      ;
; -1.343 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[3]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 4.405      ; 6.061      ;
; -1.293 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; decoder:inst1|Dadd[8]  ; clk_rom                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 4.072      ; 5.723      ;
; -1.209 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[4] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 7.182      ; 8.144      ;
; -0.897 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[4] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 6.994      ; 8.144      ;
; -0.709 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[4] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 7.182      ; 8.144      ;
; 0.397  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Dadd[5]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 6.265      ; 5.811      ;
; 0.491  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Dadd[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 6.262      ; 5.694      ;
; 0.673  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Dadd[7]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 6.264      ; 5.534      ;
; 0.869  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Dadd[4]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 6.317      ; 5.378      ;
; 0.890  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Dadd[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 6.314      ; 5.351      ;
; 0.897  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Dadd[5]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 6.265      ; 5.811      ;
; 0.926  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Dadd[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 6.316      ; 5.339      ;
; 0.991  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Dadd[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 6.262      ; 5.694      ;
+--------+----------------------------------------------------------------------------------------------------------+------------------------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'nRST'                                                                             ;
+--------+-----------+----------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node ; To Node              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+----------------------+--------------+-------------+--------------+------------+------------+
; -2.118 ; clk_pc    ; fetch:inst4|PC[10]~1 ; clk_pc       ; nRST        ; 0.500        ; 2.149      ; 3.814      ;
; -1.525 ; clk_pc    ; fetch:inst4|PC[10]~1 ; clk_pc       ; nRST        ; 1.000        ; 2.149      ; 3.721      ;
+--------+-----------+----------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk_rom'                                                                                                                                                                                ;
+--------+-----------------------------+----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                   ; To Node                                                                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------+----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.018 ; fetch:inst4|PC[0]~_emulated ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc       ; clk_rom     ; 1.000        ; 0.231      ; 3.257      ;
; -1.923 ; fetch:inst4|PC[4]~_emulated ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc       ; clk_rom     ; 1.000        ; 0.231      ; 3.162      ;
; -1.870 ; fetch:inst4|PC[0]~_emulated ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; clk_pc       ; clk_rom     ; 1.000        ; 0.084      ; 2.962      ;
; -1.813 ; fetch:inst4|PC[1]~_emulated ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc       ; clk_rom     ; 1.000        ; 0.231      ; 3.052      ;
; -1.800 ; nRST                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; nRST         ; clk_rom     ; 0.500        ; 2.409      ; 4.717      ;
; -1.752 ; fetch:inst4|PC[3]~_emulated ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc       ; clk_rom     ; 1.000        ; 0.231      ; 2.991      ;
; -1.746 ; fetch:inst4|PC[6]~_emulated ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc       ; clk_rom     ; 1.000        ; 0.231      ; 2.985      ;
; -1.698 ; fetch:inst4|PC[5]~_emulated ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc       ; clk_rom     ; 1.000        ; 0.221      ; 2.927      ;
; -1.688 ; nRST                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; nRST         ; clk_rom     ; 0.500        ; 2.262      ; 4.458      ;
; -1.674 ; fetch:inst4|PC[1]~_emulated ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; clk_pc       ; clk_rom     ; 1.000        ; 0.084      ; 2.766      ;
; -1.654 ; fetch:inst4|PC[10]~1        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; nRST         ; clk_rom     ; 1.000        ; 0.193      ; 2.855      ;
; -1.652 ; fetch:inst4|PC[3]~_emulated ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; clk_pc       ; clk_rom     ; 1.000        ; 0.084      ; 2.744      ;
; -1.649 ; fetch:inst4|PC[7]~_emulated ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc       ; clk_rom     ; 1.000        ; 0.221      ; 2.878      ;
; -1.586 ; fetch:inst4|PC[5]~_emulated ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; clk_pc       ; clk_rom     ; 1.000        ; 0.074      ; 2.668      ;
; -1.585 ; fetch:inst4|PC[4]~_emulated ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; clk_pc       ; clk_rom     ; 1.000        ; 0.084      ; 2.677      ;
; -1.560 ; fetch:inst4|PC[2]~_emulated ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc       ; clk_rom     ; 1.000        ; 0.231      ; 2.799      ;
; -1.497 ; fetch:inst4|PC[7]~_emulated ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; clk_pc       ; clk_rom     ; 1.000        ; 0.074      ; 2.579      ;
; -1.457 ; clk_pc                      ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc       ; clk_rom     ; 0.500        ; 2.409      ; 4.374      ;
; -1.434 ; fetch:inst4|PC[2]~_emulated ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; clk_pc       ; clk_rom     ; 1.000        ; 0.084      ; 2.526      ;
; -1.427 ; fetch:inst4|PC[6]~_emulated ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; clk_pc       ; clk_rom     ; 1.000        ; 0.084      ; 2.519      ;
; -1.370 ; fetch:inst4|PC[10]~1        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; nRST         ; clk_rom     ; 1.000        ; 0.046      ; 2.424      ;
; -1.229 ; clk_pc                      ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; clk_pc       ; clk_rom     ; 0.500        ; 2.262      ; 3.999      ;
; -1.227 ; nRST                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; nRST         ; clk_rom     ; 1.000        ; 2.409      ; 4.644      ;
; -1.090 ; nRST                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; nRST         ; clk_rom     ; 1.000        ; 2.262      ; 4.360      ;
; -0.953 ; clk_pc                      ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc       ; clk_rom     ; 1.000        ; 2.409      ; 4.370      ;
; -0.652 ; clk_pc                      ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; clk_pc       ; clk_rom     ; 1.000        ; 2.262      ; 3.922      ;
+--------+-----------------------------+----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0'                                                                                                                                                                                                                                                                    ;
+--------+----------------------------------------------------------------------------------------------------------+------------------------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                ; To Node                ; Launch Clock                                                                                             ; Latch Clock                                                                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------+------------------------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -3.374 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Dadd[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 6.584      ; 3.436      ;
; -2.894 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Dadd[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 6.584      ; 3.436      ;
; -2.117 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[2] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.993      ; 6.102      ;
; -1.950 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[2] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.826      ; 6.102      ;
; -1.933 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Dadd[3]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 6.689      ; 4.982      ;
; -1.856 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[1] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.977      ; 6.347      ;
; -1.778 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Dadd[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 6.584      ; 5.032      ;
; -1.741 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Dadd[4]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 6.586      ; 5.071      ;
; -1.714 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Dadd[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 6.583      ; 5.095      ;
; -1.683 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[1] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.810      ; 6.353      ;
; -1.637 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[2] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 7.993      ; 6.102      ;
; -1.497 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Dadd[7]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 6.530      ; 5.259      ;
; -1.470 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[2] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 7.826      ; 6.102      ;
; -1.453 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Dadd[3]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 6.689      ; 4.982      ;
; -1.383 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Dadd[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 6.528      ; 5.371      ;
; -1.370 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[1] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 7.977      ; 6.353      ;
; -1.298 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Dadd[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 6.584      ; 5.032      ;
; -1.261 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Dadd[4]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 6.586      ; 5.071      ;
; -1.234 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Dadd[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 6.583      ; 5.095      ;
; -1.209 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[1] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 7.810      ; 6.347      ;
; -1.191 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Dadd[5]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 6.531      ; 5.566      ;
; -1.017 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Dadd[7]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 6.530      ; 5.259      ;
; -0.903 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Dadd[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 6.528      ; 5.371      ;
; -0.847 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; decoder:inst1|Sel_C[4] ; clk_rom                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.727      ; 4.910      ;
; -0.711 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Dadd[5]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 6.531      ; 5.566      ;
; -0.479 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[4] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.989      ; 7.736      ;
; -0.335 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 8.242      ; 8.133      ;
; -0.312 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[4] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.822      ; 7.736      ;
; -0.235 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; decoder:inst1|ALUC[0]  ; clk_rom                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.980      ; 5.775      ;
; -0.180 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; decoder:inst1|Sel_C[4] ; clk_rom                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 5.560      ; 4.910      ;
; -0.165 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 8.075      ; 8.136      ;
; -0.129 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[0] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.989      ; 8.086      ;
; 0.001  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[4] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 7.989      ; 7.736      ;
; 0.038  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[0] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.822      ; 8.086      ;
; 0.060  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.443      ; 5.729      ;
; 0.148  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 8.242      ; 8.136      ;
; 0.168  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[4] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 7.822      ; 7.736      ;
; 0.227  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.276      ; 5.729      ;
; 0.285  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_B[1] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.961      ; 8.472      ;
; 0.312  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 8.075      ; 8.133      ;
; 0.326  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[3]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.097      ; 5.649      ;
; 0.345  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; decoder:inst1|Type[6]  ; clk_rom                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.719      ; 6.094      ;
; 0.351  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[0] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 7.989      ; 8.086      ;
; 0.362  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; decoder:inst1|Sel_B[1] ; clk_rom                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.699      ; 6.091      ;
; 0.432  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; decoder:inst1|ALUC[0]  ; clk_rom                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 5.813      ; 5.775      ;
; 0.452  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_B[1] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.794      ; 8.472      ;
; 0.488  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; decoder:inst1|Sel_C[0] ; clk_rom                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.727      ; 6.245      ;
; 0.499  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[3]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.930      ; 5.655      ;
; 0.509  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|MW       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.980      ; 8.715      ;
; 0.518  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[0] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 7.822      ; 8.086      ;
; 0.540  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 5.443      ; 5.729      ;
; 0.617  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Type[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.981      ; 8.824      ;
; 0.624  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; decoder:inst1|MR       ; clk_rom                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.717      ; 6.371      ;
; 0.658  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; decoder:inst1|Sel_C[5] ; clk_rom                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.728      ; 6.416      ;
; 0.668  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; decoder:inst1|Sel_C[3] ; clk_rom                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.730      ; 6.428      ;
; 0.676  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|MW       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.813      ; 8.715      ;
; 0.707  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 5.276      ; 5.729      ;
; 0.742  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; decoder:inst1|KMux     ; clk_rom                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.691      ; 6.463      ;
; 0.765  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_B[1] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 7.961      ; 8.472      ;
; 0.773  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|KMux     ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.953      ; 8.952      ;
; 0.790  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Type[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.814      ; 8.830      ;
; 0.794  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.443      ; 6.463      ;
; 0.796  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; decoder:inst1|Sel_C[1] ; clk_rom                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.715      ; 6.541      ;
; 0.812  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[3]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 5.097      ; 5.655      ;
; 0.818  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; decoder:inst1|Sel_C[2] ; clk_rom                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.731      ; 6.579      ;
; 0.850  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[3] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.992      ; 9.068      ;
; 0.850  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|MR       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.979      ; 9.055      ;
; 0.852  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[5] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.990      ; 9.068      ;
; 0.870  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; decoder:inst1|Dadd[8]  ; clk_rom                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.421      ; 5.321      ;
; 0.932  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_B[1] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 7.794      ; 8.472      ;
; 0.946  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|KMux     ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.786      ; 8.958      ;
; 0.961  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.276      ; 6.463      ;
; 0.973  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[3]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 4.930      ; 5.649      ;
; 0.989  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|MW       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 7.980      ; 8.715      ;
; 1.012  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; decoder:inst1|Type[6]  ; clk_rom                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 5.552      ; 6.094      ;
; 1.017  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[3] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.825      ; 9.068      ;
; 1.017  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|MR       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.812      ; 9.055      ;
; 1.019  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[5] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.823      ; 9.068      ;
; 1.025  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; decoder:inst1|ALUC[2]  ; clk_rom                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.181      ; 4.236      ;
; 1.029  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; decoder:inst1|Sel_B[1] ; clk_rom                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 5.532      ; 6.091      ;
; 1.059  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; decoder:inst1|Dadd[9]  ; clk_rom                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.323      ; 5.412      ;
; 1.103  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Type[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 7.981      ; 8.830      ;
; 1.155  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; decoder:inst1|Sel_C[0] ; clk_rom                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 5.560      ; 6.245      ;
; 1.156  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|MW       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 7.813      ; 8.715      ;
; 1.192  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; decoder:inst1|ALUC[3]  ; clk_rom                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 2.835      ; 4.057      ;
; 1.259  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|KMux     ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 7.953      ; 8.958      ;
; 1.264  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Type[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 7.814      ; 8.824      ;
; 1.274  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 5.443      ; 6.463      ;
; 1.291  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; decoder:inst1|MR       ; clk_rom                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 5.550      ; 6.371      ;
; 1.325  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; decoder:inst1|Sel_C[5] ; clk_rom                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 5.561      ; 6.416      ;
; 1.330  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[3] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 7.992      ; 9.068      ;
; 1.330  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|MR       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 7.979      ; 9.055      ;
; 1.332  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[5] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 7.990      ; 9.068      ;
; 1.335  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; decoder:inst1|Sel_C[3] ; clk_rom                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 5.563      ; 6.428      ;
; 1.409  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; decoder:inst1|KMux     ; clk_rom                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 5.524      ; 6.463      ;
; 1.420  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|KMux     ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 7.786      ; 8.952      ;
; 1.441  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 5.276      ; 6.463      ;
; 1.453  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; decoder:inst1|ALUC[1]  ; clk_rom                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.181      ; 4.664      ;
; 1.463  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; decoder:inst1|Sel_C[1] ; clk_rom                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 5.548      ; 6.541      ;
; 1.485  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; decoder:inst1|Sel_C[2] ; clk_rom                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 5.564      ; 6.579      ;
+--------+----------------------------------------------------------------------------------------------------------+------------------------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk_ram'                                                                                                                                                                                                                                                                                                  ;
+--------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                      ; To Node                                                                                                    ; Launch Clock                                                                                             ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -1.025 ; decoder:inst1|ALUC[0]                          ; carry_block:inst8|cy                                                                                       ; decoder:inst1|ALUC[0]                                                                                    ; clk_ram     ; 0.000        ; 2.200      ; 1.362      ;
; -0.491 ; decoder:inst1|ALUC[0]                          ; carry_block:inst8|cy                                                                                       ; decoder:inst1|ALUC[0]                                                                                    ; clk_ram     ; -0.500       ; 2.200      ; 1.396      ;
; 0.358  ; carry_block:inst8|cy                           ; carry_block:inst8|cy                                                                                       ; clk_ram                                                                                                  ; clk_ram     ; 0.000        ; 0.062      ; 0.577      ;
; 0.454  ; super_register_bank:inst2|Working_register[12] ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_datain_reg0  ; clk_reg                                                                                                  ; clk_ram     ; 0.000        ; 0.406      ; 1.087      ;
; 0.511  ; super_register_bank:inst2|Working_register[15] ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_datain_reg0  ; clk_reg                                                                                                  ; clk_ram     ; 0.000        ; 0.402      ; 1.140      ;
; 0.531  ; super_register_bank:inst2|Working_register[11] ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_datain_reg0  ; clk_reg                                                                                                  ; clk_ram     ; 0.000        ; 0.406      ; 1.164      ;
; 0.540  ; super_register_bank:inst2|Working_register[8]  ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_datain_reg0  ; clk_reg                                                                                                  ; clk_ram     ; 0.000        ; 0.406      ; 1.173      ;
; 0.543  ; super_register_bank:inst2|Working_register[2]  ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_reg                                                                                                  ; clk_ram     ; 0.000        ; 0.407      ; 1.177      ;
; 0.544  ; super_register_bank:inst2|Working_register[13] ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_datain_reg0  ; clk_reg                                                                                                  ; clk_ram     ; 0.000        ; 0.406      ; 1.177      ;
; 0.552  ; super_register_bank:inst2|Working_register[1]  ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_reg                                                                                                  ; clk_ram     ; 0.000        ; 0.407      ; 1.186      ;
; 0.556  ; ALU:inst5|cy_out                               ; carry_block:inst8|cy                                                                                       ; decoder:inst1|ALUC[0]                                                                                    ; clk_ram     ; -0.500       ; 0.647      ; 0.890      ;
; 0.561  ; super_register_bank:inst2|Working_register[7]  ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_datain_reg0  ; clk_reg                                                                                                  ; clk_ram     ; 0.000        ; 0.406      ; 1.194      ;
; 0.561  ; super_register_bank:inst2|Working_register[3]  ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_reg                                                                                                  ; clk_ram     ; 0.000        ; 0.407      ; 1.195      ;
; 0.566  ; super_register_bank:inst2|Working_register[9]  ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_datain_reg0  ; clk_reg                                                                                                  ; clk_ram     ; 0.000        ; 0.406      ; 1.199      ;
; 0.576  ; super_register_bank:inst2|Working_register[0]  ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_reg                                                                                                  ; clk_ram     ; 0.000        ; 0.403      ; 1.206      ;
; 0.576  ; super_register_bank:inst2|Working_register[5]  ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_reg                                                                                                  ; clk_ram     ; 0.000        ; 0.407      ; 1.210      ;
; 0.582  ; super_register_bank:inst2|Working_register[4]  ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_reg                                                                                                  ; clk_ram     ; 0.000        ; 0.407      ; 1.216      ;
; 0.711  ; super_register_bank:inst2|Working_register[6]  ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_reg                                                                                                  ; clk_ram     ; 0.000        ; 0.403      ; 1.341      ;
; 0.722  ; super_register_bank:inst2|Working_register[10] ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_datain_reg0  ; clk_reg                                                                                                  ; clk_ram     ; 0.000        ; 0.406      ; 1.355      ;
; 0.728  ; super_register_bank:inst2|Working_register[14] ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_datain_reg0  ; clk_reg                                                                                                  ; clk_ram     ; 0.000        ; 0.406      ; 1.361      ;
; 3.308  ; decoder:inst1|ALUC[2]                          ; carry_block:inst8|cy                                                                                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_ram     ; 0.000        ; -2.350     ; 1.145      ;
; 3.400  ; decoder:inst1|ALUC[1]                          ; carry_block:inst8|cy                                                                                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_ram     ; 0.000        ; -2.350     ; 1.237      ;
; 3.417  ; decoder:inst1|ALUC[3]                          ; carry_block:inst8|cy                                                                                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_ram     ; 0.000        ; -2.017     ; 1.587      ;
; 3.996  ; decoder:inst1|ALUC[2]                          ; carry_block:inst8|cy                                                                                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_ram     ; -0.500       ; -2.538     ; 1.145      ;
; 4.088  ; decoder:inst1|ALUC[1]                          ; carry_block:inst8|cy                                                                                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_ram     ; -0.500       ; -2.538     ; 1.237      ;
; 4.105  ; decoder:inst1|ALUC[3]                          ; carry_block:inst8|cy                                                                                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_ram     ; -0.500       ; -2.205     ; 1.587      ;
; 4.183  ; decoder:inst1|Dadd[5]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_ram     ; 0.000        ; -3.748     ; 0.652      ;
; 4.198  ; decoder:inst1|Dadd[7]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_ram     ; 0.000        ; -3.747     ; 0.668      ;
; 4.217  ; decoder:inst1|Dadd[0]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_ram     ; 0.000        ; -3.798     ; 0.636      ;
; 4.221  ; decoder:inst1|Dadd[2]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_ram     ; 0.000        ; -3.744     ; 0.694      ;
; 4.243  ; decoder:inst1|Dadd[6]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_ram     ; 0.000        ; -3.796     ; 0.664      ;
; 4.248  ; decoder:inst1|Dadd[9]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_ram     ; 0.000        ; -3.799     ; 0.666      ;
; 4.263  ; decoder:inst1|Dadd[1]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_ram     ; 0.000        ; -3.798     ; 0.682      ;
; 4.265  ; decoder:inst1|Dadd[1]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_ram     ; 0.000        ; -3.799     ; 0.683      ;
; 4.275  ; decoder:inst1|Dadd[0]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_ram     ; 0.000        ; -3.799     ; 0.693      ;
; 4.349  ; decoder:inst1|Dadd[8]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_ram     ; 0.000        ; -3.893     ; 0.673      ;
; 4.375  ; decoder:inst1|Dadd[3]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_ram     ; 0.000        ; -3.899     ; 0.693      ;
; 4.430  ; decoder:inst1|Dadd[7]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_ram     ; 0.000        ; -3.746     ; 0.901      ;
; 4.435  ; decoder:inst1|Dadd[4]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_ram     ; 0.000        ; -3.800     ; 0.852      ;
; 4.439  ; decoder:inst1|Dadd[5]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_ram     ; 0.000        ; -3.747     ; 0.909      ;
; 4.442  ; decoder:inst1|Dadd[2]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_ram     ; 0.000        ; -3.745     ; 0.914      ;
; 4.498  ; decoder:inst1|Dadd[9]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_ram     ; 0.000        ; -3.800     ; 0.915      ;
; 4.518  ; decoder:inst1|Dadd[6]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_ram     ; 0.000        ; -3.797     ; 0.938      ;
; 4.519  ; decoder:inst1|Dadd[4]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_ram     ; 0.000        ; -3.799     ; 0.937      ;
; 4.578  ; decoder:inst1|Dadd[3]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_ram     ; 0.000        ; -3.900     ; 0.895      ;
; 4.589  ; decoder:inst1|Dadd[8]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_ram     ; 0.000        ; -3.894     ; 0.912      ;
; 5.099  ; decoder:inst1|MR                               ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_re_reg       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_ram     ; 0.000        ; -4.466     ; 0.850      ;
; 5.123  ; decoder:inst1|MW                               ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_we_reg       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_ram     ; 0.000        ; -4.467     ; 0.873      ;
; 5.300  ; decoder:inst1|MW                               ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_we_reg       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_ram     ; 0.000        ; -4.468     ; 1.049      ;
; 5.332  ; decoder:inst1|MR                               ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_re_reg       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_ram     ; 0.000        ; -4.467     ; 1.082      ;
; 5.787  ; decoder:inst1|MR                               ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_re_reg       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_ram     ; -0.500       ; -4.654     ; 0.850      ;
; 5.811  ; decoder:inst1|MW                               ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_we_reg       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_ram     ; -0.500       ; -4.655     ; 0.873      ;
; 5.988  ; decoder:inst1|MW                               ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_we_reg       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_ram     ; -0.500       ; -4.656     ; 1.049      ;
; 6.020  ; decoder:inst1|MR                               ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_re_reg       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_ram     ; -0.500       ; -4.655     ; 1.082      ;
+--------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'decoder:inst1|ALUC[0]'                                                                                                                ;
+--------+-----------------------------------------------+------------------+-----------------------+-----------------------+--------------+------------+------------+
; Slack  ; From Node                                     ; To Node          ; Launch Clock          ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------+------------------+-----------------------+-----------------------+--------------+------------+------------+
; -0.821 ; decoder:inst1|ALUC[0]                         ; ALU:inst5|z[12]  ; decoder:inst1|ALUC[0] ; decoder:inst1|ALUC[0] ; 0.000        ; 3.616      ; 2.795      ;
; -0.818 ; decoder:inst1|ALUC[0]                         ; ALU:inst5|z[3]   ; decoder:inst1|ALUC[0] ; decoder:inst1|ALUC[0] ; 0.000        ; 3.616      ; 2.798      ;
; -0.812 ; decoder:inst1|ALUC[0]                         ; ALU:inst5|z[4]   ; decoder:inst1|ALUC[0] ; decoder:inst1|ALUC[0] ; 0.000        ; 3.606      ; 2.794      ;
; -0.602 ; decoder:inst1|ALUC[0]                         ; ALU:inst5|z[1]   ; decoder:inst1|ALUC[0] ; decoder:inst1|ALUC[0] ; 0.000        ; 3.607      ; 3.005      ;
; -0.445 ; decoder:inst1|ALUC[0]                         ; ALU:inst5|z[13]  ; decoder:inst1|ALUC[0] ; decoder:inst1|ALUC[0] ; 0.000        ; 3.607      ; 3.162      ;
; -0.282 ; decoder:inst1|ALUC[0]                         ; ALU:inst5|z[4]   ; decoder:inst1|ALUC[0] ; decoder:inst1|ALUC[0] ; -0.500       ; 3.606      ; 2.844      ;
; -0.239 ; decoder:inst1|ALUC[0]                         ; ALU:inst5|z[3]   ; decoder:inst1|ALUC[0] ; decoder:inst1|ALUC[0] ; -0.500       ; 3.616      ; 2.897      ;
; -0.238 ; decoder:inst1|ALUC[0]                         ; ALU:inst5|z[12]  ; decoder:inst1|ALUC[0] ; decoder:inst1|ALUC[0] ; -0.500       ; 3.616      ; 2.898      ;
; -0.054 ; decoder:inst1|ALUC[0]                         ; ALU:inst5|z[1]   ; decoder:inst1|ALUC[0] ; decoder:inst1|ALUC[0] ; -0.500       ; 3.607      ; 3.073      ;
; 0.094  ; decoder:inst1|ALUC[0]                         ; ALU:inst5|z[13]  ; decoder:inst1|ALUC[0] ; decoder:inst1|ALUC[0] ; -0.500       ; 3.607      ; 3.221      ;
; 0.156  ; decoder:inst1|ALUC[0]                         ; ALU:inst5|z[5]   ; decoder:inst1|ALUC[0] ; decoder:inst1|ALUC[0] ; 0.000        ; 3.604      ; 3.760      ;
; 0.176  ; decoder:inst1|ALUC[0]                         ; ALU:inst5|z[15]  ; decoder:inst1|ALUC[0] ; decoder:inst1|ALUC[0] ; 0.000        ; 3.632      ; 3.808      ;
; 0.378  ; decoder:inst1|ALUC[0]                         ; ALU:inst5|z[2]   ; decoder:inst1|ALUC[0] ; decoder:inst1|ALUC[0] ; 0.000        ; 3.615      ; 3.993      ;
; 0.628  ; decoder:inst1|ALUC[0]                         ; ALU:inst5|cy_out ; decoder:inst1|ALUC[0] ; decoder:inst1|ALUC[0] ; 0.000        ; 1.655      ; 2.283      ;
; 0.652  ; decoder:inst1|ALUC[0]                         ; ALU:inst5|z[0]   ; decoder:inst1|ALUC[0] ; decoder:inst1|ALUC[0] ; 0.000        ; 3.631      ; 4.283      ;
; 0.705  ; decoder:inst1|ALUC[0]                         ; ALU:inst5|z[5]   ; decoder:inst1|ALUC[0] ; decoder:inst1|ALUC[0] ; -0.500       ; 3.604      ; 3.829      ;
; 0.713  ; decoder:inst1|ALUC[0]                         ; ALU:inst5|z[15]  ; decoder:inst1|ALUC[0] ; decoder:inst1|ALUC[0] ; -0.500       ; 3.632      ; 3.865      ;
; 0.720  ; decoder:inst1|ALUC[0]                         ; ALU:inst5|z[6]   ; decoder:inst1|ALUC[0] ; decoder:inst1|ALUC[0] ; 0.000        ; 3.623      ; 4.343      ;
; 0.729  ; decoder:inst1|ALUC[0]                         ; ALU:inst5|z[10]  ; decoder:inst1|ALUC[0] ; decoder:inst1|ALUC[0] ; 0.000        ; 3.616      ; 4.345      ;
; 0.751  ; decoder:inst1|ALUC[0]                         ; ALU:inst5|z[7]   ; decoder:inst1|ALUC[0] ; decoder:inst1|ALUC[0] ; 0.000        ; 3.623      ; 4.374      ;
; 0.794  ; constant_reg:inst6|k_out[13]                  ; ALU:inst5|z[13]  ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.495      ; 2.319      ;
; 0.803  ; decoder:inst1|ALUC[0]                         ; ALU:inst5|z[9]   ; decoder:inst1|ALUC[0] ; decoder:inst1|ALUC[0] ; 0.000        ; 3.623      ; 4.426      ;
; 0.811  ; decoder:inst1|ALUC[0]                         ; ALU:inst5|z[11]  ; decoder:inst1|ALUC[0] ; decoder:inst1|ALUC[0] ; 0.000        ; 3.618      ; 4.429      ;
; 0.957  ; decoder:inst1|ALUC[0]                         ; ALU:inst5|z[2]   ; decoder:inst1|ALUC[0] ; decoder:inst1|ALUC[0] ; -0.500       ; 3.615      ; 4.092      ;
; 0.986  ; decoder:inst1|ALUC[0]                         ; ALU:inst5|z[8]   ; decoder:inst1|ALUC[0] ; decoder:inst1|ALUC[0] ; 0.000        ; 3.624      ; 4.610      ;
; 1.017  ; decoder:inst1|ALUC[0]                         ; ALU:inst5|z[14]  ; decoder:inst1|ALUC[0] ; decoder:inst1|ALUC[0] ; 0.000        ; 3.634      ; 4.651      ;
; 1.066  ; decoder:inst1|ALUC[0]                         ; ALU:inst5|cy_out ; decoder:inst1|ALUC[0] ; decoder:inst1|ALUC[0] ; -0.500       ; 1.655      ; 2.241      ;
; 1.146  ; super_register_bank:inst2|r0[3]               ; ALU:inst5|z[3]   ; clk_reg               ; decoder:inst1|ALUC[0] ; 0.000        ; 1.503      ; 2.679      ;
; 1.185  ; decoder:inst1|ALUC[0]                         ; ALU:inst5|z[0]   ; decoder:inst1|ALUC[0] ; decoder:inst1|ALUC[0] ; -0.500       ; 3.631      ; 4.336      ;
; 1.240  ; decoder:inst1|ALUC[0]                         ; ALU:inst5|z[6]   ; decoder:inst1|ALUC[0] ; decoder:inst1|ALUC[0] ; -0.500       ; 3.623      ; 4.383      ;
; 1.241  ; decoder:inst1|ALUC[0]                         ; ALU:inst5|z[10]  ; decoder:inst1|ALUC[0] ; decoder:inst1|ALUC[0] ; -0.500       ; 3.616      ; 4.377      ;
; 1.273  ; decoder:inst1|ALUC[0]                         ; ALU:inst5|z[7]   ; decoder:inst1|ALUC[0] ; decoder:inst1|ALUC[0] ; -0.500       ; 3.623      ; 4.416      ;
; 1.337  ; decoder:inst1|ALUC[0]                         ; ALU:inst5|z[9]   ; decoder:inst1|ALUC[0] ; decoder:inst1|ALUC[0] ; -0.500       ; 3.623      ; 4.480      ;
; 1.346  ; decoder:inst1|ALUC[0]                         ; ALU:inst5|z[11]  ; decoder:inst1|ALUC[0] ; decoder:inst1|ALUC[0] ; -0.500       ; 3.618      ; 4.484      ;
; 1.490  ; decoder:inst1|ALUC[0]                         ; ALU:inst5|z[8]   ; decoder:inst1|ALUC[0] ; decoder:inst1|ALUC[0] ; -0.500       ; 3.624      ; 4.634      ;
; 1.503  ; decoder:inst1|ALUC[0]                         ; ALU:inst5|z[14]  ; decoder:inst1|ALUC[0] ; decoder:inst1|ALUC[0] ; -0.500       ; 3.634      ; 4.657      ;
; 1.690  ; constant_reg:inst6|k_out[12]                  ; ALU:inst5|z[13]  ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.485      ; 3.205      ;
; 1.754  ; constant_reg:inst6|k_out[12]                  ; ALU:inst5|z[12]  ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.494      ; 3.278      ;
; 1.767  ; constant_reg:inst6|k_out[1]                   ; ALU:inst5|z[1]   ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.487      ; 3.284      ;
; 1.785  ; constant_reg:inst6|k_out[8]                   ; ALU:inst5|z[8]   ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.502      ; 3.317      ;
; 1.787  ; constant_reg:inst6|k_out[9]                   ; ALU:inst5|z[9]   ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.501      ; 3.318      ;
; 1.795  ; constant_reg:inst6|k_out[3]                   ; ALU:inst5|z[3]   ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.505      ; 3.330      ;
; 1.854  ; super_register_bank:inst2|r27[13]             ; ALU:inst5|z[13]  ; clk_reg               ; decoder:inst1|ALUC[0] ; 0.000        ; 1.495      ; 3.379      ;
; 1.883  ; constant_reg:inst6|k_out[9]                   ; ALU:inst5|z[13]  ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.485      ; 3.398      ;
; 1.886  ; constant_reg:inst6|k_out[7]                   ; ALU:inst5|z[7]   ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.503      ; 3.419      ;
; 1.892  ; constant_reg:inst6|k_out[4]                   ; ALU:inst5|z[4]   ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.486      ; 3.408      ;
; 1.912  ; super_register_bank:inst2|Working_register[3] ; ALU:inst5|z[3]   ; clk_reg               ; decoder:inst1|ALUC[0] ; 0.000        ; 1.501      ; 3.443      ;
; 1.918  ; constant_reg:inst6|k_out[8]                   ; ALU:inst5|z[13]  ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.485      ; 3.433      ;
; 1.939  ; constant_reg:inst6|k_out[6]                   ; ALU:inst5|z[6]   ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.503      ; 3.472      ;
; 1.995  ; constant_reg:inst6|k_out[1]                   ; ALU:inst5|z[3]   ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.496      ; 3.521      ;
; 2.025  ; constant_reg:inst6|k_out[0]                   ; ALU:inst5|z[3]   ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.496      ; 3.551      ;
; 2.073  ; constant_reg:inst6|k_out[8]                   ; ALU:inst5|z[9]   ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.501      ; 3.604      ;
; 2.095  ; constant_reg:inst6|k_out[7]                   ; ALU:inst5|z[13]  ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.487      ; 3.612      ;
; 2.116  ; constant_reg:inst6|k_out[12]                  ; ALU:inst5|z[15]  ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.510      ; 3.656      ;
; 2.143  ; constant_reg:inst6|k_out[9]                   ; ALU:inst5|z[12]  ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.494      ; 3.667      ;
; 2.149  ; constant_reg:inst6|k_out[9]                   ; ALU:inst5|z[10]  ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.494      ; 3.673      ;
; 2.154  ; super_register_bank:inst2|r0[10]              ; ALU:inst5|z[13]  ; clk_reg               ; decoder:inst1|ALUC[0] ; 0.000        ; 1.494      ; 3.678      ;
; 2.158  ; constant_reg:inst6|k_out[8]                   ; ALU:inst5|z[12]  ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.494      ; 3.682      ;
; 2.164  ; constant_reg:inst6|k_out[6]                   ; ALU:inst5|z[13]  ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.487      ; 3.681      ;
; 2.164  ; constant_reg:inst6|k_out[8]                   ; ALU:inst5|z[10]  ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.494      ; 3.688      ;
; 2.172  ; constant_reg:inst6|k_out[7]                   ; ALU:inst5|z[8]   ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.504      ; 3.706      ;
; 2.178  ; super_register_bank:inst2|r0[6]               ; ALU:inst5|z[6]   ; clk_reg               ; decoder:inst1|ALUC[0] ; 0.000        ; 1.497      ; 3.705      ;
; 2.180  ; constant_reg:inst6|k_out[1]                   ; ALU:inst5|z[4]   ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.486      ; 3.696      ;
; 2.190  ; super_register_bank:inst2|r23[4]              ; ALU:inst5|z[4]   ; clk_reg               ; decoder:inst1|ALUC[0] ; 0.000        ; 1.498      ; 3.718      ;
; 2.191  ; constant_reg:inst6|k_out[15]                  ; ALU:inst5|z[15]  ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.506      ; 3.727      ;
; 2.193  ; constant_reg:inst6|k_out[4]                   ; ALU:inst5|z[6]   ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.503      ; 3.726      ;
; 2.197  ; constant_reg:inst6|k_out[6]                   ; ALU:inst5|z[7]   ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.503      ; 3.730      ;
; 2.197  ; constant_reg:inst6|k_out[0]                   ; ALU:inst5|z[4]   ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.486      ; 3.713      ;
; 2.200  ; super_register_bank:inst2|r17[13]             ; ALU:inst5|z[13]  ; clk_reg               ; decoder:inst1|ALUC[0] ; 0.000        ; 1.486      ; 3.716      ;
; 2.214  ; super_register_bank:inst2|r0[9]               ; ALU:inst5|z[9]   ; clk_reg               ; decoder:inst1|ALUC[0] ; 0.000        ; 1.497      ; 3.741      ;
; 2.227  ; constant_reg:inst6|k_out[6]                   ; ALU:inst5|z[8]   ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.504      ; 3.761      ;
; 2.232  ; super_register_bank:inst2|r0[10]              ; ALU:inst5|z[10]  ; clk_reg               ; decoder:inst1|ALUC[0] ; 0.000        ; 1.503      ; 3.765      ;
; 2.250  ; constant_reg:inst6|k_out[7]                   ; ALU:inst5|z[9]   ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.503      ; 3.783      ;
; 2.250  ; constant_reg:inst6|k_out[4]                   ; ALU:inst5|z[13]  ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.487      ; 3.767      ;
; 2.256  ; constant_reg:inst6|k_out[12]                  ; ALU:inst5|z[14]  ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.512      ; 3.798      ;
; 2.275  ; constant_reg:inst6|k_out[2]                   ; ALU:inst5|z[3]   ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.497      ; 3.802      ;
; 2.279  ; super_register_bank:inst2|r0[13]              ; ALU:inst5|z[13]  ; clk_reg               ; decoder:inst1|ALUC[0] ; 0.000        ; 1.481      ; 3.790      ;
; 2.283  ; constant_reg:inst6|k_out[4]                   ; ALU:inst5|z[7]   ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.503      ; 3.816      ;
; 2.284  ; constant_reg:inst6|k_out[1]                   ; ALU:inst5|z[6]   ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.503      ; 3.817      ;
; 2.292  ; super_register_bank:inst2|r0[9]               ; ALU:inst5|z[13]  ; clk_reg               ; decoder:inst1|ALUC[0] ; 0.000        ; 1.481      ; 3.803      ;
; 2.301  ; constant_reg:inst6|k_out[0]                   ; ALU:inst5|z[6]   ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.503      ; 3.834      ;
; 2.302  ; constant_reg:inst6|k_out[4]                   ; ALU:inst5|z[8]   ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.504      ; 3.836      ;
; 2.307  ; carry_block:inst8|cy                          ; ALU:inst5|z[6]   ; clk_ram               ; decoder:inst1|ALUC[0] ; 0.000        ; 1.508      ; 3.845      ;
; 2.309  ; super_register_bank:inst2|r19[4]              ; ALU:inst5|z[4]   ; clk_reg               ; decoder:inst1|ALUC[0] ; 0.000        ; 1.480      ; 3.819      ;
; 2.309  ; constant_reg:inst6|k_out[9]                   ; ALU:inst5|z[15]  ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.510      ; 3.849      ;
; 2.319  ; constant_reg:inst6|k_out[6]                   ; ALU:inst5|z[9]   ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.503      ; 3.852      ;
; 2.322  ; constant_reg:inst6|k_out[1]                   ; ALU:inst5|z[13]  ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.487      ; 3.839      ;
; 2.340  ; constant_reg:inst6|k_out[10]                  ; ALU:inst5|z[13]  ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.481      ; 3.851      ;
; 2.343  ; constant_reg:inst6|k_out[14]                  ; ALU:inst5|z[14]  ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.510      ; 3.883      ;
; 2.344  ; constant_reg:inst6|k_out[8]                   ; ALU:inst5|z[15]  ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.510      ; 3.884      ;
; 2.352  ; constant_reg:inst6|k_out[0]                   ; ALU:inst5|z[13]  ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.487      ; 3.869      ;
; 2.353  ; constant_reg:inst6|k_out[14]                  ; ALU:inst5|z[15]  ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.508      ; 3.891      ;
; 2.355  ; carry_block:inst8|cy                          ; ALU:inst5|z[3]   ; clk_ram               ; decoder:inst1|ALUC[0] ; 0.000        ; 1.501      ; 3.886      ;
; 2.355  ; constant_reg:inst6|k_out[1]                   ; ALU:inst5|z[7]   ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.503      ; 3.888      ;
; 2.358  ; constant_reg:inst6|k_out[7]                   ; ALU:inst5|z[12]  ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.496      ; 3.884      ;
; 2.359  ; carry_block:inst8|cy                          ; ALU:inst5|z[12]  ; clk_ram               ; decoder:inst1|ALUC[0] ; 0.000        ; 1.501      ; 3.890      ;
; 2.372  ; constant_reg:inst6|k_out[7]                   ; ALU:inst5|z[10]  ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.496      ; 3.898      ;
; 2.385  ; constant_reg:inst6|k_out[0]                   ; ALU:inst5|z[7]   ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.503      ; 3.918      ;
; 2.389  ; super_register_bank:inst2|r19[13]             ; ALU:inst5|z[13]  ; clk_reg               ; decoder:inst1|ALUC[0] ; 0.000        ; 1.486      ; 3.905      ;
; 2.393  ; constant_reg:inst6|k_out[1]                   ; ALU:inst5|z[8]   ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.504      ; 3.927      ;
+--------+-----------------------------------------------+------------------+-----------------------+-----------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk_rom'                                                                                                                                                                                ;
+-------+-----------------------------+----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                   ; To Node                                                                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------+----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.976 ; clk_pc                      ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; clk_pc       ; clk_rom     ; 0.000        ; 2.339      ; 3.542      ;
; 1.085 ; clk_pc                      ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc       ; clk_rom     ; 0.000        ; 2.491      ; 3.803      ;
; 1.211 ; nRST                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; nRST         ; clk_rom     ; 0.000        ; 2.339      ; 3.777      ;
; 1.382 ; nRST                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; nRST         ; clk_rom     ; 0.000        ; 2.491      ; 4.100      ;
; 1.554 ; clk_pc                      ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; clk_pc       ; clk_rom     ; -0.500       ; 2.339      ; 3.620      ;
; 1.564 ; fetch:inst4|PC[10]~1        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; nRST         ; clk_rom     ; 0.000        ; 0.190      ; 1.981      ;
; 1.702 ; clk_pc                      ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc       ; clk_rom     ; -0.500       ; 2.491      ; 3.920      ;
; 1.736 ; fetch:inst4|PC[10]~1        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; nRST         ; clk_rom     ; 0.000        ; 0.342      ; 2.305      ;
; 1.764 ; fetch:inst4|PC[6]~_emulated ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; clk_pc       ; clk_rom     ; 0.000        ; 0.244      ; 2.235      ;
; 1.784 ; nRST                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; nRST         ; clk_rom     ; -0.500       ; 2.339      ; 3.850      ;
; 1.823 ; fetch:inst4|PC[2]~_emulated ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; clk_pc       ; clk_rom     ; 0.000        ; 0.244      ; 2.294      ;
; 1.906 ; fetch:inst4|PC[7]~_emulated ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; clk_pc       ; clk_rom     ; 0.000        ; 0.235      ; 2.368      ;
; 1.929 ; fetch:inst4|PC[4]~_emulated ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; clk_pc       ; clk_rom     ; 0.000        ; 0.244      ; 2.400      ;
; 1.934 ; fetch:inst4|PC[2]~_emulated ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc       ; clk_rom     ; 0.000        ; 0.396      ; 2.557      ;
; 1.956 ; nRST                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; nRST         ; clk_rom     ; -0.500       ; 2.491      ; 4.174      ;
; 1.964 ; fetch:inst4|PC[1]~_emulated ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; clk_pc       ; clk_rom     ; 0.000        ; 0.244      ; 2.435      ;
; 1.966 ; fetch:inst4|PC[5]~_emulated ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; clk_pc       ; clk_rom     ; 0.000        ; 0.235      ; 2.428      ;
; 1.988 ; fetch:inst4|PC[3]~_emulated ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; clk_pc       ; clk_rom     ; 0.000        ; 0.244      ; 2.459      ;
; 2.028 ; fetch:inst4|PC[5]~_emulated ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc       ; clk_rom     ; 0.000        ; 0.387      ; 2.642      ;
; 2.032 ; fetch:inst4|PC[7]~_emulated ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc       ; clk_rom     ; 0.000        ; 0.387      ; 2.646      ;
; 2.041 ; fetch:inst4|PC[6]~_emulated ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc       ; clk_rom     ; 0.000        ; 0.396      ; 2.664      ;
; 2.078 ; fetch:inst4|PC[3]~_emulated ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc       ; clk_rom     ; 0.000        ; 0.396      ; 2.701      ;
; 2.091 ; fetch:inst4|PC[1]~_emulated ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc       ; clk_rom     ; 0.000        ; 0.396      ; 2.714      ;
; 2.182 ; fetch:inst4|PC[4]~_emulated ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc       ; clk_rom     ; 0.000        ; 0.396      ; 2.805      ;
; 2.201 ; fetch:inst4|PC[0]~_emulated ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; clk_pc       ; clk_rom     ; 0.000        ; 0.244      ; 2.672      ;
; 2.317 ; fetch:inst4|PC[0]~_emulated ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc       ; clk_rom     ; 0.000        ; 0.396      ; 2.940      ;
+-------+-----------------------------+----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk_pc'                                                                                                                                                                                                                                                                              ;
+-------+----------------------------------------------------------------------------------------------------------+------------------------------+----------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                ; To Node                      ; Launch Clock                                                                                             ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------+------------------------------+----------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; 1.031 ; clk_pc                                                                                                   ; fetch:inst4|PC[10]~_emulated ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 2.188      ; 3.376      ;
; 1.067 ; clk_pc                                                                                                   ; fetch:inst4|PC[2]~_emulated  ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 2.178      ; 3.402      ;
; 1.085 ; clk_pc                                                                                                   ; fetch:inst4|PC[5]~_emulated  ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 2.188      ; 3.430      ;
; 1.114 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; fetch:inst4|PC[7]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.000        ; 2.188      ; 3.715      ;
; 1.144 ; carry_block:inst8|cy                                                                                     ; fetch:inst4|PC[2]~_emulated  ; clk_ram                                                                                                  ; clk_pc      ; 0.000        ; 0.063      ; 1.404      ;
; 1.145 ; carry_block:inst8|cy                                                                                     ; fetch:inst4|PC[0]~_emulated  ; clk_ram                                                                                                  ; clk_pc      ; 0.000        ; 0.063      ; 1.405      ;
; 1.145 ; carry_block:inst8|cy                                                                                     ; fetch:inst4|PC[1]~_emulated  ; clk_ram                                                                                                  ; clk_pc      ; 0.000        ; 0.063      ; 1.405      ;
; 1.147 ; carry_block:inst8|cy                                                                                     ; fetch:inst4|PC[4]~_emulated  ; clk_ram                                                                                                  ; clk_pc      ; 0.000        ; 0.063      ; 1.407      ;
; 1.148 ; carry_block:inst8|cy                                                                                     ; fetch:inst4|PC[3]~_emulated  ; clk_ram                                                                                                  ; clk_pc      ; 0.000        ; 0.063      ; 1.408      ;
; 1.204 ; clk_pc                                                                                                   ; fetch:inst4|PC[9]~_emulated  ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 2.188      ; 3.549      ;
; 1.214 ; clk_pc                                                                                                   ; fetch:inst4|PC[0]~_emulated  ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 2.178      ; 3.549      ;
; 1.226 ; clk_pc                                                                                                   ; fetch:inst4|PC[1]~_emulated  ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 2.178      ; 3.561      ;
; 1.236 ; clk_pc                                                                                                   ; fetch:inst4|PC[3]~_emulated  ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 2.178      ; 3.571      ;
; 1.263 ; clk_pc                                                                                                   ; fetch:inst4|PC[4]~_emulated  ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 2.178      ; 3.598      ;
; 1.278 ; clk_pc                                                                                                   ; fetch:inst4|PC[6]~_emulated  ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 2.178      ; 3.613      ;
; 1.318 ; clk_pc                                                                                                   ; fetch:inst4|PC[7]~_emulated  ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 2.188      ; 3.663      ;
; 1.321 ; nRST                                                                                                     ; fetch:inst4|PC[2]~_emulated  ; nRST                                                                                                     ; clk_pc      ; 0.000        ; 2.178      ; 3.696      ;
; 1.340 ; nRST                                                                                                     ; fetch:inst4|PC[10]~_emulated ; nRST                                                                                                     ; clk_pc      ; 0.000        ; 2.188      ; 3.725      ;
; 1.342 ; carry_block:inst8|cy                                                                                     ; fetch:inst4|PC[9]~_emulated  ; clk_ram                                                                                                  ; clk_pc      ; 0.000        ; 0.073      ; 1.612      ;
; 1.343 ; carry_block:inst8|cy                                                                                     ; fetch:inst4|PC[8]~_emulated  ; clk_ram                                                                                                  ; clk_pc      ; 0.000        ; 0.073      ; 1.613      ;
; 1.345 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; fetch:inst4|PC[4]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.000        ; 2.178      ; 3.936      ;
; 1.351 ; carry_block:inst8|cy                                                                                     ; fetch:inst4|PC[7]~_emulated  ; clk_ram                                                                                                  ; clk_pc      ; 0.000        ; 0.073      ; 1.621      ;
; 1.351 ; carry_block:inst8|cy                                                                                     ; fetch:inst4|PC[5]~_emulated  ; clk_ram                                                                                                  ; clk_pc      ; 0.000        ; 0.073      ; 1.621      ;
; 1.352 ; carry_block:inst8|cy                                                                                     ; fetch:inst4|PC[10]~_emulated ; clk_ram                                                                                                  ; clk_pc      ; 0.000        ; 0.073      ; 1.622      ;
; 1.353 ; carry_block:inst8|cy                                                                                     ; fetch:inst4|PC[6]~_emulated  ; clk_ram                                                                                                  ; clk_pc      ; 0.000        ; 0.063      ; 1.613      ;
; 1.356 ; clk_pc                                                                                                   ; fetch:inst4|PC[8]~_emulated  ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 2.188      ; 3.701      ;
; 1.379 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; fetch:inst4|PC[2]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.000        ; 2.178      ; 3.970      ;
; 1.416 ; nRST                                                                                                     ; fetch:inst4|PC[5]~_emulated  ; nRST                                                                                                     ; clk_pc      ; 0.000        ; 2.188      ; 3.801      ;
; 1.420 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; fetch:inst4|PC[3]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.000        ; 2.178      ; 4.011      ;
; 1.476 ; nRST                                                                                                     ; fetch:inst4|PC[9]~_emulated  ; nRST                                                                                                     ; clk_pc      ; 0.000        ; 2.188      ; 3.861      ;
; 1.482 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; fetch:inst4|PC[5]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.000        ; 2.188      ; 4.083      ;
; 1.503 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; fetch:inst4|PC[0]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.000        ; 2.178      ; 4.094      ;
; 1.504 ; nRST                                                                                                     ; fetch:inst4|PC[1]~_emulated  ; nRST                                                                                                     ; clk_pc      ; 0.000        ; 2.178      ; 3.879      ;
; 1.508 ; nRST                                                                                                     ; fetch:inst4|PC[0]~_emulated  ; nRST                                                                                                     ; clk_pc      ; 0.000        ; 2.178      ; 3.883      ;
; 1.509 ; nRST                                                                                                     ; fetch:inst4|PC[4]~_emulated  ; nRST                                                                                                     ; clk_pc      ; 0.000        ; 2.178      ; 3.884      ;
; 1.512 ; nRST                                                                                                     ; fetch:inst4|PC[6]~_emulated  ; nRST                                                                                                     ; clk_pc      ; 0.000        ; 2.178      ; 3.887      ;
; 1.522 ; nRST                                                                                                     ; fetch:inst4|PC[3]~_emulated  ; nRST                                                                                                     ; clk_pc      ; 0.000        ; 2.178      ; 3.897      ;
; 1.565 ; nRST                                                                                                     ; fetch:inst4|PC[8]~_emulated  ; nRST                                                                                                     ; clk_pc      ; 0.000        ; 2.188      ; 3.950      ;
; 1.596 ; clk_pc                                                                                                   ; fetch:inst4|PC[10]~_emulated ; clk_pc                                                                                                   ; clk_pc      ; -0.500       ; 2.188      ; 3.461      ;
; 1.609 ; nRST                                                                                                     ; fetch:inst4|PC[7]~_emulated  ; nRST                                                                                                     ; clk_pc      ; 0.000        ; 2.188      ; 3.994      ;
; 1.620 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; fetch:inst4|PC[7]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; -0.500       ; 2.188      ; 3.721      ;
; 1.625 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; fetch:inst4|PC[6]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.000        ; 2.178      ; 4.216      ;
; 1.661 ; clk_pc                                                                                                   ; fetch:inst4|PC[2]~_emulated  ; clk_pc                                                                                                   ; clk_pc      ; -0.500       ; 2.178      ; 3.516      ;
; 1.668 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; fetch:inst4|PC[1]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.000        ; 2.178      ; 4.259      ;
; 1.669 ; super_register_bank:inst2|Working_register[15]                                                           ; fetch:inst4|PC[2]~_emulated  ; clk_reg                                                                                                  ; clk_pc      ; 0.000        ; 0.059      ; 1.925      ;
; 1.670 ; super_register_bank:inst2|Working_register[15]                                                           ; fetch:inst4|PC[0]~_emulated  ; clk_reg                                                                                                  ; clk_pc      ; 0.000        ; 0.059      ; 1.926      ;
; 1.670 ; super_register_bank:inst2|Working_register[15]                                                           ; fetch:inst4|PC[1]~_emulated  ; clk_reg                                                                                                  ; clk_pc      ; 0.000        ; 0.059      ; 1.926      ;
; 1.670 ; fetch:inst4|PC[10]~1                                                                                     ; fetch:inst4|PC[1]~_emulated  ; nRST                                                                                                     ; clk_pc      ; 0.000        ; 0.029      ; 1.896      ;
; 1.670 ; fetch:inst4|PC[10]~1                                                                                     ; fetch:inst4|PC[0]~_emulated  ; nRST                                                                                                     ; clk_pc      ; 0.000        ; 0.029      ; 1.896      ;
; 1.671 ; fetch:inst4|PC[10]~1                                                                                     ; fetch:inst4|PC[6]~_emulated  ; nRST                                                                                                     ; clk_pc      ; 0.000        ; 0.029      ; 1.897      ;
; 1.672 ; super_register_bank:inst2|Working_register[15]                                                           ; fetch:inst4|PC[4]~_emulated  ; clk_reg                                                                                                  ; clk_pc      ; 0.000        ; 0.059      ; 1.928      ;
; 1.673 ; super_register_bank:inst2|Working_register[15]                                                           ; fetch:inst4|PC[3]~_emulated  ; clk_reg                                                                                                  ; clk_pc      ; 0.000        ; 0.059      ; 1.929      ;
; 1.675 ; fetch:inst4|PC[10]~1                                                                                     ; fetch:inst4|PC[2]~_emulated  ; nRST                                                                                                     ; clk_pc      ; 0.000        ; 0.029      ; 1.901      ;
; 1.676 ; clk_pc                                                                                                   ; fetch:inst4|PC[5]~_emulated  ; clk_pc                                                                                                   ; clk_pc      ; -0.500       ; 2.188      ; 3.541      ;
; 1.705 ; fetch:inst4|PC[10]~1                                                                                     ; fetch:inst4|PC[5]~_emulated  ; nRST                                                                                                     ; clk_pc      ; 0.000        ; 0.039      ; 1.941      ;
; 1.753 ; fetch:inst4|PC[10]~1                                                                                     ; fetch:inst4|PC[4]~_emulated  ; nRST                                                                                                     ; clk_pc      ; 0.000        ; 0.029      ; 1.979      ;
; 1.755 ; fetch:inst4|PC[10]~1                                                                                     ; fetch:inst4|PC[3]~_emulated  ; nRST                                                                                                     ; clk_pc      ; 0.000        ; 0.029      ; 1.981      ;
; 1.793 ; clk_pc                                                                                                   ; fetch:inst4|PC[9]~_emulated  ; clk_pc                                                                                                   ; clk_pc      ; -0.500       ; 2.188      ; 3.658      ;
; 1.796 ; super_register_bank:inst2|Working_register[0]                                                            ; fetch:inst4|PC[2]~_emulated  ; clk_reg                                                                                                  ; clk_pc      ; 0.000        ; 0.059      ; 2.052      ;
; 1.799 ; super_register_bank:inst2|Working_register[0]                                                            ; fetch:inst4|PC[3]~_emulated  ; clk_reg                                                                                                  ; clk_pc      ; 0.000        ; 0.059      ; 2.055      ;
; 1.800 ; super_register_bank:inst2|Working_register[0]                                                            ; fetch:inst4|PC[0]~_emulated  ; clk_reg                                                                                                  ; clk_pc      ; 0.000        ; 0.059      ; 2.056      ;
; 1.801 ; super_register_bank:inst2|Working_register[0]                                                            ; fetch:inst4|PC[4]~_emulated  ; clk_reg                                                                                                  ; clk_pc      ; 0.000        ; 0.059      ; 2.057      ;
; 1.802 ; super_register_bank:inst2|Working_register[0]                                                            ; fetch:inst4|PC[1]~_emulated  ; clk_reg                                                                                                  ; clk_pc      ; 0.000        ; 0.059      ; 2.058      ;
; 1.824 ; clk_pc                                                                                                   ; fetch:inst4|PC[1]~_emulated  ; clk_pc                                                                                                   ; clk_pc      ; -0.500       ; 2.178      ; 3.679      ;
; 1.829 ; clk_pc                                                                                                   ; fetch:inst4|PC[0]~_emulated  ; clk_pc                                                                                                   ; clk_pc      ; -0.500       ; 2.178      ; 3.684      ;
; 1.838 ; fetch:inst4|PC[10]~1                                                                                     ; fetch:inst4|PC[9]~_emulated  ; nRST                                                                                                     ; clk_pc      ; 0.000        ; 0.039      ; 2.074      ;
; 1.839 ; clk_pc                                                                                                   ; fetch:inst4|PC[3]~_emulated  ; clk_pc                                                                                                   ; clk_pc      ; -0.500       ; 2.178      ; 3.694      ;
; 1.842 ; fetch:inst4|PC[10]~1                                                                                     ; fetch:inst4|PC[10]~_emulated ; nRST                                                                                                     ; clk_pc      ; 0.000        ; 0.039      ; 2.078      ;
; 1.851 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; fetch:inst4|PC[4]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; -0.500       ; 2.178      ; 3.942      ;
; 1.867 ; super_register_bank:inst2|Working_register[15]                                                           ; fetch:inst4|PC[9]~_emulated  ; clk_reg                                                                                                  ; clk_pc      ; 0.000        ; 0.069      ; 2.133      ;
; 1.868 ; super_register_bank:inst2|Working_register[15]                                                           ; fetch:inst4|PC[8]~_emulated  ; clk_reg                                                                                                  ; clk_pc      ; 0.000        ; 0.069      ; 2.134      ;
; 1.874 ; clk_pc                                                                                                   ; fetch:inst4|PC[4]~_emulated  ; clk_pc                                                                                                   ; clk_pc      ; -0.500       ; 2.178      ; 3.729      ;
; 1.874 ; fetch:inst4|PC[10]~1                                                                                     ; fetch:inst4|PC[8]~_emulated  ; nRST                                                                                                     ; clk_pc      ; 0.000        ; 0.039      ; 2.110      ;
; 1.875 ; clk_pc                                                                                                   ; fetch:inst4|PC[6]~_emulated  ; clk_pc                                                                                                   ; clk_pc      ; -0.500       ; 2.178      ; 3.730      ;
; 1.876 ; super_register_bank:inst2|Working_register[15]                                                           ; fetch:inst4|PC[7]~_emulated  ; clk_reg                                                                                                  ; clk_pc      ; 0.000        ; 0.069      ; 2.142      ;
; 1.876 ; super_register_bank:inst2|Working_register[15]                                                           ; fetch:inst4|PC[5]~_emulated  ; clk_reg                                                                                                  ; clk_pc      ; 0.000        ; 0.069      ; 2.142      ;
; 1.877 ; super_register_bank:inst2|Working_register[15]                                                           ; fetch:inst4|PC[10]~_emulated ; clk_reg                                                                                                  ; clk_pc      ; 0.000        ; 0.069      ; 2.143      ;
; 1.878 ; super_register_bank:inst2|Working_register[15]                                                           ; fetch:inst4|PC[6]~_emulated  ; clk_reg                                                                                                  ; clk_pc      ; 0.000        ; 0.059      ; 2.134      ;
; 1.878 ; fetch:inst4|PC[10]~1                                                                                     ; fetch:inst4|PC[7]~_emulated  ; nRST                                                                                                     ; clk_pc      ; 0.000        ; 0.039      ; 2.114      ;
; 1.879 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; fetch:inst4|PC[2]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; -0.500       ; 2.178      ; 3.970      ;
; 1.895 ; nRST                                                                                                     ; fetch:inst4|PC[2]~_emulated  ; nRST                                                                                                     ; clk_pc      ; -0.500       ; 2.178      ; 3.770      ;
; 1.903 ; clk_pc                                                                                                   ; fetch:inst4|PC[8]~_emulated  ; clk_pc                                                                                                   ; clk_pc      ; -0.500       ; 2.188      ; 3.768      ;
; 1.920 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; fetch:inst4|PC[3]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; -0.500       ; 2.178      ; 4.011      ;
; 1.933 ; clk_pc                                                                                                   ; fetch:inst4|PC[7]~_emulated  ; clk_pc                                                                                                   ; clk_pc      ; -0.500       ; 2.188      ; 3.798      ;
; 1.935 ; fetch:inst4|PC[2]~_emulated                                                                              ; fetch:inst4|PC[2]~_emulated  ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.061      ; 2.153      ;
; 1.970 ; fetch:inst4|PC[5]~_emulated                                                                              ; fetch:inst4|PC[5]~_emulated  ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.062      ; 2.189      ;
; 1.982 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; fetch:inst4|PC[5]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; -0.500       ; 2.188      ; 4.083      ;
; 1.999 ; super_register_bank:inst2|Working_register[0]                                                            ; fetch:inst4|PC[9]~_emulated  ; clk_reg                                                                                                  ; clk_pc      ; 0.000        ; 0.069      ; 2.265      ;
; 1.999 ; super_register_bank:inst2|Working_register[0]                                                            ; fetch:inst4|PC[8]~_emulated  ; clk_reg                                                                                                  ; clk_pc      ; 0.000        ; 0.069      ; 2.265      ;
; 2.002 ; super_register_bank:inst2|Working_register[0]                                                            ; fetch:inst4|PC[6]~_emulated  ; clk_reg                                                                                                  ; clk_pc      ; 0.000        ; 0.059      ; 2.258      ;
; 2.003 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; fetch:inst4|PC[0]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; -0.500       ; 2.178      ; 4.094      ;
; 2.003 ; super_register_bank:inst2|Working_register[0]                                                            ; fetch:inst4|PC[7]~_emulated  ; clk_reg                                                                                                  ; clk_pc      ; 0.000        ; 0.069      ; 2.269      ;
; 2.003 ; super_register_bank:inst2|Working_register[0]                                                            ; fetch:inst4|PC[5]~_emulated  ; clk_reg                                                                                                  ; clk_pc      ; 0.000        ; 0.069      ; 2.269      ;
; 2.003 ; super_register_bank:inst2|Working_register[0]                                                            ; fetch:inst4|PC[10]~_emulated ; clk_reg                                                                                                  ; clk_pc      ; 0.000        ; 0.069      ; 2.269      ;
; 2.021 ; nRST                                                                                                     ; fetch:inst4|PC[10]~_emulated ; nRST                                                                                                     ; clk_pc      ; -0.500       ; 2.188      ; 3.906      ;
; 2.045 ; super_register_bank:inst2|Working_register[11]                                                           ; fetch:inst4|PC[2]~_emulated  ; clk_reg                                                                                                  ; clk_pc      ; 0.000        ; 0.063      ; 2.305      ;
; 2.046 ; super_register_bank:inst2|Working_register[11]                                                           ; fetch:inst4|PC[0]~_emulated  ; clk_reg                                                                                                  ; clk_pc      ; 0.000        ; 0.063      ; 2.306      ;
; 2.046 ; super_register_bank:inst2|Working_register[11]                                                           ; fetch:inst4|PC[1]~_emulated  ; clk_reg                                                                                                  ; clk_pc      ; 0.000        ; 0.063      ; 2.306      ;
; 2.048 ; super_register_bank:inst2|Working_register[11]                                                           ; fetch:inst4|PC[4]~_emulated  ; clk_reg                                                                                                  ; clk_pc      ; 0.000        ; 0.063      ; 2.308      ;
; 2.049 ; super_register_bank:inst2|Working_register[11]                                                           ; fetch:inst4|PC[3]~_emulated  ; clk_reg                                                                                                  ; clk_pc      ; 0.000        ; 0.063      ; 2.309      ;
+-------+----------------------------------------------------------------------------------------------------------+------------------------------+----------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk_reg'                                                                                                                   ;
+-------+-----------------+------------------------------------------------+-----------------------+-------------+--------------+------------+------------+
; Slack ; From Node       ; To Node                                        ; Launch Clock          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------+------------------------------------------------+-----------------------+-------------+--------------+------------+------------+
; 1.151 ; ALU:inst5|z[15] ; super_register_bank:inst2|r15[15]              ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.279     ; 0.059      ;
; 1.457 ; ALU:inst5|z[1]  ; super_register_bank:inst2|r15[1]               ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.265     ; 0.379      ;
; 1.621 ; ALU:inst5|z[13] ; super_register_bank:inst2|r27[13]              ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.266     ; 0.542      ;
; 1.622 ; ALU:inst5|z[2]  ; super_register_bank:inst2|r7[2]                ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.267     ; 0.542      ;
; 1.626 ; ALU:inst5|z[5]  ; super_register_bank:inst2|r10[5]               ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.265     ; 0.548      ;
; 1.628 ; ALU:inst5|z[5]  ; super_register_bank:inst2|r2[5]                ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.265     ; 0.550      ;
; 1.809 ; ALU:inst5|z[11] ; super_register_bank:inst2|r18[11]              ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.264     ; 0.732      ;
; 1.816 ; ALU:inst5|z[5]  ; super_register_bank:inst2|r24[5]               ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.266     ; 0.737      ;
; 1.816 ; ALU:inst5|z[5]  ; super_register_bank:inst2|r27[5]               ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.266     ; 0.737      ;
; 1.838 ; ALU:inst5|z[9]  ; super_register_bank:inst2|r19[9]               ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.272     ; 0.753      ;
; 1.898 ; ALU:inst5|z[13] ; super_register_bank:inst2|r15[13]              ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.266     ; 0.819      ;
; 1.901 ; ALU:inst5|z[5]  ; super_register_bank:inst2|r14[5]               ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.257     ; 0.831      ;
; 1.903 ; ALU:inst5|z[4]  ; super_register_bank:inst2|r26[4]               ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.268     ; 0.822      ;
; 1.906 ; ALU:inst5|z[13] ; super_register_bank:inst2|Working_register[13] ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.264     ; 0.829      ;
; 1.917 ; ALU:inst5|z[4]  ; super_register_bank:inst2|r13[4]               ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.269     ; 0.835      ;
; 1.921 ; ALU:inst5|z[1]  ; super_register_bank:inst2|r11[1]               ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.268     ; 0.840      ;
; 1.930 ; ALU:inst5|z[5]  ; super_register_bank:inst2|r23[5]               ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.268     ; 0.849      ;
; 1.935 ; ALU:inst5|z[11] ; super_register_bank:inst2|r17[11]              ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.265     ; 0.857      ;
; 1.951 ; ALU:inst5|z[9]  ; super_register_bank:inst2|r18[9]               ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.272     ; 0.866      ;
; 1.955 ; ALU:inst5|z[13] ; super_register_bank:inst2|r14[13]              ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.260     ; 0.882      ;
; 1.970 ; ALU:inst5|z[6]  ; super_register_bank:inst2|r17[6]               ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.269     ; 0.888      ;
; 1.985 ; ALU:inst5|z[7]  ; super_register_bank:inst2|r12[7]               ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.274     ; 0.898      ;
; 1.985 ; ALU:inst5|z[3]  ; super_register_bank:inst2|r0[3]                ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.274     ; 0.898      ;
; 1.991 ; ALU:inst5|z[9]  ; super_register_bank:inst2|r16[9]               ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.272     ; 0.906      ;
; 1.999 ; ALU:inst5|z[12] ; super_register_bank:inst2|r13[12]              ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.277     ; 0.909      ;
; 2.007 ; ALU:inst5|z[2]  ; super_register_bank:inst2|r15[2]               ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.267     ; 0.927      ;
; 2.011 ; ALU:inst5|z[4]  ; super_register_bank:inst2|r9[4]                ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.268     ; 0.930      ;
; 2.012 ; ALU:inst5|z[1]  ; super_register_bank:inst2|r7[1]                ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.265     ; 0.934      ;
; 2.017 ; ALU:inst5|z[9]  ; super_register_bank:inst2|r15[9]               ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.281     ; 0.923      ;
; 2.021 ; ALU:inst5|z[4]  ; super_register_bank:inst2|r1[4]                ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.269     ; 0.939      ;
; 2.024 ; ALU:inst5|z[6]  ; super_register_bank:inst2|r18[6]               ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.267     ; 0.944      ;
; 2.030 ; ALU:inst5|z[1]  ; super_register_bank:inst2|r6[1]                ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.259     ; 0.958      ;
; 2.032 ; ALU:inst5|z[12] ; super_register_bank:inst2|r6[12]               ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.269     ; 0.950      ;
; 2.042 ; ALU:inst5|z[0]  ; super_register_bank:inst2|r15[0]               ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.289     ; 0.940      ;
; 2.044 ; ALU:inst5|z[5]  ; super_register_bank:inst2|r12[5]               ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.265     ; 0.966      ;
; 2.047 ; ALU:inst5|z[10] ; super_register_bank:inst2|r17[10]              ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.263     ; 0.971      ;
; 2.052 ; ALU:inst5|z[6]  ; super_register_bank:inst2|r16[6]               ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.269     ; 0.970      ;
; 2.062 ; ALU:inst5|z[6]  ; super_register_bank:inst2|r19[6]               ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.267     ; 0.982      ;
; 2.068 ; ALU:inst5|z[14] ; super_register_bank:inst2|r24[14]              ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.292     ; 0.963      ;
; 2.069 ; ALU:inst5|z[1]  ; super_register_bank:inst2|r2[1]                ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.259     ; 0.997      ;
; 2.070 ; ALU:inst5|z[12] ; super_register_bank:inst2|r2[12]               ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.269     ; 0.988      ;
; 2.091 ; ALU:inst5|z[4]  ; super_register_bank:inst2|r20[4]               ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.269     ; 1.009      ;
; 2.095 ; ALU:inst5|z[4]  ; super_register_bank:inst2|r23[4]               ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.269     ; 1.013      ;
; 2.096 ; ALU:inst5|z[4]  ; super_register_bank:inst2|r22[4]               ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.270     ; 1.013      ;
; 2.103 ; ALU:inst5|z[13] ; super_register_bank:inst2|r11[13]              ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.262     ; 1.028      ;
; 2.105 ; ALU:inst5|z[1]  ; super_register_bank:inst2|r19[1]               ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.251     ; 1.041      ;
; 2.105 ; ALU:inst5|z[6]  ; super_register_bank:inst2|r8[6]                ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.277     ; 1.015      ;
; 2.106 ; ALU:inst5|z[4]  ; super_register_bank:inst2|r8[4]                ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.260     ; 1.033      ;
; 2.106 ; ALU:inst5|z[4]  ; super_register_bank:inst2|r21[4]               ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.271     ; 1.022      ;
; 2.110 ; ALU:inst5|z[5]  ; super_register_bank:inst2|r8[5]                ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.259     ; 1.038      ;
; 2.128 ; ALU:inst5|z[6]  ; super_register_bank:inst2|r13[6]               ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.283     ; 1.032      ;
; 2.129 ; ALU:inst5|z[5]  ; super_register_bank:inst2|r26[5]               ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.270     ; 1.046      ;
; 2.131 ; ALU:inst5|z[13] ; super_register_bank:inst2|r19[13]              ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.257     ; 1.061      ;
; 2.131 ; ALU:inst5|z[5]  ; super_register_bank:inst2|r21[5]               ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.270     ; 1.048      ;
; 2.140 ; ALU:inst5|z[2]  ; super_register_bank:inst2|r10[2]               ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.258     ; 1.069      ;
; 2.147 ; ALU:inst5|z[13] ; super_register_bank:inst2|r26[13]              ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.270     ; 1.064      ;
; 2.148 ; ALU:inst5|z[5]  ; super_register_bank:inst2|r9[5]                ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.267     ; 1.068      ;
; 2.152 ; ALU:inst5|z[9]  ; super_register_bank:inst2|r14[9]               ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.275     ; 1.064      ;
; 2.153 ; ALU:inst5|z[3]  ; super_register_bank:inst2|r25[3]               ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.279     ; 1.061      ;
; 2.156 ; ALU:inst5|z[1]  ; super_register_bank:inst2|r23[1]               ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.270     ; 1.073      ;
; 2.166 ; ALU:inst5|z[12] ; super_register_bank:inst2|r18[12]              ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.266     ; 1.087      ;
; 2.170 ; ALU:inst5|z[11] ; super_register_bank:inst2|r26[11]              ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.280     ; 1.077      ;
; 2.171 ; ALU:inst5|z[3]  ; super_register_bank:inst2|r11[3]               ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.277     ; 1.081      ;
; 2.172 ; ALU:inst5|z[13] ; super_register_bank:inst2|r17[13]              ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.257     ; 1.102      ;
; 2.172 ; ALU:inst5|z[0]  ; super_register_bank:inst2|r13[0]               ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.294     ; 1.065      ;
; 2.174 ; ALU:inst5|z[2]  ; super_register_bank:inst2|r9[2]                ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.278     ; 1.083      ;
; 2.177 ; ALU:inst5|z[3]  ; super_register_bank:inst2|r6[3]                ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.268     ; 1.096      ;
; 2.177 ; ALU:inst5|z[2]  ; super_register_bank:inst2|r13[2]               ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.279     ; 1.085      ;
; 2.180 ; ALU:inst5|z[13] ; super_register_bank:inst2|r23[13]              ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.271     ; 1.096      ;
; 2.185 ; ALU:inst5|z[1]  ; super_register_bank:inst2|r25[1]               ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.270     ; 1.102      ;
; 2.188 ; ALU:inst5|z[11] ; super_register_bank:inst2|r9[11]               ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.280     ; 1.095      ;
; 2.199 ; ALU:inst5|z[7]  ; super_register_bank:inst2|r18[7]               ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.269     ; 1.117      ;
; 2.201 ; ALU:inst5|z[0]  ; super_register_bank:inst2|r25[0]               ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.294     ; 1.094      ;
; 2.210 ; ALU:inst5|z[9]  ; super_register_bank:inst2|r8[9]                ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.277     ; 1.120      ;
; 2.211 ; ALU:inst5|z[7]  ; super_register_bank:inst2|r17[7]               ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.269     ; 1.129      ;
; 2.216 ; ALU:inst5|z[12] ; super_register_bank:inst2|r9[12]               ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.279     ; 1.124      ;
; 2.216 ; ALU:inst5|z[10] ; super_register_bank:inst2|r8[10]               ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.271     ; 1.132      ;
; 2.218 ; ALU:inst5|z[3]  ; super_register_bank:inst2|Working_register[3]  ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.272     ; 1.133      ;
; 2.220 ; ALU:inst5|z[12] ; super_register_bank:inst2|r10[12]              ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.270     ; 1.137      ;
; 2.220 ; ALU:inst5|z[3]  ; super_register_bank:inst2|r5[3]                ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.279     ; 1.128      ;
; 2.223 ; ALU:inst5|z[13] ; super_register_bank:inst2|r18[13]              ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.257     ; 1.153      ;
; 2.223 ; ALU:inst5|z[11] ; super_register_bank:inst2|r15[11]              ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.274     ; 1.136      ;
; 2.226 ; ALU:inst5|z[6]  ; super_register_bank:inst2|Working_register[6]  ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.274     ; 1.139      ;
; 2.228 ; ALU:inst5|z[12] ; super_register_bank:inst2|r19[12]              ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.266     ; 1.149      ;
; 2.228 ; ALU:inst5|z[4]  ; super_register_bank:inst2|r17[4]               ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.252     ; 1.163      ;
; 2.231 ; ALU:inst5|z[12] ; super_register_bank:inst2|r8[12]               ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.271     ; 1.147      ;
; 2.234 ; ALU:inst5|z[13] ; super_register_bank:inst2|r25[13]              ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.271     ; 1.150      ;
; 2.237 ; ALU:inst5|z[11] ; super_register_bank:inst2|r0[11]               ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.262     ; 1.162      ;
; 2.237 ; ALU:inst5|z[0]  ; super_register_bank:inst2|Working_register[0]  ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.282     ; 1.142      ;
; 2.239 ; ALU:inst5|z[0]  ; super_register_bank:inst2|r10[0]               ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.284     ; 1.142      ;
; 2.241 ; ALU:inst5|z[7]  ; super_register_bank:inst2|r16[7]               ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.269     ; 1.159      ;
; 2.242 ; ALU:inst5|z[12] ; super_register_bank:inst2|r0[12]               ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.261     ; 1.168      ;
; 2.242 ; ALU:inst5|z[12] ; super_register_bank:inst2|r1[12]               ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.277     ; 1.152      ;
; 2.243 ; ALU:inst5|z[12] ; super_register_bank:inst2|r5[12]               ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.277     ; 1.153      ;
; 2.247 ; ALU:inst5|z[6]  ; super_register_bank:inst2|r10[6]               ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.265     ; 1.169      ;
; 2.248 ; ALU:inst5|z[7]  ; super_register_bank:inst2|r27[7]               ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.284     ; 1.151      ;
; 2.249 ; ALU:inst5|z[13] ; super_register_bank:inst2|r5[13]               ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.271     ; 1.165      ;
; 2.249 ; ALU:inst5|z[4]  ; super_register_bank:inst2|Working_register[4]  ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.262     ; 1.174      ;
; 2.251 ; ALU:inst5|z[5]  ; super_register_bank:inst2|r6[5]                ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.257     ; 1.181      ;
; 2.252 ; ALU:inst5|z[9]  ; super_register_bank:inst2|r0[9]                ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.267     ; 1.172      ;
+-------+-----------------+------------------------------------------------+-----------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk_k'                                                                                                                                                                                                                                                                               ;
+-------+----------------------------------------------------------------------------------------------------------+------------------------------+----------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                ; To Node                      ; Launch Clock                                                                                             ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------+------------------------------+----------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; 1.158 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[9]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.000        ; 2.206      ; 3.777      ;
; 1.212 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[3]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.000        ; 2.195      ; 3.820      ;
; 1.351 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[8]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.000        ; 2.206      ; 3.970      ;
; 1.357 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[15] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.000        ; 2.211      ; 3.981      ;
; 1.380 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.000        ; 2.204      ; 3.997      ;
; 1.400 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[10] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.000        ; 2.211      ; 4.024      ;
; 1.628 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[13] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.000        ; 2.197      ; 4.238      ;
; 1.635 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[12] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.000        ; 2.206      ; 4.254      ;
; 1.658 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[9]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; -0.500       ; 2.206      ; 3.777      ;
; 1.662 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.000        ; 2.204      ; 4.279      ;
; 1.700 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[11] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.000        ; 2.209      ; 4.322      ;
; 1.712 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[3]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; -0.500       ; 2.195      ; 3.820      ;
; 1.801 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[14] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.000        ; 2.209      ; 4.423      ;
; 1.823 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[5]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.000        ; 2.195      ; 4.431      ;
; 1.830 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.000        ; 2.204      ; 4.447      ;
; 1.851 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[8]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; -0.500       ; 2.206      ; 3.970      ;
; 1.857 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[15] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; -0.500       ; 2.211      ; 3.981      ;
; 1.880 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; -0.500       ; 2.204      ; 3.997      ;
; 1.900 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[10] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; -0.500       ; 2.211      ; 4.024      ;
; 1.902 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[4]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.000        ; 2.204      ; 4.519      ;
; 1.974 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.000        ; 2.204      ; 4.591      ;
; 2.093 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[7]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.000        ; 2.204      ; 4.710      ;
; 2.128 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[13] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; -0.500       ; 2.197      ; 4.238      ;
; 2.135 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[12] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; -0.500       ; 2.206      ; 4.254      ;
; 2.162 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; -0.500       ; 2.204      ; 4.279      ;
; 2.200 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[11] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; -0.500       ; 2.209      ; 4.322      ;
; 2.307 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[14] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; -0.500       ; 2.209      ; 4.429      ;
; 2.323 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[5]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; -0.500       ; 2.195      ; 4.431      ;
; 2.330 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; -0.500       ; 2.204      ; 4.447      ;
; 2.402 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[4]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; -0.500       ; 2.204      ; 4.519      ;
; 2.474 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; -0.500       ; 2.204      ; 4.591      ;
; 2.593 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[7]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; -0.500       ; 2.204      ; 4.710      ;
; 4.705 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; constant_reg:inst6|k_out[6]  ; clk_rom                                                                                                  ; clk_k       ; 0.000        ; -0.058     ; 4.844      ;
; 4.705 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; constant_reg:inst6|k_out[7]  ; clk_rom                                                                                                  ; clk_k       ; 0.000        ; -0.058     ; 4.844      ;
; 4.873 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; constant_reg:inst6|k_out[0]  ; clk_rom                                                                                                  ; clk_k       ; 0.000        ; -0.058     ; 5.012      ;
; 4.873 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; constant_reg:inst6|k_out[1]  ; clk_rom                                                                                                  ; clk_k       ; 0.000        ; -0.058     ; 5.012      ;
; 4.873 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; constant_reg:inst6|k_out[4]  ; clk_rom                                                                                                  ; clk_k       ; 0.000        ; -0.058     ; 5.012      ;
; 5.044 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; constant_reg:inst6|k_out[2]  ; clk_rom                                                                                                  ; clk_k       ; 0.000        ; -0.058     ; 5.183      ;
; 5.067 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; constant_reg:inst6|k_out[3]  ; clk_rom                                                                                                  ; clk_k       ; 0.000        ; -0.067     ; 5.197      ;
; 5.077 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; constant_reg:inst6|k_out[5]  ; clk_rom                                                                                                  ; clk_k       ; 0.000        ; -0.067     ; 5.207      ;
; 5.136 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; constant_reg:inst6|k_out[10] ; clk_rom                                                                                                  ; clk_k       ; 0.000        ; -0.051     ; 5.282      ;
; 5.136 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; constant_reg:inst6|k_out[15] ; clk_rom                                                                                                  ; clk_k       ; 0.000        ; -0.051     ; 5.282      ;
; 5.186 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; constant_reg:inst6|k_out[8]  ; clk_rom                                                                                                  ; clk_k       ; 0.000        ; -0.056     ; 5.327      ;
; 5.186 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; constant_reg:inst6|k_out[9]  ; clk_rom                                                                                                  ; clk_k       ; 0.000        ; -0.056     ; 5.327      ;
; 5.186 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; constant_reg:inst6|k_out[12] ; clk_rom                                                                                                  ; clk_k       ; 0.000        ; -0.056     ; 5.327      ;
; 5.369 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; constant_reg:inst6|k_out[13] ; clk_rom                                                                                                  ; clk_k       ; 0.000        ; -0.065     ; 5.501      ;
; 5.789 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; constant_reg:inst6|k_out[11] ; clk_rom                                                                                                  ; clk_k       ; 0.000        ; -0.053     ; 5.933      ;
; 5.789 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; constant_reg:inst6|k_out[14] ; clk_rom                                                                                                  ; clk_k       ; 0.000        ; -0.053     ; 5.933      ;
; 6.006 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.000        ; -4.755     ; 1.438      ;
; 6.006 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[7]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.000        ; -4.755     ; 1.438      ;
; 6.170 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.000        ; -4.755     ; 1.602      ;
; 6.170 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.000        ; -4.755     ; 1.602      ;
; 6.170 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[4]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.000        ; -4.755     ; 1.602      ;
; 6.245 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[10] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.000        ; -4.748     ; 1.684      ;
; 6.245 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[15] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.000        ; -4.748     ; 1.684      ;
; 6.295 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[8]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.000        ; -4.753     ; 1.729      ;
; 6.295 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[9]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.000        ; -4.753     ; 1.729      ;
; 6.295 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[12] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.000        ; -4.753     ; 1.729      ;
; 6.364 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.000        ; -4.755     ; 1.796      ;
; 6.378 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[3]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.000        ; -4.764     ; 1.801      ;
; 6.383 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[5]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.000        ; -4.764     ; 1.806      ;
; 6.478 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[13] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.000        ; -4.762     ; 1.903      ;
; 6.694 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; -0.500       ; -4.943     ; 1.438      ;
; 6.694 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[7]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; -0.500       ; -4.943     ; 1.438      ;
; 6.858 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; -0.500       ; -4.943     ; 1.602      ;
; 6.858 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; -0.500       ; -4.943     ; 1.602      ;
; 6.858 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[4]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; -0.500       ; -4.943     ; 1.602      ;
; 6.898 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[11] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.000        ; -4.750     ; 2.335      ;
; 6.898 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[14] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.000        ; -4.750     ; 2.335      ;
; 6.933 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[10] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; -0.500       ; -4.936     ; 1.684      ;
; 6.933 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[15] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; -0.500       ; -4.936     ; 1.684      ;
; 6.983 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[8]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; -0.500       ; -4.941     ; 1.729      ;
; 6.983 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[9]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; -0.500       ; -4.941     ; 1.729      ;
; 6.983 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[12] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; -0.500       ; -4.941     ; 1.729      ;
; 7.052 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; -0.500       ; -4.943     ; 1.796      ;
; 7.066 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[3]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; -0.500       ; -4.952     ; 1.801      ;
; 7.071 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[5]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; -0.500       ; -4.952     ; 1.806      ;
; 7.166 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[13] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; -0.500       ; -4.950     ; 1.903      ;
; 7.586 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[11] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; -0.500       ; -4.938     ; 2.335      ;
; 7.586 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[14] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; -0.500       ; -4.938     ; 2.335      ;
+-------+----------------------------------------------------------------------------------------------------------+------------------------------+----------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'nRST'                                                                             ;
+-------+-----------+----------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node ; To Node              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+----------------------+--------------+-------------+--------------+------------+------------+
; 1.336 ; clk_pc    ; fetch:inst4|PC[10]~1 ; clk_pc       ; nRST        ; 0.000        ; 2.216      ; 3.592      ;
; 1.933 ; clk_pc    ; fetch:inst4|PC[10]~1 ; clk_pc       ; nRST        ; -0.500       ; 2.216      ; 3.689      ;
+-------+-----------+----------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'clk_pc'                                                                               ;
+-------+-----------+------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node ; To Node                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+------------------------------+--------------+-------------+--------------+------------+------------+
; 0.020 ; nRST      ; fetch:inst4|PC[6]~_emulated  ; nRST         ; clk_pc      ; 0.500        ; 2.095      ; 2.550      ;
; 0.020 ; nRST      ; fetch:inst4|PC[7]~_emulated  ; nRST         ; clk_pc      ; 0.500        ; 2.104      ; 2.559      ;
; 0.020 ; nRST      ; fetch:inst4|PC[8]~_emulated  ; nRST         ; clk_pc      ; 0.500        ; 2.104      ; 2.559      ;
; 0.020 ; nRST      ; fetch:inst4|PC[9]~_emulated  ; nRST         ; clk_pc      ; 0.500        ; 2.104      ; 2.559      ;
; 0.020 ; nRST      ; fetch:inst4|PC[10]~_emulated ; nRST         ; clk_pc      ; 0.500        ; 2.104      ; 2.559      ;
; 0.020 ; nRST      ; fetch:inst4|PC[0]~_emulated  ; nRST         ; clk_pc      ; 0.500        ; 2.095      ; 2.550      ;
; 0.020 ; nRST      ; fetch:inst4|PC[1]~_emulated  ; nRST         ; clk_pc      ; 0.500        ; 2.095      ; 2.550      ;
; 0.020 ; nRST      ; fetch:inst4|PC[2]~_emulated  ; nRST         ; clk_pc      ; 0.500        ; 2.095      ; 2.550      ;
; 0.020 ; nRST      ; fetch:inst4|PC[3]~_emulated  ; nRST         ; clk_pc      ; 0.500        ; 2.095      ; 2.550      ;
; 0.020 ; nRST      ; fetch:inst4|PC[4]~_emulated  ; nRST         ; clk_pc      ; 0.500        ; 2.095      ; 2.550      ;
; 0.020 ; nRST      ; fetch:inst4|PC[5]~_emulated  ; nRST         ; clk_pc      ; 0.500        ; 2.104      ; 2.559      ;
; 0.660 ; nRST      ; fetch:inst4|PC[7]~_emulated  ; nRST         ; clk_pc      ; 1.000        ; 2.104      ; 2.419      ;
; 0.660 ; nRST      ; fetch:inst4|PC[8]~_emulated  ; nRST         ; clk_pc      ; 1.000        ; 2.104      ; 2.419      ;
; 0.660 ; nRST      ; fetch:inst4|PC[9]~_emulated  ; nRST         ; clk_pc      ; 1.000        ; 2.104      ; 2.419      ;
; 0.660 ; nRST      ; fetch:inst4|PC[10]~_emulated ; nRST         ; clk_pc      ; 1.000        ; 2.104      ; 2.419      ;
; 0.660 ; nRST      ; fetch:inst4|PC[5]~_emulated  ; nRST         ; clk_pc      ; 1.000        ; 2.104      ; 2.419      ;
; 0.661 ; nRST      ; fetch:inst4|PC[6]~_emulated  ; nRST         ; clk_pc      ; 1.000        ; 2.095      ; 2.409      ;
; 0.661 ; nRST      ; fetch:inst4|PC[0]~_emulated  ; nRST         ; clk_pc      ; 1.000        ; 2.095      ; 2.409      ;
; 0.661 ; nRST      ; fetch:inst4|PC[1]~_emulated  ; nRST         ; clk_pc      ; 1.000        ; 2.095      ; 2.409      ;
; 0.661 ; nRST      ; fetch:inst4|PC[2]~_emulated  ; nRST         ; clk_pc      ; 1.000        ; 2.095      ; 2.409      ;
; 0.661 ; nRST      ; fetch:inst4|PC[3]~_emulated  ; nRST         ; clk_pc      ; 1.000        ; 2.095      ; 2.409      ;
; 0.661 ; nRST      ; fetch:inst4|PC[4]~_emulated  ; nRST         ; clk_pc      ; 1.000        ; 2.095      ; 2.409      ;
+-------+-----------+------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'clk_reg'                                                                                   ;
+-------+-----------+-----------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node ; To Node                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+-----------------------------------+--------------+-------------+--------------+------------+------------+
; 0.034 ; nRST      ; super_register_bank:inst2|r1[6]   ; nRST         ; clk_reg     ; 0.500        ; 2.111      ; 2.552      ;
; 0.034 ; nRST      ; super_register_bank:inst2|r9[6]   ; nRST         ; clk_reg     ; 0.500        ; 2.109      ; 2.550      ;
; 0.034 ; nRST      ; super_register_bank:inst2|r5[6]   ; nRST         ; clk_reg     ; 0.500        ; 2.111      ; 2.552      ;
; 0.034 ; nRST      ; super_register_bank:inst2|r13[6]  ; nRST         ; clk_reg     ; 0.500        ; 2.111      ; 2.552      ;
; 0.034 ; nRST      ; super_register_bank:inst2|r26[1]  ; nRST         ; clk_reg     ; 0.500        ; 2.109      ; 2.550      ;
; 0.034 ; nRST      ; super_register_bank:inst2|r1[2]   ; nRST         ; clk_reg     ; 0.500        ; 2.109      ; 2.550      ;
; 0.034 ; nRST      ; super_register_bank:inst2|r9[2]   ; nRST         ; clk_reg     ; 0.500        ; 2.109      ; 2.550      ;
; 0.034 ; nRST      ; super_register_bank:inst2|r26[2]  ; nRST         ; clk_reg     ; 0.500        ; 2.109      ; 2.550      ;
; 0.034 ; nRST      ; super_register_bank:inst2|r9[3]   ; nRST         ; clk_reg     ; 0.500        ; 2.109      ; 2.550      ;
; 0.034 ; nRST      ; super_register_bank:inst2|r26[3]  ; nRST         ; clk_reg     ; 0.500        ; 2.109      ; 2.550      ;
; 0.034 ; nRST      ; super_register_bank:inst2|r9[4]   ; nRST         ; clk_reg     ; 0.500        ; 2.109      ; 2.550      ;
; 0.034 ; nRST      ; super_register_bank:inst2|r26[4]  ; nRST         ; clk_reg     ; 0.500        ; 2.109      ; 2.550      ;
; 0.034 ; nRST      ; super_register_bank:inst2|r9[5]   ; nRST         ; clk_reg     ; 0.500        ; 2.109      ; 2.550      ;
; 0.034 ; nRST      ; super_register_bank:inst2|r26[0]  ; nRST         ; clk_reg     ; 0.500        ; 2.109      ; 2.550      ;
; 0.034 ; nRST      ; super_register_bank:inst2|r26[7]  ; nRST         ; clk_reg     ; 0.500        ; 2.109      ; 2.550      ;
; 0.034 ; nRST      ; super_register_bank:inst2|r1[8]   ; nRST         ; clk_reg     ; 0.500        ; 2.111      ; 2.552      ;
; 0.034 ; nRST      ; super_register_bank:inst2|r9[8]   ; nRST         ; clk_reg     ; 0.500        ; 2.110      ; 2.551      ;
; 0.034 ; nRST      ; super_register_bank:inst2|r5[8]   ; nRST         ; clk_reg     ; 0.500        ; 2.111      ; 2.552      ;
; 0.034 ; nRST      ; super_register_bank:inst2|r13[8]  ; nRST         ; clk_reg     ; 0.500        ; 2.111      ; 2.552      ;
; 0.034 ; nRST      ; super_register_bank:inst2|r26[8]  ; nRST         ; clk_reg     ; 0.500        ; 2.109      ; 2.550      ;
; 0.034 ; nRST      ; super_register_bank:inst2|r9[9]   ; nRST         ; clk_reg     ; 0.500        ; 2.109      ; 2.550      ;
; 0.034 ; nRST      ; super_register_bank:inst2|r26[9]  ; nRST         ; clk_reg     ; 0.500        ; 2.109      ; 2.550      ;
; 0.034 ; nRST      ; super_register_bank:inst2|r9[10]  ; nRST         ; clk_reg     ; 0.500        ; 2.109      ; 2.550      ;
; 0.034 ; nRST      ; super_register_bank:inst2|r26[10] ; nRST         ; clk_reg     ; 0.500        ; 2.109      ; 2.550      ;
; 0.034 ; nRST      ; super_register_bank:inst2|r9[11]  ; nRST         ; clk_reg     ; 0.500        ; 2.109      ; 2.550      ;
; 0.034 ; nRST      ; super_register_bank:inst2|r26[11] ; nRST         ; clk_reg     ; 0.500        ; 2.109      ; 2.550      ;
; 0.034 ; nRST      ; super_register_bank:inst2|r1[12]  ; nRST         ; clk_reg     ; 0.500        ; 2.111      ; 2.552      ;
; 0.034 ; nRST      ; super_register_bank:inst2|r9[12]  ; nRST         ; clk_reg     ; 0.500        ; 2.109      ; 2.550      ;
; 0.034 ; nRST      ; super_register_bank:inst2|r5[12]  ; nRST         ; clk_reg     ; 0.500        ; 2.111      ; 2.552      ;
; 0.034 ; nRST      ; super_register_bank:inst2|r13[12] ; nRST         ; clk_reg     ; 0.500        ; 2.111      ; 2.552      ;
; 0.034 ; nRST      ; super_register_bank:inst2|r26[12] ; nRST         ; clk_reg     ; 0.500        ; 2.109      ; 2.550      ;
; 0.034 ; nRST      ; super_register_bank:inst2|r9[13]  ; nRST         ; clk_reg     ; 0.500        ; 2.109      ; 2.550      ;
; 0.034 ; nRST      ; super_register_bank:inst2|r26[13] ; nRST         ; clk_reg     ; 0.500        ; 2.109      ; 2.550      ;
; 0.034 ; nRST      ; super_register_bank:inst2|r26[14] ; nRST         ; clk_reg     ; 0.500        ; 2.109      ; 2.550      ;
; 0.034 ; nRST      ; super_register_bank:inst2|r9[15]  ; nRST         ; clk_reg     ; 0.500        ; 2.109      ; 2.550      ;
; 0.034 ; nRST      ; super_register_bank:inst2|r26[15] ; nRST         ; clk_reg     ; 0.500        ; 2.109      ; 2.550      ;
; 0.035 ; nRST      ; super_register_bank:inst2|r4[1]   ; nRST         ; clk_reg     ; 0.500        ; 2.107      ; 2.547      ;
; 0.035 ; nRST      ; super_register_bank:inst2|r12[1]  ; nRST         ; clk_reg     ; 0.500        ; 2.107      ; 2.547      ;
; 0.035 ; nRST      ; super_register_bank:inst2|r9[1]   ; nRST         ; clk_reg     ; 0.500        ; 2.109      ; 2.549      ;
; 0.035 ; nRST      ; super_register_bank:inst2|r5[1]   ; nRST         ; clk_reg     ; 0.500        ; 2.108      ; 2.548      ;
; 0.035 ; nRST      ; super_register_bank:inst2|r5[2]   ; nRST         ; clk_reg     ; 0.500        ; 2.108      ; 2.548      ;
; 0.035 ; nRST      ; super_register_bank:inst2|r5[3]   ; nRST         ; clk_reg     ; 0.500        ; 2.108      ; 2.548      ;
; 0.035 ; nRST      ; super_register_bank:inst2|r5[4]   ; nRST         ; clk_reg     ; 0.500        ; 2.108      ; 2.548      ;
; 0.035 ; nRST      ; super_register_bank:inst2|r5[5]   ; nRST         ; clk_reg     ; 0.500        ; 2.108      ; 2.548      ;
; 0.035 ; nRST      ; super_register_bank:inst2|r14[0]  ; nRST         ; clk_reg     ; 0.500        ; 2.117      ; 2.557      ;
; 0.035 ; nRST      ; super_register_bank:inst2|r10[0]  ; nRST         ; clk_reg     ; 0.500        ; 2.117      ; 2.557      ;
; 0.035 ; nRST      ; super_register_bank:inst2|r5[0]   ; nRST         ; clk_reg     ; 0.500        ; 2.108      ; 2.548      ;
; 0.035 ; nRST      ; super_register_bank:inst2|r7[0]   ; nRST         ; clk_reg     ; 0.500        ; 2.108      ; 2.548      ;
; 0.035 ; nRST      ; super_register_bank:inst2|r5[7]   ; nRST         ; clk_reg     ; 0.500        ; 2.108      ; 2.548      ;
; 0.035 ; nRST      ; super_register_bank:inst2|r4[8]   ; nRST         ; clk_reg     ; 0.500        ; 2.107      ; 2.547      ;
; 0.035 ; nRST      ; super_register_bank:inst2|r12[8]  ; nRST         ; clk_reg     ; 0.500        ; 2.107      ; 2.547      ;
; 0.035 ; nRST      ; super_register_bank:inst2|r4[9]   ; nRST         ; clk_reg     ; 0.500        ; 2.107      ; 2.547      ;
; 0.035 ; nRST      ; super_register_bank:inst2|r12[9]  ; nRST         ; clk_reg     ; 0.500        ; 2.107      ; 2.547      ;
; 0.035 ; nRST      ; super_register_bank:inst2|r5[9]   ; nRST         ; clk_reg     ; 0.500        ; 2.108      ; 2.548      ;
; 0.035 ; nRST      ; super_register_bank:inst2|r5[10]  ; nRST         ; clk_reg     ; 0.500        ; 2.108      ; 2.548      ;
; 0.035 ; nRST      ; super_register_bank:inst2|r4[11]  ; nRST         ; clk_reg     ; 0.500        ; 2.107      ; 2.547      ;
; 0.035 ; nRST      ; super_register_bank:inst2|r12[11] ; nRST         ; clk_reg     ; 0.500        ; 2.107      ; 2.547      ;
; 0.035 ; nRST      ; super_register_bank:inst2|r5[11]  ; nRST         ; clk_reg     ; 0.500        ; 2.108      ; 2.548      ;
; 0.035 ; nRST      ; super_register_bank:inst2|r4[12]  ; nRST         ; clk_reg     ; 0.500        ; 2.107      ; 2.547      ;
; 0.035 ; nRST      ; super_register_bank:inst2|r12[12] ; nRST         ; clk_reg     ; 0.500        ; 2.107      ; 2.547      ;
; 0.035 ; nRST      ; super_register_bank:inst2|r14[12] ; nRST         ; clk_reg     ; 0.500        ; 2.117      ; 2.557      ;
; 0.035 ; nRST      ; super_register_bank:inst2|r10[12] ; nRST         ; clk_reg     ; 0.500        ; 2.117      ; 2.557      ;
; 0.035 ; nRST      ; super_register_bank:inst2|r4[13]  ; nRST         ; clk_reg     ; 0.500        ; 2.107      ; 2.547      ;
; 0.035 ; nRST      ; super_register_bank:inst2|r12[13] ; nRST         ; clk_reg     ; 0.500        ; 2.107      ; 2.547      ;
; 0.035 ; nRST      ; super_register_bank:inst2|r5[13]  ; nRST         ; clk_reg     ; 0.500        ; 2.108      ; 2.548      ;
; 0.035 ; nRST      ; super_register_bank:inst2|r4[14]  ; nRST         ; clk_reg     ; 0.500        ; 2.107      ; 2.547      ;
; 0.035 ; nRST      ; super_register_bank:inst2|r12[14] ; nRST         ; clk_reg     ; 0.500        ; 2.107      ; 2.547      ;
; 0.035 ; nRST      ; super_register_bank:inst2|r5[14]  ; nRST         ; clk_reg     ; 0.500        ; 2.108      ; 2.548      ;
; 0.035 ; nRST      ; super_register_bank:inst2|r5[15]  ; nRST         ; clk_reg     ; 0.500        ; 2.108      ; 2.548      ;
; 0.036 ; nRST      ; super_register_bank:inst2|r8[6]   ; nRST         ; clk_reg     ; 0.500        ; 2.117      ; 2.556      ;
; 0.036 ; nRST      ; super_register_bank:inst2|r8[1]   ; nRST         ; clk_reg     ; 0.500        ; 2.117      ; 2.556      ;
; 0.036 ; nRST      ; super_register_bank:inst2|r1[1]   ; nRST         ; clk_reg     ; 0.500        ; 2.108      ; 2.547      ;
; 0.036 ; nRST      ; super_register_bank:inst2|r13[1]  ; nRST         ; clk_reg     ; 0.500        ; 2.108      ; 2.547      ;
; 0.036 ; nRST      ; super_register_bank:inst2|r8[2]   ; nRST         ; clk_reg     ; 0.500        ; 2.117      ; 2.556      ;
; 0.036 ; nRST      ; super_register_bank:inst2|r13[2]  ; nRST         ; clk_reg     ; 0.500        ; 2.108      ; 2.547      ;
; 0.036 ; nRST      ; super_register_bank:inst2|r8[3]   ; nRST         ; clk_reg     ; 0.500        ; 2.117      ; 2.556      ;
; 0.036 ; nRST      ; super_register_bank:inst2|r1[3]   ; nRST         ; clk_reg     ; 0.500        ; 2.108      ; 2.547      ;
; 0.036 ; nRST      ; super_register_bank:inst2|r13[3]  ; nRST         ; clk_reg     ; 0.500        ; 2.108      ; 2.547      ;
; 0.036 ; nRST      ; super_register_bank:inst2|r1[4]   ; nRST         ; clk_reg     ; 0.500        ; 2.108      ; 2.547      ;
; 0.036 ; nRST      ; super_register_bank:inst2|r13[4]  ; nRST         ; clk_reg     ; 0.500        ; 2.108      ; 2.547      ;
; 0.036 ; nRST      ; super_register_bank:inst2|r8[4]   ; nRST         ; clk_reg     ; 0.500        ; 2.117      ; 2.556      ;
; 0.036 ; nRST      ; super_register_bank:inst2|r8[5]   ; nRST         ; clk_reg     ; 0.500        ; 2.117      ; 2.556      ;
; 0.036 ; nRST      ; super_register_bank:inst2|r1[5]   ; nRST         ; clk_reg     ; 0.500        ; 2.108      ; 2.547      ;
; 0.036 ; nRST      ; super_register_bank:inst2|r13[5]  ; nRST         ; clk_reg     ; 0.500        ; 2.108      ; 2.547      ;
; 0.036 ; nRST      ; super_register_bank:inst2|r8[0]   ; nRST         ; clk_reg     ; 0.500        ; 2.117      ; 2.556      ;
; 0.036 ; nRST      ; super_register_bank:inst2|r9[0]   ; nRST         ; clk_reg     ; 0.500        ; 2.117      ; 2.556      ;
; 0.036 ; nRST      ; super_register_bank:inst2|r1[0]   ; nRST         ; clk_reg     ; 0.500        ; 2.108      ; 2.547      ;
; 0.036 ; nRST      ; super_register_bank:inst2|r13[0]  ; nRST         ; clk_reg     ; 0.500        ; 2.108      ; 2.547      ;
; 0.036 ; nRST      ; super_register_bank:inst2|r1[7]   ; nRST         ; clk_reg     ; 0.500        ; 2.108      ; 2.547      ;
; 0.036 ; nRST      ; super_register_bank:inst2|r9[7]   ; nRST         ; clk_reg     ; 0.500        ; 2.117      ; 2.556      ;
; 0.036 ; nRST      ; super_register_bank:inst2|r13[7]  ; nRST         ; clk_reg     ; 0.500        ; 2.108      ; 2.547      ;
; 0.036 ; nRST      ; super_register_bank:inst2|r8[7]   ; nRST         ; clk_reg     ; 0.500        ; 2.117      ; 2.556      ;
; 0.036 ; nRST      ; super_register_bank:inst2|r8[8]   ; nRST         ; clk_reg     ; 0.500        ; 2.117      ; 2.556      ;
; 0.036 ; nRST      ; super_register_bank:inst2|r8[9]   ; nRST         ; clk_reg     ; 0.500        ; 2.117      ; 2.556      ;
; 0.036 ; nRST      ; super_register_bank:inst2|r1[9]   ; nRST         ; clk_reg     ; 0.500        ; 2.108      ; 2.547      ;
; 0.036 ; nRST      ; super_register_bank:inst2|r13[9]  ; nRST         ; clk_reg     ; 0.500        ; 2.108      ; 2.547      ;
; 0.036 ; nRST      ; super_register_bank:inst2|r8[10]  ; nRST         ; clk_reg     ; 0.500        ; 2.117      ; 2.556      ;
; 0.036 ; nRST      ; super_register_bank:inst2|r1[10]  ; nRST         ; clk_reg     ; 0.500        ; 2.108      ; 2.547      ;
; 0.036 ; nRST      ; super_register_bank:inst2|r13[10] ; nRST         ; clk_reg     ; 0.500        ; 2.108      ; 2.547      ;
; 0.036 ; nRST      ; super_register_bank:inst2|r8[11]  ; nRST         ; clk_reg     ; 0.500        ; 2.117      ; 2.556      ;
+-------+-----------+-----------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'clk_k'                                                                                ;
+-------+-----------+------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node ; To Node                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+------------------------------+--------------+-------------+--------------+------------+------------+
; 0.040 ; nRST      ; constant_reg:inst6|k_out[0]  ; nRST         ; clk_k       ; 0.500        ; 2.120      ; 2.555      ;
; 0.040 ; nRST      ; constant_reg:inst6|k_out[6]  ; nRST         ; clk_k       ; 0.500        ; 2.120      ; 2.555      ;
; 0.040 ; nRST      ; constant_reg:inst6|k_out[1]  ; nRST         ; clk_k       ; 0.500        ; 2.120      ; 2.555      ;
; 0.040 ; nRST      ; constant_reg:inst6|k_out[2]  ; nRST         ; clk_k       ; 0.500        ; 2.119      ; 2.554      ;
; 0.040 ; nRST      ; constant_reg:inst6|k_out[3]  ; nRST         ; clk_k       ; 0.500        ; 2.111      ; 2.546      ;
; 0.040 ; nRST      ; constant_reg:inst6|k_out[4]  ; nRST         ; clk_k       ; 0.500        ; 2.120      ; 2.555      ;
; 0.040 ; nRST      ; constant_reg:inst6|k_out[5]  ; nRST         ; clk_k       ; 0.500        ; 2.111      ; 2.546      ;
; 0.040 ; nRST      ; constant_reg:inst6|k_out[7]  ; nRST         ; clk_k       ; 0.500        ; 2.120      ; 2.555      ;
; 0.040 ; nRST      ; constant_reg:inst6|k_out[10] ; nRST         ; clk_k       ; 0.500        ; 2.126      ; 2.561      ;
; 0.040 ; nRST      ; constant_reg:inst6|k_out[11] ; nRST         ; clk_k       ; 0.500        ; 2.124      ; 2.559      ;
; 0.040 ; nRST      ; constant_reg:inst6|k_out[13] ; nRST         ; clk_k       ; 0.500        ; 2.112      ; 2.547      ;
; 0.040 ; nRST      ; constant_reg:inst6|k_out[14] ; nRST         ; clk_k       ; 0.500        ; 2.124      ; 2.559      ;
; 0.040 ; nRST      ; constant_reg:inst6|k_out[15] ; nRST         ; clk_k       ; 0.500        ; 2.126      ; 2.561      ;
; 0.041 ; nRST      ; constant_reg:inst6|k_out[8]  ; nRST         ; clk_k       ; 0.500        ; 2.122      ; 2.556      ;
; 0.041 ; nRST      ; constant_reg:inst6|k_out[9]  ; nRST         ; clk_k       ; 0.500        ; 2.122      ; 2.556      ;
; 0.041 ; nRST      ; constant_reg:inst6|k_out[12] ; nRST         ; clk_k       ; 0.500        ; 2.122      ; 2.556      ;
; 0.680 ; nRST      ; constant_reg:inst6|k_out[2]  ; nRST         ; clk_k       ; 1.000        ; 2.119      ; 2.414      ;
; 0.680 ; nRST      ; constant_reg:inst6|k_out[8]  ; nRST         ; clk_k       ; 1.000        ; 2.122      ; 2.417      ;
; 0.680 ; nRST      ; constant_reg:inst6|k_out[9]  ; nRST         ; clk_k       ; 1.000        ; 2.122      ; 2.417      ;
; 0.680 ; nRST      ; constant_reg:inst6|k_out[12] ; nRST         ; clk_k       ; 1.000        ; 2.122      ; 2.417      ;
; 0.680 ; nRST      ; constant_reg:inst6|k_out[13] ; nRST         ; clk_k       ; 1.000        ; 2.112      ; 2.407      ;
; 0.681 ; nRST      ; constant_reg:inst6|k_out[0]  ; nRST         ; clk_k       ; 1.000        ; 2.120      ; 2.414      ;
; 0.681 ; nRST      ; constant_reg:inst6|k_out[6]  ; nRST         ; clk_k       ; 1.000        ; 2.120      ; 2.414      ;
; 0.681 ; nRST      ; constant_reg:inst6|k_out[1]  ; nRST         ; clk_k       ; 1.000        ; 2.120      ; 2.414      ;
; 0.681 ; nRST      ; constant_reg:inst6|k_out[3]  ; nRST         ; clk_k       ; 1.000        ; 2.111      ; 2.405      ;
; 0.681 ; nRST      ; constant_reg:inst6|k_out[4]  ; nRST         ; clk_k       ; 1.000        ; 2.120      ; 2.414      ;
; 0.681 ; nRST      ; constant_reg:inst6|k_out[5]  ; nRST         ; clk_k       ; 1.000        ; 2.111      ; 2.405      ;
; 0.681 ; nRST      ; constant_reg:inst6|k_out[7]  ; nRST         ; clk_k       ; 1.000        ; 2.120      ; 2.414      ;
; 0.681 ; nRST      ; constant_reg:inst6|k_out[10] ; nRST         ; clk_k       ; 1.000        ; 2.126      ; 2.420      ;
; 0.681 ; nRST      ; constant_reg:inst6|k_out[11] ; nRST         ; clk_k       ; 1.000        ; 2.124      ; 2.418      ;
; 0.681 ; nRST      ; constant_reg:inst6|k_out[14] ; nRST         ; clk_k       ; 1.000        ; 2.124      ; 2.418      ;
; 0.681 ; nRST      ; constant_reg:inst6|k_out[15] ; nRST         ; clk_k       ; 1.000        ; 2.126      ; 2.420      ;
+-------+-----------+------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'clk_reg'                                                                                                  ;
+--------+-----------+------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.110 ; nRST      ; super_register_bank:inst2|r0[6]                ; nRST         ; clk_reg     ; 0.000        ; 2.211      ; 2.298      ;
; -0.110 ; nRST      ; super_register_bank:inst2|r14[6]               ; nRST         ; clk_reg     ; 0.000        ; 2.213      ; 2.300      ;
; -0.110 ; nRST      ; super_register_bank:inst2|r10[6]               ; nRST         ; clk_reg     ; 0.000        ; 2.213      ; 2.300      ;
; -0.110 ; nRST      ; super_register_bank:inst2|r4[6]                ; nRST         ; clk_reg     ; 0.000        ; 2.202      ; 2.289      ;
; -0.110 ; nRST      ; super_register_bank:inst2|r16[6]               ; nRST         ; clk_reg     ; 0.000        ; 2.209      ; 2.296      ;
; -0.110 ; nRST      ; super_register_bank:inst2|r17[6]               ; nRST         ; clk_reg     ; 0.000        ; 2.209      ; 2.296      ;
; -0.110 ; nRST      ; super_register_bank:inst2|r19[6]               ; nRST         ; clk_reg     ; 0.000        ; 2.211      ; 2.298      ;
; -0.110 ; nRST      ; super_register_bank:inst2|r18[6]               ; nRST         ; clk_reg     ; 0.000        ; 2.211      ; 2.298      ;
; -0.110 ; nRST      ; super_register_bank:inst2|r10[1]               ; nRST         ; clk_reg     ; 0.000        ; 2.213      ; 2.300      ;
; -0.110 ; nRST      ; super_register_bank:inst2|r14[1]               ; nRST         ; clk_reg     ; 0.000        ; 2.213      ; 2.300      ;
; -0.110 ; nRST      ; super_register_bank:inst2|r16[1]               ; nRST         ; clk_reg     ; 0.000        ; 2.209      ; 2.296      ;
; -0.110 ; nRST      ; super_register_bank:inst2|r18[1]               ; nRST         ; clk_reg     ; 0.000        ; 2.209      ; 2.296      ;
; -0.110 ; nRST      ; super_register_bank:inst2|r17[1]               ; nRST         ; clk_reg     ; 0.000        ; 2.209      ; 2.296      ;
; -0.110 ; nRST      ; super_register_bank:inst2|r19[1]               ; nRST         ; clk_reg     ; 0.000        ; 2.211      ; 2.298      ;
; -0.110 ; nRST      ; super_register_bank:inst2|r0[1]                ; nRST         ; clk_reg     ; 0.000        ; 2.211      ; 2.298      ;
; -0.110 ; nRST      ; super_register_bank:inst2|r4[2]                ; nRST         ; clk_reg     ; 0.000        ; 2.202      ; 2.289      ;
; -0.110 ; nRST      ; super_register_bank:inst2|r12[2]               ; nRST         ; clk_reg     ; 0.000        ; 2.202      ; 2.289      ;
; -0.110 ; nRST      ; super_register_bank:inst2|r14[2]               ; nRST         ; clk_reg     ; 0.000        ; 2.213      ; 2.300      ;
; -0.110 ; nRST      ; super_register_bank:inst2|r10[2]               ; nRST         ; clk_reg     ; 0.000        ; 2.213      ; 2.300      ;
; -0.110 ; nRST      ; super_register_bank:inst2|r3[2]                ; nRST         ; clk_reg     ; 0.000        ; 2.202      ; 2.289      ;
; -0.110 ; nRST      ; super_register_bank:inst2|r11[2]               ; nRST         ; clk_reg     ; 0.000        ; 2.202      ; 2.289      ;
; -0.110 ; nRST      ; super_register_bank:inst2|r17[2]               ; nRST         ; clk_reg     ; 0.000        ; 2.209      ; 2.296      ;
; -0.110 ; nRST      ; super_register_bank:inst2|r16[2]               ; nRST         ; clk_reg     ; 0.000        ; 2.209      ; 2.296      ;
; -0.110 ; nRST      ; super_register_bank:inst2|r19[2]               ; nRST         ; clk_reg     ; 0.000        ; 2.211      ; 2.298      ;
; -0.110 ; nRST      ; super_register_bank:inst2|r18[2]               ; nRST         ; clk_reg     ; 0.000        ; 2.211      ; 2.298      ;
; -0.110 ; nRST      ; super_register_bank:inst2|r0[2]                ; nRST         ; clk_reg     ; 0.000        ; 2.211      ; 2.298      ;
; -0.110 ; nRST      ; super_register_bank:inst2|r4[3]                ; nRST         ; clk_reg     ; 0.000        ; 2.202      ; 2.289      ;
; -0.110 ; nRST      ; super_register_bank:inst2|r16[3]               ; nRST         ; clk_reg     ; 0.000        ; 2.209      ; 2.296      ;
; -0.110 ; nRST      ; super_register_bank:inst2|r18[3]               ; nRST         ; clk_reg     ; 0.000        ; 2.209      ; 2.296      ;
; -0.110 ; nRST      ; super_register_bank:inst2|r17[3]               ; nRST         ; clk_reg     ; 0.000        ; 2.209      ; 2.296      ;
; -0.110 ; nRST      ; super_register_bank:inst2|r19[3]               ; nRST         ; clk_reg     ; 0.000        ; 2.211      ; 2.298      ;
; -0.110 ; nRST      ; super_register_bank:inst2|r4[4]                ; nRST         ; clk_reg     ; 0.000        ; 2.202      ; 2.289      ;
; -0.110 ; nRST      ; super_register_bank:inst2|r12[4]               ; nRST         ; clk_reg     ; 0.000        ; 2.202      ; 2.289      ;
; -0.110 ; nRST      ; super_register_bank:inst2|r19[4]               ; nRST         ; clk_reg     ; 0.000        ; 2.211      ; 2.298      ;
; -0.110 ; nRST      ; super_register_bank:inst2|r18[4]               ; nRST         ; clk_reg     ; 0.000        ; 2.211      ; 2.298      ;
; -0.110 ; nRST      ; super_register_bank:inst2|r17[4]               ; nRST         ; clk_reg     ; 0.000        ; 2.209      ; 2.296      ;
; -0.110 ; nRST      ; super_register_bank:inst2|r16[4]               ; nRST         ; clk_reg     ; 0.000        ; 2.209      ; 2.296      ;
; -0.110 ; nRST      ; super_register_bank:inst2|r0[4]                ; nRST         ; clk_reg     ; 0.000        ; 2.211      ; 2.298      ;
; -0.110 ; nRST      ; super_register_bank:inst2|r0[5]                ; nRST         ; clk_reg     ; 0.000        ; 2.211      ; 2.298      ;
; -0.110 ; nRST      ; super_register_bank:inst2|r4[5]                ; nRST         ; clk_reg     ; 0.000        ; 2.202      ; 2.289      ;
; -0.110 ; nRST      ; super_register_bank:inst2|r16[5]               ; nRST         ; clk_reg     ; 0.000        ; 2.209      ; 2.296      ;
; -0.110 ; nRST      ; super_register_bank:inst2|r18[5]               ; nRST         ; clk_reg     ; 0.000        ; 2.209      ; 2.296      ;
; -0.110 ; nRST      ; super_register_bank:inst2|r17[5]               ; nRST         ; clk_reg     ; 0.000        ; 2.209      ; 2.296      ;
; -0.110 ; nRST      ; super_register_bank:inst2|r19[5]               ; nRST         ; clk_reg     ; 0.000        ; 2.211      ; 2.298      ;
; -0.110 ; nRST      ; super_register_bank:inst2|Working_register[6]  ; nRST         ; clk_reg     ; 0.000        ; 2.204      ; 2.291      ;
; -0.110 ; nRST      ; super_register_bank:inst2|Working_register[0]  ; nRST         ; clk_reg     ; 0.000        ; 2.204      ; 2.291      ;
; -0.110 ; nRST      ; super_register_bank:inst2|r0[0]                ; nRST         ; clk_reg     ; 0.000        ; 2.211      ; 2.298      ;
; -0.110 ; nRST      ; super_register_bank:inst2|r4[0]                ; nRST         ; clk_reg     ; 0.000        ; 2.202      ; 2.289      ;
; -0.110 ; nRST      ; super_register_bank:inst2|r12[0]               ; nRST         ; clk_reg     ; 0.000        ; 2.202      ; 2.289      ;
; -0.110 ; nRST      ; super_register_bank:inst2|r3[0]                ; nRST         ; clk_reg     ; 0.000        ; 2.202      ; 2.289      ;
; -0.110 ; nRST      ; super_register_bank:inst2|r11[0]               ; nRST         ; clk_reg     ; 0.000        ; 2.202      ; 2.289      ;
; -0.110 ; nRST      ; super_register_bank:inst2|r17[0]               ; nRST         ; clk_reg     ; 0.000        ; 2.209      ; 2.296      ;
; -0.110 ; nRST      ; super_register_bank:inst2|r16[0]               ; nRST         ; clk_reg     ; 0.000        ; 2.209      ; 2.296      ;
; -0.110 ; nRST      ; super_register_bank:inst2|r19[0]               ; nRST         ; clk_reg     ; 0.000        ; 2.211      ; 2.298      ;
; -0.110 ; nRST      ; super_register_bank:inst2|r18[0]               ; nRST         ; clk_reg     ; 0.000        ; 2.211      ; 2.298      ;
; -0.110 ; nRST      ; super_register_bank:inst2|r4[7]                ; nRST         ; clk_reg     ; 0.000        ; 2.202      ; 2.289      ;
; -0.110 ; nRST      ; super_register_bank:inst2|r16[7]               ; nRST         ; clk_reg     ; 0.000        ; 2.209      ; 2.296      ;
; -0.110 ; nRST      ; super_register_bank:inst2|r18[7]               ; nRST         ; clk_reg     ; 0.000        ; 2.209      ; 2.296      ;
; -0.110 ; nRST      ; super_register_bank:inst2|r17[7]               ; nRST         ; clk_reg     ; 0.000        ; 2.209      ; 2.296      ;
; -0.110 ; nRST      ; super_register_bank:inst2|r19[7]               ; nRST         ; clk_reg     ; 0.000        ; 2.211      ; 2.298      ;
; -0.110 ; nRST      ; super_register_bank:inst2|r0[7]                ; nRST         ; clk_reg     ; 0.000        ; 2.211      ; 2.298      ;
; -0.110 ; nRST      ; super_register_bank:inst2|r0[8]                ; nRST         ; clk_reg     ; 0.000        ; 2.211      ; 2.298      ;
; -0.110 ; nRST      ; super_register_bank:inst2|r16[8]               ; nRST         ; clk_reg     ; 0.000        ; 2.209      ; 2.296      ;
; -0.110 ; nRST      ; super_register_bank:inst2|r17[8]               ; nRST         ; clk_reg     ; 0.000        ; 2.209      ; 2.296      ;
; -0.110 ; nRST      ; super_register_bank:inst2|r22[8]               ; nRST         ; clk_reg     ; 0.000        ; 2.199      ; 2.286      ;
; -0.110 ; nRST      ; super_register_bank:inst2|r0[9]                ; nRST         ; clk_reg     ; 0.000        ; 2.211      ; 2.298      ;
; -0.110 ; nRST      ; super_register_bank:inst2|r4[10]               ; nRST         ; clk_reg     ; 0.000        ; 2.202      ; 2.289      ;
; -0.110 ; nRST      ; super_register_bank:inst2|r12[10]              ; nRST         ; clk_reg     ; 0.000        ; 2.211      ; 2.298      ;
; -0.110 ; nRST      ; super_register_bank:inst2|r15[10]              ; nRST         ; clk_reg     ; 0.000        ; 2.200      ; 2.287      ;
; -0.110 ; nRST      ; super_register_bank:inst2|r27[10]              ; nRST         ; clk_reg     ; 0.000        ; 2.200      ; 2.287      ;
; -0.110 ; nRST      ; super_register_bank:inst2|r24[10]              ; nRST         ; clk_reg     ; 0.000        ; 2.200      ; 2.287      ;
; -0.110 ; nRST      ; super_register_bank:inst2|r17[10]              ; nRST         ; clk_reg     ; 0.000        ; 2.209      ; 2.296      ;
; -0.110 ; nRST      ; super_register_bank:inst2|r19[10]              ; nRST         ; clk_reg     ; 0.000        ; 2.211      ; 2.298      ;
; -0.110 ; nRST      ; super_register_bank:inst2|r18[10]              ; nRST         ; clk_reg     ; 0.000        ; 2.211      ; 2.298      ;
; -0.110 ; nRST      ; super_register_bank:inst2|r0[11]               ; nRST         ; clk_reg     ; 0.000        ; 2.211      ; 2.298      ;
; -0.110 ; nRST      ; super_register_bank:inst2|r24[11]              ; nRST         ; clk_reg     ; 0.000        ; 2.200      ; 2.287      ;
; -0.110 ; nRST      ; super_register_bank:inst2|r27[11]              ; nRST         ; clk_reg     ; 0.000        ; 2.200      ; 2.287      ;
; -0.110 ; nRST      ; super_register_bank:inst2|r16[11]              ; nRST         ; clk_reg     ; 0.000        ; 2.209      ; 2.296      ;
; -0.110 ; nRST      ; super_register_bank:inst2|r18[11]              ; nRST         ; clk_reg     ; 0.000        ; 2.209      ; 2.296      ;
; -0.110 ; nRST      ; super_register_bank:inst2|r16[12]              ; nRST         ; clk_reg     ; 0.000        ; 2.209      ; 2.296      ;
; -0.110 ; nRST      ; super_register_bank:inst2|r0[12]               ; nRST         ; clk_reg     ; 0.000        ; 2.211      ; 2.298      ;
; -0.110 ; nRST      ; super_register_bank:inst2|r0[13]               ; nRST         ; clk_reg     ; 0.000        ; 2.211      ; 2.298      ;
; -0.110 ; nRST      ; super_register_bank:inst2|r0[14]               ; nRST         ; clk_reg     ; 0.000        ; 2.211      ; 2.298      ;
; -0.110 ; nRST      ; super_register_bank:inst2|r10[14]              ; nRST         ; clk_reg     ; 0.000        ; 2.213      ; 2.300      ;
; -0.110 ; nRST      ; super_register_bank:inst2|r14[14]              ; nRST         ; clk_reg     ; 0.000        ; 2.209      ; 2.296      ;
; -0.110 ; nRST      ; super_register_bank:inst2|r16[14]              ; nRST         ; clk_reg     ; 0.000        ; 2.209      ; 2.296      ;
; -0.110 ; nRST      ; super_register_bank:inst2|r18[14]              ; nRST         ; clk_reg     ; 0.000        ; 2.209      ; 2.296      ;
; -0.110 ; nRST      ; super_register_bank:inst2|r4[15]               ; nRST         ; clk_reg     ; 0.000        ; 2.202      ; 2.289      ;
; -0.110 ; nRST      ; super_register_bank:inst2|r0[15]               ; nRST         ; clk_reg     ; 0.000        ; 2.211      ; 2.298      ;
; -0.110 ; nRST      ; super_register_bank:inst2|r12[15]              ; nRST         ; clk_reg     ; 0.000        ; 2.202      ; 2.289      ;
; -0.110 ; nRST      ; super_register_bank:inst2|r11[15]              ; nRST         ; clk_reg     ; 0.000        ; 2.202      ; 2.289      ;
; -0.110 ; nRST      ; super_register_bank:inst2|r24[15]              ; nRST         ; clk_reg     ; 0.000        ; 2.200      ; 2.287      ;
; -0.110 ; nRST      ; super_register_bank:inst2|r27[15]              ; nRST         ; clk_reg     ; 0.000        ; 2.200      ; 2.287      ;
; -0.110 ; nRST      ; super_register_bank:inst2|r16[15]              ; nRST         ; clk_reg     ; 0.000        ; 2.209      ; 2.296      ;
; -0.110 ; nRST      ; super_register_bank:inst2|r17[15]              ; nRST         ; clk_reg     ; 0.000        ; 2.209      ; 2.296      ;
; -0.110 ; nRST      ; super_register_bank:inst2|r19[15]              ; nRST         ; clk_reg     ; 0.000        ; 2.211      ; 2.298      ;
; -0.110 ; nRST      ; super_register_bank:inst2|Working_register[15] ; nRST         ; clk_reg     ; 0.000        ; 2.204      ; 2.291      ;
; -0.109 ; nRST      ; super_register_bank:inst2|r2[6]                ; nRST         ; clk_reg     ; 0.000        ; 2.203      ; 2.291      ;
; -0.109 ; nRST      ; super_register_bank:inst2|r6[6]                ; nRST         ; clk_reg     ; 0.000        ; 2.203      ; 2.291      ;
; -0.109 ; nRST      ; super_register_bank:inst2|r23[6]               ; nRST         ; clk_reg     ; 0.000        ; 2.192      ; 2.280      ;
+--------+-----------+------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'clk_k'                                                                                  ;
+--------+-----------+------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+------------------------------+--------------+-------------+--------------+------------+------------+
; -0.110 ; nRST      ; constant_reg:inst6|k_out[10] ; nRST         ; clk_k       ; 0.000        ; 2.211      ; 2.298      ;
; -0.110 ; nRST      ; constant_reg:inst6|k_out[11] ; nRST         ; clk_k       ; 0.000        ; 2.209      ; 2.296      ;
; -0.110 ; nRST      ; constant_reg:inst6|k_out[14] ; nRST         ; clk_k       ; 0.000        ; 2.209      ; 2.296      ;
; -0.110 ; nRST      ; constant_reg:inst6|k_out[15] ; nRST         ; clk_k       ; 0.000        ; 2.211      ; 2.298      ;
; -0.109 ; nRST      ; constant_reg:inst6|k_out[0]  ; nRST         ; clk_k       ; 0.000        ; 2.204      ; 2.292      ;
; -0.109 ; nRST      ; constant_reg:inst6|k_out[1]  ; nRST         ; clk_k       ; 0.000        ; 2.204      ; 2.292      ;
; -0.109 ; nRST      ; constant_reg:inst6|k_out[2]  ; nRST         ; clk_k       ; 0.000        ; 2.204      ; 2.292      ;
; -0.109 ; nRST      ; constant_reg:inst6|k_out[3]  ; nRST         ; clk_k       ; 0.000        ; 2.195      ; 2.283      ;
; -0.109 ; nRST      ; constant_reg:inst6|k_out[4]  ; nRST         ; clk_k       ; 0.000        ; 2.204      ; 2.292      ;
; -0.109 ; nRST      ; constant_reg:inst6|k_out[13] ; nRST         ; clk_k       ; 0.000        ; 2.197      ; 2.285      ;
; -0.108 ; nRST      ; constant_reg:inst6|k_out[6]  ; nRST         ; clk_k       ; 0.000        ; 2.204      ; 2.293      ;
; -0.108 ; nRST      ; constant_reg:inst6|k_out[5]  ; nRST         ; clk_k       ; 0.000        ; 2.195      ; 2.284      ;
; -0.108 ; nRST      ; constant_reg:inst6|k_out[7]  ; nRST         ; clk_k       ; 0.000        ; 2.204      ; 2.293      ;
; -0.108 ; nRST      ; constant_reg:inst6|k_out[8]  ; nRST         ; clk_k       ; 0.000        ; 2.206      ; 2.295      ;
; -0.108 ; nRST      ; constant_reg:inst6|k_out[9]  ; nRST         ; clk_k       ; 0.000        ; 2.206      ; 2.295      ;
; -0.108 ; nRST      ; constant_reg:inst6|k_out[12] ; nRST         ; clk_k       ; 0.000        ; 2.206      ; 2.295      ;
; 0.535  ; nRST      ; constant_reg:inst6|k_out[10] ; nRST         ; clk_k       ; -0.500       ; 2.211      ; 2.443      ;
; 0.535  ; nRST      ; constant_reg:inst6|k_out[15] ; nRST         ; clk_k       ; -0.500       ; 2.211      ; 2.443      ;
; 0.536  ; nRST      ; constant_reg:inst6|k_out[2]  ; nRST         ; clk_k       ; -0.500       ; 2.204      ; 2.437      ;
; 0.536  ; nRST      ; constant_reg:inst6|k_out[8]  ; nRST         ; clk_k       ; -0.500       ; 2.206      ; 2.439      ;
; 0.536  ; nRST      ; constant_reg:inst6|k_out[9]  ; nRST         ; clk_k       ; -0.500       ; 2.206      ; 2.439      ;
; 0.536  ; nRST      ; constant_reg:inst6|k_out[11] ; nRST         ; clk_k       ; -0.500       ; 2.209      ; 2.442      ;
; 0.536  ; nRST      ; constant_reg:inst6|k_out[12] ; nRST         ; clk_k       ; -0.500       ; 2.206      ; 2.439      ;
; 0.536  ; nRST      ; constant_reg:inst6|k_out[14] ; nRST         ; clk_k       ; -0.500       ; 2.209      ; 2.442      ;
; 0.537  ; nRST      ; constant_reg:inst6|k_out[0]  ; nRST         ; clk_k       ; -0.500       ; 2.204      ; 2.438      ;
; 0.537  ; nRST      ; constant_reg:inst6|k_out[6]  ; nRST         ; clk_k       ; -0.500       ; 2.204      ; 2.438      ;
; 0.537  ; nRST      ; constant_reg:inst6|k_out[1]  ; nRST         ; clk_k       ; -0.500       ; 2.204      ; 2.438      ;
; 0.537  ; nRST      ; constant_reg:inst6|k_out[3]  ; nRST         ; clk_k       ; -0.500       ; 2.195      ; 2.429      ;
; 0.537  ; nRST      ; constant_reg:inst6|k_out[4]  ; nRST         ; clk_k       ; -0.500       ; 2.204      ; 2.438      ;
; 0.537  ; nRST      ; constant_reg:inst6|k_out[5]  ; nRST         ; clk_k       ; -0.500       ; 2.195      ; 2.429      ;
; 0.537  ; nRST      ; constant_reg:inst6|k_out[7]  ; nRST         ; clk_k       ; -0.500       ; 2.204      ; 2.438      ;
; 0.537  ; nRST      ; constant_reg:inst6|k_out[13] ; nRST         ; clk_k       ; -0.500       ; 2.197      ; 2.431      ;
+--------+-----------+------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'clk_pc'                                                                                 ;
+--------+-----------+------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+------------------------------+--------------+-------------+--------------+------------+------------+
; -0.088 ; nRST      ; fetch:inst4|PC[7]~_emulated  ; nRST         ; clk_pc      ; 0.000        ; 2.188      ; 2.297      ;
; -0.088 ; nRST      ; fetch:inst4|PC[8]~_emulated  ; nRST         ; clk_pc      ; 0.000        ; 2.188      ; 2.297      ;
; -0.088 ; nRST      ; fetch:inst4|PC[9]~_emulated  ; nRST         ; clk_pc      ; 0.000        ; 2.188      ; 2.297      ;
; -0.088 ; nRST      ; fetch:inst4|PC[10]~_emulated ; nRST         ; clk_pc      ; 0.000        ; 2.188      ; 2.297      ;
; -0.088 ; nRST      ; fetch:inst4|PC[5]~_emulated  ; nRST         ; clk_pc      ; 0.000        ; 2.188      ; 2.297      ;
; -0.087 ; nRST      ; fetch:inst4|PC[6]~_emulated  ; nRST         ; clk_pc      ; 0.000        ; 2.178      ; 2.288      ;
; -0.087 ; nRST      ; fetch:inst4|PC[0]~_emulated  ; nRST         ; clk_pc      ; 0.000        ; 2.178      ; 2.288      ;
; -0.087 ; nRST      ; fetch:inst4|PC[1]~_emulated  ; nRST         ; clk_pc      ; 0.000        ; 2.178      ; 2.288      ;
; -0.087 ; nRST      ; fetch:inst4|PC[2]~_emulated  ; nRST         ; clk_pc      ; 0.000        ; 2.178      ; 2.288      ;
; -0.087 ; nRST      ; fetch:inst4|PC[3]~_emulated  ; nRST         ; clk_pc      ; 0.000        ; 2.178      ; 2.288      ;
; -0.087 ; nRST      ; fetch:inst4|PC[4]~_emulated  ; nRST         ; clk_pc      ; 0.000        ; 2.178      ; 2.288      ;
; 0.557  ; nRST      ; fetch:inst4|PC[7]~_emulated  ; nRST         ; clk_pc      ; -0.500       ; 2.188      ; 2.442      ;
; 0.557  ; nRST      ; fetch:inst4|PC[8]~_emulated  ; nRST         ; clk_pc      ; -0.500       ; 2.188      ; 2.442      ;
; 0.557  ; nRST      ; fetch:inst4|PC[9]~_emulated  ; nRST         ; clk_pc      ; -0.500       ; 2.188      ; 2.442      ;
; 0.557  ; nRST      ; fetch:inst4|PC[10]~_emulated ; nRST         ; clk_pc      ; -0.500       ; 2.188      ; 2.442      ;
; 0.557  ; nRST      ; fetch:inst4|PC[5]~_emulated  ; nRST         ; clk_pc      ; -0.500       ; 2.188      ; 2.442      ;
; 0.558  ; nRST      ; fetch:inst4|PC[6]~_emulated  ; nRST         ; clk_pc      ; -0.500       ; 2.178      ; 2.433      ;
; 0.558  ; nRST      ; fetch:inst4|PC[0]~_emulated  ; nRST         ; clk_pc      ; -0.500       ; 2.178      ; 2.433      ;
; 0.558  ; nRST      ; fetch:inst4|PC[1]~_emulated  ; nRST         ; clk_pc      ; -0.500       ; 2.178      ; 2.433      ;
; 0.558  ; nRST      ; fetch:inst4|PC[2]~_emulated  ; nRST         ; clk_pc      ; -0.500       ; 2.178      ; 2.433      ;
; 0.558  ; nRST      ; fetch:inst4|PC[3]~_emulated  ; nRST         ; clk_pc      ; -0.500       ; 2.178      ; 2.433      ;
; 0.558  ; nRST      ; fetch:inst4|PC[4]~_emulated  ; nRST         ; clk_pc      ; -0.500       ; 2.178      ; 2.433      ;
+--------+-----------+------------------------------+--------------+-------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                                                                                                        ;
+-------------+-----------------+----------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+
; Fmax        ; Restricted Fmax ; Clock Name                                                                                               ; Note                                                          ;
+-------------+-----------------+----------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+
; 138.35 MHz  ; 138.35 MHz      ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ;                                                               ;
; 141.68 MHz  ; 141.68 MHz      ; decoder:inst1|ALUC[0]                                                                                    ;                                                               ;
; 203.42 MHz  ; 203.42 MHz      ; clk_pc                                                                                                   ;                                                               ;
; 1607.72 MHz ; 250.0 MHz       ; clk_ram                                                                                                  ; limit due to minimum period restriction (max I/O toggle rate) ;
+-------------+-----------------+----------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+---------+---------------+
; Clock                                                                                                    ; Slack   ; End Point TNS ;
+----------------------------------------------------------------------------------------------------------+---------+---------------+
; decoder:inst1|ALUC[0]                                                                                    ; -12.521 ; -177.693      ;
; clk_reg                                                                                                  ; -8.256  ; -3325.729     ;
; clk_k                                                                                                    ; -6.695  ; -99.150       ;
; clk_pc                                                                                                   ; -6.504  ; -69.940       ;
; clk_ram                                                                                                  ; -5.409  ; -32.229       ;
; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -5.177  ; -58.654       ;
; nRST                                                                                                     ; -1.963  ; -1.963        ;
; clk_rom                                                                                                  ; -1.693  ; -3.248        ;
+----------------------------------------------------------------------------------------------------------+---------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------------------------------------------------------+--------+---------------+
; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -3.009 ; -17.355       ;
; clk_ram                                                                                                  ; -0.927 ; -0.927        ;
; decoder:inst1|ALUC[0]                                                                                    ; -0.719 ; -3.093        ;
; clk_rom                                                                                                  ; 0.848  ; 0.000         ;
; clk_pc                                                                                                   ; 0.954  ; 0.000         ;
; clk_reg                                                                                                  ; 1.031  ; 0.000         ;
; clk_k                                                                                                    ; 1.040  ; 0.000         ;
; nRST                                                                                                     ; 1.222  ; 0.000         ;
+----------------------------------------------------------------------------------------------------------+--------+---------------+


+---------------------------------------+
; Slow 1200mV 0C Model Recovery Summary ;
+---------+-------+---------------------+
; Clock   ; Slack ; End Point TNS       ;
+---------+-------+---------------------+
; clk_pc  ; 0.080 ; 0.000               ;
; clk_reg ; 0.091 ; 0.000               ;
; clk_k   ; 0.099 ; 0.000               ;
+---------+-------+---------------------+


+--------------------------------------+
; Slow 1200mV 0C Model Removal Summary ;
+---------+--------+-------------------+
; Clock   ; Slack  ; End Point TNS     ;
+---------+--------+-------------------+
; clk_reg ; -0.108 ; -48.483           ;
; clk_k   ; -0.108 ; -1.708            ;
; clk_pc  ; -0.087 ; -0.957            ;
+---------+--------+-------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                                                                                  ;
+----------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------------------------------------------------------+--------+---------------+
; clk_reg                                                                                                  ; -3.000 ; -467.000      ;
; clk_ram                                                                                                  ; -3.000 ; -21.392       ;
; clk_k                                                                                                    ; -3.000 ; -19.000       ;
; clk_pc                                                                                                   ; -3.000 ; -14.000       ;
; clk_rom                                                                                                  ; -3.000 ; -7.348        ;
; nRST                                                                                                     ; -3.000 ; -3.000        ;
; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.323 ; -17.251       ;
; decoder:inst1|ALUC[0]                                                                                    ; 0.446  ; 0.000         ;
+----------------------------------------------------------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'decoder:inst1|ALUC[0]'                                                                                                                                                                                                                                                               ;
+---------+----------------------------------------------------------------------------------------------------------+------------------+----------------------------------------------------------------------------------------------------------+-----------------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                ; To Node          ; Launch Clock                                                                                             ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+---------+----------------------------------------------------------------------------------------------------------+------------------+----------------------------------------------------------------------------------------------------------+-----------------------+--------------+------------+------------+
; -12.521 ; decoder:inst1|KMux                                                                                       ; ALU:inst5|cy_out ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -5.742     ; 6.365      ;
; -11.907 ; decoder:inst1|Sel_B[1]                                                                                   ; ALU:inst5|cy_out ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -5.750     ; 5.743      ;
; -11.857 ; decoder:inst1|KMux                                                                                       ; ALU:inst5|cy_out ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -5.578     ; 6.365      ;
; -11.719 ; decoder:inst1|KMux                                                                                       ; ALU:inst5|z[11]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -3.830     ; 7.002      ;
; -11.383 ; decoder:inst1|KMux                                                                                       ; ALU:inst5|z[11]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -3.994     ; 7.002      ;
; -11.313 ; decoder:inst1|KMux                                                                                       ; ALU:inst5|z[12]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -3.835     ; 6.168      ;
; -11.243 ; decoder:inst1|Sel_B[1]                                                                                   ; ALU:inst5|cy_out ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -5.586     ; 5.743      ;
; -11.111 ; decoder:inst1|Sel_B[1]                                                                                   ; ALU:inst5|z[11]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -3.838     ; 6.386      ;
; -10.977 ; decoder:inst1|KMux                                                                                       ; ALU:inst5|z[12]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -3.999     ; 6.168      ;
; -10.975 ; decoder:inst1|KMux                                                                                       ; ALU:inst5|z[15]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -3.819     ; 7.008      ;
; -10.815 ; decoder:inst1|KMux                                                                                       ; ALU:inst5|z[14]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -3.816     ; 6.920      ;
; -10.775 ; decoder:inst1|Sel_B[1]                                                                                   ; ALU:inst5|z[11]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -4.002     ; 6.386      ;
; -10.771 ; decoder:inst1|Sel_B[1]                                                                                   ; ALU:inst5|z[12]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -3.843     ; 5.618      ;
; -10.712 ; decoder:inst1|KMux                                                                                       ; ALU:inst5|z[13]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -3.842     ; 6.693      ;
; -10.639 ; decoder:inst1|KMux                                                                                       ; ALU:inst5|z[15]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -3.983     ; 7.008      ;
; -10.536 ; decoder:inst1|KMux                                                                                       ; ALU:inst5|z[10]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -3.832     ; 6.539      ;
; -10.479 ; decoder:inst1|KMux                                                                                       ; ALU:inst5|z[14]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -3.980     ; 6.920      ;
; -10.435 ; decoder:inst1|Sel_B[1]                                                                                   ; ALU:inst5|z[12]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -4.007     ; 5.618      ;
; -10.429 ; decoder:inst1|KMux                                                                                       ; ALU:inst5|z[7]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -3.829     ; 6.325      ;
; -10.376 ; decoder:inst1|KMux                                                                                       ; ALU:inst5|z[13]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -4.006     ; 6.693      ;
; -10.363 ; decoder:inst1|Sel_B[1]                                                                                   ; ALU:inst5|z[15]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -3.827     ; 6.388      ;
; -10.322 ; decoder:inst1|KMux                                                                                       ; ALU:inst5|z[9]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -3.826     ; 6.329      ;
; -10.201 ; decoder:inst1|Sel_B[1]                                                                                   ; ALU:inst5|z[14]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -3.824     ; 6.298      ;
; -10.200 ; decoder:inst1|KMux                                                                                       ; ALU:inst5|z[10]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -3.996     ; 6.539      ;
; -10.133 ; decoder:inst1|KMux                                                                                       ; ALU:inst5|z[8]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -3.826     ; 6.228      ;
; -10.119 ; decoder:inst1|Sel_B[1]                                                                                   ; ALU:inst5|z[5]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -3.856     ; 6.163      ;
; -10.104 ; decoder:inst1|Sel_B[1]                                                                                   ; ALU:inst5|z[13]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -3.850     ; 6.077      ;
; -10.093 ; decoder:inst1|KMux                                                                                       ; ALU:inst5|z[7]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -3.993     ; 6.325      ;
; -10.027 ; decoder:inst1|Sel_B[1]                                                                                   ; ALU:inst5|z[15]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -3.991     ; 6.388      ;
; -10.021 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; ALU:inst5|cy_out ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; 1.389      ; 11.199     ;
; -9.986  ; decoder:inst1|KMux                                                                                       ; ALU:inst5|z[9]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -3.990     ; 6.329      ;
; -9.964  ; decoder:inst1|KMux                                                                                       ; ALU:inst5|z[5]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -3.848     ; 6.016      ;
; -9.922  ; decoder:inst1|Sel_B[1]                                                                                   ; ALU:inst5|z[10]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -3.840     ; 5.917      ;
; -9.899  ; decoder:inst1|Sel_B[1]                                                                                   ; ALU:inst5|z[2]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -3.843     ; 5.968      ;
; -9.865  ; decoder:inst1|Sel_B[1]                                                                                   ; ALU:inst5|z[14]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -3.988     ; 6.298      ;
; -9.863  ; decoder:inst1|Sel_B[1]                                                                                   ; ALU:inst5|z[4]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -3.853     ; 5.842      ;
; -9.842  ; decoder:inst1|KMux                                                                                       ; ALU:inst5|z[6]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -3.829     ; 5.796      ;
; -9.821  ; decoder:inst1|Sel_B[1]                                                                                   ; ALU:inst5|z[7]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -3.837     ; 5.709      ;
; -9.797  ; decoder:inst1|KMux                                                                                       ; ALU:inst5|z[8]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -3.990     ; 6.228      ;
; -9.791  ; decoder:inst1|KMux                                                                                       ; ALU:inst5|z[4]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -3.845     ; 5.778      ;
; -9.785  ; decoder:inst1|KMux                                                                                       ; ALU:inst5|z[2]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -3.835     ; 5.862      ;
; -9.783  ; decoder:inst1|Sel_B[1]                                                                                   ; ALU:inst5|z[5]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -4.020     ; 6.163      ;
; -9.768  ; decoder:inst1|Sel_B[1]                                                                                   ; ALU:inst5|z[13]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -4.014     ; 6.077      ;
; -9.714  ; decoder:inst1|Sel_B[1]                                                                                   ; ALU:inst5|z[9]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -3.834     ; 5.713      ;
; -9.709  ; super_register_bank:inst2|r0[2]                                                                          ; ALU:inst5|cy_out ; clk_reg                                                                                                  ; decoder:inst1|ALUC[0] ; 0.500        ; -0.611     ; 8.674      ;
; -9.666  ; decoder:inst1|Sel_B[1]                                                                                   ; ALU:inst5|z[1]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -3.851     ; 5.658      ;
; -9.628  ; decoder:inst1|KMux                                                                                       ; ALU:inst5|z[5]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -4.012     ; 6.016      ;
; -9.594  ; decoder:inst1|KMux                                                                                       ; ALU:inst5|z[1]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -3.843     ; 5.594      ;
; -9.586  ; decoder:inst1|Sel_B[1]                                                                                   ; ALU:inst5|z[10]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -4.004     ; 5.917      ;
; -9.576  ; decoder:inst1|Sel_B[1]                                                                                   ; ALU:inst5|z[6]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -3.837     ; 5.522      ;
; -9.563  ; decoder:inst1|Sel_B[1]                                                                                   ; ALU:inst5|z[2]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -4.007     ; 5.968      ;
; -9.537  ; decoder:inst1|Sel_B[1]                                                                                   ; ALU:inst5|z[8]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -3.834     ; 5.624      ;
; -9.527  ; decoder:inst1|Sel_B[1]                                                                                   ; ALU:inst5|z[4]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -4.017     ; 5.842      ;
; -9.521  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; ALU:inst5|cy_out ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; 1.389      ; 11.199     ;
; -9.506  ; decoder:inst1|KMux                                                                                       ; ALU:inst5|z[6]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -3.993     ; 5.796      ;
; -9.485  ; decoder:inst1|Sel_B[1]                                                                                   ; ALU:inst5|z[7]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -4.001     ; 5.709      ;
; -9.455  ; decoder:inst1|KMux                                                                                       ; ALU:inst5|z[4]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -4.009     ; 5.778      ;
; -9.452  ; decoder:inst1|Sel_B[1]                                                                                   ; ALU:inst5|z[0]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -3.827     ; 5.458      ;
; -9.449  ; decoder:inst1|KMux                                                                                       ; ALU:inst5|z[2]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -3.999     ; 5.862      ;
; -9.399  ; super_register_bank:inst2|r8[0]                                                                          ; ALU:inst5|cy_out ; clk_reg                                                                                                  ; decoder:inst1|ALUC[0] ; 0.500        ; -0.600     ; 8.375      ;
; -9.398  ; super_register_bank:inst2|r0[0]                                                                          ; ALU:inst5|cy_out ; clk_reg                                                                                                  ; decoder:inst1|ALUC[0] ; 0.500        ; -0.611     ; 8.363      ;
; -9.390  ; decoder:inst1|KMux                                                                                       ; ALU:inst5|z[0]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -3.819     ; 5.404      ;
; -9.378  ; decoder:inst1|Sel_B[1]                                                                                   ; ALU:inst5|z[9]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -3.998     ; 5.713      ;
; -9.377  ; decoder:inst1|Sel_B[1]                                                                                   ; ALU:inst5|z[3]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -3.844     ; 5.381      ;
; -9.330  ; decoder:inst1|Sel_B[1]                                                                                   ; ALU:inst5|z[1]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -4.015     ; 5.658      ;
; -9.258  ; decoder:inst1|KMux                                                                                       ; ALU:inst5|z[1]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -4.007     ; 5.594      ;
; -9.255  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; ALU:inst5|z[11]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; 3.137      ; 11.708     ;
; -9.254  ; super_register_bank:inst2|r0[5]                                                                          ; ALU:inst5|cy_out ; clk_reg                                                                                                  ; decoder:inst1|ALUC[0] ; 0.500        ; -0.611     ; 8.219      ;
; -9.240  ; decoder:inst1|Sel_B[1]                                                                                   ; ALU:inst5|z[6]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -4.001     ; 5.522      ;
; -9.235  ; super_register_bank:inst2|r19[3]                                                                         ; ALU:inst5|cy_out ; clk_reg                                                                                                  ; decoder:inst1|ALUC[0] ; 0.500        ; -0.611     ; 8.200      ;
; -9.234  ; super_register_bank:inst2|r6[5]                                                                          ; ALU:inst5|cy_out ; clk_reg                                                                                                  ; decoder:inst1|ALUC[0] ; 0.500        ; -0.604     ; 8.206      ;
; -9.222  ; super_register_bank:inst2|r6[2]                                                                          ; ALU:inst5|cy_out ; clk_reg                                                                                                  ; decoder:inst1|ALUC[0] ; 0.500        ; -0.604     ; 8.194      ;
; -9.214  ; super_register_bank:inst2|r7[6]                                                                          ; ALU:inst5|cy_out ; clk_reg                                                                                                  ; decoder:inst1|ALUC[0] ; 0.500        ; -0.598     ; 8.192      ;
; -9.201  ; decoder:inst1|Sel_B[1]                                                                                   ; ALU:inst5|z[8]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -3.998     ; 5.624      ;
; -9.195  ; super_register_bank:inst2|r8[2]                                                                          ; ALU:inst5|cy_out ; clk_reg                                                                                                  ; decoder:inst1|ALUC[0] ; 0.500        ; -0.600     ; 8.171      ;
; -9.157  ; super_register_bank:inst2|r14[5]                                                                         ; ALU:inst5|cy_out ; clk_reg                                                                                                  ; decoder:inst1|ALUC[0] ; 0.500        ; -0.604     ; 8.129      ;
; -9.116  ; decoder:inst1|Sel_B[1]                                                                                   ; ALU:inst5|z[0]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -3.991     ; 5.458      ;
; -9.059  ; super_register_bank:inst2|r9[2]                                                                          ; ALU:inst5|cy_out ; clk_reg                                                                                                  ; decoder:inst1|ALUC[0] ; 0.500        ; -0.592     ; 8.043      ;
; -9.054  ; decoder:inst1|KMux                                                                                       ; ALU:inst5|z[0]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -3.983     ; 5.404      ;
; -9.051  ; super_register_bank:inst2|r0[1]                                                                          ; ALU:inst5|cy_out ; clk_reg                                                                                                  ; decoder:inst1|ALUC[0] ; 0.500        ; -0.611     ; 8.016      ;
; -9.045  ; super_register_bank:inst2|r0[11]                                                                         ; ALU:inst5|cy_out ; clk_reg                                                                                                  ; decoder:inst1|ALUC[0] ; 0.500        ; -0.611     ; 8.010      ;
; -9.044  ; super_register_bank:inst2|r6[0]                                                                          ; ALU:inst5|cy_out ; clk_reg                                                                                                  ; decoder:inst1|ALUC[0] ; 0.500        ; -0.604     ; 8.016      ;
; -9.041  ; decoder:inst1|Sel_B[1]                                                                                   ; ALU:inst5|z[3]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -4.008     ; 5.381      ;
; -9.034  ; super_register_bank:inst2|r8[4]                                                                          ; ALU:inst5|cy_out ; clk_reg                                                                                                  ; decoder:inst1|ALUC[0] ; 0.500        ; -0.600     ; 8.010      ;
; -9.006  ; super_register_bank:inst2|r6[4]                                                                          ; ALU:inst5|cy_out ; clk_reg                                                                                                  ; decoder:inst1|ALUC[0] ; 0.500        ; -0.604     ; 7.978      ;
; -8.995  ; super_register_bank:inst2|r2[2]                                                                          ; ALU:inst5|cy_out ; clk_reg                                                                                                  ; decoder:inst1|ALUC[0] ; 0.500        ; -0.604     ; 7.967      ;
; -8.982  ; decoder:inst1|KMux                                                                                       ; ALU:inst5|z[3]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -3.836     ; 4.994      ;
; -8.977  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; ALU:inst5|z[12]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; 3.132      ; 11.002     ;
; -8.966  ; super_register_bank:inst2|r0[9]                                                                          ; ALU:inst5|cy_out ; clk_reg                                                                                                  ; decoder:inst1|ALUC[0] ; 0.500        ; -0.611     ; 7.931      ;
; -8.930  ; super_register_bank:inst2|r9[11]                                                                         ; ALU:inst5|cy_out ; clk_reg                                                                                                  ; decoder:inst1|ALUC[0] ; 0.500        ; -0.592     ; 7.914      ;
; -8.904  ; super_register_bank:inst2|r26[10]                                                                        ; ALU:inst5|cy_out ; clk_reg                                                                                                  ; decoder:inst1|ALUC[0] ; 0.500        ; -0.592     ; 7.888      ;
; -8.900  ; super_register_bank:inst2|r11[1]                                                                         ; ALU:inst5|cy_out ; clk_reg                                                                                                  ; decoder:inst1|ALUC[0] ; 0.500        ; -0.595     ; 7.881      ;
; -8.896  ; super_register_bank:inst2|r0[4]                                                                          ; ALU:inst5|cy_out ; clk_reg                                                                                                  ; decoder:inst1|ALUC[0] ; 0.500        ; -0.611     ; 7.861      ;
; -8.890  ; super_register_bank:inst2|r5[11]                                                                         ; ALU:inst5|cy_out ; clk_reg                                                                                                  ; decoder:inst1|ALUC[0] ; 0.500        ; -0.591     ; 7.875      ;
; -8.872  ; super_register_bank:inst2|r9[5]                                                                          ; ALU:inst5|cy_out ; clk_reg                                                                                                  ; decoder:inst1|ALUC[0] ; 0.500        ; -0.592     ; 7.856      ;
; -8.866  ; super_register_bank:inst2|r25[4]                                                                         ; ALU:inst5|cy_out ; clk_reg                                                                                                  ; decoder:inst1|ALUC[0] ; 0.500        ; -0.593     ; 7.849      ;
; -8.863  ; super_register_bank:inst2|r11[12]                                                                        ; ALU:inst5|cy_out ; clk_reg                                                                                                  ; decoder:inst1|ALUC[0] ; 0.500        ; -0.602     ; 7.837      ;
; -8.863  ; super_register_bank:inst2|r0[3]                                                                          ; ALU:inst5|cy_out ; clk_reg                                                                                                  ; decoder:inst1|ALUC[0] ; 0.500        ; -0.598     ; 7.841      ;
; -8.851  ; super_register_bank:inst2|r8[1]                                                                          ; ALU:inst5|cy_out ; clk_reg                                                                                                  ; decoder:inst1|ALUC[0] ; 0.500        ; -0.600     ; 7.827      ;
; -8.839  ; super_register_bank:inst2|r11[9]                                                                         ; ALU:inst5|cy_out ; clk_reg                                                                                                  ; decoder:inst1|ALUC[0] ; 0.500        ; -0.595     ; 7.820      ;
+---------+----------------------------------------------------------------------------------------------------------+------------------+----------------------------------------------------------------------------------------------------------+-----------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk_reg'                                                                                                                                                                                                 ;
+--------+------------------------+-----------------------------------+----------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node              ; To Node                           ; Launch Clock                                                                                             ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------+-----------------------------------+----------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -8.256 ; decoder:inst1|Sel_C[0] ; super_register_bank:inst2|r17[9]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -5.076     ; 3.665      ;
; -8.256 ; decoder:inst1|Sel_C[0] ; super_register_bank:inst2|r17[13] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -5.076     ; 3.665      ;
; -8.023 ; decoder:inst1|Sel_C[0] ; super_register_bank:inst2|r17[11] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -5.074     ; 3.434      ;
; -8.023 ; decoder:inst1|Sel_C[0] ; super_register_bank:inst2|r17[12] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -5.074     ; 3.434      ;
; -8.023 ; decoder:inst1|Sel_C[0] ; super_register_bank:inst2|r17[14] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -5.074     ; 3.434      ;
; -7.975 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|r17[9]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -5.080     ; 3.380      ;
; -7.975 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|r17[13] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -5.080     ; 3.380      ;
; -7.959 ; decoder:inst1|Sel_C[5] ; super_register_bank:inst2|r16[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -5.075     ; 3.369      ;
; -7.959 ; decoder:inst1|Sel_C[5] ; super_register_bank:inst2|r16[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -5.075     ; 3.369      ;
; -7.959 ; decoder:inst1|Sel_C[5] ; super_register_bank:inst2|r16[4]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -5.075     ; 3.369      ;
; -7.959 ; decoder:inst1|Sel_C[5] ; super_register_bank:inst2|r16[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -5.075     ; 3.369      ;
; -7.920 ; decoder:inst1|Sel_C[0] ; super_register_bank:inst2|r17[9]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 1.000        ; -5.240     ; 3.665      ;
; -7.920 ; decoder:inst1|Sel_C[0] ; super_register_bank:inst2|r17[13] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 1.000        ; -5.240     ; 3.665      ;
; -7.906 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|r16[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -5.078     ; 3.313      ;
; -7.906 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|r16[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -5.078     ; 3.313      ;
; -7.906 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|r16[4]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -5.078     ; 3.313      ;
; -7.906 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|r16[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -5.078     ; 3.313      ;
; -7.861 ; decoder:inst1|Sel_C[4] ; super_register_bank:inst2|r16[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -5.074     ; 3.272      ;
; -7.861 ; decoder:inst1|Sel_C[4] ; super_register_bank:inst2|r16[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -5.074     ; 3.272      ;
; -7.861 ; decoder:inst1|Sel_C[4] ; super_register_bank:inst2|r16[4]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -5.074     ; 3.272      ;
; -7.861 ; decoder:inst1|Sel_C[4] ; super_register_bank:inst2|r16[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -5.074     ; 3.272      ;
; -7.831 ; decoder:inst1|Sel_C[5] ; super_register_bank:inst2|r15[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -5.085     ; 3.231      ;
; -7.831 ; decoder:inst1|Sel_C[5] ; super_register_bank:inst2|r15[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -5.085     ; 3.231      ;
; -7.831 ; decoder:inst1|Sel_C[5] ; super_register_bank:inst2|r15[8]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -5.085     ; 3.231      ;
; -7.831 ; decoder:inst1|Sel_C[5] ; super_register_bank:inst2|r15[9]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -5.085     ; 3.231      ;
; -7.831 ; decoder:inst1|Sel_C[5] ; super_register_bank:inst2|r15[12] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -5.085     ; 3.231      ;
; -7.831 ; decoder:inst1|Sel_C[5] ; super_register_bank:inst2|r15[14] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -5.085     ; 3.231      ;
; -7.788 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|r15[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -5.088     ; 3.185      ;
; -7.788 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|r15[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -5.088     ; 3.185      ;
; -7.788 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|r15[8]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -5.088     ; 3.185      ;
; -7.788 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|r15[9]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -5.088     ; 3.185      ;
; -7.788 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|r15[12] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -5.088     ; 3.185      ;
; -7.788 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|r15[14] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -5.088     ; 3.185      ;
; -7.755 ; decoder:inst1|Sel_C[1] ; super_register_bank:inst2|r2[1]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -5.067     ; 3.173      ;
; -7.755 ; decoder:inst1|Sel_C[1] ; super_register_bank:inst2|r2[9]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -5.067     ; 3.173      ;
; -7.755 ; decoder:inst1|Sel_C[1] ; super_register_bank:inst2|r2[10]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -5.067     ; 3.173      ;
; -7.755 ; decoder:inst1|Sel_C[1] ; super_register_bank:inst2|r2[12]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -5.067     ; 3.173      ;
; -7.755 ; decoder:inst1|Sel_C[1] ; super_register_bank:inst2|r2[13]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -5.067     ; 3.173      ;
; -7.755 ; decoder:inst1|Sel_C[1] ; super_register_bank:inst2|r2[14]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -5.067     ; 3.173      ;
; -7.742 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|r17[11] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -5.078     ; 3.149      ;
; -7.742 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|r17[12] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -5.078     ; 3.149      ;
; -7.742 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|r17[14] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -5.078     ; 3.149      ;
; -7.724 ; decoder:inst1|Sel_C[3] ; super_register_bank:inst2|r0[3]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -5.087     ; 3.122      ;
; -7.724 ; decoder:inst1|Sel_C[3] ; super_register_bank:inst2|r0[10]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -5.087     ; 3.122      ;
; -7.719 ; decoder:inst1|Sel_C[1] ; super_register_bank:inst2|r16[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -5.063     ; 3.141      ;
; -7.719 ; decoder:inst1|Sel_C[1] ; super_register_bank:inst2|r16[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -5.063     ; 3.141      ;
; -7.719 ; decoder:inst1|Sel_C[1] ; super_register_bank:inst2|r16[4]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -5.063     ; 3.141      ;
; -7.719 ; decoder:inst1|Sel_C[1] ; super_register_bank:inst2|r16[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -5.063     ; 3.141      ;
; -7.712 ; decoder:inst1|Sel_C[0] ; super_register_bank:inst2|r17[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -5.074     ; 3.123      ;
; -7.712 ; decoder:inst1|Sel_C[0] ; super_register_bank:inst2|r17[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -5.074     ; 3.123      ;
; -7.712 ; decoder:inst1|Sel_C[0] ; super_register_bank:inst2|r17[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -5.074     ; 3.123      ;
; -7.712 ; decoder:inst1|Sel_C[0] ; super_register_bank:inst2|r17[3]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -5.074     ; 3.123      ;
; -7.712 ; decoder:inst1|Sel_C[0] ; super_register_bank:inst2|r17[4]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -5.074     ; 3.123      ;
; -7.712 ; decoder:inst1|Sel_C[0] ; super_register_bank:inst2|r17[5]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -5.074     ; 3.123      ;
; -7.712 ; decoder:inst1|Sel_C[0] ; super_register_bank:inst2|r17[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -5.074     ; 3.123      ;
; -7.712 ; decoder:inst1|Sel_C[0] ; super_register_bank:inst2|r17[7]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -5.074     ; 3.123      ;
; -7.712 ; decoder:inst1|Sel_C[0] ; super_register_bank:inst2|r17[8]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -5.074     ; 3.123      ;
; -7.712 ; decoder:inst1|Sel_C[0] ; super_register_bank:inst2|r17[10] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -5.074     ; 3.123      ;
; -7.712 ; decoder:inst1|Sel_C[0] ; super_register_bank:inst2|r17[15] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -5.074     ; 3.123      ;
; -7.697 ; decoder:inst1|Sel_C[0] ; super_register_bank:inst2|r16[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -5.074     ; 3.108      ;
; -7.697 ; decoder:inst1|Sel_C[0] ; super_register_bank:inst2|r16[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -5.074     ; 3.108      ;
; -7.697 ; decoder:inst1|Sel_C[0] ; super_register_bank:inst2|r16[4]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -5.074     ; 3.108      ;
; -7.697 ; decoder:inst1|Sel_C[0] ; super_register_bank:inst2|r16[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -5.074     ; 3.108      ;
; -7.693 ; decoder:inst1|Sel_C[3] ; super_register_bank:inst2|r15[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -5.087     ; 3.091      ;
; -7.693 ; decoder:inst1|Sel_C[3] ; super_register_bank:inst2|r15[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -5.087     ; 3.091      ;
; -7.693 ; decoder:inst1|Sel_C[3] ; super_register_bank:inst2|r15[8]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -5.087     ; 3.091      ;
; -7.693 ; decoder:inst1|Sel_C[3] ; super_register_bank:inst2|r15[9]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -5.087     ; 3.091      ;
; -7.693 ; decoder:inst1|Sel_C[3] ; super_register_bank:inst2|r15[12] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -5.087     ; 3.091      ;
; -7.693 ; decoder:inst1|Sel_C[3] ; super_register_bank:inst2|r15[14] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -5.087     ; 3.091      ;
; -7.687 ; decoder:inst1|Sel_C[0] ; super_register_bank:inst2|r17[11] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 1.000        ; -5.238     ; 3.434      ;
; -7.687 ; decoder:inst1|Sel_C[0] ; super_register_bank:inst2|r17[12] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 1.000        ; -5.238     ; 3.434      ;
; -7.687 ; decoder:inst1|Sel_C[0] ; super_register_bank:inst2|r17[14] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 1.000        ; -5.238     ; 3.434      ;
; -7.652 ; decoder:inst1|Sel_C[5] ; super_register_bank:inst2|r15[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -5.079     ; 3.058      ;
; -7.650 ; decoder:inst1|Sel_C[4] ; super_register_bank:inst2|r9[7]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -5.083     ; 3.052      ;
; -7.639 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|r17[9]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 1.000        ; -5.244     ; 3.380      ;
; -7.639 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|r17[13] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 1.000        ; -5.244     ; 3.380      ;
; -7.623 ; decoder:inst1|Sel_C[5] ; super_register_bank:inst2|r16[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 1.000        ; -5.239     ; 3.369      ;
; -7.623 ; decoder:inst1|Sel_C[5] ; super_register_bank:inst2|r16[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 1.000        ; -5.239     ; 3.369      ;
; -7.623 ; decoder:inst1|Sel_C[5] ; super_register_bank:inst2|r16[4]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 1.000        ; -5.239     ; 3.369      ;
; -7.623 ; decoder:inst1|Sel_C[5] ; super_register_bank:inst2|r16[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 1.000        ; -5.239     ; 3.369      ;
; -7.612 ; decoder:inst1|Sel_C[4] ; super_register_bank:inst2|r9[6]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -5.090     ; 3.007      ;
; -7.612 ; decoder:inst1|Sel_C[4] ; super_register_bank:inst2|r9[2]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -5.090     ; 3.007      ;
; -7.612 ; decoder:inst1|Sel_C[4] ; super_register_bank:inst2|r9[3]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -5.090     ; 3.007      ;
; -7.612 ; decoder:inst1|Sel_C[4] ; super_register_bank:inst2|r9[4]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -5.090     ; 3.007      ;
; -7.612 ; decoder:inst1|Sel_C[4] ; super_register_bank:inst2|r9[5]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -5.090     ; 3.007      ;
; -7.612 ; decoder:inst1|Sel_C[4] ; super_register_bank:inst2|r9[11]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -5.090     ; 3.007      ;
; -7.612 ; decoder:inst1|Sel_C[4] ; super_register_bank:inst2|r9[12]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -5.090     ; 3.007      ;
; -7.612 ; decoder:inst1|Sel_C[4] ; super_register_bank:inst2|r9[13]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -5.090     ; 3.007      ;
; -7.612 ; decoder:inst1|Sel_C[4] ; super_register_bank:inst2|r9[15]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -5.090     ; 3.007      ;
; -7.605 ; decoder:inst1|Sel_C[4] ; super_register_bank:inst2|r9[0]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -5.083     ; 3.007      ;
; -7.605 ; decoder:inst1|Sel_C[4] ; super_register_bank:inst2|r9[14]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -5.083     ; 3.007      ;
; -7.599 ; decoder:inst1|Sel_C[1] ; super_register_bank:inst2|r15[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -5.073     ; 3.011      ;
; -7.599 ; decoder:inst1|Sel_C[1] ; super_register_bank:inst2|r15[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -5.073     ; 3.011      ;
; -7.599 ; decoder:inst1|Sel_C[1] ; super_register_bank:inst2|r15[8]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -5.073     ; 3.011      ;
; -7.599 ; decoder:inst1|Sel_C[1] ; super_register_bank:inst2|r15[9]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -5.073     ; 3.011      ;
; -7.599 ; decoder:inst1|Sel_C[1] ; super_register_bank:inst2|r15[12] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -5.073     ; 3.011      ;
; -7.599 ; decoder:inst1|Sel_C[1] ; super_register_bank:inst2|r15[14] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -5.073     ; 3.011      ;
; -7.580 ; decoder:inst1|Sel_C[5] ; super_register_bank:inst2|r2[1]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -5.079     ; 2.986      ;
; -7.580 ; decoder:inst1|Sel_C[5] ; super_register_bank:inst2|r2[9]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -5.079     ; 2.986      ;
; -7.580 ; decoder:inst1|Sel_C[5] ; super_register_bank:inst2|r2[10]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -5.079     ; 2.986      ;
+--------+------------------------+-----------------------------------+----------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk_k'                                                                                                                                                                                                                                                                                ;
+--------+----------------------------------------------------------------------------------------------------------+------------------------------+----------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                ; To Node                      ; Launch Clock                                                                                             ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------+------------------------------+----------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -6.695 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[11] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.500        ; -5.044     ; 2.136      ;
; -6.695 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[14] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.500        ; -5.044     ; 2.136      ;
; -6.359 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[11] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 1.000        ; -5.208     ; 2.136      ;
; -6.359 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[14] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 1.000        ; -5.208     ; 2.136      ;
; -6.290 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[13] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.500        ; -5.054     ; 1.721      ;
; -6.288 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[5]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.500        ; -5.056     ; 1.717      ;
; -6.263 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[3]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.500        ; -5.057     ; 1.691      ;
; -6.254 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.500        ; -5.049     ; 1.690      ;
; -6.114 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[8]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.500        ; -5.046     ; 1.553      ;
; -6.114 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[9]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.500        ; -5.046     ; 1.553      ;
; -6.114 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[12] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.500        ; -5.046     ; 1.553      ;
; -6.097 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.500        ; -5.048     ; 1.534      ;
; -6.097 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.500        ; -5.048     ; 1.534      ;
; -6.097 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[4]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.500        ; -5.048     ; 1.534      ;
; -6.076 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[10] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.500        ; -5.042     ; 1.519      ;
; -6.076 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[15] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.500        ; -5.042     ; 1.519      ;
; -5.954 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[13] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 1.000        ; -5.218     ; 1.721      ;
; -5.952 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[5]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 1.000        ; -5.220     ; 1.717      ;
; -5.940 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.500        ; -5.048     ; 1.377      ;
; -5.940 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[7]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.500        ; -5.048     ; 1.377      ;
; -5.927 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[3]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 1.000        ; -5.221     ; 1.691      ;
; -5.918 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 1.000        ; -5.213     ; 1.690      ;
; -5.778 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[8]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 1.000        ; -5.210     ; 1.553      ;
; -5.778 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[9]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 1.000        ; -5.210     ; 1.553      ;
; -5.778 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[12] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 1.000        ; -5.210     ; 1.553      ;
; -5.761 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 1.000        ; -5.212     ; 1.534      ;
; -5.761 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 1.000        ; -5.212     ; 1.534      ;
; -5.761 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[4]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 1.000        ; -5.212     ; 1.534      ;
; -5.740 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[10] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 1.000        ; -5.206     ; 1.519      ;
; -5.740 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[15] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 1.000        ; -5.206     ; 1.519      ;
; -5.604 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 1.000        ; -5.212     ; 1.377      ;
; -5.604 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[7]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 1.000        ; -5.212     ; 1.377      ;
; -4.762 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; constant_reg:inst6|k_out[11] ; clk_rom                                                                                                  ; clk_k       ; 1.000        ; -0.218     ; 5.519      ;
; -4.762 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; constant_reg:inst6|k_out[14] ; clk_rom                                                                                                  ; clk_k       ; 1.000        ; -0.218     ; 5.519      ;
; -4.370 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; constant_reg:inst6|k_out[13] ; clk_rom                                                                                                  ; clk_k       ; 1.000        ; -0.228     ; 5.117      ;
; -4.184 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; constant_reg:inst6|k_out[8]  ; clk_rom                                                                                                  ; clk_k       ; 1.000        ; -0.220     ; 4.939      ;
; -4.184 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; constant_reg:inst6|k_out[9]  ; clk_rom                                                                                                  ; clk_k       ; 1.000        ; -0.220     ; 4.939      ;
; -4.184 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; constant_reg:inst6|k_out[12] ; clk_rom                                                                                                  ; clk_k       ; 1.000        ; -0.220     ; 4.939      ;
; -4.139 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; constant_reg:inst6|k_out[10] ; clk_rom                                                                                                  ; clk_k       ; 1.000        ; -0.216     ; 4.898      ;
; -4.139 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; constant_reg:inst6|k_out[15] ; clk_rom                                                                                                  ; clk_k       ; 1.000        ; -0.216     ; 4.898      ;
; -4.073 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; constant_reg:inst6|k_out[5]  ; clk_rom                                                                                                  ; clk_k       ; 1.000        ; -0.230     ; 4.818      ;
; -4.066 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; constant_reg:inst6|k_out[3]  ; clk_rom                                                                                                  ; clk_k       ; 1.000        ; -0.231     ; 4.810      ;
; -4.044 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; constant_reg:inst6|k_out[2]  ; clk_rom                                                                                                  ; clk_k       ; 1.000        ; -0.223     ; 4.796      ;
; -3.882 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; constant_reg:inst6|k_out[0]  ; clk_rom                                                                                                  ; clk_k       ; 1.000        ; -0.222     ; 4.635      ;
; -3.882 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; constant_reg:inst6|k_out[1]  ; clk_rom                                                                                                  ; clk_k       ; 1.000        ; -0.222     ; 4.635      ;
; -3.882 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; constant_reg:inst6|k_out[4]  ; clk_rom                                                                                                  ; clk_k       ; 1.000        ; -0.222     ; 4.635      ;
; -3.725 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; constant_reg:inst6|k_out[6]  ; clk_rom                                                                                                  ; clk_k       ; 1.000        ; -0.222     ; 4.478      ;
; -3.725 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; constant_reg:inst6|k_out[7]  ; clk_rom                                                                                                  ; clk_k       ; 1.000        ; -0.222     ; 4.478      ;
; -1.862 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[7]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.500        ; 1.919      ; 4.469      ;
; -1.792 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.500        ; 1.919      ; 4.399      ;
; -1.683 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[4]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.500        ; 1.919      ; 4.290      ;
; -1.609 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.500        ; 1.919      ; 4.216      ;
; -1.604 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[5]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.500        ; 1.911      ; 4.203      ;
; -1.593 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[14] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.500        ; 1.923      ; 4.204      ;
; -1.480 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[11] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.500        ; 1.923      ; 4.091      ;
; -1.442 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.500        ; 1.918      ; 4.048      ;
; -1.425 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[12] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.500        ; 1.921      ; 4.034      ;
; -1.409 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[13] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.500        ; 1.913      ; 4.010      ;
; -1.360 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[7]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 1.000        ; 1.919      ; 4.467      ;
; -1.292 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 1.000        ; 1.919      ; 4.399      ;
; -1.188 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[10] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.500        ; 1.925      ; 3.801      ;
; -1.179 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.500        ; 1.919      ; 3.786      ;
; -1.177 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[4]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 1.000        ; 1.919      ; 4.284      ;
; -1.156 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[15] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.500        ; 1.925      ; 3.769      ;
; -1.151 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[8]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.500        ; 1.921      ; 3.760      ;
; -1.103 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 1.000        ; 1.919      ; 4.210      ;
; -1.098 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[5]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 1.000        ; 1.911      ; 4.197      ;
; -1.087 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[14] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 1.000        ; 1.923      ; 4.198      ;
; -1.037 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[3]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.500        ; 1.910      ; 3.635      ;
; -0.980 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[11] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 1.000        ; 1.923      ; 4.091      ;
; -0.956 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[9]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.500        ; 1.921      ; 3.565      ;
; -0.936 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 1.000        ; 1.918      ; 4.042      ;
; -0.925 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[12] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 1.000        ; 1.921      ; 4.034      ;
; -0.909 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[13] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 1.000        ; 1.913      ; 4.010      ;
; -0.682 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[10] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 1.000        ; 1.925      ; 3.795      ;
; -0.673 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 1.000        ; 1.919      ; 3.780      ;
; -0.650 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[15] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 1.000        ; 1.925      ; 3.763      ;
; -0.645 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[8]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 1.000        ; 1.921      ; 3.754      ;
; -0.537 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[3]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 1.000        ; 1.910      ; 3.635      ;
; -0.452 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[9]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 1.000        ; 1.921      ; 3.561      ;
+--------+----------------------------------------------------------------------------------------------------------+------------------------------+----------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk_pc'                                                                                                                                                                                                                                                                               ;
+--------+----------------------------------------------------------------------------------------------------------+------------------------------+----------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                ; To Node                      ; Launch Clock                                                                                             ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------+------------------------------+----------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -6.504 ; decoder:inst1|Type[6]                                                                                    ; fetch:inst4|PC[6]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.500        ; -5.094     ; 1.895      ;
; -6.449 ; decoder:inst1|Type[6]                                                                                    ; fetch:inst4|PC[10]~_emulated ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.500        ; -5.085     ; 1.849      ;
; -6.448 ; decoder:inst1|Type[6]                                                                                    ; fetch:inst4|PC[5]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.500        ; -5.085     ; 1.848      ;
; -6.448 ; decoder:inst1|Type[6]                                                                                    ; fetch:inst4|PC[7]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.500        ; -5.085     ; 1.848      ;
; -6.440 ; decoder:inst1|Type[6]                                                                                    ; fetch:inst4|PC[8]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.500        ; -5.085     ; 1.840      ;
; -6.439 ; decoder:inst1|Type[6]                                                                                    ; fetch:inst4|PC[9]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.500        ; -5.085     ; 1.839      ;
; -6.245 ; decoder:inst1|Type[6]                                                                                    ; fetch:inst4|PC[3]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.500        ; -5.094     ; 1.636      ;
; -6.244 ; decoder:inst1|Type[6]                                                                                    ; fetch:inst4|PC[4]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.500        ; -5.094     ; 1.635      ;
; -6.242 ; decoder:inst1|Type[6]                                                                                    ; fetch:inst4|PC[0]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.500        ; -5.094     ; 1.633      ;
; -6.241 ; decoder:inst1|Type[6]                                                                                    ; fetch:inst4|PC[1]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.500        ; -5.094     ; 1.632      ;
; -6.240 ; decoder:inst1|Type[6]                                                                                    ; fetch:inst4|PC[2]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.500        ; -5.094     ; 1.631      ;
; -6.168 ; decoder:inst1|Type[6]                                                                                    ; fetch:inst4|PC[6]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 1.000        ; -5.258     ; 1.895      ;
; -6.113 ; decoder:inst1|Type[6]                                                                                    ; fetch:inst4|PC[10]~_emulated ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 1.000        ; -5.249     ; 1.849      ;
; -6.112 ; decoder:inst1|Type[6]                                                                                    ; fetch:inst4|PC[5]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 1.000        ; -5.249     ; 1.848      ;
; -6.112 ; decoder:inst1|Type[6]                                                                                    ; fetch:inst4|PC[7]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 1.000        ; -5.249     ; 1.848      ;
; -6.104 ; decoder:inst1|Type[6]                                                                                    ; fetch:inst4|PC[8]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 1.000        ; -5.249     ; 1.840      ;
; -6.103 ; decoder:inst1|Type[6]                                                                                    ; fetch:inst4|PC[9]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 1.000        ; -5.249     ; 1.839      ;
; -5.909 ; decoder:inst1|Type[6]                                                                                    ; fetch:inst4|PC[3]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 1.000        ; -5.258     ; 1.636      ;
; -5.908 ; decoder:inst1|Type[6]                                                                                    ; fetch:inst4|PC[4]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 1.000        ; -5.258     ; 1.635      ;
; -5.906 ; decoder:inst1|Type[6]                                                                                    ; fetch:inst4|PC[0]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 1.000        ; -5.258     ; 1.633      ;
; -5.905 ; decoder:inst1|Type[6]                                                                                    ; fetch:inst4|PC[1]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 1.000        ; -5.258     ; 1.632      ;
; -5.904 ; decoder:inst1|Type[6]                                                                                    ; fetch:inst4|PC[2]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 1.000        ; -5.258     ; 1.631      ;
; -3.852 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; fetch:inst4|PC[6]~_emulated  ; clk_rom                                                                                                  ; clk_pc      ; 1.000        ; -0.245     ; 4.582      ;
; -3.787 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; fetch:inst4|PC[7]~_emulated  ; clk_rom                                                                                                  ; clk_pc      ; 1.000        ; -0.236     ; 4.526      ;
; -3.787 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; fetch:inst4|PC[10]~_emulated ; clk_rom                                                                                                  ; clk_pc      ; 1.000        ; -0.236     ; 4.526      ;
; -3.786 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; fetch:inst4|PC[5]~_emulated  ; clk_rom                                                                                                  ; clk_pc      ; 1.000        ; -0.236     ; 4.525      ;
; -3.781 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; fetch:inst4|PC[8]~_emulated  ; clk_rom                                                                                                  ; clk_pc      ; 1.000        ; -0.236     ; 4.520      ;
; -3.781 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; fetch:inst4|PC[9]~_emulated  ; clk_rom                                                                                                  ; clk_pc      ; 1.000        ; -0.236     ; 4.520      ;
; -3.600 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; fetch:inst4|PC[1]~_emulated  ; clk_rom                                                                                                  ; clk_pc      ; 1.000        ; -0.245     ; 4.330      ;
; -3.599 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; fetch:inst4|PC[0]~_emulated  ; clk_rom                                                                                                  ; clk_pc      ; 1.000        ; -0.245     ; 4.329      ;
; -3.596 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; fetch:inst4|PC[3]~_emulated  ; clk_rom                                                                                                  ; clk_pc      ; 1.000        ; -0.245     ; 4.326      ;
; -3.594 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; fetch:inst4|PC[4]~_emulated  ; clk_rom                                                                                                  ; clk_pc      ; 1.000        ; -0.245     ; 4.324      ;
; -3.593 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; fetch:inst4|PC[2]~_emulated  ; clk_rom                                                                                                  ; clk_pc      ; 1.000        ; -0.245     ; 4.323      ;
; -2.815 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; fetch:inst4|PC[10]~_emulated ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.500        ; 1.905      ; 5.408      ;
; -2.572 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; fetch:inst4|PC[6]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.500        ; 1.896      ; 5.156      ;
; -2.507 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; fetch:inst4|PC[7]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.500        ; 1.905      ; 5.100      ;
; -2.506 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; fetch:inst4|PC[5]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.500        ; 1.905      ; 5.099      ;
; -2.501 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; fetch:inst4|PC[8]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.500        ; 1.905      ; 5.094      ;
; -2.501 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; fetch:inst4|PC[9]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.500        ; 1.905      ; 5.094      ;
; -2.431 ; fetch:inst4|PC[10]~1                                                                                     ; fetch:inst4|PC[10]~_emulated ; nRST                                                                                                     ; clk_pc      ; 1.000        ; -0.091     ; 3.315      ;
; -2.370 ; nRST                                                                                                     ; fetch:inst4|PC[8]~_emulated  ; nRST                                                                                                     ; clk_pc      ; 0.500        ; 1.905      ; 4.750      ;
; -2.360 ; nRST                                                                                                     ; fetch:inst4|PC[9]~_emulated  ; nRST                                                                                                     ; clk_pc      ; 0.500        ; 1.905      ; 4.740      ;
; -2.329 ; fetch:inst4|PC[9]~_emulated                                                                              ; fetch:inst4|PC[10]~_emulated ; clk_pc                                                                                                   ; clk_pc      ; 1.000        ; -0.055     ; 3.269      ;
; -2.320 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; fetch:inst4|PC[1]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.500        ; 1.896      ; 4.904      ;
; -2.319 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; fetch:inst4|PC[0]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.500        ; 1.896      ; 4.903      ;
; -2.316 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; fetch:inst4|PC[3]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.500        ; 1.896      ; 4.900      ;
; -2.315 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; fetch:inst4|PC[10]~_emulated ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 1.000        ; 1.905      ; 5.408      ;
; -2.314 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; fetch:inst4|PC[4]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.500        ; 1.896      ; 4.898      ;
; -2.313 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; fetch:inst4|PC[2]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.500        ; 1.896      ; 4.897      ;
; -2.311 ; nRST                                                                                                     ; fetch:inst4|PC[10]~_emulated ; nRST                                                                                                     ; clk_pc      ; 0.500        ; 1.905      ; 4.691      ;
; -2.288 ; fetch:inst4|PC[10]~1                                                                                     ; fetch:inst4|PC[9]~_emulated  ; nRST                                                                                                     ; clk_pc      ; 1.000        ; -0.091     ; 3.172      ;
; -2.278 ; fetch:inst4|PC[0]~_emulated                                                                              ; fetch:inst4|PC[9]~_emulated  ; clk_pc                                                                                                   ; clk_pc      ; 1.000        ; -0.060     ; 3.213      ;
; -2.255 ; fetch:inst4|PC[8]~_emulated                                                                              ; fetch:inst4|PC[9]~_emulated  ; clk_pc                                                                                                   ; clk_pc      ; 1.000        ; -0.055     ; 3.195      ;
; -2.179 ; fetch:inst4|PC[0]~_emulated                                                                              ; fetch:inst4|PC[8]~_emulated  ; clk_pc                                                                                                   ; clk_pc      ; 1.000        ; -0.060     ; 3.114      ;
; -2.171 ; fetch:inst4|PC[3]~_emulated                                                                              ; fetch:inst4|PC[8]~_emulated  ; clk_pc                                                                                                   ; clk_pc      ; 1.000        ; -0.060     ; 3.106      ;
; -2.164 ; fetch:inst4|PC[7]~_emulated                                                                              ; fetch:inst4|PC[8]~_emulated  ; clk_pc                                                                                                   ; clk_pc      ; 1.000        ; -0.055     ; 3.104      ;
; -2.161 ; fetch:inst4|PC[3]~_emulated                                                                              ; fetch:inst4|PC[9]~_emulated  ; clk_pc                                                                                                   ; clk_pc      ; 1.000        ; -0.060     ; 3.096      ;
; -2.155 ; fetch:inst4|PC[7]~_emulated                                                                              ; fetch:inst4|PC[9]~_emulated  ; clk_pc                                                                                                   ; clk_pc      ; 1.000        ; -0.055     ; 3.095      ;
; -2.121 ; fetch:inst4|PC[1]~_emulated                                                                              ; fetch:inst4|PC[8]~_emulated  ; clk_pc                                                                                                   ; clk_pc      ; 1.000        ; -0.060     ; 3.056      ;
; -2.120 ; fetch:inst4|PC[0]~_emulated                                                                              ; fetch:inst4|PC[10]~_emulated ; clk_pc                                                                                                   ; clk_pc      ; 1.000        ; -0.060     ; 3.055      ;
; -2.112 ; fetch:inst4|PC[3]~_emulated                                                                              ; fetch:inst4|PC[10]~_emulated ; clk_pc                                                                                                   ; clk_pc      ; 1.000        ; -0.060     ; 3.047      ;
; -2.111 ; fetch:inst4|PC[1]~_emulated                                                                              ; fetch:inst4|PC[9]~_emulated  ; clk_pc                                                                                                   ; clk_pc      ; 1.000        ; -0.060     ; 3.046      ;
; -2.106 ; fetch:inst4|PC[4]~_emulated                                                                              ; fetch:inst4|PC[9]~_emulated  ; clk_pc                                                                                                   ; clk_pc      ; 1.000        ; -0.060     ; 3.041      ;
; -2.105 ; fetch:inst4|PC[7]~_emulated                                                                              ; fetch:inst4|PC[10]~_emulated ; clk_pc                                                                                                   ; clk_pc      ; 1.000        ; -0.055     ; 3.045      ;
; -2.084 ; nRST                                                                                                     ; fetch:inst4|PC[6]~_emulated  ; nRST                                                                                                     ; clk_pc      ; 0.500        ; 1.896      ; 4.455      ;
; -2.075 ; fetch:inst4|PC[8]~_emulated                                                                              ; fetch:inst4|PC[10]~_emulated ; clk_pc                                                                                                   ; clk_pc      ; 1.000        ; -0.055     ; 3.015      ;
; -2.066 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; fetch:inst4|PC[6]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 1.000        ; 1.896      ; 5.150      ;
; -2.062 ; fetch:inst4|PC[1]~_emulated                                                                              ; fetch:inst4|PC[10]~_emulated ; clk_pc                                                                                                   ; clk_pc      ; 1.000        ; -0.060     ; 2.997      ;
; -2.057 ; fetch:inst4|PC[0]~_emulated                                                                              ; fetch:inst4|PC[1]~_emulated  ; clk_pc                                                                                                   ; clk_pc      ; 1.000        ; -0.055     ; 2.997      ;
; -2.055 ; fetch:inst4|PC[2]~_emulated                                                                              ; fetch:inst4|PC[9]~_emulated  ; clk_pc                                                                                                   ; clk_pc      ; 1.000        ; -0.060     ; 2.990      ;
; -2.051 ; fetch:inst4|PC[0]~_emulated                                                                              ; fetch:inst4|PC[6]~_emulated  ; clk_pc                                                                                                   ; clk_pc      ; 1.000        ; -0.055     ; 2.991      ;
; -2.051 ; nRST                                                                                                     ; fetch:inst4|PC[4]~_emulated  ; nRST                                                                                                     ; clk_pc      ; 0.500        ; 1.896      ; 4.422      ;
; -2.043 ; fetch:inst4|PC[6]~_emulated                                                                              ; fetch:inst4|PC[9]~_emulated  ; clk_pc                                                                                                   ; clk_pc      ; 1.000        ; -0.060     ; 2.978      ;
; -2.043 ; fetch:inst4|PC[3]~_emulated                                                                              ; fetch:inst4|PC[6]~_emulated  ; clk_pc                                                                                                   ; clk_pc      ; 1.000        ; -0.055     ; 2.983      ;
; -2.035 ; fetch:inst4|PC[9]~_emulated                                                                              ; fetch:inst4|PC[9]~_emulated  ; clk_pc                                                                                                   ; clk_pc      ; 1.000        ; -0.055     ; 2.975      ;
; -2.021 ; fetch:inst4|PC[0]~_emulated                                                                              ; fetch:inst4|PC[4]~_emulated  ; clk_pc                                                                                                   ; clk_pc      ; 1.000        ; -0.055     ; 2.961      ;
; -2.013 ; fetch:inst4|PC[3]~_emulated                                                                              ; fetch:inst4|PC[4]~_emulated  ; clk_pc                                                                                                   ; clk_pc      ; 1.000        ; -0.055     ; 2.953      ;
; -2.009 ; fetch:inst4|PC[0]~_emulated                                                                              ; fetch:inst4|PC[3]~_emulated  ; clk_pc                                                                                                   ; clk_pc      ; 1.000        ; -0.055     ; 2.949      ;
; -2.005 ; fetch:inst4|PC[0]~_emulated                                                                              ; fetch:inst4|PC[7]~_emulated  ; clk_pc                                                                                                   ; clk_pc      ; 1.000        ; -0.060     ; 2.940      ;
; -2.001 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; fetch:inst4|PC[7]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 1.000        ; 1.905      ; 5.094      ;
; -2.000 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; fetch:inst4|PC[5]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 1.000        ; 1.905      ; 5.093      ;
; -1.995 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; fetch:inst4|PC[8]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 1.000        ; 1.905      ; 5.088      ;
; -1.995 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; fetch:inst4|PC[9]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 1.000        ; 1.905      ; 5.088      ;
; -1.993 ; fetch:inst4|PC[1]~_emulated                                                                              ; fetch:inst4|PC[6]~_emulated  ; clk_pc                                                                                                   ; clk_pc      ; 1.000        ; -0.055     ; 2.933      ;
; -1.979 ; fetch:inst4|PC[4]~_emulated                                                                              ; fetch:inst4|PC[8]~_emulated  ; clk_pc                                                                                                   ; clk_pc      ; 1.000        ; -0.060     ; 2.914      ;
; -1.972 ; fetch:inst4|PC[10]~_emulated                                                                             ; fetch:inst4|PC[10]~_emulated ; clk_pc                                                                                                   ; clk_pc      ; 1.000        ; -0.055     ; 2.912      ;
; -1.969 ; fetch:inst4|PC[10]~1                                                                                     ; fetch:inst4|PC[8]~_emulated  ; nRST                                                                                                     ; clk_pc      ; 1.000        ; -0.091     ; 2.853      ;
; -1.967 ; fetch:inst4|PC[5]~_emulated                                                                              ; fetch:inst4|PC[8]~_emulated  ; clk_pc                                                                                                   ; clk_pc      ; 1.000        ; -0.055     ; 2.907      ;
; -1.963 ; fetch:inst4|PC[1]~_emulated                                                                              ; fetch:inst4|PC[4]~_emulated  ; clk_pc                                                                                                   ; clk_pc      ; 1.000        ; -0.055     ; 2.903      ;
; -1.958 ; clk_pc                                                                                                   ; fetch:inst4|PC[9]~_emulated  ; clk_pc                                                                                                   ; clk_pc      ; 0.500        ; 1.905      ; 4.358      ;
; -1.957 ; fetch:inst4|PC[5]~_emulated                                                                              ; fetch:inst4|PC[9]~_emulated  ; clk_pc                                                                                                   ; clk_pc      ; 1.000        ; -0.055     ; 2.897      ;
; -1.942 ; nRST                                                                                                     ; fetch:inst4|PC[1]~_emulated  ; nRST                                                                                                     ; clk_pc      ; 0.500        ; 1.896      ; 4.313      ;
; -1.930 ; nRST                                                                                                     ; fetch:inst4|PC[7]~_emulated  ; nRST                                                                                                     ; clk_pc      ; 0.500        ; 1.905      ; 4.310      ;
; -1.928 ; fetch:inst4|PC[2]~_emulated                                                                              ; fetch:inst4|PC[8]~_emulated  ; clk_pc                                                                                                   ; clk_pc      ; 1.000        ; -0.060     ; 2.863      ;
; -1.926 ; fetch:inst4|PC[4]~_emulated                                                                              ; fetch:inst4|PC[10]~_emulated ; clk_pc                                                                                                   ; clk_pc      ; 1.000        ; -0.060     ; 2.861      ;
; -1.923 ; fetch:inst4|PC[0]~_emulated                                                                              ; fetch:inst4|PC[5]~_emulated  ; clk_pc                                                                                                   ; clk_pc      ; 1.000        ; -0.060     ; 2.858      ;
; -1.916 ; fetch:inst4|PC[6]~_emulated                                                                              ; fetch:inst4|PC[8]~_emulated  ; clk_pc                                                                                                   ; clk_pc      ; 1.000        ; -0.060     ; 2.851      ;
; -1.908 ; fetch:inst4|PC[5]~_emulated                                                                              ; fetch:inst4|PC[10]~_emulated ; clk_pc                                                                                                   ; clk_pc      ; 1.000        ; -0.055     ; 2.848      ;
; -1.903 ; fetch:inst4|PC[3]~_emulated                                                                              ; fetch:inst4|PC[7]~_emulated  ; clk_pc                                                                                                   ; clk_pc      ; 1.000        ; -0.060     ; 2.838      ;
; -1.894 ; nRST                                                                                                     ; fetch:inst4|PC[3]~_emulated  ; nRST                                                                                                     ; clk_pc      ; 0.500        ; 1.896      ; 4.265      ;
+--------+----------------------------------------------------------------------------------------------------------+------------------------------+----------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk_ram'                                                                                                                                                                                                                                                                                                  ;
+--------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                      ; To Node                                                                                                    ; Launch Clock                                                                                             ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -5.409 ; decoder:inst1|MR                               ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_re_reg       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_ram     ; 0.500        ; -4.796     ; 1.123      ;
; -5.357 ; decoder:inst1|MW                               ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_we_reg       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_ram     ; 0.500        ; -4.797     ; 1.070      ;
; -5.186 ; decoder:inst1|MW                               ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_we_reg       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_ram     ; 0.500        ; -4.795     ; 0.901      ;
; -5.173 ; decoder:inst1|MR                               ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_re_reg       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_ram     ; 0.500        ; -4.794     ; 0.889      ;
; -5.073 ; decoder:inst1|MR                               ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_re_reg       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_ram     ; 1.000        ; -4.960     ; 1.123      ;
; -5.021 ; decoder:inst1|MW                               ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_we_reg       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_ram     ; 1.000        ; -4.961     ; 1.070      ;
; -4.850 ; decoder:inst1|MW                               ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_we_reg       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_ram     ; 1.000        ; -4.959     ; 0.901      ;
; -4.837 ; decoder:inst1|MR                               ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_re_reg       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_ram     ; 1.000        ; -4.958     ; 0.889      ;
; -3.685 ; decoder:inst1|Dadd[8]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_ram     ; 1.000        ; -3.815     ; 0.880      ;
; -3.681 ; decoder:inst1|Dadd[3]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_ram     ; 1.000        ; -3.818     ; 0.873      ;
; -3.620 ; decoder:inst1|Dadd[4]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_ram     ; 1.000        ; -3.720     ; 0.910      ;
; -3.616 ; decoder:inst1|Dadd[6]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_ram     ; 1.000        ; -3.719     ; 0.907      ;
; -3.613 ; decoder:inst1|ALUC[3]                          ; carry_block:inst8|cy                                                                                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_ram     ; 0.500        ; -2.525     ; 1.573      ;
; -3.599 ; decoder:inst1|Dadd[9]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_ram     ; 1.000        ; -3.721     ; 0.888      ;
; -3.569 ; decoder:inst1|ALUC[1]                          ; carry_block:inst8|cy                                                                                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_ram     ; 0.500        ; -2.828     ; 1.226      ;
; -3.546 ; decoder:inst1|Dadd[4]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_ram     ; 1.000        ; -3.722     ; 0.834      ;
; -3.545 ; decoder:inst1|Dadd[2]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_ram     ; 1.000        ; -3.669     ; 0.886      ;
; -3.543 ; decoder:inst1|Dadd[5]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_ram     ; 1.000        ; -3.672     ; 0.881      ;
; -3.532 ; decoder:inst1|Dadd[7]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_ram     ; 1.000        ; -3.671     ; 0.871      ;
; -3.474 ; decoder:inst1|Dadd[3]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_ram     ; 1.000        ; -3.816     ; 0.668      ;
; -3.460 ; decoder:inst1|ALUC[2]                          ; carry_block:inst8|cy                                                                                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_ram     ; 0.500        ; -2.828     ; 1.117      ;
; -3.458 ; decoder:inst1|Dadd[8]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_ram     ; 1.000        ; -3.813     ; 0.655      ;
; -3.383 ; decoder:inst1|Dadd[0]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_ram     ; 1.000        ; -3.721     ; 0.672      ;
; -3.374 ; decoder:inst1|Dadd[1]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_ram     ; 1.000        ; -3.721     ; 0.663      ;
; -3.369 ; decoder:inst1|Dadd[1]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_ram     ; 1.000        ; -3.719     ; 0.660      ;
; -3.353 ; decoder:inst1|Dadd[9]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_ram     ; 1.000        ; -3.719     ; 0.644      ;
; -3.349 ; decoder:inst1|Dadd[6]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_ram     ; 1.000        ; -3.717     ; 0.642      ;
; -3.338 ; decoder:inst1|Dadd[2]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_ram     ; 1.000        ; -3.667     ; 0.681      ;
; -3.332 ; decoder:inst1|Dadd[0]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_ram     ; 1.000        ; -3.719     ; 0.623      ;
; -3.319 ; decoder:inst1|Dadd[7]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_ram     ; 1.000        ; -3.673     ; 0.656      ;
; -3.298 ; decoder:inst1|Dadd[5]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_ram     ; 1.000        ; -3.674     ; 0.634      ;
; -3.277 ; decoder:inst1|ALUC[3]                          ; carry_block:inst8|cy                                                                                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_ram     ; 1.000        ; -2.689     ; 1.573      ;
; -3.233 ; decoder:inst1|ALUC[1]                          ; carry_block:inst8|cy                                                                                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_ram     ; 1.000        ; -2.992     ; 1.226      ;
; -3.124 ; decoder:inst1|ALUC[2]                          ; carry_block:inst8|cy                                                                                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_ram     ; 1.000        ; -2.992     ; 1.117      ;
; -0.102 ; super_register_bank:inst2|Working_register[14] ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_datain_reg0  ; clk_reg                                                                                                  ; clk_ram     ; 1.000        ; 0.207      ; 1.309      ;
; -0.098 ; super_register_bank:inst2|Working_register[10] ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_datain_reg0  ; clk_reg                                                                                                  ; clk_ram     ; 1.000        ; 0.207      ; 1.305      ;
; -0.084 ; super_register_bank:inst2|Working_register[6]  ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_reg                                                                                                  ; clk_ram     ; 1.000        ; 0.204      ; 1.288      ;
; 0.009  ; super_register_bank:inst2|Working_register[9]  ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_datain_reg0  ; clk_reg                                                                                                  ; clk_ram     ; 1.000        ; 0.207      ; 1.198      ;
; 0.017  ; super_register_bank:inst2|Working_register[5]  ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_reg                                                                                                  ; clk_ram     ; 1.000        ; 0.209      ; 1.192      ;
; 0.022  ; super_register_bank:inst2|Working_register[0]  ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_reg                                                                                                  ; clk_ram     ; 1.000        ; 0.204      ; 1.182      ;
; 0.024  ; super_register_bank:inst2|Working_register[4]  ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_reg                                                                                                  ; clk_ram     ; 1.000        ; 0.209      ; 1.185      ;
; 0.034  ; ALU:inst5|cy_out                               ; carry_block:inst8|cy                                                                                       ; decoder:inst1|ALUC[0]                                                                                    ; clk_ram     ; 0.500        ; 0.433      ; 0.884      ;
; 0.034  ; super_register_bank:inst2|Working_register[2]  ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_reg                                                                                                  ; clk_ram     ; 1.000        ; 0.209      ; 1.175      ;
; 0.040  ; super_register_bank:inst2|Working_register[7]  ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_datain_reg0  ; clk_reg                                                                                                  ; clk_ram     ; 1.000        ; 0.207      ; 1.167      ;
; 0.041  ; super_register_bank:inst2|Working_register[3]  ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_reg                                                                                                  ; clk_ram     ; 1.000        ; 0.209      ; 1.168      ;
; 0.049  ; super_register_bank:inst2|Working_register[1]  ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_reg                                                                                                  ; clk_ram     ; 1.000        ; 0.209      ; 1.160      ;
; 0.052  ; super_register_bank:inst2|Working_register[13] ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_datain_reg0  ; clk_reg                                                                                                  ; clk_ram     ; 1.000        ; 0.207      ; 1.155      ;
; 0.067  ; super_register_bank:inst2|Working_register[11] ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_datain_reg0  ; clk_reg                                                                                                  ; clk_ram     ; 1.000        ; 0.207      ; 1.140      ;
; 0.070  ; super_register_bank:inst2|Working_register[8]  ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_datain_reg0  ; clk_reg                                                                                                  ; clk_ram     ; 1.000        ; 0.207      ; 1.137      ;
; 0.090  ; super_register_bank:inst2|Working_register[15] ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_datain_reg0  ; clk_reg                                                                                                  ; clk_ram     ; 1.000        ; 0.202      ; 1.112      ;
; 0.164  ; super_register_bank:inst2|Working_register[12] ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_datain_reg0  ; clk_reg                                                                                                  ; clk_ram     ; 1.000        ; 0.207      ; 1.043      ;
; 0.378  ; carry_block:inst8|cy                           ; carry_block:inst8|cy                                                                                       ; clk_ram                                                                                                  ; clk_ram     ; 1.000        ; -0.055     ; 0.562      ;
; 1.050  ; decoder:inst1|ALUC[0]                          ; carry_block:inst8|cy                                                                                       ; decoder:inst1|ALUC[0]                                                                                    ; clk_ram     ; 0.500        ; 1.914      ; 1.349      ;
; 1.580  ; decoder:inst1|ALUC[0]                          ; carry_block:inst8|cy                                                                                       ; decoder:inst1|ALUC[0]                                                                                    ; clk_ram     ; 1.000        ; 1.914      ; 1.319      ;
+--------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0'                                                                                                                                                                                                                                                                    ;
+--------+----------------------------------------------------------------------------------------------------------+------------------------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                ; To Node                ; Launch Clock                                                                                             ; Latch Clock                                                                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------+------------------------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -5.177 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; decoder:inst1|MW       ; clk_rom                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.278      ; 9.381      ;
; -4.854 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; decoder:inst1|KMux     ; clk_rom                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.256      ; 8.821      ;
; -4.825 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; decoder:inst1|MW       ; clk_rom                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 4.130      ; 9.381      ;
; -4.717 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; decoder:inst1|Sel_B[1] ; clk_rom                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.265      ; 8.645      ;
; -4.502 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; decoder:inst1|KMux     ; clk_rom                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 4.108      ; 8.821      ;
; -4.365 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; decoder:inst1|Sel_B[1] ; clk_rom                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 4.117      ; 8.645      ;
; -4.094 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; decoder:inst1|Sel_C[0] ; clk_rom                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.286      ; 8.125      ;
; -4.063 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; decoder:inst1|ALUC[2]  ; clk_rom                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.121      ; 5.958      ;
; -3.742 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; decoder:inst1|Sel_C[0] ; clk_rom                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 4.138      ; 8.125      ;
; -3.715 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; decoder:inst1|Sel_C[3] ; clk_rom                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.289      ; 7.753      ;
; -3.711 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; decoder:inst1|ALUC[2]  ; clk_rom                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 1.973      ; 5.958      ;
; -3.707 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; decoder:inst1|Sel_C[5] ; clk_rom                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.287      ; 7.714      ;
; -3.702 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; decoder:inst1|Type[6]  ; clk_rom                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.279      ; 7.777      ;
; -3.661 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; decoder:inst1|Sel_C[2] ; clk_rom                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.289      ; 7.586      ;
; -3.366 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; decoder:inst1|ALUC[0]  ; clk_rom                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.479      ; 7.611      ;
; -3.363 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; decoder:inst1|Sel_C[3] ; clk_rom                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 4.141      ; 7.753      ;
; -3.355 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; decoder:inst1|Sel_C[5] ; clk_rom                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 4.139      ; 7.714      ;
; -3.350 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; decoder:inst1|Type[6]  ; clk_rom                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 4.131      ; 7.777      ;
; -3.312 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; decoder:inst1|ALUC[1]  ; clk_rom                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.121      ; 5.207      ;
; -3.309 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; decoder:inst1|Sel_C[2] ; clk_rom                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 4.141      ; 7.586      ;
; -3.304 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; decoder:inst1|Sel_C[1] ; clk_rom                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.275      ; 7.353      ;
; -3.270 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; decoder:inst1|ALUC[3]  ; clk_rom                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 1.827      ; 4.768      ;
; -3.114 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_B[1] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 6.258      ; 9.248      ;
; -3.014 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; decoder:inst1|ALUC[0]  ; clk_rom                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 4.331      ; 7.611      ;
; -2.960 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; decoder:inst1|ALUC[1]  ; clk_rom                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 1.973      ; 5.207      ;
; -2.960 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_B[1] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 6.406      ; 9.242      ;
; -2.952 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; decoder:inst1|Sel_C[1] ; clk_rom                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 4.127      ; 7.353      ;
; -2.918 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; decoder:inst1|ALUC[3]  ; clk_rom                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 1.679      ; 4.768      ;
; -2.888 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|KMux     ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 6.249      ; 9.061      ;
; -2.855 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[0] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 6.279      ; 9.092      ;
; -2.836 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; decoder:inst1|MR       ; clk_rom                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.277      ; 6.887      ;
; -2.734 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|KMux     ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 6.397      ; 9.055      ;
; -2.701 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[0] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 6.427      ; 9.086      ;
; -2.608 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_B[1] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 6.258      ; 9.242      ;
; -2.552 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; decoder:inst1|Sel_C[4] ; clk_rom                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.286      ; 6.456      ;
; -2.498 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Type[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 6.272      ; 8.779      ;
; -2.490 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|MR       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 6.270      ; 8.747      ;
; -2.484 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; decoder:inst1|MR       ; clk_rom                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 4.129      ; 6.887      ;
; -2.475 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.114      ; 6.576      ;
; -2.470 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[3] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 6.282      ; 8.714      ;
; -2.466 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_B[1] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 6.406      ; 9.248      ;
; -2.462 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[5] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 6.280      ; 8.675      ;
; -2.440 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|MW       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 6.271      ; 8.850      ;
; -2.416 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[2] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 6.282      ; 8.547      ;
; -2.382 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|KMux     ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 6.249      ; 9.055      ;
; -2.349 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[0] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 6.279      ; 9.086      ;
; -2.344 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Type[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 6.420      ; 8.773      ;
; -2.342 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|MR       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 6.418      ; 8.747      ;
; -2.321 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.262      ; 6.570      ;
; -2.316 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[3] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 6.430      ; 8.708      ;
; -2.308 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[5] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 6.428      ; 8.669      ;
; -2.292 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|MW       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 6.419      ; 8.850      ;
; -2.262 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[2] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 6.430      ; 8.541      ;
; -2.240 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|KMux     ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 6.397      ; 9.061      ;
; -2.207 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[0] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 6.427      ; 9.092      ;
; -2.200 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; decoder:inst1|Sel_C[4] ; clk_rom                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 4.138      ; 6.456      ;
; -2.029 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[1] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 6.268      ; 8.284      ;
; -1.992 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Type[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 6.272      ; 8.773      ;
; -1.990 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|MR       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 6.270      ; 8.747      ;
; -1.969 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 4.114      ; 6.570      ;
; -1.967 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.114      ; 6.068      ;
; -1.964 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[3] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 6.282      ; 8.708      ;
; -1.956 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[5] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 6.280      ; 8.669      ;
; -1.940 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|MW       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 6.271      ; 8.850      ;
; -1.910 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[2] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 6.282      ; 8.541      ;
; -1.899 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 6.472      ; 8.350      ;
; -1.875 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[1] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 6.416      ; 8.278      ;
; -1.850 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Type[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 6.420      ; 8.779      ;
; -1.842 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|MR       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 6.418      ; 8.747      ;
; -1.827 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 4.262      ; 6.576      ;
; -1.822 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[3] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 6.430      ; 8.714      ;
; -1.819 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.262      ; 6.068      ;
; -1.814 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[5] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 6.428      ; 8.675      ;
; -1.792 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|MW       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 6.419      ; 8.850      ;
; -1.776 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[3]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.820      ; 5.480      ;
; -1.768 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[2] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 6.430      ; 8.547      ;
; -1.751 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 6.620      ; 8.350      ;
; -1.628 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[3]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.968      ; 5.480      ;
; -1.523 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[1] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 6.268      ; 8.278      ;
; -1.467 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 4.114      ; 6.068      ;
; -1.399 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 6.472      ; 8.350      ;
; -1.381 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[1] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 6.416      ; 8.284      ;
; -1.319 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 4.262      ; 6.068      ;
; -1.307 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[4] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 6.279      ; 7.417      ;
; -1.276 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[3]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 3.820      ; 5.480      ;
; -1.251 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 6.620      ; 8.350      ;
; -1.226 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; decoder:inst1|Dadd[9]  ; clk_rom                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 3.529      ; 5.163      ;
; -1.153 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[4] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 6.427      ; 7.411      ;
; -1.128 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[3]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 3.968      ; 5.480      ;
; -1.098 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; decoder:inst1|Dadd[8]  ; clk_rom                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 3.618      ; 5.131      ;
; -0.801 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[4] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 6.279      ; 7.411      ;
; -0.659 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[4] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 6.427      ; 7.417      ;
; 0.327  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Dadd[5]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.624      ; 5.298      ;
; 0.479  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Dadd[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.620      ; 5.123      ;
; 0.636  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Dadd[7]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.623      ; 4.988      ;
; 0.813  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Dadd[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.668      ; 4.842      ;
; 0.833  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Dadd[5]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 5.624      ; 5.292      ;
; 0.838  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Dadd[4]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.671      ; 4.823      ;
; 0.896  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Dadd[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.669      ; 4.780      ;
; 0.903  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Dadd[3]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.762      ; 4.745      ;
+--------+----------------------------------------------------------------------------------------------------------+------------------------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'nRST'                                                                              ;
+--------+-----------+----------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node ; To Node              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+----------------------+--------------+-------------+--------------+------------+------------+
; -1.963 ; clk_pc    ; fetch:inst4|PC[10]~1 ; clk_pc       ; nRST        ; 0.500        ; 1.935      ; 3.546      ;
; -1.291 ; clk_pc    ; fetch:inst4|PC[10]~1 ; clk_pc       ; nRST        ; 1.000        ; 1.935      ; 3.374      ;
+--------+-----------+----------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk_rom'                                                                                                                                                                                 ;
+--------+-----------------------------+----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                   ; To Node                                                                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------+----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.693 ; fetch:inst4|PC[0]~_emulated ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc       ; clk_rom     ; 1.000        ; 0.201      ; 2.894      ;
; -1.639 ; nRST                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; nRST         ; clk_rom     ; 0.500        ; 2.171      ; 4.310      ;
; -1.601 ; fetch:inst4|PC[4]~_emulated ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc       ; clk_rom     ; 1.000        ; 0.201      ; 2.802      ;
; -1.555 ; fetch:inst4|PC[0]~_emulated ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; clk_pc       ; clk_rom     ; 1.000        ; 0.095      ; 2.650      ;
; -1.549 ; fetch:inst4|PC[1]~_emulated ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc       ; clk_rom     ; 1.000        ; 0.201      ; 2.750      ;
; -1.525 ; nRST                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; nRST         ; clk_rom     ; 0.500        ; 2.065      ; 4.090      ;
; -1.505 ; fetch:inst4|PC[3]~_emulated ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc       ; clk_rom     ; 1.000        ; 0.201      ; 2.706      ;
; -1.489 ; fetch:inst4|PC[6]~_emulated ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc       ; clk_rom     ; 1.000        ; 0.201      ; 2.690      ;
; -1.447 ; fetch:inst4|PC[5]~_emulated ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc       ; clk_rom     ; 1.000        ; 0.192      ; 2.639      ;
; -1.406 ; fetch:inst4|PC[1]~_emulated ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; clk_pc       ; clk_rom     ; 1.000        ; 0.095      ; 2.501      ;
; -1.401 ; fetch:inst4|PC[7]~_emulated ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc       ; clk_rom     ; 1.000        ; 0.192      ; 2.593      ;
; -1.387 ; fetch:inst4|PC[3]~_emulated ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; clk_pc       ; clk_rom     ; 1.000        ; 0.095      ; 2.482      ;
; -1.369 ; clk_pc                      ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc       ; clk_rom     ; 0.500        ; 2.171      ; 4.040      ;
; -1.359 ; fetch:inst4|PC[10]~1        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; nRST         ; clk_rom     ; 1.000        ; 0.175      ; 2.534      ;
; -1.347 ; fetch:inst4|PC[2]~_emulated ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc       ; clk_rom     ; 1.000        ; 0.201      ; 2.548      ;
; -1.333 ; fetch:inst4|PC[5]~_emulated ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; clk_pc       ; clk_rom     ; 1.000        ; 0.086      ; 2.419      ;
; -1.323 ; fetch:inst4|PC[4]~_emulated ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; clk_pc       ; clk_rom     ; 1.000        ; 0.095      ; 2.418      ;
; -1.232 ; fetch:inst4|PC[7]~_emulated ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; clk_pc       ; clk_rom     ; 1.000        ; 0.086      ; 2.318      ;
; -1.203 ; fetch:inst4|PC[2]~_emulated ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; clk_pc       ; clk_rom     ; 1.000        ; 0.095      ; 2.298      ;
; -1.185 ; fetch:inst4|PC[6]~_emulated ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; clk_pc       ; clk_rom     ; 1.000        ; 0.095      ; 2.280      ;
; -1.135 ; clk_pc                      ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; clk_pc       ; clk_rom     ; 0.500        ; 2.065      ; 3.700      ;
; -1.133 ; fetch:inst4|PC[10]~1        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; nRST         ; clk_rom     ; 1.000        ; 0.069      ; 2.202      ;
; -1.025 ; nRST                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; nRST         ; clk_rom     ; 1.000        ; 2.171      ; 4.196      ;
; -0.911 ; nRST                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; nRST         ; clk_rom     ; 1.000        ; 2.065      ; 3.976      ;
; -0.761 ; clk_pc                      ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc       ; clk_rom     ; 1.000        ; 2.171      ; 3.932      ;
; -0.529 ; clk_pc                      ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; clk_pc       ; clk_rom     ; 1.000        ; 2.065      ; 3.594      ;
+--------+-----------------------------+----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0'                                                                                                                                                                                                                                                                     ;
+--------+----------------------------------------------------------------------------------------------------------+------------------------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                ; To Node                ; Launch Clock                                                                                             ; Latch Clock                                                                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------+------------------------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -3.009 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Dadd[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.913      ; 3.107      ;
; -2.529 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Dadd[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 5.913      ; 3.107      ;
; -1.838 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[2] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.165      ; 5.530      ;
; -1.721 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Dadd[3]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 6.010      ; 4.492      ;
; -1.692 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[1] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.150      ; 5.661      ;
; -1.667 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[2] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.001      ; 5.537      ;
; -1.535 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Dadd[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.913      ; 4.581      ;
; -1.521 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[1] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 6.986      ; 5.668      ;
; -1.498 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Dadd[4]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.914      ; 4.619      ;
; -1.493 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Dadd[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.911      ; 4.621      ;
; -1.351 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[2] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 7.165      ; 5.537      ;
; -1.285 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Dadd[7]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.865      ; 4.783      ;
; -1.234 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Dadd[3]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 6.010      ; 4.499      ;
; -1.205 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[1] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 7.150      ; 5.668      ;
; -1.194 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[2] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 7.001      ; 5.530      ;
; -1.175 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Dadd[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.861      ; 4.889      ;
; -1.055 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Dadd[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 5.913      ; 4.581      ;
; -1.048 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[1] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 6.986      ; 5.661      ;
; -1.044 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Dadd[5]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.866      ; 5.025      ;
; -1.018 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Dadd[4]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 5.914      ; 4.619      ;
; -1.006 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Dadd[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 5.911      ; 4.628      ;
; -0.804 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Dadd[7]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 5.865      ; 4.784      ;
; -0.695 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Dadd[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 5.861      ; 4.889      ;
; -0.692 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; decoder:inst1|Sel_C[4] ; clk_rom                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.096      ; 4.434      ;
; -0.557 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Dadd[5]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 5.866      ; 5.032      ;
; -0.418 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[4] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.161      ; 6.946      ;
; -0.279 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.386      ; 7.310      ;
; -0.247 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[4] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 6.997      ; 6.953      ;
; -0.115 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.222      ; 7.310      ;
; -0.094 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[0] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.161      ; 7.270      ;
; -0.093 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; decoder:inst1|ALUC[0]  ; clk_rom                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.321      ; 5.258      ;
; -0.028 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; decoder:inst1|Sel_C[4] ; clk_rom                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 4.932      ; 4.434      ;
; 0.029  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.906      ; 5.138      ;
; 0.069  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[4] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 7.161      ; 6.953      ;
; 0.077  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[0] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 6.997      ; 7.277      ;
; 0.193  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.742      ; 5.138      ;
; 0.201  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 7.386      ; 7.310      ;
; 0.226  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[4] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 6.997      ; 6.946      ;
; 0.296  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[3]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.603      ; 5.102      ;
; 0.326  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_B[1] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.139      ; 7.668      ;
; 0.365  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 7.222      ; 7.310      ;
; 0.393  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[0] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 7.161      ; 7.277      ;
; 0.397  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; decoder:inst1|Type[6]  ; clk_rom                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.089      ; 5.516      ;
; 0.406  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; decoder:inst1|Sel_B[1] ; clk_rom                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.074      ; 5.510      ;
; 0.467  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[3]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.439      ; 5.109      ;
; 0.497  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_B[1] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 6.975      ; 7.675      ;
; 0.509  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 4.906      ; 5.138      ;
; 0.522  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|MW       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.153      ; 7.878      ;
; 0.523  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; decoder:inst1|Sel_C[0] ; clk_rom                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.096      ; 5.649      ;
; 0.550  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[0] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 6.997      ; 7.270      ;
; 0.558  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Type[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.154      ; 7.915      ;
; 0.571  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; decoder:inst1|ALUC[0]  ; clk_rom                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 5.157      ; 5.258      ;
; 0.630  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; decoder:inst1|MR       ; clk_rom                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.087      ; 5.747      ;
; 0.648  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; decoder:inst1|Sel_C[5] ; clk_rom                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.097      ; 5.775      ;
; 0.652  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; decoder:inst1|Sel_C[3] ; clk_rom                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.099      ; 5.781      ;
; 0.673  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 4.742      ; 5.138      ;
; 0.686  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|MW       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 6.989      ; 7.878      ;
; 0.722  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Type[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 6.990      ; 7.915      ;
; 0.740  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; decoder:inst1|Sel_C[1] ; clk_rom                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.085      ; 5.855      ;
; 0.752  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[5] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.162      ; 8.117      ;
; 0.759  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.906      ; 5.868      ;
; 0.761  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[3] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.164      ; 8.128      ;
; 0.763  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; decoder:inst1|KMux     ; clk_rom                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.066      ; 5.859      ;
; 0.783  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[3]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 4.603      ; 5.109      ;
; 0.802  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; decoder:inst1|Sel_C[2] ; clk_rom                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.100      ; 5.932      ;
; 0.813  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_B[1] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 7.139      ; 7.675      ;
; 0.825  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|KMux     ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.131      ; 8.159      ;
; 0.878  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; decoder:inst1|Dadd[8]  ; clk_rom                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.942      ; 4.850      ;
; 0.923  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[5] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 6.998      ; 8.124      ;
; 0.930  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.742      ; 5.875      ;
; 0.932  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[3] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.000      ; 8.135      ;
; 0.940  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[3]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 4.439      ; 5.102      ;
; 0.949  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; decoder:inst1|ALUC[2]  ; clk_rom                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 2.841      ; 3.820      ;
; 0.964  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|MR       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.152      ; 8.319      ;
; 0.970  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_B[1] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 6.975      ; 7.668      ;
; 0.980  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; decoder:inst1|Dadd[9]  ; clk_rom                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.848      ; 4.858      ;
; 0.989  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|KMux     ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 6.967      ; 8.159      ;
; 1.002  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|MW       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 7.153      ; 7.878      ;
; 1.038  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Type[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 7.154      ; 7.915      ;
; 1.061  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; decoder:inst1|Type[6]  ; clk_rom                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 4.925      ; 5.516      ;
; 1.070  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; decoder:inst1|Sel_B[1] ; clk_rom                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 4.910      ; 5.510      ;
; 1.088  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; decoder:inst1|ALUC[3]  ; clk_rom                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 2.538      ; 3.656      ;
; 1.128  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|MR       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 6.988      ; 8.319      ;
; 1.166  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|MW       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 6.989      ; 7.878      ;
; 1.187  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; decoder:inst1|Sel_C[0] ; clk_rom                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 4.932      ; 5.649      ;
; 1.202  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Type[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 6.990      ; 7.915      ;
; 1.239  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[5] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 7.162      ; 8.124      ;
; 1.246  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 4.906      ; 5.875      ;
; 1.248  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[3] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 7.164      ; 8.135      ;
; 1.294  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; decoder:inst1|MR       ; clk_rom                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 4.923      ; 5.747      ;
; 1.305  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|KMux     ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 7.131      ; 8.159      ;
; 1.312  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; decoder:inst1|Sel_C[5] ; clk_rom                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 4.933      ; 5.775      ;
; 1.316  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; decoder:inst1|Sel_C[3] ; clk_rom                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 4.935      ; 5.781      ;
; 1.317  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; decoder:inst1|ALUC[1]  ; clk_rom                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 2.841      ; 4.188      ;
; 1.396  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[5] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 6.998      ; 8.117      ;
; 1.403  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 4.742      ; 5.868      ;
; 1.404  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; decoder:inst1|Sel_C[1] ; clk_rom                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 4.921      ; 5.855      ;
; 1.405  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[3] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 7.000      ; 8.128      ;
; 1.427  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; decoder:inst1|KMux     ; clk_rom                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 4.902      ; 5.859      ;
; 1.444  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|MR       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 7.152      ; 8.319      ;
+--------+----------------------------------------------------------------------------------------------------------+------------------------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk_ram'                                                                                                                                                                                                                                                                                                   ;
+--------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                      ; To Node                                                                                                    ; Launch Clock                                                                                             ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -0.927 ; decoder:inst1|ALUC[0]                          ; carry_block:inst8|cy                                                                                       ; decoder:inst1|ALUC[0]                                                                                    ; clk_ram     ; 0.000        ; 1.989      ; 1.236      ;
; -0.413 ; decoder:inst1|ALUC[0]                          ; carry_block:inst8|cy                                                                                       ; decoder:inst1|ALUC[0]                                                                                    ; clk_ram     ; -0.500       ; 1.989      ; 1.250      ;
; 0.312  ; carry_block:inst8|cy                           ; carry_block:inst8|cy                                                                                       ; clk_ram                                                                                                  ; clk_ram     ; 0.000        ; 0.055      ; 0.511      ;
; 0.437  ; super_register_bank:inst2|Working_register[12] ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_datain_reg0  ; clk_reg                                                                                                  ; clk_ram     ; 0.000        ; 0.362      ; 1.008      ;
; 0.490  ; super_register_bank:inst2|Working_register[15] ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_datain_reg0  ; clk_reg                                                                                                  ; clk_ram     ; 0.000        ; 0.358      ; 1.057      ;
; 0.509  ; super_register_bank:inst2|Working_register[11] ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_datain_reg0  ; clk_reg                                                                                                  ; clk_ram     ; 0.000        ; 0.362      ; 1.080      ;
; 0.513  ; super_register_bank:inst2|Working_register[8]  ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_datain_reg0  ; clk_reg                                                                                                  ; clk_ram     ; 0.000        ; 0.362      ; 1.084      ;
; 0.518  ; super_register_bank:inst2|Working_register[2]  ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_reg                                                                                                  ; clk_ram     ; 0.000        ; 0.363      ; 1.090      ;
; 0.519  ; super_register_bank:inst2|Working_register[13] ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_datain_reg0  ; clk_reg                                                                                                  ; clk_ram     ; 0.000        ; 0.362      ; 1.090      ;
; 0.525  ; super_register_bank:inst2|Working_register[1]  ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_reg                                                                                                  ; clk_ram     ; 0.000        ; 0.363      ; 1.097      ;
; 0.532  ; ALU:inst5|cy_out                               ; carry_block:inst8|cy                                                                                       ; decoder:inst1|ALUC[0]                                                                                    ; clk_ram     ; -0.500       ; 0.600      ; 0.806      ;
; 0.534  ; super_register_bank:inst2|Working_register[7]  ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_datain_reg0  ; clk_reg                                                                                                  ; clk_ram     ; 0.000        ; 0.362      ; 1.105      ;
; 0.534  ; super_register_bank:inst2|Working_register[3]  ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_reg                                                                                                  ; clk_ram     ; 0.000        ; 0.363      ; 1.106      ;
; 0.542  ; super_register_bank:inst2|Working_register[9]  ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_datain_reg0  ; clk_reg                                                                                                  ; clk_ram     ; 0.000        ; 0.362      ; 1.113      ;
; 0.546  ; super_register_bank:inst2|Working_register[5]  ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_reg                                                                                                  ; clk_ram     ; 0.000        ; 0.363      ; 1.118      ;
; 0.549  ; super_register_bank:inst2|Working_register[0]  ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_reg                                                                                                  ; clk_ram     ; 0.000        ; 0.359      ; 1.117      ;
; 0.552  ; super_register_bank:inst2|Working_register[4]  ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_reg                                                                                                  ; clk_ram     ; 0.000        ; 0.363      ; 1.124      ;
; 0.673  ; super_register_bank:inst2|Working_register[6]  ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_reg                                                                                                  ; clk_ram     ; 0.000        ; 0.359      ; 1.241      ;
; 0.684  ; super_register_bank:inst2|Working_register[10] ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_datain_reg0  ; clk_reg                                                                                                  ; clk_ram     ; 0.000        ; 0.362      ; 1.255      ;
; 0.685  ; super_register_bank:inst2|Working_register[14] ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_datain_reg0  ; clk_reg                                                                                                  ; clk_ram     ; 0.000        ; 0.362      ; 1.256      ;
; 2.991  ; decoder:inst1|ALUC[2]                          ; carry_block:inst8|cy                                                                                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_ram     ; 0.000        ; -2.125     ; 1.040      ;
; 3.073  ; decoder:inst1|ALUC[1]                          ; carry_block:inst8|cy                                                                                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_ram     ; 0.000        ; -2.125     ; 1.122      ;
; 3.103  ; decoder:inst1|ALUC[3]                          ; carry_block:inst8|cy                                                                                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_ram     ; 0.000        ; -1.831     ; 1.446      ;
; 3.639  ; decoder:inst1|ALUC[2]                          ; carry_block:inst8|cy                                                                                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_ram     ; -0.500       ; -2.273     ; 1.040      ;
; 3.721  ; decoder:inst1|ALUC[1]                          ; carry_block:inst8|cy                                                                                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_ram     ; -0.500       ; -2.273     ; 1.122      ;
; 3.751  ; decoder:inst1|ALUC[3]                          ; carry_block:inst8|cy                                                                                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_ram     ; -0.500       ; -1.979     ; 1.446      ;
; 3.757  ; decoder:inst1|Dadd[5]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_ram     ; 0.000        ; -3.351     ; 0.605      ;
; 3.777  ; decoder:inst1|Dadd[7]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_ram     ; 0.000        ; -3.350     ; 0.626      ;
; 3.793  ; decoder:inst1|Dadd[0]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_ram     ; 0.000        ; -3.395     ; 0.597      ;
; 3.797  ; decoder:inst1|Dadd[2]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_ram     ; 0.000        ; -3.346     ; 0.650      ;
; 3.804  ; decoder:inst1|Dadd[6]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_ram     ; 0.000        ; -3.394     ; 0.609      ;
; 3.809  ; decoder:inst1|Dadd[9]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_ram     ; 0.000        ; -3.396     ; 0.612      ;
; 3.820  ; decoder:inst1|Dadd[1]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_ram     ; 0.000        ; -3.395     ; 0.624      ;
; 3.832  ; decoder:inst1|Dadd[1]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_ram     ; 0.000        ; -3.396     ; 0.635      ;
; 3.838  ; decoder:inst1|Dadd[0]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_ram     ; 0.000        ; -3.396     ; 0.641      ;
; 3.907  ; decoder:inst1|Dadd[8]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_ram     ; 0.000        ; -3.485     ; 0.621      ;
; 3.928  ; decoder:inst1|Dadd[3]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_ram     ; 0.000        ; -3.488     ; 0.639      ;
; 3.968  ; decoder:inst1|Dadd[4]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_ram     ; 0.000        ; -3.398     ; 0.769      ;
; 3.976  ; decoder:inst1|Dadd[5]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_ram     ; 0.000        ; -3.350     ; 0.825      ;
; 3.985  ; decoder:inst1|Dadd[7]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_ram     ; 0.000        ; -3.349     ; 0.835      ;
; 3.994  ; decoder:inst1|Dadd[2]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_ram     ; 0.000        ; -3.347     ; 0.846      ;
; 4.037  ; decoder:inst1|Dadd[9]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_ram     ; 0.000        ; -3.397     ; 0.839      ;
; 4.061  ; decoder:inst1|Dadd[6]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_ram     ; 0.000        ; -3.395     ; 0.865      ;
; 4.067  ; decoder:inst1|Dadd[4]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_ram     ; 0.000        ; -3.397     ; 0.869      ;
; 4.109  ; decoder:inst1|Dadd[3]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_ram     ; 0.000        ; -3.489     ; 0.819      ;
; 4.119  ; decoder:inst1|Dadd[8]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_ram     ; 0.000        ; -3.486     ; 0.832      ;
; 4.569  ; decoder:inst1|MR                               ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_re_reg       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_ram     ; 0.000        ; -3.996     ; 0.772      ;
; 4.584  ; decoder:inst1|MW                               ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_we_reg       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_ram     ; 0.000        ; -3.997     ; 0.786      ;
; 4.736  ; decoder:inst1|MW                               ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_we_reg       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_ram     ; 0.000        ; -3.998     ; 0.937      ;
; 4.785  ; decoder:inst1|MR                               ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_re_reg       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_ram     ; 0.000        ; -3.997     ; 0.987      ;
; 5.217  ; decoder:inst1|MR                               ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_re_reg       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_ram     ; -0.500       ; -4.144     ; 0.772      ;
; 5.232  ; decoder:inst1|MW                               ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_we_reg       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_ram     ; -0.500       ; -4.145     ; 0.786      ;
; 5.384  ; decoder:inst1|MW                               ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_we_reg       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_ram     ; -0.500       ; -4.146     ; 0.937      ;
; 5.433  ; decoder:inst1|MR                               ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_re_reg       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_ram     ; -0.500       ; -4.145     ; 0.987      ;
+--------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'decoder:inst1|ALUC[0]'                                                                                                                 ;
+--------+-----------------------------------------------+------------------+-----------------------+-----------------------+--------------+------------+------------+
; Slack  ; From Node                                     ; To Node          ; Launch Clock          ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------+------------------+-----------------------+-----------------------+--------------+------------+------------+
; -0.719 ; decoder:inst1|ALUC[0]                         ; ALU:inst5|z[3]   ; decoder:inst1|ALUC[0] ; decoder:inst1|ALUC[0] ; 0.000        ; 3.263      ; 2.544      ;
; -0.719 ; decoder:inst1|ALUC[0]                         ; ALU:inst5|z[12]  ; decoder:inst1|ALUC[0] ; decoder:inst1|ALUC[0] ; 0.000        ; 3.263      ; 2.544      ;
; -0.712 ; decoder:inst1|ALUC[0]                         ; ALU:inst5|z[4]   ; decoder:inst1|ALUC[0] ; decoder:inst1|ALUC[0] ; 0.000        ; 3.253      ; 2.541      ;
; -0.560 ; decoder:inst1|ALUC[0]                         ; ALU:inst5|z[1]   ; decoder:inst1|ALUC[0] ; decoder:inst1|ALUC[0] ; 0.000        ; 3.255      ; 2.695      ;
; -0.383 ; decoder:inst1|ALUC[0]                         ; ALU:inst5|z[13]  ; decoder:inst1|ALUC[0] ; decoder:inst1|ALUC[0] ; 0.000        ; 3.256      ; 2.873      ;
; -0.223 ; decoder:inst1|ALUC[0]                         ; ALU:inst5|z[4]   ; decoder:inst1|ALUC[0] ; decoder:inst1|ALUC[0] ; -0.500       ; 3.253      ; 2.550      ;
; -0.186 ; decoder:inst1|ALUC[0]                         ; ALU:inst5|z[3]   ; decoder:inst1|ALUC[0] ; decoder:inst1|ALUC[0] ; -0.500       ; 3.263      ; 2.597      ;
; -0.177 ; decoder:inst1|ALUC[0]                         ; ALU:inst5|z[12]  ; decoder:inst1|ALUC[0] ; decoder:inst1|ALUC[0] ; -0.500       ; 3.263      ; 2.606      ;
; 0.006  ; decoder:inst1|ALUC[0]                         ; ALU:inst5|z[1]   ; decoder:inst1|ALUC[0] ; decoder:inst1|ALUC[0] ; -0.500       ; 3.255      ; 2.781      ;
; 0.118  ; decoder:inst1|ALUC[0]                         ; ALU:inst5|z[13]  ; decoder:inst1|ALUC[0] ; decoder:inst1|ALUC[0] ; -0.500       ; 3.256      ; 2.894      ;
; 0.191  ; decoder:inst1|ALUC[0]                         ; ALU:inst5|z[15]  ; decoder:inst1|ALUC[0] ; decoder:inst1|ALUC[0] ; 0.000        ; 3.280      ; 3.471      ;
; 0.193  ; decoder:inst1|ALUC[0]                         ; ALU:inst5|z[5]   ; decoder:inst1|ALUC[0] ; decoder:inst1|ALUC[0] ; 0.000        ; 3.250      ; 3.443      ;
; 0.344  ; decoder:inst1|ALUC[0]                         ; ALU:inst5|z[2]   ; decoder:inst1|ALUC[0] ; decoder:inst1|ALUC[0] ; 0.000        ; 3.263      ; 3.607      ;
; 0.557  ; decoder:inst1|ALUC[0]                         ; ALU:inst5|cy_out ; decoder:inst1|ALUC[0] ; decoder:inst1|ALUC[0] ; 0.000        ; 1.481      ; 2.038      ;
; 0.614  ; decoder:inst1|ALUC[0]                         ; ALU:inst5|z[0]   ; decoder:inst1|ALUC[0] ; decoder:inst1|ALUC[0] ; 0.000        ; 3.280      ; 3.894      ;
; 0.662  ; decoder:inst1|ALUC[0]                         ; ALU:inst5|z[6]   ; decoder:inst1|ALUC[0] ; decoder:inst1|ALUC[0] ; 0.000        ; 3.270      ; 3.932      ;
; 0.667  ; decoder:inst1|ALUC[0]                         ; ALU:inst5|z[7]   ; decoder:inst1|ALUC[0] ; decoder:inst1|ALUC[0] ; 0.000        ; 3.270      ; 3.937      ;
; 0.714  ; decoder:inst1|ALUC[0]                         ; ALU:inst5|z[10]  ; decoder:inst1|ALUC[0] ; decoder:inst1|ALUC[0] ; 0.000        ; 3.266      ; 3.980      ;
; 0.725  ; decoder:inst1|ALUC[0]                         ; ALU:inst5|z[15]  ; decoder:inst1|ALUC[0] ; decoder:inst1|ALUC[0] ; -0.500       ; 3.280      ; 3.525      ;
; 0.725  ; constant_reg:inst6|k_out[13]                  ; ALU:inst5|z[13]  ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.343      ; 2.098      ;
; 0.728  ; decoder:inst1|ALUC[0]                         ; ALU:inst5|z[9]   ; decoder:inst1|ALUC[0] ; decoder:inst1|ALUC[0] ; 0.000        ; 3.272      ; 4.000      ;
; 0.733  ; decoder:inst1|ALUC[0]                         ; ALU:inst5|z[5]   ; decoder:inst1|ALUC[0] ; decoder:inst1|ALUC[0] ; -0.500       ; 3.250      ; 3.503      ;
; 0.793  ; decoder:inst1|ALUC[0]                         ; ALU:inst5|z[11]  ; decoder:inst1|ALUC[0] ; decoder:inst1|ALUC[0] ; 0.000        ; 3.268      ; 4.061      ;
; 0.891  ; decoder:inst1|ALUC[0]                         ; ALU:inst5|z[2]   ; decoder:inst1|ALUC[0] ; decoder:inst1|ALUC[0] ; -0.500       ; 3.263      ; 3.674      ;
; 0.914  ; decoder:inst1|ALUC[0]                         ; ALU:inst5|z[8]   ; decoder:inst1|ALUC[0] ; decoder:inst1|ALUC[0] ; 0.000        ; 3.273      ; 4.187      ;
; 0.914  ; decoder:inst1|ALUC[0]                         ; ALU:inst5|z[14]  ; decoder:inst1|ALUC[0] ; decoder:inst1|ALUC[0] ; 0.000        ; 3.283      ; 4.197      ;
; 1.041  ; super_register_bank:inst2|r0[3]               ; ALU:inst5|z[3]   ; clk_reg               ; decoder:inst1|ALUC[0] ; 0.000        ; 1.350      ; 2.421      ;
; 1.055  ; decoder:inst1|ALUC[0]                         ; ALU:inst5|cy_out ; decoder:inst1|ALUC[0] ; decoder:inst1|ALUC[0] ; -0.500       ; 1.481      ; 2.056      ;
; 1.147  ; decoder:inst1|ALUC[0]                         ; ALU:inst5|z[0]   ; decoder:inst1|ALUC[0] ; decoder:inst1|ALUC[0] ; -0.500       ; 3.280      ; 3.947      ;
; 1.164  ; decoder:inst1|ALUC[0]                         ; ALU:inst5|z[7]   ; decoder:inst1|ALUC[0] ; decoder:inst1|ALUC[0] ; -0.500       ; 3.270      ; 3.954      ;
; 1.168  ; decoder:inst1|ALUC[0]                         ; ALU:inst5|z[6]   ; decoder:inst1|ALUC[0] ; decoder:inst1|ALUC[0] ; -0.500       ; 3.270      ; 3.958      ;
; 1.197  ; decoder:inst1|ALUC[0]                         ; ALU:inst5|z[10]  ; decoder:inst1|ALUC[0] ; decoder:inst1|ALUC[0] ; -0.500       ; 3.266      ; 3.983      ;
; 1.232  ; decoder:inst1|ALUC[0]                         ; ALU:inst5|z[11]  ; decoder:inst1|ALUC[0] ; decoder:inst1|ALUC[0] ; -0.500       ; 3.268      ; 4.020      ;
; 1.240  ; decoder:inst1|ALUC[0]                         ; ALU:inst5|z[9]   ; decoder:inst1|ALUC[0] ; decoder:inst1|ALUC[0] ; -0.500       ; 3.272      ; 4.032      ;
; 1.333  ; decoder:inst1|ALUC[0]                         ; ALU:inst5|z[14]  ; decoder:inst1|ALUC[0] ; decoder:inst1|ALUC[0] ; -0.500       ; 3.283      ; 4.136      ;
; 1.357  ; decoder:inst1|ALUC[0]                         ; ALU:inst5|z[8]   ; decoder:inst1|ALUC[0] ; decoder:inst1|ALUC[0] ; -0.500       ; 3.273      ; 4.150      ;
; 1.535  ; constant_reg:inst6|k_out[12]                  ; ALU:inst5|z[13]  ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.335      ; 2.900      ;
; 1.576  ; constant_reg:inst6|k_out[1]                   ; ALU:inst5|z[1]   ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.336      ; 2.942      ;
; 1.594  ; constant_reg:inst6|k_out[9]                   ; ALU:inst5|z[9]   ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.351      ; 2.975      ;
; 1.602  ; constant_reg:inst6|k_out[8]                   ; ALU:inst5|z[8]   ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.352      ; 2.984      ;
; 1.610  ; constant_reg:inst6|k_out[12]                  ; ALU:inst5|z[12]  ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.342      ; 2.982      ;
; 1.618  ; constant_reg:inst6|k_out[3]                   ; ALU:inst5|z[3]   ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.353      ; 3.001      ;
; 1.688  ; super_register_bank:inst2|r27[13]             ; ALU:inst5|z[13]  ; clk_reg               ; decoder:inst1|ALUC[0] ; 0.000        ; 1.343      ; 3.061      ;
; 1.690  ; constant_reg:inst6|k_out[7]                   ; ALU:inst5|z[7]   ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.351      ; 3.071      ;
; 1.700  ; constant_reg:inst6|k_out[9]                   ; ALU:inst5|z[13]  ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.335      ; 3.065      ;
; 1.711  ; constant_reg:inst6|k_out[6]                   ; ALU:inst5|z[6]   ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.351      ; 3.092      ;
; 1.730  ; constant_reg:inst6|k_out[8]                   ; ALU:inst5|z[13]  ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.335      ; 3.095      ;
; 1.743  ; constant_reg:inst6|k_out[4]                   ; ALU:inst5|z[4]   ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.334      ; 3.107      ;
; 1.759  ; super_register_bank:inst2|Working_register[3] ; ALU:inst5|z[3]   ; clk_reg               ; decoder:inst1|ALUC[0] ; 0.000        ; 1.348      ; 3.137      ;
; 1.806  ; constant_reg:inst6|k_out[1]                   ; ALU:inst5|z[3]   ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.344      ; 3.180      ;
; 1.826  ; constant_reg:inst6|k_out[8]                   ; ALU:inst5|z[9]   ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.351      ; 3.207      ;
; 1.830  ; constant_reg:inst6|k_out[0]                   ; ALU:inst5|z[3]   ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.344      ; 3.204      ;
; 1.886  ; constant_reg:inst6|k_out[7]                   ; ALU:inst5|z[13]  ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.337      ; 3.253      ;
; 1.909  ; constant_reg:inst6|k_out[12]                  ; ALU:inst5|z[15]  ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.359      ; 3.298      ;
; 1.931  ; super_register_bank:inst2|r0[10]              ; ALU:inst5|z[13]  ; clk_reg               ; decoder:inst1|ALUC[0] ; 0.000        ; 1.343      ; 3.304      ;
; 1.940  ; super_register_bank:inst2|r0[6]               ; ALU:inst5|z[6]   ; clk_reg               ; decoder:inst1|ALUC[0] ; 0.000        ; 1.345      ; 3.315      ;
; 1.945  ; constant_reg:inst6|k_out[6]                   ; ALU:inst5|z[13]  ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.337      ; 3.312      ;
; 1.954  ; constant_reg:inst6|k_out[7]                   ; ALU:inst5|z[8]   ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.354      ; 3.338      ;
; 1.954  ; constant_reg:inst6|k_out[9]                   ; ALU:inst5|z[12]  ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.342      ; 3.326      ;
; 1.959  ; constant_reg:inst6|k_out[6]                   ; ALU:inst5|z[7]   ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.351      ; 3.340      ;
; 1.963  ; constant_reg:inst6|k_out[9]                   ; ALU:inst5|z[10]  ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.345      ; 3.338      ;
; 1.964  ; constant_reg:inst6|k_out[4]                   ; ALU:inst5|z[6]   ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.351      ; 3.345      ;
; 1.964  ; constant_reg:inst6|k_out[8]                   ; ALU:inst5|z[12]  ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.342      ; 3.336      ;
; 1.973  ; constant_reg:inst6|k_out[8]                   ; ALU:inst5|z[10]  ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.345      ; 3.348      ;
; 1.981  ; super_register_bank:inst2|r0[9]               ; ALU:inst5|z[9]   ; clk_reg               ; decoder:inst1|ALUC[0] ; 0.000        ; 1.347      ; 3.358      ;
; 1.983  ; constant_reg:inst6|k_out[1]                   ; ALU:inst5|z[4]   ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.334      ; 3.347      ;
; 1.999  ; constant_reg:inst6|k_out[0]                   ; ALU:inst5|z[4]   ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.334      ; 3.363      ;
; 2.000  ; constant_reg:inst6|k_out[7]                   ; ALU:inst5|z[9]   ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.353      ; 3.383      ;
; 2.003  ; super_register_bank:inst2|r23[4]              ; ALU:inst5|z[4]   ; clk_reg               ; decoder:inst1|ALUC[0] ; 0.000        ; 1.345      ; 3.378      ;
; 2.005  ; constant_reg:inst6|k_out[6]                   ; ALU:inst5|z[8]   ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.354      ; 3.389      ;
; 2.006  ; constant_reg:inst6|k_out[12]                  ; ALU:inst5|z[14]  ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.362      ; 3.398      ;
; 2.016  ; constant_reg:inst6|k_out[4]                   ; ALU:inst5|z[13]  ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.337      ; 3.383      ;
; 2.021  ; constant_reg:inst6|k_out[15]                  ; ALU:inst5|z[15]  ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.355      ; 3.406      ;
; 2.022  ; super_register_bank:inst2|r17[13]             ; ALU:inst5|z[13]  ; clk_reg               ; decoder:inst1|ALUC[0] ; 0.000        ; 1.335      ; 3.387      ;
; 2.024  ; constant_reg:inst6|k_out[1]                   ; ALU:inst5|z[6]   ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.351      ; 3.405      ;
; 2.029  ; super_register_bank:inst2|r0[10]              ; ALU:inst5|z[10]  ; clk_reg               ; decoder:inst1|ALUC[0] ; 0.000        ; 1.353      ; 3.412      ;
; 2.030  ; constant_reg:inst6|k_out[4]                   ; ALU:inst5|z[7]   ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.351      ; 3.411      ;
; 2.040  ; constant_reg:inst6|k_out[0]                   ; ALU:inst5|z[6]   ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.351      ; 3.421      ;
; 2.059  ; constant_reg:inst6|k_out[6]                   ; ALU:inst5|z[9]   ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.353      ; 3.442      ;
; 2.059  ; constant_reg:inst6|k_out[14]                  ; ALU:inst5|z[14]  ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.360      ; 3.449      ;
; 2.070  ; constant_reg:inst6|k_out[4]                   ; ALU:inst5|z[8]   ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.354      ; 3.454      ;
; 2.071  ; carry_block:inst8|cy                          ; ALU:inst5|z[6]   ; clk_ram               ; decoder:inst1|ALUC[0] ; 0.000        ; 1.356      ; 3.457      ;
; 2.076  ; constant_reg:inst6|k_out[1]                   ; ALU:inst5|z[13]  ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.337      ; 3.443      ;
; 2.077  ; super_register_bank:inst2|r0[9]               ; ALU:inst5|z[13]  ; clk_reg               ; decoder:inst1|ALUC[0] ; 0.000        ; 1.331      ; 3.438      ;
; 2.079  ; constant_reg:inst6|k_out[2]                   ; ALU:inst5|z[3]   ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.345      ; 3.454      ;
; 2.090  ; constant_reg:inst6|k_out[9]                   ; ALU:inst5|z[15]  ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.359      ; 3.479      ;
; 2.090  ; constant_reg:inst6|k_out[1]                   ; ALU:inst5|z[7]   ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.351      ; 3.471      ;
; 2.100  ; constant_reg:inst6|k_out[0]                   ; ALU:inst5|z[13]  ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.337      ; 3.467      ;
; 2.102  ; constant_reg:inst6|k_out[8]                   ; ALU:inst5|z[15]  ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.359      ; 3.491      ;
; 2.105  ; super_register_bank:inst2|r0[13]              ; ALU:inst5|z[13]  ; clk_reg               ; decoder:inst1|ALUC[0] ; 0.000        ; 1.331      ; 3.466      ;
; 2.110  ; constant_reg:inst6|k_out[0]                   ; ALU:inst5|z[7]   ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.351      ; 3.491      ;
; 2.117  ; super_register_bank:inst2|r19[4]              ; ALU:inst5|z[4]   ; clk_reg               ; decoder:inst1|ALUC[0] ; 0.000        ; 1.328      ; 3.475      ;
; 2.130  ; constant_reg:inst6|k_out[4]                   ; ALU:inst5|z[9]   ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.353      ; 3.513      ;
; 2.130  ; constant_reg:inst6|k_out[1]                   ; ALU:inst5|z[8]   ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.354      ; 3.514      ;
; 2.135  ; constant_reg:inst6|k_out[14]                  ; ALU:inst5|z[15]  ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.357      ; 3.522      ;
; 2.137  ; carry_block:inst8|cy                          ; ALU:inst5|z[12]  ; clk_ram               ; decoder:inst1|ALUC[0] ; 0.000        ; 1.349      ; 3.516      ;
; 2.146  ; constant_reg:inst6|k_out[2]                   ; ALU:inst5|z[2]   ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.345      ; 3.521      ;
; 2.146  ; constant_reg:inst6|k_out[10]                  ; ALU:inst5|z[13]  ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.331      ; 3.507      ;
; 2.146  ; constant_reg:inst6|k_out[0]                   ; ALU:inst5|z[8]   ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.354      ; 3.530      ;
; 2.148  ; constant_reg:inst6|k_out[7]                   ; ALU:inst5|z[12]  ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.344      ; 3.522      ;
+--------+-----------------------------------------------+------------------+-----------------------+-----------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk_rom'                                                                                                                                                                                 ;
+-------+-----------------------------+----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                   ; To Node                                                                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------+----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.848 ; clk_pc                      ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; clk_pc       ; clk_rom     ; 0.000        ; 2.141      ; 3.198      ;
; 0.974 ; clk_pc                      ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc       ; clk_rom     ; 0.000        ; 2.250      ; 3.433      ;
; 1.130 ; nRST                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; nRST         ; clk_rom     ; 0.000        ; 2.141      ; 3.480      ;
; 1.274 ; nRST                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; nRST         ; clk_rom     ; 0.000        ; 2.250      ; 3.733      ;
; 1.410 ; fetch:inst4|PC[10]~1        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; nRST         ; clk_rom     ; 0.000        ; 0.206      ; 1.825      ;
; 1.507 ; clk_pc                      ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; clk_pc       ; clk_rom     ; -0.500       ; 2.141      ; 3.357      ;
; 1.555 ; fetch:inst4|PC[10]~1        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; nRST         ; clk_rom     ; 0.000        ; 0.315      ; 2.079      ;
; 1.602 ; fetch:inst4|PC[6]~_emulated ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; clk_pc       ; clk_rom     ; 0.000        ; 0.245      ; 2.056      ;
; 1.645 ; fetch:inst4|PC[2]~_emulated ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; clk_pc       ; clk_rom     ; 0.000        ; 0.245      ; 2.099      ;
; 1.678 ; clk_pc                      ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc       ; clk_rom     ; -0.500       ; 2.250      ; 3.637      ;
; 1.731 ; nRST                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; nRST         ; clk_rom     ; -0.500       ; 2.141      ; 3.581      ;
; 1.744 ; fetch:inst4|PC[7]~_emulated ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; clk_pc       ; clk_rom     ; 0.000        ; 0.236      ; 2.189      ;
; 1.750 ; fetch:inst4|PC[4]~_emulated ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; clk_pc       ; clk_rom     ; 0.000        ; 0.245      ; 2.204      ;
; 1.771 ; fetch:inst4|PC[2]~_emulated ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc       ; clk_rom     ; 0.000        ; 0.354      ; 2.334      ;
; 1.784 ; fetch:inst4|PC[1]~_emulated ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; clk_pc       ; clk_rom     ; 0.000        ; 0.245      ; 2.238      ;
; 1.797 ; fetch:inst4|PC[5]~_emulated ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; clk_pc       ; clk_rom     ; 0.000        ; 0.236      ; 2.242      ;
; 1.802 ; fetch:inst4|PC[3]~_emulated ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; clk_pc       ; clk_rom     ; 0.000        ; 0.245      ; 2.256      ;
; 1.871 ; nRST                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; nRST         ; clk_rom     ; -0.500       ; 2.250      ; 3.830      ;
; 1.884 ; fetch:inst4|PC[5]~_emulated ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc       ; clk_rom     ; 0.000        ; 0.345      ; 2.438      ;
; 1.888 ; fetch:inst4|PC[6]~_emulated ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc       ; clk_rom     ; 0.000        ; 0.354      ; 2.451      ;
; 1.891 ; fetch:inst4|PC[7]~_emulated ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc       ; clk_rom     ; 0.000        ; 0.345      ; 2.445      ;
; 1.914 ; fetch:inst4|PC[3]~_emulated ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc       ; clk_rom     ; 0.000        ; 0.354      ; 2.477      ;
; 1.932 ; fetch:inst4|PC[1]~_emulated ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc       ; clk_rom     ; 0.000        ; 0.354      ; 2.495      ;
; 2.007 ; fetch:inst4|PC[0]~_emulated ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; clk_pc       ; clk_rom     ; 0.000        ; 0.245      ; 2.461      ;
; 2.011 ; fetch:inst4|PC[4]~_emulated ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc       ; clk_rom     ; 0.000        ; 0.354      ; 2.574      ;
; 2.133 ; fetch:inst4|PC[0]~_emulated ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc       ; clk_rom     ; 0.000        ; 0.354      ; 2.696      ;
+-------+-----------------------------+----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk_pc'                                                                                                                                                                                                                                                                               ;
+-------+----------------------------------------------------------------------------------------------------------+------------------------------+----------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                ; To Node                      ; Launch Clock                                                                                             ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------+------------------------------+----------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; 0.954 ; clk_pc                                                                                                   ; fetch:inst4|PC[10]~_emulated ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 1.979      ; 3.077      ;
; 0.962 ; clk_pc                                                                                                   ; fetch:inst4|PC[2]~_emulated  ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 1.970      ; 3.076      ;
; 0.989 ; clk_pc                                                                                                   ; fetch:inst4|PC[5]~_emulated  ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 1.979      ; 3.112      ;
; 0.996 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; fetch:inst4|PC[7]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.000        ; 1.979      ; 3.352      ;
; 1.040 ; carry_block:inst8|cy                                                                                     ; fetch:inst4|PC[2]~_emulated  ; clk_ram                                                                                                  ; clk_pc      ; 0.000        ; 0.056      ; 1.280      ;
; 1.041 ; carry_block:inst8|cy                                                                                     ; fetch:inst4|PC[1]~_emulated  ; clk_ram                                                                                                  ; clk_pc      ; 0.000        ; 0.056      ; 1.281      ;
; 1.042 ; carry_block:inst8|cy                                                                                     ; fetch:inst4|PC[0]~_emulated  ; clk_ram                                                                                                  ; clk_pc      ; 0.000        ; 0.056      ; 1.282      ;
; 1.044 ; carry_block:inst8|cy                                                                                     ; fetch:inst4|PC[4]~_emulated  ; clk_ram                                                                                                  ; clk_pc      ; 0.000        ; 0.056      ; 1.284      ;
; 1.045 ; carry_block:inst8|cy                                                                                     ; fetch:inst4|PC[3]~_emulated  ; clk_ram                                                                                                  ; clk_pc      ; 0.000        ; 0.056      ; 1.285      ;
; 1.085 ; clk_pc                                                                                                   ; fetch:inst4|PC[9]~_emulated  ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 1.979      ; 3.208      ;
; 1.104 ; clk_pc                                                                                                   ; fetch:inst4|PC[3]~_emulated  ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 1.970      ; 3.218      ;
; 1.104 ; clk_pc                                                                                                   ; fetch:inst4|PC[1]~_emulated  ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 1.970      ; 3.218      ;
; 1.116 ; clk_pc                                                                                                   ; fetch:inst4|PC[0]~_emulated  ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 1.970      ; 3.230      ;
; 1.142 ; clk_pc                                                                                                   ; fetch:inst4|PC[4]~_emulated  ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 1.970      ; 3.256      ;
; 1.161 ; clk_pc                                                                                                   ; fetch:inst4|PC[6]~_emulated  ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 1.970      ; 3.275      ;
; 1.199 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; fetch:inst4|PC[4]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.000        ; 1.970      ; 3.546      ;
; 1.201 ; clk_pc                                                                                                   ; fetch:inst4|PC[7]~_emulated  ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 1.979      ; 3.324      ;
; 1.217 ; clk_pc                                                                                                   ; fetch:inst4|PC[8]~_emulated  ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 1.979      ; 3.340      ;
; 1.222 ; nRST                                                                                                     ; fetch:inst4|PC[2]~_emulated  ; nRST                                                                                                     ; clk_pc      ; 0.000        ; 1.970      ; 3.376      ;
; 1.231 ; carry_block:inst8|cy                                                                                     ; fetch:inst4|PC[8]~_emulated  ; clk_ram                                                                                                  ; clk_pc      ; 0.000        ; 0.065      ; 1.480      ;
; 1.231 ; carry_block:inst8|cy                                                                                     ; fetch:inst4|PC[9]~_emulated  ; clk_ram                                                                                                  ; clk_pc      ; 0.000        ; 0.065      ; 1.480      ;
; 1.233 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; fetch:inst4|PC[2]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.000        ; 1.970      ; 3.580      ;
; 1.238 ; carry_block:inst8|cy                                                                                     ; fetch:inst4|PC[6]~_emulated  ; clk_ram                                                                                                  ; clk_pc      ; 0.000        ; 0.056      ; 1.478      ;
; 1.239 ; carry_block:inst8|cy                                                                                     ; fetch:inst4|PC[7]~_emulated  ; clk_ram                                                                                                  ; clk_pc      ; 0.000        ; 0.065      ; 1.488      ;
; 1.240 ; carry_block:inst8|cy                                                                                     ; fetch:inst4|PC[5]~_emulated  ; clk_ram                                                                                                  ; clk_pc      ; 0.000        ; 0.065      ; 1.489      ;
; 1.240 ; carry_block:inst8|cy                                                                                     ; fetch:inst4|PC[10]~_emulated ; clk_ram                                                                                                  ; clk_pc      ; 0.000        ; 0.065      ; 1.489      ;
; 1.275 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; fetch:inst4|PC[3]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.000        ; 1.970      ; 3.622      ;
; 1.278 ; nRST                                                                                                     ; fetch:inst4|PC[10]~_emulated ; nRST                                                                                                     ; clk_pc      ; 0.000        ; 1.979      ; 3.441      ;
; 1.296 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; fetch:inst4|PC[5]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.000        ; 1.979      ; 3.652      ;
; 1.304 ; nRST                                                                                                     ; fetch:inst4|PC[5]~_emulated  ; nRST                                                                                                     ; clk_pc      ; 0.000        ; 1.979      ; 3.467      ;
; 1.344 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; fetch:inst4|PC[0]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.000        ; 1.970      ; 3.691      ;
; 1.367 ; nRST                                                                                                     ; fetch:inst4|PC[4]~_emulated  ; nRST                                                                                                     ; clk_pc      ; 0.000        ; 1.970      ; 3.521      ;
; 1.376 ; nRST                                                                                                     ; fetch:inst4|PC[0]~_emulated  ; nRST                                                                                                     ; clk_pc      ; 0.000        ; 1.970      ; 3.530      ;
; 1.380 ; nRST                                                                                                     ; fetch:inst4|PC[3]~_emulated  ; nRST                                                                                                     ; clk_pc      ; 0.000        ; 1.970      ; 3.534      ;
; 1.381 ; nRST                                                                                                     ; fetch:inst4|PC[9]~_emulated  ; nRST                                                                                                     ; clk_pc      ; 0.000        ; 1.979      ; 3.544      ;
; 1.382 ; nRST                                                                                                     ; fetch:inst4|PC[1]~_emulated  ; nRST                                                                                                     ; clk_pc      ; 0.000        ; 1.970      ; 3.536      ;
; 1.385 ; nRST                                                                                                     ; fetch:inst4|PC[6]~_emulated  ; nRST                                                                                                     ; clk_pc      ; 0.000        ; 1.970      ; 3.539      ;
; 1.444 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; fetch:inst4|PC[6]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.000        ; 1.970      ; 3.791      ;
; 1.451 ; nRST                                                                                                     ; fetch:inst4|PC[8]~_emulated  ; nRST                                                                                                     ; clk_pc      ; 0.000        ; 1.979      ; 3.614      ;
; 1.460 ; nRST                                                                                                     ; fetch:inst4|PC[7]~_emulated  ; nRST                                                                                                     ; clk_pc      ; 0.000        ; 1.979      ; 3.623      ;
; 1.503 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; fetch:inst4|PC[7]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; -0.500       ; 1.979      ; 3.359      ;
; 1.503 ; fetch:inst4|PC[10]~1                                                                                     ; fetch:inst4|PC[2]~_emulated  ; nRST                                                                                                     ; clk_pc      ; 0.000        ; 0.035      ; 1.722      ;
; 1.507 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; fetch:inst4|PC[1]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.000        ; 1.970      ; 3.854      ;
; 1.516 ; fetch:inst4|PC[10]~1                                                                                     ; fetch:inst4|PC[6]~_emulated  ; nRST                                                                                                     ; clk_pc      ; 0.000        ; 0.035      ; 1.735      ;
; 1.516 ; fetch:inst4|PC[10]~1                                                                                     ; fetch:inst4|PC[0]~_emulated  ; nRST                                                                                                     ; clk_pc      ; 0.000        ; 0.035      ; 1.735      ;
; 1.516 ; fetch:inst4|PC[10]~1                                                                                     ; fetch:inst4|PC[1]~_emulated  ; nRST                                                                                                     ; clk_pc      ; 0.000        ; 0.035      ; 1.735      ;
; 1.527 ; fetch:inst4|PC[10]~1                                                                                     ; fetch:inst4|PC[5]~_emulated  ; nRST                                                                                                     ; clk_pc      ; 0.000        ; 0.044      ; 1.755      ;
; 1.534 ; super_register_bank:inst2|Working_register[15]                                                           ; fetch:inst4|PC[2]~_emulated  ; clk_reg                                                                                                  ; clk_pc      ; 0.000        ; 0.051      ; 1.769      ;
; 1.535 ; super_register_bank:inst2|Working_register[15]                                                           ; fetch:inst4|PC[1]~_emulated  ; clk_reg                                                                                                  ; clk_pc      ; 0.000        ; 0.051      ; 1.770      ;
; 1.536 ; super_register_bank:inst2|Working_register[15]                                                           ; fetch:inst4|PC[0]~_emulated  ; clk_reg                                                                                                  ; clk_pc      ; 0.000        ; 0.051      ; 1.771      ;
; 1.538 ; super_register_bank:inst2|Working_register[15]                                                           ; fetch:inst4|PC[4]~_emulated  ; clk_reg                                                                                                  ; clk_pc      ; 0.000        ; 0.051      ; 1.773      ;
; 1.539 ; super_register_bank:inst2|Working_register[15]                                                           ; fetch:inst4|PC[3]~_emulated  ; clk_reg                                                                                                  ; clk_pc      ; 0.000        ; 0.051      ; 1.774      ;
; 1.567 ; clk_pc                                                                                                   ; fetch:inst4|PC[10]~_emulated ; clk_pc                                                                                                   ; clk_pc      ; -0.500       ; 1.979      ; 3.210      ;
; 1.592 ; fetch:inst4|PC[10]~1                                                                                     ; fetch:inst4|PC[4]~_emulated  ; nRST                                                                                                     ; clk_pc      ; 0.000        ; 0.035      ; 1.811      ;
; 1.595 ; fetch:inst4|PC[10]~1                                                                                     ; fetch:inst4|PC[3]~_emulated  ; nRST                                                                                                     ; clk_pc      ; 0.000        ; 0.035      ; 1.814      ;
; 1.611 ; clk_pc                                                                                                   ; fetch:inst4|PC[2]~_emulated  ; clk_pc                                                                                                   ; clk_pc      ; -0.500       ; 1.970      ; 3.245      ;
; 1.620 ; clk_pc                                                                                                   ; fetch:inst4|PC[5]~_emulated  ; clk_pc                                                                                                   ; clk_pc      ; -0.500       ; 1.979      ; 3.263      ;
; 1.637 ; super_register_bank:inst2|Working_register[0]                                                            ; fetch:inst4|PC[2]~_emulated  ; clk_reg                                                                                                  ; clk_pc      ; 0.000        ; 0.051      ; 1.872      ;
; 1.638 ; super_register_bank:inst2|Working_register[0]                                                            ; fetch:inst4|PC[4]~_emulated  ; clk_reg                                                                                                  ; clk_pc      ; 0.000        ; 0.051      ; 1.873      ;
; 1.640 ; super_register_bank:inst2|Working_register[0]                                                            ; fetch:inst4|PC[3]~_emulated  ; clk_reg                                                                                                  ; clk_pc      ; 0.000        ; 0.051      ; 1.875      ;
; 1.643 ; super_register_bank:inst2|Working_register[0]                                                            ; fetch:inst4|PC[0]~_emulated  ; clk_reg                                                                                                  ; clk_pc      ; 0.000        ; 0.051      ; 1.878      ;
; 1.644 ; super_register_bank:inst2|Working_register[0]                                                            ; fetch:inst4|PC[1]~_emulated  ; clk_reg                                                                                                  ; clk_pc      ; 0.000        ; 0.051      ; 1.879      ;
; 1.670 ; fetch:inst4|PC[10]~1                                                                                     ; fetch:inst4|PC[9]~_emulated  ; nRST                                                                                                     ; clk_pc      ; 0.000        ; 0.044      ; 1.898      ;
; 1.674 ; fetch:inst4|PC[10]~1                                                                                     ; fetch:inst4|PC[10]~_emulated ; nRST                                                                                                     ; clk_pc      ; 0.000        ; 0.044      ; 1.902      ;
; 1.703 ; fetch:inst4|PC[10]~1                                                                                     ; fetch:inst4|PC[8]~_emulated  ; nRST                                                                                                     ; clk_pc      ; 0.000        ; 0.044      ; 1.931      ;
; 1.706 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; fetch:inst4|PC[4]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; -0.500       ; 1.970      ; 3.553      ;
; 1.707 ; fetch:inst4|PC[10]~1                                                                                     ; fetch:inst4|PC[7]~_emulated  ; nRST                                                                                                     ; clk_pc      ; 0.000        ; 0.044      ; 1.935      ;
; 1.719 ; clk_pc                                                                                                   ; fetch:inst4|PC[9]~_emulated  ; clk_pc                                                                                                   ; clk_pc      ; -0.500       ; 1.979      ; 3.362      ;
; 1.725 ; super_register_bank:inst2|Working_register[15]                                                           ; fetch:inst4|PC[8]~_emulated  ; clk_reg                                                                                                  ; clk_pc      ; 0.000        ; 0.060      ; 1.969      ;
; 1.725 ; super_register_bank:inst2|Working_register[15]                                                           ; fetch:inst4|PC[9]~_emulated  ; clk_reg                                                                                                  ; clk_pc      ; 0.000        ; 0.060      ; 1.969      ;
; 1.732 ; super_register_bank:inst2|Working_register[15]                                                           ; fetch:inst4|PC[6]~_emulated  ; clk_reg                                                                                                  ; clk_pc      ; 0.000        ; 0.051      ; 1.967      ;
; 1.733 ; super_register_bank:inst2|Working_register[15]                                                           ; fetch:inst4|PC[7]~_emulated  ; clk_reg                                                                                                  ; clk_pc      ; 0.000        ; 0.060      ; 1.977      ;
; 1.734 ; super_register_bank:inst2|Working_register[15]                                                           ; fetch:inst4|PC[5]~_emulated  ; clk_reg                                                                                                  ; clk_pc      ; 0.000        ; 0.060      ; 1.978      ;
; 1.734 ; super_register_bank:inst2|Working_register[15]                                                           ; fetch:inst4|PC[10]~_emulated ; clk_reg                                                                                                  ; clk_pc      ; 0.000        ; 0.060      ; 1.978      ;
; 1.738 ; clk_pc                                                                                                   ; fetch:inst4|PC[0]~_emulated  ; clk_pc                                                                                                   ; clk_pc      ; -0.500       ; 1.970      ; 3.372      ;
; 1.739 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; fetch:inst4|PC[2]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; -0.500       ; 1.970      ; 3.586      ;
; 1.759 ; clk_pc                                                                                                   ; fetch:inst4|PC[1]~_emulated  ; clk_pc                                                                                                   ; clk_pc      ; -0.500       ; 1.970      ; 3.393      ;
; 1.764 ; fetch:inst4|PC[2]~_emulated                                                                              ; fetch:inst4|PC[2]~_emulated  ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.055      ; 1.963      ;
; 1.768 ; clk_pc                                                                                                   ; fetch:inst4|PC[3]~_emulated  ; clk_pc                                                                                                   ; clk_pc      ; -0.500       ; 1.970      ; 3.402      ;
; 1.782 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; fetch:inst4|PC[3]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; -0.500       ; 1.970      ; 3.629      ;
; 1.796 ; fetch:inst4|PC[5]~_emulated                                                                              ; fetch:inst4|PC[5]~_emulated  ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.055      ; 1.995      ;
; 1.803 ; clk_pc                                                                                                   ; fetch:inst4|PC[6]~_emulated  ; clk_pc                                                                                                   ; clk_pc      ; -0.500       ; 1.970      ; 3.437      ;
; 1.803 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; fetch:inst4|PC[5]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; -0.500       ; 1.979      ; 3.659      ;
; 1.807 ; clk_pc                                                                                                   ; fetch:inst4|PC[4]~_emulated  ; clk_pc                                                                                                   ; clk_pc      ; -0.500       ; 1.970      ; 3.441      ;
; 1.818 ; clk_pc                                                                                                   ; fetch:inst4|PC[8]~_emulated  ; clk_pc                                                                                                   ; clk_pc      ; -0.500       ; 1.979      ; 3.461      ;
; 1.818 ; super_register_bank:inst2|Working_register[0]                                                            ; fetch:inst4|PC[8]~_emulated  ; clk_reg                                                                                                  ; clk_pc      ; 0.000        ; 0.060      ; 2.062      ;
; 1.818 ; super_register_bank:inst2|Working_register[0]                                                            ; fetch:inst4|PC[9]~_emulated  ; clk_reg                                                                                                  ; clk_pc      ; 0.000        ; 0.060      ; 2.062      ;
; 1.819 ; nRST                                                                                                     ; fetch:inst4|PC[2]~_emulated  ; nRST                                                                                                     ; clk_pc      ; -0.500       ; 1.970      ; 3.473      ;
; 1.820 ; super_register_bank:inst2|Working_register[0]                                                            ; fetch:inst4|PC[6]~_emulated  ; clk_reg                                                                                                  ; clk_pc      ; 0.000        ; 0.051      ; 2.055      ;
; 1.823 ; super_register_bank:inst2|Working_register[0]                                                            ; fetch:inst4|PC[7]~_emulated  ; clk_reg                                                                                                  ; clk_pc      ; 0.000        ; 0.060      ; 2.067      ;
; 1.823 ; super_register_bank:inst2|Working_register[0]                                                            ; fetch:inst4|PC[5]~_emulated  ; clk_reg                                                                                                  ; clk_pc      ; 0.000        ; 0.060      ; 2.067      ;
; 1.823 ; super_register_bank:inst2|Working_register[0]                                                            ; fetch:inst4|PC[10]~_emulated ; clk_reg                                                                                                  ; clk_pc      ; 0.000        ; 0.060      ; 2.067      ;
; 1.842 ; super_register_bank:inst2|Working_register[11]                                                           ; fetch:inst4|PC[2]~_emulated  ; clk_reg                                                                                                  ; clk_pc      ; 0.000        ; 0.055      ; 2.081      ;
; 1.843 ; super_register_bank:inst2|Working_register[11]                                                           ; fetch:inst4|PC[4]~_emulated  ; clk_reg                                                                                                  ; clk_pc      ; 0.000        ; 0.055      ; 2.082      ;
; 1.845 ; super_register_bank:inst2|Working_register[11]                                                           ; fetch:inst4|PC[3]~_emulated  ; clk_reg                                                                                                  ; clk_pc      ; 0.000        ; 0.055      ; 2.084      ;
; 1.848 ; super_register_bank:inst2|Working_register[11]                                                           ; fetch:inst4|PC[0]~_emulated  ; clk_reg                                                                                                  ; clk_pc      ; 0.000        ; 0.055      ; 2.087      ;
; 1.849 ; super_register_bank:inst2|Working_register[11]                                                           ; fetch:inst4|PC[1]~_emulated  ; clk_reg                                                                                                  ; clk_pc      ; 0.000        ; 0.055      ; 2.088      ;
; 1.850 ; clk_pc                                                                                                   ; fetch:inst4|PC[7]~_emulated  ; clk_pc                                                                                                   ; clk_pc      ; -0.500       ; 1.979      ; 3.493      ;
; 1.851 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; fetch:inst4|PC[0]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; -0.500       ; 1.970      ; 3.698      ;
; 1.887 ; super_register_bank:inst2|Working_register[4]                                                            ; fetch:inst4|PC[2]~_emulated  ; clk_reg                                                                                                  ; clk_pc      ; 0.000        ; 0.055      ; 2.126      ;
+-------+----------------------------------------------------------------------------------------------------------+------------------------------+----------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk_reg'                                                                                                                    ;
+-------+-----------------+------------------------------------------------+-----------------------+-------------+--------------+------------+------------+
; Slack ; From Node       ; To Node                                        ; Launch Clock          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------+------------------------------------------------+-----------------------+-------------+--------------+------------+------------+
; 1.031 ; ALU:inst5|z[15] ; super_register_bank:inst2|r15[15]              ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.152     ; 0.053      ;
; 1.307 ; ALU:inst5|z[1]  ; super_register_bank:inst2|r15[1]               ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.137     ; 0.344      ;
; 1.453 ; ALU:inst5|z[2]  ; super_register_bank:inst2|r7[2]                ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.139     ; 0.488      ;
; 1.454 ; ALU:inst5|z[13] ; super_register_bank:inst2|r27[13]              ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.138     ; 0.490      ;
; 1.455 ; ALU:inst5|z[5]  ; super_register_bank:inst2|r10[5]               ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.135     ; 0.494      ;
; 1.456 ; ALU:inst5|z[5]  ; super_register_bank:inst2|r2[5]                ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.135     ; 0.495      ;
; 1.625 ; ALU:inst5|z[11] ; super_register_bank:inst2|r18[11]              ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.139     ; 0.660      ;
; 1.634 ; ALU:inst5|z[5]  ; super_register_bank:inst2|r24[5]               ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.135     ; 0.673      ;
; 1.634 ; ALU:inst5|z[5]  ; super_register_bank:inst2|r27[5]               ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.135     ; 0.673      ;
; 1.644 ; ALU:inst5|z[9]  ; super_register_bank:inst2|r19[9]               ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.146     ; 0.672      ;
; 1.687 ; ALU:inst5|z[13] ; super_register_bank:inst2|r15[13]              ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.138     ; 0.723      ;
; 1.702 ; ALU:inst5|z[13] ; super_register_bank:inst2|Working_register[13] ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.136     ; 0.740      ;
; 1.715 ; ALU:inst5|z[5]  ; super_register_bank:inst2|r14[5]               ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.126     ; 0.763      ;
; 1.718 ; ALU:inst5|z[4]  ; super_register_bank:inst2|r13[4]               ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.142     ; 0.750      ;
; 1.724 ; ALU:inst5|z[4]  ; super_register_bank:inst2|r26[4]               ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.141     ; 0.757      ;
; 1.725 ; ALU:inst5|z[5]  ; super_register_bank:inst2|r23[5]               ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.137     ; 0.762      ;
; 1.745 ; ALU:inst5|z[1]  ; super_register_bank:inst2|r11[1]               ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.140     ; 0.779      ;
; 1.751 ; ALU:inst5|z[11] ; super_register_bank:inst2|r17[11]              ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.139     ; 0.786      ;
; 1.763 ; ALU:inst5|z[9]  ; super_register_bank:inst2|r18[9]               ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.146     ; 0.791      ;
; 1.766 ; ALU:inst5|z[13] ; super_register_bank:inst2|r14[13]              ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.132     ; 0.808      ;
; 1.781 ; ALU:inst5|z[6]  ; super_register_bank:inst2|r17[6]               ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.140     ; 0.815      ;
; 1.790 ; ALU:inst5|z[3]  ; super_register_bank:inst2|r0[3]                ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.144     ; 0.820      ;
; 1.794 ; ALU:inst5|z[9]  ; super_register_bank:inst2|r16[9]               ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.146     ; 0.822      ;
; 1.794 ; ALU:inst5|z[7]  ; super_register_bank:inst2|r12[7]               ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.144     ; 0.824      ;
; 1.797 ; ALU:inst5|z[2]  ; super_register_bank:inst2|r15[2]               ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.139     ; 0.832      ;
; 1.810 ; ALU:inst5|z[12] ; super_register_bank:inst2|r13[12]              ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.147     ; 0.837      ;
; 1.818 ; ALU:inst5|z[4]  ; super_register_bank:inst2|r9[4]                ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.141     ; 0.851      ;
; 1.822 ; ALU:inst5|z[1]  ; super_register_bank:inst2|r7[1]                ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.137     ; 0.859      ;
; 1.830 ; ALU:inst5|z[4]  ; super_register_bank:inst2|r1[4]                ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.142     ; 0.862      ;
; 1.832 ; ALU:inst5|z[12] ; super_register_bank:inst2|r6[12]               ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.139     ; 0.867      ;
; 1.833 ; ALU:inst5|z[9]  ; super_register_bank:inst2|r15[9]               ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.154     ; 0.853      ;
; 1.833 ; ALU:inst5|z[1]  ; super_register_bank:inst2|r6[1]                ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.131     ; 0.876      ;
; 1.833 ; ALU:inst5|z[6]  ; super_register_bank:inst2|r18[6]               ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.138     ; 0.869      ;
; 1.840 ; ALU:inst5|z[5]  ; super_register_bank:inst2|r12[5]               ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.134     ; 0.880      ;
; 1.849 ; ALU:inst5|z[0]  ; super_register_bank:inst2|r15[0]               ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.161     ; 0.862      ;
; 1.852 ; ALU:inst5|z[6]  ; super_register_bank:inst2|r16[6]               ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.140     ; 0.886      ;
; 1.854 ; ALU:inst5|z[10] ; super_register_bank:inst2|r17[10]              ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.137     ; 0.891      ;
; 1.866 ; ALU:inst5|z[12] ; super_register_bank:inst2|r2[12]               ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.139     ; 0.901      ;
; 1.867 ; ALU:inst5|z[1]  ; super_register_bank:inst2|r2[1]                ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.131     ; 0.910      ;
; 1.867 ; ALU:inst5|z[6]  ; super_register_bank:inst2|r19[6]               ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.138     ; 0.903      ;
; 1.870 ; ALU:inst5|z[14] ; super_register_bank:inst2|r24[14]              ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.164     ; 0.880      ;
; 1.876 ; ALU:inst5|z[4]  ; super_register_bank:inst2|r22[4]               ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.141     ; 0.909      ;
; 1.881 ; ALU:inst5|z[4]  ; super_register_bank:inst2|r21[4]               ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.142     ; 0.913      ;
; 1.888 ; ALU:inst5|z[4]  ; super_register_bank:inst2|r20[4]               ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.140     ; 0.922      ;
; 1.889 ; ALU:inst5|z[5]  ; super_register_bank:inst2|r8[5]                ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.130     ; 0.933      ;
; 1.889 ; ALU:inst5|z[6]  ; super_register_bank:inst2|r8[6]                ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.149     ; 0.914      ;
; 1.891 ; ALU:inst5|z[4]  ; super_register_bank:inst2|r23[4]               ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.140     ; 0.925      ;
; 1.894 ; ALU:inst5|z[4]  ; super_register_bank:inst2|r8[4]                ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.133     ; 0.935      ;
; 1.900 ; ALU:inst5|z[13] ; super_register_bank:inst2|r11[13]              ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.134     ; 0.940      ;
; 1.906 ; ALU:inst5|z[5]  ; super_register_bank:inst2|r26[5]               ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.139     ; 0.941      ;
; 1.908 ; ALU:inst5|z[1]  ; super_register_bank:inst2|r19[1]               ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.124     ; 0.958      ;
; 1.909 ; ALU:inst5|z[5]  ; super_register_bank:inst2|r21[5]               ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.139     ; 0.944      ;
; 1.913 ; ALU:inst5|z[2]  ; super_register_bank:inst2|r10[2]               ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.130     ; 0.957      ;
; 1.925 ; ALU:inst5|z[5]  ; super_register_bank:inst2|r9[5]                ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.138     ; 0.961      ;
; 1.934 ; ALU:inst5|z[13] ; super_register_bank:inst2|r19[13]              ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.130     ; 0.978      ;
; 1.934 ; ALU:inst5|z[6]  ; super_register_bank:inst2|r13[6]               ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.153     ; 0.955      ;
; 1.937 ; ALU:inst5|z[3]  ; super_register_bank:inst2|r25[3]               ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.149     ; 0.962      ;
; 1.941 ; ALU:inst5|z[1]  ; super_register_bank:inst2|r23[1]               ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.142     ; 0.973      ;
; 1.943 ; ALU:inst5|z[13] ; super_register_bank:inst2|r26[13]              ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.144     ; 0.973      ;
; 1.948 ; ALU:inst5|z[3]  ; super_register_bank:inst2|r11[3]               ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.147     ; 0.975      ;
; 1.952 ; ALU:inst5|z[9]  ; super_register_bank:inst2|r14[9]               ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.148     ; 0.978      ;
; 1.955 ; ALU:inst5|z[13] ; super_register_bank:inst2|r23[13]              ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.143     ; 0.986      ;
; 1.957 ; ALU:inst5|z[2]  ; super_register_bank:inst2|r9[2]                ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.151     ; 0.980      ;
; 1.960 ; ALU:inst5|z[12] ; super_register_bank:inst2|r18[12]              ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.137     ; 0.997      ;
; 1.965 ; ALU:inst5|z[3]  ; super_register_bank:inst2|r6[3]                ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.138     ; 1.001      ;
; 1.966 ; ALU:inst5|z[2]  ; super_register_bank:inst2|r13[2]               ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.152     ; 0.988      ;
; 1.966 ; ALU:inst5|z[0]  ; super_register_bank:inst2|r13[0]               ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.168     ; 0.972      ;
; 1.971 ; ALU:inst5|z[13] ; super_register_bank:inst2|r17[13]              ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.130     ; 1.015      ;
; 1.978 ; ALU:inst5|z[11] ; super_register_bank:inst2|r26[11]              ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.156     ; 0.996      ;
; 1.988 ; ALU:inst5|z[11] ; super_register_bank:inst2|r9[11]               ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.156     ; 1.006      ;
; 1.988 ; ALU:inst5|z[1]  ; super_register_bank:inst2|r25[1]               ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.142     ; 1.020      ;
; 1.990 ; ALU:inst5|z[7]  ; super_register_bank:inst2|r18[7]               ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.140     ; 1.024      ;
; 2.000 ; ALU:inst5|z[7]  ; super_register_bank:inst2|r17[7]               ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.140     ; 1.034      ;
; 2.002 ; ALU:inst5|z[0]  ; super_register_bank:inst2|r25[0]               ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.166     ; 1.010      ;
; 2.005 ; ALU:inst5|z[3]  ; super_register_bank:inst2|Working_register[3]  ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.142     ; 1.037      ;
; 2.007 ; ALU:inst5|z[12] ; super_register_bank:inst2|r9[12]               ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.151     ; 1.030      ;
; 2.009 ; ALU:inst5|z[13] ; super_register_bank:inst2|r18[13]              ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.130     ; 1.053      ;
; 2.010 ; ALU:inst5|z[3]  ; super_register_bank:inst2|r5[3]                ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.151     ; 1.033      ;
; 2.015 ; ALU:inst5|z[12] ; super_register_bank:inst2|r10[12]              ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.143     ; 1.046      ;
; 2.015 ; ALU:inst5|z[10] ; super_register_bank:inst2|r8[10]               ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.146     ; 1.043      ;
; 2.015 ; ALU:inst5|z[9]  ; super_register_bank:inst2|r8[9]                ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.152     ; 1.037      ;
; 2.016 ; ALU:inst5|z[12] ; super_register_bank:inst2|r19[12]              ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.137     ; 1.053      ;
; 2.016 ; ALU:inst5|z[11] ; super_register_bank:inst2|r15[11]              ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.148     ; 1.042      ;
; 2.017 ; ALU:inst5|z[4]  ; super_register_bank:inst2|r17[4]               ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.124     ; 1.067      ;
; 2.017 ; ALU:inst5|z[6]  ; super_register_bank:inst2|Working_register[6]  ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.144     ; 1.047      ;
; 2.017 ; ALU:inst5|z[0]  ; super_register_bank:inst2|Working_register[0]  ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.154     ; 1.037      ;
; 2.019 ; ALU:inst5|z[12] ; super_register_bank:inst2|r8[12]               ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.143     ; 1.050      ;
; 2.020 ; ALU:inst5|z[7]  ; super_register_bank:inst2|r16[7]               ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.140     ; 1.054      ;
; 2.022 ; ALU:inst5|z[11] ; super_register_bank:inst2|r0[11]               ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.137     ; 1.059      ;
; 2.026 ; ALU:inst5|z[12] ; super_register_bank:inst2|r0[12]               ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.132     ; 1.068      ;
; 2.028 ; ALU:inst5|z[2]  ; super_register_bank:inst2|r8[2]                ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.143     ; 1.059      ;
; 2.032 ; ALU:inst5|z[12] ; super_register_bank:inst2|r1[12]               ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.147     ; 1.059      ;
; 2.032 ; ALU:inst5|z[12] ; super_register_bank:inst2|r5[12]               ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.147     ; 1.059      ;
; 2.032 ; ALU:inst5|z[6]  ; super_register_bank:inst2|r10[6]               ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.136     ; 1.070      ;
; 2.034 ; ALU:inst5|z[13] ; super_register_bank:inst2|r25[13]              ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.143     ; 1.065      ;
; 2.035 ; ALU:inst5|z[0]  ; super_register_bank:inst2|r10[0]               ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.159     ; 1.050      ;
; 2.036 ; ALU:inst5|z[13] ; super_register_bank:inst2|r16[13]              ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.130     ; 1.080      ;
; 2.036 ; ALU:inst5|z[5]  ; super_register_bank:inst2|r6[5]                ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.126     ; 1.084      ;
; 2.037 ; ALU:inst5|z[13] ; super_register_bank:inst2|r5[13]               ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.145     ; 1.066      ;
; 2.037 ; ALU:inst5|z[5]  ; super_register_bank:inst2|r13[5]               ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.139     ; 1.072      ;
+-------+-----------------+------------------------------------------------+-----------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk_k'                                                                                                                                                                                                                                                                                ;
+-------+----------------------------------------------------------------------------------------------------------+------------------------------+----------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                ; To Node                      ; Launch Clock                                                                                             ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------+------------------------------+----------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; 1.040 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[9]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.000        ; 1.996      ; 3.413      ;
; 1.105 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[3]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.000        ; 1.985      ; 3.467      ;
; 1.208 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[15] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.000        ; 2.000      ; 3.585      ;
; 1.213 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[8]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.000        ; 1.996      ; 3.586      ;
; 1.237 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.000        ; 1.994      ; 3.608      ;
; 1.257 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[10] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.000        ; 2.000      ; 3.634      ;
; 1.479 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[13] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.000        ; 1.987      ; 3.843      ;
; 1.489 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.000        ; 1.993      ; 3.859      ;
; 1.493 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[12] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.000        ; 1.996      ; 3.866      ;
; 1.544 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[9]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; -0.500       ; 1.996      ; 3.417      ;
; 1.545 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[11] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.000        ; 1.998      ; 3.920      ;
; 1.605 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[3]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; -0.500       ; 1.985      ; 3.467      ;
; 1.621 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[14] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.000        ; 1.998      ; 3.996      ;
; 1.625 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[5]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.000        ; 1.985      ; 3.987      ;
; 1.645 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.000        ; 1.993      ; 4.015      ;
; 1.715 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[15] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; -0.500       ; 2.000      ; 3.592      ;
; 1.720 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[8]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; -0.500       ; 1.996      ; 3.593      ;
; 1.723 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[4]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.000        ; 1.993      ; 4.093      ;
; 1.744 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; -0.500       ; 1.994      ; 3.615      ;
; 1.764 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[10] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; -0.500       ; 2.000      ; 3.641      ;
; 1.805 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.000        ; 1.993      ; 4.175      ;
; 1.912 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[7]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.000        ; 1.994      ; 4.283      ;
; 1.979 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[13] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; -0.500       ; 1.987      ; 3.843      ;
; 1.993 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[12] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; -0.500       ; 1.996      ; 3.866      ;
; 1.996 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; -0.500       ; 1.993      ; 3.866      ;
; 2.045 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[11] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; -0.500       ; 1.998      ; 3.920      ;
; 2.128 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[14] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; -0.500       ; 1.998      ; 4.003      ;
; 2.132 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[5]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; -0.500       ; 1.985      ; 3.994      ;
; 2.152 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; -0.500       ; 1.993      ; 4.022      ;
; 2.230 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[4]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; -0.500       ; 1.993      ; 4.100      ;
; 2.305 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; -0.500       ; 1.993      ; 4.175      ;
; 2.414 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[7]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; -0.500       ; 1.994      ; 4.285      ;
; 4.246 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; constant_reg:inst6|k_out[6]  ; clk_rom                                                                                                  ; clk_k       ; 0.000        ; -0.071     ; 4.359      ;
; 4.246 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; constant_reg:inst6|k_out[7]  ; clk_rom                                                                                                  ; clk_k       ; 0.000        ; -0.071     ; 4.359      ;
; 4.405 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; constant_reg:inst6|k_out[0]  ; clk_rom                                                                                                  ; clk_k       ; 0.000        ; -0.072     ; 4.517      ;
; 4.405 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; constant_reg:inst6|k_out[1]  ; clk_rom                                                                                                  ; clk_k       ; 0.000        ; -0.072     ; 4.517      ;
; 4.405 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; constant_reg:inst6|k_out[4]  ; clk_rom                                                                                                  ; clk_k       ; 0.000        ; -0.072     ; 4.517      ;
; 4.576 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; constant_reg:inst6|k_out[2]  ; clk_rom                                                                                                  ; clk_k       ; 0.000        ; -0.072     ; 4.688      ;
; 4.584 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; constant_reg:inst6|k_out[3]  ; clk_rom                                                                                                  ; clk_k       ; 0.000        ; -0.080     ; 4.688      ;
; 4.606 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; constant_reg:inst6|k_out[5]  ; clk_rom                                                                                                  ; clk_k       ; 0.000        ; -0.080     ; 4.710      ;
; 4.643 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; constant_reg:inst6|k_out[10] ; clk_rom                                                                                                  ; clk_k       ; 0.000        ; -0.065     ; 4.762      ;
; 4.643 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; constant_reg:inst6|k_out[15] ; clk_rom                                                                                                  ; clk_k       ; 0.000        ; -0.065     ; 4.762      ;
; 4.680 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; constant_reg:inst6|k_out[8]  ; clk_rom                                                                                                  ; clk_k       ; 0.000        ; -0.069     ; 4.795      ;
; 4.680 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; constant_reg:inst6|k_out[9]  ; clk_rom                                                                                                  ; clk_k       ; 0.000        ; -0.069     ; 4.795      ;
; 4.680 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; constant_reg:inst6|k_out[12] ; clk_rom                                                                                                  ; clk_k       ; 0.000        ; -0.069     ; 4.795      ;
; 4.834 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; constant_reg:inst6|k_out[13] ; clk_rom                                                                                                  ; clk_k       ; 0.000        ; -0.078     ; 4.940      ;
; 5.238 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; constant_reg:inst6|k_out[11] ; clk_rom                                                                                                  ; clk_k       ; 0.000        ; -0.067     ; 5.355      ;
; 5.238 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; constant_reg:inst6|k_out[14] ; clk_rom                                                                                                  ; clk_k       ; 0.000        ; -0.067     ; 5.355      ;
; 5.378 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.000        ; -4.255     ; 1.297      ;
; 5.378 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[7]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.000        ; -4.255     ; 1.297      ;
; 5.537 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.000        ; -4.256     ; 1.455      ;
; 5.537 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.000        ; -4.256     ; 1.455      ;
; 5.537 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[4]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.000        ; -4.256     ; 1.455      ;
; 5.613 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[10] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.000        ; -4.249     ; 1.538      ;
; 5.613 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[15] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.000        ; -4.249     ; 1.538      ;
; 5.657 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[8]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.000        ; -4.253     ; 1.578      ;
; 5.657 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[9]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.000        ; -4.253     ; 1.578      ;
; 5.657 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[12] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.000        ; -4.253     ; 1.578      ;
; 5.714 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.000        ; -4.256     ; 1.632      ;
; 5.736 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[3]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.000        ; -4.264     ; 1.646      ;
; 5.738 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[5]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.000        ; -4.264     ; 1.648      ;
; 5.820 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[13] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.000        ; -4.262     ; 1.732      ;
; 6.026 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; -0.500       ; -4.403     ; 1.297      ;
; 6.026 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[7]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; -0.500       ; -4.403     ; 1.297      ;
; 6.185 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; -0.500       ; -4.404     ; 1.455      ;
; 6.185 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; -0.500       ; -4.404     ; 1.455      ;
; 6.185 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[4]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; -0.500       ; -4.404     ; 1.455      ;
; 6.211 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[11] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.000        ; -4.251     ; 2.134      ;
; 6.211 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[14] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.000        ; -4.251     ; 2.134      ;
; 6.261 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[10] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; -0.500       ; -4.397     ; 1.538      ;
; 6.261 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[15] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; -0.500       ; -4.397     ; 1.538      ;
; 6.305 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[8]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; -0.500       ; -4.401     ; 1.578      ;
; 6.305 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[9]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; -0.500       ; -4.401     ; 1.578      ;
; 6.305 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[12] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; -0.500       ; -4.401     ; 1.578      ;
; 6.362 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; -0.500       ; -4.404     ; 1.632      ;
; 6.384 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[3]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; -0.500       ; -4.412     ; 1.646      ;
; 6.386 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[5]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; -0.500       ; -4.412     ; 1.648      ;
; 6.468 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[13] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; -0.500       ; -4.410     ; 1.732      ;
; 6.859 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[11] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; -0.500       ; -4.399     ; 2.134      ;
; 6.859 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[14] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; -0.500       ; -4.399     ; 2.134      ;
+-------+----------------------------------------------------------------------------------------------------------+------------------------------+----------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'nRST'                                                                              ;
+-------+-----------+----------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node ; To Node              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+----------------------+--------------+-------------+--------------+------------+------------+
; 1.222 ; clk_pc    ; fetch:inst4|PC[10]~1 ; clk_pc       ; nRST        ; 0.000        ; 1.996      ; 3.258      ;
; 1.893 ; clk_pc    ; fetch:inst4|PC[10]~1 ; clk_pc       ; nRST        ; -0.500       ; 1.996      ; 3.429      ;
+-------+-----------+----------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'clk_pc'                                                                                ;
+-------+-----------+------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node ; To Node                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+------------------------------+--------------+-------------+--------------+------------+------------+
; 0.080 ; nRST      ; fetch:inst4|PC[6]~_emulated  ; nRST         ; clk_pc      ; 0.500        ; 1.896      ; 2.291      ;
; 0.080 ; nRST      ; fetch:inst4|PC[7]~_emulated  ; nRST         ; clk_pc      ; 0.500        ; 1.905      ; 2.300      ;
; 0.080 ; nRST      ; fetch:inst4|PC[8]~_emulated  ; nRST         ; clk_pc      ; 0.500        ; 1.905      ; 2.300      ;
; 0.080 ; nRST      ; fetch:inst4|PC[9]~_emulated  ; nRST         ; clk_pc      ; 0.500        ; 1.905      ; 2.300      ;
; 0.080 ; nRST      ; fetch:inst4|PC[10]~_emulated ; nRST         ; clk_pc      ; 0.500        ; 1.905      ; 2.300      ;
; 0.080 ; nRST      ; fetch:inst4|PC[0]~_emulated  ; nRST         ; clk_pc      ; 0.500        ; 1.896      ; 2.291      ;
; 0.080 ; nRST      ; fetch:inst4|PC[1]~_emulated  ; nRST         ; clk_pc      ; 0.500        ; 1.896      ; 2.291      ;
; 0.080 ; nRST      ; fetch:inst4|PC[2]~_emulated  ; nRST         ; clk_pc      ; 0.500        ; 1.896      ; 2.291      ;
; 0.080 ; nRST      ; fetch:inst4|PC[3]~_emulated  ; nRST         ; clk_pc      ; 0.500        ; 1.896      ; 2.291      ;
; 0.080 ; nRST      ; fetch:inst4|PC[4]~_emulated  ; nRST         ; clk_pc      ; 0.500        ; 1.896      ; 2.291      ;
; 0.080 ; nRST      ; fetch:inst4|PC[5]~_emulated  ; nRST         ; clk_pc      ; 0.500        ; 1.905      ; 2.300      ;
; 0.695 ; nRST      ; fetch:inst4|PC[6]~_emulated  ; nRST         ; clk_pc      ; 1.000        ; 1.896      ; 2.176      ;
; 0.695 ; nRST      ; fetch:inst4|PC[7]~_emulated  ; nRST         ; clk_pc      ; 1.000        ; 1.905      ; 2.185      ;
; 0.695 ; nRST      ; fetch:inst4|PC[8]~_emulated  ; nRST         ; clk_pc      ; 1.000        ; 1.905      ; 2.185      ;
; 0.695 ; nRST      ; fetch:inst4|PC[9]~_emulated  ; nRST         ; clk_pc      ; 1.000        ; 1.905      ; 2.185      ;
; 0.695 ; nRST      ; fetch:inst4|PC[10]~_emulated ; nRST         ; clk_pc      ; 1.000        ; 1.905      ; 2.185      ;
; 0.695 ; nRST      ; fetch:inst4|PC[0]~_emulated  ; nRST         ; clk_pc      ; 1.000        ; 1.896      ; 2.176      ;
; 0.695 ; nRST      ; fetch:inst4|PC[1]~_emulated  ; nRST         ; clk_pc      ; 1.000        ; 1.896      ; 2.176      ;
; 0.695 ; nRST      ; fetch:inst4|PC[2]~_emulated  ; nRST         ; clk_pc      ; 1.000        ; 1.896      ; 2.176      ;
; 0.695 ; nRST      ; fetch:inst4|PC[3]~_emulated  ; nRST         ; clk_pc      ; 1.000        ; 1.896      ; 2.176      ;
; 0.695 ; nRST      ; fetch:inst4|PC[4]~_emulated  ; nRST         ; clk_pc      ; 1.000        ; 1.896      ; 2.176      ;
; 0.695 ; nRST      ; fetch:inst4|PC[5]~_emulated  ; nRST         ; clk_pc      ; 1.000        ; 1.905      ; 2.185      ;
+-------+-----------+------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'clk_reg'                                                                                    ;
+-------+-----------+-----------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node ; To Node                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+-----------------------------------+--------------+-------------+--------------+------------+------------+
; 0.091 ; nRST      ; super_register_bank:inst2|r9[6]   ; nRST         ; clk_reg     ; 0.500        ; 1.907      ; 2.291      ;
; 0.091 ; nRST      ; super_register_bank:inst2|r26[1]  ; nRST         ; clk_reg     ; 0.500        ; 1.907      ; 2.291      ;
; 0.091 ; nRST      ; super_register_bank:inst2|r9[1]   ; nRST         ; clk_reg     ; 0.500        ; 1.907      ; 2.291      ;
; 0.091 ; nRST      ; super_register_bank:inst2|r1[2]   ; nRST         ; clk_reg     ; 0.500        ; 1.907      ; 2.291      ;
; 0.091 ; nRST      ; super_register_bank:inst2|r9[2]   ; nRST         ; clk_reg     ; 0.500        ; 1.907      ; 2.291      ;
; 0.091 ; nRST      ; super_register_bank:inst2|r26[2]  ; nRST         ; clk_reg     ; 0.500        ; 1.907      ; 2.291      ;
; 0.091 ; nRST      ; super_register_bank:inst2|r9[3]   ; nRST         ; clk_reg     ; 0.500        ; 1.907      ; 2.291      ;
; 0.091 ; nRST      ; super_register_bank:inst2|r26[3]  ; nRST         ; clk_reg     ; 0.500        ; 1.907      ; 2.291      ;
; 0.091 ; nRST      ; super_register_bank:inst2|r9[4]   ; nRST         ; clk_reg     ; 0.500        ; 1.907      ; 2.291      ;
; 0.091 ; nRST      ; super_register_bank:inst2|r26[4]  ; nRST         ; clk_reg     ; 0.500        ; 1.907      ; 2.291      ;
; 0.091 ; nRST      ; super_register_bank:inst2|r9[5]   ; nRST         ; clk_reg     ; 0.500        ; 1.907      ; 2.291      ;
; 0.091 ; nRST      ; super_register_bank:inst2|r26[0]  ; nRST         ; clk_reg     ; 0.500        ; 1.907      ; 2.291      ;
; 0.091 ; nRST      ; super_register_bank:inst2|r26[7]  ; nRST         ; clk_reg     ; 0.500        ; 1.907      ; 2.291      ;
; 0.091 ; nRST      ; super_register_bank:inst2|r26[8]  ; nRST         ; clk_reg     ; 0.500        ; 1.907      ; 2.291      ;
; 0.091 ; nRST      ; super_register_bank:inst2|r9[9]   ; nRST         ; clk_reg     ; 0.500        ; 1.907      ; 2.291      ;
; 0.091 ; nRST      ; super_register_bank:inst2|r26[9]  ; nRST         ; clk_reg     ; 0.500        ; 1.907      ; 2.291      ;
; 0.091 ; nRST      ; super_register_bank:inst2|r9[10]  ; nRST         ; clk_reg     ; 0.500        ; 1.907      ; 2.291      ;
; 0.091 ; nRST      ; super_register_bank:inst2|r26[10] ; nRST         ; clk_reg     ; 0.500        ; 1.907      ; 2.291      ;
; 0.091 ; nRST      ; super_register_bank:inst2|r9[11]  ; nRST         ; clk_reg     ; 0.500        ; 1.907      ; 2.291      ;
; 0.091 ; nRST      ; super_register_bank:inst2|r26[11] ; nRST         ; clk_reg     ; 0.500        ; 1.907      ; 2.291      ;
; 0.091 ; nRST      ; super_register_bank:inst2|r9[12]  ; nRST         ; clk_reg     ; 0.500        ; 1.907      ; 2.291      ;
; 0.091 ; nRST      ; super_register_bank:inst2|r26[12] ; nRST         ; clk_reg     ; 0.500        ; 1.907      ; 2.291      ;
; 0.091 ; nRST      ; super_register_bank:inst2|r9[13]  ; nRST         ; clk_reg     ; 0.500        ; 1.907      ; 2.291      ;
; 0.091 ; nRST      ; super_register_bank:inst2|r26[13] ; nRST         ; clk_reg     ; 0.500        ; 1.907      ; 2.291      ;
; 0.091 ; nRST      ; super_register_bank:inst2|r26[14] ; nRST         ; clk_reg     ; 0.500        ; 1.907      ; 2.291      ;
; 0.091 ; nRST      ; super_register_bank:inst2|r9[15]  ; nRST         ; clk_reg     ; 0.500        ; 1.907      ; 2.291      ;
; 0.091 ; nRST      ; super_register_bank:inst2|r26[15] ; nRST         ; clk_reg     ; 0.500        ; 1.907      ; 2.291      ;
; 0.092 ; nRST      ; super_register_bank:inst2|r13[6]  ; nRST         ; clk_reg     ; 0.500        ; 1.910      ; 2.293      ;
; 0.092 ; nRST      ; super_register_bank:inst2|r8[6]   ; nRST         ; clk_reg     ; 0.500        ; 1.914      ; 2.297      ;
; 0.092 ; nRST      ; super_register_bank:inst2|r8[1]   ; nRST         ; clk_reg     ; 0.500        ; 1.914      ; 2.297      ;
; 0.092 ; nRST      ; super_register_bank:inst2|r5[1]   ; nRST         ; clk_reg     ; 0.500        ; 1.906      ; 2.289      ;
; 0.092 ; nRST      ; super_register_bank:inst2|r8[2]   ; nRST         ; clk_reg     ; 0.500        ; 1.914      ; 2.297      ;
; 0.092 ; nRST      ; super_register_bank:inst2|r5[2]   ; nRST         ; clk_reg     ; 0.500        ; 1.906      ; 2.289      ;
; 0.092 ; nRST      ; super_register_bank:inst2|r13[2]  ; nRST         ; clk_reg     ; 0.500        ; 1.906      ; 2.289      ;
; 0.092 ; nRST      ; super_register_bank:inst2|r8[3]   ; nRST         ; clk_reg     ; 0.500        ; 1.914      ; 2.297      ;
; 0.092 ; nRST      ; super_register_bank:inst2|r5[3]   ; nRST         ; clk_reg     ; 0.500        ; 1.906      ; 2.289      ;
; 0.092 ; nRST      ; super_register_bank:inst2|r1[4]   ; nRST         ; clk_reg     ; 0.500        ; 1.906      ; 2.289      ;
; 0.092 ; nRST      ; super_register_bank:inst2|r5[4]   ; nRST         ; clk_reg     ; 0.500        ; 1.906      ; 2.289      ;
; 0.092 ; nRST      ; super_register_bank:inst2|r13[4]  ; nRST         ; clk_reg     ; 0.500        ; 1.906      ; 2.289      ;
; 0.092 ; nRST      ; super_register_bank:inst2|r8[4]   ; nRST         ; clk_reg     ; 0.500        ; 1.914      ; 2.297      ;
; 0.092 ; nRST      ; super_register_bank:inst2|r8[5]   ; nRST         ; clk_reg     ; 0.500        ; 1.914      ; 2.297      ;
; 0.092 ; nRST      ; super_register_bank:inst2|r1[5]   ; nRST         ; clk_reg     ; 0.500        ; 1.906      ; 2.289      ;
; 0.092 ; nRST      ; super_register_bank:inst2|r13[5]  ; nRST         ; clk_reg     ; 0.500        ; 1.906      ; 2.289      ;
; 0.092 ; nRST      ; super_register_bank:inst2|r5[5]   ; nRST         ; clk_reg     ; 0.500        ; 1.906      ; 2.289      ;
; 0.092 ; nRST      ; super_register_bank:inst2|r8[0]   ; nRST         ; clk_reg     ; 0.500        ; 1.914      ; 2.297      ;
; 0.092 ; nRST      ; super_register_bank:inst2|r9[0]   ; nRST         ; clk_reg     ; 0.500        ; 1.914      ; 2.297      ;
; 0.092 ; nRST      ; super_register_bank:inst2|r1[0]   ; nRST         ; clk_reg     ; 0.500        ; 1.906      ; 2.289      ;
; 0.092 ; nRST      ; super_register_bank:inst2|r5[0]   ; nRST         ; clk_reg     ; 0.500        ; 1.906      ; 2.289      ;
; 0.092 ; nRST      ; super_register_bank:inst2|r13[0]  ; nRST         ; clk_reg     ; 0.500        ; 1.906      ; 2.289      ;
; 0.092 ; nRST      ; super_register_bank:inst2|r7[0]   ; nRST         ; clk_reg     ; 0.500        ; 1.906      ; 2.289      ;
; 0.092 ; nRST      ; super_register_bank:inst2|r1[7]   ; nRST         ; clk_reg     ; 0.500        ; 1.906      ; 2.289      ;
; 0.092 ; nRST      ; super_register_bank:inst2|r9[7]   ; nRST         ; clk_reg     ; 0.500        ; 1.914      ; 2.297      ;
; 0.092 ; nRST      ; super_register_bank:inst2|r13[7]  ; nRST         ; clk_reg     ; 0.500        ; 1.906      ; 2.289      ;
; 0.092 ; nRST      ; super_register_bank:inst2|r5[7]   ; nRST         ; clk_reg     ; 0.500        ; 1.906      ; 2.289      ;
; 0.092 ; nRST      ; super_register_bank:inst2|r8[7]   ; nRST         ; clk_reg     ; 0.500        ; 1.914      ; 2.297      ;
; 0.092 ; nRST      ; super_register_bank:inst2|r8[8]   ; nRST         ; clk_reg     ; 0.500        ; 1.914      ; 2.297      ;
; 0.092 ; nRST      ; super_register_bank:inst2|r9[8]   ; nRST         ; clk_reg     ; 0.500        ; 1.910      ; 2.293      ;
; 0.092 ; nRST      ; super_register_bank:inst2|r13[8]  ; nRST         ; clk_reg     ; 0.500        ; 1.910      ; 2.293      ;
; 0.092 ; nRST      ; super_register_bank:inst2|r8[9]   ; nRST         ; clk_reg     ; 0.500        ; 1.914      ; 2.297      ;
; 0.092 ; nRST      ; super_register_bank:inst2|r5[9]   ; nRST         ; clk_reg     ; 0.500        ; 1.906      ; 2.289      ;
; 0.092 ; nRST      ; super_register_bank:inst2|r8[10]  ; nRST         ; clk_reg     ; 0.500        ; 1.914      ; 2.297      ;
; 0.092 ; nRST      ; super_register_bank:inst2|r1[10]  ; nRST         ; clk_reg     ; 0.500        ; 1.906      ; 2.289      ;
; 0.092 ; nRST      ; super_register_bank:inst2|r5[10]  ; nRST         ; clk_reg     ; 0.500        ; 1.906      ; 2.289      ;
; 0.092 ; nRST      ; super_register_bank:inst2|r13[10] ; nRST         ; clk_reg     ; 0.500        ; 1.906      ; 2.289      ;
; 0.092 ; nRST      ; super_register_bank:inst2|r8[11]  ; nRST         ; clk_reg     ; 0.500        ; 1.914      ; 2.297      ;
; 0.092 ; nRST      ; super_register_bank:inst2|r5[11]  ; nRST         ; clk_reg     ; 0.500        ; 1.906      ; 2.289      ;
; 0.092 ; nRST      ; super_register_bank:inst2|r8[12]  ; nRST         ; clk_reg     ; 0.500        ; 1.914      ; 2.297      ;
; 0.092 ; nRST      ; super_register_bank:inst2|r13[12] ; nRST         ; clk_reg     ; 0.500        ; 1.910      ; 2.293      ;
; 0.092 ; nRST      ; super_register_bank:inst2|r8[13]  ; nRST         ; clk_reg     ; 0.500        ; 1.914      ; 2.297      ;
; 0.092 ; nRST      ; super_register_bank:inst2|r1[13]  ; nRST         ; clk_reg     ; 0.500        ; 1.906      ; 2.289      ;
; 0.092 ; nRST      ; super_register_bank:inst2|r13[13] ; nRST         ; clk_reg     ; 0.500        ; 1.906      ; 2.289      ;
; 0.092 ; nRST      ; super_register_bank:inst2|r5[13]  ; nRST         ; clk_reg     ; 0.500        ; 1.906      ; 2.289      ;
; 0.092 ; nRST      ; super_register_bank:inst2|r8[14]  ; nRST         ; clk_reg     ; 0.500        ; 1.914      ; 2.297      ;
; 0.092 ; nRST      ; super_register_bank:inst2|r9[14]  ; nRST         ; clk_reg     ; 0.500        ; 1.914      ; 2.297      ;
; 0.092 ; nRST      ; super_register_bank:inst2|r1[14]  ; nRST         ; clk_reg     ; 0.500        ; 1.906      ; 2.289      ;
; 0.092 ; nRST      ; super_register_bank:inst2|r5[14]  ; nRST         ; clk_reg     ; 0.500        ; 1.906      ; 2.289      ;
; 0.092 ; nRST      ; super_register_bank:inst2|r13[14] ; nRST         ; clk_reg     ; 0.500        ; 1.906      ; 2.289      ;
; 0.092 ; nRST      ; super_register_bank:inst2|r5[15]  ; nRST         ; clk_reg     ; 0.500        ; 1.906      ; 2.289      ;
; 0.092 ; nRST      ; super_register_bank:inst2|r8[15]  ; nRST         ; clk_reg     ; 0.500        ; 1.914      ; 2.297      ;
; 0.093 ; nRST      ; super_register_bank:inst2|r1[6]   ; nRST         ; clk_reg     ; 0.500        ; 1.911      ; 2.293      ;
; 0.093 ; nRST      ; super_register_bank:inst2|r5[6]   ; nRST         ; clk_reg     ; 0.500        ; 1.911      ; 2.293      ;
; 0.093 ; nRST      ; super_register_bank:inst2|r4[1]   ; nRST         ; clk_reg     ; 0.500        ; 1.906      ; 2.288      ;
; 0.093 ; nRST      ; super_register_bank:inst2|r12[1]  ; nRST         ; clk_reg     ; 0.500        ; 1.906      ; 2.288      ;
; 0.093 ; nRST      ; super_register_bank:inst2|r1[1]   ; nRST         ; clk_reg     ; 0.500        ; 1.906      ; 2.288      ;
; 0.093 ; nRST      ; super_register_bank:inst2|r13[1]  ; nRST         ; clk_reg     ; 0.500        ; 1.906      ; 2.288      ;
; 0.093 ; nRST      ; super_register_bank:inst2|r1[3]   ; nRST         ; clk_reg     ; 0.500        ; 1.906      ; 2.288      ;
; 0.093 ; nRST      ; super_register_bank:inst2|r13[3]  ; nRST         ; clk_reg     ; 0.500        ; 1.906      ; 2.288      ;
; 0.093 ; nRST      ; super_register_bank:inst2|r14[0]  ; nRST         ; clk_reg     ; 0.500        ; 1.915      ; 2.297      ;
; 0.093 ; nRST      ; super_register_bank:inst2|r10[0]  ; nRST         ; clk_reg     ; 0.500        ; 1.915      ; 2.297      ;
; 0.093 ; nRST      ; super_register_bank:inst2|r4[8]   ; nRST         ; clk_reg     ; 0.500        ; 1.906      ; 2.288      ;
; 0.093 ; nRST      ; super_register_bank:inst2|r12[8]  ; nRST         ; clk_reg     ; 0.500        ; 1.906      ; 2.288      ;
; 0.093 ; nRST      ; super_register_bank:inst2|r1[8]   ; nRST         ; clk_reg     ; 0.500        ; 1.911      ; 2.293      ;
; 0.093 ; nRST      ; super_register_bank:inst2|r5[8]   ; nRST         ; clk_reg     ; 0.500        ; 1.911      ; 2.293      ;
; 0.093 ; nRST      ; super_register_bank:inst2|r4[9]   ; nRST         ; clk_reg     ; 0.500        ; 1.906      ; 2.288      ;
; 0.093 ; nRST      ; super_register_bank:inst2|r12[9]  ; nRST         ; clk_reg     ; 0.500        ; 1.906      ; 2.288      ;
; 0.093 ; nRST      ; super_register_bank:inst2|r1[9]   ; nRST         ; clk_reg     ; 0.500        ; 1.906      ; 2.288      ;
; 0.093 ; nRST      ; super_register_bank:inst2|r13[9]  ; nRST         ; clk_reg     ; 0.500        ; 1.906      ; 2.288      ;
; 0.093 ; nRST      ; super_register_bank:inst2|r4[11]  ; nRST         ; clk_reg     ; 0.500        ; 1.906      ; 2.288      ;
; 0.093 ; nRST      ; super_register_bank:inst2|r12[11] ; nRST         ; clk_reg     ; 0.500        ; 1.906      ; 2.288      ;
; 0.093 ; nRST      ; super_register_bank:inst2|r1[11]  ; nRST         ; clk_reg     ; 0.500        ; 1.906      ; 2.288      ;
+-------+-----------+-----------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'clk_k'                                                                                 ;
+-------+-----------+------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node ; To Node                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+------------------------------+--------------+-------------+--------------+------------+------------+
; 0.099 ; nRST      ; constant_reg:inst6|k_out[6]  ; nRST         ; clk_k       ; 0.500        ; 1.919      ; 2.295      ;
; 0.099 ; nRST      ; constant_reg:inst6|k_out[2]  ; nRST         ; clk_k       ; 0.500        ; 1.918      ; 2.294      ;
; 0.099 ; nRST      ; constant_reg:inst6|k_out[3]  ; nRST         ; clk_k       ; 0.500        ; 1.910      ; 2.286      ;
; 0.099 ; nRST      ; constant_reg:inst6|k_out[7]  ; nRST         ; clk_k       ; 0.500        ; 1.919      ; 2.295      ;
; 0.099 ; nRST      ; constant_reg:inst6|k_out[8]  ; nRST         ; clk_k       ; 0.500        ; 1.921      ; 2.297      ;
; 0.099 ; nRST      ; constant_reg:inst6|k_out[9]  ; nRST         ; clk_k       ; 0.500        ; 1.921      ; 2.297      ;
; 0.099 ; nRST      ; constant_reg:inst6|k_out[10] ; nRST         ; clk_k       ; 0.500        ; 1.925      ; 2.301      ;
; 0.099 ; nRST      ; constant_reg:inst6|k_out[11] ; nRST         ; clk_k       ; 0.500        ; 1.923      ; 2.299      ;
; 0.099 ; nRST      ; constant_reg:inst6|k_out[12] ; nRST         ; clk_k       ; 0.500        ; 1.921      ; 2.297      ;
; 0.099 ; nRST      ; constant_reg:inst6|k_out[14] ; nRST         ; clk_k       ; 0.500        ; 1.923      ; 2.299      ;
; 0.099 ; nRST      ; constant_reg:inst6|k_out[15] ; nRST         ; clk_k       ; 0.500        ; 1.925      ; 2.301      ;
; 0.100 ; nRST      ; constant_reg:inst6|k_out[0]  ; nRST         ; clk_k       ; 0.500        ; 1.919      ; 2.294      ;
; 0.100 ; nRST      ; constant_reg:inst6|k_out[1]  ; nRST         ; clk_k       ; 0.500        ; 1.919      ; 2.294      ;
; 0.100 ; nRST      ; constant_reg:inst6|k_out[4]  ; nRST         ; clk_k       ; 0.500        ; 1.919      ; 2.294      ;
; 0.100 ; nRST      ; constant_reg:inst6|k_out[5]  ; nRST         ; clk_k       ; 0.500        ; 1.911      ; 2.286      ;
; 0.100 ; nRST      ; constant_reg:inst6|k_out[13] ; nRST         ; clk_k       ; 0.500        ; 1.913      ; 2.288      ;
; 0.713 ; nRST      ; constant_reg:inst6|k_out[8]  ; nRST         ; clk_k       ; 1.000        ; 1.921      ; 2.183      ;
; 0.713 ; nRST      ; constant_reg:inst6|k_out[9]  ; nRST         ; clk_k       ; 1.000        ; 1.921      ; 2.183      ;
; 0.713 ; nRST      ; constant_reg:inst6|k_out[10] ; nRST         ; clk_k       ; 1.000        ; 1.925      ; 2.187      ;
; 0.713 ; nRST      ; constant_reg:inst6|k_out[11] ; nRST         ; clk_k       ; 1.000        ; 1.923      ; 2.185      ;
; 0.713 ; nRST      ; constant_reg:inst6|k_out[12] ; nRST         ; clk_k       ; 1.000        ; 1.921      ; 2.183      ;
; 0.713 ; nRST      ; constant_reg:inst6|k_out[14] ; nRST         ; clk_k       ; 1.000        ; 1.923      ; 2.185      ;
; 0.713 ; nRST      ; constant_reg:inst6|k_out[15] ; nRST         ; clk_k       ; 1.000        ; 1.925      ; 2.187      ;
; 0.714 ; nRST      ; constant_reg:inst6|k_out[13] ; nRST         ; clk_k       ; 1.000        ; 1.913      ; 2.174      ;
; 0.715 ; nRST      ; constant_reg:inst6|k_out[6]  ; nRST         ; clk_k       ; 1.000        ; 1.919      ; 2.179      ;
; 0.715 ; nRST      ; constant_reg:inst6|k_out[2]  ; nRST         ; clk_k       ; 1.000        ; 1.918      ; 2.178      ;
; 0.715 ; nRST      ; constant_reg:inst6|k_out[3]  ; nRST         ; clk_k       ; 1.000        ; 1.910      ; 2.170      ;
; 0.715 ; nRST      ; constant_reg:inst6|k_out[7]  ; nRST         ; clk_k       ; 1.000        ; 1.919      ; 2.179      ;
; 0.716 ; nRST      ; constant_reg:inst6|k_out[0]  ; nRST         ; clk_k       ; 1.000        ; 1.919      ; 2.178      ;
; 0.716 ; nRST      ; constant_reg:inst6|k_out[1]  ; nRST         ; clk_k       ; 1.000        ; 1.919      ; 2.178      ;
; 0.716 ; nRST      ; constant_reg:inst6|k_out[4]  ; nRST         ; clk_k       ; 1.000        ; 1.919      ; 2.178      ;
; 0.716 ; nRST      ; constant_reg:inst6|k_out[5]  ; nRST         ; clk_k       ; 1.000        ; 1.911      ; 2.170      ;
+-------+-----------+------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'clk_reg'                                                                                                  ;
+--------+-----------+-----------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+-----------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.108 ; nRST      ; super_register_bank:inst2|r12[6]              ; nRST         ; clk_reg     ; 0.000        ; 1.994      ; 2.070      ;
; -0.108 ; nRST      ; super_register_bank:inst2|r23[6]              ; nRST         ; clk_reg     ; 0.000        ; 1.982      ; 2.058      ;
; -0.108 ; nRST      ; super_register_bank:inst2|r20[6]              ; nRST         ; clk_reg     ; 0.000        ; 1.982      ; 2.058      ;
; -0.108 ; nRST      ; super_register_bank:inst2|r23[1]              ; nRST         ; clk_reg     ; 0.000        ; 1.982      ; 2.058      ;
; -0.108 ; nRST      ; super_register_bank:inst2|r7[2]               ; nRST         ; clk_reg     ; 0.000        ; 1.993      ; 2.069      ;
; -0.108 ; nRST      ; super_register_bank:inst2|r15[2]              ; nRST         ; clk_reg     ; 0.000        ; 1.993      ; 2.069      ;
; -0.108 ; nRST      ; super_register_bank:inst2|r20[2]              ; nRST         ; clk_reg     ; 0.000        ; 1.982      ; 2.058      ;
; -0.108 ; nRST      ; super_register_bank:inst2|r23[2]              ; nRST         ; clk_reg     ; 0.000        ; 1.982      ; 2.058      ;
; -0.108 ; nRST      ; super_register_bank:inst2|r12[3]              ; nRST         ; clk_reg     ; 0.000        ; 1.985      ; 2.061      ;
; -0.108 ; nRST      ; super_register_bank:inst2|r23[3]              ; nRST         ; clk_reg     ; 0.000        ; 1.982      ; 2.058      ;
; -0.108 ; nRST      ; super_register_bank:inst2|r20[4]              ; nRST         ; clk_reg     ; 0.000        ; 1.982      ; 2.058      ;
; -0.108 ; nRST      ; super_register_bank:inst2|r23[4]              ; nRST         ; clk_reg     ; 0.000        ; 1.982      ; 2.058      ;
; -0.108 ; nRST      ; super_register_bank:inst2|r23[5]              ; nRST         ; clk_reg     ; 0.000        ; 1.982      ; 2.058      ;
; -0.108 ; nRST      ; super_register_bank:inst2|r20[0]              ; nRST         ; clk_reg     ; 0.000        ; 1.982      ; 2.058      ;
; -0.108 ; nRST      ; super_register_bank:inst2|r23[0]              ; nRST         ; clk_reg     ; 0.000        ; 1.982      ; 2.058      ;
; -0.108 ; nRST      ; super_register_bank:inst2|r12[7]              ; nRST         ; clk_reg     ; 0.000        ; 1.994      ; 2.070      ;
; -0.108 ; nRST      ; super_register_bank:inst2|r23[7]              ; nRST         ; clk_reg     ; 0.000        ; 1.982      ; 2.058      ;
; -0.108 ; nRST      ; super_register_bank:inst2|r23[9]              ; nRST         ; clk_reg     ; 0.000        ; 1.982      ; 2.058      ;
; -0.108 ; nRST      ; super_register_bank:inst2|r23[11]             ; nRST         ; clk_reg     ; 0.000        ; 1.982      ; 2.058      ;
; -0.108 ; nRST      ; super_register_bank:inst2|r23[13]             ; nRST         ; clk_reg     ; 0.000        ; 1.982      ; 2.058      ;
; -0.108 ; nRST      ; super_register_bank:inst2|r23[15]             ; nRST         ; clk_reg     ; 0.000        ; 1.982      ; 2.058      ;
; -0.107 ; nRST      ; super_register_bank:inst2|r2[6]               ; nRST         ; clk_reg     ; 0.000        ; 1.993      ; 2.070      ;
; -0.107 ; nRST      ; super_register_bank:inst2|r6[6]               ; nRST         ; clk_reg     ; 0.000        ; 1.993      ; 2.070      ;
; -0.107 ; nRST      ; super_register_bank:inst2|r14[6]              ; nRST         ; clk_reg     ; 0.000        ; 2.002      ; 2.079      ;
; -0.107 ; nRST      ; super_register_bank:inst2|r10[6]              ; nRST         ; clk_reg     ; 0.000        ; 2.002      ; 2.079      ;
; -0.107 ; nRST      ; super_register_bank:inst2|r21[6]              ; nRST         ; clk_reg     ; 0.000        ; 1.980      ; 2.057      ;
; -0.107 ; nRST      ; super_register_bank:inst2|r22[6]              ; nRST         ; clk_reg     ; 0.000        ; 1.981      ; 2.058      ;
; -0.107 ; nRST      ; super_register_bank:inst2|r16[6]              ; nRST         ; clk_reg     ; 0.000        ; 1.998      ; 2.075      ;
; -0.107 ; nRST      ; super_register_bank:inst2|r17[6]              ; nRST         ; clk_reg     ; 0.000        ; 1.998      ; 2.075      ;
; -0.107 ; nRST      ; super_register_bank:inst2|r27[1]              ; nRST         ; clk_reg     ; 0.000        ; 1.984      ; 2.061      ;
; -0.107 ; nRST      ; super_register_bank:inst2|r24[1]              ; nRST         ; clk_reg     ; 0.000        ; 1.984      ; 2.061      ;
; -0.107 ; nRST      ; super_register_bank:inst2|r10[1]              ; nRST         ; clk_reg     ; 0.000        ; 2.002      ; 2.079      ;
; -0.107 ; nRST      ; super_register_bank:inst2|r14[1]              ; nRST         ; clk_reg     ; 0.000        ; 2.002      ; 2.079      ;
; -0.107 ; nRST      ; super_register_bank:inst2|r21[1]              ; nRST         ; clk_reg     ; 0.000        ; 1.980      ; 2.057      ;
; -0.107 ; nRST      ; super_register_bank:inst2|r22[1]              ; nRST         ; clk_reg     ; 0.000        ; 1.981      ; 2.058      ;
; -0.107 ; nRST      ; super_register_bank:inst2|r16[1]              ; nRST         ; clk_reg     ; 0.000        ; 1.998      ; 2.075      ;
; -0.107 ; nRST      ; super_register_bank:inst2|r18[1]              ; nRST         ; clk_reg     ; 0.000        ; 1.998      ; 2.075      ;
; -0.107 ; nRST      ; super_register_bank:inst2|r17[1]              ; nRST         ; clk_reg     ; 0.000        ; 1.998      ; 2.075      ;
; -0.107 ; nRST      ; super_register_bank:inst2|r2[2]               ; nRST         ; clk_reg     ; 0.000        ; 1.993      ; 2.070      ;
; -0.107 ; nRST      ; super_register_bank:inst2|r6[2]               ; nRST         ; clk_reg     ; 0.000        ; 1.993      ; 2.070      ;
; -0.107 ; nRST      ; super_register_bank:inst2|r14[2]              ; nRST         ; clk_reg     ; 0.000        ; 2.002      ; 2.079      ;
; -0.107 ; nRST      ; super_register_bank:inst2|r10[2]              ; nRST         ; clk_reg     ; 0.000        ; 2.002      ; 2.079      ;
; -0.107 ; nRST      ; super_register_bank:inst2|r17[2]              ; nRST         ; clk_reg     ; 0.000        ; 1.998      ; 2.075      ;
; -0.107 ; nRST      ; super_register_bank:inst2|r16[2]              ; nRST         ; clk_reg     ; 0.000        ; 1.998      ; 2.075      ;
; -0.107 ; nRST      ; super_register_bank:inst2|r22[2]              ; nRST         ; clk_reg     ; 0.000        ; 1.981      ; 2.058      ;
; -0.107 ; nRST      ; super_register_bank:inst2|r21[2]              ; nRST         ; clk_reg     ; 0.000        ; 1.980      ; 2.057      ;
; -0.107 ; nRST      ; super_register_bank:inst2|r2[3]               ; nRST         ; clk_reg     ; 0.000        ; 1.993      ; 2.070      ;
; -0.107 ; nRST      ; super_register_bank:inst2|r6[3]               ; nRST         ; clk_reg     ; 0.000        ; 1.993      ; 2.070      ;
; -0.107 ; nRST      ; super_register_bank:inst2|r24[3]              ; nRST         ; clk_reg     ; 0.000        ; 1.984      ; 2.061      ;
; -0.107 ; nRST      ; super_register_bank:inst2|r27[3]              ; nRST         ; clk_reg     ; 0.000        ; 1.984      ; 2.061      ;
; -0.107 ; nRST      ; super_register_bank:inst2|r16[3]              ; nRST         ; clk_reg     ; 0.000        ; 1.998      ; 2.075      ;
; -0.107 ; nRST      ; super_register_bank:inst2|r18[3]              ; nRST         ; clk_reg     ; 0.000        ; 1.998      ; 2.075      ;
; -0.107 ; nRST      ; super_register_bank:inst2|r17[3]              ; nRST         ; clk_reg     ; 0.000        ; 1.998      ; 2.075      ;
; -0.107 ; nRST      ; super_register_bank:inst2|r20[3]              ; nRST         ; clk_reg     ; 0.000        ; 1.981      ; 2.058      ;
; -0.107 ; nRST      ; super_register_bank:inst2|r21[3]              ; nRST         ; clk_reg     ; 0.000        ; 1.980      ; 2.057      ;
; -0.107 ; nRST      ; super_register_bank:inst2|r22[3]              ; nRST         ; clk_reg     ; 0.000        ; 1.981      ; 2.058      ;
; -0.107 ; nRST      ; super_register_bank:inst2|r2[4]               ; nRST         ; clk_reg     ; 0.000        ; 1.993      ; 2.070      ;
; -0.107 ; nRST      ; super_register_bank:inst2|r6[4]               ; nRST         ; clk_reg     ; 0.000        ; 1.993      ; 2.070      ;
; -0.107 ; nRST      ; super_register_bank:inst2|r24[4]              ; nRST         ; clk_reg     ; 0.000        ; 1.984      ; 2.061      ;
; -0.107 ; nRST      ; super_register_bank:inst2|r27[4]              ; nRST         ; clk_reg     ; 0.000        ; 1.984      ; 2.061      ;
; -0.107 ; nRST      ; super_register_bank:inst2|r17[4]              ; nRST         ; clk_reg     ; 0.000        ; 1.998      ; 2.075      ;
; -0.107 ; nRST      ; super_register_bank:inst2|r16[4]              ; nRST         ; clk_reg     ; 0.000        ; 1.998      ; 2.075      ;
; -0.107 ; nRST      ; super_register_bank:inst2|r22[4]              ; nRST         ; clk_reg     ; 0.000        ; 1.981      ; 2.058      ;
; -0.107 ; nRST      ; super_register_bank:inst2|r21[4]              ; nRST         ; clk_reg     ; 0.000        ; 1.980      ; 2.057      ;
; -0.107 ; nRST      ; super_register_bank:inst2|r12[5]              ; nRST         ; clk_reg     ; 0.000        ; 1.985      ; 2.062      ;
; -0.107 ; nRST      ; super_register_bank:inst2|r2[5]               ; nRST         ; clk_reg     ; 0.000        ; 1.984      ; 2.061      ;
; -0.107 ; nRST      ; super_register_bank:inst2|r10[5]              ; nRST         ; clk_reg     ; 0.000        ; 1.984      ; 2.061      ;
; -0.107 ; nRST      ; super_register_bank:inst2|r24[5]              ; nRST         ; clk_reg     ; 0.000        ; 1.984      ; 2.061      ;
; -0.107 ; nRST      ; super_register_bank:inst2|r27[5]              ; nRST         ; clk_reg     ; 0.000        ; 1.984      ; 2.061      ;
; -0.107 ; nRST      ; super_register_bank:inst2|r26[5]              ; nRST         ; clk_reg     ; 0.000        ; 1.980      ; 2.057      ;
; -0.107 ; nRST      ; super_register_bank:inst2|r16[5]              ; nRST         ; clk_reg     ; 0.000        ; 1.998      ; 2.075      ;
; -0.107 ; nRST      ; super_register_bank:inst2|r18[5]              ; nRST         ; clk_reg     ; 0.000        ; 1.998      ; 2.075      ;
; -0.107 ; nRST      ; super_register_bank:inst2|r17[5]              ; nRST         ; clk_reg     ; 0.000        ; 1.998      ; 2.075      ;
; -0.107 ; nRST      ; super_register_bank:inst2|r21[5]              ; nRST         ; clk_reg     ; 0.000        ; 1.980      ; 2.057      ;
; -0.107 ; nRST      ; super_register_bank:inst2|r22[5]              ; nRST         ; clk_reg     ; 0.000        ; 1.981      ; 2.058      ;
; -0.107 ; nRST      ; super_register_bank:inst2|Working_register[6] ; nRST         ; clk_reg     ; 0.000        ; 1.994      ; 2.071      ;
; -0.107 ; nRST      ; super_register_bank:inst2|Working_register[0] ; nRST         ; clk_reg     ; 0.000        ; 1.994      ; 2.071      ;
; -0.107 ; nRST      ; super_register_bank:inst2|r2[0]               ; nRST         ; clk_reg     ; 0.000        ; 1.993      ; 2.070      ;
; -0.107 ; nRST      ; super_register_bank:inst2|r6[0]               ; nRST         ; clk_reg     ; 0.000        ; 1.993      ; 2.070      ;
; -0.107 ; nRST      ; super_register_bank:inst2|r24[0]              ; nRST         ; clk_reg     ; 0.000        ; 1.984      ; 2.061      ;
; -0.107 ; nRST      ; super_register_bank:inst2|r27[0]              ; nRST         ; clk_reg     ; 0.000        ; 1.984      ; 2.061      ;
; -0.107 ; nRST      ; super_register_bank:inst2|r17[0]              ; nRST         ; clk_reg     ; 0.000        ; 1.998      ; 2.075      ;
; -0.107 ; nRST      ; super_register_bank:inst2|r16[0]              ; nRST         ; clk_reg     ; 0.000        ; 1.998      ; 2.075      ;
; -0.107 ; nRST      ; super_register_bank:inst2|r22[0]              ; nRST         ; clk_reg     ; 0.000        ; 1.981      ; 2.058      ;
; -0.107 ; nRST      ; super_register_bank:inst2|r21[0]              ; nRST         ; clk_reg     ; 0.000        ; 1.980      ; 2.057      ;
; -0.107 ; nRST      ; super_register_bank:inst2|r2[7]               ; nRST         ; clk_reg     ; 0.000        ; 1.993      ; 2.070      ;
; -0.107 ; nRST      ; super_register_bank:inst2|r6[7]               ; nRST         ; clk_reg     ; 0.000        ; 1.993      ; 2.070      ;
; -0.107 ; nRST      ; super_register_bank:inst2|r27[7]              ; nRST         ; clk_reg     ; 0.000        ; 1.984      ; 2.061      ;
; -0.107 ; nRST      ; super_register_bank:inst2|r20[7]              ; nRST         ; clk_reg     ; 0.000        ; 1.981      ; 2.058      ;
; -0.107 ; nRST      ; super_register_bank:inst2|r21[7]              ; nRST         ; clk_reg     ; 0.000        ; 1.980      ; 2.057      ;
; -0.107 ; nRST      ; super_register_bank:inst2|r22[7]              ; nRST         ; clk_reg     ; 0.000        ; 1.981      ; 2.058      ;
; -0.107 ; nRST      ; super_register_bank:inst2|r16[7]              ; nRST         ; clk_reg     ; 0.000        ; 1.998      ; 2.075      ;
; -0.107 ; nRST      ; super_register_bank:inst2|r18[7]              ; nRST         ; clk_reg     ; 0.000        ; 1.998      ; 2.075      ;
; -0.107 ; nRST      ; super_register_bank:inst2|r17[7]              ; nRST         ; clk_reg     ; 0.000        ; 1.998      ; 2.075      ;
; -0.107 ; nRST      ; super_register_bank:inst2|r2[8]               ; nRST         ; clk_reg     ; 0.000        ; 1.993      ; 2.070      ;
; -0.107 ; nRST      ; super_register_bank:inst2|r6[8]               ; nRST         ; clk_reg     ; 0.000        ; 1.993      ; 2.070      ;
; -0.107 ; nRST      ; super_register_bank:inst2|r16[8]              ; nRST         ; clk_reg     ; 0.000        ; 1.998      ; 2.075      ;
; -0.107 ; nRST      ; super_register_bank:inst2|r17[8]              ; nRST         ; clk_reg     ; 0.000        ; 1.998      ; 2.075      ;
; -0.107 ; nRST      ; super_register_bank:inst2|r21[8]              ; nRST         ; clk_reg     ; 0.000        ; 1.980      ; 2.057      ;
; -0.107 ; nRST      ; super_register_bank:inst2|r24[9]              ; nRST         ; clk_reg     ; 0.000        ; 1.984      ; 2.061      ;
+--------+-----------+-----------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'clk_k'                                                                                   ;
+--------+-----------+------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+------------------------------+--------------+-------------+--------------+------------+------------+
; -0.108 ; nRST      ; constant_reg:inst6|k_out[6]  ; nRST         ; clk_k       ; 0.000        ; 1.994      ; 2.070      ;
; -0.108 ; nRST      ; constant_reg:inst6|k_out[2]  ; nRST         ; clk_k       ; 0.000        ; 1.993      ; 2.069      ;
; -0.108 ; nRST      ; constant_reg:inst6|k_out[3]  ; nRST         ; clk_k       ; 0.000        ; 1.985      ; 2.061      ;
; -0.108 ; nRST      ; constant_reg:inst6|k_out[7]  ; nRST         ; clk_k       ; 0.000        ; 1.994      ; 2.070      ;
; -0.107 ; nRST      ; constant_reg:inst6|k_out[0]  ; nRST         ; clk_k       ; 0.000        ; 1.993      ; 2.070      ;
; -0.107 ; nRST      ; constant_reg:inst6|k_out[1]  ; nRST         ; clk_k       ; 0.000        ; 1.993      ; 2.070      ;
; -0.107 ; nRST      ; constant_reg:inst6|k_out[4]  ; nRST         ; clk_k       ; 0.000        ; 1.993      ; 2.070      ;
; -0.107 ; nRST      ; constant_reg:inst6|k_out[5]  ; nRST         ; clk_k       ; 0.000        ; 1.985      ; 2.062      ;
; -0.106 ; nRST      ; constant_reg:inst6|k_out[8]  ; nRST         ; clk_k       ; 0.000        ; 1.996      ; 2.074      ;
; -0.106 ; nRST      ; constant_reg:inst6|k_out[9]  ; nRST         ; clk_k       ; 0.000        ; 1.996      ; 2.074      ;
; -0.106 ; nRST      ; constant_reg:inst6|k_out[10] ; nRST         ; clk_k       ; 0.000        ; 2.000      ; 2.078      ;
; -0.106 ; nRST      ; constant_reg:inst6|k_out[11] ; nRST         ; clk_k       ; 0.000        ; 1.998      ; 2.076      ;
; -0.106 ; nRST      ; constant_reg:inst6|k_out[12] ; nRST         ; clk_k       ; 0.000        ; 1.996      ; 2.074      ;
; -0.106 ; nRST      ; constant_reg:inst6|k_out[13] ; nRST         ; clk_k       ; 0.000        ; 1.987      ; 2.065      ;
; -0.106 ; nRST      ; constant_reg:inst6|k_out[14] ; nRST         ; clk_k       ; 0.000        ; 1.998      ; 2.076      ;
; -0.106 ; nRST      ; constant_reg:inst6|k_out[15] ; nRST         ; clk_k       ; 0.000        ; 2.000      ; 2.078      ;
; 0.517  ; nRST      ; constant_reg:inst6|k_out[0]  ; nRST         ; clk_k       ; -0.500       ; 1.993      ; 2.194      ;
; 0.517  ; nRST      ; constant_reg:inst6|k_out[6]  ; nRST         ; clk_k       ; -0.500       ; 1.994      ; 2.195      ;
; 0.517  ; nRST      ; constant_reg:inst6|k_out[1]  ; nRST         ; clk_k       ; -0.500       ; 1.993      ; 2.194      ;
; 0.517  ; nRST      ; constant_reg:inst6|k_out[2]  ; nRST         ; clk_k       ; -0.500       ; 1.993      ; 2.194      ;
; 0.517  ; nRST      ; constant_reg:inst6|k_out[3]  ; nRST         ; clk_k       ; -0.500       ; 1.985      ; 2.186      ;
; 0.517  ; nRST      ; constant_reg:inst6|k_out[4]  ; nRST         ; clk_k       ; -0.500       ; 1.993      ; 2.194      ;
; 0.517  ; nRST      ; constant_reg:inst6|k_out[7]  ; nRST         ; clk_k       ; -0.500       ; 1.994      ; 2.195      ;
; 0.517  ; nRST      ; constant_reg:inst6|k_out[8]  ; nRST         ; clk_k       ; -0.500       ; 1.996      ; 2.197      ;
; 0.517  ; nRST      ; constant_reg:inst6|k_out[9]  ; nRST         ; clk_k       ; -0.500       ; 1.996      ; 2.197      ;
; 0.517  ; nRST      ; constant_reg:inst6|k_out[10] ; nRST         ; clk_k       ; -0.500       ; 2.000      ; 2.201      ;
; 0.517  ; nRST      ; constant_reg:inst6|k_out[11] ; nRST         ; clk_k       ; -0.500       ; 1.998      ; 2.199      ;
; 0.517  ; nRST      ; constant_reg:inst6|k_out[12] ; nRST         ; clk_k       ; -0.500       ; 1.996      ; 2.197      ;
; 0.517  ; nRST      ; constant_reg:inst6|k_out[14] ; nRST         ; clk_k       ; -0.500       ; 1.998      ; 2.199      ;
; 0.517  ; nRST      ; constant_reg:inst6|k_out[15] ; nRST         ; clk_k       ; -0.500       ; 2.000      ; 2.201      ;
; 0.518  ; nRST      ; constant_reg:inst6|k_out[5]  ; nRST         ; clk_k       ; -0.500       ; 1.985      ; 2.187      ;
; 0.518  ; nRST      ; constant_reg:inst6|k_out[13] ; nRST         ; clk_k       ; -0.500       ; 1.987      ; 2.189      ;
+--------+-----------+------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'clk_pc'                                                                                  ;
+--------+-----------+------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+------------------------------+--------------+-------------+--------------+------------+------------+
; -0.087 ; nRST      ; fetch:inst4|PC[6]~_emulated  ; nRST         ; clk_pc      ; 0.000        ; 1.970      ; 2.067      ;
; -0.087 ; nRST      ; fetch:inst4|PC[7]~_emulated  ; nRST         ; clk_pc      ; 0.000        ; 1.979      ; 2.076      ;
; -0.087 ; nRST      ; fetch:inst4|PC[8]~_emulated  ; nRST         ; clk_pc      ; 0.000        ; 1.979      ; 2.076      ;
; -0.087 ; nRST      ; fetch:inst4|PC[9]~_emulated  ; nRST         ; clk_pc      ; 0.000        ; 1.979      ; 2.076      ;
; -0.087 ; nRST      ; fetch:inst4|PC[10]~_emulated ; nRST         ; clk_pc      ; 0.000        ; 1.979      ; 2.076      ;
; -0.087 ; nRST      ; fetch:inst4|PC[0]~_emulated  ; nRST         ; clk_pc      ; 0.000        ; 1.970      ; 2.067      ;
; -0.087 ; nRST      ; fetch:inst4|PC[1]~_emulated  ; nRST         ; clk_pc      ; 0.000        ; 1.970      ; 2.067      ;
; -0.087 ; nRST      ; fetch:inst4|PC[2]~_emulated  ; nRST         ; clk_pc      ; 0.000        ; 1.970      ; 2.067      ;
; -0.087 ; nRST      ; fetch:inst4|PC[3]~_emulated  ; nRST         ; clk_pc      ; 0.000        ; 1.970      ; 2.067      ;
; -0.087 ; nRST      ; fetch:inst4|PC[4]~_emulated  ; nRST         ; clk_pc      ; 0.000        ; 1.970      ; 2.067      ;
; -0.087 ; nRST      ; fetch:inst4|PC[5]~_emulated  ; nRST         ; clk_pc      ; 0.000        ; 1.979      ; 2.076      ;
; 0.536  ; nRST      ; fetch:inst4|PC[7]~_emulated  ; nRST         ; clk_pc      ; -0.500       ; 1.979      ; 2.199      ;
; 0.536  ; nRST      ; fetch:inst4|PC[8]~_emulated  ; nRST         ; clk_pc      ; -0.500       ; 1.979      ; 2.199      ;
; 0.536  ; nRST      ; fetch:inst4|PC[9]~_emulated  ; nRST         ; clk_pc      ; -0.500       ; 1.979      ; 2.199      ;
; 0.536  ; nRST      ; fetch:inst4|PC[10]~_emulated ; nRST         ; clk_pc      ; -0.500       ; 1.979      ; 2.199      ;
; 0.536  ; nRST      ; fetch:inst4|PC[5]~_emulated  ; nRST         ; clk_pc      ; -0.500       ; 1.979      ; 2.199      ;
; 0.537  ; nRST      ; fetch:inst4|PC[6]~_emulated  ; nRST         ; clk_pc      ; -0.500       ; 1.970      ; 2.191      ;
; 0.537  ; nRST      ; fetch:inst4|PC[0]~_emulated  ; nRST         ; clk_pc      ; -0.500       ; 1.970      ; 2.191      ;
; 0.537  ; nRST      ; fetch:inst4|PC[1]~_emulated  ; nRST         ; clk_pc      ; -0.500       ; 1.970      ; 2.191      ;
; 0.537  ; nRST      ; fetch:inst4|PC[2]~_emulated  ; nRST         ; clk_pc      ; -0.500       ; 1.970      ; 2.191      ;
; 0.537  ; nRST      ; fetch:inst4|PC[3]~_emulated  ; nRST         ; clk_pc      ; -0.500       ; 1.970      ; 2.191      ;
; 0.537  ; nRST      ; fetch:inst4|PC[4]~_emulated  ; nRST         ; clk_pc      ; -0.500       ; 1.970      ; 2.191      ;
+--------+-----------+------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                                                                                ;
+----------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------------------------------------------------------+--------+---------------+
; decoder:inst1|ALUC[0]                                                                                    ; -7.634 ; -109.346      ;
; clk_reg                                                                                                  ; -5.110 ; -2006.977     ;
; clk_k                                                                                                    ; -4.096 ; -59.496       ;
; clk_pc                                                                                                   ; -3.934 ; -42.265       ;
; clk_ram                                                                                                  ; -3.202 ; -18.074       ;
; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -3.106 ; -33.491       ;
; nRST                                                                                                     ; -1.249 ; -1.249        ;
; clk_rom                                                                                                  ; -1.239 ; -2.388        ;
+----------------------------------------------------------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------------------------------------------------------+--------+---------------+
; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -2.037 ; -13.323       ;
; clk_ram                                                                                                  ; -0.624 ; -0.624        ;
; decoder:inst1|ALUC[0]                                                                                    ; -0.542 ; -2.328        ;
; clk_pc                                                                                                   ; 0.336  ; 0.000         ;
; clk_k                                                                                                    ; 0.344  ; 0.000         ;
; clk_rom                                                                                                  ; 0.605  ; 0.000         ;
; clk_reg                                                                                                  ; 0.648  ; 0.000         ;
; nRST                                                                                                     ; 0.889  ; 0.000         ;
+----------------------------------------------------------------------------------------------------------+--------+---------------+


+---------------------------------------+
; Fast 1200mV 0C Model Recovery Summary ;
+---------+--------+--------------------+
; Clock   ; Slack  ; End Point TNS      ;
+---------+--------+--------------------+
; clk_pc  ; -0.091 ; -1.001             ;
; clk_reg ; -0.082 ; -35.786            ;
; clk_k   ; -0.076 ; -1.216             ;
+---------+--------+--------------------+


+--------------------------------------+
; Fast 1200mV 0C Model Removal Summary ;
+---------+--------+-------------------+
; Clock   ; Slack  ; End Point TNS     ;
+---------+--------+-------------------+
; clk_reg ; -0.090 ; -40.730           ;
; clk_k   ; -0.090 ; -1.433            ;
; clk_pc  ; -0.073 ; -0.803            ;
+---------+--------+-------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                                                                                  ;
+----------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------------------------------------------------------+--------+---------------+
; clk_reg                                                                                                  ; -3.000 ; -493.449      ;
; clk_k                                                                                                    ; -3.000 ; -19.911       ;
; clk_pc                                                                                                   ; -3.000 ; -14.605       ;
; clk_ram                                                                                                  ; -3.000 ; -13.030       ;
; clk_rom                                                                                                  ; -3.000 ; -5.191        ;
; nRST                                                                                                     ; -3.000 ; -3.000        ;
; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.095 ; -2.518        ;
; decoder:inst1|ALUC[0]                                                                                    ; 0.338  ; 0.000         ;
+----------------------------------------------------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'decoder:inst1|ALUC[0]'                                                                                                                                                                                                                                                              ;
+--------+----------------------------------------------------------------------------------------------------------+------------------+----------------------------------------------------------------------------------------------------------+-----------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                ; To Node          ; Launch Clock                                                                                             ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------+------------------+----------------------------------------------------------------------------------------------------------+-----------------------+--------------+------------+------------+
; -7.634 ; decoder:inst1|KMux                                                                                       ; ALU:inst5|cy_out ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -3.453     ; 4.102      ;
; -7.308 ; decoder:inst1|Sel_B[1]                                                                                   ; ALU:inst5|cy_out ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -3.460     ; 3.769      ;
; -7.265 ; decoder:inst1|KMux                                                                                       ; ALU:inst5|z[11]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -2.380     ; 4.491      ;
; -7.129 ; decoder:inst1|KMux                                                                                       ; ALU:inst5|cy_out ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -3.448     ; 4.102      ;
; -7.085 ; decoder:inst1|KMux                                                                                       ; ALU:inst5|z[12]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -2.383     ; 3.969      ;
; -6.944 ; decoder:inst1|Sel_B[1]                                                                                   ; ALU:inst5|z[11]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -2.387     ; 4.163      ;
; -6.902 ; decoder:inst1|Sel_B[1]                                                                                   ; ALU:inst5|z[12]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -2.390     ; 3.779      ;
; -6.803 ; decoder:inst1|Sel_B[1]                                                                                   ; ALU:inst5|cy_out ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -3.455     ; 3.769      ;
; -6.770 ; decoder:inst1|KMux                                                                                       ; ALU:inst5|z[11]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -2.385     ; 4.491      ;
; -6.733 ; decoder:inst1|KMux                                                                                       ; ALU:inst5|z[15]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -2.374     ; 4.449      ;
; -6.649 ; decoder:inst1|KMux                                                                                       ; ALU:inst5|z[14]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -2.371     ; 4.419      ;
; -6.590 ; decoder:inst1|KMux                                                                                       ; ALU:inst5|z[12]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -2.388     ; 3.969      ;
; -6.580 ; decoder:inst1|KMux                                                                                       ; ALU:inst5|z[13]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -2.388     ; 4.264      ;
; -6.501 ; decoder:inst1|KMux                                                                                       ; ALU:inst5|z[10]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -2.382     ; 4.197      ;
; -6.449 ; decoder:inst1|Sel_B[1]                                                                                   ; ALU:inst5|z[11]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -2.392     ; 4.163      ;
; -6.407 ; decoder:inst1|Sel_B[1]                                                                                   ; ALU:inst5|z[12]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -2.395     ; 3.779      ;
; -6.407 ; decoder:inst1|Sel_B[1]                                                                                   ; ALU:inst5|z[15]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -2.381     ; 4.116      ;
; -6.367 ; decoder:inst1|KMux                                                                                       ; ALU:inst5|z[7]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -2.379     ; 3.989      ;
; -6.323 ; decoder:inst1|Sel_B[1]                                                                                   ; ALU:inst5|z[14]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -2.378     ; 4.086      ;
; -6.288 ; decoder:inst1|KMux                                                                                       ; ALU:inst5|z[9]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -2.378     ; 3.988      ;
; -6.276 ; decoder:inst1|Sel_B[1]                                                                                   ; ALU:inst5|z[5]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -2.398     ; 4.005      ;
; -6.259 ; decoder:inst1|Sel_B[1]                                                                                   ; ALU:inst5|z[13]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -2.395     ; 3.936      ;
; -6.238 ; decoder:inst1|KMux                                                                                       ; ALU:inst5|z[15]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -2.379     ; 4.449      ;
; -6.209 ; decoder:inst1|Sel_B[1]                                                                                   ; ALU:inst5|z[4]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -2.397     ; 3.889      ;
; -6.205 ; decoder:inst1|KMux                                                                                       ; ALU:inst5|z[8]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -2.377     ; 3.969      ;
; -6.176 ; decoder:inst1|Sel_B[1]                                                                                   ; ALU:inst5|z[10]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -2.389     ; 3.865      ;
; -6.154 ; decoder:inst1|KMux                                                                                       ; ALU:inst5|z[14]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -2.376     ; 4.419      ;
; -6.130 ; decoder:inst1|KMux                                                                                       ; ALU:inst5|z[5]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -2.391     ; 3.866      ;
; -6.085 ; decoder:inst1|KMux                                                                                       ; ALU:inst5|z[13]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -2.393     ; 4.264      ;
; -6.048 ; decoder:inst1|Sel_B[1]                                                                                   ; ALU:inst5|z[7]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -2.386     ; 3.663      ;
; -6.030 ; decoder:inst1|Sel_B[1]                                                                                   ; ALU:inst5|z[2]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -2.390     ; 3.776      ;
; -6.023 ; decoder:inst1|KMux                                                                                       ; ALU:inst5|z[6]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -2.379     ; 3.691      ;
; -6.006 ; decoder:inst1|KMux                                                                                       ; ALU:inst5|z[10]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -2.387     ; 4.197      ;
; -5.999 ; decoder:inst1|KMux                                                                                       ; ALU:inst5|z[4]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -2.390     ; 3.686      ;
; -5.967 ; decoder:inst1|Sel_B[1]                                                                                   ; ALU:inst5|z[9]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -2.385     ; 3.660      ;
; -5.956 ; decoder:inst1|KMux                                                                                       ; ALU:inst5|z[2]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -2.383     ; 3.709      ;
; -5.950 ; super_register_bank:inst2|r0[2]                                                                          ; ALU:inst5|cy_out ; clk_reg                                                                                                  ; decoder:inst1|ALUC[0] ; 0.500        ; -0.347     ; 5.514      ;
; -5.928 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; ALU:inst5|cy_out ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; 0.908      ; 6.885      ;
; -5.914 ; decoder:inst1|Sel_B[1]                                                                                   ; ALU:inst5|z[6]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -2.386     ; 3.575      ;
; -5.912 ; decoder:inst1|Sel_B[1]                                                                                   ; ALU:inst5|z[15]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -2.386     ; 4.116      ;
; -5.905 ; decoder:inst1|Sel_B[1]                                                                                   ; ALU:inst5|z[1]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -2.396     ; 3.594      ;
; -5.891 ; decoder:inst1|Sel_B[1]                                                                                   ; ALU:inst5|z[8]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -2.384     ; 3.648      ;
; -5.872 ; decoder:inst1|KMux                                                                                       ; ALU:inst5|z[7]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -2.384     ; 3.989      ;
; -5.870 ; decoder:inst1|Sel_B[1]                                                                                   ; ALU:inst5|z[0]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -2.381     ; 3.567      ;
; -5.857 ; decoder:inst1|KMux                                                                                       ; ALU:inst5|z[1]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -2.389     ; 3.553      ;
; -5.828 ; decoder:inst1|Sel_B[1]                                                                                   ; ALU:inst5|z[14]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -2.383     ; 4.086      ;
; -5.806 ; decoder:inst1|KMux                                                                                       ; ALU:inst5|z[0]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -2.374     ; 3.510      ;
; -5.805 ; super_register_bank:inst2|r8[0]                                                                          ; ALU:inst5|cy_out ; clk_reg                                                                                                  ; decoder:inst1|ALUC[0] ; 0.500        ; -0.337     ; 5.379      ;
; -5.793 ; decoder:inst1|KMux                                                                                       ; ALU:inst5|z[9]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -2.383     ; 3.988      ;
; -5.785 ; super_register_bank:inst2|r6[5]                                                                          ; ALU:inst5|cy_out ; clk_reg                                                                                                  ; decoder:inst1|ALUC[0] ; 0.500        ; -0.343     ; 5.353      ;
; -5.781 ; decoder:inst1|Sel_B[1]                                                                                   ; ALU:inst5|z[5]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -2.403     ; 4.005      ;
; -5.780 ; super_register_bank:inst2|r19[3]                                                                         ; ALU:inst5|cy_out ; clk_reg                                                                                                  ; decoder:inst1|ALUC[0] ; 0.500        ; -0.347     ; 5.344      ;
; -5.776 ; super_register_bank:inst2|r0[0]                                                                          ; ALU:inst5|cy_out ; clk_reg                                                                                                  ; decoder:inst1|ALUC[0] ; 0.500        ; -0.347     ; 5.340      ;
; -5.764 ; decoder:inst1|Sel_B[1]                                                                                   ; ALU:inst5|z[13]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -2.400     ; 3.936      ;
; -5.741 ; super_register_bank:inst2|r14[5]                                                                         ; ALU:inst5|cy_out ; clk_reg                                                                                                  ; decoder:inst1|ALUC[0] ; 0.500        ; -0.342     ; 5.310      ;
; -5.726 ; decoder:inst1|Sel_B[1]                                                                                   ; ALU:inst5|z[3]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -2.391     ; 3.425      ;
; -5.721 ; super_register_bank:inst2|r0[5]                                                                          ; ALU:inst5|cy_out ; clk_reg                                                                                                  ; decoder:inst1|ALUC[0] ; 0.500        ; -0.347     ; 5.285      ;
; -5.714 ; decoder:inst1|Sel_B[1]                                                                                   ; ALU:inst5|z[4]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -2.402     ; 3.889      ;
; -5.710 ; decoder:inst1|KMux                                                                                       ; ALU:inst5|z[8]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -2.382     ; 3.969      ;
; -5.698 ; super_register_bank:inst2|r7[6]                                                                          ; ALU:inst5|cy_out ; clk_reg                                                                                                  ; decoder:inst1|ALUC[0] ; 0.500        ; -0.337     ; 5.272      ;
; -5.681 ; decoder:inst1|Sel_B[1]                                                                                   ; ALU:inst5|z[10]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -2.394     ; 3.865      ;
; -5.635 ; decoder:inst1|KMux                                                                                       ; ALU:inst5|z[5]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -2.396     ; 3.866      ;
; -5.614 ; super_register_bank:inst2|r8[2]                                                                          ; ALU:inst5|cy_out ; clk_reg                                                                                                  ; decoder:inst1|ALUC[0] ; 0.500        ; -0.337     ; 5.188      ;
; -5.590 ; super_register_bank:inst2|r6[2]                                                                          ; ALU:inst5|cy_out ; clk_reg                                                                                                  ; decoder:inst1|ALUC[0] ; 0.500        ; -0.342     ; 5.159      ;
; -5.572 ; super_register_bank:inst2|r0[11]                                                                         ; ALU:inst5|cy_out ; clk_reg                                                                                                  ; decoder:inst1|ALUC[0] ; 0.500        ; -0.347     ; 5.136      ;
; -5.564 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; ALU:inst5|z[11]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; 1.976      ; 7.274      ;
; -5.553 ; decoder:inst1|Sel_B[1]                                                                                   ; ALU:inst5|z[7]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -2.391     ; 3.663      ;
; -5.537 ; super_register_bank:inst2|r6[0]                                                                          ; ALU:inst5|cy_out ; clk_reg                                                                                                  ; decoder:inst1|ALUC[0] ; 0.500        ; -0.342     ; 5.106      ;
; -5.535 ; decoder:inst1|Sel_B[1]                                                                                   ; ALU:inst5|z[2]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -2.395     ; 3.776      ;
; -5.532 ; super_register_bank:inst2|r0[1]                                                                          ; ALU:inst5|cy_out ; clk_reg                                                                                                  ; decoder:inst1|ALUC[0] ; 0.500        ; -0.347     ; 5.096      ;
; -5.529 ; super_register_bank:inst2|r0[9]                                                                          ; ALU:inst5|cy_out ; clk_reg                                                                                                  ; decoder:inst1|ALUC[0] ; 0.500        ; -0.347     ; 5.093      ;
; -5.528 ; decoder:inst1|KMux                                                                                       ; ALU:inst5|z[6]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -2.384     ; 3.691      ;
; -5.511 ; super_register_bank:inst2|r9[2]                                                                          ; ALU:inst5|cy_out ; clk_reg                                                                                                  ; decoder:inst1|ALUC[0] ; 0.500        ; -0.333     ; 5.089      ;
; -5.504 ; decoder:inst1|KMux                                                                                       ; ALU:inst5|z[4]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -2.395     ; 3.686      ;
; -5.498 ; super_register_bank:inst2|r9[11]                                                                         ; ALU:inst5|cy_out ; clk_reg                                                                                                  ; decoder:inst1|ALUC[0] ; 0.500        ; -0.333     ; 5.076      ;
; -5.493 ; super_register_bank:inst2|r8[4]                                                                          ; ALU:inst5|cy_out ; clk_reg                                                                                                  ; decoder:inst1|ALUC[0] ; 0.500        ; -0.337     ; 5.067      ;
; -5.475 ; super_register_bank:inst2|r2[5]                                                                          ; ALU:inst5|cy_out ; clk_reg                                                                                                  ; decoder:inst1|ALUC[0] ; 0.500        ; -0.335     ; 5.051      ;
; -5.472 ; decoder:inst1|Sel_B[1]                                                                                   ; ALU:inst5|z[9]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -2.390     ; 3.660      ;
; -5.472 ; super_register_bank:inst2|r11[1]                                                                         ; ALU:inst5|cy_out ; clk_reg                                                                                                  ; decoder:inst1|ALUC[0] ; 0.500        ; -0.334     ; 5.049      ;
; -5.468 ; super_register_bank:inst2|r11[9]                                                                         ; ALU:inst5|cy_out ; clk_reg                                                                                                  ; decoder:inst1|ALUC[0] ; 0.500        ; -0.334     ; 5.045      ;
; -5.461 ; decoder:inst1|KMux                                                                                       ; ALU:inst5|z[2]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -2.388     ; 3.709      ;
; -5.459 ; super_register_bank:inst2|r0[3]                                                                          ; ALU:inst5|cy_out ; clk_reg                                                                                                  ; decoder:inst1|ALUC[0] ; 0.500        ; -0.337     ; 5.033      ;
; -5.457 ; super_register_bank:inst2|r5[11]                                                                         ; ALU:inst5|cy_out ; clk_reg                                                                                                  ; decoder:inst1|ALUC[0] ; 0.500        ; -0.331     ; 5.037      ;
; -5.445 ; super_register_bank:inst2|r3[9]                                                                          ; ALU:inst5|cy_out ; clk_reg                                                                                                  ; decoder:inst1|ALUC[0] ; 0.500        ; -0.334     ; 5.022      ;
; -5.444 ; super_register_bank:inst2|r2[2]                                                                          ; ALU:inst5|cy_out ; clk_reg                                                                                                  ; decoder:inst1|ALUC[0] ; 0.500        ; -0.342     ; 5.013      ;
; -5.441 ; super_register_bank:inst2|r26[10]                                                                        ; ALU:inst5|cy_out ; clk_reg                                                                                                  ; decoder:inst1|ALUC[0] ; 0.500        ; -0.333     ; 5.019      ;
; -5.440 ; super_register_bank:inst2|r9[5]                                                                          ; ALU:inst5|cy_out ; clk_reg                                                                                                  ; decoder:inst1|ALUC[0] ; 0.500        ; -0.333     ; 5.018      ;
; -5.434 ; decoder:inst1|KMux                                                                                       ; ALU:inst5|z[3]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -2.384     ; 3.140      ;
; -5.434 ; super_register_bank:inst2|r6[4]                                                                          ; ALU:inst5|cy_out ; clk_reg                                                                                                  ; decoder:inst1|ALUC[0] ; 0.500        ; -0.342     ; 5.003      ;
; -5.428 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; ALU:inst5|cy_out ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; 0.908      ; 6.885      ;
; -5.426 ; super_register_bank:inst2|r9[3]                                                                          ; ALU:inst5|cy_out ; clk_reg                                                                                                  ; decoder:inst1|ALUC[0] ; 0.500        ; -0.333     ; 5.004      ;
; -5.421 ; super_register_bank:inst2|r8[1]                                                                          ; ALU:inst5|cy_out ; clk_reg                                                                                                  ; decoder:inst1|ALUC[0] ; 0.500        ; -0.337     ; 4.995      ;
; -5.419 ; decoder:inst1|Sel_B[1]                                                                                   ; ALU:inst5|z[6]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -2.391     ; 3.575      ;
; -5.417 ; super_register_bank:inst2|r25[4]                                                                         ; ALU:inst5|cy_out ; clk_reg                                                                                                  ; decoder:inst1|ALUC[0] ; 0.500        ; -0.333     ; 4.995      ;
; -5.411 ; super_register_bank:inst2|r4[5]                                                                          ; ALU:inst5|cy_out ; clk_reg                                                                                                  ; decoder:inst1|ALUC[0] ; 0.500        ; -0.341     ; 4.981      ;
; -5.410 ; decoder:inst1|Sel_B[1]                                                                                   ; ALU:inst5|z[1]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -2.401     ; 3.594      ;
; -5.403 ; super_register_bank:inst2|r21[14]                                                                        ; ALU:inst5|cy_out ; clk_reg                                                                                                  ; decoder:inst1|ALUC[0] ; 0.500        ; -0.330     ; 4.984      ;
; -5.396 ; decoder:inst1|Sel_B[1]                                                                                   ; ALU:inst5|z[8]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -2.389     ; 3.648      ;
; -5.396 ; super_register_bank:inst2|r2[0]                                                                          ; ALU:inst5|cy_out ; clk_reg                                                                                                  ; decoder:inst1|ALUC[0] ; 0.500        ; -0.342     ; 4.965      ;
; -5.389 ; super_register_bank:inst2|r11[15]                                                                        ; ALU:inst5|cy_out ; clk_reg                                                                                                  ; decoder:inst1|ALUC[0] ; 0.500        ; -0.341     ; 4.959      ;
+--------+----------------------------------------------------------------------------------------------------------+------------------+----------------------------------------------------------------------------------------------------------+-----------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk_reg'                                                                                                                                                                                                 ;
+--------+------------------------+-----------------------------------+----------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node              ; To Node                           ; Launch Clock                                                                                             ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------+-----------------------------------+----------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -5.110 ; decoder:inst1|Sel_C[0] ; super_register_bank:inst2|r17[9]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -3.178     ; 2.409      ;
; -5.110 ; decoder:inst1|Sel_C[0] ; super_register_bank:inst2|r17[13] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -3.178     ; 2.409      ;
; -4.948 ; decoder:inst1|Sel_C[0] ; super_register_bank:inst2|r17[11] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -3.176     ; 2.249      ;
; -4.948 ; decoder:inst1|Sel_C[0] ; super_register_bank:inst2|r17[12] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -3.176     ; 2.249      ;
; -4.948 ; decoder:inst1|Sel_C[0] ; super_register_bank:inst2|r17[14] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -3.176     ; 2.249      ;
; -4.861 ; decoder:inst1|Sel_C[4] ; super_register_bank:inst2|r16[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -3.176     ; 2.162      ;
; -4.861 ; decoder:inst1|Sel_C[4] ; super_register_bank:inst2|r16[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -3.176     ; 2.162      ;
; -4.861 ; decoder:inst1|Sel_C[4] ; super_register_bank:inst2|r16[4]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -3.176     ; 2.162      ;
; -4.861 ; decoder:inst1|Sel_C[4] ; super_register_bank:inst2|r16[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -3.176     ; 2.162      ;
; -4.845 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|r17[9]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -3.182     ; 2.140      ;
; -4.845 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|r17[13] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -3.182     ; 2.140      ;
; -4.823 ; decoder:inst1|Sel_C[5] ; super_register_bank:inst2|r16[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -3.177     ; 2.123      ;
; -4.823 ; decoder:inst1|Sel_C[5] ; super_register_bank:inst2|r16[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -3.177     ; 2.123      ;
; -4.823 ; decoder:inst1|Sel_C[5] ; super_register_bank:inst2|r16[4]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -3.177     ; 2.123      ;
; -4.823 ; decoder:inst1|Sel_C[5] ; super_register_bank:inst2|r16[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -3.177     ; 2.123      ;
; -4.814 ; decoder:inst1|Sel_C[5] ; super_register_bank:inst2|r15[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -3.185     ; 2.106      ;
; -4.814 ; decoder:inst1|Sel_C[5] ; super_register_bank:inst2|r15[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -3.185     ; 2.106      ;
; -4.814 ; decoder:inst1|Sel_C[5] ; super_register_bank:inst2|r15[8]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -3.185     ; 2.106      ;
; -4.814 ; decoder:inst1|Sel_C[5] ; super_register_bank:inst2|r15[9]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -3.185     ; 2.106      ;
; -4.814 ; decoder:inst1|Sel_C[5] ; super_register_bank:inst2|r15[12] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -3.185     ; 2.106      ;
; -4.814 ; decoder:inst1|Sel_C[5] ; super_register_bank:inst2|r15[14] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -3.185     ; 2.106      ;
; -4.814 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|r15[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -3.188     ; 2.103      ;
; -4.814 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|r15[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -3.188     ; 2.103      ;
; -4.814 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|r15[8]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -3.188     ; 2.103      ;
; -4.814 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|r15[9]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -3.188     ; 2.103      ;
; -4.814 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|r15[12] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -3.188     ; 2.103      ;
; -4.814 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|r15[14] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -3.188     ; 2.103      ;
; -4.794 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|r16[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -3.180     ; 2.091      ;
; -4.794 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|r16[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -3.180     ; 2.091      ;
; -4.794 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|r16[4]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -3.180     ; 2.091      ;
; -4.794 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|r16[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -3.180     ; 2.091      ;
; -4.774 ; decoder:inst1|Sel_C[1] ; super_register_bank:inst2|r2[1]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -3.170     ; 2.081      ;
; -4.774 ; decoder:inst1|Sel_C[1] ; super_register_bank:inst2|r2[9]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -3.170     ; 2.081      ;
; -4.774 ; decoder:inst1|Sel_C[1] ; super_register_bank:inst2|r2[10]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -3.170     ; 2.081      ;
; -4.774 ; decoder:inst1|Sel_C[1] ; super_register_bank:inst2|r2[12]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -3.170     ; 2.081      ;
; -4.774 ; decoder:inst1|Sel_C[1] ; super_register_bank:inst2|r2[13]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -3.170     ; 2.081      ;
; -4.774 ; decoder:inst1|Sel_C[1] ; super_register_bank:inst2|r2[14]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -3.170     ; 2.081      ;
; -4.773 ; decoder:inst1|Sel_C[3] ; super_register_bank:inst2|r15[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -3.187     ; 2.063      ;
; -4.773 ; decoder:inst1|Sel_C[3] ; super_register_bank:inst2|r15[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -3.187     ; 2.063      ;
; -4.773 ; decoder:inst1|Sel_C[3] ; super_register_bank:inst2|r15[8]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -3.187     ; 2.063      ;
; -4.773 ; decoder:inst1|Sel_C[3] ; super_register_bank:inst2|r15[9]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -3.187     ; 2.063      ;
; -4.773 ; decoder:inst1|Sel_C[3] ; super_register_bank:inst2|r15[12] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -3.187     ; 2.063      ;
; -4.773 ; decoder:inst1|Sel_C[3] ; super_register_bank:inst2|r15[14] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -3.187     ; 2.063      ;
; -4.766 ; decoder:inst1|Sel_C[0] ; super_register_bank:inst2|r17[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -3.176     ; 2.067      ;
; -4.766 ; decoder:inst1|Sel_C[0] ; super_register_bank:inst2|r17[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -3.176     ; 2.067      ;
; -4.766 ; decoder:inst1|Sel_C[0] ; super_register_bank:inst2|r17[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -3.176     ; 2.067      ;
; -4.766 ; decoder:inst1|Sel_C[0] ; super_register_bank:inst2|r17[3]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -3.176     ; 2.067      ;
; -4.766 ; decoder:inst1|Sel_C[0] ; super_register_bank:inst2|r17[4]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -3.176     ; 2.067      ;
; -4.766 ; decoder:inst1|Sel_C[0] ; super_register_bank:inst2|r17[5]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -3.176     ; 2.067      ;
; -4.766 ; decoder:inst1|Sel_C[0] ; super_register_bank:inst2|r17[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -3.176     ; 2.067      ;
; -4.766 ; decoder:inst1|Sel_C[0] ; super_register_bank:inst2|r17[7]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -3.176     ; 2.067      ;
; -4.766 ; decoder:inst1|Sel_C[0] ; super_register_bank:inst2|r17[8]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -3.176     ; 2.067      ;
; -4.766 ; decoder:inst1|Sel_C[0] ; super_register_bank:inst2|r17[10] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -3.176     ; 2.067      ;
; -4.766 ; decoder:inst1|Sel_C[0] ; super_register_bank:inst2|r17[15] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -3.176     ; 2.067      ;
; -4.703 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|r17[11] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -3.180     ; 2.000      ;
; -4.703 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|r17[12] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -3.180     ; 2.000      ;
; -4.703 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|r17[14] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -3.180     ; 2.000      ;
; -4.694 ; decoder:inst1|Sel_C[1] ; super_register_bank:inst2|r15[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -3.175     ; 1.996      ;
; -4.694 ; decoder:inst1|Sel_C[1] ; super_register_bank:inst2|r15[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -3.175     ; 1.996      ;
; -4.694 ; decoder:inst1|Sel_C[1] ; super_register_bank:inst2|r15[8]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -3.175     ; 1.996      ;
; -4.694 ; decoder:inst1|Sel_C[1] ; super_register_bank:inst2|r15[9]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -3.175     ; 1.996      ;
; -4.694 ; decoder:inst1|Sel_C[1] ; super_register_bank:inst2|r15[12] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -3.175     ; 1.996      ;
; -4.694 ; decoder:inst1|Sel_C[1] ; super_register_bank:inst2|r15[14] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -3.175     ; 1.996      ;
; -4.687 ; decoder:inst1|Sel_C[3] ; super_register_bank:inst2|r0[3]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -3.187     ; 1.977      ;
; -4.687 ; decoder:inst1|Sel_C[3] ; super_register_bank:inst2|r0[10]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -3.187     ; 1.977      ;
; -4.671 ; decoder:inst1|Sel_C[1] ; super_register_bank:inst2|r16[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -3.167     ; 1.981      ;
; -4.671 ; decoder:inst1|Sel_C[1] ; super_register_bank:inst2|r16[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -3.167     ; 1.981      ;
; -4.671 ; decoder:inst1|Sel_C[1] ; super_register_bank:inst2|r16[4]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -3.167     ; 1.981      ;
; -4.671 ; decoder:inst1|Sel_C[1] ; super_register_bank:inst2|r16[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -3.167     ; 1.981      ;
; -4.659 ; decoder:inst1|Sel_C[0] ; super_register_bank:inst2|r16[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -3.176     ; 1.960      ;
; -4.659 ; decoder:inst1|Sel_C[0] ; super_register_bank:inst2|r16[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -3.176     ; 1.960      ;
; -4.659 ; decoder:inst1|Sel_C[0] ; super_register_bank:inst2|r16[4]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -3.176     ; 1.960      ;
; -4.659 ; decoder:inst1|Sel_C[0] ; super_register_bank:inst2|r16[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -3.176     ; 1.960      ;
; -4.654 ; decoder:inst1|Sel_C[4] ; super_register_bank:inst2|r9[7]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -3.183     ; 1.948      ;
; -4.640 ; decoder:inst1|Sel_C[5] ; super_register_bank:inst2|r15[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -3.181     ; 1.936      ;
; -4.640 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|r15[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -3.184     ; 1.933      ;
; -4.634 ; decoder:inst1|Sel_C[4] ; super_register_bank:inst2|r15[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -3.184     ; 1.927      ;
; -4.634 ; decoder:inst1|Sel_C[4] ; super_register_bank:inst2|r15[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -3.184     ; 1.927      ;
; -4.634 ; decoder:inst1|Sel_C[4] ; super_register_bank:inst2|r15[8]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -3.184     ; 1.927      ;
; -4.634 ; decoder:inst1|Sel_C[4] ; super_register_bank:inst2|r15[9]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -3.184     ; 1.927      ;
; -4.634 ; decoder:inst1|Sel_C[4] ; super_register_bank:inst2|r15[12] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -3.184     ; 1.927      ;
; -4.634 ; decoder:inst1|Sel_C[4] ; super_register_bank:inst2|r15[14] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -3.184     ; 1.927      ;
; -4.632 ; decoder:inst1|Sel_C[4] ; super_register_bank:inst2|r9[0]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -3.184     ; 1.925      ;
; -4.632 ; decoder:inst1|Sel_C[4] ; super_register_bank:inst2|r9[14]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -3.184     ; 1.925      ;
; -4.629 ; decoder:inst1|Sel_C[4] ; super_register_bank:inst2|r9[6]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -3.188     ; 1.918      ;
; -4.629 ; decoder:inst1|Sel_C[4] ; super_register_bank:inst2|r9[2]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -3.188     ; 1.918      ;
; -4.629 ; decoder:inst1|Sel_C[4] ; super_register_bank:inst2|r9[3]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -3.188     ; 1.918      ;
; -4.629 ; decoder:inst1|Sel_C[4] ; super_register_bank:inst2|r9[4]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -3.188     ; 1.918      ;
; -4.629 ; decoder:inst1|Sel_C[4] ; super_register_bank:inst2|r9[5]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -3.188     ; 1.918      ;
; -4.629 ; decoder:inst1|Sel_C[4] ; super_register_bank:inst2|r9[11]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -3.188     ; 1.918      ;
; -4.629 ; decoder:inst1|Sel_C[4] ; super_register_bank:inst2|r9[12]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -3.188     ; 1.918      ;
; -4.629 ; decoder:inst1|Sel_C[4] ; super_register_bank:inst2|r9[13]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -3.188     ; 1.918      ;
; -4.629 ; decoder:inst1|Sel_C[4] ; super_register_bank:inst2|r9[15]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -3.188     ; 1.918      ;
; -4.615 ; decoder:inst1|Sel_C[0] ; super_register_bank:inst2|r17[9]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 1.000        ; -3.183     ; 2.409      ;
; -4.615 ; decoder:inst1|Sel_C[0] ; super_register_bank:inst2|r17[13] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 1.000        ; -3.183     ; 2.409      ;
; -4.615 ; decoder:inst1|Sel_C[0] ; super_register_bank:inst2|r15[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -3.184     ; 1.908      ;
; -4.615 ; decoder:inst1|Sel_C[0] ; super_register_bank:inst2|r15[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -3.184     ; 1.908      ;
; -4.615 ; decoder:inst1|Sel_C[0] ; super_register_bank:inst2|r15[8]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -3.184     ; 1.908      ;
; -4.615 ; decoder:inst1|Sel_C[0] ; super_register_bank:inst2|r15[9]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -3.184     ; 1.908      ;
; -4.615 ; decoder:inst1|Sel_C[0] ; super_register_bank:inst2|r15[12] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -3.184     ; 1.908      ;
+--------+------------------------+-----------------------------------+----------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk_k'                                                                                                                                                                                                                                                                                ;
+--------+----------------------------------------------------------------------------------------------------------+------------------------------+----------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                ; To Node                      ; Launch Clock                                                                                             ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------+------------------------------+----------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -4.096 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[11] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.500        ; -3.154     ; 1.419      ;
; -4.096 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[14] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.500        ; -3.154     ; 1.419      ;
; -3.783 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[13] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.500        ; -3.162     ; 1.098      ;
; -3.768 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[5]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.500        ; -3.164     ; 1.081      ;
; -3.761 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[3]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.500        ; -3.164     ; 1.074      ;
; -3.742 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.500        ; -3.159     ; 1.060      ;
; -3.669 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[8]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.500        ; -3.156     ; 0.990      ;
; -3.669 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[9]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.500        ; -3.156     ; 0.990      ;
; -3.669 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[12] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.500        ; -3.156     ; 0.990      ;
; -3.641 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[10] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.500        ; -3.152     ; 0.966      ;
; -3.641 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[15] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.500        ; -3.152     ; 0.966      ;
; -3.635 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.500        ; -3.158     ; 0.954      ;
; -3.635 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.500        ; -3.158     ; 0.954      ;
; -3.635 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[4]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.500        ; -3.158     ; 0.954      ;
; -3.601 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[11] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 1.000        ; -3.159     ; 1.419      ;
; -3.601 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[14] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 1.000        ; -3.159     ; 1.419      ;
; -3.528 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.500        ; -3.158     ; 0.847      ;
; -3.528 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[7]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.500        ; -3.158     ; 0.847      ;
; -3.288 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[13] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 1.000        ; -3.167     ; 1.098      ;
; -3.273 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[5]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 1.000        ; -3.169     ; 1.081      ;
; -3.266 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[3]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 1.000        ; -3.169     ; 1.074      ;
; -3.247 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 1.000        ; -3.164     ; 1.060      ;
; -3.174 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[8]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 1.000        ; -3.161     ; 0.990      ;
; -3.174 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[9]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 1.000        ; -3.161     ; 0.990      ;
; -3.174 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[12] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 1.000        ; -3.161     ; 0.990      ;
; -3.146 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[10] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 1.000        ; -3.157     ; 0.966      ;
; -3.146 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[15] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 1.000        ; -3.157     ; 0.966      ;
; -3.140 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 1.000        ; -3.163     ; 0.954      ;
; -3.140 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 1.000        ; -3.163     ; 0.954      ;
; -3.140 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[4]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 1.000        ; -3.163     ; 0.954      ;
; -3.033 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 1.000        ; -3.163     ; 0.847      ;
; -3.033 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[7]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 1.000        ; -3.163     ; 0.847      ;
; -2.533 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; constant_reg:inst6|k_out[11] ; clk_rom                                                                                                  ; clk_k       ; 1.000        ; -0.143     ; 3.357      ;
; -2.533 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; constant_reg:inst6|k_out[14] ; clk_rom                                                                                                  ; clk_k       ; 1.000        ; -0.143     ; 3.357      ;
; -2.220 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; constant_reg:inst6|k_out[13] ; clk_rom                                                                                                  ; clk_k       ; 1.000        ; -0.151     ; 3.036      ;
; -2.106 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; constant_reg:inst6|k_out[8]  ; clk_rom                                                                                                  ; clk_k       ; 1.000        ; -0.145     ; 2.928      ;
; -2.106 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; constant_reg:inst6|k_out[9]  ; clk_rom                                                                                                  ; clk_k       ; 1.000        ; -0.145     ; 2.928      ;
; -2.106 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; constant_reg:inst6|k_out[12] ; clk_rom                                                                                                  ; clk_k       ; 1.000        ; -0.145     ; 2.928      ;
; -2.078 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; constant_reg:inst6|k_out[10] ; clk_rom                                                                                                  ; clk_k       ; 1.000        ; -0.141     ; 2.904      ;
; -2.078 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; constant_reg:inst6|k_out[15] ; clk_rom                                                                                                  ; clk_k       ; 1.000        ; -0.141     ; 2.904      ;
; -1.994 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; constant_reg:inst6|k_out[5]  ; clk_rom                                                                                                  ; clk_k       ; 1.000        ; -0.153     ; 2.808      ;
; -1.991 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; constant_reg:inst6|k_out[3]  ; clk_rom                                                                                                  ; clk_k       ; 1.000        ; -0.153     ; 2.805      ;
; -1.976 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; constant_reg:inst6|k_out[2]  ; clk_rom                                                                                                  ; clk_k       ; 1.000        ; -0.148     ; 2.795      ;
; -1.871 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; constant_reg:inst6|k_out[0]  ; clk_rom                                                                                                  ; clk_k       ; 1.000        ; -0.147     ; 2.691      ;
; -1.871 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; constant_reg:inst6|k_out[1]  ; clk_rom                                                                                                  ; clk_k       ; 1.000        ; -0.147     ; 2.691      ;
; -1.871 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; constant_reg:inst6|k_out[4]  ; clk_rom                                                                                                  ; clk_k       ; 1.000        ; -0.147     ; 2.691      ;
; -1.781 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; constant_reg:inst6|k_out[6]  ; clk_rom                                                                                                  ; clk_k       ; 1.000        ; -0.147     ; 2.601      ;
; -1.781 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; constant_reg:inst6|k_out[7]  ; clk_rom                                                                                                  ; clk_k       ; 1.000        ; -0.147     ; 2.601      ;
; -0.856 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[7]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.500        ; 1.198      ; 2.659      ;
; -0.809 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.500        ; 1.198      ; 2.612      ;
; -0.739 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[4]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.500        ; 1.198      ; 2.542      ;
; -0.678 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.500        ; 1.198      ; 2.481      ;
; -0.644 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[14] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.500        ; 1.202      ; 2.451      ;
; -0.639 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[5]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.500        ; 1.192      ; 2.436      ;
; -0.583 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[11] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.500        ; 1.202      ; 2.390      ;
; -0.567 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[12] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.500        ; 1.200      ; 2.372      ;
; -0.562 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.500        ; 1.197      ; 2.364      ;
; -0.520 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[13] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.500        ; 1.194      ; 2.319      ;
; -0.389 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[10] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.500        ; 1.204      ; 2.198      ;
; -0.369 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.500        ; 1.198      ; 2.172      ;
; -0.356 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[7]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 1.000        ; 1.198      ; 2.659      ;
; -0.355 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[15] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.500        ; 1.204      ; 2.164      ;
; -0.343 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[8]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.500        ; 1.200      ; 2.148      ;
; -0.309 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 1.000        ; 1.198      ; 2.612      ;
; -0.280 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[3]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.500        ; 1.192      ; 2.077      ;
; -0.239 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[4]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 1.000        ; 1.198      ; 2.542      ;
; -0.220 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[9]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.500        ; 1.200      ; 2.025      ;
; -0.178 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 1.000        ; 1.198      ; 2.481      ;
; -0.144 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[14] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 1.000        ; 1.202      ; 2.451      ;
; -0.139 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[5]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 1.000        ; 1.192      ; 2.436      ;
; -0.083 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[11] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 1.000        ; 1.202      ; 2.390      ;
; -0.067 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[12] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 1.000        ; 1.200      ; 2.372      ;
; -0.062 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 1.000        ; 1.197      ; 2.364      ;
; -0.020 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[13] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 1.000        ; 1.194      ; 2.319      ;
; 0.111  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[10] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 1.000        ; 1.204      ; 2.198      ;
; 0.131  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 1.000        ; 1.198      ; 2.172      ;
; 0.145  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[15] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 1.000        ; 1.204      ; 2.164      ;
; 0.157  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[8]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 1.000        ; 1.200      ; 2.148      ;
; 0.220  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[3]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 1.000        ; 1.192      ; 2.077      ;
; 0.280  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[9]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 1.000        ; 1.200      ; 2.025      ;
+--------+----------------------------------------------------------------------------------------------------------+------------------------------+----------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk_pc'                                                                                                                                                                                                                                                                               ;
+--------+----------------------------------------------------------------------------------------------------------+------------------------------+----------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                ; To Node                      ; Launch Clock                                                                                             ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------+------------------------------+----------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -3.934 ; decoder:inst1|Type[6]                                                                                    ; fetch:inst4|PC[6]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.500        ; -3.192     ; 1.219      ;
; -3.903 ; decoder:inst1|Type[6]                                                                                    ; fetch:inst4|PC[5]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.500        ; -3.186     ; 1.194      ;
; -3.903 ; decoder:inst1|Type[6]                                                                                    ; fetch:inst4|PC[10]~_emulated ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.500        ; -3.186     ; 1.194      ;
; -3.902 ; decoder:inst1|Type[6]                                                                                    ; fetch:inst4|PC[7]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.500        ; -3.186     ; 1.193      ;
; -3.897 ; decoder:inst1|Type[6]                                                                                    ; fetch:inst4|PC[8]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.500        ; -3.186     ; 1.188      ;
; -3.897 ; decoder:inst1|Type[6]                                                                                    ; fetch:inst4|PC[9]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.500        ; -3.186     ; 1.188      ;
; -3.768 ; decoder:inst1|Type[6]                                                                                    ; fetch:inst4|PC[3]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.500        ; -3.192     ; 1.053      ;
; -3.767 ; decoder:inst1|Type[6]                                                                                    ; fetch:inst4|PC[1]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.500        ; -3.192     ; 1.052      ;
; -3.766 ; decoder:inst1|Type[6]                                                                                    ; fetch:inst4|PC[4]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.500        ; -3.192     ; 1.051      ;
; -3.765 ; decoder:inst1|Type[6]                                                                                    ; fetch:inst4|PC[0]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.500        ; -3.192     ; 1.050      ;
; -3.763 ; decoder:inst1|Type[6]                                                                                    ; fetch:inst4|PC[2]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.500        ; -3.192     ; 1.048      ;
; -3.439 ; decoder:inst1|Type[6]                                                                                    ; fetch:inst4|PC[6]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 1.000        ; -3.197     ; 1.219      ;
; -3.408 ; decoder:inst1|Type[6]                                                                                    ; fetch:inst4|PC[5]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 1.000        ; -3.191     ; 1.194      ;
; -3.408 ; decoder:inst1|Type[6]                                                                                    ; fetch:inst4|PC[10]~_emulated ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 1.000        ; -3.191     ; 1.194      ;
; -3.407 ; decoder:inst1|Type[6]                                                                                    ; fetch:inst4|PC[7]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 1.000        ; -3.191     ; 1.193      ;
; -3.402 ; decoder:inst1|Type[6]                                                                                    ; fetch:inst4|PC[8]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 1.000        ; -3.191     ; 1.188      ;
; -3.402 ; decoder:inst1|Type[6]                                                                                    ; fetch:inst4|PC[9]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 1.000        ; -3.191     ; 1.188      ;
; -3.273 ; decoder:inst1|Type[6]                                                                                    ; fetch:inst4|PC[3]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 1.000        ; -3.197     ; 1.053      ;
; -3.272 ; decoder:inst1|Type[6]                                                                                    ; fetch:inst4|PC[1]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 1.000        ; -3.197     ; 1.052      ;
; -3.271 ; decoder:inst1|Type[6]                                                                                    ; fetch:inst4|PC[4]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 1.000        ; -3.197     ; 1.051      ;
; -3.270 ; decoder:inst1|Type[6]                                                                                    ; fetch:inst4|PC[0]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 1.000        ; -3.197     ; 1.050      ;
; -3.268 ; decoder:inst1|Type[6]                                                                                    ; fetch:inst4|PC[2]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 1.000        ; -3.197     ; 1.048      ;
; -1.810 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; fetch:inst4|PC[6]~_emulated  ; clk_rom                                                                                                  ; clk_pc      ; 1.000        ; -0.164     ; 2.613      ;
; -1.779 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; fetch:inst4|PC[5]~_emulated  ; clk_rom                                                                                                  ; clk_pc      ; 1.000        ; -0.158     ; 2.588      ;
; -1.779 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; fetch:inst4|PC[10]~_emulated ; clk_rom                                                                                                  ; clk_pc      ; 1.000        ; -0.158     ; 2.588      ;
; -1.778 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; fetch:inst4|PC[7]~_emulated  ; clk_rom                                                                                                  ; clk_pc      ; 1.000        ; -0.158     ; 2.587      ;
; -1.773 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; fetch:inst4|PC[8]~_emulated  ; clk_rom                                                                                                  ; clk_pc      ; 1.000        ; -0.158     ; 2.582      ;
; -1.773 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; fetch:inst4|PC[9]~_emulated  ; clk_rom                                                                                                  ; clk_pc      ; 1.000        ; -0.158     ; 2.582      ;
; -1.644 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; fetch:inst4|PC[3]~_emulated  ; clk_rom                                                                                                  ; clk_pc      ; 1.000        ; -0.164     ; 2.447      ;
; -1.643 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; fetch:inst4|PC[1]~_emulated  ; clk_rom                                                                                                  ; clk_pc      ; 1.000        ; -0.164     ; 2.446      ;
; -1.642 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; fetch:inst4|PC[4]~_emulated  ; clk_rom                                                                                                  ; clk_pc      ; 1.000        ; -0.164     ; 2.445      ;
; -1.641 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; fetch:inst4|PC[0]~_emulated  ; clk_rom                                                                                                  ; clk_pc      ; 1.000        ; -0.164     ; 2.444      ;
; -1.639 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; fetch:inst4|PC[2]~_emulated  ; clk_rom                                                                                                  ; clk_pc      ; 1.000        ; -0.164     ; 2.442      ;
; -1.613 ; nRST                                                                                                     ; fetch:inst4|PC[9]~_emulated  ; nRST                                                                                                     ; clk_pc      ; 0.500        ; 1.187      ; 3.267      ;
; -1.607 ; nRST                                                                                                     ; fetch:inst4|PC[8]~_emulated  ; nRST                                                                                                     ; clk_pc      ; 0.500        ; 1.187      ; 3.261      ;
; -1.584 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; fetch:inst4|PC[10]~_emulated ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.500        ; 1.187      ; 3.376      ;
; -1.566 ; nRST                                                                                                     ; fetch:inst4|PC[10]~_emulated ; nRST                                                                                                     ; clk_pc      ; 0.500        ; 1.187      ; 3.220      ;
; -1.396 ; nRST                                                                                                     ; fetch:inst4|PC[6]~_emulated  ; nRST                                                                                                     ; clk_pc      ; 0.500        ; 1.181      ; 3.044      ;
; -1.369 ; nRST                                                                                                     ; fetch:inst4|PC[4]~_emulated  ; nRST                                                                                                     ; clk_pc      ; 0.500        ; 1.181      ; 3.017      ;
; -1.310 ; nRST                                                                                                     ; fetch:inst4|PC[7]~_emulated  ; nRST                                                                                                     ; clk_pc      ; 0.500        ; 1.187      ; 2.964      ;
; -1.274 ; nRST                                                                                                     ; fetch:inst4|PC[3]~_emulated  ; nRST                                                                                                     ; clk_pc      ; 0.500        ; 1.181      ; 2.922      ;
; -1.256 ; nRST                                                                                                     ; fetch:inst4|PC[2]~_emulated  ; nRST                                                                                                     ; clk_pc      ; 0.500        ; 1.181      ; 2.904      ;
; -1.254 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; fetch:inst4|PC[6]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.500        ; 1.181      ; 3.040      ;
; -1.253 ; nRST                                                                                                     ; fetch:inst4|PC[1]~_emulated  ; nRST                                                                                                     ; clk_pc      ; 0.500        ; 1.181      ; 2.901      ;
; -1.251 ; nRST                                                                                                     ; fetch:inst4|PC[5]~_emulated  ; nRST                                                                                                     ; clk_pc      ; 0.500        ; 1.187      ; 2.905      ;
; -1.241 ; clk_pc                                                                                                   ; fetch:inst4|PC[9]~_emulated  ; clk_pc                                                                                                   ; clk_pc      ; 0.500        ; 1.187      ; 2.915      ;
; -1.237 ; fetch:inst4|PC[10]~1                                                                                     ; fetch:inst4|PC[10]~_emulated ; nRST                                                                                                     ; clk_pc      ; 1.000        ; -0.050     ; 2.154      ;
; -1.223 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; fetch:inst4|PC[5]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.500        ; 1.187      ; 3.015      ;
; -1.222 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; fetch:inst4|PC[7]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.500        ; 1.187      ; 3.014      ;
; -1.217 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; fetch:inst4|PC[8]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.500        ; 1.187      ; 3.009      ;
; -1.217 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; fetch:inst4|PC[9]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.500        ; 1.187      ; 3.009      ;
; -1.175 ; fetch:inst4|PC[9]~_emulated                                                                              ; fetch:inst4|PC[10]~_emulated ; clk_pc                                                                                                   ; clk_pc      ; 1.000        ; -0.036     ; 2.126      ;
; -1.175 ; clk_pc                                                                                                   ; fetch:inst4|PC[8]~_emulated  ; clk_pc                                                                                                   ; clk_pc      ; 0.500        ; 1.187      ; 2.849      ;
; -1.134 ; clk_pc                                                                                                   ; fetch:inst4|PC[10]~_emulated ; clk_pc                                                                                                   ; clk_pc      ; 0.500        ; 1.187      ; 2.808      ;
; -1.089 ; clk_pc                                                                                                   ; fetch:inst4|PC[1]~_emulated  ; clk_pc                                                                                                   ; clk_pc      ; 0.500        ; 1.181      ; 2.757      ;
; -1.088 ; clk_pc                                                                                                   ; fetch:inst4|PC[6]~_emulated  ; clk_pc                                                                                                   ; clk_pc      ; 0.500        ; 1.181      ; 2.756      ;
; -1.088 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; fetch:inst4|PC[3]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.500        ; 1.181      ; 2.874      ;
; -1.087 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; fetch:inst4|PC[1]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.500        ; 1.181      ; 2.873      ;
; -1.086 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; fetch:inst4|PC[4]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.500        ; 1.181      ; 2.872      ;
; -1.085 ; fetch:inst4|PC[0]~_emulated                                                                              ; fetch:inst4|PC[9]~_emulated  ; clk_pc                                                                                                   ; clk_pc      ; 1.000        ; -0.040     ; 2.032      ;
; -1.085 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; fetch:inst4|PC[0]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.500        ; 1.181      ; 2.871      ;
; -1.084 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; fetch:inst4|PC[10]~_emulated ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 1.000        ; 1.187      ; 3.376      ;
; -1.083 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; fetch:inst4|PC[2]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.500        ; 1.181      ; 2.869      ;
; -1.077 ; fetch:inst4|PC[10]~1                                                                                     ; fetch:inst4|PC[9]~_emulated  ; nRST                                                                                                     ; clk_pc      ; 1.000        ; -0.050     ; 1.994      ;
; -1.066 ; fetch:inst4|PC[7]~_emulated                                                                              ; fetch:inst4|PC[9]~_emulated  ; clk_pc                                                                                                   ; clk_pc      ; 1.000        ; -0.036     ; 2.017      ;
; -1.066 ; clk_pc                                                                                                   ; fetch:inst4|PC[4]~_emulated  ; clk_pc                                                                                                   ; clk_pc      ; 0.500        ; 1.181      ; 2.734      ;
; -1.063 ; clk_pc                                                                                                   ; fetch:inst4|PC[3]~_emulated  ; clk_pc                                                                                                   ; clk_pc      ; 0.500        ; 1.181      ; 2.731      ;
; -1.062 ; clk_pc                                                                                                   ; fetch:inst4|PC[7]~_emulated  ; clk_pc                                                                                                   ; clk_pc      ; 0.500        ; 1.187      ; 2.736      ;
; -1.061 ; nRST                                                                                                     ; fetch:inst4|PC[0]~_emulated  ; nRST                                                                                                     ; clk_pc      ; 0.500        ; 1.181      ; 2.709      ;
; -1.060 ; fetch:inst4|PC[7]~_emulated                                                                              ; fetch:inst4|PC[8]~_emulated  ; clk_pc                                                                                                   ; clk_pc      ; 1.000        ; -0.036     ; 2.011      ;
; -1.044 ; fetch:inst4|PC[0]~_emulated                                                                              ; fetch:inst4|PC[8]~_emulated  ; clk_pc                                                                                                   ; clk_pc      ; 1.000        ; -0.040     ; 1.991      ;
; -1.042 ; fetch:inst4|PC[3]~_emulated                                                                              ; fetch:inst4|PC[9]~_emulated  ; clk_pc                                                                                                   ; clk_pc      ; 1.000        ; -0.040     ; 1.989      ;
; -1.036 ; fetch:inst4|PC[3]~_emulated                                                                              ; fetch:inst4|PC[8]~_emulated  ; clk_pc                                                                                                   ; clk_pc      ; 1.000        ; -0.040     ; 1.983      ;
; -1.035 ; fetch:inst4|PC[8]~_emulated                                                                              ; fetch:inst4|PC[9]~_emulated  ; clk_pc                                                                                                   ; clk_pc      ; 1.000        ; -0.036     ; 1.986      ;
; -1.019 ; fetch:inst4|PC[7]~_emulated                                                                              ; fetch:inst4|PC[10]~_emulated ; clk_pc                                                                                                   ; clk_pc      ; 1.000        ; -0.036     ; 1.970      ;
; -1.009 ; fetch:inst4|PC[1]~_emulated                                                                              ; fetch:inst4|PC[9]~_emulated  ; clk_pc                                                                                                   ; clk_pc      ; 1.000        ; -0.040     ; 1.956      ;
; -1.008 ; clk_pc                                                                                                   ; fetch:inst4|PC[5]~_emulated  ; clk_pc                                                                                                   ; clk_pc      ; 0.500        ; 1.187      ; 2.682      ;
; -1.003 ; fetch:inst4|PC[0]~_emulated                                                                              ; fetch:inst4|PC[10]~_emulated ; clk_pc                                                                                                   ; clk_pc      ; 1.000        ; -0.040     ; 1.950      ;
; -1.003 ; fetch:inst4|PC[1]~_emulated                                                                              ; fetch:inst4|PC[8]~_emulated  ; clk_pc                                                                                                   ; clk_pc      ; 1.000        ; -0.040     ; 1.950      ;
; -0.995 ; fetch:inst4|PC[3]~_emulated                                                                              ; fetch:inst4|PC[10]~_emulated ; clk_pc                                                                                                   ; clk_pc      ; 1.000        ; -0.040     ; 1.942      ;
; -0.988 ; fetch:inst4|PC[8]~_emulated                                                                              ; fetch:inst4|PC[10]~_emulated ; clk_pc                                                                                                   ; clk_pc      ; 1.000        ; -0.036     ; 1.939      ;
; -0.985 ; clk_pc                                                                                                   ; fetch:inst4|PC[2]~_emulated  ; clk_pc                                                                                                   ; clk_pc      ; 0.500        ; 1.181      ; 2.653      ;
; -0.975 ; fetch:inst4|PC[9]~_emulated                                                                              ; fetch:inst4|PC[9]~_emulated  ; clk_pc                                                                                                   ; clk_pc      ; 1.000        ; -0.036     ; 1.926      ;
; -0.962 ; fetch:inst4|PC[1]~_emulated                                                                              ; fetch:inst4|PC[10]~_emulated ; clk_pc                                                                                                   ; clk_pc      ; 1.000        ; -0.040     ; 1.909      ;
; -0.947 ; fetch:inst4|PC[0]~_emulated                                                                              ; fetch:inst4|PC[6]~_emulated  ; clk_pc                                                                                                   ; clk_pc      ; 1.000        ; -0.036     ; 1.898      ;
; -0.939 ; fetch:inst4|PC[3]~_emulated                                                                              ; fetch:inst4|PC[6]~_emulated  ; clk_pc                                                                                                   ; clk_pc      ; 1.000        ; -0.036     ; 1.890      ;
; -0.936 ; fetch:inst4|PC[4]~_emulated                                                                              ; fetch:inst4|PC[9]~_emulated  ; clk_pc                                                                                                   ; clk_pc      ; 1.000        ; -0.040     ; 1.883      ;
; -0.926 ; fetch:inst4|PC[5]~_emulated                                                                              ; fetch:inst4|PC[9]~_emulated  ; clk_pc                                                                                                   ; clk_pc      ; 1.000        ; -0.036     ; 1.877      ;
; -0.925 ; fetch:inst4|PC[10]~_emulated                                                                             ; fetch:inst4|PC[10]~_emulated ; clk_pc                                                                                                   ; clk_pc      ; 1.000        ; -0.036     ; 1.876      ;
; -0.925 ; fetch:inst4|PC[0]~_emulated                                                                              ; fetch:inst4|PC[4]~_emulated  ; clk_pc                                                                                                   ; clk_pc      ; 1.000        ; -0.036     ; 1.876      ;
; -0.925 ; fetch:inst4|PC[10]~1                                                                                     ; fetch:inst4|PC[8]~_emulated  ; nRST                                                                                                     ; clk_pc      ; 1.000        ; -0.050     ; 1.842      ;
; -0.923 ; fetch:inst4|PC[0]~_emulated                                                                              ; fetch:inst4|PC[1]~_emulated  ; clk_pc                                                                                                   ; clk_pc      ; 1.000        ; -0.036     ; 1.874      ;
; -0.920 ; fetch:inst4|PC[5]~_emulated                                                                              ; fetch:inst4|PC[8]~_emulated  ; clk_pc                                                                                                   ; clk_pc      ; 1.000        ; -0.036     ; 1.871      ;
; -0.917 ; fetch:inst4|PC[2]~_emulated                                                                              ; fetch:inst4|PC[9]~_emulated  ; clk_pc                                                                                                   ; clk_pc      ; 1.000        ; -0.040     ; 1.864      ;
; -0.917 ; fetch:inst4|PC[3]~_emulated                                                                              ; fetch:inst4|PC[4]~_emulated  ; clk_pc                                                                                                   ; clk_pc      ; 1.000        ; -0.036     ; 1.868      ;
; -0.906 ; fetch:inst4|PC[0]~_emulated                                                                              ; fetch:inst4|PC[7]~_emulated  ; clk_pc                                                                                                   ; clk_pc      ; 1.000        ; -0.040     ; 1.853      ;
; -0.906 ; fetch:inst4|PC[1]~_emulated                                                                              ; fetch:inst4|PC[6]~_emulated  ; clk_pc                                                                                                   ; clk_pc      ; 1.000        ; -0.036     ; 1.857      ;
; -0.897 ; fetch:inst4|PC[0]~_emulated                                                                              ; fetch:inst4|PC[3]~_emulated  ; clk_pc                                                                                                   ; clk_pc      ; 1.000        ; -0.036     ; 1.848      ;
; -0.891 ; fetch:inst4|PC[6]~_emulated                                                                              ; fetch:inst4|PC[9]~_emulated  ; clk_pc                                                                                                   ; clk_pc      ; 1.000        ; -0.040     ; 1.838      ;
; -0.884 ; fetch:inst4|PC[1]~_emulated                                                                              ; fetch:inst4|PC[4]~_emulated  ; clk_pc                                                                                                   ; clk_pc      ; 1.000        ; -0.036     ; 1.835      ;
+--------+----------------------------------------------------------------------------------------------------------+------------------------------+----------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk_ram'                                                                                                                                                                                                                                                                                                  ;
+--------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                      ; To Node                                                                                                    ; Launch Clock                                                                                             ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -3.202 ; decoder:inst1|MR                               ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_re_reg       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_ram     ; 0.500        ; -3.000     ; 0.701      ;
; -3.155 ; decoder:inst1|MW                               ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_we_reg       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_ram     ; 0.500        ; -3.001     ; 0.653      ;
; -3.058 ; decoder:inst1|MW                               ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_we_reg       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_ram     ; 0.500        ; -3.000     ; 0.557      ;
; -3.053 ; decoder:inst1|MR                               ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_re_reg       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_ram     ; 0.500        ; -2.999     ; 0.553      ;
; -2.707 ; decoder:inst1|MR                               ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_re_reg       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_ram     ; 1.000        ; -3.005     ; 0.701      ;
; -2.660 ; decoder:inst1|MW                               ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_we_reg       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_ram     ; 1.000        ; -3.006     ; 0.653      ;
; -2.563 ; decoder:inst1|MW                               ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_we_reg       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_ram     ; 1.000        ; -3.005     ; 0.557      ;
; -2.558 ; decoder:inst1|MR                               ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_re_reg       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_ram     ; 1.000        ; -3.004     ; 0.553      ;
; -1.952 ; decoder:inst1|ALUC[3]                          ; carry_block:inst8|cy                                                                                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_ram     ; 0.500        ; -1.403     ; 1.026      ;
; -1.931 ; decoder:inst1|ALUC[1]                          ; carry_block:inst8|cy                                                                                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_ram     ; 0.500        ; -1.631     ; 0.777      ;
; -1.874 ; decoder:inst1|ALUC[2]                          ; carry_block:inst8|cy                                                                                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_ram     ; 0.500        ; -1.632     ; 0.719      ;
; -1.844 ; decoder:inst1|Dadd[8]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_ram     ; 1.000        ; -2.249     ; 0.594      ;
; -1.827 ; decoder:inst1|Dadd[3]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_ram     ; 1.000        ; -2.253     ; 0.573      ;
; -1.812 ; decoder:inst1|Dadd[6]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_ram     ; 1.000        ; -2.197     ; 0.614      ;
; -1.810 ; decoder:inst1|Dadd[4]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_ram     ; 1.000        ; -2.198     ; 0.611      ;
; -1.794 ; decoder:inst1|Dadd[9]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_ram     ; 1.000        ; -2.198     ; 0.595      ;
; -1.766 ; decoder:inst1|Dadd[2]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_ram     ; 1.000        ; -2.165     ; 0.600      ;
; -1.757 ; decoder:inst1|Dadd[5]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_ram     ; 1.000        ; -2.165     ; 0.591      ;
; -1.751 ; decoder:inst1|Dadd[7]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_ram     ; 1.000        ; -2.164     ; 0.586      ;
; -1.740 ; decoder:inst1|Dadd[4]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_ram     ; 1.000        ; -2.199     ; 0.540      ;
; -1.704 ; decoder:inst1|Dadd[3]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_ram     ; 1.000        ; -2.252     ; 0.451      ;
; -1.684 ; decoder:inst1|Dadd[8]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_ram     ; 1.000        ; -2.248     ; 0.435      ;
; -1.651 ; decoder:inst1|Dadd[0]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_ram     ; 1.000        ; -2.198     ; 0.452      ;
; -1.646 ; decoder:inst1|Dadd[1]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_ram     ; 1.000        ; -2.198     ; 0.447      ;
; -1.636 ; decoder:inst1|Dadd[1]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_ram     ; 1.000        ; -2.197     ; 0.438      ;
; -1.627 ; decoder:inst1|Dadd[9]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_ram     ; 1.000        ; -2.197     ; 0.429      ;
; -1.624 ; decoder:inst1|Dadd[6]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_ram     ; 1.000        ; -2.196     ; 0.427      ;
; -1.616 ; decoder:inst1|Dadd[2]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_ram     ; 1.000        ; -2.164     ; 0.451      ;
; -1.614 ; decoder:inst1|Dadd[0]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_ram     ; 1.000        ; -2.197     ; 0.416      ;
; -1.604 ; decoder:inst1|Dadd[7]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_ram     ; 1.000        ; -2.165     ; 0.438      ;
; -1.592 ; decoder:inst1|Dadd[5]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_ram     ; 1.000        ; -2.166     ; 0.425      ;
; -1.457 ; decoder:inst1|ALUC[3]                          ; carry_block:inst8|cy                                                                                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_ram     ; 1.000        ; -1.408     ; 1.026      ;
; -1.436 ; decoder:inst1|ALUC[1]                          ; carry_block:inst8|cy                                                                                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_ram     ; 1.000        ; -1.636     ; 0.777      ;
; -1.379 ; decoder:inst1|ALUC[2]                          ; carry_block:inst8|cy                                                                                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_ram     ; 1.000        ; -1.637     ; 0.719      ;
; 0.138  ; ALU:inst5|cy_out                               ; carry_block:inst8|cy                                                                                       ; decoder:inst1|ALUC[0]                                                                                    ; clk_ram     ; 0.500        ; 0.230      ; 0.569      ;
; 0.251  ; super_register_bank:inst2|Working_register[6]  ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_reg                                                                                                  ; clk_ram     ; 1.000        ; 0.125      ; 0.863      ;
; 0.252  ; super_register_bank:inst2|Working_register[14] ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_datain_reg0  ; clk_reg                                                                                                  ; clk_ram     ; 1.000        ; 0.128      ; 0.865      ;
; 0.259  ; super_register_bank:inst2|Working_register[10] ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_datain_reg0  ; clk_reg                                                                                                  ; clk_ram     ; 1.000        ; 0.128      ; 0.858      ;
; 0.321  ; super_register_bank:inst2|Working_register[0]  ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_reg                                                                                                  ; clk_ram     ; 1.000        ; 0.125      ; 0.793      ;
; 0.328  ; super_register_bank:inst2|Working_register[9]  ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_datain_reg0  ; clk_reg                                                                                                  ; clk_ram     ; 1.000        ; 0.128      ; 0.789      ;
; 0.333  ; super_register_bank:inst2|Working_register[5]  ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_reg                                                                                                  ; clk_ram     ; 1.000        ; 0.129      ; 0.785      ;
; 0.335  ; super_register_bank:inst2|Working_register[4]  ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_reg                                                                                                  ; clk_ram     ; 1.000        ; 0.129      ; 0.783      ;
; 0.344  ; super_register_bank:inst2|Working_register[3]  ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_reg                                                                                                  ; clk_ram     ; 1.000        ; 0.129      ; 0.774      ;
; 0.347  ; super_register_bank:inst2|Working_register[7]  ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_datain_reg0  ; clk_reg                                                                                                  ; clk_ram     ; 1.000        ; 0.128      ; 0.770      ;
; 0.349  ; super_register_bank:inst2|Working_register[2]  ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_reg                                                                                                  ; clk_ram     ; 1.000        ; 0.129      ; 0.769      ;
; 0.351  ; super_register_bank:inst2|Working_register[1]  ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_reg                                                                                                  ; clk_ram     ; 1.000        ; 0.129      ; 0.767      ;
; 0.362  ; super_register_bank:inst2|Working_register[13] ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_datain_reg0  ; clk_reg                                                                                                  ; clk_ram     ; 1.000        ; 0.128      ; 0.755      ;
; 0.367  ; super_register_bank:inst2|Working_register[11] ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_datain_reg0  ; clk_reg                                                                                                  ; clk_ram     ; 1.000        ; 0.128      ; 0.750      ;
; 0.369  ; super_register_bank:inst2|Working_register[8]  ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_datain_reg0  ; clk_reg                                                                                                  ; clk_ram     ; 1.000        ; 0.128      ; 0.748      ;
; 0.377  ; super_register_bank:inst2|Working_register[15] ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_datain_reg0  ; clk_reg                                                                                                  ; clk_ram     ; 1.000        ; 0.124      ; 0.736      ;
; 0.443  ; super_register_bank:inst2|Working_register[12] ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_datain_reg0  ; clk_reg                                                                                                  ; clk_ram     ; 1.000        ; 0.128      ; 0.674      ;
; 0.600  ; carry_block:inst8|cy                           ; carry_block:inst8|cy                                                                                       ; clk_ram                                                                                                  ; clk_ram     ; 1.000        ; -0.037     ; 0.350      ;
; 0.796  ; decoder:inst1|ALUC[0]                          ; carry_block:inst8|cy                                                                                       ; decoder:inst1|ALUC[0]                                                                                    ; clk_ram     ; 0.500        ; 1.195      ; 0.876      ;
; 1.378  ; decoder:inst1|ALUC[0]                          ; carry_block:inst8|cy                                                                                       ; decoder:inst1|ALUC[0]                                                                                    ; clk_ram     ; 1.000        ; 1.195      ; 0.794      ;
+--------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0'                                                                                                                                                                                                                                                                    ;
+--------+----------------------------------------------------------------------------------------------------------+------------------------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                ; To Node                ; Launch Clock                                                                                             ; Latch Clock                                                                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------+------------------------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -3.106 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; decoder:inst1|MW       ; clk_rom                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.625      ; 5.874      ;
; -3.003 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; decoder:inst1|KMux     ; clk_rom                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.609      ; 5.613      ;
; -2.785 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; decoder:inst1|MW       ; clk_rom                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 2.446      ; 5.874      ;
; -2.720 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; decoder:inst1|Sel_B[1] ; clk_rom                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.616      ; 5.302      ;
; -2.682 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; decoder:inst1|KMux     ; clk_rom                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 2.430      ; 5.613      ;
; -2.438 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; decoder:inst1|Sel_C[0] ; clk_rom                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.630      ; 5.087      ;
; -2.399 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; decoder:inst1|Sel_B[1] ; clk_rom                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 2.437      ; 5.302      ;
; -2.339 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; decoder:inst1|ALUC[2]  ; clk_rom                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 1.141      ; 3.516      ;
; -2.207 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; decoder:inst1|Type[6]  ; clk_rom                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.626      ; 4.883      ;
; -2.117 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; decoder:inst1|Sel_C[0] ; clk_rom                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 2.451      ; 5.087      ;
; -2.087 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; decoder:inst1|Sel_C[2] ; clk_rom                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.634      ; 4.664      ;
; -2.072 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; decoder:inst1|Sel_C[5] ; clk_rom                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.631      ; 4.703      ;
; -2.055 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; decoder:inst1|Sel_C[3] ; clk_rom                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.633      ; 4.703      ;
; -2.033 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_B[1] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.782      ; 5.919      ;
; -2.018 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; decoder:inst1|ALUC[2]  ; clk_rom                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 0.962      ; 3.516      ;
; -1.969 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; decoder:inst1|ALUC[0]  ; clk_rom                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.752      ; 4.757      ;
; -1.921 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; decoder:inst1|ALUC[3]  ; clk_rom                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 0.921      ; 2.817      ;
; -1.886 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; decoder:inst1|Type[6]  ; clk_rom                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 2.447      ; 4.883      ;
; -1.881 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; decoder:inst1|ALUC[1]  ; clk_rom                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 1.140      ; 3.057      ;
; -1.871 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|KMux     ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.775      ; 5.785      ;
; -1.854 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_B[1] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.961      ; 5.919      ;
; -1.826 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[0] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.796      ; 5.779      ;
; -1.804 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; decoder:inst1|Sel_C[1] ; clk_rom                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.622      ; 4.463      ;
; -1.766 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; decoder:inst1|Sel_C[2] ; clk_rom                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 2.455      ; 4.664      ;
; -1.751 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; decoder:inst1|Sel_C[5] ; clk_rom                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 2.452      ; 4.703      ;
; -1.734 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; decoder:inst1|Sel_C[3] ; clk_rom                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 2.454      ; 4.703      ;
; -1.701 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|MR       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.790      ; 5.665      ;
; -1.692 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|KMux     ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.954      ; 5.785      ;
; -1.648 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; decoder:inst1|ALUC[0]  ; clk_rom                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 2.573      ; 4.757      ;
; -1.647 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[0] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.975      ; 5.779      ;
; -1.623 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Type[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.792      ; 5.603      ;
; -1.613 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; decoder:inst1|MR       ; clk_rom                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.624      ; 4.273      ;
; -1.600 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; decoder:inst1|ALUC[3]  ; clk_rom                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 0.742      ; 2.817      ;
; -1.560 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; decoder:inst1|ALUC[1]  ; clk_rom                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 0.961      ; 3.057      ;
; -1.533 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_B[1] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 3.782      ; 5.919      ;
; -1.522 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|MR       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.969      ; 5.665      ;
; -1.507 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[2] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.800      ; 5.388      ;
; -1.499 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.307      ; 3.980      ;
; -1.492 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[5] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.797      ; 5.427      ;
; -1.483 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; decoder:inst1|Sel_C[1] ; clk_rom                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 2.443      ; 4.463      ;
; -1.475 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[3] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.799      ; 5.427      ;
; -1.444 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Type[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.971      ; 5.603      ;
; -1.425 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|MW       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.791      ; 5.497      ;
; -1.371 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|KMux     ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 3.775      ; 5.785      ;
; -1.354 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_B[1] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 3.961      ; 5.919      ;
; -1.328 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[2] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.979      ; 5.388      ;
; -1.326 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[0] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 3.796      ; 5.779      ;
; -1.320 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.486      ; 3.980      ;
; -1.313 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[5] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.976      ; 5.427      ;
; -1.305 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; decoder:inst1|Sel_C[4] ; clk_rom                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.630      ; 3.866      ;
; -1.296 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[3] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.978      ; 5.427      ;
; -1.292 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; decoder:inst1|MR       ; clk_rom                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 2.445      ; 4.273      ;
; -1.240 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|MW       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.970      ; 5.491      ;
; -1.201 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|MR       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 3.790      ; 5.665      ;
; -1.192 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|KMux     ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 3.954      ; 5.785      ;
; -1.161 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[1] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.788      ; 5.124      ;
; -1.147 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[0] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 3.975      ; 5.779      ;
; -1.123 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Type[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 3.792      ; 5.603      ;
; -1.103 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.918      ; 5.195      ;
; -1.084 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.306      ; 3.564      ;
; -1.022 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|MR       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 3.969      ; 5.665      ;
; -1.014 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[3]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.087      ; 3.214      ;
; -1.007 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[2] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 3.800      ; 5.388      ;
; -0.999 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 2.307      ; 3.980      ;
; -0.992 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[5] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 3.797      ; 5.427      ;
; -0.984 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; decoder:inst1|Sel_C[4] ; clk_rom                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 2.451      ; 3.866      ;
; -0.982 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[1] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.967      ; 5.124      ;
; -0.975 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[3] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 3.799      ; 5.427      ;
; -0.944 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Type[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 3.971      ; 5.603      ;
; -0.924 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.097      ; 5.195      ;
; -0.919 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|MW       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 3.791      ; 5.491      ;
; -0.899 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.485      ; 3.558      ;
; -0.835 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[3]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.266      ; 3.214      ;
; -0.828 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[2] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 3.979      ; 5.388      ;
; -0.820 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 2.486      ; 3.980      ;
; -0.813 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[5] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 3.976      ; 5.427      ;
; -0.796 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[3] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 3.978      ; 5.427      ;
; -0.746 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|MW       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 3.970      ; 5.497      ;
; -0.725 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[4] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.796      ; 4.590      ;
; -0.661 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[1] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 3.788      ; 5.124      ;
; -0.603 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 3.918      ; 5.195      ;
; -0.578 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 2.306      ; 3.558      ;
; -0.546 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[4] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.975      ; 4.590      ;
; -0.514 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[3]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 2.087      ; 3.214      ;
; -0.482 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[1] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 3.967      ; 5.124      ;
; -0.456 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; decoder:inst1|Dadd[9]  ; clk_rom                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 2.046      ; 3.134      ;
; -0.427 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; decoder:inst1|Dadd[8]  ; clk_rom                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 2.094      ; 3.159      ;
; -0.424 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 4.097      ; 5.195      ;
; -0.405 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 2.485      ; 3.564      ;
; -0.335 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[3]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 2.266      ; 3.214      ;
; -0.225 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[4] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 3.796      ; 4.590      ;
; -0.046 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[4] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 3.975      ; 4.590      ;
; 0.324  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Dadd[5]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.359      ; 3.221      ;
; 0.389  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Dadd[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.359      ; 3.144      ;
; 0.516  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Dadd[7]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.358      ; 3.029      ;
; 0.616  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Dadd[4]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.391      ; 2.950      ;
; 0.645  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Dadd[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.389      ; 2.918      ;
; 0.684  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Dadd[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.390      ; 2.893      ;
; 0.724  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Dadd[3]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.443      ; 2.832      ;
; 0.824  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Dadd[5]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 3.359      ; 3.221      ;
+--------+----------------------------------------------------------------------------------------------------------+------------------------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'nRST'                                                                              ;
+--------+-----------+----------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node ; To Node              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+----------------------+--------------+-------------+--------------+------------+------------+
; -1.249 ; clk_pc    ; fetch:inst4|PC[10]~1 ; clk_pc       ; nRST        ; 0.500        ; 1.197      ; 2.400      ;
; -0.595 ; clk_pc    ; fetch:inst4|PC[10]~1 ; clk_pc       ; nRST        ; 1.000        ; 1.197      ; 2.246      ;
+--------+-----------+----------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk_rom'                                                                                                                                                                                 ;
+--------+-----------------------------+----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                   ; To Node                                                                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------+----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.239 ; nRST                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; nRST         ; clk_rom     ; 0.500        ; 1.353      ; 3.081      ;
; -1.149 ; nRST                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; nRST         ; clk_rom     ; 0.500        ; 1.290      ; 2.928      ;
; -0.889 ; clk_pc                      ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc       ; clk_rom     ; 0.500        ; 1.353      ; 2.731      ;
; -0.865 ; fetch:inst4|PC[0]~_emulated ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc       ; clk_rom     ; 1.000        ; 0.122      ; 1.976      ;
; -0.790 ; fetch:inst4|PC[4]~_emulated ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc       ; clk_rom     ; 1.000        ; 0.122      ; 1.901      ;
; -0.760 ; fetch:inst4|PC[1]~_emulated ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc       ; clk_rom     ; 1.000        ; 0.122      ; 1.871      ;
; -0.744 ; fetch:inst4|PC[0]~_emulated ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; clk_pc       ; clk_rom     ; 1.000        ; 0.059      ; 1.792      ;
; -0.743 ; clk_pc                      ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; clk_pc       ; clk_rom     ; 0.500        ; 1.290      ; 2.522      ;
; -0.737 ; fetch:inst4|PC[3]~_emulated ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc       ; clk_rom     ; 1.000        ; 0.122      ; 1.848      ;
; -0.725 ; fetch:inst4|PC[6]~_emulated ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc       ; clk_rom     ; 1.000        ; 0.122      ; 1.836      ;
; -0.710 ; fetch:inst4|PC[5]~_emulated ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc       ; clk_rom     ; 1.000        ; 0.116      ; 1.815      ;
; -0.680 ; fetch:inst4|PC[7]~_emulated ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc       ; clk_rom     ; 1.000        ; 0.116      ; 1.785      ;
; -0.643 ; fetch:inst4|PC[1]~_emulated ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; clk_pc       ; clk_rom     ; 1.000        ; 0.059      ; 1.691      ;
; -0.638 ; fetch:inst4|PC[3]~_emulated ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; clk_pc       ; clk_rom     ; 1.000        ; 0.059      ; 1.686      ;
; -0.634 ; fetch:inst4|PC[10]~1        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; nRST         ; clk_rom     ; 1.000        ; 0.116      ; 1.739      ;
; -0.620 ; fetch:inst4|PC[5]~_emulated ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; clk_pc       ; clk_rom     ; 1.000        ; 0.053      ; 1.662      ;
; -0.596 ; fetch:inst4|PC[4]~_emulated ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; clk_pc       ; clk_rom     ; 1.000        ; 0.059      ; 1.644      ;
; -0.551 ; fetch:inst4|PC[2]~_emulated ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc       ; clk_rom     ; 1.000        ; 0.122      ; 1.662      ;
; -0.541 ; fetch:inst4|PC[7]~_emulated ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; clk_pc       ; clk_rom     ; 1.000        ; 0.053      ; 1.583      ;
; -0.508 ; fetch:inst4|PC[6]~_emulated ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; clk_pc       ; clk_rom     ; 1.000        ; 0.059      ; 1.556      ;
; -0.505 ; nRST                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; nRST         ; clk_rom     ; 1.000        ; 1.353      ; 2.847      ;
; -0.477 ; fetch:inst4|PC[10]~1        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; nRST         ; clk_rom     ; 1.000        ; 0.053      ; 1.519      ;
; -0.448 ; fetch:inst4|PC[2]~_emulated ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; clk_pc       ; clk_rom     ; 1.000        ; 0.059      ; 1.496      ;
; -0.390 ; nRST                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; nRST         ; clk_rom     ; 1.000        ; 1.290      ; 2.669      ;
; -0.272 ; clk_pc                      ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc       ; clk_rom     ; 1.000        ; 1.353      ; 2.614      ;
; -0.105 ; clk_pc                      ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; clk_pc       ; clk_rom     ; 1.000        ; 1.290      ; 2.384      ;
+--------+-----------------------------+----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0'                                                                                                                                                                                                                                                                     ;
+--------+----------------------------------------------------------------------------------------------------------+------------------------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                ; To Node                ; Launch Clock                                                                                             ; Latch Clock                                                                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------+------------------------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -2.037 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Dadd[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.570      ; 1.661      ;
; -1.557 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Dadd[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 3.570      ; 1.661      ;
; -1.354 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[2] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.387      ; 3.161      ;
; -1.349 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[2] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.382      ; 3.161      ;
; -1.255 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[1] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.374      ; 3.247      ;
; -1.250 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[1] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.369      ; 3.247      ;
; -1.229 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Dadd[3]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.625      ; 2.524      ;
; -1.147 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Dadd[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.570      ; 2.551      ;
; -1.117 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Dadd[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.569      ; 2.580      ;
; -1.094 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Dadd[4]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.571      ; 2.605      ;
; -0.983 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Dadd[7]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.537      ; 2.682      ;
; -0.920 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Dadd[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.537      ; 2.745      ;
; -0.874 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[2] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 4.387      ; 3.161      ;
; -0.869 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[2] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 4.382      ; 3.161      ;
; -0.813 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Dadd[5]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.538      ; 2.853      ;
; -0.775 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[1] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 4.374      ; 3.247      ;
; -0.770 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[1] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 4.369      ; 3.247      ;
; -0.749 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Dadd[3]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 3.625      ; 2.524      ;
; -0.667 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Dadd[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 3.570      ; 2.551      ;
; -0.637 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Dadd[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 3.569      ; 2.580      ;
; -0.621 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; decoder:inst1|Sel_C[4] ; clk_rom                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.093      ; 2.502      ;
; -0.614 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Dadd[4]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 3.571      ; 2.605      ;
; -0.503 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Dadd[7]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 3.537      ; 2.682      ;
; -0.495 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[4] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.383      ; 4.016      ;
; -0.490 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[4] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.378      ; 4.016      ;
; -0.440 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Dadd[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 3.537      ; 2.745      ;
; -0.333 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Dadd[5]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 3.538      ; 2.853      ;
; -0.319 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[0] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.383      ; 4.192      ;
; -0.314 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[0] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.378      ; 4.192      ;
; -0.304 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.524      ; 4.348      ;
; -0.297 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; decoder:inst1|ALUC[0]  ; clk_rom                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.234      ; 2.967      ;
; -0.293 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.519      ; 4.354      ;
; -0.116 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; decoder:inst1|Sel_C[4] ; clk_rom                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 3.088      ; 2.502      ;
; -0.067 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_B[1] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.368      ; 4.429      ;
; -0.063 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 2.831      ; 2.896      ;
; -0.062 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_B[1] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.363      ; 4.429      ;
; -0.058 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 2.826      ; 2.896      ;
; -0.015 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[4] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 4.383      ; 4.016      ;
; -0.010 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[4] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 4.378      ; 4.016      ;
; 0.112  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; decoder:inst1|Type[6]  ; clk_rom                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.088      ; 3.230      ;
; 0.144  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; decoder:inst1|Sel_B[1] ; clk_rom                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.078      ; 3.252      ;
; 0.161  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[0] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 4.383      ; 4.192      ;
; 0.166  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[0] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 4.378      ; 4.192      ;
; 0.179  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Type[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.378      ; 4.685      ;
; 0.181  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 4.519      ; 4.348      ;
; 0.182  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 4.524      ; 4.354      ;
; 0.183  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; decoder:inst1|Sel_C[0] ; clk_rom                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.093      ; 3.306      ;
; 0.188  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[3]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 2.603      ; 2.919      ;
; 0.190  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Type[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.373      ; 4.691      ;
; 0.193  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[3]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 2.598      ; 2.919      ;
; 0.208  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; decoder:inst1|ALUC[0]  ; clk_rom                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 3.229      ; 2.967      ;
; 0.226  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; decoder:inst1|MR       ; clk_rom                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.087      ; 3.343      ;
; 0.227  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[3] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.386      ; 4.741      ;
; 0.232  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[3] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.381      ; 4.741      ;
; 0.236  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; decoder:inst1|Sel_C[1] ; clk_rom                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.084      ; 3.350      ;
; 0.240  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[5] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.384      ; 4.752      ;
; 0.245  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[5] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.379      ; 4.752      ;
; 0.257  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|MW       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.378      ; 4.763      ;
; 0.262  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; decoder:inst1|Sel_C[3] ; clk_rom                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.096      ; 3.388      ;
; 0.262  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|MW       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.373      ; 4.763      ;
; 0.283  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; decoder:inst1|Sel_C[5] ; clk_rom                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.094      ; 3.407      ;
; 0.317  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 2.832      ; 3.277      ;
; 0.322  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 2.827      ; 3.277      ;
; 0.328  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; decoder:inst1|KMux     ; clk_rom                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.071      ; 3.429      ;
; 0.356  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|MR       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.377      ; 4.861      ;
; 0.361  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|MR       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.372      ; 4.861      ;
; 0.375  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|KMux     ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.361      ; 4.864      ;
; 0.385  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; decoder:inst1|Dadd[8]  ; clk_rom                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 2.331      ; 2.746      ;
; 0.386  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|KMux     ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.356      ; 4.870      ;
; 0.410  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; decoder:inst1|Sel_C[2] ; clk_rom                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.097      ; 3.537      ;
; 0.413  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_B[1] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 4.368      ; 4.429      ;
; 0.417  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 2.831      ; 2.896      ;
; 0.418  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_B[1] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 4.363      ; 4.429      ;
; 0.422  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 2.826      ; 2.896      ;
; 0.450  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; decoder:inst1|Dadd[9]  ; clk_rom                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 2.280      ; 2.760      ;
; 0.490  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; decoder:inst1|ALUC[2]  ; clk_rom                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 1.542      ; 2.062      ;
; 0.617  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; decoder:inst1|Type[6]  ; clk_rom                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 3.083      ; 3.230      ;
; 0.649  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; decoder:inst1|Sel_B[1] ; clk_rom                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 3.073      ; 3.252      ;
; 0.664  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Type[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 4.373      ; 4.685      ;
; 0.665  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Type[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 4.378      ; 4.691      ;
; 0.668  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[3]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 2.603      ; 2.919      ;
; 0.673  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[3]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 2.598      ; 2.919      ;
; 0.678  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; decoder:inst1|ALUC[3]  ; clk_rom                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 1.313      ; 2.021      ;
; 0.688  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; decoder:inst1|Sel_C[0] ; clk_rom                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 3.088      ; 3.306      ;
; 0.707  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[3] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 4.386      ; 4.741      ;
; 0.712  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[3] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 4.381      ; 4.741      ;
; 0.720  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[5] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 4.384      ; 4.752      ;
; 0.724  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; decoder:inst1|ALUC[1]  ; clk_rom                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 1.541      ; 2.295      ;
; 0.725  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[5] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 4.379      ; 4.752      ;
; 0.731  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; decoder:inst1|MR       ; clk_rom                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 3.082      ; 3.343      ;
; 0.737  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|MW       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 4.378      ; 4.763      ;
; 0.741  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; decoder:inst1|Sel_C[1] ; clk_rom                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 3.079      ; 3.350      ;
; 0.742  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|MW       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 4.373      ; 4.763      ;
; 0.767  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; decoder:inst1|Sel_C[3] ; clk_rom                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 3.091      ; 3.388      ;
; 0.788  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; decoder:inst1|Sel_C[5] ; clk_rom                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 3.089      ; 3.407      ;
; 0.797  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 2.832      ; 3.277      ;
; 0.802  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 2.827      ; 3.277      ;
; 0.833  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; decoder:inst1|KMux     ; clk_rom                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 3.066      ; 3.429      ;
; 0.836  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|MR       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 4.377      ; 4.861      ;
; 0.841  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|MR       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 4.372      ; 4.861      ;
+--------+----------------------------------------------------------------------------------------------------------+------------------------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk_ram'                                                                                                                                                                                                                                                                                                   ;
+--------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                      ; To Node                                                                                                    ; Launch Clock                                                                                             ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -0.624 ; decoder:inst1|ALUC[0]                          ; carry_block:inst8|cy                                                                                       ; decoder:inst1|ALUC[0]                                                                                    ; clk_ram     ; 0.000        ; 1.246      ; 0.736      ;
; -0.050 ; decoder:inst1|ALUC[0]                          ; carry_block:inst8|cy                                                                                       ; decoder:inst1|ALUC[0]                                                                                    ; clk_ram     ; -0.500       ; 1.246      ; 0.810      ;
; 0.186  ; carry_block:inst8|cy                           ; carry_block:inst8|cy                                                                                       ; clk_ram                                                                                                  ; clk_ram     ; 0.000        ; 0.037      ; 0.307      ;
; 0.203  ; super_register_bank:inst2|Working_register[12] ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_datain_reg0  ; clk_reg                                                                                                  ; clk_ram     ; 0.000        ; 0.237      ; 0.584      ;
; 0.246  ; super_register_bank:inst2|Working_register[15] ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_datain_reg0  ; clk_reg                                                                                                  ; clk_ram     ; 0.000        ; 0.234      ; 0.624      ;
; 0.254  ; super_register_bank:inst2|Working_register[11] ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_datain_reg0  ; clk_reg                                                                                                  ; clk_ram     ; 0.000        ; 0.237      ; 0.635      ;
; 0.258  ; super_register_bank:inst2|Working_register[8]  ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_datain_reg0  ; clk_reg                                                                                                  ; clk_ram     ; 0.000        ; 0.237      ; 0.639      ;
; 0.262  ; super_register_bank:inst2|Working_register[13] ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_datain_reg0  ; clk_reg                                                                                                  ; clk_ram     ; 0.000        ; 0.237      ; 0.643      ;
; 0.265  ; super_register_bank:inst2|Working_register[2]  ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_reg                                                                                                  ; clk_ram     ; 0.000        ; 0.238      ; 0.647      ;
; 0.266  ; super_register_bank:inst2|Working_register[7]  ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_datain_reg0  ; clk_reg                                                                                                  ; clk_ram     ; 0.000        ; 0.237      ; 0.647      ;
; 0.273  ; super_register_bank:inst2|Working_register[3]  ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_reg                                                                                                  ; clk_ram     ; 0.000        ; 0.238      ; 0.655      ;
; 0.274  ; super_register_bank:inst2|Working_register[1]  ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_reg                                                                                                  ; clk_ram     ; 0.000        ; 0.238      ; 0.656      ;
; 0.280  ; super_register_bank:inst2|Working_register[5]  ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_reg                                                                                                  ; clk_ram     ; 0.000        ; 0.238      ; 0.662      ;
; 0.281  ; super_register_bank:inst2|Working_register[9]  ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_datain_reg0  ; clk_reg                                                                                                  ; clk_ram     ; 0.000        ; 0.237      ; 0.662      ;
; 0.282  ; super_register_bank:inst2|Working_register[0]  ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_reg                                                                                                  ; clk_ram     ; 0.000        ; 0.235      ; 0.661      ;
; 0.284  ; super_register_bank:inst2|Working_register[4]  ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_reg                                                                                                  ; clk_ram     ; 0.000        ; 0.238      ; 0.666      ;
; 0.351  ; super_register_bank:inst2|Working_register[14] ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_datain_reg0  ; clk_reg                                                                                                  ; clk_ram     ; 0.000        ; 0.237      ; 0.732      ;
; 0.351  ; super_register_bank:inst2|Working_register[6]  ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_reg                                                                                                  ; clk_ram     ; 0.000        ; 0.235      ; 0.730      ;
; 0.352  ; super_register_bank:inst2|Working_register[10] ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_datain_reg0  ; clk_reg                                                                                                  ; clk_ram     ; 0.000        ; 0.237      ; 0.733      ;
; 0.520  ; ALU:inst5|cy_out                               ; carry_block:inst8|cy                                                                                       ; decoder:inst1|ALUC[0]                                                                                    ; clk_ram     ; -0.500       ; 0.338      ; 0.472      ;
; 1.556  ; decoder:inst1|ALUC[2]                          ; carry_block:inst8|cy                                                                                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_ram     ; 0.000        ; -1.061     ; 0.609      ;
; 1.599  ; decoder:inst1|ALUC[3]                          ; carry_block:inst8|cy                                                                                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_ram     ; 0.000        ; -0.841     ; 0.872      ;
; 1.610  ; decoder:inst1|ALUC[1]                          ; carry_block:inst8|cy                                                                                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_ram     ; 0.000        ; -1.060     ; 0.664      ;
; 2.153  ; decoder:inst1|Dadd[5]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_ram     ; 0.000        ; -1.928     ; 0.359      ;
; 2.160  ; decoder:inst1|Dadd[7]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_ram     ; 0.000        ; -1.927     ; 0.367      ;
; 2.172  ; decoder:inst1|Dadd[2]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_ram     ; 0.000        ; -1.927     ; 0.379      ;
; 2.175  ; decoder:inst1|Dadd[0]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_ram     ; 0.000        ; -1.958     ; 0.351      ;
; 2.188  ; decoder:inst1|Dadd[6]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_ram     ; 0.000        ; -1.957     ; 0.365      ;
; 2.192  ; decoder:inst1|Dadd[9]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_ram     ; 0.000        ; -1.959     ; 0.367      ;
; 2.196  ; decoder:inst1|Dadd[1]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_ram     ; 0.000        ; -1.958     ; 0.372      ;
; 2.198  ; decoder:inst1|Dadd[1]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_ram     ; 0.000        ; -1.959     ; 0.373      ;
; 2.206  ; decoder:inst1|Dadd[0]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_ram     ; 0.000        ; -1.959     ; 0.381      ;
; 2.235  ; decoder:inst1|ALUC[2]                          ; carry_block:inst8|cy                                                                                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_ram     ; -0.500       ; -1.240     ; 0.609      ;
; 2.241  ; decoder:inst1|Dadd[8]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_ram     ; 0.000        ; -2.007     ; 0.368      ;
; 2.254  ; decoder:inst1|Dadd[3]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_ram     ; 0.000        ; -2.011     ; 0.377      ;
; 2.278  ; decoder:inst1|ALUC[3]                          ; carry_block:inst8|cy                                                                                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_ram     ; -0.500       ; -1.020     ; 0.872      ;
; 2.287  ; decoder:inst1|Dadd[4]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_ram     ; 0.000        ; -1.960     ; 0.461      ;
; 2.289  ; decoder:inst1|Dadd[7]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_ram     ; 0.000        ; -1.926     ; 0.497      ;
; 2.289  ; decoder:inst1|ALUC[1]                          ; carry_block:inst8|cy                                                                                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_ram     ; -0.500       ; -1.239     ; 0.664      ;
; 2.297  ; decoder:inst1|Dadd[5]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_ram     ; 0.000        ; -1.927     ; 0.504      ;
; 2.301  ; decoder:inst1|Dadd[2]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_ram     ; 0.000        ; -1.928     ; 0.507      ;
; 2.331  ; decoder:inst1|Dadd[9]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_ram     ; 0.000        ; -1.960     ; 0.505      ;
; 2.345  ; decoder:inst1|Dadd[4]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_ram     ; 0.000        ; -1.959     ; 0.520      ;
; 2.345  ; decoder:inst1|Dadd[6]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_ram     ; 0.000        ; -1.958     ; 0.521      ;
; 2.360  ; decoder:inst1|Dadd[3]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_ram     ; 0.000        ; -2.012     ; 0.482      ;
; 2.379  ; decoder:inst1|Dadd[8]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_ram     ; 0.000        ; -2.008     ; 0.505      ;
; 2.726  ; decoder:inst1|MR                               ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_re_reg       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_ram     ; 0.000        ; -2.358     ; 0.502      ;
; 2.744  ; decoder:inst1|MW                               ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_we_reg       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_ram     ; 0.000        ; -2.359     ; 0.519      ;
; 2.838  ; decoder:inst1|MW                               ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_we_reg       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_ram     ; 0.000        ; -2.360     ; 0.612      ;
; 2.861  ; decoder:inst1|MR                               ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_re_reg       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_ram     ; 0.000        ; -2.359     ; 0.636      ;
; 3.405  ; decoder:inst1|MR                               ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_re_reg       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_ram     ; -0.500       ; -2.537     ; 0.502      ;
; 3.423  ; decoder:inst1|MW                               ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_we_reg       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_ram     ; -0.500       ; -2.538     ; 0.519      ;
; 3.517  ; decoder:inst1|MW                               ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_we_reg       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_ram     ; -0.500       ; -2.539     ; 0.612      ;
; 3.540  ; decoder:inst1|MR                               ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_re_reg       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_ram     ; -0.500       ; -2.538     ; 0.636      ;
+--------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'decoder:inst1|ALUC[0]'                                                                                                                 ;
+--------+-----------------------------------------------+------------------+-----------------------+-----------------------+--------------+------------+------------+
; Slack  ; From Node                                     ; To Node          ; Launch Clock          ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------+------------------+-----------------------+-----------------------+--------------+------------+------------+
; -0.542 ; decoder:inst1|ALUC[0]                         ; ALU:inst5|z[4]   ; decoder:inst1|ALUC[0] ; decoder:inst1|ALUC[0] ; 0.000        ; 2.047      ; 1.505      ;
; -0.519 ; decoder:inst1|ALUC[0]                         ; ALU:inst5|z[3]   ; decoder:inst1|ALUC[0] ; decoder:inst1|ALUC[0] ; 0.000        ; 2.054      ; 1.535      ;
; -0.514 ; decoder:inst1|ALUC[0]                         ; ALU:inst5|z[12]  ; decoder:inst1|ALUC[0] ; decoder:inst1|ALUC[0] ; 0.000        ; 2.054      ; 1.540      ;
; -0.425 ; decoder:inst1|ALUC[0]                         ; ALU:inst5|z[1]   ; decoder:inst1|ALUC[0] ; decoder:inst1|ALUC[0] ; 0.000        ; 2.048      ; 1.623      ;
; -0.328 ; decoder:inst1|ALUC[0]                         ; ALU:inst5|z[13]  ; decoder:inst1|ALUC[0] ; decoder:inst1|ALUC[0] ; 0.000        ; 2.049      ; 1.721      ;
; 0.031  ; decoder:inst1|ALUC[0]                         ; ALU:inst5|z[15]  ; decoder:inst1|ALUC[0] ; decoder:inst1|ALUC[0] ; 0.000        ; 2.064      ; 2.095      ;
; 0.044  ; decoder:inst1|ALUC[0]                         ; ALU:inst5|z[5]   ; decoder:inst1|ALUC[0] ; decoder:inst1|ALUC[0] ; 0.000        ; 2.046      ; 2.090      ;
; 0.055  ; decoder:inst1|ALUC[0]                         ; ALU:inst5|z[4]   ; decoder:inst1|ALUC[0] ; decoder:inst1|ALUC[0] ; -0.500       ; 2.047      ; 1.622      ;
; 0.090  ; decoder:inst1|ALUC[0]                         ; ALU:inst5|z[3]   ; decoder:inst1|ALUC[0] ; decoder:inst1|ALUC[0] ; -0.500       ; 2.054      ; 1.664      ;
; 0.094  ; decoder:inst1|ALUC[0]                         ; ALU:inst5|z[12]  ; decoder:inst1|ALUC[0] ; decoder:inst1|ALUC[0] ; -0.500       ; 2.054      ; 1.668      ;
; 0.101  ; decoder:inst1|ALUC[0]                         ; ALU:inst5|z[1]   ; decoder:inst1|ALUC[0] ; decoder:inst1|ALUC[0] ; -0.500       ; 2.048      ; 1.669      ;
; 0.161  ; decoder:inst1|ALUC[0]                         ; ALU:inst5|z[2]   ; decoder:inst1|ALUC[0] ; decoder:inst1|ALUC[0] ; 0.000        ; 2.054      ; 2.215      ;
; 0.268  ; decoder:inst1|ALUC[0]                         ; ALU:inst5|z[0]   ; decoder:inst1|ALUC[0] ; decoder:inst1|ALUC[0] ; 0.000        ; 2.064      ; 2.332      ;
; 0.296  ; decoder:inst1|ALUC[0]                         ; ALU:inst5|z[13]  ; decoder:inst1|ALUC[0] ; decoder:inst1|ALUC[0] ; -0.500       ; 2.049      ; 1.865      ;
; 0.306  ; decoder:inst1|ALUC[0]                         ; ALU:inst5|z[10]  ; decoder:inst1|ALUC[0] ; decoder:inst1|ALUC[0] ; 0.000        ; 2.056      ; 2.362      ;
; 0.318  ; decoder:inst1|ALUC[0]                         ; ALU:inst5|z[6]   ; decoder:inst1|ALUC[0] ; decoder:inst1|ALUC[0] ; 0.000        ; 2.058      ; 2.376      ;
; 0.343  ; decoder:inst1|ALUC[0]                         ; ALU:inst5|z[7]   ; decoder:inst1|ALUC[0] ; decoder:inst1|ALUC[0] ; 0.000        ; 2.058      ; 2.401      ;
; 0.348  ; decoder:inst1|ALUC[0]                         ; ALU:inst5|cy_out ; decoder:inst1|ALUC[0] ; decoder:inst1|ALUC[0] ; 0.000        ; 0.965      ; 1.313      ;
; 0.351  ; constant_reg:inst6|k_out[13]                  ; ALU:inst5|z[13]  ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 0.855      ; 1.236      ;
; 0.370  ; decoder:inst1|ALUC[0]                         ; ALU:inst5|z[9]   ; decoder:inst1|ALUC[0] ; decoder:inst1|ALUC[0] ; 0.000        ; 2.059      ; 2.429      ;
; 0.372  ; decoder:inst1|ALUC[0]                         ; ALU:inst5|z[11]  ; decoder:inst1|ALUC[0] ; decoder:inst1|ALUC[0] ; 0.000        ; 2.058      ; 2.430      ;
; 0.435  ; decoder:inst1|ALUC[0]                         ; ALU:inst5|z[8]   ; decoder:inst1|ALUC[0] ; decoder:inst1|ALUC[0] ; 0.000        ; 2.060      ; 2.495      ;
; 0.442  ; decoder:inst1|ALUC[0]                         ; ALU:inst5|z[14]  ; decoder:inst1|ALUC[0] ; decoder:inst1|ALUC[0] ; 0.000        ; 2.066      ; 2.508      ;
; 0.543  ; super_register_bank:inst2|r0[3]               ; ALU:inst5|z[3]   ; clk_reg               ; decoder:inst1|ALUC[0] ; 0.000        ; 0.860      ; 1.433      ;
; 0.571  ; decoder:inst1|ALUC[0]                         ; ALU:inst5|z[5]   ; decoder:inst1|ALUC[0] ; decoder:inst1|ALUC[0] ; -0.500       ; 2.046      ; 2.137      ;
; 0.636  ; decoder:inst1|ALUC[0]                         ; ALU:inst5|z[15]  ; decoder:inst1|ALUC[0] ; decoder:inst1|ALUC[0] ; -0.500       ; 2.064      ; 2.220      ;
; 0.724  ; decoder:inst1|ALUC[0]                         ; ALU:inst5|cy_out ; decoder:inst1|ALUC[0] ; decoder:inst1|ALUC[0] ; -0.500       ; 0.965      ; 1.209      ;
; 0.777  ; decoder:inst1|ALUC[0]                         ; ALU:inst5|z[2]   ; decoder:inst1|ALUC[0] ; decoder:inst1|ALUC[0] ; -0.500       ; 2.054      ; 2.351      ;
; 0.840  ; constant_reg:inst6|k_out[12]                  ; ALU:inst5|z[13]  ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 0.849      ; 1.719      ;
; 0.865  ; constant_reg:inst6|k_out[8]                   ; ALU:inst5|z[8]   ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 0.860      ; 1.755      ;
; 0.866  ; constant_reg:inst6|k_out[9]                   ; ALU:inst5|z[9]   ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 0.859      ; 1.755      ;
; 0.870  ; constant_reg:inst6|k_out[12]                  ; ALU:inst5|z[12]  ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 0.854      ; 1.754      ;
; 0.873  ; decoder:inst1|ALUC[0]                         ; ALU:inst5|z[0]   ; decoder:inst1|ALUC[0] ; decoder:inst1|ALUC[0] ; -0.500       ; 2.064      ; 2.457      ;
; 0.882  ; constant_reg:inst6|k_out[1]                   ; ALU:inst5|z[1]   ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 0.850      ; 1.762      ;
; 0.889  ; decoder:inst1|ALUC[0]                         ; ALU:inst5|z[10]  ; decoder:inst1|ALUC[0] ; decoder:inst1|ALUC[0] ; -0.500       ; 2.056      ; 2.465      ;
; 0.897  ; decoder:inst1|ALUC[0]                         ; ALU:inst5|z[6]   ; decoder:inst1|ALUC[0] ; decoder:inst1|ALUC[0] ; -0.500       ; 2.058      ; 2.475      ;
; 0.905  ; constant_reg:inst6|k_out[3]                   ; ALU:inst5|z[3]   ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 0.862      ; 1.797      ;
; 0.912  ; super_register_bank:inst2|r27[13]             ; ALU:inst5|z[13]  ; clk_reg               ; decoder:inst1|ALUC[0] ; 0.000        ; 0.855      ; 1.797      ;
; 0.923  ; constant_reg:inst6|k_out[7]                   ; ALU:inst5|z[7]   ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 0.860      ; 1.813      ;
; 0.938  ; decoder:inst1|ALUC[0]                         ; ALU:inst5|z[7]   ; decoder:inst1|ALUC[0] ; decoder:inst1|ALUC[0] ; -0.500       ; 2.058      ; 2.516      ;
; 0.945  ; constant_reg:inst6|k_out[6]                   ; ALU:inst5|z[6]   ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 0.860      ; 1.835      ;
; 0.956  ; decoder:inst1|ALUC[0]                         ; ALU:inst5|z[9]   ; decoder:inst1|ALUC[0] ; decoder:inst1|ALUC[0] ; -0.500       ; 2.059      ; 2.535      ;
; 0.958  ; constant_reg:inst6|k_out[4]                   ; ALU:inst5|z[4]   ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 0.849      ; 1.837      ;
; 0.962  ; constant_reg:inst6|k_out[9]                   ; ALU:inst5|z[13]  ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 0.849      ; 1.841      ;
; 0.975  ; constant_reg:inst6|k_out[8]                   ; ALU:inst5|z[13]  ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 0.849      ; 1.854      ;
; 0.986  ; super_register_bank:inst2|Working_register[3] ; ALU:inst5|z[3]   ; clk_reg               ; decoder:inst1|ALUC[0] ; 0.000        ; 0.858      ; 1.874      ;
; 1.013  ; decoder:inst1|ALUC[0]                         ; ALU:inst5|z[11]  ; decoder:inst1|ALUC[0] ; decoder:inst1|ALUC[0] ; -0.500       ; 2.058      ; 2.591      ;
; 1.019  ; constant_reg:inst6|k_out[1]                   ; ALU:inst5|z[3]   ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 0.856      ; 1.905      ;
; 1.024  ; constant_reg:inst6|k_out[8]                   ; ALU:inst5|z[9]   ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 0.859      ; 1.913      ;
; 1.032  ; constant_reg:inst6|k_out[0]                   ; ALU:inst5|z[3]   ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 0.856      ; 1.918      ;
; 1.042  ; decoder:inst1|ALUC[0]                         ; ALU:inst5|z[8]   ; decoder:inst1|ALUC[0] ; decoder:inst1|ALUC[0] ; -0.500       ; 2.060      ; 2.622      ;
; 1.056  ; decoder:inst1|ALUC[0]                         ; ALU:inst5|z[14]  ; decoder:inst1|ALUC[0] ; decoder:inst1|ALUC[0] ; -0.500       ; 2.066      ; 2.642      ;
; 1.062  ; constant_reg:inst6|k_out[12]                  ; ALU:inst5|z[15]  ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 0.864      ; 1.956      ;
; 1.069  ; constant_reg:inst6|k_out[7]                   ; ALU:inst5|z[8]   ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 0.862      ; 1.961      ;
; 1.070  ; constant_reg:inst6|k_out[9]                   ; ALU:inst5|z[10]  ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 0.856      ; 1.956      ;
; 1.083  ; constant_reg:inst6|k_out[7]                   ; ALU:inst5|z[13]  ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 0.851      ; 1.964      ;
; 1.083  ; constant_reg:inst6|k_out[8]                   ; ALU:inst5|z[10]  ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 0.856      ; 1.969      ;
; 1.088  ; constant_reg:inst6|k_out[9]                   ; ALU:inst5|z[12]  ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 0.854      ; 1.972      ;
; 1.089  ; constant_reg:inst6|k_out[4]                   ; ALU:inst5|z[6]   ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 0.860      ; 1.979      ;
; 1.094  ; super_register_bank:inst2|r0[6]               ; ALU:inst5|z[6]   ; clk_reg               ; decoder:inst1|ALUC[0] ; 0.000        ; 0.854      ; 1.978      ;
; 1.097  ; super_register_bank:inst2|r0[10]              ; ALU:inst5|z[13]  ; clk_reg               ; decoder:inst1|ALUC[0] ; 0.000        ; 0.855      ; 1.982      ;
; 1.098  ; constant_reg:inst6|k_out[6]                   ; ALU:inst5|z[7]   ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 0.860      ; 1.988      ;
; 1.099  ; super_register_bank:inst2|r17[13]             ; ALU:inst5|z[13]  ; clk_reg               ; decoder:inst1|ALUC[0] ; 0.000        ; 0.849      ; 1.978      ;
; 1.099  ; constant_reg:inst6|k_out[6]                   ; ALU:inst5|z[8]   ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 0.862      ; 1.991      ;
; 1.100  ; super_register_bank:inst2|r0[9]               ; ALU:inst5|z[9]   ; clk_reg               ; decoder:inst1|ALUC[0] ; 0.000        ; 0.855      ; 1.985      ;
; 1.101  ; constant_reg:inst6|k_out[8]                   ; ALU:inst5|z[12]  ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 0.854      ; 1.985      ;
; 1.106  ; constant_reg:inst6|k_out[15]                  ; ALU:inst5|z[15]  ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 0.860      ; 1.996      ;
; 1.109  ; super_register_bank:inst2|r0[10]              ; ALU:inst5|z[10]  ; clk_reg               ; decoder:inst1|ALUC[0] ; 0.000        ; 0.862      ; 2.001      ;
; 1.111  ; super_register_bank:inst2|r23[4]              ; ALU:inst5|z[4]   ; clk_reg               ; decoder:inst1|ALUC[0] ; 0.000        ; 0.858      ; 1.999      ;
; 1.111  ; constant_reg:inst6|k_out[12]                  ; ALU:inst5|z[14]  ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 0.866      ; 2.007      ;
; 1.113  ; constant_reg:inst6|k_out[6]                   ; ALU:inst5|z[13]  ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 0.851      ; 1.994      ;
; 1.132  ; constant_reg:inst6|k_out[7]                   ; ALU:inst5|z[9]   ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 0.861      ; 2.023      ;
; 1.135  ; constant_reg:inst6|k_out[1]                   ; ALU:inst5|z[4]   ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 0.849      ; 2.014      ;
; 1.146  ; constant_reg:inst6|k_out[4]                   ; ALU:inst5|z[7]   ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 0.860      ; 2.036      ;
; 1.147  ; constant_reg:inst6|k_out[4]                   ; ALU:inst5|z[8]   ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 0.862      ; 2.039      ;
; 1.148  ; constant_reg:inst6|k_out[0]                   ; ALU:inst5|z[4]   ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 0.849      ; 2.027      ;
; 1.149  ; constant_reg:inst6|k_out[1]                   ; ALU:inst5|z[6]   ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 0.860      ; 2.039      ;
; 1.151  ; constant_reg:inst6|k_out[2]                   ; ALU:inst5|z[3]   ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 0.857      ; 2.038      ;
; 1.155  ; constant_reg:inst6|k_out[14]                  ; ALU:inst5|z[14]  ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 0.864      ; 2.049      ;
; 1.161  ; constant_reg:inst6|k_out[4]                   ; ALU:inst5|z[13]  ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 0.851      ; 2.042      ;
; 1.162  ; constant_reg:inst6|k_out[6]                   ; ALU:inst5|z[9]   ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 0.861      ; 2.053      ;
; 1.162  ; constant_reg:inst6|k_out[0]                   ; ALU:inst5|z[6]   ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 0.860      ; 2.052      ;
; 1.181  ; super_register_bank:inst2|r0[13]              ; ALU:inst5|z[13]  ; clk_reg               ; decoder:inst1|ALUC[0] ; 0.000        ; 0.845      ; 2.056      ;
; 1.184  ; constant_reg:inst6|k_out[9]                   ; ALU:inst5|z[15]  ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 0.864      ; 2.078      ;
; 1.185  ; carry_block:inst8|cy                          ; ALU:inst5|z[6]   ; clk_ram               ; decoder:inst1|ALUC[0] ; 0.000        ; 0.863      ; 2.078      ;
; 1.185  ; constant_reg:inst6|k_out[2]                   ; ALU:inst5|z[2]   ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 0.857      ; 2.072      ;
; 1.186  ; super_register_bank:inst2|r19[4]              ; ALU:inst5|z[4]   ; clk_reg               ; decoder:inst1|ALUC[0] ; 0.000        ; 0.843      ; 2.059      ;
; 1.191  ; constant_reg:inst6|k_out[7]                   ; ALU:inst5|z[10]  ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 0.858      ; 2.079      ;
; 1.196  ; super_register_bank:inst2|r0[9]               ; ALU:inst5|z[13]  ; clk_reg               ; decoder:inst1|ALUC[0] ; 0.000        ; 0.845      ; 2.071      ;
; 1.197  ; constant_reg:inst6|k_out[8]                   ; ALU:inst5|z[15]  ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 0.864      ; 2.091      ;
; 1.202  ; constant_reg:inst6|k_out[10]                  ; ALU:inst5|z[13]  ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 0.845      ; 2.077      ;
; 1.202  ; constant_reg:inst6|k_out[14]                  ; ALU:inst5|z[15]  ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 0.862      ; 2.094      ;
; 1.202  ; constant_reg:inst6|k_out[7]                   ; ALU:inst5|z[12]  ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 0.856      ; 2.088      ;
; 1.204  ; super_register_bank:inst2|r19[13]             ; ALU:inst5|z[13]  ; clk_reg               ; decoder:inst1|ALUC[0] ; 0.000        ; 0.849      ; 2.083      ;
; 1.206  ; constant_reg:inst6|k_out[1]                   ; ALU:inst5|z[7]   ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 0.860      ; 2.096      ;
; 1.207  ; constant_reg:inst6|k_out[1]                   ; ALU:inst5|z[8]   ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 0.862      ; 2.099      ;
; 1.210  ; constant_reg:inst6|k_out[4]                   ; ALU:inst5|z[9]   ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 0.861      ; 2.101      ;
; 1.214  ; constant_reg:inst6|k_out[10]                  ; ALU:inst5|z[10]  ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 0.852      ; 2.096      ;
; 1.219  ; constant_reg:inst6|k_out[0]                   ; ALU:inst5|z[7]   ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 0.860      ; 2.109      ;
; 1.220  ; super_register_bank:inst2|r0[10]              ; ALU:inst5|z[12]  ; clk_reg               ; decoder:inst1|ALUC[0] ; 0.000        ; 0.860      ; 2.110      ;
+--------+-----------------------------------------------+------------------+-----------------------+-----------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk_pc'                                                                                                                                                                                                                                                                               ;
+-------+----------------------------------------------------------------------------------------------------------+------------------------------+----------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                ; To Node                      ; Launch Clock                                                                                             ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------+------------------------------+----------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; 0.336 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; fetch:inst4|PC[7]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.000        ; 1.237      ; 1.815      ;
; 0.463 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; fetch:inst4|PC[4]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.000        ; 1.231      ; 1.936      ;
; 0.479 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; fetch:inst4|PC[2]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.000        ; 1.231      ; 1.952      ;
; 0.507 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; fetch:inst4|PC[3]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.000        ; 1.231      ; 1.980      ;
; 0.530 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; fetch:inst4|PC[5]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.000        ; 1.237      ; 2.009      ;
; 0.540 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; fetch:inst4|PC[0]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.000        ; 1.231      ; 2.013      ;
; 0.582 ; carry_block:inst8|cy                                                                                     ; fetch:inst4|PC[2]~_emulated  ; clk_ram                                                                                                  ; clk_pc      ; 0.000        ; 0.036      ; 0.742      ;
; 0.584 ; carry_block:inst8|cy                                                                                     ; fetch:inst4|PC[0]~_emulated  ; clk_ram                                                                                                  ; clk_pc      ; 0.000        ; 0.036      ; 0.744      ;
; 0.585 ; carry_block:inst8|cy                                                                                     ; fetch:inst4|PC[4]~_emulated  ; clk_ram                                                                                                  ; clk_pc      ; 0.000        ; 0.036      ; 0.745      ;
; 0.586 ; carry_block:inst8|cy                                                                                     ; fetch:inst4|PC[1]~_emulated  ; clk_ram                                                                                                  ; clk_pc      ; 0.000        ; 0.036      ; 0.746      ;
; 0.586 ; carry_block:inst8|cy                                                                                     ; fetch:inst4|PC[3]~_emulated  ; clk_ram                                                                                                  ; clk_pc      ; 0.000        ; 0.036      ; 0.746      ;
; 0.600 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; fetch:inst4|PC[6]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.000        ; 1.231      ; 2.073      ;
; 0.609 ; clk_pc                                                                                                   ; fetch:inst4|PC[2]~_emulated  ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 1.231      ; 1.924      ;
; 0.612 ; clk_pc                                                                                                   ; fetch:inst4|PC[10]~_emulated ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 1.237      ; 1.933      ;
; 0.630 ; clk_pc                                                                                                   ; fetch:inst4|PC[5]~_emulated  ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 1.237      ; 1.951      ;
; 0.633 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; fetch:inst4|PC[1]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.000        ; 1.231      ; 2.106      ;
; 0.685 ; clk_pc                                                                                                   ; fetch:inst4|PC[0]~_emulated  ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 1.231      ; 2.000      ;
; 0.698 ; carry_block:inst8|cy                                                                                     ; fetch:inst4|PC[8]~_emulated  ; clk_ram                                                                                                  ; clk_pc      ; 0.000        ; 0.042      ; 0.864      ;
; 0.698 ; carry_block:inst8|cy                                                                                     ; fetch:inst4|PC[9]~_emulated  ; clk_ram                                                                                                  ; clk_pc      ; 0.000        ; 0.042      ; 0.864      ;
; 0.699 ; clk_pc                                                                                                   ; fetch:inst4|PC[1]~_emulated  ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 1.231      ; 2.014      ;
; 0.699 ; carry_block:inst8|cy                                                                                     ; fetch:inst4|PC[6]~_emulated  ; clk_ram                                                                                                  ; clk_pc      ; 0.000        ; 0.036      ; 0.859      ;
; 0.702 ; carry_block:inst8|cy                                                                                     ; fetch:inst4|PC[7]~_emulated  ; clk_ram                                                                                                  ; clk_pc      ; 0.000        ; 0.042      ; 0.868      ;
; 0.703 ; carry_block:inst8|cy                                                                                     ; fetch:inst4|PC[5]~_emulated  ; clk_ram                                                                                                  ; clk_pc      ; 0.000        ; 0.042      ; 0.869      ;
; 0.703 ; carry_block:inst8|cy                                                                                     ; fetch:inst4|PC[10]~_emulated ; clk_ram                                                                                                  ; clk_pc      ; 0.000        ; 0.042      ; 0.869      ;
; 0.708 ; clk_pc                                                                                                   ; fetch:inst4|PC[3]~_emulated  ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 1.231      ; 2.023      ;
; 0.717 ; clk_pc                                                                                                   ; fetch:inst4|PC[9]~_emulated  ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 1.237      ; 2.038      ;
; 0.721 ; clk_pc                                                                                                   ; fetch:inst4|PC[4]~_emulated  ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 1.231      ; 2.036      ;
; 0.732 ; clk_pc                                                                                                   ; fetch:inst4|PC[6]~_emulated  ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 1.231      ; 2.047      ;
; 0.735 ; nRST                                                                                                     ; fetch:inst4|PC[10]~_emulated ; nRST                                                                                                     ; clk_pc      ; 0.000        ; 1.237      ; 2.096      ;
; 0.772 ; clk_pc                                                                                                   ; fetch:inst4|PC[7]~_emulated  ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 1.237      ; 2.093      ;
; 0.784 ; nRST                                                                                                     ; fetch:inst4|PC[2]~_emulated  ; nRST                                                                                                     ; clk_pc      ; 0.000        ; 1.231      ; 2.139      ;
; 0.791 ; clk_pc                                                                                                   ; fetch:inst4|PC[8]~_emulated  ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 1.237      ; 2.112      ;
; 0.802 ; nRST                                                                                                     ; fetch:inst4|PC[5]~_emulated  ; nRST                                                                                                     ; clk_pc      ; 0.000        ; 1.237      ; 2.163      ;
; 0.832 ; nRST                                                                                                     ; fetch:inst4|PC[9]~_emulated  ; nRST                                                                                                     ; clk_pc      ; 0.000        ; 1.237      ; 2.193      ;
; 0.836 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; fetch:inst4|PC[7]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; -0.500       ; 1.237      ; 1.815      ;
; 0.845 ; nRST                                                                                                     ; fetch:inst4|PC[1]~_emulated  ; nRST                                                                                                     ; clk_pc      ; 0.000        ; 1.231      ; 2.200      ;
; 0.845 ; nRST                                                                                                     ; fetch:inst4|PC[3]~_emulated  ; nRST                                                                                                     ; clk_pc      ; 0.000        ; 1.231      ; 2.200      ;
; 0.849 ; nRST                                                                                                     ; fetch:inst4|PC[0]~_emulated  ; nRST                                                                                                     ; clk_pc      ; 0.000        ; 1.231      ; 2.204      ;
; 0.869 ; fetch:inst4|PC[10]~1                                                                                     ; fetch:inst4|PC[2]~_emulated  ; nRST                                                                                                     ; clk_pc      ; 0.000        ; 0.034      ; 1.027      ;
; 0.872 ; nRST                                                                                                     ; fetch:inst4|PC[6]~_emulated  ; nRST                                                                                                     ; clk_pc      ; 0.000        ; 1.231      ; 2.227      ;
; 0.876 ; super_register_bank:inst2|Working_register[15]                                                           ; fetch:inst4|PC[2]~_emulated  ; clk_reg                                                                                                  ; clk_pc      ; 0.000        ; 0.032      ; 1.032      ;
; 0.878 ; super_register_bank:inst2|Working_register[15]                                                           ; fetch:inst4|PC[0]~_emulated  ; clk_reg                                                                                                  ; clk_pc      ; 0.000        ; 0.032      ; 1.034      ;
; 0.879 ; super_register_bank:inst2|Working_register[15]                                                           ; fetch:inst4|PC[4]~_emulated  ; clk_reg                                                                                                  ; clk_pc      ; 0.000        ; 0.032      ; 1.035      ;
; 0.880 ; super_register_bank:inst2|Working_register[15]                                                           ; fetch:inst4|PC[1]~_emulated  ; clk_reg                                                                                                  ; clk_pc      ; 0.000        ; 0.032      ; 1.036      ;
; 0.880 ; super_register_bank:inst2|Working_register[15]                                                           ; fetch:inst4|PC[3]~_emulated  ; clk_reg                                                                                                  ; clk_pc      ; 0.000        ; 0.032      ; 1.036      ;
; 0.881 ; nRST                                                                                                     ; fetch:inst4|PC[4]~_emulated  ; nRST                                                                                                     ; clk_pc      ; 0.000        ; 1.231      ; 2.236      ;
; 0.885 ; fetch:inst4|PC[10]~1                                                                                     ; fetch:inst4|PC[5]~_emulated  ; nRST                                                                                                     ; clk_pc      ; 0.000        ; 0.040      ; 1.049      ;
; 0.888 ; nRST                                                                                                     ; fetch:inst4|PC[8]~_emulated  ; nRST                                                                                                     ; clk_pc      ; 0.000        ; 1.237      ; 2.249      ;
; 0.895 ; fetch:inst4|PC[10]~1                                                                                     ; fetch:inst4|PC[0]~_emulated  ; nRST                                                                                                     ; clk_pc      ; 0.000        ; 0.034      ; 1.053      ;
; 0.895 ; fetch:inst4|PC[10]~1                                                                                     ; fetch:inst4|PC[6]~_emulated  ; nRST                                                                                                     ; clk_pc      ; 0.000        ; 0.034      ; 1.053      ;
; 0.898 ; fetch:inst4|PC[10]~1                                                                                     ; fetch:inst4|PC[1]~_emulated  ; nRST                                                                                                     ; clk_pc      ; 0.000        ; 0.034      ; 1.056      ;
; 0.941 ; fetch:inst4|PC[10]~1                                                                                     ; fetch:inst4|PC[4]~_emulated  ; nRST                                                                                                     ; clk_pc      ; 0.000        ; 0.034      ; 1.099      ;
; 0.943 ; nRST                                                                                                     ; fetch:inst4|PC[7]~_emulated  ; nRST                                                                                                     ; clk_pc      ; 0.000        ; 1.237      ; 2.304      ;
; 0.943 ; fetch:inst4|PC[10]~1                                                                                     ; fetch:inst4|PC[3]~_emulated  ; nRST                                                                                                     ; clk_pc      ; 0.000        ; 0.034      ; 1.101      ;
; 0.963 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; fetch:inst4|PC[4]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; -0.500       ; 1.231      ; 1.936      ;
; 0.979 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; fetch:inst4|PC[2]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; -0.500       ; 1.231      ; 1.952      ;
; 0.985 ; super_register_bank:inst2|Working_register[0]                                                            ; fetch:inst4|PC[2]~_emulated  ; clk_reg                                                                                                  ; clk_pc      ; 0.000        ; 0.032      ; 1.141      ;
; 0.986 ; super_register_bank:inst2|Working_register[0]                                                            ; fetch:inst4|PC[0]~_emulated  ; clk_reg                                                                                                  ; clk_pc      ; 0.000        ; 0.032      ; 1.142      ;
; 0.988 ; super_register_bank:inst2|Working_register[0]                                                            ; fetch:inst4|PC[4]~_emulated  ; clk_reg                                                                                                  ; clk_pc      ; 0.000        ; 0.032      ; 1.144      ;
; 0.989 ; super_register_bank:inst2|Working_register[0]                                                            ; fetch:inst4|PC[1]~_emulated  ; clk_reg                                                                                                  ; clk_pc      ; 0.000        ; 0.032      ; 1.145      ;
; 0.989 ; super_register_bank:inst2|Working_register[0]                                                            ; fetch:inst4|PC[3]~_emulated  ; clk_reg                                                                                                  ; clk_pc      ; 0.000        ; 0.032      ; 1.145      ;
; 0.992 ; super_register_bank:inst2|Working_register[15]                                                           ; fetch:inst4|PC[8]~_emulated  ; clk_reg                                                                                                  ; clk_pc      ; 0.000        ; 0.038      ; 1.154      ;
; 0.992 ; super_register_bank:inst2|Working_register[15]                                                           ; fetch:inst4|PC[9]~_emulated  ; clk_reg                                                                                                  ; clk_pc      ; 0.000        ; 0.038      ; 1.154      ;
; 0.993 ; super_register_bank:inst2|Working_register[15]                                                           ; fetch:inst4|PC[6]~_emulated  ; clk_reg                                                                                                  ; clk_pc      ; 0.000        ; 0.032      ; 1.149      ;
; 0.996 ; super_register_bank:inst2|Working_register[15]                                                           ; fetch:inst4|PC[7]~_emulated  ; clk_reg                                                                                                  ; clk_pc      ; 0.000        ; 0.038      ; 1.158      ;
; 0.997 ; super_register_bank:inst2|Working_register[15]                                                           ; fetch:inst4|PC[5]~_emulated  ; clk_reg                                                                                                  ; clk_pc      ; 0.000        ; 0.038      ; 1.159      ;
; 0.997 ; super_register_bank:inst2|Working_register[15]                                                           ; fetch:inst4|PC[10]~_emulated ; clk_reg                                                                                                  ; clk_pc      ; 0.000        ; 0.038      ; 1.159      ;
; 1.007 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; fetch:inst4|PC[3]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; -0.500       ; 1.231      ; 1.980      ;
; 1.008 ; fetch:inst4|PC[10]~1                                                                                     ; fetch:inst4|PC[9]~_emulated  ; nRST                                                                                                     ; clk_pc      ; 0.000        ; 0.040      ; 1.172      ;
; 1.015 ; fetch:inst4|PC[10]~1                                                                                     ; fetch:inst4|PC[10]~_emulated ; nRST                                                                                                     ; clk_pc      ; 0.000        ; 0.040      ; 1.179      ;
; 1.015 ; fetch:inst4|PC[10]~1                                                                                     ; fetch:inst4|PC[8]~_emulated  ; nRST                                                                                                     ; clk_pc      ; 0.000        ; 0.040      ; 1.179      ;
; 1.018 ; fetch:inst4|PC[10]~1                                                                                     ; fetch:inst4|PC[7]~_emulated  ; nRST                                                                                                     ; clk_pc      ; 0.000        ; 0.040      ; 1.182      ;
; 1.030 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; fetch:inst4|PC[5]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; -0.500       ; 1.237      ; 2.009      ;
; 1.040 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; fetch:inst4|PC[0]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; -0.500       ; 1.231      ; 2.013      ;
; 1.043 ; fetch:inst4|PC[2]~_emulated                                                                              ; fetch:inst4|PC[2]~_emulated  ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.036      ; 1.163      ;
; 1.059 ; fetch:inst4|PC[5]~_emulated                                                                              ; fetch:inst4|PC[5]~_emulated  ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.036      ; 1.179      ;
; 1.076 ; super_register_bank:inst2|Working_register[11]                                                           ; fetch:inst4|PC[2]~_emulated  ; clk_reg                                                                                                  ; clk_pc      ; 0.000        ; 0.035      ; 1.235      ;
; 1.078 ; super_register_bank:inst2|Working_register[11]                                                           ; fetch:inst4|PC[0]~_emulated  ; clk_reg                                                                                                  ; clk_pc      ; 0.000        ; 0.035      ; 1.237      ;
; 1.079 ; super_register_bank:inst2|Working_register[11]                                                           ; fetch:inst4|PC[4]~_emulated  ; clk_reg                                                                                                  ; clk_pc      ; 0.000        ; 0.035      ; 1.238      ;
; 1.080 ; super_register_bank:inst2|Working_register[11]                                                           ; fetch:inst4|PC[1]~_emulated  ; clk_reg                                                                                                  ; clk_pc      ; 0.000        ; 0.035      ; 1.239      ;
; 1.080 ; super_register_bank:inst2|Working_register[11]                                                           ; fetch:inst4|PC[3]~_emulated  ; clk_reg                                                                                                  ; clk_pc      ; 0.000        ; 0.035      ; 1.239      ;
; 1.095 ; super_register_bank:inst2|Working_register[4]                                                            ; fetch:inst4|PC[2]~_emulated  ; clk_reg                                                                                                  ; clk_pc      ; 0.000        ; 0.035      ; 1.254      ;
; 1.097 ; super_register_bank:inst2|Working_register[4]                                                            ; fetch:inst4|PC[0]~_emulated  ; clk_reg                                                                                                  ; clk_pc      ; 0.000        ; 0.035      ; 1.256      ;
; 1.098 ; super_register_bank:inst2|Working_register[4]                                                            ; fetch:inst4|PC[4]~_emulated  ; clk_reg                                                                                                  ; clk_pc      ; 0.000        ; 0.035      ; 1.257      ;
; 1.099 ; super_register_bank:inst2|Working_register[4]                                                            ; fetch:inst4|PC[1]~_emulated  ; clk_reg                                                                                                  ; clk_pc      ; 0.000        ; 0.035      ; 1.258      ;
; 1.099 ; super_register_bank:inst2|Working_register[4]                                                            ; fetch:inst4|PC[3]~_emulated  ; clk_reg                                                                                                  ; clk_pc      ; 0.000        ; 0.035      ; 1.258      ;
; 1.100 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; fetch:inst4|PC[6]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; -0.500       ; 1.231      ; 2.073      ;
; 1.100 ; super_register_bank:inst2|Working_register[0]                                                            ; fetch:inst4|PC[6]~_emulated  ; clk_reg                                                                                                  ; clk_pc      ; 0.000        ; 0.032      ; 1.256      ;
; 1.113 ; super_register_bank:inst2|Working_register[0]                                                            ; fetch:inst4|PC[8]~_emulated  ; clk_reg                                                                                                  ; clk_pc      ; 0.000        ; 0.038      ; 1.275      ;
; 1.113 ; super_register_bank:inst2|Working_register[0]                                                            ; fetch:inst4|PC[9]~_emulated  ; clk_reg                                                                                                  ; clk_pc      ; 0.000        ; 0.038      ; 1.275      ;
; 1.118 ; super_register_bank:inst2|Working_register[0]                                                            ; fetch:inst4|PC[7]~_emulated  ; clk_reg                                                                                                  ; clk_pc      ; 0.000        ; 0.038      ; 1.280      ;
; 1.118 ; super_register_bank:inst2|Working_register[5]                                                            ; fetch:inst4|PC[2]~_emulated  ; clk_reg                                                                                                  ; clk_pc      ; 0.000        ; 0.035      ; 1.277      ;
; 1.119 ; super_register_bank:inst2|Working_register[0]                                                            ; fetch:inst4|PC[5]~_emulated  ; clk_reg                                                                                                  ; clk_pc      ; 0.000        ; 0.038      ; 1.281      ;
; 1.119 ; super_register_bank:inst2|Working_register[0]                                                            ; fetch:inst4|PC[10]~_emulated ; clk_reg                                                                                                  ; clk_pc      ; 0.000        ; 0.038      ; 1.281      ;
; 1.120 ; super_register_bank:inst2|Working_register[5]                                                            ; fetch:inst4|PC[0]~_emulated  ; clk_reg                                                                                                  ; clk_pc      ; 0.000        ; 0.035      ; 1.279      ;
; 1.121 ; super_register_bank:inst2|Working_register[5]                                                            ; fetch:inst4|PC[4]~_emulated  ; clk_reg                                                                                                  ; clk_pc      ; 0.000        ; 0.035      ; 1.280      ;
; 1.122 ; super_register_bank:inst2|Working_register[5]                                                            ; fetch:inst4|PC[1]~_emulated  ; clk_reg                                                                                                  ; clk_pc      ; 0.000        ; 0.035      ; 1.281      ;
; 1.122 ; super_register_bank:inst2|Working_register[5]                                                            ; fetch:inst4|PC[3]~_emulated  ; clk_reg                                                                                                  ; clk_pc      ; 0.000        ; 0.035      ; 1.281      ;
; 1.125 ; super_register_bank:inst2|Working_register[9]                                                            ; fetch:inst4|PC[2]~_emulated  ; clk_reg                                                                                                  ; clk_pc      ; 0.000        ; 0.035      ; 1.284      ;
; 1.127 ; super_register_bank:inst2|Working_register[9]                                                            ; fetch:inst4|PC[0]~_emulated  ; clk_reg                                                                                                  ; clk_pc      ; 0.000        ; 0.035      ; 1.286      ;
+-------+----------------------------------------------------------------------------------------------------------+------------------------------+----------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk_k'                                                                                                                                                                                                                                                                                ;
+-------+----------------------------------------------------------------------------------------------------------+------------------------------+----------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                ; To Node                      ; Launch Clock                                                                                             ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------+------------------------------+----------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; 0.344 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[9]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.000        ; 1.251      ; 1.837      ;
; 0.385 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[3]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.000        ; 1.243      ; 1.870      ;
; 0.448 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[8]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.000        ; 1.251      ; 1.941      ;
; 0.466 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[15] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.000        ; 1.255      ; 1.963      ;
; 0.469 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.000        ; 1.249      ; 1.960      ;
; 0.490 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[10] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.000        ; 1.255      ; 1.987      ;
; 0.610 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[13] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.000        ; 1.245      ; 2.097      ;
; 0.627 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.000        ; 1.248      ; 2.117      ;
; 0.637 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[12] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.000        ; 1.251      ; 2.130      ;
; 0.650 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[11] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.000        ; 1.253      ; 2.145      ;
; 0.704 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[5]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.000        ; 1.243      ; 2.189      ;
; 0.707 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[14] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.000        ; 1.253      ; 2.202      ;
; 0.734 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.000        ; 1.249      ; 2.225      ;
; 0.785 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[4]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.000        ; 1.249      ; 2.276      ;
; 0.813 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.000        ; 1.249      ; 2.304      ;
; 0.844 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[9]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; -0.500       ; 1.251      ; 1.837      ;
; 0.885 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[3]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; -0.500       ; 1.243      ; 1.870      ;
; 0.890 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[7]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.000        ; 1.249      ; 2.381      ;
; 0.948 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[8]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; -0.500       ; 1.251      ; 1.941      ;
; 0.966 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[15] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; -0.500       ; 1.255      ; 1.963      ;
; 0.969 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; -0.500       ; 1.249      ; 1.960      ;
; 0.990 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[10] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; -0.500       ; 1.255      ; 1.987      ;
; 1.110 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[13] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; -0.500       ; 1.245      ; 2.097      ;
; 1.127 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; -0.500       ; 1.248      ; 2.117      ;
; 1.137 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[12] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; -0.500       ; 1.251      ; 2.130      ;
; 1.150 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[11] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; -0.500       ; 1.253      ; 2.145      ;
; 1.204 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[5]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; -0.500       ; 1.243      ; 2.189      ;
; 1.207 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[14] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; -0.500       ; 1.253      ; 2.202      ;
; 1.234 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; -0.500       ; 1.249      ; 2.225      ;
; 1.285 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[4]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; -0.500       ; 1.249      ; 2.276      ;
; 1.313 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; -0.500       ; 1.249      ; 2.304      ;
; 1.390 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[7]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; -0.500       ; 1.249      ; 2.381      ;
; 2.350 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; constant_reg:inst6|k_out[6]  ; clk_rom                                                                                                  ; clk_k       ; 0.000        ; -0.041     ; 2.433      ;
; 2.350 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; constant_reg:inst6|k_out[7]  ; clk_rom                                                                                                  ; clk_k       ; 0.000        ; -0.041     ; 2.433      ;
; 2.452 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; constant_reg:inst6|k_out[0]  ; clk_rom                                                                                                  ; clk_k       ; 0.000        ; -0.041     ; 2.535      ;
; 2.452 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; constant_reg:inst6|k_out[1]  ; clk_rom                                                                                                  ; clk_k       ; 0.000        ; -0.041     ; 2.535      ;
; 2.452 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; constant_reg:inst6|k_out[4]  ; clk_rom                                                                                                  ; clk_k       ; 0.000        ; -0.041     ; 2.535      ;
; 2.555 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; constant_reg:inst6|k_out[2]  ; clk_rom                                                                                                  ; clk_k       ; 0.000        ; -0.042     ; 2.637      ;
; 2.574 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; constant_reg:inst6|k_out[3]  ; clk_rom                                                                                                  ; clk_k       ; 0.000        ; -0.047     ; 2.651      ;
; 2.580 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; constant_reg:inst6|k_out[5]  ; clk_rom                                                                                                  ; clk_k       ; 0.000        ; -0.047     ; 2.657      ;
; 2.585 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; constant_reg:inst6|k_out[10] ; clk_rom                                                                                                  ; clk_k       ; 0.000        ; -0.035     ; 2.674      ;
; 2.585 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; constant_reg:inst6|k_out[15] ; clk_rom                                                                                                  ; clk_k       ; 0.000        ; -0.035     ; 2.674      ;
; 2.598 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; constant_reg:inst6|k_out[8]  ; clk_rom                                                                                                  ; clk_k       ; 0.000        ; -0.039     ; 2.683      ;
; 2.598 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; constant_reg:inst6|k_out[9]  ; clk_rom                                                                                                  ; clk_k       ; 0.000        ; -0.039     ; 2.683      ;
; 2.598 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; constant_reg:inst6|k_out[12] ; clk_rom                                                                                                  ; clk_k       ; 0.000        ; -0.039     ; 2.683      ;
; 2.709 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; constant_reg:inst6|k_out[13] ; clk_rom                                                                                                  ; clk_k       ; 0.000        ; -0.045     ; 2.788      ;
; 2.964 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; constant_reg:inst6|k_out[11] ; clk_rom                                                                                                  ; clk_k       ; 0.000        ; -0.037     ; 3.051      ;
; 2.964 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; constant_reg:inst6|k_out[14] ; clk_rom                                                                                                  ; clk_k       ; 0.000        ; -0.037     ; 3.051      ;
; 3.195 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.000        ; -2.526     ; 0.783      ;
; 3.195 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[7]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.000        ; -2.526     ; 0.783      ;
; 3.281 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.000        ; -2.526     ; 0.869      ;
; 3.281 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.000        ; -2.526     ; 0.869      ;
; 3.281 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[4]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.000        ; -2.526     ; 0.869      ;
; 3.328 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[10] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.000        ; -2.520     ; 0.922      ;
; 3.328 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[15] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.000        ; -2.520     ; 0.922      ;
; 3.341 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[8]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.000        ; -2.524     ; 0.931      ;
; 3.341 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[9]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.000        ; -2.524     ; 0.931      ;
; 3.341 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[12] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.000        ; -2.524     ; 0.931      ;
; 3.382 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.000        ; -2.527     ; 0.969      ;
; 3.396 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[3]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.000        ; -2.532     ; 0.978      ;
; 3.399 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[5]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.000        ; -2.532     ; 0.981      ;
; 3.452 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[13] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.000        ; -2.530     ; 1.036      ;
; 3.707 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[11] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.000        ; -2.522     ; 1.299      ;
; 3.707 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[14] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.000        ; -2.522     ; 1.299      ;
; 3.874 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; -0.500       ; -2.705     ; 0.783      ;
; 3.874 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[7]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; -0.500       ; -2.705     ; 0.783      ;
; 3.960 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; -0.500       ; -2.705     ; 0.869      ;
; 3.960 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; -0.500       ; -2.705     ; 0.869      ;
; 3.960 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[4]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; -0.500       ; -2.705     ; 0.869      ;
; 4.007 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[10] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; -0.500       ; -2.699     ; 0.922      ;
; 4.007 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[15] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; -0.500       ; -2.699     ; 0.922      ;
; 4.020 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[8]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; -0.500       ; -2.703     ; 0.931      ;
; 4.020 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[9]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; -0.500       ; -2.703     ; 0.931      ;
; 4.020 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[12] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; -0.500       ; -2.703     ; 0.931      ;
; 4.061 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; -0.500       ; -2.706     ; 0.969      ;
; 4.075 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[3]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; -0.500       ; -2.711     ; 0.978      ;
; 4.078 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[5]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; -0.500       ; -2.711     ; 0.981      ;
; 4.131 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[13] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; -0.500       ; -2.709     ; 1.036      ;
; 4.386 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[11] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; -0.500       ; -2.701     ; 1.299      ;
; 4.386 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[14] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; -0.500       ; -2.701     ; 1.299      ;
+-------+----------------------------------------------------------------------------------------------------------+------------------------------+----------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk_rom'                                                                                                                                                                                 ;
+-------+-----------------------------+----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                   ; To Node                                                                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------+----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.605 ; clk_pc                      ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; clk_pc       ; clk_rom     ; 0.000        ; 1.345      ; 2.094      ;
; 0.698 ; clk_pc                      ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc       ; clk_rom     ; 0.000        ; 1.411      ; 2.253      ;
; 0.753 ; nRST                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; nRST         ; clk_rom     ; 0.000        ; 1.345      ; 2.242      ;
; 0.825 ; nRST                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; nRST         ; clk_rom     ; 0.000        ; 1.411      ; 2.380      ;
; 0.838 ; fetch:inst4|PC[10]~1        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; nRST         ; clk_rom     ; 0.000        ; 0.148      ; 1.130      ;
; 0.910 ; fetch:inst4|PC[10]~1        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; nRST         ; clk_rom     ; 0.000        ; 0.214      ; 1.268      ;
; 0.958 ; fetch:inst4|PC[2]~_emulated ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; clk_pc       ; clk_rom     ; 0.000        ; 0.164      ; 1.266      ;
; 0.980 ; fetch:inst4|PC[6]~_emulated ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; clk_pc       ; clk_rom     ; 0.000        ; 0.164      ; 1.288      ;
; 1.021 ; fetch:inst4|PC[7]~_emulated ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; clk_pc       ; clk_rom     ; 0.000        ; 0.158      ; 1.323      ;
; 1.030 ; fetch:inst4|PC[2]~_emulated ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc       ; clk_rom     ; 0.000        ; 0.230      ; 1.404      ;
; 1.057 ; fetch:inst4|PC[4]~_emulated ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; clk_pc       ; clk_rom     ; 0.000        ; 0.164      ; 1.365      ;
; 1.083 ; fetch:inst4|PC[3]~_emulated ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; clk_pc       ; clk_rom     ; 0.000        ; 0.164      ; 1.391      ;
; 1.083 ; fetch:inst4|PC[5]~_emulated ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; clk_pc       ; clk_rom     ; 0.000        ; 0.158      ; 1.385      ;
; 1.098 ; fetch:inst4|PC[1]~_emulated ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; clk_pc       ; clk_rom     ; 0.000        ; 0.164      ; 1.406      ;
; 1.127 ; fetch:inst4|PC[7]~_emulated ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc       ; clk_rom     ; 0.000        ; 0.224      ; 1.495      ;
; 1.148 ; fetch:inst4|PC[5]~_emulated ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc       ; clk_rom     ; 0.000        ; 0.224      ; 1.516      ;
; 1.159 ; fetch:inst4|PC[3]~_emulated ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc       ; clk_rom     ; 0.000        ; 0.230      ; 1.533      ;
; 1.162 ; fetch:inst4|PC[6]~_emulated ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc       ; clk_rom     ; 0.000        ; 0.230      ; 1.536      ;
; 1.187 ; fetch:inst4|PC[1]~_emulated ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc       ; clk_rom     ; 0.000        ; 0.230      ; 1.561      ;
; 1.201 ; fetch:inst4|PC[0]~_emulated ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; clk_pc       ; clk_rom     ; 0.000        ; 0.164      ; 1.509      ;
; 1.211 ; fetch:inst4|PC[4]~_emulated ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc       ; clk_rom     ; 0.000        ; 0.230      ; 1.585      ;
; 1.289 ; fetch:inst4|PC[0]~_emulated ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc       ; clk_rom     ; 0.000        ; 0.230      ; 1.663      ;
; 1.307 ; clk_pc                      ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; clk_pc       ; clk_rom     ; -0.500       ; 1.345      ; 2.296      ;
; 1.379 ; clk_pc                      ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc       ; clk_rom     ; -0.500       ; 1.411      ; 2.434      ;
; 1.482 ; nRST                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; nRST         ; clk_rom     ; -0.500       ; 1.345      ; 2.471      ;
; 1.554 ; nRST                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; nRST         ; clk_rom     ; -0.500       ; 1.411      ; 2.609      ;
+-------+-----------------------------+----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk_reg'                                                                                                                    ;
+-------+-----------------+------------------------------------------------+-----------------------+-------------+--------------+------------+------------+
; Slack ; From Node       ; To Node                                        ; Launch Clock          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------+------------------------------------------------+-----------------------+-------------+--------------+------------+------------+
; 0.648 ; ALU:inst5|z[15] ; super_register_bank:inst2|r15[15]              ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -0.731     ; 0.031      ;
; 0.807 ; ALU:inst5|z[1]  ; super_register_bank:inst2|r15[1]               ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -0.722     ; 0.199      ;
; 0.895 ; ALU:inst5|z[13] ; super_register_bank:inst2|r27[13]              ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -0.723     ; 0.286      ;
; 0.897 ; ALU:inst5|z[5]  ; super_register_bank:inst2|r2[5]                ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -0.722     ; 0.289      ;
; 0.897 ; ALU:inst5|z[5]  ; super_register_bank:inst2|r10[5]               ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -0.722     ; 0.289      ;
; 0.898 ; ALU:inst5|z[2]  ; super_register_bank:inst2|r7[2]                ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -0.725     ; 0.287      ;
; 0.993 ; ALU:inst5|z[11] ; super_register_bank:inst2|r18[11]              ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -0.723     ; 0.384      ;
; 0.994 ; ALU:inst5|z[5]  ; super_register_bank:inst2|r24[5]               ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -0.723     ; 0.385      ;
; 0.994 ; ALU:inst5|z[5]  ; super_register_bank:inst2|r27[5]               ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -0.723     ; 0.385      ;
; 1.013 ; ALU:inst5|z[9]  ; super_register_bank:inst2|r19[9]               ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -0.727     ; 0.400      ;
; 1.037 ; ALU:inst5|z[13] ; super_register_bank:inst2|r15[13]              ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -0.723     ; 0.428      ;
; 1.049 ; ALU:inst5|z[13] ; super_register_bank:inst2|Working_register[13] ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -0.721     ; 0.442      ;
; 1.059 ; ALU:inst5|z[11] ; super_register_bank:inst2|r17[11]              ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -0.723     ; 0.450      ;
; 1.061 ; ALU:inst5|z[4]  ; super_register_bank:inst2|r13[4]               ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -0.727     ; 0.448      ;
; 1.062 ; ALU:inst5|z[5]  ; super_register_bank:inst2|r14[5]               ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -0.715     ; 0.461      ;
; 1.064 ; ALU:inst5|z[4]  ; super_register_bank:inst2|r26[4]               ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -0.725     ; 0.453      ;
; 1.065 ; ALU:inst5|z[5]  ; super_register_bank:inst2|r23[5]               ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -0.725     ; 0.454      ;
; 1.069 ; ALU:inst5|z[1]  ; super_register_bank:inst2|r11[1]               ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -0.725     ; 0.458      ;
; 1.072 ; ALU:inst5|z[9]  ; super_register_bank:inst2|r18[9]               ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -0.727     ; 0.459      ;
; 1.081 ; ALU:inst5|z[3]  ; super_register_bank:inst2|r0[3]                ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -0.727     ; 0.468      ;
; 1.086 ; ALU:inst5|z[7]  ; super_register_bank:inst2|r12[7]               ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -0.728     ; 0.472      ;
; 1.088 ; ALU:inst5|z[9]  ; super_register_bank:inst2|r16[9]               ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -0.727     ; 0.475      ;
; 1.089 ; ALU:inst5|z[13] ; super_register_bank:inst2|r14[13]              ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -0.718     ; 0.485      ;
; 1.091 ; ALU:inst5|z[2]  ; super_register_bank:inst2|r15[2]               ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -0.724     ; 0.481      ;
; 1.093 ; ALU:inst5|z[1]  ; super_register_bank:inst2|r7[1]                ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -0.722     ; 0.485      ;
; 1.097 ; ALU:inst5|z[6]  ; super_register_bank:inst2|r17[6]               ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -0.724     ; 0.487      ;
; 1.112 ; ALU:inst5|z[9]  ; super_register_bank:inst2|r15[9]               ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -0.733     ; 0.493      ;
; 1.114 ; ALU:inst5|z[4]  ; super_register_bank:inst2|r1[4]                ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -0.727     ; 0.501      ;
; 1.117 ; ALU:inst5|z[12] ; super_register_bank:inst2|r13[12]              ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -0.730     ; 0.501      ;
; 1.118 ; ALU:inst5|z[5]  ; super_register_bank:inst2|r12[5]               ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -0.722     ; 0.510      ;
; 1.119 ; ALU:inst5|z[0]  ; super_register_bank:inst2|r15[0]               ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -0.737     ; 0.496      ;
; 1.123 ; ALU:inst5|z[4]  ; super_register_bank:inst2|r9[4]                ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -0.725     ; 0.512      ;
; 1.125 ; ALU:inst5|z[10] ; super_register_bank:inst2|r17[10]              ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -0.721     ; 0.518      ;
; 1.129 ; ALU:inst5|z[12] ; super_register_bank:inst2|r6[12]               ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -0.722     ; 0.521      ;
; 1.132 ; ALU:inst5|z[1]  ; super_register_bank:inst2|r6[1]                ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -0.716     ; 0.530      ;
; 1.133 ; ALU:inst5|z[6]  ; super_register_bank:inst2|r18[6]               ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -0.722     ; 0.525      ;
; 1.135 ; ALU:inst5|z[6]  ; super_register_bank:inst2|r16[6]               ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -0.724     ; 0.525      ;
; 1.142 ; ALU:inst5|z[12] ; super_register_bank:inst2|r2[12]               ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -0.722     ; 0.534      ;
; 1.145 ; ALU:inst5|z[6]  ; super_register_bank:inst2|r19[6]               ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -0.722     ; 0.537      ;
; 1.146 ; ALU:inst5|z[1]  ; super_register_bank:inst2|r2[1]                ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -0.716     ; 0.544      ;
; 1.151 ; ALU:inst5|z[14] ; super_register_bank:inst2|r24[14]              ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -0.740     ; 0.525      ;
; 1.151 ; ALU:inst5|z[4]  ; super_register_bank:inst2|r20[4]               ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -0.726     ; 0.539      ;
; 1.154 ; ALU:inst5|z[4]  ; super_register_bank:inst2|r23[4]               ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -0.726     ; 0.542      ;
; 1.158 ; ALU:inst5|z[13] ; super_register_bank:inst2|r11[13]              ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -0.719     ; 0.553      ;
; 1.158 ; ALU:inst5|z[4]  ; super_register_bank:inst2|r22[4]               ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -0.727     ; 0.545      ;
; 1.164 ; ALU:inst5|z[4]  ; super_register_bank:inst2|r21[4]               ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -0.728     ; 0.550      ;
; 1.165 ; ALU:inst5|z[6]  ; super_register_bank:inst2|r8[6]                ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -0.732     ; 0.547      ;
; 1.169 ; ALU:inst5|z[4]  ; super_register_bank:inst2|r8[4]                ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -0.721     ; 0.562      ;
; 1.172 ; ALU:inst5|z[5]  ; super_register_bank:inst2|r26[5]               ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -0.727     ; 0.559      ;
; 1.173 ; ALU:inst5|z[5]  ; super_register_bank:inst2|r8[5]                ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -0.720     ; 0.567      ;
; 1.173 ; ALU:inst5|z[5]  ; super_register_bank:inst2|r21[5]               ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -0.727     ; 0.560      ;
; 1.175 ; ALU:inst5|z[2]  ; super_register_bank:inst2|r10[2]               ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -0.716     ; 0.573      ;
; 1.178 ; ALU:inst5|z[1]  ; super_register_bank:inst2|r19[1]               ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -0.712     ; 0.580      ;
; 1.180 ; ALU:inst5|z[13] ; super_register_bank:inst2|r19[13]              ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -0.717     ; 0.577      ;
; 1.181 ; ALU:inst5|z[5]  ; super_register_bank:inst2|r9[5]                ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -0.724     ; 0.571      ;
; 1.187 ; ALU:inst5|z[13] ; super_register_bank:inst2|r26[13]              ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -0.727     ; 0.574      ;
; 1.189 ; ALU:inst5|z[6]  ; super_register_bank:inst2|r13[6]               ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -0.734     ; 0.569      ;
; 1.190 ; ALU:inst5|z[12] ; super_register_bank:inst2|r18[12]              ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -0.722     ; 0.582      ;
; 1.190 ; ALU:inst5|z[3]  ; super_register_bank:inst2|r25[3]               ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -0.731     ; 0.573      ;
; 1.194 ; ALU:inst5|z[3]  ; super_register_bank:inst2|r11[3]               ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -0.730     ; 0.578      ;
; 1.195 ; ALU:inst5|z[13] ; super_register_bank:inst2|r17[13]              ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -0.717     ; 0.592      ;
; 1.198 ; ALU:inst5|z[9]  ; super_register_bank:inst2|r14[9]               ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -0.728     ; 0.584      ;
; 1.205 ; ALU:inst5|z[1]  ; super_register_bank:inst2|r23[1]               ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -0.727     ; 0.592      ;
; 1.207 ; ALU:inst5|z[3]  ; super_register_bank:inst2|r6[3]                ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -0.722     ; 0.599      ;
; 1.209 ; ALU:inst5|z[2]  ; super_register_bank:inst2|r9[2]                ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -0.732     ; 0.591      ;
; 1.211 ; ALU:inst5|z[2]  ; super_register_bank:inst2|r13[2]               ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -0.734     ; 0.591      ;
; 1.212 ; ALU:inst5|z[7]  ; super_register_bank:inst2|r18[7]               ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -0.724     ; 0.602      ;
; 1.213 ; ALU:inst5|z[7]  ; super_register_bank:inst2|r17[7]               ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -0.724     ; 0.603      ;
; 1.214 ; ALU:inst5|z[13] ; super_register_bank:inst2|r23[13]              ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -0.728     ; 0.600      ;
; 1.214 ; ALU:inst5|z[0]  ; super_register_bank:inst2|r13[0]               ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -0.743     ; 0.585      ;
; 1.216 ; ALU:inst5|z[1]  ; super_register_bank:inst2|r25[1]               ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -0.726     ; 0.604      ;
; 1.218 ; ALU:inst5|z[12] ; super_register_bank:inst2|r19[12]              ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -0.722     ; 0.610      ;
; 1.218 ; ALU:inst5|z[11] ; super_register_bank:inst2|r26[11]              ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -0.735     ; 0.597      ;
; 1.223 ; ALU:inst5|z[12] ; super_register_bank:inst2|r9[12]               ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -0.732     ; 0.605      ;
; 1.223 ; ALU:inst5|z[11] ; super_register_bank:inst2|r0[11]               ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -0.721     ; 0.616      ;
; 1.223 ; ALU:inst5|z[3]  ; super_register_bank:inst2|Working_register[3]  ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -0.725     ; 0.612      ;
; 1.224 ; ALU:inst5|z[11] ; super_register_bank:inst2|r9[11]               ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -0.735     ; 0.603      ;
; 1.225 ; ALU:inst5|z[13] ; super_register_bank:inst2|r18[13]              ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -0.717     ; 0.622      ;
; 1.226 ; ALU:inst5|z[9]  ; super_register_bank:inst2|r8[9]                ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -0.733     ; 0.607      ;
; 1.228 ; ALU:inst5|z[10] ; super_register_bank:inst2|r8[10]               ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -0.729     ; 0.613      ;
; 1.228 ; ALU:inst5|z[7]  ; super_register_bank:inst2|r16[7]               ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -0.724     ; 0.618      ;
; 1.229 ; ALU:inst5|z[11] ; super_register_bank:inst2|r15[11]              ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -0.729     ; 0.614      ;
; 1.230 ; ALU:inst5|z[3]  ; super_register_bank:inst2|r5[3]                ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -0.733     ; 0.611      ;
; 1.230 ; ALU:inst5|z[0]  ; super_register_bank:inst2|r25[0]               ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -0.741     ; 0.603      ;
; 1.234 ; ALU:inst5|z[7]  ; super_register_bank:inst2|r27[7]               ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -0.735     ; 0.613      ;
; 1.235 ; ALU:inst5|z[13] ; super_register_bank:inst2|r25[13]              ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -0.727     ; 0.622      ;
; 1.236 ; ALU:inst5|z[12] ; super_register_bank:inst2|r0[12]               ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -0.718     ; 0.632      ;
; 1.237 ; ALU:inst5|z[13] ; super_register_bank:inst2|r16[13]              ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -0.717     ; 0.634      ;
; 1.237 ; ALU:inst5|z[12] ; super_register_bank:inst2|r10[12]              ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -0.727     ; 0.624      ;
; 1.237 ; ALU:inst5|z[10] ; super_register_bank:inst2|r12[10]              ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -0.719     ; 0.632      ;
; 1.237 ; ALU:inst5|z[6]  ; super_register_bank:inst2|Working_register[6]  ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -0.726     ; 0.625      ;
; 1.238 ; ALU:inst5|z[12] ; super_register_bank:inst2|r8[12]               ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -0.728     ; 0.624      ;
; 1.239 ; ALU:inst5|z[12] ; super_register_bank:inst2|r1[12]               ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -0.730     ; 0.623      ;
; 1.239 ; ALU:inst5|z[2]  ; super_register_bank:inst2|r8[2]                ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -0.728     ; 0.625      ;
; 1.240 ; ALU:inst5|z[4]  ; super_register_bank:inst2|r17[4]               ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -0.713     ; 0.641      ;
; 1.240 ; ALU:inst5|z[6]  ; super_register_bank:inst2|r10[6]               ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -0.720     ; 0.634      ;
; 1.241 ; ALU:inst5|z[12] ; super_register_bank:inst2|r5[12]               ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -0.730     ; 0.625      ;
; 1.242 ; ALU:inst5|z[4]  ; super_register_bank:inst2|r15[4]               ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -0.721     ; 0.635      ;
; 1.242 ; ALU:inst5|z[0]  ; super_register_bank:inst2|r10[0]               ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -0.736     ; 0.620      ;
; 1.243 ; ALU:inst5|z[9]  ; super_register_bank:inst2|r0[9]                ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -0.723     ; 0.634      ;
+-------+-----------------+------------------------------------------------+-----------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'nRST'                                                                              ;
+-------+-----------+----------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node ; To Node              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+----------------------+--------------+-------------+--------------+------------+------------+
; 0.889 ; clk_pc    ; fetch:inst4|PC[10]~1 ; clk_pc       ; nRST        ; 0.000        ; 1.237      ; 2.166      ;
; 1.551 ; clk_pc    ; fetch:inst4|PC[10]~1 ; clk_pc       ; nRST        ; -0.500       ; 1.237      ; 2.328      ;
+-------+-----------+----------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'clk_pc'                                                                                 ;
+--------+-----------+------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+------------------------------+--------------+-------------+--------------+------------+------------+
; -0.091 ; nRST      ; fetch:inst4|PC[6]~_emulated  ; nRST         ; clk_pc      ; 0.500        ; 1.181      ; 1.739      ;
; -0.091 ; nRST      ; fetch:inst4|PC[7]~_emulated  ; nRST         ; clk_pc      ; 0.500        ; 1.187      ; 1.745      ;
; -0.091 ; nRST      ; fetch:inst4|PC[8]~_emulated  ; nRST         ; clk_pc      ; 0.500        ; 1.187      ; 1.745      ;
; -0.091 ; nRST      ; fetch:inst4|PC[9]~_emulated  ; nRST         ; clk_pc      ; 0.500        ; 1.187      ; 1.745      ;
; -0.091 ; nRST      ; fetch:inst4|PC[10]~_emulated ; nRST         ; clk_pc      ; 0.500        ; 1.187      ; 1.745      ;
; -0.091 ; nRST      ; fetch:inst4|PC[0]~_emulated  ; nRST         ; clk_pc      ; 0.500        ; 1.181      ; 1.739      ;
; -0.091 ; nRST      ; fetch:inst4|PC[1]~_emulated  ; nRST         ; clk_pc      ; 0.500        ; 1.181      ; 1.739      ;
; -0.091 ; nRST      ; fetch:inst4|PC[2]~_emulated  ; nRST         ; clk_pc      ; 0.500        ; 1.181      ; 1.739      ;
; -0.091 ; nRST      ; fetch:inst4|PC[3]~_emulated  ; nRST         ; clk_pc      ; 0.500        ; 1.181      ; 1.739      ;
; -0.091 ; nRST      ; fetch:inst4|PC[4]~_emulated  ; nRST         ; clk_pc      ; 0.500        ; 1.181      ; 1.739      ;
; -0.091 ; nRST      ; fetch:inst4|PC[5]~_emulated  ; nRST         ; clk_pc      ; 0.500        ; 1.187      ; 1.745      ;
; 0.790  ; nRST      ; fetch:inst4|PC[6]~_emulated  ; nRST         ; clk_pc      ; 1.000        ; 1.181      ; 1.358      ;
; 0.790  ; nRST      ; fetch:inst4|PC[7]~_emulated  ; nRST         ; clk_pc      ; 1.000        ; 1.187      ; 1.364      ;
; 0.790  ; nRST      ; fetch:inst4|PC[8]~_emulated  ; nRST         ; clk_pc      ; 1.000        ; 1.187      ; 1.364      ;
; 0.790  ; nRST      ; fetch:inst4|PC[9]~_emulated  ; nRST         ; clk_pc      ; 1.000        ; 1.187      ; 1.364      ;
; 0.790  ; nRST      ; fetch:inst4|PC[10]~_emulated ; nRST         ; clk_pc      ; 1.000        ; 1.187      ; 1.364      ;
; 0.790  ; nRST      ; fetch:inst4|PC[0]~_emulated  ; nRST         ; clk_pc      ; 1.000        ; 1.181      ; 1.358      ;
; 0.790  ; nRST      ; fetch:inst4|PC[1]~_emulated  ; nRST         ; clk_pc      ; 1.000        ; 1.181      ; 1.358      ;
; 0.790  ; nRST      ; fetch:inst4|PC[2]~_emulated  ; nRST         ; clk_pc      ; 1.000        ; 1.181      ; 1.358      ;
; 0.790  ; nRST      ; fetch:inst4|PC[3]~_emulated  ; nRST         ; clk_pc      ; 1.000        ; 1.181      ; 1.358      ;
; 0.790  ; nRST      ; fetch:inst4|PC[4]~_emulated  ; nRST         ; clk_pc      ; 1.000        ; 1.181      ; 1.358      ;
; 0.790  ; nRST      ; fetch:inst4|PC[5]~_emulated  ; nRST         ; clk_pc      ; 1.000        ; 1.187      ; 1.364      ;
+--------+-----------+------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'clk_reg'                                                                                     ;
+--------+-----------+-----------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+-----------------------------------+--------------+-------------+--------------+------------+------------+
; -0.082 ; nRST      ; super_register_bank:inst2|r1[6]   ; nRST         ; clk_reg     ; 0.500        ; 1.192      ; 1.741      ;
; -0.082 ; nRST      ; super_register_bank:inst2|r9[6]   ; nRST         ; clk_reg     ; 0.500        ; 1.190      ; 1.739      ;
; -0.082 ; nRST      ; super_register_bank:inst2|r5[6]   ; nRST         ; clk_reg     ; 0.500        ; 1.192      ; 1.741      ;
; -0.082 ; nRST      ; super_register_bank:inst2|r13[6]  ; nRST         ; clk_reg     ; 0.500        ; 1.192      ; 1.741      ;
; -0.082 ; nRST      ; super_register_bank:inst2|r26[1]  ; nRST         ; clk_reg     ; 0.500        ; 1.190      ; 1.739      ;
; -0.082 ; nRST      ; super_register_bank:inst2|r1[2]   ; nRST         ; clk_reg     ; 0.500        ; 1.190      ; 1.739      ;
; -0.082 ; nRST      ; super_register_bank:inst2|r9[2]   ; nRST         ; clk_reg     ; 0.500        ; 1.190      ; 1.739      ;
; -0.082 ; nRST      ; super_register_bank:inst2|r26[2]  ; nRST         ; clk_reg     ; 0.500        ; 1.190      ; 1.739      ;
; -0.082 ; nRST      ; super_register_bank:inst2|r9[3]   ; nRST         ; clk_reg     ; 0.500        ; 1.190      ; 1.739      ;
; -0.082 ; nRST      ; super_register_bank:inst2|r26[3]  ; nRST         ; clk_reg     ; 0.500        ; 1.190      ; 1.739      ;
; -0.082 ; nRST      ; super_register_bank:inst2|r9[4]   ; nRST         ; clk_reg     ; 0.500        ; 1.190      ; 1.739      ;
; -0.082 ; nRST      ; super_register_bank:inst2|r8[4]   ; nRST         ; clk_reg     ; 0.500        ; 1.194      ; 1.743      ;
; -0.082 ; nRST      ; super_register_bank:inst2|r26[4]  ; nRST         ; clk_reg     ; 0.500        ; 1.190      ; 1.739      ;
; -0.082 ; nRST      ; super_register_bank:inst2|r9[5]   ; nRST         ; clk_reg     ; 0.500        ; 1.190      ; 1.739      ;
; -0.082 ; nRST      ; super_register_bank:inst2|r8[0]   ; nRST         ; clk_reg     ; 0.500        ; 1.194      ; 1.743      ;
; -0.082 ; nRST      ; super_register_bank:inst2|r9[0]   ; nRST         ; clk_reg     ; 0.500        ; 1.194      ; 1.743      ;
; -0.082 ; nRST      ; super_register_bank:inst2|r26[0]  ; nRST         ; clk_reg     ; 0.500        ; 1.190      ; 1.739      ;
; -0.082 ; nRST      ; super_register_bank:inst2|r26[7]  ; nRST         ; clk_reg     ; 0.500        ; 1.190      ; 1.739      ;
; -0.082 ; nRST      ; super_register_bank:inst2|r1[8]   ; nRST         ; clk_reg     ; 0.500        ; 1.192      ; 1.741      ;
; -0.082 ; nRST      ; super_register_bank:inst2|r5[8]   ; nRST         ; clk_reg     ; 0.500        ; 1.192      ; 1.741      ;
; -0.082 ; nRST      ; super_register_bank:inst2|r13[8]  ; nRST         ; clk_reg     ; 0.500        ; 1.192      ; 1.741      ;
; -0.082 ; nRST      ; super_register_bank:inst2|r26[8]  ; nRST         ; clk_reg     ; 0.500        ; 1.190      ; 1.739      ;
; -0.082 ; nRST      ; super_register_bank:inst2|r9[9]   ; nRST         ; clk_reg     ; 0.500        ; 1.190      ; 1.739      ;
; -0.082 ; nRST      ; super_register_bank:inst2|r26[9]  ; nRST         ; clk_reg     ; 0.500        ; 1.190      ; 1.739      ;
; -0.082 ; nRST      ; super_register_bank:inst2|r9[10]  ; nRST         ; clk_reg     ; 0.500        ; 1.190      ; 1.739      ;
; -0.082 ; nRST      ; super_register_bank:inst2|r26[10] ; nRST         ; clk_reg     ; 0.500        ; 1.190      ; 1.739      ;
; -0.082 ; nRST      ; super_register_bank:inst2|r9[11]  ; nRST         ; clk_reg     ; 0.500        ; 1.190      ; 1.739      ;
; -0.082 ; nRST      ; super_register_bank:inst2|r26[11] ; nRST         ; clk_reg     ; 0.500        ; 1.190      ; 1.739      ;
; -0.082 ; nRST      ; super_register_bank:inst2|r1[12]  ; nRST         ; clk_reg     ; 0.500        ; 1.192      ; 1.741      ;
; -0.082 ; nRST      ; super_register_bank:inst2|r9[12]  ; nRST         ; clk_reg     ; 0.500        ; 1.190      ; 1.739      ;
; -0.082 ; nRST      ; super_register_bank:inst2|r5[12]  ; nRST         ; clk_reg     ; 0.500        ; 1.192      ; 1.741      ;
; -0.082 ; nRST      ; super_register_bank:inst2|r13[12] ; nRST         ; clk_reg     ; 0.500        ; 1.192      ; 1.741      ;
; -0.082 ; nRST      ; super_register_bank:inst2|r26[12] ; nRST         ; clk_reg     ; 0.500        ; 1.190      ; 1.739      ;
; -0.082 ; nRST      ; super_register_bank:inst2|r9[13]  ; nRST         ; clk_reg     ; 0.500        ; 1.190      ; 1.739      ;
; -0.082 ; nRST      ; super_register_bank:inst2|r26[13] ; nRST         ; clk_reg     ; 0.500        ; 1.190      ; 1.739      ;
; -0.082 ; nRST      ; super_register_bank:inst2|r9[14]  ; nRST         ; clk_reg     ; 0.500        ; 1.194      ; 1.743      ;
; -0.082 ; nRST      ; super_register_bank:inst2|r26[14] ; nRST         ; clk_reg     ; 0.500        ; 1.190      ; 1.739      ;
; -0.082 ; nRST      ; super_register_bank:inst2|r9[15]  ; nRST         ; clk_reg     ; 0.500        ; 1.190      ; 1.739      ;
; -0.082 ; nRST      ; super_register_bank:inst2|r26[15] ; nRST         ; clk_reg     ; 0.500        ; 1.190      ; 1.739      ;
; -0.081 ; nRST      ; super_register_bank:inst2|r8[6]   ; nRST         ; clk_reg     ; 0.500        ; 1.195      ; 1.743      ;
; -0.081 ; nRST      ; super_register_bank:inst2|r4[1]   ; nRST         ; clk_reg     ; 0.500        ; 1.189      ; 1.737      ;
; -0.081 ; nRST      ; super_register_bank:inst2|r12[1]  ; nRST         ; clk_reg     ; 0.500        ; 1.189      ; 1.737      ;
; -0.081 ; nRST      ; super_register_bank:inst2|r8[1]   ; nRST         ; clk_reg     ; 0.500        ; 1.195      ; 1.743      ;
; -0.081 ; nRST      ; super_register_bank:inst2|r9[1]   ; nRST         ; clk_reg     ; 0.500        ; 1.190      ; 1.738      ;
; -0.081 ; nRST      ; super_register_bank:inst2|r1[1]   ; nRST         ; clk_reg     ; 0.500        ; 1.189      ; 1.737      ;
; -0.081 ; nRST      ; super_register_bank:inst2|r13[1]  ; nRST         ; clk_reg     ; 0.500        ; 1.189      ; 1.737      ;
; -0.081 ; nRST      ; super_register_bank:inst2|r5[1]   ; nRST         ; clk_reg     ; 0.500        ; 1.189      ; 1.737      ;
; -0.081 ; nRST      ; super_register_bank:inst2|r8[2]   ; nRST         ; clk_reg     ; 0.500        ; 1.195      ; 1.743      ;
; -0.081 ; nRST      ; super_register_bank:inst2|r5[2]   ; nRST         ; clk_reg     ; 0.500        ; 1.189      ; 1.737      ;
; -0.081 ; nRST      ; super_register_bank:inst2|r13[2]  ; nRST         ; clk_reg     ; 0.500        ; 1.189      ; 1.737      ;
; -0.081 ; nRST      ; super_register_bank:inst2|r8[3]   ; nRST         ; clk_reg     ; 0.500        ; 1.195      ; 1.743      ;
; -0.081 ; nRST      ; super_register_bank:inst2|r1[3]   ; nRST         ; clk_reg     ; 0.500        ; 1.189      ; 1.737      ;
; -0.081 ; nRST      ; super_register_bank:inst2|r13[3]  ; nRST         ; clk_reg     ; 0.500        ; 1.189      ; 1.737      ;
; -0.081 ; nRST      ; super_register_bank:inst2|r5[3]   ; nRST         ; clk_reg     ; 0.500        ; 1.189      ; 1.737      ;
; -0.081 ; nRST      ; super_register_bank:inst2|r1[4]   ; nRST         ; clk_reg     ; 0.500        ; 1.189      ; 1.737      ;
; -0.081 ; nRST      ; super_register_bank:inst2|r5[4]   ; nRST         ; clk_reg     ; 0.500        ; 1.189      ; 1.737      ;
; -0.081 ; nRST      ; super_register_bank:inst2|r13[4]  ; nRST         ; clk_reg     ; 0.500        ; 1.189      ; 1.737      ;
; -0.081 ; nRST      ; super_register_bank:inst2|r8[5]   ; nRST         ; clk_reg     ; 0.500        ; 1.195      ; 1.743      ;
; -0.081 ; nRST      ; super_register_bank:inst2|r1[5]   ; nRST         ; clk_reg     ; 0.500        ; 1.189      ; 1.737      ;
; -0.081 ; nRST      ; super_register_bank:inst2|r13[5]  ; nRST         ; clk_reg     ; 0.500        ; 1.189      ; 1.737      ;
; -0.081 ; nRST      ; super_register_bank:inst2|r5[5]   ; nRST         ; clk_reg     ; 0.500        ; 1.189      ; 1.737      ;
; -0.081 ; nRST      ; super_register_bank:inst2|r14[0]  ; nRST         ; clk_reg     ; 0.500        ; 1.195      ; 1.743      ;
; -0.081 ; nRST      ; super_register_bank:inst2|r10[0]  ; nRST         ; clk_reg     ; 0.500        ; 1.195      ; 1.743      ;
; -0.081 ; nRST      ; super_register_bank:inst2|r1[0]   ; nRST         ; clk_reg     ; 0.500        ; 1.189      ; 1.737      ;
; -0.081 ; nRST      ; super_register_bank:inst2|r5[0]   ; nRST         ; clk_reg     ; 0.500        ; 1.189      ; 1.737      ;
; -0.081 ; nRST      ; super_register_bank:inst2|r13[0]  ; nRST         ; clk_reg     ; 0.500        ; 1.189      ; 1.737      ;
; -0.081 ; nRST      ; super_register_bank:inst2|r7[0]   ; nRST         ; clk_reg     ; 0.500        ; 1.189      ; 1.737      ;
; -0.081 ; nRST      ; super_register_bank:inst2|r1[7]   ; nRST         ; clk_reg     ; 0.500        ; 1.189      ; 1.737      ;
; -0.081 ; nRST      ; super_register_bank:inst2|r9[7]   ; nRST         ; clk_reg     ; 0.500        ; 1.195      ; 1.743      ;
; -0.081 ; nRST      ; super_register_bank:inst2|r13[7]  ; nRST         ; clk_reg     ; 0.500        ; 1.189      ; 1.737      ;
; -0.081 ; nRST      ; super_register_bank:inst2|r5[7]   ; nRST         ; clk_reg     ; 0.500        ; 1.189      ; 1.737      ;
; -0.081 ; nRST      ; super_register_bank:inst2|r8[7]   ; nRST         ; clk_reg     ; 0.500        ; 1.195      ; 1.743      ;
; -0.081 ; nRST      ; super_register_bank:inst2|r4[8]   ; nRST         ; clk_reg     ; 0.500        ; 1.189      ; 1.737      ;
; -0.081 ; nRST      ; super_register_bank:inst2|r12[8]  ; nRST         ; clk_reg     ; 0.500        ; 1.189      ; 1.737      ;
; -0.081 ; nRST      ; super_register_bank:inst2|r8[8]   ; nRST         ; clk_reg     ; 0.500        ; 1.195      ; 1.743      ;
; -0.081 ; nRST      ; super_register_bank:inst2|r9[8]   ; nRST         ; clk_reg     ; 0.500        ; 1.192      ; 1.740      ;
; -0.081 ; nRST      ; super_register_bank:inst2|r4[9]   ; nRST         ; clk_reg     ; 0.500        ; 1.189      ; 1.737      ;
; -0.081 ; nRST      ; super_register_bank:inst2|r12[9]  ; nRST         ; clk_reg     ; 0.500        ; 1.189      ; 1.737      ;
; -0.081 ; nRST      ; super_register_bank:inst2|r8[9]   ; nRST         ; clk_reg     ; 0.500        ; 1.195      ; 1.743      ;
; -0.081 ; nRST      ; super_register_bank:inst2|r1[9]   ; nRST         ; clk_reg     ; 0.500        ; 1.189      ; 1.737      ;
; -0.081 ; nRST      ; super_register_bank:inst2|r13[9]  ; nRST         ; clk_reg     ; 0.500        ; 1.189      ; 1.737      ;
; -0.081 ; nRST      ; super_register_bank:inst2|r5[9]   ; nRST         ; clk_reg     ; 0.500        ; 1.189      ; 1.737      ;
; -0.081 ; nRST      ; super_register_bank:inst2|r8[10]  ; nRST         ; clk_reg     ; 0.500        ; 1.195      ; 1.743      ;
; -0.081 ; nRST      ; super_register_bank:inst2|r1[10]  ; nRST         ; clk_reg     ; 0.500        ; 1.189      ; 1.737      ;
; -0.081 ; nRST      ; super_register_bank:inst2|r5[10]  ; nRST         ; clk_reg     ; 0.500        ; 1.189      ; 1.737      ;
; -0.081 ; nRST      ; super_register_bank:inst2|r13[10] ; nRST         ; clk_reg     ; 0.500        ; 1.189      ; 1.737      ;
; -0.081 ; nRST      ; super_register_bank:inst2|r4[11]  ; nRST         ; clk_reg     ; 0.500        ; 1.189      ; 1.737      ;
; -0.081 ; nRST      ; super_register_bank:inst2|r12[11] ; nRST         ; clk_reg     ; 0.500        ; 1.189      ; 1.737      ;
; -0.081 ; nRST      ; super_register_bank:inst2|r8[11]  ; nRST         ; clk_reg     ; 0.500        ; 1.195      ; 1.743      ;
; -0.081 ; nRST      ; super_register_bank:inst2|r1[11]  ; nRST         ; clk_reg     ; 0.500        ; 1.189      ; 1.737      ;
; -0.081 ; nRST      ; super_register_bank:inst2|r13[11] ; nRST         ; clk_reg     ; 0.500        ; 1.189      ; 1.737      ;
; -0.081 ; nRST      ; super_register_bank:inst2|r5[11]  ; nRST         ; clk_reg     ; 0.500        ; 1.189      ; 1.737      ;
; -0.081 ; nRST      ; super_register_bank:inst2|r4[12]  ; nRST         ; clk_reg     ; 0.500        ; 1.189      ; 1.737      ;
; -0.081 ; nRST      ; super_register_bank:inst2|r12[12] ; nRST         ; clk_reg     ; 0.500        ; 1.189      ; 1.737      ;
; -0.081 ; nRST      ; super_register_bank:inst2|r8[12]  ; nRST         ; clk_reg     ; 0.500        ; 1.195      ; 1.743      ;
; -0.081 ; nRST      ; super_register_bank:inst2|r14[12] ; nRST         ; clk_reg     ; 0.500        ; 1.195      ; 1.743      ;
; -0.081 ; nRST      ; super_register_bank:inst2|r10[12] ; nRST         ; clk_reg     ; 0.500        ; 1.195      ; 1.743      ;
; -0.081 ; nRST      ; super_register_bank:inst2|r4[13]  ; nRST         ; clk_reg     ; 0.500        ; 1.189      ; 1.737      ;
; -0.081 ; nRST      ; super_register_bank:inst2|r12[13] ; nRST         ; clk_reg     ; 0.500        ; 1.189      ; 1.737      ;
; -0.081 ; nRST      ; super_register_bank:inst2|r8[13]  ; nRST         ; clk_reg     ; 0.500        ; 1.195      ; 1.743      ;
+--------+-----------+-----------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'clk_k'                                                                                  ;
+--------+-----------+------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+------------------------------+--------------+-------------+--------------+------------+------------+
; -0.076 ; nRST      ; constant_reg:inst6|k_out[0]  ; nRST         ; clk_k       ; 0.500        ; 1.198      ; 1.741      ;
; -0.076 ; nRST      ; constant_reg:inst6|k_out[6]  ; nRST         ; clk_k       ; 0.500        ; 1.198      ; 1.741      ;
; -0.076 ; nRST      ; constant_reg:inst6|k_out[1]  ; nRST         ; clk_k       ; 0.500        ; 1.198      ; 1.741      ;
; -0.076 ; nRST      ; constant_reg:inst6|k_out[2]  ; nRST         ; clk_k       ; 0.500        ; 1.197      ; 1.740      ;
; -0.076 ; nRST      ; constant_reg:inst6|k_out[3]  ; nRST         ; clk_k       ; 0.500        ; 1.192      ; 1.735      ;
; -0.076 ; nRST      ; constant_reg:inst6|k_out[4]  ; nRST         ; clk_k       ; 0.500        ; 1.198      ; 1.741      ;
; -0.076 ; nRST      ; constant_reg:inst6|k_out[5]  ; nRST         ; clk_k       ; 0.500        ; 1.192      ; 1.735      ;
; -0.076 ; nRST      ; constant_reg:inst6|k_out[7]  ; nRST         ; clk_k       ; 0.500        ; 1.198      ; 1.741      ;
; -0.076 ; nRST      ; constant_reg:inst6|k_out[8]  ; nRST         ; clk_k       ; 0.500        ; 1.200      ; 1.743      ;
; -0.076 ; nRST      ; constant_reg:inst6|k_out[9]  ; nRST         ; clk_k       ; 0.500        ; 1.200      ; 1.743      ;
; -0.076 ; nRST      ; constant_reg:inst6|k_out[10] ; nRST         ; clk_k       ; 0.500        ; 1.204      ; 1.747      ;
; -0.076 ; nRST      ; constant_reg:inst6|k_out[11] ; nRST         ; clk_k       ; 0.500        ; 1.202      ; 1.745      ;
; -0.076 ; nRST      ; constant_reg:inst6|k_out[12] ; nRST         ; clk_k       ; 0.500        ; 1.200      ; 1.743      ;
; -0.076 ; nRST      ; constant_reg:inst6|k_out[13] ; nRST         ; clk_k       ; 0.500        ; 1.194      ; 1.737      ;
; -0.076 ; nRST      ; constant_reg:inst6|k_out[14] ; nRST         ; clk_k       ; 0.500        ; 1.202      ; 1.745      ;
; -0.076 ; nRST      ; constant_reg:inst6|k_out[15] ; nRST         ; clk_k       ; 0.500        ; 1.204      ; 1.747      ;
; 0.805  ; nRST      ; constant_reg:inst6|k_out[2]  ; nRST         ; clk_k       ; 1.000        ; 1.197      ; 1.359      ;
; 0.805  ; nRST      ; constant_reg:inst6|k_out[8]  ; nRST         ; clk_k       ; 1.000        ; 1.200      ; 1.362      ;
; 0.805  ; nRST      ; constant_reg:inst6|k_out[9]  ; nRST         ; clk_k       ; 1.000        ; 1.200      ; 1.362      ;
; 0.805  ; nRST      ; constant_reg:inst6|k_out[10] ; nRST         ; clk_k       ; 1.000        ; 1.204      ; 1.366      ;
; 0.805  ; nRST      ; constant_reg:inst6|k_out[11] ; nRST         ; clk_k       ; 1.000        ; 1.202      ; 1.364      ;
; 0.805  ; nRST      ; constant_reg:inst6|k_out[12] ; nRST         ; clk_k       ; 1.000        ; 1.200      ; 1.362      ;
; 0.805  ; nRST      ; constant_reg:inst6|k_out[13] ; nRST         ; clk_k       ; 1.000        ; 1.194      ; 1.356      ;
; 0.805  ; nRST      ; constant_reg:inst6|k_out[14] ; nRST         ; clk_k       ; 1.000        ; 1.202      ; 1.364      ;
; 0.805  ; nRST      ; constant_reg:inst6|k_out[15] ; nRST         ; clk_k       ; 1.000        ; 1.204      ; 1.366      ;
; 0.806  ; nRST      ; constant_reg:inst6|k_out[0]  ; nRST         ; clk_k       ; 1.000        ; 1.198      ; 1.359      ;
; 0.806  ; nRST      ; constant_reg:inst6|k_out[6]  ; nRST         ; clk_k       ; 1.000        ; 1.198      ; 1.359      ;
; 0.806  ; nRST      ; constant_reg:inst6|k_out[1]  ; nRST         ; clk_k       ; 1.000        ; 1.198      ; 1.359      ;
; 0.806  ; nRST      ; constant_reg:inst6|k_out[3]  ; nRST         ; clk_k       ; 1.000        ; 1.192      ; 1.353      ;
; 0.806  ; nRST      ; constant_reg:inst6|k_out[4]  ; nRST         ; clk_k       ; 1.000        ; 1.198      ; 1.359      ;
; 0.806  ; nRST      ; constant_reg:inst6|k_out[5]  ; nRST         ; clk_k       ; 1.000        ; 1.192      ; 1.353      ;
; 0.806  ; nRST      ; constant_reg:inst6|k_out[7]  ; nRST         ; clk_k       ; 1.000        ; 1.198      ; 1.359      ;
+--------+-----------+------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'clk_reg'                                                                                                  ;
+--------+-----------+-----------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+-----------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.090 ; nRST      ; super_register_bank:inst2|r14[6]              ; nRST         ; clk_reg     ; 0.000        ; 1.257      ; 1.291      ;
; -0.090 ; nRST      ; super_register_bank:inst2|r10[6]              ; nRST         ; clk_reg     ; 0.000        ; 1.257      ; 1.291      ;
; -0.090 ; nRST      ; super_register_bank:inst2|r12[6]              ; nRST         ; clk_reg     ; 0.000        ; 1.249      ; 1.283      ;
; -0.090 ; nRST      ; super_register_bank:inst2|r23[6]              ; nRST         ; clk_reg     ; 0.000        ; 1.240      ; 1.274      ;
; -0.090 ; nRST      ; super_register_bank:inst2|r20[6]              ; nRST         ; clk_reg     ; 0.000        ; 1.240      ; 1.274      ;
; -0.090 ; nRST      ; super_register_bank:inst2|r16[6]              ; nRST         ; clk_reg     ; 0.000        ; 1.253      ; 1.287      ;
; -0.090 ; nRST      ; super_register_bank:inst2|r19[6]              ; nRST         ; clk_reg     ; 0.000        ; 1.255      ; 1.289      ;
; -0.090 ; nRST      ; super_register_bank:inst2|r18[6]              ; nRST         ; clk_reg     ; 0.000        ; 1.255      ; 1.289      ;
; -0.090 ; nRST      ; super_register_bank:inst2|r2[1]               ; nRST         ; clk_reg     ; 0.000        ; 1.251      ; 1.285      ;
; -0.090 ; nRST      ; super_register_bank:inst2|r6[1]               ; nRST         ; clk_reg     ; 0.000        ; 1.251      ; 1.285      ;
; -0.090 ; nRST      ; super_register_bank:inst2|r10[1]              ; nRST         ; clk_reg     ; 0.000        ; 1.257      ; 1.291      ;
; -0.090 ; nRST      ; super_register_bank:inst2|r14[1]              ; nRST         ; clk_reg     ; 0.000        ; 1.257      ; 1.291      ;
; -0.090 ; nRST      ; super_register_bank:inst2|r23[1]              ; nRST         ; clk_reg     ; 0.000        ; 1.240      ; 1.274      ;
; -0.090 ; nRST      ; super_register_bank:inst2|r18[1]              ; nRST         ; clk_reg     ; 0.000        ; 1.253      ; 1.287      ;
; -0.090 ; nRST      ; super_register_bank:inst2|r19[1]              ; nRST         ; clk_reg     ; 0.000        ; 1.255      ; 1.289      ;
; -0.090 ; nRST      ; super_register_bank:inst2|r14[2]              ; nRST         ; clk_reg     ; 0.000        ; 1.257      ; 1.291      ;
; -0.090 ; nRST      ; super_register_bank:inst2|r10[2]              ; nRST         ; clk_reg     ; 0.000        ; 1.257      ; 1.291      ;
; -0.090 ; nRST      ; super_register_bank:inst2|r15[2]              ; nRST         ; clk_reg     ; 0.000        ; 1.249      ; 1.283      ;
; -0.090 ; nRST      ; super_register_bank:inst2|r19[2]              ; nRST         ; clk_reg     ; 0.000        ; 1.255      ; 1.289      ;
; -0.090 ; nRST      ; super_register_bank:inst2|r18[2]              ; nRST         ; clk_reg     ; 0.000        ; 1.255      ; 1.289      ;
; -0.090 ; nRST      ; super_register_bank:inst2|r20[2]              ; nRST         ; clk_reg     ; 0.000        ; 1.240      ; 1.274      ;
; -0.090 ; nRST      ; super_register_bank:inst2|r23[2]              ; nRST         ; clk_reg     ; 0.000        ; 1.240      ; 1.274      ;
; -0.090 ; nRST      ; super_register_bank:inst2|r12[3]              ; nRST         ; clk_reg     ; 0.000        ; 1.243      ; 1.277      ;
; -0.090 ; nRST      ; super_register_bank:inst2|r16[3]              ; nRST         ; clk_reg     ; 0.000        ; 1.253      ; 1.287      ;
; -0.090 ; nRST      ; super_register_bank:inst2|r18[3]              ; nRST         ; clk_reg     ; 0.000        ; 1.253      ; 1.287      ;
; -0.090 ; nRST      ; super_register_bank:inst2|r19[3]              ; nRST         ; clk_reg     ; 0.000        ; 1.255      ; 1.289      ;
; -0.090 ; nRST      ; super_register_bank:inst2|r23[3]              ; nRST         ; clk_reg     ; 0.000        ; 1.240      ; 1.274      ;
; -0.090 ; nRST      ; super_register_bank:inst2|r19[4]              ; nRST         ; clk_reg     ; 0.000        ; 1.255      ; 1.289      ;
; -0.090 ; nRST      ; super_register_bank:inst2|r20[4]              ; nRST         ; clk_reg     ; 0.000        ; 1.240      ; 1.274      ;
; -0.090 ; nRST      ; super_register_bank:inst2|r23[4]              ; nRST         ; clk_reg     ; 0.000        ; 1.240      ; 1.274      ;
; -0.090 ; nRST      ; super_register_bank:inst2|r12[5]              ; nRST         ; clk_reg     ; 0.000        ; 1.243      ; 1.277      ;
; -0.090 ; nRST      ; super_register_bank:inst2|r6[5]               ; nRST         ; clk_reg     ; 0.000        ; 1.251      ; 1.285      ;
; -0.090 ; nRST      ; super_register_bank:inst2|r2[5]               ; nRST         ; clk_reg     ; 0.000        ; 1.243      ; 1.277      ;
; -0.090 ; nRST      ; super_register_bank:inst2|r10[5]              ; nRST         ; clk_reg     ; 0.000        ; 1.243      ; 1.277      ;
; -0.090 ; nRST      ; super_register_bank:inst2|r16[5]              ; nRST         ; clk_reg     ; 0.000        ; 1.253      ; 1.287      ;
; -0.090 ; nRST      ; super_register_bank:inst2|r18[5]              ; nRST         ; clk_reg     ; 0.000        ; 1.253      ; 1.287      ;
; -0.090 ; nRST      ; super_register_bank:inst2|r19[5]              ; nRST         ; clk_reg     ; 0.000        ; 1.255      ; 1.289      ;
; -0.090 ; nRST      ; super_register_bank:inst2|r23[5]              ; nRST         ; clk_reg     ; 0.000        ; 1.240      ; 1.274      ;
; -0.090 ; nRST      ; super_register_bank:inst2|Working_register[6] ; nRST         ; clk_reg     ; 0.000        ; 1.251      ; 1.285      ;
; -0.090 ; nRST      ; super_register_bank:inst2|Working_register[0] ; nRST         ; clk_reg     ; 0.000        ; 1.251      ; 1.285      ;
; -0.090 ; nRST      ; super_register_bank:inst2|r19[0]              ; nRST         ; clk_reg     ; 0.000        ; 1.255      ; 1.289      ;
; -0.090 ; nRST      ; super_register_bank:inst2|r18[0]              ; nRST         ; clk_reg     ; 0.000        ; 1.255      ; 1.289      ;
; -0.090 ; nRST      ; super_register_bank:inst2|r20[0]              ; nRST         ; clk_reg     ; 0.000        ; 1.240      ; 1.274      ;
; -0.090 ; nRST      ; super_register_bank:inst2|r23[0]              ; nRST         ; clk_reg     ; 0.000        ; 1.240      ; 1.274      ;
; -0.090 ; nRST      ; super_register_bank:inst2|r12[7]              ; nRST         ; clk_reg     ; 0.000        ; 1.249      ; 1.283      ;
; -0.090 ; nRST      ; super_register_bank:inst2|r23[7]              ; nRST         ; clk_reg     ; 0.000        ; 1.240      ; 1.274      ;
; -0.090 ; nRST      ; super_register_bank:inst2|r16[7]              ; nRST         ; clk_reg     ; 0.000        ; 1.253      ; 1.287      ;
; -0.090 ; nRST      ; super_register_bank:inst2|r18[7]              ; nRST         ; clk_reg     ; 0.000        ; 1.253      ; 1.287      ;
; -0.090 ; nRST      ; super_register_bank:inst2|r19[7]              ; nRST         ; clk_reg     ; 0.000        ; 1.255      ; 1.289      ;
; -0.090 ; nRST      ; super_register_bank:inst2|r7[8]               ; nRST         ; clk_reg     ; 0.000        ; 1.249      ; 1.283      ;
; -0.090 ; nRST      ; super_register_bank:inst2|r3[8]               ; nRST         ; clk_reg     ; 0.000        ; 1.249      ; 1.283      ;
; -0.090 ; nRST      ; super_register_bank:inst2|r16[8]              ; nRST         ; clk_reg     ; 0.000        ; 1.253      ; 1.287      ;
; -0.090 ; nRST      ; super_register_bank:inst2|r19[8]              ; nRST         ; clk_reg     ; 0.000        ; 1.251      ; 1.285      ;
; -0.090 ; nRST      ; super_register_bank:inst2|r17[9]              ; nRST         ; clk_reg     ; 0.000        ; 1.251      ; 1.285      ;
; -0.090 ; nRST      ; super_register_bank:inst2|r19[9]              ; nRST         ; clk_reg     ; 0.000        ; 1.251      ; 1.285      ;
; -0.090 ; nRST      ; super_register_bank:inst2|r2[9]               ; nRST         ; clk_reg     ; 0.000        ; 1.251      ; 1.285      ;
; -0.090 ; nRST      ; super_register_bank:inst2|r6[9]               ; nRST         ; clk_reg     ; 0.000        ; 1.251      ; 1.285      ;
; -0.090 ; nRST      ; super_register_bank:inst2|r7[9]               ; nRST         ; clk_reg     ; 0.000        ; 1.249      ; 1.283      ;
; -0.090 ; nRST      ; super_register_bank:inst2|r23[9]              ; nRST         ; clk_reg     ; 0.000        ; 1.240      ; 1.274      ;
; -0.090 ; nRST      ; super_register_bank:inst2|r12[10]             ; nRST         ; clk_reg     ; 0.000        ; 1.255      ; 1.289      ;
; -0.090 ; nRST      ; super_register_bank:inst2|r2[10]              ; nRST         ; clk_reg     ; 0.000        ; 1.251      ; 1.285      ;
; -0.090 ; nRST      ; super_register_bank:inst2|r6[10]              ; nRST         ; clk_reg     ; 0.000        ; 1.251      ; 1.285      ;
; -0.090 ; nRST      ; super_register_bank:inst2|r3[10]              ; nRST         ; clk_reg     ; 0.000        ; 1.249      ; 1.283      ;
; -0.090 ; nRST      ; super_register_bank:inst2|r7[10]              ; nRST         ; clk_reg     ; 0.000        ; 1.249      ; 1.283      ;
; -0.090 ; nRST      ; super_register_bank:inst2|r22[10]             ; nRST         ; clk_reg     ; 0.000        ; 1.244      ; 1.278      ;
; -0.090 ; nRST      ; super_register_bank:inst2|r19[10]             ; nRST         ; clk_reg     ; 0.000        ; 1.255      ; 1.289      ;
; -0.090 ; nRST      ; super_register_bank:inst2|r2[11]              ; nRST         ; clk_reg     ; 0.000        ; 1.243      ; 1.277      ;
; -0.090 ; nRST      ; super_register_bank:inst2|r10[11]             ; nRST         ; clk_reg     ; 0.000        ; 1.243      ; 1.277      ;
; -0.090 ; nRST      ; super_register_bank:inst2|r3[11]              ; nRST         ; clk_reg     ; 0.000        ; 1.249      ; 1.283      ;
; -0.090 ; nRST      ; super_register_bank:inst2|r7[11]              ; nRST         ; clk_reg     ; 0.000        ; 1.249      ; 1.283      ;
; -0.090 ; nRST      ; super_register_bank:inst2|r22[11]             ; nRST         ; clk_reg     ; 0.000        ; 1.244      ; 1.278      ;
; -0.090 ; nRST      ; super_register_bank:inst2|r23[11]             ; nRST         ; clk_reg     ; 0.000        ; 1.240      ; 1.274      ;
; -0.090 ; nRST      ; super_register_bank:inst2|r16[11]             ; nRST         ; clk_reg     ; 0.000        ; 1.253      ; 1.287      ;
; -0.090 ; nRST      ; super_register_bank:inst2|r18[11]             ; nRST         ; clk_reg     ; 0.000        ; 1.253      ; 1.287      ;
; -0.090 ; nRST      ; super_register_bank:inst2|r17[11]             ; nRST         ; clk_reg     ; 0.000        ; 1.253      ; 1.287      ;
; -0.090 ; nRST      ; super_register_bank:inst2|r19[11]             ; nRST         ; clk_reg     ; 0.000        ; 1.253      ; 1.287      ;
; -0.090 ; nRST      ; super_register_bank:inst2|r16[12]             ; nRST         ; clk_reg     ; 0.000        ; 1.253      ; 1.287      ;
; -0.090 ; nRST      ; super_register_bank:inst2|r17[12]             ; nRST         ; clk_reg     ; 0.000        ; 1.253      ; 1.287      ;
; -0.090 ; nRST      ; super_register_bank:inst2|r19[12]             ; nRST         ; clk_reg     ; 0.000        ; 1.251      ; 1.285      ;
; -0.090 ; nRST      ; super_register_bank:inst2|r2[12]              ; nRST         ; clk_reg     ; 0.000        ; 1.251      ; 1.285      ;
; -0.090 ; nRST      ; super_register_bank:inst2|r6[12]              ; nRST         ; clk_reg     ; 0.000        ; 1.251      ; 1.285      ;
; -0.090 ; nRST      ; super_register_bank:inst2|r7[12]              ; nRST         ; clk_reg     ; 0.000        ; 1.249      ; 1.283      ;
; -0.090 ; nRST      ; super_register_bank:inst2|r3[12]              ; nRST         ; clk_reg     ; 0.000        ; 1.249      ; 1.283      ;
; -0.090 ; nRST      ; super_register_bank:inst2|r2[13]              ; nRST         ; clk_reg     ; 0.000        ; 1.251      ; 1.285      ;
; -0.090 ; nRST      ; super_register_bank:inst2|r6[13]              ; nRST         ; clk_reg     ; 0.000        ; 1.251      ; 1.285      ;
; -0.090 ; nRST      ; super_register_bank:inst2|r3[13]              ; nRST         ; clk_reg     ; 0.000        ; 1.249      ; 1.283      ;
; -0.090 ; nRST      ; super_register_bank:inst2|r7[13]              ; nRST         ; clk_reg     ; 0.000        ; 1.249      ; 1.283      ;
; -0.090 ; nRST      ; super_register_bank:inst2|r23[13]             ; nRST         ; clk_reg     ; 0.000        ; 1.240      ; 1.274      ;
; -0.090 ; nRST      ; super_register_bank:inst2|r17[13]             ; nRST         ; clk_reg     ; 0.000        ; 1.251      ; 1.285      ;
; -0.090 ; nRST      ; super_register_bank:inst2|r19[13]             ; nRST         ; clk_reg     ; 0.000        ; 1.251      ; 1.285      ;
; -0.090 ; nRST      ; super_register_bank:inst2|r10[14]             ; nRST         ; clk_reg     ; 0.000        ; 1.257      ; 1.291      ;
; -0.090 ; nRST      ; super_register_bank:inst2|r2[14]              ; nRST         ; clk_reg     ; 0.000        ; 1.251      ; 1.285      ;
; -0.090 ; nRST      ; super_register_bank:inst2|r6[14]              ; nRST         ; clk_reg     ; 0.000        ; 1.251      ; 1.285      ;
; -0.090 ; nRST      ; super_register_bank:inst2|r7[14]              ; nRST         ; clk_reg     ; 0.000        ; 1.249      ; 1.283      ;
; -0.090 ; nRST      ; super_register_bank:inst2|r3[14]              ; nRST         ; clk_reg     ; 0.000        ; 1.249      ; 1.283      ;
; -0.090 ; nRST      ; super_register_bank:inst2|r16[14]             ; nRST         ; clk_reg     ; 0.000        ; 1.253      ; 1.287      ;
; -0.090 ; nRST      ; super_register_bank:inst2|r17[14]             ; nRST         ; clk_reg     ; 0.000        ; 1.253      ; 1.287      ;
; -0.090 ; nRST      ; super_register_bank:inst2|r19[14]             ; nRST         ; clk_reg     ; 0.000        ; 1.253      ; 1.287      ;
; -0.090 ; nRST      ; super_register_bank:inst2|r18[14]             ; nRST         ; clk_reg     ; 0.000        ; 1.253      ; 1.287      ;
; -0.090 ; nRST      ; super_register_bank:inst2|r23[15]             ; nRST         ; clk_reg     ; 0.000        ; 1.240      ; 1.274      ;
+--------+-----------+-----------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'clk_k'                                                                                   ;
+--------+-----------+------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+------------------------------+--------------+-------------+--------------+------------+------------+
; -0.090 ; nRST      ; constant_reg:inst6|k_out[0]  ; nRST         ; clk_k       ; 0.000        ; 1.249      ; 1.283      ;
; -0.090 ; nRST      ; constant_reg:inst6|k_out[6]  ; nRST         ; clk_k       ; 0.000        ; 1.249      ; 1.283      ;
; -0.090 ; nRST      ; constant_reg:inst6|k_out[1]  ; nRST         ; clk_k       ; 0.000        ; 1.249      ; 1.283      ;
; -0.090 ; nRST      ; constant_reg:inst6|k_out[3]  ; nRST         ; clk_k       ; 0.000        ; 1.243      ; 1.277      ;
; -0.090 ; nRST      ; constant_reg:inst6|k_out[4]  ; nRST         ; clk_k       ; 0.000        ; 1.249      ; 1.283      ;
; -0.090 ; nRST      ; constant_reg:inst6|k_out[5]  ; nRST         ; clk_k       ; 0.000        ; 1.243      ; 1.277      ;
; -0.090 ; nRST      ; constant_reg:inst6|k_out[7]  ; nRST         ; clk_k       ; 0.000        ; 1.249      ; 1.283      ;
; -0.090 ; nRST      ; constant_reg:inst6|k_out[10] ; nRST         ; clk_k       ; 0.000        ; 1.255      ; 1.289      ;
; -0.090 ; nRST      ; constant_reg:inst6|k_out[15] ; nRST         ; clk_k       ; 0.000        ; 1.255      ; 1.289      ;
; -0.089 ; nRST      ; constant_reg:inst6|k_out[2]  ; nRST         ; clk_k       ; 0.000        ; 1.248      ; 1.283      ;
; -0.089 ; nRST      ; constant_reg:inst6|k_out[8]  ; nRST         ; clk_k       ; 0.000        ; 1.251      ; 1.286      ;
; -0.089 ; nRST      ; constant_reg:inst6|k_out[9]  ; nRST         ; clk_k       ; 0.000        ; 1.251      ; 1.286      ;
; -0.089 ; nRST      ; constant_reg:inst6|k_out[11] ; nRST         ; clk_k       ; 0.000        ; 1.253      ; 1.288      ;
; -0.089 ; nRST      ; constant_reg:inst6|k_out[12] ; nRST         ; clk_k       ; 0.000        ; 1.251      ; 1.286      ;
; -0.089 ; nRST      ; constant_reg:inst6|k_out[13] ; nRST         ; clk_k       ; 0.000        ; 1.245      ; 1.280      ;
; -0.089 ; nRST      ; constant_reg:inst6|k_out[14] ; nRST         ; clk_k       ; 0.000        ; 1.253      ; 1.288      ;
; 0.797  ; nRST      ; constant_reg:inst6|k_out[0]  ; nRST         ; clk_k       ; -0.500       ; 1.249      ; 1.670      ;
; 0.797  ; nRST      ; constant_reg:inst6|k_out[6]  ; nRST         ; clk_k       ; -0.500       ; 1.249      ; 1.670      ;
; 0.797  ; nRST      ; constant_reg:inst6|k_out[1]  ; nRST         ; clk_k       ; -0.500       ; 1.249      ; 1.670      ;
; 0.797  ; nRST      ; constant_reg:inst6|k_out[3]  ; nRST         ; clk_k       ; -0.500       ; 1.243      ; 1.664      ;
; 0.797  ; nRST      ; constant_reg:inst6|k_out[4]  ; nRST         ; clk_k       ; -0.500       ; 1.249      ; 1.670      ;
; 0.797  ; nRST      ; constant_reg:inst6|k_out[5]  ; nRST         ; clk_k       ; -0.500       ; 1.243      ; 1.664      ;
; 0.797  ; nRST      ; constant_reg:inst6|k_out[7]  ; nRST         ; clk_k       ; -0.500       ; 1.249      ; 1.670      ;
; 0.797  ; nRST      ; constant_reg:inst6|k_out[8]  ; nRST         ; clk_k       ; -0.500       ; 1.251      ; 1.672      ;
; 0.797  ; nRST      ; constant_reg:inst6|k_out[9]  ; nRST         ; clk_k       ; -0.500       ; 1.251      ; 1.672      ;
; 0.797  ; nRST      ; constant_reg:inst6|k_out[10] ; nRST         ; clk_k       ; -0.500       ; 1.255      ; 1.676      ;
; 0.797  ; nRST      ; constant_reg:inst6|k_out[11] ; nRST         ; clk_k       ; -0.500       ; 1.253      ; 1.674      ;
; 0.797  ; nRST      ; constant_reg:inst6|k_out[12] ; nRST         ; clk_k       ; -0.500       ; 1.251      ; 1.672      ;
; 0.797  ; nRST      ; constant_reg:inst6|k_out[13] ; nRST         ; clk_k       ; -0.500       ; 1.245      ; 1.666      ;
; 0.797  ; nRST      ; constant_reg:inst6|k_out[14] ; nRST         ; clk_k       ; -0.500       ; 1.253      ; 1.674      ;
; 0.797  ; nRST      ; constant_reg:inst6|k_out[15] ; nRST         ; clk_k       ; -0.500       ; 1.255      ; 1.676      ;
; 0.798  ; nRST      ; constant_reg:inst6|k_out[2]  ; nRST         ; clk_k       ; -0.500       ; 1.248      ; 1.670      ;
+--------+-----------+------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'clk_pc'                                                                                  ;
+--------+-----------+------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+------------------------------+--------------+-------------+--------------+------------+------------+
; -0.073 ; nRST      ; fetch:inst4|PC[6]~_emulated  ; nRST         ; clk_pc      ; 0.000        ; 1.231      ; 1.282      ;
; -0.073 ; nRST      ; fetch:inst4|PC[7]~_emulated  ; nRST         ; clk_pc      ; 0.000        ; 1.237      ; 1.288      ;
; -0.073 ; nRST      ; fetch:inst4|PC[8]~_emulated  ; nRST         ; clk_pc      ; 0.000        ; 1.237      ; 1.288      ;
; -0.073 ; nRST      ; fetch:inst4|PC[9]~_emulated  ; nRST         ; clk_pc      ; 0.000        ; 1.237      ; 1.288      ;
; -0.073 ; nRST      ; fetch:inst4|PC[10]~_emulated ; nRST         ; clk_pc      ; 0.000        ; 1.237      ; 1.288      ;
; -0.073 ; nRST      ; fetch:inst4|PC[0]~_emulated  ; nRST         ; clk_pc      ; 0.000        ; 1.231      ; 1.282      ;
; -0.073 ; nRST      ; fetch:inst4|PC[1]~_emulated  ; nRST         ; clk_pc      ; 0.000        ; 1.231      ; 1.282      ;
; -0.073 ; nRST      ; fetch:inst4|PC[2]~_emulated  ; nRST         ; clk_pc      ; 0.000        ; 1.231      ; 1.282      ;
; -0.073 ; nRST      ; fetch:inst4|PC[3]~_emulated  ; nRST         ; clk_pc      ; 0.000        ; 1.231      ; 1.282      ;
; -0.073 ; nRST      ; fetch:inst4|PC[4]~_emulated  ; nRST         ; clk_pc      ; 0.000        ; 1.231      ; 1.282      ;
; -0.073 ; nRST      ; fetch:inst4|PC[5]~_emulated  ; nRST         ; clk_pc      ; 0.000        ; 1.237      ; 1.288      ;
; 0.813  ; nRST      ; fetch:inst4|PC[6]~_emulated  ; nRST         ; clk_pc      ; -0.500       ; 1.231      ; 1.668      ;
; 0.813  ; nRST      ; fetch:inst4|PC[7]~_emulated  ; nRST         ; clk_pc      ; -0.500       ; 1.237      ; 1.674      ;
; 0.813  ; nRST      ; fetch:inst4|PC[8]~_emulated  ; nRST         ; clk_pc      ; -0.500       ; 1.237      ; 1.674      ;
; 0.813  ; nRST      ; fetch:inst4|PC[9]~_emulated  ; nRST         ; clk_pc      ; -0.500       ; 1.237      ; 1.674      ;
; 0.813  ; nRST      ; fetch:inst4|PC[10]~_emulated ; nRST         ; clk_pc      ; -0.500       ; 1.237      ; 1.674      ;
; 0.813  ; nRST      ; fetch:inst4|PC[0]~_emulated  ; nRST         ; clk_pc      ; -0.500       ; 1.231      ; 1.668      ;
; 0.813  ; nRST      ; fetch:inst4|PC[1]~_emulated  ; nRST         ; clk_pc      ; -0.500       ; 1.231      ; 1.668      ;
; 0.813  ; nRST      ; fetch:inst4|PC[2]~_emulated  ; nRST         ; clk_pc      ; -0.500       ; 1.231      ; 1.668      ;
; 0.813  ; nRST      ; fetch:inst4|PC[3]~_emulated  ; nRST         ; clk_pc      ; -0.500       ; 1.231      ; 1.668      ;
; 0.813  ; nRST      ; fetch:inst4|PC[4]~_emulated  ; nRST         ; clk_pc      ; -0.500       ; 1.231      ; 1.668      ;
; 0.813  ; nRST      ; fetch:inst4|PC[5]~_emulated  ; nRST         ; clk_pc      ; -0.500       ; 1.237      ; 1.674      ;
+--------+-----------+------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                                                                        ;
+-----------------------------------------------------------------------------------------------------------+-----------+---------+----------+---------+---------------------+
; Clock                                                                                                     ; Setup     ; Hold    ; Recovery ; Removal ; Minimum Pulse Width ;
+-----------------------------------------------------------------------------------------------------------+-----------+---------+----------+---------+---------------------+
; Worst-case Slack                                                                                          ; -14.010   ; -3.374  ; -0.091   ; -0.110  ; -3.000              ;
;  clk_k                                                                                                    ; -7.524    ; 0.344   ; -0.076   ; -0.110  ; -3.000              ;
;  clk_pc                                                                                                   ; -7.352    ; 0.336   ; -0.091   ; -0.088  ; -3.000              ;
;  clk_ram                                                                                                  ; -6.078    ; -1.025  ; N/A      ; N/A     ; -3.000              ;
;  clk_reg                                                                                                  ; -9.207    ; 0.648   ; -0.082   ; -0.110  ; -3.000              ;
;  clk_rom                                                                                                  ; -2.018    ; 0.605   ; N/A      ; N/A     ; -3.000              ;
;  decoder:inst1|ALUC[0]                                                                                    ; -14.010   ; -0.821  ; N/A      ; N/A     ; 0.338               ;
;  nRST                                                                                                     ; -2.118    ; 0.889   ; N/A      ; N/A     ; -3.000              ;
;  rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -5.559    ; -3.374  ; N/A      ; N/A     ; -0.407              ;
; Design-wide TNS                                                                                           ; -4229.298 ; -24.418 ; -38.003  ; -52.601 ; -556.981            ;
;  clk_k                                                                                                    ; -111.802  ; 0.000   ; -1.216   ; -1.742  ; -19.911             ;
;  clk_pc                                                                                                   ; -78.967   ; 0.000   ; -1.001   ; -0.962  ; -14.605             ;
;  clk_ram                                                                                                  ; -36.622   ; -1.025  ; N/A      ; N/A     ; -21.392             ;
;  clk_reg                                                                                                  ; -3732.128 ; 0.000   ; -35.786  ; -49.897 ; -493.449            ;
;  clk_rom                                                                                                  ; -3.888    ; 0.000   ; N/A      ; N/A     ; -7.348              ;
;  decoder:inst1|ALUC[0]                                                                                    ; -199.435  ; -3.498  ; N/A      ; N/A     ; 0.000               ;
;  nRST                                                                                                     ; -2.118    ; 0.000   ; N/A      ; N/A     ; -3.000              ;
;  rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -64.338   ; -19.895 ; N/A      ; N/A     ; -25.241             ;
+-----------------------------------------------------------------------------------------------------------+-----------+---------+----------+---------+---------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                     ;
+----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin            ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; MWout          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ALUC[3]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ALUC[2]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ALUC[1]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ALUC[0]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MRout          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; COUT           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; COUT2          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; APOSMUX[15]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; APOSMUX[14]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; APOSMUX[13]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; APOSMUX[12]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; APOSMUX[11]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; APOSMUX[10]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; APOSMUX[9]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; APOSMUX[8]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; APOSMUX[7]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; APOSMUX[6]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; APOSMUX[5]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; APOSMUX[4]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; APOSMUX[3]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; APOSMUX[2]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; APOSMUX[1]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; APOSMUX[0]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Bout[15]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Bout[14]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Bout[13]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Bout[12]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Bout[11]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Bout[10]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Bout[9]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Bout[8]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Bout[7]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Bout[6]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Bout[5]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Bout[4]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Bout[3]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Bout[2]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Bout[1]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Bout[0]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Kout[15]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Kout[14]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Kout[13]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Kout[12]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Kout[11]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Kout[10]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Kout[9]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Kout[8]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Kout[7]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Kout[6]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Kout[5]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Kout[4]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Kout[3]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Kout[2]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Kout[1]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Kout[0]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OPCODE_out[15] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OPCODE_out[14] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OPCODE_out[13] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OPCODE_out[12] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OPCODE_out[11] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OPCODE_out[10] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OPCODE_out[9]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OPCODE_out[8]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OPCODE_out[7]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OPCODE_out[6]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OPCODE_out[5]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OPCODE_out[4]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OPCODE_out[3]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OPCODE_out[2]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OPCODE_out[1]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OPCODE_out[0]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PC_out[10]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PC_out[9]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PC_out[8]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PC_out[7]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PC_out[6]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PC_out[5]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PC_out[4]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PC_out[3]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PC_out[2]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PC_out[1]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PC_out[0]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; WR_out[15]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; WR_out[14]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; WR_out[13]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; WR_out[12]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; WR_out[11]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; WR_out[10]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; WR_out[9]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; WR_out[8]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; WR_out[7]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; WR_out[6]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; WR_out[5]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; WR_out[4]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; WR_out[3]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; WR_out[2]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; WR_out[1]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; WR_out[0]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; nRST                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; clk_pc                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; clk_ram                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; clk_k                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; clk_reg                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; clk_rom                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin            ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; MWout          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; ALUC[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; ALUC[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; ALUC[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.33 V              ; -0.00616 V          ; 0.191 V                              ; 0.099 V                              ; 2.83e-09 s                  ; 2.56e-09 s                  ; No                         ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.33 V             ; -0.00616 V         ; 0.191 V                             ; 0.099 V                             ; 2.83e-09 s                 ; 2.56e-09 s                 ; No                        ; Yes                       ;
; ALUC[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; MRout          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; COUT           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.39 V              ; -0.0265 V           ; 0.2 V                                ; 0.033 V                              ; 2.94e-10 s                  ; 3.12e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.39 V             ; -0.0265 V          ; 0.2 V                               ; 0.033 V                             ; 2.94e-10 s                 ; 3.12e-10 s                 ; Yes                       ; Yes                       ;
; COUT2          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; APOSMUX[15]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.33 V              ; -0.00624 V          ; 0.185 V                              ; 0.097 V                              ; 2.82e-09 s                  ; 2.56e-09 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.33 V             ; -0.00624 V         ; 0.185 V                             ; 0.097 V                             ; 2.82e-09 s                 ; 2.56e-09 s                 ; No                        ; Yes                       ;
; APOSMUX[14]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; APOSMUX[13]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; APOSMUX[12]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; APOSMUX[11]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; APOSMUX[10]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; APOSMUX[9]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; APOSMUX[8]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; APOSMUX[7]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; APOSMUX[6]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; APOSMUX[5]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; APOSMUX[4]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; APOSMUX[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; APOSMUX[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; APOSMUX[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.39 V              ; -0.0265 V           ; 0.2 V                                ; 0.033 V                              ; 2.94e-10 s                  ; 3.12e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.39 V             ; -0.0265 V          ; 0.2 V                               ; 0.033 V                             ; 2.94e-10 s                 ; 3.12e-10 s                 ; Yes                       ; Yes                       ;
; APOSMUX[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; Bout[15]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; Bout[14]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; Bout[13]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; Bout[12]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; Bout[11]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; Bout[10]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.33 V              ; -0.00616 V          ; 0.191 V                              ; 0.099 V                              ; 2.83e-09 s                  ; 2.56e-09 s                  ; No                         ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.33 V             ; -0.00616 V         ; 0.191 V                             ; 0.099 V                             ; 2.83e-09 s                 ; 2.56e-09 s                 ; No                        ; Yes                       ;
; Bout[9]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; Bout[8]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; Bout[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; Bout[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; Bout[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; Bout[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; Bout[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; Bout[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; Bout[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; Bout[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; Kout[15]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; Kout[14]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; Kout[13]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.33 V              ; -0.00616 V          ; 0.191 V                              ; 0.099 V                              ; 2.83e-09 s                  ; 2.56e-09 s                  ; No                         ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.33 V             ; -0.00616 V         ; 0.191 V                             ; 0.099 V                             ; 2.83e-09 s                 ; 2.56e-09 s                 ; No                        ; Yes                       ;
; Kout[12]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; Kout[11]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; Kout[10]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; Kout[9]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; Kout[8]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; Kout[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; Kout[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; Kout[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; Kout[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.33 V              ; -0.00616 V          ; 0.191 V                              ; 0.099 V                              ; 2.83e-09 s                  ; 2.56e-09 s                  ; No                         ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.33 V             ; -0.00616 V         ; 0.191 V                             ; 0.099 V                             ; 2.83e-09 s                 ; 2.56e-09 s                 ; No                        ; Yes                       ;
; Kout[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; Kout[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; Kout[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; Kout[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; OPCODE_out[15] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; OPCODE_out[14] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.33 V              ; -0.00624 V          ; 0.185 V                              ; 0.097 V                              ; 2.82e-09 s                  ; 2.56e-09 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.33 V             ; -0.00624 V         ; 0.185 V                             ; 0.097 V                             ; 2.82e-09 s                 ; 2.56e-09 s                 ; No                        ; Yes                       ;
; OPCODE_out[13] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; OPCODE_out[12] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.39 V              ; -0.0265 V           ; 0.2 V                                ; 0.033 V                              ; 2.94e-10 s                  ; 3.12e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.39 V             ; -0.0265 V          ; 0.2 V                               ; 0.033 V                             ; 2.94e-10 s                 ; 3.12e-10 s                 ; Yes                       ; Yes                       ;
; OPCODE_out[11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; OPCODE_out[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; OPCODE_out[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.39 V              ; -0.0265 V           ; 0.2 V                                ; 0.033 V                              ; 2.94e-10 s                  ; 3.12e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.39 V             ; -0.0265 V          ; 0.2 V                               ; 0.033 V                             ; 2.94e-10 s                 ; 3.12e-10 s                 ; Yes                       ; Yes                       ;
; OPCODE_out[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; OPCODE_out[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; OPCODE_out[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; OPCODE_out[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; OPCODE_out[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; OPCODE_out[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; OPCODE_out[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; OPCODE_out[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; OPCODE_out[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; PC_out[10]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; PC_out[9]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; PC_out[8]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.39 V              ; -0.0265 V           ; 0.2 V                                ; 0.033 V                              ; 2.94e-10 s                  ; 3.12e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.39 V             ; -0.0265 V          ; 0.2 V                               ; 0.033 V                             ; 2.94e-10 s                 ; 3.12e-10 s                 ; Yes                       ; Yes                       ;
; PC_out[7]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.39 V              ; -0.0265 V           ; 0.2 V                                ; 0.033 V                              ; 2.94e-10 s                  ; 3.12e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.39 V             ; -0.0265 V          ; 0.2 V                               ; 0.033 V                             ; 2.94e-10 s                 ; 3.12e-10 s                 ; Yes                       ; Yes                       ;
; PC_out[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; PC_out[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; PC_out[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.39 V              ; -0.0265 V           ; 0.2 V                                ; 0.033 V                              ; 2.94e-10 s                  ; 3.12e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.39 V             ; -0.0265 V          ; 0.2 V                               ; 0.033 V                             ; 2.94e-10 s                 ; 3.12e-10 s                 ; Yes                       ; Yes                       ;
; PC_out[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; PC_out[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; PC_out[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; PC_out[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; WR_out[15]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; WR_out[14]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; WR_out[13]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; WR_out[12]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; WR_out[11]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; WR_out[10]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; WR_out[9]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; WR_out[8]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; WR_out[7]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; WR_out[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; WR_out[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; WR_out[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; WR_out[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; WR_out[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; WR_out[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; WR_out[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.45e-09 V                   ; 2.38 V              ; -0.0609 V           ; 0.148 V                              ; 0.095 V                              ; 2.82e-10 s                  ; 2.59e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.45e-09 V                  ; 2.38 V             ; -0.0609 V          ; 0.148 V                             ; 0.095 V                             ; 2.82e-10 s                 ; 2.59e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.61e-09 V                   ; 2.38 V              ; -0.00274 V          ; 0.141 V                              ; 0.006 V                              ; 4.7e-10 s                   ; 6.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.61e-09 V                  ; 2.38 V             ; -0.00274 V         ; 0.141 V                             ; 0.006 V                             ; 4.7e-10 s                  ; 6.02e-10 s                 ; Yes                       ; Yes                       ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin            ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; MWout          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; ALUC[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; ALUC[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; ALUC[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.33 V              ; -0.00344 V          ; 0.134 V                              ; 0.075 V                              ; 3.33e-09 s                  ; 3.16e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.33 V             ; -0.00344 V         ; 0.134 V                             ; 0.075 V                             ; 3.33e-09 s                 ; 3.16e-09 s                 ; Yes                       ; Yes                       ;
; ALUC[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; MRout          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; COUT           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.36 V              ; -0.00476 V          ; 0.096 V                              ; 0.013 V                              ; 4.39e-10 s                  ; 4.15e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.36 V             ; -0.00476 V         ; 0.096 V                             ; 0.013 V                             ; 4.39e-10 s                 ; 4.15e-10 s                 ; Yes                       ; Yes                       ;
; COUT2          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; APOSMUX[15]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.33 V              ; -0.00349 V          ; 0.163 V                              ; 0.074 V                              ; 3.33e-09 s                  ; 3.14e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.33 V             ; -0.00349 V         ; 0.163 V                             ; 0.074 V                             ; 3.33e-09 s                 ; 3.14e-09 s                 ; Yes                       ; Yes                       ;
; APOSMUX[14]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; APOSMUX[13]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; APOSMUX[12]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; APOSMUX[11]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; APOSMUX[10]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; APOSMUX[9]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; APOSMUX[8]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; APOSMUX[7]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; APOSMUX[6]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; APOSMUX[5]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; APOSMUX[4]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; APOSMUX[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; APOSMUX[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; APOSMUX[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.36 V              ; -0.00476 V          ; 0.096 V                              ; 0.013 V                              ; 4.39e-10 s                  ; 4.15e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.36 V             ; -0.00476 V         ; 0.096 V                             ; 0.013 V                             ; 4.39e-10 s                 ; 4.15e-10 s                 ; Yes                       ; Yes                       ;
; APOSMUX[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; Bout[15]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; Bout[14]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; Bout[13]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; Bout[12]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; Bout[11]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; Bout[10]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.33 V              ; -0.00344 V          ; 0.134 V                              ; 0.075 V                              ; 3.33e-09 s                  ; 3.16e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.33 V             ; -0.00344 V         ; 0.134 V                             ; 0.075 V                             ; 3.33e-09 s                 ; 3.16e-09 s                 ; Yes                       ; Yes                       ;
; Bout[9]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; Bout[8]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; Bout[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; Bout[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; Bout[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; Bout[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; Bout[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; Bout[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; Bout[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; Bout[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; Kout[15]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; Kout[14]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; Kout[13]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.33 V              ; -0.00344 V          ; 0.134 V                              ; 0.075 V                              ; 3.33e-09 s                  ; 3.16e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.33 V             ; -0.00344 V         ; 0.134 V                             ; 0.075 V                             ; 3.33e-09 s                 ; 3.16e-09 s                 ; Yes                       ; Yes                       ;
; Kout[12]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; Kout[11]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; Kout[10]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; Kout[9]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; Kout[8]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; Kout[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; Kout[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; Kout[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; Kout[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.33 V              ; -0.00344 V          ; 0.134 V                              ; 0.075 V                              ; 3.33e-09 s                  ; 3.16e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.33 V             ; -0.00344 V         ; 0.134 V                             ; 0.075 V                             ; 3.33e-09 s                 ; 3.16e-09 s                 ; Yes                       ; Yes                       ;
; Kout[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; Kout[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; Kout[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; Kout[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; OPCODE_out[15] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; OPCODE_out[14] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.33 V              ; -0.00349 V          ; 0.163 V                              ; 0.074 V                              ; 3.33e-09 s                  ; 3.14e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.33 V             ; -0.00349 V         ; 0.163 V                             ; 0.074 V                             ; 3.33e-09 s                 ; 3.14e-09 s                 ; Yes                       ; Yes                       ;
; OPCODE_out[13] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; OPCODE_out[12] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.36 V              ; -0.00476 V          ; 0.096 V                              ; 0.013 V                              ; 4.39e-10 s                  ; 4.15e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.36 V             ; -0.00476 V         ; 0.096 V                             ; 0.013 V                             ; 4.39e-10 s                 ; 4.15e-10 s                 ; Yes                       ; Yes                       ;
; OPCODE_out[11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; OPCODE_out[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; OPCODE_out[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.36 V              ; -0.00476 V          ; 0.096 V                              ; 0.013 V                              ; 4.39e-10 s                  ; 4.15e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.36 V             ; -0.00476 V         ; 0.096 V                             ; 0.013 V                             ; 4.39e-10 s                 ; 4.15e-10 s                 ; Yes                       ; Yes                       ;
; OPCODE_out[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; OPCODE_out[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; OPCODE_out[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; OPCODE_out[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; OPCODE_out[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; OPCODE_out[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; OPCODE_out[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; OPCODE_out[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; OPCODE_out[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; PC_out[10]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; PC_out[9]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; PC_out[8]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.36 V              ; -0.00476 V          ; 0.096 V                              ; 0.013 V                              ; 4.39e-10 s                  ; 4.15e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.36 V             ; -0.00476 V         ; 0.096 V                             ; 0.013 V                             ; 4.39e-10 s                 ; 4.15e-10 s                 ; Yes                       ; Yes                       ;
; PC_out[7]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.36 V              ; -0.00476 V          ; 0.096 V                              ; 0.013 V                              ; 4.39e-10 s                  ; 4.15e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.36 V             ; -0.00476 V         ; 0.096 V                             ; 0.013 V                             ; 4.39e-10 s                 ; 4.15e-10 s                 ; Yes                       ; Yes                       ;
; PC_out[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; PC_out[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; PC_out[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.36 V              ; -0.00476 V          ; 0.096 V                              ; 0.013 V                              ; 4.39e-10 s                  ; 4.15e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.36 V             ; -0.00476 V         ; 0.096 V                             ; 0.013 V                             ; 4.39e-10 s                 ; 4.15e-10 s                 ; Yes                       ; Yes                       ;
; PC_out[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; PC_out[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; PC_out[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; PC_out[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; WR_out[15]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; WR_out[14]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; WR_out[13]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; WR_out[12]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; WR_out[11]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; WR_out[10]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; WR_out[9]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; WR_out[8]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; WR_out[7]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; WR_out[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; WR_out[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; WR_out[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; WR_out[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; WR_out[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; WR_out[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; WR_out[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.74e-07 V                   ; 2.36 V              ; -0.0201 V           ; 0.072 V                              ; 0.033 V                              ; 4.04e-10 s                  ; 3.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.74e-07 V                  ; 2.36 V             ; -0.0201 V          ; 0.072 V                             ; 0.033 V                             ; 4.04e-10 s                 ; 3.29e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.45e-07 V                   ; 2.35 V              ; -0.00643 V          ; 0.081 V                              ; 0.031 V                              ; 5.31e-10 s                  ; 7.59e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.45e-07 V                  ; 2.35 V             ; -0.00643 V         ; 0.081 V                             ; 0.031 V                             ; 5.31e-10 s                 ; 7.59e-10 s                 ; Yes                       ; Yes                       ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin            ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; MWout          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ALUC[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; ALUC[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ALUC[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; ALUC[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; MRout          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; COUT           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; COUT2          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; APOSMUX[15]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; APOSMUX[14]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; APOSMUX[13]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; APOSMUX[12]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; APOSMUX[11]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; APOSMUX[10]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; APOSMUX[9]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; APOSMUX[8]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; APOSMUX[7]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; APOSMUX[6]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; APOSMUX[5]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; APOSMUX[4]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; APOSMUX[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; APOSMUX[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; APOSMUX[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; APOSMUX[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Bout[15]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Bout[14]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Bout[13]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Bout[12]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Bout[11]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Bout[10]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; Bout[9]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; Bout[8]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; Bout[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Bout[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; Bout[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; Bout[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Bout[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Bout[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Bout[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; Bout[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Kout[15]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; Kout[14]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Kout[13]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; Kout[12]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; Kout[11]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Kout[10]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Kout[9]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Kout[8]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Kout[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Kout[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Kout[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Kout[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; Kout[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Kout[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Kout[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Kout[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; OPCODE_out[15] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; OPCODE_out[14] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; OPCODE_out[13] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; OPCODE_out[12] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; OPCODE_out[11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; OPCODE_out[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; OPCODE_out[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; OPCODE_out[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; OPCODE_out[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; OPCODE_out[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; OPCODE_out[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; OPCODE_out[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; OPCODE_out[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; OPCODE_out[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; OPCODE_out[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; OPCODE_out[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; PC_out[10]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; PC_out[9]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; PC_out[8]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; PC_out[7]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; PC_out[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; PC_out[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; PC_out[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; PC_out[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; PC_out[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; PC_out[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; PC_out[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; WR_out[15]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; WR_out[14]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; WR_out[13]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; WR_out[12]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; WR_out[11]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; WR_out[10]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; WR_out[9]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; WR_out[8]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; WR_out[7]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; WR_out[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; WR_out[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; WR_out[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; WR_out[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; WR_out[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; WR_out[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; WR_out[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                                               ; To Clock                                                                                                 ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; clk_rom                                                                                                  ; clk_k                                                                                                    ; 16       ; 0        ; 0        ; 0        ;
; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k                                                                                                    ; 32       ; 32       ; 0        ; 0        ;
; clk_pc                                                                                                   ; clk_pc                                                                                                   ; 132      ; 66       ; 0        ; 0        ;
; clk_ram                                                                                                  ; clk_pc                                                                                                   ; 11       ; 0        ; 0        ; 0        ;
; clk_reg                                                                                                  ; clk_pc                                                                                                   ; 187      ; 0        ; 0        ; 0        ;
; clk_rom                                                                                                  ; clk_pc                                                                                                   ; 24       ; 0        ; 0        ; 0        ;
; nRST                                                                                                     ; clk_pc                                                                                                   ; 143      ; 66       ; 0        ; 0        ;
; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc                                                                                                   ; 31       ; 31       ; 0        ; 0        ;
; clk_ram                                                                                                  ; clk_ram                                                                                                  ; 1        ; 0        ; 0        ; 0        ;
; clk_reg                                                                                                  ; clk_ram                                                                                                  ; 16       ; 0        ; 0        ; 0        ;
; decoder:inst1|ALUC[0]                                                                                    ; clk_ram                                                                                                  ; 1        ; 2        ; 0        ; 0        ;
; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_ram                                                                                                  ; 27       ; 7        ; 0        ; 0        ;
; clk_ram                                                                                                  ; clk_reg                                                                                                  ; 16       ; 0        ; 0        ; 0        ;
; decoder:inst1|ALUC[0]                                                                                    ; clk_reg                                                                                                  ; 464      ; 0        ; 0        ; 0        ;
; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg                                                                                                  ; 2800     ; 2800     ; 0        ; 0        ;
; clk_pc                                                                                                   ; clk_rom                                                                                                  ; 32       ; 16       ; 0        ; 0        ;
; nRST                                                                                                     ; clk_rom                                                                                                  ; 32       ; 16       ; 0        ; 0        ;
; clk_k                                                                                                    ; decoder:inst1|ALUC[0]                                                                                    ; 985      ; 0        ; 168      ; 0        ;
; clk_ram                                                                                                  ; decoder:inst1|ALUC[0]                                                                                    ; 16       ; 0        ; 1        ; 0        ;
; clk_reg                                                                                                  ; decoder:inst1|ALUC[0]                                                                                    ; 29578    ; 0        ; 5040     ; 0        ;
; decoder:inst1|ALUC[0]                                                                                    ; decoder:inst1|ALUC[0]                                                                                    ; 32       ; 32       ; 1        ; 1        ;
; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0]                                                                                    ; 33667    ; 33667    ; 5713     ; 5713     ;
; clk_pc                                                                                                   ; nRST                                                                                                     ; 1        ; 1        ; 0        ; 0        ;
; clk_rom                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 242      ; 0        ; 240      ; 0        ;
; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 122      ; 122      ; 114      ; 114      ;
+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                                                                                                                  ;
+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                                               ; To Clock                                                                                                 ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; clk_rom                                                                                                  ; clk_k                                                                                                    ; 16       ; 0        ; 0        ; 0        ;
; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k                                                                                                    ; 32       ; 32       ; 0        ; 0        ;
; clk_pc                                                                                                   ; clk_pc                                                                                                   ; 132      ; 66       ; 0        ; 0        ;
; clk_ram                                                                                                  ; clk_pc                                                                                                   ; 11       ; 0        ; 0        ; 0        ;
; clk_reg                                                                                                  ; clk_pc                                                                                                   ; 187      ; 0        ; 0        ; 0        ;
; clk_rom                                                                                                  ; clk_pc                                                                                                   ; 24       ; 0        ; 0        ; 0        ;
; nRST                                                                                                     ; clk_pc                                                                                                   ; 143      ; 66       ; 0        ; 0        ;
; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc                                                                                                   ; 31       ; 31       ; 0        ; 0        ;
; clk_ram                                                                                                  ; clk_ram                                                                                                  ; 1        ; 0        ; 0        ; 0        ;
; clk_reg                                                                                                  ; clk_ram                                                                                                  ; 16       ; 0        ; 0        ; 0        ;
; decoder:inst1|ALUC[0]                                                                                    ; clk_ram                                                                                                  ; 1        ; 2        ; 0        ; 0        ;
; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_ram                                                                                                  ; 27       ; 7        ; 0        ; 0        ;
; clk_ram                                                                                                  ; clk_reg                                                                                                  ; 16       ; 0        ; 0        ; 0        ;
; decoder:inst1|ALUC[0]                                                                                    ; clk_reg                                                                                                  ; 464      ; 0        ; 0        ; 0        ;
; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg                                                                                                  ; 2800     ; 2800     ; 0        ; 0        ;
; clk_pc                                                                                                   ; clk_rom                                                                                                  ; 32       ; 16       ; 0        ; 0        ;
; nRST                                                                                                     ; clk_rom                                                                                                  ; 32       ; 16       ; 0        ; 0        ;
; clk_k                                                                                                    ; decoder:inst1|ALUC[0]                                                                                    ; 985      ; 0        ; 168      ; 0        ;
; clk_ram                                                                                                  ; decoder:inst1|ALUC[0]                                                                                    ; 16       ; 0        ; 1        ; 0        ;
; clk_reg                                                                                                  ; decoder:inst1|ALUC[0]                                                                                    ; 29578    ; 0        ; 5040     ; 0        ;
; decoder:inst1|ALUC[0]                                                                                    ; decoder:inst1|ALUC[0]                                                                                    ; 32       ; 32       ; 1        ; 1        ;
; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0]                                                                                    ; 33667    ; 33667    ; 5713     ; 5713     ;
; clk_pc                                                                                                   ; nRST                                                                                                     ; 1        ; 1        ; 0        ; 0        ;
; clk_rom                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 242      ; 0        ; 240      ; 0        ;
; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 122      ; 122      ; 114      ; 114      ;
+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Recovery Transfers                                                ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; nRST       ; clk_k    ; 16       ; 16       ; 0        ; 0        ;
; nRST       ; clk_pc   ; 11       ; 11       ; 0        ; 0        ;
; nRST       ; clk_reg  ; 464      ; 464      ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Removal Transfers                                                 ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; nRST       ; clk_k    ; 16       ; 16       ; 0        ; 0        ;
; nRST       ; clk_pc   ; 11       ; 11       ; 0        ; 0        ;
; nRST       ; clk_reg  ; 464      ; 464      ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 2     ; 2    ;
; Unconstrained Input Port Paths  ; 22    ; 22   ;
; Unconstrained Output Ports      ; 99    ; 99   ;
; Unconstrained Output Port Paths ; 644   ; 644  ;
+---------------------------------+-------+------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                                                                                                                                     ;
+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+------+-------------+
; Target                                                                                                   ; Clock                                                                                                    ; Type ; Status      ;
+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+------+-------------+
; clk_k                                                                                                    ; clk_k                                                                                                    ; Base ; Constrained ;
; clk_pc                                                                                                   ; clk_pc                                                                                                   ; Base ; Constrained ;
; clk_ram                                                                                                  ; clk_ram                                                                                                  ; Base ; Constrained ;
; clk_reg                                                                                                  ; clk_reg                                                                                                  ; Base ; Constrained ;
; clk_rom                                                                                                  ; clk_rom                                                                                                  ; Base ; Constrained ;
; decoder:inst1|ALUC[0]                                                                                    ; decoder:inst1|ALUC[0]                                                                                    ; Base ; Constrained ;
; nRST                                                                                                     ; nRST                                                                                                     ; Base ; Constrained ;
; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; Base ; Constrained ;
+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; clk_pc     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; nRST       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                             ;
+----------------+---------------------------------------------------------------------------------------+
; Output Port    ; Comment                                                                               ;
+----------------+---------------------------------------------------------------------------------------+
; ALUC[0]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ALUC[1]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ALUC[2]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ALUC[3]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; APOSMUX[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; APOSMUX[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; APOSMUX[2]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; APOSMUX[3]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; APOSMUX[4]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; APOSMUX[5]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; APOSMUX[6]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; APOSMUX[7]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; APOSMUX[8]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; APOSMUX[9]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; APOSMUX[10]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; APOSMUX[11]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; APOSMUX[12]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; APOSMUX[13]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; APOSMUX[14]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; APOSMUX[15]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Bout[0]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Bout[1]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Bout[2]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Bout[3]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Bout[4]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Bout[5]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Bout[6]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Bout[7]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Bout[8]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Bout[9]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Bout[10]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Bout[11]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Bout[12]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Bout[13]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Bout[14]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Bout[15]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; COUT           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; COUT2          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Kout[0]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Kout[1]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Kout[2]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Kout[3]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Kout[4]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Kout[5]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Kout[6]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Kout[7]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Kout[8]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Kout[9]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Kout[10]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Kout[11]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Kout[12]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Kout[13]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Kout[14]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Kout[15]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MRout          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MWout          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OPCODE_out[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OPCODE_out[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OPCODE_out[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OPCODE_out[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OPCODE_out[4]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OPCODE_out[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OPCODE_out[6]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OPCODE_out[7]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OPCODE_out[8]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OPCODE_out[9]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OPCODE_out[10] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OPCODE_out[11] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OPCODE_out[12] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OPCODE_out[13] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OPCODE_out[14] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OPCODE_out[15] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PC_out[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PC_out[1]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PC_out[2]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PC_out[3]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PC_out[4]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PC_out[5]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PC_out[6]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PC_out[7]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PC_out[8]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PC_out[9]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PC_out[10]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_out[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_out[1]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_out[2]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_out[3]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_out[4]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_out[5]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_out[6]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_out[7]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_out[8]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_out[9]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_out[10]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_out[11]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_out[12]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_out[13]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_out[14]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_out[15]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+----------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; clk_pc     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; nRST       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                             ;
+----------------+---------------------------------------------------------------------------------------+
; Output Port    ; Comment                                                                               ;
+----------------+---------------------------------------------------------------------------------------+
; ALUC[0]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ALUC[1]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ALUC[2]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ALUC[3]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; APOSMUX[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; APOSMUX[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; APOSMUX[2]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; APOSMUX[3]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; APOSMUX[4]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; APOSMUX[5]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; APOSMUX[6]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; APOSMUX[7]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; APOSMUX[8]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; APOSMUX[9]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; APOSMUX[10]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; APOSMUX[11]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; APOSMUX[12]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; APOSMUX[13]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; APOSMUX[14]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; APOSMUX[15]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Bout[0]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Bout[1]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Bout[2]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Bout[3]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Bout[4]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Bout[5]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Bout[6]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Bout[7]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Bout[8]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Bout[9]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Bout[10]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Bout[11]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Bout[12]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Bout[13]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Bout[14]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Bout[15]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; COUT           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; COUT2          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Kout[0]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Kout[1]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Kout[2]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Kout[3]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Kout[4]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Kout[5]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Kout[6]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Kout[7]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Kout[8]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Kout[9]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Kout[10]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Kout[11]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Kout[12]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Kout[13]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Kout[14]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Kout[15]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MRout          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MWout          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OPCODE_out[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OPCODE_out[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OPCODE_out[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OPCODE_out[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OPCODE_out[4]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OPCODE_out[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OPCODE_out[6]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OPCODE_out[7]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OPCODE_out[8]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OPCODE_out[9]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OPCODE_out[10] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OPCODE_out[11] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OPCODE_out[12] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OPCODE_out[13] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OPCODE_out[14] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OPCODE_out[15] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PC_out[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PC_out[1]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PC_out[2]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PC_out[3]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PC_out[4]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PC_out[5]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PC_out[6]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PC_out[7]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PC_out[8]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PC_out[9]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PC_out[10]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_out[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_out[1]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_out[2]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_out[3]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_out[4]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_out[5]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_out[6]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_out[7]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_out[8]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_out[9]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_out[10]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_out[11]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_out[12]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_out[13]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_out[14]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_out[15]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+----------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Fri Jun 10 00:28:44 2022
Info: Command: quartus_sta uc1 -c uc1
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): The Timing Analyzer is analyzing 43 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the "User-Specified and Inferred Latches" table in the Analysis & Synthesis report.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'uc1.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clk_rom clk_rom
    Info (332105): create_clock -period 1.000 -name clk_pc clk_pc
    Info (332105): create_clock -period 1.000 -name clk_ram clk_ram
    Info (332105): create_clock -period 1.000 -name rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0
    Info (332105): create_clock -period 1.000 -name decoder:inst1|ALUC[0] decoder:inst1|ALUC[0]
    Info (332105): create_clock -period 1.000 -name clk_reg clk_reg
    Info (332105): create_clock -period 1.000 -name nRST nRST
    Info (332105): create_clock -period 1.000 -name clk_k clk_k
Info (332097): The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: inst5|Mux18~0  from: datab  to: combout
    Info (332098): From: rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0  to: inst|altsyncram_component|auto_generated|ram_block1a0|portadataout[9]
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -14.010
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -14.010            -199.435 decoder:inst1|ALUC[0] 
    Info (332119):    -9.207           -3732.128 clk_reg 
    Info (332119):    -7.524            -111.802 clk_k 
    Info (332119):    -7.352             -78.967 clk_pc 
    Info (332119):    -6.078             -36.622 clk_ram 
    Info (332119):    -5.559             -64.338 rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 
    Info (332119):    -2.118              -2.118 nRST 
    Info (332119):    -2.018              -3.888 clk_rom 
Info (332146): Worst-case hold slack is -3.374
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.374             -19.895 rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 
    Info (332119):    -1.025              -1.025 clk_ram 
    Info (332119):    -0.821              -3.498 decoder:inst1|ALUC[0] 
    Info (332119):     0.976               0.000 clk_rom 
    Info (332119):     1.031               0.000 clk_pc 
    Info (332119):     1.151               0.000 clk_reg 
    Info (332119):     1.158               0.000 clk_k 
    Info (332119):     1.336               0.000 nRST 
Info (332146): Worst-case recovery slack is 0.020
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.020               0.000 clk_pc 
    Info (332119):     0.034               0.000 clk_reg 
    Info (332119):     0.040               0.000 clk_k 
Info (332146): Worst-case removal slack is -0.110
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.110             -49.897 clk_reg 
    Info (332119):    -0.110              -1.742 clk_k 
    Info (332119):    -0.088              -0.962 clk_pc 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -467.000 clk_reg 
    Info (332119):    -3.000             -21.392 clk_ram 
    Info (332119):    -3.000             -19.000 clk_k 
    Info (332119):    -3.000             -14.000 clk_pc 
    Info (332119):    -3.000              -7.348 clk_rom 
    Info (332119):    -3.000              -3.000 nRST 
    Info (332119):    -0.407             -25.241 rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 
    Info (332119):     0.418               0.000 decoder:inst1|ALUC[0] 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332097): The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: inst5|Mux18~0  from: datab  to: combout
    Info (332098): From: rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0  to: inst|altsyncram_component|auto_generated|ram_block1a0|portadataout[9]
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -12.521
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -12.521            -177.693 decoder:inst1|ALUC[0] 
    Info (332119):    -8.256           -3325.729 clk_reg 
    Info (332119):    -6.695             -99.150 clk_k 
    Info (332119):    -6.504             -69.940 clk_pc 
    Info (332119):    -5.409             -32.229 clk_ram 
    Info (332119):    -5.177             -58.654 rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 
    Info (332119):    -1.963              -1.963 nRST 
    Info (332119):    -1.693              -3.248 clk_rom 
Info (332146): Worst-case hold slack is -3.009
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.009             -17.355 rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 
    Info (332119):    -0.927              -0.927 clk_ram 
    Info (332119):    -0.719              -3.093 decoder:inst1|ALUC[0] 
    Info (332119):     0.848               0.000 clk_rom 
    Info (332119):     0.954               0.000 clk_pc 
    Info (332119):     1.031               0.000 clk_reg 
    Info (332119):     1.040               0.000 clk_k 
    Info (332119):     1.222               0.000 nRST 
Info (332146): Worst-case recovery slack is 0.080
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.080               0.000 clk_pc 
    Info (332119):     0.091               0.000 clk_reg 
    Info (332119):     0.099               0.000 clk_k 
Info (332146): Worst-case removal slack is -0.108
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.108             -48.483 clk_reg 
    Info (332119):    -0.108              -1.708 clk_k 
    Info (332119):    -0.087              -0.957 clk_pc 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -467.000 clk_reg 
    Info (332119):    -3.000             -21.392 clk_ram 
    Info (332119):    -3.000             -19.000 clk_k 
    Info (332119):    -3.000             -14.000 clk_pc 
    Info (332119):    -3.000              -7.348 clk_rom 
    Info (332119):    -3.000              -3.000 nRST 
    Info (332119):    -0.323             -17.251 rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 
    Info (332119):     0.446               0.000 decoder:inst1|ALUC[0] 
Info: Analyzing Fast 1200mV 0C Model
Info (332097): The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: inst5|Mux18~0  from: datab  to: combout
    Info (332098): From: rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0  to: inst|altsyncram_component|auto_generated|ram_block1a0|portadataout[9]
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -7.634
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -7.634            -109.346 decoder:inst1|ALUC[0] 
    Info (332119):    -5.110           -2006.977 clk_reg 
    Info (332119):    -4.096             -59.496 clk_k 
    Info (332119):    -3.934             -42.265 clk_pc 
    Info (332119):    -3.202             -18.074 clk_ram 
    Info (332119):    -3.106             -33.491 rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 
    Info (332119):    -1.249              -1.249 nRST 
    Info (332119):    -1.239              -2.388 clk_rom 
Info (332146): Worst-case hold slack is -2.037
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.037             -13.323 rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 
    Info (332119):    -0.624              -0.624 clk_ram 
    Info (332119):    -0.542              -2.328 decoder:inst1|ALUC[0] 
    Info (332119):     0.336               0.000 clk_pc 
    Info (332119):     0.344               0.000 clk_k 
    Info (332119):     0.605               0.000 clk_rom 
    Info (332119):     0.648               0.000 clk_reg 
    Info (332119):     0.889               0.000 nRST 
Info (332146): Worst-case recovery slack is -0.091
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.091              -1.001 clk_pc 
    Info (332119):    -0.082             -35.786 clk_reg 
    Info (332119):    -0.076              -1.216 clk_k 
Info (332146): Worst-case removal slack is -0.090
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.090             -40.730 clk_reg 
    Info (332119):    -0.090              -1.433 clk_k 
    Info (332119):    -0.073              -0.803 clk_pc 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -493.449 clk_reg 
    Info (332119):    -3.000             -19.911 clk_k 
    Info (332119):    -3.000             -14.605 clk_pc 
    Info (332119):    -3.000             -13.030 clk_ram 
    Info (332119):    -3.000              -5.191 clk_rom 
    Info (332119):    -3.000              -3.000 nRST 
    Info (332119):    -0.095              -2.518 rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 
    Info (332119):     0.338               0.000 decoder:inst1|ALUC[0] 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings
    Info: Peak virtual memory: 4792 megabytes
    Info: Processing ended: Fri Jun 10 00:28:47 2022
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:03


