{"sha": "10078f3e1d0cbebc5e6f7f4821d3ad41421ef1e0", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6MTAwNzhmM2UxZDBjYmViYzVlNmY3ZjQ4MjFkM2FkNDE0MjFlZjFlMA==", "commit": {"author": {"name": "Andrew Pinski", "email": "apinski@marvell.com", "date": "2019-06-04T16:34:31Z"}, "committer": {"name": "Andrew Pinski", "email": "pinskia@gcc.gnu.org", "date": "2019-06-04T16:34:31Z"}, "message": "AARCH64: ILP32: Fix aarch64_asan_shadow_offset\n\naarch64_asan_shadow_offset is using the wrong\noffset for ILP32.  Change it to be a decent one.\n\nChangeLog:\n* config/aarch64/aarch64.c (aarch64_asan_shadow_offset):\nFix ILP32 value.\n\nFrom-SVN: r271920", "tree": {"sha": "702f2f654902565c26bc404d404d1fb9e88fa8ba", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/702f2f654902565c26bc404d404d1fb9e88fa8ba"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/10078f3e1d0cbebc5e6f7f4821d3ad41421ef1e0", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/10078f3e1d0cbebc5e6f7f4821d3ad41421ef1e0", "html_url": "https://github.com/Rust-GCC/gccrs/commit/10078f3e1d0cbebc5e6f7f4821d3ad41421ef1e0", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/10078f3e1d0cbebc5e6f7f4821d3ad41421ef1e0/comments", "author": {"login": "apinski-cavium", "id": 6335315, "node_id": "MDQ6VXNlcjYzMzUzMTU=", "avatar_url": "https://avatars.githubusercontent.com/u/6335315?v=4", "gravatar_id": "", "url": "https://api.github.com/users/apinski-cavium", "html_url": "https://github.com/apinski-cavium", "followers_url": "https://api.github.com/users/apinski-cavium/followers", "following_url": "https://api.github.com/users/apinski-cavium/following{/other_user}", "gists_url": "https://api.github.com/users/apinski-cavium/gists{/gist_id}", "starred_url": "https://api.github.com/users/apinski-cavium/starred{/owner}{/repo}", "subscriptions_url": "https://api.github.com/users/apinski-cavium/subscriptions", "organizations_url": "https://api.github.com/users/apinski-cavium/orgs", "repos_url": "https://api.github.com/users/apinski-cavium/repos", "events_url": "https://api.github.com/users/apinski-cavium/events{/privacy}", "received_events_url": "https://api.github.com/users/apinski-cavium/received_events", "type": "User", "site_admin": false}, "committer": null, "parents": [{"sha": "85949949f2ffe0ab4f07e3ec859a876183418c28", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/85949949f2ffe0ab4f07e3ec859a876183418c28", "html_url": "https://github.com/Rust-GCC/gccrs/commit/85949949f2ffe0ab4f07e3ec859a876183418c28"}], "stats": {"total": 10, "additions": 9, "deletions": 1}, "files": [{"sha": "70d1b7d968c955e6401314ee70bcd070d72127da", "filename": "gcc/ChangeLog", "status": "modified", "additions": 5, "deletions": 0, "changes": 5, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/10078f3e1d0cbebc5e6f7f4821d3ad41421ef1e0/gcc%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/10078f3e1d0cbebc5e6f7f4821d3ad41421ef1e0/gcc%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2FChangeLog?ref=10078f3e1d0cbebc5e6f7f4821d3ad41421ef1e0", "patch": "@@ -1,3 +1,8 @@\n+2019-06-04  Andrew Pinski  <apinski@marvell.com>\n+\n+\t* config/aarch64/aarch64.c (aarch64_asan_shadow_offset):\n+\tFix ILP32 value.\n+\n 2019-06-04  Segher Boessenkool  <segher@kernel.crashing.org>\n \n \t* config/rs6000/constraints.md (define_register_constraint \"wd\"):"}, {"sha": "b3c42e210c5f506983e6a312259815f9906e5532", "filename": "gcc/config/aarch64/aarch64.c", "status": "modified", "additions": 4, "deletions": 1, "changes": 5, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/10078f3e1d0cbebc5e6f7f4821d3ad41421ef1e0/gcc%2Fconfig%2Faarch64%2Faarch64.c", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/10078f3e1d0cbebc5e6f7f4821d3ad41421ef1e0/gcc%2Fconfig%2Faarch64%2Faarch64.c", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Faarch64%2Faarch64.c?ref=10078f3e1d0cbebc5e6f7f4821d3ad41421ef1e0", "patch": "@@ -17574,7 +17574,10 @@ aarch64_expand_subvti (rtx op0, rtx low_dest, rtx low_in1,\n static unsigned HOST_WIDE_INT\n aarch64_asan_shadow_offset (void)\n {\n-  return (HOST_WIDE_INT_1 << 36);\n+  if (TARGET_ILP32)\n+    return (HOST_WIDE_INT_1 << 29);\n+  else\n+    return (HOST_WIDE_INT_1 << 36);\n }\n \n static rtx"}]}