$date
	Sun Oct 23 05:15:09 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#78161
b1101 !
1"
#78162
b1101 &
b1101 %
1$
#78163
0"
#78166
b101000 &
b101000 %
#78170
b10100 &
b10100 %
#78174
b1010 &
b1010 %
#78178
b101 &
b101 %
#78182
b10000 &
b10000 %
#78186
b1000 &
b1000 %
#78190
b100 &
b100 %
#78194
b10 &
b10 %
#78198
b1 &
1#
b1 %
#78202
b0 &
b0 %
0#
0$
#1082440
b11000 !
1"
#1082442
b11000 &
b11000 %
1$
#1082443
0"
#1082446
b1100 &
b1100 %
#1082450
b110 &
b110 %
#1082454
b11 &
b11 %
#1082458
b1010 &
b1010 %
#1082462
b101 &
b101 %
#1082466
b10000 &
b10000 %
#1082470
b1000 &
b1000 %
#1082474
b100 &
b100 %
#1082478
b10 &
b10 %
#1082482
b1 &
b1 %
1#
#1082486
b0 &
0#
b0 %
0$
#2142205
b111 !
1"
#2142206
b111 &
b111 %
1$
#2142207
0"
#2142210
b10110 &
b10110 %
#2142214
b1011 &
b1011 %
#2142218
b100010 &
b100010 %
#2142222
b10001 &
b10001 %
#2142226
b110100 &
b110100 %
#2142230
b11010 &
b11010 %
#2142234
b1101 &
b1101 %
#2142238
b101000 &
b101000 %
#2142242
b10100 &
b10100 %
#2142246
b1010 &
b1010 %
#2142250
b101 &
b101 %
#2142254
b10000 &
b10000 %
#2142258
b1000 &
b1000 %
#2142262
b100 &
b100 %
#2142266
b10 &
b10 %
#2142270
b1 &
1#
b1 %
#2142274
b0 &
b0 %
0#
0$
#4500012
