Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Tue Apr  2 02:41:42 2019
| Host         : DESKTOP-K0CKIO3 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Voice_Scope_TOP_timing_summary_routed.rpt -pb Voice_Scope_TOP_timing_summary_routed.pb -rpx Voice_Scope_TOP_timing_summary_routed.rpx -warn_on_violation
| Design       : Voice_Scope_TOP
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 30 register/latch pins with no clock driven by root clock pin: advanced_sw (HIGH)

 There are 2504 register/latch pins with no clock driven by root clock pin: c0/SLOW_CLK_reg/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: clr1/colour_reg[0]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: clr1/colour_reg[1]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: clr1/colour_reg[2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: clr1/slowclk/slowclock_reg/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: d3/VGA_CONTROL/h_cntr_reg_reg[0]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: d3/VGA_CONTROL/h_cntr_reg_reg[10]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: d3/VGA_CONTROL/h_cntr_reg_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d3/VGA_CONTROL/h_cntr_reg_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d3/VGA_CONTROL/h_cntr_reg_reg[1]_rep/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: d3/VGA_CONTROL/h_cntr_reg_reg[1]_rep__0/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d3/VGA_CONTROL/h_cntr_reg_reg[1]_rep__1/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d3/VGA_CONTROL/h_cntr_reg_reg[1]_rep__2/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d3/VGA_CONTROL/h_cntr_reg_reg[1]_rep__3/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: d3/VGA_CONTROL/h_cntr_reg_reg[1]_rep__4/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: d3/VGA_CONTROL/h_cntr_reg_reg[2]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: d3/VGA_CONTROL/h_cntr_reg_reg[3]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: d3/VGA_CONTROL/h_cntr_reg_reg[4]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: d3/VGA_CONTROL/h_cntr_reg_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d3/VGA_CONTROL/h_cntr_reg_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d3/VGA_CONTROL/h_cntr_reg_reg[6]_rep/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d3/VGA_CONTROL/h_cntr_reg_reg[6]_rep__0/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: d3/VGA_CONTROL/h_cntr_reg_reg[6]_rep__1/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d3/VGA_CONTROL/h_cntr_reg_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d3/VGA_CONTROL/h_cntr_reg_reg[7]_rep/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: d3/VGA_CONTROL/h_cntr_reg_reg[7]_rep__0/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: d3/VGA_CONTROL/h_cntr_reg_reg[8]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: d3/VGA_CONTROL/h_cntr_reg_reg[9]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: d3/VGA_CONTROL/v_cntr_reg_reg[0]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: d3/VGA_CONTROL/v_cntr_reg_reg[10]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: d3/VGA_CONTROL/v_cntr_reg_reg[11]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: d3/VGA_CONTROL/v_cntr_reg_reg[1]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: d3/VGA_CONTROL/v_cntr_reg_reg[2]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: d3/VGA_CONTROL/v_cntr_reg_reg[3]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: d3/VGA_CONTROL/v_cntr_reg_reg[4]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: d3/VGA_CONTROL/v_cntr_reg_reg[5]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: d3/VGA_CONTROL/v_cntr_reg_reg[6]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: d3/VGA_CONTROL/v_cntr_reg_reg[7]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: d3/VGA_CONTROL/v_cntr_reg_reg[8]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: d3/VGA_CONTROL/v_cntr_reg_reg[9]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: grd1/grid_reg[0]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: grd1/grid_reg[1]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: grd1/grid_reg[2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: grd1/slowclk/slowclock_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: vc1/sclk_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: vi1/intensity_reg[0]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: vi1/intensity_reg[10]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: vi1/intensity_reg[11]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: vi1/intensity_reg[1]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: vi1/intensity_reg[2]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: vi1/intensity_reg[3]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: vi1/intensity_reg[4]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: vi1/intensity_reg[5]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: vi1/intensity_reg[6]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: vi1/intensity_reg[7]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: vi1/intensity_reg[8]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: vi1/intensity_reg[9]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 19028 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 38 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.862        0.000                      0                  255        0.104        0.000                      0                  255        3.000        0.000                       0                   140  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
sys_clk_pin           {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 4.630}        9.259           108.000         
  clkfbout_clk_wiz_0  {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                 5.217        0.000                      0                   97        0.104        0.000                      0                   97        3.000        0.000                       0                    76  
  clk_out1_clk_wiz_0        0.862        0.000                      0                  158        0.295        0.000                      0                  158        4.130        0.000                       0                    61  
  clkfbout_clk_wiz_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.217ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.104ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.217ns  (required time - arrival time)
  Source:                 vc1/count2_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vc1/sclk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.804ns  (logic 1.200ns (24.979%)  route 3.604ns (75.021%))
  Logic Levels:           6  (LUT2=1 LUT6=5)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.625     5.146    vc1/CLK_IBUF_BUFG
    SLICE_X61Y54         FDRE                                         r  vc1/count2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y54         FDRE (Prop_fdre_C_Q)         0.456     5.602 f  vc1/count2_reg[7]/Q
                         net (fo=10, routed)          0.866     6.468    vc1/count2_reg[7]
    SLICE_X60Y53         LUT2 (Prop_lut2_I1_O)        0.124     6.592 r  vc1/sclk_i_24/O
                         net (fo=1, routed)           0.808     7.400    vc1/sclk_i_24_n_0
    SLICE_X60Y54         LUT6 (Prop_lut6_I0_O)        0.124     7.524 r  vc1/sclk_i_23/O
                         net (fo=1, routed)           0.303     7.827    vc1/sclk_i_23_n_0
    SLICE_X60Y55         LUT6 (Prop_lut6_I5_O)        0.124     7.951 r  vc1/sclk_i_17/O
                         net (fo=1, routed)           0.452     8.403    vc1/sclk_i_17_n_0
    SLICE_X60Y55         LUT6 (Prop_lut6_I1_O)        0.124     8.527 r  vc1/sclk_i_13/O
                         net (fo=1, routed)           0.505     9.032    vc1/sclk_i_13_n_0
    SLICE_X60Y53         LUT6 (Prop_lut6_I5_O)        0.124     9.156 r  vc1/sclk_i_5/O
                         net (fo=1, routed)           0.670     9.826    vc1/sclk_i_5_n_0
    SLICE_X60Y53         LUT6 (Prop_lut6_I4_O)        0.124     9.950 r  vc1/sclk_i_1/O
                         net (fo=1, routed)           0.000     9.950    vc1/sclk_i_1_n_0
    SLICE_X60Y53         FDRE                                         r  vc1/sclk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.508    14.849    vc1/CLK_IBUF_BUFG
    SLICE_X60Y53         FDRE                                         r  vc1/sclk_reg/C
                         clock pessimism              0.272    15.121    
                         clock uncertainty           -0.035    15.086    
    SLICE_X60Y53         FDRE (Setup_fdre_C_D)        0.081    15.167    vc1/sclk_reg
  -------------------------------------------------------------------
                         required time                         15.167    
                         arrival time                          -9.950    
  -------------------------------------------------------------------
                         slack                                  5.217    

Slack (MET) :             6.335ns  (required time - arrival time)
  Source:                 c0/SLOW_CLK_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vc1/count2_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.142ns  (logic 0.552ns (17.567%)  route 2.590ns (82.433%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.566     5.087    c0/CLK_IBUF_BUFG
    SLICE_X33Y49         FDRE                                         r  c0/SLOW_CLK_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y49         FDRE (Prop_fdre_C_Q)         0.456     5.543 r  c0/SLOW_CLK_reg/Q
                         net (fo=2, routed)           0.771     6.314    J_MIC3_Pin1_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.410 r  J_MIC3_Pin1_OBUF_BUFG_inst/O
                         net (fo=2517, routed)        1.819     8.230    vc1/J_MIC3_Pin1_OBUF_BUFG
    SLICE_X61Y53         FDRE                                         r  vc1/count2_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.508    14.849    vc1/CLK_IBUF_BUFG
    SLICE_X61Y53         FDRE                                         r  vc1/count2_reg[0]/C
                         clock pessimism              0.180    15.029    
                         clock uncertainty           -0.035    14.993    
    SLICE_X61Y53         FDRE (Setup_fdre_C_R)       -0.429    14.564    vc1/count2_reg[0]
  -------------------------------------------------------------------
                         required time                         14.564    
                         arrival time                          -8.230    
  -------------------------------------------------------------------
                         slack                                  6.335    

Slack (MET) :             6.335ns  (required time - arrival time)
  Source:                 c0/SLOW_CLK_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vc1/count2_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.142ns  (logic 0.552ns (17.567%)  route 2.590ns (82.433%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.566     5.087    c0/CLK_IBUF_BUFG
    SLICE_X33Y49         FDRE                                         r  c0/SLOW_CLK_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y49         FDRE (Prop_fdre_C_Q)         0.456     5.543 r  c0/SLOW_CLK_reg/Q
                         net (fo=2, routed)           0.771     6.314    J_MIC3_Pin1_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.410 r  J_MIC3_Pin1_OBUF_BUFG_inst/O
                         net (fo=2517, routed)        1.819     8.230    vc1/J_MIC3_Pin1_OBUF_BUFG
    SLICE_X61Y55         FDRE                                         r  vc1/count2_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.508    14.849    vc1/CLK_IBUF_BUFG
    SLICE_X61Y55         FDRE                                         r  vc1/count2_reg[10]/C
                         clock pessimism              0.180    15.029    
                         clock uncertainty           -0.035    14.993    
    SLICE_X61Y55         FDRE (Setup_fdre_C_R)       -0.429    14.564    vc1/count2_reg[10]
  -------------------------------------------------------------------
                         required time                         14.564    
                         arrival time                          -8.230    
  -------------------------------------------------------------------
                         slack                                  6.335    

Slack (MET) :             6.335ns  (required time - arrival time)
  Source:                 c0/SLOW_CLK_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vc1/count2_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.142ns  (logic 0.552ns (17.567%)  route 2.590ns (82.433%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.566     5.087    c0/CLK_IBUF_BUFG
    SLICE_X33Y49         FDRE                                         r  c0/SLOW_CLK_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y49         FDRE (Prop_fdre_C_Q)         0.456     5.543 r  c0/SLOW_CLK_reg/Q
                         net (fo=2, routed)           0.771     6.314    J_MIC3_Pin1_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.410 r  J_MIC3_Pin1_OBUF_BUFG_inst/O
                         net (fo=2517, routed)        1.819     8.230    vc1/J_MIC3_Pin1_OBUF_BUFG
    SLICE_X61Y55         FDRE                                         r  vc1/count2_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.508    14.849    vc1/CLK_IBUF_BUFG
    SLICE_X61Y55         FDRE                                         r  vc1/count2_reg[11]/C
                         clock pessimism              0.180    15.029    
                         clock uncertainty           -0.035    14.993    
    SLICE_X61Y55         FDRE (Setup_fdre_C_R)       -0.429    14.564    vc1/count2_reg[11]
  -------------------------------------------------------------------
                         required time                         14.564    
                         arrival time                          -8.230    
  -------------------------------------------------------------------
                         slack                                  6.335    

Slack (MET) :             6.335ns  (required time - arrival time)
  Source:                 c0/SLOW_CLK_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vc1/count2_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.142ns  (logic 0.552ns (17.567%)  route 2.590ns (82.433%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.566     5.087    c0/CLK_IBUF_BUFG
    SLICE_X33Y49         FDRE                                         r  c0/SLOW_CLK_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y49         FDRE (Prop_fdre_C_Q)         0.456     5.543 r  c0/SLOW_CLK_reg/Q
                         net (fo=2, routed)           0.771     6.314    J_MIC3_Pin1_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.410 r  J_MIC3_Pin1_OBUF_BUFG_inst/O
                         net (fo=2517, routed)        1.819     8.230    vc1/J_MIC3_Pin1_OBUF_BUFG
    SLICE_X61Y53         FDRE                                         r  vc1/count2_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.508    14.849    vc1/CLK_IBUF_BUFG
    SLICE_X61Y53         FDRE                                         r  vc1/count2_reg[1]/C
                         clock pessimism              0.180    15.029    
                         clock uncertainty           -0.035    14.993    
    SLICE_X61Y53         FDRE (Setup_fdre_C_R)       -0.429    14.564    vc1/count2_reg[1]
  -------------------------------------------------------------------
                         required time                         14.564    
                         arrival time                          -8.230    
  -------------------------------------------------------------------
                         slack                                  6.335    

Slack (MET) :             6.335ns  (required time - arrival time)
  Source:                 c0/SLOW_CLK_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vc1/count2_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.142ns  (logic 0.552ns (17.567%)  route 2.590ns (82.433%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.566     5.087    c0/CLK_IBUF_BUFG
    SLICE_X33Y49         FDRE                                         r  c0/SLOW_CLK_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y49         FDRE (Prop_fdre_C_Q)         0.456     5.543 r  c0/SLOW_CLK_reg/Q
                         net (fo=2, routed)           0.771     6.314    J_MIC3_Pin1_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.410 r  J_MIC3_Pin1_OBUF_BUFG_inst/O
                         net (fo=2517, routed)        1.819     8.230    vc1/J_MIC3_Pin1_OBUF_BUFG
    SLICE_X61Y53         FDRE                                         r  vc1/count2_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.508    14.849    vc1/CLK_IBUF_BUFG
    SLICE_X61Y53         FDRE                                         r  vc1/count2_reg[2]/C
                         clock pessimism              0.180    15.029    
                         clock uncertainty           -0.035    14.993    
    SLICE_X61Y53         FDRE (Setup_fdre_C_R)       -0.429    14.564    vc1/count2_reg[2]
  -------------------------------------------------------------------
                         required time                         14.564    
                         arrival time                          -8.230    
  -------------------------------------------------------------------
                         slack                                  6.335    

Slack (MET) :             6.335ns  (required time - arrival time)
  Source:                 c0/SLOW_CLK_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vc1/count2_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.142ns  (logic 0.552ns (17.567%)  route 2.590ns (82.433%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.566     5.087    c0/CLK_IBUF_BUFG
    SLICE_X33Y49         FDRE                                         r  c0/SLOW_CLK_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y49         FDRE (Prop_fdre_C_Q)         0.456     5.543 r  c0/SLOW_CLK_reg/Q
                         net (fo=2, routed)           0.771     6.314    J_MIC3_Pin1_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.410 r  J_MIC3_Pin1_OBUF_BUFG_inst/O
                         net (fo=2517, routed)        1.819     8.230    vc1/J_MIC3_Pin1_OBUF_BUFG
    SLICE_X61Y53         FDRE                                         r  vc1/count2_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.508    14.849    vc1/CLK_IBUF_BUFG
    SLICE_X61Y53         FDRE                                         r  vc1/count2_reg[3]/C
                         clock pessimism              0.180    15.029    
                         clock uncertainty           -0.035    14.993    
    SLICE_X61Y53         FDRE (Setup_fdre_C_R)       -0.429    14.564    vc1/count2_reg[3]
  -------------------------------------------------------------------
                         required time                         14.564    
                         arrival time                          -8.230    
  -------------------------------------------------------------------
                         slack                                  6.335    

Slack (MET) :             6.335ns  (required time - arrival time)
  Source:                 c0/SLOW_CLK_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vc1/count2_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.142ns  (logic 0.552ns (17.567%)  route 2.590ns (82.433%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.566     5.087    c0/CLK_IBUF_BUFG
    SLICE_X33Y49         FDRE                                         r  c0/SLOW_CLK_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y49         FDRE (Prop_fdre_C_Q)         0.456     5.543 r  c0/SLOW_CLK_reg/Q
                         net (fo=2, routed)           0.771     6.314    J_MIC3_Pin1_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.410 r  J_MIC3_Pin1_OBUF_BUFG_inst/O
                         net (fo=2517, routed)        1.819     8.230    vc1/J_MIC3_Pin1_OBUF_BUFG
    SLICE_X61Y54         FDRE                                         r  vc1/count2_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.508    14.849    vc1/CLK_IBUF_BUFG
    SLICE_X61Y54         FDRE                                         r  vc1/count2_reg[4]/C
                         clock pessimism              0.180    15.029    
                         clock uncertainty           -0.035    14.993    
    SLICE_X61Y54         FDRE (Setup_fdre_C_R)       -0.429    14.564    vc1/count2_reg[4]
  -------------------------------------------------------------------
                         required time                         14.564    
                         arrival time                          -8.230    
  -------------------------------------------------------------------
                         slack                                  6.335    

Slack (MET) :             6.335ns  (required time - arrival time)
  Source:                 c0/SLOW_CLK_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vc1/count2_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.142ns  (logic 0.552ns (17.567%)  route 2.590ns (82.433%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.566     5.087    c0/CLK_IBUF_BUFG
    SLICE_X33Y49         FDRE                                         r  c0/SLOW_CLK_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y49         FDRE (Prop_fdre_C_Q)         0.456     5.543 r  c0/SLOW_CLK_reg/Q
                         net (fo=2, routed)           0.771     6.314    J_MIC3_Pin1_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.410 r  J_MIC3_Pin1_OBUF_BUFG_inst/O
                         net (fo=2517, routed)        1.819     8.230    vc1/J_MIC3_Pin1_OBUF_BUFG
    SLICE_X61Y54         FDRE                                         r  vc1/count2_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.508    14.849    vc1/CLK_IBUF_BUFG
    SLICE_X61Y54         FDRE                                         r  vc1/count2_reg[5]/C
                         clock pessimism              0.180    15.029    
                         clock uncertainty           -0.035    14.993    
    SLICE_X61Y54         FDRE (Setup_fdre_C_R)       -0.429    14.564    vc1/count2_reg[5]
  -------------------------------------------------------------------
                         required time                         14.564    
                         arrival time                          -8.230    
  -------------------------------------------------------------------
                         slack                                  6.335    

Slack (MET) :             6.335ns  (required time - arrival time)
  Source:                 c0/SLOW_CLK_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vc1/count2_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.142ns  (logic 0.552ns (17.567%)  route 2.590ns (82.433%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.566     5.087    c0/CLK_IBUF_BUFG
    SLICE_X33Y49         FDRE                                         r  c0/SLOW_CLK_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y49         FDRE (Prop_fdre_C_Q)         0.456     5.543 r  c0/SLOW_CLK_reg/Q
                         net (fo=2, routed)           0.771     6.314    J_MIC3_Pin1_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.410 r  J_MIC3_Pin1_OBUF_BUFG_inst/O
                         net (fo=2517, routed)        1.819     8.230    vc1/J_MIC3_Pin1_OBUF_BUFG
    SLICE_X61Y54         FDRE                                         r  vc1/count2_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.508    14.849    vc1/CLK_IBUF_BUFG
    SLICE_X61Y54         FDRE                                         r  vc1/count2_reg[6]/C
                         clock pessimism              0.180    15.029    
                         clock uncertainty           -0.035    14.993    
    SLICE_X61Y54         FDRE (Setup_fdre_C_R)       -0.429    14.564    vc1/count2_reg[6]
  -------------------------------------------------------------------
                         required time                         14.564    
                         arrival time                          -8.230    
  -------------------------------------------------------------------
                         slack                                  6.335    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 c0/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c0/counter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.355ns (74.580%)  route 0.121ns (25.420%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.564     1.447    c0/CLK_IBUF_BUFG
    SLICE_X31Y49         FDRE                                         r  c0/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  c0/counter_reg[8]/Q
                         net (fo=3, routed)           0.120     1.708    c0/counter[8]
    SLICE_X31Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.868 r  c0/counter_reg[8]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     1.869    c0/counter_reg[8]_i_1__1_n_0
    SLICE_X31Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.923 r  c0/counter_reg[11]_i_2/O[0]
                         net (fo=1, routed)           0.000     1.923    c0/data0[9]
    SLICE_X31Y50         FDRE                                         r  c0/counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.830     1.958    c0/CLK_IBUF_BUFG
    SLICE_X31Y50         FDRE                                         r  c0/counter_reg[9]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X31Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    c0/counter_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.923    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 c0/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c0/counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.366ns (75.154%)  route 0.121ns (24.846%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.564     1.447    c0/CLK_IBUF_BUFG
    SLICE_X31Y49         FDRE                                         r  c0/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  c0/counter_reg[8]/Q
                         net (fo=3, routed)           0.120     1.708    c0/counter[8]
    SLICE_X31Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.868 r  c0/counter_reg[8]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     1.869    c0/counter_reg[8]_i_1__1_n_0
    SLICE_X31Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.934 r  c0/counter_reg[11]_i_2/O[2]
                         net (fo=1, routed)           0.000     1.934    c0/data0[11]
    SLICE_X31Y50         FDRE                                         r  c0/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.830     1.958    c0/CLK_IBUF_BUFG
    SLICE_X31Y50         FDRE                                         r  c0/counter_reg[11]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X31Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    c0/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.934    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 c0/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c0/counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.391ns (76.367%)  route 0.121ns (23.633%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.564     1.447    c0/CLK_IBUF_BUFG
    SLICE_X31Y49         FDRE                                         r  c0/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  c0/counter_reg[8]/Q
                         net (fo=3, routed)           0.120     1.708    c0/counter[8]
    SLICE_X31Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.868 r  c0/counter_reg[8]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     1.869    c0/counter_reg[8]_i_1__1_n_0
    SLICE_X31Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.959 r  c0/counter_reg[11]_i_2/O[1]
                         net (fo=1, routed)           0.000     1.959    c0/data0[10]
    SLICE_X31Y50         FDRE                                         r  c0/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.830     1.958    c0/CLK_IBUF_BUFG
    SLICE_X31Y50         FDRE                                         r  c0/counter_reg[10]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X31Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    c0/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.959    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 c0/counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c0/SLOW_CLK_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.553ns  (logic 0.231ns (41.777%)  route 0.322ns (58.223%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.562     1.445    c0/CLK_IBUF_BUFG
    SLICE_X31Y50         FDRE                                         r  c0/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y50         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  c0/counter_reg[10]/Q
                         net (fo=2, routed)           0.115     1.701    c0/counter[10]
    SLICE_X32Y49         LUT6 (Prop_lut6_I1_O)        0.045     1.746 r  c0/counter[11]_i_4/O
                         net (fo=2, routed)           0.207     1.953    c0/counter[11]_i_4_n_0
    SLICE_X33Y49         LUT3 (Prop_lut3_I0_O)        0.045     1.998 r  c0/SLOW_CLK_i_1/O
                         net (fo=1, routed)           0.000     1.998    c0/SLOW_CLK_i_1_n_0
    SLICE_X33Y49         FDRE                                         r  c0/SLOW_CLK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.833     1.960    c0/CLK_IBUF_BUFG
    SLICE_X33Y49         FDRE                                         r  c0/SLOW_CLK_reg/C
                         clock pessimism             -0.244     1.716    
    SLICE_X33Y49         FDRE (Hold_fdre_C_D)         0.091     1.807    c0/SLOW_CLK_reg
  -------------------------------------------------------------------
                         required time                         -1.807    
                         arrival time                           1.998    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 grd1/slowclk/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            grd1/slowclk/counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.564     1.447    grd1/slowclk/CLK_IBUF_BUFG
    SLICE_X29Y2          FDRE                                         r  grd1/slowclk/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y2          FDRE (Prop_fdre_C_Q)         0.141     1.588 r  grd1/slowclk/counter_reg[11]/Q
                         net (fo=2, routed)           0.117     1.705    grd1/slowclk/counter_reg[11]
    SLICE_X29Y2          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.813 r  grd1/slowclk/counter_reg[8]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.813    grd1/slowclk/counter_reg[8]_i_1__0_n_4
    SLICE_X29Y2          FDRE                                         r  grd1/slowclk/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.834     1.961    grd1/slowclk/CLK_IBUF_BUFG
    SLICE_X29Y2          FDRE                                         r  grd1/slowclk/counter_reg[11]/C
                         clock pessimism             -0.514     1.447    
    SLICE_X29Y2          FDRE (Hold_fdre_C_D)         0.105     1.552    grd1/slowclk/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 grd1/slowclk/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            grd1/slowclk/counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.563     1.446    grd1/slowclk/CLK_IBUF_BUFG
    SLICE_X29Y3          FDRE                                         r  grd1/slowclk/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y3          FDRE (Prop_fdre_C_Q)         0.141     1.587 r  grd1/slowclk/counter_reg[15]/Q
                         net (fo=2, routed)           0.117     1.704    grd1/slowclk/counter_reg[15]
    SLICE_X29Y3          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.812 r  grd1/slowclk/counter_reg[12]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.812    grd1/slowclk/counter_reg[12]_i_1__0_n_4
    SLICE_X29Y3          FDRE                                         r  grd1/slowclk/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.833     1.960    grd1/slowclk/CLK_IBUF_BUFG
    SLICE_X29Y3          FDRE                                         r  grd1/slowclk/counter_reg[15]/C
                         clock pessimism             -0.514     1.446    
    SLICE_X29Y3          FDRE (Hold_fdre_C_D)         0.105     1.551    grd1/slowclk/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 clr1/slowclk/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clr1/slowclk/counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.564     1.447    clr1/slowclk/CLK_IBUF_BUFG
    SLICE_X33Y2          FDRE                                         r  clr1/slowclk/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y2          FDRE (Prop_fdre_C_Q)         0.141     1.588 r  clr1/slowclk/counter_reg[11]/Q
                         net (fo=2, routed)           0.117     1.705    clr1/slowclk/counter_reg[11]
    SLICE_X33Y2          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.813 r  clr1/slowclk/counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.813    clr1/slowclk/counter_reg[8]_i_1_n_4
    SLICE_X33Y2          FDRE                                         r  clr1/slowclk/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.833     1.960    clr1/slowclk/CLK_IBUF_BUFG
    SLICE_X33Y2          FDRE                                         r  clr1/slowclk/counter_reg[11]/C
                         clock pessimism             -0.513     1.447    
    SLICE_X33Y2          FDRE (Hold_fdre_C_D)         0.105     1.552    clr1/slowclk/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 clr1/slowclk/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clr1/slowclk/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.251ns (68.528%)  route 0.115ns (31.472%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.564     1.447    clr1/slowclk/CLK_IBUF_BUFG
    SLICE_X33Y0          FDRE                                         r  clr1/slowclk/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y0          FDRE (Prop_fdre_C_Q)         0.141     1.588 r  clr1/slowclk/counter_reg[1]/Q
                         net (fo=2, routed)           0.115     1.703    clr1/slowclk/counter_reg[1]
    SLICE_X33Y0          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     1.813 r  clr1/slowclk/counter_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.813    clr1/slowclk/counter_reg[0]_i_1_n_6
    SLICE_X33Y0          FDRE                                         r  clr1/slowclk/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.833     1.960    clr1/slowclk/CLK_IBUF_BUFG
    SLICE_X33Y0          FDRE                                         r  clr1/slowclk/counter_reg[1]/C
                         clock pessimism             -0.513     1.447    
    SLICE_X33Y0          FDRE (Hold_fdre_C_D)         0.105     1.552    clr1/slowclk/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 grd1/slowclk/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            grd1/slowclk/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.564     1.447    grd1/slowclk/CLK_IBUF_BUFG
    SLICE_X29Y0          FDRE                                         r  grd1/slowclk/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y0          FDRE (Prop_fdre_C_Q)         0.141     1.588 r  grd1/slowclk/counter_reg[3]/Q
                         net (fo=2, routed)           0.119     1.707    grd1/slowclk/counter_reg[3]
    SLICE_X29Y0          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.815 r  grd1/slowclk/counter_reg[0]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.815    grd1/slowclk/counter_reg[0]_i_1__0_n_4
    SLICE_X29Y0          FDRE                                         r  grd1/slowclk/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.834     1.961    grd1/slowclk/CLK_IBUF_BUFG
    SLICE_X29Y0          FDRE                                         r  grd1/slowclk/counter_reg[3]/C
                         clock pessimism             -0.514     1.447    
    SLICE_X29Y0          FDRE (Hold_fdre_C_D)         0.105     1.552    grd1/slowclk/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 clr1/slowclk/counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clr1/slowclk/counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.563     1.446    clr1/slowclk/CLK_IBUF_BUFG
    SLICE_X33Y4          FDRE                                         r  clr1/slowclk/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y4          FDRE (Prop_fdre_C_Q)         0.141     1.587 r  clr1/slowclk/counter_reg[19]/Q
                         net (fo=2, routed)           0.119     1.706    clr1/slowclk/counter_reg[19]
    SLICE_X33Y4          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.814 r  clr1/slowclk/counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.814    clr1/slowclk/counter_reg[16]_i_1_n_4
    SLICE_X33Y4          FDRE                                         r  clr1/slowclk/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.832     1.959    clr1/slowclk/CLK_IBUF_BUFG
    SLICE_X33Y4          FDRE                                         r  clr1/slowclk/counter_reg[19]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X33Y4          FDRE (Hold_fdre_C_D)         0.105     1.551    clr1/slowclk/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.263    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    CLK_IBUF_BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  d3/VGA_CLK_108M/mmcm_adv_inst/CLKIN1
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X33Y49     c0/SLOW_CLK_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X33Y49     c0/counter_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X31Y50     c0/counter_reg[10]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X31Y50     c0/counter_reg[11]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X31Y48     c0/counter_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X31Y48     c0/counter_reg[2]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X31Y48     c0/counter_reg[3]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X31Y48     c0/counter_reg[4]/C
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  d3/VGA_CLK_108M/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  d3/VGA_CLK_108M/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  d3/VGA_CLK_108M/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X33Y49     c0/SLOW_CLK_reg/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X33Y49     c0/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X31Y48     c0/counter_reg[1]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X31Y48     c0/counter_reg[2]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X31Y48     c0/counter_reg[3]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X31Y48     c0/counter_reg[4]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X31Y49     c0/counter_reg[5]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X31Y49     c0/counter_reg[6]/C
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  d3/VGA_CLK_108M/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  d3/VGA_CLK_108M/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X31Y50     c0/counter_reg[10]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X31Y50     c0/counter_reg[11]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X31Y50     c0/counter_reg[9]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X29Y0      grd1/slowclk/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X29Y2      grd1/slowclk/counter_reg[10]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X29Y2      grd1/slowclk/counter_reg[11]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X29Y0      grd1/slowclk/counter_reg[1]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X29Y0      grd1/slowclk/counter_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.862ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.295ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.130ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.862ns  (required time - arrival time)
  Source:                 d3/VGA_CONTROL/h_cntr_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d3/t3/FontRom/fontRow_reg/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.592ns  (logic 3.007ns (39.608%)  route 4.585ns (60.392%))
  Logic Levels:           10  (CARRY4=5 LUT1=1 LUT3=1 LUT4=1 LUT5=2)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.835ns = ( 14.094 - 9.259 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.575     5.096    d3/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  d3/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    d3/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  d3/VGA_CLK_108M/clkout1_buf/O
                         net (fo=59, routed)          1.566     5.087    d3/VGA_CONTROL/clk_out1
    SLICE_X44Y7          FDRE                                         r  d3/VGA_CONTROL/h_cntr_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y7          FDRE (Prop_fdre_C_Q)         0.456     5.543 f  d3/VGA_CONTROL/h_cntr_reg_reg[2]/Q
                         net (fo=850, routed)         0.971     6.515    d3/VGA_CONTROL/out[2]
    SLICE_X43Y0          LUT1 (Prop_lut1_I0_O)        0.124     6.639 r  d3/VGA_CONTROL/charPosition3_carry_i_1/O
                         net (fo=1, routed)           0.000     6.639    d3/t1/h_cntr_reg_reg[2][1]
    SLICE_X43Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.189 r  d3/t1/charPosition3_carry/CO[3]
                         net (fo=1, routed)           0.000     7.189    d3/t1/charPosition3_carry_n_0
    SLICE_X43Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.303 r  d3/t1/charPosition3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.303    d3/t1/charPosition3_carry__0_n_0
    SLICE_X43Y2          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.531 f  d3/t1/charPosition3_carry__1/CO[2]
                         net (fo=3, routed)           0.574     8.104    d3/t1/FontRom/CO[0]
    SLICE_X47Y0          LUT5 (Prop_lut5_I4_O)        0.313     8.417 r  d3/t1/FontRom/g0_b1_i_6/O
                         net (fo=4, routed)           0.424     8.841    d3/t1/FontRom/g0_b1_i_6_n_0
    SLICE_X47Y0          LUT3 (Prop_lut3_I1_O)        0.124     8.965 f  d3/t1/FontRom/g0_b1_i_3/O
                         net (fo=21, routed)          1.215    10.180    d3/t1/FontRom/g0_b1_i_3_n_0
    SLICE_X51Y3          LUT5 (Prop_lut5_I2_O)        0.152    10.332 r  d3/t1/FontRom/g0_b3__1/O
                         net (fo=3, routed)           0.672    11.004    d3/t1/FontRom/fontRow_reg_4[2]
    SLICE_X48Y3          LUT4 (Prop_lut4_I2_O)        0.326    11.330 r  d3/t1/FontRom/fontAddress_carry__0_i_4__1/O
                         net (fo=1, routed)           0.000    11.330    d3/t3/v_cntr_reg_reg[7][2]
    SLICE_X48Y3          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.728 r  d3/t3/fontAddress_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.728    d3/t3/fontAddress_carry__0_n_0
    SLICE_X48Y4          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.950 r  d3/t3/fontAddress_carry__1/O[0]
                         net (fo=1, routed)           0.729    12.679    d3/t3/FontRom/ADDRARDADDR[9]
    RAMB18_X1Y1          RAMB18E1                                     r  d3/t3/FontRom/fontRow_reg/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.457    14.058    d3/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  d3/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    d3/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  d3/VGA_CLK_108M/clkout1_buf/O
                         net (fo=59, routed)          1.494    14.094    d3/t3/FontRom/clk_out1
    RAMB18_X1Y1          RAMB18E1                                     r  d3/t3/FontRom/fontRow_reg/CLKARDCLK
                         clock pessimism              0.260    14.354    
                         clock uncertainty           -0.072    14.282    
    RAMB18_X1Y1          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.741    13.541    d3/t3/FontRom/fontRow_reg
  -------------------------------------------------------------------
                         required time                         13.541    
                         arrival time                         -12.679    
  -------------------------------------------------------------------
                         slack                                  0.862    

Slack (MET) :             0.891ns  (required time - arrival time)
  Source:                 d3/VGA_CONTROL/h_cntr_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d3/t3/FontRom/fontRow_reg/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.558ns  (logic 3.119ns (41.267%)  route 4.439ns (58.733%))
  Logic Levels:           10  (CARRY4=5 LUT1=1 LUT3=1 LUT4=1 LUT5=2)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.835ns = ( 14.094 - 9.259 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.575     5.096    d3/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  d3/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    d3/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  d3/VGA_CLK_108M/clkout1_buf/O
                         net (fo=59, routed)          1.566     5.087    d3/VGA_CONTROL/clk_out1
    SLICE_X44Y7          FDRE                                         r  d3/VGA_CONTROL/h_cntr_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y7          FDRE (Prop_fdre_C_Q)         0.456     5.543 f  d3/VGA_CONTROL/h_cntr_reg_reg[2]/Q
                         net (fo=850, routed)         0.971     6.515    d3/VGA_CONTROL/out[2]
    SLICE_X43Y0          LUT1 (Prop_lut1_I0_O)        0.124     6.639 r  d3/VGA_CONTROL/charPosition3_carry_i_1/O
                         net (fo=1, routed)           0.000     6.639    d3/t1/h_cntr_reg_reg[2][1]
    SLICE_X43Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.189 r  d3/t1/charPosition3_carry/CO[3]
                         net (fo=1, routed)           0.000     7.189    d3/t1/charPosition3_carry_n_0
    SLICE_X43Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.303 r  d3/t1/charPosition3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.303    d3/t1/charPosition3_carry__0_n_0
    SLICE_X43Y2          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.531 f  d3/t1/charPosition3_carry__1/CO[2]
                         net (fo=3, routed)           0.574     8.104    d3/t1/FontRom/CO[0]
    SLICE_X47Y0          LUT5 (Prop_lut5_I4_O)        0.313     8.417 r  d3/t1/FontRom/g0_b1_i_6/O
                         net (fo=4, routed)           0.424     8.841    d3/t1/FontRom/g0_b1_i_6_n_0
    SLICE_X47Y0          LUT3 (Prop_lut3_I1_O)        0.124     8.965 f  d3/t1/FontRom/g0_b1_i_3/O
                         net (fo=21, routed)          1.215    10.180    d3/t1/FontRom/g0_b1_i_3_n_0
    SLICE_X51Y3          LUT5 (Prop_lut5_I2_O)        0.152    10.332 r  d3/t1/FontRom/g0_b3__1/O
                         net (fo=3, routed)           0.672    11.004    d3/t1/FontRom/fontRow_reg_4[2]
    SLICE_X48Y3          LUT4 (Prop_lut4_I2_O)        0.326    11.330 r  d3/t1/FontRom/fontAddress_carry__0_i_4__1/O
                         net (fo=1, routed)           0.000    11.330    d3/t3/v_cntr_reg_reg[7][2]
    SLICE_X48Y3          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.728 r  d3/t3/fontAddress_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.728    d3/t3/fontAddress_carry__0_n_0
    SLICE_X48Y4          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.062 r  d3/t3/fontAddress_carry__1/O[1]
                         net (fo=1, routed)           0.583    12.645    d3/t3/FontRom/ADDRARDADDR[10]
    RAMB18_X1Y1          RAMB18E1                                     r  d3/t3/FontRom/fontRow_reg/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.457    14.058    d3/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  d3/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    d3/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  d3/VGA_CLK_108M/clkout1_buf/O
                         net (fo=59, routed)          1.494    14.094    d3/t3/FontRom/clk_out1
    RAMB18_X1Y1          RAMB18E1                                     r  d3/t3/FontRom/fontRow_reg/CLKARDCLK
                         clock pessimism              0.260    14.354    
                         clock uncertainty           -0.072    14.282    
    RAMB18_X1Y1          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.745    13.537    d3/t3/FontRom/fontRow_reg
  -------------------------------------------------------------------
                         required time                         13.537    
                         arrival time                         -12.645    
  -------------------------------------------------------------------
                         slack                                  0.891    

Slack (MET) :             1.035ns  (required time - arrival time)
  Source:                 d3/VGA_CONTROL/h_cntr_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d3/t1/FontRom/fontRow_reg/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.418ns  (logic 3.172ns (42.760%)  route 4.246ns (57.240%))
  Logic Levels:           10  (CARRY4=5 LUT1=1 LUT4=1 LUT5=3)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.835ns = ( 14.094 - 9.259 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.575     5.096    d3/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  d3/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    d3/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  d3/VGA_CLK_108M/clkout1_buf/O
                         net (fo=59, routed)          1.566     5.087    d3/VGA_CONTROL/clk_out1
    SLICE_X44Y7          FDRE                                         r  d3/VGA_CONTROL/h_cntr_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y7          FDRE (Prop_fdre_C_Q)         0.456     5.543 f  d3/VGA_CONTROL/h_cntr_reg_reg[2]/Q
                         net (fo=850, routed)         0.971     6.515    d3/VGA_CONTROL/out[2]
    SLICE_X43Y0          LUT1 (Prop_lut1_I0_O)        0.124     6.639 r  d3/VGA_CONTROL/charPosition3_carry_i_1/O
                         net (fo=1, routed)           0.000     6.639    d3/t1/h_cntr_reg_reg[2][1]
    SLICE_X43Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.189 r  d3/t1/charPosition3_carry/CO[3]
                         net (fo=1, routed)           0.000     7.189    d3/t1/charPosition3_carry_n_0
    SLICE_X43Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.303 r  d3/t1/charPosition3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.303    d3/t1/charPosition3_carry__0_n_0
    SLICE_X43Y2          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.531 f  d3/t1/charPosition3_carry__1/CO[2]
                         net (fo=3, routed)           0.574     8.104    d3/t1/FontRom/CO[0]
    SLICE_X47Y0          LUT5 (Prop_lut5_I4_O)        0.313     8.417 r  d3/t1/FontRom/g0_b1_i_6/O
                         net (fo=4, routed)           0.526     8.943    d3/t1/FontRom/g0_b1_i_6_n_0
    SLICE_X48Y0          LUT5 (Prop_lut5_I4_O)        0.118     9.061 r  d3/t1/FontRom/g0_b1_i_5/O
                         net (fo=21, routed)          0.834     9.896    d3/t1/FontRom/g0_b1_i_5_n_0
    SLICE_X51Y4          LUT5 (Prop_lut5_I4_O)        0.320    10.216 r  d3/t1/FontRom/g0_b3/O
                         net (fo=3, routed)           0.597    10.813    d3/VGA_CONTROL/h_cntr_reg_reg[1]_rep__0_2[1]
    SLICE_X49Y4          LUT4 (Prop_lut4_I1_O)        0.326    11.139 r  d3/VGA_CONTROL/fontAddress_carry__0_i_3/O
                         net (fo=1, routed)           0.000    11.139    d3/t1/v_cntr_reg_reg[7][1]
    SLICE_X49Y4          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.540 r  d3/t1/fontAddress_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.540    d3/t1/fontAddress_carry__0_n_0
    SLICE_X49Y5          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.762 r  d3/t1/fontAddress_carry__1/O[0]
                         net (fo=1, routed)           0.743    12.505    d3/t1/FontRom/ADDRARDADDR[9]
    RAMB18_X1Y0          RAMB18E1                                     r  d3/t1/FontRom/fontRow_reg/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.457    14.058    d3/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  d3/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    d3/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  d3/VGA_CLK_108M/clkout1_buf/O
                         net (fo=59, routed)          1.494    14.094    d3/t1/FontRom/clk_out1
    RAMB18_X1Y0          RAMB18E1                                     r  d3/t1/FontRom/fontRow_reg/CLKARDCLK
                         clock pessimism              0.260    14.354    
                         clock uncertainty           -0.072    14.282    
    RAMB18_X1Y0          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.741    13.541    d3/t1/FontRom/fontRow_reg
  -------------------------------------------------------------------
                         required time                         13.541    
                         arrival time                         -12.505    
  -------------------------------------------------------------------
                         slack                                  1.035    

Slack (MET) :             1.071ns  (required time - arrival time)
  Source:                 d3/VGA_CONTROL/h_cntr_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d3/t1/FontRom/fontRow_reg/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.379ns  (logic 3.284ns (44.507%)  route 4.095ns (55.493%))
  Logic Levels:           10  (CARRY4=5 LUT1=1 LUT4=1 LUT5=3)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.835ns = ( 14.094 - 9.259 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.575     5.096    d3/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  d3/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    d3/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  d3/VGA_CLK_108M/clkout1_buf/O
                         net (fo=59, routed)          1.566     5.087    d3/VGA_CONTROL/clk_out1
    SLICE_X44Y7          FDRE                                         r  d3/VGA_CONTROL/h_cntr_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y7          FDRE (Prop_fdre_C_Q)         0.456     5.543 f  d3/VGA_CONTROL/h_cntr_reg_reg[2]/Q
                         net (fo=850, routed)         0.971     6.515    d3/VGA_CONTROL/out[2]
    SLICE_X43Y0          LUT1 (Prop_lut1_I0_O)        0.124     6.639 r  d3/VGA_CONTROL/charPosition3_carry_i_1/O
                         net (fo=1, routed)           0.000     6.639    d3/t1/h_cntr_reg_reg[2][1]
    SLICE_X43Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.189 r  d3/t1/charPosition3_carry/CO[3]
                         net (fo=1, routed)           0.000     7.189    d3/t1/charPosition3_carry_n_0
    SLICE_X43Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.303 r  d3/t1/charPosition3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.303    d3/t1/charPosition3_carry__0_n_0
    SLICE_X43Y2          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.531 f  d3/t1/charPosition3_carry__1/CO[2]
                         net (fo=3, routed)           0.574     8.104    d3/t1/FontRom/CO[0]
    SLICE_X47Y0          LUT5 (Prop_lut5_I4_O)        0.313     8.417 r  d3/t1/FontRom/g0_b1_i_6/O
                         net (fo=4, routed)           0.526     8.943    d3/t1/FontRom/g0_b1_i_6_n_0
    SLICE_X48Y0          LUT5 (Prop_lut5_I4_O)        0.118     9.061 r  d3/t1/FontRom/g0_b1_i_5/O
                         net (fo=21, routed)          0.834     9.896    d3/t1/FontRom/g0_b1_i_5_n_0
    SLICE_X51Y4          LUT5 (Prop_lut5_I4_O)        0.320    10.216 r  d3/t1/FontRom/g0_b3/O
                         net (fo=3, routed)           0.597    10.813    d3/VGA_CONTROL/h_cntr_reg_reg[1]_rep__0_2[1]
    SLICE_X49Y4          LUT4 (Prop_lut4_I1_O)        0.326    11.139 r  d3/VGA_CONTROL/fontAddress_carry__0_i_3/O
                         net (fo=1, routed)           0.000    11.139    d3/t1/v_cntr_reg_reg[7][1]
    SLICE_X49Y4          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.540 r  d3/t1/fontAddress_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.540    d3/t1/fontAddress_carry__0_n_0
    SLICE_X49Y5          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.874 r  d3/t1/fontAddress_carry__1/O[1]
                         net (fo=1, routed)           0.592    12.466    d3/t1/FontRom/ADDRARDADDR[10]
    RAMB18_X1Y0          RAMB18E1                                     r  d3/t1/FontRom/fontRow_reg/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.457    14.058    d3/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  d3/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    d3/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  d3/VGA_CLK_108M/clkout1_buf/O
                         net (fo=59, routed)          1.494    14.094    d3/t1/FontRom/clk_out1
    RAMB18_X1Y0          RAMB18E1                                     r  d3/t1/FontRom/fontRow_reg/CLKARDCLK
                         clock pessimism              0.260    14.354    
                         clock uncertainty           -0.072    14.282    
    RAMB18_X1Y0          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.745    13.537    d3/t1/FontRom/fontRow_reg
  -------------------------------------------------------------------
                         required time                         13.537    
                         arrival time                         -12.466    
  -------------------------------------------------------------------
                         slack                                  1.071    

Slack (MET) :             1.202ns  (required time - arrival time)
  Source:                 d3/VGA_CONTROL/h_cntr_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d3/t3/FontRom/fontRow_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.248ns  (logic 2.933ns (40.465%)  route 4.315ns (59.534%))
  Logic Levels:           9  (CARRY4=4 LUT1=1 LUT3=1 LUT5=3)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.835ns = ( 14.094 - 9.259 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.575     5.096    d3/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  d3/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    d3/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  d3/VGA_CLK_108M/clkout1_buf/O
                         net (fo=59, routed)          1.566     5.087    d3/VGA_CONTROL/clk_out1
    SLICE_X44Y7          FDRE                                         r  d3/VGA_CONTROL/h_cntr_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y7          FDRE (Prop_fdre_C_Q)         0.456     5.543 f  d3/VGA_CONTROL/h_cntr_reg_reg[2]/Q
                         net (fo=850, routed)         0.971     6.515    d3/VGA_CONTROL/out[2]
    SLICE_X43Y0          LUT1 (Prop_lut1_I0_O)        0.124     6.639 r  d3/VGA_CONTROL/charPosition3_carry_i_1/O
                         net (fo=1, routed)           0.000     6.639    d3/t1/h_cntr_reg_reg[2][1]
    SLICE_X43Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.189 r  d3/t1/charPosition3_carry/CO[3]
                         net (fo=1, routed)           0.000     7.189    d3/t1/charPosition3_carry_n_0
    SLICE_X43Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.303 r  d3/t1/charPosition3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.303    d3/t1/charPosition3_carry__0_n_0
    SLICE_X43Y2          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.531 f  d3/t1/charPosition3_carry__1/CO[2]
                         net (fo=3, routed)           0.574     8.104    d3/t1/FontRom/CO[0]
    SLICE_X47Y0          LUT5 (Prop_lut5_I4_O)        0.313     8.417 r  d3/t1/FontRom/g0_b1_i_6/O
                         net (fo=4, routed)           0.526     8.943    d3/t1/FontRom/g0_b1_i_6_n_0
    SLICE_X48Y0          LUT5 (Prop_lut5_I4_O)        0.118     9.061 r  d3/t1/FontRom/g0_b1_i_5/O
                         net (fo=21, routed)          0.926     9.988    d3/t1/FontRom/g0_b1_i_5_n_0
    SLICE_X51Y3          LUT5 (Prop_lut5_I4_O)        0.326    10.314 r  d3/t1/FontRom/g0_b2__1/O
                         net (fo=3, routed)           0.596    10.909    d3/t1/FontRom/fontRow_reg_4[1]
    SLICE_X48Y3          LUT3 (Prop_lut3_I0_O)        0.124    11.033 r  d3/t1/FontRom/fontAddress_carry__0_i_5__1/O
                         net (fo=1, routed)           0.000    11.033    d3/t3/v_cntr_reg_reg[7][1]
    SLICE_X48Y3          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    11.613 r  d3/t3/fontAddress_carry__0/O[2]
                         net (fo=1, routed)           0.722    12.335    d3/t3/FontRom/ADDRARDADDR[7]
    RAMB18_X1Y1          RAMB18E1                                     r  d3/t3/FontRom/fontRow_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.457    14.058    d3/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  d3/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    d3/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  d3/VGA_CLK_108M/clkout1_buf/O
                         net (fo=59, routed)          1.494    14.094    d3/t3/FontRom/clk_out1
    RAMB18_X1Y1          RAMB18E1                                     r  d3/t3/FontRom/fontRow_reg/CLKARDCLK
                         clock pessimism              0.260    14.354    
                         clock uncertainty           -0.072    14.282    
    RAMB18_X1Y1          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.744    13.538    d3/t3/FontRom/fontRow_reg
  -------------------------------------------------------------------
                         required time                         13.538    
                         arrival time                         -12.335    
  -------------------------------------------------------------------
                         slack                                  1.202    

Slack (MET) :             1.395ns  (required time - arrival time)
  Source:                 d3/VGA_CONTROL/h_cntr_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d3/t1/FontRom/fontRow_reg/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.053ns  (logic 2.763ns (39.177%)  route 4.290ns (60.823%))
  Logic Levels:           9  (CARRY4=4 LUT1=1 LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.836ns = ( 14.095 - 9.259 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.575     5.096    d3/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  d3/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    d3/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  d3/VGA_CLK_108M/clkout1_buf/O
                         net (fo=59, routed)          1.566     5.087    d3/VGA_CONTROL/clk_out1
    SLICE_X44Y7          FDRE                                         r  d3/VGA_CONTROL/h_cntr_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y7          FDRE (Prop_fdre_C_Q)         0.456     5.543 f  d3/VGA_CONTROL/h_cntr_reg_reg[2]/Q
                         net (fo=850, routed)         0.971     6.515    d3/VGA_CONTROL/out[2]
    SLICE_X43Y0          LUT1 (Prop_lut1_I0_O)        0.124     6.639 r  d3/VGA_CONTROL/charPosition3_carry_i_1/O
                         net (fo=1, routed)           0.000     6.639    d3/t1/h_cntr_reg_reg[2][1]
    SLICE_X43Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.189 r  d3/t1/charPosition3_carry/CO[3]
                         net (fo=1, routed)           0.000     7.189    d3/t1/charPosition3_carry_n_0
    SLICE_X43Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.303 r  d3/t1/charPosition3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.303    d3/t1/charPosition3_carry__0_n_0
    SLICE_X43Y2          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.531 f  d3/t1/charPosition3_carry__1/CO[2]
                         net (fo=3, routed)           0.574     8.104    d3/t1/FontRom/CO[0]
    SLICE_X47Y0          LUT5 (Prop_lut5_I4_O)        0.313     8.417 r  d3/t1/FontRom/g0_b1_i_6/O
                         net (fo=4, routed)           0.424     8.841    d3/t1/FontRom/g0_b1_i_6_n_0
    SLICE_X47Y0          LUT3 (Prop_lut3_I1_O)        0.124     8.965 r  d3/t1/FontRom/g0_b1_i_3/O
                         net (fo=21, routed)          0.991     9.956    d3/t1/FontRom/g0_b1_i_3_n_0
    SLICE_X48Y0          LUT6 (Prop_lut6_I2_O)        0.124    10.080 r  d3/t1/FontRom/g0_b0/O
                         net (fo=3, routed)           0.599    10.679    d3/t1/FontRom/fontRow_reg_2[0]
    SLICE_X49Y1          LUT3 (Prop_lut3_I0_O)        0.124    10.803 r  d3/t1/FontRom/fontAddress_carry__0_i_7/O
                         net (fo=1, routed)           0.000    10.803    d3/t2/v_cntr_reg_reg[7][0]
    SLICE_X49Y1          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    11.409 r  d3/t2/fontAddress_carry__0/O[3]
                         net (fo=1, routed)           0.731    12.140    d3/t1/FontRom/ADDRBWRADDR[7]
    RAMB18_X1Y0          RAMB18E1                                     r  d3/t1/FontRom/fontRow_reg/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.457    14.058    d3/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  d3/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    d3/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  d3/VGA_CLK_108M/clkout1_buf/O
                         net (fo=59, routed)          1.495    14.095    d3/t1/FontRom/clk_out1
    RAMB18_X1Y0          RAMB18E1                                     r  d3/t1/FontRom/fontRow_reg/CLKBWRCLK
                         clock pessimism              0.260    14.355    
                         clock uncertainty           -0.072    14.283    
    RAMB18_X1Y0          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.748    13.535    d3/t1/FontRom/fontRow_reg
  -------------------------------------------------------------------
                         required time                         13.535    
                         arrival time                         -12.140    
  -------------------------------------------------------------------
                         slack                                  1.395    

Slack (MET) :             1.399ns  (required time - arrival time)
  Source:                 d3/VGA_CONTROL/h_cntr_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d3/t1/FontRom/fontRow_reg/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.056ns  (logic 2.911ns (41.258%)  route 4.145ns (58.742%))
  Logic Levels:           10  (CARRY4=5 LUT1=1 LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.836ns = ( 14.095 - 9.259 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.575     5.096    d3/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  d3/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    d3/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  d3/VGA_CLK_108M/clkout1_buf/O
                         net (fo=59, routed)          1.566     5.087    d3/VGA_CONTROL/clk_out1
    SLICE_X44Y7          FDRE                                         r  d3/VGA_CONTROL/h_cntr_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y7          FDRE (Prop_fdre_C_Q)         0.456     5.543 f  d3/VGA_CONTROL/h_cntr_reg_reg[2]/Q
                         net (fo=850, routed)         0.971     6.515    d3/VGA_CONTROL/out[2]
    SLICE_X43Y0          LUT1 (Prop_lut1_I0_O)        0.124     6.639 r  d3/VGA_CONTROL/charPosition3_carry_i_1/O
                         net (fo=1, routed)           0.000     6.639    d3/t1/h_cntr_reg_reg[2][1]
    SLICE_X43Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.189 r  d3/t1/charPosition3_carry/CO[3]
                         net (fo=1, routed)           0.000     7.189    d3/t1/charPosition3_carry_n_0
    SLICE_X43Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.303 r  d3/t1/charPosition3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.303    d3/t1/charPosition3_carry__0_n_0
    SLICE_X43Y2          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.531 f  d3/t1/charPosition3_carry__1/CO[2]
                         net (fo=3, routed)           0.574     8.104    d3/t1/FontRom/CO[0]
    SLICE_X47Y0          LUT5 (Prop_lut5_I4_O)        0.313     8.417 r  d3/t1/FontRom/g0_b1_i_6/O
                         net (fo=4, routed)           0.424     8.841    d3/t1/FontRom/g0_b1_i_6_n_0
    SLICE_X47Y0          LUT3 (Prop_lut3_I1_O)        0.124     8.965 r  d3/t1/FontRom/g0_b1_i_3/O
                         net (fo=21, routed)          0.991     9.956    d3/t1/FontRom/g0_b1_i_3_n_0
    SLICE_X48Y0          LUT6 (Prop_lut6_I2_O)        0.124    10.080 r  d3/t1/FontRom/g0_b0/O
                         net (fo=3, routed)           0.599    10.679    d3/t1/FontRom/fontRow_reg_2[0]
    SLICE_X49Y1          LUT3 (Prop_lut3_I0_O)        0.124    10.803 r  d3/t1/FontRom/fontAddress_carry__0_i_7/O
                         net (fo=1, routed)           0.000    10.803    d3/t2/v_cntr_reg_reg[7][0]
    SLICE_X49Y1          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.335 r  d3/t2/fontAddress_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.335    d3/t2/fontAddress_carry__0_n_0
    SLICE_X49Y2          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.557 r  d3/t2/fontAddress_carry__1/O[0]
                         net (fo=1, routed)           0.586    12.143    d3/t1/FontRom/ADDRBWRADDR[8]
    RAMB18_X1Y0          RAMB18E1                                     r  d3/t1/FontRom/fontRow_reg/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.457    14.058    d3/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  d3/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    d3/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  d3/VGA_CLK_108M/clkout1_buf/O
                         net (fo=59, routed)          1.495    14.095    d3/t1/FontRom/clk_out1
    RAMB18_X1Y0          RAMB18E1                                     r  d3/t1/FontRom/fontRow_reg/CLKBWRCLK
                         clock pessimism              0.260    14.355    
                         clock uncertainty           -0.072    14.283    
    RAMB18_X1Y0          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                     -0.741    13.542    d3/t1/FontRom/fontRow_reg
  -------------------------------------------------------------------
                         required time                         13.542    
                         arrival time                         -12.143    
  -------------------------------------------------------------------
                         slack                                  1.399    

Slack (MET) :             1.411ns  (required time - arrival time)
  Source:                 d3/VGA_CONTROL/h_cntr_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d3/t3/FontRom/fontRow_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.035ns  (logic 2.739ns (38.932%)  route 4.296ns (61.068%))
  Logic Levels:           9  (CARRY4=4 LUT1=1 LUT3=1 LUT4=1 LUT5=2)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.835ns = ( 14.094 - 9.259 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.575     5.096    d3/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  d3/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    d3/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  d3/VGA_CLK_108M/clkout1_buf/O
                         net (fo=59, routed)          1.566     5.087    d3/VGA_CONTROL/clk_out1
    SLICE_X44Y7          FDRE                                         r  d3/VGA_CONTROL/h_cntr_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y7          FDRE (Prop_fdre_C_Q)         0.456     5.543 f  d3/VGA_CONTROL/h_cntr_reg_reg[2]/Q
                         net (fo=850, routed)         0.971     6.515    d3/VGA_CONTROL/out[2]
    SLICE_X43Y0          LUT1 (Prop_lut1_I0_O)        0.124     6.639 r  d3/VGA_CONTROL/charPosition3_carry_i_1/O
                         net (fo=1, routed)           0.000     6.639    d3/t1/h_cntr_reg_reg[2][1]
    SLICE_X43Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.189 r  d3/t1/charPosition3_carry/CO[3]
                         net (fo=1, routed)           0.000     7.189    d3/t1/charPosition3_carry_n_0
    SLICE_X43Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.303 r  d3/t1/charPosition3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.303    d3/t1/charPosition3_carry__0_n_0
    SLICE_X43Y2          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.531 f  d3/t1/charPosition3_carry__1/CO[2]
                         net (fo=3, routed)           0.574     8.104    d3/t1/FontRom/CO[0]
    SLICE_X47Y0          LUT5 (Prop_lut5_I4_O)        0.313     8.417 r  d3/t1/FontRom/g0_b1_i_6/O
                         net (fo=4, routed)           0.424     8.841    d3/t1/FontRom/g0_b1_i_6_n_0
    SLICE_X47Y0          LUT3 (Prop_lut3_I1_O)        0.124     8.965 f  d3/t1/FontRom/g0_b1_i_3/O
                         net (fo=21, routed)          1.215    10.180    d3/t1/FontRom/g0_b1_i_3_n_0
    SLICE_X51Y3          LUT5 (Prop_lut5_I2_O)        0.152    10.332 r  d3/t1/FontRom/g0_b3__1/O
                         net (fo=3, routed)           0.672    11.004    d3/t1/FontRom/fontRow_reg_4[2]
    SLICE_X48Y3          LUT4 (Prop_lut4_I2_O)        0.326    11.330 r  d3/t1/FontRom/fontAddress_carry__0_i_4__1/O
                         net (fo=1, routed)           0.000    11.330    d3/t3/v_cntr_reg_reg[7][2]
    SLICE_X48Y3          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    11.682 r  d3/t3/fontAddress_carry__0/O[3]
                         net (fo=1, routed)           0.440    12.123    d3/t3/FontRom/ADDRARDADDR[8]
    RAMB18_X1Y1          RAMB18E1                                     r  d3/t3/FontRom/fontRow_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.457    14.058    d3/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  d3/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    d3/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  d3/VGA_CLK_108M/clkout1_buf/O
                         net (fo=59, routed)          1.494    14.094    d3/t3/FontRom/clk_out1
    RAMB18_X1Y1          RAMB18E1                                     r  d3/t3/FontRom/fontRow_reg/CLKARDCLK
                         clock pessimism              0.260    14.354    
                         clock uncertainty           -0.072    14.282    
    RAMB18_X1Y1          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.748    13.534    d3/t3/FontRom/fontRow_reg
  -------------------------------------------------------------------
                         required time                         13.534    
                         arrival time                         -12.123    
  -------------------------------------------------------------------
                         slack                                  1.411    

Slack (MET) :             1.415ns  (required time - arrival time)
  Source:                 d3/VGA_CONTROL/h_cntr_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d3/t1/FontRom/fontRow_reg/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.035ns  (logic 3.023ns (42.970%)  route 4.012ns (57.030%))
  Logic Levels:           10  (CARRY4=5 LUT1=1 LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.836ns = ( 14.095 - 9.259 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.575     5.096    d3/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  d3/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    d3/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  d3/VGA_CLK_108M/clkout1_buf/O
                         net (fo=59, routed)          1.566     5.087    d3/VGA_CONTROL/clk_out1
    SLICE_X44Y7          FDRE                                         r  d3/VGA_CONTROL/h_cntr_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y7          FDRE (Prop_fdre_C_Q)         0.456     5.543 f  d3/VGA_CONTROL/h_cntr_reg_reg[2]/Q
                         net (fo=850, routed)         0.971     6.515    d3/VGA_CONTROL/out[2]
    SLICE_X43Y0          LUT1 (Prop_lut1_I0_O)        0.124     6.639 r  d3/VGA_CONTROL/charPosition3_carry_i_1/O
                         net (fo=1, routed)           0.000     6.639    d3/t1/h_cntr_reg_reg[2][1]
    SLICE_X43Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.189 r  d3/t1/charPosition3_carry/CO[3]
                         net (fo=1, routed)           0.000     7.189    d3/t1/charPosition3_carry_n_0
    SLICE_X43Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.303 r  d3/t1/charPosition3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.303    d3/t1/charPosition3_carry__0_n_0
    SLICE_X43Y2          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.531 f  d3/t1/charPosition3_carry__1/CO[2]
                         net (fo=3, routed)           0.574     8.104    d3/t1/FontRom/CO[0]
    SLICE_X47Y0          LUT5 (Prop_lut5_I4_O)        0.313     8.417 r  d3/t1/FontRom/g0_b1_i_6/O
                         net (fo=4, routed)           0.424     8.841    d3/t1/FontRom/g0_b1_i_6_n_0
    SLICE_X47Y0          LUT3 (Prop_lut3_I1_O)        0.124     8.965 r  d3/t1/FontRom/g0_b1_i_3/O
                         net (fo=21, routed)          0.991     9.956    d3/t1/FontRom/g0_b1_i_3_n_0
    SLICE_X48Y0          LUT6 (Prop_lut6_I2_O)        0.124    10.080 r  d3/t1/FontRom/g0_b0/O
                         net (fo=3, routed)           0.599    10.679    d3/t1/FontRom/fontRow_reg_2[0]
    SLICE_X49Y1          LUT3 (Prop_lut3_I0_O)        0.124    10.803 r  d3/t1/FontRom/fontAddress_carry__0_i_7/O
                         net (fo=1, routed)           0.000    10.803    d3/t2/v_cntr_reg_reg[7][0]
    SLICE_X49Y1          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.335 r  d3/t2/fontAddress_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.335    d3/t2/fontAddress_carry__0_n_0
    SLICE_X49Y2          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.669 r  d3/t2/fontAddress_carry__1/O[1]
                         net (fo=1, routed)           0.454    12.122    d3/t1/FontRom/ADDRBWRADDR[9]
    RAMB18_X1Y0          RAMB18E1                                     r  d3/t1/FontRom/fontRow_reg/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.457    14.058    d3/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  d3/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    d3/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  d3/VGA_CLK_108M/clkout1_buf/O
                         net (fo=59, routed)          1.495    14.095    d3/t1/FontRom/clk_out1
    RAMB18_X1Y0          RAMB18E1                                     r  d3/t1/FontRom/fontRow_reg/CLKBWRCLK
                         clock pessimism              0.260    14.355    
                         clock uncertainty           -0.072    14.283    
    RAMB18_X1Y0          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.745    13.538    d3/t1/FontRom/fontRow_reg
  -------------------------------------------------------------------
                         required time                         13.538    
                         arrival time                         -12.122    
  -------------------------------------------------------------------
                         slack                                  1.415    

Slack (MET) :             1.432ns  (required time - arrival time)
  Source:                 d3/VGA_CONTROL/h_cntr_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d3/t1/FontRom/fontRow_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.019ns  (logic 2.737ns (38.996%)  route 4.282ns (61.004%))
  Logic Levels:           9  (CARRY4=4 LUT1=1 LUT3=2 LUT5=2)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.835ns = ( 14.094 - 9.259 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.575     5.096    d3/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  d3/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    d3/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  d3/VGA_CLK_108M/clkout1_buf/O
                         net (fo=59, routed)          1.566     5.087    d3/VGA_CONTROL/clk_out1
    SLICE_X44Y7          FDRE                                         r  d3/VGA_CONTROL/h_cntr_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y7          FDRE (Prop_fdre_C_Q)         0.456     5.543 f  d3/VGA_CONTROL/h_cntr_reg_reg[2]/Q
                         net (fo=850, routed)         0.971     6.515    d3/VGA_CONTROL/out[2]
    SLICE_X43Y0          LUT1 (Prop_lut1_I0_O)        0.124     6.639 r  d3/VGA_CONTROL/charPosition3_carry_i_1/O
                         net (fo=1, routed)           0.000     6.639    d3/t1/h_cntr_reg_reg[2][1]
    SLICE_X43Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.189 r  d3/t1/charPosition3_carry/CO[3]
                         net (fo=1, routed)           0.000     7.189    d3/t1/charPosition3_carry_n_0
    SLICE_X43Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.303 r  d3/t1/charPosition3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.303    d3/t1/charPosition3_carry__0_n_0
    SLICE_X43Y2          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.531 f  d3/t1/charPosition3_carry__1/CO[2]
                         net (fo=3, routed)           0.574     8.104    d3/t1/FontRom/CO[0]
    SLICE_X47Y0          LUT5 (Prop_lut5_I4_O)        0.313     8.417 r  d3/t1/FontRom/g0_b1_i_6/O
                         net (fo=4, routed)           0.424     8.841    d3/t1/FontRom/g0_b1_i_6_n_0
    SLICE_X47Y0          LUT3 (Prop_lut3_I1_O)        0.124     8.965 r  d3/t1/FontRom/g0_b1_i_3/O
                         net (fo=21, routed)          1.050    10.015    d3/t1/FontRom/g0_b1_i_3_n_0
    SLICE_X51Y3          LUT5 (Prop_lut5_I2_O)        0.124    10.139 r  d3/t1/FontRom/g0_b1/O
                         net (fo=3, routed)           0.520    10.660    d3/t1/FontRom/fontRow_reg_0[0]
    SLICE_X49Y4          LUT3 (Prop_lut3_I2_O)        0.124    10.784 r  d3/t1/FontRom/fontAddress_carry__0_i_5/O
                         net (fo=1, routed)           0.000    10.784    d3/t1/FontRom_n_0
    SLICE_X49Y4          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    11.364 r  d3/t1/fontAddress_carry__0/O[2]
                         net (fo=1, routed)           0.742    12.106    d3/t1/FontRom/ADDRARDADDR[7]
    RAMB18_X1Y0          RAMB18E1                                     r  d3/t1/FontRom/fontRow_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.457    14.058    d3/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  d3/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    d3/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  d3/VGA_CLK_108M/clkout1_buf/O
                         net (fo=59, routed)          1.494    14.094    d3/t1/FontRom/clk_out1
    RAMB18_X1Y0          RAMB18E1                                     r  d3/t1/FontRom/fontRow_reg/CLKARDCLK
                         clock pessimism              0.260    14.354    
                         clock uncertainty           -0.072    14.282    
    RAMB18_X1Y0          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.744    13.538    d3/t1/FontRom/fontRow_reg
  -------------------------------------------------------------------
                         required time                         13.538    
                         arrival time                         -12.106    
  -------------------------------------------------------------------
                         slack                                  1.432    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.295ns  (arrival time - required time)
  Source:                 d3/VGA_CONTROL/h_cntr_reg_reg[6]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d3/VGA_CONTROL/h_cntr_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.664ns  (logic 0.252ns (37.927%)  route 0.412ns (62.073%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.549     1.432    d3/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  d3/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    d3/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  d3/VGA_CLK_108M/clkout1_buf/O
                         net (fo=59, routed)          0.561     1.444    d3/VGA_CONTROL/clk_out1
    SLICE_X35Y7          FDRE                                         r  d3/VGA_CONTROL/h_cntr_reg_reg[6]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y7          FDRE (Prop_fdre_C_Q)         0.141     1.585 r  d3/VGA_CONTROL/h_cntr_reg_reg[6]_rep/Q
                         net (fo=96, routed)          0.412     1.998    d3/VGA_CONTROL/h_cntr_reg_reg[1]_rep__4_0[0]
    SLICE_X44Y8          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     2.109 r  d3/VGA_CONTROL/h_cntr_reg_reg[4]_i_1/O[2]
                         net (fo=4, routed)           0.000     2.109    d3/VGA_CONTROL/h_cntr_reg_reg[4]_i_1_n_5
    SLICE_X44Y8          FDRE                                         r  d3/VGA_CONTROL/h_cntr_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.817     1.944    d3/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  d3/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    d3/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  d3/VGA_CLK_108M/clkout1_buf/O
                         net (fo=59, routed)          0.833     1.960    d3/VGA_CONTROL/clk_out1
    SLICE_X44Y8          FDRE                                         r  d3/VGA_CONTROL/h_cntr_reg_reg[6]/C
                         clock pessimism             -0.249     1.711    
    SLICE_X44Y8          FDRE (Hold_fdre_C_D)         0.102     1.813    d3/VGA_CONTROL/h_cntr_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.813    
                         arrival time                           2.109    
  -------------------------------------------------------------------
                         slack                                  0.295    

Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 d3/VGA_CONTROL/v_cntr_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d3/VGA_CONTROL/v_cntr_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.249ns (61.019%)  route 0.159ns (38.981%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.549     1.432    d3/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  d3/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    d3/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  d3/VGA_CLK_108M/clkout1_buf/O
                         net (fo=59, routed)          0.555     1.438    d3/VGA_CONTROL/clk_out1
    SLICE_X37Y19         FDRE                                         r  d3/VGA_CONTROL/v_cntr_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y19         FDRE (Prop_fdre_C_Q)         0.141     1.579 r  d3/VGA_CONTROL/v_cntr_reg_reg[11]/Q
                         net (fo=78, routed)          0.159     1.738    d3/VGA_CONTROL/dist0[11]
    SLICE_X37Y19         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.846 r  d3/VGA_CONTROL/v_cntr_reg_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.846    d3/VGA_CONTROL/v_cntr_reg_reg[8]_i_1_n_4
    SLICE_X37Y19         FDRE                                         r  d3/VGA_CONTROL/v_cntr_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.817     1.944    d3/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  d3/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    d3/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  d3/VGA_CLK_108M/clkout1_buf/O
                         net (fo=59, routed)          0.822     1.949    d3/VGA_CONTROL/clk_out1
    SLICE_X37Y19         FDRE                                         r  d3/VGA_CONTROL/v_cntr_reg_reg[11]/C
                         clock pessimism             -0.511     1.438    
    SLICE_X37Y19         FDRE (Hold_fdre_C_D)         0.105     1.543    d3/VGA_CONTROL/v_cntr_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.543    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 d3/VGA_CONTROL/v_cntr_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d3/VGA_CONTROL/v_cntr_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.249ns (59.060%)  route 0.173ns (40.940%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.549     1.432    d3/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  d3/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    d3/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  d3/VGA_CLK_108M/clkout1_buf/O
                         net (fo=59, routed)          0.557     1.440    d3/VGA_CONTROL/clk_out1
    SLICE_X37Y17         FDRE                                         r  d3/VGA_CONTROL/v_cntr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y17         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  d3/VGA_CONTROL/v_cntr_reg_reg[3]/Q
                         net (fo=70, routed)          0.173     1.754    d3/VGA_CONTROL/dist0[3]
    SLICE_X37Y17         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.862 r  d3/VGA_CONTROL/v_cntr_reg_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.862    d3/VGA_CONTROL/v_cntr_reg_reg[0]_i_2_n_4
    SLICE_X37Y17         FDRE                                         r  d3/VGA_CONTROL/v_cntr_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.817     1.944    d3/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  d3/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    d3/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  d3/VGA_CLK_108M/clkout1_buf/O
                         net (fo=59, routed)          0.824     1.951    d3/VGA_CONTROL/clk_out1
    SLICE_X37Y17         FDRE                                         r  d3/VGA_CONTROL/v_cntr_reg_reg[3]/C
                         clock pessimism             -0.511     1.440    
    SLICE_X37Y17         FDRE (Hold_fdre_C_D)         0.105     1.545    d3/VGA_CONTROL/v_cntr_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.545    
                         arrival time                           1.862    
  -------------------------------------------------------------------
                         slack                                  0.317    

Slack (MET) :             0.328ns  (arrival time - required time)
  Source:                 d3/VGA_CONTROL/h_cntr_reg_reg[6]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d3/VGA_CONTROL/h_cntr_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.697ns  (logic 0.285ns (40.864%)  route 0.412ns (59.136%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.549     1.432    d3/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  d3/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    d3/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  d3/VGA_CLK_108M/clkout1_buf/O
                         net (fo=59, routed)          0.561     1.444    d3/VGA_CONTROL/clk_out1
    SLICE_X35Y7          FDRE                                         r  d3/VGA_CONTROL/h_cntr_reg_reg[6]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y7          FDRE (Prop_fdre_C_Q)         0.141     1.585 r  d3/VGA_CONTROL/h_cntr_reg_reg[6]_rep/Q
                         net (fo=96, routed)          0.412     1.998    d3/VGA_CONTROL/h_cntr_reg_reg[1]_rep__4_0[0]
    SLICE_X44Y8          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     2.142 r  d3/VGA_CONTROL/h_cntr_reg_reg[4]_i_1/O[3]
                         net (fo=3, routed)           0.000     2.142    d3/VGA_CONTROL/h_cntr_reg_reg[4]_i_1_n_4
    SLICE_X44Y8          FDRE                                         r  d3/VGA_CONTROL/h_cntr_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.817     1.944    d3/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  d3/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    d3/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  d3/VGA_CLK_108M/clkout1_buf/O
                         net (fo=59, routed)          0.833     1.960    d3/VGA_CONTROL/clk_out1
    SLICE_X44Y8          FDRE                                         r  d3/VGA_CONTROL/h_cntr_reg_reg[7]/C
                         clock pessimism             -0.249     1.711    
    SLICE_X44Y8          FDRE (Hold_fdre_C_D)         0.102     1.813    d3/VGA_CONTROL/h_cntr_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.813    
                         arrival time                           2.142    
  -------------------------------------------------------------------
                         slack                                  0.328    

Slack (MET) :             0.330ns  (arrival time - required time)
  Source:                 d3/VGA_CONTROL/h_sync_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d3/VGA_HS_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.654ns  (logic 0.141ns (21.562%)  route 0.513ns (78.438%))
  Logic Levels:           0  
  Clock Path Skew:        0.254ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.549     1.432    d3/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  d3/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    d3/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  d3/VGA_CLK_108M/clkout1_buf/O
                         net (fo=59, routed)          0.561     1.444    d3/VGA_CONTROL/clk_out1
    SLICE_X37Y11         FDRE                                         r  d3/VGA_CONTROL/h_sync_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y11         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  d3/VGA_CONTROL/h_sync_reg_reg/Q
                         net (fo=1, routed)           0.513     2.098    d3/h_sync_reg
    SLICE_X31Y28         FDRE                                         r  d3/VGA_HS_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.817     1.944    d3/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  d3/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    d3/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  d3/VGA_CLK_108M/clkout1_buf/O
                         net (fo=59, routed)          0.820     1.947    d3/CLK_VGA
    SLICE_X31Y28         FDRE                                         r  d3/VGA_HS_reg/C
                         clock pessimism             -0.249     1.698    
    SLICE_X31Y28         FDRE (Hold_fdre_C_D)         0.070     1.768    d3/VGA_HS_reg
  -------------------------------------------------------------------
                         required time                         -1.768    
                         arrival time                           2.098    
  -------------------------------------------------------------------
                         slack                                  0.330    

Slack (MET) :             0.332ns  (arrival time - required time)
  Source:                 d3/VGA_CONTROL/v_cntr_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d3/VGA_CONTROL/v_cntr_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.252ns (57.709%)  route 0.185ns (42.291%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.549     1.432    d3/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  d3/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    d3/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  d3/VGA_CLK_108M/clkout1_buf/O
                         net (fo=59, routed)          0.557     1.440    d3/VGA_CONTROL/clk_out1
    SLICE_X37Y17         FDRE                                         r  d3/VGA_CONTROL/v_cntr_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y17         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  d3/VGA_CONTROL/v_cntr_reg_reg[2]/Q
                         net (fo=70, routed)          0.185     1.766    d3/VGA_CONTROL/dist0[2]
    SLICE_X37Y17         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.877 r  d3/VGA_CONTROL/v_cntr_reg_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     1.877    d3/VGA_CONTROL/v_cntr_reg_reg[0]_i_2_n_5
    SLICE_X37Y17         FDRE                                         r  d3/VGA_CONTROL/v_cntr_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.817     1.944    d3/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  d3/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    d3/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  d3/VGA_CLK_108M/clkout1_buf/O
                         net (fo=59, routed)          0.824     1.951    d3/VGA_CONTROL/clk_out1
    SLICE_X37Y17         FDRE                                         r  d3/VGA_CONTROL/v_cntr_reg_reg[2]/C
                         clock pessimism             -0.511     1.440    
    SLICE_X37Y17         FDRE (Hold_fdre_C_D)         0.105     1.545    d3/VGA_CONTROL/v_cntr_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.545    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.332    

Slack (MET) :             0.332ns  (arrival time - required time)
  Source:                 d3/VGA_CONTROL/v_cntr_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d3/VGA_CONTROL/v_cntr_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.252ns (57.701%)  route 0.185ns (42.299%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.549     1.432    d3/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  d3/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    d3/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  d3/VGA_CLK_108M/clkout1_buf/O
                         net (fo=59, routed)          0.555     1.438    d3/VGA_CONTROL/clk_out1
    SLICE_X37Y19         FDRE                                         r  d3/VGA_CONTROL/v_cntr_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y19         FDRE (Prop_fdre_C_Q)         0.141     1.579 r  d3/VGA_CONTROL/v_cntr_reg_reg[10]/Q
                         net (fo=81, routed)          0.185     1.764    d3/VGA_CONTROL/dist0[10]
    SLICE_X37Y19         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.875 r  d3/VGA_CONTROL/v_cntr_reg_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.875    d3/VGA_CONTROL/v_cntr_reg_reg[8]_i_1_n_5
    SLICE_X37Y19         FDRE                                         r  d3/VGA_CONTROL/v_cntr_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.817     1.944    d3/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  d3/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    d3/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  d3/VGA_CLK_108M/clkout1_buf/O
                         net (fo=59, routed)          0.822     1.949    d3/VGA_CONTROL/clk_out1
    SLICE_X37Y19         FDRE                                         r  d3/VGA_CONTROL/v_cntr_reg_reg[10]/C
                         clock pessimism             -0.511     1.438    
    SLICE_X37Y19         FDRE (Hold_fdre_C_D)         0.105     1.543    d3/VGA_CONTROL/v_cntr_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.543    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.332    

Slack (MET) :             0.333ns  (arrival time - required time)
  Source:                 d3/VGA_CONTROL/h_cntr_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d3/VGA_CONTROL/h_cntr_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.252ns (57.557%)  route 0.186ns (42.443%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.549     1.432    d3/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  d3/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    d3/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  d3/VGA_CLK_108M/clkout1_buf/O
                         net (fo=59, routed)          0.563     1.446    d3/VGA_CONTROL/clk_out1
    SLICE_X44Y9          FDRE                                         r  d3/VGA_CONTROL/h_cntr_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y9          FDRE (Prop_fdre_C_Q)         0.141     1.587 r  d3/VGA_CONTROL/h_cntr_reg_reg[10]/Q
                         net (fo=40, routed)          0.186     1.773    d3/VGA_CONTROL/out[9]
    SLICE_X44Y9          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.884 r  d3/VGA_CONTROL/h_cntr_reg_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.884    d3/VGA_CONTROL/h_cntr_reg_reg[8]_i_1_n_5
    SLICE_X44Y9          FDRE                                         r  d3/VGA_CONTROL/h_cntr_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.817     1.944    d3/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  d3/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    d3/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  d3/VGA_CLK_108M/clkout1_buf/O
                         net (fo=59, routed)          0.833     1.960    d3/VGA_CONTROL/clk_out1
    SLICE_X44Y9          FDRE                                         r  d3/VGA_CONTROL/h_cntr_reg_reg[10]/C
                         clock pessimism             -0.514     1.446    
    SLICE_X44Y9          FDRE (Hold_fdre_C_D)         0.105     1.551    d3/VGA_CONTROL/h_cntr_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.884    
  -------------------------------------------------------------------
                         slack                                  0.333    

Slack (MET) :             0.333ns  (arrival time - required time)
  Source:                 d3/VGA_CONTROL/v_cntr_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d3/VGA_CONTROL/v_cntr_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.256ns (58.465%)  route 0.182ns (41.535%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.549     1.432    d3/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  d3/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    d3/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  d3/VGA_CLK_108M/clkout1_buf/O
                         net (fo=59, routed)          0.556     1.439    d3/VGA_CONTROL/clk_out1
    SLICE_X37Y18         FDRE                                         r  d3/VGA_CONTROL/v_cntr_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y18         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  d3/VGA_CONTROL/v_cntr_reg_reg[4]/Q
                         net (fo=72, routed)          0.182     1.762    d3/VGA_CONTROL/dist0[4]
    SLICE_X37Y18         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.877 r  d3/VGA_CONTROL/v_cntr_reg_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.877    d3/VGA_CONTROL/v_cntr_reg_reg[4]_i_1_n_7
    SLICE_X37Y18         FDRE                                         r  d3/VGA_CONTROL/v_cntr_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.817     1.944    d3/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  d3/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    d3/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  d3/VGA_CLK_108M/clkout1_buf/O
                         net (fo=59, routed)          0.823     1.950    d3/VGA_CONTROL/clk_out1
    SLICE_X37Y18         FDRE                                         r  d3/VGA_CONTROL/v_cntr_reg_reg[4]/C
                         clock pessimism             -0.511     1.439    
    SLICE_X37Y18         FDRE (Hold_fdre_C_D)         0.105     1.544    d3/VGA_CONTROL/v_cntr_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.333    

Slack (MET) :             0.333ns  (arrival time - required time)
  Source:                 d3/VGA_CONTROL/v_cntr_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d3/VGA_CONTROL/v_cntr_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.252ns (57.541%)  route 0.186ns (42.459%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.549     1.432    d3/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  d3/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    d3/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  d3/VGA_CLK_108M/clkout1_buf/O
                         net (fo=59, routed)          0.556     1.439    d3/VGA_CONTROL/clk_out1
    SLICE_X37Y18         FDRE                                         r  d3/VGA_CONTROL/v_cntr_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y18         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  d3/VGA_CONTROL/v_cntr_reg_reg[6]/Q
                         net (fo=76, routed)          0.186     1.766    d3/VGA_CONTROL/dist0[6]
    SLICE_X37Y18         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.877 r  d3/VGA_CONTROL/v_cntr_reg_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.877    d3/VGA_CONTROL/v_cntr_reg_reg[4]_i_1_n_5
    SLICE_X37Y18         FDRE                                         r  d3/VGA_CONTROL/v_cntr_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.817     1.944    d3/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  d3/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    d3/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  d3/VGA_CLK_108M/clkout1_buf/O
                         net (fo=59, routed)          0.823     1.950    d3/VGA_CONTROL/clk_out1
    SLICE_X37Y18         FDRE                                         r  d3/VGA_CONTROL/v_cntr_reg_reg[6]/C
                         clock pessimism             -0.511     1.439    
    SLICE_X37Y18         FDRE (Hold_fdre_C_D)         0.105     1.544    d3/VGA_CONTROL/v_cntr_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.333    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 4.630 }
Period(ns):         9.259
Sources:            { d3/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         9.259       6.683      RAMB18_X1Y0      d3/t1/FontRom/fontRow_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         9.259       6.683      RAMB18_X1Y0      d3/t1/FontRom/fontRow_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         9.259       6.683      RAMB18_X1Y1      d3/t3/FontRom/fontRow_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         9.259       6.683      RAMB18_X1Y1      d3/t3/FontRom/fontRow_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         9.259       7.104      BUFGCTRL_X0Y2    d3/VGA_CLK_108M/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         9.259       8.010      MMCME2_ADV_X1Y0  d3/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDSE/C              n/a            1.000         9.259       8.259      SLICE_X28Y5      d3/VGA_BLUE_reg[0]/C
Min Period        n/a     FDSE/C              n/a            1.000         9.259       8.259      SLICE_X28Y6      d3/VGA_BLUE_reg[1]/C
Min Period        n/a     FDSE/C              n/a            1.000         9.259       8.259      SLICE_X28Y5      d3/VGA_BLUE_reg[2]/C
Min Period        n/a     FDSE/C              n/a            1.000         9.259       8.259      SLICE_X28Y6      d3/VGA_BLUE_reg[3]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       9.259       204.101    MMCME2_ADV_X1Y0  d3/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDSE/C              n/a            0.500         4.630       4.130      SLICE_X28Y5      d3/VGA_BLUE_reg[0]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         4.630       4.130      SLICE_X28Y5      d3/VGA_BLUE_reg[0]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         4.630       4.130      SLICE_X28Y6      d3/VGA_BLUE_reg[1]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         4.630       4.130      SLICE_X28Y6      d3/VGA_BLUE_reg[1]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         4.630       4.130      SLICE_X28Y5      d3/VGA_BLUE_reg[2]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         4.630       4.130      SLICE_X28Y5      d3/VGA_BLUE_reg[2]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         4.630       4.130      SLICE_X28Y6      d3/VGA_BLUE_reg[3]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         4.630       4.130      SLICE_X28Y6      d3/VGA_BLUE_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X44Y7      d3/VGA_CONTROL/h_cntr_reg_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X44Y7      d3/VGA_CONTROL/h_cntr_reg_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X43Y0      d3/VGA_CONTROL/h_cntr_reg_reg[1]_rep__0/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X36Y10     d3/VGA_CONTROL/h_cntr_reg_reg[1]_rep__1/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X36Y10     d3/VGA_CONTROL/h_cntr_reg_reg[1]_rep__2/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X35Y7      d3/VGA_CONTROL/h_cntr_reg_reg[6]_rep/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X35Y7      d3/VGA_CONTROL/h_cntr_reg_reg[6]_rep__0/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X43Y1      d3/VGA_CONTROL/h_cntr_reg_reg[6]_rep__1/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X37Y11     d3/VGA_CONTROL/h_sync_reg_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X37Y17     d3/VGA_CONTROL/v_cntr_reg_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X37Y17     d3/VGA_CONTROL/v_cntr_reg_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X37Y17     d3/VGA_CONTROL/v_cntr_reg_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { d3/VGA_CLK_108M/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y3    d3/VGA_CLK_108M/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  d3/VGA_CLK_108M/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  d3/VGA_CLK_108M/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  d3/VGA_CLK_108M/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  d3/VGA_CLK_108M/mmcm_adv_inst/CLKFBOUT



