ISE Auto-Make Log File
-----------------------

Starting: 'exewrap @__filesAllClean_exewrap.rsp'


Creating TCL Process
Cleaning Up Project
deleting file(s): __projnav.log
deleting file(s): __filesAllClean_exewrap.rsp
The tcl interpreter reported the following error when executing the script C:/Xilinx/data/projnav/_filesAllClean.tcl
called "processFiles" with too many arguments
    while executing
"processFiles $_schematicFiles $_edifFiles"
    ("foreach" body line 48)
    invoked from within
"foreach _File [split $_Files] {
               set _RootName  [file rootname $_File]
               set _Extension [file extension $_File]
           ..."
    ("cleanup" arm line 6)
    invoked from within
"switch -exact $_Type {
         cleanup {
            if [regexp {\*} $_Files junk] {
               catch {glob -nocomplain $_Files} _FileList
      ..."
    ("foreach" body line 4)
    invoked from within
"foreach _line [split [read $_RspFileHandle] \n] {
      set _Type  [lindex $_line 0]
      set _Files [lrange $_line 1 [llength $_line]]
      switch ..."
    invoked from within
"if [catch {open $_RspFile r} _RspFileHandle] {
  puts "Cannot open $_RspFile: $_RspFileHandle"
  set _RetVal 1
} else {
   puts "Cleaning Up Project"
..."
    (file "C:/Xilinx/data/projnav/_filesAllClean.tcl" line 41)
Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Starting: 'exewrap @__filesAllClean_exewrap.rsp'


Creating TCL Process
Cleaning Up Project
deleting file(s): __projnav.log
deleting file(s): __filesAllClean_exewrap.rsp
The tcl interpreter reported the following error when executing the script C:/Xilinx/data/projnav/_filesAllClean.tcl
called "processFiles" with too many arguments
    while executing
"processFiles $_schematicFiles $_edifFiles"
    ("foreach" body line 48)
    invoked from within
"foreach _File [split $_Files] {
               set _RootName  [file rootname $_File]
               set _Extension [file extension $_File]
           ..."
    ("cleanup" arm line 6)
    invoked from within
"switch -exact $_Type {
         cleanup {
            if [regexp {\*} $_Files junk] {
               catch {glob -nocomplain $_Files} _FileList
      ..."
    ("foreach" body line 4)
    invoked from within
"foreach _line [split [read $_RspFileHandle] \n] {
      set _Type  [lindex $_line 0]
      set _Files [lrange $_line 1 [llength $_line]]
      switch ..."
    invoked from within
"if [catch {open $_RspFile r} _RspFileHandle] {
  puts "Cannot open $_RspFile: $_RspFileHandle"
  set _RetVal 1
} else {
   puts "Cleaning Up Project"
..."
    (file "C:/Xilinx/data/projnav/_filesAllClean.tcl" line 41)
Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Starting: 'sch2jhd -family=virtex project2.sch project2.jhd'


Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Starting: 'jhdparse @CtrlUnit.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    CtrlUnit.vhd
Scanning    CtrlUnit.vhd
Writing CtrlUnit.jhd.

JHDPARSE complete -    0 errors,    0 warnings.

Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Starting: 'jhdparse @CtrlUnit.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    CtrlUnit.vhd
Scanning    CtrlUnit.vhd
Writing CtrlUnit.jhd.

JHDPARSE complete -    0 errors,    0 warnings.

Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Starting: 'jhdparse @CtrlUnit.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    CtrlUnit.vhd
Scanning    CtrlUnit.vhd
Writing CtrlUnit.jhd.

JHDPARSE complete -    0 errors,    0 warnings.

Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Updating: Launch ModelSim Simulator

Starting: 'exewrap -tapkeep -mode pipe -command xilperl __checkModelSim.pl'


Starting: 'xilperl __checkModelSim.pl '


EXEWRAP detected that program 'xilperl' completed successfully.

Done: completed successfully.

Starting: 'exewrap -command xilperl _toldo.pl'


Done: completed successfully.

Launching: 'exewrap @_launchModelSimApp_exewrap.rsp'



ISE Auto-Make Log File
-----------------------

Starting: 'jhdparse @CtrlUnit.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    CtrlUnit.vhd
Scanning    CtrlUnit.vhd
Writing CtrlUnit.jhd.

JHDPARSE complete -    0 errors,    0 warnings.

Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Updating: Launch ModelSim Simulator

Starting: 'exewrap -tapkeep -mode pipe -command xilperl __checkModelSim.pl'


Starting: 'xilperl __checkModelSim.pl '


EXEWRAP detected that program 'xilperl' completed successfully.

Done: completed successfully.

Starting: 'exewrap -command xilperl _toldo.pl'


Done: completed successfully.

Launching: 'exewrap @_launchModelSimApp_exewrap.rsp'



ISE Auto-Make Log File
-----------------------

Starting: 'jhdparse @CtrlUnit.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    CtrlUnit.vhd
Scanning    CtrlUnit.vhd
Writing CtrlUnit.jhd.

JHDPARSE complete -    0 errors,    0 warnings.

Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Updating: Create Schematic Symbol

Starting: 'exewrap @_ctrlunit_exewrap.rsp'


Analyzing VHDL source files...
Elaborating design unit ctrlunit...
vhdtdtfi completed without error...

Done: completed successfully.

Starting: 'exewrap @_ctrlunit_spl2sym_exewrap.rsp'


Starting: 'spl2sym -family=virtex ctrlunit.spl ctrlunit.sym '


Release 4.1i - spl2sym E.30
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.
EXEWRAP detected that program 'spl2sym' completed successfully.

Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Starting: 'sch2jhd -family=virtex project2.sch project2.jhd'


Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Updating: Implement Design

Starting: 'exewrap @_project2_sch2vhf_exewrap.rsp'


Starting: 'sch2vhdl -family=virtex -flat -suppress -w project2.sch project2.vhf '


Release 4.1i - sch2vhdl E.30
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.
DRC Check completed: No Error found.
Vhdl netlist file generated.
EXEWRAP detected that program 'sch2vhdl' completed successfully.

Done: completed successfully.

Starting: 'exewrap @_add_sch2vhf_exewrap.rsp'


Starting: 'sch2vhdl -family=virtex -flat -suppress -w add.sch add.vhf '


Release 4.1i - sch2vhdl E.30
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.
DRC Check completed: No Error found.
Vhdl netlist file generated.
EXEWRAP detected that program 'sch2vhdl' completed successfully.

Done: completed successfully.

Starting: 'exewrap @_alu_sch2vhf_exewrap.rsp'


Starting: 'sch2vhdl -family=virtex -flat -suppress -w alu.sch alu.vhf '


Release 4.1i - sch2vhdl E.30
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.
DRC Check completed: No Error found.
Vhdl netlist file generated.
EXEWRAP detected that program 'sch2vhdl' completed successfully.

Done: completed successfully.

Starting: 'exewrap @_regfile_sch2vhf_exewrap.rsp'


Starting: 'sch2vhdl -family=virtex -flat -suppress -w regfile.sch regfile.vhf '


Release 4.1i - sch2vhdl E.30
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.
DRC Check completed: No Error found.
Vhdl netlist file generated.
EXEWRAP detected that program 'sch2vhdl' completed successfully.

Done: completed successfully.

Starting: 'exewrap @__project2_2prj_exewrap.rsp'


Creating TCL Process
Done: completed successfully.

Starting: 'exewrap -tapkeep -mode pipe -tcl -command C:/Xilinx/data/projnav/_filesAllClean.tcl _XSTClean.rsp 0'


Creating TCL Process
Cleaning Up Project
Finished cleaning up project
Done: completed successfully.

Starting: 'exewrap -mode pipe -tapkeep -command C:/Xilinx/bin/nt/xst.exe -ifn project2.xst -ofn project2.syr'


Starting: 'C:/Xilinx/bin/nt/xst.exe -ifn project2.xst -ofn project2.syr '


Release 4.1i - xst E.30
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to .
CPU : 0.00 / 0.19 s | Elapsed : 0.00 / 0.00 s
 
--> Parameter overwrite set to YES
CPU : 0.00 / 0.20 s | Elapsed : 0.00 / 1.00 s
 
--> Parameter xsthdpdir set to ./xst
CPU : 0.00 / 0.20 s | Elapsed : 0.00 / 1.00 s
 
--> =========================================================================
---- Source Parameters
Input Format                       : VHDL
Input File Name                    : project2.prj

---- Target Parameters
Target Device                      : xcv50-pq240-6
Output File Name                   : project2
Output Format                      : NGC
Target Technology                  : virtex

---- Source Options
Entity Name                        : project2
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
FSM Flip-Flop Type                 : D
Mux Extraction                     : YES
Resource Sharing                   : YES
Complex Clock Enable Extraction    : YES
ROM Extraction                     : Yes
RAM Extraction                     : Yes
RAM Style                          : Auto
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : YES
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Equivalent register Removal        : YES
Add Generic Clock Buffer(BUFG)     : 4
Global Maximum Fanout              : 100
Register Duplication               : YES
Move First FlipFlop Stage          : YES
Move Last FlipFlop Stage           : YES
Slice Packing                      : YES
Pack IO Registers into IOBs        : auto
Speed Grade                        : 6

---- General Options
Optimization Criterion             : Speed
Optimization Effort                : 1
Check Attribute Syntax             : YES
Keep Hierarchy                     : No
Global Optimization                : AllClockNets
Write Timing Constraints           : No
Incremental Synthesis              : NO

=========================================================================

Compiling vhdl file E:/proj3/project3test/pctosraminterface-sv06.vhd in Library work.
Entity <pctosraminterface> (Architecture <pctosraminterface_arch>) compiled.
Compiling vhdl file E:/proj3/project3test/memorymultiplexor-sv01.vhd in Library work.
Entity <memorymultiplexor> (Architecture <memorymultiplexor_arch>) compiled.
Compiling vhdl file E:/proj3/project3test/sram512kleft16bit50mhzreadreq-sv05.vhd in Library work.
Entity <sraminterface> (Architecture <sraminterface_arch>) compiled.
Compiling vhdl file E:/proj3/project3test/negative_detect.vhd in Library work.
Entity <negative_detect> (Architecture <behavioral>) compiled.
Compiling vhdl file E:/proj3/project3test/OF_detect.vhd in Library work.
Entity <of_detect> (Architecture <behavioral>) compiled.
Compiling vhdl file E:/proj3/project3test/one_bus.vhd in Library work.
Entity <one_bus> (Architecture <behavioral>) compiled.
Compiling vhdl file E:/proj3/project3test/zeroBus.vhd in Library work.
Entity <zerobus> (Architecture <behavioral>) compiled.
Compiling vhdl file E:/proj3/project3test/memoryread.vhd in Library work.
Entity <memoryread> (Architecture <behavioral>) compiled.
Compiling vhdl file E:/proj3/project3test/memorywrite.vhd in Library work.
Entity <memorywrite> (Architecture <behavioral>) compiled.
Compiling vhdl file E:/proj3/project3test/sraminterfacewithpport-sv01.vhd in Library work.
Entity <sraminterfacewithpport> (Architecture <sraminterfacewithpport_arch>) compiled.
Compiling vhdl file E:/proj3/project3test/add.vhf in Library work.
Entity <adsu16_mxilinx> (Architecture <schematic>) compiled.
Entity <inv16_mxilinx> (Architecture <schematic>) compiled.
Entity <add> (Architecture <schematic>) compiled.
Compiling vhdl file E:/proj3/project3test/control_module.vhd in Library work.
Entity <control_unit> (Architecture <behavioral>) compiled.
Compiling vhdl file E:/proj3/project3test/logical.vhd in Library work.
Entity <logical> (Architecture <behavioral>) compiled.
Compiling vhdl file E:/proj3/project3test/OF_enable.vhd in Library work.
Entity <of_enable> (Architecture <behavioral>) compiled.
Compiling vhdl file E:/proj3/project3test/shift.vhd in Library work.
Entity <shift> (Architecture <behavioral>) compiled.
Compiling vhdl file E:/proj3/project3test/zero_detect.vhd in Library work.
Entity <zero_detect> (Architecture <behavioral>) compiled.
Compiling vhdl file E:/proj3/project3test/alu.vhf in Library work.
Entity <alu> (Architecture <schematic>) compiled.
Compiling vhdl file E:/proj3/project3test/CtrlUnit.vhd in Library work.
Entity <ctrlunit> (Architecture <behavioral>) compiled.
Compiling vhdl file E:/proj3/project3test/memaccess.vhd in Library work.
Entity <memorymodule> (Architecture <behavioral>) compiled.
Compiling vhdl file E:/proj3/project3test/regfile.vhf in Library work.
Entity <d3_8e_mxilinx> (Architecture <schematic>) compiled.
Entity <fd16ce_mxilinx> (Architecture <schematic>) compiled.
Entity <regfile> (Architecture <schematic>) compiled.
Compiling vhdl file E:/proj3/project3test/project2.vhf in Library work.
Entity <ibuf8_mxilinx> (Architecture <schematic>) compiled.
Entity <obuf16_mxilinx> (Architecture <schematic>) compiled.
Entity <obuf4_mxilinx> (Architecture <schematic>) compiled.
ERROR:HDLParsers:856 - E:/proj3/project3test/project2.vhf Line 352. No default value for unconnected port <a>.
ERROR:HDLParsers:856 - E:/proj3/project3test/project2.vhf Line 352. No default value for unconnected port <b>.
ERROR:HDLParsers:856 - E:/proj3/project3test/project2.vhf Line 352. No default value for unconnected port <control>.
ERROR:HDLParsers:856 - E:/proj3/project3test/project2.vhf Line 497. No default value for unconnected port <rb>.
CPU : 1.05 / 1.25 s | Elapsed : 1.00 / 2.00 s
 
--> 
EXEWRAP detected a return code of '1' from program 'C:/Xilinx/bin/nt/xst.exe'

Done: failed with exit code: 0001.

ISE Auto-Make Log File
-----------------------

Updating: Edit Implementation Constraints File

Starting: 'exewrap @_editucf_exewrap.rsp'


Creating TCL Process
Starting: 'notepad project2.ucf'


Tcl C:/Xilinx/data/projnav/_editucf.tcl detected that program 'notepad project2.ucf' completed successfully.

Starting: 'chkdate'


Tcl C:/Xilinx/data/projnav/_editucf.tcl detected that program 'chkdate' completed successfully.

 Existing implementation results have been retained !
 To incorporate your constraint changes, right click on the 'Implement Design' process and select 'Rerun All'.
Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Updating: Edit Implementation Constraints (Constraints Editor)

Starting: 'exewrap -mode pipe -tapkeep -command C:/Xilinx/bin/nt/xst.exe -ifn project2.xst -ofn project2.syr'


Starting: 'C:/Xilinx/bin/nt/xst.exe -ifn project2.xst -ofn project2.syr '


Release 4.1i - xst E.30
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to .
CPU : 0.00 / 0.03 s | Elapsed : 0.00 / 0.00 s
 
--> Parameter overwrite set to YES
CPU : 0.00 / 0.03 s | Elapsed : 0.00 / 0.00 s
 
--> Parameter xsthdpdir set to ./xst
CPU : 0.00 / 0.03 s | Elapsed : 0.00 / 0.00 s
 
--> =========================================================================
---- Source Parameters
Input Format                       : VHDL
Input File Name                    : project2.prj

---- Target Parameters
Target Device                      : xcv50-pq240-6
Output File Name                   : project2
Output Format                      : NGC
Target Technology                  : virtex

---- Source Options
Entity Name                        : project2
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
FSM Flip-Flop Type                 : D
Mux Extraction                     : YES
Resource Sharing                   : YES
Complex Clock Enable Extraction    : YES
ROM Extraction                     : Yes
RAM Extraction                     : Yes
RAM Style                          : Auto
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : YES
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Equivalent register Removal        : YES
Add Generic Clock Buffer(BUFG)     : 4
Global Maximum Fanout              : 100
Register Duplication               : YES
Move First FlipFlop Stage          : YES
Move Last FlipFlop Stage           : YES
Slice Packing                      : YES
Pack IO Registers into IOBs        : auto
Speed Grade                        : 6

---- General Options
Optimization Criterion             : Speed
Optimization Effort                : 1
Check Attribute Syntax             : YES
Keep Hierarchy                     : No
Global Optimization                : AllClockNets
Write Timing Constraints           : No
Incremental Synthesis              : NO

=========================================================================

Compiling vhdl file E:/proj3/project3test/pctosraminterface-sv06.vhd in Library work.
Architecture Pctosraminterface_arch of Entity Pctosraminterface is up to date.
Compiling vhdl file E:/proj3/project3test/memorymultiplexor-sv01.vhd in Library work.
Architecture Memorymultiplexor_arch of Entity Memorymultiplexor is up to date.
Compiling vhdl file E:/proj3/project3test/sram512kleft16bit50mhzreadreq-sv05.vhd in Library work.
Architecture Sraminterface_arch of Entity Sraminterface is up to date.
Compiling vhdl file E:/proj3/project3test/negative_detect.vhd in Library work.
Architecture Behavioral of Entity Negative_detect is up to date.
Compiling vhdl file E:/proj3/project3test/OF_detect.vhd in Library work.
Architecture Behavioral of Entity Of_detect is up to date.
Compiling vhdl file E:/proj3/project3test/one_bus.vhd in Library work.
Architecture Behavioral of Entity One_bus is up to date.
Compiling vhdl file E:/proj3/project3test/zeroBus.vhd in Library work.
Architecture Behavioral of Entity Zerobus is up to date.
Compiling vhdl file E:/proj3/project3test/memoryread.vhd in Library work.
Architecture Behavioral of Entity Memoryread is up to date.
Compiling vhdl file E:/proj3/project3test/memorywrite.vhd in Library work.
Architecture Behavioral of Entity Memorywrite is up to date.
Compiling vhdl file E:/proj3/project3test/sraminterfacewithpport-sv01.vhd in Library work.
Architecture Sraminterfacewithpport_arch of Entity Sraminterfacewithpport is up to date.
Compiling vhdl file E:/proj3/project3test/add.vhf in Library work.
Architecture Schematic of Entity Adsu16_mxilinx is up to date.
Architecture Schematic of Entity Inv16_mxilinx is up to date.
Architecture Schematic of Entity Add is up to date.
Compiling vhdl file E:/proj3/project3test/control_module.vhd in Library work.
Architecture Behavioral of Entity Control_unit is up to date.
Compiling vhdl file E:/proj3/project3test/logical.vhd in Library work.
Architecture Behavioral of Entity Logical is up to date.
Compiling vhdl file E:/proj3/project3test/OF_enable.vhd in Library work.
Architecture Behavioral of Entity Of_enable is up to date.
Compiling vhdl file E:/proj3/project3test/shift.vhd in Library work.
Architecture Behavioral of Entity Shift is up to date.
Compiling vhdl file E:/proj3/project3test/zero_detect.vhd in Library work.
Architecture Behavioral of Entity Zero_detect is up to date.
Compiling vhdl file E:/proj3/project3test/alu.vhf in Library work.
Architecture Schematic of Entity Alu is up to date.
Compiling vhdl file E:/proj3/project3test/CtrlUnit.vhd in Library work.
Architecture Behavioral of Entity Ctrlunit is up to date.
Compiling vhdl file E:/proj3/project3test/memaccess.vhd in Library work.
Architecture Behavioral of Entity Memorymodule is up to date.
Compiling vhdl file E:/proj3/project3test/regfile.vhf in Library work.
Architecture Schematic of Entity D3_8e_mxilinx is up to date.
Architecture Schematic of Entity Fd16ce_mxilinx is up to date.
Architecture Schematic of Entity Regfile is up to date.
Compiling vhdl file E:/proj3/project3test/project2.vhf in Library work.
Architecture schematic of Entity ibuf8_mxilinx is up to date.
Architecture schematic of Entity obuf16_mxilinx is up to date.
Architecture schematic of Entity obuf4_mxilinx is up to date.
ERROR:HDLParsers:856 - E:/proj3/project3test/project2.vhf Line 352. No default value for unconnected port <a>.
ERROR:HDLParsers:856 - E:/proj3/project3test/project2.vhf Line 352. No default value for unconnected port <b>.
ERROR:HDLParsers:856 - E:/proj3/project3test/project2.vhf Line 352. No default value for unconnected port <control>.
ERROR:HDLParsers:856 - E:/proj3/project3test/project2.vhf Line 497. No default value for unconnected port <rb>.
CPU : 1.77 / 1.81 s | Elapsed : 2.00 / 2.00 s
 
--> 
EXEWRAP detected a return code of '1' from program 'C:/Xilinx/bin/nt/xst.exe'

Done: failed with exit code: 0001.

ISE Auto-Make Log File
-----------------------

Starting: 'sch2jhd -family=virtex project2.sch project2.jhd'


Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Updating: Edit Implementation Constraints (Constraints Editor)

Starting: 'exewrap @_project2_sch2vhf_exewrap.rsp'


Starting: 'sch2vhdl -family=virtex -flat -suppress -w project2.sch project2.vhf '


Release 4.1i - sch2vhdl E.30
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.
DRC Check completed: No Error found.
Vhdl netlist file generated.
EXEWRAP detected that program 'sch2vhdl' completed successfully.

Done: completed successfully.

Starting: 'exewrap @__project2_2prj_exewrap.rsp'


Creating TCL Process
Done: completed successfully.

Starting: 'exewrap -tapkeep -mode pipe -tcl -command C:/Xilinx/data/projnav/_filesAllClean.tcl _XSTClean.rsp 0'


Creating TCL Process
Cleaning Up Project
Finished cleaning up project
Done: completed successfully.

Starting: 'exewrap -mode pipe -tapkeep -command C:/Xilinx/bin/nt/xst.exe -ifn project2.xst -ofn project2.syr'


Starting: 'C:/Xilinx/bin/nt/xst.exe -ifn project2.xst -ofn project2.syr '


Release 4.1i - xst E.30
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to .
CPU : 0.00 / 0.03 s | Elapsed : 0.00 / 0.00 s
 
--> Parameter overwrite set to YES
CPU : 0.00 / 0.03 s | Elapsed : 0.00 / 0.00 s
 
--> Parameter xsthdpdir set to ./xst
CPU : 0.00 / 0.03 s | Elapsed : 0.00 / 0.00 s
 
--> =========================================================================
---- Source Parameters
Input Format                       : VHDL
Input File Name                    : project2.prj

---- Target Parameters
Target Device                      : xcv50-pq240-6
Output File Name                   : project2
Output Format                      : NGC
Target Technology                  : virtex

---- Source Options
Entity Name                        : project2
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
FSM Flip-Flop Type                 : D
Mux Extraction                     : YES
Resource Sharing                   : YES
Complex Clock Enable Extraction    : YES
ROM Extraction                     : Yes
RAM Extraction                     : Yes
RAM Style                          : Auto
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : YES
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Equivalent register Removal        : YES
Add Generic Clock Buffer(BUFG)     : 4
Global Maximum Fanout              : 100
Register Duplication               : YES
Move First FlipFlop Stage          : YES
Move Last FlipFlop Stage           : YES
Slice Packing                      : YES
Pack IO Registers into IOBs        : auto
Speed Grade                        : 6

---- General Options
Optimization Criterion             : Speed
Optimization Effort                : 1
Check Attribute Syntax             : YES
Keep Hierarchy                     : No
Global Optimization                : AllClockNets
Write Timing Constraints           : No
Incremental Synthesis              : NO

=========================================================================

Compiling vhdl file E:/proj3/project3test/pctosraminterface-sv06.vhd in Library work.
Architecture Pctosraminterface_arch of Entity Pctosraminterface is up to date.
Compiling vhdl file E:/proj3/project3test/memorymultiplexor-sv01.vhd in Library work.
Architecture Memorymultiplexor_arch of Entity Memorymultiplexor is up to date.
Compiling vhdl file E:/proj3/project3test/sram512kleft16bit50mhzreadreq-sv05.vhd in Library work.
Architecture Sraminterface_arch of Entity Sraminterface is up to date.
Compiling vhdl file E:/proj3/project3test/memoryread.vhd in Library work.
Architecture Behavioral of Entity Memoryread is up to date.
Compiling vhdl file E:/proj3/project3test/memorywrite.vhd in Library work.
Architecture Behavioral of Entity Memorywrite is up to date.
Compiling vhdl file E:/proj3/project3test/sraminterfacewithpport-sv01.vhd in Library work.
Architecture Sraminterfacewithpport_arch of Entity Sraminterfacewithpport is up to date.
Compiling vhdl file E:/proj3/project3test/CtrlUnit.vhd in Library work.
Architecture Behavioral of Entity Ctrlunit is up to date.
Compiling vhdl file E:/proj3/project3test/memaccess.vhd in Library work.
Architecture Behavioral of Entity Memorymodule is up to date.
Compiling vhdl file E:/proj3/project3test/regfile.vhf in Library work.
Architecture Schematic of Entity D3_8e_mxilinx is up to date.
Architecture Schematic of Entity Fd16ce_mxilinx is up to date.
Architecture Schematic of Entity Regfile is up to date.
Compiling vhdl file E:/proj3/project3test/project2.vhf in Library work.
Entity <ibuf8_mxilinx> (Architecture <schematic>) compiled.
Entity <obuf16_mxilinx> (Architecture <schematic>) compiled.
Entity <obuf4_mxilinx> (Architecture <schematic>) compiled.
ERROR:HDLParsers:856 - E:/proj3/project3test/project2.vhf Line 468. No default value for unconnected port <rb>.
CPU : 0.95 / 0.98 s | Elapsed : 1.00 / 1.00 s
 
--> 
EXEWRAP detected a return code of '1' from program 'C:/Xilinx/bin/nt/xst.exe'

Done: failed with exit code: 0001.

ISE Auto-Make Log File
-----------------------

Updating: Edit Implementation Constraints (Constraints Editor)

Starting: 'exewrap -mode pipe -tapkeep -command C:/Xilinx/bin/nt/xst.exe -ifn project2.xst -ofn project2.syr'


Starting: 'C:/Xilinx/bin/nt/xst.exe -ifn project2.xst -ofn project2.syr '


Release 4.1i - xst E.30
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to .
CPU : 0.00 / 0.03 s | Elapsed : 0.00 / 0.00 s
 
--> Parameter overwrite set to YES
CPU : 0.00 / 0.03 s | Elapsed : 0.00 / 0.00 s
 
--> Parameter xsthdpdir set to ./xst
CPU : 0.00 / 0.03 s | Elapsed : 0.00 / 0.00 s
 
--> =========================================================================
---- Source Parameters
Input Format                       : VHDL
Input File Name                    : project2.prj

---- Target Parameters
Target Device                      : xcv50-pq240-6
Output File Name                   : project2
Output Format                      : NGC
Target Technology                  : virtex

---- Source Options
Entity Name                        : project2
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
FSM Flip-Flop Type                 : D
Mux Extraction                     : YES
Resource Sharing                   : YES
Complex Clock Enable Extraction    : YES
ROM Extraction                     : Yes
RAM Extraction                     : Yes
RAM Style                          : Auto
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : YES
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Equivalent register Removal        : YES
Add Generic Clock Buffer(BUFG)     : 4
Global Maximum Fanout              : 100
Register Duplication               : YES
Move First FlipFlop Stage          : YES
Move Last FlipFlop Stage           : YES
Slice Packing                      : YES
Pack IO Registers into IOBs        : auto
Speed Grade                        : 6

---- General Options
Optimization Criterion             : Speed
Optimization Effort                : 1
Check Attribute Syntax             : YES
Keep Hierarchy                     : No
Global Optimization                : AllClockNets
Write Timing Constraints           : No
Incremental Synthesis              : NO

=========================================================================

Compiling vhdl file E:/proj3/project3test/pctosraminterface-sv06.vhd in Library work.
Architecture Pctosraminterface_arch of Entity Pctosraminterface is up to date.
Compiling vhdl file E:/proj3/project3test/memorymultiplexor-sv01.vhd in Library work.
Architecture Memorymultiplexor_arch of Entity Memorymultiplexor is up to date.
Compiling vhdl file E:/proj3/project3test/sram512kleft16bit50mhzreadreq-sv05.vhd in Library work.
Architecture Sraminterface_arch of Entity Sraminterface is up to date.
Compiling vhdl file E:/proj3/project3test/memoryread.vhd in Library work.
Architecture Behavioral of Entity Memoryread is up to date.
Compiling vhdl file E:/proj3/project3test/memorywrite.vhd in Library work.
Architecture Behavioral of Entity Memorywrite is up to date.
Compiling vhdl file E:/proj3/project3test/sraminterfacewithpport-sv01.vhd in Library work.
Architecture Sraminterfacewithpport_arch of Entity Sraminterfacewithpport is up to date.
Compiling vhdl file E:/proj3/project3test/CtrlUnit.vhd in Library work.
Architecture Behavioral of Entity Ctrlunit is up to date.
Compiling vhdl file E:/proj3/project3test/memaccess.vhd in Library work.
Architecture Behavioral of Entity Memorymodule is up to date.
Compiling vhdl file E:/proj3/project3test/regfile.vhf in Library work.
Architecture Schematic of Entity D3_8e_mxilinx is up to date.
Architecture Schematic of Entity Fd16ce_mxilinx is up to date.
Architecture Schematic of Entity Regfile is up to date.
Compiling vhdl file E:/proj3/project3test/project2.vhf in Library work.
Architecture schematic of Entity ibuf8_mxilinx is up to date.
Architecture schematic of Entity obuf16_mxilinx is up to date.
Architecture schematic of Entity obuf4_mxilinx is up to date.
ERROR:HDLParsers:856 - E:/proj3/project3test/project2.vhf Line 468. No default value for unconnected port <rb>.
CPU : 0.92 / 0.95 s | Elapsed : 1.00 / 1.00 s
 
--> 
EXEWRAP detected a return code of '1' from program 'C:/Xilinx/bin/nt/xst.exe'

Done: failed with exit code: 0001.

ISE Auto-Make Log File
-----------------------

Starting: 'sch2jhd -family=virtex project2.sch project2.jhd'


Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Updating: Edit Implementation Constraints (Constraints Editor)

Starting: 'exewrap @_project2_sch2vhf_exewrap.rsp'


Starting: 'sch2vhdl -family=virtex -flat -suppress -w project2.sch project2.vhf '


Release 4.1i - sch2vhdl E.30
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.
DRC Check completed: No Error found.
Vhdl netlist file generated.
EXEWRAP detected that program 'sch2vhdl' completed successfully.

Done: completed successfully.

Starting: 'exewrap @__project2_2prj_exewrap.rsp'


Creating TCL Process
Done: completed successfully.

Starting: 'exewrap -tapkeep -mode pipe -tcl -command C:/Xilinx/data/projnav/_filesAllClean.tcl _XSTClean.rsp 0'


Creating TCL Process
Cleaning Up Project
Finished cleaning up project
Done: completed successfully.

Starting: 'exewrap -mode pipe -tapkeep -command C:/Xilinx/bin/nt/xst.exe -ifn project2.xst -ofn project2.syr'


Starting: 'C:/Xilinx/bin/nt/xst.exe -ifn project2.xst -ofn project2.syr '


Release 4.1i - xst E.30
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to .
CPU : 0.00 / 0.03 s | Elapsed : 0.00 / 0.00 s
 
--> Parameter overwrite set to YES
CPU : 0.00 / 0.03 s | Elapsed : 0.00 / 0.00 s
 
--> Parameter xsthdpdir set to ./xst
CPU : 0.00 / 0.03 s | Elapsed : 0.00 / 0.00 s
 
--> =========================================================================
---- Source Parameters
Input Format                       : VHDL
Input File Name                    : project2.prj

---- Target Parameters
Target Device                      : xcv50-pq240-6
Output File Name                   : project2
Output Format                      : NGC
Target Technology                  : virtex

---- Source Options
Entity Name                        : project2
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
FSM Flip-Flop Type                 : D
Mux Extraction                     : YES
Resource Sharing                   : YES
Complex Clock Enable Extraction    : YES
ROM Extraction                     : Yes
RAM Extraction                     : Yes
RAM Style                          : Auto
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : YES
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Equivalent register Removal        : YES
Add Generic Clock Buffer(BUFG)     : 4
Global Maximum Fanout              : 100
Register Duplication               : YES
Move First FlipFlop Stage          : YES
Move Last FlipFlop Stage           : YES
Slice Packing                      : YES
Pack IO Registers into IOBs        : auto
Speed Grade                        : 6

---- General Options
Optimization Criterion             : Speed
Optimization Effort                : 1
Check Attribute Syntax             : YES
Keep Hierarchy                     : No
Global Optimization                : AllClockNets
Write Timing Constraints           : No
Incremental Synthesis              : NO

=========================================================================

Compiling vhdl file E:/proj3/project3test/pctosraminterface-sv06.vhd in Library work.
Architecture Pctosraminterface_arch of Entity Pctosraminterface is up to date.
Compiling vhdl file E:/proj3/project3test/memorymultiplexor-sv01.vhd in Library work.
Architecture Memorymultiplexor_arch of Entity Memorymultiplexor is up to date.
Compiling vhdl file E:/proj3/project3test/sram512kleft16bit50mhzreadreq-sv05.vhd in Library work.
Architecture Sraminterface_arch of Entity Sraminterface is up to date.
Compiling vhdl file E:/proj3/project3test/memoryread.vhd in Library work.
Architecture Behavioral of Entity Memoryread is up to date.
Compiling vhdl file E:/proj3/project3test/memorywrite.vhd in Library work.
Architecture Behavioral of Entity Memorywrite is up to date.
Compiling vhdl file E:/proj3/project3test/sraminterfacewithpport-sv01.vhd in Library work.
Architecture Sraminterfacewithpport_arch of Entity Sraminterfacewithpport is up to date.
Compiling vhdl file E:/proj3/project3test/CtrlUnit.vhd in Library work.
Architecture Behavioral of Entity Ctrlunit is up to date.
Compiling vhdl file E:/proj3/project3test/memaccess.vhd in Library work.
Architecture Behavioral of Entity Memorymodule is up to date.
Compiling vhdl file E:/proj3/project3test/regfile.vhf in Library work.
Architecture Schematic of Entity D3_8e_mxilinx is up to date.
Architecture Schematic of Entity Fd16ce_mxilinx is up to date.
Architecture Schematic of Entity Regfile is up to date.
Compiling vhdl file E:/proj3/project3test/project2.vhf in Library work.
Entity <ibuf8_mxilinx> (Architecture <schematic>) compiled.
Entity <obuf16_mxilinx> (Architecture <schematic>) compiled.
Entity <obuf4_mxilinx> (Architecture <schematic>) compiled.
Entity <project2> (Architecture <schematic>) compiled.

Analyzing Entity <project2> (Architecture <Schematic>).
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set property "keep_hierarchy = TRUE" for instance <xlxi_28> in unit <project2>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set property "keep_hierarchy = TRUE" for instance <xlxi_19> in unit <project2>.
    Set property "keep_hierarchy = TRUE" for instance <xlxi_18> in unit <project2>.
WARNING:Xst:753 - E:/proj3/project3test/project2.vhf (Line 474). Unconnected output port 'busb' of component 'regfile'.
Entity <project2> analyzed. Unit <project2> generated.

Analyzing Entity <ctrlunit> (Architecture <behavioral>).
WARNING:Xst:819 - E:/proj3/project3test/CtrlUnit.vhd (Line 51). The following signals are missing in the process sensitivity
 list:
   dout, a.
Entity <ctrlunit> analyzed. Unit <ctrlunit> generated.

Analyzing Entity <ibuf8_mxilinx> (Architecture <schematic>).
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
Entity <ibuf8_mxilinx> analyzed. Unit <ibuf8_mxilinx> generated.

Analyzing Entity <memorymodule> (Architecture <behavioral>).
Entity <memorymodule> analyzed. Unit <memorymodule> generated.

Analyzing Entity <obuf16_mxilinx> (Architecture <schematic>).
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
Entity <obuf16_mxilinx> analyzed. Unit <obuf16_mxilinx> generated.

Analyzing Entity <obuf4_mxilinx> (Architecture <schematic>).
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
Entity <obuf4_mxilinx> analyzed. Unit <obuf4_mxilinx> generated.

Analyzing Entity <regfile> (Architecture <schematic>).
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:766 - E:/proj3/project3test/regfile.vhf (Line 362). Generating a Black Box for component <buxmux16>.
WARNING:Xst:766 - E:/proj3/project3test/regfile.vhf (Line 401). Generating a Black Box for component <buxmux16>.
WARNING:Xst:753 - E:/proj3/project3test/regfile.vhf (Line 440). Unconnected output port 'd0' of component 'd3_8e_mxilinx'.
    Set property "keep_hierarchy = TRUE" for instance <xlxi_7> in unit <regfile>.
    Set property "keep_hierarchy = TRUE" for instance <xlxi_67> in unit <regfile>.
    Set property "keep_hierarchy = TRUE" for instance <xlxi_70> in unit <regfile>.
    Set property "keep_hierarchy = TRUE" for instance <xlxi_68> in unit <regfile>.
    Set property "keep_hierarchy = TRUE" for instance <xlxi_66> in unit <regfile>.
    Set property "keep_hierarchy = TRUE" for instance <xlxi_72> in unit <regfile>.
    Set property "keep_hierarchy = TRUE" for instance <xlxi_71> in unit <regfile>.
    Set property "keep_hierarchy = TRUE" for instance <xlxi_69> in unit <regfile>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
Entity <regfile> analyzed. Unit <regfile> generated.

Analyzing Entity <memoryread> (Architecture <behavioral>).
Entity <memoryread> analyzed. Unit <memoryread> generated.

Analyzing Entity <memorywrite> (Architecture <behavioral>).
Entity <memorywrite> analyzed. Unit <memorywrite> generated.

Analyzing Entity <sraminterfacewithpport> (Architecture <sraminterfacewithpport_arch>).
WARNING:Xst:753 - E:/proj3/project3test/sraminterfacewithpport-sv01.vhd (Line 191). Unconnected output port 'portinslicenum'
 of component 'pctosraminterface'.
WARNING:Xst:753 - E:/proj3/project3test/sraminterfacewithpport-sv01.vhd (Line 191). Unconnected output port 'portoutslicenum
' of component 'pctosraminterface'.
WARNING:Xst:753 - E:/proj3/project3test/sraminterfacewithpport-sv01.vhd (Line 191). Unconnected output port 'stateoutput' of
 component 'pctosraminterface'.
Entity <sraminterfacewithpport> analyzed. Unit <sraminterfacewithpport> generated.

Analyzing Entity <d3_8e_mxilinx> (Architecture <schematic>).
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
Entity <d3_8e_mxilinx> analyzed. Unit <d3_8e_mxilinx> generated.

Analyzing Entity <fd16ce_mxilinx> (Architecture <schematic>).
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "INIT =  0" for instance <i_q0> in unit <fd16ce_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "INIT =  0" for instance <i_q5> in unit <fd16ce_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "INIT =  0" for instance <i_q1> in unit <fd16ce_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "INIT =  0" for instance <i_q2> in unit <fd16ce_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "INIT =  0" for instance <i_q3> in unit <fd16ce_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "INIT =  0" for instance <i_q4> in unit <fd16ce_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "INIT =  0" for instance <i_q6> in unit <fd16ce_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "INIT =  0" for instance <i_q7> in unit <fd16ce_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "INIT =  0" for instance <i_q8> in unit <fd16ce_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "INIT =  0" for instance <i_q9> in unit <fd16ce_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "INIT =  0" for instance <i_q10> in unit <fd16ce_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "INIT =  0" for instance <i_q11> in unit <fd16ce_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "INIT =  0" for instance <i_q12> in unit <fd16ce_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "INIT =  0" for instance <i_q13> in unit <fd16ce_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "INIT =  0" for instance <i_q14> in unit <fd16ce_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "INIT =  0" for instance <i_q15> in unit <fd16ce_mxilinx>.
Entity <fd16ce_mxilinx> analyzed. Unit <fd16ce_mxilinx> generated.

Analyzing Entity <pctosraminterface> (Architecture <pctosraminterface_arch>).
WARNING:Xst:819 - E:/proj3/project3test/pctosraminterface-sv06.vhd (Line 193). The following signals are missing in the proc
ess sensitivity list:
   asyncinputs, syncinputs1, syncinputs2.
WARNING:Xst:819 - E:/proj3/project3test/pctosraminterface-sv06.vhd (Line 211). The following signals are missing in the proc
ess sensitivity list:
   softreset.
Entity <pctosraminterface> analyzed. Unit <pctosraminterface> generated.

Analyzing Entity <memorymultiplexor> (Architecture <memorymultiplexor_arch>).
Entity <memorymultiplexor> analyzed. Unit <memorymultiplexor> generated.

Analyzing Entity <sraminterface> (Architecture <sraminterface_arch>).
Entity <sraminterface> analyzed. Unit <sraminterface> generated.


Synthesizing Unit <sraminterface>.
    Related source file is E:/proj3/project3test/sram512kleft16bit50mhzreadreq-sv05.vhd.
    Found finite state machine <FSM_0> for signal <presstate>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 11                                             |
    | Inputs             | 2                                              |
    | Outputs            | 8                                              |
    | Reset type         | asynchronous                                   |
    | Encoding           | automatic                                      |
    | State register     | D  flip-flops                                  |
    -----------------------------------------------------------------------
    Found 19-bit register for signal <addrreg>.
    Found 1-bit register for signal <cen>.
    Found 1-bit register for signal <doingwrite1>.
    Found 1-bit register for signal <doingwrite2>.
    Found 1-bit register for signal <oen>.
    Found 16-bit tristate buffer for signal <sramdata>.
    Found 16-bit register for signal <writedatareg>.
    Found 19 1-bit 2-to-1 multiplexers.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  39 D-type flip-flop(s).
	inferred  19 Multiplexer(s).
	inferred  16 Tristate(s).
Unit <sraminterface> synthesized.


Synthesizing Unit <memorymultiplexor>.
    Related source file is E:/proj3/project3test/memorymultiplexor-sv01.vhd.
    Found 1-bit register for signal <presstate>.
    Found 57 1-bit 2-to-1 multiplexers.
    Summary:
	inferred   1 D-type flip-flop(s).
	inferred  57 Multiplexer(s).
Unit <memorymultiplexor> synthesized.


Synthesizing Unit <pctosraminterface>.
    Related source file is E:/proj3/project3test/pctosraminterface-sv06.vhd.
WARNING:Xst:646 - Signal <regdatain> is assigned but never used.
    Found finite state machine <FSM_1> for signal <presstate>.
    -----------------------------------------------------------------------
    | States             | 10                                             |
    | Transitions        | 45                                             |
    | Inputs             | 11                                             |
    | Outputs            | 12                                             |
    | Reset type         | asynchronous                                   |
    | Encoding           | automatic                                      |
    | State register     | D  flip-flops                                  |
    -----------------------------------------------------------------------
WARNING:Xst:737 - Found 8-bit latch for signal <mysyncdata>.
    Found 4-bit 4-to-1 multiplexer for signal <dataout>.
    Found 19-bit adder for signal <$n0000> created at line 261.
    Found 8-bit comparator equal for signal <$n0098> created at line 200.
    Found 8-bit comparator equal for signal <$n0099> created at line 200.
    Found 8-bit comparator equal for signal <$n0100> created at line 250.
    Found 8-bit comparator equal for signal <$n0101> created at line 250.
    Found 19-bit register for signal <curaddrreg>.
    Found 5-bit register for signal <datainreg>.
    Found 2-bit up counter for signal <inslicenum>.
    Found 2-bit up counter for signal <outslicenum>.
    Found 1-bit register for signal <pccontrolenabled>.
    Found 16-bit register for signal <readdatareg>.
    Found 8-bit register for signal <syncinputs1>.
    Found 8-bit register for signal <syncinputs2>.
    Found 8-bit register for signal <syncinputs3>.
    Found 1-bit register for signal <syncnextslice>.
    Found 1-bit register for signal <syncread>.
    Found 1-bit register for signal <syncwrite>.
    Found 16-bit register for signal <writedatareg>.
    Found 19 1-bit 2-to-1 multiplexers.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   2 Counter(s).
	inferred  84 D-type flip-flop(s).
	inferred   8 Latch(s).
	inferred   1 Adder/Subtracter(s).
	inferred   4 Comparator(s).
	inferred  23 Multiplexer(s).
Unit <pctosraminterface> synthesized.


Synthesizing Unit <fd16ce_mxilinx>.
    Related source file is E:/proj3/project3test/regfile.vhf.
Unit <fd16ce_mxilinx> synthesized.


Synthesizing Unit <d3_8e_mxilinx>.
    Related source file is E:/proj3/project3test/regfile.vhf.
Unit <d3_8e_mxilinx> synthesized.


Synthesizing Unit <sraminterfacewithpport>.
    Related source file is E:/proj3/project3test/sraminterfacewithpport-sv01.vhd.
Unit <sraminterfacewithpport> synthesized.


Synthesizing Unit <memorywrite>.
    Related source file is E:/proj3/project3test/memorywrite.vhd.
    Found finite state machine <FSM_2> for signal <prestate>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 6                                              |
    | Inputs             | 2                                              |
    | Outputs            | 2                                              |
    | Reset type         | asynchronous                                   |
    | Encoding           | automatic                                      |
    | State register     | D  flip-flops                                  |
    -----------------------------------------------------------------------
    Summary:
	inferred   1 Finite State Machine(s).
Unit <memorywrite> synthesized.


Synthesizing Unit <memoryread>.
    Related source file is E:/proj3/project3test/memoryread.vhd.
    Found finite state machine <FSM_3> for signal <prestate>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 6                                              |
    | Inputs             | 2                                              |
    | Outputs            | 2                                              |
    | Reset type         | asynchronous                                   |
    | Encoding           | automatic                                      |
    | State register     | D  flip-flops                                  |
    -----------------------------------------------------------------------
    Summary:
	inferred   1 Finite State Machine(s).
Unit <memoryread> synthesized.


Synthesizing Unit <regfile>.
    Related source file is E:/proj3/project3test/regfile.vhf.
Unit <regfile> synthesized.


Synthesizing Unit <obuf4_mxilinx>.
    Related source file is E:/proj3/project3test/project2.vhf.
Unit <obuf4_mxilinx> synthesized.


Synthesizing Unit <obuf16_mxilinx>.
    Related source file is E:/proj3/project3test/project2.vhf.
Unit <obuf16_mxilinx> synthesized.


Synthesizing Unit <memorymodule>.
    Related source file is E:/proj3/project3test/memaccess.vhd.
Unit <memorymodule> synthesized.


Synthesizing Unit <ibuf8_mxilinx>.
    Related source file is E:/proj3/project3test/project2.vhf.
Unit <ibuf8_mxilinx> synthesized.


Synthesizing Unit <ctrlunit>.
    Related source file is E:/proj3/project3test/CtrlUnit.vhd.
    Found finite state machine <FSM_4> for signal <prestate>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 7                                              |
    | Inputs             | 2                                              |
    | Outputs            | 9                                              |
    | Reset type         | asynchronous                                   |
    | Encoding           | automatic                                      |
    | State register     | D  flip-flops                                  |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <resetl>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   1 D-type flip-flop(s).
Unit <ctrlunit> synthesized.


Synthesizing Unit <project2>.
    Related source file is E:/proj3/project3test/project2.vhf.
Unit <project2> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# FSMs                             : 5
# Registers                        : 52
  19-bit register                  : 1
  8-bit register                   : 3
  1-bit register                   : 45
  5-bit register                   : 1
  16-bit register                  : 2
# Latches                          : 1
  8-bit latch                      : 1
# Counters                         : 2
  2-bit up counter                 : 2
# Multiplexers                     : 27
  2-to-1 multiplexer               : 26
  4-bit 4-to-1 multiplexer         : 1
# Tristates                        : 1
  16-bit tristate buffer           : 1
# Adders/Subtractors               : 1
  19-bit adder                     : 1
# Comparators                      : 4
  8-bit comparator equal           : 4

=========================================================================

Optimizing FSM <FSM_0> with One-Hot encoding and D flip-flops.
Optimizing FSM <FSM_1> with One-Hot encoding and D flip-flops.
Optimizing FSM <FSM_2> with One-Hot encoding and D flip-flops.
Optimizing FSM <FSM_3> with One-Hot encoding and D flip-flops.
Optimizing FSM <FSM_4> with One-Hot encoding and D flip-flops.

Starting low level synthesis...
Optimizing unit <memoryread> ...

Optimizing unit <memorywrite> ...

Optimizing unit <pctosraminterface> ...

Optimizing unit <memorymultiplexor> ...

Optimizing unit <d3_8e_mxilinx> ...

Optimizing unit <fd16ce_mxilinx> ...

Optimizing unit <regfile> ...

Optimizing unit <obuf4_mxilinx> ...

Optimizing unit <obuf16_mxilinx> ...

Optimizing unit <ibuf8_mxilinx> ...

Optimizing unit <ctrlunit> ...

Optimizing unit <project2> ...

Building and optimizing final netlist ...

Register xlxi_30_pctofpgainterface_fpgatosraminterface_presstate_FFD2 equivalent to xlxi_30_pctofpgainterface_fpgatosraminte
rface_doingwrite1 has been removed
Register xlxi_30_pctofpgainterface_fpgatosraminterface_presstate_FFD3 equivalent to xlxi_30_pctofpgainterface_fpgatosraminte
rface_doingwrite2 has been removed
WARNING:Xst:387 - The KEEP property attached to the net <d1> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <d2> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <d3> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <d4> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <d5> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <d6> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <d7> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <xlxi_3_wren7> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <xlxi_3_wren6> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <xlxi_3_wren5> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <xlxi_3_wren4> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <xlxi_3_wren3> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <xlxi_3_wren2> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <xlxi_3_wren1> may hinder timing optimization.
   You may achieve better results by removing this property
FlipFlop xlxi_30_pctofpgainterface_thememmultiplexor_presstate has been replicated 2 time(s)
FlipFlop xlxi_30_pctofpgainterface_pportinterface_syncnextslice has been replicated 1 time(s)
FlipFlop xlxi_30_pctofpgainterface_pportinterface_syncread has been replicated 1 time(s)
=========================================================================
Final Results
Top Level Output File Name         : project2
Output Format                      : NGC
Optimization Criterion             : Speed
Target Technology                  : virtex
Keep Hierarchy                     : No
Macro Generator                    : macro+

Macro Statistics
# FSMs                             : 5
# Registers                        : 54
  19-bit register                  : 1
  8-bit register                   : 3
  1-bit register                   : 45
  5-bit register                   : 1
  16-bit register                  : 2
  2-bit register                   : 2
# Multiplexers                     : 1
  4-bit 4-to-1 multiplexer         : 1
# Tristates                        : 1
  16-bit tristate buffer           : 1
# Adders/Subtractors               : 1
  19-bit adder                     : 1
# Comparators                      : 4
  8-bit comparator equal           : 4

Design Statistics
# IOs                              : 53

Cell Usage :
# BELS                             : 368
#      GND                         : 1
#      LUT1                        : 23
#      LUT2                        : 55
#      LUT3                        : 55
#      LUT4                        : 157
#      MUXCY                       : 34
#      MUXF5                       : 24
#      VCC                         : 1
#      XORCY                       : 18
# FlipFlops/Latches                : 277
#      FDC                         : 50
#      FDCE                        : 213
#      FDP                         : 6
#      LD                          : 8
# Clock Buffers                    : 1
#      BUFG                        : 1
# IO Buffers                       : 53
#      IBUF                        : 10
#      IOBUF                       : 16
#      OBUF                        : 27
# Logical                          : 15
#      AND2                        : 7
#      AND4                        : 1
#      AND4b1                      : 3
#      AND4b2                      : 3
#      AND4b3                      : 1
# Others                           : 2
#      buxmux16                    : 2
=========================================================================


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clock                              | IBUF                   | 1     |
xlxi_30_pctofpgainterface_pportinterface_I__n0037:O| NONE(*)(xlxi_30_pctofpgainterface_pportinterface_mysyncdata_1)| 8     |

-----------------------------------+------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.

Timing Summary:
---------------
Speed Grade: -6

   Minimum period: 13.496ns (Maximum Frequency: 74.096MHz)
   Minimum input arrival time before clock: 4.692ns
   Maximum output required time after clock: 11.417ns
   Maximum combinational path delay: 17.874ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

-------------------------------------------------------------------------
Timing constraint: Default period analysis for Clock 'clock'
Delay:               13.496ns (Levels of Logic = 4)
  Source:            xlxi_30_alureadsram_prestate_FFD3
  Destination:       xlxi_3_xlxi_70/i_q3
  Source Clock:      clock rising
  Destination Clock: clock rising

  Data Path: xlxi_30_alureadsram_prestate_FFD3 to xlxi_3_xlxi_70/i_q3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    FDC:C->Q              21   1.065   2.925  xlxi_30_alureadsram_prestate_FFD3 (xlxi_30_alureadsram_prestate_FFD3)
    LUT4:I0->O             1   0.573   0.000  xlxi_31_I_prestate_XX_FFD3_F (N7600)
    MUXF5:I0->O           24   0.436   3.060  xlxi_31_I_prestate_XX_FFD3 (N725)
     begin scope: 'xlxi_3_xlxi_7'
    AND4b2:I2->O           1   0.573   1.035  i_36_36 (d1)
     end scope: 'xlxi_3_xlxi_7'
    AND2:I0->O            16   0.573   2.520  xlxi_3_xlxi_86 (xlxi_3_wren1)
     begin scope: 'xlxi_3_xlxi_70'
    FDCE:CE                    0.736          i_q3
    ----------------------------------------
    Total                     13.496ns (3.956ns logic, 9.540ns route)
                                       (29.3% logic, 70.7% route)

-------------------------------------------------------------------------
Timing constraint: Default OFFSET IN BEFORE for Clock 'clock'
Offset:              4.692ns (Levels of Logic = 2)
  Source:            reset
  Destination:       xlxi_31_prestate_FFD5
  Destination Clock: clock rising

  Data Path: reset to xlxi_31_prestate_FFD5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    IBUF:I->O              1   0.768   1.035  xlxi_27 (xlxn_9)
    LUT1:I0->O             6   0.573   1.665  xlxi_31_I_INV_reset (xlxi_31_N131)
    FDC:CLR                    0.651          xlxi_31_prestate_FFD5
    ----------------------------------------
    Total                      4.692ns (1.992ns logic, 2.700ns route)
                                       (42.5% logic, 57.5% route)

-------------------------------------------------------------------------
Timing constraint: Default OFFSET OUT AFTER for Clock 'clock'
Offset:              11.417ns (Levels of Logic = 2)
  Source:            xlxi_30_pctofpgainterface_fpgatosraminterface_doingwrite2
  Destination:       ldata_0
  Source Clock:      clock rising

  Data Path: xlxi_30_pctofpgainterface_fpgatosraminterface_doingwrite2 to ldata_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    FDC:C->Q              14   1.065   2.340  xlxi_30_pctofpgainterface_fpgatosraminterface_doingwrite2 (xlxi_30_pctofpgaint
erface_fpgatosraminterface_doingwrite2)
    LUT3:I0->O            16   0.573   2.520  I_xlxi_30_pctofpgainterface_fpgatosraminterface_I7_EnableTr_INV (N564)
    IOBUF:T->IO                4.919          ldata_0_IOBUF (ldata_0)
    ----------------------------------------
    Total                     11.417ns (6.557ns logic, 4.860ns route)
                                       (57.4% logic, 42.6% route)

-------------------------------------------------------------------------
Timing constraint: Default path analysis
Delay:               17.874ns (Levels of Logic = 4)
  Source:            clock
  Destination:       ldata_0

  Data Path: clock to ldata_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    IBUF:I->O              1   0.768   1.035  xlxi_16 (xlxn_1)
    BUFG:I->O            271   0.679   7.380  xlxi_17 (clk)
    LUT3:I1->O            16   0.573   2.520  I_xlxi_30_pctofpgainterface_fpgatosraminterface_I7_EnableTr_INV (N564)
    IOBUF:T->IO                4.919          ldata_0_IOBUF (ldata_0)
    ----------------------------------------
    Total                     17.874ns (6.939ns logic, 10.935ns route)
                                       (38.8% logic, 61.2% route)

=========================================================================
CPU : 14.72 / 14.75 s | Elapsed : 15.00 / 15.00 s
 
--> 
EXEWRAP detected that program 'C:/Xilinx/bin/nt/xst.exe' completed successfully.

Done: completed successfully.

Starting: 'exewrap @__ednTOngd_exewrap.rsp'


Starting: 'ngdbuild -f __ngdbuild.rsp '


Release 4.1i - ngdbuild E.30
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd e:/proj3/project3test/_ngo -nt timestamp -p
xcv50-pq240-6 project2.ngc project2.ngd 

Reading NGO file "E:/proj3/project3test/project2.ngc" ...
Reading component libraries for design expansion...
Launcher: "buxmux16.ngo" is up to date.
Loading design module "e:\proj3\project3test\_ngo\buxmux16.ngo"...

Annotating constraints to design from file "project2.ucf" ...
ERROR:NgdBuild:397 - Could not find NET 'overflow' in design 'project2'.  NET
   entry is 'NET "overflow" LOC = "P157";
   '
ERROR:NgdBuild:397 - Could not find NET 'zero' in design 'project2'.  NET entry
   is 'NET "zero" LOC = "P160";
   '
ERROR:Parsers:11 - Encountered unrecognized constraint while parsing.
ERROR:NgdBuild:19 - Errors found while parsing constraint file "project2.ucf".

Writing NGDBUILD log file "project2.bld"...
EXEWRAP detected a return code of '-1' from program 'ngdbuild'

Done: failed with exit code: 65535.

ISE Auto-Make Log File
-----------------------

Updating: Edit Implementation Constraints File

Starting: 'exewrap @_editucf_exewrap.rsp'


Creating TCL Process
Starting: 'notepad project2.ucf'


Tcl C:/Xilinx/data/projnav/_editucf.tcl detected that program 'notepad project2.ucf' completed successfully.

Starting: 'chkdate'


Tcl C:/Xilinx/data/projnav/_editucf.tcl detected that program 'chkdate' completed successfully.

 Implementation Results have been RESET!
 Please re-run the 'Implement Design' process so that your constraint changes are incorporated.
Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Updating: Edit Implementation Constraints (Constraints Editor)

Starting: 'exewrap @__ednTOngd_exewrap.rsp'


Starting: 'ngdbuild -f __ngdbuild.rsp '


Release 4.1i - ngdbuild E.30
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd e:/proj3/project3test/_ngo -nt timestamp -p
xcv50-pq240-6 project2.ngc project2.ngd 

Reading NGO file "E:/proj3/project3test/project2.ngc" ...
Reading component libraries for design expansion...
Launcher: "buxmux16.ngo" is up to date.
Loading design module "e:\proj3\project3test\_ngo\buxmux16.ngo"...

Annotating constraints to design from file "project2.ucf" ...

Checking timing specifications ...

Checking expanded design ...
WARNING:NgdBuild:477 - clock net 'clk' has non-clock connections
WARNING:NgdBuild:454 - logical net 'xlxi_3_xlxi_7/d0' has no load
WARNING:NgdBuild:454 - logical net 'xlxi_3_busbmux/O<0>' has no load
WARNING:NgdBuild:454 - logical net 'xlxi_3_busbmux/O<1>' has no load
WARNING:NgdBuild:454 - logical net 'xlxi_3_busbmux/O<2>' has no load
WARNING:NgdBuild:454 - logical net 'xlxi_3_busbmux/O<3>' has no load
WARNING:NgdBuild:454 - logical net 'xlxi_3_busbmux/O<4>' has no load
WARNING:NgdBuild:454 - logical net 'xlxi_3_busbmux/O<5>' has no load
WARNING:NgdBuild:454 - logical net 'xlxi_3_busbmux/O<6>' has no load
WARNING:NgdBuild:454 - logical net 'xlxi_3_busbmux/O<7>' has no load
WARNING:NgdBuild:454 - logical net 'xlxi_3_busbmux/O<8>' has no load
WARNING:NgdBuild:454 - logical net 'xlxi_3_busbmux/O<9>' has no load
WARNING:NgdBuild:454 - logical net 'xlxi_3_busbmux/O<10>' has no load
WARNING:NgdBuild:454 - logical net 'xlxi_3_busbmux/O<11>' has no load
WARNING:NgdBuild:454 - logical net 'xlxi_3_busbmux/O<12>' has no load
WARNING:NgdBuild:454 - logical net 'xlxi_3_busbmux/O<13>' has no load
WARNING:NgdBuild:454 - logical net 'xlxi_3_busbmux/O<14>' has no load
WARNING:NgdBuild:454 - logical net 'xlxi_3_busbmux/O<15>' has no load

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:  18

Writing NGD file "project2.ngd" ...

Writing NGDBUILD log file "project2.bld"...

NGDBUILD done.
EXEWRAP detected that program 'ngdbuild' completed successfully.

Done: completed successfully.

Starting: 'exewrap @__constEditor_exewrap.rsp'


Creating TCL Process
Starting: 'constraints_editor project2.ucf project2.ngd'


Tcl C:/Xilinx/data/projnav/constEditor.tcl detected that program 'constraints_editor project2.ucf project2.ngd' completed successfully.

call Constraints Editor completed
Starting: 'chkdate'


Tcl C:/Xilinx/data/projnav/constEditor.tcl detected that program 'chkdate' completed successfully.

 Existing implementation results have been retained !
 To incorporate your constraint changes, right click on the 'Implement Design' process and select 'Rerun All'.
Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Updating: Edit Implementation Constraints (Constraints Editor)

Starting: 'exewrap @__constEditor_exewrap.rsp'


Creating TCL Process
Starting: 'constraints_editor project2.ucf project2.ngd'


Tcl C:/Xilinx/data/projnav/constEditor.tcl detected that program 'constraints_editor project2.ucf project2.ngd' completed successfully.

call Constraints Editor completed
Starting: 'chkdate'


Tcl C:/Xilinx/data/projnav/constEditor.tcl detected that program 'chkdate' completed successfully.

 Implementation Results have been RESET !
 Please re-run the 'Implement Design' process so that your constraint changes are incorporated.
Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Updating: Implement Design

Starting: 'exewrap @__ednTOngd_exewrap.rsp'


Starting: 'ngdbuild -f __ngdbuild.rsp '


Release 4.1i - ngdbuild E.30
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd e:/proj3/project3test/_ngo -nt timestamp -p
xcv50-pq240-6 project2.ngc project2.ngd 

Reading NGO file "E:/proj3/project3test/project2.ngc" ...
Reading component libraries for design expansion...
Launcher: "buxmux16.ngo" is up to date.
Loading design module "e:\proj3\project3test\_ngo\buxmux16.ngo"...

Annotating constraints to design from file "project2.ucf" ...

Checking timing specifications ...

Checking expanded design ...
WARNING:NgdBuild:477 - clock net 'clk' has non-clock connections
WARNING:NgdBuild:454 - logical net 'xlxi_3_xlxi_7/d0' has no load
WARNING:NgdBuild:454 - logical net 'xlxi_3_busbmux/O<0>' has no load
WARNING:NgdBuild:454 - logical net 'xlxi_3_busbmux/O<1>' has no load
WARNING:NgdBuild:454 - logical net 'xlxi_3_busbmux/O<2>' has no load
WARNING:NgdBuild:454 - logical net 'xlxi_3_busbmux/O<3>' has no load
WARNING:NgdBuild:454 - logical net 'xlxi_3_busbmux/O<4>' has no load
WARNING:NgdBuild:454 - logical net 'xlxi_3_busbmux/O<5>' has no load
WARNING:NgdBuild:454 - logical net 'xlxi_3_busbmux/O<6>' has no load
WARNING:NgdBuild:454 - logical net 'xlxi_3_busbmux/O<7>' has no load
WARNING:NgdBuild:454 - logical net 'xlxi_3_busbmux/O<8>' has no load
WARNING:NgdBuild:454 - logical net 'xlxi_3_busbmux/O<9>' has no load
WARNING:NgdBuild:454 - logical net 'xlxi_3_busbmux/O<10>' has no load
WARNING:NgdBuild:454 - logical net 'xlxi_3_busbmux/O<11>' has no load
WARNING:NgdBuild:454 - logical net 'xlxi_3_busbmux/O<12>' has no load
WARNING:NgdBuild:454 - logical net 'xlxi_3_busbmux/O<13>' has no load
WARNING:NgdBuild:454 - logical net 'xlxi_3_busbmux/O<14>' has no load
WARNING:NgdBuild:454 - logical net 'xlxi_3_busbmux/O<15>' has no load

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:  18

Writing NGD file "project2.ngd" ...

Writing NGDBUILD log file "project2.bld"...

NGDBUILD done.
EXEWRAP detected that program 'ngdbuild' completed successfully.

Done: completed successfully.

Starting: 'exewrap @_ngdTOnc1_exewrap.rsp'


Creating TCL Process
Starting: 'map -f _map.rsp'


Release 4.1i - Map E.30
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.
Using target part "v50pq240-6".
Removing unused or disabled logic...
Running cover...
Writing file project2.ngm...
Running directed packing...
Running delay-based packing...
Running related packing...
Writing design file "project2.ncd"...

Design Summary:
   Number of errors:      0
   Number of warnings:    3
   Number of Slices:                183 out of    768   23%
   Number of Slices containing
      unrelated logic:                0 out of    183    0%
   Total Number Slice Registers:    180 out of  1,536   11%
      Number used as Flip Flops:                  172
      Number used as Latches:                       8
   Total Number 4 input LUTs:       259 out of  1,536   16%
      Number used as LUTs:                        247
      Number used as a route-thru:                 12
   Number of bonded IOBs:            52 out of    166   31%
      IOB Flip Flops:                               1
   Number of GCLKs:                   1 out of      4   25%
   Number of GCLKIOBs:                1 out of      4   25%
Total equivalent gate count for design:  3,182
Additional JTAG gate count for IOBs:  2,544

Mapping completed.
See MAP report file "project2.mrp" for details.
Tcl C:/Xilinx/data/projnav/_map.tcl detected that program 'map -f _map.rsp' completed successfully.

Done: completed successfully.

Starting: 'exewrap @_nc1TOncd_exewrap.rsp'


Creating TCL Process
Found _prepar.rsp
Starting: 'par -f _par.rsp'


Release 4.1i - Par E.30
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.


WARNING:Par:69 - Option "-xe" overrides some effects of "-ol".


Constraints file: project2.pcf

Loading design for application par from file par_temp.ncd.
   "project2" is an NCD, version 2.36, device xcv50, package pq240, speed -6
Loading device for application par from file 'v50.nph' in environment C:/Xilinx.
Device speed data version:  FINAL 1.115 2001-06-20.


Resolving physical constraints.
Finished resolving physical constraints.

Device utilization summary:

   Number of External GCLKIOBs         1 out of 4      25%
   Number of External IOBs            52 out of 166    31%
      Number of LOCed External IOBs   52 out of 52    100%

   Number of SLICEs                  183 out of 768    23%

   Number of GCLKs                     1 out of 4      25%



Overall effort level (-ol):   2 (set by user)
Placer effort level (-pl):    2 (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    2 (set by user)
Extra effort level (-xe):     0 (set by user)

Starting the placer. REAL time: 0 secs 
Placement pass 1 ........
Placer score = 34180
Placement pass 2 .........
Placer score = 32485
Optimizing ... 
Placer score = 26880
All IOBs have been constrained to specific sites.
Placer completed in real time: 0 secs 

Dumping design to file project2.ncd.

Total REAL time to Placer completion: 0 secs 
Total CPU time to Placer completion: 1 secs 

0 connection(s) routed; 1365 unrouted active, 2 unrouted PWR/GND.
Starting router resource preassignment
Completed router resource preassignment. REAL time: 0 secs 
Starting iterative routing. 
Routing active signals.
......
End of iteration 1 
1367 successful; 0 unrouted; (0) REAL time: 2 secs 
Constraints are met. 
Total REAL time: 2 secs 
Total CPU  time: 1 secs 
End of route.  1367 routed (100.00%); 0 unrouted.
No errors found. 
Completely routed. 

This design was run without timing constraints.  It is likely that much better
circuit performance can be obtained by trying either or both of the following:

  - Enabling the Delay Based Cleanup router pass, if not already enabled
  - Supplying timing constraints in the input design


Total REAL time to Router completion: 2 secs 
Total CPU time to Router completion: 1 secs 

Generating PAR statistics.
Dumping design to file project2.ncd.


All signals are completely routed.

Total REAL time to PAR completion: 2 secs 
Total CPU time to PAR completion: 2 secs 

Placement: Completed - No errors found.
Routing: Completed - No errors found.

PAR done.
Tcl C:/Xilinx/data/projnav/_par.tcl detected that program 'par -f _par.rsp' completed successfully.

PAR completed successfully
Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Updating: Generate Programming File

Starting: 'exewrap -tcl -command C:/Xilinx/data/projnav/_bitgen.tcl bitgen.rsp project2'


Done: completed successfully.

Starting: 'exewrap -tapkeep -tcl -command C:/Xilinx/data/projnav/_utTObit.tcl project2'


Creating TCL Process
Starting: 'bitgen -f project2.ut project2.ncd'


Release 4.1i - Bitgen E.30
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.

Loading design for application Bitgen from file project2.ncd.
   "project2" is an NCD, version 2.36, device xcv50, package pq240, speed -6
Loading device for application Bitgen from file 'v50.nph' in environment
C:/Xilinx.
Opened constraints file project2.pcf.

Wed Jul 28 15:06:47 2004

Running DRC.
WARNING:DesignRules:372 - Netcheck: Gated clock. Clock net
   xlxi_30_pctofpgainterface_pportinterface_N361 is sourced by a combinatorial
   pin. This is not good design practice. Use the CE pin to control the loading
   of data into the flip-flop.
DRC detected 0 errors and 1 warnings.
Creating bit map...
Saving bit stream in "project2.bit".
Bitstream generation is complete.
Tcl C:/Xilinx/data/projnav/_utTObit.tcl detected that program 'bitgen -f project2.ut project2.ncd' completed successfully.


Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Starting: 'jhdparse @CtrlUnit.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    CtrlUnit.vhd
Scanning    CtrlUnit.vhd
Writing CtrlUnit.jhd.

JHDPARSE complete -    0 errors,    0 warnings.

Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Updating: Edit Implementation Constraints File

Starting: 'exewrap @_editucf_exewrap.rsp'


Creating TCL Process
Starting: 'notepad project2.ucf'


Tcl C:/Xilinx/data/projnav/_editucf.tcl detected that program 'notepad project2.ucf' completed successfully.

Starting: 'chkdate'


Tcl C:/Xilinx/data/projnav/_editucf.tcl detected that program 'chkdate' completed successfully.

 Existing implementation results have been retained !
 To incorporate your constraint changes, right click on the 'Implement Design' process and select 'Rerun All'.
Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Updating: Edit Implementation Constraints File

Starting: 'exewrap @_editucf_exewrap.rsp'


Creating TCL Process
Starting: 'notepad project2.ucf'


Tcl C:/Xilinx/data/projnav/_editucf.tcl detected that program 'notepad project2.ucf' completed successfully.

Starting: 'chkdate'


Tcl C:/Xilinx/data/projnav/_editucf.tcl detected that program 'chkdate' completed successfully.

 Existing implementation results have been retained !
 To incorporate your constraint changes, right click on the 'Implement Design' process and select 'Rerun All'.
Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Starting: 'jhdparse @CtrlUnit.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    CtrlUnit.vhd
Scanning    CtrlUnit.vhd
Writing CtrlUnit.jhd.

JHDPARSE complete -    0 errors,    0 warnings.

Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Updating: Create Schematic Symbol

Starting: 'exewrap @_ctrlunit_exewrap.rsp'


Analyzing VHDL source files...
Elaborating design unit ctrlunit...
vhdtdtfi completed without error...

Done: completed successfully.

Starting: 'exewrap @_ctrlunit_spl2sym_exewrap.rsp'


Starting: 'spl2sym -family=virtex ctrlunit.spl ctrlunit.sym '


Release 4.1i - spl2sym E.30
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.
Error: Output file E:\proj3\project3test\ctrlunit.sym already exists.To overwrite it, please use '-w' option.
EXEWRAP detected a return code of '1' from program 'spl2sym'

Done: failed with exit code: 0001.

ISE Auto-Make Log File
-----------------------

Updating: Create Schematic Symbol

Starting: 'exewrap @_ctrlunit_spl2sym_exewrap.rsp'


Starting: 'spl2sym -family=virtex ctrlunit.spl ctrlunit.sym '


Release 4.1i - spl2sym E.30
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.
EXEWRAP detected that program 'spl2sym' completed successfully.

Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Starting: 'sch2jhd -family=virtex project2.sch project2.jhd'


Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Updating: Edit Implementation Constraints (Constraints Editor)

Starting: 'exewrap @_project2_sch2vhf_exewrap.rsp'


Starting: 'sch2vhdl -family=virtex -flat -suppress -w project2.sch project2.vhf '


Release 4.1i - sch2vhdl E.30
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.
DRC Check completed: No Error found.
Vhdl netlist file generated.
EXEWRAP detected that program 'sch2vhdl' completed successfully.

Done: completed successfully.

Starting: 'exewrap @__project2_2prj_exewrap.rsp'


Creating TCL Process
Done: completed successfully.

Starting: 'exewrap -tapkeep -mode pipe -tcl -command C:/Xilinx/data/projnav/_filesAllClean.tcl _XSTClean.rsp 0'


Creating TCL Process
Cleaning Up Project
Finished cleaning up project
Done: completed successfully.

Starting: 'exewrap -mode pipe -tapkeep -command C:/Xilinx/bin/nt/xst.exe -ifn project2.xst -ofn project2.syr'


Starting: 'C:/Xilinx/bin/nt/xst.exe -ifn project2.xst -ofn project2.syr '


Release 4.1i - xst E.30
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to .
CPU : 0.00 / 0.03 s | Elapsed : 0.00 / 0.00 s
 
--> Parameter overwrite set to YES
CPU : 0.00 / 0.03 s | Elapsed : 0.00 / 0.00 s
 
--> Parameter xsthdpdir set to ./xst
CPU : 0.00 / 0.03 s | Elapsed : 0.00 / 0.00 s
 
--> =========================================================================
---- Source Parameters
Input Format                       : VHDL
Input File Name                    : project2.prj

---- Target Parameters
Target Device                      : xcv50-pq240-6
Output File Name                   : project2
Output Format                      : NGC
Target Technology                  : virtex

---- Source Options
Entity Name                        : project2
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
FSM Flip-Flop Type                 : D
Mux Extraction                     : YES
Resource Sharing                   : YES
Complex Clock Enable Extraction    : YES
ROM Extraction                     : Yes
RAM Extraction                     : Yes
RAM Style                          : Auto
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : YES
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Equivalent register Removal        : YES
Add Generic Clock Buffer(BUFG)     : 4
Global Maximum Fanout              : 100
Register Duplication               : YES
Move First FlipFlop Stage          : YES
Move Last FlipFlop Stage           : YES
Slice Packing                      : YES
Pack IO Registers into IOBs        : auto
Speed Grade                        : 6

---- General Options
Optimization Criterion             : Speed
Optimization Effort                : 1
Check Attribute Syntax             : YES
Keep Hierarchy                     : No
Global Optimization                : AllClockNets
Write Timing Constraints           : No
Incremental Synthesis              : NO

=========================================================================

Compiling vhdl file E:/proj3/project3test/pctosraminterface-sv06.vhd in Library work.
Architecture Pctosraminterface_arch of Entity Pctosraminterface is up to date.
Compiling vhdl file E:/proj3/project3test/memorymultiplexor-sv01.vhd in Library work.
Architecture Memorymultiplexor_arch of Entity Memorymultiplexor is up to date.
Compiling vhdl file E:/proj3/project3test/sram512kleft16bit50mhzreadreq-sv05.vhd in Library work.
Architecture Sraminterface_arch of Entity Sraminterface is up to date.
Compiling vhdl file E:/proj3/project3test/memoryread.vhd in Library work.
Architecture Behavioral of Entity Memoryread is up to date.
Compiling vhdl file E:/proj3/project3test/memorywrite.vhd in Library work.
Architecture Behavioral of Entity Memorywrite is up to date.
Compiling vhdl file E:/proj3/project3test/sraminterfacewithpport-sv01.vhd in Library work.
Architecture Sraminterfacewithpport_arch of Entity Sraminterfacewithpport is up to date.
Compiling vhdl file E:/proj3/project3test/CtrlUnit.vhd in Library work.
Entity <Ctrlunit> (Architecture <Behavioral>) compiled.
Compiling vhdl file E:/proj3/project3test/memaccess.vhd in Library work.
Architecture Behavioral of Entity Memorymodule is up to date.
Compiling vhdl file E:/proj3/project3test/regfile.vhf in Library work.
Architecture Schematic of Entity D3_8e_mxilinx is up to date.
Architecture Schematic of Entity Fd16ce_mxilinx is up to date.
Architecture Schematic of Entity Regfile is up to date.
Compiling vhdl file E:/proj3/project3test/project2.vhf in Library work.
Entity <ibuf8_mxilinx> (Architecture <schematic>) compiled.
Entity <obuf16_mxilinx> (Architecture <schematic>) compiled.
Entity <obuf4_mxilinx> (Architecture <schematic>) compiled.
Entity <project2> (Architecture <schematic>) compiled.

Analyzing Entity <project2> (Architecture <schematic>).
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set property "keep_hierarchy = TRUE" for instance <xlxi_28> in unit <project2>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set property "keep_hierarchy = TRUE" for instance <xlxi_19> in unit <project2>.
    Set property "keep_hierarchy = TRUE" for instance <xlxi_18> in unit <project2>.
WARNING:Xst:753 - E:/proj3/project3test/project2.vhf (Line 474). Unconnected output port 'busb' of component 'regfile'.
Entity <project2> analyzed. Unit <project2> generated.

Analyzing Entity <ctrlunit> (Architecture <behavioral>).
WARNING:Xst:819 - E:/proj3/project3test/CtrlUnit.vhd (Line 51). The following signals are missing in the process sensitivity
 list:
   a.
Entity <ctrlunit> analyzed. Unit <ctrlunit> generated.

Analyzing Entity <ibuf8_mxilinx> (Architecture <schematic>).
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
Entity <ibuf8_mxilinx> analyzed. Unit <ibuf8_mxilinx> generated.

Analyzing Entity <memorymodule> (Architecture <behavioral>).
Entity <memorymodule> analyzed. Unit <memorymodule> generated.

Analyzing Entity <obuf16_mxilinx> (Architecture <schematic>).
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
Entity <obuf16_mxilinx> analyzed. Unit <obuf16_mxilinx> generated.

Analyzing Entity <obuf4_mxilinx> (Architecture <schematic>).
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
Entity <obuf4_mxilinx> analyzed. Unit <obuf4_mxilinx> generated.

Analyzing Entity <regfile> (Architecture <schematic>).
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:766 - E:/proj3/project3test/regfile.vhf (Line 362). Generating a Black Box for component <buxmux16>.
WARNING:Xst:766 - E:/proj3/project3test/regfile.vhf (Line 401). Generating a Black Box for component <buxmux16>.
WARNING:Xst:753 - E:/proj3/project3test/regfile.vhf (Line 440). Unconnected output port 'd0' of component 'd3_8e_mxilinx'.
    Set property "keep_hierarchy = TRUE" for instance <xlxi_7> in unit <regfile>.
    Set property "keep_hierarchy = TRUE" for instance <xlxi_67> in unit <regfile>.
    Set property "keep_hierarchy = TRUE" for instance <xlxi_70> in unit <regfile>.
    Set property "keep_hierarchy = TRUE" for instance <xlxi_68> in unit <regfile>.
    Set property "keep_hierarchy = TRUE" for instance <xlxi_66> in unit <regfile>.
    Set property "keep_hierarchy = TRUE" for instance <xlxi_72> in unit <regfile>.
    Set property "keep_hierarchy = TRUE" for instance <xlxi_71> in unit <regfile>.
    Set property "keep_hierarchy = TRUE" for instance <xlxi_69> in unit <regfile>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
Entity <regfile> analyzed. Unit <regfile> generated.

Analyzing Entity <memoryread> (Architecture <behavioral>).
Entity <memoryread> analyzed. Unit <memoryread> generated.

Analyzing Entity <memorywrite> (Architecture <behavioral>).
Entity <memorywrite> analyzed. Unit <memorywrite> generated.

Analyzing Entity <sraminterfacewithpport> (Architecture <sraminterfacewithpport_arch>).
WARNING:Xst:753 - E:/proj3/project3test/sraminterfacewithpport-sv01.vhd (Line 191). Unconnected output port 'portinslicenum'
 of component 'pctosraminterface'.
WARNING:Xst:753 - E:/proj3/project3test/sraminterfacewithpport-sv01.vhd (Line 191). Unconnected output port 'portoutslicenum
' of component 'pctosraminterface'.
WARNING:Xst:753 - E:/proj3/project3test/sraminterfacewithpport-sv01.vhd (Line 191). Unconnected output port 'stateoutput' of
 component 'pctosraminterface'.
Entity <sraminterfacewithpport> analyzed. Unit <sraminterfacewithpport> generated.

Analyzing Entity <d3_8e_mxilinx> (Architecture <schematic>).
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
Entity <d3_8e_mxilinx> analyzed. Unit <d3_8e_mxilinx> generated.

Analyzing Entity <fd16ce_mxilinx> (Architecture <schematic>).
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "INIT =  0" for instance <i_q0> in unit <fd16ce_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "INIT =  0" for instance <i_q5> in unit <fd16ce_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "INIT =  0" for instance <i_q1> in unit <fd16ce_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "INIT =  0" for instance <i_q2> in unit <fd16ce_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "INIT =  0" for instance <i_q3> in unit <fd16ce_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "INIT =  0" for instance <i_q4> in unit <fd16ce_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "INIT =  0" for instance <i_q6> in unit <fd16ce_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "INIT =  0" for instance <i_q7> in unit <fd16ce_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "INIT =  0" for instance <i_q8> in unit <fd16ce_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "INIT =  0" for instance <i_q9> in unit <fd16ce_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "INIT =  0" for instance <i_q10> in unit <fd16ce_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "INIT =  0" for instance <i_q11> in unit <fd16ce_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "INIT =  0" for instance <i_q12> in unit <fd16ce_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "INIT =  0" for instance <i_q13> in unit <fd16ce_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "INIT =  0" for instance <i_q14> in unit <fd16ce_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "INIT =  0" for instance <i_q15> in unit <fd16ce_mxilinx>.
Entity <fd16ce_mxilinx> analyzed. Unit <fd16ce_mxilinx> generated.

Analyzing Entity <pctosraminterface> (Architecture <pctosraminterface_arch>).
WARNING:Xst:819 - E:/proj3/project3test/pctosraminterface-sv06.vhd (Line 193). The following signals are missing in the proc
ess sensitivity list:
   asyncinputs, syncinputs1, syncinputs2.
WARNING:Xst:819 - E:/proj3/project3test/pctosraminterface-sv06.vhd (Line 211). The following signals are missing in the proc
ess sensitivity list:
   softreset.
Entity <pctosraminterface> analyzed. Unit <pctosraminterface> generated.

Analyzing Entity <memorymultiplexor> (Architecture <memorymultiplexor_arch>).
Entity <memorymultiplexor> analyzed. Unit <memorymultiplexor> generated.

Analyzing Entity <sraminterface> (Architecture <sraminterface_arch>).
Entity <sraminterface> analyzed. Unit <sraminterface> generated.


Synthesizing Unit <sraminterface>.
    Related source file is E:/proj3/project3test/sram512kleft16bit50mhzreadreq-sv05.vhd.
    Found finite state machine <FSM_0> for signal <presstate>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 11                                             |
    | Inputs             | 2                                              |
    | Outputs            | 8                                              |
    | Reset type         | asynchronous                                   |
    | Encoding           | automatic                                      |
    | State register     | D  flip-flops                                  |
    -----------------------------------------------------------------------
    Found 19-bit register for signal <addrreg>.
    Found 1-bit register for signal <cen>.
    Found 1-bit register for signal <doingwrite1>.
    Found 1-bit register for signal <doingwrite2>.
    Found 1-bit register for signal <oen>.
    Found 16-bit tristate buffer for signal <sramdata>.
    Found 16-bit register for signal <writedatareg>.
    Found 19 1-bit 2-to-1 multiplexers.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  39 D-type flip-flop(s).
	inferred  19 Multiplexer(s).
	inferred  16 Tristate(s).
Unit <sraminterface> synthesized.


Synthesizing Unit <memorymultiplexor>.
    Related source file is E:/proj3/project3test/memorymultiplexor-sv01.vhd.
    Found 1-bit register for signal <presstate>.
    Found 57 1-bit 2-to-1 multiplexers.
    Summary:
	inferred   1 D-type flip-flop(s).
	inferred  57 Multiplexer(s).
Unit <memorymultiplexor> synthesized.


Synthesizing Unit <pctosraminterface>.
    Related source file is E:/proj3/project3test/pctosraminterface-sv06.vhd.
WARNING:Xst:646 - Signal <regdatain> is assigned but never used.
    Found finite state machine <FSM_1> for signal <presstate>.
    -----------------------------------------------------------------------
    | States             | 10                                             |
    | Transitions        | 45                                             |
    | Inputs             | 11                                             |
    | Outputs            | 12                                             |
    | Reset type         | asynchronous                                   |
    | Encoding           | automatic                                      |
    | State register     | D  flip-flops                                  |
    -----------------------------------------------------------------------
WARNING:Xst:737 - Found 8-bit latch for signal <mysyncdata>.
    Found 4-bit 4-to-1 multiplexer for signal <dataout>.
    Found 19-bit adder for signal <$n0000> created at line 261.
    Found 8-bit comparator equal for signal <$n0098> created at line 200.
    Found 8-bit comparator equal for signal <$n0099> created at line 200.
    Found 8-bit comparator equal for signal <$n0100> created at line 250.
    Found 8-bit comparator equal for signal <$n0101> created at line 250.
    Found 19-bit register for signal <curaddrreg>.
    Found 5-bit register for signal <datainreg>.
    Found 2-bit up counter for signal <inslicenum>.
    Found 2-bit up counter for signal <outslicenum>.
    Found 1-bit register for signal <pccontrolenabled>.
    Found 16-bit register for signal <readdatareg>.
    Found 8-bit register for signal <syncinputs1>.
    Found 8-bit register for signal <syncinputs2>.
    Found 8-bit register for signal <syncinputs3>.
    Found 1-bit register for signal <syncnextslice>.
    Found 1-bit register for signal <syncread>.
    Found 1-bit register for signal <syncwrite>.
    Found 16-bit register for signal <writedatareg>.
    Found 19 1-bit 2-to-1 multiplexers.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   2 Counter(s).
	inferred  84 D-type flip-flop(s).
	inferred   8 Latch(s).
	inferred   1 Adder/Subtracter(s).
	inferred   4 Comparator(s).
	inferred  23 Multiplexer(s).
Unit <pctosraminterface> synthesized.


Synthesizing Unit <fd16ce_mxilinx>.
    Related source file is E:/proj3/project3test/regfile.vhf.
Unit <fd16ce_mxilinx> synthesized.


Synthesizing Unit <d3_8e_mxilinx>.
    Related source file is E:/proj3/project3test/regfile.vhf.
Unit <d3_8e_mxilinx> synthesized.


Synthesizing Unit <sraminterfacewithpport>.
    Related source file is E:/proj3/project3test/sraminterfacewithpport-sv01.vhd.
Unit <sraminterfacewithpport> synthesized.


Synthesizing Unit <memorywrite>.
    Related source file is E:/proj3/project3test/memorywrite.vhd.
    Found finite state machine <FSM_2> for signal <prestate>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 6                                              |
    | Inputs             | 2                                              |
    | Outputs            | 2                                              |
    | Reset type         | asynchronous                                   |
    | Encoding           | automatic                                      |
    | State register     | D  flip-flops                                  |
    -----------------------------------------------------------------------
    Summary:
	inferred   1 Finite State Machine(s).
Unit <memorywrite> synthesized.


Synthesizing Unit <memoryread>.
    Related source file is E:/proj3/project3test/memoryread.vhd.
    Found finite state machine <FSM_3> for signal <prestate>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 6                                              |
    | Inputs             | 2                                              |
    | Outputs            | 2                                              |
    | Reset type         | asynchronous                                   |
    | Encoding           | automatic                                      |
    | State register     | D  flip-flops                                  |
    -----------------------------------------------------------------------
    Summary:
	inferred   1 Finite State Machine(s).
Unit <memoryread> synthesized.


Synthesizing Unit <regfile>.
    Related source file is E:/proj3/project3test/regfile.vhf.
Unit <regfile> synthesized.


Synthesizing Unit <obuf4_mxilinx>.
    Related source file is E:/proj3/project3test/project2.vhf.
Unit <obuf4_mxilinx> synthesized.


Synthesizing Unit <obuf16_mxilinx>.
    Related source file is E:/proj3/project3test/project2.vhf.
Unit <obuf16_mxilinx> synthesized.


Synthesizing Unit <memorymodule>.
    Related source file is E:/proj3/project3test/memaccess.vhd.
Unit <memorymodule> synthesized.


Synthesizing Unit <ibuf8_mxilinx>.
    Related source file is E:/proj3/project3test/project2.vhf.
Unit <ibuf8_mxilinx> synthesized.


Synthesizing Unit <ctrlunit>.
    Related source file is E:/proj3/project3test/CtrlUnit.vhd.
    Found finite state machine <FSM_4> for signal <prestate>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 7                                              |
    | Inputs             | 2                                              |
    | Outputs            | 8                                              |
    | Reset type         | asynchronous                                   |
    | Encoding           | automatic                                      |
    | State register     | D  flip-flops                                  |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <resetl>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   1 D-type flip-flop(s).
Unit <ctrlunit> synthesized.


Synthesizing Unit <project2>.
    Related source file is E:/proj3/project3test/project2.vhf.
Unit <project2> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# FSMs                             : 5
# Registers                        : 52
  19-bit register                  : 1
  8-bit register                   : 3
  1-bit register                   : 45
  5-bit register                   : 1
  16-bit register                  : 2
# Latches                          : 1
  8-bit latch                      : 1
# Counters                         : 2
  2-bit up counter                 : 2
# Multiplexers                     : 27
  2-to-1 multiplexer               : 26
  4-bit 4-to-1 multiplexer         : 1
# Tristates                        : 1
  16-bit tristate buffer           : 1
# Adders/Subtractors               : 1
  19-bit adder                     : 1
# Comparators                      : 4
  8-bit comparator equal           : 4

=========================================================================

Optimizing FSM <FSM_0> with One-Hot encoding and D flip-flops.
Optimizing FSM <FSM_1> with One-Hot encoding and D flip-flops.
Optimizing FSM <FSM_2> with One-Hot encoding and D flip-flops.
Optimizing FSM <FSM_3> with One-Hot encoding and D flip-flops.
Optimizing FSM <FSM_4> with One-Hot encoding and D flip-flops.

Starting low level synthesis...
Optimizing unit <memoryread> ...

Optimizing unit <memorywrite> ...

Optimizing unit <pctosraminterface> ...

Optimizing unit <memorymultiplexor> ...

Optimizing unit <d3_8e_mxilinx> ...

Optimizing unit <fd16ce_mxilinx> ...

Optimizing unit <regfile> ...

Optimizing unit <obuf4_mxilinx> ...

Optimizing unit <obuf16_mxilinx> ...

Optimizing unit <ibuf8_mxilinx> ...

Optimizing unit <ctrlunit> ...

Optimizing unit <project2> ...

Building and optimizing final netlist ...

Register xlxi_30_pctofpgainterface_fpgatosraminterface_presstate_FFD2 equivalent to xlxi_30_pctofpgainterface_fpgatosraminte
rface_doingwrite1 has been removed
Register xlxi_30_pctofpgainterface_fpgatosraminterface_presstate_FFD3 equivalent to xlxi_30_pctofpgainterface_fpgatosraminte
rface_doingwrite2 has been removed
WARNING:Xst:387 - The KEEP property attached to the net <d1> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <d2> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <d3> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <d4> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <d5> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <d6> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <d7> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <xlxi_3_wren7> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <xlxi_3_wren6> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <xlxi_3_wren5> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <xlxi_3_wren4> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <xlxi_3_wren3> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <xlxi_3_wren2> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <xlxi_3_wren1> may hinder timing optimization.
   You may achieve better results by removing this property
FlipFlop xlxi_30_pctofpgainterface_thememmultiplexor_presstate has been replicated 2 time(s)
FlipFlop xlxi_30_pctofpgainterface_pportinterface_syncnextslice has been replicated 1 time(s)
FlipFlop xlxi_30_pctofpgainterface_pportinterface_syncread has been replicated 1 time(s)
=========================================================================
Final Results
Top Level Output File Name         : project2
Output Format                      : NGC
Optimization Criterion             : Speed
Target Technology                  : virtex
Keep Hierarchy                     : No
Macro Generator                    : macro+

Macro Statistics
# FSMs                             : 5
# Registers                        : 54
  19-bit register                  : 1
  8-bit register                   : 3
  1-bit register                   : 45
  5-bit register                   : 1
  16-bit register                  : 2
  2-bit register                   : 2
# Multiplexers                     : 1
  4-bit 4-to-1 multiplexer         : 1
# Tristates                        : 1
  16-bit tristate buffer           : 1
# Adders/Subtractors               : 1
  19-bit adder                     : 1
# Comparators                      : 4
  8-bit comparator equal           : 4

Design Statistics
# IOs                              : 53

Cell Usage :
# BELS                             : 372
#      GND                         : 1
#      LUT1                        : 23
#      LUT2                        : 56
#      LUT3                        : 56
#      LUT4                        : 159
#      MUXCY                       : 34
#      MUXF5                       : 24
#      VCC                         : 1
#      XORCY                       : 18
# FlipFlops/Latches                : 277
#      FDC                         : 50
#      FDCE                        : 213
#      FDP                         : 6
#      LD                          : 8
# Clock Buffers                    : 1
#      BUFG                        : 1
# IO Buffers                       : 53
#      IBUF                        : 10
#      IOBUF                       : 16
#      OBUF                        : 27
# Logical                          : 15
#      AND2                        : 7
#      AND4                        : 1
#      AND4b1                      : 3
#      AND4b2                      : 3
#      AND4b3                      : 1
# Others                           : 2
#      buxmux16                    : 2
=========================================================================


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clock                              | IBUF                   | 1     |
xlxi_30_pctofpgainterface_pportinterface_I__n0037:O| NONE(*)(xlxi_30_pctofpgainterface_pportinterface_mysyncdata_1)| 8     |

-----------------------------------+------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.

Timing Summary:
---------------
Speed Grade: -6

   Minimum period: 13.496ns (Maximum Frequency: 74.096MHz)
   Minimum input arrival time before clock: 5.337ns
   Maximum output required time after clock: 11.417ns
   Maximum combinational path delay: 17.874ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

-------------------------------------------------------------------------
Timing constraint: Default period analysis for Clock 'clock'
Delay:               13.496ns (Levels of Logic = 4)
  Source:            xlxi_30_alureadsram_prestate_FFD3
  Destination:       xlxi_3_xlxi_71/i_q13
  Source Clock:      clock rising
  Destination Clock: clock rising

  Data Path: xlxi_30_alureadsram_prestate_FFD3 to xlxi_3_xlxi_71/i_q13
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    FDC:C->Q              21   1.065   2.925  xlxi_30_alureadsram_prestate_FFD3 (xlxi_30_alureadsram_prestate_FFD3)
    LUT4:I0->O             1   0.573   0.000  xlxi_31_I_prestate_XX_FFD3_F (N7612)
    MUXF5:I0->O           24   0.436   3.060  xlxi_31_I_prestate_XX_FFD3 (N725)
     begin scope: 'xlxi_3_xlxi_7'
    AND4b1:I2->O           1   0.573   1.035  i_36_32 (d5)
     end scope: 'xlxi_3_xlxi_7'
    AND2:I0->O            16   0.573   2.520  xlxi_3_xlxi_83 (xlxi_3_wren5)
     begin scope: 'xlxi_3_xlxi_71'
    FDCE:CE                    0.736          i_q13
    ----------------------------------------
    Total                     13.496ns (3.956ns logic, 9.540ns route)
                                       (29.3% logic, 70.7% route)

-------------------------------------------------------------------------
Timing constraint: Default OFFSET IN BEFORE for Clock 'clock'
Offset:              5.337ns (Levels of Logic = 3)
  Source:            xlxi_3_busamux
  Destination:       xlxi_30_pctofpgainterface_fpgatosraminterface_writedatareg_0
  Destination Clock: clock rising

  Data Path: xlxi_3_busamux to xlxi_30_pctofpgainterface_fpgatosraminterface_writedatareg_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    buxmux16:o_0           2   0.000   1.206  xlxi_3_busamux (N741)
    LUT4:I0->O             1   0.573   1.035  xlxi_31_I_1_LUT_8 (N7538)
    LUT4:I3->O             1   0.573   1.035  xlxi_31_I_din_0_SW1 (xlxi_31_N1500)
    LUT3:I2->O             1   0.573   0.000  xlxi_30_pctofpgainterface_thememmultiplexor_I_memwritedata_0 (N997)
    FDCE:D                     0.342          xlxi_30_pctofpgainterface_fpgatosraminterface_writedatareg_0
    ----------------------------------------
    Total                      5.337ns (2.061ns logic, 3.276ns route)
                                       (38.6% logic, 61.4% route)

-------------------------------------------------------------------------
Timing constraint: Default OFFSET OUT AFTER for Clock 'clock'
Offset:              11.417ns (Levels of Logic = 2)
  Source:            xlxi_30_pctofpgainterface_fpgatosraminterface_doingwrite2
  Destination:       ldata_9
  Source Clock:      clock rising

  Data Path: xlxi_30_pctofpgainterface_fpgatosraminterface_doingwrite2 to ldata_9
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    FDC:C->Q              14   1.065   2.340  xlxi_30_pctofpgainterface_fpgatosraminterface_doingwrite2 (xlxi_30_pctofpgaint
erface_fpgatosraminterface_doingwrite2)
    LUT3:I0->O            16   0.573   2.520  I_xlxi_30_pctofpgainterface_fpgatosraminterface_I7_EnableTr_INV (N564)
    IOBUF:T->IO                4.919          ldata_9_IOBUF (ldata_9)
    ----------------------------------------
    Total                     11.417ns (6.557ns logic, 4.860ns route)
                                       (57.4% logic, 42.6% route)

-------------------------------------------------------------------------
Timing constraint: Default path analysis
Delay:               17.874ns (Levels of Logic = 4)
  Source:            clock
  Destination:       ldata_9

  Data Path: clock to ldata_9
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    IBUF:I->O              1   0.768   1.035  xlxi_16 (xlxn_1)
    BUFG:I->O            271   0.679   7.380  xlxi_17 (clk)
    LUT3:I1->O            16   0.573   2.520  I_xlxi_30_pctofpgainterface_fpgatosraminterface_I7_EnableTr_INV (N564)
    IOBUF:T->IO                4.919          ldata_9_IOBUF (ldata_9)
    ----------------------------------------
    Total                     17.874ns (6.939ns logic, 10.935ns route)
                                       (38.8% logic, 61.2% route)

=========================================================================
CPU : 15.77 / 15.80 s | Elapsed : 15.00 / 15.00 s
 
--> 
EXEWRAP detected that program 'C:/Xilinx/bin/nt/xst.exe' completed successfully.

Done: completed successfully.

Starting: 'exewrap @__ednTOngd_exewrap.rsp'


Starting: 'ngdbuild -f __ngdbuild.rsp '


Release 4.1i - ngdbuild E.30
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd e:/proj3/project3test/_ngo -nt timestamp -p
xcv50-pq240-6 project2.ngc project2.ngd 

Reading NGO file "E:/proj3/project3test/project2.ngc" ...
Reading component libraries for design expansion...
Launcher: "buxmux16.ngo" is up to date.
Loading design module "e:\proj3\project3test\_ngo\buxmux16.ngo"...

Annotating constraints to design from file "project2.ucf" ...

Checking timing specifications ...

Checking expanded design ...
WARNING:NgdBuild:477 - clock net 'clk' has non-clock connections
WARNING:NgdBuild:454 - logical net 'xlxi_3_xlxi_7/d0' has no load
WARNING:NgdBuild:454 - logical net 'xlxi_3_busbmux/O<0>' has no load
WARNING:NgdBuild:454 - logical net 'xlxi_3_busbmux/O<1>' has no load
WARNING:NgdBuild:454 - logical net 'xlxi_3_busbmux/O<2>' has no load
WARNING:NgdBuild:454 - logical net 'xlxi_3_busbmux/O<3>' has no load
WARNING:NgdBuild:454 - logical net 'xlxi_3_busbmux/O<4>' has no load
WARNING:NgdBuild:454 - logical net 'xlxi_3_busbmux/O<5>' has no load
WARNING:NgdBuild:454 - logical net 'xlxi_3_busbmux/O<6>' has no load
WARNING:NgdBuild:454 - logical net 'xlxi_3_busbmux/O<7>' has no load
WARNING:NgdBuild:454 - logical net 'xlxi_3_busbmux/O<8>' has no load
WARNING:NgdBuild:454 - logical net 'xlxi_3_busbmux/O<9>' has no load
WARNING:NgdBuild:454 - logical net 'xlxi_3_busbmux/O<10>' has no load
WARNING:NgdBuild:454 - logical net 'xlxi_3_busbmux/O<11>' has no load
WARNING:NgdBuild:454 - logical net 'xlxi_3_busbmux/O<12>' has no load
WARNING:NgdBuild:454 - logical net 'xlxi_3_busbmux/O<13>' has no load
WARNING:NgdBuild:454 - logical net 'xlxi_3_busbmux/O<14>' has no load
WARNING:NgdBuild:454 - logical net 'xlxi_3_busbmux/O<15>' has no load

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:  18

Writing NGD file "project2.ngd" ...

Writing NGDBUILD log file "project2.bld"...

NGDBUILD done.
EXEWRAP detected that program 'ngdbuild' completed successfully.

Done: completed successfully.

Starting: 'exewrap @__constEditor_exewrap.rsp'


Creating TCL Process
Starting: 'constraints_editor project2.ucf project2.ngd'


Tcl C:/Xilinx/data/projnav/constEditor.tcl detected that program 'constraints_editor project2.ucf project2.ngd' completed successfully.

call Constraints Editor completed
Starting: 'chkdate'


Tcl C:/Xilinx/data/projnav/constEditor.tcl detected that program 'chkdate' completed successfully.

 Existing implementation results have been retained !
 To incorporate your constraint changes, right click on the 'Implement Design' process and select 'Rerun All'.
Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Updating: Implement Design

Starting: 'exewrap @_ngdTOnc1_exewrap.rsp'


Creating TCL Process
Starting: 'map -f _map.rsp'


Release 4.1i - Map E.30
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.
Using target part "v50pq240-6".
Removing unused or disabled logic...
Running cover...
Writing file project2.ngm...
Running directed packing...
Running delay-based packing...
Running related packing...
Writing design file "project2.ncd"...

Design Summary:
   Number of errors:      0
   Number of warnings:    3
   Number of Slices:                185 out of    768   24%
   Number of Slices containing
      unrelated logic:                0 out of    185    0%
   Total Number Slice Registers:    180 out of  1,536   11%
      Number used as Flip Flops:                  172
      Number used as Latches:                       8
   Total Number 4 input LUTs:       262 out of  1,536   17%
      Number used as LUTs:                        250
      Number used as a route-thru:                 12
   Number of bonded IOBs:            52 out of    166   31%
      IOB Flip Flops:                               1
   Number of GCLKs:                   1 out of      4   25%
   Number of GCLKIOBs:                1 out of      4   25%
Total equivalent gate count for design:  3,200
Additional JTAG gate count for IOBs:  2,544

Mapping completed.
See MAP report file "project2.mrp" for details.
Tcl C:/Xilinx/data/projnav/_map.tcl detected that program 'map -f _map.rsp' completed successfully.

Done: completed successfully.

Starting: 'exewrap @_nc1TOncd_exewrap.rsp'


Creating TCL Process
Found _prepar.rsp
Starting: 'par -f _par.rsp'


Release 4.1i - Par E.30
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.


WARNING:Par:69 - Option "-xe" overrides some effects of "-ol".


Constraints file: project2.pcf

Loading design for application par from file par_temp.ncd.
   "project2" is an NCD, version 2.36, device xcv50, package pq240, speed -6
Loading device for application par from file 'v50.nph' in environment C:/Xilinx.
Device speed data version:  FINAL 1.115 2001-06-20.


Resolving physical constraints.
Finished resolving physical constraints.

Device utilization summary:

   Number of External GCLKIOBs         1 out of 4      25%
   Number of External IOBs            52 out of 166    31%
      Number of LOCed External IOBs   52 out of 52    100%

   Number of SLICEs                  185 out of 768    24%

   Number of GCLKs                     1 out of 4      25%



Overall effort level (-ol):   2 (set by user)
Placer effort level (-pl):    2 (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    2 (set by user)
Extra effort level (-xe):     0 (set by user)

Starting the placer. REAL time: 0 secs 
Placement pass 1 ..........
Placer score = 33420
Placement pass 2 .............
Placer score = 32930
Optimizing ... 
Placer score = 26885
All IOBs have been constrained to specific sites.
Placer completed in real time: 0 secs 

Dumping design to file project2.ncd.

Total REAL time to Placer completion: 0 secs 
Total CPU time to Placer completion: 1 secs 

0 connection(s) routed; 1377 unrouted active, 2 unrouted PWR/GND.
Starting router resource preassignment
Completed router resource preassignment. REAL time: 0 secs 
Starting iterative routing. 
Routing active signals.
......
End of iteration 1 
1379 successful; 0 unrouted; (0) REAL time: 2 secs 
Constraints are met. 
Total REAL time: 2 secs 
Total CPU  time: 1 secs 
End of route.  1379 routed (100.00%); 0 unrouted.
No errors found. 
Completely routed. 

This design was run without timing constraints.  It is likely that much better
circuit performance can be obtained by trying either or both of the following:

  - Enabling the Delay Based Cleanup router pass, if not already enabled
  - Supplying timing constraints in the input design


Total REAL time to Router completion: 2 secs 
Total CPU time to Router completion: 2 secs 

Generating PAR statistics.
Dumping design to file project2.ncd.


All signals are completely routed.

Total REAL time to PAR completion: 2 secs 
Total CPU time to PAR completion: 2 secs 

Placement: Completed - No errors found.
Routing: Completed - No errors found.

PAR done.
Tcl C:/Xilinx/data/projnav/_par.tcl detected that program 'par -f _par.rsp' completed successfully.

PAR completed successfully
Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Updating: Generate Programming File

Starting: 'exewrap -tcl -command C:/Xilinx/data/projnav/_bitgen.tcl bitgen.rsp project2'


Done: completed successfully.

Starting: 'exewrap -tapkeep -tcl -command C:/Xilinx/data/projnav/_utTObit.tcl project2'


Creating TCL Process
Starting: 'bitgen -f project2.ut project2.ncd'


Release 4.1i - Bitgen E.30
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.

Loading design for application Bitgen from file project2.ncd.
   "project2" is an NCD, version 2.36, device xcv50, package pq240, speed -6
Loading device for application Bitgen from file 'v50.nph' in environment
C:/Xilinx.
Opened constraints file project2.pcf.

Wed Jul 28 15:13:34 2004

Running DRC.
WARNING:DesignRules:372 - Netcheck: Gated clock. Clock net
   xlxi_30_pctofpgainterface_pportinterface_N361 is sourced by a combinatorial
   pin. This is not good design practice. Use the CE pin to control the loading
   of data into the flip-flop.
DRC detected 0 errors and 1 warnings.
Creating bit map...
Saving bit stream in "project2.bit".
Bitstream generation is complete.
Tcl C:/Xilinx/data/projnav/_utTObit.tcl detected that program 'bitgen -f project2.ut project2.ncd' completed successfully.


Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Starting: 'jhdparse @CtrlUnit.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    CtrlUnit.vhd
Scanning    CtrlUnit.vhd
Writing CtrlUnit.jhd.

JHDPARSE complete -    0 errors,    0 warnings.

Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Updating: Create Schematic Symbol

Starting: 'exewrap @_ctrlunit_exewrap.rsp'


Analyzing VHDL source files...
Elaborating design unit ctrlunit...
vhdtdtfi completed without error...

Done: completed successfully.

Starting: 'exewrap @_ctrlunit_spl2sym_exewrap.rsp'


Starting: 'spl2sym -family=virtex ctrlunit.spl ctrlunit.sym '


Release 4.1i - spl2sym E.30
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.
Error: Output file E:\proj3\project3test\ctrlunit.sym already exists.To overwrite it, please use '-w' option.
EXEWRAP detected a return code of '1' from program 'spl2sym'

Done: failed with exit code: 0001.

ISE Auto-Make Log File
-----------------------

Updating: Create Schematic Symbol

Starting: 'exewrap @_ctrlunit_spl2sym_exewrap.rsp'


Starting: 'spl2sym -family=virtex ctrlunit.spl ctrlunit.sym '


Release 4.1i - spl2sym E.30
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.
EXEWRAP detected that program 'spl2sym' completed successfully.

Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Starting: 'sch2jhd -family=virtex project2.sch project2.jhd'


Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Updating: Implement Design

Starting: 'exewrap @_project2_sch2vhf_exewrap.rsp'


Starting: 'sch2vhdl -family=virtex -flat -suppress -w project2.sch project2.vhf '


Release 4.1i - sch2vhdl E.30
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.
DRC Check completed: No Error found.
Vhdl netlist file generated.
EXEWRAP detected that program 'sch2vhdl' completed successfully.

Done: completed successfully.

Starting: 'exewrap @__project2_2prj_exewrap.rsp'


Creating TCL Process
Done: completed successfully.

Starting: 'exewrap -tapkeep -mode pipe -tcl -command C:/Xilinx/data/projnav/_filesAllClean.tcl _XSTClean.rsp 0'


Creating TCL Process
Cleaning Up Project
Finished cleaning up project
Done: completed successfully.

Starting: 'exewrap -mode pipe -tapkeep -command C:/Xilinx/bin/nt/xst.exe -ifn project2.xst -ofn project2.syr'


Starting: 'C:/Xilinx/bin/nt/xst.exe -ifn project2.xst -ofn project2.syr '


Release 4.1i - xst E.30
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to .
CPU : 0.00 / 0.03 s | Elapsed : 0.00 / 0.00 s
 
--> Parameter overwrite set to YES
CPU : 0.00 / 0.03 s | Elapsed : 0.00 / 0.00 s
 
--> Parameter xsthdpdir set to ./xst
CPU : 0.00 / 0.03 s | Elapsed : 0.00 / 0.00 s
 
--> =========================================================================
---- Source Parameters
Input Format                       : VHDL
Input File Name                    : project2.prj

---- Target Parameters
Target Device                      : xcv50-pq240-6
Output File Name                   : project2
Output Format                      : NGC
Target Technology                  : virtex

---- Source Options
Entity Name                        : project2
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
FSM Flip-Flop Type                 : D
Mux Extraction                     : YES
Resource Sharing                   : YES
Complex Clock Enable Extraction    : YES
ROM Extraction                     : Yes
RAM Extraction                     : Yes
RAM Style                          : Auto
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : YES
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Equivalent register Removal        : YES
Add Generic Clock Buffer(BUFG)     : 4
Global Maximum Fanout              : 100
Register Duplication               : YES
Move First FlipFlop Stage          : YES
Move Last FlipFlop Stage           : YES
Slice Packing                      : YES
Pack IO Registers into IOBs        : auto
Speed Grade                        : 6

---- General Options
Optimization Criterion             : Speed
Optimization Effort                : 1
Check Attribute Syntax             : YES
Keep Hierarchy                     : No
Global Optimization                : AllClockNets
Write Timing Constraints           : No
Incremental Synthesis              : NO

=========================================================================

Compiling vhdl file E:/proj3/project3test/pctosraminterface-sv06.vhd in Library work.
Architecture Pctosraminterface_arch of Entity Pctosraminterface is up to date.
Compiling vhdl file E:/proj3/project3test/memorymultiplexor-sv01.vhd in Library work.
Architecture Memorymultiplexor_arch of Entity Memorymultiplexor is up to date.
Compiling vhdl file E:/proj3/project3test/sram512kleft16bit50mhzreadreq-sv05.vhd in Library work.
Architecture Sraminterface_arch of Entity Sraminterface is up to date.
Compiling vhdl file E:/proj3/project3test/memoryread.vhd in Library work.
Architecture Behavioral of Entity Memoryread is up to date.
Compiling vhdl file E:/proj3/project3test/memorywrite.vhd in Library work.
Architecture Behavioral of Entity Memorywrite is up to date.
Compiling vhdl file E:/proj3/project3test/sraminterfacewithpport-sv01.vhd in Library work.
Architecture Sraminterfacewithpport_arch of Entity Sraminterfacewithpport is up to date.
Compiling vhdl file E:/proj3/project3test/CtrlUnit.vhd in Library work.
Entity <Ctrlunit> (Architecture <Behavioral>) compiled.
Compiling vhdl file E:/proj3/project3test/memaccess.vhd in Library work.
Architecture Behavioral of Entity Memorymodule is up to date.
Compiling vhdl file E:/proj3/project3test/regfile.vhf in Library work.
Architecture Schematic of Entity D3_8e_mxilinx is up to date.
Architecture Schematic of Entity Fd16ce_mxilinx is up to date.
Architecture Schematic of Entity Regfile is up to date.
Compiling vhdl file E:/proj3/project3test/project2.vhf in Library work.
Entity <ibuf8_mxilinx> (Architecture <schematic>) compiled.
Entity <obuf16_mxilinx> (Architecture <schematic>) compiled.
Entity <obuf4_mxilinx> (Architecture <schematic>) compiled.
Entity <project2> (Architecture <schematic>) compiled.

Analyzing Entity <project2> (Architecture <schematic>).
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set property "keep_hierarchy = TRUE" for instance <xlxi_28> in unit <project2>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set property "keep_hierarchy = TRUE" for instance <xlxi_19> in unit <project2>.
    Set property "keep_hierarchy = TRUE" for instance <xlxi_18> in unit <project2>.
WARNING:Xst:753 - E:/proj3/project3test/project2.vhf (Line 474). Unconnected output port 'busb' of component 'regfile'.
Entity <project2> analyzed. Unit <project2> generated.

Analyzing Entity <ctrlunit> (Architecture <behavioral>).
WARNING:Xst:819 - E:/proj3/project3test/CtrlUnit.vhd (Line 51). The following signals are missing in the process sensitivity
 list:
   a.
Entity <ctrlunit> analyzed. Unit <ctrlunit> generated.

Analyzing Entity <ibuf8_mxilinx> (Architecture <schematic>).
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
Entity <ibuf8_mxilinx> analyzed. Unit <ibuf8_mxilinx> generated.

Analyzing Entity <memorymodule> (Architecture <behavioral>).
Entity <memorymodule> analyzed. Unit <memorymodule> generated.

Analyzing Entity <obuf16_mxilinx> (Architecture <schematic>).
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
Entity <obuf16_mxilinx> analyzed. Unit <obuf16_mxilinx> generated.

Analyzing Entity <obuf4_mxilinx> (Architecture <schematic>).
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
Entity <obuf4_mxilinx> analyzed. Unit <obuf4_mxilinx> generated.

Analyzing Entity <regfile> (Architecture <schematic>).
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:766 - E:/proj3/project3test/regfile.vhf (Line 362). Generating a Black Box for component <buxmux16>.
WARNING:Xst:766 - E:/proj3/project3test/regfile.vhf (Line 401). Generating a Black Box for component <buxmux16>.
WARNING:Xst:753 - E:/proj3/project3test/regfile.vhf (Line 440). Unconnected output port 'd0' of component 'd3_8e_mxilinx'.
    Set property "keep_hierarchy = TRUE" for instance <xlxi_7> in unit <regfile>.
    Set property "keep_hierarchy = TRUE" for instance <xlxi_67> in unit <regfile>.
    Set property "keep_hierarchy = TRUE" for instance <xlxi_70> in unit <regfile>.
    Set property "keep_hierarchy = TRUE" for instance <xlxi_68> in unit <regfile>.
    Set property "keep_hierarchy = TRUE" for instance <xlxi_66> in unit <regfile>.
    Set property "keep_hierarchy = TRUE" for instance <xlxi_72> in unit <regfile>.
    Set property "keep_hierarchy = TRUE" for instance <xlxi_71> in unit <regfile>.
    Set property "keep_hierarchy = TRUE" for instance <xlxi_69> in unit <regfile>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
Entity <regfile> analyzed. Unit <regfile> generated.

Analyzing Entity <memoryread> (Architecture <behavioral>).
Entity <memoryread> analyzed. Unit <memoryread> generated.

Analyzing Entity <memorywrite> (Architecture <behavioral>).
Entity <memorywrite> analyzed. Unit <memorywrite> generated.

Analyzing Entity <sraminterfacewithpport> (Architecture <sraminterfacewithpport_arch>).
WARNING:Xst:753 - E:/proj3/project3test/sraminterfacewithpport-sv01.vhd (Line 191). Unconnected output port 'portinslicenum'
 of component 'pctosraminterface'.
WARNING:Xst:753 - E:/proj3/project3test/sraminterfacewithpport-sv01.vhd (Line 191). Unconnected output port 'portoutslicenum
' of component 'pctosraminterface'.
WARNING:Xst:753 - E:/proj3/project3test/sraminterfacewithpport-sv01.vhd (Line 191). Unconnected output port 'stateoutput' of
 component 'pctosraminterface'.
Entity <sraminterfacewithpport> analyzed. Unit <sraminterfacewithpport> generated.

Analyzing Entity <d3_8e_mxilinx> (Architecture <schematic>).
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
Entity <d3_8e_mxilinx> analyzed. Unit <d3_8e_mxilinx> generated.

Analyzing Entity <fd16ce_mxilinx> (Architecture <schematic>).
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "INIT =  0" for instance <i_q0> in unit <fd16ce_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "INIT =  0" for instance <i_q5> in unit <fd16ce_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "INIT =  0" for instance <i_q1> in unit <fd16ce_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "INIT =  0" for instance <i_q2> in unit <fd16ce_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "INIT =  0" for instance <i_q3> in unit <fd16ce_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "INIT =  0" for instance <i_q4> in unit <fd16ce_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "INIT =  0" for instance <i_q6> in unit <fd16ce_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "INIT =  0" for instance <i_q7> in unit <fd16ce_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "INIT =  0" for instance <i_q8> in unit <fd16ce_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "INIT =  0" for instance <i_q9> in unit <fd16ce_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "INIT =  0" for instance <i_q10> in unit <fd16ce_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "INIT =  0" for instance <i_q11> in unit <fd16ce_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "INIT =  0" for instance <i_q12> in unit <fd16ce_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "INIT =  0" for instance <i_q13> in unit <fd16ce_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "INIT =  0" for instance <i_q14> in unit <fd16ce_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "INIT =  0" for instance <i_q15> in unit <fd16ce_mxilinx>.
Entity <fd16ce_mxilinx> analyzed. Unit <fd16ce_mxilinx> generated.

Analyzing Entity <pctosraminterface> (Architecture <pctosraminterface_arch>).
WARNING:Xst:819 - E:/proj3/project3test/pctosraminterface-sv06.vhd (Line 193). The following signals are missing in the proc
ess sensitivity list:
   asyncinputs, syncinputs1, syncinputs2.
WARNING:Xst:819 - E:/proj3/project3test/pctosraminterface-sv06.vhd (Line 211). The following signals are missing in the proc
ess sensitivity list:
   softreset.
Entity <pctosraminterface> analyzed. Unit <pctosraminterface> generated.

Analyzing Entity <memorymultiplexor> (Architecture <memorymultiplexor_arch>).
Entity <memorymultiplexor> analyzed. Unit <memorymultiplexor> generated.

Analyzing Entity <sraminterface> (Architecture <sraminterface_arch>).
Entity <sraminterface> analyzed. Unit <sraminterface> generated.


Synthesizing Unit <sraminterface>.
    Related source file is E:/proj3/project3test/sram512kleft16bit50mhzreadreq-sv05.vhd.
    Found finite state machine <FSM_0> for signal <presstate>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 11                                             |
    | Inputs             | 2                                              |
    | Outputs            | 8                                              |
    | Reset type         | asynchronous                                   |
    | Encoding           | automatic                                      |
    | State register     | D  flip-flops                                  |
    -----------------------------------------------------------------------
    Found 19-bit register for signal <addrreg>.
    Found 1-bit register for signal <cen>.
    Found 1-bit register for signal <doingwrite1>.
    Found 1-bit register for signal <doingwrite2>.
    Found 1-bit register for signal <oen>.
    Found 16-bit tristate buffer for signal <sramdata>.
    Found 16-bit register for signal <writedatareg>.
    Found 19 1-bit 2-to-1 multiplexers.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  39 D-type flip-flop(s).
	inferred  19 Multiplexer(s).
	inferred  16 Tristate(s).
Unit <sraminterface> synthesized.


Synthesizing Unit <memorymultiplexor>.
    Related source file is E:/proj3/project3test/memorymultiplexor-sv01.vhd.
    Found 1-bit register for signal <presstate>.
    Found 57 1-bit 2-to-1 multiplexers.
    Summary:
	inferred   1 D-type flip-flop(s).
	inferred  57 Multiplexer(s).
Unit <memorymultiplexor> synthesized.


Synthesizing Unit <pctosraminterface>.
    Related source file is E:/proj3/project3test/pctosraminterface-sv06.vhd.
WARNING:Xst:646 - Signal <regdatain> is assigned but never used.
    Found finite state machine <FSM_1> for signal <presstate>.
    -----------------------------------------------------------------------
    | States             | 10                                             |
    | Transitions        | 45                                             |
    | Inputs             | 11                                             |
    | Outputs            | 12                                             |
    | Reset type         | asynchronous                                   |
    | Encoding           | automatic                                      |
    | State register     | D  flip-flops                                  |
    -----------------------------------------------------------------------
WARNING:Xst:737 - Found 8-bit latch for signal <mysyncdata>.
    Found 4-bit 4-to-1 multiplexer for signal <dataout>.
    Found 19-bit adder for signal <$n0000> created at line 261.
    Found 8-bit comparator equal for signal <$n0098> created at line 200.
    Found 8-bit comparator equal for signal <$n0099> created at line 200.
    Found 8-bit comparator equal for signal <$n0100> created at line 250.
    Found 8-bit comparator equal for signal <$n0101> created at line 250.
    Found 19-bit register for signal <curaddrreg>.
    Found 5-bit register for signal <datainreg>.
    Found 2-bit up counter for signal <inslicenum>.
    Found 2-bit up counter for signal <outslicenum>.
    Found 1-bit register for signal <pccontrolenabled>.
    Found 16-bit register for signal <readdatareg>.
    Found 8-bit register for signal <syncinputs1>.
    Found 8-bit register for signal <syncinputs2>.
    Found 8-bit register for signal <syncinputs3>.
    Found 1-bit register for signal <syncnextslice>.
    Found 1-bit register for signal <syncread>.
    Found 1-bit register for signal <syncwrite>.
    Found 16-bit register for signal <writedatareg>.
    Found 19 1-bit 2-to-1 multiplexers.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   2 Counter(s).
	inferred  84 D-type flip-flop(s).
	inferred   8 Latch(s).
	inferred   1 Adder/Subtracter(s).
	inferred   4 Comparator(s).
	inferred  23 Multiplexer(s).
Unit <pctosraminterface> synthesized.


Synthesizing Unit <fd16ce_mxilinx>.
    Related source file is E:/proj3/project3test/regfile.vhf.
Unit <fd16ce_mxilinx> synthesized.


Synthesizing Unit <d3_8e_mxilinx>.
    Related source file is E:/proj3/project3test/regfile.vhf.
Unit <d3_8e_mxilinx> synthesized.


Synthesizing Unit <sraminterfacewithpport>.
    Related source file is E:/proj3/project3test/sraminterfacewithpport-sv01.vhd.
Unit <sraminterfacewithpport> synthesized.


Synthesizing Unit <memorywrite>.
    Related source file is E:/proj3/project3test/memorywrite.vhd.
    Found finite state machine <FSM_2> for signal <prestate>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 6                                              |
    | Inputs             | 2                                              |
    | Outputs            | 2                                              |
    | Reset type         | asynchronous                                   |
    | Encoding           | automatic                                      |
    | State register     | D  flip-flops                                  |
    -----------------------------------------------------------------------
    Summary:
	inferred   1 Finite State Machine(s).
Unit <memorywrite> synthesized.


Synthesizing Unit <memoryread>.
    Related source file is E:/proj3/project3test/memoryread.vhd.
    Found finite state machine <FSM_3> for signal <prestate>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 6                                              |
    | Inputs             | 2                                              |
    | Outputs            | 2                                              |
    | Reset type         | asynchronous                                   |
    | Encoding           | automatic                                      |
    | State register     | D  flip-flops                                  |
    -----------------------------------------------------------------------
    Summary:
	inferred   1 Finite State Machine(s).
Unit <memoryread> synthesized.


Synthesizing Unit <regfile>.
    Related source file is E:/proj3/project3test/regfile.vhf.
Unit <regfile> synthesized.


Synthesizing Unit <obuf4_mxilinx>.
    Related source file is E:/proj3/project3test/project2.vhf.
Unit <obuf4_mxilinx> synthesized.


Synthesizing Unit <obuf16_mxilinx>.
    Related source file is E:/proj3/project3test/project2.vhf.
Unit <obuf16_mxilinx> synthesized.


Synthesizing Unit <memorymodule>.
    Related source file is E:/proj3/project3test/memaccess.vhd.
Unit <memorymodule> synthesized.


Synthesizing Unit <ibuf8_mxilinx>.
    Related source file is E:/proj3/project3test/project2.vhf.
Unit <ibuf8_mxilinx> synthesized.


Synthesizing Unit <ctrlunit>.
    Related source file is E:/proj3/project3test/CtrlUnit.vhd.
    Found finite state machine <FSM_4> for signal <prestate>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 7                                              |
    | Inputs             | 2                                              |
    | Outputs            | 9                                              |
    | Reset type         | asynchronous                                   |
    | Encoding           | automatic                                      |
    | State register     | D  flip-flops                                  |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <resetl>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   1 D-type flip-flop(s).
Unit <ctrlunit> synthesized.


Synthesizing Unit <project2>.
    Related source file is E:/proj3/project3test/project2.vhf.
Unit <project2> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# FSMs                             : 5
# Registers                        : 52
  19-bit register                  : 1
  8-bit register                   : 3
  1-bit register                   : 45
  5-bit register                   : 1
  16-bit register                  : 2
# Latches                          : 1
  8-bit latch                      : 1
# Counters                         : 2
  2-bit up counter                 : 2
# Multiplexers                     : 27
  2-to-1 multiplexer               : 26
  4-bit 4-to-1 multiplexer         : 1
# Tristates                        : 1
  16-bit tristate buffer           : 1
# Adders/Subtractors               : 1
  19-bit adder                     : 1
# Comparators                      : 4
  8-bit comparator equal           : 4

=========================================================================

Optimizing FSM <FSM_0> with One-Hot encoding and D flip-flops.
Optimizing FSM <FSM_1> with One-Hot encoding and D flip-flops.
Optimizing FSM <FSM_2> with One-Hot encoding and D flip-flops.
Optimizing FSM <FSM_3> with One-Hot encoding and D flip-flops.
Optimizing FSM <FSM_4> with One-Hot encoding and D flip-flops.

Starting low level synthesis...
Optimizing unit <memoryread> ...

Optimizing unit <memorywrite> ...

Optimizing unit <pctosraminterface> ...

Optimizing unit <memorymultiplexor> ...

Optimizing unit <d3_8e_mxilinx> ...

Optimizing unit <fd16ce_mxilinx> ...

Optimizing unit <regfile> ...

Optimizing unit <obuf4_mxilinx> ...

Optimizing unit <obuf16_mxilinx> ...

Optimizing unit <ibuf8_mxilinx> ...

Optimizing unit <ctrlunit> ...

Optimizing unit <project2> ...

Building and optimizing final netlist ...

Register xlxi_30_pctofpgainterface_fpgatosraminterface_presstate_FFD2 equivalent to xlxi_30_pctofpgainterface_fpgatosraminte
rface_doingwrite1 has been removed
Register xlxi_30_pctofpgainterface_fpgatosraminterface_presstate_FFD3 equivalent to xlxi_30_pctofpgainterface_fpgatosraminte
rface_doingwrite2 has been removed
WARNING:Xst:387 - The KEEP property attached to the net <d1> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <d2> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <d3> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <d4> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <d5> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <d6> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <d7> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <xlxi_3_wren7> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <xlxi_3_wren6> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <xlxi_3_wren5> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <xlxi_3_wren4> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <xlxi_3_wren3> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <xlxi_3_wren2> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <xlxi_3_wren1> may hinder timing optimization.
   You may achieve better results by removing this property
FlipFlop xlxi_30_pctofpgainterface_thememmultiplexor_presstate has been replicated 2 time(s)
FlipFlop xlxi_30_pctofpgainterface_pportinterface_syncnextslice has been replicated 1 time(s)
FlipFlop xlxi_30_pctofpgainterface_pportinterface_syncread has been replicated 1 time(s)
=========================================================================
Final Results
Top Level Output File Name         : project2
Output Format                      : NGC
Optimization Criterion             : Speed
Target Technology                  : virtex
Keep Hierarchy                     : No
Macro Generator                    : macro+

Macro Statistics
# FSMs                             : 5
# Registers                        : 54
  19-bit register                  : 1
  8-bit register                   : 3
  1-bit register                   : 45
  5-bit register                   : 1
  16-bit register                  : 2
  2-bit register                   : 2
# Multiplexers                     : 1
  4-bit 4-to-1 multiplexer         : 1
# Tristates                        : 1
  16-bit tristate buffer           : 1
# Adders/Subtractors               : 1
  19-bit adder                     : 1
# Comparators                      : 4
  8-bit comparator equal           : 4

Design Statistics
# IOs                              : 53

Cell Usage :
# BELS                             : 373
#      GND                         : 1
#      LUT1                        : 23
#      LUT2                        : 56
#      LUT3                        : 57
#      LUT4                        : 159
#      MUXCY                       : 34
#      MUXF5                       : 24
#      VCC                         : 1
#      XORCY                       : 18
# FlipFlops/Latches                : 277
#      FDC                         : 50
#      FDCE                        : 213
#      FDP                         : 6
#      LD                          : 8
# Clock Buffers                    : 1
#      BUFG                        : 1
# IO Buffers                       : 53
#      IBUF                        : 10
#      IOBUF                       : 16
#      OBUF                        : 27
# Logical                          : 15
#      AND2                        : 7
#      AND4                        : 1
#      AND4b1                      : 3
#      AND4b2                      : 3
#      AND4b3                      : 1
# Others                           : 2
#      buxmux16                    : 2
=========================================================================


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clock                              | IBUF                   | 1     |
xlxi_30_pctofpgainterface_pportinterface_I__n0037:O| NONE(*)(xlxi_30_pctofpgainterface_pportinterface_mysyncdata_1)| 8     |

-----------------------------------+------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.

Timing Summary:
---------------
Speed Grade: -6

   Minimum period: 13.496ns (Maximum Frequency: 74.096MHz)
   Minimum input arrival time before clock: 5.337ns
   Maximum output required time after clock: 13.253ns
   Maximum combinational path delay: 17.874ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

-------------------------------------------------------------------------
Timing constraint: Default period analysis for Clock 'clock'
Delay:               13.496ns (Levels of Logic = 4)
  Source:            xlxi_30_alureadsram_prestate_FFD3
  Destination:       xlxi_3_xlxi_70/i_q12
  Source Clock:      clock rising
  Destination Clock: clock rising

  Data Path: xlxi_30_alureadsram_prestate_FFD3 to xlxi_3_xlxi_70/i_q12
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    FDC:C->Q              21   1.065   2.925  xlxi_30_alureadsram_prestate_FFD3 (xlxi_30_alureadsram_prestate_FFD3)
    LUT4:I0->O             1   0.573   0.000  xlxi_31_I_prestate_XX_FFD3_F (N7612)
    MUXF5:I0->O           24   0.436   3.060  xlxi_31_I_prestate_XX_FFD3 (N725)
     begin scope: 'xlxi_3_xlxi_7'
    AND4b2:I2->O           1   0.573   1.035  i_36_36 (d1)
     end scope: 'xlxi_3_xlxi_7'
    AND2:I0->O            16   0.573   2.520  xlxi_3_xlxi_86 (xlxi_3_wren1)
     begin scope: 'xlxi_3_xlxi_70'
    FDCE:CE                    0.736          i_q12
    ----------------------------------------
    Total                     13.496ns (3.956ns logic, 9.540ns route)
                                       (29.3% logic, 70.7% route)

-------------------------------------------------------------------------
Timing constraint: Default OFFSET IN BEFORE for Clock 'clock'
Offset:              5.337ns (Levels of Logic = 3)
  Source:            xlxi_3_busamux
  Destination:       xlxi_30_pctofpgainterface_fpgatosraminterface_writedatareg_0
  Destination Clock: clock rising

  Data Path: xlxi_3_busamux to xlxi_30_pctofpgainterface_fpgatosraminterface_writedatareg_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    buxmux16:o_0           2   0.000   1.206  xlxi_3_busamux (N741)
    LUT4:I0->O             1   0.573   1.035  xlxi_31_I_1_LUT_8 (N7542)
    LUT4:I3->O             1   0.573   1.035  xlxi_31_I_din_0_SW1 (xlxi_31_N1510)
    LUT3:I2->O             1   0.573   0.000  xlxi_30_pctofpgainterface_thememmultiplexor_I_memwritedata_0 (N997)
    FDCE:D                     0.342          xlxi_30_pctofpgainterface_fpgatosraminterface_writedatareg_0
    ----------------------------------------
    Total                      5.337ns (2.061ns logic, 3.276ns route)
                                       (38.6% logic, 61.4% route)

-------------------------------------------------------------------------
Timing constraint: Default OFFSET OUT AFTER for Clock 'clock'
Offset:              13.253ns (Levels of Logic = 3)
  Source:            xlxi_30_pctofpgainterface_fpgatosraminterface_doingwrite2
  Destination:       finish
  Source Clock:      clock rising

  Data Path: xlxi_30_pctofpgainterface_fpgatosraminterface_doingwrite2 to finish
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    FDC:C->Q              14   1.065   2.340  xlxi_30_pctofpgainterface_fpgatosraminterface_doingwrite2 (xlxi_30_pctofpgaint
erface_fpgatosraminterface_doingwrite2)
    LUT3:I1->O            20   0.573   2.880  I_xlxi_30_pctofpgainterface_fpgatosraminterface_canwrite (N559)
    LUT3:I1->O             1   0.573   1.035  xlxi_31_I_finish (fn)
    OBUF:I->O                  4.787          xlxi_14 (finish)
    ----------------------------------------
    Total                     13.253ns (6.998ns logic, 6.255ns route)
                                       (52.8% logic, 47.2% route)

-------------------------------------------------------------------------
Timing constraint: Default path analysis
Delay:               17.874ns (Levels of Logic = 4)
  Source:            clock
  Destination:       ldata_0

  Data Path: clock to ldata_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    IBUF:I->O              1   0.768   1.035  xlxi_16 (xlxn_1)
    BUFG:I->O            271   0.679   7.380  xlxi_17 (clk)
    LUT3:I1->O            16   0.573   2.520  I_xlxi_30_pctofpgainterface_fpgatosraminterface_I7_EnableTr_INV (N564)
    IOBUF:T->IO                4.919          ldata_0_IOBUF (ldata_0)
    ----------------------------------------
    Total                     17.874ns (6.939ns logic, 10.935ns route)
                                       (38.8% logic, 61.2% route)

=========================================================================
CPU : 15.58 / 15.61 s | Elapsed : 16.00 / 16.00 s
 
--> 
EXEWRAP detected that program 'C:/Xilinx/bin/nt/xst.exe' completed successfully.

Done: completed successfully.

Starting: 'exewrap @__ednTOngd_exewrap.rsp'


Starting: 'ngdbuild -f __ngdbuild.rsp '


Release 4.1i - ngdbuild E.30
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd e:/proj3/project3test/_ngo -nt timestamp -p
xcv50-pq240-6 project2.ngc project2.ngd 

Reading NGO file "E:/proj3/project3test/project2.ngc" ...
Reading component libraries for design expansion...
Launcher: "buxmux16.ngo" is up to date.
Loading design module "e:\proj3\project3test\_ngo\buxmux16.ngo"...

Annotating constraints to design from file "project2.ucf" ...

Checking timing specifications ...

Checking expanded design ...
WARNING:NgdBuild:477 - clock net 'clk' has non-clock connections
WARNING:NgdBuild:454 - logical net 'xlxi_3_xlxi_7/d0' has no load
WARNING:NgdBuild:454 - logical net 'xlxi_3_busbmux/O<0>' has no load
WARNING:NgdBuild:454 - logical net 'xlxi_3_busbmux/O<1>' has no load
WARNING:NgdBuild:454 - logical net 'xlxi_3_busbmux/O<2>' has no load
WARNING:NgdBuild:454 - logical net 'xlxi_3_busbmux/O<3>' has no load
WARNING:NgdBuild:454 - logical net 'xlxi_3_busbmux/O<4>' has no load
WARNING:NgdBuild:454 - logical net 'xlxi_3_busbmux/O<5>' has no load
WARNING:NgdBuild:454 - logical net 'xlxi_3_busbmux/O<6>' has no load
WARNING:NgdBuild:454 - logical net 'xlxi_3_busbmux/O<7>' has no load
WARNING:NgdBuild:454 - logical net 'xlxi_3_busbmux/O<8>' has no load
WARNING:NgdBuild:454 - logical net 'xlxi_3_busbmux/O<9>' has no load
WARNING:NgdBuild:454 - logical net 'xlxi_3_busbmux/O<10>' has no load
WARNING:NgdBuild:454 - logical net 'xlxi_3_busbmux/O<11>' has no load
WARNING:NgdBuild:454 - logical net 'xlxi_3_busbmux/O<12>' has no load
WARNING:NgdBuild:454 - logical net 'xlxi_3_busbmux/O<13>' has no load
WARNING:NgdBuild:454 - logical net 'xlxi_3_busbmux/O<14>' has no load
WARNING:NgdBuild:454 - logical net 'xlxi_3_busbmux/O<15>' has no load

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:  18

Writing NGD file "project2.ngd" ...

Writing NGDBUILD log file "project2.bld"...

NGDBUILD done.
EXEWRAP detected that program 'ngdbuild' completed successfully.

Done: completed successfully.

Starting: 'exewrap @_ngdTOnc1_exewrap.rsp'


Creating TCL Process
Starting: 'map -f _map.rsp'


Release 4.1i - Map E.30
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.
Using target part "v50pq240-6".
Removing unused or disabled logic...
Running cover...
Writing file project2.ngm...
Running directed packing...
Running delay-based packing...
Running related packing...
Writing design file "project2.ncd"...

Design Summary:
   Number of errors:      0
   Number of warnings:    3
   Number of Slices:                185 out of    768   24%
   Number of Slices containing
      unrelated logic:                0 out of    185    0%
   Total Number Slice Registers:    180 out of  1,536   11%
      Number used as Flip Flops:                  172
      Number used as Latches:                       8
   Total Number 4 input LUTs:       263 out of  1,536   17%
      Number used as LUTs:                        251
      Number used as a route-thru:                 12
   Number of bonded IOBs:            52 out of    166   31%
      IOB Flip Flops:                               1
   Number of GCLKs:                   1 out of      4   25%
   Number of GCLKIOBs:                1 out of      4   25%
Total equivalent gate count for design:  3,206
Additional JTAG gate count for IOBs:  2,544

Mapping completed.
See MAP report file "project2.mrp" for details.
Tcl C:/Xilinx/data/projnav/_map.tcl detected that program 'map -f _map.rsp' completed successfully.

Done: completed successfully.

Starting: 'exewrap @_nc1TOncd_exewrap.rsp'


Creating TCL Process
Found _prepar.rsp
Starting: 'par -f _par.rsp'


Release 4.1i - Par E.30
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.


WARNING:Par:69 - Option "-xe" overrides some effects of "-ol".


Constraints file: project2.pcf

Loading design for application par from file par_temp.ncd.
   "project2" is an NCD, version 2.36, device xcv50, package pq240, speed -6
Loading device for application par from file 'v50.nph' in environment C:/Xilinx.
Device speed data version:  FINAL 1.115 2001-06-20.


Resolving physical constraints.
Finished resolving physical constraints.

Device utilization summary:

   Number of External GCLKIOBs         1 out of 4      25%
   Number of External IOBs            52 out of 166    31%
      Number of LOCed External IOBs   52 out of 52    100%

   Number of SLICEs                  185 out of 768    24%

   Number of GCLKs                     1 out of 4      25%



Overall effort level (-ol):   2 (set by user)
Placer effort level (-pl):    2 (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    2 (set by user)
Extra effort level (-xe):     0 (set by user)

Starting the placer. REAL time: 0 secs 
Placement pass 1 .........
Placer score = 34675
Placement pass 2 ........
Placer score = 32425
Optimizing ... 
Placer score = 27125
All IOBs have been constrained to specific sites.
Placer completed in real time: 0 secs 

Dumping design to file project2.ncd.

Total REAL time to Placer completion: 0 secs 
Total CPU time to Placer completion: 1 secs 

0 connection(s) routed; 1381 unrouted active, 2 unrouted PWR/GND.
Starting router resource preassignment
Completed router resource preassignment. REAL time: 0 secs 
Starting iterative routing. 
Routing active signals.
......
End of iteration 1 
1383 successful; 0 unrouted; (0) REAL time: 2 secs 
Constraints are met. 
Total REAL time: 2 secs 
Total CPU  time: 1 secs 
End of route.  1383 routed (100.00%); 0 unrouted.
No errors found. 
Completely routed. 

This design was run without timing constraints.  It is likely that much better
circuit performance can be obtained by trying either or both of the following:

  - Enabling the Delay Based Cleanup router pass, if not already enabled
  - Supplying timing constraints in the input design


Total REAL time to Router completion: 2 secs 
Total CPU time to Router completion: 1 secs 

Generating PAR statistics.
Dumping design to file project2.ncd.


All signals are completely routed.

Total REAL time to PAR completion: 2 secs 
Total CPU time to PAR completion: 2 secs 

Placement: Completed - No errors found.
Routing: Completed - No errors found.

PAR done.
Tcl C:/Xilinx/data/projnav/_par.tcl detected that program 'par -f _par.rsp' completed successfully.

PAR completed successfully
Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Updating: Generate Programming File

Starting: 'exewrap -tcl -command C:/Xilinx/data/projnav/_bitgen.tcl bitgen.rsp project2'


Done: completed successfully.

Starting: 'exewrap -tapkeep -tcl -command C:/Xilinx/data/projnav/_utTObit.tcl project2'


Creating TCL Process
Starting: 'bitgen -f project2.ut project2.ncd'


Release 4.1i - Bitgen E.30
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.

Loading design for application Bitgen from file project2.ncd.
   "project2" is an NCD, version 2.36, device xcv50, package pq240, speed -6
Loading device for application Bitgen from file 'v50.nph' in environment
C:/Xilinx.
Opened constraints file project2.pcf.

Wed Jul 28 15:16:44 2004

Running DRC.
WARNING:DesignRules:372 - Netcheck: Gated clock. Clock net
   xlxi_30_pctofpgainterface_pportinterface_N361 is sourced by a combinatorial
   pin. This is not good design practice. Use the CE pin to control the loading
   of data into the flip-flop.
DRC detected 0 errors and 1 warnings.
Creating bit map...
Saving bit stream in "project2.bit".
Bitstream generation is complete.
Tcl C:/Xilinx/data/projnav/_utTObit.tcl detected that program 'bitgen -f project2.ut project2.ncd' completed successfully.


Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Starting: 'jhdparse @CtrlUnit.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    CtrlUnit.vhd
Scanning    CtrlUnit.vhd
Writing CtrlUnit.jhd.

JHDPARSE complete -    0 errors,    0 warnings.

Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Updating: Create Schematic Symbol

Starting: 'exewrap @_ctrlunit_exewrap.rsp'


Analyzing VHDL source files...
Elaborating design unit ctrlunit...
vhdtdtfi completed without error...

Done: completed successfully.

Starting: 'exewrap @_ctrlunit_spl2sym_exewrap.rsp'


Starting: 'spl2sym -family=virtex ctrlunit.spl ctrlunit.sym '


Release 4.1i - spl2sym E.30
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.
Error: Output file E:\proj3\project3test\ctrlunit.sym already exists.To overwrite it, please use '-w' option.
EXEWRAP detected a return code of '1' from program 'spl2sym'

Done: failed with exit code: 0001.

ISE Auto-Make Log File
-----------------------

Updating: Create Schematic Symbol

Starting: 'exewrap @_ctrlunit_spl2sym_exewrap.rsp'


Starting: 'spl2sym -family=virtex ctrlunit.spl ctrlunit.sym '


Release 4.1i - spl2sym E.30
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.
EXEWRAP detected that program 'spl2sym' completed successfully.

Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Starting: 'sch2jhd -family=virtex project2.sch project2.jhd'


Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Updating: Implement Design

Starting: 'exewrap @_project2_sch2vhf_exewrap.rsp'


Starting: 'sch2vhdl -family=virtex -flat -suppress -w project2.sch project2.vhf '


Release 4.1i - sch2vhdl E.30
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.
DRC Check completed: No Error found.
Vhdl netlist file generated.
EXEWRAP detected that program 'sch2vhdl' completed successfully.

Done: completed successfully.

Starting: 'exewrap @__project2_2prj_exewrap.rsp'


Creating TCL Process
Done: completed successfully.

Starting: 'exewrap -tapkeep -mode pipe -tcl -command C:/Xilinx/data/projnav/_filesAllClean.tcl _XSTClean.rsp 0'


Creating TCL Process
Cleaning Up Project
Finished cleaning up project
Done: completed successfully.

Starting: 'exewrap -mode pipe -tapkeep -command C:/Xilinx/bin/nt/xst.exe -ifn project2.xst -ofn project2.syr'


Starting: 'C:/Xilinx/bin/nt/xst.exe -ifn project2.xst -ofn project2.syr '


Release 4.1i - xst E.30
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to .
CPU : 0.00 / 0.01 s | Elapsed : 0.00 / 0.00 s
 
--> Parameter overwrite set to YES
CPU : 0.00 / 0.01 s | Elapsed : 0.00 / 0.00 s
 
--> Parameter xsthdpdir set to ./xst
CPU : 0.02 / 0.03 s | Elapsed : 0.00 / 0.00 s
 
--> =========================================================================
---- Source Parameters
Input Format                       : VHDL
Input File Name                    : project2.prj

---- Target Parameters
Target Device                      : xcv50-pq240-6
Output File Name                   : project2
Output Format                      : NGC
Target Technology                  : virtex

---- Source Options
Entity Name                        : project2
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
FSM Flip-Flop Type                 : D
Mux Extraction                     : YES
Resource Sharing                   : YES
Complex Clock Enable Extraction    : YES
ROM Extraction                     : Yes
RAM Extraction                     : Yes
RAM Style                          : Auto
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : YES
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Equivalent register Removal        : YES
Add Generic Clock Buffer(BUFG)     : 4
Global Maximum Fanout              : 100
Register Duplication               : YES
Move First FlipFlop Stage          : YES
Move Last FlipFlop Stage           : YES
Slice Packing                      : YES
Pack IO Registers into IOBs        : auto
Speed Grade                        : 6

---- General Options
Optimization Criterion             : Speed
Optimization Effort                : 1
Check Attribute Syntax             : YES
Keep Hierarchy                     : No
Global Optimization                : AllClockNets
Write Timing Constraints           : No
Incremental Synthesis              : NO

=========================================================================

Compiling vhdl file E:/proj3/project3test/pctosraminterface-sv06.vhd in Library work.
Architecture Pctosraminterface_arch of Entity Pctosraminterface is up to date.
Compiling vhdl file E:/proj3/project3test/memorymultiplexor-sv01.vhd in Library work.
Architecture Memorymultiplexor_arch of Entity Memorymultiplexor is up to date.
Compiling vhdl file E:/proj3/project3test/sram512kleft16bit50mhzreadreq-sv05.vhd in Library work.
Architecture Sraminterface_arch of Entity Sraminterface is up to date.
Compiling vhdl file E:/proj3/project3test/memoryread.vhd in Library work.
Architecture Behavioral of Entity Memoryread is up to date.
Compiling vhdl file E:/proj3/project3test/memorywrite.vhd in Library work.
Architecture Behavioral of Entity Memorywrite is up to date.
Compiling vhdl file E:/proj3/project3test/sraminterfacewithpport-sv01.vhd in Library work.
Architecture Sraminterfacewithpport_arch of Entity Sraminterfacewithpport is up to date.
Compiling vhdl file E:/proj3/project3test/CtrlUnit.vhd in Library work.
Entity <Ctrlunit> (Architecture <Behavioral>) compiled.
Compiling vhdl file E:/proj3/project3test/memaccess.vhd in Library work.
Architecture Behavioral of Entity Memorymodule is up to date.
Compiling vhdl file E:/proj3/project3test/regfile.vhf in Library work.
Architecture Schematic of Entity D3_8e_mxilinx is up to date.
Architecture Schematic of Entity Fd16ce_mxilinx is up to date.
Architecture Schematic of Entity Regfile is up to date.
Compiling vhdl file E:/proj3/project3test/project2.vhf in Library work.
Entity <ibuf8_mxilinx> (Architecture <schematic>) compiled.
Entity <obuf16_mxilinx> (Architecture <schematic>) compiled.
Entity <obuf4_mxilinx> (Architecture <schematic>) compiled.
Entity <project2> (Architecture <schematic>) compiled.

Analyzing Entity <project2> (Architecture <schematic>).
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set property "keep_hierarchy = TRUE" for instance <xlxi_28> in unit <project2>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set property "keep_hierarchy = TRUE" for instance <xlxi_19> in unit <project2>.
    Set property "keep_hierarchy = TRUE" for instance <xlxi_18> in unit <project2>.
WARNING:Xst:753 - E:/proj3/project3test/project2.vhf (Line 474). Unconnected output port 'busb' of component 'regfile'.
Entity <project2> analyzed. Unit <project2> generated.

Analyzing Entity <ctrlunit> (Architecture <behavioral>).
WARNING:Xst:819 - E:/proj3/project3test/CtrlUnit.vhd (Line 51). The following signals are missing in the process sensitivity
 list:
   a.
Entity <ctrlunit> analyzed. Unit <ctrlunit> generated.

Analyzing Entity <ibuf8_mxilinx> (Architecture <schematic>).
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
Entity <ibuf8_mxilinx> analyzed. Unit <ibuf8_mxilinx> generated.

Analyzing Entity <memorymodule> (Architecture <behavioral>).
Entity <memorymodule> analyzed. Unit <memorymodule> generated.

Analyzing Entity <obuf16_mxilinx> (Architecture <schematic>).
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
Entity <obuf16_mxilinx> analyzed. Unit <obuf16_mxilinx> generated.

Analyzing Entity <obuf4_mxilinx> (Architecture <schematic>).
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
Entity <obuf4_mxilinx> analyzed. Unit <obuf4_mxilinx> generated.

Analyzing Entity <regfile> (Architecture <schematic>).
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:766 - E:/proj3/project3test/regfile.vhf (Line 362). Generating a Black Box for component <buxmux16>.
WARNING:Xst:766 - E:/proj3/project3test/regfile.vhf (Line 401). Generating a Black Box for component <buxmux16>.
WARNING:Xst:753 - E:/proj3/project3test/regfile.vhf (Line 440). Unconnected output port 'd0' of component 'd3_8e_mxilinx'.
    Set property "keep_hierarchy = TRUE" for instance <xlxi_7> in unit <regfile>.
    Set property "keep_hierarchy = TRUE" for instance <xlxi_67> in unit <regfile>.
    Set property "keep_hierarchy = TRUE" for instance <xlxi_70> in unit <regfile>.
    Set property "keep_hierarchy = TRUE" for instance <xlxi_68> in unit <regfile>.
    Set property "keep_hierarchy = TRUE" for instance <xlxi_66> in unit <regfile>.
    Set property "keep_hierarchy = TRUE" for instance <xlxi_72> in unit <regfile>.
    Set property "keep_hierarchy = TRUE" for instance <xlxi_71> in unit <regfile>.
    Set property "keep_hierarchy = TRUE" for instance <xlxi_69> in unit <regfile>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
Entity <regfile> analyzed. Unit <regfile> generated.

Analyzing Entity <memoryread> (Architecture <behavioral>).
Entity <memoryread> analyzed. Unit <memoryread> generated.

Analyzing Entity <memorywrite> (Architecture <behavioral>).
Entity <memorywrite> analyzed. Unit <memorywrite> generated.

Analyzing Entity <sraminterfacewithpport> (Architecture <sraminterfacewithpport_arch>).
WARNING:Xst:753 - E:/proj3/project3test/sraminterfacewithpport-sv01.vhd (Line 191). Unconnected output port 'portinslicenum'
 of component 'pctosraminterface'.
WARNING:Xst:753 - E:/proj3/project3test/sraminterfacewithpport-sv01.vhd (Line 191). Unconnected output port 'portoutslicenum
' of component 'pctosraminterface'.
WARNING:Xst:753 - E:/proj3/project3test/sraminterfacewithpport-sv01.vhd (Line 191). Unconnected output port 'stateoutput' of
 component 'pctosraminterface'.
Entity <sraminterfacewithpport> analyzed. Unit <sraminterfacewithpport> generated.

Analyzing Entity <d3_8e_mxilinx> (Architecture <schematic>).
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
Entity <d3_8e_mxilinx> analyzed. Unit <d3_8e_mxilinx> generated.

Analyzing Entity <fd16ce_mxilinx> (Architecture <schematic>).
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "INIT =  0" for instance <i_q0> in unit <fd16ce_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "INIT =  0" for instance <i_q5> in unit <fd16ce_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "INIT =  0" for instance <i_q1> in unit <fd16ce_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "INIT =  0" for instance <i_q2> in unit <fd16ce_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "INIT =  0" for instance <i_q3> in unit <fd16ce_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "INIT =  0" for instance <i_q4> in unit <fd16ce_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "INIT =  0" for instance <i_q6> in unit <fd16ce_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "INIT =  0" for instance <i_q7> in unit <fd16ce_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "INIT =  0" for instance <i_q8> in unit <fd16ce_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "INIT =  0" for instance <i_q9> in unit <fd16ce_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "INIT =  0" for instance <i_q10> in unit <fd16ce_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "INIT =  0" for instance <i_q11> in unit <fd16ce_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "INIT =  0" for instance <i_q12> in unit <fd16ce_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "INIT =  0" for instance <i_q13> in unit <fd16ce_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "INIT =  0" for instance <i_q14> in unit <fd16ce_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "INIT =  0" for instance <i_q15> in unit <fd16ce_mxilinx>.
Entity <fd16ce_mxilinx> analyzed. Unit <fd16ce_mxilinx> generated.

Analyzing Entity <pctosraminterface> (Architecture <pctosraminterface_arch>).
WARNING:Xst:819 - E:/proj3/project3test/pctosraminterface-sv06.vhd (Line 193). The following signals are missing in the proc
ess sensitivity list:
   asyncinputs, syncinputs1, syncinputs2.
WARNING:Xst:819 - E:/proj3/project3test/pctosraminterface-sv06.vhd (Line 211). The following signals are missing in the proc
ess sensitivity list:
   softreset.
Entity <pctosraminterface> analyzed. Unit <pctosraminterface> generated.

Analyzing Entity <memorymultiplexor> (Architecture <memorymultiplexor_arch>).
Entity <memorymultiplexor> analyzed. Unit <memorymultiplexor> generated.

Analyzing Entity <sraminterface> (Architecture <sraminterface_arch>).
Entity <sraminterface> analyzed. Unit <sraminterface> generated.


Synthesizing Unit <sraminterface>.
    Related source file is E:/proj3/project3test/sram512kleft16bit50mhzreadreq-sv05.vhd.
    Found finite state machine <FSM_0> for signal <presstate>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 11                                             |
    | Inputs             | 2                                              |
    | Outputs            | 8                                              |
    | Reset type         | asynchronous                                   |
    | Encoding           | automatic                                      |
    | State register     | D  flip-flops                                  |
    -----------------------------------------------------------------------
    Found 19-bit register for signal <addrreg>.
    Found 1-bit register for signal <cen>.
    Found 1-bit register for signal <doingwrite1>.
    Found 1-bit register for signal <doingwrite2>.
    Found 1-bit register for signal <oen>.
    Found 16-bit tristate buffer for signal <sramdata>.
    Found 16-bit register for signal <writedatareg>.
    Found 19 1-bit 2-to-1 multiplexers.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  39 D-type flip-flop(s).
	inferred  19 Multiplexer(s).
	inferred  16 Tristate(s).
Unit <sraminterface> synthesized.


Synthesizing Unit <memorymultiplexor>.
    Related source file is E:/proj3/project3test/memorymultiplexor-sv01.vhd.
    Found 1-bit register for signal <presstate>.
    Found 57 1-bit 2-to-1 multiplexers.
    Summary:
	inferred   1 D-type flip-flop(s).
	inferred  57 Multiplexer(s).
Unit <memorymultiplexor> synthesized.


Synthesizing Unit <pctosraminterface>.
    Related source file is E:/proj3/project3test/pctosraminterface-sv06.vhd.
WARNING:Xst:646 - Signal <regdatain> is assigned but never used.
    Found finite state machine <FSM_1> for signal <presstate>.
    -----------------------------------------------------------------------
    | States             | 10                                             |
    | Transitions        | 45                                             |
    | Inputs             | 11                                             |
    | Outputs            | 12                                             |
    | Reset type         | asynchronous                                   |
    | Encoding           | automatic                                      |
    | State register     | D  flip-flops                                  |
    -----------------------------------------------------------------------
WARNING:Xst:737 - Found 8-bit latch for signal <mysyncdata>.
    Found 4-bit 4-to-1 multiplexer for signal <dataout>.
    Found 19-bit adder for signal <$n0000> created at line 261.
    Found 8-bit comparator equal for signal <$n0098> created at line 200.
    Found 8-bit comparator equal for signal <$n0099> created at line 200.
    Found 8-bit comparator equal for signal <$n0100> created at line 250.
    Found 8-bit comparator equal for signal <$n0101> created at line 250.
    Found 19-bit register for signal <curaddrreg>.
    Found 5-bit register for signal <datainreg>.
    Found 2-bit up counter for signal <inslicenum>.
    Found 2-bit up counter for signal <outslicenum>.
    Found 1-bit register for signal <pccontrolenabled>.
    Found 16-bit register for signal <readdatareg>.
    Found 8-bit register for signal <syncinputs1>.
    Found 8-bit register for signal <syncinputs2>.
    Found 8-bit register for signal <syncinputs3>.
    Found 1-bit register for signal <syncnextslice>.
    Found 1-bit register for signal <syncread>.
    Found 1-bit register for signal <syncwrite>.
    Found 16-bit register for signal <writedatareg>.
    Found 19 1-bit 2-to-1 multiplexers.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   2 Counter(s).
	inferred  84 D-type flip-flop(s).
	inferred   8 Latch(s).
	inferred   1 Adder/Subtracter(s).
	inferred   4 Comparator(s).
	inferred  23 Multiplexer(s).
Unit <pctosraminterface> synthesized.


Synthesizing Unit <fd16ce_mxilinx>.
    Related source file is E:/proj3/project3test/regfile.vhf.
Unit <fd16ce_mxilinx> synthesized.


Synthesizing Unit <d3_8e_mxilinx>.
    Related source file is E:/proj3/project3test/regfile.vhf.
Unit <d3_8e_mxilinx> synthesized.


Synthesizing Unit <sraminterfacewithpport>.
    Related source file is E:/proj3/project3test/sraminterfacewithpport-sv01.vhd.
Unit <sraminterfacewithpport> synthesized.


Synthesizing Unit <memorywrite>.
    Related source file is E:/proj3/project3test/memorywrite.vhd.
    Found finite state machine <FSM_2> for signal <prestate>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 6                                              |
    | Inputs             | 2                                              |
    | Outputs            | 2                                              |
    | Reset type         | asynchronous                                   |
    | Encoding           | automatic                                      |
    | State register     | D  flip-flops                                  |
    -----------------------------------------------------------------------
    Summary:
	inferred   1 Finite State Machine(s).
Unit <memorywrite> synthesized.


Synthesizing Unit <memoryread>.
    Related source file is E:/proj3/project3test/memoryread.vhd.
    Found finite state machine <FSM_3> for signal <prestate>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 6                                              |
    | Inputs             | 2                                              |
    | Outputs            | 2                                              |
    | Reset type         | asynchronous                                   |
    | Encoding           | automatic                                      |
    | State register     | D  flip-flops                                  |
    -----------------------------------------------------------------------
    Summary:
	inferred   1 Finite State Machine(s).
Unit <memoryread> synthesized.


Synthesizing Unit <regfile>.
    Related source file is E:/proj3/project3test/regfile.vhf.
Unit <regfile> synthesized.


Synthesizing Unit <obuf4_mxilinx>.
    Related source file is E:/proj3/project3test/project2.vhf.
Unit <obuf4_mxilinx> synthesized.


Synthesizing Unit <obuf16_mxilinx>.
    Related source file is E:/proj3/project3test/project2.vhf.
Unit <obuf16_mxilinx> synthesized.


Synthesizing Unit <memorymodule>.
    Related source file is E:/proj3/project3test/memaccess.vhd.
Unit <memorymodule> synthesized.


Synthesizing Unit <ibuf8_mxilinx>.
    Related source file is E:/proj3/project3test/project2.vhf.
Unit <ibuf8_mxilinx> synthesized.


Synthesizing Unit <ctrlunit>.
    Related source file is E:/proj3/project3test/CtrlUnit.vhd.
    Found finite state machine <FSM_4> for signal <prestate>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 7                                              |
    | Inputs             | 2                                              |
    | Outputs            | 9                                              |
    | Reset type         | asynchronous                                   |
    | Encoding           | automatic                                      |
    | State register     | D  flip-flops                                  |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <resetl>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   1 D-type flip-flop(s).
Unit <ctrlunit> synthesized.


Synthesizing Unit <project2>.
    Related source file is E:/proj3/project3test/project2.vhf.
Unit <project2> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# FSMs                             : 5
# Registers                        : 52
  19-bit register                  : 1
  8-bit register                   : 3
  1-bit register                   : 45
  5-bit register                   : 1
  16-bit register                  : 2
# Latches                          : 1
  8-bit latch                      : 1
# Counters                         : 2
  2-bit up counter                 : 2
# Multiplexers                     : 27
  2-to-1 multiplexer               : 26
  4-bit 4-to-1 multiplexer         : 1
# Tristates                        : 1
  16-bit tristate buffer           : 1
# Adders/Subtractors               : 1
  19-bit adder                     : 1
# Comparators                      : 4
  8-bit comparator equal           : 4

=========================================================================

Optimizing FSM <FSM_0> with One-Hot encoding and D flip-flops.
Optimizing FSM <FSM_1> with One-Hot encoding and D flip-flops.
Optimizing FSM <FSM_2> with One-Hot encoding and D flip-flops.
Optimizing FSM <FSM_3> with One-Hot encoding and D flip-flops.
Optimizing FSM <FSM_4> with One-Hot encoding and D flip-flops.

Starting low level synthesis...
Optimizing unit <memoryread> ...

Optimizing unit <memorywrite> ...

Optimizing unit <pctosraminterface> ...

Optimizing unit <memorymultiplexor> ...

Optimizing unit <d3_8e_mxilinx> ...

Optimizing unit <fd16ce_mxilinx> ...

Optimizing unit <regfile> ...

Optimizing unit <obuf4_mxilinx> ...

Optimizing unit <obuf16_mxilinx> ...

Optimizing unit <ibuf8_mxilinx> ...

Optimizing unit <ctrlunit> ...

Optimizing unit <project2> ...

Building and optimizing final netlist ...

Register xlxi_30_pctofpgainterface_fpgatosraminterface_presstate_FFD2 equivalent to xlxi_30_pctofpgainterface_fpgatosraminte
rface_doingwrite1 has been removed
Register xlxi_30_pctofpgainterface_fpgatosraminterface_presstate_FFD3 equivalent to xlxi_30_pctofpgainterface_fpgatosraminte
rface_doingwrite2 has been removed
WARNING:Xst:387 - The KEEP property attached to the net <d1> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <d2> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <d3> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <d4> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <d5> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <d6> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <d7> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <xlxi_3_wren7> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <xlxi_3_wren6> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <xlxi_3_wren5> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <xlxi_3_wren4> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <xlxi_3_wren3> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <xlxi_3_wren2> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <xlxi_3_wren1> may hinder timing optimization.
   You may achieve better results by removing this property
FlipFlop xlxi_30_pctofpgainterface_thememmultiplexor_presstate has been replicated 2 time(s)
FlipFlop xlxi_30_pctofpgainterface_pportinterface_syncnextslice has been replicated 1 time(s)
FlipFlop xlxi_30_pctofpgainterface_pportinterface_syncread has been replicated 1 time(s)
=========================================================================
Final Results
Top Level Output File Name         : project2
Output Format                      : NGC
Optimization Criterion             : Speed
Target Technology                  : virtex
Keep Hierarchy                     : No
Macro Generator                    : macro+

Macro Statistics
# FSMs                             : 5
# Registers                        : 54
  19-bit register                  : 1
  8-bit register                   : 3
  1-bit register                   : 45
  5-bit register                   : 1
  16-bit register                  : 2
  2-bit register                   : 2
# Multiplexers                     : 1
  4-bit 4-to-1 multiplexer         : 1
# Tristates                        : 1
  16-bit tristate buffer           : 1
# Adders/Subtractors               : 1
  19-bit adder                     : 1
# Comparators                      : 4
  8-bit comparator equal           : 4

Design Statistics
# IOs                              : 53

Cell Usage :
# BELS                             : 373
#      GND                         : 1
#      LUT1                        : 23
#      LUT2                        : 56
#      LUT3                        : 57
#      LUT4                        : 159
#      MUXCY                       : 34
#      MUXF5                       : 24
#      VCC                         : 1
#      XORCY                       : 18
# FlipFlops/Latches                : 277
#      FDC                         : 50
#      FDCE                        : 213
#      FDP                         : 6
#      LD                          : 8
# Clock Buffers                    : 1
#      BUFG                        : 1
# IO Buffers                       : 53
#      IBUF                        : 10
#      IOBUF                       : 16
#      OBUF                        : 27
# Logical                          : 15
#      AND2                        : 7
#      AND4                        : 1
#      AND4b1                      : 3
#      AND4b2                      : 3
#      AND4b3                      : 1
# Others                           : 2
#      buxmux16                    : 2
=========================================================================


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clock                              | IBUF                   | 1     |
xlxi_30_pctofpgainterface_pportinterface_I__n0037:O| NONE(*)(xlxi_30_pctofpgainterface_pportinterface_mysyncdata_1)| 8     |

-----------------------------------+------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.

Timing Summary:
---------------
Speed Grade: -6

   Minimum period: 13.541ns (Maximum Frequency: 73.850MHz)
   Minimum input arrival time before clock: 5.337ns
   Maximum output required time after clock: 13.253ns
   Maximum combinational path delay: 17.874ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

-------------------------------------------------------------------------
Timing constraint: Default period analysis for Clock 'clock'
Delay:               13.541ns (Levels of Logic = 4)
  Source:            xlxi_30_alureadsram_prestate_FFD3
  Destination:       xlxi_3_xlxi_71/i_q14
  Source Clock:      clock rising
  Destination Clock: clock rising

  Data Path: xlxi_30_alureadsram_prestate_FFD3 to xlxi_3_xlxi_71/i_q14
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    FDC:C->Q              22   1.065   2.970  xlxi_30_alureadsram_prestate_FFD3 (xlxi_30_alureadsram_prestate_FFD3)
    LUT4:I0->O             1   0.573   0.000  xlxi_31_I_prestate_XX_FFD3_F (N7612)
    MUXF5:I0->O           24   0.436   3.060  xlxi_31_I_prestate_XX_FFD3 (N725)
     begin scope: 'xlxi_3_xlxi_7'
    AND4b1:I2->O           1   0.573   1.035  i_36_32 (d5)
     end scope: 'xlxi_3_xlxi_7'
    AND2:I0->O            16   0.573   2.520  xlxi_3_xlxi_83 (xlxi_3_wren5)
     begin scope: 'xlxi_3_xlxi_71'
    FDCE:CE                    0.736          i_q14
    ----------------------------------------
    Total                     13.541ns (3.956ns logic, 9.585ns route)
                                       (29.2% logic, 70.8% route)

-------------------------------------------------------------------------
Timing constraint: Default OFFSET IN BEFORE for Clock 'clock'
Offset:              5.337ns (Levels of Logic = 3)
  Source:            xlxi_3_busamux
  Destination:       xlxi_30_pctofpgainterface_fpgatosraminterface_writedatareg_0
  Destination Clock: clock rising

  Data Path: xlxi_3_busamux to xlxi_30_pctofpgainterface_fpgatosraminterface_writedatareg_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    buxmux16:o_0           2   0.000   1.206  xlxi_3_busamux (N741)
    LUT4:I0->O             1   0.573   1.035  xlxi_31_I_1_LUT_8 (N7542)
    LUT4:I3->O             1   0.573   1.035  xlxi_31_I_din_0_SW1 (xlxi_31_N1510)
    LUT3:I2->O             1   0.573   0.000  xlxi_30_pctofpgainterface_thememmultiplexor_I_memwritedata_0 (N997)
    FDCE:D                     0.342          xlxi_30_pctofpgainterface_fpgatosraminterface_writedatareg_0
    ----------------------------------------
    Total                      5.337ns (2.061ns logic, 3.276ns route)
                                       (38.6% logic, 61.4% route)

-------------------------------------------------------------------------
Timing constraint: Default OFFSET OUT AFTER for Clock 'clock'
Offset:              13.253ns (Levels of Logic = 3)
  Source:            xlxi_30_pctofpgainterface_fpgatosraminterface_doingwrite2
  Destination:       finish
  Source Clock:      clock rising

  Data Path: xlxi_30_pctofpgainterface_fpgatosraminterface_doingwrite2 to finish
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    FDC:C->Q              14   1.065   2.340  xlxi_30_pctofpgainterface_fpgatosraminterface_doingwrite2 (xlxi_30_pctofpgaint
erface_fpgatosraminterface_doingwrite2)
    LUT3:I1->O            20   0.573   2.880  I_xlxi_30_pctofpgainterface_fpgatosraminterface_canwrite (N559)
    LUT3:I1->O             1   0.573   1.035  xlxi_31_I_finish (fn)
    OBUF:I->O                  4.787          xlxi_14 (finish)
    ----------------------------------------
    Total                     13.253ns (6.998ns logic, 6.255ns route)
                                       (52.8% logic, 47.2% route)

-------------------------------------------------------------------------
Timing constraint: Default path analysis
Delay:               17.874ns (Levels of Logic = 4)
  Source:            clock
  Destination:       ldata_0

  Data Path: clock to ldata_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    IBUF:I->O              1   0.768   1.035  xlxi_16 (xlxn_1)
    BUFG:I->O            271   0.679   7.380  xlxi_17 (clk)
    LUT3:I1->O            16   0.573   2.520  I_xlxi_30_pctofpgainterface_fpgatosraminterface_I7_EnableTr_INV (N564)
    IOBUF:T->IO                4.919          ldata_0_IOBUF (ldata_0)
    ----------------------------------------
    Total                     17.874ns (6.939ns logic, 10.935ns route)
                                       (38.8% logic, 61.2% route)

=========================================================================
CPU : 15.78 / 15.81 s | Elapsed : 16.00 / 16.00 s
 
--> 
EXEWRAP detected that program 'C:/Xilinx/bin/nt/xst.exe' completed successfully.

Done: completed successfully.

Starting: 'exewrap @__ednTOngd_exewrap.rsp'


Starting: 'ngdbuild -f __ngdbuild.rsp '


Release 4.1i - ngdbuild E.30
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd e:/proj3/project3test/_ngo -nt timestamp -p
xcv50-pq240-6 project2.ngc project2.ngd 

Reading NGO file "E:/proj3/project3test/project2.ngc" ...
Reading component libraries for design expansion...
Launcher: "buxmux16.ngo" is up to date.
Loading design module "e:\proj3\project3test\_ngo\buxmux16.ngo"...

Annotating constraints to design from file "project2.ucf" ...

Checking timing specifications ...

Checking expanded design ...
WARNING:NgdBuild:477 - clock net 'clk' has non-clock connections
WARNING:NgdBuild:454 - logical net 'xlxi_3_xlxi_7/d0' has no load
WARNING:NgdBuild:454 - logical net 'xlxi_3_busbmux/O<0>' has no load
WARNING:NgdBuild:454 - logical net 'xlxi_3_busbmux/O<1>' has no load
WARNING:NgdBuild:454 - logical net 'xlxi_3_busbmux/O<2>' has no load
WARNING:NgdBuild:454 - logical net 'xlxi_3_busbmux/O<3>' has no load
WARNING:NgdBuild:454 - logical net 'xlxi_3_busbmux/O<4>' has no load
WARNING:NgdBuild:454 - logical net 'xlxi_3_busbmux/O<5>' has no load
WARNING:NgdBuild:454 - logical net 'xlxi_3_busbmux/O<6>' has no load
WARNING:NgdBuild:454 - logical net 'xlxi_3_busbmux/O<7>' has no load
WARNING:NgdBuild:454 - logical net 'xlxi_3_busbmux/O<8>' has no load
WARNING:NgdBuild:454 - logical net 'xlxi_3_busbmux/O<9>' has no load
WARNING:NgdBuild:454 - logical net 'xlxi_3_busbmux/O<10>' has no load
WARNING:NgdBuild:454 - logical net 'xlxi_3_busbmux/O<11>' has no load
WARNING:NgdBuild:454 - logical net 'xlxi_3_busbmux/O<12>' has no load
WARNING:NgdBuild:454 - logical net 'xlxi_3_busbmux/O<13>' has no load
WARNING:NgdBuild:454 - logical net 'xlxi_3_busbmux/O<14>' has no load
WARNING:NgdBuild:454 - logical net 'xlxi_3_busbmux/O<15>' has no load

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:  18

Writing NGD file "project2.ngd" ...

Writing NGDBUILD log file "project2.bld"...

NGDBUILD done.
EXEWRAP detected that program 'ngdbuild' completed successfully.

Done: completed successfully.

Starting: 'exewrap @_ngdTOnc1_exewrap.rsp'


Creating TCL Process
Starting: 'map -f _map.rsp'


Release 4.1i - Map E.30
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.
Using target part "v50pq240-6".
Removing unused or disabled logic...
Running cover...
Writing file project2.ngm...
Running directed packing...
Running delay-based packing...
Running related packing...
Writing design file "project2.ncd"...

Design Summary:
   Number of errors:      0
   Number of warnings:    3
   Number of Slices:                185 out of    768   24%
   Number of Slices containing
      unrelated logic:                0 out of    185    0%
   Total Number Slice Registers:    180 out of  1,536   11%
      Number used as Flip Flops:                  172
      Number used as Latches:                       8
   Total Number 4 input LUTs:       263 out of  1,536   17%
      Number used as LUTs:                        251
      Number used as a route-thru:                 12
   Number of bonded IOBs:            52 out of    166   31%
      IOB Flip Flops:                               1
   Number of GCLKs:                   1 out of      4   25%
   Number of GCLKIOBs:                1 out of      4   25%
Total equivalent gate count for design:  3,206
Additional JTAG gate count for IOBs:  2,544

Mapping completed.
See MAP report file "project2.mrp" for details.
Tcl C:/Xilinx/data/projnav/_map.tcl detected that program 'map -f _map.rsp' completed successfully.

Done: completed successfully.

Starting: 'exewrap @_nc1TOncd_exewrap.rsp'


Creating TCL Process
Found _prepar.rsp
Starting: 'par -f _par.rsp'


Release 4.1i - Par E.30
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.


WARNING:Par:69 - Option "-xe" overrides some effects of "-ol".


Constraints file: project2.pcf

Loading design for application par from file par_temp.ncd.
   "project2" is an NCD, version 2.36, device xcv50, package pq240, speed -6
Loading device for application par from file 'v50.nph' in environment C:/Xilinx.
Device speed data version:  FINAL 1.115 2001-06-20.


Resolving physical constraints.
Finished resolving physical constraints.

Device utilization summary:

   Number of External GCLKIOBs         1 out of 4      25%
   Number of External IOBs            52 out of 166    31%
      Number of LOCed External IOBs   52 out of 52    100%

   Number of SLICEs                  185 out of 768    24%

   Number of GCLKs                     1 out of 4      25%



Overall effort level (-ol):   2 (set by user)
Placer effort level (-pl):    2 (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    2 (set by user)
Extra effort level (-xe):     0 (set by user)

Starting the placer. REAL time: 0 secs 
Placement pass 1 .........
Placer score = 33305
Placement pass 2 ..........
Placer score = 32795
Optimizing ... 
Placer score = 27680
All IOBs have been constrained to specific sites.
Placer completed in real time: 0 secs 

Dumping design to file project2.ncd.

Total REAL time to Placer completion: 0 secs 
Total CPU time to Placer completion: 1 secs 

0 connection(s) routed; 1381 unrouted active, 2 unrouted PWR/GND.
Starting router resource preassignment
Completed router resource preassignment. REAL time: 0 secs 
Starting iterative routing. 
Routing active signals.
......
End of iteration 1 
1383 successful; 0 unrouted; (0) REAL time: 2 secs 
Constraints are met. 
Total REAL time: 2 secs 
Total CPU  time: 1 secs 
End of route.  1383 routed (100.00%); 0 unrouted.
No errors found. 
Completely routed. 

This design was run without timing constraints.  It is likely that much better
circuit performance can be obtained by trying either or both of the following:

  - Enabling the Delay Based Cleanup router pass, if not already enabled
  - Supplying timing constraints in the input design


Total REAL time to Router completion: 2 secs 
Total CPU time to Router completion: 2 secs 

Generating PAR statistics.
Dumping design to file project2.ncd.


All signals are completely routed.

Total REAL time to PAR completion: 2 secs 
Total CPU time to PAR completion: 2 secs 

Placement: Completed - No errors found.
Routing: Completed - No errors found.

PAR done.
Tcl C:/Xilinx/data/projnav/_par.tcl detected that program 'par -f _par.rsp' completed successfully.

PAR completed successfully
Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Updating: Generate Programming File

Starting: 'exewrap -tcl -command C:/Xilinx/data/projnav/_bitgen.tcl bitgen.rsp project2'


Done: completed successfully.

Starting: 'exewrap -tapkeep -tcl -command C:/Xilinx/data/projnav/_utTObit.tcl project2'


Creating TCL Process
Starting: 'bitgen -f project2.ut project2.ncd'


Release 4.1i - Bitgen E.30
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.

Loading design for application Bitgen from file project2.ncd.
   "project2" is an NCD, version 2.36, device xcv50, package pq240, speed -6
Loading device for application Bitgen from file 'v50.nph' in environment
C:/Xilinx.
Opened constraints file project2.pcf.

Wed Jul 28 15:18:11 2004

Running DRC.
WARNING:DesignRules:372 - Netcheck: Gated clock. Clock net
   xlxi_30_pctofpgainterface_pportinterface_N361 is sourced by a combinatorial
   pin. This is not good design practice. Use the CE pin to control the loading
   of data into the flip-flop.
DRC detected 0 errors and 1 warnings.
Creating bit map...
Saving bit stream in "project2.bit".
Bitstream generation is complete.
Tcl C:/Xilinx/data/projnav/_utTObit.tcl detected that program 'bitgen -f project2.ut project2.ncd' completed successfully.


Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Starting: 'jhdparse @CtrlUnit.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    CtrlUnit.vhd
Scanning    CtrlUnit.vhd
Writing CtrlUnit.jhd.

JHDPARSE complete -    0 errors,    0 warnings.

Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Updating: Create Schematic Symbol

Starting: 'exewrap @_ctrlunit_exewrap.rsp'


Analyzing VHDL source files...
Elaborating design unit ctrlunit...
vhdtdtfi completed without error...

Done: completed successfully.

Starting: 'exewrap @_ctrlunit_spl2sym_exewrap.rsp'


Starting: 'spl2sym -family=virtex ctrlunit.spl ctrlunit.sym '


Release 4.1i - spl2sym E.30
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.
Error: Output file E:\proj3\project3test\ctrlunit.sym already exists.To overwrite it, please use '-w' option.
EXEWRAP detected a return code of '1' from program 'spl2sym'

Done: failed with exit code: 0001.

ISE Auto-Make Log File
-----------------------

Updating: Create Schematic Symbol

Starting: 'exewrap @_ctrlunit_spl2sym_exewrap.rsp'


Starting: 'spl2sym -family=virtex ctrlunit.spl ctrlunit.sym '


Release 4.1i - spl2sym E.30
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.
EXEWRAP detected that program 'spl2sym' completed successfully.

Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Starting: 'sch2jhd -family=virtex project2.sch project2.jhd'


Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Updating: Implement Design

Starting: 'exewrap @_project2_sch2vhf_exewrap.rsp'


Starting: 'sch2vhdl -family=virtex -flat -suppress -w project2.sch project2.vhf '


Release 4.1i - sch2vhdl E.30
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.
DRC Check completed: No Error found.
Vhdl netlist file generated.
EXEWRAP detected that program 'sch2vhdl' completed successfully.

Done: completed successfully.

Starting: 'exewrap @__project2_2prj_exewrap.rsp'


Creating TCL Process
Done: completed successfully.

Starting: 'exewrap -tapkeep -mode pipe -tcl -command C:/Xilinx/data/projnav/_filesAllClean.tcl _XSTClean.rsp 0'


Creating TCL Process
Cleaning Up Project
Finished cleaning up project
Done: completed successfully.

Starting: 'exewrap -mode pipe -tapkeep -command C:/Xilinx/bin/nt/xst.exe -ifn project2.xst -ofn project2.syr'


Starting: 'C:/Xilinx/bin/nt/xst.exe -ifn project2.xst -ofn project2.syr '


Release 4.1i - xst E.30
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to .
CPU : 0.00 / 0.03 s | Elapsed : 0.00 / 0.00 s
 
--> Parameter overwrite set to YES
CPU : 0.00 / 0.03 s | Elapsed : 0.00 / 0.00 s
 
--> Parameter xsthdpdir set to ./xst
CPU : 0.00 / 0.03 s | Elapsed : 0.00 / 0.00 s
 
--> =========================================================================
---- Source Parameters
Input Format                       : VHDL
Input File Name                    : project2.prj

---- Target Parameters
Target Device                      : xcv50-pq240-6
Output File Name                   : project2
Output Format                      : NGC
Target Technology                  : virtex

---- Source Options
Entity Name                        : project2
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
FSM Flip-Flop Type                 : D
Mux Extraction                     : YES
Resource Sharing                   : YES
Complex Clock Enable Extraction    : YES
ROM Extraction                     : Yes
RAM Extraction                     : Yes
RAM Style                          : Auto
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : YES
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Equivalent register Removal        : YES
Add Generic Clock Buffer(BUFG)     : 4
Global Maximum Fanout              : 100
Register Duplication               : YES
Move First FlipFlop Stage          : YES
Move Last FlipFlop Stage           : YES
Slice Packing                      : YES
Pack IO Registers into IOBs        : auto
Speed Grade                        : 6

---- General Options
Optimization Criterion             : Speed
Optimization Effort                : 1
Check Attribute Syntax             : YES
Keep Hierarchy                     : No
Global Optimization                : AllClockNets
Write Timing Constraints           : No
Incremental Synthesis              : NO

=========================================================================

Compiling vhdl file E:/proj3/project3test/pctosraminterface-sv06.vhd in Library work.
Architecture Pctosraminterface_arch of Entity Pctosraminterface is up to date.
Compiling vhdl file E:/proj3/project3test/memorymultiplexor-sv01.vhd in Library work.
Architecture Memorymultiplexor_arch of Entity Memorymultiplexor is up to date.
Compiling vhdl file E:/proj3/project3test/sram512kleft16bit50mhzreadreq-sv05.vhd in Library work.
Architecture Sraminterface_arch of Entity Sraminterface is up to date.
Compiling vhdl file E:/proj3/project3test/memoryread.vhd in Library work.
Architecture Behavioral of Entity Memoryread is up to date.
Compiling vhdl file E:/proj3/project3test/memorywrite.vhd in Library work.
Architecture Behavioral of Entity Memorywrite is up to date.
Compiling vhdl file E:/proj3/project3test/sraminterfacewithpport-sv01.vhd in Library work.
Architecture Sraminterfacewithpport_arch of Entity Sraminterfacewithpport is up to date.
Compiling vhdl file E:/proj3/project3test/CtrlUnit.vhd in Library work.
Entity <Ctrlunit> (Architecture <Behavioral>) compiled.
Compiling vhdl file E:/proj3/project3test/memaccess.vhd in Library work.
Architecture Behavioral of Entity Memorymodule is up to date.
Compiling vhdl file E:/proj3/project3test/regfile.vhf in Library work.
Architecture Schematic of Entity D3_8e_mxilinx is up to date.
Architecture Schematic of Entity Fd16ce_mxilinx is up to date.
Architecture Schematic of Entity Regfile is up to date.
Compiling vhdl file E:/proj3/project3test/project2.vhf in Library work.
Entity <ibuf8_mxilinx> (Architecture <schematic>) compiled.
Entity <obuf16_mxilinx> (Architecture <schematic>) compiled.
Entity <obuf4_mxilinx> (Architecture <schematic>) compiled.
Entity <project2> (Architecture <schematic>) compiled.

Analyzing Entity <project2> (Architecture <schematic>).
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set property "keep_hierarchy = TRUE" for instance <xlxi_28> in unit <project2>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set property "keep_hierarchy = TRUE" for instance <xlxi_19> in unit <project2>.
    Set property "keep_hierarchy = TRUE" for instance <xlxi_18> in unit <project2>.
WARNING:Xst:753 - E:/proj3/project3test/project2.vhf (Line 474). Unconnected output port 'busb' of component 'regfile'.
Entity <project2> analyzed. Unit <project2> generated.

Analyzing Entity <ctrlunit> (Architecture <behavioral>).
WARNING:Xst:819 - E:/proj3/project3test/CtrlUnit.vhd (Line 51). The following signals are missing in the process sensitivity
 list:
   a.
Entity <ctrlunit> analyzed. Unit <ctrlunit> generated.

Analyzing Entity <ibuf8_mxilinx> (Architecture <schematic>).
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
Entity <ibuf8_mxilinx> analyzed. Unit <ibuf8_mxilinx> generated.

Analyzing Entity <memorymodule> (Architecture <behavioral>).
Entity <memorymodule> analyzed. Unit <memorymodule> generated.

Analyzing Entity <obuf16_mxilinx> (Architecture <schematic>).
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
Entity <obuf16_mxilinx> analyzed. Unit <obuf16_mxilinx> generated.

Analyzing Entity <obuf4_mxilinx> (Architecture <schematic>).
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
Entity <obuf4_mxilinx> analyzed. Unit <obuf4_mxilinx> generated.

Analyzing Entity <regfile> (Architecture <schematic>).
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:766 - E:/proj3/project3test/regfile.vhf (Line 362). Generating a Black Box for component <buxmux16>.
WARNING:Xst:766 - E:/proj3/project3test/regfile.vhf (Line 401). Generating a Black Box for component <buxmux16>.
WARNING:Xst:753 - E:/proj3/project3test/regfile.vhf (Line 440). Unconnected output port 'd0' of component 'd3_8e_mxilinx'.
    Set property "keep_hierarchy = TRUE" for instance <xlxi_7> in unit <regfile>.
    Set property "keep_hierarchy = TRUE" for instance <xlxi_67> in unit <regfile>.
    Set property "keep_hierarchy = TRUE" for instance <xlxi_70> in unit <regfile>.
    Set property "keep_hierarchy = TRUE" for instance <xlxi_68> in unit <regfile>.
    Set property "keep_hierarchy = TRUE" for instance <xlxi_66> in unit <regfile>.
    Set property "keep_hierarchy = TRUE" for instance <xlxi_72> in unit <regfile>.
    Set property "keep_hierarchy = TRUE" for instance <xlxi_71> in unit <regfile>.
    Set property "keep_hierarchy = TRUE" for instance <xlxi_69> in unit <regfile>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
Entity <regfile> analyzed. Unit <regfile> generated.

Analyzing Entity <memoryread> (Architecture <behavioral>).
Entity <memoryread> analyzed. Unit <memoryread> generated.

Analyzing Entity <memorywrite> (Architecture <behavioral>).
Entity <memorywrite> analyzed. Unit <memorywrite> generated.

Analyzing Entity <sraminterfacewithpport> (Architecture <sraminterfacewithpport_arch>).
WARNING:Xst:753 - E:/proj3/project3test/sraminterfacewithpport-sv01.vhd (Line 191). Unconnected output port 'portinslicenum'
 of component 'pctosraminterface'.
WARNING:Xst:753 - E:/proj3/project3test/sraminterfacewithpport-sv01.vhd (Line 191). Unconnected output port 'portoutslicenum
' of component 'pctosraminterface'.
WARNING:Xst:753 - E:/proj3/project3test/sraminterfacewithpport-sv01.vhd (Line 191). Unconnected output port 'stateoutput' of
 component 'pctosraminterface'.
Entity <sraminterfacewithpport> analyzed. Unit <sraminterfacewithpport> generated.

Analyzing Entity <d3_8e_mxilinx> (Architecture <schematic>).
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
Entity <d3_8e_mxilinx> analyzed. Unit <d3_8e_mxilinx> generated.

Analyzing Entity <fd16ce_mxilinx> (Architecture <schematic>).
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "INIT =  0" for instance <i_q0> in unit <fd16ce_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "INIT =  0" for instance <i_q5> in unit <fd16ce_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "INIT =  0" for instance <i_q1> in unit <fd16ce_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "INIT =  0" for instance <i_q2> in unit <fd16ce_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "INIT =  0" for instance <i_q3> in unit <fd16ce_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "INIT =  0" for instance <i_q4> in unit <fd16ce_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "INIT =  0" for instance <i_q6> in unit <fd16ce_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "INIT =  0" for instance <i_q7> in unit <fd16ce_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "INIT =  0" for instance <i_q8> in unit <fd16ce_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "INIT =  0" for instance <i_q9> in unit <fd16ce_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "INIT =  0" for instance <i_q10> in unit <fd16ce_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "INIT =  0" for instance <i_q11> in unit <fd16ce_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "INIT =  0" for instance <i_q12> in unit <fd16ce_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "INIT =  0" for instance <i_q13> in unit <fd16ce_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "INIT =  0" for instance <i_q14> in unit <fd16ce_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "INIT =  0" for instance <i_q15> in unit <fd16ce_mxilinx>.
Entity <fd16ce_mxilinx> analyzed. Unit <fd16ce_mxilinx> generated.

Analyzing Entity <pctosraminterface> (Architecture <pctosraminterface_arch>).
WARNING:Xst:819 - E:/proj3/project3test/pctosraminterface-sv06.vhd (Line 193). The following signals are missing in the proc
ess sensitivity list:
   asyncinputs, syncinputs1, syncinputs2.
WARNING:Xst:819 - E:/proj3/project3test/pctosraminterface-sv06.vhd (Line 211). The following signals are missing in the proc
ess sensitivity list:
   softreset.
Entity <pctosraminterface> analyzed. Unit <pctosraminterface> generated.

Analyzing Entity <memorymultiplexor> (Architecture <memorymultiplexor_arch>).
Entity <memorymultiplexor> analyzed. Unit <memorymultiplexor> generated.

Analyzing Entity <sraminterface> (Architecture <sraminterface_arch>).
Entity <sraminterface> analyzed. Unit <sraminterface> generated.


Synthesizing Unit <sraminterface>.
    Related source file is E:/proj3/project3test/sram512kleft16bit50mhzreadreq-sv05.vhd.
    Found finite state machine <FSM_0> for signal <presstate>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 11                                             |
    | Inputs             | 2                                              |
    | Outputs            | 8                                              |
    | Reset type         | asynchronous                                   |
    | Encoding           | automatic                                      |
    | State register     | D  flip-flops                                  |
    -----------------------------------------------------------------------
    Found 19-bit register for signal <addrreg>.
    Found 1-bit register for signal <cen>.
    Found 1-bit register for signal <doingwrite1>.
    Found 1-bit register for signal <doingwrite2>.
    Found 1-bit register for signal <oen>.
    Found 16-bit tristate buffer for signal <sramdata>.
    Found 16-bit register for signal <writedatareg>.
    Found 19 1-bit 2-to-1 multiplexers.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  39 D-type flip-flop(s).
	inferred  19 Multiplexer(s).
	inferred  16 Tristate(s).
Unit <sraminterface> synthesized.


Synthesizing Unit <memorymultiplexor>.
    Related source file is E:/proj3/project3test/memorymultiplexor-sv01.vhd.
    Found 1-bit register for signal <presstate>.
    Found 57 1-bit 2-to-1 multiplexers.
    Summary:
	inferred   1 D-type flip-flop(s).
	inferred  57 Multiplexer(s).
Unit <memorymultiplexor> synthesized.


Synthesizing Unit <pctosraminterface>.
    Related source file is E:/proj3/project3test/pctosraminterface-sv06.vhd.
WARNING:Xst:646 - Signal <regdatain> is assigned but never used.
    Found finite state machine <FSM_1> for signal <presstate>.
    -----------------------------------------------------------------------
    | States             | 10                                             |
    | Transitions        | 45                                             |
    | Inputs             | 11                                             |
    | Outputs            | 12                                             |
    | Reset type         | asynchronous                                   |
    | Encoding           | automatic                                      |
    | State register     | D  flip-flops                                  |
    -----------------------------------------------------------------------
WARNING:Xst:737 - Found 8-bit latch for signal <mysyncdata>.
    Found 4-bit 4-to-1 multiplexer for signal <dataout>.
    Found 19-bit adder for signal <$n0000> created at line 261.
    Found 8-bit comparator equal for signal <$n0098> created at line 200.
    Found 8-bit comparator equal for signal <$n0099> created at line 200.
    Found 8-bit comparator equal for signal <$n0100> created at line 250.
    Found 8-bit comparator equal for signal <$n0101> created at line 250.
    Found 19-bit register for signal <curaddrreg>.
    Found 5-bit register for signal <datainreg>.
    Found 2-bit up counter for signal <inslicenum>.
    Found 2-bit up counter for signal <outslicenum>.
    Found 1-bit register for signal <pccontrolenabled>.
    Found 16-bit register for signal <readdatareg>.
    Found 8-bit register for signal <syncinputs1>.
    Found 8-bit register for signal <syncinputs2>.
    Found 8-bit register for signal <syncinputs3>.
    Found 1-bit register for signal <syncnextslice>.
    Found 1-bit register for signal <syncread>.
    Found 1-bit register for signal <syncwrite>.
    Found 16-bit register for signal <writedatareg>.
    Found 19 1-bit 2-to-1 multiplexers.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   2 Counter(s).
	inferred  84 D-type flip-flop(s).
	inferred   8 Latch(s).
	inferred   1 Adder/Subtracter(s).
	inferred   4 Comparator(s).
	inferred  23 Multiplexer(s).
Unit <pctosraminterface> synthesized.


Synthesizing Unit <fd16ce_mxilinx>.
    Related source file is E:/proj3/project3test/regfile.vhf.
Unit <fd16ce_mxilinx> synthesized.


Synthesizing Unit <d3_8e_mxilinx>.
    Related source file is E:/proj3/project3test/regfile.vhf.
Unit <d3_8e_mxilinx> synthesized.


Synthesizing Unit <sraminterfacewithpport>.
    Related source file is E:/proj3/project3test/sraminterfacewithpport-sv01.vhd.
Unit <sraminterfacewithpport> synthesized.


Synthesizing Unit <memorywrite>.
    Related source file is E:/proj3/project3test/memorywrite.vhd.
    Found finite state machine <FSM_2> for signal <prestate>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 6                                              |
    | Inputs             | 2                                              |
    | Outputs            | 2                                              |
    | Reset type         | asynchronous                                   |
    | Encoding           | automatic                                      |
    | State register     | D  flip-flops                                  |
    -----------------------------------------------------------------------
    Summary:
	inferred   1 Finite State Machine(s).
Unit <memorywrite> synthesized.


Synthesizing Unit <memoryread>.
    Related source file is E:/proj3/project3test/memoryread.vhd.
    Found finite state machine <FSM_3> for signal <prestate>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 6                                              |
    | Inputs             | 2                                              |
    | Outputs            | 2                                              |
    | Reset type         | asynchronous                                   |
    | Encoding           | automatic                                      |
    | State register     | D  flip-flops                                  |
    -----------------------------------------------------------------------
    Summary:
	inferred   1 Finite State Machine(s).
Unit <memoryread> synthesized.


Synthesizing Unit <regfile>.
    Related source file is E:/proj3/project3test/regfile.vhf.
Unit <regfile> synthesized.


Synthesizing Unit <obuf4_mxilinx>.
    Related source file is E:/proj3/project3test/project2.vhf.
Unit <obuf4_mxilinx> synthesized.


Synthesizing Unit <obuf16_mxilinx>.
    Related source file is E:/proj3/project3test/project2.vhf.
Unit <obuf16_mxilinx> synthesized.


Synthesizing Unit <memorymodule>.
    Related source file is E:/proj3/project3test/memaccess.vhd.
Unit <memorymodule> synthesized.


Synthesizing Unit <ibuf8_mxilinx>.
    Related source file is E:/proj3/project3test/project2.vhf.
Unit <ibuf8_mxilinx> synthesized.


Synthesizing Unit <ctrlunit>.
    Related source file is E:/proj3/project3test/CtrlUnit.vhd.
    Found finite state machine <FSM_4> for signal <prestate>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 8                                              |
    | Inputs             | 2                                              |
    | Outputs            | 9                                              |
    | Reset type         | asynchronous                                   |
    | Encoding           | automatic                                      |
    | State register     | D  flip-flops                                  |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <resetl>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   1 D-type flip-flop(s).
Unit <ctrlunit> synthesized.


Synthesizing Unit <project2>.
    Related source file is E:/proj3/project3test/project2.vhf.
Unit <project2> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# FSMs                             : 5
# Registers                        : 52
  19-bit register                  : 1
  8-bit register                   : 3
  1-bit register                   : 45
  5-bit register                   : 1
  16-bit register                  : 2
# Latches                          : 1
  8-bit latch                      : 1
# Counters                         : 2
  2-bit up counter                 : 2
# Multiplexers                     : 27
  2-to-1 multiplexer               : 26
  4-bit 4-to-1 multiplexer         : 1
# Tristates                        : 1
  16-bit tristate buffer           : 1
# Adders/Subtractors               : 1
  19-bit adder                     : 1
# Comparators                      : 4
  8-bit comparator equal           : 4

=========================================================================

Optimizing FSM <FSM_0> with One-Hot encoding and D flip-flops.
Optimizing FSM <FSM_1> with One-Hot encoding and D flip-flops.
Optimizing FSM <FSM_2> with One-Hot encoding and D flip-flops.
Optimizing FSM <FSM_3> with One-Hot encoding and D flip-flops.
Optimizing FSM <FSM_4> with One-Hot encoding and D flip-flops.

Starting low level synthesis...
Optimizing unit <memoryread> ...

Optimizing unit <memorywrite> ...

Optimizing unit <pctosraminterface> ...

Optimizing unit <memorymultiplexor> ...

Optimizing unit <d3_8e_mxilinx> ...

Optimizing unit <fd16ce_mxilinx> ...

Optimizing unit <regfile> ...

Optimizing unit <obuf4_mxilinx> ...

Optimizing unit <obuf16_mxilinx> ...

Optimizing unit <ibuf8_mxilinx> ...

Optimizing unit <ctrlunit> ...

Optimizing unit <project2> ...

Building and optimizing final netlist ...

Register xlxi_30_pctofpgainterface_fpgatosraminterface_presstate_FFD2 equivalent to xlxi_30_pctofpgainterface_fpgatosraminte
rface_doingwrite1 has been removed
Register xlxi_30_pctofpgainterface_fpgatosraminterface_presstate_FFD3 equivalent to xlxi_30_pctofpgainterface_fpgatosraminte
rface_doingwrite2 has been removed
WARNING:Xst:387 - The KEEP property attached to the net <d1> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <d2> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <d3> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <d4> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <d5> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <d6> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <d7> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <xlxi_3_wren7> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <xlxi_3_wren6> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <xlxi_3_wren5> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <xlxi_3_wren4> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <xlxi_3_wren3> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <xlxi_3_wren2> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <xlxi_3_wren1> may hinder timing optimization.
   You may achieve better results by removing this property
FlipFlop xlxi_30_pctofpgainterface_thememmultiplexor_presstate has been replicated 2 time(s)
FlipFlop xlxi_30_pctofpgainterface_pportinterface_syncnextslice has been replicated 1 time(s)
FlipFlop xlxi_30_pctofpgainterface_pportinterface_syncread has been replicated 1 time(s)
=========================================================================
Final Results
Top Level Output File Name         : project2
Output Format                      : NGC
Optimization Criterion             : Speed
Target Technology                  : virtex
Keep Hierarchy                     : No
Macro Generator                    : macro+

Macro Statistics
# FSMs                             : 5
# Registers                        : 54
  19-bit register                  : 1
  8-bit register                   : 3
  1-bit register                   : 45
  5-bit register                   : 1
  16-bit register                  : 2
  2-bit register                   : 2
# Multiplexers                     : 1
  4-bit 4-to-1 multiplexer         : 1
# Tristates                        : 1
  16-bit tristate buffer           : 1
# Adders/Subtractors               : 1
  19-bit adder                     : 1
# Comparators                      : 4
  8-bit comparator equal           : 4

Design Statistics
# IOs                              : 53

Cell Usage :
# BELS                             : 373
#      GND                         : 1
#      LUT1                        : 23
#      LUT2                        : 57
#      LUT3                        : 56
#      LUT4                        : 159
#      MUXCY                       : 34
#      MUXF5                       : 24
#      VCC                         : 1
#      XORCY                       : 18
# FlipFlops/Latches                : 278
#      FDC                         : 51
#      FDCE                        : 213
#      FDP                         : 6
#      LD                          : 8
# Clock Buffers                    : 1
#      BUFG                        : 1
# IO Buffers                       : 53
#      IBUF                        : 10
#      IOBUF                       : 16
#      OBUF                        : 27
# Logical                          : 15
#      AND2                        : 7
#      AND4                        : 1
#      AND4b1                      : 3
#      AND4b2                      : 3
#      AND4b3                      : 1
# Others                           : 2
#      buxmux16                    : 2
=========================================================================


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clock                              | IBUF                   | 1     |
xlxi_30_pctofpgainterface_pportinterface_I__n0037:O| NONE(*)(xlxi_30_pctofpgainterface_pportinterface_mysyncdata_1)| 8     |

-----------------------------------+------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.

Timing Summary:
---------------
Speed Grade: -6

   Minimum period: 13.496ns (Maximum Frequency: 74.096MHz)
   Minimum input arrival time before clock: 5.337ns
   Maximum output required time after clock: 11.417ns
   Maximum combinational path delay: 17.874ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

-------------------------------------------------------------------------
Timing constraint: Default period analysis for Clock 'clock'
Delay:               13.496ns (Levels of Logic = 4)
  Source:            xlxi_30_alureadsram_prestate_FFD3
  Destination:       xlxi_3_xlxi_70/i_q11
  Source Clock:      clock rising
  Destination Clock: clock rising

  Data Path: xlxi_30_alureadsram_prestate_FFD3 to xlxi_3_xlxi_70/i_q11
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    FDC:C->Q              21   1.065   2.925  xlxi_30_alureadsram_prestate_FFD3 (xlxi_30_alureadsram_prestate_FFD3)
    LUT4:I0->O             1   0.573   0.000  xlxi_31_I_prestate_XX_FFD3_F (N7627)
    MUXF5:I0->O           24   0.436   3.060  xlxi_31_I_prestate_XX_FFD3 (N725)
     begin scope: 'xlxi_3_xlxi_7'
    AND4b2:I2->O           1   0.573   1.035  i_36_36 (d1)
     end scope: 'xlxi_3_xlxi_7'
    AND2:I0->O            16   0.573   2.520  xlxi_3_xlxi_86 (xlxi_3_wren1)
     begin scope: 'xlxi_3_xlxi_70'
    FDCE:CE                    0.736          i_q11
    ----------------------------------------
    Total                     13.496ns (3.956ns logic, 9.540ns route)
                                       (29.3% logic, 70.7% route)

-------------------------------------------------------------------------
Timing constraint: Default OFFSET IN BEFORE for Clock 'clock'
Offset:              5.337ns (Levels of Logic = 3)
  Source:            xlxi_3_busamux
  Destination:       xlxi_30_pctofpgainterface_fpgatosraminterface_writedatareg_0
  Destination Clock: clock rising

  Data Path: xlxi_3_busamux to xlxi_30_pctofpgainterface_fpgatosraminterface_writedatareg_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    buxmux16:o_0           2   0.000   1.206  xlxi_3_busamux (N741)
    LUT4:I0->O             1   0.573   1.035  xlxi_31_I_0_LUT_76 (xlxi_31_N141)
    LUT4:I2->O             1   0.573   1.035  xlxi_31_I_din_0_SW1 (xlxi_31_N1540)
    LUT3:I2->O             1   0.573   0.000  xlxi_30_pctofpgainterface_thememmultiplexor_I_memwritedata_0 (N997)
    FDCE:D                     0.342          xlxi_30_pctofpgainterface_fpgatosraminterface_writedatareg_0
    ----------------------------------------
    Total                      5.337ns (2.061ns logic, 3.276ns route)
                                       (38.6% logic, 61.4% route)

-------------------------------------------------------------------------
Timing constraint: Default OFFSET OUT AFTER for Clock 'clock'
Offset:              11.417ns (Levels of Logic = 2)
  Source:            xlxi_30_pctofpgainterface_fpgatosraminterface_doingwrite2
  Destination:       ldata_0
  Source Clock:      clock rising

  Data Path: xlxi_30_pctofpgainterface_fpgatosraminterface_doingwrite2 to ldata_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    FDC:C->Q              14   1.065   2.340  xlxi_30_pctofpgainterface_fpgatosraminterface_doingwrite2 (xlxi_30_pctofpgaint
erface_fpgatosraminterface_doingwrite2)
    LUT3:I0->O            16   0.573   2.520  I_xlxi_30_pctofpgainterface_fpgatosraminterface_I7_EnableTr_INV (N564)
    IOBUF:T->IO                4.919          ldata_0_IOBUF (ldata_0)
    ----------------------------------------
    Total                     11.417ns (6.557ns logic, 4.860ns route)
                                       (57.4% logic, 42.6% route)

-------------------------------------------------------------------------
Timing constraint: Default path analysis
Delay:               17.874ns (Levels of Logic = 4)
  Source:            clock
  Destination:       ldata_0

  Data Path: clock to ldata_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    IBUF:I->O              1   0.768   1.035  xlxi_16 (xlxn_1)
    BUFG:I->O            272   0.679   7.380  xlxi_17 (clk)
    LUT3:I1->O            16   0.573   2.520  I_xlxi_30_pctofpgainterface_fpgatosraminterface_I7_EnableTr_INV (N564)
    IOBUF:T->IO                4.919          ldata_0_IOBUF (ldata_0)
    ----------------------------------------
    Total                     17.874ns (6.939ns logic, 10.935ns route)
                                       (38.8% logic, 61.2% route)

=========================================================================
CPU : 15.80 / 15.83 s | Elapsed : 16.00 / 16.00 s
 
--> 
EXEWRAP detected that program 'C:/Xilinx/bin/nt/xst.exe' completed successfully.

Done: completed successfully.

Starting: 'exewrap @__ednTOngd_exewrap.rsp'


Starting: 'ngdbuild -f __ngdbuild.rsp '


Release 4.1i - ngdbuild E.30
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd e:/proj3/project3test/_ngo -nt timestamp -p
xcv50-pq240-6 project2.ngc project2.ngd 

Reading NGO file "E:/proj3/project3test/project2.ngc" ...
Reading component libraries for design expansion...
Launcher: "buxmux16.ngo" is up to date.
Loading design module "e:\proj3\project3test\_ngo\buxmux16.ngo"...

Annotating constraints to design from file "project2.ucf" ...

Checking timing specifications ...

Checking expanded design ...
WARNING:NgdBuild:477 - clock net 'clk' has non-clock connections
WARNING:NgdBuild:454 - logical net 'xlxi_3_xlxi_7/d0' has no load
WARNING:NgdBuild:454 - logical net 'xlxi_3_busbmux/O<0>' has no load
WARNING:NgdBuild:454 - logical net 'xlxi_3_busbmux/O<1>' has no load
WARNING:NgdBuild:454 - logical net 'xlxi_3_busbmux/O<2>' has no load
WARNING:NgdBuild:454 - logical net 'xlxi_3_busbmux/O<3>' has no load
WARNING:NgdBuild:454 - logical net 'xlxi_3_busbmux/O<4>' has no load
WARNING:NgdBuild:454 - logical net 'xlxi_3_busbmux/O<5>' has no load
WARNING:NgdBuild:454 - logical net 'xlxi_3_busbmux/O<6>' has no load
WARNING:NgdBuild:454 - logical net 'xlxi_3_busbmux/O<7>' has no load
WARNING:NgdBuild:454 - logical net 'xlxi_3_busbmux/O<8>' has no load
WARNING:NgdBuild:454 - logical net 'xlxi_3_busbmux/O<9>' has no load
WARNING:NgdBuild:454 - logical net 'xlxi_3_busbmux/O<10>' has no load
WARNING:NgdBuild:454 - logical net 'xlxi_3_busbmux/O<11>' has no load
WARNING:NgdBuild:454 - logical net 'xlxi_3_busbmux/O<12>' has no load
WARNING:NgdBuild:454 - logical net 'xlxi_3_busbmux/O<13>' has no load
WARNING:NgdBuild:454 - logical net 'xlxi_3_busbmux/O<14>' has no load
WARNING:NgdBuild:454 - logical net 'xlxi_3_busbmux/O<15>' has no load

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:  18

Writing NGD file "project2.ngd" ...

Writing NGDBUILD log file "project2.bld"...

NGDBUILD done.
EXEWRAP detected that program 'ngdbuild' completed successfully.

Done: completed successfully.

Starting: 'exewrap @_ngdTOnc1_exewrap.rsp'


Creating TCL Process
Starting: 'map -f _map.rsp'


Release 4.1i - Map E.30
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.
Using target part "v50pq240-6".
Removing unused or disabled logic...
Running cover...
Writing file project2.ngm...
Running directed packing...
Running delay-based packing...
Running related packing...
Writing design file "project2.ncd"...

Design Summary:
   Number of errors:      0
   Number of warnings:    3
   Number of Slices:                186 out of    768   24%
   Number of Slices containing
      unrelated logic:                0 out of    186    0%
   Total Number Slice Registers:    181 out of  1,536   11%
      Number used as Flip Flops:                  173
      Number used as Latches:                       8
   Total Number 4 input LUTs:       263 out of  1,536   17%
      Number used as LUTs:                        251
      Number used as a route-thru:                 12
   Number of bonded IOBs:            52 out of    166   31%
      IOB Flip Flops:                               1
   Number of GCLKs:                   1 out of      4   25%
   Number of GCLKIOBs:                1 out of      4   25%
Total equivalent gate count for design:  3,214
Additional JTAG gate count for IOBs:  2,544

Mapping completed.
See MAP report file "project2.mrp" for details.
Tcl C:/Xilinx/data/projnav/_map.tcl detected that program 'map -f _map.rsp' completed successfully.

Done: completed successfully.

Starting: 'exewrap @_nc1TOncd_exewrap.rsp'


Creating TCL Process
Found _prepar.rsp
Starting: 'par -f _par.rsp'


Release 4.1i - Par E.30
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.


WARNING:Par:69 - Option "-xe" overrides some effects of "-ol".


Constraints file: project2.pcf

Loading design for application par from file par_temp.ncd.
   "project2" is an NCD, version 2.36, device xcv50, package pq240, speed -6
Loading device for application par from file 'v50.nph' in environment C:/Xilinx.
Device speed data version:  FINAL 1.115 2001-06-20.


Resolving physical constraints.
Finished resolving physical constraints.

Device utilization summary:

   Number of External GCLKIOBs         1 out of 4      25%
   Number of External IOBs            52 out of 166    31%
      Number of LOCed External IOBs   52 out of 52    100%

   Number of SLICEs                  186 out of 768    24%

   Number of GCLKs                     1 out of 4      25%



Overall effort level (-ol):   2 (set by user)
Placer effort level (-pl):    2 (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    2 (set by user)
Extra effort level (-xe):     0 (set by user)

Starting the placer. REAL time: 0 secs 
Placement pass 1 ...........
Placer score = 34515
Placement pass 2 ........
Placer score = 31775
Optimizing ... 
Placer score = 26610
All IOBs have been constrained to specific sites.
Placer completed in real time: 0 secs 

Dumping design to file project2.ncd.

Total REAL time to Placer completion: 0 secs 
Total CPU time to Placer completion: 1 secs 

0 connection(s) routed; 1383 unrouted active, 2 unrouted PWR/GND.
Starting router resource preassignment
Completed router resource preassignment. REAL time: 0 secs 
Starting iterative routing. 
Routing active signals.
.....
End of iteration 1 
1385 successful; 0 unrouted; (0) REAL time: 2 secs 
Constraints are met. 
Total REAL time: 2 secs 
Total CPU  time: 1 secs 
End of route.  1385 routed (100.00%); 0 unrouted.
No errors found. 
Completely routed. 

This design was run without timing constraints.  It is likely that much better
circuit performance can be obtained by trying either or both of the following:

  - Enabling the Delay Based Cleanup router pass, if not already enabled
  - Supplying timing constraints in the input design


Total REAL time to Router completion: 2 secs 
Total CPU time to Router completion: 1 secs 

Generating PAR statistics.
Dumping design to file project2.ncd.


All signals are completely routed.

Total REAL time to PAR completion: 2 secs 
Total CPU time to PAR completion: 2 secs 

Placement: Completed - No errors found.
Routing: Completed - No errors found.

PAR done.
Tcl C:/Xilinx/data/projnav/_par.tcl detected that program 'par -f _par.rsp' completed successfully.

PAR completed successfully
Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Updating: Generate Programming File

Starting: 'exewrap -tcl -command C:/Xilinx/data/projnav/_bitgen.tcl bitgen.rsp project2'


Done: completed successfully.

Starting: 'exewrap -tapkeep -tcl -command C:/Xilinx/data/projnav/_utTObit.tcl project2'


Creating TCL Process
Starting: 'bitgen -f project2.ut project2.ncd'


Release 4.1i - Bitgen E.30
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.

Loading design for application Bitgen from file project2.ncd.
   "project2" is an NCD, version 2.36, device xcv50, package pq240, speed -6
Loading device for application Bitgen from file 'v50.nph' in environment
C:/Xilinx.
Opened constraints file project2.pcf.

Wed Jul 28 15:20:38 2004

Running DRC.
WARNING:DesignRules:372 - Netcheck: Gated clock. Clock net
   xlxi_30_pctofpgainterface_pportinterface_N361 is sourced by a combinatorial
   pin. This is not good design practice. Use the CE pin to control the loading
   of data into the flip-flop.
DRC detected 0 errors and 1 warnings.
Creating bit map...
Saving bit stream in "project2.bit".
Bitstream generation is complete.
Tcl C:/Xilinx/data/projnav/_utTObit.tcl detected that program 'bitgen -f project2.ut project2.ncd' completed successfully.


Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Starting: 'jhdparse @CtrlUnit.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    CtrlUnit.vhd
Scanning    CtrlUnit.vhd
Writing CtrlUnit.jhd.

JHDPARSE complete -    0 errors,    0 warnings.

Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Updating: Create Schematic Symbol

Starting: 'exewrap @_ctrlunit_exewrap.rsp'


Analyzing VHDL source files...
Elaborating design unit ctrlunit...
vhdtdtfi completed without error...

Done: completed successfully.

Starting: 'exewrap @_ctrlunit_spl2sym_exewrap.rsp'


Starting: 'spl2sym -family=virtex ctrlunit.spl ctrlunit.sym '


Release 4.1i - spl2sym E.30
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.
Error: Output file E:\proj3\project3test1\ctrlunit.sym already exists.To overwrite it, please use '-w' option.
EXEWRAP detected a return code of '1' from program 'spl2sym'

Done: failed with exit code: 0001.

ISE Auto-Make Log File
-----------------------

Updating: Create Schematic Symbol

Starting: 'exewrap @_ctrlunit_spl2sym_exewrap.rsp'


Starting: 'spl2sym -family=virtex ctrlunit.spl ctrlunit.sym '


Release 4.1i - spl2sym E.30
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.
EXEWRAP detected that program 'spl2sym' completed successfully.

Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Starting: 'sch2jhd -family=virtex project2.sch project2.jhd'


Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Updating: Implement Design

Starting: 'exewrap @_project2_sch2vhf_exewrap.rsp'


Starting: 'sch2vhdl -family=virtex -flat -suppress -w project2.sch project2.vhf '


Release 4.1i - sch2vhdl E.30
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.
DRC Check completed: No Error found.
Vhdl netlist file generated.
EXEWRAP detected that program 'sch2vhdl' completed successfully.

Done: completed successfully.

Starting: 'exewrap @__project2_2prj_exewrap.rsp'


Creating TCL Process
Done: completed successfully.

Starting: 'exewrap -tapkeep -mode pipe -tcl -command C:/Xilinx/data/projnav/_filesAllClean.tcl _XSTClean.rsp 0'


Creating TCL Process
Cleaning Up Project
Finished cleaning up project
Done: completed successfully.

Starting: 'exewrap -mode pipe -tapkeep -command C:/Xilinx/bin/nt/xst.exe -ifn project2.xst -ofn project2.syr'


Starting: 'C:/Xilinx/bin/nt/xst.exe -ifn project2.xst -ofn project2.syr '


Release 4.1i - xst E.30
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to .
CPU : 0.00 / 0.22 s | Elapsed : 0.00 / 0.00 s
 
--> Parameter overwrite set to YES
CPU : 0.00 / 0.22 s | Elapsed : 0.00 / 0.00 s
 
--> Parameter xsthdpdir set to ./xst
CPU : 0.00 / 0.22 s | Elapsed : 0.00 / 0.00 s
 
--> =========================================================================
---- Source Parameters
Input Format                       : VHDL
Input File Name                    : project2.prj

---- Target Parameters
Target Device                      : xcv50-pq240-6
Output File Name                   : project2
Output Format                      : NGC
Target Technology                  : virtex

---- Source Options
Entity Name                        : project2
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
FSM Flip-Flop Type                 : D
Mux Extraction                     : YES
Resource Sharing                   : YES
Complex Clock Enable Extraction    : YES
ROM Extraction                     : Yes
RAM Extraction                     : Yes
RAM Style                          : Auto
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : YES
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Equivalent register Removal        : YES
Add Generic Clock Buffer(BUFG)     : 4
Global Maximum Fanout              : 100
Register Duplication               : YES
Move First FlipFlop Stage          : YES
Move Last FlipFlop Stage           : YES
Slice Packing                      : YES
Pack IO Registers into IOBs        : auto
Speed Grade                        : 6

---- General Options
Optimization Criterion             : Speed
Optimization Effort                : 1
Check Attribute Syntax             : YES
Keep Hierarchy                     : No
Global Optimization                : AllClockNets
Write Timing Constraints           : No
Incremental Synthesis              : NO

=========================================================================

WARNING:HDLParsers:3215 - Unit work/IBUF8_MXILINX is now defined in a different file: was E:/proj3/project3test/project2.vhf
, now is E:/proj3/project3test1/project2.vhf
WARNING:HDLParsers:3215 - Unit work/IBUF8_MXILINX/SCHEMATIC is now defined in a different file: was E:/proj3/project3test/pr
oject2.vhf, now is E:/proj3/project3test1/project2.vhf
WARNING:HDLParsers:3215 - Unit work/OBUF16_MXILINX is now defined in a different file: was E:/proj3/project3test/project2.vh
f, now is E:/proj3/project3test1/project2.vhf
WARNING:HDLParsers:3215 - Unit work/OBUF16_MXILINX/SCHEMATIC is now defined in a different file: was E:/proj3/project3test/p
roject2.vhf, now is E:/proj3/project3test1/project2.vhf
WARNING:HDLParsers:3215 - Unit work/OBUF4_MXILINX is now defined in a different file: was E:/proj3/project3test/project2.vhf
, now is E:/proj3/project3test1/project2.vhf
WARNING:HDLParsers:3215 - Unit work/OBUF4_MXILINX/SCHEMATIC is now defined in a different file: was E:/proj3/project3test/pr
oject2.vhf, now is E:/proj3/project3test1/project2.vhf
WARNING:HDLParsers:3215 - Unit work/PROJECT2 is now defined in a different file: was E:/proj3/project3test/project2.vhf, now
 is E:/proj3/project3test1/project2.vhf
WARNING:HDLParsers:3215 - Unit work/PROJECT2/SCHEMATIC is now defined in a different file: was E:/proj3/project3test/project
2.vhf, now is E:/proj3/project3test1/project2.vhf
WARNING:HDLParsers:3215 - Unit work/CTRLUNIT is now defined in a different file: was E:/proj3/project3test/CtrlUnit.vhd, now
 is E:/proj3/project3test1/CtrlUnit.vhd
WARNING:HDLParsers:3215 - Unit work/CTRLUNIT/BEHAVIORAL is now defined in a different file: was E:/proj3/project3test/CtrlUn
it.vhd, now is E:/proj3/project3test1/CtrlUnit.vhd
WARNING:HDLParsers:3215 - Unit work/D3_8E_MXILINX is now defined in a different file: was E:/proj3/project3test/regfile.vhf,
 now is E:/proj3/project3test1/regfile.vhf
WARNING:HDLParsers:3215 - Unit work/D3_8E_MXILINX/SCHEMATIC is now defined in a different file: was E:/proj3/project3test/re
gfile.vhf, now is E:/proj3/project3test1/regfile.vhf
WARNING:HDLParsers:3215 - Unit work/FD16CE_MXILINX is now defined in a different file: was E:/proj3/project3test/regfile.vhf
, now is E:/proj3/project3test1/regfile.vhf
WARNING:HDLParsers:3215 - Unit work/FD16CE_MXILINX/SCHEMATIC is now defined in a different file: was E:/proj3/project3test/r
egfile.vhf, now is E:/proj3/project3test1/regfile.vhf
WARNING:HDLParsers:3215 - Unit work/REGFILE is now defined in a different file: was E:/proj3/project3test/regfile.vhf, now i
s E:/proj3/project3test1/regfile.vhf
WARNING:HDLParsers:3215 - Unit work/REGFILE/SCHEMATIC is now defined in a different file: was E:/proj3/project3test/regfile.
vhf, now is E:/proj3/project3test1/regfile.vhf
WARNING:HDLParsers:3215 - Unit work/MEMORYMODULE is now defined in a different file: was E:/proj3/project3test/memaccess.vhd
, now is E:/proj3/project3test1/memaccess.vhd
WARNING:HDLParsers:3215 - Unit work/MEMORYMODULE/BEHAVIORAL is now defined in a different file: was E:/proj3/project3test/me
maccess.vhd, now is E:/proj3/project3test1/memaccess.vhd
WARNING:HDLParsers:3215 - Unit work/SRAMINTERFACEWITHPPORT is now defined in a different file: was E:/proj3/project3test/sra
minterfacewithpport-sv01.vhd, now is E:/proj3/project3test1/sraminterfacewithpport-sv01.vhd
WARNING:HDLParsers:3215 - Unit work/SRAMINTERFACEWITHPPORT/SRAMINTERFACEWITHPPORT_ARCH is now defined in a different file: w
as E:/proj3/project3test/sraminterfacewithpport-sv01.vhd, now is E:/proj3/project3test1/sraminterfacewithpport-sv01.vhd
WARNING:HDLParsers:3215 - Unit work/SRAMINTERFACE is now defined in a different file: was E:/proj3/project3test/sram512kleft
16bit50mhzreadreq-sv05.vhd, now is E:/proj3/project3test1/sram512kleft16bit50mhzreadreq-sv05.vhd
WARNING:HDLParsers:3215 - Unit work/SRAMINTERFACE/SRAMINTERFACE_ARCH is now defined in a different file: was E:/proj3/projec
t3test/sram512kleft16bit50mhzreadreq-sv05.vhd, now is E:/proj3/project3test1/sram512kleft16bit50mhzreadreq-sv05.vhd
WARNING:HDLParsers:3215 - Unit work/PCTOSRAMINTERFACE is now defined in a different file: was E:/proj3/project3test/pctosram
interface-sv06.vhd, now is E:/proj3/project3test1/pctosraminterface-sv06.vhd
WARNING:HDLParsers:3215 - Unit work/PCTOSRAMINTERFACE/PCTOSRAMINTERFACE_ARCH is now defined in a different file: was E:/proj
3/project3test/pctosraminterface-sv06.vhd, now is E:/proj3/project3test1/pctosraminterface-sv06.vhd
WARNING:HDLParsers:3215 - Unit work/MEMORYMULTIPLEXOR is now defined in a different file: was E:/proj3/project3test/memorymu
ltiplexor-sv01.vhd, now is E:/proj3/project3test1/memorymultiplexor-sv01.vhd
WARNING:HDLParsers:3215 - Unit work/MEMORYMULTIPLEXOR/MEMORYMULTIPLEXOR_ARCH is now defined in a different file: was E:/proj
3/project3test/memorymultiplexor-sv01.vhd, now is E:/proj3/project3test1/memorymultiplexor-sv01.vhd
WARNING:HDLParsers:3215 - Unit work/MEMORYWRITE is now defined in a different file: was E:/proj3/project3test/memorywrite.vh
d, now is E:/proj3/project3test1/memorywrite.vhd
WARNING:HDLParsers:3215 - Unit work/MEMORYWRITE/BEHAVIORAL is now defined in a different file: was E:/proj3/project3test/mem
orywrite.vhd, now is E:/proj3/project3test1/memorywrite.vhd
WARNING:HDLParsers:3215 - Unit work/MEMORYREAD is now defined in a different file: was E:/proj3/project3test/memoryread.vhd,
 now is E:/proj3/project3test1/memoryread.vhd
WARNING:HDLParsers:3215 - Unit work/MEMORYREAD/BEHAVIORAL is now defined in a different file: was E:/proj3/project3test/memo
ryread.vhd, now is E:/proj3/project3test1/memoryread.vhd
Compiling vhdl file E:/proj3/project3test1/pctosraminterface-sv06.vhd in Library work.
Architecture Pctosraminterface_arch of Entity Pctosraminterface is up to date.
Compiling vhdl file E:/proj3/project3test1/memorymultiplexor-sv01.vhd in Library work.
Architecture Memorymultiplexor_arch of Entity Memorymultiplexor is up to date.
Compiling vhdl file E:/proj3/project3test1/sram512kleft16bit50mhzreadreq-sv05.vhd in Library work.
Architecture Sraminterface_arch of Entity Sraminterface is up to date.
Compiling vhdl file E:/proj3/project3test1/memoryread.vhd in Library work.
Architecture Behavioral of Entity Memoryread is up to date.
Compiling vhdl file E:/proj3/project3test1/memorywrite.vhd in Library work.
Architecture Behavioral of Entity Memorywrite is up to date.
Compiling vhdl file E:/proj3/project3test1/sraminterfacewithpport-sv01.vhd in Library work.
Architecture Sraminterfacewithpport_arch of Entity Sraminterfacewithpport is up to date.
Compiling vhdl file E:/proj3/project3test1/CtrlUnit.vhd in Library work.
Entity <Ctrlunit> (Architecture <Behavioral>) compiled.
Compiling vhdl file E:/proj3/project3test1/memaccess.vhd in Library work.
Architecture Behavioral of Entity Memorymodule is up to date.
Compiling vhdl file E:/proj3/project3test1/regfile.vhf in Library work.
Architecture Schematic of Entity D3_8e_mxilinx is up to date.
Architecture Schematic of Entity Fd16ce_mxilinx is up to date.
Architecture Schematic of Entity Regfile is up to date.
Compiling vhdl file E:/proj3/project3test1/project2.vhf in Library work.
Entity <ibuf8_mxilinx> (Architecture <schematic>) compiled.
Entity <obuf16_mxilinx> (Architecture <schematic>) compiled.
Entity <obuf4_mxilinx> (Architecture <schematic>) compiled.
Entity <project2> (Architecture <schematic>) compiled.

Analyzing Entity <project2> (Architecture <schematic>).
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set property "keep_hierarchy = TRUE" for instance <xlxi_28> in unit <project2>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set property "keep_hierarchy = TRUE" for instance <xlxi_19> in unit <project2>.
    Set property "keep_hierarchy = TRUE" for instance <xlxi_18> in unit <project2>.
WARNING:Xst:753 - E:/proj3/project3test1/project2.vhf (Line 474). Unconnected output port 'busb' of component 'regfile'.
Entity <project2> analyzed. Unit <project2> generated.

Analyzing Entity <ctrlunit> (Architecture <behavioral>).
WARNING:Xst:819 - E:/proj3/project3test1/CtrlUnit.vhd (Line 51). The following signals are missing in the process sensitivit
y list:
   a.
Entity <ctrlunit> analyzed. Unit <ctrlunit> generated.

Analyzing Entity <ibuf8_mxilinx> (Architecture <schematic>).
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
Entity <ibuf8_mxilinx> analyzed. Unit <ibuf8_mxilinx> generated.

Analyzing Entity <memorymodule> (Architecture <behavioral>).
Entity <memorymodule> analyzed. Unit <memorymodule> generated.

Analyzing Entity <obuf16_mxilinx> (Architecture <schematic>).
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
Entity <obuf16_mxilinx> analyzed. Unit <obuf16_mxilinx> generated.

Analyzing Entity <obuf4_mxilinx> (Architecture <schematic>).
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
Entity <obuf4_mxilinx> analyzed. Unit <obuf4_mxilinx> generated.

Analyzing Entity <regfile> (Architecture <schematic>).
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:766 - E:/proj3/project3test1/regfile.vhf (Line 362). Generating a Black Box for component <buxmux16>.
WARNING:Xst:766 - E:/proj3/project3test1/regfile.vhf (Line 401). Generating a Black Box for component <buxmux16>.
WARNING:Xst:753 - E:/proj3/project3test1/regfile.vhf (Line 440). Unconnected output port 'd0' of component 'd3_8e_mxilinx'.
    Set property "keep_hierarchy = TRUE" for instance <xlxi_7> in unit <regfile>.
    Set property "keep_hierarchy = TRUE" for instance <xlxi_67> in unit <regfile>.
    Set property "keep_hierarchy = TRUE" for instance <xlxi_70> in unit <regfile>.
    Set property "keep_hierarchy = TRUE" for instance <xlxi_68> in unit <regfile>.
    Set property "keep_hierarchy = TRUE" for instance <xlxi_66> in unit <regfile>.
    Set property "keep_hierarchy = TRUE" for instance <xlxi_72> in unit <regfile>.
    Set property "keep_hierarchy = TRUE" for instance <xlxi_71> in unit <regfile>.
    Set property "keep_hierarchy = TRUE" for instance <xlxi_69> in unit <regfile>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
Entity <regfile> analyzed. Unit <regfile> generated.

Analyzing Entity <memoryread> (Architecture <behavioral>).
Entity <memoryread> analyzed. Unit <memoryread> generated.

Analyzing Entity <memorywrite> (Architecture <behavioral>).
Entity <memorywrite> analyzed. Unit <memorywrite> generated.

Analyzing Entity <sraminterfacewithpport> (Architecture <sraminterfacewithpport_arch>).
WARNING:Xst:753 - E:/proj3/project3test1/sraminterfacewithpport-sv01.vhd (Line 191). Unconnected output port 'portinslicenum
' of component 'pctosraminterface'.
WARNING:Xst:753 - E:/proj3/project3test1/sraminterfacewithpport-sv01.vhd (Line 191). Unconnected output port 'portoutslicenu
m' of component 'pctosraminterface'.
WARNING:Xst:753 - E:/proj3/project3test1/sraminterfacewithpport-sv01.vhd (Line 191). Unconnected output port 'stateoutput' o
f component 'pctosraminterface'.
Entity <sraminterfacewithpport> analyzed. Unit <sraminterfacewithpport> generated.

Analyzing Entity <d3_8e_mxilinx> (Architecture <schematic>).
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
Entity <d3_8e_mxilinx> analyzed. Unit <d3_8e_mxilinx> generated.

Analyzing Entity <fd16ce_mxilinx> (Architecture <schematic>).
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "INIT =  0" for instance <i_q0> in unit <fd16ce_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "INIT =  0" for instance <i_q5> in unit <fd16ce_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "INIT =  0" for instance <i_q1> in unit <fd16ce_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "INIT =  0" for instance <i_q2> in unit <fd16ce_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "INIT =  0" for instance <i_q3> in unit <fd16ce_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "INIT =  0" for instance <i_q4> in unit <fd16ce_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "INIT =  0" for instance <i_q6> in unit <fd16ce_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "INIT =  0" for instance <i_q7> in unit <fd16ce_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "INIT =  0" for instance <i_q8> in unit <fd16ce_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "INIT =  0" for instance <i_q9> in unit <fd16ce_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "INIT =  0" for instance <i_q10> in unit <fd16ce_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "INIT =  0" for instance <i_q11> in unit <fd16ce_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "INIT =  0" for instance <i_q12> in unit <fd16ce_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "INIT =  0" for instance <i_q13> in unit <fd16ce_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "INIT =  0" for instance <i_q14> in unit <fd16ce_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "INIT =  0" for instance <i_q15> in unit <fd16ce_mxilinx>.
Entity <fd16ce_mxilinx> analyzed. Unit <fd16ce_mxilinx> generated.

Analyzing Entity <pctosraminterface> (Architecture <pctosraminterface_arch>).
WARNING:Xst:819 - E:/proj3/project3test1/pctosraminterface-sv06.vhd (Line 193). The following signals are missing in the pro
cess sensitivity list:
   asyncinputs, syncinputs1, syncinputs2.
WARNING:Xst:819 - E:/proj3/project3test1/pctosraminterface-sv06.vhd (Line 211). The following signals are missing in the pro
cess sensitivity list:
   softreset.
Entity <pctosraminterface> analyzed. Unit <pctosraminterface> generated.

Analyzing Entity <memorymultiplexor> (Architecture <memorymultiplexor_arch>).
Entity <memorymultiplexor> analyzed. Unit <memorymultiplexor> generated.

Analyzing Entity <sraminterface> (Architecture <sraminterface_arch>).
Entity <sraminterface> analyzed. Unit <sraminterface> generated.


Synthesizing Unit <sraminterface>.
    Related source file is E:/proj3/project3test1/sram512kleft16bit50mhzreadreq-sv05.vhd.
    Found finite state machine <FSM_0> for signal <presstate>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 11                                             |
    | Inputs             | 2                                              |
    | Outputs            | 8                                              |
    | Reset type         | asynchronous                                   |
    | Encoding           | automatic                                      |
    | State register     | D  flip-flops                                  |
    -----------------------------------------------------------------------
    Found 19-bit register for signal <addrreg>.
    Found 1-bit register for signal <cen>.
    Found 1-bit register for signal <doingwrite1>.
    Found 1-bit register for signal <doingwrite2>.
    Found 1-bit register for signal <oen>.
    Found 16-bit tristate buffer for signal <sramdata>.
    Found 16-bit register for signal <writedatareg>.
    Found 19 1-bit 2-to-1 multiplexers.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  39 D-type flip-flop(s).
	inferred  19 Multiplexer(s).
	inferred  16 Tristate(s).
Unit <sraminterface> synthesized.


Synthesizing Unit <memorymultiplexor>.
    Related source file is E:/proj3/project3test1/memorymultiplexor-sv01.vhd.
    Found 1-bit register for signal <presstate>.
    Found 57 1-bit 2-to-1 multiplexers.
    Summary:
	inferred   1 D-type flip-flop(s).
	inferred  57 Multiplexer(s).
Unit <memorymultiplexor> synthesized.


Synthesizing Unit <pctosraminterface>.
    Related source file is E:/proj3/project3test1/pctosraminterface-sv06.vhd.
WARNING:Xst:646 - Signal <regdatain> is assigned but never used.
    Found finite state machine <FSM_1> for signal <presstate>.
    -----------------------------------------------------------------------
    | States             | 10                                             |
    | Transitions        | 45                                             |
    | Inputs             | 11                                             |
    | Outputs            | 12                                             |
    | Reset type         | asynchronous                                   |
    | Encoding           | automatic                                      |
    | State register     | D  flip-flops                                  |
    -----------------------------------------------------------------------
WARNING:Xst:737 - Found 8-bit latch for signal <mysyncdata>.
    Found 4-bit 4-to-1 multiplexer for signal <dataout>.
    Found 19-bit adder for signal <$n0000> created at line 261.
    Found 8-bit comparator equal for signal <$n0098> created at line 200.
    Found 8-bit comparator equal for signal <$n0099> created at line 200.
    Found 8-bit comparator equal for signal <$n0100> created at line 250.
    Found 8-bit comparator equal for signal <$n0101> created at line 250.
    Found 19-bit register for signal <curaddrreg>.
    Found 5-bit register for signal <datainreg>.
    Found 2-bit up counter for signal <inslicenum>.
    Found 2-bit up counter for signal <outslicenum>.
    Found 1-bit register for signal <pccontrolenabled>.
    Found 16-bit register for signal <readdatareg>.
    Found 8-bit register for signal <syncinputs1>.
    Found 8-bit register for signal <syncinputs2>.
    Found 8-bit register for signal <syncinputs3>.
    Found 1-bit register for signal <syncnextslice>.
    Found 1-bit register for signal <syncread>.
    Found 1-bit register for signal <syncwrite>.
    Found 16-bit register for signal <writedatareg>.
    Found 19 1-bit 2-to-1 multiplexers.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   2 Counter(s).
	inferred  84 D-type flip-flop(s).
	inferred   8 Latch(s).
	inferred   1 Adder/Subtracter(s).
	inferred   4 Comparator(s).
	inferred  23 Multiplexer(s).
Unit <pctosraminterface> synthesized.


Synthesizing Unit <fd16ce_mxilinx>.
    Related source file is E:/proj3/project3test1/regfile.vhf.
Unit <fd16ce_mxilinx> synthesized.


Synthesizing Unit <d3_8e_mxilinx>.
    Related source file is E:/proj3/project3test1/regfile.vhf.
Unit <d3_8e_mxilinx> synthesized.


Synthesizing Unit <sraminterfacewithpport>.
    Related source file is E:/proj3/project3test1/sraminterfacewithpport-sv01.vhd.
Unit <sraminterfacewithpport> synthesized.


Synthesizing Unit <memorywrite>.
    Related source file is E:/proj3/project3test1/memorywrite.vhd.
    Found finite state machine <FSM_2> for signal <prestate>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 6                                              |
    | Inputs             | 2                                              |
    | Outputs            | 2                                              |
    | Reset type         | asynchronous                                   |
    | Encoding           | automatic                                      |
    | State register     | D  flip-flops                                  |
    -----------------------------------------------------------------------
    Summary:
	inferred   1 Finite State Machine(s).
Unit <memorywrite> synthesized.


Synthesizing Unit <memoryread>.
    Related source file is E:/proj3/project3test1/memoryread.vhd.
    Found finite state machine <FSM_3> for signal <prestate>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 6                                              |
    | Inputs             | 2                                              |
    | Outputs            | 2                                              |
    | Reset type         | asynchronous                                   |
    | Encoding           | automatic                                      |
    | State register     | D  flip-flops                                  |
    -----------------------------------------------------------------------
    Summary:
	inferred   1 Finite State Machine(s).
Unit <memoryread> synthesized.


Synthesizing Unit <regfile>.
    Related source file is E:/proj3/project3test1/regfile.vhf.
Unit <regfile> synthesized.


Synthesizing Unit <obuf4_mxilinx>.
    Related source file is E:/proj3/project3test1/project2.vhf.
Unit <obuf4_mxilinx> synthesized.


Synthesizing Unit <obuf16_mxilinx>.
    Related source file is E:/proj3/project3test1/project2.vhf.
Unit <obuf16_mxilinx> synthesized.


Synthesizing Unit <memorymodule>.
    Related source file is E:/proj3/project3test1/memaccess.vhd.
Unit <memorymodule> synthesized.


Synthesizing Unit <ibuf8_mxilinx>.
    Related source file is E:/proj3/project3test1/project2.vhf.
Unit <ibuf8_mxilinx> synthesized.


Synthesizing Unit <ctrlunit>.
    Related source file is E:/proj3/project3test1/CtrlUnit.vhd.
    Found finite state machine <FSM_4> for signal <prestate>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 8                                              |
    | Inputs             | 2                                              |
    | Outputs            | 9                                              |
    | Reset type         | asynchronous                                   |
    | Encoding           | automatic                                      |
    | State register     | D  flip-flops                                  |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <resetl>.
    Found 14-bit adder for signal <$n0006> created at line 89.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   1 D-type flip-flop(s).
	inferred   1 Adder/Subtracter(s).
Unit <ctrlunit> synthesized.


Synthesizing Unit <project2>.
    Related source file is E:/proj3/project3test1/project2.vhf.
Unit <project2> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# FSMs                             : 5
# Registers                        : 52
  19-bit register                  : 1
  8-bit register                   : 3
  1-bit register                   : 45
  5-bit register                   : 1
  16-bit register                  : 2
# Latches                          : 1
  8-bit latch                      : 1
# Counters                         : 2
  2-bit up counter                 : 2
# Multiplexers                     : 27
  2-to-1 multiplexer               : 26
  4-bit 4-to-1 multiplexer         : 1
# Tristates                        : 1
  16-bit tristate buffer           : 1
# Adders/Subtractors               : 2
  19-bit adder                     : 1
  14-bit adder                     : 1
# Comparators                      : 4
  8-bit comparator equal           : 4

=========================================================================

Optimizing FSM <FSM_0> with One-Hot encoding and D flip-flops.
Optimizing FSM <FSM_1> with One-Hot encoding and D flip-flops.
Optimizing FSM <FSM_2> with One-Hot encoding and D flip-flops.
Optimizing FSM <FSM_3> with One-Hot encoding and D flip-flops.
Optimizing FSM <FSM_4> with One-Hot encoding and D flip-flops.

Starting low level synthesis...
Optimizing unit <memoryread> ...

Optimizing unit <memorywrite> ...

Optimizing unit <pctosraminterface> ...

Optimizing unit <memorymultiplexor> ...

Optimizing unit <d3_8e_mxilinx> ...

Optimizing unit <fd16ce_mxilinx> ...

Optimizing unit <regfile> ...

Optimizing unit <obuf4_mxilinx> ...

Optimizing unit <obuf16_mxilinx> ...

Optimizing unit <ibuf8_mxilinx> ...

Optimizing unit <ctrlunit> ...

Optimizing unit <project2> ...

Building and optimizing final netlist ...

Register xlxi_30_pctofpgainterface_fpgatosraminterface_presstate_FFD2 equivalent to xlxi_30_pctofpgainterface_fpgatosraminte
rface_doingwrite1 has been removed
Register xlxi_30_pctofpgainterface_fpgatosraminterface_presstate_FFD3 equivalent to xlxi_30_pctofpgainterface_fpgatosraminte
rface_doingwrite2 has been removed
WARNING:Xst:387 - The KEEP property attached to the net <d1> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <d2> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <d3> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <d4> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <d5> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <d6> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <d7> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <xlxi_3_wren3> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <xlxi_3_wren2> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <xlxi_3_wren1> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <xlxi_3_wren7> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <xlxi_3_wren6> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <xlxi_3_wren5> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <xlxi_3_wren4> may hinder timing optimization.
   You may achieve better results by removing this property
FlipFlop xlxi_30_pctofpgainterface_thememmultiplexor_presstate has been replicated 2 time(s)
FlipFlop xlxi_30_pctofpgainterface_pportinterface_syncnextslice has been replicated 1 time(s)
FlipFlop xlxi_30_pctofpgainterface_pportinterface_syncread has been replicated 1 time(s)
=========================================================================
Final Results
Top Level Output File Name         : project2
Output Format                      : NGC
Optimization Criterion             : Speed
Target Technology                  : virtex
Keep Hierarchy                     : No
Macro Generator                    : macro+

Macro Statistics
# FSMs                             : 5
# Registers                        : 54
  19-bit register                  : 1
  8-bit register                   : 3
  1-bit register                   : 45
  5-bit register                   : 1
  16-bit register                  : 2
  2-bit register                   : 2
# Multiplexers                     : 1
  4-bit 4-to-1 multiplexer         : 1
# Tristates                        : 1
  16-bit tristate buffer           : 1
# Adders/Subtractors               : 2
  19-bit adder                     : 1
  14-bit adder                     : 1
# Comparators                      : 4
  8-bit comparator equal           : 4

Design Statistics
# IOs                              : 53

Cell Usage :
# BELS                             : 412
#      GND                         : 1
#      LUT1                        : 36
#      LUT2                        : 57
#      LUT3                        : 57
#      LUT4                        : 158
#      MUXCY                       : 47
#      MUXF5                       : 24
#      VCC                         : 1
#      XORCY                       : 31
# FlipFlops/Latches                : 278
#      FDC                         : 51
#      FDCE                        : 213
#      FDP                         : 6
#      LD                          : 8
# Clock Buffers                    : 1
#      BUFG                        : 1
# IO Buffers                       : 53
#      IBUF                        : 10
#      IOBUF                       : 16
#      OBUF                        : 27
# Logical                          : 15
#      AND2                        : 7
#      AND4                        : 1
#      AND4b1                      : 3
#      AND4b2                      : 3
#      AND4b3                      : 1
# Others                           : 2
#      buxmux16                    : 2
=========================================================================


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clock                              | IBUF                   | 1     |
xlxi_30_pctofpgainterface_pportinterface_I__n0037:O| NONE(*)(xlxi_30_pctofpgainterface_pportinterface_mysyncdata_1)| 8     |

-----------------------------------+------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.

Timing Summary:
---------------
Speed Grade: -6

   Minimum period: 13.496ns (Maximum Frequency: 74.096MHz)
   Minimum input arrival time before clock: 5.337ns
   Maximum output required time after clock: 11.417ns
   Maximum combinational path delay: 17.874ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

-------------------------------------------------------------------------
Timing constraint: Default period analysis for Clock 'clock'
Delay:               13.496ns (Levels of Logic = 4)
  Source:            xlxi_30_alureadsram_prestate_FFD3
  Destination:       xlxi_3_xlxi_72/i_q1
  Source Clock:      clock rising
  Destination Clock: clock rising

  Data Path: xlxi_30_alureadsram_prestate_FFD3 to xlxi_3_xlxi_72/i_q1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    FDC:C->Q              21   1.065   2.925  xlxi_30_alureadsram_prestate_FFD3 (xlxi_30_alureadsram_prestate_FFD3)
    LUT4:I0->O             1   0.573   0.000  xlxi_31_I_prestate_XX_FFD3_F (N7772)
    MUXF5:I0->O           24   0.436   3.060  xlxi_31_I_prestate_XX_FFD3 (N725)
     begin scope: 'xlxi_3_xlxi_7'
    AND4b2:I1->O           1   0.573   1.035  i_36_33 (d4)
     end scope: 'xlxi_3_xlxi_7'
    AND2:I0->O            16   0.573   2.520  xlxi_3_xlxi_82 (xlxi_3_wren4)
     begin scope: 'xlxi_3_xlxi_72'
    FDCE:CE                    0.736          i_q1
    ----------------------------------------
    Total                     13.496ns (3.956ns logic, 9.540ns route)
                                       (29.3% logic, 70.7% route)

-------------------------------------------------------------------------
Timing constraint: Default OFFSET IN BEFORE for Clock 'clock'
Offset:              5.337ns (Levels of Logic = 3)
  Source:            xlxi_3_busamux
  Destination:       xlxi_30_pctofpgainterface_fpgatosraminterface_writedatareg_0
  Destination Clock: clock rising

  Data Path: xlxi_3_busamux to xlxi_30_pctofpgainterface_fpgatosraminterface_writedatareg_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    buxmux16:o_0           2   0.000   1.206  xlxi_3_busamux (N741)
    LUT4:I0->O             1   0.573   1.035  xlxi_31_I_0_LUT_76 (xlxi_31_N155)
    LUT4:I2->O             1   0.573   1.035  xlxi_31_I_din_0_SW1 (xlxi_31_N1680)
    LUT3:I2->O             1   0.573   0.000  xlxi_30_pctofpgainterface_thememmultiplexor_I_memwritedata_0 (N997)
    FDCE:D                     0.342          xlxi_30_pctofpgainterface_fpgatosraminterface_writedatareg_0
    ----------------------------------------
    Total                      5.337ns (2.061ns logic, 3.276ns route)
                                       (38.6% logic, 61.4% route)

-------------------------------------------------------------------------
Timing constraint: Default OFFSET OUT AFTER for Clock 'clock'
Offset:              11.417ns (Levels of Logic = 2)
  Source:            xlxi_30_pctofpgainterface_fpgatosraminterface_doingwrite2
  Destination:       ldata_7
  Source Clock:      clock rising

  Data Path: xlxi_30_pctofpgainterface_fpgatosraminterface_doingwrite2 to ldata_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    FDC:C->Q              14   1.065   2.340  xlxi_30_pctofpgainterface_fpgatosraminterface_doingwrite2 (xlxi_30_pctofpgaint
erface_fpgatosraminterface_doingwrite2)
    LUT3:I0->O            16   0.573   2.520  I_xlxi_30_pctofpgainterface_fpgatosraminterface_I7_EnableTr_INV (N564)
    IOBUF:T->IO                4.919          ldata_7_IOBUF (ldata_7)
    ----------------------------------------
    Total                     11.417ns (6.557ns logic, 4.860ns route)
                                       (57.4% logic, 42.6% route)

-------------------------------------------------------------------------
Timing constraint: Default path analysis
Delay:               17.874ns (Levels of Logic = 4)
  Source:            clock
  Destination:       ldata_7

  Data Path: clock to ldata_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    IBUF:I->O              1   0.768   1.035  xlxi_16 (xlxn_1)
    BUFG:I->O            272   0.679   7.380  xlxi_17 (clk)
    LUT3:I1->O            16   0.573   2.520  I_xlxi_30_pctofpgainterface_fpgatosraminterface_I7_EnableTr_INV (N564)
    IOBUF:T->IO                4.919          ldata_7_IOBUF (ldata_7)
    ----------------------------------------
    Total                     17.874ns (6.939ns logic, 10.935ns route)
                                       (38.8% logic, 61.2% route)

=========================================================================
CPU : 16.55 / 16.76 s | Elapsed : 17.00 / 17.00 s
 
--> 
EXEWRAP detected that program 'C:/Xilinx/bin/nt/xst.exe' completed successfully.

Done: completed successfully.

Starting: 'exewrap @__ednTOngd_exewrap.rsp'


Starting: 'ngdbuild -f __ngdbuild.rsp '


Release 4.1i - ngdbuild E.30
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd e:/proj3/project3test1/_ngo -nt timestamp -p
xcv50-pq240-6 project2.ngc project2.ngd 

Reading NGO file "E:/proj3/project3test1/project2.ngc" ...
Reading component libraries for design expansion...
Launcher: "buxmux16.ngo" is up to date.
Loading design module "e:\proj3\project3test1\_ngo\buxmux16.ngo"...

Annotating constraints to design from file "project2.ucf" ...

Checking timing specifications ...

Checking expanded design ...
WARNING:NgdBuild:477 - clock net 'clk' has non-clock connections
WARNING:NgdBuild:454 - logical net 'xlxi_3_xlxi_7/d0' has no load
WARNING:NgdBuild:454 - logical net 'xlxi_3_busbmux/O<0>' has no load
WARNING:NgdBuild:454 - logical net 'xlxi_3_busbmux/O<1>' has no load
WARNING:NgdBuild:454 - logical net 'xlxi_3_busbmux/O<2>' has no load
WARNING:NgdBuild:454 - logical net 'xlxi_3_busbmux/O<3>' has no load
WARNING:NgdBuild:454 - logical net 'xlxi_3_busbmux/O<4>' has no load
WARNING:NgdBuild:454 - logical net 'xlxi_3_busbmux/O<5>' has no load
WARNING:NgdBuild:454 - logical net 'xlxi_3_busbmux/O<6>' has no load
WARNING:NgdBuild:454 - logical net 'xlxi_3_busbmux/O<7>' has no load
WARNING:NgdBuild:454 - logical net 'xlxi_3_busbmux/O<8>' has no load
WARNING:NgdBuild:454 - logical net 'xlxi_3_busbmux/O<9>' has no load
WARNING:NgdBuild:454 - logical net 'xlxi_3_busbmux/O<10>' has no load
WARNING:NgdBuild:454 - logical net 'xlxi_3_busbmux/O<11>' has no load
WARNING:NgdBuild:454 - logical net 'xlxi_3_busbmux/O<12>' has no load
WARNING:NgdBuild:454 - logical net 'xlxi_3_busbmux/O<13>' has no load
WARNING:NgdBuild:454 - logical net 'xlxi_3_busbmux/O<14>' has no load
WARNING:NgdBuild:454 - logical net 'xlxi_3_busbmux/O<15>' has no load

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:  18

Writing NGD file "project2.ngd" ...

Writing NGDBUILD log file "project2.bld"...

NGDBUILD done.
EXEWRAP detected that program 'ngdbuild' completed successfully.

Done: completed successfully.

Starting: 'exewrap @_ngdTOnc1_exewrap.rsp'


Creating TCL Process
Starting: 'map -f _map.rsp'


Release 4.1i - Map E.30
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.
Using target part "v50pq240-6".
Removing unused or disabled logic...
Running cover...
Writing file project2.ngm...
Running directed packing...
Running delay-based packing...
Running related packing...
Writing design file "project2.ncd"...

Design Summary:
   Number of errors:      0
   Number of warnings:    3
   Number of Slices:                192 out of    768   25%
   Number of Slices containing
      unrelated logic:                0 out of    192    0%
   Total Number Slice Registers:    181 out of  1,536   11%
      Number used as Flip Flops:                  173
      Number used as Latches:                       8
   Total Number 4 input LUTs:       270 out of  1,536   17%
      Number used as LUTs:                        252
      Number used as a route-thru:                 18
   Number of bonded IOBs:            52 out of    166   31%
      IOB Flip Flops:                               1
   Number of GCLKs:                   1 out of      4   25%
   Number of GCLKIOBs:                1 out of      4   25%
Total equivalent gate count for design:  3,298
Additional JTAG gate count for IOBs:  2,544

Mapping completed.
See MAP report file "project2.mrp" for details.
Tcl C:/Xilinx/data/projnav/_map.tcl detected that program 'map -f _map.rsp' completed successfully.

Done: completed successfully.

Starting: 'exewrap @_nc1TOncd_exewrap.rsp'


Creating TCL Process
Found _prepar.rsp
Starting: 'par -f _par.rsp'


Release 4.1i - Par E.30
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.


WARNING:Par:69 - Option "-xe" overrides some effects of "-ol".


Constraints file: project2.pcf

Loading design for application par from file par_temp.ncd.
   "project2" is an NCD, version 2.36, device xcv50, package pq240, speed -6
Loading device for application par from file 'v50.nph' in environment C:/Xilinx.
Device speed data version:  FINAL 1.115 2001-06-20.


Resolving physical constraints.
Finished resolving physical constraints.

Device utilization summary:

   Number of External GCLKIOBs         1 out of 4      25%
   Number of External IOBs            52 out of 166    31%
      Number of LOCed External IOBs   52 out of 52    100%

   Number of SLICEs                  192 out of 768    25%

   Number of GCLKs                     1 out of 4      25%



Overall effort level (-ol):   2 (set by user)
Placer effort level (-pl):    2 (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    2 (set by user)
Extra effort level (-xe):     0 (set by user)

Starting the placer. REAL time: 0 secs 
Placement pass 1 ........
Placer score = 34675
Placement pass 2 ........
Placer score = 32280
Optimizing ... 
Placer score = 28020
All IOBs have been constrained to specific sites.
Placer completed in real time: 0 secs 

Dumping design to file project2.ncd.

Total REAL time to Placer completion: 0 secs 
Total CPU time to Placer completion: 1 secs 

0 connection(s) routed; 1378 unrouted active, 4 unrouted PWR/GND.
Starting router resource preassignment
Completed router resource preassignment. REAL time: 0 secs 
Starting iterative routing. 
Routing active signals.
........
End of iteration 1 
1382 successful; 0 unrouted; (0) REAL time: 2 secs 
Constraints are met. 
Total REAL time: 2 secs 
Total CPU  time: 1 secs 
End of route.  1382 routed (100.00%); 0 unrouted.
No errors found. 
Completely routed. 

This design was run without timing constraints.  It is likely that much better
circuit performance can be obtained by trying either or both of the following:

  - Enabling the Delay Based Cleanup router pass, if not already enabled
  - Supplying timing constraints in the input design


Total REAL time to Router completion: 2 secs 
Total CPU time to Router completion: 1 secs 

Generating PAR statistics.
Dumping design to file project2.ncd.


All signals are completely routed.

Total REAL time to PAR completion: 2 secs 
Total CPU time to PAR completion: 2 secs 

Placement: Completed - No errors found.
Routing: Completed - No errors found.

PAR done.
Tcl C:/Xilinx/data/projnav/_par.tcl detected that program 'par -f _par.rsp' completed successfully.

PAR completed successfully
Done: completed successfully.

