INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/Vivado/EE415/projectTest23Combined/projectTest23Combined.srcs/sources_1/imports/new/pwmOut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pwmOut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/Vivado/EE415/projectTest23Combined/projectTest23Combined.srcs/sim_1/imports/new/tb1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb1
