DocumentHdrVersion "1.1"
Header (DocumentHdr
version 2
dmPackageRefs [
(DmPackageRef
library "ieee"
unitName "std_logic_1164"
)
(DmPackageRef
library "ieee"
unitName "std_logic_arith"
)
(DmPackageRef
library "ieee"
unitName "std_logic_unsigned"
)
(DmPackageRef
library "UNISIM"
unitName "VComponents"
)
(DmPackageRef
library "utils"
unitName "pkg_types"
)
(DmPackageRef
library "hsio"
unitName "pkg_core_globals"
)
]
instances [
(Instance
name "Ufifo"
duLibraryName "hsio"
duName "ro_unit_fifo"
elements [
]
mwi 0
uid 7245,0
)
(Instance
name "Umpower"
duLibraryName "utils"
duName "m_power"
elements [
]
mwi 0
uid 17365,0
)
(Instance
name "Usr"
duLibraryName "hsio"
duName "ro_shiftreg"
elements [
(GiElement
name "SR_MAX"
type "integer"
value "34"
)
]
mwi 0
uid 18287,0
)
(Instance
name "Udeser"
duLibraryName "hsio"
duName "ro_deser"
elements [
]
mwi 0
uid 19061,0
)
(Instance
name "U_0"
duLibraryName "moduleware"
duName "mux"
elements [
]
mwi 1
uid 19430,0
)
(Instance
name "U_1"
duLibraryName "utils"
duName "hold_reg"
elements [
]
mwi 0
uid 19715,0
)
(Instance
name "U_2"
duLibraryName "moduleware"
duName "mux"
elements [
]
mwi 1
uid 19898,0
)
(Instance
name "U_3"
duLibraryName "moduleware"
duName "or"
elements [
]
mwi 1
uid 20150,0
)
]
embeddedInstances [
(EmbeddedInstance
name "eb1"
number "1"
)
(EmbeddedInstance
name "eb3"
number "3"
)
]
libraryRefs [
"ieee"
"UNISIM"
"utils"
"hsio"
]
)
version "30.1"
appVersion "2013.1 (Build 6)"
noEmbeddedEditors 1
model (BlockDiag
VExpander (VariableExpander
vvMap [
(vvPair
variable "HDLDir"
value "/home/warren/slhc/trunk/hds_project/../hsio/src"
)
(vvPair
variable "HDSDir"
value "/home/warren/slhc/trunk/hds_project/../hsio/hds"
)
(vvPair
variable "SideDataDesignDir"
value "/home/warren/slhc/trunk/hds_project/../hsio/hds/ro_spy_unit/struct.bd.info"
)
(vvPair
variable "SideDataUserDir"
value "/home/warren/slhc/trunk/hds_project/../hsio/hds/ro_spy_unit/struct.bd.user"
)
(vvPair
variable "SourceDir"
value "/home/warren/slhc/trunk/hds_project/../hsio/hds"
)
(vvPair
variable "appl"
value "HDL Designer"
)
(vvPair
variable "arch_name"
value "struct"
)
(vvPair
variable "config"
value "%(unit)_config"
)
(vvPair
variable "d"
value "/home/warren/slhc/trunk/hds_project/../hsio/hds/ro_spy_unit"
)
(vvPair
variable "d_logical"
value "/home/warren/slhc/trunk/hds_project/../hsio/hds/ro_spy_unit"
)
(vvPair
variable "date"
value "07/28/14"
)
(vvPair
variable "day"
value "Mon"
)
(vvPair
variable "day_long"
value "Monday"
)
(vvPair
variable "dd"
value "28"
)
(vvPair
variable "entity_name"
value "ro_spy_unit"
)
(vvPair
variable "ext"
value "<TBD>"
)
(vvPair
variable "f"
value "struct.bd"
)
(vvPair
variable "f_logical"
value "struct.bd"
)
(vvPair
variable "f_noext"
value "struct"
)
(vvPair
variable "graphical_source_author"
value "warren"
)
(vvPair
variable "graphical_source_date"
value "07/28/14"
)
(vvPair
variable "graphical_source_group"
value "man"
)
(vvPair
variable "graphical_source_time"
value "15:55:20"
)
(vvPair
variable "group"
value "man"
)
(vvPair
variable "host"
value "pc140.hep.ucl.ac.uk"
)
(vvPair
variable "language"
value "VHDL"
)
(vvPair
variable "library"
value "hsio"
)
(vvPair
variable "library_downstream_HdsLintPlugin"
value "$HDS_PROJECT_DIR/../hsio/designcheck"
)
(vvPair
variable "library_downstream_ModelSimCompiler"
value "$HDS_PROJECT_DIR/../hsio/sim/work"
)
(vvPair
variable "library_downstream_PrecisionSynthesisDataPrep"
value "$HDS_PROJECT_DIR/../hsio/ps"
)
(vvPair
variable "mm"
value "07"
)
(vvPair
variable "module_name"
value "ro_spy_unit"
)
(vvPair
variable "month"
value "Jul"
)
(vvPair
variable "month_long"
value "July"
)
(vvPair
variable "p"
value "/home/warren/slhc/trunk/hds_project/../hsio/hds/ro_spy_unit/struct.bd"
)
(vvPair
variable "p_logical"
value "/home/warren/slhc/trunk/hds_project/../hsio/hds/ro_spy_unit/struct.bd"
)
(vvPair
variable "package_name"
value "<Undefined Variable>"
)
(vvPair
variable "project_name"
value "hsio"
)
(vvPair
variable "series"
value "HDL Designer Series"
)
(vvPair
variable "task_DesignCompilerPath"
value "<TBD>"
)
(vvPair
variable "task_LeonardoPath"
value "<TBD>"
)
(vvPair
variable "task_ModelSimPath"
value "$HDS_HOME/../Modeltech/linux_x86_64"
)
(vvPair
variable "task_NC-SimPath"
value "<TBD>"
)
(vvPair
variable "task_PrecisionRTLPath"
value "$HDS_HOME/../Precision/Mgc_home/bin"
)
(vvPair
variable "task_QuestaSimPath"
value "<TBD>"
)
(vvPair
variable "task_VCSPath"
value "<TBD>"
)
(vvPair
variable "this_ext"
value "bd"
)
(vvPair
variable "this_file"
value "struct"
)
(vvPair
variable "this_file_logical"
value "struct"
)
(vvPair
variable "time"
value "15:55:26"
)
(vvPair
variable "unit"
value "ro_spy_unit"
)
(vvPair
variable "user"
value "warren"
)
(vvPair
variable "version"
value "2013.1 (Build 6)"
)
(vvPair
variable "view"
value "struct"
)
(vvPair
variable "year"
value "2014"
)
(vvPair
variable "yy"
value "14"
)
]
)
LanguageMgr "VhdlLangMgr"
uid 41,0
optionalChildren [
*1 (Grouping
uid 9,0
optionalChildren [
*2 (CommentText
uid 11,0
shape (Rectangle
uid 12,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "-63000,26000,-46000,27000"
)
oxt "18000,70000,35000,71000"
text (MLText
uid 13,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "-62800,26000,-52900,27000"
st "
by %user on %dd %month %year
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*3 (CommentText
uid 14,0
shape (Rectangle
uid 15,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "-46000,22000,-42000,23000"
)
oxt "35000,66000,39000,67000"
text (MLText
uid 16,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "-45800,22000,-42900,23000"
st "
Project:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*4 (CommentText
uid 17,0
shape (Rectangle
uid 18,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "-63000,24000,-46000,25000"
)
oxt "18000,68000,35000,69000"
text (MLText
uid 19,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "-62800,24000,-52900,25000"
st "
<enter diagram title here>
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*5 (CommentText
uid 20,0
shape (Rectangle
uid 21,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "-67000,24000,-63000,25000"
)
oxt "14000,68000,18000,69000"
text (MLText
uid 22,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "-66800,24000,-65100,25000"
st "
Title:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*6 (CommentText
uid 23,0
shape (Rectangle
uid 24,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "-46000,23000,-26000,27000"
)
oxt "35000,67000,55000,71000"
text (MLText
uid 25,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "-45800,23200,-36700,24200"
st "
<enter comments here>
"
tm "CommentText"
wrapOption 3
visibleHeight 4000
visibleWidth 20000
)
ignorePrefs 1
titleBlock 1
)
*7 (CommentText
uid 26,0
shape (Rectangle
uid 27,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "-42000,22000,-26000,23000"
)
oxt "39000,66000,55000,67000"
text (MLText
uid 28,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "-41800,22000,-40200,23000"
st "
%project_name
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 16000
)
position 1
ignorePrefs 1
titleBlock 1
)
*8 (CommentText
uid 29,0
shape (Rectangle
uid 30,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "-67000,22000,-46000,24000"
)
oxt "14000,66000,35000,68000"
text (MLText
uid 31,0
va (VaSet
fg "32768,0,0"
)
xt "-58800,22500,-54200,23500"
st "
UCL ATLAS
"
ju 0
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 21000
)
position 1
ignorePrefs 1
titleBlock 1
)
*9 (CommentText
uid 32,0
shape (Rectangle
uid 33,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "-67000,25000,-63000,26000"
)
oxt "14000,69000,18000,70000"
text (MLText
uid 34,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "-66800,25000,-64800,26000"
st "
Path:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*10 (CommentText
uid 35,0
shape (Rectangle
uid 36,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "-67000,26000,-63000,27000"
)
oxt "14000,70000,18000,71000"
text (MLText
uid 37,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "-66800,26000,-64100,27000"
st "
Edited:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*11 (CommentText
uid 38,0
shape (Rectangle
uid 39,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "-63000,25000,-46000,26000"
)
oxt "18000,69000,35000,70000"
text (MLText
uid 40,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "-62800,25000,-53700,26000"
st "
%library/%unit/%view
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
]
shape (GroupingShape
uid 10,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "-67000,22000,-26000,27000"
)
oxt "14000,66000,55000,71000"
)
*12 (Net
uid 532,0
decl (Decl
n "rst"
t "std_logic"
o 9
suid 3,0
)
declText (MLText
uid 533,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "22000,8000,33200,9200"
st "rst                : std_logic"
)
)
*13 (Net
uid 1915,0
decl (Decl
n "HI"
t "std_logic"
o 14
suid 60,0
)
declText (MLText
uid 1916,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*14 (Net
uid 1942,0
decl (Decl
n "LO"
t "std_logic"
o 15
suid 61,0
)
declText (MLText
uid 1943,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*15 (Net
uid 4772,0
decl (Decl
n "clk"
t "std_logic"
o 3
suid 130,0
)
declText (MLText
uid 4773,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*16 (PortIoIn
uid 6908,0
shape (CompositeShape
uid 6909,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 6910,0
sl 0
ro 270
xt "-67000,-25375,-65500,-24625"
)
(Line
uid 6911,0
sl 0
ro 270
xt "-65500,-25000,-65000,-25000"
pts [
"-65500,-25000"
"-65000,-25000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 6912,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 6913,0
va (VaSet
isHidden 1
)
xt "-69000,-25500,-68000,-24500"
st "clk"
ju 2
blo "-68000,-24700"
tm "WireNameMgr"
)
)
)
*17 (PortIoIn
uid 6914,0
shape (CompositeShape
uid 6915,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 6916,0
sl 0
ro 270
xt "-67000,-24375,-65500,-23625"
)
(Line
uid 6917,0
sl 0
ro 270
xt "-65500,-24000,-65000,-24000"
pts [
"-65500,-24000"
"-65000,-24000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 6918,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 6919,0
va (VaSet
isHidden 1
)
xt "-69000,-24500,-68000,-23500"
st "rst"
ju 2
blo "-68000,-23700"
tm "WireNameMgr"
)
)
)
*18 (Net
uid 7165,0
lang 2
decl (Decl
n "deser_data"
t "std_logic_vector"
b "(15 downto 0)"
o 20
suid 187,0
)
declText (MLText
uid 7166,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*19 (Net
uid 7167,0
lang 2
decl (Decl
n "deser_sof"
t "std_logic"
o 25
suid 188,0
)
declText (MLText
uid 7168,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*20 (Net
uid 7169,0
lang 2
decl (Decl
n "deser_eof"
t "std_logic"
o 24
suid 189,0
)
declText (MLText
uid 7170,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*21 (Net
uid 7171,0
lang 2
decl (Decl
n "deser_we"
t "std_logic"
o 26
suid 190,0
)
declText (MLText
uid 7172,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*22 (Net
uid 7173,0
decl (Decl
n "deser_data_len"
t "std_logic_vector"
b "(10 downto 0)"
o 21
suid 191,0
)
declText (MLText
uid 7174,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*23 (SaComponent
uid 7245,0
optionalChildren [
*24 (CptPort
uid 7185,0
ps "OnEdgeStrategy"
shape (Triangle
uid 7186,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "62250,-10375,63000,-9625"
)
tg (CPTG
uid 7187,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 7188,0
va (VaSet
)
xt "64000,-10500,69700,-9500"
st "data_i : (15:0)"
blo "64000,-9700"
)
)
thePort (LogicalPort
decl (Decl
n "data_i"
t "std_logic_vector"
b "(15 downto 0)"
o 2
suid 2,0
)
)
)
*25 (CptPort
uid 7197,0
ps "OnEdgeStrategy"
shape (Triangle
uid 7198,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "62250,-11375,63000,-10625"
)
tg (CPTG
uid 7199,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 7200,0
va (VaSet
)
xt "64000,-11500,65900,-10500"
st "eof_i"
blo "64000,-10700"
)
)
thePort (LogicalPort
decl (Decl
n "eof_i"
t "std_logic"
o 4
suid 5,0
)
)
)
*26 (CptPort
uid 7205,0
ps "OnEdgeStrategy"
shape (Triangle
uid 7206,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "79000,-1375,79750,-625"
)
tg (CPTG
uid 7207,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 7208,0
va (VaSet
)
xt "75900,-1500,78000,-500"
st "full_o"
ju 2
blo "78000,-700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "full_o"
t "std_logic"
prec "-- fifo status"
preAdd 0
o 10
suid 7,0
)
)
)
*27 (CptPort
uid 7217,0
ps "OnEdgeStrategy"
shape (Triangle
uid 7218,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "62250,-13375,63000,-12625"
)
tg (CPTG
uid 7219,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 7220,0
va (VaSet
)
xt "64000,-13500,66500,-12500"
st "wren_i"
blo "64000,-12700"
)
)
thePort (LogicalPort
decl (Decl
n "wren_i"
t "std_logic"
prec "-- input interface"
preAdd 0
o 1
suid 12,0
)
)
)
*28 (CptPort
uid 7221,0
ps "OnEdgeStrategy"
shape (Triangle
uid 7222,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "62250,-12375,63000,-11625"
)
tg (CPTG
uid 7223,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 7224,0
va (VaSet
)
xt "64000,-12500,65900,-11500"
st "sof_i"
blo "64000,-11700"
)
)
thePort (LogicalPort
decl (Decl
n "sof_i"
t "std_logic"
o 3
suid 13,0
)
)
)
*29 (CptPort
uid 7237,0
ps "OnEdgeStrategy"
shape (Triangle
uid 7238,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "62250,-17375,63000,-16625"
)
tg (CPTG
uid 7239,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 7240,0
va (VaSet
)
xt "64000,-17500,64900,-16500"
st "en"
blo "64000,-16700"
)
)
thePort (LogicalPort
decl (Decl
n "en"
t "std_logic"
prec "-- infrastructure"
preAdd 0
o 18
suid 21,0
)
)
)
*30 (CptPort
uid 9466,0
ps "OnEdgeStrategy"
shape (Triangle
uid 9467,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "79000,-4375,79750,-3625"
)
tg (CPTG
uid 9468,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 9469,0
va (VaSet
)
xt "73200,-4500,78000,-3500"
st "overflow_o"
ju 2
blo "78000,-3700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "overflow_o"
t "std_logic"
o 12
suid 28,0
)
)
)
*31 (CptPort
uid 9470,0
ps "OnEdgeStrategy"
shape (Triangle
uid 9471,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "79000,-3375,79750,-2625"
)
tg (CPTG
uid 9472,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 9473,0
va (VaSet
)
xt "72800,-3500,78000,-2500"
st "underflow_o"
ju 2
blo "78000,-2700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "underflow_o"
t "std_logic"
o 13
suid 29,0
)
)
)
*32 (CptPort
uid 9613,0
ps "OnEdgeStrategy"
shape (Triangle
uid 9614,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "62250,-5375,63000,-4625"
)
tg (CPTG
uid 9615,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 9616,0
va (VaSet
)
xt "64000,-5500,69700,-4500"
st "data_truncd_i"
blo "64000,-4700"
)
)
thePort (LogicalPort
decl (Decl
n "data_truncd_i"
t "std_logic"
posAdd 0
o 5
suid 31,0
)
)
)
*33 (CptPort
uid 10013,0
ps "OnEdgeStrategy"
shape (Triangle
uid 10014,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "79000,-375,79750,375"
)
tg (CPTG
uid 10015,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 10016,0
va (VaSet
)
xt "73300,-500,78000,500"
st "near_full_o"
ju 2
blo "78000,300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "near_full_o"
t "std_logic"
o 11
suid 32,0
)
)
)
*34 (CptPort
uid 10562,0
ps "OnEdgeStrategy"
shape (Triangle
uid 10563,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "62250,-20375,63000,-19625"
)
tg (CPTG
uid 10564,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 10565,0
va (VaSet
)
xt "64000,-20500,65000,-19500"
st "clk"
blo "64000,-19700"
)
)
thePort (LogicalPort
decl (Decl
n "clk"
t "std_logic"
o 19
suid 35,0
)
)
)
*35 (CptPort
uid 10566,0
ps "OnEdgeStrategy"
shape (Triangle
uid 10567,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "62250,-19375,63000,-18625"
)
tg (CPTG
uid 10568,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 10569,0
va (VaSet
)
xt "64000,-19500,65000,-18500"
st "rst"
blo "64000,-18700"
)
)
thePort (LogicalPort
decl (Decl
n "rst"
t "std_logic"
o 20
suid 36,0
)
)
)
*36 (CptPort
uid 16160,0
ps "OnEdgeStrategy"
shape (Triangle
uid 16161,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "79000,625,79750,1375"
)
tg (CPTG
uid 16162,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 16163,0
va (VaSet
)
xt "69900,500,78000,1500"
st "data_count_o : (1:0)"
ju 2
blo "78000,1300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "data_count_o"
t "std_logic_vector"
b "(1 downto 0)"
o 14
suid 22,0
)
)
)
*37 (CptPort
uid 16505,0
ps "OnEdgeStrategy"
shape (Triangle
uid 16506,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "62250,-8375,63000,-7625"
)
tg (CPTG
uid 16507,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 16508,0
va (VaSet
)
xt "64000,-8500,71300,-7500"
st "data_len_i : (10:0)"
blo "64000,-7700"
)
)
thePort (LogicalPort
decl (Decl
n "data_len_i"
t "std_logic_vector"
b "(10 downto 0)"
o 6
suid 23,0
)
)
)
*38 (CptPort
uid 16509,0
ps "OnEdgeStrategy"
shape (Triangle
uid 16510,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "62250,-7375,63000,-6625"
)
tg (CPTG
uid 16511,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 16512,0
va (VaSet
)
xt "64000,-7500,69800,-6500"
st "data_len_wr_i"
blo "64000,-6700"
)
)
thePort (LogicalPort
decl (Decl
n "data_len_wr_i"
t "std_logic"
posAdd 0
o 7
suid 24,0
)
)
)
*39 (CptPort
uid 16592,0
ps "OnEdgeStrategy"
shape (Triangle
uid 16593,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "79000,2625,79750,3375"
)
tg (CPTG
uid 16594,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 16595,0
va (VaSet
)
xt "72000,2500,78000,3500"
st "len_fifo_full_o"
ju 2
blo "78000,3300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "len_fifo_full_o"
t "std_logic"
o 15
suid 27,0
)
)
)
*40 (CptPort
uid 16596,0
ps "OnEdgeStrategy"
shape (Triangle
uid 16597,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "79000,3625,79750,4375"
)
tg (CPTG
uid 16598,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 16599,0
va (VaSet
)
xt "69900,3500,78000,4500"
st "len_fifo_near_full_o"
ju 2
blo "78000,4300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "len_fifo_near_full_o"
t "std_logic"
o 16
suid 28,0
)
)
)
*41 (CptPort
uid 16711,0
ps "OnEdgeStrategy"
shape (Triangle
uid 16712,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "79000,4625,79750,5375"
)
tg (CPTG
uid 16713,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 16714,0
va (VaSet
)
xt "66500,4500,78000,5500"
st "len_fifo_data_count_o : (1:0)"
ju 2
blo "78000,5300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "len_fifo_data_count_o"
t "std_logic_vector"
b "(1 downto 0)"
o 17
suid 29,0
)
)
)
*42 (CptPort
uid 17100,0
ps "OnEdgeStrategy"
shape (Triangle
uid 17101,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "79000,-12375,79750,-11625"
)
tg (CPTG
uid 17102,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 17103,0
va (VaSet
)
xt "76400,-12500,78000,-11500"
st "lld_i"
ju 2
blo "78000,-11700"
)
)
thePort (LogicalPort
decl (Decl
n "lld_i"
t "std_logic"
o 9
suid 31,0
)
)
)
*43 (CptPort
uid 17104,0
ps "OnEdgeStrategy"
shape (Triangle
uid 17105,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "79000,-13375,79750,-12625"
)
tg (CPTG
uid 17106,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 17107,0
va (VaSet
)
xt "76200,-13500,78000,-12500"
st "lls_o"
ju 2
blo "78000,-12700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "lls_o"
t "t_llsrc"
prec "-- locallink tx interface"
preAdd 0
o 8
suid 32,0
)
)
)
]
shape (Rectangle
uid 7246,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "63000,-21000,79000,7000"
)
oxt "15000,11000,36000,26000"
ttg (MlTextGroup
uid 7247,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*44 (Text
uid 7248,0
va (VaSet
font "helvetica,8,1"
)
xt "70300,-20000,72000,-19000"
st "hsio"
blo "70300,-19200"
tm "BdLibraryNameMgr"
)
*45 (Text
uid 7249,0
va (VaSet
font "helvetica,8,1"
)
xt "70300,-19000,75400,-18000"
st "ro_unit_fifo"
blo "70300,-18200"
tm "CptNameMgr"
)
*46 (Text
uid 7250,0
va (VaSet
font "helvetica,8,1"
)
xt "70300,-18000,72200,-17000"
st "Ufifo"
blo "70300,-17200"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 7251,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 7252,0
text (MLText
uid 7253,0
va (VaSet
font "clean,8,0"
)
xt "-7000,9000,-7000,9000"
)
header ""
)
elements [
]
)
ordering 1
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*47 (PortIoIn
uid 7643,0
shape (CompositeShape
uid 7644,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 7645,0
sl 0
ro 270
xt "-25000,-31375,-23500,-30625"
)
(Line
uid 7646,0
sl 0
ro 270
xt "-23500,-31000,-23000,-31000"
pts [
"-23500,-31000"
"-23000,-31000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 7647,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 7648,0
va (VaSet
isHidden 1
)
xt "-31600,-31500,-26000,-30500"
st "ocraw_start_i"
ju 2
blo "-26000,-30700"
tm "WireNameMgr"
)
)
)
*48 (Net
uid 7748,0
decl (Decl
n "capture_len_i"
t "std_logic_vector"
b "(15 downto 0)"
o 2
suid 194,0
)
declText (MLText
uid 7749,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*49 (PortIoIn
uid 7756,0
shape (CompositeShape
uid 7757,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 7758,0
sl 0
ro 270
xt "1000,-12375,2500,-11625"
)
(Line
uid 7759,0
sl 0
ro 270
xt "2500,-12000,3000,-12000"
pts [
"2500,-12000"
"3000,-12000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 7760,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 7761,0
va (VaSet
isHidden 1
)
xt "-5500,-12500,0,-11500"
st "capture_len_i"
ju 2
blo "0,-11700"
tm "WireNameMgr"
)
)
)
*50 (Net
uid 9506,0
decl (Decl
n "fifo_full"
t "std_logic"
o 28
suid 216,0
)
declText (MLText
uid 9507,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*51 (Net
uid 9627,0
decl (Decl
n "deser_data_truncd"
t "std_logic"
o 23
suid 224,0
)
declText (MLText
uid 9628,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*52 (Net
uid 10021,0
decl (Decl
n "fifo_near_full"
t "std_logic"
o 29
suid 226,0
)
declText (MLText
uid 10022,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*53 (Net
uid 12129,0
lang 2
decl (Decl
n "serdata"
t "std_logic"
o 34
suid 253,0
)
declText (MLText
uid 12130,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*54 (Net
uid 12131,0
decl (Decl
n "dropped_pkts"
t "slv8"
prec "-- deser monitoring"
preAdd 0
o 27
suid 254,0
)
declText (MLText
uid 12132,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*55 (HdlText
uid 15584,0
optionalChildren [
*56 (EmbeddedText
uid 15601,0
commentText (CommentText
uid 15602,0
ps "CenterOffsetStrategy"
shape (Rectangle
uid 15603,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "-51000,-9000,-29000,-4000"
)
oxt "0,0,18000,5000"
text (MLText
uid 15604,0
va (VaSet
font "clean,8,0"
)
xt "-50800,-8800,-33300,-5600"
st "
-- eb1 1
serdata <= spy_sig_i(conv_integer(reg_spysig_ctl_i(7 downto 4)));


"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 5000
visibleWidth 22000
)
)
)
]
shape (Mux
uid 15660,0
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "-39000,-13000,-37000,-9000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 15586,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*57 (Text
uid 15587,0
va (VaSet
font "charter,8,0"
)
xt "-35700,-11000,-34300,-10000"
st "eb1"
blo "-35700,-10200"
tm "HdlTextNameMgr"
)
*58 (Text
uid 15588,0
va (VaSet
font "charter,8,0"
)
xt "-35700,-10000,-35200,-9000"
st "1"
blo "-35700,-9200"
tm "HdlTextNumberMgr"
)
]
)
)
*59 (Net
uid 15613,0
decl (Decl
n "spy_data"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 35
suid 281,0
)
declText (MLText
uid 15614,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*60 (Net
uid 15776,0
decl (Decl
n "reg_spysig_ctl_i"
t "std_logic_vector"
b "(15 downto 0)"
o 8
suid 286,0
)
declText (MLText
uid 15777,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*61 (PortIoIn
uid 15778,0
shape (CompositeShape
uid 15779,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 15780,0
sl 0
ro 270
xt "-67000,-17375,-65500,-16625"
)
(Line
uid 15781,0
sl 0
ro 270
xt "-65500,-17000,-65000,-17000"
pts [
"-65500,-17000"
"-65000,-17000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 15782,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 15783,0
va (VaSet
isHidden 1
)
xt "-74700,-17500,-68000,-16500"
st "reg_spysig_ctl_i"
ju 2
blo "-68000,-16700"
tm "WireNameMgr"
)
)
)
*62 (Net
uid 16333,0
decl (Decl
n "ZERO24"
t "std_logic_vector"
b "(23 DOWNTO 0)"
o 17
suid 290,0
)
declText (MLText
uid 16334,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*63 (Net
uid 16335,0
decl (Decl
n "ZERO12"
t "std_logic_vector"
b "(11 DOWNTO 0)"
o 16
suid 291,0
)
declText (MLText
uid 16336,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*64 (Net
uid 16521,0
decl (Decl
n "deser_data_len_wr"
t "std_logic"
o 22
suid 293,0
)
declText (MLText
uid 16522,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*65 (Net
uid 16624,0
decl (Decl
n "len_fifo_full"
t "std_logic"
o 32
suid 296,0
)
declText (MLText
uid 16625,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*66 (Net
uid 16626,0
decl (Decl
n "len_fifo_near_full"
t "std_logic"
o 33
suid 297,0
)
declText (MLText
uid 16627,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*67 (Net
uid 17270,0
decl (Decl
n "lld_i"
t "std_logic"
o 5
suid 317,0
)
declText (MLText
uid 17271,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*68 (Net
uid 17278,0
decl (Decl
n "lls_o"
t "t_llsrc"
prec "-- locallink tx interface"
preAdd 0
o 12
suid 318,0
)
declText (MLText
uid 17279,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*69 (PortIoIn
uid 17286,0
shape (CompositeShape
uid 17287,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 17288,0
sl 0
ro 90
xt "85500,-12375,87000,-11625"
)
(Line
uid 17289,0
sl 0
ro 90
xt "85000,-12000,85500,-12000"
pts [
"85500,-12000"
"85000,-12000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 17290,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 17291,0
va (VaSet
isHidden 1
)
xt "88000,-12500,89600,-11500"
st "lld_i"
blo "88000,-11700"
tm "WireNameMgr"
)
)
)
*70 (PortIoOut
uid 17292,0
shape (CompositeShape
uid 17293,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 17294,0
sl 0
ro 270
xt "85500,-13375,87000,-12625"
)
(Line
uid 17295,0
sl 0
ro 270
xt "85000,-13000,85500,-13000"
pts [
"85000,-13000"
"85500,-13000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 17296,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 17297,0
va (VaSet
isHidden 1
)
xt "88000,-13500,89800,-12500"
st "lls_o"
blo "88000,-12700"
tm "WireNameMgr"
)
)
)
*71 (SaComponent
uid 17365,0
optionalChildren [
*72 (CptPort
uid 17374,0
ps "OnEdgeStrategy"
shape (Triangle
uid 17375,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-60000,14625,-59250,15375"
)
tg (CPTG
uid 17376,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 17377,0
va (VaSet
)
xt "-61700,14500,-61000,15500"
st "hi"
ju 2
blo "-61000,15300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "hi"
t "std_logic"
preAdd 0
posAdd 0
o 1
)
)
)
*73 (CptPort
uid 17378,0
ps "OnEdgeStrategy"
shape (Triangle
uid 17379,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-60000,15625,-59250,16375"
)
tg (CPTG
uid 17380,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 17381,0
va (VaSet
)
xt "-61700,15500,-61000,16500"
st "lo"
ju 2
blo "-61000,16300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "lo"
t "std_logic"
preAdd 0
posAdd 0
o 2
)
)
)
]
shape (Rectangle
uid 17366,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-66000,14000,-60000,17000"
)
oxt "14000,9000,20000,12000"
ttg (MlTextGroup
uid 17367,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*74 (Text
uid 17368,0
va (VaSet
font "helvetica,8,1"
)
xt "-64400,17000,-62700,18000"
st "utils"
blo "-64400,17800"
tm "BdLibraryNameMgr"
)
*75 (Text
uid 17369,0
va (VaSet
font "helvetica,8,1"
)
xt "-64400,18000,-60800,19000"
st "m_power"
blo "-64400,18800"
tm "CptNameMgr"
)
*76 (Text
uid 17370,0
va (VaSet
font "helvetica,8,1"
)
xt "-64400,19000,-60700,20000"
st "Umpower"
blo "-64400,19800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 17371,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 17372,0
text (MLText
uid 17373,0
va (VaSet
font "clean,8,0"
)
xt "-63500,6000,-63500,6000"
)
header ""
)
elements [
]
)
ordering 1
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*77 (SaComponent
uid 18287,0
optionalChildren [
*78 (CptPort
uid 18296,0
ps "OnEdgeStrategy"
shape (Triangle
uid 18297,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-26750,-11375,-26000,-10625"
)
tg (CPTG
uid 18298,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 18299,0
va (VaSet
)
xt "-25000,-11500,-21600,-10500"
st "serdata_i"
blo "-25000,-10700"
)
)
thePort (LogicalPort
decl (Decl
n "serdata_i"
t "std_logic"
o 1
)
)
)
*79 (CptPort
uid 18300,0
ps "OnEdgeStrategy"
shape (Triangle
uid 18301,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-12000,-2375,-11250,-1625"
)
tg (CPTG
uid 18302,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 18303,0
va (VaSet
)
xt "-22800,-2500,-13000,-1500"
st "sr_data_o : (SR_MAX:0)"
ju 2
blo "-13000,-1700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "sr_data_o"
t "std_logic_vector"
b "(SR_MAX downto 0)"
o 2
)
)
)
*80 (CptPort
uid 18304,0
ps "OnEdgeStrategy"
shape (Triangle
uid 18305,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-12000,-10375,-11250,-9625"
)
tg (CPTG
uid 18306,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 18307,0
va (VaSet
)
xt "-19200,-10500,-13000,-9500"
st "header_seen_o"
ju 2
blo "-13000,-9700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "header_seen_o"
t "std_logic"
o 3
)
)
)
*81 (CptPort
uid 18308,0
ps "OnEdgeStrategy"
shape (Triangle
uid 18309,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-12000,-9375,-11250,-8625"
)
tg (CPTG
uid 18310,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 18311,0
va (VaSet
)
xt "-18300,-9500,-13000,-8500"
st "hseen_lch_o"
ju 2
blo "-13000,-8700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "hseen_lch_o"
t "std_logic"
o 4
)
)
)
*82 (CptPort
uid 18312,0
ps "OnEdgeStrategy"
shape (Triangle
uid 18313,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-12000,-8375,-11250,-7625"
)
tg (CPTG
uid 18314,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 18315,0
va (VaSet
)
xt "-19400,-8500,-13000,-7500"
st "hseen_lch_clr_i"
ju 2
blo "-13000,-7700"
)
)
thePort (LogicalPort
decl (Decl
n "hseen_lch_clr_i"
t "std_logic"
o 5
)
)
)
*83 (CptPort
uid 18316,0
ps "OnEdgeStrategy"
shape (Triangle
uid 18317,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-12000,-6375,-11250,-5625"
)
tg (CPTG
uid 18318,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 18319,0
va (VaSet
)
xt "-18800,-6500,-13000,-5500"
st "trailer_seen_o"
ju 2
blo "-13000,-5700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "trailer_seen_o"
t "std_logic"
o 6
)
)
)
*84 (CptPort
uid 18320,0
ps "OnEdgeStrategy"
shape (Triangle
uid 18321,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-12000,-5375,-11250,-4625"
)
tg (CPTG
uid 18322,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 18323,0
va (VaSet
)
xt "-18100,-5500,-13000,-4500"
st "tseen_lch_o"
ju 2
blo "-13000,-4700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "tseen_lch_o"
t "std_logic"
o 7
)
)
)
*85 (CptPort
uid 18324,0
ps "OnEdgeStrategy"
shape (Triangle
uid 18325,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-12000,-4375,-11250,-3625"
)
tg (CPTG
uid 18326,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 18327,0
va (VaSet
)
xt "-19200,-4500,-13000,-3500"
st "tseen_lch_clr_i"
ju 2
blo "-13000,-3700"
)
)
thePort (LogicalPort
decl (Decl
n "tseen_lch_clr_i"
t "std_logic"
o 8
)
)
)
*86 (CptPort
uid 18328,0
ps "OnEdgeStrategy"
shape (Triangle
uid 18329,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-26750,-14375,-26000,-13625"
)
tg (CPTG
uid 18330,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 18331,0
va (VaSet
)
xt "-25000,-14500,-17900,-13500"
st "mode40_strobe_i"
blo "-25000,-13700"
)
)
thePort (LogicalPort
decl (Decl
n "mode40_strobe_i"
t "std_logic"
o 9
)
)
)
*87 (CptPort
uid 18332,0
ps "OnEdgeStrategy"
shape (Triangle
uid 18333,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-26750,-16375,-26000,-15625"
)
tg (CPTG
uid 18334,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 18335,0
va (VaSet
)
xt "-25000,-16500,-24000,-15500"
st "clk"
blo "-25000,-15700"
)
)
thePort (LogicalPort
decl (Decl
n "clk"
t "std_logic"
o 10
)
)
)
*88 (CptPort
uid 18336,0
ps "OnEdgeStrategy"
shape (Triangle
uid 18337,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-26750,-15375,-26000,-14625"
)
tg (CPTG
uid 18338,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 18339,0
va (VaSet
)
xt "-25000,-15500,-24000,-14500"
st "rst"
blo "-25000,-14700"
)
)
thePort (LogicalPort
decl (Decl
n "rst"
t "std_logic"
o 11
)
)
)
]
shape (Rectangle
uid 18288,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-26000,-17000,-12000,-1000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 18289,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*89 (Text
uid 18290,0
va (VaSet
font "helvetica,8,1"
)
xt "-17450,-17000,-15750,-16000"
st "hsio"
blo "-17450,-16200"
tm "BdLibraryNameMgr"
)
*90 (Text
uid 18291,0
va (VaSet
font "helvetica,8,1"
)
xt "-17450,-16000,-12550,-15000"
st "ro_shiftreg"
blo "-17450,-15200"
tm "CptNameMgr"
)
*91 (Text
uid 18292,0
va (VaSet
font "helvetica,8,1"
)
xt "-17450,-15000,-16050,-14000"
st "Usr"
blo "-17450,-14200"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 18293,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 18294,0
text (MLText
uid 18295,0
va (VaSet
font "clean,8,0"
)
xt "-22000,-17800,-7500,-17000"
st "SR_MAX = 34    ( integer )  "
)
header ""
)
elements [
(GiElement
name "SR_MAX"
type "integer"
value "34"
)
]
)
ordering 1
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*92 (Net
uid 18370,0
decl (Decl
n "tseen_lch"
t "std_logic"
o 39
suid 324,0
)
declText (MLText
uid 18371,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*93 (Net
uid 18372,0
decl (Decl
n "header_seen"
t "std_logic"
posAdd 0
o 30
suid 325,0
)
declText (MLText
uid 18373,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*94 (Net
uid 18374,0
decl (Decl
n "tseen_lch_clr"
t "std_logic"
o 40
suid 326,0
)
declText (MLText
uid 18375,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*95 (Net
uid 18376,0
decl (Decl
n "trailer_seen"
t "std_logic"
o 38
suid 327,0
)
declText (MLText
uid 18377,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*96 (Net
uid 18378,0
decl (Decl
n "hseen_lch"
t "std_logic"
o 31
suid 328,0
)
declText (MLText
uid 18379,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*97 (Net
uid 18404,0
decl (Decl
n "sr_data_o"
t "std_logic_vector"
b "(34 downto 0)"
o 36
suid 330,0
)
declText (MLText
uid 18405,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*98 (Net
uid 18816,0
decl (Decl
n "ZERO3"
t "std_logic_vector"
b "(2 downto 0)"
o 18
suid 333,0
)
declText (MLText
uid 18817,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*99 (Net
uid 18921,0
decl (Decl
n "STREAM_ID"
t "integer"
o 1
suid 335,0
)
declText (MLText
uid 18922,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*100 (PortIoIn
uid 18929,0
shape (CompositeShape
uid 18930,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 18931,0
sl 0
ro 270
xt "15000,-28375,16500,-27625"
)
(Line
uid 18932,0
sl 0
ro 270
xt "16500,-28000,17000,-28000"
pts [
"16500,-28000"
"17000,-28000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 18933,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 18934,0
va (VaSet
isHidden 1
)
xt "9200,-28500,14000,-27500"
st "STREAM_ID"
ju 2
blo "14000,-27700"
tm "WireNameMgr"
)
)
)
*101 (SaComponent
uid 19061,0
optionalChildren [
*102 (CptPort
uid 18941,0
ps "OnEdgeStrategy"
shape (Triangle
uid 18942,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "24250,-25375,25000,-24625"
)
tg (CPTG
uid 18943,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 18944,0
va (VaSet
)
xt "26000,-25500,27000,-24500"
st "clk"
blo "26000,-24700"
)
)
thePort (LogicalPort
decl (Decl
n "clk"
t "std_logic"
o 30
suid 1,0
)
)
)
*103 (CptPort
uid 18945,0
ps "OnEdgeStrategy"
shape (Triangle
uid 18946,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "24250,-24375,25000,-23625"
)
tg (CPTG
uid 18947,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 18948,0
va (VaSet
)
xt "26000,-24500,27000,-23500"
st "rst"
blo "26000,-23700"
)
)
thePort (LogicalPort
decl (Decl
n "rst"
t "std_logic"
o 31
suid 2,0
)
)
)
*104 (CptPort
uid 18949,0
ps "OnEdgeStrategy"
shape (Triangle
uid 18950,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "46000,-10375,46750,-9625"
)
tg (CPTG
uid 18951,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 18952,0
va (VaSet
)
xt "40100,-10500,45000,-9500"
st "fifo_data_o"
ju 2
blo "45000,-9700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "fifo_data_o"
t "slv16"
o 18
suid 11,0
)
)
)
*105 (CptPort
uid 18953,0
ps "OnEdgeStrategy"
shape (Triangle
uid 18954,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "46000,-13375,46750,-12625"
)
tg (CPTG
uid 18955,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 18956,0
va (VaSet
)
xt "41200,-13500,45000,-12500"
st "fifo_we_o"
ju 2
blo "45000,-12700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "fifo_we_o"
t "std_logic"
prec "-- output fifo interface"
preAdd 0
o 15
suid 12,0
)
)
)
*106 (CptPort
uid 18957,0
ps "OnEdgeStrategy"
shape (Triangle
uid 18958,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "46000,-11375,46750,-10625"
)
tg (CPTG
uid 18959,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 18960,0
va (VaSet
)
xt "40500,-11500,45000,-10500"
st "fifo_eof_o"
ju 2
blo "45000,-10700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "fifo_eof_o"
t "std_logic"
o 16
suid 13,0
)
)
)
*107 (CptPort
uid 18961,0
ps "OnEdgeStrategy"
shape (Triangle
uid 18962,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "46000,-12375,46750,-11625"
)
tg (CPTG
uid 18963,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 18964,0
va (VaSet
)
xt "40500,-12500,45000,-11500"
st "fifo_sof_o"
ju 2
blo "45000,-11700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "fifo_sof_o"
t "std_logic"
o 17
suid 14,0
)
)
)
*108 (CptPort
uid 18965,0
ps "OnEdgeStrategy"
shape (Triangle
uid 18966,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "24250,625,25000,1375"
)
tg (CPTG
uid 18967,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 18968,0
va (VaSet
)
xt "26000,500,31700,1500"
st "bcid_i : (11:0)"
blo "26000,1300"
)
)
thePort (LogicalPort
decl (Decl
n "bcid_i"
t "std_logic_vector"
b "(11 downto 0)"
posAdd 0
o 27
suid 34,0
)
)
)
*109 (CptPort
uid 18969,0
ps "OnEdgeStrategy"
shape (Triangle
uid 18970,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "24250,-19375,25000,-18625"
)
tg (CPTG
uid 18971,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 18972,0
va (VaSet
)
xt "26000,-19500,32400,-18500"
st "capture_mode_i"
blo "26000,-18700"
)
)
thePort (LogicalPort
decl (Decl
n "capture_mode_i"
t "std_logic"
o 9
suid 36,0
)
)
)
*110 (CptPort
uid 18973,0
ps "OnEdgeStrategy"
shape (Triangle
uid 18974,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "24250,-21375,25000,-20625"
)
tg (CPTG
uid 18975,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 18976,0
va (VaSet
)
xt "26000,-21500,26900,-20500"
st "en"
blo "26000,-20700"
)
)
thePort (LogicalPort
decl (Decl
n "en"
t "std_logic"
prec "-- infra"
preAdd 0
o 29
suid 37,0
)
)
)
*111 (CptPort
uid 18977,0
ps "OnEdgeStrategy"
shape (Triangle
uid 18978,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "24250,-18375,25000,-17625"
)
tg (CPTG
uid 18979,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 18980,0
va (VaSet
)
xt "26000,-18500,31700,-17500"
st "gendata_sel_i"
blo "26000,-17700"
)
)
thePort (LogicalPort
decl (Decl
n "gendata_sel_i"
t "std_logic"
o 8
suid 38,0
)
)
)
*112 (CptPort
uid 18981,0
ps "OnEdgeStrategy"
shape (Triangle
uid 18982,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "24250,1625,25000,2375"
)
tg (CPTG
uid 18983,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 18984,0
va (VaSet
)
xt "26000,1500,31500,2500"
st "l1id_i : (23:0)"
blo "26000,2300"
)
)
thePort (LogicalPort
decl (Decl
n "l1id_i"
t "std_logic_vector"
b "(23 downto 0)"
prec "-- header details"
preAdd 0
o 26
suid 40,0
)
)
)
*113 (CptPort
uid 18985,0
ps "OnEdgeStrategy"
shape (Triangle
uid 18986,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "46000,1625,46750,2375"
)
tg (CPTG
uid 18987,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 18988,0
va (VaSet
)
xt "38200,1500,45000,2500"
st "dropped_pkts_o"
ju 2
blo "45000,2300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dropped_pkts_o"
t "slv8"
prec "-- deser monitoring"
preAdd 0
o 28
suid 43,0
)
)
)
*114 (CptPort
uid 18989,0
ps "OnEdgeStrategy"
shape (Triangle
uid 18990,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "46000,-5375,46750,-4625"
)
tg (CPTG
uid 18991,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 18992,0
va (VaSet
)
xt "39000,-5500,45000,-4500"
st "data_truncd_o"
ju 2
blo "45000,-4700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "data_truncd_o"
t "std_logic"
posAdd 0
o 21
suid 46,0
)
)
)
*115 (CptPort
uid 18993,0
ps "OnEdgeStrategy"
shape (Triangle
uid 18994,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "24250,4625,25000,5375"
)
tg (CPTG
uid 18995,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 18996,0
va (VaSet
)
xt "26000,4500,32200,5500"
st "fifo_near_full_i"
blo "26000,5300"
)
)
thePort (LogicalPort
decl (Decl
n "fifo_near_full_i"
t "std_logic"
prec "-- fifo monitoring"
preAdd 0
o 22
suid 47,0
)
)
)
*116 (CptPort
uid 18997,0
ps "OnEdgeStrategy"
shape (Triangle
uid 18998,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "24250,3625,25000,4375"
)
tg (CPTG
uid 18999,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 19000,0
va (VaSet
)
xt "26000,3500,30100,4500"
st "fifo_full_i"
blo "26000,4300"
)
)
thePort (LogicalPort
decl (Decl
n "fifo_full_i"
t "std_logic"
o 23
suid 49,0
)
)
)
*117 (CptPort
uid 19001,0
ps "OnEdgeStrategy"
shape (Triangle
uid 19002,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "24250,-13375,25000,-12625"
)
tg (CPTG
uid 19003,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 19004,0
va (VaSet
)
xt "26000,-13500,32100,-12500"
st "capture_start_i"
blo "26000,-12700"
)
)
thePort (LogicalPort
decl (Decl
n "capture_start_i"
t "std_logic"
posAdd 0
o 13
suid 50,0
)
)
)
*118 (CptPort
uid 19005,0
ps "OnEdgeStrategy"
shape (Triangle
uid 19006,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "46000,-8375,46750,-7625"
)
tg (CPTG
uid 19007,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 19008,0
va (VaSet
)
xt "37400,-8500,45000,-7500"
st "data_len_o : (10:0)"
ju 2
blo "45000,-7700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "data_len_o"
t "std_logic_vector"
b "(10 downto 0)"
o 19
suid 51,0
)
)
)
*119 (CptPort
uid 19009,0
ps "OnEdgeStrategy"
shape (Triangle
uid 19010,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "46000,-7375,46750,-6625"
)
tg (CPTG
uid 19011,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 19012,0
va (VaSet
)
xt "38900,-7500,45000,-6500"
st "data_len_wr_o"
ju 2
blo "45000,-6700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "data_len_wr_o"
t "std_logic"
o 20
suid 52,0
)
)
)
*120 (CptPort
uid 19013,0
ps "OnEdgeStrategy"
shape (Triangle
uid 19014,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "24250,6625,25000,7375"
)
tg (CPTG
uid 19015,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 19016,0
va (VaSet
)
xt "26000,6500,31700,7500"
st "len_fifo_full_i"
blo "26000,7300"
)
)
thePort (LogicalPort
decl (Decl
n "len_fifo_full_i"
t "std_logic"
o 25
suid 53,0
)
)
)
*121 (CptPort
uid 19017,0
ps "OnEdgeStrategy"
shape (Triangle
uid 19018,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "24250,7625,25000,8375"
)
tg (CPTG
uid 19019,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 19020,0
va (VaSet
)
xt "26000,7500,33800,8500"
st "len_fifo_near_full_i"
blo "26000,8300"
)
)
thePort (LogicalPort
decl (Decl
n "len_fifo_near_full_i"
t "std_logic"
o 24
suid 54,0
)
)
)
*122 (CptPort
uid 19021,0
ps "OnEdgeStrategy"
shape (Triangle
uid 19022,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "24250,-23375,25000,-22625"
)
tg (CPTG
uid 19023,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 19024,0
va (VaSet
)
xt "26000,-23500,33100,-22500"
st "mode40_strobe_i"
blo "26000,-22700"
)
)
thePort (LogicalPort
decl (Decl
n "mode40_strobe_i"
t "std_logic"
prec "--ocrawcom_start_i     : in     std_logic;"
preAdd 0
o 14
suid 56,0
)
)
)
*123 (CptPort
uid 19025,0
ps "OnEdgeStrategy"
shape (Triangle
uid 19026,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "24250,-2375,25000,-1625"
)
tg (CPTG
uid 19027,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 19028,0
va (VaSet
)
xt "26000,-2500,35300,-1500"
st "sr_data_word_i : (15:0)"
blo "26000,-1700"
)
)
thePort (LogicalPort
decl (Decl
n "sr_data_word_i"
t "std_logic_vector"
b "(15 downto 0)"
o 3
suid 58,0
)
)
)
*124 (CptPort
uid 19029,0
ps "OnEdgeStrategy"
shape (Triangle
uid 19030,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "24250,-4375,25000,-3625"
)
tg (CPTG
uid 19031,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 19032,0
va (VaSet
)
xt "26000,-4500,32500,-3500"
st "tseen_lch_clr_o"
blo "26000,-3700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "tseen_lch_clr_o"
t "std_logic"
o 7
suid 59,0
)
)
)
*125 (CptPort
uid 19033,0
ps "OnEdgeStrategy"
shape (Triangle
uid 19034,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "24250,-5375,25000,-4625"
)
tg (CPTG
uid 19035,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 19036,0
va (VaSet
)
xt "26000,-5500,30800,-4500"
st "tseen_lch_i"
blo "26000,-4700"
)
)
thePort (LogicalPort
decl (Decl
n "tseen_lch_i"
t "std_logic"
o 6
suid 60,0
)
)
)
*126 (CptPort
uid 19037,0
ps "OnEdgeStrategy"
shape (Triangle
uid 19038,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "24250,-12375,25000,-11625"
)
tg (CPTG
uid 19039,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 19040,0
va (VaSet
)
xt "26000,-12500,33900,-11500"
st "capture_len_i : (8:0)"
blo "26000,-11700"
)
)
thePort (LogicalPort
decl (Decl
n "capture_len_i"
t "std_logic_vector"
b "(8 downto 0)"
o 11
suid 62,0
)
)
)
*127 (CptPort
uid 19041,0
ps "OnEdgeStrategy"
shape (Triangle
uid 19042,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "24250,-10375,25000,-9625"
)
tg (CPTG
uid 19043,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 19044,0
va (VaSet
)
xt "26000,-10500,31900,-9500"
st "header_seen_i"
blo "26000,-9700"
)
)
thePort (LogicalPort
decl (Decl
n "header_seen_i"
t "std_logic"
o 4
suid 63,0
)
)
)
*128 (CptPort
uid 19045,0
ps "OnEdgeStrategy"
shape (Triangle
uid 19046,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "24250,-6375,25000,-5625"
)
tg (CPTG
uid 19047,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 19048,0
va (VaSet
)
xt "26000,-6500,31500,-5500"
st "trailer_seen_i"
blo "26000,-5700"
)
)
thePort (LogicalPort
decl (Decl
n "trailer_seen_i"
t "std_logic"
o 5
suid 64,0
)
)
)
*129 (CptPort
uid 19049,0
ps "OnEdgeStrategy"
shape (Triangle
uid 19050,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "24250,2625,25000,3375"
)
tg (CPTG
uid 19051,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 19052,0
va (VaSet
)
xt "26000,2500,32800,3500"
st "strm_src_i : (2:0)"
blo "26000,3300"
)
)
thePort (LogicalPort
decl (Decl
n "strm_src_i"
t "std_logic_vector"
b "(2 downto 0)"
o 12
suid 65,0
)
)
)
*130 (CptPort
uid 19053,0
ps "OnEdgeStrategy"
shape (Triangle
uid 19054,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "24250,-28375,25000,-27625"
)
tg (CPTG
uid 19055,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 19056,0
va (VaSet
)
xt "26000,-28500,30800,-27500"
st "STREAM_ID"
blo "26000,-27700"
)
)
thePort (LogicalPort
decl (Decl
n "STREAM_ID"
t "integer"
o 1
suid 66,0
)
)
)
*131 (CptPort
uid 19057,0
ps "OnEdgeStrategy"
shape (Triangle
uid 19058,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "24250,-27375,25000,-26625"
)
tg (CPTG
uid 19059,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 19060,0
va (VaSet
)
xt "26000,-27500,33000,-26500"
st "RAW_MULTI_EN"
blo "26000,-26700"
)
)
thePort (LogicalPort
decl (Decl
n "RAW_MULTI_EN"
t "std_logic"
o 2
suid 67,0
)
)
)
*132 (CptPort
uid 19246,0
ps "OnEdgeStrategy"
shape (Triangle
uid 19247,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "24250,-16375,25000,-15625"
)
tg (CPTG
uid 19248,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 19249,0
va (VaSet
)
xt "26000,-16500,33200,-15500"
st "wide_cap_mode_i"
blo "26000,-15700"
)
)
thePort (LogicalPort
decl (Decl
n "wide_cap_mode_i"
t "std_logic"
o 10
suid 68,0
)
)
)
]
shape (Rectangle
uid 19062,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "25000,-29000,46000,11000"
)
oxt "24000,-26000,46000,11000"
ttg (MlTextGroup
uid 19063,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*133 (Text
uid 19064,0
va (VaSet
font "helvetica,8,1"
)
xt "36350,-28000,38050,-27000"
st "hsio"
blo "36350,-27200"
tm "BdLibraryNameMgr"
)
*134 (Text
uid 19065,0
va (VaSet
font "helvetica,8,1"
)
xt "36350,-27000,39950,-26000"
st "ro_deser"
blo "36350,-26200"
tm "CptNameMgr"
)
*135 (Text
uid 19066,0
va (VaSet
font "helvetica,8,1"
)
xt "36350,-26000,39250,-25000"
st "Udeser"
blo "36350,-25200"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 19067,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 19068,0
text (MLText
uid 19069,0
va (VaSet
font "clean,8,0"
)
xt "29000,-28000,29000,-28000"
)
header ""
)
elements [
]
)
ordering 1
portVis (PortSigDisplay
sIVOD 1
)
archFileType "UNKNOWN"
)
*136 (Net
uid 19266,0
decl (Decl
n "ocraw_start_i"
t "std_logic"
o 6
suid 337,0
)
declText (MLText
uid 19267,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*137 (HdlText
uid 19359,0
optionalChildren [
*138 (EmbeddedText
uid 19364,0
commentText (CommentText
uid 19365,0
ps "CenterOffsetStrategy"
shape (Rectangle
uid 19366,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "-12000,12000,2000,17000"
)
oxt "0,0,18000,5000"
text (MLText
uid 19367,0
va (VaSet
font "clean,8,0"
)
xt "-11800,12200,2200,17000"
st "
-- eb2 2
ZERO12 <= x\"000\";
ZERO24 <= x\"000000\";
ZERO3 <= \"000\";
                                
"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 5000
visibleWidth 14000
)
)
)
]
shape (Rectangle
uid 19360,0
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "-13000,11000,4000,18000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 19361,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*139 (Text
uid 19362,0
va (VaSet
font "charter,8,0"
)
xt "-12700,11000,-11300,12000"
st "eb3"
blo "-12700,11800"
tm "HdlTextNameMgr"
)
*140 (Text
uid 19363,0
va (VaSet
font "charter,8,0"
)
xt "-12700,12000,-12200,13000"
st "3"
blo "-12700,12800"
tm "HdlTextNumberMgr"
)
]
)
)
*141 (MWC
uid 19430,0
optionalChildren [
*142 (CptPort
uid 19392,0
optionalChildren [
*143 (Line
uid 19396,0
layer 5
sl 0
va (VaSet
vasetType 3
lineWidth 2
)
xt "3000,4000,4000,4000"
pts [
"3000,4000"
"4000,4000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 19393,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "2250,3625,3000,4375"
)
tg (CPTG
uid 19394,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 19395,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "279,3551,2279,4451"
st "din0"
blo "279,4251"
)
s (Text
uid 19439,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "279,4451,279,4451"
blo "279,4451"
)
)
thePort (LogicalPort
decl (Decl
n "din0"
t "std_logic_vector"
b "(15 downto 0)"
o 36
suid 1,0
)
)
)
*144 (CptPort
uid 19397,0
optionalChildren [
*145 (Line
uid 19401,0
layer 5
sl 0
va (VaSet
vasetType 3
lineWidth 2
)
xt "6000,5000,7000,5000"
pts [
"7000,5000"
"6000,5000"
]
)
*146 (Property
uid 19402,0
pclass "_MW_GEOM_"
pname "fixed"
ptn "String"
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 19398,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "7000,4625,7750,5375"
)
tg (CPTG
uid 19399,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 19400,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "7551,4527,9551,5427"
st "dout"
ju 2
blo "9551,5227"
)
s (Text
uid 19440,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "9551,5427,9551,5427"
ju 2
blo "9551,5427"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dout"
t "std_logic_vector"
b "(15 downto 0)"
o 37
suid 2,0
)
)
)
*147 (CptPort
uid 19403,0
optionalChildren [
*148 (Line
uid 19407,0
layer 5
sl 0
va (VaSet
vasetType 3
lineWidth 2
)
xt "3000,6000,4000,6000"
pts [
"3000,6000"
"4000,6000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 19404,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "2250,5625,3000,6375"
)
tg (CPTG
uid 19405,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 19406,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "279,5503,2279,6403"
st "din1"
blo "279,6203"
)
s (Text
uid 19441,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "279,6403,279,6403"
blo "279,6403"
)
)
thePort (LogicalPort
decl (Decl
n "din1"
t "std_logic_vector"
b "(15 downto 0)"
o 35
suid 3,0
)
)
)
*149 (CptPort
uid 19408,0
optionalChildren [
*150 (Line
uid 19412,0
layer 5
sl 0
va (VaSet
vasetType 3
lineWidth 2
)
xt "5000,2000,5000,3667"
pts [
"5000,2000"
"5000,3667"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 19409,0
ro 180
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "4625,1250,5375,2000"
)
tg (CPTG
uid 19410,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 19411,0
sl 0
ro 270
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "4527,-567,5427,933"
st "sel"
ju 2
blo "5227,-567"
)
s (Text
uid 19442,0
sl 0
ro 270
va (VaSet
font "courier,8,0"
)
xt "5427,-567,5427,-567"
ju 2
blo "5427,-567"
)
)
thePort (LogicalPort
decl (Decl
n "sel"
t "std_logic"
o 8
suid 4,0
)
)
)
*151 (CommentGraphic
uid 19413,0
shape (CustomPolygon
pts [
"4000,3000"
"6000,4334"
"6000,5666"
"4000,7000"
"4000,3000"
]
uid 19414,0
layer 0
sl 0
va (VaSet
vasetType 1
fg "0,65535,65535"
bg "0,65535,65535"
lineColor "26368,26368,26368"
)
xt "4000,3000,6000,7000"
)
oxt "7000,7000,9000,11000"
)
*152 (CommentGraphic
uid 19415,0
optionalChildren [
*153 (Property
uid 19417,0
pclass "_MW_GEOM_"
pname "expand"
ptn "String"
)
]
shape (PolyLine2D
pts [
"4000,7000"
"4000,7000"
]
uid 19416,0
layer 0
sl 0
va (VaSet
vasetType 1
transparent 1
fg "49152,49152,49152"
)
xt "4000,7000,4000,7000"
)
oxt "7000,11000,7000,11000"
)
*154 (CommentGraphic
uid 19418,0
optionalChildren [
*155 (Property
uid 19420,0
pclass "_MW_GEOM_"
pname "expand"
ptn "String"
)
]
shape (PolyLine2D
pts [
"4000,3000"
"4000,3000"
]
uid 19419,0
layer 0
sl 0
va (VaSet
vasetType 1
transparent 1
fg "49152,49152,49152"
)
xt "4000,3000,4000,3000"
)
oxt "7000,7000,7000,7000"
)
*156 (CommentText
uid 19421,0
shape (Rectangle
uid 19422,0
sl 0
va (VaSet
vasetType 1
transparent 1
fg "65535,65535,65535"
lineColor "65535,65535,65535"
lineWidth -1
)
xt "4000,3494,6000,5000"
)
oxt "7000,7494,9000,9000"
text (MLText
uid 19423,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "4200,3694,5200,4594"
st "
Lo
"
tm "CommentText"
wrapOption 3
visibleHeight 1506
visibleWidth 2000
)
)
*157 (CommentText
uid 19424,0
shape (Rectangle
uid 19425,0
layer 8
sl 0
va (VaSet
vasetType 1
transparent 1
fg "65535,65535,65535"
lineColor "65535,65535,65535"
lineWidth -1
)
xt "4002,5444,6000,7000"
)
oxt "7002,9444,9000,11000"
text (MLText
uid 19426,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "4202,5644,5202,6544"
st "
Hi
"
tm "CommentText"
wrapOption 3
visibleHeight 1556
visibleWidth 1998
)
)
*158 (CommentText
uid 19427,0
shape (Rectangle
uid 19428,0
layer 0
sl 0
va (VaSet
vasetType 1
transparent 1
fg "65535,65535,65535"
lineColor "65535,65535,65535"
lineWidth -1
)
xt "4111,4483,6111,5483"
)
oxt "7111,8483,9111,9483"
text (MLText
uid 19429,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "4311,4683,5811,5583"
st "
mux
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 2000
)
)
]
shape (Rectangle
uid 19431,0
va (VaSet
vasetType 1
transparent 1
fg "65535,65535,65535"
lineWidth -1
)
xt "3000,2000,7000,8000"
fos 1
)
showPorts 0
oxt "6000,6000,10000,12000"
ttg (MlTextGroup
uid 19432,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*159 (Text
uid 19433,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "5350,5200,10650,6200"
st "moduleware"
blo "5350,6000"
)
*160 (Text
uid 19434,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "5350,6100,7150,7100"
st "mux"
blo "5350,6900"
)
*161 (Text
uid 19435,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "5350,6200,6950,7200"
st "U_0"
blo "5350,7000"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 19436,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 19437,0
text (MLText
uid 19438,0
va (VaSet
font "clean,8,0"
)
xt "0,-15700,0,-15700"
)
header ""
)
elements [
]
)
sed 1
awe 1
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
selT 0
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
de 2
visOptions (mwParamsVisibilityOptions
)
)
*162 (Net
uid 19467,0
decl (Decl
n "sr_data_word"
t "std_logic_vector"
b "(15 downto 0)"
o 37
suid 339,0
)
declText (MLText
uid 19468,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*163 (SaComponent
uid 19715,0
optionalChildren [
*164 (CptPort
uid 19695,0
ps "OnEdgeStrategy"
shape (Triangle
uid 19696,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "11250,29625,12000,30375"
)
tg (CPTG
uid 19697,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 19698,0
va (VaSet
)
xt "13000,29500,17600,30500"
st "d_i : (15:0)"
blo "13000,30300"
)
)
thePort (LogicalPort
decl (Decl
n "d_i"
t "std_logic_vector"
b "(15 downto 0)"
o 1
)
)
)
*165 (CptPort
uid 19699,0
ps "OnEdgeStrategy"
shape (Triangle
uid 19700,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "11250,24625,12000,25375"
)
tg (CPTG
uid 19701,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 19702,0
va (VaSet
)
xt "13000,24500,14000,25500"
st "clk"
blo "13000,25300"
)
)
thePort (LogicalPort
decl (Decl
n "clk"
t "std_logic"
o 2
)
)
)
*166 (CptPort
uid 19703,0
ps "OnEdgeStrategy"
shape (Triangle
uid 19704,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "11250,25625,12000,26375"
)
tg (CPTG
uid 19705,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 19706,0
va (VaSet
)
xt "13000,25500,14500,26500"
st "rst0"
blo "13000,26300"
)
)
thePort (LogicalPort
decl (Decl
n "rst0"
t "std_logic"
o 3
)
)
)
*167 (CptPort
uid 19707,0
ps "OnEdgeStrategy"
shape (Triangle
uid 19708,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "11250,27625,12000,28375"
)
tg (CPTG
uid 19709,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 19710,0
va (VaSet
)
xt "13000,27500,14500,28500"
st "rst1"
blo "13000,28300"
)
)
thePort (LogicalPort
decl (Decl
n "rst1"
t "std_logic"
o 4
)
)
)
*168 (CptPort
uid 19711,0
ps "OnEdgeStrategy"
shape (Triangle
uid 19805,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "24000,29625,24750,30375"
)
tg (CPTG
uid 19713,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 19714,0
va (VaSet
)
xt "18100,29500,23000,30500"
st "q_o : (15:0)"
ju 2
blo "23000,30300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "q_o"
t "std_logic_vector"
b "(15 downto 0)"
o 5
)
)
)
]
shape (Rectangle
uid 19716,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "12000,24000,24000,31000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 19717,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*169 (Text
uid 19718,0
va (VaSet
font "helvetica,8,1"
)
xt "16250,24000,17950,25000"
st "utils"
blo "16250,24800"
tm "BdLibraryNameMgr"
)
*170 (Text
uid 19719,0
va (VaSet
font "helvetica,8,1"
)
xt "16250,25000,19750,26000"
st "hold_reg"
blo "16250,25800"
tm "CptNameMgr"
)
*171 (Text
uid 19720,0
va (VaSet
font "helvetica,8,1"
)
xt "16250,26000,17850,27000"
st "U_1"
blo "16250,26800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 19721,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 19722,0
text (MLText
uid 19723,0
va (VaSet
font "clean,8,0"
)
xt "16000,24000,16000,24000"
)
header ""
)
elements [
]
)
ordering 1
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*172 (Net
uid 19754,0
decl (Decl
n "hold_reg_rst_i"
t "std_logic"
o 4
suid 342,0
)
declText (MLText
uid 19755,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*173 (PortIoIn
uid 19756,0
shape (CompositeShape
uid 19757,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 19758,0
sl 0
ro 270
xt "-3000,27625,-1500,28375"
)
(Line
uid 19759,0
sl 0
ro 270
xt "-1500,28000,-1000,28000"
pts [
"-1500,28000"
"-1000,28000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 19760,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 19761,0
va (VaSet
isHidden 1
)
xt "-10100,27500,-4000,28500"
st "hold_reg_rst_i"
ju 2
blo "-4000,28300"
tm "WireNameMgr"
)
)
)
*174 (Net
uid 19770,0
decl (Decl
n "spy_hold_reg_o"
t "std_logic_vector"
b "(15 downto 0)"
o 13
suid 344,0
)
declText (MLText
uid 19771,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*175 (PortIoOut
uid 19772,0
shape (CompositeShape
uid 19773,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 19774,0
sl 0
ro 270
xt "36500,29625,38000,30375"
)
(Line
uid 19775,0
sl 0
ro 270
xt "36000,30000,36500,30000"
pts [
"36000,30000"
"36500,30000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 19776,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 19777,0
va (VaSet
isHidden 1
)
xt "39000,29500,45700,30500"
st "spy_hold_reg_o"
blo "39000,30300"
tm "WireNameMgr"
)
)
)
*176 (MWC
uid 19898,0
optionalChildren [
*177 (CptPort
uid 19907,0
optionalChildren [
*178 (Line
uid 19912,0
layer 5
sl 0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-54000,-12000,-52999,-12000"
pts [
"-54000,-12000"
"-52999,-12000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 19908,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "-54750,-12375,-54000,-11625"
)
tg (CPTG
uid 19909,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 19910,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "-56721,-12449,-54721,-11549"
st "din0"
blo "-56721,-11749"
)
s (Text
uid 19911,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "-56721,-11549,-56721,-11549"
blo "-56721,-11549"
)
)
thePort (LogicalPort
decl (Decl
n "din0"
t "std_logic_vector"
b "(15 downto 0)"
o 11
)
)
)
*179 (CptPort
uid 19913,0
optionalChildren [
*180 (Line
uid 19918,0
layer 5
sl 0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-50999,-11000,-50000,-11000"
pts [
"-50000,-11000"
"-50999,-11000"
]
)
*181 (Property
uid 19919,0
pclass "_MW_GEOM_"
pname "fixed"
ptn "String"
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 19914,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "-50000,-11375,-49250,-10625"
)
tg (CPTG
uid 19915,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 19916,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "-49449,-11473,-47449,-10573"
st "dout"
ju 2
blo "-47449,-10773"
)
s (Text
uid 19917,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "-47449,-10573,-47449,-10573"
ju 2
blo "-47449,-10573"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dout"
t "std_logic_vector"
b "(15 downto 0)"
o 35
)
)
)
*182 (CptPort
uid 19920,0
optionalChildren [
*183 (Line
uid 19925,0
layer 5
sl 0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-54000,-10000,-52999,-10000"
pts [
"-54000,-10000"
"-52999,-10000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 19921,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "-54750,-10375,-54000,-9625"
)
tg (CPTG
uid 19922,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 19923,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "-56721,-10497,-54721,-9597"
st "din1"
blo "-56721,-9797"
)
s (Text
uid 19924,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "-56721,-9597,-56721,-9597"
blo "-56721,-9597"
)
)
thePort (LogicalPort
decl (Decl
n "din1"
t "std_logic_vector"
b "(15 downto 0)"
o 7
)
)
)
*184 (CptPort
uid 19926,0
optionalChildren [
*185 (Line
uid 19931,0
layer 5
sl 0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-52000,-14000,-52000,-12332"
pts [
"-52000,-14000"
"-52000,-12332"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 19927,0
ro 180
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "-52375,-14750,-51625,-14000"
)
tg (CPTG
uid 19928,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 19929,0
sl 0
ro 270
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "-52473,-16567,-51573,-15067"
st "sel"
ju 2
blo "-51773,-16567"
)
s (Text
uid 19930,0
sl 0
ro 270
va (VaSet
font "courier,8,0"
)
xt "-51573,-16567,-51573,-16567"
ju 2
blo "-51573,-16567"
)
)
thePort (LogicalPort
decl (Decl
n "sel"
t "std_logic"
o 8
)
)
)
*186 (CommentGraphic
uid 19932,0
shape (CustomPolygon
pts [
"-53000,-13000"
"-51000,-11666"
"-51000,-10334"
"-53000,-9000"
"-53000,-13000"
]
uid 19933,0
layer 0
sl 0
va (VaSet
vasetType 1
fg "0,65535,65535"
bg "0,65535,65535"
lineColor "26368,26368,26368"
)
xt "-53000,-13000,-51000,-9000"
)
oxt "7000,7000,9000,11000"
)
*187 (CommentGraphic
uid 19934,0
optionalChildren [
*188 (Property
uid 19936,0
pclass "_MW_GEOM_"
pname "expand"
ptn "String"
)
]
shape (PolyLine2D
pts [
"-53000,-9000"
"-53000,-9000"
]
uid 19935,0
layer 0
sl 0
va (VaSet
vasetType 1
transparent 1
fg "49152,49152,49152"
)
xt "-53000,-9000,-53000,-9000"
)
oxt "7000,11000,7000,11000"
)
*189 (CommentGraphic
uid 19937,0
optionalChildren [
*190 (Property
uid 19939,0
pclass "_MW_GEOM_"
pname "expand"
ptn "String"
)
]
shape (PolyLine2D
pts [
"-53000,-13000"
"-53000,-13000"
]
uid 19938,0
layer 0
sl 0
va (VaSet
vasetType 1
transparent 1
fg "49152,49152,49152"
)
xt "-53000,-13000,-53000,-13000"
)
oxt "7000,7000,7000,7000"
)
*191 (CommentText
uid 19940,0
shape (Rectangle
uid 19941,0
sl 0
va (VaSet
vasetType 1
transparent 1
fg "65535,65535,65535"
lineColor "65535,65535,65535"
lineWidth -1
)
xt "-53000,-12506,-51000,-11000"
)
oxt "7000,7494,9000,9000"
text (MLText
uid 19942,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "-52800,-12306,-51800,-11406"
st "
Lo
"
tm "CommentText"
wrapOption 3
visibleHeight 1506
visibleWidth 2000
)
)
*192 (CommentText
uid 19943,0
shape (Rectangle
uid 19944,0
layer 8
sl 0
va (VaSet
vasetType 1
transparent 1
fg "65535,65535,65535"
lineColor "65535,65535,65535"
lineWidth -1
)
xt "-52998,-10556,-51000,-9000"
)
oxt "7002,9444,9000,11000"
text (MLText
uid 19945,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "-52798,-10356,-51798,-9456"
st "
Hi
"
tm "CommentText"
wrapOption 3
visibleHeight 1556
visibleWidth 1998
)
)
*193 (CommentText
uid 19946,0
shape (Rectangle
uid 19947,0
layer 0
sl 0
va (VaSet
vasetType 1
transparent 1
fg "65535,65535,65535"
lineColor "65535,65535,65535"
lineWidth -1
)
xt "-52889,-11517,-50889,-10517"
)
oxt "7111,8483,9111,9483"
text (MLText
uid 19948,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "-52689,-11317,-51189,-10417"
st "
mux
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 2000
)
)
]
shape (Rectangle
uid 19899,0
va (VaSet
vasetType 1
transparent 1
fg "65535,65535,65535"
lineWidth -1
)
xt "-54000,-14000,-50000,-8000"
fos 1
)
showPorts 0
oxt "6000,6000,10000,12000"
ttg (MlTextGroup
uid 19900,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*194 (Text
uid 19901,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "-51650,-10800,-46350,-9800"
st "moduleware"
blo "-51650,-10000"
)
*195 (Text
uid 19902,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "-51650,-9900,-49850,-8900"
st "mux"
blo "-51650,-9100"
)
*196 (Text
uid 19903,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "-51650,-9800,-50050,-8800"
st "U_2"
blo "-51650,-9000"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 19904,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 19905,0
text (MLText
uid 19906,0
va (VaSet
font "clean,8,0"
)
xt "-57000,-31700,-57000,-31700"
)
header ""
)
elements [
]
)
sed 1
awe 1
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
selT 0
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
de 2
visOptions (mwParamsVisibilityOptions
)
)
*197 (Net
uid 19967,0
decl (Decl
n "rawsigs_i"
t "std_logic_vector"
b "(15 downto 0)"
o 7
suid 345,0
)
declText (MLText
uid 19968,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*198 (Net
uid 19969,0
decl (Decl
n "spy_sig_i"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 11
suid 346,0
)
declText (MLText
uid 19970,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*199 (PortIoIn
uid 19971,0
shape (CompositeShape
uid 19972,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 19973,0
sl 0
ro 270
xt "-67000,-10375,-65500,-9625"
)
(Line
uid 19974,0
sl 0
ro 270
xt "-65500,-10000,-65000,-10000"
pts [
"-65500,-10000"
"-65000,-10000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 19975,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 19976,0
va (VaSet
isHidden 1
)
xt "-71500,-10500,-68000,-9500"
st "rawsigs_i"
ju 2
blo "-68000,-9700"
tm "WireNameMgr"
)
)
)
*200 (PortIoIn
uid 19977,0
shape (CompositeShape
uid 19978,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 19979,0
sl 0
ro 270
xt "-67000,-12375,-65500,-11625"
)
(Line
uid 19980,0
sl 0
ro 270
xt "-65500,-12000,-65000,-12000"
pts [
"-65500,-12000"
"-65000,-12000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 19981,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 19982,0
va (VaSet
isHidden 1
)
xt "-71600,-12500,-68000,-11500"
st "spy_sig_i"
ju 2
blo "-68000,-11700"
tm "WireNameMgr"
)
)
)
*201 (PortIoIn
uid 20100,0
shape (CompositeShape
uid 20101,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 20102,0
sl 0
ro 270
xt "-25000,-33375,-23500,-32625"
)
(Line
uid 20103,0
sl 0
ro 270
xt "-23500,-33000,-23000,-33000"
pts [
"-23500,-33000"
"-23000,-33000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 20104,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 20105,0
va (VaSet
isHidden 1
)
xt "-29700,-33500,-26000,-32500"
st "sink_go_i"
ju 2
blo "-26000,-32700"
tm "WireNameMgr"
)
)
)
*202 (Net
uid 20112,0
decl (Decl
n "sink_go_i"
t "std_logic"
o 10
suid 347,0
)
declText (MLText
uid 20113,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*203 (MWC
uid 20150,0
optionalChildren [
*204 (CptPort
uid 20114,0
optionalChildren [
*205 (Line
uid 20118,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "-12000,-31000,-10409,-31000"
pts [
"-12000,-31000"
"-10409,-31000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 20115,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "-12750,-31375,-12000,-30625"
)
tg (CPTG
uid 20116,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 20117,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "-15000,-31300,-13000,-30400"
st "din1"
blo "-15000,-30600"
)
)
thePort (LogicalPort
decl (Decl
n "din1"
t "std_logic"
o 6
suid 1,0
)
)
)
*206 (CptPort
uid 20119,0
optionalChildren [
*207 (Property
uid 20123,0
pclass "_MW_GEOM_"
pname "fixed"
ptn "String"
)
*208 (Line
uid 20124,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "-7000,-32000,-6000,-32000"
pts [
"-6000,-32000"
"-7000,-32000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 20120,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "-6000,-32375,-5250,-31625"
)
tg (CPTG
uid 20121,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 20122,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "-4950,-32468,-2950,-31568"
st "dout"
ju 2
blo "-2950,-31768"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dout"
t "std_logic"
posAdd 0
o 19
suid 2,0
)
)
)
*209 (CptPort
uid 20125,0
optionalChildren [
*210 (Line
uid 20129,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "-12000,-33000,-10409,-33000"
pts [
"-12000,-33000"
"-10409,-33000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 20126,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "-12750,-33375,-12000,-32625"
)
tg (CPTG
uid 20127,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 20128,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "-15115,-33706,-13115,-32806"
st "din0"
blo "-15115,-33006"
)
)
thePort (LogicalPort
decl (Decl
n "din0"
t "std_logic"
o 10
suid 3,0
)
)
)
*211 (CommentGraphic
uid 20130,0
shape (Arc2D
pts [
"-11000,-33996"
"-8737,-33479"
"-7000,-32000"
]
uid 20131,0
layer 8
sl 0
va (VaSet
vasetType 1
fg "0,65535,65535"
bg "0,65535,65535"
lineColor "26368,26368,26368"
)
xt "-11000,-33996,-7000,-32000"
)
oxt "7000,6003,11000,8000"
)
*212 (CommentGraphic
uid 20132,0
shape (Arc2D
pts [
"-7000,-31995"
"-8551,-30606"
"-11004,-30002"
]
uid 20133,0
layer 0
sl 0
va (VaSet
vasetType 1
fg "0,65535,65535"
bg "0,65535,65535"
lineColor "26368,26368,26368"
)
xt "-11004,-31995,-7000,-30000"
)
oxt "6996,8005,11000,10000"
)
*213 (Grouping
uid 20134,0
optionalChildren [
*214 (CommentGraphic
uid 20136,0
optionalChildren [
*215 (Property
uid 20138,0
pclass "_MW_GEOM_"
pname "arc"
ptn "String"
)
]
shape (CustomPolygon
pts [
"-11000,-30002"
"-11000,-34000"
"-9817,-33789"
"-8048,-32844"
"-7000,-32000"
"-8952,-30868"
"-11000,-30002"
]
uid 20137,0
layer 0
sl 0
va (VaSet
vasetType 1
transparent 1
fg "0,65535,65535"
lineColor "32768,0,32768"
fillStyle 1
)
xt "-11000,-34000,-7000,-30002"
)
oxt "7000,6000,11000,9998"
)
*216 (CommentGraphic
uid 20139,0
optionalChildren [
*217 (Property
uid 20141,0
pclass "_MW_GEOM_"
pname "arc"
ptn "String"
)
]
shape (Arc2D
pts [
"-11000,-34000"
"-10237,-31999"
"-11000,-30000"
]
uid 20140,0
layer 0
sl 0
va (VaSet
vasetType 1
transparent 1
fg "0,65535,65535"
bg "0,65535,65535"
lineColor "26368,26368,26368"
fillStyle 1
)
xt "-11000,-34000,-10236,-30000"
)
oxt "7000,6000,7762,10000"
)
]
shape (GroupingShape
uid 20135,0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "-11000,-34000,-7000,-30000"
)
oxt "7000,6000,11000,10000"
)
*218 (CommentGraphic
uid 20142,0
shape (PolyLine2D
pts [
"-7000,-32000"
"-7000,-32000"
]
uid 20143,0
layer 0
sl 0
va (VaSet
vasetType 1
transparent 1
fg "49152,49152,49152"
)
xt "-7000,-32000,-7000,-32000"
)
oxt "11000,8000,11000,8000"
)
*219 (CommentGraphic
uid 20144,0
optionalChildren [
*220 (Property
uid 20146,0
pclass "_MW_GEOM_"
pname "expand"
ptn "String"
)
]
shape (PolyLine2D
pts [
"-11000,-34000"
"-11000,-34000"
]
uid 20145,0
layer 0
sl 0
va (VaSet
vasetType 1
transparent 1
fg "49152,49152,49152"
)
xt "-11000,-34000,-11000,-34000"
)
oxt "7000,6000,7000,6000"
)
*221 (CommentGraphic
uid 20147,0
optionalChildren [
*222 (Property
uid 20149,0
pclass "_MW_GEOM_"
pname "expand"
ptn "String"
)
]
shape (PolyLine2D
pts [
"-11000,-30000"
"-11000,-30000"
]
uid 20148,0
layer 0
sl 0
va (VaSet
vasetType 1
transparent 1
fg "49152,49152,49152"
)
xt "-11000,-30000,-11000,-30000"
)
oxt "7000,10000,7000,10000"
)
]
shape (Rectangle
uid 20151,0
va (VaSet
vasetType 1
transparent 1
fg "65535,65535,65535"
lineWidth -1
)
xt "-12000,-34000,-6000,-30000"
fos 1
)
showPorts 0
oxt "6000,6000,12000,10000"
ttg (MlTextGroup
uid 20152,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*223 (Text
uid 20153,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "-10500,-31400,-5000,-30500"
st "moduleware"
blo "-10500,-30700"
)
*224 (Text
uid 20154,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "-10500,-30500,-9500,-29600"
st "or"
blo "-10500,-29800"
)
*225 (Text
uid 20155,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "-10500,-30500,-9000,-29600"
st "U_3"
blo "-10500,-29800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 20156,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 20157,0
text (MLText
uid 20158,0
va (VaSet
font "courier,8,0"
)
xt "-27000,-43100,-27000,-43100"
)
header ""
)
elements [
]
)
sed 1
awe 1
portVis (PortSigDisplay
sN 0
sTC 0
selT 0
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
de 2
visOptions (mwParamsVisibilityOptions
)
)
*226 (Net
uid 20167,0
decl (Decl
n "capture_start"
t "std_logic"
posAdd 0
o 19
suid 349,0
)
declText (MLText
uid 20168,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*227 (Wire
uid 556,0
shape (OrthoPolyLine
uid 557,0
va (VaSet
vasetType 3
)
xt "-65000,-25000,-59000,-25000"
pts [
"-65000,-25000"
"-59000,-25000"
]
)
start &16
es 0
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 560,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 561,0
va (VaSet
)
xt "-65000,-26000,-64000,-25000"
st "clk"
blo "-65000,-25200"
tm "WireNameMgr"
)
)
on &15
)
*228 (Wire
uid 562,0
shape (OrthoPolyLine
uid 563,0
va (VaSet
vasetType 3
)
xt "-65000,-24000,-59000,-24000"
pts [
"-65000,-24000"
"-59000,-24000"
]
)
start &17
es 0
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 566,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 567,0
va (VaSet
)
xt "-65000,-25000,-64000,-24000"
st "rst"
blo "-65000,-24200"
tm "WireNameMgr"
)
)
on &12
)
*229 (Wire
uid 756,0
shape (OrthoPolyLine
uid 757,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "46750,-10000,62250,-10000"
pts [
"46750,-10000"
"55000,-10000"
"62250,-10000"
]
)
start &104
end &24
es 0
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 760,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 761,0
va (VaSet
)
xt "48000,-11000,52600,-10000"
st "deser_data"
blo "48000,-10200"
tm "WireNameMgr"
)
)
on &18
)
*230 (Wire
uid 929,0
shape (OrthoPolyLine
uid 930,0
va (VaSet
vasetType 3
)
xt "46750,-13000,62250,-13000"
pts [
"46750,-13000"
"55000,-13000"
"62250,-13000"
]
)
start &105
end &27
es 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 933,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 934,0
va (VaSet
)
xt "48000,-14000,51500,-13000"
st "deser_we"
blo "48000,-13200"
tm "WireNameMgr"
)
)
on &21
)
*231 (Wire
uid 937,0
shape (OrthoPolyLine
uid 938,0
va (VaSet
vasetType 3
)
xt "46750,-11000,62250,-11000"
pts [
"46750,-11000"
"55000,-11000"
"62250,-11000"
]
)
start &106
end &25
es 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 941,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 942,0
va (VaSet
)
xt "48000,-12000,51700,-11000"
st "deser_eof"
blo "48000,-11200"
tm "WireNameMgr"
)
)
on &20
)
*232 (Wire
uid 949,0
shape (OrthoPolyLine
uid 950,0
va (VaSet
vasetType 3
)
xt "58000,-20000,62250,-20000"
pts [
"58000,-20000"
"62250,-20000"
]
)
end &34
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 955,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 956,0
va (VaSet
)
xt "61000,-21000,62000,-20000"
st "clk"
blo "61000,-20200"
tm "WireNameMgr"
)
)
on &15
)
*233 (Wire
uid 957,0
shape (OrthoPolyLine
uid 958,0
va (VaSet
vasetType 3
)
xt "58000,-19000,62250,-19000"
pts [
"58000,-19000"
"62250,-19000"
]
)
end &35
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 963,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 964,0
va (VaSet
)
xt "61000,-20000,62000,-19000"
st "rst"
blo "61000,-19200"
tm "WireNameMgr"
)
)
on &12
)
*234 (Wire
uid 973,0
shape (OrthoPolyLine
uid 974,0
va (VaSet
vasetType 3
)
xt "18000,-1000,85000,17000"
pts [
"79750,-1000"
"85000,-1000"
"85000,17000"
"18000,17000"
"18000,4000"
"24250,4000"
]
)
start &26
end &116
ss 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 977,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 978,0
va (VaSet
)
xt "71000,16000,73900,17000"
st "fifo_full"
blo "71000,16800"
tm "WireNameMgr"
)
)
on &50
)
*235 (Wire
uid 1276,0
shape (OrthoPolyLine
uid 1277,0
va (VaSet
vasetType 3
)
xt "46750,-12000,62250,-12000"
pts [
"46750,-12000"
"55000,-12000"
"62250,-12000"
]
)
start &107
end &28
es 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1282,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1283,0
va (VaSet
)
xt "48000,-13000,51700,-12000"
st "deser_sof"
blo "48000,-12200"
tm "WireNameMgr"
)
)
on &19
)
*236 (Wire
uid 2131,0
shape (OrthoPolyLine
uid 2132,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "46750,-8000,62250,-8000"
pts [
"46750,-8000"
"55000,-8000"
"62250,-8000"
]
)
start &118
end &37
es 0
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2135,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2136,0
va (VaSet
)
xt "48000,-9000,54200,-8000"
st "deser_data_len"
blo "48000,-8200"
tm "WireNameMgr"
)
)
on &22
)
*237 (Wire
uid 5708,0
shape (OrthoPolyLine
uid 5709,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "8000,-21000,24250,-21000"
pts [
"8000,-21000"
"24250,-21000"
]
)
end &110
sat 16
eat 32
sty 1
sl "(SPYSIG_EN)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 5712,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5713,0
va (VaSet
)
xt "9000,-22000,21200,-21000"
st "reg_spysig_ctl_i(SPYSIG_EN)"
blo "9000,-21200"
tm "WireNameMgr"
)
)
on &60
)
*238 (Wire
uid 6585,0
shape (OrthoPolyLine
uid 6586,0
va (VaSet
vasetType 3
)
xt "-37000,-11000,-26750,-11000"
pts [
"-37000,-11000"
"-26750,-11000"
]
)
start &55
end &78
es 0
sat 2
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 6589,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6590,0
va (VaSet
)
xt "-35000,-12000,-32300,-11000"
st "serdata"
blo "-35000,-11200"
tm "WireNameMgr"
)
)
on &53
)
*239 (Wire
uid 7651,0
shape (OrthoPolyLine
uid 7652,0
va (VaSet
vasetType 3
)
xt "-23000,-31000,-12000,-31000"
pts [
"-23000,-31000"
"-12000,-31000"
]
)
start &47
end &204
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 7655,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7656,0
va (VaSet
)
xt "-23000,-32000,-17400,-31000"
st "ocraw_start_i"
blo "-23000,-31200"
tm "WireNameMgr"
)
)
on &136
)
*240 (Wire
uid 7750,0
shape (OrthoPolyLine
uid 7751,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "3000,-12000,11000,-12000"
pts [
"3000,-12000"
"11000,-12000"
]
)
start &49
sat 32
eat 16
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 7754,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7755,0
va (VaSet
)
xt "3000,-13000,8500,-12000"
st "capture_len_i"
blo "3000,-12200"
tm "WireNameMgr"
)
)
on &48
)
*241 (Wire
uid 7853,0
shape (OrthoPolyLine
uid 7854,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "18000,1000,24250,1000"
pts [
"18000,1000"
"24250,1000"
]
)
end &108
sat 16
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 7857,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7858,0
va (VaSet
)
xt "19000,0,22400,1000"
st "ZERO12"
blo "19000,800"
tm "WireNameMgr"
)
)
on &63
)
*242 (Wire
uid 8764,0
shape (OrthoPolyLine
uid 8765,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-49000,-14000,-38000,-12333"
pts [
"-49000,-14000"
"-38000,-14000"
"-38000,-12333"
]
)
end &55
sat 16
eat 1
sty 1
sl "(7 downto 4)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 8768,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 8769,0
va (VaSet
)
xt "-48000,-15000,-39500,-14000"
st "reg_spysig_ctl_i(7:4)"
blo "-48000,-14200"
tm "WireNameMgr"
)
)
on &60
)
*243 (Wire
uid 9476,0
shape (OrthoPolyLine
uid 9477,0
va (VaSet
vasetType 3
)
xt "19000,0,84000,16000"
pts [
"79750,0"
"84000,0"
"84000,16000"
"19000,16000"
"19000,5000"
"24250,5000"
]
)
start &33
end &115
ss 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 9480,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 9481,0
va (VaSet
)
xt "71000,15000,76500,16000"
st "fifo_near_full"
blo "71000,15800"
tm "WireNameMgr"
)
)
on &52
)
*244 (Wire
uid 9538,0
shape (OrthoPolyLine
uid 9539,0
va (VaSet
vasetType 3
)
xt "46750,2000,56000,2000"
pts [
"46750,2000"
"56000,2000"
]
)
start &113
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 9542,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 9543,0
va (VaSet
)
xt "48000,1000,53800,2000"
st "dropped_pkts"
blo "48000,1800"
tm "WireNameMgr"
)
)
on &54
)
*245 (Wire
uid 9619,0
shape (OrthoPolyLine
uid 9620,0
va (VaSet
vasetType 3
)
xt "46750,-5000,62250,-5000"
pts [
"46750,-5000"
"55000,-5000"
"62250,-5000"
]
)
start &114
end &32
es 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 9623,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 9624,0
va (VaSet
)
xt "48000,-6000,55500,-5000"
st "deser_data_truncd"
blo "48000,-5200"
tm "WireNameMgr"
)
)
on &51
)
*246 (Wire
uid 10570,0
shape (OrthoPolyLine
uid 10571,0
va (VaSet
vasetType 3
)
xt "21000,-25000,24250,-25000"
pts [
"21000,-25000"
"24250,-25000"
]
)
end &102
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 10574,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 10575,0
va (VaSet
)
xt "22000,-26000,23000,-25000"
st "clk"
blo "22000,-25200"
tm "WireNameMgr"
)
)
on &15
)
*247 (Wire
uid 10576,0
shape (OrthoPolyLine
uid 10577,0
va (VaSet
vasetType 3
)
xt "21000,-24000,24250,-24000"
pts [
"21000,-24000"
"24250,-24000"
]
)
end &103
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 10580,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 10581,0
va (VaSet
)
xt "22000,-25000,23000,-24000"
st "rst"
blo "22000,-24200"
tm "WireNameMgr"
)
)
on &12
)
*248 (Wire
uid 12153,0
shape (OrthoPolyLine
uid 12154,0
va (VaSet
vasetType 3
)
xt "21000,-18000,24250,-18000"
pts [
"21000,-18000"
"24250,-18000"
]
)
end &111
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 12157,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 12158,0
va (VaSet
)
xt "22000,-19000,23100,-18000"
st "LO"
blo "22000,-18200"
tm "WireNameMgr"
)
)
on &14
)
*249 (Wire
uid 12177,0
shape (OrthoPolyLine
uid 12178,0
va (VaSet
vasetType 3
)
xt "21000,-19000,24250,-19000"
pts [
"21000,-19000"
"24250,-19000"
]
)
end &109
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 12181,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 12182,0
va (VaSet
)
xt "22000,-20000,22800,-19000"
st "HI"
blo "22000,-19200"
tm "WireNameMgr"
)
)
on &13
)
*250 (Wire
uid 15605,0
shape (OrthoPolyLine
uid 15606,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-50000,-11000,-39000,-11000"
pts [
"-50000,-11000"
"-39000,-11000"
]
)
start &179
end &55
sat 32
eat 1
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 15611,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 15612,0
va (VaSet
)
xt "-50000,-12000,-46600,-11000"
st "spy_data"
blo "-50000,-11200"
tm "WireNameMgr"
)
)
on &59
)
*251 (Wire
uid 15762,0
shape (OrthoPolyLine
uid 15763,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-65000,-17000,-55000,-17000"
pts [
"-65000,-17000"
"-55000,-17000"
]
)
start &61
sat 32
eat 16
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 15768,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 15769,0
va (VaSet
)
xt "-64000,-18000,-57300,-17000"
st "reg_spysig_ctl_i"
blo "-64000,-17200"
tm "WireNameMgr"
)
)
on &60
)
*252 (Wire
uid 15853,0
shape (OrthoPolyLine
uid 15854,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "47000,-17000,62250,-17000"
pts [
"47000,-17000"
"62250,-17000"
]
)
end &29
sat 16
eat 32
sty 1
sl "(SPYSIG_EN)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 15855,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 15856,0
va (VaSet
)
xt "48000,-18000,60200,-17000"
st "reg_spysig_ctl_i(SPYSIG_EN)"
blo "48000,-17200"
tm "WireNameMgr"
)
)
on &60
)
*253 (Wire
uid 15989,0
shape (OrthoPolyLine
uid 15990,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "13000,-12000,24250,-12000"
pts [
"13000,-12000"
"24250,-12000"
]
)
end &126
sat 16
eat 32
sty 1
sl "(8 downto 0)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 15995,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 15996,0
va (VaSet
)
xt "14000,-13000,21300,-12000"
st "capture_len_i(8:0)"
blo "14000,-12200"
tm "WireNameMgr"
)
)
on &48
)
*254 (Wire
uid 16087,0
shape (OrthoPolyLine
uid 16088,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "18000,2000,24250,2000"
pts [
"18000,2000"
"24250,2000"
]
)
end &112
sat 16
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 16089,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 16090,0
va (VaSet
)
xt "19000,1000,22400,2000"
st "ZERO24"
blo "19000,1800"
tm "WireNameMgr"
)
)
on &62
)
*255 (Wire
uid 16515,0
shape (OrthoPolyLine
uid 16516,0
va (VaSet
vasetType 3
)
xt "46750,-7000,62250,-7000"
pts [
"46750,-7000"
"55000,-7000"
"62250,-7000"
]
)
start &119
end &38
es 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 16519,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 16520,0
va (VaSet
)
xt "48000,-8000,55600,-7000"
st "deser_data_len_wr"
blo "48000,-7200"
tm "WireNameMgr"
)
)
on &64
)
*256 (Wire
uid 16610,0
shape (OrthoPolyLine
uid 16611,0
va (VaSet
vasetType 3
)
xt "20000,3000,83000,15000"
pts [
"79750,3000"
"83000,3000"
"83000,15000"
"20000,15000"
"20000,7000"
"24250,7000"
]
)
start &39
end &120
ss 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 16614,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 16615,0
va (VaSet
)
xt "71000,13000,76000,14000"
st "len_fifo_full"
blo "71000,13800"
tm "WireNameMgr"
)
)
on &65
)
*257 (Wire
uid 16618,0
shape (OrthoPolyLine
uid 16619,0
va (VaSet
vasetType 3
)
xt "21000,4000,82000,14000"
pts [
"79750,4000"
"82000,4000"
"82000,14000"
"21000,14000"
"21000,8000"
"24250,8000"
]
)
start &40
end &121
ss 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 16622,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 16623,0
va (VaSet
)
xt "71000,14000,78100,15000"
st "len_fifo_near_full"
blo "71000,14800"
tm "WireNameMgr"
)
)
on &66
)
*258 (Wire
uid 16885,0
shape (OrthoPolyLine
uid 16886,0
va (VaSet
vasetType 3
)
xt "21000,-23000,24250,-23000"
pts [
"21000,-23000"
"24250,-23000"
]
)
end &122
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 16889,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 16890,0
va (VaSet
)
xt "22000,-24000,22800,-23000"
st "HI"
blo "22000,-23200"
tm "WireNameMgr"
)
)
on &13
)
*259 (Wire
uid 17272,0
shape (OrthoPolyLine
uid 17273,0
va (VaSet
vasetType 3
)
xt "79750,-12000,85000,-12000"
pts [
"85000,-12000"
"79750,-12000"
]
)
start &69
end &42
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 17276,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 17277,0
va (VaSet
)
xt "81000,-13000,82600,-12000"
st "lld_i"
blo "81000,-12200"
tm "WireNameMgr"
)
)
on &67
)
*260 (Wire
uid 17280,0
shape (OrthoPolyLine
uid 17281,0
va (VaSet
vasetType 3
)
xt "79750,-13000,85000,-13000"
pts [
"79750,-13000"
"85000,-13000"
]
)
start &43
end &70
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 17284,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 17285,0
va (VaSet
)
xt "81000,-14000,82800,-13000"
st "lls_o"
blo "81000,-13200"
tm "WireNameMgr"
)
)
on &68
)
*261 (Wire
uid 17382,0
shape (OrthoPolyLine
uid 17383,0
va (VaSet
vasetType 3
)
xt "-59250,15000,-56000,15000"
pts [
"-59250,15000"
"-56000,15000"
]
)
start &72
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 17386,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 17387,0
va (VaSet
)
xt "-58000,14000,-57200,15000"
st "HI"
blo "-58000,14800"
tm "WireNameMgr"
)
)
on &13
)
*262 (Wire
uid 17388,0
shape (OrthoPolyLine
uid 17389,0
va (VaSet
vasetType 3
)
xt "-59250,16000,-56000,16000"
pts [
"-59250,16000"
"-56000,16000"
]
)
start &73
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 17392,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 17393,0
va (VaSet
)
xt "-58000,15000,-56900,16000"
st "LO"
blo "-58000,15800"
tm "WireNameMgr"
)
)
on &14
)
*263 (Wire
uid 18340,0
shape (OrthoPolyLine
uid 18341,0
va (VaSet
vasetType 3
)
xt "-11250,-5000,24250,-5000"
pts [
"-11250,-5000"
"24250,-5000"
]
)
start &84
end &125
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 18344,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 18345,0
va (VaSet
)
xt "-10000,-6000,-6400,-5000"
st "tseen_lch"
blo "-10000,-5200"
tm "WireNameMgr"
)
)
on &92
)
*264 (Wire
uid 18346,0
shape (OrthoPolyLine
uid 18347,0
va (VaSet
vasetType 3
)
xt "-11250,-10000,24250,-10000"
pts [
"-11250,-10000"
"24250,-10000"
]
)
start &80
end &127
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 18350,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 18351,0
va (VaSet
)
xt "-10000,-11000,-4800,-10000"
st "header_seen"
blo "-10000,-10200"
tm "WireNameMgr"
)
)
on &93
)
*265 (Wire
uid 18352,0
shape (OrthoPolyLine
uid 18353,0
va (VaSet
vasetType 3
)
xt "-11250,-4000,24250,-4000"
pts [
"24250,-4000"
"-11250,-4000"
]
)
start &124
end &85
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 18356,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 18357,0
va (VaSet
)
xt "-10000,-5000,-4500,-4000"
st "tseen_lch_clr"
blo "-10000,-4200"
tm "WireNameMgr"
)
)
on &94
)
*266 (Wire
uid 18358,0
shape (OrthoPolyLine
uid 18359,0
va (VaSet
vasetType 3
)
xt "-11250,-6000,24250,-6000"
pts [
"-11250,-6000"
"24250,-6000"
]
)
start &83
end &128
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 18362,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 18363,0
va (VaSet
)
xt "-10000,-7000,-5200,-6000"
st "trailer_seen"
blo "-10000,-6200"
tm "WireNameMgr"
)
)
on &95
)
*267 (Wire
uid 18364,0
shape (OrthoPolyLine
uid 18365,0
va (VaSet
vasetType 3
)
xt "-11250,-9000,-4000,-9000"
pts [
"-11250,-9000"
"-4000,-9000"
]
)
start &81
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 18368,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 18369,0
va (VaSet
)
xt "-10000,-10000,-6200,-9000"
st "hseen_lch"
blo "-10000,-9200"
tm "WireNameMgr"
)
)
on &96
)
*268 (Wire
uid 18382,0
shape (OrthoPolyLine
uid 18383,0
va (VaSet
vasetType 3
)
xt "-11250,-8000,-4000,-8000"
pts [
"-4000,-8000"
"-11250,-8000"
]
)
end &82
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 18386,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 18387,0
va (VaSet
)
xt "-10000,-9000,-8900,-8000"
st "LO"
blo "-10000,-8200"
tm "WireNameMgr"
)
)
on &14
)
*269 (Wire
uid 18388,0
shape (OrthoPolyLine
uid 18389,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-11250,-2000,-1000,-2000"
pts [
"-11250,-2000"
"-1000,-2000"
]
)
start &79
ss 0
sat 32
eat 16
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 18394,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 18395,0
va (VaSet
)
xt "-10000,-3000,-6200,-2000"
st "sr_data_o"
blo "-10000,-2200"
tm "WireNameMgr"
)
)
on &97
)
*270 (Wire
uid 18396,0
shape (OrthoPolyLine
uid 18397,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-11000,4000,3000,4000"
pts [
"-11000,4000"
"3000,4000"
]
)
end &142
sat 16
eat 32
sty 1
sl "(34 downto 19)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 18402,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 18403,0
va (VaSet
)
xt "-10000,3000,-2900,4000"
st "sr_data_o(34:19)"
blo "-10000,3800"
tm "WireNameMgr"
)
)
on &97
)
*271 (Wire
uid 18408,0
shape (OrthoPolyLine
uid 18409,0
va (VaSet
vasetType 3
)
xt "-36000,-14000,-26750,-14000"
pts [
"-36000,-14000"
"-26750,-14000"
]
)
end &86
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 18412,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 18413,0
va (VaSet
)
xt "-35000,-15000,-34200,-14000"
st "HI"
blo "-35000,-14200"
tm "WireNameMgr"
)
)
on &13
)
*272 (Wire
uid 18414,0
shape (OrthoPolyLine
uid 18415,0
va (VaSet
vasetType 3
)
xt "-36000,-16000,-26750,-16000"
pts [
"-36000,-16000"
"-26750,-16000"
]
)
end &87
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 18418,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 18419,0
va (VaSet
)
xt "-35000,-17000,-34000,-16000"
st "clk"
blo "-35000,-16200"
tm "WireNameMgr"
)
)
on &15
)
*273 (Wire
uid 18420,0
shape (OrthoPolyLine
uid 18421,0
va (VaSet
vasetType 3
)
xt "-36000,-15000,-26750,-15000"
pts [
"-36000,-15000"
"-26750,-15000"
]
)
end &88
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 18424,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 18425,0
va (VaSet
)
xt "-35000,-16000,-34000,-15000"
st "rst"
blo "-35000,-15200"
tm "WireNameMgr"
)
)
on &12
)
*274 (Wire
uid 18810,0
shape (OrthoPolyLine
uid 18811,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "18000,3000,24250,3000"
pts [
"18000,3000"
"24250,3000"
]
)
end &129
sat 16
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 18814,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 18815,0
va (VaSet
)
xt "19000,2000,21900,3000"
st "ZERO3"
blo "19000,2800"
tm "WireNameMgr"
)
)
on &98
)
*275 (Wire
uid 18915,0
shape (OrthoPolyLine
uid 18916,0
va (VaSet
vasetType 3
)
xt "21000,-27000,24250,-27000"
pts [
"21000,-27000"
"24250,-27000"
]
)
end &131
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 18919,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 18920,0
va (VaSet
)
xt "22000,-28000,23100,-27000"
st "LO"
blo "22000,-27200"
tm "WireNameMgr"
)
)
on &14
)
*276 (Wire
uid 18923,0
shape (OrthoPolyLine
uid 18924,0
va (VaSet
vasetType 3
)
xt "17000,-28000,24250,-28000"
pts [
"17000,-28000"
"24250,-28000"
]
)
start &100
end &130
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 18927,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 18928,0
va (VaSet
)
xt "18000,-29000,22800,-28000"
st "STREAM_ID"
blo "18000,-28200"
tm "WireNameMgr"
)
)
on &99
)
*277 (Wire
uid 19258,0
shape (OrthoPolyLine
uid 19259,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "8000,-16000,24250,-16000"
pts [
"8000,-16000"
"24250,-16000"
]
)
end &132
sat 16
eat 32
sty 1
sl "(SPY_PAR_EN)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 19264,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 19265,0
va (VaSet
)
xt "9000,-17000,22100,-16000"
st "reg_spysig_ctl_i(SPY_PAR_EN)"
blo "9000,-16200"
tm "WireNameMgr"
)
)
on &60
)
*278 (Wire
uid 19368,0
shape (OrthoPolyLine
uid 19369,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "4000,13000,14250,13000"
pts [
"4000,13000"
"14250,13000"
]
)
start &137
sat 2
eat 16
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 19374,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 19375,0
va (VaSet
)
xt "5000,12000,8400,13000"
st "ZERO24"
blo "5000,12800"
tm "WireNameMgr"
)
)
on &62
)
*279 (Wire
uid 19376,0
shape (OrthoPolyLine
uid 19377,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "4000,14000,14250,14000"
pts [
"4000,14000"
"14250,14000"
]
)
start &137
sat 2
eat 16
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 19382,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 19383,0
va (VaSet
)
xt "5000,13000,7900,14000"
st "ZERO3"
blo "5000,13800"
tm "WireNameMgr"
)
)
on &98
)
*280 (Wire
uid 19384,0
shape (OrthoPolyLine
uid 19385,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "4000,12000,14250,12000"
pts [
"4000,12000"
"14250,12000"
]
)
start &137
sat 2
eat 16
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 19390,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 19391,0
va (VaSet
)
xt "5000,11000,8400,12000"
st "ZERO12"
blo "5000,11800"
tm "WireNameMgr"
)
)
on &63
)
*281 (Wire
uid 19443,0
shape (OrthoPolyLine
uid 19444,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-11000,6000,3000,6000"
pts [
"-11000,6000"
"3000,6000"
]
)
end &147
es 0
sat 16
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 19449,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 19450,0
va (VaSet
)
xt "-10000,5000,-6600,6000"
st "spy_data"
blo "-10000,5800"
tm "WireNameMgr"
)
)
on &59
)
*282 (Wire
uid 19451,0
shape (OrthoPolyLine
uid 19452,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-16000,2000,5000,2000"
pts [
"-16000,2000"
"5000,2000"
]
)
end &149
es 0
sat 16
eat 32
sty 1
sl "(SPY_PAR_EN)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 19457,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 19458,0
va (VaSet
)
xt "-15000,1000,-1900,2000"
st "reg_spysig_ctl_i(SPY_PAR_EN)"
blo "-15000,1800"
tm "WireNameMgr"
)
)
on &60
)
*283 (Wire
uid 19461,0
shape (OrthoPolyLine
uid 19462,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "7000,-2000,24250,5000"
pts [
"7000,5000"
"10000,5000"
"10000,-2000"
"24250,-2000"
]
)
start &144
end &123
ss 0
es 0
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 19465,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 19466,0
va (VaSet
)
xt "11000,-3000,16700,-2000"
st "sr_data_word"
blo "11000,-2200"
tm "WireNameMgr"
)
)
on &162
)
*284 (Wire
uid 19724,0
shape (OrthoPolyLine
uid 19725,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-1000,30000,11250,30000"
pts [
"-1000,30000"
"11250,30000"
]
)
end &164
es 0
sat 16
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 19730,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 19731,0
va (VaSet
)
xt "0,29000,3400,30000"
st "spy_data"
blo "0,29800"
tm "WireNameMgr"
)
)
on &59
)
*285 (Wire
uid 19732,0
shape (OrthoPolyLine
uid 19733,0
va (VaSet
vasetType 3
)
xt "7000,25000,11250,25000"
pts [
"7000,25000"
"11250,25000"
]
)
end &165
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 19736,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 19737,0
va (VaSet
)
xt "8000,24000,9000,25000"
st "clk"
blo "8000,24800"
tm "WireNameMgr"
)
)
on &15
)
*286 (Wire
uid 19740,0
shape (OrthoPolyLine
uid 19741,0
va (VaSet
vasetType 3
)
xt "7000,26000,11250,26000"
pts [
"7000,26000"
"11250,26000"
]
)
end &166
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 19744,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 19745,0
va (VaSet
)
xt "8000,25000,9000,26000"
st "rst"
blo "8000,25800"
tm "WireNameMgr"
)
)
on &12
)
*287 (Wire
uid 19748,0
shape (OrthoPolyLine
uid 19749,0
va (VaSet
vasetType 3
)
xt "-1000,28000,11250,28000"
pts [
"-1000,28000"
"11250,28000"
]
)
start &173
end &167
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 19752,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 19753,0
va (VaSet
)
xt "0,27000,6100,28000"
st "hold_reg_rst_i"
blo "0,27800"
tm "WireNameMgr"
)
)
on &172
)
*288 (Wire
uid 19764,0
shape (OrthoPolyLine
uid 19765,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "24750,30000,36000,30000"
pts [
"24750,30000"
"36000,30000"
]
)
start &168
end &175
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 19768,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 19769,0
va (VaSet
)
xt "26000,29000,32700,30000"
st "spy_hold_reg_o"
blo "26000,29800"
tm "WireNameMgr"
)
)
on &174
)
*289 (Wire
uid 19949,0
shape (OrthoPolyLine
uid 19950,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-65000,-12000,-54000,-12000"
pts [
"-65000,-12000"
"-54000,-12000"
]
)
start &200
end &177
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 19953,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 19954,0
va (VaSet
)
xt "-64000,-13000,-60400,-12000"
st "spy_sig_i"
blo "-64000,-12200"
tm "WireNameMgr"
)
)
on &198
)
*290 (Wire
uid 19955,0
shape (OrthoPolyLine
uid 19956,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-65000,-10000,-54000,-10000"
pts [
"-65000,-10000"
"-54000,-10000"
]
)
start &199
end &182
es 0
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 19959,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 19960,0
va (VaSet
)
xt "-64000,-11000,-60500,-10000"
st "rawsigs_i"
blo "-64000,-10200"
tm "WireNameMgr"
)
)
on &197
)
*291 (Wire
uid 19961,0
shape (OrthoPolyLine
uid 19962,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-66000,-14000,-52000,-14000"
pts [
"-66000,-14000"
"-52000,-14000"
]
)
end &184
es 0
sat 16
eat 32
sty 1
sl "(SPY_RAWSIGS)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 19965,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 19966,0
va (VaSet
)
xt "-64000,-15000,-50500,-14000"
st "reg_spysig_ctl_i(SPY_RAWSIGS)"
blo "-64000,-14200"
tm "WireNameMgr"
)
)
on &60
)
*292 (Wire
uid 20106,0
shape (OrthoPolyLine
uid 20107,0
va (VaSet
vasetType 3
)
xt "-23000,-33000,-12000,-33000"
pts [
"-23000,-33000"
"-12000,-33000"
]
)
start &201
end &209
es 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 20110,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 20111,0
va (VaSet
)
xt "-23000,-34000,-19300,-33000"
st "sink_go_i"
blo "-23000,-33200"
tm "WireNameMgr"
)
)
on &202
)
*293 (Wire
uid 20161,0
shape (OrthoPolyLine
uid 20162,0
va (VaSet
vasetType 3
)
xt "-6000,-32000,24250,-13000"
pts [
"-6000,-32000"
"-3000,-32000"
"-3000,-13000"
"24250,-13000"
]
)
start &206
end &117
ss 0
es 0
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 20165,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 20166,0
va (VaSet
)
xt "14000,-14000,19400,-13000"
st "capture_start"
blo "14000,-13200"
tm "WireNameMgr"
)
)
on &226
)
]
bg "65535,65535,65535"
grid (Grid
origin "0,0"
isVisible 1
isActive 1
xSpacing 1000
xySpacing 1000
xShown 1
yShown 1
color "26368,26368,26368"
)
packageList *294 (PackageList
uid 42,0
stg "VerticalLayoutStrategy"
textVec [
*295 (Text
uid 43,0
va (VaSet
isHidden 1
font "courier,8,1"
)
xt "21000,16100,27500,17000"
st "Package List"
blo "21000,16800"
)
*296 (MLText
uid 44,0
va (VaSet
isHidden 1
)
xt "21000,17000,33200,27000"
st "library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_arith.all;
use ieee.std_logic_unsigned.all;
LIBRARY UNISIM;
USE UNISIM.VComponents.all;
library utils;
use utils.pkg_types.all;
library hsio;
use hsio.pkg_core_globals.all;"
tm "PackageList"
)
]
)
compDirBlock (MlTextGroup
uid 45,0
stg "VerticalLayoutStrategy"
textVec [
*297 (Text
uid 46,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "20000,0,28200,1000"
st "Compiler Directives"
blo "20000,800"
)
*298 (Text
uid 47,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "20000,1000,29500,2000"
st "Pre-module directives:"
blo "20000,1800"
)
*299 (MLText
uid 48,0
va (VaSet
isHidden 1
)
xt "20000,2000,27800,4000"
st "`resetall
`timescale 1ns/10ps"
tm "BdCompilerDirectivesTextMgr"
)
*300 (Text
uid 49,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "20000,4000,30000,5000"
st "Post-module directives:"
blo "20000,4800"
)
*301 (MLText
uid 50,0
va (VaSet
isHidden 1
)
xt "20000,0,20000,0"
tm "BdCompilerDirectivesTextMgr"
)
*302 (Text
uid 51,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "20000,5000,29600,6000"
st "End-module directives:"
blo "20000,5800"
)
*303 (MLText
uid 52,0
va (VaSet
isHidden 1
)
xt "20000,6000,20000,6000"
tm "BdCompilerDirectivesTextMgr"
)
]
associable 1
)
windowSize "1596,1,3204,1201"
viewArea "-69308,-36384,90049,82127"
cachedDiagramExtent "-74700,-34000,89800,31000"
pageSetupInfo (PageSetupInfo
toPrinter 1
paperWidth 1190
paperHeight 842
unixPaperWidth 1190
unixPaperHeight 842
paperType "A3  (297mm x 420mm)"
unixPaperName "A3  (297mm x 420mm)"
usingPageBreaks 0
exportedDirectories [
"$HDS_PROJECT_DIR/HTMLExport"
]
boundaryWidth 0
exportStdIncludeRefs 1
exportStdPackageRefs 1
)
hasePageBreakOrigin 1
pageBreakOrigin "0,0"
lastUid 20404,0
defaultCommentText (CommentText
shape (Rectangle
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "0,0,15000,5000"
)
text (MLText
va (VaSet
fg "0,0,32768"
font "charter,10,0"
)
xt "200,200,2100,1400"
st "
Text
"
tm "CommentText"
wrapOption 3
visibleHeight 4600
visibleWidth 14600
)
)
defaultRequirementText (RequirementText
shape (ZoomableIcon
layer 0
va (VaSet
vasetType 1
fg "59904,39936,65280"
lineColor "0,0,32768"
)
xt "0,0,1500,1750"
iconName "reqTracerRequirement.bmp"
iconMaskName "reqTracerRequirement.msk"
)
autoResize 1
text (MLText
va (VaSet
fg "0,0,32768"
font "courier,8,0"
)
xt "450,2150,1450,3050"
st "
Text
"
tm "RequirementText"
wrapOption 3
visibleHeight 1350
visibleWidth 1100
)
)
defaultPanel (Panel
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "32768,0,0"
lineWidth 2
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (Text
va (VaSet
font "clean,10,0"
)
xt "1000,1000,4000,2000"
st "Panel0"
blo "1000,1800"
tm "PanelText"
)
)
)
defaultBlk (Blk
shape (Rectangle
va (VaSet
vasetType 1
fg "39936,56832,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*304 (Text
va (VaSet
font "charter,10,0"
)
xt "1600,3200,6400,4400"
st "<library>"
blo "1600,4200"
tm "BdLibraryNameMgr"
)
*305 (Text
va (VaSet
font "charter,10,0"
)
xt "1600,4400,5900,5600"
st "<block>"
blo "1600,5400"
tm "BlkNameMgr"
)
*306 (Text
va (VaSet
font "charter,10,0"
)
xt "1600,5600,3500,6800"
st "U_0"
blo "1600,6600"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
font "clean,8,0"
)
xt "1600,13200,1600,13200"
)
header ""
)
elements [
]
)
)
defaultMWComponent (MWC
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*307 (Text
va (VaSet
font "helvetica,8,1"
)
xt "600,3500,3400,4500"
st "Library"
blo "600,4300"
)
*308 (Text
va (VaSet
font "helvetica,8,1"
)
xt "600,4500,7400,5500"
st "MWComponent"
blo "600,5300"
)
*309 (Text
va (VaSet
font "helvetica,8,1"
)
xt "600,5500,2200,6500"
st "U_0"
blo "600,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
font "clean,8,0"
)
xt "-6400,1500,-6400,1500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
defaultSaComponent (SaComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*310 (Text
va (VaSet
font "helvetica,8,1"
)
xt "900,3500,3700,4500"
st "Library"
blo "900,4300"
tm "BdLibraryNameMgr"
)
*311 (Text
va (VaSet
font "helvetica,8,1"
)
xt "900,4500,7100,5500"
st "SaComponent"
blo "900,5300"
tm "CptNameMgr"
)
*312 (Text
va (VaSet
font "helvetica,8,1"
)
xt "900,5500,2500,6500"
st "U_0"
blo "900,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
font "clean,8,0"
)
xt "-6100,1500,-6100,1500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
defaultVhdlComponent (VhdlComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*313 (Text
va (VaSet
font "helvetica,8,1"
)
xt "550,3500,3350,4500"
st "Library"
blo "550,4300"
)
*314 (Text
va (VaSet
font "helvetica,8,1"
)
xt "550,4500,7450,5500"
st "VhdlComponent"
blo "550,5300"
)
*315 (Text
va (VaSet
font "helvetica,8,1"
)
xt "550,5500,2150,6500"
st "U_0"
blo "550,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
font "clean,8,0"
)
xt "-6450,1500,-6450,1500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
entityPath ""
archName ""
archPath ""
)
defaultVerilogComponent (VerilogComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-450,0,8450,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*316 (Text
va (VaSet
font "helvetica,8,1"
)
xt "50,3500,2850,4500"
st "Library"
blo "50,4300"
)
*317 (Text
va (VaSet
font "helvetica,8,1"
)
xt "50,4500,7950,5500"
st "VerilogComponent"
blo "50,5300"
)
*318 (Text
va (VaSet
font "helvetica,8,1"
)
xt "50,5500,1650,6500"
st "U_0"
blo "50,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
font "clean,8,0"
)
xt "-6950,1500,-6950,1500"
)
header ""
)
elements [
]
)
entityPath ""
)
defaultHdlText (HdlText
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*319 (Text
va (VaSet
font "charter,8,0"
)
xt "3300,4000,4700,5000"
st "eb1"
blo "3300,4800"
tm "HdlTextNameMgr"
)
*320 (Text
va (VaSet
font "charter,8,0"
)
xt "3300,5000,3800,6000"
st "1"
blo "3300,5800"
tm "HdlTextNumberMgr"
)
]
)
)
defaultEmbeddedText (EmbeddedText
commentText (CommentText
ps "CenterOffsetStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,18000,5000"
)
text (MLText
va (VaSet
font "clean,8,0"
)
xt "200,200,2200,1000"
st "
Text
"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4600
visibleWidth 17600
)
)
)
defaultGlobalConnector (GlobalConnector
shape (Circle
va (VaSet
vasetType 1
fg "65535,65535,0"
)
xt "-1000,-1000,1000,1000"
radius 1000
)
name (Text
va (VaSet
font "clean,8,0"
)
xt "-250,-400,250,400"
st "G"
blo "-250,300"
)
)
defaultRipper (Ripper
ps "OnConnectorStrategy"
shape (Line2D
pts [
"0,0"
"1000,1000"
]
va (VaSet
vasetType 1
)
xt "0,0,1000,1000"
)
)
defaultBdJunction (BdJunction
ps "OnConnectorStrategy"
shape (Circle
va (VaSet
vasetType 1
)
xt "-400,-400,400,400"
radius 400
)
)
defaultPortIoIn (PortIoIn
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "-2000,-375,-500,375"
)
(Line
sl 0
ro 270
xt "-500,0,0,0"
pts [
"-500,0"
"0,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
isHidden 1
)
xt "-1375,-1000,-1375,-1000"
ju 2
blo "-1375,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoOut (PortIoOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "500,-375,2000,375"
)
(Line
sl 0
ro 270
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
isHidden 1
)
xt "625,-1000,625,-1000"
blo "625,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoInOut (PortIoInOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
isHidden 1
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultPortIoBuffer (PortIoBuffer
shape (CompositeShape
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
isHidden 1
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultSignal (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,0,1600,1000"
st "sig0"
blo "0,800"
tm "WireNameMgr"
)
)
)
defaultBus (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,0,2300,1000"
st "dbus0"
blo "0,800"
tm "WireNameMgr"
)
)
)
defaultBundle (Bundle
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineColor "32768,0,0"
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
textGroup (BiTextGroup
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
first (Text
va (VaSet
font "charter,8,0"
)
xt "0,0,3100,1000"
st "bundle0"
blo "0,800"
tm "BundleNameMgr"
)
second (MLText
va (VaSet
font "charter,8,0"
)
xt "0,1000,600,2000"
st "()"
tm "BundleContentsMgr"
)
)
bundleNet &0
)
defaultPortMapFrame (PortMapFrame
ps "PortMapFrameStrategy"
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,10000,12000"
)
portMapText (BiTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
first (MLText
va (VaSet
font "charter,10,0"
)
)
second (MLText
va (VaSet
font "charter,10,0"
)
tm "PortMapTextMgr"
)
)
)
defaultGenFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 2
lineWidth 2
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
font "charter,10,0"
)
xt "0,-1300,15400,-100"
st "g0: FOR i IN 0 TO n GENERATE"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1050,1650"
)
num (Text
va (VaSet
font "charter,10,0"
)
xt "250,250,850,1450"
st "1"
blo "250,1250"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*321 (Text
va (VaSet
font "charter,10,1"
)
xt "10800,20000,22000,21300"
st "Frame Declarations"
blo "10800,21000"
)
*322 (MLText
va (VaSet
font "charter,10,0"
)
xt "10800,21300,10800,21300"
tm "BdFrameDeclTextMgr"
)
]
)
)
defaultBlockFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 1
lineWidth 2
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
font "charter,10,0"
)
xt "0,-1300,9600,-100"
st "b0: BLOCK (guard)"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1050,1650"
)
num (Text
va (VaSet
font "charter,10,0"
)
xt "250,250,850,1450"
st "1"
blo "250,1250"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*323 (Text
va (VaSet
font "charter,10,1"
)
xt "10800,20000,22000,21300"
st "Frame Declarations"
blo "10800,21000"
)
*324 (MLText
va (VaSet
font "charter,10,0"
)
xt "10800,21300,10800,21300"
tm "BdFrameDeclTextMgr"
)
]
)
style 3
)
defaultSaCptPort (CptPort
ps "OnEdgeStrategy"
shape (Triangle
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,1700,1750"
st "Port"
blo "0,1550"
)
)
thePort (LogicalPort
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultSaCptPortBuffer (CptPort
ps "OnEdgeStrategy"
shape (Diamond
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,1700,1750"
st "Port"
blo "0,1550"
)
)
thePort (LogicalPort
m 3
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultDeclText (MLText
va (VaSet
isHidden 1
font "charter,10,0"
)
)
archDeclarativeBlock (BdArchDeclBlock
uid 1,0
stg "BdArchDeclBlockLS"
declLabel (Text
uid 2,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "20000,0,25500,1000"
st "Declarations"
blo "20000,800"
)
portLabel (Text
uid 3,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "20000,1000,22400,2000"
st "Ports:"
blo "20000,1800"
)
preUserLabel (Text
uid 4,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "20000,0,23700,1000"
st "Pre User:"
blo "20000,800"
)
preUserText (MLText
uid 5,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "20000,0,20000,0"
tm "BdDeclarativeTextMgr"
)
diagSignalLabel (Text
uid 6,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "20000,1000,27200,2000"
st "Diagram Signals:"
blo "20000,1800"
)
postUserLabel (Text
uid 7,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "20000,0,24700,1000"
st "Post User:"
blo "20000,800"
)
postUserText (MLText
uid 8,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "20000,0,20000,0"
tm "BdDeclarativeTextMgr"
)
)
commonDM (CommonDM
ldm (LogicalDM
suid 349,0
usingSuid 1
emptyRow *325 (LEmptyRow
)
uid 54,0
optionalChildren [
*326 (RefLabelRowHdr
)
*327 (TitleRowHdr
)
*328 (FilterRowHdr
)
*329 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*330 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*331 (GroupColHdr
tm "GroupColHdrMgr"
)
*332 (NameColHdr
tm "BlockDiagramNameColHdrMgr"
)
*333 (ModeColHdr
tm "BlockDiagramModeColHdrMgr"
)
*334 (TypeColHdr
tm "BlockDiagramTypeColHdrMgr"
)
*335 (BoundsColHdr
tm "BlockDiagramBoundsColHdrMgr"
)
*336 (InitColHdr
tm "BlockDiagramInitColHdrMgr"
)
*337 (EolColHdr
tm "BlockDiagramEolColHdrMgr"
)
*338 (LeafLogPort
port (LogicalPort
decl (Decl
n "rst"
t "std_logic"
o 9
suid 3,0
)
)
uid 682,0
)
*339 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "HI"
t "std_logic"
o 14
suid 60,0
)
)
uid 1917,0
)
*340 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "LO"
t "std_logic"
o 15
suid 61,0
)
)
uid 1950,0
)
*341 (LeafLogPort
port (LogicalPort
decl (Decl
n "clk"
t "std_logic"
o 3
suid 130,0
)
)
uid 4774,0
)
*342 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "deser_data"
t "std_logic_vector"
b "(15 downto 0)"
o 20
suid 187,0
)
)
uid 7175,0
)
*343 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "deser_sof"
t "std_logic"
o 25
suid 188,0
)
)
uid 7177,0
)
*344 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "deser_eof"
t "std_logic"
o 24
suid 189,0
)
)
uid 7179,0
)
*345 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "deser_we"
t "std_logic"
o 26
suid 190,0
)
)
uid 7181,0
)
*346 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "deser_data_len"
t "std_logic_vector"
b "(10 downto 0)"
o 21
suid 191,0
)
)
uid 7183,0
)
*347 (LeafLogPort
port (LogicalPort
decl (Decl
n "capture_len_i"
t "std_logic_vector"
b "(15 downto 0)"
o 2
suid 194,0
)
)
uid 7762,0
)
*348 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "fifo_full"
t "std_logic"
o 28
suid 216,0
)
)
uid 9514,0
)
*349 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "deser_data_truncd"
t "std_logic"
o 23
suid 224,0
)
)
uid 9629,0
)
*350 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "fifo_near_full"
t "std_logic"
o 29
suid 226,0
)
)
uid 10027,0
)
*351 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "serdata"
t "std_logic"
o 34
suid 253,0
)
)
uid 12133,0
)
*352 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "dropped_pkts"
t "slv8"
prec "-- deser monitoring"
preAdd 0
o 27
suid 254,0
)
)
uid 12135,0
)
*353 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "spy_data"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 35
suid 281,0
)
)
uid 15629,0
)
*354 (LeafLogPort
port (LogicalPort
decl (Decl
n "reg_spysig_ctl_i"
t "std_logic_vector"
b "(15 downto 0)"
o 8
suid 286,0
)
)
uid 15784,0
)
*355 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ZERO24"
t "std_logic_vector"
b "(23 DOWNTO 0)"
o 17
suid 290,0
)
)
uid 16337,0
)
*356 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ZERO12"
t "std_logic_vector"
b "(11 DOWNTO 0)"
o 16
suid 291,0
)
)
uid 16339,0
)
*357 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "deser_data_len_wr"
t "std_logic"
o 22
suid 293,0
)
)
uid 16523,0
)
*358 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "len_fifo_full"
t "std_logic"
o 32
suid 296,0
)
)
uid 16640,0
)
*359 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "len_fifo_near_full"
t "std_logic"
o 33
suid 297,0
)
)
uid 16642,0
)
*360 (LeafLogPort
port (LogicalPort
decl (Decl
n "lld_i"
t "std_logic"
o 5
suid 317,0
)
)
uid 17298,0
)
*361 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "lls_o"
t "t_llsrc"
prec "-- locallink tx interface"
preAdd 0
o 12
suid 318,0
)
)
uid 17300,0
)
*362 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "tseen_lch"
t "std_logic"
o 39
suid 324,0
)
)
uid 18426,0
)
*363 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "header_seen"
t "std_logic"
posAdd 0
o 30
suid 325,0
)
)
uid 18428,0
)
*364 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "tseen_lch_clr"
t "std_logic"
o 40
suid 326,0
)
)
uid 18430,0
)
*365 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "trailer_seen"
t "std_logic"
o 38
suid 327,0
)
)
uid 18432,0
)
*366 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "hseen_lch"
t "std_logic"
o 31
suid 328,0
)
)
uid 18434,0
)
*367 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "sr_data_o"
t "std_logic_vector"
b "(34 downto 0)"
o 36
suid 330,0
)
)
uid 18436,0
)
*368 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ZERO3"
t "std_logic_vector"
b "(2 downto 0)"
o 18
suid 333,0
)
)
uid 18818,0
)
*369 (LeafLogPort
port (LogicalPort
decl (Decl
n "STREAM_ID"
t "integer"
o 1
suid 335,0
)
)
uid 19070,0
)
*370 (LeafLogPort
port (LogicalPort
decl (Decl
n "ocraw_start_i"
t "std_logic"
o 6
suid 337,0
)
)
uid 19268,0
)
*371 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "sr_data_word"
t "std_logic_vector"
b "(15 downto 0)"
o 37
suid 339,0
)
)
uid 19475,0
)
*372 (LeafLogPort
port (LogicalPort
decl (Decl
n "hold_reg_rst_i"
t "std_logic"
o 4
suid 342,0
)
)
uid 19778,0
)
*373 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "spy_hold_reg_o"
t "std_logic_vector"
b "(15 downto 0)"
o 13
suid 344,0
)
)
uid 19780,0
)
*374 (LeafLogPort
port (LogicalPort
decl (Decl
n "rawsigs_i"
t "std_logic_vector"
b "(15 downto 0)"
o 7
suid 345,0
)
)
uid 19983,0
)
*375 (LeafLogPort
port (LogicalPort
decl (Decl
n "spy_sig_i"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 11
suid 346,0
)
)
uid 19985,0
)
*376 (LeafLogPort
port (LogicalPort
decl (Decl
n "sink_go_i"
t "std_logic"
o 10
suid 347,0
)
)
uid 20175,0
)
*377 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "capture_start"
t "std_logic"
posAdd 0
o 19
suid 349,0
)
)
uid 20177,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 67,0
optionalChildren [
*378 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "courier,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "courier,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "courier,10,0"
)
emptyMRCItem *379 (MRCItem
litem &325
pos 40
dimension 20
)
uid 69,0
optionalChildren [
*380 (MRCItem
litem &326
pos 0
dimension 20
uid 70,0
)
*381 (MRCItem
litem &327
pos 1
dimension 23
uid 71,0
)
*382 (MRCItem
litem &328
pos 2
hidden 1
dimension 20
uid 72,0
)
*383 (MRCItem
litem &338
pos 2
dimension 20
uid 683,0
)
*384 (MRCItem
litem &339
pos 23
dimension 20
uid 1918,0
)
*385 (MRCItem
litem &340
pos 24
dimension 20
uid 1951,0
)
*386 (MRCItem
litem &341
pos 1
dimension 20
uid 4775,0
)
*387 (MRCItem
litem &342
pos 14
dimension 20
uid 7176,0
)
*388 (MRCItem
litem &343
pos 18
dimension 20
uid 7178,0
)
*389 (MRCItem
litem &344
pos 17
dimension 20
uid 7180,0
)
*390 (MRCItem
litem &345
pos 19
dimension 20
uid 7182,0
)
*391 (MRCItem
litem &346
pos 15
dimension 20
uid 7184,0
)
*392 (MRCItem
litem &347
pos 0
dimension 20
uid 7763,0
)
*393 (MRCItem
litem &348
pos 21
dimension 20
uid 9515,0
)
*394 (MRCItem
litem &349
pos 16
dimension 20
uid 9630,0
)
*395 (MRCItem
litem &350
pos 22
dimension 20
uid 10028,0
)
*396 (MRCItem
litem &351
pos 25
dimension 20
uid 12134,0
)
*397 (MRCItem
litem &352
pos 20
dimension 20
uid 12136,0
)
*398 (MRCItem
litem &353
pos 13
dimension 20
uid 15630,0
)
*399 (MRCItem
litem &354
pos 3
dimension 20
uid 15785,0
)
*400 (MRCItem
litem &355
pos 26
dimension 20
uid 16338,0
)
*401 (MRCItem
litem &356
pos 27
dimension 20
uid 16340,0
)
*402 (MRCItem
litem &357
pos 28
dimension 20
uid 16524,0
)
*403 (MRCItem
litem &358
pos 29
dimension 20
uid 16641,0
)
*404 (MRCItem
litem &359
pos 30
dimension 20
uid 16643,0
)
*405 (MRCItem
litem &360
pos 4
dimension 20
uid 17299,0
)
*406 (MRCItem
litem &361
pos 5
dimension 20
uid 17301,0
)
*407 (MRCItem
litem &362
pos 31
dimension 20
uid 18427,0
)
*408 (MRCItem
litem &363
pos 32
dimension 20
uid 18429,0
)
*409 (MRCItem
litem &364
pos 33
dimension 20
uid 18431,0
)
*410 (MRCItem
litem &365
pos 34
dimension 20
uid 18433,0
)
*411 (MRCItem
litem &366
pos 35
dimension 20
uid 18435,0
)
*412 (MRCItem
litem &367
pos 36
dimension 20
uid 18437,0
)
*413 (MRCItem
litem &368
pos 37
dimension 20
uid 18819,0
)
*414 (MRCItem
litem &369
pos 6
dimension 20
uid 19071,0
)
*415 (MRCItem
litem &370
pos 7
dimension 20
uid 19269,0
)
*416 (MRCItem
litem &371
pos 38
dimension 20
uid 19476,0
)
*417 (MRCItem
litem &372
pos 8
dimension 20
uid 19779,0
)
*418 (MRCItem
litem &373
pos 9
dimension 20
uid 19781,0
)
*419 (MRCItem
litem &374
pos 10
dimension 20
uid 19984,0
)
*420 (MRCItem
litem &375
pos 11
dimension 20
uid 19986,0
)
*421 (MRCItem
litem &376
pos 12
dimension 20
uid 20176,0
)
*422 (MRCItem
litem &377
pos 39
dimension 20
uid 20178,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "courier,10,0"
textAngle 90
)
uid 73,0
optionalChildren [
*423 (MRCItem
litem &329
pos 0
dimension 20
uid 74,0
)
*424 (MRCItem
litem &331
pos 1
dimension 50
uid 75,0
)
*425 (MRCItem
litem &332
pos 2
dimension 124
uid 76,0
)
*426 (MRCItem
litem &333
pos 3
dimension 50
uid 77,0
)
*427 (MRCItem
litem &334
pos 4
dimension 100
uid 78,0
)
*428 (MRCItem
litem &335
pos 5
dimension 100
uid 79,0
)
*429 (MRCItem
litem &336
pos 6
dimension 50
uid 80,0
)
*430 (MRCItem
litem &337
pos 7
dimension 80
uid 81,0
)
]
)
fixedCol 4
fixedRow 2
name "Ports"
uid 68,0
vaOverrides [
]
)
]
)
uid 53,0
)
genericsCommonDM (CommonDM
ldm (LogicalDM
emptyRow *431 (LEmptyRow
)
uid 83,0
optionalChildren [
*432 (RefLabelRowHdr
)
*433 (TitleRowHdr
)
*434 (FilterRowHdr
)
*435 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*436 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*437 (GroupColHdr
tm "GroupColHdrMgr"
)
*438 (NameColHdr
tm "GenericNameColHdrMgr"
)
*439 (TypeColHdr
tm "GenericTypeColHdrMgr"
)
*440 (InitColHdr
tm "GenericValueColHdrMgr"
)
*441 (PragmaColHdr
tm "GenericPragmaColHdrMgr"
)
*442 (EolColHdr
tm "GenericEolColHdrMgr"
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 95,0
optionalChildren [
*443 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "courier,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "courier,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "courier,10,0"
)
emptyMRCItem *444 (MRCItem
litem &431
pos 0
dimension 20
)
uid 97,0
optionalChildren [
*445 (MRCItem
litem &432
pos 0
dimension 20
uid 98,0
)
*446 (MRCItem
litem &433
pos 1
dimension 23
uid 99,0
)
*447 (MRCItem
litem &434
pos 2
hidden 1
dimension 20
uid 100,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "courier,10,0"
textAngle 90
)
uid 101,0
optionalChildren [
*448 (MRCItem
litem &435
pos 0
dimension 20
uid 102,0
)
*449 (MRCItem
litem &437
pos 1
dimension 50
uid 103,0
)
*450 (MRCItem
litem &438
pos 2
dimension 100
uid 104,0
)
*451 (MRCItem
litem &439
pos 3
dimension 100
uid 105,0
)
*452 (MRCItem
litem &440
pos 4
dimension 50
uid 106,0
)
*453 (MRCItem
litem &441
pos 5
dimension 50
uid 107,0
)
*454 (MRCItem
litem &442
pos 6
dimension 80
uid 108,0
)
]
)
fixedCol 3
fixedRow 2
name "Ports"
uid 96,0
vaOverrides [
]
)
]
)
uid 82,0
type 1
)
activeModelName "BlockDiag"
)
