{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1650014611618 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1650014611618 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 15 14:53:31 2022 " "Processing started: Fri Apr 15 14:53:31 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1650014611618 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650014611618 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off dp_ram_8x16 -c dp_ram_8x16 " "Command: quartus_map --read_settings_files=on --write_settings_files=off dp_ram_8x16 -c dp_ram_8x16" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650014611618 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1650014611933 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1650014611933 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "dp_ram_8x16.v(22) " "Verilog HDL warning at dp_ram_8x16.v(22): extended using \"x\" or \"z\"" {  } { { "../rtl/dp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/2 ASYN_DUAL_PORT_RAM_8x16/rtl/dp_ram_8x16.v" 22 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1650014618693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/maven learning/practicals/lab5/2 asyn_dual_port_ram_8x16/rtl/dp_ram_8x16.v 1 1 " "Found 1 design units, including 1 entities, in source file /maven learning/practicals/lab5/2 asyn_dual_port_ram_8x16/rtl/dp_ram_8x16.v" { { "Info" "ISGN_ENTITY_NAME" "1 dp_ram_8x16 " "Found entity 1: dp_ram_8x16" {  } { { "../rtl/dp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/2 ASYN_DUAL_PORT_RAM_8x16/rtl/dp_ram_8x16.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650014618694 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650014618694 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "dp_ram_8x16 " "Elaborating entity \"dp_ram_8x16\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1650014618716 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 dp_ram_8x16.v(22) " "Verilog HDL assignment warning at dp_ram_8x16.v(22): truncated value with size 32 to match size of target (16)" {  } { { "../rtl/dp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/2 ASYN_DUAL_PORT_RAM_8x16/rtl/dp_ram_8x16.v" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1650014618717 "|dp_ram_8x16"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i dp_ram_8x16.v(26) " "Verilog HDL Always Construct warning at dp_ram_8x16.v(26): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/dp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/2 ASYN_DUAL_PORT_RAM_8x16/rtl/dp_ram_8x16.v" 26 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1650014618718 "|dp_ram_8x16"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "temp dp_ram_8x16.v(26) " "Verilog HDL Always Construct warning at dp_ram_8x16.v(26): inferring latch(es) for variable \"temp\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/dp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/2 ASYN_DUAL_PORT_RAM_8x16/rtl/dp_ram_8x16.v" 26 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1650014618718 "|dp_ram_8x16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[0\] dp_ram_8x16.v(26) " "Inferred latch for \"temp\[0\]\" at dp_ram_8x16.v(26)" {  } { { "../rtl/dp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/2 ASYN_DUAL_PORT_RAM_8x16/rtl/dp_ram_8x16.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650014618720 "|dp_ram_8x16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[1\] dp_ram_8x16.v(26) " "Inferred latch for \"temp\[1\]\" at dp_ram_8x16.v(26)" {  } { { "../rtl/dp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/2 ASYN_DUAL_PORT_RAM_8x16/rtl/dp_ram_8x16.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650014618720 "|dp_ram_8x16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[2\] dp_ram_8x16.v(26) " "Inferred latch for \"temp\[2\]\" at dp_ram_8x16.v(26)" {  } { { "../rtl/dp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/2 ASYN_DUAL_PORT_RAM_8x16/rtl/dp_ram_8x16.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650014618720 "|dp_ram_8x16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[3\] dp_ram_8x16.v(26) " "Inferred latch for \"temp\[3\]\" at dp_ram_8x16.v(26)" {  } { { "../rtl/dp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/2 ASYN_DUAL_PORT_RAM_8x16/rtl/dp_ram_8x16.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650014618720 "|dp_ram_8x16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[4\] dp_ram_8x16.v(26) " "Inferred latch for \"temp\[4\]\" at dp_ram_8x16.v(26)" {  } { { "../rtl/dp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/2 ASYN_DUAL_PORT_RAM_8x16/rtl/dp_ram_8x16.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650014618720 "|dp_ram_8x16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[5\] dp_ram_8x16.v(26) " "Inferred latch for \"temp\[5\]\" at dp_ram_8x16.v(26)" {  } { { "../rtl/dp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/2 ASYN_DUAL_PORT_RAM_8x16/rtl/dp_ram_8x16.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650014618720 "|dp_ram_8x16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[6\] dp_ram_8x16.v(26) " "Inferred latch for \"temp\[6\]\" at dp_ram_8x16.v(26)" {  } { { "../rtl/dp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/2 ASYN_DUAL_PORT_RAM_8x16/rtl/dp_ram_8x16.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650014618720 "|dp_ram_8x16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[7\] dp_ram_8x16.v(26) " "Inferred latch for \"temp\[7\]\" at dp_ram_8x16.v(26)" {  } { { "../rtl/dp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/2 ASYN_DUAL_PORT_RAM_8x16/rtl/dp_ram_8x16.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650014618720 "|dp_ram_8x16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[8\] dp_ram_8x16.v(26) " "Inferred latch for \"temp\[8\]\" at dp_ram_8x16.v(26)" {  } { { "../rtl/dp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/2 ASYN_DUAL_PORT_RAM_8x16/rtl/dp_ram_8x16.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650014618720 "|dp_ram_8x16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[9\] dp_ram_8x16.v(26) " "Inferred latch for \"temp\[9\]\" at dp_ram_8x16.v(26)" {  } { { "../rtl/dp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/2 ASYN_DUAL_PORT_RAM_8x16/rtl/dp_ram_8x16.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650014618720 "|dp_ram_8x16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[10\] dp_ram_8x16.v(26) " "Inferred latch for \"temp\[10\]\" at dp_ram_8x16.v(26)" {  } { { "../rtl/dp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/2 ASYN_DUAL_PORT_RAM_8x16/rtl/dp_ram_8x16.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650014618720 "|dp_ram_8x16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[11\] dp_ram_8x16.v(26) " "Inferred latch for \"temp\[11\]\" at dp_ram_8x16.v(26)" {  } { { "../rtl/dp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/2 ASYN_DUAL_PORT_RAM_8x16/rtl/dp_ram_8x16.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650014618720 "|dp_ram_8x16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[12\] dp_ram_8x16.v(26) " "Inferred latch for \"temp\[12\]\" at dp_ram_8x16.v(26)" {  } { { "../rtl/dp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/2 ASYN_DUAL_PORT_RAM_8x16/rtl/dp_ram_8x16.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650014618720 "|dp_ram_8x16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[13\] dp_ram_8x16.v(26) " "Inferred latch for \"temp\[13\]\" at dp_ram_8x16.v(26)" {  } { { "../rtl/dp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/2 ASYN_DUAL_PORT_RAM_8x16/rtl/dp_ram_8x16.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650014618720 "|dp_ram_8x16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[14\] dp_ram_8x16.v(26) " "Inferred latch for \"temp\[14\]\" at dp_ram_8x16.v(26)" {  } { { "../rtl/dp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/2 ASYN_DUAL_PORT_RAM_8x16/rtl/dp_ram_8x16.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650014618720 "|dp_ram_8x16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[15\] dp_ram_8x16.v(26) " "Inferred latch for \"temp\[15\]\" at dp_ram_8x16.v(26)" {  } { { "../rtl/dp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/2 ASYN_DUAL_PORT_RAM_8x16/rtl/dp_ram_8x16.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650014618720 "|dp_ram_8x16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[0\]\[0\] dp_ram_8x16.v(26) " "Inferred latch for \"mem\[0\]\[0\]\" at dp_ram_8x16.v(26)" {  } { { "../rtl/dp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/2 ASYN_DUAL_PORT_RAM_8x16/rtl/dp_ram_8x16.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650014618720 "|dp_ram_8x16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[0\]\[1\] dp_ram_8x16.v(26) " "Inferred latch for \"mem\[0\]\[1\]\" at dp_ram_8x16.v(26)" {  } { { "../rtl/dp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/2 ASYN_DUAL_PORT_RAM_8x16/rtl/dp_ram_8x16.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650014618721 "|dp_ram_8x16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[0\]\[2\] dp_ram_8x16.v(26) " "Inferred latch for \"mem\[0\]\[2\]\" at dp_ram_8x16.v(26)" {  } { { "../rtl/dp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/2 ASYN_DUAL_PORT_RAM_8x16/rtl/dp_ram_8x16.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650014618721 "|dp_ram_8x16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[0\]\[3\] dp_ram_8x16.v(26) " "Inferred latch for \"mem\[0\]\[3\]\" at dp_ram_8x16.v(26)" {  } { { "../rtl/dp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/2 ASYN_DUAL_PORT_RAM_8x16/rtl/dp_ram_8x16.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650014618721 "|dp_ram_8x16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[0\]\[4\] dp_ram_8x16.v(26) " "Inferred latch for \"mem\[0\]\[4\]\" at dp_ram_8x16.v(26)" {  } { { "../rtl/dp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/2 ASYN_DUAL_PORT_RAM_8x16/rtl/dp_ram_8x16.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650014618721 "|dp_ram_8x16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[0\]\[5\] dp_ram_8x16.v(26) " "Inferred latch for \"mem\[0\]\[5\]\" at dp_ram_8x16.v(26)" {  } { { "../rtl/dp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/2 ASYN_DUAL_PORT_RAM_8x16/rtl/dp_ram_8x16.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650014618721 "|dp_ram_8x16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[0\]\[6\] dp_ram_8x16.v(26) " "Inferred latch for \"mem\[0\]\[6\]\" at dp_ram_8x16.v(26)" {  } { { "../rtl/dp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/2 ASYN_DUAL_PORT_RAM_8x16/rtl/dp_ram_8x16.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650014618721 "|dp_ram_8x16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[0\]\[7\] dp_ram_8x16.v(26) " "Inferred latch for \"mem\[0\]\[7\]\" at dp_ram_8x16.v(26)" {  } { { "../rtl/dp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/2 ASYN_DUAL_PORT_RAM_8x16/rtl/dp_ram_8x16.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650014618721 "|dp_ram_8x16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[0\]\[8\] dp_ram_8x16.v(26) " "Inferred latch for \"mem\[0\]\[8\]\" at dp_ram_8x16.v(26)" {  } { { "../rtl/dp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/2 ASYN_DUAL_PORT_RAM_8x16/rtl/dp_ram_8x16.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650014618721 "|dp_ram_8x16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[0\]\[9\] dp_ram_8x16.v(26) " "Inferred latch for \"mem\[0\]\[9\]\" at dp_ram_8x16.v(26)" {  } { { "../rtl/dp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/2 ASYN_DUAL_PORT_RAM_8x16/rtl/dp_ram_8x16.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650014618721 "|dp_ram_8x16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[0\]\[10\] dp_ram_8x16.v(26) " "Inferred latch for \"mem\[0\]\[10\]\" at dp_ram_8x16.v(26)" {  } { { "../rtl/dp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/2 ASYN_DUAL_PORT_RAM_8x16/rtl/dp_ram_8x16.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650014618721 "|dp_ram_8x16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[0\]\[11\] dp_ram_8x16.v(26) " "Inferred latch for \"mem\[0\]\[11\]\" at dp_ram_8x16.v(26)" {  } { { "../rtl/dp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/2 ASYN_DUAL_PORT_RAM_8x16/rtl/dp_ram_8x16.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650014618721 "|dp_ram_8x16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[0\]\[12\] dp_ram_8x16.v(26) " "Inferred latch for \"mem\[0\]\[12\]\" at dp_ram_8x16.v(26)" {  } { { "../rtl/dp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/2 ASYN_DUAL_PORT_RAM_8x16/rtl/dp_ram_8x16.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650014618721 "|dp_ram_8x16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[0\]\[13\] dp_ram_8x16.v(26) " "Inferred latch for \"mem\[0\]\[13\]\" at dp_ram_8x16.v(26)" {  } { { "../rtl/dp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/2 ASYN_DUAL_PORT_RAM_8x16/rtl/dp_ram_8x16.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650014618721 "|dp_ram_8x16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[0\]\[14\] dp_ram_8x16.v(26) " "Inferred latch for \"mem\[0\]\[14\]\" at dp_ram_8x16.v(26)" {  } { { "../rtl/dp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/2 ASYN_DUAL_PORT_RAM_8x16/rtl/dp_ram_8x16.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650014618721 "|dp_ram_8x16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[0\]\[15\] dp_ram_8x16.v(26) " "Inferred latch for \"mem\[0\]\[15\]\" at dp_ram_8x16.v(26)" {  } { { "../rtl/dp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/2 ASYN_DUAL_PORT_RAM_8x16/rtl/dp_ram_8x16.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650014618721 "|dp_ram_8x16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[1\]\[0\] dp_ram_8x16.v(26) " "Inferred latch for \"mem\[1\]\[0\]\" at dp_ram_8x16.v(26)" {  } { { "../rtl/dp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/2 ASYN_DUAL_PORT_RAM_8x16/rtl/dp_ram_8x16.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650014618721 "|dp_ram_8x16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[1\]\[1\] dp_ram_8x16.v(26) " "Inferred latch for \"mem\[1\]\[1\]\" at dp_ram_8x16.v(26)" {  } { { "../rtl/dp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/2 ASYN_DUAL_PORT_RAM_8x16/rtl/dp_ram_8x16.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650014618721 "|dp_ram_8x16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[1\]\[2\] dp_ram_8x16.v(26) " "Inferred latch for \"mem\[1\]\[2\]\" at dp_ram_8x16.v(26)" {  } { { "../rtl/dp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/2 ASYN_DUAL_PORT_RAM_8x16/rtl/dp_ram_8x16.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650014618721 "|dp_ram_8x16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[1\]\[3\] dp_ram_8x16.v(26) " "Inferred latch for \"mem\[1\]\[3\]\" at dp_ram_8x16.v(26)" {  } { { "../rtl/dp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/2 ASYN_DUAL_PORT_RAM_8x16/rtl/dp_ram_8x16.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650014618722 "|dp_ram_8x16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[1\]\[4\] dp_ram_8x16.v(26) " "Inferred latch for \"mem\[1\]\[4\]\" at dp_ram_8x16.v(26)" {  } { { "../rtl/dp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/2 ASYN_DUAL_PORT_RAM_8x16/rtl/dp_ram_8x16.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650014618722 "|dp_ram_8x16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[1\]\[5\] dp_ram_8x16.v(26) " "Inferred latch for \"mem\[1\]\[5\]\" at dp_ram_8x16.v(26)" {  } { { "../rtl/dp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/2 ASYN_DUAL_PORT_RAM_8x16/rtl/dp_ram_8x16.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650014618722 "|dp_ram_8x16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[1\]\[6\] dp_ram_8x16.v(26) " "Inferred latch for \"mem\[1\]\[6\]\" at dp_ram_8x16.v(26)" {  } { { "../rtl/dp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/2 ASYN_DUAL_PORT_RAM_8x16/rtl/dp_ram_8x16.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650014618722 "|dp_ram_8x16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[1\]\[7\] dp_ram_8x16.v(26) " "Inferred latch for \"mem\[1\]\[7\]\" at dp_ram_8x16.v(26)" {  } { { "../rtl/dp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/2 ASYN_DUAL_PORT_RAM_8x16/rtl/dp_ram_8x16.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650014618722 "|dp_ram_8x16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[1\]\[8\] dp_ram_8x16.v(26) " "Inferred latch for \"mem\[1\]\[8\]\" at dp_ram_8x16.v(26)" {  } { { "../rtl/dp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/2 ASYN_DUAL_PORT_RAM_8x16/rtl/dp_ram_8x16.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650014618722 "|dp_ram_8x16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[1\]\[9\] dp_ram_8x16.v(26) " "Inferred latch for \"mem\[1\]\[9\]\" at dp_ram_8x16.v(26)" {  } { { "../rtl/dp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/2 ASYN_DUAL_PORT_RAM_8x16/rtl/dp_ram_8x16.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650014618722 "|dp_ram_8x16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[1\]\[10\] dp_ram_8x16.v(26) " "Inferred latch for \"mem\[1\]\[10\]\" at dp_ram_8x16.v(26)" {  } { { "../rtl/dp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/2 ASYN_DUAL_PORT_RAM_8x16/rtl/dp_ram_8x16.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650014618722 "|dp_ram_8x16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[1\]\[11\] dp_ram_8x16.v(26) " "Inferred latch for \"mem\[1\]\[11\]\" at dp_ram_8x16.v(26)" {  } { { "../rtl/dp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/2 ASYN_DUAL_PORT_RAM_8x16/rtl/dp_ram_8x16.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650014618722 "|dp_ram_8x16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[1\]\[12\] dp_ram_8x16.v(26) " "Inferred latch for \"mem\[1\]\[12\]\" at dp_ram_8x16.v(26)" {  } { { "../rtl/dp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/2 ASYN_DUAL_PORT_RAM_8x16/rtl/dp_ram_8x16.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650014618722 "|dp_ram_8x16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[1\]\[13\] dp_ram_8x16.v(26) " "Inferred latch for \"mem\[1\]\[13\]\" at dp_ram_8x16.v(26)" {  } { { "../rtl/dp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/2 ASYN_DUAL_PORT_RAM_8x16/rtl/dp_ram_8x16.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650014618722 "|dp_ram_8x16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[1\]\[14\] dp_ram_8x16.v(26) " "Inferred latch for \"mem\[1\]\[14\]\" at dp_ram_8x16.v(26)" {  } { { "../rtl/dp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/2 ASYN_DUAL_PORT_RAM_8x16/rtl/dp_ram_8x16.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650014618722 "|dp_ram_8x16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[1\]\[15\] dp_ram_8x16.v(26) " "Inferred latch for \"mem\[1\]\[15\]\" at dp_ram_8x16.v(26)" {  } { { "../rtl/dp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/2 ASYN_DUAL_PORT_RAM_8x16/rtl/dp_ram_8x16.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650014618722 "|dp_ram_8x16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[2\]\[0\] dp_ram_8x16.v(26) " "Inferred latch for \"mem\[2\]\[0\]\" at dp_ram_8x16.v(26)" {  } { { "../rtl/dp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/2 ASYN_DUAL_PORT_RAM_8x16/rtl/dp_ram_8x16.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650014618722 "|dp_ram_8x16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[2\]\[1\] dp_ram_8x16.v(26) " "Inferred latch for \"mem\[2\]\[1\]\" at dp_ram_8x16.v(26)" {  } { { "../rtl/dp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/2 ASYN_DUAL_PORT_RAM_8x16/rtl/dp_ram_8x16.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650014618722 "|dp_ram_8x16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[2\]\[2\] dp_ram_8x16.v(26) " "Inferred latch for \"mem\[2\]\[2\]\" at dp_ram_8x16.v(26)" {  } { { "../rtl/dp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/2 ASYN_DUAL_PORT_RAM_8x16/rtl/dp_ram_8x16.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650014618722 "|dp_ram_8x16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[2\]\[3\] dp_ram_8x16.v(26) " "Inferred latch for \"mem\[2\]\[3\]\" at dp_ram_8x16.v(26)" {  } { { "../rtl/dp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/2 ASYN_DUAL_PORT_RAM_8x16/rtl/dp_ram_8x16.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650014618722 "|dp_ram_8x16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[2\]\[4\] dp_ram_8x16.v(26) " "Inferred latch for \"mem\[2\]\[4\]\" at dp_ram_8x16.v(26)" {  } { { "../rtl/dp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/2 ASYN_DUAL_PORT_RAM_8x16/rtl/dp_ram_8x16.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650014618722 "|dp_ram_8x16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[2\]\[5\] dp_ram_8x16.v(26) " "Inferred latch for \"mem\[2\]\[5\]\" at dp_ram_8x16.v(26)" {  } { { "../rtl/dp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/2 ASYN_DUAL_PORT_RAM_8x16/rtl/dp_ram_8x16.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650014618722 "|dp_ram_8x16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[2\]\[6\] dp_ram_8x16.v(26) " "Inferred latch for \"mem\[2\]\[6\]\" at dp_ram_8x16.v(26)" {  } { { "../rtl/dp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/2 ASYN_DUAL_PORT_RAM_8x16/rtl/dp_ram_8x16.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650014618723 "|dp_ram_8x16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[2\]\[7\] dp_ram_8x16.v(26) " "Inferred latch for \"mem\[2\]\[7\]\" at dp_ram_8x16.v(26)" {  } { { "../rtl/dp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/2 ASYN_DUAL_PORT_RAM_8x16/rtl/dp_ram_8x16.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650014618723 "|dp_ram_8x16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[2\]\[8\] dp_ram_8x16.v(26) " "Inferred latch for \"mem\[2\]\[8\]\" at dp_ram_8x16.v(26)" {  } { { "../rtl/dp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/2 ASYN_DUAL_PORT_RAM_8x16/rtl/dp_ram_8x16.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650014618723 "|dp_ram_8x16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[2\]\[9\] dp_ram_8x16.v(26) " "Inferred latch for \"mem\[2\]\[9\]\" at dp_ram_8x16.v(26)" {  } { { "../rtl/dp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/2 ASYN_DUAL_PORT_RAM_8x16/rtl/dp_ram_8x16.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650014618723 "|dp_ram_8x16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[2\]\[10\] dp_ram_8x16.v(26) " "Inferred latch for \"mem\[2\]\[10\]\" at dp_ram_8x16.v(26)" {  } { { "../rtl/dp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/2 ASYN_DUAL_PORT_RAM_8x16/rtl/dp_ram_8x16.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650014618723 "|dp_ram_8x16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[2\]\[11\] dp_ram_8x16.v(26) " "Inferred latch for \"mem\[2\]\[11\]\" at dp_ram_8x16.v(26)" {  } { { "../rtl/dp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/2 ASYN_DUAL_PORT_RAM_8x16/rtl/dp_ram_8x16.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650014618723 "|dp_ram_8x16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[2\]\[12\] dp_ram_8x16.v(26) " "Inferred latch for \"mem\[2\]\[12\]\" at dp_ram_8x16.v(26)" {  } { { "../rtl/dp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/2 ASYN_DUAL_PORT_RAM_8x16/rtl/dp_ram_8x16.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650014618723 "|dp_ram_8x16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[2\]\[13\] dp_ram_8x16.v(26) " "Inferred latch for \"mem\[2\]\[13\]\" at dp_ram_8x16.v(26)" {  } { { "../rtl/dp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/2 ASYN_DUAL_PORT_RAM_8x16/rtl/dp_ram_8x16.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650014618723 "|dp_ram_8x16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[2\]\[14\] dp_ram_8x16.v(26) " "Inferred latch for \"mem\[2\]\[14\]\" at dp_ram_8x16.v(26)" {  } { { "../rtl/dp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/2 ASYN_DUAL_PORT_RAM_8x16/rtl/dp_ram_8x16.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650014618723 "|dp_ram_8x16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[2\]\[15\] dp_ram_8x16.v(26) " "Inferred latch for \"mem\[2\]\[15\]\" at dp_ram_8x16.v(26)" {  } { { "../rtl/dp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/2 ASYN_DUAL_PORT_RAM_8x16/rtl/dp_ram_8x16.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650014618723 "|dp_ram_8x16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[3\]\[0\] dp_ram_8x16.v(26) " "Inferred latch for \"mem\[3\]\[0\]\" at dp_ram_8x16.v(26)" {  } { { "../rtl/dp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/2 ASYN_DUAL_PORT_RAM_8x16/rtl/dp_ram_8x16.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650014618723 "|dp_ram_8x16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[3\]\[1\] dp_ram_8x16.v(26) " "Inferred latch for \"mem\[3\]\[1\]\" at dp_ram_8x16.v(26)" {  } { { "../rtl/dp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/2 ASYN_DUAL_PORT_RAM_8x16/rtl/dp_ram_8x16.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650014618723 "|dp_ram_8x16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[3\]\[2\] dp_ram_8x16.v(26) " "Inferred latch for \"mem\[3\]\[2\]\" at dp_ram_8x16.v(26)" {  } { { "../rtl/dp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/2 ASYN_DUAL_PORT_RAM_8x16/rtl/dp_ram_8x16.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650014618723 "|dp_ram_8x16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[3\]\[3\] dp_ram_8x16.v(26) " "Inferred latch for \"mem\[3\]\[3\]\" at dp_ram_8x16.v(26)" {  } { { "../rtl/dp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/2 ASYN_DUAL_PORT_RAM_8x16/rtl/dp_ram_8x16.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650014618723 "|dp_ram_8x16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[3\]\[4\] dp_ram_8x16.v(26) " "Inferred latch for \"mem\[3\]\[4\]\" at dp_ram_8x16.v(26)" {  } { { "../rtl/dp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/2 ASYN_DUAL_PORT_RAM_8x16/rtl/dp_ram_8x16.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650014618723 "|dp_ram_8x16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[3\]\[5\] dp_ram_8x16.v(26) " "Inferred latch for \"mem\[3\]\[5\]\" at dp_ram_8x16.v(26)" {  } { { "../rtl/dp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/2 ASYN_DUAL_PORT_RAM_8x16/rtl/dp_ram_8x16.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650014618723 "|dp_ram_8x16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[3\]\[6\] dp_ram_8x16.v(26) " "Inferred latch for \"mem\[3\]\[6\]\" at dp_ram_8x16.v(26)" {  } { { "../rtl/dp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/2 ASYN_DUAL_PORT_RAM_8x16/rtl/dp_ram_8x16.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650014618723 "|dp_ram_8x16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[3\]\[7\] dp_ram_8x16.v(26) " "Inferred latch for \"mem\[3\]\[7\]\" at dp_ram_8x16.v(26)" {  } { { "../rtl/dp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/2 ASYN_DUAL_PORT_RAM_8x16/rtl/dp_ram_8x16.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650014618723 "|dp_ram_8x16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[3\]\[8\] dp_ram_8x16.v(26) " "Inferred latch for \"mem\[3\]\[8\]\" at dp_ram_8x16.v(26)" {  } { { "../rtl/dp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/2 ASYN_DUAL_PORT_RAM_8x16/rtl/dp_ram_8x16.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650014618723 "|dp_ram_8x16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[3\]\[9\] dp_ram_8x16.v(26) " "Inferred latch for \"mem\[3\]\[9\]\" at dp_ram_8x16.v(26)" {  } { { "../rtl/dp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/2 ASYN_DUAL_PORT_RAM_8x16/rtl/dp_ram_8x16.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650014618724 "|dp_ram_8x16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[3\]\[10\] dp_ram_8x16.v(26) " "Inferred latch for \"mem\[3\]\[10\]\" at dp_ram_8x16.v(26)" {  } { { "../rtl/dp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/2 ASYN_DUAL_PORT_RAM_8x16/rtl/dp_ram_8x16.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650014618724 "|dp_ram_8x16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[3\]\[11\] dp_ram_8x16.v(26) " "Inferred latch for \"mem\[3\]\[11\]\" at dp_ram_8x16.v(26)" {  } { { "../rtl/dp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/2 ASYN_DUAL_PORT_RAM_8x16/rtl/dp_ram_8x16.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650014618724 "|dp_ram_8x16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[3\]\[12\] dp_ram_8x16.v(26) " "Inferred latch for \"mem\[3\]\[12\]\" at dp_ram_8x16.v(26)" {  } { { "../rtl/dp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/2 ASYN_DUAL_PORT_RAM_8x16/rtl/dp_ram_8x16.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650014618724 "|dp_ram_8x16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[3\]\[13\] dp_ram_8x16.v(26) " "Inferred latch for \"mem\[3\]\[13\]\" at dp_ram_8x16.v(26)" {  } { { "../rtl/dp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/2 ASYN_DUAL_PORT_RAM_8x16/rtl/dp_ram_8x16.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650014618724 "|dp_ram_8x16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[3\]\[14\] dp_ram_8x16.v(26) " "Inferred latch for \"mem\[3\]\[14\]\" at dp_ram_8x16.v(26)" {  } { { "../rtl/dp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/2 ASYN_DUAL_PORT_RAM_8x16/rtl/dp_ram_8x16.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650014618724 "|dp_ram_8x16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[3\]\[15\] dp_ram_8x16.v(26) " "Inferred latch for \"mem\[3\]\[15\]\" at dp_ram_8x16.v(26)" {  } { { "../rtl/dp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/2 ASYN_DUAL_PORT_RAM_8x16/rtl/dp_ram_8x16.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650014618724 "|dp_ram_8x16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[4\]\[0\] dp_ram_8x16.v(26) " "Inferred latch for \"mem\[4\]\[0\]\" at dp_ram_8x16.v(26)" {  } { { "../rtl/dp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/2 ASYN_DUAL_PORT_RAM_8x16/rtl/dp_ram_8x16.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650014618724 "|dp_ram_8x16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[4\]\[1\] dp_ram_8x16.v(26) " "Inferred latch for \"mem\[4\]\[1\]\" at dp_ram_8x16.v(26)" {  } { { "../rtl/dp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/2 ASYN_DUAL_PORT_RAM_8x16/rtl/dp_ram_8x16.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650014618724 "|dp_ram_8x16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[4\]\[2\] dp_ram_8x16.v(26) " "Inferred latch for \"mem\[4\]\[2\]\" at dp_ram_8x16.v(26)" {  } { { "../rtl/dp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/2 ASYN_DUAL_PORT_RAM_8x16/rtl/dp_ram_8x16.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650014618724 "|dp_ram_8x16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[4\]\[3\] dp_ram_8x16.v(26) " "Inferred latch for \"mem\[4\]\[3\]\" at dp_ram_8x16.v(26)" {  } { { "../rtl/dp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/2 ASYN_DUAL_PORT_RAM_8x16/rtl/dp_ram_8x16.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650014618724 "|dp_ram_8x16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[4\]\[4\] dp_ram_8x16.v(26) " "Inferred latch for \"mem\[4\]\[4\]\" at dp_ram_8x16.v(26)" {  } { { "../rtl/dp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/2 ASYN_DUAL_PORT_RAM_8x16/rtl/dp_ram_8x16.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650014618724 "|dp_ram_8x16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[4\]\[5\] dp_ram_8x16.v(26) " "Inferred latch for \"mem\[4\]\[5\]\" at dp_ram_8x16.v(26)" {  } { { "../rtl/dp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/2 ASYN_DUAL_PORT_RAM_8x16/rtl/dp_ram_8x16.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650014618724 "|dp_ram_8x16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[4\]\[6\] dp_ram_8x16.v(26) " "Inferred latch for \"mem\[4\]\[6\]\" at dp_ram_8x16.v(26)" {  } { { "../rtl/dp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/2 ASYN_DUAL_PORT_RAM_8x16/rtl/dp_ram_8x16.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650014618724 "|dp_ram_8x16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[4\]\[7\] dp_ram_8x16.v(26) " "Inferred latch for \"mem\[4\]\[7\]\" at dp_ram_8x16.v(26)" {  } { { "../rtl/dp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/2 ASYN_DUAL_PORT_RAM_8x16/rtl/dp_ram_8x16.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650014618724 "|dp_ram_8x16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[4\]\[8\] dp_ram_8x16.v(26) " "Inferred latch for \"mem\[4\]\[8\]\" at dp_ram_8x16.v(26)" {  } { { "../rtl/dp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/2 ASYN_DUAL_PORT_RAM_8x16/rtl/dp_ram_8x16.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650014618725 "|dp_ram_8x16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[4\]\[9\] dp_ram_8x16.v(26) " "Inferred latch for \"mem\[4\]\[9\]\" at dp_ram_8x16.v(26)" {  } { { "../rtl/dp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/2 ASYN_DUAL_PORT_RAM_8x16/rtl/dp_ram_8x16.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650014618725 "|dp_ram_8x16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[4\]\[10\] dp_ram_8x16.v(26) " "Inferred latch for \"mem\[4\]\[10\]\" at dp_ram_8x16.v(26)" {  } { { "../rtl/dp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/2 ASYN_DUAL_PORT_RAM_8x16/rtl/dp_ram_8x16.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650014618725 "|dp_ram_8x16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[4\]\[11\] dp_ram_8x16.v(26) " "Inferred latch for \"mem\[4\]\[11\]\" at dp_ram_8x16.v(26)" {  } { { "../rtl/dp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/2 ASYN_DUAL_PORT_RAM_8x16/rtl/dp_ram_8x16.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650014618725 "|dp_ram_8x16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[4\]\[12\] dp_ram_8x16.v(26) " "Inferred latch for \"mem\[4\]\[12\]\" at dp_ram_8x16.v(26)" {  } { { "../rtl/dp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/2 ASYN_DUAL_PORT_RAM_8x16/rtl/dp_ram_8x16.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650014618725 "|dp_ram_8x16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[4\]\[13\] dp_ram_8x16.v(26) " "Inferred latch for \"mem\[4\]\[13\]\" at dp_ram_8x16.v(26)" {  } { { "../rtl/dp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/2 ASYN_DUAL_PORT_RAM_8x16/rtl/dp_ram_8x16.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650014618725 "|dp_ram_8x16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[4\]\[14\] dp_ram_8x16.v(26) " "Inferred latch for \"mem\[4\]\[14\]\" at dp_ram_8x16.v(26)" {  } { { "../rtl/dp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/2 ASYN_DUAL_PORT_RAM_8x16/rtl/dp_ram_8x16.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650014618725 "|dp_ram_8x16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[4\]\[15\] dp_ram_8x16.v(26) " "Inferred latch for \"mem\[4\]\[15\]\" at dp_ram_8x16.v(26)" {  } { { "../rtl/dp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/2 ASYN_DUAL_PORT_RAM_8x16/rtl/dp_ram_8x16.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650014618725 "|dp_ram_8x16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[5\]\[0\] dp_ram_8x16.v(26) " "Inferred latch for \"mem\[5\]\[0\]\" at dp_ram_8x16.v(26)" {  } { { "../rtl/dp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/2 ASYN_DUAL_PORT_RAM_8x16/rtl/dp_ram_8x16.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650014618725 "|dp_ram_8x16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[5\]\[1\] dp_ram_8x16.v(26) " "Inferred latch for \"mem\[5\]\[1\]\" at dp_ram_8x16.v(26)" {  } { { "../rtl/dp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/2 ASYN_DUAL_PORT_RAM_8x16/rtl/dp_ram_8x16.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650014618725 "|dp_ram_8x16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[5\]\[2\] dp_ram_8x16.v(26) " "Inferred latch for \"mem\[5\]\[2\]\" at dp_ram_8x16.v(26)" {  } { { "../rtl/dp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/2 ASYN_DUAL_PORT_RAM_8x16/rtl/dp_ram_8x16.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650014618725 "|dp_ram_8x16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[5\]\[3\] dp_ram_8x16.v(26) " "Inferred latch for \"mem\[5\]\[3\]\" at dp_ram_8x16.v(26)" {  } { { "../rtl/dp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/2 ASYN_DUAL_PORT_RAM_8x16/rtl/dp_ram_8x16.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650014618725 "|dp_ram_8x16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[5\]\[4\] dp_ram_8x16.v(26) " "Inferred latch for \"mem\[5\]\[4\]\" at dp_ram_8x16.v(26)" {  } { { "../rtl/dp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/2 ASYN_DUAL_PORT_RAM_8x16/rtl/dp_ram_8x16.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650014618725 "|dp_ram_8x16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[5\]\[5\] dp_ram_8x16.v(26) " "Inferred latch for \"mem\[5\]\[5\]\" at dp_ram_8x16.v(26)" {  } { { "../rtl/dp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/2 ASYN_DUAL_PORT_RAM_8x16/rtl/dp_ram_8x16.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650014618725 "|dp_ram_8x16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[5\]\[6\] dp_ram_8x16.v(26) " "Inferred latch for \"mem\[5\]\[6\]\" at dp_ram_8x16.v(26)" {  } { { "../rtl/dp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/2 ASYN_DUAL_PORT_RAM_8x16/rtl/dp_ram_8x16.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650014618725 "|dp_ram_8x16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[5\]\[7\] dp_ram_8x16.v(26) " "Inferred latch for \"mem\[5\]\[7\]\" at dp_ram_8x16.v(26)" {  } { { "../rtl/dp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/2 ASYN_DUAL_PORT_RAM_8x16/rtl/dp_ram_8x16.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650014618725 "|dp_ram_8x16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[5\]\[8\] dp_ram_8x16.v(26) " "Inferred latch for \"mem\[5\]\[8\]\" at dp_ram_8x16.v(26)" {  } { { "../rtl/dp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/2 ASYN_DUAL_PORT_RAM_8x16/rtl/dp_ram_8x16.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650014618725 "|dp_ram_8x16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[5\]\[9\] dp_ram_8x16.v(26) " "Inferred latch for \"mem\[5\]\[9\]\" at dp_ram_8x16.v(26)" {  } { { "../rtl/dp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/2 ASYN_DUAL_PORT_RAM_8x16/rtl/dp_ram_8x16.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650014618726 "|dp_ram_8x16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[5\]\[10\] dp_ram_8x16.v(26) " "Inferred latch for \"mem\[5\]\[10\]\" at dp_ram_8x16.v(26)" {  } { { "../rtl/dp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/2 ASYN_DUAL_PORT_RAM_8x16/rtl/dp_ram_8x16.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650014618726 "|dp_ram_8x16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[5\]\[11\] dp_ram_8x16.v(26) " "Inferred latch for \"mem\[5\]\[11\]\" at dp_ram_8x16.v(26)" {  } { { "../rtl/dp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/2 ASYN_DUAL_PORT_RAM_8x16/rtl/dp_ram_8x16.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650014618726 "|dp_ram_8x16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[5\]\[12\] dp_ram_8x16.v(26) " "Inferred latch for \"mem\[5\]\[12\]\" at dp_ram_8x16.v(26)" {  } { { "../rtl/dp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/2 ASYN_DUAL_PORT_RAM_8x16/rtl/dp_ram_8x16.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650014618726 "|dp_ram_8x16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[5\]\[13\] dp_ram_8x16.v(26) " "Inferred latch for \"mem\[5\]\[13\]\" at dp_ram_8x16.v(26)" {  } { { "../rtl/dp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/2 ASYN_DUAL_PORT_RAM_8x16/rtl/dp_ram_8x16.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650014618726 "|dp_ram_8x16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[5\]\[14\] dp_ram_8x16.v(26) " "Inferred latch for \"mem\[5\]\[14\]\" at dp_ram_8x16.v(26)" {  } { { "../rtl/dp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/2 ASYN_DUAL_PORT_RAM_8x16/rtl/dp_ram_8x16.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650014618726 "|dp_ram_8x16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[5\]\[15\] dp_ram_8x16.v(26) " "Inferred latch for \"mem\[5\]\[15\]\" at dp_ram_8x16.v(26)" {  } { { "../rtl/dp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/2 ASYN_DUAL_PORT_RAM_8x16/rtl/dp_ram_8x16.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650014618726 "|dp_ram_8x16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[6\]\[0\] dp_ram_8x16.v(26) " "Inferred latch for \"mem\[6\]\[0\]\" at dp_ram_8x16.v(26)" {  } { { "../rtl/dp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/2 ASYN_DUAL_PORT_RAM_8x16/rtl/dp_ram_8x16.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650014618726 "|dp_ram_8x16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[6\]\[1\] dp_ram_8x16.v(26) " "Inferred latch for \"mem\[6\]\[1\]\" at dp_ram_8x16.v(26)" {  } { { "../rtl/dp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/2 ASYN_DUAL_PORT_RAM_8x16/rtl/dp_ram_8x16.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650014618726 "|dp_ram_8x16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[6\]\[2\] dp_ram_8x16.v(26) " "Inferred latch for \"mem\[6\]\[2\]\" at dp_ram_8x16.v(26)" {  } { { "../rtl/dp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/2 ASYN_DUAL_PORT_RAM_8x16/rtl/dp_ram_8x16.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650014618726 "|dp_ram_8x16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[6\]\[3\] dp_ram_8x16.v(26) " "Inferred latch for \"mem\[6\]\[3\]\" at dp_ram_8x16.v(26)" {  } { { "../rtl/dp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/2 ASYN_DUAL_PORT_RAM_8x16/rtl/dp_ram_8x16.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650014618726 "|dp_ram_8x16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[6\]\[4\] dp_ram_8x16.v(26) " "Inferred latch for \"mem\[6\]\[4\]\" at dp_ram_8x16.v(26)" {  } { { "../rtl/dp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/2 ASYN_DUAL_PORT_RAM_8x16/rtl/dp_ram_8x16.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650014618726 "|dp_ram_8x16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[6\]\[5\] dp_ram_8x16.v(26) " "Inferred latch for \"mem\[6\]\[5\]\" at dp_ram_8x16.v(26)" {  } { { "../rtl/dp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/2 ASYN_DUAL_PORT_RAM_8x16/rtl/dp_ram_8x16.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650014618726 "|dp_ram_8x16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[6\]\[6\] dp_ram_8x16.v(26) " "Inferred latch for \"mem\[6\]\[6\]\" at dp_ram_8x16.v(26)" {  } { { "../rtl/dp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/2 ASYN_DUAL_PORT_RAM_8x16/rtl/dp_ram_8x16.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650014618726 "|dp_ram_8x16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[6\]\[7\] dp_ram_8x16.v(26) " "Inferred latch for \"mem\[6\]\[7\]\" at dp_ram_8x16.v(26)" {  } { { "../rtl/dp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/2 ASYN_DUAL_PORT_RAM_8x16/rtl/dp_ram_8x16.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650014618726 "|dp_ram_8x16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[6\]\[8\] dp_ram_8x16.v(26) " "Inferred latch for \"mem\[6\]\[8\]\" at dp_ram_8x16.v(26)" {  } { { "../rtl/dp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/2 ASYN_DUAL_PORT_RAM_8x16/rtl/dp_ram_8x16.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650014618726 "|dp_ram_8x16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[6\]\[9\] dp_ram_8x16.v(26) " "Inferred latch for \"mem\[6\]\[9\]\" at dp_ram_8x16.v(26)" {  } { { "../rtl/dp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/2 ASYN_DUAL_PORT_RAM_8x16/rtl/dp_ram_8x16.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650014618726 "|dp_ram_8x16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[6\]\[10\] dp_ram_8x16.v(26) " "Inferred latch for \"mem\[6\]\[10\]\" at dp_ram_8x16.v(26)" {  } { { "../rtl/dp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/2 ASYN_DUAL_PORT_RAM_8x16/rtl/dp_ram_8x16.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650014618726 "|dp_ram_8x16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[6\]\[11\] dp_ram_8x16.v(26) " "Inferred latch for \"mem\[6\]\[11\]\" at dp_ram_8x16.v(26)" {  } { { "../rtl/dp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/2 ASYN_DUAL_PORT_RAM_8x16/rtl/dp_ram_8x16.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650014618727 "|dp_ram_8x16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[6\]\[12\] dp_ram_8x16.v(26) " "Inferred latch for \"mem\[6\]\[12\]\" at dp_ram_8x16.v(26)" {  } { { "../rtl/dp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/2 ASYN_DUAL_PORT_RAM_8x16/rtl/dp_ram_8x16.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650014618727 "|dp_ram_8x16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[6\]\[13\] dp_ram_8x16.v(26) " "Inferred latch for \"mem\[6\]\[13\]\" at dp_ram_8x16.v(26)" {  } { { "../rtl/dp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/2 ASYN_DUAL_PORT_RAM_8x16/rtl/dp_ram_8x16.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650014618727 "|dp_ram_8x16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[6\]\[14\] dp_ram_8x16.v(26) " "Inferred latch for \"mem\[6\]\[14\]\" at dp_ram_8x16.v(26)" {  } { { "../rtl/dp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/2 ASYN_DUAL_PORT_RAM_8x16/rtl/dp_ram_8x16.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650014618727 "|dp_ram_8x16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[6\]\[15\] dp_ram_8x16.v(26) " "Inferred latch for \"mem\[6\]\[15\]\" at dp_ram_8x16.v(26)" {  } { { "../rtl/dp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/2 ASYN_DUAL_PORT_RAM_8x16/rtl/dp_ram_8x16.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650014618727 "|dp_ram_8x16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[7\]\[0\] dp_ram_8x16.v(26) " "Inferred latch for \"mem\[7\]\[0\]\" at dp_ram_8x16.v(26)" {  } { { "../rtl/dp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/2 ASYN_DUAL_PORT_RAM_8x16/rtl/dp_ram_8x16.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650014618727 "|dp_ram_8x16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[7\]\[1\] dp_ram_8x16.v(26) " "Inferred latch for \"mem\[7\]\[1\]\" at dp_ram_8x16.v(26)" {  } { { "../rtl/dp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/2 ASYN_DUAL_PORT_RAM_8x16/rtl/dp_ram_8x16.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650014618727 "|dp_ram_8x16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[7\]\[2\] dp_ram_8x16.v(26) " "Inferred latch for \"mem\[7\]\[2\]\" at dp_ram_8x16.v(26)" {  } { { "../rtl/dp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/2 ASYN_DUAL_PORT_RAM_8x16/rtl/dp_ram_8x16.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650014618727 "|dp_ram_8x16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[7\]\[3\] dp_ram_8x16.v(26) " "Inferred latch for \"mem\[7\]\[3\]\" at dp_ram_8x16.v(26)" {  } { { "../rtl/dp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/2 ASYN_DUAL_PORT_RAM_8x16/rtl/dp_ram_8x16.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650014618727 "|dp_ram_8x16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[7\]\[4\] dp_ram_8x16.v(26) " "Inferred latch for \"mem\[7\]\[4\]\" at dp_ram_8x16.v(26)" {  } { { "../rtl/dp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/2 ASYN_DUAL_PORT_RAM_8x16/rtl/dp_ram_8x16.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650014618727 "|dp_ram_8x16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[7\]\[5\] dp_ram_8x16.v(26) " "Inferred latch for \"mem\[7\]\[5\]\" at dp_ram_8x16.v(26)" {  } { { "../rtl/dp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/2 ASYN_DUAL_PORT_RAM_8x16/rtl/dp_ram_8x16.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650014618727 "|dp_ram_8x16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[7\]\[6\] dp_ram_8x16.v(26) " "Inferred latch for \"mem\[7\]\[6\]\" at dp_ram_8x16.v(26)" {  } { { "../rtl/dp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/2 ASYN_DUAL_PORT_RAM_8x16/rtl/dp_ram_8x16.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650014618727 "|dp_ram_8x16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[7\]\[7\] dp_ram_8x16.v(26) " "Inferred latch for \"mem\[7\]\[7\]\" at dp_ram_8x16.v(26)" {  } { { "../rtl/dp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/2 ASYN_DUAL_PORT_RAM_8x16/rtl/dp_ram_8x16.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650014618727 "|dp_ram_8x16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[7\]\[8\] dp_ram_8x16.v(26) " "Inferred latch for \"mem\[7\]\[8\]\" at dp_ram_8x16.v(26)" {  } { { "../rtl/dp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/2 ASYN_DUAL_PORT_RAM_8x16/rtl/dp_ram_8x16.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650014618727 "|dp_ram_8x16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[7\]\[9\] dp_ram_8x16.v(26) " "Inferred latch for \"mem\[7\]\[9\]\" at dp_ram_8x16.v(26)" {  } { { "../rtl/dp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/2 ASYN_DUAL_PORT_RAM_8x16/rtl/dp_ram_8x16.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650014618727 "|dp_ram_8x16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[7\]\[10\] dp_ram_8x16.v(26) " "Inferred latch for \"mem\[7\]\[10\]\" at dp_ram_8x16.v(26)" {  } { { "../rtl/dp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/2 ASYN_DUAL_PORT_RAM_8x16/rtl/dp_ram_8x16.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650014618727 "|dp_ram_8x16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[7\]\[11\] dp_ram_8x16.v(26) " "Inferred latch for \"mem\[7\]\[11\]\" at dp_ram_8x16.v(26)" {  } { { "../rtl/dp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/2 ASYN_DUAL_PORT_RAM_8x16/rtl/dp_ram_8x16.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650014618727 "|dp_ram_8x16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[7\]\[12\] dp_ram_8x16.v(26) " "Inferred latch for \"mem\[7\]\[12\]\" at dp_ram_8x16.v(26)" {  } { { "../rtl/dp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/2 ASYN_DUAL_PORT_RAM_8x16/rtl/dp_ram_8x16.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650014618727 "|dp_ram_8x16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[7\]\[13\] dp_ram_8x16.v(26) " "Inferred latch for \"mem\[7\]\[13\]\" at dp_ram_8x16.v(26)" {  } { { "../rtl/dp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/2 ASYN_DUAL_PORT_RAM_8x16/rtl/dp_ram_8x16.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650014618728 "|dp_ram_8x16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[7\]\[14\] dp_ram_8x16.v(26) " "Inferred latch for \"mem\[7\]\[14\]\" at dp_ram_8x16.v(26)" {  } { { "../rtl/dp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/2 ASYN_DUAL_PORT_RAM_8x16/rtl/dp_ram_8x16.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650014618728 "|dp_ram_8x16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[7\]\[15\] dp_ram_8x16.v(26) " "Inferred latch for \"mem\[7\]\[15\]\" at dp_ram_8x16.v(26)" {  } { { "../rtl/dp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/2 ASYN_DUAL_PORT_RAM_8x16/rtl/dp_ram_8x16.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650014618728 "|dp_ram_8x16"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem\[0\]\[0\] " "Latch mem\[0\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wr_clk " "Ports D and ENA on the latch are fed by the same signal wr_clk" {  } { { "../rtl/dp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/2 ASYN_DUAL_PORT_RAM_8x16/rtl/dp_ram_8x16.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650014619202 ""}  } { { "../rtl/dp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/2 ASYN_DUAL_PORT_RAM_8x16/rtl/dp_ram_8x16.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650014619202 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem\[1\]\[0\] " "Latch mem\[1\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wr_clk " "Ports D and ENA on the latch are fed by the same signal wr_clk" {  } { { "../rtl/dp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/2 ASYN_DUAL_PORT_RAM_8x16/rtl/dp_ram_8x16.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650014619202 ""}  } { { "../rtl/dp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/2 ASYN_DUAL_PORT_RAM_8x16/rtl/dp_ram_8x16.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650014619202 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem\[3\]\[0\] " "Latch mem\[3\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wr_clk " "Ports D and ENA on the latch are fed by the same signal wr_clk" {  } { { "../rtl/dp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/2 ASYN_DUAL_PORT_RAM_8x16/rtl/dp_ram_8x16.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650014619202 ""}  } { { "../rtl/dp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/2 ASYN_DUAL_PORT_RAM_8x16/rtl/dp_ram_8x16.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650014619202 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem\[2\]\[0\] " "Latch mem\[2\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wr_clk " "Ports D and ENA on the latch are fed by the same signal wr_clk" {  } { { "../rtl/dp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/2 ASYN_DUAL_PORT_RAM_8x16/rtl/dp_ram_8x16.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650014619202 ""}  } { { "../rtl/dp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/2 ASYN_DUAL_PORT_RAM_8x16/rtl/dp_ram_8x16.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650014619202 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem\[4\]\[0\] " "Latch mem\[4\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wr_clk " "Ports D and ENA on the latch are fed by the same signal wr_clk" {  } { { "../rtl/dp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/2 ASYN_DUAL_PORT_RAM_8x16/rtl/dp_ram_8x16.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650014619202 ""}  } { { "../rtl/dp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/2 ASYN_DUAL_PORT_RAM_8x16/rtl/dp_ram_8x16.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650014619202 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem\[5\]\[0\] " "Latch mem\[5\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wr_clk " "Ports D and ENA on the latch are fed by the same signal wr_clk" {  } { { "../rtl/dp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/2 ASYN_DUAL_PORT_RAM_8x16/rtl/dp_ram_8x16.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650014619202 ""}  } { { "../rtl/dp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/2 ASYN_DUAL_PORT_RAM_8x16/rtl/dp_ram_8x16.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650014619202 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem\[6\]\[0\] " "Latch mem\[6\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wr_clk " "Ports D and ENA on the latch are fed by the same signal wr_clk" {  } { { "../rtl/dp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/2 ASYN_DUAL_PORT_RAM_8x16/rtl/dp_ram_8x16.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650014619202 ""}  } { { "../rtl/dp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/2 ASYN_DUAL_PORT_RAM_8x16/rtl/dp_ram_8x16.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650014619202 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem\[7\]\[0\] " "Latch mem\[7\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wr_clk " "Ports D and ENA on the latch are fed by the same signal wr_clk" {  } { { "../rtl/dp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/2 ASYN_DUAL_PORT_RAM_8x16/rtl/dp_ram_8x16.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650014619202 ""}  } { { "../rtl/dp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/2 ASYN_DUAL_PORT_RAM_8x16/rtl/dp_ram_8x16.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650014619202 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem\[0\]\[1\] " "Latch mem\[0\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wr_clk " "Ports D and ENA on the latch are fed by the same signal wr_clk" {  } { { "../rtl/dp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/2 ASYN_DUAL_PORT_RAM_8x16/rtl/dp_ram_8x16.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650014619202 ""}  } { { "../rtl/dp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/2 ASYN_DUAL_PORT_RAM_8x16/rtl/dp_ram_8x16.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650014619202 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem\[1\]\[1\] " "Latch mem\[1\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wr_clk " "Ports D and ENA on the latch are fed by the same signal wr_clk" {  } { { "../rtl/dp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/2 ASYN_DUAL_PORT_RAM_8x16/rtl/dp_ram_8x16.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650014619202 ""}  } { { "../rtl/dp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/2 ASYN_DUAL_PORT_RAM_8x16/rtl/dp_ram_8x16.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650014619202 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem\[3\]\[1\] " "Latch mem\[3\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wr_clk " "Ports D and ENA on the latch are fed by the same signal wr_clk" {  } { { "../rtl/dp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/2 ASYN_DUAL_PORT_RAM_8x16/rtl/dp_ram_8x16.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650014619202 ""}  } { { "../rtl/dp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/2 ASYN_DUAL_PORT_RAM_8x16/rtl/dp_ram_8x16.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650014619202 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem\[2\]\[1\] " "Latch mem\[2\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wr_clk " "Ports D and ENA on the latch are fed by the same signal wr_clk" {  } { { "../rtl/dp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/2 ASYN_DUAL_PORT_RAM_8x16/rtl/dp_ram_8x16.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650014619202 ""}  } { { "../rtl/dp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/2 ASYN_DUAL_PORT_RAM_8x16/rtl/dp_ram_8x16.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650014619202 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem\[4\]\[1\] " "Latch mem\[4\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wr_clk " "Ports D and ENA on the latch are fed by the same signal wr_clk" {  } { { "../rtl/dp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/2 ASYN_DUAL_PORT_RAM_8x16/rtl/dp_ram_8x16.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650014619202 ""}  } { { "../rtl/dp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/2 ASYN_DUAL_PORT_RAM_8x16/rtl/dp_ram_8x16.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650014619202 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem\[5\]\[1\] " "Latch mem\[5\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wr_clk " "Ports D and ENA on the latch are fed by the same signal wr_clk" {  } { { "../rtl/dp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/2 ASYN_DUAL_PORT_RAM_8x16/rtl/dp_ram_8x16.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650014619203 ""}  } { { "../rtl/dp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/2 ASYN_DUAL_PORT_RAM_8x16/rtl/dp_ram_8x16.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650014619203 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem\[6\]\[1\] " "Latch mem\[6\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wr_clk " "Ports D and ENA on the latch are fed by the same signal wr_clk" {  } { { "../rtl/dp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/2 ASYN_DUAL_PORT_RAM_8x16/rtl/dp_ram_8x16.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650014619203 ""}  } { { "../rtl/dp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/2 ASYN_DUAL_PORT_RAM_8x16/rtl/dp_ram_8x16.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650014619203 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem\[7\]\[1\] " "Latch mem\[7\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wr_clk " "Ports D and ENA on the latch are fed by the same signal wr_clk" {  } { { "../rtl/dp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/2 ASYN_DUAL_PORT_RAM_8x16/rtl/dp_ram_8x16.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650014619203 ""}  } { { "../rtl/dp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/2 ASYN_DUAL_PORT_RAM_8x16/rtl/dp_ram_8x16.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650014619203 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem\[0\]\[2\] " "Latch mem\[0\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wr_clk " "Ports D and ENA on the latch are fed by the same signal wr_clk" {  } { { "../rtl/dp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/2 ASYN_DUAL_PORT_RAM_8x16/rtl/dp_ram_8x16.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650014619203 ""}  } { { "../rtl/dp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/2 ASYN_DUAL_PORT_RAM_8x16/rtl/dp_ram_8x16.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650014619203 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem\[1\]\[2\] " "Latch mem\[1\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wr_clk " "Ports D and ENA on the latch are fed by the same signal wr_clk" {  } { { "../rtl/dp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/2 ASYN_DUAL_PORT_RAM_8x16/rtl/dp_ram_8x16.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650014619203 ""}  } { { "../rtl/dp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/2 ASYN_DUAL_PORT_RAM_8x16/rtl/dp_ram_8x16.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650014619203 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem\[3\]\[2\] " "Latch mem\[3\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wr_clk " "Ports D and ENA on the latch are fed by the same signal wr_clk" {  } { { "../rtl/dp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/2 ASYN_DUAL_PORT_RAM_8x16/rtl/dp_ram_8x16.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650014619203 ""}  } { { "../rtl/dp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/2 ASYN_DUAL_PORT_RAM_8x16/rtl/dp_ram_8x16.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650014619203 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem\[2\]\[2\] " "Latch mem\[2\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wr_clk " "Ports D and ENA on the latch are fed by the same signal wr_clk" {  } { { "../rtl/dp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/2 ASYN_DUAL_PORT_RAM_8x16/rtl/dp_ram_8x16.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650014619203 ""}  } { { "../rtl/dp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/2 ASYN_DUAL_PORT_RAM_8x16/rtl/dp_ram_8x16.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650014619203 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem\[4\]\[2\] " "Latch mem\[4\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wr_clk " "Ports D and ENA on the latch are fed by the same signal wr_clk" {  } { { "../rtl/dp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/2 ASYN_DUAL_PORT_RAM_8x16/rtl/dp_ram_8x16.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650014619203 ""}  } { { "../rtl/dp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/2 ASYN_DUAL_PORT_RAM_8x16/rtl/dp_ram_8x16.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650014619203 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem\[5\]\[2\] " "Latch mem\[5\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wr_clk " "Ports D and ENA on the latch are fed by the same signal wr_clk" {  } { { "../rtl/dp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/2 ASYN_DUAL_PORT_RAM_8x16/rtl/dp_ram_8x16.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650014619203 ""}  } { { "../rtl/dp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/2 ASYN_DUAL_PORT_RAM_8x16/rtl/dp_ram_8x16.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650014619203 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem\[6\]\[2\] " "Latch mem\[6\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wr_clk " "Ports D and ENA on the latch are fed by the same signal wr_clk" {  } { { "../rtl/dp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/2 ASYN_DUAL_PORT_RAM_8x16/rtl/dp_ram_8x16.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650014619203 ""}  } { { "../rtl/dp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/2 ASYN_DUAL_PORT_RAM_8x16/rtl/dp_ram_8x16.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650014619203 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem\[7\]\[2\] " "Latch mem\[7\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wr_clk " "Ports D and ENA on the latch are fed by the same signal wr_clk" {  } { { "../rtl/dp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/2 ASYN_DUAL_PORT_RAM_8x16/rtl/dp_ram_8x16.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650014619203 ""}  } { { "../rtl/dp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/2 ASYN_DUAL_PORT_RAM_8x16/rtl/dp_ram_8x16.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650014619203 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem\[0\]\[3\] " "Latch mem\[0\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wr_clk " "Ports D and ENA on the latch are fed by the same signal wr_clk" {  } { { "../rtl/dp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/2 ASYN_DUAL_PORT_RAM_8x16/rtl/dp_ram_8x16.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650014619203 ""}  } { { "../rtl/dp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/2 ASYN_DUAL_PORT_RAM_8x16/rtl/dp_ram_8x16.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650014619203 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem\[1\]\[3\] " "Latch mem\[1\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wr_clk " "Ports D and ENA on the latch are fed by the same signal wr_clk" {  } { { "../rtl/dp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/2 ASYN_DUAL_PORT_RAM_8x16/rtl/dp_ram_8x16.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650014619203 ""}  } { { "../rtl/dp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/2 ASYN_DUAL_PORT_RAM_8x16/rtl/dp_ram_8x16.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650014619203 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem\[3\]\[3\] " "Latch mem\[3\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wr_clk " "Ports D and ENA on the latch are fed by the same signal wr_clk" {  } { { "../rtl/dp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/2 ASYN_DUAL_PORT_RAM_8x16/rtl/dp_ram_8x16.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650014619203 ""}  } { { "../rtl/dp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/2 ASYN_DUAL_PORT_RAM_8x16/rtl/dp_ram_8x16.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650014619203 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem\[2\]\[3\] " "Latch mem\[2\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wr_clk " "Ports D and ENA on the latch are fed by the same signal wr_clk" {  } { { "../rtl/dp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/2 ASYN_DUAL_PORT_RAM_8x16/rtl/dp_ram_8x16.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650014619203 ""}  } { { "../rtl/dp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/2 ASYN_DUAL_PORT_RAM_8x16/rtl/dp_ram_8x16.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650014619203 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem\[4\]\[3\] " "Latch mem\[4\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wr_clk " "Ports D and ENA on the latch are fed by the same signal wr_clk" {  } { { "../rtl/dp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/2 ASYN_DUAL_PORT_RAM_8x16/rtl/dp_ram_8x16.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650014619203 ""}  } { { "../rtl/dp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/2 ASYN_DUAL_PORT_RAM_8x16/rtl/dp_ram_8x16.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650014619203 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem\[5\]\[3\] " "Latch mem\[5\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wr_clk " "Ports D and ENA on the latch are fed by the same signal wr_clk" {  } { { "../rtl/dp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/2 ASYN_DUAL_PORT_RAM_8x16/rtl/dp_ram_8x16.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650014619203 ""}  } { { "../rtl/dp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/2 ASYN_DUAL_PORT_RAM_8x16/rtl/dp_ram_8x16.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650014619203 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem\[6\]\[3\] " "Latch mem\[6\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wr_clk " "Ports D and ENA on the latch are fed by the same signal wr_clk" {  } { { "../rtl/dp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/2 ASYN_DUAL_PORT_RAM_8x16/rtl/dp_ram_8x16.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650014619203 ""}  } { { "../rtl/dp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/2 ASYN_DUAL_PORT_RAM_8x16/rtl/dp_ram_8x16.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650014619203 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem\[7\]\[3\] " "Latch mem\[7\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wr_clk " "Ports D and ENA on the latch are fed by the same signal wr_clk" {  } { { "../rtl/dp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/2 ASYN_DUAL_PORT_RAM_8x16/rtl/dp_ram_8x16.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650014619203 ""}  } { { "../rtl/dp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/2 ASYN_DUAL_PORT_RAM_8x16/rtl/dp_ram_8x16.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650014619203 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem\[0\]\[4\] " "Latch mem\[0\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wr_clk " "Ports D and ENA on the latch are fed by the same signal wr_clk" {  } { { "../rtl/dp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/2 ASYN_DUAL_PORT_RAM_8x16/rtl/dp_ram_8x16.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650014619204 ""}  } { { "../rtl/dp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/2 ASYN_DUAL_PORT_RAM_8x16/rtl/dp_ram_8x16.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650014619204 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem\[1\]\[4\] " "Latch mem\[1\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wr_clk " "Ports D and ENA on the latch are fed by the same signal wr_clk" {  } { { "../rtl/dp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/2 ASYN_DUAL_PORT_RAM_8x16/rtl/dp_ram_8x16.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650014619204 ""}  } { { "../rtl/dp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/2 ASYN_DUAL_PORT_RAM_8x16/rtl/dp_ram_8x16.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650014619204 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem\[3\]\[4\] " "Latch mem\[3\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wr_clk " "Ports D and ENA on the latch are fed by the same signal wr_clk" {  } { { "../rtl/dp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/2 ASYN_DUAL_PORT_RAM_8x16/rtl/dp_ram_8x16.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650014619204 ""}  } { { "../rtl/dp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/2 ASYN_DUAL_PORT_RAM_8x16/rtl/dp_ram_8x16.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650014619204 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem\[2\]\[4\] " "Latch mem\[2\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wr_clk " "Ports D and ENA on the latch are fed by the same signal wr_clk" {  } { { "../rtl/dp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/2 ASYN_DUAL_PORT_RAM_8x16/rtl/dp_ram_8x16.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650014619204 ""}  } { { "../rtl/dp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/2 ASYN_DUAL_PORT_RAM_8x16/rtl/dp_ram_8x16.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650014619204 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem\[4\]\[4\] " "Latch mem\[4\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wr_clk " "Ports D and ENA on the latch are fed by the same signal wr_clk" {  } { { "../rtl/dp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/2 ASYN_DUAL_PORT_RAM_8x16/rtl/dp_ram_8x16.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650014619204 ""}  } { { "../rtl/dp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/2 ASYN_DUAL_PORT_RAM_8x16/rtl/dp_ram_8x16.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650014619204 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem\[5\]\[4\] " "Latch mem\[5\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wr_clk " "Ports D and ENA on the latch are fed by the same signal wr_clk" {  } { { "../rtl/dp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/2 ASYN_DUAL_PORT_RAM_8x16/rtl/dp_ram_8x16.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650014619204 ""}  } { { "../rtl/dp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/2 ASYN_DUAL_PORT_RAM_8x16/rtl/dp_ram_8x16.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650014619204 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem\[6\]\[4\] " "Latch mem\[6\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wr_clk " "Ports D and ENA on the latch are fed by the same signal wr_clk" {  } { { "../rtl/dp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/2 ASYN_DUAL_PORT_RAM_8x16/rtl/dp_ram_8x16.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650014619204 ""}  } { { "../rtl/dp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/2 ASYN_DUAL_PORT_RAM_8x16/rtl/dp_ram_8x16.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650014619204 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem\[7\]\[4\] " "Latch mem\[7\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wr_clk " "Ports D and ENA on the latch are fed by the same signal wr_clk" {  } { { "../rtl/dp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/2 ASYN_DUAL_PORT_RAM_8x16/rtl/dp_ram_8x16.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650014619204 ""}  } { { "../rtl/dp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/2 ASYN_DUAL_PORT_RAM_8x16/rtl/dp_ram_8x16.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650014619204 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem\[0\]\[5\] " "Latch mem\[0\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wr_clk " "Ports D and ENA on the latch are fed by the same signal wr_clk" {  } { { "../rtl/dp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/2 ASYN_DUAL_PORT_RAM_8x16/rtl/dp_ram_8x16.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650014619204 ""}  } { { "../rtl/dp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/2 ASYN_DUAL_PORT_RAM_8x16/rtl/dp_ram_8x16.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650014619204 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem\[1\]\[5\] " "Latch mem\[1\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wr_clk " "Ports D and ENA on the latch are fed by the same signal wr_clk" {  } { { "../rtl/dp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/2 ASYN_DUAL_PORT_RAM_8x16/rtl/dp_ram_8x16.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650014619204 ""}  } { { "../rtl/dp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/2 ASYN_DUAL_PORT_RAM_8x16/rtl/dp_ram_8x16.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650014619204 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem\[3\]\[5\] " "Latch mem\[3\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wr_clk " "Ports D and ENA on the latch are fed by the same signal wr_clk" {  } { { "../rtl/dp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/2 ASYN_DUAL_PORT_RAM_8x16/rtl/dp_ram_8x16.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650014619204 ""}  } { { "../rtl/dp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/2 ASYN_DUAL_PORT_RAM_8x16/rtl/dp_ram_8x16.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650014619204 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem\[2\]\[5\] " "Latch mem\[2\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wr_clk " "Ports D and ENA on the latch are fed by the same signal wr_clk" {  } { { "../rtl/dp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/2 ASYN_DUAL_PORT_RAM_8x16/rtl/dp_ram_8x16.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650014619204 ""}  } { { "../rtl/dp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/2 ASYN_DUAL_PORT_RAM_8x16/rtl/dp_ram_8x16.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650014619204 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem\[4\]\[5\] " "Latch mem\[4\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wr_clk " "Ports D and ENA on the latch are fed by the same signal wr_clk" {  } { { "../rtl/dp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/2 ASYN_DUAL_PORT_RAM_8x16/rtl/dp_ram_8x16.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650014619204 ""}  } { { "../rtl/dp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/2 ASYN_DUAL_PORT_RAM_8x16/rtl/dp_ram_8x16.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650014619204 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem\[5\]\[5\] " "Latch mem\[5\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wr_clk " "Ports D and ENA on the latch are fed by the same signal wr_clk" {  } { { "../rtl/dp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/2 ASYN_DUAL_PORT_RAM_8x16/rtl/dp_ram_8x16.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650014619204 ""}  } { { "../rtl/dp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/2 ASYN_DUAL_PORT_RAM_8x16/rtl/dp_ram_8x16.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650014619204 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem\[6\]\[5\] " "Latch mem\[6\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wr_clk " "Ports D and ENA on the latch are fed by the same signal wr_clk" {  } { { "../rtl/dp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/2 ASYN_DUAL_PORT_RAM_8x16/rtl/dp_ram_8x16.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650014619204 ""}  } { { "../rtl/dp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/2 ASYN_DUAL_PORT_RAM_8x16/rtl/dp_ram_8x16.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650014619204 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem\[7\]\[5\] " "Latch mem\[7\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wr_clk " "Ports D and ENA on the latch are fed by the same signal wr_clk" {  } { { "../rtl/dp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/2 ASYN_DUAL_PORT_RAM_8x16/rtl/dp_ram_8x16.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650014619204 ""}  } { { "../rtl/dp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/2 ASYN_DUAL_PORT_RAM_8x16/rtl/dp_ram_8x16.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650014619204 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem\[0\]\[6\] " "Latch mem\[0\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wr_clk " "Ports D and ENA on the latch are fed by the same signal wr_clk" {  } { { "../rtl/dp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/2 ASYN_DUAL_PORT_RAM_8x16/rtl/dp_ram_8x16.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650014619204 ""}  } { { "../rtl/dp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/2 ASYN_DUAL_PORT_RAM_8x16/rtl/dp_ram_8x16.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650014619204 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem\[1\]\[6\] " "Latch mem\[1\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wr_clk " "Ports D and ENA on the latch are fed by the same signal wr_clk" {  } { { "../rtl/dp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/2 ASYN_DUAL_PORT_RAM_8x16/rtl/dp_ram_8x16.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650014619204 ""}  } { { "../rtl/dp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/2 ASYN_DUAL_PORT_RAM_8x16/rtl/dp_ram_8x16.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650014619204 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem\[3\]\[6\] " "Latch mem\[3\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wr_clk " "Ports D and ENA on the latch are fed by the same signal wr_clk" {  } { { "../rtl/dp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/2 ASYN_DUAL_PORT_RAM_8x16/rtl/dp_ram_8x16.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650014619204 ""}  } { { "../rtl/dp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/2 ASYN_DUAL_PORT_RAM_8x16/rtl/dp_ram_8x16.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650014619204 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem\[2\]\[6\] " "Latch mem\[2\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wr_clk " "Ports D and ENA on the latch are fed by the same signal wr_clk" {  } { { "../rtl/dp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/2 ASYN_DUAL_PORT_RAM_8x16/rtl/dp_ram_8x16.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650014619205 ""}  } { { "../rtl/dp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/2 ASYN_DUAL_PORT_RAM_8x16/rtl/dp_ram_8x16.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650014619205 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem\[4\]\[6\] " "Latch mem\[4\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wr_clk " "Ports D and ENA on the latch are fed by the same signal wr_clk" {  } { { "../rtl/dp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/2 ASYN_DUAL_PORT_RAM_8x16/rtl/dp_ram_8x16.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650014619205 ""}  } { { "../rtl/dp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/2 ASYN_DUAL_PORT_RAM_8x16/rtl/dp_ram_8x16.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650014619205 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem\[5\]\[6\] " "Latch mem\[5\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wr_clk " "Ports D and ENA on the latch are fed by the same signal wr_clk" {  } { { "../rtl/dp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/2 ASYN_DUAL_PORT_RAM_8x16/rtl/dp_ram_8x16.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650014619205 ""}  } { { "../rtl/dp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/2 ASYN_DUAL_PORT_RAM_8x16/rtl/dp_ram_8x16.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650014619205 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem\[6\]\[6\] " "Latch mem\[6\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wr_clk " "Ports D and ENA on the latch are fed by the same signal wr_clk" {  } { { "../rtl/dp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/2 ASYN_DUAL_PORT_RAM_8x16/rtl/dp_ram_8x16.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650014619205 ""}  } { { "../rtl/dp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/2 ASYN_DUAL_PORT_RAM_8x16/rtl/dp_ram_8x16.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650014619205 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem\[7\]\[6\] " "Latch mem\[7\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wr_clk " "Ports D and ENA on the latch are fed by the same signal wr_clk" {  } { { "../rtl/dp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/2 ASYN_DUAL_PORT_RAM_8x16/rtl/dp_ram_8x16.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650014619205 ""}  } { { "../rtl/dp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/2 ASYN_DUAL_PORT_RAM_8x16/rtl/dp_ram_8x16.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650014619205 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem\[0\]\[7\] " "Latch mem\[0\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wr_clk " "Ports D and ENA on the latch are fed by the same signal wr_clk" {  } { { "../rtl/dp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/2 ASYN_DUAL_PORT_RAM_8x16/rtl/dp_ram_8x16.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650014619205 ""}  } { { "../rtl/dp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/2 ASYN_DUAL_PORT_RAM_8x16/rtl/dp_ram_8x16.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650014619205 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem\[1\]\[7\] " "Latch mem\[1\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wr_clk " "Ports D and ENA on the latch are fed by the same signal wr_clk" {  } { { "../rtl/dp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/2 ASYN_DUAL_PORT_RAM_8x16/rtl/dp_ram_8x16.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650014619205 ""}  } { { "../rtl/dp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/2 ASYN_DUAL_PORT_RAM_8x16/rtl/dp_ram_8x16.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650014619205 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem\[3\]\[7\] " "Latch mem\[3\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wr_clk " "Ports D and ENA on the latch are fed by the same signal wr_clk" {  } { { "../rtl/dp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/2 ASYN_DUAL_PORT_RAM_8x16/rtl/dp_ram_8x16.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650014619205 ""}  } { { "../rtl/dp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/2 ASYN_DUAL_PORT_RAM_8x16/rtl/dp_ram_8x16.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650014619205 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem\[2\]\[7\] " "Latch mem\[2\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wr_clk " "Ports D and ENA on the latch are fed by the same signal wr_clk" {  } { { "../rtl/dp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/2 ASYN_DUAL_PORT_RAM_8x16/rtl/dp_ram_8x16.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650014619205 ""}  } { { "../rtl/dp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/2 ASYN_DUAL_PORT_RAM_8x16/rtl/dp_ram_8x16.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650014619205 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem\[4\]\[7\] " "Latch mem\[4\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wr_clk " "Ports D and ENA on the latch are fed by the same signal wr_clk" {  } { { "../rtl/dp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/2 ASYN_DUAL_PORT_RAM_8x16/rtl/dp_ram_8x16.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650014619205 ""}  } { { "../rtl/dp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/2 ASYN_DUAL_PORT_RAM_8x16/rtl/dp_ram_8x16.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650014619205 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem\[5\]\[7\] " "Latch mem\[5\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wr_clk " "Ports D and ENA on the latch are fed by the same signal wr_clk" {  } { { "../rtl/dp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/2 ASYN_DUAL_PORT_RAM_8x16/rtl/dp_ram_8x16.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650014619205 ""}  } { { "../rtl/dp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/2 ASYN_DUAL_PORT_RAM_8x16/rtl/dp_ram_8x16.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650014619205 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem\[6\]\[7\] " "Latch mem\[6\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wr_clk " "Ports D and ENA on the latch are fed by the same signal wr_clk" {  } { { "../rtl/dp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/2 ASYN_DUAL_PORT_RAM_8x16/rtl/dp_ram_8x16.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650014619205 ""}  } { { "../rtl/dp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/2 ASYN_DUAL_PORT_RAM_8x16/rtl/dp_ram_8x16.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650014619205 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem\[7\]\[7\] " "Latch mem\[7\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wr_clk " "Ports D and ENA on the latch are fed by the same signal wr_clk" {  } { { "../rtl/dp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/2 ASYN_DUAL_PORT_RAM_8x16/rtl/dp_ram_8x16.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650014619205 ""}  } { { "../rtl/dp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/2 ASYN_DUAL_PORT_RAM_8x16/rtl/dp_ram_8x16.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650014619205 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem\[0\]\[8\] " "Latch mem\[0\]\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wr_clk " "Ports D and ENA on the latch are fed by the same signal wr_clk" {  } { { "../rtl/dp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/2 ASYN_DUAL_PORT_RAM_8x16/rtl/dp_ram_8x16.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650014619205 ""}  } { { "../rtl/dp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/2 ASYN_DUAL_PORT_RAM_8x16/rtl/dp_ram_8x16.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650014619205 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem\[1\]\[8\] " "Latch mem\[1\]\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wr_clk " "Ports D and ENA on the latch are fed by the same signal wr_clk" {  } { { "../rtl/dp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/2 ASYN_DUAL_PORT_RAM_8x16/rtl/dp_ram_8x16.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650014619205 ""}  } { { "../rtl/dp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/2 ASYN_DUAL_PORT_RAM_8x16/rtl/dp_ram_8x16.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650014619205 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem\[3\]\[8\] " "Latch mem\[3\]\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wr_clk " "Ports D and ENA on the latch are fed by the same signal wr_clk" {  } { { "../rtl/dp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/2 ASYN_DUAL_PORT_RAM_8x16/rtl/dp_ram_8x16.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650014619205 ""}  } { { "../rtl/dp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/2 ASYN_DUAL_PORT_RAM_8x16/rtl/dp_ram_8x16.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650014619205 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem\[2\]\[8\] " "Latch mem\[2\]\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wr_clk " "Ports D and ENA on the latch are fed by the same signal wr_clk" {  } { { "../rtl/dp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/2 ASYN_DUAL_PORT_RAM_8x16/rtl/dp_ram_8x16.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650014619205 ""}  } { { "../rtl/dp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/2 ASYN_DUAL_PORT_RAM_8x16/rtl/dp_ram_8x16.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650014619205 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem\[4\]\[8\] " "Latch mem\[4\]\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wr_clk " "Ports D and ENA on the latch are fed by the same signal wr_clk" {  } { { "../rtl/dp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/2 ASYN_DUAL_PORT_RAM_8x16/rtl/dp_ram_8x16.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650014619205 ""}  } { { "../rtl/dp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/2 ASYN_DUAL_PORT_RAM_8x16/rtl/dp_ram_8x16.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650014619205 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem\[5\]\[8\] " "Latch mem\[5\]\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wr_clk " "Ports D and ENA on the latch are fed by the same signal wr_clk" {  } { { "../rtl/dp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/2 ASYN_DUAL_PORT_RAM_8x16/rtl/dp_ram_8x16.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650014619205 ""}  } { { "../rtl/dp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/2 ASYN_DUAL_PORT_RAM_8x16/rtl/dp_ram_8x16.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650014619205 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem\[6\]\[8\] " "Latch mem\[6\]\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wr_clk " "Ports D and ENA on the latch are fed by the same signal wr_clk" {  } { { "../rtl/dp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/2 ASYN_DUAL_PORT_RAM_8x16/rtl/dp_ram_8x16.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650014619206 ""}  } { { "../rtl/dp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/2 ASYN_DUAL_PORT_RAM_8x16/rtl/dp_ram_8x16.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650014619206 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem\[7\]\[8\] " "Latch mem\[7\]\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wr_clk " "Ports D and ENA on the latch are fed by the same signal wr_clk" {  } { { "../rtl/dp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/2 ASYN_DUAL_PORT_RAM_8x16/rtl/dp_ram_8x16.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650014619206 ""}  } { { "../rtl/dp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/2 ASYN_DUAL_PORT_RAM_8x16/rtl/dp_ram_8x16.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650014619206 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem\[0\]\[9\] " "Latch mem\[0\]\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wr_clk " "Ports D and ENA on the latch are fed by the same signal wr_clk" {  } { { "../rtl/dp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/2 ASYN_DUAL_PORT_RAM_8x16/rtl/dp_ram_8x16.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650014619206 ""}  } { { "../rtl/dp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/2 ASYN_DUAL_PORT_RAM_8x16/rtl/dp_ram_8x16.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650014619206 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem\[1\]\[9\] " "Latch mem\[1\]\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wr_clk " "Ports D and ENA on the latch are fed by the same signal wr_clk" {  } { { "../rtl/dp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/2 ASYN_DUAL_PORT_RAM_8x16/rtl/dp_ram_8x16.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650014619206 ""}  } { { "../rtl/dp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/2 ASYN_DUAL_PORT_RAM_8x16/rtl/dp_ram_8x16.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650014619206 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem\[3\]\[9\] " "Latch mem\[3\]\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wr_clk " "Ports D and ENA on the latch are fed by the same signal wr_clk" {  } { { "../rtl/dp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/2 ASYN_DUAL_PORT_RAM_8x16/rtl/dp_ram_8x16.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650014619206 ""}  } { { "../rtl/dp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/2 ASYN_DUAL_PORT_RAM_8x16/rtl/dp_ram_8x16.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650014619206 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem\[2\]\[9\] " "Latch mem\[2\]\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wr_clk " "Ports D and ENA on the latch are fed by the same signal wr_clk" {  } { { "../rtl/dp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/2 ASYN_DUAL_PORT_RAM_8x16/rtl/dp_ram_8x16.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650014619206 ""}  } { { "../rtl/dp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/2 ASYN_DUAL_PORT_RAM_8x16/rtl/dp_ram_8x16.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650014619206 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem\[4\]\[9\] " "Latch mem\[4\]\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wr_clk " "Ports D and ENA on the latch are fed by the same signal wr_clk" {  } { { "../rtl/dp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/2 ASYN_DUAL_PORT_RAM_8x16/rtl/dp_ram_8x16.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650014619206 ""}  } { { "../rtl/dp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/2 ASYN_DUAL_PORT_RAM_8x16/rtl/dp_ram_8x16.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650014619206 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem\[5\]\[9\] " "Latch mem\[5\]\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wr_clk " "Ports D and ENA on the latch are fed by the same signal wr_clk" {  } { { "../rtl/dp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/2 ASYN_DUAL_PORT_RAM_8x16/rtl/dp_ram_8x16.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650014619206 ""}  } { { "../rtl/dp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/2 ASYN_DUAL_PORT_RAM_8x16/rtl/dp_ram_8x16.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650014619206 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem\[6\]\[9\] " "Latch mem\[6\]\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wr_clk " "Ports D and ENA on the latch are fed by the same signal wr_clk" {  } { { "../rtl/dp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/2 ASYN_DUAL_PORT_RAM_8x16/rtl/dp_ram_8x16.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650014619206 ""}  } { { "../rtl/dp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/2 ASYN_DUAL_PORT_RAM_8x16/rtl/dp_ram_8x16.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650014619206 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem\[7\]\[9\] " "Latch mem\[7\]\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wr_clk " "Ports D and ENA on the latch are fed by the same signal wr_clk" {  } { { "../rtl/dp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/2 ASYN_DUAL_PORT_RAM_8x16/rtl/dp_ram_8x16.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650014619206 ""}  } { { "../rtl/dp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/2 ASYN_DUAL_PORT_RAM_8x16/rtl/dp_ram_8x16.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650014619206 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem\[0\]\[10\] " "Latch mem\[0\]\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wr_clk " "Ports D and ENA on the latch are fed by the same signal wr_clk" {  } { { "../rtl/dp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/2 ASYN_DUAL_PORT_RAM_8x16/rtl/dp_ram_8x16.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650014619206 ""}  } { { "../rtl/dp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/2 ASYN_DUAL_PORT_RAM_8x16/rtl/dp_ram_8x16.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650014619206 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem\[1\]\[10\] " "Latch mem\[1\]\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wr_clk " "Ports D and ENA on the latch are fed by the same signal wr_clk" {  } { { "../rtl/dp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/2 ASYN_DUAL_PORT_RAM_8x16/rtl/dp_ram_8x16.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650014619206 ""}  } { { "../rtl/dp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/2 ASYN_DUAL_PORT_RAM_8x16/rtl/dp_ram_8x16.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650014619206 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem\[3\]\[10\] " "Latch mem\[3\]\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wr_clk " "Ports D and ENA on the latch are fed by the same signal wr_clk" {  } { { "../rtl/dp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/2 ASYN_DUAL_PORT_RAM_8x16/rtl/dp_ram_8x16.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650014619206 ""}  } { { "../rtl/dp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/2 ASYN_DUAL_PORT_RAM_8x16/rtl/dp_ram_8x16.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650014619206 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem\[2\]\[10\] " "Latch mem\[2\]\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wr_clk " "Ports D and ENA on the latch are fed by the same signal wr_clk" {  } { { "../rtl/dp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/2 ASYN_DUAL_PORT_RAM_8x16/rtl/dp_ram_8x16.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650014619206 ""}  } { { "../rtl/dp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/2 ASYN_DUAL_PORT_RAM_8x16/rtl/dp_ram_8x16.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650014619206 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem\[4\]\[10\] " "Latch mem\[4\]\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wr_clk " "Ports D and ENA on the latch are fed by the same signal wr_clk" {  } { { "../rtl/dp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/2 ASYN_DUAL_PORT_RAM_8x16/rtl/dp_ram_8x16.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650014619206 ""}  } { { "../rtl/dp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/2 ASYN_DUAL_PORT_RAM_8x16/rtl/dp_ram_8x16.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650014619206 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem\[5\]\[10\] " "Latch mem\[5\]\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wr_clk " "Ports D and ENA on the latch are fed by the same signal wr_clk" {  } { { "../rtl/dp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/2 ASYN_DUAL_PORT_RAM_8x16/rtl/dp_ram_8x16.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650014619206 ""}  } { { "../rtl/dp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/2 ASYN_DUAL_PORT_RAM_8x16/rtl/dp_ram_8x16.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650014619206 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem\[6\]\[10\] " "Latch mem\[6\]\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wr_clk " "Ports D and ENA on the latch are fed by the same signal wr_clk" {  } { { "../rtl/dp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/2 ASYN_DUAL_PORT_RAM_8x16/rtl/dp_ram_8x16.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650014619206 ""}  } { { "../rtl/dp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/2 ASYN_DUAL_PORT_RAM_8x16/rtl/dp_ram_8x16.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650014619206 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem\[7\]\[10\] " "Latch mem\[7\]\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wr_clk " "Ports D and ENA on the latch are fed by the same signal wr_clk" {  } { { "../rtl/dp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/2 ASYN_DUAL_PORT_RAM_8x16/rtl/dp_ram_8x16.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650014619206 ""}  } { { "../rtl/dp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/2 ASYN_DUAL_PORT_RAM_8x16/rtl/dp_ram_8x16.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650014619206 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem\[0\]\[11\] " "Latch mem\[0\]\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wr_clk " "Ports D and ENA on the latch are fed by the same signal wr_clk" {  } { { "../rtl/dp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/2 ASYN_DUAL_PORT_RAM_8x16/rtl/dp_ram_8x16.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650014619207 ""}  } { { "../rtl/dp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/2 ASYN_DUAL_PORT_RAM_8x16/rtl/dp_ram_8x16.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650014619207 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem\[1\]\[11\] " "Latch mem\[1\]\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wr_clk " "Ports D and ENA on the latch are fed by the same signal wr_clk" {  } { { "../rtl/dp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/2 ASYN_DUAL_PORT_RAM_8x16/rtl/dp_ram_8x16.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650014619207 ""}  } { { "../rtl/dp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/2 ASYN_DUAL_PORT_RAM_8x16/rtl/dp_ram_8x16.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650014619207 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem\[3\]\[11\] " "Latch mem\[3\]\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wr_clk " "Ports D and ENA on the latch are fed by the same signal wr_clk" {  } { { "../rtl/dp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/2 ASYN_DUAL_PORT_RAM_8x16/rtl/dp_ram_8x16.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650014619207 ""}  } { { "../rtl/dp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/2 ASYN_DUAL_PORT_RAM_8x16/rtl/dp_ram_8x16.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650014619207 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem\[2\]\[11\] " "Latch mem\[2\]\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wr_clk " "Ports D and ENA on the latch are fed by the same signal wr_clk" {  } { { "../rtl/dp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/2 ASYN_DUAL_PORT_RAM_8x16/rtl/dp_ram_8x16.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650014619207 ""}  } { { "../rtl/dp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/2 ASYN_DUAL_PORT_RAM_8x16/rtl/dp_ram_8x16.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650014619207 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem\[4\]\[11\] " "Latch mem\[4\]\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wr_clk " "Ports D and ENA on the latch are fed by the same signal wr_clk" {  } { { "../rtl/dp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/2 ASYN_DUAL_PORT_RAM_8x16/rtl/dp_ram_8x16.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650014619207 ""}  } { { "../rtl/dp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/2 ASYN_DUAL_PORT_RAM_8x16/rtl/dp_ram_8x16.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650014619207 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem\[5\]\[11\] " "Latch mem\[5\]\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wr_clk " "Ports D and ENA on the latch are fed by the same signal wr_clk" {  } { { "../rtl/dp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/2 ASYN_DUAL_PORT_RAM_8x16/rtl/dp_ram_8x16.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650014619207 ""}  } { { "../rtl/dp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/2 ASYN_DUAL_PORT_RAM_8x16/rtl/dp_ram_8x16.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650014619207 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem\[6\]\[11\] " "Latch mem\[6\]\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wr_clk " "Ports D and ENA on the latch are fed by the same signal wr_clk" {  } { { "../rtl/dp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/2 ASYN_DUAL_PORT_RAM_8x16/rtl/dp_ram_8x16.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650014619207 ""}  } { { "../rtl/dp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/2 ASYN_DUAL_PORT_RAM_8x16/rtl/dp_ram_8x16.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650014619207 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem\[7\]\[11\] " "Latch mem\[7\]\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wr_clk " "Ports D and ENA on the latch are fed by the same signal wr_clk" {  } { { "../rtl/dp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/2 ASYN_DUAL_PORT_RAM_8x16/rtl/dp_ram_8x16.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650014619207 ""}  } { { "../rtl/dp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/2 ASYN_DUAL_PORT_RAM_8x16/rtl/dp_ram_8x16.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650014619207 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem\[0\]\[12\] " "Latch mem\[0\]\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wr_clk " "Ports D and ENA on the latch are fed by the same signal wr_clk" {  } { { "../rtl/dp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/2 ASYN_DUAL_PORT_RAM_8x16/rtl/dp_ram_8x16.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650014619207 ""}  } { { "../rtl/dp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/2 ASYN_DUAL_PORT_RAM_8x16/rtl/dp_ram_8x16.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650014619207 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem\[1\]\[12\] " "Latch mem\[1\]\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wr_clk " "Ports D and ENA on the latch are fed by the same signal wr_clk" {  } { { "../rtl/dp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/2 ASYN_DUAL_PORT_RAM_8x16/rtl/dp_ram_8x16.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650014619207 ""}  } { { "../rtl/dp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/2 ASYN_DUAL_PORT_RAM_8x16/rtl/dp_ram_8x16.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650014619207 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem\[3\]\[12\] " "Latch mem\[3\]\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wr_clk " "Ports D and ENA on the latch are fed by the same signal wr_clk" {  } { { "../rtl/dp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/2 ASYN_DUAL_PORT_RAM_8x16/rtl/dp_ram_8x16.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650014619207 ""}  } { { "../rtl/dp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/2 ASYN_DUAL_PORT_RAM_8x16/rtl/dp_ram_8x16.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650014619207 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem\[2\]\[12\] " "Latch mem\[2\]\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wr_clk " "Ports D and ENA on the latch are fed by the same signal wr_clk" {  } { { "../rtl/dp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/2 ASYN_DUAL_PORT_RAM_8x16/rtl/dp_ram_8x16.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650014619207 ""}  } { { "../rtl/dp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/2 ASYN_DUAL_PORT_RAM_8x16/rtl/dp_ram_8x16.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650014619207 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem\[4\]\[12\] " "Latch mem\[4\]\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wr_clk " "Ports D and ENA on the latch are fed by the same signal wr_clk" {  } { { "../rtl/dp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/2 ASYN_DUAL_PORT_RAM_8x16/rtl/dp_ram_8x16.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650014619207 ""}  } { { "../rtl/dp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/2 ASYN_DUAL_PORT_RAM_8x16/rtl/dp_ram_8x16.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650014619207 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem\[5\]\[12\] " "Latch mem\[5\]\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wr_clk " "Ports D and ENA on the latch are fed by the same signal wr_clk" {  } { { "../rtl/dp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/2 ASYN_DUAL_PORT_RAM_8x16/rtl/dp_ram_8x16.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650014619207 ""}  } { { "../rtl/dp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/2 ASYN_DUAL_PORT_RAM_8x16/rtl/dp_ram_8x16.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650014619207 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem\[6\]\[12\] " "Latch mem\[6\]\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wr_clk " "Ports D and ENA on the latch are fed by the same signal wr_clk" {  } { { "../rtl/dp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/2 ASYN_DUAL_PORT_RAM_8x16/rtl/dp_ram_8x16.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650014619207 ""}  } { { "../rtl/dp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/2 ASYN_DUAL_PORT_RAM_8x16/rtl/dp_ram_8x16.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650014619207 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem\[7\]\[12\] " "Latch mem\[7\]\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wr_clk " "Ports D and ENA on the latch are fed by the same signal wr_clk" {  } { { "../rtl/dp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/2 ASYN_DUAL_PORT_RAM_8x16/rtl/dp_ram_8x16.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650014619207 ""}  } { { "../rtl/dp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/2 ASYN_DUAL_PORT_RAM_8x16/rtl/dp_ram_8x16.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650014619207 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem\[0\]\[13\] " "Latch mem\[0\]\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wr_clk " "Ports D and ENA on the latch are fed by the same signal wr_clk" {  } { { "../rtl/dp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/2 ASYN_DUAL_PORT_RAM_8x16/rtl/dp_ram_8x16.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650014619207 ""}  } { { "../rtl/dp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/2 ASYN_DUAL_PORT_RAM_8x16/rtl/dp_ram_8x16.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650014619207 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem\[1\]\[13\] " "Latch mem\[1\]\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wr_clk " "Ports D and ENA on the latch are fed by the same signal wr_clk" {  } { { "../rtl/dp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/2 ASYN_DUAL_PORT_RAM_8x16/rtl/dp_ram_8x16.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650014619207 ""}  } { { "../rtl/dp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/2 ASYN_DUAL_PORT_RAM_8x16/rtl/dp_ram_8x16.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650014619207 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem\[3\]\[13\] " "Latch mem\[3\]\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wr_clk " "Ports D and ENA on the latch are fed by the same signal wr_clk" {  } { { "../rtl/dp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/2 ASYN_DUAL_PORT_RAM_8x16/rtl/dp_ram_8x16.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650014619208 ""}  } { { "../rtl/dp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/2 ASYN_DUAL_PORT_RAM_8x16/rtl/dp_ram_8x16.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650014619208 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem\[2\]\[13\] " "Latch mem\[2\]\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wr_clk " "Ports D and ENA on the latch are fed by the same signal wr_clk" {  } { { "../rtl/dp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/2 ASYN_DUAL_PORT_RAM_8x16/rtl/dp_ram_8x16.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650014619208 ""}  } { { "../rtl/dp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/2 ASYN_DUAL_PORT_RAM_8x16/rtl/dp_ram_8x16.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650014619208 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem\[4\]\[13\] " "Latch mem\[4\]\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wr_clk " "Ports D and ENA on the latch are fed by the same signal wr_clk" {  } { { "../rtl/dp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/2 ASYN_DUAL_PORT_RAM_8x16/rtl/dp_ram_8x16.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650014619208 ""}  } { { "../rtl/dp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/2 ASYN_DUAL_PORT_RAM_8x16/rtl/dp_ram_8x16.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650014619208 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem\[5\]\[13\] " "Latch mem\[5\]\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wr_clk " "Ports D and ENA on the latch are fed by the same signal wr_clk" {  } { { "../rtl/dp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/2 ASYN_DUAL_PORT_RAM_8x16/rtl/dp_ram_8x16.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650014619208 ""}  } { { "../rtl/dp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/2 ASYN_DUAL_PORT_RAM_8x16/rtl/dp_ram_8x16.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650014619208 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem\[6\]\[13\] " "Latch mem\[6\]\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wr_clk " "Ports D and ENA on the latch are fed by the same signal wr_clk" {  } { { "../rtl/dp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/2 ASYN_DUAL_PORT_RAM_8x16/rtl/dp_ram_8x16.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650014619208 ""}  } { { "../rtl/dp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/2 ASYN_DUAL_PORT_RAM_8x16/rtl/dp_ram_8x16.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650014619208 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem\[7\]\[13\] " "Latch mem\[7\]\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wr_clk " "Ports D and ENA on the latch are fed by the same signal wr_clk" {  } { { "../rtl/dp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/2 ASYN_DUAL_PORT_RAM_8x16/rtl/dp_ram_8x16.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650014619208 ""}  } { { "../rtl/dp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/2 ASYN_DUAL_PORT_RAM_8x16/rtl/dp_ram_8x16.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650014619208 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem\[0\]\[14\] " "Latch mem\[0\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wr_clk " "Ports D and ENA on the latch are fed by the same signal wr_clk" {  } { { "../rtl/dp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/2 ASYN_DUAL_PORT_RAM_8x16/rtl/dp_ram_8x16.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650014619208 ""}  } { { "../rtl/dp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/2 ASYN_DUAL_PORT_RAM_8x16/rtl/dp_ram_8x16.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650014619208 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem\[1\]\[14\] " "Latch mem\[1\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wr_clk " "Ports D and ENA on the latch are fed by the same signal wr_clk" {  } { { "../rtl/dp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/2 ASYN_DUAL_PORT_RAM_8x16/rtl/dp_ram_8x16.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650014619208 ""}  } { { "../rtl/dp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/2 ASYN_DUAL_PORT_RAM_8x16/rtl/dp_ram_8x16.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650014619208 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem\[3\]\[14\] " "Latch mem\[3\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wr_clk " "Ports D and ENA on the latch are fed by the same signal wr_clk" {  } { { "../rtl/dp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/2 ASYN_DUAL_PORT_RAM_8x16/rtl/dp_ram_8x16.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650014619208 ""}  } { { "../rtl/dp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/2 ASYN_DUAL_PORT_RAM_8x16/rtl/dp_ram_8x16.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650014619208 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem\[2\]\[14\] " "Latch mem\[2\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wr_clk " "Ports D and ENA on the latch are fed by the same signal wr_clk" {  } { { "../rtl/dp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/2 ASYN_DUAL_PORT_RAM_8x16/rtl/dp_ram_8x16.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650014619208 ""}  } { { "../rtl/dp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/2 ASYN_DUAL_PORT_RAM_8x16/rtl/dp_ram_8x16.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650014619208 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem\[4\]\[14\] " "Latch mem\[4\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wr_clk " "Ports D and ENA on the latch are fed by the same signal wr_clk" {  } { { "../rtl/dp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/2 ASYN_DUAL_PORT_RAM_8x16/rtl/dp_ram_8x16.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650014619208 ""}  } { { "../rtl/dp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/2 ASYN_DUAL_PORT_RAM_8x16/rtl/dp_ram_8x16.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650014619208 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem\[5\]\[14\] " "Latch mem\[5\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wr_clk " "Ports D and ENA on the latch are fed by the same signal wr_clk" {  } { { "../rtl/dp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/2 ASYN_DUAL_PORT_RAM_8x16/rtl/dp_ram_8x16.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650014619208 ""}  } { { "../rtl/dp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/2 ASYN_DUAL_PORT_RAM_8x16/rtl/dp_ram_8x16.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650014619208 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem\[6\]\[14\] " "Latch mem\[6\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wr_clk " "Ports D and ENA on the latch are fed by the same signal wr_clk" {  } { { "../rtl/dp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/2 ASYN_DUAL_PORT_RAM_8x16/rtl/dp_ram_8x16.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650014619208 ""}  } { { "../rtl/dp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/2 ASYN_DUAL_PORT_RAM_8x16/rtl/dp_ram_8x16.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650014619208 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem\[7\]\[14\] " "Latch mem\[7\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wr_clk " "Ports D and ENA on the latch are fed by the same signal wr_clk" {  } { { "../rtl/dp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/2 ASYN_DUAL_PORT_RAM_8x16/rtl/dp_ram_8x16.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650014619208 ""}  } { { "../rtl/dp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/2 ASYN_DUAL_PORT_RAM_8x16/rtl/dp_ram_8x16.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650014619208 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem\[0\]\[15\] " "Latch mem\[0\]\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wr_clk " "Ports D and ENA on the latch are fed by the same signal wr_clk" {  } { { "../rtl/dp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/2 ASYN_DUAL_PORT_RAM_8x16/rtl/dp_ram_8x16.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650014619208 ""}  } { { "../rtl/dp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/2 ASYN_DUAL_PORT_RAM_8x16/rtl/dp_ram_8x16.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650014619208 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem\[1\]\[15\] " "Latch mem\[1\]\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wr_clk " "Ports D and ENA on the latch are fed by the same signal wr_clk" {  } { { "../rtl/dp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/2 ASYN_DUAL_PORT_RAM_8x16/rtl/dp_ram_8x16.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650014619208 ""}  } { { "../rtl/dp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/2 ASYN_DUAL_PORT_RAM_8x16/rtl/dp_ram_8x16.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650014619208 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem\[3\]\[15\] " "Latch mem\[3\]\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wr_clk " "Ports D and ENA on the latch are fed by the same signal wr_clk" {  } { { "../rtl/dp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/2 ASYN_DUAL_PORT_RAM_8x16/rtl/dp_ram_8x16.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650014619208 ""}  } { { "../rtl/dp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/2 ASYN_DUAL_PORT_RAM_8x16/rtl/dp_ram_8x16.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650014619208 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem\[2\]\[15\] " "Latch mem\[2\]\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wr_clk " "Ports D and ENA on the latch are fed by the same signal wr_clk" {  } { { "../rtl/dp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/2 ASYN_DUAL_PORT_RAM_8x16/rtl/dp_ram_8x16.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650014619208 ""}  } { { "../rtl/dp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/2 ASYN_DUAL_PORT_RAM_8x16/rtl/dp_ram_8x16.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650014619208 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem\[4\]\[15\] " "Latch mem\[4\]\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wr_clk " "Ports D and ENA on the latch are fed by the same signal wr_clk" {  } { { "../rtl/dp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/2 ASYN_DUAL_PORT_RAM_8x16/rtl/dp_ram_8x16.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650014619209 ""}  } { { "../rtl/dp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/2 ASYN_DUAL_PORT_RAM_8x16/rtl/dp_ram_8x16.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650014619209 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem\[5\]\[15\] " "Latch mem\[5\]\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wr_clk " "Ports D and ENA on the latch are fed by the same signal wr_clk" {  } { { "../rtl/dp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/2 ASYN_DUAL_PORT_RAM_8x16/rtl/dp_ram_8x16.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650014619209 ""}  } { { "../rtl/dp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/2 ASYN_DUAL_PORT_RAM_8x16/rtl/dp_ram_8x16.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650014619209 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem\[6\]\[15\] " "Latch mem\[6\]\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wr_clk " "Ports D and ENA on the latch are fed by the same signal wr_clk" {  } { { "../rtl/dp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/2 ASYN_DUAL_PORT_RAM_8x16/rtl/dp_ram_8x16.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650014619209 ""}  } { { "../rtl/dp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/2 ASYN_DUAL_PORT_RAM_8x16/rtl/dp_ram_8x16.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650014619209 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem\[7\]\[15\] " "Latch mem\[7\]\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wr_clk " "Ports D and ENA on the latch are fed by the same signal wr_clk" {  } { { "../rtl/dp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/2 ASYN_DUAL_PORT_RAM_8x16/rtl/dp_ram_8x16.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650014619209 ""}  } { { "../rtl/dp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/2 ASYN_DUAL_PORT_RAM_8x16/rtl/dp_ram_8x16.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650014619209 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1650014619340 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Maven Learning/Practicals/Lab5/2 ASYN_DUAL_PORT_RAM_8x16/quartus/output_files/dp_ram_8x16.map.smsg " "Generated suppressed messages file D:/Maven Learning/Practicals/Lab5/2 ASYN_DUAL_PORT_RAM_8x16/quartus/output_files/dp_ram_8x16.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650014619524 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1650014619602 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650014619602 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "370 " "Implemented 370 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "26 " "Implemented 26 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1650014619630 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1650014619630 ""} { "Info" "ICUT_CUT_TM_LCELLS" "328 " "Implemented 328 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1650014619630 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1650014619630 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 260 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 260 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4857 " "Peak virtual memory: 4857 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1650014619652 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 15 14:53:39 2022 " "Processing ended: Fri Apr 15 14:53:39 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1650014619652 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1650014619652 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1650014619652 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1650014619652 ""}
