
Holiday-Card-2024.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000b8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000530c  080000b8  080000b8  000010b8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000e8  080053c4  080053c4  000063c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080054ac  080054ac  0000700c  2**0
                  CONTENTS
  4 .ARM          00000000  080054ac  080054ac  0000700c  2**0
                  CONTENTS
  5 .preinit_array 00000000  080054ac  080054ac  0000700c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080054ac  080054ac  000064ac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080054b0  080054b0  000064b0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000000c  20000000  080054b4  00007000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000020c  2000000c  080054c0  0000700c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000218  080054c0  00007218  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0000700c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000f70e  00000000  00000000  00007034  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002716  00000000  00000000  00016742  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000f38  00000000  00000000  00018e58  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000bb2  00000000  00000000  00019d90  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00016954  00000000  00000000  0001a942  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00010c5c  00000000  00000000  00031296  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00091669  00000000  00000000  00041ef2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000d355b  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000366c  00000000  00000000  000d35a0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000065  00000000  00000000  000d6c0c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000b8 <__do_global_dtors_aux>:
 80000b8:	b510      	push	{r4, lr}
 80000ba:	4c06      	ldr	r4, [pc, #24]	@ (80000d4 <__do_global_dtors_aux+0x1c>)
 80000bc:	7823      	ldrb	r3, [r4, #0]
 80000be:	2b00      	cmp	r3, #0
 80000c0:	d107      	bne.n	80000d2 <__do_global_dtors_aux+0x1a>
 80000c2:	4b05      	ldr	r3, [pc, #20]	@ (80000d8 <__do_global_dtors_aux+0x20>)
 80000c4:	2b00      	cmp	r3, #0
 80000c6:	d002      	beq.n	80000ce <__do_global_dtors_aux+0x16>
 80000c8:	4804      	ldr	r0, [pc, #16]	@ (80000dc <__do_global_dtors_aux+0x24>)
 80000ca:	e000      	b.n	80000ce <__do_global_dtors_aux+0x16>
 80000cc:	bf00      	nop
 80000ce:	2301      	movs	r3, #1
 80000d0:	7023      	strb	r3, [r4, #0]
 80000d2:	bd10      	pop	{r4, pc}
 80000d4:	2000000c 	.word	0x2000000c
 80000d8:	00000000 	.word	0x00000000
 80000dc:	080053ac 	.word	0x080053ac

080000e0 <frame_dummy>:
 80000e0:	4b04      	ldr	r3, [pc, #16]	@ (80000f4 <frame_dummy+0x14>)
 80000e2:	b510      	push	{r4, lr}
 80000e4:	2b00      	cmp	r3, #0
 80000e6:	d003      	beq.n	80000f0 <frame_dummy+0x10>
 80000e8:	4903      	ldr	r1, [pc, #12]	@ (80000f8 <frame_dummy+0x18>)
 80000ea:	4804      	ldr	r0, [pc, #16]	@ (80000fc <frame_dummy+0x1c>)
 80000ec:	e000      	b.n	80000f0 <frame_dummy+0x10>
 80000ee:	bf00      	nop
 80000f0:	bd10      	pop	{r4, pc}
 80000f2:	46c0      	nop			@ (mov r8, r8)
 80000f4:	00000000 	.word	0x00000000
 80000f8:	20000010 	.word	0x20000010
 80000fc:	080053ac 	.word	0x080053ac

08000100 <__udivsi3>:
 8000100:	2200      	movs	r2, #0
 8000102:	0843      	lsrs	r3, r0, #1
 8000104:	428b      	cmp	r3, r1
 8000106:	d374      	bcc.n	80001f2 <__udivsi3+0xf2>
 8000108:	0903      	lsrs	r3, r0, #4
 800010a:	428b      	cmp	r3, r1
 800010c:	d35f      	bcc.n	80001ce <__udivsi3+0xce>
 800010e:	0a03      	lsrs	r3, r0, #8
 8000110:	428b      	cmp	r3, r1
 8000112:	d344      	bcc.n	800019e <__udivsi3+0x9e>
 8000114:	0b03      	lsrs	r3, r0, #12
 8000116:	428b      	cmp	r3, r1
 8000118:	d328      	bcc.n	800016c <__udivsi3+0x6c>
 800011a:	0c03      	lsrs	r3, r0, #16
 800011c:	428b      	cmp	r3, r1
 800011e:	d30d      	bcc.n	800013c <__udivsi3+0x3c>
 8000120:	22ff      	movs	r2, #255	@ 0xff
 8000122:	0209      	lsls	r1, r1, #8
 8000124:	ba12      	rev	r2, r2
 8000126:	0c03      	lsrs	r3, r0, #16
 8000128:	428b      	cmp	r3, r1
 800012a:	d302      	bcc.n	8000132 <__udivsi3+0x32>
 800012c:	1212      	asrs	r2, r2, #8
 800012e:	0209      	lsls	r1, r1, #8
 8000130:	d065      	beq.n	80001fe <__udivsi3+0xfe>
 8000132:	0b03      	lsrs	r3, r0, #12
 8000134:	428b      	cmp	r3, r1
 8000136:	d319      	bcc.n	800016c <__udivsi3+0x6c>
 8000138:	e000      	b.n	800013c <__udivsi3+0x3c>
 800013a:	0a09      	lsrs	r1, r1, #8
 800013c:	0bc3      	lsrs	r3, r0, #15
 800013e:	428b      	cmp	r3, r1
 8000140:	d301      	bcc.n	8000146 <__udivsi3+0x46>
 8000142:	03cb      	lsls	r3, r1, #15
 8000144:	1ac0      	subs	r0, r0, r3
 8000146:	4152      	adcs	r2, r2
 8000148:	0b83      	lsrs	r3, r0, #14
 800014a:	428b      	cmp	r3, r1
 800014c:	d301      	bcc.n	8000152 <__udivsi3+0x52>
 800014e:	038b      	lsls	r3, r1, #14
 8000150:	1ac0      	subs	r0, r0, r3
 8000152:	4152      	adcs	r2, r2
 8000154:	0b43      	lsrs	r3, r0, #13
 8000156:	428b      	cmp	r3, r1
 8000158:	d301      	bcc.n	800015e <__udivsi3+0x5e>
 800015a:	034b      	lsls	r3, r1, #13
 800015c:	1ac0      	subs	r0, r0, r3
 800015e:	4152      	adcs	r2, r2
 8000160:	0b03      	lsrs	r3, r0, #12
 8000162:	428b      	cmp	r3, r1
 8000164:	d301      	bcc.n	800016a <__udivsi3+0x6a>
 8000166:	030b      	lsls	r3, r1, #12
 8000168:	1ac0      	subs	r0, r0, r3
 800016a:	4152      	adcs	r2, r2
 800016c:	0ac3      	lsrs	r3, r0, #11
 800016e:	428b      	cmp	r3, r1
 8000170:	d301      	bcc.n	8000176 <__udivsi3+0x76>
 8000172:	02cb      	lsls	r3, r1, #11
 8000174:	1ac0      	subs	r0, r0, r3
 8000176:	4152      	adcs	r2, r2
 8000178:	0a83      	lsrs	r3, r0, #10
 800017a:	428b      	cmp	r3, r1
 800017c:	d301      	bcc.n	8000182 <__udivsi3+0x82>
 800017e:	028b      	lsls	r3, r1, #10
 8000180:	1ac0      	subs	r0, r0, r3
 8000182:	4152      	adcs	r2, r2
 8000184:	0a43      	lsrs	r3, r0, #9
 8000186:	428b      	cmp	r3, r1
 8000188:	d301      	bcc.n	800018e <__udivsi3+0x8e>
 800018a:	024b      	lsls	r3, r1, #9
 800018c:	1ac0      	subs	r0, r0, r3
 800018e:	4152      	adcs	r2, r2
 8000190:	0a03      	lsrs	r3, r0, #8
 8000192:	428b      	cmp	r3, r1
 8000194:	d301      	bcc.n	800019a <__udivsi3+0x9a>
 8000196:	020b      	lsls	r3, r1, #8
 8000198:	1ac0      	subs	r0, r0, r3
 800019a:	4152      	adcs	r2, r2
 800019c:	d2cd      	bcs.n	800013a <__udivsi3+0x3a>
 800019e:	09c3      	lsrs	r3, r0, #7
 80001a0:	428b      	cmp	r3, r1
 80001a2:	d301      	bcc.n	80001a8 <__udivsi3+0xa8>
 80001a4:	01cb      	lsls	r3, r1, #7
 80001a6:	1ac0      	subs	r0, r0, r3
 80001a8:	4152      	adcs	r2, r2
 80001aa:	0983      	lsrs	r3, r0, #6
 80001ac:	428b      	cmp	r3, r1
 80001ae:	d301      	bcc.n	80001b4 <__udivsi3+0xb4>
 80001b0:	018b      	lsls	r3, r1, #6
 80001b2:	1ac0      	subs	r0, r0, r3
 80001b4:	4152      	adcs	r2, r2
 80001b6:	0943      	lsrs	r3, r0, #5
 80001b8:	428b      	cmp	r3, r1
 80001ba:	d301      	bcc.n	80001c0 <__udivsi3+0xc0>
 80001bc:	014b      	lsls	r3, r1, #5
 80001be:	1ac0      	subs	r0, r0, r3
 80001c0:	4152      	adcs	r2, r2
 80001c2:	0903      	lsrs	r3, r0, #4
 80001c4:	428b      	cmp	r3, r1
 80001c6:	d301      	bcc.n	80001cc <__udivsi3+0xcc>
 80001c8:	010b      	lsls	r3, r1, #4
 80001ca:	1ac0      	subs	r0, r0, r3
 80001cc:	4152      	adcs	r2, r2
 80001ce:	08c3      	lsrs	r3, r0, #3
 80001d0:	428b      	cmp	r3, r1
 80001d2:	d301      	bcc.n	80001d8 <__udivsi3+0xd8>
 80001d4:	00cb      	lsls	r3, r1, #3
 80001d6:	1ac0      	subs	r0, r0, r3
 80001d8:	4152      	adcs	r2, r2
 80001da:	0883      	lsrs	r3, r0, #2
 80001dc:	428b      	cmp	r3, r1
 80001de:	d301      	bcc.n	80001e4 <__udivsi3+0xe4>
 80001e0:	008b      	lsls	r3, r1, #2
 80001e2:	1ac0      	subs	r0, r0, r3
 80001e4:	4152      	adcs	r2, r2
 80001e6:	0843      	lsrs	r3, r0, #1
 80001e8:	428b      	cmp	r3, r1
 80001ea:	d301      	bcc.n	80001f0 <__udivsi3+0xf0>
 80001ec:	004b      	lsls	r3, r1, #1
 80001ee:	1ac0      	subs	r0, r0, r3
 80001f0:	4152      	adcs	r2, r2
 80001f2:	1a41      	subs	r1, r0, r1
 80001f4:	d200      	bcs.n	80001f8 <__udivsi3+0xf8>
 80001f6:	4601      	mov	r1, r0
 80001f8:	4152      	adcs	r2, r2
 80001fa:	4610      	mov	r0, r2
 80001fc:	4770      	bx	lr
 80001fe:	e7ff      	b.n	8000200 <__udivsi3+0x100>
 8000200:	b501      	push	{r0, lr}
 8000202:	2000      	movs	r0, #0
 8000204:	f000 f806 	bl	8000214 <__aeabi_idiv0>
 8000208:	bd02      	pop	{r1, pc}
 800020a:	46c0      	nop			@ (mov r8, r8)

0800020c <__aeabi_uidivmod>:
 800020c:	2900      	cmp	r1, #0
 800020e:	d0f7      	beq.n	8000200 <__udivsi3+0x100>
 8000210:	e776      	b.n	8000100 <__udivsi3>
 8000212:	4770      	bx	lr

08000214 <__aeabi_idiv0>:
 8000214:	4770      	bx	lr
 8000216:	46c0      	nop			@ (mov r8, r8)

08000218 <buzzer_interrupt>:
	buzzer->melody_loop_index = 0;
	buzzer->melody_loops = 0;
	buzzer->melody_length = 0;
}

void buzzer_interrupt(buzzer_HandleTypeDef *buzzer){
 8000218:	b580      	push	{r7, lr}
 800021a:	b082      	sub	sp, #8
 800021c:	af00      	add	r7, sp, #0
 800021e:	6078      	str	r0, [r7, #4]

	if (buzzer->melody_mode == 1){
 8000220:	687b      	ldr	r3, [r7, #4]
 8000222:	7b1b      	ldrb	r3, [r3, #12]
 8000224:	2b01      	cmp	r3, #1
 8000226:	d14d      	bne.n	80002c4 <buzzer_interrupt+0xac>
		//If end of melody is reached
		if (buzzer->melody_index >= buzzer->melody_length){
 8000228:	687b      	ldr	r3, [r7, #4]
 800022a:	89da      	ldrh	r2, [r3, #14]
 800022c:	687b      	ldr	r3, [r7, #4]
 800022e:	8a5b      	ldrh	r3, [r3, #18]
 8000230:	429a      	cmp	r2, r3
 8000232:	d32e      	bcc.n	8000292 <buzzer_interrupt+0x7a>

			__NOP();
 8000234:	46c0      	nop			@ (mov r8, r8)
			if (buzzer->melody_loop_index >= buzzer->melody_loops){
 8000236:	687b      	ldr	r3, [r7, #4]
 8000238:	7c1a      	ldrb	r2, [r3, #16]
 800023a:	687b      	ldr	r3, [r7, #4]
 800023c:	7c5b      	ldrb	r3, [r3, #17]
 800023e:	429a      	cmp	r2, r3
 8000240:	d307      	bcc.n	8000252 <buzzer_interrupt+0x3a>
				buzzer->melody_mode = 0;
 8000242:	687b      	ldr	r3, [r7, #4]
 8000244:	2200      	movs	r2, #0
 8000246:	731a      	strb	r2, [r3, #12]
				buzzer_off(buzzer);
 8000248:	687b      	ldr	r3, [r7, #4]
 800024a:	0018      	movs	r0, r3
 800024c:	f000 f842 	bl	80002d4 <buzzer_off>
		}
	}
	else {
		buzzer_off(buzzer);
	}
}
 8000250:	e03c      	b.n	80002cc <buzzer_interrupt+0xb4>
				buzzer->melody_loop_index++;
 8000252:	687b      	ldr	r3, [r7, #4]
 8000254:	7c1b      	ldrb	r3, [r3, #16]
 8000256:	3301      	adds	r3, #1
 8000258:	b2da      	uxtb	r2, r3
 800025a:	687b      	ldr	r3, [r7, #4]
 800025c:	741a      	strb	r2, [r3, #16]
				buzzer->melody_index = 0;
 800025e:	687b      	ldr	r3, [r7, #4]
 8000260:	2200      	movs	r2, #0
 8000262:	81da      	strh	r2, [r3, #14]
				buzzer_off(buzzer); //testing
 8000264:	687b      	ldr	r3, [r7, #4]
 8000266:	0018      	movs	r0, r3
 8000268:	f000 f834 	bl	80002d4 <buzzer_off>
				buzzer_write(buzzer, buzzer->melody[buzzer->melody_index][0], buzzer->melody[buzzer->melody_index][1]); //testing
 800026c:	687b      	ldr	r3, [r7, #4]
 800026e:	695a      	ldr	r2, [r3, #20]
 8000270:	687b      	ldr	r3, [r7, #4]
 8000272:	89db      	ldrh	r3, [r3, #14]
 8000274:	009b      	lsls	r3, r3, #2
 8000276:	18d3      	adds	r3, r2, r3
 8000278:	8819      	ldrh	r1, [r3, #0]
 800027a:	687b      	ldr	r3, [r7, #4]
 800027c:	695a      	ldr	r2, [r3, #20]
 800027e:	687b      	ldr	r3, [r7, #4]
 8000280:	89db      	ldrh	r3, [r3, #14]
 8000282:	009b      	lsls	r3, r3, #2
 8000284:	18d3      	adds	r3, r2, r3
 8000286:	885a      	ldrh	r2, [r3, #2]
 8000288:	687b      	ldr	r3, [r7, #4]
 800028a:	0018      	movs	r0, r3
 800028c:	f000 f83f 	bl	800030e <buzzer_write>
}
 8000290:	e01c      	b.n	80002cc <buzzer_interrupt+0xb4>
			buzzer_write(buzzer, buzzer->melody[buzzer->melody_index][0], buzzer->melody[buzzer->melody_index][1]);
 8000292:	687b      	ldr	r3, [r7, #4]
 8000294:	695a      	ldr	r2, [r3, #20]
 8000296:	687b      	ldr	r3, [r7, #4]
 8000298:	89db      	ldrh	r3, [r3, #14]
 800029a:	009b      	lsls	r3, r3, #2
 800029c:	18d3      	adds	r3, r2, r3
 800029e:	8819      	ldrh	r1, [r3, #0]
 80002a0:	687b      	ldr	r3, [r7, #4]
 80002a2:	695a      	ldr	r2, [r3, #20]
 80002a4:	687b      	ldr	r3, [r7, #4]
 80002a6:	89db      	ldrh	r3, [r3, #14]
 80002a8:	009b      	lsls	r3, r3, #2
 80002aa:	18d3      	adds	r3, r2, r3
 80002ac:	885a      	ldrh	r2, [r3, #2]
 80002ae:	687b      	ldr	r3, [r7, #4]
 80002b0:	0018      	movs	r0, r3
 80002b2:	f000 f82c 	bl	800030e <buzzer_write>
			buzzer->melody_index++;
 80002b6:	687b      	ldr	r3, [r7, #4]
 80002b8:	89db      	ldrh	r3, [r3, #14]
 80002ba:	3301      	adds	r3, #1
 80002bc:	b29a      	uxth	r2, r3
 80002be:	687b      	ldr	r3, [r7, #4]
 80002c0:	81da      	strh	r2, [r3, #14]
}
 80002c2:	e003      	b.n	80002cc <buzzer_interrupt+0xb4>
		buzzer_off(buzzer);
 80002c4:	687b      	ldr	r3, [r7, #4]
 80002c6:	0018      	movs	r0, r3
 80002c8:	f000 f804 	bl	80002d4 <buzzer_off>
}
 80002cc:	46c0      	nop			@ (mov r8, r8)
 80002ce:	46bd      	mov	sp, r7
 80002d0:	b002      	add	sp, #8
 80002d2:	bd80      	pop	{r7, pc}

080002d4 <buzzer_off>:

void buzzer_off(buzzer_HandleTypeDef *buzzer){
 80002d4:	b580      	push	{r7, lr}
 80002d6:	b082      	sub	sp, #8
 80002d8:	af00      	add	r7, sp, #0
 80002da:	6078      	str	r0, [r7, #4]

	HAL_TIM_Base_Stop_IT(buzzer->interrupt_timer);
 80002dc:	687b      	ldr	r3, [r7, #4]
 80002de:	689b      	ldr	r3, [r3, #8]
 80002e0:	0018      	movs	r0, r3
 80002e2:	f003 fda1 	bl	8003e28 <HAL_TIM_Base_Stop_IT>
	HAL_TIM_PWM_Stop(buzzer->buzz_timer , buzzer->channel_1);
 80002e6:	687b      	ldr	r3, [r7, #4]
 80002e8:	681a      	ldr	r2, [r3, #0]
 80002ea:	687b      	ldr	r3, [r7, #4]
 80002ec:	889b      	ldrh	r3, [r3, #4]
 80002ee:	0019      	movs	r1, r3
 80002f0:	0010      	movs	r0, r2
 80002f2:	f003 ff5f 	bl	80041b4 <HAL_TIM_PWM_Stop>
	HAL_TIM_PWM_Stop(buzzer->buzz_timer , buzzer->channel_2);
 80002f6:	687b      	ldr	r3, [r7, #4]
 80002f8:	681a      	ldr	r2, [r3, #0]
 80002fa:	687b      	ldr	r3, [r7, #4]
 80002fc:	88db      	ldrh	r3, [r3, #6]
 80002fe:	0019      	movs	r1, r3
 8000300:	0010      	movs	r0, r2
 8000302:	f003 ff57 	bl	80041b4 <HAL_TIM_PWM_Stop>
}
 8000306:	46c0      	nop			@ (mov r8, r8)
 8000308:	46bd      	mov	sp, r7
 800030a:	b002      	add	sp, #8
 800030c:	bd80      	pop	{r7, pc}

0800030e <buzzer_write>:

void buzzer_write(buzzer_HandleTypeDef *buzzer, uint16_t frequency, uint16_t duration){
 800030e:	b580      	push	{r7, lr}
 8000310:	b084      	sub	sp, #16
 8000312:	af00      	add	r7, sp, #0
 8000314:	6078      	str	r0, [r7, #4]
 8000316:	0008      	movs	r0, r1
 8000318:	0011      	movs	r1, r2
 800031a:	1cbb      	adds	r3, r7, #2
 800031c:	1c02      	adds	r2, r0, #0
 800031e:	801a      	strh	r2, [r3, #0]
 8000320:	003b      	movs	r3, r7
 8000322:	1c0a      	adds	r2, r1, #0
 8000324:	801a      	strh	r2, [r3, #0]

	//Valid frequency so update registers and turn on buzzer
	if (frequency != 0){
 8000326:	1cbb      	adds	r3, r7, #2
 8000328:	881b      	ldrh	r3, [r3, #0]
 800032a:	2b00      	cmp	r3, #0
 800032c:	d100      	bne.n	8000330 <buzzer_write+0x22>
 800032e:	e0bb      	b.n	80004a8 <buzzer_write+0x19a>
		uint16_t ARR_VAL = (HAL_RCC_GetSysClockFreq() / frequency) - 1;
 8000330:	f003 f87c 	bl	800342c <HAL_RCC_GetSysClockFreq>
 8000334:	0002      	movs	r2, r0
 8000336:	1cbb      	adds	r3, r7, #2
 8000338:	881b      	ldrh	r3, [r3, #0]
 800033a:	0019      	movs	r1, r3
 800033c:	0010      	movs	r0, r2
 800033e:	f7ff fedf 	bl	8000100 <__udivsi3>
 8000342:	0003      	movs	r3, r0
 8000344:	b29a      	uxth	r2, r3
 8000346:	210e      	movs	r1, #14
 8000348:	187b      	adds	r3, r7, r1
 800034a:	3a01      	subs	r2, #1
 800034c:	801a      	strh	r2, [r3, #0]
		uint16_t CCR_VAL = (ARR_VAL + 1)/ 2;
 800034e:	187b      	adds	r3, r7, r1
 8000350:	881b      	ldrh	r3, [r3, #0]
 8000352:	3301      	adds	r3, #1
 8000354:	2b00      	cmp	r3, #0
 8000356:	da00      	bge.n	800035a <buzzer_write+0x4c>
 8000358:	3301      	adds	r3, #1
 800035a:	105b      	asrs	r3, r3, #1
 800035c:	001a      	movs	r2, r3
 800035e:	210c      	movs	r1, #12
 8000360:	187b      	adds	r3, r7, r1
 8000362:	801a      	strh	r2, [r3, #0]
		__HAL_TIM_SET_AUTORELOAD(buzzer->buzz_timer, ARR_VAL);
 8000364:	687b      	ldr	r3, [r7, #4]
 8000366:	681b      	ldr	r3, [r3, #0]
 8000368:	681b      	ldr	r3, [r3, #0]
 800036a:	200e      	movs	r0, #14
 800036c:	183a      	adds	r2, r7, r0
 800036e:	8812      	ldrh	r2, [r2, #0]
 8000370:	62da      	str	r2, [r3, #44]	@ 0x2c
 8000372:	687b      	ldr	r3, [r7, #4]
 8000374:	681b      	ldr	r3, [r3, #0]
 8000376:	183a      	adds	r2, r7, r0
 8000378:	8812      	ldrh	r2, [r2, #0]
 800037a:	60da      	str	r2, [r3, #12]
		__HAL_TIM_SET_COMPARE(buzzer->buzz_timer, buzzer->channel_1, CCR_VAL);
 800037c:	687b      	ldr	r3, [r7, #4]
 800037e:	889b      	ldrh	r3, [r3, #4]
 8000380:	2b00      	cmp	r3, #0
 8000382:	d106      	bne.n	8000392 <buzzer_write+0x84>
 8000384:	687b      	ldr	r3, [r7, #4]
 8000386:	681b      	ldr	r3, [r3, #0]
 8000388:	681b      	ldr	r3, [r3, #0]
 800038a:	187a      	adds	r2, r7, r1
 800038c:	8812      	ldrh	r2, [r2, #0]
 800038e:	635a      	str	r2, [r3, #52]	@ 0x34
 8000390:	e036      	b.n	8000400 <buzzer_write+0xf2>
 8000392:	687b      	ldr	r3, [r7, #4]
 8000394:	889b      	ldrh	r3, [r3, #4]
 8000396:	2b04      	cmp	r3, #4
 8000398:	d107      	bne.n	80003aa <buzzer_write+0x9c>
 800039a:	687b      	ldr	r3, [r7, #4]
 800039c:	681b      	ldr	r3, [r3, #0]
 800039e:	681a      	ldr	r2, [r3, #0]
 80003a0:	230c      	movs	r3, #12
 80003a2:	18fb      	adds	r3, r7, r3
 80003a4:	881b      	ldrh	r3, [r3, #0]
 80003a6:	6393      	str	r3, [r2, #56]	@ 0x38
 80003a8:	e02a      	b.n	8000400 <buzzer_write+0xf2>
 80003aa:	687b      	ldr	r3, [r7, #4]
 80003ac:	889b      	ldrh	r3, [r3, #4]
 80003ae:	2b08      	cmp	r3, #8
 80003b0:	d107      	bne.n	80003c2 <buzzer_write+0xb4>
 80003b2:	687b      	ldr	r3, [r7, #4]
 80003b4:	681b      	ldr	r3, [r3, #0]
 80003b6:	681a      	ldr	r2, [r3, #0]
 80003b8:	230c      	movs	r3, #12
 80003ba:	18fb      	adds	r3, r7, r3
 80003bc:	881b      	ldrh	r3, [r3, #0]
 80003be:	63d3      	str	r3, [r2, #60]	@ 0x3c
 80003c0:	e01e      	b.n	8000400 <buzzer_write+0xf2>
 80003c2:	687b      	ldr	r3, [r7, #4]
 80003c4:	889b      	ldrh	r3, [r3, #4]
 80003c6:	2b0c      	cmp	r3, #12
 80003c8:	d107      	bne.n	80003da <buzzer_write+0xcc>
 80003ca:	687b      	ldr	r3, [r7, #4]
 80003cc:	681b      	ldr	r3, [r3, #0]
 80003ce:	681a      	ldr	r2, [r3, #0]
 80003d0:	230c      	movs	r3, #12
 80003d2:	18fb      	adds	r3, r7, r3
 80003d4:	881b      	ldrh	r3, [r3, #0]
 80003d6:	6413      	str	r3, [r2, #64]	@ 0x40
 80003d8:	e012      	b.n	8000400 <buzzer_write+0xf2>
 80003da:	687b      	ldr	r3, [r7, #4]
 80003dc:	889b      	ldrh	r3, [r3, #4]
 80003de:	2b10      	cmp	r3, #16
 80003e0:	d107      	bne.n	80003f2 <buzzer_write+0xe4>
 80003e2:	687b      	ldr	r3, [r7, #4]
 80003e4:	681b      	ldr	r3, [r3, #0]
 80003e6:	681a      	ldr	r2, [r3, #0]
 80003e8:	230c      	movs	r3, #12
 80003ea:	18fb      	adds	r3, r7, r3
 80003ec:	881b      	ldrh	r3, [r3, #0]
 80003ee:	6593      	str	r3, [r2, #88]	@ 0x58
 80003f0:	e006      	b.n	8000400 <buzzer_write+0xf2>
 80003f2:	687b      	ldr	r3, [r7, #4]
 80003f4:	681b      	ldr	r3, [r3, #0]
 80003f6:	681a      	ldr	r2, [r3, #0]
 80003f8:	230c      	movs	r3, #12
 80003fa:	18fb      	adds	r3, r7, r3
 80003fc:	881b      	ldrh	r3, [r3, #0]
 80003fe:	65d3      	str	r3, [r2, #92]	@ 0x5c
		__HAL_TIM_SET_COMPARE(buzzer->buzz_timer, buzzer->channel_2, CCR_VAL);
 8000400:	687b      	ldr	r3, [r7, #4]
 8000402:	88db      	ldrh	r3, [r3, #6]
 8000404:	2b00      	cmp	r3, #0
 8000406:	d107      	bne.n	8000418 <buzzer_write+0x10a>
 8000408:	687b      	ldr	r3, [r7, #4]
 800040a:	681b      	ldr	r3, [r3, #0]
 800040c:	681b      	ldr	r3, [r3, #0]
 800040e:	220c      	movs	r2, #12
 8000410:	18ba      	adds	r2, r7, r2
 8000412:	8812      	ldrh	r2, [r2, #0]
 8000414:	635a      	str	r2, [r3, #52]	@ 0x34
 8000416:	e036      	b.n	8000486 <buzzer_write+0x178>
 8000418:	687b      	ldr	r3, [r7, #4]
 800041a:	88db      	ldrh	r3, [r3, #6]
 800041c:	2b04      	cmp	r3, #4
 800041e:	d107      	bne.n	8000430 <buzzer_write+0x122>
 8000420:	687b      	ldr	r3, [r7, #4]
 8000422:	681b      	ldr	r3, [r3, #0]
 8000424:	681a      	ldr	r2, [r3, #0]
 8000426:	230c      	movs	r3, #12
 8000428:	18fb      	adds	r3, r7, r3
 800042a:	881b      	ldrh	r3, [r3, #0]
 800042c:	6393      	str	r3, [r2, #56]	@ 0x38
 800042e:	e02a      	b.n	8000486 <buzzer_write+0x178>
 8000430:	687b      	ldr	r3, [r7, #4]
 8000432:	88db      	ldrh	r3, [r3, #6]
 8000434:	2b08      	cmp	r3, #8
 8000436:	d107      	bne.n	8000448 <buzzer_write+0x13a>
 8000438:	687b      	ldr	r3, [r7, #4]
 800043a:	681b      	ldr	r3, [r3, #0]
 800043c:	681a      	ldr	r2, [r3, #0]
 800043e:	230c      	movs	r3, #12
 8000440:	18fb      	adds	r3, r7, r3
 8000442:	881b      	ldrh	r3, [r3, #0]
 8000444:	63d3      	str	r3, [r2, #60]	@ 0x3c
 8000446:	e01e      	b.n	8000486 <buzzer_write+0x178>
 8000448:	687b      	ldr	r3, [r7, #4]
 800044a:	88db      	ldrh	r3, [r3, #6]
 800044c:	2b0c      	cmp	r3, #12
 800044e:	d107      	bne.n	8000460 <buzzer_write+0x152>
 8000450:	687b      	ldr	r3, [r7, #4]
 8000452:	681b      	ldr	r3, [r3, #0]
 8000454:	681a      	ldr	r2, [r3, #0]
 8000456:	230c      	movs	r3, #12
 8000458:	18fb      	adds	r3, r7, r3
 800045a:	881b      	ldrh	r3, [r3, #0]
 800045c:	6413      	str	r3, [r2, #64]	@ 0x40
 800045e:	e012      	b.n	8000486 <buzzer_write+0x178>
 8000460:	687b      	ldr	r3, [r7, #4]
 8000462:	88db      	ldrh	r3, [r3, #6]
 8000464:	2b10      	cmp	r3, #16
 8000466:	d107      	bne.n	8000478 <buzzer_write+0x16a>
 8000468:	687b      	ldr	r3, [r7, #4]
 800046a:	681b      	ldr	r3, [r3, #0]
 800046c:	681a      	ldr	r2, [r3, #0]
 800046e:	230c      	movs	r3, #12
 8000470:	18fb      	adds	r3, r7, r3
 8000472:	881b      	ldrh	r3, [r3, #0]
 8000474:	6593      	str	r3, [r2, #88]	@ 0x58
 8000476:	e006      	b.n	8000486 <buzzer_write+0x178>
 8000478:	687b      	ldr	r3, [r7, #4]
 800047a:	681b      	ldr	r3, [r3, #0]
 800047c:	681a      	ldr	r2, [r3, #0]
 800047e:	230c      	movs	r3, #12
 8000480:	18fb      	adds	r3, r7, r3
 8000482:	881b      	ldrh	r3, [r3, #0]
 8000484:	65d3      	str	r3, [r2, #92]	@ 0x5c
		HAL_TIM_PWM_Start(buzzer->buzz_timer , buzzer->channel_1);
 8000486:	687b      	ldr	r3, [r7, #4]
 8000488:	681a      	ldr	r2, [r3, #0]
 800048a:	687b      	ldr	r3, [r7, #4]
 800048c:	889b      	ldrh	r3, [r3, #4]
 800048e:	0019      	movs	r1, r3
 8000490:	0010      	movs	r0, r2
 8000492:	f003 fdb7 	bl	8004004 <HAL_TIM_PWM_Start>
		HAL_TIM_PWM_Start(buzzer->buzz_timer , buzzer->channel_2);
 8000496:	687b      	ldr	r3, [r7, #4]
 8000498:	681a      	ldr	r2, [r3, #0]
 800049a:	687b      	ldr	r3, [r7, #4]
 800049c:	88db      	ldrh	r3, [r3, #6]
 800049e:	0019      	movs	r1, r3
 80004a0:	0010      	movs	r0, r2
 80004a2:	f003 fdaf 	bl	8004004 <HAL_TIM_PWM_Start>
 80004a6:	e00f      	b.n	80004c8 <buzzer_write+0x1ba>
	}
	// Frequency is 0 so turn off buzzer
	else{
		HAL_TIM_PWM_Stop(buzzer->buzz_timer , buzzer->channel_1);
 80004a8:	687b      	ldr	r3, [r7, #4]
 80004aa:	681a      	ldr	r2, [r3, #0]
 80004ac:	687b      	ldr	r3, [r7, #4]
 80004ae:	889b      	ldrh	r3, [r3, #4]
 80004b0:	0019      	movs	r1, r3
 80004b2:	0010      	movs	r0, r2
 80004b4:	f003 fe7e 	bl	80041b4 <HAL_TIM_PWM_Stop>
		HAL_TIM_PWM_Stop(buzzer->buzz_timer , buzzer->channel_2);
 80004b8:	687b      	ldr	r3, [r7, #4]
 80004ba:	681a      	ldr	r2, [r3, #0]
 80004bc:	687b      	ldr	r3, [r7, #4]
 80004be:	88db      	ldrh	r3, [r3, #6]
 80004c0:	0019      	movs	r1, r3
 80004c2:	0010      	movs	r0, r2
 80004c4:	f003 fe76 	bl	80041b4 <HAL_TIM_PWM_Stop>
	}
	/* Update interrupt timer registers to turn off the buzzer after correct delay
	 * A duration of 0 will turn the buzzer on until manually turned off with buzzer_off */
	if (duration != 0){
 80004c8:	003b      	movs	r3, r7
 80004ca:	881b      	ldrh	r3, [r3, #0]
 80004cc:	2b00      	cmp	r3, #0
 80004ce:	d01a      	beq.n	8000506 <buzzer_write+0x1f8>
	//if ((duration != 0) && (buzzer->melody_index != buzzer->melody_length)){
		__HAL_TIM_SET_AUTORELOAD(buzzer->interrupt_timer, duration); //Set ARR to the duration. Since timer period is 1ms, duration in ms can be used directly
 80004d0:	687b      	ldr	r3, [r7, #4]
 80004d2:	689b      	ldr	r3, [r3, #8]
 80004d4:	681b      	ldr	r3, [r3, #0]
 80004d6:	003a      	movs	r2, r7
 80004d8:	8812      	ldrh	r2, [r2, #0]
 80004da:	62da      	str	r2, [r3, #44]	@ 0x2c
 80004dc:	687b      	ldr	r3, [r7, #4]
 80004de:	689b      	ldr	r3, [r3, #8]
 80004e0:	003a      	movs	r2, r7
 80004e2:	8812      	ldrh	r2, [r2, #0]
 80004e4:	60da      	str	r2, [r3, #12]
		__HAL_TIM_SET_COUNTER(buzzer->interrupt_timer, 0);	//Reset timer count to 0
 80004e6:	687b      	ldr	r3, [r7, #4]
 80004e8:	689b      	ldr	r3, [r3, #8]
 80004ea:	681b      	ldr	r3, [r3, #0]
 80004ec:	2200      	movs	r2, #0
 80004ee:	625a      	str	r2, [r3, #36]	@ 0x24
		__HAL_TIM_CLEAR_FLAG(buzzer->interrupt_timer, TIM_FLAG_UPDATE);	//Clear the interrupt flag to prevent the interrupt triggering immediately
 80004f0:	687b      	ldr	r3, [r7, #4]
 80004f2:	689b      	ldr	r3, [r3, #8]
 80004f4:	681b      	ldr	r3, [r3, #0]
 80004f6:	2202      	movs	r2, #2
 80004f8:	4252      	negs	r2, r2
 80004fa:	611a      	str	r2, [r3, #16]
		HAL_TIM_Base_Start_IT(buzzer->interrupt_timer);
 80004fc:	687b      	ldr	r3, [r7, #4]
 80004fe:	689b      	ldr	r3, [r3, #8]
 8000500:	0018      	movs	r0, r3
 8000502:	f003 fc43 	bl	8003d8c <HAL_TIM_Base_Start_IT>
	}
}
 8000506:	46c0      	nop			@ (mov r8, r8)
 8000508:	46bd      	mov	sp, r7
 800050a:	b004      	add	sp, #16
 800050c:	bd80      	pop	{r7, pc}

0800050e <display_init>:

#include <display.h>

//frame timer should have period of 42ms
//Multiplex timer needs to have a period of 41us
void display_init(display_HandleTypeDef *display, TIM_HandleTypeDef *multiplex_timer, const uint16_t multiplex_timer_channel, TIM_HandleTypeDef *frame_timer, const uint16_t frame_timer_channel){
 800050e:	b580      	push	{r7, lr}
 8000510:	b084      	sub	sp, #16
 8000512:	af00      	add	r7, sp, #0
 8000514:	60f8      	str	r0, [r7, #12]
 8000516:	60b9      	str	r1, [r7, #8]
 8000518:	603b      	str	r3, [r7, #0]
 800051a:	1dbb      	adds	r3, r7, #6
 800051c:	801a      	strh	r2, [r3, #0]
	display->multiplex_timer = multiplex_timer;
 800051e:	68fb      	ldr	r3, [r7, #12]
 8000520:	68ba      	ldr	r2, [r7, #8]
 8000522:	601a      	str	r2, [r3, #0]
	display->multiplex_timer_channel = multiplex_timer_channel;
 8000524:	68fb      	ldr	r3, [r7, #12]
 8000526:	1dba      	adds	r2, r7, #6
 8000528:	8812      	ldrh	r2, [r2, #0]
 800052a:	809a      	strh	r2, [r3, #4]
	display->frame_timer = frame_timer;
 800052c:	68fb      	ldr	r3, [r7, #12]
 800052e:	683a      	ldr	r2, [r7, #0]
 8000530:	609a      	str	r2, [r3, #8]
	display->frame_timer_channel = frame_timer_channel;
 8000532:	68fa      	ldr	r2, [r7, #12]
 8000534:	2318      	movs	r3, #24
 8000536:	18fb      	adds	r3, r7, r3
 8000538:	881b      	ldrh	r3, [r3, #0]
 800053a:	8193      	strh	r3, [r2, #12]
	display->frame_index = 0;
 800053c:	68fb      	ldr	r3, [r7, #12]
 800053e:	2200      	movs	r2, #0
 8000540:	81da      	strh	r2, [r3, #14]
}
 8000542:	46c0      	nop			@ (mov r8, r8)
 8000544:	46bd      	mov	sp, r7
 8000546:	b004      	add	sp, #16
 8000548:	bd80      	pop	{r7, pc}
	...

0800054c <frame_interrupt>:
void display_stop(display_HandleTypeDef *display){

	HAL_TIM_Base_Stop_IT(display->frame_timer);
}

void frame_interrupt(display_HandleTypeDef *display){
 800054c:	b580      	push	{r7, lr}
 800054e:	b082      	sub	sp, #8
 8000550:	af00      	add	r7, sp, #0
 8000552:	6078      	str	r0, [r7, #4]

	display->frame_index++;
 8000554:	687b      	ldr	r3, [r7, #4]
 8000556:	89db      	ldrh	r3, [r3, #14]
 8000558:	3301      	adds	r3, #1
 800055a:	b29a      	uxth	r2, r3
 800055c:	687b      	ldr	r3, [r7, #4]
 800055e:	81da      	strh	r2, [r3, #14]
	HAL_GPIO_TogglePin(R0_GPIO_Port, R0_Pin);	//For testing
 8000560:	2380      	movs	r3, #128	@ 0x80
 8000562:	019b      	lsls	r3, r3, #6
 8000564:	4a04      	ldr	r2, [pc, #16]	@ (8000578 <frame_interrupt+0x2c>)
 8000566:	0019      	movs	r1, r3
 8000568:	0010      	movs	r0, r2
 800056a:	f002 fade 	bl	8002b2a <HAL_GPIO_TogglePin>
}
 800056e:	46c0      	nop			@ (mov r8, r8)
 8000570:	46bd      	mov	sp, r7
 8000572:	b002      	add	sp, #8
 8000574:	bd80      	pop	{r7, pc}
 8000576:	46c0      	nop			@ (mov r8, r8)
 8000578:	50000400 	.word	0x50000400

0800057c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800057c:	b580      	push	{r7, lr}
 800057e:	b082      	sub	sp, #8
 8000580:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000582:	f000 fe5f 	bl	8001244 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000586:	f000 f8a3 	bl	80006d0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800058a:	f000 fb9b 	bl	8000cc4 <MX_GPIO_Init>
  MX_RTC_Init();
 800058e:	f000 f961 	bl	8000854 <MX_RTC_Init>
  MX_TIM14_Init();
 8000592:	f000 fb1f 	bl	8000bd4 <MX_TIM14_Init>
  MX_TIM16_Init();
 8000596:	f000 fb6b 	bl	8000c70 <MX_TIM16_Init>
  MX_TIM1_Init();
 800059a:	f000 f9c7 	bl	800092c <MX_TIM1_Init>
  MX_ADC1_Init();
 800059e:	f000 f8ed 	bl	800077c <MX_ADC1_Init>
  MX_TIM3_Init();
 80005a2:	f000 fa9d 	bl	8000ae0 <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */
  HAL_GPIO_WritePin(R0_GPIO_Port, R0_Pin, 1);
 80005a6:	2380      	movs	r3, #128	@ 0x80
 80005a8:	019b      	lsls	r3, r3, #6
 80005aa:	4842      	ldr	r0, [pc, #264]	@ (80006b4 <main+0x138>)
 80005ac:	2201      	movs	r2, #1
 80005ae:	0019      	movs	r1, r3
 80005b0:	f002 fa9e 	bl	8002af0 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(R1_GPIO_Port, R1_Pin, 1);
 80005b4:	2380      	movs	r3, #128	@ 0x80
 80005b6:	01db      	lsls	r3, r3, #7
 80005b8:	483e      	ldr	r0, [pc, #248]	@ (80006b4 <main+0x138>)
 80005ba:	2201      	movs	r2, #1
 80005bc:	0019      	movs	r1, r3
 80005be:	f002 fa97 	bl	8002af0 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(R2_GPIO_Port, R2_Pin, 1);
 80005c2:	2380      	movs	r3, #128	@ 0x80
 80005c4:	021b      	lsls	r3, r3, #8
 80005c6:	483b      	ldr	r0, [pc, #236]	@ (80006b4 <main+0x138>)
 80005c8:	2201      	movs	r2, #1
 80005ca:	0019      	movs	r1, r3
 80005cc:	f002 fa90 	bl	8002af0 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(R3_GPIO_Port, R3_Pin, 1);
 80005d0:	2380      	movs	r3, #128	@ 0x80
 80005d2:	0059      	lsls	r1, r3, #1
 80005d4:	23a0      	movs	r3, #160	@ 0xa0
 80005d6:	05db      	lsls	r3, r3, #23
 80005d8:	2201      	movs	r2, #1
 80005da:	0018      	movs	r0, r3
 80005dc:	f002 fa88 	bl	8002af0 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(R4_GPIO_Port, R4_Pin, 1);
 80005e0:	2380      	movs	r3, #128	@ 0x80
 80005e2:	0099      	lsls	r1, r3, #2
 80005e4:	23a0      	movs	r3, #160	@ 0xa0
 80005e6:	05db      	lsls	r3, r3, #23
 80005e8:	2201      	movs	r2, #1
 80005ea:	0018      	movs	r0, r3
 80005ec:	f002 fa80 	bl	8002af0 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(R5_GPIO_Port, R5_Pin, 1);
 80005f0:	4b31      	ldr	r3, [pc, #196]	@ (80006b8 <main+0x13c>)
 80005f2:	2201      	movs	r2, #1
 80005f4:	2140      	movs	r1, #64	@ 0x40
 80005f6:	0018      	movs	r0, r3
 80005f8:	f002 fa7a 	bl	8002af0 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(R6_GPIO_Port, R6_Pin, 1);
 80005fc:	4b2e      	ldr	r3, [pc, #184]	@ (80006b8 <main+0x13c>)
 80005fe:	2201      	movs	r2, #1
 8000600:	2180      	movs	r1, #128	@ 0x80
 8000602:	0018      	movs	r0, r3
 8000604:	f002 fa74 	bl	8002af0 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(R7_GPIO_Port, R7_Pin, 1);
 8000608:	2380      	movs	r3, #128	@ 0x80
 800060a:	00d9      	lsls	r1, r3, #3
 800060c:	23a0      	movs	r3, #160	@ 0xa0
 800060e:	05db      	lsls	r3, r3, #23
 8000610:	2201      	movs	r2, #1
 8000612:	0018      	movs	r0, r3
 8000614:	f002 fa6c 	bl	8002af0 <HAL_GPIO_WritePin>

  HAL_GPIO_WritePin(C0_GPIO_Port, C0_Pin, 0);
 8000618:	2380      	movs	r3, #128	@ 0x80
 800061a:	015b      	lsls	r3, r3, #5
 800061c:	4825      	ldr	r0, [pc, #148]	@ (80006b4 <main+0x138>)
 800061e:	2200      	movs	r2, #0
 8000620:	0019      	movs	r1, r3
 8000622:	f002 fa65 	bl	8002af0 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(C1_GPIO_Port, C1_Pin, 0);
 8000626:	2380      	movs	r3, #128	@ 0x80
 8000628:	011b      	lsls	r3, r3, #4
 800062a:	4822      	ldr	r0, [pc, #136]	@ (80006b4 <main+0x138>)
 800062c:	2200      	movs	r2, #0
 800062e:	0019      	movs	r1, r3
 8000630:	f002 fa5e 	bl	8002af0 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(C2_GPIO_Port, C2_Pin, 0);
 8000634:	2380      	movs	r3, #128	@ 0x80
 8000636:	00db      	lsls	r3, r3, #3
 8000638:	481e      	ldr	r0, [pc, #120]	@ (80006b4 <main+0x138>)
 800063a:	2200      	movs	r2, #0
 800063c:	0019      	movs	r1, r3
 800063e:	f002 fa57 	bl	8002af0 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(C3_GPIO_Port, C3_Pin, 0);
 8000642:	4b1c      	ldr	r3, [pc, #112]	@ (80006b4 <main+0x138>)
 8000644:	2200      	movs	r2, #0
 8000646:	2104      	movs	r1, #4
 8000648:	0018      	movs	r0, r3
 800064a:	f002 fa51 	bl	8002af0 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(C4_GPIO_Port, C4_Pin, 0);
 800064e:	4b19      	ldr	r3, [pc, #100]	@ (80006b4 <main+0x138>)
 8000650:	2200      	movs	r2, #0
 8000652:	2102      	movs	r1, #2
 8000654:	0018      	movs	r0, r3
 8000656:	f002 fa4b 	bl	8002af0 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(C5_GPIO_Port, C5_Pin, 0);
 800065a:	4b16      	ldr	r3, [pc, #88]	@ (80006b4 <main+0x138>)
 800065c:	2200      	movs	r2, #0
 800065e:	2101      	movs	r1, #1
 8000660:	0018      	movs	r0, r3
 8000662:	f002 fa45 	bl	8002af0 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(C6_GPIO_Port, C6_Pin, 0);
 8000666:	23a0      	movs	r3, #160	@ 0xa0
 8000668:	05db      	lsls	r3, r3, #23
 800066a:	2200      	movs	r2, #0
 800066c:	2180      	movs	r1, #128	@ 0x80
 800066e:	0018      	movs	r0, r3
 8000670:	f002 fa3e 	bl	8002af0 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(C7_GPIO_Port, C7_Pin, 0);
 8000674:	23a0      	movs	r3, #160	@ 0xa0
 8000676:	05db      	lsls	r3, r3, #23
 8000678:	2200      	movs	r2, #0
 800067a:	2140      	movs	r1, #64	@ 0x40
 800067c:	0018      	movs	r0, r3
 800067e:	f002 fa37 	bl	8002af0 <HAL_GPIO_WritePin>

	// Always calibrate ADC first
	HAL_ADCEx_Calibration_Start(&hadc1);
 8000682:	4b0e      	ldr	r3, [pc, #56]	@ (80006bc <main+0x140>)
 8000684:	0018      	movs	r0, r3
 8000686:	f001 fed5 	bl	8002434 <HAL_ADCEx_Calibration_Start>

	// Start the conversion sequence
	HAL_ADC_Start(&hadc1);
 800068a:	4b0c      	ldr	r3, [pc, #48]	@ (80006bc <main+0x140>)
 800068c:	0018      	movs	r0, r3
 800068e:	f001 f96b 	bl	8001968 <HAL_ADC_Start>
	HAL_ADC_PollForConversion(&hadc1, 0xFFFF);
 8000692:	4a0b      	ldr	r2, [pc, #44]	@ (80006c0 <main+0x144>)
 8000694:	4b09      	ldr	r3, [pc, #36]	@ (80006bc <main+0x140>)
 8000696:	0011      	movs	r1, r2
 8000698:	0018      	movs	r0, r3
 800069a:	f001 f9b3 	bl	8001a04 <HAL_ADC_PollForConversion>
	 */
//	uint32_t vdda_voltage = __HAL_ADC_CALC_VREFANALOG_VOLTAGE(vrefint_raw, ADC_RESOLUTION_12B);
//	__NOP();


	display_init(&display, &htim3, TIM_CHANNEL_1,  &htim14, TIM_CHANNEL_1);
 800069e:	4b09      	ldr	r3, [pc, #36]	@ (80006c4 <main+0x148>)
 80006a0:	4909      	ldr	r1, [pc, #36]	@ (80006c8 <main+0x14c>)
 80006a2:	480a      	ldr	r0, [pc, #40]	@ (80006cc <main+0x150>)
 80006a4:	2200      	movs	r2, #0
 80006a6:	9200      	str	r2, [sp, #0]
 80006a8:	2200      	movs	r2, #0
 80006aa:	f7ff ff30 	bl	800050e <display_init>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80006ae:	46c0      	nop			@ (mov r8, r8)
 80006b0:	e7fd      	b.n	80006ae <main+0x132>
 80006b2:	46c0      	nop			@ (mov r8, r8)
 80006b4:	50000400 	.word	0x50000400
 80006b8:	50000800 	.word	0x50000800
 80006bc:	20000028 	.word	0x20000028
 80006c0:	0000ffff 	.word	0x0000ffff
 80006c4:	20000150 	.word	0x20000150
 80006c8:	20000104 	.word	0x20000104
 80006cc:	200001e8 	.word	0x200001e8

080006d0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80006d0:	b590      	push	{r4, r7, lr}
 80006d2:	b093      	sub	sp, #76	@ 0x4c
 80006d4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80006d6:	2414      	movs	r4, #20
 80006d8:	193b      	adds	r3, r7, r4
 80006da:	0018      	movs	r0, r3
 80006dc:	2334      	movs	r3, #52	@ 0x34
 80006de:	001a      	movs	r2, r3
 80006e0:	2100      	movs	r1, #0
 80006e2:	f004 fe37 	bl	8005354 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80006e6:	1d3b      	adds	r3, r7, #4
 80006e8:	0018      	movs	r0, r3
 80006ea:	2310      	movs	r3, #16
 80006ec:	001a      	movs	r2, r3
 80006ee:	2100      	movs	r1, #0
 80006f0:	f004 fe30 	bl	8005354 <memset>

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 80006f4:	2380      	movs	r3, #128	@ 0x80
 80006f6:	009b      	lsls	r3, r3, #2
 80006f8:	0018      	movs	r0, r3
 80006fa:	f002 fa3f 	bl	8002b7c <HAL_PWREx_ControlVoltageScaling>

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 80006fe:	f002 fa2f 	bl	8002b60 <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 8000702:	4b1d      	ldr	r3, [pc, #116]	@ (8000778 <SystemClock_Config+0xa8>)
 8000704:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8000706:	4b1c      	ldr	r3, [pc, #112]	@ (8000778 <SystemClock_Config+0xa8>)
 8000708:	2118      	movs	r1, #24
 800070a:	438a      	bics	r2, r1
 800070c:	65da      	str	r2, [r3, #92]	@ 0x5c

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSE;
 800070e:	193b      	adds	r3, r7, r4
 8000710:	2206      	movs	r2, #6
 8000712:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8000714:	193b      	adds	r3, r7, r4
 8000716:	2201      	movs	r2, #1
 8000718:	609a      	str	r2, [r3, #8]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800071a:	193b      	adds	r3, r7, r4
 800071c:	2280      	movs	r2, #128	@ 0x80
 800071e:	0052      	lsls	r2, r2, #1
 8000720:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV1;
 8000722:	193b      	adds	r3, r7, r4
 8000724:	2200      	movs	r2, #0
 8000726:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000728:	193b      	adds	r3, r7, r4
 800072a:	2240      	movs	r2, #64	@ 0x40
 800072c:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 800072e:	193b      	adds	r3, r7, r4
 8000730:	2200      	movs	r2, #0
 8000732:	61da      	str	r2, [r3, #28]
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000734:	193b      	adds	r3, r7, r4
 8000736:	0018      	movs	r0, r3
 8000738:	f002 fa60 	bl	8002bfc <HAL_RCC_OscConfig>
 800073c:	1e03      	subs	r3, r0, #0
 800073e:	d001      	beq.n	8000744 <SystemClock_Config+0x74>
  {
    Error_Handler();
 8000740:	f000 fb96 	bl	8000e70 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000744:	1d3b      	adds	r3, r7, #4
 8000746:	2207      	movs	r2, #7
 8000748:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 800074a:	1d3b      	adds	r3, r7, #4
 800074c:	2200      	movs	r2, #0
 800074e:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000750:	1d3b      	adds	r3, r7, #4
 8000752:	2200      	movs	r2, #0
 8000754:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000756:	1d3b      	adds	r3, r7, #4
 8000758:	2200      	movs	r2, #0
 800075a:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 800075c:	1d3b      	adds	r3, r7, #4
 800075e:	2100      	movs	r1, #0
 8000760:	0018      	movs	r0, r3
 8000762:	f002 fd5b 	bl	800321c <HAL_RCC_ClockConfig>
 8000766:	1e03      	subs	r3, r0, #0
 8000768:	d001      	beq.n	800076e <SystemClock_Config+0x9e>
  {
    Error_Handler();
 800076a:	f000 fb81 	bl	8000e70 <Error_Handler>
  }
}
 800076e:	46c0      	nop			@ (mov r8, r8)
 8000770:	46bd      	mov	sp, r7
 8000772:	b013      	add	sp, #76	@ 0x4c
 8000774:	bd90      	pop	{r4, r7, pc}
 8000776:	46c0      	nop			@ (mov r8, r8)
 8000778:	40021000 	.word	0x40021000

0800077c <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 800077c:	b580      	push	{r7, lr}
 800077e:	b084      	sub	sp, #16
 8000780:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000782:	1d3b      	adds	r3, r7, #4
 8000784:	0018      	movs	r0, r3
 8000786:	230c      	movs	r3, #12
 8000788:	001a      	movs	r2, r3
 800078a:	2100      	movs	r1, #0
 800078c:	f004 fde2 	bl	8005354 <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8000790:	4b2d      	ldr	r3, [pc, #180]	@ (8000848 <MX_ADC1_Init+0xcc>)
 8000792:	4a2e      	ldr	r2, [pc, #184]	@ (800084c <MX_ADC1_Init+0xd0>)
 8000794:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8000796:	4b2c      	ldr	r3, [pc, #176]	@ (8000848 <MX_ADC1_Init+0xcc>)
 8000798:	2280      	movs	r2, #128	@ 0x80
 800079a:	05d2      	lsls	r2, r2, #23
 800079c:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 800079e:	4b2a      	ldr	r3, [pc, #168]	@ (8000848 <MX_ADC1_Init+0xcc>)
 80007a0:	2200      	movs	r2, #0
 80007a2:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80007a4:	4b28      	ldr	r3, [pc, #160]	@ (8000848 <MX_ADC1_Init+0xcc>)
 80007a6:	2200      	movs	r2, #0
 80007a8:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80007aa:	4b27      	ldr	r3, [pc, #156]	@ (8000848 <MX_ADC1_Init+0xcc>)
 80007ac:	2200      	movs	r2, #0
 80007ae:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80007b0:	4b25      	ldr	r3, [pc, #148]	@ (8000848 <MX_ADC1_Init+0xcc>)
 80007b2:	2204      	movs	r2, #4
 80007b4:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 80007b6:	4b24      	ldr	r3, [pc, #144]	@ (8000848 <MX_ADC1_Init+0xcc>)
 80007b8:	2200      	movs	r2, #0
 80007ba:	761a      	strb	r2, [r3, #24]
  hadc1.Init.LowPowerAutoPowerOff = DISABLE;
 80007bc:	4b22      	ldr	r3, [pc, #136]	@ (8000848 <MX_ADC1_Init+0xcc>)
 80007be:	2200      	movs	r2, #0
 80007c0:	765a      	strb	r2, [r3, #25]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80007c2:	4b21      	ldr	r3, [pc, #132]	@ (8000848 <MX_ADC1_Init+0xcc>)
 80007c4:	2200      	movs	r2, #0
 80007c6:	769a      	strb	r2, [r3, #26]
  hadc1.Init.NbrOfConversion = 1;
 80007c8:	4b1f      	ldr	r3, [pc, #124]	@ (8000848 <MX_ADC1_Init+0xcc>)
 80007ca:	2201      	movs	r2, #1
 80007cc:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80007ce:	4b1e      	ldr	r3, [pc, #120]	@ (8000848 <MX_ADC1_Init+0xcc>)
 80007d0:	2220      	movs	r2, #32
 80007d2:	2100      	movs	r1, #0
 80007d4:	5499      	strb	r1, [r3, r2]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80007d6:	4b1c      	ldr	r3, [pc, #112]	@ (8000848 <MX_ADC1_Init+0xcc>)
 80007d8:	2200      	movs	r2, #0
 80007da:	625a      	str	r2, [r3, #36]	@ 0x24
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80007dc:	4b1a      	ldr	r3, [pc, #104]	@ (8000848 <MX_ADC1_Init+0xcc>)
 80007de:	2200      	movs	r2, #0
 80007e0:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DMAContinuousRequests = DISABLE;
 80007e2:	4b19      	ldr	r3, [pc, #100]	@ (8000848 <MX_ADC1_Init+0xcc>)
 80007e4:	222c      	movs	r2, #44	@ 0x2c
 80007e6:	2100      	movs	r1, #0
 80007e8:	5499      	strb	r1, [r3, r2]
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 80007ea:	4b17      	ldr	r3, [pc, #92]	@ (8000848 <MX_ADC1_Init+0xcc>)
 80007ec:	2200      	movs	r2, #0
 80007ee:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc1.Init.SamplingTimeCommon1 = ADC_SAMPLETIME_39CYCLES_5;
 80007f0:	4b15      	ldr	r3, [pc, #84]	@ (8000848 <MX_ADC1_Init+0xcc>)
 80007f2:	2205      	movs	r2, #5
 80007f4:	635a      	str	r2, [r3, #52]	@ 0x34
  hadc1.Init.SamplingTimeCommon2 = ADC_SAMPLETIME_39CYCLES_5;
 80007f6:	4b14      	ldr	r3, [pc, #80]	@ (8000848 <MX_ADC1_Init+0xcc>)
 80007f8:	2205      	movs	r2, #5
 80007fa:	639a      	str	r2, [r3, #56]	@ 0x38
  hadc1.Init.OversamplingMode = DISABLE;
 80007fc:	4b12      	ldr	r3, [pc, #72]	@ (8000848 <MX_ADC1_Init+0xcc>)
 80007fe:	223c      	movs	r2, #60	@ 0x3c
 8000800:	2100      	movs	r1, #0
 8000802:	5499      	strb	r1, [r3, r2]
  hadc1.Init.TriggerFrequencyMode = ADC_TRIGGER_FREQ_HIGH;
 8000804:	4b10      	ldr	r3, [pc, #64]	@ (8000848 <MX_ADC1_Init+0xcc>)
 8000806:	2200      	movs	r2, #0
 8000808:	64da      	str	r2, [r3, #76]	@ 0x4c
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800080a:	4b0f      	ldr	r3, [pc, #60]	@ (8000848 <MX_ADC1_Init+0xcc>)
 800080c:	0018      	movs	r0, r3
 800080e:	f000 ff03 	bl	8001618 <HAL_ADC_Init>
 8000812:	1e03      	subs	r3, r0, #0
 8000814:	d001      	beq.n	800081a <MX_ADC1_Init+0x9e>
  {
    Error_Handler();
 8000816:	f000 fb2b 	bl	8000e70 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_VREFINT;
 800081a:	1d3b      	adds	r3, r7, #4
 800081c:	4a0c      	ldr	r2, [pc, #48]	@ (8000850 <MX_ADC1_Init+0xd4>)
 800081e:	601a      	str	r2, [r3, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000820:	1d3b      	adds	r3, r7, #4
 8000822:	2200      	movs	r2, #0
 8000824:	605a      	str	r2, [r3, #4]
  sConfig.SamplingTime = ADC_SAMPLINGTIME_COMMON_1;
 8000826:	1d3b      	adds	r3, r7, #4
 8000828:	2200      	movs	r2, #0
 800082a:	609a      	str	r2, [r3, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800082c:	1d3a      	adds	r2, r7, #4
 800082e:	4b06      	ldr	r3, [pc, #24]	@ (8000848 <MX_ADC1_Init+0xcc>)
 8000830:	0011      	movs	r1, r2
 8000832:	0018      	movs	r0, r3
 8000834:	f001 faaa 	bl	8001d8c <HAL_ADC_ConfigChannel>
 8000838:	1e03      	subs	r3, r0, #0
 800083a:	d001      	beq.n	8000840 <MX_ADC1_Init+0xc4>
  {
    Error_Handler();
 800083c:	f000 fb18 	bl	8000e70 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000840:	46c0      	nop			@ (mov r8, r8)
 8000842:	46bd      	mov	sp, r7
 8000844:	b004      	add	sp, #16
 8000846:	bd80      	pop	{r7, pc}
 8000848:	20000028 	.word	0x20000028
 800084c:	40012400 	.word	0x40012400
 8000850:	b4002000 	.word	0xb4002000

08000854 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 8000854:	b580      	push	{r7, lr}
 8000856:	b086      	sub	sp, #24
 8000858:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 800085a:	1d3b      	adds	r3, r7, #4
 800085c:	0018      	movs	r0, r3
 800085e:	2314      	movs	r3, #20
 8000860:	001a      	movs	r2, r3
 8000862:	2100      	movs	r1, #0
 8000864:	f004 fd76 	bl	8005354 <memset>
  RTC_DateTypeDef sDate = {0};
 8000868:	003b      	movs	r3, r7
 800086a:	2200      	movs	r2, #0
 800086c:	601a      	str	r2, [r3, #0]

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 800086e:	4b2d      	ldr	r3, [pc, #180]	@ (8000924 <MX_RTC_Init+0xd0>)
 8000870:	4a2d      	ldr	r2, [pc, #180]	@ (8000928 <MX_RTC_Init+0xd4>)
 8000872:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8000874:	4b2b      	ldr	r3, [pc, #172]	@ (8000924 <MX_RTC_Init+0xd0>)
 8000876:	2200      	movs	r2, #0
 8000878:	609a      	str	r2, [r3, #8]
  hrtc.Init.AsynchPrediv = 127;
 800087a:	4b2a      	ldr	r3, [pc, #168]	@ (8000924 <MX_RTC_Init+0xd0>)
 800087c:	227f      	movs	r2, #127	@ 0x7f
 800087e:	60da      	str	r2, [r3, #12]
  hrtc.Init.SynchPrediv = 255;
 8000880:	4b28      	ldr	r3, [pc, #160]	@ (8000924 <MX_RTC_Init+0xd0>)
 8000882:	22ff      	movs	r2, #255	@ 0xff
 8000884:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8000886:	4b27      	ldr	r3, [pc, #156]	@ (8000924 <MX_RTC_Init+0xd0>)
 8000888:	2200      	movs	r2, #0
 800088a:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 800088c:	4b25      	ldr	r3, [pc, #148]	@ (8000924 <MX_RTC_Init+0xd0>)
 800088e:	2200      	movs	r2, #0
 8000890:	619a      	str	r2, [r3, #24]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8000892:	4b24      	ldr	r3, [pc, #144]	@ (8000924 <MX_RTC_Init+0xd0>)
 8000894:	2200      	movs	r2, #0
 8000896:	61da      	str	r2, [r3, #28]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8000898:	4b22      	ldr	r3, [pc, #136]	@ (8000924 <MX_RTC_Init+0xd0>)
 800089a:	2280      	movs	r2, #128	@ 0x80
 800089c:	05d2      	lsls	r2, r2, #23
 800089e:	621a      	str	r2, [r3, #32]
  hrtc.Init.OutPutPullUp = RTC_OUTPUT_PULLUP_NONE;
 80008a0:	4b20      	ldr	r3, [pc, #128]	@ (8000924 <MX_RTC_Init+0xd0>)
 80008a2:	2200      	movs	r2, #0
 80008a4:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 80008a6:	4b1f      	ldr	r3, [pc, #124]	@ (8000924 <MX_RTC_Init+0xd0>)
 80008a8:	0018      	movs	r0, r3
 80008aa:	f002 ff67 	bl	800377c <HAL_RTC_Init>
 80008ae:	1e03      	subs	r3, r0, #0
 80008b0:	d001      	beq.n	80008b6 <MX_RTC_Init+0x62>
  {
    Error_Handler();
 80008b2:	f000 fadd 	bl	8000e70 <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 0x0;
 80008b6:	1d3b      	adds	r3, r7, #4
 80008b8:	2200      	movs	r2, #0
 80008ba:	701a      	strb	r2, [r3, #0]
  sTime.Minutes = 0x0;
 80008bc:	1d3b      	adds	r3, r7, #4
 80008be:	2200      	movs	r2, #0
 80008c0:	705a      	strb	r2, [r3, #1]
  sTime.Seconds = 0x0;
 80008c2:	1d3b      	adds	r3, r7, #4
 80008c4:	2200      	movs	r2, #0
 80008c6:	709a      	strb	r2, [r3, #2]
  sTime.SubSeconds = 0x0;
 80008c8:	1d3b      	adds	r3, r7, #4
 80008ca:	2200      	movs	r2, #0
 80008cc:	605a      	str	r2, [r3, #4]
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 80008ce:	1d3b      	adds	r3, r7, #4
 80008d0:	2200      	movs	r2, #0
 80008d2:	60da      	str	r2, [r3, #12]
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 80008d4:	1d3b      	adds	r3, r7, #4
 80008d6:	2200      	movs	r2, #0
 80008d8:	611a      	str	r2, [r3, #16]
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 80008da:	1d39      	adds	r1, r7, #4
 80008dc:	4b11      	ldr	r3, [pc, #68]	@ (8000924 <MX_RTC_Init+0xd0>)
 80008de:	2201      	movs	r2, #1
 80008e0:	0018      	movs	r0, r3
 80008e2:	f002 ffed 	bl	80038c0 <HAL_RTC_SetTime>
 80008e6:	1e03      	subs	r3, r0, #0
 80008e8:	d001      	beq.n	80008ee <MX_RTC_Init+0x9a>
  {
    Error_Handler();
 80008ea:	f000 fac1 	bl	8000e70 <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 80008ee:	003b      	movs	r3, r7
 80008f0:	2201      	movs	r2, #1
 80008f2:	701a      	strb	r2, [r3, #0]
  sDate.Month = RTC_MONTH_JANUARY;
 80008f4:	003b      	movs	r3, r7
 80008f6:	2201      	movs	r2, #1
 80008f8:	705a      	strb	r2, [r3, #1]
  sDate.Date = 0x1;
 80008fa:	003b      	movs	r3, r7
 80008fc:	2201      	movs	r2, #1
 80008fe:	709a      	strb	r2, [r3, #2]
  sDate.Year = 0x0;
 8000900:	003b      	movs	r3, r7
 8000902:	2200      	movs	r2, #0
 8000904:	70da      	strb	r2, [r3, #3]

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 8000906:	0039      	movs	r1, r7
 8000908:	4b06      	ldr	r3, [pc, #24]	@ (8000924 <MX_RTC_Init+0xd0>)
 800090a:	2201      	movs	r2, #1
 800090c:	0018      	movs	r0, r3
 800090e:	f003 f87f 	bl	8003a10 <HAL_RTC_SetDate>
 8000912:	1e03      	subs	r3, r0, #0
 8000914:	d001      	beq.n	800091a <MX_RTC_Init+0xc6>
  {
    Error_Handler();
 8000916:	f000 faab 	bl	8000e70 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 800091a:	46c0      	nop			@ (mov r8, r8)
 800091c:	46bd      	mov	sp, r7
 800091e:	b006      	add	sp, #24
 8000920:	bd80      	pop	{r7, pc}
 8000922:	46c0      	nop			@ (mov r8, r8)
 8000924:	2000008c 	.word	0x2000008c
 8000928:	40002800 	.word	0x40002800

0800092c <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 800092c:	b580      	push	{r7, lr}
 800092e:	b09c      	sub	sp, #112	@ 0x70
 8000930:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000932:	2360      	movs	r3, #96	@ 0x60
 8000934:	18fb      	adds	r3, r7, r3
 8000936:	0018      	movs	r0, r3
 8000938:	2310      	movs	r3, #16
 800093a:	001a      	movs	r2, r3
 800093c:	2100      	movs	r1, #0
 800093e:	f004 fd09 	bl	8005354 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000942:	2354      	movs	r3, #84	@ 0x54
 8000944:	18fb      	adds	r3, r7, r3
 8000946:	0018      	movs	r0, r3
 8000948:	230c      	movs	r3, #12
 800094a:	001a      	movs	r2, r3
 800094c:	2100      	movs	r1, #0
 800094e:	f004 fd01 	bl	8005354 <memset>
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000952:	2338      	movs	r3, #56	@ 0x38
 8000954:	18fb      	adds	r3, r7, r3
 8000956:	0018      	movs	r0, r3
 8000958:	231c      	movs	r3, #28
 800095a:	001a      	movs	r2, r3
 800095c:	2100      	movs	r1, #0
 800095e:	f004 fcf9 	bl	8005354 <memset>
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8000962:	1d3b      	adds	r3, r7, #4
 8000964:	0018      	movs	r0, r3
 8000966:	2334      	movs	r3, #52	@ 0x34
 8000968:	001a      	movs	r2, r3
 800096a:	2100      	movs	r1, #0
 800096c:	f004 fcf2 	bl	8005354 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8000970:	4b59      	ldr	r3, [pc, #356]	@ (8000ad8 <MX_TIM1_Init+0x1ac>)
 8000972:	4a5a      	ldr	r2, [pc, #360]	@ (8000adc <MX_TIM1_Init+0x1b0>)
 8000974:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8000976:	4b58      	ldr	r3, [pc, #352]	@ (8000ad8 <MX_TIM1_Init+0x1ac>)
 8000978:	2200      	movs	r2, #0
 800097a:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800097c:	4b56      	ldr	r3, [pc, #344]	@ (8000ad8 <MX_TIM1_Init+0x1ac>)
 800097e:	2200      	movs	r2, #0
 8000980:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 4000;
 8000982:	4b55      	ldr	r3, [pc, #340]	@ (8000ad8 <MX_TIM1_Init+0x1ac>)
 8000984:	22fa      	movs	r2, #250	@ 0xfa
 8000986:	0112      	lsls	r2, r2, #4
 8000988:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800098a:	4b53      	ldr	r3, [pc, #332]	@ (8000ad8 <MX_TIM1_Init+0x1ac>)
 800098c:	2200      	movs	r2, #0
 800098e:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8000990:	4b51      	ldr	r3, [pc, #324]	@ (8000ad8 <MX_TIM1_Init+0x1ac>)
 8000992:	2200      	movs	r2, #0
 8000994:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8000996:	4b50      	ldr	r3, [pc, #320]	@ (8000ad8 <MX_TIM1_Init+0x1ac>)
 8000998:	2280      	movs	r2, #128	@ 0x80
 800099a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 800099c:	4b4e      	ldr	r3, [pc, #312]	@ (8000ad8 <MX_TIM1_Init+0x1ac>)
 800099e:	0018      	movs	r0, r3
 80009a0:	f003 f99c 	bl	8003cdc <HAL_TIM_Base_Init>
 80009a4:	1e03      	subs	r3, r0, #0
 80009a6:	d001      	beq.n	80009ac <MX_TIM1_Init+0x80>
  {
    Error_Handler();
 80009a8:	f000 fa62 	bl	8000e70 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80009ac:	2160      	movs	r1, #96	@ 0x60
 80009ae:	187b      	adds	r3, r7, r1
 80009b0:	2280      	movs	r2, #128	@ 0x80
 80009b2:	0152      	lsls	r2, r2, #5
 80009b4:	601a      	str	r2, [r3, #0]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 80009b6:	187a      	adds	r2, r7, r1
 80009b8:	4b47      	ldr	r3, [pc, #284]	@ (8000ad8 <MX_TIM1_Init+0x1ac>)
 80009ba:	0011      	movs	r1, r2
 80009bc:	0018      	movs	r0, r3
 80009be:	f003 fee7 	bl	8004790 <HAL_TIM_ConfigClockSource>
 80009c2:	1e03      	subs	r3, r0, #0
 80009c4:	d001      	beq.n	80009ca <MX_TIM1_Init+0x9e>
  {
    Error_Handler();
 80009c6:	f000 fa53 	bl	8000e70 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 80009ca:	4b43      	ldr	r3, [pc, #268]	@ (8000ad8 <MX_TIM1_Init+0x1ac>)
 80009cc:	0018      	movs	r0, r3
 80009ce:	f003 fab9 	bl	8003f44 <HAL_TIM_PWM_Init>
 80009d2:	1e03      	subs	r3, r0, #0
 80009d4:	d001      	beq.n	80009da <MX_TIM1_Init+0xae>
  {
    Error_Handler();
 80009d6:	f000 fa4b 	bl	8000e70 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80009da:	2154      	movs	r1, #84	@ 0x54
 80009dc:	187b      	adds	r3, r7, r1
 80009de:	2200      	movs	r2, #0
 80009e0:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 80009e2:	187b      	adds	r3, r7, r1
 80009e4:	2200      	movs	r2, #0
 80009e6:	605a      	str	r2, [r3, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80009e8:	187b      	adds	r3, r7, r1
 80009ea:	2200      	movs	r2, #0
 80009ec:	609a      	str	r2, [r3, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80009ee:	187a      	adds	r2, r7, r1
 80009f0:	4b39      	ldr	r3, [pc, #228]	@ (8000ad8 <MX_TIM1_Init+0x1ac>)
 80009f2:	0011      	movs	r1, r2
 80009f4:	0018      	movs	r0, r3
 80009f6:	f004 fb97 	bl	8005128 <HAL_TIMEx_MasterConfigSynchronization>
 80009fa:	1e03      	subs	r3, r0, #0
 80009fc:	d001      	beq.n	8000a02 <MX_TIM1_Init+0xd6>
  {
    Error_Handler();
 80009fe:	f000 fa37 	bl	8000e70 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000a02:	2138      	movs	r1, #56	@ 0x38
 8000a04:	187b      	adds	r3, r7, r1
 8000a06:	2260      	movs	r2, #96	@ 0x60
 8000a08:	601a      	str	r2, [r3, #0]
  sConfigOC.Pulse = 2000;
 8000a0a:	187b      	adds	r3, r7, r1
 8000a0c:	22fa      	movs	r2, #250	@ 0xfa
 8000a0e:	00d2      	lsls	r2, r2, #3
 8000a10:	605a      	str	r2, [r3, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000a12:	187b      	adds	r3, r7, r1
 8000a14:	2200      	movs	r2, #0
 8000a16:	609a      	str	r2, [r3, #8]
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8000a18:	187b      	adds	r3, r7, r1
 8000a1a:	2200      	movs	r2, #0
 8000a1c:	60da      	str	r2, [r3, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000a1e:	187b      	adds	r3, r7, r1
 8000a20:	2200      	movs	r2, #0
 8000a22:	611a      	str	r2, [r3, #16]
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8000a24:	187b      	adds	r3, r7, r1
 8000a26:	2200      	movs	r2, #0
 8000a28:	615a      	str	r2, [r3, #20]
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8000a2a:	187b      	adds	r3, r7, r1
 8000a2c:	2200      	movs	r2, #0
 8000a2e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8000a30:	1879      	adds	r1, r7, r1
 8000a32:	4b29      	ldr	r3, [pc, #164]	@ (8000ad8 <MX_TIM1_Init+0x1ac>)
 8000a34:	2204      	movs	r2, #4
 8000a36:	0018      	movs	r0, r3
 8000a38:	f003 fdaa 	bl	8004590 <HAL_TIM_PWM_ConfigChannel>
 8000a3c:	1e03      	subs	r3, r0, #0
 8000a3e:	d001      	beq.n	8000a44 <MX_TIM1_Init+0x118>
  {
    Error_Handler();
 8000a40:	f000 fa16 	bl	8000e70 <Error_Handler>
  }
  sConfigOC.OCPolarity = TIM_OCPOLARITY_LOW;
 8000a44:	2138      	movs	r1, #56	@ 0x38
 8000a46:	187b      	adds	r3, r7, r1
 8000a48:	2202      	movs	r2, #2
 8000a4a:	609a      	str	r2, [r3, #8]
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8000a4c:	1879      	adds	r1, r7, r1
 8000a4e:	4b22      	ldr	r3, [pc, #136]	@ (8000ad8 <MX_TIM1_Init+0x1ac>)
 8000a50:	2208      	movs	r2, #8
 8000a52:	0018      	movs	r0, r3
 8000a54:	f003 fd9c 	bl	8004590 <HAL_TIM_PWM_ConfigChannel>
 8000a58:	1e03      	subs	r3, r0, #0
 8000a5a:	d001      	beq.n	8000a60 <MX_TIM1_Init+0x134>
  {
    Error_Handler();
 8000a5c:	f000 fa08 	bl	8000e70 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8000a60:	1d3b      	adds	r3, r7, #4
 8000a62:	2200      	movs	r2, #0
 8000a64:	601a      	str	r2, [r3, #0]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8000a66:	1d3b      	adds	r3, r7, #4
 8000a68:	2200      	movs	r2, #0
 8000a6a:	605a      	str	r2, [r3, #4]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8000a6c:	1d3b      	adds	r3, r7, #4
 8000a6e:	2200      	movs	r2, #0
 8000a70:	609a      	str	r2, [r3, #8]
  sBreakDeadTimeConfig.DeadTime = 0;
 8000a72:	1d3b      	adds	r3, r7, #4
 8000a74:	2200      	movs	r2, #0
 8000a76:	60da      	str	r2, [r3, #12]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8000a78:	1d3b      	adds	r3, r7, #4
 8000a7a:	2200      	movs	r2, #0
 8000a7c:	611a      	str	r2, [r3, #16]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8000a7e:	1d3b      	adds	r3, r7, #4
 8000a80:	2280      	movs	r2, #128	@ 0x80
 8000a82:	0192      	lsls	r2, r2, #6
 8000a84:	615a      	str	r2, [r3, #20]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8000a86:	1d3b      	adds	r3, r7, #4
 8000a88:	2200      	movs	r2, #0
 8000a8a:	619a      	str	r2, [r3, #24]
  sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 8000a8c:	1d3b      	adds	r3, r7, #4
 8000a8e:	2200      	movs	r2, #0
 8000a90:	61da      	str	r2, [r3, #28]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8000a92:	1d3b      	adds	r3, r7, #4
 8000a94:	2200      	movs	r2, #0
 8000a96:	621a      	str	r2, [r3, #32]
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8000a98:	1d3b      	adds	r3, r7, #4
 8000a9a:	2280      	movs	r2, #128	@ 0x80
 8000a9c:	0492      	lsls	r2, r2, #18
 8000a9e:	625a      	str	r2, [r3, #36]	@ 0x24
  sBreakDeadTimeConfig.Break2Filter = 0;
 8000aa0:	1d3b      	adds	r3, r7, #4
 8000aa2:	2200      	movs	r2, #0
 8000aa4:	629a      	str	r2, [r3, #40]	@ 0x28
  sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 8000aa6:	1d3b      	adds	r3, r7, #4
 8000aa8:	2200      	movs	r2, #0
 8000aaa:	62da      	str	r2, [r3, #44]	@ 0x2c
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8000aac:	1d3b      	adds	r3, r7, #4
 8000aae:	2200      	movs	r2, #0
 8000ab0:	631a      	str	r2, [r3, #48]	@ 0x30
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8000ab2:	1d3a      	adds	r2, r7, #4
 8000ab4:	4b08      	ldr	r3, [pc, #32]	@ (8000ad8 <MX_TIM1_Init+0x1ac>)
 8000ab6:	0011      	movs	r1, r2
 8000ab8:	0018      	movs	r0, r3
 8000aba:	f004 fb97 	bl	80051ec <HAL_TIMEx_ConfigBreakDeadTime>
 8000abe:	1e03      	subs	r3, r0, #0
 8000ac0:	d001      	beq.n	8000ac6 <MX_TIM1_Init+0x19a>
  {
    Error_Handler();
 8000ac2:	f000 f9d5 	bl	8000e70 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8000ac6:	4b04      	ldr	r3, [pc, #16]	@ (8000ad8 <MX_TIM1_Init+0x1ac>)
 8000ac8:	0018      	movs	r0, r3
 8000aca:	f000 fb03 	bl	80010d4 <HAL_TIM_MspPostInit>

}
 8000ace:	46c0      	nop			@ (mov r8, r8)
 8000ad0:	46bd      	mov	sp, r7
 8000ad2:	b01c      	add	sp, #112	@ 0x70
 8000ad4:	bd80      	pop	{r7, pc}
 8000ad6:	46c0      	nop			@ (mov r8, r8)
 8000ad8:	200000b8 	.word	0x200000b8
 8000adc:	40012c00 	.word	0x40012c00

08000ae0 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8000ae0:	b580      	push	{r7, lr}
 8000ae2:	b08e      	sub	sp, #56	@ 0x38
 8000ae4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000ae6:	2328      	movs	r3, #40	@ 0x28
 8000ae8:	18fb      	adds	r3, r7, r3
 8000aea:	0018      	movs	r0, r3
 8000aec:	2310      	movs	r3, #16
 8000aee:	001a      	movs	r2, r3
 8000af0:	2100      	movs	r1, #0
 8000af2:	f004 fc2f 	bl	8005354 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000af6:	231c      	movs	r3, #28
 8000af8:	18fb      	adds	r3, r7, r3
 8000afa:	0018      	movs	r0, r3
 8000afc:	230c      	movs	r3, #12
 8000afe:	001a      	movs	r2, r3
 8000b00:	2100      	movs	r1, #0
 8000b02:	f004 fc27 	bl	8005354 <memset>
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000b06:	003b      	movs	r3, r7
 8000b08:	0018      	movs	r0, r3
 8000b0a:	231c      	movs	r3, #28
 8000b0c:	001a      	movs	r2, r3
 8000b0e:	2100      	movs	r1, #0
 8000b10:	f004 fc20 	bl	8005354 <memset>

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8000b14:	4b2d      	ldr	r3, [pc, #180]	@ (8000bcc <MX_TIM3_Init+0xec>)
 8000b16:	4a2e      	ldr	r2, [pc, #184]	@ (8000bd0 <MX_TIM3_Init+0xf0>)
 8000b18:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 16 - 1;
 8000b1a:	4b2c      	ldr	r3, [pc, #176]	@ (8000bcc <MX_TIM3_Init+0xec>)
 8000b1c:	220f      	movs	r2, #15
 8000b1e:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000b20:	4b2a      	ldr	r3, [pc, #168]	@ (8000bcc <MX_TIM3_Init+0xec>)
 8000b22:	2200      	movs	r2, #0
 8000b24:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 41 - 1;
 8000b26:	4b29      	ldr	r3, [pc, #164]	@ (8000bcc <MX_TIM3_Init+0xec>)
 8000b28:	2228      	movs	r2, #40	@ 0x28
 8000b2a:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000b2c:	4b27      	ldr	r3, [pc, #156]	@ (8000bcc <MX_TIM3_Init+0xec>)
 8000b2e:	2200      	movs	r2, #0
 8000b30:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000b32:	4b26      	ldr	r3, [pc, #152]	@ (8000bcc <MX_TIM3_Init+0xec>)
 8000b34:	2200      	movs	r2, #0
 8000b36:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8000b38:	4b24      	ldr	r3, [pc, #144]	@ (8000bcc <MX_TIM3_Init+0xec>)
 8000b3a:	0018      	movs	r0, r3
 8000b3c:	f003 f8ce 	bl	8003cdc <HAL_TIM_Base_Init>
 8000b40:	1e03      	subs	r3, r0, #0
 8000b42:	d001      	beq.n	8000b48 <MX_TIM3_Init+0x68>
  {
    Error_Handler();
 8000b44:	f000 f994 	bl	8000e70 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000b48:	2128      	movs	r1, #40	@ 0x28
 8000b4a:	187b      	adds	r3, r7, r1
 8000b4c:	2280      	movs	r2, #128	@ 0x80
 8000b4e:	0152      	lsls	r2, r2, #5
 8000b50:	601a      	str	r2, [r3, #0]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8000b52:	187a      	adds	r2, r7, r1
 8000b54:	4b1d      	ldr	r3, [pc, #116]	@ (8000bcc <MX_TIM3_Init+0xec>)
 8000b56:	0011      	movs	r1, r2
 8000b58:	0018      	movs	r0, r3
 8000b5a:	f003 fe19 	bl	8004790 <HAL_TIM_ConfigClockSource>
 8000b5e:	1e03      	subs	r3, r0, #0
 8000b60:	d001      	beq.n	8000b66 <MX_TIM3_Init+0x86>
  {
    Error_Handler();
 8000b62:	f000 f985 	bl	8000e70 <Error_Handler>
  }
  if (HAL_TIM_OC_Init(&htim3) != HAL_OK)
 8000b66:	4b19      	ldr	r3, [pc, #100]	@ (8000bcc <MX_TIM3_Init+0xec>)
 8000b68:	0018      	movs	r0, r3
 8000b6a:	f003 f98b 	bl	8003e84 <HAL_TIM_OC_Init>
 8000b6e:	1e03      	subs	r3, r0, #0
 8000b70:	d001      	beq.n	8000b76 <MX_TIM3_Init+0x96>
  {
    Error_Handler();
 8000b72:	f000 f97d 	bl	8000e70 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000b76:	211c      	movs	r1, #28
 8000b78:	187b      	adds	r3, r7, r1
 8000b7a:	2200      	movs	r2, #0
 8000b7c:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000b7e:	187b      	adds	r3, r7, r1
 8000b80:	2200      	movs	r2, #0
 8000b82:	609a      	str	r2, [r3, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8000b84:	187a      	adds	r2, r7, r1
 8000b86:	4b11      	ldr	r3, [pc, #68]	@ (8000bcc <MX_TIM3_Init+0xec>)
 8000b88:	0011      	movs	r1, r2
 8000b8a:	0018      	movs	r0, r3
 8000b8c:	f004 facc 	bl	8005128 <HAL_TIMEx_MasterConfigSynchronization>
 8000b90:	1e03      	subs	r3, r0, #0
 8000b92:	d001      	beq.n	8000b98 <MX_TIM3_Init+0xb8>
  {
    Error_Handler();
 8000b94:	f000 f96c 	bl	8000e70 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_TIMING;
 8000b98:	003b      	movs	r3, r7
 8000b9a:	2200      	movs	r2, #0
 8000b9c:	601a      	str	r2, [r3, #0]
  sConfigOC.Pulse = 0;
 8000b9e:	003b      	movs	r3, r7
 8000ba0:	2200      	movs	r2, #0
 8000ba2:	605a      	str	r2, [r3, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000ba4:	003b      	movs	r3, r7
 8000ba6:	2200      	movs	r2, #0
 8000ba8:	609a      	str	r2, [r3, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000baa:	003b      	movs	r3, r7
 8000bac:	2200      	movs	r2, #0
 8000bae:	611a      	str	r2, [r3, #16]
  if (HAL_TIM_OC_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000bb0:	0039      	movs	r1, r7
 8000bb2:	4b06      	ldr	r3, [pc, #24]	@ (8000bcc <MX_TIM3_Init+0xec>)
 8000bb4:	2200      	movs	r2, #0
 8000bb6:	0018      	movs	r0, r3
 8000bb8:	f003 fc8a 	bl	80044d0 <HAL_TIM_OC_ConfigChannel>
 8000bbc:	1e03      	subs	r3, r0, #0
 8000bbe:	d001      	beq.n	8000bc4 <MX_TIM3_Init+0xe4>
  {
    Error_Handler();
 8000bc0:	f000 f956 	bl	8000e70 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8000bc4:	46c0      	nop			@ (mov r8, r8)
 8000bc6:	46bd      	mov	sp, r7
 8000bc8:	b00e      	add	sp, #56	@ 0x38
 8000bca:	bd80      	pop	{r7, pc}
 8000bcc:	20000104 	.word	0x20000104
 8000bd0:	40000400 	.word	0x40000400

08000bd4 <MX_TIM14_Init>:
  * @brief TIM14 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM14_Init(void)
{
 8000bd4:	b580      	push	{r7, lr}
 8000bd6:	b088      	sub	sp, #32
 8000bd8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM14_Init 0 */

  /* USER CODE END TIM14_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 8000bda:	1d3b      	adds	r3, r7, #4
 8000bdc:	0018      	movs	r0, r3
 8000bde:	231c      	movs	r3, #28
 8000be0:	001a      	movs	r2, r3
 8000be2:	2100      	movs	r1, #0
 8000be4:	f004 fbb6 	bl	8005354 <memset>

  /* USER CODE BEGIN TIM14_Init 1 */

  /* USER CODE END TIM14_Init 1 */
  htim14.Instance = TIM14;
 8000be8:	4b1e      	ldr	r3, [pc, #120]	@ (8000c64 <MX_TIM14_Init+0x90>)
 8000bea:	4a1f      	ldr	r2, [pc, #124]	@ (8000c68 <MX_TIM14_Init+0x94>)
 8000bec:	601a      	str	r2, [r3, #0]
  htim14.Init.Prescaler = 1600 - 1;
 8000bee:	4b1d      	ldr	r3, [pc, #116]	@ (8000c64 <MX_TIM14_Init+0x90>)
 8000bf0:	4a1e      	ldr	r2, [pc, #120]	@ (8000c6c <MX_TIM14_Init+0x98>)
 8000bf2:	605a      	str	r2, [r3, #4]
  htim14.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000bf4:	4b1b      	ldr	r3, [pc, #108]	@ (8000c64 <MX_TIM14_Init+0x90>)
 8000bf6:	2200      	movs	r2, #0
 8000bf8:	609a      	str	r2, [r3, #8]
  htim14.Init.Period = 416 - 1;
 8000bfa:	4b1a      	ldr	r3, [pc, #104]	@ (8000c64 <MX_TIM14_Init+0x90>)
 8000bfc:	22a0      	movs	r2, #160	@ 0xa0
 8000bfe:	32ff      	adds	r2, #255	@ 0xff
 8000c00:	60da      	str	r2, [r3, #12]
  htim14.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000c02:	4b18      	ldr	r3, [pc, #96]	@ (8000c64 <MX_TIM14_Init+0x90>)
 8000c04:	2200      	movs	r2, #0
 8000c06:	611a      	str	r2, [r3, #16]
  htim14.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000c08:	4b16      	ldr	r3, [pc, #88]	@ (8000c64 <MX_TIM14_Init+0x90>)
 8000c0a:	2200      	movs	r2, #0
 8000c0c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim14) != HAL_OK)
 8000c0e:	4b15      	ldr	r3, [pc, #84]	@ (8000c64 <MX_TIM14_Init+0x90>)
 8000c10:	0018      	movs	r0, r3
 8000c12:	f003 f863 	bl	8003cdc <HAL_TIM_Base_Init>
 8000c16:	1e03      	subs	r3, r0, #0
 8000c18:	d001      	beq.n	8000c1e <MX_TIM14_Init+0x4a>
  {
    Error_Handler();
 8000c1a:	f000 f929 	bl	8000e70 <Error_Handler>
  }
  if (HAL_TIM_OC_Init(&htim14) != HAL_OK)
 8000c1e:	4b11      	ldr	r3, [pc, #68]	@ (8000c64 <MX_TIM14_Init+0x90>)
 8000c20:	0018      	movs	r0, r3
 8000c22:	f003 f92f 	bl	8003e84 <HAL_TIM_OC_Init>
 8000c26:	1e03      	subs	r3, r0, #0
 8000c28:	d001      	beq.n	8000c2e <MX_TIM14_Init+0x5a>
  {
    Error_Handler();
 8000c2a:	f000 f921 	bl	8000e70 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_TIMING;
 8000c2e:	1d3b      	adds	r3, r7, #4
 8000c30:	2200      	movs	r2, #0
 8000c32:	601a      	str	r2, [r3, #0]
  sConfigOC.Pulse = 0;
 8000c34:	1d3b      	adds	r3, r7, #4
 8000c36:	2200      	movs	r2, #0
 8000c38:	605a      	str	r2, [r3, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000c3a:	1d3b      	adds	r3, r7, #4
 8000c3c:	2200      	movs	r2, #0
 8000c3e:	609a      	str	r2, [r3, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000c40:	1d3b      	adds	r3, r7, #4
 8000c42:	2200      	movs	r2, #0
 8000c44:	611a      	str	r2, [r3, #16]
  if (HAL_TIM_OC_ConfigChannel(&htim14, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000c46:	1d39      	adds	r1, r7, #4
 8000c48:	4b06      	ldr	r3, [pc, #24]	@ (8000c64 <MX_TIM14_Init+0x90>)
 8000c4a:	2200      	movs	r2, #0
 8000c4c:	0018      	movs	r0, r3
 8000c4e:	f003 fc3f 	bl	80044d0 <HAL_TIM_OC_ConfigChannel>
 8000c52:	1e03      	subs	r3, r0, #0
 8000c54:	d001      	beq.n	8000c5a <MX_TIM14_Init+0x86>
  {
    Error_Handler();
 8000c56:	f000 f90b 	bl	8000e70 <Error_Handler>
  }
  /* USER CODE BEGIN TIM14_Init 2 */

  /* USER CODE END TIM14_Init 2 */

}
 8000c5a:	46c0      	nop			@ (mov r8, r8)
 8000c5c:	46bd      	mov	sp, r7
 8000c5e:	b008      	add	sp, #32
 8000c60:	bd80      	pop	{r7, pc}
 8000c62:	46c0      	nop			@ (mov r8, r8)
 8000c64:	20000150 	.word	0x20000150
 8000c68:	40002000 	.word	0x40002000
 8000c6c:	0000063f 	.word	0x0000063f

08000c70 <MX_TIM16_Init>:
  * @brief TIM16 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM16_Init(void)
{
 8000c70:	b580      	push	{r7, lr}
 8000c72:	af00      	add	r7, sp, #0
  /* USER CODE END TIM16_Init 0 */

  /* USER CODE BEGIN TIM16_Init 1 */

  /* USER CODE END TIM16_Init 1 */
  htim16.Instance = TIM16;
 8000c74:	4b0f      	ldr	r3, [pc, #60]	@ (8000cb4 <MX_TIM16_Init+0x44>)
 8000c76:	4a10      	ldr	r2, [pc, #64]	@ (8000cb8 <MX_TIM16_Init+0x48>)
 8000c78:	601a      	str	r2, [r3, #0]
  htim16.Init.Prescaler = 16000 - 1;
 8000c7a:	4b0e      	ldr	r3, [pc, #56]	@ (8000cb4 <MX_TIM16_Init+0x44>)
 8000c7c:	4a0f      	ldr	r2, [pc, #60]	@ (8000cbc <MX_TIM16_Init+0x4c>)
 8000c7e:	605a      	str	r2, [r3, #4]
  htim16.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000c80:	4b0c      	ldr	r3, [pc, #48]	@ (8000cb4 <MX_TIM16_Init+0x44>)
 8000c82:	2200      	movs	r2, #0
 8000c84:	609a      	str	r2, [r3, #8]
  htim16.Init.Period = 65535;
 8000c86:	4b0b      	ldr	r3, [pc, #44]	@ (8000cb4 <MX_TIM16_Init+0x44>)
 8000c88:	4a0d      	ldr	r2, [pc, #52]	@ (8000cc0 <MX_TIM16_Init+0x50>)
 8000c8a:	60da      	str	r2, [r3, #12]
  htim16.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000c8c:	4b09      	ldr	r3, [pc, #36]	@ (8000cb4 <MX_TIM16_Init+0x44>)
 8000c8e:	2200      	movs	r2, #0
 8000c90:	611a      	str	r2, [r3, #16]
  htim16.Init.RepetitionCounter = 0;
 8000c92:	4b08      	ldr	r3, [pc, #32]	@ (8000cb4 <MX_TIM16_Init+0x44>)
 8000c94:	2200      	movs	r2, #0
 8000c96:	615a      	str	r2, [r3, #20]
  htim16.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000c98:	4b06      	ldr	r3, [pc, #24]	@ (8000cb4 <MX_TIM16_Init+0x44>)
 8000c9a:	2200      	movs	r2, #0
 8000c9c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim16) != HAL_OK)
 8000c9e:	4b05      	ldr	r3, [pc, #20]	@ (8000cb4 <MX_TIM16_Init+0x44>)
 8000ca0:	0018      	movs	r0, r3
 8000ca2:	f003 f81b 	bl	8003cdc <HAL_TIM_Base_Init>
 8000ca6:	1e03      	subs	r3, r0, #0
 8000ca8:	d001      	beq.n	8000cae <MX_TIM16_Init+0x3e>
  {
    Error_Handler();
 8000caa:	f000 f8e1 	bl	8000e70 <Error_Handler>
  }
  /* USER CODE BEGIN TIM16_Init 2 */

  /* USER CODE END TIM16_Init 2 */

}
 8000cae:	46c0      	nop			@ (mov r8, r8)
 8000cb0:	46bd      	mov	sp, r7
 8000cb2:	bd80      	pop	{r7, pc}
 8000cb4:	2000019c 	.word	0x2000019c
 8000cb8:	40014400 	.word	0x40014400
 8000cbc:	00003e7f 	.word	0x00003e7f
 8000cc0:	0000ffff 	.word	0x0000ffff

08000cc4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000cc4:	b590      	push	{r4, r7, lr}
 8000cc6:	b08b      	sub	sp, #44	@ 0x2c
 8000cc8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000cca:	2414      	movs	r4, #20
 8000ccc:	193b      	adds	r3, r7, r4
 8000cce:	0018      	movs	r0, r3
 8000cd0:	2314      	movs	r3, #20
 8000cd2:	001a      	movs	r2, r3
 8000cd4:	2100      	movs	r1, #0
 8000cd6:	f004 fb3d 	bl	8005354 <memset>
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000cda:	4b50      	ldr	r3, [pc, #320]	@ (8000e1c <MX_GPIO_Init+0x158>)
 8000cdc:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000cde:	4b4f      	ldr	r3, [pc, #316]	@ (8000e1c <MX_GPIO_Init+0x158>)
 8000ce0:	2104      	movs	r1, #4
 8000ce2:	430a      	orrs	r2, r1
 8000ce4:	635a      	str	r2, [r3, #52]	@ 0x34
 8000ce6:	4b4d      	ldr	r3, [pc, #308]	@ (8000e1c <MX_GPIO_Init+0x158>)
 8000ce8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000cea:	2204      	movs	r2, #4
 8000cec:	4013      	ands	r3, r2
 8000cee:	613b      	str	r3, [r7, #16]
 8000cf0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000cf2:	4b4a      	ldr	r3, [pc, #296]	@ (8000e1c <MX_GPIO_Init+0x158>)
 8000cf4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000cf6:	4b49      	ldr	r3, [pc, #292]	@ (8000e1c <MX_GPIO_Init+0x158>)
 8000cf8:	2101      	movs	r1, #1
 8000cfa:	430a      	orrs	r2, r1
 8000cfc:	635a      	str	r2, [r3, #52]	@ 0x34
 8000cfe:	4b47      	ldr	r3, [pc, #284]	@ (8000e1c <MX_GPIO_Init+0x158>)
 8000d00:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000d02:	2201      	movs	r2, #1
 8000d04:	4013      	ands	r3, r2
 8000d06:	60fb      	str	r3, [r7, #12]
 8000d08:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000d0a:	4b44      	ldr	r3, [pc, #272]	@ (8000e1c <MX_GPIO_Init+0x158>)
 8000d0c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000d0e:	4b43      	ldr	r3, [pc, #268]	@ (8000e1c <MX_GPIO_Init+0x158>)
 8000d10:	2102      	movs	r1, #2
 8000d12:	430a      	orrs	r2, r1
 8000d14:	635a      	str	r2, [r3, #52]	@ 0x34
 8000d16:	4b41      	ldr	r3, [pc, #260]	@ (8000e1c <MX_GPIO_Init+0x158>)
 8000d18:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000d1a:	2202      	movs	r2, #2
 8000d1c:	4013      	ands	r3, r2
 8000d1e:	60bb      	str	r3, [r7, #8]
 8000d20:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000d22:	4b3e      	ldr	r3, [pc, #248]	@ (8000e1c <MX_GPIO_Init+0x158>)
 8000d24:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000d26:	4b3d      	ldr	r3, [pc, #244]	@ (8000e1c <MX_GPIO_Init+0x158>)
 8000d28:	2108      	movs	r1, #8
 8000d2a:	430a      	orrs	r2, r1
 8000d2c:	635a      	str	r2, [r3, #52]	@ 0x34
 8000d2e:	4b3b      	ldr	r3, [pc, #236]	@ (8000e1c <MX_GPIO_Init+0x158>)
 8000d30:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000d32:	2208      	movs	r2, #8
 8000d34:	4013      	ands	r3, r2
 8000d36:	607b      	str	r3, [r7, #4]
 8000d38:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, C7_Pin|C6_Pin|R3_Pin|R4_Pin
 8000d3a:	23f8      	movs	r3, #248	@ 0xf8
 8000d3c:	00d9      	lsls	r1, r3, #3
 8000d3e:	23a0      	movs	r3, #160	@ 0xa0
 8000d40:	05db      	lsls	r3, r3, #23
 8000d42:	2200      	movs	r2, #0
 8000d44:	0018      	movs	r0, r3
 8000d46:	f001 fed3 	bl	8002af0 <HAL_GPIO_WritePin>
                          |R7_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, C5_Pin|C4_Pin|C3_Pin|C2_Pin
 8000d4a:	4935      	ldr	r1, [pc, #212]	@ (8000e20 <MX_GPIO_Init+0x15c>)
 8000d4c:	4b35      	ldr	r3, [pc, #212]	@ (8000e24 <MX_GPIO_Init+0x160>)
 8000d4e:	2200      	movs	r2, #0
 8000d50:	0018      	movs	r0, r3
 8000d52:	f001 fecd 	bl	8002af0 <HAL_GPIO_WritePin>
                          |C1_Pin|C0_Pin|R0_Pin|R1_Pin
                          |R2_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, R5_Pin|R6_Pin, GPIO_PIN_RESET);
 8000d56:	4b34      	ldr	r3, [pc, #208]	@ (8000e28 <MX_GPIO_Init+0x164>)
 8000d58:	2200      	movs	r2, #0
 8000d5a:	21c0      	movs	r1, #192	@ 0xc0
 8000d5c:	0018      	movs	r0, r3
 8000d5e:	f001 fec7 	bl	8002af0 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : C7_Pin C6_Pin R3_Pin R4_Pin
                           R7_Pin */
  GPIO_InitStruct.Pin = C7_Pin|C6_Pin|R3_Pin|R4_Pin
 8000d62:	193b      	adds	r3, r7, r4
 8000d64:	22f8      	movs	r2, #248	@ 0xf8
 8000d66:	00d2      	lsls	r2, r2, #3
 8000d68:	601a      	str	r2, [r3, #0]
                          |R7_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000d6a:	193b      	adds	r3, r7, r4
 8000d6c:	2201      	movs	r2, #1
 8000d6e:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d70:	193b      	adds	r3, r7, r4
 8000d72:	2200      	movs	r2, #0
 8000d74:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d76:	193b      	adds	r3, r7, r4
 8000d78:	2200      	movs	r2, #0
 8000d7a:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000d7c:	193a      	adds	r2, r7, r4
 8000d7e:	23a0      	movs	r3, #160	@ 0xa0
 8000d80:	05db      	lsls	r3, r3, #23
 8000d82:	0011      	movs	r1, r2
 8000d84:	0018      	movs	r0, r3
 8000d86:	f001 fd4f 	bl	8002828 <HAL_GPIO_Init>

  /*Configure GPIO pins : C5_Pin C4_Pin C3_Pin C2_Pin
                           C1_Pin C0_Pin R0_Pin R1_Pin
                           R2_Pin */
  GPIO_InitStruct.Pin = C5_Pin|C4_Pin|C3_Pin|C2_Pin
 8000d8a:	193b      	adds	r3, r7, r4
 8000d8c:	4a24      	ldr	r2, [pc, #144]	@ (8000e20 <MX_GPIO_Init+0x15c>)
 8000d8e:	601a      	str	r2, [r3, #0]
                          |C1_Pin|C0_Pin|R0_Pin|R1_Pin
                          |R2_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000d90:	193b      	adds	r3, r7, r4
 8000d92:	2201      	movs	r2, #1
 8000d94:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d96:	193b      	adds	r3, r7, r4
 8000d98:	2200      	movs	r2, #0
 8000d9a:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d9c:	193b      	adds	r3, r7, r4
 8000d9e:	2200      	movs	r2, #0
 8000da0:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000da2:	193b      	adds	r3, r7, r4
 8000da4:	4a1f      	ldr	r2, [pc, #124]	@ (8000e24 <MX_GPIO_Init+0x160>)
 8000da6:	0019      	movs	r1, r3
 8000da8:	0010      	movs	r0, r2
 8000daa:	f001 fd3d 	bl	8002828 <HAL_GPIO_Init>

  /*Configure GPIO pins : R5_Pin R6_Pin */
  GPIO_InitStruct.Pin = R5_Pin|R6_Pin;
 8000dae:	193b      	adds	r3, r7, r4
 8000db0:	22c0      	movs	r2, #192	@ 0xc0
 8000db2:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000db4:	193b      	adds	r3, r7, r4
 8000db6:	2201      	movs	r2, #1
 8000db8:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000dba:	193b      	adds	r3, r7, r4
 8000dbc:	2200      	movs	r2, #0
 8000dbe:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000dc0:	193b      	adds	r3, r7, r4
 8000dc2:	2200      	movs	r2, #0
 8000dc4:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000dc6:	193b      	adds	r3, r7, r4
 8000dc8:	4a17      	ldr	r2, [pc, #92]	@ (8000e28 <MX_GPIO_Init+0x164>)
 8000dca:	0019      	movs	r1, r3
 8000dcc:	0010      	movs	r0, r2
 8000dce:	f001 fd2b 	bl	8002828 <HAL_GPIO_Init>

  /*Configure GPIO pin : BTN1_Pin */
  GPIO_InitStruct.Pin = BTN1_Pin;
 8000dd2:	193b      	adds	r3, r7, r4
 8000dd4:	2280      	movs	r2, #128	@ 0x80
 8000dd6:	0212      	lsls	r2, r2, #8
 8000dd8:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000dda:	193b      	adds	r3, r7, r4
 8000ddc:	2200      	movs	r2, #0
 8000dde:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000de0:	193b      	adds	r3, r7, r4
 8000de2:	2200      	movs	r2, #0
 8000de4:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(BTN1_GPIO_Port, &GPIO_InitStruct);
 8000de6:	193a      	adds	r2, r7, r4
 8000de8:	23a0      	movs	r3, #160	@ 0xa0
 8000dea:	05db      	lsls	r3, r3, #23
 8000dec:	0011      	movs	r1, r2
 8000dee:	0018      	movs	r0, r3
 8000df0:	f001 fd1a 	bl	8002828 <HAL_GPIO_Init>

  /*Configure GPIO pins : BTN2_Pin BTN3_Pin */
  GPIO_InitStruct.Pin = BTN2_Pin|BTN3_Pin;
 8000df4:	193b      	adds	r3, r7, r4
 8000df6:	2203      	movs	r2, #3
 8000df8:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000dfa:	193b      	adds	r3, r7, r4
 8000dfc:	2200      	movs	r2, #0
 8000dfe:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e00:	193b      	adds	r3, r7, r4
 8000e02:	2200      	movs	r2, #0
 8000e04:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000e06:	193b      	adds	r3, r7, r4
 8000e08:	4a08      	ldr	r2, [pc, #32]	@ (8000e2c <MX_GPIO_Init+0x168>)
 8000e0a:	0019      	movs	r1, r3
 8000e0c:	0010      	movs	r0, r2
 8000e0e:	f001 fd0b 	bl	8002828 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000e12:	46c0      	nop			@ (mov r8, r8)
 8000e14:	46bd      	mov	sp, r7
 8000e16:	b00b      	add	sp, #44	@ 0x2c
 8000e18:	bd90      	pop	{r4, r7, pc}
 8000e1a:	46c0      	nop			@ (mov r8, r8)
 8000e1c:	40021000 	.word	0x40021000
 8000e20:	0000fc07 	.word	0x0000fc07
 8000e24:	50000400 	.word	0x50000400
 8000e28:	50000800 	.word	0x50000800
 8000e2c:	50000c00 	.word	0x50000c00

08000e30 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */



void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 8000e30:	b580      	push	{r7, lr}
 8000e32:	b082      	sub	sp, #8
 8000e34:	af00      	add	r7, sp, #0
 8000e36:	6078      	str	r0, [r7, #4]

	if (htim == buzzer.interrupt_timer) {
 8000e38:	4b0b      	ldr	r3, [pc, #44]	@ (8000e68 <HAL_TIM_PeriodElapsedCallback+0x38>)
 8000e3a:	689b      	ldr	r3, [r3, #8]
 8000e3c:	687a      	ldr	r2, [r7, #4]
 8000e3e:	429a      	cmp	r2, r3
 8000e40:	d104      	bne.n	8000e4c <HAL_TIM_PeriodElapsedCallback+0x1c>
		buzzer_interrupt(&buzzer);
 8000e42:	4b09      	ldr	r3, [pc, #36]	@ (8000e68 <HAL_TIM_PeriodElapsedCallback+0x38>)
 8000e44:	0018      	movs	r0, r3
 8000e46:	f7ff f9e7 	bl	8000218 <buzzer_interrupt>
	}

//	else if (htim == display.multiplex_timer){
//		multiplex_interrupt(&display);
//	}
}
 8000e4a:	e008      	b.n	8000e5e <HAL_TIM_PeriodElapsedCallback+0x2e>
	else if (htim == display.frame_timer){
 8000e4c:	4b07      	ldr	r3, [pc, #28]	@ (8000e6c <HAL_TIM_PeriodElapsedCallback+0x3c>)
 8000e4e:	689b      	ldr	r3, [r3, #8]
 8000e50:	687a      	ldr	r2, [r7, #4]
 8000e52:	429a      	cmp	r2, r3
 8000e54:	d103      	bne.n	8000e5e <HAL_TIM_PeriodElapsedCallback+0x2e>
		frame_interrupt(&display);
 8000e56:	4b05      	ldr	r3, [pc, #20]	@ (8000e6c <HAL_TIM_PeriodElapsedCallback+0x3c>)
 8000e58:	0018      	movs	r0, r3
 8000e5a:	f7ff fb77 	bl	800054c <frame_interrupt>
}
 8000e5e:	46c0      	nop			@ (mov r8, r8)
 8000e60:	46bd      	mov	sp, r7
 8000e62:	b002      	add	sp, #8
 8000e64:	bd80      	pop	{r7, pc}
 8000e66:	46c0      	nop			@ (mov r8, r8)
 8000e68:	200001fc 	.word	0x200001fc
 8000e6c:	200001e8 	.word	0x200001e8

08000e70 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000e70:	b580      	push	{r7, lr}
 8000e72:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000e74:	b672      	cpsid	i
}
 8000e76:	46c0      	nop			@ (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000e78:	46c0      	nop			@ (mov r8, r8)
 8000e7a:	e7fd      	b.n	8000e78 <Error_Handler+0x8>

08000e7c <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000e7c:	b580      	push	{r7, lr}
 8000e7e:	b082      	sub	sp, #8
 8000e80:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000e82:	4b0f      	ldr	r3, [pc, #60]	@ (8000ec0 <HAL_MspInit+0x44>)
 8000e84:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000e86:	4b0e      	ldr	r3, [pc, #56]	@ (8000ec0 <HAL_MspInit+0x44>)
 8000e88:	2101      	movs	r1, #1
 8000e8a:	430a      	orrs	r2, r1
 8000e8c:	641a      	str	r2, [r3, #64]	@ 0x40
 8000e8e:	4b0c      	ldr	r3, [pc, #48]	@ (8000ec0 <HAL_MspInit+0x44>)
 8000e90:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000e92:	2201      	movs	r2, #1
 8000e94:	4013      	ands	r3, r2
 8000e96:	607b      	str	r3, [r7, #4]
 8000e98:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000e9a:	4b09      	ldr	r3, [pc, #36]	@ (8000ec0 <HAL_MspInit+0x44>)
 8000e9c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8000e9e:	4b08      	ldr	r3, [pc, #32]	@ (8000ec0 <HAL_MspInit+0x44>)
 8000ea0:	2180      	movs	r1, #128	@ 0x80
 8000ea2:	0549      	lsls	r1, r1, #21
 8000ea4:	430a      	orrs	r2, r1
 8000ea6:	63da      	str	r2, [r3, #60]	@ 0x3c
 8000ea8:	4b05      	ldr	r3, [pc, #20]	@ (8000ec0 <HAL_MspInit+0x44>)
 8000eaa:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8000eac:	2380      	movs	r3, #128	@ 0x80
 8000eae:	055b      	lsls	r3, r3, #21
 8000eb0:	4013      	ands	r3, r2
 8000eb2:	603b      	str	r3, [r7, #0]
 8000eb4:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000eb6:	46c0      	nop			@ (mov r8, r8)
 8000eb8:	46bd      	mov	sp, r7
 8000eba:	b002      	add	sp, #8
 8000ebc:	bd80      	pop	{r7, pc}
 8000ebe:	46c0      	nop			@ (mov r8, r8)
 8000ec0:	40021000 	.word	0x40021000

08000ec4 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8000ec4:	b580      	push	{r7, lr}
 8000ec6:	b084      	sub	sp, #16
 8000ec8:	af00      	add	r7, sp, #0
 8000eca:	6078      	str	r0, [r7, #4]
  if(hadc->Instance==ADC1)
 8000ecc:	687b      	ldr	r3, [r7, #4]
 8000ece:	681b      	ldr	r3, [r3, #0]
 8000ed0:	4a0e      	ldr	r2, [pc, #56]	@ (8000f0c <HAL_ADC_MspInit+0x48>)
 8000ed2:	4293      	cmp	r3, r2
 8000ed4:	d115      	bne.n	8000f02 <HAL_ADC_MspInit+0x3e>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 8000ed6:	4b0e      	ldr	r3, [pc, #56]	@ (8000f10 <HAL_ADC_MspInit+0x4c>)
 8000ed8:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000eda:	4b0d      	ldr	r3, [pc, #52]	@ (8000f10 <HAL_ADC_MspInit+0x4c>)
 8000edc:	2180      	movs	r1, #128	@ 0x80
 8000ede:	0349      	lsls	r1, r1, #13
 8000ee0:	430a      	orrs	r2, r1
 8000ee2:	641a      	str	r2, [r3, #64]	@ 0x40
 8000ee4:	4b0a      	ldr	r3, [pc, #40]	@ (8000f10 <HAL_ADC_MspInit+0x4c>)
 8000ee6:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000ee8:	2380      	movs	r3, #128	@ 0x80
 8000eea:	035b      	lsls	r3, r3, #13
 8000eec:	4013      	ands	r3, r2
 8000eee:	60fb      	str	r3, [r7, #12]
 8000ef0:	68fb      	ldr	r3, [r7, #12]
    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC1_IRQn, 0, 0);
 8000ef2:	2200      	movs	r2, #0
 8000ef4:	2100      	movs	r1, #0
 8000ef6:	200c      	movs	r0, #12
 8000ef8:	f001 fc64 	bl	80027c4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_IRQn);
 8000efc:	200c      	movs	r0, #12
 8000efe:	f001 fc76 	bl	80027ee <HAL_NVIC_EnableIRQ>

  /* USER CODE END ADC1_MspInit 1 */

  }

}
 8000f02:	46c0      	nop			@ (mov r8, r8)
 8000f04:	46bd      	mov	sp, r7
 8000f06:	b004      	add	sp, #16
 8000f08:	bd80      	pop	{r7, pc}
 8000f0a:	46c0      	nop			@ (mov r8, r8)
 8000f0c:	40012400 	.word	0x40012400
 8000f10:	40021000 	.word	0x40021000

08000f14 <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8000f14:	b590      	push	{r4, r7, lr}
 8000f16:	b08b      	sub	sp, #44	@ 0x2c
 8000f18:	af00      	add	r7, sp, #0
 8000f1a:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000f1c:	2410      	movs	r4, #16
 8000f1e:	193b      	adds	r3, r7, r4
 8000f20:	0018      	movs	r0, r3
 8000f22:	2318      	movs	r3, #24
 8000f24:	001a      	movs	r2, r3
 8000f26:	2100      	movs	r1, #0
 8000f28:	f004 fa14 	bl	8005354 <memset>
  if(hrtc->Instance==RTC)
 8000f2c:	687b      	ldr	r3, [r7, #4]
 8000f2e:	681b      	ldr	r3, [r3, #0]
 8000f30:	4a15      	ldr	r2, [pc, #84]	@ (8000f88 <HAL_RTC_MspInit+0x74>)
 8000f32:	4293      	cmp	r3, r2
 8000f34:	d124      	bne.n	8000f80 <HAL_RTC_MspInit+0x6c>

  /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8000f36:	193b      	adds	r3, r7, r4
 8000f38:	2280      	movs	r2, #128	@ 0x80
 8000f3a:	0292      	lsls	r2, r2, #10
 8000f3c:	601a      	str	r2, [r3, #0]
    PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 8000f3e:	193b      	adds	r3, r7, r4
 8000f40:	2280      	movs	r2, #128	@ 0x80
 8000f42:	0052      	lsls	r2, r2, #1
 8000f44:	615a      	str	r2, [r3, #20]

    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000f46:	193b      	adds	r3, r7, r4
 8000f48:	0018      	movs	r0, r3
 8000f4a:	f002 faf1 	bl	8003530 <HAL_RCCEx_PeriphCLKConfig>
 8000f4e:	1e03      	subs	r3, r0, #0
 8000f50:	d001      	beq.n	8000f56 <HAL_RTC_MspInit+0x42>
    {
      Error_Handler();
 8000f52:	f7ff ff8d 	bl	8000e70 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 8000f56:	4b0d      	ldr	r3, [pc, #52]	@ (8000f8c <HAL_RTC_MspInit+0x78>)
 8000f58:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8000f5a:	4b0c      	ldr	r3, [pc, #48]	@ (8000f8c <HAL_RTC_MspInit+0x78>)
 8000f5c:	2180      	movs	r1, #128	@ 0x80
 8000f5e:	0209      	lsls	r1, r1, #8
 8000f60:	430a      	orrs	r2, r1
 8000f62:	65da      	str	r2, [r3, #92]	@ 0x5c
    __HAL_RCC_RTCAPB_CLK_ENABLE();
 8000f64:	4b09      	ldr	r3, [pc, #36]	@ (8000f8c <HAL_RTC_MspInit+0x78>)
 8000f66:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8000f68:	4b08      	ldr	r3, [pc, #32]	@ (8000f8c <HAL_RTC_MspInit+0x78>)
 8000f6a:	2180      	movs	r1, #128	@ 0x80
 8000f6c:	00c9      	lsls	r1, r1, #3
 8000f6e:	430a      	orrs	r2, r1
 8000f70:	63da      	str	r2, [r3, #60]	@ 0x3c
 8000f72:	4b06      	ldr	r3, [pc, #24]	@ (8000f8c <HAL_RTC_MspInit+0x78>)
 8000f74:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8000f76:	2380      	movs	r3, #128	@ 0x80
 8000f78:	00db      	lsls	r3, r3, #3
 8000f7a:	4013      	ands	r3, r2
 8000f7c:	60fb      	str	r3, [r7, #12]
 8000f7e:	68fb      	ldr	r3, [r7, #12]

  /* USER CODE END RTC_MspInit 1 */

  }

}
 8000f80:	46c0      	nop			@ (mov r8, r8)
 8000f82:	46bd      	mov	sp, r7
 8000f84:	b00b      	add	sp, #44	@ 0x2c
 8000f86:	bd90      	pop	{r4, r7, pc}
 8000f88:	40002800 	.word	0x40002800
 8000f8c:	40021000 	.word	0x40021000

08000f90 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000f90:	b580      	push	{r7, lr}
 8000f92:	b08c      	sub	sp, #48	@ 0x30
 8000f94:	af00      	add	r7, sp, #0
 8000f96:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f98:	231c      	movs	r3, #28
 8000f9a:	18fb      	adds	r3, r7, r3
 8000f9c:	0018      	movs	r0, r3
 8000f9e:	2314      	movs	r3, #20
 8000fa0:	001a      	movs	r2, r3
 8000fa2:	2100      	movs	r1, #0
 8000fa4:	f004 f9d6 	bl	8005354 <memset>
  if(htim_base->Instance==TIM1)
 8000fa8:	687b      	ldr	r3, [r7, #4]
 8000faa:	681b      	ldr	r3, [r3, #0]
 8000fac:	4a44      	ldr	r2, [pc, #272]	@ (80010c0 <HAL_TIM_Base_MspInit+0x130>)
 8000fae:	4293      	cmp	r3, r2
 8000fb0:	d10e      	bne.n	8000fd0 <HAL_TIM_Base_MspInit+0x40>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8000fb2:	4b44      	ldr	r3, [pc, #272]	@ (80010c4 <HAL_TIM_Base_MspInit+0x134>)
 8000fb4:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000fb6:	4b43      	ldr	r3, [pc, #268]	@ (80010c4 <HAL_TIM_Base_MspInit+0x134>)
 8000fb8:	2180      	movs	r1, #128	@ 0x80
 8000fba:	0109      	lsls	r1, r1, #4
 8000fbc:	430a      	orrs	r2, r1
 8000fbe:	641a      	str	r2, [r3, #64]	@ 0x40
 8000fc0:	4b40      	ldr	r3, [pc, #256]	@ (80010c4 <HAL_TIM_Base_MspInit+0x134>)
 8000fc2:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000fc4:	2380      	movs	r3, #128	@ 0x80
 8000fc6:	011b      	lsls	r3, r3, #4
 8000fc8:	4013      	ands	r3, r2
 8000fca:	61bb      	str	r3, [r7, #24]
 8000fcc:	69bb      	ldr	r3, [r7, #24]
  /* USER CODE BEGIN TIM16_MspInit 1 */

  /* USER CODE END TIM16_MspInit 1 */
  }

}
 8000fce:	e073      	b.n	80010b8 <HAL_TIM_Base_MspInit+0x128>
  else if(htim_base->Instance==TIM3)
 8000fd0:	687b      	ldr	r3, [r7, #4]
 8000fd2:	681b      	ldr	r3, [r3, #0]
 8000fd4:	4a3c      	ldr	r2, [pc, #240]	@ (80010c8 <HAL_TIM_Base_MspInit+0x138>)
 8000fd6:	4293      	cmp	r3, r2
 8000fd8:	d114      	bne.n	8001004 <HAL_TIM_Base_MspInit+0x74>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8000fda:	4b3a      	ldr	r3, [pc, #232]	@ (80010c4 <HAL_TIM_Base_MspInit+0x134>)
 8000fdc:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8000fde:	4b39      	ldr	r3, [pc, #228]	@ (80010c4 <HAL_TIM_Base_MspInit+0x134>)
 8000fe0:	2102      	movs	r1, #2
 8000fe2:	430a      	orrs	r2, r1
 8000fe4:	63da      	str	r2, [r3, #60]	@ 0x3c
 8000fe6:	4b37      	ldr	r3, [pc, #220]	@ (80010c4 <HAL_TIM_Base_MspInit+0x134>)
 8000fe8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8000fea:	2202      	movs	r2, #2
 8000fec:	4013      	ands	r3, r2
 8000fee:	617b      	str	r3, [r7, #20]
 8000ff0:	697b      	ldr	r3, [r7, #20]
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8000ff2:	2200      	movs	r2, #0
 8000ff4:	2100      	movs	r1, #0
 8000ff6:	2010      	movs	r0, #16
 8000ff8:	f001 fbe4 	bl	80027c4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8000ffc:	2010      	movs	r0, #16
 8000ffe:	f001 fbf6 	bl	80027ee <HAL_NVIC_EnableIRQ>
}
 8001002:	e059      	b.n	80010b8 <HAL_TIM_Base_MspInit+0x128>
  else if(htim_base->Instance==TIM14)
 8001004:	687b      	ldr	r3, [r7, #4]
 8001006:	681b      	ldr	r3, [r3, #0]
 8001008:	4a30      	ldr	r2, [pc, #192]	@ (80010cc <HAL_TIM_Base_MspInit+0x13c>)
 800100a:	4293      	cmp	r3, r2
 800100c:	d139      	bne.n	8001082 <HAL_TIM_Base_MspInit+0xf2>
    __HAL_RCC_TIM14_CLK_ENABLE();
 800100e:	4b2d      	ldr	r3, [pc, #180]	@ (80010c4 <HAL_TIM_Base_MspInit+0x134>)
 8001010:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001012:	4b2c      	ldr	r3, [pc, #176]	@ (80010c4 <HAL_TIM_Base_MspInit+0x134>)
 8001014:	2180      	movs	r1, #128	@ 0x80
 8001016:	0209      	lsls	r1, r1, #8
 8001018:	430a      	orrs	r2, r1
 800101a:	641a      	str	r2, [r3, #64]	@ 0x40
 800101c:	4b29      	ldr	r3, [pc, #164]	@ (80010c4 <HAL_TIM_Base_MspInit+0x134>)
 800101e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001020:	2380      	movs	r3, #128	@ 0x80
 8001022:	021b      	lsls	r3, r3, #8
 8001024:	4013      	ands	r3, r2
 8001026:	613b      	str	r3, [r7, #16]
 8001028:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800102a:	4b26      	ldr	r3, [pc, #152]	@ (80010c4 <HAL_TIM_Base_MspInit+0x134>)
 800102c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800102e:	4b25      	ldr	r3, [pc, #148]	@ (80010c4 <HAL_TIM_Base_MspInit+0x134>)
 8001030:	2101      	movs	r1, #1
 8001032:	430a      	orrs	r2, r1
 8001034:	635a      	str	r2, [r3, #52]	@ 0x34
 8001036:	4b23      	ldr	r3, [pc, #140]	@ (80010c4 <HAL_TIM_Base_MspInit+0x134>)
 8001038:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800103a:	2201      	movs	r2, #1
 800103c:	4013      	ands	r3, r2
 800103e:	60fb      	str	r3, [r7, #12]
 8001040:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = BUZZ_Pin;
 8001042:	211c      	movs	r1, #28
 8001044:	187b      	adds	r3, r7, r1
 8001046:	2210      	movs	r2, #16
 8001048:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800104a:	187b      	adds	r3, r7, r1
 800104c:	2202      	movs	r2, #2
 800104e:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001050:	187b      	adds	r3, r7, r1
 8001052:	2200      	movs	r2, #0
 8001054:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001056:	187b      	adds	r3, r7, r1
 8001058:	2200      	movs	r2, #0
 800105a:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF4_TIM14;
 800105c:	187b      	adds	r3, r7, r1
 800105e:	2204      	movs	r2, #4
 8001060:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(BUZZ_GPIO_Port, &GPIO_InitStruct);
 8001062:	187a      	adds	r2, r7, r1
 8001064:	23a0      	movs	r3, #160	@ 0xa0
 8001066:	05db      	lsls	r3, r3, #23
 8001068:	0011      	movs	r1, r2
 800106a:	0018      	movs	r0, r3
 800106c:	f001 fbdc 	bl	8002828 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM14_IRQn, 0, 0);
 8001070:	2200      	movs	r2, #0
 8001072:	2100      	movs	r1, #0
 8001074:	2013      	movs	r0, #19
 8001076:	f001 fba5 	bl	80027c4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM14_IRQn);
 800107a:	2013      	movs	r0, #19
 800107c:	f001 fbb7 	bl	80027ee <HAL_NVIC_EnableIRQ>
}
 8001080:	e01a      	b.n	80010b8 <HAL_TIM_Base_MspInit+0x128>
  else if(htim_base->Instance==TIM16)
 8001082:	687b      	ldr	r3, [r7, #4]
 8001084:	681b      	ldr	r3, [r3, #0]
 8001086:	4a12      	ldr	r2, [pc, #72]	@ (80010d0 <HAL_TIM_Base_MspInit+0x140>)
 8001088:	4293      	cmp	r3, r2
 800108a:	d115      	bne.n	80010b8 <HAL_TIM_Base_MspInit+0x128>
    __HAL_RCC_TIM16_CLK_ENABLE();
 800108c:	4b0d      	ldr	r3, [pc, #52]	@ (80010c4 <HAL_TIM_Base_MspInit+0x134>)
 800108e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001090:	4b0c      	ldr	r3, [pc, #48]	@ (80010c4 <HAL_TIM_Base_MspInit+0x134>)
 8001092:	2180      	movs	r1, #128	@ 0x80
 8001094:	0289      	lsls	r1, r1, #10
 8001096:	430a      	orrs	r2, r1
 8001098:	641a      	str	r2, [r3, #64]	@ 0x40
 800109a:	4b0a      	ldr	r3, [pc, #40]	@ (80010c4 <HAL_TIM_Base_MspInit+0x134>)
 800109c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800109e:	2380      	movs	r3, #128	@ 0x80
 80010a0:	029b      	lsls	r3, r3, #10
 80010a2:	4013      	ands	r3, r2
 80010a4:	60bb      	str	r3, [r7, #8]
 80010a6:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM16_IRQn, 0, 0);
 80010a8:	2200      	movs	r2, #0
 80010aa:	2100      	movs	r1, #0
 80010ac:	2015      	movs	r0, #21
 80010ae:	f001 fb89 	bl	80027c4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM16_IRQn);
 80010b2:	2015      	movs	r0, #21
 80010b4:	f001 fb9b 	bl	80027ee <HAL_NVIC_EnableIRQ>
}
 80010b8:	46c0      	nop			@ (mov r8, r8)
 80010ba:	46bd      	mov	sp, r7
 80010bc:	b00c      	add	sp, #48	@ 0x30
 80010be:	bd80      	pop	{r7, pc}
 80010c0:	40012c00 	.word	0x40012c00
 80010c4:	40021000 	.word	0x40021000
 80010c8:	40000400 	.word	0x40000400
 80010cc:	40002000 	.word	0x40002000
 80010d0:	40014400 	.word	0x40014400

080010d4 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80010d4:	b590      	push	{r4, r7, lr}
 80010d6:	b089      	sub	sp, #36	@ 0x24
 80010d8:	af00      	add	r7, sp, #0
 80010da:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80010dc:	240c      	movs	r4, #12
 80010de:	193b      	adds	r3, r7, r4
 80010e0:	0018      	movs	r0, r3
 80010e2:	2314      	movs	r3, #20
 80010e4:	001a      	movs	r2, r3
 80010e6:	2100      	movs	r1, #0
 80010e8:	f004 f934 	bl	8005354 <memset>
  if(htim->Instance==TIM1)
 80010ec:	687b      	ldr	r3, [r7, #4]
 80010ee:	681b      	ldr	r3, [r3, #0]
 80010f0:	4a14      	ldr	r2, [pc, #80]	@ (8001144 <HAL_TIM_MspPostInit+0x70>)
 80010f2:	4293      	cmp	r3, r2
 80010f4:	d121      	bne.n	800113a <HAL_TIM_MspPostInit+0x66>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80010f6:	4b14      	ldr	r3, [pc, #80]	@ (8001148 <HAL_TIM_MspPostInit+0x74>)
 80010f8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80010fa:	4b13      	ldr	r3, [pc, #76]	@ (8001148 <HAL_TIM_MspPostInit+0x74>)
 80010fc:	2102      	movs	r1, #2
 80010fe:	430a      	orrs	r2, r1
 8001100:	635a      	str	r2, [r3, #52]	@ 0x34
 8001102:	4b11      	ldr	r3, [pc, #68]	@ (8001148 <HAL_TIM_MspPostInit+0x74>)
 8001104:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001106:	2202      	movs	r2, #2
 8001108:	4013      	ands	r3, r2
 800110a:	60bb      	str	r3, [r7, #8]
 800110c:	68bb      	ldr	r3, [r7, #8]
    /**TIM1 GPIO Configuration
    PB3     ------> TIM1_CH2
    PB6     ------> TIM1_CH3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_6;
 800110e:	0021      	movs	r1, r4
 8001110:	187b      	adds	r3, r7, r1
 8001112:	2248      	movs	r2, #72	@ 0x48
 8001114:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001116:	187b      	adds	r3, r7, r1
 8001118:	2202      	movs	r2, #2
 800111a:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800111c:	187b      	adds	r3, r7, r1
 800111e:	2200      	movs	r2, #0
 8001120:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001122:	187b      	adds	r3, r7, r1
 8001124:	2200      	movs	r2, #0
 8001126:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8001128:	187b      	adds	r3, r7, r1
 800112a:	2201      	movs	r2, #1
 800112c:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800112e:	187b      	adds	r3, r7, r1
 8001130:	4a06      	ldr	r2, [pc, #24]	@ (800114c <HAL_TIM_MspPostInit+0x78>)
 8001132:	0019      	movs	r1, r3
 8001134:	0010      	movs	r0, r2
 8001136:	f001 fb77 	bl	8002828 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 800113a:	46c0      	nop			@ (mov r8, r8)
 800113c:	46bd      	mov	sp, r7
 800113e:	b009      	add	sp, #36	@ 0x24
 8001140:	bd90      	pop	{r4, r7, pc}
 8001142:	46c0      	nop			@ (mov r8, r8)
 8001144:	40012c00 	.word	0x40012c00
 8001148:	40021000 	.word	0x40021000
 800114c:	50000400 	.word	0x50000400

08001150 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001150:	b580      	push	{r7, lr}
 8001152:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001154:	46c0      	nop			@ (mov r8, r8)
 8001156:	e7fd      	b.n	8001154 <NMI_Handler+0x4>

08001158 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001158:	b580      	push	{r7, lr}
 800115a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800115c:	46c0      	nop			@ (mov r8, r8)
 800115e:	e7fd      	b.n	800115c <HardFault_Handler+0x4>

08001160 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001160:	b580      	push	{r7, lr}
 8001162:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8001164:	46c0      	nop			@ (mov r8, r8)
 8001166:	46bd      	mov	sp, r7
 8001168:	bd80      	pop	{r7, pc}

0800116a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800116a:	b580      	push	{r7, lr}
 800116c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800116e:	46c0      	nop			@ (mov r8, r8)
 8001170:	46bd      	mov	sp, r7
 8001172:	bd80      	pop	{r7, pc}

08001174 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001174:	b580      	push	{r7, lr}
 8001176:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001178:	f000 f8ce 	bl	8001318 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800117c:	46c0      	nop			@ (mov r8, r8)
 800117e:	46bd      	mov	sp, r7
 8001180:	bd80      	pop	{r7, pc}
	...

08001184 <ADC1_IRQHandler>:

/**
  * @brief This function handles ADC1 interrupt.
  */
void ADC1_IRQHandler(void)
{
 8001184:	b580      	push	{r7, lr}
 8001186:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC1_IRQn 0 */

  /* USER CODE END ADC1_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8001188:	4b03      	ldr	r3, [pc, #12]	@ (8001198 <ADC1_IRQHandler+0x14>)
 800118a:	0018      	movs	r0, r3
 800118c:	f000 fcce 	bl	8001b2c <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC1_IRQn 1 */

  /* USER CODE END ADC1_IRQn 1 */
}
 8001190:	46c0      	nop			@ (mov r8, r8)
 8001192:	46bd      	mov	sp, r7
 8001194:	bd80      	pop	{r7, pc}
 8001196:	46c0      	nop			@ (mov r8, r8)
 8001198:	20000028 	.word	0x20000028

0800119c <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 800119c:	b580      	push	{r7, lr}
 800119e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 80011a0:	4b03      	ldr	r3, [pc, #12]	@ (80011b0 <TIM3_IRQHandler+0x14>)
 80011a2:	0018      	movs	r0, r3
 80011a4:	f003 f88c 	bl	80042c0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 80011a8:	46c0      	nop			@ (mov r8, r8)
 80011aa:	46bd      	mov	sp, r7
 80011ac:	bd80      	pop	{r7, pc}
 80011ae:	46c0      	nop			@ (mov r8, r8)
 80011b0:	20000104 	.word	0x20000104

080011b4 <TIM14_IRQHandler>:

/**
  * @brief This function handles TIM14 global interrupt.
  */
void TIM14_IRQHandler(void)
{
 80011b4:	b580      	push	{r7, lr}
 80011b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM14_IRQn 0 */

  /* USER CODE END TIM14_IRQn 0 */
  HAL_TIM_IRQHandler(&htim14);
 80011b8:	4b03      	ldr	r3, [pc, #12]	@ (80011c8 <TIM14_IRQHandler+0x14>)
 80011ba:	0018      	movs	r0, r3
 80011bc:	f003 f880 	bl	80042c0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM14_IRQn 1 */

  /* USER CODE END TIM14_IRQn 1 */
}
 80011c0:	46c0      	nop			@ (mov r8, r8)
 80011c2:	46bd      	mov	sp, r7
 80011c4:	bd80      	pop	{r7, pc}
 80011c6:	46c0      	nop			@ (mov r8, r8)
 80011c8:	20000150 	.word	0x20000150

080011cc <TIM16_IRQHandler>:

/**
  * @brief This function handles TIM16 global interrupt.
  */
void TIM16_IRQHandler(void)
{
 80011cc:	b580      	push	{r7, lr}
 80011ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM16_IRQn 0 */

  /* USER CODE END TIM16_IRQn 0 */
  HAL_TIM_IRQHandler(&htim16);
 80011d0:	4b03      	ldr	r3, [pc, #12]	@ (80011e0 <TIM16_IRQHandler+0x14>)
 80011d2:	0018      	movs	r0, r3
 80011d4:	f003 f874 	bl	80042c0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM16_IRQn 1 */

  /* USER CODE END TIM16_IRQn 1 */
}
 80011d8:	46c0      	nop			@ (mov r8, r8)
 80011da:	46bd      	mov	sp, r7
 80011dc:	bd80      	pop	{r7, pc}
 80011de:	46c0      	nop			@ (mov r8, r8)
 80011e0:	2000019c 	.word	0x2000019c

080011e4 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80011e4:	b580      	push	{r7, lr}
 80011e6:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80011e8:	46c0      	nop			@ (mov r8, r8)
 80011ea:	46bd      	mov	sp, r7
 80011ec:	bd80      	pop	{r7, pc}
	...

080011f0 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80011f0:	480d      	ldr	r0, [pc, #52]	@ (8001228 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80011f2:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 80011f4:	f7ff fff6 	bl	80011e4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80011f8:	480c      	ldr	r0, [pc, #48]	@ (800122c <LoopForever+0x6>)
  ldr r1, =_edata
 80011fa:	490d      	ldr	r1, [pc, #52]	@ (8001230 <LoopForever+0xa>)
  ldr r2, =_sidata
 80011fc:	4a0d      	ldr	r2, [pc, #52]	@ (8001234 <LoopForever+0xe>)
  movs r3, #0
 80011fe:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001200:	e002      	b.n	8001208 <LoopCopyDataInit>

08001202 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001202:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001204:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001206:	3304      	adds	r3, #4

08001208 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001208:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800120a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800120c:	d3f9      	bcc.n	8001202 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800120e:	4a0a      	ldr	r2, [pc, #40]	@ (8001238 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001210:	4c0a      	ldr	r4, [pc, #40]	@ (800123c <LoopForever+0x16>)
  movs r3, #0
 8001212:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001214:	e001      	b.n	800121a <LoopFillZerobss>

08001216 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001216:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001218:	3204      	adds	r2, #4

0800121a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800121a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800121c:	d3fb      	bcc.n	8001216 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 800121e:	f004 f8a1 	bl	8005364 <__libc_init_array>
/* Call the application s entry point.*/
  bl main
 8001222:	f7ff f9ab 	bl	800057c <main>

08001226 <LoopForever>:

LoopForever:
  b LoopForever
 8001226:	e7fe      	b.n	8001226 <LoopForever>
  ldr   r0, =_estack
 8001228:	20002000 	.word	0x20002000
  ldr r0, =_sdata
 800122c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001230:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 8001234:	080054b4 	.word	0x080054b4
  ldr r2, =_sbss
 8001238:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 800123c:	20000218 	.word	0x20000218

08001240 <DMA1_Ch4_5_DMAMUX1_OVR_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001240:	e7fe      	b.n	8001240 <DMA1_Ch4_5_DMAMUX1_OVR_IRQHandler>
	...

08001244 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001244:	b580      	push	{r7, lr}
 8001246:	b082      	sub	sp, #8
 8001248:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800124a:	1dfb      	adds	r3, r7, #7
 800124c:	2200      	movs	r2, #0
 800124e:	701a      	strb	r2, [r3, #0]
#if (INSTRUCTION_CACHE_ENABLE == 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001250:	4b0b      	ldr	r3, [pc, #44]	@ (8001280 <HAL_Init+0x3c>)
 8001252:	681a      	ldr	r2, [r3, #0]
 8001254:	4b0a      	ldr	r3, [pc, #40]	@ (8001280 <HAL_Init+0x3c>)
 8001256:	2180      	movs	r1, #128	@ 0x80
 8001258:	0049      	lsls	r1, r1, #1
 800125a:	430a      	orrs	r2, r1
 800125c:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800125e:	2003      	movs	r0, #3
 8001260:	f000 f810 	bl	8001284 <HAL_InitTick>
 8001264:	1e03      	subs	r3, r0, #0
 8001266:	d003      	beq.n	8001270 <HAL_Init+0x2c>
  {
    status = HAL_ERROR;
 8001268:	1dfb      	adds	r3, r7, #7
 800126a:	2201      	movs	r2, #1
 800126c:	701a      	strb	r2, [r3, #0]
 800126e:	e001      	b.n	8001274 <HAL_Init+0x30>
  }
  else
  {
  /* Init the low level hardware */
  HAL_MspInit();
 8001270:	f7ff fe04 	bl	8000e7c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001274:	1dfb      	adds	r3, r7, #7
 8001276:	781b      	ldrb	r3, [r3, #0]
}
 8001278:	0018      	movs	r0, r3
 800127a:	46bd      	mov	sp, r7
 800127c:	b002      	add	sp, #8
 800127e:	bd80      	pop	{r7, pc}
 8001280:	40022000 	.word	0x40022000

08001284 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001284:	b590      	push	{r4, r7, lr}
 8001286:	b085      	sub	sp, #20
 8001288:	af00      	add	r7, sp, #0
 800128a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 800128c:	230f      	movs	r3, #15
 800128e:	18fb      	adds	r3, r7, r3
 8001290:	2200      	movs	r2, #0
 8001292:	701a      	strb	r2, [r3, #0]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/ 
  if ((uint32_t)uwTickFreq != 0U)
 8001294:	4b1d      	ldr	r3, [pc, #116]	@ (800130c <HAL_InitTick+0x88>)
 8001296:	781b      	ldrb	r3, [r3, #0]
 8001298:	2b00      	cmp	r3, #0
 800129a:	d02b      	beq.n	80012f4 <HAL_InitTick+0x70>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U /(uint32_t)uwTickFreq)) == 0U)
 800129c:	4b1c      	ldr	r3, [pc, #112]	@ (8001310 <HAL_InitTick+0x8c>)
 800129e:	681c      	ldr	r4, [r3, #0]
 80012a0:	4b1a      	ldr	r3, [pc, #104]	@ (800130c <HAL_InitTick+0x88>)
 80012a2:	781b      	ldrb	r3, [r3, #0]
 80012a4:	0019      	movs	r1, r3
 80012a6:	23fa      	movs	r3, #250	@ 0xfa
 80012a8:	0098      	lsls	r0, r3, #2
 80012aa:	f7fe ff29 	bl	8000100 <__udivsi3>
 80012ae:	0003      	movs	r3, r0
 80012b0:	0019      	movs	r1, r3
 80012b2:	0020      	movs	r0, r4
 80012b4:	f7fe ff24 	bl	8000100 <__udivsi3>
 80012b8:	0003      	movs	r3, r0
 80012ba:	0018      	movs	r0, r3
 80012bc:	f001 faa7 	bl	800280e <HAL_SYSTICK_Config>
 80012c0:	1e03      	subs	r3, r0, #0
 80012c2:	d112      	bne.n	80012ea <HAL_InitTick+0x66>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80012c4:	687b      	ldr	r3, [r7, #4]
 80012c6:	2b03      	cmp	r3, #3
 80012c8:	d80a      	bhi.n	80012e0 <HAL_InitTick+0x5c>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80012ca:	6879      	ldr	r1, [r7, #4]
 80012cc:	2301      	movs	r3, #1
 80012ce:	425b      	negs	r3, r3
 80012d0:	2200      	movs	r2, #0
 80012d2:	0018      	movs	r0, r3
 80012d4:	f001 fa76 	bl	80027c4 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80012d8:	4b0e      	ldr	r3, [pc, #56]	@ (8001314 <HAL_InitTick+0x90>)
 80012da:	687a      	ldr	r2, [r7, #4]
 80012dc:	601a      	str	r2, [r3, #0]
 80012de:	e00d      	b.n	80012fc <HAL_InitTick+0x78>
      }
      else
      {
        status = HAL_ERROR;
 80012e0:	230f      	movs	r3, #15
 80012e2:	18fb      	adds	r3, r7, r3
 80012e4:	2201      	movs	r2, #1
 80012e6:	701a      	strb	r2, [r3, #0]
 80012e8:	e008      	b.n	80012fc <HAL_InitTick+0x78>
      }
    }
    else
    {
      status = HAL_ERROR;
 80012ea:	230f      	movs	r3, #15
 80012ec:	18fb      	adds	r3, r7, r3
 80012ee:	2201      	movs	r2, #1
 80012f0:	701a      	strb	r2, [r3, #0]
 80012f2:	e003      	b.n	80012fc <HAL_InitTick+0x78>
    }
  }
  else
  {
    status = HAL_ERROR;
 80012f4:	230f      	movs	r3, #15
 80012f6:	18fb      	adds	r3, r7, r3
 80012f8:	2201      	movs	r2, #1
 80012fa:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return status;
 80012fc:	230f      	movs	r3, #15
 80012fe:	18fb      	adds	r3, r7, r3
 8001300:	781b      	ldrb	r3, [r3, #0]
}
 8001302:	0018      	movs	r0, r3
 8001304:	46bd      	mov	sp, r7
 8001306:	b005      	add	sp, #20
 8001308:	bd90      	pop	{r4, r7, pc}
 800130a:	46c0      	nop			@ (mov r8, r8)
 800130c:	20000008 	.word	0x20000008
 8001310:	20000000 	.word	0x20000000
 8001314:	20000004 	.word	0x20000004

08001318 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001318:	b580      	push	{r7, lr}
 800131a:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 800131c:	4b05      	ldr	r3, [pc, #20]	@ (8001334 <HAL_IncTick+0x1c>)
 800131e:	781b      	ldrb	r3, [r3, #0]
 8001320:	001a      	movs	r2, r3
 8001322:	4b05      	ldr	r3, [pc, #20]	@ (8001338 <HAL_IncTick+0x20>)
 8001324:	681b      	ldr	r3, [r3, #0]
 8001326:	18d2      	adds	r2, r2, r3
 8001328:	4b03      	ldr	r3, [pc, #12]	@ (8001338 <HAL_IncTick+0x20>)
 800132a:	601a      	str	r2, [r3, #0]
}
 800132c:	46c0      	nop			@ (mov r8, r8)
 800132e:	46bd      	mov	sp, r7
 8001330:	bd80      	pop	{r7, pc}
 8001332:	46c0      	nop			@ (mov r8, r8)
 8001334:	20000008 	.word	0x20000008
 8001338:	20000214 	.word	0x20000214

0800133c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800133c:	b580      	push	{r7, lr}
 800133e:	af00      	add	r7, sp, #0
  return uwTick;
 8001340:	4b02      	ldr	r3, [pc, #8]	@ (800134c <HAL_GetTick+0x10>)
 8001342:	681b      	ldr	r3, [r3, #0]
}
 8001344:	0018      	movs	r0, r3
 8001346:	46bd      	mov	sp, r7
 8001348:	bd80      	pop	{r7, pc}
 800134a:	46c0      	nop			@ (mov r8, r8)
 800134c:	20000214 	.word	0x20000214

08001350 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8001350:	b580      	push	{r7, lr}
 8001352:	b082      	sub	sp, #8
 8001354:	af00      	add	r7, sp, #0
 8001356:	6078      	str	r0, [r7, #4]
 8001358:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 800135a:	687b      	ldr	r3, [r7, #4]
 800135c:	681b      	ldr	r3, [r3, #0]
 800135e:	4a05      	ldr	r2, [pc, #20]	@ (8001374 <LL_ADC_SetCommonPathInternalCh+0x24>)
 8001360:	401a      	ands	r2, r3
 8001362:	683b      	ldr	r3, [r7, #0]
 8001364:	431a      	orrs	r2, r3
 8001366:	687b      	ldr	r3, [r7, #4]
 8001368:	601a      	str	r2, [r3, #0]
}
 800136a:	46c0      	nop			@ (mov r8, r8)
 800136c:	46bd      	mov	sp, r7
 800136e:	b002      	add	sp, #8
 8001370:	bd80      	pop	{r7, pc}
 8001372:	46c0      	nop			@ (mov r8, r8)
 8001374:	fe3fffff 	.word	0xfe3fffff

08001378 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8001378:	b580      	push	{r7, lr}
 800137a:	b082      	sub	sp, #8
 800137c:	af00      	add	r7, sp, #0
 800137e:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8001380:	687b      	ldr	r3, [r7, #4]
 8001382:	681a      	ldr	r2, [r3, #0]
 8001384:	23e0      	movs	r3, #224	@ 0xe0
 8001386:	045b      	lsls	r3, r3, #17
 8001388:	4013      	ands	r3, r2
}
 800138a:	0018      	movs	r0, r3
 800138c:	46bd      	mov	sp, r7
 800138e:	b002      	add	sp, #8
 8001390:	bd80      	pop	{r7, pc}

08001392 <LL_ADC_SetSamplingTimeCommonChannels>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_160CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonChannels(ADC_TypeDef *ADCx, uint32_t SamplingTimeY,
                                                          uint32_t SamplingTime)
{
 8001392:	b580      	push	{r7, lr}
 8001394:	b084      	sub	sp, #16
 8001396:	af00      	add	r7, sp, #0
 8001398:	60f8      	str	r0, [r7, #12]
 800139a:	60b9      	str	r1, [r7, #8]
 800139c:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->SMPR,
 800139e:	68fb      	ldr	r3, [r7, #12]
 80013a0:	695b      	ldr	r3, [r3, #20]
 80013a2:	68ba      	ldr	r2, [r7, #8]
 80013a4:	2104      	movs	r1, #4
 80013a6:	400a      	ands	r2, r1
 80013a8:	2107      	movs	r1, #7
 80013aa:	4091      	lsls	r1, r2
 80013ac:	000a      	movs	r2, r1
 80013ae:	43d2      	mvns	r2, r2
 80013b0:	401a      	ands	r2, r3
 80013b2:	68bb      	ldr	r3, [r7, #8]
 80013b4:	2104      	movs	r1, #4
 80013b6:	400b      	ands	r3, r1
 80013b8:	6879      	ldr	r1, [r7, #4]
 80013ba:	4099      	lsls	r1, r3
 80013bc:	000b      	movs	r3, r1
 80013be:	431a      	orrs	r2, r3
 80013c0:	68fb      	ldr	r3, [r7, #12]
 80013c2:	615a      	str	r2, [r3, #20]
             ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK),
             SamplingTime << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK));
}
 80013c4:	46c0      	nop			@ (mov r8, r8)
 80013c6:	46bd      	mov	sp, r7
 80013c8:	b004      	add	sp, #16
 80013ca:	bd80      	pop	{r7, pc}

080013cc <LL_ADC_GetSamplingTimeCommonChannels>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_39CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_79CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_160CYCLES_5
  */
__STATIC_INLINE uint32_t LL_ADC_GetSamplingTimeCommonChannels(const ADC_TypeDef *ADCx, uint32_t SamplingTimeY)
{
 80013cc:	b580      	push	{r7, lr}
 80013ce:	b082      	sub	sp, #8
 80013d0:	af00      	add	r7, sp, #0
 80013d2:	6078      	str	r0, [r7, #4]
 80013d4:	6039      	str	r1, [r7, #0]
  return (uint32_t)((READ_BIT(ADCx->SMPR, ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK)))
 80013d6:	687b      	ldr	r3, [r7, #4]
 80013d8:	695b      	ldr	r3, [r3, #20]
 80013da:	683a      	ldr	r2, [r7, #0]
 80013dc:	2104      	movs	r1, #4
 80013de:	400a      	ands	r2, r1
 80013e0:	2107      	movs	r1, #7
 80013e2:	4091      	lsls	r1, r2
 80013e4:	000a      	movs	r2, r1
 80013e6:	401a      	ands	r2, r3
                    >> (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK));
 80013e8:	683b      	ldr	r3, [r7, #0]
 80013ea:	2104      	movs	r1, #4
 80013ec:	400b      	ands	r3, r1
  return (uint32_t)((READ_BIT(ADCx->SMPR, ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK)))
 80013ee:	40da      	lsrs	r2, r3
 80013f0:	0013      	movs	r3, r2
}
 80013f2:	0018      	movs	r0, r3
 80013f4:	46bd      	mov	sp, r7
 80013f6:	b002      	add	sp, #8
 80013f8:	bd80      	pop	{r7, pc}

080013fa <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 80013fa:	b580      	push	{r7, lr}
 80013fc:	b082      	sub	sp, #8
 80013fe:	af00      	add	r7, sp, #0
 8001400:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR1, ADC_CFGR1_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR1_EXTEN)) ? 1UL : 0UL);
 8001402:	687b      	ldr	r3, [r7, #4]
 8001404:	68da      	ldr	r2, [r3, #12]
 8001406:	23c0      	movs	r3, #192	@ 0xc0
 8001408:	011b      	lsls	r3, r3, #4
 800140a:	4013      	ands	r3, r2
 800140c:	d101      	bne.n	8001412 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 800140e:	2301      	movs	r3, #1
 8001410:	e000      	b.n	8001414 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8001412:	2300      	movs	r3, #0
}
 8001414:	0018      	movs	r0, r3
 8001416:	46bd      	mov	sp, r7
 8001418:	b002      	add	sp, #8
 800141a:	bd80      	pop	{r7, pc}

0800141c <LL_ADC_REG_SetSequencerRanks>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 800141c:	b580      	push	{r7, lr}
 800141e:	b084      	sub	sp, #16
 8001420:	af00      	add	r7, sp, #0
 8001422:	60f8      	str	r0, [r7, #12]
 8001424:	60b9      	str	r1, [r7, #8]
 8001426:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register depending on parameter "Rank".                               */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  MODIFY_REG(ADCx->CHSELR,
 8001428:	68fb      	ldr	r3, [r7, #12]
 800142a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800142c:	68ba      	ldr	r2, [r7, #8]
 800142e:	211f      	movs	r1, #31
 8001430:	400a      	ands	r2, r1
 8001432:	210f      	movs	r1, #15
 8001434:	4091      	lsls	r1, r2
 8001436:	000a      	movs	r2, r1
 8001438:	43d2      	mvns	r2, r2
 800143a:	401a      	ands	r2, r3
 800143c:	687b      	ldr	r3, [r7, #4]
 800143e:	0e9b      	lsrs	r3, r3, #26
 8001440:	210f      	movs	r1, #15
 8001442:	4019      	ands	r1, r3
 8001444:	68bb      	ldr	r3, [r7, #8]
 8001446:	201f      	movs	r0, #31
 8001448:	4003      	ands	r3, r0
 800144a:	4099      	lsls	r1, r3
 800144c:	000b      	movs	r3, r1
 800144e:	431a      	orrs	r2, r3
 8001450:	68fb      	ldr	r3, [r7, #12]
 8001452:	629a      	str	r2, [r3, #40]	@ 0x28
             ADC_CHSELR_SQ1 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK_SEQ) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8001454:	46c0      	nop			@ (mov r8, r8)
 8001456:	46bd      	mov	sp, r7
 8001458:	b004      	add	sp, #16
 800145a:	bd80      	pop	{r7, pc}

0800145c <LL_ADC_REG_SetSequencerChAdd>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerChAdd(ADC_TypeDef *ADCx, uint32_t Channel)
{
 800145c:	b580      	push	{r7, lr}
 800145e:	b082      	sub	sp, #8
 8001460:	af00      	add	r7, sp, #0
 8001462:	6078      	str	r0, [r7, #4]
 8001464:	6039      	str	r1, [r7, #0]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  SET_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 8001466:	687b      	ldr	r3, [r7, #4]
 8001468:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800146a:	683b      	ldr	r3, [r7, #0]
 800146c:	035b      	lsls	r3, r3, #13
 800146e:	0b5b      	lsrs	r3, r3, #13
 8001470:	431a      	orrs	r2, r3
 8001472:	687b      	ldr	r3, [r7, #4]
 8001474:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8001476:	46c0      	nop			@ (mov r8, r8)
 8001478:	46bd      	mov	sp, r7
 800147a:	b002      	add	sp, #8
 800147c:	bd80      	pop	{r7, pc}

0800147e <LL_ADC_REG_SetSequencerChRem>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerChRem(ADC_TypeDef *ADCx, uint32_t Channel)
{
 800147e:	b580      	push	{r7, lr}
 8001480:	b082      	sub	sp, #8
 8001482:	af00      	add	r7, sp, #0
 8001484:	6078      	str	r0, [r7, #4]
 8001486:	6039      	str	r1, [r7, #0]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  CLEAR_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 8001488:	687b      	ldr	r3, [r7, #4]
 800148a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800148c:	683a      	ldr	r2, [r7, #0]
 800148e:	0352      	lsls	r2, r2, #13
 8001490:	0b52      	lsrs	r2, r2, #13
 8001492:	43d2      	mvns	r2, r2
 8001494:	401a      	ands	r2, r3
 8001496:	687b      	ldr	r3, [r7, #4]
 8001498:	629a      	str	r2, [r3, #40]	@ 0x28
}
 800149a:	46c0      	nop			@ (mov r8, r8)
 800149c:	46bd      	mov	sp, r7
 800149e:	b002      	add	sp, #8
 80014a0:	bd80      	pop	{r7, pc}

080014a2 <LL_ADC_REG_GetDMATransfer>:
  *         @arg @ref LL_ADC_REG_DMA_TRANSFER_NONE
  *         @arg @ref LL_ADC_REG_DMA_TRANSFER_LIMITED
  *         @arg @ref LL_ADC_REG_DMA_TRANSFER_UNLIMITED
  */
__STATIC_INLINE uint32_t LL_ADC_REG_GetDMATransfer(const ADC_TypeDef *ADCx)
{
 80014a2:	b580      	push	{r7, lr}
 80014a4:	b082      	sub	sp, #8
 80014a6:	af00      	add	r7, sp, #0
 80014a8:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCx->CFGR1, ADC_CFGR1_DMAEN | ADC_CFGR1_DMACFG));
 80014aa:	687b      	ldr	r3, [r7, #4]
 80014ac:	68db      	ldr	r3, [r3, #12]
 80014ae:	2203      	movs	r2, #3
 80014b0:	4013      	ands	r3, r2
}
 80014b2:	0018      	movs	r0, r3
 80014b4:	46bd      	mov	sp, r7
 80014b6:	b002      	add	sp, #8
 80014b8:	bd80      	pop	{r7, pc}
	...

080014bc <LL_ADC_SetChannelSamplingTime>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_1
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_2
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTimeY)
{
 80014bc:	b580      	push	{r7, lr}
 80014be:	b084      	sub	sp, #16
 80014c0:	af00      	add	r7, sp, #0
 80014c2:	60f8      	str	r0, [r7, #12]
 80014c4:	60b9      	str	r1, [r7, #8]
 80014c6:	607a      	str	r2, [r7, #4]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  MODIFY_REG(ADCx->SMPR,
 80014c8:	68fb      	ldr	r3, [r7, #12]
 80014ca:	695b      	ldr	r3, [r3, #20]
 80014cc:	68ba      	ldr	r2, [r7, #8]
 80014ce:	0212      	lsls	r2, r2, #8
 80014d0:	43d2      	mvns	r2, r2
 80014d2:	401a      	ands	r2, r3
 80014d4:	68bb      	ldr	r3, [r7, #8]
 80014d6:	021b      	lsls	r3, r3, #8
 80014d8:	6879      	ldr	r1, [r7, #4]
 80014da:	400b      	ands	r3, r1
 80014dc:	4904      	ldr	r1, [pc, #16]	@ (80014f0 <LL_ADC_SetChannelSamplingTime+0x34>)
 80014de:	400b      	ands	r3, r1
 80014e0:	431a      	orrs	r2, r3
 80014e2:	68fb      	ldr	r3, [r7, #12]
 80014e4:	615a      	str	r2, [r3, #20]
             (Channel << ADC_SMPR_SMPSEL0_BITOFFSET_POS),
             (Channel << ADC_SMPR_SMPSEL0_BITOFFSET_POS) & (SamplingTimeY & ADC_SAMPLING_TIME_CH_MASK)
            );
}
 80014e6:	46c0      	nop			@ (mov r8, r8)
 80014e8:	46bd      	mov	sp, r7
 80014ea:	b004      	add	sp, #16
 80014ec:	bd80      	pop	{r7, pc}
 80014ee:	46c0      	nop			@ (mov r8, r8)
 80014f0:	07ffff00 	.word	0x07ffff00

080014f4 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 80014f4:	b580      	push	{r7, lr}
 80014f6:	b082      	sub	sp, #8
 80014f8:	af00      	add	r7, sp, #0
 80014fa:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80014fc:	687b      	ldr	r3, [r7, #4]
 80014fe:	689b      	ldr	r3, [r3, #8]
 8001500:	4a05      	ldr	r2, [pc, #20]	@ (8001518 <LL_ADC_EnableInternalRegulator+0x24>)
 8001502:	4013      	ands	r3, r2
 8001504:	2280      	movs	r2, #128	@ 0x80
 8001506:	0552      	lsls	r2, r2, #21
 8001508:	431a      	orrs	r2, r3
 800150a:	687b      	ldr	r3, [r7, #4]
 800150c:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 800150e:	46c0      	nop			@ (mov r8, r8)
 8001510:	46bd      	mov	sp, r7
 8001512:	b002      	add	sp, #8
 8001514:	bd80      	pop	{r7, pc}
 8001516:	46c0      	nop			@ (mov r8, r8)
 8001518:	6fffffe8 	.word	0x6fffffe8

0800151c <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 800151c:	b580      	push	{r7, lr}
 800151e:	b082      	sub	sp, #8
 8001520:	af00      	add	r7, sp, #0
 8001522:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8001524:	687b      	ldr	r3, [r7, #4]
 8001526:	689a      	ldr	r2, [r3, #8]
 8001528:	2380      	movs	r3, #128	@ 0x80
 800152a:	055b      	lsls	r3, r3, #21
 800152c:	401a      	ands	r2, r3
 800152e:	2380      	movs	r3, #128	@ 0x80
 8001530:	055b      	lsls	r3, r3, #21
 8001532:	429a      	cmp	r2, r3
 8001534:	d101      	bne.n	800153a <LL_ADC_IsInternalRegulatorEnabled+0x1e>
 8001536:	2301      	movs	r3, #1
 8001538:	e000      	b.n	800153c <LL_ADC_IsInternalRegulatorEnabled+0x20>
 800153a:	2300      	movs	r3, #0
}
 800153c:	0018      	movs	r0, r3
 800153e:	46bd      	mov	sp, r7
 8001540:	b002      	add	sp, #8
 8001542:	bd80      	pop	{r7, pc}

08001544 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8001544:	b580      	push	{r7, lr}
 8001546:	b082      	sub	sp, #8
 8001548:	af00      	add	r7, sp, #0
 800154a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800154c:	687b      	ldr	r3, [r7, #4]
 800154e:	689b      	ldr	r3, [r3, #8]
 8001550:	4a04      	ldr	r2, [pc, #16]	@ (8001564 <LL_ADC_Enable+0x20>)
 8001552:	4013      	ands	r3, r2
 8001554:	2201      	movs	r2, #1
 8001556:	431a      	orrs	r2, r3
 8001558:	687b      	ldr	r3, [r7, #4]
 800155a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 800155c:	46c0      	nop			@ (mov r8, r8)
 800155e:	46bd      	mov	sp, r7
 8001560:	b002      	add	sp, #8
 8001562:	bd80      	pop	{r7, pc}
 8001564:	7fffffe8 	.word	0x7fffffe8

08001568 <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 8001568:	b580      	push	{r7, lr}
 800156a:	b082      	sub	sp, #8
 800156c:	af00      	add	r7, sp, #0
 800156e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001570:	687b      	ldr	r3, [r7, #4]
 8001572:	689b      	ldr	r3, [r3, #8]
 8001574:	4a04      	ldr	r2, [pc, #16]	@ (8001588 <LL_ADC_Disable+0x20>)
 8001576:	4013      	ands	r3, r2
 8001578:	2202      	movs	r2, #2
 800157a:	431a      	orrs	r2, r3
 800157c:	687b      	ldr	r3, [r7, #4]
 800157e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 8001580:	46c0      	nop			@ (mov r8, r8)
 8001582:	46bd      	mov	sp, r7
 8001584:	b002      	add	sp, #8
 8001586:	bd80      	pop	{r7, pc}
 8001588:	7fffffe8 	.word	0x7fffffe8

0800158c <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 800158c:	b580      	push	{r7, lr}
 800158e:	b082      	sub	sp, #8
 8001590:	af00      	add	r7, sp, #0
 8001592:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8001594:	687b      	ldr	r3, [r7, #4]
 8001596:	689b      	ldr	r3, [r3, #8]
 8001598:	2201      	movs	r2, #1
 800159a:	4013      	ands	r3, r2
 800159c:	2b01      	cmp	r3, #1
 800159e:	d101      	bne.n	80015a4 <LL_ADC_IsEnabled+0x18>
 80015a0:	2301      	movs	r3, #1
 80015a2:	e000      	b.n	80015a6 <LL_ADC_IsEnabled+0x1a>
 80015a4:	2300      	movs	r3, #0
}
 80015a6:	0018      	movs	r0, r3
 80015a8:	46bd      	mov	sp, r7
 80015aa:	b002      	add	sp, #8
 80015ac:	bd80      	pop	{r7, pc}

080015ae <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(const ADC_TypeDef *ADCx)
{
 80015ae:	b580      	push	{r7, lr}
 80015b0:	b082      	sub	sp, #8
 80015b2:	af00      	add	r7, sp, #0
 80015b4:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 80015b6:	687b      	ldr	r3, [r7, #4]
 80015b8:	689b      	ldr	r3, [r3, #8]
 80015ba:	2202      	movs	r2, #2
 80015bc:	4013      	ands	r3, r2
 80015be:	2b02      	cmp	r3, #2
 80015c0:	d101      	bne.n	80015c6 <LL_ADC_IsDisableOngoing+0x18>
 80015c2:	2301      	movs	r3, #1
 80015c4:	e000      	b.n	80015c8 <LL_ADC_IsDisableOngoing+0x1a>
 80015c6:	2300      	movs	r3, #0
}
 80015c8:	0018      	movs	r0, r3
 80015ca:	46bd      	mov	sp, r7
 80015cc:	b002      	add	sp, #8
 80015ce:	bd80      	pop	{r7, pc}

080015d0 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 80015d0:	b580      	push	{r7, lr}
 80015d2:	b082      	sub	sp, #8
 80015d4:	af00      	add	r7, sp, #0
 80015d6:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80015d8:	687b      	ldr	r3, [r7, #4]
 80015da:	689b      	ldr	r3, [r3, #8]
 80015dc:	4a04      	ldr	r2, [pc, #16]	@ (80015f0 <LL_ADC_REG_StartConversion+0x20>)
 80015de:	4013      	ands	r3, r2
 80015e0:	2204      	movs	r2, #4
 80015e2:	431a      	orrs	r2, r3
 80015e4:	687b      	ldr	r3, [r7, #4]
 80015e6:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 80015e8:	46c0      	nop			@ (mov r8, r8)
 80015ea:	46bd      	mov	sp, r7
 80015ec:	b002      	add	sp, #8
 80015ee:	bd80      	pop	{r7, pc}
 80015f0:	7fffffe8 	.word	0x7fffffe8

080015f4 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 80015f4:	b580      	push	{r7, lr}
 80015f6:	b082      	sub	sp, #8
 80015f8:	af00      	add	r7, sp, #0
 80015fa:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80015fc:	687b      	ldr	r3, [r7, #4]
 80015fe:	689b      	ldr	r3, [r3, #8]
 8001600:	2204      	movs	r2, #4
 8001602:	4013      	ands	r3, r2
 8001604:	2b04      	cmp	r3, #4
 8001606:	d101      	bne.n	800160c <LL_ADC_REG_IsConversionOngoing+0x18>
 8001608:	2301      	movs	r3, #1
 800160a:	e000      	b.n	800160e <LL_ADC_REG_IsConversionOngoing+0x1a>
 800160c:	2300      	movs	r3, #0
}
 800160e:	0018      	movs	r0, r3
 8001610:	46bd      	mov	sp, r7
 8001612:	b002      	add	sp, #8
 8001614:	bd80      	pop	{r7, pc}
	...

08001618 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8001618:	b580      	push	{r7, lr}
 800161a:	b088      	sub	sp, #32
 800161c:	af00      	add	r7, sp, #0
 800161e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001620:	231f      	movs	r3, #31
 8001622:	18fb      	adds	r3, r7, r3
 8001624:	2200      	movs	r2, #0
 8001626:	701a      	strb	r2, [r3, #0]
  uint32_t tmp_cfgr1 = 0UL;
 8001628:	2300      	movs	r3, #0
 800162a:	61bb      	str	r3, [r7, #24]
  uint32_t tmp_cfgr2 = 0UL;
 800162c:	2300      	movs	r3, #0
 800162e:	617b      	str	r3, [r7, #20]
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8001630:	2300      	movs	r3, #0
 8001632:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 8001634:	687b      	ldr	r3, [r7, #4]
 8001636:	2b00      	cmp	r3, #0
 8001638:	d101      	bne.n	800163e <HAL_ADC_Init+0x26>
  {
    return HAL_ERROR;
 800163a:	2301      	movs	r3, #1
 800163c:	e17f      	b.n	800193e <HAL_ADC_Init+0x326>
  /* continuous mode is disabled.                                             */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 800163e:	687b      	ldr	r3, [r7, #4]
 8001640:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001642:	2b00      	cmp	r3, #0
 8001644:	d10a      	bne.n	800165c <HAL_ADC_Init+0x44>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001646:	687b      	ldr	r3, [r7, #4]
 8001648:	0018      	movs	r0, r3
 800164a:	f7ff fc3b 	bl	8000ec4 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800164e:	687b      	ldr	r3, [r7, #4]
 8001650:	2200      	movs	r2, #0
 8001652:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8001654:	687b      	ldr	r3, [r7, #4]
 8001656:	2254      	movs	r2, #84	@ 0x54
 8001658:	2100      	movs	r1, #0
 800165a:	5499      	strb	r1, [r3, r2]
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800165c:	687b      	ldr	r3, [r7, #4]
 800165e:	681b      	ldr	r3, [r3, #0]
 8001660:	0018      	movs	r0, r3
 8001662:	f7ff ff5b 	bl	800151c <LL_ADC_IsInternalRegulatorEnabled>
 8001666:	1e03      	subs	r3, r0, #0
 8001668:	d115      	bne.n	8001696 <HAL_ADC_Init+0x7e>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 800166a:	687b      	ldr	r3, [r7, #4]
 800166c:	681b      	ldr	r3, [r3, #0]
 800166e:	0018      	movs	r0, r3
 8001670:	f7ff ff40 	bl	80014f4 <LL_ADC_EnableInternalRegulator>
    /* Delay for ADC stabilization time */
    /* Wait loop initialization and execution */
    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8001674:	4bb4      	ldr	r3, [pc, #720]	@ (8001948 <HAL_ADC_Init+0x330>)
 8001676:	681b      	ldr	r3, [r3, #0]
 8001678:	49b4      	ldr	r1, [pc, #720]	@ (800194c <HAL_ADC_Init+0x334>)
 800167a:	0018      	movs	r0, r3
 800167c:	f7fe fd40 	bl	8000100 <__udivsi3>
 8001680:	0003      	movs	r3, r0
 8001682:	3301      	adds	r3, #1
 8001684:	005b      	lsls	r3, r3, #1
 8001686:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8001688:	e002      	b.n	8001690 <HAL_ADC_Init+0x78>
    {
      wait_loop_index--;
 800168a:	68fb      	ldr	r3, [r7, #12]
 800168c:	3b01      	subs	r3, #1
 800168e:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8001690:	68fb      	ldr	r3, [r7, #12]
 8001692:	2b00      	cmp	r3, #0
 8001694:	d1f9      	bne.n	800168a <HAL_ADC_Init+0x72>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8001696:	687b      	ldr	r3, [r7, #4]
 8001698:	681b      	ldr	r3, [r3, #0]
 800169a:	0018      	movs	r0, r3
 800169c:	f7ff ff3e 	bl	800151c <LL_ADC_IsInternalRegulatorEnabled>
 80016a0:	1e03      	subs	r3, r0, #0
 80016a2:	d10f      	bne.n	80016c4 <HAL_ADC_Init+0xac>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80016a4:	687b      	ldr	r3, [r7, #4]
 80016a6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80016a8:	2210      	movs	r2, #16
 80016aa:	431a      	orrs	r2, r3
 80016ac:	687b      	ldr	r3, [r7, #4]
 80016ae:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80016b0:	687b      	ldr	r3, [r7, #4]
 80016b2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80016b4:	2201      	movs	r2, #1
 80016b6:	431a      	orrs	r2, r3
 80016b8:	687b      	ldr	r3, [r7, #4]
 80016ba:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 80016bc:	231f      	movs	r3, #31
 80016be:	18fb      	adds	r3, r7, r3
 80016c0:	2201      	movs	r2, #1
 80016c2:	701a      	strb	r2, [r3, #0]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80016c4:	687b      	ldr	r3, [r7, #4]
 80016c6:	681b      	ldr	r3, [r3, #0]
 80016c8:	0018      	movs	r0, r3
 80016ca:	f7ff ff93 	bl	80015f4 <LL_ADC_REG_IsConversionOngoing>
 80016ce:	0003      	movs	r3, r0
 80016d0:	613b      	str	r3, [r7, #16]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80016d2:	687b      	ldr	r3, [r7, #4]
 80016d4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80016d6:	2210      	movs	r2, #16
 80016d8:	4013      	ands	r3, r2
 80016da:	d000      	beq.n	80016de <HAL_ADC_Init+0xc6>
 80016dc:	e122      	b.n	8001924 <HAL_ADC_Init+0x30c>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 80016de:	693b      	ldr	r3, [r7, #16]
 80016e0:	2b00      	cmp	r3, #0
 80016e2:	d000      	beq.n	80016e6 <HAL_ADC_Init+0xce>
 80016e4:	e11e      	b.n	8001924 <HAL_ADC_Init+0x30c>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80016e6:	687b      	ldr	r3, [r7, #4]
 80016e8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80016ea:	4a99      	ldr	r2, [pc, #612]	@ (8001950 <HAL_ADC_Init+0x338>)
 80016ec:	4013      	ands	r3, r2
 80016ee:	2202      	movs	r2, #2
 80016f0:	431a      	orrs	r2, r3
 80016f2:	687b      	ldr	r3, [r7, #4]
 80016f4:	659a      	str	r2, [r3, #88]	@ 0x58
    /*  - DMA continuous request                                              */
    /*  - Trigger frequency mode                                              */
    /* Note: If low power mode AutoPowerOff is enabled, ADC enable            */
    /*       and disable phases are performed automatically by hardware       */
    /*       (in this case, flag ADC_FLAG_RDY is not set).                    */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80016f6:	687b      	ldr	r3, [r7, #4]
 80016f8:	681b      	ldr	r3, [r3, #0]
 80016fa:	0018      	movs	r0, r3
 80016fc:	f7ff ff46 	bl	800158c <LL_ADC_IsEnabled>
 8001700:	1e03      	subs	r3, r0, #0
 8001702:	d000      	beq.n	8001706 <HAL_ADC_Init+0xee>
 8001704:	e0ad      	b.n	8001862 <HAL_ADC_Init+0x24a>
      /* without needing to reconfigure all other ADC groups/channels         */
      /* parameters):                                                         */
      /*   - internal measurement paths (VrefInt, ...)                        */
      /*     (set into HAL_ADC_ConfigChannel() )                              */

      tmp_cfgr1 |= (hadc->Init.Resolution                                          |
 8001706:	687b      	ldr	r3, [r7, #4]
 8001708:	689a      	ldr	r2, [r3, #8]
                    ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 800170a:	687b      	ldr	r3, [r7, #4]
 800170c:	7e1b      	ldrb	r3, [r3, #24]
 800170e:	039b      	lsls	r3, r3, #14
      tmp_cfgr1 |= (hadc->Init.Resolution                                          |
 8001710:	431a      	orrs	r2, r3
                    ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)   |
 8001712:	687b      	ldr	r3, [r7, #4]
 8001714:	7e5b      	ldrb	r3, [r3, #25]
 8001716:	03db      	lsls	r3, r3, #15
                    ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 8001718:	431a      	orrs	r2, r3
                    ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)  |
 800171a:	687b      	ldr	r3, [r7, #4]
 800171c:	7e9b      	ldrb	r3, [r3, #26]
 800171e:	035b      	lsls	r3, r3, #13
                    ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)   |
 8001720:	431a      	orrs	r2, r3
                    ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                          |
 8001722:	687b      	ldr	r3, [r7, #4]
 8001724:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001726:	2b00      	cmp	r3, #0
 8001728:	d002      	beq.n	8001730 <HAL_ADC_Init+0x118>
 800172a:	2380      	movs	r3, #128	@ 0x80
 800172c:	015b      	lsls	r3, r3, #5
 800172e:	e000      	b.n	8001732 <HAL_ADC_Init+0x11a>
 8001730:	2300      	movs	r3, #0
                    ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)  |
 8001732:	431a      	orrs	r2, r3
                    hadc->Init.DataAlign                                           |
 8001734:	687b      	ldr	r3, [r7, #4]
 8001736:	68db      	ldr	r3, [r3, #12]
                    ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                          |
 8001738:	431a      	orrs	r2, r3
                    ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 800173a:	687b      	ldr	r3, [r7, #4]
 800173c:	691b      	ldr	r3, [r3, #16]
 800173e:	2b00      	cmp	r3, #0
 8001740:	da04      	bge.n	800174c <HAL_ADC_Init+0x134>
 8001742:	687b      	ldr	r3, [r7, #4]
 8001744:	691b      	ldr	r3, [r3, #16]
 8001746:	005b      	lsls	r3, r3, #1
 8001748:	085b      	lsrs	r3, r3, #1
 800174a:	e001      	b.n	8001750 <HAL_ADC_Init+0x138>
 800174c:	2380      	movs	r3, #128	@ 0x80
 800174e:	039b      	lsls	r3, r3, #14
                    hadc->Init.DataAlign                                           |
 8001750:	431a      	orrs	r2, r3
                    ADC_CFGR1_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8001752:	687b      	ldr	r3, [r7, #4]
 8001754:	212c      	movs	r1, #44	@ 0x2c
 8001756:	5c5b      	ldrb	r3, [r3, r1]
 8001758:	005b      	lsls	r3, r3, #1
                    ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 800175a:	4313      	orrs	r3, r2
      tmp_cfgr1 |= (hadc->Init.Resolution                                          |
 800175c:	69ba      	ldr	r2, [r7, #24]
 800175e:	4313      	orrs	r3, r2
 8001760:	61bb      	str	r3, [r7, #24]

      /* Update setting of discontinuous mode only if continuous mode is disabled */
      if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8001762:	687b      	ldr	r3, [r7, #4]
 8001764:	2220      	movs	r2, #32
 8001766:	5c9b      	ldrb	r3, [r3, r2]
 8001768:	2b01      	cmp	r3, #1
 800176a:	d115      	bne.n	8001798 <HAL_ADC_Init+0x180>
      {
        if (hadc->Init.ContinuousConvMode == DISABLE)
 800176c:	687b      	ldr	r3, [r7, #4]
 800176e:	7e9b      	ldrb	r3, [r3, #26]
 8001770:	2b00      	cmp	r3, #0
 8001772:	d105      	bne.n	8001780 <HAL_ADC_Init+0x168>
        {
          /* Enable the selected ADC group regular discontinuous mode */
          tmp_cfgr1 |= ADC_CFGR1_DISCEN;
 8001774:	69bb      	ldr	r3, [r7, #24]
 8001776:	2280      	movs	r2, #128	@ 0x80
 8001778:	0252      	lsls	r2, r2, #9
 800177a:	4313      	orrs	r3, r2
 800177c:	61bb      	str	r3, [r7, #24]
 800177e:	e00b      	b.n	8001798 <HAL_ADC_Init+0x180>
          /* ADC regular group discontinuous was intended to be enabled,        */
          /* but ADC regular group modes continuous and sequencer discontinuous */
          /* cannot be enabled simultaneously.                                  */

          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001780:	687b      	ldr	r3, [r7, #4]
 8001782:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001784:	2220      	movs	r2, #32
 8001786:	431a      	orrs	r2, r3
 8001788:	687b      	ldr	r3, [r7, #4]
 800178a:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800178c:	687b      	ldr	r3, [r7, #4]
 800178e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001790:	2201      	movs	r2, #1
 8001792:	431a      	orrs	r2, r3
 8001794:	687b      	ldr	r3, [r7, #4]
 8001796:	65da      	str	r2, [r3, #92]	@ 0x5c
      /* Enable external trigger if trigger selection is different of software  */
      /* start.                                                                 */
      /* Note: This configuration keeps the hardware feature of parameter       */
      /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
      /*       software start.                                                  */
      if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8001798:	687b      	ldr	r3, [r7, #4]
 800179a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800179c:	2b00      	cmp	r3, #0
 800179e:	d00a      	beq.n	80017b6 <HAL_ADC_Init+0x19e>
      {
        tmp_cfgr1 |= ((hadc->Init.ExternalTrigConv & ADC_CFGR1_EXTSEL) |
 80017a0:	687b      	ldr	r3, [r7, #4]
 80017a2:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80017a4:	23e0      	movs	r3, #224	@ 0xe0
 80017a6:	005b      	lsls	r3, r3, #1
 80017a8:	401a      	ands	r2, r3
                      hadc->Init.ExternalTrigConvEdge);
 80017aa:	687b      	ldr	r3, [r7, #4]
 80017ac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
        tmp_cfgr1 |= ((hadc->Init.ExternalTrigConv & ADC_CFGR1_EXTSEL) |
 80017ae:	4313      	orrs	r3, r2
 80017b0:	69ba      	ldr	r2, [r7, #24]
 80017b2:	4313      	orrs	r3, r2
 80017b4:	61bb      	str	r3, [r7, #24]
      }

      /* Update ADC configuration register with previous settings */
      MODIFY_REG(hadc->Instance->CFGR1,
 80017b6:	687b      	ldr	r3, [r7, #4]
 80017b8:	681b      	ldr	r3, [r3, #0]
 80017ba:	68db      	ldr	r3, [r3, #12]
 80017bc:	4a65      	ldr	r2, [pc, #404]	@ (8001954 <HAL_ADC_Init+0x33c>)
 80017be:	4013      	ands	r3, r2
 80017c0:	0019      	movs	r1, r3
 80017c2:	687b      	ldr	r3, [r7, #4]
 80017c4:	681b      	ldr	r3, [r3, #0]
 80017c6:	69ba      	ldr	r2, [r7, #24]
 80017c8:	430a      	orrs	r2, r1
 80017ca:	60da      	str	r2, [r3, #12]
                 ADC_CFGR1_ALIGN     |
                 ADC_CFGR1_SCANDIR   |
                 ADC_CFGR1_DMACFG,
                 tmp_cfgr1);

      tmp_cfgr2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 80017cc:	687b      	ldr	r3, [r7, #4]
 80017ce:	685b      	ldr	r3, [r3, #4]
 80017d0:	0f9b      	lsrs	r3, r3, #30
 80017d2:	079a      	lsls	r2, r3, #30
                    hadc->Init.TriggerFrequencyMode
 80017d4:	687b      	ldr	r3, [r7, #4]
 80017d6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
      tmp_cfgr2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 80017d8:	4313      	orrs	r3, r2
 80017da:	697a      	ldr	r2, [r7, #20]
 80017dc:	4313      	orrs	r3, r2
 80017de:	617b      	str	r3, [r7, #20]
                   );

      if (hadc->Init.OversamplingMode == ENABLE)
 80017e0:	687b      	ldr	r3, [r7, #4]
 80017e2:	223c      	movs	r2, #60	@ 0x3c
 80017e4:	5c9b      	ldrb	r3, [r3, r2]
 80017e6:	2b01      	cmp	r3, #1
 80017e8:	d111      	bne.n	800180e <HAL_ADC_Init+0x1f6>
      {
        tmp_cfgr2 |= (ADC_CFGR2_OVSE |
                      (hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 80017ea:	687b      	ldr	r3, [r7, #4]
 80017ec:	685b      	ldr	r3, [r3, #4]
 80017ee:	0f9b      	lsrs	r3, r3, #30
 80017f0:	079a      	lsls	r2, r3, #30
                      hadc->Init.Oversampling.Ratio         |
 80017f2:	687b      	ldr	r3, [r7, #4]
 80017f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
                      (hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 80017f6:	431a      	orrs	r2, r3
                      hadc->Init.Oversampling.RightBitShift |
 80017f8:	687b      	ldr	r3, [r7, #4]
 80017fa:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
                      hadc->Init.Oversampling.Ratio         |
 80017fc:	431a      	orrs	r2, r3
                      hadc->Init.Oversampling.TriggeredMode
 80017fe:	687b      	ldr	r3, [r7, #4]
 8001800:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
                      hadc->Init.Oversampling.RightBitShift |
 8001802:	431a      	orrs	r2, r3
        tmp_cfgr2 |= (ADC_CFGR2_OVSE |
 8001804:	697b      	ldr	r3, [r7, #20]
 8001806:	4313      	orrs	r3, r2
 8001808:	2201      	movs	r2, #1
 800180a:	4313      	orrs	r3, r2
 800180c:	617b      	str	r3, [r7, #20]
                     );
      }

      MODIFY_REG(hadc->Instance->CFGR2,
 800180e:	687b      	ldr	r3, [r7, #4]
 8001810:	681b      	ldr	r3, [r3, #0]
 8001812:	691b      	ldr	r3, [r3, #16]
 8001814:	4a50      	ldr	r2, [pc, #320]	@ (8001958 <HAL_ADC_Init+0x340>)
 8001816:	4013      	ands	r3, r2
 8001818:	0019      	movs	r1, r3
 800181a:	687b      	ldr	r3, [r7, #4]
 800181c:	681b      	ldr	r3, [r3, #0]
 800181e:	697a      	ldr	r2, [r7, #20]
 8001820:	430a      	orrs	r2, r1
 8001822:	611a      	str	r2, [r3, #16]
                 ADC_CFGR2_TOVS,
                 tmp_cfgr2);

      /* Configuration of ADC clock mode: asynchronous clock source           */
      /* with selectable prescaler.                                           */
      if (((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV1) &&
 8001824:	687b      	ldr	r3, [r7, #4]
 8001826:	685a      	ldr	r2, [r3, #4]
 8001828:	23c0      	movs	r3, #192	@ 0xc0
 800182a:	061b      	lsls	r3, r3, #24
 800182c:	429a      	cmp	r2, r3
 800182e:	d018      	beq.n	8001862 <HAL_ADC_Init+0x24a>
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV2) &&
 8001830:	687b      	ldr	r3, [r7, #4]
 8001832:	685a      	ldr	r2, [r3, #4]
      if (((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV1) &&
 8001834:	2380      	movs	r3, #128	@ 0x80
 8001836:	05db      	lsls	r3, r3, #23
 8001838:	429a      	cmp	r2, r3
 800183a:	d012      	beq.n	8001862 <HAL_ADC_Init+0x24a>
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV4))
 800183c:	687b      	ldr	r3, [r7, #4]
 800183e:	685a      	ldr	r2, [r3, #4]
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV2) &&
 8001840:	2380      	movs	r3, #128	@ 0x80
 8001842:	061b      	lsls	r3, r3, #24
 8001844:	429a      	cmp	r2, r3
 8001846:	d00c      	beq.n	8001862 <HAL_ADC_Init+0x24a>
      {
        MODIFY_REG(ADC1_COMMON->CCR,
 8001848:	4b44      	ldr	r3, [pc, #272]	@ (800195c <HAL_ADC_Init+0x344>)
 800184a:	681b      	ldr	r3, [r3, #0]
 800184c:	4a44      	ldr	r2, [pc, #272]	@ (8001960 <HAL_ADC_Init+0x348>)
 800184e:	4013      	ands	r3, r2
 8001850:	0019      	movs	r1, r3
 8001852:	687b      	ldr	r3, [r7, #4]
 8001854:	685a      	ldr	r2, [r3, #4]
 8001856:	23f0      	movs	r3, #240	@ 0xf0
 8001858:	039b      	lsls	r3, r3, #14
 800185a:	401a      	ands	r2, r3
 800185c:	4b3f      	ldr	r3, [pc, #252]	@ (800195c <HAL_ADC_Init+0x344>)
 800185e:	430a      	orrs	r2, r1
 8001860:	601a      	str	r2, [r3, #0]
                   hadc->Init.ClockPrescaler & ADC_CCR_PRESC);
      }
    }

    /* Channel sampling time configuration */
    LL_ADC_SetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1, hadc->Init.SamplingTimeCommon1);
 8001862:	687b      	ldr	r3, [r7, #4]
 8001864:	6818      	ldr	r0, [r3, #0]
 8001866:	687b      	ldr	r3, [r7, #4]
 8001868:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800186a:	001a      	movs	r2, r3
 800186c:	2100      	movs	r1, #0
 800186e:	f7ff fd90 	bl	8001392 <LL_ADC_SetSamplingTimeCommonChannels>
    LL_ADC_SetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_2, hadc->Init.SamplingTimeCommon2);
 8001872:	687b      	ldr	r3, [r7, #4]
 8001874:	6818      	ldr	r0, [r3, #0]
 8001876:	687b      	ldr	r3, [r7, #4]
 8001878:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800187a:	493a      	ldr	r1, [pc, #232]	@ (8001964 <HAL_ADC_Init+0x34c>)
 800187c:	001a      	movs	r2, r3
 800187e:	f7ff fd88 	bl	8001392 <LL_ADC_SetSamplingTimeCommonChannels>
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */
    /*   Channels must be configured into each rank using function            */
    /*   "HAL_ADC_ConfigChannel()".                                           */
    if (hadc->Init.ScanConvMode == ADC_SCAN_DISABLE)
 8001882:	687b      	ldr	r3, [r7, #4]
 8001884:	691b      	ldr	r3, [r3, #16]
 8001886:	2b00      	cmp	r3, #0
 8001888:	d109      	bne.n	800189e <HAL_ADC_Init+0x286>
    {
      /* Set sequencer scan length by clearing ranks above rank 1             */
      /* and do not modify rank 1 value.                                      */
      SET_BIT(hadc->Instance->CHSELR,
 800188a:	687b      	ldr	r3, [r7, #4]
 800188c:	681b      	ldr	r3, [r3, #0]
 800188e:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8001890:	687b      	ldr	r3, [r7, #4]
 8001892:	681b      	ldr	r3, [r3, #0]
 8001894:	2110      	movs	r1, #16
 8001896:	4249      	negs	r1, r1
 8001898:	430a      	orrs	r2, r1
 800189a:	629a      	str	r2, [r3, #40]	@ 0x28
 800189c:	e018      	b.n	80018d0 <HAL_ADC_Init+0x2b8>
              ADC_CHSELR_SQ2_TO_SQ8);
    }
    else if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 800189e:	687b      	ldr	r3, [r7, #4]
 80018a0:	691a      	ldr	r2, [r3, #16]
 80018a2:	2380      	movs	r3, #128	@ 0x80
 80018a4:	039b      	lsls	r3, r3, #14
 80018a6:	429a      	cmp	r2, r3
 80018a8:	d112      	bne.n	80018d0 <HAL_ADC_Init+0x2b8>
      /*          therefore after the first call of "HAL_ADC_Init()",       */
      /*          each rank corresponding to parameter "NbrOfConversion"    */
      /*          must be set using "HAL_ADC_ConfigChannel()".              */
      /*  - Set sequencer scan length by clearing ranks above maximum rank  */
      /*    and do not modify other ranks value.                            */
      MODIFY_REG(hadc->Instance->CHSELR,
 80018aa:	687b      	ldr	r3, [r7, #4]
 80018ac:	681b      	ldr	r3, [r3, #0]
 80018ae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80018b0:	687b      	ldr	r3, [r7, #4]
 80018b2:	69db      	ldr	r3, [r3, #28]
 80018b4:	3b01      	subs	r3, #1
 80018b6:	009b      	lsls	r3, r3, #2
 80018b8:	221c      	movs	r2, #28
 80018ba:	4013      	ands	r3, r2
 80018bc:	2210      	movs	r2, #16
 80018be:	4252      	negs	r2, r2
 80018c0:	409a      	lsls	r2, r3
 80018c2:	0011      	movs	r1, r2
 80018c4:	687b      	ldr	r3, [r7, #4]
 80018c6:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 80018c8:	687b      	ldr	r3, [r7, #4]
 80018ca:	681b      	ldr	r3, [r3, #0]
 80018cc:	430a      	orrs	r2, r1
 80018ce:	629a      	str	r2, [r3, #40]	@ 0x28
      /* Nothing to do */
    }

    /* Check back that ADC registers have effectively been configured to      */
    /* ensure of no potential problem of ADC core peripheral clocking.        */
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 80018d0:	687b      	ldr	r3, [r7, #4]
 80018d2:	681b      	ldr	r3, [r3, #0]
 80018d4:	2100      	movs	r1, #0
 80018d6:	0018      	movs	r0, r3
 80018d8:	f7ff fd78 	bl	80013cc <LL_ADC_GetSamplingTimeCommonChannels>
 80018dc:	0002      	movs	r2, r0
        == hadc->Init.SamplingTimeCommon1)
 80018de:	687b      	ldr	r3, [r7, #4]
 80018e0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 80018e2:	429a      	cmp	r2, r3
 80018e4:	d10b      	bne.n	80018fe <HAL_ADC_Init+0x2e6>
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 80018e6:	687b      	ldr	r3, [r7, #4]
 80018e8:	2200      	movs	r2, #0
 80018ea:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 80018ec:	687b      	ldr	r3, [r7, #4]
 80018ee:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80018f0:	2203      	movs	r2, #3
 80018f2:	4393      	bics	r3, r2
 80018f4:	2201      	movs	r2, #1
 80018f6:	431a      	orrs	r2, r3
 80018f8:	687b      	ldr	r3, [r7, #4]
 80018fa:	659a      	str	r2, [r3, #88]	@ 0x58
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 80018fc:	e01c      	b.n	8001938 <HAL_ADC_Init+0x320>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 80018fe:	687b      	ldr	r3, [r7, #4]
 8001900:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001902:	2212      	movs	r2, #18
 8001904:	4393      	bics	r3, r2
 8001906:	2210      	movs	r2, #16
 8001908:	431a      	orrs	r2, r3
 800190a:	687b      	ldr	r3, [r7, #4]
 800190c:	659a      	str	r2, [r3, #88]	@ 0x58
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800190e:	687b      	ldr	r3, [r7, #4]
 8001910:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001912:	2201      	movs	r2, #1
 8001914:	431a      	orrs	r2, r3
 8001916:	687b      	ldr	r3, [r7, #4]
 8001918:	65da      	str	r2, [r3, #92]	@ 0x5c

      tmp_hal_status = HAL_ERROR;
 800191a:	231f      	movs	r3, #31
 800191c:	18fb      	adds	r3, r7, r3
 800191e:	2201      	movs	r2, #1
 8001920:	701a      	strb	r2, [r3, #0]
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 8001922:	e009      	b.n	8001938 <HAL_ADC_Init+0x320>

  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001924:	687b      	ldr	r3, [r7, #4]
 8001926:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001928:	2210      	movs	r2, #16
 800192a:	431a      	orrs	r2, r3
 800192c:	687b      	ldr	r3, [r7, #4]
 800192e:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 8001930:	231f      	movs	r3, #31
 8001932:	18fb      	adds	r3, r7, r3
 8001934:	2201      	movs	r2, #1
 8001936:	701a      	strb	r2, [r3, #0]
  }

  return tmp_hal_status;
 8001938:	231f      	movs	r3, #31
 800193a:	18fb      	adds	r3, r7, r3
 800193c:	781b      	ldrb	r3, [r3, #0]
}
 800193e:	0018      	movs	r0, r3
 8001940:	46bd      	mov	sp, r7
 8001942:	b008      	add	sp, #32
 8001944:	bd80      	pop	{r7, pc}
 8001946:	46c0      	nop			@ (mov r8, r8)
 8001948:	20000000 	.word	0x20000000
 800194c:	00030d40 	.word	0x00030d40
 8001950:	fffffefd 	.word	0xfffffefd
 8001954:	ffde0201 	.word	0xffde0201
 8001958:	1ffffc02 	.word	0x1ffffc02
 800195c:	40012708 	.word	0x40012708
 8001960:	ffc3ffff 	.word	0xffc3ffff
 8001964:	07ffff04 	.word	0x07ffff04

08001968 <HAL_ADC_Start>:
  * @note   Interruptions enabled in this function: None.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 8001968:	b5b0      	push	{r4, r5, r7, lr}
 800196a:	b084      	sub	sp, #16
 800196c:	af00      	add	r7, sp, #0
 800196e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8001970:	687b      	ldr	r3, [r7, #4]
 8001972:	681b      	ldr	r3, [r3, #0]
 8001974:	0018      	movs	r0, r3
 8001976:	f7ff fe3d 	bl	80015f4 <LL_ADC_REG_IsConversionOngoing>
 800197a:	1e03      	subs	r3, r0, #0
 800197c:	d135      	bne.n	80019ea <HAL_ADC_Start+0x82>
  {
    __HAL_LOCK(hadc);
 800197e:	687b      	ldr	r3, [r7, #4]
 8001980:	2254      	movs	r2, #84	@ 0x54
 8001982:	5c9b      	ldrb	r3, [r3, r2]
 8001984:	2b01      	cmp	r3, #1
 8001986:	d101      	bne.n	800198c <HAL_ADC_Start+0x24>
 8001988:	2302      	movs	r3, #2
 800198a:	e035      	b.n	80019f8 <HAL_ADC_Start+0x90>
 800198c:	687b      	ldr	r3, [r7, #4]
 800198e:	2254      	movs	r2, #84	@ 0x54
 8001990:	2101      	movs	r1, #1
 8001992:	5499      	strb	r1, [r3, r2]

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8001994:	250f      	movs	r5, #15
 8001996:	197c      	adds	r4, r7, r5
 8001998:	687b      	ldr	r3, [r7, #4]
 800199a:	0018      	movs	r0, r3
 800199c:	f000 fbce 	bl	800213c <ADC_Enable>
 80019a0:	0003      	movs	r3, r0
 80019a2:	7023      	strb	r3, [r4, #0]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 80019a4:	197b      	adds	r3, r7, r5
 80019a6:	781b      	ldrb	r3, [r3, #0]
 80019a8:	2b00      	cmp	r3, #0
 80019aa:	d119      	bne.n	80019e0 <HAL_ADC_Start+0x78>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 80019ac:	687b      	ldr	r3, [r7, #4]
 80019ae:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80019b0:	4a13      	ldr	r2, [pc, #76]	@ (8001a00 <HAL_ADC_Start+0x98>)
 80019b2:	4013      	ands	r3, r2
 80019b4:	2280      	movs	r2, #128	@ 0x80
 80019b6:	0052      	lsls	r2, r2, #1
 80019b8:	431a      	orrs	r2, r3
 80019ba:	687b      	ldr	r3, [r7, #4]
 80019bc:	659a      	str	r2, [r3, #88]	@ 0x58
                        HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR | HAL_ADC_STATE_REG_EOSMP,
                        HAL_ADC_STATE_REG_BUSY);

      /* Set ADC error code */
      /* Reset all ADC error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 80019be:	687b      	ldr	r3, [r7, #4]
 80019c0:	2200      	movs	r2, #0
 80019c2:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 80019c4:	687b      	ldr	r3, [r7, #4]
 80019c6:	681b      	ldr	r3, [r3, #0]
 80019c8:	221c      	movs	r2, #28
 80019ca:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 80019cc:	687b      	ldr	r3, [r7, #4]
 80019ce:	2254      	movs	r2, #84	@ 0x54
 80019d0:	2100      	movs	r1, #0
 80019d2:	5499      	strb	r1, [r3, r2]
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      /* Start ADC group regular conversion */
      LL_ADC_REG_StartConversion(hadc->Instance);
 80019d4:	687b      	ldr	r3, [r7, #4]
 80019d6:	681b      	ldr	r3, [r3, #0]
 80019d8:	0018      	movs	r0, r3
 80019da:	f7ff fdf9 	bl	80015d0 <LL_ADC_REG_StartConversion>
 80019de:	e008      	b.n	80019f2 <HAL_ADC_Start+0x8a>
    }
    else
    {
      __HAL_UNLOCK(hadc);
 80019e0:	687b      	ldr	r3, [r7, #4]
 80019e2:	2254      	movs	r2, #84	@ 0x54
 80019e4:	2100      	movs	r1, #0
 80019e6:	5499      	strb	r1, [r3, r2]
 80019e8:	e003      	b.n	80019f2 <HAL_ADC_Start+0x8a>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 80019ea:	230f      	movs	r3, #15
 80019ec:	18fb      	adds	r3, r7, r3
 80019ee:	2202      	movs	r2, #2
 80019f0:	701a      	strb	r2, [r3, #0]
  }

  return tmp_hal_status;
 80019f2:	230f      	movs	r3, #15
 80019f4:	18fb      	adds	r3, r7, r3
 80019f6:	781b      	ldrb	r3, [r3, #0]
}
 80019f8:	0018      	movs	r0, r3
 80019fa:	46bd      	mov	sp, r7
 80019fc:	b004      	add	sp, #16
 80019fe:	bdb0      	pop	{r4, r5, r7, pc}
 8001a00:	fffff0fe 	.word	0xfffff0fe

08001a04 <HAL_ADC_PollForConversion>:
  * @param hadc ADC handle
  * @param Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 8001a04:	b580      	push	{r7, lr}
 8001a06:	b084      	sub	sp, #16
 8001a08:	af00      	add	r7, sp, #0
 8001a0a:	6078      	str	r0, [r7, #4]
 8001a0c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 8001a0e:	687b      	ldr	r3, [r7, #4]
 8001a10:	695b      	ldr	r3, [r3, #20]
 8001a12:	2b08      	cmp	r3, #8
 8001a14:	d102      	bne.n	8001a1c <HAL_ADC_PollForConversion+0x18>
  {
    tmp_flag_end = ADC_FLAG_EOS;
 8001a16:	2308      	movs	r3, #8
 8001a18:	60fb      	str	r3, [r7, #12]
 8001a1a:	e00f      	b.n	8001a3c <HAL_ADC_PollForConversion+0x38>
    /* each conversion:                                                       */
    /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
    /* several ranks and polling for end of each conversion.                  */
    /* For code simplicity sake, this particular case is generalized to       */
    /* ADC configured in DMA mode and and polling for end of each conversion. */
    if ((hadc->Instance->CFGR1 & ADC_CFGR1_DMAEN) != 0UL)
 8001a1c:	687b      	ldr	r3, [r7, #4]
 8001a1e:	681b      	ldr	r3, [r3, #0]
 8001a20:	68db      	ldr	r3, [r3, #12]
 8001a22:	2201      	movs	r2, #1
 8001a24:	4013      	ands	r3, r2
 8001a26:	d007      	beq.n	8001a38 <HAL_ADC_PollForConversion+0x34>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001a28:	687b      	ldr	r3, [r7, #4]
 8001a2a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001a2c:	2220      	movs	r2, #32
 8001a2e:	431a      	orrs	r2, r3
 8001a30:	687b      	ldr	r3, [r7, #4]
 8001a32:	659a      	str	r2, [r3, #88]	@ 0x58

      return HAL_ERROR;
 8001a34:	2301      	movs	r3, #1
 8001a36:	e072      	b.n	8001b1e <HAL_ADC_PollForConversion+0x11a>
    }
    else
    {
      tmp_flag_end = (ADC_FLAG_EOC);
 8001a38:	2304      	movs	r3, #4
 8001a3a:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Get tick count */
  tickstart = HAL_GetTick();
 8001a3c:	f7ff fc7e 	bl	800133c <HAL_GetTick>
 8001a40:	0003      	movs	r3, r0
 8001a42:	60bb      	str	r3, [r7, #8]

  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while ((hadc->Instance->ISR & tmp_flag_end) == 0UL)
 8001a44:	e01f      	b.n	8001a86 <HAL_ADC_PollForConversion+0x82>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 8001a46:	683b      	ldr	r3, [r7, #0]
 8001a48:	3301      	adds	r3, #1
 8001a4a:	d01c      	beq.n	8001a86 <HAL_ADC_PollForConversion+0x82>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
 8001a4c:	f7ff fc76 	bl	800133c <HAL_GetTick>
 8001a50:	0002      	movs	r2, r0
 8001a52:	68bb      	ldr	r3, [r7, #8]
 8001a54:	1ad3      	subs	r3, r2, r3
 8001a56:	683a      	ldr	r2, [r7, #0]
 8001a58:	429a      	cmp	r2, r3
 8001a5a:	d302      	bcc.n	8001a62 <HAL_ADC_PollForConversion+0x5e>
 8001a5c:	683b      	ldr	r3, [r7, #0]
 8001a5e:	2b00      	cmp	r3, #0
 8001a60:	d111      	bne.n	8001a86 <HAL_ADC_PollForConversion+0x82>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->ISR & tmp_flag_end) == 0UL)
 8001a62:	687b      	ldr	r3, [r7, #4]
 8001a64:	681b      	ldr	r3, [r3, #0]
 8001a66:	681b      	ldr	r3, [r3, #0]
 8001a68:	68fa      	ldr	r2, [r7, #12]
 8001a6a:	4013      	ands	r3, r2
 8001a6c:	d10b      	bne.n	8001a86 <HAL_ADC_PollForConversion+0x82>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8001a6e:	687b      	ldr	r3, [r7, #4]
 8001a70:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001a72:	2204      	movs	r2, #4
 8001a74:	431a      	orrs	r2, r3
 8001a76:	687b      	ldr	r3, [r7, #4]
 8001a78:	659a      	str	r2, [r3, #88]	@ 0x58

          __HAL_UNLOCK(hadc);
 8001a7a:	687b      	ldr	r3, [r7, #4]
 8001a7c:	2254      	movs	r2, #84	@ 0x54
 8001a7e:	2100      	movs	r1, #0
 8001a80:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 8001a82:	2303      	movs	r3, #3
 8001a84:	e04b      	b.n	8001b1e <HAL_ADC_PollForConversion+0x11a>
  while ((hadc->Instance->ISR & tmp_flag_end) == 0UL)
 8001a86:	687b      	ldr	r3, [r7, #4]
 8001a88:	681b      	ldr	r3, [r3, #0]
 8001a8a:	681b      	ldr	r3, [r3, #0]
 8001a8c:	68fa      	ldr	r2, [r7, #12]
 8001a8e:	4013      	ands	r3, r2
 8001a90:	d0d9      	beq.n	8001a46 <HAL_ADC_PollForConversion+0x42>
      }
    }
  }

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8001a92:	687b      	ldr	r3, [r7, #4]
 8001a94:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001a96:	2280      	movs	r2, #128	@ 0x80
 8001a98:	0092      	lsls	r2, r2, #2
 8001a9a:	431a      	orrs	r2, r3
 8001a9c:	687b      	ldr	r3, [r7, #4]
 8001a9e:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8001aa0:	687b      	ldr	r3, [r7, #4]
 8001aa2:	681b      	ldr	r3, [r3, #0]
 8001aa4:	0018      	movs	r0, r3
 8001aa6:	f7ff fca8 	bl	80013fa <LL_ADC_REG_IsTriggerSourceSWStart>
 8001aaa:	1e03      	subs	r3, r0, #0
 8001aac:	d02e      	beq.n	8001b0c <HAL_ADC_PollForConversion+0x108>
      && (hadc->Init.ContinuousConvMode == DISABLE)
 8001aae:	687b      	ldr	r3, [r7, #4]
 8001ab0:	7e9b      	ldrb	r3, [r3, #26]
 8001ab2:	2b00      	cmp	r3, #0
 8001ab4:	d12a      	bne.n	8001b0c <HAL_ADC_PollForConversion+0x108>
     )
  {
    /* Check whether end of sequence is reached */
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8001ab6:	687b      	ldr	r3, [r7, #4]
 8001ab8:	681b      	ldr	r3, [r3, #0]
 8001aba:	681b      	ldr	r3, [r3, #0]
 8001abc:	2208      	movs	r2, #8
 8001abe:	4013      	ands	r3, r2
 8001ac0:	2b08      	cmp	r3, #8
 8001ac2:	d123      	bne.n	8001b0c <HAL_ADC_PollForConversion+0x108>
    {
      /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit             */
      /* ADSTART==0 (no conversion on going)                                  */
      if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8001ac4:	687b      	ldr	r3, [r7, #4]
 8001ac6:	681b      	ldr	r3, [r3, #0]
 8001ac8:	0018      	movs	r0, r3
 8001aca:	f7ff fd93 	bl	80015f4 <LL_ADC_REG_IsConversionOngoing>
 8001ace:	1e03      	subs	r3, r0, #0
 8001ad0:	d110      	bne.n	8001af4 <HAL_ADC_PollForConversion+0xf0>
      {
        /* Disable ADC end of single conversion interrupt on group regular */
        /* Note: Overrun interrupt was enabled with EOC interrupt in          */
        /* HAL_Start_IT(), but is not disabled here because can be used       */
        /* by overrun IRQ process below.                                      */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8001ad2:	687b      	ldr	r3, [r7, #4]
 8001ad4:	681b      	ldr	r3, [r3, #0]
 8001ad6:	685a      	ldr	r2, [r3, #4]
 8001ad8:	687b      	ldr	r3, [r7, #4]
 8001ada:	681b      	ldr	r3, [r3, #0]
 8001adc:	210c      	movs	r1, #12
 8001ade:	438a      	bics	r2, r1
 8001ae0:	605a      	str	r2, [r3, #4]

        /* Set ADC state */
        ADC_STATE_CLR_SET(hadc->State,
 8001ae2:	687b      	ldr	r3, [r7, #4]
 8001ae4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001ae6:	4a10      	ldr	r2, [pc, #64]	@ (8001b28 <HAL_ADC_PollForConversion+0x124>)
 8001ae8:	4013      	ands	r3, r2
 8001aea:	2201      	movs	r2, #1
 8001aec:	431a      	orrs	r2, r3
 8001aee:	687b      	ldr	r3, [r7, #4]
 8001af0:	659a      	str	r2, [r3, #88]	@ 0x58
 8001af2:	e00b      	b.n	8001b0c <HAL_ADC_PollForConversion+0x108>
                          HAL_ADC_STATE_READY);
      }
      else
      {
        /* Change ADC state to error state */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001af4:	687b      	ldr	r3, [r7, #4]
 8001af6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001af8:	2220      	movs	r2, #32
 8001afa:	431a      	orrs	r2, r3
 8001afc:	687b      	ldr	r3, [r7, #4]
 8001afe:	659a      	str	r2, [r3, #88]	@ 0x58

        /* Set ADC error code to ADC peripheral internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001b00:	687b      	ldr	r3, [r7, #4]
 8001b02:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001b04:	2201      	movs	r2, #1
 8001b06:	431a      	orrs	r2, r3
 8001b08:	687b      	ldr	r3, [r7, #4]
 8001b0a:	65da      	str	r2, [r3, #92]	@ 0x5c
  }

  /* Clear end of conversion flag of regular group if low power feature       */
  /* "LowPowerAutoWait " is disabled, to not interfere with this feature      */
  /* until data register is read using function HAL_ADC_GetValue().           */
  if (hadc->Init.LowPowerAutoWait == DISABLE)
 8001b0c:	687b      	ldr	r3, [r7, #4]
 8001b0e:	7e1b      	ldrb	r3, [r3, #24]
 8001b10:	2b00      	cmp	r3, #0
 8001b12:	d103      	bne.n	8001b1c <HAL_ADC_PollForConversion+0x118>
  {
    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8001b14:	687b      	ldr	r3, [r7, #4]
 8001b16:	681b      	ldr	r3, [r3, #0]
 8001b18:	220c      	movs	r2, #12
 8001b1a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8001b1c:	2300      	movs	r3, #0
}
 8001b1e:	0018      	movs	r0, r3
 8001b20:	46bd      	mov	sp, r7
 8001b22:	b004      	add	sp, #16
 8001b24:	bd80      	pop	{r7, pc}
 8001b26:	46c0      	nop			@ (mov r8, r8)
 8001b28:	fffffefe 	.word	0xfffffefe

08001b2c <HAL_ADC_IRQHandler>:
  * @brief  Handle ADC interrupt request.
  * @param hadc ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef *hadc)
{
 8001b2c:	b580      	push	{r7, lr}
 8001b2e:	b086      	sub	sp, #24
 8001b30:	af00      	add	r7, sp, #0
 8001b32:	6078      	str	r0, [r7, #4]
  uint32_t overrun_error = 0UL; /* flag set if overrun occurrence has to be considered as an error */
 8001b34:	2300      	movs	r3, #0
 8001b36:	617b      	str	r3, [r7, #20]
  uint32_t tmp_isr = hadc->Instance->ISR;
 8001b38:	687b      	ldr	r3, [r7, #4]
 8001b3a:	681b      	ldr	r3, [r3, #0]
 8001b3c:	681b      	ldr	r3, [r3, #0]
 8001b3e:	613b      	str	r3, [r7, #16]
  uint32_t tmp_ier = hadc->Instance->IER;
 8001b40:	687b      	ldr	r3, [r7, #4]
 8001b42:	681b      	ldr	r3, [r3, #0]
 8001b44:	685b      	ldr	r3, [r3, #4]
 8001b46:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));

  /* ========== Check End of Sampling flag for ADC group regular ========== */
  if (((tmp_isr & ADC_FLAG_EOSMP) == ADC_FLAG_EOSMP) && ((tmp_ier & ADC_IT_EOSMP) == ADC_IT_EOSMP))
 8001b48:	693b      	ldr	r3, [r7, #16]
 8001b4a:	2202      	movs	r2, #2
 8001b4c:	4013      	ands	r3, r2
 8001b4e:	d017      	beq.n	8001b80 <HAL_ADC_IRQHandler+0x54>
 8001b50:	68fb      	ldr	r3, [r7, #12]
 8001b52:	2202      	movs	r2, #2
 8001b54:	4013      	ands	r3, r2
 8001b56:	d013      	beq.n	8001b80 <HAL_ADC_IRQHandler+0x54>
  {
    /* Update state machine on end of sampling status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8001b58:	687b      	ldr	r3, [r7, #4]
 8001b5a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001b5c:	2210      	movs	r2, #16
 8001b5e:	4013      	ands	r3, r2
 8001b60:	d106      	bne.n	8001b70 <HAL_ADC_IRQHandler+0x44>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOSMP);
 8001b62:	687b      	ldr	r3, [r7, #4]
 8001b64:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001b66:	2280      	movs	r2, #128	@ 0x80
 8001b68:	0112      	lsls	r2, r2, #4
 8001b6a:	431a      	orrs	r2, r3
 8001b6c:	687b      	ldr	r3, [r7, #4]
 8001b6e:	659a      	str	r2, [r3, #88]	@ 0x58

    /* End Of Sampling callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->EndOfSamplingCallback(hadc);
#else
    HAL_ADCEx_EndOfSamplingCallback(hadc);
 8001b70:	687b      	ldr	r3, [r7, #4]
 8001b72:	0018      	movs	r0, r3
 8001b74:	f000 fd6a 	bl	800264c <HAL_ADCEx_EndOfSamplingCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOSMP);
 8001b78:	687b      	ldr	r3, [r7, #4]
 8001b7a:	681b      	ldr	r3, [r3, #0]
 8001b7c:	2202      	movs	r2, #2
 8001b7e:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group regular end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8001b80:	693b      	ldr	r3, [r7, #16]
 8001b82:	2204      	movs	r2, #4
 8001b84:	4013      	ands	r3, r2
 8001b86:	d003      	beq.n	8001b90 <HAL_ADC_IRQHandler+0x64>
 8001b88:	68fb      	ldr	r3, [r7, #12]
 8001b8a:	2204      	movs	r2, #4
 8001b8c:	4013      	ands	r3, r2
 8001b8e:	d107      	bne.n	8001ba0 <HAL_ADC_IRQHandler+0x74>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 8001b90:	693b      	ldr	r3, [r7, #16]
 8001b92:	2208      	movs	r2, #8
 8001b94:	4013      	ands	r3, r2
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8001b96:	d04d      	beq.n	8001c34 <HAL_ADC_IRQHandler+0x108>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 8001b98:	68fb      	ldr	r3, [r7, #12]
 8001b9a:	2208      	movs	r2, #8
 8001b9c:	4013      	ands	r3, r2
 8001b9e:	d049      	beq.n	8001c34 <HAL_ADC_IRQHandler+0x108>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8001ba0:	687b      	ldr	r3, [r7, #4]
 8001ba2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001ba4:	2210      	movs	r2, #16
 8001ba6:	4013      	ands	r3, r2
 8001ba8:	d106      	bne.n	8001bb8 <HAL_ADC_IRQHandler+0x8c>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8001baa:	687b      	ldr	r3, [r7, #4]
 8001bac:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001bae:	2280      	movs	r2, #128	@ 0x80
 8001bb0:	0092      	lsls	r2, r2, #2
 8001bb2:	431a      	orrs	r2, r3
 8001bb4:	687b      	ldr	r3, [r7, #4]
 8001bb6:	659a      	str	r2, [r3, #88]	@ 0x58
    }

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8001bb8:	687b      	ldr	r3, [r7, #4]
 8001bba:	681b      	ldr	r3, [r3, #0]
 8001bbc:	0018      	movs	r0, r3
 8001bbe:	f7ff fc1c 	bl	80013fa <LL_ADC_REG_IsTriggerSourceSWStart>
 8001bc2:	1e03      	subs	r3, r0, #0
 8001bc4:	d02e      	beq.n	8001c24 <HAL_ADC_IRQHandler+0xf8>
        && (hadc->Init.ContinuousConvMode == DISABLE)
 8001bc6:	687b      	ldr	r3, [r7, #4]
 8001bc8:	7e9b      	ldrb	r3, [r3, #26]
 8001bca:	2b00      	cmp	r3, #0
 8001bcc:	d12a      	bne.n	8001c24 <HAL_ADC_IRQHandler+0xf8>
       )
    {
      /* If End of Sequence is reached, disable interrupts */
      if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8001bce:	687b      	ldr	r3, [r7, #4]
 8001bd0:	681b      	ldr	r3, [r3, #0]
 8001bd2:	681b      	ldr	r3, [r3, #0]
 8001bd4:	2208      	movs	r2, #8
 8001bd6:	4013      	ands	r3, r2
 8001bd8:	2b08      	cmp	r3, #8
 8001bda:	d123      	bne.n	8001c24 <HAL_ADC_IRQHandler+0xf8>
      {
        /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit           */
        /* ADSTART==0 (no conversion on going)                                */
        if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8001bdc:	687b      	ldr	r3, [r7, #4]
 8001bde:	681b      	ldr	r3, [r3, #0]
 8001be0:	0018      	movs	r0, r3
 8001be2:	f7ff fd07 	bl	80015f4 <LL_ADC_REG_IsConversionOngoing>
 8001be6:	1e03      	subs	r3, r0, #0
 8001be8:	d110      	bne.n	8001c0c <HAL_ADC_IRQHandler+0xe0>
        {
          /* Disable ADC end of single conversion interrupt on group regular */
          /* Note: Overrun interrupt was enabled with EOC interrupt in        */
          /* HAL_Start_IT(), but is not disabled here because can be used     */
          /* by overrun IRQ process below.                                    */
          __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8001bea:	687b      	ldr	r3, [r7, #4]
 8001bec:	681b      	ldr	r3, [r3, #0]
 8001bee:	685a      	ldr	r2, [r3, #4]
 8001bf0:	687b      	ldr	r3, [r7, #4]
 8001bf2:	681b      	ldr	r3, [r3, #0]
 8001bf4:	210c      	movs	r1, #12
 8001bf6:	438a      	bics	r2, r1
 8001bf8:	605a      	str	r2, [r3, #4]

          /* Set ADC state */
          ADC_STATE_CLR_SET(hadc->State,
 8001bfa:	687b      	ldr	r3, [r7, #4]
 8001bfc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001bfe:	4a56      	ldr	r2, [pc, #344]	@ (8001d58 <HAL_ADC_IRQHandler+0x22c>)
 8001c00:	4013      	ands	r3, r2
 8001c02:	2201      	movs	r2, #1
 8001c04:	431a      	orrs	r2, r3
 8001c06:	687b      	ldr	r3, [r7, #4]
 8001c08:	659a      	str	r2, [r3, #88]	@ 0x58
 8001c0a:	e00b      	b.n	8001c24 <HAL_ADC_IRQHandler+0xf8>
                            HAL_ADC_STATE_READY);
        }
        else
        {
          /* Change ADC state to error state */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001c0c:	687b      	ldr	r3, [r7, #4]
 8001c0e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001c10:	2220      	movs	r2, #32
 8001c12:	431a      	orrs	r2, r3
 8001c14:	687b      	ldr	r3, [r7, #4]
 8001c16:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001c18:	687b      	ldr	r3, [r7, #4]
 8001c1a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001c1c:	2201      	movs	r2, #1
 8001c1e:	431a      	orrs	r2, r3
 8001c20:	687b      	ldr	r3, [r7, #4]
 8001c22:	65da      	str	r2, [r3, #92]	@ 0x5c
    /*       possibility to use:                                              */
    /*        " if ( __HAL_ADC_GET_FLAG(&hadc, ADC_FLAG_EOS)) "               */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8001c24:	687b      	ldr	r3, [r7, #4]
 8001c26:	0018      	movs	r0, r3
 8001c28:	f000 f898 	bl	8001d5c <HAL_ADC_ConvCpltCallback>
    /* Clear regular group conversion flag */
    /* Note: in case of overrun set to ADC_OVR_DATA_PRESERVED, end of         */
    /*       conversion flags clear induces the release of the preserved data.*/
    /*       Therefore, if the preserved data value is needed, it must be     */
    /*       read preliminarily into HAL_ADC_ConvCpltCallback().              */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8001c2c:	687b      	ldr	r3, [r7, #4]
 8001c2e:	681b      	ldr	r3, [r3, #0]
 8001c30:	220c      	movs	r2, #12
 8001c32:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Analog watchdog 1 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD1) == ADC_FLAG_AWD1) && ((tmp_ier & ADC_IT_AWD1) == ADC_IT_AWD1))
 8001c34:	693b      	ldr	r3, [r7, #16]
 8001c36:	2280      	movs	r2, #128	@ 0x80
 8001c38:	4013      	ands	r3, r2
 8001c3a:	d012      	beq.n	8001c62 <HAL_ADC_IRQHandler+0x136>
 8001c3c:	68fb      	ldr	r3, [r7, #12]
 8001c3e:	2280      	movs	r2, #128	@ 0x80
 8001c40:	4013      	ands	r3, r2
 8001c42:	d00e      	beq.n	8001c62 <HAL_ADC_IRQHandler+0x136>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8001c44:	687b      	ldr	r3, [r7, #4]
 8001c46:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001c48:	2280      	movs	r2, #128	@ 0x80
 8001c4a:	0252      	lsls	r2, r2, #9
 8001c4c:	431a      	orrs	r2, r3
 8001c4e:	687b      	ldr	r3, [r7, #4]
 8001c50:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Level out of window 1 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindowCallback(hadc);
#else
    HAL_ADC_LevelOutOfWindowCallback(hadc);
 8001c52:	687b      	ldr	r3, [r7, #4]
 8001c54:	0018      	movs	r0, r3
 8001c56:	f000 f889 	bl	8001d6c <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD1);
 8001c5a:	687b      	ldr	r3, [r7, #4]
 8001c5c:	681b      	ldr	r3, [r3, #0]
 8001c5e:	2280      	movs	r2, #128	@ 0x80
 8001c60:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 2 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD2) == ADC_FLAG_AWD2) && ((tmp_ier & ADC_IT_AWD2) == ADC_IT_AWD2))
 8001c62:	693a      	ldr	r2, [r7, #16]
 8001c64:	2380      	movs	r3, #128	@ 0x80
 8001c66:	005b      	lsls	r3, r3, #1
 8001c68:	4013      	ands	r3, r2
 8001c6a:	d014      	beq.n	8001c96 <HAL_ADC_IRQHandler+0x16a>
 8001c6c:	68fa      	ldr	r2, [r7, #12]
 8001c6e:	2380      	movs	r3, #128	@ 0x80
 8001c70:	005b      	lsls	r3, r3, #1
 8001c72:	4013      	ands	r3, r2
 8001c74:	d00f      	beq.n	8001c96 <HAL_ADC_IRQHandler+0x16a>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD2);
 8001c76:	687b      	ldr	r3, [r7, #4]
 8001c78:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001c7a:	2280      	movs	r2, #128	@ 0x80
 8001c7c:	0292      	lsls	r2, r2, #10
 8001c7e:	431a      	orrs	r2, r3
 8001c80:	687b      	ldr	r3, [r7, #4]
 8001c82:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Level out of window 2 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow2Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow2Callback(hadc);
 8001c84:	687b      	ldr	r3, [r7, #4]
 8001c86:	0018      	movs	r0, r3
 8001c88:	f000 fcd0 	bl	800262c <HAL_ADCEx_LevelOutOfWindow2Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD2);
 8001c8c:	687b      	ldr	r3, [r7, #4]
 8001c8e:	681b      	ldr	r3, [r3, #0]
 8001c90:	2280      	movs	r2, #128	@ 0x80
 8001c92:	0052      	lsls	r2, r2, #1
 8001c94:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 3 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD3) == ADC_FLAG_AWD3) && ((tmp_ier & ADC_IT_AWD3) == ADC_IT_AWD3))
 8001c96:	693a      	ldr	r2, [r7, #16]
 8001c98:	2380      	movs	r3, #128	@ 0x80
 8001c9a:	009b      	lsls	r3, r3, #2
 8001c9c:	4013      	ands	r3, r2
 8001c9e:	d014      	beq.n	8001cca <HAL_ADC_IRQHandler+0x19e>
 8001ca0:	68fa      	ldr	r2, [r7, #12]
 8001ca2:	2380      	movs	r3, #128	@ 0x80
 8001ca4:	009b      	lsls	r3, r3, #2
 8001ca6:	4013      	ands	r3, r2
 8001ca8:	d00f      	beq.n	8001cca <HAL_ADC_IRQHandler+0x19e>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD3);
 8001caa:	687b      	ldr	r3, [r7, #4]
 8001cac:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001cae:	2280      	movs	r2, #128	@ 0x80
 8001cb0:	02d2      	lsls	r2, r2, #11
 8001cb2:	431a      	orrs	r2, r3
 8001cb4:	687b      	ldr	r3, [r7, #4]
 8001cb6:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Level out of window 3 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow3Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow3Callback(hadc);
 8001cb8:	687b      	ldr	r3, [r7, #4]
 8001cba:	0018      	movs	r0, r3
 8001cbc:	f000 fcbe 	bl	800263c <HAL_ADCEx_LevelOutOfWindow3Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD3);
 8001cc0:	687b      	ldr	r3, [r7, #4]
 8001cc2:	681b      	ldr	r3, [r3, #0]
 8001cc4:	2280      	movs	r2, #128	@ 0x80
 8001cc6:	0092      	lsls	r2, r2, #2
 8001cc8:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Overrun flag ========== */
  if (((tmp_isr & ADC_FLAG_OVR) == ADC_FLAG_OVR) && ((tmp_ier & ADC_IT_OVR) == ADC_IT_OVR))
 8001cca:	693b      	ldr	r3, [r7, #16]
 8001ccc:	2210      	movs	r2, #16
 8001cce:	4013      	ands	r3, r2
 8001cd0:	d02b      	beq.n	8001d2a <HAL_ADC_IRQHandler+0x1fe>
 8001cd2:	68fb      	ldr	r3, [r7, #12]
 8001cd4:	2210      	movs	r2, #16
 8001cd6:	4013      	ands	r3, r2
 8001cd8:	d027      	beq.n	8001d2a <HAL_ADC_IRQHandler+0x1fe>
    /* overrun event is not considered as an error.                           */
    /* (cf ref manual "Managing conversions without using the DMA and without */
    /* overrun ")                                                             */
    /* Exception for usage with DMA overrun event always considered as an     */
    /* error.                                                                 */
    if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 8001cda:	687b      	ldr	r3, [r7, #4]
 8001cdc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001cde:	2b00      	cmp	r3, #0
 8001ce0:	d102      	bne.n	8001ce8 <HAL_ADC_IRQHandler+0x1bc>
    {
      overrun_error = 1UL;
 8001ce2:	2301      	movs	r3, #1
 8001ce4:	617b      	str	r3, [r7, #20]
 8001ce6:	e008      	b.n	8001cfa <HAL_ADC_IRQHandler+0x1ce>
    }
    else
    {
      /* Check DMA configuration */
      if (LL_ADC_REG_GetDMATransfer(hadc->Instance) != LL_ADC_REG_DMA_TRANSFER_NONE)
 8001ce8:	687b      	ldr	r3, [r7, #4]
 8001cea:	681b      	ldr	r3, [r3, #0]
 8001cec:	0018      	movs	r0, r3
 8001cee:	f7ff fbd8 	bl	80014a2 <LL_ADC_REG_GetDMATransfer>
 8001cf2:	1e03      	subs	r3, r0, #0
 8001cf4:	d001      	beq.n	8001cfa <HAL_ADC_IRQHandler+0x1ce>
      {
        overrun_error = 1UL;
 8001cf6:	2301      	movs	r3, #1
 8001cf8:	617b      	str	r3, [r7, #20]
      }
    }

    if (overrun_error == 1UL)
 8001cfa:	697b      	ldr	r3, [r7, #20]
 8001cfc:	2b01      	cmp	r3, #1
 8001cfe:	d110      	bne.n	8001d22 <HAL_ADC_IRQHandler+0x1f6>
    {
      /* Change ADC state to error state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_OVR);
 8001d00:	687b      	ldr	r3, [r7, #4]
 8001d02:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001d04:	2280      	movs	r2, #128	@ 0x80
 8001d06:	00d2      	lsls	r2, r2, #3
 8001d08:	431a      	orrs	r2, r3
 8001d0a:	687b      	ldr	r3, [r7, #4]
 8001d0c:	659a      	str	r2, [r3, #88]	@ 0x58

      /* Set ADC error code to overrun */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8001d0e:	687b      	ldr	r3, [r7, #4]
 8001d10:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001d12:	2202      	movs	r2, #2
 8001d14:	431a      	orrs	r2, r3
 8001d16:	687b      	ldr	r3, [r7, #4]
 8001d18:	65da      	str	r2, [r3, #92]	@ 0x5c
      /*       Therefore, old ADC conversion data can be retrieved in         */
      /*       function "HAL_ADC_ErrorCallback()".                            */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 8001d1a:	687b      	ldr	r3, [r7, #4]
 8001d1c:	0018      	movs	r0, r3
 8001d1e:	f000 f82d 	bl	8001d7c <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    }

    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8001d22:	687b      	ldr	r3, [r7, #4]
 8001d24:	681b      	ldr	r3, [r3, #0]
 8001d26:	2210      	movs	r2, #16
 8001d28:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check channel configuration ready flag ========== */
  if (((tmp_isr & ADC_FLAG_CCRDY) == ADC_FLAG_CCRDY) && ((tmp_ier & ADC_IT_CCRDY) == ADC_IT_CCRDY))
 8001d2a:	693a      	ldr	r2, [r7, #16]
 8001d2c:	2380      	movs	r3, #128	@ 0x80
 8001d2e:	019b      	lsls	r3, r3, #6
 8001d30:	4013      	ands	r3, r2
 8001d32:	d00d      	beq.n	8001d50 <HAL_ADC_IRQHandler+0x224>
 8001d34:	68fa      	ldr	r2, [r7, #12]
 8001d36:	2380      	movs	r3, #128	@ 0x80
 8001d38:	019b      	lsls	r3, r3, #6
 8001d3a:	4013      	ands	r3, r2
 8001d3c:	d008      	beq.n	8001d50 <HAL_ADC_IRQHandler+0x224>
  {
    /* Channel configuration ready callback */
    HAL_ADCEx_ChannelConfigReadyCallback(hadc);
 8001d3e:	687b      	ldr	r3, [r7, #4]
 8001d40:	0018      	movs	r0, r3
 8001d42:	f000 fc8b 	bl	800265c <HAL_ADCEx_ChannelConfigReadyCallback>

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_CCRDY);
 8001d46:	687b      	ldr	r3, [r7, #4]
 8001d48:	681b      	ldr	r3, [r3, #0]
 8001d4a:	2280      	movs	r2, #128	@ 0x80
 8001d4c:	0192      	lsls	r2, r2, #6
 8001d4e:	601a      	str	r2, [r3, #0]
  }
}
 8001d50:	46c0      	nop			@ (mov r8, r8)
 8001d52:	46bd      	mov	sp, r7
 8001d54:	b006      	add	sp, #24
 8001d56:	bd80      	pop	{r7, pc}
 8001d58:	fffffefe 	.word	0xfffffefe

08001d5c <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8001d5c:	b580      	push	{r7, lr}
 8001d5e:	b082      	sub	sp, #8
 8001d60:	af00      	add	r7, sp, #0
 8001d62:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 8001d64:	46c0      	nop			@ (mov r8, r8)
 8001d66:	46bd      	mov	sp, r7
 8001d68:	b002      	add	sp, #8
 8001d6a:	bd80      	pop	{r7, pc}

08001d6c <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog 1 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef *hadc)
{
 8001d6c:	b580      	push	{r7, lr}
 8001d6e:	b082      	sub	sp, #8
 8001d70:	af00      	add	r7, sp, #0
 8001d72:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOutOfWindowCallback must be implemented in the user file.
  */
}
 8001d74:	46c0      	nop			@ (mov r8, r8)
 8001d76:	46bd      	mov	sp, r7
 8001d78:	b002      	add	sp, #8
 8001d7a:	bd80      	pop	{r7, pc}

08001d7c <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8001d7c:	b580      	push	{r7, lr}
 8001d7e:	b082      	sub	sp, #8
 8001d80:	af00      	add	r7, sp, #0
 8001d82:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8001d84:	46c0      	nop			@ (mov r8, r8)
 8001d86:	46bd      	mov	sp, r7
 8001d88:	b002      	add	sp, #8
 8001d8a:	bd80      	pop	{r7, pc}

08001d8c <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 8001d8c:	b580      	push	{r7, lr}
 8001d8e:	b086      	sub	sp, #24
 8001d90:	af00      	add	r7, sp, #0
 8001d92:	6078      	str	r0, [r7, #4]
 8001d94:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001d96:	2317      	movs	r3, #23
 8001d98:	18fb      	adds	r3, r7, r3
 8001d9a:	2200      	movs	r2, #0
 8001d9c:	701a      	strb	r2, [r3, #0]
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8001d9e:	2300      	movs	r3, #0
 8001da0:	60fb      	str	r3, [r7, #12]
    assert_param(IS_ADC_REGULAR_NB_CONV(hadc->Init.NbrOfConversion));

    assert_param(IS_ADC_REGULAR_RANK(pConfig->Rank));
  }

  __HAL_LOCK(hadc);
 8001da2:	687b      	ldr	r3, [r7, #4]
 8001da4:	2254      	movs	r2, #84	@ 0x54
 8001da6:	5c9b      	ldrb	r3, [r3, r2]
 8001da8:	2b01      	cmp	r3, #1
 8001daa:	d101      	bne.n	8001db0 <HAL_ADC_ConfigChannel+0x24>
 8001dac:	2302      	movs	r3, #2
 8001dae:	e1c0      	b.n	8002132 <HAL_ADC_ConfigChannel+0x3a6>
 8001db0:	687b      	ldr	r3, [r7, #4]
 8001db2:	2254      	movs	r2, #84	@ 0x54
 8001db4:	2101      	movs	r1, #1
 8001db6:	5499      	strb	r1, [r3, r2]
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel sampling time                                                 */
  /*  - Management of internal measurement channels: VrefInt/TempSensor/Vbat  */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8001db8:	687b      	ldr	r3, [r7, #4]
 8001dba:	681b      	ldr	r3, [r3, #0]
 8001dbc:	0018      	movs	r0, r3
 8001dbe:	f7ff fc19 	bl	80015f4 <LL_ADC_REG_IsConversionOngoing>
 8001dc2:	1e03      	subs	r3, r0, #0
 8001dc4:	d000      	beq.n	8001dc8 <HAL_ADC_ConfigChannel+0x3c>
 8001dc6:	e1a3      	b.n	8002110 <HAL_ADC_ConfigChannel+0x384>
    /* If sequencer set to not fully configurable with channel rank set to    */
    /* none, remove the channel from the sequencer.                           */
    /* Otherwise (sequencer set to fully configurable or to to not fully      */
    /* configurable with channel rank to be set), configure the selected      */
    /* channel.                                                               */
    if (pConfig->Rank != ADC_RANK_NONE)
 8001dc8:	683b      	ldr	r3, [r7, #0]
 8001dca:	685b      	ldr	r3, [r3, #4]
 8001dcc:	2b02      	cmp	r3, #2
 8001dce:	d100      	bne.n	8001dd2 <HAL_ADC_ConfigChannel+0x46>
 8001dd0:	e143      	b.n	800205a <HAL_ADC_ConfigChannel+0x2ce>
      /* Note: ADC channel configuration requires few ADC clock cycles        */
      /*       to be ready. Processing of ADC settings in this function       */
      /*       induce that a specific wait time is not necessary.             */
      /*       For more details on ADC channel configuration ready,           */
      /*       refer to function "LL_ADC_IsActiveFlag_CCRDY()".               */
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8001dd2:	687b      	ldr	r3, [r7, #4]
 8001dd4:	691a      	ldr	r2, [r3, #16]
 8001dd6:	2380      	movs	r3, #128	@ 0x80
 8001dd8:	061b      	lsls	r3, r3, #24
 8001dda:	429a      	cmp	r2, r3
 8001ddc:	d004      	beq.n	8001de8 <HAL_ADC_ConfigChannel+0x5c>
          (hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED_BACKWARD))
 8001dde:	687b      	ldr	r3, [r7, #4]
 8001de0:	691b      	ldr	r3, [r3, #16]
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8001de2:	4ac1      	ldr	r2, [pc, #772]	@ (80020e8 <HAL_ADC_ConfigChannel+0x35c>)
 8001de4:	4293      	cmp	r3, r2
 8001de6:	d108      	bne.n	8001dfa <HAL_ADC_ConfigChannel+0x6e>
      {
        /* Sequencer set to not fully configurable:                           */
        /* Set the channel by enabling the corresponding bitfield.            */
        LL_ADC_REG_SetSequencerChAdd(hadc->Instance, pConfig->Channel);
 8001de8:	687b      	ldr	r3, [r7, #4]
 8001dea:	681a      	ldr	r2, [r3, #0]
 8001dec:	683b      	ldr	r3, [r7, #0]
 8001dee:	681b      	ldr	r3, [r3, #0]
 8001df0:	0019      	movs	r1, r3
 8001df2:	0010      	movs	r0, r2
 8001df4:	f7ff fb32 	bl	800145c <LL_ADC_REG_SetSequencerChAdd>
 8001df8:	e0c9      	b.n	8001f8e <HAL_ADC_ConfigChannel+0x202>
      {
        /* Sequencer set to fully configurable:                               */
        /* Set the channel by entering it into the selected rank.             */

        /* Memorize the channel set into variable in HAL ADC handle */
        MODIFY_REG(hadc->ADCGroupRegularSequencerRanks,
 8001dfa:	687b      	ldr	r3, [r7, #4]
 8001dfc:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8001dfe:	683b      	ldr	r3, [r7, #0]
 8001e00:	685b      	ldr	r3, [r3, #4]
 8001e02:	211f      	movs	r1, #31
 8001e04:	400b      	ands	r3, r1
 8001e06:	210f      	movs	r1, #15
 8001e08:	4099      	lsls	r1, r3
 8001e0a:	000b      	movs	r3, r1
 8001e0c:	43db      	mvns	r3, r3
 8001e0e:	4013      	ands	r3, r2
 8001e10:	0019      	movs	r1, r3
 8001e12:	683b      	ldr	r3, [r7, #0]
 8001e14:	681b      	ldr	r3, [r3, #0]
 8001e16:	035b      	lsls	r3, r3, #13
 8001e18:	0b5b      	lsrs	r3, r3, #13
 8001e1a:	d105      	bne.n	8001e28 <HAL_ADC_ConfigChannel+0x9c>
 8001e1c:	683b      	ldr	r3, [r7, #0]
 8001e1e:	681b      	ldr	r3, [r3, #0]
 8001e20:	0e9b      	lsrs	r3, r3, #26
 8001e22:	221f      	movs	r2, #31
 8001e24:	4013      	ands	r3, r2
 8001e26:	e098      	b.n	8001f5a <HAL_ADC_ConfigChannel+0x1ce>
 8001e28:	683b      	ldr	r3, [r7, #0]
 8001e2a:	681b      	ldr	r3, [r3, #0]
 8001e2c:	2201      	movs	r2, #1
 8001e2e:	4013      	ands	r3, r2
 8001e30:	d000      	beq.n	8001e34 <HAL_ADC_ConfigChannel+0xa8>
 8001e32:	e091      	b.n	8001f58 <HAL_ADC_ConfigChannel+0x1cc>
 8001e34:	683b      	ldr	r3, [r7, #0]
 8001e36:	681b      	ldr	r3, [r3, #0]
 8001e38:	2202      	movs	r2, #2
 8001e3a:	4013      	ands	r3, r2
 8001e3c:	d000      	beq.n	8001e40 <HAL_ADC_ConfigChannel+0xb4>
 8001e3e:	e089      	b.n	8001f54 <HAL_ADC_ConfigChannel+0x1c8>
 8001e40:	683b      	ldr	r3, [r7, #0]
 8001e42:	681b      	ldr	r3, [r3, #0]
 8001e44:	2204      	movs	r2, #4
 8001e46:	4013      	ands	r3, r2
 8001e48:	d000      	beq.n	8001e4c <HAL_ADC_ConfigChannel+0xc0>
 8001e4a:	e081      	b.n	8001f50 <HAL_ADC_ConfigChannel+0x1c4>
 8001e4c:	683b      	ldr	r3, [r7, #0]
 8001e4e:	681b      	ldr	r3, [r3, #0]
 8001e50:	2208      	movs	r2, #8
 8001e52:	4013      	ands	r3, r2
 8001e54:	d000      	beq.n	8001e58 <HAL_ADC_ConfigChannel+0xcc>
 8001e56:	e079      	b.n	8001f4c <HAL_ADC_ConfigChannel+0x1c0>
 8001e58:	683b      	ldr	r3, [r7, #0]
 8001e5a:	681b      	ldr	r3, [r3, #0]
 8001e5c:	2210      	movs	r2, #16
 8001e5e:	4013      	ands	r3, r2
 8001e60:	d000      	beq.n	8001e64 <HAL_ADC_ConfigChannel+0xd8>
 8001e62:	e071      	b.n	8001f48 <HAL_ADC_ConfigChannel+0x1bc>
 8001e64:	683b      	ldr	r3, [r7, #0]
 8001e66:	681b      	ldr	r3, [r3, #0]
 8001e68:	2220      	movs	r2, #32
 8001e6a:	4013      	ands	r3, r2
 8001e6c:	d000      	beq.n	8001e70 <HAL_ADC_ConfigChannel+0xe4>
 8001e6e:	e069      	b.n	8001f44 <HAL_ADC_ConfigChannel+0x1b8>
 8001e70:	683b      	ldr	r3, [r7, #0]
 8001e72:	681b      	ldr	r3, [r3, #0]
 8001e74:	2240      	movs	r2, #64	@ 0x40
 8001e76:	4013      	ands	r3, r2
 8001e78:	d000      	beq.n	8001e7c <HAL_ADC_ConfigChannel+0xf0>
 8001e7a:	e061      	b.n	8001f40 <HAL_ADC_ConfigChannel+0x1b4>
 8001e7c:	683b      	ldr	r3, [r7, #0]
 8001e7e:	681b      	ldr	r3, [r3, #0]
 8001e80:	2280      	movs	r2, #128	@ 0x80
 8001e82:	4013      	ands	r3, r2
 8001e84:	d000      	beq.n	8001e88 <HAL_ADC_ConfigChannel+0xfc>
 8001e86:	e059      	b.n	8001f3c <HAL_ADC_ConfigChannel+0x1b0>
 8001e88:	683b      	ldr	r3, [r7, #0]
 8001e8a:	681a      	ldr	r2, [r3, #0]
 8001e8c:	2380      	movs	r3, #128	@ 0x80
 8001e8e:	005b      	lsls	r3, r3, #1
 8001e90:	4013      	ands	r3, r2
 8001e92:	d151      	bne.n	8001f38 <HAL_ADC_ConfigChannel+0x1ac>
 8001e94:	683b      	ldr	r3, [r7, #0]
 8001e96:	681a      	ldr	r2, [r3, #0]
 8001e98:	2380      	movs	r3, #128	@ 0x80
 8001e9a:	009b      	lsls	r3, r3, #2
 8001e9c:	4013      	ands	r3, r2
 8001e9e:	d149      	bne.n	8001f34 <HAL_ADC_ConfigChannel+0x1a8>
 8001ea0:	683b      	ldr	r3, [r7, #0]
 8001ea2:	681a      	ldr	r2, [r3, #0]
 8001ea4:	2380      	movs	r3, #128	@ 0x80
 8001ea6:	00db      	lsls	r3, r3, #3
 8001ea8:	4013      	ands	r3, r2
 8001eaa:	d141      	bne.n	8001f30 <HAL_ADC_ConfigChannel+0x1a4>
 8001eac:	683b      	ldr	r3, [r7, #0]
 8001eae:	681a      	ldr	r2, [r3, #0]
 8001eb0:	2380      	movs	r3, #128	@ 0x80
 8001eb2:	011b      	lsls	r3, r3, #4
 8001eb4:	4013      	ands	r3, r2
 8001eb6:	d139      	bne.n	8001f2c <HAL_ADC_ConfigChannel+0x1a0>
 8001eb8:	683b      	ldr	r3, [r7, #0]
 8001eba:	681a      	ldr	r2, [r3, #0]
 8001ebc:	2380      	movs	r3, #128	@ 0x80
 8001ebe:	015b      	lsls	r3, r3, #5
 8001ec0:	4013      	ands	r3, r2
 8001ec2:	d131      	bne.n	8001f28 <HAL_ADC_ConfigChannel+0x19c>
 8001ec4:	683b      	ldr	r3, [r7, #0]
 8001ec6:	681a      	ldr	r2, [r3, #0]
 8001ec8:	2380      	movs	r3, #128	@ 0x80
 8001eca:	019b      	lsls	r3, r3, #6
 8001ecc:	4013      	ands	r3, r2
 8001ece:	d129      	bne.n	8001f24 <HAL_ADC_ConfigChannel+0x198>
 8001ed0:	683b      	ldr	r3, [r7, #0]
 8001ed2:	681a      	ldr	r2, [r3, #0]
 8001ed4:	2380      	movs	r3, #128	@ 0x80
 8001ed6:	01db      	lsls	r3, r3, #7
 8001ed8:	4013      	ands	r3, r2
 8001eda:	d121      	bne.n	8001f20 <HAL_ADC_ConfigChannel+0x194>
 8001edc:	683b      	ldr	r3, [r7, #0]
 8001ede:	681a      	ldr	r2, [r3, #0]
 8001ee0:	2380      	movs	r3, #128	@ 0x80
 8001ee2:	021b      	lsls	r3, r3, #8
 8001ee4:	4013      	ands	r3, r2
 8001ee6:	d119      	bne.n	8001f1c <HAL_ADC_ConfigChannel+0x190>
 8001ee8:	683b      	ldr	r3, [r7, #0]
 8001eea:	681a      	ldr	r2, [r3, #0]
 8001eec:	2380      	movs	r3, #128	@ 0x80
 8001eee:	025b      	lsls	r3, r3, #9
 8001ef0:	4013      	ands	r3, r2
 8001ef2:	d111      	bne.n	8001f18 <HAL_ADC_ConfigChannel+0x18c>
 8001ef4:	683b      	ldr	r3, [r7, #0]
 8001ef6:	681a      	ldr	r2, [r3, #0]
 8001ef8:	2380      	movs	r3, #128	@ 0x80
 8001efa:	029b      	lsls	r3, r3, #10
 8001efc:	4013      	ands	r3, r2
 8001efe:	d109      	bne.n	8001f14 <HAL_ADC_ConfigChannel+0x188>
 8001f00:	683b      	ldr	r3, [r7, #0]
 8001f02:	681a      	ldr	r2, [r3, #0]
 8001f04:	2380      	movs	r3, #128	@ 0x80
 8001f06:	02db      	lsls	r3, r3, #11
 8001f08:	4013      	ands	r3, r2
 8001f0a:	d001      	beq.n	8001f10 <HAL_ADC_ConfigChannel+0x184>
 8001f0c:	2312      	movs	r3, #18
 8001f0e:	e024      	b.n	8001f5a <HAL_ADC_ConfigChannel+0x1ce>
 8001f10:	2300      	movs	r3, #0
 8001f12:	e022      	b.n	8001f5a <HAL_ADC_ConfigChannel+0x1ce>
 8001f14:	2311      	movs	r3, #17
 8001f16:	e020      	b.n	8001f5a <HAL_ADC_ConfigChannel+0x1ce>
 8001f18:	2310      	movs	r3, #16
 8001f1a:	e01e      	b.n	8001f5a <HAL_ADC_ConfigChannel+0x1ce>
 8001f1c:	230f      	movs	r3, #15
 8001f1e:	e01c      	b.n	8001f5a <HAL_ADC_ConfigChannel+0x1ce>
 8001f20:	230e      	movs	r3, #14
 8001f22:	e01a      	b.n	8001f5a <HAL_ADC_ConfigChannel+0x1ce>
 8001f24:	230d      	movs	r3, #13
 8001f26:	e018      	b.n	8001f5a <HAL_ADC_ConfigChannel+0x1ce>
 8001f28:	230c      	movs	r3, #12
 8001f2a:	e016      	b.n	8001f5a <HAL_ADC_ConfigChannel+0x1ce>
 8001f2c:	230b      	movs	r3, #11
 8001f2e:	e014      	b.n	8001f5a <HAL_ADC_ConfigChannel+0x1ce>
 8001f30:	230a      	movs	r3, #10
 8001f32:	e012      	b.n	8001f5a <HAL_ADC_ConfigChannel+0x1ce>
 8001f34:	2309      	movs	r3, #9
 8001f36:	e010      	b.n	8001f5a <HAL_ADC_ConfigChannel+0x1ce>
 8001f38:	2308      	movs	r3, #8
 8001f3a:	e00e      	b.n	8001f5a <HAL_ADC_ConfigChannel+0x1ce>
 8001f3c:	2307      	movs	r3, #7
 8001f3e:	e00c      	b.n	8001f5a <HAL_ADC_ConfigChannel+0x1ce>
 8001f40:	2306      	movs	r3, #6
 8001f42:	e00a      	b.n	8001f5a <HAL_ADC_ConfigChannel+0x1ce>
 8001f44:	2305      	movs	r3, #5
 8001f46:	e008      	b.n	8001f5a <HAL_ADC_ConfigChannel+0x1ce>
 8001f48:	2304      	movs	r3, #4
 8001f4a:	e006      	b.n	8001f5a <HAL_ADC_ConfigChannel+0x1ce>
 8001f4c:	2303      	movs	r3, #3
 8001f4e:	e004      	b.n	8001f5a <HAL_ADC_ConfigChannel+0x1ce>
 8001f50:	2302      	movs	r3, #2
 8001f52:	e002      	b.n	8001f5a <HAL_ADC_ConfigChannel+0x1ce>
 8001f54:	2301      	movs	r3, #1
 8001f56:	e000      	b.n	8001f5a <HAL_ADC_ConfigChannel+0x1ce>
 8001f58:	2300      	movs	r3, #0
 8001f5a:	683a      	ldr	r2, [r7, #0]
 8001f5c:	6852      	ldr	r2, [r2, #4]
 8001f5e:	201f      	movs	r0, #31
 8001f60:	4002      	ands	r2, r0
 8001f62:	4093      	lsls	r3, r2
 8001f64:	000a      	movs	r2, r1
 8001f66:	431a      	orrs	r2, r3
 8001f68:	687b      	ldr	r3, [r7, #4]
 8001f6a:	661a      	str	r2, [r3, #96]	@ 0x60

        /* If the selected rank is below ADC group regular sequencer length,  */
        /* apply the configuration in ADC register.                           */
        /* Note: Otherwise, configuration is not applied.                     */
        /*       To apply it, parameter'NbrOfConversion' must be increased.   */
        if (((pConfig->Rank >> 2UL) + 1UL) <= hadc->Init.NbrOfConversion)
 8001f6c:	683b      	ldr	r3, [r7, #0]
 8001f6e:	685b      	ldr	r3, [r3, #4]
 8001f70:	089b      	lsrs	r3, r3, #2
 8001f72:	1c5a      	adds	r2, r3, #1
 8001f74:	687b      	ldr	r3, [r7, #4]
 8001f76:	69db      	ldr	r3, [r3, #28]
 8001f78:	429a      	cmp	r2, r3
 8001f7a:	d808      	bhi.n	8001f8e <HAL_ADC_ConfigChannel+0x202>
        {
          LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 8001f7c:	687b      	ldr	r3, [r7, #4]
 8001f7e:	6818      	ldr	r0, [r3, #0]
 8001f80:	683b      	ldr	r3, [r7, #0]
 8001f82:	6859      	ldr	r1, [r3, #4]
 8001f84:	683b      	ldr	r3, [r7, #0]
 8001f86:	681b      	ldr	r3, [r3, #0]
 8001f88:	001a      	movs	r2, r3
 8001f8a:	f7ff fa47 	bl	800141c <LL_ADC_REG_SetSequencerRanks>
        }
      }

      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 8001f8e:	687b      	ldr	r3, [r7, #4]
 8001f90:	6818      	ldr	r0, [r3, #0]
 8001f92:	683b      	ldr	r3, [r7, #0]
 8001f94:	6819      	ldr	r1, [r3, #0]
 8001f96:	683b      	ldr	r3, [r7, #0]
 8001f98:	689b      	ldr	r3, [r3, #8]
 8001f9a:	001a      	movs	r2, r3
 8001f9c:	f7ff fa8e 	bl	80014bc <LL_ADC_SetChannelSamplingTime>
      /* internal measurement paths enable: If internal channel selected,     */
      /* enable dedicated internal buffers and path.                          */
      /* Note: these internal measurement paths can be disabled using         */
      /*       HAL_ADC_DeInit() or removing the channel from sequencer with   */
      /*       channel configuration parameter "Rank".                        */
      if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8001fa0:	683b      	ldr	r3, [r7, #0]
 8001fa2:	681b      	ldr	r3, [r3, #0]
 8001fa4:	2b00      	cmp	r3, #0
 8001fa6:	db00      	blt.n	8001faa <HAL_ADC_ConfigChannel+0x21e>
 8001fa8:	e0bc      	b.n	8002124 <HAL_ADC_ConfigChannel+0x398>
      {
        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8001faa:	4b50      	ldr	r3, [pc, #320]	@ (80020ec <HAL_ADC_ConfigChannel+0x360>)
 8001fac:	0018      	movs	r0, r3
 8001fae:	f7ff f9e3 	bl	8001378 <LL_ADC_GetCommonPathInternalCh>
 8001fb2:	0003      	movs	r3, r0
 8001fb4:	613b      	str	r3, [r7, #16]

        /* If the requested internal measurement path has already been enabled,   */
        /* bypass the configuration processing.                                   */
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8001fb6:	683b      	ldr	r3, [r7, #0]
 8001fb8:	681b      	ldr	r3, [r3, #0]
 8001fba:	4a4d      	ldr	r2, [pc, #308]	@ (80020f0 <HAL_ADC_ConfigChannel+0x364>)
 8001fbc:	4293      	cmp	r3, r2
 8001fbe:	d122      	bne.n	8002006 <HAL_ADC_ConfigChannel+0x27a>
            ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8001fc0:	693a      	ldr	r2, [r7, #16]
 8001fc2:	2380      	movs	r3, #128	@ 0x80
 8001fc4:	041b      	lsls	r3, r3, #16
 8001fc6:	4013      	ands	r3, r2
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8001fc8:	d11d      	bne.n	8002006 <HAL_ADC_ConfigChannel+0x27a>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8001fca:	693b      	ldr	r3, [r7, #16]
 8001fcc:	2280      	movs	r2, #128	@ 0x80
 8001fce:	0412      	lsls	r2, r2, #16
 8001fd0:	4313      	orrs	r3, r2
 8001fd2:	4a46      	ldr	r2, [pc, #280]	@ (80020ec <HAL_ADC_ConfigChannel+0x360>)
 8001fd4:	0019      	movs	r1, r3
 8001fd6:	0010      	movs	r0, r2
 8001fd8:	f7ff f9ba 	bl	8001350 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8001fdc:	4b45      	ldr	r3, [pc, #276]	@ (80020f4 <HAL_ADC_ConfigChannel+0x368>)
 8001fde:	681b      	ldr	r3, [r3, #0]
 8001fe0:	4945      	ldr	r1, [pc, #276]	@ (80020f8 <HAL_ADC_ConfigChannel+0x36c>)
 8001fe2:	0018      	movs	r0, r3
 8001fe4:	f7fe f88c 	bl	8000100 <__udivsi3>
 8001fe8:	0003      	movs	r3, r0
 8001fea:	1c5a      	adds	r2, r3, #1
 8001fec:	0013      	movs	r3, r2
 8001fee:	005b      	lsls	r3, r3, #1
 8001ff0:	189b      	adds	r3, r3, r2
 8001ff2:	009b      	lsls	r3, r3, #2
 8001ff4:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8001ff6:	e002      	b.n	8001ffe <HAL_ADC_ConfigChannel+0x272>
          {
            wait_loop_index--;
 8001ff8:	68fb      	ldr	r3, [r7, #12]
 8001ffa:	3b01      	subs	r3, #1
 8001ffc:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8001ffe:	68fb      	ldr	r3, [r7, #12]
 8002000:	2b00      	cmp	r3, #0
 8002002:	d1f9      	bne.n	8001ff8 <HAL_ADC_ConfigChannel+0x26c>
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8002004:	e08e      	b.n	8002124 <HAL_ADC_ConfigChannel+0x398>
          }
        }
        else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 8002006:	683b      	ldr	r3, [r7, #0]
 8002008:	681b      	ldr	r3, [r3, #0]
 800200a:	4a3c      	ldr	r2, [pc, #240]	@ (80020fc <HAL_ADC_ConfigChannel+0x370>)
 800200c:	4293      	cmp	r3, r2
 800200e:	d10e      	bne.n	800202e <HAL_ADC_ConfigChannel+0x2a2>
                 && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8002010:	693a      	ldr	r2, [r7, #16]
 8002012:	2380      	movs	r3, #128	@ 0x80
 8002014:	045b      	lsls	r3, r3, #17
 8002016:	4013      	ands	r3, r2
 8002018:	d109      	bne.n	800202e <HAL_ADC_ConfigChannel+0x2a2>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800201a:	693b      	ldr	r3, [r7, #16]
 800201c:	2280      	movs	r2, #128	@ 0x80
 800201e:	0452      	lsls	r2, r2, #17
 8002020:	4313      	orrs	r3, r2
 8002022:	4a32      	ldr	r2, [pc, #200]	@ (80020ec <HAL_ADC_ConfigChannel+0x360>)
 8002024:	0019      	movs	r1, r3
 8002026:	0010      	movs	r0, r2
 8002028:	f7ff f992 	bl	8001350 <LL_ADC_SetCommonPathInternalCh>
 800202c:	e07a      	b.n	8002124 <HAL_ADC_ConfigChannel+0x398>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
        else if ((pConfig->Channel == ADC_CHANNEL_VREFINT) &&
 800202e:	683b      	ldr	r3, [r7, #0]
 8002030:	681b      	ldr	r3, [r3, #0]
 8002032:	4a33      	ldr	r2, [pc, #204]	@ (8002100 <HAL_ADC_ConfigChannel+0x374>)
 8002034:	4293      	cmp	r3, r2
 8002036:	d000      	beq.n	800203a <HAL_ADC_ConfigChannel+0x2ae>
 8002038:	e074      	b.n	8002124 <HAL_ADC_ConfigChannel+0x398>
                 ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 800203a:	693a      	ldr	r2, [r7, #16]
 800203c:	2380      	movs	r3, #128	@ 0x80
 800203e:	03db      	lsls	r3, r3, #15
 8002040:	4013      	ands	r3, r2
        else if ((pConfig->Channel == ADC_CHANNEL_VREFINT) &&
 8002042:	d000      	beq.n	8002046 <HAL_ADC_ConfigChannel+0x2ba>
 8002044:	e06e      	b.n	8002124 <HAL_ADC_ConfigChannel+0x398>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002046:	693b      	ldr	r3, [r7, #16]
 8002048:	2280      	movs	r2, #128	@ 0x80
 800204a:	03d2      	lsls	r2, r2, #15
 800204c:	4313      	orrs	r3, r2
 800204e:	4a27      	ldr	r2, [pc, #156]	@ (80020ec <HAL_ADC_ConfigChannel+0x360>)
 8002050:	0019      	movs	r1, r3
 8002052:	0010      	movs	r0, r2
 8002054:	f7ff f97c 	bl	8001350 <LL_ADC_SetCommonPathInternalCh>
 8002058:	e064      	b.n	8002124 <HAL_ADC_ConfigChannel+0x398>
      /* Regular sequencer configuration */
      /* Note: Case of sequencer set to fully configurable:                   */
      /*       Sequencer rank cannot be disabled, only affected to            */
      /*       another channel.                                               */
      /*       To remove a rank, use parameter 'NbrOfConversion".             */
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 800205a:	687b      	ldr	r3, [r7, #4]
 800205c:	691a      	ldr	r2, [r3, #16]
 800205e:	2380      	movs	r3, #128	@ 0x80
 8002060:	061b      	lsls	r3, r3, #24
 8002062:	429a      	cmp	r2, r3
 8002064:	d004      	beq.n	8002070 <HAL_ADC_ConfigChannel+0x2e4>
          (hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED_BACKWARD))
 8002066:	687b      	ldr	r3, [r7, #4]
 8002068:	691b      	ldr	r3, [r3, #16]
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 800206a:	4a1f      	ldr	r2, [pc, #124]	@ (80020e8 <HAL_ADC_ConfigChannel+0x35c>)
 800206c:	4293      	cmp	r3, r2
 800206e:	d107      	bne.n	8002080 <HAL_ADC_ConfigChannel+0x2f4>
      {
        /* Sequencer set to not fully configurable:                           */
        /* Reset the channel by disabling the corresponding bitfield.         */
        LL_ADC_REG_SetSequencerChRem(hadc->Instance, pConfig->Channel);
 8002070:	687b      	ldr	r3, [r7, #4]
 8002072:	681a      	ldr	r2, [r3, #0]
 8002074:	683b      	ldr	r3, [r7, #0]
 8002076:	681b      	ldr	r3, [r3, #0]
 8002078:	0019      	movs	r1, r3
 800207a:	0010      	movs	r0, r2
 800207c:	f7ff f9ff 	bl	800147e <LL_ADC_REG_SetSequencerChRem>
      }

      /* Management of internal measurement channels: Vbat/VrefInt/TempSensor.  */
      /* If internal channel selected, enable dedicated internal buffers and    */
      /* paths.                                                                 */
      if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8002080:	683b      	ldr	r3, [r7, #0]
 8002082:	681b      	ldr	r3, [r3, #0]
 8002084:	2b00      	cmp	r3, #0
 8002086:	da4d      	bge.n	8002124 <HAL_ADC_ConfigChannel+0x398>
      {
        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002088:	4b18      	ldr	r3, [pc, #96]	@ (80020ec <HAL_ADC_ConfigChannel+0x360>)
 800208a:	0018      	movs	r0, r3
 800208c:	f7ff f974 	bl	8001378 <LL_ADC_GetCommonPathInternalCh>
 8002090:	0003      	movs	r3, r0
 8002092:	613b      	str	r3, [r7, #16]

        if (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002094:	683b      	ldr	r3, [r7, #0]
 8002096:	681b      	ldr	r3, [r3, #0]
 8002098:	4a15      	ldr	r2, [pc, #84]	@ (80020f0 <HAL_ADC_ConfigChannel+0x364>)
 800209a:	4293      	cmp	r3, r2
 800209c:	d108      	bne.n	80020b0 <HAL_ADC_ConfigChannel+0x324>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800209e:	693b      	ldr	r3, [r7, #16]
 80020a0:	4a18      	ldr	r2, [pc, #96]	@ (8002104 <HAL_ADC_ConfigChannel+0x378>)
 80020a2:	4013      	ands	r3, r2
 80020a4:	4a11      	ldr	r2, [pc, #68]	@ (80020ec <HAL_ADC_ConfigChannel+0x360>)
 80020a6:	0019      	movs	r1, r3
 80020a8:	0010      	movs	r0, r2
 80020aa:	f7ff f951 	bl	8001350 <LL_ADC_SetCommonPathInternalCh>
 80020ae:	e039      	b.n	8002124 <HAL_ADC_ConfigChannel+0x398>
                                         ~LL_ADC_PATH_INTERNAL_TEMPSENSOR & tmp_config_internal_channel);
        }
        else if (pConfig->Channel == ADC_CHANNEL_VBAT)
 80020b0:	683b      	ldr	r3, [r7, #0]
 80020b2:	681b      	ldr	r3, [r3, #0]
 80020b4:	4a11      	ldr	r2, [pc, #68]	@ (80020fc <HAL_ADC_ConfigChannel+0x370>)
 80020b6:	4293      	cmp	r3, r2
 80020b8:	d108      	bne.n	80020cc <HAL_ADC_ConfigChannel+0x340>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80020ba:	693b      	ldr	r3, [r7, #16]
 80020bc:	4a12      	ldr	r2, [pc, #72]	@ (8002108 <HAL_ADC_ConfigChannel+0x37c>)
 80020be:	4013      	ands	r3, r2
 80020c0:	4a0a      	ldr	r2, [pc, #40]	@ (80020ec <HAL_ADC_ConfigChannel+0x360>)
 80020c2:	0019      	movs	r1, r3
 80020c4:	0010      	movs	r0, r2
 80020c6:	f7ff f943 	bl	8001350 <LL_ADC_SetCommonPathInternalCh>
 80020ca:	e02b      	b.n	8002124 <HAL_ADC_ConfigChannel+0x398>
                                         ~LL_ADC_PATH_INTERNAL_VBAT & tmp_config_internal_channel);
        }
        else if (pConfig->Channel == ADC_CHANNEL_VREFINT)
 80020cc:	683b      	ldr	r3, [r7, #0]
 80020ce:	681b      	ldr	r3, [r3, #0]
 80020d0:	4a0b      	ldr	r2, [pc, #44]	@ (8002100 <HAL_ADC_ConfigChannel+0x374>)
 80020d2:	4293      	cmp	r3, r2
 80020d4:	d126      	bne.n	8002124 <HAL_ADC_ConfigChannel+0x398>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80020d6:	693b      	ldr	r3, [r7, #16]
 80020d8:	4a0c      	ldr	r2, [pc, #48]	@ (800210c <HAL_ADC_ConfigChannel+0x380>)
 80020da:	4013      	ands	r3, r2
 80020dc:	4a03      	ldr	r2, [pc, #12]	@ (80020ec <HAL_ADC_ConfigChannel+0x360>)
 80020de:	0019      	movs	r1, r3
 80020e0:	0010      	movs	r0, r2
 80020e2:	f7ff f935 	bl	8001350 <LL_ADC_SetCommonPathInternalCh>
 80020e6:	e01d      	b.n	8002124 <HAL_ADC_ConfigChannel+0x398>
 80020e8:	80000004 	.word	0x80000004
 80020ec:	40012708 	.word	0x40012708
 80020f0:	b0001000 	.word	0xb0001000
 80020f4:	20000000 	.word	0x20000000
 80020f8:	00030d40 	.word	0x00030d40
 80020fc:	b8004000 	.word	0xb8004000
 8002100:	b4002000 	.word	0xb4002000
 8002104:	ff7fffff 	.word	0xff7fffff
 8002108:	feffffff 	.word	0xfeffffff
 800210c:	ffbfffff 	.word	0xffbfffff
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002114:	2220      	movs	r2, #32
 8002116:	431a      	orrs	r2, r3
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 800211c:	2317      	movs	r3, #23
 800211e:	18fb      	adds	r3, r7, r3
 8002120:	2201      	movs	r2, #1
 8002122:	701a      	strb	r2, [r3, #0]
  }

  __HAL_UNLOCK(hadc);
 8002124:	687b      	ldr	r3, [r7, #4]
 8002126:	2254      	movs	r2, #84	@ 0x54
 8002128:	2100      	movs	r1, #0
 800212a:	5499      	strb	r1, [r3, r2]

  return tmp_hal_status;
 800212c:	2317      	movs	r3, #23
 800212e:	18fb      	adds	r3, r7, r3
 8002130:	781b      	ldrb	r3, [r3, #0]
}
 8002132:	0018      	movs	r0, r3
 8002134:	46bd      	mov	sp, r7
 8002136:	b006      	add	sp, #24
 8002138:	bd80      	pop	{r7, pc}
 800213a:	46c0      	nop			@ (mov r8, r8)

0800213c <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 800213c:	b580      	push	{r7, lr}
 800213e:	b084      	sub	sp, #16
 8002140:	af00      	add	r7, sp, #0
 8002142:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 8002144:	2300      	movs	r3, #0
 8002146:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	681b      	ldr	r3, [r3, #0]
 800214c:	0018      	movs	r0, r3
 800214e:	f7ff fa1d 	bl	800158c <LL_ADC_IsEnabled>
 8002152:	1e03      	subs	r3, r0, #0
 8002154:	d000      	beq.n	8002158 <ADC_Enable+0x1c>
 8002156:	e069      	b.n	800222c <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_ADSTP | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	681b      	ldr	r3, [r3, #0]
 800215c:	689b      	ldr	r3, [r3, #8]
 800215e:	4a36      	ldr	r2, [pc, #216]	@ (8002238 <ADC_Enable+0xfc>)
 8002160:	4013      	ands	r3, r2
 8002162:	d00d      	beq.n	8002180 <ADC_Enable+0x44>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002168:	2210      	movs	r2, #16
 800216a:	431a      	orrs	r2, r3
 800216c:	687b      	ldr	r3, [r7, #4]
 800216e:	659a      	str	r2, [r3, #88]	@ 0x58

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002174:	2201      	movs	r2, #1
 8002176:	431a      	orrs	r2, r3
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	65da      	str	r2, [r3, #92]	@ 0x5c

      return HAL_ERROR;
 800217c:	2301      	movs	r3, #1
 800217e:	e056      	b.n	800222e <ADC_Enable+0xf2>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8002180:	687b      	ldr	r3, [r7, #4]
 8002182:	681b      	ldr	r3, [r3, #0]
 8002184:	0018      	movs	r0, r3
 8002186:	f7ff f9dd 	bl	8001544 <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) & LL_ADC_PATH_INTERNAL_TEMPSENSOR)
 800218a:	4b2c      	ldr	r3, [pc, #176]	@ (800223c <ADC_Enable+0x100>)
 800218c:	0018      	movs	r0, r3
 800218e:	f7ff f8f3 	bl	8001378 <LL_ADC_GetCommonPathInternalCh>
 8002192:	0002      	movs	r2, r0
 8002194:	2380      	movs	r3, #128	@ 0x80
 8002196:	041b      	lsls	r3, r3, #16
 8002198:	4013      	ands	r3, r2
 800219a:	d00f      	beq.n	80021bc <ADC_Enable+0x80>
      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_BUFFER_STAB_US / 10UL)
                         * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800219c:	4b28      	ldr	r3, [pc, #160]	@ (8002240 <ADC_Enable+0x104>)
 800219e:	681b      	ldr	r3, [r3, #0]
 80021a0:	4928      	ldr	r1, [pc, #160]	@ (8002244 <ADC_Enable+0x108>)
 80021a2:	0018      	movs	r0, r3
 80021a4:	f7fd ffac 	bl	8000100 <__udivsi3>
 80021a8:	0003      	movs	r3, r0
 80021aa:	3301      	adds	r3, #1
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_BUFFER_STAB_US / 10UL)
 80021ac:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 80021ae:	e002      	b.n	80021b6 <ADC_Enable+0x7a>
      {
        wait_loop_index--;
 80021b0:	68bb      	ldr	r3, [r7, #8]
 80021b2:	3b01      	subs	r3, #1
 80021b4:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 80021b6:	68bb      	ldr	r3, [r7, #8]
 80021b8:	2b00      	cmp	r3, #0
 80021ba:	d1f9      	bne.n	80021b0 <ADC_Enable+0x74>
      }
    }

    /* If low power mode AutoPowerOff is enabled, power-on/off phases are     */
    /* performed automatically by hardware and flag ADC ready is not set.     */
    if (hadc->Init.LowPowerAutoPowerOff != ENABLE)
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	7e5b      	ldrb	r3, [r3, #25]
 80021c0:	2b01      	cmp	r3, #1
 80021c2:	d033      	beq.n	800222c <ADC_Enable+0xf0>
    {
      /* Wait for ADC effectively enabled */
      tickstart = HAL_GetTick();
 80021c4:	f7ff f8ba 	bl	800133c <HAL_GetTick>
 80021c8:	0003      	movs	r3, r0
 80021ca:	60fb      	str	r3, [r7, #12]

      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80021cc:	e027      	b.n	800221e <ADC_Enable+0xe2>
            The workaround is to continue setting ADEN until ADRDY is becomes 1.
            Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
            4 ADC clock cycle duration */
        /* Note: Test of ADC enabled required due to hardware constraint to     */
        /*       not enable ADC if already enabled.                             */
        if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80021ce:	687b      	ldr	r3, [r7, #4]
 80021d0:	681b      	ldr	r3, [r3, #0]
 80021d2:	0018      	movs	r0, r3
 80021d4:	f7ff f9da 	bl	800158c <LL_ADC_IsEnabled>
 80021d8:	1e03      	subs	r3, r0, #0
 80021da:	d104      	bne.n	80021e6 <ADC_Enable+0xaa>
        {
          LL_ADC_Enable(hadc->Instance);
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	681b      	ldr	r3, [r3, #0]
 80021e0:	0018      	movs	r0, r3
 80021e2:	f7ff f9af 	bl	8001544 <LL_ADC_Enable>
        }

        if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80021e6:	f7ff f8a9 	bl	800133c <HAL_GetTick>
 80021ea:	0002      	movs	r2, r0
 80021ec:	68fb      	ldr	r3, [r7, #12]
 80021ee:	1ad3      	subs	r3, r2, r3
 80021f0:	2b02      	cmp	r3, #2
 80021f2:	d914      	bls.n	800221e <ADC_Enable+0xe2>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	681b      	ldr	r3, [r3, #0]
 80021f8:	681b      	ldr	r3, [r3, #0]
 80021fa:	2201      	movs	r2, #1
 80021fc:	4013      	ands	r3, r2
 80021fe:	2b01      	cmp	r3, #1
 8002200:	d00d      	beq.n	800221e <ADC_Enable+0xe2>
          {
            /* Update ADC state machine to error */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002202:	687b      	ldr	r3, [r7, #4]
 8002204:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002206:	2210      	movs	r2, #16
 8002208:	431a      	orrs	r2, r3
 800220a:	687b      	ldr	r3, [r7, #4]
 800220c:	659a      	str	r2, [r3, #88]	@ 0x58

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800220e:	687b      	ldr	r3, [r7, #4]
 8002210:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002212:	2201      	movs	r2, #1
 8002214:	431a      	orrs	r2, r3
 8002216:	687b      	ldr	r3, [r7, #4]
 8002218:	65da      	str	r2, [r3, #92]	@ 0x5c

            return HAL_ERROR;
 800221a:	2301      	movs	r3, #1
 800221c:	e007      	b.n	800222e <ADC_Enable+0xf2>
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	681b      	ldr	r3, [r3, #0]
 8002222:	681b      	ldr	r3, [r3, #0]
 8002224:	2201      	movs	r2, #1
 8002226:	4013      	ands	r3, r2
 8002228:	2b01      	cmp	r3, #1
 800222a:	d1d0      	bne.n	80021ce <ADC_Enable+0x92>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 800222c:	2300      	movs	r3, #0
}
 800222e:	0018      	movs	r0, r3
 8002230:	46bd      	mov	sp, r7
 8002232:	b004      	add	sp, #16
 8002234:	bd80      	pop	{r7, pc}
 8002236:	46c0      	nop			@ (mov r8, r8)
 8002238:	80000017 	.word	0x80000017
 800223c:	40012708 	.word	0x40012708
 8002240:	20000000 	.word	0x20000000
 8002244:	00030d40 	.word	0x00030d40

08002248 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 8002248:	b580      	push	{r7, lr}
 800224a:	b084      	sub	sp, #16
 800224c:	af00      	add	r7, sp, #0
 800224e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 8002250:	687b      	ldr	r3, [r7, #4]
 8002252:	681b      	ldr	r3, [r3, #0]
 8002254:	0018      	movs	r0, r3
 8002256:	f7ff f9aa 	bl	80015ae <LL_ADC_IsDisableOngoing>
 800225a:	0003      	movs	r3, r0
 800225c:	60fb      	str	r3, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 800225e:	687b      	ldr	r3, [r7, #4]
 8002260:	681b      	ldr	r3, [r3, #0]
 8002262:	0018      	movs	r0, r3
 8002264:	f7ff f992 	bl	800158c <LL_ADC_IsEnabled>
 8002268:	1e03      	subs	r3, r0, #0
 800226a:	d046      	beq.n	80022fa <ADC_Disable+0xb2>
      && (tmp_adc_is_disable_on_going == 0UL)
 800226c:	68fb      	ldr	r3, [r7, #12]
 800226e:	2b00      	cmp	r3, #0
 8002270:	d143      	bne.n	80022fa <ADC_Disable+0xb2>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 8002272:	687b      	ldr	r3, [r7, #4]
 8002274:	681b      	ldr	r3, [r3, #0]
 8002276:	689b      	ldr	r3, [r3, #8]
 8002278:	2205      	movs	r2, #5
 800227a:	4013      	ands	r3, r2
 800227c:	2b01      	cmp	r3, #1
 800227e:	d10d      	bne.n	800229c <ADC_Disable+0x54>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	681b      	ldr	r3, [r3, #0]
 8002284:	0018      	movs	r0, r3
 8002286:	f7ff f96f 	bl	8001568 <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 800228a:	687b      	ldr	r3, [r7, #4]
 800228c:	681b      	ldr	r3, [r3, #0]
 800228e:	2203      	movs	r2, #3
 8002290:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 8002292:	f7ff f853 	bl	800133c <HAL_GetTick>
 8002296:	0003      	movs	r3, r0
 8002298:	60bb      	str	r3, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 800229a:	e028      	b.n	80022ee <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80022a0:	2210      	movs	r2, #16
 80022a2:	431a      	orrs	r2, r3
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	659a      	str	r2, [r3, #88]	@ 0x58
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80022ac:	2201      	movs	r2, #1
 80022ae:	431a      	orrs	r2, r3
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	65da      	str	r2, [r3, #92]	@ 0x5c
      return HAL_ERROR;
 80022b4:	2301      	movs	r3, #1
 80022b6:	e021      	b.n	80022fc <ADC_Disable+0xb4>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 80022b8:	f7ff f840 	bl	800133c <HAL_GetTick>
 80022bc:	0002      	movs	r2, r0
 80022be:	68bb      	ldr	r3, [r7, #8]
 80022c0:	1ad3      	subs	r3, r2, r3
 80022c2:	2b02      	cmp	r3, #2
 80022c4:	d913      	bls.n	80022ee <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	681b      	ldr	r3, [r3, #0]
 80022ca:	689b      	ldr	r3, [r3, #8]
 80022cc:	2201      	movs	r2, #1
 80022ce:	4013      	ands	r3, r2
 80022d0:	d00d      	beq.n	80022ee <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80022d2:	687b      	ldr	r3, [r7, #4]
 80022d4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80022d6:	2210      	movs	r2, #16
 80022d8:	431a      	orrs	r2, r3
 80022da:	687b      	ldr	r3, [r7, #4]
 80022dc:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80022de:	687b      	ldr	r3, [r7, #4]
 80022e0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80022e2:	2201      	movs	r2, #1
 80022e4:	431a      	orrs	r2, r3
 80022e6:	687b      	ldr	r3, [r7, #4]
 80022e8:	65da      	str	r2, [r3, #92]	@ 0x5c

          return HAL_ERROR;
 80022ea:	2301      	movs	r3, #1
 80022ec:	e006      	b.n	80022fc <ADC_Disable+0xb4>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	681b      	ldr	r3, [r3, #0]
 80022f2:	689b      	ldr	r3, [r3, #8]
 80022f4:	2201      	movs	r2, #1
 80022f6:	4013      	ands	r3, r2
 80022f8:	d1de      	bne.n	80022b8 <ADC_Disable+0x70>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 80022fa:	2300      	movs	r3, #0
}
 80022fc:	0018      	movs	r0, r3
 80022fe:	46bd      	mov	sp, r7
 8002300:	b004      	add	sp, #16
 8002302:	bd80      	pop	{r7, pc}

08002304 <LL_ADC_GetCommonClock>:
{
 8002304:	b580      	push	{r7, lr}
 8002306:	b082      	sub	sp, #8
 8002308:	af00      	add	r7, sp, #0
 800230a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_PRESC));
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	681a      	ldr	r2, [r3, #0]
 8002310:	23f0      	movs	r3, #240	@ 0xf0
 8002312:	039b      	lsls	r3, r3, #14
 8002314:	4013      	ands	r3, r2
}
 8002316:	0018      	movs	r0, r3
 8002318:	46bd      	mov	sp, r7
 800231a:	b002      	add	sp, #8
 800231c:	bd80      	pop	{r7, pc}

0800231e <LL_ADC_GetClock>:
{
 800231e:	b580      	push	{r7, lr}
 8002320:	b082      	sub	sp, #8
 8002322:	af00      	add	r7, sp, #0
 8002324:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCx->CFGR2, ADC_CFGR2_CKMODE));
 8002326:	687b      	ldr	r3, [r7, #4]
 8002328:	691b      	ldr	r3, [r3, #16]
 800232a:	0f9b      	lsrs	r3, r3, #30
 800232c:	079b      	lsls	r3, r3, #30
}
 800232e:	0018      	movs	r0, r3
 8002330:	46bd      	mov	sp, r7
 8002332:	b002      	add	sp, #8
 8002334:	bd80      	pop	{r7, pc}

08002336 <LL_ADC_SetCalibrationFactor>:
{
 8002336:	b580      	push	{r7, lr}
 8002338:	b082      	sub	sp, #8
 800233a:	af00      	add	r7, sp, #0
 800233c:	6078      	str	r0, [r7, #4]
 800233e:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CALFACT,
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	22b4      	movs	r2, #180	@ 0xb4
 8002344:	589b      	ldr	r3, [r3, r2]
 8002346:	227f      	movs	r2, #127	@ 0x7f
 8002348:	4393      	bics	r3, r2
 800234a:	001a      	movs	r2, r3
 800234c:	683b      	ldr	r3, [r7, #0]
 800234e:	431a      	orrs	r2, r3
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	21b4      	movs	r1, #180	@ 0xb4
 8002354:	505a      	str	r2, [r3, r1]
}
 8002356:	46c0      	nop			@ (mov r8, r8)
 8002358:	46bd      	mov	sp, r7
 800235a:	b002      	add	sp, #8
 800235c:	bd80      	pop	{r7, pc}

0800235e <LL_ADC_GetCalibrationFactor>:
{
 800235e:	b580      	push	{r7, lr}
 8002360:	b082      	sub	sp, #8
 8002362:	af00      	add	r7, sp, #0
 8002364:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCx->CALFACT, ADC_CALFACT_CALFACT));
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	22b4      	movs	r2, #180	@ 0xb4
 800236a:	589b      	ldr	r3, [r3, r2]
 800236c:	227f      	movs	r2, #127	@ 0x7f
 800236e:	4013      	ands	r3, r2
}
 8002370:	0018      	movs	r0, r3
 8002372:	46bd      	mov	sp, r7
 8002374:	b002      	add	sp, #8
 8002376:	bd80      	pop	{r7, pc}

08002378 <LL_ADC_Enable>:
{
 8002378:	b580      	push	{r7, lr}
 800237a:	b082      	sub	sp, #8
 800237c:	af00      	add	r7, sp, #0
 800237e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(ADCx->CR,
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	689b      	ldr	r3, [r3, #8]
 8002384:	4a04      	ldr	r2, [pc, #16]	@ (8002398 <LL_ADC_Enable+0x20>)
 8002386:	4013      	ands	r3, r2
 8002388:	2201      	movs	r2, #1
 800238a:	431a      	orrs	r2, r3
 800238c:	687b      	ldr	r3, [r7, #4]
 800238e:	609a      	str	r2, [r3, #8]
}
 8002390:	46c0      	nop			@ (mov r8, r8)
 8002392:	46bd      	mov	sp, r7
 8002394:	b002      	add	sp, #8
 8002396:	bd80      	pop	{r7, pc}
 8002398:	7fffffe8 	.word	0x7fffffe8

0800239c <LL_ADC_Disable>:
{
 800239c:	b580      	push	{r7, lr}
 800239e:	b082      	sub	sp, #8
 80023a0:	af00      	add	r7, sp, #0
 80023a2:	6078      	str	r0, [r7, #4]
  MODIFY_REG(ADCx->CR,
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	689b      	ldr	r3, [r3, #8]
 80023a8:	4a04      	ldr	r2, [pc, #16]	@ (80023bc <LL_ADC_Disable+0x20>)
 80023aa:	4013      	ands	r3, r2
 80023ac:	2202      	movs	r2, #2
 80023ae:	431a      	orrs	r2, r3
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	609a      	str	r2, [r3, #8]
}
 80023b4:	46c0      	nop			@ (mov r8, r8)
 80023b6:	46bd      	mov	sp, r7
 80023b8:	b002      	add	sp, #8
 80023ba:	bd80      	pop	{r7, pc}
 80023bc:	7fffffe8 	.word	0x7fffffe8

080023c0 <LL_ADC_IsEnabled>:
{
 80023c0:	b580      	push	{r7, lr}
 80023c2:	b082      	sub	sp, #8
 80023c4:	af00      	add	r7, sp, #0
 80023c6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80023c8:	687b      	ldr	r3, [r7, #4]
 80023ca:	689b      	ldr	r3, [r3, #8]
 80023cc:	2201      	movs	r2, #1
 80023ce:	4013      	ands	r3, r2
 80023d0:	2b01      	cmp	r3, #1
 80023d2:	d101      	bne.n	80023d8 <LL_ADC_IsEnabled+0x18>
 80023d4:	2301      	movs	r3, #1
 80023d6:	e000      	b.n	80023da <LL_ADC_IsEnabled+0x1a>
 80023d8:	2300      	movs	r3, #0
}
 80023da:	0018      	movs	r0, r3
 80023dc:	46bd      	mov	sp, r7
 80023de:	b002      	add	sp, #8
 80023e0:	bd80      	pop	{r7, pc}
	...

080023e4 <LL_ADC_StartCalibration>:
{
 80023e4:	b580      	push	{r7, lr}
 80023e6:	b082      	sub	sp, #8
 80023e8:	af00      	add	r7, sp, #0
 80023ea:	6078      	str	r0, [r7, #4]
  MODIFY_REG(ADCx->CR,
 80023ec:	687b      	ldr	r3, [r7, #4]
 80023ee:	689b      	ldr	r3, [r3, #8]
 80023f0:	4a05      	ldr	r2, [pc, #20]	@ (8002408 <LL_ADC_StartCalibration+0x24>)
 80023f2:	4013      	ands	r3, r2
 80023f4:	2280      	movs	r2, #128	@ 0x80
 80023f6:	0612      	lsls	r2, r2, #24
 80023f8:	431a      	orrs	r2, r3
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	609a      	str	r2, [r3, #8]
}
 80023fe:	46c0      	nop			@ (mov r8, r8)
 8002400:	46bd      	mov	sp, r7
 8002402:	b002      	add	sp, #8
 8002404:	bd80      	pop	{r7, pc}
 8002406:	46c0      	nop			@ (mov r8, r8)
 8002408:	7fffffe8 	.word	0x7fffffe8

0800240c <LL_ADC_IsCalibrationOnGoing>:
{
 800240c:	b580      	push	{r7, lr}
 800240e:	b082      	sub	sp, #8
 8002410:	af00      	add	r7, sp, #0
 8002412:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	689b      	ldr	r3, [r3, #8]
 8002418:	0fdb      	lsrs	r3, r3, #31
 800241a:	07da      	lsls	r2, r3, #31
 800241c:	2380      	movs	r3, #128	@ 0x80
 800241e:	061b      	lsls	r3, r3, #24
 8002420:	429a      	cmp	r2, r3
 8002422:	d101      	bne.n	8002428 <LL_ADC_IsCalibrationOnGoing+0x1c>
 8002424:	2301      	movs	r3, #1
 8002426:	e000      	b.n	800242a <LL_ADC_IsCalibrationOnGoing+0x1e>
 8002428:	2300      	movs	r3, #0
}
 800242a:	0018      	movs	r0, r3
 800242c:	46bd      	mov	sp, r7
 800242e:	b002      	add	sp, #8
 8002430:	bd80      	pop	{r7, pc}
	...

08002434 <HAL_ADCEx_Calibration_Start>:
  *         HAL_ADC_GetValue() (value on 7 bits: from DR[6;0]).
  * @param  hadc       ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc)
{
 8002434:	b590      	push	{r4, r7, lr}
 8002436:	b08b      	sub	sp, #44	@ 0x2c
 8002438:	af00      	add	r7, sp, #0
 800243a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
  __IO uint32_t wait_loop_index = 0UL;
 800243c:	2300      	movs	r3, #0
 800243e:	60fb      	str	r3, [r7, #12]
  uint32_t backup_setting_cfgr1;
  uint32_t calibration_index;
  uint32_t calibration_factor_accumulated = 0;
 8002440:	2300      	movs	r3, #0
 8002442:	623b      	str	r3, [r7, #32]
  __IO uint32_t delay_cpu_cycles;

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  __HAL_LOCK(hadc);
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	2254      	movs	r2, #84	@ 0x54
 8002448:	5c9b      	ldrb	r3, [r3, r2]
 800244a:	2b01      	cmp	r3, #1
 800244c:	d101      	bne.n	8002452 <HAL_ADCEx_Calibration_Start+0x1e>
 800244e:	2302      	movs	r3, #2
 8002450:	e0dd      	b.n	800260e <HAL_ADCEx_Calibration_Start+0x1da>
 8002452:	687b      	ldr	r3, [r7, #4]
 8002454:	2254      	movs	r2, #84	@ 0x54
 8002456:	2101      	movs	r1, #1
 8002458:	5499      	strb	r1, [r3, r2]

  /* Calibration prerequisite: ADC must be disabled. */

  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 800245a:	231f      	movs	r3, #31
 800245c:	18fc      	adds	r4, r7, r3
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	0018      	movs	r0, r3
 8002462:	f7ff fef1 	bl	8002248 <ADC_Disable>
 8002466:	0003      	movs	r3, r0
 8002468:	7023      	strb	r3, [r4, #0]

  /* Check if ADC is effectively disabled */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	681b      	ldr	r3, [r3, #0]
 800246e:	0018      	movs	r0, r3
 8002470:	f7ff ffa6 	bl	80023c0 <LL_ADC_IsEnabled>
 8002474:	1e03      	subs	r3, r0, #0
 8002476:	d000      	beq.n	800247a <HAL_ADCEx_Calibration_Start+0x46>
 8002478:	e0bc      	b.n	80025f4 <HAL_ADCEx_Calibration_Start+0x1c0>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800247a:	687b      	ldr	r3, [r7, #4]
 800247c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800247e:	4a66      	ldr	r2, [pc, #408]	@ (8002618 <HAL_ADCEx_Calibration_Start+0x1e4>)
 8002480:	4013      	ands	r3, r2
 8002482:	2202      	movs	r2, #2
 8002484:	431a      	orrs	r2, r3
 8002486:	687b      	ldr	r3, [r7, #4]
 8002488:	659a      	str	r2, [r3, #88]	@ 0x58
    /* Note: Specificity of this STM32 series: Calibration factor is          */
    /*       available in data register and also transferred by DMA.          */
    /*       To not insert ADC calibration factor among ADC conversion data   */
    /*       in array variable, DMA transfer must be disabled during          */
    /*       calibration.                                                     */
    backup_setting_cfgr1 = READ_BIT(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN | ADC_CFGR1_DMACFG | ADC_CFGR1_AUTOFF);
 800248a:	687b      	ldr	r3, [r7, #4]
 800248c:	681b      	ldr	r3, [r3, #0]
 800248e:	68db      	ldr	r3, [r3, #12]
 8002490:	4a62      	ldr	r2, [pc, #392]	@ (800261c <HAL_ADCEx_Calibration_Start+0x1e8>)
 8002492:	4013      	ands	r3, r2
 8002494:	61bb      	str	r3, [r7, #24]
    CLEAR_BIT(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN | ADC_CFGR1_DMACFG | ADC_CFGR1_AUTOFF);
 8002496:	687b      	ldr	r3, [r7, #4]
 8002498:	681b      	ldr	r3, [r3, #0]
 800249a:	68da      	ldr	r2, [r3, #12]
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	681b      	ldr	r3, [r3, #0]
 80024a0:	495f      	ldr	r1, [pc, #380]	@ (8002620 <HAL_ADCEx_Calibration_Start+0x1ec>)
 80024a2:	400a      	ands	r2, r1
 80024a4:	60da      	str	r2, [r3, #12]

    /* ADC calibration procedure */
    /* Note: Perform an averaging of 8 calibrations for optimized accuracy */
    for (calibration_index = 0UL; calibration_index < 8UL; calibration_index++)
 80024a6:	2300      	movs	r3, #0
 80024a8:	627b      	str	r3, [r7, #36]	@ 0x24
 80024aa:	e02d      	b.n	8002508 <HAL_ADCEx_Calibration_Start+0xd4>
    {
      /* Start ADC calibration */
      LL_ADC_StartCalibration(hadc->Instance);
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	681b      	ldr	r3, [r3, #0]
 80024b0:	0018      	movs	r0, r3
 80024b2:	f7ff ff97 	bl	80023e4 <LL_ADC_StartCalibration>

      /* Wait for calibration completion */
      while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 80024b6:	e014      	b.n	80024e2 <HAL_ADCEx_Calibration_Start+0xae>
      {
        wait_loop_index++;
 80024b8:	68fb      	ldr	r3, [r7, #12]
 80024ba:	3301      	adds	r3, #1
 80024bc:	60fb      	str	r3, [r7, #12]
        if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 80024be:	68fb      	ldr	r3, [r7, #12]
 80024c0:	4a58      	ldr	r2, [pc, #352]	@ (8002624 <HAL_ADCEx_Calibration_Start+0x1f0>)
 80024c2:	4293      	cmp	r3, r2
 80024c4:	d90d      	bls.n	80024e2 <HAL_ADCEx_Calibration_Start+0xae>
        {
          /* Update ADC state machine to error */
          ADC_STATE_CLR_SET(hadc->State,
 80024c6:	687b      	ldr	r3, [r7, #4]
 80024c8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80024ca:	2212      	movs	r2, #18
 80024cc:	4393      	bics	r3, r2
 80024ce:	2210      	movs	r2, #16
 80024d0:	431a      	orrs	r2, r3
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	659a      	str	r2, [r3, #88]	@ 0x58
                            HAL_ADC_STATE_BUSY_INTERNAL,
                            HAL_ADC_STATE_ERROR_INTERNAL);

          __HAL_UNLOCK(hadc);
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	2254      	movs	r2, #84	@ 0x54
 80024da:	2100      	movs	r1, #0
 80024dc:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 80024de:	2301      	movs	r3, #1
 80024e0:	e095      	b.n	800260e <HAL_ADCEx_Calibration_Start+0x1da>
      while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	681b      	ldr	r3, [r3, #0]
 80024e6:	0018      	movs	r0, r3
 80024e8:	f7ff ff90 	bl	800240c <LL_ADC_IsCalibrationOnGoing>
 80024ec:	1e03      	subs	r3, r0, #0
 80024ee:	d1e3      	bne.n	80024b8 <HAL_ADCEx_Calibration_Start+0x84>
        }
      }

      calibration_factor_accumulated += LL_ADC_GetCalibrationFactor(hadc->Instance);
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	681b      	ldr	r3, [r3, #0]
 80024f4:	0018      	movs	r0, r3
 80024f6:	f7ff ff32 	bl	800235e <LL_ADC_GetCalibrationFactor>
 80024fa:	0002      	movs	r2, r0
 80024fc:	6a3b      	ldr	r3, [r7, #32]
 80024fe:	189b      	adds	r3, r3, r2
 8002500:	623b      	str	r3, [r7, #32]
    for (calibration_index = 0UL; calibration_index < 8UL; calibration_index++)
 8002502:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002504:	3301      	adds	r3, #1
 8002506:	627b      	str	r3, [r7, #36]	@ 0x24
 8002508:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800250a:	2b07      	cmp	r3, #7
 800250c:	d9ce      	bls.n	80024ac <HAL_ADCEx_Calibration_Start+0x78>
    }
    /* Compute average */
    calibration_factor_accumulated /= calibration_index;
 800250e:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8002510:	6a38      	ldr	r0, [r7, #32]
 8002512:	f7fd fdf5 	bl	8000100 <__udivsi3>
 8002516:	0003      	movs	r3, r0
 8002518:	623b      	str	r3, [r7, #32]

    /* Apply calibration factor (requires ADC enable and disable process) */
    LL_ADC_Enable(hadc->Instance);
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	681b      	ldr	r3, [r3, #0]
 800251e:	0018      	movs	r0, r3
 8002520:	f7ff ff2a 	bl	8002378 <LL_ADC_Enable>

    /* Case of ADC clocked at low frequency: Delay required between ADC enable and disable actions */
    if (LL_ADC_GetClock(hadc->Instance) == LL_ADC_CLOCK_ASYNC)
 8002524:	687b      	ldr	r3, [r7, #4]
 8002526:	681b      	ldr	r3, [r3, #0]
 8002528:	0018      	movs	r0, r3
 800252a:	f7ff fef8 	bl	800231e <LL_ADC_GetClock>
 800252e:	1e03      	subs	r3, r0, #0
 8002530:	d11b      	bne.n	800256a <HAL_ADCEx_Calibration_Start+0x136>
    {
      adc_clk_async_presc = LL_ADC_GetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002532:	4b3d      	ldr	r3, [pc, #244]	@ (8002628 <HAL_ADCEx_Calibration_Start+0x1f4>)
 8002534:	0018      	movs	r0, r3
 8002536:	f7ff fee5 	bl	8002304 <LL_ADC_GetCommonClock>
 800253a:	0003      	movs	r3, r0
 800253c:	617b      	str	r3, [r7, #20]

      if (adc_clk_async_presc >= LL_ADC_CLOCK_ASYNC_DIV16)
 800253e:	697a      	ldr	r2, [r7, #20]
 8002540:	23e0      	movs	r3, #224	@ 0xe0
 8002542:	035b      	lsls	r3, r3, #13
 8002544:	429a      	cmp	r2, r3
 8002546:	d310      	bcc.n	800256a <HAL_ADCEx_Calibration_Start+0x136>
      {
        /* Delay loop initialization and execution */
        /* Delay depends on ADC clock prescaler: Compute ADC clock asynchronous prescaler to decimal format */
        delay_cpu_cycles = (1UL << ((adc_clk_async_presc >> ADC_CCR_PRESC_Pos) - 3UL));
 8002548:	697b      	ldr	r3, [r7, #20]
 800254a:	0c9b      	lsrs	r3, r3, #18
 800254c:	3b03      	subs	r3, #3
 800254e:	2201      	movs	r2, #1
 8002550:	409a      	lsls	r2, r3
 8002552:	0013      	movs	r3, r2
 8002554:	60bb      	str	r3, [r7, #8]
        /* Divide variable by 2 to compensate partially CPU processing cycles */
        delay_cpu_cycles >>= 1UL;
 8002556:	68bb      	ldr	r3, [r7, #8]
 8002558:	085b      	lsrs	r3, r3, #1
 800255a:	60bb      	str	r3, [r7, #8]

        while (delay_cpu_cycles != 0UL)
 800255c:	e002      	b.n	8002564 <HAL_ADCEx_Calibration_Start+0x130>
        {
          delay_cpu_cycles--;
 800255e:	68bb      	ldr	r3, [r7, #8]
 8002560:	3b01      	subs	r3, #1
 8002562:	60bb      	str	r3, [r7, #8]
        while (delay_cpu_cycles != 0UL)
 8002564:	68bb      	ldr	r3, [r7, #8]
 8002566:	2b00      	cmp	r3, #0
 8002568:	d1f9      	bne.n	800255e <HAL_ADCEx_Calibration_Start+0x12a>
        }
      }
    }

    LL_ADC_SetCalibrationFactor(hadc->Instance, calibration_factor_accumulated);
 800256a:	687b      	ldr	r3, [r7, #4]
 800256c:	681b      	ldr	r3, [r3, #0]
 800256e:	6a3a      	ldr	r2, [r7, #32]
 8002570:	0011      	movs	r1, r2
 8002572:	0018      	movs	r0, r3
 8002574:	f7ff fedf 	bl	8002336 <LL_ADC_SetCalibrationFactor>
    LL_ADC_Disable(hadc->Instance);
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	681b      	ldr	r3, [r3, #0]
 800257c:	0018      	movs	r0, r3
 800257e:	f7ff ff0d 	bl	800239c <LL_ADC_Disable>

    /* Wait for ADC effectively disabled before changing configuration */
    /* Get tick count */
    tickstart = HAL_GetTick();
 8002582:	f7fe fedb 	bl	800133c <HAL_GetTick>
 8002586:	0003      	movs	r3, r0
 8002588:	613b      	str	r3, [r7, #16]

    while (LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 800258a:	e01b      	b.n	80025c4 <HAL_ADCEx_Calibration_Start+0x190>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 800258c:	f7fe fed6 	bl	800133c <HAL_GetTick>
 8002590:	0002      	movs	r2, r0
 8002592:	693b      	ldr	r3, [r7, #16]
 8002594:	1ad3      	subs	r3, r2, r3
 8002596:	2b02      	cmp	r3, #2
 8002598:	d914      	bls.n	80025c4 <HAL_ADCEx_Calibration_Start+0x190>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	681b      	ldr	r3, [r3, #0]
 800259e:	0018      	movs	r0, r3
 80025a0:	f7ff ff0e 	bl	80023c0 <LL_ADC_IsEnabled>
 80025a4:	1e03      	subs	r3, r0, #0
 80025a6:	d00d      	beq.n	80025c4 <HAL_ADCEx_Calibration_Start+0x190>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80025ac:	2210      	movs	r2, #16
 80025ae:	431a      	orrs	r2, r3
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80025b4:	687b      	ldr	r3, [r7, #4]
 80025b6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80025b8:	2201      	movs	r2, #1
 80025ba:	431a      	orrs	r2, r3
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	65da      	str	r2, [r3, #92]	@ 0x5c

          return HAL_ERROR;
 80025c0:	2301      	movs	r3, #1
 80025c2:	e024      	b.n	800260e <HAL_ADCEx_Calibration_Start+0x1da>
    while (LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 80025c4:	687b      	ldr	r3, [r7, #4]
 80025c6:	681b      	ldr	r3, [r3, #0]
 80025c8:	0018      	movs	r0, r3
 80025ca:	f7ff fef9 	bl	80023c0 <LL_ADC_IsEnabled>
 80025ce:	1e03      	subs	r3, r0, #0
 80025d0:	d1dc      	bne.n	800258c <HAL_ADCEx_Calibration_Start+0x158>
        }
      }
    }

    /* Restore configuration after calibration */
    SET_BIT(hadc->Instance->CFGR1, backup_setting_cfgr1);
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	681b      	ldr	r3, [r3, #0]
 80025d6:	68d9      	ldr	r1, [r3, #12]
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	681b      	ldr	r3, [r3, #0]
 80025dc:	69ba      	ldr	r2, [r7, #24]
 80025de:	430a      	orrs	r2, r1
 80025e0:	60da      	str	r2, [r3, #12]

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80025e2:	687b      	ldr	r3, [r7, #4]
 80025e4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80025e6:	2203      	movs	r2, #3
 80025e8:	4393      	bics	r3, r2
 80025ea:	2201      	movs	r2, #1
 80025ec:	431a      	orrs	r2, r3
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	659a      	str	r2, [r3, #88]	@ 0x58
 80025f2:	e005      	b.n	8002600 <HAL_ADCEx_Calibration_Start+0x1cc>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80025f8:	2210      	movs	r2, #16
 80025fa:	431a      	orrs	r2, r3
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Note: No need to update variable "tmp_hal_status" here: already set    */
    /*       to state "HAL_ERROR" by function disabling the ADC.              */
  }

  __HAL_UNLOCK(hadc);
 8002600:	687b      	ldr	r3, [r7, #4]
 8002602:	2254      	movs	r2, #84	@ 0x54
 8002604:	2100      	movs	r1, #0
 8002606:	5499      	strb	r1, [r3, r2]

  return tmp_hal_status;
 8002608:	231f      	movs	r3, #31
 800260a:	18fb      	adds	r3, r7, r3
 800260c:	781b      	ldrb	r3, [r3, #0]
}
 800260e:	0018      	movs	r0, r3
 8002610:	46bd      	mov	sp, r7
 8002612:	b00b      	add	sp, #44	@ 0x2c
 8002614:	bd90      	pop	{r4, r7, pc}
 8002616:	46c0      	nop			@ (mov r8, r8)
 8002618:	fffffefd 	.word	0xfffffefd
 800261c:	00008003 	.word	0x00008003
 8002620:	ffff7ffc 	.word	0xffff7ffc
 8002624:	0002f1ff 	.word	0x0002f1ff
 8002628:	40012708 	.word	0x40012708

0800262c <HAL_ADCEx_LevelOutOfWindow2Callback>:
  * @brief  Analog watchdog 2 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow2Callback(ADC_HandleTypeDef *hadc)
{
 800262c:	b580      	push	{r7, lr}
 800262e:	b082      	sub	sp, #8
 8002630:	af00      	add	r7, sp, #0
 8002632:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow2Callback must be implemented in the user file.
  */
}
 8002634:	46c0      	nop			@ (mov r8, r8)
 8002636:	46bd      	mov	sp, r7
 8002638:	b002      	add	sp, #8
 800263a:	bd80      	pop	{r7, pc}

0800263c <HAL_ADCEx_LevelOutOfWindow3Callback>:
  * @brief  Analog watchdog 3 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow3Callback(ADC_HandleTypeDef *hadc)
{
 800263c:	b580      	push	{r7, lr}
 800263e:	b082      	sub	sp, #8
 8002640:	af00      	add	r7, sp, #0
 8002642:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow3Callback must be implemented in the user file.
  */
}
 8002644:	46c0      	nop			@ (mov r8, r8)
 8002646:	46bd      	mov	sp, r7
 8002648:	b002      	add	sp, #8
 800264a:	bd80      	pop	{r7, pc}

0800264c <HAL_ADCEx_EndOfSamplingCallback>:
  * @brief  End Of Sampling callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_EndOfSamplingCallback(ADC_HandleTypeDef *hadc)
{
 800264c:	b580      	push	{r7, lr}
 800264e:	b082      	sub	sp, #8
 8002650:	af00      	add	r7, sp, #0
 8002652:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_EndOfSamplingCallback must be implemented in the user file.
  */
}
 8002654:	46c0      	nop			@ (mov r8, r8)
 8002656:	46bd      	mov	sp, r7
 8002658:	b002      	add	sp, #8
 800265a:	bd80      	pop	{r7, pc}

0800265c <HAL_ADCEx_ChannelConfigReadyCallback>:
  * @brief  ADC channel configuration ready callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_ChannelConfigReadyCallback(ADC_HandleTypeDef *hadc)
{
 800265c:	b580      	push	{r7, lr}
 800265e:	b082      	sub	sp, #8
 8002660:	af00      	add	r7, sp, #0
 8002662:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_ChannelConfigReadyCallback must be implemented in the user file.
  */
}
 8002664:	46c0      	nop			@ (mov r8, r8)
 8002666:	46bd      	mov	sp, r7
 8002668:	b002      	add	sp, #8
 800266a:	bd80      	pop	{r7, pc}

0800266c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800266c:	b580      	push	{r7, lr}
 800266e:	b082      	sub	sp, #8
 8002670:	af00      	add	r7, sp, #0
 8002672:	0002      	movs	r2, r0
 8002674:	1dfb      	adds	r3, r7, #7
 8002676:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8002678:	1dfb      	adds	r3, r7, #7
 800267a:	781b      	ldrb	r3, [r3, #0]
 800267c:	2b7f      	cmp	r3, #127	@ 0x7f
 800267e:	d809      	bhi.n	8002694 <__NVIC_EnableIRQ+0x28>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002680:	1dfb      	adds	r3, r7, #7
 8002682:	781b      	ldrb	r3, [r3, #0]
 8002684:	001a      	movs	r2, r3
 8002686:	231f      	movs	r3, #31
 8002688:	401a      	ands	r2, r3
 800268a:	4b04      	ldr	r3, [pc, #16]	@ (800269c <__NVIC_EnableIRQ+0x30>)
 800268c:	2101      	movs	r1, #1
 800268e:	4091      	lsls	r1, r2
 8002690:	000a      	movs	r2, r1
 8002692:	601a      	str	r2, [r3, #0]
    __COMPILER_BARRIER();
  }
}
 8002694:	46c0      	nop			@ (mov r8, r8)
 8002696:	46bd      	mov	sp, r7
 8002698:	b002      	add	sp, #8
 800269a:	bd80      	pop	{r7, pc}
 800269c:	e000e100 	.word	0xe000e100

080026a0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80026a0:	b590      	push	{r4, r7, lr}
 80026a2:	b083      	sub	sp, #12
 80026a4:	af00      	add	r7, sp, #0
 80026a6:	0002      	movs	r2, r0
 80026a8:	6039      	str	r1, [r7, #0]
 80026aa:	1dfb      	adds	r3, r7, #7
 80026ac:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 80026ae:	1dfb      	adds	r3, r7, #7
 80026b0:	781b      	ldrb	r3, [r3, #0]
 80026b2:	2b7f      	cmp	r3, #127	@ 0x7f
 80026b4:	d828      	bhi.n	8002708 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80026b6:	4a2f      	ldr	r2, [pc, #188]	@ (8002774 <__NVIC_SetPriority+0xd4>)
 80026b8:	1dfb      	adds	r3, r7, #7
 80026ba:	781b      	ldrb	r3, [r3, #0]
 80026bc:	b25b      	sxtb	r3, r3
 80026be:	089b      	lsrs	r3, r3, #2
 80026c0:	33c0      	adds	r3, #192	@ 0xc0
 80026c2:	009b      	lsls	r3, r3, #2
 80026c4:	589b      	ldr	r3, [r3, r2]
 80026c6:	1dfa      	adds	r2, r7, #7
 80026c8:	7812      	ldrb	r2, [r2, #0]
 80026ca:	0011      	movs	r1, r2
 80026cc:	2203      	movs	r2, #3
 80026ce:	400a      	ands	r2, r1
 80026d0:	00d2      	lsls	r2, r2, #3
 80026d2:	21ff      	movs	r1, #255	@ 0xff
 80026d4:	4091      	lsls	r1, r2
 80026d6:	000a      	movs	r2, r1
 80026d8:	43d2      	mvns	r2, r2
 80026da:	401a      	ands	r2, r3
 80026dc:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80026de:	683b      	ldr	r3, [r7, #0]
 80026e0:	019b      	lsls	r3, r3, #6
 80026e2:	22ff      	movs	r2, #255	@ 0xff
 80026e4:	401a      	ands	r2, r3
 80026e6:	1dfb      	adds	r3, r7, #7
 80026e8:	781b      	ldrb	r3, [r3, #0]
 80026ea:	0018      	movs	r0, r3
 80026ec:	2303      	movs	r3, #3
 80026ee:	4003      	ands	r3, r0
 80026f0:	00db      	lsls	r3, r3, #3
 80026f2:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80026f4:	481f      	ldr	r0, [pc, #124]	@ (8002774 <__NVIC_SetPriority+0xd4>)
 80026f6:	1dfb      	adds	r3, r7, #7
 80026f8:	781b      	ldrb	r3, [r3, #0]
 80026fa:	b25b      	sxtb	r3, r3
 80026fc:	089b      	lsrs	r3, r3, #2
 80026fe:	430a      	orrs	r2, r1
 8002700:	33c0      	adds	r3, #192	@ 0xc0
 8002702:	009b      	lsls	r3, r3, #2
 8002704:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8002706:	e031      	b.n	800276c <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002708:	4a1b      	ldr	r2, [pc, #108]	@ (8002778 <__NVIC_SetPriority+0xd8>)
 800270a:	1dfb      	adds	r3, r7, #7
 800270c:	781b      	ldrb	r3, [r3, #0]
 800270e:	0019      	movs	r1, r3
 8002710:	230f      	movs	r3, #15
 8002712:	400b      	ands	r3, r1
 8002714:	3b08      	subs	r3, #8
 8002716:	089b      	lsrs	r3, r3, #2
 8002718:	3306      	adds	r3, #6
 800271a:	009b      	lsls	r3, r3, #2
 800271c:	18d3      	adds	r3, r2, r3
 800271e:	3304      	adds	r3, #4
 8002720:	681b      	ldr	r3, [r3, #0]
 8002722:	1dfa      	adds	r2, r7, #7
 8002724:	7812      	ldrb	r2, [r2, #0]
 8002726:	0011      	movs	r1, r2
 8002728:	2203      	movs	r2, #3
 800272a:	400a      	ands	r2, r1
 800272c:	00d2      	lsls	r2, r2, #3
 800272e:	21ff      	movs	r1, #255	@ 0xff
 8002730:	4091      	lsls	r1, r2
 8002732:	000a      	movs	r2, r1
 8002734:	43d2      	mvns	r2, r2
 8002736:	401a      	ands	r2, r3
 8002738:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800273a:	683b      	ldr	r3, [r7, #0]
 800273c:	019b      	lsls	r3, r3, #6
 800273e:	22ff      	movs	r2, #255	@ 0xff
 8002740:	401a      	ands	r2, r3
 8002742:	1dfb      	adds	r3, r7, #7
 8002744:	781b      	ldrb	r3, [r3, #0]
 8002746:	0018      	movs	r0, r3
 8002748:	2303      	movs	r3, #3
 800274a:	4003      	ands	r3, r0
 800274c:	00db      	lsls	r3, r3, #3
 800274e:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002750:	4809      	ldr	r0, [pc, #36]	@ (8002778 <__NVIC_SetPriority+0xd8>)
 8002752:	1dfb      	adds	r3, r7, #7
 8002754:	781b      	ldrb	r3, [r3, #0]
 8002756:	001c      	movs	r4, r3
 8002758:	230f      	movs	r3, #15
 800275a:	4023      	ands	r3, r4
 800275c:	3b08      	subs	r3, #8
 800275e:	089b      	lsrs	r3, r3, #2
 8002760:	430a      	orrs	r2, r1
 8002762:	3306      	adds	r3, #6
 8002764:	009b      	lsls	r3, r3, #2
 8002766:	18c3      	adds	r3, r0, r3
 8002768:	3304      	adds	r3, #4
 800276a:	601a      	str	r2, [r3, #0]
}
 800276c:	46c0      	nop			@ (mov r8, r8)
 800276e:	46bd      	mov	sp, r7
 8002770:	b003      	add	sp, #12
 8002772:	bd90      	pop	{r4, r7, pc}
 8002774:	e000e100 	.word	0xe000e100
 8002778:	e000ed00 	.word	0xe000ed00

0800277c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800277c:	b580      	push	{r7, lr}
 800277e:	b082      	sub	sp, #8
 8002780:	af00      	add	r7, sp, #0
 8002782:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	1e5a      	subs	r2, r3, #1
 8002788:	2380      	movs	r3, #128	@ 0x80
 800278a:	045b      	lsls	r3, r3, #17
 800278c:	429a      	cmp	r2, r3
 800278e:	d301      	bcc.n	8002794 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002790:	2301      	movs	r3, #1
 8002792:	e010      	b.n	80027b6 <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002794:	4b0a      	ldr	r3, [pc, #40]	@ (80027c0 <SysTick_Config+0x44>)
 8002796:	687a      	ldr	r2, [r7, #4]
 8002798:	3a01      	subs	r2, #1
 800279a:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800279c:	2301      	movs	r3, #1
 800279e:	425b      	negs	r3, r3
 80027a0:	2103      	movs	r1, #3
 80027a2:	0018      	movs	r0, r3
 80027a4:	f7ff ff7c 	bl	80026a0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80027a8:	4b05      	ldr	r3, [pc, #20]	@ (80027c0 <SysTick_Config+0x44>)
 80027aa:	2200      	movs	r2, #0
 80027ac:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80027ae:	4b04      	ldr	r3, [pc, #16]	@ (80027c0 <SysTick_Config+0x44>)
 80027b0:	2207      	movs	r2, #7
 80027b2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80027b4:	2300      	movs	r3, #0
}
 80027b6:	0018      	movs	r0, r3
 80027b8:	46bd      	mov	sp, r7
 80027ba:	b002      	add	sp, #8
 80027bc:	bd80      	pop	{r7, pc}
 80027be:	46c0      	nop			@ (mov r8, r8)
 80027c0:	e000e010 	.word	0xe000e010

080027c4 <HAL_NVIC_SetPriority>:
  *         with stm32g0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80027c4:	b580      	push	{r7, lr}
 80027c6:	b084      	sub	sp, #16
 80027c8:	af00      	add	r7, sp, #0
 80027ca:	60b9      	str	r1, [r7, #8]
 80027cc:	607a      	str	r2, [r7, #4]
 80027ce:	210f      	movs	r1, #15
 80027d0:	187b      	adds	r3, r7, r1
 80027d2:	1c02      	adds	r2, r0, #0
 80027d4:	701a      	strb	r2, [r3, #0]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);

  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
 80027d6:	68ba      	ldr	r2, [r7, #8]
 80027d8:	187b      	adds	r3, r7, r1
 80027da:	781b      	ldrb	r3, [r3, #0]
 80027dc:	b25b      	sxtb	r3, r3
 80027de:	0011      	movs	r1, r2
 80027e0:	0018      	movs	r0, r3
 80027e2:	f7ff ff5d 	bl	80026a0 <__NVIC_SetPriority>
}
 80027e6:	46c0      	nop			@ (mov r8, r8)
 80027e8:	46bd      	mov	sp, r7
 80027ea:	b004      	add	sp, #16
 80027ec:	bd80      	pop	{r7, pc}

080027ee <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80027ee:	b580      	push	{r7, lr}
 80027f0:	b082      	sub	sp, #8
 80027f2:	af00      	add	r7, sp, #0
 80027f4:	0002      	movs	r2, r0
 80027f6:	1dfb      	adds	r3, r7, #7
 80027f8:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80027fa:	1dfb      	adds	r3, r7, #7
 80027fc:	781b      	ldrb	r3, [r3, #0]
 80027fe:	b25b      	sxtb	r3, r3
 8002800:	0018      	movs	r0, r3
 8002802:	f7ff ff33 	bl	800266c <__NVIC_EnableIRQ>
}
 8002806:	46c0      	nop			@ (mov r8, r8)
 8002808:	46bd      	mov	sp, r7
 800280a:	b002      	add	sp, #8
 800280c:	bd80      	pop	{r7, pc}

0800280e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800280e:	b580      	push	{r7, lr}
 8002810:	b082      	sub	sp, #8
 8002812:	af00      	add	r7, sp, #0
 8002814:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	0018      	movs	r0, r3
 800281a:	f7ff ffaf 	bl	800277c <SysTick_Config>
 800281e:	0003      	movs	r3, r0
}
 8002820:	0018      	movs	r0, r3
 8002822:	46bd      	mov	sp, r7
 8002824:	b002      	add	sp, #8
 8002826:	bd80      	pop	{r7, pc}

08002828 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002828:	b580      	push	{r7, lr}
 800282a:	b086      	sub	sp, #24
 800282c:	af00      	add	r7, sp, #0
 800282e:	6078      	str	r0, [r7, #4]
 8002830:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002832:	2300      	movs	r3, #0
 8002834:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002836:	e147      	b.n	8002ac8 <HAL_GPIO_Init+0x2a0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8002838:	683b      	ldr	r3, [r7, #0]
 800283a:	681b      	ldr	r3, [r3, #0]
 800283c:	2101      	movs	r1, #1
 800283e:	697a      	ldr	r2, [r7, #20]
 8002840:	4091      	lsls	r1, r2
 8002842:	000a      	movs	r2, r1
 8002844:	4013      	ands	r3, r2
 8002846:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8002848:	68fb      	ldr	r3, [r7, #12]
 800284a:	2b00      	cmp	r3, #0
 800284c:	d100      	bne.n	8002850 <HAL_GPIO_Init+0x28>
 800284e:	e138      	b.n	8002ac2 <HAL_GPIO_Init+0x29a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002850:	683b      	ldr	r3, [r7, #0]
 8002852:	685b      	ldr	r3, [r3, #4]
 8002854:	2203      	movs	r2, #3
 8002856:	4013      	ands	r3, r2
 8002858:	2b01      	cmp	r3, #1
 800285a:	d005      	beq.n	8002868 <HAL_GPIO_Init+0x40>
 800285c:	683b      	ldr	r3, [r7, #0]
 800285e:	685b      	ldr	r3, [r3, #4]
 8002860:	2203      	movs	r2, #3
 8002862:	4013      	ands	r3, r2
 8002864:	2b02      	cmp	r3, #2
 8002866:	d130      	bne.n	80028ca <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	689b      	ldr	r3, [r3, #8]
 800286c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 800286e:	697b      	ldr	r3, [r7, #20]
 8002870:	005b      	lsls	r3, r3, #1
 8002872:	2203      	movs	r2, #3
 8002874:	409a      	lsls	r2, r3
 8002876:	0013      	movs	r3, r2
 8002878:	43da      	mvns	r2, r3
 800287a:	693b      	ldr	r3, [r7, #16]
 800287c:	4013      	ands	r3, r2
 800287e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8002880:	683b      	ldr	r3, [r7, #0]
 8002882:	68da      	ldr	r2, [r3, #12]
 8002884:	697b      	ldr	r3, [r7, #20]
 8002886:	005b      	lsls	r3, r3, #1
 8002888:	409a      	lsls	r2, r3
 800288a:	0013      	movs	r3, r2
 800288c:	693a      	ldr	r2, [r7, #16]
 800288e:	4313      	orrs	r3, r2
 8002890:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	693a      	ldr	r2, [r7, #16]
 8002896:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	685b      	ldr	r3, [r3, #4]
 800289c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800289e:	2201      	movs	r2, #1
 80028a0:	697b      	ldr	r3, [r7, #20]
 80028a2:	409a      	lsls	r2, r3
 80028a4:	0013      	movs	r3, r2
 80028a6:	43da      	mvns	r2, r3
 80028a8:	693b      	ldr	r3, [r7, #16]
 80028aa:	4013      	ands	r3, r2
 80028ac:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80028ae:	683b      	ldr	r3, [r7, #0]
 80028b0:	685b      	ldr	r3, [r3, #4]
 80028b2:	091b      	lsrs	r3, r3, #4
 80028b4:	2201      	movs	r2, #1
 80028b6:	401a      	ands	r2, r3
 80028b8:	697b      	ldr	r3, [r7, #20]
 80028ba:	409a      	lsls	r2, r3
 80028bc:	0013      	movs	r3, r2
 80028be:	693a      	ldr	r2, [r7, #16]
 80028c0:	4313      	orrs	r3, r2
 80028c2:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	693a      	ldr	r2, [r7, #16]
 80028c8:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80028ca:	683b      	ldr	r3, [r7, #0]
 80028cc:	685b      	ldr	r3, [r3, #4]
 80028ce:	2203      	movs	r2, #3
 80028d0:	4013      	ands	r3, r2
 80028d2:	2b03      	cmp	r3, #3
 80028d4:	d017      	beq.n	8002906 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	68db      	ldr	r3, [r3, #12]
 80028da:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 80028dc:	697b      	ldr	r3, [r7, #20]
 80028de:	005b      	lsls	r3, r3, #1
 80028e0:	2203      	movs	r2, #3
 80028e2:	409a      	lsls	r2, r3
 80028e4:	0013      	movs	r3, r2
 80028e6:	43da      	mvns	r2, r3
 80028e8:	693b      	ldr	r3, [r7, #16]
 80028ea:	4013      	ands	r3, r2
 80028ec:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 80028ee:	683b      	ldr	r3, [r7, #0]
 80028f0:	689a      	ldr	r2, [r3, #8]
 80028f2:	697b      	ldr	r3, [r7, #20]
 80028f4:	005b      	lsls	r3, r3, #1
 80028f6:	409a      	lsls	r2, r3
 80028f8:	0013      	movs	r3, r2
 80028fa:	693a      	ldr	r2, [r7, #16]
 80028fc:	4313      	orrs	r3, r2
 80028fe:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	693a      	ldr	r2, [r7, #16]
 8002904:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002906:	683b      	ldr	r3, [r7, #0]
 8002908:	685b      	ldr	r3, [r3, #4]
 800290a:	2203      	movs	r2, #3
 800290c:	4013      	ands	r3, r2
 800290e:	2b02      	cmp	r3, #2
 8002910:	d123      	bne.n	800295a <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8002912:	697b      	ldr	r3, [r7, #20]
 8002914:	08da      	lsrs	r2, r3, #3
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	3208      	adds	r2, #8
 800291a:	0092      	lsls	r2, r2, #2
 800291c:	58d3      	ldr	r3, [r2, r3]
 800291e:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8002920:	697b      	ldr	r3, [r7, #20]
 8002922:	2207      	movs	r2, #7
 8002924:	4013      	ands	r3, r2
 8002926:	009b      	lsls	r3, r3, #2
 8002928:	220f      	movs	r2, #15
 800292a:	409a      	lsls	r2, r3
 800292c:	0013      	movs	r3, r2
 800292e:	43da      	mvns	r2, r3
 8002930:	693b      	ldr	r3, [r7, #16]
 8002932:	4013      	ands	r3, r2
 8002934:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8002936:	683b      	ldr	r3, [r7, #0]
 8002938:	691a      	ldr	r2, [r3, #16]
 800293a:	697b      	ldr	r3, [r7, #20]
 800293c:	2107      	movs	r1, #7
 800293e:	400b      	ands	r3, r1
 8002940:	009b      	lsls	r3, r3, #2
 8002942:	409a      	lsls	r2, r3
 8002944:	0013      	movs	r3, r2
 8002946:	693a      	ldr	r2, [r7, #16]
 8002948:	4313      	orrs	r3, r2
 800294a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 800294c:	697b      	ldr	r3, [r7, #20]
 800294e:	08da      	lsrs	r2, r3, #3
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	3208      	adds	r2, #8
 8002954:	0092      	lsls	r2, r2, #2
 8002956:	6939      	ldr	r1, [r7, #16]
 8002958:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	681b      	ldr	r3, [r3, #0]
 800295e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8002960:	697b      	ldr	r3, [r7, #20]
 8002962:	005b      	lsls	r3, r3, #1
 8002964:	2203      	movs	r2, #3
 8002966:	409a      	lsls	r2, r3
 8002968:	0013      	movs	r3, r2
 800296a:	43da      	mvns	r2, r3
 800296c:	693b      	ldr	r3, [r7, #16]
 800296e:	4013      	ands	r3, r2
 8002970:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8002972:	683b      	ldr	r3, [r7, #0]
 8002974:	685b      	ldr	r3, [r3, #4]
 8002976:	2203      	movs	r2, #3
 8002978:	401a      	ands	r2, r3
 800297a:	697b      	ldr	r3, [r7, #20]
 800297c:	005b      	lsls	r3, r3, #1
 800297e:	409a      	lsls	r2, r3
 8002980:	0013      	movs	r3, r2
 8002982:	693a      	ldr	r2, [r7, #16]
 8002984:	4313      	orrs	r3, r2
 8002986:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	693a      	ldr	r2, [r7, #16]
 800298c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800298e:	683b      	ldr	r3, [r7, #0]
 8002990:	685a      	ldr	r2, [r3, #4]
 8002992:	23c0      	movs	r3, #192	@ 0xc0
 8002994:	029b      	lsls	r3, r3, #10
 8002996:	4013      	ands	r3, r2
 8002998:	d100      	bne.n	800299c <HAL_GPIO_Init+0x174>
 800299a:	e092      	b.n	8002ac2 <HAL_GPIO_Init+0x29a>
      {
        temp = EXTI->EXTICR[position >> 2u];
 800299c:	4a50      	ldr	r2, [pc, #320]	@ (8002ae0 <HAL_GPIO_Init+0x2b8>)
 800299e:	697b      	ldr	r3, [r7, #20]
 80029a0:	089b      	lsrs	r3, r3, #2
 80029a2:	3318      	adds	r3, #24
 80029a4:	009b      	lsls	r3, r3, #2
 80029a6:	589b      	ldr	r3, [r3, r2]
 80029a8:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (8u * (position & 0x03u)));
 80029aa:	697b      	ldr	r3, [r7, #20]
 80029ac:	2203      	movs	r2, #3
 80029ae:	4013      	ands	r3, r2
 80029b0:	00db      	lsls	r3, r3, #3
 80029b2:	220f      	movs	r2, #15
 80029b4:	409a      	lsls	r2, r3
 80029b6:	0013      	movs	r3, r2
 80029b8:	43da      	mvns	r2, r3
 80029ba:	693b      	ldr	r3, [r7, #16]
 80029bc:	4013      	ands	r3, r2
 80029be:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u)));
 80029c0:	687a      	ldr	r2, [r7, #4]
 80029c2:	23a0      	movs	r3, #160	@ 0xa0
 80029c4:	05db      	lsls	r3, r3, #23
 80029c6:	429a      	cmp	r2, r3
 80029c8:	d013      	beq.n	80029f2 <HAL_GPIO_Init+0x1ca>
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	4a45      	ldr	r2, [pc, #276]	@ (8002ae4 <HAL_GPIO_Init+0x2bc>)
 80029ce:	4293      	cmp	r3, r2
 80029d0:	d00d      	beq.n	80029ee <HAL_GPIO_Init+0x1c6>
 80029d2:	687b      	ldr	r3, [r7, #4]
 80029d4:	4a44      	ldr	r2, [pc, #272]	@ (8002ae8 <HAL_GPIO_Init+0x2c0>)
 80029d6:	4293      	cmp	r3, r2
 80029d8:	d007      	beq.n	80029ea <HAL_GPIO_Init+0x1c2>
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	4a43      	ldr	r2, [pc, #268]	@ (8002aec <HAL_GPIO_Init+0x2c4>)
 80029de:	4293      	cmp	r3, r2
 80029e0:	d101      	bne.n	80029e6 <HAL_GPIO_Init+0x1be>
 80029e2:	2303      	movs	r3, #3
 80029e4:	e006      	b.n	80029f4 <HAL_GPIO_Init+0x1cc>
 80029e6:	2305      	movs	r3, #5
 80029e8:	e004      	b.n	80029f4 <HAL_GPIO_Init+0x1cc>
 80029ea:	2302      	movs	r3, #2
 80029ec:	e002      	b.n	80029f4 <HAL_GPIO_Init+0x1cc>
 80029ee:	2301      	movs	r3, #1
 80029f0:	e000      	b.n	80029f4 <HAL_GPIO_Init+0x1cc>
 80029f2:	2300      	movs	r3, #0
 80029f4:	697a      	ldr	r2, [r7, #20]
 80029f6:	2103      	movs	r1, #3
 80029f8:	400a      	ands	r2, r1
 80029fa:	00d2      	lsls	r2, r2, #3
 80029fc:	4093      	lsls	r3, r2
 80029fe:	693a      	ldr	r2, [r7, #16]
 8002a00:	4313      	orrs	r3, r2
 8002a02:	613b      	str	r3, [r7, #16]
        EXTI->EXTICR[position >> 2u] = temp;
 8002a04:	4936      	ldr	r1, [pc, #216]	@ (8002ae0 <HAL_GPIO_Init+0x2b8>)
 8002a06:	697b      	ldr	r3, [r7, #20]
 8002a08:	089b      	lsrs	r3, r3, #2
 8002a0a:	3318      	adds	r3, #24
 8002a0c:	009b      	lsls	r3, r3, #2
 8002a0e:	693a      	ldr	r2, [r7, #16]
 8002a10:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8002a12:	4b33      	ldr	r3, [pc, #204]	@ (8002ae0 <HAL_GPIO_Init+0x2b8>)
 8002a14:	681b      	ldr	r3, [r3, #0]
 8002a16:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002a18:	68fb      	ldr	r3, [r7, #12]
 8002a1a:	43da      	mvns	r2, r3
 8002a1c:	693b      	ldr	r3, [r7, #16]
 8002a1e:	4013      	ands	r3, r2
 8002a20:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8002a22:	683b      	ldr	r3, [r7, #0]
 8002a24:	685a      	ldr	r2, [r3, #4]
 8002a26:	2380      	movs	r3, #128	@ 0x80
 8002a28:	035b      	lsls	r3, r3, #13
 8002a2a:	4013      	ands	r3, r2
 8002a2c:	d003      	beq.n	8002a36 <HAL_GPIO_Init+0x20e>
        {
          temp |= iocurrent;
 8002a2e:	693a      	ldr	r2, [r7, #16]
 8002a30:	68fb      	ldr	r3, [r7, #12]
 8002a32:	4313      	orrs	r3, r2
 8002a34:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8002a36:	4b2a      	ldr	r3, [pc, #168]	@ (8002ae0 <HAL_GPIO_Init+0x2b8>)
 8002a38:	693a      	ldr	r2, [r7, #16]
 8002a3a:	601a      	str	r2, [r3, #0]

        temp = EXTI->FTSR1;
 8002a3c:	4b28      	ldr	r3, [pc, #160]	@ (8002ae0 <HAL_GPIO_Init+0x2b8>)
 8002a3e:	685b      	ldr	r3, [r3, #4]
 8002a40:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002a42:	68fb      	ldr	r3, [r7, #12]
 8002a44:	43da      	mvns	r2, r3
 8002a46:	693b      	ldr	r3, [r7, #16]
 8002a48:	4013      	ands	r3, r2
 8002a4a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8002a4c:	683b      	ldr	r3, [r7, #0]
 8002a4e:	685a      	ldr	r2, [r3, #4]
 8002a50:	2380      	movs	r3, #128	@ 0x80
 8002a52:	039b      	lsls	r3, r3, #14
 8002a54:	4013      	ands	r3, r2
 8002a56:	d003      	beq.n	8002a60 <HAL_GPIO_Init+0x238>
        {
          temp |= iocurrent;
 8002a58:	693a      	ldr	r2, [r7, #16]
 8002a5a:	68fb      	ldr	r3, [r7, #12]
 8002a5c:	4313      	orrs	r3, r2
 8002a5e:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8002a60:	4b1f      	ldr	r3, [pc, #124]	@ (8002ae0 <HAL_GPIO_Init+0x2b8>)
 8002a62:	693a      	ldr	r2, [r7, #16]
 8002a64:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8002a66:	4a1e      	ldr	r2, [pc, #120]	@ (8002ae0 <HAL_GPIO_Init+0x2b8>)
 8002a68:	2384      	movs	r3, #132	@ 0x84
 8002a6a:	58d3      	ldr	r3, [r2, r3]
 8002a6c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002a6e:	68fb      	ldr	r3, [r7, #12]
 8002a70:	43da      	mvns	r2, r3
 8002a72:	693b      	ldr	r3, [r7, #16]
 8002a74:	4013      	ands	r3, r2
 8002a76:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8002a78:	683b      	ldr	r3, [r7, #0]
 8002a7a:	685a      	ldr	r2, [r3, #4]
 8002a7c:	2380      	movs	r3, #128	@ 0x80
 8002a7e:	029b      	lsls	r3, r3, #10
 8002a80:	4013      	ands	r3, r2
 8002a82:	d003      	beq.n	8002a8c <HAL_GPIO_Init+0x264>
        {
          temp |= iocurrent;
 8002a84:	693a      	ldr	r2, [r7, #16]
 8002a86:	68fb      	ldr	r3, [r7, #12]
 8002a88:	4313      	orrs	r3, r2
 8002a8a:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8002a8c:	4914      	ldr	r1, [pc, #80]	@ (8002ae0 <HAL_GPIO_Init+0x2b8>)
 8002a8e:	2284      	movs	r2, #132	@ 0x84
 8002a90:	693b      	ldr	r3, [r7, #16]
 8002a92:	508b      	str	r3, [r1, r2]

        temp = EXTI->IMR1;
 8002a94:	4a12      	ldr	r2, [pc, #72]	@ (8002ae0 <HAL_GPIO_Init+0x2b8>)
 8002a96:	2380      	movs	r3, #128	@ 0x80
 8002a98:	58d3      	ldr	r3, [r2, r3]
 8002a9a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002a9c:	68fb      	ldr	r3, [r7, #12]
 8002a9e:	43da      	mvns	r2, r3
 8002aa0:	693b      	ldr	r3, [r7, #16]
 8002aa2:	4013      	ands	r3, r2
 8002aa4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8002aa6:	683b      	ldr	r3, [r7, #0]
 8002aa8:	685a      	ldr	r2, [r3, #4]
 8002aaa:	2380      	movs	r3, #128	@ 0x80
 8002aac:	025b      	lsls	r3, r3, #9
 8002aae:	4013      	ands	r3, r2
 8002ab0:	d003      	beq.n	8002aba <HAL_GPIO_Init+0x292>
        {
          temp |= iocurrent;
 8002ab2:	693a      	ldr	r2, [r7, #16]
 8002ab4:	68fb      	ldr	r3, [r7, #12]
 8002ab6:	4313      	orrs	r3, r2
 8002ab8:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8002aba:	4909      	ldr	r1, [pc, #36]	@ (8002ae0 <HAL_GPIO_Init+0x2b8>)
 8002abc:	2280      	movs	r2, #128	@ 0x80
 8002abe:	693b      	ldr	r3, [r7, #16]
 8002ac0:	508b      	str	r3, [r1, r2]
      }
    }

    position++;
 8002ac2:	697b      	ldr	r3, [r7, #20]
 8002ac4:	3301      	adds	r3, #1
 8002ac6:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002ac8:	683b      	ldr	r3, [r7, #0]
 8002aca:	681a      	ldr	r2, [r3, #0]
 8002acc:	697b      	ldr	r3, [r7, #20]
 8002ace:	40da      	lsrs	r2, r3
 8002ad0:	1e13      	subs	r3, r2, #0
 8002ad2:	d000      	beq.n	8002ad6 <HAL_GPIO_Init+0x2ae>
 8002ad4:	e6b0      	b.n	8002838 <HAL_GPIO_Init+0x10>
  }
}
 8002ad6:	46c0      	nop			@ (mov r8, r8)
 8002ad8:	46c0      	nop			@ (mov r8, r8)
 8002ada:	46bd      	mov	sp, r7
 8002adc:	b006      	add	sp, #24
 8002ade:	bd80      	pop	{r7, pc}
 8002ae0:	40021800 	.word	0x40021800
 8002ae4:	50000400 	.word	0x50000400
 8002ae8:	50000800 	.word	0x50000800
 8002aec:	50000c00 	.word	0x50000c00

08002af0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002af0:	b580      	push	{r7, lr}
 8002af2:	b082      	sub	sp, #8
 8002af4:	af00      	add	r7, sp, #0
 8002af6:	6078      	str	r0, [r7, #4]
 8002af8:	0008      	movs	r0, r1
 8002afa:	0011      	movs	r1, r2
 8002afc:	1cbb      	adds	r3, r7, #2
 8002afe:	1c02      	adds	r2, r0, #0
 8002b00:	801a      	strh	r2, [r3, #0]
 8002b02:	1c7b      	adds	r3, r7, #1
 8002b04:	1c0a      	adds	r2, r1, #0
 8002b06:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002b08:	1c7b      	adds	r3, r7, #1
 8002b0a:	781b      	ldrb	r3, [r3, #0]
 8002b0c:	2b00      	cmp	r3, #0
 8002b0e:	d004      	beq.n	8002b1a <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8002b10:	1cbb      	adds	r3, r7, #2
 8002b12:	881a      	ldrh	r2, [r3, #0]
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002b18:	e003      	b.n	8002b22 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8002b1a:	1cbb      	adds	r3, r7, #2
 8002b1c:	881a      	ldrh	r2, [r3, #0]
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8002b22:	46c0      	nop			@ (mov r8, r8)
 8002b24:	46bd      	mov	sp, r7
 8002b26:	b002      	add	sp, #8
 8002b28:	bd80      	pop	{r7, pc}

08002b2a <HAL_GPIO_TogglePin>:
  * @param  GPIO_Pin specifies the pin to be toggled.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8002b2a:	b580      	push	{r7, lr}
 8002b2c:	b084      	sub	sp, #16
 8002b2e:	af00      	add	r7, sp, #0
 8002b30:	6078      	str	r0, [r7, #4]
 8002b32:	000a      	movs	r2, r1
 8002b34:	1cbb      	adds	r3, r7, #2
 8002b36:	801a      	strh	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	695b      	ldr	r3, [r3, #20]
 8002b3c:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8002b3e:	1cbb      	adds	r3, r7, #2
 8002b40:	881b      	ldrh	r3, [r3, #0]
 8002b42:	68fa      	ldr	r2, [r7, #12]
 8002b44:	4013      	ands	r3, r2
 8002b46:	041a      	lsls	r2, r3, #16
 8002b48:	68fb      	ldr	r3, [r7, #12]
 8002b4a:	43db      	mvns	r3, r3
 8002b4c:	1cb9      	adds	r1, r7, #2
 8002b4e:	8809      	ldrh	r1, [r1, #0]
 8002b50:	400b      	ands	r3, r1
 8002b52:	431a      	orrs	r2, r3
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	619a      	str	r2, [r3, #24]
}
 8002b58:	46c0      	nop			@ (mov r8, r8)
 8002b5a:	46bd      	mov	sp, r7
 8002b5c:	b004      	add	sp, #16
 8002b5e:	bd80      	pop	{r7, pc}

08002b60 <HAL_PWR_EnableBkUpAccess>:
  *         possible unwanted write accesses. All RTC & TAMP registers (backup
  *         registers included) and RCC BDCR register are concerned.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8002b60:	b580      	push	{r7, lr}
 8002b62:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002b64:	4b04      	ldr	r3, [pc, #16]	@ (8002b78 <HAL_PWR_EnableBkUpAccess+0x18>)
 8002b66:	681a      	ldr	r2, [r3, #0]
 8002b68:	4b03      	ldr	r3, [pc, #12]	@ (8002b78 <HAL_PWR_EnableBkUpAccess+0x18>)
 8002b6a:	2180      	movs	r1, #128	@ 0x80
 8002b6c:	0049      	lsls	r1, r1, #1
 8002b6e:	430a      	orrs	r2, r1
 8002b70:	601a      	str	r2, [r3, #0]
}
 8002b72:	46c0      	nop			@ (mov r8, r8)
 8002b74:	46bd      	mov	sp, r7
 8002b76:	bd80      	pop	{r7, pc}
 8002b78:	40007000 	.word	0x40007000

08002b7c <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        6 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8002b7c:	b580      	push	{r7, lr}
 8002b7e:	b084      	sub	sp, #16
 8002b80:	af00      	add	r7, sp, #0
 8002b82:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Modify voltage scaling range */
  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 8002b84:	4b19      	ldr	r3, [pc, #100]	@ (8002bec <HAL_PWREx_ControlVoltageScaling+0x70>)
 8002b86:	681b      	ldr	r3, [r3, #0]
 8002b88:	4a19      	ldr	r2, [pc, #100]	@ (8002bf0 <HAL_PWREx_ControlVoltageScaling+0x74>)
 8002b8a:	4013      	ands	r3, r2
 8002b8c:	0019      	movs	r1, r3
 8002b8e:	4b17      	ldr	r3, [pc, #92]	@ (8002bec <HAL_PWREx_ControlVoltageScaling+0x70>)
 8002b90:	687a      	ldr	r2, [r7, #4]
 8002b92:	430a      	orrs	r2, r1
 8002b94:	601a      	str	r2, [r3, #0]

  /* In case of Range 1 selected, we need to ensure that main regulator reaches new value */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002b96:	687a      	ldr	r2, [r7, #4]
 8002b98:	2380      	movs	r3, #128	@ 0x80
 8002b9a:	009b      	lsls	r3, r3, #2
 8002b9c:	429a      	cmp	r2, r3
 8002b9e:	d11f      	bne.n	8002be0 <HAL_PWREx_ControlVoltageScaling+0x64>
  {
    /* Set timeout value */
    wait_loop_index = ((PWR_VOSF_SETTING_DELAY_6_US * SystemCoreClock) / 1000000U) + 1U;
 8002ba0:	4b14      	ldr	r3, [pc, #80]	@ (8002bf4 <HAL_PWREx_ControlVoltageScaling+0x78>)
 8002ba2:	681a      	ldr	r2, [r3, #0]
 8002ba4:	0013      	movs	r3, r2
 8002ba6:	005b      	lsls	r3, r3, #1
 8002ba8:	189b      	adds	r3, r3, r2
 8002baa:	005b      	lsls	r3, r3, #1
 8002bac:	4912      	ldr	r1, [pc, #72]	@ (8002bf8 <HAL_PWREx_ControlVoltageScaling+0x7c>)
 8002bae:	0018      	movs	r0, r3
 8002bb0:	f7fd faa6 	bl	8000100 <__udivsi3>
 8002bb4:	0003      	movs	r3, r0
 8002bb6:	3301      	adds	r3, #1
 8002bb8:	60fb      	str	r3, [r7, #12]

    /* Wait until VOSF is reset */
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8002bba:	e008      	b.n	8002bce <HAL_PWREx_ControlVoltageScaling+0x52>
    {
      if (wait_loop_index != 0U)
 8002bbc:	68fb      	ldr	r3, [r7, #12]
 8002bbe:	2b00      	cmp	r3, #0
 8002bc0:	d003      	beq.n	8002bca <HAL_PWREx_ControlVoltageScaling+0x4e>
      {
        wait_loop_index--;
 8002bc2:	68fb      	ldr	r3, [r7, #12]
 8002bc4:	3b01      	subs	r3, #1
 8002bc6:	60fb      	str	r3, [r7, #12]
 8002bc8:	e001      	b.n	8002bce <HAL_PWREx_ControlVoltageScaling+0x52>
      }
      else
      {
        return HAL_TIMEOUT;
 8002bca:	2303      	movs	r3, #3
 8002bcc:	e009      	b.n	8002be2 <HAL_PWREx_ControlVoltageScaling+0x66>
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8002bce:	4b07      	ldr	r3, [pc, #28]	@ (8002bec <HAL_PWREx_ControlVoltageScaling+0x70>)
 8002bd0:	695a      	ldr	r2, [r3, #20]
 8002bd2:	2380      	movs	r3, #128	@ 0x80
 8002bd4:	00db      	lsls	r3, r3, #3
 8002bd6:	401a      	ands	r2, r3
 8002bd8:	2380      	movs	r3, #128	@ 0x80
 8002bda:	00db      	lsls	r3, r3, #3
 8002bdc:	429a      	cmp	r2, r3
 8002bde:	d0ed      	beq.n	8002bbc <HAL_PWREx_ControlVoltageScaling+0x40>
      }
    }
  }

  return HAL_OK;
 8002be0:	2300      	movs	r3, #0
}
 8002be2:	0018      	movs	r0, r3
 8002be4:	46bd      	mov	sp, r7
 8002be6:	b004      	add	sp, #16
 8002be8:	bd80      	pop	{r7, pc}
 8002bea:	46c0      	nop			@ (mov r8, r8)
 8002bec:	40007000 	.word	0x40007000
 8002bf0:	fffff9ff 	.word	0xfffff9ff
 8002bf4:	20000000 	.word	0x20000000
 8002bf8:	000f4240 	.word	0x000f4240

08002bfc <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to LSE Off
  *         first and then to LSE On or LSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002bfc:	b580      	push	{r7, lr}
 8002bfe:	b088      	sub	sp, #32
 8002c00:	af00      	add	r7, sp, #0
 8002c02:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	2b00      	cmp	r3, #0
 8002c08:	d101      	bne.n	8002c0e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002c0a:	2301      	movs	r3, #1
 8002c0c:	e2f3      	b.n	80031f6 <HAL_RCC_OscConfig+0x5fa>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002c0e:	687b      	ldr	r3, [r7, #4]
 8002c10:	681b      	ldr	r3, [r3, #0]
 8002c12:	2201      	movs	r2, #1
 8002c14:	4013      	ands	r3, r2
 8002c16:	d100      	bne.n	8002c1a <HAL_RCC_OscConfig+0x1e>
 8002c18:	e07c      	b.n	8002d14 <HAL_RCC_OscConfig+0x118>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002c1a:	4bc3      	ldr	r3, [pc, #780]	@ (8002f28 <HAL_RCC_OscConfig+0x32c>)
 8002c1c:	689b      	ldr	r3, [r3, #8]
 8002c1e:	2238      	movs	r2, #56	@ 0x38
 8002c20:	4013      	ands	r3, r2
 8002c22:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002c24:	4bc0      	ldr	r3, [pc, #768]	@ (8002f28 <HAL_RCC_OscConfig+0x32c>)
 8002c26:	68db      	ldr	r3, [r3, #12]
 8002c28:	2203      	movs	r2, #3
 8002c2a:	4013      	ands	r3, r2
 8002c2c:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSE))
 8002c2e:	69bb      	ldr	r3, [r7, #24]
 8002c30:	2b10      	cmp	r3, #16
 8002c32:	d102      	bne.n	8002c3a <HAL_RCC_OscConfig+0x3e>
 8002c34:	697b      	ldr	r3, [r7, #20]
 8002c36:	2b03      	cmp	r3, #3
 8002c38:	d002      	beq.n	8002c40 <HAL_RCC_OscConfig+0x44>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE))
 8002c3a:	69bb      	ldr	r3, [r7, #24]
 8002c3c:	2b08      	cmp	r3, #8
 8002c3e:	d10b      	bne.n	8002c58 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002c40:	4bb9      	ldr	r3, [pc, #740]	@ (8002f28 <HAL_RCC_OscConfig+0x32c>)
 8002c42:	681a      	ldr	r2, [r3, #0]
 8002c44:	2380      	movs	r3, #128	@ 0x80
 8002c46:	029b      	lsls	r3, r3, #10
 8002c48:	4013      	ands	r3, r2
 8002c4a:	d062      	beq.n	8002d12 <HAL_RCC_OscConfig+0x116>
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	685b      	ldr	r3, [r3, #4]
 8002c50:	2b00      	cmp	r3, #0
 8002c52:	d15e      	bne.n	8002d12 <HAL_RCC_OscConfig+0x116>
      {
        return HAL_ERROR;
 8002c54:	2301      	movs	r3, #1
 8002c56:	e2ce      	b.n	80031f6 <HAL_RCC_OscConfig+0x5fa>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	685a      	ldr	r2, [r3, #4]
 8002c5c:	2380      	movs	r3, #128	@ 0x80
 8002c5e:	025b      	lsls	r3, r3, #9
 8002c60:	429a      	cmp	r2, r3
 8002c62:	d107      	bne.n	8002c74 <HAL_RCC_OscConfig+0x78>
 8002c64:	4bb0      	ldr	r3, [pc, #704]	@ (8002f28 <HAL_RCC_OscConfig+0x32c>)
 8002c66:	681a      	ldr	r2, [r3, #0]
 8002c68:	4baf      	ldr	r3, [pc, #700]	@ (8002f28 <HAL_RCC_OscConfig+0x32c>)
 8002c6a:	2180      	movs	r1, #128	@ 0x80
 8002c6c:	0249      	lsls	r1, r1, #9
 8002c6e:	430a      	orrs	r2, r1
 8002c70:	601a      	str	r2, [r3, #0]
 8002c72:	e020      	b.n	8002cb6 <HAL_RCC_OscConfig+0xba>
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	685a      	ldr	r2, [r3, #4]
 8002c78:	23a0      	movs	r3, #160	@ 0xa0
 8002c7a:	02db      	lsls	r3, r3, #11
 8002c7c:	429a      	cmp	r2, r3
 8002c7e:	d10e      	bne.n	8002c9e <HAL_RCC_OscConfig+0xa2>
 8002c80:	4ba9      	ldr	r3, [pc, #676]	@ (8002f28 <HAL_RCC_OscConfig+0x32c>)
 8002c82:	681a      	ldr	r2, [r3, #0]
 8002c84:	4ba8      	ldr	r3, [pc, #672]	@ (8002f28 <HAL_RCC_OscConfig+0x32c>)
 8002c86:	2180      	movs	r1, #128	@ 0x80
 8002c88:	02c9      	lsls	r1, r1, #11
 8002c8a:	430a      	orrs	r2, r1
 8002c8c:	601a      	str	r2, [r3, #0]
 8002c8e:	4ba6      	ldr	r3, [pc, #664]	@ (8002f28 <HAL_RCC_OscConfig+0x32c>)
 8002c90:	681a      	ldr	r2, [r3, #0]
 8002c92:	4ba5      	ldr	r3, [pc, #660]	@ (8002f28 <HAL_RCC_OscConfig+0x32c>)
 8002c94:	2180      	movs	r1, #128	@ 0x80
 8002c96:	0249      	lsls	r1, r1, #9
 8002c98:	430a      	orrs	r2, r1
 8002c9a:	601a      	str	r2, [r3, #0]
 8002c9c:	e00b      	b.n	8002cb6 <HAL_RCC_OscConfig+0xba>
 8002c9e:	4ba2      	ldr	r3, [pc, #648]	@ (8002f28 <HAL_RCC_OscConfig+0x32c>)
 8002ca0:	681a      	ldr	r2, [r3, #0]
 8002ca2:	4ba1      	ldr	r3, [pc, #644]	@ (8002f28 <HAL_RCC_OscConfig+0x32c>)
 8002ca4:	49a1      	ldr	r1, [pc, #644]	@ (8002f2c <HAL_RCC_OscConfig+0x330>)
 8002ca6:	400a      	ands	r2, r1
 8002ca8:	601a      	str	r2, [r3, #0]
 8002caa:	4b9f      	ldr	r3, [pc, #636]	@ (8002f28 <HAL_RCC_OscConfig+0x32c>)
 8002cac:	681a      	ldr	r2, [r3, #0]
 8002cae:	4b9e      	ldr	r3, [pc, #632]	@ (8002f28 <HAL_RCC_OscConfig+0x32c>)
 8002cb0:	499f      	ldr	r1, [pc, #636]	@ (8002f30 <HAL_RCC_OscConfig+0x334>)
 8002cb2:	400a      	ands	r2, r1
 8002cb4:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	685b      	ldr	r3, [r3, #4]
 8002cba:	2b00      	cmp	r3, #0
 8002cbc:	d014      	beq.n	8002ce8 <HAL_RCC_OscConfig+0xec>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002cbe:	f7fe fb3d 	bl	800133c <HAL_GetTick>
 8002cc2:	0003      	movs	r3, r0
 8002cc4:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002cc6:	e008      	b.n	8002cda <HAL_RCC_OscConfig+0xde>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002cc8:	f7fe fb38 	bl	800133c <HAL_GetTick>
 8002ccc:	0002      	movs	r2, r0
 8002cce:	693b      	ldr	r3, [r7, #16]
 8002cd0:	1ad3      	subs	r3, r2, r3
 8002cd2:	2b64      	cmp	r3, #100	@ 0x64
 8002cd4:	d901      	bls.n	8002cda <HAL_RCC_OscConfig+0xde>
          {
            return HAL_TIMEOUT;
 8002cd6:	2303      	movs	r3, #3
 8002cd8:	e28d      	b.n	80031f6 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002cda:	4b93      	ldr	r3, [pc, #588]	@ (8002f28 <HAL_RCC_OscConfig+0x32c>)
 8002cdc:	681a      	ldr	r2, [r3, #0]
 8002cde:	2380      	movs	r3, #128	@ 0x80
 8002ce0:	029b      	lsls	r3, r3, #10
 8002ce2:	4013      	ands	r3, r2
 8002ce4:	d0f0      	beq.n	8002cc8 <HAL_RCC_OscConfig+0xcc>
 8002ce6:	e015      	b.n	8002d14 <HAL_RCC_OscConfig+0x118>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002ce8:	f7fe fb28 	bl	800133c <HAL_GetTick>
 8002cec:	0003      	movs	r3, r0
 8002cee:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002cf0:	e008      	b.n	8002d04 <HAL_RCC_OscConfig+0x108>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002cf2:	f7fe fb23 	bl	800133c <HAL_GetTick>
 8002cf6:	0002      	movs	r2, r0
 8002cf8:	693b      	ldr	r3, [r7, #16]
 8002cfa:	1ad3      	subs	r3, r2, r3
 8002cfc:	2b64      	cmp	r3, #100	@ 0x64
 8002cfe:	d901      	bls.n	8002d04 <HAL_RCC_OscConfig+0x108>
          {
            return HAL_TIMEOUT;
 8002d00:	2303      	movs	r3, #3
 8002d02:	e278      	b.n	80031f6 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002d04:	4b88      	ldr	r3, [pc, #544]	@ (8002f28 <HAL_RCC_OscConfig+0x32c>)
 8002d06:	681a      	ldr	r2, [r3, #0]
 8002d08:	2380      	movs	r3, #128	@ 0x80
 8002d0a:	029b      	lsls	r3, r3, #10
 8002d0c:	4013      	ands	r3, r2
 8002d0e:	d1f0      	bne.n	8002cf2 <HAL_RCC_OscConfig+0xf6>
 8002d10:	e000      	b.n	8002d14 <HAL_RCC_OscConfig+0x118>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002d12:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	681b      	ldr	r3, [r3, #0]
 8002d18:	2202      	movs	r2, #2
 8002d1a:	4013      	ands	r3, r2
 8002d1c:	d100      	bne.n	8002d20 <HAL_RCC_OscConfig+0x124>
 8002d1e:	e099      	b.n	8002e54 <HAL_RCC_OscConfig+0x258>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDiv));

    /* Check if HSI16 is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002d20:	4b81      	ldr	r3, [pc, #516]	@ (8002f28 <HAL_RCC_OscConfig+0x32c>)
 8002d22:	689b      	ldr	r3, [r3, #8]
 8002d24:	2238      	movs	r2, #56	@ 0x38
 8002d26:	4013      	ands	r3, r2
 8002d28:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002d2a:	4b7f      	ldr	r3, [pc, #508]	@ (8002f28 <HAL_RCC_OscConfig+0x32c>)
 8002d2c:	68db      	ldr	r3, [r3, #12]
 8002d2e:	2203      	movs	r2, #3
 8002d30:	4013      	ands	r3, r2
 8002d32:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSI))
 8002d34:	69bb      	ldr	r3, [r7, #24]
 8002d36:	2b10      	cmp	r3, #16
 8002d38:	d102      	bne.n	8002d40 <HAL_RCC_OscConfig+0x144>
 8002d3a:	697b      	ldr	r3, [r7, #20]
 8002d3c:	2b02      	cmp	r3, #2
 8002d3e:	d002      	beq.n	8002d46 <HAL_RCC_OscConfig+0x14a>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI))
 8002d40:	69bb      	ldr	r3, [r7, #24]
 8002d42:	2b00      	cmp	r3, #0
 8002d44:	d135      	bne.n	8002db2 <HAL_RCC_OscConfig+0x1b6>
    {
      /* When HSI is used as system clock or as PLL input clock it can not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002d46:	4b78      	ldr	r3, [pc, #480]	@ (8002f28 <HAL_RCC_OscConfig+0x32c>)
 8002d48:	681a      	ldr	r2, [r3, #0]
 8002d4a:	2380      	movs	r3, #128	@ 0x80
 8002d4c:	00db      	lsls	r3, r3, #3
 8002d4e:	4013      	ands	r3, r2
 8002d50:	d005      	beq.n	8002d5e <HAL_RCC_OscConfig+0x162>
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	68db      	ldr	r3, [r3, #12]
 8002d56:	2b00      	cmp	r3, #0
 8002d58:	d101      	bne.n	8002d5e <HAL_RCC_OscConfig+0x162>
      {
        return HAL_ERROR;
 8002d5a:	2301      	movs	r3, #1
 8002d5c:	e24b      	b.n	80031f6 <HAL_RCC_OscConfig+0x5fa>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002d5e:	4b72      	ldr	r3, [pc, #456]	@ (8002f28 <HAL_RCC_OscConfig+0x32c>)
 8002d60:	685b      	ldr	r3, [r3, #4]
 8002d62:	4a74      	ldr	r2, [pc, #464]	@ (8002f34 <HAL_RCC_OscConfig+0x338>)
 8002d64:	4013      	ands	r3, r2
 8002d66:	0019      	movs	r1, r3
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	695b      	ldr	r3, [r3, #20]
 8002d6c:	021a      	lsls	r2, r3, #8
 8002d6e:	4b6e      	ldr	r3, [pc, #440]	@ (8002f28 <HAL_RCC_OscConfig+0x32c>)
 8002d70:	430a      	orrs	r2, r1
 8002d72:	605a      	str	r2, [r3, #4]

        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002d74:	69bb      	ldr	r3, [r7, #24]
 8002d76:	2b00      	cmp	r3, #0
 8002d78:	d112      	bne.n	8002da0 <HAL_RCC_OscConfig+0x1a4>
        {
          /* Adjust the HSI16 division factor */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8002d7a:	4b6b      	ldr	r3, [pc, #428]	@ (8002f28 <HAL_RCC_OscConfig+0x32c>)
 8002d7c:	681b      	ldr	r3, [r3, #0]
 8002d7e:	4a6e      	ldr	r2, [pc, #440]	@ (8002f38 <HAL_RCC_OscConfig+0x33c>)
 8002d80:	4013      	ands	r3, r2
 8002d82:	0019      	movs	r1, r3
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	691a      	ldr	r2, [r3, #16]
 8002d88:	4b67      	ldr	r3, [pc, #412]	@ (8002f28 <HAL_RCC_OscConfig+0x32c>)
 8002d8a:	430a      	orrs	r2, r1
 8002d8c:	601a      	str	r2, [r3, #0]

          /* Update the SystemCoreClock global variable with HSISYS value  */
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 8002d8e:	4b66      	ldr	r3, [pc, #408]	@ (8002f28 <HAL_RCC_OscConfig+0x32c>)
 8002d90:	681b      	ldr	r3, [r3, #0]
 8002d92:	0adb      	lsrs	r3, r3, #11
 8002d94:	2207      	movs	r2, #7
 8002d96:	4013      	ands	r3, r2
 8002d98:	4a68      	ldr	r2, [pc, #416]	@ (8002f3c <HAL_RCC_OscConfig+0x340>)
 8002d9a:	40da      	lsrs	r2, r3
 8002d9c:	4b68      	ldr	r3, [pc, #416]	@ (8002f40 <HAL_RCC_OscConfig+0x344>)
 8002d9e:	601a      	str	r2, [r3, #0]
        }

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8002da0:	4b68      	ldr	r3, [pc, #416]	@ (8002f44 <HAL_RCC_OscConfig+0x348>)
 8002da2:	681b      	ldr	r3, [r3, #0]
 8002da4:	0018      	movs	r0, r3
 8002da6:	f7fe fa6d 	bl	8001284 <HAL_InitTick>
 8002daa:	1e03      	subs	r3, r0, #0
 8002dac:	d051      	beq.n	8002e52 <HAL_RCC_OscConfig+0x256>
        {
          return HAL_ERROR;
 8002dae:	2301      	movs	r3, #1
 8002db0:	e221      	b.n	80031f6 <HAL_RCC_OscConfig+0x5fa>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	68db      	ldr	r3, [r3, #12]
 8002db6:	2b00      	cmp	r3, #0
 8002db8:	d030      	beq.n	8002e1c <HAL_RCC_OscConfig+0x220>
      {
        /* Configure the HSI16 division factor */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8002dba:	4b5b      	ldr	r3, [pc, #364]	@ (8002f28 <HAL_RCC_OscConfig+0x32c>)
 8002dbc:	681b      	ldr	r3, [r3, #0]
 8002dbe:	4a5e      	ldr	r2, [pc, #376]	@ (8002f38 <HAL_RCC_OscConfig+0x33c>)
 8002dc0:	4013      	ands	r3, r2
 8002dc2:	0019      	movs	r1, r3
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	691a      	ldr	r2, [r3, #16]
 8002dc8:	4b57      	ldr	r3, [pc, #348]	@ (8002f28 <HAL_RCC_OscConfig+0x32c>)
 8002dca:	430a      	orrs	r2, r1
 8002dcc:	601a      	str	r2, [r3, #0]

        /* Enable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_ENABLE();
 8002dce:	4b56      	ldr	r3, [pc, #344]	@ (8002f28 <HAL_RCC_OscConfig+0x32c>)
 8002dd0:	681a      	ldr	r2, [r3, #0]
 8002dd2:	4b55      	ldr	r3, [pc, #340]	@ (8002f28 <HAL_RCC_OscConfig+0x32c>)
 8002dd4:	2180      	movs	r1, #128	@ 0x80
 8002dd6:	0049      	lsls	r1, r1, #1
 8002dd8:	430a      	orrs	r2, r1
 8002dda:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002ddc:	f7fe faae 	bl	800133c <HAL_GetTick>
 8002de0:	0003      	movs	r3, r0
 8002de2:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002de4:	e008      	b.n	8002df8 <HAL_RCC_OscConfig+0x1fc>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002de6:	f7fe faa9 	bl	800133c <HAL_GetTick>
 8002dea:	0002      	movs	r2, r0
 8002dec:	693b      	ldr	r3, [r7, #16]
 8002dee:	1ad3      	subs	r3, r2, r3
 8002df0:	2b02      	cmp	r3, #2
 8002df2:	d901      	bls.n	8002df8 <HAL_RCC_OscConfig+0x1fc>
          {
            return HAL_TIMEOUT;
 8002df4:	2303      	movs	r3, #3
 8002df6:	e1fe      	b.n	80031f6 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002df8:	4b4b      	ldr	r3, [pc, #300]	@ (8002f28 <HAL_RCC_OscConfig+0x32c>)
 8002dfa:	681a      	ldr	r2, [r3, #0]
 8002dfc:	2380      	movs	r3, #128	@ 0x80
 8002dfe:	00db      	lsls	r3, r3, #3
 8002e00:	4013      	ands	r3, r2
 8002e02:	d0f0      	beq.n	8002de6 <HAL_RCC_OscConfig+0x1ea>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002e04:	4b48      	ldr	r3, [pc, #288]	@ (8002f28 <HAL_RCC_OscConfig+0x32c>)
 8002e06:	685b      	ldr	r3, [r3, #4]
 8002e08:	4a4a      	ldr	r2, [pc, #296]	@ (8002f34 <HAL_RCC_OscConfig+0x338>)
 8002e0a:	4013      	ands	r3, r2
 8002e0c:	0019      	movs	r1, r3
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	695b      	ldr	r3, [r3, #20]
 8002e12:	021a      	lsls	r2, r3, #8
 8002e14:	4b44      	ldr	r3, [pc, #272]	@ (8002f28 <HAL_RCC_OscConfig+0x32c>)
 8002e16:	430a      	orrs	r2, r1
 8002e18:	605a      	str	r2, [r3, #4]
 8002e1a:	e01b      	b.n	8002e54 <HAL_RCC_OscConfig+0x258>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_DISABLE();
 8002e1c:	4b42      	ldr	r3, [pc, #264]	@ (8002f28 <HAL_RCC_OscConfig+0x32c>)
 8002e1e:	681a      	ldr	r2, [r3, #0]
 8002e20:	4b41      	ldr	r3, [pc, #260]	@ (8002f28 <HAL_RCC_OscConfig+0x32c>)
 8002e22:	4949      	ldr	r1, [pc, #292]	@ (8002f48 <HAL_RCC_OscConfig+0x34c>)
 8002e24:	400a      	ands	r2, r1
 8002e26:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002e28:	f7fe fa88 	bl	800133c <HAL_GetTick>
 8002e2c:	0003      	movs	r3, r0
 8002e2e:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002e30:	e008      	b.n	8002e44 <HAL_RCC_OscConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002e32:	f7fe fa83 	bl	800133c <HAL_GetTick>
 8002e36:	0002      	movs	r2, r0
 8002e38:	693b      	ldr	r3, [r7, #16]
 8002e3a:	1ad3      	subs	r3, r2, r3
 8002e3c:	2b02      	cmp	r3, #2
 8002e3e:	d901      	bls.n	8002e44 <HAL_RCC_OscConfig+0x248>
          {
            return HAL_TIMEOUT;
 8002e40:	2303      	movs	r3, #3
 8002e42:	e1d8      	b.n	80031f6 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002e44:	4b38      	ldr	r3, [pc, #224]	@ (8002f28 <HAL_RCC_OscConfig+0x32c>)
 8002e46:	681a      	ldr	r2, [r3, #0]
 8002e48:	2380      	movs	r3, #128	@ 0x80
 8002e4a:	00db      	lsls	r3, r3, #3
 8002e4c:	4013      	ands	r3, r2
 8002e4e:	d1f0      	bne.n	8002e32 <HAL_RCC_OscConfig+0x236>
 8002e50:	e000      	b.n	8002e54 <HAL_RCC_OscConfig+0x258>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002e52:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	681b      	ldr	r3, [r3, #0]
 8002e58:	2208      	movs	r2, #8
 8002e5a:	4013      	ands	r3, r2
 8002e5c:	d047      	beq.n	8002eee <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check if LSI is used as system clock */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8002e5e:	4b32      	ldr	r3, [pc, #200]	@ (8002f28 <HAL_RCC_OscConfig+0x32c>)
 8002e60:	689b      	ldr	r3, [r3, #8]
 8002e62:	2238      	movs	r2, #56	@ 0x38
 8002e64:	4013      	ands	r3, r2
 8002e66:	2b18      	cmp	r3, #24
 8002e68:	d10a      	bne.n	8002e80 <HAL_RCC_OscConfig+0x284>
    {
      /* When LSI is used as system clock it will not be disabled */
      if ((((RCC->CSR) & RCC_CSR_LSIRDY) != 0U) && (RCC_OscInitStruct->LSIState == RCC_LSI_OFF))
 8002e6a:	4b2f      	ldr	r3, [pc, #188]	@ (8002f28 <HAL_RCC_OscConfig+0x32c>)
 8002e6c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002e6e:	2202      	movs	r2, #2
 8002e70:	4013      	ands	r3, r2
 8002e72:	d03c      	beq.n	8002eee <HAL_RCC_OscConfig+0x2f2>
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	699b      	ldr	r3, [r3, #24]
 8002e78:	2b00      	cmp	r3, #0
 8002e7a:	d138      	bne.n	8002eee <HAL_RCC_OscConfig+0x2f2>
      {
        return HAL_ERROR;
 8002e7c:	2301      	movs	r3, #1
 8002e7e:	e1ba      	b.n	80031f6 <HAL_RCC_OscConfig+0x5fa>
      }
    }
    else
    {
      /* Check the LSI State */
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	699b      	ldr	r3, [r3, #24]
 8002e84:	2b00      	cmp	r3, #0
 8002e86:	d019      	beq.n	8002ebc <HAL_RCC_OscConfig+0x2c0>
      {
        /* Enable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_ENABLE();
 8002e88:	4b27      	ldr	r3, [pc, #156]	@ (8002f28 <HAL_RCC_OscConfig+0x32c>)
 8002e8a:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8002e8c:	4b26      	ldr	r3, [pc, #152]	@ (8002f28 <HAL_RCC_OscConfig+0x32c>)
 8002e8e:	2101      	movs	r1, #1
 8002e90:	430a      	orrs	r2, r1
 8002e92:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002e94:	f7fe fa52 	bl	800133c <HAL_GetTick>
 8002e98:	0003      	movs	r3, r0
 8002e9a:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is ready */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002e9c:	e008      	b.n	8002eb0 <HAL_RCC_OscConfig+0x2b4>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002e9e:	f7fe fa4d 	bl	800133c <HAL_GetTick>
 8002ea2:	0002      	movs	r2, r0
 8002ea4:	693b      	ldr	r3, [r7, #16]
 8002ea6:	1ad3      	subs	r3, r2, r3
 8002ea8:	2b02      	cmp	r3, #2
 8002eaa:	d901      	bls.n	8002eb0 <HAL_RCC_OscConfig+0x2b4>
          {
            return HAL_TIMEOUT;
 8002eac:	2303      	movs	r3, #3
 8002eae:	e1a2      	b.n	80031f6 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002eb0:	4b1d      	ldr	r3, [pc, #116]	@ (8002f28 <HAL_RCC_OscConfig+0x32c>)
 8002eb2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002eb4:	2202      	movs	r2, #2
 8002eb6:	4013      	ands	r3, r2
 8002eb8:	d0f1      	beq.n	8002e9e <HAL_RCC_OscConfig+0x2a2>
 8002eba:	e018      	b.n	8002eee <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Disable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_DISABLE();
 8002ebc:	4b1a      	ldr	r3, [pc, #104]	@ (8002f28 <HAL_RCC_OscConfig+0x32c>)
 8002ebe:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8002ec0:	4b19      	ldr	r3, [pc, #100]	@ (8002f28 <HAL_RCC_OscConfig+0x32c>)
 8002ec2:	2101      	movs	r1, #1
 8002ec4:	438a      	bics	r2, r1
 8002ec6:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002ec8:	f7fe fa38 	bl	800133c <HAL_GetTick>
 8002ecc:	0003      	movs	r3, r0
 8002ece:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is disabled */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002ed0:	e008      	b.n	8002ee4 <HAL_RCC_OscConfig+0x2e8>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002ed2:	f7fe fa33 	bl	800133c <HAL_GetTick>
 8002ed6:	0002      	movs	r2, r0
 8002ed8:	693b      	ldr	r3, [r7, #16]
 8002eda:	1ad3      	subs	r3, r2, r3
 8002edc:	2b02      	cmp	r3, #2
 8002ede:	d901      	bls.n	8002ee4 <HAL_RCC_OscConfig+0x2e8>
          {
            return HAL_TIMEOUT;
 8002ee0:	2303      	movs	r3, #3
 8002ee2:	e188      	b.n	80031f6 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002ee4:	4b10      	ldr	r3, [pc, #64]	@ (8002f28 <HAL_RCC_OscConfig+0x32c>)
 8002ee6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002ee8:	2202      	movs	r2, #2
 8002eea:	4013      	ands	r3, r2
 8002eec:	d1f1      	bne.n	8002ed2 <HAL_RCC_OscConfig+0x2d6>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002eee:	687b      	ldr	r3, [r7, #4]
 8002ef0:	681b      	ldr	r3, [r3, #0]
 8002ef2:	2204      	movs	r2, #4
 8002ef4:	4013      	ands	r3, r2
 8002ef6:	d100      	bne.n	8002efa <HAL_RCC_OscConfig+0x2fe>
 8002ef8:	e0c6      	b.n	8003088 <HAL_RCC_OscConfig+0x48c>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002efa:	231f      	movs	r3, #31
 8002efc:	18fb      	adds	r3, r7, r3
 8002efe:	2200      	movs	r2, #0
 8002f00:	701a      	strb	r2, [r3, #0]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* When the LSE is used as system clock, it is not allowed disable it */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 8002f02:	4b09      	ldr	r3, [pc, #36]	@ (8002f28 <HAL_RCC_OscConfig+0x32c>)
 8002f04:	689b      	ldr	r3, [r3, #8]
 8002f06:	2238      	movs	r2, #56	@ 0x38
 8002f08:	4013      	ands	r3, r2
 8002f0a:	2b20      	cmp	r3, #32
 8002f0c:	d11e      	bne.n	8002f4c <HAL_RCC_OscConfig+0x350>
    {
      if ((((RCC->BDCR) & RCC_BDCR_LSERDY) != 0U) && (RCC_OscInitStruct->LSEState == RCC_LSE_OFF))
 8002f0e:	4b06      	ldr	r3, [pc, #24]	@ (8002f28 <HAL_RCC_OscConfig+0x32c>)
 8002f10:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002f12:	2202      	movs	r2, #2
 8002f14:	4013      	ands	r3, r2
 8002f16:	d100      	bne.n	8002f1a <HAL_RCC_OscConfig+0x31e>
 8002f18:	e0b6      	b.n	8003088 <HAL_RCC_OscConfig+0x48c>
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	689b      	ldr	r3, [r3, #8]
 8002f1e:	2b00      	cmp	r3, #0
 8002f20:	d000      	beq.n	8002f24 <HAL_RCC_OscConfig+0x328>
 8002f22:	e0b1      	b.n	8003088 <HAL_RCC_OscConfig+0x48c>
      {
        return HAL_ERROR;
 8002f24:	2301      	movs	r3, #1
 8002f26:	e166      	b.n	80031f6 <HAL_RCC_OscConfig+0x5fa>
 8002f28:	40021000 	.word	0x40021000
 8002f2c:	fffeffff 	.word	0xfffeffff
 8002f30:	fffbffff 	.word	0xfffbffff
 8002f34:	ffff80ff 	.word	0xffff80ff
 8002f38:	ffffc7ff 	.word	0xffffc7ff
 8002f3c:	00f42400 	.word	0x00f42400
 8002f40:	20000000 	.word	0x20000000
 8002f44:	20000004 	.word	0x20000004
 8002f48:	fffffeff 	.word	0xfffffeff
    }
    else
    {
      /* Update LSE configuration in Backup Domain control register    */
      /* Requires to enable write access to Backup Domain of necessary */
      if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8002f4c:	4bac      	ldr	r3, [pc, #688]	@ (8003200 <HAL_RCC_OscConfig+0x604>)
 8002f4e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8002f50:	2380      	movs	r3, #128	@ 0x80
 8002f52:	055b      	lsls	r3, r3, #21
 8002f54:	4013      	ands	r3, r2
 8002f56:	d101      	bne.n	8002f5c <HAL_RCC_OscConfig+0x360>
 8002f58:	2301      	movs	r3, #1
 8002f5a:	e000      	b.n	8002f5e <HAL_RCC_OscConfig+0x362>
 8002f5c:	2300      	movs	r3, #0
 8002f5e:	2b00      	cmp	r3, #0
 8002f60:	d011      	beq.n	8002f86 <HAL_RCC_OscConfig+0x38a>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 8002f62:	4ba7      	ldr	r3, [pc, #668]	@ (8003200 <HAL_RCC_OscConfig+0x604>)
 8002f64:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8002f66:	4ba6      	ldr	r3, [pc, #664]	@ (8003200 <HAL_RCC_OscConfig+0x604>)
 8002f68:	2180      	movs	r1, #128	@ 0x80
 8002f6a:	0549      	lsls	r1, r1, #21
 8002f6c:	430a      	orrs	r2, r1
 8002f6e:	63da      	str	r2, [r3, #60]	@ 0x3c
 8002f70:	4ba3      	ldr	r3, [pc, #652]	@ (8003200 <HAL_RCC_OscConfig+0x604>)
 8002f72:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8002f74:	2380      	movs	r3, #128	@ 0x80
 8002f76:	055b      	lsls	r3, r3, #21
 8002f78:	4013      	ands	r3, r2
 8002f7a:	60fb      	str	r3, [r7, #12]
 8002f7c:	68fb      	ldr	r3, [r7, #12]
        pwrclkchanged = SET;
 8002f7e:	231f      	movs	r3, #31
 8002f80:	18fb      	adds	r3, r7, r3
 8002f82:	2201      	movs	r2, #1
 8002f84:	701a      	strb	r2, [r3, #0]
      }

      if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002f86:	4b9f      	ldr	r3, [pc, #636]	@ (8003204 <HAL_RCC_OscConfig+0x608>)
 8002f88:	681a      	ldr	r2, [r3, #0]
 8002f8a:	2380      	movs	r3, #128	@ 0x80
 8002f8c:	005b      	lsls	r3, r3, #1
 8002f8e:	4013      	ands	r3, r2
 8002f90:	d11a      	bne.n	8002fc8 <HAL_RCC_OscConfig+0x3cc>
      {
        /* Enable write access to Backup domain */
        SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002f92:	4b9c      	ldr	r3, [pc, #624]	@ (8003204 <HAL_RCC_OscConfig+0x608>)
 8002f94:	681a      	ldr	r2, [r3, #0]
 8002f96:	4b9b      	ldr	r3, [pc, #620]	@ (8003204 <HAL_RCC_OscConfig+0x608>)
 8002f98:	2180      	movs	r1, #128	@ 0x80
 8002f9a:	0049      	lsls	r1, r1, #1
 8002f9c:	430a      	orrs	r2, r1
 8002f9e:	601a      	str	r2, [r3, #0]

        /* Wait for Backup domain Write protection disable */
        tickstart = HAL_GetTick();
 8002fa0:	f7fe f9cc 	bl	800133c <HAL_GetTick>
 8002fa4:	0003      	movs	r3, r0
 8002fa6:	613b      	str	r3, [r7, #16]

        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002fa8:	e008      	b.n	8002fbc <HAL_RCC_OscConfig+0x3c0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002faa:	f7fe f9c7 	bl	800133c <HAL_GetTick>
 8002fae:	0002      	movs	r2, r0
 8002fb0:	693b      	ldr	r3, [r7, #16]
 8002fb2:	1ad3      	subs	r3, r2, r3
 8002fb4:	2b02      	cmp	r3, #2
 8002fb6:	d901      	bls.n	8002fbc <HAL_RCC_OscConfig+0x3c0>
          {
            return HAL_TIMEOUT;
 8002fb8:	2303      	movs	r3, #3
 8002fba:	e11c      	b.n	80031f6 <HAL_RCC_OscConfig+0x5fa>
        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002fbc:	4b91      	ldr	r3, [pc, #580]	@ (8003204 <HAL_RCC_OscConfig+0x608>)
 8002fbe:	681a      	ldr	r2, [r3, #0]
 8002fc0:	2380      	movs	r3, #128	@ 0x80
 8002fc2:	005b      	lsls	r3, r3, #1
 8002fc4:	4013      	ands	r3, r2
 8002fc6:	d0f0      	beq.n	8002faa <HAL_RCC_OscConfig+0x3ae>
          }
        }
      }

      /* Set the new LSE configuration -----------------------------------------*/
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	689b      	ldr	r3, [r3, #8]
 8002fcc:	2b01      	cmp	r3, #1
 8002fce:	d106      	bne.n	8002fde <HAL_RCC_OscConfig+0x3e2>
 8002fd0:	4b8b      	ldr	r3, [pc, #556]	@ (8003200 <HAL_RCC_OscConfig+0x604>)
 8002fd2:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8002fd4:	4b8a      	ldr	r3, [pc, #552]	@ (8003200 <HAL_RCC_OscConfig+0x604>)
 8002fd6:	2101      	movs	r1, #1
 8002fd8:	430a      	orrs	r2, r1
 8002fda:	65da      	str	r2, [r3, #92]	@ 0x5c
 8002fdc:	e01c      	b.n	8003018 <HAL_RCC_OscConfig+0x41c>
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	689b      	ldr	r3, [r3, #8]
 8002fe2:	2b05      	cmp	r3, #5
 8002fe4:	d10c      	bne.n	8003000 <HAL_RCC_OscConfig+0x404>
 8002fe6:	4b86      	ldr	r3, [pc, #536]	@ (8003200 <HAL_RCC_OscConfig+0x604>)
 8002fe8:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8002fea:	4b85      	ldr	r3, [pc, #532]	@ (8003200 <HAL_RCC_OscConfig+0x604>)
 8002fec:	2104      	movs	r1, #4
 8002fee:	430a      	orrs	r2, r1
 8002ff0:	65da      	str	r2, [r3, #92]	@ 0x5c
 8002ff2:	4b83      	ldr	r3, [pc, #524]	@ (8003200 <HAL_RCC_OscConfig+0x604>)
 8002ff4:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8002ff6:	4b82      	ldr	r3, [pc, #520]	@ (8003200 <HAL_RCC_OscConfig+0x604>)
 8002ff8:	2101      	movs	r1, #1
 8002ffa:	430a      	orrs	r2, r1
 8002ffc:	65da      	str	r2, [r3, #92]	@ 0x5c
 8002ffe:	e00b      	b.n	8003018 <HAL_RCC_OscConfig+0x41c>
 8003000:	4b7f      	ldr	r3, [pc, #508]	@ (8003200 <HAL_RCC_OscConfig+0x604>)
 8003002:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8003004:	4b7e      	ldr	r3, [pc, #504]	@ (8003200 <HAL_RCC_OscConfig+0x604>)
 8003006:	2101      	movs	r1, #1
 8003008:	438a      	bics	r2, r1
 800300a:	65da      	str	r2, [r3, #92]	@ 0x5c
 800300c:	4b7c      	ldr	r3, [pc, #496]	@ (8003200 <HAL_RCC_OscConfig+0x604>)
 800300e:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8003010:	4b7b      	ldr	r3, [pc, #492]	@ (8003200 <HAL_RCC_OscConfig+0x604>)
 8003012:	2104      	movs	r1, #4
 8003014:	438a      	bics	r2, r1
 8003016:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Check the LSE State */
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	689b      	ldr	r3, [r3, #8]
 800301c:	2b00      	cmp	r3, #0
 800301e:	d014      	beq.n	800304a <HAL_RCC_OscConfig+0x44e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003020:	f7fe f98c 	bl	800133c <HAL_GetTick>
 8003024:	0003      	movs	r3, r0
 8003026:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003028:	e009      	b.n	800303e <HAL_RCC_OscConfig+0x442>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800302a:	f7fe f987 	bl	800133c <HAL_GetTick>
 800302e:	0002      	movs	r2, r0
 8003030:	693b      	ldr	r3, [r7, #16]
 8003032:	1ad3      	subs	r3, r2, r3
 8003034:	4a74      	ldr	r2, [pc, #464]	@ (8003208 <HAL_RCC_OscConfig+0x60c>)
 8003036:	4293      	cmp	r3, r2
 8003038:	d901      	bls.n	800303e <HAL_RCC_OscConfig+0x442>
          {
            return HAL_TIMEOUT;
 800303a:	2303      	movs	r3, #3
 800303c:	e0db      	b.n	80031f6 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800303e:	4b70      	ldr	r3, [pc, #448]	@ (8003200 <HAL_RCC_OscConfig+0x604>)
 8003040:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003042:	2202      	movs	r2, #2
 8003044:	4013      	ands	r3, r2
 8003046:	d0f0      	beq.n	800302a <HAL_RCC_OscConfig+0x42e>
 8003048:	e013      	b.n	8003072 <HAL_RCC_OscConfig+0x476>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800304a:	f7fe f977 	bl	800133c <HAL_GetTick>
 800304e:	0003      	movs	r3, r0
 8003050:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is disabled */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003052:	e009      	b.n	8003068 <HAL_RCC_OscConfig+0x46c>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003054:	f7fe f972 	bl	800133c <HAL_GetTick>
 8003058:	0002      	movs	r2, r0
 800305a:	693b      	ldr	r3, [r7, #16]
 800305c:	1ad3      	subs	r3, r2, r3
 800305e:	4a6a      	ldr	r2, [pc, #424]	@ (8003208 <HAL_RCC_OscConfig+0x60c>)
 8003060:	4293      	cmp	r3, r2
 8003062:	d901      	bls.n	8003068 <HAL_RCC_OscConfig+0x46c>
          {
            return HAL_TIMEOUT;
 8003064:	2303      	movs	r3, #3
 8003066:	e0c6      	b.n	80031f6 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003068:	4b65      	ldr	r3, [pc, #404]	@ (8003200 <HAL_RCC_OscConfig+0x604>)
 800306a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800306c:	2202      	movs	r2, #2
 800306e:	4013      	ands	r3, r2
 8003070:	d1f0      	bne.n	8003054 <HAL_RCC_OscConfig+0x458>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 8003072:	231f      	movs	r3, #31
 8003074:	18fb      	adds	r3, r7, r3
 8003076:	781b      	ldrb	r3, [r3, #0]
 8003078:	2b01      	cmp	r3, #1
 800307a:	d105      	bne.n	8003088 <HAL_RCC_OscConfig+0x48c>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 800307c:	4b60      	ldr	r3, [pc, #384]	@ (8003200 <HAL_RCC_OscConfig+0x604>)
 800307e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8003080:	4b5f      	ldr	r3, [pc, #380]	@ (8003200 <HAL_RCC_OscConfig+0x604>)
 8003082:	4962      	ldr	r1, [pc, #392]	@ (800320c <HAL_RCC_OscConfig+0x610>)
 8003084:	400a      	ands	r2, r1
 8003086:	63da      	str	r2, [r3, #60]	@ 0x3c
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	69db      	ldr	r3, [r3, #28]
 800308c:	2b00      	cmp	r3, #0
 800308e:	d100      	bne.n	8003092 <HAL_RCC_OscConfig+0x496>
 8003090:	e0b0      	b.n	80031f4 <HAL_RCC_OscConfig+0x5f8>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003092:	4b5b      	ldr	r3, [pc, #364]	@ (8003200 <HAL_RCC_OscConfig+0x604>)
 8003094:	689b      	ldr	r3, [r3, #8]
 8003096:	2238      	movs	r2, #56	@ 0x38
 8003098:	4013      	ands	r3, r2
 800309a:	2b10      	cmp	r3, #16
 800309c:	d100      	bne.n	80030a0 <HAL_RCC_OscConfig+0x4a4>
 800309e:	e078      	b.n	8003192 <HAL_RCC_OscConfig+0x596>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	69db      	ldr	r3, [r3, #28]
 80030a4:	2b02      	cmp	r3, #2
 80030a6:	d153      	bne.n	8003150 <HAL_RCC_OscConfig+0x554>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
#endif /* RCC_PLLQ_SUPPORT */
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80030a8:	4b55      	ldr	r3, [pc, #340]	@ (8003200 <HAL_RCC_OscConfig+0x604>)
 80030aa:	681a      	ldr	r2, [r3, #0]
 80030ac:	4b54      	ldr	r3, [pc, #336]	@ (8003200 <HAL_RCC_OscConfig+0x604>)
 80030ae:	4958      	ldr	r1, [pc, #352]	@ (8003210 <HAL_RCC_OscConfig+0x614>)
 80030b0:	400a      	ands	r2, r1
 80030b2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80030b4:	f7fe f942 	bl	800133c <HAL_GetTick>
 80030b8:	0003      	movs	r3, r0
 80030ba:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80030bc:	e008      	b.n	80030d0 <HAL_RCC_OscConfig+0x4d4>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80030be:	f7fe f93d 	bl	800133c <HAL_GetTick>
 80030c2:	0002      	movs	r2, r0
 80030c4:	693b      	ldr	r3, [r7, #16]
 80030c6:	1ad3      	subs	r3, r2, r3
 80030c8:	2b02      	cmp	r3, #2
 80030ca:	d901      	bls.n	80030d0 <HAL_RCC_OscConfig+0x4d4>
          {
            return HAL_TIMEOUT;
 80030cc:	2303      	movs	r3, #3
 80030ce:	e092      	b.n	80031f6 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80030d0:	4b4b      	ldr	r3, [pc, #300]	@ (8003200 <HAL_RCC_OscConfig+0x604>)
 80030d2:	681a      	ldr	r2, [r3, #0]
 80030d4:	2380      	movs	r3, #128	@ 0x80
 80030d6:	049b      	lsls	r3, r3, #18
 80030d8:	4013      	ands	r3, r2
 80030da:	d1f0      	bne.n	80030be <HAL_RCC_OscConfig+0x4c2>
                             RCC_OscInitStruct->PLL.PLLN,
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);
#else /* !RCC_PLLQ_SUPPORT */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80030dc:	4b48      	ldr	r3, [pc, #288]	@ (8003200 <HAL_RCC_OscConfig+0x604>)
 80030de:	68db      	ldr	r3, [r3, #12]
 80030e0:	4a4c      	ldr	r2, [pc, #304]	@ (8003214 <HAL_RCC_OscConfig+0x618>)
 80030e2:	4013      	ands	r3, r2
 80030e4:	0019      	movs	r1, r3
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	6a1a      	ldr	r2, [r3, #32]
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80030ee:	431a      	orrs	r2, r3
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80030f4:	021b      	lsls	r3, r3, #8
 80030f6:	431a      	orrs	r2, r3
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80030fc:	431a      	orrs	r2, r3
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003102:	431a      	orrs	r2, r3
 8003104:	4b3e      	ldr	r3, [pc, #248]	@ (8003200 <HAL_RCC_OscConfig+0x604>)
 8003106:	430a      	orrs	r2, r1
 8003108:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLR);
#endif /* RCC_PLLQ_SUPPORT */

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800310a:	4b3d      	ldr	r3, [pc, #244]	@ (8003200 <HAL_RCC_OscConfig+0x604>)
 800310c:	681a      	ldr	r2, [r3, #0]
 800310e:	4b3c      	ldr	r3, [pc, #240]	@ (8003200 <HAL_RCC_OscConfig+0x604>)
 8003110:	2180      	movs	r1, #128	@ 0x80
 8003112:	0449      	lsls	r1, r1, #17
 8003114:	430a      	orrs	r2, r1
 8003116:	601a      	str	r2, [r3, #0]

        /* Enable PLLR Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLRCLK);
 8003118:	4b39      	ldr	r3, [pc, #228]	@ (8003200 <HAL_RCC_OscConfig+0x604>)
 800311a:	68da      	ldr	r2, [r3, #12]
 800311c:	4b38      	ldr	r3, [pc, #224]	@ (8003200 <HAL_RCC_OscConfig+0x604>)
 800311e:	2180      	movs	r1, #128	@ 0x80
 8003120:	0549      	lsls	r1, r1, #21
 8003122:	430a      	orrs	r2, r1
 8003124:	60da      	str	r2, [r3, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003126:	f7fe f909 	bl	800133c <HAL_GetTick>
 800312a:	0003      	movs	r3, r0
 800312c:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800312e:	e008      	b.n	8003142 <HAL_RCC_OscConfig+0x546>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003130:	f7fe f904 	bl	800133c <HAL_GetTick>
 8003134:	0002      	movs	r2, r0
 8003136:	693b      	ldr	r3, [r7, #16]
 8003138:	1ad3      	subs	r3, r2, r3
 800313a:	2b02      	cmp	r3, #2
 800313c:	d901      	bls.n	8003142 <HAL_RCC_OscConfig+0x546>
          {
            return HAL_TIMEOUT;
 800313e:	2303      	movs	r3, #3
 8003140:	e059      	b.n	80031f6 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003142:	4b2f      	ldr	r3, [pc, #188]	@ (8003200 <HAL_RCC_OscConfig+0x604>)
 8003144:	681a      	ldr	r2, [r3, #0]
 8003146:	2380      	movs	r3, #128	@ 0x80
 8003148:	049b      	lsls	r3, r3, #18
 800314a:	4013      	ands	r3, r2
 800314c:	d0f0      	beq.n	8003130 <HAL_RCC_OscConfig+0x534>
 800314e:	e051      	b.n	80031f4 <HAL_RCC_OscConfig+0x5f8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003150:	4b2b      	ldr	r3, [pc, #172]	@ (8003200 <HAL_RCC_OscConfig+0x604>)
 8003152:	681a      	ldr	r2, [r3, #0]
 8003154:	4b2a      	ldr	r3, [pc, #168]	@ (8003200 <HAL_RCC_OscConfig+0x604>)
 8003156:	492e      	ldr	r1, [pc, #184]	@ (8003210 <HAL_RCC_OscConfig+0x614>)
 8003158:	400a      	ands	r2, r1
 800315a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800315c:	f7fe f8ee 	bl	800133c <HAL_GetTick>
 8003160:	0003      	movs	r3, r0
 8003162:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003164:	e008      	b.n	8003178 <HAL_RCC_OscConfig+0x57c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003166:	f7fe f8e9 	bl	800133c <HAL_GetTick>
 800316a:	0002      	movs	r2, r0
 800316c:	693b      	ldr	r3, [r7, #16]
 800316e:	1ad3      	subs	r3, r2, r3
 8003170:	2b02      	cmp	r3, #2
 8003172:	d901      	bls.n	8003178 <HAL_RCC_OscConfig+0x57c>
          {
            return HAL_TIMEOUT;
 8003174:	2303      	movs	r3, #3
 8003176:	e03e      	b.n	80031f6 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003178:	4b21      	ldr	r3, [pc, #132]	@ (8003200 <HAL_RCC_OscConfig+0x604>)
 800317a:	681a      	ldr	r2, [r3, #0]
 800317c:	2380      	movs	r3, #128	@ 0x80
 800317e:	049b      	lsls	r3, r3, #18
 8003180:	4013      	ands	r3, r2
 8003182:	d1f0      	bne.n	8003166 <HAL_RCC_OscConfig+0x56a>
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLQ_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN);
#else
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLREN);
 8003184:	4b1e      	ldr	r3, [pc, #120]	@ (8003200 <HAL_RCC_OscConfig+0x604>)
 8003186:	68da      	ldr	r2, [r3, #12]
 8003188:	4b1d      	ldr	r3, [pc, #116]	@ (8003200 <HAL_RCC_OscConfig+0x604>)
 800318a:	4923      	ldr	r1, [pc, #140]	@ (8003218 <HAL_RCC_OscConfig+0x61c>)
 800318c:	400a      	ands	r2, r1
 800318e:	60da      	str	r2, [r3, #12]
 8003190:	e030      	b.n	80031f4 <HAL_RCC_OscConfig+0x5f8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	69db      	ldr	r3, [r3, #28]
 8003196:	2b01      	cmp	r3, #1
 8003198:	d101      	bne.n	800319e <HAL_RCC_OscConfig+0x5a2>
      {
        return HAL_ERROR;
 800319a:	2301      	movs	r3, #1
 800319c:	e02b      	b.n	80031f6 <HAL_RCC_OscConfig+0x5fa>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        temp_pllckcfg = RCC->PLLCFGR;
 800319e:	4b18      	ldr	r3, [pc, #96]	@ (8003200 <HAL_RCC_OscConfig+0x604>)
 80031a0:	68db      	ldr	r3, [r3, #12]
 80031a2:	617b      	str	r3, [r7, #20]
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80031a4:	697b      	ldr	r3, [r7, #20]
 80031a6:	2203      	movs	r2, #3
 80031a8:	401a      	ands	r2, r3
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	6a1b      	ldr	r3, [r3, #32]
 80031ae:	429a      	cmp	r2, r3
 80031b0:	d11e      	bne.n	80031f0 <HAL_RCC_OscConfig+0x5f4>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80031b2:	697b      	ldr	r3, [r7, #20]
 80031b4:	2270      	movs	r2, #112	@ 0x70
 80031b6:	401a      	ands	r2, r3
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80031bc:	429a      	cmp	r2, r3
 80031be:	d117      	bne.n	80031f0 <HAL_RCC_OscConfig+0x5f4>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80031c0:	697a      	ldr	r2, [r7, #20]
 80031c2:	23fe      	movs	r3, #254	@ 0xfe
 80031c4:	01db      	lsls	r3, r3, #7
 80031c6:	401a      	ands	r2, r3
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80031cc:	021b      	lsls	r3, r3, #8
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80031ce:	429a      	cmp	r2, r3
 80031d0:	d10e      	bne.n	80031f0 <HAL_RCC_OscConfig+0x5f4>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 80031d2:	697a      	ldr	r2, [r7, #20]
 80031d4:	23f8      	movs	r3, #248	@ 0xf8
 80031d6:	039b      	lsls	r3, r3, #14
 80031d8:	401a      	ands	r2, r3
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80031de:	429a      	cmp	r2, r3
 80031e0:	d106      	bne.n	80031f0 <HAL_RCC_OscConfig+0x5f4>
#if defined (RCC_PLLQ_SUPPORT)
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
#endif /* RCC_PLLQ_SUPPORT */
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 80031e2:	697b      	ldr	r3, [r7, #20]
 80031e4:	0f5b      	lsrs	r3, r3, #29
 80031e6:	075a      	lsls	r2, r3, #29
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 80031ec:	429a      	cmp	r2, r3
 80031ee:	d001      	beq.n	80031f4 <HAL_RCC_OscConfig+0x5f8>
        {
          return HAL_ERROR;
 80031f0:	2301      	movs	r3, #1
 80031f2:	e000      	b.n	80031f6 <HAL_RCC_OscConfig+0x5fa>
        }
      }
    }
  }
  return HAL_OK;
 80031f4:	2300      	movs	r3, #0
}
 80031f6:	0018      	movs	r0, r3
 80031f8:	46bd      	mov	sp, r7
 80031fa:	b008      	add	sp, #32
 80031fc:	bd80      	pop	{r7, pc}
 80031fe:	46c0      	nop			@ (mov r8, r8)
 8003200:	40021000 	.word	0x40021000
 8003204:	40007000 	.word	0x40007000
 8003208:	00001388 	.word	0x00001388
 800320c:	efffffff 	.word	0xefffffff
 8003210:	feffffff 	.word	0xfeffffff
 8003214:	1fc1808c 	.word	0x1fc1808c
 8003218:	effefffc 	.word	0xeffefffc

0800321c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800321c:	b580      	push	{r7, lr}
 800321e:	b084      	sub	sp, #16
 8003220:	af00      	add	r7, sp, #0
 8003222:	6078      	str	r0, [r7, #4]
 8003224:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	2b00      	cmp	r3, #0
 800322a:	d101      	bne.n	8003230 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800322c:	2301      	movs	r3, #1
 800322e:	e0e9      	b.n	8003404 <HAL_RCC_ClockConfig+0x1e8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003230:	4b76      	ldr	r3, [pc, #472]	@ (800340c <HAL_RCC_ClockConfig+0x1f0>)
 8003232:	681b      	ldr	r3, [r3, #0]
 8003234:	2207      	movs	r2, #7
 8003236:	4013      	ands	r3, r2
 8003238:	683a      	ldr	r2, [r7, #0]
 800323a:	429a      	cmp	r2, r3
 800323c:	d91e      	bls.n	800327c <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800323e:	4b73      	ldr	r3, [pc, #460]	@ (800340c <HAL_RCC_ClockConfig+0x1f0>)
 8003240:	681b      	ldr	r3, [r3, #0]
 8003242:	2207      	movs	r2, #7
 8003244:	4393      	bics	r3, r2
 8003246:	0019      	movs	r1, r3
 8003248:	4b70      	ldr	r3, [pc, #448]	@ (800340c <HAL_RCC_ClockConfig+0x1f0>)
 800324a:	683a      	ldr	r2, [r7, #0]
 800324c:	430a      	orrs	r2, r1
 800324e:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8003250:	f7fe f874 	bl	800133c <HAL_GetTick>
 8003254:	0003      	movs	r3, r0
 8003256:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8003258:	e009      	b.n	800326e <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800325a:	f7fe f86f 	bl	800133c <HAL_GetTick>
 800325e:	0002      	movs	r2, r0
 8003260:	68fb      	ldr	r3, [r7, #12]
 8003262:	1ad3      	subs	r3, r2, r3
 8003264:	4a6a      	ldr	r2, [pc, #424]	@ (8003410 <HAL_RCC_ClockConfig+0x1f4>)
 8003266:	4293      	cmp	r3, r2
 8003268:	d901      	bls.n	800326e <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 800326a:	2303      	movs	r3, #3
 800326c:	e0ca      	b.n	8003404 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 800326e:	4b67      	ldr	r3, [pc, #412]	@ (800340c <HAL_RCC_ClockConfig+0x1f0>)
 8003270:	681b      	ldr	r3, [r3, #0]
 8003272:	2207      	movs	r2, #7
 8003274:	4013      	ands	r3, r2
 8003276:	683a      	ldr	r2, [r7, #0]
 8003278:	429a      	cmp	r2, r3
 800327a:	d1ee      	bne.n	800325a <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	681b      	ldr	r3, [r3, #0]
 8003280:	2202      	movs	r2, #2
 8003282:	4013      	ands	r3, r2
 8003284:	d015      	beq.n	80032b2 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	681b      	ldr	r3, [r3, #0]
 800328a:	2204      	movs	r2, #4
 800328c:	4013      	ands	r3, r2
 800328e:	d006      	beq.n	800329e <HAL_RCC_ClockConfig+0x82>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8003290:	4b60      	ldr	r3, [pc, #384]	@ (8003414 <HAL_RCC_ClockConfig+0x1f8>)
 8003292:	689a      	ldr	r2, [r3, #8]
 8003294:	4b5f      	ldr	r3, [pc, #380]	@ (8003414 <HAL_RCC_ClockConfig+0x1f8>)
 8003296:	21e0      	movs	r1, #224	@ 0xe0
 8003298:	01c9      	lsls	r1, r1, #7
 800329a:	430a      	orrs	r2, r1
 800329c:	609a      	str	r2, [r3, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800329e:	4b5d      	ldr	r3, [pc, #372]	@ (8003414 <HAL_RCC_ClockConfig+0x1f8>)
 80032a0:	689b      	ldr	r3, [r3, #8]
 80032a2:	4a5d      	ldr	r2, [pc, #372]	@ (8003418 <HAL_RCC_ClockConfig+0x1fc>)
 80032a4:	4013      	ands	r3, r2
 80032a6:	0019      	movs	r1, r3
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	689a      	ldr	r2, [r3, #8]
 80032ac:	4b59      	ldr	r3, [pc, #356]	@ (8003414 <HAL_RCC_ClockConfig+0x1f8>)
 80032ae:	430a      	orrs	r2, r1
 80032b0:	609a      	str	r2, [r3, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	681b      	ldr	r3, [r3, #0]
 80032b6:	2201      	movs	r2, #1
 80032b8:	4013      	ands	r3, r2
 80032ba:	d057      	beq.n	800336c <HAL_RCC_ClockConfig+0x150>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80032bc:	687b      	ldr	r3, [r7, #4]
 80032be:	685b      	ldr	r3, [r3, #4]
 80032c0:	2b01      	cmp	r3, #1
 80032c2:	d107      	bne.n	80032d4 <HAL_RCC_ClockConfig+0xb8>
    {
      /* Check the HSE ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80032c4:	4b53      	ldr	r3, [pc, #332]	@ (8003414 <HAL_RCC_ClockConfig+0x1f8>)
 80032c6:	681a      	ldr	r2, [r3, #0]
 80032c8:	2380      	movs	r3, #128	@ 0x80
 80032ca:	029b      	lsls	r3, r3, #10
 80032cc:	4013      	ands	r3, r2
 80032ce:	d12b      	bne.n	8003328 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 80032d0:	2301      	movs	r3, #1
 80032d2:	e097      	b.n	8003404 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	685b      	ldr	r3, [r3, #4]
 80032d8:	2b02      	cmp	r3, #2
 80032da:	d107      	bne.n	80032ec <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80032dc:	4b4d      	ldr	r3, [pc, #308]	@ (8003414 <HAL_RCC_ClockConfig+0x1f8>)
 80032de:	681a      	ldr	r2, [r3, #0]
 80032e0:	2380      	movs	r3, #128	@ 0x80
 80032e2:	049b      	lsls	r3, r3, #18
 80032e4:	4013      	ands	r3, r2
 80032e6:	d11f      	bne.n	8003328 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 80032e8:	2301      	movs	r3, #1
 80032ea:	e08b      	b.n	8003404 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* HSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	685b      	ldr	r3, [r3, #4]
 80032f0:	2b00      	cmp	r3, #0
 80032f2:	d107      	bne.n	8003304 <HAL_RCC_ClockConfig+0xe8>
    {
      /* Check the HSI ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80032f4:	4b47      	ldr	r3, [pc, #284]	@ (8003414 <HAL_RCC_ClockConfig+0x1f8>)
 80032f6:	681a      	ldr	r2, [r3, #0]
 80032f8:	2380      	movs	r3, #128	@ 0x80
 80032fa:	00db      	lsls	r3, r3, #3
 80032fc:	4013      	ands	r3, r2
 80032fe:	d113      	bne.n	8003328 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8003300:	2301      	movs	r3, #1
 8003302:	e07f      	b.n	8003404 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* LSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	685b      	ldr	r3, [r3, #4]
 8003308:	2b03      	cmp	r3, #3
 800330a:	d106      	bne.n	800331a <HAL_RCC_ClockConfig+0xfe>
    {
      /* Check the LSI ready flag */
      if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800330c:	4b41      	ldr	r3, [pc, #260]	@ (8003414 <HAL_RCC_ClockConfig+0x1f8>)
 800330e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003310:	2202      	movs	r2, #2
 8003312:	4013      	ands	r3, r2
 8003314:	d108      	bne.n	8003328 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8003316:	2301      	movs	r3, #1
 8003318:	e074      	b.n	8003404 <HAL_RCC_ClockConfig+0x1e8>
    }
    /* LSE is selected as System Clock Source */
    else
    {
      /* Check the LSE ready flag */
      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800331a:	4b3e      	ldr	r3, [pc, #248]	@ (8003414 <HAL_RCC_ClockConfig+0x1f8>)
 800331c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800331e:	2202      	movs	r2, #2
 8003320:	4013      	ands	r3, r2
 8003322:	d101      	bne.n	8003328 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8003324:	2301      	movs	r3, #1
 8003326:	e06d      	b.n	8003404 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8003328:	4b3a      	ldr	r3, [pc, #232]	@ (8003414 <HAL_RCC_ClockConfig+0x1f8>)
 800332a:	689b      	ldr	r3, [r3, #8]
 800332c:	2207      	movs	r2, #7
 800332e:	4393      	bics	r3, r2
 8003330:	0019      	movs	r1, r3
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	685a      	ldr	r2, [r3, #4]
 8003336:	4b37      	ldr	r3, [pc, #220]	@ (8003414 <HAL_RCC_ClockConfig+0x1f8>)
 8003338:	430a      	orrs	r2, r1
 800333a:	609a      	str	r2, [r3, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800333c:	f7fd fffe 	bl	800133c <HAL_GetTick>
 8003340:	0003      	movs	r3, r0
 8003342:	60fb      	str	r3, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003344:	e009      	b.n	800335a <HAL_RCC_ClockConfig+0x13e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003346:	f7fd fff9 	bl	800133c <HAL_GetTick>
 800334a:	0002      	movs	r2, r0
 800334c:	68fb      	ldr	r3, [r7, #12]
 800334e:	1ad3      	subs	r3, r2, r3
 8003350:	4a2f      	ldr	r2, [pc, #188]	@ (8003410 <HAL_RCC_ClockConfig+0x1f4>)
 8003352:	4293      	cmp	r3, r2
 8003354:	d901      	bls.n	800335a <HAL_RCC_ClockConfig+0x13e>
      {
        return HAL_TIMEOUT;
 8003356:	2303      	movs	r3, #3
 8003358:	e054      	b.n	8003404 <HAL_RCC_ClockConfig+0x1e8>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800335a:	4b2e      	ldr	r3, [pc, #184]	@ (8003414 <HAL_RCC_ClockConfig+0x1f8>)
 800335c:	689b      	ldr	r3, [r3, #8]
 800335e:	2238      	movs	r2, #56	@ 0x38
 8003360:	401a      	ands	r2, r3
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	685b      	ldr	r3, [r3, #4]
 8003366:	00db      	lsls	r3, r3, #3
 8003368:	429a      	cmp	r2, r3
 800336a:	d1ec      	bne.n	8003346 <HAL_RCC_ClockConfig+0x12a>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800336c:	4b27      	ldr	r3, [pc, #156]	@ (800340c <HAL_RCC_ClockConfig+0x1f0>)
 800336e:	681b      	ldr	r3, [r3, #0]
 8003370:	2207      	movs	r2, #7
 8003372:	4013      	ands	r3, r2
 8003374:	683a      	ldr	r2, [r7, #0]
 8003376:	429a      	cmp	r2, r3
 8003378:	d21e      	bcs.n	80033b8 <HAL_RCC_ClockConfig+0x19c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800337a:	4b24      	ldr	r3, [pc, #144]	@ (800340c <HAL_RCC_ClockConfig+0x1f0>)
 800337c:	681b      	ldr	r3, [r3, #0]
 800337e:	2207      	movs	r2, #7
 8003380:	4393      	bics	r3, r2
 8003382:	0019      	movs	r1, r3
 8003384:	4b21      	ldr	r3, [pc, #132]	@ (800340c <HAL_RCC_ClockConfig+0x1f0>)
 8003386:	683a      	ldr	r2, [r7, #0]
 8003388:	430a      	orrs	r2, r1
 800338a:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 800338c:	f7fd ffd6 	bl	800133c <HAL_GetTick>
 8003390:	0003      	movs	r3, r0
 8003392:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8003394:	e009      	b.n	80033aa <HAL_RCC_ClockConfig+0x18e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003396:	f7fd ffd1 	bl	800133c <HAL_GetTick>
 800339a:	0002      	movs	r2, r0
 800339c:	68fb      	ldr	r3, [r7, #12]
 800339e:	1ad3      	subs	r3, r2, r3
 80033a0:	4a1b      	ldr	r2, [pc, #108]	@ (8003410 <HAL_RCC_ClockConfig+0x1f4>)
 80033a2:	4293      	cmp	r3, r2
 80033a4:	d901      	bls.n	80033aa <HAL_RCC_ClockConfig+0x18e>
      {
        return HAL_TIMEOUT;
 80033a6:	2303      	movs	r3, #3
 80033a8:	e02c      	b.n	8003404 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80033aa:	4b18      	ldr	r3, [pc, #96]	@ (800340c <HAL_RCC_ClockConfig+0x1f0>)
 80033ac:	681b      	ldr	r3, [r3, #0]
 80033ae:	2207      	movs	r2, #7
 80033b0:	4013      	ands	r3, r2
 80033b2:	683a      	ldr	r2, [r7, #0]
 80033b4:	429a      	cmp	r2, r3
 80033b6:	d1ee      	bne.n	8003396 <HAL_RCC_ClockConfig+0x17a>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	681b      	ldr	r3, [r3, #0]
 80033bc:	2204      	movs	r2, #4
 80033be:	4013      	ands	r3, r2
 80033c0:	d009      	beq.n	80033d6 <HAL_RCC_ClockConfig+0x1ba>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 80033c2:	4b14      	ldr	r3, [pc, #80]	@ (8003414 <HAL_RCC_ClockConfig+0x1f8>)
 80033c4:	689b      	ldr	r3, [r3, #8]
 80033c6:	4a15      	ldr	r2, [pc, #84]	@ (800341c <HAL_RCC_ClockConfig+0x200>)
 80033c8:	4013      	ands	r3, r2
 80033ca:	0019      	movs	r1, r3
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	68da      	ldr	r2, [r3, #12]
 80033d0:	4b10      	ldr	r3, [pc, #64]	@ (8003414 <HAL_RCC_ClockConfig+0x1f8>)
 80033d2:	430a      	orrs	r2, r1
 80033d4:	609a      	str	r2, [r3, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 80033d6:	f000 f829 	bl	800342c <HAL_RCC_GetSysClockFreq>
 80033da:	0001      	movs	r1, r0
 80033dc:	4b0d      	ldr	r3, [pc, #52]	@ (8003414 <HAL_RCC_ClockConfig+0x1f8>)
 80033de:	689b      	ldr	r3, [r3, #8]
 80033e0:	0a1b      	lsrs	r3, r3, #8
 80033e2:	220f      	movs	r2, #15
 80033e4:	401a      	ands	r2, r3
 80033e6:	4b0e      	ldr	r3, [pc, #56]	@ (8003420 <HAL_RCC_ClockConfig+0x204>)
 80033e8:	0092      	lsls	r2, r2, #2
 80033ea:	58d3      	ldr	r3, [r2, r3]
 80033ec:	221f      	movs	r2, #31
 80033ee:	4013      	ands	r3, r2
 80033f0:	000a      	movs	r2, r1
 80033f2:	40da      	lsrs	r2, r3
 80033f4:	4b0b      	ldr	r3, [pc, #44]	@ (8003424 <HAL_RCC_ClockConfig+0x208>)
 80033f6:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 80033f8:	4b0b      	ldr	r3, [pc, #44]	@ (8003428 <HAL_RCC_ClockConfig+0x20c>)
 80033fa:	681b      	ldr	r3, [r3, #0]
 80033fc:	0018      	movs	r0, r3
 80033fe:	f7fd ff41 	bl	8001284 <HAL_InitTick>
 8003402:	0003      	movs	r3, r0
}
 8003404:	0018      	movs	r0, r3
 8003406:	46bd      	mov	sp, r7
 8003408:	b004      	add	sp, #16
 800340a:	bd80      	pop	{r7, pc}
 800340c:	40022000 	.word	0x40022000
 8003410:	00001388 	.word	0x00001388
 8003414:	40021000 	.word	0x40021000
 8003418:	fffff0ff 	.word	0xfffff0ff
 800341c:	ffff8fff 	.word	0xffff8fff
 8003420:	080053c4 	.word	0x080053c4
 8003424:	20000000 	.word	0x20000000
 8003428:	20000004 	.word	0x20000004

0800342c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800342c:	b580      	push	{r7, lr}
 800342e:	b086      	sub	sp, #24
 8003430:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm, hsidiv;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8003432:	4b3c      	ldr	r3, [pc, #240]	@ (8003524 <HAL_RCC_GetSysClockFreq+0xf8>)
 8003434:	689b      	ldr	r3, [r3, #8]
 8003436:	2238      	movs	r2, #56	@ 0x38
 8003438:	4013      	ands	r3, r2
 800343a:	d10f      	bne.n	800345c <HAL_RCC_GetSysClockFreq+0x30>
  {
    /* HSISYS can be derived for HSI16 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 800343c:	4b39      	ldr	r3, [pc, #228]	@ (8003524 <HAL_RCC_GetSysClockFreq+0xf8>)
 800343e:	681b      	ldr	r3, [r3, #0]
 8003440:	0adb      	lsrs	r3, r3, #11
 8003442:	2207      	movs	r2, #7
 8003444:	4013      	ands	r3, r2
 8003446:	2201      	movs	r2, #1
 8003448:	409a      	lsls	r2, r3
 800344a:	0013      	movs	r3, r2
 800344c:	603b      	str	r3, [r7, #0]

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 800344e:	6839      	ldr	r1, [r7, #0]
 8003450:	4835      	ldr	r0, [pc, #212]	@ (8003528 <HAL_RCC_GetSysClockFreq+0xfc>)
 8003452:	f7fc fe55 	bl	8000100 <__udivsi3>
 8003456:	0003      	movs	r3, r0
 8003458:	613b      	str	r3, [r7, #16]
 800345a:	e05d      	b.n	8003518 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 800345c:	4b31      	ldr	r3, [pc, #196]	@ (8003524 <HAL_RCC_GetSysClockFreq+0xf8>)
 800345e:	689b      	ldr	r3, [r3, #8]
 8003460:	2238      	movs	r2, #56	@ 0x38
 8003462:	4013      	ands	r3, r2
 8003464:	2b08      	cmp	r3, #8
 8003466:	d102      	bne.n	800346e <HAL_RCC_GetSysClockFreq+0x42>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8003468:	4b30      	ldr	r3, [pc, #192]	@ (800352c <HAL_RCC_GetSysClockFreq+0x100>)
 800346a:	613b      	str	r3, [r7, #16]
 800346c:	e054      	b.n	8003518 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800346e:	4b2d      	ldr	r3, [pc, #180]	@ (8003524 <HAL_RCC_GetSysClockFreq+0xf8>)
 8003470:	689b      	ldr	r3, [r3, #8]
 8003472:	2238      	movs	r2, #56	@ 0x38
 8003474:	4013      	ands	r3, r2
 8003476:	2b10      	cmp	r3, #16
 8003478:	d138      	bne.n	80034ec <HAL_RCC_GetSysClockFreq+0xc0>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 800347a:	4b2a      	ldr	r3, [pc, #168]	@ (8003524 <HAL_RCC_GetSysClockFreq+0xf8>)
 800347c:	68db      	ldr	r3, [r3, #12]
 800347e:	2203      	movs	r2, #3
 8003480:	4013      	ands	r3, r2
 8003482:	60fb      	str	r3, [r7, #12]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003484:	4b27      	ldr	r3, [pc, #156]	@ (8003524 <HAL_RCC_GetSysClockFreq+0xf8>)
 8003486:	68db      	ldr	r3, [r3, #12]
 8003488:	091b      	lsrs	r3, r3, #4
 800348a:	2207      	movs	r2, #7
 800348c:	4013      	ands	r3, r2
 800348e:	3301      	adds	r3, #1
 8003490:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8003492:	68fb      	ldr	r3, [r7, #12]
 8003494:	2b03      	cmp	r3, #3
 8003496:	d10d      	bne.n	80034b4 <HAL_RCC_GetSysClockFreq+0x88>
    {
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8003498:	68b9      	ldr	r1, [r7, #8]
 800349a:	4824      	ldr	r0, [pc, #144]	@ (800352c <HAL_RCC_GetSysClockFreq+0x100>)
 800349c:	f7fc fe30 	bl	8000100 <__udivsi3>
 80034a0:	0003      	movs	r3, r0
 80034a2:	0019      	movs	r1, r3
 80034a4:	4b1f      	ldr	r3, [pc, #124]	@ (8003524 <HAL_RCC_GetSysClockFreq+0xf8>)
 80034a6:	68db      	ldr	r3, [r3, #12]
 80034a8:	0a1b      	lsrs	r3, r3, #8
 80034aa:	227f      	movs	r2, #127	@ 0x7f
 80034ac:	4013      	ands	r3, r2
 80034ae:	434b      	muls	r3, r1
 80034b0:	617b      	str	r3, [r7, #20]
        break;
 80034b2:	e00d      	b.n	80034d0 <HAL_RCC_GetSysClockFreq+0xa4>

      case RCC_PLLSOURCE_HSI:  /* HSI16 used as PLL clock source */
      default:                 /* HSI16 used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 80034b4:	68b9      	ldr	r1, [r7, #8]
 80034b6:	481c      	ldr	r0, [pc, #112]	@ (8003528 <HAL_RCC_GetSysClockFreq+0xfc>)
 80034b8:	f7fc fe22 	bl	8000100 <__udivsi3>
 80034bc:	0003      	movs	r3, r0
 80034be:	0019      	movs	r1, r3
 80034c0:	4b18      	ldr	r3, [pc, #96]	@ (8003524 <HAL_RCC_GetSysClockFreq+0xf8>)
 80034c2:	68db      	ldr	r3, [r3, #12]
 80034c4:	0a1b      	lsrs	r3, r3, #8
 80034c6:	227f      	movs	r2, #127	@ 0x7f
 80034c8:	4013      	ands	r3, r2
 80034ca:	434b      	muls	r3, r1
 80034cc:	617b      	str	r3, [r7, #20]
        break;
 80034ce:	46c0      	nop			@ (mov r8, r8)
    }
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U);
 80034d0:	4b14      	ldr	r3, [pc, #80]	@ (8003524 <HAL_RCC_GetSysClockFreq+0xf8>)
 80034d2:	68db      	ldr	r3, [r3, #12]
 80034d4:	0f5b      	lsrs	r3, r3, #29
 80034d6:	2207      	movs	r2, #7
 80034d8:	4013      	ands	r3, r2
 80034da:	3301      	adds	r3, #1
 80034dc:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco / pllr;
 80034de:	6879      	ldr	r1, [r7, #4]
 80034e0:	6978      	ldr	r0, [r7, #20]
 80034e2:	f7fc fe0d 	bl	8000100 <__udivsi3>
 80034e6:	0003      	movs	r3, r0
 80034e8:	613b      	str	r3, [r7, #16]
 80034ea:	e015      	b.n	8003518 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 80034ec:	4b0d      	ldr	r3, [pc, #52]	@ (8003524 <HAL_RCC_GetSysClockFreq+0xf8>)
 80034ee:	689b      	ldr	r3, [r3, #8]
 80034f0:	2238      	movs	r2, #56	@ 0x38
 80034f2:	4013      	ands	r3, r2
 80034f4:	2b20      	cmp	r3, #32
 80034f6:	d103      	bne.n	8003500 <HAL_RCC_GetSysClockFreq+0xd4>
  {
    /* LSE used as system clock source */
    sysclockfreq = LSE_VALUE;
 80034f8:	2380      	movs	r3, #128	@ 0x80
 80034fa:	021b      	lsls	r3, r3, #8
 80034fc:	613b      	str	r3, [r7, #16]
 80034fe:	e00b      	b.n	8003518 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8003500:	4b08      	ldr	r3, [pc, #32]	@ (8003524 <HAL_RCC_GetSysClockFreq+0xf8>)
 8003502:	689b      	ldr	r3, [r3, #8]
 8003504:	2238      	movs	r2, #56	@ 0x38
 8003506:	4013      	ands	r3, r2
 8003508:	2b18      	cmp	r3, #24
 800350a:	d103      	bne.n	8003514 <HAL_RCC_GetSysClockFreq+0xe8>
  {
    /* LSI used as system clock source */
    sysclockfreq = LSI_VALUE;
 800350c:	23fa      	movs	r3, #250	@ 0xfa
 800350e:	01db      	lsls	r3, r3, #7
 8003510:	613b      	str	r3, [r7, #16]
 8003512:	e001      	b.n	8003518 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else
  {
    sysclockfreq = 0U;
 8003514:	2300      	movs	r3, #0
 8003516:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8003518:	693b      	ldr	r3, [r7, #16]
}
 800351a:	0018      	movs	r0, r3
 800351c:	46bd      	mov	sp, r7
 800351e:	b006      	add	sp, #24
 8003520:	bd80      	pop	{r7, pc}
 8003522:	46c0      	nop			@ (mov r8, r8)
 8003524:	40021000 	.word	0x40021000
 8003528:	00f42400 	.word	0x00f42400
 800352c:	007a1200 	.word	0x007a1200

08003530 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003530:	b580      	push	{r7, lr}
 8003532:	b086      	sub	sp, #24
 8003534:	af00      	add	r7, sp, #0
 8003536:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret    = HAL_OK;   /* Intermediate status */
 8003538:	2313      	movs	r3, #19
 800353a:	18fb      	adds	r3, r7, r3
 800353c:	2200      	movs	r2, #0
 800353e:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8003540:	2312      	movs	r3, #18
 8003542:	18fb      	adds	r3, r7, r3
 8003544:	2200      	movs	r2, #0
 8003546:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	681a      	ldr	r2, [r3, #0]
 800354c:	2380      	movs	r3, #128	@ 0x80
 800354e:	029b      	lsls	r3, r3, #10
 8003550:	4013      	ands	r3, r2
 8003552:	d100      	bne.n	8003556 <HAL_RCCEx_PeriphCLKConfig+0x26>
 8003554:	e0a3      	b.n	800369e <HAL_RCCEx_PeriphCLKConfig+0x16e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003556:	2011      	movs	r0, #17
 8003558:	183b      	adds	r3, r7, r0
 800355a:	2200      	movs	r2, #0
 800355c:	701a      	strb	r2, [r3, #0]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800355e:	4b7f      	ldr	r3, [pc, #508]	@ (800375c <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8003560:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8003562:	2380      	movs	r3, #128	@ 0x80
 8003564:	055b      	lsls	r3, r3, #21
 8003566:	4013      	ands	r3, r2
 8003568:	d110      	bne.n	800358c <HAL_RCCEx_PeriphCLKConfig+0x5c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800356a:	4b7c      	ldr	r3, [pc, #496]	@ (800375c <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 800356c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800356e:	4b7b      	ldr	r3, [pc, #492]	@ (800375c <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8003570:	2180      	movs	r1, #128	@ 0x80
 8003572:	0549      	lsls	r1, r1, #21
 8003574:	430a      	orrs	r2, r1
 8003576:	63da      	str	r2, [r3, #60]	@ 0x3c
 8003578:	4b78      	ldr	r3, [pc, #480]	@ (800375c <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 800357a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800357c:	2380      	movs	r3, #128	@ 0x80
 800357e:	055b      	lsls	r3, r3, #21
 8003580:	4013      	ands	r3, r2
 8003582:	60bb      	str	r3, [r7, #8]
 8003584:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003586:	183b      	adds	r3, r7, r0
 8003588:	2201      	movs	r2, #1
 800358a:	701a      	strb	r2, [r3, #0]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800358c:	4b74      	ldr	r3, [pc, #464]	@ (8003760 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 800358e:	681a      	ldr	r2, [r3, #0]
 8003590:	4b73      	ldr	r3, [pc, #460]	@ (8003760 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8003592:	2180      	movs	r1, #128	@ 0x80
 8003594:	0049      	lsls	r1, r1, #1
 8003596:	430a      	orrs	r2, r1
 8003598:	601a      	str	r2, [r3, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800359a:	f7fd fecf 	bl	800133c <HAL_GetTick>
 800359e:	0003      	movs	r3, r0
 80035a0:	60fb      	str	r3, [r7, #12]

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80035a2:	e00b      	b.n	80035bc <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80035a4:	f7fd feca 	bl	800133c <HAL_GetTick>
 80035a8:	0002      	movs	r2, r0
 80035aa:	68fb      	ldr	r3, [r7, #12]
 80035ac:	1ad3      	subs	r3, r2, r3
 80035ae:	2b02      	cmp	r3, #2
 80035b0:	d904      	bls.n	80035bc <HAL_RCCEx_PeriphCLKConfig+0x8c>
      {
        ret = HAL_TIMEOUT;
 80035b2:	2313      	movs	r3, #19
 80035b4:	18fb      	adds	r3, r7, r3
 80035b6:	2203      	movs	r2, #3
 80035b8:	701a      	strb	r2, [r3, #0]
        break;
 80035ba:	e005      	b.n	80035c8 <HAL_RCCEx_PeriphCLKConfig+0x98>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80035bc:	4b68      	ldr	r3, [pc, #416]	@ (8003760 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 80035be:	681a      	ldr	r2, [r3, #0]
 80035c0:	2380      	movs	r3, #128	@ 0x80
 80035c2:	005b      	lsls	r3, r3, #1
 80035c4:	4013      	ands	r3, r2
 80035c6:	d0ed      	beq.n	80035a4 <HAL_RCCEx_PeriphCLKConfig+0x74>
      }
    }

    if (ret == HAL_OK)
 80035c8:	2313      	movs	r3, #19
 80035ca:	18fb      	adds	r3, r7, r3
 80035cc:	781b      	ldrb	r3, [r3, #0]
 80035ce:	2b00      	cmp	r3, #0
 80035d0:	d154      	bne.n	800367c <HAL_RCCEx_PeriphCLKConfig+0x14c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80035d2:	4b62      	ldr	r3, [pc, #392]	@ (800375c <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 80035d4:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80035d6:	23c0      	movs	r3, #192	@ 0xc0
 80035d8:	009b      	lsls	r3, r3, #2
 80035da:	4013      	ands	r3, r2
 80035dc:	617b      	str	r3, [r7, #20]

      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80035de:	697b      	ldr	r3, [r7, #20]
 80035e0:	2b00      	cmp	r3, #0
 80035e2:	d019      	beq.n	8003618 <HAL_RCCEx_PeriphCLKConfig+0xe8>
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	695b      	ldr	r3, [r3, #20]
 80035e8:	697a      	ldr	r2, [r7, #20]
 80035ea:	429a      	cmp	r2, r3
 80035ec:	d014      	beq.n	8003618 <HAL_RCCEx_PeriphCLKConfig+0xe8>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80035ee:	4b5b      	ldr	r3, [pc, #364]	@ (800375c <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 80035f0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80035f2:	4a5c      	ldr	r2, [pc, #368]	@ (8003764 <HAL_RCCEx_PeriphCLKConfig+0x234>)
 80035f4:	4013      	ands	r3, r2
 80035f6:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80035f8:	4b58      	ldr	r3, [pc, #352]	@ (800375c <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 80035fa:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80035fc:	4b57      	ldr	r3, [pc, #348]	@ (800375c <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 80035fe:	2180      	movs	r1, #128	@ 0x80
 8003600:	0249      	lsls	r1, r1, #9
 8003602:	430a      	orrs	r2, r1
 8003604:	65da      	str	r2, [r3, #92]	@ 0x5c
        __HAL_RCC_BACKUPRESET_RELEASE();
 8003606:	4b55      	ldr	r3, [pc, #340]	@ (800375c <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8003608:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800360a:	4b54      	ldr	r3, [pc, #336]	@ (800375c <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 800360c:	4956      	ldr	r1, [pc, #344]	@ (8003768 <HAL_RCCEx_PeriphCLKConfig+0x238>)
 800360e:	400a      	ands	r2, r1
 8003610:	65da      	str	r2, [r3, #92]	@ 0x5c
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8003612:	4b52      	ldr	r3, [pc, #328]	@ (800375c <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8003614:	697a      	ldr	r2, [r7, #20]
 8003616:	65da      	str	r2, [r3, #92]	@ 0x5c
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8003618:	697b      	ldr	r3, [r7, #20]
 800361a:	2201      	movs	r2, #1
 800361c:	4013      	ands	r3, r2
 800361e:	d016      	beq.n	800364e <HAL_RCCEx_PeriphCLKConfig+0x11e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003620:	f7fd fe8c 	bl	800133c <HAL_GetTick>
 8003624:	0003      	movs	r3, r0
 8003626:	60fb      	str	r3, [r7, #12]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003628:	e00c      	b.n	8003644 <HAL_RCCEx_PeriphCLKConfig+0x114>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800362a:	f7fd fe87 	bl	800133c <HAL_GetTick>
 800362e:	0002      	movs	r2, r0
 8003630:	68fb      	ldr	r3, [r7, #12]
 8003632:	1ad3      	subs	r3, r2, r3
 8003634:	4a4d      	ldr	r2, [pc, #308]	@ (800376c <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 8003636:	4293      	cmp	r3, r2
 8003638:	d904      	bls.n	8003644 <HAL_RCCEx_PeriphCLKConfig+0x114>
          {
            ret = HAL_TIMEOUT;
 800363a:	2313      	movs	r3, #19
 800363c:	18fb      	adds	r3, r7, r3
 800363e:	2203      	movs	r2, #3
 8003640:	701a      	strb	r2, [r3, #0]
            break;
 8003642:	e004      	b.n	800364e <HAL_RCCEx_PeriphCLKConfig+0x11e>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003644:	4b45      	ldr	r3, [pc, #276]	@ (800375c <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8003646:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003648:	2202      	movs	r2, #2
 800364a:	4013      	ands	r3, r2
 800364c:	d0ed      	beq.n	800362a <HAL_RCCEx_PeriphCLKConfig+0xfa>
          }
        }
      }

      if (ret == HAL_OK)
 800364e:	2313      	movs	r3, #19
 8003650:	18fb      	adds	r3, r7, r3
 8003652:	781b      	ldrb	r3, [r3, #0]
 8003654:	2b00      	cmp	r3, #0
 8003656:	d10a      	bne.n	800366e <HAL_RCCEx_PeriphCLKConfig+0x13e>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003658:	4b40      	ldr	r3, [pc, #256]	@ (800375c <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 800365a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800365c:	4a41      	ldr	r2, [pc, #260]	@ (8003764 <HAL_RCCEx_PeriphCLKConfig+0x234>)
 800365e:	4013      	ands	r3, r2
 8003660:	0019      	movs	r1, r3
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	695a      	ldr	r2, [r3, #20]
 8003666:	4b3d      	ldr	r3, [pc, #244]	@ (800375c <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8003668:	430a      	orrs	r2, r1
 800366a:	65da      	str	r2, [r3, #92]	@ 0x5c
 800366c:	e00c      	b.n	8003688 <HAL_RCCEx_PeriphCLKConfig+0x158>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800366e:	2312      	movs	r3, #18
 8003670:	18fb      	adds	r3, r7, r3
 8003672:	2213      	movs	r2, #19
 8003674:	18ba      	adds	r2, r7, r2
 8003676:	7812      	ldrb	r2, [r2, #0]
 8003678:	701a      	strb	r2, [r3, #0]
 800367a:	e005      	b.n	8003688 <HAL_RCCEx_PeriphCLKConfig+0x158>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800367c:	2312      	movs	r3, #18
 800367e:	18fb      	adds	r3, r7, r3
 8003680:	2213      	movs	r2, #19
 8003682:	18ba      	adds	r2, r7, r2
 8003684:	7812      	ldrb	r2, [r2, #0]
 8003686:	701a      	strb	r2, [r3, #0]
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8003688:	2311      	movs	r3, #17
 800368a:	18fb      	adds	r3, r7, r3
 800368c:	781b      	ldrb	r3, [r3, #0]
 800368e:	2b01      	cmp	r3, #1
 8003690:	d105      	bne.n	800369e <HAL_RCCEx_PeriphCLKConfig+0x16e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003692:	4b32      	ldr	r3, [pc, #200]	@ (800375c <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8003694:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8003696:	4b31      	ldr	r3, [pc, #196]	@ (800375c <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8003698:	4935      	ldr	r1, [pc, #212]	@ (8003770 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 800369a:	400a      	ands	r2, r1
 800369c:	63da      	str	r2, [r3, #60]	@ 0x3c
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	681b      	ldr	r3, [r3, #0]
 80036a2:	2201      	movs	r2, #1
 80036a4:	4013      	ands	r3, r2
 80036a6:	d009      	beq.n	80036bc <HAL_RCCEx_PeriphCLKConfig+0x18c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80036a8:	4b2c      	ldr	r3, [pc, #176]	@ (800375c <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 80036aa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80036ac:	2203      	movs	r2, #3
 80036ae:	4393      	bics	r3, r2
 80036b0:	0019      	movs	r1, r3
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	685a      	ldr	r2, [r3, #4]
 80036b6:	4b29      	ldr	r3, [pc, #164]	@ (800375c <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 80036b8:	430a      	orrs	r2, r1
 80036ba:	655a      	str	r2, [r3, #84]	@ 0x54
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
  }
#endif /* RCC_CCIPR_LPTIM2SEL */

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	681b      	ldr	r3, [r3, #0]
 80036c0:	2220      	movs	r2, #32
 80036c2:	4013      	ands	r3, r2
 80036c4:	d009      	beq.n	80036da <HAL_RCCEx_PeriphCLKConfig+0x1aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80036c6:	4b25      	ldr	r3, [pc, #148]	@ (800375c <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 80036c8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80036ca:	4a2a      	ldr	r2, [pc, #168]	@ (8003774 <HAL_RCCEx_PeriphCLKConfig+0x244>)
 80036cc:	4013      	ands	r3, r2
 80036ce:	0019      	movs	r1, r3
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	689a      	ldr	r2, [r3, #8]
 80036d4:	4b21      	ldr	r3, [pc, #132]	@ (800375c <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 80036d6:	430a      	orrs	r2, r1
 80036d8:	655a      	str	r2, [r3, #84]	@ 0x54
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* RNG */
  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	681a      	ldr	r2, [r3, #0]
 80036de:	2380      	movs	r3, #128	@ 0x80
 80036e0:	01db      	lsls	r3, r3, #7
 80036e2:	4013      	ands	r3, r2
 80036e4:	d015      	beq.n	8003712 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80036e6:	4b1d      	ldr	r3, [pc, #116]	@ (800375c <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 80036e8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80036ea:	009b      	lsls	r3, r3, #2
 80036ec:	0899      	lsrs	r1, r3, #2
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	691a      	ldr	r2, [r3, #16]
 80036f2:	4b1a      	ldr	r3, [pc, #104]	@ (800375c <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 80036f4:	430a      	orrs	r2, r1
 80036f6:	655a      	str	r2, [r3, #84]	@ 0x54

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLADC)
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	691a      	ldr	r2, [r3, #16]
 80036fc:	2380      	movs	r3, #128	@ 0x80
 80036fe:	05db      	lsls	r3, r3, #23
 8003700:	429a      	cmp	r2, r3
 8003702:	d106      	bne.n	8003712 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 8003704:	4b15      	ldr	r3, [pc, #84]	@ (800375c <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8003706:	68da      	ldr	r2, [r3, #12]
 8003708:	4b14      	ldr	r3, [pc, #80]	@ (800375c <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 800370a:	2180      	movs	r1, #128	@ 0x80
 800370c:	0249      	lsls	r1, r1, #9
 800370e:	430a      	orrs	r2, r1
 8003710:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* RCC_CCIPR_TIM15SEL */

  /*-------------------------- I2S1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S1) == RCC_PERIPHCLK_I2S1)
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	681a      	ldr	r2, [r3, #0]
 8003716:	2380      	movs	r3, #128	@ 0x80
 8003718:	011b      	lsls	r3, r3, #4
 800371a:	4013      	ands	r3, r2
 800371c:	d016      	beq.n	800374c <HAL_RCCEx_PeriphCLKConfig+0x21c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S1CLKSOURCE(PeriphClkInit->I2s1ClockSelection));

    /* Configure the I2S1 clock source */
    __HAL_RCC_I2S1_CONFIG(PeriphClkInit->I2s1ClockSelection);
 800371e:	4b0f      	ldr	r3, [pc, #60]	@ (800375c <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8003720:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003722:	4a15      	ldr	r2, [pc, #84]	@ (8003778 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8003724:	4013      	ands	r3, r2
 8003726:	0019      	movs	r1, r3
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	68da      	ldr	r2, [r3, #12]
 800372c:	4b0b      	ldr	r3, [pc, #44]	@ (800375c <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 800372e:	430a      	orrs	r2, r1
 8003730:	655a      	str	r2, [r3, #84]	@ 0x54

    if (PeriphClkInit->I2s1ClockSelection == RCC_I2S1CLKSOURCE_PLL)
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	68da      	ldr	r2, [r3, #12]
 8003736:	2380      	movs	r3, #128	@ 0x80
 8003738:	01db      	lsls	r3, r3, #7
 800373a:	429a      	cmp	r2, r3
 800373c:	d106      	bne.n	800374c <HAL_RCCEx_PeriphCLKConfig+0x21c>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 800373e:	4b07      	ldr	r3, [pc, #28]	@ (800375c <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8003740:	68da      	ldr	r2, [r3, #12]
 8003742:	4b06      	ldr	r3, [pc, #24]	@ (800375c <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8003744:	2180      	movs	r1, #128	@ 0x80
 8003746:	0249      	lsls	r1, r1, #9
 8003748:	430a      	orrs	r2, r1
 800374a:	60da      	str	r2, [r3, #12]
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* FDCAN1 || FDCAN2 */

  return status;
 800374c:	2312      	movs	r3, #18
 800374e:	18fb      	adds	r3, r7, r3
 8003750:	781b      	ldrb	r3, [r3, #0]
}
 8003752:	0018      	movs	r0, r3
 8003754:	46bd      	mov	sp, r7
 8003756:	b006      	add	sp, #24
 8003758:	bd80      	pop	{r7, pc}
 800375a:	46c0      	nop			@ (mov r8, r8)
 800375c:	40021000 	.word	0x40021000
 8003760:	40007000 	.word	0x40007000
 8003764:	fffffcff 	.word	0xfffffcff
 8003768:	fffeffff 	.word	0xfffeffff
 800376c:	00001388 	.word	0x00001388
 8003770:	efffffff 	.word	0xefffffff
 8003774:	ffffcfff 	.word	0xffffcfff
 8003778:	ffff3fff 	.word	0xffff3fff

0800377c <HAL_RTC_Init>:
  * @brief  Initialize the RTC peripheral
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 800377c:	b5b0      	push	{r4, r5, r7, lr}
 800377e:	b084      	sub	sp, #16
 8003780:	af00      	add	r7, sp, #0
 8003782:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 8003784:	230f      	movs	r3, #15
 8003786:	18fb      	adds	r3, r7, r3
 8003788:	2201      	movs	r2, #1
 800378a:	701a      	strb	r2, [r3, #0]

  /* Check the RTC peripheral state */
  if(hrtc != NULL)
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	2b00      	cmp	r3, #0
 8003790:	d100      	bne.n	8003794 <HAL_RTC_Init+0x18>
 8003792:	e08c      	b.n	80038ae <HAL_RTC_Init+0x132>
    assert_param(IS_RTC_OUTPUT_REMAP(hrtc->Init.OutPutRemap));
    assert_param(IS_RTC_OUTPUT_POL(hrtc->Init.OutPutPolarity));
    assert_param(IS_RTC_OUTPUT_TYPE(hrtc->Init.OutPutType));
    assert_param(IS_RTC_OUTPUT_PULLUP(hrtc->Init.OutPutPullUp));

    if(hrtc->State == HAL_RTC_STATE_RESET)
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	2229      	movs	r2, #41	@ 0x29
 8003798:	5c9b      	ldrb	r3, [r3, r2]
 800379a:	b2db      	uxtb	r3, r3
 800379c:	2b00      	cmp	r3, #0
 800379e:	d10b      	bne.n	80037b8 <HAL_RTC_Init+0x3c>
    {
      /* Allocate lock resource and initialize it */
      hrtc->Lock = HAL_UNLOCKED;
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	2228      	movs	r2, #40	@ 0x28
 80037a4:	2100      	movs	r1, #0
 80037a6:	5499      	strb	r1, [r3, r2]

      /* Process TAMP peripheral offset from RTC one */
      hrtc->TampOffset = (TAMP_BASE - RTC_BASE);
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	2288      	movs	r2, #136	@ 0x88
 80037ac:	0212      	lsls	r2, r2, #8
 80037ae:	605a      	str	r2, [r3, #4]
      {
        hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
      }
#else
      /* Initialize RTC MSP */
      HAL_RTC_MspInit(hrtc);
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	0018      	movs	r0, r3
 80037b4:	f7fd fbae 	bl	8000f14 <HAL_RTC_MspInit>
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */
    }

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_BUSY;
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	2229      	movs	r2, #41	@ 0x29
 80037bc:	2102      	movs	r1, #2
 80037be:	5499      	strb	r1, [r3, r2]

    /* Check whether the calendar needs to be initialized */
    if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	681b      	ldr	r3, [r3, #0]
 80037c4:	68db      	ldr	r3, [r3, #12]
 80037c6:	2210      	movs	r2, #16
 80037c8:	4013      	ands	r3, r2
 80037ca:	2b10      	cmp	r3, #16
 80037cc:	d062      	beq.n	8003894 <HAL_RTC_Init+0x118>
    {
      /* Disable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	681b      	ldr	r3, [r3, #0]
 80037d2:	22ca      	movs	r2, #202	@ 0xca
 80037d4:	625a      	str	r2, [r3, #36]	@ 0x24
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	681b      	ldr	r3, [r3, #0]
 80037da:	2253      	movs	r2, #83	@ 0x53
 80037dc:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Enter Initialization mode */
      status = RTC_EnterInitMode(hrtc);
 80037de:	250f      	movs	r5, #15
 80037e0:	197c      	adds	r4, r7, r5
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	0018      	movs	r0, r3
 80037e6:	f000 f9cb 	bl	8003b80 <RTC_EnterInitMode>
 80037ea:	0003      	movs	r3, r0
 80037ec:	7023      	strb	r3, [r4, #0]

      if(status == HAL_OK)
 80037ee:	0028      	movs	r0, r5
 80037f0:	183b      	adds	r3, r7, r0
 80037f2:	781b      	ldrb	r3, [r3, #0]
 80037f4:	2b00      	cmp	r3, #0
 80037f6:	d12c      	bne.n	8003852 <HAL_RTC_Init+0xd6>
      {
        /* Clear RTC_CR FMT, OSEL and POL Bits */
        hrtc->Instance->CR &= ~(RTC_CR_FMT | RTC_CR_POL | RTC_CR_OSEL | RTC_CR_TAMPOE);
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	681b      	ldr	r3, [r3, #0]
 80037fc:	699a      	ldr	r2, [r3, #24]
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	681b      	ldr	r3, [r3, #0]
 8003802:	492e      	ldr	r1, [pc, #184]	@ (80038bc <HAL_RTC_Init+0x140>)
 8003804:	400a      	ands	r2, r1
 8003806:	619a      	str	r2, [r3, #24]
        /* Set RTC_CR register */
        hrtc->Instance->CR |= (hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	681b      	ldr	r3, [r3, #0]
 800380c:	6999      	ldr	r1, [r3, #24]
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	689a      	ldr	r2, [r3, #8]
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	695b      	ldr	r3, [r3, #20]
 8003816:	431a      	orrs	r2, r3
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	69db      	ldr	r3, [r3, #28]
 800381c:	431a      	orrs	r2, r3
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	681b      	ldr	r3, [r3, #0]
 8003822:	430a      	orrs	r2, r1
 8003824:	619a      	str	r2, [r3, #24]

        /* Configure the RTC PRER */
        hrtc->Instance->PRER = (hrtc->Init.SynchPrediv);
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	681b      	ldr	r3, [r3, #0]
 800382a:	687a      	ldr	r2, [r7, #4]
 800382c:	6912      	ldr	r2, [r2, #16]
 800382e:	611a      	str	r2, [r3, #16]
        hrtc->Instance->PRER |= (hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	681b      	ldr	r3, [r3, #0]
 8003834:	6919      	ldr	r1, [r3, #16]
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	68db      	ldr	r3, [r3, #12]
 800383a:	041a      	lsls	r2, r3, #16
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	681b      	ldr	r3, [r3, #0]
 8003840:	430a      	orrs	r2, r1
 8003842:	611a      	str	r2, [r3, #16]

        /* Exit Initialization mode */
        status = RTC_ExitInitMode(hrtc);
 8003844:	183c      	adds	r4, r7, r0
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	0018      	movs	r0, r3
 800384a:	f000 f9db 	bl	8003c04 <RTC_ExitInitMode>
 800384e:	0003      	movs	r3, r0
 8003850:	7023      	strb	r3, [r4, #0]
      }

      if (status == HAL_OK)
 8003852:	230f      	movs	r3, #15
 8003854:	18fb      	adds	r3, r7, r3
 8003856:	781b      	ldrb	r3, [r3, #0]
 8003858:	2b00      	cmp	r3, #0
 800385a:	d116      	bne.n	800388a <HAL_RTC_Init+0x10e>
      {
        hrtc->Instance->CR &= ~(RTC_CR_TAMPALRM_PU |RTC_CR_TAMPALRM_TYPE | RTC_CR_OUT2EN);
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	681b      	ldr	r3, [r3, #0]
 8003860:	699a      	ldr	r2, [r3, #24]
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	681b      	ldr	r3, [r3, #0]
 8003866:	00d2      	lsls	r2, r2, #3
 8003868:	08d2      	lsrs	r2, r2, #3
 800386a:	619a      	str	r2, [r3, #24]
        hrtc->Instance->CR |= (hrtc->Init.OutPutPullUp | hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	681b      	ldr	r3, [r3, #0]
 8003870:	6999      	ldr	r1, [r3, #24]
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	6a1b      	ldr	r3, [r3, #32]
 800387a:	431a      	orrs	r2, r3
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	699b      	ldr	r3, [r3, #24]
 8003880:	431a      	orrs	r2, r3
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	681b      	ldr	r3, [r3, #0]
 8003886:	430a      	orrs	r2, r1
 8003888:	619a      	str	r2, [r3, #24]
      }

      /* Enable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	681b      	ldr	r3, [r3, #0]
 800388e:	22ff      	movs	r2, #255	@ 0xff
 8003890:	625a      	str	r2, [r3, #36]	@ 0x24
 8003892:	e003      	b.n	800389c <HAL_RTC_Init+0x120>
    }
    else
    {
      /* The calendar is already initialized */
      status = HAL_OK;
 8003894:	230f      	movs	r3, #15
 8003896:	18fb      	adds	r3, r7, r3
 8003898:	2200      	movs	r2, #0
 800389a:	701a      	strb	r2, [r3, #0]
    }

    if (status == HAL_OK)
 800389c:	230f      	movs	r3, #15
 800389e:	18fb      	adds	r3, r7, r3
 80038a0:	781b      	ldrb	r3, [r3, #0]
 80038a2:	2b00      	cmp	r3, #0
 80038a4:	d103      	bne.n	80038ae <HAL_RTC_Init+0x132>
    {
      hrtc->State = HAL_RTC_STATE_READY;
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	2229      	movs	r2, #41	@ 0x29
 80038aa:	2101      	movs	r1, #1
 80038ac:	5499      	strb	r1, [r3, r2]
    }
  }

  return status;
 80038ae:	230f      	movs	r3, #15
 80038b0:	18fb      	adds	r3, r7, r3
 80038b2:	781b      	ldrb	r3, [r3, #0]
}
 80038b4:	0018      	movs	r0, r3
 80038b6:	46bd      	mov	sp, r7
 80038b8:	b004      	add	sp, #16
 80038ba:	bdb0      	pop	{r4, r5, r7, pc}
 80038bc:	fb8fffbf 	.word	0xfb8fffbf

080038c0 <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 80038c0:	b5b0      	push	{r4, r5, r7, lr}
 80038c2:	b086      	sub	sp, #24
 80038c4:	af00      	add	r7, sp, #0
 80038c6:	60f8      	str	r0, [r7, #12]
 80038c8:	60b9      	str	r1, [r7, #8]
 80038ca:	607a      	str	r2, [r7, #4]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 80038cc:	68fb      	ldr	r3, [r7, #12]
 80038ce:	2228      	movs	r2, #40	@ 0x28
 80038d0:	5c9b      	ldrb	r3, [r3, r2]
 80038d2:	2b01      	cmp	r3, #1
 80038d4:	d101      	bne.n	80038da <HAL_RTC_SetTime+0x1a>
 80038d6:	2302      	movs	r3, #2
 80038d8:	e092      	b.n	8003a00 <HAL_RTC_SetTime+0x140>
 80038da:	68fb      	ldr	r3, [r7, #12]
 80038dc:	2228      	movs	r2, #40	@ 0x28
 80038de:	2101      	movs	r1, #1
 80038e0:	5499      	strb	r1, [r3, r2]

  hrtc->State = HAL_RTC_STATE_BUSY;
 80038e2:	68fb      	ldr	r3, [r7, #12]
 80038e4:	2229      	movs	r2, #41	@ 0x29
 80038e6:	2102      	movs	r1, #2
 80038e8:	5499      	strb	r1, [r3, r2]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80038ea:	68fb      	ldr	r3, [r7, #12]
 80038ec:	681b      	ldr	r3, [r3, #0]
 80038ee:	22ca      	movs	r2, #202	@ 0xca
 80038f0:	625a      	str	r2, [r3, #36]	@ 0x24
 80038f2:	68fb      	ldr	r3, [r7, #12]
 80038f4:	681b      	ldr	r3, [r3, #0]
 80038f6:	2253      	movs	r2, #83	@ 0x53
 80038f8:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 80038fa:	2513      	movs	r5, #19
 80038fc:	197c      	adds	r4, r7, r5
 80038fe:	68fb      	ldr	r3, [r7, #12]
 8003900:	0018      	movs	r0, r3
 8003902:	f000 f93d 	bl	8003b80 <RTC_EnterInitMode>
 8003906:	0003      	movs	r3, r0
 8003908:	7023      	strb	r3, [r4, #0]
  if(status == HAL_OK)
 800390a:	197b      	adds	r3, r7, r5
 800390c:	781b      	ldrb	r3, [r3, #0]
 800390e:	2b00      	cmp	r3, #0
 8003910:	d162      	bne.n	80039d8 <HAL_RTC_SetTime+0x118>
  {
    if(Format == RTC_FORMAT_BIN)
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	2b00      	cmp	r3, #0
 8003916:	d125      	bne.n	8003964 <HAL_RTC_SetTime+0xa4>
    {
    if((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8003918:	68fb      	ldr	r3, [r7, #12]
 800391a:	681b      	ldr	r3, [r3, #0]
 800391c:	699b      	ldr	r3, [r3, #24]
 800391e:	2240      	movs	r2, #64	@ 0x40
 8003920:	4013      	ands	r3, r2
 8003922:	d102      	bne.n	800392a <HAL_RTC_SetTime+0x6a>
        assert_param(IS_RTC_HOUR12(sTime->Hours));
        assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
      }
      else
      {
        sTime->TimeFormat = 0x00U;
 8003924:	68bb      	ldr	r3, [r7, #8]
 8003926:	2200      	movs	r2, #0
 8003928:	70da      	strb	r2, [r3, #3]
        assert_param(IS_RTC_HOUR24(sTime->Hours));
      }
      assert_param(IS_RTC_MINUTES(sTime->Minutes));
      assert_param(IS_RTC_SECONDS(sTime->Seconds));

      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 800392a:	68bb      	ldr	r3, [r7, #8]
 800392c:	781b      	ldrb	r3, [r3, #0]
 800392e:	0018      	movs	r0, r3
 8003930:	f000 f9ac 	bl	8003c8c <RTC_ByteToBcd2>
 8003934:	0003      	movs	r3, r0
 8003936:	041c      	lsls	r4, r3, #16
                          ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8003938:	68bb      	ldr	r3, [r7, #8]
 800393a:	785b      	ldrb	r3, [r3, #1]
 800393c:	0018      	movs	r0, r3
 800393e:	f000 f9a5 	bl	8003c8c <RTC_ByteToBcd2>
 8003942:	0003      	movs	r3, r0
 8003944:	021b      	lsls	r3, r3, #8
      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 8003946:	431c      	orrs	r4, r3
                          ((uint32_t)RTC_ByteToBcd2(sTime->Seconds) << RTC_TR_SU_Pos) | \
 8003948:	68bb      	ldr	r3, [r7, #8]
 800394a:	789b      	ldrb	r3, [r3, #2]
 800394c:	0018      	movs	r0, r3
 800394e:	f000 f99d 	bl	8003c8c <RTC_ByteToBcd2>
 8003952:	0003      	movs	r3, r0
                          ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8003954:	0022      	movs	r2, r4
 8003956:	431a      	orrs	r2, r3
                          (((uint32_t)sTime->TimeFormat) << RTC_TR_PM_Pos));
 8003958:	68bb      	ldr	r3, [r7, #8]
 800395a:	78db      	ldrb	r3, [r3, #3]
 800395c:	059b      	lsls	r3, r3, #22
      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 800395e:	4313      	orrs	r3, r2
 8003960:	617b      	str	r3, [r7, #20]
 8003962:	e017      	b.n	8003994 <HAL_RTC_SetTime+0xd4>
    }
    else
    {
    if((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8003964:	68fb      	ldr	r3, [r7, #12]
 8003966:	681b      	ldr	r3, [r3, #0]
 8003968:	699b      	ldr	r3, [r3, #24]
 800396a:	2240      	movs	r2, #64	@ 0x40
 800396c:	4013      	ands	r3, r2
 800396e:	d102      	bne.n	8003976 <HAL_RTC_SetTime+0xb6>
        assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
        assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
      }
      else
      {
        sTime->TimeFormat = 0x00U;
 8003970:	68bb      	ldr	r3, [r7, #8]
 8003972:	2200      	movs	r2, #0
 8003974:	70da      	strb	r2, [r3, #3]
        assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
      }
      assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
      assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
      tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 8003976:	68bb      	ldr	r3, [r7, #8]
 8003978:	781b      	ldrb	r3, [r3, #0]
 800397a:	041a      	lsls	r2, r3, #16
                ((uint32_t)(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 800397c:	68bb      	ldr	r3, [r7, #8]
 800397e:	785b      	ldrb	r3, [r3, #1]
 8003980:	021b      	lsls	r3, r3, #8
      tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 8003982:	4313      	orrs	r3, r2
                ((uint32_t)(sTime->Seconds) << RTC_TR_SU_Pos) | \
 8003984:	68ba      	ldr	r2, [r7, #8]
 8003986:	7892      	ldrb	r2, [r2, #2]
                ((uint32_t)(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8003988:	431a      	orrs	r2, r3
                ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
 800398a:	68bb      	ldr	r3, [r7, #8]
 800398c:	78db      	ldrb	r3, [r3, #3]
 800398e:	059b      	lsls	r3, r3, #22
      tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 8003990:	4313      	orrs	r3, r2
 8003992:	617b      	str	r3, [r7, #20]
    }

    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 8003994:	68fb      	ldr	r3, [r7, #12]
 8003996:	681b      	ldr	r3, [r3, #0]
 8003998:	697a      	ldr	r2, [r7, #20]
 800399a:	491b      	ldr	r1, [pc, #108]	@ (8003a08 <HAL_RTC_SetTime+0x148>)
 800399c:	400a      	ands	r2, r1
 800399e:	601a      	str	r2, [r3, #0]

    /* This interface is deprecated. To manage Daylight Saving Time, please use HAL_RTC_DST_xxx functions */
    hrtc->Instance->CR &= ((uint32_t)~RTC_CR_BKP);
 80039a0:	68fb      	ldr	r3, [r7, #12]
 80039a2:	681b      	ldr	r3, [r3, #0]
 80039a4:	699a      	ldr	r2, [r3, #24]
 80039a6:	68fb      	ldr	r3, [r7, #12]
 80039a8:	681b      	ldr	r3, [r3, #0]
 80039aa:	4918      	ldr	r1, [pc, #96]	@ (8003a0c <HAL_RTC_SetTime+0x14c>)
 80039ac:	400a      	ands	r2, r1
 80039ae:	619a      	str	r2, [r3, #24]

    /* This interface is deprecated. To manage Daylight Saving Time, please use HAL_RTC_DST_xxx functions */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 80039b0:	68fb      	ldr	r3, [r7, #12]
 80039b2:	681b      	ldr	r3, [r3, #0]
 80039b4:	6999      	ldr	r1, [r3, #24]
 80039b6:	68bb      	ldr	r3, [r7, #8]
 80039b8:	68da      	ldr	r2, [r3, #12]
 80039ba:	68bb      	ldr	r3, [r7, #8]
 80039bc:	691b      	ldr	r3, [r3, #16]
 80039be:	431a      	orrs	r2, r3
 80039c0:	68fb      	ldr	r3, [r7, #12]
 80039c2:	681b      	ldr	r3, [r3, #0]
 80039c4:	430a      	orrs	r2, r1
 80039c6:	619a      	str	r2, [r3, #24]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 80039c8:	2313      	movs	r3, #19
 80039ca:	18fc      	adds	r4, r7, r3
 80039cc:	68fb      	ldr	r3, [r7, #12]
 80039ce:	0018      	movs	r0, r3
 80039d0:	f000 f918 	bl	8003c04 <RTC_ExitInitMode>
 80039d4:	0003      	movs	r3, r0
 80039d6:	7023      	strb	r3, [r4, #0]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80039d8:	68fb      	ldr	r3, [r7, #12]
 80039da:	681b      	ldr	r3, [r3, #0]
 80039dc:	22ff      	movs	r2, #255	@ 0xff
 80039de:	625a      	str	r2, [r3, #36]	@ 0x24
  
  if (status == HAL_OK)
 80039e0:	2313      	movs	r3, #19
 80039e2:	18fb      	adds	r3, r7, r3
 80039e4:	781b      	ldrb	r3, [r3, #0]
 80039e6:	2b00      	cmp	r3, #0
 80039e8:	d103      	bne.n	80039f2 <HAL_RTC_SetTime+0x132>
  {
   hrtc->State = HAL_RTC_STATE_READY;
 80039ea:	68fb      	ldr	r3, [r7, #12]
 80039ec:	2229      	movs	r2, #41	@ 0x29
 80039ee:	2101      	movs	r1, #1
 80039f0:	5499      	strb	r1, [r3, r2]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 80039f2:	68fb      	ldr	r3, [r7, #12]
 80039f4:	2228      	movs	r2, #40	@ 0x28
 80039f6:	2100      	movs	r1, #0
 80039f8:	5499      	strb	r1, [r3, r2]

  return status;
 80039fa:	2313      	movs	r3, #19
 80039fc:	18fb      	adds	r3, r7, r3
 80039fe:	781b      	ldrb	r3, [r3, #0]
}
 8003a00:	0018      	movs	r0, r3
 8003a02:	46bd      	mov	sp, r7
 8003a04:	b006      	add	sp, #24
 8003a06:	bdb0      	pop	{r4, r5, r7, pc}
 8003a08:	007f7f7f 	.word	0x007f7f7f
 8003a0c:	fffbffff 	.word	0xfffbffff

08003a10 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8003a10:	b5b0      	push	{r4, r5, r7, lr}
 8003a12:	b086      	sub	sp, #24
 8003a14:	af00      	add	r7, sp, #0
 8003a16:	60f8      	str	r0, [r7, #12]
 8003a18:	60b9      	str	r1, [r7, #8]
 8003a1a:	607a      	str	r2, [r7, #4]

 /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

 /* Process Locked */
 __HAL_LOCK(hrtc);
 8003a1c:	68fb      	ldr	r3, [r7, #12]
 8003a1e:	2228      	movs	r2, #40	@ 0x28
 8003a20:	5c9b      	ldrb	r3, [r3, r2]
 8003a22:	2b01      	cmp	r3, #1
 8003a24:	d101      	bne.n	8003a2a <HAL_RTC_SetDate+0x1a>
 8003a26:	2302      	movs	r3, #2
 8003a28:	e07e      	b.n	8003b28 <HAL_RTC_SetDate+0x118>
 8003a2a:	68fb      	ldr	r3, [r7, #12]
 8003a2c:	2228      	movs	r2, #40	@ 0x28
 8003a2e:	2101      	movs	r1, #1
 8003a30:	5499      	strb	r1, [r3, r2]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8003a32:	68fb      	ldr	r3, [r7, #12]
 8003a34:	2229      	movs	r2, #41	@ 0x29
 8003a36:	2102      	movs	r1, #2
 8003a38:	5499      	strb	r1, [r3, r2]

  if((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	2b00      	cmp	r3, #0
 8003a3e:	d10e      	bne.n	8003a5e <HAL_RTC_SetDate+0x4e>
 8003a40:	68bb      	ldr	r3, [r7, #8]
 8003a42:	785b      	ldrb	r3, [r3, #1]
 8003a44:	001a      	movs	r2, r3
 8003a46:	2310      	movs	r3, #16
 8003a48:	4013      	ands	r3, r2
 8003a4a:	d008      	beq.n	8003a5e <HAL_RTC_SetDate+0x4e>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 8003a4c:	68bb      	ldr	r3, [r7, #8]
 8003a4e:	785b      	ldrb	r3, [r3, #1]
 8003a50:	2210      	movs	r2, #16
 8003a52:	4393      	bics	r3, r2
 8003a54:	b2db      	uxtb	r3, r3
 8003a56:	330a      	adds	r3, #10
 8003a58:	b2da      	uxtb	r2, r3
 8003a5a:	68bb      	ldr	r3, [r7, #8]
 8003a5c:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if(Format == RTC_FORMAT_BIN)
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	2b00      	cmp	r3, #0
 8003a62:	d11c      	bne.n	8003a9e <HAL_RTC_SetDate+0x8e>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8003a64:	68bb      	ldr	r3, [r7, #8]
 8003a66:	78db      	ldrb	r3, [r3, #3]
 8003a68:	0018      	movs	r0, r3
 8003a6a:	f000 f90f 	bl	8003c8c <RTC_ByteToBcd2>
 8003a6e:	0003      	movs	r3, r0
 8003a70:	041c      	lsls	r4, r3, #16
                 ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8003a72:	68bb      	ldr	r3, [r7, #8]
 8003a74:	785b      	ldrb	r3, [r3, #1]
 8003a76:	0018      	movs	r0, r3
 8003a78:	f000 f908 	bl	8003c8c <RTC_ByteToBcd2>
 8003a7c:	0003      	movs	r3, r0
 8003a7e:	021b      	lsls	r3, r3, #8
   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8003a80:	431c      	orrs	r4, r3
                 ((uint32_t)RTC_ByteToBcd2(sDate->Date)  << RTC_DR_DU_Pos) | \
 8003a82:	68bb      	ldr	r3, [r7, #8]
 8003a84:	789b      	ldrb	r3, [r3, #2]
 8003a86:	0018      	movs	r0, r3
 8003a88:	f000 f900 	bl	8003c8c <RTC_ByteToBcd2>
 8003a8c:	0003      	movs	r3, r0
                 ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8003a8e:	0022      	movs	r2, r4
 8003a90:	431a      	orrs	r2, r3
                 ((uint32_t)sDate->WeekDay << RTC_DR_WDU_Pos));
 8003a92:	68bb      	ldr	r3, [r7, #8]
 8003a94:	781b      	ldrb	r3, [r3, #0]
 8003a96:	035b      	lsls	r3, r3, #13
   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8003a98:	4313      	orrs	r3, r2
 8003a9a:	617b      	str	r3, [r7, #20]
 8003a9c:	e00e      	b.n	8003abc <HAL_RTC_SetDate+0xac>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 8003a9e:	68bb      	ldr	r3, [r7, #8]
 8003aa0:	78db      	ldrb	r3, [r3, #3]
 8003aa2:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month) << RTC_DR_MU_Pos) | \
 8003aa4:	68bb      	ldr	r3, [r7, #8]
 8003aa6:	785b      	ldrb	r3, [r3, #1]
 8003aa8:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 8003aaa:	4313      	orrs	r3, r2
                  (((uint32_t)sDate->Date) << RTC_DR_DU_Pos)| \
 8003aac:	68ba      	ldr	r2, [r7, #8]
 8003aae:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month) << RTC_DR_MU_Pos) | \
 8003ab0:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << RTC_DR_WDU_Pos));
 8003ab2:	68bb      	ldr	r3, [r7, #8]
 8003ab4:	781b      	ldrb	r3, [r3, #0]
 8003ab6:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 8003ab8:	4313      	orrs	r3, r2
 8003aba:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8003abc:	68fb      	ldr	r3, [r7, #12]
 8003abe:	681b      	ldr	r3, [r3, #0]
 8003ac0:	22ca      	movs	r2, #202	@ 0xca
 8003ac2:	625a      	str	r2, [r3, #36]	@ 0x24
 8003ac4:	68fb      	ldr	r3, [r7, #12]
 8003ac6:	681b      	ldr	r3, [r3, #0]
 8003ac8:	2253      	movs	r2, #83	@ 0x53
 8003aca:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8003acc:	2513      	movs	r5, #19
 8003ace:	197c      	adds	r4, r7, r5
 8003ad0:	68fb      	ldr	r3, [r7, #12]
 8003ad2:	0018      	movs	r0, r3
 8003ad4:	f000 f854 	bl	8003b80 <RTC_EnterInitMode>
 8003ad8:	0003      	movs	r3, r0
 8003ada:	7023      	strb	r3, [r4, #0]
  if(status == HAL_OK)
 8003adc:	0028      	movs	r0, r5
 8003ade:	183b      	adds	r3, r7, r0
 8003ae0:	781b      	ldrb	r3, [r3, #0]
 8003ae2:	2b00      	cmp	r3, #0
 8003ae4:	d10c      	bne.n	8003b00 <HAL_RTC_SetDate+0xf0>
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 8003ae6:	68fb      	ldr	r3, [r7, #12]
 8003ae8:	681b      	ldr	r3, [r3, #0]
 8003aea:	697a      	ldr	r2, [r7, #20]
 8003aec:	4910      	ldr	r1, [pc, #64]	@ (8003b30 <HAL_RTC_SetDate+0x120>)
 8003aee:	400a      	ands	r2, r1
 8003af0:	605a      	str	r2, [r3, #4]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8003af2:	183c      	adds	r4, r7, r0
 8003af4:	68fb      	ldr	r3, [r7, #12]
 8003af6:	0018      	movs	r0, r3
 8003af8:	f000 f884 	bl	8003c04 <RTC_ExitInitMode>
 8003afc:	0003      	movs	r3, r0
 8003afe:	7023      	strb	r3, [r4, #0]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8003b00:	68fb      	ldr	r3, [r7, #12]
 8003b02:	681b      	ldr	r3, [r3, #0]
 8003b04:	22ff      	movs	r2, #255	@ 0xff
 8003b06:	625a      	str	r2, [r3, #36]	@ 0x24

  if (status == HAL_OK)
 8003b08:	2313      	movs	r3, #19
 8003b0a:	18fb      	adds	r3, r7, r3
 8003b0c:	781b      	ldrb	r3, [r3, #0]
 8003b0e:	2b00      	cmp	r3, #0
 8003b10:	d103      	bne.n	8003b1a <HAL_RTC_SetDate+0x10a>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8003b12:	68fb      	ldr	r3, [r7, #12]
 8003b14:	2229      	movs	r2, #41	@ 0x29
 8003b16:	2101      	movs	r1, #1
 8003b18:	5499      	strb	r1, [r3, r2]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8003b1a:	68fb      	ldr	r3, [r7, #12]
 8003b1c:	2228      	movs	r2, #40	@ 0x28
 8003b1e:	2100      	movs	r1, #0
 8003b20:	5499      	strb	r1, [r3, r2]

  return status;
 8003b22:	2313      	movs	r3, #19
 8003b24:	18fb      	adds	r3, r7, r3
 8003b26:	781b      	ldrb	r3, [r3, #0]
}
 8003b28:	0018      	movs	r0, r3
 8003b2a:	46bd      	mov	sp, r7
 8003b2c:	b006      	add	sp, #24
 8003b2e:	bdb0      	pop	{r4, r5, r7, pc}
 8003b30:	00ffff3f 	.word	0x00ffff3f

08003b34 <HAL_RTC_WaitForSynchro>:
  *         correctly copied into the RTC_TR and RTC_DR shadow registers.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef* hrtc)
{
 8003b34:	b580      	push	{r7, lr}
 8003b36:	b084      	sub	sp, #16
 8003b38:	af00      	add	r7, sp, #0
 8003b3a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Clear RSF flag, keep reserved bits at reset values (setting other flags has no effect) */
  hrtc->Instance->ICSR = ((uint32_t)(RTC_RSF_MASK & RTC_ICSR_RESERVED_MASK));
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	681b      	ldr	r3, [r3, #0]
 8003b40:	4a0e      	ldr	r2, [pc, #56]	@ (8003b7c <HAL_RTC_WaitForSynchro+0x48>)
 8003b42:	60da      	str	r2, [r3, #12]

  tickstart = HAL_GetTick();
 8003b44:	f7fd fbfa 	bl	800133c <HAL_GetTick>
 8003b48:	0003      	movs	r3, r0
 8003b4a:	60fb      	str	r3, [r7, #12]

  /* Wait the registers to be synchronised */
  while((hrtc->Instance->ICSR & RTC_ICSR_RSF) == 0U)
 8003b4c:	e00a      	b.n	8003b64 <HAL_RTC_WaitForSynchro+0x30>
  {
    if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 8003b4e:	f7fd fbf5 	bl	800133c <HAL_GetTick>
 8003b52:	0002      	movs	r2, r0
 8003b54:	68fb      	ldr	r3, [r7, #12]
 8003b56:	1ad2      	subs	r2, r2, r3
 8003b58:	23fa      	movs	r3, #250	@ 0xfa
 8003b5a:	009b      	lsls	r3, r3, #2
 8003b5c:	429a      	cmp	r2, r3
 8003b5e:	d901      	bls.n	8003b64 <HAL_RTC_WaitForSynchro+0x30>
    {
      return HAL_TIMEOUT;
 8003b60:	2303      	movs	r3, #3
 8003b62:	e006      	b.n	8003b72 <HAL_RTC_WaitForSynchro+0x3e>
  while((hrtc->Instance->ICSR & RTC_ICSR_RSF) == 0U)
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	681b      	ldr	r3, [r3, #0]
 8003b68:	68db      	ldr	r3, [r3, #12]
 8003b6a:	2220      	movs	r2, #32
 8003b6c:	4013      	ands	r3, r2
 8003b6e:	d0ee      	beq.n	8003b4e <HAL_RTC_WaitForSynchro+0x1a>
    }
  }

  return HAL_OK;
 8003b70:	2300      	movs	r3, #0
}
 8003b72:	0018      	movs	r0, r3
 8003b74:	46bd      	mov	sp, r7
 8003b76:	b004      	add	sp, #16
 8003b78:	bd80      	pop	{r7, pc}
 8003b7a:	46c0      	nop			@ (mov r8, r8)
 8003b7c:	0001005f 	.word	0x0001005f

08003b80 <RTC_EnterInitMode>:
  *         __HAL_RTC_WRITEPROTECTION_DISABLE() before calling this function.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef* hrtc)
{
 8003b80:	b580      	push	{r7, lr}
 8003b82:	b084      	sub	sp, #16
 8003b84:	af00      	add	r7, sp, #0
 8003b86:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;  
 8003b88:	230f      	movs	r3, #15
 8003b8a:	18fb      	adds	r3, r7, r3
 8003b8c:	2200      	movs	r2, #0
 8003b8e:	701a      	strb	r2, [r3, #0]

  /* Check if the Initialization mode is set */
  if((hrtc->Instance->ICSR & RTC_ICSR_INITF) == 0U)
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	681b      	ldr	r3, [r3, #0]
 8003b94:	68db      	ldr	r3, [r3, #12]
 8003b96:	2240      	movs	r2, #64	@ 0x40
 8003b98:	4013      	ands	r3, r2
 8003b9a:	d12c      	bne.n	8003bf6 <RTC_EnterInitMode+0x76>
  {
    /* Set the Initialization mode */
    SET_BIT(hrtc->Instance->ICSR, RTC_ICSR_INIT);
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	681b      	ldr	r3, [r3, #0]
 8003ba0:	68da      	ldr	r2, [r3, #12]
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	681b      	ldr	r3, [r3, #0]
 8003ba6:	2180      	movs	r1, #128	@ 0x80
 8003ba8:	430a      	orrs	r2, r1
 8003baa:	60da      	str	r2, [r3, #12]

    tickstart = HAL_GetTick();
 8003bac:	f7fd fbc6 	bl	800133c <HAL_GetTick>
 8003bb0:	0003      	movs	r3, r0
 8003bb2:	60bb      	str	r3, [r7, #8]
    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while(((hrtc->Instance->ICSR & RTC_ICSR_INITF) == 0U) && (status != HAL_TIMEOUT))
 8003bb4:	e014      	b.n	8003be0 <RTC_EnterInitMode+0x60>
    {
      if((HAL_GetTick()  - tickstart ) > RTC_TIMEOUT_VALUE)
 8003bb6:	f7fd fbc1 	bl	800133c <HAL_GetTick>
 8003bba:	0002      	movs	r2, r0
 8003bbc:	68bb      	ldr	r3, [r7, #8]
 8003bbe:	1ad2      	subs	r2, r2, r3
 8003bc0:	200f      	movs	r0, #15
 8003bc2:	183b      	adds	r3, r7, r0
 8003bc4:	1839      	adds	r1, r7, r0
 8003bc6:	7809      	ldrb	r1, [r1, #0]
 8003bc8:	7019      	strb	r1, [r3, #0]
 8003bca:	23fa      	movs	r3, #250	@ 0xfa
 8003bcc:	009b      	lsls	r3, r3, #2
 8003bce:	429a      	cmp	r2, r3
 8003bd0:	d906      	bls.n	8003be0 <RTC_EnterInitMode+0x60>
      {
        status = HAL_TIMEOUT;
 8003bd2:	183b      	adds	r3, r7, r0
 8003bd4:	2203      	movs	r2, #3
 8003bd6:	701a      	strb	r2, [r3, #0]
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8003bd8:	687b      	ldr	r3, [r7, #4]
 8003bda:	2229      	movs	r2, #41	@ 0x29
 8003bdc:	2103      	movs	r1, #3
 8003bde:	5499      	strb	r1, [r3, r2]
    while(((hrtc->Instance->ICSR & RTC_ICSR_INITF) == 0U) && (status != HAL_TIMEOUT))
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	681b      	ldr	r3, [r3, #0]
 8003be4:	68db      	ldr	r3, [r3, #12]
 8003be6:	2240      	movs	r2, #64	@ 0x40
 8003be8:	4013      	ands	r3, r2
 8003bea:	d104      	bne.n	8003bf6 <RTC_EnterInitMode+0x76>
 8003bec:	230f      	movs	r3, #15
 8003bee:	18fb      	adds	r3, r7, r3
 8003bf0:	781b      	ldrb	r3, [r3, #0]
 8003bf2:	2b03      	cmp	r3, #3
 8003bf4:	d1df      	bne.n	8003bb6 <RTC_EnterInitMode+0x36>
      }
    }
  }

  return status;
 8003bf6:	230f      	movs	r3, #15
 8003bf8:	18fb      	adds	r3, r7, r3
 8003bfa:	781b      	ldrb	r3, [r3, #0]
}
 8003bfc:	0018      	movs	r0, r3
 8003bfe:	46bd      	mov	sp, r7
 8003c00:	b004      	add	sp, #16
 8003c02:	bd80      	pop	{r7, pc}

08003c04 <RTC_ExitInitMode>:
  * @brief  Exit the RTC Initialization mode.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 8003c04:	b590      	push	{r4, r7, lr}
 8003c06:	b085      	sub	sp, #20
 8003c08:	af00      	add	r7, sp, #0
 8003c0a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003c0c:	240f      	movs	r4, #15
 8003c0e:	193b      	adds	r3, r7, r4
 8003c10:	2200      	movs	r2, #0
 8003c12:	701a      	strb	r2, [r3, #0]

  /* Exit Initialization mode */
  CLEAR_BIT(RTC->ICSR, RTC_ICSR_INIT);
 8003c14:	4b1c      	ldr	r3, [pc, #112]	@ (8003c88 <RTC_ExitInitMode+0x84>)
 8003c16:	68da      	ldr	r2, [r3, #12]
 8003c18:	4b1b      	ldr	r3, [pc, #108]	@ (8003c88 <RTC_ExitInitMode+0x84>)
 8003c1a:	2180      	movs	r1, #128	@ 0x80
 8003c1c:	438a      	bics	r2, r1
 8003c1e:	60da      	str	r2, [r3, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(RTC->CR, RTC_CR_BYPSHAD) == 0U)
 8003c20:	4b19      	ldr	r3, [pc, #100]	@ (8003c88 <RTC_ExitInitMode+0x84>)
 8003c22:	699b      	ldr	r3, [r3, #24]
 8003c24:	2220      	movs	r2, #32
 8003c26:	4013      	ands	r3, r2
 8003c28:	d10d      	bne.n	8003c46 <RTC_ExitInitMode+0x42>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8003c2a:	687b      	ldr	r3, [r7, #4]
 8003c2c:	0018      	movs	r0, r3
 8003c2e:	f7ff ff81 	bl	8003b34 <HAL_RTC_WaitForSynchro>
 8003c32:	1e03      	subs	r3, r0, #0
 8003c34:	d021      	beq.n	8003c7a <RTC_ExitInitMode+0x76>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	2229      	movs	r2, #41	@ 0x29
 8003c3a:	2103      	movs	r1, #3
 8003c3c:	5499      	strb	r1, [r3, r2]
      status = HAL_TIMEOUT;
 8003c3e:	193b      	adds	r3, r7, r4
 8003c40:	2203      	movs	r2, #3
 8003c42:	701a      	strb	r2, [r3, #0]
 8003c44:	e019      	b.n	8003c7a <RTC_ExitInitMode+0x76>
  }
  else /* WA 2.7.1 Calendar initialization may fail in case of consecutive INIT mode entry.
          Please look at STM32G0 Errata sheet on the internet for details. */
  {
    /* Clear BYPSHAD bit */
    CLEAR_BIT(RTC->CR, RTC_CR_BYPSHAD);
 8003c46:	4b10      	ldr	r3, [pc, #64]	@ (8003c88 <RTC_ExitInitMode+0x84>)
 8003c48:	699a      	ldr	r2, [r3, #24]
 8003c4a:	4b0f      	ldr	r3, [pc, #60]	@ (8003c88 <RTC_ExitInitMode+0x84>)
 8003c4c:	2120      	movs	r1, #32
 8003c4e:	438a      	bics	r2, r1
 8003c50:	619a      	str	r2, [r3, #24]
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	0018      	movs	r0, r3
 8003c56:	f7ff ff6d 	bl	8003b34 <HAL_RTC_WaitForSynchro>
 8003c5a:	1e03      	subs	r3, r0, #0
 8003c5c:	d007      	beq.n	8003c6e <RTC_ExitInitMode+0x6a>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8003c5e:	687b      	ldr	r3, [r7, #4]
 8003c60:	2229      	movs	r2, #41	@ 0x29
 8003c62:	2103      	movs	r1, #3
 8003c64:	5499      	strb	r1, [r3, r2]
      status = HAL_TIMEOUT;
 8003c66:	230f      	movs	r3, #15
 8003c68:	18fb      	adds	r3, r7, r3
 8003c6a:	2203      	movs	r2, #3
 8003c6c:	701a      	strb	r2, [r3, #0]
    }
    /* Restore BYPSHAD bit */
    SET_BIT(RTC->CR, RTC_CR_BYPSHAD);
 8003c6e:	4b06      	ldr	r3, [pc, #24]	@ (8003c88 <RTC_ExitInitMode+0x84>)
 8003c70:	699a      	ldr	r2, [r3, #24]
 8003c72:	4b05      	ldr	r3, [pc, #20]	@ (8003c88 <RTC_ExitInitMode+0x84>)
 8003c74:	2120      	movs	r1, #32
 8003c76:	430a      	orrs	r2, r1
 8003c78:	619a      	str	r2, [r3, #24]
  }

  return status;
 8003c7a:	230f      	movs	r3, #15
 8003c7c:	18fb      	adds	r3, r7, r3
 8003c7e:	781b      	ldrb	r3, [r3, #0]
}
 8003c80:	0018      	movs	r0, r3
 8003c82:	46bd      	mov	sp, r7
 8003c84:	b005      	add	sp, #20
 8003c86:	bd90      	pop	{r4, r7, pc}
 8003c88:	40002800 	.word	0x40002800

08003c8c <RTC_ByteToBcd2>:
  * @brief  Convert a 2 digit decimal to BCD format.
  * @param  Value Byte to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 8003c8c:	b580      	push	{r7, lr}
 8003c8e:	b084      	sub	sp, #16
 8003c90:	af00      	add	r7, sp, #0
 8003c92:	0002      	movs	r2, r0
 8003c94:	1dfb      	adds	r3, r7, #7
 8003c96:	701a      	strb	r2, [r3, #0]
  uint32_t bcdhigh = 0U;
 8003c98:	2300      	movs	r3, #0
 8003c9a:	60fb      	str	r3, [r7, #12]
  uint8_t Param = Value;
 8003c9c:	230b      	movs	r3, #11
 8003c9e:	18fb      	adds	r3, r7, r3
 8003ca0:	1dfa      	adds	r2, r7, #7
 8003ca2:	7812      	ldrb	r2, [r2, #0]
 8003ca4:	701a      	strb	r2, [r3, #0]

  while(Param >= 10U)
 8003ca6:	e008      	b.n	8003cba <RTC_ByteToBcd2+0x2e>
  {
    bcdhigh++;
 8003ca8:	68fb      	ldr	r3, [r7, #12]
 8003caa:	3301      	adds	r3, #1
 8003cac:	60fb      	str	r3, [r7, #12]
    Param -= 10U;
 8003cae:	220b      	movs	r2, #11
 8003cb0:	18bb      	adds	r3, r7, r2
 8003cb2:	18ba      	adds	r2, r7, r2
 8003cb4:	7812      	ldrb	r2, [r2, #0]
 8003cb6:	3a0a      	subs	r2, #10
 8003cb8:	701a      	strb	r2, [r3, #0]
  while(Param >= 10U)
 8003cba:	210b      	movs	r1, #11
 8003cbc:	187b      	adds	r3, r7, r1
 8003cbe:	781b      	ldrb	r3, [r3, #0]
 8003cc0:	2b09      	cmp	r3, #9
 8003cc2:	d8f1      	bhi.n	8003ca8 <RTC_ByteToBcd2+0x1c>
  }

  return  ((uint8_t)(bcdhigh << 4U) | Param);
 8003cc4:	68fb      	ldr	r3, [r7, #12]
 8003cc6:	b2db      	uxtb	r3, r3
 8003cc8:	011b      	lsls	r3, r3, #4
 8003cca:	b2da      	uxtb	r2, r3
 8003ccc:	187b      	adds	r3, r7, r1
 8003cce:	781b      	ldrb	r3, [r3, #0]
 8003cd0:	4313      	orrs	r3, r2
 8003cd2:	b2db      	uxtb	r3, r3
}
 8003cd4:	0018      	movs	r0, r3
 8003cd6:	46bd      	mov	sp, r7
 8003cd8:	b004      	add	sp, #16
 8003cda:	bd80      	pop	{r7, pc}

08003cdc <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003cdc:	b580      	push	{r7, lr}
 8003cde:	b082      	sub	sp, #8
 8003ce0:	af00      	add	r7, sp, #0
 8003ce2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	2b00      	cmp	r3, #0
 8003ce8:	d101      	bne.n	8003cee <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003cea:	2301      	movs	r3, #1
 8003cec:	e04a      	b.n	8003d84 <HAL_TIM_Base_Init+0xa8>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	223d      	movs	r2, #61	@ 0x3d
 8003cf2:	5c9b      	ldrb	r3, [r3, r2]
 8003cf4:	b2db      	uxtb	r3, r3
 8003cf6:	2b00      	cmp	r3, #0
 8003cf8:	d107      	bne.n	8003d0a <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	223c      	movs	r2, #60	@ 0x3c
 8003cfe:	2100      	movs	r1, #0
 8003d00:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	0018      	movs	r0, r3
 8003d06:	f7fd f943 	bl	8000f90 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003d0a:	687b      	ldr	r3, [r7, #4]
 8003d0c:	223d      	movs	r2, #61	@ 0x3d
 8003d0e:	2102      	movs	r1, #2
 8003d10:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	681a      	ldr	r2, [r3, #0]
 8003d16:	687b      	ldr	r3, [r7, #4]
 8003d18:	3304      	adds	r3, #4
 8003d1a:	0019      	movs	r1, r3
 8003d1c:	0010      	movs	r0, r2
 8003d1e:	f000 fe2d 	bl	800497c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	2248      	movs	r2, #72	@ 0x48
 8003d26:	2101      	movs	r1, #1
 8003d28:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	223e      	movs	r2, #62	@ 0x3e
 8003d2e:	2101      	movs	r1, #1
 8003d30:	5499      	strb	r1, [r3, r2]
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	223f      	movs	r2, #63	@ 0x3f
 8003d36:	2101      	movs	r1, #1
 8003d38:	5499      	strb	r1, [r3, r2]
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	2240      	movs	r2, #64	@ 0x40
 8003d3e:	2101      	movs	r1, #1
 8003d40:	5499      	strb	r1, [r3, r2]
 8003d42:	687b      	ldr	r3, [r7, #4]
 8003d44:	2241      	movs	r2, #65	@ 0x41
 8003d46:	2101      	movs	r1, #1
 8003d48:	5499      	strb	r1, [r3, r2]
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	2242      	movs	r2, #66	@ 0x42
 8003d4e:	2101      	movs	r1, #1
 8003d50:	5499      	strb	r1, [r3, r2]
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	2243      	movs	r2, #67	@ 0x43
 8003d56:	2101      	movs	r1, #1
 8003d58:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	2244      	movs	r2, #68	@ 0x44
 8003d5e:	2101      	movs	r1, #1
 8003d60:	5499      	strb	r1, [r3, r2]
 8003d62:	687b      	ldr	r3, [r7, #4]
 8003d64:	2245      	movs	r2, #69	@ 0x45
 8003d66:	2101      	movs	r1, #1
 8003d68:	5499      	strb	r1, [r3, r2]
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	2246      	movs	r2, #70	@ 0x46
 8003d6e:	2101      	movs	r1, #1
 8003d70:	5499      	strb	r1, [r3, r2]
 8003d72:	687b      	ldr	r3, [r7, #4]
 8003d74:	2247      	movs	r2, #71	@ 0x47
 8003d76:	2101      	movs	r1, #1
 8003d78:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003d7a:	687b      	ldr	r3, [r7, #4]
 8003d7c:	223d      	movs	r2, #61	@ 0x3d
 8003d7e:	2101      	movs	r1, #1
 8003d80:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003d82:	2300      	movs	r3, #0
}
 8003d84:	0018      	movs	r0, r3
 8003d86:	46bd      	mov	sp, r7
 8003d88:	b002      	add	sp, #8
 8003d8a:	bd80      	pop	{r7, pc}

08003d8c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8003d8c:	b580      	push	{r7, lr}
 8003d8e:	b084      	sub	sp, #16
 8003d90:	af00      	add	r7, sp, #0
 8003d92:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	223d      	movs	r2, #61	@ 0x3d
 8003d98:	5c9b      	ldrb	r3, [r3, r2]
 8003d9a:	b2db      	uxtb	r3, r3
 8003d9c:	2b01      	cmp	r3, #1
 8003d9e:	d001      	beq.n	8003da4 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8003da0:	2301      	movs	r3, #1
 8003da2:	e037      	b.n	8003e14 <HAL_TIM_Base_Start_IT+0x88>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003da4:	687b      	ldr	r3, [r7, #4]
 8003da6:	223d      	movs	r2, #61	@ 0x3d
 8003da8:	2102      	movs	r1, #2
 8003daa:	5499      	strb	r1, [r3, r2]

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	681b      	ldr	r3, [r3, #0]
 8003db0:	68da      	ldr	r2, [r3, #12]
 8003db2:	687b      	ldr	r3, [r7, #4]
 8003db4:	681b      	ldr	r3, [r3, #0]
 8003db6:	2101      	movs	r1, #1
 8003db8:	430a      	orrs	r2, r1
 8003dba:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	681b      	ldr	r3, [r3, #0]
 8003dc0:	4a16      	ldr	r2, [pc, #88]	@ (8003e1c <HAL_TIM_Base_Start_IT+0x90>)
 8003dc2:	4293      	cmp	r3, r2
 8003dc4:	d004      	beq.n	8003dd0 <HAL_TIM_Base_Start_IT+0x44>
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	681b      	ldr	r3, [r3, #0]
 8003dca:	4a15      	ldr	r2, [pc, #84]	@ (8003e20 <HAL_TIM_Base_Start_IT+0x94>)
 8003dcc:	4293      	cmp	r3, r2
 8003dce:	d116      	bne.n	8003dfe <HAL_TIM_Base_Start_IT+0x72>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	681b      	ldr	r3, [r3, #0]
 8003dd4:	689b      	ldr	r3, [r3, #8]
 8003dd6:	4a13      	ldr	r2, [pc, #76]	@ (8003e24 <HAL_TIM_Base_Start_IT+0x98>)
 8003dd8:	4013      	ands	r3, r2
 8003dda:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003ddc:	68fb      	ldr	r3, [r7, #12]
 8003dde:	2b06      	cmp	r3, #6
 8003de0:	d016      	beq.n	8003e10 <HAL_TIM_Base_Start_IT+0x84>
 8003de2:	68fa      	ldr	r2, [r7, #12]
 8003de4:	2380      	movs	r3, #128	@ 0x80
 8003de6:	025b      	lsls	r3, r3, #9
 8003de8:	429a      	cmp	r2, r3
 8003dea:	d011      	beq.n	8003e10 <HAL_TIM_Base_Start_IT+0x84>
    {
      __HAL_TIM_ENABLE(htim);
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	681b      	ldr	r3, [r3, #0]
 8003df0:	681a      	ldr	r2, [r3, #0]
 8003df2:	687b      	ldr	r3, [r7, #4]
 8003df4:	681b      	ldr	r3, [r3, #0]
 8003df6:	2101      	movs	r1, #1
 8003df8:	430a      	orrs	r2, r1
 8003dfa:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003dfc:	e008      	b.n	8003e10 <HAL_TIM_Base_Start_IT+0x84>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003dfe:	687b      	ldr	r3, [r7, #4]
 8003e00:	681b      	ldr	r3, [r3, #0]
 8003e02:	681a      	ldr	r2, [r3, #0]
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	681b      	ldr	r3, [r3, #0]
 8003e08:	2101      	movs	r1, #1
 8003e0a:	430a      	orrs	r2, r1
 8003e0c:	601a      	str	r2, [r3, #0]
 8003e0e:	e000      	b.n	8003e12 <HAL_TIM_Base_Start_IT+0x86>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003e10:	46c0      	nop			@ (mov r8, r8)
  }

  /* Return function status */
  return HAL_OK;
 8003e12:	2300      	movs	r3, #0
}
 8003e14:	0018      	movs	r0, r3
 8003e16:	46bd      	mov	sp, r7
 8003e18:	b004      	add	sp, #16
 8003e1a:	bd80      	pop	{r7, pc}
 8003e1c:	40012c00 	.word	0x40012c00
 8003e20:	40000400 	.word	0x40000400
 8003e24:	00010007 	.word	0x00010007

08003e28 <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 8003e28:	b580      	push	{r7, lr}
 8003e2a:	b082      	sub	sp, #8
 8003e2c:	af00      	add	r7, sp, #0
 8003e2e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	681b      	ldr	r3, [r3, #0]
 8003e34:	68da      	ldr	r2, [r3, #12]
 8003e36:	687b      	ldr	r3, [r7, #4]
 8003e38:	681b      	ldr	r3, [r3, #0]
 8003e3a:	2101      	movs	r1, #1
 8003e3c:	438a      	bics	r2, r1
 8003e3e:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8003e40:	687b      	ldr	r3, [r7, #4]
 8003e42:	681b      	ldr	r3, [r3, #0]
 8003e44:	6a1b      	ldr	r3, [r3, #32]
 8003e46:	4a0d      	ldr	r2, [pc, #52]	@ (8003e7c <HAL_TIM_Base_Stop_IT+0x54>)
 8003e48:	4013      	ands	r3, r2
 8003e4a:	d10d      	bne.n	8003e68 <HAL_TIM_Base_Stop_IT+0x40>
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	681b      	ldr	r3, [r3, #0]
 8003e50:	6a1b      	ldr	r3, [r3, #32]
 8003e52:	4a0b      	ldr	r2, [pc, #44]	@ (8003e80 <HAL_TIM_Base_Stop_IT+0x58>)
 8003e54:	4013      	ands	r3, r2
 8003e56:	d107      	bne.n	8003e68 <HAL_TIM_Base_Stop_IT+0x40>
 8003e58:	687b      	ldr	r3, [r7, #4]
 8003e5a:	681b      	ldr	r3, [r3, #0]
 8003e5c:	681a      	ldr	r2, [r3, #0]
 8003e5e:	687b      	ldr	r3, [r7, #4]
 8003e60:	681b      	ldr	r3, [r3, #0]
 8003e62:	2101      	movs	r1, #1
 8003e64:	438a      	bics	r2, r1
 8003e66:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	223d      	movs	r2, #61	@ 0x3d
 8003e6c:	2101      	movs	r1, #1
 8003e6e:	5499      	strb	r1, [r3, r2]

  /* Return function status */
  return HAL_OK;
 8003e70:	2300      	movs	r3, #0
}
 8003e72:	0018      	movs	r0, r3
 8003e74:	46bd      	mov	sp, r7
 8003e76:	b002      	add	sp, #8
 8003e78:	bd80      	pop	{r7, pc}
 8003e7a:	46c0      	nop			@ (mov r8, r8)
 8003e7c:	00001111 	.word	0x00001111
 8003e80:	00000444 	.word	0x00000444

08003e84 <HAL_TIM_OC_Init>:
  *         Ex: call @ref HAL_TIM_OC_DeInit() before HAL_TIM_OC_Init()
  * @param  htim TIM Output Compare handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Init(TIM_HandleTypeDef *htim)
{
 8003e84:	b580      	push	{r7, lr}
 8003e86:	b082      	sub	sp, #8
 8003e88:	af00      	add	r7, sp, #0
 8003e8a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	2b00      	cmp	r3, #0
 8003e90:	d101      	bne.n	8003e96 <HAL_TIM_OC_Init+0x12>
  {
    return HAL_ERROR;
 8003e92:	2301      	movs	r3, #1
 8003e94:	e04a      	b.n	8003f2c <HAL_TIM_OC_Init+0xa8>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	223d      	movs	r2, #61	@ 0x3d
 8003e9a:	5c9b      	ldrb	r3, [r3, r2]
 8003e9c:	b2db      	uxtb	r3, r3
 8003e9e:	2b00      	cmp	r3, #0
 8003ea0:	d107      	bne.n	8003eb2 <HAL_TIM_OC_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	223c      	movs	r2, #60	@ 0x3c
 8003ea6:	2100      	movs	r1, #0
 8003ea8:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OC_MspInit(htim);
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	0018      	movs	r0, r3
 8003eae:	f000 f841 	bl	8003f34 <HAL_TIM_OC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003eb2:	687b      	ldr	r3, [r7, #4]
 8003eb4:	223d      	movs	r2, #61	@ 0x3d
 8003eb6:	2102      	movs	r1, #2
 8003eb8:	5499      	strb	r1, [r3, r2]

  /* Init the base time for the Output Compare */
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 8003eba:	687b      	ldr	r3, [r7, #4]
 8003ebc:	681a      	ldr	r2, [r3, #0]
 8003ebe:	687b      	ldr	r3, [r7, #4]
 8003ec0:	3304      	adds	r3, #4
 8003ec2:	0019      	movs	r1, r3
 8003ec4:	0010      	movs	r0, r2
 8003ec6:	f000 fd59 	bl	800497c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	2248      	movs	r2, #72	@ 0x48
 8003ece:	2101      	movs	r1, #1
 8003ed0:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	223e      	movs	r2, #62	@ 0x3e
 8003ed6:	2101      	movs	r1, #1
 8003ed8:	5499      	strb	r1, [r3, r2]
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	223f      	movs	r2, #63	@ 0x3f
 8003ede:	2101      	movs	r1, #1
 8003ee0:	5499      	strb	r1, [r3, r2]
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	2240      	movs	r2, #64	@ 0x40
 8003ee6:	2101      	movs	r1, #1
 8003ee8:	5499      	strb	r1, [r3, r2]
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	2241      	movs	r2, #65	@ 0x41
 8003eee:	2101      	movs	r1, #1
 8003ef0:	5499      	strb	r1, [r3, r2]
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	2242      	movs	r2, #66	@ 0x42
 8003ef6:	2101      	movs	r1, #1
 8003ef8:	5499      	strb	r1, [r3, r2]
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	2243      	movs	r2, #67	@ 0x43
 8003efe:	2101      	movs	r1, #1
 8003f00:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	2244      	movs	r2, #68	@ 0x44
 8003f06:	2101      	movs	r1, #1
 8003f08:	5499      	strb	r1, [r3, r2]
 8003f0a:	687b      	ldr	r3, [r7, #4]
 8003f0c:	2245      	movs	r2, #69	@ 0x45
 8003f0e:	2101      	movs	r1, #1
 8003f10:	5499      	strb	r1, [r3, r2]
 8003f12:	687b      	ldr	r3, [r7, #4]
 8003f14:	2246      	movs	r2, #70	@ 0x46
 8003f16:	2101      	movs	r1, #1
 8003f18:	5499      	strb	r1, [r3, r2]
 8003f1a:	687b      	ldr	r3, [r7, #4]
 8003f1c:	2247      	movs	r2, #71	@ 0x47
 8003f1e:	2101      	movs	r1, #1
 8003f20:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	223d      	movs	r2, #61	@ 0x3d
 8003f26:	2101      	movs	r1, #1
 8003f28:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003f2a:	2300      	movs	r3, #0
}
 8003f2c:	0018      	movs	r0, r3
 8003f2e:	46bd      	mov	sp, r7
 8003f30:	b002      	add	sp, #8
 8003f32:	bd80      	pop	{r7, pc}

08003f34 <HAL_TIM_OC_MspInit>:
  * @brief  Initializes the TIM Output Compare MSP.
  * @param  htim TIM Output Compare handle
  * @retval None
  */
__weak void HAL_TIM_OC_MspInit(TIM_HandleTypeDef *htim)
{
 8003f34:	b580      	push	{r7, lr}
 8003f36:	b082      	sub	sp, #8
 8003f38:	af00      	add	r7, sp, #0
 8003f3a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_MspInit could be implemented in the user file
   */
}
 8003f3c:	46c0      	nop			@ (mov r8, r8)
 8003f3e:	46bd      	mov	sp, r7
 8003f40:	b002      	add	sp, #8
 8003f42:	bd80      	pop	{r7, pc}

08003f44 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8003f44:	b580      	push	{r7, lr}
 8003f46:	b082      	sub	sp, #8
 8003f48:	af00      	add	r7, sp, #0
 8003f4a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	2b00      	cmp	r3, #0
 8003f50:	d101      	bne.n	8003f56 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8003f52:	2301      	movs	r3, #1
 8003f54:	e04a      	b.n	8003fec <HAL_TIM_PWM_Init+0xa8>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003f56:	687b      	ldr	r3, [r7, #4]
 8003f58:	223d      	movs	r2, #61	@ 0x3d
 8003f5a:	5c9b      	ldrb	r3, [r3, r2]
 8003f5c:	b2db      	uxtb	r3, r3
 8003f5e:	2b00      	cmp	r3, #0
 8003f60:	d107      	bne.n	8003f72 <HAL_TIM_PWM_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	223c      	movs	r2, #60	@ 0x3c
 8003f66:	2100      	movs	r1, #0
 8003f68:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	0018      	movs	r0, r3
 8003f6e:	f000 f841 	bl	8003ff4 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	223d      	movs	r2, #61	@ 0x3d
 8003f76:	2102      	movs	r1, #2
 8003f78:	5499      	strb	r1, [r3, r2]

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003f7a:	687b      	ldr	r3, [r7, #4]
 8003f7c:	681a      	ldr	r2, [r3, #0]
 8003f7e:	687b      	ldr	r3, [r7, #4]
 8003f80:	3304      	adds	r3, #4
 8003f82:	0019      	movs	r1, r3
 8003f84:	0010      	movs	r0, r2
 8003f86:	f000 fcf9 	bl	800497c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003f8a:	687b      	ldr	r3, [r7, #4]
 8003f8c:	2248      	movs	r2, #72	@ 0x48
 8003f8e:	2101      	movs	r1, #1
 8003f90:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003f92:	687b      	ldr	r3, [r7, #4]
 8003f94:	223e      	movs	r2, #62	@ 0x3e
 8003f96:	2101      	movs	r1, #1
 8003f98:	5499      	strb	r1, [r3, r2]
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	223f      	movs	r2, #63	@ 0x3f
 8003f9e:	2101      	movs	r1, #1
 8003fa0:	5499      	strb	r1, [r3, r2]
 8003fa2:	687b      	ldr	r3, [r7, #4]
 8003fa4:	2240      	movs	r2, #64	@ 0x40
 8003fa6:	2101      	movs	r1, #1
 8003fa8:	5499      	strb	r1, [r3, r2]
 8003faa:	687b      	ldr	r3, [r7, #4]
 8003fac:	2241      	movs	r2, #65	@ 0x41
 8003fae:	2101      	movs	r1, #1
 8003fb0:	5499      	strb	r1, [r3, r2]
 8003fb2:	687b      	ldr	r3, [r7, #4]
 8003fb4:	2242      	movs	r2, #66	@ 0x42
 8003fb6:	2101      	movs	r1, #1
 8003fb8:	5499      	strb	r1, [r3, r2]
 8003fba:	687b      	ldr	r3, [r7, #4]
 8003fbc:	2243      	movs	r2, #67	@ 0x43
 8003fbe:	2101      	movs	r1, #1
 8003fc0:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003fc2:	687b      	ldr	r3, [r7, #4]
 8003fc4:	2244      	movs	r2, #68	@ 0x44
 8003fc6:	2101      	movs	r1, #1
 8003fc8:	5499      	strb	r1, [r3, r2]
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	2245      	movs	r2, #69	@ 0x45
 8003fce:	2101      	movs	r1, #1
 8003fd0:	5499      	strb	r1, [r3, r2]
 8003fd2:	687b      	ldr	r3, [r7, #4]
 8003fd4:	2246      	movs	r2, #70	@ 0x46
 8003fd6:	2101      	movs	r1, #1
 8003fd8:	5499      	strb	r1, [r3, r2]
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	2247      	movs	r2, #71	@ 0x47
 8003fde:	2101      	movs	r1, #1
 8003fe0:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003fe2:	687b      	ldr	r3, [r7, #4]
 8003fe4:	223d      	movs	r2, #61	@ 0x3d
 8003fe6:	2101      	movs	r1, #1
 8003fe8:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003fea:	2300      	movs	r3, #0
}
 8003fec:	0018      	movs	r0, r3
 8003fee:	46bd      	mov	sp, r7
 8003ff0:	b002      	add	sp, #8
 8003ff2:	bd80      	pop	{r7, pc}

08003ff4 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8003ff4:	b580      	push	{r7, lr}
 8003ff6:	b082      	sub	sp, #8
 8003ff8:	af00      	add	r7, sp, #0
 8003ffa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8003ffc:	46c0      	nop			@ (mov r8, r8)
 8003ffe:	46bd      	mov	sp, r7
 8004000:	b002      	add	sp, #8
 8004002:	bd80      	pop	{r7, pc}

08004004 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004004:	b580      	push	{r7, lr}
 8004006:	b084      	sub	sp, #16
 8004008:	af00      	add	r7, sp, #0
 800400a:	6078      	str	r0, [r7, #4]
 800400c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800400e:	683b      	ldr	r3, [r7, #0]
 8004010:	2b00      	cmp	r3, #0
 8004012:	d108      	bne.n	8004026 <HAL_TIM_PWM_Start+0x22>
 8004014:	687b      	ldr	r3, [r7, #4]
 8004016:	223e      	movs	r2, #62	@ 0x3e
 8004018:	5c9b      	ldrb	r3, [r3, r2]
 800401a:	b2db      	uxtb	r3, r3
 800401c:	3b01      	subs	r3, #1
 800401e:	1e5a      	subs	r2, r3, #1
 8004020:	4193      	sbcs	r3, r2
 8004022:	b2db      	uxtb	r3, r3
 8004024:	e037      	b.n	8004096 <HAL_TIM_PWM_Start+0x92>
 8004026:	683b      	ldr	r3, [r7, #0]
 8004028:	2b04      	cmp	r3, #4
 800402a:	d108      	bne.n	800403e <HAL_TIM_PWM_Start+0x3a>
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	223f      	movs	r2, #63	@ 0x3f
 8004030:	5c9b      	ldrb	r3, [r3, r2]
 8004032:	b2db      	uxtb	r3, r3
 8004034:	3b01      	subs	r3, #1
 8004036:	1e5a      	subs	r2, r3, #1
 8004038:	4193      	sbcs	r3, r2
 800403a:	b2db      	uxtb	r3, r3
 800403c:	e02b      	b.n	8004096 <HAL_TIM_PWM_Start+0x92>
 800403e:	683b      	ldr	r3, [r7, #0]
 8004040:	2b08      	cmp	r3, #8
 8004042:	d108      	bne.n	8004056 <HAL_TIM_PWM_Start+0x52>
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	2240      	movs	r2, #64	@ 0x40
 8004048:	5c9b      	ldrb	r3, [r3, r2]
 800404a:	b2db      	uxtb	r3, r3
 800404c:	3b01      	subs	r3, #1
 800404e:	1e5a      	subs	r2, r3, #1
 8004050:	4193      	sbcs	r3, r2
 8004052:	b2db      	uxtb	r3, r3
 8004054:	e01f      	b.n	8004096 <HAL_TIM_PWM_Start+0x92>
 8004056:	683b      	ldr	r3, [r7, #0]
 8004058:	2b0c      	cmp	r3, #12
 800405a:	d108      	bne.n	800406e <HAL_TIM_PWM_Start+0x6a>
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	2241      	movs	r2, #65	@ 0x41
 8004060:	5c9b      	ldrb	r3, [r3, r2]
 8004062:	b2db      	uxtb	r3, r3
 8004064:	3b01      	subs	r3, #1
 8004066:	1e5a      	subs	r2, r3, #1
 8004068:	4193      	sbcs	r3, r2
 800406a:	b2db      	uxtb	r3, r3
 800406c:	e013      	b.n	8004096 <HAL_TIM_PWM_Start+0x92>
 800406e:	683b      	ldr	r3, [r7, #0]
 8004070:	2b10      	cmp	r3, #16
 8004072:	d108      	bne.n	8004086 <HAL_TIM_PWM_Start+0x82>
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	2242      	movs	r2, #66	@ 0x42
 8004078:	5c9b      	ldrb	r3, [r3, r2]
 800407a:	b2db      	uxtb	r3, r3
 800407c:	3b01      	subs	r3, #1
 800407e:	1e5a      	subs	r2, r3, #1
 8004080:	4193      	sbcs	r3, r2
 8004082:	b2db      	uxtb	r3, r3
 8004084:	e007      	b.n	8004096 <HAL_TIM_PWM_Start+0x92>
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	2243      	movs	r2, #67	@ 0x43
 800408a:	5c9b      	ldrb	r3, [r3, r2]
 800408c:	b2db      	uxtb	r3, r3
 800408e:	3b01      	subs	r3, #1
 8004090:	1e5a      	subs	r2, r3, #1
 8004092:	4193      	sbcs	r3, r2
 8004094:	b2db      	uxtb	r3, r3
 8004096:	2b00      	cmp	r3, #0
 8004098:	d001      	beq.n	800409e <HAL_TIM_PWM_Start+0x9a>
  {
    return HAL_ERROR;
 800409a:	2301      	movs	r3, #1
 800409c:	e07b      	b.n	8004196 <HAL_TIM_PWM_Start+0x192>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800409e:	683b      	ldr	r3, [r7, #0]
 80040a0:	2b00      	cmp	r3, #0
 80040a2:	d104      	bne.n	80040ae <HAL_TIM_PWM_Start+0xaa>
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	223e      	movs	r2, #62	@ 0x3e
 80040a8:	2102      	movs	r1, #2
 80040aa:	5499      	strb	r1, [r3, r2]
 80040ac:	e023      	b.n	80040f6 <HAL_TIM_PWM_Start+0xf2>
 80040ae:	683b      	ldr	r3, [r7, #0]
 80040b0:	2b04      	cmp	r3, #4
 80040b2:	d104      	bne.n	80040be <HAL_TIM_PWM_Start+0xba>
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	223f      	movs	r2, #63	@ 0x3f
 80040b8:	2102      	movs	r1, #2
 80040ba:	5499      	strb	r1, [r3, r2]
 80040bc:	e01b      	b.n	80040f6 <HAL_TIM_PWM_Start+0xf2>
 80040be:	683b      	ldr	r3, [r7, #0]
 80040c0:	2b08      	cmp	r3, #8
 80040c2:	d104      	bne.n	80040ce <HAL_TIM_PWM_Start+0xca>
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	2240      	movs	r2, #64	@ 0x40
 80040c8:	2102      	movs	r1, #2
 80040ca:	5499      	strb	r1, [r3, r2]
 80040cc:	e013      	b.n	80040f6 <HAL_TIM_PWM_Start+0xf2>
 80040ce:	683b      	ldr	r3, [r7, #0]
 80040d0:	2b0c      	cmp	r3, #12
 80040d2:	d104      	bne.n	80040de <HAL_TIM_PWM_Start+0xda>
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	2241      	movs	r2, #65	@ 0x41
 80040d8:	2102      	movs	r1, #2
 80040da:	5499      	strb	r1, [r3, r2]
 80040dc:	e00b      	b.n	80040f6 <HAL_TIM_PWM_Start+0xf2>
 80040de:	683b      	ldr	r3, [r7, #0]
 80040e0:	2b10      	cmp	r3, #16
 80040e2:	d104      	bne.n	80040ee <HAL_TIM_PWM_Start+0xea>
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	2242      	movs	r2, #66	@ 0x42
 80040e8:	2102      	movs	r1, #2
 80040ea:	5499      	strb	r1, [r3, r2]
 80040ec:	e003      	b.n	80040f6 <HAL_TIM_PWM_Start+0xf2>
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	2243      	movs	r2, #67	@ 0x43
 80040f2:	2102      	movs	r1, #2
 80040f4:	5499      	strb	r1, [r3, r2]

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	681b      	ldr	r3, [r3, #0]
 80040fa:	6839      	ldr	r1, [r7, #0]
 80040fc:	2201      	movs	r2, #1
 80040fe:	0018      	movs	r0, r3
 8004100:	f000 ffee 	bl	80050e0 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	681b      	ldr	r3, [r3, #0]
 8004108:	4a25      	ldr	r2, [pc, #148]	@ (80041a0 <HAL_TIM_PWM_Start+0x19c>)
 800410a:	4293      	cmp	r3, r2
 800410c:	d009      	beq.n	8004122 <HAL_TIM_PWM_Start+0x11e>
 800410e:	687b      	ldr	r3, [r7, #4]
 8004110:	681b      	ldr	r3, [r3, #0]
 8004112:	4a24      	ldr	r2, [pc, #144]	@ (80041a4 <HAL_TIM_PWM_Start+0x1a0>)
 8004114:	4293      	cmp	r3, r2
 8004116:	d004      	beq.n	8004122 <HAL_TIM_PWM_Start+0x11e>
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	681b      	ldr	r3, [r3, #0]
 800411c:	4a22      	ldr	r2, [pc, #136]	@ (80041a8 <HAL_TIM_PWM_Start+0x1a4>)
 800411e:	4293      	cmp	r3, r2
 8004120:	d101      	bne.n	8004126 <HAL_TIM_PWM_Start+0x122>
 8004122:	2301      	movs	r3, #1
 8004124:	e000      	b.n	8004128 <HAL_TIM_PWM_Start+0x124>
 8004126:	2300      	movs	r3, #0
 8004128:	2b00      	cmp	r3, #0
 800412a:	d008      	beq.n	800413e <HAL_TIM_PWM_Start+0x13a>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800412c:	687b      	ldr	r3, [r7, #4]
 800412e:	681b      	ldr	r3, [r3, #0]
 8004130:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	681b      	ldr	r3, [r3, #0]
 8004136:	2180      	movs	r1, #128	@ 0x80
 8004138:	0209      	lsls	r1, r1, #8
 800413a:	430a      	orrs	r2, r1
 800413c:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800413e:	687b      	ldr	r3, [r7, #4]
 8004140:	681b      	ldr	r3, [r3, #0]
 8004142:	4a17      	ldr	r2, [pc, #92]	@ (80041a0 <HAL_TIM_PWM_Start+0x19c>)
 8004144:	4293      	cmp	r3, r2
 8004146:	d004      	beq.n	8004152 <HAL_TIM_PWM_Start+0x14e>
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	681b      	ldr	r3, [r3, #0]
 800414c:	4a17      	ldr	r2, [pc, #92]	@ (80041ac <HAL_TIM_PWM_Start+0x1a8>)
 800414e:	4293      	cmp	r3, r2
 8004150:	d116      	bne.n	8004180 <HAL_TIM_PWM_Start+0x17c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	681b      	ldr	r3, [r3, #0]
 8004156:	689b      	ldr	r3, [r3, #8]
 8004158:	4a15      	ldr	r2, [pc, #84]	@ (80041b0 <HAL_TIM_PWM_Start+0x1ac>)
 800415a:	4013      	ands	r3, r2
 800415c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800415e:	68fb      	ldr	r3, [r7, #12]
 8004160:	2b06      	cmp	r3, #6
 8004162:	d016      	beq.n	8004192 <HAL_TIM_PWM_Start+0x18e>
 8004164:	68fa      	ldr	r2, [r7, #12]
 8004166:	2380      	movs	r3, #128	@ 0x80
 8004168:	025b      	lsls	r3, r3, #9
 800416a:	429a      	cmp	r2, r3
 800416c:	d011      	beq.n	8004192 <HAL_TIM_PWM_Start+0x18e>
    {
      __HAL_TIM_ENABLE(htim);
 800416e:	687b      	ldr	r3, [r7, #4]
 8004170:	681b      	ldr	r3, [r3, #0]
 8004172:	681a      	ldr	r2, [r3, #0]
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	681b      	ldr	r3, [r3, #0]
 8004178:	2101      	movs	r1, #1
 800417a:	430a      	orrs	r2, r1
 800417c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800417e:	e008      	b.n	8004192 <HAL_TIM_PWM_Start+0x18e>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	681b      	ldr	r3, [r3, #0]
 8004184:	681a      	ldr	r2, [r3, #0]
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	681b      	ldr	r3, [r3, #0]
 800418a:	2101      	movs	r1, #1
 800418c:	430a      	orrs	r2, r1
 800418e:	601a      	str	r2, [r3, #0]
 8004190:	e000      	b.n	8004194 <HAL_TIM_PWM_Start+0x190>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004192:	46c0      	nop			@ (mov r8, r8)
  }

  /* Return function status */
  return HAL_OK;
 8004194:	2300      	movs	r3, #0
}
 8004196:	0018      	movs	r0, r3
 8004198:	46bd      	mov	sp, r7
 800419a:	b004      	add	sp, #16
 800419c:	bd80      	pop	{r7, pc}
 800419e:	46c0      	nop			@ (mov r8, r8)
 80041a0:	40012c00 	.word	0x40012c00
 80041a4:	40014400 	.word	0x40014400
 80041a8:	40014800 	.word	0x40014800
 80041ac:	40000400 	.word	0x40000400
 80041b0:	00010007 	.word	0x00010007

080041b4 <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80041b4:	b580      	push	{r7, lr}
 80041b6:	b082      	sub	sp, #8
 80041b8:	af00      	add	r7, sp, #0
 80041ba:	6078      	str	r0, [r7, #4]
 80041bc:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	681b      	ldr	r3, [r3, #0]
 80041c2:	6839      	ldr	r1, [r7, #0]
 80041c4:	2200      	movs	r2, #0
 80041c6:	0018      	movs	r0, r3
 80041c8:	f000 ff8a 	bl	80050e0 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	681b      	ldr	r3, [r3, #0]
 80041d0:	4a35      	ldr	r2, [pc, #212]	@ (80042a8 <HAL_TIM_PWM_Stop+0xf4>)
 80041d2:	4293      	cmp	r3, r2
 80041d4:	d009      	beq.n	80041ea <HAL_TIM_PWM_Stop+0x36>
 80041d6:	687b      	ldr	r3, [r7, #4]
 80041d8:	681b      	ldr	r3, [r3, #0]
 80041da:	4a34      	ldr	r2, [pc, #208]	@ (80042ac <HAL_TIM_PWM_Stop+0xf8>)
 80041dc:	4293      	cmp	r3, r2
 80041de:	d004      	beq.n	80041ea <HAL_TIM_PWM_Stop+0x36>
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	681b      	ldr	r3, [r3, #0]
 80041e4:	4a32      	ldr	r2, [pc, #200]	@ (80042b0 <HAL_TIM_PWM_Stop+0xfc>)
 80041e6:	4293      	cmp	r3, r2
 80041e8:	d101      	bne.n	80041ee <HAL_TIM_PWM_Stop+0x3a>
 80041ea:	2301      	movs	r3, #1
 80041ec:	e000      	b.n	80041f0 <HAL_TIM_PWM_Stop+0x3c>
 80041ee:	2300      	movs	r3, #0
 80041f0:	2b00      	cmp	r3, #0
 80041f2:	d013      	beq.n	800421c <HAL_TIM_PWM_Stop+0x68>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	681b      	ldr	r3, [r3, #0]
 80041f8:	6a1b      	ldr	r3, [r3, #32]
 80041fa:	4a2e      	ldr	r2, [pc, #184]	@ (80042b4 <HAL_TIM_PWM_Stop+0x100>)
 80041fc:	4013      	ands	r3, r2
 80041fe:	d10d      	bne.n	800421c <HAL_TIM_PWM_Stop+0x68>
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	681b      	ldr	r3, [r3, #0]
 8004204:	6a1b      	ldr	r3, [r3, #32]
 8004206:	4a2c      	ldr	r2, [pc, #176]	@ (80042b8 <HAL_TIM_PWM_Stop+0x104>)
 8004208:	4013      	ands	r3, r2
 800420a:	d107      	bne.n	800421c <HAL_TIM_PWM_Stop+0x68>
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	681b      	ldr	r3, [r3, #0]
 8004210:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	681b      	ldr	r3, [r3, #0]
 8004216:	4929      	ldr	r1, [pc, #164]	@ (80042bc <HAL_TIM_PWM_Stop+0x108>)
 8004218:	400a      	ands	r2, r1
 800421a:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	681b      	ldr	r3, [r3, #0]
 8004220:	6a1b      	ldr	r3, [r3, #32]
 8004222:	4a24      	ldr	r2, [pc, #144]	@ (80042b4 <HAL_TIM_PWM_Stop+0x100>)
 8004224:	4013      	ands	r3, r2
 8004226:	d10d      	bne.n	8004244 <HAL_TIM_PWM_Stop+0x90>
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	681b      	ldr	r3, [r3, #0]
 800422c:	6a1b      	ldr	r3, [r3, #32]
 800422e:	4a22      	ldr	r2, [pc, #136]	@ (80042b8 <HAL_TIM_PWM_Stop+0x104>)
 8004230:	4013      	ands	r3, r2
 8004232:	d107      	bne.n	8004244 <HAL_TIM_PWM_Stop+0x90>
 8004234:	687b      	ldr	r3, [r7, #4]
 8004236:	681b      	ldr	r3, [r3, #0]
 8004238:	681a      	ldr	r2, [r3, #0]
 800423a:	687b      	ldr	r3, [r7, #4]
 800423c:	681b      	ldr	r3, [r3, #0]
 800423e:	2101      	movs	r1, #1
 8004240:	438a      	bics	r2, r1
 8004242:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8004244:	683b      	ldr	r3, [r7, #0]
 8004246:	2b00      	cmp	r3, #0
 8004248:	d104      	bne.n	8004254 <HAL_TIM_PWM_Stop+0xa0>
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	223e      	movs	r2, #62	@ 0x3e
 800424e:	2101      	movs	r1, #1
 8004250:	5499      	strb	r1, [r3, r2]
 8004252:	e023      	b.n	800429c <HAL_TIM_PWM_Stop+0xe8>
 8004254:	683b      	ldr	r3, [r7, #0]
 8004256:	2b04      	cmp	r3, #4
 8004258:	d104      	bne.n	8004264 <HAL_TIM_PWM_Stop+0xb0>
 800425a:	687b      	ldr	r3, [r7, #4]
 800425c:	223f      	movs	r2, #63	@ 0x3f
 800425e:	2101      	movs	r1, #1
 8004260:	5499      	strb	r1, [r3, r2]
 8004262:	e01b      	b.n	800429c <HAL_TIM_PWM_Stop+0xe8>
 8004264:	683b      	ldr	r3, [r7, #0]
 8004266:	2b08      	cmp	r3, #8
 8004268:	d104      	bne.n	8004274 <HAL_TIM_PWM_Stop+0xc0>
 800426a:	687b      	ldr	r3, [r7, #4]
 800426c:	2240      	movs	r2, #64	@ 0x40
 800426e:	2101      	movs	r1, #1
 8004270:	5499      	strb	r1, [r3, r2]
 8004272:	e013      	b.n	800429c <HAL_TIM_PWM_Stop+0xe8>
 8004274:	683b      	ldr	r3, [r7, #0]
 8004276:	2b0c      	cmp	r3, #12
 8004278:	d104      	bne.n	8004284 <HAL_TIM_PWM_Stop+0xd0>
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	2241      	movs	r2, #65	@ 0x41
 800427e:	2101      	movs	r1, #1
 8004280:	5499      	strb	r1, [r3, r2]
 8004282:	e00b      	b.n	800429c <HAL_TIM_PWM_Stop+0xe8>
 8004284:	683b      	ldr	r3, [r7, #0]
 8004286:	2b10      	cmp	r3, #16
 8004288:	d104      	bne.n	8004294 <HAL_TIM_PWM_Stop+0xe0>
 800428a:	687b      	ldr	r3, [r7, #4]
 800428c:	2242      	movs	r2, #66	@ 0x42
 800428e:	2101      	movs	r1, #1
 8004290:	5499      	strb	r1, [r3, r2]
 8004292:	e003      	b.n	800429c <HAL_TIM_PWM_Stop+0xe8>
 8004294:	687b      	ldr	r3, [r7, #4]
 8004296:	2243      	movs	r2, #67	@ 0x43
 8004298:	2101      	movs	r1, #1
 800429a:	5499      	strb	r1, [r3, r2]

  /* Return function status */
  return HAL_OK;
 800429c:	2300      	movs	r3, #0
}
 800429e:	0018      	movs	r0, r3
 80042a0:	46bd      	mov	sp, r7
 80042a2:	b002      	add	sp, #8
 80042a4:	bd80      	pop	{r7, pc}
 80042a6:	46c0      	nop			@ (mov r8, r8)
 80042a8:	40012c00 	.word	0x40012c00
 80042ac:	40014400 	.word	0x40014400
 80042b0:	40014800 	.word	0x40014800
 80042b4:	00001111 	.word	0x00001111
 80042b8:	00000444 	.word	0x00000444
 80042bc:	ffff7fff 	.word	0xffff7fff

080042c0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80042c0:	b580      	push	{r7, lr}
 80042c2:	b084      	sub	sp, #16
 80042c4:	af00      	add	r7, sp, #0
 80042c6:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	681b      	ldr	r3, [r3, #0]
 80042cc:	68db      	ldr	r3, [r3, #12]
 80042ce:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	681b      	ldr	r3, [r3, #0]
 80042d4:	691b      	ldr	r3, [r3, #16]
 80042d6:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80042d8:	68bb      	ldr	r3, [r7, #8]
 80042da:	2202      	movs	r2, #2
 80042dc:	4013      	ands	r3, r2
 80042de:	d021      	beq.n	8004324 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80042e0:	68fb      	ldr	r3, [r7, #12]
 80042e2:	2202      	movs	r2, #2
 80042e4:	4013      	ands	r3, r2
 80042e6:	d01d      	beq.n	8004324 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	681b      	ldr	r3, [r3, #0]
 80042ec:	2203      	movs	r2, #3
 80042ee:	4252      	negs	r2, r2
 80042f0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80042f2:	687b      	ldr	r3, [r7, #4]
 80042f4:	2201      	movs	r2, #1
 80042f6:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	681b      	ldr	r3, [r3, #0]
 80042fc:	699b      	ldr	r3, [r3, #24]
 80042fe:	2203      	movs	r2, #3
 8004300:	4013      	ands	r3, r2
 8004302:	d004      	beq.n	800430e <HAL_TIM_IRQHandler+0x4e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	0018      	movs	r0, r3
 8004308:	f000 fb20 	bl	800494c <HAL_TIM_IC_CaptureCallback>
 800430c:	e007      	b.n	800431e <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	0018      	movs	r0, r3
 8004312:	f000 fb13 	bl	800493c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004316:	687b      	ldr	r3, [r7, #4]
 8004318:	0018      	movs	r0, r3
 800431a:	f000 fb1f 	bl	800495c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	2200      	movs	r2, #0
 8004322:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8004324:	68bb      	ldr	r3, [r7, #8]
 8004326:	2204      	movs	r2, #4
 8004328:	4013      	ands	r3, r2
 800432a:	d022      	beq.n	8004372 <HAL_TIM_IRQHandler+0xb2>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800432c:	68fb      	ldr	r3, [r7, #12]
 800432e:	2204      	movs	r2, #4
 8004330:	4013      	ands	r3, r2
 8004332:	d01e      	beq.n	8004372 <HAL_TIM_IRQHandler+0xb2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	681b      	ldr	r3, [r3, #0]
 8004338:	2205      	movs	r2, #5
 800433a:	4252      	negs	r2, r2
 800433c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800433e:	687b      	ldr	r3, [r7, #4]
 8004340:	2202      	movs	r2, #2
 8004342:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004344:	687b      	ldr	r3, [r7, #4]
 8004346:	681b      	ldr	r3, [r3, #0]
 8004348:	699a      	ldr	r2, [r3, #24]
 800434a:	23c0      	movs	r3, #192	@ 0xc0
 800434c:	009b      	lsls	r3, r3, #2
 800434e:	4013      	ands	r3, r2
 8004350:	d004      	beq.n	800435c <HAL_TIM_IRQHandler+0x9c>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	0018      	movs	r0, r3
 8004356:	f000 faf9 	bl	800494c <HAL_TIM_IC_CaptureCallback>
 800435a:	e007      	b.n	800436c <HAL_TIM_IRQHandler+0xac>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	0018      	movs	r0, r3
 8004360:	f000 faec 	bl	800493c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	0018      	movs	r0, r3
 8004368:	f000 faf8 	bl	800495c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	2200      	movs	r2, #0
 8004370:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8004372:	68bb      	ldr	r3, [r7, #8]
 8004374:	2208      	movs	r2, #8
 8004376:	4013      	ands	r3, r2
 8004378:	d021      	beq.n	80043be <HAL_TIM_IRQHandler+0xfe>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800437a:	68fb      	ldr	r3, [r7, #12]
 800437c:	2208      	movs	r2, #8
 800437e:	4013      	ands	r3, r2
 8004380:	d01d      	beq.n	80043be <HAL_TIM_IRQHandler+0xfe>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	681b      	ldr	r3, [r3, #0]
 8004386:	2209      	movs	r2, #9
 8004388:	4252      	negs	r2, r2
 800438a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800438c:	687b      	ldr	r3, [r7, #4]
 800438e:	2204      	movs	r2, #4
 8004390:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	681b      	ldr	r3, [r3, #0]
 8004396:	69db      	ldr	r3, [r3, #28]
 8004398:	2203      	movs	r2, #3
 800439a:	4013      	ands	r3, r2
 800439c:	d004      	beq.n	80043a8 <HAL_TIM_IRQHandler+0xe8>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	0018      	movs	r0, r3
 80043a2:	f000 fad3 	bl	800494c <HAL_TIM_IC_CaptureCallback>
 80043a6:	e007      	b.n	80043b8 <HAL_TIM_IRQHandler+0xf8>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80043a8:	687b      	ldr	r3, [r7, #4]
 80043aa:	0018      	movs	r0, r3
 80043ac:	f000 fac6 	bl	800493c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	0018      	movs	r0, r3
 80043b4:	f000 fad2 	bl	800495c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	2200      	movs	r2, #0
 80043bc:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80043be:	68bb      	ldr	r3, [r7, #8]
 80043c0:	2210      	movs	r2, #16
 80043c2:	4013      	ands	r3, r2
 80043c4:	d022      	beq.n	800440c <HAL_TIM_IRQHandler+0x14c>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80043c6:	68fb      	ldr	r3, [r7, #12]
 80043c8:	2210      	movs	r2, #16
 80043ca:	4013      	ands	r3, r2
 80043cc:	d01e      	beq.n	800440c <HAL_TIM_IRQHandler+0x14c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80043ce:	687b      	ldr	r3, [r7, #4]
 80043d0:	681b      	ldr	r3, [r3, #0]
 80043d2:	2211      	movs	r2, #17
 80043d4:	4252      	negs	r2, r2
 80043d6:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80043d8:	687b      	ldr	r3, [r7, #4]
 80043da:	2208      	movs	r2, #8
 80043dc:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80043de:	687b      	ldr	r3, [r7, #4]
 80043e0:	681b      	ldr	r3, [r3, #0]
 80043e2:	69da      	ldr	r2, [r3, #28]
 80043e4:	23c0      	movs	r3, #192	@ 0xc0
 80043e6:	009b      	lsls	r3, r3, #2
 80043e8:	4013      	ands	r3, r2
 80043ea:	d004      	beq.n	80043f6 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80043ec:	687b      	ldr	r3, [r7, #4]
 80043ee:	0018      	movs	r0, r3
 80043f0:	f000 faac 	bl	800494c <HAL_TIM_IC_CaptureCallback>
 80043f4:	e007      	b.n	8004406 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80043f6:	687b      	ldr	r3, [r7, #4]
 80043f8:	0018      	movs	r0, r3
 80043fa:	f000 fa9f 	bl	800493c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80043fe:	687b      	ldr	r3, [r7, #4]
 8004400:	0018      	movs	r0, r3
 8004402:	f000 faab 	bl	800495c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004406:	687b      	ldr	r3, [r7, #4]
 8004408:	2200      	movs	r2, #0
 800440a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800440c:	68bb      	ldr	r3, [r7, #8]
 800440e:	2201      	movs	r2, #1
 8004410:	4013      	ands	r3, r2
 8004412:	d00c      	beq.n	800442e <HAL_TIM_IRQHandler+0x16e>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8004414:	68fb      	ldr	r3, [r7, #12]
 8004416:	2201      	movs	r2, #1
 8004418:	4013      	ands	r3, r2
 800441a:	d008      	beq.n	800442e <HAL_TIM_IRQHandler+0x16e>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	681b      	ldr	r3, [r3, #0]
 8004420:	2202      	movs	r2, #2
 8004422:	4252      	negs	r2, r2
 8004424:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	0018      	movs	r0, r3
 800442a:	f7fc fd01 	bl	8000e30 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800442e:	68bb      	ldr	r3, [r7, #8]
 8004430:	2280      	movs	r2, #128	@ 0x80
 8004432:	4013      	ands	r3, r2
 8004434:	d104      	bne.n	8004440 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8004436:	68ba      	ldr	r2, [r7, #8]
 8004438:	2380      	movs	r3, #128	@ 0x80
 800443a:	019b      	lsls	r3, r3, #6
 800443c:	4013      	ands	r3, r2
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800443e:	d00b      	beq.n	8004458 <HAL_TIM_IRQHandler+0x198>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8004440:	68fb      	ldr	r3, [r7, #12]
 8004442:	2280      	movs	r2, #128	@ 0x80
 8004444:	4013      	ands	r3, r2
 8004446:	d007      	beq.n	8004458 <HAL_TIM_IRQHandler+0x198>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	681b      	ldr	r3, [r3, #0]
 800444c:	4a1e      	ldr	r2, [pc, #120]	@ (80044c8 <HAL_TIM_IRQHandler+0x208>)
 800444e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	0018      	movs	r0, r3
 8004454:	f000 ff6e 	bl	8005334 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8004458:	68ba      	ldr	r2, [r7, #8]
 800445a:	2380      	movs	r3, #128	@ 0x80
 800445c:	005b      	lsls	r3, r3, #1
 800445e:	4013      	ands	r3, r2
 8004460:	d00b      	beq.n	800447a <HAL_TIM_IRQHandler+0x1ba>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8004462:	68fb      	ldr	r3, [r7, #12]
 8004464:	2280      	movs	r2, #128	@ 0x80
 8004466:	4013      	ands	r3, r2
 8004468:	d007      	beq.n	800447a <HAL_TIM_IRQHandler+0x1ba>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	681b      	ldr	r3, [r3, #0]
 800446e:	4a17      	ldr	r2, [pc, #92]	@ (80044cc <HAL_TIM_IRQHandler+0x20c>)
 8004470:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8004472:	687b      	ldr	r3, [r7, #4]
 8004474:	0018      	movs	r0, r3
 8004476:	f000 ff65 	bl	8005344 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800447a:	68bb      	ldr	r3, [r7, #8]
 800447c:	2240      	movs	r2, #64	@ 0x40
 800447e:	4013      	ands	r3, r2
 8004480:	d00c      	beq.n	800449c <HAL_TIM_IRQHandler+0x1dc>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8004482:	68fb      	ldr	r3, [r7, #12]
 8004484:	2240      	movs	r2, #64	@ 0x40
 8004486:	4013      	ands	r3, r2
 8004488:	d008      	beq.n	800449c <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800448a:	687b      	ldr	r3, [r7, #4]
 800448c:	681b      	ldr	r3, [r3, #0]
 800448e:	2241      	movs	r2, #65	@ 0x41
 8004490:	4252      	negs	r2, r2
 8004492:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004494:	687b      	ldr	r3, [r7, #4]
 8004496:	0018      	movs	r0, r3
 8004498:	f000 fa68 	bl	800496c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800449c:	68bb      	ldr	r3, [r7, #8]
 800449e:	2220      	movs	r2, #32
 80044a0:	4013      	ands	r3, r2
 80044a2:	d00c      	beq.n	80044be <HAL_TIM_IRQHandler+0x1fe>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80044a4:	68fb      	ldr	r3, [r7, #12]
 80044a6:	2220      	movs	r2, #32
 80044a8:	4013      	ands	r3, r2
 80044aa:	d008      	beq.n	80044be <HAL_TIM_IRQHandler+0x1fe>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80044ac:	687b      	ldr	r3, [r7, #4]
 80044ae:	681b      	ldr	r3, [r3, #0]
 80044b0:	2221      	movs	r2, #33	@ 0x21
 80044b2:	4252      	negs	r2, r2
 80044b4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	0018      	movs	r0, r3
 80044ba:	f000 ff33 	bl	8005324 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80044be:	46c0      	nop			@ (mov r8, r8)
 80044c0:	46bd      	mov	sp, r7
 80044c2:	b004      	add	sp, #16
 80044c4:	bd80      	pop	{r7, pc}
 80044c6:	46c0      	nop			@ (mov r8, r8)
 80044c8:	ffffdf7f 	.word	0xffffdf7f
 80044cc:	fffffeff 	.word	0xfffffeff

080044d0 <HAL_TIM_OC_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_ConfigChannel(TIM_HandleTypeDef *htim,
                                           const TIM_OC_InitTypeDef *sConfig,
                                           uint32_t Channel)
{
 80044d0:	b580      	push	{r7, lr}
 80044d2:	b086      	sub	sp, #24
 80044d4:	af00      	add	r7, sp, #0
 80044d6:	60f8      	str	r0, [r7, #12]
 80044d8:	60b9      	str	r1, [r7, #8]
 80044da:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80044dc:	2317      	movs	r3, #23
 80044de:	18fb      	adds	r3, r7, r3
 80044e0:	2200      	movs	r2, #0
 80044e2:	701a      	strb	r2, [r3, #0]
  assert_param(IS_TIM_CHANNELS(Channel));
  assert_param(IS_TIM_OC_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));

  /* Process Locked */
  __HAL_LOCK(htim);
 80044e4:	68fb      	ldr	r3, [r7, #12]
 80044e6:	223c      	movs	r2, #60	@ 0x3c
 80044e8:	5c9b      	ldrb	r3, [r3, r2]
 80044ea:	2b01      	cmp	r3, #1
 80044ec:	d101      	bne.n	80044f2 <HAL_TIM_OC_ConfigChannel+0x22>
 80044ee:	2302      	movs	r3, #2
 80044f0:	e048      	b.n	8004584 <HAL_TIM_OC_ConfigChannel+0xb4>
 80044f2:	68fb      	ldr	r3, [r7, #12]
 80044f4:	223c      	movs	r2, #60	@ 0x3c
 80044f6:	2101      	movs	r1, #1
 80044f8:	5499      	strb	r1, [r3, r2]

  switch (Channel)
 80044fa:	687b      	ldr	r3, [r7, #4]
 80044fc:	2b14      	cmp	r3, #20
 80044fe:	d835      	bhi.n	800456c <HAL_TIM_OC_ConfigChannel+0x9c>
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	009a      	lsls	r2, r3, #2
 8004504:	4b21      	ldr	r3, [pc, #132]	@ (800458c <HAL_TIM_OC_ConfigChannel+0xbc>)
 8004506:	18d3      	adds	r3, r2, r3
 8004508:	681b      	ldr	r3, [r3, #0]
 800450a:	469f      	mov	pc, r3
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 1 in Output Compare */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800450c:	68fb      	ldr	r3, [r7, #12]
 800450e:	681b      	ldr	r3, [r3, #0]
 8004510:	68ba      	ldr	r2, [r7, #8]
 8004512:	0011      	movs	r1, r2
 8004514:	0018      	movs	r0, r3
 8004516:	f000 faab 	bl	8004a70 <TIM_OC1_SetConfig>
      break;
 800451a:	e02c      	b.n	8004576 <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 2 in Output Compare */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800451c:	68fb      	ldr	r3, [r7, #12]
 800451e:	681b      	ldr	r3, [r3, #0]
 8004520:	68ba      	ldr	r2, [r7, #8]
 8004522:	0011      	movs	r1, r2
 8004524:	0018      	movs	r0, r3
 8004526:	f000 fb23 	bl	8004b70 <TIM_OC2_SetConfig>
      break;
 800452a:	e024      	b.n	8004576 <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 3 in Output Compare */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800452c:	68fb      	ldr	r3, [r7, #12]
 800452e:	681b      	ldr	r3, [r3, #0]
 8004530:	68ba      	ldr	r2, [r7, #8]
 8004532:	0011      	movs	r1, r2
 8004534:	0018      	movs	r0, r3
 8004536:	f000 fb99 	bl	8004c6c <TIM_OC3_SetConfig>
      break;
 800453a:	e01c      	b.n	8004576 <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 4 in Output Compare */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800453c:	68fb      	ldr	r3, [r7, #12]
 800453e:	681b      	ldr	r3, [r3, #0]
 8004540:	68ba      	ldr	r2, [r7, #8]
 8004542:	0011      	movs	r1, r2
 8004544:	0018      	movs	r0, r3
 8004546:	f000 fc13 	bl	8004d70 <TIM_OC4_SetConfig>
      break;
 800454a:	e014      	b.n	8004576 <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 5 in Output Compare */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800454c:	68fb      	ldr	r3, [r7, #12]
 800454e:	681b      	ldr	r3, [r3, #0]
 8004550:	68ba      	ldr	r2, [r7, #8]
 8004552:	0011      	movs	r1, r2
 8004554:	0018      	movs	r0, r3
 8004556:	f000 fc6f 	bl	8004e38 <TIM_OC5_SetConfig>
      break;
 800455a:	e00c      	b.n	8004576 <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 6 in Output Compare */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800455c:	68fb      	ldr	r3, [r7, #12]
 800455e:	681b      	ldr	r3, [r3, #0]
 8004560:	68ba      	ldr	r2, [r7, #8]
 8004562:	0011      	movs	r1, r2
 8004564:	0018      	movs	r0, r3
 8004566:	f000 fcc1 	bl	8004eec <TIM_OC6_SetConfig>
      break;
 800456a:	e004      	b.n	8004576 <HAL_TIM_OC_ConfigChannel+0xa6>
    }

    default:
      status = HAL_ERROR;
 800456c:	2317      	movs	r3, #23
 800456e:	18fb      	adds	r3, r7, r3
 8004570:	2201      	movs	r2, #1
 8004572:	701a      	strb	r2, [r3, #0]
      break;
 8004574:	46c0      	nop			@ (mov r8, r8)
  }

  __HAL_UNLOCK(htim);
 8004576:	68fb      	ldr	r3, [r7, #12]
 8004578:	223c      	movs	r2, #60	@ 0x3c
 800457a:	2100      	movs	r1, #0
 800457c:	5499      	strb	r1, [r3, r2]

  return status;
 800457e:	2317      	movs	r3, #23
 8004580:	18fb      	adds	r3, r7, r3
 8004582:	781b      	ldrb	r3, [r3, #0]
}
 8004584:	0018      	movs	r0, r3
 8004586:	46bd      	mov	sp, r7
 8004588:	b006      	add	sp, #24
 800458a:	bd80      	pop	{r7, pc}
 800458c:	08005404 	.word	0x08005404

08004590 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8004590:	b580      	push	{r7, lr}
 8004592:	b086      	sub	sp, #24
 8004594:	af00      	add	r7, sp, #0
 8004596:	60f8      	str	r0, [r7, #12]
 8004598:	60b9      	str	r1, [r7, #8]
 800459a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800459c:	2317      	movs	r3, #23
 800459e:	18fb      	adds	r3, r7, r3
 80045a0:	2200      	movs	r2, #0
 80045a2:	701a      	strb	r2, [r3, #0]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80045a4:	68fb      	ldr	r3, [r7, #12]
 80045a6:	223c      	movs	r2, #60	@ 0x3c
 80045a8:	5c9b      	ldrb	r3, [r3, r2]
 80045aa:	2b01      	cmp	r3, #1
 80045ac:	d101      	bne.n	80045b2 <HAL_TIM_PWM_ConfigChannel+0x22>
 80045ae:	2302      	movs	r3, #2
 80045b0:	e0e5      	b.n	800477e <HAL_TIM_PWM_ConfigChannel+0x1ee>
 80045b2:	68fb      	ldr	r3, [r7, #12]
 80045b4:	223c      	movs	r2, #60	@ 0x3c
 80045b6:	2101      	movs	r1, #1
 80045b8:	5499      	strb	r1, [r3, r2]

  switch (Channel)
 80045ba:	687b      	ldr	r3, [r7, #4]
 80045bc:	2b14      	cmp	r3, #20
 80045be:	d900      	bls.n	80045c2 <HAL_TIM_PWM_ConfigChannel+0x32>
 80045c0:	e0d1      	b.n	8004766 <HAL_TIM_PWM_ConfigChannel+0x1d6>
 80045c2:	687b      	ldr	r3, [r7, #4]
 80045c4:	009a      	lsls	r2, r3, #2
 80045c6:	4b70      	ldr	r3, [pc, #448]	@ (8004788 <HAL_TIM_PWM_ConfigChannel+0x1f8>)
 80045c8:	18d3      	adds	r3, r2, r3
 80045ca:	681b      	ldr	r3, [r3, #0]
 80045cc:	469f      	mov	pc, r3
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80045ce:	68fb      	ldr	r3, [r7, #12]
 80045d0:	681b      	ldr	r3, [r3, #0]
 80045d2:	68ba      	ldr	r2, [r7, #8]
 80045d4:	0011      	movs	r1, r2
 80045d6:	0018      	movs	r0, r3
 80045d8:	f000 fa4a 	bl	8004a70 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80045dc:	68fb      	ldr	r3, [r7, #12]
 80045de:	681b      	ldr	r3, [r3, #0]
 80045e0:	699a      	ldr	r2, [r3, #24]
 80045e2:	68fb      	ldr	r3, [r7, #12]
 80045e4:	681b      	ldr	r3, [r3, #0]
 80045e6:	2108      	movs	r1, #8
 80045e8:	430a      	orrs	r2, r1
 80045ea:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80045ec:	68fb      	ldr	r3, [r7, #12]
 80045ee:	681b      	ldr	r3, [r3, #0]
 80045f0:	699a      	ldr	r2, [r3, #24]
 80045f2:	68fb      	ldr	r3, [r7, #12]
 80045f4:	681b      	ldr	r3, [r3, #0]
 80045f6:	2104      	movs	r1, #4
 80045f8:	438a      	bics	r2, r1
 80045fa:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80045fc:	68fb      	ldr	r3, [r7, #12]
 80045fe:	681b      	ldr	r3, [r3, #0]
 8004600:	6999      	ldr	r1, [r3, #24]
 8004602:	68bb      	ldr	r3, [r7, #8]
 8004604:	691a      	ldr	r2, [r3, #16]
 8004606:	68fb      	ldr	r3, [r7, #12]
 8004608:	681b      	ldr	r3, [r3, #0]
 800460a:	430a      	orrs	r2, r1
 800460c:	619a      	str	r2, [r3, #24]
      break;
 800460e:	e0af      	b.n	8004770 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8004610:	68fb      	ldr	r3, [r7, #12]
 8004612:	681b      	ldr	r3, [r3, #0]
 8004614:	68ba      	ldr	r2, [r7, #8]
 8004616:	0011      	movs	r1, r2
 8004618:	0018      	movs	r0, r3
 800461a:	f000 faa9 	bl	8004b70 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800461e:	68fb      	ldr	r3, [r7, #12]
 8004620:	681b      	ldr	r3, [r3, #0]
 8004622:	699a      	ldr	r2, [r3, #24]
 8004624:	68fb      	ldr	r3, [r7, #12]
 8004626:	681b      	ldr	r3, [r3, #0]
 8004628:	2180      	movs	r1, #128	@ 0x80
 800462a:	0109      	lsls	r1, r1, #4
 800462c:	430a      	orrs	r2, r1
 800462e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8004630:	68fb      	ldr	r3, [r7, #12]
 8004632:	681b      	ldr	r3, [r3, #0]
 8004634:	699a      	ldr	r2, [r3, #24]
 8004636:	68fb      	ldr	r3, [r7, #12]
 8004638:	681b      	ldr	r3, [r3, #0]
 800463a:	4954      	ldr	r1, [pc, #336]	@ (800478c <HAL_TIM_PWM_ConfigChannel+0x1fc>)
 800463c:	400a      	ands	r2, r1
 800463e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8004640:	68fb      	ldr	r3, [r7, #12]
 8004642:	681b      	ldr	r3, [r3, #0]
 8004644:	6999      	ldr	r1, [r3, #24]
 8004646:	68bb      	ldr	r3, [r7, #8]
 8004648:	691b      	ldr	r3, [r3, #16]
 800464a:	021a      	lsls	r2, r3, #8
 800464c:	68fb      	ldr	r3, [r7, #12]
 800464e:	681b      	ldr	r3, [r3, #0]
 8004650:	430a      	orrs	r2, r1
 8004652:	619a      	str	r2, [r3, #24]
      break;
 8004654:	e08c      	b.n	8004770 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8004656:	68fb      	ldr	r3, [r7, #12]
 8004658:	681b      	ldr	r3, [r3, #0]
 800465a:	68ba      	ldr	r2, [r7, #8]
 800465c:	0011      	movs	r1, r2
 800465e:	0018      	movs	r0, r3
 8004660:	f000 fb04 	bl	8004c6c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8004664:	68fb      	ldr	r3, [r7, #12]
 8004666:	681b      	ldr	r3, [r3, #0]
 8004668:	69da      	ldr	r2, [r3, #28]
 800466a:	68fb      	ldr	r3, [r7, #12]
 800466c:	681b      	ldr	r3, [r3, #0]
 800466e:	2108      	movs	r1, #8
 8004670:	430a      	orrs	r2, r1
 8004672:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8004674:	68fb      	ldr	r3, [r7, #12]
 8004676:	681b      	ldr	r3, [r3, #0]
 8004678:	69da      	ldr	r2, [r3, #28]
 800467a:	68fb      	ldr	r3, [r7, #12]
 800467c:	681b      	ldr	r3, [r3, #0]
 800467e:	2104      	movs	r1, #4
 8004680:	438a      	bics	r2, r1
 8004682:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8004684:	68fb      	ldr	r3, [r7, #12]
 8004686:	681b      	ldr	r3, [r3, #0]
 8004688:	69d9      	ldr	r1, [r3, #28]
 800468a:	68bb      	ldr	r3, [r7, #8]
 800468c:	691a      	ldr	r2, [r3, #16]
 800468e:	68fb      	ldr	r3, [r7, #12]
 8004690:	681b      	ldr	r3, [r3, #0]
 8004692:	430a      	orrs	r2, r1
 8004694:	61da      	str	r2, [r3, #28]
      break;
 8004696:	e06b      	b.n	8004770 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8004698:	68fb      	ldr	r3, [r7, #12]
 800469a:	681b      	ldr	r3, [r3, #0]
 800469c:	68ba      	ldr	r2, [r7, #8]
 800469e:	0011      	movs	r1, r2
 80046a0:	0018      	movs	r0, r3
 80046a2:	f000 fb65 	bl	8004d70 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80046a6:	68fb      	ldr	r3, [r7, #12]
 80046a8:	681b      	ldr	r3, [r3, #0]
 80046aa:	69da      	ldr	r2, [r3, #28]
 80046ac:	68fb      	ldr	r3, [r7, #12]
 80046ae:	681b      	ldr	r3, [r3, #0]
 80046b0:	2180      	movs	r1, #128	@ 0x80
 80046b2:	0109      	lsls	r1, r1, #4
 80046b4:	430a      	orrs	r2, r1
 80046b6:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80046b8:	68fb      	ldr	r3, [r7, #12]
 80046ba:	681b      	ldr	r3, [r3, #0]
 80046bc:	69da      	ldr	r2, [r3, #28]
 80046be:	68fb      	ldr	r3, [r7, #12]
 80046c0:	681b      	ldr	r3, [r3, #0]
 80046c2:	4932      	ldr	r1, [pc, #200]	@ (800478c <HAL_TIM_PWM_ConfigChannel+0x1fc>)
 80046c4:	400a      	ands	r2, r1
 80046c6:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80046c8:	68fb      	ldr	r3, [r7, #12]
 80046ca:	681b      	ldr	r3, [r3, #0]
 80046cc:	69d9      	ldr	r1, [r3, #28]
 80046ce:	68bb      	ldr	r3, [r7, #8]
 80046d0:	691b      	ldr	r3, [r3, #16]
 80046d2:	021a      	lsls	r2, r3, #8
 80046d4:	68fb      	ldr	r3, [r7, #12]
 80046d6:	681b      	ldr	r3, [r3, #0]
 80046d8:	430a      	orrs	r2, r1
 80046da:	61da      	str	r2, [r3, #28]
      break;
 80046dc:	e048      	b.n	8004770 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 80046de:	68fb      	ldr	r3, [r7, #12]
 80046e0:	681b      	ldr	r3, [r3, #0]
 80046e2:	68ba      	ldr	r2, [r7, #8]
 80046e4:	0011      	movs	r1, r2
 80046e6:	0018      	movs	r0, r3
 80046e8:	f000 fba6 	bl	8004e38 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 80046ec:	68fb      	ldr	r3, [r7, #12]
 80046ee:	681b      	ldr	r3, [r3, #0]
 80046f0:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80046f2:	68fb      	ldr	r3, [r7, #12]
 80046f4:	681b      	ldr	r3, [r3, #0]
 80046f6:	2108      	movs	r1, #8
 80046f8:	430a      	orrs	r2, r1
 80046fa:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 80046fc:	68fb      	ldr	r3, [r7, #12]
 80046fe:	681b      	ldr	r3, [r3, #0]
 8004700:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8004702:	68fb      	ldr	r3, [r7, #12]
 8004704:	681b      	ldr	r3, [r3, #0]
 8004706:	2104      	movs	r1, #4
 8004708:	438a      	bics	r2, r1
 800470a:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 800470c:	68fb      	ldr	r3, [r7, #12]
 800470e:	681b      	ldr	r3, [r3, #0]
 8004710:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8004712:	68bb      	ldr	r3, [r7, #8]
 8004714:	691a      	ldr	r2, [r3, #16]
 8004716:	68fb      	ldr	r3, [r7, #12]
 8004718:	681b      	ldr	r3, [r3, #0]
 800471a:	430a      	orrs	r2, r1
 800471c:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 800471e:	e027      	b.n	8004770 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8004720:	68fb      	ldr	r3, [r7, #12]
 8004722:	681b      	ldr	r3, [r3, #0]
 8004724:	68ba      	ldr	r2, [r7, #8]
 8004726:	0011      	movs	r1, r2
 8004728:	0018      	movs	r0, r3
 800472a:	f000 fbdf 	bl	8004eec <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 800472e:	68fb      	ldr	r3, [r7, #12]
 8004730:	681b      	ldr	r3, [r3, #0]
 8004732:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8004734:	68fb      	ldr	r3, [r7, #12]
 8004736:	681b      	ldr	r3, [r3, #0]
 8004738:	2180      	movs	r1, #128	@ 0x80
 800473a:	0109      	lsls	r1, r1, #4
 800473c:	430a      	orrs	r2, r1
 800473e:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8004740:	68fb      	ldr	r3, [r7, #12]
 8004742:	681b      	ldr	r3, [r3, #0]
 8004744:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8004746:	68fb      	ldr	r3, [r7, #12]
 8004748:	681b      	ldr	r3, [r3, #0]
 800474a:	4910      	ldr	r1, [pc, #64]	@ (800478c <HAL_TIM_PWM_ConfigChannel+0x1fc>)
 800474c:	400a      	ands	r2, r1
 800474e:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8004750:	68fb      	ldr	r3, [r7, #12]
 8004752:	681b      	ldr	r3, [r3, #0]
 8004754:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8004756:	68bb      	ldr	r3, [r7, #8]
 8004758:	691b      	ldr	r3, [r3, #16]
 800475a:	021a      	lsls	r2, r3, #8
 800475c:	68fb      	ldr	r3, [r7, #12]
 800475e:	681b      	ldr	r3, [r3, #0]
 8004760:	430a      	orrs	r2, r1
 8004762:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8004764:	e004      	b.n	8004770 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    }

    default:
      status = HAL_ERROR;
 8004766:	2317      	movs	r3, #23
 8004768:	18fb      	adds	r3, r7, r3
 800476a:	2201      	movs	r2, #1
 800476c:	701a      	strb	r2, [r3, #0]
      break;
 800476e:	46c0      	nop			@ (mov r8, r8)
  }

  __HAL_UNLOCK(htim);
 8004770:	68fb      	ldr	r3, [r7, #12]
 8004772:	223c      	movs	r2, #60	@ 0x3c
 8004774:	2100      	movs	r1, #0
 8004776:	5499      	strb	r1, [r3, r2]

  return status;
 8004778:	2317      	movs	r3, #23
 800477a:	18fb      	adds	r3, r7, r3
 800477c:	781b      	ldrb	r3, [r3, #0]
}
 800477e:	0018      	movs	r0, r3
 8004780:	46bd      	mov	sp, r7
 8004782:	b006      	add	sp, #24
 8004784:	bd80      	pop	{r7, pc}
 8004786:	46c0      	nop			@ (mov r8, r8)
 8004788:	08005458 	.word	0x08005458
 800478c:	fffffbff 	.word	0xfffffbff

08004790 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004790:	b580      	push	{r7, lr}
 8004792:	b084      	sub	sp, #16
 8004794:	af00      	add	r7, sp, #0
 8004796:	6078      	str	r0, [r7, #4]
 8004798:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800479a:	230f      	movs	r3, #15
 800479c:	18fb      	adds	r3, r7, r3
 800479e:	2200      	movs	r2, #0
 80047a0:	701a      	strb	r2, [r3, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80047a2:	687b      	ldr	r3, [r7, #4]
 80047a4:	223c      	movs	r2, #60	@ 0x3c
 80047a6:	5c9b      	ldrb	r3, [r3, r2]
 80047a8:	2b01      	cmp	r3, #1
 80047aa:	d101      	bne.n	80047b0 <HAL_TIM_ConfigClockSource+0x20>
 80047ac:	2302      	movs	r3, #2
 80047ae:	e0bc      	b.n	800492a <HAL_TIM_ConfigClockSource+0x19a>
 80047b0:	687b      	ldr	r3, [r7, #4]
 80047b2:	223c      	movs	r2, #60	@ 0x3c
 80047b4:	2101      	movs	r1, #1
 80047b6:	5499      	strb	r1, [r3, r2]

  htim->State = HAL_TIM_STATE_BUSY;
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	223d      	movs	r2, #61	@ 0x3d
 80047bc:	2102      	movs	r1, #2
 80047be:	5499      	strb	r1, [r3, r2]

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80047c0:	687b      	ldr	r3, [r7, #4]
 80047c2:	681b      	ldr	r3, [r3, #0]
 80047c4:	689b      	ldr	r3, [r3, #8]
 80047c6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80047c8:	68bb      	ldr	r3, [r7, #8]
 80047ca:	4a5a      	ldr	r2, [pc, #360]	@ (8004934 <HAL_TIM_ConfigClockSource+0x1a4>)
 80047cc:	4013      	ands	r3, r2
 80047ce:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80047d0:	68bb      	ldr	r3, [r7, #8]
 80047d2:	4a59      	ldr	r2, [pc, #356]	@ (8004938 <HAL_TIM_ConfigClockSource+0x1a8>)
 80047d4:	4013      	ands	r3, r2
 80047d6:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80047d8:	687b      	ldr	r3, [r7, #4]
 80047da:	681b      	ldr	r3, [r3, #0]
 80047dc:	68ba      	ldr	r2, [r7, #8]
 80047de:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80047e0:	683b      	ldr	r3, [r7, #0]
 80047e2:	681b      	ldr	r3, [r3, #0]
 80047e4:	2280      	movs	r2, #128	@ 0x80
 80047e6:	0192      	lsls	r2, r2, #6
 80047e8:	4293      	cmp	r3, r2
 80047ea:	d040      	beq.n	800486e <HAL_TIM_ConfigClockSource+0xde>
 80047ec:	2280      	movs	r2, #128	@ 0x80
 80047ee:	0192      	lsls	r2, r2, #6
 80047f0:	4293      	cmp	r3, r2
 80047f2:	d900      	bls.n	80047f6 <HAL_TIM_ConfigClockSource+0x66>
 80047f4:	e088      	b.n	8004908 <HAL_TIM_ConfigClockSource+0x178>
 80047f6:	2280      	movs	r2, #128	@ 0x80
 80047f8:	0152      	lsls	r2, r2, #5
 80047fa:	4293      	cmp	r3, r2
 80047fc:	d100      	bne.n	8004800 <HAL_TIM_ConfigClockSource+0x70>
 80047fe:	e088      	b.n	8004912 <HAL_TIM_ConfigClockSource+0x182>
 8004800:	2280      	movs	r2, #128	@ 0x80
 8004802:	0152      	lsls	r2, r2, #5
 8004804:	4293      	cmp	r3, r2
 8004806:	d900      	bls.n	800480a <HAL_TIM_ConfigClockSource+0x7a>
 8004808:	e07e      	b.n	8004908 <HAL_TIM_ConfigClockSource+0x178>
 800480a:	2b70      	cmp	r3, #112	@ 0x70
 800480c:	d018      	beq.n	8004840 <HAL_TIM_ConfigClockSource+0xb0>
 800480e:	d900      	bls.n	8004812 <HAL_TIM_ConfigClockSource+0x82>
 8004810:	e07a      	b.n	8004908 <HAL_TIM_ConfigClockSource+0x178>
 8004812:	2b60      	cmp	r3, #96	@ 0x60
 8004814:	d04f      	beq.n	80048b6 <HAL_TIM_ConfigClockSource+0x126>
 8004816:	d900      	bls.n	800481a <HAL_TIM_ConfigClockSource+0x8a>
 8004818:	e076      	b.n	8004908 <HAL_TIM_ConfigClockSource+0x178>
 800481a:	2b50      	cmp	r3, #80	@ 0x50
 800481c:	d03b      	beq.n	8004896 <HAL_TIM_ConfigClockSource+0x106>
 800481e:	d900      	bls.n	8004822 <HAL_TIM_ConfigClockSource+0x92>
 8004820:	e072      	b.n	8004908 <HAL_TIM_ConfigClockSource+0x178>
 8004822:	2b40      	cmp	r3, #64	@ 0x40
 8004824:	d057      	beq.n	80048d6 <HAL_TIM_ConfigClockSource+0x146>
 8004826:	d900      	bls.n	800482a <HAL_TIM_ConfigClockSource+0x9a>
 8004828:	e06e      	b.n	8004908 <HAL_TIM_ConfigClockSource+0x178>
 800482a:	2b30      	cmp	r3, #48	@ 0x30
 800482c:	d063      	beq.n	80048f6 <HAL_TIM_ConfigClockSource+0x166>
 800482e:	d86b      	bhi.n	8004908 <HAL_TIM_ConfigClockSource+0x178>
 8004830:	2b20      	cmp	r3, #32
 8004832:	d060      	beq.n	80048f6 <HAL_TIM_ConfigClockSource+0x166>
 8004834:	d868      	bhi.n	8004908 <HAL_TIM_ConfigClockSource+0x178>
 8004836:	2b00      	cmp	r3, #0
 8004838:	d05d      	beq.n	80048f6 <HAL_TIM_ConfigClockSource+0x166>
 800483a:	2b10      	cmp	r3, #16
 800483c:	d05b      	beq.n	80048f6 <HAL_TIM_ConfigClockSource+0x166>
 800483e:	e063      	b.n	8004908 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004840:	687b      	ldr	r3, [r7, #4]
 8004842:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004844:	683b      	ldr	r3, [r7, #0]
 8004846:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004848:	683b      	ldr	r3, [r7, #0]
 800484a:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800484c:	683b      	ldr	r3, [r7, #0]
 800484e:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004850:	f000 fc26 	bl	80050a0 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8004854:	687b      	ldr	r3, [r7, #4]
 8004856:	681b      	ldr	r3, [r3, #0]
 8004858:	689b      	ldr	r3, [r3, #8]
 800485a:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800485c:	68bb      	ldr	r3, [r7, #8]
 800485e:	2277      	movs	r2, #119	@ 0x77
 8004860:	4313      	orrs	r3, r2
 8004862:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8004864:	687b      	ldr	r3, [r7, #4]
 8004866:	681b      	ldr	r3, [r3, #0]
 8004868:	68ba      	ldr	r2, [r7, #8]
 800486a:	609a      	str	r2, [r3, #8]
      break;
 800486c:	e052      	b.n	8004914 <HAL_TIM_ConfigClockSource+0x184>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800486e:	687b      	ldr	r3, [r7, #4]
 8004870:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004872:	683b      	ldr	r3, [r7, #0]
 8004874:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004876:	683b      	ldr	r3, [r7, #0]
 8004878:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800487a:	683b      	ldr	r3, [r7, #0]
 800487c:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800487e:	f000 fc0f 	bl	80050a0 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004882:	687b      	ldr	r3, [r7, #4]
 8004884:	681b      	ldr	r3, [r3, #0]
 8004886:	689a      	ldr	r2, [r3, #8]
 8004888:	687b      	ldr	r3, [r7, #4]
 800488a:	681b      	ldr	r3, [r3, #0]
 800488c:	2180      	movs	r1, #128	@ 0x80
 800488e:	01c9      	lsls	r1, r1, #7
 8004890:	430a      	orrs	r2, r1
 8004892:	609a      	str	r2, [r3, #8]
      break;
 8004894:	e03e      	b.n	8004914 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004896:	687b      	ldr	r3, [r7, #4]
 8004898:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800489a:	683b      	ldr	r3, [r7, #0]
 800489c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800489e:	683b      	ldr	r3, [r7, #0]
 80048a0:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80048a2:	001a      	movs	r2, r3
 80048a4:	f000 fb80 	bl	8004fa8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	681b      	ldr	r3, [r3, #0]
 80048ac:	2150      	movs	r1, #80	@ 0x50
 80048ae:	0018      	movs	r0, r3
 80048b0:	f000 fbda 	bl	8005068 <TIM_ITRx_SetConfig>
      break;
 80048b4:	e02e      	b.n	8004914 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80048b6:	687b      	ldr	r3, [r7, #4]
 80048b8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80048ba:	683b      	ldr	r3, [r7, #0]
 80048bc:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80048be:	683b      	ldr	r3, [r7, #0]
 80048c0:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80048c2:	001a      	movs	r2, r3
 80048c4:	f000 fb9e 	bl	8005004 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	681b      	ldr	r3, [r3, #0]
 80048cc:	2160      	movs	r1, #96	@ 0x60
 80048ce:	0018      	movs	r0, r3
 80048d0:	f000 fbca 	bl	8005068 <TIM_ITRx_SetConfig>
      break;
 80048d4:	e01e      	b.n	8004914 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80048d6:	687b      	ldr	r3, [r7, #4]
 80048d8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80048da:	683b      	ldr	r3, [r7, #0]
 80048dc:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80048de:	683b      	ldr	r3, [r7, #0]
 80048e0:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80048e2:	001a      	movs	r2, r3
 80048e4:	f000 fb60 	bl	8004fa8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80048e8:	687b      	ldr	r3, [r7, #4]
 80048ea:	681b      	ldr	r3, [r3, #0]
 80048ec:	2140      	movs	r1, #64	@ 0x40
 80048ee:	0018      	movs	r0, r3
 80048f0:	f000 fbba 	bl	8005068 <TIM_ITRx_SetConfig>
      break;
 80048f4:	e00e      	b.n	8004914 <HAL_TIM_ConfigClockSource+0x184>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80048f6:	687b      	ldr	r3, [r7, #4]
 80048f8:	681a      	ldr	r2, [r3, #0]
 80048fa:	683b      	ldr	r3, [r7, #0]
 80048fc:	681b      	ldr	r3, [r3, #0]
 80048fe:	0019      	movs	r1, r3
 8004900:	0010      	movs	r0, r2
 8004902:	f000 fbb1 	bl	8005068 <TIM_ITRx_SetConfig>
      break;
 8004906:	e005      	b.n	8004914 <HAL_TIM_ConfigClockSource+0x184>
    }

    default:
      status = HAL_ERROR;
 8004908:	230f      	movs	r3, #15
 800490a:	18fb      	adds	r3, r7, r3
 800490c:	2201      	movs	r2, #1
 800490e:	701a      	strb	r2, [r3, #0]
      break;
 8004910:	e000      	b.n	8004914 <HAL_TIM_ConfigClockSource+0x184>
      break;
 8004912:	46c0      	nop			@ (mov r8, r8)
  }
  htim->State = HAL_TIM_STATE_READY;
 8004914:	687b      	ldr	r3, [r7, #4]
 8004916:	223d      	movs	r2, #61	@ 0x3d
 8004918:	2101      	movs	r1, #1
 800491a:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 800491c:	687b      	ldr	r3, [r7, #4]
 800491e:	223c      	movs	r2, #60	@ 0x3c
 8004920:	2100      	movs	r1, #0
 8004922:	5499      	strb	r1, [r3, r2]

  return status;
 8004924:	230f      	movs	r3, #15
 8004926:	18fb      	adds	r3, r7, r3
 8004928:	781b      	ldrb	r3, [r3, #0]
}
 800492a:	0018      	movs	r0, r3
 800492c:	46bd      	mov	sp, r7
 800492e:	b004      	add	sp, #16
 8004930:	bd80      	pop	{r7, pc}
 8004932:	46c0      	nop			@ (mov r8, r8)
 8004934:	ffceff88 	.word	0xffceff88
 8004938:	ffff00ff 	.word	0xffff00ff

0800493c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800493c:	b580      	push	{r7, lr}
 800493e:	b082      	sub	sp, #8
 8004940:	af00      	add	r7, sp, #0
 8004942:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004944:	46c0      	nop			@ (mov r8, r8)
 8004946:	46bd      	mov	sp, r7
 8004948:	b002      	add	sp, #8
 800494a:	bd80      	pop	{r7, pc}

0800494c <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800494c:	b580      	push	{r7, lr}
 800494e:	b082      	sub	sp, #8
 8004950:	af00      	add	r7, sp, #0
 8004952:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8004954:	46c0      	nop			@ (mov r8, r8)
 8004956:	46bd      	mov	sp, r7
 8004958:	b002      	add	sp, #8
 800495a:	bd80      	pop	{r7, pc}

0800495c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800495c:	b580      	push	{r7, lr}
 800495e:	b082      	sub	sp, #8
 8004960:	af00      	add	r7, sp, #0
 8004962:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004964:	46c0      	nop			@ (mov r8, r8)
 8004966:	46bd      	mov	sp, r7
 8004968:	b002      	add	sp, #8
 800496a:	bd80      	pop	{r7, pc}

0800496c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800496c:	b580      	push	{r7, lr}
 800496e:	b082      	sub	sp, #8
 8004970:	af00      	add	r7, sp, #0
 8004972:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004974:	46c0      	nop			@ (mov r8, r8)
 8004976:	46bd      	mov	sp, r7
 8004978:	b002      	add	sp, #8
 800497a:	bd80      	pop	{r7, pc}

0800497c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800497c:	b580      	push	{r7, lr}
 800497e:	b084      	sub	sp, #16
 8004980:	af00      	add	r7, sp, #0
 8004982:	6078      	str	r0, [r7, #4]
 8004984:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004986:	687b      	ldr	r3, [r7, #4]
 8004988:	681b      	ldr	r3, [r3, #0]
 800498a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800498c:	687b      	ldr	r3, [r7, #4]
 800498e:	4a32      	ldr	r2, [pc, #200]	@ (8004a58 <TIM_Base_SetConfig+0xdc>)
 8004990:	4293      	cmp	r3, r2
 8004992:	d003      	beq.n	800499c <TIM_Base_SetConfig+0x20>
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	4a31      	ldr	r2, [pc, #196]	@ (8004a5c <TIM_Base_SetConfig+0xe0>)
 8004998:	4293      	cmp	r3, r2
 800499a:	d108      	bne.n	80049ae <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800499c:	68fb      	ldr	r3, [r7, #12]
 800499e:	2270      	movs	r2, #112	@ 0x70
 80049a0:	4393      	bics	r3, r2
 80049a2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80049a4:	683b      	ldr	r3, [r7, #0]
 80049a6:	685b      	ldr	r3, [r3, #4]
 80049a8:	68fa      	ldr	r2, [r7, #12]
 80049aa:	4313      	orrs	r3, r2
 80049ac:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80049ae:	687b      	ldr	r3, [r7, #4]
 80049b0:	4a29      	ldr	r2, [pc, #164]	@ (8004a58 <TIM_Base_SetConfig+0xdc>)
 80049b2:	4293      	cmp	r3, r2
 80049b4:	d00f      	beq.n	80049d6 <TIM_Base_SetConfig+0x5a>
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	4a28      	ldr	r2, [pc, #160]	@ (8004a5c <TIM_Base_SetConfig+0xe0>)
 80049ba:	4293      	cmp	r3, r2
 80049bc:	d00b      	beq.n	80049d6 <TIM_Base_SetConfig+0x5a>
 80049be:	687b      	ldr	r3, [r7, #4]
 80049c0:	4a27      	ldr	r2, [pc, #156]	@ (8004a60 <TIM_Base_SetConfig+0xe4>)
 80049c2:	4293      	cmp	r3, r2
 80049c4:	d007      	beq.n	80049d6 <TIM_Base_SetConfig+0x5a>
 80049c6:	687b      	ldr	r3, [r7, #4]
 80049c8:	4a26      	ldr	r2, [pc, #152]	@ (8004a64 <TIM_Base_SetConfig+0xe8>)
 80049ca:	4293      	cmp	r3, r2
 80049cc:	d003      	beq.n	80049d6 <TIM_Base_SetConfig+0x5a>
 80049ce:	687b      	ldr	r3, [r7, #4]
 80049d0:	4a25      	ldr	r2, [pc, #148]	@ (8004a68 <TIM_Base_SetConfig+0xec>)
 80049d2:	4293      	cmp	r3, r2
 80049d4:	d108      	bne.n	80049e8 <TIM_Base_SetConfig+0x6c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80049d6:	68fb      	ldr	r3, [r7, #12]
 80049d8:	4a24      	ldr	r2, [pc, #144]	@ (8004a6c <TIM_Base_SetConfig+0xf0>)
 80049da:	4013      	ands	r3, r2
 80049dc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80049de:	683b      	ldr	r3, [r7, #0]
 80049e0:	68db      	ldr	r3, [r3, #12]
 80049e2:	68fa      	ldr	r2, [r7, #12]
 80049e4:	4313      	orrs	r3, r2
 80049e6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80049e8:	68fb      	ldr	r3, [r7, #12]
 80049ea:	2280      	movs	r2, #128	@ 0x80
 80049ec:	4393      	bics	r3, r2
 80049ee:	001a      	movs	r2, r3
 80049f0:	683b      	ldr	r3, [r7, #0]
 80049f2:	695b      	ldr	r3, [r3, #20]
 80049f4:	4313      	orrs	r3, r2
 80049f6:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	68fa      	ldr	r2, [r7, #12]
 80049fc:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80049fe:	683b      	ldr	r3, [r7, #0]
 8004a00:	689a      	ldr	r2, [r3, #8]
 8004a02:	687b      	ldr	r3, [r7, #4]
 8004a04:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004a06:	683b      	ldr	r3, [r7, #0]
 8004a08:	681a      	ldr	r2, [r3, #0]
 8004a0a:	687b      	ldr	r3, [r7, #4]
 8004a0c:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004a0e:	687b      	ldr	r3, [r7, #4]
 8004a10:	4a11      	ldr	r2, [pc, #68]	@ (8004a58 <TIM_Base_SetConfig+0xdc>)
 8004a12:	4293      	cmp	r3, r2
 8004a14:	d007      	beq.n	8004a26 <TIM_Base_SetConfig+0xaa>
 8004a16:	687b      	ldr	r3, [r7, #4]
 8004a18:	4a12      	ldr	r2, [pc, #72]	@ (8004a64 <TIM_Base_SetConfig+0xe8>)
 8004a1a:	4293      	cmp	r3, r2
 8004a1c:	d003      	beq.n	8004a26 <TIM_Base_SetConfig+0xaa>
 8004a1e:	687b      	ldr	r3, [r7, #4]
 8004a20:	4a11      	ldr	r2, [pc, #68]	@ (8004a68 <TIM_Base_SetConfig+0xec>)
 8004a22:	4293      	cmp	r3, r2
 8004a24:	d103      	bne.n	8004a2e <TIM_Base_SetConfig+0xb2>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004a26:	683b      	ldr	r3, [r7, #0]
 8004a28:	691a      	ldr	r2, [r3, #16]
 8004a2a:	687b      	ldr	r3, [r7, #4]
 8004a2c:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004a2e:	687b      	ldr	r3, [r7, #4]
 8004a30:	2201      	movs	r2, #1
 8004a32:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	691b      	ldr	r3, [r3, #16]
 8004a38:	2201      	movs	r2, #1
 8004a3a:	4013      	ands	r3, r2
 8004a3c:	2b01      	cmp	r3, #1
 8004a3e:	d106      	bne.n	8004a4e <TIM_Base_SetConfig+0xd2>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	691b      	ldr	r3, [r3, #16]
 8004a44:	2201      	movs	r2, #1
 8004a46:	4393      	bics	r3, r2
 8004a48:	001a      	movs	r2, r3
 8004a4a:	687b      	ldr	r3, [r7, #4]
 8004a4c:	611a      	str	r2, [r3, #16]
  }
}
 8004a4e:	46c0      	nop			@ (mov r8, r8)
 8004a50:	46bd      	mov	sp, r7
 8004a52:	b004      	add	sp, #16
 8004a54:	bd80      	pop	{r7, pc}
 8004a56:	46c0      	nop			@ (mov r8, r8)
 8004a58:	40012c00 	.word	0x40012c00
 8004a5c:	40000400 	.word	0x40000400
 8004a60:	40002000 	.word	0x40002000
 8004a64:	40014400 	.word	0x40014400
 8004a68:	40014800 	.word	0x40014800
 8004a6c:	fffffcff 	.word	0xfffffcff

08004a70 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004a70:	b580      	push	{r7, lr}
 8004a72:	b086      	sub	sp, #24
 8004a74:	af00      	add	r7, sp, #0
 8004a76:	6078      	str	r0, [r7, #4]
 8004a78:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004a7a:	687b      	ldr	r3, [r7, #4]
 8004a7c:	6a1b      	ldr	r3, [r3, #32]
 8004a7e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	6a1b      	ldr	r3, [r3, #32]
 8004a84:	2201      	movs	r2, #1
 8004a86:	4393      	bics	r3, r2
 8004a88:	001a      	movs	r2, r3
 8004a8a:	687b      	ldr	r3, [r7, #4]
 8004a8c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004a8e:	687b      	ldr	r3, [r7, #4]
 8004a90:	685b      	ldr	r3, [r3, #4]
 8004a92:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004a94:	687b      	ldr	r3, [r7, #4]
 8004a96:	699b      	ldr	r3, [r3, #24]
 8004a98:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8004a9a:	68fb      	ldr	r3, [r7, #12]
 8004a9c:	4a2e      	ldr	r2, [pc, #184]	@ (8004b58 <TIM_OC1_SetConfig+0xe8>)
 8004a9e:	4013      	ands	r3, r2
 8004aa0:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8004aa2:	68fb      	ldr	r3, [r7, #12]
 8004aa4:	2203      	movs	r2, #3
 8004aa6:	4393      	bics	r3, r2
 8004aa8:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004aaa:	683b      	ldr	r3, [r7, #0]
 8004aac:	681b      	ldr	r3, [r3, #0]
 8004aae:	68fa      	ldr	r2, [r7, #12]
 8004ab0:	4313      	orrs	r3, r2
 8004ab2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8004ab4:	697b      	ldr	r3, [r7, #20]
 8004ab6:	2202      	movs	r2, #2
 8004ab8:	4393      	bics	r3, r2
 8004aba:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8004abc:	683b      	ldr	r3, [r7, #0]
 8004abe:	689b      	ldr	r3, [r3, #8]
 8004ac0:	697a      	ldr	r2, [r7, #20]
 8004ac2:	4313      	orrs	r3, r2
 8004ac4:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8004ac6:	687b      	ldr	r3, [r7, #4]
 8004ac8:	4a24      	ldr	r2, [pc, #144]	@ (8004b5c <TIM_OC1_SetConfig+0xec>)
 8004aca:	4293      	cmp	r3, r2
 8004acc:	d007      	beq.n	8004ade <TIM_OC1_SetConfig+0x6e>
 8004ace:	687b      	ldr	r3, [r7, #4]
 8004ad0:	4a23      	ldr	r2, [pc, #140]	@ (8004b60 <TIM_OC1_SetConfig+0xf0>)
 8004ad2:	4293      	cmp	r3, r2
 8004ad4:	d003      	beq.n	8004ade <TIM_OC1_SetConfig+0x6e>
 8004ad6:	687b      	ldr	r3, [r7, #4]
 8004ad8:	4a22      	ldr	r2, [pc, #136]	@ (8004b64 <TIM_OC1_SetConfig+0xf4>)
 8004ada:	4293      	cmp	r3, r2
 8004adc:	d10c      	bne.n	8004af8 <TIM_OC1_SetConfig+0x88>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8004ade:	697b      	ldr	r3, [r7, #20]
 8004ae0:	2208      	movs	r2, #8
 8004ae2:	4393      	bics	r3, r2
 8004ae4:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8004ae6:	683b      	ldr	r3, [r7, #0]
 8004ae8:	68db      	ldr	r3, [r3, #12]
 8004aea:	697a      	ldr	r2, [r7, #20]
 8004aec:	4313      	orrs	r3, r2
 8004aee:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8004af0:	697b      	ldr	r3, [r7, #20]
 8004af2:	2204      	movs	r2, #4
 8004af4:	4393      	bics	r3, r2
 8004af6:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004af8:	687b      	ldr	r3, [r7, #4]
 8004afa:	4a18      	ldr	r2, [pc, #96]	@ (8004b5c <TIM_OC1_SetConfig+0xec>)
 8004afc:	4293      	cmp	r3, r2
 8004afe:	d007      	beq.n	8004b10 <TIM_OC1_SetConfig+0xa0>
 8004b00:	687b      	ldr	r3, [r7, #4]
 8004b02:	4a17      	ldr	r2, [pc, #92]	@ (8004b60 <TIM_OC1_SetConfig+0xf0>)
 8004b04:	4293      	cmp	r3, r2
 8004b06:	d003      	beq.n	8004b10 <TIM_OC1_SetConfig+0xa0>
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	4a16      	ldr	r2, [pc, #88]	@ (8004b64 <TIM_OC1_SetConfig+0xf4>)
 8004b0c:	4293      	cmp	r3, r2
 8004b0e:	d111      	bne.n	8004b34 <TIM_OC1_SetConfig+0xc4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8004b10:	693b      	ldr	r3, [r7, #16]
 8004b12:	4a15      	ldr	r2, [pc, #84]	@ (8004b68 <TIM_OC1_SetConfig+0xf8>)
 8004b14:	4013      	ands	r3, r2
 8004b16:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8004b18:	693b      	ldr	r3, [r7, #16]
 8004b1a:	4a14      	ldr	r2, [pc, #80]	@ (8004b6c <TIM_OC1_SetConfig+0xfc>)
 8004b1c:	4013      	ands	r3, r2
 8004b1e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8004b20:	683b      	ldr	r3, [r7, #0]
 8004b22:	695b      	ldr	r3, [r3, #20]
 8004b24:	693a      	ldr	r2, [r7, #16]
 8004b26:	4313      	orrs	r3, r2
 8004b28:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8004b2a:	683b      	ldr	r3, [r7, #0]
 8004b2c:	699b      	ldr	r3, [r3, #24]
 8004b2e:	693a      	ldr	r2, [r7, #16]
 8004b30:	4313      	orrs	r3, r2
 8004b32:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	693a      	ldr	r2, [r7, #16]
 8004b38:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004b3a:	687b      	ldr	r3, [r7, #4]
 8004b3c:	68fa      	ldr	r2, [r7, #12]
 8004b3e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8004b40:	683b      	ldr	r3, [r7, #0]
 8004b42:	685a      	ldr	r2, [r3, #4]
 8004b44:	687b      	ldr	r3, [r7, #4]
 8004b46:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004b48:	687b      	ldr	r3, [r7, #4]
 8004b4a:	697a      	ldr	r2, [r7, #20]
 8004b4c:	621a      	str	r2, [r3, #32]
}
 8004b4e:	46c0      	nop			@ (mov r8, r8)
 8004b50:	46bd      	mov	sp, r7
 8004b52:	b006      	add	sp, #24
 8004b54:	bd80      	pop	{r7, pc}
 8004b56:	46c0      	nop			@ (mov r8, r8)
 8004b58:	fffeff8f 	.word	0xfffeff8f
 8004b5c:	40012c00 	.word	0x40012c00
 8004b60:	40014400 	.word	0x40014400
 8004b64:	40014800 	.word	0x40014800
 8004b68:	fffffeff 	.word	0xfffffeff
 8004b6c:	fffffdff 	.word	0xfffffdff

08004b70 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004b70:	b580      	push	{r7, lr}
 8004b72:	b086      	sub	sp, #24
 8004b74:	af00      	add	r7, sp, #0
 8004b76:	6078      	str	r0, [r7, #4]
 8004b78:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004b7a:	687b      	ldr	r3, [r7, #4]
 8004b7c:	6a1b      	ldr	r3, [r3, #32]
 8004b7e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004b80:	687b      	ldr	r3, [r7, #4]
 8004b82:	6a1b      	ldr	r3, [r3, #32]
 8004b84:	2210      	movs	r2, #16
 8004b86:	4393      	bics	r3, r2
 8004b88:	001a      	movs	r2, r3
 8004b8a:	687b      	ldr	r3, [r7, #4]
 8004b8c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004b8e:	687b      	ldr	r3, [r7, #4]
 8004b90:	685b      	ldr	r3, [r3, #4]
 8004b92:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	699b      	ldr	r3, [r3, #24]
 8004b98:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8004b9a:	68fb      	ldr	r3, [r7, #12]
 8004b9c:	4a2c      	ldr	r2, [pc, #176]	@ (8004c50 <TIM_OC2_SetConfig+0xe0>)
 8004b9e:	4013      	ands	r3, r2
 8004ba0:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8004ba2:	68fb      	ldr	r3, [r7, #12]
 8004ba4:	4a2b      	ldr	r2, [pc, #172]	@ (8004c54 <TIM_OC2_SetConfig+0xe4>)
 8004ba6:	4013      	ands	r3, r2
 8004ba8:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004baa:	683b      	ldr	r3, [r7, #0]
 8004bac:	681b      	ldr	r3, [r3, #0]
 8004bae:	021b      	lsls	r3, r3, #8
 8004bb0:	68fa      	ldr	r2, [r7, #12]
 8004bb2:	4313      	orrs	r3, r2
 8004bb4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8004bb6:	697b      	ldr	r3, [r7, #20]
 8004bb8:	2220      	movs	r2, #32
 8004bba:	4393      	bics	r3, r2
 8004bbc:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8004bbe:	683b      	ldr	r3, [r7, #0]
 8004bc0:	689b      	ldr	r3, [r3, #8]
 8004bc2:	011b      	lsls	r3, r3, #4
 8004bc4:	697a      	ldr	r2, [r7, #20]
 8004bc6:	4313      	orrs	r3, r2
 8004bc8:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8004bca:	687b      	ldr	r3, [r7, #4]
 8004bcc:	4a22      	ldr	r2, [pc, #136]	@ (8004c58 <TIM_OC2_SetConfig+0xe8>)
 8004bce:	4293      	cmp	r3, r2
 8004bd0:	d10d      	bne.n	8004bee <TIM_OC2_SetConfig+0x7e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8004bd2:	697b      	ldr	r3, [r7, #20]
 8004bd4:	2280      	movs	r2, #128	@ 0x80
 8004bd6:	4393      	bics	r3, r2
 8004bd8:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8004bda:	683b      	ldr	r3, [r7, #0]
 8004bdc:	68db      	ldr	r3, [r3, #12]
 8004bde:	011b      	lsls	r3, r3, #4
 8004be0:	697a      	ldr	r2, [r7, #20]
 8004be2:	4313      	orrs	r3, r2
 8004be4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8004be6:	697b      	ldr	r3, [r7, #20]
 8004be8:	2240      	movs	r2, #64	@ 0x40
 8004bea:	4393      	bics	r3, r2
 8004bec:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004bee:	687b      	ldr	r3, [r7, #4]
 8004bf0:	4a19      	ldr	r2, [pc, #100]	@ (8004c58 <TIM_OC2_SetConfig+0xe8>)
 8004bf2:	4293      	cmp	r3, r2
 8004bf4:	d007      	beq.n	8004c06 <TIM_OC2_SetConfig+0x96>
 8004bf6:	687b      	ldr	r3, [r7, #4]
 8004bf8:	4a18      	ldr	r2, [pc, #96]	@ (8004c5c <TIM_OC2_SetConfig+0xec>)
 8004bfa:	4293      	cmp	r3, r2
 8004bfc:	d003      	beq.n	8004c06 <TIM_OC2_SetConfig+0x96>
 8004bfe:	687b      	ldr	r3, [r7, #4]
 8004c00:	4a17      	ldr	r2, [pc, #92]	@ (8004c60 <TIM_OC2_SetConfig+0xf0>)
 8004c02:	4293      	cmp	r3, r2
 8004c04:	d113      	bne.n	8004c2e <TIM_OC2_SetConfig+0xbe>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8004c06:	693b      	ldr	r3, [r7, #16]
 8004c08:	4a16      	ldr	r2, [pc, #88]	@ (8004c64 <TIM_OC2_SetConfig+0xf4>)
 8004c0a:	4013      	ands	r3, r2
 8004c0c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8004c0e:	693b      	ldr	r3, [r7, #16]
 8004c10:	4a15      	ldr	r2, [pc, #84]	@ (8004c68 <TIM_OC2_SetConfig+0xf8>)
 8004c12:	4013      	ands	r3, r2
 8004c14:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8004c16:	683b      	ldr	r3, [r7, #0]
 8004c18:	695b      	ldr	r3, [r3, #20]
 8004c1a:	009b      	lsls	r3, r3, #2
 8004c1c:	693a      	ldr	r2, [r7, #16]
 8004c1e:	4313      	orrs	r3, r2
 8004c20:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8004c22:	683b      	ldr	r3, [r7, #0]
 8004c24:	699b      	ldr	r3, [r3, #24]
 8004c26:	009b      	lsls	r3, r3, #2
 8004c28:	693a      	ldr	r2, [r7, #16]
 8004c2a:	4313      	orrs	r3, r2
 8004c2c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004c2e:	687b      	ldr	r3, [r7, #4]
 8004c30:	693a      	ldr	r2, [r7, #16]
 8004c32:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004c34:	687b      	ldr	r3, [r7, #4]
 8004c36:	68fa      	ldr	r2, [r7, #12]
 8004c38:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8004c3a:	683b      	ldr	r3, [r7, #0]
 8004c3c:	685a      	ldr	r2, [r3, #4]
 8004c3e:	687b      	ldr	r3, [r7, #4]
 8004c40:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004c42:	687b      	ldr	r3, [r7, #4]
 8004c44:	697a      	ldr	r2, [r7, #20]
 8004c46:	621a      	str	r2, [r3, #32]
}
 8004c48:	46c0      	nop			@ (mov r8, r8)
 8004c4a:	46bd      	mov	sp, r7
 8004c4c:	b006      	add	sp, #24
 8004c4e:	bd80      	pop	{r7, pc}
 8004c50:	feff8fff 	.word	0xfeff8fff
 8004c54:	fffffcff 	.word	0xfffffcff
 8004c58:	40012c00 	.word	0x40012c00
 8004c5c:	40014400 	.word	0x40014400
 8004c60:	40014800 	.word	0x40014800
 8004c64:	fffffbff 	.word	0xfffffbff
 8004c68:	fffff7ff 	.word	0xfffff7ff

08004c6c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004c6c:	b580      	push	{r7, lr}
 8004c6e:	b086      	sub	sp, #24
 8004c70:	af00      	add	r7, sp, #0
 8004c72:	6078      	str	r0, [r7, #4]
 8004c74:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004c76:	687b      	ldr	r3, [r7, #4]
 8004c78:	6a1b      	ldr	r3, [r3, #32]
 8004c7a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8004c7c:	687b      	ldr	r3, [r7, #4]
 8004c7e:	6a1b      	ldr	r3, [r3, #32]
 8004c80:	4a31      	ldr	r2, [pc, #196]	@ (8004d48 <TIM_OC3_SetConfig+0xdc>)
 8004c82:	401a      	ands	r2, r3
 8004c84:	687b      	ldr	r3, [r7, #4]
 8004c86:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004c88:	687b      	ldr	r3, [r7, #4]
 8004c8a:	685b      	ldr	r3, [r3, #4]
 8004c8c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004c8e:	687b      	ldr	r3, [r7, #4]
 8004c90:	69db      	ldr	r3, [r3, #28]
 8004c92:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8004c94:	68fb      	ldr	r3, [r7, #12]
 8004c96:	4a2d      	ldr	r2, [pc, #180]	@ (8004d4c <TIM_OC3_SetConfig+0xe0>)
 8004c98:	4013      	ands	r3, r2
 8004c9a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8004c9c:	68fb      	ldr	r3, [r7, #12]
 8004c9e:	2203      	movs	r2, #3
 8004ca0:	4393      	bics	r3, r2
 8004ca2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004ca4:	683b      	ldr	r3, [r7, #0]
 8004ca6:	681b      	ldr	r3, [r3, #0]
 8004ca8:	68fa      	ldr	r2, [r7, #12]
 8004caa:	4313      	orrs	r3, r2
 8004cac:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8004cae:	697b      	ldr	r3, [r7, #20]
 8004cb0:	4a27      	ldr	r2, [pc, #156]	@ (8004d50 <TIM_OC3_SetConfig+0xe4>)
 8004cb2:	4013      	ands	r3, r2
 8004cb4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8004cb6:	683b      	ldr	r3, [r7, #0]
 8004cb8:	689b      	ldr	r3, [r3, #8]
 8004cba:	021b      	lsls	r3, r3, #8
 8004cbc:	697a      	ldr	r2, [r7, #20]
 8004cbe:	4313      	orrs	r3, r2
 8004cc0:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8004cc2:	687b      	ldr	r3, [r7, #4]
 8004cc4:	4a23      	ldr	r2, [pc, #140]	@ (8004d54 <TIM_OC3_SetConfig+0xe8>)
 8004cc6:	4293      	cmp	r3, r2
 8004cc8:	d10d      	bne.n	8004ce6 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8004cca:	697b      	ldr	r3, [r7, #20]
 8004ccc:	4a22      	ldr	r2, [pc, #136]	@ (8004d58 <TIM_OC3_SetConfig+0xec>)
 8004cce:	4013      	ands	r3, r2
 8004cd0:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8004cd2:	683b      	ldr	r3, [r7, #0]
 8004cd4:	68db      	ldr	r3, [r3, #12]
 8004cd6:	021b      	lsls	r3, r3, #8
 8004cd8:	697a      	ldr	r2, [r7, #20]
 8004cda:	4313      	orrs	r3, r2
 8004cdc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8004cde:	697b      	ldr	r3, [r7, #20]
 8004ce0:	4a1e      	ldr	r2, [pc, #120]	@ (8004d5c <TIM_OC3_SetConfig+0xf0>)
 8004ce2:	4013      	ands	r3, r2
 8004ce4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004ce6:	687b      	ldr	r3, [r7, #4]
 8004ce8:	4a1a      	ldr	r2, [pc, #104]	@ (8004d54 <TIM_OC3_SetConfig+0xe8>)
 8004cea:	4293      	cmp	r3, r2
 8004cec:	d007      	beq.n	8004cfe <TIM_OC3_SetConfig+0x92>
 8004cee:	687b      	ldr	r3, [r7, #4]
 8004cf0:	4a1b      	ldr	r2, [pc, #108]	@ (8004d60 <TIM_OC3_SetConfig+0xf4>)
 8004cf2:	4293      	cmp	r3, r2
 8004cf4:	d003      	beq.n	8004cfe <TIM_OC3_SetConfig+0x92>
 8004cf6:	687b      	ldr	r3, [r7, #4]
 8004cf8:	4a1a      	ldr	r2, [pc, #104]	@ (8004d64 <TIM_OC3_SetConfig+0xf8>)
 8004cfa:	4293      	cmp	r3, r2
 8004cfc:	d113      	bne.n	8004d26 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8004cfe:	693b      	ldr	r3, [r7, #16]
 8004d00:	4a19      	ldr	r2, [pc, #100]	@ (8004d68 <TIM_OC3_SetConfig+0xfc>)
 8004d02:	4013      	ands	r3, r2
 8004d04:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8004d06:	693b      	ldr	r3, [r7, #16]
 8004d08:	4a18      	ldr	r2, [pc, #96]	@ (8004d6c <TIM_OC3_SetConfig+0x100>)
 8004d0a:	4013      	ands	r3, r2
 8004d0c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8004d0e:	683b      	ldr	r3, [r7, #0]
 8004d10:	695b      	ldr	r3, [r3, #20]
 8004d12:	011b      	lsls	r3, r3, #4
 8004d14:	693a      	ldr	r2, [r7, #16]
 8004d16:	4313      	orrs	r3, r2
 8004d18:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8004d1a:	683b      	ldr	r3, [r7, #0]
 8004d1c:	699b      	ldr	r3, [r3, #24]
 8004d1e:	011b      	lsls	r3, r3, #4
 8004d20:	693a      	ldr	r2, [r7, #16]
 8004d22:	4313      	orrs	r3, r2
 8004d24:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004d26:	687b      	ldr	r3, [r7, #4]
 8004d28:	693a      	ldr	r2, [r7, #16]
 8004d2a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	68fa      	ldr	r2, [r7, #12]
 8004d30:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8004d32:	683b      	ldr	r3, [r7, #0]
 8004d34:	685a      	ldr	r2, [r3, #4]
 8004d36:	687b      	ldr	r3, [r7, #4]
 8004d38:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004d3a:	687b      	ldr	r3, [r7, #4]
 8004d3c:	697a      	ldr	r2, [r7, #20]
 8004d3e:	621a      	str	r2, [r3, #32]
}
 8004d40:	46c0      	nop			@ (mov r8, r8)
 8004d42:	46bd      	mov	sp, r7
 8004d44:	b006      	add	sp, #24
 8004d46:	bd80      	pop	{r7, pc}
 8004d48:	fffffeff 	.word	0xfffffeff
 8004d4c:	fffeff8f 	.word	0xfffeff8f
 8004d50:	fffffdff 	.word	0xfffffdff
 8004d54:	40012c00 	.word	0x40012c00
 8004d58:	fffff7ff 	.word	0xfffff7ff
 8004d5c:	fffffbff 	.word	0xfffffbff
 8004d60:	40014400 	.word	0x40014400
 8004d64:	40014800 	.word	0x40014800
 8004d68:	ffffefff 	.word	0xffffefff
 8004d6c:	ffffdfff 	.word	0xffffdfff

08004d70 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004d70:	b580      	push	{r7, lr}
 8004d72:	b086      	sub	sp, #24
 8004d74:	af00      	add	r7, sp, #0
 8004d76:	6078      	str	r0, [r7, #4]
 8004d78:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004d7a:	687b      	ldr	r3, [r7, #4]
 8004d7c:	6a1b      	ldr	r3, [r3, #32]
 8004d7e:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8004d80:	687b      	ldr	r3, [r7, #4]
 8004d82:	6a1b      	ldr	r3, [r3, #32]
 8004d84:	4a24      	ldr	r2, [pc, #144]	@ (8004e18 <TIM_OC4_SetConfig+0xa8>)
 8004d86:	401a      	ands	r2, r3
 8004d88:	687b      	ldr	r3, [r7, #4]
 8004d8a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004d8c:	687b      	ldr	r3, [r7, #4]
 8004d8e:	685b      	ldr	r3, [r3, #4]
 8004d90:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004d92:	687b      	ldr	r3, [r7, #4]
 8004d94:	69db      	ldr	r3, [r3, #28]
 8004d96:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8004d98:	68fb      	ldr	r3, [r7, #12]
 8004d9a:	4a20      	ldr	r2, [pc, #128]	@ (8004e1c <TIM_OC4_SetConfig+0xac>)
 8004d9c:	4013      	ands	r3, r2
 8004d9e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8004da0:	68fb      	ldr	r3, [r7, #12]
 8004da2:	4a1f      	ldr	r2, [pc, #124]	@ (8004e20 <TIM_OC4_SetConfig+0xb0>)
 8004da4:	4013      	ands	r3, r2
 8004da6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004da8:	683b      	ldr	r3, [r7, #0]
 8004daa:	681b      	ldr	r3, [r3, #0]
 8004dac:	021b      	lsls	r3, r3, #8
 8004dae:	68fa      	ldr	r2, [r7, #12]
 8004db0:	4313      	orrs	r3, r2
 8004db2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8004db4:	693b      	ldr	r3, [r7, #16]
 8004db6:	4a1b      	ldr	r2, [pc, #108]	@ (8004e24 <TIM_OC4_SetConfig+0xb4>)
 8004db8:	4013      	ands	r3, r2
 8004dba:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8004dbc:	683b      	ldr	r3, [r7, #0]
 8004dbe:	689b      	ldr	r3, [r3, #8]
 8004dc0:	031b      	lsls	r3, r3, #12
 8004dc2:	693a      	ldr	r2, [r7, #16]
 8004dc4:	4313      	orrs	r3, r2
 8004dc6:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004dc8:	687b      	ldr	r3, [r7, #4]
 8004dca:	4a17      	ldr	r2, [pc, #92]	@ (8004e28 <TIM_OC4_SetConfig+0xb8>)
 8004dcc:	4293      	cmp	r3, r2
 8004dce:	d007      	beq.n	8004de0 <TIM_OC4_SetConfig+0x70>
 8004dd0:	687b      	ldr	r3, [r7, #4]
 8004dd2:	4a16      	ldr	r2, [pc, #88]	@ (8004e2c <TIM_OC4_SetConfig+0xbc>)
 8004dd4:	4293      	cmp	r3, r2
 8004dd6:	d003      	beq.n	8004de0 <TIM_OC4_SetConfig+0x70>
 8004dd8:	687b      	ldr	r3, [r7, #4]
 8004dda:	4a15      	ldr	r2, [pc, #84]	@ (8004e30 <TIM_OC4_SetConfig+0xc0>)
 8004ddc:	4293      	cmp	r3, r2
 8004dde:	d109      	bne.n	8004df4 <TIM_OC4_SetConfig+0x84>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8004de0:	697b      	ldr	r3, [r7, #20]
 8004de2:	4a14      	ldr	r2, [pc, #80]	@ (8004e34 <TIM_OC4_SetConfig+0xc4>)
 8004de4:	4013      	ands	r3, r2
 8004de6:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8004de8:	683b      	ldr	r3, [r7, #0]
 8004dea:	695b      	ldr	r3, [r3, #20]
 8004dec:	019b      	lsls	r3, r3, #6
 8004dee:	697a      	ldr	r2, [r7, #20]
 8004df0:	4313      	orrs	r3, r2
 8004df2:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004df4:	687b      	ldr	r3, [r7, #4]
 8004df6:	697a      	ldr	r2, [r7, #20]
 8004df8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004dfa:	687b      	ldr	r3, [r7, #4]
 8004dfc:	68fa      	ldr	r2, [r7, #12]
 8004dfe:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8004e00:	683b      	ldr	r3, [r7, #0]
 8004e02:	685a      	ldr	r2, [r3, #4]
 8004e04:	687b      	ldr	r3, [r7, #4]
 8004e06:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004e08:	687b      	ldr	r3, [r7, #4]
 8004e0a:	693a      	ldr	r2, [r7, #16]
 8004e0c:	621a      	str	r2, [r3, #32]
}
 8004e0e:	46c0      	nop			@ (mov r8, r8)
 8004e10:	46bd      	mov	sp, r7
 8004e12:	b006      	add	sp, #24
 8004e14:	bd80      	pop	{r7, pc}
 8004e16:	46c0      	nop			@ (mov r8, r8)
 8004e18:	ffffefff 	.word	0xffffefff
 8004e1c:	feff8fff 	.word	0xfeff8fff
 8004e20:	fffffcff 	.word	0xfffffcff
 8004e24:	ffffdfff 	.word	0xffffdfff
 8004e28:	40012c00 	.word	0x40012c00
 8004e2c:	40014400 	.word	0x40014400
 8004e30:	40014800 	.word	0x40014800
 8004e34:	ffffbfff 	.word	0xffffbfff

08004e38 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8004e38:	b580      	push	{r7, lr}
 8004e3a:	b086      	sub	sp, #24
 8004e3c:	af00      	add	r7, sp, #0
 8004e3e:	6078      	str	r0, [r7, #4]
 8004e40:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004e42:	687b      	ldr	r3, [r7, #4]
 8004e44:	6a1b      	ldr	r3, [r3, #32]
 8004e46:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8004e48:	687b      	ldr	r3, [r7, #4]
 8004e4a:	6a1b      	ldr	r3, [r3, #32]
 8004e4c:	4a21      	ldr	r2, [pc, #132]	@ (8004ed4 <TIM_OC5_SetConfig+0x9c>)
 8004e4e:	401a      	ands	r2, r3
 8004e50:	687b      	ldr	r3, [r7, #4]
 8004e52:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004e54:	687b      	ldr	r3, [r7, #4]
 8004e56:	685b      	ldr	r3, [r3, #4]
 8004e58:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8004e5a:	687b      	ldr	r3, [r7, #4]
 8004e5c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004e5e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8004e60:	68fb      	ldr	r3, [r7, #12]
 8004e62:	4a1d      	ldr	r2, [pc, #116]	@ (8004ed8 <TIM_OC5_SetConfig+0xa0>)
 8004e64:	4013      	ands	r3, r2
 8004e66:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004e68:	683b      	ldr	r3, [r7, #0]
 8004e6a:	681b      	ldr	r3, [r3, #0]
 8004e6c:	68fa      	ldr	r2, [r7, #12]
 8004e6e:	4313      	orrs	r3, r2
 8004e70:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8004e72:	693b      	ldr	r3, [r7, #16]
 8004e74:	4a19      	ldr	r2, [pc, #100]	@ (8004edc <TIM_OC5_SetConfig+0xa4>)
 8004e76:	4013      	ands	r3, r2
 8004e78:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8004e7a:	683b      	ldr	r3, [r7, #0]
 8004e7c:	689b      	ldr	r3, [r3, #8]
 8004e7e:	041b      	lsls	r3, r3, #16
 8004e80:	693a      	ldr	r2, [r7, #16]
 8004e82:	4313      	orrs	r3, r2
 8004e84:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004e86:	687b      	ldr	r3, [r7, #4]
 8004e88:	4a15      	ldr	r2, [pc, #84]	@ (8004ee0 <TIM_OC5_SetConfig+0xa8>)
 8004e8a:	4293      	cmp	r3, r2
 8004e8c:	d007      	beq.n	8004e9e <TIM_OC5_SetConfig+0x66>
 8004e8e:	687b      	ldr	r3, [r7, #4]
 8004e90:	4a14      	ldr	r2, [pc, #80]	@ (8004ee4 <TIM_OC5_SetConfig+0xac>)
 8004e92:	4293      	cmp	r3, r2
 8004e94:	d003      	beq.n	8004e9e <TIM_OC5_SetConfig+0x66>
 8004e96:	687b      	ldr	r3, [r7, #4]
 8004e98:	4a13      	ldr	r2, [pc, #76]	@ (8004ee8 <TIM_OC5_SetConfig+0xb0>)
 8004e9a:	4293      	cmp	r3, r2
 8004e9c:	d109      	bne.n	8004eb2 <TIM_OC5_SetConfig+0x7a>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8004e9e:	697b      	ldr	r3, [r7, #20]
 8004ea0:	4a0c      	ldr	r2, [pc, #48]	@ (8004ed4 <TIM_OC5_SetConfig+0x9c>)
 8004ea2:	4013      	ands	r3, r2
 8004ea4:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8004ea6:	683b      	ldr	r3, [r7, #0]
 8004ea8:	695b      	ldr	r3, [r3, #20]
 8004eaa:	021b      	lsls	r3, r3, #8
 8004eac:	697a      	ldr	r2, [r7, #20]
 8004eae:	4313      	orrs	r3, r2
 8004eb0:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004eb2:	687b      	ldr	r3, [r7, #4]
 8004eb4:	697a      	ldr	r2, [r7, #20]
 8004eb6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8004eb8:	687b      	ldr	r3, [r7, #4]
 8004eba:	68fa      	ldr	r2, [r7, #12]
 8004ebc:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8004ebe:	683b      	ldr	r3, [r7, #0]
 8004ec0:	685a      	ldr	r2, [r3, #4]
 8004ec2:	687b      	ldr	r3, [r7, #4]
 8004ec4:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004ec6:	687b      	ldr	r3, [r7, #4]
 8004ec8:	693a      	ldr	r2, [r7, #16]
 8004eca:	621a      	str	r2, [r3, #32]
}
 8004ecc:	46c0      	nop			@ (mov r8, r8)
 8004ece:	46bd      	mov	sp, r7
 8004ed0:	b006      	add	sp, #24
 8004ed2:	bd80      	pop	{r7, pc}
 8004ed4:	fffeffff 	.word	0xfffeffff
 8004ed8:	fffeff8f 	.word	0xfffeff8f
 8004edc:	fffdffff 	.word	0xfffdffff
 8004ee0:	40012c00 	.word	0x40012c00
 8004ee4:	40014400 	.word	0x40014400
 8004ee8:	40014800 	.word	0x40014800

08004eec <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8004eec:	b580      	push	{r7, lr}
 8004eee:	b086      	sub	sp, #24
 8004ef0:	af00      	add	r7, sp, #0
 8004ef2:	6078      	str	r0, [r7, #4]
 8004ef4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004ef6:	687b      	ldr	r3, [r7, #4]
 8004ef8:	6a1b      	ldr	r3, [r3, #32]
 8004efa:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	6a1b      	ldr	r3, [r3, #32]
 8004f00:	4a22      	ldr	r2, [pc, #136]	@ (8004f8c <TIM_OC6_SetConfig+0xa0>)
 8004f02:	401a      	ands	r2, r3
 8004f04:	687b      	ldr	r3, [r7, #4]
 8004f06:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004f08:	687b      	ldr	r3, [r7, #4]
 8004f0a:	685b      	ldr	r3, [r3, #4]
 8004f0c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8004f0e:	687b      	ldr	r3, [r7, #4]
 8004f10:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004f12:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8004f14:	68fb      	ldr	r3, [r7, #12]
 8004f16:	4a1e      	ldr	r2, [pc, #120]	@ (8004f90 <TIM_OC6_SetConfig+0xa4>)
 8004f18:	4013      	ands	r3, r2
 8004f1a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004f1c:	683b      	ldr	r3, [r7, #0]
 8004f1e:	681b      	ldr	r3, [r3, #0]
 8004f20:	021b      	lsls	r3, r3, #8
 8004f22:	68fa      	ldr	r2, [r7, #12]
 8004f24:	4313      	orrs	r3, r2
 8004f26:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8004f28:	693b      	ldr	r3, [r7, #16]
 8004f2a:	4a1a      	ldr	r2, [pc, #104]	@ (8004f94 <TIM_OC6_SetConfig+0xa8>)
 8004f2c:	4013      	ands	r3, r2
 8004f2e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8004f30:	683b      	ldr	r3, [r7, #0]
 8004f32:	689b      	ldr	r3, [r3, #8]
 8004f34:	051b      	lsls	r3, r3, #20
 8004f36:	693a      	ldr	r2, [r7, #16]
 8004f38:	4313      	orrs	r3, r2
 8004f3a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004f3c:	687b      	ldr	r3, [r7, #4]
 8004f3e:	4a16      	ldr	r2, [pc, #88]	@ (8004f98 <TIM_OC6_SetConfig+0xac>)
 8004f40:	4293      	cmp	r3, r2
 8004f42:	d007      	beq.n	8004f54 <TIM_OC6_SetConfig+0x68>
 8004f44:	687b      	ldr	r3, [r7, #4]
 8004f46:	4a15      	ldr	r2, [pc, #84]	@ (8004f9c <TIM_OC6_SetConfig+0xb0>)
 8004f48:	4293      	cmp	r3, r2
 8004f4a:	d003      	beq.n	8004f54 <TIM_OC6_SetConfig+0x68>
 8004f4c:	687b      	ldr	r3, [r7, #4]
 8004f4e:	4a14      	ldr	r2, [pc, #80]	@ (8004fa0 <TIM_OC6_SetConfig+0xb4>)
 8004f50:	4293      	cmp	r3, r2
 8004f52:	d109      	bne.n	8004f68 <TIM_OC6_SetConfig+0x7c>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8004f54:	697b      	ldr	r3, [r7, #20]
 8004f56:	4a13      	ldr	r2, [pc, #76]	@ (8004fa4 <TIM_OC6_SetConfig+0xb8>)
 8004f58:	4013      	ands	r3, r2
 8004f5a:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8004f5c:	683b      	ldr	r3, [r7, #0]
 8004f5e:	695b      	ldr	r3, [r3, #20]
 8004f60:	029b      	lsls	r3, r3, #10
 8004f62:	697a      	ldr	r2, [r7, #20]
 8004f64:	4313      	orrs	r3, r2
 8004f66:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004f68:	687b      	ldr	r3, [r7, #4]
 8004f6a:	697a      	ldr	r2, [r7, #20]
 8004f6c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8004f6e:	687b      	ldr	r3, [r7, #4]
 8004f70:	68fa      	ldr	r2, [r7, #12]
 8004f72:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8004f74:	683b      	ldr	r3, [r7, #0]
 8004f76:	685a      	ldr	r2, [r3, #4]
 8004f78:	687b      	ldr	r3, [r7, #4]
 8004f7a:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004f7c:	687b      	ldr	r3, [r7, #4]
 8004f7e:	693a      	ldr	r2, [r7, #16]
 8004f80:	621a      	str	r2, [r3, #32]
}
 8004f82:	46c0      	nop			@ (mov r8, r8)
 8004f84:	46bd      	mov	sp, r7
 8004f86:	b006      	add	sp, #24
 8004f88:	bd80      	pop	{r7, pc}
 8004f8a:	46c0      	nop			@ (mov r8, r8)
 8004f8c:	ffefffff 	.word	0xffefffff
 8004f90:	feff8fff 	.word	0xfeff8fff
 8004f94:	ffdfffff 	.word	0xffdfffff
 8004f98:	40012c00 	.word	0x40012c00
 8004f9c:	40014400 	.word	0x40014400
 8004fa0:	40014800 	.word	0x40014800
 8004fa4:	fffbffff 	.word	0xfffbffff

08004fa8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004fa8:	b580      	push	{r7, lr}
 8004faa:	b086      	sub	sp, #24
 8004fac:	af00      	add	r7, sp, #0
 8004fae:	60f8      	str	r0, [r7, #12]
 8004fb0:	60b9      	str	r1, [r7, #8]
 8004fb2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004fb4:	68fb      	ldr	r3, [r7, #12]
 8004fb6:	6a1b      	ldr	r3, [r3, #32]
 8004fb8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004fba:	68fb      	ldr	r3, [r7, #12]
 8004fbc:	6a1b      	ldr	r3, [r3, #32]
 8004fbe:	2201      	movs	r2, #1
 8004fc0:	4393      	bics	r3, r2
 8004fc2:	001a      	movs	r2, r3
 8004fc4:	68fb      	ldr	r3, [r7, #12]
 8004fc6:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004fc8:	68fb      	ldr	r3, [r7, #12]
 8004fca:	699b      	ldr	r3, [r3, #24]
 8004fcc:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004fce:	693b      	ldr	r3, [r7, #16]
 8004fd0:	22f0      	movs	r2, #240	@ 0xf0
 8004fd2:	4393      	bics	r3, r2
 8004fd4:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004fd6:	687b      	ldr	r3, [r7, #4]
 8004fd8:	011b      	lsls	r3, r3, #4
 8004fda:	693a      	ldr	r2, [r7, #16]
 8004fdc:	4313      	orrs	r3, r2
 8004fde:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004fe0:	697b      	ldr	r3, [r7, #20]
 8004fe2:	220a      	movs	r2, #10
 8004fe4:	4393      	bics	r3, r2
 8004fe6:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004fe8:	697a      	ldr	r2, [r7, #20]
 8004fea:	68bb      	ldr	r3, [r7, #8]
 8004fec:	4313      	orrs	r3, r2
 8004fee:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004ff0:	68fb      	ldr	r3, [r7, #12]
 8004ff2:	693a      	ldr	r2, [r7, #16]
 8004ff4:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004ff6:	68fb      	ldr	r3, [r7, #12]
 8004ff8:	697a      	ldr	r2, [r7, #20]
 8004ffa:	621a      	str	r2, [r3, #32]
}
 8004ffc:	46c0      	nop			@ (mov r8, r8)
 8004ffe:	46bd      	mov	sp, r7
 8005000:	b006      	add	sp, #24
 8005002:	bd80      	pop	{r7, pc}

08005004 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005004:	b580      	push	{r7, lr}
 8005006:	b086      	sub	sp, #24
 8005008:	af00      	add	r7, sp, #0
 800500a:	60f8      	str	r0, [r7, #12]
 800500c:	60b9      	str	r1, [r7, #8]
 800500e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8005010:	68fb      	ldr	r3, [r7, #12]
 8005012:	6a1b      	ldr	r3, [r3, #32]
 8005014:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005016:	68fb      	ldr	r3, [r7, #12]
 8005018:	6a1b      	ldr	r3, [r3, #32]
 800501a:	2210      	movs	r2, #16
 800501c:	4393      	bics	r3, r2
 800501e:	001a      	movs	r2, r3
 8005020:	68fb      	ldr	r3, [r7, #12]
 8005022:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005024:	68fb      	ldr	r3, [r7, #12]
 8005026:	699b      	ldr	r3, [r3, #24]
 8005028:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800502a:	693b      	ldr	r3, [r7, #16]
 800502c:	4a0d      	ldr	r2, [pc, #52]	@ (8005064 <TIM_TI2_ConfigInputStage+0x60>)
 800502e:	4013      	ands	r3, r2
 8005030:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8005032:	687b      	ldr	r3, [r7, #4]
 8005034:	031b      	lsls	r3, r3, #12
 8005036:	693a      	ldr	r2, [r7, #16]
 8005038:	4313      	orrs	r3, r2
 800503a:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800503c:	697b      	ldr	r3, [r7, #20]
 800503e:	22a0      	movs	r2, #160	@ 0xa0
 8005040:	4393      	bics	r3, r2
 8005042:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8005044:	68bb      	ldr	r3, [r7, #8]
 8005046:	011b      	lsls	r3, r3, #4
 8005048:	697a      	ldr	r2, [r7, #20]
 800504a:	4313      	orrs	r3, r2
 800504c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800504e:	68fb      	ldr	r3, [r7, #12]
 8005050:	693a      	ldr	r2, [r7, #16]
 8005052:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005054:	68fb      	ldr	r3, [r7, #12]
 8005056:	697a      	ldr	r2, [r7, #20]
 8005058:	621a      	str	r2, [r3, #32]
}
 800505a:	46c0      	nop			@ (mov r8, r8)
 800505c:	46bd      	mov	sp, r7
 800505e:	b006      	add	sp, #24
 8005060:	bd80      	pop	{r7, pc}
 8005062:	46c0      	nop			@ (mov r8, r8)
 8005064:	ffff0fff 	.word	0xffff0fff

08005068 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8005068:	b580      	push	{r7, lr}
 800506a:	b084      	sub	sp, #16
 800506c:	af00      	add	r7, sp, #0
 800506e:	6078      	str	r0, [r7, #4]
 8005070:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005072:	687b      	ldr	r3, [r7, #4]
 8005074:	689b      	ldr	r3, [r3, #8]
 8005076:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8005078:	68fb      	ldr	r3, [r7, #12]
 800507a:	4a08      	ldr	r2, [pc, #32]	@ (800509c <TIM_ITRx_SetConfig+0x34>)
 800507c:	4013      	ands	r3, r2
 800507e:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005080:	683a      	ldr	r2, [r7, #0]
 8005082:	68fb      	ldr	r3, [r7, #12]
 8005084:	4313      	orrs	r3, r2
 8005086:	2207      	movs	r2, #7
 8005088:	4313      	orrs	r3, r2
 800508a:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800508c:	687b      	ldr	r3, [r7, #4]
 800508e:	68fa      	ldr	r2, [r7, #12]
 8005090:	609a      	str	r2, [r3, #8]
}
 8005092:	46c0      	nop			@ (mov r8, r8)
 8005094:	46bd      	mov	sp, r7
 8005096:	b004      	add	sp, #16
 8005098:	bd80      	pop	{r7, pc}
 800509a:	46c0      	nop			@ (mov r8, r8)
 800509c:	ffcfff8f 	.word	0xffcfff8f

080050a0 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80050a0:	b580      	push	{r7, lr}
 80050a2:	b086      	sub	sp, #24
 80050a4:	af00      	add	r7, sp, #0
 80050a6:	60f8      	str	r0, [r7, #12]
 80050a8:	60b9      	str	r1, [r7, #8]
 80050aa:	607a      	str	r2, [r7, #4]
 80050ac:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80050ae:	68fb      	ldr	r3, [r7, #12]
 80050b0:	689b      	ldr	r3, [r3, #8]
 80050b2:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80050b4:	697b      	ldr	r3, [r7, #20]
 80050b6:	4a09      	ldr	r2, [pc, #36]	@ (80050dc <TIM_ETR_SetConfig+0x3c>)
 80050b8:	4013      	ands	r3, r2
 80050ba:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80050bc:	683b      	ldr	r3, [r7, #0]
 80050be:	021a      	lsls	r2, r3, #8
 80050c0:	687b      	ldr	r3, [r7, #4]
 80050c2:	431a      	orrs	r2, r3
 80050c4:	68bb      	ldr	r3, [r7, #8]
 80050c6:	4313      	orrs	r3, r2
 80050c8:	697a      	ldr	r2, [r7, #20]
 80050ca:	4313      	orrs	r3, r2
 80050cc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80050ce:	68fb      	ldr	r3, [r7, #12]
 80050d0:	697a      	ldr	r2, [r7, #20]
 80050d2:	609a      	str	r2, [r3, #8]
}
 80050d4:	46c0      	nop			@ (mov r8, r8)
 80050d6:	46bd      	mov	sp, r7
 80050d8:	b006      	add	sp, #24
 80050da:	bd80      	pop	{r7, pc}
 80050dc:	ffff00ff 	.word	0xffff00ff

080050e0 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80050e0:	b580      	push	{r7, lr}
 80050e2:	b086      	sub	sp, #24
 80050e4:	af00      	add	r7, sp, #0
 80050e6:	60f8      	str	r0, [r7, #12]
 80050e8:	60b9      	str	r1, [r7, #8]
 80050ea:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80050ec:	68bb      	ldr	r3, [r7, #8]
 80050ee:	221f      	movs	r2, #31
 80050f0:	4013      	ands	r3, r2
 80050f2:	2201      	movs	r2, #1
 80050f4:	409a      	lsls	r2, r3
 80050f6:	0013      	movs	r3, r2
 80050f8:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80050fa:	68fb      	ldr	r3, [r7, #12]
 80050fc:	6a1b      	ldr	r3, [r3, #32]
 80050fe:	697a      	ldr	r2, [r7, #20]
 8005100:	43d2      	mvns	r2, r2
 8005102:	401a      	ands	r2, r3
 8005104:	68fb      	ldr	r3, [r7, #12]
 8005106:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8005108:	68fb      	ldr	r3, [r7, #12]
 800510a:	6a1a      	ldr	r2, [r3, #32]
 800510c:	68bb      	ldr	r3, [r7, #8]
 800510e:	211f      	movs	r1, #31
 8005110:	400b      	ands	r3, r1
 8005112:	6879      	ldr	r1, [r7, #4]
 8005114:	4099      	lsls	r1, r3
 8005116:	000b      	movs	r3, r1
 8005118:	431a      	orrs	r2, r3
 800511a:	68fb      	ldr	r3, [r7, #12]
 800511c:	621a      	str	r2, [r3, #32]
}
 800511e:	46c0      	nop			@ (mov r8, r8)
 8005120:	46bd      	mov	sp, r7
 8005122:	b006      	add	sp, #24
 8005124:	bd80      	pop	{r7, pc}
	...

08005128 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005128:	b580      	push	{r7, lr}
 800512a:	b084      	sub	sp, #16
 800512c:	af00      	add	r7, sp, #0
 800512e:	6078      	str	r0, [r7, #4]
 8005130:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005132:	687b      	ldr	r3, [r7, #4]
 8005134:	223c      	movs	r2, #60	@ 0x3c
 8005136:	5c9b      	ldrb	r3, [r3, r2]
 8005138:	2b01      	cmp	r3, #1
 800513a:	d101      	bne.n	8005140 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800513c:	2302      	movs	r3, #2
 800513e:	e04a      	b.n	80051d6 <HAL_TIMEx_MasterConfigSynchronization+0xae>
 8005140:	687b      	ldr	r3, [r7, #4]
 8005142:	223c      	movs	r2, #60	@ 0x3c
 8005144:	2101      	movs	r1, #1
 8005146:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005148:	687b      	ldr	r3, [r7, #4]
 800514a:	223d      	movs	r2, #61	@ 0x3d
 800514c:	2102      	movs	r1, #2
 800514e:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005150:	687b      	ldr	r3, [r7, #4]
 8005152:	681b      	ldr	r3, [r3, #0]
 8005154:	685b      	ldr	r3, [r3, #4]
 8005156:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005158:	687b      	ldr	r3, [r7, #4]
 800515a:	681b      	ldr	r3, [r3, #0]
 800515c:	689b      	ldr	r3, [r3, #8]
 800515e:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8005160:	687b      	ldr	r3, [r7, #4]
 8005162:	681b      	ldr	r3, [r3, #0]
 8005164:	4a1e      	ldr	r2, [pc, #120]	@ (80051e0 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8005166:	4293      	cmp	r3, r2
 8005168:	d108      	bne.n	800517c <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800516a:	68fb      	ldr	r3, [r7, #12]
 800516c:	4a1d      	ldr	r2, [pc, #116]	@ (80051e4 <HAL_TIMEx_MasterConfigSynchronization+0xbc>)
 800516e:	4013      	ands	r3, r2
 8005170:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8005172:	683b      	ldr	r3, [r7, #0]
 8005174:	685b      	ldr	r3, [r3, #4]
 8005176:	68fa      	ldr	r2, [r7, #12]
 8005178:	4313      	orrs	r3, r2
 800517a:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800517c:	68fb      	ldr	r3, [r7, #12]
 800517e:	2270      	movs	r2, #112	@ 0x70
 8005180:	4393      	bics	r3, r2
 8005182:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005184:	683b      	ldr	r3, [r7, #0]
 8005186:	681b      	ldr	r3, [r3, #0]
 8005188:	68fa      	ldr	r2, [r7, #12]
 800518a:	4313      	orrs	r3, r2
 800518c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800518e:	687b      	ldr	r3, [r7, #4]
 8005190:	681b      	ldr	r3, [r3, #0]
 8005192:	68fa      	ldr	r2, [r7, #12]
 8005194:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005196:	687b      	ldr	r3, [r7, #4]
 8005198:	681b      	ldr	r3, [r3, #0]
 800519a:	4a11      	ldr	r2, [pc, #68]	@ (80051e0 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 800519c:	4293      	cmp	r3, r2
 800519e:	d004      	beq.n	80051aa <HAL_TIMEx_MasterConfigSynchronization+0x82>
 80051a0:	687b      	ldr	r3, [r7, #4]
 80051a2:	681b      	ldr	r3, [r3, #0]
 80051a4:	4a10      	ldr	r2, [pc, #64]	@ (80051e8 <HAL_TIMEx_MasterConfigSynchronization+0xc0>)
 80051a6:	4293      	cmp	r3, r2
 80051a8:	d10c      	bne.n	80051c4 <HAL_TIMEx_MasterConfigSynchronization+0x9c>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80051aa:	68bb      	ldr	r3, [r7, #8]
 80051ac:	2280      	movs	r2, #128	@ 0x80
 80051ae:	4393      	bics	r3, r2
 80051b0:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80051b2:	683b      	ldr	r3, [r7, #0]
 80051b4:	689b      	ldr	r3, [r3, #8]
 80051b6:	68ba      	ldr	r2, [r7, #8]
 80051b8:	4313      	orrs	r3, r2
 80051ba:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80051bc:	687b      	ldr	r3, [r7, #4]
 80051be:	681b      	ldr	r3, [r3, #0]
 80051c0:	68ba      	ldr	r2, [r7, #8]
 80051c2:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80051c4:	687b      	ldr	r3, [r7, #4]
 80051c6:	223d      	movs	r2, #61	@ 0x3d
 80051c8:	2101      	movs	r1, #1
 80051ca:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 80051cc:	687b      	ldr	r3, [r7, #4]
 80051ce:	223c      	movs	r2, #60	@ 0x3c
 80051d0:	2100      	movs	r1, #0
 80051d2:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80051d4:	2300      	movs	r3, #0
}
 80051d6:	0018      	movs	r0, r3
 80051d8:	46bd      	mov	sp, r7
 80051da:	b004      	add	sp, #16
 80051dc:	bd80      	pop	{r7, pc}
 80051de:	46c0      	nop			@ (mov r8, r8)
 80051e0:	40012c00 	.word	0x40012c00
 80051e4:	ff0fffff 	.word	0xff0fffff
 80051e8:	40000400 	.word	0x40000400

080051ec <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 80051ec:	b580      	push	{r7, lr}
 80051ee:	b084      	sub	sp, #16
 80051f0:	af00      	add	r7, sp, #0
 80051f2:	6078      	str	r0, [r7, #4]
 80051f4:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 80051f6:	2300      	movs	r3, #0
 80051f8:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));
  assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80051fa:	687b      	ldr	r3, [r7, #4]
 80051fc:	223c      	movs	r2, #60	@ 0x3c
 80051fe:	5c9b      	ldrb	r3, [r3, r2]
 8005200:	2b01      	cmp	r3, #1
 8005202:	d101      	bne.n	8005208 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8005204:	2302      	movs	r3, #2
 8005206:	e06f      	b.n	80052e8 <HAL_TIMEx_ConfigBreakDeadTime+0xfc>
 8005208:	687b      	ldr	r3, [r7, #4]
 800520a:	223c      	movs	r2, #60	@ 0x3c
 800520c:	2101      	movs	r1, #1
 800520e:	5499      	strb	r1, [r3, r2]

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8005210:	68fb      	ldr	r3, [r7, #12]
 8005212:	22ff      	movs	r2, #255	@ 0xff
 8005214:	4393      	bics	r3, r2
 8005216:	001a      	movs	r2, r3
 8005218:	683b      	ldr	r3, [r7, #0]
 800521a:	68db      	ldr	r3, [r3, #12]
 800521c:	4313      	orrs	r3, r2
 800521e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8005220:	68fb      	ldr	r3, [r7, #12]
 8005222:	4a33      	ldr	r2, [pc, #204]	@ (80052f0 <HAL_TIMEx_ConfigBreakDeadTime+0x104>)
 8005224:	401a      	ands	r2, r3
 8005226:	683b      	ldr	r3, [r7, #0]
 8005228:	689b      	ldr	r3, [r3, #8]
 800522a:	4313      	orrs	r3, r2
 800522c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800522e:	68fb      	ldr	r3, [r7, #12]
 8005230:	4a30      	ldr	r2, [pc, #192]	@ (80052f4 <HAL_TIMEx_ConfigBreakDeadTime+0x108>)
 8005232:	401a      	ands	r2, r3
 8005234:	683b      	ldr	r3, [r7, #0]
 8005236:	685b      	ldr	r3, [r3, #4]
 8005238:	4313      	orrs	r3, r2
 800523a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800523c:	68fb      	ldr	r3, [r7, #12]
 800523e:	4a2e      	ldr	r2, [pc, #184]	@ (80052f8 <HAL_TIMEx_ConfigBreakDeadTime+0x10c>)
 8005240:	401a      	ands	r2, r3
 8005242:	683b      	ldr	r3, [r7, #0]
 8005244:	681b      	ldr	r3, [r3, #0]
 8005246:	4313      	orrs	r3, r2
 8005248:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800524a:	68fb      	ldr	r3, [r7, #12]
 800524c:	4a2b      	ldr	r2, [pc, #172]	@ (80052fc <HAL_TIMEx_ConfigBreakDeadTime+0x110>)
 800524e:	401a      	ands	r2, r3
 8005250:	683b      	ldr	r3, [r7, #0]
 8005252:	691b      	ldr	r3, [r3, #16]
 8005254:	4313      	orrs	r3, r2
 8005256:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8005258:	68fb      	ldr	r3, [r7, #12]
 800525a:	4a29      	ldr	r2, [pc, #164]	@ (8005300 <HAL_TIMEx_ConfigBreakDeadTime+0x114>)
 800525c:	401a      	ands	r2, r3
 800525e:	683b      	ldr	r3, [r7, #0]
 8005260:	695b      	ldr	r3, [r3, #20]
 8005262:	4313      	orrs	r3, r2
 8005264:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8005266:	68fb      	ldr	r3, [r7, #12]
 8005268:	4a26      	ldr	r2, [pc, #152]	@ (8005304 <HAL_TIMEx_ConfigBreakDeadTime+0x118>)
 800526a:	401a      	ands	r2, r3
 800526c:	683b      	ldr	r3, [r7, #0]
 800526e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005270:	4313      	orrs	r3, r2
 8005272:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 8005274:	68fb      	ldr	r3, [r7, #12]
 8005276:	4a24      	ldr	r2, [pc, #144]	@ (8005308 <HAL_TIMEx_ConfigBreakDeadTime+0x11c>)
 8005278:	401a      	ands	r2, r3
 800527a:	683b      	ldr	r3, [r7, #0]
 800527c:	699b      	ldr	r3, [r3, #24]
 800527e:	041b      	lsls	r3, r3, #16
 8005280:	4313      	orrs	r3, r2
 8005282:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 8005284:	68fb      	ldr	r3, [r7, #12]
 8005286:	4a21      	ldr	r2, [pc, #132]	@ (800530c <HAL_TIMEx_ConfigBreakDeadTime+0x120>)
 8005288:	401a      	ands	r2, r3
 800528a:	683b      	ldr	r3, [r7, #0]
 800528c:	69db      	ldr	r3, [r3, #28]
 800528e:	4313      	orrs	r3, r2
 8005290:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 8005292:	687b      	ldr	r3, [r7, #4]
 8005294:	681b      	ldr	r3, [r3, #0]
 8005296:	4a1e      	ldr	r2, [pc, #120]	@ (8005310 <HAL_TIMEx_ConfigBreakDeadTime+0x124>)
 8005298:	4293      	cmp	r3, r2
 800529a:	d11c      	bne.n	80052d6 <HAL_TIMEx_ConfigBreakDeadTime+0xea>
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));
    assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 800529c:	68fb      	ldr	r3, [r7, #12]
 800529e:	4a1d      	ldr	r2, [pc, #116]	@ (8005314 <HAL_TIMEx_ConfigBreakDeadTime+0x128>)
 80052a0:	401a      	ands	r2, r3
 80052a2:	683b      	ldr	r3, [r7, #0]
 80052a4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80052a6:	051b      	lsls	r3, r3, #20
 80052a8:	4313      	orrs	r3, r2
 80052aa:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 80052ac:	68fb      	ldr	r3, [r7, #12]
 80052ae:	4a1a      	ldr	r2, [pc, #104]	@ (8005318 <HAL_TIMEx_ConfigBreakDeadTime+0x12c>)
 80052b0:	401a      	ands	r2, r3
 80052b2:	683b      	ldr	r3, [r7, #0]
 80052b4:	6a1b      	ldr	r3, [r3, #32]
 80052b6:	4313      	orrs	r3, r2
 80052b8:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 80052ba:	68fb      	ldr	r3, [r7, #12]
 80052bc:	4a17      	ldr	r2, [pc, #92]	@ (800531c <HAL_TIMEx_ConfigBreakDeadTime+0x130>)
 80052be:	401a      	ands	r2, r3
 80052c0:	683b      	ldr	r3, [r7, #0]
 80052c2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80052c4:	4313      	orrs	r3, r2
 80052c6:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 80052c8:	68fb      	ldr	r3, [r7, #12]
 80052ca:	4a15      	ldr	r2, [pc, #84]	@ (8005320 <HAL_TIMEx_ConfigBreakDeadTime+0x134>)
 80052cc:	401a      	ands	r2, r3
 80052ce:	683b      	ldr	r3, [r7, #0]
 80052d0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80052d2:	4313      	orrs	r3, r2
 80052d4:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 80052d6:	687b      	ldr	r3, [r7, #4]
 80052d8:	681b      	ldr	r3, [r3, #0]
 80052da:	68fa      	ldr	r2, [r7, #12]
 80052dc:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 80052de:	687b      	ldr	r3, [r7, #4]
 80052e0:	223c      	movs	r2, #60	@ 0x3c
 80052e2:	2100      	movs	r1, #0
 80052e4:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80052e6:	2300      	movs	r3, #0
}
 80052e8:	0018      	movs	r0, r3
 80052ea:	46bd      	mov	sp, r7
 80052ec:	b004      	add	sp, #16
 80052ee:	bd80      	pop	{r7, pc}
 80052f0:	fffffcff 	.word	0xfffffcff
 80052f4:	fffffbff 	.word	0xfffffbff
 80052f8:	fffff7ff 	.word	0xfffff7ff
 80052fc:	ffffefff 	.word	0xffffefff
 8005300:	ffffdfff 	.word	0xffffdfff
 8005304:	ffffbfff 	.word	0xffffbfff
 8005308:	fff0ffff 	.word	0xfff0ffff
 800530c:	efffffff 	.word	0xefffffff
 8005310:	40012c00 	.word	0x40012c00
 8005314:	ff0fffff 	.word	0xff0fffff
 8005318:	feffffff 	.word	0xfeffffff
 800531c:	fdffffff 	.word	0xfdffffff
 8005320:	dfffffff 	.word	0xdfffffff

08005324 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005324:	b580      	push	{r7, lr}
 8005326:	b082      	sub	sp, #8
 8005328:	af00      	add	r7, sp, #0
 800532a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800532c:	46c0      	nop			@ (mov r8, r8)
 800532e:	46bd      	mov	sp, r7
 8005330:	b002      	add	sp, #8
 8005332:	bd80      	pop	{r7, pc}

08005334 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005334:	b580      	push	{r7, lr}
 8005336:	b082      	sub	sp, #8
 8005338:	af00      	add	r7, sp, #0
 800533a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800533c:	46c0      	nop			@ (mov r8, r8)
 800533e:	46bd      	mov	sp, r7
 8005340:	b002      	add	sp, #8
 8005342:	bd80      	pop	{r7, pc}

08005344 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8005344:	b580      	push	{r7, lr}
 8005346:	b082      	sub	sp, #8
 8005348:	af00      	add	r7, sp, #0
 800534a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800534c:	46c0      	nop			@ (mov r8, r8)
 800534e:	46bd      	mov	sp, r7
 8005350:	b002      	add	sp, #8
 8005352:	bd80      	pop	{r7, pc}

08005354 <memset>:
 8005354:	0003      	movs	r3, r0
 8005356:	1882      	adds	r2, r0, r2
 8005358:	4293      	cmp	r3, r2
 800535a:	d100      	bne.n	800535e <memset+0xa>
 800535c:	4770      	bx	lr
 800535e:	7019      	strb	r1, [r3, #0]
 8005360:	3301      	adds	r3, #1
 8005362:	e7f9      	b.n	8005358 <memset+0x4>

08005364 <__libc_init_array>:
 8005364:	b570      	push	{r4, r5, r6, lr}
 8005366:	2600      	movs	r6, #0
 8005368:	4c0c      	ldr	r4, [pc, #48]	@ (800539c <__libc_init_array+0x38>)
 800536a:	4d0d      	ldr	r5, [pc, #52]	@ (80053a0 <__libc_init_array+0x3c>)
 800536c:	1b64      	subs	r4, r4, r5
 800536e:	10a4      	asrs	r4, r4, #2
 8005370:	42a6      	cmp	r6, r4
 8005372:	d109      	bne.n	8005388 <__libc_init_array+0x24>
 8005374:	2600      	movs	r6, #0
 8005376:	f000 f819 	bl	80053ac <_init>
 800537a:	4c0a      	ldr	r4, [pc, #40]	@ (80053a4 <__libc_init_array+0x40>)
 800537c:	4d0a      	ldr	r5, [pc, #40]	@ (80053a8 <__libc_init_array+0x44>)
 800537e:	1b64      	subs	r4, r4, r5
 8005380:	10a4      	asrs	r4, r4, #2
 8005382:	42a6      	cmp	r6, r4
 8005384:	d105      	bne.n	8005392 <__libc_init_array+0x2e>
 8005386:	bd70      	pop	{r4, r5, r6, pc}
 8005388:	00b3      	lsls	r3, r6, #2
 800538a:	58eb      	ldr	r3, [r5, r3]
 800538c:	4798      	blx	r3
 800538e:	3601      	adds	r6, #1
 8005390:	e7ee      	b.n	8005370 <__libc_init_array+0xc>
 8005392:	00b3      	lsls	r3, r6, #2
 8005394:	58eb      	ldr	r3, [r5, r3]
 8005396:	4798      	blx	r3
 8005398:	3601      	adds	r6, #1
 800539a:	e7f2      	b.n	8005382 <__libc_init_array+0x1e>
 800539c:	080054ac 	.word	0x080054ac
 80053a0:	080054ac 	.word	0x080054ac
 80053a4:	080054b0 	.word	0x080054b0
 80053a8:	080054ac 	.word	0x080054ac

080053ac <_init>:
 80053ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80053ae:	46c0      	nop			@ (mov r8, r8)
 80053b0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80053b2:	bc08      	pop	{r3}
 80053b4:	469e      	mov	lr, r3
 80053b6:	4770      	bx	lr

080053b8 <_fini>:
 80053b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80053ba:	46c0      	nop			@ (mov r8, r8)
 80053bc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80053be:	bc08      	pop	{r3}
 80053c0:	469e      	mov	lr, r3
 80053c2:	4770      	bx	lr
