{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1397583936692 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.1 Build 166 11/26/2013 SJ Full Version " "Version 13.1.1 Build 166 11/26/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1397583936695 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 15 13:45:36 2014 " "Processing started: Tue Apr 15 13:45:36 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1397583936695 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1397583936695 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab3 -c SoCKit_Top " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab3 -c SoCKit_Top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1397583936696 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1397583937683 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "20 SoCKit_top.v(585) " "Verilog HDL Expression warning at SoCKit_top.v(585): truncated literal to match 20 bits" {  } { { "SoCKit_top.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/SoCKit_top.v" 585 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1397583938007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SoCKit_top.v 1 1 " "Found 1 design units, including 1 entities, in source file SoCKit_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 SoCKit_Top " "Found entity 1: SoCKit_Top" {  } { { "SoCKit_top.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/SoCKit_top.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1397583938014 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1397583938014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3/synthesis/lab3.v 1 1 " "Found 1 design units, including 1 entities, in source file lab3/synthesis/lab3.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab3 " "Found entity 1: lab3" {  } { { "lab3/synthesis/lab3.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/lab3/synthesis/lab3.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1397583938022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1397583938022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file lab3/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "lab3/synthesis/submodules/altera_reset_controller.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/lab3/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1397583938029 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1397583938029 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file lab3/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "lab3/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/lab3/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1397583938035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1397583938035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3/synthesis/submodules/lab3_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab3/synthesis/submodules/lab3_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab3_irq_mapper " "Found entity 1: lab3_irq_mapper" {  } { { "lab3/synthesis/submodules/lab3_irq_mapper.sv" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/lab3/synthesis/submodules/lab3_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1397583938041 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1397583938041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3/synthesis/submodules/lab3_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file lab3/synthesis/submodules/lab3_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab3_mm_interconnect_0 " "Found entity 1: lab3_mm_interconnect_0" {  } { { "lab3/synthesis/submodules/lab3_mm_interconnect_0.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/lab3/synthesis/submodules/lab3_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1397583938053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1397583938053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab3/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "lab3/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/lab3/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1397583938064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1397583938064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab3/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "lab3/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/lab3/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1397583938070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1397583938070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab3/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "lab3/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/lab3/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1397583938077 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1397583938077 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file lab3/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "lab3/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/lab3/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1397583938084 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "lab3/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/lab3/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1397583938084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1397583938084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3/synthesis/submodules/lab3_mm_interconnect_0_rsp_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab3/synthesis/submodules/lab3_mm_interconnect_0_rsp_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab3_mm_interconnect_0_rsp_xbar_mux " "Found entity 1: lab3_mm_interconnect_0_rsp_xbar_mux" {  } { { "lab3/synthesis/submodules/lab3_mm_interconnect_0_rsp_xbar_mux.sv" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/lab3/synthesis/submodules/lab3_mm_interconnect_0_rsp_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1397583938089 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1397583938089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3/synthesis/submodules/lab3_mm_interconnect_0_rsp_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab3/synthesis/submodules/lab3_mm_interconnect_0_rsp_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab3_mm_interconnect_0_rsp_xbar_demux " "Found entity 1: lab3_mm_interconnect_0_rsp_xbar_demux" {  } { { "lab3/synthesis/submodules/lab3_mm_interconnect_0_rsp_xbar_demux.sv" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/lab3/synthesis/submodules/lab3_mm_interconnect_0_rsp_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1397583938094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1397583938094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3/synthesis/submodules/lab3_mm_interconnect_0_cmd_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab3/synthesis/submodules/lab3_mm_interconnect_0_cmd_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab3_mm_interconnect_0_cmd_xbar_mux " "Found entity 1: lab3_mm_interconnect_0_cmd_xbar_mux" {  } { { "lab3/synthesis/submodules/lab3_mm_interconnect_0_cmd_xbar_mux.sv" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/lab3/synthesis/submodules/lab3_mm_interconnect_0_cmd_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1397583938102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1397583938102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3/synthesis/submodules/lab3_mm_interconnect_0_cmd_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab3/synthesis/submodules/lab3_mm_interconnect_0_cmd_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab3_mm_interconnect_0_cmd_xbar_demux " "Found entity 1: lab3_mm_interconnect_0_cmd_xbar_demux" {  } { { "lab3/synthesis/submodules/lab3_mm_interconnect_0_cmd_xbar_demux.sv" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/lab3/synthesis/submodules/lab3_mm_interconnect_0_cmd_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1397583938109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1397583938109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3/synthesis/submodules/altera_merlin_burst_adapter.sv 7 7 " "Found 7 design units, including 7 entities, in source file lab3/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "lab3/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/lab3/synthesis/submodules/altera_merlin_burst_adapter.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1397583938120 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "lab3/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/lab3/synthesis/submodules/altera_merlin_burst_adapter.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1397583938120 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "lab3/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/lab3/synthesis/submodules/altera_merlin_burst_adapter.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1397583938120 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "lab3/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/lab3/synthesis/submodules/altera_merlin_burst_adapter.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1397583938120 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter " "Found entity 5: altera_merlin_burst_adapter" {  } { { "lab3/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/lab3/synthesis/submodules/altera_merlin_burst_adapter.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1397583938120 ""} { "Info" "ISGN_ENTITY_NAME" "6 altera_merlin_burst_adapter_uncompressed_only " "Found entity 6: altera_merlin_burst_adapter_uncompressed_only" {  } { { "lab3/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/lab3/synthesis/submodules/altera_merlin_burst_adapter.sv" 414 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1397583938120 ""} { "Info" "ISGN_ENTITY_NAME" "7 altera_merlin_burst_adapter_full " "Found entity 7: altera_merlin_burst_adapter_full" {  } { { "lab3/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/lab3/synthesis/submodules/altera_merlin_burst_adapter.sv" 468 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1397583938120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1397583938120 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel lab3_mm_interconnect_0_id_router.sv(48) " "Verilog HDL Declaration information at lab3_mm_interconnect_0_id_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "lab3/synthesis/submodules/lab3_mm_interconnect_0_id_router.sv" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/lab3/synthesis/submodules/lab3_mm_interconnect_0_id_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1397583938126 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel lab3_mm_interconnect_0_id_router.sv(49) " "Verilog HDL Declaration information at lab3_mm_interconnect_0_id_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "lab3/synthesis/submodules/lab3_mm_interconnect_0_id_router.sv" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/lab3/synthesis/submodules/lab3_mm_interconnect_0_id_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1397583938126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3/synthesis/submodules/lab3_mm_interconnect_0_id_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file lab3/synthesis/submodules/lab3_mm_interconnect_0_id_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab3_mm_interconnect_0_id_router_default_decode " "Found entity 1: lab3_mm_interconnect_0_id_router_default_decode" {  } { { "lab3/synthesis/submodules/lab3_mm_interconnect_0_id_router.sv" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/lab3/synthesis/submodules/lab3_mm_interconnect_0_id_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1397583938128 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab3_mm_interconnect_0_id_router " "Found entity 2: lab3_mm_interconnect_0_id_router" {  } { { "lab3/synthesis/submodules/lab3_mm_interconnect_0_id_router.sv" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/lab3/synthesis/submodules/lab3_mm_interconnect_0_id_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1397583938128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1397583938128 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel lab3_mm_interconnect_0_addr_router.sv(48) " "Verilog HDL Declaration information at lab3_mm_interconnect_0_addr_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "lab3/synthesis/submodules/lab3_mm_interconnect_0_addr_router.sv" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/lab3/synthesis/submodules/lab3_mm_interconnect_0_addr_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1397583938133 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel lab3_mm_interconnect_0_addr_router.sv(49) " "Verilog HDL Declaration information at lab3_mm_interconnect_0_addr_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "lab3/synthesis/submodules/lab3_mm_interconnect_0_addr_router.sv" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/lab3/synthesis/submodules/lab3_mm_interconnect_0_addr_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1397583938133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3/synthesis/submodules/lab3_mm_interconnect_0_addr_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file lab3/synthesis/submodules/lab3_mm_interconnect_0_addr_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab3_mm_interconnect_0_addr_router_default_decode " "Found entity 1: lab3_mm_interconnect_0_addr_router_default_decode" {  } { { "lab3/synthesis/submodules/lab3_mm_interconnect_0_addr_router.sv" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/lab3/synthesis/submodules/lab3_mm_interconnect_0_addr_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1397583938135 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab3_mm_interconnect_0_addr_router " "Found entity 2: lab3_mm_interconnect_0_addr_router" {  } { { "lab3/synthesis/submodules/lab3_mm_interconnect_0_addr_router.sv" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/lab3/synthesis/submodules/lab3_mm_interconnect_0_addr_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1397583938135 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1397583938135 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file lab3/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "lab3/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/lab3/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1397583938144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1397583938144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab3/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "lab3/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/lab3/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1397583938152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1397583938152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab3/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "lab3/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/lab3/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1397583938159 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1397583938159 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3/synthesis/submodules/altera_merlin_axi_master_ni.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab3/synthesis/submodules/altera_merlin_axi_master_ni.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_axi_master_ni " "Found entity 1: altera_merlin_axi_master_ni" {  } { { "lab3/synthesis/submodules/altera_merlin_axi_master_ni.sv" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/lab3/synthesis/submodules/altera_merlin_axi_master_ni.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1397583938168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1397583938168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab3/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "lab3/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/lab3/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1397583938176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1397583938176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab3/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "lab3/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/lab3/synthesis/submodules/altera_merlin_master_translator.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1397583938185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1397583938185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3/synthesis/submodules/VGA_LED.sv 2 2 " "Found 2 design units, including 2 entities, in source file lab3/synthesis/submodules/VGA_LED.sv" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_LED " "Found entity 1: VGA_LED" {  } { { "lab3/synthesis/submodules/VGA_LED.sv" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/lab3/synthesis/submodules/VGA_LED.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1397583938191 ""} { "Info" "ISGN_ENTITY_NAME" "2 hex7seg " "Found entity 2: hex7seg" {  } { { "lab3/synthesis/submodules/VGA_LED.sv" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/lab3/synthesis/submodules/VGA_LED.sv" 83 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1397583938191 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1397583938191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3/synthesis/submodules/VGA_LED_Emulator.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab3/synthesis/submodules/VGA_LED_Emulator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_LED_Emulator " "Found entity 1: VGA_LED_Emulator" {  } { { "lab3/synthesis/submodules/VGA_LED_Emulator.sv" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/lab3/synthesis/submodules/VGA_LED_Emulator.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1397583938198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1397583938198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3/synthesis/submodules/lab3_master_0.v 1 1 " "Found 1 design units, including 1 entities, in source file lab3/synthesis/submodules/lab3_master_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab3_master_0 " "Found entity 1: lab3_master_0" {  } { { "lab3/synthesis/submodules/lab3_master_0.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/lab3/synthesis/submodules/lab3_master_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1397583938207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1397583938207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3/synthesis/submodules/lab3_master_0_p2b_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file lab3/synthesis/submodules/lab3_master_0_p2b_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab3_master_0_p2b_adapter " "Found entity 1: lab3_master_0_p2b_adapter" {  } { { "lab3/synthesis/submodules/lab3_master_0_p2b_adapter.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/lab3/synthesis/submodules/lab3_master_0_p2b_adapter.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1397583938213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1397583938213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3/synthesis/submodules/lab3_master_0_b2p_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file lab3/synthesis/submodules/lab3_master_0_b2p_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab3_master_0_b2p_adapter " "Found entity 1: lab3_master_0_b2p_adapter" {  } { { "lab3/synthesis/submodules/lab3_master_0_b2p_adapter.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/lab3/synthesis/submodules/lab3_master_0_b2p_adapter.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1397583938225 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1397583938225 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3/synthesis/submodules/altera_avalon_packets_to_master.v 7 7 " "Found 7 design units, including 7 entities, in source file lab3/synthesis/submodules/altera_avalon_packets_to_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_packets_to_master " "Found entity 1: altera_avalon_packets_to_master" {  } { { "lab3/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/lab3/synthesis/submodules/altera_avalon_packets_to_master.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1397583938238 ""} { "Info" "ISGN_ENTITY_NAME" "2 packets_to_fifo " "Found entity 2: packets_to_fifo" {  } { { "lab3/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/lab3/synthesis/submodules/altera_avalon_packets_to_master.v" 129 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1397583938238 ""} { "Info" "ISGN_ENTITY_NAME" "3 fifo_buffer_single_clock_fifo " "Found entity 3: fifo_buffer_single_clock_fifo" {  } { { "lab3/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/lab3/synthesis/submodules/altera_avalon_packets_to_master.v" 499 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1397583938238 ""} { "Info" "ISGN_ENTITY_NAME" "4 fifo_buffer_scfifo_with_controls " "Found entity 4: fifo_buffer_scfifo_with_controls" {  } { { "lab3/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/lab3/synthesis/submodules/altera_avalon_packets_to_master.v" 560 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1397583938238 ""} { "Info" "ISGN_ENTITY_NAME" "5 fifo_buffer " "Found entity 5: fifo_buffer" {  } { { "lab3/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/lab3/synthesis/submodules/altera_avalon_packets_to_master.v" 614 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1397583938238 ""} { "Info" "ISGN_ENTITY_NAME" "6 fifo_to_packet " "Found entity 6: fifo_to_packet" {  } { { "lab3/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/lab3/synthesis/submodules/altera_avalon_packets_to_master.v" 684 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1397583938238 ""} { "Info" "ISGN_ENTITY_NAME" "7 packets_to_master " "Found entity 7: packets_to_master" {  } { { "lab3/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/lab3/synthesis/submodules/altera_avalon_packets_to_master.v" 838 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1397583938238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1397583938238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3/synthesis/submodules/altera_avalon_st_packets_to_bytes.v 1 1 " "Found 1 design units, including 1 entities, in source file lab3/synthesis/submodules/altera_avalon_st_packets_to_bytes.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_packets_to_bytes " "Found entity 1: altera_avalon_st_packets_to_bytes" {  } { { "lab3/synthesis/submodules/altera_avalon_st_packets_to_bytes.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/lab3/synthesis/submodules/altera_avalon_st_packets_to_bytes.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1397583938246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1397583938246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3/synthesis/submodules/altera_avalon_st_bytes_to_packets.v 1 1 " "Found 1 design units, including 1 entities, in source file lab3/synthesis/submodules/altera_avalon_st_bytes_to_packets.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_bytes_to_packets " "Found entity 1: altera_avalon_st_bytes_to_packets" {  } { { "lab3/synthesis/submodules/altera_avalon_st_bytes_to_packets.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/lab3/synthesis/submodules/altera_avalon_st_bytes_to_packets.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1397583938254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1397583938254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3/synthesis/submodules/lab3_master_0_timing_adt.v 1 1 " "Found 1 design units, including 1 entities, in source file lab3/synthesis/submodules/lab3_master_0_timing_adt.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab3_master_0_timing_adt " "Found entity 1: lab3_master_0_timing_adt" {  } { { "lab3/synthesis/submodules/lab3_master_0_timing_adt.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/lab3/synthesis/submodules/lab3_master_0_timing_adt.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1397583938261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1397583938261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3/synthesis/submodules/altera_avalon_st_jtag_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file lab3/synthesis/submodules/altera_avalon_st_jtag_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_jtag_interface " "Found entity 1: altera_avalon_st_jtag_interface" {  } { { "lab3/synthesis/submodules/altera_avalon_st_jtag_interface.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/lab3/synthesis/submodules/altera_avalon_st_jtag_interface.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1397583938267 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1397583938267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3/synthesis/submodules/altera_jtag_dc_streaming.v 3 3 " "Found 3 design units, including 3 entities, in source file lab3/synthesis/submodules/altera_jtag_dc_streaming.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_control_signal_crosser " "Found entity 1: altera_jtag_control_signal_crosser" {  } { { "lab3/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/lab3/synthesis/submodules/altera_jtag_dc_streaming.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1397583938274 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_jtag_src_crosser " "Found entity 2: altera_jtag_src_crosser" {  } { { "lab3/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/lab3/synthesis/submodules/altera_jtag_dc_streaming.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1397583938274 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_jtag_dc_streaming " "Found entity 3: altera_jtag_dc_streaming" {  } { { "lab3/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/lab3/synthesis/submodules/altera_jtag_dc_streaming.v" 122 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1397583938274 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1397583938274 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3/synthesis/submodules/altera_jtag_sld_node.v 1 1 " "Found 1 design units, including 1 entities, in source file lab3/synthesis/submodules/altera_jtag_sld_node.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_sld_node " "Found entity 1: altera_jtag_sld_node" {  } { { "lab3/synthesis/submodules/altera_jtag_sld_node.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/lab3/synthesis/submodules/altera_jtag_sld_node.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1397583938281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1397583938281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3/synthesis/submodules/altera_jtag_streaming.v 1 1 " "Found 1 design units, including 1 entities, in source file lab3/synthesis/submodules/altera_jtag_streaming.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_streaming " "Found entity 1: altera_jtag_streaming" {  } { { "lab3/synthesis/submodules/altera_jtag_streaming.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/lab3/synthesis/submodules/altera_jtag_streaming.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1397583938289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1397583938289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3/synthesis/submodules/altera_pli_streaming.v 1 1 " "Found 1 design units, including 1 entities, in source file lab3/synthesis/submodules/altera_pli_streaming.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_pli_streaming " "Found entity 1: altera_pli_streaming" {  } { { "lab3/synthesis/submodules/altera_pli_streaming.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/lab3/synthesis/submodules/altera_pli_streaming.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1397583938294 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1397583938294 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3/synthesis/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file lab3/synthesis/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "lab3/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/lab3/synthesis/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1397583938301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1397583938301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file lab3/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "lab3/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/lab3/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1397583938308 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1397583938308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3/synthesis/submodules/altera_avalon_st_idle_remover.v 1 1 " "Found 1 design units, including 1 entities, in source file lab3/synthesis/submodules/altera_avalon_st_idle_remover.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_idle_remover " "Found entity 1: altera_avalon_st_idle_remover" {  } { { "lab3/synthesis/submodules/altera_avalon_st_idle_remover.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/lab3/synthesis/submodules/altera_avalon_st_idle_remover.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1397583938315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1397583938315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3/synthesis/submodules/altera_avalon_st_idle_inserter.v 1 1 " "Found 1 design units, including 1 entities, in source file lab3/synthesis/submodules/altera_avalon_st_idle_inserter.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_idle_inserter " "Found entity 1: altera_avalon_st_idle_inserter" {  } { { "lab3/synthesis/submodules/altera_avalon_st_idle_inserter.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/lab3/synthesis/submodules/altera_avalon_st_idle_inserter.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1397583938321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1397583938321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3/synthesis/submodules/lab3_hps_0.v 1 1 " "Found 1 design units, including 1 entities, in source file lab3/synthesis/submodules/lab3_hps_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab3_hps_0 " "Found entity 1: lab3_hps_0" {  } { { "lab3/synthesis/submodules/lab3_hps_0.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/lab3/synthesis/submodules/lab3_hps_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1397583938331 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1397583938331 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3/synthesis/submodules/lab3_hps_0_hps_io.v 1 1 " "Found 1 design units, including 1 entities, in source file lab3/synthesis/submodules/lab3_hps_0_hps_io.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab3_hps_0_hps_io " "Found entity 1: lab3_hps_0_hps_io" {  } { { "lab3/synthesis/submodules/lab3_hps_0_hps_io.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/lab3/synthesis/submodules/lab3_hps_0_hps_io.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1397583938338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1397583938338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3/synthesis/submodules/hps_sdram.v 1 1 " "Found 1 design units, including 1 entities, in source file lab3/synthesis/submodules/hps_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram " "Found entity 1: hps_sdram" {  } { { "lab3/synthesis/submodules/hps_sdram.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/lab3/synthesis/submodules/hps_sdram.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1397583938351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1397583938351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3/synthesis/submodules/hps_sdram_p0_phy_csr.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab3/synthesis/submodules/hps_sdram_p0_phy_csr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_phy_csr " "Found entity 1: hps_sdram_p0_phy_csr" {  } { { "lab3/synthesis/submodules/hps_sdram_p0_phy_csr.sv" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/lab3/synthesis/submodules/hps_sdram_p0_phy_csr.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1397583938359 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1397583938359 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file lab3/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_addr_cmd_pads " "Found entity 1: hps_sdram_p0_acv_hard_addr_cmd_pads" {  } { { "lab3/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/lab3/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1397583938368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1397583938368 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3/synthesis/submodules/hps_sdram_p0_iss_probe.v 1 1 " "Found 1 design units, including 1 entities, in source file lab3/synthesis/submodules/hps_sdram_p0_iss_probe.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_iss_probe " "Found entity 1: hps_sdram_p0_iss_probe" {  } { { "lab3/synthesis/submodules/hps_sdram_p0_iss_probe.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/lab3/synthesis/submodules/hps_sdram_p0_iss_probe.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1397583938375 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1397583938375 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3/synthesis/submodules/hps_sdram_p0_reset_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file lab3/synthesis/submodules/hps_sdram_p0_reset_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_reset_sync " "Found entity 1: hps_sdram_p0_reset_sync" {  } { { "lab3/synthesis/submodules/hps_sdram_p0_reset_sync.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/lab3/synthesis/submodules/hps_sdram_p0_reset_sync.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1397583938381 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1397583938381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3/synthesis/submodules/hps_sdram_p0_acv_ldc.v 1 1 " "Found 1 design units, including 1 entities, in source file lab3/synthesis/submodules/hps_sdram_p0_acv_ldc.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_ldc " "Found entity 1: hps_sdram_p0_acv_ldc" {  } { { "lab3/synthesis/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/lab3/synthesis/submodules/hps_sdram_p0_acv_ldc.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1397583938388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1397583938388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3/synthesis/submodules/hps_sdram_p0_generic_ddio.v 1 1 " "Found 1 design units, including 1 entities, in source file lab3/synthesis/submodules/hps_sdram_p0_generic_ddio.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_generic_ddio " "Found entity 1: hps_sdram_p0_generic_ddio" {  } { { "lab3/synthesis/submodules/hps_sdram_p0_generic_ddio.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/lab3/synthesis/submodules/hps_sdram_p0_generic_ddio.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1397583938393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1397583938393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3/synthesis/submodules/hps_sdram_p0_altdqdqs.v 1 1 " "Found 1 design units, including 1 entities, in source file lab3/synthesis/submodules/hps_sdram_p0_altdqdqs.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_altdqdqs " "Found entity 1: hps_sdram_p0_altdqdqs" {  } { { "lab3/synthesis/submodules/hps_sdram_p0_altdqdqs.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/lab3/synthesis/submodules/hps_sdram_p0_altdqdqs.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1397583938402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1397583938402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file lab3/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_clock_pair_generator " "Found entity 1: hps_sdram_p0_clock_pair_generator" {  } { { "lab3/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/lab3/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1397583938494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1397583938494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3/synthesis/submodules/altera_mem_if_oct_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab3/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_oct_cyclonev " "Found entity 1: altera_mem_if_oct_cyclonev" {  } { { "lab3/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/lab3/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1397583938503 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1397583938503 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v 1 1 " "Found 1 design units, including 1 entities, in source file lab3/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_hhp_qseq_synth_top " "Found entity 1: altera_mem_if_hhp_qseq_synth_top" {  } { { "lab3/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/lab3/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1397583938510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1397583938510 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3/synthesis/submodules/altera_mem_if_dll_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab3/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_dll_cyclonev " "Found entity 1: altera_mem_if_dll_cyclonev" {  } { { "lab3/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/lab3/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1397583938516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1397583938516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab3/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altdq_dqs2_acv_connect_to_hard_phy_cyclonev " "Found entity 1: altdq_dqs2_acv_connect_to_hard_phy_cyclonev" {  } { { "lab3/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/lab3/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1397583938531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1397583938531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3/synthesis/submodules/hps_sdram_p0_reset.v 1 1 " "Found 1 design units, including 1 entities, in source file lab3/synthesis/submodules/hps_sdram_p0_reset.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_reset " "Found entity 1: hps_sdram_p0_reset" {  } { { "lab3/synthesis/submodules/hps_sdram_p0_reset.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/lab3/synthesis/submodules/hps_sdram_p0_reset.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1397583938537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1397583938537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3/synthesis/submodules/hps_sdram_pll.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab3/synthesis/submodules/hps_sdram_pll.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_pll " "Found entity 1: hps_sdram_pll" {  } { { "lab3/synthesis/submodules/hps_sdram_pll.sv" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/lab3/synthesis/submodules/hps_sdram_pll.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1397583938543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1397583938543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab3/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_hard_memory_controller_top_cyclonev " "Found entity 1: altera_mem_if_hard_memory_controller_top_cyclonev" {  } { { "lab3/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/lab3/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1397583938559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1397583938559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v 1 1 " "Found 1 design units, including 1 entities, in source file lab3/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_memphy " "Found entity 1: hps_sdram_p0_acv_hard_memphy" {  } { { "lab3/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/lab3/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1397583938568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1397583938568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file lab3/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_io_pads " "Found entity 1: hps_sdram_p0_acv_hard_io_pads" {  } { { "lab3/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/lab3/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1397583938576 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1397583938576 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3/synthesis/submodules/hps_sdram_p0.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab3/synthesis/submodules/hps_sdram_p0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0 " "Found entity 1: hps_sdram_p0" {  } { { "lab3/synthesis/submodules/hps_sdram_p0.sv" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/lab3/synthesis/submodules/hps_sdram_p0.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1397583938584 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1397583938584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3/synthesis/submodules/lab3_hps_0_hps_io_border.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab3/synthesis/submodules/lab3_hps_0_hps_io_border.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab3_hps_0_hps_io_border " "Found entity 1: lab3_hps_0_hps_io_border" {  } { { "lab3/synthesis/submodules/lab3_hps_0_hps_io_border.sv" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/lab3/synthesis/submodules/lab3_hps_0_hps_io_border.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1397583938591 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1397583938591 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3/synthesis/submodules/lab3_hps_0_fpga_interfaces.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab3/synthesis/submodules/lab3_hps_0_fpga_interfaces.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab3_hps_0_fpga_interfaces " "Found entity 1: lab3_hps_0_fpga_interfaces" {  } { { "lab3/synthesis/submodules/lab3_hps_0_fpga_interfaces.sv" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/lab3/synthesis/submodules/lab3_hps_0_fpga_interfaces.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1397583938598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1397583938598 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pll_dr_clk hps_sdram_pll.sv(168) " "Verilog HDL Implicit Net warning at hps_sdram_pll.sv(168): created implicit net for \"pll_dr_clk\"" {  } { { "lab3/synthesis/submodules/hps_sdram_pll.sv" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/lab3/synthesis/submodules/hps_sdram_pll.sv" 168 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1397583938600 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "dqs_busout hps_sdram_p0_acv_hard_io_pads.v(289) " "Verilog HDL Implicit Net warning at hps_sdram_p0_acv_hard_io_pads.v(289): created implicit net for \"dqs_busout\"" {  } { { "lab3/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/lab3/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 289 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1397583938600 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "SoCKit_Top " "Elaborating entity \"SoCKit_Top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1397583938939 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 SoCKit_top.v(586) " "Verilog HDL assignment warning at SoCKit_top.v(586): truncated value with size 32 to match size of target (20)" {  } { { "SoCKit_top.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/SoCKit_top.v" 586 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1397583938944 "|SoCKit_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HSMC_CLKOUT_n SoCKit_top.v(403) " "Output port \"HSMC_CLKOUT_n\" at SoCKit_top.v(403) has no driver" {  } { { "SoCKit_top.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/SoCKit_top.v" 403 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1397583938944 "|SoCKit_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HSMC_CLKOUT_p SoCKit_top.v(404) " "Output port \"HSMC_CLKOUT_p\" at SoCKit_top.v(404) has no driver" {  } { { "SoCKit_top.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/SoCKit_top.v" 404 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1397583938944 "|SoCKit_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "AUD_DACDAT SoCKit_top.v(304) " "Output port \"AUD_DACDAT\" at SoCKit_top.v(304) has no driver" {  } { { "SoCKit_top.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/SoCKit_top.v" 304 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1397583938944 "|SoCKit_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "AUD_I2C_SCLK SoCKit_top.v(306) " "Output port \"AUD_I2C_SCLK\" at SoCKit_top.v(306) has no driver" {  } { { "SoCKit_top.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/SoCKit_top.v" 306 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1397583938945 "|SoCKit_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "AUD_MUTE SoCKit_top.v(308) " "Output port \"AUD_MUTE\" at SoCKit_top.v(308) has no driver" {  } { { "SoCKit_top.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/SoCKit_top.v" 308 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1397583938945 "|SoCKit_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "AUD_XCK SoCKit_top.v(309) " "Output port \"AUD_XCK\" at SoCKit_top.v(309) has no driver" {  } { { "SoCKit_top.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/SoCKit_top.v" 309 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1397583938945 "|SoCKit_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FAN_CTRL SoCKit_top.v(332) " "Output port \"FAN_CTRL\" at SoCKit_top.v(332) has no driver" {  } { { "SoCKit_top.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/SoCKit_top.v" 332 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1397583938945 "|SoCKit_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HSMC_CLK_OUT0 SoCKit_top.v(406) " "Output port \"HSMC_CLK_OUT0\" at SoCKit_top.v(406) has no driver" {  } { { "SoCKit_top.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/SoCKit_top.v" 406 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1397583938945 "|SoCKit_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HSMC_SCL SoCKit_top.v(415) " "Output port \"HSMC_SCL\" at SoCKit_top.v(415) has no driver" {  } { { "SoCKit_top.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/SoCKit_top.v" 415 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1397583938945 "|SoCKit_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "TEMP_CS_n SoCKit_top.v(450) " "Output port \"TEMP_CS_n\" at SoCKit_top.v(450) has no driver" {  } { { "SoCKit_top.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/SoCKit_top.v" 450 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1397583938945 "|SoCKit_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "TEMP_DIN SoCKit_top.v(451) " "Output port \"TEMP_DIN\" at SoCKit_top.v(451) has no driver" {  } { { "SoCKit_top.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/SoCKit_top.v" 451 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1397583938945 "|SoCKit_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "TEMP_SCLK SoCKit_top.v(453) " "Output port \"TEMP_SCLK\" at SoCKit_top.v(453) has no driver" {  } { { "SoCKit_top.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/SoCKit_top.v" 453 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1397583938945 "|SoCKit_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "USB_EMPTY SoCKit_top.v(458) " "Output port \"USB_EMPTY\" at SoCKit_top.v(458) has no driver" {  } { { "SoCKit_top.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/SoCKit_top.v" 458 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1397583938945 "|SoCKit_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "USB_FULL SoCKit_top.v(459) " "Output port \"USB_FULL\" at SoCKit_top.v(459) has no driver" {  } { { "SoCKit_top.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/SoCKit_top.v" 459 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1397583938945 "|SoCKit_Top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab3 lab3:u0 " "Elaborating entity \"lab3\" for hierarchy \"lab3:u0\"" {  } { { "SoCKit_top.v" "u0" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/SoCKit_top.v" 666 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1397583938951 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab3_hps_0 lab3:u0\|lab3_hps_0:hps_0 " "Elaborating entity \"lab3_hps_0\" for hierarchy \"lab3:u0\|lab3_hps_0:hps_0\"" {  } { { "lab3/synthesis/lab3.v" "hps_0" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/lab3/synthesis/lab3.v" 325 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1397583939036 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab3_hps_0_fpga_interfaces lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_fpga_interfaces:fpga_interfaces " "Elaborating entity \"lab3_hps_0_fpga_interfaces\" for hierarchy \"lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_fpga_interfaces:fpga_interfaces\"" {  } { { "lab3/synthesis/submodules/lab3_hps_0.v" "fpga_interfaces" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/lab3/synthesis/submodules/lab3_hps_0.v" 340 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1397583939092 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab3_hps_0_hps_io lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io " "Elaborating entity \"lab3_hps_0_hps_io\" for hierarchy \"lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\"" {  } { { "lab3/synthesis/submodules/lab3_hps_0.v" "hps_io" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/lab3/synthesis/submodules/lab3_hps_0.v" 409 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1397583939109 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab3_hps_0_hps_io_border lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border " "Elaborating entity \"lab3_hps_0_hps_io_border\" for hierarchy \"lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\"" {  } { { "lab3/synthesis/submodules/lab3_hps_0_hps_io.v" "border" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/lab3/synthesis/submodules/lab3_hps_0_hps_io.v" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1397583939130 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst " "Elaborating entity \"hps_sdram\" for hierarchy \"lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\"" {  } { { "lab3/synthesis/submodules/lab3_hps_0_hps_io_border.sv" "hps_sdram_inst" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/lab3/synthesis/submodules/lab3_hps_0_hps_io_border.sv" 383 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1397583939141 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_pll lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll " "Elaborating entity \"hps_sdram_pll\" for hierarchy \"lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\"" {  } { { "lab3/synthesis/submodules/hps_sdram.v" "pll" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/lab3/synthesis/submodules/hps_sdram.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1397583939235 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pll_dr_clk hps_sdram_pll.sv(168) " "Verilog HDL or VHDL warning at hps_sdram_pll.sv(168): object \"pll_dr_clk\" assigned a value but never read" {  } { { "lab3/synthesis/submodules/hps_sdram_pll.sv" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/lab3/synthesis/submodules/hps_sdram_pll.sv" 168 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1397583939236 "|SoCKit_Top|lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "pll_locked hps_sdram_pll.sv(91) " "Output port \"pll_locked\" at hps_sdram_pll.sv(91) has no driver" {  } { { "lab3/synthesis/submodules/hps_sdram_pll.sv" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/lab3/synthesis/submodules/hps_sdram_pll.sv" 91 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1397583939237 "|SoCKit_Top|lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0 lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0 " "Elaborating entity \"hps_sdram_p0\" for hierarchy \"lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\"" {  } { { "lab3/synthesis/submodules/hps_sdram.v" "p0" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/lab3/synthesis/submodules/hps_sdram.v" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1397583939240 ""}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Using Regular core emif simulation models hps_sdram_p0.sv(405) " "Verilog HDL Display System Task info at hps_sdram_p0.sv(405): Using Regular core emif simulation models" {  } { { "lab3/synthesis/submodules/hps_sdram_p0.sv" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/lab3/synthesis/submodules/hps_sdram_p0.sv" 405 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1397583939253 "|SoCKit_Top|lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_memphy lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy " "Elaborating entity \"hps_sdram_p0_acv_hard_memphy\" for hierarchy \"lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\"" {  } { { "lab3/synthesis/submodules/hps_sdram_p0.sv" "umemphy" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/lab3/synthesis/submodules/hps_sdram_p0.sv" 573 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1397583939256 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "reset_n_seq_clk hps_sdram_p0_acv_hard_memphy.v(420) " "Verilog HDL warning at hps_sdram_p0_acv_hard_memphy.v(420): object reset_n_seq_clk used but never assigned" {  } { { "lab3/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/lab3/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 420 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1397583939274 "|SoCKit_Top|lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 hps_sdram_p0_acv_hard_memphy.v(557) " "Verilog HDL assignment warning at hps_sdram_p0_acv_hard_memphy.v(557): truncated value with size 4 to match size of target (1)" {  } { { "lab3/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/lab3/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 557 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1397583939274 "|SoCKit_Top|lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "reset_n_seq_clk 0 hps_sdram_p0_acv_hard_memphy.v(420) " "Net \"reset_n_seq_clk\" at hps_sdram_p0_acv_hard_memphy.v(420) has no driver or initial value, using a default initial value '0'" {  } { { "lab3/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/lab3/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 420 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1397583939274 "|SoCKit_Top|lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ctl_reset_export_n hps_sdram_p0_acv_hard_memphy.v(222) " "Output port \"ctl_reset_export_n\" at hps_sdram_p0_acv_hard_memphy.v(222) has no driver" {  } { { "lab3/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/lab3/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 222 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1397583939274 "|SoCKit_Top|lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_ldc lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_ldc:memphy_ldc " "Elaborating entity \"hps_sdram_p0_acv_ldc\" for hierarchy \"lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_ldc:memphy_ldc\"" {  } { { "lab3/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "memphy_ldc" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/lab3/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 554 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1397583939277 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "phy_clk_dq hps_sdram_p0_acv_ldc.v(45) " "Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(45): object \"phy_clk_dq\" assigned a value but never read" {  } { { "lab3/synthesis/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/lab3/synthesis/submodules/hps_sdram_p0_acv_ldc.v" 45 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1397583939280 "|SoCKit_Top|lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "phy_clk_dqs_2x hps_sdram_p0_acv_ldc.v(47) " "Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(47): object \"phy_clk_dqs_2x\" assigned a value but never read" {  } { { "lab3/synthesis/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/lab3/synthesis/submodules/hps_sdram_p0_acv_ldc.v" 47 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1397583939280 "|SoCKit_Top|lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_io_pads lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads " "Elaborating entity \"hps_sdram_p0_acv_hard_io_pads\" for hierarchy \"lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\"" {  } { { "lab3/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "uio_pads" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/lab3/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 780 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1397583939283 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[179..140\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[179..140\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "lab3/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/lab3/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1397583939295 "|SoCKit_Top|lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[107..104\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[107..104\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "lab3/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/lab3/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1397583939296 "|SoCKit_Top|lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[71..68\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[71..68\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "lab3/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/lab3/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1397583939296 "|SoCKit_Top|lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[35..32\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[35..32\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "lab3/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/lab3/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1397583939296 "|SoCKit_Top|lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_addr_cmd_pads lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads " "Elaborating entity \"hps_sdram_p0_acv_hard_addr_cmd_pads\" for hierarchy \"lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\"" {  } { { "lab3/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "uaddr_cmd_pads" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/lab3/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 243 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1397583939299 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:uaddress_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:uaddress_pad\"" {  } { { "lab3/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "uaddress_pad" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/lab3/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1397583939391 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ubank_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ubank_pad\"" {  } { { "lab3/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ubank_pad" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/lab3/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1397583939417 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ucmd_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ucmd_pad\"" {  } { { "lab3/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ucmd_pad" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/lab3/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1397583939424 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ureset_n_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ureset_n_pad\"" {  } { { "lab3/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ureset_n_pad" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/lab3/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1397583939435 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_out lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Elaborating entity \"altddio_out\" for hierarchy \"lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\"" {  } { { "lab3/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "clock_gen\[0\].umem_ck_pad" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/lab3/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1397583939544 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Elaborated megafunction instantiation \"lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\"" {  } { { "lab3/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/lab3/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1397583939546 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Instantiated megafunction \"lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "extend_oe_disable UNUSED " "Parameter \"extend_oe_disable\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1397583939546 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1397583939546 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invert_output OFF " "Parameter \"invert_output\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1397583939546 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1397583939546 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altddio_out " "Parameter \"lpm_type\" = \"altddio_out\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1397583939546 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "oe_reg UNUSED " "Parameter \"oe_reg\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1397583939546 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_high OFF " "Parameter \"power_up_high\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1397583939546 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Parameter \"width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1397583939546 ""}  } { { "lab3/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/lab3/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1397583939546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_out_uqe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ddio_out_uqe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_out_uqe " "Found entity 1: ddio_out_uqe" {  } { { "db/ddio_out_uqe.tdf" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/db/ddio_out_uqe.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1397583939638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1397583939638 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_out_uqe lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\|ddio_out_uqe:auto_generated " "Elaborating entity \"ddio_out_uqe\" for hierarchy \"lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\|ddio_out_uqe:auto_generated\"" {  } { { "altddio_out.tdf" "auto_generated" { Text "/opt/altera/quartus-13.1/quartus/libraries/megafunctions/altddio_out.tdf" 100 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1397583939640 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_clock_pair_generator lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_clock_pair_generator:clock_gen\[0\].uclk_generator " "Elaborating entity \"hps_sdram_p0_clock_pair_generator\" for hierarchy \"lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_clock_pair_generator:clock_gen\[0\].uclk_generator\"" {  } { { "lab3/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "clock_gen\[0\].uclk_generator" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/lab3/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 337 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1397583939649 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_altdqdqs lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs " "Elaborating entity \"hps_sdram_p0_altdqdqs\" for hierarchy \"lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\"" {  } { { "lab3/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "dq_ddio\[0\].ubidir_dq_dqs" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/lab3/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 316 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1397583939656 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altdq_dqs2_acv_connect_to_hard_phy_cyclonev lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst " "Elaborating entity \"altdq_dqs2_acv_connect_to_hard_phy_cyclonev\" for hierarchy \"lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\"" {  } { { "lab3/synthesis/submodules/hps_sdram_p0_altdqdqs.v" "altdq_dqs2_inst" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/lab3/synthesis/submodules/hps_sdram_p0_altdqdqs.v" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1397583939664 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_hhp_qseq_synth_top lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hhp_qseq_synth_top:seq " "Elaborating entity \"altera_mem_if_hhp_qseq_synth_top\" for hierarchy \"lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hhp_qseq_synth_top:seq\"" {  } { { "lab3/synthesis/submodules/hps_sdram.v" "seq" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/lab3/synthesis/submodules/hps_sdram.v" 238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1397583939825 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_hard_memory_controller_top_cyclonev lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hard_memory_controller_top_cyclonev:c0 " "Elaborating entity \"altera_mem_if_hard_memory_controller_top_cyclonev\" for hierarchy \"lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hard_memory_controller_top_cyclonev:c0\"" {  } { { "lab3/synthesis/submodules/hps_sdram.v" "c0" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/lab3/synthesis/submodules/hps_sdram.v" 794 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1397583939845 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1166) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1166): truncated value with size 320 to match size of target (1)" {  } { { "lab3/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/lab3/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1397583939863 "|SoCKit_Top|lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1167) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1167): truncated value with size 320 to match size of target (1)" {  } { { "lab3/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/lab3/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1397583939863 "|SoCKit_Top|lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1168) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1168): truncated value with size 320 to match size of target (1)" {  } { { "lab3/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/lab3/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1397583939863 "|SoCKit_Top|lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1169) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1169): truncated value with size 320 to match size of target (1)" {  } { { "lab3/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/lab3/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1169 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1397583939863 "|SoCKit_Top|lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1170) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1170): truncated value with size 320 to match size of target (1)" {  } { { "lab3/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/lab3/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1397583939863 "|SoCKit_Top|lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1171) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1171): truncated value with size 320 to match size of target (1)" {  } { { "lab3/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/lab3/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1171 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1397583939863 "|SoCKit_Top|lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_oct_cyclonev lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_oct_cyclonev:oct " "Elaborating entity \"altera_mem_if_oct_cyclonev\" for hierarchy \"lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_oct_cyclonev:oct\"" {  } { { "lab3/synthesis/submodules/hps_sdram.v" "oct" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/lab3/synthesis/submodules/hps_sdram.v" 802 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1397583939868 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_dll_cyclonev lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_dll_cyclonev:dll " "Elaborating entity \"altera_mem_if_dll_cyclonev\" for hierarchy \"lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_dll_cyclonev:dll\"" {  } { { "lab3/synthesis/submodules/hps_sdram.v" "dll" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/lab3/synthesis/submodules/hps_sdram.v" 814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1397583939873 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab3_master_0 lab3:u0\|lab3_master_0:master_0 " "Elaborating entity \"lab3_master_0\" for hierarchy \"lab3:u0\|lab3_master_0:master_0\"" {  } { { "lab3/synthesis/lab3.v" "master_0" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/lab3/synthesis/lab3.v" 343 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1397583939881 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_jtag_interface lab3:u0\|lab3_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master " "Elaborating entity \"altera_avalon_st_jtag_interface\" for hierarchy \"lab3:u0\|lab3_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\"" {  } { { "lab3/synthesis/submodules/lab3_master_0.v" "jtag_phy_embedded_in_jtag_master" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/lab3/synthesis/submodules/lab3_master_0.v" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1397583939916 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_dc_streaming lab3:u0\|lab3_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming " "Elaborating entity \"altera_jtag_dc_streaming\" for hierarchy \"lab3:u0\|lab3_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\"" {  } { { "lab3/synthesis/submodules/altera_avalon_st_jtag_interface.v" "normal.jtag_dc_streaming" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/lab3/synthesis/submodules/altera_avalon_st_jtag_interface.v" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1397583939920 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer lab3:u0\|lab3_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"lab3:u0\|lab3_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer\"" {  } { { "lab3/synthesis/submodules/altera_jtag_dc_streaming.v" "synchronizer" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/lab3/synthesis/submodules/altera_jtag_dc_streaming.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1397583939933 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab3:u0\|lab3_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer " "Elaborated megafunction instantiation \"lab3:u0\|lab3_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer\"" {  } { { "lab3/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/lab3/synthesis/submodules/altera_jtag_dc_streaming.v" 188 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1397583939934 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab3:u0\|lab3_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer " "Instantiated megafunction \"lab3:u0\|lab3_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 3 " "Parameter \"depth\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1397583939934 ""}  } { { "lab3/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/lab3/synthesis/submodules/altera_jtag_dc_streaming.v" 188 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1397583939934 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_streaming lab3:u0\|lab3_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming " "Elaborating entity \"altera_jtag_streaming\" for hierarchy \"lab3:u0\|lab3_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\"" {  } { { "lab3/synthesis/submodules/altera_jtag_dc_streaming.v" "jtag_streaming" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/lab3/synthesis/submodules/altera_jtag_dc_streaming.v" 210 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1397583939937 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer lab3:u0\|lab3_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"lab3:u0\|lab3_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer\"" {  } { { "lab3/synthesis/submodules/altera_jtag_streaming.v" "clock_sense_reset_n_synchronizer" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/lab3/synthesis/submodules/altera_jtag_streaming.v" 241 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1397583939954 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab3:u0\|lab3_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer " "Elaborated megafunction instantiation \"lab3:u0\|lab3_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer\"" {  } { { "lab3/synthesis/submodules/altera_jtag_streaming.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/lab3/synthesis/submodules/altera_jtag_streaming.v" 241 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1397583939956 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab3:u0\|lab3_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer " "Instantiated megafunction \"lab3:u0\|lab3_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 8 " "Parameter \"depth\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1397583939956 ""}  } { { "lab3/synthesis/submodules/altera_jtag_streaming.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/lab3/synthesis/submodules/altera_jtag_streaming.v" 241 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1397583939956 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_sld_node lab3:u0\|lab3_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_jtag_sld_node:node " "Elaborating entity \"altera_jtag_sld_node\" for hierarchy \"lab3:u0\|lab3_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_jtag_sld_node:node\"" {  } { { "lab3/synthesis/submodules/altera_jtag_streaming.v" "node" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/lab3/synthesis/submodules/altera_jtag_streaming.v" 557 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1397583939958 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic lab3:u0\|lab3_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"lab3:u0\|lab3_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\"" {  } { { "lab3/synthesis/submodules/altera_jtag_sld_node.v" "sld_virtual_jtag_component" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/lab3/synthesis/submodules/altera_jtag_sld_node.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1397583939973 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab3:u0\|lab3_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Elaborated megafunction instantiation \"lab3:u0\|lab3_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\"" {  } { { "lab3/synthesis/submodules/altera_jtag_sld_node.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/lab3/synthesis/submodules/altera_jtag_sld_node.v" 86 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1397583939975 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab3:u0\|lab3_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Instantiated megafunction \"lab3:u0\|lab3_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 110 " "Parameter \"sld_mfg_id\" = \"110\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1397583939975 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 132 " "Parameter \"sld_type_id\" = \"132\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1397583939975 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 1 " "Parameter \"sld_version\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1397583939975 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1397583939975 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1397583939975 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 3 " "Parameter \"sld_ir_width\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1397583939975 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1397583939975 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1397583939975 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1397583939975 ""}  } { { "lab3/synthesis/submodules/altera_jtag_sld_node.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/lab3/synthesis/submodules/altera_jtag_sld_node.v" 86 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1397583939975 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl lab3:u0\|lab3_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"lab3:u0\|lab3_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "/opt/altera/quartus-13.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1397583939977 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lab3:u0\|lab3_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst lab3:u0\|lab3_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Elaborated megafunction instantiation \"lab3:u0\|lab3_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"lab3:u0\|lab3_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "/opt/altera/quartus-13.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "lab3/synthesis/submodules/altera_jtag_sld_node.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/lab3/synthesis/submodules/altera_jtag_sld_node.v" 86 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1397583939979 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_idle_remover lab3:u0\|lab3_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_remover:idle_remover " "Elaborating entity \"altera_avalon_st_idle_remover\" for hierarchy \"lab3:u0\|lab3_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_remover:idle_remover\"" {  } { { "lab3/synthesis/submodules/altera_jtag_streaming.v" "idle_remover" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/lab3/synthesis/submodules/altera_jtag_streaming.v" 574 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1397583939984 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_idle_inserter lab3:u0\|lab3_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_inserter:idle_inserter " "Elaborating entity \"altera_avalon_st_idle_inserter\" for hierarchy \"lab3:u0\|lab3_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_inserter:idle_inserter\"" {  } { { "lab3/synthesis/submodules/altera_jtag_streaming.v" "idle_inserter" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/lab3/synthesis/submodules/altera_jtag_streaming.v" 591 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1397583939992 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser lab3:u0\|lab3_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"lab3:u0\|lab3_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\"" {  } { { "lab3/synthesis/submodules/altera_jtag_dc_streaming.v" "sink_crosser" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/lab3/synthesis/submodules/altera_jtag_dc_streaming.v" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1397583939998 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_pipeline_base lab3:u0\|lab3_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_avalon_st_pipeline_base:output_stage " "Elaborating entity \"altera_avalon_st_pipeline_base\" for hierarchy \"lab3:u0\|lab3_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_avalon_st_pipeline_base:output_stage\"" {  } { { "lab3/synthesis/submodules/altera_avalon_st_clock_crosser.v" "output_stage" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/lab3/synthesis/submodules/altera_avalon_st_clock_crosser.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1397583940009 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_src_crosser lab3:u0\|lab3_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser " "Elaborating entity \"altera_jtag_src_crosser\" for hierarchy \"lab3:u0\|lab3_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser\"" {  } { { "lab3/synthesis/submodules/altera_jtag_dc_streaming.v" "source_crosser" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/lab3/synthesis/submodules/altera_jtag_dc_streaming.v" 243 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1397583940015 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_control_signal_crosser lab3:u0\|lab3_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser\|altera_jtag_control_signal_crosser:crosser " "Elaborating entity \"altera_jtag_control_signal_crosser\" for hierarchy \"lab3:u0\|lab3_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser\|altera_jtag_control_signal_crosser:crosser\"" {  } { { "lab3/synthesis/submodules/altera_jtag_dc_streaming.v" "crosser" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/lab3/synthesis/submodules/altera_jtag_dc_streaming.v" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1397583940018 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab3_master_0_timing_adt lab3:u0\|lab3_master_0:master_0\|lab3_master_0_timing_adt:timing_adt " "Elaborating entity \"lab3_master_0_timing_adt\" for hierarchy \"lab3:u0\|lab3_master_0:master_0\|lab3_master_0_timing_adt:timing_adt\"" {  } { { "lab3/synthesis/submodules/lab3_master_0.v" "timing_adt" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/lab3/synthesis/submodules/lab3_master_0.v" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1397583940027 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo lab3:u0\|lab3_master_0:master_0\|altera_avalon_sc_fifo:fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"lab3:u0\|lab3_master_0:master_0\|altera_avalon_sc_fifo:fifo\"" {  } { { "lab3/synthesis/submodules/lab3_master_0.v" "fifo" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/lab3/synthesis/submodules/lab3_master_0.v" 164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1397583940033 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_bytes_to_packets lab3:u0\|lab3_master_0:master_0\|altera_avalon_st_bytes_to_packets:b2p " "Elaborating entity \"altera_avalon_st_bytes_to_packets\" for hierarchy \"lab3:u0\|lab3_master_0:master_0\|altera_avalon_st_bytes_to_packets:b2p\"" {  } { { "lab3/synthesis/submodules/lab3_master_0.v" "b2p" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/lab3/synthesis/submodules/lab3_master_0.v" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1397583940040 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_packets_to_bytes lab3:u0\|lab3_master_0:master_0\|altera_avalon_st_packets_to_bytes:p2b " "Elaborating entity \"altera_avalon_st_packets_to_bytes\" for hierarchy \"lab3:u0\|lab3_master_0:master_0\|altera_avalon_st_packets_to_bytes:p2b\"" {  } { { "lab3/synthesis/submodules/lab3_master_0.v" "p2b" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/lab3/synthesis/submodules/lab3_master_0.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1397583940046 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_packets_to_master lab3:u0\|lab3_master_0:master_0\|altera_avalon_packets_to_master:transacto " "Elaborating entity \"altera_avalon_packets_to_master\" for hierarchy \"lab3:u0\|lab3_master_0:master_0\|altera_avalon_packets_to_master:transacto\"" {  } { { "lab3/synthesis/submodules/lab3_master_0.v" "transacto" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/lab3/synthesis/submodules/lab3_master_0.v" 225 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1397583940052 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "packets_to_master lab3:u0\|lab3_master_0:master_0\|altera_avalon_packets_to_master:transacto\|packets_to_master:p2m " "Elaborating entity \"packets_to_master\" for hierarchy \"lab3:u0\|lab3_master_0:master_0\|altera_avalon_packets_to_master:transacto\|packets_to_master:p2m\"" {  } { { "lab3/synthesis/submodules/altera_avalon_packets_to_master.v" "p2m" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/lab3/synthesis/submodules/altera_avalon_packets_to_master.v" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1397583940057 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab3_master_0_b2p_adapter lab3:u0\|lab3_master_0:master_0\|lab3_master_0_b2p_adapter:b2p_adapter " "Elaborating entity \"lab3_master_0_b2p_adapter\" for hierarchy \"lab3:u0\|lab3_master_0:master_0\|lab3_master_0_b2p_adapter:b2p_adapter\"" {  } { { "lab3/synthesis/submodules/lab3_master_0.v" "b2p_adapter" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/lab3/synthesis/submodules/lab3_master_0.v" 241 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1397583940070 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "out_channel lab3_master_0_b2p_adapter.v(28) " "Verilog HDL or VHDL warning at lab3_master_0_b2p_adapter.v(28): object \"out_channel\" assigned a value but never read" {  } { { "lab3/synthesis/submodules/lab3_master_0_b2p_adapter.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/lab3/synthesis/submodules/lab3_master_0_b2p_adapter.v" 28 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1397583940071 "|SoCKit_Top|lab3:u0|lab3_master_0:master_0|lab3_master_0_b2p_adapter:b2p_adapter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 lab3_master_0_b2p_adapter.v(40) " "Verilog HDL assignment warning at lab3_master_0_b2p_adapter.v(40): truncated value with size 8 to match size of target (1)" {  } { { "lab3/synthesis/submodules/lab3_master_0_b2p_adapter.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/lab3/synthesis/submodules/lab3_master_0_b2p_adapter.v" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1397583940071 "|SoCKit_Top|lab3:u0|lab3_master_0:master_0|lab3_master_0_b2p_adapter:b2p_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab3_master_0_p2b_adapter lab3:u0\|lab3_master_0:master_0\|lab3_master_0_p2b_adapter:p2b_adapter " "Elaborating entity \"lab3_master_0_p2b_adapter\" for hierarchy \"lab3:u0\|lab3_master_0:master_0\|lab3_master_0_p2b_adapter:p2b_adapter\"" {  } { { "lab3/synthesis/submodules/lab3_master_0.v" "p2b_adapter" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/lab3/synthesis/submodules/lab3_master_0.v" 257 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1397583940076 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller lab3:u0\|lab3_master_0:master_0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"lab3:u0\|lab3_master_0:master_0\|altera_reset_controller:rst_controller\"" {  } { { "lab3/synthesis/submodules/lab3_master_0.v" "rst_controller" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/lab3/synthesis/submodules/lab3_master_0.v" 320 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1397583940081 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer lab3:u0\|lab3_master_0:master_0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"lab3:u0\|lab3_master_0:master_0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "lab3/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/lab3/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1397583940086 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer lab3:u0\|lab3_master_0:master_0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"lab3:u0\|lab3_master_0:master_0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "lab3/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/lab3/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1397583940090 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_LED lab3:u0\|VGA_LED:vga_led_0 " "Elaborating entity \"VGA_LED\" for hierarchy \"lab3:u0\|VGA_LED:vga_led_0\"" {  } { { "lab3/synthesis/lab3.v" "vga_led_0" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/lab3/synthesis/lab3.v" 360 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1397583940094 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_LED_Emulator lab3:u0\|VGA_LED:vga_led_0\|VGA_LED_Emulator:led_emulator " "Elaborating entity \"VGA_LED_Emulator\" for hierarchy \"lab3:u0\|VGA_LED:vga_led_0\|VGA_LED_Emulator:led_emulator\"" {  } { { "lab3/synthesis/submodules/VGA_LED.sv" "led_emulator" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/lab3/synthesis/submodules/VGA_LED.sv" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1397583940101 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hex7seg lab3:u0\|VGA_LED:vga_led_0\|hex7seg:h0 " "Elaborating entity \"hex7seg\" for hierarchy \"lab3:u0\|VGA_LED:vga_led_0\|hex7seg:h0\"" {  } { { "lab3/synthesis/submodules/VGA_LED.sv" "h0" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/lab3/synthesis/submodules/VGA_LED.sv" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1397583940108 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab3_mm_interconnect_0 lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"lab3_mm_interconnect_0\" for hierarchy \"lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\"" {  } { { "lab3/synthesis/lab3.v" "mm_interconnect_0" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/lab3/synthesis/lab3.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1397583940123 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:master_0_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:master_0_master_translator\"" {  } { { "lab3/synthesis/submodules/lab3_mm_interconnect_0.v" "master_0_master_translator" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/lab3/synthesis/submodules/lab3_mm_interconnect_0.v" 285 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1397583940621 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:vga_led_0_avalon_slave_0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:vga_led_0_avalon_slave_0_translator\"" {  } { { "lab3/synthesis/submodules/lab3_mm_interconnect_0.v" "vga_led_0_avalon_slave_0_translator" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/lab3/synthesis/submodules/lab3_mm_interconnect_0.v" 351 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1397583940628 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_axi_master_ni lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent " "Elaborating entity \"altera_merlin_axi_master_ni\" for hierarchy \"lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent\"" {  } { { "lab3/synthesis/submodules/lab3_mm_interconnect_0.v" "hps_0_h2f_lw_axi_master_agent" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/lab3/synthesis/submodules/lab3_mm_interconnect_0.v" 479 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1397583940643 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "lab3/synthesis/submodules/altera_merlin_axi_master_ni.sv" "align_address_to_size" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/lab3/synthesis/submodules/altera_merlin_axi_master_ni.sv" 476 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1397583940654 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:master_0_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:master_0_master_translator_avalon_universal_master_0_agent\"" {  } { { "lab3/synthesis/submodules/lab3_mm_interconnect_0.v" "master_0_master_translator_avalon_universal_master_0_agent" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/lab3/synthesis/submodules/lab3_mm_interconnect_0.v" 561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1397583940663 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent\"" {  } { { "lab3/synthesis/submodules/lab3_mm_interconnect_0.v" "vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/lab3/synthesis/submodules/lab3_mm_interconnect_0.v" 644 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1397583940671 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "lab3/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/lab3/synthesis/submodules/altera_merlin_slave_agent.sv" 581 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1397583940686 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "lab3/synthesis/submodules/lab3_mm_interconnect_0.v" "vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/lab3/synthesis/submodules/lab3_mm_interconnect_0.v" 685 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1397583940695 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo\"" {  } { { "lab3/synthesis/submodules/lab3_mm_interconnect_0.v" "vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/lab3/synthesis/submodules/lab3_mm_interconnect_0.v" 726 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1397583940716 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab3_mm_interconnect_0_addr_router lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|lab3_mm_interconnect_0_addr_router:addr_router " "Elaborating entity \"lab3_mm_interconnect_0_addr_router\" for hierarchy \"lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|lab3_mm_interconnect_0_addr_router:addr_router\"" {  } { { "lab3/synthesis/submodules/lab3_mm_interconnect_0.v" "addr_router" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/lab3/synthesis/submodules/lab3_mm_interconnect_0.v" 742 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1397583940732 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab3_mm_interconnect_0_addr_router_default_decode lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|lab3_mm_interconnect_0_addr_router:addr_router\|lab3_mm_interconnect_0_addr_router_default_decode:the_default_decode " "Elaborating entity \"lab3_mm_interconnect_0_addr_router_default_decode\" for hierarchy \"lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|lab3_mm_interconnect_0_addr_router:addr_router\|lab3_mm_interconnect_0_addr_router_default_decode:the_default_decode\"" {  } { { "lab3/synthesis/submodules/lab3_mm_interconnect_0_addr_router.sv" "the_default_decode" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/lab3/synthesis/submodules/lab3_mm_interconnect_0_addr_router.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1397583940736 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab3_mm_interconnect_0_id_router lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|lab3_mm_interconnect_0_id_router:id_router " "Elaborating entity \"lab3_mm_interconnect_0_id_router\" for hierarchy \"lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|lab3_mm_interconnect_0_id_router:id_router\"" {  } { { "lab3/synthesis/submodules/lab3_mm_interconnect_0.v" "id_router" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/lab3/synthesis/submodules/lab3_mm_interconnect_0.v" 790 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1397583940748 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab3_mm_interconnect_0_id_router_default_decode lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|lab3_mm_interconnect_0_id_router:id_router\|lab3_mm_interconnect_0_id_router_default_decode:the_default_decode " "Elaborating entity \"lab3_mm_interconnect_0_id_router_default_decode\" for hierarchy \"lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|lab3_mm_interconnect_0_id_router:id_router\|lab3_mm_interconnect_0_id_router_default_decode:the_default_decode\"" {  } { { "lab3/synthesis/submodules/lab3_mm_interconnect_0_id_router.sv" "the_default_decode" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/lab3/synthesis/submodules/lab3_mm_interconnect_0_id_router.sv" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1397583940755 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:burst_adapter\"" {  } { { "lab3/synthesis/submodules/lab3_mm_interconnect_0.v" "burst_adapter" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/lab3/synthesis/submodules/lab3_mm_interconnect_0.v" 838 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1397583940760 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_full lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba " "Elaborating entity \"altera_merlin_burst_adapter_full\" for hierarchy \"lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba\"" {  } { { "lab3/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_full.the_ba" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/lab3/synthesis/submodules/altera_merlin_burst_adapter.sv" 372 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1397583940771 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 7 altera_merlin_burst_adapter.sv(995) " "Verilog HDL assignment warning at altera_merlin_burst_adapter.sv(995): truncated value with size 10 to match size of target (7)" {  } { { "lab3/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/lab3/synthesis/submodules/altera_merlin_burst_adapter.sv" 995 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1397583940784 "|SoCKit_Top|lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "lab3/synthesis/submodules/altera_merlin_burst_adapter.sv" "align_address_to_size" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/lab3/synthesis/submodules/altera_merlin_burst_adapter.sv" 979 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1397583940787 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_burstwrap_increment lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment " "Elaborating entity \"altera_merlin_burst_adapter_burstwrap_increment\" for hierarchy \"lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment\"" {  } { { "lab3/synthesis/submodules/altera_merlin_burst_adapter.sv" "the_burstwrap_increment" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/lab3/synthesis/submodules/altera_merlin_burst_adapter.sv" 1180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1397583940791 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_min lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba\|altera_merlin_burst_adapter_min:the_min " "Elaborating entity \"altera_merlin_burst_adapter_min\" for hierarchy \"lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba\|altera_merlin_burst_adapter_min:the_min\"" {  } { { "lab3/synthesis/submodules/altera_merlin_burst_adapter.sv" "the_min" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/lab3/synthesis/submodules/altera_merlin_burst_adapter.sv" 1205 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1397583940795 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_subtractor lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub " "Elaborating entity \"altera_merlin_burst_adapter_subtractor\" for hierarchy \"lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\"" {  } { { "lab3/synthesis/submodules/altera_merlin_burst_adapter.sv" "ab_sub" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/lab3/synthesis/submodules/altera_merlin_burst_adapter.sv" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1397583940799 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_adder lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract " "Elaborating entity \"altera_merlin_burst_adapter_adder\" for hierarchy \"lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract\"" {  } { { "lab3/synthesis/submodules/altera_merlin_burst_adapter.sv" "subtract" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/lab3/synthesis/submodules/altera_merlin_burst_adapter.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1397583940803 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab3_mm_interconnect_0_cmd_xbar_demux lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|lab3_mm_interconnect_0_cmd_xbar_demux:cmd_xbar_demux " "Elaborating entity \"lab3_mm_interconnect_0_cmd_xbar_demux\" for hierarchy \"lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|lab3_mm_interconnect_0_cmd_xbar_demux:cmd_xbar_demux\"" {  } { { "lab3/synthesis/submodules/lab3_mm_interconnect_0.v" "cmd_xbar_demux" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/lab3/synthesis/submodules/lab3_mm_interconnect_0.v" 855 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1397583940833 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab3_mm_interconnect_0_cmd_xbar_mux lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|lab3_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux " "Elaborating entity \"lab3_mm_interconnect_0_cmd_xbar_mux\" for hierarchy \"lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|lab3_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux\"" {  } { { "lab3/synthesis/submodules/lab3_mm_interconnect_0.v" "cmd_xbar_mux" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/lab3/synthesis/submodules/lab3_mm_interconnect_0.v" 918 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1397583940845 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|lab3_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|lab3_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "lab3/synthesis/submodules/lab3_mm_interconnect_0_cmd_xbar_mux.sv" "arb" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/lab3/synthesis/submodules/lab3_mm_interconnect_0_cmd_xbar_mux.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1397583940853 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|lab3_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|lab3_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "lab3/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/lab3/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1397583940856 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab3_mm_interconnect_0_rsp_xbar_demux lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|lab3_mm_interconnect_0_rsp_xbar_demux:rsp_xbar_demux " "Elaborating entity \"lab3_mm_interconnect_0_rsp_xbar_demux\" for hierarchy \"lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|lab3_mm_interconnect_0_rsp_xbar_demux:rsp_xbar_demux\"" {  } { { "lab3/synthesis/submodules/lab3_mm_interconnect_0.v" "rsp_xbar_demux" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/lab3/synthesis/submodules/lab3_mm_interconnect_0.v" 947 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1397583940862 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab3_mm_interconnect_0_rsp_xbar_mux lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|lab3_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux " "Elaborating entity \"lab3_mm_interconnect_0_rsp_xbar_mux\" for hierarchy \"lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|lab3_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux\"" {  } { { "lab3/synthesis/submodules/lab3_mm_interconnect_0.v" "rsp_xbar_mux" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/lab3/synthesis/submodules/lab3_mm_interconnect_0.v" 964 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1397583940868 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:width_adapter\"" {  } { { "lab3/synthesis/submodules/lab3_mm_interconnect_0.v" "width_adapter" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/lab3/synthesis/submodules/lab3_mm_interconnect_0.v" 1062 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1397583940881 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_reg altera_merlin_width_adapter.sv(447) " "Verilog HDL Always Construct warning at altera_merlin_width_adapter.sv(447): inferring latch(es) for variable \"data_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "lab3/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/lab3/synthesis/submodules/altera_merlin_width_adapter.sv" 447 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1397583940891 "|SoCKit_Top|lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "byteen_reg altera_merlin_width_adapter.sv(447) " "Verilog HDL Always Construct warning at altera_merlin_width_adapter.sv(447): inferring latch(es) for variable \"byteen_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "lab3/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/lab3/synthesis/submodules/altera_merlin_width_adapter.sv" 447 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1397583940892 "|SoCKit_Top|lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "altera_merlin_width_adapter.sv(583) " "Verilog HDL or VHDL warning at the altera_merlin_width_adapter.sv(583): index expression is not wide enough to address all of the elements in the array" {  } { { "lab3/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/lab3/synthesis/submodules/altera_merlin_width_adapter.sv" 583 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Quartus II" 0 -1 1397583940892 "|SoCKit_Top|lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "altera_merlin_width_adapter.sv(584) " "Verilog HDL or VHDL warning at the altera_merlin_width_adapter.sv(584): index expression is not wide enough to address all of the elements in the array" {  } { { "lab3/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/lab3/synthesis/submodules/altera_merlin_width_adapter.sv" 584 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Quartus II" 0 -1 1397583940892 "|SoCKit_Top|lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:width_adapter\|altera_merlin_address_alignment:check_and_align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:width_adapter\|altera_merlin_address_alignment:check_and_align_address_to_size\"" {  } { { "lab3/synthesis/submodules/altera_merlin_width_adapter.sv" "check_and_align_address_to_size" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/lab3/synthesis/submodules/altera_merlin_width_adapter.sv" 378 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1397583940894 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:width_adapter_001 " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:width_adapter_001\"" {  } { { "lab3/synthesis/submodules/lab3_mm_interconnect_0.v" "width_adapter_001" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/lab3/synthesis/submodules/lab3_mm_interconnect_0.v" 1126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1397583940901 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(728) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(728): object \"aligned_addr\" assigned a value but never read" {  } { { "lab3/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/lab3/synthesis/submodules/altera_merlin_width_adapter.sv" 728 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1397583940912 "|SoCKit_Top|lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_001"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(729) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(729): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "lab3/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/lab3/synthesis/submodules/altera_merlin_width_adapter.sv" 729 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1397583940912 "|SoCKit_Top|lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_001"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:width_adapter_001\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:width_adapter_001\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "lab3/synthesis/submodules/altera_merlin_width_adapter.sv" "uncompressor" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/lab3/synthesis/submodules/altera_merlin_width_adapter.sv" 939 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1397583940914 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab3_irq_mapper lab3:u0\|lab3_irq_mapper:irq_mapper " "Elaborating entity \"lab3_irq_mapper\" for hierarchy \"lab3:u0\|lab3_irq_mapper:irq_mapper\"" {  } { { "lab3/synthesis/lab3.v" "irq_mapper" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/lab3/synthesis/lab3.v" 421 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1397583940922 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "lab3:u0\|lab3_master_0:master_0\|altera_avalon_sc_fifo:fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"lab3:u0\|lab3_master_0:master_0\|altera_avalon_sc_fifo:fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1397583951143 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1397583951143 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 6 " "Parameter WIDTHAD_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1397583951143 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 64 " "Parameter NUMWORDS_A set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1397583951143 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1397583951143 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 6 " "Parameter WIDTHAD_B set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1397583951143 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 64 " "Parameter NUMWORDS_B set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1397583951143 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1397583951143 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1397583951143 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1397583951143 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1397583951143 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1397583951143 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1397583951143 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1397583951143 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1397583951143 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1397583951143 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1397583951143 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab3:u0\|lab3_master_0:master_0\|altera_avalon_sc_fifo:fifo\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"lab3:u0\|lab3_master_0:master_0\|altera_avalon_sc_fifo:fifo\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1397583951275 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab3:u0\|lab3_master_0:master_0\|altera_avalon_sc_fifo:fifo\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"lab3:u0\|lab3_master_0:master_0\|altera_avalon_sc_fifo:fifo\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1397583951276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1397583951276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 6 " "Parameter \"WIDTHAD_A\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1397583951276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 64 " "Parameter \"NUMWORDS_A\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1397583951276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1397583951276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 6 " "Parameter \"WIDTHAD_B\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1397583951276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 64 " "Parameter \"NUMWORDS_B\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1397583951276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1397583951276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1397583951276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1397583951276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1397583951276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1397583951276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1397583951276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1397583951276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1397583951276 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1397583951276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_g0n1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_g0n1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_g0n1 " "Found entity 1: altsyncram_g0n1" {  } { { "db/altsyncram_g0n1.tdf" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/db/altsyncram_g0n1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1397583951372 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1397583951372 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "36 " "36 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1397583954312 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidir pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_ADCLRCK " "Bidir \"AUD_ADCLRCK\" has no driver" {  } { { "SoCKit_top.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/SoCKit_top.v" 302 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1397583954495 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_BCLK " "Bidir \"AUD_BCLK\" has no driver" {  } { { "SoCKit_top.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/SoCKit_top.v" 303 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1397583954495 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_DACLRCK " "Bidir \"AUD_DACLRCK\" has no driver" {  } { { "SoCKit_top.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/SoCKit_top.v" 305 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1397583954495 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_I2C_SDAT " "Bidir \"AUD_I2C_SDAT\" has no driver" {  } { { "SoCKit_top.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/SoCKit_top.v" 307 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1397583954495 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_D\[0\] " "Bidir \"HSMC_D\[0\]\" has no driver" {  } { { "SoCKit_top.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/SoCKit_top.v" 407 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1397583954495 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_D\[1\] " "Bidir \"HSMC_D\[1\]\" has no driver" {  } { { "SoCKit_top.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/SoCKit_top.v" 407 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1397583954495 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_D\[2\] " "Bidir \"HSMC_D\[2\]\" has no driver" {  } { { "SoCKit_top.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/SoCKit_top.v" 407 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1397583954495 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_D\[3\] " "Bidir \"HSMC_D\[3\]\" has no driver" {  } { { "SoCKit_top.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/SoCKit_top.v" 407 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1397583954495 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_n\[0\] " "Bidir \"HSMC_RX_n\[0\]\" has no driver" {  } { { "SoCKit_top.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/SoCKit_top.v" 413 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1397583954495 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_n\[1\] " "Bidir \"HSMC_RX_n\[1\]\" has no driver" {  } { { "SoCKit_top.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/SoCKit_top.v" 413 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1397583954495 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_n\[2\] " "Bidir \"HSMC_RX_n\[2\]\" has no driver" {  } { { "SoCKit_top.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/SoCKit_top.v" 413 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1397583954495 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_n\[3\] " "Bidir \"HSMC_RX_n\[3\]\" has no driver" {  } { { "SoCKit_top.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/SoCKit_top.v" 413 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1397583954495 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_n\[4\] " "Bidir \"HSMC_RX_n\[4\]\" has no driver" {  } { { "SoCKit_top.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/SoCKit_top.v" 413 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1397583954495 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_n\[5\] " "Bidir \"HSMC_RX_n\[5\]\" has no driver" {  } { { "SoCKit_top.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/SoCKit_top.v" 413 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1397583954495 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_n\[6\] " "Bidir \"HSMC_RX_n\[6\]\" has no driver" {  } { { "SoCKit_top.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/SoCKit_top.v" 413 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1397583954495 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_n\[7\] " "Bidir \"HSMC_RX_n\[7\]\" has no driver" {  } { { "SoCKit_top.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/SoCKit_top.v" 413 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1397583954495 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_n\[8\] " "Bidir \"HSMC_RX_n\[8\]\" has no driver" {  } { { "SoCKit_top.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/SoCKit_top.v" 413 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1397583954495 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_n\[9\] " "Bidir \"HSMC_RX_n\[9\]\" has no driver" {  } { { "SoCKit_top.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/SoCKit_top.v" 413 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1397583954495 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_n\[10\] " "Bidir \"HSMC_RX_n\[10\]\" has no driver" {  } { { "SoCKit_top.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/SoCKit_top.v" 413 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1397583954495 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_n\[11\] " "Bidir \"HSMC_RX_n\[11\]\" has no driver" {  } { { "SoCKit_top.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/SoCKit_top.v" 413 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1397583954495 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_n\[12\] " "Bidir \"HSMC_RX_n\[12\]\" has no driver" {  } { { "SoCKit_top.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/SoCKit_top.v" 413 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1397583954495 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_n\[13\] " "Bidir \"HSMC_RX_n\[13\]\" has no driver" {  } { { "SoCKit_top.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/SoCKit_top.v" 413 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1397583954495 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_n\[14\] " "Bidir \"HSMC_RX_n\[14\]\" has no driver" {  } { { "SoCKit_top.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/SoCKit_top.v" 413 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1397583954495 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_n\[15\] " "Bidir \"HSMC_RX_n\[15\]\" has no driver" {  } { { "SoCKit_top.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/SoCKit_top.v" 413 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1397583954495 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_n\[16\] " "Bidir \"HSMC_RX_n\[16\]\" has no driver" {  } { { "SoCKit_top.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/SoCKit_top.v" 413 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1397583954495 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_p\[0\] " "Bidir \"HSMC_RX_p\[0\]\" has no driver" {  } { { "SoCKit_top.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/SoCKit_top.v" 414 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1397583954495 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_p\[1\] " "Bidir \"HSMC_RX_p\[1\]\" has no driver" {  } { { "SoCKit_top.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/SoCKit_top.v" 414 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1397583954495 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_p\[2\] " "Bidir \"HSMC_RX_p\[2\]\" has no driver" {  } { { "SoCKit_top.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/SoCKit_top.v" 414 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1397583954495 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_p\[3\] " "Bidir \"HSMC_RX_p\[3\]\" has no driver" {  } { { "SoCKit_top.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/SoCKit_top.v" 414 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1397583954495 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_p\[4\] " "Bidir \"HSMC_RX_p\[4\]\" has no driver" {  } { { "SoCKit_top.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/SoCKit_top.v" 414 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1397583954495 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_p\[5\] " "Bidir \"HSMC_RX_p\[5\]\" has no driver" {  } { { "SoCKit_top.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/SoCKit_top.v" 414 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1397583954495 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_p\[6\] " "Bidir \"HSMC_RX_p\[6\]\" has no driver" {  } { { "SoCKit_top.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/SoCKit_top.v" 414 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1397583954495 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_p\[7\] " "Bidir \"HSMC_RX_p\[7\]\" has no driver" {  } { { "SoCKit_top.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/SoCKit_top.v" 414 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1397583954495 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_p\[8\] " "Bidir \"HSMC_RX_p\[8\]\" has no driver" {  } { { "SoCKit_top.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/SoCKit_top.v" 414 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1397583954495 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_p\[9\] " "Bidir \"HSMC_RX_p\[9\]\" has no driver" {  } { { "SoCKit_top.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/SoCKit_top.v" 414 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1397583954495 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_p\[10\] " "Bidir \"HSMC_RX_p\[10\]\" has no driver" {  } { { "SoCKit_top.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/SoCKit_top.v" 414 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1397583954495 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_p\[11\] " "Bidir \"HSMC_RX_p\[11\]\" has no driver" {  } { { "SoCKit_top.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/SoCKit_top.v" 414 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1397583954495 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_p\[12\] " "Bidir \"HSMC_RX_p\[12\]\" has no driver" {  } { { "SoCKit_top.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/SoCKit_top.v" 414 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1397583954495 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_p\[13\] " "Bidir \"HSMC_RX_p\[13\]\" has no driver" {  } { { "SoCKit_top.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/SoCKit_top.v" 414 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1397583954495 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_p\[14\] " "Bidir \"HSMC_RX_p\[14\]\" has no driver" {  } { { "SoCKit_top.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/SoCKit_top.v" 414 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1397583954495 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_p\[15\] " "Bidir \"HSMC_RX_p\[15\]\" has no driver" {  } { { "SoCKit_top.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/SoCKit_top.v" 414 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1397583954495 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_p\[16\] " "Bidir \"HSMC_RX_p\[16\]\" has no driver" {  } { { "SoCKit_top.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/SoCKit_top.v" 414 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1397583954495 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_SDA " "Bidir \"HSMC_SDA\" has no driver" {  } { { "SoCKit_top.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/SoCKit_top.v" 416 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1397583954495 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_n\[0\] " "Bidir \"HSMC_TX_n\[0\]\" has no driver" {  } { { "SoCKit_top.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/SoCKit_top.v" 417 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1397583954495 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_n\[1\] " "Bidir \"HSMC_TX_n\[1\]\" has no driver" {  } { { "SoCKit_top.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/SoCKit_top.v" 417 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1397583954495 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_n\[2\] " "Bidir \"HSMC_TX_n\[2\]\" has no driver" {  } { { "SoCKit_top.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/SoCKit_top.v" 417 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1397583954495 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_n\[3\] " "Bidir \"HSMC_TX_n\[3\]\" has no driver" {  } { { "SoCKit_top.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/SoCKit_top.v" 417 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1397583954495 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_n\[4\] " "Bidir \"HSMC_TX_n\[4\]\" has no driver" {  } { { "SoCKit_top.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/SoCKit_top.v" 417 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1397583954495 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_n\[5\] " "Bidir \"HSMC_TX_n\[5\]\" has no driver" {  } { { "SoCKit_top.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/SoCKit_top.v" 417 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1397583954495 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_n\[6\] " "Bidir \"HSMC_TX_n\[6\]\" has no driver" {  } { { "SoCKit_top.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/SoCKit_top.v" 417 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1397583954495 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_n\[7\] " "Bidir \"HSMC_TX_n\[7\]\" has no driver" {  } { { "SoCKit_top.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/SoCKit_top.v" 417 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1397583954495 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_n\[8\] " "Bidir \"HSMC_TX_n\[8\]\" has no driver" {  } { { "SoCKit_top.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/SoCKit_top.v" 417 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1397583954495 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_n\[9\] " "Bidir \"HSMC_TX_n\[9\]\" has no driver" {  } { { "SoCKit_top.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/SoCKit_top.v" 417 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1397583954495 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_n\[10\] " "Bidir \"HSMC_TX_n\[10\]\" has no driver" {  } { { "SoCKit_top.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/SoCKit_top.v" 417 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1397583954495 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_n\[11\] " "Bidir \"HSMC_TX_n\[11\]\" has no driver" {  } { { "SoCKit_top.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/SoCKit_top.v" 417 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1397583954495 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_n\[12\] " "Bidir \"HSMC_TX_n\[12\]\" has no driver" {  } { { "SoCKit_top.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/SoCKit_top.v" 417 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1397583954495 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_n\[13\] " "Bidir \"HSMC_TX_n\[13\]\" has no driver" {  } { { "SoCKit_top.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/SoCKit_top.v" 417 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1397583954495 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_n\[14\] " "Bidir \"HSMC_TX_n\[14\]\" has no driver" {  } { { "SoCKit_top.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/SoCKit_top.v" 417 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1397583954495 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_n\[15\] " "Bidir \"HSMC_TX_n\[15\]\" has no driver" {  } { { "SoCKit_top.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/SoCKit_top.v" 417 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1397583954495 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_n\[16\] " "Bidir \"HSMC_TX_n\[16\]\" has no driver" {  } { { "SoCKit_top.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/SoCKit_top.v" 417 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1397583954495 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_p\[0\] " "Bidir \"HSMC_TX_p\[0\]\" has no driver" {  } { { "SoCKit_top.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/SoCKit_top.v" 418 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1397583954495 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_p\[1\] " "Bidir \"HSMC_TX_p\[1\]\" has no driver" {  } { { "SoCKit_top.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/SoCKit_top.v" 418 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1397583954495 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_p\[2\] " "Bidir \"HSMC_TX_p\[2\]\" has no driver" {  } { { "SoCKit_top.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/SoCKit_top.v" 418 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1397583954495 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_p\[3\] " "Bidir \"HSMC_TX_p\[3\]\" has no driver" {  } { { "SoCKit_top.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/SoCKit_top.v" 418 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1397583954495 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_p\[4\] " "Bidir \"HSMC_TX_p\[4\]\" has no driver" {  } { { "SoCKit_top.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/SoCKit_top.v" 418 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1397583954495 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_p\[5\] " "Bidir \"HSMC_TX_p\[5\]\" has no driver" {  } { { "SoCKit_top.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/SoCKit_top.v" 418 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1397583954495 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_p\[6\] " "Bidir \"HSMC_TX_p\[6\]\" has no driver" {  } { { "SoCKit_top.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/SoCKit_top.v" 418 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1397583954495 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_p\[7\] " "Bidir \"HSMC_TX_p\[7\]\" has no driver" {  } { { "SoCKit_top.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/SoCKit_top.v" 418 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1397583954495 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_p\[8\] " "Bidir \"HSMC_TX_p\[8\]\" has no driver" {  } { { "SoCKit_top.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/SoCKit_top.v" 418 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1397583954495 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_p\[9\] " "Bidir \"HSMC_TX_p\[9\]\" has no driver" {  } { { "SoCKit_top.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/SoCKit_top.v" 418 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1397583954495 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_p\[10\] " "Bidir \"HSMC_TX_p\[10\]\" has no driver" {  } { { "SoCKit_top.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/SoCKit_top.v" 418 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1397583954495 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_p\[11\] " "Bidir \"HSMC_TX_p\[11\]\" has no driver" {  } { { "SoCKit_top.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/SoCKit_top.v" 418 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1397583954495 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_p\[12\] " "Bidir \"HSMC_TX_p\[12\]\" has no driver" {  } { { "SoCKit_top.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/SoCKit_top.v" 418 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1397583954495 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_p\[13\] " "Bidir \"HSMC_TX_p\[13\]\" has no driver" {  } { { "SoCKit_top.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/SoCKit_top.v" 418 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1397583954495 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_p\[14\] " "Bidir \"HSMC_TX_p\[14\]\" has no driver" {  } { { "SoCKit_top.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/SoCKit_top.v" 418 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1397583954495 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_p\[15\] " "Bidir \"HSMC_TX_p\[15\]\" has no driver" {  } { { "SoCKit_top.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/SoCKit_top.v" 418 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1397583954495 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_p\[16\] " "Bidir \"HSMC_TX_p\[16\]\" has no driver" {  } { { "SoCKit_top.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/SoCKit_top.v" 418 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1397583954495 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SI5338_SCL " "Bidir \"SI5338_SCL\" has no driver" {  } { { "SoCKit_top.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/SoCKit_top.v" 443 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1397583954495 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SI5338_SDA " "Bidir \"SI5338_SDA\" has no driver" {  } { { "SoCKit_top.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/SoCKit_top.v" 444 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1397583954495 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "USB_B2_DATA\[0\] " "Bidir \"USB_B2_DATA\[0\]\" has no driver" {  } { { "SoCKit_top.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/SoCKit_top.v" 457 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1397583954495 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "USB_B2_DATA\[1\] " "Bidir \"USB_B2_DATA\[1\]\" has no driver" {  } { { "SoCKit_top.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/SoCKit_top.v" 457 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1397583954495 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "USB_B2_DATA\[2\] " "Bidir \"USB_B2_DATA\[2\]\" has no driver" {  } { { "SoCKit_top.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/SoCKit_top.v" 457 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1397583954495 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "USB_B2_DATA\[3\] " "Bidir \"USB_B2_DATA\[3\]\" has no driver" {  } { { "SoCKit_top.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/SoCKit_top.v" 457 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1397583954495 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "USB_B2_DATA\[4\] " "Bidir \"USB_B2_DATA\[4\]\" has no driver" {  } { { "SoCKit_top.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/SoCKit_top.v" 457 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1397583954495 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "USB_B2_DATA\[5\] " "Bidir \"USB_B2_DATA\[5\]\" has no driver" {  } { { "SoCKit_top.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/SoCKit_top.v" 457 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1397583954495 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "USB_B2_DATA\[6\] " "Bidir \"USB_B2_DATA\[6\]\" has no driver" {  } { { "SoCKit_top.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/SoCKit_top.v" 457 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1397583954495 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "USB_B2_DATA\[7\] " "Bidir \"USB_B2_DATA\[7\]\" has no driver" {  } { { "SoCKit_top.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/SoCKit_top.v" 457 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1397583954495 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "USB_SCL " "Bidir \"USB_SCL\" has no driver" {  } { { "SoCKit_top.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/SoCKit_top.v" 463 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1397583954495 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "USB_SDA " "Bidir \"USB_SDA\" has no driver" {  } { { "SoCKit_top.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/SoCKit_top.v" 464 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1397583954495 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "hps_io_hps_io_gpio_inst_GPIO00 " "Bidir \"hps_io_hps_io_gpio_inst_GPIO00\" has no driver" {  } { { "SoCKit_top.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/SoCKit_top.v" 544 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1397583954495 ""}  } {  } 0 13039 "The following bidir pins have no drivers" 0 0 "Quartus II" 0 -1 1397583954495 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[0\]~synth " "Node \"memory_mem_dq\[0\]~synth\"" {  } { { "SoCKit_top.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/SoCKit_top.v" 488 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1397583956892 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[1\]~synth " "Node \"memory_mem_dq\[1\]~synth\"" {  } { { "SoCKit_top.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/SoCKit_top.v" 488 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1397583956892 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[2\]~synth " "Node \"memory_mem_dq\[2\]~synth\"" {  } { { "SoCKit_top.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/SoCKit_top.v" 488 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1397583956892 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[3\]~synth " "Node \"memory_mem_dq\[3\]~synth\"" {  } { { "SoCKit_top.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/SoCKit_top.v" 488 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1397583956892 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[4\]~synth " "Node \"memory_mem_dq\[4\]~synth\"" {  } { { "SoCKit_top.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/SoCKit_top.v" 488 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1397583956892 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[5\]~synth " "Node \"memory_mem_dq\[5\]~synth\"" {  } { { "SoCKit_top.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/SoCKit_top.v" 488 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1397583956892 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[6\]~synth " "Node \"memory_mem_dq\[6\]~synth\"" {  } { { "SoCKit_top.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/SoCKit_top.v" 488 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1397583956892 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[7\]~synth " "Node \"memory_mem_dq\[7\]~synth\"" {  } { { "SoCKit_top.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/SoCKit_top.v" 488 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1397583956892 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[8\]~synth " "Node \"memory_mem_dq\[8\]~synth\"" {  } { { "SoCKit_top.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/SoCKit_top.v" 488 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1397583956892 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[9\]~synth " "Node \"memory_mem_dq\[9\]~synth\"" {  } { { "SoCKit_top.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/SoCKit_top.v" 488 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1397583956892 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[10\]~synth " "Node \"memory_mem_dq\[10\]~synth\"" {  } { { "SoCKit_top.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/SoCKit_top.v" 488 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1397583956892 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[11\]~synth " "Node \"memory_mem_dq\[11\]~synth\"" {  } { { "SoCKit_top.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/SoCKit_top.v" 488 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1397583956892 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[12\]~synth " "Node \"memory_mem_dq\[12\]~synth\"" {  } { { "SoCKit_top.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/SoCKit_top.v" 488 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1397583956892 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[13\]~synth " "Node \"memory_mem_dq\[13\]~synth\"" {  } { { "SoCKit_top.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/SoCKit_top.v" 488 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1397583956892 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[14\]~synth " "Node \"memory_mem_dq\[14\]~synth\"" {  } { { "SoCKit_top.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/SoCKit_top.v" 488 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1397583956892 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[15\]~synth " "Node \"memory_mem_dq\[15\]~synth\"" {  } { { "SoCKit_top.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/SoCKit_top.v" 488 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1397583956892 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[16\]~synth " "Node \"memory_mem_dq\[16\]~synth\"" {  } { { "SoCKit_top.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/SoCKit_top.v" 488 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1397583956892 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[17\]~synth " "Node \"memory_mem_dq\[17\]~synth\"" {  } { { "SoCKit_top.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/SoCKit_top.v" 488 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1397583956892 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[18\]~synth " "Node \"memory_mem_dq\[18\]~synth\"" {  } { { "SoCKit_top.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/SoCKit_top.v" 488 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1397583956892 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[19\]~synth " "Node \"memory_mem_dq\[19\]~synth\"" {  } { { "SoCKit_top.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/SoCKit_top.v" 488 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1397583956892 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[20\]~synth " "Node \"memory_mem_dq\[20\]~synth\"" {  } { { "SoCKit_top.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/SoCKit_top.v" 488 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1397583956892 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[21\]~synth " "Node \"memory_mem_dq\[21\]~synth\"" {  } { { "SoCKit_top.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/SoCKit_top.v" 488 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1397583956892 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[22\]~synth " "Node \"memory_mem_dq\[22\]~synth\"" {  } { { "SoCKit_top.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/SoCKit_top.v" 488 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1397583956892 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[23\]~synth " "Node \"memory_mem_dq\[23\]~synth\"" {  } { { "SoCKit_top.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/SoCKit_top.v" 488 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1397583956892 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[24\]~synth " "Node \"memory_mem_dq\[24\]~synth\"" {  } { { "SoCKit_top.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/SoCKit_top.v" 488 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1397583956892 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[25\]~synth " "Node \"memory_mem_dq\[25\]~synth\"" {  } { { "SoCKit_top.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/SoCKit_top.v" 488 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1397583956892 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[26\]~synth " "Node \"memory_mem_dq\[26\]~synth\"" {  } { { "SoCKit_top.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/SoCKit_top.v" 488 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1397583956892 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[27\]~synth " "Node \"memory_mem_dq\[27\]~synth\"" {  } { { "SoCKit_top.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/SoCKit_top.v" 488 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1397583956892 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[28\]~synth " "Node \"memory_mem_dq\[28\]~synth\"" {  } { { "SoCKit_top.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/SoCKit_top.v" 488 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1397583956892 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[29\]~synth " "Node \"memory_mem_dq\[29\]~synth\"" {  } { { "SoCKit_top.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/SoCKit_top.v" 488 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1397583956892 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[30\]~synth " "Node \"memory_mem_dq\[30\]~synth\"" {  } { { "SoCKit_top.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/SoCKit_top.v" 488 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1397583956892 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[31\]~synth " "Node \"memory_mem_dq\[31\]~synth\"" {  } { { "SoCKit_top.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/SoCKit_top.v" 488 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1397583956892 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dqs\[0\]~synth " "Node \"memory_mem_dqs\[0\]~synth\"" {  } { { "SoCKit_top.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/SoCKit_top.v" 489 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1397583956892 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dqs\[1\]~synth " "Node \"memory_mem_dqs\[1\]~synth\"" {  } { { "SoCKit_top.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/SoCKit_top.v" 489 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1397583956892 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dqs\[2\]~synth " "Node \"memory_mem_dqs\[2\]~synth\"" {  } { { "SoCKit_top.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/SoCKit_top.v" 489 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1397583956892 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dqs\[3\]~synth " "Node \"memory_mem_dqs\[3\]~synth\"" {  } { { "SoCKit_top.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/SoCKit_top.v" 489 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1397583956892 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dqs_n\[0\]~synth " "Node \"memory_mem_dqs_n\[0\]~synth\"" {  } { { "SoCKit_top.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/SoCKit_top.v" 490 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1397583956892 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dqs_n\[1\]~synth " "Node \"memory_mem_dqs_n\[1\]~synth\"" {  } { { "SoCKit_top.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/SoCKit_top.v" 490 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1397583956892 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dqs_n\[2\]~synth " "Node \"memory_mem_dqs_n\[2\]~synth\"" {  } { { "SoCKit_top.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/SoCKit_top.v" 490 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1397583956892 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dqs_n\[3\]~synth " "Node \"memory_mem_dqs_n\[3\]~synth\"" {  } { { "SoCKit_top.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/SoCKit_top.v" 490 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1397583956892 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_io_hps_io_emac1_inst_MDIO~synth " "Node \"hps_io_hps_io_emac1_inst_MDIO~synth\"" {  } { { "SoCKit_top.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/SoCKit_top.v" 500 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1397583956892 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_io_hps_io_qspi_inst_IO0~synth " "Node \"hps_io_hps_io_qspi_inst_IO0~synth\"" {  } { { "SoCKit_top.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/SoCKit_top.v" 508 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1397583956892 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_io_hps_io_qspi_inst_IO1~synth " "Node \"hps_io_hps_io_qspi_inst_IO1~synth\"" {  } { { "SoCKit_top.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/SoCKit_top.v" 509 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1397583956892 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_io_hps_io_qspi_inst_IO2~synth " "Node \"hps_io_hps_io_qspi_inst_IO2~synth\"" {  } { { "SoCKit_top.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/SoCKit_top.v" 510 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1397583956892 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_io_hps_io_qspi_inst_IO3~synth " "Node \"hps_io_hps_io_qspi_inst_IO3~synth\"" {  } { { "SoCKit_top.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/SoCKit_top.v" 511 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1397583956892 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_io_hps_io_sdio_inst_CMD~synth " "Node \"hps_io_hps_io_sdio_inst_CMD~synth\"" {  } { { "SoCKit_top.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/SoCKit_top.v" 514 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1397583956892 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_io_hps_io_sdio_inst_D0~synth " "Node \"hps_io_hps_io_sdio_inst_D0~synth\"" {  } { { "SoCKit_top.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/SoCKit_top.v" 515 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1397583956892 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_io_hps_io_sdio_inst_D1~synth " "Node \"hps_io_hps_io_sdio_inst_D1~synth\"" {  } { { "SoCKit_top.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/SoCKit_top.v" 516 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1397583956892 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_io_hps_io_sdio_inst_D2~synth " "Node \"hps_io_hps_io_sdio_inst_D2~synth\"" {  } { { "SoCKit_top.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/SoCKit_top.v" 518 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1397583956892 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_io_hps_io_sdio_inst_D3~synth " "Node \"hps_io_hps_io_sdio_inst_D3~synth\"" {  } { { "SoCKit_top.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/SoCKit_top.v" 519 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1397583956892 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_io_hps_io_usb1_inst_D0~synth " "Node \"hps_io_hps_io_usb1_inst_D0~synth\"" {  } { { "SoCKit_top.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/SoCKit_top.v" 520 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1397583956892 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_io_hps_io_usb1_inst_D1~synth " "Node \"hps_io_hps_io_usb1_inst_D1~synth\"" {  } { { "SoCKit_top.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/SoCKit_top.v" 521 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1397583956892 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_io_hps_io_usb1_inst_D2~synth " "Node \"hps_io_hps_io_usb1_inst_D2~synth\"" {  } { { "SoCKit_top.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/SoCKit_top.v" 522 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1397583956892 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_io_hps_io_usb1_inst_D3~synth " "Node \"hps_io_hps_io_usb1_inst_D3~synth\"" {  } { { "SoCKit_top.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/SoCKit_top.v" 523 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1397583956892 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_io_hps_io_usb1_inst_D4~synth " "Node \"hps_io_hps_io_usb1_inst_D4~synth\"" {  } { { "SoCKit_top.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/SoCKit_top.v" 524 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1397583956892 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_io_hps_io_usb1_inst_D5~synth " "Node \"hps_io_hps_io_usb1_inst_D5~synth\"" {  } { { "SoCKit_top.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/SoCKit_top.v" 525 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1397583956892 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_io_hps_io_usb1_inst_D6~synth " "Node \"hps_io_hps_io_usb1_inst_D6~synth\"" {  } { { "SoCKit_top.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/SoCKit_top.v" 526 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1397583956892 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_io_hps_io_usb1_inst_D7~synth " "Node \"hps_io_hps_io_usb1_inst_D7~synth\"" {  } { { "SoCKit_top.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/SoCKit_top.v" 527 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1397583956892 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_io_hps_io_i2c1_inst_SDA~synth " "Node \"hps_io_hps_io_i2c1_inst_SDA~synth\"" {  } { { "SoCKit_top.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/SoCKit_top.v" 542 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1397583956892 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_io_hps_io_i2c1_inst_SCL~synth " "Node \"hps_io_hps_io_i2c1_inst_SCL~synth\"" {  } { { "SoCKit_top.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/SoCKit_top.v" 543 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1397583956892 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Quartus II" 0 -1 1397583956892 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "AUD_DACDAT GND " "Pin \"AUD_DACDAT\" is stuck at GND" {  } { { "SoCKit_top.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/SoCKit_top.v" 304 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1397583956898 "|SoCKit_Top|AUD_DACDAT"} { "Warning" "WMLS_MLS_STUCK_PIN" "AUD_I2C_SCLK GND " "Pin \"AUD_I2C_SCLK\" is stuck at GND" {  } { { "SoCKit_top.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/SoCKit_top.v" 306 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1397583956898 "|SoCKit_Top|AUD_I2C_SCLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "AUD_MUTE GND " "Pin \"AUD_MUTE\" is stuck at GND" {  } { { "SoCKit_top.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/SoCKit_top.v" 308 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1397583956898 "|SoCKit_Top|AUD_MUTE"} { "Warning" "WMLS_MLS_STUCK_PIN" "AUD_XCK GND " "Pin \"AUD_XCK\" is stuck at GND" {  } { { "SoCKit_top.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/SoCKit_top.v" 309 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1397583956898 "|SoCKit_Top|AUD_XCK"} { "Warning" "WMLS_MLS_STUCK_PIN" "FAN_CTRL GND " "Pin \"FAN_CTRL\" is stuck at GND" {  } { { "SoCKit_top.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/SoCKit_top.v" 332 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1397583956898 "|SoCKit_Top|FAN_CTRL"} { "Warning" "WMLS_MLS_STUCK_PIN" "HSMC_CLKOUT_n\[1\] GND " "Pin \"HSMC_CLKOUT_n\[1\]\" is stuck at GND" {  } { { "SoCKit_top.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/SoCKit_top.v" 403 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1397583956898 "|SoCKit_Top|HSMC_CLKOUT_n[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HSMC_CLKOUT_n\[2\] GND " "Pin \"HSMC_CLKOUT_n\[2\]\" is stuck at GND" {  } { { "SoCKit_top.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/SoCKit_top.v" 403 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1397583956898 "|SoCKit_Top|HSMC_CLKOUT_n[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HSMC_CLKOUT_p\[1\] GND " "Pin \"HSMC_CLKOUT_p\[1\]\" is stuck at GND" {  } { { "SoCKit_top.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/SoCKit_top.v" 404 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1397583956898 "|SoCKit_Top|HSMC_CLKOUT_p[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HSMC_CLKOUT_p\[2\] GND " "Pin \"HSMC_CLKOUT_p\[2\]\" is stuck at GND" {  } { { "SoCKit_top.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/SoCKit_top.v" 404 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1397583956898 "|SoCKit_Top|HSMC_CLKOUT_p[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HSMC_CLK_OUT0 GND " "Pin \"HSMC_CLK_OUT0\" is stuck at GND" {  } { { "SoCKit_top.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/SoCKit_top.v" 406 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1397583956898 "|SoCKit_Top|HSMC_CLK_OUT0"} { "Warning" "WMLS_MLS_STUCK_PIN" "HSMC_SCL GND " "Pin \"HSMC_SCL\" is stuck at GND" {  } { { "SoCKit_top.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/SoCKit_top.v" 415 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1397583956898 "|SoCKit_Top|HSMC_SCL"} { "Warning" "WMLS_MLS_STUCK_PIN" "TEMP_CS_n GND " "Pin \"TEMP_CS_n\" is stuck at GND" {  } { { "SoCKit_top.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/SoCKit_top.v" 450 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1397583956898 "|SoCKit_Top|TEMP_CS_n"} { "Warning" "WMLS_MLS_STUCK_PIN" "TEMP_DIN GND " "Pin \"TEMP_DIN\" is stuck at GND" {  } { { "SoCKit_top.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/SoCKit_top.v" 451 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1397583956898 "|SoCKit_Top|TEMP_DIN"} { "Warning" "WMLS_MLS_STUCK_PIN" "TEMP_SCLK GND " "Pin \"TEMP_SCLK\" is stuck at GND" {  } { { "SoCKit_top.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/SoCKit_top.v" 453 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1397583956898 "|SoCKit_Top|TEMP_SCLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "USB_EMPTY GND " "Pin \"USB_EMPTY\" is stuck at GND" {  } { { "SoCKit_top.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/SoCKit_top.v" 458 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1397583956898 "|SoCKit_Top|USB_EMPTY"} { "Warning" "WMLS_MLS_STUCK_PIN" "USB_FULL GND " "Pin \"USB_FULL\" is stuck at GND" {  } { { "SoCKit_top.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/SoCKit_top.v" 459 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1397583956898 "|SoCKit_Top|USB_FULL"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[0\] GND " "Pin \"VGA_B\[0\]\" is stuck at GND" {  } { { "SoCKit_top.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/SoCKit_top.v" 468 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1397583956898 "|SoCKit_Top|VGA_B[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[1\] GND " "Pin \"VGA_B\[1\]\" is stuck at GND" {  } { { "SoCKit_top.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/SoCKit_top.v" 468 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1397583956898 "|SoCKit_Top|VGA_B[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[2\] GND " "Pin \"VGA_B\[2\]\" is stuck at GND" {  } { { "SoCKit_top.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/SoCKit_top.v" 468 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1397583956898 "|SoCKit_Top|VGA_B[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[3\] GND " "Pin \"VGA_B\[3\]\" is stuck at GND" {  } { { "SoCKit_top.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/SoCKit_top.v" 468 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1397583956898 "|SoCKit_Top|VGA_B[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[4\] GND " "Pin \"VGA_B\[4\]\" is stuck at GND" {  } { { "SoCKit_top.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/SoCKit_top.v" 468 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1397583956898 "|SoCKit_Top|VGA_B[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[6\] GND " "Pin \"VGA_B\[6\]\" is stuck at GND" {  } { { "SoCKit_top.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/SoCKit_top.v" 468 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1397583956898 "|SoCKit_Top|VGA_B[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[7\] GND " "Pin \"VGA_B\[7\]\" is stuck at GND" {  } { { "SoCKit_top.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/SoCKit_top.v" 468 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1397583956898 "|SoCKit_Top|VGA_B[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[0\] GND " "Pin \"VGA_G\[0\]\" is stuck at GND" {  } { { "SoCKit_top.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/SoCKit_top.v" 471 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1397583956898 "|SoCKit_Top|VGA_G[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[1\] GND " "Pin \"VGA_G\[1\]\" is stuck at GND" {  } { { "SoCKit_top.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/SoCKit_top.v" 471 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1397583956898 "|SoCKit_Top|VGA_G[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[2\] GND " "Pin \"VGA_G\[2\]\" is stuck at GND" {  } { { "SoCKit_top.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/SoCKit_top.v" 471 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1397583956898 "|SoCKit_Top|VGA_G[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[3\] GND " "Pin \"VGA_G\[3\]\" is stuck at GND" {  } { { "SoCKit_top.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/SoCKit_top.v" 471 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1397583956898 "|SoCKit_Top|VGA_G[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[4\] GND " "Pin \"VGA_G\[4\]\" is stuck at GND" {  } { { "SoCKit_top.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/SoCKit_top.v" 471 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1397583956898 "|SoCKit_Top|VGA_G[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[6\] GND " "Pin \"VGA_G\[6\]\" is stuck at GND" {  } { { "SoCKit_top.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/SoCKit_top.v" 471 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1397583956898 "|SoCKit_Top|VGA_G[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[7\] GND " "Pin \"VGA_G\[7\]\" is stuck at GND" {  } { { "SoCKit_top.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/SoCKit_top.v" 471 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1397583956898 "|SoCKit_Top|VGA_G[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_n VCC " "Pin \"VGA_SYNC_n\" is stuck at VCC" {  } { { "SoCKit_top.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/SoCKit_top.v" 474 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1397583956898 "|SoCKit_Top|VGA_SYNC_n"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1397583956898 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1397583958944 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "378 " "378 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1397583959850 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "lab3_hps_0_hps_io_border:border " "Timing-Driven Synthesis is running on partition \"lab3_hps_0_hps_io_border:border\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1397583960549 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sld_hub:auto_hub\|receive\[0\]\[0\] GND " "Pin \"sld_hub:auto_hub\|receive\[0\]\[0\]\" is stuck at GND" {  } { { "sld_hub.vhd" "" { Text "/opt/altera/quartus-13.1/quartus/libraries/megafunctions/sld_hub.vhd" 326 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1397583961355 "|SoCKit_Top|sld_hub:auto_hub|receive[0][0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1397583961355 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1397583961763 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "20 0 0 0 0 " "Adding 20 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1397583964486 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1397583964486 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "23 " "Design contains 23 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AUD_ADCDAT " "No output dependent on input pin \"AUD_ADCDAT\"" {  } { { "SoCKit_top.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/SoCKit_top.v" 301 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1397583965499 "|SoCKit_Top|AUD_ADCDAT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HSMC_CLKIN_n\[1\] " "No output dependent on input pin \"HSMC_CLKIN_n\[1\]\"" {  } { { "SoCKit_top.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/SoCKit_top.v" 401 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1397583965499 "|SoCKit_Top|HSMC_CLKIN_n[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HSMC_CLKIN_n\[2\] " "No output dependent on input pin \"HSMC_CLKIN_n\[2\]\"" {  } { { "SoCKit_top.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/SoCKit_top.v" 401 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1397583965499 "|SoCKit_Top|HSMC_CLKIN_n[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HSMC_CLKIN_p\[1\] " "No output dependent on input pin \"HSMC_CLKIN_p\[1\]\"" {  } { { "SoCKit_top.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/SoCKit_top.v" 402 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1397583965499 "|SoCKit_Top|HSMC_CLKIN_p[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HSMC_CLKIN_p\[2\] " "No output dependent on input pin \"HSMC_CLKIN_p\[2\]\"" {  } { { "SoCKit_top.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/SoCKit_top.v" 402 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1397583965499 "|SoCKit_Top|HSMC_CLKIN_p[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HSMC_CLK_IN0 " "No output dependent on input pin \"HSMC_CLK_IN0\"" {  } { { "SoCKit_top.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/SoCKit_top.v" 405 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1397583965499 "|SoCKit_Top|HSMC_CLK_IN0"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IRDA_RXD " "No output dependent on input pin \"IRDA_RXD\"" {  } { { "SoCKit_top.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/SoCKit_top.v" 421 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1397583965499 "|SoCKit_Top|IRDA_RXD"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "SoCKit_top.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/SoCKit_top.v" 424 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1397583965499 "|SoCKit_Top|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "SoCKit_top.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/SoCKit_top.v" 424 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1397583965499 "|SoCKit_Top|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "SoCKit_top.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/SoCKit_top.v" 424 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1397583965499 "|SoCKit_Top|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "SoCKit_top.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/SoCKit_top.v" 424 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1397583965499 "|SoCKit_Top|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "OSC_50_B3B " "No output dependent on input pin \"OSC_50_B3B\"" {  } { { "SoCKit_top.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/SoCKit_top.v" 430 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1397583965499 "|SoCKit_Top|OSC_50_B3B"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "OSC_50_B5B " "No output dependent on input pin \"OSC_50_B5B\"" {  } { { "SoCKit_top.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/SoCKit_top.v" 432 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1397583965499 "|SoCKit_Top|OSC_50_B5B"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "OSC_50_B8A " "No output dependent on input pin \"OSC_50_B8A\"" {  } { { "SoCKit_top.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/SoCKit_top.v" 433 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1397583965499 "|SoCKit_Top|OSC_50_B8A"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PCIE_PERST_n " "No output dependent on input pin \"PCIE_PERST_n\"" {  } { { "SoCKit_top.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/SoCKit_top.v" 436 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1397583965499 "|SoCKit_Top|PCIE_PERST_n"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PCIE_WAKE_n " "No output dependent on input pin \"PCIE_WAKE_n\"" {  } { { "SoCKit_top.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/SoCKit_top.v" 437 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1397583965499 "|SoCKit_Top|PCIE_WAKE_n"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RESET_n " "No output dependent on input pin \"RESET_n\"" {  } { { "SoCKit_top.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/SoCKit_top.v" 440 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1397583965499 "|SoCKit_Top|RESET_n"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TEMP_DOUT " "No output dependent on input pin \"TEMP_DOUT\"" {  } { { "SoCKit_top.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/SoCKit_top.v" 452 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1397583965499 "|SoCKit_Top|TEMP_DOUT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "USB_B2_CLK " "No output dependent on input pin \"USB_B2_CLK\"" {  } { { "SoCKit_top.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/SoCKit_top.v" 456 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1397583965499 "|SoCKit_Top|USB_B2_CLK"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "USB_OE_n " "No output dependent on input pin \"USB_OE_n\"" {  } { { "SoCKit_top.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/SoCKit_top.v" 460 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1397583965499 "|SoCKit_Top|USB_OE_n"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "USB_RD_n " "No output dependent on input pin \"USB_RD_n\"" {  } { { "SoCKit_top.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/SoCKit_top.v" 461 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1397583965499 "|SoCKit_Top|USB_RD_n"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "USB_RESET_n " "No output dependent on input pin \"USB_RESET_n\"" {  } { { "SoCKit_top.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/SoCKit_top.v" 462 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1397583965499 "|SoCKit_Top|USB_RESET_n"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "USB_WR_n " "No output dependent on input pin \"USB_WR_n\"" {  } { { "SoCKit_top.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/SoCKit_top.v" 465 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1397583965499 "|SoCKit_Top|USB_WR_n"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1397583965499 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2957 " "Implemented 2957 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "44 " "Implemented 44 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1397583965519 ""} { "Info" "ICUT_CUT_TM_OPINS" "99 " "Implemented 99 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1397583965519 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "150 " "Implemented 150 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1397583965519 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2005 " "Implemented 2005 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1397583965519 ""} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Implemented 8 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1397583965519 ""} { "Info" "ICUT_CUT_TM_DLLS" "1 " "Implemented 1 delay-locked loops" {  } {  } 0 21066 "Implemented %1!d! delay-locked loops" 0 0 "Quartus II" 0 -1 1397583965519 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1397583965519 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 256 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 256 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "538 " "Peak virtual memory: 538 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1397583965790 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 15 13:46:05 2014 " "Processing ended: Tue Apr 15 13:46:05 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1397583965790 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:29 " "Elapsed time: 00:00:29" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1397583965790 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1397583965790 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1397583965790 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1397583970236 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 32-bit " "Running Quartus II 32-bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.1 Build 166 11/26/2013 SJ Full Version " "Version 13.1.1 Build 166 11/26/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1397583970238 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 15 13:46:08 2014 " "Processing started: Tue Apr 15 13:46:08 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1397583970238 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1397583970238 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off lab3 -c SoCKit_Top " "Command: quartus_fit --read_settings_files=off --write_settings_files=off lab3 -c SoCKit_Top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1397583970238 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1397583970295 ""}
{ "Info" "0" "" "Project  = lab3" {  } {  } 0 0 "Project  = lab3" 0 0 "Fitter" 0 0 1397583970298 ""}
{ "Info" "0" "" "Revision = SoCKit_Top" {  } {  } 0 0 "Revision = SoCKit_Top" 0 0 "Fitter" 0 0 1397583970298 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1397583970766 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "SoCKit_Top 5CSXFC6D6F31C8ES " "Selected device 5CSXFC6D6F31C8ES for design \"SoCKit_Top\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1397583970902 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1397583971064 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1397583971064 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1397583971720 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1397583972986 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1397583973205 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "73 289 " "No exact pin location assignment(s) for 73 pins of 289 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_mem_a\[0\] " "Pin memory_mem_a\[0\] not assigned to an exact location on the device" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { memory_mem_a[0] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "memory_mem_a\[0\]" } } } } { "SoCKit_top.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/SoCKit_top.v" 478 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { memory_mem_a[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/" { { 0 { 0 ""} 0 427 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1397583976567 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_mem_a\[1\] " "Pin memory_mem_a\[1\] not assigned to an exact location on the device" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { memory_mem_a[1] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "memory_mem_a\[1\]" } } } } { "SoCKit_top.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/SoCKit_top.v" 478 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { memory_mem_a[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/" { { 0 { 0 ""} 0 428 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1397583976567 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_mem_a\[2\] " "Pin memory_mem_a\[2\] not assigned to an exact location on the device" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { memory_mem_a[2] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "memory_mem_a\[2\]" } } } } { "SoCKit_top.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/SoCKit_top.v" 478 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { memory_mem_a[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/" { { 0 { 0 ""} 0 429 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1397583976567 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_mem_a\[3\] " "Pin memory_mem_a\[3\] not assigned to an exact location on the device" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { memory_mem_a[3] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "memory_mem_a\[3\]" } } } } { "SoCKit_top.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/SoCKit_top.v" 478 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { memory_mem_a[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/" { { 0 { 0 ""} 0 430 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1397583976567 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_mem_a\[4\] " "Pin memory_mem_a\[4\] not assigned to an exact location on the device" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { memory_mem_a[4] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "memory_mem_a\[4\]" } } } } { "SoCKit_top.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/SoCKit_top.v" 478 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { memory_mem_a[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/" { { 0 { 0 ""} 0 431 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1397583976567 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_mem_a\[5\] " "Pin memory_mem_a\[5\] not assigned to an exact location on the device" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { memory_mem_a[5] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "memory_mem_a\[5\]" } } } } { "SoCKit_top.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/SoCKit_top.v" 478 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { memory_mem_a[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/" { { 0 { 0 ""} 0 432 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1397583976567 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_mem_a\[6\] " "Pin memory_mem_a\[6\] not assigned to an exact location on the device" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { memory_mem_a[6] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "memory_mem_a\[6\]" } } } } { "SoCKit_top.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/SoCKit_top.v" 478 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { memory_mem_a[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/" { { 0 { 0 ""} 0 433 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1397583976567 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_mem_a\[7\] " "Pin memory_mem_a\[7\] not assigned to an exact location on the device" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { memory_mem_a[7] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "memory_mem_a\[7\]" } } } } { "SoCKit_top.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/SoCKit_top.v" 478 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { memory_mem_a[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/" { { 0 { 0 ""} 0 434 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1397583976567 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_mem_a\[8\] " "Pin memory_mem_a\[8\] not assigned to an exact location on the device" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { memory_mem_a[8] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "memory_mem_a\[8\]" } } } } { "SoCKit_top.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/SoCKit_top.v" 478 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { memory_mem_a[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/" { { 0 { 0 ""} 0 435 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1397583976567 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_mem_a\[9\] " "Pin memory_mem_a\[9\] not assigned to an exact location on the device" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { memory_mem_a[9] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "memory_mem_a\[9\]" } } } } { "SoCKit_top.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/SoCKit_top.v" 478 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { memory_mem_a[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/" { { 0 { 0 ""} 0 436 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1397583976567 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_mem_a\[10\] " "Pin memory_mem_a\[10\] not assigned to an exact location on the device" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { memory_mem_a[10] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "memory_mem_a\[10\]" } } } } { "SoCKit_top.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/SoCKit_top.v" 478 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { memory_mem_a[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/" { { 0 { 0 ""} 0 437 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1397583976567 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_mem_a\[11\] " "Pin memory_mem_a\[11\] not assigned to an exact location on the device" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { memory_mem_a[11] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "memory_mem_a\[11\]" } } } } { "SoCKit_top.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/SoCKit_top.v" 478 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { memory_mem_a[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/" { { 0 { 0 ""} 0 438 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1397583976567 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_mem_a\[12\] " "Pin memory_mem_a\[12\] not assigned to an exact location on the device" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { memory_mem_a[12] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "memory_mem_a\[12\]" } } } } { "SoCKit_top.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/SoCKit_top.v" 478 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { memory_mem_a[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/" { { 0 { 0 ""} 0 439 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1397583976567 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_mem_a\[13\] " "Pin memory_mem_a\[13\] not assigned to an exact location on the device" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { memory_mem_a[13] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "memory_mem_a\[13\]" } } } } { "SoCKit_top.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/SoCKit_top.v" 478 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { memory_mem_a[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/" { { 0 { 0 ""} 0 440 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1397583976567 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_mem_a\[14\] " "Pin memory_mem_a\[14\] not assigned to an exact location on the device" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { memory_mem_a[14] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "memory_mem_a\[14\]" } } } } { "SoCKit_top.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/SoCKit_top.v" 478 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { memory_mem_a[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/" { { 0 { 0 ""} 0 441 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1397583976567 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_mem_ba\[0\] " "Pin memory_mem_ba\[0\] not assigned to an exact location on the device" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { memory_mem_ba[0] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "memory_mem_ba\[0\]" } } } } { "SoCKit_top.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/SoCKit_top.v" 479 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { memory_mem_ba[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/" { { 0 { 0 ""} 0 442 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1397583976567 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_mem_ba\[1\] " "Pin memory_mem_ba\[1\] not assigned to an exact location on the device" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { memory_mem_ba[1] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "memory_mem_ba\[1\]" } } } } { "SoCKit_top.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/SoCKit_top.v" 479 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { memory_mem_ba[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/" { { 0 { 0 ""} 0 443 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1397583976567 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_mem_ba\[2\] " "Pin memory_mem_ba\[2\] not assigned to an exact location on the device" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { memory_mem_ba[2] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "memory_mem_ba\[2\]" } } } } { "SoCKit_top.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/SoCKit_top.v" 479 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { memory_mem_ba[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/" { { 0 { 0 ""} 0 444 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1397583976567 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_mem_ck " "Pin memory_mem_ck not assigned to an exact location on the device" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { memory_mem_ck } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "memory_mem_ck" } } } } { "SoCKit_top.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/SoCKit_top.v" 480 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { memory_mem_ck } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/" { { 0 { 0 ""} 0 531 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1397583976567 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_mem_ck_n " "Pin memory_mem_ck_n not assigned to an exact location on the device" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { memory_mem_ck_n } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "memory_mem_ck_n" } } } } { "SoCKit_top.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/SoCKit_top.v" 481 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { memory_mem_ck_n } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/" { { 0 { 0 ""} 0 532 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1397583976567 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_mem_cke " "Pin memory_mem_cke not assigned to an exact location on the device" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { memory_mem_cke } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "memory_mem_cke" } } } } { "SoCKit_top.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/SoCKit_top.v" 482 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { memory_mem_cke } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/" { { 0 { 0 ""} 0 533 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1397583976567 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_mem_cs_n " "Pin memory_mem_cs_n not assigned to an exact location on the device" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { memory_mem_cs_n } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "memory_mem_cs_n" } } } } { "SoCKit_top.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/SoCKit_top.v" 483 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { memory_mem_cs_n } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/" { { 0 { 0 ""} 0 534 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1397583976567 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_mem_ras_n " "Pin memory_mem_ras_n not assigned to an exact location on the device" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { memory_mem_ras_n } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "memory_mem_ras_n" } } } } { "SoCKit_top.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/SoCKit_top.v" 484 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { memory_mem_ras_n } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/" { { 0 { 0 ""} 0 535 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1397583976567 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_mem_cas_n " "Pin memory_mem_cas_n not assigned to an exact location on the device" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { memory_mem_cas_n } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "memory_mem_cas_n" } } } } { "SoCKit_top.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/SoCKit_top.v" 485 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { memory_mem_cas_n } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/" { { 0 { 0 ""} 0 536 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1397583976567 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_mem_we_n " "Pin memory_mem_we_n not assigned to an exact location on the device" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { memory_mem_we_n } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "memory_mem_we_n" } } } } { "SoCKit_top.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/SoCKit_top.v" 486 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { memory_mem_we_n } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/" { { 0 { 0 ""} 0 537 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1397583976567 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_mem_reset_n " "Pin memory_mem_reset_n not assigned to an exact location on the device" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { memory_mem_reset_n } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "memory_mem_reset_n" } } } } { "SoCKit_top.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/SoCKit_top.v" 487 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { memory_mem_reset_n } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/" { { 0 { 0 ""} 0 538 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1397583976567 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_mem_odt " "Pin memory_mem_odt not assigned to an exact location on the device" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { memory_mem_odt } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "memory_mem_odt" } } } } { "SoCKit_top.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/SoCKit_top.v" 491 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { memory_mem_odt } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/" { { 0 { 0 ""} 0 539 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1397583976567 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_mem_dm\[0\] " "Pin memory_mem_dm\[0\] not assigned to an exact location on the device" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { memory_mem_dm[0] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "memory_mem_dm\[0\]" } } } } { "SoCKit_top.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/SoCKit_top.v" 492 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { memory_mem_dm[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/" { { 0 { 0 ""} 0 485 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1397583976567 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_mem_dm\[1\] " "Pin memory_mem_dm\[1\] not assigned to an exact location on the device" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { memory_mem_dm[1] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "memory_mem_dm\[1\]" } } } } { "SoCKit_top.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/SoCKit_top.v" 492 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { memory_mem_dm[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/" { { 0 { 0 ""} 0 486 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1397583976567 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_mem_dm\[2\] " "Pin memory_mem_dm\[2\] not assigned to an exact location on the device" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { memory_mem_dm[2] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "memory_mem_dm\[2\]" } } } } { "SoCKit_top.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/SoCKit_top.v" 492 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { memory_mem_dm[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/" { { 0 { 0 ""} 0 487 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1397583976567 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_mem_dm\[3\] " "Pin memory_mem_dm\[3\] not assigned to an exact location on the device" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { memory_mem_dm[3] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "memory_mem_dm\[3\]" } } } } { "SoCKit_top.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/SoCKit_top.v" 492 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { memory_mem_dm[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/" { { 0 { 0 ""} 0 488 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1397583976567 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hps_io_hps_io_gpio_inst_GPIO00 " "Pin hps_io_hps_io_gpio_inst_GPIO00 not assigned to an exact location on the device" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { hps_io_hps_io_gpio_inst_GPIO00 } } } { "SoCKit_top.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/SoCKit_top.v" 544 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { hps_io_hps_io_gpio_inst_GPIO00 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/" { { 0 { 0 ""} 0 591 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1397583976567 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_mem_dq\[0\] " "Pin memory_mem_dq\[0\] not assigned to an exact location on the device" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { memory_mem_dq[0] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[0\]" } } } } { "SoCKit_top.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/SoCKit_top.v" 488 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { memory_mem_dq[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/" { { 0 { 0 ""} 0 445 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1397583976567 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_mem_dq\[1\] " "Pin memory_mem_dq\[1\] not assigned to an exact location on the device" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { memory_mem_dq[1] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[1\]" } } } } { "SoCKit_top.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/SoCKit_top.v" 488 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { memory_mem_dq[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/" { { 0 { 0 ""} 0 446 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1397583976567 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_mem_dq\[2\] " "Pin memory_mem_dq\[2\] not assigned to an exact location on the device" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { memory_mem_dq[2] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[2\]" } } } } { "SoCKit_top.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/SoCKit_top.v" 488 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { memory_mem_dq[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/" { { 0 { 0 ""} 0 447 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1397583976567 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_mem_dq\[3\] " "Pin memory_mem_dq\[3\] not assigned to an exact location on the device" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { memory_mem_dq[3] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[3\]" } } } } { "SoCKit_top.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/SoCKit_top.v" 488 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { memory_mem_dq[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/" { { 0 { 0 ""} 0 448 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1397583976567 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_mem_dq\[4\] " "Pin memory_mem_dq\[4\] not assigned to an exact location on the device" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { memory_mem_dq[4] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[4\]" } } } } { "SoCKit_top.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/SoCKit_top.v" 488 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { memory_mem_dq[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/" { { 0 { 0 ""} 0 449 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1397583976567 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_mem_dq\[5\] " "Pin memory_mem_dq\[5\] not assigned to an exact location on the device" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { memory_mem_dq[5] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[5\]" } } } } { "SoCKit_top.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/SoCKit_top.v" 488 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { memory_mem_dq[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/" { { 0 { 0 ""} 0 450 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1397583976567 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_mem_dq\[6\] " "Pin memory_mem_dq\[6\] not assigned to an exact location on the device" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { memory_mem_dq[6] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[6\]" } } } } { "SoCKit_top.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/SoCKit_top.v" 488 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { memory_mem_dq[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/" { { 0 { 0 ""} 0 451 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1397583976567 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_mem_dq\[7\] " "Pin memory_mem_dq\[7\] not assigned to an exact location on the device" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { memory_mem_dq[7] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[7\]" } } } } { "SoCKit_top.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/SoCKit_top.v" 488 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { memory_mem_dq[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/" { { 0 { 0 ""} 0 452 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1397583976567 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_mem_dq\[8\] " "Pin memory_mem_dq\[8\] not assigned to an exact location on the device" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { memory_mem_dq[8] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[8\]" } } } } { "SoCKit_top.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/SoCKit_top.v" 488 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { memory_mem_dq[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/" { { 0 { 0 ""} 0 453 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1397583976567 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_mem_dq\[9\] " "Pin memory_mem_dq\[9\] not assigned to an exact location on the device" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { memory_mem_dq[9] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[9\]" } } } } { "SoCKit_top.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/SoCKit_top.v" 488 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { memory_mem_dq[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/" { { 0 { 0 ""} 0 454 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1397583976567 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_mem_dq\[10\] " "Pin memory_mem_dq\[10\] not assigned to an exact location on the device" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { memory_mem_dq[10] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[10\]" } } } } { "SoCKit_top.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/SoCKit_top.v" 488 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { memory_mem_dq[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/" { { 0 { 0 ""} 0 455 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1397583976567 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_mem_dq\[11\] " "Pin memory_mem_dq\[11\] not assigned to an exact location on the device" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { memory_mem_dq[11] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[11\]" } } } } { "SoCKit_top.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/SoCKit_top.v" 488 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { memory_mem_dq[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/" { { 0 { 0 ""} 0 456 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1397583976567 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_mem_dq\[12\] " "Pin memory_mem_dq\[12\] not assigned to an exact location on the device" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { memory_mem_dq[12] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[12\]" } } } } { "SoCKit_top.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/SoCKit_top.v" 488 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { memory_mem_dq[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/" { { 0 { 0 ""} 0 457 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1397583976567 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_mem_dq\[13\] " "Pin memory_mem_dq\[13\] not assigned to an exact location on the device" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { memory_mem_dq[13] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[13\]" } } } } { "SoCKit_top.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/SoCKit_top.v" 488 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { memory_mem_dq[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/" { { 0 { 0 ""} 0 458 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1397583976567 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_mem_dq\[14\] " "Pin memory_mem_dq\[14\] not assigned to an exact location on the device" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { memory_mem_dq[14] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[14\]" } } } } { "SoCKit_top.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/SoCKit_top.v" 488 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { memory_mem_dq[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/" { { 0 { 0 ""} 0 459 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1397583976567 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_mem_dq\[15\] " "Pin memory_mem_dq\[15\] not assigned to an exact location on the device" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { memory_mem_dq[15] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[15\]" } } } } { "SoCKit_top.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/SoCKit_top.v" 488 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { memory_mem_dq[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/" { { 0 { 0 ""} 0 460 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1397583976567 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_mem_dq\[16\] " "Pin memory_mem_dq\[16\] not assigned to an exact location on the device" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { memory_mem_dq[16] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[16\]" } } } } { "SoCKit_top.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/SoCKit_top.v" 488 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { memory_mem_dq[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/" { { 0 { 0 ""} 0 461 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1397583976567 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_mem_dq\[17\] " "Pin memory_mem_dq\[17\] not assigned to an exact location on the device" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { memory_mem_dq[17] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[17\]" } } } } { "SoCKit_top.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/SoCKit_top.v" 488 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { memory_mem_dq[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/" { { 0 { 0 ""} 0 462 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1397583976567 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_mem_dq\[18\] " "Pin memory_mem_dq\[18\] not assigned to an exact location on the device" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { memory_mem_dq[18] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[18\]" } } } } { "SoCKit_top.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/SoCKit_top.v" 488 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { memory_mem_dq[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/" { { 0 { 0 ""} 0 463 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1397583976567 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_mem_dq\[19\] " "Pin memory_mem_dq\[19\] not assigned to an exact location on the device" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { memory_mem_dq[19] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[19\]" } } } } { "SoCKit_top.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/SoCKit_top.v" 488 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { memory_mem_dq[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/" { { 0 { 0 ""} 0 464 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1397583976567 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_mem_dq\[20\] " "Pin memory_mem_dq\[20\] not assigned to an exact location on the device" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { memory_mem_dq[20] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[20\]" } } } } { "SoCKit_top.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/SoCKit_top.v" 488 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { memory_mem_dq[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/" { { 0 { 0 ""} 0 465 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1397583976567 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_mem_dq\[21\] " "Pin memory_mem_dq\[21\] not assigned to an exact location on the device" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { memory_mem_dq[21] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[21\]" } } } } { "SoCKit_top.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/SoCKit_top.v" 488 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { memory_mem_dq[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/" { { 0 { 0 ""} 0 466 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1397583976567 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_mem_dq\[22\] " "Pin memory_mem_dq\[22\] not assigned to an exact location on the device" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { memory_mem_dq[22] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[22\]" } } } } { "SoCKit_top.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/SoCKit_top.v" 488 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { memory_mem_dq[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/" { { 0 { 0 ""} 0 467 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1397583976567 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_mem_dq\[23\] " "Pin memory_mem_dq\[23\] not assigned to an exact location on the device" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { memory_mem_dq[23] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[23\]" } } } } { "SoCKit_top.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/SoCKit_top.v" 488 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { memory_mem_dq[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/" { { 0 { 0 ""} 0 468 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1397583976567 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_mem_dq\[24\] " "Pin memory_mem_dq\[24\] not assigned to an exact location on the device" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { memory_mem_dq[24] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[24\]" } } } } { "SoCKit_top.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/SoCKit_top.v" 488 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { memory_mem_dq[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/" { { 0 { 0 ""} 0 469 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1397583976567 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_mem_dq\[25\] " "Pin memory_mem_dq\[25\] not assigned to an exact location on the device" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { memory_mem_dq[25] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[25\]" } } } } { "SoCKit_top.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/SoCKit_top.v" 488 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { memory_mem_dq[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/" { { 0 { 0 ""} 0 470 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1397583976567 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_mem_dq\[26\] " "Pin memory_mem_dq\[26\] not assigned to an exact location on the device" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { memory_mem_dq[26] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[26\]" } } } } { "SoCKit_top.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/SoCKit_top.v" 488 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { memory_mem_dq[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/" { { 0 { 0 ""} 0 471 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1397583976567 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_mem_dq\[27\] " "Pin memory_mem_dq\[27\] not assigned to an exact location on the device" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { memory_mem_dq[27] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[27\]" } } } } { "SoCKit_top.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/SoCKit_top.v" 488 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { memory_mem_dq[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/" { { 0 { 0 ""} 0 472 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1397583976567 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_mem_dq\[28\] " "Pin memory_mem_dq\[28\] not assigned to an exact location on the device" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { memory_mem_dq[28] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[28\]" } } } } { "SoCKit_top.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/SoCKit_top.v" 488 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { memory_mem_dq[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/" { { 0 { 0 ""} 0 473 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1397583976567 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_mem_dq\[29\] " "Pin memory_mem_dq\[29\] not assigned to an exact location on the device" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { memory_mem_dq[29] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[29\]" } } } } { "SoCKit_top.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/SoCKit_top.v" 488 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { memory_mem_dq[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/" { { 0 { 0 ""} 0 474 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1397583976567 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_mem_dq\[30\] " "Pin memory_mem_dq\[30\] not assigned to an exact location on the device" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { memory_mem_dq[30] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[30\]" } } } } { "SoCKit_top.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/SoCKit_top.v" 488 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { memory_mem_dq[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/" { { 0 { 0 ""} 0 475 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1397583976567 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_mem_dq\[31\] " "Pin memory_mem_dq\[31\] not assigned to an exact location on the device" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { memory_mem_dq[31] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[31\]" } } } } { "SoCKit_top.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/SoCKit_top.v" 488 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { memory_mem_dq[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/" { { 0 { 0 ""} 0 476 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1397583976567 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_mem_dqs\[0\] " "Pin memory_mem_dqs\[0\] not assigned to an exact location on the device" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { memory_mem_dqs[0] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "memory_mem_dqs\[0\]" } } } } { "SoCKit_top.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/SoCKit_top.v" 489 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { memory_mem_dqs[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/" { { 0 { 0 ""} 0 477 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1397583976567 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_mem_dqs\[1\] " "Pin memory_mem_dqs\[1\] not assigned to an exact location on the device" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { memory_mem_dqs[1] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "memory_mem_dqs\[1\]" } } } } { "SoCKit_top.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/SoCKit_top.v" 489 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { memory_mem_dqs[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/" { { 0 { 0 ""} 0 478 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1397583976567 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_mem_dqs\[2\] " "Pin memory_mem_dqs\[2\] not assigned to an exact location on the device" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { memory_mem_dqs[2] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "memory_mem_dqs\[2\]" } } } } { "SoCKit_top.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/SoCKit_top.v" 489 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { memory_mem_dqs[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/" { { 0 { 0 ""} 0 479 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1397583976567 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_mem_dqs\[3\] " "Pin memory_mem_dqs\[3\] not assigned to an exact location on the device" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { memory_mem_dqs[3] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "memory_mem_dqs\[3\]" } } } } { "SoCKit_top.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/SoCKit_top.v" 489 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { memory_mem_dqs[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/" { { 0 { 0 ""} 0 480 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1397583976567 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_mem_dqs_n\[0\] " "Pin memory_mem_dqs_n\[0\] not assigned to an exact location on the device" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { memory_mem_dqs_n[0] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "memory_mem_dqs_n\[0\]" } } } } { "SoCKit_top.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/SoCKit_top.v" 490 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { memory_mem_dqs_n[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/" { { 0 { 0 ""} 0 481 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1397583976567 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_mem_dqs_n\[1\] " "Pin memory_mem_dqs_n\[1\] not assigned to an exact location on the device" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { memory_mem_dqs_n[1] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "memory_mem_dqs_n\[1\]" } } } } { "SoCKit_top.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/SoCKit_top.v" 490 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { memory_mem_dqs_n[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/" { { 0 { 0 ""} 0 482 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1397583976567 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_mem_dqs_n\[2\] " "Pin memory_mem_dqs_n\[2\] not assigned to an exact location on the device" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { memory_mem_dqs_n[2] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "memory_mem_dqs_n\[2\]" } } } } { "SoCKit_top.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/SoCKit_top.v" 490 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { memory_mem_dqs_n[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/" { { 0 { 0 ""} 0 483 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1397583976567 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_mem_dqs_n\[3\] " "Pin memory_mem_dqs_n\[3\] not assigned to an exact location on the device" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { memory_mem_dqs_n[3] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "memory_mem_dqs_n\[3\]" } } } } { "SoCKit_top.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/SoCKit_top.v" 490 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { memory_mem_dqs_n[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/" { { 0 { 0 ""} 0 484 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1397583976567 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_oct_rzqin " "Pin memory_oct_rzqin not assigned to an exact location on the device" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { memory_oct_rzqin } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "memory_oct_rzqin" } } } } { "SoCKit_top.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/SoCKit_top.v" 493 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { memory_oct_rzqin } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/" { { 0 { 0 ""} 0 540 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1397583976567 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1397583976567 ""}
{ "Critical Warning" "WFOCT_PINS_MISSING_LOCATION_INFO" "1 1 " "No exact pin location assignment(s) for 1 RUP, RDN, or RZQ pins of 1 total RUP, RDN or RZQ pins" { { "Info" "IFOCT_PIN_MISSING_LOCATION_INFO" "memory_oct_rzqin " "RUP, RDN, or RZQ pin memory_oct_rzqin not assigned to an exact location on the device" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { memory_oct_rzqin } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "memory_oct_rzqin" } } } } { "SoCKit_top.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/SoCKit_top.v" 493 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { memory_oct_rzqin } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/" { { 0 { 0 ""} 0 540 9662 10382 0}  }  } }  } 0 174074 "RUP, RDN, or RZQ pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1397583976645 ""}  } {  } 1 174073 "No exact pin location assignment(s) for %1!d! RUP, RDN, or RZQ pins of %2!d! total RUP, RDN or RZQ pins" 0 0 "Fitter" 0 -1 1397583976645 ""}
{ "Warning" "WXIBISO_RLC_RECORD_NOT_FOUND" "5CSXFC6 FBGA 896 " "Dummy RLC values generated in IBIS model files for device 5CSXFC6 with package FBGA and pin count 896" {  } {  } 0 205009 "Dummy RLC values generated in IBIS model files for device %1!s! with package %2!s! and pin count %3!d!" 0 0 "Fitter" 0 -1 1397584013949 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1397584014002 ""}
{ "Warning" "WXIBISO_RLC_RECORD_NOT_FOUND" "5CSXFC6 FBGA 896 " "Dummy RLC values generated in IBIS model files for device 5CSXFC6 with package FBGA and pin count 896" {  } {  } 0 205009 "Dummy RLC values generated in IBIS model files for device %1!s! with package %2!s! and pin count %3!d!" 0 0 "Fitter" 0 -1 1397584031984 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "5 s (5 global) " "Automatically promoted 5 clocks (5 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_fpga_interfaces:fpga_interfaces\|h2f_rst_n\[0\]~CLKENA0 3 global CLKCTRL_G13 " "lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_fpga_interfaces:fpga_interfaces\|h2f_rst_n\[0\]~CLKENA0 with 3 fanout uses global clock CLKCTRL_G13" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Quartus II" 0 -1 1397584032004 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "OSC_50_B4A~inputCLKENA0 708 global CLKCTRL_G4 " "OSC_50_B4A~inputCLKENA0 with 708 fanout uses global clock CLKCTRL_G4" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Quartus II" 0 -1 1397584032004 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "altera_internal_jtag~TCKUTAPCLKENA0 296 global CLKCTRL_G3 " "altera_internal_jtag~TCKUTAPCLKENA0 with 296 fanout uses global clock CLKCTRL_G3" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Quartus II" 0 -1 1397584032004 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Quartus II" 0 -1 1397584032004 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "lab3:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out~CLKENA0 371 global CLKCTRL_G2 " "lab3:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out~CLKENA0 with 371 fanout uses global clock CLKCTRL_G2" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Quartus II" 0 -1 1397584032004 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Quartus II" 0 -1 1397584032004 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "lab3:u0\|lab3_master_0:master_0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out~CLKENA0 186 global CLKCTRL_G0 " "lab3:u0\|lab3_master_0:master_0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out~CLKENA0 with 186 fanout uses global clock CLKCTRL_G0" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Quartus II" 0 -1 1397584032004 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Quartus II" 0 -1 1397584032004 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1397584032004 ""}
{ "Warning" "WXIBISO_RLC_RECORD_NOT_FOUND" "5CSXFC6 FBGA 896 " "Dummy RLC values generated in IBIS model files for device 5CSXFC6 with package FBGA and pin count 896" {  } {  } 0 205009 "Dummy RLC values generated in IBIS model files for device %1!s! with package %2!s! and pin count %3!d!" 0 0 "Fitter" 0 -1 1397584034067 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:20 " "Fitter periphery placement operations ending: elapsed time is 00:00:20" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1397584034094 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_avalon_st_clock_crosser " "Entity altera_avalon_st_clock_crosser" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1397584047338 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1397584047338 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1397584047338 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1397584047338 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1397584047338 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1397584047338 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1397584047338 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1397584047338 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1397584047338 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1397584047338 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1397584047338 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1397584047338 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1397584047338 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1397584047338 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1397584047338 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1397584047338 ""}
{ "Info" "ISTA_SDC_FOUND" "lab3/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'lab3/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1397584047445 ""}
{ "Info" "ISTA_SDC_FOUND" "lab3/synthesis/submodules/altera_avalon_st_jtag_interface.sdc " "Reading SDC File: 'lab3/synthesis/submodules/altera_avalon_st_jtag_interface.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1397584047470 ""}
{ "Info" "ISTA_SDC_FOUND" "lab3/synthesis/submodules/hps_sdram_p0.sdc " "Reading SDC File: 'lab3/synthesis/submodules/hps_sdram_p0.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1397584047479 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1397584047489 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_sdram_p0.sdc 527 *:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|* clock or keeper or register or port or pin or cell or partition " "Ignored filter at hps_sdram_p0.sdc(527): *:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/lab3/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/lab3/synthesis/submodules/hps_sdram_p0.sdc" 527 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1397584048974 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_sdram_p0.sdc 527 Argument <from> is not an object ID " "Ignored set_false_path at hps_sdram_p0.sdc(527): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \$\{prefix\}\|*s0\|* -to \[get_clocks \$local_pll_write_clk\] " "set_false_path -from \$\{prefix\}\|*s0\|* -to \[get_clocks \$local_pll_write_clk\]" {  } { { "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/lab3/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/lab3/synthesis/submodules/hps_sdram_p0.sdc" 527 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1397584048975 ""}  } { { "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/lab3/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/lab3/synthesis/submodules/hps_sdram_p0.sdc" 527 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1397584048975 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_sdram_p0.sdc 528 *:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at hps_sdram_p0.sdc(528): *:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/lab3/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/lab3/synthesis/submodules/hps_sdram_p0.sdc" 528 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1397584048979 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_sdram_p0.sdc 528 Argument <to> is not an object ID " "Ignored set_false_path at hps_sdram_p0.sdc(528): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_clocks \$local_pll_write_clk\] -to \$\{prefix\}\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\] " "set_false_path -from \[get_clocks \$local_pll_write_clk\] -to \$\{prefix\}\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\]" {  } { { "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/lab3/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/lab3/synthesis/submodules/hps_sdram_p0.sdc" 528 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1397584048980 ""}  } { { "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/lab3/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/lab3/synthesis/submodules/hps_sdram_p0.sdc" 528 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1397584048980 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "OSC_50_B4A " "Node: OSC_50_B4A was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1397584049015 "|SoCKit_Top|OSC_50_B4A"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "hps_io_hps_io_usb1_inst_CLK " "Node: hps_io_hps_io_usb1_inst_CLK was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1397584049015 "|SoCKit_Top|hps_io_hps_io_usb1_inst_CLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "hps_io_hps_io_i2c1_inst_SCL " "Node: hps_io_hps_io_i2c1_inst_SCL was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1397584049015 "|SoCKit_Top|hps_io_hps_io_i2c1_inst_SCL"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1397584049024 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1397584049024 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1397584049024 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1397584049024 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1397584049024 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1397584049024 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1397584049024 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1397584049024 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1397584049024 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1397584049024 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1397584049024 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1397584049024 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1397584049024 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1397584049024 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1397584049024 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1397584049024 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1397584049024 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1397584049024 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1397584049111 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Fitter" 0 -1 1397584049111 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs\[0\]_IN (Rise) memory_mem_dqs\[0\]_IN (Rise) 0.000 0.080 " "Setup clock transfer from memory_mem_dqs\[0\]_IN (Rise) to memory_mem_dqs\[0\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1397584049178 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs\[0\]_IN (Rise) memory_mem_dqs\[0\]_IN (Fall) 0.000 0.080 " "Setup clock transfer from memory_mem_dqs\[0\]_IN (Rise) to memory_mem_dqs\[0\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1397584049178 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs\[1\]_IN (Rise) memory_mem_dqs\[1\]_IN (Rise) 0.000 0.080 " "Setup clock transfer from memory_mem_dqs\[1\]_IN (Rise) to memory_mem_dqs\[1\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1397584049178 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs\[1\]_IN (Rise) memory_mem_dqs\[1\]_IN (Fall) 0.000 0.080 " "Setup clock transfer from memory_mem_dqs\[1\]_IN (Rise) to memory_mem_dqs\[1\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1397584049178 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs\[2\]_IN (Rise) memory_mem_dqs\[2\]_IN (Rise) 0.000 0.080 " "Setup clock transfer from memory_mem_dqs\[2\]_IN (Rise) to memory_mem_dqs\[2\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1397584049178 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs\[2\]_IN (Rise) memory_mem_dqs\[2\]_IN (Fall) 0.000 0.080 " "Setup clock transfer from memory_mem_dqs\[2\]_IN (Rise) to memory_mem_dqs\[2\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1397584049178 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs\[3\]_IN (Rise) memory_mem_dqs\[3\]_IN (Rise) 0.000 0.080 " "Setup clock transfer from memory_mem_dqs\[3\]_IN (Rise) to memory_mem_dqs\[3\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1397584049178 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs\[3\]_IN (Rise) memory_mem_dqs\[3\]_IN (Fall) 0.000 0.080 " "Setup clock transfer from memory_mem_dqs\[3\]_IN (Rise) to memory_mem_dqs\[3\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1397584049178 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs\[0\]_OUT (Rise) 0.000 0.110 " "Setup clock transfer from lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1397584049178 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs\[0\]_OUT (Rise) 0.000 0.110 " "Hold clock transfer from lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1397584049178 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs\[0\]_OUT (Rise) 0.000 0.110 " "Setup clock transfer from lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1397584049178 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs\[0\]_OUT (Rise) 0.000 0.110 " "Hold clock transfer from lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1397584049178 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) memory_mem_dqs\[0\]_OUT (Fall) 0.000 0.110 " "Setup clock transfer from lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to memory_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1397584049178 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) memory_mem_dqs\[0\]_OUT (Fall) 0.000 0.110 " "Hold clock transfer from lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to memory_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1397584049178 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) memory_mem_dqs\[0\]_OUT (Fall) 0.000 0.190 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.190" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1397584049178 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) memory_mem_dqs\[0\]_OUT (Fall) 0.000 0.190 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.190" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1397584049178 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) memory_mem_dqs\[0\]_OUT (Fall) 0.000 0.190 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.190" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1397584049178 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) memory_mem_dqs\[0\]_OUT (Fall) 0.000 0.190 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.190" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1397584049178 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs\[1\]_OUT (Rise) 0.000 0.110 " "Setup clock transfer from lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1397584049178 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs\[1\]_OUT (Rise) 0.000 0.110 " "Hold clock transfer from lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1397584049178 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs\[1\]_OUT (Rise) 0.000 0.110 " "Setup clock transfer from lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1397584049178 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs\[1\]_OUT (Rise) 0.000 0.110 " "Hold clock transfer from lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1397584049178 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) memory_mem_dqs\[1\]_OUT (Fall) 0.000 0.110 " "Setup clock transfer from lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to memory_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1397584049178 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) memory_mem_dqs\[1\]_OUT (Fall) 0.000 0.110 " "Hold clock transfer from lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to memory_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1397584049178 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) memory_mem_dqs\[1\]_OUT (Fall) 0.000 0.190 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.190" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1397584049178 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) memory_mem_dqs\[1\]_OUT (Fall) 0.000 0.190 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.190" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1397584049178 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) memory_mem_dqs\[1\]_OUT (Fall) 0.000 0.190 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.190" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1397584049178 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) memory_mem_dqs\[1\]_OUT (Fall) 0.000 0.190 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.190" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1397584049178 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs\[2\]_OUT (Rise) 0.000 0.110 " "Setup clock transfer from lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1397584049178 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs\[2\]_OUT (Rise) 0.000 0.110 " "Hold clock transfer from lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1397584049178 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs\[2\]_OUT (Rise) 0.000 0.110 " "Setup clock transfer from lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1397584049178 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs\[2\]_OUT (Rise) 0.000 0.110 " "Hold clock transfer from lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1397584049178 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) memory_mem_dqs\[2\]_OUT (Fall) 0.000 0.110 " "Setup clock transfer from lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to memory_mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1397584049178 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) memory_mem_dqs\[2\]_OUT (Fall) 0.000 0.110 " "Hold clock transfer from lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to memory_mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1397584049178 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) memory_mem_dqs\[2\]_OUT (Fall) 0.000 0.190 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.190" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1397584049178 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) memory_mem_dqs\[2\]_OUT (Fall) 0.000 0.130 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1397584049178 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) memory_mem_dqs\[2\]_OUT (Fall) 0.000 0.190 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.190" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1397584049178 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) memory_mem_dqs\[2\]_OUT (Fall) 0.000 0.130 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1397584049178 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs\[3\]_OUT (Rise) 0.000 0.110 " "Setup clock transfer from lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1397584049178 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs\[3\]_OUT (Rise) 0.000 0.110 " "Hold clock transfer from lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1397584049178 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs\[3\]_OUT (Rise) 0.000 0.110 " "Setup clock transfer from lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1397584049178 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs\[3\]_OUT (Rise) 0.000 0.110 " "Hold clock transfer from lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1397584049178 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) memory_mem_dqs\[3\]_OUT (Fall) 0.000 0.110 " "Setup clock transfer from lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to memory_mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1397584049178 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) memory_mem_dqs\[3\]_OUT (Fall) 0.000 0.110 " "Hold clock transfer from lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to memory_mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1397584049178 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) memory_mem_dqs\[3\]_OUT (Fall) 0.000 0.190 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.190" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1397584049178 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) memory_mem_dqs\[3\]_OUT (Fall) 0.000 0.190 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.190" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1397584049178 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) memory_mem_dqs\[3\]_OUT (Fall) 0.000 0.190 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.190" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1397584049178 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) memory_mem_dqs\[3\]_OUT (Fall) 0.000 0.190 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.190" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1397584049178 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs_n\[0\]_OUT (Rise) 0.000 0.110 " "Setup clock transfer from lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1397584049178 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs_n\[0\]_OUT (Rise) 0.000 0.110 " "Hold clock transfer from lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1397584049178 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs_n\[0\]_OUT (Rise) 0.000 0.110 " "Setup clock transfer from lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1397584049178 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs_n\[0\]_OUT (Rise) 0.000 0.110 " "Hold clock transfer from lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1397584049178 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs_n\[1\]_OUT (Rise) 0.000 0.110 " "Setup clock transfer from lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1397584049178 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs_n\[1\]_OUT (Rise) 0.000 0.110 " "Hold clock transfer from lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1397584049178 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs_n\[1\]_OUT (Rise) 0.000 0.110 " "Setup clock transfer from lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1397584049178 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs_n\[1\]_OUT (Rise) 0.000 0.110 " "Hold clock transfer from lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1397584049178 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs_n\[2\]_OUT (Rise) 0.000 0.110 " "Setup clock transfer from lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1397584049178 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs_n\[2\]_OUT (Rise) 0.000 0.110 " "Hold clock transfer from lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1397584049178 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs_n\[2\]_OUT (Rise) 0.000 0.110 " "Setup clock transfer from lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1397584049178 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs_n\[2\]_OUT (Rise) 0.000 0.110 " "Hold clock transfer from lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1397584049178 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs_n\[3\]_OUT (Rise) 0.000 0.110 " "Setup clock transfer from lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1397584049178 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs_n\[3\]_OUT (Rise) 0.000 0.110 " "Hold clock transfer from lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1397584049178 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs_n\[3\]_OUT (Rise) 0.000 0.110 " "Setup clock transfer from lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1397584049178 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs_n\[3\]_OUT (Rise) 0.000 0.110 " "Hold clock transfer from lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1397584049178 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "Fitter" 0 -1 1397584049178 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1397584049185 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 18 clocks " "Found 18 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1397584049186 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1397584049186 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  33.333 altera_reserved_tck " "  33.333 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1397584049186 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " "   2.500 lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1397584049186 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk " "   2.500 lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1397584049186 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 memory_mem_ck " "   2.500 memory_mem_ck" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1397584049186 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 memory_mem_ck_n " "   2.500 memory_mem_ck_n" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1397584049186 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 memory_mem_dqs\[0\]_IN " "   2.500 memory_mem_dqs\[0\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1397584049186 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 memory_mem_dqs\[0\]_OUT " "   2.500 memory_mem_dqs\[0\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1397584049186 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 memory_mem_dqs\[1\]_IN " "   2.500 memory_mem_dqs\[1\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1397584049186 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 memory_mem_dqs\[1\]_OUT " "   2.500 memory_mem_dqs\[1\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1397584049186 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 memory_mem_dqs\[2\]_IN " "   2.500 memory_mem_dqs\[2\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1397584049186 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 memory_mem_dqs\[2\]_OUT " "   2.500 memory_mem_dqs\[2\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1397584049186 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 memory_mem_dqs\[3\]_IN " "   2.500 memory_mem_dqs\[3\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1397584049186 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 memory_mem_dqs\[3\]_OUT " "   2.500 memory_mem_dqs\[3\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1397584049186 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 memory_mem_dqs_n\[0\]_OUT " "   2.500 memory_mem_dqs_n\[0\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1397584049186 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 memory_mem_dqs_n\[1\]_OUT " "   2.500 memory_mem_dqs_n\[1\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1397584049186 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 memory_mem_dqs_n\[2\]_OUT " "   2.500 memory_mem_dqs_n\[2\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1397584049186 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 memory_mem_dqs_n\[3\]_OUT " "   2.500 memory_mem_dqs_n\[3\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1397584049186 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock " "   2.500 u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1397584049186 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1397584049186 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1397584049381 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1397584049382 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1397584049384 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1397584049401 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1397584049424 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1397584049439 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1397584049439 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1397584049454 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1397584049614 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "8 EC " "Packed 8 registers into blocks of type EC" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1397584049630 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1397584049630 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_A\[0\] " "Node \"DDR3_A\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DDR3_A\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1397584052137 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_A\[10\] " "Node \"DDR3_A\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DDR3_A\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1397584052137 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_A\[11\] " "Node \"DDR3_A\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DDR3_A\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1397584052137 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_A\[12\] " "Node \"DDR3_A\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DDR3_A\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1397584052137 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_A\[13\] " "Node \"DDR3_A\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DDR3_A\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1397584052137 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_A\[14\] " "Node \"DDR3_A\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DDR3_A\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1397584052137 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_A\[1\] " "Node \"DDR3_A\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DDR3_A\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1397584052137 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_A\[2\] " "Node \"DDR3_A\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DDR3_A\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1397584052137 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_A\[3\] " "Node \"DDR3_A\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DDR3_A\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1397584052137 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_A\[4\] " "Node \"DDR3_A\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DDR3_A\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1397584052137 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_A\[5\] " "Node \"DDR3_A\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DDR3_A\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1397584052137 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_A\[6\] " "Node \"DDR3_A\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DDR3_A\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1397584052137 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_A\[7\] " "Node \"DDR3_A\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DDR3_A\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1397584052137 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_A\[8\] " "Node \"DDR3_A\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DDR3_A\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1397584052137 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_A\[9\] " "Node \"DDR3_A\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DDR3_A\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1397584052137 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_BA\[0\] " "Node \"DDR3_BA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DDR3_BA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1397584052137 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_BA\[1\] " "Node \"DDR3_BA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DDR3_BA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1397584052137 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_BA\[2\] " "Node \"DDR3_BA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DDR3_BA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1397584052137 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_CAS_n " "Node \"DDR3_CAS_n\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DDR3_CAS_n" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1397584052137 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_CKE " "Node \"DDR3_CKE\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DDR3_CKE" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1397584052137 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_CK_n " "Node \"DDR3_CK_n\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DDR3_CK_n" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1397584052137 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_CK_p " "Node \"DDR3_CK_p\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DDR3_CK_p" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1397584052137 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_CS_n " "Node \"DDR3_CS_n\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DDR3_CS_n" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1397584052137 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DM\[0\] " "Node \"DDR3_DM\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DDR3_DM\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1397584052137 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DM\[1\] " "Node \"DDR3_DM\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DDR3_DM\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1397584052137 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DM\[2\] " "Node \"DDR3_DM\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DDR3_DM\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1397584052137 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DM\[3\] " "Node \"DDR3_DM\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DDR3_DM\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1397584052137 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQS_n\[0\] " "Node \"DDR3_DQS_n\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DDR3_DQS_n\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1397584052137 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQS_n\[1\] " "Node \"DDR3_DQS_n\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DDR3_DQS_n\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1397584052137 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQS_n\[2\] " "Node \"DDR3_DQS_n\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DDR3_DQS_n\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1397584052137 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQS_n\[3\] " "Node \"DDR3_DQS_n\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DDR3_DQS_n\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1397584052137 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQS_p\[0\] " "Node \"DDR3_DQS_p\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DDR3_DQS_p\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1397584052137 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQS_p\[1\] " "Node \"DDR3_DQS_p\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DDR3_DQS_p\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1397584052137 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQS_p\[2\] " "Node \"DDR3_DQS_p\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DDR3_DQS_p\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1397584052137 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQS_p\[3\] " "Node \"DDR3_DQS_p\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DDR3_DQS_p\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1397584052137 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQ\[0\] " "Node \"DDR3_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1397584052137 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQ\[10\] " "Node \"DDR3_DQ\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1397584052137 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQ\[11\] " "Node \"DDR3_DQ\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1397584052137 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQ\[12\] " "Node \"DDR3_DQ\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1397584052137 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQ\[13\] " "Node \"DDR3_DQ\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1397584052137 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQ\[14\] " "Node \"DDR3_DQ\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1397584052137 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQ\[15\] " "Node \"DDR3_DQ\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1397584052137 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQ\[16\] " "Node \"DDR3_DQ\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1397584052137 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQ\[17\] " "Node \"DDR3_DQ\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1397584052137 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQ\[18\] " "Node \"DDR3_DQ\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1397584052137 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQ\[19\] " "Node \"DDR3_DQ\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1397584052137 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQ\[1\] " "Node \"DDR3_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1397584052137 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQ\[20\] " "Node \"DDR3_DQ\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1397584052137 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQ\[21\] " "Node \"DDR3_DQ\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1397584052137 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQ\[22\] " "Node \"DDR3_DQ\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1397584052137 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQ\[23\] " "Node \"DDR3_DQ\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1397584052137 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQ\[24\] " "Node \"DDR3_DQ\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1397584052137 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQ\[25\] " "Node \"DDR3_DQ\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1397584052137 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQ\[26\] " "Node \"DDR3_DQ\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1397584052137 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQ\[27\] " "Node \"DDR3_DQ\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1397584052137 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQ\[28\] " "Node \"DDR3_DQ\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1397584052137 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQ\[29\] " "Node \"DDR3_DQ\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1397584052137 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQ\[2\] " "Node \"DDR3_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1397584052137 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQ\[30\] " "Node \"DDR3_DQ\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1397584052137 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQ\[31\] " "Node \"DDR3_DQ\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1397584052137 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQ\[3\] " "Node \"DDR3_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1397584052137 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQ\[4\] " "Node \"DDR3_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1397584052137 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQ\[5\] " "Node \"DDR3_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1397584052137 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQ\[6\] " "Node \"DDR3_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1397584052137 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQ\[7\] " "Node \"DDR3_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1397584052137 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQ\[8\] " "Node \"DDR3_DQ\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1397584052137 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQ\[9\] " "Node \"DDR3_DQ\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1397584052137 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_ODT " "Node \"DDR3_ODT\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DDR3_ODT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1397584052137 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_RAS_n " "Node \"DDR3_RAS_n\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DDR3_RAS_n" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1397584052137 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_RESET_n " "Node \"DDR3_RESET_n\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DDR3_RESET_n" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1397584052137 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_RZQ " "Node \"DDR3_RZQ\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DDR3_RZQ" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1397584052137 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_WE_n " "Node \"DDR3_WE_n\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DDR3_WE_n" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1397584052137 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_GXB_RX_p\[0\] " "Node \"HSMC_GXB_RX_p\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_GXB_RX_p\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1397584052137 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_GXB_RX_p\[1\] " "Node \"HSMC_GXB_RX_p\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_GXB_RX_p\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1397584052137 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_GXB_RX_p\[2\] " "Node \"HSMC_GXB_RX_p\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_GXB_RX_p\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1397584052137 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_GXB_RX_p\[3\] " "Node \"HSMC_GXB_RX_p\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_GXB_RX_p\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1397584052137 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_GXB_RX_p\[4\] " "Node \"HSMC_GXB_RX_p\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_GXB_RX_p\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1397584052137 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_GXB_RX_p\[5\] " "Node \"HSMC_GXB_RX_p\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_GXB_RX_p\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1397584052137 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_GXB_RX_p\[6\] " "Node \"HSMC_GXB_RX_p\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_GXB_RX_p\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1397584052137 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_GXB_RX_p\[7\] " "Node \"HSMC_GXB_RX_p\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_GXB_RX_p\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1397584052137 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_GXB_TX_p\[0\] " "Node \"HSMC_GXB_TX_p\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_GXB_TX_p\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1397584052137 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_GXB_TX_p\[1\] " "Node \"HSMC_GXB_TX_p\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_GXB_TX_p\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1397584052137 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_GXB_TX_p\[2\] " "Node \"HSMC_GXB_TX_p\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_GXB_TX_p\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1397584052137 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_GXB_TX_p\[3\] " "Node \"HSMC_GXB_TX_p\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_GXB_TX_p\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1397584052137 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_GXB_TX_p\[4\] " "Node \"HSMC_GXB_TX_p\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_GXB_TX_p\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1397584052137 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_GXB_TX_p\[5\] " "Node \"HSMC_GXB_TX_p\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_GXB_TX_p\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1397584052137 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_GXB_TX_p\[6\] " "Node \"HSMC_GXB_TX_p\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_GXB_TX_p\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1397584052137 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_GXB_TX_p\[7\] " "Node \"HSMC_GXB_TX_p\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_GXB_TX_p\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1397584052137 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_REF_CLK_p " "Node \"HSMC_REF_CLK_p\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_REF_CLK_p" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1397584052137 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1397584052137 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:01:20 " "Fitter preparation operations ending: elapsed time is 00:01:20" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1397584052147 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1397584070649 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:02 " "Fitter placement preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1397584074423 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1397584074515 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1397584084693 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:10 " "Fitter placement operations ending: elapsed time is 00:00:10" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1397584084694 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1397584101445 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "7 X45_Y35 X55_Y45 " "Router estimated peak interconnect usage is 7% of the available device resources in the region that extends from location X45_Y35 to location X55_Y45" {  } { { "loc" "" { Generic "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/" { { 1 { 0 "Router estimated peak interconnect usage is 7% of the available device resources in the region that extends from location X45_Y35 to location X55_Y45"} { { 11 { 0 "Router estimated peak interconnect usage is 7% of the available device resources in the region that extends from location X45_Y35 to location X55_Y45"} 45 35 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1397584132370 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1397584132370 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:23 " "Fitter routing operations ending: elapsed time is 00:00:23" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1397584138372 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1397584138374 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1397584138374 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "9.75 " "Total time spent on timing analysis during the Fitter is 9.75 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1397584148685 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1397584149225 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "5CSXFC6D6F31C8ES " "Timing characteristics of device 5CSXFC6D6F31C8ES are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Fitter" 0 -1 1397584149226 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1397584158140 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1397584158398 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "5CSXFC6D6F31C8ES " "Timing characteristics of device 5CSXFC6D6F31C8ES are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Fitter" 0 -1 1397584158398 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1397584176272 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:01:17 " "Fitter post-fit operations ending: elapsed time is 00:01:17" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1397584225977 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1397584235142 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "90 " "Following 90 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_ADCLRCK a permanently disabled " "Pin AUD_ADCLRCK has a permanently disabled output enable" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { AUD_ADCLRCK } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } } { "SoCKit_top.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/SoCKit_top.v" 302 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { AUD_ADCLRCK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/" { { 0 { 0 ""} 0 490 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1397584235246 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_BCLK a permanently disabled " "Pin AUD_BCLK has a permanently disabled output enable" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { AUD_BCLK } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } } { "SoCKit_top.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/SoCKit_top.v" 303 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { AUD_BCLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/" { { 0 { 0 ""} 0 491 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1397584235246 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_DACLRCK a permanently disabled " "Pin AUD_DACLRCK has a permanently disabled output enable" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { AUD_DACLRCK } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } } { "SoCKit_top.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/SoCKit_top.v" 305 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { AUD_DACLRCK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/" { { 0 { 0 ""} 0 493 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1397584235246 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_I2C_SDAT a permanently disabled " "Pin AUD_I2C_SDAT has a permanently disabled output enable" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { AUD_I2C_SDAT } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "AUD_I2C_SDAT" } } } } { "SoCKit_top.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/SoCKit_top.v" 307 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { AUD_I2C_SDAT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/" { { 0 { 0 ""} 0 495 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1397584235246 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_D\[0\] a permanently disabled " "Pin HSMC_D\[0\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { HSMC_D[0] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_D\[0\]" } } } } { "SoCKit_top.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/SoCKit_top.v" 407 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { HSMC_D[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/" { { 0 { 0 ""} 0 311 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1397584235246 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_D\[1\] a permanently disabled " "Pin HSMC_D\[1\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { HSMC_D[1] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_D\[1\]" } } } } { "SoCKit_top.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/SoCKit_top.v" 407 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { HSMC_D[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/" { { 0 { 0 ""} 0 312 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1397584235246 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_D\[2\] a permanently disabled " "Pin HSMC_D\[2\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { HSMC_D[2] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_D\[2\]" } } } } { "SoCKit_top.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/SoCKit_top.v" 407 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { HSMC_D[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/" { { 0 { 0 ""} 0 313 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1397584235246 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_D\[3\] a permanently disabled " "Pin HSMC_D\[3\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { HSMC_D[3] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_D\[3\]" } } } } { "SoCKit_top.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/SoCKit_top.v" 407 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { HSMC_D[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/" { { 0 { 0 ""} 0 314 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1397584235246 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_n\[0\] a permanently disabled " "Pin HSMC_RX_n\[0\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { HSMC_RX_n[0] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_RX_n\[0\]" } } } } { "SoCKit_top.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/SoCKit_top.v" 413 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { HSMC_RX_n[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/" { { 0 { 0 ""} 0 315 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1397584235246 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_n\[1\] a permanently disabled " "Pin HSMC_RX_n\[1\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { HSMC_RX_n[1] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_RX_n\[1\]" } } } } { "SoCKit_top.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/SoCKit_top.v" 413 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { HSMC_RX_n[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/" { { 0 { 0 ""} 0 316 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1397584235246 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_n\[2\] a permanently disabled " "Pin HSMC_RX_n\[2\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { HSMC_RX_n[2] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_RX_n\[2\]" } } } } { "SoCKit_top.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/SoCKit_top.v" 413 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { HSMC_RX_n[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/" { { 0 { 0 ""} 0 317 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1397584235246 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_n\[3\] a permanently disabled " "Pin HSMC_RX_n\[3\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { HSMC_RX_n[3] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_RX_n\[3\]" } } } } { "SoCKit_top.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/SoCKit_top.v" 413 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { HSMC_RX_n[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/" { { 0 { 0 ""} 0 318 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1397584235246 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_n\[4\] a permanently disabled " "Pin HSMC_RX_n\[4\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { HSMC_RX_n[4] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_RX_n\[4\]" } } } } { "SoCKit_top.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/SoCKit_top.v" 413 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { HSMC_RX_n[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/" { { 0 { 0 ""} 0 319 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1397584235246 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_n\[5\] a permanently disabled " "Pin HSMC_RX_n\[5\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { HSMC_RX_n[5] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_RX_n\[5\]" } } } } { "SoCKit_top.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/SoCKit_top.v" 413 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { HSMC_RX_n[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/" { { 0 { 0 ""} 0 320 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1397584235246 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_n\[6\] a permanently disabled " "Pin HSMC_RX_n\[6\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { HSMC_RX_n[6] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_RX_n\[6\]" } } } } { "SoCKit_top.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/SoCKit_top.v" 413 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { HSMC_RX_n[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/" { { 0 { 0 ""} 0 321 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1397584235246 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_n\[7\] a permanently disabled " "Pin HSMC_RX_n\[7\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { HSMC_RX_n[7] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_RX_n\[7\]" } } } } { "SoCKit_top.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/SoCKit_top.v" 413 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { HSMC_RX_n[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/" { { 0 { 0 ""} 0 322 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1397584235246 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_n\[8\] a permanently disabled " "Pin HSMC_RX_n\[8\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { HSMC_RX_n[8] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_RX_n\[8\]" } } } } { "SoCKit_top.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/SoCKit_top.v" 413 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { HSMC_RX_n[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/" { { 0 { 0 ""} 0 323 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1397584235246 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_n\[9\] a permanently disabled " "Pin HSMC_RX_n\[9\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { HSMC_RX_n[9] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_RX_n\[9\]" } } } } { "SoCKit_top.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/SoCKit_top.v" 413 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { HSMC_RX_n[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/" { { 0 { 0 ""} 0 324 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1397584235246 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_n\[10\] a permanently disabled " "Pin HSMC_RX_n\[10\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { HSMC_RX_n[10] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_RX_n\[10\]" } } } } { "SoCKit_top.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/SoCKit_top.v" 413 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { HSMC_RX_n[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/" { { 0 { 0 ""} 0 325 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1397584235246 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_n\[11\] a permanently disabled " "Pin HSMC_RX_n\[11\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { HSMC_RX_n[11] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_RX_n\[11\]" } } } } { "SoCKit_top.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/SoCKit_top.v" 413 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { HSMC_RX_n[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/" { { 0 { 0 ""} 0 326 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1397584235246 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_n\[12\] a permanently disabled " "Pin HSMC_RX_n\[12\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { HSMC_RX_n[12] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_RX_n\[12\]" } } } } { "SoCKit_top.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/SoCKit_top.v" 413 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { HSMC_RX_n[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/" { { 0 { 0 ""} 0 327 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1397584235246 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_n\[13\] a permanently disabled " "Pin HSMC_RX_n\[13\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { HSMC_RX_n[13] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_RX_n\[13\]" } } } } { "SoCKit_top.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/SoCKit_top.v" 413 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { HSMC_RX_n[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/" { { 0 { 0 ""} 0 328 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1397584235246 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_n\[14\] a permanently disabled " "Pin HSMC_RX_n\[14\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { HSMC_RX_n[14] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_RX_n\[14\]" } } } } { "SoCKit_top.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/SoCKit_top.v" 413 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { HSMC_RX_n[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/" { { 0 { 0 ""} 0 329 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1397584235246 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_n\[15\] a permanently disabled " "Pin HSMC_RX_n\[15\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { HSMC_RX_n[15] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_RX_n\[15\]" } } } } { "SoCKit_top.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/SoCKit_top.v" 413 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { HSMC_RX_n[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/" { { 0 { 0 ""} 0 330 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1397584235246 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_n\[16\] a permanently disabled " "Pin HSMC_RX_n\[16\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { HSMC_RX_n[16] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_RX_n\[16\]" } } } } { "SoCKit_top.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/SoCKit_top.v" 413 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { HSMC_RX_n[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/" { { 0 { 0 ""} 0 331 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1397584235246 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_p\[0\] a permanently disabled " "Pin HSMC_RX_p\[0\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { HSMC_RX_p[0] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_RX_p\[0\]" } } } } { "SoCKit_top.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/SoCKit_top.v" 414 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { HSMC_RX_p[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/" { { 0 { 0 ""} 0 332 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1397584235246 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_p\[1\] a permanently disabled " "Pin HSMC_RX_p\[1\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { HSMC_RX_p[1] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_RX_p\[1\]" } } } } { "SoCKit_top.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/SoCKit_top.v" 414 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { HSMC_RX_p[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/" { { 0 { 0 ""} 0 333 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1397584235246 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_p\[2\] a permanently disabled " "Pin HSMC_RX_p\[2\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { HSMC_RX_p[2] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_RX_p\[2\]" } } } } { "SoCKit_top.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/SoCKit_top.v" 414 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { HSMC_RX_p[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/" { { 0 { 0 ""} 0 334 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1397584235246 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_p\[3\] a permanently disabled " "Pin HSMC_RX_p\[3\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { HSMC_RX_p[3] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_RX_p\[3\]" } } } } { "SoCKit_top.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/SoCKit_top.v" 414 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { HSMC_RX_p[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/" { { 0 { 0 ""} 0 335 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1397584235246 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_p\[4\] a permanently disabled " "Pin HSMC_RX_p\[4\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { HSMC_RX_p[4] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_RX_p\[4\]" } } } } { "SoCKit_top.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/SoCKit_top.v" 414 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { HSMC_RX_p[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/" { { 0 { 0 ""} 0 336 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1397584235246 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_p\[5\] a permanently disabled " "Pin HSMC_RX_p\[5\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { HSMC_RX_p[5] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_RX_p\[5\]" } } } } { "SoCKit_top.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/SoCKit_top.v" 414 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { HSMC_RX_p[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/" { { 0 { 0 ""} 0 337 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1397584235246 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_p\[6\] a permanently disabled " "Pin HSMC_RX_p\[6\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { HSMC_RX_p[6] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_RX_p\[6\]" } } } } { "SoCKit_top.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/SoCKit_top.v" 414 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { HSMC_RX_p[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/" { { 0 { 0 ""} 0 338 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1397584235246 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_p\[7\] a permanently disabled " "Pin HSMC_RX_p\[7\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { HSMC_RX_p[7] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_RX_p\[7\]" } } } } { "SoCKit_top.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/SoCKit_top.v" 414 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { HSMC_RX_p[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/" { { 0 { 0 ""} 0 339 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1397584235246 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_p\[8\] a permanently disabled " "Pin HSMC_RX_p\[8\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { HSMC_RX_p[8] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_RX_p\[8\]" } } } } { "SoCKit_top.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/SoCKit_top.v" 414 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { HSMC_RX_p[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/" { { 0 { 0 ""} 0 340 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1397584235246 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_p\[9\] a permanently disabled " "Pin HSMC_RX_p\[9\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { HSMC_RX_p[9] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_RX_p\[9\]" } } } } { "SoCKit_top.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/SoCKit_top.v" 414 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { HSMC_RX_p[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/" { { 0 { 0 ""} 0 341 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1397584235246 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_p\[10\] a permanently disabled " "Pin HSMC_RX_p\[10\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { HSMC_RX_p[10] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_RX_p\[10\]" } } } } { "SoCKit_top.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/SoCKit_top.v" 414 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { HSMC_RX_p[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/" { { 0 { 0 ""} 0 342 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1397584235246 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_p\[11\] a permanently disabled " "Pin HSMC_RX_p\[11\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { HSMC_RX_p[11] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_RX_p\[11\]" } } } } { "SoCKit_top.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/SoCKit_top.v" 414 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { HSMC_RX_p[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/" { { 0 { 0 ""} 0 343 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1397584235246 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_p\[12\] a permanently disabled " "Pin HSMC_RX_p\[12\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { HSMC_RX_p[12] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_RX_p\[12\]" } } } } { "SoCKit_top.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/SoCKit_top.v" 414 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { HSMC_RX_p[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/" { { 0 { 0 ""} 0 344 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1397584235246 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_p\[13\] a permanently disabled " "Pin HSMC_RX_p\[13\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { HSMC_RX_p[13] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_RX_p\[13\]" } } } } { "SoCKit_top.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/SoCKit_top.v" 414 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { HSMC_RX_p[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/" { { 0 { 0 ""} 0 345 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1397584235246 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_p\[14\] a permanently disabled " "Pin HSMC_RX_p\[14\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { HSMC_RX_p[14] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_RX_p\[14\]" } } } } { "SoCKit_top.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/SoCKit_top.v" 414 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { HSMC_RX_p[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/" { { 0 { 0 ""} 0 346 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1397584235246 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_p\[15\] a permanently disabled " "Pin HSMC_RX_p\[15\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { HSMC_RX_p[15] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_RX_p\[15\]" } } } } { "SoCKit_top.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/SoCKit_top.v" 414 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { HSMC_RX_p[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/" { { 0 { 0 ""} 0 347 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1397584235246 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_p\[16\] a permanently disabled " "Pin HSMC_RX_p\[16\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { HSMC_RX_p[16] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_RX_p\[16\]" } } } } { "SoCKit_top.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/SoCKit_top.v" 414 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { HSMC_RX_p[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/" { { 0 { 0 ""} 0 348 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1397584235246 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_SDA a permanently disabled " "Pin HSMC_SDA has a permanently disabled output enable" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { HSMC_SDA } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_SDA" } } } } { "SoCKit_top.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/SoCKit_top.v" 416 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { HSMC_SDA } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/" { { 0 { 0 ""} 0 502 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1397584235246 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_n\[0\] a permanently disabled " "Pin HSMC_TX_n\[0\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { HSMC_TX_n[0] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_TX_n\[0\]" } } } } { "SoCKit_top.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/SoCKit_top.v" 417 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { HSMC_TX_n[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/" { { 0 { 0 ""} 0 349 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1397584235246 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_n\[1\] a permanently disabled " "Pin HSMC_TX_n\[1\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { HSMC_TX_n[1] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_TX_n\[1\]" } } } } { "SoCKit_top.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/SoCKit_top.v" 417 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { HSMC_TX_n[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/" { { 0 { 0 ""} 0 350 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1397584235246 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_n\[2\] a permanently disabled " "Pin HSMC_TX_n\[2\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { HSMC_TX_n[2] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_TX_n\[2\]" } } } } { "SoCKit_top.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/SoCKit_top.v" 417 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { HSMC_TX_n[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/" { { 0 { 0 ""} 0 351 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1397584235246 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_n\[3\] a permanently disabled " "Pin HSMC_TX_n\[3\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { HSMC_TX_n[3] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_TX_n\[3\]" } } } } { "SoCKit_top.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/SoCKit_top.v" 417 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { HSMC_TX_n[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/" { { 0 { 0 ""} 0 352 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1397584235246 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_n\[4\] a permanently disabled " "Pin HSMC_TX_n\[4\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { HSMC_TX_n[4] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_TX_n\[4\]" } } } } { "SoCKit_top.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/SoCKit_top.v" 417 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { HSMC_TX_n[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/" { { 0 { 0 ""} 0 353 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1397584235246 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_n\[5\] a permanently disabled " "Pin HSMC_TX_n\[5\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { HSMC_TX_n[5] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_TX_n\[5\]" } } } } { "SoCKit_top.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/SoCKit_top.v" 417 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { HSMC_TX_n[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/" { { 0 { 0 ""} 0 354 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1397584235246 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_n\[6\] a permanently disabled " "Pin HSMC_TX_n\[6\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { HSMC_TX_n[6] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_TX_n\[6\]" } } } } { "SoCKit_top.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/SoCKit_top.v" 417 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { HSMC_TX_n[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/" { { 0 { 0 ""} 0 355 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1397584235246 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_n\[7\] a permanently disabled " "Pin HSMC_TX_n\[7\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { HSMC_TX_n[7] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_TX_n\[7\]" } } } } { "SoCKit_top.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/SoCKit_top.v" 417 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { HSMC_TX_n[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/" { { 0 { 0 ""} 0 356 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1397584235246 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_n\[8\] a permanently disabled " "Pin HSMC_TX_n\[8\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { HSMC_TX_n[8] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_TX_n\[8\]" } } } } { "SoCKit_top.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/SoCKit_top.v" 417 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { HSMC_TX_n[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/" { { 0 { 0 ""} 0 357 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1397584235246 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_n\[9\] a permanently disabled " "Pin HSMC_TX_n\[9\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { HSMC_TX_n[9] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_TX_n\[9\]" } } } } { "SoCKit_top.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/SoCKit_top.v" 417 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { HSMC_TX_n[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/" { { 0 { 0 ""} 0 358 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1397584235246 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_n\[10\] a permanently disabled " "Pin HSMC_TX_n\[10\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { HSMC_TX_n[10] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_TX_n\[10\]" } } } } { "SoCKit_top.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/SoCKit_top.v" 417 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { HSMC_TX_n[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/" { { 0 { 0 ""} 0 359 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1397584235246 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_n\[11\] a permanently disabled " "Pin HSMC_TX_n\[11\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { HSMC_TX_n[11] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_TX_n\[11\]" } } } } { "SoCKit_top.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/SoCKit_top.v" 417 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { HSMC_TX_n[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/" { { 0 { 0 ""} 0 360 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1397584235246 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_n\[12\] a permanently disabled " "Pin HSMC_TX_n\[12\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { HSMC_TX_n[12] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_TX_n\[12\]" } } } } { "SoCKit_top.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/SoCKit_top.v" 417 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { HSMC_TX_n[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/" { { 0 { 0 ""} 0 361 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1397584235246 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_n\[13\] a permanently disabled " "Pin HSMC_TX_n\[13\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { HSMC_TX_n[13] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_TX_n\[13\]" } } } } { "SoCKit_top.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/SoCKit_top.v" 417 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { HSMC_TX_n[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/" { { 0 { 0 ""} 0 362 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1397584235246 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_n\[14\] a permanently disabled " "Pin HSMC_TX_n\[14\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { HSMC_TX_n[14] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_TX_n\[14\]" } } } } { "SoCKit_top.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/SoCKit_top.v" 417 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { HSMC_TX_n[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/" { { 0 { 0 ""} 0 363 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1397584235246 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_n\[15\] a permanently disabled " "Pin HSMC_TX_n\[15\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { HSMC_TX_n[15] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_TX_n\[15\]" } } } } { "SoCKit_top.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/SoCKit_top.v" 417 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { HSMC_TX_n[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/" { { 0 { 0 ""} 0 364 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1397584235246 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_n\[16\] a permanently disabled " "Pin HSMC_TX_n\[16\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { HSMC_TX_n[16] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_TX_n\[16\]" } } } } { "SoCKit_top.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/SoCKit_top.v" 417 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { HSMC_TX_n[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/" { { 0 { 0 ""} 0 365 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1397584235246 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_p\[0\] a permanently disabled " "Pin HSMC_TX_p\[0\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { HSMC_TX_p[0] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_TX_p\[0\]" } } } } { "SoCKit_top.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/SoCKit_top.v" 418 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { HSMC_TX_p[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/" { { 0 { 0 ""} 0 366 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1397584235246 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_p\[1\] a permanently disabled " "Pin HSMC_TX_p\[1\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { HSMC_TX_p[1] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_TX_p\[1\]" } } } } { "SoCKit_top.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/SoCKit_top.v" 418 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { HSMC_TX_p[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/" { { 0 { 0 ""} 0 367 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1397584235246 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_p\[2\] a permanently disabled " "Pin HSMC_TX_p\[2\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { HSMC_TX_p[2] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_TX_p\[2\]" } } } } { "SoCKit_top.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/SoCKit_top.v" 418 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { HSMC_TX_p[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/" { { 0 { 0 ""} 0 368 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1397584235246 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_p\[3\] a permanently disabled " "Pin HSMC_TX_p\[3\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { HSMC_TX_p[3] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_TX_p\[3\]" } } } } { "SoCKit_top.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/SoCKit_top.v" 418 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { HSMC_TX_p[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/" { { 0 { 0 ""} 0 369 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1397584235246 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_p\[4\] a permanently disabled " "Pin HSMC_TX_p\[4\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { HSMC_TX_p[4] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_TX_p\[4\]" } } } } { "SoCKit_top.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/SoCKit_top.v" 418 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { HSMC_TX_p[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/" { { 0 { 0 ""} 0 370 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1397584235246 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_p\[5\] a permanently disabled " "Pin HSMC_TX_p\[5\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { HSMC_TX_p[5] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_TX_p\[5\]" } } } } { "SoCKit_top.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/SoCKit_top.v" 418 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { HSMC_TX_p[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/" { { 0 { 0 ""} 0 371 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1397584235246 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_p\[6\] a permanently disabled " "Pin HSMC_TX_p\[6\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { HSMC_TX_p[6] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_TX_p\[6\]" } } } } { "SoCKit_top.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/SoCKit_top.v" 418 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { HSMC_TX_p[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/" { { 0 { 0 ""} 0 372 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1397584235246 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_p\[7\] a permanently disabled " "Pin HSMC_TX_p\[7\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { HSMC_TX_p[7] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_TX_p\[7\]" } } } } { "SoCKit_top.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/SoCKit_top.v" 418 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { HSMC_TX_p[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/" { { 0 { 0 ""} 0 373 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1397584235246 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_p\[8\] a permanently disabled " "Pin HSMC_TX_p\[8\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { HSMC_TX_p[8] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_TX_p\[8\]" } } } } { "SoCKit_top.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/SoCKit_top.v" 418 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { HSMC_TX_p[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/" { { 0 { 0 ""} 0 374 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1397584235246 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_p\[9\] a permanently disabled " "Pin HSMC_TX_p\[9\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { HSMC_TX_p[9] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_TX_p\[9\]" } } } } { "SoCKit_top.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/SoCKit_top.v" 418 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { HSMC_TX_p[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/" { { 0 { 0 ""} 0 375 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1397584235246 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_p\[10\] a permanently disabled " "Pin HSMC_TX_p\[10\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { HSMC_TX_p[10] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_TX_p\[10\]" } } } } { "SoCKit_top.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/SoCKit_top.v" 418 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { HSMC_TX_p[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/" { { 0 { 0 ""} 0 376 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1397584235246 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_p\[11\] a permanently disabled " "Pin HSMC_TX_p\[11\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { HSMC_TX_p[11] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_TX_p\[11\]" } } } } { "SoCKit_top.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/SoCKit_top.v" 418 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { HSMC_TX_p[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/" { { 0 { 0 ""} 0 377 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1397584235246 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_p\[12\] a permanently disabled " "Pin HSMC_TX_p\[12\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { HSMC_TX_p[12] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_TX_p\[12\]" } } } } { "SoCKit_top.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/SoCKit_top.v" 418 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { HSMC_TX_p[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/" { { 0 { 0 ""} 0 378 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1397584235246 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_p\[13\] a permanently disabled " "Pin HSMC_TX_p\[13\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { HSMC_TX_p[13] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_TX_p\[13\]" } } } } { "SoCKit_top.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/SoCKit_top.v" 418 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { HSMC_TX_p[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/" { { 0 { 0 ""} 0 379 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1397584235246 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_p\[14\] a permanently disabled " "Pin HSMC_TX_p\[14\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { HSMC_TX_p[14] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_TX_p\[14\]" } } } } { "SoCKit_top.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/SoCKit_top.v" 418 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { HSMC_TX_p[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/" { { 0 { 0 ""} 0 380 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1397584235246 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_p\[15\] a permanently disabled " "Pin HSMC_TX_p\[15\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { HSMC_TX_p[15] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_TX_p\[15\]" } } } } { "SoCKit_top.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/SoCKit_top.v" 418 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { HSMC_TX_p[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/" { { 0 { 0 ""} 0 381 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1397584235246 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_p\[16\] a permanently disabled " "Pin HSMC_TX_p\[16\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { HSMC_TX_p[16] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_TX_p\[16\]" } } } } { "SoCKit_top.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/SoCKit_top.v" 418 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { HSMC_TX_p[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/" { { 0 { 0 ""} 0 382 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1397584235246 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SI5338_SCL a permanently disabled " "Pin SI5338_SCL has a permanently disabled output enable" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { SI5338_SCL } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SI5338_SCL" } } } } { "SoCKit_top.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/SoCKit_top.v" 443 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { SI5338_SCL } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/" { { 0 { 0 ""} 0 511 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1397584235246 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SI5338_SDA a permanently disabled " "Pin SI5338_SDA has a permanently disabled output enable" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { SI5338_SDA } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SI5338_SDA" } } } } { "SoCKit_top.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/SoCKit_top.v" 444 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { SI5338_SDA } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/" { { 0 { 0 ""} 0 512 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1397584235246 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "USB_B2_DATA\[0\] a permanently disabled " "Pin USB_B2_DATA\[0\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { USB_B2_DATA[0] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[0\]" } } } } { "SoCKit_top.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/SoCKit_top.v" 457 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { USB_B2_DATA[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/" { { 0 { 0 ""} 0 395 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1397584235246 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "USB_B2_DATA\[1\] a permanently disabled " "Pin USB_B2_DATA\[1\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { USB_B2_DATA[1] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[1\]" } } } } { "SoCKit_top.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/SoCKit_top.v" 457 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { USB_B2_DATA[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/" { { 0 { 0 ""} 0 396 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1397584235246 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "USB_B2_DATA\[2\] a permanently disabled " "Pin USB_B2_DATA\[2\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { USB_B2_DATA[2] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[2\]" } } } } { "SoCKit_top.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/SoCKit_top.v" 457 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { USB_B2_DATA[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/" { { 0 { 0 ""} 0 397 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1397584235246 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "USB_B2_DATA\[3\] a permanently disabled " "Pin USB_B2_DATA\[3\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { USB_B2_DATA[3] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[3\]" } } } } { "SoCKit_top.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/SoCKit_top.v" 457 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { USB_B2_DATA[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/" { { 0 { 0 ""} 0 398 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1397584235246 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "USB_B2_DATA\[4\] a permanently disabled " "Pin USB_B2_DATA\[4\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { USB_B2_DATA[4] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[4\]" } } } } { "SoCKit_top.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/SoCKit_top.v" 457 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { USB_B2_DATA[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/" { { 0 { 0 ""} 0 399 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1397584235246 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "USB_B2_DATA\[5\] a permanently disabled " "Pin USB_B2_DATA\[5\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { USB_B2_DATA[5] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[5\]" } } } } { "SoCKit_top.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/SoCKit_top.v" 457 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { USB_B2_DATA[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/" { { 0 { 0 ""} 0 400 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1397584235246 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "USB_B2_DATA\[6\] a permanently disabled " "Pin USB_B2_DATA\[6\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { USB_B2_DATA[6] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[6\]" } } } } { "SoCKit_top.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/SoCKit_top.v" 457 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { USB_B2_DATA[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/" { { 0 { 0 ""} 0 401 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1397584235246 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "USB_B2_DATA\[7\] a permanently disabled " "Pin USB_B2_DATA\[7\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { USB_B2_DATA[7] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[7\]" } } } } { "SoCKit_top.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/SoCKit_top.v" 457 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { USB_B2_DATA[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/" { { 0 { 0 ""} 0 402 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1397584235246 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "USB_SCL a permanently disabled " "Pin USB_SCL has a permanently disabled output enable" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { USB_SCL } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "USB_SCL" } } } } { "SoCKit_top.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/SoCKit_top.v" 463 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { USB_SCL } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/" { { 0 { 0 ""} 0 523 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1397584235246 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "USB_SDA a permanently disabled " "Pin USB_SDA has a permanently disabled output enable" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { USB_SDA } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "USB_SDA" } } } } { "SoCKit_top.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/SoCKit_top.v" 464 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { USB_SDA } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/" { { 0 { 0 ""} 0 524 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1397584235246 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "hps_io_hps_io_gpio_inst_GPIO00 a permanently disabled " "Pin hps_io_hps_io_gpio_inst_GPIO00 has a permanently disabled output enable" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { hps_io_hps_io_gpio_inst_GPIO00 } } } { "SoCKit_top.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/SoCKit_top.v" 544 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { hps_io_hps_io_gpio_inst_GPIO00 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/" { { 0 { 0 ""} 0 591 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1397584235246 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1397584235246 ""}
{ "Info" "IFIOMGR_ALL_DYN_OCT_GROUPS" "" "Following groups of pins have the same dynamic on-chip termination control" { { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[13\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[13\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { memory_mem_dq[13] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[13\]" } } } } { "SoCKit_top.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/SoCKit_top.v" 488 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { memory_mem_dq[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/" { { 0 { 0 ""} 0 458 9662 10382 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1397584235263 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1397584235263 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[29\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[29\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { memory_mem_dq[29] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[29\]" } } } } { "SoCKit_top.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/SoCKit_top.v" 488 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { memory_mem_dq[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/" { { 0 { 0 ""} 0 474 9662 10382 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1397584235263 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1397584235263 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[4\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[4\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { memory_mem_dq[4] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[4\]" } } } } { "SoCKit_top.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/SoCKit_top.v" 488 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { memory_mem_dq[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/" { { 0 { 0 ""} 0 449 9662 10382 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1397584235263 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1397584235263 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[20\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[20\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { memory_mem_dq[20] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[20\]" } } } } { "SoCKit_top.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/SoCKit_top.v" 488 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { memory_mem_dq[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/" { { 0 { 0 ""} 0 465 9662 10382 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1397584235263 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1397584235263 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar " "Following pins have the same dynamic on-chip termination control: lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dqs_n\[0\] Differential 1.5-V SSTL Class I " "Type bi-directional pin memory_mem_dqs_n\[0\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { memory_mem_dqs_n[0] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "memory_mem_dqs_n\[0\]" } } } } { "SoCKit_top.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/SoCKit_top.v" 490 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { memory_mem_dqs_n[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/" { { 0 { 0 ""} 0 481 9662 10382 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1397584235263 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1397584235263 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[3\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[3\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { memory_mem_dq[3] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[3\]" } } } } { "SoCKit_top.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/SoCKit_top.v" 488 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { memory_mem_dq[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/" { { 0 { 0 ""} 0 448 9662 10382 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1397584235263 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1397584235263 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[11\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[11\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { memory_mem_dq[11] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[11\]" } } } } { "SoCKit_top.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/SoCKit_top.v" 488 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { memory_mem_dq[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/" { { 0 { 0 ""} 0 456 9662 10382 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1397584235263 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1397584235263 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[19\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[19\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { memory_mem_dq[19] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[19\]" } } } } { "SoCKit_top.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/SoCKit_top.v" 488 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { memory_mem_dq[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/" { { 0 { 0 ""} 0 464 9662 10382 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1397584235263 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1397584235263 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[27\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[27\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { memory_mem_dq[27] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[27\]" } } } } { "SoCKit_top.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/SoCKit_top.v" 488 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { memory_mem_dq[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/" { { 0 { 0 ""} 0 472 9662 10382 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1397584235263 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1397584235263 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc " "Following pins have the same dynamic on-chip termination control: lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dqs\[3\] Differential 1.5-V SSTL Class I " "Type bi-directional pin memory_mem_dqs\[3\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { memory_mem_dqs[3] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "memory_mem_dqs\[3\]" } } } } { "SoCKit_top.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/SoCKit_top.v" 489 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { memory_mem_dqs[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/" { { 0 { 0 ""} 0 480 9662 10382 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1397584235263 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1397584235263 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[2\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[2\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { memory_mem_dq[2] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[2\]" } } } } { "SoCKit_top.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/SoCKit_top.v" 488 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { memory_mem_dq[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/" { { 0 { 0 ""} 0 447 9662 10382 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1397584235263 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1397584235263 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[10\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[10\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { memory_mem_dq[10] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[10\]" } } } } { "SoCKit_top.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/SoCKit_top.v" 488 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { memory_mem_dq[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/" { { 0 { 0 ""} 0 455 9662 10382 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1397584235263 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1397584235263 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[18\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[18\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { memory_mem_dq[18] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[18\]" } } } } { "SoCKit_top.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/SoCKit_top.v" 488 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { memory_mem_dq[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/" { { 0 { 0 ""} 0 463 9662 10382 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1397584235263 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1397584235263 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[26\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[26\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { memory_mem_dq[26] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[26\]" } } } } { "SoCKit_top.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/SoCKit_top.v" 488 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { memory_mem_dq[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/" { { 0 { 0 ""} 0 471 9662 10382 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1397584235263 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1397584235263 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc " "Following pins have the same dynamic on-chip termination control: lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dqs\[2\] Differential 1.5-V SSTL Class I " "Type bi-directional pin memory_mem_dqs\[2\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { memory_mem_dqs[2] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "memory_mem_dqs\[2\]" } } } } { "SoCKit_top.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/SoCKit_top.v" 489 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { memory_mem_dqs[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/" { { 0 { 0 ""} 0 479 9662 10382 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1397584235263 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1397584235263 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[1\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[1\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { memory_mem_dq[1] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[1\]" } } } } { "SoCKit_top.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/SoCKit_top.v" 488 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { memory_mem_dq[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/" { { 0 { 0 ""} 0 446 9662 10382 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1397584235263 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1397584235263 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[9\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[9\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { memory_mem_dq[9] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[9\]" } } } } { "SoCKit_top.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/SoCKit_top.v" 488 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { memory_mem_dq[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/" { { 0 { 0 ""} 0 454 9662 10382 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1397584235263 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1397584235263 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[17\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[17\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { memory_mem_dq[17] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[17\]" } } } } { "SoCKit_top.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/SoCKit_top.v" 488 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { memory_mem_dq[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/" { { 0 { 0 ""} 0 462 9662 10382 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1397584235263 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1397584235263 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[25\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[25\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { memory_mem_dq[25] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[25\]" } } } } { "SoCKit_top.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/SoCKit_top.v" 488 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { memory_mem_dq[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/" { { 0 { 0 ""} 0 470 9662 10382 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1397584235263 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1397584235263 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc " "Following pins have the same dynamic on-chip termination control: lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dqs\[1\] Differential 1.5-V SSTL Class I " "Type bi-directional pin memory_mem_dqs\[1\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { memory_mem_dqs[1] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "memory_mem_dqs\[1\]" } } } } { "SoCKit_top.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/SoCKit_top.v" 489 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { memory_mem_dqs[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/" { { 0 { 0 ""} 0 478 9662 10382 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1397584235263 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1397584235263 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[0\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[0\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { memory_mem_dq[0] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[0\]" } } } } { "SoCKit_top.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/SoCKit_top.v" 488 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { memory_mem_dq[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/" { { 0 { 0 ""} 0 445 9662 10382 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1397584235263 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1397584235263 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[8\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[8\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { memory_mem_dq[8] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[8\]" } } } } { "SoCKit_top.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/SoCKit_top.v" 488 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { memory_mem_dq[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/" { { 0 { 0 ""} 0 453 9662 10382 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1397584235263 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1397584235263 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[16\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[16\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { memory_mem_dq[16] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[16\]" } } } } { "SoCKit_top.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/SoCKit_top.v" 488 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { memory_mem_dq[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/" { { 0 { 0 ""} 0 461 9662 10382 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1397584235263 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1397584235263 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[24\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[24\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { memory_mem_dq[24] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[24\]" } } } } { "SoCKit_top.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/SoCKit_top.v" 488 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { memory_mem_dq[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/" { { 0 { 0 ""} 0 469 9662 10382 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1397584235263 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1397584235263 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc " "Following pins have the same dynamic on-chip termination control: lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dqs\[0\] Differential 1.5-V SSTL Class I " "Type bi-directional pin memory_mem_dqs\[0\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { memory_mem_dqs[0] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "memory_mem_dqs\[0\]" } } } } { "SoCKit_top.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/SoCKit_top.v" 489 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { memory_mem_dqs[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/" { { 0 { 0 ""} 0 477 9662 10382 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1397584235263 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1397584235263 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[7\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[7\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { memory_mem_dq[7] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[7\]" } } } } { "SoCKit_top.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/SoCKit_top.v" 488 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { memory_mem_dq[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/" { { 0 { 0 ""} 0 452 9662 10382 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1397584235263 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1397584235263 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[15\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[15\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { memory_mem_dq[15] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[15\]" } } } } { "SoCKit_top.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/SoCKit_top.v" 488 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { memory_mem_dq[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/" { { 0 { 0 ""} 0 460 9662 10382 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1397584235263 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1397584235263 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[23\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[23\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { memory_mem_dq[23] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[23\]" } } } } { "SoCKit_top.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/SoCKit_top.v" 488 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { memory_mem_dq[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/" { { 0 { 0 ""} 0 468 9662 10382 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1397584235263 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1397584235263 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[31\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[31\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { memory_mem_dq[31] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[31\]" } } } } { "SoCKit_top.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/SoCKit_top.v" 488 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { memory_mem_dq[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/" { { 0 { 0 ""} 0 476 9662 10382 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1397584235263 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1397584235263 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar " "Following pins have the same dynamic on-chip termination control: lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dqs_n\[3\] Differential 1.5-V SSTL Class I " "Type bi-directional pin memory_mem_dqs_n\[3\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { memory_mem_dqs_n[3] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "memory_mem_dqs_n\[3\]" } } } } { "SoCKit_top.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/SoCKit_top.v" 490 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { memory_mem_dqs_n[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/" { { 0 { 0 ""} 0 484 9662 10382 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1397584235263 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1397584235263 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[6\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[6\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { memory_mem_dq[6] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[6\]" } } } } { "SoCKit_top.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/SoCKit_top.v" 488 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { memory_mem_dq[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/" { { 0 { 0 ""} 0 451 9662 10382 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1397584235263 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1397584235263 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[14\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[14\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { memory_mem_dq[14] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[14\]" } } } } { "SoCKit_top.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/SoCKit_top.v" 488 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { memory_mem_dq[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/" { { 0 { 0 ""} 0 459 9662 10382 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1397584235263 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1397584235263 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[22\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[22\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { memory_mem_dq[22] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[22\]" } } } } { "SoCKit_top.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/SoCKit_top.v" 488 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { memory_mem_dq[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/" { { 0 { 0 ""} 0 467 9662 10382 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1397584235263 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1397584235263 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[30\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[30\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { memory_mem_dq[30] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[30\]" } } } } { "SoCKit_top.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/SoCKit_top.v" 488 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { memory_mem_dq[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/" { { 0 { 0 ""} 0 475 9662 10382 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1397584235263 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1397584235263 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar " "Following pins have the same dynamic on-chip termination control: lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dqs_n\[2\] Differential 1.5-V SSTL Class I " "Type bi-directional pin memory_mem_dqs_n\[2\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { memory_mem_dqs_n[2] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "memory_mem_dqs_n\[2\]" } } } } { "SoCKit_top.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/SoCKit_top.v" 490 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { memory_mem_dqs_n[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/" { { 0 { 0 ""} 0 483 9662 10382 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1397584235263 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1397584235263 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[5\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[5\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { memory_mem_dq[5] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[5\]" } } } } { "SoCKit_top.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/SoCKit_top.v" 488 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { memory_mem_dq[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/" { { 0 { 0 ""} 0 450 9662 10382 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1397584235263 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1397584235263 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[21\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[21\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { memory_mem_dq[21] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[21\]" } } } } { "SoCKit_top.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/SoCKit_top.v" 488 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { memory_mem_dq[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/" { { 0 { 0 ""} 0 466 9662 10382 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1397584235263 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1397584235263 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar " "Following pins have the same dynamic on-chip termination control: lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dqs_n\[1\] Differential 1.5-V SSTL Class I " "Type bi-directional pin memory_mem_dqs_n\[1\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { memory_mem_dqs_n[1] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "memory_mem_dqs_n\[1\]" } } } } { "SoCKit_top.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/SoCKit_top.v" 490 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { memory_mem_dqs_n[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/" { { 0 { 0 ""} 0 482 9662 10382 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1397584235263 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1397584235263 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[12\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[12\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { memory_mem_dq[12] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[12\]" } } } } { "SoCKit_top.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/SoCKit_top.v" 488 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { memory_mem_dq[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/" { { 0 { 0 ""} 0 457 9662 10382 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1397584235263 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1397584235263 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[28\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[28\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { memory_mem_dq[28] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[28\]" } } } } { "SoCKit_top.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/SoCKit_top.v" 488 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { memory_mem_dq[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/" { { 0 { 0 ""} 0 473 9662 10382 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1397584235263 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1397584235263 ""}  } {  } 0 169186 "Following groups of pins have the same dynamic on-chip termination control" 0 0 "Fitter" 0 -1 1397584235263 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 107 s Quartus II 32-bit " "Quartus II 32-bit Fitter was successful. 0 errors, 107 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1765 " "Peak virtual memory: 1765 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1397584240227 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 15 13:50:40 2014 " "Processing ended: Tue Apr 15 13:50:40 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1397584240227 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:04:32 " "Elapsed time: 00:04:32" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1397584240227 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:04:58 " "Total CPU time (on all processors): 00:04:58" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1397584240227 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1397584240227 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1397584247214 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 32-bit " "Running Quartus II 32-bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.1 Build 166 11/26/2013 SJ Full Version " "Version 13.1.1 Build 166 11/26/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1397584247216 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 15 13:50:46 2014 " "Processing started: Tue Apr 15 13:50:46 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1397584247216 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1397584247216 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off lab3 -c SoCKit_Top " "Command: quartus_asm --read_settings_files=off --write_settings_files=off lab3 -c SoCKit_Top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1397584247217 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1397584269103 ""}
{ "Info" "IPGMIO_NO_ISW_UPDATE" "" "Hard Processor Subsystem configuration has not changed and a Preloader software update is not required" {  } {  } 0 11878 "Hard Processor Subsystem configuration has not changed and a Preloader software update is not required" 0 0 "Assembler" 0 -1 1397584277539 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 32-bit " "Quartus II 32-bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "518 " "Peak virtual memory: 518 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1397584277843 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 15 13:51:17 2014 " "Processing ended: Tue Apr 15 13:51:17 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1397584277843 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:31 " "Elapsed time: 00:00:31" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1397584277843 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1397584277843 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1397584277843 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1397584278310 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1397584281945 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 32-bit " "Running Quartus II 32-bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.1 Build 166 11/26/2013 SJ Full Version " "Version 13.1.1 Build 166 11/26/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1397584281947 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 15 13:51:21 2014 " "Processing started: Tue Apr 15 13:51:21 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1397584281947 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1397584281947 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta lab3 -c SoCKit_Top " "Command: quartus_sta lab3 -c SoCKit_Top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1397584281948 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1397584282008 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1397584284324 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1397584284527 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1397584284527 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_avalon_st_clock_crosser " "Entity altera_avalon_st_clock_crosser" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1397584290463 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1397584290463 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1397584290463 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1397584290463 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1397584290463 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1397584290463 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1397584290463 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1397584290463 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1397584290463 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1397584290463 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1397584290463 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1397584290463 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1397584290463 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1397584290463 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1397584290463 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Quartus II" 0 -1 1397584290463 ""}
{ "Info" "ISTA_SDC_FOUND" "lab3/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'lab3/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1397584290554 ""}
{ "Info" "ISTA_SDC_FOUND" "lab3/synthesis/submodules/altera_avalon_st_jtag_interface.sdc " "Reading SDC File: 'lab3/synthesis/submodules/altera_avalon_st_jtag_interface.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1397584290582 ""}
{ "Info" "ISTA_SDC_FOUND" "lab3/synthesis/submodules/hps_sdram_p0.sdc " "Reading SDC File: 'lab3/synthesis/submodules/hps_sdram_p0.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1397584290602 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Quartus II" 0 -1 1397584290612 ""}
{ "Info" "0" "" "Initializing DDR database for CORE hps_sdram_p0" {  } {  } 0 0 "Initializing DDR database for CORE hps_sdram_p0" 0 0 "Quartus II" 0 0 1397584290613 ""}
{ "Info" "0" "" "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: u0\|hps_0\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: u0\|hps_0\|hps_io\|border\|hps_sdram_inst" 0 0 "Quartus II" 0 0 1397584291653 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_sdram_p0.sdc 527 *:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|* clock or keeper or register or port or pin or cell or partition " "Ignored filter at hps_sdram_p0.sdc(527): *:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/lab3/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/lab3/synthesis/submodules/hps_sdram_p0.sdc" 527 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1397584292188 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_sdram_p0.sdc 527 Argument <from> is not an object ID " "Ignored set_false_path at hps_sdram_p0.sdc(527): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \$\{prefix\}\|*s0\|* -to \[get_clocks \$local_pll_write_clk\] " "set_false_path -from \$\{prefix\}\|*s0\|* -to \[get_clocks \$local_pll_write_clk\]" {  } { { "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/lab3/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/lab3/synthesis/submodules/hps_sdram_p0.sdc" 527 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1397584292189 ""}  } { { "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/lab3/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/lab3/synthesis/submodules/hps_sdram_p0.sdc" 527 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1397584292189 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_sdram_p0.sdc 528 *:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at hps_sdram_p0.sdc(528): *:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/lab3/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/lab3/synthesis/submodules/hps_sdram_p0.sdc" 528 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1397584292195 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_sdram_p0.sdc 528 Argument <to> is not an object ID " "Ignored set_false_path at hps_sdram_p0.sdc(528): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_clocks \$local_pll_write_clk\] -to \$\{prefix\}\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\] " "set_false_path -from \[get_clocks \$local_pll_write_clk\] -to \$\{prefix\}\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\]" {  } { { "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/lab3/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/lab3/synthesis/submodules/hps_sdram_p0.sdc" 528 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1397584292195 ""}  } { { "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/lab3/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/Verilog/lab3/synthesis/submodules/hps_sdram_p0.sdc" 528 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1397584292195 ""}
{ "Info" "0" "" "Setting DQS clocks as inactive; use Report DDR to timing analyze DQS clocks" {  } {  } 0 0 "Setting DQS clocks as inactive; use Report DDR to timing analyze DQS clocks" 0 0 "Quartus II" 0 0 1397584292214 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "OSC_50_B4A " "Node: OSC_50_B4A was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1397584292236 "|SoCKit_Top|OSC_50_B4A"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "hps_io_hps_io_usb1_inst_CLK " "Node: hps_io_hps_io_usb1_inst_CLK was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1397584292237 "|SoCKit_Top|hps_io_hps_io_usb1_inst_CLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "hps_io_hps_io_i2c1_inst_SCL " "Node: hps_io_hps_io_i2c1_inst_SCL was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1397584292237 "|SoCKit_Top|hps_io_hps_io_i2c1_inst_SCL"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1397584292248 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1397584292248 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1397584292248 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1397584292248 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1397584292248 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1397584292248 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1397584292248 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1397584292248 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1397584292248 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1397584292248 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1397584292248 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1397584292248 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1397584292248 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1397584292248 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1397584292248 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1397584292248 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1397584292248 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1397584292248 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1397584292295 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Quartus II" 0 -1 1397584292296 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs\[0\]_IN (Rise) memory_mem_dqs\[0\]_IN (Rise) 0.000 0.080 " "Setup clock transfer from memory_mem_dqs\[0\]_IN (Rise) to memory_mem_dqs\[0\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1397584292356 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs\[0\]_IN (Rise) memory_mem_dqs\[0\]_IN (Fall) 0.000 0.080 " "Setup clock transfer from memory_mem_dqs\[0\]_IN (Rise) to memory_mem_dqs\[0\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1397584292356 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs\[1\]_IN (Rise) memory_mem_dqs\[1\]_IN (Rise) 0.000 0.080 " "Setup clock transfer from memory_mem_dqs\[1\]_IN (Rise) to memory_mem_dqs\[1\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1397584292356 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs\[1\]_IN (Rise) memory_mem_dqs\[1\]_IN (Fall) 0.000 0.080 " "Setup clock transfer from memory_mem_dqs\[1\]_IN (Rise) to memory_mem_dqs\[1\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1397584292356 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs\[2\]_IN (Rise) memory_mem_dqs\[2\]_IN (Rise) 0.000 0.080 " "Setup clock transfer from memory_mem_dqs\[2\]_IN (Rise) to memory_mem_dqs\[2\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1397584292356 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs\[2\]_IN (Rise) memory_mem_dqs\[2\]_IN (Fall) 0.000 0.080 " "Setup clock transfer from memory_mem_dqs\[2\]_IN (Rise) to memory_mem_dqs\[2\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1397584292356 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs\[3\]_IN (Rise) memory_mem_dqs\[3\]_IN (Rise) 0.000 0.080 " "Setup clock transfer from memory_mem_dqs\[3\]_IN (Rise) to memory_mem_dqs\[3\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1397584292356 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs\[3\]_IN (Rise) memory_mem_dqs\[3\]_IN (Fall) 0.000 0.080 " "Setup clock transfer from memory_mem_dqs\[3\]_IN (Rise) to memory_mem_dqs\[3\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1397584292356 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs\[0\]_OUT (Rise) 0.000 0.110 " "Setup clock transfer from lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1397584292356 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs\[0\]_OUT (Rise) 0.000 0.110 " "Hold clock transfer from lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1397584292356 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs\[0\]_OUT (Rise) 0.000 0.110 " "Setup clock transfer from lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1397584292356 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs\[0\]_OUT (Rise) 0.000 0.110 " "Hold clock transfer from lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1397584292356 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) memory_mem_dqs\[0\]_OUT (Fall) 0.000 0.110 " "Setup clock transfer from lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to memory_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1397584292356 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) memory_mem_dqs\[0\]_OUT (Fall) 0.000 0.110 " "Hold clock transfer from lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to memory_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1397584292356 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) memory_mem_dqs\[0\]_OUT (Fall) 0.000 0.190 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.190" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1397584292356 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) memory_mem_dqs\[0\]_OUT (Fall) 0.000 0.190 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.190" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1397584292356 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) memory_mem_dqs\[0\]_OUT (Fall) 0.000 0.190 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.190" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1397584292356 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) memory_mem_dqs\[0\]_OUT (Fall) 0.000 0.190 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.190" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1397584292356 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs\[1\]_OUT (Rise) 0.000 0.110 " "Setup clock transfer from lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1397584292356 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs\[1\]_OUT (Rise) 0.000 0.110 " "Hold clock transfer from lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1397584292356 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs\[1\]_OUT (Rise) 0.000 0.110 " "Setup clock transfer from lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1397584292356 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs\[1\]_OUT (Rise) 0.000 0.110 " "Hold clock transfer from lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1397584292356 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) memory_mem_dqs\[1\]_OUT (Fall) 0.000 0.110 " "Setup clock transfer from lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to memory_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1397584292356 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) memory_mem_dqs\[1\]_OUT (Fall) 0.000 0.110 " "Hold clock transfer from lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to memory_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1397584292356 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) memory_mem_dqs\[1\]_OUT (Fall) 0.000 0.190 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.190" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1397584292356 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) memory_mem_dqs\[1\]_OUT (Fall) 0.000 0.190 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.190" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1397584292356 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) memory_mem_dqs\[1\]_OUT (Fall) 0.000 0.190 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.190" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1397584292356 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) memory_mem_dqs\[1\]_OUT (Fall) 0.000 0.190 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.190" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1397584292356 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs\[2\]_OUT (Rise) 0.000 0.110 " "Setup clock transfer from lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1397584292356 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs\[2\]_OUT (Rise) 0.000 0.110 " "Hold clock transfer from lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1397584292356 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs\[2\]_OUT (Rise) 0.000 0.110 " "Setup clock transfer from lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1397584292356 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs\[2\]_OUT (Rise) 0.000 0.110 " "Hold clock transfer from lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1397584292356 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) memory_mem_dqs\[2\]_OUT (Fall) 0.000 0.110 " "Setup clock transfer from lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to memory_mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1397584292356 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) memory_mem_dqs\[2\]_OUT (Fall) 0.000 0.110 " "Hold clock transfer from lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to memory_mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1397584292356 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) memory_mem_dqs\[2\]_OUT (Fall) 0.000 0.190 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.190" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1397584292356 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) memory_mem_dqs\[2\]_OUT (Fall) 0.000 0.130 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1397584292356 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) memory_mem_dqs\[2\]_OUT (Fall) 0.000 0.190 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.190" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1397584292356 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) memory_mem_dqs\[2\]_OUT (Fall) 0.000 0.130 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1397584292356 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs\[3\]_OUT (Rise) 0.000 0.110 " "Setup clock transfer from lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1397584292356 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs\[3\]_OUT (Rise) 0.000 0.110 " "Hold clock transfer from lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1397584292356 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs\[3\]_OUT (Rise) 0.000 0.110 " "Setup clock transfer from lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1397584292356 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs\[3\]_OUT (Rise) 0.000 0.110 " "Hold clock transfer from lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1397584292356 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) memory_mem_dqs\[3\]_OUT (Fall) 0.000 0.110 " "Setup clock transfer from lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to memory_mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1397584292356 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) memory_mem_dqs\[3\]_OUT (Fall) 0.000 0.110 " "Hold clock transfer from lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to memory_mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1397584292356 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) memory_mem_dqs\[3\]_OUT (Fall) 0.000 0.190 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.190" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1397584292356 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) memory_mem_dqs\[3\]_OUT (Fall) 0.000 0.190 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.190" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1397584292356 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) memory_mem_dqs\[3\]_OUT (Fall) 0.000 0.190 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.190" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1397584292356 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) memory_mem_dqs\[3\]_OUT (Fall) 0.000 0.190 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.190" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1397584292356 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs_n\[0\]_OUT (Rise) 0.000 0.110 " "Setup clock transfer from lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1397584292356 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs_n\[0\]_OUT (Rise) 0.000 0.110 " "Hold clock transfer from lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1397584292356 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs_n\[0\]_OUT (Rise) 0.000 0.110 " "Setup clock transfer from lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1397584292356 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs_n\[0\]_OUT (Rise) 0.000 0.110 " "Hold clock transfer from lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1397584292356 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs_n\[1\]_OUT (Rise) 0.000 0.110 " "Setup clock transfer from lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1397584292356 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs_n\[1\]_OUT (Rise) 0.000 0.110 " "Hold clock transfer from lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1397584292356 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs_n\[1\]_OUT (Rise) 0.000 0.110 " "Setup clock transfer from lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1397584292356 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs_n\[1\]_OUT (Rise) 0.000 0.110 " "Hold clock transfer from lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1397584292356 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs_n\[2\]_OUT (Rise) 0.000 0.110 " "Setup clock transfer from lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1397584292356 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs_n\[2\]_OUT (Rise) 0.000 0.110 " "Hold clock transfer from lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1397584292356 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs_n\[2\]_OUT (Rise) 0.000 0.110 " "Setup clock transfer from lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1397584292356 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs_n\[2\]_OUT (Rise) 0.000 0.110 " "Hold clock transfer from lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1397584292356 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs_n\[3\]_OUT (Rise) 0.000 0.110 " "Setup clock transfer from lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1397584292356 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs_n\[3\]_OUT (Rise) 0.000 0.110 " "Hold clock transfer from lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1397584292356 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs_n\[3\]_OUT (Rise) 0.000 0.110 " "Setup clock transfer from lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1397584292356 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs_n\[3\]_OUT (Rise) 0.000 0.110 " "Hold clock transfer from lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1397584292356 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "Quartus II" 0 -1 1397584292356 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1397584292364 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Quartus II" 0 0 1397584292408 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 1.465 " "Worst-case setup slack is 1.465" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1397584292464 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1397584292464 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.465               0.000 lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    1.465               0.000 lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1397584292464 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.905               0.000 altera_reserved_tck  " "    9.905               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1397584292464 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1397584292464 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.188 " "Worst-case hold slack is 0.188" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1397584292474 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1397584292474 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.188               0.000 lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.188               0.000 lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1397584292474 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.519               0.000 altera_reserved_tck  " "    0.519               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1397584292474 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1397584292474 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 2.869 " "Worst-case recovery slack is 2.869" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1397584292481 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1397584292481 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.869               0.000 lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    2.869               0.000 lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1397584292481 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.074               0.000 altera_reserved_tck  " "   14.074               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1397584292481 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1397584292481 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.593 " "Worst-case removal slack is 0.593" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1397584292488 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1397584292488 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.593               0.000 lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.593               0.000 lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1397584292488 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.069               0.000 altera_reserved_tck  " "    1.069               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1397584292488 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1397584292488 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.390 " "Worst-case minimum pulse width slack is 0.390" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1397584292495 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1397584292495 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.390               0.000 lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk  " "    0.390               0.000 lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1397584292495 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.406               0.000 lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.406               0.000 lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1397584292495 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.664               0.000 altera_reserved_tck  " "   15.664               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1397584292495 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1397584292495 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 5 synchronizer chains. " "Report Metastability: Found 5 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1397584292679 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1397584292679 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 5 " "Number of Synchronizer Chains Found: 5" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1397584292679 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 3 Registers " "Shortest Synchronizer Chain: 3 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1397584292679 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1397584292679 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 63.627 ns " "Worst Case Available Settling Time: 63.627 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1397584292679 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1397584292679 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1397584292679 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.8 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.8" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1397584292679 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1397584292679 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1397584292679 ""}  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1397584292679 ""}
{ "Info" "0" "" "Initializing DDR database for CORE hps_sdram_p0" {  } {  } 0 0 "Initializing DDR database for CORE hps_sdram_p0" 0 0 "Quartus II" 0 0 1397584292837 ""}
{ "Info" "0" "" "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: u0\|hps_0\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: u0\|hps_0\|hps_io\|border\|hps_sdram_inst" 0 0 "Quartus II" 0 0 1397584293696 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 1.465 " "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 1.465" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1397584296093 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1397584296093 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1397584296093 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1397584296093 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core (setup)\} " "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1397584296093 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1397584296093 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.188 " "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.188" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1397584296148 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1397584296148 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1397584296148 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1397584296148 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core (hold)\} " "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1397584296148 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1397584296148 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 2.869 " "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 2.869" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1397584296202 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1397584296202 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1397584296202 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1397584296202 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (recovery)\} " "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (recovery)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1397584296202 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1397584296202 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.593 " "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.593" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1397584296266 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1397584296266 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1397584296266 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1397584296266 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (removal)\} " "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (removal)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1397584296266 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1397584296266 ""}
{ "Info" "0" "" "Core: hps_sdram_p0 - Instance: u0\|hps_0\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Core: hps_sdram_p0 - Instance: u0\|hps_0\|hps_io\|border\|hps_sdram_inst" 0 0 "Quartus II" 0 0 1397584296366 ""}
{ "Info" "0" "" "                                                         setup  hold" {  } {  } 0 0 "                                                         setup  hold" 0 0 "Quartus II" 0 0 1397584296366 ""}
{ "Info" "0" "" "Address Command (Slow 1100mV 85C Model)               \|   1.02  0.938" {  } {  } 0 0 "Address Command (Slow 1100mV 85C Model)               \|   1.02  0.938" 0 0 "Quartus II" 0 0 1397584296367 ""}
{ "Info" "0" "" "Bus Turnaround Time (Slow 1100mV 85C Model)           \|  3.209     --" {  } {  } 0 0 "Bus Turnaround Time (Slow 1100mV 85C Model)           \|  3.209     --" 0 0 "Quartus II" 0 0 1397584296367 ""}
{ "Info" "0" "" "Core (Slow 1100mV 85C Model)                          \|  1.465  0.188" {  } {  } 0 0 "Core (Slow 1100mV 85C Model)                          \|  1.465  0.188" 0 0 "Quartus II" 0 0 1397584296367 ""}
{ "Info" "0" "" "Core Recovery/Removal (Slow 1100mV 85C Model)         \|  2.869  0.593" {  } {  } 0 0 "Core Recovery/Removal (Slow 1100mV 85C Model)         \|  2.869  0.593" 0 0 "Quartus II" 0 0 1397584296367 ""}
{ "Info" "0" "" "DQS vs CK (Slow 1100mV 85C Model)                     \|  0.682  0.319" {  } {  } 0 0 "DQS vs CK (Slow 1100mV 85C Model)                     \|  0.682  0.319" 0 0 "Quartus II" 0 0 1397584296367 ""}
{ "Info" "0" "" "Postamble (Slow 1100mV 85C Model)                     \|   0.44   0.44" {  } {  } 0 0 "Postamble (Slow 1100mV 85C Model)                     \|   0.44   0.44" 0 0 "Quartus II" 0 0 1397584296367 ""}
{ "Info" "0" "" "Read Capture (Slow 1100mV 85C Model)                  \|   0.05  0.002" {  } {  } 0 0 "Read Capture (Slow 1100mV 85C Model)                  \|   0.05  0.002" 0 0 "Quartus II" 0 0 1397584296368 ""}
{ "Info" "0" "" "Write (Slow 1100mV 85C Model)                         \|  0.153  0.153" {  } {  } 0 0 "Write (Slow 1100mV 85C Model)                         \|  0.153  0.153" 0 0 "Quartus II" 0 0 1397584296368 ""}
{ "Critical Warning" "0" "" "Timing analysis was performed on core hps_sdram_p0 using Quartus II v13.1 with a preliminary timing model and constraints. You must regenerate this IP in a future version of Quartus II to update the timing constraints to match the timing model." {  } {  } 1 0 "Timing analysis was performed on core hps_sdram_p0 using Quartus II v13.1 with a preliminary timing model and constraints. You must regenerate this IP in a future version of Quartus II to update the timing constraints to match the timing model." 0 0 "Quartus II" 0 0 1397584296415 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Quartus II" 0 0 1397584296715 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1397584296867 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "5CSXFC6D6F31C8ES " "Timing characteristics of device 5CSXFC6D6F31C8ES are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Quartus II" 0 -1 1397584296868 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1397584321328 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "OSC_50_B4A " "Node: OSC_50_B4A was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1397584322285 "|SoCKit_Top|OSC_50_B4A"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "hps_io_hps_io_usb1_inst_CLK " "Node: hps_io_hps_io_usb1_inst_CLK was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1397584322285 "|SoCKit_Top|hps_io_hps_io_usb1_inst_CLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "hps_io_hps_io_i2c1_inst_SCL " "Node: hps_io_hps_io_i2c1_inst_SCL was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1397584322285 "|SoCKit_Top|hps_io_hps_io_i2c1_inst_SCL"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1397584322296 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1397584322296 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1397584322296 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1397584322296 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1397584322296 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1397584322296 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1397584322296 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1397584322296 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1397584322296 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1397584322296 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1397584322296 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1397584322296 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1397584322296 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1397584322296 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1397584322296 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1397584322296 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1397584322296 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1397584322296 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1397584322308 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Quartus II" 0 -1 1397584322308 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs\[0\]_IN (Rise) memory_mem_dqs\[0\]_IN (Rise) 0.000 0.080 " "Setup clock transfer from memory_mem_dqs\[0\]_IN (Rise) to memory_mem_dqs\[0\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1397584322369 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs\[0\]_IN (Rise) memory_mem_dqs\[0\]_IN (Fall) 0.000 0.080 " "Setup clock transfer from memory_mem_dqs\[0\]_IN (Rise) to memory_mem_dqs\[0\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1397584322369 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs\[1\]_IN (Rise) memory_mem_dqs\[1\]_IN (Rise) 0.000 0.080 " "Setup clock transfer from memory_mem_dqs\[1\]_IN (Rise) to memory_mem_dqs\[1\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1397584322369 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs\[1\]_IN (Rise) memory_mem_dqs\[1\]_IN (Fall) 0.000 0.080 " "Setup clock transfer from memory_mem_dqs\[1\]_IN (Rise) to memory_mem_dqs\[1\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1397584322369 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs\[2\]_IN (Rise) memory_mem_dqs\[2\]_IN (Rise) 0.000 0.080 " "Setup clock transfer from memory_mem_dqs\[2\]_IN (Rise) to memory_mem_dqs\[2\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1397584322369 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs\[2\]_IN (Rise) memory_mem_dqs\[2\]_IN (Fall) 0.000 0.080 " "Setup clock transfer from memory_mem_dqs\[2\]_IN (Rise) to memory_mem_dqs\[2\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1397584322369 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs\[3\]_IN (Rise) memory_mem_dqs\[3\]_IN (Rise) 0.000 0.080 " "Setup clock transfer from memory_mem_dqs\[3\]_IN (Rise) to memory_mem_dqs\[3\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1397584322369 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs\[3\]_IN (Rise) memory_mem_dqs\[3\]_IN (Fall) 0.000 0.080 " "Setup clock transfer from memory_mem_dqs\[3\]_IN (Rise) to memory_mem_dqs\[3\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1397584322369 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs\[0\]_OUT (Rise) 0.000 0.110 " "Setup clock transfer from lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1397584322369 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs\[0\]_OUT (Rise) 0.000 0.110 " "Hold clock transfer from lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1397584322369 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs\[0\]_OUT (Rise) 0.000 0.110 " "Setup clock transfer from lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1397584322369 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs\[0\]_OUT (Rise) 0.000 0.110 " "Hold clock transfer from lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1397584322369 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) memory_mem_dqs\[0\]_OUT (Fall) 0.000 0.110 " "Setup clock transfer from lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to memory_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1397584322369 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) memory_mem_dqs\[0\]_OUT (Fall) 0.000 0.110 " "Hold clock transfer from lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to memory_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1397584322369 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) memory_mem_dqs\[0\]_OUT (Fall) 0.000 0.190 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.190" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1397584322369 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) memory_mem_dqs\[0\]_OUT (Fall) 0.000 0.190 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.190" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1397584322369 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) memory_mem_dqs\[0\]_OUT (Fall) 0.000 0.190 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.190" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1397584322369 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) memory_mem_dqs\[0\]_OUT (Fall) 0.000 0.190 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.190" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1397584322369 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs\[1\]_OUT (Rise) 0.000 0.110 " "Setup clock transfer from lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1397584322369 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs\[1\]_OUT (Rise) 0.000 0.110 " "Hold clock transfer from lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1397584322369 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs\[1\]_OUT (Rise) 0.000 0.110 " "Setup clock transfer from lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1397584322369 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs\[1\]_OUT (Rise) 0.000 0.110 " "Hold clock transfer from lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1397584322369 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) memory_mem_dqs\[1\]_OUT (Fall) 0.000 0.110 " "Setup clock transfer from lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to memory_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1397584322369 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) memory_mem_dqs\[1\]_OUT (Fall) 0.000 0.110 " "Hold clock transfer from lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to memory_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1397584322369 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) memory_mem_dqs\[1\]_OUT (Fall) 0.000 0.190 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.190" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1397584322369 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) memory_mem_dqs\[1\]_OUT (Fall) 0.000 0.190 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.190" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1397584322369 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) memory_mem_dqs\[1\]_OUT (Fall) 0.000 0.190 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.190" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1397584322369 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) memory_mem_dqs\[1\]_OUT (Fall) 0.000 0.190 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.190" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1397584322369 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs\[2\]_OUT (Rise) 0.000 0.110 " "Setup clock transfer from lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1397584322369 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs\[2\]_OUT (Rise) 0.000 0.110 " "Hold clock transfer from lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1397584322369 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs\[2\]_OUT (Rise) 0.000 0.110 " "Setup clock transfer from lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1397584322369 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs\[2\]_OUT (Rise) 0.000 0.110 " "Hold clock transfer from lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1397584322369 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) memory_mem_dqs\[2\]_OUT (Fall) 0.000 0.110 " "Setup clock transfer from lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to memory_mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1397584322369 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) memory_mem_dqs\[2\]_OUT (Fall) 0.000 0.110 " "Hold clock transfer from lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to memory_mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1397584322369 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) memory_mem_dqs\[2\]_OUT (Fall) 0.000 0.190 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.190" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1397584322369 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) memory_mem_dqs\[2\]_OUT (Fall) 0.000 0.130 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1397584322369 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) memory_mem_dqs\[2\]_OUT (Fall) 0.000 0.190 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.190" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1397584322369 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) memory_mem_dqs\[2\]_OUT (Fall) 0.000 0.130 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1397584322369 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs\[3\]_OUT (Rise) 0.000 0.110 " "Setup clock transfer from lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1397584322369 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs\[3\]_OUT (Rise) 0.000 0.110 " "Hold clock transfer from lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1397584322369 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs\[3\]_OUT (Rise) 0.000 0.110 " "Setup clock transfer from lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1397584322369 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs\[3\]_OUT (Rise) 0.000 0.110 " "Hold clock transfer from lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1397584322369 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) memory_mem_dqs\[3\]_OUT (Fall) 0.000 0.110 " "Setup clock transfer from lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to memory_mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1397584322369 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) memory_mem_dqs\[3\]_OUT (Fall) 0.000 0.110 " "Hold clock transfer from lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to memory_mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1397584322369 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) memory_mem_dqs\[3\]_OUT (Fall) 0.000 0.190 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.190" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1397584322369 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) memory_mem_dqs\[3\]_OUT (Fall) 0.000 0.190 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.190" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1397584322369 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) memory_mem_dqs\[3\]_OUT (Fall) 0.000 0.190 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.190" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1397584322369 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) memory_mem_dqs\[3\]_OUT (Fall) 0.000 0.190 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.190" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1397584322369 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs_n\[0\]_OUT (Rise) 0.000 0.110 " "Setup clock transfer from lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1397584322369 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs_n\[0\]_OUT (Rise) 0.000 0.110 " "Hold clock transfer from lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1397584322369 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs_n\[0\]_OUT (Rise) 0.000 0.110 " "Setup clock transfer from lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1397584322369 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs_n\[0\]_OUT (Rise) 0.000 0.110 " "Hold clock transfer from lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1397584322369 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs_n\[1\]_OUT (Rise) 0.000 0.110 " "Setup clock transfer from lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1397584322369 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs_n\[1\]_OUT (Rise) 0.000 0.110 " "Hold clock transfer from lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1397584322369 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs_n\[1\]_OUT (Rise) 0.000 0.110 " "Setup clock transfer from lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1397584322369 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs_n\[1\]_OUT (Rise) 0.000 0.110 " "Hold clock transfer from lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1397584322369 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs_n\[2\]_OUT (Rise) 0.000 0.110 " "Setup clock transfer from lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1397584322369 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs_n\[2\]_OUT (Rise) 0.000 0.110 " "Hold clock transfer from lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1397584322369 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs_n\[2\]_OUT (Rise) 0.000 0.110 " "Setup clock transfer from lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1397584322369 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs_n\[2\]_OUT (Rise) 0.000 0.110 " "Hold clock transfer from lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1397584322369 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs_n\[3\]_OUT (Rise) 0.000 0.110 " "Setup clock transfer from lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1397584322369 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs_n\[3\]_OUT (Rise) 0.000 0.110 " "Hold clock transfer from lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1397584322369 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs_n\[3\]_OUT (Rise) 0.000 0.110 " "Setup clock transfer from lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1397584322369 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs_n\[3\]_OUT (Rise) 0.000 0.110 " "Hold clock transfer from lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1397584322369 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "Quartus II" 0 -1 1397584322369 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 1.438 " "Worst-case setup slack is 1.438" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1397584322499 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1397584322499 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.438               0.000 lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    1.438               0.000 lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1397584322499 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.307               0.000 altera_reserved_tck  " "   10.307               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1397584322499 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1397584322499 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.228 " "Worst-case hold slack is 0.228" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1397584322552 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1397584322552 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.228               0.000 lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.228               0.000 lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1397584322552 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.568               0.000 altera_reserved_tck  " "    0.568               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1397584322552 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1397584322552 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 3.067 " "Worst-case recovery slack is 3.067" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1397584322599 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1397584322599 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.067               0.000 lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    3.067               0.000 lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1397584322599 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.452               0.000 altera_reserved_tck  " "   14.452               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1397584322599 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1397584322599 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.564 " "Worst-case removal slack is 0.564" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1397584322648 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1397584322648 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.564               0.000 lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.564               0.000 lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1397584322648 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.033               0.000 altera_reserved_tck  " "    1.033               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1397584322648 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1397584322648 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.399 " "Worst-case minimum pulse width slack is 0.399" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1397584322695 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1397584322695 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.399               0.000 lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk  " "    0.399               0.000 lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1397584322695 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.420               0.000 lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.420               0.000 lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1397584322695 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.878               0.000 altera_reserved_tck  " "   15.878               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1397584322695 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1397584322695 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 5 synchronizer chains. " "Report Metastability: Found 5 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1397584322893 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1397584322893 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 5 " "Number of Synchronizer Chains Found: 5" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1397584322893 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 3 Registers " "Shortest Synchronizer Chain: 3 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1397584322893 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1397584322893 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 63.569 ns " "Worst Case Available Settling Time: 63.569 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1397584322893 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1397584322893 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1397584322893 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.8 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.8" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1397584322893 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1397584322893 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1397584322893 ""}  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1397584322893 ""}
{ "Info" "0" "" "Initializing DDR database for CORE hps_sdram_p0" {  } {  } 0 0 "Initializing DDR database for CORE hps_sdram_p0" 0 0 "Quartus II" 0 0 1397584323090 ""}
{ "Info" "0" "" "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: u0\|hps_0\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: u0\|hps_0\|hps_io\|border\|hps_sdram_inst" 0 0 "Quartus II" 0 0 1397584324001 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 1.438 " "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 1.438" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1397584326259 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1397584326259 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1397584326259 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1397584326259 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core (setup)\} " "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1397584326259 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1397584326259 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.228 " "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.228" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1397584326359 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1397584326359 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1397584326359 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1397584326359 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core (hold)\} " "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1397584326359 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1397584326359 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 3.067 " "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 3.067" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1397584326455 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1397584326455 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1397584326455 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1397584326455 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (recovery)\} " "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (recovery)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1397584326455 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1397584326455 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.564 " "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.564" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1397584326556 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1397584326556 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1397584326556 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1397584326556 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (removal)\} " "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (removal)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1397584326556 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1397584326556 ""}
{ "Info" "0" "" "Core: hps_sdram_p0 - Instance: u0\|hps_0\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Core: hps_sdram_p0 - Instance: u0\|hps_0\|hps_io\|border\|hps_sdram_inst" 0 0 "Quartus II" 0 0 1397584326685 ""}
{ "Info" "0" "" "                                                         setup  hold" {  } {  } 0 0 "                                                         setup  hold" 0 0 "Quartus II" 0 0 1397584326685 ""}
{ "Info" "0" "" "Address Command (Slow 1100mV 0C Model)                \|   1.04  0.895" {  } {  } 0 0 "Address Command (Slow 1100mV 0C Model)                \|   1.04  0.895" 0 0 "Quartus II" 0 0 1397584326686 ""}
{ "Info" "0" "" "Bus Turnaround Time (Slow 1100mV 0C Model)            \|  3.245     --" {  } {  } 0 0 "Bus Turnaround Time (Slow 1100mV 0C Model)            \|  3.245     --" 0 0 "Quartus II" 0 0 1397584326686 ""}
{ "Info" "0" "" "Core (Slow 1100mV 0C Model)                           \|  1.438  0.228" {  } {  } 0 0 "Core (Slow 1100mV 0C Model)                           \|  1.438  0.228" 0 0 "Quartus II" 0 0 1397584326686 ""}
{ "Info" "0" "" "Core Recovery/Removal (Slow 1100mV 0C Model)          \|  3.067  0.564" {  } {  } 0 0 "Core Recovery/Removal (Slow 1100mV 0C Model)          \|  3.067  0.564" 0 0 "Quartus II" 0 0 1397584326686 ""}
{ "Info" "0" "" "DQS vs CK (Slow 1100mV 0C Model)                      \|  0.738  0.324" {  } {  } 0 0 "DQS vs CK (Slow 1100mV 0C Model)                      \|  0.738  0.324" 0 0 "Quartus II" 0 0 1397584326686 ""}
{ "Info" "0" "" "Postamble (Slow 1100mV 0C Model)                      \|  0.427  0.427" {  } {  } 0 0 "Postamble (Slow 1100mV 0C Model)                      \|  0.427  0.427" 0 0 "Quartus II" 0 0 1397584326686 ""}
{ "Info" "0" "" "Read Capture (Slow 1100mV 0C Model)                   \|  0.067   0.02" {  } {  } 0 0 "Read Capture (Slow 1100mV 0C Model)                   \|  0.067   0.02" 0 0 "Quartus II" 0 0 1397584326687 ""}
{ "Info" "0" "" "Write (Slow 1100mV 0C Model)                          \|  0.181  0.181" {  } {  } 0 0 "Write (Slow 1100mV 0C Model)                          \|  0.181  0.181" 0 0 "Quartus II" 0 0 1397584326687 ""}
{ "Critical Warning" "0" "" "Timing analysis was performed on core hps_sdram_p0 using Quartus II v13.1 with a preliminary timing model and constraints. You must regenerate this IP in a future version of Quartus II to update the timing constraints to match the timing model." {  } {  } 1 0 "Timing analysis was performed on core hps_sdram_p0 using Quartus II v13.1 with a preliminary timing model and constraints. You must regenerate this IP in a future version of Quartus II to update the timing constraints to match the timing model." 0 0 "Quartus II" 0 0 1397584326775 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Quartus II" 0 0 1397584327106 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1397584328362 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "5CSXFC6D6F31C8ES " "Timing characteristics of device 5CSXFC6D6F31C8ES are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Quartus II" 0 -1 1397584328362 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1397584342642 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "OSC_50_B4A " "Node: OSC_50_B4A was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1397584343390 "|SoCKit_Top|OSC_50_B4A"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "hps_io_hps_io_usb1_inst_CLK " "Node: hps_io_hps_io_usb1_inst_CLK was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1397584343390 "|SoCKit_Top|hps_io_hps_io_usb1_inst_CLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "hps_io_hps_io_i2c1_inst_SCL " "Node: hps_io_hps_io_i2c1_inst_SCL was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1397584343391 "|SoCKit_Top|hps_io_hps_io_i2c1_inst_SCL"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1397584343401 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1397584343401 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1397584343401 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1397584343401 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1397584343401 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1397584343401 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1397584343401 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1397584343401 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1397584343401 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1397584343401 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1397584343401 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1397584343401 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1397584343401 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1397584343401 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1397584343401 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1397584343401 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1397584343401 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1397584343401 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1397584343413 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Quartus II" 0 -1 1397584343413 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs\[0\]_IN (Rise) memory_mem_dqs\[0\]_IN (Rise) 0.000 0.080 " "Setup clock transfer from memory_mem_dqs\[0\]_IN (Rise) to memory_mem_dqs\[0\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1397584343474 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs\[0\]_IN (Rise) memory_mem_dqs\[0\]_IN (Fall) 0.000 0.080 " "Setup clock transfer from memory_mem_dqs\[0\]_IN (Rise) to memory_mem_dqs\[0\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1397584343474 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs\[1\]_IN (Rise) memory_mem_dqs\[1\]_IN (Rise) 0.000 0.080 " "Setup clock transfer from memory_mem_dqs\[1\]_IN (Rise) to memory_mem_dqs\[1\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1397584343474 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs\[1\]_IN (Rise) memory_mem_dqs\[1\]_IN (Fall) 0.000 0.080 " "Setup clock transfer from memory_mem_dqs\[1\]_IN (Rise) to memory_mem_dqs\[1\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1397584343474 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs\[2\]_IN (Rise) memory_mem_dqs\[2\]_IN (Rise) 0.000 0.080 " "Setup clock transfer from memory_mem_dqs\[2\]_IN (Rise) to memory_mem_dqs\[2\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1397584343474 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs\[2\]_IN (Rise) memory_mem_dqs\[2\]_IN (Fall) 0.000 0.080 " "Setup clock transfer from memory_mem_dqs\[2\]_IN (Rise) to memory_mem_dqs\[2\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1397584343474 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs\[3\]_IN (Rise) memory_mem_dqs\[3\]_IN (Rise) 0.000 0.080 " "Setup clock transfer from memory_mem_dqs\[3\]_IN (Rise) to memory_mem_dqs\[3\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1397584343474 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs\[3\]_IN (Rise) memory_mem_dqs\[3\]_IN (Fall) 0.000 0.080 " "Setup clock transfer from memory_mem_dqs\[3\]_IN (Rise) to memory_mem_dqs\[3\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1397584343474 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs\[0\]_OUT (Rise) 0.000 0.110 " "Setup clock transfer from lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1397584343474 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs\[0\]_OUT (Rise) 0.000 0.110 " "Hold clock transfer from lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1397584343474 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs\[0\]_OUT (Rise) 0.000 0.110 " "Setup clock transfer from lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1397584343474 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs\[0\]_OUT (Rise) 0.000 0.110 " "Hold clock transfer from lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1397584343474 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) memory_mem_dqs\[0\]_OUT (Fall) 0.000 0.110 " "Setup clock transfer from lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to memory_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1397584343474 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) memory_mem_dqs\[0\]_OUT (Fall) 0.000 0.110 " "Hold clock transfer from lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to memory_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1397584343474 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) memory_mem_dqs\[0\]_OUT (Fall) 0.000 0.190 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.190" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1397584343474 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) memory_mem_dqs\[0\]_OUT (Fall) 0.000 0.190 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.190" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1397584343474 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) memory_mem_dqs\[0\]_OUT (Fall) 0.000 0.190 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.190" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1397584343474 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) memory_mem_dqs\[0\]_OUT (Fall) 0.000 0.190 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.190" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1397584343474 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs\[1\]_OUT (Rise) 0.000 0.110 " "Setup clock transfer from lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1397584343474 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs\[1\]_OUT (Rise) 0.000 0.110 " "Hold clock transfer from lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1397584343474 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs\[1\]_OUT (Rise) 0.000 0.110 " "Setup clock transfer from lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1397584343474 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs\[1\]_OUT (Rise) 0.000 0.110 " "Hold clock transfer from lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1397584343474 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) memory_mem_dqs\[1\]_OUT (Fall) 0.000 0.110 " "Setup clock transfer from lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to memory_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1397584343474 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) memory_mem_dqs\[1\]_OUT (Fall) 0.000 0.110 " "Hold clock transfer from lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to memory_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1397584343474 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) memory_mem_dqs\[1\]_OUT (Fall) 0.000 0.190 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.190" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1397584343474 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) memory_mem_dqs\[1\]_OUT (Fall) 0.000 0.190 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.190" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1397584343474 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) memory_mem_dqs\[1\]_OUT (Fall) 0.000 0.190 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.190" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1397584343474 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) memory_mem_dqs\[1\]_OUT (Fall) 0.000 0.190 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.190" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1397584343474 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs\[2\]_OUT (Rise) 0.000 0.110 " "Setup clock transfer from lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1397584343474 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs\[2\]_OUT (Rise) 0.000 0.110 " "Hold clock transfer from lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1397584343474 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs\[2\]_OUT (Rise) 0.000 0.110 " "Setup clock transfer from lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1397584343474 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs\[2\]_OUT (Rise) 0.000 0.110 " "Hold clock transfer from lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1397584343474 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) memory_mem_dqs\[2\]_OUT (Fall) 0.000 0.110 " "Setup clock transfer from lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to memory_mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1397584343474 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) memory_mem_dqs\[2\]_OUT (Fall) 0.000 0.110 " "Hold clock transfer from lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to memory_mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1397584343474 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) memory_mem_dqs\[2\]_OUT (Fall) 0.000 0.190 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.190" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1397584343474 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) memory_mem_dqs\[2\]_OUT (Fall) 0.000 0.130 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1397584343474 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) memory_mem_dqs\[2\]_OUT (Fall) 0.000 0.190 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.190" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1397584343474 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) memory_mem_dqs\[2\]_OUT (Fall) 0.000 0.130 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1397584343474 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs\[3\]_OUT (Rise) 0.000 0.110 " "Setup clock transfer from lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1397584343474 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs\[3\]_OUT (Rise) 0.000 0.110 " "Hold clock transfer from lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1397584343474 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs\[3\]_OUT (Rise) 0.000 0.110 " "Setup clock transfer from lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1397584343474 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs\[3\]_OUT (Rise) 0.000 0.110 " "Hold clock transfer from lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1397584343474 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) memory_mem_dqs\[3\]_OUT (Fall) 0.000 0.110 " "Setup clock transfer from lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to memory_mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1397584343474 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) memory_mem_dqs\[3\]_OUT (Fall) 0.000 0.110 " "Hold clock transfer from lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to memory_mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1397584343474 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) memory_mem_dqs\[3\]_OUT (Fall) 0.000 0.190 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.190" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1397584343474 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) memory_mem_dqs\[3\]_OUT (Fall) 0.000 0.190 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.190" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1397584343474 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) memory_mem_dqs\[3\]_OUT (Fall) 0.000 0.190 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.190" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1397584343474 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) memory_mem_dqs\[3\]_OUT (Fall) 0.000 0.190 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.190" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1397584343474 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs_n\[0\]_OUT (Rise) 0.000 0.110 " "Setup clock transfer from lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1397584343474 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs_n\[0\]_OUT (Rise) 0.000 0.110 " "Hold clock transfer from lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1397584343474 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs_n\[0\]_OUT (Rise) 0.000 0.110 " "Setup clock transfer from lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1397584343474 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs_n\[0\]_OUT (Rise) 0.000 0.110 " "Hold clock transfer from lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1397584343474 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs_n\[1\]_OUT (Rise) 0.000 0.110 " "Setup clock transfer from lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1397584343474 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs_n\[1\]_OUT (Rise) 0.000 0.110 " "Hold clock transfer from lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1397584343474 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs_n\[1\]_OUT (Rise) 0.000 0.110 " "Setup clock transfer from lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1397584343474 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs_n\[1\]_OUT (Rise) 0.000 0.110 " "Hold clock transfer from lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1397584343474 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs_n\[2\]_OUT (Rise) 0.000 0.110 " "Setup clock transfer from lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1397584343474 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs_n\[2\]_OUT (Rise) 0.000 0.110 " "Hold clock transfer from lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1397584343474 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs_n\[2\]_OUT (Rise) 0.000 0.110 " "Setup clock transfer from lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1397584343474 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs_n\[2\]_OUT (Rise) 0.000 0.110 " "Hold clock transfer from lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1397584343474 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs_n\[3\]_OUT (Rise) 0.000 0.110 " "Setup clock transfer from lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1397584343474 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs_n\[3\]_OUT (Rise) 0.000 0.110 " "Hold clock transfer from lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1397584343474 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs_n\[3\]_OUT (Rise) 0.000 0.110 " "Setup clock transfer from lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1397584343474 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs_n\[3\]_OUT (Rise) 0.000 0.110 " "Hold clock transfer from lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1397584343474 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "Quartus II" 0 -1 1397584343474 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 2.140 " "Worst-case setup slack is 2.140" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1397584343580 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1397584343580 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.140               0.000 lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    2.140               0.000 lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1397584343580 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.070               0.000 altera_reserved_tck  " "   14.070               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1397584343580 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1397584343580 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.084 " "Worst-case hold slack is 0.084" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1397584343675 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1397584343675 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.084               0.000 lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.084               0.000 lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1397584343675 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.176               0.000 altera_reserved_tck  " "    0.176               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1397584343675 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1397584343675 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 3.757 " "Worst-case recovery slack is 3.757" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1397584343767 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1397584343767 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.757               0.000 lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    3.757               0.000 lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1397584343767 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.158               0.000 altera_reserved_tck  " "   16.158               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1397584343767 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1397584343767 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.439 " "Worst-case removal slack is 0.439" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1397584343859 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1397584343859 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.439               0.000 altera_reserved_tck  " "    0.439               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1397584343859 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.497               0.000 lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.497               0.000 lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1397584343859 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1397584343859 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.883 " "Worst-case minimum pulse width slack is 0.883" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1397584343950 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1397584343950 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.883               0.000 lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk  " "    0.883               0.000 lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1397584343950 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.891               0.000 lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.891               0.000 lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1397584343950 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.803               0.000 altera_reserved_tck  " "   15.803               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1397584343950 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1397584343950 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 5 synchronizer chains. " "Report Metastability: Found 5 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1397584344179 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1397584344179 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 5 " "Number of Synchronizer Chains Found: 5" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1397584344179 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 3 Registers " "Shortest Synchronizer Chain: 3 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1397584344179 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1397584344179 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 65.390 ns " "Worst Case Available Settling Time: 65.390 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1397584344179 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1397584344179 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1397584344179 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.8 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.8" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1397584344179 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1397584344179 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1397584344179 ""}  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1397584344179 ""}
{ "Info" "0" "" "Initializing DDR database for CORE hps_sdram_p0" {  } {  } 0 0 "Initializing DDR database for CORE hps_sdram_p0" 0 0 "Quartus II" 0 0 1397584344492 ""}
{ "Info" "0" "" "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: u0\|hps_0\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: u0\|hps_0\|hps_io\|border\|hps_sdram_inst" 0 0 "Quartus II" 0 0 1397584345361 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 2.140 " "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 2.140" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1397584347953 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1397584347953 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1397584347953 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1397584347953 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core (setup)\} " "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1397584347953 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1397584347953 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.084 " "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.084" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1397584348094 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1397584348094 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1397584348094 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1397584348094 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core (hold)\} " "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1397584348094 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1397584348094 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 3.757 " "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 3.757" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1397584348230 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1397584348230 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1397584348230 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1397584348230 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (recovery)\} " "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (recovery)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1397584348230 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1397584348230 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.497 " "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.497" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1397584348373 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1397584348373 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1397584348373 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1397584348373 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (removal)\} " "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (removal)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1397584348373 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1397584348373 ""}
{ "Info" "0" "" "Core: hps_sdram_p0 - Instance: u0\|hps_0\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Core: hps_sdram_p0 - Instance: u0\|hps_0\|hps_io\|border\|hps_sdram_inst" 0 0 "Quartus II" 0 0 1397584348550 ""}
{ "Info" "0" "" "                                                         setup  hold" {  } {  } 0 0 "                                                         setup  hold" 0 0 "Quartus II" 0 0 1397584348550 ""}
{ "Info" "0" "" "Address Command (Fast 1100mV 85C Model)               \|  1.255  0.873" {  } {  } 0 0 "Address Command (Fast 1100mV 85C Model)               \|  1.255  0.873" 0 0 "Quartus II" 0 0 1397584348550 ""}
{ "Info" "0" "" "Bus Turnaround Time (Fast 1100mV 85C Model)           \|  3.439     --" {  } {  } 0 0 "Bus Turnaround Time (Fast 1100mV 85C Model)           \|  3.439     --" 0 0 "Quartus II" 0 0 1397584348551 ""}
{ "Info" "0" "" "Core (Fast 1100mV 85C Model)                          \|   2.14  0.084" {  } {  } 0 0 "Core (Fast 1100mV 85C Model)                          \|   2.14  0.084" 0 0 "Quartus II" 0 0 1397584348551 ""}
{ "Info" "0" "" "Core Recovery/Removal (Fast 1100mV 85C Model)         \|  3.757  0.497" {  } {  } 0 0 "Core Recovery/Removal (Fast 1100mV 85C Model)         \|  3.757  0.497" 0 0 "Quartus II" 0 0 1397584348551 ""}
{ "Info" "0" "" "DQS vs CK (Fast 1100mV 85C Model)                     \|  0.856  0.536" {  } {  } 0 0 "DQS vs CK (Fast 1100mV 85C Model)                     \|  0.856  0.536" 0 0 "Quartus II" 0 0 1397584348551 ""}
{ "Info" "0" "" "Postamble (Fast 1100mV 85C Model)                     \|   0.58   0.58" {  } {  } 0 0 "Postamble (Fast 1100mV 85C Model)                     \|   0.58   0.58" 0 0 "Quartus II" 0 0 1397584348551 ""}
{ "Info" "0" "" "Read Capture (Fast 1100mV 85C Model)                  \|  0.279  0.232" {  } {  } 0 0 "Read Capture (Fast 1100mV 85C Model)                  \|  0.279  0.232" 0 0 "Quartus II" 0 0 1397584348551 ""}
{ "Info" "0" "" "Write (Fast 1100mV 85C Model)                         \|  0.317  0.317" {  } {  } 0 0 "Write (Fast 1100mV 85C Model)                         \|  0.317  0.317" 0 0 "Quartus II" 0 0 1397584348552 ""}
{ "Critical Warning" "0" "" "Timing analysis was performed on core hps_sdram_p0 using Quartus II v13.1 with a preliminary timing model and constraints. You must regenerate this IP in a future version of Quartus II to update the timing constraints to match the timing model." {  } {  } 1 0 "Timing analysis was performed on core hps_sdram_p0 using Quartus II v13.1 with a preliminary timing model and constraints. You must regenerate this IP in a future version of Quartus II to update the timing constraints to match the timing model." 0 0 "Quartus II" 0 0 1397584348684 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Quartus II" 0 0 1397584349056 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "OSC_50_B4A " "Node: OSC_50_B4A was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1397584352657 "|SoCKit_Top|OSC_50_B4A"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "hps_io_hps_io_usb1_inst_CLK " "Node: hps_io_hps_io_usb1_inst_CLK was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1397584352657 "|SoCKit_Top|hps_io_hps_io_usb1_inst_CLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "hps_io_hps_io_i2c1_inst_SCL " "Node: hps_io_hps_io_i2c1_inst_SCL was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1397584352657 "|SoCKit_Top|hps_io_hps_io_i2c1_inst_SCL"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1397584352668 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1397584352668 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1397584352668 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1397584352668 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1397584352668 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1397584352668 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1397584352668 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1397584352668 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1397584352668 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1397584352668 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1397584352668 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1397584352668 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1397584352668 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1397584352668 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1397584352668 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1397584352668 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1397584352668 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1397584352668 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1397584352679 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Quartus II" 0 -1 1397584352679 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs\[0\]_IN (Rise) memory_mem_dqs\[0\]_IN (Rise) 0.000 0.080 " "Setup clock transfer from memory_mem_dqs\[0\]_IN (Rise) to memory_mem_dqs\[0\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1397584352737 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs\[0\]_IN (Rise) memory_mem_dqs\[0\]_IN (Fall) 0.000 0.080 " "Setup clock transfer from memory_mem_dqs\[0\]_IN (Rise) to memory_mem_dqs\[0\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1397584352737 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs\[1\]_IN (Rise) memory_mem_dqs\[1\]_IN (Rise) 0.000 0.080 " "Setup clock transfer from memory_mem_dqs\[1\]_IN (Rise) to memory_mem_dqs\[1\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1397584352737 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs\[1\]_IN (Rise) memory_mem_dqs\[1\]_IN (Fall) 0.000 0.080 " "Setup clock transfer from memory_mem_dqs\[1\]_IN (Rise) to memory_mem_dqs\[1\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1397584352737 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs\[2\]_IN (Rise) memory_mem_dqs\[2\]_IN (Rise) 0.000 0.080 " "Setup clock transfer from memory_mem_dqs\[2\]_IN (Rise) to memory_mem_dqs\[2\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1397584352737 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs\[2\]_IN (Rise) memory_mem_dqs\[2\]_IN (Fall) 0.000 0.080 " "Setup clock transfer from memory_mem_dqs\[2\]_IN (Rise) to memory_mem_dqs\[2\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1397584352737 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs\[3\]_IN (Rise) memory_mem_dqs\[3\]_IN (Rise) 0.000 0.080 " "Setup clock transfer from memory_mem_dqs\[3\]_IN (Rise) to memory_mem_dqs\[3\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1397584352737 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs\[3\]_IN (Rise) memory_mem_dqs\[3\]_IN (Fall) 0.000 0.080 " "Setup clock transfer from memory_mem_dqs\[3\]_IN (Rise) to memory_mem_dqs\[3\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1397584352737 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs\[0\]_OUT (Rise) 0.000 0.110 " "Setup clock transfer from lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1397584352737 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs\[0\]_OUT (Rise) 0.000 0.110 " "Hold clock transfer from lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1397584352737 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs\[0\]_OUT (Rise) 0.000 0.110 " "Setup clock transfer from lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1397584352737 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs\[0\]_OUT (Rise) 0.000 0.110 " "Hold clock transfer from lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1397584352737 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) memory_mem_dqs\[0\]_OUT (Fall) 0.000 0.110 " "Setup clock transfer from lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to memory_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1397584352737 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) memory_mem_dqs\[0\]_OUT (Fall) 0.000 0.110 " "Hold clock transfer from lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to memory_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1397584352737 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) memory_mem_dqs\[0\]_OUT (Fall) 0.000 0.190 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.190" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1397584352737 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) memory_mem_dqs\[0\]_OUT (Fall) 0.000 0.190 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.190" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1397584352737 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) memory_mem_dqs\[0\]_OUT (Fall) 0.000 0.190 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.190" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1397584352737 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) memory_mem_dqs\[0\]_OUT (Fall) 0.000 0.190 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.190" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1397584352737 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs\[1\]_OUT (Rise) 0.000 0.110 " "Setup clock transfer from lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1397584352737 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs\[1\]_OUT (Rise) 0.000 0.110 " "Hold clock transfer from lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1397584352737 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs\[1\]_OUT (Rise) 0.000 0.110 " "Setup clock transfer from lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1397584352737 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs\[1\]_OUT (Rise) 0.000 0.110 " "Hold clock transfer from lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1397584352737 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) memory_mem_dqs\[1\]_OUT (Fall) 0.000 0.110 " "Setup clock transfer from lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to memory_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1397584352737 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) memory_mem_dqs\[1\]_OUT (Fall) 0.000 0.110 " "Hold clock transfer from lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to memory_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1397584352737 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) memory_mem_dqs\[1\]_OUT (Fall) 0.000 0.190 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.190" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1397584352737 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) memory_mem_dqs\[1\]_OUT (Fall) 0.000 0.190 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.190" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1397584352737 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) memory_mem_dqs\[1\]_OUT (Fall) 0.000 0.190 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.190" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1397584352737 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) memory_mem_dqs\[1\]_OUT (Fall) 0.000 0.190 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.190" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1397584352737 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs\[2\]_OUT (Rise) 0.000 0.110 " "Setup clock transfer from lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1397584352737 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs\[2\]_OUT (Rise) 0.000 0.110 " "Hold clock transfer from lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1397584352737 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs\[2\]_OUT (Rise) 0.000 0.110 " "Setup clock transfer from lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1397584352737 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs\[2\]_OUT (Rise) 0.000 0.110 " "Hold clock transfer from lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1397584352737 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) memory_mem_dqs\[2\]_OUT (Fall) 0.000 0.110 " "Setup clock transfer from lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to memory_mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1397584352737 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) memory_mem_dqs\[2\]_OUT (Fall) 0.000 0.110 " "Hold clock transfer from lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to memory_mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1397584352737 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) memory_mem_dqs\[2\]_OUT (Fall) 0.000 0.190 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.190" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1397584352737 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) memory_mem_dqs\[2\]_OUT (Fall) 0.000 0.130 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1397584352737 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) memory_mem_dqs\[2\]_OUT (Fall) 0.000 0.190 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.190" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1397584352737 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) memory_mem_dqs\[2\]_OUT (Fall) 0.000 0.130 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1397584352737 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs\[3\]_OUT (Rise) 0.000 0.110 " "Setup clock transfer from lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1397584352737 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs\[3\]_OUT (Rise) 0.000 0.110 " "Hold clock transfer from lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1397584352737 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs\[3\]_OUT (Rise) 0.000 0.110 " "Setup clock transfer from lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1397584352737 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs\[3\]_OUT (Rise) 0.000 0.110 " "Hold clock transfer from lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1397584352737 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) memory_mem_dqs\[3\]_OUT (Fall) 0.000 0.110 " "Setup clock transfer from lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to memory_mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1397584352737 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) memory_mem_dqs\[3\]_OUT (Fall) 0.000 0.110 " "Hold clock transfer from lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to memory_mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1397584352737 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) memory_mem_dqs\[3\]_OUT (Fall) 0.000 0.190 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.190" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1397584352737 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) memory_mem_dqs\[3\]_OUT (Fall) 0.000 0.190 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.190" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1397584352737 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) memory_mem_dqs\[3\]_OUT (Fall) 0.000 0.190 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.190" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1397584352737 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) memory_mem_dqs\[3\]_OUT (Fall) 0.000 0.190 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.190" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1397584352737 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs_n\[0\]_OUT (Rise) 0.000 0.110 " "Setup clock transfer from lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1397584352737 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs_n\[0\]_OUT (Rise) 0.000 0.110 " "Hold clock transfer from lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1397584352737 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs_n\[0\]_OUT (Rise) 0.000 0.110 " "Setup clock transfer from lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1397584352737 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs_n\[0\]_OUT (Rise) 0.000 0.110 " "Hold clock transfer from lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1397584352737 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs_n\[1\]_OUT (Rise) 0.000 0.110 " "Setup clock transfer from lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1397584352737 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs_n\[1\]_OUT (Rise) 0.000 0.110 " "Hold clock transfer from lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1397584352737 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs_n\[1\]_OUT (Rise) 0.000 0.110 " "Setup clock transfer from lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1397584352737 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs_n\[1\]_OUT (Rise) 0.000 0.110 " "Hold clock transfer from lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1397584352737 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs_n\[2\]_OUT (Rise) 0.000 0.110 " "Setup clock transfer from lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1397584352737 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs_n\[2\]_OUT (Rise) 0.000 0.110 " "Hold clock transfer from lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1397584352737 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs_n\[2\]_OUT (Rise) 0.000 0.110 " "Setup clock transfer from lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1397584352737 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs_n\[2\]_OUT (Rise) 0.000 0.110 " "Hold clock transfer from lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1397584352737 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs_n\[3\]_OUT (Rise) 0.000 0.110 " "Setup clock transfer from lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1397584352737 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs_n\[3\]_OUT (Rise) 0.000 0.110 " "Hold clock transfer from lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1397584352737 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs_n\[3\]_OUT (Rise) 0.000 0.110 " "Setup clock transfer from lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1397584352737 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs_n\[3\]_OUT (Rise) 0.000 0.110 " "Hold clock transfer from lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1397584352737 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "Quartus II" 0 -1 1397584352737 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 2.140 " "Worst-case setup slack is 2.140" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1397584352875 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1397584352875 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.140               0.000 lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    2.140               0.000 lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1397584352875 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.385               0.000 altera_reserved_tck  " "   14.385               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1397584352875 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1397584352875 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.077 " "Worst-case hold slack is 0.077" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1397584353009 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1397584353009 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.077               0.000 lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.077               0.000 lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1397584353009 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.166               0.000 altera_reserved_tck  " "    0.166               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1397584353009 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1397584353009 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 3.855 " "Worst-case recovery slack is 3.855" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1397584353139 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1397584353139 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.855               0.000 lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    3.855               0.000 lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1397584353139 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.251               0.000 altera_reserved_tck  " "   16.251               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1397584353139 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1397584353139 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.390 " "Worst-case removal slack is 0.390" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1397584353271 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1397584353271 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.390               0.000 altera_reserved_tck  " "    0.390               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1397584353271 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.473               0.000 lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.473               0.000 lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1397584353271 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1397584353271 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.887 " "Worst-case minimum pulse width slack is 0.887" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1397584353403 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1397584353403 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.887               0.000 lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk  " "    0.887               0.000 lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1397584353403 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.894               0.000 lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.894               0.000 lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1397584353403 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.808               0.000 altera_reserved_tck  " "   15.808               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1397584353403 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1397584353403 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 5 synchronizer chains. " "Report Metastability: Found 5 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1397584353681 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1397584353681 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 5 " "Number of Synchronizer Chains Found: 5" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1397584353681 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 3 Registers " "Shortest Synchronizer Chain: 3 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1397584353681 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1397584353681 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 65.452 ns " "Worst Case Available Settling Time: 65.452 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1397584353681 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1397584353681 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1397584353681 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.8 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.8" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1397584353681 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1397584353681 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1397584353681 ""}  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1397584353681 ""}
{ "Info" "0" "" "Initializing DDR database for CORE hps_sdram_p0" {  } {  } 0 0 "Initializing DDR database for CORE hps_sdram_p0" 0 0 "Quartus II" 0 0 1397584354228 ""}
{ "Info" "0" "" "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: u0\|hps_0\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: u0\|hps_0\|hps_io\|border\|hps_sdram_inst" 0 0 "Quartus II" 0 0 1397584355148 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 2.140 " "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 2.140" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1397584358051 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1397584358051 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1397584358051 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1397584358051 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core (setup)\} " "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1397584358051 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1397584358051 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.077 " "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.077" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1397584358230 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1397584358230 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1397584358230 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1397584358230 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core (hold)\} " "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1397584358230 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1397584358230 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 3.855 " "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 3.855" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1397584358410 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1397584358410 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1397584358410 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1397584358410 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (recovery)\} " "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (recovery)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1397584358410 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1397584358410 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.473 " "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.473" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1397584358593 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1397584358593 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1397584358593 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1397584358593 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (removal)\} " "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (removal)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1397584358593 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1397584358593 ""}
{ "Info" "0" "" "Core: hps_sdram_p0 - Instance: u0\|hps_0\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Core: hps_sdram_p0 - Instance: u0\|hps_0\|hps_io\|border\|hps_sdram_inst" 0 0 "Quartus II" 0 0 1397584358801 ""}
{ "Info" "0" "" "                                                         setup  hold" {  } {  } 0 0 "                                                         setup  hold" 0 0 "Quartus II" 0 0 1397584358801 ""}
{ "Info" "0" "" "Address Command (Fast 1100mV 0C Model)                \|  1.265  0.889" {  } {  } 0 0 "Address Command (Fast 1100mV 0C Model)                \|  1.265  0.889" 0 0 "Quartus II" 0 0 1397584358802 ""}
{ "Info" "0" "" "Bus Turnaround Time (Fast 1100mV 0C Model)            \|  3.452     --" {  } {  } 0 0 "Bus Turnaround Time (Fast 1100mV 0C Model)            \|  3.452     --" 0 0 "Quartus II" 0 0 1397584358802 ""}
{ "Info" "0" "" "Core (Fast 1100mV 0C Model)                           \|   2.14  0.077" {  } {  } 0 0 "Core (Fast 1100mV 0C Model)                           \|   2.14  0.077" 0 0 "Quartus II" 0 0 1397584358802 ""}
{ "Info" "0" "" "Core Recovery/Removal (Fast 1100mV 0C Model)          \|  3.855  0.473" {  } {  } 0 0 "Core Recovery/Removal (Fast 1100mV 0C Model)          \|  3.855  0.473" 0 0 "Quartus II" 0 0 1397584358802 ""}
{ "Info" "0" "" "DQS vs CK (Fast 1100mV 0C Model)                      \|  0.853  0.564" {  } {  } 0 0 "DQS vs CK (Fast 1100mV 0C Model)                      \|  0.853  0.564" 0 0 "Quartus II" 0 0 1397584358802 ""}
{ "Info" "0" "" "Postamble (Fast 1100mV 0C Model)                      \|  0.584  0.584" {  } {  } 0 0 "Postamble (Fast 1100mV 0C Model)                      \|  0.584  0.584" 0 0 "Quartus II" 0 0 1397584358802 ""}
{ "Info" "0" "" "Read Capture (Fast 1100mV 0C Model)                   \|  0.278  0.231" {  } {  } 0 0 "Read Capture (Fast 1100mV 0C Model)                   \|  0.278  0.231" 0 0 "Quartus II" 0 0 1397584358802 ""}
{ "Info" "0" "" "Write (Fast 1100mV 0C Model)                          \|  0.331  0.331" {  } {  } 0 0 "Write (Fast 1100mV 0C Model)                          \|  0.331  0.331" 0 0 "Quartus II" 0 0 1397584358803 ""}
{ "Critical Warning" "0" "" "Timing analysis was performed on core hps_sdram_p0 using Quartus II v13.1 with a preliminary timing model and constraints. You must regenerate this IP in a future version of Quartus II to update the timing constraints to match the timing model." {  } {  } 1 0 "Timing analysis was performed on core hps_sdram_p0 using Quartus II v13.1 with a preliminary timing model and constraints. You must regenerate this IP in a future version of Quartus II to update the timing constraints to match the timing model." 0 0 "Quartus II" 0 0 1397584358974 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1397584369853 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1397584369857 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 22 s Quartus II 32-bit " "Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 22 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1180 " "Peak virtual memory: 1180 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1397584372562 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 15 13:52:52 2014 " "Processing ended: Tue Apr 15 13:52:52 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1397584372562 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:31 " "Elapsed time: 00:01:31" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1397584372562 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:33 " "Total CPU time (on all processors): 00:01:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1397584372562 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1397584372562 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1397584381723 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 32-bit " "Running Quartus II 32-bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.1 Build 166 11/26/2013 SJ Full Version " "Version 13.1.1 Build 166 11/26/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1397584381732 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 15 13:53:01 2014 " "Processing started: Tue Apr 15 13:53:01 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1397584381732 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1397584381732 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off lab3 -c SoCKit_Top " "Command: quartus_eda --read_settings_files=off --write_settings_files=off lab3 -c SoCKit_Top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1397584381733 ""}
{ "Warning" "WQNETO_POST_COMPILATION_VHDL_SIMULATION_NOT_SUPPORTED" "Cyclone V " "Unable to generate the VHDL EDA simulation netlist files because the Quartus II software does not currently support VHDL post-compilation simulation for the Cyclone V devices." {  } {  } 0 11101 "Unable to generate the VHDL EDA simulation netlist files because the Quartus II software does not currently support VHDL post-compilation simulation for the %1!s! devices." 0 0 "Quartus II" 0 -1 1397584385456 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus II 32-bit " "Quartus II 32-bit EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "426 " "Peak virtual memory: 426 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1397584385928 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 15 13:53:05 2014 " "Processing ended: Tue Apr 15 13:53:05 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1397584385928 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1397584385928 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1397584385928 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1397584385928 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 386 s " "Quartus II Full Compilation was successful. 0 errors, 386 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1397584386647 ""}
