/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [3:0] celloutsig_0_0z;
  wire [11:0] celloutsig_0_10z;
  wire [8:0] celloutsig_0_11z;
  wire [9:0] celloutsig_0_12z;
  wire [3:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire [6:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  reg [5:0] celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire [8:0] celloutsig_0_23z;
  wire [11:0] celloutsig_0_26z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_31z;
  reg [5:0] celloutsig_0_3z;
  reg [2:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  reg [16:0] celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire [3:0] celloutsig_1_13z;
  wire [6:0] celloutsig_1_14z;
  wire [5:0] celloutsig_1_18z;
  wire [9:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [23:0] celloutsig_1_3z;
  wire [6:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [4:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [11:0] celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_31z = ~(celloutsig_0_22z & celloutsig_0_21z[0]);
  assign celloutsig_1_2z = ~(celloutsig_1_0z & celloutsig_1_1z);
  assign celloutsig_1_10z = ~(celloutsig_1_8z | celloutsig_1_8z);
  assign celloutsig_0_8z = ~(celloutsig_0_2z | celloutsig_0_1z[5]);
  assign celloutsig_0_18z = ~(celloutsig_0_13z[1] | celloutsig_0_8z);
  assign celloutsig_1_0z = in_data[122] | ~(in_data[150]);
  assign celloutsig_0_6z = in_data[43:30] >= { in_data[23:12], celloutsig_0_5z, celloutsig_0_2z };
  assign celloutsig_0_7z = celloutsig_0_1z[5:1] >= { celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_2z };
  assign celloutsig_0_16z = { celloutsig_0_0z[0], celloutsig_0_13z } >= { celloutsig_0_5z, celloutsig_0_13z };
  assign celloutsig_0_20z = { celloutsig_0_12z[4:1], celloutsig_0_10z, celloutsig_0_18z, celloutsig_0_18z } >= { celloutsig_0_10z[10:4], celloutsig_0_11z, celloutsig_0_15z, celloutsig_0_7z };
  assign celloutsig_0_22z = { celloutsig_0_1z[2:1], celloutsig_0_17z } >= celloutsig_0_12z[8:6];
  assign celloutsig_0_2z = celloutsig_0_1z[6:4] >= in_data[35:33];
  assign celloutsig_1_1z = in_data[137:108] <= { in_data[167:139], celloutsig_1_0z };
  assign celloutsig_1_9z = { celloutsig_1_4z[5:2], celloutsig_1_1z, celloutsig_1_4z } % { 1'h1, celloutsig_1_3z[17:11], celloutsig_1_2z, celloutsig_1_5z, celloutsig_1_2z, celloutsig_1_8z };
  assign celloutsig_1_13z = { celloutsig_1_10z, celloutsig_1_5z, celloutsig_1_10z, celloutsig_1_0z } % { 1'h1, celloutsig_1_9z[2:0] };
  assign celloutsig_0_1z = in_data[92:86] * { celloutsig_0_0z[3:1], celloutsig_0_0z };
  assign celloutsig_1_5z = & in_data[142:130];
  assign celloutsig_1_12z = & { celloutsig_1_11z[13:0], celloutsig_1_10z, celloutsig_1_8z, celloutsig_1_0z };
  assign celloutsig_0_14z = & { celloutsig_0_13z, celloutsig_0_10z[9:6], celloutsig_0_9z, celloutsig_0_3z, celloutsig_0_2z };
  assign celloutsig_1_7z = | { celloutsig_1_0z, in_data[133:126] };
  assign celloutsig_0_5z = | celloutsig_0_1z;
  assign celloutsig_0_9z = | celloutsig_0_0z[3:1];
  assign celloutsig_0_17z = | { celloutsig_0_16z, celloutsig_0_14z, celloutsig_0_11z[5], celloutsig_0_8z };
  assign celloutsig_0_19z = | { celloutsig_0_14z, celloutsig_0_11z[6:2] };
  assign celloutsig_1_8z = ~^ in_data[129:123];
  assign celloutsig_0_15z = ~^ { celloutsig_0_10z[6:5], celloutsig_0_6z };
  assign celloutsig_0_30z = ~^ celloutsig_0_26z[6:3];
  assign celloutsig_0_11z = { in_data[36:35], celloutsig_0_1z } >> { celloutsig_0_10z[6:4], celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_8z };
  assign celloutsig_0_13z = { celloutsig_0_3z[5:3], celloutsig_0_6z } >> in_data[16:13];
  assign celloutsig_1_3z = { in_data[176:162], celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_0z } << in_data[152:129];
  assign celloutsig_1_4z = celloutsig_1_3z[7:1] << { celloutsig_1_3z[23:18], celloutsig_1_2z };
  assign celloutsig_1_14z = { celloutsig_1_4z[5:1], celloutsig_1_7z, celloutsig_1_7z } << { celloutsig_1_8z, celloutsig_1_0z, celloutsig_1_12z, celloutsig_1_2z, celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_10z };
  assign celloutsig_0_23z = { celloutsig_0_7z, celloutsig_0_20z, celloutsig_0_19z, celloutsig_0_18z, celloutsig_0_8z, celloutsig_0_0z } << { celloutsig_0_3z[4:0], celloutsig_0_0z };
  assign celloutsig_0_26z = { in_data[24:18], celloutsig_0_4z, celloutsig_0_15z, celloutsig_0_16z } << { celloutsig_0_23z[5:3], celloutsig_0_11z };
  assign celloutsig_1_18z = { celloutsig_1_6z, celloutsig_1_10z } >>> { celloutsig_1_14z[5:2], celloutsig_1_5z, celloutsig_1_12z };
  assign celloutsig_1_19z = { in_data[122:117], celloutsig_1_10z, celloutsig_1_7z, celloutsig_1_10z, celloutsig_1_2z } >>> { celloutsig_1_11z[7:4], celloutsig_1_13z, celloutsig_1_8z, celloutsig_1_10z };
  assign celloutsig_0_10z = { celloutsig_0_0z[1], celloutsig_0_2z, celloutsig_0_8z, celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_2z } >>> { celloutsig_0_1z, celloutsig_0_8z, celloutsig_0_4z, celloutsig_0_8z };
  assign celloutsig_1_6z = celloutsig_1_4z[6:2] ^ { celloutsig_1_3z[5], celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_0z };
  assign celloutsig_0_12z = { celloutsig_0_11z[8:1], celloutsig_0_8z, celloutsig_0_7z } ^ in_data[43:34];
  always_latch
    if (clkin_data[32]) celloutsig_0_0z = 4'h0;
    else if (!celloutsig_1_18z[0]) celloutsig_0_0z = in_data[70:67];
  always_latch
    if (clkin_data[32]) celloutsig_0_3z = 6'h00;
    else if (celloutsig_1_18z[0]) celloutsig_0_3z = in_data[23:18];
  always_latch
    if (clkin_data[64]) celloutsig_1_11z = 17'h00000;
    else if (!clkin_data[0]) celloutsig_1_11z = { celloutsig_1_6z[4], celloutsig_1_1z, celloutsig_1_9z, celloutsig_1_10z, celloutsig_1_8z, celloutsig_1_0z };
  always_latch
    if (clkin_data[32]) celloutsig_0_4z = 3'h0;
    else if (!celloutsig_1_18z[0]) celloutsig_0_4z = celloutsig_0_0z[2:0];
  always_latch
    if (clkin_data[32]) celloutsig_0_21z = 6'h00;
    else if (celloutsig_1_18z[0]) celloutsig_0_21z = { celloutsig_0_11z[8:6], celloutsig_0_6z, celloutsig_0_14z, celloutsig_0_9z };
  assign { out_data[133:128], out_data[105:96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_30z, celloutsig_0_31z };
endmodule
