<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p331" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_331{left:782px;bottom:68px;letter-spacing:0.09px;word-spacing:-0.09px;}
#t2_331{left:820px;bottom:68px;letter-spacing:0.12px;}
#t3_331{left:644px;bottom:1141px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_331{left:70px;bottom:181px;letter-spacing:0.13px;}
#t5_331{left:152px;bottom:181px;letter-spacing:0.15px;}
#t6_331{left:70px;bottom:157px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#t7_331{left:70px;bottom:140px;letter-spacing:-0.18px;word-spacing:-0.41px;}
#t8_331{left:70px;bottom:124px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#t9_331{left:82px;bottom:998px;letter-spacing:-0.17px;}
#ta_331{left:139px;bottom:998px;letter-spacing:-0.17px;}
#tb_331{left:190px;bottom:998px;letter-spacing:-0.15px;}
#tc_331{left:448px;bottom:998px;letter-spacing:-0.13px;}
#td_331{left:541px;bottom:998px;letter-spacing:-0.12px;}
#te_331{left:82px;bottom:973px;letter-spacing:-0.17px;}
#tf_331{left:139px;bottom:973px;letter-spacing:-0.16px;}
#tg_331{left:190px;bottom:973px;letter-spacing:-0.15px;}
#th_331{left:448px;bottom:973px;letter-spacing:-0.13px;}
#ti_331{left:542px;bottom:973px;letter-spacing:-0.12px;}
#tj_331{left:82px;bottom:949px;letter-spacing:-0.17px;}
#tk_331{left:139px;bottom:949px;letter-spacing:-0.16px;}
#tl_331{left:190px;bottom:949px;letter-spacing:-0.15px;}
#tm_331{left:448px;bottom:949px;letter-spacing:-0.13px;}
#tn_331{left:542px;bottom:949px;letter-spacing:-0.12px;}
#to_331{left:82px;bottom:924px;letter-spacing:-0.17px;}
#tp_331{left:139px;bottom:924px;letter-spacing:-0.17px;}
#tq_331{left:190px;bottom:924px;letter-spacing:-0.15px;}
#tr_331{left:448px;bottom:924px;letter-spacing:-0.13px;}
#ts_331{left:541px;bottom:924px;letter-spacing:-0.12px;}
#tt_331{left:82px;bottom:900px;letter-spacing:-0.17px;}
#tu_331{left:139px;bottom:900px;letter-spacing:-0.17px;}
#tv_331{left:190px;bottom:900px;letter-spacing:-0.15px;}
#tw_331{left:448px;bottom:900px;letter-spacing:-0.13px;}
#tx_331{left:541px;bottom:900px;letter-spacing:-0.12px;}
#ty_331{left:82px;bottom:875px;letter-spacing:-0.15px;}
#tz_331{left:139px;bottom:875px;letter-spacing:-0.17px;}
#t10_331{left:190px;bottom:875px;letter-spacing:-0.15px;}
#t11_331{left:448px;bottom:875px;letter-spacing:-0.14px;}
#t12_331{left:541px;bottom:875px;letter-spacing:-0.12px;}
#t13_331{left:82px;bottom:851px;letter-spacing:-0.16px;}
#t14_331{left:139px;bottom:851px;letter-spacing:-0.16px;}
#t15_331{left:190px;bottom:851px;letter-spacing:-0.15px;}
#t16_331{left:448px;bottom:851px;letter-spacing:-0.13px;}
#t17_331{left:542px;bottom:851px;letter-spacing:-0.12px;}
#t18_331{left:82px;bottom:826px;letter-spacing:-0.17px;}
#t19_331{left:139px;bottom:826px;letter-spacing:-0.17px;}
#t1a_331{left:190px;bottom:826px;letter-spacing:-0.15px;}
#t1b_331{left:448px;bottom:826px;letter-spacing:-0.13px;}
#t1c_331{left:541px;bottom:826px;letter-spacing:-0.12px;}
#t1d_331{left:82px;bottom:802px;letter-spacing:-0.17px;}
#t1e_331{left:139px;bottom:802px;letter-spacing:-0.17px;}
#t1f_331{left:190px;bottom:802px;letter-spacing:-0.15px;}
#t1g_331{left:448px;bottom:802px;letter-spacing:-0.13px;}
#t1h_331{left:541px;bottom:802px;letter-spacing:-0.12px;}
#t1i_331{left:82px;bottom:778px;letter-spacing:-0.17px;}
#t1j_331{left:139px;bottom:778px;letter-spacing:-0.16px;}
#t1k_331{left:190px;bottom:778px;letter-spacing:-0.15px;}
#t1l_331{left:448px;bottom:778px;letter-spacing:-0.13px;}
#t1m_331{left:542px;bottom:778px;letter-spacing:-0.12px;}
#t1n_331{left:82px;bottom:753px;letter-spacing:-0.17px;}
#t1o_331{left:139px;bottom:753px;letter-spacing:-0.16px;}
#t1p_331{left:190px;bottom:753px;letter-spacing:-0.15px;}
#t1q_331{left:448px;bottom:753px;letter-spacing:-0.13px;}
#t1r_331{left:542px;bottom:753px;letter-spacing:-0.12px;}
#t1s_331{left:82px;bottom:729px;letter-spacing:-0.17px;}
#t1t_331{left:139px;bottom:729px;letter-spacing:-0.17px;}
#t1u_331{left:190px;bottom:729px;letter-spacing:-0.15px;}
#t1v_331{left:448px;bottom:729px;letter-spacing:-0.13px;}
#t1w_331{left:541px;bottom:729px;letter-spacing:-0.12px;}
#t1x_331{left:82px;bottom:704px;letter-spacing:-0.17px;}
#t1y_331{left:139px;bottom:704px;letter-spacing:-0.17px;}
#t1z_331{left:190px;bottom:704px;letter-spacing:-0.15px;}
#t20_331{left:448px;bottom:704px;letter-spacing:-0.13px;}
#t21_331{left:541px;bottom:704px;letter-spacing:-0.12px;}
#t22_331{left:82px;bottom:680px;letter-spacing:-0.15px;}
#t23_331{left:139px;bottom:680px;letter-spacing:-0.17px;}
#t24_331{left:190px;bottom:680px;letter-spacing:-0.15px;}
#t25_331{left:448px;bottom:680px;letter-spacing:-0.14px;}
#t26_331{left:541px;bottom:680px;letter-spacing:-0.12px;}
#t27_331{left:82px;bottom:655px;letter-spacing:-0.16px;}
#t28_331{left:139px;bottom:655px;letter-spacing:-0.16px;}
#t29_331{left:190px;bottom:655px;letter-spacing:-0.15px;}
#t2a_331{left:448px;bottom:655px;letter-spacing:-0.13px;}
#t2b_331{left:542px;bottom:655px;letter-spacing:-0.12px;}
#t2c_331{left:83px;bottom:631px;letter-spacing:-0.15px;}
#t2d_331{left:139px;bottom:631px;letter-spacing:-0.15px;}
#t2e_331{left:190px;bottom:631px;letter-spacing:-0.15px;}
#t2f_331{left:448px;bottom:631px;letter-spacing:-0.14px;}
#t2g_331{left:542px;bottom:631px;letter-spacing:-0.12px;}
#t2h_331{left:190px;bottom:606px;}
#t2i_331{left:541px;bottom:606px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t2j_331{left:190px;bottom:582px;}
#t2k_331{left:541px;bottom:582px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t2l_331{left:190px;bottom:558px;}
#t2m_331{left:541px;bottom:558px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t2n_331{left:190px;bottom:533px;}
#t2o_331{left:541px;bottom:533px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t2p_331{left:190px;bottom:509px;}
#t2q_331{left:541px;bottom:509px;letter-spacing:-0.11px;}
#t2r_331{left:190px;bottom:484px;letter-spacing:-0.14px;}
#t2s_331{left:541px;bottom:484px;letter-spacing:-0.14px;}
#t2t_331{left:190px;bottom:460px;letter-spacing:-0.16px;}
#t2u_331{left:542px;bottom:460px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t2v_331{left:190px;bottom:435px;letter-spacing:-0.16px;}
#t2w_331{left:542px;bottom:435px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t2x_331{left:190px;bottom:411px;letter-spacing:-0.21px;}
#t2y_331{left:541px;bottom:411px;letter-spacing:-0.12px;}
#t2z_331{left:190px;bottom:386px;letter-spacing:-0.14px;}
#t30_331{left:541px;bottom:386px;letter-spacing:-0.14px;}
#t31_331{left:83px;bottom:362px;letter-spacing:-0.16px;}
#t32_331{left:139px;bottom:362px;letter-spacing:-0.16px;}
#t33_331{left:190px;bottom:362px;letter-spacing:-0.15px;}
#t34_331{left:448px;bottom:362px;letter-spacing:-0.13px;}
#t35_331{left:542px;bottom:362px;letter-spacing:-0.12px;}
#t36_331{left:190px;bottom:338px;}
#t37_331{left:541px;bottom:338px;letter-spacing:-0.12px;}
#t38_331{left:190px;bottom:313px;}
#t39_331{left:541px;bottom:313px;letter-spacing:-0.12px;}
#t3a_331{left:190px;bottom:289px;}
#t3b_331{left:541px;bottom:289px;letter-spacing:-0.14px;}
#t3c_331{left:190px;bottom:264px;}
#t3d_331{left:541px;bottom:264px;letter-spacing:-0.11px;}
#t3e_331{left:190px;bottom:240px;letter-spacing:-0.14px;}
#t3f_331{left:541px;bottom:240px;letter-spacing:-0.14px;}
#t3g_331{left:86px;bottom:1086px;letter-spacing:0.11px;word-spacing:-0.07px;}
#t3h_331{left:172px;bottom:1086px;letter-spacing:0.13px;word-spacing:-0.01px;}
#t3i_331{left:101px;bottom:1063px;letter-spacing:-0.12px;}
#t3j_331{left:102px;bottom:1046px;letter-spacing:-0.14px;}
#t3k_331{left:232px;bottom:1046px;letter-spacing:-0.12px;word-spacing:-0.02px;}
#t3l_331{left:470px;bottom:1046px;letter-spacing:-0.14px;}
#t3m_331{left:649px;bottom:1046px;letter-spacing:-0.12px;word-spacing:-0.03px;}
#t3n_331{left:88px;bottom:1022px;letter-spacing:-0.17px;}
#t3o_331{left:144px;bottom:1022px;letter-spacing:-0.16px;}

.s1_331{font-size:12px;font-family:NeoSansIntel_1aa2;color:#000;}
.s2_331{font-size:14px;font-family:NeoSansIntel_1aa2;color:#0860A8;}
.s3_331{font-size:18px;font-family:NeoSansIntelMedium_1aa1;color:#0860A8;}
.s4_331{font-size:14px;font-family:Verdana_156;color:#000;}
.s5_331{font-size:14px;font-family:NeoSansIntel_1aa2;color:#000;}
.s6_331{font-size:15px;font-family:NeoSansIntelMedium_1aa1;color:#0860A8;}
.s7_331{font-size:14px;font-family:NeoSansIntelMedium_1aa1;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts331" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_1aa1;
	src: url("fonts/NeoSansIntelMedium_1aa1.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1aa2;
	src: url("fonts/NeoSansIntel_1aa2.woff") format("woff");
}

@font-face {
	font-family: Verdana_156;
	src: url("fonts/Verdana_156.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg331Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg331" style="-webkit-user-select: none;"><object width="935" height="1210" data="331/331.svg" type="image/svg+xml" id="pdf331" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_331" class="t s1_331">Vol. 4 </span><span id="t2_331" class="t s1_331">2-315 </span>
<span id="t3_331" class="t s2_331">MODEL-SPECIFIC REGISTERS (MSRS) </span>
<span id="t4_331" class="t s3_331">2.17.3 </span><span id="t5_331" class="t s3_331">MSRs Introduced in 10th Generation Intel® Core™ Processors </span>
<span id="t6_331" class="t s4_331">Table 2-44 lists additional MSRs for 10th generation Intel Core processors with a CPUID Signature </span>
<span id="t7_331" class="t s4_331">DisplayFamily_DisplayModel value of 06_7DH or 06_7EH. For an MSR listed in Table 2-44 that also appears in the </span>
<span id="t8_331" class="t s4_331">model-specific tables of prior generations, Table 2-44 supersede prior generation tables. </span>
<span id="t9_331" class="t s5_331">721H </span><span id="ta_331" class="t s5_331">1825 </span><span id="tb_331" class="t s5_331">MSR_UNC_CBO_4_PERFEVTSEL1 </span><span id="tc_331" class="t s5_331">Package </span><span id="td_331" class="t s5_331">Uncore C-Box 4, Counter 1 Event Select MSR </span>
<span id="te_331" class="t s5_331">722H </span><span id="tf_331" class="t s5_331">1826 </span><span id="tg_331" class="t s5_331">MSR_UNC_CBO_4_PERFCTR0 </span><span id="th_331" class="t s5_331">Package </span><span id="ti_331" class="t s5_331">Uncore C-Box 4, Performance Counter 0 </span>
<span id="tj_331" class="t s5_331">723H </span><span id="tk_331" class="t s5_331">1827 </span><span id="tl_331" class="t s5_331">MSR_UNC_CBO_4_PERFCTR1 </span><span id="tm_331" class="t s5_331">Package </span><span id="tn_331" class="t s5_331">Uncore C-Box 4, Performance Counter 1 </span>
<span id="to_331" class="t s5_331">728H </span><span id="tp_331" class="t s5_331">1832 </span><span id="tq_331" class="t s5_331">MSR_UNC_CBO_5_PERFEVTSEL0 </span><span id="tr_331" class="t s5_331">Package </span><span id="ts_331" class="t s5_331">Uncore C-Box 5, Counter 0 Event Select MSR </span>
<span id="tt_331" class="t s5_331">729H </span><span id="tu_331" class="t s5_331">1833 </span><span id="tv_331" class="t s5_331">MSR_UNC_CBO_5_PERFEVTSEL1 </span><span id="tw_331" class="t s5_331">Package </span><span id="tx_331" class="t s5_331">Uncore C-Box 5, Counter 1 Event Select MSR </span>
<span id="ty_331" class="t s5_331">72AH </span><span id="tz_331" class="t s5_331">1834 </span><span id="t10_331" class="t s5_331">MSR_UNC_CBO_5_PERFCTR0 </span><span id="t11_331" class="t s5_331">Package </span><span id="t12_331" class="t s5_331">Uncore C-Box 5, Performance Counter 0 </span>
<span id="t13_331" class="t s5_331">72BH </span><span id="t14_331" class="t s5_331">1835 </span><span id="t15_331" class="t s5_331">MSR_UNC_CBO_5_PERFCTR1 </span><span id="t16_331" class="t s5_331">Package </span><span id="t17_331" class="t s5_331">Uncore C-Box 5, Performance Counter 1 </span>
<span id="t18_331" class="t s5_331">730H </span><span id="t19_331" class="t s5_331">1840 </span><span id="t1a_331" class="t s5_331">MSR_UNC_CBO_6_PERFEVTSEL0 </span><span id="t1b_331" class="t s5_331">Package </span><span id="t1c_331" class="t s5_331">Uncore C-Box 6, Counter 0 Event Select MSR </span>
<span id="t1d_331" class="t s5_331">731H </span><span id="t1e_331" class="t s5_331">1841 </span><span id="t1f_331" class="t s5_331">MSR_UNC_CBO_6_PERFEVTSEL1 </span><span id="t1g_331" class="t s5_331">Package </span><span id="t1h_331" class="t s5_331">Uncore C-Box 6, Counter 1 Event Select MSR </span>
<span id="t1i_331" class="t s5_331">732H </span><span id="t1j_331" class="t s5_331">1842 </span><span id="t1k_331" class="t s5_331">MSR_UNC_CBO_6_PERFCTR0 </span><span id="t1l_331" class="t s5_331">Package </span><span id="t1m_331" class="t s5_331">Uncore C-Box 6, Performance Counter 0 </span>
<span id="t1n_331" class="t s5_331">733H </span><span id="t1o_331" class="t s5_331">1843 </span><span id="t1p_331" class="t s5_331">MSR_UNC_CBO_6_PERFCTR1 </span><span id="t1q_331" class="t s5_331">Package </span><span id="t1r_331" class="t s5_331">Uncore C-Box 6, Performance Counter 1 </span>
<span id="t1s_331" class="t s5_331">738H </span><span id="t1t_331" class="t s5_331">1848 </span><span id="t1u_331" class="t s5_331">MSR_UNC_CBO_7_PERFEVTSEL0 </span><span id="t1v_331" class="t s5_331">Package </span><span id="t1w_331" class="t s5_331">Uncore C-Box 7, Counter 0 Event Select MSR </span>
<span id="t1x_331" class="t s5_331">739H </span><span id="t1y_331" class="t s5_331">1849 </span><span id="t1z_331" class="t s5_331">MSR_UNC_CBO_7_PERFEVTSEL1 </span><span id="t20_331" class="t s5_331">Package </span><span id="t21_331" class="t s5_331">Uncore C-Box 7, Counter 1 Event Select MSR </span>
<span id="t22_331" class="t s5_331">73AH </span><span id="t23_331" class="t s5_331">1850 </span><span id="t24_331" class="t s5_331">MSR_UNC_CBO_7_PERFCTR0 </span><span id="t25_331" class="t s5_331">Package </span><span id="t26_331" class="t s5_331">Uncore C-Box 7, Performance Counter 0 </span>
<span id="t27_331" class="t s5_331">73BH </span><span id="t28_331" class="t s5_331">1851 </span><span id="t29_331" class="t s5_331">MSR_UNC_CBO_7_PERFCTR1 </span><span id="t2a_331" class="t s5_331">Package </span><span id="t2b_331" class="t s5_331">Uncore C-Box 7, Performance Counter 1 </span>
<span id="t2c_331" class="t s5_331">E01H </span><span id="t2d_331" class="t s5_331">3585 </span><span id="t2e_331" class="t s5_331">MSR_UNC_PERF_GLOBAL_CTRL </span><span id="t2f_331" class="t s5_331">Package </span><span id="t2g_331" class="t s5_331">Uncore PMU Global Control </span>
<span id="t2h_331" class="t s5_331">0 </span><span id="t2i_331" class="t s5_331">Slice 0 select. </span>
<span id="t2j_331" class="t s5_331">1 </span><span id="t2k_331" class="t s5_331">Slice 1 select. </span>
<span id="t2l_331" class="t s5_331">2 </span><span id="t2m_331" class="t s5_331">Slice 2 select. </span>
<span id="t2n_331" class="t s5_331">3 </span><span id="t2o_331" class="t s5_331">Slice 3 select. </span>
<span id="t2p_331" class="t s5_331">4 </span><span id="t2q_331" class="t s5_331">Slice 4select. </span>
<span id="t2r_331" class="t s5_331">18:5 </span><span id="t2s_331" class="t s5_331">Reserved </span>
<span id="t2t_331" class="t s5_331">29 </span><span id="t2u_331" class="t s5_331">Enable all uncore counters. </span>
<span id="t2v_331" class="t s5_331">30 </span><span id="t2w_331" class="t s5_331">Enable wake on PMI. </span>
<span id="t2x_331" class="t s5_331">31 </span><span id="t2y_331" class="t s5_331">Enable Freezing counter when overflow. </span>
<span id="t2z_331" class="t s5_331">63:32 </span><span id="t30_331" class="t s5_331">Reserved </span>
<span id="t31_331" class="t s5_331">E02H </span><span id="t32_331" class="t s5_331">3586 </span><span id="t33_331" class="t s5_331">MSR_UNC_PERF_GLOBAL_STATUS </span><span id="t34_331" class="t s5_331">Package </span><span id="t35_331" class="t s5_331">Uncore PMU Main Status </span>
<span id="t36_331" class="t s5_331">0 </span><span id="t37_331" class="t s5_331">Fixed counter overflowed. </span>
<span id="t38_331" class="t s5_331">1 </span><span id="t39_331" class="t s5_331">An ARB counter overflowed. </span>
<span id="t3a_331" class="t s5_331">2 </span><span id="t3b_331" class="t s5_331">Reserved </span>
<span id="t3c_331" class="t s5_331">3 </span><span id="t3d_331" class="t s5_331">A CBox counter overflowed (on any slice). </span>
<span id="t3e_331" class="t s5_331">63:4 </span><span id="t3f_331" class="t s5_331">Reserved </span>
<span id="t3g_331" class="t s6_331">Table 2-43. </span><span id="t3h_331" class="t s6_331">Uncore PMU MSRs Supported by Intel® Core™ Processors Based on Cannon Lake Microarchitecture </span>
<span id="t3i_331" class="t s7_331">Register </span>
<span id="t3j_331" class="t s7_331">Address </span><span id="t3k_331" class="t s7_331">Register Name / Bit Fields </span><span id="t3l_331" class="t s7_331">Scope </span><span id="t3m_331" class="t s7_331">Bit Description </span>
<span id="t3n_331" class="t s7_331">Hex </span><span id="t3o_331" class="t s7_331">Dec </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
