Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.4 (lin64) Build 1412921 Wed Nov 18 09:44:32 MST 2015
| Date         : Sat Oct  7 19:47:12 2017
| Host         : dsplab-OptiPlex-9020 running 64-bit Ubuntu 14.04.5 LTS
| Command      : report_control_sets -verbose -file MAIN_control_sets_placed.rpt
| Design       : MAIN
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |   288 |
| Minimum Number of register sites lost to control set restrictions |   725 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            1022 |          320 |
| No           | No                    | Yes                    |             137 |           51 |
| No           | Yes                   | No                     |            1178 |          367 |
| Yes          | No                    | No                     |            1645 |          469 |
| Yes          | No                    | Yes                    |             147 |           31 |
| Yes          | Yes                   | No                     |             234 |           64 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+--------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|          Clock Signal          |                                                                                                Enable Signal                                                                                                |                                                                                            Set/Reset Signal                                                                                           | Slice Load Count | Bel Load Count |
+--------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  Done_changing                 |                                                                                                                                                                                                             | Receive_data_label/FSM_sequential_state_reg[0]_0                                                                                                                                                      |                1 |              1 |
|  dbg_hub/inst/UPDATE_temp      |                                                                                                                                                                                                             | dbg_hub/inst/N_EXT_BSCAN.bscan_inst/AR[0]                                                                                                                                                             |                1 |              1 |
|  dbg_hub/inst/idrck            |                                                                                                                                                                                                             | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                     |                1 |              1 |
|  dbg_hub/inst/idrck            |                                                                                                                                                                                                             | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                     |                1 |              1 |
|  Check_counter_mod_reg_i_1_n_0 |                                                                                                                                                                                                             | NewAddress                                                                                                                                                                                            |                1 |              1 |
|  CLK_50_MHz_IBUF_BUFG          | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/wcnt_hcmp_ce                                                                                                         | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                          |                1 |              1 |
|  CLK_50_MHz_IBUF_BUFG          | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/wcnt_lcmp_ce                                                                                                         | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                          |                1 |              1 |
|  CLK_50_MHz_IBUF_BUFG          | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/scnt_cmp_ce                                                                                                           | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                          |                1 |              1 |
|  CLK_50_MHz_IBUF_BUFG          | your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/wcnt_hcmp_ce                                                                                                | your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                 |                1 |              1 |
|  CLK_50_MHz_IBUF_BUFG          | your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/wcnt_lcmp_ce                                                                                                | your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                 |                1 |              1 |
|  CLK_50_MHz_IBUF_BUFG          | your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/scnt_cmp_ce                                                                                                  | your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                 |                1 |              1 |
|  CLK_50_MHz_IBUF_BUFG          | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld[1]                                                                                                                               |                                                                                                                                                                                                       |                1 |              1 |
|  CLK_50_MHz_IBUF_BUFG          |                                                                                                                                                                                                             | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                     |                1 |              1 |
|  CLK_50_MHz_IBUF_BUFG          |                                                                                                                                                                                                             | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd                                                                                                                                  |                1 |              1 |
|  CLK_50_MHz_IBUF_BUFG          |                                                                                                                                                                                                             | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req                                                                                                                                    |                1 |              1 |
|  CLK_50_MHz_IBUF_BUFG          |                                                                                                                                                                                                             | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                     |                1 |              1 |
|  CLK_50_MHz_IBUF_BUFG          |                                                                                                                                                                                                             | your_instance_name/U0/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                             |                1 |              2 |
|  CLK_50_MHz_IBUF_BUFG          |                                                                                                                                                                                                             | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                            |                1 |              2 |
|  dbg_hub/inst/idrck            |                                                                                                                                                                                                             | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1_n_0    |                1 |              2 |
|  CLK_50_MHz_IBUF_BUFG          |                                                                                                                                                                                                             | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0    |                1 |              2 |
|  CLK_50_MHz_IBUF_BUFG          |                                                                                                                                                                                                             | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1__0_n_0 |                1 |              2 |
|  dbg_hub/inst/idrck            | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_en_reg_1                                                                                                                                                          | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/AR[0]                                                                                                                                       |                1 |              3 |
|  dbg_hub/inst/idrck            | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_en_reg_1                                                                                                                                                          |                                                                                                                                                                                                       |                1 |              3 |
|  dbg_hub/inst/idrck            | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in_reg[2]                                                                                                                                                     |                                                                                                                                                                                                       |                1 |              3 |
|  dbg_hub/inst/idrck            |                                                                                                                                                                                                             | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__0_n_0 |                1 |              3 |
|  CLK_50_MHz_IBUF_BUFG          | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/p_2_out[0]                                                                                                          | u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/SEQUENCER_STATE_O[15]_i_1_n_0                                                                                                                          |                1 |              4 |
|  CLK_50_MHz_IBUF_BUFG          | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/p_2_out[0]                                                                                                          | u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/SEQUENCER_STATE_O[7]_i_1_n_0                                                                                                                           |                1 |              4 |
|  CLK_50_MHz_IBUF_BUFG          |                                                                                                                                                                                                             | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[27].tc_srl_reg/clear                                                                                                                                     |                1 |              4 |
|  CLK_50_MHz_IBUF_BUFG          | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/p_2_out[0]                                                                                                          | u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/SEQUENCER_STATE_O[11]_i_1_n_0                                                                                                                          |                2 |              4 |
|  CLK_50_MHz_IBUF_BUFG          |                                                                                                                                                                                                             | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[26].tc_srl_reg/clear                                                                                                                                     |                1 |              4 |
|  CLK_50_MHz_IBUF_BUFG          |                                                                                                                                                                                                             | your_instance_name/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1__1_n_0                                                                                                                 |                1 |              4 |
|  CLK_50_MHz_IBUF_BUFG          |                                                                                                                                                                                                             | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[25].tc_srl_reg/clear                                                                                                                                     |                1 |              4 |
|  CLK_50_MHz_IBUF_BUFG          |                                                                                                                                                                                                             | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[24].tc_srl_reg/clear                                                                                                                                     |                1 |              4 |
|  CLK_50_MHz_IBUF_BUFG          |                                                                                                                                                                                                             | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[23].tc_srl_reg/clear                                                                                                                                     |                1 |              4 |
|  CLK_50_MHz_IBUF_BUFG          |                                                                                                                                                                                                             | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[8].tc_srl_reg/clear                                                                                                                                      |                1 |              4 |
|  CLK_50_MHz_IBUF_BUFG          |                                                                                                                                                                                                             | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[22].tc_srl_reg/clear                                                                                                                                     |                1 |              4 |
|  CLK_50_MHz_IBUF_BUFG          |                                                                                                                                                                                                             | u_ila_0/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[0].cnt_srl_reg/clear                                                                                                                                |                1 |              4 |
|  CLK_50_MHz_IBUF_BUFG          |                                                                                                                                                                                                             | u_ila_0/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[2].cnt_srl_reg/clear                                                                                                                                |                1 |              4 |
|  CLK_50_MHz_IBUF_BUFG          |                                                                                                                                                                                                             | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[21].tc_srl_reg/clear                                                                                                                                     |                1 |              4 |
|  CLK_50_MHz_IBUF_BUFG          |                                                                                                                                                                                                             | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[28].tc_srl_reg/clear                                                                                                                                     |                1 |              4 |
|  CLK_50_MHz_IBUF_BUFG          | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/p_2_out[0]                                                                                                          | u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/SEQUENCER_STATE_O[3]_i_1_n_0                                                                                                                           |                1 |              4 |
|  CLK_50_MHz_IBUF_BUFG          |                                                                                                                                                                                                             | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[29].tc_srl_reg/clear                                                                                                                                     |                1 |              4 |
|  CLK_50_MHz_IBUF_BUFG          |                                                                                                                                                                                                             | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[1].tc_srl_reg/clear                                                                                                                                      |                1 |              4 |
|  CLK_50_MHz_IBUF_BUFG          |                                                                                                                                                                                                             | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[2].tc_srl_reg/clear                                                                                                                                      |                1 |              4 |
|  CLK_50_MHz_IBUF_BUFG          |                                                                                                                                                                                                             | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[9].tc_srl_reg/clear                                                                                                                                      |                1 |              4 |
|  CLK_50_MHz_IBUF_BUFG          |                                                                                                                                                                                                             | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[30].tc_srl_reg/clear                                                                                                                                     |                1 |              4 |
|  CLK_50_MHz_IBUF_BUFG          | u_ila_0/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_2_n_0                                                                                                                                                  | u_ila_0/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                                            |                2 |              4 |
|  CLK_50_MHz_IBUF_BUFG          |                                                                                                                                                                                                             | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[31].tc_srl_reg/clear                                                                                                                                     |                1 |              4 |
|  CLK_50_MHz_IBUF_BUFG          |                                                                                                                                                                                                             | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[3].tc_srl_reg/clear                                                                                                                                      |                1 |              4 |
|  CLK_50_MHz_IBUF_BUFG          |                                                                                                                                                                                                             | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[5].tc_srl_reg/clear                                                                                                                                      |                1 |              4 |
|  CLK_50_MHz_IBUF_BUFG          | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld[1]                                                                                                                                    |                                                                                                                                                                                                       |                1 |              4 |
|  CLK_50_MHz_IBUF_BUFG          |                                                                                                                                                                                                             | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[4].tc_srl_reg/clear                                                                                                                                      |                1 |              4 |
|  CLK_50_MHz_IBUF_BUFG          |                                                                                                                                                                                                             | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[6].tc_srl_reg/clear                                                                                                                                      |                1 |              4 |
|  CLK_50_MHz_IBUF_BUFG          | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld[1]                                                                                                                                    |                                                                                                                                                                                                       |                1 |              4 |
|  CLK_50_MHz_IBUF_BUFG          |                                                                                                                                                                                                             | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[7].tc_srl_reg/clear                                                                                                                                      |                1 |              4 |
|  CLK_50_MHz_IBUF_BUFG          |                                                                                                                                                                                                             | u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do[7]_i_1_n_0                                                                                                                                  |                1 |              4 |
|  CLK_50_MHz_IBUF_BUFG          | your_instance_name/U0/ila_core_inst/u_ila_regs/drdyCount[5]_i_2_n_0                                                                                                                                         | your_instance_name/U0/ila_core_inst/u_ila_regs/p_1_in[1]                                                                                                                                              |                1 |              4 |
|  CLK_50_MHz_IBUF_BUFG          |                                                                                                                                                                                                             | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/clear                                                                                                                                               |                1 |              4 |
|  CLK_50_MHz_IBUF_BUFG          |                                                                                                                                                                                                             | your_instance_name/U0/ila_core_inst/u_ila_regs/reg_srl_fff/cnt[3]_i_1_n_0                                                                                                                             |                1 |              4 |
|  dbg_hub/inst/idrck            | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_en_reg                                                                                                                                                            |                                                                                                                                                                                                       |                1 |              4 |
|  dbg_hub/inst/idrck            | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_en_reg_0                                                                                                                                                          |                                                                                                                                                                                                       |                1 |              4 |
|  CLK_50_MHz_IBUF_BUFG          |                                                                                                                                                                                                             | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/clear                                                                                                                                      |                1 |              4 |
|  CLK_50_MHz_IBUF_BUFG          |                                                                                                                                                                                                             | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/clear                                                                                                                                      |                1 |              4 |
|  CLK_50_MHz_IBUF_BUFG          |                                                                                                                                                                                                             | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/clear                                                                                                                                      |                1 |              4 |
|  CLK_50_MHz_IBUF_BUFG          |                                                                                                                                                                                                             | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/clear                                                                                                                                      |                1 |              4 |
|  CLK_50_MHz_IBUF_BUFG          |                                                                                                                                                                                                             | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg[0]                                                                                                                         |                2 |              4 |
|  CLK_50_MHz_IBUF_BUFG          |                                                                                                                                                                                                             | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/clear                                                                                                                                      |                1 |              4 |
|  CLK_50_MHz_IBUF_BUFG          |                                                                                                                                                                                                             | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[10].tc_srl_reg/clear                                                                                                                                     |                1 |              4 |
|  CLK_50_MHz_IBUF_BUFG          |                                                                                                                                                                                                             | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[11].tc_srl_reg/clear                                                                                                                                     |                1 |              4 |
|  CLK_50_MHz_IBUF_BUFG          |                                                                                                                                                                                                             | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[12].tc_srl_reg/clear                                                                                                                                     |                1 |              4 |
|  CLK_50_MHz_IBUF_BUFG          |                                                                                                                                                                                                             | your_instance_name/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt[3]_i_1__0_n_0                                                                                                                 |                1 |              4 |
|  CLK_50_MHz_IBUF_BUFG          |                                                                                                                                                                                                             | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[17].tc_srl_reg/clear                                                                                                                                     |                1 |              4 |
|  CLK_50_MHz_IBUF_BUFG          |                                                                                                                                                                                                             | u_ila_0/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[1].cnt_srl_reg/clear                                                                                                                                |                1 |              4 |
|  CLK_50_MHz_IBUF_BUFG          |                                                                                                                                                                                                             | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[20].tc_srl_reg/clear                                                                                                                                     |                1 |              4 |
|  CLK_50_MHz_IBUF_BUFG          |                                                                                                                                                                                                             | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[19].tc_srl_reg/clear                                                                                                                                     |                1 |              4 |
|  dbg_hub/inst/idrck            |                                                                                                                                                                                                             | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/SR[0]                                                                                                                                       |                1 |              4 |
|  CLK_50_MHz_IBUF_BUFG          |                                                                                                                                                                                                             | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[18].tc_srl_reg/clear                                                                                                                                     |                1 |              4 |
|  CLK_50_MHz_IBUF_BUFG          |                                                                                                                                                                                                             | your_instance_name/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do[7]_i_1_n_0                                                                                                                         |                1 |              4 |
|  CLK_50_MHz_IBUF_BUFG          |                                                                                                                                                                                                             | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[13].tc_srl_reg/clear                                                                                                                                     |                1 |              4 |
|  CLK_50_MHz_IBUF_BUFG          |                                                                                                                                                                                                             | u_ila_0/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[3].cnt_srl_reg/clear                                                                                                                                |                1 |              4 |
|  CLK_50_MHz_IBUF_BUFG          |                                                                                                                                                                                                             | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[16].tc_srl_reg/clear                                                                                                                                     |                1 |              4 |
|  CLK_50_MHz_IBUF_BUFG          |                                                                                                                                                                                                             | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[15].tc_srl_reg/clear                                                                                                                                     |                1 |              4 |
|  dbg_hub/inst/idrck            |                                                                                                                                                                                                             | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_bit_count_reg[0][0]                                                                                                                                         |                1 |              4 |
|  CLK_50_MHz_IBUF_BUFG          |                                                                                                                                                                                                             | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[14].tc_srl_reg/clear                                                                                                                                     |                1 |              4 |
|  dbg_hub/inst/idrck            |                                                                                                                                                                                                             | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg[0]                                                                                                                         |                2 |              4 |
|  CLK_50_MHz_IBUF_BUFG          |                                                                                                                                                                                                             | your_instance_name/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do[15]_i_1_n_0                                                                                                                        |                1 |              6 |
|  CLK_50_MHz_IBUF_BUFG          |                                                                                                                                                                                                             | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/halt_detection_inst/SS[0]                                                                                                                                 |                3 |              6 |
|  CLK_50_MHz_IBUF_BUFG          |                                                                                                                                                                                                             | u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do[15]_i_1_n_0                                                                                                                                 |                1 |              6 |
|  CLK_50_MHz_IBUF_BUFG          | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/p_2_out[0]                                                                                                          | u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/cntcmpsel[1]_i_1_n_0                                                                                                                                   |                1 |              6 |
|  dbg_hub/inst/idrck            |                                                                                                                                                                                                             | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[2]                                            |                1 |              6 |
|  dbg_hub/inst/idrck            |                                                                                                                                                                                                             | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT_reg[0][0]                                                                                                                                               |                2 |              6 |
|  CLK_50_MHz_IBUF_BUFG          |                                                                                                                                                                                                             | your_instance_name/U0/ila_core_inst/u_ila_reset_ctrl/halt_detection_inst/SS[0]                                                                                                                        |                2 |              6 |
|  CLK_50_MHz_IBUF_BUFG          | u_ila_0/inst/ila_core_inst/u_ila_regs/drdy_ffa_i_1_n_0                                                                                                                                                      | u_ila_0/inst/ila_core_inst/u_ila_regs/count10                                                                                                                                                         |                3 |              7 |
|  CLK_50_MHz_IBUF_BUFG          | u_ila_0/inst/ila_core_inst/u_ila_regs/drdy_ff9_i_1_n_0                                                                                                                                                      | u_ila_0/inst/ila_core_inst/u_ila_regs/count00                                                                                                                                                         |                3 |              7 |
|  CLK_50_MHz_IBUF_BUFG          | u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/bram_addr[6]_i_1_n_0                                                                                                                                         |                                                                                                                                                                                                       |                2 |              7 |
|  CLK_50_MHz_IBUF_BUFG          |                                                                                                                                                                                                             | your_instance_name/U0/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/SR[0]                                                                                                                        |                2 |              7 |
|  dbg_hub/inst/idrck            |                                                                                                                                                                                                             | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/SR[0]                                                                                                                                                             |                2 |              7 |
|  CLK_50_MHz_IBUF_BUFG          |                                                                                                                                                                                                             | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/SR[0]                                                                                                                                 |                2 |              7 |
|  CLK_50_MHz_IBUF_BUFG          | your_instance_name/U0/ila_core_inst/u_ila_regs/sel                                                                                                                                                          | your_instance_name/U0/ila_core_inst/u_ila_regs/count0[6]_i_1_n_0                                                                                                                                      |                2 |              7 |
|  CLK_50_MHz_IBUF_BUFG          | your_instance_name/U0/ila_core_inst/u_ila_regs/drdy_ffa_i_1_n_0                                                                                                                                             | your_instance_name/U0/ila_core_inst/u_ila_regs/count1[6]_i_1_n_0                                                                                                                                      |                2 |              7 |
|  CLK_50_MHz_IBUF_BUFG          |                                                                                                                                                                                                             | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport1_o[0]                                                                                                                                |                3 |              8 |
|  CLK_50_MHz_IBUF_BUFG          |                                                                                                                                                                                                             | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport0_o[0]                                                                                                                                |                3 |              8 |
|  CLK_50_MHz_IBUF_BUFG          |                                                                                                                                                                                                             | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst                                                                                                                                     |                3 |              8 |
|  CLK_50_MHz_IBUF_BUFG          |                                                                                                                                                                                                             | u_ila_0/inst/ila_core_inst/ADV_TRIG_MEM_READ.u_fsm_memory_read_inst/CFG_DATA_O[15]_i_1_n_0                                                                                                            |                2 |              8 |
|  dbg_hub/inst/idrck            | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/E[0]                      | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[2]                                            |                2 |              8 |
|  CLK_50_MHz_IBUF_BUFG          | u_ila_0/inst/ila_core_inst/ADV_TRIG_MEM_READ.u_fsm_memory_read_inst/E[0]                                                                                                                                    |                                                                                                                                                                                                       |                2 |              8 |
|  dbg_hub/inst/idrck            |                                                                                                                                                                                                             | dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SR[0]                                                                                                                                                            |                2 |              8 |
|  CLK_200k_Hz_BUFG              | Receive_data_label/DataOut_l[7]_i_1_n_0                                                                                                                                                                     | Receive_data_label/FSM_sequential_state[5]_i_2_n_0                                                                                                                                                    |                3 |              8 |
|  CLK_50_MHz_IBUF_BUFG          | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/gc0.count_reg[0][0]                                                                                                                                 | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                            |                3 |              8 |
|  CLK_200k_Hz_BUFG              | Receive_data_label/DataOut_u[7]_i_1_n_0                                                                                                                                                                     | Receive_data_label/FSM_sequential_state[5]_i_2_n_0                                                                                                                                                    |                1 |              8 |
|  CLK_50_MHz_IBUF_BUFG          |                                                                                                                                                                                                             | your_instance_name/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_1_n_0                                                                                                                           |                6 |              9 |
|  CLK_200k_Hz_BUFG              |                                                                                                                                                                                                             | Receive_data_label/FSM_sequential_state[5]_i_2_n_0                                                                                                                                                    |                8 |              9 |
|  CLK_50_MHz_IBUF_BUFG          | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/E[0]                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/SR[0]                                                                                                            |                3 |             10 |
|  CLK_50_MHz_IBUF_BUFG          | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/E[0]                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                      |                2 |             10 |
|  CLK_50_MHz_IBUF_BUFG          | u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr                                                                                                                                                  |                                                                                                                                                                                                       |                3 |             10 |
|  CLK_50_MHz_IBUF_BUFG          | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/captured_samples_reg[0][0]                                                                                                                                      |                                                                                                                                                                                                       |                2 |             10 |
|  CLK_50_MHz_IBUF_BUFG          | your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/E[0]                                                                                                            | your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/SR[0]                                                                                                   |                3 |             10 |
|  CLK_50_MHz_IBUF_BUFG          | your_instance_name/U0/ila_core_inst/xsdb_memory_read_inst/read_addr                                                                                                                                         |                                                                                                                                                                                                       |                5 |             10 |
|  CLK_50_MHz_IBUF_BUFG          | your_instance_name/U0/ila_core_inst/u_ila_reset_ctrl/captured_samples_reg[0][0]                                                                                                                             |                                                                                                                                                                                                       |                2 |             10 |
|  dbg_hub/inst/idrck            | dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iTARGET_reg[15][0]                                                                                                                                                      | dbg_hub/inst/N_EXT_BSCAN.bscan_inst/AR[0]                                                                                                                                                             |                3 |             10 |
|  CLK_50_MHz_IBUF_BUFG          | your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/E[0]                                                                                                            | your_instance_name/U0/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                             |                2 |             10 |
|  dbg_hub/inst/idrck            |                                                                                                                                                                                                             |                                                                                                                                                                                                       |                8 |             11 |
|  dbg_hub/inst/idrck            | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                      | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gic0.gc0.count_reg[0][1]                        |                2 |             12 |
|  CLK_50_MHz_IBUF_BUFG          |                                                                                                                                                                                                             | your_instance_name/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0                                                                                                                           |                5 |             12 |
|  CLK_50_MHz_IBUF_BUFG          | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/E[0]                                                                                                                                                | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gic0.gc0.count_d2_reg[0][1]                     |                3 |             12 |
|  CLK_200k_Hz_BUFG              |                                                                                                                                                                                                             |                                                                                                                                                                                                       |                7 |             12 |
|  CLK_50_MHz_IBUF_BUFG          |                                                                                                                                                                                                             | u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0                                                                                                                                    |                5 |             13 |
|  CLK_50_MHz_IBUF_BUFG          |                                                                                                                                                                                                             | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[8].tc_srl_reg/current_state[0]                                                                                                                           |                4 |             15 |
|  CLK_50_MHz_IBUF_BUFG          |                                                                                                                                                                                                             | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[22].tc_srl_reg/current_state[0]                                                                                                                          |                5 |             15 |
|  CLK_50_MHz_IBUF_BUFG          |                                                                                                                                                                                                             | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[23].tc_srl_reg/current_state[0]                                                                                                                          |                4 |             15 |
|  CLK_50_MHz_IBUF_BUFG          |                                                                                                                                                                                                             | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[4].tc_srl_reg/current_state[0]                                                                                                                           |                4 |             15 |
|  CLK_50_MHz_IBUF_BUFG          |                                                                                                                                                                                                             | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[25].tc_srl_reg/current_state[0]                                                                                                                          |                4 |             15 |
|  CLK_50_MHz_IBUF_BUFG          |                                                                                                                                                                                                             | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[7].tc_srl_reg/current_state[0]                                                                                                                           |                4 |             15 |
|  CLK_50_MHz_IBUF_BUFG          |                                                                                                                                                                                                             | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[20].tc_srl_reg/current_state[0]                                                                                                                          |                4 |             15 |
|  CLK_50_MHz_IBUF_BUFG          |                                                                                                                                                                                                             | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/current_state[0]                                                                                                                           |                5 |             15 |
|  CLK_50_MHz_IBUF_BUFG          |                                                                                                                                                                                                             | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[9].tc_srl_reg/current_state[0]                                                                                                                           |                4 |             15 |
|  CLK_50_MHz_IBUF_BUFG          | your_instance_name/U0/ila_core_inst/xsdb_memory_read_inst/data_out_en                                                                                                                                       | your_instance_name/U0/ila_core_inst/xsdb_memory_read_inst/xsdb_reg_reg[15]                                                                                                                            |                5 |             15 |
|  CLK_50_MHz_IBUF_BUFG          |                                                                                                                                                                                                             | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/current_state[0]                                                                                                                                    |                4 |             15 |
|  CLK_50_MHz_IBUF_BUFG          | u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/data_out_en                                                                                                                                                | u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/xsdb_reg_reg[15]                                                                                                                                     |                2 |             15 |
|  CLK_50_MHz_IBUF_BUFG          |                                                                                                                                                                                                             | u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_1_n_0                                                                                                                                    |               11 |             15 |
|  CLK_50_MHz_IBUF_BUFG          |                                                                                                                                                                                                             | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[6].tc_srl_reg/current_state[0]                                                                                                                           |                5 |             15 |
|  CLK_50_MHz_IBUF_BUFG          |                                                                                                                                                                                                             | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[5].tc_srl_reg/current_state[0]                                                                                                                           |                4 |             15 |
|  CLK_50_MHz_IBUF_BUFG          |                                                                                                                                                                                                             | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[24].tc_srl_reg/current_state[0]                                                                                                                          |                4 |             15 |
|  CLK_50_MHz_IBUF_BUFG          |                                                                                                                                                                                                             | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[21].tc_srl_reg/current_state[0]                                                                                                                          |                5 |             15 |
|  CLK_50_MHz_IBUF_BUFG          |                                                                                                                                                                                                             | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[10].tc_srl_reg/current_state[0]                                                                                                                          |                4 |             15 |
|  CLK_50_MHz_IBUF_BUFG          |                                                                                                                                                                                                             | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[1].tc_srl_reg/current_state[0]                                                                                                                           |                4 |             15 |
|  CLK_50_MHz_IBUF_BUFG          |                                                                                                                                                                                                             | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[11].tc_srl_reg/current_state[0]                                                                                                                          |                4 |             15 |
|  CLK_50_MHz_IBUF_BUFG          |                                                                                                                                                                                                             | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[12].tc_srl_reg/current_state[0]                                                                                                                          |                5 |             15 |
|  CLK_50_MHz_IBUF_BUFG          |                                                                                                                                                                                                             | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[13].tc_srl_reg/current_state[0]                                                                                                                          |                4 |             15 |
|  CLK_50_MHz_IBUF_BUFG          |                                                                                                                                                                                                             | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[14].tc_srl_reg/current_state[0]                                                                                                                          |                4 |             15 |
|  CLK_50_MHz_IBUF_BUFG          |                                                                                                                                                                                                             | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[15].tc_srl_reg/current_state[0]                                                                                                                          |                4 |             15 |
|  CLK_50_MHz_IBUF_BUFG          |                                                                                                                                                                                                             | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[16].tc_srl_reg/current_state[0]                                                                                                                          |                5 |             15 |
|  CLK_50_MHz_IBUF_BUFG          |                                                                                                                                                                                                             | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[17].tc_srl_reg/current_state[0]                                                                                                                          |                4 |             15 |
|  CLK_50_MHz_IBUF_BUFG          |                                                                                                                                                                                                             | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[18].tc_srl_reg/current_state[0]                                                                                                                          |                4 |             15 |
|  CLK_50_MHz_IBUF_BUFG          |                                                                                                                                                                                                             | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[19].tc_srl_reg/current_state[0]                                                                                                                          |                4 |             15 |
|  CLK_50_MHz_IBUF_BUFG          |                                                                                                                                                                                                             | u_ila_0/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[3].cnt_srl_reg/current_state[0]                                                                                                                     |                5 |             15 |
|  CLK_50_MHz_IBUF_BUFG          |                                                                                                                                                                                                             | u_ila_0/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[0].cnt_srl_reg/current_state[0]                                                                                                                     |                4 |             15 |
|  CLK_50_MHz_IBUF_BUFG          |                                                                                                                                                                                                             | u_ila_0/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[1].cnt_srl_reg/current_state[0]                                                                                                                     |                4 |             15 |
|  CLK_50_MHz_IBUF_BUFG          |                                                                                                                                                                                                             | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[3].tc_srl_reg/current_state[0]                                                                                                                           |                4 |             15 |
|  CLK_50_MHz_IBUF_BUFG          |                                                                                                                                                                                                             | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[31].tc_srl_reg/current_state[0]                                                                                                                          |                4 |             15 |
|  CLK_50_MHz_IBUF_BUFG          |                                                                                                                                                                                                             | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/current_state[0]                                                                                                                           |                5 |             15 |
|  CLK_50_MHz_IBUF_BUFG          |                                                                                                                                                                                                             | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/current_state[0]                                                                                                                           |                5 |             15 |
|  CLK_50_MHz_IBUF_BUFG          |                                                                                                                                                                                                             | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[30].tc_srl_reg/current_state[0]                                                                                                                          |                4 |             15 |
|  CLK_50_MHz_IBUF_BUFG          |                                                                                                                                                                                                             | u_ila_0/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[2].cnt_srl_reg/current_state[0]                                                                                                                     |                4 |             15 |
|  CLK_50_MHz_IBUF_BUFG          |                                                                                                                                                                                                             | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/current_state[0]                                                                                                                           |                5 |             15 |
|  CLK_50_MHz_IBUF_BUFG          |                                                                                                                                                                                                             | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[2].tc_srl_reg/current_state[0]                                                                                                                           |                4 |             15 |
|  CLK_50_MHz_IBUF_BUFG          |                                                                                                                                                                                                             | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/current_state[0]                                                                                                                           |                5 |             15 |
|  CLK_50_MHz_IBUF_BUFG          |                                                                                                                                                                                                             | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[29].tc_srl_reg/current_state[0]                                                                                                                          |                4 |             15 |
|  CLK_50_MHz_IBUF_BUFG          |                                                                                                                                                                                                             | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[28].tc_srl_reg/current_state[0]                                                                                                                          |                5 |             15 |
|  CLK_50_MHz_IBUF_BUFG          |                                                                                                                                                                                                             | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[27].tc_srl_reg/current_state[0]                                                                                                                          |                4 |             15 |
|  CLK_50_MHz_IBUF_BUFG          |                                                                                                                                                                                                             | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[26].tc_srl_reg/current_state[0]                                                                                                                          |                4 |             15 |
|  CLK_50_MHz_IBUF_BUFG          | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__1_n_0                                                                                                                     |                                                                                                                                                                                                       |                6 |             16 |
|  CLK_50_MHz_IBUF_BUFG          | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                         |                                                                                                                                                                                                       |                6 |             16 |
|  CLK_50_MHz_IBUF_BUFG          | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__10_n_0                                                                                                                     |                                                                                                                                                                                                       |                5 |             16 |
|  CLK_50_MHz_IBUF_BUFG          | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__14_n_0                                                                                                                    |                                                                                                                                                                                                       |                3 |             16 |
|  CLK_50_MHz_IBUF_BUFG          | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__3_n_0                                                                                                                     |                                                                                                                                                                                                       |                3 |             16 |
|  CLK_50_MHz_IBUF_BUFG          | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__2_n_0                                                                                                                     |                                                                                                                                                                                                       |                4 |             16 |
|  CLK_50_MHz_IBUF_BUFG          | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__11_n_0                                                                                                                    |                                                                                                                                                                                                       |                3 |             16 |
|  CLK_50_MHz_IBUF_BUFG          | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__8_n_0                                                                                                                     |                                                                                                                                                                                                       |                5 |             16 |
|  CLK_50_MHz_IBUF_BUFG          | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__13_n_0                                                                                                                    |                                                                                                                                                                                                       |                4 |             16 |
|  CLK_50_MHz_IBUF_BUFG          | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__0_n_0                                                                                                                     |                                                                                                                                                                                                       |                9 |             16 |
|  CLK_50_MHz_IBUF_BUFG          | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__12_n_0                                                                                                                    |                                                                                                                                                                                                       |                3 |             16 |
|  CLK_50_MHz_IBUF_BUFG          | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__9_n_0                                                                                                                     |                                                                                                                                                                                                       |                7 |             16 |
|  CLK_50_MHz_IBUF_BUFG          | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__7_n_0                                                                                                                     |                                                                                                                                                                                                       |                3 |             16 |
|  CLK_50_MHz_IBUF_BUFG          | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__4_n_0                                                                                                                     |                                                                                                                                                                                                       |                5 |             16 |
|  CLK_50_MHz_IBUF_BUFG          | u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                |                                                                                                                                                                                                       |                5 |             16 |
|  CLK_50_MHz_IBUF_BUFG          | u_ila_0/inst/ila_core_inst/u_ila_regs/adv_rb_drdy1                                                                                                                                                          |                                                                                                                                                                                                       |                4 |             16 |
|  CLK_50_MHz_IBUF_BUFG          | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/gpr1.dout_i_reg[0][0]                                                                                                                               |                                                                                                                                                                                                       |                5 |             16 |
|  CLK_50_MHz_IBUF_BUFG          | u_ila_0/inst/ila_core_inst/u_ila_regs/ADV_TRIG_STREAM.reg_stream_ffc/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__6_n_0                                                                                             |                                                                                                                                                                                                       |                2 |             16 |
|  CLK_50_MHz_IBUF_BUFG          |                                                                                                                                                                                                             | your_instance_name/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                           |                6 |             16 |
|  dbg_hub/inst/idrck            | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/E[0]                                                                                                                                                                    | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg[0]                                                                                                                         |                3 |             16 |
|  CLK_50_MHz_IBUF_BUFG          | your_instance_name/U0/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__2_n_0                                                                                                            |                                                                                                                                                                                                       |                3 |             16 |
|  CLK_50_MHz_IBUF_BUFG          | your_instance_name/U0/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__3_n_0                                                                                                            |                                                                                                                                                                                                       |                3 |             16 |
|  CLK_50_MHz_IBUF_BUFG          | your_instance_name/U0/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__1_n_0                                                                                                            |                                                                                                                                                                                                       |                8 |             16 |
|  CLK_50_MHz_IBUF_BUFG          | your_instance_name/U0/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__0_n_0                                                                                                            |                                                                                                                                                                                                       |                4 |             16 |
|  CLK_50_MHz_IBUF_BUFG          | your_instance_name/U0/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__5_n_0                                                                                                            |                                                                                                                                                                                                       |                4 |             16 |
|  CLK_50_MHz_IBUF_BUFG          | your_instance_name/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                       |                                                                                                                                                                                                       |                2 |             16 |
|  CLK_50_MHz_IBUF_BUFG          | your_instance_name/U0/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__13_n_0                                                                                                           |                                                                                                                                                                                                       |                4 |             16 |
|  CLK_50_MHz_IBUF_BUFG          | your_instance_name/U0/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__12_n_0                                                                                                           |                                                                                                                                                                                                       |                4 |             16 |
|  CLK_50_MHz_IBUF_BUFG          | your_instance_name/U0/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__10_n_0                                                                                                            |                                                                                                                                                                                                       |                8 |             16 |
|  CLK_50_MHz_IBUF_BUFG          | your_instance_name/U0/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__4_n_0                                                                                                            |                                                                                                                                                                                                       |                3 |             16 |
|  CLK_50_MHz_IBUF_BUFG          | your_instance_name/U0/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__9_n_0                                                                                                             |                                                                                                                                                                                                       |                4 |             16 |
|  CLK_50_MHz_IBUF_BUFG          | your_instance_name/U0/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                               |                                                                                                                                                                                                       |                7 |             16 |
|  CLK_50_MHz_IBUF_BUFG          | your_instance_name/U0/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__11_n_0                                                                                                   |                                                                                                                                                                                                       |                3 |             16 |
|  dbg_hub/inst/idrck            |                                                                                                                                                                                                             | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                            |                3 |             16 |
|  CLK_50_MHz_IBUF_BUFG          |                                                                                                                                                                                                             | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[0]                                            |                3 |             16 |
|  dbg_hub/inst/idrck            | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in_reg[15]_0[0]                                                                                                                                               | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg[0]                                                                                                                         |                3 |             16 |
|  CLK_50_MHz_IBUF_BUFG          | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__5_n_0                                                                                                             |                                                                                                                                                                                                       |                3 |             16 |
|  CLK_50_MHz_IBUF_BUFG          | u_ila_0/inst/ila_core_inst/ADV_TRIG_MEM_READ.u_fsm_memory_read_inst/BRAM_DATA[15]_i_1_n_0                                                                                                                   |                                                                                                                                                                                                       |                5 |             16 |
|  dbg_hub/inst/idrck            | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpr1.dout_i_reg[15][0]    |                                                                                                                                                                                                       |                2 |             16 |
|  dbg_hub/inst/idrck            | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/goreg_dm.dout_i_reg[0][0] |                                                                                                                                                                                                       |                4 |             16 |
|  CLK_50_MHz_IBUF_BUFG          |                                                                                                                                                                                                             | u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                                    |                7 |             16 |
|  CLK_50_MHz_IBUF_BUFG          | your_instance_name/U0/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__6_n_0                                                                                                            |                                                                                                                                                                                                       |                2 |             16 |
|  CLK_50_MHz_IBUF_BUFG          | your_instance_name/U0/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__7_n_0                                                                                                            |                                                                                                                                                                                                       |                4 |             16 |
|  CLK_50_MHz_IBUF_BUFG          | your_instance_name/U0/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__8_n_0                                                                                                            |                                                                                                                                                                                                       |                3 |             16 |
|  CLK_50_MHz_IBUF_BUFG          |                                                                                                                                                                                                             | u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_6[15]_i_1_n_0                                                                                                                                    |                6 |             16 |
|  CLK_50_MHz_IBUF_BUFG          | u_ila_0/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter[16]_i_1_n_0                                                                                                                       |                                                                                                                                                                                                       |                5 |             17 |
|  CLK_50_MHz_IBUF_BUFG          | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr[16]_i_1_n_0                                                                                                                                | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/AR[0]                                                                                                                                       |                5 |             17 |
|  CLK_50_MHz_IBUF_BUFG          | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd[0]_i_1_n_0                                                                                                                        | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/AR[0]                                                                                                                                       |                5 |             17 |
|  CLK_50_MHz_IBUF_BUFG          | u_ila_0/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter[16]_i_1_n_0                                                                                                                       |                                                                                                                                                                                                       |                6 |             17 |
|  CLK_50_MHz_IBUF_BUFG          | u_ila_0/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter[16]_i_1_n_0                                                                                                                       |                                                                                                                                                                                                       |                6 |             17 |
|  CLK_50_MHz_IBUF_BUFG          | u_ila_0/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter[16]_i_1_n_0                                                                                                                       |                                                                                                                                                                                                       |                6 |             17 |
|  CLK_50_MHz_IBUF_BUFG          |                                                                                                                                                                                                             | clear                                                                                                                                                                                                 |                5 |             17 |
|  dbg_hub/inst/idrck            |                                                                                                                                                                                                             | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gic0.gc0.count_reg[0][0]                        |                4 |             17 |
|  CLK_50_MHz_IBUF_BUFG          |                                                                                                                                                                                                             | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gic0.gc0.count_d2_reg[0][0]                     |                4 |             18 |
|  dbg_hub/inst/idrck            | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in_reg[17]                                                                                                                                                    | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/AR[0]                                                                                                                                       |                3 |             18 |
|  CLK_50_MHz_IBUF_BUFG          | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg[17]_i_1_n_0                                                                                                                               | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/AR[0]                                                                                                                                       |                4 |             18 |
|  CLK_50_MHz_IBUF_BUFG          | u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                  | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[3]_0                                                                                                                     |                3 |             20 |
|  dbg_hub/inst/idrck            | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                      |                                                                                                                                                                                                       |                3 |             24 |
|  CLK_50_MHz_IBUF_BUFG          | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/E[0]                                                                                                                                                |                                                                                                                                                                                                       |                3 |             24 |
|  CLK_50_MHz_IBUF_BUFG          | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[31].tc_srl_reg/E[0]                                                                                                                                            |                                                                                                                                                                                                       |                8 |             25 |
|  CLK_50_MHz_IBUF_BUFG          | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[18].tc_srl_reg/E[0]                                                                                                                                            |                                                                                                                                                                                                       |                8 |             25 |
|  CLK_50_MHz_IBUF_BUFG          | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[24].tc_srl_reg/E[0]                                                                                                                                            |                                                                                                                                                                                                       |                8 |             25 |
|  CLK_50_MHz_IBUF_BUFG          | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[25].tc_srl_reg/E[0]                                                                                                                                            |                                                                                                                                                                                                       |                7 |             25 |
|  CLK_50_MHz_IBUF_BUFG          | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[23].tc_srl_reg/E[0]                                                                                                                                            |                                                                                                                                                                                                       |                6 |             25 |
|  CLK_50_MHz_IBUF_BUFG          | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[22].tc_srl_reg/E[0]                                                                                                                                            |                                                                                                                                                                                                       |                7 |             25 |
|  CLK_50_MHz_IBUF_BUFG          | your_instance_name/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/E[0]                                                                                                                                    |                                                                                                                                                                                                       |                6 |             25 |
|  CLK_50_MHz_IBUF_BUFG          | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[20].tc_srl_reg/E[0]                                                                                                                                            |                                                                                                                                                                                                       |                7 |             25 |
|  CLK_50_MHz_IBUF_BUFG          | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[21].tc_srl_reg/E[0]                                                                                                                                            |                                                                                                                                                                                                       |                6 |             25 |
|  CLK_50_MHz_IBUF_BUFG          | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[1].tc_srl_reg/E[0]                                                                                                                                             |                                                                                                                                                                                                       |                5 |             25 |
|  CLK_50_MHz_IBUF_BUFG          | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[19].tc_srl_reg/E[0]                                                                                                                                            |                                                                                                                                                                                                       |                5 |             25 |
|  CLK_50_MHz_IBUF_BUFG          | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[26].tc_srl_reg/E[0]                                                                                                                                            |                                                                                                                                                                                                       |                6 |             25 |
|  CLK_50_MHz_IBUF_BUFG          | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[17].tc_srl_reg/E[0]                                                                                                                                            |                                                                                                                                                                                                       |                8 |             25 |
|  CLK_50_MHz_IBUF_BUFG          | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[16].tc_srl_reg/E[0]                                                                                                                                            |                                                                                                                                                                                                       |               11 |             25 |
|  CLK_50_MHz_IBUF_BUFG          | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[15].tc_srl_reg/E[0]                                                                                                                                            |                                                                                                                                                                                                       |                5 |             25 |
|  CLK_50_MHz_IBUF_BUFG          | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[14].tc_srl_reg/E[0]                                                                                                                                            |                                                                                                                                                                                                       |                4 |             25 |
|  CLK_50_MHz_IBUF_BUFG          | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[13].tc_srl_reg/E[0]                                                                                                                                            |                                                                                                                                                                                                       |                4 |             25 |
|  CLK_50_MHz_IBUF_BUFG          | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[12].tc_srl_reg/E[0]                                                                                                                                            |                                                                                                                                                                                                       |                7 |             25 |
|  CLK_50_MHz_IBUF_BUFG          | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[11].tc_srl_reg/E[0]                                                                                                                                            |                                                                                                                                                                                                       |                5 |             25 |
|  CLK_50_MHz_IBUF_BUFG          | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[10].tc_srl_reg/E[0]                                                                                                                                            |                                                                                                                                                                                                       |                5 |             25 |
|  CLK_50_MHz_IBUF_BUFG          | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[2].tc_srl_reg/E[0]                                                                                                                                             |                                                                                                                                                                                                       |                5 |             25 |
|  CLK_50_MHz_IBUF_BUFG          | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[9].tc_srl_reg/E[0]                                                                                                                                             |                                                                                                                                                                                                       |               10 |             25 |
|  CLK_50_MHz_IBUF_BUFG          | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[8].tc_srl_reg/E[0]                                                                                                                                             |                                                                                                                                                                                                       |                8 |             25 |
|  CLK_50_MHz_IBUF_BUFG          | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[7].tc_srl_reg/E[0]                                                                                                                                             |                                                                                                                                                                                                       |                5 |             25 |
|  CLK_50_MHz_IBUF_BUFG          | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[6].tc_srl_reg/E[0]                                                                                                                                             |                                                                                                                                                                                                       |                6 |             25 |
|  CLK_50_MHz_IBUF_BUFG          | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[5].tc_srl_reg/E[0]                                                                                                                                             |                                                                                                                                                                                                       |                8 |             25 |
|  CLK_50_MHz_IBUF_BUFG          | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[4].tc_srl_reg/E[0]                                                                                                                                             |                                                                                                                                                                                                       |                7 |             25 |
|  CLK_50_MHz_IBUF_BUFG          | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[3].tc_srl_reg/E[0]                                                                                                                                             |                                                                                                                                                                                                       |                6 |             25 |
|  CLK_50_MHz_IBUF_BUFG          | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[30].tc_srl_reg/E[0]                                                                                                                                            |                                                                                                                                                                                                       |                7 |             25 |
|  CLK_50_MHz_IBUF_BUFG          | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[29].tc_srl_reg/E[0]                                                                                                                                            |                                                                                                                                                                                                       |                9 |             25 |
|  CLK_50_MHz_IBUF_BUFG          | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[28].tc_srl_reg/E[0]                                                                                                                                            |                                                                                                                                                                                                       |                7 |             25 |
|  CLK_50_MHz_IBUF_BUFG          | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/E[0]                                                                                                                                             |                                                                                                                                                                                                       |                8 |             25 |
|  CLK_50_MHz_IBUF_BUFG          | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[27].tc_srl_reg/E[0]                                                                                                                                            |                                                                                                                                                                                                       |                8 |             25 |
|  CLK_50_MHz_IBUF_BUFG          |                                                                                                                                                                                                             | your_instance_name/U0/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                             |                7 |             28 |
|  dbg_hub/inst/idrck            | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in_reg[27]                                                                                                                                                    | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/AR[0]                                                                                                                                       |                4 |             28 |
|  CLK_50_MHz_IBUF_BUFG          | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg[27]_i_1_n_0                                                                                                                               | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/AR[0]                                                                                                                                       |                5 |             28 |
|  CLK_50_MHz_IBUF_BUFG          | u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/CFG_BRAM_RD_DATA0_2                                                                                                                                          |                                                                                                                                                                                                       |                7 |             31 |
|  CLK_50_MHz_IBUF_BUFG          |                                                                                                                                                                                                             | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[3]                                                                                                                                                      |               10 |             32 |
|  CLK_50_MHz_IBUF_BUFG          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/E[0]                                                                                                                                             |                                                                                                                                                                                                       |                7 |             33 |
|  CLK_50_MHz_IBUF_BUFG          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/E[0]                                                                                                                                             |                                                                                                                                                                                                       |                7 |             33 |
|  CLK_50_MHz_IBUF_BUFG          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/E[0]                                                                                                                                             |                                                                                                                                                                                                       |                7 |             33 |
|  CLK_50_MHz_IBUF_BUFG          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/E[0]                                                                                                                                             |                                                                                                                                                                                                       |                8 |             33 |
|  CLK_50_MHz_IBUF_BUFG          | your_instance_name/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                         |                                                                                                                                                                                                       |               13 |             33 |
|  CLK_50_MHz_IBUF_BUFG          |                                                                                                                                                                                                             | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/AR[0]                                                                                                                                       |               14 |             33 |
|  CLK_50_MHz_IBUF_BUFG          | u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                  |                                                                                                                                                                                                       |               10 |             33 |
|  CLK_50_MHz_IBUF_BUFG          | your_instance_name/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/E[0]                                                                                                                                    |                                                                                                                                                                                                       |                7 |             33 |
|  CLK_50_MHz_IBUF_BUFG          |                                                                                                                                                                                                             | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                      |               10 |             34 |
| ~NewAddress_BUFG               |                                                                                                                                                                                                             |                                                                                                                                                                                                       |               14 |             34 |
|  CLK_50_MHz_IBUF_BUFG          | u_ila_0/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[3].cnt_srl_reg/E[0]                                                                                                                                       |                                                                                                                                                                                                       |               10 |             34 |
|  CLK_50_MHz_IBUF_BUFG          | u_ila_0/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[2].cnt_srl_reg/E[0]                                                                                                                                       |                                                                                                                                                                                                       |                9 |             34 |
|  CLK_50_MHz_IBUF_BUFG          | u_ila_0/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[1].cnt_srl_reg/E[0]                                                                                                                                       |                                                                                                                                                                                                       |               12 |             34 |
|  CLK_50_MHz_IBUF_BUFG          | u_ila_0/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[0].cnt_srl_reg/E[0]                                                                                                                                       |                                                                                                                                                                                                       |               12 |             34 |
|  CLK_50_MHz_IBUF_BUFG          |                                                                                                                                                                                                             | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                      |               32 |             64 |
|  CLK_50_MHz_IBUF_BUFG          | u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_0_2_i_1_n_0                                                                                                                         |                                                                                                                                                                                                       |               16 |             64 |
|  CLK_50_MHz_IBUF_BUFG          | u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_64_127_0_2_i_1_n_0                                                                                                                       |                                                                                                                                                                                                       |               16 |             64 |
|  CLK_50_MHz_IBUF_BUFG          | your_instance_name/U0/ila_core_inst/u_ila_regs/reg_srl_fff/E[0]                                                                                                                                             |                                                                                                                                                                                                       |               25 |             99 |
|  CLK_50_MHz_IBUF_BUFG          | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/E[0]                                                                                                                                                      |                                                                                                                                                                                                       |               24 |             99 |
|  CLK_50_MHz_IBUF_BUFG          |                                                                                                                                                                                                             |                                                                                                                                                                                                       |              299 |           1003 |
+--------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


