// Seed: 3421758774
`timescale 1ps / 1ps `timescale 1ps / 1ps
module module_0 (
    input id_0,
    input logic id_1,
    output wire id_2
);
  logic id_3 = 1'b0;
  logic id_4;
  logic id_5;
  assign id_2[1] = 1'b0;
endmodule
