
****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1.2 (64-bit)
  **** SW Build 3605665 on Fri Aug  5 22:52:02 MDT 2022
  **** IP Build 3603185 on Sat Aug  6 04:07:44 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source /opt/xilinx/2022.1/Vitis_HLS/2022.1/scripts/vitis_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/opt/xilinx/2022.1/Vitis_HLS/2022.1/bin/unwrapped/lnx64.o/vitis_hls'
INFO: [HLS 200-10] For user 'nz264' on host 'en-ec-zhang-24.coecis.cornell.edu' (Linux_x86_64 version 3.10.0-1160.76.1.el7.x86_64) on Wed Nov 15 13:38:10 EST 2023
INFO: [HLS 200-10] In directory '/work/shared/users/phd/nz264/pldi/polybench/scalehls/correlation/config_1'
Sourcing Tcl script 'run.tcl'
INFO: [HLS 200-1510] Running: open_project output_100.prj -reset 
INFO: [HLS 200-10] Creating and opening project '/work/shared/users/phd/nz264/pldi/polybench/scalehls/correlation/config_1/output_100.prj'.
INFO: [HLS 200-1510] Running: open_solution -reset solution1 -flow_target vivado 
INFO: [HLS 200-10] Creating and opening solution '/work/shared/users/phd/nz264/pldi/polybench/scalehls/correlation/config_1/output_100.prj/solution1'.
INFO: [HLS 200-10] Cleaning up the solution database.
WARNING: [HLS 200-40] No /work/shared/users/phd/nz264/pldi/polybench/scalehls/correlation/config_1/output_100.prj/solution1/solution1.aps file found.
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0
INFO: [HLS 200-1510] Running: set_top test_cor 
INFO: [HLS 200-1510] Running: add_files test_cor.cpp 
INFO: [HLS 200-10] Adding design file 'test_cor.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb host.cpp -cflags -std=gnu++0x 
WARNING: [HLS 200-40] Cannot find test bench file 'host.cpp'
INFO: [HLS 200-1510] Running: open_solution solution1 
INFO: [HLS 200-10] Opening solution '/work/shared/users/phd/nz264/pldi/polybench/scalehls/correlation/config_1/output_100.prj/solution1'.
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
INFO: [HLS 200-1510] Running: set_part xcu280-fsvh2892-2L-e 
INFO: [HLS 200-1611] Setting target device to 'xcu280-fsvh2892-2L-e'
INFO: [HLS 200-1510] Running: create_clock -name ap_clk -period 3.33 
INFO: [SYN 201-201] Setting up clock 'ap_clk' with a period of 3.33ns.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 456.180 MB.
INFO: [HLS 200-10] Analyzing design file 'test_cor.cpp' ... 
WARNING: [HLS 207-5525] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (test_cor.cpp:32:9)
WARNING: [HLS 207-5525] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (test_cor.cpp:35:9)
WARNING: [HLS 207-5525] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (test_cor.cpp:38:9)
WARNING: [HLS 207-5525] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (test_cor.cpp:42:9)
WARNING: [HLS 207-5525] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (test_cor.cpp:48:9)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 20.52 seconds. CPU system time: 1.88 seconds. Elapsed time: 22.7 seconds; current allocated memory: 456.180 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
WARNING: [HLS 214-340] The resource pragma (bind_storage) on top-level function argument, in 'call' is unsupported, please use INTERFACE pragma instead (test_cor.cpp:32:9)
WARNING: [HLS 214-340] The resource pragma (bind_storage) on top-level function argument, in 'call' is unsupported, please use INTERFACE pragma instead (test_cor.cpp:35:9)
WARNING: [HLS 214-340] The resource pragma (bind_storage) on top-level function argument, in 'call' is unsupported, please use INTERFACE pragma instead (test_cor.cpp:38:9)
WARNING: [HLS 214-340] The resource pragma (bind_storage) on top-level function argument, in 'call' is unsupported, please use INTERFACE pragma instead (test_cor.cpp:42:9)
INFO: [HLS 214-178] Inlining function 'std::sqrt(float)' into 'test_cor(float (*) [240], float*, float*, float (*) [240])' (test_cor.cpp:28:0)
INFO: [HLS 214-248] Applying array_partition to 'v5': Cyclic partitioning with factor 8 on dimension 1. Cyclic partitioning with factor 16 on dimension 2. (test_cor.cpp:45:9)
INFO: [HLS 214-248] Applying array_partition to 'v0': Cyclic partitioning with factor 10 on dimension 1. Cyclic partitioning with factor 2 on dimension 2. (test_cor.cpp:28:0)
INFO: [HLS 214-248] Applying array_partition to 'v1': Cyclic partitioning with factor 2 on dimension 1. (test_cor.cpp:28:0)
INFO: [HLS 214-248] Applying array_partition to 'v2': Cyclic partitioning with factor 12 on dimension 1. (test_cor.cpp:28:0)
INFO: [HLS 214-248] Applying array_partition to 'v3': Cyclic partitioning with factor 6 on dimension 1. Cyclic partitioning with factor 12 on dimension 2. (test_cor.cpp:28:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 8.68 seconds. CPU system time: 0.71 seconds. Elapsed time: 9.59 seconds; current allocated memory: 456.180 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 456.180 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 3.86 seconds. CPU system time: 0.02 seconds. Elapsed time: 3.91 seconds; current allocated memory: 456.180 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 3.38 seconds. CPU system time: 0.04 seconds. Elapsed time: 3.44 seconds; current allocated memory: 520.180 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 7.86 seconds. CPU system time: 0.09 seconds. Elapsed time: 7.98 seconds; current allocated memory: 520.180 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_52_1' (test_cor.cpp:52:29) in function 'test_cor'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_360_3' (test_cor.cpp:359:9) in function 'test_cor'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_948_6' (test_cor.cpp:945:9) in function 'test_cor'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_947_5' (test_cor.cpp:945:9) in function 'test_cor'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_2176_8' (test_cor.cpp:2176:31) in function 'test_cor'.
INFO: [HLS 200-472] Inferring partial write operation for 'v5' (test_cor.cpp:967:39)
INFO: [HLS 200-472] Inferring partial write operation for 'v5.1' (test_cor.cpp:978:45)
INFO: [HLS 200-472] Inferring partial write operation for 'v5.2' (test_cor.cpp:989:45)
INFO: [HLS 200-472] Inferring partial write operation for 'v5.3' (test_cor.cpp:1000:45)
INFO: [HLS 200-472] Inferring partial write operation for 'v5.4' (test_cor.cpp:1011:45)
INFO: [HLS 200-472] Inferring partial write operation for 'v5.5' (test_cor.cpp:1022:45)
INFO: [HLS 200-472] Inferring partial write operation for 'v5.6' (test_cor.cpp:1033:45)
INFO: [HLS 200-472] Inferring partial write operation for 'v5.7' (test_cor.cpp:1044:45)
INFO: [HLS 200-472] Inferring partial write operation for 'v5.8' (test_cor.cpp:1055:45)
INFO: [HLS 200-472] Inferring partial write operation for 'v5.9' (test_cor.cpp:1066:45)
INFO: [HLS 200-472] Inferring partial write operation for 'v5.10' (test_cor.cpp:1077:46)
INFO: [HLS 200-472] Inferring partial write operation for 'v5.11' (test_cor.cpp:1088:46)
INFO: [HLS 200-472] Inferring partial write operation for 'v5.12' (test_cor.cpp:1099:46)
INFO: [HLS 200-472] Inferring partial write operation for 'v5.13' (test_cor.cpp:1110:46)
INFO: [HLS 200-472] Inferring partial write operation for 'v5.14' (test_cor.cpp:1121:46)
INFO: [HLS 200-472] Inferring partial write operation for 'v5.15' (test_cor.cpp:1132:46)
INFO: [HLS 200-472] Inferring partial write operation for 'v5.16' (test_cor.cpp:1145:45)
INFO: [HLS 200-472] Inferring partial write operation for 'v5.17' (test_cor.cpp:1154:51)
INFO: [HLS 200-472] Inferring partial write operation for 'v5.18' (test_cor.cpp:1163:51)
INFO: [HLS 200-472] Inferring partial write operation for 'v5.19' (test_cor.cpp:1172:51)
INFO: [HLS 200-472] Inferring partial write operation for 'v5.20' (test_cor.cpp:1181:51)
INFO: [HLS 200-472] Inferring partial write operation for 'v5.21' (test_cor.cpp:1190:51)
INFO: [HLS 200-472] Inferring partial write operation for 'v5.22' (test_cor.cpp:1199:51)
INFO: [HLS 200-472] Inferring partial write operation for 'v5.23' (test_cor.cpp:1208:51)
INFO: [HLS 200-472] Inferring partial write operation for 'v5.24' (test_cor.cpp:1217:51)
INFO: [HLS 200-472] Inferring partial write operation for 'v5.25' (test_cor.cpp:1226:51)
INFO: [HLS 200-472] Inferring partial write operation for 'v5.26' (test_cor.cpp:1235:52)
INFO: [HLS 200-472] Inferring partial write operation for 'v5.27' (test_cor.cpp:1244:52)
INFO: [HLS 200-472] Inferring partial write operation for 'v5.28' (test_cor.cpp:1253:52)
INFO: [HLS 200-472] Inferring partial write operation for 'v5.29' (test_cor.cpp:1262:52)
INFO: [HLS 200-472] Inferring partial write operation for 'v5.30' (test_cor.cpp:1271:52)
INFO: [HLS 200-472] Inferring partial write operation for 'v5.31' (test_cor.cpp:1280:52)
INFO: [HLS 200-472] Inferring partial write operation for 'v5.32' (test_cor.cpp:1293:45)
INFO: [HLS 200-472] Inferring partial write operation for 'v5.33' (test_cor.cpp:1302:51)
INFO: [HLS 200-472] Inferring partial write operation for 'v5.34' (test_cor.cpp:1311:51)
INFO: [HLS 200-472] Inferring partial write operation for 'v5.35' (test_cor.cpp:1320:51)
INFO: [HLS 200-472] Inferring partial write operation for 'v5.36' (test_cor.cpp:1329:51)
INFO: [HLS 200-472] Inferring partial write operation for 'v5.37' (test_cor.cpp:1338:51)
INFO: [HLS 200-472] Inferring partial write operation for 'v5.38' (test_cor.cpp:1347:51)
INFO: [HLS 200-472] Inferring partial write operation for 'v5.39' (test_cor.cpp:1356:51)
INFO: [HLS 200-472] Inferring partial write operation for 'v5.40' (test_cor.cpp:1365:51)
INFO: [HLS 200-472] Inferring partial write operation for 'v5.41' (test_cor.cpp:1374:51)
INFO: [HLS 200-472] Inferring partial write operation for 'v5.42' (test_cor.cpp:1383:52)
INFO: [HLS 200-472] Inferring partial write operation for 'v5.43' (test_cor.cpp:1392:52)
INFO: [HLS 200-472] Inferring partial write operation for 'v5.44' (test_cor.cpp:1401:52)
INFO: [HLS 200-472] Inferring partial write operation for 'v5.45' (test_cor.cpp:1410:52)
INFO: [HLS 200-472] Inferring partial write operation for 'v5.46' (test_cor.cpp:1419:52)
INFO: [HLS 200-472] Inferring partial write operation for 'v5.47' (test_cor.cpp:1428:52)
INFO: [HLS 200-472] Inferring partial write operation for 'v5.48' (test_cor.cpp:1441:45)
INFO: [HLS 200-472] Inferring partial write operation for 'v5.49' (test_cor.cpp:1450:51)
INFO: [HLS 200-472] Inferring partial write operation for 'v5.50' (test_cor.cpp:1459:51)
INFO: [HLS 200-472] Inferring partial write operation for 'v5.51' (test_cor.cpp:1468:51)
INFO: [HLS 200-472] Inferring partial write operation for 'v5.52' (test_cor.cpp:1477:51)
INFO: [HLS 200-472] Inferring partial write operation for 'v5.53' (test_cor.cpp:1486:51)
INFO: [HLS 200-472] Inferring partial write operation for 'v5.54' (test_cor.cpp:1495:51)
INFO: [HLS 200-472] Inferring partial write operation for 'v5.55' (test_cor.cpp:1504:51)
INFO: [HLS 200-472] Inferring partial write operation for 'v5.56' (test_cor.cpp:1513:51)
INFO: [HLS 200-472] Inferring partial write operation for 'v5.57' (test_cor.cpp:1522:51)
INFO: [HLS 200-472] Inferring partial write operation for 'v5.58' (test_cor.cpp:1531:52)
INFO: [HLS 200-472] Inferring partial write operation for 'v5.59' (test_cor.cpp:1540:52)
INFO: [HLS 200-472] Inferring partial write operation for 'v5.60' (test_cor.cpp:1549:52)
INFO: [HLS 200-472] Inferring partial write operation for 'v5.61' (test_cor.cpp:1558:52)
INFO: [HLS 200-472] Inferring partial write operation for 'v5.62' (test_cor.cpp:1567:52)
INFO: [HLS 200-472] Inferring partial write operation for 'v5.63' (test_cor.cpp:1576:52)
INFO: [HLS 200-472] Inferring partial write operation for 'v5.64' (test_cor.cpp:1589:45)
INFO: [HLS 200-472] Inferring partial write operation for 'v5.65' (test_cor.cpp:1598:51)
INFO: [HLS 200-472] Inferring partial write operation for 'v5.66' (test_cor.cpp:1607:51)
INFO: [HLS 200-472] Inferring partial write operation for 'v5.67' (test_cor.cpp:1616:51)
INFO: [HLS 200-472] Inferring partial write operation for 'v5.68' (test_cor.cpp:1625:51)
INFO: [HLS 200-472] Inferring partial write operation for 'v5.69' (test_cor.cpp:1634:51)
INFO: [HLS 200-472] Inferring partial write operation for 'v5.70' (test_cor.cpp:1643:51)
INFO: [HLS 200-472] Inferring partial write operation for 'v5.71' (test_cor.cpp:1652:51)
INFO: [HLS 200-472] Inferring partial write operation for 'v5.72' (test_cor.cpp:1661:51)
INFO: [HLS 200-472] Inferring partial write operation for 'v5.73' (test_cor.cpp:1670:51)
INFO: [HLS 200-472] Inferring partial write operation for 'v5.74' (test_cor.cpp:1679:52)
INFO: [HLS 200-472] Inferring partial write operation for 'v5.75' (test_cor.cpp:1688:52)
INFO: [HLS 200-472] Inferring partial write operation for 'v5.76' (test_cor.cpp:1697:52)
INFO: [HLS 200-472] Inferring partial write operation for 'v5.77' (test_cor.cpp:1706:52)
INFO: [HLS 200-472] Inferring partial write operation for 'v5.78' (test_cor.cpp:1715:52)
INFO: [HLS 200-472] Inferring partial write operation for 'v5.79' (test_cor.cpp:1724:52)
INFO: [HLS 200-472] Inferring partial write operation for 'v5.80' (test_cor.cpp:1737:45)
INFO: [HLS 200-472] Inferring partial write operation for 'v5.81' (test_cor.cpp:1746:51)
INFO: [HLS 200-472] Inferring partial write operation for 'v5.82' (test_cor.cpp:1755:51)
INFO: [HLS 200-472] Inferring partial write operation for 'v5.83' (test_cor.cpp:1764:51)
INFO: [HLS 200-472] Inferring partial write operation for 'v5.84' (test_cor.cpp:1773:51)
INFO: [HLS 200-472] Inferring partial write operation for 'v5.85' (test_cor.cpp:1782:51)
INFO: [HLS 200-472] Inferring partial write operation for 'v5.86' (test_cor.cpp:1791:51)
INFO: [HLS 200-472] Inferring partial write operation for 'v5.87' (test_cor.cpp:1800:51)
INFO: [HLS 200-472] Inferring partial write operation for 'v5.88' (test_cor.cpp:1809:51)
INFO: [HLS 200-472] Inferring partial write operation for 'v5.89' (test_cor.cpp:1818:51)
INFO: [HLS 200-472] Inferring partial write operation for 'v5.90' (test_cor.cpp:1827:52)
INFO: [HLS 200-472] Inferring partial write operation for 'v5.91' (test_cor.cpp:1836:52)
INFO: [HLS 200-472] Inferring partial write operation for 'v5.92' (test_cor.cpp:1845:52)
INFO: [HLS 200-472] Inferring partial write operation for 'v5.93' (test_cor.cpp:1854:52)
INFO: [HLS 200-472] Inferring partial write operation for 'v5.94' (test_cor.cpp:1863:52)
INFO: [HLS 200-472] Inferring partial write operation for 'v5.95' (test_cor.cpp:1872:52)
INFO: [HLS 200-472] Inferring partial write operation for 'v5.96' (test_cor.cpp:1885:45)
INFO: [HLS 200-472] Inferring partial write operation for 'v5.97' (test_cor.cpp:1894:51)
INFO: [HLS 200-472] Inferring partial write operation for 'v5.98' (test_cor.cpp:1903:51)
INFO: [HLS 200-472] Inferring partial write operation for 'v5.99' (test_cor.cpp:1912:51)
INFO: [HLS 200-472] Inferring partial write operation for 'v5.100' (test_cor.cpp:1921:51)
INFO: [HLS 200-472] Inferring partial write operation for 'v5.101' (test_cor.cpp:1930:51)
INFO: [HLS 200-472] Inferring partial write operation for 'v5.102' (test_cor.cpp:1939:51)
INFO: [HLS 200-472] Inferring partial write operation for 'v5.103' (test_cor.cpp:1948:51)
INFO: [HLS 200-472] Inferring partial write operation for 'v5.104' (test_cor.cpp:1957:51)
INFO: [HLS 200-472] Inferring partial write operation for 'v5.105' (test_cor.cpp:1966:51)
INFO: [HLS 200-472] Inferring partial write operation for 'v5.106' (test_cor.cpp:1975:52)
INFO: [HLS 200-472] Inferring partial write operation for 'v5.107' (test_cor.cpp:1984:52)
INFO: [HLS 200-472] Inferring partial write operation for 'v5.108' (test_cor.cpp:1993:52)
INFO: [HLS 200-472] Inferring partial write operation for 'v5.109' (test_cor.cpp:2002:52)
INFO: [HLS 200-472] Inferring partial write operation for 'v5.110' (test_cor.cpp:2011:52)
INFO: [HLS 200-472] Inferring partial write operation for 'v5.111' (test_cor.cpp:2020:52)
INFO: [HLS 200-472] Inferring partial write operation for 'v5.112' (test_cor.cpp:2034:45)
INFO: [HLS 200-472] Inferring partial write operation for 'v5.113' (test_cor.cpp:2043:51)
INFO: [HLS 200-472] Inferring partial write operation for 'v5.114' (test_cor.cpp:2052:51)
INFO: [HLS 200-472] Inferring partial write operation for 'v5.115' (test_cor.cpp:2061:51)
INFO: [HLS 200-472] Inferring partial write operation for 'v5.116' (test_cor.cpp:2070:51)
INFO: [HLS 200-472] Inferring partial write operation for 'v5.117' (test_cor.cpp:2079:51)
INFO: [HLS 200-472] Inferring partial write operation for 'v5.118' (test_cor.cpp:2088:51)
INFO: [HLS 200-472] Inferring partial write operation for 'v5.119' (test_cor.cpp:2097:51)
INFO: [HLS 200-472] Inferring partial write operation for 'v5.120' (test_cor.cpp:2106:51)
INFO: [HLS 200-472] Inferring partial write operation for 'v5.121' (test_cor.cpp:2115:51)
INFO: [HLS 200-472] Inferring partial write operation for 'v5.122' (test_cor.cpp:2124:52)
INFO: [HLS 200-472] Inferring partial write operation for 'v5.123' (test_cor.cpp:2133:52)
INFO: [HLS 200-472] Inferring partial write operation for 'v5.124' (test_cor.cpp:2142:52)
INFO: [HLS 200-472] Inferring partial write operation for 'v5.125' (test_cor.cpp:2151:52)
INFO: [HLS 200-472] Inferring partial write operation for 'v5.126' (test_cor.cpp:2160:52)
INFO: [HLS 200-472] Inferring partial write operation for 'v5.127' (test_cor.cpp:2171:52)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 5.14 seconds. CPU system time: 0.09 seconds. Elapsed time: 5.74 seconds; current allocated memory: 584.180 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'test_cor' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_cor_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_52_1_VITIS_LOOP_53_2'.
INFO: [SCHED 204-61] Unable to satisfy pipeline directive for loop 'VITIS_LOOP_52_1_VITIS_LOOP_53_2': unable to pipeline.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.62 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.74 seconds; current allocated memory: 584.180 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 4.95 seconds. CPU system time: 0.01 seconds. Elapsed time: 5.02 seconds; current allocated memory: 584.180 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_cor_Pipeline_VITIS_LOOP_360_3_VITIS_LOOP_361_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_360_3_VITIS_LOOP_361_4'.
INFO: [SCHED 204-61] Unable to satisfy pipeline directive for loop 'VITIS_LOOP_360_3_VITIS_LOOP_361_4': unable to pipeline.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 5.5 seconds. CPU system time: 0.02 seconds. Elapsed time: 5.57 seconds; current allocated memory: 648.180 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 7.85 seconds. CPU system time: 0.01 seconds. Elapsed time: 7.92 seconds; current allocated memory: 648.180 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_cor_Pipeline_VITIS_LOOP_947_5_VITIS_LOOP_948_6_VITIS_LOOP_949_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln959) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_947_5_VITIS_LOOP_948_6_VITIS_LOOP_949_7'.
INFO: [SCHED 204-61] Unable to satisfy pipeline directive for loop 'VITIS_LOOP_947_5_VITIS_LOOP_948_6_VITIS_LOOP_949_7': unable to pipeline.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 8.81 seconds. CPU system time: 0.03 seconds. Elapsed time: 8.9 seconds; current allocated memory: 648.180 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 9.67 seconds. CPU system time: 0 seconds. Elapsed time: 9.73 seconds; current allocated memory: 648.180 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_cor_Pipeline_VITIS_LOOP_2176_8_VITIS_LOOP_2177_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_2176_8_VITIS_LOOP_2177_9'.
INFO: [HLS 200-1470] Pipelining result : Target II = 3, Final II = 3, Depth = 88, loop 'VITIS_LOOP_2176_8_VITIS_LOOP_2177_9'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 112.53 seconds. CPU system time: 0.07 seconds. Elapsed time: 112.91 seconds; current allocated memory: 712.180 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 6.53 seconds. CPU system time: 0.01 seconds. Elapsed time: 6.6 seconds; current allocated memory: 712.180 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_cor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 5.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 5.34 seconds; current allocated memory: 712.180 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.42 seconds; current allocated memory: 712.180 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_cor_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_12_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_cor_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.78 seconds. CPU system time: 0.02 seconds. Elapsed time: 2.84 seconds; current allocated memory: 712.180 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_cor_Pipeline_VITIS_LOOP_360_3_VITIS_LOOP_361_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_12_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsqrt_32ns_32ns_32_12_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_cor_Pipeline_VITIS_LOOP_360_3_VITIS_LOOP_361_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4.19 seconds. CPU system time: 0.07 seconds. Elapsed time: 4.41 seconds; current allocated memory: 776.180 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_cor_Pipeline_VITIS_LOOP_947_5_VITIS_LOOP_948_6_VITIS_LOOP_949_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_12_no_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_7_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_9ns_10ns_19_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_109_32_1_1': 24 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_9ns_5ns_9_13_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_cor_Pipeline_VITIS_LOOP_947_5_VITIS_LOOP_948_6_VITIS_LOOP_949_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 5.4 seconds. CPU system time: 0.1 seconds. Elapsed time: 5.61 seconds; current allocated memory: 776.180 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_cor_Pipeline_VITIS_LOOP_2176_8_VITIS_LOOP_2177_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'test_cor_Pipeline_VITIS_LOOP_2176_8_VITIS_LOOP_2177_9' pipeline 'VITIS_LOOP_2176_8_VITIS_LOOP_2177_9' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'test_cor_Pipeline_VITIS_LOOP_2176_8_VITIS_LOOP_2177_9' is 53521 from HDL expression: ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_12_no_dsp_1': 24 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 24 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_64ns_66ns_129_5_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_1264_32_1_1': 12 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_134_32_1_1': 288 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_73_32_1_1': 72 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_64s_5ns_64_68_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_cor_Pipeline_VITIS_LOOP_2176_8_VITIS_LOOP_2177_9'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 6.88 seconds. CPU system time: 0.19 seconds. Elapsed time: 7.22 seconds; current allocated memory: 840.180 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_cor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_cor/v0_0_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_cor/v0_0_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_cor/v0_1_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_cor/v0_1_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_cor/v0_2_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_cor/v0_2_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_cor/v0_3_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_cor/v0_3_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_cor/v0_4_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_cor/v0_4_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_cor/v0_5_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_cor/v0_5_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_cor/v0_6_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_cor/v0_6_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_cor/v0_7_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_cor/v0_7_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_cor/v0_8_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_cor/v0_8_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_cor/v0_9_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_cor/v0_9_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_cor/v1_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_cor/v1_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_cor/v2_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_cor/v2_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_cor/v2_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_cor/v2_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_cor/v2_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_cor/v2_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_cor/v2_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_cor/v2_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_cor/v2_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_cor/v2_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_cor/v2_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_cor/v2_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_cor/v3_0_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_cor/v3_0_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_cor/v3_0_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_cor/v3_0_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_cor/v3_0_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_cor/v3_0_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_cor/v3_0_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_cor/v3_0_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_cor/v3_0_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_cor/v3_0_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_cor/v3_0_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_cor/v3_0_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_cor/v3_1_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_cor/v3_1_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_cor/v3_1_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_cor/v3_1_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_cor/v3_1_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_cor/v3_1_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_cor/v3_1_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_cor/v3_1_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_cor/v3_1_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_cor/v3_1_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_cor/v3_1_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_cor/v3_1_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_cor/v3_2_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_cor/v3_2_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_cor/v3_2_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_cor/v3_2_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_cor/v3_2_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_cor/v3_2_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_cor/v3_2_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_cor/v3_2_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_cor/v3_2_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_cor/v3_2_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_cor/v3_2_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_cor/v3_2_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_cor/v3_3_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_cor/v3_3_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_cor/v3_3_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_cor/v3_3_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_cor/v3_3_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_cor/v3_3_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_cor/v3_3_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_cor/v3_3_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_cor/v3_3_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_cor/v3_3_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_cor/v3_3_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_cor/v3_3_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_cor/v3_4_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_cor/v3_4_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_cor/v3_4_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_cor/v3_4_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_cor/v3_4_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_cor/v3_4_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_cor/v3_4_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_cor/v3_4_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_cor/v3_4_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_cor/v3_4_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_cor/v3_4_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_cor/v3_4_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_cor/v3_5_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_cor/v3_5_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_cor/v3_5_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_cor/v3_5_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_cor/v3_5_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_cor/v3_5_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_cor/v3_5_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_cor/v3_5_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_cor/v3_5_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_cor/v3_5_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_cor/v3_5_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_cor/v3_5_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'test_cor' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port ctrl.
INFO: [RTGEN 206-104] Estimated max fanout for 'test_cor' is 6672 from HDL expression: (1'b1 == ap_CS_fsm_state8)
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_12_no_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_cor'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 8.18 seconds. CPU system time: 0.3 seconds. Elapsed time: 9.08 seconds; current allocated memory: 968.180 MB.
INFO: [RTMG 210-278] Implementing memory 'test_cor_v5_RAM_T2P_BRAM_1R1W_ram (RAM_T2P_BRAM)' using block RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 6.81 seconds. CPU system time: 0.15 seconds. Elapsed time: 7.49 seconds; current allocated memory: 968.180 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 9.81 seconds. CPU system time: 0.07 seconds. Elapsed time: 10.02 seconds; current allocated memory: 968.180 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for test_cor.
INFO: [VLOG 209-307] Generating Verilog RTL for test_cor.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 319.17 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 258.69 seconds. CPU system time: 3.96 seconds. Elapsed time: 266.35 seconds; current allocated memory: 512.000 MB.
INFO: [HLS 200-1510] Running: export_design -flow impl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2022.1.2 (64-bit)
  **** SW Build 3605665 on Fri Aug  5 22:52:02 MDT 2022
  **** IP Build 3603185 on Sat Aug  6 04:07:44 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/xilinx/2022.1/Vivado/2022.1/data/ip'.
WARNING: [IP_Flow 19-4832] The IP name 'test_cor_faddfsub_32ns_32ns_32_7_full_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'test_cor_faddfsub_32ns_32ns_32_7_full_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'test_cor_faddfsub_32ns_32ns_32_7_full_dsp_1_ip'...
WARNING: [IP_Flow 19-4832] The IP name 'test_cor_fdiv_32ns_32ns_32_12_no_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'test_cor_fdiv_32ns_32ns_32_12_no_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'test_cor_fdiv_32ns_32ns_32_12_no_dsp_1_ip'...
WARNING: [IP_Flow 19-4832] The IP name 'test_cor_fmul_32ns_32ns_32_4_max_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'test_cor_fmul_32ns_32ns_32_4_max_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'test_cor_fmul_32ns_32ns_32_4_max_dsp_1_ip'...
WARNING: [IP_Flow 19-4832] The IP name 'test_cor_fsqrt_32ns_32ns_32_12_no_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'test_cor_fsqrt_32ns_32ns_32_12_no_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'test_cor_fsqrt_32ns_32ns_32_12_no_dsp_1_ip'...
WARNING: [IP_Flow 19-4832] The IP name 'test_cor_fsub_32ns_32ns_32_7_full_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'test_cor_fsub_32ns_32ns_32_7_full_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'test_cor_fsub_32ns_32ns_32_7_full_dsp_1_ip'...
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/xilinx/2022.1/Vivado/2022.1/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Wed Nov 15 13:43:25 2023...
INFO: [IMPL 213-8] Starting RTL evaluation using Vivado ...

****** Vivado v2022.1.2 (64-bit)
  **** SW Build 3605665 on Fri Aug  5 22:52:02 MDT 2022
  **** IP Build 3603185 on Sat Aug  6 04:07:44 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source run_vivado.tcl
# source ./settings.tcl
## set top_module test_cor
## set language verilog
## set family virtexuplushbm
## set device xcu280
## set package -fsvh2892
## set speed -2L-e
## set clock ap_clk
## set fsm_ext "off"
## set add_io_buffers false ;
# source -notrace ./extraction.tcl
# set vivado_proj_name project
# set vivado_proj_dir .
# set target_device "${device}${package}${speed}"
# set target_clk_period_ns "3.330"
# set target_clk_freq_hz [expr {floor(1000 / $target_clk_period_ns) * 1000000}]
# set ip_vlnv xilinx.com:hls:test_cor:1.0
# set ip_repo_path ../ip
# set bd_design_name bd_0
# set bd_inst_name hls_inst
# set bd_props {}
# set has_synth true
# set synth_design_args {-directive sdx_optimization_effort_high}
# set synth_dcp ""
# set synth_props {}
# set has_impl 1
# set impl_props {}
# set report_options [dict create]
# dict set report_options report_level 2
# dict set report_options report_max_paths 10
# dict set report_options stdout_hls_reports 1
# dict set report_options stdout_vivado_reports 0
# dict set report_options hls_project output_100.prj
# dict set report_options hls_solution solution1
# dict set report_options has_synth $has_synth
# dict set report_options has_impl $has_impl
# dict set report_options vivado_reportbasename $top_module
# dict set report_options vivado_reportdir ./report
# dict set report_options hls_impl_dir ..
# dict set report_options hls_reportdir ../report/$language
# dict set report_options target_clk_period $target_clk_period_ns
# dict set report_options target_device $target_device
# dict set report_options language $language
# dict set report_options clock_name $clock
# dict set report_options error_if_impl_timing_fails false
# dict set report_options bindmodules {test_cor_fsqrt_32ns_32ns_32_12_no_dsp_1 test_cor_urem_9ns_5ns_9_13_1 test_cor_mux_109_32_1_1 test_cor_mul_mul_9ns_10ns_19_4_1 test_cor_urem_64s_5ns_64_68_1 test_cor_mul_64ns_66ns_129_5_1 test_cor_mux_134_32_1_1 test_cor_mux_73_32_1_1 test_cor_mux_1264_32_1_1 test_cor_flow_control_loop_pipe_sequential_init test_cor_faddfsub_32ns_32ns_32_7_full_dsp_1 test_cor_fdiv_32ns_32ns_32_12_no_dsp_1 test_cor_fsub_32ns_32ns_32_7_full_dsp_1 test_cor_fmul_32ns_32ns_32_4_max_dsp_1 test_cor_v5_RAM_T2P_BRAM_1R1W test_cor_ctrl_s_axi}
# dict set report_options max_module_depth 6
# create_project $vivado_proj_name $vivado_proj_dir -part $target_device -force
# set_property target_language $language [current_project]
# if { ![file exists $ip_repo_path] } {
#   error "Cannot find packaged HLS IP"
# }
# set_property ip_repo_paths [file normalize $ip_repo_path] [current_project]
# update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/work/shared/users/phd/nz264/pldi/polybench/scalehls/correlation/config_1/output_100.prj/solution1/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/xilinx/2022.1/Vivado/2022.1/data/ip'.
# create_bd_design $bd_design_name
Wrote  : </work/shared/users/phd/nz264/pldi/polybench/scalehls/correlation/config_1/output_100.prj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/bd_0.bd> 
# set cell_inst [create_bd_cell -type ip -vlnv $ip_vlnv $bd_inst_name]
# if { [llength $bd_props] } { 
#   set_property -dict $bd_props $cell_inst 
# }
# make_bd_pins_external $cell_inst
# make_bd_intf_pins_external $cell_inst
# set bd_clk_ports [get_bd_ports -filter {TYPE==clk}]
# if { [llength $bd_clk_ports] && $target_clk_freq_hz ne "" } { 
#   set_property CONFIG.FREQ_HZ $target_clk_freq_hz $bd_clk_ports 
# }
# foreach bd_port [get_bd_intf_ports] {
#   set_property name [regsub {_0$} [get_property name $bd_port] {}] $bd_port
# }
# foreach bd_port [get_bd_ports -filter {INTF!=TRUE}] {
#   set_property name [regsub {_0$} [get_property name $bd_port] {}] $bd_port
# }
# set s_axi_addr_width_min 32
# foreach bd_port [get_bd_intf_ports -filter {MODE == "Slave" && VLNV =~ "xilinx.com:interface:aximm_rtl:*"}] {
#   set bd_port_addr_width [get_property CONFIG.ADDR_WIDTH $bd_port]
#   if { $bd_port_addr_width < $s_axi_addr_width_min } {
#     puts "INFO: Updating $bd_port CONFIG.ADDR_WIDTH to $s_axi_addr_width_min"
#     set_property CONFIG.ADDR_WIDTH $s_axi_addr_width_min $bd_port
#   }
# }
INFO: Updating /s_axi_ctrl CONFIG.ADDR_WIDTH to 32
# set_msg_config -id {[BD 41-1265]} -severity {CRITICAL WARNING} -new_severity {INFO}
# assign_bd_address
Slave segment '/hls_inst/s_axi_ctrl/Reg' is being assigned into address space '/s_axi_ctrl' at <0x0000_0000 [ 64K ]>.
Wrote  : </work/shared/users/phd/nz264/pldi/polybench/scalehls/correlation/config_1/output_100.prj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/bd_0.bd> 
Verilog Output written to : /work/shared/users/phd/nz264/pldi/polybench/scalehls/correlation/config_1/output_100.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.v
Verilog Output written to : /work/shared/users/phd/nz264/pldi/polybench/scalehls/correlation/config_1/output_100.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/sim/bd_0.v
Verilog Output written to : /work/shared/users/phd/nz264/pldi/polybench/scalehls/correlation/config_1/output_100.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/hdl/bd_0_wrapper.v
# set toprtl [make_wrapper -files [get_files ${bd_design_name}.bd] -top]
# add_files -norecurse $toprtl
# set top_inst_name [file root [file tail $toprtl]]
# puts "Using BD top: $top_inst_name"
Using BD top: bd_0_wrapper
# set xdc_files [glob -nocomplain ./*.xdc]
# if { [llength $xdc_files] } {
#     add_files -fileset constrs_1 -norecurse $xdc_files
# }
# launch_runs synth_1 -scripts_only
INFO: [BD 41-1662] The design 'bd_0.bd' is already validated. Therefore parameter propagation will not be re-run.
Verilog Output written to : /work/shared/users/phd/nz264/pldi/polybench/scalehls/correlation/config_1/output_100.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.v
Verilog Output written to : /work/shared/users/phd/nz264/pldi/polybench/scalehls/correlation/config_1/output_100.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/sim/bd_0.v
Verilog Output written to : /work/shared/users/phd/nz264/pldi/polybench/scalehls/correlation/config_1/output_100.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/hdl/bd_0_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block hls_inst .
Exporting to file /work/shared/users/phd/nz264/pldi/polybench/scalehls/correlation/config_1/output_100.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/hw_handoff/bd_0.hwh
Generated Hardware Definition File /work/shared/users/phd/nz264/pldi/polybench/scalehls/correlation/config_1/output_100.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.hwdef
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
launch_runs: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 3136.633 ; gain = 72.027 ; free physical = 175562 ; free virtual = 673633
# foreach run [get_runs -filter {IS_SYNTHESIS == 1}] {
#   reset_run [get_runs $run]
# }
# set_property XPM_LIBRARIES {XPM_MEMORY XPM_FIFO} [current_project]
# hls_vivado_reports_setup $report_options
TIMESTAMP: HLS-REPORT: initialize report directories: 2023-11-15 13:44:04 EST
# if { $has_synth || $has_impl } {
#   # synth properties setting
#   set_property -name {STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS} -value {-mode out_of_context} -objects [get_runs synth_1]
#   set ip_inst [get_ips -quiet ${bd_design_name}*${bd_inst_name}*]
#   if { ![llength $ip_inst] } {
#       error "Cannot find HLS IP instance: ${bd_design_name}*${bd_inst_name}*"
#   }
#   set synth_run [get_runs -filter {IS_SYNTHESIS == 1} ${ip_inst}*]
#   if { ![llength $synth_run] } {
#       error "Cannot find synth run for HLS IP: ${ip_inst}*"
#   }
# 
#   if { [llength $synth_design_args] } {
#       set_property -name {STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS} -value $synth_design_args -objects $synth_run
#   }
# 
#   if { [llength $synth_props] } {
#     set_property -dict $synth_props $synth_run
#   }
# 
#   # launch run synth
#   launch_runs synth_1
#   wait_on_run synth_1
#   # synth reports
#   hls_vivado_reports_synth synth_1 $report_options
#   if { $synth_dcp ne "" } {
#     file mkdir [file dirname $synth_dcp]
#     set run_dcp [glob -nocomplain [get_property DIRECTORY $synth_run]/*.dcp]
#     if { [llength $run_dcp] != 1 } { error "Cannot find single dcp file for run $synth_run" }
#     file copy -force $run_dcp $synth_dcp
#   }
# }
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
[Wed Nov 15 13:44:04 2023] Launched bd_0_hls_inst_0_synth_1...
Run output will be captured here: /work/shared/users/phd/nz264/pldi/polybench/scalehls/correlation/config_1/output_100.prj/solution1/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/runme.log
[Wed Nov 15 13:44:04 2023] Launched synth_1...
Run output will be captured here: /work/shared/users/phd/nz264/pldi/polybench/scalehls/correlation/config_1/output_100.prj/solution1/impl/verilog/project.runs/synth_1/runme.log
[Wed Nov 15 13:44:04 2023] Waiting for synth_1 to finish...

*** Running vivado
    with args -log bd_0_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source bd_0_wrapper.tcl


****** Vivado v2022.1.2 (64-bit)
  **** SW Build 3605665 on Fri Aug  5 22:52:02 MDT 2022
  **** IP Build 3603185 on Sat Aug  6 04:07:44 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source bd_0_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/work/shared/users/phd/nz264/pldi/polybench/scalehls/correlation/config_1/output_100.prj/solution1/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/xilinx/2022.1/Vivado/2022.1/data/ip'.
Command: synth_design -top bd_0_wrapper -part xcu280-fsvh2892-2L-e -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcu280'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcu280'
INFO: [Device 21-403] Loading part xcu280-fsvh2892-2L-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 259523
WARNING: [Synth 8-9501] generate block is allowed only inside loop and conditional generate in SystemVerilog mode [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:4023]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 3757.082 ; gain = 337.781 ; free physical = 166128 ; free virtual = 664490
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'bd_0_wrapper' [/work/shared/users/phd/nz264/pldi/polybench/scalehls/correlation/config_1/output_100.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/hdl/bd_0_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'bd_0' [/work/shared/users/phd/nz264/pldi/polybench/scalehls/correlation/config_1/output_100.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.v:12]
INFO: [Synth 8-6157] synthesizing module 'bd_0_hls_inst_0' [/work/shared/users/phd/nz264/pldi/polybench/scalehls/correlation/config_1/output_100.prj/solution1/impl/verilog/project.runs/synth_1/.Xil/Vivado-259295-zhang-24.ece.cornell.edu/realtime/bd_0_hls_inst_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'bd_0_hls_inst_0' (0#1) [/work/shared/users/phd/nz264/pldi/polybench/scalehls/correlation/config_1/output_100.prj/solution1/impl/verilog/project.runs/synth_1/.Xil/Vivado-259295-zhang-24.ece.cornell.edu/realtime/bd_0_hls_inst_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'bd_0' (0#1) [/work/shared/users/phd/nz264/pldi/polybench/scalehls/correlation/config_1/output_100.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.v:12]
INFO: [Synth 8-6155] done synthesizing module 'bd_0_wrapper' (0#1) [/work/shared/users/phd/nz264/pldi/polybench/scalehls/correlation/config_1/output_100.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/hdl/bd_0_wrapper.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3832.004 ; gain = 412.703 ; free physical = 167221 ; free virtual = 665583
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3849.805 ; gain = 430.504 ; free physical = 167223 ; free virtual = 665585
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3849.805 ; gain = 430.504 ; free physical = 167223 ; free virtual = 665585
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3849.809 ; gain = 0.000 ; free physical = 167217 ; free virtual = 665580
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/work/shared/users/phd/nz264/pldi/polybench/scalehls/correlation/config_1/output_100.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0/bd_0_hls_inst_0_in_context.xdc] for cell 'bd_0_i/hls_inst'
Finished Parsing XDC File [/work/shared/users/phd/nz264/pldi/polybench/scalehls/correlation/config_1/output_100.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0/bd_0_hls_inst_0_in_context.xdc] for cell 'bd_0_i/hls_inst'
Parsing XDC File [/work/shared/users/phd/nz264/pldi/polybench/scalehls/correlation/config_1/output_100.prj/solution1/impl/verilog/test_cor.xdc]
Finished Parsing XDC File [/work/shared/users/phd/nz264/pldi/polybench/scalehls/correlation/config_1/output_100.prj/solution1/impl/verilog/test_cor.xdc]
Parsing XDC File [/work/shared/users/phd/nz264/pldi/polybench/scalehls/correlation/config_1/output_100.prj/solution1/impl/verilog/project.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/work/shared/users/phd/nz264/pldi/polybench/scalehls/correlation/config_1/output_100.prj/solution1/impl/verilog/project.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3947.500 ; gain = 0.000 ; free physical = 167078 ; free virtual = 665441
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.11 . Memory (MB): peak = 3947.500 ; gain = 0.000 ; free physical = 167085 ; free virtual = 665448
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 3947.500 ; gain = 528.199 ; free physical = 167202 ; free virtual = 665565
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcu280-fsvh2892-2L-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 3947.500 ; gain = 528.199 ; free physical = 167202 ; free virtual = 665565
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for bd_0_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for bd_0_i/hls_inst. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 3947.500 ; gain = 528.199 ; free physical = 167203 ; free virtual = 665566
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 3947.500 ; gain = 528.199 ; free physical = 167206 ; free virtual = 665570
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 9024 (col length:94)
BRAMs: 4032 (col length: RAMB18 288 RAMB36 144)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 3947.500 ; gain = 528.199 ; free physical = 167191 ; free virtual = 665560
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:31 . Memory (MB): peak = 4254.785 ; gain = 835.484 ; free physical = 166674 ; free virtual = 665043
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:31 . Memory (MB): peak = 4256.785 ; gain = 837.484 ; free physical = 166671 ; free virtual = 665040
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:25 ; elapsed = 00:00:31 . Memory (MB): peak = 4276.824 ; gain = 857.523 ; free physical = 166669 ; free virtual = 665038
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:29 ; elapsed = 00:00:34 . Memory (MB): peak = 4282.766 ; gain = 863.465 ; free physical = 166671 ; free virtual = 665040
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:29 ; elapsed = 00:00:34 . Memory (MB): peak = 4282.766 ; gain = 863.465 ; free physical = 166671 ; free virtual = 665040
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:29 ; elapsed = 00:00:34 . Memory (MB): peak = 4282.766 ; gain = 863.465 ; free physical = 166671 ; free virtual = 665040
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:29 ; elapsed = 00:00:34 . Memory (MB): peak = 4282.766 ; gain = 863.465 ; free physical = 166671 ; free virtual = 665040
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:29 ; elapsed = 00:00:34 . Memory (MB): peak = 4282.766 ; gain = 863.465 ; free physical = 166671 ; free virtual = 665040
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:29 ; elapsed = 00:00:34 . Memory (MB): peak = 4282.766 ; gain = 863.465 ; free physical = 166671 ; free virtual = 665040
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+----------------+----------+
|      |BlackBox name   |Instances |
+------+----------------+----------+
|1     |bd_0_hls_inst_0 |         1|
+------+----------------+----------+

Report Cell Usage: 
+------+--------------+------+
|      |Cell          |Count |
+------+--------------+------+
|1     |bd_0_hls_inst |     1|
+------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:29 ; elapsed = 00:00:34 . Memory (MB): peak = 4282.766 ; gain = 863.465 ; free physical = 166671 ; free virtual = 665040
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:23 ; elapsed = 00:00:28 . Memory (MB): peak = 4282.766 ; gain = 765.770 ; free physical = 166707 ; free virtual = 665076
Synthesis Optimization Complete : Time (s): cpu = 00:00:29 ; elapsed = 00:00:34 . Memory (MB): peak = 4282.770 ; gain = 863.465 ; free physical = 166707 ; free virtual = 665076
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4282.770 ; gain = 0.000 ; free physical = 166798 ; free virtual = 665167
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4369.363 ; gain = 0.000 ; free physical = 166687 ; free virtual = 665056
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 11ac8701
INFO: [Common 17-83] Releasing license: Synthesis
22 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:42 ; elapsed = 00:00:47 . Memory (MB): peak = 4369.363 ; gain = 1371.398 ; free physical = 166897 ; free virtual = 665266
INFO: [Common 17-1381] The checkpoint '/work/shared/users/phd/nz264/pldi/polybench/scalehls/correlation/config_1/output_100.prj/solution1/impl/verilog/project.runs/synth_1/bd_0_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file bd_0_wrapper_utilization_synth.rpt -pb bd_0_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Nov 15 13:53:37 2023...
[Wed Nov 15 13:53:48 2023] synth_1 finished
wait_on_runs: Time (s): cpu = 00:09:12 ; elapsed = 00:09:44 . Memory (MB): peak = 3136.633 ; gain = 0.000 ; free physical = 169517 ; free virtual = 667880
TIMESTAMP: HLS-REPORT: synthesis open_run: 2023-11-15 13:53:49 EST
INFO: HLS-REPORT: Opening synthesis design database: open_run synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xcu280-fsvh2892-2L-e
INFO: [Device 21-403] Loading part xcu280-fsvh2892-2L-e
INFO: [Project 1-454] Reading design checkpoint '/work/shared/users/phd/nz264/pldi/polybench/scalehls/correlation/config_1/output_100.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0.dcp' for cell 'bd_0_i/hls_inst'
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 3750.855 ; gain = 0.000 ; free physical = 168207 ; free virtual = 666570
INFO: [Netlist 29-17] Analyzing 4271 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.1.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/work/shared/users/phd/nz264/pldi/polybench/scalehls/correlation/config_1/output_100.prj/solution1/impl/verilog/test_cor.xdc]
Finished Parsing XDC File [/work/shared/users/phd/nz264/pldi/polybench/scalehls/correlation/config_1/output_100.prj/solution1/impl/verilog/test_cor.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4029.555 ; gain = 0.000 ; free physical = 167963 ; free virtual = 666325
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 105 instances were transformed.
  DSP48E1 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 78 instances
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 27 instances

open_run: Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 4029.555 ; gain = 892.922 ; free physical = 167963 ; free virtual = 666325
TIMESTAMP: HLS-REPORT: synthesis generate_reports_vivado: 2023-11-15 13:54:23 EST
INFO: HLS-REPORT: Running report: report_utilization -file ./report/test_cor_utilization_synth.rpt
INFO: HLS-REPORT: Running report: report_utilization -hierarchical -hierarchical_depth 6 -file ./report/test_cor_utilization_hierarchical_synth.rpt
INFO: HLS-REPORT: Running report: report_timing_summary -file ./report/test_cor_timing_synth.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2L, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
report_timing_summary: Time (s): cpu = 00:01:14 ; elapsed = 00:00:46 . Memory (MB): peak = 5711.047 ; gain = 1681.492 ; free physical = 166590 ; free virtual = 664953
INFO: HLS-REPORT: Running report: report_timing -max_paths 10 -file ./report/test_cor_timing_paths_synth.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2L, Temperature grade: E, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 10 -nworst 1 -delay_type max -sort_by slack.
INFO: HLS-REPORT: Running report: report_design_analysis -file ./report/test_cor_design_analysis_synth.rpt
INFO: [Implflow 30-839]  
INFO: HLS-REPORT: Running report: ::tclapp::xilinx::designutils::report_failfast -detailed_report synth -file ./report/test_cor_failfast_synth.rpt
 -I- design metrics completed in 3 seconds
 -I- DONT_TOUCH metric completed in 1 seconds
 -I- MARK_DEBUG metric completed in 1 seconds
 -I- utilization metrics completed in 3 seconds
 -I- control set metrics completed in 0 seconds
 -I- methodology check metrics completed in 6 seconds
 -I- average fanout metrics completed in 8 seconds (4 modules)
 -I- Generated file /work/shared/users/phd/nz264/pldi/polybench/scalehls/correlation/config_1/output_100.prj/solution1/impl/verilog/report/synth.AVGFO.rpt
 -I- non-FD high fanout nets completed in 5 seconds
 -I- path budgeting metrics completed in 6 seconds
#  +-----------------------------------------------------------------------------------------+
#  | Design Summary                                                                          |
#  | design_1                                                                                |
#  | xcu280-fsvh2892-2L-e                                                                    |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | Criteria                                                  | Guideline | Actual | Status |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | LUT                                                       | 70%       | 4.28%  | OK     |
#  | FD                                                        | 50%       | 1.61%  | OK     |
#  | LUTRAM+SRL                                                | 25%       | 0.77%  | OK     |
#  | CARRY8                                                    | 25%       | 2.21%  | OK     |
#  | MUXF7                                                     | 15%       | 0.09%  | OK     |
#  | DSP                                                       | 80%       | 1.16%  | OK     |
#  | RAMB/FIFO                                                 | 80%       | 3.17%  | OK     |
#  | URAM                                                      | 80%       | 0.00%  | OK     |
#  | DSP+RAMB+URAM (Avg)                                       | 70%       | 2.17%  | OK     |
#  | BUFGCE* + BUFGCTRL                                        | 24        | 0      | OK     |
#  | DONT_TOUCH (cells/nets)                                   | 0         | 0      | OK     |
#  | MARK_DEBUG (nets)                                         | 0         | 0      | OK     |
#  | Control Sets                                              | 24444     | 297    | OK     |
#  | Average Fanout for modules > 100k cells                   | 4         | 2.49   | OK     |
#  | Non-FD high fanout nets > 10k loads                       | 0         | 0      | OK     |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | TIMING-6 (No common primary clock between related clocks) | 0         | 0      | OK     |
#  | TIMING-7 (No common node between related clocks)          | 0         | 0      | OK     |
#  | TIMING-8 (No common period between related clocks)        | 0         | 0      | OK     |
#  | TIMING-14 (LUT on the clock tree)                         | 0         | 0      | OK     |
#  | TIMING-35 (No common node in paths with the same clock)   | 0         | 0      | OK     |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | Number of paths above max LUT budgeting (0.300ns)         | 0         | 0      | OK     |
#  | Number of paths above max Net budgeting (0.208ns)         | 0         | 0      | OK     |
#  +-----------------------------------------------------------+-----------+--------+--------+
 -I- Generated file /work/shared/users/phd/nz264/pldi/polybench/scalehls/correlation/config_1/output_100.prj/solution1/impl/verilog/report/test_cor_failfast_synth.rpt
 -I- Number of criteria to review: 0
 -I- This report should be run before placing the design and uses conservative guidelines beyond which runtime and timing closure will likely be more challenging
 -I- report_failfast completed in 33 seconds
TIMESTAMP: HLS-REPORT: synthesis gen_data_dict_vivado: 2023-11-15 13:55:47 EST
TIMESTAMP: HLS-REPORT: synth extract_util_hier: 2023-11-15 13:55:47 EST
TIMESTAMP: HLS-REPORT: synth get_cell_hier_data: 2023-11-15 13:55:47 EST
TIMESTAMP: HLS-REPORT: synth get_timing_paths: 2023-11-15 13:55:48 EST
TIMESTAMP: HLS-REPORT: synth process timing paths: 2023-11-15 13:55:48 EST
TIMESTAMP: HLS-REPORT: synth get_all_vv_rpt_files: 2023-11-15 13:55:48 EST
TIMESTAMP: HLS-REPORT: synthesis write_reports_vivado: 2023-11-15 13:55:48 EST
HLS EXTRACTION: synth area_totals:  0 1303680 2607360 9024 4032 0 960
HLS EXTRACTION: synth area_current: 0 55802 41857 105 128 0 4635 0 0 0
HLS EXTRACTION: synth resources_dict: AVAIL_LUT 1303680 LUT 55802 AVAIL_FF 2607360 FF 41857 AVAIL_DSP 9024 DSP 105 AVAIL_BRAM 4032 BRAM 128 AVAIL_URAM 960 URAM 0 LATCH 0 SRL 4635 AVAIL_CLB 0 CLB 0
INFO: HLS-REPORT: generated /work/shared/users/phd/nz264/pldi/polybench/scalehls/correlation/config_1/output_100.prj/solution1/impl/verilog/report/vivado_syn.xml
INFO: HLS-REPORT: generated /work/shared/users/phd/nz264/pldi/polybench/scalehls/correlation/config_1/output_100.prj/solution1/impl/report/verilog/test_cor_export.rpt


Implementation tool: Xilinx Vivado v.2022.1.2
Project:             output_100.prj
Solution:            solution1
Device target:       xcu280-fsvh2892-2L-e
Report date:         Wed Nov 15 13:55:48 EST 2023

#=== Post-Synthesis Resource usage ===
SLICE:            0
LUT:          55802
FF:           41857
DSP:            105
BRAM:           128
URAM:             0
LATCH:            0
SRL:           4635
CLB:              0

#=== Final timing ===
CP required:                     3.330
CP achieved post-synthesis:      2.430
Timing met

TIMESTAMP: HLS-REPORT: synthesis end: 2023-11-15 13:55:48 EST
# if { $has_impl } {
#   # launch run impl
#   if { [llength $impl_props] } {
#     set_property -dict $impl_props [get_runs impl_1]
#   }
#   launch_runs impl_1
#   wait_on_run impl_1
#   # impl reports
#   hls_vivado_reports_impl impl_1 $report_options
# }
INFO: [Timing 38-480] Writing timing data to binary archive.
WARNING: [Common 17-210] 'write_hwdef' is deprecated.
[Wed Nov 15 13:56:01 2023] Launched impl_1...
Run output will be captured here: /work/shared/users/phd/nz264/pldi/polybench/scalehls/correlation/config_1/output_100.prj/solution1/impl/verilog/project.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:18 ; elapsed = 00:00:13 . Memory (MB): peak = 6863.211 ; gain = 48.023 ; free physical = 166118 ; free virtual = 664481
[Wed Nov 15 13:56:01 2023] Waiting for impl_1 to finish...

*** Running vivado
    with args -log bd_0_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source bd_0_wrapper.tcl -notrace


****** Vivado v2022.1.2 (64-bit)
  **** SW Build 3605665 on Fri Aug  5 22:52:02 MDT 2022
  **** IP Build 3603185 on Sat Aug  6 04:07:44 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source bd_0_wrapper.tcl -notrace
Command: open_checkpoint /work/shared/users/phd/nz264/pldi/polybench/scalehls/correlation/config_1/output_100.prj/solution1/impl/verilog/project.runs/impl_1/bd_0_wrapper.dcp
INFO: [Device 21-403] Loading part xcu280-fsvh2892-2L-e
Netlist sorting complete. Time (s): cpu = 00:00:00.94 ; elapsed = 00:00:00.94 . Memory (MB): peak = 3574.000 ; gain = 0.000 ; free physical = 164023 ; free virtual = 662415
INFO: [Netlist 29-17] Analyzing 4271 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.1.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4360.238 ; gain = 0.000 ; free physical = 163359 ; free virtual = 661751
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 105 instances were transformed.
  DSP48E1 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 78 instances
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 27 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2022.1.2 (64-bit) build 3605665
open_checkpoint: Time (s): cpu = 00:00:31 ; elapsed = 00:00:35 . Memory (MB): peak = 4360.238 ; gain = 1351.395 ; free physical = 163359 ; free virtual = 661751
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/work/shared/users/phd/nz264/pldi/polybench/scalehls/correlation/config_1/output_100.prj/solution1/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/xilinx/2022.1/Vivado/2022.1/data/ip'.
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xcu280'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcu280'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 4427.234 ; gain = 66.996 ; free physical = 163343 ; free virtual = 661735

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 1652ad818

Time (s): cpu = 00:00:00.44 ; elapsed = 00:00:00.24 . Memory (MB): peak = 4427.234 ; gain = 0.000 ; free physical = 163343 ; free virtual = 661735

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 6 inverter(s) to 2155 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 38f2a947

Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 4630.367 ; gain = 24.016 ; free physical = 163278 ; free virtual = 661670
INFO: [Opt 31-389] Phase Retarget created 72 cells and removed 102 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: e359c8e1

Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 4630.367 ; gain = 24.016 ; free physical = 163279 ; free virtual = 661672
INFO: [Opt 31-389] Phase Constant propagation created 714 cells and removed 1354 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 31575e6f

Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 4630.367 ; gain = 24.016 ; free physical = 163274 ; free virtual = 661666
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 656 cells

Phase 4 BUFG optimization
INFO: [Opt 31-1077] Phase BUFG optimization inserted 0 global clock buffer(s) for CLOCK_LOW_FANOUT.
Phase 4 BUFG optimization | Checksum: 31575e6f

Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 4662.383 ; gain = 56.031 ; free physical = 163276 ; free virtual = 661668
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: c6fdbece

Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 4662.383 ; gain = 56.031 ; free physical = 163276 ; free virtual = 661668
INFO: [Opt 31-389] Phase Shift Register Optimization created 1 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: c6fdbece

Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 4662.383 ; gain = 56.031 ; free physical = 163276 ; free virtual = 661668
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              72  |             102  |                                              0  |
|  Constant propagation         |             714  |            1354  |                                              0  |
|  Sweep                        |               0  |             656  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               1  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.17 . Memory (MB): peak = 4662.383 ; gain = 0.000 ; free physical = 163265 ; free virtual = 661657
Ending Logic Optimization Task | Checksum: 87cb8583

Time (s): cpu = 00:00:17 ; elapsed = 00:00:11 . Memory (MB): peak = 4662.383 ; gain = 56.031 ; free physical = 163265 ; free virtual = 661657

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 128 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 256
Ending PowerOpt Patch Enables Task | Checksum: 87cb8583

Time (s): cpu = 00:00:00.59 ; elapsed = 00:00:00.65 . Memory (MB): peak = 5443.750 ; gain = 0.000 ; free physical = 162907 ; free virtual = 661299
Ending Power Optimization Task | Checksum: 87cb8583

Time (s): cpu = 00:00:55 ; elapsed = 00:00:23 . Memory (MB): peak = 5443.750 ; gain = 781.367 ; free physical = 162998 ; free virtual = 661390

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 87cb8583

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 5443.750 ; gain = 0.000 ; free physical = 162997 ; free virtual = 661389

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 5443.750 ; gain = 0.000 ; free physical = 162995 ; free virtual = 661387
Ending Netlist Obfuscation Task | Checksum: 87cb8583

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 5443.750 ; gain = 0.000 ; free physical = 162994 ; free virtual = 661386
INFO: [Common 17-83] Releasing license: Implementation
36 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:01:18 ; elapsed = 00:00:39 . Memory (MB): peak = 5443.750 ; gain = 1083.512 ; free physical = 162993 ; free virtual = 661385
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
INFO: [Common 17-1381] The checkpoint '/work/shared/users/phd/nz264/pldi/polybench/scalehls/correlation/config_1/output_100.prj/solution1/impl/verilog/project.runs/impl_1/bd_0_wrapper_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:36 ; elapsed = 00:00:16 . Memory (MB): peak = 5443.750 ; gain = 0.000 ; free physical = 162878 ; free virtual = 661270
INFO: [runtcl-4] Executing : report_drc -file bd_0_wrapper_drc_opted.rpt -pb bd_0_wrapper_drc_opted.pb -rpx bd_0_wrapper_drc_opted.rpx
Command: report_drc -file bd_0_wrapper_drc_opted.rpt -pb bd_0_wrapper_drc_opted.pb -rpx bd_0_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /work/shared/users/phd/nz264/pldi/polybench/scalehls/correlation/config_1/output_100.prj/solution1/impl/verilog/project.runs/impl_1/bd_0_wrapper_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:52 ; elapsed = 00:00:31 . Memory (MB): peak = 5974.062 ; gain = 530.312 ; free physical = 162097 ; free virtual = 660490
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xcu280'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcu280'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 5974.062 ; gain = 0.000 ; free physical = 162091 ; free virtual = 660484
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 0f64bdaa

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.1 . Memory (MB): peak = 5974.062 ; gain = 0.000 ; free physical = 162091 ; free virtual = 660484
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 5974.062 ; gain = 0.000 ; free physical = 162091 ; free virtual = 660484

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: dcb35fa4

Time (s): cpu = 00:00:12 ; elapsed = 00:00:05 . Memory (MB): peak = 5974.062 ; gain = 0.000 ; free physical = 162110 ; free virtual = 660503

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1d2af03e3

Time (s): cpu = 00:00:51 ; elapsed = 00:00:21 . Memory (MB): peak = 6467.758 ; gain = 493.695 ; free physical = 161884 ; free virtual = 660277

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1d2af03e3

Time (s): cpu = 00:00:51 ; elapsed = 00:00:21 . Memory (MB): peak = 6467.758 ; gain = 493.695 ; free physical = 161883 ; free virtual = 660276
Phase 1 Placer Initialization | Checksum: 1d2af03e3

Time (s): cpu = 00:00:51 ; elapsed = 00:00:21 . Memory (MB): peak = 6467.758 ; gain = 493.695 ; free physical = 161860 ; free virtual = 660253

Phase 2 Global Placement

Phase 2.1 Floorplanning

Phase 2.1.1 Partition Driven Placement

Phase 2.1.1.1 PBP: Partition Driven Placement
Phase 2.1.1.1 PBP: Partition Driven Placement | Checksum: 164131da5

Time (s): cpu = 00:02:03 ; elapsed = 00:00:51 . Memory (MB): peak = 6467.758 ; gain = 493.695 ; free physical = 161793 ; free virtual = 660186

Phase 2.1.1.2 PBP: Clock Region Placement
Phase 2.1.1.2 PBP: Clock Region Placement | Checksum: 164131da5

Time (s): cpu = 00:02:03 ; elapsed = 00:00:52 . Memory (MB): peak = 6467.758 ; gain = 493.695 ; free physical = 161792 ; free virtual = 660186

Phase 2.1.1.3 PBP: Compute Congestion
Phase 2.1.1.3 PBP: Compute Congestion | Checksum: 164131da5

Time (s): cpu = 00:02:14 ; elapsed = 00:00:57 . Memory (MB): peak = 7049.664 ; gain = 1075.602 ; free physical = 161496 ; free virtual = 659890

Phase 2.1.1.4 PBP: UpdateTiming
Phase 2.1.1.4 PBP: UpdateTiming | Checksum: 17f76a6b1

Time (s): cpu = 00:02:21 ; elapsed = 00:00:59 . Memory (MB): peak = 7081.676 ; gain = 1107.613 ; free physical = 161464 ; free virtual = 659857

Phase 2.1.1.5 PBP: Add part constraints
Phase 2.1.1.5 PBP: Add part constraints | Checksum: 17f76a6b1

Time (s): cpu = 00:02:22 ; elapsed = 00:01:00 . Memory (MB): peak = 7081.676 ; gain = 1107.613 ; free physical = 161451 ; free virtual = 659845
Phase 2.1.1 Partition Driven Placement | Checksum: 17f76a6b1

Time (s): cpu = 00:02:22 ; elapsed = 00:01:00 . Memory (MB): peak = 7081.676 ; gain = 1107.613 ; free physical = 161475 ; free virtual = 659868
Phase 2.1 Floorplanning | Checksum: 11d518161

Time (s): cpu = 00:02:22 ; elapsed = 00:01:00 . Memory (MB): peak = 7081.676 ; gain = 1107.613 ; free physical = 161476 ; free virtual = 659869

Phase 2.2 Physical Synthesis After Floorplan
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 7081.676 ; gain = 0.000 ; free physical = 161475 ; free virtual = 659868

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                         |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------
|  PSIP Post Floorplan SLR Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis After Floorplan | Checksum: 11d518161

Time (s): cpu = 00:02:22 ; elapsed = 00:01:00 . Memory (MB): peak = 7081.676 ; gain = 1107.613 ; free physical = 161477 ; free virtual = 659871

Phase 2.3 Update Timing before SLR Path Opt
Phase 2.3 Update Timing before SLR Path Opt | Checksum: 11d518161

Time (s): cpu = 00:02:22 ; elapsed = 00:01:01 . Memory (MB): peak = 7081.676 ; gain = 1107.613 ; free physical = 161477 ; free virtual = 659871

Phase 2.4 Post-Processing in Floorplanning
Phase 2.4 Post-Processing in Floorplanning | Checksum: 1daecf8d8

Time (s): cpu = 00:02:23 ; elapsed = 00:01:01 . Memory (MB): peak = 7081.676 ; gain = 1107.613 ; free physical = 161467 ; free virtual = 659861

Phase 2.5 Global Placement Core

Phase 2.5.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 89 LUTNM shape to break, 1723 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 22, two critical 67, total 89, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 852 nets or LUTs. Breaked 89 LUTs, combined 763 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-1030] Pass 1. Identified 34 candidate driver sets for equivalent driver rewiring.
INFO: [Physopt 32-661] Optimized 28 nets.  Re-placed 161 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 28 nets or cells. Created 0 new cell, deleted 1 existing cell and moved 161 existing cells
Netlist sorting complete. Time (s): cpu = 00:00:00.25 ; elapsed = 00:00:00.26 . Memory (MB): peak = 7805.859 ; gain = 0.000 ; free physical = 160549 ; free virtual = 658942
INFO: [Physopt 32-76] Pass 1. Identified 4 candidate nets for fanout optimization.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_test_cor_Pipeline_VITIS_LOOP_2176_8_VITIS_LOOP_2177_9_fu_1058/trunc_ln2179_reg_25624[3]. Replicated 21 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_test_cor_Pipeline_VITIS_LOOP_2176_8_VITIS_LOOP_2177_9_fu_1058/ap_CS_fsm_pp0_stage0. Replicated 34 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_test_cor_Pipeline_VITIS_LOOP_2176_8_VITIS_LOOP_2177_9_fu_1058/ap_CS_fsm_pp0_stage1. Replicated 12 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_test_cor_Pipeline_VITIS_LOOP_2176_8_VITIS_LOOP_2177_9_fu_1058/ap_CS_fsm_pp0_stage2. Replicated 13 times.
INFO: [Physopt 32-232] Optimized 4 nets. Created 80 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 4 nets or cells. Created 80 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.27 ; elapsed = 00:00:00.27 . Memory (MB): peak = 7805.859 ; gain = 0.000 ; free physical = 160525 ; free virtual = 658918
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 7805.859 ; gain = 0.000 ; free physical = 160495 ; free virtual = 658889
INFO: [Physopt 32-64] No nets found for fanout-optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-68] No nets found for critical-cell optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 7805.859 ; gain = 0.000 ; free physical = 160465 ; free virtual = 658859

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |           89  |            763  |                   852  |           0  |           1  |  00:00:01  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Equivalent Driver Rewiring                       |            0  |              1  |                    28  |           0  |           1  |  00:00:04  |
|  Very High Fanout                                 |           80  |              0  |                     4  |           0  |           1  |  00:00:02  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Fanout                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Cell                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |          169  |            764  |                   884  |           0  |          12  |  00:00:08  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.5.1 Physical Synthesis In Placer | Checksum: c0d6b347

Time (s): cpu = 00:07:48 ; elapsed = 00:03:37 . Memory (MB): peak = 7805.859 ; gain = 1831.797 ; free physical = 160535 ; free virtual = 658928
Phase 2.5 Global Placement Core | Checksum: 16070a34f

Time (s): cpu = 00:08:43 ; elapsed = 00:04:01 . Memory (MB): peak = 7805.859 ; gain = 1831.797 ; free physical = 160412 ; free virtual = 658806
Phase 2 Global Placement | Checksum: 16070a34f

Time (s): cpu = 00:08:43 ; elapsed = 00:04:01 . Memory (MB): peak = 7805.859 ; gain = 1831.797 ; free physical = 160430 ; free virtual = 658824

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 169873e90

Time (s): cpu = 00:09:01 ; elapsed = 00:04:08 . Memory (MB): peak = 7805.859 ; gain = 1831.797 ; free physical = 160740 ; free virtual = 659134

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: ffd4f83b

Time (s): cpu = 00:09:22 ; elapsed = 00:04:22 . Memory (MB): peak = 7805.859 ; gain = 1831.797 ; free physical = 160551 ; free virtual = 658945

Phase 3.3 Small Shape DP

Phase 3.3.1 Small Shape Clustering
Phase 3.3.1 Small Shape Clustering | Checksum: f9ac5553

Time (s): cpu = 00:09:52 ; elapsed = 00:04:32 . Memory (MB): peak = 7805.859 ; gain = 1831.797 ; free physical = 160505 ; free virtual = 658899

Phase 3.3.2 Flow Legalize Slice Clusters
Phase 3.3.2 Flow Legalize Slice Clusters | Checksum: 1476e4ff7

Time (s): cpu = 00:09:53 ; elapsed = 00:04:33 . Memory (MB): peak = 7805.859 ; gain = 1831.797 ; free physical = 160498 ; free virtual = 658891

Phase 3.3.3 Slice Area Swap

Phase 3.3.3.1 Slice Area Swap Initial
Phase 3.3.3.1 Slice Area Swap Initial | Checksum: 1ce038766

Time (s): cpu = 00:10:05 ; elapsed = 00:04:42 . Memory (MB): peak = 7805.859 ; gain = 1831.797 ; free physical = 160312 ; free virtual = 658705
Phase 3.3.3 Slice Area Swap | Checksum: 1cab4a05d

Time (s): cpu = 00:10:08 ; elapsed = 00:04:45 . Memory (MB): peak = 7805.859 ; gain = 1831.797 ; free physical = 160214 ; free virtual = 658608
Phase 3.3 Small Shape DP | Checksum: e2a472ca

Time (s): cpu = 00:10:25 ; elapsed = 00:04:50 . Memory (MB): peak = 7805.859 ; gain = 1831.797 ; free physical = 160412 ; free virtual = 658805

Phase 3.4 Re-assign LUT pins
Phase 3.4 Re-assign LUT pins | Checksum: 13a85809b

Time (s): cpu = 00:10:30 ; elapsed = 00:04:55 . Memory (MB): peak = 7805.859 ; gain = 1831.797 ; free physical = 160456 ; free virtual = 658850

Phase 3.5 Pipeline Register Optimization
Phase 3.5 Pipeline Register Optimization | Checksum: 1eb576d53

Time (s): cpu = 00:10:32 ; elapsed = 00:04:57 . Memory (MB): peak = 7805.859 ; gain = 1831.797 ; free physical = 160381 ; free virtual = 658774
Phase 3 Detail Placement | Checksum: 1eb576d53

Time (s): cpu = 00:10:33 ; elapsed = 00:04:58 . Memory (MB): peak = 7805.859 ; gain = 1831.797 ; free physical = 160390 ; free virtual = 658784

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1b403b24c

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.180 | TNS=-0.828 |
Phase 1 Physical Synthesis Initialization | Checksum: 1a88ece96

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 7805.859 ; gain = 0.000 ; free physical = 160315 ; free virtual = 658708
INFO: [Place 46-35] Processed net bd_0_i/hls_inst/inst/grp_test_cor_Pipeline_VITIS_LOOP_2176_8_VITIS_LOOP_2177_9_fu_1058/v1662_reg_317860, inserted BUFG to drive 1254 loads.
INFO: [Place 46-56] BUFG insertion identified 1 candidate nets. Inserted BUFG: 1, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 128668a72

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 7805.859 ; gain = 0.000 ; free physical = 160304 ; free virtual = 658697
Phase 4.1.1.1 BUFG Insertion | Checksum: 1ab55f1a3

Time (s): cpu = 00:11:42 ; elapsed = 00:05:23 . Memory (MB): peak = 7805.859 ; gain = 1831.797 ; free physical = 160330 ; free virtual = 658723

Phase 4.1.1.2 BUFG Replication
INFO: [Place 46-63] BUFG replication identified 0 candidate nets: Replicated nets: 0, Replicated BUFGs: 0, Replicated BUFG Driver: 0, Skipped due to Placement / Routing Conflict: 0, Skipped due to Timing: 0, Skipped due to constraints: 0
Phase 4.1.1.2 BUFG Replication | Checksum: 1ab55f1a3

Time (s): cpu = 00:11:42 ; elapsed = 00:05:24 . Memory (MB): peak = 7805.859 ; gain = 1831.797 ; free physical = 160332 ; free virtual = 658726

Phase 4.1.1.3 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.379. For the most accurate timing information please run report_timing.
Phase 4.1.1.3 Post Placement Timing Optimization | Checksum: 1d0bc122e

Time (s): cpu = 00:12:38 ; elapsed = 00:06:17 . Memory (MB): peak = 7805.859 ; gain = 1831.797 ; free physical = 159484 ; free virtual = 657878

Phase 4.1.1.4 Replication
INFO: [Place 46-19] Post Replication Timing Summary WNS=0.379. For the most accurate timing information please run report_timing.
Phase 4.1.1.4 Replication | Checksum: 1d0bc122e

Time (s): cpu = 00:12:39 ; elapsed = 00:06:18 . Memory (MB): peak = 7805.859 ; gain = 1831.797 ; free physical = 160274 ; free virtual = 658667

Time (s): cpu = 00:12:39 ; elapsed = 00:06:18 . Memory (MB): peak = 7805.859 ; gain = 1831.797 ; free physical = 160277 ; free virtual = 658671
Phase 4.1 Post Commit Optimization | Checksum: 1d0bc122e

Time (s): cpu = 00:12:40 ; elapsed = 00:06:19 . Memory (MB): peak = 7805.859 ; gain = 1831.797 ; free physical = 160245 ; free virtual = 658639
Netlist sorting complete. Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.11 . Memory (MB): peak = 7861.242 ; gain = 0.000 ; free physical = 160994 ; free virtual = 659426

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 2c8aaf3c4

Time (s): cpu = 00:13:15 ; elapsed = 00:06:47 . Memory (MB): peak = 7861.242 ; gain = 1887.180 ; free physical = 161024 ; free virtual = 659471

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
| Direction | Region Size       | Region Size       | Region Size       |
|___________|___________________|___________________|___________________|
|      North|                1x1|                4x4|                8x8|
|___________|___________________|___________________|___________________|
|      South|                1x1|                1x1|                4x4|
|___________|___________________|___________________|___________________|
|       East|                1x1|                1x1|                4x4|
|___________|___________________|___________________|___________________|
|       West|                2x2|                1x1|                4x4|
|___________|___________________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 2c8aaf3c4

Time (s): cpu = 00:13:15 ; elapsed = 00:06:48 . Memory (MB): peak = 7861.242 ; gain = 1887.180 ; free physical = 161004 ; free virtual = 659461
Phase 4.3 Placer Reporting | Checksum: 2c8aaf3c4

Time (s): cpu = 00:13:16 ; elapsed = 00:06:48 . Memory (MB): peak = 7861.242 ; gain = 1887.180 ; free physical = 160966 ; free virtual = 659432

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 7861.242 ; gain = 0.000 ; free physical = 160964 ; free virtual = 659431

Time (s): cpu = 00:13:16 ; elapsed = 00:06:48 . Memory (MB): peak = 7861.242 ; gain = 1887.180 ; free physical = 160964 ; free virtual = 659431
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 29b0240c0

Time (s): cpu = 00:13:16 ; elapsed = 00:06:49 . Memory (MB): peak = 7861.242 ; gain = 1887.180 ; free physical = 160938 ; free virtual = 659409
Ending Placer Task | Checksum: 214bb009d

Time (s): cpu = 00:13:17 ; elapsed = 00:06:49 . Memory (MB): peak = 7861.242 ; gain = 1887.180 ; free physical = 160865 ; free virtual = 659406
INFO: [Common 17-83] Releasing license: Implementation
93 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:13:28 ; elapsed = 00:06:54 . Memory (MB): peak = 7861.242 ; gain = 1887.180 ; free physical = 161614 ; free virtual = 660157
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:15 ; elapsed = 00:00:05 . Memory (MB): peak = 7861.242 ; gain = 0.000 ; free physical = 161391 ; free virtual = 660121
INFO: [Common 17-1381] The checkpoint '/work/shared/users/phd/nz264/pldi/polybench/scalehls/correlation/config_1/output_100.prj/solution1/impl/verilog/project.runs/impl_1/bd_0_wrapper_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:32 ; elapsed = 00:00:17 . Memory (MB): peak = 7861.242 ; gain = 0.000 ; free physical = 161705 ; free virtual = 660152
INFO: [runtcl-4] Executing : report_io -file bd_0_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.44 ; elapsed = 00:00:00.49 . Memory (MB): peak = 7861.242 ; gain = 0.000 ; free physical = 161628 ; free virtual = 660075
INFO: [runtcl-4] Executing : report_utilization -file bd_0_wrapper_utilization_placed.rpt -pb bd_0_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file bd_0_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.2 ; elapsed = 00:00:00.2 . Memory (MB): peak = 7861.242 ; gain = 0.000 ; free physical = 161702 ; free virtual = 660149
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xcu280'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcu280'
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
102 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:07 . Memory (MB): peak = 7861.242 ; gain = 0.000 ; free physical = 161478 ; free virtual = 660084
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:13 ; elapsed = 00:00:04 . Memory (MB): peak = 7861.242 ; gain = 0.000 ; free physical = 161238 ; free virtual = 660042
INFO: [Common 17-1381] The checkpoint '/work/shared/users/phd/nz264/pldi/polybench/scalehls/correlation/config_1/output_100.prj/solution1/impl/verilog/project.runs/impl_1/bd_0_wrapper_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:23 ; elapsed = 00:00:14 . Memory (MB): peak = 7861.242 ; gain = 0.000 ; free physical = 161600 ; free virtual = 660080
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xcu280'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcu280'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: ee4a4183 ConstDB: 0 ShapeSum: 2e81dd84 RouteDB: f7eee196
Nodegraph reading from file.  Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 7861.250 ; gain = 0.000 ; free physical = 161189 ; free virtual = 659669
WARNING: [Route 35-197] Clock port "ap_clk" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
WARNING: [Route 35-198] Port "ap_rst_n" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ap_rst_n". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v2_4_q1[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v2_4_q1[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v2_1_q0[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v2_1_q0[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v2_7_q0[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v2_7_q0[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v2_3_q1[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v2_3_q1[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v2_3_q1[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v2_3_q1[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v2_9_q1[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v2_9_q1[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v0_9_1_q0[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v0_9_1_q0[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v0_8_1_q0[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v0_8_1_q0[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v0_3_1_q0[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v0_3_1_q0[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v0_2_1_q0[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v0_2_1_q0[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v0_1_1_q0[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v0_1_1_q0[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v0_0_1_q0[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v0_0_1_q0[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v0_7_1_q0[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v0_7_1_q0[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v0_6_1_q0[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v0_6_1_q0[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v0_5_1_q0[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v0_5_1_q0[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v0_4_1_q0[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v0_4_1_q0[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v0_9_0_q1[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v0_9_0_q1[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v0_8_0_q1[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v0_8_0_q1[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v0_3_0_q1[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v0_3_0_q1[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v0_2_0_q1[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v0_2_0_q1[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v0_1_0_q1[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v0_1_0_q1[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v0_0_0_q1[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v0_0_0_q1[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v0_7_0_q1[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v0_7_0_q1[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v0_6_0_q1[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v0_6_0_q1[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v0_5_0_q1[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v0_5_0_q1[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v0_4_0_q1[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v0_4_0_q1[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v0_9_0_q1[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v0_9_0_q1[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v0_8_0_q1[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v0_8_0_q1[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v0_3_0_q1[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v0_3_0_q1[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v0_2_0_q1[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v0_2_0_q1[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v0_1_0_q1[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v0_1_0_q1[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v0_0_0_q1[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v0_0_0_q1[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v0_7_0_q1[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v0_7_0_q1[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v0_6_0_q1[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v0_6_0_q1[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v0_5_0_q1[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v0_5_0_q1[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v0_4_0_q1[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v0_4_0_q1[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v0_9_0_q1[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v0_9_0_q1[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v0_8_0_q1[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v0_8_0_q1[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v0_3_0_q1[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v0_3_0_q1[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v0_2_0_q1[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v0_2_0_q1[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v0_1_0_q1[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v0_1_0_q1[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v0_0_0_q1[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v0_0_0_q1[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v0_7_0_q1[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v0_7_0_q1[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v0_6_0_q1[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v0_6_0_q1[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v0_5_0_q1[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v0_5_0_q1[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v0_4_0_q1[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v0_4_0_q1[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v0_9_0_q1[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v0_9_0_q1[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v0_8_0_q1[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v0_8_0_q1[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v0_3_0_q1[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v0_3_0_q1[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v0_2_0_q1[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v0_2_0_q1[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v0_1_0_q1[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v0_1_0_q1[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v0_0_0_q1[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v0_0_0_q1[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v0_7_0_q1[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v0_7_0_q1[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v0_6_0_q1[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v0_6_0_q1[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v0_5_0_q1[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v0_5_0_q1[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v0_4_0_q1[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v0_4_0_q1[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v1_0_q1[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v1_0_q1[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v1_0_q1[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v1_0_q1[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v1_1_q0[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v1_1_q0[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v1_1_q0[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v1_1_q0[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v1_0_q1[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v1_0_q1[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v1_1_q1[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v1_1_q1[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v1_1_q1[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v1_1_q1[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v1_0_q1[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v1_0_q1[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v1_0_q0[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v1_0_q0[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v1_0_q0[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v1_0_q0[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v1_1_q0[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v1_1_q0[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v1_1_q0[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v1_1_q0[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v1_0_q0[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v1_0_q0[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v1_0_q1[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v1_0_q1[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v1_0_q1[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v1_0_q1[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v1_0_q1[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v1_0_q1[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v1_1_q0[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v1_1_q0[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v1_1_q0[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v1_1_q0[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v1_1_q0[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v1_1_q0[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v1_1_q1[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v1_1_q1[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v1_1_q1[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v1_1_q1[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v0_9_1_q0[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v0_9_1_q0[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v0_8_1_q0[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v0_8_1_q0[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v0_3_1_q0[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v0_3_1_q0[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v0_2_1_q0[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v0_2_1_q0[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v0_1_1_q0[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v0_1_1_q0[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v0_0_1_q0[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v0_0_1_q0[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v0_7_1_q0[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v0_7_1_q0[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v0_6_1_q0[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v0_6_1_q0[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v0_5_1_q0[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v0_5_1_q0[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v0_4_1_q0[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v0_4_1_q0[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v0_9_1_q0[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v0_9_1_q0[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v0_8_1_q0[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v0_8_1_q0[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v0_3_1_q0[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v0_3_1_q0[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v0_2_1_q0[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v0_2_1_q0[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v0_1_1_q0[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v0_1_1_q0[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v0_0_1_q0[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v0_0_1_q0[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v0_7_1_q0[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v0_7_1_q0[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v0_6_1_q0[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v0_6_1_q0[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v0_5_1_q0[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v0_5_1_q0[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v0_4_1_q0[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v0_4_1_q0[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v0_9_1_q0[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v0_9_1_q0[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v0_8_1_q0[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v0_8_1_q0[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
INFO: [Common 17-14] Message 'Route 35-198' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Post Restoration Checksum: NetGraph: a204d781 NumContArr: 6d8fa249 Constraints: 7b261cf4 Timing: 0
Phase 1 Build RT Design | Checksum: 18aba96be

Time (s): cpu = 00:00:43 ; elapsed = 00:00:17 . Memory (MB): peak = 7861.250 ; gain = 0.000 ; free physical = 161164 ; free virtual = 659644

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 18aba96be

Time (s): cpu = 00:00:44 ; elapsed = 00:00:17 . Memory (MB): peak = 7861.250 ; gain = 0.000 ; free physical = 161004 ; free virtual = 659484

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 18aba96be

Time (s): cpu = 00:00:44 ; elapsed = 00:00:18 . Memory (MB): peak = 7861.250 ; gain = 0.000 ; free physical = 161013 ; free virtual = 659493

Phase 2.3 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.3 Global Clock Net Routing | Checksum: 1967c991c

Time (s): cpu = 00:00:55 ; elapsed = 00:00:21 . Memory (MB): peak = 7861.250 ; gain = 0.000 ; free physical = 160998 ; free virtual = 659478

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 2e7f5b0fd

Time (s): cpu = 00:01:15 ; elapsed = 00:00:28 . Memory (MB): peak = 7861.250 ; gain = 0.000 ; free physical = 160974 ; free virtual = 659455
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.454  | TNS=0.000  | WHS=-0.018 | THS=-0.519 |


Router Utilization Summary
  Global Vertical Routing Utilization    = 4.42901e-06 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 93557
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 72789
  Number of Partially Routed Nets     = 20768
  Number of Node Overlaps             = 1

Phase 2 Router Initialization | Checksum: 27a0b5ca7

Time (s): cpu = 00:02:03 ; elapsed = 00:00:44 . Memory (MB): peak = 7861.250 ; gain = 0.000 ; free physical = 160955 ; free virtual = 659435

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 27a0b5ca7

Time (s): cpu = 00:02:03 ; elapsed = 00:00:44 . Memory (MB): peak = 7861.250 ; gain = 0.000 ; free physical = 160955 ; free virtual = 659435
Phase 3 Initial Routing | Checksum: 113dff85c

Time (s): cpu = 00:02:54 ; elapsed = 00:01:02 . Memory (MB): peak = 7861.250 ; gain = 0.000 ; free physical = 160812 ; free virtual = 659292

INFO: [Route 35-449] Initial Estimated Congestion
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
|           |___________________|___________________|___________________|
| Direction | Size   | % Tiles  | Size   | % Tiles  | Size   | % Tiles  |
|___________|________|__________|________|__________|________|__________|
|      NORTH|     8x8|      0.08|     2x2|      0.05|   16x16|      0.19|
|___________|________|__________|________|__________|________|__________|
|      SOUTH|     8x8|      0.07|     4x4|      0.08|   16x16|      0.16|
|___________|________|__________|________|__________|________|__________|
|       EAST|     4x4|      0.03|     4x4|      0.07|     4x4|      0.12|
|___________|________|__________|________|__________|________|__________|
|       WEST|     8x8|      0.11|     4x4|      0.12|   16x16|      0.20|
|___________|________|__________|________|__________|________|__________|
Congestion Report
SHORT Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
NORTH
	INT_X53Y79->INT_X60Y102 (CLEM_X53Y79->CLEL_R_X60Y102)
	INT_X56Y88->INT_X63Y95 (BRAM_X56Y85->CLEL_R_X63Y95)
	INT_X56Y87->INT_X63Y94 (BRAM_X56Y85->CLEL_R_X63Y94)
	INT_X56Y86->INT_X63Y93 (BRAM_X56Y85->CLEL_R_X63Y93)
	INT_X56Y85->INT_X63Y92 (BRAM_X56Y85->CLEL_R_X63Y92)
SOUTH
	INT_X53Y96->INT_X60Y115 (CLEM_X53Y96->CLEL_R_X60Y115)
	INT_X56Y96->INT_X63Y103 (BRAM_X56Y95->CLEL_R_X63Y103)
	INT_X56Y102->INT_X63Y109 (BRAM_X56Y100->CLEL_R_X63Y109)
	INT_X56Y101->INT_X63Y108 (BRAM_X56Y100->CLEL_R_X63Y108)
	INT_X56Y100->INT_X63Y107 (BRAM_X56Y100->CLEL_R_X63Y107)
WEST
	INT_X51Y88->INT_X58Y111 (CLEM_X51Y88->CLEL_R_X58Y111)
	INT_X56Y96->INT_X63Y103 (BRAM_X56Y95->CLEL_R_X63Y103)
	INT_X48Y88->INT_X55Y95 (CLEM_X48Y88->CLEL_R_X55Y95)
	INT_X48Y87->INT_X55Y94 (CLEM_X48Y87->CLEL_R_X55Y94)
	INT_X56Y95->INT_X63Y102 (BRAM_X56Y95->CLEL_R_X63Y102)

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 15214
 Number of Nodes with overlaps = 1235
 Number of Nodes with overlaps = 171
 Number of Nodes with overlaps = 35
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.183 | TNS=-0.670 | WHS=0.019  | THS=0.000  |

Phase 4.1 Global Iteration 0 | Checksum: 24286b221

Time (s): cpu = 00:05:55 ; elapsed = 00:02:13 . Memory (MB): peak = 7861.250 ; gain = 0.000 ; free physical = 160781 ; free virtual = 659261

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 622
 Number of Nodes with overlaps = 78
 Number of Nodes with overlaps = 25
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.054  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1ea3fa7c1

Time (s): cpu = 00:06:30 ; elapsed = 00:02:38 . Memory (MB): peak = 7861.250 ; gain = 0.000 ; free physical = 160780 ; free virtual = 659260
Phase 4 Rip-up And Reroute | Checksum: 1ea3fa7c1

Time (s): cpu = 00:06:31 ; elapsed = 00:02:38 . Memory (MB): peak = 7861.250 ; gain = 0.000 ; free physical = 160782 ; free virtual = 659262

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 1ea3fa7c1

Time (s): cpu = 00:06:32 ; elapsed = 00:02:39 . Memory (MB): peak = 7861.250 ; gain = 0.000 ; free physical = 160778 ; free virtual = 659258

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1ea3fa7c1

Time (s): cpu = 00:06:32 ; elapsed = 00:02:39 . Memory (MB): peak = 7861.250 ; gain = 0.000 ; free physical = 160770 ; free virtual = 659251
Phase 5 Delay and Skew Optimization | Checksum: 1ea3fa7c1

Time (s): cpu = 00:06:33 ; elapsed = 00:02:39 . Memory (MB): peak = 7861.250 ; gain = 0.000 ; free physical = 160784 ; free virtual = 659264

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 25a6c724a

Time (s): cpu = 00:06:55 ; elapsed = 00:02:46 . Memory (MB): peak = 7861.250 ; gain = 0.000 ; free physical = 160769 ; free virtual = 659249
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.054  | TNS=0.000  | WHS=0.019  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 25a6c724a

Time (s): cpu = 00:06:56 ; elapsed = 00:02:47 . Memory (MB): peak = 7861.250 ; gain = 0.000 ; free physical = 160771 ; free virtual = 659251
Phase 6 Post Hold Fix | Checksum: 25a6c724a

Time (s): cpu = 00:06:56 ; elapsed = 00:02:47 . Memory (MB): peak = 7861.250 ; gain = 0.000 ; free physical = 160780 ; free virtual = 659260

Phase 7 Leaf Clock Prog Delay Opt
Phase 7 Leaf Clock Prog Delay Opt | Checksum: 1a5c99563

Time (s): cpu = 00:07:17 ; elapsed = 00:02:54 . Memory (MB): peak = 7861.250 ; gain = 0.000 ; free physical = 160690 ; free virtual = 659171

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.26194 %
  Global Horizontal Routing Utilization  = 1.33219 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: 2698ff5e1

Time (s): cpu = 00:07:24 ; elapsed = 00:02:56 . Memory (MB): peak = 7861.250 ; gain = 0.000 ; free physical = 160683 ; free virtual = 659164

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 2698ff5e1

Time (s): cpu = 00:07:24 ; elapsed = 00:02:56 . Memory (MB): peak = 7861.250 ; gain = 0.000 ; free physical = 160682 ; free virtual = 659162

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 2698ff5e1

Time (s): cpu = 00:07:32 ; elapsed = 00:03:02 . Memory (MB): peak = 7861.250 ; gain = 0.000 ; free physical = 160676 ; free virtual = 659157

Phase 11 Resolve XTalk
Phase 11 Resolve XTalk | Checksum: 2698ff5e1

Time (s): cpu = 00:07:33 ; elapsed = 00:03:02 . Memory (MB): peak = 7861.250 ; gain = 0.000 ; free physical = 160687 ; free virtual = 659167

Phase 12 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.054  | TNS=0.000  | WHS=0.019  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 12 Post Router Timing | Checksum: 2698ff5e1

Time (s): cpu = 00:07:40 ; elapsed = 00:03:04 . Memory (MB): peak = 7861.250 ; gain = 0.000 ; free physical = 160693 ; free virtual = 659173
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:07:40 ; elapsed = 00:03:04 . Memory (MB): peak = 7861.250 ; gain = 0.000 ; free physical = 160973 ; free virtual = 659453

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
119 Infos, 103 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:08:06 ; elapsed = 00:03:13 . Memory (MB): peak = 7861.250 ; gain = 0.008 ; free physical = 160972 ; free virtual = 659452
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:16 ; elapsed = 00:00:05 . Memory (MB): peak = 7861.250 ; gain = 0.000 ; free physical = 160712 ; free virtual = 659388
report_design_analysis: Time (s): cpu = 00:00:12 ; elapsed = 00:00:05 . Memory (MB): peak = 7861.250 ; gain = 0.000 ; free physical = 160681 ; free virtual = 659365
INFO: [Common 17-1381] The checkpoint '/work/shared/users/phd/nz264/pldi/polybench/scalehls/correlation/config_1/output_100.prj/solution1/impl/verilog/project.runs/impl_1/bd_0_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:39 ; elapsed = 00:00:20 . Memory (MB): peak = 7861.250 ; gain = 0.000 ; free physical = 160970 ; free virtual = 659450
INFO: [runtcl-4] Executing : report_drc -file bd_0_wrapper_drc_routed.rpt -pb bd_0_wrapper_drc_routed.pb -rpx bd_0_wrapper_drc_routed.rpx
Command: report_drc -file bd_0_wrapper_drc_routed.rpt -pb bd_0_wrapper_drc_routed.pb -rpx bd_0_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /work/shared/users/phd/nz264/pldi/polybench/scalehls/correlation/config_1/output_100.prj/solution1/impl/verilog/project.runs/impl_1/bd_0_wrapper_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:51 ; elapsed = 00:00:13 . Memory (MB): peak = 7869.250 ; gain = 8.000 ; free physical = 160925 ; free virtual = 659406
INFO: [runtcl-4] Executing : report_methodology -file bd_0_wrapper_methodology_drc_routed.rpt -pb bd_0_wrapper_methodology_drc_routed.pb -rpx bd_0_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file bd_0_wrapper_methodology_drc_routed.rpt -pb bd_0_wrapper_methodology_drc_routed.pb -rpx bd_0_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /work/shared/users/phd/nz264/pldi/polybench/scalehls/correlation/config_1/output_100.prj/solution1/impl/verilog/project.runs/impl_1/bd_0_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:36 ; elapsed = 00:00:10 . Memory (MB): peak = 7869.250 ; gain = 0.000 ; free physical = 160945 ; free virtual = 659426
INFO: [runtcl-4] Executing : report_power -file bd_0_wrapper_power_routed.rpt -pb bd_0_wrapper_power_summary_routed.pb -rpx bd_0_wrapper_power_routed.rpx
Command: report_power -file bd_0_wrapper_power_routed.rpt -pb bd_0_wrapper_power_summary_routed.pb -rpx bd_0_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
131 Infos, 104 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:55 ; elapsed = 00:00:21 . Memory (MB): peak = 7893.258 ; gain = 24.008 ; free physical = 160243 ; free virtual = 658740
INFO: [runtcl-4] Executing : report_route_status -file bd_0_wrapper_route_status.rpt -pb bd_0_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file bd_0_wrapper_timing_summary_routed.rpt -pb bd_0_wrapper_timing_summary_routed.pb -rpx bd_0_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2L, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file bd_0_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file bd_0_wrapper_clock_utilization_routed.rpt
report_clock_utilization: Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 7893.258 ; gain = 0.000 ; free physical = 160070 ; free virtual = 658567
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file bd_0_wrapper_bus_skew_routed.rpt -pb bd_0_wrapper_bus_skew_routed.pb -rpx bd_0_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2L, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Common 17-206] Exiting Vivado at Wed Nov 15 14:10:29 2023...
[Wed Nov 15 14:10:40 2023] impl_1 finished
wait_on_runs: Time (s): cpu = 00:00:02 ; elapsed = 00:14:39 . Memory (MB): peak = 6863.211 ; gain = 0.000 ; free physical = 165015 ; free virtual = 663512
TIMESTAMP: HLS-REPORT: implementation open_run: 2023-11-15 14:10:40 EST
INFO: HLS-REPORT: Opening implementation design database: open_run impl_1
Netlist sorting complete. Time (s): cpu = 00:00:00.95 ; elapsed = 00:00:00.97 . Memory (MB): peak = 6863.211 ; gain = 0.000 ; free physical = 164827 ; free virtual = 663355
INFO: [Netlist 29-17] Analyzing 4271 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.1.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF Files: Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 6879.227 ; gain = 0.000 ; free physical = 164223 ; free virtual = 662768
Restored from archive | CPU: 4.470000 secs | Memory: 112.748123 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 6879.227 ; gain = 0.000 ; free physical = 164229 ; free virtual = 662774
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 6879.227 ; gain = 0.000 ; free physical = 164234 ; free virtual = 662779
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 105 instances were transformed.
  DSP48E1 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 78 instances
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 27 instances

open_run: Time (s): cpu = 00:00:24 ; elapsed = 00:00:23 . Memory (MB): peak = 6879.227 ; gain = 16.016 ; free physical = 164239 ; free virtual = 662784
TIMESTAMP: HLS-REPORT: implementation generate_reports_vivado: 2023-11-15 14:11:03 EST
INFO: HLS-REPORT: Running report: report_utilization -file ./report/test_cor_utilization_routed.rpt
INFO: HLS-REPORT: Running report: report_utilization -hierarchical -hierarchical_depth 6 -file ./report/test_cor_utilization_hierarchical_routed.rpt
report_utilization: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 6879.227 ; gain = 0.000 ; free physical = 164227 ; free virtual = 662772
INFO: HLS-REPORT: Running report: report_timing_summary -file ./report/test_cor_timing_routed.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2L, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
report_timing_summary: Time (s): cpu = 00:00:33 ; elapsed = 00:00:08 . Memory (MB): peak = 6951.062 ; gain = 71.836 ; free physical = 164054 ; free virtual = 662599
INFO: HLS-REPORT: Running report: report_route_status -file ./report/test_cor_status_routed.rpt
report_route_status: Time (s): cpu = 00:00:12 ; elapsed = 00:00:05 . Memory (MB): peak = 7068.047 ; gain = 116.984 ; free physical = 164055 ; free virtual = 662600
INFO: HLS-REPORT: Running report: report_timing -max_paths 10 -file ./report/test_cor_timing_paths_routed.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2L, Temperature grade: E, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 10 -nworst 1 -delay_type max -sort_by slack.
INFO: HLS-REPORT: Running report: report_design_analysis -file ./report/test_cor_design_analysis_routed.rpt
INFO: HLS-REPORT: Running report: ::tclapp::xilinx::designutils::report_failfast -detailed_report impl -file ./report/test_cor_failfast_routed.rpt
 -I- design metrics completed in 3 seconds
 -I- DONT_TOUCH metric completed in 1 seconds
 -I- MARK_DEBUG metric completed in 0 seconds
 -I- utilization metrics completed in 6 seconds
 -I- Generated file /work/shared/users/phd/nz264/pldi/polybench/scalehls/correlation/config_1/output_100.prj/solution1/impl/verilog/report/impl.BUFG.rpt
 -I- control set metrics completed in 0 seconds
 -I- methodology check metrics completed in 6 seconds
 -I- average fanout metrics completed in 7 seconds (4 modules)
 -I- Generated file /work/shared/users/phd/nz264/pldi/polybench/scalehls/correlation/config_1/output_100.prj/solution1/impl/verilog/report/impl.AVGFO.rpt
 -I- non-FD high fanout nets completed in 5 seconds
 -I- path budgeting metrics completed in 5 seconds
#  +-----------------------------------------------------------------------------------------+
#  | Design Summary                                                                          |
#  | impl_1                                                                                  |
#  | xcu280-fsvh2892-2L-e                                                                    |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | Criteria                                                  | Guideline | Actual | Status |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | LUT                                                       | 70%       | 4.19%  | OK     |
#  | FD                                                        | 50%       | 1.60%  | OK     |
#  | LUTRAM+SRL                                                | 25%       | 0.77%  | OK     |
#  | CARRY8                                                    | 25%       | 2.21%  | OK     |
#  | MUXF7                                                     | 15%       | 0.09%  | OK     |
#  | DSP                                                       | 80%       | 1.16%  | OK     |
#  | RAMB/FIFO                                                 | 80%       | 3.17%  | OK     |
#  | URAM                                                      | 80%       | 0.00%  | OK     |
#  | DSP+RAMB+URAM (Avg)                                       | 70%       | 2.17%  | OK     |
#  | BUFGCE* + BUFGCTRL                                        | 24        | 0      | OK     |
#  | DONT_TOUCH (cells/nets)                                   | 0         | 0      | OK     |
#  | MARK_DEBUG (nets)                                         | 0         | 0      | OK     |
#  | Control Sets                                              | 24444     | 358    | OK     |
#  | Average Fanout for modules > 100k cells                   | 4         | 2.44   | OK     |
#  | Non-FD high fanout nets > 10k loads                       | 0         | 0      | OK     |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | TIMING-6 (No common primary clock between related clocks) | 0         | 0      | OK     |
#  | TIMING-7 (No common node between related clocks)          | 0         | 0      | OK     |
#  | TIMING-8 (No common period between related clocks)        | 0         | 0      | OK     |
#  | TIMING-14 (LUT on the clock tree)                         | 0         | 0      | OK     |
#  | TIMING-35 (No common node in paths with the same clock)   | 0         | 0      | OK     |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | Number of paths above max LUT budgeting (0.300ns)         | 0         | 0      | OK     |
#  | Number of paths above max Net budgeting (0.208ns)         | 0         | 0      | OK     |
#  +-----------------------------------------------------------+-----------+--------+--------+
 -I- Generated file /work/shared/users/phd/nz264/pldi/polybench/scalehls/correlation/config_1/output_100.prj/solution1/impl/verilog/report/test_cor_failfast_routed.rpt
 -I- Number of criteria to review: 0
 -I- This report should be run before placing the design and uses conservative guidelines beyond which runtime and timing closure will likely be more challenging
 -I- report_failfast completed in 33 seconds
TIMESTAMP: HLS-REPORT: implementation gen_data_dict_vivado: 2023-11-15 14:12:01 EST
TIMESTAMP: HLS-REPORT: impl extract_util_hier: 2023-11-15 14:12:01 EST
TIMESTAMP: HLS-REPORT: impl get_cell_hier_data: 2023-11-15 14:12:01 EST
TIMESTAMP: HLS-REPORT: impl get_timing_paths: 2023-11-15 14:12:01 EST
TIMESTAMP: HLS-REPORT: impl process timing paths: 2023-11-15 14:12:02 EST
TIMESTAMP: HLS-REPORT: impl get_all_vv_rpt_files: 2023-11-15 14:12:02 EST
TIMESTAMP: HLS-REPORT: implementation write_reports_vivado: 2023-11-15 14:12:02 EST
HLS EXTRACTION: impl area_totals:  0 1303680 2607360 9024 4032 162960 960
HLS EXTRACTION: impl area_current: 0 54612 41650 105 128 0 4611 11275 0 0
HLS EXTRACTION: impl resources_dict: AVAIL_LUT 1303680 LUT 54612 AVAIL_FF 2607360 FF 41650 AVAIL_DSP 9024 DSP 105 AVAIL_BRAM 4032 BRAM 128 AVAIL_URAM 960 URAM 0 LATCH 0 SRL 4611 AVAIL_CLB 162960 CLB 11275
INFO: HLS-REPORT: generated /work/shared/users/phd/nz264/pldi/polybench/scalehls/correlation/config_1/output_100.prj/solution1/impl/verilog/report/vivado_impl.xml
INFO: HLS-REPORT: generated /work/shared/users/phd/nz264/pldi/polybench/scalehls/correlation/config_1/output_100.prj/solution1/impl/report/verilog/test_cor_export.rpt


Implementation tool: Xilinx Vivado v.2022.1.2
Project:             output_100.prj
Solution:            solution1
Device target:       xcu280-fsvh2892-2L-e
Report date:         Wed Nov 15 14:12:02 EST 2023

#=== Post-Implementation Resource usage ===
SLICE:            0
LUT:          54612
FF:           41650
DSP:            105
BRAM:           128
URAM:             0
LATCH:            0
SRL:           4611
CLB:          11275

#=== Final timing ===
CP required:                     3.330
CP achieved post-synthesis:      2.430
CP achieved post-implementation: 3.276
Timing met

TIMESTAMP: HLS-REPORT: implementation end: 2023-11-15 14:12:02 EST
INFO: HLS-REPORT: impl run complete: worst setup slack (WNS)=0.053535, worst hold slack (WHS)=0.019000, total pulse width slack(TPWS)=0.000000, number of unrouted nets=0
# hls_vivado_reports_finalize $report_options
TIMESTAMP: HLS-REPORT: all reports complete: 2023-11-15 14:12:02 EST
INFO: [Common 17-206] Exiting Vivado at Wed Nov 15 14:12:02 2023...
INFO: [HLS 200-802] Generated output file output_100.prj/solution1/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 989.92 seconds. CPU system time: 90.03 seconds. Elapsed time: 1791.78 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 1252.6 seconds. Total CPU system time: 94.78 seconds. Total elapsed time: 2061.45 seconds; peak allocated memory: 968.180 MB.
INFO: [Common 17-206] Exiting vitis_hls at Wed Nov 15 14:12:31 2023...
