<?xml version='1.0' encoding='utf-8'?>
<!DOCTYPE register_page SYSTEM "registers.dtd">
<!-- Copyright (c) 2010-2018 Arm Limited or its affiliates. All rights reserved. -->
<!-- This document is Non-Confidential. This document may only be used and distributed in accordance with the terms of the agreement entered into by Arm and the party that Arm delivered this document to. -->
<?xml-stylesheet href="one_register.xsl" type="text/xsl" ?>






<register_page>
  <registers>
    <register is_register="True" is_internal="False" is_banked="False" is_optional="False" is_stub_entry="False">
      <reg_short_name>ERRIRQCR&lt;n&gt;</reg_short_name>
      <reg_long_name>Generic Error Interrupt Configuration Register</reg_long_name>
        <reg_condition otherwise="RES0">when the interrupt configuration registers are implemented</reg_condition>
          <reg_array>
              <reg_array_start>0</reg_array_start>
              <reg_array_end>15</reg_array_end>
         </reg_array>
      
  <reg_address
      external_access="False"
    mem_map_access="True"
      power_domain="None"
  >
    <reg_component>RAS</reg_component>
    <reg_offset><hexnumber>0xE80</hexnumber> + 8n</reg_offset>
    <reg_instance>ERRIRQCR&lt;n&gt;</reg_instance>
    <reg_access>
        
        <reg_access_state>
            <reg_access_type>RW</reg_access_type>
        </reg_access_state>
    </reg_access>
</reg_address>

          <reg_reset_value>

      </reg_reset_value>
      <reg_mappings>
      </reg_mappings>
      <reg_purpose>
        
    
      <purpose_text>
        <para>The ERRIRQCR&lt;n&gt; registers are <arm-defined-word>IMPLEMENTATION DEFINED</arm-defined-word> interrupt configuration registers.</para>

      </purpose_text>
      <purpose_text>
        <para>The architecture provides a recommended format for the ERRIRQCR&lt;n&gt; registers. The registers provided by the recommended layout are:</para>

      </purpose_text>
      <purpose_text>
        <list type="unordered">
<listitem><content>
<para><register_link state="ext" id="ext-errfhicr0.xml">ERRFHICR0</register_link>, <register_link state="ext" id="ext-errfhicr1.xml">ERRFHICR1</register_link>, and <register_link state="ext" id="ext-errfhicr2.xml">ERRFHICR2</register_link>, the fault-handling interrupt configuration registers. ERRFHICR&lt;m&gt; maps to ERRIRQCR0 and ERRIRQCR1.</para>
</content>
</listitem><listitem><content>
<para><register_link state="ext" id="ext-errericr0.xml">ERRERICR0</register_link>, <register_link state="ext" id="ext-errericr1.xml">ERRERICR1</register_link>, and <register_link state="ext" id="ext-errericr2.xml">ERRERICR2</register_link>, the error recovery interrupt configuration registers. ERRERICR&lt;m&gt; maps to ERRIRQCR2 and ERRIRQCR3.</para>
</content>
</listitem><listitem><content>
<para>If ARMv8.4-RAS is implemented, <register_link state="ext" id="ext-errcricr0.xml">ERRCRICR0</register_link>, <register_link state="ext" id="ext-errcricr1.xml">ERRCRICR1</register_link>, and <register_link state="ext" id="ext-errcricr2.xml">ERRCRICR2</register_link>, the critical error interrupt configuration registers. ERRFHICR&lt;m&gt; maps to ERRIRQCR4 and ERRIRQCR5.</para>
</content>
</listitem><listitem><content>
<para><register_link state="ext" id="ext-errirqsr.xml">ERRIRQSR</register_link>, the error interrupt status register. <register_link state="ext" id="ext-errirqsr.xml">ERRIRQSR</register_link> maps to ERRIRQCR15.</para>
</content>
</listitem></list>

      </purpose_text>
      <purpose_text>
        <para>This register describes the generic <arm-defined-word>IMPLEMENTATION DEFINED</arm-defined-word> format of the interrupt configuration registers, when the recommended layout is not used.</para>
      </purpose_text>

      </reg_purpose>
      <reg_groups>
          <reg_group>RAS registers</reg_group>
      </reg_groups>
      <reg_configuration>
        

      </reg_configuration>
      <reg_attributes>
          <attributes_text>
            <para>ERRIRQCR&lt;n&gt; is a 64-bit register.</para>
          </attributes_text>
      </reg_attributes>
      <reg_fieldsets>
        





  <fields length="64">
      <fields_instance>ERRIRQCR&lt;n&gt;</fields_instance>
    <text_before_fields>
      
  

    </text_before_fields>
    
        <field
           id="IMPLEMENTATION DEFINED_63_0"
           is_variable_length="False"
           has_partial_fieldset="False"
           is_linked_to_partial_fieldset="False"
           is_access_restriction_possible="False"
           is_constant_value="False"
           is_partial_field="False"
        >
          <field_name>IMPLEMENTATION DEFINED</field_name>
          <field_msb>63</field_msb>
          <field_lsb>0</field_lsb>
          <field_description order="before">
            <para><arm-defined-word>IMPLEMENTATION DEFINED</arm-defined-word>.</para>
          
  <para><arm-defined-word>IMPLEMENTATION DEFINED</arm-defined-word> controls. The content of these registers is <arm-defined-word>IMPLEMENTATION DEFINED</arm-defined-word>.</para>

          </field_description>
            <field_values>
               
                 <field_value_name>I</field_value_name>
            </field_values>
          <field_description order="after">
            
  

          </field_description>
          <field_resets>
  
  
</field_resets>
      </field>
    <text_after_fields>
    
  

    </text_after_fields>
  </fields>
  <reg_fieldset length="64">
      
        <fieldat id="IMPLEMENTATION DEFINED_63_0" msb="63" lsb="0"/>
    </reg_fieldset>

      </reg_fieldsets>
        <reg_variables>
              <reg_variable variable="n" max="15"/>
        </reg_variables>
      


<access_mechanisms>
  


</access_mechanisms>

      <arch_variants>
      </arch_variants>
  </register>
</registers>

    <timestamp>13/12/2019 15:13; 391b5248b29fb2f001ef74792eaacbd6fc72f211</timestamp>
</register_page>