// Seed: 1574254232
module module_0 (
    id_1
);
  output wire id_1;
  id_2(
      .id_0(1 - 1),
      .id_1(id_1 - id_1),
      .id_2(id_3),
      .id_3(1),
      .id_4(id_3),
      .id_5(id_3),
      .id_6((1)),
      .id_7(id_1),
      .id_8(),
      .id_9(1),
      .id_10(1)
  );
endmodule
module module_1 (
    input  tri1 id_0
    , id_5,
    input  tri0 id_1,
    input  wire id_2,
    output tri0 id_3
);
  wor  id_6 = id_0;
  wire id_7;
  module_0(
      id_5
  );
endmodule
