# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1090 0.000512 2048 70 1870 36992 3.58038 134.364 104.879 242.881 242.938
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1690 0.000128 4096 80 560 152448 28.4365 316.497 838.654 1183.63 1183.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1010 0.000512 2048 310 1200 28288 2.89459 3.46931 70.0324 125.03 201.498 201.575
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1760 3.2e-05 4096 250 2940 582144 156.111 120.488 8196.68 3585.15 12058.7 12058.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 260 0.000256 4096 60 8660 17408 31.3303 13.9225 721.902 418.176 1185.46 1185.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 2000 0.000512 512 70 90 38336 0.939424 1.67046 51.2821 53.9359 53.9949
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 730 3.2e-05 2048 150 1990 471040 125.95 56.0274 2419.94 1676.62 4278.74 4278.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1090 0.000512 2048 70 1870 37008 3.59219 162.095 104.978 270.722 270.779
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1690 0.000128 4096 80 560 152424 28.4476 357.58 838.806 1224.88 1224.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1010 0.000512 2048 310 1200 28224 2.90058 3.46403 79.6465 125.25 211.337 211.417
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1760 3.2e-05 4096 250 2940 582048 156.461 120.748 9345.02 3583.45 13205.9 13206.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 260 0.000256 4096 60 8660 17280 31.3991 13.9549 853.429 418.066 1316.99 1317.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 2000 0.000512 512 70 90 38376 0.941952 1.89389 51.3168 54.1968 54.2533
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 730 3.2e-05 2048 150 1990 470016 126.29 56.1142 2784.97 1676.44 4644.02 4644.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1090 0.000512 2048 70 1870 36960 3.58576 167.326 104.77 275.735 275.794
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1690 0.000128 4096 80 560 152400 28.4286 374.112 837.931 1240.52 1240.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1010 0.000512 2048 310 1200 28320 2.89203 3.46746 84.0338 123.341 213.808 213.883
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1760 3.2e-05 4096 250 2940 582080 155.789 120.566 9792.07 3598.32 13667 13667.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 260 0.000256 4096 60 8660 17280 31.2141 13.865 889.206 416.048 1350.46 1350.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 2000 0.000512 512 70 90 38320 0.934624 2.00176 51.2616 54.2426 54.3005
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 730 3.2e-05 2048 150 1990 471040 125.905 56.0605 2924.56 1675.44 4782.16 4782.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1090 0.000512 2048 70 1870 36960 3.58195 158.959 104.787 267.382 267.439
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1690 0.000128 4096 80 560 152352 28.4211 349.142 837.544 1215.15 1215.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1010 0.000512 2048 310 1200 28224 2.88378 3.45366 78.3643 124.34 209.115 209.189
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1760 3.2e-05 4096 250 2940 582144 155.699 120.471 9131.17 3580.64 12988.2 12988.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 260 0.000256 4096 60 8660 16896 31.2806 13.8772 811.482 416.595 1273.37 1273.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 2000 0.000512 512 70 90 38304 0.943264 1.83658 51.2573 54.0796 54.1375
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 730 3.2e-05 2048 150 1990 470016 125.613 55.9739 2723.29 1672.37 4577.44 4577.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1090 0.000512 2048 70 1870 36900 3.57354 159.447 104.749 267.823 267.877
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1690 0.000128 4096 80 560 152400 28.4283 353.734 838.74 1220.94 1221
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1010 0.000512 2048 310 1200 28200 2.90611 3.46317 78.892 125.526 210.86 210.935
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1760 3.2e-05 4096 250 2940 582000 156.809 120.848 9231.96 3585.12 13095 13095.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 260 0.000256 4096 60 8660 16800 31.56 13.9341 815.77 417.331 1278.72 1278.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 2000 0.000512 512 70 90 38300 0.936384 1.86778 51.2843 54.1327 54.1864
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 730 3.2e-05 2048 150 1990 470400 126.082 56.1254 2751.37 1675.31 4609.08 4609.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1090 0.000512 2048 70 1870 36960 3.58906 163.437 104.931 272.007 272.063
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1690 0.000128 4096 80 560 152320 28.4062 362.422 838.273 1229.14 1229.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1010 0.000512 2048 310 1200 28000 2.88307 3.45664 80.7916 124.113 211.316 211.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1760 3.2e-05 4096 250 2940 581952 155.854 120.568 9418.12 3581.73 13276.5 13276.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 260 0.000256 4096 60 8660 17024 31.4461 13.9489 844.558 419.134 1309.22 1309.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 2000 0.000512 512 70 90 38304 0.939904 1.96038 51.2921 54.235 54.2918
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 730 3.2e-05 2048 150 1990 469504 125.883 56.0058 2809.7 1673.97 4665.76 4665.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1090 0.000512 2048 70 1870 36960 3.58995 164.334 104.961 272.938 272.994
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1690 0.000128 4096 80 560 152280 28.417 363.283 838.201 1229.94 1230
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1010 0.000512 2048 310 1200 28320 2.90246 3.47699 81.8689 124.42 212.742 212.817
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1760 3.2e-05 4096 250 2940 581760 156.387 120.666 9510.95 3601.5 13389.7 13389.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 260 0.000256 4096 60 8660 17280 31.4064 13.9489 863.973 418.294 1327.76 1327.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 2000 0.000512 512 70 90 38280 0.94352 1.95584 51.2848 54.2269 54.284
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 730 3.2e-05 2048 150 1990 468480 125.834 56.0353 2825.75 1670.2 4678.02 4678.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1090 0.000512 2048 70 1870 36864 3.57581 159.999 104.743 268.368 268.422
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1690 0.000128 4096 80 560 152320 28.4134 351.345 838.574 1218.37 1218.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1010 0.000512 2048 310 1200 28160 2.90131 3.4785 79.0603 125.741 211.253 211.327
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1760 3.2e-05 4096 250 2940 581632 156.034 120.512 9190.44 3604.4 13071.6 13071.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 260 0.000256 4096 60 8660 17408 31.2996 13.9246 840.92 418.653 1304.93 1305.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 2000 0.000512 512 70 90 38272 0.940832 1.89363 51.2891 54.1664 54.224
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 730 3.2e-05 2048 150 1990 466944 125.891 55.9002 2727.73 1671.68 4581.4 4581.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1090 0.000512 2048 70 1870 36864 3.59043 160.288 104.892 268.823 268.882
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1690 0.000128 4096 80 560 152256 28.4121 354.693 838.386 1221.54 1221.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1010 0.000512 2048 310 1200 28032 2.89792 3.46781 79.0756 124.29 209.805 209.877
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1760 3.2e-05 4096 250 2940 581376 155.833 120.486 9262.55 3602.9 13142 13142.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 260 0.000256 4096 60 8660 15360 31.2716 13.7864 751.012 413.459 1209.66 1209.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 2000 0.000512 512 70 90 38208 0.944128 1.91331 51.282 54.183 54.2413
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 730 3.2e-05 2048 150 1990 466944 125.12 55.6995 2743.97 1679.02 4604.01 4604.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1090 0.000512 2048 70 1870 36800 3.56704 172.881 104.674 281.177 281.233
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1690 0.000128 4096 80 560 152200 28.4163 378.496 837.765 1244.72 1244.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1010 0.000512 2048 310 1200 28000 2.90406 3.47194 84.381 124.173 215.001 215.077
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1760 3.2e-05 4096 250 2940 581600 156.529 120.863 9818.36 3604.27 13700.2 13700.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 260 0.000256 4096 60 8660 16000 31.3406 13.8152 834.567 435.765 1315.62 1315.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 2000 0.000512 512 70 90 38200 0.940448 2.06506 51.262 54.3124 54.3695
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 730 3.2e-05 2048 150 1990 467200 125.495 55.8034 2935.24 1665.71 4782.44 4782.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1090 0.000512 2048 70 1870 36608 3.56842 194.188 104.394 302.205 302.262
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1690 0.000128 4096 80 560 152064 28.4208 445.892 837.861 1312.22 1312.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1010 0.000512 2048 310 1200 27648 2.86534 3.42835 97.9694 123.278 227.615 227.692
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1760 3.2e-05 4096 250 2940 581632 155.785 120.551 11575.9 3587.39 15439.8 15440
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 260 0.000256 4096 60 8660 16384 31.5177 13.9366 989.845 419.415 1454.84 1454.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 2000 0.000512 512 70 90 38144 0.938112 2.44122 51.289 54.7111 54.7679
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 730 3.2e-05 2048 150 1990 466944 125.795 56.0593 3430.23 1671.98 5284.26 5284.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1090 0.000512 2048 70 1875 37056 3.59034 139.524 104.908 248.077 248.135
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 1690 0.000128 4096 80 555 152512 28.4445 590.695 838.099 1457.29 1457.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1010 0.000512 2048 310 1200 28352 2.89878 3.47309 68.8618 128.486 203.796 203.868
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1760 3.2e-05 4096 250 2940 582272 155.784 120.449 8064.3 3581.07 11921.8 11922.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 260 0.000256 4096 60 8670 17664 31.3781 13.9479 747.772 419.177 1212.41 1212.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 2000 0.000512 512 70 90 38400 0.94208 3.30218 51.2937 55.581 55.638
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 730 3.2e-05 2048 150 1995 470016 126.094 55.9526 2394.23 1675.31 4251.79 4251.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1090 0.000512 2048 70 1875 37040 3.59152 143.16 104.886 251.693 251.747
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1690 0.000128 4096 80 555 152480 28.4242 307.171 837.963 1173.61 1173.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1010 0.000512 2048 310 1200 28320 2.91325 3.48064 69.3403 126.38 202.185 202.264
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1760 3.2e-05 4096 250 2940 582400 156.641 120.75 8118.63 3599.42 11995.7 11996
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 260 0.000256 4096 60 8670 17600 31.5965 13.9715 750.94 433.278 1229.92 1230.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 2000 0.000512 512 70 90 38400 0.941536 1.63226 51.2901 53.9089 53.9668
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 730 3.2e-05 2048 150 1995 469760 126.379 56.1005 2421.49 1675.32 4279.48 4279.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1090 0.000512 2048 70 1875 37008 3.57734 140.118 104.829 248.575 248.631
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1690 0.000128 4096 80 555 152496 28.4284 307.223 838.124 1173.82 1173.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1010 0.000512 2048 310 1200 28320 2.90064 3.47235 68.8045 126.137 201.387 201.462
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1760 3.2e-05 4096 250 2940 582144 156.078 120.608 8103.22 3598.95 11979.1 11979.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 260 0.000256 4096 60 8670 17664 31.3564 13.948 753.409 432.47 1231.32 1231.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 2000 0.000512 512 70 90 38400 0.94064 1.63056 51.2962 53.9117 53.9686
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 730 3.2e-05 2048 150 1995 468480 126.18 55.9986 2399.51 1672.65 4254.53 4254.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1090 0.000512 2048 70 1875 37016 3.58758 142.386 104.857 250.884 250.939
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1690 0.000128 4096 80 555 152488 28.4283 314.435 838.029 1180.94 1181
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1010 0.000512 2048 310 1200 28336 2.91408 3.48122 70.5843 125.148 202.203 202.277
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1760 3.2e-05 4096 250 2940 582176 156.355 120.679 8251.31 3598.27 12126.8 12127
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 260 0.000256 4096 60 8670 17472 31.4642 13.963 759.81 418.632 1224 1224.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 2000 0.000512 512 70 90 38360 0.939808 1.6855 51.2692 53.9377 53.9924
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 730 3.2e-05 2048 150 1995 469504 126.333 56.0229 2465.09 1672.49 4320.13 4320.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1090 0.000512 2048 70 1875 36992 3.58358 139.768 104.81 248.216 248.274
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1690 0.000128 4096 80 555 152448 28.4385 322.38 837.805 1188.67 1188.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1010 0.000512 2048 310 1200 28288 2.8912 3.46726 72.4282 125.702 204.566 204.644
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1760 3.2e-05 4096 250 2940 582144 156 120.498 8441.01 3599.95 12317.7 12317.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 260 0.000256 4096 60 8670 17408 31.3355 13.9197 746.856 420.429 1212.68 1212.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 2000 0.000512 512 70 90 38336 0.940768 1.71661 51.2577 53.9588 54.016
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 730 3.2e-05 2048 150 1995 468992 126.188 55.9896 2500.91 1675.12 4358.4 4358.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1090 0.000512 2048 70 1875 37008 3.59014 164.624 104.88 273.158 273.218
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1690 0.000128 4096 80 555 152424 28.4208 361.532 837.8 1227.8 1227.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1010 0.000512 2048 310 1200 28224 2.89587 3.46659 82.0267 125.298 213.761 213.837
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1760 3.2e-05 4096 250 2940 582048 156.355 120.746 9499.72 3603.09 13380.1 13380.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 260 0.000256 4096 60 8670 17280 31.3963 13.951 868.961 417.686 1332.13 1332.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 2000 0.000512 512 70 90 38376 0.948224 1.94429 51.2944 54.2296 54.2869
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 730 3.2e-05 2048 150 1995 470016 126.204 56.2115 2851.36 1674.75 4708.72 4708.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1090 0.000512 2048 70 1875 36960 3.58 161.218 104.881 269.733 269.789
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1690 0.000128 4096 80 555 152400 28.4354 353.02 838.763 1220.27 1220.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1010 0.000512 2048 310 1200 28160 2.89411 3.46522 80.3123 124.432 211.176 211.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1760 3.2e-05 4096 250 2940 582080 155.773 120.572 9264.41 3583.28 13124.3 13124.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 260 0.000256 4096 60 8670 16640 31.3085 13.8717 816.234 416.394 1277.95 1278.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 2000 0.000512 512 70 90 38320 0.938464 1.90211 51.2868 54.1716 54.2286
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 730 3.2e-05 2048 150 1995 468480 126.205 56.062 2775.3 1677.04 4634.81 4634.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1090 0.000512 2048 70 1875 36960 3.5839 170.662 104.827 279.126 279.182
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1690 0.000128 4096 80 555 152448 28.4274 377.811 838.133 1244.42 1244.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1010 0.000512 2048 310 1200 28032 2.88134 3.45331 85.3759 124.914 216.695 216.769
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1760 3.2e-05 4096 250 2940 582144 155.525 120.482 9870.21 3599.69 13746.1 13746.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 260 0.000256 4096 60 8670 16896 31.2341 13.8756 880.587 433.666 1359.49 1359.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 2000 0.000512 512 70 90 38304 0.940032 2.04141 51.2612 54.2858 54.3416
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 730 3.2e-05 2048 150 1995 466944 126.065 55.935 2946.59 1672.77 4801.56 4801.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1090 0.000512 2048 70 1875 36900 3.57222 169.486 104.765 277.874 277.933
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1690 0.000128 4096 80 555 152400 28.4157 374.409 838.56 1241.43 1241.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1010 0.000512 2048 310 1200 28200 2.89587 3.46573 85.1124 124.005 215.551 215.627
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1760 3.2e-05 4096 250 2940 582000 156.711 120.865 9810.36 3597.97 13686.1 13686.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 260 0.000256 4096 60 8670 16800 31.4934 13.9305 869.747 417.374 1332.67 1332.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 2000 0.000512 512 70 90 38300 0.942432 2.01795 51.2826 54.2873 54.3424
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 730 3.2e-05 2048 150 1995 467200 126.576 56.0993 2928.01 1675.17 4786.05 4786.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1090 0.000512 2048 70 1875 36960 3.59219 170.448 104.968 279.06 279.117
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1690 0.000128 4096 80 555 152432 28.4365 377.671 838.9 1245.05 1245.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1010 0.000512 2048 310 1200 28000 2.88358 3.4559 85.252 123.913 215.577 215.652
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1760 3.2e-05 4096 250 2940 581952 155.815 120.57 9890.79 3601.11 13768.5 13768.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 260 0.000256 4096 60 8670 17024 31.4321 13.955 889.359 423.177 1358.06 1358.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 2000 0.000512 512 70 90 38304 0.943968 2.03514 51.2971 54.3178 54.3727
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 730 3.2e-05 2048 150 1995 469504 125.764 55.9671 2968.22 1674.43 4824.57 4824.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1090 0.000512 2048 70 1875 36960 3.58182 168.106 104.97 276.71 276.766
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1690 0.000128 4096 80 555 152400 28.4292 371.82 838.614 1238.91 1238.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1010 0.000512 2048 310 1200 28080 2.90563 3.47354 83.8726 122.314 212.636 212.712
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1760 3.2e-05 4096 250 2940 581760 156.254 120.672 9769.61 3583.78 13630.5 13630.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 260 0.000256 4096 60 8670 17280 31.4091 13.9493 892.159 423.127 1360.78 1360.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 2000 0.000512 512 70 90 38280 0.940128 2.00134 51.2872 54.2747 54.3334
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 730 3.2e-05 2048 150 1995 464640 126.56 55.9615 2886.38 1682.86 4751.96 4752.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1090 0.000512 2048 70 1875 36864 3.56976 161.765 104.745 270.133 270.189
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1690 0.000128 4096 80 555 152320 28.4281 355.552 838.293 1222.32 1222.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1010 0.000512 2048 310 1200 28160 2.90054 3.48416 80.6084 125.417 212.482 212.556
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1760 3.2e-05 4096 250 2940 581632 155.982 120.524 9359.77 3627.03 13263.5 13263.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 260 0.000256 4096 60 8670 17408 31.3041 13.9244 860.554 435.555 1341.47 1341.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 2000 0.000512 512 70 90 38272 0.939136 1.916 51.2822 54.1804 54.239
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 730 3.2e-05 2048 150 1995 466944 125.853 55.9534 2783.82 1671.48 4637.3 4637.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1090 0.000512 2048 70 1875 36864 3.58083 181.858 104.828 290.321 290.376
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1690 0.000128 4096 80 555 152256 28.4273 414.876 837.608 1280.95 1281.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1010 0.000512 2048 310 1200 28032 2.89395 3.46707 93.9303 124.224 224.588 224.662
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1760 3.2e-05 4096 250 2940 581376 155.71 120.492 10816.2 3612.32 14704.9 14705.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 260 0.000256 4096 60 8670 15360 31.2412 13.7731 878.175 413.101 1336.43 1336.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 2000 0.000512 512 70 90 38208 0.943648 2.27328 51.267 54.5253 54.5813
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 730 3.2e-05 2048 150 1995 460800 126.45 55.62 3183.62 1664.77 5030.66 5030.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1090 0.000512 2048 70 1875 36800 3.56966 187.249 104.678 295.55 295.606
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1690 0.000128 4096 80 555 152200 28.427 418.07 837.345 1283.89 1283.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1010 0.000512 2048 310 1200 28000 2.90371 3.47517 93.8466 124.297 224.594 224.669
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1760 3.2e-05 4096 250 2940 581600 156.483 120.853 10884 3585.32 14746.9 14747.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 260 0.000256 4096 60 8670 16000 31.3484 13.8023 931.655 413.215 1390.15 1390.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 2000 0.000512 512 70 90 38200 0.940128 2.30605 51.2592 54.5497 54.6065
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 730 3.2e-05 2048 150 1995 460800 126.877 55.7998 3202.55 1665.5 5050.91 5051.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1090 0.000512 2048 70 1875 36608 3.56666 170.729 104.299 278.648 278.705
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1690 0.000128 4096 80 555 152064 28.4222 381.514 836.838 1246.82 1246.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1010 0.000512 2048 310 1200 27648 2.86928 3.4264 84.8396 123.23 214.436 214.512
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1760 3.2e-05 4096 250 2940 581632 155.711 120.571 9980.4 3584.34 13841.3 13841.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 260 0.000256 4096 60 8670 16384 31.5157 13.9376 856.618 419.089 1321.29 1321.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 2000 0.000512 512 70 90 38144 0.940032 2.12378 51.2634 54.3702 54.4295
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 730 3.2e-05 2048 150 1995 466944 125.823 55.8811 2967.49 1670.28 4819.68 4819.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1090 0.000512 2048 70 1880 37024 3.584 132.469 104.86 240.967 241.021
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1690 0.000128 4096 80 560 152480 28.4464 294.617 838.433 1161.54 1161.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1010 0.000512 2048 310 1200 28288 2.89942 3.47722 65.2646 125.655 197.368 197.443
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1760 3.2e-05 4096 250 2940 582016 155.827 120.488 7603.99 3601.46 11482 11482.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 260 0.000256 4096 60 8660 17920 31.3219 13.9428 715.003 419.356 1179.76 1179.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 2000 0.000512 512 70 100 38336 0.943232 1.70394 51.2917 53.9815 54.0398
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 730 3.2e-05 2048 150 2000 471040 125.8 56.2908 2273.68 1675.58 4131.54 4131.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1090 0.000512 2048 70 1880 37040 3.59219 147.36 104.904 255.908 255.965
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1690 0.000128 4096 80 560 152440 28.4262 326.445 837.951 1192.87 1192.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1010 0.000512 2048 310 1200 28320 2.91104 3.47267 73.4295 126.125 206.012 206.088
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1760 3.2e-05 4096 250 2940 582080 156.616 120.801 8546.49 3582.76 12406.9 12407.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 260 0.000256 4096 60 8660 17920 31.4472 13.9715 805.616 419.456 1270.63 1270.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 2000 0.000512 512 70 100 38320 0.94208 1.9152 51.2838 54.1848 54.2433
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 730 3.2e-05 2048 150 2000 471040 126.116 56.2975 2557.47 1675.35 4415.44 4415.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1090 0.000512 2048 70 1880 37008 3.58048 139.915 104.94 248.488 248.546
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1690 0.000128 4096 80 560 152448 28.4373 304.094 838.816 1171.39 1171.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1010 0.000512 2048 310 1200 28320 2.89962 3.48282 68.2964 125.298 200.049 200.122
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1760 3.2e-05 4096 250 2940 581952 156.014 120.652 7941.3 3603.19 11821.4 11821.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 260 0.000256 4096 60 8660 17664 31.3343 13.9508 738.187 419.073 1202.68 1202.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 2000 0.000512 512 70 100 38304 0.940992 1.76352 51.2967 54.0444 54.0994
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 730 3.2e-05 2048 150 2000 470016 125.892 56.0906 2377.99 1674.35 4234.51 4234.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1090 0.000512 2048 70 1880 37016 3.58742 141.857 104.897 250.394 250.453
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1690 0.000128 4096 80 560 152432 28.4407 310.606 838.104 1177.2 1177.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1010 0.000512 2048 310 1200 28336 2.91226 3.48006 69.7764 125.051 201.294 201.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1760 3.2e-05 4096 250 2940 581952 156.526 120.75 8068.24 3600.34 11946.1 11946.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 260 0.000256 4096 60 8660 17472 31.4695 13.9611 741.435 418.715 1205.72 1205.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 2000 0.000512 512 70 100 38304 0.94208 1.85798 51.2829 54.1269 54.1831
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 730 3.2e-05 2048 150 2000 469504 126.278 56.2797 2402.12 1672.89 4257.76 4257.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1090 0.000512 2048 70 1880 36992 3.58102 136.229 104.929 244.794 244.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1690 0.000128 4096 80 560 152448 28.459 314.931 838.813 1182.25 1182.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1010 0.000512 2048 310 1200 28160 2.89792 3.46522 70.2663 125.798 202.498 202.574
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1760 3.2e-05 4096 250 2940 581888 156.17 120.534 8179.75 3604.69 12061.4 12061.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 260 0.000256 4096 60 8660 17408 31.3108 13.9216 723.883 418.337 1187.58 1187.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 2000 0.000512 512 70 100 38272 0.939264 1.83296 51.2852 54.1011 54.1606
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 730 3.2e-05 2048 150 2000 471040 125.809 56.0013 2430.73 1676.83 4289.55 4289.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1090 0.000512 2048 70 1880 37008 3.5881 173.724 104.922 282.289 282.343
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1690 0.000128 4096 80 560 152424 28.4525 383.708 838.146 1250.35 1250.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1010 0.000512 2048 310 1200 28224 2.90205 3.46522 86.7969 124.189 217.428 217.507
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1760 3.2e-05 4096 250 2940 581760 156.48 120.801 9957.72 3582.23 13817.5 13817.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 260 0.000256 4096 60 8660 17280 31.3703 13.9461 907.75 417.808 1371.01 1371.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 2000 0.000512 512 70 100 38304 0.94208 2.24912 51.2927 54.5287 54.5844
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 730 3.2e-05 2048 150 2000 470016 126.098 56.1751 2987.97 1674.98 4845.42 4845.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1090 0.000512 2048 70 1880 36864 3.57597 126.111 104.799 234.539 234.598
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1690 0.000128 4096 80 560 152352 28.4353 267.356 838.729 1134.57 1134.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1010 0.000512 2048 310 1200 28224 2.90115 3.46966 60.806 125.542 192.791 192.871
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1760 3.2e-05 4096 250 2940 581184 155.949 120.663 6898.84 3603.86 10779.5 10779.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 260 0.000256 4096 60 8660 16128 31.3058 13.8375 588.054 415.35 1048.68 1048.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 2000 0.000512 512 70 100 38160 0.939936 1.6343 51.3352 53.9542 54.0142
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 730 3.2e-05 2048 150 2000 465408 125.972 55.9473 2056.98 1670.12 3909.21 3909.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1090 0.000512 2048 70 1880 36960 3.57942 168.537 104.781 276.951 277.011
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1690 0.000128 4096 80 560 152400 28.4153 369.879 837.802 1236.14 1236.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1010 0.000512 2048 310 1200 28160 2.89597 3.46726 83.2403 123.091 212.765 212.842
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1760 3.2e-05 4096 250 2940 581760 155.84 120.618 9663.96 3592.34 13533 13533.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 260 0.000256 4096 60 8660 17280 31.1832 13.8641 879.771 416.011 1340.96 1341.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 2000 0.000512 512 70 100 38240 0.95584 2.21594 51.2493 54.4649 54.5244
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 730 3.2e-05 2048 150 2000 471040 125.731 56.0333 2906.45 1675.15 4763.57 4763.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1090 0.000512 2048 70 1880 36800 3.56762 122.298 104.685 230.603 230.656
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1690 0.000128 4096 80 560 152320 28.4201 259.375 838.753 1126.6 1126.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1010 0.000512 2048 310 1200 27840 2.88115 3.45344 58.0902 125.176 189.675 189.751
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1760 3.2e-05 4096 250 2940 581760 155.483 120.485 6731.25 3604.15 10611.6 10611.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 260 0.000256 4096 60 8660 16640 41.4812 13.7837 589.911 426.556 1071.87 1071.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 2000 0.000512 512 70 100 38080 0.934432 1.57491 51.2205 53.7741 53.8284
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 730 3.2e-05 2048 150 2000 471040 125.466 55.9759 2025.3 1677.47 3884.41 3884.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1090 0.000512 2048 70 1880 36960 3.57805 157.213 104.915 265.759 265.811
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1690 0.000128 4096 80 560 152352 28.4221 346.778 838.357 1213.6 1213.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1010 0.000512 2048 310 1200 28032 2.88154 3.45088 77.5351 123.931 207.871 207.946
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1760 3.2e-05 4096 250 2940 581760 155.742 120.53 9068.69 3599.04 12944.2 12944.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 260 0.000256 4096 60 8660 16896 31.2488 13.8807 807.621 419.151 1272.03 1272.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 2000 0.000512 512 70 100 38208 0.94112 2.05398 51.2669 54.3041 54.3601
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 730 3.2e-05 2048 150 2000 470016 125.391 55.906 2714.47 1673.93 4569.89 4570.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1090 0.000512 2048 70 1880 36864 3.58246 117.947 104.859 226.442 226.503
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1690 0.000128 4096 80 560 152256 28.4223 247.595 838.003 1114.07 1114.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1010 0.000512 2048 310 1200 28032 2.89568 3.46522 56.1708 110.621 173.224 173.305
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1760 3.2e-05 4096 250 2940 581376 155.774 120.502 6419.33 3600.92 10296.7 10296.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 260 0.000256 4096 60 8660 15360 31.2653 13.7871 521.865 413.271 980.321 980.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 2000 0.000512 512 70 100 38016 0.936256 1.49389 51.1759 53.6482 53.7047
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 730 3.2e-05 2048 150 2000 466944 124.984 55.6302 1922.67 1665.02 3768.5 3768.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1090 0.000512 2048 70 1880 36900 3.58195 163.611 104.778 272.024 272.083
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1690 0.000128 4096 80 560 152400 28.4279 361.978 838.801 1229.25 1229.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1010 0.000512 2048 310 1200 28000 2.8991 3.46966 81.3851 124.003 211.829 211.903
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1760 3.2e-05 4096 250 2940 582000 156.756 120.85 9422.16 3603.43 13303.4 13303.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 260 0.000256 4096 60 8660 16800 31.5076 13.9288 834.461 417.368 1297.41 1297.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 2000 0.000512 512 70 100 38200 0.939008 2.13606 51.2718 54.3912 54.4487
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 730 3.2e-05 2048 150 2000 470400 125.93 56.0969 2827.73 1675.18 4685.14 4685.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1090 0.000512 2048 70 1880 36800 3.56966 119.831 104.79 228.245 228.301
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1690 0.000128 4096 80 560 152200 28.4404 254.336 838.301 1121.12 1121.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1010 0.000512 2048 310 1200 28000 2.90406 3.47478 57.6209 124.386 188.456 188.534
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1760 3.2e-05 4096 250 2940 581600 156.445 120.862 6608.23 3588.61 10474.4 10474.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 260 0.000256 4096 60 8660 16000 31.3383 13.8037 558.788 413.658 1017.72 1017.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 2000 0.000512 512 70 100 38000 0.93552 1.50118 51.1992 53.6799 53.7367
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 730 3.2e-05 2048 150 2000 467200 125.365 55.8697 1971.07 1667.05 3819.54 3819.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1090 0.000512 2048 70 1880 36960 3.58765 202.778 104.985 311.405 311.462
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1690 0.000128 4096 80 560 152320 28.4216 461.752 838.492 1328.71 1328.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1010 0.000512 2048 310 1200 28000 2.88387 3.45552 103.537 123.514 233.465 233.538
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1760 3.2e-05 4096 250 2940 581504 155.988 120.646 11923.8 3608.26 15808.9 15809.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 260 0.000256 4096 60 8660 17024 31.4075 13.9571 1068.8 419.247 1533.54 1533.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 2000 0.000512 512 70 100 38192 0.939456 2.84672 51.2668 55.095 55.1514
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 730 3.2e-05 2048 150 2000 469504 125.662 56.0148 3563.63 1674.39 5419.89 5420.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1090 0.000512 2048 70 1880 36736 3.56762 137.108 104.603 245.334 245.391
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1690 0.000128 4096 80 560 152096 28.4343 303.325 837.208 1169.01 1169.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1010 0.000512 2048 310 1200 27776 2.87539 3.44371 67.6309 123.585 197.607 197.681
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1760 3.2e-05 4096 250 2940 581504 167.875 120.518 7917.69 3596.12 11802.4 11802.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 260 0.000256 4096 60 8660 16128 31.1739 13.822 664.785 426.512 1136.43 1136.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 2000 0.000512 512 70 100 38080 0.94208 1.86976 51.2453 54.0991 54.1573
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 730 3.2e-05 2048 150 2000 465920 126.243 55.9337 2341.66 1673.33 4197.37 4197.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1090 0.000512 2048 70 1880 36960 3.58 194.765 105.007 303.41 303.465
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1690 0.000128 4096 80 560 152280 28.4221 443.775 838.312 1310.56 1310.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1010 0.000512 2048 310 1200 28080 2.90454 3.46858 99.4918 124.203 230.14 230.215
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1760 3.2e-05 4096 250 2940 581280 156.304 120.759 11515.8 3604.43 15397.6 15397.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 260 0.000256 4096 60 8660 17280 31.3949 13.9507 1048.87 418.325 1512.68 1512.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 2000 0.000512 512 70 100 38160 0.941312 2.74336 51.2507 54.9778 55.036
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 730 3.2e-05 2048 150 2000 468480 125.652 55.9518 3432.2 1670.39 5284.39 5284.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1090 0.000512 2048 70 1880 36720 3.57078 136.552 104.585 244.762 244.817
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1690 0.000128 4096 80 560 152160 28.4263 300.965 837.515 1166.95 1167.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1010 0.000512 2048 310 1200 27360 2.86723 3.4207 66.2942 123.279 195.937 196.008
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1760 3.2e-05 4096 250 2940 580800 155.875 120.642 7770.86 3582.28 11629.9 11630.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 260 0.000256 4096 60 8660 15360 31.2684 13.7949 627.478 413.544 1086.22 1086.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 2000 0.000512 512 70 100 37920 0.939808 1.79549 50.098 52.8765 52.9326
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 730 3.2e-05 2048 150 2000 468480 125.502 55.8993 2316.24 1669.02 4166.85 4167
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1090 0.000512 2048 70 1880 36864 3.57376 190.092 104.671 298.392 298.447
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1690 0.000128 4096 80 560 152320 28.4127 432.386 837.796 1298.64 1298.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1010 0.000512 2048 310 1200 28160 2.89587 3.4857 96.7674 125.341 228.564 228.639
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1760 3.2e-05 4096 250 2940 581632 155.875 120.54 11233.3 3601.06 15111 15111.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 260 0.000256 4096 60 8660 17408 31.2804 13.9279 1026.26 418.343 1489.95 1490.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 2000 0.000512 512 70 100 38144 0.940448 2.6153 51.2204 54.8208 54.879
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 730 3.2e-05 2048 150 2000 466944 125.775 55.9124 3333.78 1670.21 5185.87 5186.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1090 0.000512 2048 70 1880 36608 3.5631 134.057 104.426 242.099 242.153
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1690 0.000128 4096 80 560 152064 28.4309 290.716 837.882 1157.07 1157.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1010 0.000512 2048 310 1200 27648 2.86352 3.43008 64.1735 124.518 195.056 195.129
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1760 3.2e-05 4096 250 2940 581632 155.669 120.543 7527.92 3587.61 11392 11392.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 260 0.000256 4096 60 8660 16384 31.5171 13.9391 644.676 419.39 1109.65 1109.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 2000 0.000512 512 70 100 37888 0.93664 1.72646 50.1043 52.8117 52.8696
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 730 3.2e-05 2048 150 2000 466944 125.73 55.9006 2226.46 1672.03 4080.31 4080.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1090 0.000512 2048 70 1880 36864 3.58205 168.892 104.851 277.379 277.435
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1690 0.000128 4096 80 560 152256 28.4162 378.883 837.762 1245.11 1245.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1010 0.000512 2048 310 1200 28032 2.89222 3.46752 84.5482 122.113 213.091 213.166
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1760 3.2e-05 4096 250 2940 581376 155.733 120.513 9831.71 3581.89 13690.1 13690.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 260 0.000256 4096 60 8660 15360 31.2722 13.781 791.335 413.274 1249.79 1249.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 2000 0.000512 512 70 100 38016 0.937984 2.27328 51.1757 54.4296 54.4853
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 730 3.2e-05 2048 150 2000 466944 124.996 55.6728 2913.17 1664.75 4758.78 4758.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1090 0.000512 2048 70 1880 36480 3.56358 122.669 104.322 230.609 230.667
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1690 0.000128 4096 80 560 152064 28.4152 262.836 837.746 1129.04 1129.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1010 0.000512 2048 310 1200 27648 2.88227 3.45088 59.0341 123.746 189.187 189.264
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1760 3.2e-05 4096 250 2940 580608 155.67 120.448 6813.09 3579.75 10669.2 10669.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 260 0.000256 4096 60 8660 15360 31.3159 13.7997 551.44 414.178 1010.86 1010.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 2000 0.000512 512 70 100 37632 0.933888 1.62083 49.996 52.5933 52.6508
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 730 3.2e-05 2048 150 2000 454656 125.645 55.1869 1981.68 1648.77 3811.47 3811.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1090 0.000512 2048 70 1880 36800 3.57626 174.556 104.709 282.893 282.954
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1690 0.000128 4096 80 560 152200 28.4078 387.963 837.634 1254.05 1254.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1010 0.000512 2048 310 1200 28000 2.90189 3.47418 87.3879 119.016 212.851 212.928
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1760 3.2e-05 4096 250 2940 581600 156.451 120.845 10028.3 3586.66 13892.4 13892.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 260 0.000256 4096 60 8660 16000 31.3357 13.8089 852.236 413.332 1310.84 1310.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 2000 0.000512 512 70 100 38000 0.938368 2.26304 51.1761 54.4214 54.4788
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 730 3.2e-05 2048 150 2000 467200 125.388 55.8012 2992.64 1665.72 4839.74 4839.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1090 0.000512 2048 70 1880 36400 3.54934 131.049 104.24 238.894 238.951
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1690 0.000128 4096 80 560 152000 28.4237 275.196 838.197 1141.86 1141.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1010 0.000512 2048 310 1200 27200 2.88579 3.44694 60.4786 122.774 189.66 189.737
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1760 3.2e-05 4096 250 2940 580800 155.964 120.673 7153.13 3604.52 11034.5 11034.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 260 0.000256 4096 60 8660 16000 31.2596 13.8301 614.024 414.681 1073.93 1074.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 2000 0.000512 512 70 100 37600 0.932032 1.60432 50.0118 52.5898 52.6495
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 730 3.2e-05 2048 150 2000 460800 124.501 55.2657 2124.52 1650.22 3954.71 3954.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1090 0.000512 2048 70 1872 37056 3.59312 130.936 104.993 239.576 239.632
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1690 0.000128 4096 80 552 152512 28.4396 286.558 838.698 1153.74 1153.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1010 0.000512 2048 310 1200 28416 2.89792 3.47222 64.1905 125.23 195.868 195.944
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1760 3.2e-05 4096 250 2952 581760 155.952 120.541 7558.96 3586.63 11422.3 11422.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 260 0.000256 4096 60 8664 17664 31.3472 13.9539 698.635 419.521 1163.6 1163.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 2000 0.000512 512 70 96 38368 0.94208 1.61792 51.3108 53.9123 53.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 730 3.2e-05 2048 150 1992 467968 126.328 56.0035 2227.34 1676.74 4086.61 4086.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1090 0.000512 2048 70 1872 37040 3.59059 137.581 104.968 246.193 246.249
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1690 0.000128 4096 80 552 152520 28.4365 298.893 838.776 1166.15 1166.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1010 0.000512 2048 310 1200 28400 2.91354 3.47546 67.9736 125.084 199.517 199.589
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1760 3.2e-05 4096 250 2952 581920 156.737 120.818 7951.06 3605.02 11833.9 11834
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 260 0.000256 4096 60 8664 17600 31.5079 13.9715 733.818 424.074 1203.51 1203.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 2000 0.000512 512 70 96 38360 0.938272 1.69306 51.3159 53.9898 54.0468
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 730 3.2e-05 2048 150 1992 467200 126.857 56.14 2350.66 1676.75 4210.61 4210.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1090 0.000512 2048 70 1872 37008 3.5807 137.695 104.833 246.162 246.219
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1690 0.000128 4096 80 552 152496 28.4381 294.451 838.128 1161.06 1161.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1010 0.000512 2048 310 1200 28416 2.90611 3.4751 67.5995 125.058 199.11 199.187
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1760 3.2e-05 4096 250 2952 581568 156.211 120.685 7828.79 3602.55 11708.5 11708.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 260 0.000256 4096 60 8664 17664 31.3177 13.9473 726.089 418.751 1190.24 1190.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 2000 0.000512 512 70 96 38352 0.940032 1.71485 51.3012 53.9996 54.0551
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 730 3.2e-05 2048 150 1992 466944 126.429 55.9807 2312.87 1672.88 4168.36 4168.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1090 0.000512 2048 70 1872 36960 3.57994 95.3936 104.83 203.857 203.911
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1690 0.000128 4096 80 552 152448 28.4439 189 838.098 1055.59 1055.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1010 0.000512 2048 310 1200 28224 2.88403 3.45488 43.426 123.677 173.512 173.589
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1760 3.2e-05 4096 250 2952 581376 155.846 120.587 5060.35 3604.81 8941.81 8942
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 260 0.000256 4096 60 8664 16896 31.2466 13.877 448.068 416.908 910.235 910.348
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 2000 0.000512 512 70 96 38304 0.94528 1.13981 51.2924 53.4197 53.4772
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 730 3.2e-05 2048 150 1992 466944 126.131 55.9862 1496.42 1672.93 3351.67 3351.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1090 0.000512 2048 70 1872 37016 3.59629 156.953 104.939 265.542 265.603
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1690 0.000128 4096 80 552 152488 28.4325 343.636 838.608 1210.72 1210.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1010 0.000512 2048 310 1200 28336 2.9065 3.47613 78.0221 124.342 208.821 208.899
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1760 3.2e-05 4096 250 2952 581504 156.215 120.787 9088.37 3586.94 12952.5 12952.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 260 0.000256 4096 60 8664 17472 31.4275 13.971 831.404 418.956 1295.9 1296.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 2000 0.000512 512 70 96 38360 0.94208 2.02342 51.326 54.3356 54.3935
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 730 3.2e-05 2048 150 1992 465920 126.63 56.0776 2661.55 1673.82 4518.28 4518.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1090 0.000512 2048 70 1872 36960 3.59219 106.745 104.96 215.349 215.407
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1690 0.000128 4096 80 552 152432 28.4361 217.554 838.791 1084.82 1084.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1010 0.000512 2048 310 1200 28000 2.88051 3.45603 49.3088 123.906 179.623 179.696
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1760 3.2e-05 4096 250 2952 581056 156.108 120.717 5723.1 3588.32 9588.47 9588.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 260 0.000256 4096 60 8664 17024 31.4183 13.9476 509.811 419.241 974.553 974.665
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 2000 0.000512 512 70 96 38304 0.941664 1.31232 51.3236 53.6232 53.6781
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 730 3.2e-05 2048 150 1992 465920 126.317 56.0387 1687.39 1674.39 3544.33 3544.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1090 0.000512 2048 70 1872 36992 3.58605 145.146 104.819 253.603 253.662
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1690 0.000128 4096 80 552 152448 28.4248 334.25 837.841 1200.56 1200.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1010 0.000512 2048 310 1200 28288 2.89501 3.46531 75.7862 125.184 207.406 207.483
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1760 3.2e-05 4096 250 2952 581632 156.085 120.606 8807.32 3603.16 12687.4 12687.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 260 0.000256 4096 60 8664 17408 31.2791 13.9222 774.624 418.019 1237.98 1238.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 2000 0.000512 512 70 96 38336 0.941952 1.94304 51.2889 54.2163 54.2747
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 730 3.2e-05 2048 150 1992 466944 126.443 55.9882 2590.77 1675.45 4448.86 4449.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1090 0.000512 2048 70 1872 36864 3.57552 99.1026 104.648 207.379 207.436
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1690 0.000128 4096 80 552 152320 28.4279 222.75 837.668 1088.89 1088.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1010 0.000512 2048 310 1200 28160 2.90032 3.4857 50.4897 108.147 165.095 165.169
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1760 3.2e-05 4096 250 2952 581120 155.98 120.579 5816.13 3603.84 9696.76 9696.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 260 0.000256 4096 60 8664 17408 31.2977 13.9203 496.836 418.351 960.535 960.647
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 2000 0.000512 512 70 96 38272 0.94272 1.32061 51.288 53.5946 53.6478
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 730 3.2e-05 2048 150 1992 462848 126.741 55.8489 1683.93 1670.06 3536.77 3536.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1090 0.000512 2048 70 1872 37008 3.59293 167.156 104.88 275.681 275.739
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1690 0.000128 4096 80 552 152496 28.4212 362.49 838.118 1229.07 1229.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1010 0.000512 2048 310 1200 28224 2.90093 3.46522 82.8608 125.1 214.4 214.474
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1760 3.2e-05 4096 250 2952 581472 156.508 120.821 9620.49 3583.14 13481.2 13481.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 260 0.000256 4096 60 8664 17280 31.3759 13.9453 873.913 417.698 1337.06 1337.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 2000 0.000512 512 70 96 38304 0.943744 2.08093 51.2737 54.3408 54.3951
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 730 3.2e-05 2048 150 1992 467712 126.442 56.0722 2852.75 1674.85 4710.3 4710.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1090 0.000512 2048 70 1872 36864 3.57581 122.266 104.689 230.586 230.639
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1690 0.000128 4096 80 552 152352 28.4235 252.815 837.748 1119.03 1119.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1010 0.000512 2048 310 1200 28224 2.89587 3.47136 58.3906 124.385 189.214 189.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1760 3.2e-05 4096 250 2952 581184 155.967 120.685 6723.05 3582.39 10582.3 10582.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 260 0.000256 4096 60 8664 16128 31.2807 13.8404 571.008 415.091 1031.35 1031.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 2000 0.000512 512 70 96 38160 0.940544 1.47178 51.2225 53.6789 53.7379
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 730 3.2e-05 2048 150 1992 465408 125.997 55.9695 1988.02 1668.75 3838.93 3839.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1090 0.000512 2048 70 1872 36960 3.5793 156.747 104.876 265.259 265.313
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1690 0.000128 4096 80 552 152480 28.4239 345.354 838.865 1212.69 1212.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1010 0.000512 2048 310 1200 28320 2.89578 3.46522 78.6894 124.17 209.292 209.366
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1760 3.2e-05 4096 250 2952 581440 155.983 120.655 9156.91 3587.25 13021 13021.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 260 0.000256 4096 60 8664 16640 31.2789 13.8612 801.06 416.381 1262.71 1262.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 2000 0.000512 512 70 96 38320 0.945536 1.98704 51.3132 54.2878 54.3455
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 730 3.2e-05 2048 150 1992 465920 126.632 56.074 2704.84 1677.14 4564.88 4565.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1090 0.000512 2048 70 1872 36800 3.57168 117.873 104.658 226.157 226.213
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1690 0.000128 4096 80 552 152320 28.416 246.015 838.433 1112.91 1112.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1010 0.000512 2048 310 1200 28160 2.88666 3.45498 56.526 108.314 171.254 171.332
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1760 3.2e-05 4096 250 2952 581120 155.7 120.598 6514.54 3601.88 10392.9 10393.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 260 0.000256 4096 60 8664 15360 31.2296 13.7828 525.601 413.428 984.171 984.279
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 2000 0.000512 512 70 96 38240 0.942592 1.47866 51.3088 53.7716 53.8275
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 730 3.2e-05 2048 150 1992 465920 126.414 56.0085 1931.13 1677.27 3791.01 3791.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1090 0.000512 2048 70 1872 36960 3.58067 195.211 104.918 303.762 303.817
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1690 0.000128 4096 80 552 152448 28.4357 441.686 838.799 1308.97 1309.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1010 0.000512 2048 310 1200 28224 2.88054 3.45558 101.038 125.017 232.464 232.534
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1760 3.2e-05 4096 250 2952 581376 155.65 120.576 11605.5 3588.42 15470.4 15470.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 260 0.000256 4096 60 8664 16896 31.224 13.8752 1029.14 417.346 1491.72 1491.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 2000 0.000512 512 70 96 38304 0.944288 2.62554 51.3126 54.9268 54.9834
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 730 3.2e-05 2048 150 1992 466944 125.977 56.0184 3438.81 1688.49 5309.49 5309.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1090 0.000512 2048 70 1872 36864 3.58358 131.217 104.82 239.673 239.729
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1690 0.000128 4096 80 552 152256 28.424 283.159 837.468 1149.1 1149.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1010 0.000512 2048 310 1200 28032 2.89498 3.46915 64.2871 124.171 194.895 194.971
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1760 3.2e-05 4096 250 2952 580608 155.975 120.623 7555.92 3586.86 11419.6 11419.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 260 0.000256 4096 60 8664 15360 31.2587 13.7792 601.985 413.22 1060.38 1060.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 2000 0.000512 512 70 96 38208 0.944288 1.72237 51.286 53.9997 54.0588
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 730 3.2e-05 2048 150 1992 460800 126.456 55.6524 2203.58 1664.76 4050.64 4050.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1090 0.000512 2048 70 1872 36900 3.56762 193.759 104.764 302.147 302.206
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1690 0.000128 4096 80 552 152400 28.4191 434.916 838.556 1301.94 1302
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1010 0.000512 2048 310 1200 28200 2.90189 3.46262 98.947 125.065 230.45 230.519
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1760 3.2e-05 4096 250 2952 581600 156.784 120.91 11494.1 3601.28 15373.3 15373.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 260 0.000256 4096 60 8664 16800 31.5063 13.9281 1012.78 417.342 1475.69 1475.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 2000 0.000512 512 70 96 38300 0.942912 2.62762 51.3156 54.9301 54.9868
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 730 3.2e-05 2048 150 1992 467200 126.483 56.1213 3388.39 1675.49 5246.67 5246.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1090 0.000512 2048 70 1872 36800 3.57331 136.61 104.672 244.908 244.965
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1690 0.000128 4096 80 552 152200 28.4475 294.505 837.229 1160.23 1160.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1010 0.000512 2048 310 1200 28000 2.90589 3.4745 67.3188 125.265 199.033 199.107
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1760 3.2e-05 4096 250 2952 581600 156.463 120.851 7786.28 3586.07 11649.9 11650.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 260 0.000256 4096 60 8664 16000 31.3438 13.8111 651.531 425.338 1122.16 1122.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 2000 0.000512 512 70 96 38200 0.944064 1.76339 51.2881 54.0382 54.0925
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 730 3.2e-05 2048 150 1992 460800 126.843 55.7815 2266.22 1665.48 4114.51 4114.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1090 0.000512 2048 70 1872 36960 3.58941 188.869 104.861 297.371 297.428
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1690 0.000128 4096 80 552 152432 28.4345 427.411 838.011 1293.9 1293.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1010 0.000512 2048 310 1200 28000 2.88294 3.45347 96.7174 124.866 227.992 228.065
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1760 3.2e-05 4096 250 2952 581056 156.158 120.71 11298.1 3584.22 15159.4 15159.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 260 0.000256 4096 60 8664 17024 31.4218 13.9489 1008.06 418.919 1472.48 1472.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 2000 0.000512 512 70 96 38304 0.943552 2.55315 51.3038 54.8428 54.8966
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 730 3.2e-05 2048 150 1992 465920 126.336 56.15 3335.56 1672.8 5191.03 5191.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1090 0.000512 2048 70 1872 36736 3.56352 130.781 104.548 238.944 239
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1690 0.000128 4096 80 552 152320 28.4371 281.109 837.89 1147.48 1147.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1010 0.000512 2048 310 1200 27776 2.87802 3.44822 63.5804 122.596 192.58 192.655
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1760 3.2e-05 4096 250 2952 580608 155.899 120.662 7415.82 3587.26 11279.9 11280.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 260 0.000256 4096 60 8664 16128 31.1924 13.8179 627.565 414.69 1087.39 1087.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 2000 0.000512 512 70 96 38080 0.940352 1.59421 51.2245 53.8033 53.862
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 730 3.2e-05 2048 150 1992 465920 126.227 55.9109 2195.85 1672.88 4051.06 4051.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1090 0.000512 2048 70 1872 36960 3.5881 182.021 104.853 290.515 290.576
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1690 0.000128 4096 80 552 152400 28.4221 412.395 837.628 1278.49 1278.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1010 0.000512 2048 310 1200 28320 2.9071 3.47558 94.5765 124.147 225.185 225.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1760 3.2e-05 4096 250 2952 581280 156.371 120.746 10881.9 3597.22 14756.4 14756.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 260 0.000256 4096 60 8664 17280 31.4148 13.9419 986.478 417.745 1449.71 1449.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 2000 0.000512 512 70 96 38280 0.94416 2.38387 51.2844 54.6574 54.7164
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 730 3.2e-05 2048 150 1992 464640 126.476 55.9616 3210.86 1668.21 5061.7 5061.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1090 0.000512 2048 70 1872 36720 3.56726 125.473 104.658 233.751 233.806
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1690 0.000128 4096 80 552 152160 28.4262 265.769 838.015 1132.25 1132.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1010 0.000512 2048 310 1200 27840 2.87142 3.42106 60.6149 124.439 191.42 191.495
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1760 3.2e-05 4096 250 2952 580800 155.858 120.635 7013.17 3603.26 10893.1 10893.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 260 0.000256 4096 60 8664 15360 31.2631 13.7964 566.024 413.907 1025.12 1025.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 2000 0.000512 512 70 96 38160 0.94208 1.62253 51.313 53.9204 53.9791
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 730 3.2e-05 2048 150 1992 460800 127.071 56.0415 2052.75 1670.59 3906.64 3906.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1090 0.000512 2048 70 1872 36864 3.57213 176.232 104.735 284.593 284.651
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1690 0.000128 4096 80 552 152320 28.4265 394.199 838.176 1260.85 1260.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1010 0.000512 2048 310 1200 28160 2.89834 3.47955 90.1518 122.308 218.912 218.985
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1760 3.2e-05 4096 250 2952 581120 156.083 120.604 10398.5 3588.31 14263.7 14263.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 260 0.000256 4096 60 8664 17408 31.2945 13.928 951.889 418.772 1416.01 1416.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 2000 0.000512 512 70 96 38272 0.94256 2.30214 51.3117 54.6006 54.657
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 730 3.2e-05 2048 150 1992 462848 126.779 55.8551 3054.47 1671.48 4908.77 4908.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1090 0.000512 2048 70 1872 36608 3.5624 124.362 104.378 232.356 232.413
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1690 0.000128 4096 80 552 152064 28.4436 265.772 837.37 1131.63 1131.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1010 0.000512 2048 310 1200 27648 2.86906 3.43203 60.1518 124.385 190.91 190.982
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1760 3.2e-05 4096 250 2952 580608 156.101 120.709 7093.76 3610.44 10981.2 10981.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 260 0.000256 4096 60 8664 16384 31.5303 13.9356 608.197 419.399 1073.19 1073.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 2000 0.000512 512 70 96 38144 0.94208 1.5991 51.3069 53.8903 53.9505
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 730 3.2e-05 2048 150 1992 458752 127.566 55.8443 2052.75 1671.58 3907.94 3908.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1090 0.000512 2048 70 1875 37056 3.59136 146.941 105 255.585 255.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1690 0.000128 4096 80 575 152384 28.4587 336.622 838.857 1203.98 1204.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1010 0.000512 2048 310 1200 28288 2.89107 3.46998 73.0932 125.686 205.213 205.287
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1760 3.2e-05 4096 250 2950 581888 155.736 120.49 8516.26 3616.36 12409.1 12409.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 260 0.000256 4096 60 8675 17664 31.3455 13.9322 790.8 432.882 1269.09 1269.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 2000 0.000512 512 70 100 38336 0.94064 1.92102 51.3093 54.2153 54.2738
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 730 3.2e-05 2048 150 2000 468992 126.004 56.2553 2534.15 1676.76 4393.37 4393.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1090 0.000512 2048 70 1875 37040 3.59862 133.614 104.89 242.155 242.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1690 0.000128 4096 80 575 152360 28.4405 298.932 838.019 1165.44 1165.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1010 0.000512 2048 310 1200 28240 2.90816 3.47136 65.5163 126.246 198.214 198.289
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1760 3.2e-05 4096 250 2950 581920 156.686 120.819 7639.09 3601.97 11518.8 11519
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 260 0.000256 4096 60 8675 17600 31.5164 13.9722 706.327 419.332 1171.29 1171.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 2000 0.000512 512 70 100 38320 0.941056 1.69139 51.282 53.9568 54.0155
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 730 3.2e-05 2048 150 2000 468480 126.533 56.1132 2272.39 1675.3 4130.53 4130.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1090 0.000512 2048 70 1875 36960 3.58195 94.028 104.783 202.442 202.498
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1690 0.000128 4096 80 575 152320 28.4611 192.549 838.04 1059.09 1059.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1010 0.000512 2048 310 1200 28160 2.89222 3.46134 42.5549 124.449 173.43 173.506
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1760 3.2e-05 4096 250 2950 581440 156.159 120.685 4921.44 3602.48 8800.97 8801.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 260 0.000256 4096 60 8675 16640 31.307 13.8629 429.942 415.94 891.18 891.291
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 2000 0.000512 512 70 100 38240 0.94208 1.14074 51.2545 53.3812 53.4382
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 730 3.2e-05 2048 150 2000 468480 126.271 56.0818 1467.23 1675.46 3325.24 3325.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1090 0.000512 2048 70 1875 37008 3.58221 142.082 104.804 250.522 250.579
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1690 0.000128 4096 80 575 152352 28.4285 318.738 837.878 1185.09 1185.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1010 0.000512 2048 310 1200 28224 2.90202 3.4689 69.7979 124.918 201.158 201.231
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1760 3.2e-05 4096 250 2950 581760 156.118 120.654 8148.16 3600.26 12025.4 12025.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 260 0.000256 4096 60 8675 17280 31.412 13.9486 739.558 418.599 1203.65 1203.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 2000 0.000512 512 70 100 38304 0.940032 1.82963 51.274 54.0881 54.1448
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 730 3.2e-05 2048 150 2000 466944 126.426 56.0202 2414.59 1672.28 4269.52 4269.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1090 0.000512 2048 70 1875 36960 3.58246 97.7918 104.807 206.236 206.291
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1690 0.000128 4096 80 575 152256 28.4037 203.989 837.658 1070.09 1070.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1010 0.000512 2048 310 1200 28032 2.88026 3.45565 45.0713 124.142 175.62 175.698
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1760 3.2e-05 4096 250 2950 581760 155.654 120.523 5258.55 3601.71 9136.66 9136.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 260 0.000256 4096 60 8675 16896 31.2519 13.8793 466.327 416.634 928.225 928.335
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 2000 0.000512 512 70 100 38208 0.9416 1.20832 51.2372 53.4311 53.4917
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 730 3.2e-05 2048 150 2000 466944 126.088 55.9187 1560.75 1672.48 3415.43 3415.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1090 0.000512 2048 70 1875 37016 3.58646 150.454 104.869 258.964 259.022
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1690 0.000128 4096 80 575 152320 28.4324 344.633 837.925 1211.04 1211.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1010 0.000512 2048 310 1200 28224 2.90685 3.48365 74.9707 124.267 205.7 205.775
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1760 3.2e-05 4096 250 2950 581728 156.229 120.743 8727.62 3600.97 12605.8 12606
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 260 0.000256 4096 60 8675 17472 31.4338 13.9628 801.503 418.65 1265.68 1265.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 2000 0.000512 512 70 100 38304 0.939488 2.02122 51.2832 54.2869 54.3457
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 730 3.2e-05 2048 150 2000 467712 126.286 56.051 2572.14 1672.65 4427.31 4427.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1090 0.000512 2048 70 1875 36960 3.59498 101.833 104.869 210.349 210.407
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1690 0.000128 4096 80 575 152208 28.4187 218.108 837.605 1084.18 1084.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1010 0.000512 2048 310 1200 28000 2.88358 3.45907 47.6954 109.008 163.119 163.198
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1760 3.2e-05 4096 250 2950 581504 156.021 120.698 5501.25 3601.02 9379.2 9379.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 260 0.000256 4096 60 8675 17024 31.4178 13.9551 490.967 418.839 955.316 955.439
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 2000 0.000512 512 70 100 38192 0.942112 1.32285 51.242 53.5514 53.6064
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 730 3.2e-05 2048 150 2000 465920 126.346 56.0706 1623.64 1672.76 3479.01 3479.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1090 0.000512 2048 70 1875 36992 3.58592 150.2 104.798 258.634 258.689
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1690 0.000128 4096 80 575 152320 28.4262 357.165 837.762 1223.4 1223.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1010 0.000512 2048 310 1200 28160 2.88973 3.46288 78.292 124.089 208.804 208.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1760 3.2e-05 4096 250 2950 581888 156.009 120.572 9027.89 3601.27 12906 12906.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 260 0.000256 4096 60 8675 17408 31.2857 13.9203 811.083 417.798 1274.22 1274.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 2000 0.000512 512 70 100 38272 0.93872 2.06352 51.26 54.306 54.3662
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 730 3.2e-05 2048 150 2000 468992 125.959 56.07 2685.11 1674.98 4542.32 4542.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1090 0.000512 2048 70 1875 36864 3.57411 102.861 104.668 211.157 211.212
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1690 0.000128 4096 80 575 152192 28.4136 238.22 837.73 1104.41 1104.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1010 0.000512 2048 310 1200 28160 2.9 3.48445 52.5049 121.937 180.898 180.972
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1760 3.2e-05 4096 250 2950 581632 155.89 120.525 5989.34 3601.61 9867.58 9867.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 260 0.000256 4096 60 8675 17408 31.2754 13.953 519.423 418.401 983.181 983.292
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 2000 0.000512 512 70 100 38144 0.940416 1.41043 51.2267 53.6203 53.677
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 730 3.2e-05 2048 150 2000 466944 125.699 56.0947 1765.27 1670.33 3617.58 3617.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1090 0.000512 2048 70 1875 37008 3.5912 167.764 104.895 276.303 276.361
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1690 0.000128 4096 80 575 152280 28.4095 376.978 837.805 1243.24 1243.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1010 0.000512 2048 310 1200 28080 2.90166 3.4616 82.5742 122.004 211.013 211.089
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1760 3.2e-05 4096 250 2950 581472 156.53 120.848 9600.26 3583.43 13461.3 13461.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 260 0.000256 4096 60 8675 17280 31.3818 13.9428 876.377 427.311 1349.15 1349.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 2000 0.000512 512 70 100 38304 0.94208 2.1729 51.2863 54.4447 54.4993
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 730 3.2e-05 2048 150 2000 467712 126.538 56.0894 2857.78 1674.87 4715.47 4715.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1090 0.000512 2048 70 1875 36864 3.57786 124.66 104.702 232.994 233.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1690 0.000128 4096 80 575 152208 28.4008 269.777 837.798 1136.02 1136.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1010 0.000512 2048 310 1200 27936 2.89798 3.47347 59.5358 124.416 190.395 190.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1760 3.2e-05 4096 250 2950 581184 155.916 120.677 6848.6 3582.44 10707.8 10708
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 260 0.000256 4096 60 8675 16128 31.2985 13.8404 584.31 414.998 1044.58 1044.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 2000 0.000512 512 70 100 38160 0.941056 1.58106 51.2427 53.8083 53.8643
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 730 3.2e-05 2048 150 2000 465408 126.013 55.8797 2036.91 1668.78 3887.77 3887.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1090 0.000512 2048 70 1875 36960 3.5816 162.503 104.756 270.895 270.952
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1690 0.000128 4096 80 575 152320 28.4385 366.35 837.837 1232.67 1232.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1010 0.000512 2048 310 1200 28160 2.8913 3.46566 80.7288 124.052 211.215 211.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1760 3.2e-05 4096 250 2950 581440 155.985 120.672 9317.75 3600.75 13195.4 13195.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 260 0.000256 4096 60 8675 16640 31.2955 13.8624 815.766 425.044 1286.11 1286.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 2000 0.000512 512 70 100 38240 0.944416 2.09715 51.2459 54.3314 54.3867
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 730 3.2e-05 2048 150 2000 468480 126.132 56.074 2778.34 1675.03 4635.78 4635.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1090 0.000512 2048 70 1875 36800 3.57149 118.526 104.656 226.806 226.862
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1690 0.000128 4096 80 575 152160 28.4175 257.169 838.336 1123.97 1124.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1010 0.000512 2048 310 1200 27840 2.88768 3.46317 56.5614 112.439 175.425 175.503
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1760 3.2e-05 4096 250 2950 581120 155.719 120.588 6527.25 3588.72 10392.5 10392.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 260 0.000256 4096 60 8675 15360 31.225 13.7839 529.356 426.108 1000.61 1000.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 2000 0.000512 512 70 100 38080 0.942496 1.48275 51.2212 53.69 53.7468
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 730 3.2e-05 2048 150 2000 465920 126.411 56.0271 1941.97 1677.1 3801.7 3801.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1090 0.000512 2048 70 1875 36960 3.5784 192.251 104.899 300.78 300.835
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1690 0.000128 4096 80 575 152256 28.4017 447.423 838.378 1314.24 1314.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1010 0.000512 2048 310 1200 28032 2.88419 3.4551 97.8249 123.927 228.166 228.239
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1760 3.2e-05 4096 250 2950 581760 155.612 120.528 11343.7 3605.55 15225.6 15225.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 260 0.000256 4096 60 8675 16896 31.2409 13.8732 1013.1 417.072 1475.42 1475.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 2000 0.000512 512 70 100 38208 0.936768 2.7152 51.2574 54.9524 55.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 730 3.2e-05 2048 150 2000 466944 126.032 55.894 3362.3 1673.93 5218.35 5218.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1090 0.000512 2048 70 1875 36864 3.58086 132.971 104.829 241.433 241.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1690 0.000128 4096 80 575 152064 28.418 299.999 837.285 1165.75 1165.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1010 0.000512 2048 310 1200 28032 2.89382 3.46931 65.9642 124.144 196.545 196.621
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1760 3.2e-05 4096 250 2950 581376 155.703 120.523 7633.79 3581.93 11492.2 11492.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 260 0.000256 4096 60 8675 15360 31.2605 13.7796 611.666 413.283 1070.12 1070.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 2000 0.000512 512 70 100 38016 0.93776 1.75309 51.1736 53.9092 53.9668
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 730 3.2e-05 2048 150 2000 460800 126.384 55.7281 2232.53 1664.85 4079.69 4079.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1090 0.000512 2048 70 1875 36900 3.57514 191.454 104.774 299.855 299.909
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1690 0.000128 4096 80 575 152300 28.4326 449.384 838.826 1316.69 1316.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1010 0.000512 2048 310 1200 28000 2.90678 3.46259 97.6696 124.002 228.111 228.185
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1760 3.2e-05 4096 250 2950 581600 156.786 120.934 11432.2 3610.61 15320.8 15321
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 260 0.000256 4096 60 8675 16800 31.4932 13.9578 1008.32 426.405 1480.31 1480.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 2000 0.000512 512 70 100 38200 0.944128 2.69517 51.2602 54.9419 55.0004
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 730 3.2e-05 2048 150 2000 467200 126.559 56.1737 3382.64 1686.85 5252.42 5252.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1090 0.000512 2048 70 1875 36800 3.57018 135.961 104.76 244.346 244.401
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1690 0.000128 4096 80 575 152200 28.4385 302.016 838.742 1169.24 1169.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1010 0.000512 2048 310 1200 28000 2.90614 3.4735 66.0378 125.373 197.861 197.939
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1760 3.2e-05 4096 250 2950 581600 156.502 120.89 7641.08 3589.29 11508 11508.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 260 0.000256 4096 60 8675 16000 31.3447 13.8117 640.04 413.574 1098.9 1099.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 2000 0.000512 512 70 100 38000 0.937408 1.80442 51.1918 53.9761 54.0317
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 730 3.2e-05 2048 150 2000 460800 126.893 55.8957 2221.48 1666.85 4071.31 4071.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1090 0.000512 2048 70 1875 36960 3.58918 185.6 104.874 294.116 294.171
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1690 0.000128 4096 80 575 152208 28.4243 432.981 837.637 1299.09 1299.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1010 0.000512 2048 310 1200 28000 2.88294 3.45498 94.7796 124.794 225.983 226.054
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1760 3.2e-05 4096 250 2950 581504 156.052 120.638 10999.3 3581.89 14858.2 14858.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 260 0.000256 4096 60 8675 17024 31.4227 13.9474 985.629 418.852 1449.99 1450.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 2000 0.000512 512 70 100 38192 0.940608 2.58262 51.245 54.8122 54.8715
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 730 3.2e-05 2048 150 2000 465920 126.395 55.9896 3267.03 1672.8 5122.42 5122.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1090 0.000512 2048 70 1875 36736 3.57171 127.33 104.668 235.623 235.681
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1690 0.000128 4096 80 575 152096 28.4091 283.784 838.412 1150.65 1150.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1010 0.000512 2048 310 1200 27776 2.87891 3.44355 61.8351 123.676 191.907 191.982
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1760 3.2e-05 4096 250 2950 581504 155.627 120.531 7168.74 3598.2 11043.3 11043.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 260 0.000256 4096 60 8675 16128 31.1877 13.826 609.563 415.13 1069.84 1069.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 2000 0.000512 512 70 100 38080 0.94208 1.59594 51.2674 53.8488 53.9056
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 730 3.2e-05 2048 150 2000 465920 126.25 55.9922 2126.81 1674.75 3984 3984.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1090 0.000512 2048 70 1875 36960 3.59085 179.498 104.891 288.035 288.096
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1690 0.000128 4096 80 575 152280 28.4248 419.774 838.053 1286.3 1286.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1010 0.000512 2048 310 1200 28080 2.9081 3.47734 92.3236 124.312 223.095 223.168
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1760 3.2e-05 4096 250 2950 581280 156.384 120.757 10621.4 3582.94 14481.7 14481.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 260 0.000256 4096 60 8675 17280 31.4125 13.9467 966.653 431.525 1443.67 1443.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 2000 0.000512 512 70 100 38160 0.937984 2.4207 51.227 54.6276 54.6847
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 730 3.2e-05 2048 150 2000 464640 126.459 55.9534 3143.38 1668.7 4994.68 4994.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1090 0.000512 2048 70 1875 36720 3.56557 127.003 104.581 235.2 235.257
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1690 0.000128 4096 80 575 152160 28.4324 278.34 838.145 1144.97 1145.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1010 0.000512 2048 310 1200 27360 2.86806 3.4135 59.7358 124.393 190.487 190.562
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1760 3.2e-05 4096 250 2950 580800 155.922 120.638 7099.6 3600.53 10976.9 10977.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 260 0.000256 4096 60 8675 15360 31.2661 13.7972 573.324 413.567 1032.09 1032.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 2000 0.000512 512 70 100 37920 0.9392 1.7224 50.0944 52.7983 52.8548
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 730 3.2e-05 2048 150 2000 460800 127.088 56.1128 2085.3 1669.19 3937.89 3938.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1090 0.000512 2048 70 1875 36864 3.57146 175.129 104.74 283.492 283.547
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1690 0.000128 4096 80 575 152192 28.4131 403.392 838.305 1270.16 1270.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1010 0.000512 2048 310 1200 28160 2.90211 3.4847 88.4613 124.39 219.313 219.388
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1760 3.2e-05 4096 250 2950 581632 155.913 120.527 10210.7 3585.52 14072.9 14073.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 260 0.000256 4096 60 8675 17408 31.294 13.9281 932.777 418.726 1396.86 1396.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 2000 0.000512 512 70 100 38144 0.938016 2.40445 51.2422 54.6284 54.6853
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 730 3.2e-05 2048 150 2000 466944 125.771 55.9376 3014.37 1671.46 4867.74 4867.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1090 0.000512 2048 70 1875 36608 3.5663 126.952 104.397 234.971 235.028
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1690 0.000128 4096 80 575 152064 28.4124 284.601 838.308 1151.37 1151.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1010 0.000512 2048 310 1200 27648 2.86502 3.43094 61.8572 123.382 191.608 191.687
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1760 3.2e-05 4096 250 2950 581632 155.77 120.538 7298.23 3586.91 11161.7 11161.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 260 0.000256 4096 60 8675 16384 31.5282 13.9353 623.821 419.374 1088.8 1088.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 2000 0.000512 512 70 100 37888 0.93616 1.67117 50.1025 52.7542 52.8118
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 730 3.2e-05 2048 150 2000 466944 125.772 55.8719 2149.48 1671.82 4003.14 4003.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1090 0.000512 2048 70 1888 37024 3.59014 132.088 104.963 240.694 240.749
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1690 0.000128 4096 80 576 152352 28.4363 295.632 838.795 1162.91 1162.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1010 0.000512 2048 310 1216 28224 2.89619 3.47341 64.6808 124.945 196.066 196.141
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1760 3.2e-05 4096 250 2944 582016 155.626 120.483 7431.31 3604.2 11311.8 11312
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 260 0.000256 4096 60 8672 17664 31.3614 13.9369 691.928 419.7 1157.06 1157.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 2000 0.000512 512 70 96 38368 0.937984 1.59539 51.3174 53.8923 53.9471
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 730 3.2e-05 2048 150 2016 467968 126.228 55.9616 2234.96 1676.92 4094.25 4094.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1090 0.000512 2048 70 1888 36992 3.59053 91.3572 104.965 199.965 200.026
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 1690 0.000128 4096 80 576 152320 28.4303 540.948 838.784 1408.21 1408.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1010 0.000512 2048 310 1216 28160 2.89414 3.46448 42.0847 126.013 174.527 174.605
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1760 3.2e-05 4096 250 2944 581888 156.095 120.533 4778.71 3605.07 8660.62 8660.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 260 0.000256 4096 60 8672 17408 31.3005 13.9203 437.365 418.301 901.016 901.131
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 2000 0.000512 512 70 96 38336 0.944128 2.96819 51.3137 55.2723 55.3303
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 730 3.2e-05 2048 150 2016 466944 126.517 56.1222 1433.83 1677.09 3293.76 3293.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1090 0.000512 2048 70 1888 37000 3.57926 134.961 104.895 243.488 243.546
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1690 0.000128 4096 80 576 152360 28.4426 298.637 838.693 1165.82 1165.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1010 0.000512 2048 310 1216 28160 2.90816 3.4775 65.7825 125.066 197.307 197.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1760 3.2e-05 4096 250 2944 582080 156.483 120.798 7603.91 3586.34 11467.8 11467.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 260 0.000256 4096 60 8672 17600 31.5064 13.9745 705.012 419.586 1170.21 1170.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 2000 0.000512 512 70 96 38360 0.939872 1.66208 51.3097 53.9561 54.0099
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 730 3.2e-05 2048 150 2016 468480 126.504 56.1944 2285.22 1676.57 4144.67 4144.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1090 0.000512 2048 70 1888 36960 3.58342 95.14 104.896 203.674 203.733
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1690 0.000128 4096 80 576 152320 28.4324 191.105 838.706 1058.29 1058.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1010 0.000512 2048 310 1216 28000 2.89587 3.4673 42.3509 124.672 173.459 173.535
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1760 3.2e-05 4096 250 2944 581760 155.975 120.628 4899.05 3584.18 8760.07 8760.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 260 0.000256 4096 60 8672 16640 31.3355 13.8623 429.668 416.352 891.349 891.466
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 2000 0.000512 512 70 96 38320 0.9424 1.09978 51.3107 53.3971 53.4544
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 730 3.2e-05 2048 150 2016 468480 126.229 56.0681 1477.73 1676.88 3337.11 3337.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1090 0.000512 2048 70 1888 37008 3.5865 146.727 104.867 255.233 255.286
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1690 0.000128 4096 80 576 152352 28.4344 323.41 838.097 1189.99 1190.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1010 0.000512 2048 310 1216 28224 2.89997 3.46877 71.6817 124.298 202.421 202.494
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1760 3.2e-05 4096 250 2944 581952 155.893 120.644 8229.84 3581.52 12088.1 12088.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 260 0.000256 4096 60 8672 17280 31.3702 13.951 749.351 418.707 1213.51 1213.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 2000 0.000512 512 70 96 38352 0.939904 1.83501 51.2887 54.1076 54.1649
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 730 3.2e-05 2048 150 2016 466944 126.321 55.9756 2468.46 1672.64 4323.58 4323.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1090 0.000512 2048 70 1888 36960 3.59322 99.3937 104.94 207.979 208.041
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1690 0.000128 4096 80 576 152256 28.4249 206.557 838.417 1073.45 1073.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1010 0.000512 2048 310 1216 28032 2.87626 3.45421 46.2601 123.897 176.559 176.634
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1760 3.2e-05 4096 250 2944 581760 155.585 120.519 5235.9 3604.75 9116.96 9117.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 260 0.000256 4096 60 8672 16896 31.2269 13.8757 466.75 417.055 929.039 929.149
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 2000 0.000512 512 70 96 38304 0.942496 1.18755 51.3085 53.482 53.5371
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 730 3.2e-05 2048 150 2016 466944 125.97 55.9901 1576.62 1673.92 3432.7 3432.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1090 0.000512 2048 70 1888 37016 3.58224 142.435 104.919 250.989 251.046
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1690 0.000128 4096 80 576 152320 28.4261 319.488 838.069 1186.03 1186.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1010 0.000512 2048 310 1216 28224 2.9064 3.46931 70.9036 124.617 201.97 202.046
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1760 3.2e-05 4096 250 2944 581728 156.334 120.756 8054.51 3601.35 11933.2 11933.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 260 0.000256 4096 60 8672 17472 31.4536 13.9733 741.622 418.793 1205.97 1206.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 2000 0.000512 512 70 96 38360 0.943296 1.78128 51.3027 54.0689 54.1286
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 730 3.2e-05 2048 150 2016 465920 126.747 56.0863 2413.81 1672.86 4269.7 4269.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1090 0.000512 2048 70 1888 36960 3.58566 98.3482 104.996 206.981 207.038
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1690 0.000128 4096 80 576 152208 28.4303 206.539 838.354 1073.37 1073.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1010 0.000512 2048 310 1216 28000 2.8831 3.45523 45.5711 123.768 175.746 175.821
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1760 3.2e-05 4096 250 2944 581504 156.001 120.654 5182.3 3603.1 9062.28 9062.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 260 0.000256 4096 60 8672 17024 31.407 13.9756 464.531 419.198 929.241 929.354
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 2000 0.000512 512 70 96 38304 0.942368 1.19808 51.3218 53.5069 53.5654
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 730 3.2e-05 2048 150 2016 465920 126.317 56.0557 1549.95 1674.18 3406.69 3406.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1090 0.000512 2048 70 1888 36792 3.56966 85.0883 104.707 193.415 193.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1690 0.000128 4096 80 576 152208 28.4357 171.2 838.779 1038.46 1038.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1010 0.000512 2048 310 1216 27888 2.89184 3.4503 37.3092 124.368 168.092 168.166
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1760 3.2e-05 4096 250 2944 581280 156.166 120.751 4266.67 3584.55 8128.35 8128.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 260 0.000256 4096 60 8672 17472 31.467 13.9776 390.294 420.387 856.251 856.359
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 2000 0.000512 512 70 96 38136 0.938784 1.03277 51.2497 53.2657 53.3238
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 730 3.2e-05 2048 150 2016 462336 127.335 56.1165 1258.37 1674.95 3116.97 3117.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1090 0.000512 2048 70 1888 36992 3.58899 137.081 104.834 245.558 245.618
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1690 0.000128 4096 80 576 152320 28.4426 326.631 837.752 1192.87 1192.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1010 0.000512 2048 310 1216 28160 2.89693 3.47526 71.5771 124.232 202.254 202.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1760 3.2e-05 4096 250 2944 581888 156.113 120.559 8215.07 3582.25 12074.2 12074.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 260 0.000256 4096 60 8672 17408 31.282 13.9214 728.121 417.879 1191.33 1191.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 2000 0.000512 512 70 96 38336 0.94208 1.83146 51.2844 54.1009 54.1583
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 730 3.2e-05 2048 150 2016 466944 126.477 56.1614 2449.65 1674.9 4307.39 4307.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1090 0.000512 2048 70 1888 36864 3.5785 95.8587 104.706 204.195 204.253
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1690 0.000128 4096 80 576 152192 28.4216 221.884 837.777 1088.13 1088.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1010 0.000512 2048 310 1216 28160 2.89587 3.48691 48.9894 125.009 180.453 180.529
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1760 3.2e-05 4096 250 2944 581632 155.869 120.56 5559.8 3583.93 9420.38 9420.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 260 0.000256 4096 60 8672 17408 31.2992 13.9233 476.572 418.302 940.239 940.351
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 2000 0.000512 512 70 96 38272 0.9416 1.29632 51.2891 53.5707 53.6255
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 730 3.2e-05 2048 150 2016 462848 126.756 55.9022 1624.1 1670.33 3477.27 3477.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1090 0.000512 2048 70 1888 36864 3.58605 81.9525 104.839 190.43 190.488
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1690 0.000128 4096 80 576 152064 28.4201 185.057 837.102 1050.62 1050.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1010 0.000512 2048 310 1216 28032 2.89152 3.46931 40.2431 122.483 169.156 169.233
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1760 3.2e-05 4096 250 2944 581376 155.678 120.513 4574.67 3580.93 8432.01 8432.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 260 0.000256 4096 60 8672 15360 31.278 13.7789 347.636 412.993 805.815 805.923
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 2000 0.000512 512 70 96 38208 0.94592 1.06237 51.2796 53.3321 53.3893
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 730 3.2e-05 2048 150 2016 460800 126.36 55.7479 1334.86 1664.49 3181.65 3181.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1090 0.000512 2048 70 1888 36936 3.57469 197.165 104.735 305.53 305.589
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1690 0.000128 4096 80 576 152280 28.4301 459.78 837.835 1326.09 1326.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1010 0.000512 2048 310 1216 28080 2.90006 3.46522 101.588 123.633 231.66 231.735
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1760 3.2e-05 4096 250 2944 581760 156.381 120.77 11563.8 3590.91 15432.1 15432.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 260 0.000256 4096 60 8672 17280 31.3572 13.9436 1054.72 417.606 1517.76 1517.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 2000 0.000512 512 70 96 38304 0.944576 2.59686 51.2744 54.8609 54.9189
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 730 3.2e-05 2048 150 2016 467712 126.392 56.0804 3482.37 1682.68 5347.73 5347.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1090 0.000512 2048 70 1888 36864 3.57702 131.291 104.72 239.647 239.702
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1690 0.000128 4096 80 576 152208 28.4228 292.907 837.716 1159.09 1159.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1010 0.000512 2048 310 1216 27936 2.89997 3.47546 64.6191 124.336 195.402 195.478
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1760 3.2e-05 4096 250 2944 581184 155.901 120.667 7492.91 3582.01 11351.7 11351.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 260 0.000256 4096 60 8672 16128 31.302 13.8377 638.835 414.91 1099.03 1099.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 2000 0.000512 512 70 96 38160 0.944672 1.70371 51.2269 53.9197 53.9771
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 730 3.2e-05 2048 150 2016 465408 125.923 55.8924 2223.16 1668.56 4073.74 4073.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1090 0.000512 2048 70 1888 36720 3.57088 111.282 104.624 219.528 219.584
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1690 0.000128 4096 80 576 152064 28.4272 237.608 838.06 1104.14 1104.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1010 0.000512 2048 310 1216 27648 2.87552 3.42819 53.25 124.271 183.894 183.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1760 3.2e-05 4096 250 2944 581472 156.311 120.821 6115.95 3588.2 9981.5 9981.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 260 0.000256 4096 60 8672 17280 31.4607 13.951 560.281 418.744 1024.57 1024.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 2000 0.000512 512 70 96 38016 0.936128 1.43184 51.198 53.6106 53.666
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 730 3.2e-05 2048 150 2016 463104 126.701 55.9744 1821.64 1670.37 3674.88 3675.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1090 0.000512 2048 70 1888 36960 3.58061 186.905 104.908 295.447 295.504
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1690 0.000128 4096 80 576 152320 28.4363 432.013 839 1299.49 1299.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1010 0.000512 2048 310 1216 28000 2.88506 3.46746 94.9265 125.212 226.565 226.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1760 3.2e-05 4096 250 2944 581760 155.89 120.641 10953.6 3602.89 14833.3 14833.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 260 0.000256 4096 60 8672 16640 31.2924 13.8663 960.909 416.452 1422.65 1422.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 2000 0.000512 512 70 96 38320 0.94208 2.56176 51.3133 54.86 54.9188
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 730 3.2e-05 2048 150 2016 468480 126.09 56.0374 3280.99 1676.84 5140.16 5140.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1090 0.000512 2048 70 1888 36800 3.57254 131.706 104.684 240.016 240.072
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1690 0.000128 4096 80 576 152160 28.4196 291.028 838.433 1157.93 1157.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1010 0.000512 2048 310 1216 27840 2.88358 3.45536 63.36 124.004 193.777 193.852
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1760 3.2e-05 4096 250 2944 581760 155.491 120.495 7311.9 3584.95 11173.1 11173.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 260 0.000256 4096 60 8672 15360 31.2234 13.7885 592.091 413.213 1050.45 1050.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 2000 0.000512 512 70 96 38240 0.946944 1.65078 51.309 53.9504 54.0049
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 730 3.2e-05 2048 150 2016 465920 126.328 55.9766 2162.29 1676.85 4021.63 4021.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1090 0.000512 2048 70 1888 36720 3.57171 111.79 104.683 220.095 220.153
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1690 0.000128 4096 80 576 152160 28.4374 244.319 838.693 1111.49 1111.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1010 0.000512 2048 310 1216 27360 2.87072 3.41651 53.0235 123.377 182.759 182.833
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1760 3.2e-05 4096 250 2944 580800 155.878 120.629 6176.06 3584.05 10036.8 10037
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 260 0.000256 4096 60 8672 15360 31.2582 13.7974 498.821 413.732 957.744 957.857
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 2000 0.000512 512 70 96 38160 0.940416 1.45446 51.3126 53.7503 53.8064
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 730 3.2e-05 2048 150 2016 460800 126.996 55.9674 1807.22 1670.22 3660.6 3660.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1090 0.000512 2048 70 1888 36960 3.59126 175.583 104.862 284.09 284.146
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1690 0.000128 4096 80 576 152256 28.428 407.527 837.821 1273.82 1273.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1010 0.000512 2048 310 1216 28032 2.88016 3.4567 90.2473 123.86 220.518 220.592
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1760 3.2e-05 4096 250 2944 581760 155.563 120.536 10281.9 3582.95 14141.2 14141.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 260 0.000256 4096 60 8672 16896 31.2195 13.882 915.628 416.837 1377.69 1377.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 2000 0.000512 512 70 96 38304 0.94208 2.27712 51.2879 54.5484 54.6057
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 730 3.2e-05 2048 150 2016 466944 125.995 55.9022 3093.89 1672.76 4948.73 4948.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1090 0.000512 2048 70 1888 36864 3.59219 121.59 104.862 230.097 230.156
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1690 0.000128 4096 80 576 152064 28.4237 263.205 837.284 1128.96 1129.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1010 0.000512 2048 310 1216 28032 2.89181 3.4687 58.966 125.217 190.617 190.702
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1760 3.2e-05 4096 250 2944 581376 155.685 120.486 6708.23 3600.31 10584.9 10585.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 260 0.000256 4096 60 8672 15360 31.2512 13.7782 543.812 413.216 1002.19 1002.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 2000 0.000512 512 70 96 38208 0.945824 1.51101 51.2895 53.7871 53.848
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 730 3.2e-05 2048 150 2016 460800 126.434 55.7267 1997.65 1664.7 3844.71 3844.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1090 0.000512 2048 70 1888 36576 3.56413 109.015 104.427 217.061 217.118
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1690 0.000128 4096 80 576 152064 28.4488 229.761 838.42 1096.67 1096.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1010 0.000512 2048 310 1216 27648 2.88746 3.45635 50.9422 123.793 181.15 181.224
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1760 3.2e-05 4096 250 2944 580608 155.928 120.63 5771.39 3589.7 9637.87 9638.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 260 0.000256 4096 60 8672 13824 31.3079 13.675 423.445 409.851 878.406 878.516
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 2000 0.000512 512 70 96 38016 0.942464 1.25501 51.2471 53.488 53.545
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 730 3.2e-05 2048 150 2016 460800 124.863 55.3298 1716.09 1657.98 3554.45 3554.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1090 0.000512 2048 70 1888 36900 3.57933 176.693 104.709 285.036 285.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1690 0.000128 4096 80 576 152300 28.4323 402.34 838.074 1268.89 1268.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1010 0.000512 2048 310 1216 28000 2.90406 3.46365 88.4572 125.088 219.984 220.058
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1760 3.2e-05 4096 250 2944 582000 156.664 120.866 10149.8 3582.01 14009.5 14009.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 260 0.000256 4096 60 8672 16800 31.5022 13.9284 898.856 417.032 1361.46 1361.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 2000 0.000512 512 70 96 38300 0.943328 2.28352 51.2883 54.559 54.6157
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 730 3.2e-05 2048 150 2016 467200 126.554 56.1541 3031.88 1673.86 4888.64 4888.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1090 0.000512 2048 70 1888 36800 3.57568 126.497 104.789 234.914 234.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1690 0.000128 4096 80 576 152200 28.4305 279.571 838.685 1146.73 1146.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1010 0.000512 2048 310 1216 28000 2.90406 3.47434 62.1527 124.39 192.994 193.067
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1760 3.2e-05 4096 250 2944 581600 156.458 120.836 7163.81 3606.5 11047.8 11048
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 260 0.000256 4096 60 8672 16000 31.3215 13.8097 604.564 413.599 1063.42 1063.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 2000 0.000512 512 70 96 38200 0.944128 1.61366 51.3086 53.9077 53.9628
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 730 3.2e-05 2048 150 2016 460800 126.881 55.8346 2110.89 1666.71 3960.51 3960.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1090 0.000512 2048 70 1888 36600 3.55942 110.135 104.522 218.27 218.327
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1690 0.000128 4096 80 576 152100 28.4365 231.711 838.693 1098.89 1098.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1010 0.000512 2048 310 1216 27600 2.88502 3.44211 51.1663 114.854 172.418 172.495
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1760 3.2e-05 4096 250 2944 580800 156.697 120.917 5893.39 3603.18 9774.41 9774.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 260 0.000256 4096 60 8672 14400 31.6893 13.8494 450.686 414.048 910.405 910.522
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 2000 0.000512 512 70 96 38100 0.944128 1.36445 51.3602 53.713 53.7713
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 730 3.2e-05 2048 150 2016 460800 127.84 56.15 1738.03 1675.55 3597.76 3597.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1090 0.000512 2048 70 1888 36960 3.584 169.308 104.982 277.926 277.981
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1690 0.000128 4096 80 576 152208 28.4253 391.682 838.24 1258.4 1258.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1010 0.000512 2048 310 1216 28000 2.88154 3.45296 86.9016 123.999 217.305 217.381
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1760 3.2e-05 4096 250 2944 581504 156.068 120.641 9948.29 3584.27 13809.5 13809.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 260 0.000256 4096 60 8672 17024 31.4224 13.9446 893.574 419.3 1358.38 1358.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 2000 0.000512 512 70 96 38304 0.94064 2.27942 51.3179 54.5809 54.6375
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 730 3.2e-05 2048 150 2016 465920 126.358 56.0751 2978.73 1673.95 4835.31 4835.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1090 0.000512 2048 70 1888 36736 3.56346 124.889 104.709 233.211 233.268
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1690 0.000128 4096 80 576 152096 28.4158 272.253 838.456 1139.17 1139.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1010 0.000512 2048 310 1216 27776 2.87395 3.4481 60.8229 123.754 190.97 191.047
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1760 3.2e-05 4096 250 2944 581504 155.573 120.535 6954.1 3586.33 10816.8 10817
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 260 0.000256 4096 60 8672 16128 31.1986 13.8228 588.041 415.144 1048.35 1048.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 2000 0.000512 512 70 96 38080 0.94208 1.57395 51.2487 53.8058 53.8623
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 730 3.2e-05 2048 150 2016 465920 126.252 55.9645 2088.99 1674.7 3946.1 3946.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1090 0.000512 2048 70 1888 36624 3.56714 106.527 104.582 214.733 214.789
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1690 0.000128 4096 80 576 151872 28.4194 223.121 836.866 1088.45 1088.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1010 0.000512 2048 310 1216 27552 2.87334 3.41629 49.7124 110.142 166.217 166.294
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1760 3.2e-05 4096 250 2944 580608 155.775 120.57 5671 3578.63 9526.2 9526.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 260 0.000256 4096 60 8672 13440 31.077 13.5229 407.37 424.982 877.084 877.205
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 2000 0.000512 512 70 96 37968 0.94208 1.23322 51.2248 53.4429 53.5022
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 730 3.2e-05 2048 150 2016 462336 127.214 56.046 1686.75 1673.04 3543.24 3543.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1090 0.000512 2048 70 1888 36840 3.56909 168.273 104.609 276.503 276.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1690 0.000128 4096 80 576 152280 28.4339 387.543 838.083 1254.1 1254.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1010 0.000512 2048 310 1216 28080 2.89968 3.47158 85.2015 125.298 216.942 217.016
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1760 3.2e-05 4096 250 2944 581280 156.353 120.74 9824.24 3614.69 13716.2 13716.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 260 0.000256 4096 60 8672 17280 31.4006 13.9489 892.627 432.23 1370.34 1370.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 2000 0.000512 512 70 96 38280 0.94384 2.26096 51.288 54.5338 54.5874
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 730 3.2e-05 2048 150 2016 464640 126.494 56.0331 2913.69 1668.7 4765.11 4765.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1090 0.000512 2048 70 1888 36720 3.56762 125.345 104.594 233.559 233.611
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1690 0.000128 4096 80 576 152160 28.4282 273.54 837.971 1139.98 1140.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1010 0.000512 2048 310 1216 27360 2.87402 3.41606 59.8001 123.313 189.475 189.549
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1760 3.2e-05 4096 250 2944 580800 155.96 120.61 6900.22 3596.61 10773.6 10773.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 260 0.000256 4096 60 8672 15360 31.2871 13.7974 561.105 413.428 1019.75 1019.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 2000 0.000512 512 70 96 38160 0.941536 1.62742 51.2854 53.8976 53.9522
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 730 3.2e-05 2048 150 2016 460800 127.09 55.9492 2049.5 1668.87 3901.6 3901.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1090 0.000512 2048 70 1888 36360 3.53472 107.278 104.048 214.914 214.971
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1690 0.000128 4096 80 576 151920 28.4129 225.939 838.142 1092.54 1092.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1010 0.000512 2048 310 1216 27360 2.86352 3.40525 49.7935 114.194 170.327 170.401
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1760 3.2e-05 4096 250 2944 580320 156.321 120.716 5804.39 3601.59 9683.23 9683.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 260 0.000256 4096 60 8672 17280 31.4839 13.9773 532.933 419.592 998.116 998.228
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 2000 0.000512 512 70 96 37800 0.937088 1.32314 50.1333 52.4334 52.4908
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 730 3.2e-05 2048 150 2016 460800 127.294 55.9681 1703.64 1670.74 3557.84 3557.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1090 0.000512 2048 70 1888 36864 3.57766 167.34 104.78 275.751 275.807
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1690 0.000128 4096 80 576 152192 28.4132 385.407 838.358 1252.22 1252.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1010 0.000512 2048 310 1216 28160 2.89968 3.47955 85.8317 124.469 216.751 216.826
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1760 3.2e-05 4096 250 2944 581632 155.954 120.524 9717.53 3585.67 13579.9 13580.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 260 0.000256 4096 60 8672 17408 31.2913 13.9324 894.284 418.791 1358.43 1358.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 2000 0.000512 512 70 96 38272 0.94208 2.16211 51.3131 54.4596 54.5178
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 730 3.2e-05 2048 150 2016 462848 126.805 55.8454 2895.46 1671.49 4749.79 4749.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1090 0.000512 2048 70 1888 36608 3.56502 123.281 104.331 231.23 231.287
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1690 0.000128 4096 80 576 152064 28.4174 260.258 837.481 1126.2 1126.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1010 0.000512 2048 310 1216 27648 2.8711 3.42819 57.2952 124.471 188.136 188.213
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1760 3.2e-05 4096 250 2944 581632 167.291 120.534 6606.91 3601.82 10496.8 10497
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 260 0.000256 4096 60 8672 16384 31.5114 13.9336 570.049 418.968 1034.59 1034.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 2000 0.000512 512 70 96 38144 0.939776 1.50038 51.2864 53.7704 53.8292
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 730 3.2e-05 2048 150 2016 458752 127.543 55.9288 1950.42 1670.09 3804.16 3804.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1090 0.000512 2048 70 1888 36480 3.56592 109.126 104.321 217.067 217.126
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1690 0.000128 4096 80 576 151680 28.4359 237.569 836.078 1102.13 1102.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1010 0.000512 2048 310 1216 27648 2.87776 3.44176 52.8724 123.43 182.694 182.773
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1760 3.2e-05 4096 250 2944 580608 155.675 120.429 6043.78 3597.41 9917.52 9917.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 260 0.000256 4096 60 8672 15360 31.3059 13.8164 490.876 414.026 950.159 950.278
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 2000 0.000512 512 70 96 38016 0.946048 1.4536 51.2833 53.7271 53.7855
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 730 3.2e-05 2048 150 2016 454656 125.58 55.1423 1753.76 1648.39 3583.07 3583.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1090 0.000512 2048 70 1880 37024 3.58016 134.558 104.841 243.031 243.088
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1690 0.000128 4096 80 560 152480 28.4296 292.461 838.109 1159.04 1159.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1010 0.000512 2048 310 1200 28288 2.89475 3.47123 65.3485 124.701 196.488 196.564
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1760 3.2e-05 4096 250 2960 581888 155.724 120.503 7596.08 3583.83 11456.4 11456.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 260 0.000256 4096 60 8680 17664 31.3126 13.9387 703.131 419.298 1167.82 1167.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 2000 0.000512 512 70 120 38208 0.940032 2.05619 51.2909 54.3289 54.385
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 730 3.2e-05 2048 150 2000 466944 126.366 56.1168 2243.77 1675.34 4101.79 4101.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1090 0.000512 2048 70 1880 36992 3.58573 94.5321 104.843 203.014 203.073
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 1690 0.000128 4096 80 560 152448 28.4303 548.058 838.233 1414.77 1414.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1010 0.000512 2048 310 1200 28160 2.89504 3.4671 42.2482 126.912 175.594 175.671
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1760 3.2e-05 4096 250 2960 581888 156.001 120.536 4881.72 3583.44 8741.93 8742.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 260 0.000256 4096 60 8680 17408 31.2948 13.9488 445.488 418.8 909.669 909.781
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 2000 0.000512 512 70 120 38144 0.943136 3.73978 51.2676 55.9923 56.0476
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 730 3.2e-05 2048 150 2000 466944 126.426 55.9616 1446.18 1675.41 3304.18 3304.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1090 0.000512 2048 70 1880 37040 3.5881 148.674 104.995 257.31 257.365
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1690 0.000128 4096 80 560 152440 28.418 329.796 838.645 1196.9 1196.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1010 0.000512 2048 310 1200 28320 2.908 3.4775 74.7097 125.455 206.622 206.696
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1760 3.2e-05 4096 250 2960 581920 156.51 120.822 8673.28 3586.6 12537.4 12537.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 260 0.000256 4096 60 8680 17600 31.452 13.9755 802.099 419.613 1267.27 1267.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 2000 0.000512 512 70 120 38200 0.94048 2.35309 51.3121 54.6494 54.7058
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 730 3.2e-05 2048 150 2000 467200 126.673 56.1089 2559.54 1676.78 4419.29 4419.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1090 0.000512 2048 70 1880 36960 3.57962 103.37 104.778 211.778 211.835
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1690 0.000128 4096 80 560 152400 28.4262 208.553 837.802 1074.83 1074.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1010 0.000512 2048 310 1200 28160 2.89152 3.47254 47.5387 123.005 176.978 177.056
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1760 3.2e-05 4096 250 2960 581440 155.935 120.677 5473.67 3601.9 9352.39 9352.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 260 0.000256 4096 60 8680 16640 31.2715 13.867 478.878 415.859 940.01 940.122
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 2000 0.000512 512 70 120 38160 0.9448 1.54045 51.3414 53.8701 53.9275
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 730 3.2e-05 2048 150 2000 465920 126.592 56.0436 1618.11 1675.17 3476.1 3476.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1090 0.000512 2048 70 1880 36960 3.58518 88.1172 105.004 196.76 196.818
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1690 0.000128 4096 80 560 152280 28.429 171.115 838.313 1037.9 1037.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1010 0.000512 2048 310 1200 28080 2.90944 3.46925 38.7113 122.701 167.863 167.939
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1760 3.2e-05 4096 250 2960 581280 156.286 120.779 4457.29 3586.16 8320.74 8320.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 260 0.000256 4096 60 8680 17280 31.3994 13.9535 406.616 418.261 870.36 870.475
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 2000 0.000512 512 70 120 38040 0.941664 1.24211 51.2623 53.4871 53.5455
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 730 3.2e-05 2048 150 2000 464640 126.487 55.9334 1315.08 1670.29 3167.99 3168.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1090 0.000512 2048 70 1880 37008 3.5808 139.917 104.838 248.394 248.451
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1690 0.000128 4096 80 560 152448 28.4385 302.033 838 1168.52 1168.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1010 0.000512 2048 310 1200 28320 2.89939 3.46931 68.6655 125.48 200.584 200.663
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1760 3.2e-05 4096 250 2960 581760 156.124 120.655 7935.37 3582.45 11794.8 11795
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 260 0.000256 4096 60 8680 17280 31.3708 13.9519 719.675 418.685 1183.82 1183.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 2000 0.000512 512 70 120 38208 0.943264 2.15158 51.2997 54.437 54.4955
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 730 3.2e-05 2048 150 2000 465408 126.542 55.9999 2345.83 1672.59 4201.17 4201.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1090 0.000512 2048 70 1880 36960 3.58195 97.6861 104.815 206.135 206.192
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1690 0.000128 4096 80 560 152352 28.4262 198.134 837.716 1064.32 1064.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1010 0.000512 2048 310 1200 28032 2.87571 3.46112 44.9435 123.505 174.858 174.932
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1760 3.2e-05 4096 250 2960 581760 155.646 120.496 5168.43 3582.29 9027.08 9027.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 260 0.000256 4096 60 8680 16896 31.2221 13.8857 459.866 417.546 922.648 922.759
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 2000 0.000512 512 70 120 38112 0.942112 1.42714 51.283 53.6962 53.7518
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 730 3.2e-05 2048 150 2000 463872 126.623 55.9148 1523.29 1672.36 3378.37 3378.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1090 0.000512 2048 70 1880 36864 3.57786 83.3068 104.784 191.723 191.778
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1690 0.000128 4096 80 560 152352 28.4403 162.8 838.577 1029.86 1029.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1010 0.000512 2048 310 1200 28224 2.89747 3.47155 37.0092 124.965 168.416 168.492
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1760 3.2e-05 4096 250 2960 581184 155.902 120.679 4250.48 3584.65 8111.93 8112.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 260 0.000256 4096 60 8680 16128 31.2749 13.8383 359.913 415.92 821.078 821.182
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 2000 0.000512 512 70 120 38016 0.941248 1.18803 51.2595 53.4318 53.4861
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 730 3.2e-05 2048 150 2000 460800 127.002 56.012 1246.43 1669.91 3099.55 3099.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1090 0.000512 2048 70 1880 37016 3.58627 189.038 104.972 297.651 297.708
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1690 0.000128 4096 80 560 152432 28.4201 433.91 838.694 1301.07 1301.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1010 0.000512 2048 310 1200 28336 2.90973 3.4751 98.5912 123.931 228.979 229.053
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1760 3.2e-05 4096 250 2960 581728 156.107 120.768 11312.7 3585.52 15175.3 15175.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 260 0.000256 4096 60 8680 17472 31.4074 13.9619 1031.86 418.96 1496.32 1496.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 2000 0.000512 512 70 120 38192 0.944128 3.22448 51.3187 55.5319 55.5885
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 730 3.2e-05 2048 150 2000 465920 126.521 56.0722 3355.64 1674.15 5212.57 5212.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1090 0.000512 2048 70 1880 36960 3.58618 125.213 104.901 233.754 233.812
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1690 0.000128 4096 80 560 152320 28.4099 273.109 837.81 1139.37 1139.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1010 0.000512 2048 310 1200 28000 2.88499 3.4601 61.6714 125.019 193.107 193.187
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1760 3.2e-05 4096 250 2960 581504 155.957 120.67 7106.86 3582.29 10966 10966.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 260 0.000256 4096 60 8680 17024 31.4055 13.9565 637.113 419.018 1101.62 1101.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 2000 0.000512 512 70 120 38080 0.942144 1.93741 51.256 54.1809 54.2372
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 730 3.2e-05 2048 150 2000 465920 126.318 56.0722 2105.11 1673.02 3960.72 3960.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1090 0.000512 2048 70 1880 36792 3.56998 105.942 104.586 214.149 214.206
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1690 0.000128 4096 80 560 152208 28.42 222.505 837.405 1088.38 1088.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1010 0.000512 2048 310 1200 27888 2.88998 3.45088 50.4568 106.456 163.327 163.402
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1760 3.2e-05 4096 250 2960 581280 156.13 120.703 5801.58 3581.22 9659.86 9660.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 260 0.000256 4096 60 8680 17472 31.4911 13.9796 529.64 419.159 994.399 994.517
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 2000 0.000512 512 70 120 37968 0.94208 1.57117 51.2222 53.7788 53.8362
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 730 3.2e-05 2048 150 2000 462336 127.308 56.0617 1701.39 1672.97 3557.92 3558.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1090 0.000512 2048 70 1880 36992 3.57581 176.376 104.944 284.946 285.002
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1690 0.000128 4096 80 560 152448 28.4296 404.697 838.905 1272.08 1272.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1010 0.000512 2048 310 1200 28160 2.89498 3.46637 91.0077 124.215 221.654 221.727
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1760 3.2e-05 4096 250 2960 581888 155.969 120.574 10505.5 3603.69 14386 14386.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 260 0.000256 4096 60 8680 17408 31.2602 13.9203 950.586 418.31 1414.21 1414.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 2000 0.000512 512 70 120 38144 0.94208 3.02976 51.2921 55.3066 55.3615
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 730 3.2e-05 2048 150 2000 466944 126.248 56.2135 3109.37 1689.57 4981.59 4981.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1090 0.000512 2048 70 1880 36864 3.57581 113.422 104.771 221.824 221.882
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1690 0.000128 4096 80 560 152320 28.4158 260.505 838.553 1127.52 1127.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1010 0.000512 2048 310 1200 28160 2.90022 3.48163 58.6471 124.558 189.66 189.737
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1760 3.2e-05 4096 250 2960 581632 155.892 120.527 6735.41 3586.07 10598.1 10598.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 260 0.000256 4096 60 8680 17408 31.2934 13.9277 589.205 418.752 1053.31 1053.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 2000 0.000512 512 70 120 38016 0.94416 1.95994 51.2471 54.1959 54.2556
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 730 3.2e-05 2048 150 2000 462848 126.771 55.9144 1960.91 1671.66 3815.45 3815.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1090 0.000512 2048 70 1880 36864 3.57965 97.7995 104.914 206.346 206.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1690 0.000128 4096 80 560 152256 28.4118 210.207 838.353 1077.02 1077.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1010 0.000512 2048 310 1200 28032 2.89382 3.46726 47.5153 124.692 178.637 178.713
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1760 3.2e-05 4096 250 2960 581376 155.681 120.519 5449.97 3602.87 9329.24 9329.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 260 0.000256 4096 60 8680 15360 31.2559 13.7837 428.358 413.384 886.909 887.016
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 2000 0.000512 512 70 120 38016 0.94192 1.54829 51.2828 53.8181 53.8747
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 730 3.2e-05 2048 150 2000 460800 126.374 55.6285 1586.11 1665.98 3434.28 3434.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1090 0.000512 2048 70 1880 37008 3.58627 181.835 104.984 290.459 290.515
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1690 0.000128 4096 80 560 152424 28.4334 413.843 838.807 1281.13 1281.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1010 0.000512 2048 310 1200 28224 2.90058 3.46819 93.5616 124.128 224.131 224.206
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1760 3.2e-05 4096 250 2960 581760 156.458 120.777 10791.1 3584.56 14653.1 14653.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 260 0.000256 4096 60 8680 17280 31.3601 13.9366 977.129 418.045 1440.6 1440.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 2000 0.000512 512 70 120 38160 0.940608 2.97098 51.3023 55.2557 55.3129
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 730 3.2e-05 2048 150 2000 465408 126.887 56.2919 3196.18 1676.04 5055.59 5055.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1090 0.000512 2048 70 1880 36864 3.57786 127.052 104.8 235.481 235.534
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1690 0.000128 4096 80 560 152352 28.4302 269.191 838.731 1136.4 1136.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1010 0.000512 2048 310 1200 28224 2.9 3.47491 61.1795 124.501 192.126 192.201
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1760 3.2e-05 4096 250 2960 581184 155.949 120.676 6966.71 3604.16 10847.7 10847.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 260 0.000256 4096 60 8680 16128 31.2859 13.8421 592.731 415.336 1053.33 1053.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 2000 0.000512 512 70 120 38016 0.940992 1.92781 51.2577 54.1703 54.2259
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 730 3.2e-05 2048 150 2000 460800 127.033 55.9616 2042.88 1670.22 3896.29 3896.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1090 0.000512 2048 70 1880 36720 3.57171 113.969 104.535 222.129 222.185
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1690 0.000128 4096 80 560 152280 28.4287 237.609 838.143 1104.23 1104.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1010 0.000512 2048 310 1200 27648 2.87994 3.42835 53.328 123.443 183.149 183.225
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1760 3.2e-05 4096 250 2960 581472 156.402 120.805 6173.04 3586.16 10036.6 10036.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 260 0.000256 4096 60 8680 17280 31.4518 13.9549 563.361 418.514 1027.41 1027.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 2000 0.000512 512 70 120 38016 0.943168 1.66669 51.3495 54.0018 54.0579
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 730 3.2e-05 2048 150 2000 463104 126.705 56.0542 1815.11 1669.25 3667.3 3667.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1090 0.000512 2048 70 1880 36576 3.55968 103.354 104.328 211.294 211.352
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1690 0.000128 4096 80 560 152064 28.4246 210.281 837.251 1076 1076.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1010 0.000512 2048 310 1200 27648 2.88237 3.45184 47.7409 123.385 177.532 177.607
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1760 3.2e-05 4096 250 2960 580608 155.932 120.652 5509.11 3587.24 9373.16 9373.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 260 0.000256 4096 60 8680 13824 31.294 13.6684 405.715 410.42 861.23 861.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 2000 0.000512 512 70 120 37728 0.937344 1.50323 50.0796 52.5632 52.618
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 730 3.2e-05 2048 150 2000 451584 127.132 55.337 1583.17 1656.76 3422.59 3422.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1090 0.000512 2048 70 1880 36960 3.5799 174.408 104.775 282.812 282.868
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1690 0.000128 4096 80 560 152400 28.4239 389.632 837.74 1255.84 1255.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1010 0.000512 2048 310 1200 28160 2.89402 3.46842 87.6771 124.165 218.273 218.346
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1760 3.2e-05 4096 250 2960 581440 155.934 120.668 10095.3 3600.83 13972.9 13973.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 260 0.000256 4096 60 8680 16640 31.2868 13.8957 885.057 415.91 1346.28 1346.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 2000 0.000512 512 70 120 38160 0.940736 2.89382 51.2805 55.158 55.2155
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 730 3.2e-05 2048 150 2000 465920 126.648 56.0558 2982.31 1675.05 4840.26 4840.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1090 0.000512 2048 70 1880 36800 3.57267 124.089 104.564 232.278 232.335
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1690 0.000128 4096 80 560 152320 28.4326 263.388 837.739 1129.6 1129.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1010 0.000512 2048 310 1200 27840 2.88704 3.45939 59.3996 125.049 190.864 190.939
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1760 3.2e-05 4096 250 2960 581120 155.657 120.585 6944.98 3584.93 10806.4 10806.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 260 0.000256 4096 60 8680 15360 31.2274 13.7851 560.886 413.016 1019.04 1019.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 2000 0.000512 512 70 120 38080 0.944128 1.93757 51.2798 54.2038 54.2605
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 730 3.2e-05 2048 150 2000 465920 126.36 55.9753 2050.03 1675.33 3907.89 3908.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1090 0.000512 2048 70 1880 36720 3.56909 109.45 104.602 217.673 217.727
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1690 0.000128 4096 80 560 152160 28.4249 220.807 837.638 1086.92 1086.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1010 0.000512 2048 310 1200 27360 2.86515 3.41811 49.3404 108.063 163.758 163.832
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1760 3.2e-05 4096 250 2960 580800 155.884 120.643 5796.53 3600.76 9674.02 9674.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 260 0.000256 4096 60 8680 15360 31.2742 13.8002 470.638 413.634 929.476 929.587
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 2000 0.000512 512 70 120 37920 0.940032 1.56032 51.2396 53.7823 53.8395
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 730 3.2e-05 2048 150 2000 460800 127.001 56.0312 1694.29 1669.26 3546.77 3546.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1090 0.000512 2048 70 1880 36480 3.55098 103.995 104.152 211.749 211.807
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1690 0.000128 4096 80 560 152000 28.422 221.759 837.066 1087.29 1087.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1010 0.000512 2048 310 1200 27520 2.86925 3.4345 49.9981 107.194 163.569 163.641
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1760 3.2e-05 4096 250 2960 581120 156.024 120.672 5844.74 3606.76 9728.42 9728.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 260 0.000256 4096 60 8680 15360 31.2789 13.8132 466.945 413.781 925.942 926.055
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 2000 0.000512 512 70 120 37760 0.943712 1.67322 51.1775 53.8387 53.8952
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 730 3.2e-05 2048 150 2000 460800 127.707 56.0175 1676.7 1676.32 3536.94 3537.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1090 0.000512 2048 70 1880 36960 3.57818 166.136 105.136 274.905 274.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1690 0.000128 4096 80 560 152352 28.4099 369.594 838.551 1236.6 1236.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1010 0.000512 2048 310 1200 28032 2.88234 3.45907 82.5932 122.953 211.962 212.038
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1760 3.2e-05 4096 250 2960 581760 155.623 120.523 9672.33 3604.76 13553.5 13553.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 260 0.000256 4096 60 8680 16896 31.2292 13.8813 857.198 417.22 1319.66 1319.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 2000 0.000512 512 70 120 38112 0.941344 2.68672 51.2922 54.9648 55.0206
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 730 3.2e-05 2048 150 2000 463872 126.594 55.9076 2819.46 1674.33 4676.48 4676.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1090 0.000512 2048 70 1880 36864 3.57661 121.361 104.92 229.91 229.967
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1690 0.000128 4096 80 560 152256 28.4084 260.132 838.406 1126.99 1127.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1010 0.000512 2048 310 1200 28032 2.88883 3.46442 59.219 124.314 189.956 190.031
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1760 3.2e-05 4096 250 2960 581376 155.753 120.495 6803.7 3603.27 10683.4 10683.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 260 0.000256 4096 60 8680 15360 31.281 13.781 548.277 413.577 1007.04 1007.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 2000 0.000512 512 70 120 38016 0.939808 1.86074 51.2885 54.1315 54.188
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 730 3.2e-05 2048 150 2000 460800 126.386 55.6326 1991.4 1665.98 3839.59 3839.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1090 0.000512 2048 70 1880 36576 3.5551 105.57 104.403 213.582 213.635
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1690 0.000128 4096 80 560 152064 28.4229 214.377 837.872 1080.72 1080.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1010 0.000512 2048 310 1200 27648 2.88186 3.45798 48.4479 124.511 179.371 179.445
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1760 3.2e-05 4096 250 2960 580608 155.92 120.662 5593.82 3589.71 9460.34 9460.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 260 0.000256 4096 60 8680 13824 31.2856 13.6748 411.227 409.933 866.254 866.361
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 2000 0.000512 512 70 120 37728 0.936928 1.52147 50.1088 52.6096 52.6683
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 730 3.2e-05 2048 150 2000 451584 127.164 55.4418 1608.64 1658.01 3449.45 3449.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1090 0.000512 2048 70 1880 36480 3.55738 97.9529 104.421 205.986 206.045
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1690 0.000128 4096 80 560 152064 28.4145 202.36 838.55 1069.37 1069.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1010 0.000512 2048 310 1200 27648 2.88154 3.45101 45.7891 123.978 176.172 176.246
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1760 3.2e-05 4096 250 2960 580608 155.63 120.435 5223.08 3583.16 9082.52 9082.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 260 0.000256 4096 60 8680 15360 31.288 13.8111 427.935 414.613 887.779 887.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 2000 0.000512 512 70 120 37632 0.936096 1.56877 50.1091 52.658 52.7134
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 730 3.2e-05 2048 150 2000 454656 125.626 55.0789 1513.38 1650.37 3344.65 3344.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1090 0.000512 2048 70 1880 36900 3.57581 170.045 104.776 278.451 278.506
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1690 0.000128 4096 80 560 152400 28.4406 379.864 838.754 1247.1 1247.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1010 0.000512 2048 310 1200 28000 2.9025 3.46362 85.6961 124.06 216.195 216.269
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1760 3.2e-05 4096 250 2960 581600 156.849 120.935 9928.34 3605.76 13812.1 13812.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 260 0.000256 4096 60 8680 16800 31.5123 13.9244 878.12 417.364 1341.05 1341.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 2000 0.000512 512 70 120 38100 0.940032 2.6441 51.2846 54.9105 54.9683
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 730 3.2e-05 2048 150 2000 467200 126.536 56.1011 2948.35 1675.17 4806.34 4806.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1090 0.000512 2048 70 1880 36800 3.57229 123.777 104.79 232.19 232.245
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1690 0.000128 4096 80 560 152200 28.4282 258.506 838.3 1125.28 1125.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1010 0.000512 2048 310 1200 28000 2.90406 3.47802 58.5079 124.389 189.351 189.424
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1760 3.2e-05 4096 250 2960 581600 156.513 120.849 6745.96 3589.46 10613 10613.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 260 0.000256 4096 60 8680 16000 31.3117 13.8116 566.911 413.65 1025.81 1025.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 2000 0.000512 512 70 120 38000 0.942144 1.89088 51.2865 54.1637 54.2198
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 730 3.2e-05 2048 150 2000 460800 126.883 55.7875 1977.9 1667.12 3827.89 3828.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1090 0.000512 2048 70 1880 36600 3.55942 109.371 104.638 217.623 217.677
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1690 0.000128 4096 80 560 152100 28.4138 226.979 837.423 1092.86 1092.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1010 0.000512 2048 310 1200 27600 2.89178 3.43226 50.747 115.734 172.876 172.948
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1760 3.2e-05 4096 250 2960 580800 156.68 120.887 6051.58 3581.84 9911.21 9911.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 260 0.000256 4096 60 8680 14400 31.6573 13.8333 459.446 413.734 918.8 918.909
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 2000 0.000512 512 70 120 37800 0.940992 1.66861 51.1879 53.8413 53.8975
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 730 3.2e-05 2048 150 2000 460800 127.84 56.1275 1718.9 1674.19 3577.25 3577.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1090 0.000512 2048 70 1880 36400 3.54714 101.38 104.172 209.151 209.206
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1690 0.000128 4096 80 560 152000 28.4191 205.671 837.634 1071.77 1071.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1010 0.000512 2048 310 1200 27200 2.8793 3.44243 46.2012 124.227 176.821 176.894
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1760 3.2e-05 4096 250 2960 580800 155.9 120.705 5360.29 3602.23 9239.34 9239.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 260 0.000256 4096 60 8680 16000 31.2479 13.8247 457.067 414.392 916.663 916.775
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 2000 0.000512 512 70 120 37600 0.937984 1.69638 50.0746 52.7532 52.8115
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 730 3.2e-05 2048 150 2000 448000 127.149 55.251 1527.39 1649.12 3359.09 3359.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1090 0.000512 2048 70 1872 37056 3.59014 142.879 104.978 251.503 251.558
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1690 0.000128 4096 80 576 152352 28.4447 323.749 838.612 1190.85 1190.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1010 0.000512 2048 310 1200 28160 2.8913 3.47405 70.9344 125.537 202.909 202.985
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1760 3.2e-05 4096 250 2976 581120 155.84 120.614 8257.94 3591.74 12126.4 12126.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 260 0.000256 4096 60 8688 17408 31.3401 13.9502 747.931 434.581 1227.93 1228.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 2000 0.000512 512 70 96 38368 0.940032 1.836 51.311 54.131 54.1879
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 730 3.2e-05 2048 150 2016 465920 126.482 56.0046 2441.14 1676.6 4300.43 4300.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1090 0.000512 2048 70 1872 36992 3.5839 97.2083 104.907 205.751 205.807
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1690 0.000128 4096 80 576 152320 28.4331 208.669 838.921 1076.07 1076.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1010 0.000512 2048 310 1200 28032 2.88931 3.47053 46.0546 124.637 177.117 177.193
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1760 3.2e-05 4096 250 2976 581120 156.164 120.654 5266.29 3594.69 9138.02 9138.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 260 0.000256 4096 60 8688 16896 40.597 13.9164 464.72 423.492 942.857 942.969
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 2000 0.000512 512 70 96 38336 0.9432 1.18778 51.3118 53.4836 53.5403
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 730 3.2e-05 2048 150 2016 464896 126.619 56.0217 1559.46 1676.84 3419.13 3419.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1090 0.000512 2048 70 1872 36960 3.57869 84.0581 104.912 192.604 192.659
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 1690 0.000128 4096 80 576 152256 28.4206 644.903 838.612 1511.98 1512.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1010 0.000512 2048 310 1200 27840 2.88675 3.45702 112.972 126.798 246.186 246.261
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1760 3.2e-05 4096 250 2976 580992 155.761 120.676 4358.95 3590.44 8226.04 8226.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 260 0.000256 4096 60 8688 16896 31.2468 13.8823 385.4 417.181 847.842 847.957
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 2000 0.000512 512 70 96 38304 0.944128 3.29728 51.3174 55.6013 55.6554
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 730 3.2e-05 2048 150 2016 463872 126.546 55.9022 1286.39 1674.34 3143.37 3143.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1090 0.000512 2048 70 1872 37040 3.59136 138.6 104.872 247.115 247.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1690 0.000128 4096 80 576 152360 28.431 310.216 838.007 1176.7 1176.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1010 0.000512 2048 310 1200 28160 2.90346 3.4727 68.4447 124.498 199.39 199.465
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1760 3.2e-05 4096 250 2976 581120 156.732 120.94 7989.75 3606.02 11873.7 11873.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 260 0.000256 4096 60 8688 17600 31.472 13.9796 733.166 419.226 1197.98 1198.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 2000 0.000512 512 70 96 38360 0.940032 1.73658 51.2915 54.0098 54.065
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 730 3.2e-05 2048 150 2016 465920 126.951 56.2898 2364.37 1675.17 4222.98 4223.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1090 0.000512 2048 70 1872 36960 3.58019 96.7585 104.788 205.179 205.236
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1690 0.000128 4096 80 576 152320 28.441 203.621 838.188 1070.3 1070.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1010 0.000512 2048 310 1200 28000 2.89322 3.47069 45.1604 124.581 176.174 176.251
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1760 3.2e-05 4096 250 2976 580800 156.046 120.756 5208.16 3587.28 9072.46 9072.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 260 0.000256 4096 60 8688 16640 31.2972 13.8629 453.371 416.217 914.88 914.994
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 2000 0.000512 512 70 96 38320 0.940704 1.19398 51.2901 53.4688 53.5242
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 730 3.2e-05 2048 150 2016 465920 126.614 56.0901 1543.12 1675.67 3401.69 3401.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1090 0.000512 2048 70 1872 36960 3.59622 83.6955 104.902 192.246 192.304
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1690 0.000128 4096 80 576 152280 28.4377 166.161 838.221 1032.86 1032.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1010 0.000512 2048 310 1200 28080 2.9009 3.51094 37.0412 123.748 167.271 167.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1760 3.2e-05 4096 250 2976 580320 156.644 120.899 4256.93 3606.78 8141.46 8141.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 260 0.000256 4096 60 8688 17280 31.3824 13.9509 385.144 417.923 848.53 848.636
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 2000 0.000512 512 70 96 38280 0.945408 0.99328 51.2891 53.2699 53.3245
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 730 3.2e-05 2048 150 2016 460800 127.245 55.9858 1251.51 1669.02 3103.95 3104.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1090 0.000512 2048 70 1872 37008 3.58074 184.342 104.815 292.793 292.847
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1690 0.000128 4096 80 576 152352 28.4365 431.547 838.081 1298.11 1298.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1010 0.000512 2048 310 1200 28128 2.89453 3.47523 95.4707 123.789 225.701 225.774
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1760 3.2e-05 4096 250 2976 580992 156.073 120.787 11081.1 3600.15 14958.3 14958.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 260 0.000256 4096 60 8688 17280 31.3571 13.9496 995.992 418.499 1459.93 1460.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 2000 0.000512 512 70 96 38352 0.940512 2.5008 51.29 54.7754 54.8291
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 730 3.2e-05 2048 150 2016 463872 126.716 56.1244 3283.58 1672.74 5139.34 5139.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1090 0.000512 2048 70 1872 36960 3.5824 121.419 105.82 230.873 230.927
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1690 0.000128 4096 80 576 152256 28.4303 271.835 845.866 1146.17 1146.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1010 0.000512 2048 310 1200 27840 2.88176 3.45613 59.7045 126.017 192.13 192.205
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1760 3.2e-05 4096 250 2976 580992 155.755 120.631 6969.42 3621.47 10867.5 10867.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 260 0.000256 4096 60 8688 16896 31.2323 13.8772 615.136 420.749 1081.13 1081.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 2000 0.000512 512 70 96 38304 0.944128 1.53728 51.5314 54.0537 54.1107
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 730 3.2e-05 2048 150 2016 463872 126.518 55.9065 2058.29 1688.82 3929.73 3929.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1090 0.000512 2048 70 1872 36864 3.5831 102.965 104.665 211.267 211.322
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1690 0.000128 4096 80 576 152208 28.4531 218.231 837.615 1084.35 1084.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1010 0.000512 2048 310 1200 27936 2.90378 3.47446 48.7341 110.267 165.45 165.529
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1760 3.2e-05 4096 250 2976 580608 156.032 120.748 5639.93 3603.16 9520.09 9520.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 260 0.000256 4096 60 8688 16128 31.2897 13.8431 475.106 414.797 935.17 935.286
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 2000 0.000512 512 70 96 38160 0.944128 1.25338 51.2213 53.4614 53.5183
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 730 3.2e-05 2048 150 2016 460800 126.999 56.0027 1654.88 1668.32 3506.41 3506.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1090 0.000512 2048 70 1872 36864 3.58096 90.6827 104.918 199.236 199.293
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1690 0.000128 4096 80 576 152064 28.4392 184.778 838.094 1051.36 1051.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1010 0.000512 2048 310 1200 27648 2.89014 3.4672 40.6969 124.371 171.498 171.571
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1760 3.2e-05 4096 250 2976 580608 155.958 120.619 4749.2 3589.67 8615.68 8615.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 260 0.000256 4096 60 8688 15360 31.255 13.781 381.54 413.499 840.204 840.315
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 2000 0.000512 512 70 96 38208 0.945728 1.07338 51.3085 53.37 53.4266
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 730 3.2e-05 2048 150 2016 460800 126.376 55.7183 1397.3 1666.41 3246.01 3246.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1090 0.000512 2048 70 1872 37016 3.5881 172.638 104.959 281.24 281.295
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1690 0.000128 4096 80 576 152320 28.4323 400.568 838.735 1267.78 1267.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1010 0.000512 2048 310 1200 28112 2.91264 3.47872 88.2511 124.481 219.196 219.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1760 3.2e-05 4096 250 2976 580832 156.527 120.909 10243.7 3590.62 14112 14112.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 260 0.000256 4096 60 8688 17472 31.4292 13.9629 926.93 419.015 1391.47 1391.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 2000 0.000512 512 70 96 38360 0.94208 2.42058 51.3244 54.7308 54.7877
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 730 3.2e-05 2048 150 2016 464128 127.141 56.0917 3043.34 1674.23 4900.99 4901.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1090 0.000512 2048 70 1872 36960 3.58714 114.339 104.933 222.914 222.974
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1690 0.000128 4096 80 576 152208 28.4302 254.125 838.257 1120.86 1120.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1010 0.000512 2048 310 1200 27776 2.88742 3.46147 55.7753 124.008 186.205 186.284
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1760 3.2e-05 4096 250 2976 580608 156.152 120.804 6487.15 3604.71 10369 10369.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 260 0.000256 4096 60 8688 17024 31.4218 13.9609 574.569 419.257 1039.35 1039.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 2000 0.000512 512 70 96 38304 0.945184 1.58918 51.3197 53.897 53.9553
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 730 3.2e-05 2048 150 2016 462336 127.154 56.0066 1912.68 1674.01 3770.05 3770.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1090 0.000512 2048 70 1872 36792 3.56944 98.6936 104.566 206.882 206.938
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1690 0.000128 4096 80 576 152208 28.4387 208.833 837.982 1075.3 1075.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1010 0.000512 2048 310 1200 27552 2.88768 3.44883 45.8786 123 175.286 175.363
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1760 3.2e-05 4096 250 2976 579936 156.719 120.957 5324.81 3607.75 9210.45 9210.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 260 0.000256 4096 60 8688 17472 31.4775 13.9772 485.104 419.263 949.954 950.073
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 2000 0.000512 512 70 96 38136 0.942304 1.23085 51.2298 53.4463 53.5025
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 730 3.2e-05 2048 150 2016 462336 127.27 56.0517 1569.37 1672.97 3425.87 3426.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1090 0.000512 2048 70 1872 36736 3.56557 90.0935 104.579 198.293 198.349
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1690 0.000128 4096 80 576 152096 28.4291 188.101 837.772 1054.35 1054.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1010 0.000512 2048 310 1200 27328 2.88269 3.44678 40.9272 122.621 169.948 170.029
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1760 3.2e-05 4096 250 2976 580608 155.896 120.659 4816.63 3588.19 8681.6 8681.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 260 0.000256 4096 60 8688 16128 31.2059 13.8211 406.226 414.713 866.098 866.213
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 2000 0.000512 512 70 96 38080 0.9408 1.04765 51.2291 53.2611 53.3217
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 730 3.2e-05 2048 150 2016 458752 127.821 55.9531 1400.67 1673.43 3258.08 3258.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1090 0.000512 2048 70 1872 36992 3.58205 162.281 104.839 270.765 270.828
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1690 0.000128 4096 80 576 152320 28.4429 389.193 838.118 1255.8 1255.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1010 0.000512 2048 310 1200 28032 2.88835 3.47027 85.971 125.275 217.682 217.758
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1760 3.2e-05 4096 250 2976 581120 156.186 120.656 9957.07 3606.48 13840.6 13840.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 260 0.000256 4096 60 8688 16896 31.3508 13.9192 853.453 417.963 1316.82 1316.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 2000 0.000512 512 70 96 38336 0.9432 2.22429 51.2932 54.504 54.5616
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 730 3.2e-05 2048 150 2016 464896 126.632 56.0285 2941.02 1675.71 4799.58 4799.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1090 0.000512 2048 70 1872 36864 3.57334 110.211 104.661 218.499 218.554
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1690 0.000128 4096 80 576 152192 28.4272 253.13 837.765 1119.37 1119.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1010 0.000512 2048 310 1200 27904 2.90368 3.48464 55.8719 111.77 174.104 174.181
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1760 3.2e-05 4096 250 2976 580608 156.242 120.674 6435.68 3588.73 10301.6 10301.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 260 0.000256 4096 60 8688 16384 31.4611 13.9272 531.536 418.416 995.482 995.621
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 2000 0.000512 512 70 96 38272 0.943776 1.4336 51.2874 53.7079 53.7657
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 730 3.2e-05 2048 150 2016 462848 126.713 56.0345 1889.13 1670.34 3742.41 3742.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1090 0.000512 2048 70 1872 36864 3.58195 93.0324 104.818 201.487 201.541
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1690 0.000128 4096 80 576 152064 28.4271 212.796 837.282 1078.55 1078.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1010 0.000512 2048 310 1200 27648 2.89382 3.46534 46.6982 124.352 177.479 177.556
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1760 3.2e-05 4096 250 2976 580608 155.962 120.61 5400.58 3585.92 9263.3 9263.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 260 0.000256 4096 60 8688 15360 31.262 13.7759 411.188 414.017 870.372 870.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 2000 0.000512 512 70 96 38208 0.94432 1.19821 51.287 53.4746 53.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 730 3.2e-05 2048 150 2016 460800 126.355 55.7281 1569.87 1664.69 3416.84 3417.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1090 0.000512 2048 70 1872 36608 3.55952 85.3627 104.402 193.377 193.434
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1690 0.000128 4096 80 576 152064 28.4209 187.329 838.453 1054.25 1054.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1010 0.000512 2048 310 1200 27136 2.87408 3.43142 40.1579 123.493 170.028 170.103
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1760 3.2e-05 4096 250 2976 580608 156.024 120.695 4753.85 3592.78 8623.57 8623.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 260 0.000256 4096 60 8688 16384 31.5072 13.9439 388.041 419.346 852.967 853.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 2000 0.000512 512 70 96 38144 0.944128 1.16528 51.3108 53.4648 53.5242
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 730 3.2e-05 2048 150 2016 458752 127.6 55.9059 1374.48 1672.1 3230.27 3230.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1090 0.000512 2048 70 1872 37008 3.58826 167.087 104.97 275.698 275.752
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1690 0.000128 4096 80 576 152280 28.4198 382.003 838.525 1249 1249.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1010 0.000512 2048 310 1200 28080 2.90208 3.46317 84.5086 117.907 208.851 208.925
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1760 3.2e-05 4096 250 2976 580896 156.587 120.908 9875.3 3607.72 13760.7 13760.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 260 0.000256 4096 60 8688 17280 31.3789 13.9388 891.319 418.077 1354.84 1354.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 2000 0.000512 512 70 96 38304 0.942432 2.22208 51.2936 54.5025 54.5567
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 730 3.2e-05 2048 150 2016 465408 126.934 56.16 2909.77 1676.15 4769.21 4769.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1090 0.000512 2048 70 1872 36864 3.5785 122.769 104.684 231.086 231.147
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1690 0.000128 4096 80 576 152208 28.4336 264.563 837.782 1130.82 1130.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1010 0.000512 2048 310 1200 27936 2.89898 3.46934 58.1796 124.369 188.988 189.065
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1760 3.2e-05 4096 250 2976 580608 156.068 120.77 6778.32 3586.17 10641.6 10641.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 260 0.000256 4096 60 8688 16128 31.2774 13.8445 573.961 415 1034.21 1034.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 2000 0.000512 512 70 96 38160 0.944128 1.4807 51.2221 53.6923 53.7493
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 730 3.2e-05 2048 150 2016 460800 127.101 55.9139 1988.34 1668.68 3840.22 3840.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1090 0.000512 2048 70 1872 36720 3.56966 105.001 104.498 213.122 213.178
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1690 0.000128 4096 80 576 152064 28.43 223.483 837.437 1089.39 1089.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1010 0.000512 2048 310 1200 27648 2.8712 3.42237 49.7452 108.212 164.324 164.399
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1760 3.2e-05 4096 250 2976 580608 156.727 120.967 5741.68 3589.5 9609.1 9609.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 260 0.000256 4096 60 8688 17280 31.4359 13.953 521.888 418.583 985.993 986.105
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 2000 0.000512 512 70 96 38016 0.938752 1.35987 51.1768 53.519 53.5757
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 730 3.2e-05 2048 150 2016 463104 126.655 56.0389 1690.54 1668.97 3542.39 3542.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1090 0.000512 2048 70 1872 36576 3.55997 103.601 104.399 211.614 211.667
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1690 0.000128 4096 80 576 152064 28.4184 224.244 838.639 1091.35 1091.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1010 0.000512 2048 310 1200 27648 2.88154 3.46214 49.793 110.932 167.142 167.216
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1760 3.2e-05 4096 250 2976 580608 155.946 120.649 5736.67 3590.5 9603.98 9604.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 260 0.000256 4096 60 8688 13824 31.2935 13.6782 419.497 409.887 874.488 874.601
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 2000 0.000512 512 70 96 38016 0.942688 1.2329 51.2461 53.4648 53.5224
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 730 3.2e-05 2048 150 2016 451584 127.143 55.5354 1654.77 1658.43 3496.07 3496.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1090 0.000512 2048 70 1872 36960 3.58086 165.245 104.762 273.64 273.695
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1690 0.000128 4096 80 576 152320 28.4294 380.807 837.984 1247.26 1247.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1010 0.000512 2048 310 1200 28000 2.8953 3.46422 83.3311 125.179 214.937 215.013
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1760 3.2e-05 4096 250 2976 580800 156.041 120.734 9781.51 3604.82 13663.3 13663.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 260 0.000256 4096 60 8688 16640 31.2924 13.8686 847.453 417.631 1310.38 1310.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 2000 0.000512 512 70 96 38320 0.946176 2.24051 51.2839 54.5155 54.571
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 730 3.2e-05 2048 150 2016 465920 126.587 56.0398 2866.89 1675.23 4724.95 4725.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1090 0.000512 2048 70 1872 36800 3.57341 122.148 104.562 230.335 230.398
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1690 0.000128 4096 80 576 152160 28.4385 269.541 837.628 1135.66 1135.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1010 0.000512 2048 310 1200 27840 2.87952 3.45456 59.3477 123.991 189.746 189.822
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1760 3.2e-05 4096 250 2976 580480 155.929 120.672 6922.87 3607.86 10807.5 10807.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 260 0.000256 4096 60 8688 15360 31.2302 13.7789 554.473 413.037 1012.65 1012.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 2000 0.000512 512 70 96 38240 0.940416 1.61587 51.2883 53.8878 53.9487
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 730 3.2e-05 2048 150 2016 465920 126.324 55.9903 2050.87 1675.62 3909.01 3909.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1090 0.000512 2048 70 1872 36720 3.56365 105.609 104.661 213.885 213.942
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1690 0.000128 4096 80 576 152160 28.4345 222.319 838.875 1089.68 1089.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1010 0.000512 2048 310 1200 27360 2.87408 3.41747 48.3129 107.169 161.846 161.922
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1760 3.2e-05 4096 250 2976 579840 156.237 120.814 5706.08 3590.05 9573.4 9573.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 260 0.000256 4096 60 8688 15360 31.2795 13.7953 461.353 413.944 920.503 920.617
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 2000 0.000512 512 70 96 38160 0.943104 1.29379 51.3539 53.6337 53.6926
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 730 3.2e-05 2048 150 2016 460800 127.043 55.8756 1671.14 1670.61 3524.87 3525.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1090 0.000512 2048 70 1872 36480 3.5575 99.7389 104.13 207.479 207.537
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1690 0.000128 4096 80 576 152000 28.4267 207.563 837.821 1073.86 1073.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1010 0.000512 2048 310 1200 27520 2.86957 3.43827 45.9158 122.823 175.121 175.198
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1760 3.2e-05 4096 250 2976 579840 156.35 120.856 5278.87 3612.85 9169.14 9169.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 260 0.000256 4096 60 8688 15360 31.2881 13.8035 428.637 413.881 887.742 887.859
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 2000 0.000512 512 70 96 38080 0.945632 1.27162 51.2862 53.5469 53.6064
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 730 3.2e-05 2048 150 2016 460800 127.69 56.0722 1554.17 1676.02 3414.15 3414.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1090 0.000512 2048 70 1900 37024 3.58883 150.965 104.914 259.518 259.574
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1690 0.000128 4096 80 600 152192 28.4409 352.958 838.128 1219.57 1219.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1010 0.000512 2048 310 1200 28032 2.89382 3.47341 74.493 124.213 205.144 205.219
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1760 3.2e-05 4096 250 2950 581376 155.806 120.583 8610.07 3605.62 12492.3 12492.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 260 0.000256 4096 60 8700 17664 31.2819 13.9448 797.802 431.588 1274.75 1274.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 2000 0.000512 512 70 100 38336 0.940064 1.96669 51.288 54.2381 54.2942
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 730 3.2e-05 2048 150 2000 463872 126.859 56.0968 2551.92 1675.6 4410.67 4410.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1090 0.000512 2048 70 1900 36992 3.59402 103.757 104.906 212.308 212.365
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1690 0.000128 4096 80 600 152128 28.4254 225.051 837.909 1091.43 1091.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1010 0.000512 2048 310 1200 27904 2.89066 3.47072 47.6066 124.747 178.785 178.859
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1760 3.2e-05 4096 250 2950 581376 156.05 120.61 5455.24 3586.35 9318.47 9318.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 260 0.000256 4096 60 8700 17408 31.2654 13.9223 499.79 418.014 963.123 963.235
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 2000 0.000512 512 70 100 38272 0.94208 1.2759 51.2634 53.5258 53.5818
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 730 3.2e-05 2048 150 2000 462848 127.306 55.9657 1610.32 1675.58 3469.36 3469.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1090 0.000512 2048 70 1900 36960 3.5887 87.9862 104.911 196.537 196.596
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 1690 0.000128 4096 80 600 152064 28.4242 659.7 837.762 1525.93 1525.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1010 0.000512 2048 310 1200 27840 2.88566 3.46064 39.1864 118.888 164.493 164.571
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1760 3.2e-05 4096 250 2950 580992 155.743 120.626 4458.75 3606.89 8342.23 8342.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 260 0.000256 4096 60 8700 16896 31.2337 13.8764 396.706 416.756 858.706 858.821
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 2000 0.000512 512 70 100 38208 0.940576 3.42006 51.2442 55.6487 55.7073
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 730 3.2e-05 2048 150 2000 460800 127.252 55.8984 1312.25 1672.94 3168.54 3168.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1090 0.000512 2048 70 1900 37000 3.59229 141.221 104.951 249.819 249.878
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1690 0.000128 4096 80 600 152200 28.4324 324.739 838.884 1192.1 1192.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1010 0.000512 2048 310 1200 28000 2.90659 3.47408 69.0696 124.475 199.996 200.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1760 3.2e-05 4096 250 2950 581440 156.621 120.899 7978.86 3607.96 11864.5 11864.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 260 0.000256 4096 60 8700 17600 31.4673 13.9689 737.514 419.718 1202.8 1202.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 2000 0.000512 512 70 100 38320 0.941024 1.83174 51.3052 54.1222 54.1798
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 730 3.2e-05 2048 150 2000 463360 127.414 56.2831 2362.45 1676.94 4223.27 4223.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1090 0.000512 2048 70 1900 36960 3.58787 96.5412 104.931 205.113 205.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1690 0.000128 4096 80 600 152160 28.4355 208.99 838.682 1076.15 1076.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1010 0.000512 2048 310 1200 27840 2.89382 3.46614 44.2374 123.824 174.495 174.572
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1760 3.2e-05 4096 250 2950 581120 155.982 120.712 5108.22 3606.06 8991.19 8991.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 260 0.000256 4096 60 8700 16640 31.2904 13.8691 447.715 416.288 909.296 909.412
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 2000 0.000512 512 70 100 38240 0.941344 1.22874 51.2744 53.4852 53.5428
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 730 3.2e-05 2048 150 2000 463360 127.139 56.1496 1513.1 1676.67 3373.25 3373.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1090 0.000512 2048 70 1900 36840 3.57427 84.6668 104.72 193.015 193.073
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1690 0.000128 4096 80 600 152040 28.4262 174.019 838.289 1040.78 1040.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1010 0.000512 2048 310 1200 27840 2.90243 3.46931 36.7247 124.883 168.054 168.129
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1760 3.2e-05 4096 250 2950 580800 156.348 120.835 4258.37 3587.85 8123.62 8123.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 260 0.000256 4096 60 8700 17280 31.4026 13.947 387.648 418.171 851.301 851.429
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 2000 0.000512 512 70 100 38160 0.944128 1.03629 51.2451 53.2682 53.3258
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 730 3.2e-05 2048 150 2000 460800 127.228 56.0092 1257.17 1669.94 3110.54 3110.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1090 0.000512 2048 70 1900 36800 3.57776 73.0849 105.653 182.368 182.426
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1690 0.000128 4096 80 600 152000 28.4164 149.095 845.695 1023.25 1023.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1010 0.000512 2048 310 1200 27520 2.88506 3.45907 31.5892 123.87 161.875 161.951
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1760 3.2e-05 4096 250 2950 581120 155.724 120.597 3678.5 3620.05 7575.09 7575.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 260 0.000256 4096 60 8700 15360 31.2096 13.7784 298.351 417.721 761.193 761.306
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 2000 0.000512 512 70 100 38080 0.944352 0.84992 51.4412 53.2755 53.334
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 730 3.2e-05 2048 150 2000 460800 127.486 55.9967 1078.49 1691.81 2953.98 2954.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1090 0.000512 2048 70 1900 37008 3.59267 184.027 104.902 292.571 292.625
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1690 0.000128 4096 80 600 152160 28.427 441.589 837.933 1308 1308.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1010 0.000512 2048 310 1200 28032 2.89427 3.47376 94.3269 124.864 225.632 225.706
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1760 3.2e-05 4096 250 2950 581184 156.082 120.75 10836.1 3585.7 14698.9 14699.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 260 0.000256 4096 60 8700 17280 31.3615 13.9496 981.013 418.514 1444.97 1445.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 2000 0.000512 512 70 100 38304 0.942816 2.55018 51.2707 54.8083 54.8653
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 730 3.2e-05 2048 150 2000 462336 127.086 56.044 3214.79 1672.77 5070.87 5071.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1090 0.000512 2048 70 1900 36960 3.59629 121.137 104.898 229.685 229.741
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1690 0.000128 4096 80 600 152064 28.4159 275.837 837.641 1141.94 1142
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1010 0.000512 2048 310 1200 27840 2.88144 3.45859 58.4764 125.009 189.897 189.974
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1760 3.2e-05 4096 250 2950 580992 155.744 120.652 6711.02 3586.92 10574.6 10574.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 260 0.000256 4096 60 8700 16896 31.2333 13.886 597.793 416.812 1059.86 1059.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 2000 0.000512 512 70 100 38208 0.94208 1.5703 51.2463 53.8018 53.8596
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 730 3.2e-05 2048 150 2000 460800 127.365 56.086 1983.25 1672.87 3839.76 3839.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1090 0.000512 2048 70 1900 36864 3.58826 103.076 104.768 211.486 211.539
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1690 0.000128 4096 80 600 152064 28.4386 224.286 837.924 1090.69 1090.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1010 0.000512 2048 310 1200 27936 2.89587 3.47811 48.1321 107.103 161.681 161.754
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1760 3.2e-05 4096 250 2950 580608 156.036 120.771 5500.88 3585.77 9363.67 9363.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 260 0.000256 4096 60 8700 16128 31.2864 13.8396 466.389 415.82 927.462 927.574
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 2000 0.000512 512 70 100 38160 0.94208 1.26362 51.2436 53.4924 53.5491
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 730 3.2e-05 2048 150 2000 460800 127.023 55.9241 1624.06 1668.79 3475.98 3476.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1090 0.000512 2048 70 1900 36864 3.59325 90.7088 104.995 199.357 199.416
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1690 0.000128 4096 80 600 151872 28.4334 190.171 837.934 1056.58 1056.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1010 0.000512 2048 310 1200 27648 2.89197 3.47123 40.557 123.219 170.212 170.288
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1760 3.2e-05 4096 250 2950 580608 155.958 120.65 4674.14 3589.45 8540.43 8540.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 260 0.000256 4096 60 8700 15360 31.2659 13.7831 378.745 413.504 837.425 837.536
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 2000 0.000512 512 70 100 38016 0.940704 1.09978 51.2042 53.2893 53.3489
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 730 3.2e-05 2048 150 2000 454656 127.567 55.6851 1363.36 1666.35 3213.16 3213.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1090 0.000512 2048 70 1900 36960 3.57632 171.092 104.881 279.604 279.661
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1690 0.000128 4096 80 600 152152 28.4169 407.985 838.619 1275.07 1275.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1010 0.000512 2048 310 1200 28000 2.91021 3.47546 86.4473 125.405 218.311 218.387
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1760 3.2e-05 4096 250 2950 581056 156.504 120.88 9994.14 3588.96 13860.7 13860.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 260 0.000256 4096 60 8700 17472 31.4184 13.9614 914.723 418.959 1379.2 1379.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 2000 0.000512 512 70 100 38304 0.942528 2.46909 51.3036 54.7571 54.8152
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 730 3.2e-05 2048 150 2000 462336 127.335 56.0435 2959.27 1674.05 4816.9 4817.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1090 0.000512 2048 70 1900 36848 3.57968 115.415 104.716 223.762 223.816
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1690 0.000128 4096 80 600 152096 28.4283 259.346 838.486 1126.31 1126.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1010 0.000512 2048 310 1200 27776 2.88563 3.45731 54.9463 124.026 185.387 185.465
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1760 3.2e-05 4096 250 2950 580608 156.191 120.767 6329.08 3607.59 10213.8 10214
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 260 0.000256 4096 60 8700 17024 31.429 13.9551 565.597 419.241 1030.36 1030.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 2000 0.000512 512 70 100 38192 0.940032 1.63376 51.2613 53.8792 53.937
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 730 3.2e-05 2048 150 2000 462336 127.121 56.1528 1881.65 1674 3739.12 3739.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1090 0.000512 2048 70 1900 36792 3.57411 98.4603 104.743 206.83 206.887
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1690 0.000128 4096 80 600 152040 28.4303 213.316 838.713 1080.5 1080.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1010 0.000512 2048 310 1200 27552 2.8856 3.45088 44.8954 124.309 175.614 175.691
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1760 3.2e-05 4096 250 2950 580608 156.375 120.844 5186.86 3607.45 9071.74 9071.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 260 0.000256 4096 60 8700 17472 31.4879 13.9762 473.758 431.711 951.069 951.192
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 2000 0.000512 512 70 100 38136 0.944256 1.24928 51.268 53.5039 53.5593
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 730 3.2e-05 2048 150 2000 462336 127.273 56.1134 1536.24 1674.59 3394.41 3394.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1090 0.000512 2048 70 1900 36736 3.57203 89.4759 104.741 197.844 197.904
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1690 0.000128 4096 80 600 151872 28.43 191.707 838.109 1058.29 1058.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1010 0.000512 2048 310 1200 27328 2.87699 3.44243 40.7799 122.728 169.904 169.982
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1760 3.2e-05 4096 250 2950 580608 155.941 120.66 4673.11 3609.66 8559.58 8559.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 260 0.000256 4096 60 8700 16128 31.212 13.8196 395.297 415.041 855.5 855.606
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 2000 0.000512 512 70 100 38080 0.940128 1.05322 51.2661 53.3031 53.3581
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 730 3.2e-05 2048 150 2000 458752 127.77 56.0148 1371.53 1674.79 3230.29 3230.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1090 0.000512 2048 70 1900 36992 3.5935 164.183 104.986 272.817 272.873
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1690 0.000128 4096 80 600 152128 28.4326 405.347 838.532 1272.36 1272.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1010 0.000512 2048 310 1200 27904 2.88992 3.47443 85.5675 118.013 210.019 210.094
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1760 3.2e-05 4096 250 2950 581376 156.066 120.616 9867.8 3589.13 13733.8 13734
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 260 0.000256 4096 60 8700 17408 31.2601 13.9233 881.191 420.037 1346.55 1346.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 2000 0.000512 512 70 100 38272 0.94208 2.29402 51.2854 54.5649 54.6224
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 730 3.2e-05 2048 150 2000 462848 127.278 56.0435 2922.35 1676.83 4782.7 4782.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1090 0.000512 2048 70 1900 36864 3.58467 114.067 104.745 222.449 222.504
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1690 0.000128 4096 80 600 152064 28.4283 262.477 837.945 1128.89 1128.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1010 0.000512 2048 310 1200 27904 2.89971 3.48355 55.9314 124.464 186.851 186.927
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1760 3.2e-05 4096 250 2950 581120 156.04 120.611 6386.68 3604.45 10268 10268.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 260 0.000256 4096 60 8700 17408 31.3046 13.9292 574.256 418.421 1038.05 1038.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 2000 0.000512 512 70 100 38144 0.94208 1.49475 51.2233 53.7042 53.758
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 730 3.2e-05 2048 150 2000 458752 127.51 55.8551 1872.44 1670.33 3726.33 3726.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1090 0.000512 2048 70 1900 36864 3.5921 97.3371 104.898 205.88 205.939
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1690 0.000128 4096 80 600 151872 28.4324 223.276 837.211 1088.97 1089.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1010 0.000512 2048 310 1200 27648 2.89232 3.46947 47.4687 108.941 162.848 162.929
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1760 3.2e-05 4096 250 2950 580608 155.968 120.644 5424.74 3586.9 9288.48 9288.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 260 0.000256 4096 60 8700 15360 31.2602 13.7769 421.674 413.097 879.943 880.059
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 2000 0.000512 512 70 100 38016 0.939392 1.25622 51.1828 53.4219 53.4813
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 730 3.2e-05 2048 150 2000 454656 127.54 55.7349 1565.32 1664.77 3413.56 3413.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1090 0.000512 2048 70 1900 36608 3.57171 87.2987 104.473 195.396 195.449
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1690 0.000128 4096 80 600 151808 28.4303 199.155 837.853 1065.48 1065.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1010 0.000512 2048 310 1200 27136 2.86355 3.42717 41.0607 123.803 171.23 171.305
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1760 3.2e-05 4096 250 2950 580608 156.07 120.726 4825.22 3610.77 8713.01 8713.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 260 0.000256 4096 60 8700 16384 31.5222 13.9428 389.875 419.288 854.761 854.876
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 2000 0.000512 512 70 100 37888 0.935808 1.23043 50.1053 52.3174 52.3727
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 730 3.2e-05 2048 150 2000 458752 127.53 55.8424 1401.75 1671.82 3257.14 3257.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1090 0.000512 2048 70 1900 36936 3.58195 175.174 104.855 283.666 283.722
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1690 0.000128 4096 80 600 152136 28.4324 414.927 838.598 1282 1282.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1010 0.000512 2048 310 1200 27936 2.89856 3.46442 87.4384 124.281 218.153 218.224
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1760 3.2e-05 4096 250 2950 580896 156.654 120.924 10164.4 3601.8 14044 14044.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 260 0.000256 4096 60 8700 17280 31.3628 13.9347 920.658 429.429 1395.52 1395.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 2000 0.000512 512 70 100 38304 0.941216 2.35366 51.3143 54.6513 54.7062
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 730 3.2e-05 2048 150 2000 463104 127.415 56.254 2986.11 1676.1 4846.07 4846.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1090 0.000512 2048 70 1900 36864 3.5832 128.701 104.771 237.108 237.166
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1690 0.000128 4096 80 600 152064 28.424 294.338 837.908 1160.72 1160.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1010 0.000512 2048 310 1200 27936 2.89808 3.47158 62.4135 124.37 193.229 193.303
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1760 3.2e-05 4096 250 2950 580608 156.113 120.744 7208.94 3604.23 11090.2 11090.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 260 0.000256 4096 60 8700 16128 31.2852 13.8347 610.93 415.077 1071.26 1071.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 2000 0.000512 512 70 100 38160 0.94064 1.62611 51.2425 53.8513 53.9095
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 730 3.2e-05 2048 150 2000 460800 127.004 56.0401 2119.35 1668.75 3971.34 3971.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1090 0.000512 2048 70 1900 36720 3.56966 110.769 104.552 218.942 219
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1690 0.000128 4096 80 600 151848 28.435 241.602 836.938 1107.02 1107.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1010 0.000512 2048 310 1200 27216 2.87955 3.4264 50.8599 123.194 180.431 180.507
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1760 3.2e-05 4096 250 2950 580608 156.708 121.002 5931.77 3589.25 9798.96 9799.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 260 0.000256 4096 60 8700 17280 31.4453 13.9612 542.377 418.339 1006.26 1006.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 2000 0.000512 512 70 100 38016 0.940032 1.51344 51.1896 53.6863 53.7428
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 730 3.2e-05 2048 150 2000 456192 128.266 55.9734 1729.99 1668.56 3582.98 3583.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1090 0.000512 2048 70 1900 36576 3.56563 105.174 104.385 213.177 213.233
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1690 0.000128 4096 80 600 151776 28.4348 229.46 837.177 1095.12 1095.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1010 0.000512 2048 310 1200 27648 3.46122 3.45715 48.2045 117.258 172.461 173.069
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1760 3.2e-05 4096 250 2950 580608 155.856 120.627 5582.78 3605.82 9465.31 9465.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 260 0.000256 4096 60 8700 13824 31.3164 13.684 409.787 409.509 864.427 864.542
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 2000 0.000512 512 70 100 38016 0.940032 1.25578 51.2453 53.4843 53.5413
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 730 3.2e-05 2048 150 2000 451584 127.139 55.298 1615.78 1656.84 3455.26 3455.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1090 0.000512 2048 70 1900 36360 3.53901 98.6747 104.001 206.268 206.329
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1690 0.000128 4096 80 600 151560 28.4174 210.086 836.392 1074.94 1075
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1010 0.000512 2048 310 1200 26640 2.87469 3.40365 44.1252 122.275 172.75 172.825
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1760 3.2e-05 4096 250 2950 578880 156.931 120.959 5104.17 3587.9 8970.18 8970.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 260 0.000256 4096 60 8700 17280 31.487 13.9756 471.839 419.164 936.6 936.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 2000 0.000512 512 70 100 37800 0.938112 1.44998 50.0938 52.524 52.5791
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 730 3.2e-05 2048 150 2000 460800 127.294 56.1377 1514.76 1669.41 3367.8 3367.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1090 0.000512 2048 70 1900 36960 3.59411 169.696 104.857 278.201 278.259
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1690 0.000128 4096 80 600 152160 28.4283 401.273 838.078 1267.83 1267.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1010 0.000512 2048 310 1200 27840 2.89312 3.46486 84.7009 121.043 212.173 212.249
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1760 3.2e-05 4096 250 2950 581120 156.031 120.711 9839.56 3585.66 13702.2 13702.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 260 0.000256 4096 60 8700 16640 31.2785 13.8611 860.704 416.115 1322.09 1322.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 2000 0.000512 512 70 100 38240 0.937792 2.31107 51.2545 54.5462 54.604
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 730 3.2e-05 2048 150 2000 463360 127.147 56.0517 2916.45 1675.44 4775.28 4775.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1090 0.000512 2048 70 1900 36800 3.57645 123.818 104.73 232.175 232.232
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1690 0.000128 4096 80 600 152000 28.4243 276.227 838.368 1143.07 1143.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1010 0.000512 2048 310 1200 27520 2.87949 3.45907 57.6941 125.122 189.228 189.303
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1760 3.2e-05 4096 250 2950 581120 155.742 120.592 6709.22 3607.36 10593.1 10593.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 260 0.000256 4096 60 8700 15360 31.222 13.781 544.279 426.212 1015.62 1015.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 2000 0.000512 512 70 100 38080 0.937984 1.4783 58.6016 61.0606 61.1204
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 730 3.2e-05 2048 150 2000 460800 127.569 55.963 1979.46 1677.07 3840.26 3840.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1090 0.000512 2048 70 1900 36720 3.5816 107.379 104.732 215.743 215.798
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1690 0.000128 4096 80 600 151920 28.4204 234.98 838.357 1101.8 1101.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1010 0.000512 2048 310 1200 27360 2.8705 3.41811 49.35 124.197 179.904 179.979
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1760 3.2e-05 4096 250 2950 579840 156.224 120.832 5784.11 3608.7 9670.08 9670.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 260 0.000256 4096 60 8700 15360 31.2627 13.7971 471.651 418.755 935.597 935.707
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 2000 0.000512 512 70 100 37920 0.937984 1.35987 50.1158 52.4562 52.513
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 730 3.2e-05 2048 150 2000 460800 127.025 55.8983 1688.3 1670.42 3541.84 3542.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1090 0.000512 2048 70 1900 36480 3.55123 100.457 104.185 208.248 208.304
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1690 0.000128 4096 80 600 151680 28.4186 215.312 836.59 1080.37 1080.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1010 0.000512 2048 310 1200 26880 2.87718 3.43494 45.4075 123.801 175.595 175.669
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1760 3.2e-05 4096 250 2950 581120 155.959 120.667 5284.88 3586.56 9148.28 9148.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 260 0.000256 4096 60 8700 15360 31.3045 13.8147 430.729 414.449 891.466 891.613
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 2000 0.000512 512 70 100 37760 0.937408 1.32893 50.0361 52.3461 52.4063
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 730 3.2e-05 2048 150 2000 460800 127.691 56.0471 1559.84 1675.69 3419.47 3419.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1090 0.000512 2048 70 1900 36400 3.55936 98.9164 104.227 206.756 206.813
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1690 0.000128 4096 80 600 151600 28.4343 206.596 836.915 1071.99 1072.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1010 0.000512 2048 310 1200 27200 2.88592 3.44858 44.4092 123.83 174.646 174.722
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1760 3.2e-05 4096 250 2950 579200 156.537 120.968 5092.56 3611.82 8982.1 8982.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 260 0.000256 4096 60 8700 16000 31.2459 13.8307 434.799 414.372 894.377 894.492
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 2000 0.000512 512 70 100 37600 0.932192 1.21994 49.9917 52.1869 52.2437
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 730 3.2e-05 2048 150 2000 448000 127.158 55.1547 1459.92 1649.1 3291.53 3291.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1090 0.000512 2048 70 1920 36992 3.5881 141.167 104.956 249.765 249.822
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1690 0.000128 4096 80 600 152192 28.4387 324.545 838.698 1191.73 1191.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1010 0.000512 2048 310 1200 27904 2.89235 3.47379 68.2662 124.504 199.209 199.287
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1760 3.2e-05 4096 250 2940 581632 155.654 120.559 7870.7 3603.38 11750.5 11750.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 260 0.000256 4096 60 8700 17664 31.3073 13.9527 733.653 419.581 1198.63 1198.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 2000 0.000512 512 70 120 38208 0.942016 2.15245 51.3054 54.4454 54.5034
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 730 3.2e-05 2048 150 2040 467968 125.991 55.9639 2381.69 1676.74 4240.58 4240.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1090 0.000512 2048 70 1920 36928 3.57888 97.8532 104.872 206.355 206.413
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1690 0.000128 4096 80 600 152128 28.4221 212.596 838.528 1079.59 1079.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1010 0.000512 2048 310 1200 27776 2.89069 3.46566 45.0928 123.649 175.171 175.248
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1760 3.2e-05 4096 250 2940 581632 155.931 120.599 5128.27 3587.73 8992.76 8992.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 260 0.000256 4096 60 8700 17408 31.2566 13.9229 471.327 419.079 935.724 935.842
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 2000 0.000512 512 70 120 38144 0.94208 1.42218 51.2925 53.701 53.758
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 730 3.2e-05 2048 150 2040 466944 126.298 55.9616 1548.03 1676.81 3407.3 3407.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1090 0.000512 2048 70 1920 36864 3.57702 83.0636 104.796 191.488 191.545
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 1690 0.000128 4096 80 600 152064 28.4202 573.084 838.458 1440.01 1440.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1010 0.000512 2048 310 1200 27648 2.88154 3.45702 36.2533 125.787 168.45 168.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1760 3.2e-05 4096 250 2940 581376 155.682 120.596 4158.92 3607.58 8043 8043.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 260 0.000256 4096 60 8700 16896 31.2215 13.8834 373.002 417.099 835.336 835.448
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 2000 0.000512 512 70 120 38112 0.943552 3.50448 51.2893 55.7801 55.8364
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 730 3.2e-05 2048 150 2040 466944 125.958 55.9131 1258.89 1674.63 3115.58 3115.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1090 0.000512 2048 70 1920 36864 3.5799 75.8968 104.763 184.296 184.355
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 1690 0.000128 4096 80 600 152064 28.4262 574.384 837.675 1440.53 1440.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1010 0.000512 2048 310 1200 27648 2.91619 3.4841 101.39 126.129 233.994 234.076
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1760 3.2e-05 4096 250 2940 581120 156.066 120.598 3609.96 3584.76 7471.62 7471.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 260 0.000256 4096 60 8700 17408 31.294 13.9632 331.742 418.358 795.49 795.605
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 2000 0.000512 512 70 120 38016 0.946496 3.49398 51.2702 55.7646 55.8401
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 730 3.2e-05 2048 150 2040 462848 126.756 55.8979 1081.04 1669.8 2933.69 2933.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1090 0.000512 2048 70 1920 37000 3.58458 186.308 104.922 294.869 294.926
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1690 0.000128 4096 80 600 152200 28.4438 441.619 838.198 1308.31 1308.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1010 0.000512 2048 310 1200 27920 2.9049 3.47904 94.0948 124.801 225.356 225.433
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1760 3.2e-05 4096 250 2940 581600 156.494 120.898 10781.5 3585.85 14645 14645.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 260 0.000256 4096 60 8700 17600 31.4484 13.9669 1000.99 419.196 1465.74 1465.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 2000 0.000512 512 70 120 38200 0.94528 3.08058 51.2897 55.3576 55.4176
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 730 3.2e-05 2048 150 2040 468480 126.238 56.1808 3282.9 1675.71 5141.23 5141.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1090 0.000512 2048 70 1920 36960 3.5839 122.358 104.884 230.879 230.934
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1690 0.000128 4096 80 600 152160 28.4293 275.928 837.861 1142.26 1142.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1010 0.000512 2048 310 1200 27840 2.89744 3.46445 58.9967 125.238 190.668 190.743
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1760 3.2e-05 4096 250 2940 581120 155.997 120.715 6682.62 3583.97 10543.5 10543.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 260 0.000256 4096 60 8700 16640 31.2572 13.8629 588.979 415.943 1050.18 1050.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 2000 0.000512 512 70 120 38160 0.941888 1.95315 51.3352 54.2725 54.3341
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 730 3.2e-05 2048 150 2040 468480 125.981 56.0488 2031.36 1675.07 3888.66 3888.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1090 0.000512 2048 70 1920 36840 3.57187 103.404 104.7 211.727 211.785
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1690 0.000128 4096 80 600 152040 28.424 224.211 837.89 1090.57 1090.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1010 0.000512 2048 310 1200 27840 2.90269 3.46976 48.6559 108.111 163.215 163.291
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1760 3.2e-05 4096 250 2940 580800 156.292 120.871 5473.93 3603.82 9355.13 9355.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 260 0.000256 4096 60 8700 17280 31.4151 13.953 500.485 417.869 963.855 963.969
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 2000 0.000512 512 70 120 38040 0.944128 1.57696 51.2332 53.7962 53.8509
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 730 3.2e-05 2048 150 2040 464640 126.39 56.0926 1651.09 1668.72 3502.49 3502.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1090 0.000512 2048 70 1920 36800 3.57382 91.0505 104.697 199.377 199.434
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1690 0.000128 4096 80 600 152000 28.4199 189.313 837.645 1055.42 1055.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1010 0.000512 2048 310 1200 27520 2.88179 3.45443 40.2393 122.911 169.562 169.641
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1760 3.2e-05 4096 250 2940 581120 155.636 120.593 4630.82 3585.64 8492.92 8493.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 260 0.000256 4096 60 8700 15360 31.2131 13.7864 376.506 412.923 834.565 834.683
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 2000 0.000512 512 70 120 38080 0.944032 1.29024 51.3511 53.6292 53.6881
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 730 3.2e-05 2048 150 2040 465920 126.308 55.9882 1401.98 1675.63 3260.11 3260.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1090 0.000512 2048 70 1920 36960 3.58138 171.773 104.911 280.317 280.373
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1690 0.000128 4096 80 600 152160 28.4317 405.149 838.618 1272.25 1272.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1010 0.000512 2048 310 1200 27936 2.89587 3.46934 86.4724 122.831 215.743 215.819
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1760 3.2e-05 4096 250 2940 581376 155.983 120.713 9923.67 3606.02 13806.6 13806.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 260 0.000256 4096 60 8700 17280 31.3631 13.9511 901.647 418.988 1366.09 1366.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 2000 0.000512 512 70 120 38208 0.943264 2.86797 51.3246 55.1784 55.2348
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 730 3.2e-05 2048 150 2040 466944 126.191 55.9841 3017.09 1674.02 4873.49 4873.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1090 0.000512 2048 70 1920 36864 3.56864 115.099 105.725 224.444 224.498
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1690 0.000128 4096 80 600 152064 28.4201 254.681 846.049 1129.2 1129.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1010 0.000512 2048 310 1200 27648 2.88358 3.45603 54.0332 124.974 185.42 185.497
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1760 3.2e-05 4096 250 2940 581376 155.683 120.609 6202.96 3620.14 10099.6 10099.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 260 0.000256 4096 60 8700 16896 31.2323 13.8748 554.121 420.836 1020.19 1020.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 2000 0.000512 512 70 120 38112 0.941696 1.78598 51.5108 54.2817 54.3362
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 730 3.2e-05 2048 150 2040 466944 125.974 56.009 1885.19 1689.17 3756.54 3756.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1090 0.000512 2048 70 1920 36864 3.57581 98.3241 104.912 206.862 206.918
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1690 0.000128 4096 80 600 152064 28.4652 209.283 838.514 1076.31 1076.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1010 0.000512 2048 310 1200 27648 2.89549 3.46957 44.8072 123.802 175.047 175.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1760 3.2e-05 4096 250 2940 580608 156.043 120.771 5106.08 3606.51 8989.62 8989.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 260 0.000256 4096 60 8700 16128 31.288 13.836 434.785 415.297 895.337 895.445
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 2000 0.000512 512 70 120 38016 0.94208 1.4471 51.3179 53.75 53.8071
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 730 3.2e-05 2048 150 2040 465408 125.928 55.9468 1542.89 1669.95 3394.9 3395.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1090 0.000512 2048 70 1920 36672 3.56093 90.4697 104.451 198.532 198.596
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1690 0.000128 4096 80 600 151872 28.4545 189.221 837.268 1054.99 1055.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1010 0.000512 2048 310 1200 27648 2.89213 3.47136 40.7147 123.218 170.368 170.441
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1760 3.2e-05 4096 250 2940 580608 155.962 120.622 4598.17 3586.47 8461.44 8461.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 260 0.000256 4096 60 8700 15360 31.2381 13.7793 376.521 413.16 834.83 834.946
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 2000 0.000512 512 70 120 38016 0.944128 1.25542 51.2732 53.5169 53.5754
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 730 3.2e-05 2048 150 2040 460800 126.336 55.6483 1374.84 1665.11 3222.13 3222.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1090 0.000512 2048 70 1920 36720 3.57744 81.8384 104.795 190.265 190.321
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1690 0.000128 4096 80 600 151920 28.4285 163.947 838.465 1030.89 1030.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1010 0.000512 2048 310 1200 27360 2.87046 3.41635 34.9833 123.914 165.251 165.329
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1760 3.2e-05 4096 250 2940 579840 156.166 120.818 3985.26 3589.9 7852.37 7852.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 260 0.000256 4096 60 8700 15360 31.2657 13.7984 320.496 414.589 780.284 780.401
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 2000 0.000512 512 70 120 37920 0.941888 1.16122 51.2595 53.4058 53.463
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 730 3.2e-05 2048 150 2040 460800 127.017 55.8974 1197.74 1670.66 3051.51 3051.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1090 0.000512 2048 70 1920 36960 3.57792 164.778 104.944 273.352 273.408
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1690 0.000128 4096 80 600 152152 28.4385 390.001 838.692 1257.18 1257.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1010 0.000512 2048 310 1200 27888 2.90611 3.47546 82.6947 124.355 213.506 213.584
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1760 3.2e-05 4096 250 2940 581504 156.27 120.791 9488.46 3586.9 13352.6 13352.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 260 0.000256 4096 60 8700 17472 31.4348 13.9612 873.713 419.052 1338.3 1338.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 2000 0.000512 512 70 120 38192 0.942912 2.71667 51.3186 55.0225 55.0799
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 730 3.2e-05 2048 150 2040 465920 126.589 56.0598 2863.41 1674.21 4720.47 4720.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1090 0.000512 2048 70 1920 36848 3.57798 111.314 104.699 219.645 219.703
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1690 0.000128 4096 80 600 152096 28.4302 248.31 837.897 1114.68 1114.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1010 0.000512 2048 310 1200 27552 2.88051 3.45478 52.2201 106.024 164.651 164.727
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1760 3.2e-05 4096 250 2940 581056 156.155 120.726 5990.1 3602.55 9869.76 9869.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 260 0.000256 4096 60 8700 17024 31.4414 13.9455 538.789 418.943 1003.25 1003.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 2000 0.000512 512 70 120 38080 0.861536 1.62816 51.253 53.7843 53.8441
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 730 3.2e-05 2048 150 2040 465920 126.356 55.9966 1807.79 1672.75 3663.08 3663.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1090 0.000512 2048 70 1920 36792 3.57312 90.2902 104.785 198.699 198.754
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1690 0.000128 4096 80 600 152040 28.4348 209.07 838.591 1076.14 1076.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1010 0.000512 2048 310 1200 27552 2.88598 3.45072 44.7961 106.606 157.81 157.886
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1760 3.2e-05 4096 250 2940 580608 156.396 120.819 5060.65 3587.71 8925.8 8925.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 260 0.000256 4096 60 8700 17472 31.4751 13.9864 467.851 419.664 933.107 933.219
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 2000 0.000512 512 70 120 37968 0.943552 1.45408 51.242 53.6812 53.7361
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 730 3.2e-05 2048 150 2040 462336 127.32 56.148 1517.03 1674.5 3375.18 3375.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1090 0.000512 2048 70 1920 36736 3.5712 86.7879 104.681 195.091 195.154
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1690 0.000128 4096 80 600 151872 28.4344 183.369 837.177 1049.03 1049.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1010 0.000512 2048 310 1200 27328 2.8823 3.44605 38.3456 122.589 167.336 167.416
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1760 3.2e-05 4096 250 2940 580608 155.957 120.667 4429.3 3587.18 8293.33 8293.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 260 0.000256 4096 60 8700 16128 31.1884 13.8292 376.865 414.576 836.594 836.713
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 2000 0.000512 512 70 120 37856 0.936864 1.21763 51.2377 53.4352 53.4963
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 730 3.2e-05 2048 150 2040 465920 126.121 56.1678 1340.34 1672.82 3195.65 3195.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1090 0.000512 2048 70 1920 36680 3.57171 79.2124 104.708 187.544 187.602
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1690 0.000128 4096 80 600 151760 28.4426 164.155 837.098 1029.74 1029.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1010 0.000512 2048 310 1200 27440 2.90278 3.46544 34.3672 123.463 164.266 164.342
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1760 3.2e-05 4096 250 2940 580160 156.452 120.763 3915.42 3603.17 7796.02 7796.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 260 0.000256 4096 60 8700 15680 31.1745 13.721 321.247 410.179 776.452 776.565
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 2000 0.000512 512 70 120 37800 0.937984 1.09539 51.182 53.2569 53.3151
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 730 3.2e-05 2048 150 2040 456960 126.75 55.5143 1160.89 1659.01 3002.35 3002.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1090 0.000512 2048 70 1920 36928 3.58061 152.617 104.882 261.132 261.187
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1690 0.000128 4096 80 600 152128 28.4148 371.437 838.612 1238.51 1238.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1010 0.000512 2048 310 1200 27776 2.88973 3.46205 78.5902 124.212 209.228 209.301
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1760 3.2e-05 4096 250 2940 581632 155.983 120.592 8977.53 3606.39 12860.7 12860.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 260 0.000256 4096 60 8700 17408 31.2622 13.9273 797.462 418.383 1261.17 1261.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 2000 0.000512 512 70 120 38144 0.946176 2.56 51.2914 54.8409 54.8966
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 730 3.2e-05 2048 150 2040 466944 126.245 56.0798 2706.56 1677.07 4566.15 4566.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1090 0.000512 2048 70 1920 36864 3.58397 108.198 104.781 216.618 216.676
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1690 0.000128 4096 80 600 152064 28.4227 254.775 837.855 1121.1 1121.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1010 0.000512 2048 310 1200 27648 2.89789 3.48365 53.6326 125.428 185.512 185.588
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1760 3.2e-05 4096 250 2940 581120 156.033 120.595 6145.8 3585.58 10008.2 10008.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 260 0.000256 4096 60 8700 17408 31.3106 13.925 540.467 418.332 1004.17 1004.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 2000 0.000512 512 70 120 38016 0.943648 1.71827 51.2261 53.9319 53.9886
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 730 3.2e-05 2048 150 2040 462848 126.7 55.8674 1825.18 1670.22 3678.16 3678.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1090 0.000512 2048 70 1920 36672 3.56352 93.0304 104.527 201.173 201.229
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1690 0.000128 4096 80 600 151872 28.4259 211.233 837.832 1077.54 1077.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1010 0.000512 2048 310 1200 27648 2.89283 3.46931 45.2514 123.466 175.148 175.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1760 3.2e-05 4096 250 2940 580608 155.952 120.636 5098.35 3608.47 8983.62 8983.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 260 0.000256 4096 60 8700 15360 31.2369 13.7762 396.557 413.59 855.29 855.402
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 2000 0.000512 512 70 120 38016 0.94464 1.41722 51.2907 53.6962 53.7516
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 730 3.2e-05 2048 150 2040 460800 126.388 55.6244 1510.91 1666.18 3359.28 3359.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1090 0.000512 2048 70 1920 36608 3.56752 84.9559 104.54 193.114 193.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1690 0.000128 4096 80 600 151808 28.4303 197.606 837.927 1064.01 1064.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1010 0.000512 2048 310 1200 27136 2.87066 3.42797 40.7519 123.819 170.94 171.017
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1760 3.2e-05 4096 250 2940 580608 156.015 120.709 4705.78 3611.23 8593.95 8594.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 260 0.000256 4096 60 8700 16384 31.5147 13.9387 380.503 419.344 845.43 845.543
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 2000 0.000512 512 70 120 37888 0.940032 1.44794 51.243 53.6742 53.7321
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 730 3.2e-05 2048 150 2040 458752 127.512 55.9121 1383.45 1672.03 3239.09 3239.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1090 0.000512 2048 70 1920 36480 3.55878 78.4745 104.266 186.353 186.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1690 0.000128 4096 80 600 151680 28.4365 179.47 836.796 1044.75 1044.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1010 0.000512 2048 310 1200 26880 2.87664 3.43434 36.7226 122.858 165.961 166.035
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1760 3.2e-05 4096 250 2940 581120 155.977 120.681 4296.76 3587.27 8160.91 8161.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 260 0.000256 4096 60 8700 15360 31.2898 13.8079 326.167 413.781 785.175 785.283
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 2000 0.000512 512 70 120 37760 0.94336 1.3353 51.1857 53.507 53.5636
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 730 3.2e-05 2048 150 2040 460800 127.705 56.0759 1270.83 1676.09 3130.89 3131.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1090 0.000512 2048 70 1920 36992 3.59629 138.998 104.84 247.489 247.542
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1690 0.000128 4096 80 576 152352 28.4358 306.217 837.788 1172.49 1172.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1010 0.000512 2048 310 1216 28224 2.89178 3.47331 67.9772 124.298 198.712 198.787
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1760 3.2e-05 4096 250 2944 581248 155.775 120.608 7760.38 3603.93 11640.9 11641.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 260 0.000256 4096 60 8704 17152 31.3882 13.9388 700.691 438.422 1184.57 1184.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 2000 0.000512 512 70 128 38176 0.939936 2.29338 51.2977 54.5747 54.6294
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 730 3.2e-05 2048 150 2048 463872 126.901 55.9596 2351.19 1674.88 4209.13 4209.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1090 0.000512 2048 70 1920 36928 3.57846 96.4394 104.868 204.937 204.993
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1690 0.000128 4096 80 576 152320 28.4294 198.611 838.689 1065.77 1065.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1010 0.000512 2048 310 1216 28160 2.89133 3.46627 44.1553 123.493 174.08 174.155
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1760 3.2e-05 4096 250 2944 581120 156.221 120.667 4979.27 3611.39 8867.75 8867.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 260 0.000256 4096 60 8704 16896 31.3672 13.9206 444.018 418.459 907.894 908.003
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 2000 0.000512 512 70 128 38144 0.946176 1.49318 51.3278 53.8099 53.8659
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 730 3.2e-05 2048 150 2048 462848 127.274 55.9558 1504.64 1676.8 3364.85 3365.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1090 0.000512 2048 70 1920 36864 3.57786 82.6028 104.775 191.008 191.062
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 64 1690 0.000128 4096 80 576 152256 28.4261 538.118 838.434 1405.03 1405.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1010 0.000512 2048 310 1216 28032 2.87949 3.45821 36.1288 125.44 167.98 168.054
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1760 3.2e-05 4096 250 2944 580992 155.708 120.641 4107.9 3608 7992.47 7992.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 260 0.000256 4096 60 8704 16128 31.3372 13.8813 350.271 417.008 812.63 812.744
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 64 2000 0.000512 512 70 128 38112 0.943232 3.79904 51.3223 56.1088 56.1654
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 730 3.2e-05 2048 150 2048 460800 127.251 55.9523 1241.03 1674.05 3098.48 3098.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1090 0.000512 2048 70 1920 36864 3.58419 74.1107 104.858 182.607 182.661
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 1690 0.000128 4096 80 576 152192 28.4233 536.185 838.251 1402.9 1402.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1010 0.000512 2048 310 1216 28160 2.91306 3.4815 101.745 128.002 236.215 236.287
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1760 3.2e-05 4096 250 2944 580608 156.217 120.702 3552.83 3609.91 7439.86 7440.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 260 0.000256 4096 60 8704 16384 31.4491 13.9264 307.489 418.654 771.649 771.759
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 2000 0.000512 512 70 128 38016 0.941856 3.80259 51.2819 56.0677 56.122
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 730 3.2e-05 2048 150 2048 458752 127.456 55.869 1062.72 1671.27 2917.49 2917.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1090 0.000512 2048 70 1920 37000 3.58822 180.835 105.919 290.394 290.451
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1690 0.000128 4096 80 576 152360 28.43 410.208 846.137 1284.82 1284.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1010 0.000512 2048 310 1216 28160 2.89782 3.47571 90.918 124.722 222.083 222.158
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1760 3.2e-05 4096 250 2944 581280 156.572 120.904 10413.8 3638.88 14330.3 14330.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 260 0.000256 4096 60 8704 17280 31.4908 13.9727 946.92 423.18 1415.69 1415.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 2000 0.000512 512 70 128 38160 0.941792 3.17446 51.54 55.6999 55.7551
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 730 3.2e-05 2048 150 2048 463360 127.287 56.1098 3153.82 1691.47 5028.87 5029.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1090 0.000512 2048 70 1920 36960 3.58954 117.655 104.914 226.21 226.267
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1690 0.000128 4096 80 576 152320 28.4502 249.68 838.078 1116.25 1116.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1010 0.000512 2048 310 1216 28000 2.89213 3.46528 55.3754 125.252 187.056 187.131
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1760 3.2e-05 4096 250 2944 580800 155.986 120.738 6304.38 3586.59 10167.9 10168.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 260 0.000256 4096 60 8704 16640 31.2914 13.867 553.523 416.038 1014.85 1014.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 2000 0.000512 512 70 128 38080 0.93776 1.8887 51.2733 54.1431 54.2003
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 730 3.2e-05 2048 150 2048 463360 127.092 56.0945 1919.02 1675.52 3777.92 3778.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1090 0.000512 2048 70 1920 36840 3.57117 99.1223 104.799 207.546 207.602
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1690 0.000128 4096 80 576 152280 28.4455 206.577 838.89 1073.96 1074.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1010 0.000512 2048 310 1216 28080 2.90157 3.4713 46.4404 124.683 177.565 177.639
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1760 3.2e-05 4096 250 2944 580800 156.367 120.827 5231.86 3607.93 9117.2 9117.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 260 0.000256 4096 60 8704 16320 31.538 13.951 450.754 418.259 914.634 914.745
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 2000 0.000512 512 70 128 38040 0.94352 1.59754 51.2976 53.8831 53.9412
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 730 3.2e-05 2048 150 2048 460800 127.236 55.9609 1578.72 1670.29 3432.39 3432.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1090 0.000512 2048 70 1920 36800 3.57786 89.1096 104.674 197.412 197.473
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1690 0.000128 4096 80 576 152160 28.4105 176.945 837.466 1042.87 1042.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1010 0.000512 2048 310 1216 27840 2.88339 3.45565 39.6437 124.031 170.085 170.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1760 3.2e-05 4096 250 2944 580480 155.868 120.676 4488.19 3588.22 8353.18 8353.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 260 0.000256 4096 60 8704 15360 31.22 13.7729 365.801 412.832 823.758 823.864
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 2000 0.000512 512 70 128 37920 0.941632 1.33066 51.212 53.5257 53.5803
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 730 3.2e-05 2048 150 2048 460800 127.462 56.0292 1356.48 1675.29 3215.45 3215.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1090 0.000512 2048 70 1920 36800 3.5841 81.0967 104.902 189.637 189.695
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1690 0.000128 4096 80 576 152200 28.4506 161.445 838.88 1028.82 1028.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1010 0.000512 2048 310 1216 28000 2.90611 3.47027 37.1337 123.33 166.916 166.994
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1760 3.2e-05 4096 250 2944 580800 156.606 121.022 4118.29 3593.04 7989.18 7989.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 260 0.000256 4096 60 8704 16000 31.3474 13.8125 348.246 413.536 807.071 807.187
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 2000 0.000512 512 70 128 38000 0.942144 1.2601 51.6541 53.8998 53.9513
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 730 3.2e-05 2048 150 2048 454400 128.085 55.7978 1226.85 1667.09 3078.02 3078.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1090 0.000512 2048 70 1920 36960 3.58246 168.56 104.909 277.107 277.168
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1690 0.000128 4096 80 576 152352 28.433 377.653 838.76 1244.89 1244.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1010 0.000512 2048 310 1216 28224 2.8977 3.47274 84.5051 124.327 215.274 215.347
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1760 3.2e-05 4096 250 2944 581184 156.107 120.754 9606.05 3588.41 13471.5 13471.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 260 0.000256 4096 60 8704 16896 31.4036 13.951 851.303 418.964 1315.76 1315.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 2000 0.000512 512 70 128 38160 0.944128 2.93242 51.3284 55.2474 55.3026
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 730 3.2e-05 2048 150 2048 462336 127.109 55.9844 2909.42 1673.98 4766.69 4766.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1090 0.000512 2048 70 1920 36864 3.56989 111.471 104.701 219.797 219.851
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1690 0.000128 4096 80 576 152256 28.4283 234.049 837.835 1100.36 1100.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1010 0.000512 2048 310 1216 28032 2.88454 3.45853 52.6492 124.891 183.953 184.029
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1760 3.2e-05 4096 250 2944 580992 155.76 120.635 6000.72 3606.41 9883.74 9883.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 260 0.000256 4096 60 8704 16128 31.3205 13.8822 509.639 416.816 971.791 971.908
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 2000 0.000512 512 70 128 38112 0.943168 1.83523 51.3588 54.1798 54.2382
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 730 3.2e-05 2048 150 2048 460800 127.351 55.978 1823.58 1672.77 3679.87 3680.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1090 0.000512 2048 70 1920 36864 3.5863 95.4072 104.93 203.976 204.031
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1690 0.000128 4096 80 576 152208 28.4303 193.941 838.635 1061.05 1061.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1010 0.000512 2048 310 1216 27936 2.89651 3.47181 43.8399 123.552 173.832 173.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1760 3.2e-05 4096 250 2944 580608 156.021 120.762 4942.68 3588.95 8808.64 8808.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 260 0.000256 4096 60 8704 16128 31.3054 13.8363 418.897 415.446 879.616 879.733
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 2000 0.000512 512 70 128 38016 0.943264 1.47062 51.2938 53.7497 53.8064
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 730 3.2e-05 2048 150 2048 460800 126.96 55.9804 1491.04 1670.37 3344.55 3344.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1090 0.000512 2048 70 1920 36672 3.56147 86.8285 104.412 194.857 194.913
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1690 0.000128 4096 80 576 152064 28.418 172.756 837.095 1038.31 1038.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1010 0.000512 2048 310 1216 28032 2.89382 3.46749 38.7788 124.199 169.413 169.487
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1760 3.2e-05 4096 250 2944 580608 155.95 120.601 4359.9 3584.98 8221.65 8221.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 260 0.000256 4096 60 8704 15360 31.2636 13.7789 355.696 412.992 813.861 813.974
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 2000 0.000512 512 70 128 38016 0.942016 1.27795 51.2923 53.5553 53.6116
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 730 3.2e-05 2048 150 2048 454656 127.54 55.681 1296.28 1664.44 3144.13 3144.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1090 0.000512 2048 70 1920 36720 3.57782 77.1645 104.778 185.574 185.631
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1690 0.000128 4096 80 576 152160 28.4318 151.542 838.689 1018.71 1018.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1010 0.000512 2048 310 1216 27360 2.8672 3.42099 33.2023 122.878 162.44 162.517
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1760 3.2e-05 4096 250 2944 579840 156.206 120.823 3847.76 3603.24 7728.24 7728.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 260 0.000256 4096 60 8704 15360 31.2626 13.8044 308.073 413.651 766.918 767.035
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 2000 0.000512 512 70 128 37920 0.94672 1.18989 51.2901 53.4699 53.5245
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 730 3.2e-05 2048 150 2048 460800 127.012 55.9534 1166.88 1670.47 3020.5 3020.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1090 0.000512 2048 70 1920 36960 3.57862 158.751 104.823 267.205 267.261
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1690 0.000128 4096 80 576 152320 28.4406 355.616 837.75 1221.85 1221.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1010 0.000512 2048 310 1216 28224 2.91021 3.4831 79.3396 124.289 210.094 210.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1760 3.2e-05 4096 250 2944 581056 156.466 120.877 8983.09 3603.59 12864.2 12864.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 260 0.000256 4096 60 8704 17024 31.5054 13.9756 805.811 418.443 1269.87 1269.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 2000 0.000512 512 70 128 38136 0.946144 2.76221 51.2845 55.0359 55.0981
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 730 3.2e-05 2048 150 2048 462336 127.314 56.0338 2718.8 1672.23 4574.57 4574.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1090 0.000512 2048 70 1920 36848 3.57414 108.999 104.795 217.42 217.477
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1690 0.000128 4096 80 576 152208 28.4144 226.827 838.439 1093.73 1093.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1010 0.000512 2048 310 1216 28000 2.88358 3.45494 50.6187 116.217 173.247 173.322
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1760 3.2e-05 4096 250 2944 580608 156.18 120.791 5727.65 3590.07 9594.91 9595.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 260 0.000256 4096 60 8704 17024 31.4241 13.9497 515.298 419.323 980.123 980.236
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 2000 0.000512 512 70 128 38080 0.94208 1.69229 51.312 53.9889 54.0449
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 730 3.2e-05 2048 150 2048 462336 127.081 55.989 1731.72 1674.37 3589.35 3589.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1090 0.000512 2048 70 1920 36792 3.56966 92.4879 104.793 200.904 200.959
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1690 0.000128 4096 80 576 152208 28.4352 190.792 838.735 1058.01 1058.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1010 0.000512 2048 310 1216 27888 2.88752 3.45402 43.1788 122.896 172.488 172.562
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1760 3.2e-05 4096 250 2944 580608 156.413 120.821 4862.64 3606.7 8746.78 8746.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 260 0.000256 4096 60 8704 16128 31.7217 13.9803 414.029 419.747 879.612 879.728
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 2000 0.000512 512 70 128 37968 0.939232 1.47046 51.2758 53.7303 53.7874
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 730 3.2e-05 2048 150 2048 462336 127.245 56.0497 1469.79 1674.55 3327.81 3327.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1090 0.000512 2048 70 1920 36736 3.57174 83.7461 104.713 192.083 192.137
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1690 0.000128 4096 80 576 152096 28.4365 168.686 837.95 1035.12 1035.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1010 0.000512 2048 310 1216 27776 2.87683 3.44278 37.3713 123.639 167.403 167.477
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1760 3.2e-05 4096 250 2944 580608 155.93 120.653 4250.37 3588.12 8115.29 8115.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 260 0.000256 4096 60 8704 16128 31.1766 13.8123 362.321 414.705 822.145 822.254
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 2000 0.000512 512 70 128 37856 0.940288 1.24211 51.2225 53.4478 53.502
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 730 3.2e-05 2048 150 2048 458752 127.809 56.027 1275.57 1673.42 3133.01 3133.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1090 0.000512 2048 70 1920 36680 3.57782 76.3393 104.789 184.758 184.814
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1690 0.000128 4096 80 576 152040 28.4262 151.919 838.344 1018.73 1018.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1010 0.000512 2048 310 1216 27440 2.89654 3.4665 33.1357 124.689 164.259 164.332
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1760 3.2e-05 4096 250 2944 580160 156.421 120.759 3788.78 3586.55 7652.74 7652.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 260 0.000256 4096 60 8704 13440 31.593 13.729 265.098 410.484 721.033 721.141
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 2000 0.000512 512 70 128 37800 0.943456 1.11587 51.237 53.3392 53.3966
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 730 3.2e-05 2048 150 2048 456960 126.754 55.4783 1129.68 1660.21 2972.32 2972.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1090 0.000512 2048 70 1920 36928 3.58038 152.695 104.869 261.202 261.257
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1690 0.000128 4096 80 576 152320 28.4402 354.632 838.695 1221.81 1221.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1010 0.000512 2048 310 1216 28160 2.8921 3.46726 78.9888 123.146 208.567 208.641
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1760 3.2e-05 4096 250 2944 581120 156.127 120.691 8915.75 3591.11 12783.9 12784.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 260 0.000256 4096 60 8704 16896 31.3331 13.9203 772.482 418.25 1236.12 1236.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 2000 0.000512 512 70 128 38144 0.944128 2.68346 51.3285 54.999 55.0564
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 730 3.2e-05 2048 150 2048 462848 127.217 55.9677 2698.73 1676.92 4559.03 4559.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1090 0.000512 2048 70 1920 36864 3.57782 107.206 104.86 215.696 215.751
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1690 0.000128 4096 80 576 152192 28.4224 239.589 838.272 1106.33 1106.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1010 0.000512 2048 310 1216 28160 2.90419 3.4816 53.6535 124.267 184.376 184.451
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1760 3.2e-05 4096 250 2944 580608 156.231 120.695 6012.42 3590.8 9880.37 9880.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 260 0.000256 4096 60 8704 16384 31.4493 13.9224 496.19 418.616 960.306 960.415
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 2000 0.000512 512 70 128 38016 0.940032 1.78608 51.2813 54.0505 54.1062
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 730 3.2e-05 2048 150 2048 458752 127.495 55.8652 1793.31 1672.15 3649 3649.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1090 0.000512 2048 70 1920 36672 3.56682 89.9236 104.455 197.997 198.054
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1690 0.000128 4096 80 576 152064 28.4488 198.243 837.427 1064.16 1064.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1010 0.000512 2048 310 1216 28032 2.88973 3.46522 44.3636 123.359 174.149 174.224
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1760 3.2e-05 4096 250 2944 580608 155.998 120.61 4993.23 3605.02 8875.07 8875.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 260 0.000256 4096 60 8704 15360 31.2618 13.7764 382.826 413.34 841.338 841.454
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 2000 0.000512 512 70 128 38016 0.945216 1.4847 51.3451 53.8173 53.876
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 730 3.2e-05 2048 150 2048 454656 127.521 55.6304 1468.33 1665.05 3316.72 3316.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1090 0.000512 2048 70 1920 36608 3.56291 83.1948 104.564 191.372 191.433
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1690 0.000128 4096 80 576 152064 28.4371 183.98 837.434 1049.9 1049.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1010 0.000512 2048 310 1216 27648 2.86419 3.43171 40.0756 123.827 170.271 170.344
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1760 3.2e-05 4096 250 2944 580608 156.085 120.688 4586.66 3588.57 8452.23 8452.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 260 0.000256 4096 60 8704 16384 31.5138 13.9338 364.458 418.821 828.859 828.971
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 2000 0.000512 512 70 128 37888 0.940032 1.49731 51.2547 53.7369 53.7948
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 730 3.2e-05 2048 150 2048 458752 127.524 55.8715 1360.94 1669.99 3214.52 3214.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1090 0.000512 2048 70 1920 36480 3.55472 76.6669 104.345 184.62 184.675
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1690 0.000128 4096 80 576 152000 28.4252 169.404 838.243 1036.12 1036.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1010 0.000512 2048 310 1216 27520 2.86979 3.43408 37.982 123.062 167.417 167.493
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1760 3.2e-05 4096 250 2944 579840 156.339 120.879 4218.01 3596.74 8092.18 8092.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 260 0.000256 4096 60 8704 15360 31.3136 13.8127 319.333 414.087 778.675 778.793
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 2000 0.000512 512 70 128 37760 0.940032 1.38464 51.2333 53.6005 53.6576
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 730 3.2e-05 2048 150 2048 460800 127.663 56.0285 1261.78 1677.36 3123.02 3123.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1090 0.000512 2048 70 1920 36480 3.5672 72.8332 104.441 180.895 180.953
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1690 0.000128 4096 80 576 151680 28.4242 162.13 836.439 1027.04 1027.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1010 0.000512 2048 310 1216 27648 2.88141 3.44874 35.7744 123.066 165.245 165.321
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1760 3.2e-05 4096 250 2944 579072 156.209 120.717 3997.04 3606.7 7880.88 7881.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 260 0.000256 4096 60 8704 15360 31.3055 13.8095 292.502 414.137 751.881 751.996
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 2000 0.000512 512 70 128 37632 0.937984 1.19907 51.1745 53.3541 53.4115
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 730 3.2e-05 2048 150 2048 442368 128.359 55.0603 1142.81 1648.82 2975.24 2975.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 1090 0.000512 2048 70 1920 37024 3.58989 131.879 104.912 240.435 240.491
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1690 0.000128 4096 80 640 151952 28.4484 655.043 838.044 1521.58 1521.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1010 0.000512 2048 310 1280 27264 2.91635 3.48032 115.579 126.397 248.448 248.523
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 1760 3.2e-05 4096 250 2944 581376 156.741 120.748 14064.2 3586.2 17928.1 17928.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 260 0.000256 4096 60 8704 16384 31.5595 13.9531 668.059 419.017 1132.73 1132.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 2000 0.000512 512 70 128 38192 0.942592 3.6207 51.3015 55.9079 55.9642
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 730 3.2e-05 2048 150 2048 462336 128.015 56.0527 3659.06 1675.26 5518.59 5518.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1090 0.000512 2048 70 1920 36992 3.59338 153.932 104.863 262.443 262.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1690 0.000128 4096 80 640 151936 28.4404 380.094 838.038 1246.62 1246.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1010 0.000512 2048 310 1280 27200 2.8911 3.47578 78.358 124.196 208.992 209.066
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1760 3.2e-05 4096 250 2944 581248 155.764 120.595 8649.93 3586.29 12512.8 12513
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 260 0.000256 4096 60 8704 16384 31.5261 13.9469 747.965 419.201 1212.78 1212.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 2000 0.000512 512 70 128 38176 0.94128 2.62864 51.3015 54.9148 54.972
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 730 3.2e-05 2048 150 2048 461824 127.382 56.1553 2639.27 1675.28 4498.29 4498.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1090 0.000512 2048 70 1920 36928 3.57594 106.372 104.762 214.764 214.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1690 0.000128 4096 80 640 151872 28.4303 243.091 837.694 1109.26 1109.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1010 0.000512 2048 310 1280 27136 2.89382 3.46522 51.0446 123.085 180.56 180.633
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1760 3.2e-05 4096 250 2944 581120 156.184 120.658 5556.55 3587.39 9421 9421.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 260 0.000256 4096 60 8704 15872 31.531 13.9236 469.241 417.891 932.717 932.829
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 2000 0.000512 512 70 128 38144 0.94208 1.66707 51.294 53.9471 54.0056
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 730 3.2e-05 2048 150 2048 460800 127.545 56.0396 1693.64 1675.04 3552.47 3552.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1090 0.000512 2048 70 1920 36864 3.57606 89.9133 104.783 198.326 198.385
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1690 0.000128 4096 80 640 151872 28.4425 200.636 838.753 1067.88 1067.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1010 0.000512 2048 310 1280 26880 2.88182 3.45286 42.3244 124.282 173.018 173.093
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1760 3.2e-05 4096 250 2944 580992 155.766 120.627 4554.57 3609.28 8440.46 8440.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 260 0.000256 4096 60 8704 15360 31.5095 13.872 369.965 417.156 832.639 832.758
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 2000 0.000512 512 70 128 38112 0.943808 1.36602 51.3189 53.6742 53.7303
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 730 3.2e-05 2048 150 2048 460800 127.295 55.9104 1385 1674.35 3242.75 3242.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1090 0.000512 2048 70 1920 36864 3.58083 81.7521 104.881 190.267 190.321
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1690 0.000128 4096 80 640 151808 28.4276 181.715 838.674 1048.86 1048.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1010 0.000512 2048 310 1280 27136 2.90086 3.47955 37.8205 123.918 168.189 168.264
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1760 3.2e-05 4096 250 2944 580608 156.171 120.698 4063.84 3591.41 7932.34 7932.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 260 0.000256 4096 60 8704 15360 31.6772 13.9284 330.09 418.642 794.466 794.575
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 2000 0.000512 512 70 128 38016 0.94064 1.34362 51.2853 53.6121 53.6683
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 730 3.2e-05 2048 150 2048 458752 127.508 56.0394 1233.03 1671.67 3088.43 3088.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1090 0.000512 2048 70 1920 36800 3.57782 76.9722 104.8 185.404 185.464
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1690 0.000128 4096 80 640 151680 28.4295 166.288 838.15 1032.91 1032.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1010 0.000512 2048 310 1280 26880 2.88358 3.45642 34.0666 123.419 163.897 163.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1760 3.2e-05 4096 250 2944 580480 155.869 120.653 3725.06 3592.39 7594.2 7594.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 260 0.000256 4096 60 8704 14080 31.5031 13.7745 279.535 413.318 738.257 738.367
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 2000 0.000512 512 70 128 37920 0.941664 1.23878 51.2389 53.4637 53.5202
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 730 3.2e-05 2048 150 2048 460800 127.437 56.0722 1135.5 1677.26 2996.47 2996.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1090 0.000512 2048 70 1920 36672 3.56406 73.8488 104.436 181.903 181.961
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 8 128 1690 0.000128 4096 80 640 151680 28.43 634.192 837.54 1500.21 1500.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1010 0.000512 2048 310 1280 26880 2.89235 3.46931 32.4363 125.436 164.303 164.379
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1760 3.2e-05 4096 250 2944 580608 155.943 120.611 3442.81 3585.99 7305.59 7305.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 260 0.000256 4096 60 8704 13824 31.5822 13.781 251.649 413.203 710.348 710.459
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 8 128 2000 0.000512 512 70 128 38016 0.94256 3.89389 51.3005 56.1817 56.238
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 730 3.2e-05 2048 150 2048 454656 127.617 55.651 1034.57 1664.75 2882.78 2882.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1090 0.000512 2048 70 1920 36736 3.57197 69.6087 104.778 178.009 178.064
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 128 1690 0.000128 4096 80 640 151648 28.4245 632.347 838.153 1498.97 1499.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1010 0.000512 2048 310 1280 26432 2.87744 3.4439 30.0566 124.623 161.07 161.147
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1760 3.2e-05 4096 250 2944 580608 155.908 120.654 3225.34 3590.41 7092.54 7092.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 260 0.000256 4096 60 8704 14336 31.5459 13.8176 244.112 415.099 704.706 704.815
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 128 2000 0.000512 512 70 128 37856 0.940032 3.87376 51.2341 56.0927 56.1457
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 730 3.2e-05 2048 150 2048 458752 127.791 56.0124 980.443 1674.32 2838.76 2838.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1090 0.000512 2048 70 1920 36608 3.56106 66.523 104.434 174.57 174.628
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 1690 0.000128 4096 80 640 151552 28.4328 635.091 837.176 1500.75 1500.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1010 0.000512 2048 310 1280 26624 2.88182 3.42493 105.577 125.406 237.365 237.441
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1760 3.2e-05 4096 250 2944 580608 156.113 120.7 3072.62 3608.87 6958.52 6958.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 260 0.000256 4096 60 8704 14336 31.9411 13.9361 233.602 419.089 698.706 698.825
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 2000 0.000512 512 70 128 37888 0.941344 3.88154 51.2596 56.1256 56.1848
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 730 3.2e-05 2048 150 2048 458752 127.56 55.8865 933.882 1670.38 2787.91 2788.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 1090 0.000512 2048 70 1920 36736 3.57472 66.1043 104.774 174.511 174.569
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1690 0.000128 4096 80 600 151872 28.4365 573.621 837.917 1440.02 1440.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1010 0.000512 2048 310 1200 27328 2.8872 3.44541 110.282 124.806 241.494 241.571
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 1760 3.2e-05 4096 250 2940 580608 156.32 120.653 11536.3 3590.35 15403.8 15404
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 260 0.000256 4096 60 8700 16128 31.2112 13.8232 257.521 414.945 717.632 717.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 2000 0.000512 512 70 120 37856 0.942432 3.47981 51.2011 55.6697 55.7271
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 730 3.2e-05 2048 150 2040 465920 126.155 55.9451 903.449 1674.32 2760.07 2760.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1090 0.000512 2048 70 1920 36736 3.57376 65.5708 104.802 173.999 174.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1690 0.000128 4096 80 576 152096 28.4158 540.035 838.466 1406.97 1407.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1010 0.000512 2048 310 1216 27776 2.89178 3.44099 108.865 125.273 240.549 240.627
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1760 3.2e-05 4096 250 2944 580608 156.392 120.657 11320.3 3591.18 15188.8 15189
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 260 0.000256 4096 60 8704 16128 31.2084 13.8238 252.999 415.047 713.212 713.333
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 2000 0.000512 512 70 128 37856 0.938816 3.77085 51.2399 55.9942 56.0534
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 730 3.2e-05 2048 150 2048 458752 127.775 55.9923 883.272 1674.7 2741.93 2742.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1090 0.000512 2048 70 1900 36680 3.57782 65.9242 104.636 174.192 174.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1690 0.000128 4096 80 600 151760 28.4324 576.675 836.966 1442.12 1442.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1010 0.000512 2048 310 1200 27440 2.91203 3.46816 115.022 125.375 246.856 246.933
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1760 3.2e-05 4096 250 2950 580160 156.926 120.754 11652.9 3583.33 15514.2 15514.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 260 0.000256 4096 60 8700 15680 31.2002 13.7277 252.569 410.178 707.807 707.923
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 2000 0.000512 512 70 100 38080 0.94144 3.09405 51.2824 55.3604 55.4169
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 730 3.2e-05 2048 150 2000 456960 126.771 55.4986 886.394 1658.73 2727.58 2727.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 1090 0.000512 2048 70 1872 36680 3.5625 64.4889 104.559 172.664 172.722
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1690 0.000128 4096 80 576 152040 28.4189 555.107 837.643 1421.21 1421.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1010 0.000512 2048 310 1200 27440 2.91322 3.46317 115.128 125.952 247.532 247.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 1760 3.2e-05 4096 250 2976 579040 157.679 121.012 13290 3589.51 17158.4 17158.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 260 0.000256 4096 60 8688 15680 31.189 13.7196 251.201 410.14 706.378 706.486
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 2000 0.000512 512 70 96 38080 0.940032 3.02061 51.2644 55.2684 55.3226
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 730 3.2e-05 2048 150 2016 456960 126.827 55.5534 885.422 1663.24 2731.24 2731.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 1090 0.000512 2048 70 1888 36864 3.57354 72.5928 104.776 180.994 181.056
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1690 0.000128 4096 80 576 152192 28.414 540.222 838.266 1406.95 1407
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1010 0.000512 2048 310 1216 28160 2.91859 3.48147 113.949 126.934 247.358 247.433
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 1760 3.2e-05 4096 250 2944 581632 156.862 120.533 12973.4 3621.08 16872.1 16872.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 260 0.000256 4096 60 8672 17408 31.3061 13.9305 318.588 418.559 782.518 782.629
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 2000 0.000512 512 70 96 38272 0.94448 2.96346 51.3089 55.2605 55.3161
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 730 3.2e-05 2048 150 2016 462848 126.825 55.858 1028.13 1671.3 2882.3 2882.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1090 0.000512 2048 70 1888 36480 3.56762 96.2021 104.612 204.435 204.492
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 1690 0.000128 4096 80 576 151680 28.4257 765.52 836.841 1630.84 1630.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1010 0.000512 2048 310 1216 26880 2.88118 3.46016 148.981 124.863 280.258 280.326
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1760 3.2e-05 4096 250 2944 579840 156.327 120.781 16295.2 3610.46 20183 20183.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 260 0.000256 4096 60 8672 15360 31.3539 13.8199 425.228 414.718 885.252 885.366
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 2000 0.000512 512 70 96 37920 0.941664 4.25894 51.2891 56.534 56.588
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 730 3.2e-05 2048 150 2016 445440 127.444 55.0908 1488.3 1649.13 3320.16 3320.32
