<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
  <head>
    <meta http-equiv="Content-Type" content="text/html; charset=UTF-8" />
    <title>ICC_PMR_EL1</title>
    <link href="insn.css" rel="stylesheet" type="text/css" />
  </head>
  <body><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td></tr></table><hr /><h1 class="register-section">ICC_PMR_EL1, Interrupt Controller Interrupt Priority Mask Register</h1><p>The ICC_PMR_EL1 characteristics are:</p><h2>Purpose</h2>
          <p>Provides an interrupt priority filter. Only interrupts with a higher priority than the value in this register are signaled to the PE.</p>
        
          <p>Writes to this register must be high performance and must ensure that no interrupt of lower priority than the written value occurs after the write, without requiring an ISB or an exception boundary.</p>
        <p>This 
        register
       is part of:</p><ul><li>The GIC system registers functional group.</li><li>The GIC control registers functional group.</li></ul><h2>Usage constraints</h2><p>This register is accessible as follows:</p><table class="register_access"><tr><th>EL0</th><th>EL1 (NS)</th><th>EL1 (S)</th><th>EL2 (NS)</th><th>EL3 (SCR.NS=1)</th><th>EL3 (SCR.NS=0)</th></tr><tr><td>-</td><td>RW</td><td>RW</td><td>RW</td><td>RW</td><td>RW</td></tr></table>
          <p>ICC_PMR_EL1 is only accessible at Non-secure EL1 when <span class="xref">HCR_EL2</span>.{FMO, IMO} == {0, 0}.</p>
        
          <div class="note"><span class="note-header">Note</span>
            <p>When <span class="xref">HCR_EL2</span>.{FMO, IMO} != {0, 0}, at Non-secure EL1, the instruction encoding used to access ICC_PMR_EL1 results in an access to <a href="AArch64-icv_pmr_el1.html">ICV_PMR_EL1</a>.</p>
          </div>
        <h2>Traps and Enables</h2><p>For a description of the prioritization of any generated exceptions, see section D1.13.2 (Synchronous exception prioritization) in the <i>ARM<sup>®</sup> Architecture Reference Manual, ARMv8, for ARMv8-A architecture profile</i>. Subject to the prioritization rules:</p>
          <p>If <a href="AArch64-icc_sre_el1.html">ICC_SRE_EL1</a>.SRE==0, accesses to this register from EL1 are trapped to EL1.</p>
        
          <p>If <a href="AArch64-icc_sre_el2.html">ICC_SRE_EL2</a>.SRE==0, accesses to this register from EL2 are trapped to EL2.</p>
        
          <p>If <a href="AArch64-icc_sre_el3.html">ICC_SRE_EL3</a>.SRE==0, accesses to this register from EL3 are trapped to EL3.</p>
        
          <p>If <a href="AArch64-ich_hcr_el2.html">ICH_HCR_EL2</a>.TC==1, Non-secure accesses to this register from EL1 are trapped to EL2.</p>
        
          <p>If <a href="AArch64-scr_el3.html">SCR_EL3</a>.FIQ==1, and <a href="AArch64-scr_el3.html">SCR_EL3</a>.IRQ==1, Secure accesses to this register from EL1 are trapped to EL3.</p>
        
          <p>If <a href="AArch64-scr_el3.html">SCR_EL3</a>.FIQ==1, and <a href="AArch64-scr_el3.html">SCR_EL3</a>.IRQ==1, accesses to this register from EL2 are trapped to EL3.</p>
        
          <p>If <a href="AArch64-scr_el3.html">SCR_EL3</a>.FIQ==1, <a href="AArch64-scr_el3.html">SCR_EL3</a>.IRQ==1, <a href="AArch64-hcr_el2.html">HCR_EL2</a>.IMO==0, and <a href="AArch64-hcr_el2.html">HCR_EL2</a>.FMO==0, Non-secure accesses to this register from EL1 are trapped to EL3.</p>
        <h2>Configuration</h2><p>AArch64 System register ICC_PMR_EL1
                is architecturally mapped to
              AArch32 System register <a href="AArch32-icc_pmr.html">ICC_PMR</a>.
          </p>
          <p>To allow software to ensure appropriate observability of actions initiated by GIC register accesses, the PE and CPU interface logic must ensure that writes to this register are self-synchronising.  This ensures that no interrupts below the written PMR value will be taken after a write to this register is architecturally executed. See <span class="xref">Observability of the effects of accesses to the GIC registers</span>, for more information.</p>
        <h2>Attributes</h2>
          <p>ICC_PMR_EL1 is a 32-bit register.</p>
        <h2>Field descriptions</h2><p>The ICC_PMR_EL1 bit assignments are:</p><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr" colspan="8"><a href="#Priority">Priority</a></td></tr></tbody></table><h4 id="0">
                Bits [31:8]
              </h4>
              <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
            <h4 id="Priority">Priority, bits [7:0]
                  </h4>
              <p>The priority mask level for the CPU interface. If the priority of an interrupt is higher than the value indicated by this field, the interface signals the interrupt to the PE.</p>
            
              <p>The possible priority field values are as follows:</p>
            
              <table class="valuetable">
                
                  <thead>
                    <tr>
                      <th>Implemented priority bits</th>
                      <th>Possible priority field values</th>
                      <th>Number of priority levels</th>
                    </tr>
                  </thead>
                  <tbody>
                    <tr>
                      <td>[7:0]</td>
                      <td><span class="hexnumber">0x00</span>-<span class="hexnumber">0xFF</span> (0-255), all values</td>
                      <td>256</td>
                    </tr>
                    <tr>
                      <td>[7:1]</td>
                      <td><span class="hexnumber">0x00</span>-<span class="hexnumber">0xFE</span> (0-254), even values only</td>
                      <td>128</td>
                    </tr>
                    <tr>
                      <td>[7:2]</td>
                      <td><span class="hexnumber">0x00</span>-<span class="hexnumber">0xFC</span> (0-252), in steps of 4</td>
                      <td>64</td>
                    </tr>
                    <tr>
                      <td>[7:3]</td>
                      <td><span class="hexnumber">0x00</span>-<span class="hexnumber">0xF8</span> (0-248), in steps of 8</td>
                      <td>32</td>
                    </tr>
                    <tr>
                      <td>[7:4]</td>
                      <td><span class="hexnumber">0x00</span>-<span class="hexnumber">0xF0</span> (0-240), in steps of 16</td>
                      <td>16</td>
                    </tr>
                  </tbody>
                
              </table>
            
              <p>Unimplemented priority bits are RAZ/WI.</p>
            <p>When this register has an architecturally-defined reset value, this field resets to <span class="binarynumber">0</span>.</p><h2>Accessing the ICC_PMR_EL1</h2><p>To access the ICC_PMR_EL1:</p><p class="asm-code">MRS &lt;Xt&gt;, ICC_PMR_EL1 ; Read ICC_PMR_EL1 into Xt</p><p class="asm-code">MSR ICC_PMR_EL1, &lt;Xt&gt; ; Write Xt to ICC_PMR_EL1</p><p>Register access is encoded as follows:</p><table class="info"><tr><th>op0</th><th>op1</th><th>CRn</th><th>CRm</th><th>op2</th></tr><tr><td>11</td><td>000</td><td>0100</td><td>0110</td><td>000</td></tr></table>
          <p>When <span class="xref">HCR_EL2</span>.{FMO, IMO} != {0, 0}, execution of this encoding at Non-secure EL1 results in an access to <a href="AArch64-icv_pmr_el1.html">ICV_PMR_EL1</a>.</p>
        <br /><br /><hr /><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td></tr></table><p class="versions">24/03/2017 15:40</p><p class="copyconf">Copyright © 2010-2017 ARM Limited or its affiliates. All rights reserved. This document is Confidential.</p></body>
</html>
