// Seed: 1634916820
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  output wire id_11;
  output wire id_10;
  inout wire id_9;
  input wire id_8;
  output wire id_7;
  inout wire id_6;
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  id_12(
      .id_0(1)
  );
endmodule
module module_1 (
    output supply0 id_0,
    input supply1 id_1,
    input supply1 id_2,
    input wand id_3,
    input supply1 id_4,
    input supply0 id_5,
    output wor id_6,
    input wire id_7,
    input tri id_8,
    input wor id_9,
    input tri1 id_10,
    output tri id_11,
    output logic id_12,
    output wand id_13,
    input supply1 id_14,
    output wand id_15
);
  assign id_12 = id_3 == 1;
  import id_17::*;
  module_0(
      id_17, id_17, id_17, id_17, id_17, id_17, id_17, id_17, id_17, id_17, id_17
  );
  initial id_12 <= 1;
endmodule
