// Seed: 1580946029
module module_0 (
    input supply1 id_0,
    output tri1 id_1,
    output uwire id_2,
    output uwire id_3,
    input wire id_4,
    output tri0 id_5,
    input supply0 id_6
);
  assign id_5 = 1 & 1'b0;
  assign id_2 = id_0;
  uwire id_8;
  wire  id_9;
  assign id_5 = id_8;
  wire id_10;
endmodule
module module_1 (
    input tri id_0,
    input supply1 id_1,
    output supply0 id_2,
    output uwire id_3,
    input supply0 id_4,
    input supply1 id_5,
    input tri id_6,
    input uwire id_7,
    input tri0 id_8,
    input wand id_9,
    output tri id_10,
    output tri1 id_11,
    input uwire id_12,
    input wire id_13,
    input wand id_14
);
  assign id_3 = id_0;
  module_0(
      id_8, id_11, id_11, id_11, id_9, id_2, id_7
  );
endmodule
