library verilog;
use verilog.vl_types.all;
entity controller is
    port(
        clk             : in     vl_logic;
        rst             : in     vl_logic;
        op              : in     vl_logic_vector(1 downto 0);
        membus          : out    vl_logic;
        arload          : out    vl_logic;
        pcload          : out    vl_logic;
        pcinc           : out    vl_logic;
        pcbus           : out    vl_logic;
        drload          : out    vl_logic;
        drbus           : out    vl_logic;
        alusel          : out    vl_logic;
        acload          : out    vl_logic;
        acinc           : out    vl_logic;
        irload          : out    vl_logic
    );
end controller;
