

================================================================
== Vitis HLS Report for 'reset_Pipeline_clear_RAM_op'
================================================================
* Date:           Sun Jun  9 09:50:15 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        alv_VHDL
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.667 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       52|       52|  0.520 us|  0.520 us|   52|   52|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- clear_RAM_op  |       50|       50|         1|          1|          1|    50|       yes|
        +----------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.66>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [core.cpp:41->core.cpp:55]   --->   Operation 4 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (1.58ns)   --->   "%store_ln41 = store i6 0, i6 %i" [core.cpp:41->core.cpp:55]   --->   Operation 5 'store' 'store_ln41' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.i.i"   --->   Operation 6 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%i_1 = load i6 %i" [core.cpp:41->core.cpp:55]   --->   Operation 7 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (1.82ns)   --->   "%icmp_ln41 = icmp_eq  i6 %i_1, i6 50" [core.cpp:41->core.cpp:55]   --->   Operation 8 'icmp' 'icmp_ln41' <Predicate = true> <Delay = 1.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9 [1/1] (1.82ns)   --->   "%add_ln41 = add i6 %i_1, i6 1" [core.cpp:41->core.cpp:55]   --->   Operation 9 'add' 'add_ln41' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%br_ln41 = br i1 %icmp_ln41, void %for.inc.i.split.i, void %reset.exit.exitStub" [core.cpp:41->core.cpp:55]   --->   Operation 10 'br' 'br_ln41' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%zext_ln41 = zext i6 %i_1" [core.cpp:41->core.cpp:55]   --->   Operation 11 'zext' 'zext_ln41' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specpipeline_ln41 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_20" [core.cpp:41->core.cpp:55]   --->   Operation 12 'specpipeline' 'specpipeline_ln41' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%speclooptripcount_ln41 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 50, i64 50, i64 50" [core.cpp:41->core.cpp:55]   --->   Operation 13 'speclooptripcount' 'speclooptripcount_ln41' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specloopname_ln41 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13" [core.cpp:41->core.cpp:55]   --->   Operation 14 'specloopname' 'specloopname_ln41' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%ALU_operation_MEM_addr = getelementptr i32 %ALU_operation_MEM, i64 0, i64 %zext_ln41" [core.cpp:43->core.cpp:55]   --->   Operation 15 'getelementptr' 'ALU_operation_MEM_addr' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (3.25ns)   --->   "%store_ln43 = store i32 0, i6 %ALU_operation_MEM_addr" [core.cpp:43->core.cpp:55]   --->   Operation 16 'store' 'store_ln43' <Predicate = (!icmp_ln41)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_1 : Operation 17 [1/1] (1.58ns)   --->   "%store_ln41 = store i6 %add_ln41, i6 %i" [core.cpp:41->core.cpp:55]   --->   Operation 17 'store' 'store_ln41' <Predicate = (!icmp_ln41)> <Delay = 1.58>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln41 = br void %for.inc.i.i" [core.cpp:41->core.cpp:55]   --->   Operation 18 'br' 'br_ln41' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 19 'ret' 'ret_ln0' <Predicate = (icmp_ln41)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 6.667ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln41', core.cpp:41->core.cpp:55) of constant 0 on local variable 'i', core.cpp:41->core.cpp:55 [3]  (1.588 ns)
	'load' operation 6 bit ('i', core.cpp:41->core.cpp:55) on local variable 'i', core.cpp:41->core.cpp:55 [6]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln41', core.cpp:41->core.cpp:55) [7]  (1.825 ns)
	'store' operation 0 bit ('store_ln43', core.cpp:43->core.cpp:55) of constant 0 on array 'ALU_operation_MEM' [16]  (3.254 ns)
	blocking operation 8.88178e-16 ns on control path)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
