library IEEE;
use IEEE.STD_LOGIC_1164.all;

entity mux2to1 is
	port(
		a : in STD_LOGIC;
		i : in STD_LOGIC_VECTOR(1 downto 0);
		f : out STD_LOGIC
	);
end mux2to1;

architecture control of mux2to1 is
	
	begin

end control;