<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p46" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_46{left:69px;bottom:1141px;letter-spacing:-0.15px;}
#t2_46{left:69px;bottom:68px;letter-spacing:-0.11px;}
#t3_46{left:98px;bottom:68px;letter-spacing:0.1px;}
#t4_46{left:824px;bottom:1112px;letter-spacing:0.13px;}
#t5_46{left:69px;bottom:1088px;letter-spacing:-0.13px;word-spacing:0.02px;}
#t6_46{left:160px;bottom:1088px;letter-spacing:-0.12px;}
#t7_46{left:420px;bottom:1088px;letter-spacing:-0.06px;}
#t8_46{left:802px;bottom:1088px;letter-spacing:-0.13px;}
#t9_46{left:69px;bottom:1072px;letter-spacing:-0.12px;word-spacing:0.01px;}
#ta_46{left:164px;bottom:1072px;letter-spacing:-0.13px;word-spacing:0.88px;}
#tb_46{left:546px;bottom:1072px;letter-spacing:-0.06px;}
#tc_46{left:802px;bottom:1072px;letter-spacing:-0.13px;}
#td_46{left:69px;bottom:1057px;letter-spacing:-0.12px;word-spacing:0.01px;}
#te_46{left:164px;bottom:1057px;letter-spacing:-0.15px;}
#tf_46{left:354px;bottom:1057px;letter-spacing:-0.06px;}
#tg_46{left:802px;bottom:1057px;letter-spacing:-0.13px;}
#th_46{left:69px;bottom:1042px;letter-spacing:-0.13px;word-spacing:0.01px;}
#ti_46{left:164px;bottom:1042px;letter-spacing:-0.15px;}
#tj_46{left:336px;bottom:1042px;letter-spacing:-0.06px;}
#tk_46{left:802px;bottom:1042px;letter-spacing:-0.13px;}
#tl_46{left:69px;bottom:1027px;letter-spacing:-0.14px;word-spacing:0.02px;}
#tm_46{left:160px;bottom:1027px;letter-spacing:-0.12px;}
#tn_46{left:390px;bottom:1027px;letter-spacing:-0.06px;}
#to_46{left:802px;bottom:1027px;letter-spacing:-0.13px;}
#tp_46{left:69px;bottom:1011px;letter-spacing:-0.14px;word-spacing:0.02px;}
#tq_46{left:164px;bottom:1011px;letter-spacing:-0.13px;word-spacing:0.01px;}
#tr_46{left:456px;bottom:1011px;letter-spacing:-0.06px;}
#ts_46{left:802px;bottom:1011px;letter-spacing:-0.13px;}
#tt_46{left:69px;bottom:996px;letter-spacing:-0.14px;word-spacing:0.02px;}
#tu_46{left:164px;bottom:996px;letter-spacing:-0.12px;}
#tv_46{left:480px;bottom:996px;letter-spacing:-0.06px;}
#tw_46{left:802px;bottom:996px;letter-spacing:-0.13px;}
#tx_46{left:69px;bottom:981px;letter-spacing:-0.13px;word-spacing:0.01px;}
#ty_46{left:164px;bottom:981px;letter-spacing:-0.13px;word-spacing:0.01px;}
#tz_46{left:450px;bottom:981px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t10_46{left:802px;bottom:981px;letter-spacing:-0.13px;}
#t11_46{left:69px;bottom:965px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t12_46{left:164px;bottom:965px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t13_46{left:480px;bottom:965px;letter-spacing:-0.06px;}
#t14_46{left:802px;bottom:965px;letter-spacing:-0.13px;}
#t15_46{left:69px;bottom:950px;letter-spacing:-0.14px;word-spacing:0.02px;}
#t16_46{left:160px;bottom:950px;letter-spacing:-0.12px;}
#t17_46{left:390px;bottom:950px;letter-spacing:-0.06px;}
#t18_46{left:802px;bottom:950px;letter-spacing:-0.13px;}
#t19_46{left:69px;bottom:935px;letter-spacing:-0.14px;word-spacing:0.02px;}
#t1a_46{left:164px;bottom:935px;letter-spacing:-0.16px;}
#t1b_46{left:270px;bottom:935px;letter-spacing:-0.06px;}
#t1c_46{left:802px;bottom:935px;letter-spacing:-0.13px;}
#t1d_46{left:69px;bottom:920px;letter-spacing:-0.14px;word-spacing:0.02px;}
#t1e_46{left:161px;bottom:920px;letter-spacing:-0.11px;}
#t1f_46{left:750px;bottom:920px;letter-spacing:-0.06px;}
#t1g_46{left:802px;bottom:920px;letter-spacing:-0.16px;}
#t1h_46{left:69px;bottom:904px;letter-spacing:-0.14px;word-spacing:0.02px;}
#t1i_46{left:160px;bottom:904px;letter-spacing:-0.12px;}
#t1j_46{left:348px;bottom:904px;letter-spacing:-0.06px;}
#t1k_46{left:802px;bottom:904px;letter-spacing:-0.13px;}
#t1l_46{left:69px;bottom:889px;letter-spacing:-0.14px;word-spacing:0.02px;}
#t1m_46{left:160px;bottom:889px;letter-spacing:-0.13px;}
#t1n_46{left:546px;bottom:889px;letter-spacing:-0.06px;}
#t1o_46{left:802px;bottom:889px;letter-spacing:-0.13px;}
#t1p_46{left:69px;bottom:874px;letter-spacing:-0.14px;word-spacing:0.02px;}
#t1q_46{left:160px;bottom:874px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1r_46{left:300px;bottom:874px;letter-spacing:-0.06px;}
#t1s_46{left:802px;bottom:874px;letter-spacing:-0.13px;}
#t1t_46{left:69px;bottom:859px;letter-spacing:-0.13px;word-spacing:0.02px;}
#t1u_46{left:160px;bottom:859px;letter-spacing:-0.12px;}
#t1v_46{left:378px;bottom:859px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t1w_46{left:810px;bottom:859px;letter-spacing:-0.18px;}
#t1x_46{left:69px;bottom:843px;letter-spacing:-0.13px;word-spacing:0.02px;}
#t1y_46{left:160px;bottom:843px;letter-spacing:-0.11px;}
#t1z_46{left:330px;bottom:843px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t20_46{left:810px;bottom:843px;letter-spacing:-0.18px;}
#t21_46{left:69px;bottom:828px;letter-spacing:-0.12px;}
#t22_46{left:161px;bottom:828px;letter-spacing:-0.13px;}
#t23_46{left:528px;bottom:828px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t24_46{left:810px;bottom:828px;letter-spacing:-0.18px;}
#t25_46{left:69px;bottom:813px;letter-spacing:-0.13px;word-spacing:0.02px;}
#t26_46{left:160px;bottom:813px;letter-spacing:-0.12px;}
#t27_46{left:258px;bottom:813px;letter-spacing:-0.06px;}
#t28_46{left:810px;bottom:813px;letter-spacing:-0.18px;}
#t29_46{left:69px;bottom:797px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t2a_46{left:161px;bottom:797px;letter-spacing:-0.12px;}
#t2b_46{left:660px;bottom:797px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t2c_46{left:810px;bottom:797px;letter-spacing:-0.13px;}
#t2d_46{left:69px;bottom:782px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t2e_46{left:161px;bottom:782px;letter-spacing:-0.12px;}
#t2f_46{left:702px;bottom:782px;letter-spacing:-0.06px;}
#t2g_46{left:810px;bottom:782px;letter-spacing:-0.13px;}
#t2h_46{left:69px;bottom:767px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t2i_46{left:161px;bottom:767px;letter-spacing:-0.12px;}
#t2j_46{left:480px;bottom:767px;letter-spacing:-0.06px;}
#t2k_46{left:802px;bottom:767px;letter-spacing:-0.13px;}
#t2l_46{left:69px;bottom:752px;letter-spacing:-0.13px;word-spacing:0.02px;}
#t2m_46{left:160px;bottom:752px;letter-spacing:-0.12px;}
#t2n_46{left:438px;bottom:752px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t2o_46{left:802px;bottom:752px;letter-spacing:-0.13px;}
#t2p_46{left:69px;bottom:736px;letter-spacing:-0.13px;word-spacing:0.02px;}
#t2q_46{left:160px;bottom:736px;letter-spacing:-0.12px;}
#t2r_46{left:366px;bottom:736px;letter-spacing:-0.06px;}
#t2s_46{left:802px;bottom:736px;letter-spacing:-0.13px;}
#t2t_46{left:69px;bottom:721px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t2u_46{left:160px;bottom:721px;letter-spacing:-0.13px;}
#t2v_46{left:564px;bottom:721px;letter-spacing:-0.06px;}
#t2w_46{left:802px;bottom:721px;letter-spacing:-0.13px;}
#t2x_46{left:69px;bottom:706px;letter-spacing:-0.11px;}
#t2y_46{left:161px;bottom:706px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t2z_46{left:546px;bottom:706px;letter-spacing:-0.06px;}
#t30_46{left:802px;bottom:706px;letter-spacing:-0.13px;}
#t31_46{left:69px;bottom:690px;letter-spacing:-0.13px;word-spacing:0.02px;}
#t32_46{left:160px;bottom:690px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t33_46{left:324px;bottom:690px;letter-spacing:-0.06px;}
#t34_46{left:802px;bottom:690px;letter-spacing:-0.13px;}
#t35_46{left:69px;bottom:675px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t36_46{left:161px;bottom:675px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t37_46{left:534px;bottom:675px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t38_46{left:802px;bottom:675px;letter-spacing:-0.13px;}
#t39_46{left:69px;bottom:660px;letter-spacing:-0.14px;word-spacing:0.02px;}
#t3a_46{left:160px;bottom:660px;letter-spacing:-0.13px;}
#t3b_46{left:294px;bottom:660px;letter-spacing:-0.06px;}
#t3c_46{left:802px;bottom:660px;letter-spacing:-0.13px;}
#t3d_46{left:69px;bottom:645px;letter-spacing:-0.14px;word-spacing:0.02px;}
#t3e_46{left:161px;bottom:645px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t3f_46{left:312px;bottom:645px;letter-spacing:-0.06px;}
#t3g_46{left:802px;bottom:645px;letter-spacing:-0.13px;}
#t3h_46{left:69px;bottom:629px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t3i_46{left:161px;bottom:629px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t3j_46{left:522px;bottom:629px;letter-spacing:-0.06px;}
#t3k_46{left:802px;bottom:629px;letter-spacing:-0.13px;}
#t3l_46{left:69px;bottom:614px;letter-spacing:-0.13px;word-spacing:0.02px;}
#t3m_46{left:161px;bottom:614px;letter-spacing:-0.12px;}
#t3n_46{left:468px;bottom:614px;letter-spacing:-0.06px;word-spacing:-0.01px;}
#t3o_46{left:802px;bottom:614px;letter-spacing:-0.13px;}
#t3p_46{left:69px;bottom:599px;letter-spacing:-0.14px;word-spacing:0.02px;}
#t3q_46{left:160px;bottom:599px;letter-spacing:-0.12px;}
#t3r_46{left:366px;bottom:599px;letter-spacing:-0.06px;}
#t3s_46{left:802px;bottom:599px;letter-spacing:-0.13px;}
#t3t_46{left:69px;bottom:584px;letter-spacing:-0.14px;word-spacing:0.02px;}
#t3u_46{left:161px;bottom:584px;letter-spacing:-0.12px;}
#t3v_46{left:462px;bottom:584px;letter-spacing:-0.06px;}
#t3w_46{left:802px;bottom:584px;letter-spacing:-0.13px;}
#t3x_46{left:69px;bottom:568px;letter-spacing:-0.14px;word-spacing:0.02px;}
#t3y_46{left:160px;bottom:568px;letter-spacing:-0.13px;}
#t3z_46{left:474px;bottom:568px;letter-spacing:-0.06px;}
#t40_46{left:802px;bottom:568px;letter-spacing:-0.13px;}
#t41_46{left:69px;bottom:553px;letter-spacing:-0.14px;word-spacing:0.02px;}
#t42_46{left:160px;bottom:553px;letter-spacing:-0.12px;}
#t43_46{left:522px;bottom:553px;letter-spacing:-0.06px;}
#t44_46{left:802px;bottom:553px;letter-spacing:-0.13px;}
#t45_46{left:69px;bottom:538px;letter-spacing:-0.14px;word-spacing:0.02px;}
#t46_46{left:160px;bottom:538px;letter-spacing:-0.12px;}
#t47_46{left:450px;bottom:538px;letter-spacing:-0.06px;}
#t48_46{left:802px;bottom:538px;letter-spacing:-0.13px;}
#t49_46{left:69px;bottom:522px;letter-spacing:-0.14px;word-spacing:0.02px;}
#t4a_46{left:161px;bottom:522px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t4b_46{left:324px;bottom:522px;letter-spacing:-0.06px;}
#t4c_46{left:802px;bottom:522px;letter-spacing:-0.13px;}
#t4d_46{left:69px;bottom:507px;letter-spacing:-0.14px;word-spacing:0.02px;}
#t4e_46{left:160px;bottom:507px;letter-spacing:-0.12px;}
#t4f_46{left:468px;bottom:507px;letter-spacing:-0.06px;}
#t4g_46{left:802px;bottom:507px;letter-spacing:-0.13px;}
#t4h_46{left:69px;bottom:492px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4i_46{left:161px;bottom:492px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4j_46{left:534px;bottom:492px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t4k_46{left:802px;bottom:492px;letter-spacing:-0.13px;}
#t4l_46{left:69px;bottom:477px;letter-spacing:-0.14px;word-spacing:0.02px;}
#t4m_46{left:160px;bottom:477px;letter-spacing:-0.13px;}
#t4n_46{left:294px;bottom:477px;letter-spacing:-0.06px;}
#t4o_46{left:802px;bottom:477px;letter-spacing:-0.13px;}
#t4p_46{left:69px;bottom:461px;letter-spacing:-0.14px;word-spacing:0.02px;}
#t4q_46{left:161px;bottom:461px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t4r_46{left:312px;bottom:461px;letter-spacing:-0.06px;}
#t4s_46{left:802px;bottom:461px;letter-spacing:-0.13px;}
#t4t_46{left:69px;bottom:446px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4u_46{left:161px;bottom:446px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t4v_46{left:558px;bottom:446px;letter-spacing:-0.06px;}
#t4w_46{left:802px;bottom:446px;letter-spacing:-0.13px;}
#t4x_46{left:69px;bottom:431px;letter-spacing:-0.14px;word-spacing:0.02px;}
#t4y_46{left:161px;bottom:431px;letter-spacing:-0.11px;}
#t4z_46{left:510px;bottom:431px;letter-spacing:-0.06px;}
#t50_46{left:802px;bottom:431px;letter-spacing:-0.13px;}
#t51_46{left:69px;bottom:415px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t52_46{left:161px;bottom:415px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t53_46{left:504px;bottom:415px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t54_46{left:802px;bottom:415px;letter-spacing:-0.13px;}
#t55_46{left:69px;bottom:400px;letter-spacing:-0.12px;}
#t56_46{left:161px;bottom:400px;letter-spacing:-0.13px;word-spacing:-0.03px;}
#t57_46{left:606px;bottom:400px;letter-spacing:-0.06px;}
#t58_46{left:802px;bottom:400px;letter-spacing:-0.14px;}
#t59_46{left:69px;bottom:385px;letter-spacing:-0.12px;}
#t5a_46{left:161px;bottom:385px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t5b_46{left:684px;bottom:385px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t5c_46{left:802px;bottom:385px;letter-spacing:-0.13px;}
#t5d_46{left:69px;bottom:370px;letter-spacing:-0.12px;}
#t5e_46{left:161px;bottom:370px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t5f_46{left:624px;bottom:370px;letter-spacing:-0.06px;}
#t5g_46{left:802px;bottom:370px;letter-spacing:-0.14px;}
#t5h_46{left:69px;bottom:354px;letter-spacing:-0.14px;word-spacing:0.02px;}
#t5i_46{left:160px;bottom:354px;letter-spacing:-0.12px;}
#t5j_46{left:462px;bottom:354px;letter-spacing:-0.06px;}
#t5k_46{left:802px;bottom:354px;letter-spacing:-0.13px;}
#t5l_46{left:69px;bottom:339px;letter-spacing:-0.14px;word-spacing:0.02px;}
#t5m_46{left:160px;bottom:339px;letter-spacing:-0.11px;}
#t5n_46{left:378px;bottom:339px;letter-spacing:-0.06px;}
#t5o_46{left:802px;bottom:339px;letter-spacing:-0.13px;}
#t5p_46{left:69px;bottom:324px;letter-spacing:-0.14px;word-spacing:0.02px;}
#t5q_46{left:161px;bottom:324px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t5r_46{left:324px;bottom:324px;letter-spacing:-0.06px;}
#t5s_46{left:802px;bottom:324px;letter-spacing:-0.13px;}
#t5t_46{left:69px;bottom:309px;letter-spacing:-0.14px;word-spacing:0.02px;}
#t5u_46{left:160px;bottom:309px;letter-spacing:-0.13px;}
#t5v_46{left:294px;bottom:309px;letter-spacing:-0.06px;}
#t5w_46{left:802px;bottom:309px;letter-spacing:-0.13px;}
#t5x_46{left:69px;bottom:293px;letter-spacing:-0.14px;word-spacing:0.02px;}
#t5y_46{left:161px;bottom:293px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t5z_46{left:312px;bottom:293px;letter-spacing:-0.06px;}
#t60_46{left:802px;bottom:293px;letter-spacing:-0.13px;}
#t61_46{left:69px;bottom:278px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t62_46{left:161px;bottom:278px;letter-spacing:-0.12px;word-spacing:-0.03px;}
#t63_46{left:69px;bottom:263px;letter-spacing:-0.13px;word-spacing:0.02px;}
#t64_46{left:164px;bottom:263px;letter-spacing:-0.12px;}
#t65_46{left:624px;bottom:263px;letter-spacing:-0.06px;}
#t66_46{left:802px;bottom:263px;letter-spacing:-0.13px;}
#t67_46{left:69px;bottom:247px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t68_46{left:161px;bottom:247px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t69_46{left:504px;bottom:247px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t6a_46{left:802px;bottom:247px;letter-spacing:-0.13px;}
#t6b_46{left:69px;bottom:232px;letter-spacing:-0.14px;word-spacing:0.02px;}
#t6c_46{left:160px;bottom:232px;letter-spacing:-0.13px;}
#t6d_46{left:660px;bottom:232px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t6e_46{left:802px;bottom:232px;letter-spacing:-0.14px;}
#t6f_46{left:69px;bottom:217px;letter-spacing:-0.14px;word-spacing:0.02px;}
#t6g_46{left:160px;bottom:217px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t6h_46{left:342px;bottom:217px;letter-spacing:-0.06px;}
#t6i_46{left:802px;bottom:217px;letter-spacing:-0.13px;}
#t6j_46{left:69px;bottom:202px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t6k_46{left:161px;bottom:202px;letter-spacing:-0.12px;}
#t6l_46{left:780px;bottom:202px;letter-spacing:-0.08px;word-spacing:0.02px;}
#t6m_46{left:802px;bottom:202px;letter-spacing:-0.14px;}
#t6n_46{left:69px;bottom:186px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t6o_46{left:161px;bottom:186px;letter-spacing:-0.1px;word-spacing:-0.02px;}
#t6p_46{left:69px;bottom:171px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t6q_46{left:161px;bottom:171px;letter-spacing:-0.12px;}
#t6r_46{left:161px;bottom:156px;letter-spacing:-0.15px;}
#t6s_46{left:216px;bottom:156px;letter-spacing:-0.06px;}
#t6t_46{left:802px;bottom:156px;letter-spacing:-0.13px;}
#t6u_46{left:69px;bottom:140px;letter-spacing:-0.12px;}
#t6v_46{left:161px;bottom:140px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t6w_46{left:624px;bottom:140px;letter-spacing:-0.06px;}
#t6x_46{left:802px;bottom:140px;letter-spacing:-0.14px;}
#t6y_46{left:69px;bottom:125px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t6z_46{left:161px;bottom:125px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t70_46{left:678px;bottom:125px;letter-spacing:-0.05px;}
#t71_46{left:802px;bottom:125px;letter-spacing:-0.14px;}
#t72_46{left:69px;bottom:110px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t73_46{left:161px;bottom:110px;letter-spacing:-0.12px;}
#t74_46{left:762px;bottom:110px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t75_46{left:802px;bottom:110px;letter-spacing:-0.13px;}

.s1_46{font-size:14px;font-family:NeoSansIntel_1uk1;color:#0860A8;-webkit-text-stroke:0.3px #0860A8;text-stroke:0.3px #0860A8;}
.s2_46{font-size:14px;font-family:NeoSansIntel_1uk1;color:#000;}
.s3_46{font-size:12px;font-family:NeoSansIntel_1uk1;color:#000;}
.s4_46{font-size:12px;font-family:NeoSansIntel_1uk1;color:#0860A8;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts46" type="text/css" >

@font-face {
	font-family: NeoSansIntel_1uk1;
	src: url("fonts/NeoSansIntel_1uk1.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg46Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg46" style="-webkit-user-select: none;"><object width="935" height="1210" data="46/46.svg" type="image/svg+xml" id="pdf46" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_46" class="t s1_46">CONTENTS </span>
<span id="t2_46" class="t s2_46">xlvi </span><span id="t3_46" class="t s3_46">Vol. 3A </span>
<span id="t4_46" class="t s4_46">PAGE </span>
<span id="t5_46" class="t s2_46">Table 18-6. </span><span id="t6_46" class="t s2_46">CPL-Qualified Branch Trace Store Encodings </span><span id="t7_46" class="t s2_46">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t8_46" class="t s2_46">18-26 </span>
<span id="t9_46" class="t s2_46">Table 18-7. </span><span id="ta_46" class="t s2_46">MSR_LASTBRANCH_x_TO_IP for the Goldmont Microarchitecture </span><span id="tb_46" class="t s2_46">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="tc_46" class="t s2_46">18-28 </span>
<span id="td_46" class="t s2_46">Table 18-8. </span><span id="te_46" class="t s2_46">MSR_LASTBRANCH_x_FROM_IP </span><span id="tf_46" class="t s2_46">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="tg_46" class="t s2_46">18-30 </span>
<span id="th_46" class="t s2_46">Table 18-9. </span><span id="ti_46" class="t s2_46">MSR_LASTBRANCH_x_TO_IP </span><span id="tj_46" class="t s2_46">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="tk_46" class="t s2_46">18-31 </span>
<span id="tl_46" class="t s2_46">Table 18-10. </span><span id="tm_46" class="t s2_46">LBR Stack Size and TOS Pointer Range </span><span id="tn_46" class="t s2_46">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="to_46" class="t s2_46">18-31 </span>
<span id="tp_46" class="t s2_46">Table 18-11. </span><span id="tq_46" class="t s2_46">MSR_LBR_SELECT for Nehalem Microarchitecture </span><span id="tr_46" class="t s2_46">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="ts_46" class="t s2_46">18-31 </span>
<span id="tt_46" class="t s2_46">Table 18-12. </span><span id="tu_46" class="t s2_46">MSR_LBR_SELECT for Sandy Bridge Microarchitecture </span><span id="tv_46" class="t s2_46">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="tw_46" class="t s2_46">18-32 </span>
<span id="tx_46" class="t s2_46">Table 18-13. </span><span id="ty_46" class="t s2_46">MSR_LBR_SELECT for Haswell Microarchitecture </span><span id="tz_46" class="t s2_46">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t10_46" class="t s2_46">18-32 </span>
<span id="t11_46" class="t s2_46">Table 18-14. </span><span id="t12_46" class="t s2_46">MSR_LASTBRANCH_x_FROM_IP with TSX Information </span><span id="t13_46" class="t s2_46">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t14_46" class="t s2_46">18-33 </span>
<span id="t15_46" class="t s2_46">Table 18-15. </span><span id="t16_46" class="t s2_46">LBR Stack Size and TOS Pointer Range </span><span id="t17_46" class="t s2_46">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t18_46" class="t s2_46">18-34 </span>
<span id="t19_46" class="t s2_46">Table 18-16. </span><span id="t1a_46" class="t s2_46">MSR_LBR_INFO_x </span><span id="t1b_46" class="t s2_46">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t1c_46" class="t s2_46">18-34 </span>
<span id="t1d_46" class="t s2_46">Table 18-17. </span><span id="t1e_46" class="t s2_46">LBR MSR Stack Size and TOS Pointer Range for the Pentium® 4 and the Intel® Xeon® Processor Family </span><span id="t1f_46" class="t s2_46">. . . . . . . . . </span><span id="t1g_46" class="t s2_46">18-37 </span>
<span id="t1h_46" class="t s2_46">Table 18-18. </span><span id="t1i_46" class="t s2_46">Monitoring Supported Event IDs </span><span id="t1j_46" class="t s2_46">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t1k_46" class="t s2_46">18-48 </span>
<span id="t1l_46" class="t s2_46">Table 18-19. </span><span id="t1m_46" class="t s2_46">Re-indexing of COS Numbers and Mapping to CAT/CDP Mask MSRs </span><span id="t1n_46" class="t s2_46">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t1o_46" class="t s2_46">18-62 </span>
<span id="t1p_46" class="t s2_46">Table 18-20. </span><span id="t1q_46" class="t s2_46">MBA Delay Value MSRs </span><span id="t1r_46" class="t s2_46">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t1s_46" class="t s2_46">18-68 </span>
<span id="t1t_46" class="t s2_46">Table 19-1. </span><span id="t1u_46" class="t s2_46">LBR IP Values for Various Operations </span><span id="t1v_46" class="t s2_46">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t1w_46" class="t s2_46">19-2 </span>
<span id="t1x_46" class="t s2_46">Table 19-2. </span><span id="t1y_46" class="t s2_46">Branch Type Filtering Details </span><span id="t1z_46" class="t s2_46">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t20_46" class="t s2_46">19-3 </span>
<span id="t21_46" class="t s2_46">Table 19-3. </span><span id="t22_46" class="t s2_46">IA32_LBR_x_INFO and IA32_LER_INFO Branch Type Encodings </span><span id="t23_46" class="t s2_46">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t24_46" class="t s2_46">19-4 </span>
<span id="t25_46" class="t s2_46">Table 19-4. </span><span id="t26_46" class="t s2_46">LBR VMCS Fields</span><span id="t27_46" class="t s2_46">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t28_46" class="t s2_46">19-5 </span>
<span id="t29_46" class="t s2_46">Table 20-1. </span><span id="t2a_46" class="t s2_46">UMask and Event Select Encodings for Pre-Defined Architectural Performance Events </span><span id="t2b_46" class="t s2_46">. . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t2c_46" class="t s2_46">20-5 </span>
<span id="t2d_46" class="t s2_46">Table 20-2. </span><span id="t2e_46" class="t s2_46">Association of Fixed-Function Performance Counters with Architectural Performance Events </span><span id="t2f_46" class="t s2_46">. . . . . . . . . . . . . . . . . . </span><span id="t2g_46" class="t s2_46">20-9 </span>
<span id="t2h_46" class="t s2_46">Table 20-3. </span><span id="t2i_46" class="t s2_46">PEBS Record Format for Intel Core i7 Processor Family </span><span id="t2j_46" class="t s2_46">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t2k_46" class="t s2_46">20-20 </span>
<span id="t2l_46" class="t s2_46">Table 20-4. </span><span id="t2m_46" class="t s2_46">Data Source Encoding for Load Latency Record </span><span id="t2n_46" class="t s2_46">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t2o_46" class="t s2_46">20-23 </span>
<span id="t2p_46" class="t s2_46">Table 20-5. </span><span id="t2q_46" class="t s2_46">Off-Core Response Event Encoding </span><span id="t2r_46" class="t s2_46">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t2s_46" class="t s2_46">20-24 </span>
<span id="t2t_46" class="t s2_46">Table 20-6. </span><span id="t2u_46" class="t s2_46">MSR_OFFCORE_RSP_0 and MSR_OFFCORE_RSP_1 Bit Field Definition</span><span id="t2v_46" class="t s2_46">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t2w_46" class="t s2_46">20-25 </span>
<span id="t2x_46" class="t s2_46">Table 20-7. </span><span id="t2y_46" class="t s2_46">Opcode Field Encoding for MSR_UNCORE_ADDR_OPCODE_MATCH </span><span id="t2z_46" class="t s2_46">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t30_46" class="t s2_46">20-30 </span>
<span id="t31_46" class="t s2_46">Table 20-8. </span><span id="t32_46" class="t s2_46">Uncore PMU MSR Summary </span><span id="t33_46" class="t s2_46">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t34_46" class="t s2_46">20-32 </span>
<span id="t35_46" class="t s2_46">Table 20-9. </span><span id="t36_46" class="t s2_46">Uncore PMU MSR Summary for Intel® Xeon® Processor E7 Family </span><span id="t37_46" class="t s2_46">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t38_46" class="t s2_46">20-33 </span>
<span id="t39_46" class="t s2_46">Table 20-10. </span><span id="t3a_46" class="t s2_46">Core PMU Comparison </span><span id="t3b_46" class="t s2_46">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t3c_46" class="t s2_46">20-34 </span>
<span id="t3d_46" class="t s2_46">Table 20-11. </span><span id="t3e_46" class="t s2_46">PEBS Facility Comparison </span><span id="t3f_46" class="t s2_46">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t3g_46" class="t s2_46">20-37 </span>
<span id="t3h_46" class="t s2_46">Table 20-12. </span><span id="t3i_46" class="t s2_46">PEBS Performance Events for Sandy Bridge Microarchitecture </span><span id="t3j_46" class="t s2_46">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t3k_46" class="t s2_46">20-38 </span>
<span id="t3l_46" class="t s2_46">Table 20-13. </span><span id="t3m_46" class="t s2_46">Layout of Data Source Field of Load Latency Record </span><span id="t3n_46" class="t s2_46">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t3o_46" class="t s2_46">20-40 </span>
<span id="t3p_46" class="t s2_46">Table 20-15. </span><span id="t3q_46" class="t s2_46">Off-Core Response Event Encoding </span><span id="t3r_46" class="t s2_46">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t3s_46" class="t s2_46">20-41 </span>
<span id="t3t_46" class="t s2_46">Table 20-14. </span><span id="t3u_46" class="t s2_46">Layout of Precise Store Information In PEBS Record </span><span id="t3v_46" class="t s2_46">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t3w_46" class="t s2_46">20-41 </span>
<span id="t3x_46" class="t s2_46">Table 20-16. </span><span id="t3y_46" class="t s2_46">MSR_OFFCORE_RSP_x Request_Type Field Definition </span><span id="t3z_46" class="t s2_46">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t40_46" class="t s2_46">20-42 </span>
<span id="t41_46" class="t s2_46">Table 20-17. </span><span id="t42_46" class="t s2_46">MSR_OFFCORE_RSP_x Response Supplier Info Field Definition </span><span id="t43_46" class="t s2_46">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t44_46" class="t s2_46">20-43 </span>
<span id="t45_46" class="t s2_46">Table 20-18. </span><span id="t46_46" class="t s2_46">MSR_OFFCORE_RSP_x Snoop Info Field Definition </span><span id="t47_46" class="t s2_46">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t48_46" class="t s2_46">20-44 </span>
<span id="t49_46" class="t s2_46">Table 20-19. </span><span id="t4a_46" class="t s2_46">Uncore PMU MSR Summary </span><span id="t4b_46" class="t s2_46">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t4c_46" class="t s2_46">20-45 </span>
<span id="t4d_46" class="t s2_46">Table 20-20. </span><span id="t4e_46" class="t s2_46">MSR_OFFCORE_RSP_x Supplier Info Field Definitions </span><span id="t4f_46" class="t s2_46">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t4g_46" class="t s2_46">20-46 </span>
<span id="t4h_46" class="t s2_46">Table 20-21. </span><span id="t4i_46" class="t s2_46">Uncore PMU MSR Summary for Intel® Xeon® Processor E5 Family </span><span id="t4j_46" class="t s2_46">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t4k_46" class="t s2_46">20-47 </span>
<span id="t4l_46" class="t s2_46">Table 20-22. </span><span id="t4m_46" class="t s2_46">Core PMU Comparison </span><span id="t4n_46" class="t s2_46">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t4o_46" class="t s2_46">20-48 </span>
<span id="t4p_46" class="t s2_46">Table 20-23. </span><span id="t4q_46" class="t s2_46">PEBS Facility Comparison </span><span id="t4r_46" class="t s2_46">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t4s_46" class="t s2_46">20-48 </span>
<span id="t4t_46" class="t s2_46">Table 20-24. </span><span id="t4u_46" class="t s2_46">PEBS Record Format for 4th Generation Intel Core Processor Family </span><span id="t4v_46" class="t s2_46">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t4w_46" class="t s2_46">20-49 </span>
<span id="t4x_46" class="t s2_46">Table 20-25. </span><span id="t4y_46" class="t s2_46">Precise Events That Supports Data Linear Address Profiling </span><span id="t4z_46" class="t s2_46">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t50_46" class="t s2_46">20-50 </span>
<span id="t51_46" class="t s2_46">Table 20-26. </span><span id="t52_46" class="t s2_46">Layout of Data Linear Address Information In PEBS Record </span><span id="t53_46" class="t s2_46">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t54_46" class="t s2_46">20-51 </span>
<span id="t55_46" class="t s2_46">Table 20-27. </span><span id="t56_46" class="t s2_46">MSR_OFFCORE_RSP_x Request_Type Definition (Haswell Microarchitecture) </span><span id="t57_46" class="t s2_46">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t58_46" class="t s2_46">20-51 </span>
<span id="t59_46" class="t s2_46">Table 20-28. </span><span id="t5a_46" class="t s2_46">MSR_OFFCORE_RSP_x Supplier Info Field Definition (CPUID Signatures: 06_3CH, 06_46H) </span><span id="t5b_46" class="t s2_46">. . . . . . . . . . . . . . . . . . . . </span><span id="t5c_46" class="t s2_46">20-52 </span>
<span id="t5d_46" class="t s2_46">Table 20-29. </span><span id="t5e_46" class="t s2_46">MSR_OFFCORE_RSP_x Supplier Info Field Definition (CPUID Signature: 06_45H) </span><span id="t5f_46" class="t s2_46">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t5g_46" class="t s2_46">20-52 </span>
<span id="t5h_46" class="t s2_46">Table 20-30. </span><span id="t5i_46" class="t s2_46">MSR_OFFCORE_RSP_x Supplier Info Field Definition </span><span id="t5j_46" class="t s2_46">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t5k_46" class="t s2_46">20-53 </span>
<span id="t5l_46" class="t s2_46">Table 20-31. </span><span id="t5m_46" class="t s2_46">TX Abort Information Field Definition </span><span id="t5n_46" class="t s2_46">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t5o_46" class="t s2_46">20-55 </span>
<span id="t5p_46" class="t s2_46">Table 20-32. </span><span id="t5q_46" class="t s2_46">Uncore PMU MSR Summary </span><span id="t5r_46" class="t s2_46">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t5s_46" class="t s2_46">20-55 </span>
<span id="t5t_46" class="t s2_46">Table 20-33. </span><span id="t5u_46" class="t s2_46">Core PMU Comparison </span><span id="t5v_46" class="t s2_46">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t5w_46" class="t s2_46">20-57 </span>
<span id="t5x_46" class="t s2_46">Table 20-34. </span><span id="t5y_46" class="t s2_46">PEBS Facility Comparison </span><span id="t5z_46" class="t s2_46">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t60_46" class="t s2_46">20-58 </span>
<span id="t61_46" class="t s2_46">Table 20-35. </span><span id="t62_46" class="t s2_46">PEBS Record Format for the 6th Generation, 7th Generation, and 8th Generation Intel Core Processor Families 20-59 </span>
<span id="t63_46" class="t s2_46">Table 20-36. </span><span id="t64_46" class="t s2_46">Precise Events for the Skylake, Kaby Lake, and Coffee Lake Microarchitectures </span><span id="t65_46" class="t s2_46">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t66_46" class="t s2_46">20-60 </span>
<span id="t67_46" class="t s2_46">Table 20-37. </span><span id="t68_46" class="t s2_46">Layout of Data Linear Address Information In PEBS Record </span><span id="t69_46" class="t s2_46">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t6a_46" class="t s2_46">20-61 </span>
<span id="t6b_46" class="t s2_46">Table 20-38. </span><span id="t6c_46" class="t s2_46">FrontEnd_Retired Sub-Event Encodings Supported by MSR_PEBS_FRONTEND.EVTSEL </span><span id="t6d_46" class="t s2_46">. . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t6e_46" class="t s2_46">20-62 </span>
<span id="t6f_46" class="t s2_46">Table 20-39. </span><span id="t6g_46" class="t s2_46">MSR_PEBS_FRONTEND Layout </span><span id="t6h_46" class="t s2_46">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t6i_46" class="t s2_46">20-62 </span>
<span id="t6j_46" class="t s2_46">Table 20-40. </span><span id="t6k_46" class="t s2_46">MSR_OFFCORE_RSP_x Request_Type Definition (Skylake, Kaby Lake, and Coffee Lake Microarchitectures) </span><span id="t6l_46" class="t s2_46">. . . . </span><span id="t6m_46" class="t s2_46">20-63 </span>
<span id="t6n_46" class="t s2_46">Table 20-41. </span><span id="t6o_46" class="t s2_46">MSR_OFFCORE_RSP_x Supplier Info Field Definition (CPUID Signatures: 06_4EH, 06_5EH, 06_8EH, 06_9EH). . .20-63 </span>
<span id="t6p_46" class="t s2_46">Table 20-42. </span><span id="t6q_46" class="t s2_46">MSR_OFFCORE_RSP_x Snoop Info Field Definition (CPUID Signatures: 06_4EH, 06_5EH, 06_8EH, 06_9E, </span>
<span id="t6r_46" class="t s2_46">06_55H) </span><span id="t6s_46" class="t s2_46">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t6t_46" class="t s2_46">20-64 </span>
<span id="t6u_46" class="t s2_46">Table 20-44. </span><span id="t6v_46" class="t s2_46">MSR_OFFCORE_RSP_x Supplier Info Field Definition (CPUID Signature: 06_55H) </span><span id="t6w_46" class="t s2_46">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t6x_46" class="t s2_46">20-65 </span>
<span id="t6y_46" class="t s2_46">Table 20-43. </span><span id="t6z_46" class="t s2_46">MSR_OFFCORE_RSP_x Request_Type Definition (Intel® Xeon® Scalable Processor Family) </span><span id="t70_46" class="t s2_46">. . . . . . . . . . . . . . . . . . . . . </span><span id="t71_46" class="t s2_46">20-65 </span>
<span id="t72_46" class="t s2_46">Table 20-45. </span><span id="t73_46" class="t s2_46">MSR_OFFCORE_RSP_x Supplier Info Field Definition (CPUID Signature: 06_55H, Steppings 0x5H - 0xFH)</span><span id="t74_46" class="t s2_46">. . . . . . . </span><span id="t75_46" class="t s2_46">20-66 </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
