INFO: [VRFC 10-2263] Analyzing Verilog file "D:/2/sl/single/single.sim/sim_1/synth/func/xsim/test_cpu_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_cpu
INFO: [VRFC 10-311] analyzing module glbl
