<?xml version="1.0" encoding="UTF-8" standalone="no"?> 
<!-- ##################################################################### -->
<!-- ##TE File Version:1.2-->
<!-- ##TE Last Modification:2022.07.06-->
<!-- ##################################################################### -->
<!-- ##general board part description-->
<!-- ##Info: board part name: board_vendor:board_name:part0:file_version  , use all lower case-->
<board schema_version="2.1" vendor="trenz.biz" name="te0714_50_2i" display_name="TE0714-*-50-2I. *SPRT PCB: REV01, REV02, REV03" url="trenz.org/te0714-info" preset_file="preset.xml">
  <images>
    <image name="te0714_board.jpg" display_name="TE0714 BOARD" sub_type="board">
      <description>TE0714 Board File Image</description>
    </image>
  </images>
<!-- ##################################################################### -->
<!-- ##Board PCB Revision -->
<!-- ##Currently revision with highest id is only displayed in Vivado. Write supported revisions to description too!-->
  <compatible_board_revisions>
    <!--insert supported revisions-->
    <revision id="2">0.3</revision>
    <revision id="1">0.2</revision>
    <revision id="0">0.1</revision>
  </compatible_board_revisions>
<!-- ##################################################################### -->
<!-- ##Board File Revision -->
<!-- ##currently changed only for board revisions with significant changes to create new board part file. Minor changes are not under revision -->
  <file_version>1.0</file_version>
<!-- ##################################################################### -->
<!-- ##Board descriptions -->
  <description>Artix-7 TE0714 Board(form factor 4x3cm) with XC7A50T industrial Micro Module. Speed grade -2 and industrial temperature grade.. Supported PCB Revisions: REV01, REV02, REV03.</description>
<!-- ##################################################################### -->
<!-- ##Board components. Special component part0=fpga -->
<!-- ##set display_name and correct part_name for fpga-->
<!-- ##add part interfaces and corresponding component here -->
  <components>
    <component name="part0" display_name="TE0714" type="fpga" part_name="xc7a50tcsg325-2" pin_map_file="part0_pins.xml" vendor="xilinx.com" spec_url="www.xilinx.com">
      <description>FPGA part on the board</description>
      <interfaces>
        <!--insert fpga interfaces here, see ug895 or other board part files trenz.biz:user:sc0714_bus_rtl:1.0  -->
        <interface mode="master" name="sc0714_interface" type="trenz.biz:user:sc0714_if_rtl:1.0" of_component="sc0714_interface">
          <port_maps>
            <port_map logical_port="MOD_LED"     physical_port="MOD_LED"     dir="out"> 
              <pin_maps>
                <pin_map port_index="0" component_pin="MOD_LED"/>
              </pin_maps>
            </port_map>
               <port_map logical_port="EN_GTPWR_I" physical_port="EN_GTPWR_I" dir="in"> 
              <pin_maps>
                <pin_map port_index="0" component_pin="EN_GTPWR"/> 
              </pin_maps>
            </port_map>
            <port_map logical_port="EN_GTPWR_O" physical_port="EN_GTPWR_O" dir="out"> 
              <pin_maps>
                <pin_map port_index="0" component_pin="EN_GTPWR"/> 
              </pin_maps>
            </port_map>
            <port_map logical_port="EN_GTPWR_T" physical_port="EN_GTPWR_T" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="EN_GTPWR"/> 
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>

        <interface mode="slave" name="sys_clock" type="xilinx.com:signal:clock_rtl:1.0" of_component="sys_clock">
          <port_maps>
            <port_map logical_port="CLK" physical_port="SYSCLK" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="sys_clk"/> 
              </pin_maps>
            </port_map>
          </port_maps>
          <parameters>
            <parameter name="frequency" value="25000000" />
          </parameters>	  
        </interface>

        
        <interface mode="slave" name="mgt_diff_clock0" type="xilinx.com:interface:diff_clock_rtl:1.0" of_component="mgt_diff_clock0" preset_proc="mgt_diff_clk_preset">
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="util_ds_buf" order="0"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="CLK_P" physical_port="mgtdiff_clk0p" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="mgt_diff_clk0p"/> 
              </pin_maps>
            </port_map>
            <port_map logical_port="CLK_N" physical_port="mgtdiff_clk0n" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="mgt_diff_clk0n"/> 
              </pin_maps>
            </port_map>
          </port_maps>
          <parameters>
            <parameter name="frequency" value="125000000" />
          </parameters>
        </interface>
        
                
        <interface mode="slave" name="mgt_diff_clock1" type="xilinx.com:interface:diff_clock_rtl:1.0" of_component="mgt_diff_clock1" preset_proc="mgt_diff_clk_preset">
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="util_ds_buf" order="0"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="CLK_P" physical_port="mgtdiff_clk1p" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="mgt_diff_clk1p"/> 
              </pin_maps>
            </port_map>
            <port_map logical_port="CLK_N" physical_port="mgtdiff_clk1n" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="mgt_diff_clk1n"/> 
              </pin_maps>
            </port_map>
          </port_maps>
          <parameters>
            <parameter name="frequency" value="125000000" />
          </parameters>
        </interface>

        <interface mode="master" name="qspi_flash" type="xilinx.com:interface:spi_rtl:1.0" of_component="spi_flash" preset_proc="spi_flash_preset">
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_quad_spi" order="0"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="SS_I" physical_port="spi_ss_i" dir="in"> 
              <pin_maps>
                <pin_map port_index="0" component_pin="spi_ss"/> 
              </pin_maps>
            </port_map>
            <port_map logical_port="SS_O" physical_port="spi_ss_o" dir="out"> 
              <pin_maps>
                <pin_map port_index="0" component_pin="spi_ss"/> 
              </pin_maps>
            </port_map>
            <port_map logical_port="SS_T" physical_port="spi_ss_t" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="spi_ss"/> 
              </pin_maps>
            </port_map>
            <port_map logical_port="IO0_I" physical_port="spi_io0_i" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="spi_io_0"/> 
              </pin_maps>
            </port_map>
            <port_map logical_port="IO0_O" physical_port="spi_io0_o" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="spi_io_0"/> 
              </pin_maps>
            </port_map>
            <port_map logical_port="IO0_T" physical_port="spi_io0_t" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="spi_io_0"/> 
              </pin_maps>
            </port_map>
            <port_map logical_port="IO1_I" physical_port="spi_io1_i" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="spi_io_1"/> 
              </pin_maps>
            </port_map>
            <port_map logical_port="IO1_O" physical_port="spi_io1_o" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="spi_io_1"/> 
              </pin_maps>
            </port_map>
            <port_map logical_port="IO1_T" physical_port="spi_io1_t" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="spi_io_1"/> 
              </pin_maps>
            </port_map>
            <port_map logical_port="IO2_I" physical_port="spi_io2_i" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="spi_io_2"/> 
              </pin_maps>
            </port_map>
            <port_map logical_port="IO2_O" physical_port="spi_io2_o" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="spi_io_2"/> 
              </pin_maps>
            </port_map>
            <port_map logical_port="IO2_T" physical_port="spi_io2_t" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="spi_io_2"/> 
              </pin_maps>
            </port_map>
            <port_map logical_port="IO3_I" physical_port="spi_io3_i" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="spi_io_3"/> 
              </pin_maps>
            </port_map>
            <port_map logical_port="IO3_O" physical_port="spi_io3_o" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="spi_io_3"/> 
              </pin_maps>
            </port_map>
            <port_map logical_port="IO3_T" physical_port="spi_io3_t" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="spi_io_3"/> 
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>


        <interface mode="master" name="UART0" type="xilinx.com:interface:uart_rtl:1.0" of_component="uart0" preset_proc="uart_preset">
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_uartlite" order="0"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="TxD" physical_port="uart0_txd" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="J2_98"/> 
              </pin_maps>
            </port_map>
            <port_map logical_port="RxD" physical_port="uart0_rxd" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="J2_100"/> 
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>

        <interface mode="master" name="p1a" type="xilinx.com:interface:gpio_rtl:1.0" of_component="p1a" preset_proc="p1a_preset">
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_gpio" order="0"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="TRI_O" physical_port="p1a_tri_o" dir="out" left="29" right="0">
              <pin_maps>
                <pin_map port_index="0"  component_pin="J1_32"/>
                <pin_map port_index="1"  component_pin="J1_34"/>
                <pin_map port_index="2"  component_pin="J1_36"/>
                <pin_map port_index="3"  component_pin="J1_38"/>
                <pin_map port_index="4"  component_pin="J1_40"/>
                <pin_map port_index="5"  component_pin="J1_42"/>
                <pin_map port_index="6"  component_pin="J1_44"/>
                <pin_map port_index="7"  component_pin="J1_46"/>
                <pin_map port_index="8"  component_pin="J1_50"/>
                <pin_map port_index="9"  component_pin="J1_52"/>
                <pin_map port_index="10" component_pin="J1_54"/>
                <pin_map port_index="11" component_pin="J1_56"/>
                <pin_map port_index="12" component_pin="J1_58"/>
                <pin_map port_index="13" component_pin="J1_60"/>
                <pin_map port_index="14" component_pin="J1_64"/>
                <pin_map port_index="15" component_pin="J1_66"/>
                <pin_map port_index="16" component_pin="J1_68"/>
                <pin_map port_index="17" component_pin="J1_70"/>
                <pin_map port_index="18" component_pin="J1_72"/>
                <pin_map port_index="19" component_pin="J1_74"/>
                <pin_map port_index="20" component_pin="J1_76"/>
                <pin_map port_index="21" component_pin="J1_78"/>
                <pin_map port_index="22" component_pin="J1_80"/>
                <pin_map port_index="23" component_pin="J1_82"/>
                <pin_map port_index="24" component_pin="J1_86"/>
                <pin_map port_index="25" component_pin="J1_88"/>
                <pin_map port_index="26" component_pin="J1_90"/>
                <pin_map port_index="27" component_pin="J1_92"/>
                <pin_map port_index="28" component_pin="J1_94"/>
                <pin_map port_index="29" component_pin="J1_96"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="TRI_T" physical_port="p1a_tri_t" dir="out" left="29" right="0">
              <pin_maps>
                <pin_map port_index="0"  component_pin="J1_32"/>
                <pin_map port_index="1"  component_pin="J1_34"/>
                <pin_map port_index="2"  component_pin="J1_36"/>
                <pin_map port_index="3"  component_pin="J1_38"/>
                <pin_map port_index="4"  component_pin="J1_40"/>
                <pin_map port_index="5"  component_pin="J1_42"/>
                <pin_map port_index="6"  component_pin="J1_44"/>
                <pin_map port_index="7"  component_pin="J1_46"/>
                <pin_map port_index="8"  component_pin="J1_50"/>
                <pin_map port_index="9"  component_pin="J1_52"/>
                <pin_map port_index="10" component_pin="J1_54"/>
                <pin_map port_index="11" component_pin="J1_56"/>
                <pin_map port_index="12" component_pin="J1_58"/>
                <pin_map port_index="13" component_pin="J1_60"/>
                <pin_map port_index="14" component_pin="J1_64"/>
                <pin_map port_index="15" component_pin="J1_66"/>
                <pin_map port_index="16" component_pin="J1_68"/>
                <pin_map port_index="17" component_pin="J1_70"/>
                <pin_map port_index="18" component_pin="J1_72"/>
                <pin_map port_index="19" component_pin="J1_74"/>
                <pin_map port_index="20" component_pin="J1_76"/>
                <pin_map port_index="21" component_pin="J1_78"/>
                <pin_map port_index="22" component_pin="J1_80"/>
                <pin_map port_index="23" component_pin="J1_82"/>
                <pin_map port_index="24" component_pin="J1_86"/>
                <pin_map port_index="25" component_pin="J1_88"/>
                <pin_map port_index="26" component_pin="J1_90"/>
                <pin_map port_index="27" component_pin="J1_92"/>
                <pin_map port_index="28" component_pin="J1_94"/>
                <pin_map port_index="29" component_pin="J1_96"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="TRI_I" physical_port="p1a_tri_i" dir="in" left="29" right="0">
              <pin_maps>
                <pin_map port_index="0"  component_pin="J1_32"/>
                <pin_map port_index="1"  component_pin="J1_34"/>
                <pin_map port_index="2"  component_pin="J1_36"/>
                <pin_map port_index="3"  component_pin="J1_38"/>
                <pin_map port_index="4"  component_pin="J1_40"/>
                <pin_map port_index="5"  component_pin="J1_42"/>
                <pin_map port_index="6"  component_pin="J1_44"/>
                <pin_map port_index="7"  component_pin="J1_46"/>
                <pin_map port_index="8"  component_pin="J1_50"/>
                <pin_map port_index="9"  component_pin="J1_52"/>
                <pin_map port_index="10" component_pin="J1_54"/>
                <pin_map port_index="11" component_pin="J1_56"/>
                <pin_map port_index="12" component_pin="J1_58"/>
                <pin_map port_index="13" component_pin="J1_60"/>
                <pin_map port_index="14" component_pin="J1_64"/>
                <pin_map port_index="15" component_pin="J1_66"/>
                <pin_map port_index="16" component_pin="J1_68"/>
                <pin_map port_index="17" component_pin="J1_70"/>
                <pin_map port_index="18" component_pin="J1_72"/>
                <pin_map port_index="19" component_pin="J1_74"/>
                <pin_map port_index="20" component_pin="J1_76"/>
                <pin_map port_index="21" component_pin="J1_78"/>
                <pin_map port_index="22" component_pin="J1_80"/>
                <pin_map port_index="23" component_pin="J1_82"/>
                <pin_map port_index="24" component_pin="J1_86"/>
                <pin_map port_index="25" component_pin="J1_88"/>
                <pin_map port_index="26" component_pin="J1_90"/>
                <pin_map port_index="27" component_pin="J1_92"/>
                <pin_map port_index="28" component_pin="J1_94"/>
                <pin_map port_index="29" component_pin="J1_96"/>
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>
        
        <interface mode="master" name="p1b" type="xilinx.com:interface:gpio_rtl:1.0" of_component="p1b" preset_proc="p1b_preset">
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_gpio" order="0"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="TRI_O" physical_port="p1b_tri_o" dir="out" left="23" right="0">
              <pin_maps>
                <pin_map port_index="0"  component_pin="J1_31"/>
                <pin_map port_index="1"  component_pin="J1_33"/>
                <pin_map port_index="2"  component_pin="J1_35"/>
                <pin_map port_index="3"  component_pin="J1_37"/>
                <pin_map port_index="4"  component_pin="J1_39"/>
                <pin_map port_index="5"  component_pin="J1_41"/>
                <pin_map port_index="6"  component_pin="J1_43"/>
                <pin_map port_index="7"  component_pin="J1_45"/>
                <pin_map port_index="8"  component_pin="J1_49"/>
                <pin_map port_index="9"  component_pin="J1_51"/>
                <pin_map port_index="10" component_pin="J1_53"/>
                <pin_map port_index="11" component_pin="J1_55"/>
                <pin_map port_index="12" component_pin="J1_57"/>
                <pin_map port_index="13" component_pin="J1_59"/>
                <pin_map port_index="14" component_pin="J1_61"/>
                <pin_map port_index="15" component_pin="J1_63"/>
                <pin_map port_index="16" component_pin="J1_67"/>
                <pin_map port_index="17" component_pin="J1_69"/>
                <pin_map port_index="18" component_pin="J1_71"/>
                <pin_map port_index="19" component_pin="J1_73"/>
                <pin_map port_index="20" component_pin="J1_75"/>
                <pin_map port_index="21" component_pin="J1_77"/>
                <pin_map port_index="22" component_pin="J1_79"/>
                <pin_map port_index="23" component_pin="J1_81"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="TRI_T" physical_port="p1b_tri_t" dir="out" left="23" right="0">
              <pin_maps>
                <pin_map port_index="0"  component_pin="J1_31"/>
                <pin_map port_index="1"  component_pin="J1_33"/>
                <pin_map port_index="2"  component_pin="J1_35"/>
                <pin_map port_index="3"  component_pin="J1_37"/>
                <pin_map port_index="4"  component_pin="J1_39"/>
                <pin_map port_index="5"  component_pin="J1_41"/>
                <pin_map port_index="6"  component_pin="J1_43"/>
                <pin_map port_index="7"  component_pin="J1_45"/>
                <pin_map port_index="8"  component_pin="J1_49"/>
                <pin_map port_index="9"  component_pin="J1_51"/>
                <pin_map port_index="10" component_pin="J1_53"/>
                <pin_map port_index="11" component_pin="J1_55"/>
                <pin_map port_index="12" component_pin="J1_57"/>
                <pin_map port_index="13" component_pin="J1_59"/>
                <pin_map port_index="14" component_pin="J1_61"/>
                <pin_map port_index="15" component_pin="J1_63"/>
                <pin_map port_index="16" component_pin="J1_67"/>
                <pin_map port_index="17" component_pin="J1_69"/>
                <pin_map port_index="18" component_pin="J1_71"/>
                <pin_map port_index="19" component_pin="J1_73"/>
                <pin_map port_index="20" component_pin="J1_75"/>
                <pin_map port_index="21" component_pin="J1_77"/>
                <pin_map port_index="22" component_pin="J1_79"/>
                <pin_map port_index="23" component_pin="J1_81"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="TRI_I" physical_port="p1b_tri_i" dir="in" left="23" right="0">
              <pin_maps>
                <pin_map port_index="0"  component_pin="J1_31"/>
                <pin_map port_index="1"  component_pin="J1_33"/>
                <pin_map port_index="2"  component_pin="J1_35"/>
                <pin_map port_index="3"  component_pin="J1_37"/>
                <pin_map port_index="4"  component_pin="J1_39"/>
                <pin_map port_index="5"  component_pin="J1_41"/>
                <pin_map port_index="6"  component_pin="J1_43"/>
                <pin_map port_index="7"  component_pin="J1_45"/>
                <pin_map port_index="8"  component_pin="J1_49"/>
                <pin_map port_index="9"  component_pin="J1_51"/>
                <pin_map port_index="10" component_pin="J1_53"/>
                <pin_map port_index="11" component_pin="J1_55"/>
                <pin_map port_index="12" component_pin="J1_57"/>
                <pin_map port_index="13" component_pin="J1_59"/>
                <pin_map port_index="14" component_pin="J1_61"/>
                <pin_map port_index="15" component_pin="J1_63"/>
                <pin_map port_index="16" component_pin="J1_67"/>
                <pin_map port_index="17" component_pin="J1_69"/>
                <pin_map port_index="18" component_pin="J1_71"/>
                <pin_map port_index="19" component_pin="J1_73"/>
                <pin_map port_index="20" component_pin="J1_75"/>
                <pin_map port_index="21" component_pin="J1_77"/>
                <pin_map port_index="22" component_pin="J1_79"/>
                <pin_map port_index="23" component_pin="J1_81"/>
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>
        
        <interface mode="master" name="p2a" type="xilinx.com:interface:gpio_rtl:1.0" of_component="p2a" preset_proc="p2a_preset">
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_gpio" order="0"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="TRI_O" physical_port="p2a_tri_o" dir="out" left="47" right="0">
              <pin_maps>
                <pin_map port_index="0"  component_pin="J2_1"/>
                <pin_map port_index="1"  component_pin="J2_3"/>
                <pin_map port_index="2"  component_pin="J2_5"/>
                <pin_map port_index="3"  component_pin="J2_7"/>
                <pin_map port_index="4"  component_pin="J2_9"/>
                <pin_map port_index="5"  component_pin="J2_11"/>
                <pin_map port_index="6"  component_pin="J2_13"/>
                <pin_map port_index="7"  component_pin="J2_15"/>
                <pin_map port_index="8"  component_pin="J2_19"/>
                <pin_map port_index="9"  component_pin="J2_21"/>
                <pin_map port_index="10" component_pin="J2_23"/>
                <pin_map port_index="11" component_pin="J2_25"/>
                <pin_map port_index="12" component_pin="J2_27"/>
                <pin_map port_index="13" component_pin="J2_29"/>
                <pin_map port_index="14" component_pin="J2_31"/>
                <pin_map port_index="15" component_pin="J2_33"/>
                <pin_map port_index="16" component_pin="J2_37"/>
                <pin_map port_index="17" component_pin="J2_39"/>
                <pin_map port_index="18" component_pin="J2_41"/>
                <pin_map port_index="19" component_pin="J2_43"/>
                <pin_map port_index="20" component_pin="J2_45"/>
                <pin_map port_index="21" component_pin="J2_47"/>
                <pin_map port_index="22" component_pin="J2_49"/>
                <pin_map port_index="23" component_pin="J2_51"/>
                <pin_map port_index="24" component_pin="J2_2"/>
                <pin_map port_index="25" component_pin="J2_4"/>
                <pin_map port_index="26" component_pin="J2_6"/>
                <pin_map port_index="27" component_pin="J2_8"/>
                <pin_map port_index="28" component_pin="J2_10"/>
                <pin_map port_index="29" component_pin="J2_12"/>
                <pin_map port_index="30" component_pin="J2_14"/>
                <pin_map port_index="31" component_pin="J2_16"/>
                <pin_map port_index="32" component_pin="J2_20"/>
                <pin_map port_index="33" component_pin="J2_22"/>
                <pin_map port_index="34" component_pin="J2_24"/>
                <pin_map port_index="35" component_pin="J2_26"/>
                <pin_map port_index="36" component_pin="J2_28"/>
                <pin_map port_index="37" component_pin="J2_30"/>
                <pin_map port_index="38" component_pin="J2_32"/>
                <pin_map port_index="39" component_pin="J2_34"/>
                <pin_map port_index="40" component_pin="J2_38"/>
                <pin_map port_index="41" component_pin="J2_40"/>
                <pin_map port_index="42" component_pin="J2_42"/>
                <pin_map port_index="43" component_pin="J2_44"/>
                <pin_map port_index="44" component_pin="J2_46"/>
                <pin_map port_index="45" component_pin="J2_48"/>
                <pin_map port_index="46" component_pin="J2_50"/>
                <pin_map port_index="47" component_pin="J2_52"/>                    
              </pin_maps>
            </port_map>
            <port_map logical_port="TRI_T" physical_port="p2a_tri_t" dir="out" left="47" right="0">
              <pin_maps>
                <pin_map port_index="0"  component_pin="J2_1"/>
                <pin_map port_index="1"  component_pin="J2_3"/>
                <pin_map port_index="2"  component_pin="J2_5"/>
                <pin_map port_index="3"  component_pin="J2_7"/>
                <pin_map port_index="4"  component_pin="J2_9"/>
                <pin_map port_index="5"  component_pin="J2_11"/>
                <pin_map port_index="6"  component_pin="J2_13"/>
                <pin_map port_index="7"  component_pin="J2_15"/>
                <pin_map port_index="8"  component_pin="J2_19"/>
                <pin_map port_index="9"  component_pin="J2_21"/>
                <pin_map port_index="10" component_pin="J2_23"/>
                <pin_map port_index="11" component_pin="J2_25"/>
                <pin_map port_index="12" component_pin="J2_27"/>
                <pin_map port_index="13" component_pin="J2_29"/>
                <pin_map port_index="14" component_pin="J2_31"/>
                <pin_map port_index="15" component_pin="J2_33"/>
                <pin_map port_index="16" component_pin="J2_37"/>
                <pin_map port_index="17" component_pin="J2_39"/>
                <pin_map port_index="18" component_pin="J2_41"/>
                <pin_map port_index="19" component_pin="J2_43"/>
                <pin_map port_index="20" component_pin="J2_45"/>
                <pin_map port_index="21" component_pin="J2_47"/>
                <pin_map port_index="22" component_pin="J2_49"/>
                <pin_map port_index="23" component_pin="J2_51"/>
                <pin_map port_index="24" component_pin="J2_2"/>
                <pin_map port_index="25" component_pin="J2_4"/>
                <pin_map port_index="26" component_pin="J2_6"/>
                <pin_map port_index="27" component_pin="J2_8"/>
                <pin_map port_index="28" component_pin="J2_10"/>
                <pin_map port_index="29" component_pin="J2_12"/>
                <pin_map port_index="30" component_pin="J2_14"/>
                <pin_map port_index="31" component_pin="J2_16"/>
                <pin_map port_index="32" component_pin="J2_20"/>
                <pin_map port_index="33" component_pin="J2_22"/>
                <pin_map port_index="34" component_pin="J2_24"/>
                <pin_map port_index="35" component_pin="J2_26"/>
                <pin_map port_index="36" component_pin="J2_28"/>
                <pin_map port_index="37" component_pin="J2_30"/>
                <pin_map port_index="38" component_pin="J2_32"/>
                <pin_map port_index="39" component_pin="J2_34"/>
                <pin_map port_index="40" component_pin="J2_38"/>
                <pin_map port_index="41" component_pin="J2_40"/>
                <pin_map port_index="42" component_pin="J2_42"/>
                <pin_map port_index="43" component_pin="J2_44"/>
                <pin_map port_index="44" component_pin="J2_46"/>
                <pin_map port_index="45" component_pin="J2_48"/>
                <pin_map port_index="46" component_pin="J2_50"/>
                <pin_map port_index="47" component_pin="J2_52"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="TRI_I" physical_port="p2a_tri_i" dir="in" left="47" right="0">
              <pin_maps>
                <pin_map port_index="0"  component_pin="J2_1"/>
                <pin_map port_index="1"  component_pin="J2_3"/>
                <pin_map port_index="2"  component_pin="J2_5"/>
                <pin_map port_index="3"  component_pin="J2_7"/>
                <pin_map port_index="4"  component_pin="J2_9"/>
                <pin_map port_index="5"  component_pin="J2_11"/>
                <pin_map port_index="6"  component_pin="J2_13"/>
                <pin_map port_index="7"  component_pin="J2_15"/>
                <pin_map port_index="8"  component_pin="J2_19"/>
                <pin_map port_index="9"  component_pin="J2_21"/>
                <pin_map port_index="10" component_pin="J2_23"/>
                <pin_map port_index="11" component_pin="J2_25"/>
                <pin_map port_index="12" component_pin="J2_27"/>
                <pin_map port_index="13" component_pin="J2_29"/>
                <pin_map port_index="14" component_pin="J2_31"/>
                <pin_map port_index="15" component_pin="J2_33"/>
                <pin_map port_index="16" component_pin="J2_37"/>
                <pin_map port_index="17" component_pin="J2_39"/>
                <pin_map port_index="18" component_pin="J2_41"/>
                <pin_map port_index="19" component_pin="J2_43"/>
                <pin_map port_index="20" component_pin="J2_45"/>
                <pin_map port_index="21" component_pin="J2_47"/>
                <pin_map port_index="22" component_pin="J2_49"/>
                <pin_map port_index="23" component_pin="J2_51"/>
                <pin_map port_index="24" component_pin="J2_2"/>
                <pin_map port_index="25" component_pin="J2_4"/>
                <pin_map port_index="26" component_pin="J2_6"/>
                <pin_map port_index="27" component_pin="J2_8"/>
                <pin_map port_index="28" component_pin="J2_10"/>
                <pin_map port_index="29" component_pin="J2_12"/>
                <pin_map port_index="30" component_pin="J2_14"/>
                <pin_map port_index="31" component_pin="J2_16"/>
                <pin_map port_index="32" component_pin="J2_20"/>
                <pin_map port_index="33" component_pin="J2_22"/>
                <pin_map port_index="34" component_pin="J2_24"/>
                <pin_map port_index="35" component_pin="J2_26"/>
                <pin_map port_index="36" component_pin="J2_28"/>
                <pin_map port_index="37" component_pin="J2_30"/>
                <pin_map port_index="38" component_pin="J2_32"/>
                <pin_map port_index="39" component_pin="J2_34"/>
                <pin_map port_index="40" component_pin="J2_38"/>
                <pin_map port_index="41" component_pin="J2_40"/>
                <pin_map port_index="42" component_pin="J2_42"/>
                <pin_map port_index="43" component_pin="J2_44"/>
                <pin_map port_index="44" component_pin="J2_46"/>
                <pin_map port_index="45" component_pin="J2_48"/>
                <pin_map port_index="46" component_pin="J2_50"/>
                <pin_map port_index="47" component_pin="J2_52"/>
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>
        
        <interface mode="master" name="p2b" type="xilinx.com:interface:gpio_rtl:1.0" of_component="p2b" preset_proc="p2b_preset">
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_gpio" order="0"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="TRI_O" physical_port="p2b_tri_o" dir="out" left="33" right="0">
              <pin_maps>
                <pin_map port_index="0"  component_pin="J2_55"/>
                <pin_map port_index="1"  component_pin="J2_57"/>
                <pin_map port_index="2"  component_pin="J2_59"/>
                <pin_map port_index="3"  component_pin="J2_61"/>
                <pin_map port_index="4"  component_pin="J2_63"/>
                <pin_map port_index="5"  component_pin="J2_65"/>
                <pin_map port_index="6"  component_pin="J2_73"/>
                <pin_map port_index="7"  component_pin="J2_75"/>
                <pin_map port_index="8"  component_pin="J2_77"/>
                <pin_map port_index="9"  component_pin="J2_79"/>
                <pin_map port_index="10" component_pin="J2_81"/>
                <pin_map port_index="11" component_pin="J2_83"/>
                <pin_map port_index="12" component_pin="J2_85"/>
                <pin_map port_index="13" component_pin="J2_87"/>
                <pin_map port_index="14" component_pin="J2_91"/>
                <pin_map port_index="15" component_pin="J2_93"/>
                <pin_map port_index="16" component_pin="J2_95"/>
                <pin_map port_index="17" component_pin="J2_97"/>
                <pin_map port_index="18" component_pin="J2_56"/>
                <pin_map port_index="19" component_pin="J2_58"/>
                <pin_map port_index="20" component_pin="J2_60"/>
                <pin_map port_index="21" component_pin="J2_62"/>
                <pin_map port_index="22" component_pin="J2_64"/>
                <pin_map port_index="23" component_pin="J2_66"/>
                <pin_map port_index="24" component_pin="J2_76"/>
                <pin_map port_index="25" component_pin="J2_78"/>
                <pin_map port_index="26" component_pin="J2_80"/>
                <pin_map port_index="27" component_pin="J2_82"/>
                <pin_map port_index="28" component_pin="J2_86"/>
                <pin_map port_index="29" component_pin="J2_88"/>
                <pin_map port_index="30" component_pin="J2_90"/>
                <pin_map port_index="31" component_pin="J2_92"/>
                <pin_map port_index="32" component_pin="J2_94"/>
                <pin_map port_index="33" component_pin="J2_96"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="TRI_T" physical_port="p2b_tri_t" dir="out" left="33" right="0">
              <pin_maps>
                <pin_map port_index="0"  component_pin="J2_55"/>
                <pin_map port_index="1"  component_pin="J2_57"/>
                <pin_map port_index="2"  component_pin="J2_59"/>
                <pin_map port_index="3"  component_pin="J2_61"/>
                <pin_map port_index="4"  component_pin="J2_63"/>
                <pin_map port_index="5"  component_pin="J2_65"/>
                <pin_map port_index="6"  component_pin="J2_73"/>
                <pin_map port_index="7"  component_pin="J2_75"/>
                <pin_map port_index="8"  component_pin="J2_77"/>
                <pin_map port_index="9"  component_pin="J2_79"/>
                <pin_map port_index="10" component_pin="J2_81"/>
                <pin_map port_index="11" component_pin="J2_83"/>
                <pin_map port_index="12" component_pin="J2_85"/>
                <pin_map port_index="13" component_pin="J2_87"/>
                <pin_map port_index="14" component_pin="J2_91"/>
                <pin_map port_index="15" component_pin="J2_93"/>
                <pin_map port_index="16" component_pin="J2_95"/>
                <pin_map port_index="17" component_pin="J2_97"/>
                <pin_map port_index="18" component_pin="J2_56"/>
                <pin_map port_index="19" component_pin="J2_58"/>
                <pin_map port_index="20" component_pin="J2_60"/>
                <pin_map port_index="21" component_pin="J2_62"/>
                <pin_map port_index="22" component_pin="J2_64"/>
                <pin_map port_index="23" component_pin="J2_66"/>
                <pin_map port_index="24" component_pin="J2_76"/>
                <pin_map port_index="25" component_pin="J2_78"/>
                <pin_map port_index="26" component_pin="J2_80"/>
                <pin_map port_index="27" component_pin="J2_82"/>
                <pin_map port_index="28" component_pin="J2_86"/>
                <pin_map port_index="29" component_pin="J2_88"/>
                <pin_map port_index="30" component_pin="J2_90"/>
                <pin_map port_index="31" component_pin="J2_92"/>
                <pin_map port_index="32" component_pin="J2_94"/>
                <pin_map port_index="33" component_pin="J2_96"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="TRI_I" physical_port="p2b_tri_i" dir="in" left="33" right="0">
              <pin_maps>
                <pin_map port_index="0"  component_pin="J2_55"/>
                <pin_map port_index="1"  component_pin="J2_57"/>
                <pin_map port_index="2"  component_pin="J2_59"/>
                <pin_map port_index="3"  component_pin="J2_61"/>
                <pin_map port_index="4"  component_pin="J2_63"/>
                <pin_map port_index="5"  component_pin="J2_65"/>
                <pin_map port_index="6"  component_pin="J2_73"/>
                <pin_map port_index="7"  component_pin="J2_75"/>
                <pin_map port_index="8"  component_pin="J2_77"/>
                <pin_map port_index="9"  component_pin="J2_79"/>
                <pin_map port_index="10" component_pin="J2_81"/>
                <pin_map port_index="11" component_pin="J2_83"/>
                <pin_map port_index="12" component_pin="J2_85"/>
                <pin_map port_index="13" component_pin="J2_87"/>
                <pin_map port_index="14" component_pin="J2_91"/>
                <pin_map port_index="15" component_pin="J2_93"/>
                <pin_map port_index="16" component_pin="J2_95"/>
                <pin_map port_index="17" component_pin="J2_97"/>
                <pin_map port_index="18" component_pin="J2_56"/>
                <pin_map port_index="19" component_pin="J2_58"/>
                <pin_map port_index="20" component_pin="J2_60"/>
                <pin_map port_index="21" component_pin="J2_62"/>
                <pin_map port_index="22" component_pin="J2_64"/>
                <pin_map port_index="23" component_pin="J2_66"/>
                <pin_map port_index="24" component_pin="J2_76"/>
                <pin_map port_index="25" component_pin="J2_78"/>
                <pin_map port_index="26" component_pin="J2_80"/>
                <pin_map port_index="27" component_pin="J2_82"/>
                <pin_map port_index="28" component_pin="J2_86"/>
                <pin_map port_index="29" component_pin="J2_88"/>
                <pin_map port_index="30" component_pin="J2_90"/>
                <pin_map port_index="31" component_pin="J2_92"/>
                <pin_map port_index="32" component_pin="J2_94"/>
                <pin_map port_index="33" component_pin="J2_96"/>
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>

     </interfaces>
    </component>
    <!--insert interface components here, see ug895 or other board part files-->

    <component name="sc0714_interface" display_name="TE0714 System Controller" type="chip" sub_type="mux" major_group="Miscellaneous" part_name="NONE" vendor="NONE" spec_url="http://www.trenz.biz/">
      <description>TE0714 System Control Helper</description>
                  

                   
    </component>

    <component name="sys_clock" display_name="system clock" type="chip" sub_type="system_clock" major_group="Clock Sources" part_name="SiT8008AI" vendor="SiTime" spec_url="www.sitime.com">
      <description>25 MHz clock from on-board MEMS Oscillator</description>
      <parameters>
        <parameter name="frequency" value="25000000"/>
      </parameters>
    </component>


    <component name="spi_flash" display_name="QSPI Flash" type="chip" sub_type="memory_flash_qspi" major_group="External Memory" part_name="N25Q128A" vendor="Micron" spec_url="www.micron.com">
      <description>16 MByte storage that can be used for configuration or data storage</description>
    </component>

    <component name="uart0" display_name="BASE_UART" type="chip" sub_type="uart" major_group="Miscellaneous">
      <description>USB-to-UART Bridge, which allows a connection to a host computer with a USB port </description>
    </component>
    
    <component name="mgt_diff_clock0" display_name="MGT differential clock" type="chip" sub_type="mgt_clock" major_group="Clock Sources">
      <description>differential 125 MHz oscillator used as mgt differential clock</description>
      <parameters>
        <parameter name="frequency" value="125000000"/>
      </parameters>
    </component>
    
    <component name="mgt_diff_clock1" display_name="MGT differential clock" type="chip" sub_type="mgt_clock" major_group="Clock Sources">
      <description>differential 125 MHz oscillator used as mgt differential clock</description>
      <parameters>
        <parameter name="frequency" value="125000000"/>
      </parameters>
    </component>
    
    <component name="p1a" display_name="J1 p1a" type="chip" sub_type="fixed_io" major_group="General Purpose Input or Output">
      <description>p1a (30 bits) in J1</description>
    </component>
    
    <component name="p1b" display_name="J1 p1b" type="chip" sub_type="fixed_io" major_group="General Purpose Input or Output">
      <description>p1b (24 bits) in J1</description>
    </component>
    
    <component name="p2a" display_name="J2 p2a" type="chip" sub_type="fixed_io" major_group="General Purpose Input or Output">
      <description>p2a (48 bits) in J2</description>
    </component>
    
    <component name="p2b" display_name="J2 p2b" type="chip" sub_type="fixed_io" major_group="General Purpose Input or Output">
      <description>p2b (34 bits) in J2</description>
    </component>

  </components>
<!-- ##################################################################### -->
<!-- ##Board jtag chains for partx  -->
  <jtag_chains>
    <jtag_chain name="chain1">
      <position name="0" component="part0"/>
    </jtag_chain>
  </jtag_chains>
<!-- ##################################################################### -->
<!-- ##connections between interfaces definition and part0_pins.xml  -->
  <connections>
    <!--insert interface connections here, see ug895 or other board part files-->
    <connection name="part0_sys_clock" component1="part0" component2="sys_clock">
      <connection_map name="part0_sys_clock_1" c1_st_index="0" c1_end_index="0" c2_st_index="0" c2_end_index="0"/>
    </connection>

    <connection name="part0_sc0714_interface" component1="part0" component2="sc0714_interface">
      <connection_map name="part0_sc0714_interface_1" typical_delay="5" c1_st_index="1" c1_end_index="2" c2_st_index="0" c2_end_index="1"/>
    </connection>

    <connection name="part0_spi_flash" component1="part0" component2="spi_flash">
      <connection_map name="part0_spi_flash_1" c1_st_index="3" c1_end_index="7" c2_st_index="0" c2_end_index="4"/>
    </connection>

     <connection name="part0_uart0" component1="part0" component2="uart0">
      <connection_map name="part0_uart0_1" c1_st_index="8" c1_end_index="9" c2_st_index="0" c2_end_index="1"/>
    </connection>
    
    <connection name="part0_mgt_clk0" component1="part0" component2="mgt_diff_clock0">
      <connection_map name="part0_mgt_clk0_1" c1_st_index="10" c1_end_index="11" c2_st_index="0" c2_end_index="1"/>
    </connection>
    
    <connection name="part0_mgt_clk1" component1="part0" component2="mgt_diff_clock1">
      <connection_map name="part0_mgt_clk1_1" c1_st_index="12" c1_end_index="13" c2_st_index="0" c2_end_index="1"/>
    </connection>
    
    <connection name="part0_p1a" component1="part0" component2="p1a">
      <connection_map name="part0_p1a_1" c1_st_index="30" c1_end_index="59" c2_st_index="0" c2_end_index="29"/>
    </connection>
    
    <connection name="part0_p1b" component1="part0" component2="p1b">
      <connection_map name="part0_p1b_1" c1_st_index="60" c1_end_index="83" c2_st_index="0" c2_end_index="23"/>
    </connection>
    
    <connection name="part0_p2a" component1="part0" component2="p2a">
      <connection_map name="part0_p2a_1" c1_st_index="84" c1_end_index="131" c2_st_index="0" c2_end_index="47"/>
    </connection>
    
    <connection name="part0_p2b" component1="part0" component2="p2b">
      <connection_map name="part0_p2a_1" c1_st_index="132" c1_end_index="165" c2_st_index="0" c2_end_index="33"/>
    </connection>

  </connections>
<!-- ##################################################################### -->
<!-- ##Additional IO interface rules-->
  <!-- <ip_associated_rules> -->
    <!-- <ip_associated_rule name="default"> -->
      <!-- insert interface ip rules here, see ug895 or other board part files--> 
    <!-- </ip_associated_rule> -->
  <!-- </ip_associated_rules> -->
<!-- ##################################################################### -->

 <!-- <parameters>  -->
    <!-- <parameter name="CONFIG_VOLTAGE" value="3.3"/>  -->
    <!-- <parameter name="CFGBVS" value_type="string" value="VCCO"/>  -->
  <!-- </parameters>  -->


</board>