

================================================================
== Vivado HLS Report for 'block_mmul'
================================================================
* Date:           Sat Nov 25 01:05:21 2023

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        mm.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.596 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    40959|    41060| 0.410 ms | 0.411 ms |  40959|  41060|   none  |
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                 |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- loadA          |      100|      100|         2|          1|          1|   100|    yes   |
        |- memset_AB      |      419|      419|        21|          -|          -|    20|    no    |
        | + memset_AB     |       19|       19|         1|          -|          -|    20|    no    |
        |- partialsum     |    40300|    40300|       403|          -|          -|   100|    no    |
        | + partialsum.1  |      400|      400|        20|         20|          1|    20|    yes   |
        |- writeoutput    |      200|      200|        11|         10|          1|    20|    yes   |
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|     60|       0|   1629|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|     394|    743|    -|
|Memory           |       60|      -|       0|      0|    0|
|Multiplexer      |        -|      -|       -|   5425|    -|
|Register         |        -|      -|    2563|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |       60|     60|    2957|   7797|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |       21|     27|       2|     14|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |block_mmul_mux_20bkb_U1  |block_mmul_mux_20bkb  |        0|      0|    0|  101|    0|
    |block_mmul_mux_20bkb_U2  |block_mmul_mux_20bkb  |        0|      0|    0|  101|    0|
    |block_mmul_mux_20bkb_U3  |block_mmul_mux_20bkb  |        0|      0|    0|  101|    0|
    |block_mmul_mux_20bkb_U4  |block_mmul_mux_20bkb  |        0|      0|    0|  101|    0|
    |block_mmul_mux_20bkb_U6  |block_mmul_mux_20bkb  |        0|      0|    0|  101|    0|
    |block_mmul_srem_3cud_U5  |block_mmul_srem_3cud  |        0|      0|  394|  238|    0|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |Total                    |                      |        0|      0|  394|  743|    0|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +---------+-----------------+---------+---+----+-----+------+-----+------+-------------+
    |  Memory |      Module     | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------+-----------------+---------+---+----+-----+------+-----+------+-------------+
    |AB_0_U   |block_mmul_AB_0  |        2|  0|   0|    0|    20|   32|     1|          640|
    |AB_1_U   |block_mmul_AB_0  |        2|  0|   0|    0|    20|   32|     1|          640|
    |AB_2_U   |block_mmul_AB_0  |        2|  0|   0|    0|    20|   32|     1|          640|
    |AB_3_U   |block_mmul_AB_0  |        2|  0|   0|    0|    20|   32|     1|          640|
    |AB_4_U   |block_mmul_AB_0  |        2|  0|   0|    0|    20|   32|     1|          640|
    |AB_5_U   |block_mmul_AB_0  |        2|  0|   0|    0|    20|   32|     1|          640|
    |AB_6_U   |block_mmul_AB_0  |        2|  0|   0|    0|    20|   32|     1|          640|
    |AB_7_U   |block_mmul_AB_0  |        2|  0|   0|    0|    20|   32|     1|          640|
    |AB_8_U   |block_mmul_AB_0  |        2|  0|   0|    0|    20|   32|     1|          640|
    |AB_9_U   |block_mmul_AB_0  |        2|  0|   0|    0|    20|   32|     1|          640|
    |AB_10_U  |block_mmul_AB_0  |        2|  0|   0|    0|    20|   32|     1|          640|
    |AB_11_U  |block_mmul_AB_0  |        2|  0|   0|    0|    20|   32|     1|          640|
    |AB_12_U  |block_mmul_AB_0  |        2|  0|   0|    0|    20|   32|     1|          640|
    |AB_13_U  |block_mmul_AB_0  |        2|  0|   0|    0|    20|   32|     1|          640|
    |AB_14_U  |block_mmul_AB_0  |        2|  0|   0|    0|    20|   32|     1|          640|
    |AB_15_U  |block_mmul_AB_0  |        2|  0|   0|    0|    20|   32|     1|          640|
    |AB_16_U  |block_mmul_AB_0  |        2|  0|   0|    0|    20|   32|     1|          640|
    |AB_17_U  |block_mmul_AB_0  |        2|  0|   0|    0|    20|   32|     1|          640|
    |AB_18_U  |block_mmul_AB_0  |        2|  0|   0|    0|    20|   32|     1|          640|
    |AB_19_U  |block_mmul_AB_0  |        2|  0|   0|    0|    20|   32|     1|          640|
    |A_0_U    |block_mmul_A_0   |        1|  0|   0|    0|   100|   32|     1|         3200|
    |A_1_U    |block_mmul_A_0   |        1|  0|   0|    0|   100|   32|     1|         3200|
    |A_2_U    |block_mmul_A_0   |        1|  0|   0|    0|   100|   32|     1|         3200|
    |A_3_U    |block_mmul_A_0   |        1|  0|   0|    0|   100|   32|     1|         3200|
    |A_4_U    |block_mmul_A_0   |        1|  0|   0|    0|   100|   32|     1|         3200|
    |A_5_U    |block_mmul_A_0   |        1|  0|   0|    0|   100|   32|     1|         3200|
    |A_6_U    |block_mmul_A_0   |        1|  0|   0|    0|   100|   32|     1|         3200|
    |A_7_U    |block_mmul_A_0   |        1|  0|   0|    0|   100|   32|     1|         3200|
    |A_8_U    |block_mmul_A_0   |        1|  0|   0|    0|   100|   32|     1|         3200|
    |A_9_U    |block_mmul_A_0   |        1|  0|   0|    0|   100|   32|     1|         3200|
    |A_10_U   |block_mmul_A_0   |        1|  0|   0|    0|   100|   32|     1|         3200|
    |A_11_U   |block_mmul_A_0   |        1|  0|   0|    0|   100|   32|     1|         3200|
    |A_12_U   |block_mmul_A_0   |        1|  0|   0|    0|   100|   32|     1|         3200|
    |A_13_U   |block_mmul_A_0   |        1|  0|   0|    0|   100|   32|     1|         3200|
    |A_14_U   |block_mmul_A_0   |        1|  0|   0|    0|   100|   32|     1|         3200|
    |A_15_U   |block_mmul_A_0   |        1|  0|   0|    0|   100|   32|     1|         3200|
    |A_16_U   |block_mmul_A_0   |        1|  0|   0|    0|   100|   32|     1|         3200|
    |A_17_U   |block_mmul_A_0   |        1|  0|   0|    0|   100|   32|     1|         3200|
    |A_18_U   |block_mmul_A_0   |        1|  0|   0|    0|   100|   32|     1|         3200|
    |A_19_U   |block_mmul_A_0   |        1|  0|   0|    0|   100|   32|     1|         3200|
    +---------+-----------------+---------+---+----+-----+------+-----+------+-------------+
    |Total    |                 |       60|  0|   0|    0|  2400| 1280|    40|        76800|
    +---------+-----------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name           | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |mul_ln31_10_fu_4991_p2             |     *    |      3|  0|  20|          32|          32|
    |mul_ln31_11_fu_4995_p2             |     *    |      3|  0|  20|          32|          32|
    |mul_ln31_12_fu_5009_p2             |     *    |      3|  0|  20|          32|          32|
    |mul_ln31_13_fu_5013_p2             |     *    |      3|  0|  20|          32|          32|
    |mul_ln31_14_fu_5027_p2             |     *    |      3|  0|  20|          32|          32|
    |mul_ln31_15_fu_5031_p2             |     *    |      3|  0|  20|          32|          32|
    |mul_ln31_16_fu_4893_p2             |     *    |      3|  0|  20|          32|          32|
    |mul_ln31_17_fu_4897_p2             |     *    |      3|  0|  20|          32|          32|
    |mul_ln31_18_fu_4929_p2             |     *    |      3|  0|  20|          32|          32|
    |mul_ln31_19_fu_4933_p2             |     *    |      3|  0|  20|          32|          32|
    |mul_ln31_1_fu_4861_p2              |     *    |      3|  0|  20|          32|          32|
    |mul_ln31_2_fu_4875_p2              |     *    |      3|  0|  20|          32|          32|
    |mul_ln31_3_fu_4879_p2              |     *    |      3|  0|  20|          32|          32|
    |mul_ln31_4_fu_4911_p2              |     *    |      3|  0|  20|          32|          32|
    |mul_ln31_5_fu_4915_p2              |     *    |      3|  0|  20|          32|          32|
    |mul_ln31_6_fu_4947_p2              |     *    |      3|  0|  20|          32|          32|
    |mul_ln31_7_fu_4951_p2              |     *    |      3|  0|  20|          32|          32|
    |mul_ln31_8_fu_4973_p2              |     *    |      3|  0|  20|          32|          32|
    |mul_ln31_9_fu_4977_p2              |     *    |      3|  0|  20|          32|          32|
    |mul_ln31_fu_4857_p2                |     *    |      3|  0|  20|          32|          32|
    |add_ln23_1_fu_4641_p2              |     +    |      0|  0|  15|           5|           1|
    |add_ln23_fu_4635_p2                |     +    |      0|  0|  15|           5|           1|
    |add_ln31_10_fu_4999_p2             |     +    |      0|  0|  39|          32|          32|
    |add_ln31_11_fu_5004_p2             |     +    |      0|  0|  39|          32|          32|
    |add_ln31_12_fu_5017_p2             |     +    |      0|  0|  39|          32|          32|
    |add_ln31_13_fu_5022_p2             |     +    |      0|  0|  39|          32|          32|
    |add_ln31_14_fu_4883_p2             |     +    |      0|  0|  39|          32|          32|
    |add_ln31_15_fu_4888_p2             |     +    |      0|  0|  39|          32|          32|
    |add_ln31_16_fu_4919_p2             |     +    |      0|  0|  39|          32|          32|
    |add_ln31_17_fu_4924_p2             |     +    |      0|  0|  39|          32|          32|
    |add_ln31_18_fu_4955_p2             |     +    |      0|  0|  39|          32|          32|
    |add_ln31_19_fu_4960_p2             |     +    |      0|  0|  39|          32|          32|
    |add_ln31_1_fu_4870_p2              |     +    |      0|  0|  39|          32|          32|
    |add_ln31_2_fu_4901_p2              |     +    |      0|  0|  39|          32|          32|
    |add_ln31_3_fu_4906_p2              |     +    |      0|  0|  39|          32|          32|
    |add_ln31_4_fu_4937_p2              |     +    |      0|  0|  39|          32|          32|
    |add_ln31_5_fu_4942_p2              |     +    |      0|  0|  39|          32|          32|
    |add_ln31_6_fu_4965_p2              |     +    |      0|  0|  39|          32|          32|
    |add_ln31_7_fu_4969_p2              |     +    |      0|  0|  39|          32|          32|
    |add_ln31_8_fu_4981_p2              |     +    |      0|  0|  39|          32|          32|
    |add_ln31_9_fu_4986_p2              |     +    |      0|  0|  39|          32|          32|
    |add_ln31_fu_4865_p2                |     +    |      0|  0|  39|          32|          32|
    |add_ln40_10_fu_5203_p2             |     +    |      0|  0|  14|          10|           4|
    |add_ln40_11_fu_5213_p2             |     +    |      0|  0|  14|          10|           4|
    |add_ln40_12_fu_5223_p2             |     +    |      0|  0|  14|          10|           4|
    |add_ln40_13_fu_5233_p2             |     +    |      0|  0|  14|          10|           5|
    |add_ln40_14_fu_5243_p2             |     +    |      0|  0|  14|          10|           5|
    |add_ln40_15_fu_5253_p2             |     +    |      0|  0|  14|          10|           5|
    |add_ln40_16_fu_5263_p2             |     +    |      0|  0|  14|          10|           5|
    |add_ln40_1_fu_5113_p2              |     +    |      0|  0|  14|          10|           3|
    |add_ln40_2_fu_5123_p2              |     +    |      0|  0|  14|          10|           3|
    |add_ln40_3_fu_5133_p2              |     +    |      0|  0|  14|          10|           3|
    |add_ln40_4_fu_5143_p2              |     +    |      0|  0|  14|          10|           3|
    |add_ln40_5_fu_5153_p2              |     +    |      0|  0|  14|          10|           4|
    |add_ln40_6_fu_5163_p2              |     +    |      0|  0|  14|          10|           4|
    |add_ln40_7_fu_5173_p2              |     +    |      0|  0|  14|          10|           4|
    |add_ln40_8_fu_5183_p2              |     +    |      0|  0|  14|          10|           4|
    |add_ln40_9_fu_5193_p2              |     +    |      0|  0|  14|          10|           4|
    |add_ln40_fu_5071_p2                |     +    |      0|  0|  14|          10|          10|
    |i_1_fu_5041_p2                     |     +    |      0|  0|  15|           5|           1|
    |i_2_fu_4805_p2                     |     +    |      0|  0|  15|           5|           1|
    |i_fu_4505_p2                       |     +    |      0|  0|  15|           7|           1|
    |k_fu_4689_p2                       |     +    |      0|  0|  15|           7|           1|
    |ap_block_pp0_stage0_11001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_state38_pp0_stage0_iter1  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state42                   |    and   |      0|  0|   2|           1|           1|
    |io_acc_block_signal_op228          |    and   |      0|  0|   2|           1|           1|
    |io_acc_block_signal_op777          |    and   |      0|  0|   2|           1|           1|
    |icmp_ln13_fu_4493_p2               |   icmp   |      0|  0|   9|           4|           1|
    |icmp_ln14_fu_4499_p2               |   icmp   |      0|  0|  11|           7|           6|
    |icmp_ln23_1_fu_4677_p2             |   icmp   |      0|  0|  11|           5|           5|
    |icmp_ln23_fu_4671_p2               |   icmp   |      0|  0|  11|           5|           5|
    |icmp_ln25_fu_4683_p2               |   icmp   |      0|  0|  11|           7|           6|
    |icmp_ln28_fu_4799_p2               |   icmp   |      0|  0|  11|           5|           5|
    |icmp_ln37_fu_5035_p2               |   icmp   |      0|  0|  11|           5|           5|
    |or_ln40_1_fu_5093_p2               |    or    |      0|  0|  10|           2|          10|
    |or_ln40_2_fu_5103_p2               |    or    |      0|  0|  10|           2|          10|
    |or_ln40_fu_5082_p2                 |    or    |      0|  0|  10|           1|          10|
    |ap_enable_pp0                      |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp2                      |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1            |    xor   |      0|  0|   2|           2|           1|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |Total                              |          |     60|  0|1629|        1536|        1433|
    +-----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------+-----+-----------+-----+-----------+
    |              Name              | LUT | Input Size| Bits| Total Bits|
    +--------------------------------+-----+-----------+-----+-----------+
    |AB_0_address0                   |   56|         13|    5|         65|
    |AB_0_address1                   |   53|         12|    5|         60|
    |AB_0_d0                         |   53|         12|   32|        384|
    |AB_0_d1                         |   50|         11|   32|        352|
    |AB_10_address0                  |   56|         13|    5|         65|
    |AB_10_address1                  |   53|         12|    5|         60|
    |AB_10_d0                        |   53|         12|   32|        384|
    |AB_10_d1                        |   50|         11|   32|        352|
    |AB_11_address0                  |   56|         13|    5|         65|
    |AB_11_address1                  |   53|         12|    5|         60|
    |AB_11_d0                        |   53|         12|   32|        384|
    |AB_11_d1                        |   50|         11|   32|        352|
    |AB_12_address0                  |   56|         13|    5|         65|
    |AB_12_address1                  |   53|         12|    5|         60|
    |AB_12_d0                        |   53|         12|   32|        384|
    |AB_12_d1                        |   50|         11|   32|        352|
    |AB_13_address0                  |   56|         13|    5|         65|
    |AB_13_address1                  |   53|         12|    5|         60|
    |AB_13_d0                        |   53|         12|   32|        384|
    |AB_13_d1                        |   50|         11|   32|        352|
    |AB_14_address0                  |   56|         13|    5|         65|
    |AB_14_address1                  |   53|         12|    5|         60|
    |AB_14_d0                        |   53|         12|   32|        384|
    |AB_14_d1                        |   50|         11|   32|        352|
    |AB_15_address0                  |   56|         13|    5|         65|
    |AB_15_address1                  |   53|         12|    5|         60|
    |AB_15_d0                        |   53|         12|   32|        384|
    |AB_15_d1                        |   50|         11|   32|        352|
    |AB_16_address0                  |   56|         13|    5|         65|
    |AB_16_address1                  |   53|         12|    5|         60|
    |AB_16_d0                        |   53|         12|   32|        384|
    |AB_16_d1                        |   50|         11|   32|        352|
    |AB_17_address0                  |   56|         13|    5|         65|
    |AB_17_address1                  |   53|         12|    5|         60|
    |AB_17_d0                        |   53|         12|   32|        384|
    |AB_17_d1                        |   50|         11|   32|        352|
    |AB_18_address0                  |   56|         13|    5|         65|
    |AB_18_address1                  |   53|         12|    5|         60|
    |AB_18_d0                        |   53|         12|   32|        384|
    |AB_18_d1                        |   50|         11|   32|        352|
    |AB_19_address0                  |   56|         13|    5|         65|
    |AB_19_address1                  |   53|         12|    5|         60|
    |AB_19_d0                        |   53|         12|   32|        384|
    |AB_19_d1                        |   50|         11|   32|        352|
    |AB_1_address0                   |   56|         13|    5|         65|
    |AB_1_address1                   |   53|         12|    5|         60|
    |AB_1_d0                         |   53|         12|   32|        384|
    |AB_1_d1                         |   50|         11|   32|        352|
    |AB_2_address0                   |   56|         13|    5|         65|
    |AB_2_address1                   |   53|         12|    5|         60|
    |AB_2_d0                         |   53|         12|   32|        384|
    |AB_2_d1                         |   50|         11|   32|        352|
    |AB_3_address0                   |   56|         13|    5|         65|
    |AB_3_address1                   |   53|         12|    5|         60|
    |AB_3_d0                         |   53|         12|   32|        384|
    |AB_3_d1                         |   50|         11|   32|        352|
    |AB_4_address0                   |   56|         13|    5|         65|
    |AB_4_address1                   |   53|         12|    5|         60|
    |AB_4_d0                         |   53|         12|   32|        384|
    |AB_4_d1                         |   50|         11|   32|        352|
    |AB_5_address0                   |   56|         13|    5|         65|
    |AB_5_address1                   |   53|         12|    5|         60|
    |AB_5_d0                         |   53|         12|   32|        384|
    |AB_5_d1                         |   50|         11|   32|        352|
    |AB_6_address0                   |   56|         13|    5|         65|
    |AB_6_address1                   |   53|         12|    5|         60|
    |AB_6_d0                         |   53|         12|   32|        384|
    |AB_6_d1                         |   50|         11|   32|        352|
    |AB_7_address0                   |   56|         13|    5|         65|
    |AB_7_address1                   |   53|         12|    5|         60|
    |AB_7_d0                         |   53|         12|   32|        384|
    |AB_7_d1                         |   50|         11|   32|        352|
    |AB_8_address0                   |   56|         13|    5|         65|
    |AB_8_address1                   |   53|         12|    5|         60|
    |AB_8_d0                         |   53|         12|   32|        384|
    |AB_8_d1                         |   50|         11|   32|        352|
    |AB_9_address0                   |   56|         13|    5|         65|
    |AB_9_address1                   |   53|         12|    5|         60|
    |AB_9_d0                         |   53|         12|   32|        384|
    |AB_9_d1                         |   50|         11|   32|        352|
    |ARows_V_a_0_blk_n               |    9|          2|    1|          2|
    |ARows_V_a_10_blk_n              |    9|          2|    1|          2|
    |ARows_V_a_11_blk_n              |    9|          2|    1|          2|
    |ARows_V_a_12_blk_n              |    9|          2|    1|          2|
    |ARows_V_a_13_blk_n              |    9|          2|    1|          2|
    |ARows_V_a_14_blk_n              |    9|          2|    1|          2|
    |ARows_V_a_15_blk_n              |    9|          2|    1|          2|
    |ARows_V_a_16_blk_n              |    9|          2|    1|          2|
    |ARows_V_a_17_blk_n              |    9|          2|    1|          2|
    |ARows_V_a_18_blk_n              |    9|          2|    1|          2|
    |ARows_V_a_19_blk_n              |    9|          2|    1|          2|
    |ARows_V_a_1_blk_n               |    9|          2|    1|          2|
    |ARows_V_a_2_blk_n               |    9|          2|    1|          2|
    |ARows_V_a_3_blk_n               |    9|          2|    1|          2|
    |ARows_V_a_4_blk_n               |    9|          2|    1|          2|
    |ARows_V_a_5_blk_n               |    9|          2|    1|          2|
    |ARows_V_a_6_blk_n               |    9|          2|    1|          2|
    |ARows_V_a_7_blk_n               |    9|          2|    1|          2|
    |ARows_V_a_8_blk_n               |    9|          2|    1|          2|
    |ARows_V_a_9_blk_n               |    9|          2|    1|          2|
    |A_0_address0                    |   15|          3|    7|         21|
    |A_10_address0                   |   15|          3|    7|         21|
    |A_11_address0                   |   15|          3|    7|         21|
    |A_12_address0                   |   15|          3|    7|         21|
    |A_13_address0                   |   15|          3|    7|         21|
    |A_14_address0                   |   15|          3|    7|         21|
    |A_15_address0                   |   15|          3|    7|         21|
    |A_16_address0                   |   15|          3|    7|         21|
    |A_17_address0                   |   15|          3|    7|         21|
    |A_18_address0                   |   15|          3|    7|         21|
    |A_19_address0                   |   15|          3|    7|         21|
    |A_1_address0                    |   15|          3|    7|         21|
    |A_2_address0                    |   15|          3|    7|         21|
    |A_3_address0                    |   15|          3|    7|         21|
    |A_4_address0                    |   15|          3|    7|         21|
    |A_5_address0                    |   15|          3|    7|         21|
    |A_6_address0                    |   15|          3|    7|         21|
    |A_7_address0                    |   15|          3|    7|         21|
    |A_8_address0                    |   15|          3|    7|         21|
    |A_9_address0                    |   15|          3|    7|         21|
    |BCols_V_a_0_blk_n               |    9|          2|    1|          2|
    |BCols_V_a_10_blk_n              |    9|          2|    1|          2|
    |BCols_V_a_11_blk_n              |    9|          2|    1|          2|
    |BCols_V_a_12_blk_n              |    9|          2|    1|          2|
    |BCols_V_a_13_blk_n              |    9|          2|    1|          2|
    |BCols_V_a_14_blk_n              |    9|          2|    1|          2|
    |BCols_V_a_15_blk_n              |    9|          2|    1|          2|
    |BCols_V_a_16_blk_n              |    9|          2|    1|          2|
    |BCols_V_a_17_blk_n              |    9|          2|    1|          2|
    |BCols_V_a_18_blk_n              |    9|          2|    1|          2|
    |BCols_V_a_19_blk_n              |    9|          2|    1|          2|
    |BCols_V_a_1_blk_n               |    9|          2|    1|          2|
    |BCols_V_a_2_blk_n               |    9|          2|    1|          2|
    |BCols_V_a_3_blk_n               |    9|          2|    1|          2|
    |BCols_V_a_4_blk_n               |    9|          2|    1|          2|
    |BCols_V_a_5_blk_n               |    9|          2|    1|          2|
    |BCols_V_a_6_blk_n               |    9|          2|    1|          2|
    |BCols_V_a_7_blk_n               |    9|          2|    1|          2|
    |BCols_V_a_8_blk_n               |    9|          2|    1|          2|
    |BCols_V_a_9_blk_n               |    9|          2|    1|          2|
    |abPartialSum_out_address0       |   50|         11|    9|         99|
    |abPartialSum_out_address1       |   50|         11|    9|         99|
    |ap_NS_fsm                       |  329|         74|    1|         74|
    |ap_enable_reg_pp0_iter1         |   15|          3|    1|          3|
    |ap_enable_reg_pp2_iter1         |    9|          2|    1|          2|
    |ap_phi_mux_i3_0_phi_fu_4257_p4  |    9|          2|    5|         10|
    |ap_phi_mux_i_0_phi_fu_4199_p4   |    9|          2|    7|         14|
    |i1_0_reg_4241                   |    9|          2|    5|         10|
    |i3_0_reg_4253                   |    9|          2|    5|         10|
    |i_0_reg_4195                    |    9|          2|    7|         14|
    |k_0_reg_4230                    |    9|          2|    7|         14|
    |phi_ln23_1_reg_4219             |    9|          2|    5|         10|
    |phi_ln23_reg_4207               |    9|          2|    5|         10|
    +--------------------------------+-----+-----------+-----+-----------+
    |Total                           | 5425|       1217| 1727|      18089|
    +--------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |A_0_addr_1_reg_7456      |   7|   0|    7|          0|
    |A_10_addr_1_reg_7506     |   7|   0|    7|          0|
    |A_11_addr_1_reg_7511     |   7|   0|    7|          0|
    |A_12_addr_1_reg_7516     |   7|   0|    7|          0|
    |A_13_addr_1_reg_7521     |   7|   0|    7|          0|
    |A_14_addr_1_reg_7526     |   7|   0|    7|          0|
    |A_15_addr_1_reg_7531     |   7|   0|    7|          0|
    |A_16_addr_1_reg_7536     |   7|   0|    7|          0|
    |A_17_addr_1_reg_7541     |   7|   0|    7|          0|
    |A_18_addr_1_reg_7546     |   7|   0|    7|          0|
    |A_19_addr_1_reg_7551     |   7|   0|    7|          0|
    |A_1_addr_1_reg_7461      |   7|   0|    7|          0|
    |A_2_addr_1_reg_7466      |   7|   0|    7|          0|
    |A_3_addr_1_reg_7471      |   7|   0|    7|          0|
    |A_4_addr_1_reg_7476      |   7|   0|    7|          0|
    |A_5_addr_1_reg_7481      |   7|   0|    7|          0|
    |A_6_addr_1_reg_7486      |   7|   0|    7|          0|
    |A_7_addr_1_reg_7491      |   7|   0|    7|          0|
    |A_8_addr_1_reg_7496      |   7|   0|    7|          0|
    |A_9_addr_1_reg_7501      |   7|   0|    7|          0|
    |add_ln23_reg_5291        |   5|   0|    5|          0|
    |add_ln31_10_reg_8063     |  32|   0|   32|          0|
    |add_ln31_11_reg_8087     |  32|   0|   32|          0|
    |add_ln31_12_reg_8121     |  32|   0|   32|          0|
    |add_ln31_13_reg_8145     |  32|   0|   32|          0|
    |add_ln31_14_reg_7657     |  32|   0|   32|          0|
    |add_ln31_15_reg_7681     |  32|   0|   32|          0|
    |add_ln31_16_reg_7783     |  32|   0|   32|          0|
    |add_ln31_17_reg_7807     |  32|   0|   32|          0|
    |add_ln31_18_reg_7899     |  32|   0|   32|          0|
    |add_ln31_19_reg_7923     |  32|   0|   32|          0|
    |add_ln31_1_reg_7623      |  32|   0|   32|          0|
    |add_ln31_2_reg_7715      |  32|   0|   32|          0|
    |add_ln31_3_reg_7739      |  32|   0|   32|          0|
    |add_ln31_4_reg_7841      |  32|   0|   32|          0|
    |add_ln31_5_reg_7865      |  32|   0|   32|          0|
    |add_ln31_6_reg_7947      |  32|   0|   32|          0|
    |add_ln31_7_reg_7971      |  32|   0|   32|          0|
    |add_ln31_8_reg_8005      |  32|   0|   32|          0|
    |add_ln31_9_reg_8029      |  32|   0|   32|          0|
    |add_ln31_reg_7599        |  32|   0|   32|          0|
    |add_ln40_reg_8188        |   8|   0|   10|          2|
    |ap_CS_fsm                |  73|   0|   73|          0|
    |ap_enable_reg_pp0_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter1  |   1|   0|    1|          0|
    |i1_0_reg_4241            |   5|   0|    5|          0|
    |i3_0_reg_4253            |   5|   0|    5|          0|
    |i_0_reg_4195             |   7|   0|    7|          0|
    |i_1_reg_8183             |   5|   0|    5|          0|
    |i_2_reg_7560             |   5|   0|    5|          0|
    |i_reg_5286               |   7|   0|    7|          0|
    |icmp_ln14_reg_5282       |   1|   0|    1|          0|
    |icmp_ln28_reg_7556       |   1|   0|    1|          0|
    |icmp_ln37_reg_8179       |   1|   0|    1|          0|
    |k_0_reg_4230             |   7|   0|    7|          0|
    |k_reg_7351               |   7|   0|    7|          0|
    |mul_ln31_10_reg_8053     |  32|   0|   32|          0|
    |mul_ln31_11_reg_8058     |  32|   0|   32|          0|
    |mul_ln31_12_reg_8111     |  32|   0|   32|          0|
    |mul_ln31_13_reg_8116     |  32|   0|   32|          0|
    |mul_ln31_14_reg_8169     |  32|   0|   32|          0|
    |mul_ln31_15_reg_8174     |  32|   0|   32|          0|
    |mul_ln31_16_reg_7705     |  32|   0|   32|          0|
    |mul_ln31_17_reg_7710     |  32|   0|   32|          0|
    |mul_ln31_18_reg_7831     |  32|   0|   32|          0|
    |mul_ln31_19_reg_7836     |  32|   0|   32|          0|
    |mul_ln31_1_reg_7594      |  32|   0|   32|          0|
    |mul_ln31_2_reg_7647      |  32|   0|   32|          0|
    |mul_ln31_3_reg_7652      |  32|   0|   32|          0|
    |mul_ln31_4_reg_7763      |  32|   0|   32|          0|
    |mul_ln31_5_reg_7768      |  32|   0|   32|          0|
    |mul_ln31_6_reg_7889      |  32|   0|   32|          0|
    |mul_ln31_7_reg_7894      |  32|   0|   32|          0|
    |mul_ln31_8_reg_7995      |  32|   0|   32|          0|
    |mul_ln31_9_reg_8000      |  32|   0|   32|          0|
    |mul_ln31_reg_7589        |  32|   0|   32|          0|
    |phi_ln23_1_reg_4219      |   5|   0|    5|          0|
    |phi_ln23_reg_4207        |   5|   0|    5|          0|
    |reg_4451                 |  32|   0|   32|          0|
    |reg_4455                 |  32|   0|   32|          0|
    |reg_4459                 |  32|   0|   32|          0|
    |reg_4463                 |  32|   0|   32|          0|
    |reg_4467                 |  32|   0|   32|          0|
    |reg_4471                 |  32|   0|   32|          0|
    |reg_4475                 |  32|   0|   32|          0|
    |reg_4479                 |  32|   0|   32|          0|
    |tmp_24_reg_7565          |  32|   0|   32|          0|
    |tmp_31_reg_7773          |  32|   0|   32|          0|
    |tmp_32_reg_7778          |  32|   0|   32|          0|
    |tmp_a_1_0_reg_7356       |  32|   0|   32|          0|
    |tmp_a_1_10_reg_7406      |  32|   0|   32|          0|
    |tmp_a_1_11_reg_7411      |  32|   0|   32|          0|
    |tmp_a_1_12_reg_7416      |  32|   0|   32|          0|
    |tmp_a_1_13_reg_7421      |  32|   0|   32|          0|
    |tmp_a_1_14_reg_7426      |  32|   0|   32|          0|
    |tmp_a_1_15_reg_7431      |  32|   0|   32|          0|
    |tmp_a_1_16_reg_7436      |  32|   0|   32|          0|
    |tmp_a_1_17_reg_7441      |  32|   0|   32|          0|
    |tmp_a_1_18_reg_7446      |  32|   0|   32|          0|
    |tmp_a_1_19_reg_7451      |  32|   0|   32|          0|
    |tmp_a_1_1_reg_7361       |  32|   0|   32|          0|
    |tmp_a_1_2_reg_7366       |  32|   0|   32|          0|
    |tmp_a_1_3_reg_7371       |  32|   0|   32|          0|
    |tmp_a_1_4_reg_7376       |  32|   0|   32|          0|
    |tmp_a_1_5_reg_7381       |  32|   0|   32|          0|
    |tmp_a_1_6_reg_7386       |  32|   0|   32|          0|
    |tmp_a_1_7_reg_7391       |  32|   0|   32|          0|
    |tmp_a_1_8_reg_7396       |  32|   0|   32|          0|
    |tmp_a_1_9_reg_7401       |  32|   0|   32|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |2563|   0| 2565|          2|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |   Source Object  |    C Type    |
+---------------------------+-----+-----+------------+------------------+--------------+
|ap_clk                     |  in |    1| ap_ctrl_hs |    block_mmul    | return value |
|ap_rst                     |  in |    1| ap_ctrl_hs |    block_mmul    | return value |
|ap_start                   |  in |    1| ap_ctrl_hs |    block_mmul    | return value |
|ap_done                    | out |    1| ap_ctrl_hs |    block_mmul    | return value |
|ap_idle                    | out |    1| ap_ctrl_hs |    block_mmul    | return value |
|ap_ready                   | out |    1| ap_ctrl_hs |    block_mmul    | return value |
|ARows_V_a_0_dout           |  in |   32|   ap_fifo  |    ARows_V_a_0   |    pointer   |
|ARows_V_a_0_empty_n        |  in |    1|   ap_fifo  |    ARows_V_a_0   |    pointer   |
|ARows_V_a_0_read           | out |    1|   ap_fifo  |    ARows_V_a_0   |    pointer   |
|ARows_V_a_1_dout           |  in |   32|   ap_fifo  |    ARows_V_a_1   |    pointer   |
|ARows_V_a_1_empty_n        |  in |    1|   ap_fifo  |    ARows_V_a_1   |    pointer   |
|ARows_V_a_1_read           | out |    1|   ap_fifo  |    ARows_V_a_1   |    pointer   |
|ARows_V_a_2_dout           |  in |   32|   ap_fifo  |    ARows_V_a_2   |    pointer   |
|ARows_V_a_2_empty_n        |  in |    1|   ap_fifo  |    ARows_V_a_2   |    pointer   |
|ARows_V_a_2_read           | out |    1|   ap_fifo  |    ARows_V_a_2   |    pointer   |
|ARows_V_a_3_dout           |  in |   32|   ap_fifo  |    ARows_V_a_3   |    pointer   |
|ARows_V_a_3_empty_n        |  in |    1|   ap_fifo  |    ARows_V_a_3   |    pointer   |
|ARows_V_a_3_read           | out |    1|   ap_fifo  |    ARows_V_a_3   |    pointer   |
|ARows_V_a_4_dout           |  in |   32|   ap_fifo  |    ARows_V_a_4   |    pointer   |
|ARows_V_a_4_empty_n        |  in |    1|   ap_fifo  |    ARows_V_a_4   |    pointer   |
|ARows_V_a_4_read           | out |    1|   ap_fifo  |    ARows_V_a_4   |    pointer   |
|ARows_V_a_5_dout           |  in |   32|   ap_fifo  |    ARows_V_a_5   |    pointer   |
|ARows_V_a_5_empty_n        |  in |    1|   ap_fifo  |    ARows_V_a_5   |    pointer   |
|ARows_V_a_5_read           | out |    1|   ap_fifo  |    ARows_V_a_5   |    pointer   |
|ARows_V_a_6_dout           |  in |   32|   ap_fifo  |    ARows_V_a_6   |    pointer   |
|ARows_V_a_6_empty_n        |  in |    1|   ap_fifo  |    ARows_V_a_6   |    pointer   |
|ARows_V_a_6_read           | out |    1|   ap_fifo  |    ARows_V_a_6   |    pointer   |
|ARows_V_a_7_dout           |  in |   32|   ap_fifo  |    ARows_V_a_7   |    pointer   |
|ARows_V_a_7_empty_n        |  in |    1|   ap_fifo  |    ARows_V_a_7   |    pointer   |
|ARows_V_a_7_read           | out |    1|   ap_fifo  |    ARows_V_a_7   |    pointer   |
|ARows_V_a_8_dout           |  in |   32|   ap_fifo  |    ARows_V_a_8   |    pointer   |
|ARows_V_a_8_empty_n        |  in |    1|   ap_fifo  |    ARows_V_a_8   |    pointer   |
|ARows_V_a_8_read           | out |    1|   ap_fifo  |    ARows_V_a_8   |    pointer   |
|ARows_V_a_9_dout           |  in |   32|   ap_fifo  |    ARows_V_a_9   |    pointer   |
|ARows_V_a_9_empty_n        |  in |    1|   ap_fifo  |    ARows_V_a_9   |    pointer   |
|ARows_V_a_9_read           | out |    1|   ap_fifo  |    ARows_V_a_9   |    pointer   |
|ARows_V_a_10_dout          |  in |   32|   ap_fifo  |   ARows_V_a_10   |    pointer   |
|ARows_V_a_10_empty_n       |  in |    1|   ap_fifo  |   ARows_V_a_10   |    pointer   |
|ARows_V_a_10_read          | out |    1|   ap_fifo  |   ARows_V_a_10   |    pointer   |
|ARows_V_a_11_dout          |  in |   32|   ap_fifo  |   ARows_V_a_11   |    pointer   |
|ARows_V_a_11_empty_n       |  in |    1|   ap_fifo  |   ARows_V_a_11   |    pointer   |
|ARows_V_a_11_read          | out |    1|   ap_fifo  |   ARows_V_a_11   |    pointer   |
|ARows_V_a_12_dout          |  in |   32|   ap_fifo  |   ARows_V_a_12   |    pointer   |
|ARows_V_a_12_empty_n       |  in |    1|   ap_fifo  |   ARows_V_a_12   |    pointer   |
|ARows_V_a_12_read          | out |    1|   ap_fifo  |   ARows_V_a_12   |    pointer   |
|ARows_V_a_13_dout          |  in |   32|   ap_fifo  |   ARows_V_a_13   |    pointer   |
|ARows_V_a_13_empty_n       |  in |    1|   ap_fifo  |   ARows_V_a_13   |    pointer   |
|ARows_V_a_13_read          | out |    1|   ap_fifo  |   ARows_V_a_13   |    pointer   |
|ARows_V_a_14_dout          |  in |   32|   ap_fifo  |   ARows_V_a_14   |    pointer   |
|ARows_V_a_14_empty_n       |  in |    1|   ap_fifo  |   ARows_V_a_14   |    pointer   |
|ARows_V_a_14_read          | out |    1|   ap_fifo  |   ARows_V_a_14   |    pointer   |
|ARows_V_a_15_dout          |  in |   32|   ap_fifo  |   ARows_V_a_15   |    pointer   |
|ARows_V_a_15_empty_n       |  in |    1|   ap_fifo  |   ARows_V_a_15   |    pointer   |
|ARows_V_a_15_read          | out |    1|   ap_fifo  |   ARows_V_a_15   |    pointer   |
|ARows_V_a_16_dout          |  in |   32|   ap_fifo  |   ARows_V_a_16   |    pointer   |
|ARows_V_a_16_empty_n       |  in |    1|   ap_fifo  |   ARows_V_a_16   |    pointer   |
|ARows_V_a_16_read          | out |    1|   ap_fifo  |   ARows_V_a_16   |    pointer   |
|ARows_V_a_17_dout          |  in |   32|   ap_fifo  |   ARows_V_a_17   |    pointer   |
|ARows_V_a_17_empty_n       |  in |    1|   ap_fifo  |   ARows_V_a_17   |    pointer   |
|ARows_V_a_17_read          | out |    1|   ap_fifo  |   ARows_V_a_17   |    pointer   |
|ARows_V_a_18_dout          |  in |   32|   ap_fifo  |   ARows_V_a_18   |    pointer   |
|ARows_V_a_18_empty_n       |  in |    1|   ap_fifo  |   ARows_V_a_18   |    pointer   |
|ARows_V_a_18_read          | out |    1|   ap_fifo  |   ARows_V_a_18   |    pointer   |
|ARows_V_a_19_dout          |  in |   32|   ap_fifo  |   ARows_V_a_19   |    pointer   |
|ARows_V_a_19_empty_n       |  in |    1|   ap_fifo  |   ARows_V_a_19   |    pointer   |
|ARows_V_a_19_read          | out |    1|   ap_fifo  |   ARows_V_a_19   |    pointer   |
|BCols_V_a_0_dout           |  in |   32|   ap_fifo  |    BCols_V_a_0   |    pointer   |
|BCols_V_a_0_empty_n        |  in |    1|   ap_fifo  |    BCols_V_a_0   |    pointer   |
|BCols_V_a_0_read           | out |    1|   ap_fifo  |    BCols_V_a_0   |    pointer   |
|BCols_V_a_1_dout           |  in |   32|   ap_fifo  |    BCols_V_a_1   |    pointer   |
|BCols_V_a_1_empty_n        |  in |    1|   ap_fifo  |    BCols_V_a_1   |    pointer   |
|BCols_V_a_1_read           | out |    1|   ap_fifo  |    BCols_V_a_1   |    pointer   |
|BCols_V_a_2_dout           |  in |   32|   ap_fifo  |    BCols_V_a_2   |    pointer   |
|BCols_V_a_2_empty_n        |  in |    1|   ap_fifo  |    BCols_V_a_2   |    pointer   |
|BCols_V_a_2_read           | out |    1|   ap_fifo  |    BCols_V_a_2   |    pointer   |
|BCols_V_a_3_dout           |  in |   32|   ap_fifo  |    BCols_V_a_3   |    pointer   |
|BCols_V_a_3_empty_n        |  in |    1|   ap_fifo  |    BCols_V_a_3   |    pointer   |
|BCols_V_a_3_read           | out |    1|   ap_fifo  |    BCols_V_a_3   |    pointer   |
|BCols_V_a_4_dout           |  in |   32|   ap_fifo  |    BCols_V_a_4   |    pointer   |
|BCols_V_a_4_empty_n        |  in |    1|   ap_fifo  |    BCols_V_a_4   |    pointer   |
|BCols_V_a_4_read           | out |    1|   ap_fifo  |    BCols_V_a_4   |    pointer   |
|BCols_V_a_5_dout           |  in |   32|   ap_fifo  |    BCols_V_a_5   |    pointer   |
|BCols_V_a_5_empty_n        |  in |    1|   ap_fifo  |    BCols_V_a_5   |    pointer   |
|BCols_V_a_5_read           | out |    1|   ap_fifo  |    BCols_V_a_5   |    pointer   |
|BCols_V_a_6_dout           |  in |   32|   ap_fifo  |    BCols_V_a_6   |    pointer   |
|BCols_V_a_6_empty_n        |  in |    1|   ap_fifo  |    BCols_V_a_6   |    pointer   |
|BCols_V_a_6_read           | out |    1|   ap_fifo  |    BCols_V_a_6   |    pointer   |
|BCols_V_a_7_dout           |  in |   32|   ap_fifo  |    BCols_V_a_7   |    pointer   |
|BCols_V_a_7_empty_n        |  in |    1|   ap_fifo  |    BCols_V_a_7   |    pointer   |
|BCols_V_a_7_read           | out |    1|   ap_fifo  |    BCols_V_a_7   |    pointer   |
|BCols_V_a_8_dout           |  in |   32|   ap_fifo  |    BCols_V_a_8   |    pointer   |
|BCols_V_a_8_empty_n        |  in |    1|   ap_fifo  |    BCols_V_a_8   |    pointer   |
|BCols_V_a_8_read           | out |    1|   ap_fifo  |    BCols_V_a_8   |    pointer   |
|BCols_V_a_9_dout           |  in |   32|   ap_fifo  |    BCols_V_a_9   |    pointer   |
|BCols_V_a_9_empty_n        |  in |    1|   ap_fifo  |    BCols_V_a_9   |    pointer   |
|BCols_V_a_9_read           | out |    1|   ap_fifo  |    BCols_V_a_9   |    pointer   |
|BCols_V_a_10_dout          |  in |   32|   ap_fifo  |   BCols_V_a_10   |    pointer   |
|BCols_V_a_10_empty_n       |  in |    1|   ap_fifo  |   BCols_V_a_10   |    pointer   |
|BCols_V_a_10_read          | out |    1|   ap_fifo  |   BCols_V_a_10   |    pointer   |
|BCols_V_a_11_dout          |  in |   32|   ap_fifo  |   BCols_V_a_11   |    pointer   |
|BCols_V_a_11_empty_n       |  in |    1|   ap_fifo  |   BCols_V_a_11   |    pointer   |
|BCols_V_a_11_read          | out |    1|   ap_fifo  |   BCols_V_a_11   |    pointer   |
|BCols_V_a_12_dout          |  in |   32|   ap_fifo  |   BCols_V_a_12   |    pointer   |
|BCols_V_a_12_empty_n       |  in |    1|   ap_fifo  |   BCols_V_a_12   |    pointer   |
|BCols_V_a_12_read          | out |    1|   ap_fifo  |   BCols_V_a_12   |    pointer   |
|BCols_V_a_13_dout          |  in |   32|   ap_fifo  |   BCols_V_a_13   |    pointer   |
|BCols_V_a_13_empty_n       |  in |    1|   ap_fifo  |   BCols_V_a_13   |    pointer   |
|BCols_V_a_13_read          | out |    1|   ap_fifo  |   BCols_V_a_13   |    pointer   |
|BCols_V_a_14_dout          |  in |   32|   ap_fifo  |   BCols_V_a_14   |    pointer   |
|BCols_V_a_14_empty_n       |  in |    1|   ap_fifo  |   BCols_V_a_14   |    pointer   |
|BCols_V_a_14_read          | out |    1|   ap_fifo  |   BCols_V_a_14   |    pointer   |
|BCols_V_a_15_dout          |  in |   32|   ap_fifo  |   BCols_V_a_15   |    pointer   |
|BCols_V_a_15_empty_n       |  in |    1|   ap_fifo  |   BCols_V_a_15   |    pointer   |
|BCols_V_a_15_read          | out |    1|   ap_fifo  |   BCols_V_a_15   |    pointer   |
|BCols_V_a_16_dout          |  in |   32|   ap_fifo  |   BCols_V_a_16   |    pointer   |
|BCols_V_a_16_empty_n       |  in |    1|   ap_fifo  |   BCols_V_a_16   |    pointer   |
|BCols_V_a_16_read          | out |    1|   ap_fifo  |   BCols_V_a_16   |    pointer   |
|BCols_V_a_17_dout          |  in |   32|   ap_fifo  |   BCols_V_a_17   |    pointer   |
|BCols_V_a_17_empty_n       |  in |    1|   ap_fifo  |   BCols_V_a_17   |    pointer   |
|BCols_V_a_17_read          | out |    1|   ap_fifo  |   BCols_V_a_17   |    pointer   |
|BCols_V_a_18_dout          |  in |   32|   ap_fifo  |   BCols_V_a_18   |    pointer   |
|BCols_V_a_18_empty_n       |  in |    1|   ap_fifo  |   BCols_V_a_18   |    pointer   |
|BCols_V_a_18_read          | out |    1|   ap_fifo  |   BCols_V_a_18   |    pointer   |
|BCols_V_a_19_dout          |  in |   32|   ap_fifo  |   BCols_V_a_19   |    pointer   |
|BCols_V_a_19_empty_n       |  in |    1|   ap_fifo  |   BCols_V_a_19   |    pointer   |
|BCols_V_a_19_read          | out |    1|   ap_fifo  |   BCols_V_a_19   |    pointer   |
|abPartialSum_out_address0  | out |    9|  ap_memory | abPartialSum_out |     array    |
|abPartialSum_out_ce0       | out |    1|  ap_memory | abPartialSum_out |     array    |
|abPartialSum_out_we0       | out |    1|  ap_memory | abPartialSum_out |     array    |
|abPartialSum_out_d0        | out |   32|  ap_memory | abPartialSum_out |     array    |
|abPartialSum_out_address1  | out |    9|  ap_memory | abPartialSum_out |     array    |
|abPartialSum_out_ce1       | out |    1|  ap_memory | abPartialSum_out |     array    |
|abPartialSum_out_we1       | out |    1|  ap_memory | abPartialSum_out |     array    |
|abPartialSum_out_d1        | out |   32|  ap_memory | abPartialSum_out |     array    |
|iteration                  |  in |   32|   ap_none  |     iteration    |    scalar    |
+---------------------------+-----+-----+------------+------------------+--------------+

