<profile>

<section name = "Vitis HLS Report for 'Self_attention'" level="0">
<item name = "Date">Mon Sep  4 23:52:32 2023
</item>
<item name = "Version">2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)</item>
<item name = "Project">out.prj</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 8.844 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">101761, 101761, 1.018 ms, 1.018 ms, 101761, 101761, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_Self_attention_Pipeline_l_mh_separate_i_s_l_j_s_fu_282">Self_attention_Pipeline_l_mh_separate_i_s_l_j_s, 772, 772, 7.720 us, 7.720 us, 772, 772, no</column>
<column name="grp_Self_attention_Pipeline_VITIS_LOOP_38_1_VITIS_LOOP_39_2_fu_371">Self_attention_Pipeline_VITIS_LOOP_38_1_VITIS_LOOP_39_2, 146, 146, 1.460 us, 1.460 us, 146, 146, no</column>
<column name="grp_Self_attention_Pipeline_VITIS_LOOP_65_1_fu_379">Self_attention_Pipeline_VITIS_LOOP_65_1, 14, 14, 0.140 us, 0.140 us, 14, 14, no</column>
<column name="grp_gemm_systolic_array_attn_fu_384">gemm_systolic_array_attn, 2422, 2422, 24.220 us, 24.220 us, 2422, 2422, no</column>
<column name="grp_Self_attention_Pipeline_l_norm_i2_l_j1_fu_400">Self_attention_Pipeline_l_norm_i2_l_j1, 152, 152, 1.520 us, 1.520 us, 152, 152, no</column>
<column name="grp_Self_attention_Pipeline_l_update_i4_l_j3_fu_408">Self_attention_Pipeline_l_update_i4_l_j3, 164, 164, 1.640 us, 1.640 us, 164, 164, no</column>
<column name="grp_Self_attention_Pipeline_VITIS_LOOP_102_1_VITIS_LOOP_103_2_fu_421">Self_attention_Pipeline_VITIS_LOOP_102_1_VITIS_LOOP_103_2, 770, 770, 7.700 us, 7.700 us, 770, 770, no</column>
<column name="grp_Self_attention_Pipeline_l_j2_fu_429">Self_attention_Pipeline_l_j2, 63, 63, 0.630 us, 0.630 us, 63, 63, no</column>
<column name="grp_gemm_systolic_array_cont_fu_443">gemm_systolic_array_cont, 2776, 2776, 27.760 us, 27.760 us, 2776, 2776, no</column>
<column name="grp_Self_attention_Pipeline_l_mh_merge_i_m_l_j_m_fu_459">Self_attention_Pipeline_l_mh_merge_i_m_l_j_m, 772, 772, 7.720 us, 7.720 us, 772, 772, no</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- l_S_h_0_h">101760, 101760, 8480, -, -, 12, no</column>
<column name=" + l_exp_sum_i3">804, 804, 67, -, -, 12, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 70, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, 183, 42770, 51792, -</column>
<column name="Memory">32, -, 32, 6, 0</column>
<column name="Multiplexer">-, -, -, 1712, -</column>
<column name="Register">-, -, 88, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">11, 83, 40, 100, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="grp_Self_attention_Pipeline_VITIS_LOOP_102_1_VITIS_LOOP_103_2_fu_421">Self_attention_Pipeline_VITIS_LOOP_102_1_VITIS_LOOP_103_2, 0, 0, 34, 162, 0</column>
<column name="grp_Self_attention_Pipeline_VITIS_LOOP_38_1_VITIS_LOOP_39_2_fu_371">Self_attention_Pipeline_VITIS_LOOP_38_1_VITIS_LOOP_39_2, 0, 0, 27, 157, 0</column>
<column name="grp_Self_attention_Pipeline_VITIS_LOOP_65_1_fu_379">Self_attention_Pipeline_VITIS_LOOP_65_1, 0, 0, 6, 49, 0</column>
<column name="grp_Self_attention_Pipeline_l_j2_fu_429">Self_attention_Pipeline_l_j2, 0, 7, 940, 1333, 0</column>
<column name="grp_Self_attention_Pipeline_l_mh_merge_i_m_l_j_m_fu_459">Self_attention_Pipeline_l_mh_merge_i_m_l_j_m, 0, 0, 205, 259, 0</column>
<column name="grp_Self_attention_Pipeline_l_mh_separate_i_s_l_j_s_fu_282">Self_attention_Pipeline_l_mh_separate_i_s_l_j_s, 0, 0, 209, 393, 0</column>
<column name="grp_Self_attention_Pipeline_l_norm_i2_l_j1_fu_400">Self_attention_Pipeline_l_norm_i2_l_j1, 0, 0, 447, 337, 0</column>
<column name="grp_Self_attention_Pipeline_l_update_i4_l_j3_fu_408">Self_attention_Pipeline_l_update_i4_l_j3, 0, 0, 507, 337, 0</column>
<column name="grp_gemm_systolic_array_attn_fu_384">gemm_systolic_array_attn, 0, 88, 20193, 24461, 0</column>
<column name="grp_gemm_systolic_array_cont_fu_443">gemm_systolic_array_cont, 0, 88, 20202, 24304, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="Q_h_U">Self_attention_Q_h_RAM_AUTO_1R1W, 1, 0, 0, 0, 192, 32, 1, 6144</column>
<column name="Q_h_1_U">Self_attention_Q_h_RAM_AUTO_1R1W, 1, 0, 0, 0, 192, 32, 1, 6144</column>
<column name="Q_h_2_U">Self_attention_Q_h_RAM_AUTO_1R1W, 1, 0, 0, 0, 192, 32, 1, 6144</column>
<column name="Q_h_3_U">Self_attention_Q_h_RAM_AUTO_1R1W, 1, 0, 0, 0, 192, 32, 1, 6144</column>
<column name="K_h_U">Self_attention_Q_h_RAM_AUTO_1R1W, 1, 0, 0, 0, 192, 32, 1, 6144</column>
<column name="K_h_1_U">Self_attention_Q_h_RAM_AUTO_1R1W, 1, 0, 0, 0, 192, 32, 1, 6144</column>
<column name="K_h_2_U">Self_attention_Q_h_RAM_AUTO_1R1W, 1, 0, 0, 0, 192, 32, 1, 6144</column>
<column name="K_h_3_U">Self_attention_Q_h_RAM_AUTO_1R1W, 1, 0, 0, 0, 192, 32, 1, 6144</column>
<column name="V_h_U">Self_attention_Q_h_RAM_AUTO_1R1W, 1, 0, 0, 0, 192, 32, 1, 6144</column>
<column name="V_h_1_U">Self_attention_Q_h_RAM_AUTO_1R1W, 1, 0, 0, 0, 192, 32, 1, 6144</column>
<column name="V_h_2_U">Self_attention_Q_h_RAM_AUTO_1R1W, 1, 0, 0, 0, 192, 32, 1, 6144</column>
<column name="V_h_3_U">Self_attention_Q_h_RAM_AUTO_1R1W, 1, 0, 0, 0, 192, 32, 1, 6144</column>
<column name="inp_sumRow_U">Self_attention_inp_sumRow_RAM_AUTO_1R1W, 0, 32, 6, 0, 12, 32, 1, 384</column>
<column name="v84_U">Self_attention_v84_RAM_AUTO_1R1W, 2, 0, 0, 0, 36, 32, 1, 1152</column>
<column name="v84_1_U">Self_attention_v84_RAM_AUTO_1R1W, 2, 0, 0, 0, 36, 32, 1, 1152</column>
<column name="v84_2_U">Self_attention_v84_RAM_AUTO_1R1W, 2, 0, 0, 0, 36, 32, 1, 1152</column>
<column name="v84_3_U">Self_attention_v84_RAM_AUTO_1R1W, 2, 0, 0, 0, 36, 32, 1, 1152</column>
<column name="v85_U">Self_attention_v85_RAM_AUTO_1R1W, 1, 0, 0, 0, 36, 32, 1, 1152</column>
<column name="v85_1_U">Self_attention_v85_RAM_AUTO_1R1W, 1, 0, 0, 0, 36, 32, 1, 1152</column>
<column name="v85_2_U">Self_attention_v85_RAM_AUTO_1R1W, 1, 0, 0, 0, 36, 32, 1, 1152</column>
<column name="v85_3_U">Self_attention_v85_RAM_AUTO_1R1W, 1, 0, 0, 0, 36, 32, 1, 1152</column>
<column name="v86_U">Self_attention_v86_RAM_AUTO_1R1W, 2, 0, 0, 0, 192, 32, 1, 6144</column>
<column name="v86_1_U">Self_attention_v86_RAM_AUTO_1R1W, 2, 0, 0, 0, 192, 32, 1, 6144</column>
<column name="v86_2_U">Self_attention_v86_RAM_AUTO_1R1W, 2, 0, 0, 0, 192, 32, 1, 6144</column>
<column name="v86_3_U">Self_attention_v86_RAM_AUTO_1R1W, 2, 0, 0, 0, 192, 32, 1, 6144</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln126_fu_506_p2">+, 0, 0, 13, 4, 1</column>
<column name="add_ln68_fu_527_p2">+, 0, 0, 13, 4, 1</column>
<column name="sub_ln71_fu_577_p2">-, 0, 0, 14, 6, 6</column>
<column name="icmp_ln126_fu_500_p2">icmp, 0, 0, 9, 4, 4</column>
<column name="icmp_ln68_fu_521_p2">icmp, 0, 0, 9, 4, 4</column>
<column name="ap_block_state12_on_subcall_done">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state3_on_subcall_done">or, 0, 0, 2, 1, 1</column>
<column name="ap_sync_grp_gemm_systolic_array_attn_fu_384_ap_done">or, 0, 0, 2, 1, 1</column>
<column name="ap_sync_grp_gemm_systolic_array_attn_fu_384_ap_ready">or, 0, 0, 2, 1, 1</column>
<column name="ap_sync_grp_gemm_systolic_array_cont_fu_443_ap_done">or, 0, 0, 2, 1, 1</column>
<column name="ap_sync_grp_gemm_systolic_array_cont_fu_443_ap_ready">or, 0, 0, 2, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="K_h_1_address0">14, 3, 8, 24</column>
<column name="K_h_1_ce0">14, 3, 1, 3</column>
<column name="K_h_1_we0">9, 2, 1, 2</column>
<column name="K_h_2_address0">14, 3, 8, 24</column>
<column name="K_h_2_ce0">14, 3, 1, 3</column>
<column name="K_h_2_we0">9, 2, 1, 2</column>
<column name="K_h_3_address0">14, 3, 8, 24</column>
<column name="K_h_3_ce0">14, 3, 1, 3</column>
<column name="K_h_3_we0">9, 2, 1, 2</column>
<column name="K_h_address0">14, 3, 8, 24</column>
<column name="K_h_ce0">14, 3, 1, 3</column>
<column name="K_h_we0">9, 2, 1, 2</column>
<column name="Q_h_1_address0">14, 3, 8, 24</column>
<column name="Q_h_1_ce0">14, 3, 1, 3</column>
<column name="Q_h_1_we0">9, 2, 1, 2</column>
<column name="Q_h_2_address0">14, 3, 8, 24</column>
<column name="Q_h_2_ce0">14, 3, 1, 3</column>
<column name="Q_h_2_we0">9, 2, 1, 2</column>
<column name="Q_h_3_address0">14, 3, 8, 24</column>
<column name="Q_h_3_ce0">14, 3, 1, 3</column>
<column name="Q_h_3_we0">9, 2, 1, 2</column>
<column name="Q_h_address0">14, 3, 8, 24</column>
<column name="Q_h_ce0">14, 3, 1, 3</column>
<column name="Q_h_we0">9, 2, 1, 2</column>
<column name="V_h_1_address0">14, 3, 8, 24</column>
<column name="V_h_1_ce0">14, 3, 1, 3</column>
<column name="V_h_1_we0">9, 2, 1, 2</column>
<column name="V_h_2_address0">14, 3, 8, 24</column>
<column name="V_h_2_ce0">14, 3, 1, 3</column>
<column name="V_h_2_we0">9, 2, 1, 2</column>
<column name="V_h_3_address0">14, 3, 8, 24</column>
<column name="V_h_3_ce0">14, 3, 1, 3</column>
<column name="V_h_3_we0">9, 2, 1, 2</column>
<column name="V_h_address0">14, 3, 8, 24</column>
<column name="V_h_ce0">14, 3, 1, 3</column>
<column name="V_h_we0">9, 2, 1, 2</column>
<column name="ap_NS_fsm">81, 17, 1, 17</column>
<column name="grp_fu_633_ce">9, 2, 1, 2</column>
<column name="grp_fu_637_ce">9, 2, 1, 2</column>
<column name="grp_fu_641_ce">9, 2, 1, 2</column>
<column name="h_fu_154">9, 2, 4, 8</column>
<column name="i3_reg_270">9, 2, 4, 8</column>
<column name="inp_sumRow_address0">25, 5, 4, 20</column>
<column name="inp_sumRow_ce0">25, 5, 1, 5</column>
<column name="inp_sumRow_d0">14, 3, 32, 96</column>
<column name="inp_sumRow_we0">14, 3, 1, 3</column>
<column name="v84_1_address0">31, 6, 6, 36</column>
<column name="v84_1_address1">20, 4, 6, 24</column>
<column name="v84_1_ce0">31, 6, 1, 6</column>
<column name="v84_1_ce1">20, 4, 1, 4</column>
<column name="v84_1_d0">25, 5, 32, 160</column>
<column name="v84_1_we0">25, 5, 1, 5</column>
<column name="v84_2_address0">31, 6, 6, 36</column>
<column name="v84_2_address1">20, 4, 6, 24</column>
<column name="v84_2_ce0">31, 6, 1, 6</column>
<column name="v84_2_ce1">20, 4, 1, 4</column>
<column name="v84_2_d0">25, 5, 32, 160</column>
<column name="v84_2_we0">25, 5, 1, 5</column>
<column name="v84_3_address0">31, 6, 6, 36</column>
<column name="v84_3_address1">20, 4, 6, 24</column>
<column name="v84_3_ce0">31, 6, 1, 6</column>
<column name="v84_3_ce1">20, 4, 1, 4</column>
<column name="v84_3_d0">25, 5, 32, 160</column>
<column name="v84_3_we0">25, 5, 1, 5</column>
<column name="v84_address0">31, 6, 6, 36</column>
<column name="v84_address1">20, 4, 6, 24</column>
<column name="v84_ce0">31, 6, 1, 6</column>
<column name="v84_ce1">20, 4, 1, 4</column>
<column name="v84_d0">25, 5, 32, 160</column>
<column name="v84_we0">25, 5, 1, 5</column>
<column name="v85_1_address0">14, 3, 6, 18</column>
<column name="v85_1_ce0">14, 3, 1, 3</column>
<column name="v85_1_we0">9, 2, 1, 2</column>
<column name="v85_2_address0">14, 3, 6, 18</column>
<column name="v85_2_ce0">14, 3, 1, 3</column>
<column name="v85_2_we0">9, 2, 1, 2</column>
<column name="v85_3_address0">14, 3, 6, 18</column>
<column name="v85_3_ce0">14, 3, 1, 3</column>
<column name="v85_3_we0">9, 2, 1, 2</column>
<column name="v85_address0">14, 3, 6, 18</column>
<column name="v85_ce0">14, 3, 1, 3</column>
<column name="v85_we0">9, 2, 1, 2</column>
<column name="v86_1_address0">20, 4, 8, 32</column>
<column name="v86_1_ce0">20, 4, 1, 4</column>
<column name="v86_1_ce1">9, 2, 1, 2</column>
<column name="v86_1_d0">14, 3, 32, 96</column>
<column name="v86_1_we0">14, 3, 1, 3</column>
<column name="v86_2_address0">20, 4, 8, 32</column>
<column name="v86_2_ce0">20, 4, 1, 4</column>
<column name="v86_2_ce1">9, 2, 1, 2</column>
<column name="v86_2_d0">14, 3, 32, 96</column>
<column name="v86_2_we0">14, 3, 1, 3</column>
<column name="v86_3_address0">20, 4, 8, 32</column>
<column name="v86_3_ce0">20, 4, 1, 4</column>
<column name="v86_3_ce1">9, 2, 1, 2</column>
<column name="v86_3_d0">14, 3, 32, 96</column>
<column name="v86_3_we0">14, 3, 1, 3</column>
<column name="v86_address0">20, 4, 8, 32</column>
<column name="v86_ce0">20, 4, 1, 4</column>
<column name="v86_ce1">9, 2, 1, 2</column>
<column name="v86_d0">14, 3, 32, 96</column>
<column name="v86_we0">14, 3, 1, 3</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add_ln126_reg_594">4, 0, 4, 0</column>
<column name="add_ln68_reg_608">4, 0, 4, 0</column>
<column name="ap_CS_fsm">16, 0, 16, 0</column>
<column name="ap_sync_reg_grp_gemm_systolic_array_attn_fu_384_ap_done">1, 0, 1, 0</column>
<column name="ap_sync_reg_grp_gemm_systolic_array_attn_fu_384_ap_ready">1, 0, 1, 0</column>
<column name="ap_sync_reg_grp_gemm_systolic_array_cont_fu_443_ap_done">1, 0, 1, 0</column>
<column name="ap_sync_reg_grp_gemm_systolic_array_cont_fu_443_ap_ready">1, 0, 1, 0</column>
<column name="grp_Self_attention_Pipeline_VITIS_LOOP_102_1_VITIS_LOOP_103_2_fu_421_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_Self_attention_Pipeline_VITIS_LOOP_38_1_VITIS_LOOP_39_2_fu_371_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_Self_attention_Pipeline_VITIS_LOOP_65_1_fu_379_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_Self_attention_Pipeline_l_j2_fu_429_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_Self_attention_Pipeline_l_mh_merge_i_m_l_j_m_fu_459_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_Self_attention_Pipeline_l_mh_separate_i_s_l_j_s_fu_282_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_Self_attention_Pipeline_l_norm_i2_l_j1_fu_400_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_Self_attention_Pipeline_l_update_i4_l_j3_fu_408_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_gemm_systolic_array_attn_fu_384_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_gemm_systolic_array_cont_fu_443_ap_start_reg">1, 0, 1, 0</column>
<column name="h_fu_154">4, 0, 4, 0</column>
<column name="i3_reg_270">4, 0, 4, 0</column>
<column name="inp_sumRow_load_reg_618">32, 0, 32, 0</column>
<column name="sub_ln71_reg_628">4, 0, 6, 2</column>
<column name="tmp_reg_599">4, 0, 10, 6</column>
<column name="trunc_ln68_reg_623">2, 0, 2, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, Self_attention, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, Self_attention, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, Self_attention, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, Self_attention, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, Self_attention, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, Self_attention, return value</column>
<column name="grp_fu_1390_p_din0">out, 32, ap_ctrl_hs, Self_attention, return value</column>
<column name="grp_fu_1390_p_din1">out, 32, ap_ctrl_hs, Self_attention, return value</column>
<column name="grp_fu_1390_p_dout0">in, 32, ap_ctrl_hs, Self_attention, return value</column>
<column name="grp_fu_1390_p_ce">out, 1, ap_ctrl_hs, Self_attention, return value</column>
<column name="grp_fu_1394_p_din0">out, 32, ap_ctrl_hs, Self_attention, return value</column>
<column name="grp_fu_1394_p_din1">out, 32, ap_ctrl_hs, Self_attention, return value</column>
<column name="grp_fu_1394_p_opcode">out, 1, ap_ctrl_hs, Self_attention, return value</column>
<column name="grp_fu_1394_p_dout0">in, 32, ap_ctrl_hs, Self_attention, return value</column>
<column name="grp_fu_1394_p_ce">out, 1, ap_ctrl_hs, Self_attention, return value</column>
<column name="grp_fu_1398_p_din0">out, 32, ap_ctrl_hs, Self_attention, return value</column>
<column name="grp_fu_1398_p_din1">out, 32, ap_ctrl_hs, Self_attention, return value</column>
<column name="grp_fu_1398_p_dout0">in, 32, ap_ctrl_hs, Self_attention, return value</column>
<column name="grp_fu_1398_p_ce">out, 1, ap_ctrl_hs, Self_attention, return value</column>
<column name="v71_0_address0">out, 10, ap_memory, v71_0, array</column>
<column name="v71_0_ce0">out, 1, ap_memory, v71_0, array</column>
<column name="v71_0_q0">in, 32, ap_memory, v71_0, array</column>
<column name="v71_1_address0">out, 10, ap_memory, v71_1, array</column>
<column name="v71_1_ce0">out, 1, ap_memory, v71_1, array</column>
<column name="v71_1_q0">in, 32, ap_memory, v71_1, array</column>
<column name="v71_2_address0">out, 10, ap_memory, v71_2, array</column>
<column name="v71_2_ce0">out, 1, ap_memory, v71_2, array</column>
<column name="v71_2_q0">in, 32, ap_memory, v71_2, array</column>
<column name="v71_3_address0">out, 10, ap_memory, v71_3, array</column>
<column name="v71_3_ce0">out, 1, ap_memory, v71_3, array</column>
<column name="v71_3_q0">in, 32, ap_memory, v71_3, array</column>
<column name="v71_4_address0">out, 10, ap_memory, v71_4, array</column>
<column name="v71_4_ce0">out, 1, ap_memory, v71_4, array</column>
<column name="v71_4_q0">in, 32, ap_memory, v71_4, array</column>
<column name="v71_5_address0">out, 10, ap_memory, v71_5, array</column>
<column name="v71_5_ce0">out, 1, ap_memory, v71_5, array</column>
<column name="v71_5_q0">in, 32, ap_memory, v71_5, array</column>
<column name="v71_6_address0">out, 10, ap_memory, v71_6, array</column>
<column name="v71_6_ce0">out, 1, ap_memory, v71_6, array</column>
<column name="v71_6_q0">in, 32, ap_memory, v71_6, array</column>
<column name="v71_7_address0">out, 10, ap_memory, v71_7, array</column>
<column name="v71_7_ce0">out, 1, ap_memory, v71_7, array</column>
<column name="v71_7_q0">in, 32, ap_memory, v71_7, array</column>
<column name="v71_8_address0">out, 10, ap_memory, v71_8, array</column>
<column name="v71_8_ce0">out, 1, ap_memory, v71_8, array</column>
<column name="v71_8_q0">in, 32, ap_memory, v71_8, array</column>
<column name="v71_9_address0">out, 10, ap_memory, v71_9, array</column>
<column name="v71_9_ce0">out, 1, ap_memory, v71_9, array</column>
<column name="v71_9_q0">in, 32, ap_memory, v71_9, array</column>
<column name="v71_10_address0">out, 10, ap_memory, v71_10, array</column>
<column name="v71_10_ce0">out, 1, ap_memory, v71_10, array</column>
<column name="v71_10_q0">in, 32, ap_memory, v71_10, array</column>
<column name="v71_11_address0">out, 10, ap_memory, v71_11, array</column>
<column name="v71_11_ce0">out, 1, ap_memory, v71_11, array</column>
<column name="v71_11_q0">in, 32, ap_memory, v71_11, array</column>
<column name="v72_0_address0">out, 10, ap_memory, v72_0, array</column>
<column name="v72_0_ce0">out, 1, ap_memory, v72_0, array</column>
<column name="v72_0_q0">in, 32, ap_memory, v72_0, array</column>
<column name="v72_1_address0">out, 10, ap_memory, v72_1, array</column>
<column name="v72_1_ce0">out, 1, ap_memory, v72_1, array</column>
<column name="v72_1_q0">in, 32, ap_memory, v72_1, array</column>
<column name="v72_2_address0">out, 10, ap_memory, v72_2, array</column>
<column name="v72_2_ce0">out, 1, ap_memory, v72_2, array</column>
<column name="v72_2_q0">in, 32, ap_memory, v72_2, array</column>
<column name="v72_3_address0">out, 10, ap_memory, v72_3, array</column>
<column name="v72_3_ce0">out, 1, ap_memory, v72_3, array</column>
<column name="v72_3_q0">in, 32, ap_memory, v72_3, array</column>
<column name="v72_4_address0">out, 10, ap_memory, v72_4, array</column>
<column name="v72_4_ce0">out, 1, ap_memory, v72_4, array</column>
<column name="v72_4_q0">in, 32, ap_memory, v72_4, array</column>
<column name="v72_5_address0">out, 10, ap_memory, v72_5, array</column>
<column name="v72_5_ce0">out, 1, ap_memory, v72_5, array</column>
<column name="v72_5_q0">in, 32, ap_memory, v72_5, array</column>
<column name="v72_6_address0">out, 10, ap_memory, v72_6, array</column>
<column name="v72_6_ce0">out, 1, ap_memory, v72_6, array</column>
<column name="v72_6_q0">in, 32, ap_memory, v72_6, array</column>
<column name="v72_7_address0">out, 10, ap_memory, v72_7, array</column>
<column name="v72_7_ce0">out, 1, ap_memory, v72_7, array</column>
<column name="v72_7_q0">in, 32, ap_memory, v72_7, array</column>
<column name="v72_8_address0">out, 10, ap_memory, v72_8, array</column>
<column name="v72_8_ce0">out, 1, ap_memory, v72_8, array</column>
<column name="v72_8_q0">in, 32, ap_memory, v72_8, array</column>
<column name="v72_9_address0">out, 10, ap_memory, v72_9, array</column>
<column name="v72_9_ce0">out, 1, ap_memory, v72_9, array</column>
<column name="v72_9_q0">in, 32, ap_memory, v72_9, array</column>
<column name="v72_10_address0">out, 10, ap_memory, v72_10, array</column>
<column name="v72_10_ce0">out, 1, ap_memory, v72_10, array</column>
<column name="v72_10_q0">in, 32, ap_memory, v72_10, array</column>
<column name="v72_11_address0">out, 10, ap_memory, v72_11, array</column>
<column name="v72_11_ce0">out, 1, ap_memory, v72_11, array</column>
<column name="v72_11_q0">in, 32, ap_memory, v72_11, array</column>
<column name="v73_0_address0">out, 10, ap_memory, v73_0, array</column>
<column name="v73_0_ce0">out, 1, ap_memory, v73_0, array</column>
<column name="v73_0_q0">in, 32, ap_memory, v73_0, array</column>
<column name="v73_1_address0">out, 10, ap_memory, v73_1, array</column>
<column name="v73_1_ce0">out, 1, ap_memory, v73_1, array</column>
<column name="v73_1_q0">in, 32, ap_memory, v73_1, array</column>
<column name="v73_2_address0">out, 10, ap_memory, v73_2, array</column>
<column name="v73_2_ce0">out, 1, ap_memory, v73_2, array</column>
<column name="v73_2_q0">in, 32, ap_memory, v73_2, array</column>
<column name="v73_3_address0">out, 10, ap_memory, v73_3, array</column>
<column name="v73_3_ce0">out, 1, ap_memory, v73_3, array</column>
<column name="v73_3_q0">in, 32, ap_memory, v73_3, array</column>
<column name="v73_4_address0">out, 10, ap_memory, v73_4, array</column>
<column name="v73_4_ce0">out, 1, ap_memory, v73_4, array</column>
<column name="v73_4_q0">in, 32, ap_memory, v73_4, array</column>
<column name="v73_5_address0">out, 10, ap_memory, v73_5, array</column>
<column name="v73_5_ce0">out, 1, ap_memory, v73_5, array</column>
<column name="v73_5_q0">in, 32, ap_memory, v73_5, array</column>
<column name="v73_6_address0">out, 10, ap_memory, v73_6, array</column>
<column name="v73_6_ce0">out, 1, ap_memory, v73_6, array</column>
<column name="v73_6_q0">in, 32, ap_memory, v73_6, array</column>
<column name="v73_7_address0">out, 10, ap_memory, v73_7, array</column>
<column name="v73_7_ce0">out, 1, ap_memory, v73_7, array</column>
<column name="v73_7_q0">in, 32, ap_memory, v73_7, array</column>
<column name="v73_8_address0">out, 10, ap_memory, v73_8, array</column>
<column name="v73_8_ce0">out, 1, ap_memory, v73_8, array</column>
<column name="v73_8_q0">in, 32, ap_memory, v73_8, array</column>
<column name="v73_9_address0">out, 10, ap_memory, v73_9, array</column>
<column name="v73_9_ce0">out, 1, ap_memory, v73_9, array</column>
<column name="v73_9_q0">in, 32, ap_memory, v73_9, array</column>
<column name="v73_10_address0">out, 10, ap_memory, v73_10, array</column>
<column name="v73_10_ce0">out, 1, ap_memory, v73_10, array</column>
<column name="v73_10_q0">in, 32, ap_memory, v73_10, array</column>
<column name="v73_11_address0">out, 10, ap_memory, v73_11, array</column>
<column name="v73_11_ce0">out, 1, ap_memory, v73_11, array</column>
<column name="v73_11_q0">in, 32, ap_memory, v73_11, array</column>
<column name="v74_0_address0">out, 10, ap_memory, v74_0, array</column>
<column name="v74_0_ce0">out, 1, ap_memory, v74_0, array</column>
<column name="v74_0_we0">out, 1, ap_memory, v74_0, array</column>
<column name="v74_0_d0">out, 32, ap_memory, v74_0, array</column>
<column name="v74_1_address0">out, 10, ap_memory, v74_1, array</column>
<column name="v74_1_ce0">out, 1, ap_memory, v74_1, array</column>
<column name="v74_1_we0">out, 1, ap_memory, v74_1, array</column>
<column name="v74_1_d0">out, 32, ap_memory, v74_1, array</column>
<column name="v74_2_address0">out, 10, ap_memory, v74_2, array</column>
<column name="v74_2_ce0">out, 1, ap_memory, v74_2, array</column>
<column name="v74_2_we0">out, 1, ap_memory, v74_2, array</column>
<column name="v74_2_d0">out, 32, ap_memory, v74_2, array</column>
<column name="v74_3_address0">out, 10, ap_memory, v74_3, array</column>
<column name="v74_3_ce0">out, 1, ap_memory, v74_3, array</column>
<column name="v74_3_we0">out, 1, ap_memory, v74_3, array</column>
<column name="v74_3_d0">out, 32, ap_memory, v74_3, array</column>
<column name="v74_4_address0">out, 10, ap_memory, v74_4, array</column>
<column name="v74_4_ce0">out, 1, ap_memory, v74_4, array</column>
<column name="v74_4_we0">out, 1, ap_memory, v74_4, array</column>
<column name="v74_4_d0">out, 32, ap_memory, v74_4, array</column>
<column name="v74_5_address0">out, 10, ap_memory, v74_5, array</column>
<column name="v74_5_ce0">out, 1, ap_memory, v74_5, array</column>
<column name="v74_5_we0">out, 1, ap_memory, v74_5, array</column>
<column name="v74_5_d0">out, 32, ap_memory, v74_5, array</column>
<column name="v74_6_address0">out, 10, ap_memory, v74_6, array</column>
<column name="v74_6_ce0">out, 1, ap_memory, v74_6, array</column>
<column name="v74_6_we0">out, 1, ap_memory, v74_6, array</column>
<column name="v74_6_d0">out, 32, ap_memory, v74_6, array</column>
<column name="v74_7_address0">out, 10, ap_memory, v74_7, array</column>
<column name="v74_7_ce0">out, 1, ap_memory, v74_7, array</column>
<column name="v74_7_we0">out, 1, ap_memory, v74_7, array</column>
<column name="v74_7_d0">out, 32, ap_memory, v74_7, array</column>
<column name="v74_8_address0">out, 10, ap_memory, v74_8, array</column>
<column name="v74_8_ce0">out, 1, ap_memory, v74_8, array</column>
<column name="v74_8_we0">out, 1, ap_memory, v74_8, array</column>
<column name="v74_8_d0">out, 32, ap_memory, v74_8, array</column>
<column name="v74_9_address0">out, 10, ap_memory, v74_9, array</column>
<column name="v74_9_ce0">out, 1, ap_memory, v74_9, array</column>
<column name="v74_9_we0">out, 1, ap_memory, v74_9, array</column>
<column name="v74_9_d0">out, 32, ap_memory, v74_9, array</column>
<column name="v74_10_address0">out, 10, ap_memory, v74_10, array</column>
<column name="v74_10_ce0">out, 1, ap_memory, v74_10, array</column>
<column name="v74_10_we0">out, 1, ap_memory, v74_10, array</column>
<column name="v74_10_d0">out, 32, ap_memory, v74_10, array</column>
<column name="v74_11_address0">out, 10, ap_memory, v74_11, array</column>
<column name="v74_11_ce0">out, 1, ap_memory, v74_11, array</column>
<column name="v74_11_we0">out, 1, ap_memory, v74_11, array</column>
<column name="v74_11_d0">out, 32, ap_memory, v74_11, array</column>
</table>
</item>
</section>
</profile>
