$date
	Tue Aug 16 00:22:31 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module lfsr_test $end
$var wire 4 ! state [3:0] $end
$var reg 1 " clk $end
$var reg 1 # reset $end
$var reg 4 $ seed [3:0] $end
$scope module uut $end
$var wire 1 " clk $end
$var wire 1 # reset $end
$var wire 4 % seed [3:0] $end
$var wire 4 & state [3:0] $end
$scope module d1 $end
$var wire 1 # clear $end
$var wire 1 " clk $end
$var wire 1 ' d $end
$var reg 1 ( q $end
$upscope $end
$scope module d2 $end
$var wire 1 # clear $end
$var wire 1 " clk $end
$var wire 1 ) d $end
$var reg 1 * q $end
$upscope $end
$scope module d3 $end
$var wire 1 # clear $end
$var wire 1 " clk $end
$var wire 1 + d $end
$var reg 1 , q $end
$upscope $end
$scope module d4 $end
$var wire 1 # clear $end
$var wire 1 " clk $end
$var wire 1 - d $end
$var reg 1 . q $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x.
x-
x,
x+
x*
x)
x(
x'
bx &
bx %
b1010 $
1#
0"
bx !
$end
#3
1"
#6
0"
#9
1"
#12
0"
#15
1"
#18
0"
#21
1"
#24
0"
#27
1"
#30
0"
#33
1"
#36
0"
#39
1"
#42
0"
#45
1"
#48
0"
#51
1"
#54
0"
#57
1"
#60
0"
#63
1"
#66
0"
#69
1"
#72
0"
#75
1"
#78
0"
#81
1"
#84
0"
#87
1"
#90
0'
0+
bx0x0 %
0.
0,
0*
b0 !
b0 &
0(
0"
0#
#93
1"
#96
0"
#99
1"
#100
