// Seed: 2074818795
`define pp_6 0
`define pp_7 0
`timescale 1ps / 1ps `timescale 1ps / 1ps
module module_0 (
    input logic id_0,
    input logic id_1,
    input logic id_2,
    output id_3,
    input id_4,
    input logic id_5
);
  logic id_6;
  logic id_7;
endmodule
