Timing Analyzer report for fpga
Wed Jun 11 20:38:44 2025
Quartus Prime Version 24.1std.0 Build 1077 03/04/2025 SC Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'altpll_component|auto_generated|pll1|clk[0]'
 14. Slow 1200mV 85C Model Setup: 'altpll_component|auto_generated|pll1|clk[1]'
 15. Slow 1200mV 85C Model Setup: 'enet0_rx_clk_125m'
 16. Slow 1200mV 85C Model Setup: 'enet0_tx_clk_125m'
 17. Slow 1200mV 85C Model Hold: 'altpll_component|auto_generated|pll1|clk[0]'
 18. Slow 1200mV 85C Model Hold: 'enet0_rx_clk_125m'
 19. Slow 1200mV 85C Model Hold: 'enet0_tx_clk_125m'
 20. Slow 1200mV 85C Model Hold: 'altpll_component|auto_generated|pll1|clk[1]'
 21. Slow 1200mV 85C Model Recovery: 'altpll_component|auto_generated|pll1|clk[0]'
 22. Slow 1200mV 85C Model Removal: 'altpll_component|auto_generated|pll1|clk[0]'
 23. Slow 1200mV 85C Model Metastability Summary
 24. Slow 1200mV 0C Model Fmax Summary
 25. Slow 1200mV 0C Model Setup Summary
 26. Slow 1200mV 0C Model Hold Summary
 27. Slow 1200mV 0C Model Recovery Summary
 28. Slow 1200mV 0C Model Removal Summary
 29. Slow 1200mV 0C Model Minimum Pulse Width Summary
 30. Slow 1200mV 0C Model Setup: 'altpll_component|auto_generated|pll1|clk[0]'
 31. Slow 1200mV 0C Model Setup: 'altpll_component|auto_generated|pll1|clk[1]'
 32. Slow 1200mV 0C Model Setup: 'enet0_rx_clk_125m'
 33. Slow 1200mV 0C Model Setup: 'enet0_tx_clk_125m'
 34. Slow 1200mV 0C Model Hold: 'altpll_component|auto_generated|pll1|clk[0]'
 35. Slow 1200mV 0C Model Hold: 'enet0_rx_clk_125m'
 36. Slow 1200mV 0C Model Hold: 'enet0_tx_clk_125m'
 37. Slow 1200mV 0C Model Hold: 'altpll_component|auto_generated|pll1|clk[1]'
 38. Slow 1200mV 0C Model Recovery: 'altpll_component|auto_generated|pll1|clk[0]'
 39. Slow 1200mV 0C Model Removal: 'altpll_component|auto_generated|pll1|clk[0]'
 40. Slow 1200mV 0C Model Metastability Summary
 41. Fast 1200mV 0C Model Setup Summary
 42. Fast 1200mV 0C Model Hold Summary
 43. Fast 1200mV 0C Model Recovery Summary
 44. Fast 1200mV 0C Model Removal Summary
 45. Fast 1200mV 0C Model Minimum Pulse Width Summary
 46. Fast 1200mV 0C Model Setup: 'enet0_rx_clk_125m'
 47. Fast 1200mV 0C Model Setup: 'altpll_component|auto_generated|pll1|clk[1]'
 48. Fast 1200mV 0C Model Setup: 'altpll_component|auto_generated|pll1|clk[0]'
 49. Fast 1200mV 0C Model Setup: 'enet0_tx_clk_125m'
 50. Fast 1200mV 0C Model Hold: 'altpll_component|auto_generated|pll1|clk[0]'
 51. Fast 1200mV 0C Model Hold: 'enet0_rx_clk_125m'
 52. Fast 1200mV 0C Model Hold: 'enet0_tx_clk_125m'
 53. Fast 1200mV 0C Model Hold: 'altpll_component|auto_generated|pll1|clk[1]'
 54. Fast 1200mV 0C Model Recovery: 'altpll_component|auto_generated|pll1|clk[0]'
 55. Fast 1200mV 0C Model Removal: 'altpll_component|auto_generated|pll1|clk[0]'
 56. Fast 1200mV 0C Model Metastability Summary
 57. Multicorner Timing Analysis Summary
 58. Board Trace Model Assignments
 59. Input Transition Times
 60. Signal Integrity Metrics (Slow 1200mv 0c Model)
 61. Signal Integrity Metrics (Slow 1200mv 85c Model)
 62. Signal Integrity Metrics (Fast 1200mv 0c Model)
 63. Setup Transfers
 64. Hold Transfers
 65. Recovery Transfers
 66. Removal Transfers
 67. Report TCCS
 68. Report RSKM
 69. Unconstrained Paths Summary
 70. Clock Status Summary
 71. Unconstrained Input Ports
 72. Unconstrained Output Ports
 73. Unconstrained Input Ports
 74. Unconstrained Output Ports
 75. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2025  Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Altera and sold by Altera or its authorized distributors.  Please
refer to the Altera Software License Subscription Agreements 
on the Quartus Prime software download page.



+-------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                             ;
+-----------------------+-------------------------------------------------------------+
; Quartus Prime Version ; Version 24.1std.0 Build 1077 03/04/2025 SC Standard Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                                      ;
; Revision Name         ; fpga                                                        ;
; Device Family         ; Cyclone IV E                                                ;
; Device Name           ; EP4CE115F29C7                                               ;
; Timing Models         ; Final                                                       ;
; Delay Model           ; Combined                                                    ;
; Rise/Fall Delays      ; Enabled                                                     ;
+-----------------------+-------------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 12          ;
;                            ;             ;
; Average used               ; 1.80        ;
; Maximum used               ; 12          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  17.3%      ;
;     Processor 3            ;  13.0%      ;
;     Processor 4            ;   8.3%      ;
;     Processors 5-12        ;   5.1%      ;
+----------------------------+-------------+


+---------------------------------------------------+
; SDC File List                                     ;
+---------------+--------+--------------------------+
; SDC File Path ; Status ; Read at                  ;
+---------------+--------+--------------------------+
; ../fpga.sdc   ; OK     ; Wed Jun 11 20:38:41 2025 ;
+---------------+--------+--------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                    ;
+---------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------------------------------------------+-----------------------------------------------+-------------------------------------------------+
; Clock Name                                  ; Type      ; Period ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master                                      ; Source                                        ; Targets                                         ;
+---------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------------------------------------------+-----------------------------------------------+-------------------------------------------------+
; altpll_component|auto_generated|pll1|clk[0] ; Generated ; 8.000  ; 125.0 MHz ; 0.000 ; 4.000  ; 50.00      ; 2         ; 5           ;       ;        ;           ;            ; false    ; CLOCK_50                                    ; altpll_component|auto_generated|pll1|inclk[0] ; { altpll_component|auto_generated|pll1|clk[0] } ;
; altpll_component|auto_generated|pll1|clk[1] ; Generated ; 8.000  ; 125.0 MHz ; 2.000 ; 6.000  ; 50.00      ; 2         ; 5           ; 90.0  ;        ;           ;            ; false    ; CLOCK_50                                    ; altpll_component|auto_generated|pll1|inclk[0] ; { altpll_component|auto_generated|pll1|clk[1] } ;
; CLOCK_50                                    ; Base      ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;                                             ;                                               ; { CLOCK_50 }                                    ;
; enet0_rx_clk_125m                           ; Base      ; 8.000  ; 125.0 MHz ; 2.000 ; 6.000  ;            ;           ;             ;       ;        ;           ;            ;          ;                                             ;                                               ; { ENET0_RX_CLK }                                ;
; enet0_tx_clk_125m                           ; Generated ; 8.000  ; 125.0 MHz ; 0.000 ; 4.000  ;            ; 1         ; 1           ;       ;        ;           ;            ; false    ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0]   ; { ENET0_GTX_CLK }                               ;
; enet1_rx_clk_125m                           ; Base      ; 8.000  ; 125.0 MHz ; 2.000 ; 6.000  ;            ;           ;             ;       ;        ;           ;            ;          ;                                             ;                                               ; { ENET1_RX_CLK }                                ;
; enet1_tx_clk_125m                           ; Generated ; 8.000  ; 125.0 MHz ; 0.000 ; 4.000  ;            ; 1         ; 1           ;       ;        ;           ;            ; false    ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0]   ; { ENET1_GTX_CLK }                               ;
; virt_enet0_rx_clk_125m                      ; Virtual   ; 8.000  ; 125.0 MHz ; 0.000 ; 4.000  ;            ;           ;             ;       ;        ;           ;            ;          ;                                             ;                                               ; { }                                             ;
; virt_enet1_rx_clk_125m                      ; Virtual   ; 8.000  ; 125.0 MHz ; 0.000 ; 4.000  ;            ;           ;             ;       ;        ;           ;            ;          ;                                             ;                                               ; { }                                             ;
+---------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------------------------------------------+-----------------------------------------------+-------------------------------------------------+


+-----------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                ;
+------------+-----------------+---------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                  ; Note ;
+------------+-----------------+---------------------------------------------+------+
; 106.75 MHz ; 106.75 MHz      ; altpll_component|auto_generated|pll1|clk[0] ;      ;
; 158.55 MHz ; 158.55 MHz      ; enet0_rx_clk_125m                           ;      ;
+------------+-----------------+---------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+----------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                  ;
+---------------------------------------------+--------+---------------+
; Clock                                       ; Slack  ; End Point TNS ;
+---------------------------------------------+--------+---------------+
; altpll_component|auto_generated|pll1|clk[0] ; -1.368 ; -24.161       ;
; altpll_component|auto_generated|pll1|clk[1] ; 0.030  ; 0.000         ;
; enet0_rx_clk_125m                           ; 0.859  ; 0.000         ;
; enet0_tx_clk_125m                           ; 3.794  ; 0.000         ;
+---------------------------------------------+--------+---------------+


+---------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                  ;
+---------------------------------------------+-------+---------------+
; Clock                                       ; Slack ; End Point TNS ;
+---------------------------------------------+-------+---------------+
; altpll_component|auto_generated|pll1|clk[0] ; 0.316 ; 0.000         ;
; enet0_rx_clk_125m                           ; 0.347 ; 0.000         ;
; enet0_tx_clk_125m                           ; 5.548 ; 0.000         ;
; altpll_component|auto_generated|pll1|clk[1] ; 6.977 ; 0.000         ;
+---------------------------------------------+-------+---------------+


+---------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                              ;
+---------------------------------------------+-------+---------------+
; Clock                                       ; Slack ; End Point TNS ;
+---------------------------------------------+-------+---------------+
; altpll_component|auto_generated|pll1|clk[0] ; 2.667 ; 0.000         ;
+---------------------------------------------+-------+---------------+


+---------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                               ;
+---------------------------------------------+-------+---------------+
; Clock                                       ; Slack ; End Point TNS ;
+---------------------------------------------+-------+---------------+
; altpll_component|auto_generated|pll1|clk[0] ; 2.614 ; 0.000         ;
+---------------------------------------------+-------+---------------+


+---------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                   ;
+---------------------------------------------+-------+---------------+
; Clock                                       ; Slack ; End Point TNS ;
+---------------------------------------------+-------+---------------+
; enet0_rx_clk_125m                           ; 3.634 ; 0.000         ;
; altpll_component|auto_generated|pll1|clk[0] ; 3.704 ; 0.000         ;
; altpll_component|auto_generated|pll1|clk[1] ; 3.790 ; 0.000         ;
; enet0_tx_clk_125m                           ; 3.790 ; 0.000         ;
; enet1_tx_clk_125m                           ; 3.790 ; 0.000         ;
; enet1_rx_clk_125m                           ; 4.000 ; 0.000         ;
; CLOCK_50                                    ; 9.819 ; 0.000         ;
+---------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                  ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                     ; To Node                                                                                                                                       ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; -1.368 ; fpga_core:core_inst|AD9201:u_ad9201|ram_dual:sc13|altsyncram:ram_block_rtl_0|altsyncram_s9h1:auto_generated|ram_block1a312~portb_address_reg0 ; fpga_core:core_inst|axis_fifo:udp_payload_fifo|altsyncram:mem_rtl_0|altsyncram_e3e1:auto_generated|ram_block1a9~porta_datain_reg0             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.032     ; 9.374      ;
; -1.328 ; fpga_core:core_inst|AD9201:u_ad9201|ram_dual:sc13|altsyncram:ram_block_rtl_0|altsyncram_s9h1:auto_generated|ram_block1a312~portb_address_reg0 ; fpga_core:core_inst|axis_fifo:udp_payload_fifo|altsyncram:mem_rtl_0|altsyncram_e3e1:auto_generated|ram_block1a0~porta_datain_reg0             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.033     ; 9.333      ;
; -1.304 ; fpga_core:core_inst|AD9201:u_ad9201|ram_dual:sc13|altsyncram:ram_block_rtl_0|altsyncram_s9h1:auto_generated|ram_block1a34~portb_address_reg0  ; fpga_core:core_inst|axis_fifo:udp_payload_fifo|altsyncram:mem_rtl_0|altsyncram_e3e1:auto_generated|ram_block1a9~porta_datain_reg0             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.076     ; 9.266      ;
; -1.279 ; fpga_core:core_inst|AD9201:u_ad9201|ram_dual:sc13|altsyncram:ram_block_rtl_0|altsyncram_s9h1:auto_generated|ram_block1a134~portb_address_reg0 ; fpga_core:core_inst|axis_fifo:udp_payload_fifo|altsyncram:mem_rtl_0|altsyncram_e3e1:auto_generated|ram_block1a9~porta_datain_reg0             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.043     ; 9.274      ;
; -1.268 ; fpga_core:core_inst|AD9201:u_ad9201|ram_dual:sc13|altsyncram:ram_block_rtl_0|altsyncram_s9h1:auto_generated|ram_block1a22~portb_address_reg0  ; fpga_core:core_inst|axis_fifo:udp_payload_fifo|altsyncram:mem_rtl_0|altsyncram_e3e1:auto_generated|ram_block1a13~porta_datain_reg0            ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.036     ; 9.270      ;
; -1.266 ; fpga_core:core_inst|AD9201:u_ad9201|ram_dual:sc13|altsyncram:ram_block_rtl_0|altsyncram_s9h1:auto_generated|ram_block1a22~portb_address_reg0  ; fpga_core:core_inst|axis_fifo:udp_payload_fifo|altsyncram:mem_rtl_0|altsyncram_e3e1:auto_generated|ram_block1a4~porta_datain_reg0             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.036     ; 9.268      ;
; -1.264 ; fpga_core:core_inst|AD9201:u_ad9201|ram_dual:sc13|altsyncram:ram_block_rtl_0|altsyncram_s9h1:auto_generated|ram_block1a34~portb_address_reg0  ; fpga_core:core_inst|axis_fifo:udp_payload_fifo|altsyncram:mem_rtl_0|altsyncram_e3e1:auto_generated|ram_block1a0~porta_datain_reg0             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.077     ; 9.225      ;
; -1.249 ; fpga_core:core_inst|AD9201:u_ad9201|ram_dual:sc13|altsyncram:ram_block_rtl_0|altsyncram_s9h1:auto_generated|ram_block1a134~portb_address_reg0 ; fpga_core:core_inst|axis_fifo:udp_payload_fifo|altsyncram:mem_rtl_0|altsyncram_e3e1:auto_generated|ram_block1a0~porta_datain_reg0             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.044     ; 9.243      ;
; -1.195 ; fpga_core:core_inst|AD9201:u_ad9201|ram_dual:sc13|altsyncram:ram_block_rtl_0|altsyncram_s9h1:auto_generated|ram_block1a118~portb_address_reg0 ; fpga_core:core_inst|axis_fifo:udp_payload_fifo|altsyncram:mem_rtl_0|altsyncram_e3e1:auto_generated|ram_block1a9~porta_datain_reg0             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.064     ; 9.169      ;
; -1.191 ; fpga_core:core_inst|AD9201:u_ad9201|ram_dual:sc13|altsyncram:ram_block_rtl_0|altsyncram_s9h1:auto_generated|ram_block1a308~portb_address_reg0 ; fpga_core:core_inst|axis_fifo:udp_payload_fifo|altsyncram:mem_rtl_0|altsyncram_e3e1:auto_generated|ram_block1a4~porta_datain_reg0             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.072     ; 9.157      ;
; -1.184 ; fpga_core:core_inst|AD9201:u_ad9201|ram_dual:sc13|altsyncram:ram_block_rtl_0|altsyncram_s9h1:auto_generated|ram_block1a210~portb_address_reg0 ; fpga_core:core_inst|axis_fifo:udp_payload_fifo|altsyncram:mem_rtl_0|altsyncram_e3e1:auto_generated|ram_block1a9~porta_datain_reg0             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.074     ; 9.148      ;
; -1.176 ; fpga_core:core_inst|AD9201:u_ad9201|ram_dual:sc13|altsyncram:ram_block_rtl_0|altsyncram_s9h1:auto_generated|ram_block1a308~portb_address_reg0 ; fpga_core:core_inst|axis_fifo:udp_payload_fifo|altsyncram:mem_rtl_0|altsyncram_e3e1:auto_generated|ram_block1a13~porta_datain_reg0            ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.072     ; 9.142      ;
; -1.170 ; fpga_core:core_inst|AD9201:u_ad9201|ram_dual:sc13|altsyncram:ram_block_rtl_0|altsyncram_s9h1:auto_generated|ram_block1a126~portb_address_reg0 ; fpga_core:core_inst|axis_fifo:udp_payload_fifo|altsyncram:mem_rtl_0|altsyncram_e3e1:auto_generated|ram_block1a9~porta_datain_reg0             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.070     ; 9.138      ;
; -1.163 ; fpga_core:core_inst|AD9201:u_ad9201|ram_dual:sc13|altsyncram:ram_block_rtl_0|altsyncram_s9h1:auto_generated|ram_block1a232~portb_address_reg0 ; fpga_core:core_inst|axis_fifo:udp_payload_fifo|altsyncram:mem_rtl_0|altsyncram_e3e1:auto_generated|ram_block1a13~porta_datain_reg0            ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.042     ; 9.159      ;
; -1.161 ; fpga_core:core_inst|AD9201:u_ad9201|ram_dual:sc13|altsyncram:ram_block_rtl_0|altsyncram_s9h1:auto_generated|ram_block1a232~portb_address_reg0 ; fpga_core:core_inst|axis_fifo:udp_payload_fifo|altsyncram:mem_rtl_0|altsyncram_e3e1:auto_generated|ram_block1a4~porta_datain_reg0             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.042     ; 9.157      ;
; -1.156 ; fpga_core:core_inst|AD9201:u_ad9201|ram_dual:sc13|altsyncram:ram_block_rtl_0|altsyncram_s9h1:auto_generated|ram_block1a316~portb_address_reg0 ; fpga_core:core_inst|axis_fifo:udp_payload_fifo|altsyncram:mem_rtl_0|altsyncram_e3e1:auto_generated|ram_block1a13~porta_datain_reg0            ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.054     ; 9.140      ;
; -1.155 ; fpga_core:core_inst|AD9201:u_ad9201|ram_dual:sc13|altsyncram:ram_block_rtl_0|altsyncram_s9h1:auto_generated|ram_block1a118~portb_address_reg0 ; fpga_core:core_inst|axis_fifo:udp_payload_fifo|altsyncram:mem_rtl_0|altsyncram_e3e1:auto_generated|ram_block1a0~porta_datain_reg0             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.065     ; 9.128      ;
; -1.154 ; fpga_core:core_inst|AD9201:u_ad9201|ram_dual:sc13|altsyncram:ram_block_rtl_0|altsyncram_s9h1:auto_generated|ram_block1a210~portb_address_reg0 ; fpga_core:core_inst|axis_fifo:udp_payload_fifo|altsyncram:mem_rtl_0|altsyncram_e3e1:auto_generated|ram_block1a0~porta_datain_reg0             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.075     ; 9.117      ;
; -1.154 ; fpga_core:core_inst|AD9201:u_ad9201|ram_dual:sc13|altsyncram:ram_block_rtl_0|altsyncram_s9h1:auto_generated|ram_block1a316~portb_address_reg0 ; fpga_core:core_inst|axis_fifo:udp_payload_fifo|altsyncram:mem_rtl_0|altsyncram_e3e1:auto_generated|ram_block1a4~porta_datain_reg0             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.054     ; 9.138      ;
; -1.151 ; fpga_core:core_inst|AD9201:u_ad9201|ram_dual:sc13|altsyncram:ram_block_rtl_0|altsyncram_s9h1:auto_generated|ram_block1a286~portb_address_reg0 ; fpga_core:core_inst|axis_fifo:udp_payload_fifo|altsyncram:mem_rtl_0|altsyncram_e3e1:auto_generated|ram_block1a9~porta_datain_reg0             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.073     ; 9.116      ;
; -1.149 ; fpga_core:core_inst|AD9201:u_ad9201|ram_dual:sc13|altsyncram:ram_block_rtl_0|altsyncram_s9h1:auto_generated|ram_block1a220~portb_address_reg0 ; fpga_core:core_inst|axis_fifo:udp_payload_fifo|altsyncram:mem_rtl_0|altsyncram_e3e1:auto_generated|ram_block1a9~porta_datain_reg0             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.028     ; 9.159      ;
; -1.148 ; fpga_core:core_inst|AD9201:u_ad9201|ram_dual:sc13|altsyncram:ram_block_rtl_0|altsyncram_s9h1:auto_generated|ram_block1a98~portb_address_reg0  ; fpga_core:core_inst|axis_fifo:udp_payload_fifo|altsyncram:mem_rtl_0|altsyncram_e3e1:auto_generated|ram_block1a13~porta_datain_reg0            ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.069     ; 9.117      ;
; -1.141 ; fpga_core:core_inst|AD9201:u_ad9201|ram_dual:sc13|altsyncram:ram_block_rtl_0|altsyncram_s9h1:auto_generated|ram_block1a224~portb_address_reg0 ; fpga_core:core_inst|axis_fifo:udp_payload_fifo|altsyncram:mem_rtl_0|altsyncram_e3e1:auto_generated|ram_block1a4~porta_datain_reg0             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.079     ; 9.100      ;
; -1.141 ; fpga_core:core_inst|AD9201:u_ad9201|ram_dual:sc13|altsyncram:ram_block_rtl_0|altsyncram_s9h1:auto_generated|ram_block1a224~portb_address_reg0 ; fpga_core:core_inst|axis_fifo:udp_payload_fifo|altsyncram:mem_rtl_0|altsyncram_e3e1:auto_generated|ram_block1a13~porta_datain_reg0            ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.079     ; 9.100      ;
; -1.136 ; fpga_core:core_inst|AD9201:u_ad9201|ram_dual:sc13|altsyncram:ram_block_rtl_0|altsyncram_s9h1:auto_generated|ram_block1a98~portb_address_reg0  ; fpga_core:core_inst|axis_fifo:udp_payload_fifo|altsyncram:mem_rtl_0|altsyncram_e3e1:auto_generated|ram_block1a4~porta_datain_reg0             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.069     ; 9.105      ;
; -1.130 ; fpga_core:core_inst|AD9201:u_ad9201|ram_dual:sc13|altsyncram:ram_block_rtl_0|altsyncram_s9h1:auto_generated|ram_block1a126~portb_address_reg0 ; fpga_core:core_inst|axis_fifo:udp_payload_fifo|altsyncram:mem_rtl_0|altsyncram_e3e1:auto_generated|ram_block1a0~porta_datain_reg0             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.071     ; 9.097      ;
; -1.119 ; fpga_core:core_inst|AD9201:u_ad9201|ram_dual:sc13|altsyncram:ram_block_rtl_0|altsyncram_s9h1:auto_generated|ram_block1a220~portb_address_reg0 ; fpga_core:core_inst|axis_fifo:udp_payload_fifo|altsyncram:mem_rtl_0|altsyncram_e3e1:auto_generated|ram_block1a0~porta_datain_reg0             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.029     ; 9.128      ;
; -1.111 ; fpga_core:core_inst|AD9201:u_ad9201|ram_dual:sc13|altsyncram:ram_block_rtl_0|altsyncram_s9h1:auto_generated|ram_block1a286~portb_address_reg0 ; fpga_core:core_inst|axis_fifo:udp_payload_fifo|altsyncram:mem_rtl_0|altsyncram_e3e1:auto_generated|ram_block1a0~porta_datain_reg0             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.074     ; 9.075      ;
; -1.109 ; fpga_core:core_inst|AD9201:u_ad9201|ram_dual:sc13|altsyncram:ram_block_rtl_0|altsyncram_s9h1:auto_generated|ram_block1a320~portb_address_reg0 ; fpga_core:core_inst|axis_fifo:udp_payload_fifo|altsyncram:mem_rtl_0|altsyncram_e3e1:auto_generated|ram_block1a9~porta_datain_reg0             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.060     ; 9.087      ;
; -1.098 ; fpga_core:core_inst|AD9201:u_ad9201|ram_dual:sc13|altsyncram:ram_block_rtl_0|altsyncram_s9h1:auto_generated|ram_block1a52~portb_address_reg0  ; fpga_core:core_inst|axis_fifo:udp_payload_fifo|altsyncram:mem_rtl_0|altsyncram_e3e1:auto_generated|ram_block1a9~porta_datain_reg0             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.032     ; 9.104      ;
; -1.095 ; fpga_core:core_inst|AD9201:u_ad9201|ram_dual:sc13|altsyncram:ram_block_rtl_0|altsyncram_s9h1:auto_generated|ram_block1a168~portb_address_reg0 ; fpga_core:core_inst|axis_fifo:udp_payload_fifo|altsyncram:mem_rtl_0|altsyncram_e3e1:auto_generated|ram_block1a9~porta_datain_reg0             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.077     ; 9.056      ;
; -1.079 ; fpga_core:core_inst|AD9201:u_ad9201|ram_dual:sc13|altsyncram:ram_block_rtl_0|altsyncram_s9h1:auto_generated|ram_block1a320~portb_address_reg0 ; fpga_core:core_inst|axis_fifo:udp_payload_fifo|altsyncram:mem_rtl_0|altsyncram_e3e1:auto_generated|ram_block1a0~porta_datain_reg0             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.061     ; 9.056      ;
; -1.078 ; fpga_core:core_inst|AD9201:u_ad9201|ram_dual:sc13|altsyncram:ram_block_rtl_0|altsyncram_s9h1:auto_generated|ram_block1a160~portb_address_reg0 ; fpga_core:core_inst|axis_fifo:udp_payload_fifo|altsyncram:mem_rtl_0|altsyncram_e3e1:auto_generated|ram_block1a9~porta_datain_reg0             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.101     ; 9.015      ;
; -1.068 ; fpga_core:core_inst|AD9201:u_ad9201|ram_dual:sc13|altsyncram:ram_block_rtl_0|altsyncram_s9h1:auto_generated|ram_block1a52~portb_address_reg0  ; fpga_core:core_inst|axis_fifo:udp_payload_fifo|altsyncram:mem_rtl_0|altsyncram_e3e1:auto_generated|ram_block1a0~porta_datain_reg0             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.033     ; 9.073      ;
; -1.067 ; fpga_core:core_inst|AD9201:u_ad9201|ram_dual:sc13|altsyncram:ram_block_rtl_0|altsyncram_s9h1:auto_generated|ram_block1a178~portb_address_reg0 ; fpga_core:core_inst|axis_fifo:udp_payload_fifo|altsyncram:mem_rtl_0|altsyncram_e3e1:auto_generated|ram_block1a9~porta_datain_reg0             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.098     ; 9.007      ;
; -1.065 ; fpga_core:core_inst|AD9201:u_ad9201|ram_dual:sc13|altsyncram:ram_block_rtl_0|altsyncram_s9h1:auto_generated|ram_block1a168~portb_address_reg0 ; fpga_core:core_inst|axis_fifo:udp_payload_fifo|altsyncram:mem_rtl_0|altsyncram_e3e1:auto_generated|ram_block1a0~porta_datain_reg0             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.078     ; 9.025      ;
; -1.062 ; fpga_core:core_inst|AD9201:u_ad9201|ram_dual:sc13|altsyncram:ram_block_rtl_0|altsyncram_s9h1:auto_generated|ram_block1a228~portb_address_reg0 ; fpga_core:core_inst|axis_fifo:udp_payload_fifo|altsyncram:mem_rtl_0|altsyncram_e3e1:auto_generated|ram_block1a9~porta_datain_reg0             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.048     ; 9.052      ;
; -1.056 ; fpga_core:core_inst|AD9201:u_ad9201|ram_dual:sc13|altsyncram:ram_block_rtl_0|altsyncram_s9h1:auto_generated|ram_block1a18~portb_address_reg0  ; fpga_core:core_inst|axis_fifo:udp_payload_fifo|altsyncram:mem_rtl_0|altsyncram_e3e1:auto_generated|ram_block1a9~porta_datain_reg0             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.102     ; 8.992      ;
; -1.047 ; fpga_core:core_inst|AD9201:u_ad9201|ram_dual:sc13|altsyncram:ram_block_rtl_0|altsyncram_s9h1:auto_generated|ram_block1a144~portb_address_reg0 ; fpga_core:core_inst|axis_fifo:udp_payload_fifo|altsyncram:mem_rtl_0|altsyncram_e3e1:auto_generated|ram_block1a9~porta_datain_reg0             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.079     ; 9.006      ;
; -1.043 ; fpga_core:core_inst|AD9201:u_ad9201|ram_dual:sc13|altsyncram:ram_block_rtl_0|altsyncram_s9h1:auto_generated|ram_block1a76~portb_address_reg0  ; fpga_core:core_inst|axis_fifo:udp_payload_fifo|altsyncram:mem_rtl_0|altsyncram_e3e1:auto_generated|ram_block1a9~porta_datain_reg0             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.081     ; 9.000      ;
; -1.041 ; fpga_core:core_inst|AD9201:u_ad9201|ram_dual:sc13|altsyncram:ram_block_rtl_0|altsyncram_s9h1:auto_generated|ram_block1a14~portb_address_reg0  ; fpga_core:core_inst|axis_fifo:udp_payload_fifo|altsyncram:mem_rtl_0|altsyncram_e3e1:auto_generated|ram_block1a13~porta_datain_reg0            ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.077     ; 9.002      ;
; -1.038 ; fpga_core:core_inst|AD9201:u_ad9201|ram_dual:sc13|altsyncram:ram_block_rtl_0|altsyncram_s9h1:auto_generated|ram_block1a160~portb_address_reg0 ; fpga_core:core_inst|axis_fifo:udp_payload_fifo|altsyncram:mem_rtl_0|altsyncram_e3e1:auto_generated|ram_block1a0~porta_datain_reg0             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.102     ; 8.974      ;
; -1.037 ; fpga_core:core_inst|AD9201:u_ad9201|ram_dual:sc13|altsyncram:ram_block_rtl_0|altsyncram_s9h1:auto_generated|ram_block1a178~portb_address_reg0 ; fpga_core:core_inst|axis_fifo:udp_payload_fifo|altsyncram:mem_rtl_0|altsyncram_e3e1:auto_generated|ram_block1a0~porta_datain_reg0             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.099     ; 8.976      ;
; -1.036 ; fpga_core:core_inst|AD9201:u_ad9201|contador_adhb_n:sc14|qp[5]                                                                                ; fpga_core:core_inst|AD9201:u_ad9201|ram_dual:sc13|altsyncram:ram_block_rtl_0|altsyncram_s9h1:auto_generated|ram_block1a333~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.224      ; 9.298      ;
; -1.025 ; fpga_core:core_inst|AD9201:u_ad9201|ram_dual:sc13|altsyncram:ram_block_rtl_0|altsyncram_s9h1:auto_generated|ram_block1a140~portb_address_reg0 ; fpga_core:core_inst|axis_fifo:udp_payload_fifo|altsyncram:mem_rtl_0|altsyncram_e3e1:auto_generated|ram_block1a13~porta_datain_reg0            ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.075     ; 8.988      ;
; -1.022 ; fpga_core:core_inst|AD9201:u_ad9201|ram_dual:sc13|altsyncram:ram_block_rtl_0|altsyncram_s9h1:auto_generated|ram_block1a18~portb_address_reg0  ; fpga_core:core_inst|axis_fifo:udp_payload_fifo|altsyncram:mem_rtl_0|altsyncram_e3e1:auto_generated|ram_block1a0~porta_datain_reg0             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.103     ; 8.957      ;
; -1.022 ; fpga_core:core_inst|AD9201:u_ad9201|ram_dual:sc13|altsyncram:ram_block_rtl_0|altsyncram_s9h1:auto_generated|ram_block1a228~portb_address_reg0 ; fpga_core:core_inst|axis_fifo:udp_payload_fifo|altsyncram:mem_rtl_0|altsyncram_e3e1:auto_generated|ram_block1a0~porta_datain_reg0             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.049     ; 9.011      ;
; -1.020 ; fpga_core:core_inst|AD9201:u_ad9201|ram_dual:sc13|altsyncram:ram_block_rtl_0|altsyncram_s9h1:auto_generated|ram_block1a84~portb_address_reg0  ; fpga_core:core_inst|axis_fifo:udp_payload_fifo|altsyncram:mem_rtl_0|altsyncram_e3e1:auto_generated|ram_block1a9~porta_datain_reg0             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.067     ; 8.991      ;
; -1.018 ; fpga_core:core_inst|AD9201:u_ad9201|ram_dual:sc13|altsyncram:ram_block_rtl_0|altsyncram_s9h1:auto_generated|ram_block1a14~portb_address_reg0  ; fpga_core:core_inst|axis_fifo:udp_payload_fifo|altsyncram:mem_rtl_0|altsyncram_e3e1:auto_generated|ram_block1a4~porta_datain_reg0             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.077     ; 8.979      ;
; -1.015 ; fpga_core:core_inst|AD9201:u_ad9201|contador_adhb_n:sc14|qp[5]                                                                                ; fpga_core:core_inst|AD9201:u_ad9201|ram_dual:sc13|altsyncram:ram_block_rtl_0|altsyncram_s9h1:auto_generated|ram_block1a39~portb_address_reg0  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.217      ; 9.270      ;
; -1.014 ; fpga_core:core_inst|AD9201:u_ad9201|contador_adhb_n:sc14|qp[5]                                                                                ; fpga_core:core_inst|AD9201:u_ad9201|ram_dual:sc13|altsyncram:ram_block_rtl_0|altsyncram_s9h1:auto_generated|ram_block1a317~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.210      ; 9.262      ;
; -1.007 ; fpga_core:core_inst|AD9201:u_ad9201|ram_dual:sc13|altsyncram:ram_block_rtl_0|altsyncram_s9h1:auto_generated|ram_block1a144~portb_address_reg0 ; fpga_core:core_inst|axis_fifo:udp_payload_fifo|altsyncram:mem_rtl_0|altsyncram_e3e1:auto_generated|ram_block1a0~porta_datain_reg0             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.080     ; 8.965      ;
; -1.005 ; fpga_core:core_inst|AD9201:u_ad9201|ram_dual:sc13|altsyncram:ram_block_rtl_0|altsyncram_s9h1:auto_generated|ram_block1a60~portb_address_reg0  ; fpga_core:core_inst|axis_fifo:udp_payload_fifo|altsyncram:mem_rtl_0|altsyncram_e3e1:auto_generated|ram_block1a9~porta_datain_reg0             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.013     ; 9.030      ;
; -1.004 ; fpga_core:core_inst|AD9201:u_ad9201|ram_dual:sc13|altsyncram:ram_block_rtl_0|altsyncram_s9h1:auto_generated|ram_block1a26~portb_address_reg0  ; fpga_core:core_inst|axis_fifo:udp_payload_fifo|altsyncram:mem_rtl_0|altsyncram_e3e1:auto_generated|ram_block1a9~porta_datain_reg0             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.048     ; 8.994      ;
; -1.003 ; fpga_core:core_inst|AD9201:u_ad9201|ram_dual:sc13|altsyncram:ram_block_rtl_0|altsyncram_s9h1:auto_generated|ram_block1a76~portb_address_reg0  ; fpga_core:core_inst|axis_fifo:udp_payload_fifo|altsyncram:mem_rtl_0|altsyncram_e3e1:auto_generated|ram_block1a0~porta_datain_reg0             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.082     ; 8.959      ;
; -1.002 ; fpga_core:core_inst|AD9201:u_ad9201|ram_dual:sc13|altsyncram:ram_block_rtl_0|altsyncram_s9h1:auto_generated|ram_block1a140~portb_address_reg0 ; fpga_core:core_inst|axis_fifo:udp_payload_fifo|altsyncram:mem_rtl_0|altsyncram_e3e1:auto_generated|ram_block1a4~porta_datain_reg0             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.075     ; 8.965      ;
; -0.999 ; fpga_core:core_inst|AD9201:u_ad9201|ram_dual:sc13|altsyncram:ram_block_rtl_0|altsyncram_s9h1:auto_generated|ram_block1a201~portb_address_reg0 ; fpga_core:core_inst|axis_fifo:udp_payload_fifo|altsyncram:mem_rtl_0|altsyncram_e3e1:auto_generated|ram_block1a7~porta_datain_reg0             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.066     ; 8.971      ;
; -0.993 ; fpga_core:core_inst|AD9201:u_ad9201|ram_dual:sc13|altsyncram:ram_block_rtl_0|altsyncram_s9h1:auto_generated|ram_block1a136~portb_address_reg0 ; fpga_core:core_inst|axis_fifo:udp_payload_fifo|altsyncram:mem_rtl_0|altsyncram_e3e1:auto_generated|ram_block1a9~porta_datain_reg0             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.102     ; 8.929      ;
; -0.989 ; fpga_core:core_inst|AD9201:u_ad9201|contador_adhb_n:sc14|qp[5]                                                                                ; fpga_core:core_inst|AD9201:u_ad9201|ram_dual:sc13|altsyncram:ram_block_rtl_0|altsyncram_s9h1:auto_generated|ram_block1a275~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.230      ; 9.257      ;
; -0.987 ; fpga_core:core_inst|AD9201:u_ad9201|ram_dual:sc13|altsyncram:ram_block_rtl_0|altsyncram_s9h1:auto_generated|ram_block1a161~portb_address_reg0 ; fpga_core:core_inst|axis_fifo:udp_payload_fifo|altsyncram:mem_rtl_0|altsyncram_e3e1:auto_generated|ram_block1a10~porta_datain_reg0            ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.065     ; 8.960      ;
; -0.985 ; fpga_core:core_inst|AD9201:u_ad9201|ram_dual:sc13|altsyncram:ram_block_rtl_0|altsyncram_s9h1:auto_generated|ram_block1a262~portb_address_reg0 ; fpga_core:core_inst|axis_fifo:udp_payload_fifo|altsyncram:mem_rtl_0|altsyncram_e3e1:auto_generated|ram_block1a9~porta_datain_reg0             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.054     ; 8.969      ;
; -0.981 ; fpga_core:core_inst|AD9201:u_ad9201|ram_dual:sc13|altsyncram:ram_block_rtl_0|altsyncram_s9h1:auto_generated|ram_block1a152~portb_address_reg0 ; fpga_core:core_inst|axis_fifo:udp_payload_fifo|altsyncram:mem_rtl_0|altsyncram_e3e1:auto_generated|ram_block1a9~porta_datain_reg0             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.083     ; 8.936      ;
; -0.980 ; fpga_core:core_inst|AD9201:u_ad9201|ram_dual:sc13|altsyncram:ram_block_rtl_0|altsyncram_s9h1:auto_generated|ram_block1a84~portb_address_reg0  ; fpga_core:core_inst|axis_fifo:udp_payload_fifo|altsyncram:mem_rtl_0|altsyncram_e3e1:auto_generated|ram_block1a0~porta_datain_reg0             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.068     ; 8.950      ;
; -0.974 ; fpga_core:core_inst|AD9201:u_ad9201|ram_dual:sc13|altsyncram:ram_block_rtl_0|altsyncram_s9h1:auto_generated|ram_block1a26~portb_address_reg0  ; fpga_core:core_inst|axis_fifo:udp_payload_fifo|altsyncram:mem_rtl_0|altsyncram_e3e1:auto_generated|ram_block1a0~porta_datain_reg0             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.049     ; 8.963      ;
; -0.974 ; fpga_core:core_inst|AD9201:u_ad9201|ram_dual:sc13|altsyncram:ram_block_rtl_0|altsyncram_s9h1:auto_generated|ram_block1a122~portb_address_reg0 ; fpga_core:core_inst|axis_fifo:udp_payload_fifo|altsyncram:mem_rtl_0|altsyncram_e3e1:auto_generated|ram_block1a13~porta_datain_reg0            ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.068     ; 8.944      ;
; -0.972 ; fpga_core:core_inst|AD9201:u_ad9201|ram_dual:sc13|altsyncram:ram_block_rtl_0|altsyncram_s9h1:auto_generated|ram_block1a30~portb_address_reg0  ; fpga_core:core_inst|axis_fifo:udp_payload_fifo|altsyncram:mem_rtl_0|altsyncram_e3e1:auto_generated|ram_block1a13~porta_datain_reg0            ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.079     ; 8.931      ;
; -0.971 ; fpga_core:core_inst|AD9201:u_ad9201|ram_dual:sc13|altsyncram:ram_block_rtl_0|altsyncram_s9h1:auto_generated|ram_block1a60~portb_address_reg0  ; fpga_core:core_inst|axis_fifo:udp_payload_fifo|altsyncram:mem_rtl_0|altsyncram_e3e1:auto_generated|ram_block1a0~porta_datain_reg0             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.014     ; 8.995      ;
; -0.963 ; fpga_core:core_inst|AD9201:u_ad9201|ram_dual:sc13|altsyncram:ram_block_rtl_0|altsyncram_s9h1:auto_generated|ram_block1a136~portb_address_reg0 ; fpga_core:core_inst|axis_fifo:udp_payload_fifo|altsyncram:mem_rtl_0|altsyncram_e3e1:auto_generated|ram_block1a0~porta_datain_reg0             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.103     ; 8.898      ;
; -0.957 ; fpga_core:core_inst|AD9201:u_ad9201|ram_dual:sc13|altsyncram:ram_block_rtl_0|altsyncram_s9h1:auto_generated|ram_block1a106~portb_address_reg0 ; fpga_core:core_inst|axis_fifo:udp_payload_fifo|altsyncram:mem_rtl_0|altsyncram_e3e1:auto_generated|ram_block1a13~porta_datain_reg0            ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.078     ; 8.917      ;
; -0.955 ; fpga_core:core_inst|AD9201:u_ad9201|ram_dual:sc13|altsyncram:ram_block_rtl_0|altsyncram_s9h1:auto_generated|ram_block1a262~portb_address_reg0 ; fpga_core:core_inst|axis_fifo:udp_payload_fifo|altsyncram:mem_rtl_0|altsyncram_e3e1:auto_generated|ram_block1a0~porta_datain_reg0             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.055     ; 8.938      ;
; -0.955 ; fpga_core:core_inst|AD9201:u_ad9201|ram_dual:sc13|altsyncram:ram_block_rtl_0|altsyncram_s9h1:auto_generated|ram_block1a106~portb_address_reg0 ; fpga_core:core_inst|axis_fifo:udp_payload_fifo|altsyncram:mem_rtl_0|altsyncram_e3e1:auto_generated|ram_block1a4~porta_datain_reg0             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.078     ; 8.915      ;
; -0.952 ; fpga_core:core_inst|AD9201:u_ad9201|ram_dual:sc13|altsyncram:ram_block_rtl_0|altsyncram_s9h1:auto_generated|ram_block1a304~portb_address_reg0 ; fpga_core:core_inst|axis_fifo:udp_payload_fifo|altsyncram:mem_rtl_0|altsyncram_e3e1:auto_generated|ram_block1a9~porta_datain_reg0             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.038     ; 8.952      ;
; -0.952 ; fpga_core:core_inst|AD9201:u_ad9201|ram_dual:sc13|altsyncram:ram_block_rtl_0|altsyncram_s9h1:auto_generated|ram_block1a161~portb_address_reg0 ; fpga_core:core_inst|axis_fifo:udp_payload_fifo|altsyncram:mem_rtl_0|altsyncram_e3e1:auto_generated|ram_block1a1~porta_datain_reg0             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.075     ; 8.915      ;
; -0.951 ; fpga_core:core_inst|AD9201:u_ad9201|ram_dual:sc13|altsyncram:ram_block_rtl_0|altsyncram_s9h1:auto_generated|ram_block1a152~portb_address_reg0 ; fpga_core:core_inst|axis_fifo:udp_payload_fifo|altsyncram:mem_rtl_0|altsyncram_e3e1:auto_generated|ram_block1a0~porta_datain_reg0             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.084     ; 8.905      ;
; -0.951 ; fpga_core:core_inst|AD9201:u_ad9201|ram_dual:sc13|altsyncram:ram_block_rtl_0|altsyncram_s9h1:auto_generated|ram_block1a122~portb_address_reg0 ; fpga_core:core_inst|axis_fifo:udp_payload_fifo|altsyncram:mem_rtl_0|altsyncram_e3e1:auto_generated|ram_block1a4~porta_datain_reg0             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.068     ; 8.921      ;
; -0.949 ; fpga_core:core_inst|AD9201:u_ad9201|ram_dual:sc13|altsyncram:ram_block_rtl_0|altsyncram_s9h1:auto_generated|ram_block1a30~portb_address_reg0  ; fpga_core:core_inst|axis_fifo:udp_payload_fifo|altsyncram:mem_rtl_0|altsyncram_e3e1:auto_generated|ram_block1a4~porta_datain_reg0             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.079     ; 8.908      ;
; -0.948 ; fpga_core:core_inst|AD9201:u_ad9201|ram_dual:sc13|altsyncram:ram_block_rtl_0|altsyncram_s9h1:auto_generated|ram_block1a240~portb_address_reg0 ; fpga_core:core_inst|axis_fifo:udp_payload_fifo|altsyncram:mem_rtl_0|altsyncram_e3e1:auto_generated|ram_block1a13~porta_datain_reg0            ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.080     ; 8.906      ;
; -0.947 ; fpga_core:core_inst|AD9201:u_ad9201|ram_dual:sc13|altsyncram:ram_block_rtl_0|altsyncram_s9h1:auto_generated|ram_block1a148~portb_address_reg0 ; fpga_core:core_inst|axis_fifo:udp_payload_fifo|altsyncram:mem_rtl_0|altsyncram_e3e1:auto_generated|ram_block1a13~porta_datain_reg0            ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.028     ; 8.957      ;
; -0.945 ; fpga_core:core_inst|AD9201:u_ad9201|ram_dual:sc13|altsyncram:ram_block_rtl_0|altsyncram_s9h1:auto_generated|ram_block1a148~portb_address_reg0 ; fpga_core:core_inst|axis_fifo:udp_payload_fifo|altsyncram:mem_rtl_0|altsyncram_e3e1:auto_generated|ram_block1a4~porta_datain_reg0             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.028     ; 8.955      ;
; -0.939 ; fpga_core:core_inst|AD9201:u_ad9201|ram_dual:sc13|altsyncram:ram_block_rtl_0|altsyncram_s9h1:auto_generated|ram_block1a270~portb_address_reg0 ; fpga_core:core_inst|axis_fifo:udp_payload_fifo|altsyncram:mem_rtl_0|altsyncram_e3e1:auto_generated|ram_block1a9~porta_datain_reg0             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.036     ; 8.941      ;
; -0.926 ; fpga_core:core_inst|AD9201:u_ad9201|ram_dual:sc13|altsyncram:ram_block_rtl_0|altsyncram_s9h1:auto_generated|ram_block1a202~portb_address_reg0 ; fpga_core:core_inst|axis_fifo:udp_payload_fifo|altsyncram:mem_rtl_0|altsyncram_e3e1:auto_generated|ram_block1a9~porta_datain_reg0             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.079     ; 8.885      ;
; -0.925 ; fpga_core:core_inst|AD9201:u_ad9201|ram_dual:sc13|altsyncram:ram_block_rtl_0|altsyncram_s9h1:auto_generated|ram_block1a240~portb_address_reg0 ; fpga_core:core_inst|axis_fifo:udp_payload_fifo|altsyncram:mem_rtl_0|altsyncram_e3e1:auto_generated|ram_block1a4~porta_datain_reg0             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.080     ; 8.883      ;
; -0.922 ; fpga_core:core_inst|AD9201:u_ad9201|ram_dual:sc13|altsyncram:ram_block_rtl_0|altsyncram_s9h1:auto_generated|ram_block1a302~portb_address_reg0 ; fpga_core:core_inst|axis_fifo:udp_payload_fifo|altsyncram:mem_rtl_0|altsyncram_e3e1:auto_generated|ram_block1a9~porta_datain_reg0             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.037     ; 8.923      ;
; -0.922 ; fpga_core:core_inst|AD9201:u_ad9201|ram_dual:sc13|altsyncram:ram_block_rtl_0|altsyncram_s9h1:auto_generated|ram_block1a304~portb_address_reg0 ; fpga_core:core_inst|axis_fifo:udp_payload_fifo|altsyncram:mem_rtl_0|altsyncram_e3e1:auto_generated|ram_block1a0~porta_datain_reg0             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.039     ; 8.921      ;
; -0.921 ; fpga_core:core_inst|AD9201:u_ad9201|ram_dual:sc13|altsyncram:ram_block_rtl_0|altsyncram_s9h1:auto_generated|ram_block1a268~portb_address_reg0 ; fpga_core:core_inst|axis_fifo:udp_payload_fifo|altsyncram:mem_rtl_0|altsyncram_e3e1:auto_generated|ram_block1a15~porta_datain_reg0            ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.074     ; 8.885      ;
; -0.913 ; fpga_core:core_inst|AD9201:u_ad9201|ram_dual:sc13|altsyncram:ram_block_rtl_0|altsyncram_s9h1:auto_generated|ram_block1a58~portb_address_reg0  ; fpga_core:core_inst|axis_fifo:udp_payload_fifo|altsyncram:mem_rtl_0|altsyncram_e3e1:auto_generated|ram_block1a15~porta_datain_reg0            ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.056     ; 8.895      ;
; -0.906 ; fpga_core:core_inst|AD9201:u_ad9201|ram_dual:sc13|altsyncram:ram_block_rtl_0|altsyncram_s9h1:auto_generated|ram_block1a278~portb_address_reg0 ; fpga_core:core_inst|axis_fifo:udp_payload_fifo|altsyncram:mem_rtl_0|altsyncram_e3e1:auto_generated|ram_block1a9~porta_datain_reg0             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.074     ; 8.870      ;
; -0.902 ; fpga_core:core_inst|AD9201:u_ad9201|ram_dual:sc13|altsyncram:ram_block_rtl_0|altsyncram_s9h1:auto_generated|ram_block1a66~portb_address_reg0  ; fpga_core:core_inst|axis_fifo:udp_payload_fifo|altsyncram:mem_rtl_0|altsyncram_e3e1:auto_generated|ram_block1a15~porta_datain_reg0            ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.051     ; 8.889      ;
; -0.899 ; fpga_core:core_inst|AD9201:u_ad9201|ram_dual:sc13|altsyncram:ram_block_rtl_0|altsyncram_s9h1:auto_generated|ram_block1a270~portb_address_reg0 ; fpga_core:core_inst|axis_fifo:udp_payload_fifo|altsyncram:mem_rtl_0|altsyncram_e3e1:auto_generated|ram_block1a0~porta_datain_reg0             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.037     ; 8.900      ;
; -0.896 ; fpga_core:core_inst|AD9201:u_ad9201|ram_dual:sc13|altsyncram:ram_block_rtl_0|altsyncram_s9h1:auto_generated|ram_block1a5~portb_address_reg0   ; fpga_core:core_inst|axis_fifo:udp_payload_fifo|altsyncram:mem_rtl_0|altsyncram_e3e1:auto_generated|ram_block1a14~porta_datain_reg0            ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.112     ; 8.822      ;
; -0.892 ; fpga_core:core_inst|AD9201:u_ad9201|ram_dual:sc13|altsyncram:ram_block_rtl_0|altsyncram_s9h1:auto_generated|ram_block1a302~portb_address_reg0 ; fpga_core:core_inst|axis_fifo:udp_payload_fifo|altsyncram:mem_rtl_0|altsyncram_e3e1:auto_generated|ram_block1a0~porta_datain_reg0             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.038     ; 8.892      ;
; -0.892 ; fpga_core:core_inst|AD9201:u_ad9201|ram_dual:sc13|altsyncram:ram_block_rtl_0|altsyncram_s9h1:auto_generated|ram_block1a194~portb_address_reg0 ; fpga_core:core_inst|axis_fifo:udp_payload_fifo|altsyncram:mem_rtl_0|altsyncram_e3e1:auto_generated|ram_block1a9~porta_datain_reg0             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.060     ; 8.870      ;
; -0.886 ; fpga_core:core_inst|AD9201:u_ad9201|ram_dual:sc13|altsyncram:ram_block_rtl_0|altsyncram_s9h1:auto_generated|ram_block1a202~portb_address_reg0 ; fpga_core:core_inst|axis_fifo:udp_payload_fifo|altsyncram:mem_rtl_0|altsyncram_e3e1:auto_generated|ram_block1a0~porta_datain_reg0             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.080     ; 8.844      ;
; -0.877 ; fpga_core:core_inst|AD9201:u_ad9201|ram_dual:sc13|altsyncram:ram_block_rtl_0|altsyncram_s9h1:auto_generated|ram_block1a127~portb_address_reg0 ; fpga_core:core_inst|axis_fifo:udp_payload_fifo|altsyncram:mem_rtl_0|altsyncram_e3e1:auto_generated|ram_block1a10~porta_datain_reg0            ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.104     ; 8.811      ;
; -0.876 ; fpga_core:core_inst|AD9201:u_ad9201|ram_dual:sc13|altsyncram:ram_block_rtl_0|altsyncram_s9h1:auto_generated|ram_block1a278~portb_address_reg0 ; fpga_core:core_inst|axis_fifo:udp_payload_fifo|altsyncram:mem_rtl_0|altsyncram_e3e1:auto_generated|ram_block1a0~porta_datain_reg0             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.075     ; 8.839      ;
; -0.870 ; fpga_core:core_inst|AD9201:u_ad9201|ram_dual:sc13|altsyncram:ram_block_rtl_0|altsyncram_s9h1:auto_generated|ram_block1a72~portb_address_reg0  ; fpga_core:core_inst|axis_fifo:udp_payload_fifo|altsyncram:mem_rtl_0|altsyncram_e3e1:auto_generated|ram_block1a13~porta_datain_reg0            ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.085     ; 8.823      ;
; -0.867 ; fpga_core:core_inst|AD9201:u_ad9201|ram_dual:sc13|altsyncram:ram_block_rtl_0|altsyncram_s9h1:auto_generated|ram_block1a328~portb_address_reg0 ; fpga_core:core_inst|axis_fifo:udp_payload_fifo|altsyncram:mem_rtl_0|altsyncram_e3e1:auto_generated|ram_block1a9~porta_datain_reg0             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.082     ; 8.823      ;
; -0.863 ; fpga_core:core_inst|AD9201:u_ad9201|ram_dual:sc13|altsyncram:ram_block_rtl_0|altsyncram_s9h1:auto_generated|ram_block1a56~portb_address_reg0  ; fpga_core:core_inst|axis_fifo:udp_payload_fifo|altsyncram:mem_rtl_0|altsyncram_e3e1:auto_generated|ram_block1a13~porta_datain_reg0            ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.057     ; 8.844      ;
; -0.862 ; fpga_core:core_inst|AD9201:u_ad9201|ram_dual:sc13|altsyncram:ram_block_rtl_0|altsyncram_s9h1:auto_generated|ram_block1a194~portb_address_reg0 ; fpga_core:core_inst|axis_fifo:udp_payload_fifo|altsyncram:mem_rtl_0|altsyncram_e3e1:auto_generated|ram_block1a0~porta_datain_reg0             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.061     ; 8.839      ;
; -0.858 ; fpga_core:core_inst|AD9201:u_ad9201|ram_dual:sc13|altsyncram:ram_block_rtl_0|altsyncram_s9h1:auto_generated|ram_block1a142~portb_address_reg0 ; fpga_core:core_inst|axis_fifo:udp_payload_fifo|altsyncram:mem_rtl_0|altsyncram_e3e1:auto_generated|ram_block1a15~porta_datain_reg0            ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.059     ; 8.837      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                   ; To Node                                                                                                                                                                                                                     ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; 0.030 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rgmii_tx_clk_1 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|oddr:clk_oddr_inst|altddio_out:altddio_out_inst|ddio_out_86d:auto_generated|ddio_outa[0]~DFFHI ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 2.000        ; -0.236     ; 1.325      ;
; 0.306 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rgmii_tx_clk_2 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|oddr:clk_oddr_inst|altddio_out:altddio_out_inst|ddio_out_86d:auto_generated|ddio_outa[0]~DFFLO ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 2.000        ; -0.225     ; 1.352      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'enet0_rx_clk_125m'                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                              ; To Node                                                                                                                                                                                                                                             ; Launch Clock           ; Latch Clock       ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------+--------------+------------+------------+
; 0.859 ; ENET0_RX_DATA[2]                                                                                                                                                       ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_cell_h[3] ; virt_enet0_rx_clk_125m ; enet0_rx_clk_125m ; 2.000        ; 2.878      ; 2.767      ;
; 0.885 ; ENET0_RX_DV                                                                                                                                                            ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_cell_h[0] ; virt_enet0_rx_clk_125m ; enet0_rx_clk_125m ; 2.000        ; 2.878      ; 2.741      ;
; 0.893 ; ENET0_RX_DATA[0]                                                                                                                                                       ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_cell_h[1] ; virt_enet0_rx_clk_125m ; enet0_rx_clk_125m ; 2.000        ; 2.911      ; 2.766      ;
; 0.944 ; ENET0_RX_DATA[1]                                                                                                                                                       ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_cell_h[2] ; virt_enet0_rx_clk_125m ; enet0_rx_clk_125m ; 2.000        ; 2.911      ; 2.715      ;
; 0.944 ; ENET0_RX_DATA[2]                                                                                                                                                       ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_cell_l[3] ; virt_enet0_rx_clk_125m ; enet0_rx_clk_125m ; 2.000        ; 2.962      ; 2.766      ;
; 0.955 ; ENET0_RX_DATA[3]                                                                                                                                                       ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_cell_h[4] ; virt_enet0_rx_clk_125m ; enet0_rx_clk_125m ; 2.000        ; 2.914      ; 2.707      ;
; 0.966 ; ENET0_RX_DV                                                                                                                                                            ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_cell_l[0] ; virt_enet0_rx_clk_125m ; enet0_rx_clk_125m ; 2.000        ; 2.962      ; 2.744      ;
; 0.980 ; ENET0_RX_DATA[0]                                                                                                                                                       ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_cell_l[1] ; virt_enet0_rx_clk_125m ; enet0_rx_clk_125m ; 2.000        ; 2.996      ; 2.764      ;
; 1.033 ; ENET0_RX_DATA[1]                                                                                                                                                       ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_cell_l[2] ; virt_enet0_rx_clk_125m ; enet0_rx_clk_125m ; 2.000        ; 2.996      ; 2.711      ;
; 1.042 ; ENET0_RX_DATA[3]                                                                                                                                                       ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_cell_l[4] ; virt_enet0_rx_clk_125m ; enet0_rx_clk_125m ; 2.000        ; 2.999      ; 2.705      ;
; 1.693 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[7]                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ecd1:auto_generated|ram_block1a16~porta_we_reg                                                     ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; 0.261      ; 6.606      ;
; 1.693 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[7]                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ecd1:auto_generated|ram_block1a16~porta_address_reg0                                               ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; 0.261      ; 6.606      ;
; 1.695 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[7]                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ecd1:auto_generated|ram_block1a16~porta_datain_reg0                                                ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; 0.267      ; 6.610      ;
; 1.700 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[7]                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ecd1:auto_generated|ram_block1a1~porta_we_reg                                                      ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; 0.245      ; 6.583      ;
; 1.700 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[7]                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ecd1:auto_generated|ram_block1a1~porta_address_reg0                                                ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; 0.245      ; 6.583      ;
; 1.700 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[7]                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ecd1:auto_generated|ram_block1a5~porta_we_reg                                                      ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; 0.253      ; 6.591      ;
; 1.700 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[7]                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ecd1:auto_generated|ram_block1a5~porta_address_reg0                                                ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; 0.253      ; 6.591      ;
; 1.702 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[7]                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ecd1:auto_generated|ram_block1a5~porta_datain_reg0                                                 ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; 0.259      ; 6.595      ;
; 1.702 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[7]                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ecd1:auto_generated|ram_block1a1~porta_datain_reg0                                                 ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; 0.251      ; 6.587      ;
; 1.703 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[6]                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ecd1:auto_generated|ram_block1a16~porta_we_reg                                                     ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; 0.261      ; 6.596      ;
; 1.703 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[6]                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ecd1:auto_generated|ram_block1a16~porta_address_reg0                                               ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; 0.261      ; 6.596      ;
; 1.704 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[6]                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ecd1:auto_generated|ram_block1a16~porta_datain_reg0                                                ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; 0.267      ; 6.601      ;
; 1.713 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[6]                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ecd1:auto_generated|ram_block1a1~porta_we_reg                                                      ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; 0.245      ; 6.570      ;
; 1.713 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[6]                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ecd1:auto_generated|ram_block1a1~porta_address_reg0                                                ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; 0.245      ; 6.570      ;
; 1.713 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[6]                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ecd1:auto_generated|ram_block1a5~porta_we_reg                                                      ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; 0.253      ; 6.578      ;
; 1.713 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[6]                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ecd1:auto_generated|ram_block1a5~porta_address_reg0                                                ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; 0.253      ; 6.578      ;
; 1.715 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[6]                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ecd1:auto_generated|ram_block1a5~porta_datain_reg0                                                 ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; 0.259      ; 6.582      ;
; 1.715 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[6]                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ecd1:auto_generated|ram_block1a1~porta_datain_reg0                                                 ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; 0.251      ; 6.574      ;
; 1.723 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[7]                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ecd1:auto_generated|ram_block1a13~porta_we_reg                                                     ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; 0.259      ; 6.574      ;
; 1.723 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[7]                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ecd1:auto_generated|ram_block1a13~porta_address_reg0                                               ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; 0.259      ; 6.574      ;
; 1.725 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[7]                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ecd1:auto_generated|ram_block1a13~porta_datain_reg0                                                ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; 0.265      ; 6.578      ;
; 1.734 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[7]                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ecd1:auto_generated|ram_block1a6~porta_we_reg                                                      ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; 0.262      ; 6.566      ;
; 1.734 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[7]                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ecd1:auto_generated|ram_block1a6~porta_address_reg0                                                ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; 0.262      ; 6.566      ;
; 1.734 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[6]                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ecd1:auto_generated|ram_block1a13~porta_we_reg                                                     ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; 0.259      ; 6.563      ;
; 1.734 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[6]                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ecd1:auto_generated|ram_block1a13~porta_address_reg0                                               ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; 0.259      ; 6.563      ;
; 1.735 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[6]                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ecd1:auto_generated|ram_block1a13~porta_datain_reg0                                                ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; 0.265      ; 6.568      ;
; 1.736 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[7]                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ecd1:auto_generated|ram_block1a6~porta_datain_reg0                                                 ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; 0.268      ; 6.570      ;
; 1.738 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[7]                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ecd1:auto_generated|ram_block1a11~porta_we_reg                                                     ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; 0.248      ; 6.548      ;
; 1.738 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[7]                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ecd1:auto_generated|ram_block1a11~porta_address_reg0                                               ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; 0.248      ; 6.548      ;
; 1.740 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[7]                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ecd1:auto_generated|ram_block1a11~porta_datain_reg0                                                ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; 0.254      ; 6.552      ;
; 1.743 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[6]                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ecd1:auto_generated|ram_block1a6~porta_we_reg                                                      ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; 0.262      ; 6.557      ;
; 1.743 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[6]                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ecd1:auto_generated|ram_block1a6~porta_address_reg0                                                ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; 0.262      ; 6.557      ;
; 1.744 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[6]                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ecd1:auto_generated|ram_block1a6~porta_datain_reg0                                                 ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; 0.268      ; 6.562      ;
; 1.748 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[6]                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ecd1:auto_generated|ram_block1a11~porta_we_reg                                                     ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; 0.248      ; 6.538      ;
; 1.748 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[6]                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ecd1:auto_generated|ram_block1a11~porta_address_reg0                                               ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; 0.248      ; 6.538      ;
; 1.749 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[6]                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ecd1:auto_generated|ram_block1a11~porta_datain_reg0                                                ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; 0.254      ; 6.543      ;
; 1.765 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[7]                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ecd1:auto_generated|ram_block1a3~porta_we_reg                                                      ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; 0.263      ; 6.536      ;
; 1.765 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[7]                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ecd1:auto_generated|ram_block1a3~porta_address_reg0                                                ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; 0.263      ; 6.536      ;
; 1.767 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[7]                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ecd1:auto_generated|ram_block1a3~porta_datain_reg0                                                 ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; 0.269      ; 6.540      ;
; 1.774 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[6]                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ecd1:auto_generated|ram_block1a3~porta_we_reg                                                      ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; 0.263      ; 6.527      ;
; 1.774 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[6]                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ecd1:auto_generated|ram_block1a3~porta_address_reg0                                                ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; 0.263      ; 6.527      ;
; 1.775 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[6]                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ecd1:auto_generated|ram_block1a3~porta_datain_reg0                                                 ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; 0.269      ; 6.532      ;
; 1.994 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[0] ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                                                            ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.078     ; 5.926      ;
; 1.994 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[7]                              ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ecd1:auto_generated|ram_block1a16~porta_we_reg                                                     ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; 0.261      ; 6.305      ;
; 1.994 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[7]                              ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ecd1:auto_generated|ram_block1a16~porta_address_reg0                                               ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; 0.261      ; 6.305      ;
; 1.995 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[7]                              ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ecd1:auto_generated|ram_block1a16~porta_datain_reg0                                                ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; 0.267      ; 6.310      ;
; 2.010 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[7]                              ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ecd1:auto_generated|ram_block1a5~porta_we_reg                                                      ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; 0.253      ; 6.281      ;
; 2.010 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[7]                              ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ecd1:auto_generated|ram_block1a5~porta_address_reg0                                                ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; 0.253      ; 6.281      ;
; 2.010 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[1] ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                                                            ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.080     ; 5.908      ;
; 2.011 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[7]                              ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ecd1:auto_generated|ram_block1a5~porta_datain_reg0                                                 ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; 0.259      ; 6.286      ;
; 2.011 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[7]                              ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ecd1:auto_generated|ram_block1a1~porta_we_reg                                                      ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; 0.245      ; 6.272      ;
; 2.011 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[7]                              ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ecd1:auto_generated|ram_block1a1~porta_address_reg0                                                ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; 0.245      ; 6.272      ;
; 2.012 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[7]                              ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ecd1:auto_generated|ram_block1a1~porta_datain_reg0                                                 ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; 0.251      ; 6.277      ;
; 2.012 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[2] ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                                                            ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.079     ; 5.907      ;
; 2.015 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[6]                              ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ecd1:auto_generated|ram_block1a16~porta_we_reg                                                     ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; 0.261      ; 6.284      ;
; 2.015 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[6]                              ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ecd1:auto_generated|ram_block1a16~porta_address_reg0                                               ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; 0.261      ; 6.284      ;
; 2.016 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[6]                              ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ecd1:auto_generated|ram_block1a16~porta_datain_reg0                                                ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; 0.267      ; 6.289      ;
; 2.019 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[7]                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ecd1:auto_generated|ram_block1a4~porta_we_reg                                                      ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; 0.256      ; 6.275      ;
; 2.019 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[7]                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ecd1:auto_generated|ram_block1a4~porta_address_reg0                                                ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; 0.256      ; 6.275      ;
; 2.021 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[7]                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ecd1:auto_generated|ram_block1a4~porta_datain_reg0                                                 ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; 0.262      ; 6.279      ;
; 2.023 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[8]                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ecd1:auto_generated|ram_block1a16~porta_we_reg                                                     ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; 0.261      ; 6.276      ;
; 2.023 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[8]                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ecd1:auto_generated|ram_block1a16~porta_address_reg0                                               ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; 0.261      ; 6.276      ;
; 2.024 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[8]                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ecd1:auto_generated|ram_block1a16~porta_datain_reg0                                                ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; 0.267      ; 6.281      ;
; 2.025 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[7]                              ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ecd1:auto_generated|ram_block1a13~porta_we_reg                                                     ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; 0.259      ; 6.272      ;
; 2.025 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[7]                              ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ecd1:auto_generated|ram_block1a13~porta_address_reg0                                               ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; 0.259      ; 6.272      ;
; 2.026 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[7]                              ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ecd1:auto_generated|ram_block1a13~porta_datain_reg0                                                ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; 0.265      ; 6.277      ;
; 2.031 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[6]                              ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ecd1:auto_generated|ram_block1a5~porta_we_reg                                                      ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; 0.253      ; 6.260      ;
; 2.031 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[6]                              ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ecd1:auto_generated|ram_block1a5~porta_address_reg0                                                ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; 0.253      ; 6.260      ;
; 2.031 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[8]                              ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ecd1:auto_generated|ram_block1a16~porta_we_reg                                                     ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; 0.261      ; 6.268      ;
; 2.031 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[8]                              ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ecd1:auto_generated|ram_block1a16~porta_address_reg0                                               ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; 0.261      ; 6.268      ;
; 2.032 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[6]                              ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ecd1:auto_generated|ram_block1a5~porta_datain_reg0                                                 ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; 0.259      ; 6.265      ;
; 2.032 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[6]                              ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ecd1:auto_generated|ram_block1a1~porta_we_reg                                                      ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; 0.245      ; 6.251      ;
; 2.032 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[6]                              ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ecd1:auto_generated|ram_block1a1~porta_address_reg0                                                ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; 0.245      ; 6.251      ;
; 2.032 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[6]                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ecd1:auto_generated|ram_block1a4~porta_we_reg                                                      ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; 0.256      ; 6.262      ;
; 2.032 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[6]                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ecd1:auto_generated|ram_block1a4~porta_address_reg0                                                ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; 0.256      ; 6.262      ;
; 2.032 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[8]                              ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ecd1:auto_generated|ram_block1a16~porta_datain_reg0                                                ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; 0.267      ; 6.273      ;
; 2.033 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[6]                              ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ecd1:auto_generated|ram_block1a1~porta_datain_reg0                                                 ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; 0.251      ; 6.256      ;
; 2.034 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[7]                              ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ecd1:auto_generated|ram_block1a6~porta_we_reg                                                      ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; 0.262      ; 6.266      ;
; 2.034 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[7]                              ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ecd1:auto_generated|ram_block1a6~porta_address_reg0                                                ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; 0.262      ; 6.266      ;
; 2.034 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[6]                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ecd1:auto_generated|ram_block1a4~porta_datain_reg0                                                 ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; 0.262      ; 6.266      ;
; 2.035 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[7]                              ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ecd1:auto_generated|ram_block1a6~porta_datain_reg0                                                 ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; 0.268      ; 6.271      ;
; 2.039 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[8]                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ecd1:auto_generated|ram_block1a5~porta_we_reg                                                      ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; 0.253      ; 6.252      ;
; 2.039 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[8]                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ecd1:auto_generated|ram_block1a5~porta_address_reg0                                                ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; 0.253      ; 6.252      ;
; 2.039 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[7]                              ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ecd1:auto_generated|ram_block1a11~porta_we_reg                                                     ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; 0.248      ; 6.247      ;
; 2.039 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[7]                              ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ecd1:auto_generated|ram_block1a11~porta_address_reg0                                               ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; 0.248      ; 6.247      ;
; 2.040 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[7]                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ecd1:auto_generated|ram_block1a14~porta_we_reg                                                     ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; 0.257      ; 6.255      ;
; 2.040 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[7]                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ecd1:auto_generated|ram_block1a14~porta_address_reg0                                               ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; 0.257      ; 6.255      ;
; 2.040 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[8]                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ecd1:auto_generated|ram_block1a5~porta_datain_reg0                                                 ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; 0.259      ; 6.257      ;
; 2.040 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[8]                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ecd1:auto_generated|ram_block1a1~porta_we_reg                                                      ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; 0.245      ; 6.243      ;
; 2.040 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[8]                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ecd1:auto_generated|ram_block1a1~porta_address_reg0                                                ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; 0.245      ; 6.243      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'enet0_tx_clk_125m'                                                                                                                                  ;
+-------+---------------------------------------------+------------------+---------------------------------------------+-------------------+--------------+------------+------------+
; Slack ; From Node                                   ; To Node          ; Launch Clock                                ; Latch Clock       ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------+------------------+---------------------------------------------+-------------------+--------------+------------+------------+
; 3.794 ; altpll_component|auto_generated|pll1|clk[0] ; ENET0_TX_DATA[0] ; altpll_component|auto_generated|pll1|clk[0] ; enet0_tx_clk_125m ; 8.000        ; 4.158      ; 7.344      ;
; 3.817 ; altpll_component|auto_generated|pll1|clk[0] ; ENET0_TX_DATA[2] ; altpll_component|auto_generated|pll1|clk[0] ; enet0_tx_clk_125m ; 8.000        ; 4.158      ; 7.321      ;
; 3.817 ; altpll_component|auto_generated|pll1|clk[0] ; ENET0_TX_DATA[3] ; altpll_component|auto_generated|pll1|clk[0] ; enet0_tx_clk_125m ; 8.000        ; 4.158      ; 7.321      ;
; 3.825 ; altpll_component|auto_generated|pll1|clk[0] ; ENET0_TX_EN      ; altpll_component|auto_generated|pll1|clk[0] ; enet0_tx_clk_125m ; 8.000        ; 4.158      ; 7.313      ;
; 3.846 ; altpll_component|auto_generated|pll1|clk[0] ; ENET0_TX_DATA[0] ; altpll_component|auto_generated|pll1|clk[0] ; enet0_tx_clk_125m ; 8.000        ; 4.158      ; 7.292      ;
; 3.848 ; altpll_component|auto_generated|pll1|clk[0] ; ENET0_TX_DATA[1] ; altpll_component|auto_generated|pll1|clk[0] ; enet0_tx_clk_125m ; 8.000        ; 4.158      ; 7.290      ;
; 3.869 ; altpll_component|auto_generated|pll1|clk[0] ; ENET0_TX_DATA[2] ; altpll_component|auto_generated|pll1|clk[0] ; enet0_tx_clk_125m ; 8.000        ; 4.158      ; 7.269      ;
; 3.869 ; altpll_component|auto_generated|pll1|clk[0] ; ENET0_TX_DATA[3] ; altpll_component|auto_generated|pll1|clk[0] ; enet0_tx_clk_125m ; 8.000        ; 4.158      ; 7.269      ;
; 3.878 ; altpll_component|auto_generated|pll1|clk[0] ; ENET0_TX_EN      ; altpll_component|auto_generated|pll1|clk[0] ; enet0_tx_clk_125m ; 8.000        ; 4.158      ; 7.260      ;
; 3.901 ; altpll_component|auto_generated|pll1|clk[0] ; ENET0_TX_DATA[1] ; altpll_component|auto_generated|pll1|clk[0] ; enet0_tx_clk_125m ; 8.000        ; 4.158      ; 7.237      ;
+-------+---------------------------------------------+------------------+---------------------------------------------+-------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                       ; To Node                                                                                                                                                                                                            ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; 0.316 ; fpga_core:core_inst|axis_fifo:udp_payload_fifo|wr_ptr_reg[10]                                                                                                                   ; fpga_core:core_inst|axis_fifo:udp_payload_fifo|altsyncram:mem_rtl_0|altsyncram_e3e1:auto_generated|ram_block1a17~porta_address_reg0                                                                                ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.445      ; 0.983      ;
; 0.354 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[31]                                         ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_tel1:auto_generated|ram_block1a3~porta_datain_reg0  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.436      ; 1.012      ;
; 0.356 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[3]                                          ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_tel1:auto_generated|ram_block1a3~porta_datain_reg0  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.437      ; 1.015      ;
; 0.356 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[35]                                         ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_tel1:auto_generated|ram_block1a3~porta_datain_reg0  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.437      ; 1.015      ;
; 0.356 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[16]                                         ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_tel1:auto_generated|ram_block1a0~porta_datain_reg0  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.436      ; 1.014      ;
; 0.357 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|axis_fifo:payload_fifo|wr_ptr_commit_reg[0]                              ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|axis_fifo:payload_fifo|altsyncram:mem_rtl_0|altsyncram_e3e1:auto_generated|ram_block1a16~porta_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.452      ; 1.031      ;
; 0.358 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[9]                                          ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_tel1:auto_generated|ram_block1a0~porta_datain_reg0  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.436      ; 1.016      ;
; 0.359 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[41]                                         ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_tel1:auto_generated|ram_block1a0~porta_datain_reg0  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.437      ; 1.018      ;
; 0.360 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[7]                                          ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_tel1:auto_generated|ram_block1a3~porta_datain_reg0  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.436      ; 1.018      ;
; 0.360 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[8]                                          ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_tel1:auto_generated|ram_block1a0~porta_datain_reg0  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.436      ; 1.018      ;
; 0.365 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[43]                                         ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_tel1:auto_generated|ram_block1a3~porta_datain_reg0  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.437      ; 1.024      ;
; 0.365 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_ip_reg[16]                                          ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:ip_addr_mem_rtl_0|altsyncram_tdi1:auto_generated|ram_block1a1~porta_datain_reg0   ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.438      ; 1.025      ;
; 0.367 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[27]                                         ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_tel1:auto_generated|ram_block1a3~porta_datain_reg0  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.436      ; 1.025      ;
; 0.367 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[36]                                         ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_tel1:auto_generated|ram_block1a0~porta_datain_reg0  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.436      ; 1.025      ;
; 0.367 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[2]                                          ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_tel1:auto_generated|ram_block1a2~porta_datain_reg0  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.430      ; 1.019      ;
; 0.368 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[11]                                         ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_tel1:auto_generated|ram_block1a3~porta_datain_reg0  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.437      ; 1.027      ;
; 0.370 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|axis_fifo:payload_fifo|wr_ptr_commit_reg[3]                              ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|axis_fifo:payload_fifo|altsyncram:mem_rtl_0|altsyncram_e3e1:auto_generated|ram_block1a16~porta_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.452      ; 1.044      ;
; 0.371 ; fpga_core:core_inst|axis_fifo:udp_payload_fifo|wr_ptr_reg[2]                                                                                                                    ; fpga_core:core_inst|axis_fifo:udp_payload_fifo|altsyncram:mem_rtl_0|altsyncram_e3e1:auto_generated|ram_block1a17~porta_address_reg0                                                                                ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.444      ; 1.037      ;
; 0.373 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[15]                                         ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_tel1:auto_generated|ram_block1a3~porta_datain_reg0  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.436      ; 1.031      ;
; 0.373 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[19]                                         ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_tel1:auto_generated|ram_block1a3~porta_datain_reg0  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.437      ; 1.032      ;
; 0.373 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[24]                                         ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_tel1:auto_generated|ram_block1a0~porta_datain_reg0  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.436      ; 1.031      ;
; 0.373 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_ip_reg[11]                                          ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:ip_addr_mem_rtl_0|altsyncram_tdi1:auto_generated|ram_block1a1~porta_datain_reg0   ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.438      ; 1.033      ;
; 0.374 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_ip_reg[14]                                          ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:ip_addr_mem_rtl_0|altsyncram_tdi1:auto_generated|ram_block1a1~porta_datain_reg0   ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.438      ; 1.034      ;
; 0.375 ; fpga_core:core_inst|axis_fifo:udp_payload_fifo|wr_ptr_reg[6]                                                                                                                    ; fpga_core:core_inst|axis_fifo:udp_payload_fifo|altsyncram:mem_rtl_0|altsyncram_e3e1:auto_generated|ram_block1a17~porta_address_reg0                                                                                ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.443      ; 1.040      ;
; 0.375 ; fpga_core:core_inst|AD9201:u_ad9201|contador_adhb_n:sc14|qp[8]                                                                                                                  ; fpga_core:core_inst|AD9201:u_ad9201|ram_dual:sc13|altsyncram:ram_block_rtl_0|altsyncram_s9h1:auto_generated|ram_block1a208~portb_address_reg0                                                                      ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.438      ; 1.035      ;
; 0.375 ; fpga_core:core_inst|axis_fifo:udp_payload_fifo|rd_ptr_reg[12]                                                                                                                   ; fpga_core:core_inst|axis_fifo:udp_payload_fifo|altsyncram:mem_rtl_0|altsyncram_e3e1:auto_generated|ram_block1a12~portb_address_reg0                                                                                ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.378      ; 0.975      ;
; 0.375 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[23]                                         ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_tel1:auto_generated|ram_block1a3~porta_datain_reg0  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.436      ; 1.033      ;
; 0.376 ; fpga_core:core_inst|axis_fifo:udp_payload_fifo|wr_ptr_reg[1]                                                                                                                    ; fpga_core:core_inst|axis_fifo:udp_payload_fifo|altsyncram:mem_rtl_0|altsyncram_e3e1:auto_generated|ram_block1a17~porta_address_reg0                                                                                ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.444      ; 1.042      ;
; 0.376 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[39]                                         ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_tel1:auto_generated|ram_block1a3~porta_datain_reg0  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.436      ; 1.034      ;
; 0.377 ; fpga_core:core_inst|AD9201:u_ad9201|contador_adhb_n:sc6|qp[11]                                                                                                                  ; fpga_core:core_inst|AD9201:u_ad9201|ram_dual:sc13|altsyncram:ram_block_rtl_0|altsyncram_s9h1:auto_generated|ram_block1a37~porta_datain_reg0                                                                        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.443      ; 1.042      ;
; 0.377 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_ip_reg[15]                                          ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:ip_addr_mem_rtl_0|altsyncram_tdi1:auto_generated|ram_block1a1~porta_datain_reg0   ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.438      ; 1.037      ;
; 0.379 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|axis_fifo:payload_fifo|rd_ptr_reg[12]                                    ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|axis_fifo:payload_fifo|altsyncram:mem_rtl_0|altsyncram_e3e1:auto_generated|ram_block1a16~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.387      ; 0.988      ;
; 0.380 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_ip_reg[17]                                          ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:ip_addr_mem_rtl_0|altsyncram_tdi1:auto_generated|ram_block1a1~porta_datain_reg0   ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.438      ; 1.040      ;
; 0.381 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|axis_fifo:payload_fifo|rd_ptr_reg[10]                                    ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|axis_fifo:payload_fifo|altsyncram:mem_rtl_0|altsyncram_e3e1:auto_generated|ram_block1a16~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.387      ; 0.990      ;
; 0.381 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|axis_fifo:payload_fifo|wr_ptr_commit_reg[2]                              ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|axis_fifo:payload_fifo|altsyncram:mem_rtl_0|altsyncram_e3e1:auto_generated|ram_block1a16~porta_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.452      ; 1.055      ;
; 0.381 ; fpga_core:core_inst|axis_fifo:udp_payload_fifo|wr_ptr_reg[7]                                                                                                                    ; fpga_core:core_inst|axis_fifo:udp_payload_fifo|altsyncram:mem_rtl_0|altsyncram_e3e1:auto_generated|ram_block1a17~porta_address_reg0                                                                                ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.443      ; 1.046      ;
; 0.385 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[17]                                         ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_tel1:auto_generated|ram_block1a0~porta_datain_reg0  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.436      ; 1.043      ;
; 0.386 ; fpga_core:core_inst|axis_fifo:udp_payload_fifo|wr_ptr_reg[8]                                                                                                                    ; fpga_core:core_inst|axis_fifo:udp_payload_fifo|altsyncram:mem_rtl_0|altsyncram_e3e1:auto_generated|ram_block1a17~porta_address_reg0                                                                                ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.443      ; 1.051      ;
; 0.386 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[33]                                         ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_tel1:auto_generated|ram_block1a0~porta_datain_reg0  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.436      ; 1.044      ;
; 0.387 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_ip_reg[13]                                          ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:ip_addr_mem_rtl_0|altsyncram_tdi1:auto_generated|ram_block1a1~porta_datain_reg0   ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.438      ; 1.047      ;
; 0.389 ; fpga_core:core_inst|axis_fifo:udp_payload_fifo|rd_ptr_reg[10]                                                                                                                   ; fpga_core:core_inst|axis_fifo:udp_payload_fifo|altsyncram:mem_rtl_0|altsyncram_e3e1:auto_generated|ram_block1a12~portb_address_reg0                                                                                ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.378      ; 0.989      ;
; 0.390 ; fpga_core:core_inst|axis_fifo:udp_payload_fifo|wr_ptr_reg[9]                                                                                                                    ; fpga_core:core_inst|axis_fifo:udp_payload_fifo|altsyncram:mem_rtl_0|altsyncram_e3e1:auto_generated|ram_block1a17~porta_address_reg0                                                                                ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.443      ; 1.055      ;
; 0.390 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_ip_reg[28]                                          ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:ip_addr_mem_rtl_0|altsyncram_tdi1:auto_generated|ram_block1a0~porta_datain_reg0   ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.437      ; 1.049      ;
; 0.391 ; fpga_core:core_inst|AD9201:u_ad9201|contador_adhb_n:sc14|qp[6]                                                                                                                  ; fpga_core:core_inst|AD9201:u_ad9201|ram_dual:sc13|altsyncram:ram_block_rtl_0|altsyncram_s9h1:auto_generated|ram_block1a208~portb_address_reg0                                                                      ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.438      ; 1.051      ;
; 0.392 ; fpga_core:core_inst|axis_fifo:udp_payload_fifo|wr_ptr_reg[3]                                                                                                                    ; fpga_core:core_inst|axis_fifo:udp_payload_fifo|altsyncram:mem_rtl_0|altsyncram_e3e1:auto_generated|ram_block1a17~porta_address_reg0                                                                                ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.444      ; 1.058      ;
; 0.393 ; fpga_core:core_inst|AD9201:u_ad9201|registro_paralelo_multifuncion:sc7|qp[6]                                                                                                    ; fpga_core:core_inst|AD9201:u_ad9201|ram_dual:sc13|altsyncram:ram_block_rtl_0|altsyncram_s9h1:auto_generated|ram_block1a6~porta_datain_reg0                                                                         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.446      ; 1.061      ;
; 0.393 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|axis_fifo:payload_fifo|wr_ptr_commit_reg[1]                              ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|axis_fifo:payload_fifo|altsyncram:mem_rtl_0|altsyncram_e3e1:auto_generated|ram_block1a16~porta_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.452      ; 1.067      ;
; 0.396 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_ip_reg[3]                                           ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:ip_addr_mem_rtl_0|altsyncram_tdi1:auto_generated|ram_block1a1~porta_datain_reg0   ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.440      ; 1.058      ;
; 0.401 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[1]                                                  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[1]                                                                                     ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[3]                                                  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[3]                                                                                     ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[5]                                                  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[5]                                                                                     ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[7]                                                  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[7]                                                                                     ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|speed_reg[1]                                                                      ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|speed_reg[1]                                                                                                         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rx_speed_count_2[0]                                                               ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rx_speed_count_2[0]                                                                                                  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rx_speed_count_2[1]                                                               ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rx_speed_count_2[1]                                                                                                  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; fpga_core:core_inst|axis_fifo:udp_payload_fifo|drop_frame_reg                                                                                                                   ; fpga_core:core_inst|axis_fifo:udp_payload_fifo|drop_frame_reg                                                                                                                                                      ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; fpga_core:core_inst|AD9201:u_ad9201|fsm_axis:sc11|qp[1]                                                                                                                         ; fpga_core:core_inst|AD9201:u_ad9201|fsm_axis:sc11|qp[1]                                                                                                                                                            ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; fpga_core:core_inst|AD9201:u_ad9201|fsm_axis:sc11|qp[0]                                                                                                                         ; fpga_core:core_inst|AD9201:u_ad9201|fsm_axis:sc11|qp[0]                                                                                                                                                            ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; fpga_core:core_inst|AD9201:u_ad9201|fsm_ram:sc15|qp[0]                                                                                                                          ; fpga_core:core_inst|AD9201:u_ad9201|fsm_ram:sc15|qp[0]                                                                                                                                                             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; fpga_core:core_inst|AD9201:u_ad9201|fsm_ram:sc15|qp[1]                                                                                                                          ; fpga_core:core_inst|AD9201:u_ad9201|fsm_ram:sc15|qp[1]                                                                                                                                                             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; fpga_core:core_inst|AD9201:u_ad9201|fsm_axis:sc11|qp[2]                                                                                                                         ; fpga_core:core_inst|AD9201:u_ad9201|fsm_axis:sc11|qp[2]                                                                                                                                                            ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; fpga_core:core_inst|AD9201:u_ad9201|fsm_toggle:sc4|qp[1]                                                                                                                        ; fpga_core:core_inst|AD9201:u_ad9201|fsm_toggle:sc4|qp[1]                                                                                                                                                           ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; fpga_core:core_inst|AD9201:u_ad9201|fsm_toggle:sc4|qp[0]                                                                                                                        ; fpga_core:core_inst|AD9201:u_ad9201|fsm_toggle:sc4|qp[0]                                                                                                                                                           ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; fpga_core:core_inst|AD9201:u_ad9201|fsm_toggle:sc4|qp[3]                                                                                                                        ; fpga_core:core_inst|AD9201:u_ad9201|fsm_toggle:sc4|qp[3]                                                                                                                                                           ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; fpga_core:core_inst|AD9201:u_ad9201|fsm_toggle:sc4|qp[2]                                                                                                                        ; fpga_core:core_inst|AD9201:u_ad9201|fsm_toggle:sc4|qp[2]                                                                                                                                                           ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[2]                                                  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_u5e1:auto_generated|ram_block1a6~porta_address_reg0               ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.452      ; 1.075      ;
; 0.401 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_ip_reg[18]                                          ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:ip_addr_mem_rtl_0|altsyncram_tdi1:auto_generated|ram_block1a1~porta_datain_reg0   ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.438      ; 1.061      ;
; 0.402 ; fpga_core:core_inst|valid_last                                                                                                                                                  ; fpga_core:core_inst|valid_last                                                                                                                                                                                     ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|gmii_tx_er_reg          ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|gmii_tx_er_reg                                             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|gmii_tx_en_reg          ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|gmii_tx_en_reg                                             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; fpga_core:core_inst|axis_fifo:udp_payload_fifo|m_axis_tvalid_pipe_reg[1]                                                                                                        ; fpga_core:core_inst|axis_fifo:udp_payload_fifo|m_axis_tvalid_pipe_reg[1]                                                                                                                                           ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; fpga_core:core_inst|axis_fifo:udp_payload_fifo|m_axis_tvalid_pipe_reg[0]                                                                                                        ; fpga_core:core_inst|axis_fifo:udp_payload_fifo|m_axis_tvalid_pipe_reg[0]                                                                                                                                           ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; fpga_core:core_inst|axis_fifo:udp_payload_fifo|m_axis_tvalid_pipe_reg[3]                                                                                                        ; fpga_core:core_inst|axis_fifo:udp_payload_fifo|m_axis_tvalid_pipe_reg[3]                                                                                                                                           ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; fpga_core:core_inst|axis_fifo:udp_payload_fifo|m_axis_tvalid_pipe_reg[4]                                                                                                        ; fpga_core:core_inst|axis_fifo:udp_payload_fifo|m_axis_tvalid_pipe_reg[4]                                                                                                                                           ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|axis_fifo:payload_fifo|wr_ptr_commit_reg[4]                              ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|axis_fifo:payload_fifo|altsyncram:mem_rtl_0|altsyncram_e3e1:auto_generated|ram_block1a16~porta_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.452      ; 1.076      ;
; 0.402 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[13]                                                 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[13]                                                                                    ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; fpga_core:core_inst|AD9201:u_ad9201|contador_bt_n:sc3|qp[1]                                                                                                                     ; fpga_core:core_inst|AD9201:u_ad9201|contador_bt_n:sc3|qp[1]                                                                                                                                                        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; fpga_core:core_inst|AD9201:u_ad9201|fsm_pmt:sc8|qp[0]                                                                                                                           ; fpga_core:core_inst|AD9201:u_ad9201|fsm_pmt:sc8|qp[0]                                                                                                                                                              ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; fpga_core:core_inst|AD9201:u_ad9201|one_shot:sc10|qp[1]                                                                                                                         ; fpga_core:core_inst|AD9201:u_ad9201|one_shot:sc10|qp[1]                                                                                                                                                            ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; fpga_core:core_inst|AD9201:u_ad9201|one_shot:sc10|qp[0]                                                                                                                         ; fpga_core:core_inst|AD9201:u_ad9201|one_shot:sc10|qp[0]                                                                                                                                                            ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; fpga_core:core_inst|AD9201:u_ad9201|one_shot:sc9|qp[0]                                                                                                                          ; fpga_core:core_inst|AD9201:u_ad9201|one_shot:sc9|qp[0]                                                                                                                                                             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; fpga_core:core_inst|AD9201:u_ad9201|one_shot:sc9|qp[1]                                                                                                                          ; fpga_core:core_inst|AD9201:u_ad9201|one_shot:sc9|qp[1]                                                                                                                                                             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|frame_error_reg         ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|frame_error_reg                                            ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|state_reg.STATE_FCS     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|state_reg.STATE_FCS                                        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|state_reg.STATE_IFG     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|state_reg.STATE_IFG                                        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|state_reg.STATE_PAD     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|state_reg.STATE_PAD                                        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|state_reg.STATE_IDLE    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|state_reg.STATE_IDLE                                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|state_reg.STATE_PAYLOAD ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|state_reg.STATE_PAYLOAD                                    ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|m_axis_tvalid_pipe_reg[1]                                      ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|m_axis_tvalid_pipe_reg[1]                                                                         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; fpga_core:core_inst|eth_axis_rx:eth_axis_rx_inst|read_eth_payload_reg                                                                                                           ; fpga_core:core_inst|eth_axis_rx:eth_axis_rx_inst|read_eth_payload_reg                                                                                                                                              ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|m_drop_frame_reg                                               ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|m_drop_frame_reg                                                                                  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|m_frame_reg                                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|m_frame_reg                                                                                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[0]                                                  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[0]                                                                                     ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[9]                                                  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[9]                                                                                     ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[11]                                                 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[11]                                                                                    ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|m_axis_tvalid_pipe_reg[1]                                      ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|m_axis_tvalid_pipe_reg[1]                                                                         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|m_terminate_frame_reg                                          ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|m_terminate_frame_reg                                                                             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.403 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_ip_tx:udp_ip_tx_inst|state_reg.STATE_WRITE_HEADER                                                           ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_ip_tx:udp_ip_tx_inst|state_reg.STATE_WRITE_HEADER                                                                                              ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_ip_tx:udp_ip_tx_inst|hdr_ptr_reg[1]                                                                         ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_ip_tx:udp_ip_tx_inst|hdr_ptr_reg[1]                                                                                                            ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_ip_tx:udp_ip_tx_inst|hdr_ptr_reg[2]                                                                         ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_ip_tx:udp_ip_tx_inst|hdr_ptr_reg[2]                                                                                                            ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'enet0_rx_clk_125m'                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+-------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                 ; To Node                                                                                                                                                                                               ; Launch Clock      ; Latch Clock       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+-------------------+--------------+------------+------------+
; 0.347 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tdata_reg[7]               ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ecd1:auto_generated|ram_block1a7~porta_datain_reg0   ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.448      ; 1.017      ;
; 0.380 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[3]                                                            ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ecd1:auto_generated|ram_block1a8~porta_address_reg0  ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.436      ; 1.038      ;
; 0.402 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[9]                                                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[9]                                                                 ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[2]                                                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[2]                                                                 ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[3]                                                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[3]                                                                 ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[8]                                                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[8]                                                                 ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[10]                                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[10]                                                                ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[11]                                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[11]                                                                ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[12]                                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[12]                                                                ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[13]                                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[13]                                                                ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[14]                                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[14]                                                                ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_dv_d1                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_dv_d1                                 ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_dv_d0                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_dv_d0                                 ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|mii_odd                           ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|mii_odd                                       ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rx_prescale[1]                                                                              ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rx_prescale[1]                                                                                          ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.081      ; 0.669      ;
; 0.403 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_update_valid_reg                                                  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_update_valid_reg                                                              ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[0]                                                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[0]                                                                 ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[1]                                                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[1]                                                                 ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[4]                                                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[4]                                                                 ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[5]                                                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[5]                                                                 ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[6]                                                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[6]                                                                 ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[7]                                                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[7]                                                                 ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|s_frame_reg                                                              ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|s_frame_reg                                                                          ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|state_reg.STATE_IDLE              ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|state_reg.STATE_IDLE                          ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_er_d0                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_er_d0                                 ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.080      ; 0.669      ;
; 0.407 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rx_prescale[0]                                                                              ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rx_prescale[0]                                                                                          ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.081      ; 0.674      ;
; 0.410 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[2]                                                            ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ecd1:auto_generated|ram_block1a8~porta_address_reg0  ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.436      ; 1.068      ;
; 0.422 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[6]                                                            ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ecd1:auto_generated|ram_block1a19~porta_address_reg0 ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.431      ; 1.075      ;
; 0.427 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[30]                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[22]                                 ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.081      ; 0.694      ;
; 0.427 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[13]                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[5]                                  ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.080      ; 0.693      ;
; 0.428 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_dv_d2                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_dv_d3                                 ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.081      ; 0.695      ;
; 0.428 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rx_prescale[0]                                                                              ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rx_prescale[1]                                                                                          ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.081      ; 0.695      ;
; 0.430 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync1_reg[12]                                                ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[12]                                                            ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.081      ; 0.697      ;
; 0.430 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d3[1]                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[1]                                ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rx_mii_select_sync[0]                                                                       ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rx_mii_select_sync[1]                                                                                   ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.080      ; 0.696      ;
; 0.431 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_update_ack_sync1_reg                                              ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_update_ack_sync2_reg                                                          ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.080      ; 0.697      ;
; 0.431 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d1[2]                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d2[2]                                ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.081      ; 0.698      ;
; 0.435 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[2]                                                            ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ecd1:auto_generated|ram_block1a19~porta_address_reg0 ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.432      ; 1.089      ;
; 0.436 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d2[2]                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d3[2]                                ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.081      ; 0.703      ;
; 0.437 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_er_d1                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_er_d2                                 ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.080      ; 0.703      ;
; 0.439 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[2]                                                            ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ecd1:auto_generated|ram_block1a9~porta_address_reg0  ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.429      ; 1.090      ;
; 0.452 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|q1_delay[1] ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[0]                                ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.080      ; 0.718      ;
; 0.456 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[8]                                                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[8]                                                                        ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.081      ; 0.723      ;
; 0.465 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[2]                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[10]                                 ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.081      ; 0.732      ;
; 0.474 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|mii_odd                           ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tdata_reg[2]                           ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.081      ; 0.741      ;
; 0.476 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[2]                                                            ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ecd1:auto_generated|ram_block1a12~porta_address_reg0 ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.444      ; 1.142      ;
; 0.477 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|q1_delay[0] ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tlast_reg                              ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.080      ; 0.743      ;
; 0.479 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[2]                                                            ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ecd1:auto_generated|ram_block1a7~porta_address_reg0  ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.442      ; 1.143      ;
; 0.484 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[2]                                                            ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ecd1:auto_generated|ram_block1a17~porta_address_reg0 ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.440      ; 1.146      ;
; 0.486 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[2]                                                            ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ecd1:auto_generated|ram_block1a18~porta_address_reg0 ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.438      ; 1.146      ;
; 0.496 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[7]                      ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[9]                                  ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.080      ; 0.762      ;
; 0.498 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rx_mii_select_sync[1]                                                                       ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[4]                                ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.080      ; 0.764      ;
; 0.499 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rx_mii_select_sync[1]                                                                       ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[2]                                ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.080      ; 0.765      ;
; 0.507 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rx_mii_select_sync[1]                                                                       ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[1]                                ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.080      ; 0.773      ;
; 0.508 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rx_mii_select_sync[1]                                                                       ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[5]                                ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.080      ; 0.774      ;
; 0.509 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rx_mii_select_sync[1]                                                                       ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[7]                                ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.080      ; 0.775      ;
; 0.510 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rx_mii_select_sync[1]                                                                       ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[6]                                ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.080      ; 0.776      ;
; 0.550 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[18]                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[10]                                 ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.081      ; 0.817      ;
; 0.552 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync1_reg[11]                                                ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[11]                                                            ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.081      ; 0.819      ;
; 0.554 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync1_reg[10]                                                ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[10]                                                            ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.081      ; 0.821      ;
; 0.554 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_dv_d3                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_dv_d4                                 ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.081      ; 0.821      ;
; 0.556 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_update_ack_sync2_reg                                              ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_update_reg                                                                    ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.080      ; 0.822      ;
; 0.565 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[20]                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[12]                                 ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.081      ; 0.832      ;
; 0.570 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|q1_delay[2] ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[5]                                ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.080      ; 0.836      ;
; 0.572 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|q1_delay[2] ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[1]                                ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.080      ; 0.838      ;
; 0.577 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[6]                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[2]                                ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.080      ; 0.843      ;
; 0.580 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[3]                                                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[3]                                                                        ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.081      ; 0.847      ;
; 0.584 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[12]                                                           ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ecd1:auto_generated|ram_block1a15~porta_address_reg0 ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.447      ; 1.253      ;
; 0.585 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[4]                                                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[4]                                                                        ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.080      ; 0.851      ;
; 0.598 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync1_reg[14]                                                ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[14]                                                            ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.081      ; 0.865      ;
; 0.600 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d3[5]                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[5]                                ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.080      ; 0.866      ;
; 0.601 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d3[4]                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[4]                                ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.081      ; 0.868      ;
; 0.601 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d1[4]                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d2[4]                                ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.080      ; 0.867      ;
; 0.601 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d1[7]                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d2[7]                                ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.081      ; 0.868      ;
; 0.601 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d2[1]                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d3[1]                                ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.080      ; 0.867      ;
; 0.602 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d2[5]                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d3[5]                                ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.080      ; 0.868      ;
; 0.602 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d3[6]                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[6]                                ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.080      ; 0.868      ;
; 0.608 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_er_d3                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_er_d4                                 ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.080      ; 0.874      ;
; 0.608 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_er_d0                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_er_d1                                 ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.080      ; 0.874      ;
; 0.609 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_er_d2                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_er_d3                                 ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.080      ; 0.875      ;
; 0.622 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d3[2]                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[2]                                ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.081      ; 0.889      ;
; 0.623 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d1[1]                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d2[1]                                ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.080      ; 0.889      ;
; 0.629 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tdata_reg[0]               ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ecd1:auto_generated|ram_block1a0~porta_datain_reg0   ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.453      ; 1.304      ;
; 0.636 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[1]                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[13]                                 ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.079      ; 0.901      ;
; 0.639 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_dv_d1                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_dv_d2                                 ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.081      ; 0.906      ;
; 0.643 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync1_reg[7]                                                 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[7]                                                             ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.080      ; 0.909      ;
; 0.645 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync1_reg[9]                                                 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[9]                                                             ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.080      ; 0.911      ;
; 0.648 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[7]                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[3]                                ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.079      ; 0.913      ;
; 0.649 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tdata_reg[0]               ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ecd1:auto_generated|ram_block1a10~porta_datain_reg0  ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.452      ; 1.323      ;
; 0.654 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|q1_delay[3] ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[6]                                ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.080      ; 0.920      ;
; 0.655 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tlast_reg                  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ecd1:auto_generated|ram_block1a8~porta_datain_reg0   ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.443      ; 1.320      ;
; 0.663 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|q1_delay[1] ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[4]                                ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.080      ; 0.929      ;
; 0.664 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[19]                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[11]                                 ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.080      ; 0.930      ;
; 0.665 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[5]                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[1]                                ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.080      ; 0.931      ;
; 0.666 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[14]                                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_commit_reg[14]                                                           ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.095      ; 0.947      ;
; 0.666 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[14]                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[6]                                  ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.080      ; 0.932      ;
; 0.668 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[4]                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[0]                                ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.080      ; 0.934      ;
; 0.668 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|q1_delay[4] ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[7]                                ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.080      ; 0.934      ;
; 0.672 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tdata_reg[2]               ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ecd1:auto_generated|ram_block1a12~porta_datain_reg0  ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.450      ; 1.344      ;
; 0.679 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[11]                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[3]                                  ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.080      ; 0.945      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+-------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'enet0_tx_clk_125m'                                                                                                                                   ;
+-------+---------------------------------------------+------------------+---------------------------------------------+-------------------+--------------+------------+------------+
; Slack ; From Node                                   ; To Node          ; Launch Clock                                ; Latch Clock       ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------+------------------+---------------------------------------------+-------------------+--------------+------------+------------+
; 5.548 ; altpll_component|auto_generated|pll1|clk[0] ; ENET0_TX_DATA[1] ; altpll_component|auto_generated|pll1|clk[0] ; enet0_tx_clk_125m ; -4.000       ; 4.449      ; 7.017      ;
; 5.571 ; altpll_component|auto_generated|pll1|clk[0] ; ENET0_TX_EN      ; altpll_component|auto_generated|pll1|clk[0] ; enet0_tx_clk_125m ; -4.000       ; 4.449      ; 7.040      ;
; 5.579 ; altpll_component|auto_generated|pll1|clk[0] ; ENET0_TX_DATA[2] ; altpll_component|auto_generated|pll1|clk[0] ; enet0_tx_clk_125m ; -4.000       ; 4.449      ; 7.048      ;
; 5.579 ; altpll_component|auto_generated|pll1|clk[0] ; ENET0_TX_DATA[3] ; altpll_component|auto_generated|pll1|clk[0] ; enet0_tx_clk_125m ; -4.000       ; 4.449      ; 7.048      ;
; 5.598 ; altpll_component|auto_generated|pll1|clk[0] ; ENET0_TX_DATA[1] ; altpll_component|auto_generated|pll1|clk[0] ; enet0_tx_clk_125m ; -4.000       ; 4.449      ; 7.067      ;
; 5.602 ; altpll_component|auto_generated|pll1|clk[0] ; ENET0_TX_DATA[0] ; altpll_component|auto_generated|pll1|clk[0] ; enet0_tx_clk_125m ; -4.000       ; 4.449      ; 7.071      ;
; 5.621 ; altpll_component|auto_generated|pll1|clk[0] ; ENET0_TX_EN      ; altpll_component|auto_generated|pll1|clk[0] ; enet0_tx_clk_125m ; -4.000       ; 4.449      ; 7.090      ;
; 5.629 ; altpll_component|auto_generated|pll1|clk[0] ; ENET0_TX_DATA[2] ; altpll_component|auto_generated|pll1|clk[0] ; enet0_tx_clk_125m ; -4.000       ; 4.449      ; 7.098      ;
; 5.629 ; altpll_component|auto_generated|pll1|clk[0] ; ENET0_TX_DATA[3] ; altpll_component|auto_generated|pll1|clk[0] ; enet0_tx_clk_125m ; -4.000       ; 4.449      ; 7.098      ;
; 5.652 ; altpll_component|auto_generated|pll1|clk[0] ; ENET0_TX_DATA[0] ; altpll_component|auto_generated|pll1|clk[0] ; enet0_tx_clk_125m ; -4.000       ; 4.449      ; 7.121      ;
+-------+---------------------------------------------+------------------+---------------------------------------------+-------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                   ; To Node                                                                                                                                                                                                                     ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; 6.977 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rgmii_tx_clk_1 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|oddr:clk_oddr_inst|altddio_out:altddio_out_inst|ddio_out_86d:auto_generated|ddio_outa[0]~DFFHI ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -6.000       ; 0.136      ; 1.244      ;
; 7.000 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rgmii_tx_clk_2 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|oddr:clk_oddr_inst|altddio_out:altddio_out_inst|ddio_out_86d:auto_generated|ddio_outa[0]~DFFLO ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -6.000       ; 0.146      ; 1.276      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                      ;
+-------+----------------------------------------+------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                                                                      ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; 2.667 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|contador_adhb_n:sc6|qp[15]               ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.098     ; 5.233      ;
; 2.667 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|contador_adhb_n:sc6|qp[14]               ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.098     ; 5.233      ;
; 2.667 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|contador_adhb_n:sc6|qp[13]               ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.098     ; 5.233      ;
; 2.667 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|contador_adhb_n:sc6|qp[12]               ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.098     ; 5.233      ;
; 2.667 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|contador_adhb_n:sc6|qp[11]               ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.098     ; 5.233      ;
; 2.667 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|contador_adhb_n:sc6|qp[10]               ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.098     ; 5.233      ;
; 2.667 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|contador_adhb_n:sc6|qp[9]                ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.098     ; 5.233      ;
; 2.667 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|contador_adhb_n:sc6|qp[8]                ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.098     ; 5.233      ;
; 2.667 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|contador_adhb_n:sc6|qp[7]                ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.098     ; 5.233      ;
; 2.667 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|contador_adhb_n:sc6|qp[6]                ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.098     ; 5.233      ;
; 2.667 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|contador_adhb_n:sc6|qp[5]                ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.098     ; 5.233      ;
; 2.667 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|contador_adhb_n:sc6|qp[4]                ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.098     ; 5.233      ;
; 2.667 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|contador_adhb_n:sc6|qp[3]                ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.098     ; 5.233      ;
; 2.667 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|contador_adhb_n:sc6|qp[2]                ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.098     ; 5.233      ;
; 2.667 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|contador_adhb_n:sc6|qp[1]                ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.098     ; 5.233      ;
; 2.667 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|contador_adhb_n:sc6|qp[0]                ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.098     ; 5.233      ;
; 3.321 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|contador_adhb_n:sc5|qp[15]               ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.080     ; 4.597      ;
; 3.321 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|contador_adhb_n:sc5|qp[14]               ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.080     ; 4.597      ;
; 3.321 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|contador_adhb_n:sc5|qp[13]               ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.080     ; 4.597      ;
; 3.321 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|contador_adhb_n:sc5|qp[12]               ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.080     ; 4.597      ;
; 3.321 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|contador_adhb_n:sc5|qp[11]               ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.080     ; 4.597      ;
; 3.321 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|contador_adhb_n:sc5|qp[10]               ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.080     ; 4.597      ;
; 3.321 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|contador_adhb_n:sc5|qp[9]                ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.080     ; 4.597      ;
; 3.321 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|contador_adhb_n:sc5|qp[8]                ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.080     ; 4.597      ;
; 3.321 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|contador_adhb_n:sc5|qp[7]                ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.080     ; 4.597      ;
; 3.321 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|contador_adhb_n:sc5|qp[6]                ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.080     ; 4.597      ;
; 3.321 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|contador_adhb_n:sc5|qp[5]                ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.080     ; 4.597      ;
; 3.321 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|contador_adhb_n:sc5|qp[4]                ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.080     ; 4.597      ;
; 3.321 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|contador_adhb_n:sc5|qp[3]                ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.080     ; 4.597      ;
; 3.321 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|contador_adhb_n:sc5|qp[2]                ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.080     ; 4.597      ;
; 3.321 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|contador_adhb_n:sc5|qp[1]                ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.080     ; 4.597      ;
; 3.321 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|contador_adhb_n:sc5|qp[0]                ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.080     ; 4.597      ;
; 3.328 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|fsm_toggle:sc4|qp[1]                     ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.083     ; 4.587      ;
; 3.328 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|fsm_toggle:sc4|qp[0]                     ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.083     ; 4.587      ;
; 3.328 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|fsm_toggle:sc4|qp[2]                     ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.083     ; 4.587      ;
; 3.328 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|fsm_toggle:sc4|qp[3]                     ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.083     ; 4.587      ;
; 3.336 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|contador_bt_sample:sc0|qp[2]             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.081     ; 4.581      ;
; 3.336 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|contador_bt_sample:sc0|qp[10]            ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.081     ; 4.581      ;
; 3.336 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|contador_bt_sample:sc0|qp[9]             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.081     ; 4.581      ;
; 3.336 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|contador_bt_sample:sc0|qp[8]             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.081     ; 4.581      ;
; 3.336 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|contador_bt_sample:sc0|qp[7]             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.081     ; 4.581      ;
; 3.336 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|contador_bt_sample:sc0|qp[6]             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.081     ; 4.581      ;
; 3.336 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|contador_bt_sample:sc0|qp[5]             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.081     ; 4.581      ;
; 3.336 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|contador_bt_sample:sc0|qp[4]             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.081     ; 4.581      ;
; 3.336 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|contador_bt_sample:sc0|qp[3]             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.081     ; 4.581      ;
; 3.336 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|contador_bt_sample:sc0|qp[1]             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.081     ; 4.581      ;
; 3.336 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|contador_bt_sample:sc0|qp[0]             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.081     ; 4.581      ;
; 3.337 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|contador_bt_window:sc1|qp[2]             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.083     ; 4.578      ;
; 3.337 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|contador_bt_window:sc1|qp[5]             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.083     ; 4.578      ;
; 3.337 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|contador_bt_window:sc1|qp[4]             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.083     ; 4.578      ;
; 3.337 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|contador_bt_window:sc1|qp[3]             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.083     ; 4.578      ;
; 3.337 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|contador_bt_window:sc1|qp[1]             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.083     ; 4.578      ;
; 3.337 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|contador_bt_window:sc1|qp[0]             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.083     ; 4.578      ;
; 3.337 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|contador_bt_n:sc3|qp[1]                  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.083     ; 4.578      ;
; 3.337 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|contador_bt_n:sc3|qp[0]                  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.083     ; 4.578      ;
; 3.354 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|fsm_ram:sc15|qp[0]                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.085     ; 4.559      ;
; 3.354 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|fsm_ram:sc15|qp[2]                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.085     ; 4.559      ;
; 3.354 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|fsm_ram:sc15|qp[1]                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.085     ; 4.559      ;
; 3.367 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|contador_adhb_n:sc14|qp[15]              ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.086     ; 4.545      ;
; 3.367 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|contador_adhb_n:sc14|qp[14]              ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.086     ; 4.545      ;
; 3.367 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|contador_adhb_n:sc14|qp[13]              ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.086     ; 4.545      ;
; 3.367 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|contador_adhb_n:sc14|qp[12]              ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.086     ; 4.545      ;
; 3.367 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|contador_adhb_n:sc14|qp[11]              ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.086     ; 4.545      ;
; 3.367 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|contador_adhb_n:sc14|qp[10]              ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.086     ; 4.545      ;
; 3.367 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|contador_adhb_n:sc14|qp[9]               ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.086     ; 4.545      ;
; 3.367 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|contador_adhb_n:sc14|qp[8]               ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.086     ; 4.545      ;
; 3.367 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|contador_adhb_n:sc14|qp[7]               ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.086     ; 4.545      ;
; 3.367 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|contador_adhb_n:sc14|qp[6]               ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.086     ; 4.545      ;
; 3.367 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|contador_adhb_n:sc14|qp[5]               ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.086     ; 4.545      ;
; 3.367 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|contador_adhb_n:sc14|qp[4]               ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.086     ; 4.545      ;
; 3.367 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|contador_adhb_n:sc14|qp[3]               ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.086     ; 4.545      ;
; 3.367 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|contador_adhb_n:sc14|qp[2]               ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.086     ; 4.545      ;
; 3.367 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|contador_adhb_n:sc14|qp[1]               ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.086     ; 4.545      ;
; 3.367 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|contador_adhb_n:sc14|qp[0]               ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.086     ; 4.545      ;
; 3.488 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|registro_paralelo_multifuncion:sc7|qp[1] ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.129     ; 4.381      ;
; 3.707 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|registro_paralelo_multifuncion:sc7|qp[3] ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.092     ; 4.199      ;
; 3.707 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|registro_paralelo_multifuncion:sc7|qp[0] ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.092     ; 4.199      ;
; 3.707 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|registro_paralelo_multifuncion:sc7|qp[2] ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.092     ; 4.199      ;
; 3.707 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|fsm_axis:sc11|qp[1]                      ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.092     ; 4.199      ;
; 3.707 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|fsm_axis:sc11|qp[2]                      ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.092     ; 4.199      ;
; 3.707 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|fsm_axis:sc11|qp[0]                      ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.092     ; 4.199      ;
; 3.942 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|registro_paralelo_multifuncion:sc7|qp[5] ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.114     ; 3.942      ;
; 3.990 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|contador_bt_int:sc2|qp[4]                ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.089     ; 3.919      ;
; 3.990 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|contador_bt_int:sc2|qp[5]                ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.089     ; 3.919      ;
; 3.990 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|contador_bt_int:sc2|qp[3]                ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.089     ; 3.919      ;
; 3.990 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|contador_bt_int:sc2|qp[2]                ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.089     ; 3.919      ;
; 3.990 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|contador_bt_int:sc2|qp[1]                ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.089     ; 3.919      ;
; 3.990 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|contador_bt_int:sc2|qp[0]                ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.089     ; 3.919      ;
; 4.004 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|registro_paralelo_multifuncion:sc7|qp[7] ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.103     ; 3.891      ;
; 4.004 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|registro_paralelo_multifuncion:sc7|qp[9] ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.103     ; 3.891      ;
; 4.004 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|registro_paralelo_multifuncion:sc7|qp[8] ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.103     ; 3.891      ;
; 4.004 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|fsm_pmt:sc8|qp[0]                        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.103     ; 3.891      ;
; 4.004 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|one_shot:sc10|qp[0]                      ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.103     ; 3.891      ;
; 4.004 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|one_shot:sc10|qp[1]                      ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.103     ; 3.891      ;
; 4.004 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|one_shot:sc9|qp[0]                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.103     ; 3.891      ;
; 4.004 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|one_shot:sc9|qp[1]                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.103     ; 3.891      ;
; 4.099 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|registro_paralelo_multifuncion:sc7|qp[4] ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.131     ; 3.768      ;
; 4.709 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|registro_paralelo_multifuncion:sc7|qp[6] ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.129     ; 3.160      ;
+-------+----------------------------------------+------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                       ;
+-------+----------------------------------------+------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                                                                      ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; 2.614 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|registro_paralelo_multifuncion:sc7|qp[6] ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 2.880      ;
; 3.192 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|registro_paralelo_multifuncion:sc7|qp[4] ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 3.456      ;
; 3.246 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|registro_paralelo_multifuncion:sc7|qp[7] ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.107      ; 3.539      ;
; 3.246 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|registro_paralelo_multifuncion:sc7|qp[9] ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.107      ; 3.539      ;
; 3.246 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|registro_paralelo_multifuncion:sc7|qp[8] ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.107      ; 3.539      ;
; 3.246 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|fsm_pmt:sc8|qp[0]                        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.107      ; 3.539      ;
; 3.246 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|one_shot:sc10|qp[0]                      ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.107      ; 3.539      ;
; 3.246 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|one_shot:sc10|qp[1]                      ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.107      ; 3.539      ;
; 3.246 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|one_shot:sc9|qp[0]                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.107      ; 3.539      ;
; 3.246 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|one_shot:sc9|qp[1]                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.107      ; 3.539      ;
; 3.266 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|contador_bt_int:sc2|qp[4]                ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.121      ; 3.573      ;
; 3.266 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|contador_bt_int:sc2|qp[5]                ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.121      ; 3.573      ;
; 3.266 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|contador_bt_int:sc2|qp[3]                ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.121      ; 3.573      ;
; 3.266 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|contador_bt_int:sc2|qp[2]                ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.121      ; 3.573      ;
; 3.266 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|contador_bt_int:sc2|qp[1]                ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.121      ; 3.573      ;
; 3.266 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|contador_bt_int:sc2|qp[0]                ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.121      ; 3.573      ;
; 3.307 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|registro_paralelo_multifuncion:sc7|qp[5] ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.096      ; 3.589      ;
; 3.538 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|registro_paralelo_multifuncion:sc7|qp[3] ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.119      ; 3.843      ;
; 3.538 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|registro_paralelo_multifuncion:sc7|qp[0] ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.119      ; 3.843      ;
; 3.538 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|registro_paralelo_multifuncion:sc7|qp[2] ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.119      ; 3.843      ;
; 3.538 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|fsm_axis:sc11|qp[1]                      ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.119      ; 3.843      ;
; 3.538 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|fsm_axis:sc11|qp[2]                      ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.119      ; 3.843      ;
; 3.538 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|fsm_axis:sc11|qp[0]                      ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.119      ; 3.843      ;
; 3.693 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|registro_paralelo_multifuncion:sc7|qp[1] ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 3.959      ;
; 3.868 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|contador_adhb_n:sc14|qp[15]              ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.125      ; 4.179      ;
; 3.868 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|contador_adhb_n:sc14|qp[14]              ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.125      ; 4.179      ;
; 3.868 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|contador_adhb_n:sc14|qp[13]              ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.125      ; 4.179      ;
; 3.868 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|contador_adhb_n:sc14|qp[12]              ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.125      ; 4.179      ;
; 3.868 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|contador_adhb_n:sc14|qp[11]              ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.125      ; 4.179      ;
; 3.868 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|contador_adhb_n:sc14|qp[10]              ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.125      ; 4.179      ;
; 3.868 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|contador_adhb_n:sc14|qp[9]               ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.125      ; 4.179      ;
; 3.868 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|contador_adhb_n:sc14|qp[8]               ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.125      ; 4.179      ;
; 3.868 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|contador_adhb_n:sc14|qp[7]               ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.125      ; 4.179      ;
; 3.868 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|contador_adhb_n:sc14|qp[6]               ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.125      ; 4.179      ;
; 3.868 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|contador_adhb_n:sc14|qp[5]               ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.125      ; 4.179      ;
; 3.868 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|contador_adhb_n:sc14|qp[4]               ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.125      ; 4.179      ;
; 3.868 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|contador_adhb_n:sc14|qp[3]               ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.125      ; 4.179      ;
; 3.868 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|contador_adhb_n:sc14|qp[2]               ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.125      ; 4.179      ;
; 3.868 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|contador_adhb_n:sc14|qp[1]               ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.125      ; 4.179      ;
; 3.868 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|contador_adhb_n:sc14|qp[0]               ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.125      ; 4.179      ;
; 3.890 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|fsm_ram:sc15|qp[0]                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.126      ; 4.202      ;
; 3.890 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|fsm_ram:sc15|qp[2]                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.126      ; 4.202      ;
; 3.890 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|fsm_ram:sc15|qp[1]                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.126      ; 4.202      ;
; 3.897 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|contador_bt_window:sc1|qp[2]             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.127      ; 4.210      ;
; 3.897 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|contador_bt_window:sc1|qp[5]             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.127      ; 4.210      ;
; 3.897 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|contador_bt_window:sc1|qp[4]             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.127      ; 4.210      ;
; 3.897 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|contador_bt_window:sc1|qp[3]             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.127      ; 4.210      ;
; 3.897 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|contador_bt_window:sc1|qp[1]             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.127      ; 4.210      ;
; 3.897 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|contador_bt_window:sc1|qp[0]             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.127      ; 4.210      ;
; 3.897 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|contador_bt_n:sc3|qp[1]                  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.127      ; 4.210      ;
; 3.897 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|contador_bt_n:sc3|qp[0]                  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.127      ; 4.210      ;
; 3.899 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|contador_bt_sample:sc0|qp[2]             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.130      ; 4.215      ;
; 3.899 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|contador_bt_sample:sc0|qp[10]            ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.130      ; 4.215      ;
; 3.899 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|contador_bt_sample:sc0|qp[9]             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.130      ; 4.215      ;
; 3.899 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|contador_bt_sample:sc0|qp[8]             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.130      ; 4.215      ;
; 3.899 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|contador_bt_sample:sc0|qp[7]             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.130      ; 4.215      ;
; 3.899 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|contador_bt_sample:sc0|qp[6]             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.130      ; 4.215      ;
; 3.899 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|contador_bt_sample:sc0|qp[5]             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.130      ; 4.215      ;
; 3.899 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|contador_bt_sample:sc0|qp[4]             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.130      ; 4.215      ;
; 3.899 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|contador_bt_sample:sc0|qp[3]             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.130      ; 4.215      ;
; 3.899 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|contador_bt_sample:sc0|qp[1]             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.130      ; 4.215      ;
; 3.899 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|contador_bt_sample:sc0|qp[0]             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.130      ; 4.215      ;
; 3.904 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|contador_adhb_n:sc5|qp[15]               ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.131      ; 4.221      ;
; 3.904 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|contador_adhb_n:sc5|qp[14]               ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.131      ; 4.221      ;
; 3.904 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|contador_adhb_n:sc5|qp[13]               ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.131      ; 4.221      ;
; 3.904 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|contador_adhb_n:sc5|qp[12]               ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.131      ; 4.221      ;
; 3.904 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|contador_adhb_n:sc5|qp[11]               ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.131      ; 4.221      ;
; 3.904 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|contador_adhb_n:sc5|qp[10]               ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.131      ; 4.221      ;
; 3.904 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|contador_adhb_n:sc5|qp[9]                ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.131      ; 4.221      ;
; 3.904 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|contador_adhb_n:sc5|qp[8]                ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.131      ; 4.221      ;
; 3.904 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|contador_adhb_n:sc5|qp[7]                ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.131      ; 4.221      ;
; 3.904 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|contador_adhb_n:sc5|qp[6]                ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.131      ; 4.221      ;
; 3.904 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|contador_adhb_n:sc5|qp[5]                ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.131      ; 4.221      ;
; 3.904 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|contador_adhb_n:sc5|qp[4]                ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.131      ; 4.221      ;
; 3.904 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|contador_adhb_n:sc5|qp[3]                ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.131      ; 4.221      ;
; 3.904 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|contador_adhb_n:sc5|qp[2]                ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.131      ; 4.221      ;
; 3.904 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|contador_adhb_n:sc5|qp[1]                ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.131      ; 4.221      ;
; 3.904 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|contador_adhb_n:sc5|qp[0]                ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.131      ; 4.221      ;
; 3.906 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|fsm_toggle:sc4|qp[1]                     ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.128      ; 4.220      ;
; 3.906 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|fsm_toggle:sc4|qp[0]                     ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.128      ; 4.220      ;
; 3.906 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|fsm_toggle:sc4|qp[2]                     ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.128      ; 4.220      ;
; 3.906 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|fsm_toggle:sc4|qp[3]                     ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.128      ; 4.220      ;
; 4.443 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|contador_adhb_n:sc6|qp[15]               ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.112      ; 4.741      ;
; 4.443 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|contador_adhb_n:sc6|qp[14]               ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.112      ; 4.741      ;
; 4.443 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|contador_adhb_n:sc6|qp[13]               ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.112      ; 4.741      ;
; 4.443 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|contador_adhb_n:sc6|qp[12]               ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.112      ; 4.741      ;
; 4.443 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|contador_adhb_n:sc6|qp[11]               ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.112      ; 4.741      ;
; 4.443 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|contador_adhb_n:sc6|qp[10]               ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.112      ; 4.741      ;
; 4.443 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|contador_adhb_n:sc6|qp[9]                ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.112      ; 4.741      ;
; 4.443 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|contador_adhb_n:sc6|qp[8]                ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.112      ; 4.741      ;
; 4.443 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|contador_adhb_n:sc6|qp[7]                ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.112      ; 4.741      ;
; 4.443 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|contador_adhb_n:sc6|qp[6]                ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.112      ; 4.741      ;
; 4.443 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|contador_adhb_n:sc6|qp[5]                ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.112      ; 4.741      ;
; 4.443 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|contador_adhb_n:sc6|qp[4]                ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.112      ; 4.741      ;
; 4.443 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|contador_adhb_n:sc6|qp[3]                ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.112      ; 4.741      ;
; 4.443 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|contador_adhb_n:sc6|qp[2]                ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.112      ; 4.741      ;
; 4.443 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|contador_adhb_n:sc6|qp[1]                ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.112      ; 4.741      ;
; 4.443 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|contador_adhb_n:sc6|qp[0]                ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.112      ; 4.741      ;
+-------+----------------------------------------+------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 2
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 11.114 ns




+-----------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                 ;
+------------+-----------------+---------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                  ; Note ;
+------------+-----------------+---------------------------------------------+------+
; 116.39 MHz ; 116.39 MHz      ; altpll_component|auto_generated|pll1|clk[0] ;      ;
; 173.34 MHz ; 173.34 MHz      ; enet0_rx_clk_125m                           ;      ;
+------------+-----------------+---------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                   ;
+---------------------------------------------+--------+---------------+
; Clock                                       ; Slack  ; End Point TNS ;
+---------------------------------------------+--------+---------------+
; altpll_component|auto_generated|pll1|clk[0] ; -0.592 ; -4.598        ;
; altpll_component|auto_generated|pll1|clk[1] ; 0.185  ; 0.000         ;
; enet0_rx_clk_125m                           ; 0.876  ; 0.000         ;
; enet0_tx_clk_125m                           ; 4.088  ; 0.000         ;
+---------------------------------------------+--------+---------------+


+---------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                   ;
+---------------------------------------------+-------+---------------+
; Clock                                       ; Slack ; End Point TNS ;
+---------------------------------------------+-------+---------------+
; altpll_component|auto_generated|pll1|clk[0] ; 0.325 ; 0.000         ;
; enet0_rx_clk_125m                           ; 0.350 ; 0.000         ;
; enet0_tx_clk_125m                           ; 5.334 ; 0.000         ;
; altpll_component|auto_generated|pll1|clk[1] ; 6.889 ; 0.000         ;
+---------------------------------------------+-------+---------------+


+---------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                               ;
+---------------------------------------------+-------+---------------+
; Clock                                       ; Slack ; End Point TNS ;
+---------------------------------------------+-------+---------------+
; altpll_component|auto_generated|pll1|clk[0] ; 3.210 ; 0.000         ;
+---------------------------------------------+-------+---------------+


+---------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                                ;
+---------------------------------------------+-------+---------------+
; Clock                                       ; Slack ; End Point TNS ;
+---------------------------------------------+-------+---------------+
; altpll_component|auto_generated|pll1|clk[0] ; 2.441 ; 0.000         ;
+---------------------------------------------+-------+---------------+


+---------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                    ;
+---------------------------------------------+-------+---------------+
; Clock                                       ; Slack ; End Point TNS ;
+---------------------------------------------+-------+---------------+
; enet0_rx_clk_125m                           ; 3.651 ; 0.000         ;
; altpll_component|auto_generated|pll1|clk[0] ; 3.693 ; 0.000         ;
; altpll_component|auto_generated|pll1|clk[1] ; 3.790 ; 0.000         ;
; enet0_tx_clk_125m                           ; 3.790 ; 0.000         ;
; enet1_tx_clk_125m                           ; 3.790 ; 0.000         ;
; enet1_rx_clk_125m                           ; 4.000 ; 0.000         ;
; CLOCK_50                                    ; 9.799 ; 0.000         ;
+---------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                   ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                     ; To Node                                                                                                                                       ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; -0.592 ; fpga_core:core_inst|AD9201:u_ad9201|ram_dual:sc13|altsyncram:ram_block_rtl_0|altsyncram_s9h1:auto_generated|ram_block1a312~portb_address_reg0 ; fpga_core:core_inst|axis_fifo:udp_payload_fifo|altsyncram:mem_rtl_0|altsyncram_e3e1:auto_generated|ram_block1a9~porta_datain_reg0             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.026     ; 8.596      ;
; -0.560 ; fpga_core:core_inst|AD9201:u_ad9201|ram_dual:sc13|altsyncram:ram_block_rtl_0|altsyncram_s9h1:auto_generated|ram_block1a312~portb_address_reg0 ; fpga_core:core_inst|axis_fifo:udp_payload_fifo|altsyncram:mem_rtl_0|altsyncram_e3e1:auto_generated|ram_block1a0~porta_datain_reg0             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.027     ; 8.563      ;
; -0.548 ; fpga_core:core_inst|AD9201:u_ad9201|ram_dual:sc13|altsyncram:ram_block_rtl_0|altsyncram_s9h1:auto_generated|ram_block1a22~portb_address_reg0  ; fpga_core:core_inst|axis_fifo:udp_payload_fifo|altsyncram:mem_rtl_0|altsyncram_e3e1:auto_generated|ram_block1a13~porta_datain_reg0            ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.030     ; 8.548      ;
; -0.527 ; fpga_core:core_inst|AD9201:u_ad9201|ram_dual:sc13|altsyncram:ram_block_rtl_0|altsyncram_s9h1:auto_generated|ram_block1a22~portb_address_reg0  ; fpga_core:core_inst|axis_fifo:udp_payload_fifo|altsyncram:mem_rtl_0|altsyncram_e3e1:auto_generated|ram_block1a4~porta_datain_reg0             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.030     ; 8.527      ;
; -0.507 ; fpga_core:core_inst|AD9201:u_ad9201|ram_dual:sc13|altsyncram:ram_block_rtl_0|altsyncram_s9h1:auto_generated|ram_block1a34~portb_address_reg0  ; fpga_core:core_inst|axis_fifo:udp_payload_fifo|altsyncram:mem_rtl_0|altsyncram_e3e1:auto_generated|ram_block1a9~porta_datain_reg0             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.070     ; 8.467      ;
; -0.499 ; fpga_core:core_inst|AD9201:u_ad9201|ram_dual:sc13|altsyncram:ram_block_rtl_0|altsyncram_s9h1:auto_generated|ram_block1a210~portb_address_reg0 ; fpga_core:core_inst|axis_fifo:udp_payload_fifo|altsyncram:mem_rtl_0|altsyncram_e3e1:auto_generated|ram_block1a9~porta_datain_reg0             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.068     ; 8.461      ;
; -0.495 ; fpga_core:core_inst|AD9201:u_ad9201|ram_dual:sc13|altsyncram:ram_block_rtl_0|altsyncram_s9h1:auto_generated|ram_block1a134~portb_address_reg0 ; fpga_core:core_inst|axis_fifo:udp_payload_fifo|altsyncram:mem_rtl_0|altsyncram_e3e1:auto_generated|ram_block1a9~porta_datain_reg0             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.036     ; 8.489      ;
; -0.489 ; fpga_core:core_inst|AD9201:u_ad9201|ram_dual:sc13|altsyncram:ram_block_rtl_0|altsyncram_s9h1:auto_generated|ram_block1a118~portb_address_reg0 ; fpga_core:core_inst|axis_fifo:udp_payload_fifo|altsyncram:mem_rtl_0|altsyncram_e3e1:auto_generated|ram_block1a9~porta_datain_reg0             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.057     ; 8.462      ;
; -0.475 ; fpga_core:core_inst|AD9201:u_ad9201|ram_dual:sc13|altsyncram:ram_block_rtl_0|altsyncram_s9h1:auto_generated|ram_block1a34~portb_address_reg0  ; fpga_core:core_inst|axis_fifo:udp_payload_fifo|altsyncram:mem_rtl_0|altsyncram_e3e1:auto_generated|ram_block1a0~porta_datain_reg0             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.071     ; 8.434      ;
; -0.467 ; fpga_core:core_inst|AD9201:u_ad9201|ram_dual:sc13|altsyncram:ram_block_rtl_0|altsyncram_s9h1:auto_generated|ram_block1a210~portb_address_reg0 ; fpga_core:core_inst|axis_fifo:udp_payload_fifo|altsyncram:mem_rtl_0|altsyncram_e3e1:auto_generated|ram_block1a0~porta_datain_reg0             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.069     ; 8.428      ;
; -0.464 ; fpga_core:core_inst|AD9201:u_ad9201|ram_dual:sc13|altsyncram:ram_block_rtl_0|altsyncram_s9h1:auto_generated|ram_block1a308~portb_address_reg0 ; fpga_core:core_inst|axis_fifo:udp_payload_fifo|altsyncram:mem_rtl_0|altsyncram_e3e1:auto_generated|ram_block1a13~porta_datain_reg0            ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.065     ; 8.429      ;
; -0.463 ; fpga_core:core_inst|AD9201:u_ad9201|ram_dual:sc13|altsyncram:ram_block_rtl_0|altsyncram_s9h1:auto_generated|ram_block1a134~portb_address_reg0 ; fpga_core:core_inst|axis_fifo:udp_payload_fifo|altsyncram:mem_rtl_0|altsyncram_e3e1:auto_generated|ram_block1a0~porta_datain_reg0             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.037     ; 8.456      ;
; -0.457 ; fpga_core:core_inst|AD9201:u_ad9201|ram_dual:sc13|altsyncram:ram_block_rtl_0|altsyncram_s9h1:auto_generated|ram_block1a118~portb_address_reg0 ; fpga_core:core_inst|axis_fifo:udp_payload_fifo|altsyncram:mem_rtl_0|altsyncram_e3e1:auto_generated|ram_block1a0~porta_datain_reg0             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.058     ; 8.429      ;
; -0.449 ; fpga_core:core_inst|AD9201:u_ad9201|ram_dual:sc13|altsyncram:ram_block_rtl_0|altsyncram_s9h1:auto_generated|ram_block1a126~portb_address_reg0 ; fpga_core:core_inst|axis_fifo:udp_payload_fifo|altsyncram:mem_rtl_0|altsyncram_e3e1:auto_generated|ram_block1a9~porta_datain_reg0             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.065     ; 8.414      ;
; -0.443 ; fpga_core:core_inst|AD9201:u_ad9201|ram_dual:sc13|altsyncram:ram_block_rtl_0|altsyncram_s9h1:auto_generated|ram_block1a308~portb_address_reg0 ; fpga_core:core_inst|axis_fifo:udp_payload_fifo|altsyncram:mem_rtl_0|altsyncram_e3e1:auto_generated|ram_block1a4~porta_datain_reg0             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.065     ; 8.408      ;
; -0.441 ; fpga_core:core_inst|AD9201:u_ad9201|ram_dual:sc13|altsyncram:ram_block_rtl_0|altsyncram_s9h1:auto_generated|ram_block1a232~portb_address_reg0 ; fpga_core:core_inst|axis_fifo:udp_payload_fifo|altsyncram:mem_rtl_0|altsyncram_e3e1:auto_generated|ram_block1a13~porta_datain_reg0            ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.037     ; 8.434      ;
; -0.440 ; fpga_core:core_inst|AD9201:u_ad9201|ram_dual:sc13|altsyncram:ram_block_rtl_0|altsyncram_s9h1:auto_generated|ram_block1a224~portb_address_reg0 ; fpga_core:core_inst|axis_fifo:udp_payload_fifo|altsyncram:mem_rtl_0|altsyncram_e3e1:auto_generated|ram_block1a13~porta_datain_reg0            ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.071     ; 8.399      ;
; -0.439 ; fpga_core:core_inst|AD9201:u_ad9201|ram_dual:sc13|altsyncram:ram_block_rtl_0|altsyncram_s9h1:auto_generated|ram_block1a98~portb_address_reg0  ; fpga_core:core_inst|axis_fifo:udp_payload_fifo|altsyncram:mem_rtl_0|altsyncram_e3e1:auto_generated|ram_block1a13~porta_datain_reg0            ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.062     ; 8.407      ;
; -0.420 ; fpga_core:core_inst|AD9201:u_ad9201|ram_dual:sc13|altsyncram:ram_block_rtl_0|altsyncram_s9h1:auto_generated|ram_block1a232~portb_address_reg0 ; fpga_core:core_inst|axis_fifo:udp_payload_fifo|altsyncram:mem_rtl_0|altsyncram_e3e1:auto_generated|ram_block1a4~porta_datain_reg0             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.037     ; 8.413      ;
; -0.419 ; fpga_core:core_inst|AD9201:u_ad9201|ram_dual:sc13|altsyncram:ram_block_rtl_0|altsyncram_s9h1:auto_generated|ram_block1a224~portb_address_reg0 ; fpga_core:core_inst|axis_fifo:udp_payload_fifo|altsyncram:mem_rtl_0|altsyncram_e3e1:auto_generated|ram_block1a4~porta_datain_reg0             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.071     ; 8.378      ;
; -0.418 ; fpga_core:core_inst|AD9201:u_ad9201|ram_dual:sc13|altsyncram:ram_block_rtl_0|altsyncram_s9h1:auto_generated|ram_block1a98~portb_address_reg0  ; fpga_core:core_inst|axis_fifo:udp_payload_fifo|altsyncram:mem_rtl_0|altsyncram_e3e1:auto_generated|ram_block1a4~porta_datain_reg0             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.062     ; 8.386      ;
; -0.417 ; fpga_core:core_inst|AD9201:u_ad9201|ram_dual:sc13|altsyncram:ram_block_rtl_0|altsyncram_s9h1:auto_generated|ram_block1a126~portb_address_reg0 ; fpga_core:core_inst|axis_fifo:udp_payload_fifo|altsyncram:mem_rtl_0|altsyncram_e3e1:auto_generated|ram_block1a0~porta_datain_reg0             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.066     ; 8.381      ;
; -0.413 ; fpga_core:core_inst|AD9201:u_ad9201|ram_dual:sc13|altsyncram:ram_block_rtl_0|altsyncram_s9h1:auto_generated|ram_block1a320~portb_address_reg0 ; fpga_core:core_inst|axis_fifo:udp_payload_fifo|altsyncram:mem_rtl_0|altsyncram_e3e1:auto_generated|ram_block1a9~porta_datain_reg0             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.055     ; 8.388      ;
; -0.391 ; fpga_core:core_inst|AD9201:u_ad9201|ram_dual:sc13|altsyncram:ram_block_rtl_0|altsyncram_s9h1:auto_generated|ram_block1a168~portb_address_reg0 ; fpga_core:core_inst|axis_fifo:udp_payload_fifo|altsyncram:mem_rtl_0|altsyncram_e3e1:auto_generated|ram_block1a9~porta_datain_reg0             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.073     ; 8.348      ;
; -0.381 ; fpga_core:core_inst|AD9201:u_ad9201|ram_dual:sc13|altsyncram:ram_block_rtl_0|altsyncram_s9h1:auto_generated|ram_block1a320~portb_address_reg0 ; fpga_core:core_inst|axis_fifo:udp_payload_fifo|altsyncram:mem_rtl_0|altsyncram_e3e1:auto_generated|ram_block1a0~porta_datain_reg0             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.056     ; 8.355      ;
; -0.378 ; fpga_core:core_inst|AD9201:u_ad9201|ram_dual:sc13|altsyncram:ram_block_rtl_0|altsyncram_s9h1:auto_generated|ram_block1a18~portb_address_reg0  ; fpga_core:core_inst|axis_fifo:udp_payload_fifo|altsyncram:mem_rtl_0|altsyncram_e3e1:auto_generated|ram_block1a9~porta_datain_reg0             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.095     ; 8.313      ;
; -0.359 ; fpga_core:core_inst|AD9201:u_ad9201|ram_dual:sc13|altsyncram:ram_block_rtl_0|altsyncram_s9h1:auto_generated|ram_block1a168~portb_address_reg0 ; fpga_core:core_inst|axis_fifo:udp_payload_fifo|altsyncram:mem_rtl_0|altsyncram_e3e1:auto_generated|ram_block1a0~porta_datain_reg0             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.074     ; 8.315      ;
; -0.358 ; fpga_core:core_inst|AD9201:u_ad9201|ram_dual:sc13|altsyncram:ram_block_rtl_0|altsyncram_s9h1:auto_generated|ram_block1a52~portb_address_reg0  ; fpga_core:core_inst|axis_fifo:udp_payload_fifo|altsyncram:mem_rtl_0|altsyncram_e3e1:auto_generated|ram_block1a9~porta_datain_reg0             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.027     ; 8.361      ;
; -0.357 ; fpga_core:core_inst|AD9201:u_ad9201|ram_dual:sc13|altsyncram:ram_block_rtl_0|altsyncram_s9h1:auto_generated|ram_block1a228~portb_address_reg0 ; fpga_core:core_inst|axis_fifo:udp_payload_fifo|altsyncram:mem_rtl_0|altsyncram_e3e1:auto_generated|ram_block1a9~porta_datain_reg0             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.043     ; 8.344      ;
; -0.346 ; fpga_core:core_inst|AD9201:u_ad9201|ram_dual:sc13|altsyncram:ram_block_rtl_0|altsyncram_s9h1:auto_generated|ram_block1a18~portb_address_reg0  ; fpga_core:core_inst|axis_fifo:udp_payload_fifo|altsyncram:mem_rtl_0|altsyncram_e3e1:auto_generated|ram_block1a0~porta_datain_reg0             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.096     ; 8.280      ;
; -0.346 ; fpga_core:core_inst|AD9201:u_ad9201|ram_dual:sc13|altsyncram:ram_block_rtl_0|altsyncram_s9h1:auto_generated|ram_block1a220~portb_address_reg0 ; fpga_core:core_inst|axis_fifo:udp_payload_fifo|altsyncram:mem_rtl_0|altsyncram_e3e1:auto_generated|ram_block1a9~porta_datain_reg0             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.021     ; 8.355      ;
; -0.342 ; fpga_core:core_inst|AD9201:u_ad9201|ram_dual:sc13|altsyncram:ram_block_rtl_0|altsyncram_s9h1:auto_generated|ram_block1a160~portb_address_reg0 ; fpga_core:core_inst|axis_fifo:udp_payload_fifo|altsyncram:mem_rtl_0|altsyncram_e3e1:auto_generated|ram_block1a9~porta_datain_reg0             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.095     ; 8.277      ;
; -0.342 ; fpga_core:core_inst|AD9201:u_ad9201|ram_dual:sc13|altsyncram:ram_block_rtl_0|altsyncram_s9h1:auto_generated|ram_block1a14~portb_address_reg0  ; fpga_core:core_inst|axis_fifo:udp_payload_fifo|altsyncram:mem_rtl_0|altsyncram_e3e1:auto_generated|ram_block1a13~porta_datain_reg0            ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.069     ; 8.303      ;
; -0.328 ; fpga_core:core_inst|AD9201:u_ad9201|ram_dual:sc13|altsyncram:ram_block_rtl_0|altsyncram_s9h1:auto_generated|ram_block1a140~portb_address_reg0 ; fpga_core:core_inst|axis_fifo:udp_payload_fifo|altsyncram:mem_rtl_0|altsyncram_e3e1:auto_generated|ram_block1a13~porta_datain_reg0            ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.069     ; 8.289      ;
; -0.326 ; fpga_core:core_inst|AD9201:u_ad9201|ram_dual:sc13|altsyncram:ram_block_rtl_0|altsyncram_s9h1:auto_generated|ram_block1a52~portb_address_reg0  ; fpga_core:core_inst|axis_fifo:udp_payload_fifo|altsyncram:mem_rtl_0|altsyncram_e3e1:auto_generated|ram_block1a0~porta_datain_reg0             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.028     ; 8.328      ;
; -0.326 ; fpga_core:core_inst|AD9201:u_ad9201|ram_dual:sc13|altsyncram:ram_block_rtl_0|altsyncram_s9h1:auto_generated|ram_block1a316~portb_address_reg0 ; fpga_core:core_inst|axis_fifo:udp_payload_fifo|altsyncram:mem_rtl_0|altsyncram_e3e1:auto_generated|ram_block1a13~porta_datain_reg0            ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.049     ; 8.307      ;
; -0.325 ; fpga_core:core_inst|AD9201:u_ad9201|ram_dual:sc13|altsyncram:ram_block_rtl_0|altsyncram_s9h1:auto_generated|ram_block1a228~portb_address_reg0 ; fpga_core:core_inst|axis_fifo:udp_payload_fifo|altsyncram:mem_rtl_0|altsyncram_e3e1:auto_generated|ram_block1a0~porta_datain_reg0             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.044     ; 8.311      ;
; -0.321 ; fpga_core:core_inst|AD9201:u_ad9201|ram_dual:sc13|altsyncram:ram_block_rtl_0|altsyncram_s9h1:auto_generated|ram_block1a14~portb_address_reg0  ; fpga_core:core_inst|axis_fifo:udp_payload_fifo|altsyncram:mem_rtl_0|altsyncram_e3e1:auto_generated|ram_block1a4~porta_datain_reg0             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.069     ; 8.282      ;
; -0.320 ; fpga_core:core_inst|AD9201:u_ad9201|ram_dual:sc13|altsyncram:ram_block_rtl_0|altsyncram_s9h1:auto_generated|ram_block1a286~portb_address_reg0 ; fpga_core:core_inst|axis_fifo:udp_payload_fifo|altsyncram:mem_rtl_0|altsyncram_e3e1:auto_generated|ram_block1a9~porta_datain_reg0             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.067     ; 8.283      ;
; -0.314 ; fpga_core:core_inst|AD9201:u_ad9201|ram_dual:sc13|altsyncram:ram_block_rtl_0|altsyncram_s9h1:auto_generated|ram_block1a220~portb_address_reg0 ; fpga_core:core_inst|axis_fifo:udp_payload_fifo|altsyncram:mem_rtl_0|altsyncram_e3e1:auto_generated|ram_block1a0~porta_datain_reg0             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.022     ; 8.322      ;
; -0.311 ; fpga_core:core_inst|AD9201:u_ad9201|ram_dual:sc13|altsyncram:ram_block_rtl_0|altsyncram_s9h1:auto_generated|ram_block1a144~portb_address_reg0 ; fpga_core:core_inst|axis_fifo:udp_payload_fifo|altsyncram:mem_rtl_0|altsyncram_e3e1:auto_generated|ram_block1a9~porta_datain_reg0             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.074     ; 8.267      ;
; -0.310 ; fpga_core:core_inst|AD9201:u_ad9201|ram_dual:sc13|altsyncram:ram_block_rtl_0|altsyncram_s9h1:auto_generated|ram_block1a160~portb_address_reg0 ; fpga_core:core_inst|axis_fifo:udp_payload_fifo|altsyncram:mem_rtl_0|altsyncram_e3e1:auto_generated|ram_block1a0~porta_datain_reg0             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.096     ; 8.244      ;
; -0.307 ; fpga_core:core_inst|AD9201:u_ad9201|ram_dual:sc13|altsyncram:ram_block_rtl_0|altsyncram_s9h1:auto_generated|ram_block1a76~portb_address_reg0  ; fpga_core:core_inst|axis_fifo:udp_payload_fifo|altsyncram:mem_rtl_0|altsyncram_e3e1:auto_generated|ram_block1a9~porta_datain_reg0             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.073     ; 8.264      ;
; -0.307 ; fpga_core:core_inst|AD9201:u_ad9201|ram_dual:sc13|altsyncram:ram_block_rtl_0|altsyncram_s9h1:auto_generated|ram_block1a140~portb_address_reg0 ; fpga_core:core_inst|axis_fifo:udp_payload_fifo|altsyncram:mem_rtl_0|altsyncram_e3e1:auto_generated|ram_block1a4~porta_datain_reg0             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.069     ; 8.268      ;
; -0.305 ; fpga_core:core_inst|AD9201:u_ad9201|ram_dual:sc13|altsyncram:ram_block_rtl_0|altsyncram_s9h1:auto_generated|ram_block1a316~portb_address_reg0 ; fpga_core:core_inst|axis_fifo:udp_payload_fifo|altsyncram:mem_rtl_0|altsyncram_e3e1:auto_generated|ram_block1a4~porta_datain_reg0             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.049     ; 8.286      ;
; -0.304 ; fpga_core:core_inst|AD9201:u_ad9201|ram_dual:sc13|altsyncram:ram_block_rtl_0|altsyncram_s9h1:auto_generated|ram_block1a60~portb_address_reg0  ; fpga_core:core_inst|axis_fifo:udp_payload_fifo|altsyncram:mem_rtl_0|altsyncram_e3e1:auto_generated|ram_block1a9~porta_datain_reg0             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.004     ; 8.330      ;
; -0.298 ; fpga_core:core_inst|AD9201:u_ad9201|ram_dual:sc13|altsyncram:ram_block_rtl_0|altsyncram_s9h1:auto_generated|ram_block1a122~portb_address_reg0 ; fpga_core:core_inst|axis_fifo:udp_payload_fifo|altsyncram:mem_rtl_0|altsyncram_e3e1:auto_generated|ram_block1a13~porta_datain_reg0            ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.063     ; 8.265      ;
; -0.297 ; fpga_core:core_inst|AD9201:u_ad9201|ram_dual:sc13|altsyncram:ram_block_rtl_0|altsyncram_s9h1:auto_generated|ram_block1a30~portb_address_reg0  ; fpga_core:core_inst|axis_fifo:udp_payload_fifo|altsyncram:mem_rtl_0|altsyncram_e3e1:auto_generated|ram_block1a13~porta_datain_reg0            ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.074     ; 8.253      ;
; -0.295 ; fpga_core:core_inst|AD9201:u_ad9201|ram_dual:sc13|altsyncram:ram_block_rtl_0|altsyncram_s9h1:auto_generated|ram_block1a26~portb_address_reg0  ; fpga_core:core_inst|axis_fifo:udp_payload_fifo|altsyncram:mem_rtl_0|altsyncram_e3e1:auto_generated|ram_block1a9~porta_datain_reg0             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.041     ; 8.284      ;
; -0.295 ; fpga_core:core_inst|AD9201:u_ad9201|ram_dual:sc13|altsyncram:ram_block_rtl_0|altsyncram_s9h1:auto_generated|ram_block1a136~portb_address_reg0 ; fpga_core:core_inst|axis_fifo:udp_payload_fifo|altsyncram:mem_rtl_0|altsyncram_e3e1:auto_generated|ram_block1a9~porta_datain_reg0             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.094     ; 8.231      ;
; -0.288 ; fpga_core:core_inst|AD9201:u_ad9201|ram_dual:sc13|altsyncram:ram_block_rtl_0|altsyncram_s9h1:auto_generated|ram_block1a286~portb_address_reg0 ; fpga_core:core_inst|axis_fifo:udp_payload_fifo|altsyncram:mem_rtl_0|altsyncram_e3e1:auto_generated|ram_block1a0~porta_datain_reg0             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.068     ; 8.250      ;
; -0.283 ; fpga_core:core_inst|AD9201:u_ad9201|ram_dual:sc13|altsyncram:ram_block_rtl_0|altsyncram_s9h1:auto_generated|ram_block1a161~portb_address_reg0 ; fpga_core:core_inst|axis_fifo:udp_payload_fifo|altsyncram:mem_rtl_0|altsyncram_e3e1:auto_generated|ram_block1a10~porta_datain_reg0            ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.058     ; 8.255      ;
; -0.282 ; fpga_core:core_inst|AD9201:u_ad9201|ram_dual:sc13|altsyncram:ram_block_rtl_0|altsyncram_s9h1:auto_generated|ram_block1a84~portb_address_reg0  ; fpga_core:core_inst|axis_fifo:udp_payload_fifo|altsyncram:mem_rtl_0|altsyncram_e3e1:auto_generated|ram_block1a9~porta_datain_reg0             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.059     ; 8.253      ;
; -0.279 ; fpga_core:core_inst|AD9201:u_ad9201|ram_dual:sc13|altsyncram:ram_block_rtl_0|altsyncram_s9h1:auto_generated|ram_block1a144~portb_address_reg0 ; fpga_core:core_inst|axis_fifo:udp_payload_fifo|altsyncram:mem_rtl_0|altsyncram_e3e1:auto_generated|ram_block1a0~porta_datain_reg0             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.075     ; 8.234      ;
; -0.277 ; fpga_core:core_inst|AD9201:u_ad9201|ram_dual:sc13|altsyncram:ram_block_rtl_0|altsyncram_s9h1:auto_generated|ram_block1a122~portb_address_reg0 ; fpga_core:core_inst|axis_fifo:udp_payload_fifo|altsyncram:mem_rtl_0|altsyncram_e3e1:auto_generated|ram_block1a4~porta_datain_reg0             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.063     ; 8.244      ;
; -0.276 ; fpga_core:core_inst|AD9201:u_ad9201|ram_dual:sc13|altsyncram:ram_block_rtl_0|altsyncram_s9h1:auto_generated|ram_block1a30~portb_address_reg0  ; fpga_core:core_inst|axis_fifo:udp_payload_fifo|altsyncram:mem_rtl_0|altsyncram_e3e1:auto_generated|ram_block1a4~porta_datain_reg0             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.074     ; 8.232      ;
; -0.275 ; fpga_core:core_inst|AD9201:u_ad9201|ram_dual:sc13|altsyncram:ram_block_rtl_0|altsyncram_s9h1:auto_generated|ram_block1a76~portb_address_reg0  ; fpga_core:core_inst|axis_fifo:udp_payload_fifo|altsyncram:mem_rtl_0|altsyncram_e3e1:auto_generated|ram_block1a0~porta_datain_reg0             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.074     ; 8.231      ;
; -0.272 ; fpga_core:core_inst|AD9201:u_ad9201|ram_dual:sc13|altsyncram:ram_block_rtl_0|altsyncram_s9h1:auto_generated|ram_block1a60~portb_address_reg0  ; fpga_core:core_inst|axis_fifo:udp_payload_fifo|altsyncram:mem_rtl_0|altsyncram_e3e1:auto_generated|ram_block1a0~porta_datain_reg0             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.005     ; 8.297      ;
; -0.265 ; fpga_core:core_inst|AD9201:u_ad9201|contador_adhb_n:sc14|qp[5]                                                                                ; fpga_core:core_inst|AD9201:u_ad9201|ram_dual:sc13|altsyncram:ram_block_rtl_0|altsyncram_s9h1:auto_generated|ram_block1a333~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.188      ; 8.483      ;
; -0.263 ; fpga_core:core_inst|AD9201:u_ad9201|ram_dual:sc13|altsyncram:ram_block_rtl_0|altsyncram_s9h1:auto_generated|ram_block1a26~portb_address_reg0  ; fpga_core:core_inst|axis_fifo:udp_payload_fifo|altsyncram:mem_rtl_0|altsyncram_e3e1:auto_generated|ram_block1a0~porta_datain_reg0             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.042     ; 8.251      ;
; -0.263 ; fpga_core:core_inst|AD9201:u_ad9201|ram_dual:sc13|altsyncram:ram_block_rtl_0|altsyncram_s9h1:auto_generated|ram_block1a136~portb_address_reg0 ; fpga_core:core_inst|axis_fifo:udp_payload_fifo|altsyncram:mem_rtl_0|altsyncram_e3e1:auto_generated|ram_block1a0~porta_datain_reg0             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.095     ; 8.198      ;
; -0.263 ; fpga_core:core_inst|AD9201:u_ad9201|ram_dual:sc13|altsyncram:ram_block_rtl_0|altsyncram_s9h1:auto_generated|ram_block1a201~portb_address_reg0 ; fpga_core:core_inst|axis_fifo:udp_payload_fifo|altsyncram:mem_rtl_0|altsyncram_e3e1:auto_generated|ram_block1a7~porta_datain_reg0             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.062     ; 8.231      ;
; -0.261 ; fpga_core:core_inst|AD9201:u_ad9201|ram_dual:sc13|altsyncram:ram_block_rtl_0|altsyncram_s9h1:auto_generated|ram_block1a240~portb_address_reg0 ; fpga_core:core_inst|axis_fifo:udp_payload_fifo|altsyncram:mem_rtl_0|altsyncram_e3e1:auto_generated|ram_block1a13~porta_datain_reg0            ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.075     ; 8.216      ;
; -0.256 ; fpga_core:core_inst|AD9201:u_ad9201|ram_dual:sc13|altsyncram:ram_block_rtl_0|altsyncram_s9h1:auto_generated|ram_block1a66~portb_address_reg0  ; fpga_core:core_inst|axis_fifo:udp_payload_fifo|altsyncram:mem_rtl_0|altsyncram_e3e1:auto_generated|ram_block1a15~porta_datain_reg0            ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.050     ; 8.236      ;
; -0.251 ; fpga_core:core_inst|AD9201:u_ad9201|ram_dual:sc13|altsyncram:ram_block_rtl_0|altsyncram_s9h1:auto_generated|ram_block1a148~portb_address_reg0 ; fpga_core:core_inst|axis_fifo:udp_payload_fifo|altsyncram:mem_rtl_0|altsyncram_e3e1:auto_generated|ram_block1a13~porta_datain_reg0            ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.021     ; 8.260      ;
; -0.250 ; fpga_core:core_inst|AD9201:u_ad9201|ram_dual:sc13|altsyncram:ram_block_rtl_0|altsyncram_s9h1:auto_generated|ram_block1a84~portb_address_reg0  ; fpga_core:core_inst|axis_fifo:udp_payload_fifo|altsyncram:mem_rtl_0|altsyncram_e3e1:auto_generated|ram_block1a0~porta_datain_reg0             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.060     ; 8.220      ;
; -0.250 ; fpga_core:core_inst|AD9201:u_ad9201|ram_dual:sc13|altsyncram:ram_block_rtl_0|altsyncram_s9h1:auto_generated|ram_block1a161~portb_address_reg0 ; fpga_core:core_inst|axis_fifo:udp_payload_fifo|altsyncram:mem_rtl_0|altsyncram_e3e1:auto_generated|ram_block1a1~porta_datain_reg0             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.067     ; 8.213      ;
; -0.247 ; fpga_core:core_inst|AD9201:u_ad9201|contador_adhb_n:sc14|qp[5]                                                                                ; fpga_core:core_inst|AD9201:u_ad9201|ram_dual:sc13|altsyncram:ram_block_rtl_0|altsyncram_s9h1:auto_generated|ram_block1a317~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.173      ; 8.450      ;
; -0.246 ; fpga_core:core_inst|AD9201:u_ad9201|contador_adhb_n:sc14|qp[5]                                                                                ; fpga_core:core_inst|AD9201:u_ad9201|ram_dual:sc13|altsyncram:ram_block_rtl_0|altsyncram_s9h1:auto_generated|ram_block1a39~portb_address_reg0  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.181      ; 8.457      ;
; -0.240 ; fpga_core:core_inst|AD9201:u_ad9201|ram_dual:sc13|altsyncram:ram_block_rtl_0|altsyncram_s9h1:auto_generated|ram_block1a240~portb_address_reg0 ; fpga_core:core_inst|axis_fifo:udp_payload_fifo|altsyncram:mem_rtl_0|altsyncram_e3e1:auto_generated|ram_block1a4~porta_datain_reg0             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.075     ; 8.195      ;
; -0.238 ; fpga_core:core_inst|AD9201:u_ad9201|ram_dual:sc13|altsyncram:ram_block_rtl_0|altsyncram_s9h1:auto_generated|ram_block1a178~portb_address_reg0 ; fpga_core:core_inst|axis_fifo:udp_payload_fifo|altsyncram:mem_rtl_0|altsyncram_e3e1:auto_generated|ram_block1a9~porta_datain_reg0             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.092     ; 8.176      ;
; -0.236 ; fpga_core:core_inst|AD9201:u_ad9201|ram_dual:sc13|altsyncram:ram_block_rtl_0|altsyncram_s9h1:auto_generated|ram_block1a304~portb_address_reg0 ; fpga_core:core_inst|axis_fifo:udp_payload_fifo|altsyncram:mem_rtl_0|altsyncram_e3e1:auto_generated|ram_block1a9~porta_datain_reg0             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.031     ; 8.235      ;
; -0.230 ; fpga_core:core_inst|AD9201:u_ad9201|ram_dual:sc13|altsyncram:ram_block_rtl_0|altsyncram_s9h1:auto_generated|ram_block1a148~portb_address_reg0 ; fpga_core:core_inst|axis_fifo:udp_payload_fifo|altsyncram:mem_rtl_0|altsyncram_e3e1:auto_generated|ram_block1a4~porta_datain_reg0             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.021     ; 8.239      ;
; -0.225 ; fpga_core:core_inst|AD9201:u_ad9201|contador_adhb_n:sc14|qp[5]                                                                                ; fpga_core:core_inst|AD9201:u_ad9201|ram_dual:sc13|altsyncram:ram_block_rtl_0|altsyncram_s9h1:auto_generated|ram_block1a275~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.194      ; 8.449      ;
; -0.222 ; fpga_core:core_inst|AD9201:u_ad9201|ram_dual:sc13|altsyncram:ram_block_rtl_0|altsyncram_s9h1:auto_generated|ram_block1a72~portb_address_reg0  ; fpga_core:core_inst|axis_fifo:udp_payload_fifo|altsyncram:mem_rtl_0|altsyncram_e3e1:auto_generated|ram_block1a13~porta_datain_reg0            ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.080     ; 8.172      ;
; -0.215 ; fpga_core:core_inst|AD9201:u_ad9201|ram_dual:sc13|altsyncram:ram_block_rtl_0|altsyncram_s9h1:auto_generated|ram_block1a268~portb_address_reg0 ; fpga_core:core_inst|axis_fifo:udp_payload_fifo|altsyncram:mem_rtl_0|altsyncram_e3e1:auto_generated|ram_block1a15~porta_datain_reg0            ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.071     ; 8.174      ;
; -0.206 ; fpga_core:core_inst|AD9201:u_ad9201|ram_dual:sc13|altsyncram:ram_block_rtl_0|altsyncram_s9h1:auto_generated|ram_block1a152~portb_address_reg0 ; fpga_core:core_inst|axis_fifo:udp_payload_fifo|altsyncram:mem_rtl_0|altsyncram_e3e1:auto_generated|ram_block1a9~porta_datain_reg0             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.077     ; 8.159      ;
; -0.206 ; fpga_core:core_inst|AD9201:u_ad9201|ram_dual:sc13|altsyncram:ram_block_rtl_0|altsyncram_s9h1:auto_generated|ram_block1a178~portb_address_reg0 ; fpga_core:core_inst|axis_fifo:udp_payload_fifo|altsyncram:mem_rtl_0|altsyncram_e3e1:auto_generated|ram_block1a0~porta_datain_reg0             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.093     ; 8.143      ;
; -0.204 ; fpga_core:core_inst|AD9201:u_ad9201|ram_dual:sc13|altsyncram:ram_block_rtl_0|altsyncram_s9h1:auto_generated|ram_block1a304~portb_address_reg0 ; fpga_core:core_inst|axis_fifo:udp_payload_fifo|altsyncram:mem_rtl_0|altsyncram_e3e1:auto_generated|ram_block1a0~porta_datain_reg0             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.032     ; 8.202      ;
; -0.204 ; fpga_core:core_inst|AD9201:u_ad9201|ram_dual:sc13|altsyncram:ram_block_rtl_0|altsyncram_s9h1:auto_generated|ram_block1a58~portb_address_reg0  ; fpga_core:core_inst|axis_fifo:udp_payload_fifo|altsyncram:mem_rtl_0|altsyncram_e3e1:auto_generated|ram_block1a15~porta_datain_reg0            ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.053     ; 8.181      ;
; -0.203 ; fpga_core:core_inst|AD9201:u_ad9201|ram_dual:sc13|altsyncram:ram_block_rtl_0|altsyncram_s9h1:auto_generated|ram_block1a106~portb_address_reg0 ; fpga_core:core_inst|axis_fifo:udp_payload_fifo|altsyncram:mem_rtl_0|altsyncram_e3e1:auto_generated|ram_block1a13~porta_datain_reg0            ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.072     ; 8.161      ;
; -0.201 ; fpga_core:core_inst|AD9201:u_ad9201|ram_dual:sc13|altsyncram:ram_block_rtl_0|altsyncram_s9h1:auto_generated|ram_block1a72~portb_address_reg0  ; fpga_core:core_inst|axis_fifo:udp_payload_fifo|altsyncram:mem_rtl_0|altsyncram_e3e1:auto_generated|ram_block1a4~porta_datain_reg0             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.080     ; 8.151      ;
; -0.195 ; fpga_core:core_inst|AD9201:u_ad9201|ram_dual:sc13|altsyncram:ram_block_rtl_0|altsyncram_s9h1:auto_generated|ram_block1a278~portb_address_reg0 ; fpga_core:core_inst|axis_fifo:udp_payload_fifo|altsyncram:mem_rtl_0|altsyncram_e3e1:auto_generated|ram_block1a9~porta_datain_reg0             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.068     ; 8.157      ;
; -0.194 ; fpga_core:core_inst|AD9201:u_ad9201|ram_dual:sc13|altsyncram:ram_block_rtl_0|altsyncram_s9h1:auto_generated|ram_block1a262~portb_address_reg0 ; fpga_core:core_inst|axis_fifo:udp_payload_fifo|altsyncram:mem_rtl_0|altsyncram_e3e1:auto_generated|ram_block1a9~porta_datain_reg0             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.048     ; 8.176      ;
; -0.192 ; fpga_core:core_inst|AD9201:u_ad9201|ram_dual:sc13|altsyncram:ram_block_rtl_0|altsyncram_s9h1:auto_generated|ram_block1a142~portb_address_reg0 ; fpga_core:core_inst|axis_fifo:udp_payload_fifo|altsyncram:mem_rtl_0|altsyncram_e3e1:auto_generated|ram_block1a15~porta_datain_reg0            ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.055     ; 8.167      ;
; -0.182 ; fpga_core:core_inst|AD9201:u_ad9201|ram_dual:sc13|altsyncram:ram_block_rtl_0|altsyncram_s9h1:auto_generated|ram_block1a106~portb_address_reg0 ; fpga_core:core_inst|axis_fifo:udp_payload_fifo|altsyncram:mem_rtl_0|altsyncram_e3e1:auto_generated|ram_block1a4~porta_datain_reg0             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.072     ; 8.140      ;
; -0.179 ; fpga_core:core_inst|AD9201:u_ad9201|ram_dual:sc13|altsyncram:ram_block_rtl_0|altsyncram_s9h1:auto_generated|ram_block1a56~portb_address_reg0  ; fpga_core:core_inst|axis_fifo:udp_payload_fifo|altsyncram:mem_rtl_0|altsyncram_e3e1:auto_generated|ram_block1a13~porta_datain_reg0            ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.049     ; 8.160      ;
; -0.175 ; fpga_core:core_inst|AD9201:u_ad9201|ram_dual:sc13|altsyncram:ram_block_rtl_0|altsyncram_s9h1:auto_generated|ram_block1a270~portb_address_reg0 ; fpga_core:core_inst|axis_fifo:udp_payload_fifo|altsyncram:mem_rtl_0|altsyncram_e3e1:auto_generated|ram_block1a9~porta_datain_reg0             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.030     ; 8.175      ;
; -0.174 ; fpga_core:core_inst|AD9201:u_ad9201|ram_dual:sc13|altsyncram:ram_block_rtl_0|altsyncram_s9h1:auto_generated|ram_block1a152~portb_address_reg0 ; fpga_core:core_inst|axis_fifo:udp_payload_fifo|altsyncram:mem_rtl_0|altsyncram_e3e1:auto_generated|ram_block1a0~porta_datain_reg0             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.078     ; 8.126      ;
; -0.168 ; fpga_core:core_inst|AD9201:u_ad9201|ram_dual:sc13|altsyncram:ram_block_rtl_0|altsyncram_s9h1:auto_generated|ram_block1a194~portb_address_reg0 ; fpga_core:core_inst|axis_fifo:udp_payload_fifo|altsyncram:mem_rtl_0|altsyncram_e3e1:auto_generated|ram_block1a9~porta_datain_reg0             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.054     ; 8.144      ;
; -0.163 ; fpga_core:core_inst|AD9201:u_ad9201|ram_dual:sc13|altsyncram:ram_block_rtl_0|altsyncram_s9h1:auto_generated|ram_block1a278~portb_address_reg0 ; fpga_core:core_inst|axis_fifo:udp_payload_fifo|altsyncram:mem_rtl_0|altsyncram_e3e1:auto_generated|ram_block1a0~porta_datain_reg0             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.069     ; 8.124      ;
; -0.162 ; fpga_core:core_inst|AD9201:u_ad9201|ram_dual:sc13|altsyncram:ram_block_rtl_0|altsyncram_s9h1:auto_generated|ram_block1a262~portb_address_reg0 ; fpga_core:core_inst|axis_fifo:udp_payload_fifo|altsyncram:mem_rtl_0|altsyncram_e3e1:auto_generated|ram_block1a0~porta_datain_reg0             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.049     ; 8.143      ;
; -0.159 ; fpga_core:core_inst|AD9201:u_ad9201|ram_dual:sc13|altsyncram:ram_block_rtl_0|altsyncram_s9h1:auto_generated|ram_block1a10~portb_address_reg0  ; fpga_core:core_inst|axis_fifo:udp_payload_fifo|altsyncram:mem_rtl_0|altsyncram_e3e1:auto_generated|ram_block1a9~porta_datain_reg0             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.037     ; 8.152      ;
; -0.158 ; fpga_core:core_inst|AD9201:u_ad9201|ram_dual:sc13|altsyncram:ram_block_rtl_0|altsyncram_s9h1:auto_generated|ram_block1a56~portb_address_reg0  ; fpga_core:core_inst|axis_fifo:udp_payload_fifo|altsyncram:mem_rtl_0|altsyncram_e3e1:auto_generated|ram_block1a4~porta_datain_reg0             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.049     ; 8.139      ;
; -0.155 ; fpga_core:core_inst|AD9201:u_ad9201|ram_dual:sc13|altsyncram:ram_block_rtl_0|altsyncram_s9h1:auto_generated|ram_block1a218~portb_address_reg0 ; fpga_core:core_inst|axis_fifo:udp_payload_fifo|altsyncram:mem_rtl_0|altsyncram_e3e1:auto_generated|ram_block1a9~porta_datain_reg0             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.043     ; 8.142      ;
; -0.155 ; fpga_core:core_inst|AD9201:u_ad9201|ram_dual:sc13|altsyncram:ram_block_rtl_0|altsyncram_s9h1:auto_generated|ram_block1a202~portb_address_reg0 ; fpga_core:core_inst|axis_fifo:udp_payload_fifo|altsyncram:mem_rtl_0|altsyncram_e3e1:auto_generated|ram_block1a9~porta_datain_reg0             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.072     ; 8.113      ;
; -0.150 ; fpga_core:core_inst|AD9201:u_ad9201|ram_dual:sc13|altsyncram:ram_block_rtl_0|altsyncram_s9h1:auto_generated|ram_block1a302~portb_address_reg0 ; fpga_core:core_inst|axis_fifo:udp_payload_fifo|altsyncram:mem_rtl_0|altsyncram_e3e1:auto_generated|ram_block1a9~porta_datain_reg0             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.031     ; 8.149      ;
; -0.149 ; fpga_core:core_inst|AD9201:u_ad9201|ram_dual:sc13|altsyncram:ram_block_rtl_0|altsyncram_s9h1:auto_generated|ram_block1a5~portb_address_reg0   ; fpga_core:core_inst|axis_fifo:udp_payload_fifo|altsyncram:mem_rtl_0|altsyncram_e3e1:auto_generated|ram_block1a14~porta_datain_reg0            ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.110     ; 8.069      ;
; -0.143 ; fpga_core:core_inst|AD9201:u_ad9201|ram_dual:sc13|altsyncram:ram_block_rtl_0|altsyncram_s9h1:auto_generated|ram_block1a270~portb_address_reg0 ; fpga_core:core_inst|axis_fifo:udp_payload_fifo|altsyncram:mem_rtl_0|altsyncram_e3e1:auto_generated|ram_block1a0~porta_datain_reg0             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.031     ; 8.142      ;
; -0.136 ; fpga_core:core_inst|AD9201:u_ad9201|ram_dual:sc13|altsyncram:ram_block_rtl_0|altsyncram_s9h1:auto_generated|ram_block1a194~portb_address_reg0 ; fpga_core:core_inst|axis_fifo:udp_payload_fifo|altsyncram:mem_rtl_0|altsyncram_e3e1:auto_generated|ram_block1a0~porta_datain_reg0             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.055     ; 8.111      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                   ; To Node                                                                                                                                                                                                                     ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; 0.185 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rgmii_tx_clk_1 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|oddr:clk_oddr_inst|altddio_out:altddio_out_inst|ddio_out_86d:auto_generated|ddio_outa[0]~DFFHI ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 2.000        ; -0.219     ; 1.225      ;
; 0.450 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rgmii_tx_clk_2 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|oddr:clk_oddr_inst|altddio_out:altddio_out_inst|ddio_out_86d:auto_generated|ddio_outa[0]~DFFLO ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 2.000        ; -0.209     ; 1.228      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'enet0_rx_clk_125m'                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                              ; To Node                                                                                                                                                                                                                                             ; Launch Clock           ; Latch Clock       ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------+--------------+------------+------------+
; 0.876 ; ENET0_RX_DATA[2]                                                                                                                                                       ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_cell_h[3] ; virt_enet0_rx_clk_125m ; enet0_rx_clk_125m ; 2.000        ; 2.612      ; 2.485      ;
; 0.895 ; ENET0_RX_DV                                                                                                                                                            ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_cell_h[0] ; virt_enet0_rx_clk_125m ; enet0_rx_clk_125m ; 2.000        ; 2.612      ; 2.466      ;
; 0.911 ; ENET0_RX_DATA[0]                                                                                                                                                       ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_cell_h[1] ; virt_enet0_rx_clk_125m ; enet0_rx_clk_125m ; 2.000        ; 2.647      ; 2.485      ;
; 0.938 ; ENET0_RX_DATA[2]                                                                                                                                                       ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_cell_l[3] ; virt_enet0_rx_clk_125m ; enet0_rx_clk_125m ; 2.000        ; 2.674      ; 2.485      ;
; 0.955 ; ENET0_RX_DV                                                                                                                                                            ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_cell_l[0] ; virt_enet0_rx_clk_125m ; enet0_rx_clk_125m ; 2.000        ; 2.674      ; 2.468      ;
; 0.956 ; ENET0_RX_DATA[1]                                                                                                                                                       ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_cell_h[2] ; virt_enet0_rx_clk_125m ; enet0_rx_clk_125m ; 2.000        ; 2.647      ; 2.440      ;
; 0.964 ; ENET0_RX_DATA[3]                                                                                                                                                       ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_cell_h[4] ; virt_enet0_rx_clk_125m ; enet0_rx_clk_125m ; 2.000        ; 2.650      ; 2.435      ;
; 0.973 ; ENET0_RX_DATA[0]                                                                                                                                                       ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_cell_l[1] ; virt_enet0_rx_clk_125m ; enet0_rx_clk_125m ; 2.000        ; 2.708      ; 2.484      ;
; 1.022 ; ENET0_RX_DATA[1]                                                                                                                                                       ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_cell_l[2] ; virt_enet0_rx_clk_125m ; enet0_rx_clk_125m ; 2.000        ; 2.708      ; 2.435      ;
; 1.027 ; ENET0_RX_DATA[3]                                                                                                                                                       ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_cell_l[4] ; virt_enet0_rx_clk_125m ; enet0_rx_clk_125m ; 2.000        ; 2.711      ; 2.433      ;
; 2.231 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[7]                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ecd1:auto_generated|ram_block1a16~porta_we_reg                                                     ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; 0.229      ; 6.028      ;
; 2.231 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[7]                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ecd1:auto_generated|ram_block1a16~porta_address_reg0                                               ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; 0.229      ; 6.028      ;
; 2.233 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[7]                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ecd1:auto_generated|ram_block1a16~porta_datain_reg0                                                ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; 0.234      ; 6.031      ;
; 2.234 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[7]                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ecd1:auto_generated|ram_block1a1~porta_we_reg                                                      ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; 0.212      ; 6.008      ;
; 2.234 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[7]                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ecd1:auto_generated|ram_block1a1~porta_address_reg0                                                ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; 0.212      ; 6.008      ;
; 2.236 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[7]                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ecd1:auto_generated|ram_block1a1~porta_datain_reg0                                                 ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; 0.217      ; 6.011      ;
; 2.238 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[7]                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ecd1:auto_generated|ram_block1a5~porta_we_reg                                                      ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; 0.222      ; 6.014      ;
; 2.238 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[7]                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ecd1:auto_generated|ram_block1a5~porta_address_reg0                                                ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; 0.222      ; 6.014      ;
; 2.240 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[7]                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ecd1:auto_generated|ram_block1a5~porta_datain_reg0                                                 ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; 0.227      ; 6.017      ;
; 2.246 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[6]                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ecd1:auto_generated|ram_block1a16~porta_we_reg                                                     ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; 0.229      ; 6.013      ;
; 2.246 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[6]                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ecd1:auto_generated|ram_block1a16~porta_address_reg0                                               ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; 0.229      ; 6.013      ;
; 2.248 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[6]                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ecd1:auto_generated|ram_block1a16~porta_datain_reg0                                                ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; 0.234      ; 6.016      ;
; 2.249 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[6]                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ecd1:auto_generated|ram_block1a1~porta_we_reg                                                      ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; 0.212      ; 5.993      ;
; 2.249 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[6]                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ecd1:auto_generated|ram_block1a1~porta_address_reg0                                                ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; 0.212      ; 5.993      ;
; 2.251 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[6]                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ecd1:auto_generated|ram_block1a1~porta_datain_reg0                                                 ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; 0.217      ; 5.996      ;
; 2.253 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[6]                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ecd1:auto_generated|ram_block1a5~porta_we_reg                                                      ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; 0.222      ; 5.999      ;
; 2.253 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[6]                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ecd1:auto_generated|ram_block1a5~porta_address_reg0                                                ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; 0.222      ; 5.999      ;
; 2.255 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[6]                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ecd1:auto_generated|ram_block1a5~porta_datain_reg0                                                 ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; 0.227      ; 6.002      ;
; 2.258 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[7]                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ecd1:auto_generated|ram_block1a13~porta_we_reg                                                     ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; 0.228      ; 6.000      ;
; 2.258 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[7]                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ecd1:auto_generated|ram_block1a13~porta_address_reg0                                               ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; 0.228      ; 6.000      ;
; 2.260 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[7]                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ecd1:auto_generated|ram_block1a13~porta_datain_reg0                                                ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; 0.233      ; 6.003      ;
; 2.272 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[7]                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ecd1:auto_generated|ram_block1a6~porta_we_reg                                                      ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; 0.230      ; 5.988      ;
; 2.272 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[7]                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ecd1:auto_generated|ram_block1a6~porta_address_reg0                                                ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; 0.230      ; 5.988      ;
; 2.273 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[7]                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ecd1:auto_generated|ram_block1a11~porta_we_reg                                                     ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; 0.216      ; 5.973      ;
; 2.273 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[7]                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ecd1:auto_generated|ram_block1a11~porta_address_reg0                                               ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; 0.216      ; 5.973      ;
; 2.273 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[6]                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ecd1:auto_generated|ram_block1a13~porta_we_reg                                                     ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; 0.228      ; 5.985      ;
; 2.273 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[6]                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ecd1:auto_generated|ram_block1a13~porta_address_reg0                                               ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; 0.228      ; 5.985      ;
; 2.274 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[7]                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ecd1:auto_generated|ram_block1a6~porta_datain_reg0                                                 ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; 0.235      ; 5.991      ;
; 2.275 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[7]                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ecd1:auto_generated|ram_block1a11~porta_datain_reg0                                                ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; 0.221      ; 5.976      ;
; 2.275 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[6]                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ecd1:auto_generated|ram_block1a13~porta_datain_reg0                                                ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; 0.233      ; 5.988      ;
; 2.287 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[6]                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ecd1:auto_generated|ram_block1a6~porta_we_reg                                                      ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; 0.230      ; 5.973      ;
; 2.287 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[6]                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ecd1:auto_generated|ram_block1a6~porta_address_reg0                                                ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; 0.230      ; 5.973      ;
; 2.288 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[6]                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ecd1:auto_generated|ram_block1a11~porta_we_reg                                                     ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; 0.216      ; 5.958      ;
; 2.288 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[6]                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ecd1:auto_generated|ram_block1a11~porta_address_reg0                                               ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; 0.216      ; 5.958      ;
; 2.289 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[6]                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ecd1:auto_generated|ram_block1a6~porta_datain_reg0                                                 ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; 0.235      ; 5.976      ;
; 2.290 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[6]                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ecd1:auto_generated|ram_block1a11~porta_datain_reg0                                                ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; 0.221      ; 5.961      ;
; 2.296 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[7]                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ecd1:auto_generated|ram_block1a3~porta_we_reg                                                      ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; 0.230      ; 5.964      ;
; 2.296 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[7]                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ecd1:auto_generated|ram_block1a3~porta_address_reg0                                                ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; 0.230      ; 5.964      ;
; 2.298 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[7]                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ecd1:auto_generated|ram_block1a3~porta_datain_reg0                                                 ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; 0.235      ; 5.967      ;
; 2.311 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[6]                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ecd1:auto_generated|ram_block1a3~porta_we_reg                                                      ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; 0.230      ; 5.949      ;
; 2.311 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[6]                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ecd1:auto_generated|ram_block1a3~porta_address_reg0                                                ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; 0.230      ; 5.949      ;
; 2.313 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[6]                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ecd1:auto_generated|ram_block1a3~porta_datain_reg0                                                 ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; 0.235      ; 5.952      ;
; 2.491 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[1] ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                                                            ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.072     ; 5.436      ;
; 2.514 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[7]                              ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ecd1:auto_generated|ram_block1a16~porta_we_reg                                                     ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; 0.229      ; 5.745      ;
; 2.514 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[7]                              ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ecd1:auto_generated|ram_block1a16~porta_address_reg0                                               ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; 0.229      ; 5.745      ;
; 2.516 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[7]                              ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ecd1:auto_generated|ram_block1a16~porta_datain_reg0                                                ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; 0.234      ; 5.748      ;
; 2.517 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[7]                              ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ecd1:auto_generated|ram_block1a1~porta_we_reg                                                      ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; 0.212      ; 5.725      ;
; 2.517 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[7]                              ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ecd1:auto_generated|ram_block1a1~porta_address_reg0                                                ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; 0.212      ; 5.725      ;
; 2.519 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[7]                              ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ecd1:auto_generated|ram_block1a1~porta_datain_reg0                                                 ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; 0.217      ; 5.728      ;
; 2.521 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[7]                              ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ecd1:auto_generated|ram_block1a5~porta_we_reg                                                      ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; 0.222      ; 5.731      ;
; 2.521 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[7]                              ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ecd1:auto_generated|ram_block1a5~porta_address_reg0                                                ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; 0.222      ; 5.731      ;
; 2.523 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[7]                              ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ecd1:auto_generated|ram_block1a5~porta_datain_reg0                                                 ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; 0.227      ; 5.734      ;
; 2.525 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[7]                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ecd1:auto_generated|ram_block1a4~porta_we_reg                                                      ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; 0.225      ; 5.730      ;
; 2.525 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[7]                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ecd1:auto_generated|ram_block1a4~porta_address_reg0                                                ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; 0.225      ; 5.730      ;
; 2.527 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[7]                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ecd1:auto_generated|ram_block1a4~porta_datain_reg0                                                 ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; 0.230      ; 5.733      ;
; 2.533 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[0] ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                                                            ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.070     ; 5.396      ;
; 2.540 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[6]                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ecd1:auto_generated|ram_block1a4~porta_we_reg                                                      ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; 0.225      ; 5.715      ;
; 2.540 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[6]                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ecd1:auto_generated|ram_block1a4~porta_address_reg0                                                ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; 0.225      ; 5.715      ;
; 2.541 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[7]                              ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ecd1:auto_generated|ram_block1a13~porta_we_reg                                                     ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; 0.228      ; 5.717      ;
; 2.541 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[7]                              ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ecd1:auto_generated|ram_block1a13~porta_address_reg0                                               ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; 0.228      ; 5.717      ;
; 2.542 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[6]                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ecd1:auto_generated|ram_block1a4~porta_datain_reg0                                                 ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; 0.230      ; 5.718      ;
; 2.543 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[7]                              ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ecd1:auto_generated|ram_block1a13~porta_datain_reg0                                                ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; 0.233      ; 5.720      ;
; 2.545 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[7]                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ecd1:auto_generated|ram_block1a14~porta_we_reg                                                     ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; 0.226      ; 5.711      ;
; 2.545 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[7]                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ecd1:auto_generated|ram_block1a14~porta_address_reg0                                               ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; 0.226      ; 5.711      ;
; 2.546 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[10]                                   ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ecd1:auto_generated|ram_block1a16~porta_datain_reg0                                                ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; 0.234      ; 5.718      ;
; 2.546 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[10]                                   ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ecd1:auto_generated|ram_block1a16~porta_we_reg                                                     ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; 0.229      ; 5.713      ;
; 2.546 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[10]                                   ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ecd1:auto_generated|ram_block1a16~porta_address_reg0                                               ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; 0.229      ; 5.713      ;
; 2.547 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[7]                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ecd1:auto_generated|ram_block1a14~porta_datain_reg0                                                ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; 0.231      ; 5.714      ;
; 2.554 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[2] ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                                                            ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.071     ; 5.374      ;
; 2.555 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[7]                              ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ecd1:auto_generated|ram_block1a6~porta_we_reg                                                      ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; 0.230      ; 5.705      ;
; 2.555 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[7]                              ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ecd1:auto_generated|ram_block1a6~porta_address_reg0                                                ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; 0.230      ; 5.705      ;
; 2.556 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[7]                              ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ecd1:auto_generated|ram_block1a11~porta_we_reg                                                     ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; 0.216      ; 5.690      ;
; 2.556 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[7]                              ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ecd1:auto_generated|ram_block1a11~porta_address_reg0                                               ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; 0.216      ; 5.690      ;
; 2.557 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[7]                              ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ecd1:auto_generated|ram_block1a6~porta_datain_reg0                                                 ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; 0.235      ; 5.708      ;
; 2.558 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[7]                              ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ecd1:auto_generated|ram_block1a11~porta_datain_reg0                                                ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; 0.221      ; 5.693      ;
; 2.559 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[10]                                   ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ecd1:auto_generated|ram_block1a1~porta_datain_reg0                                                 ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; 0.217      ; 5.688      ;
; 2.559 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[10]                                   ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ecd1:auto_generated|ram_block1a1~porta_we_reg                                                      ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; 0.212      ; 5.683      ;
; 2.559 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[10]                                   ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ecd1:auto_generated|ram_block1a1~porta_address_reg0                                                ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; 0.212      ; 5.683      ;
; 2.560 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[6]                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ecd1:auto_generated|ram_block1a14~porta_we_reg                                                     ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; 0.226      ; 5.696      ;
; 2.560 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[6]                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ecd1:auto_generated|ram_block1a14~porta_address_reg0                                               ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; 0.226      ; 5.696      ;
; 2.562 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[10]                                   ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ecd1:auto_generated|ram_block1a5~porta_datain_reg0                                                 ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; 0.227      ; 5.695      ;
; 2.562 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[10]                                   ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ecd1:auto_generated|ram_block1a5~porta_we_reg                                                      ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; 0.222      ; 5.690      ;
; 2.562 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[10]                                   ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ecd1:auto_generated|ram_block1a5~porta_address_reg0                                                ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; 0.222      ; 5.690      ;
; 2.562 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[6]                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ecd1:auto_generated|ram_block1a14~porta_datain_reg0                                                ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; 0.231      ; 5.699      ;
; 2.564 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[6]                              ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ecd1:auto_generated|ram_block1a16~porta_datain_reg0                                                ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; 0.234      ; 5.700      ;
; 2.564 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[6]                              ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ecd1:auto_generated|ram_block1a16~porta_we_reg                                                     ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; 0.229      ; 5.695      ;
; 2.564 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[6]                              ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ecd1:auto_generated|ram_block1a16~porta_address_reg0                                               ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; 0.229      ; 5.695      ;
; 2.565 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[7]                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ecd1:auto_generated|ram_block1a10~porta_we_reg                                                     ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; 0.259      ; 5.724      ;
; 2.565 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[7]                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ecd1:auto_generated|ram_block1a10~porta_address_reg0                                               ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; 0.259      ; 5.724      ;
; 2.567 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[7]                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ecd1:auto_generated|ram_block1a10~porta_datain_reg0                                                ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; 0.264      ; 5.727      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'enet0_tx_clk_125m'                                                                                                                                   ;
+-------+---------------------------------------------+------------------+---------------------------------------------+-------------------+--------------+------------+------------+
; Slack ; From Node                                   ; To Node          ; Launch Clock                                ; Latch Clock       ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------+------------------+---------------------------------------------+-------------------+--------------+------------+------------+
; 4.088 ; altpll_component|auto_generated|pll1|clk[0] ; ENET0_TX_DATA[0] ; altpll_component|auto_generated|pll1|clk[0] ; enet0_tx_clk_125m ; 8.000        ; 3.568      ; 6.460      ;
; 4.109 ; altpll_component|auto_generated|pll1|clk[0] ; ENET0_TX_DATA[2] ; altpll_component|auto_generated|pll1|clk[0] ; enet0_tx_clk_125m ; 8.000        ; 3.568      ; 6.439      ;
; 4.109 ; altpll_component|auto_generated|pll1|clk[0] ; ENET0_TX_DATA[3] ; altpll_component|auto_generated|pll1|clk[0] ; enet0_tx_clk_125m ; 8.000        ; 3.568      ; 6.439      ;
; 4.117 ; altpll_component|auto_generated|pll1|clk[0] ; ENET0_TX_EN      ; altpll_component|auto_generated|pll1|clk[0] ; enet0_tx_clk_125m ; 8.000        ; 3.568      ; 6.431      ;
; 4.127 ; altpll_component|auto_generated|pll1|clk[0] ; ENET0_TX_DATA[0] ; altpll_component|auto_generated|pll1|clk[0] ; enet0_tx_clk_125m ; 8.000        ; 3.568      ; 6.421      ;
; 4.140 ; altpll_component|auto_generated|pll1|clk[0] ; ENET0_TX_DATA[1] ; altpll_component|auto_generated|pll1|clk[0] ; enet0_tx_clk_125m ; 8.000        ; 3.568      ; 6.408      ;
; 4.153 ; altpll_component|auto_generated|pll1|clk[0] ; ENET0_TX_DATA[2] ; altpll_component|auto_generated|pll1|clk[0] ; enet0_tx_clk_125m ; 8.000        ; 3.568      ; 6.395      ;
; 4.153 ; altpll_component|auto_generated|pll1|clk[0] ; ENET0_TX_DATA[3] ; altpll_component|auto_generated|pll1|clk[0] ; enet0_tx_clk_125m ; 8.000        ; 3.568      ; 6.395      ;
; 4.162 ; altpll_component|auto_generated|pll1|clk[0] ; ENET0_TX_EN      ; altpll_component|auto_generated|pll1|clk[0] ; enet0_tx_clk_125m ; 8.000        ; 3.568      ; 6.386      ;
; 4.184 ; altpll_component|auto_generated|pll1|clk[0] ; ENET0_TX_DATA[1] ; altpll_component|auto_generated|pll1|clk[0] ; enet0_tx_clk_125m ; 8.000        ; 3.568      ; 6.364      ;
+-------+---------------------------------------------+------------------+---------------------------------------------+-------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                       ; To Node                                                                                                                                                                         ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; 0.325 ; fpga_core:core_inst|axis_fifo:udp_payload_fifo|wr_ptr_reg[10]                                                                                                                   ; fpga_core:core_inst|axis_fifo:udp_payload_fifo|altsyncram:mem_rtl_0|altsyncram_e3e1:auto_generated|ram_block1a17~porta_address_reg0                                             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.398      ; 0.924      ;
; 0.353 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|gmii_tx_er_reg          ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|gmii_tx_er_reg          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|gmii_tx_en_reg          ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|gmii_tx_en_reg          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[1]                                                  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[1]                                                  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[3]                                                  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[3]                                                  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[5]                                                  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[5]                                                  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[7]                                                  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[7]                                                  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[13]                                                 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[13]                                                 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|speed_reg[1]                                                                      ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|speed_reg[1]                                                                      ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rx_speed_count_2[0]                                                               ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rx_speed_count_2[0]                                                               ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rx_speed_count_2[1]                                                               ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rx_speed_count_2[1]                                                               ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; fpga_core:core_inst|axis_fifo:udp_payload_fifo|drop_frame_reg                                                                                                                   ; fpga_core:core_inst|axis_fifo:udp_payload_fifo|drop_frame_reg                                                                                                                   ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; fpga_core:core_inst|AD9201:u_ad9201|fsm_axis:sc11|qp[1]                                                                                                                         ; fpga_core:core_inst|AD9201:u_ad9201|fsm_axis:sc11|qp[1]                                                                                                                         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; fpga_core:core_inst|AD9201:u_ad9201|fsm_axis:sc11|qp[0]                                                                                                                         ; fpga_core:core_inst|AD9201:u_ad9201|fsm_axis:sc11|qp[0]                                                                                                                         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; fpga_core:core_inst|AD9201:u_ad9201|fsm_ram:sc15|qp[0]                                                                                                                          ; fpga_core:core_inst|AD9201:u_ad9201|fsm_ram:sc15|qp[0]                                                                                                                          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; fpga_core:core_inst|AD9201:u_ad9201|fsm_ram:sc15|qp[1]                                                                                                                          ; fpga_core:core_inst|AD9201:u_ad9201|fsm_ram:sc15|qp[1]                                                                                                                          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; fpga_core:core_inst|AD9201:u_ad9201|fsm_axis:sc11|qp[2]                                                                                                                         ; fpga_core:core_inst|AD9201:u_ad9201|fsm_axis:sc11|qp[2]                                                                                                                         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; fpga_core:core_inst|AD9201:u_ad9201|fsm_toggle:sc4|qp[1]                                                                                                                        ; fpga_core:core_inst|AD9201:u_ad9201|fsm_toggle:sc4|qp[1]                                                                                                                        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; fpga_core:core_inst|AD9201:u_ad9201|fsm_toggle:sc4|qp[0]                                                                                                                        ; fpga_core:core_inst|AD9201:u_ad9201|fsm_toggle:sc4|qp[0]                                                                                                                        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; fpga_core:core_inst|AD9201:u_ad9201|fsm_toggle:sc4|qp[3]                                                                                                                        ; fpga_core:core_inst|AD9201:u_ad9201|fsm_toggle:sc4|qp[3]                                                                                                                        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; fpga_core:core_inst|AD9201:u_ad9201|fsm_toggle:sc4|qp[2]                                                                                                                        ; fpga_core:core_inst|AD9201:u_ad9201|fsm_toggle:sc4|qp[2]                                                                                                                        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; fpga_core:core_inst|AD9201:u_ad9201|contador_bt_n:sc3|qp[1]                                                                                                                     ; fpga_core:core_inst|AD9201:u_ad9201|contador_bt_n:sc3|qp[1]                                                                                                                     ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; fpga_core:core_inst|AD9201:u_ad9201|fsm_pmt:sc8|qp[0]                                                                                                                           ; fpga_core:core_inst|AD9201:u_ad9201|fsm_pmt:sc8|qp[0]                                                                                                                           ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; fpga_core:core_inst|AD9201:u_ad9201|one_shot:sc10|qp[1]                                                                                                                         ; fpga_core:core_inst|AD9201:u_ad9201|one_shot:sc10|qp[1]                                                                                                                         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; fpga_core:core_inst|AD9201:u_ad9201|one_shot:sc10|qp[0]                                                                                                                         ; fpga_core:core_inst|AD9201:u_ad9201|one_shot:sc10|qp[0]                                                                                                                         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; fpga_core:core_inst|AD9201:u_ad9201|one_shot:sc9|qp[0]                                                                                                                          ; fpga_core:core_inst|AD9201:u_ad9201|one_shot:sc9|qp[0]                                                                                                                          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; fpga_core:core_inst|AD9201:u_ad9201|one_shot:sc9|qp[1]                                                                                                                          ; fpga_core:core_inst|AD9201:u_ad9201|one_shot:sc9|qp[1]                                                                                                                          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|frame_error_reg         ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|frame_error_reg         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|state_reg.STATE_FCS     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|state_reg.STATE_FCS     ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|state_reg.STATE_IFG     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|state_reg.STATE_IFG     ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|state_reg.STATE_PAD     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|state_reg.STATE_PAD     ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|state_reg.STATE_IDLE    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|state_reg.STATE_IDLE    ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|state_reg.STATE_PAYLOAD ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|state_reg.STATE_PAYLOAD ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.354 ; fpga_core:core_inst|valid_last                                                                                                                                                  ; fpga_core:core_inst|valid_last                                                                                                                                                  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_ip_tx:udp_ip_tx_inst|hdr_ptr_reg[1]                                                                         ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_ip_tx:udp_ip_tx_inst|hdr_ptr_reg[1]                                                                         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; fpga_core:core_inst|axis_fifo:udp_payload_fifo|m_axis_tvalid_pipe_reg[1]                                                                                                        ; fpga_core:core_inst|axis_fifo:udp_payload_fifo|m_axis_tvalid_pipe_reg[1]                                                                                                        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; fpga_core:core_inst|axis_fifo:udp_payload_fifo|m_axis_tvalid_pipe_reg[0]                                                                                                        ; fpga_core:core_inst|axis_fifo:udp_payload_fifo|m_axis_tvalid_pipe_reg[0]                                                                                                        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; fpga_core:core_inst|axis_fifo:udp_payload_fifo|m_axis_tvalid_pipe_reg[3]                                                                                                        ; fpga_core:core_inst|axis_fifo:udp_payload_fifo|m_axis_tvalid_pipe_reg[3]                                                                                                        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; fpga_core:core_inst|axis_fifo:udp_payload_fifo|m_axis_tvalid_pipe_reg[4]                                                                                                        ; fpga_core:core_inst|axis_fifo:udp_payload_fifo|m_axis_tvalid_pipe_reg[4]                                                                                                        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|m_frame_reg                                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|m_frame_reg                                                    ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|m_drop_frame_reg                                               ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|m_drop_frame_reg                                               ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|m_axis_tvalid_pipe_reg[1]                                      ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|m_axis_tvalid_pipe_reg[1]                                      ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|m_terminate_frame_reg                                          ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|m_terminate_frame_reg                                          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; fpga_core:core_inst|eth_axis_rx:eth_axis_rx_inst|read_eth_payload_reg                                                                                                           ; fpga_core:core_inst|eth_axis_rx:eth_axis_rx_inst|read_eth_payload_reg                                                                                                           ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|m_drop_frame_reg                                               ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|m_drop_frame_reg                                               ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|m_frame_reg                                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|m_frame_reg                                                    ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; fpga_core:core_inst|eth_axis_rx:eth_axis_rx_inst|m_eth_payload_axis_tvalid_reg                                                                                                  ; fpga_core:core_inst|eth_axis_rx:eth_axis_rx_inst|m_eth_payload_axis_tvalid_reg                                                                                                  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[0]                                                  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[0]                                                  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[9]                                                  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[9]                                                  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[11]                                                 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[11]                                                 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|m_axis_tvalid_pipe_reg[1]                                      ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|m_axis_tvalid_pipe_reg[1]                                      ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|m_terminate_frame_reg                                          ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|m_terminate_frame_reg                                          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_ip_rx:udp_ip_rx_inst|hdr_ptr_reg[0]                                                                         ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_ip_rx:udp_ip_rx_inst|hdr_ptr_reg[0]                                                                         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_ip_rx:udp_ip_rx_inst|hdr_ptr_reg[2]                                                                         ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_ip_rx:udp_ip_rx_inst|hdr_ptr_reg[2]                                                                         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_ip_rx:udp_ip_rx_inst|hdr_ptr_reg[1]                                                                         ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_ip_rx:udp_ip_rx_inst|hdr_ptr_reg[1]                                                                         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.355 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_ip_tx:udp_ip_tx_inst|temp_m_ip_payload_axis_tvalid_reg                                                      ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_ip_tx:udp_ip_tx_inst|temp_m_ip_payload_axis_tvalid_reg                                                      ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_ip_tx:udp_ip_tx_inst|state_reg.STATE_WRITE_PAYLOAD_LAST                                                     ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_ip_tx:udp_ip_tx_inst|state_reg.STATE_WRITE_PAYLOAD_LAST                                                     ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_ip_tx:udp_ip_tx_inst|state_reg.STATE_WRITE_HEADER                                                           ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_ip_tx:udp_ip_tx_inst|state_reg.STATE_WRITE_HEADER                                                           ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_ip_tx:udp_ip_tx_inst|hdr_ptr_reg[2]                                                                         ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_ip_tx:udp_ip_tx_inst|hdr_ptr_reg[2]                                                                         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_ip_tx:udp_ip_tx_inst|m_ip_hdr_valid_reg                                                                     ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_ip_tx:udp_ip_tx_inst|m_ip_hdr_valid_reg                                                                     ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|m_udp_hdr_valid_reg                                                      ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|m_udp_hdr_valid_reg                                                      ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|header_fifo_rd_ptr_reg[3]                                                ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|header_fifo_rd_ptr_reg[3]                                                ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|header_fifo_rd_ptr_reg[2]                                                ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|header_fifo_rd_ptr_reg[2]                                                ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|header_fifo_rd_ptr_reg[0]                                                ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|header_fifo_rd_ptr_reg[0]                                                ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|header_fifo_rd_ptr_reg[1]                                                ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|header_fifo_rd_ptr_reg[1]                                                ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|header_fifo_wr_ptr_reg[3]                                                ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|header_fifo_wr_ptr_reg[3]                                                ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|header_fifo_wr_ptr_reg[2]                                                ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|header_fifo_wr_ptr_reg[2]                                                ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|header_fifo_wr_ptr_reg[1]                                                ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|header_fifo_wr_ptr_reg[1]                                                ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|header_fifo_wr_ptr_reg[0]                                                ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|header_fifo_wr_ptr_reg[0]                                                ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|axis_fifo:payload_fifo|m_axis_tvalid_pipe_reg[3]                         ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|axis_fifo:payload_fifo|m_axis_tvalid_pipe_reg[3]                         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|axis_fifo:payload_fifo|m_axis_tvalid_pipe_reg[1]                         ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|axis_fifo:payload_fifo|m_axis_tvalid_pipe_reg[1]                         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|axis_fifo:payload_fifo|m_axis_tvalid_pipe_reg[4]                         ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|axis_fifo:payload_fifo|m_axis_tvalid_pipe_reg[4]                         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_update_valid_reg                                        ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_update_valid_reg                                        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[14]                                          ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[14]                                          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[0]                                           ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[0]                                           ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[1]                                           ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[1]                                           ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[2]                                           ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[2]                                           ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[3]                                           ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[3]                                           ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[4]                                           ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[4]                                           ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[5]                                           ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[5]                                           ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[6]                                           ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[6]                                           ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[7]                                           ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[7]                                           ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[8]                                           ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[8]                                           ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[9]                                           ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[9]                                           ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[10]                                          ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[10]                                          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[11]                                          ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[11]                                          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[12]                                          ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[12]                                          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[13]                                          ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[13]                                          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|s_frame_reg                                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|s_frame_reg                                                    ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; fpga_core:core_inst|eth_axis_tx:eth_axis_tx_inst|temp_m_axis_tvalid_reg                                                                                                         ; fpga_core:core_inst|eth_axis_tx:eth_axis_tx_inst|temp_m_axis_tvalid_reg                                                                                                         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; fpga_core:core_inst|eth_axis_tx:eth_axis_tx_inst|ptr_reg[1]                                                                                                                     ; fpga_core:core_inst|eth_axis_tx:eth_axis_tx_inst|ptr_reg[1]                                                                                                                     ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; fpga_core:core_inst|eth_axis_tx:eth_axis_tx_inst|send_eth_header_reg                                                                                                            ; fpga_core:core_inst|eth_axis_tx:eth_axis_tx_inst|send_eth_header_reg                                                                                                            ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|eth_arb_mux:eth_arb_mux_inst|frame_reg                                                          ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|eth_arb_mux:eth_arb_mux_inst|frame_reg                                                          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|eth_arb_mux:eth_arb_mux_inst|arbiter:arb_inst|grant_reg[0]                                      ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|eth_arb_mux:eth_arb_mux_inst|arbiter:arb_inst|grant_reg[0]                                      ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|eth_arb_mux:eth_arb_mux_inst|arbiter:arb_inst|grant_reg[1]                                      ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|eth_arb_mux:eth_arb_mux_inst|arbiter:arb_inst|grant_reg[1]                                      ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_tx:arp_eth_tx_inst|temp_m_eth_payload_axis_tvalid_reg                      ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_tx:arp_eth_tx_inst|temp_m_eth_payload_axis_tvalid_reg                      ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_tx:arp_eth_tx_inst|m_eth_payload_axis_tvalid_reg                           ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_tx:arp_eth_tx_inst|m_eth_payload_axis_tvalid_reg                           ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_tx:ip_eth_tx_inst|temp_m_eth_payload_axis_tvalid_reg                          ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_tx:ip_eth_tx_inst|temp_m_eth_payload_axis_tvalid_reg                          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_tx:arp_eth_tx_inst|send_arp_header_reg                                     ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_tx:arp_eth_tx_inst|send_arp_header_reg                                     ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_tx:arp_eth_tx_inst|m_eth_hdr_valid_reg                                     ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_tx:arp_eth_tx_inst|m_eth_hdr_valid_reg                                     ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'enet0_rx_clk_125m'                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+-------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                 ; To Node                                                                                                                                                                                               ; Launch Clock      ; Latch Clock       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+-------------------+--------------+------------+------------+
; 0.350 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tdata_reg[7]               ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ecd1:auto_generated|ram_block1a7~porta_datain_reg0   ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.400      ; 0.951      ;
; 0.353 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_update_valid_reg                                                  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_update_valid_reg                                                              ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|s_frame_reg                                                              ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|s_frame_reg                                                                          ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rx_prescale[1]                                                                              ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rx_prescale[1]                                                                                          ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.073      ; 0.597      ;
; 0.354 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[9]                                                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[9]                                                                 ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[0]                                                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[0]                                                                 ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[1]                                                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[1]                                                                 ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[2]                                                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[2]                                                                 ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[3]                                                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[3]                                                                 ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[4]                                                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[4]                                                                 ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[5]                                                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[5]                                                                 ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[6]                                                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[6]                                                                 ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[7]                                                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[7]                                                                 ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[8]                                                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[8]                                                                 ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[10]                                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[10]                                                                ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[11]                                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[11]                                                                ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[12]                                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[12]                                                                ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[13]                                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[13]                                                                ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[14]                                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[14]                                                                ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|state_reg.STATE_IDLE              ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|state_reg.STATE_IDLE                          ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_er_d0                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_er_d0                                 ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_dv_d1                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_dv_d1                                 ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_dv_d0                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_dv_d0                                 ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|mii_odd                           ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|mii_odd                                       ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.072      ; 0.597      ;
; 0.364 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rx_prescale[0]                                                                              ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rx_prescale[0]                                                                                          ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.073      ; 0.608      ;
; 0.376 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[3]                                                            ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ecd1:auto_generated|ram_block1a8~porta_address_reg0  ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.389      ; 0.966      ;
; 0.386 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rx_prescale[0]                                                                              ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rx_prescale[1]                                                                                          ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.073      ; 0.630      ;
; 0.387 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[30]                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[22]                                 ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.072      ; 0.630      ;
; 0.387 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[13]                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[5]                                  ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.072      ; 0.630      ;
; 0.396 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_dv_d2                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_dv_d3                                 ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rx_mii_select_sync[0]                                                                       ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rx_mii_select_sync[1]                                                                                   ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.072      ; 0.639      ;
; 0.397 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_update_ack_sync1_reg                                              ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_update_ack_sync2_reg                                                          ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.073      ; 0.641      ;
; 0.397 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync1_reg[12]                                                ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[12]                                                            ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d3[1]                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[1]                                ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.072      ; 0.640      ;
; 0.398 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d1[2]                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d2[2]                                ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.072      ; 0.641      ;
; 0.400 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[2]                                                            ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ecd1:auto_generated|ram_block1a8~porta_address_reg0  ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.389      ; 0.990      ;
; 0.403 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d2[2]                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d3[2]                                ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.072      ; 0.646      ;
; 0.403 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_er_d1                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_er_d2                                 ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.072      ; 0.646      ;
; 0.415 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[6]                                                            ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ecd1:auto_generated|ram_block1a19~porta_address_reg0 ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.385      ; 1.001      ;
; 0.415 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|q1_delay[1] ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[0]                                ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.072      ; 0.658      ;
; 0.421 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[2]                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[10]                                 ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.072      ; 0.664      ;
; 0.422 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[8]                                                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[8]                                                                        ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.072      ; 0.665      ;
; 0.425 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[2]                                                            ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ecd1:auto_generated|ram_block1a19~porta_address_reg0 ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.386      ; 1.012      ;
; 0.431 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[2]                                                            ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ecd1:auto_generated|ram_block1a9~porta_address_reg0  ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.382      ; 1.014      ;
; 0.431 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|q1_delay[0] ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tlast_reg                              ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.072      ; 0.674      ;
; 0.437 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|mii_odd                           ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tdata_reg[2]                           ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.072      ; 0.680      ;
; 0.446 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[7]                      ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[9]                                  ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.072      ; 0.689      ;
; 0.449 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rx_mii_select_sync[1]                                                                       ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[4]                                ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.072      ; 0.692      ;
; 0.450 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rx_mii_select_sync[1]                                                                       ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[2]                                ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.072      ; 0.693      ;
; 0.458 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rx_mii_select_sync[1]                                                                       ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[1]                                ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.072      ; 0.701      ;
; 0.459 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rx_mii_select_sync[1]                                                                       ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[5]                                ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.072      ; 0.702      ;
; 0.460 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rx_mii_select_sync[1]                                                                       ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[7]                                ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.072      ; 0.703      ;
; 0.461 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rx_mii_select_sync[1]                                                                       ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[6]                                ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.072      ; 0.704      ;
; 0.465 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[2]                                                            ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ecd1:auto_generated|ram_block1a12~porta_address_reg0 ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.398      ; 1.064      ;
; 0.467 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[2]                                                            ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ecd1:auto_generated|ram_block1a7~porta_address_reg0  ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.396      ; 1.064      ;
; 0.470 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[2]                                                            ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ecd1:auto_generated|ram_block1a17~porta_address_reg0 ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.395      ; 1.066      ;
; 0.473 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[2]                                                            ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ecd1:auto_generated|ram_block1a18~porta_address_reg0 ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.392      ; 1.066      ;
; 0.499 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[18]                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[10]                                 ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.072      ; 0.742      ;
; 0.502 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_update_ack_sync2_reg                                              ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_update_reg                                                                    ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.073      ; 0.746      ;
; 0.507 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync1_reg[11]                                                ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[11]                                                            ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.072      ; 0.750      ;
; 0.508 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync1_reg[10]                                                ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[10]                                                            ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.072      ; 0.751      ;
; 0.508 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_dv_d3                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_dv_d4                                 ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.072      ; 0.751      ;
; 0.513 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[20]                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[12]                                 ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.072      ; 0.756      ;
; 0.522 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|q1_delay[2] ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[5]                                ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.072      ; 0.765      ;
; 0.524 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|q1_delay[2] ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[1]                                ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.072      ; 0.767      ;
; 0.529 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[6]                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[2]                                ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.072      ; 0.772      ;
; 0.533 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[3]                                                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[3]                                                                        ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.072      ; 0.776      ;
; 0.536 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[4]                                                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[4]                                                                        ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.072      ; 0.779      ;
; 0.547 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d3[5]                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[5]                                ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.072      ; 0.790      ;
; 0.549 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d1[4]                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d2[4]                                ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.072      ; 0.792      ;
; 0.549 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d3[6]                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[6]                                ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.072      ; 0.792      ;
; 0.549 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d1[7]                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d2[7]                                ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.072      ; 0.792      ;
; 0.549 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d2[1]                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d3[1]                                ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.072      ; 0.792      ;
; 0.550 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d3[4]                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[4]                                ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.072      ; 0.793      ;
; 0.550 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d2[5]                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d3[5]                                ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.072      ; 0.793      ;
; 0.552 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync1_reg[14]                                                ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[14]                                                            ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.073      ; 0.796      ;
; 0.555 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_er_d3                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_er_d4                                 ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.072      ; 0.798      ;
; 0.555 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_er_d0                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_er_d1                                 ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.072      ; 0.798      ;
; 0.557 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_er_d2                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_er_d3                                 ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.072      ; 0.800      ;
; 0.569 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d1[1]                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d2[1]                                ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.072      ; 0.812      ;
; 0.569 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d3[2]                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[2]                                ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.072      ; 0.812      ;
; 0.575 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[12]                                                           ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ecd1:auto_generated|ram_block1a15~porta_address_reg0 ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.398      ; 1.174      ;
; 0.584 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[1]                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[13]                                 ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.071      ; 0.826      ;
; 0.584 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_dv_d1                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_dv_d2                                 ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.072      ; 0.827      ;
; 0.588 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync1_reg[7]                                                 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[7]                                                             ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.072      ; 0.831      ;
; 0.589 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync1_reg[9]                                                 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[9]                                                             ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.072      ; 0.832      ;
; 0.597 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|q1_delay[3] ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[6]                                ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.072      ; 0.840      ;
; 0.598 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[7]                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[3]                                ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.071      ; 0.840      ;
; 0.606 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|q1_delay[1] ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[4]                                ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.072      ; 0.849      ;
; 0.608 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[5]                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[1]                                ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.072      ; 0.851      ;
; 0.609 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tdata_reg[0]               ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ecd1:auto_generated|ram_block1a0~porta_datain_reg0   ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.404      ; 1.214      ;
; 0.609 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[4]                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[0]                                ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.072      ; 0.852      ;
; 0.610 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[19]                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[11]                                 ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.072      ; 0.853      ;
; 0.611 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|q1_delay[4] ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[7]                                ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.072      ; 0.854      ;
; 0.613 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[14]                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[6]                                  ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.072      ; 0.856      ;
; 0.621 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[14]                                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_commit_reg[14]                                                           ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.084      ; 0.876      ;
; 0.624 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tdata_reg[0]               ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ecd1:auto_generated|ram_block1a10~porta_datain_reg0  ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.403      ; 1.228      ;
; 0.624 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[11]                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[3]                                  ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.072      ; 0.867      ;
; 0.627 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|mii_odd                           ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tdata_reg[0]                           ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.072      ; 0.870      ;
; 0.631 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[23]                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[15]                                 ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.072      ; 0.874      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+-------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'enet0_tx_clk_125m'                                                                                                                                    ;
+-------+---------------------------------------------+------------------+---------------------------------------------+-------------------+--------------+------------+------------+
; Slack ; From Node                                   ; To Node          ; Launch Clock                                ; Latch Clock       ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------+------------------+---------------------------------------------+-------------------+--------------+------------+------------+
; 5.334 ; altpll_component|auto_generated|pll1|clk[0] ; ENET0_TX_DATA[1] ; altpll_component|auto_generated|pll1|clk[0] ; enet0_tx_clk_125m ; -4.000       ; 3.826      ; 6.180      ;
; 5.357 ; altpll_component|auto_generated|pll1|clk[0] ; ENET0_TX_EN      ; altpll_component|auto_generated|pll1|clk[0] ; enet0_tx_clk_125m ; -4.000       ; 3.826      ; 6.203      ;
; 5.366 ; altpll_component|auto_generated|pll1|clk[0] ; ENET0_TX_DATA[2] ; altpll_component|auto_generated|pll1|clk[0] ; enet0_tx_clk_125m ; -4.000       ; 3.826      ; 6.212      ;
; 5.366 ; altpll_component|auto_generated|pll1|clk[0] ; ENET0_TX_DATA[3] ; altpll_component|auto_generated|pll1|clk[0] ; enet0_tx_clk_125m ; -4.000       ; 3.826      ; 6.212      ;
; 5.378 ; altpll_component|auto_generated|pll1|clk[0] ; ENET0_TX_DATA[1] ; altpll_component|auto_generated|pll1|clk[0] ; enet0_tx_clk_125m ; -4.000       ; 3.826      ; 6.224      ;
; 5.392 ; altpll_component|auto_generated|pll1|clk[0] ; ENET0_TX_DATA[0] ; altpll_component|auto_generated|pll1|clk[0] ; enet0_tx_clk_125m ; -4.000       ; 3.826      ; 6.238      ;
; 5.401 ; altpll_component|auto_generated|pll1|clk[0] ; ENET0_TX_EN      ; altpll_component|auto_generated|pll1|clk[0] ; enet0_tx_clk_125m ; -4.000       ; 3.826      ; 6.247      ;
; 5.409 ; altpll_component|auto_generated|pll1|clk[0] ; ENET0_TX_DATA[2] ; altpll_component|auto_generated|pll1|clk[0] ; enet0_tx_clk_125m ; -4.000       ; 3.826      ; 6.255      ;
; 5.409 ; altpll_component|auto_generated|pll1|clk[0] ; ENET0_TX_DATA[3] ; altpll_component|auto_generated|pll1|clk[0] ; enet0_tx_clk_125m ; -4.000       ; 3.826      ; 6.255      ;
; 5.430 ; altpll_component|auto_generated|pll1|clk[0] ; ENET0_TX_DATA[0] ; altpll_component|auto_generated|pll1|clk[0] ; enet0_tx_clk_125m ; -4.000       ; 3.826      ; 6.276      ;
+-------+---------------------------------------------+------------------+---------------------------------------------+-------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                   ; To Node                                                                                                                                                                                                                     ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; 6.889 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rgmii_tx_clk_1 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|oddr:clk_oddr_inst|altddio_out:altddio_out_inst|ddio_out_86d:auto_generated|ddio_outa[0]~DFFHI ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -6.000       ; 0.109      ; 1.116      ;
; 6.934 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rgmii_tx_clk_2 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|oddr:clk_oddr_inst|altddio_out:altddio_out_inst|ddio_out_86d:auto_generated|ddio_outa[0]~DFFLO ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -6.000       ; 0.119      ; 1.170      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                       ;
+-------+----------------------------------------+------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                                                                      ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; 3.210 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|contador_adhb_n:sc6|qp[15]               ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.087     ; 4.702      ;
; 3.210 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|contador_adhb_n:sc6|qp[14]               ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.087     ; 4.702      ;
; 3.210 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|contador_adhb_n:sc6|qp[13]               ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.087     ; 4.702      ;
; 3.210 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|contador_adhb_n:sc6|qp[12]               ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.087     ; 4.702      ;
; 3.210 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|contador_adhb_n:sc6|qp[11]               ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.087     ; 4.702      ;
; 3.210 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|contador_adhb_n:sc6|qp[10]               ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.087     ; 4.702      ;
; 3.210 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|contador_adhb_n:sc6|qp[9]                ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.087     ; 4.702      ;
; 3.210 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|contador_adhb_n:sc6|qp[8]                ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.087     ; 4.702      ;
; 3.210 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|contador_adhb_n:sc6|qp[7]                ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.087     ; 4.702      ;
; 3.210 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|contador_adhb_n:sc6|qp[6]                ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.087     ; 4.702      ;
; 3.210 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|contador_adhb_n:sc6|qp[5]                ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.087     ; 4.702      ;
; 3.210 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|contador_adhb_n:sc6|qp[4]                ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.087     ; 4.702      ;
; 3.210 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|contador_adhb_n:sc6|qp[3]                ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.087     ; 4.702      ;
; 3.210 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|contador_adhb_n:sc6|qp[2]                ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.087     ; 4.702      ;
; 3.210 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|contador_adhb_n:sc6|qp[1]                ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.087     ; 4.702      ;
; 3.210 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|contador_adhb_n:sc6|qp[0]                ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.087     ; 4.702      ;
; 3.798 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|contador_adhb_n:sc5|qp[15]               ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.070     ; 4.131      ;
; 3.798 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|contador_adhb_n:sc5|qp[14]               ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.070     ; 4.131      ;
; 3.798 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|contador_adhb_n:sc5|qp[13]               ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.070     ; 4.131      ;
; 3.798 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|contador_adhb_n:sc5|qp[12]               ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.070     ; 4.131      ;
; 3.798 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|contador_adhb_n:sc5|qp[11]               ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.070     ; 4.131      ;
; 3.798 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|contador_adhb_n:sc5|qp[10]               ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.070     ; 4.131      ;
; 3.798 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|contador_adhb_n:sc5|qp[9]                ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.070     ; 4.131      ;
; 3.798 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|contador_adhb_n:sc5|qp[8]                ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.070     ; 4.131      ;
; 3.798 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|contador_adhb_n:sc5|qp[7]                ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.070     ; 4.131      ;
; 3.798 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|contador_adhb_n:sc5|qp[6]                ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.070     ; 4.131      ;
; 3.798 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|contador_adhb_n:sc5|qp[5]                ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.070     ; 4.131      ;
; 3.798 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|contador_adhb_n:sc5|qp[4]                ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.070     ; 4.131      ;
; 3.798 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|contador_adhb_n:sc5|qp[3]                ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.070     ; 4.131      ;
; 3.798 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|contador_adhb_n:sc5|qp[2]                ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.070     ; 4.131      ;
; 3.798 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|contador_adhb_n:sc5|qp[1]                ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.070     ; 4.131      ;
; 3.798 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|contador_adhb_n:sc5|qp[0]                ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.070     ; 4.131      ;
; 3.801 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|fsm_toggle:sc4|qp[1]                     ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.072     ; 4.126      ;
; 3.801 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|fsm_toggle:sc4|qp[0]                     ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.072     ; 4.126      ;
; 3.801 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|fsm_toggle:sc4|qp[2]                     ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.072     ; 4.126      ;
; 3.801 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|fsm_toggle:sc4|qp[3]                     ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.072     ; 4.126      ;
; 3.807 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|contador_bt_sample:sc0|qp[2]             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.071     ; 4.121      ;
; 3.807 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|contador_bt_sample:sc0|qp[10]            ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.071     ; 4.121      ;
; 3.807 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|contador_bt_sample:sc0|qp[9]             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.071     ; 4.121      ;
; 3.807 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|contador_bt_sample:sc0|qp[8]             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.071     ; 4.121      ;
; 3.807 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|contador_bt_sample:sc0|qp[7]             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.071     ; 4.121      ;
; 3.807 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|contador_bt_sample:sc0|qp[6]             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.071     ; 4.121      ;
; 3.807 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|contador_bt_sample:sc0|qp[5]             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.071     ; 4.121      ;
; 3.807 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|contador_bt_sample:sc0|qp[4]             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.071     ; 4.121      ;
; 3.807 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|contador_bt_sample:sc0|qp[3]             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.071     ; 4.121      ;
; 3.807 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|contador_bt_sample:sc0|qp[1]             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.071     ; 4.121      ;
; 3.807 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|contador_bt_sample:sc0|qp[0]             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.071     ; 4.121      ;
; 3.811 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|contador_bt_window:sc1|qp[2]             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.073     ; 4.115      ;
; 3.811 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|contador_bt_window:sc1|qp[5]             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.073     ; 4.115      ;
; 3.811 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|contador_bt_window:sc1|qp[4]             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.073     ; 4.115      ;
; 3.811 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|contador_bt_window:sc1|qp[3]             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.073     ; 4.115      ;
; 3.811 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|contador_bt_window:sc1|qp[1]             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.073     ; 4.115      ;
; 3.811 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|contador_bt_window:sc1|qp[0]             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.073     ; 4.115      ;
; 3.811 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|contador_bt_n:sc3|qp[1]                  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.073     ; 4.115      ;
; 3.811 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|contador_bt_n:sc3|qp[0]                  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.073     ; 4.115      ;
; 3.814 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|fsm_ram:sc15|qp[0]                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.073     ; 4.112      ;
; 3.814 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|fsm_ram:sc15|qp[2]                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.073     ; 4.112      ;
; 3.814 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|fsm_ram:sc15|qp[1]                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.073     ; 4.112      ;
; 3.838 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|contador_adhb_n:sc14|qp[15]              ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.074     ; 4.087      ;
; 3.838 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|contador_adhb_n:sc14|qp[14]              ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.074     ; 4.087      ;
; 3.838 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|contador_adhb_n:sc14|qp[13]              ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.074     ; 4.087      ;
; 3.838 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|contador_adhb_n:sc14|qp[12]              ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.074     ; 4.087      ;
; 3.838 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|contador_adhb_n:sc14|qp[11]              ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.074     ; 4.087      ;
; 3.838 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|contador_adhb_n:sc14|qp[10]              ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.074     ; 4.087      ;
; 3.838 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|contador_adhb_n:sc14|qp[9]               ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.074     ; 4.087      ;
; 3.838 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|contador_adhb_n:sc14|qp[8]               ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.074     ; 4.087      ;
; 3.838 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|contador_adhb_n:sc14|qp[7]               ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.074     ; 4.087      ;
; 3.838 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|contador_adhb_n:sc14|qp[6]               ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.074     ; 4.087      ;
; 3.838 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|contador_adhb_n:sc14|qp[5]               ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.074     ; 4.087      ;
; 3.838 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|contador_adhb_n:sc14|qp[4]               ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.074     ; 4.087      ;
; 3.838 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|contador_adhb_n:sc14|qp[3]               ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.074     ; 4.087      ;
; 3.838 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|contador_adhb_n:sc14|qp[2]               ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.074     ; 4.087      ;
; 3.838 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|contador_adhb_n:sc14|qp[1]               ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.074     ; 4.087      ;
; 3.838 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|contador_adhb_n:sc14|qp[0]               ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.074     ; 4.087      ;
; 3.957 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|registro_paralelo_multifuncion:sc7|qp[1] ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.117     ; 3.925      ;
; 4.151 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|registro_paralelo_multifuncion:sc7|qp[3] ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.079     ; 3.769      ;
; 4.151 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|registro_paralelo_multifuncion:sc7|qp[0] ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.079     ; 3.769      ;
; 4.151 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|registro_paralelo_multifuncion:sc7|qp[2] ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.079     ; 3.769      ;
; 4.151 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|fsm_axis:sc11|qp[1]                      ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.079     ; 3.769      ;
; 4.151 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|fsm_axis:sc11|qp[2]                      ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.079     ; 3.769      ;
; 4.151 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|fsm_axis:sc11|qp[0]                      ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.079     ; 3.769      ;
; 4.370 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|registro_paralelo_multifuncion:sc7|qp[5] ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.101     ; 3.528      ;
; 4.406 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|contador_bt_int:sc2|qp[4]                ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.078     ; 3.515      ;
; 4.406 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|contador_bt_int:sc2|qp[5]                ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.078     ; 3.515      ;
; 4.406 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|contador_bt_int:sc2|qp[3]                ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.078     ; 3.515      ;
; 4.406 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|contador_bt_int:sc2|qp[2]                ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.078     ; 3.515      ;
; 4.406 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|contador_bt_int:sc2|qp[1]                ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.078     ; 3.515      ;
; 4.406 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|contador_bt_int:sc2|qp[0]                ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.078     ; 3.515      ;
; 4.421 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|registro_paralelo_multifuncion:sc7|qp[7] ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.093     ; 3.485      ;
; 4.421 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|registro_paralelo_multifuncion:sc7|qp[9] ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.093     ; 3.485      ;
; 4.421 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|registro_paralelo_multifuncion:sc7|qp[8] ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.093     ; 3.485      ;
; 4.421 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|fsm_pmt:sc8|qp[0]                        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.093     ; 3.485      ;
; 4.421 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|one_shot:sc10|qp[0]                      ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.093     ; 3.485      ;
; 4.421 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|one_shot:sc10|qp[1]                      ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.093     ; 3.485      ;
; 4.421 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|one_shot:sc9|qp[0]                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.093     ; 3.485      ;
; 4.421 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|one_shot:sc9|qp[1]                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.093     ; 3.485      ;
; 4.488 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|registro_paralelo_multifuncion:sc7|qp[4] ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.120     ; 3.391      ;
; 5.049 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|registro_paralelo_multifuncion:sc7|qp[6] ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.117     ; 2.833      ;
+-------+----------------------------------------+------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                        ;
+-------+----------------------------------------+------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                                                                      ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; 2.441 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|registro_paralelo_multifuncion:sc7|qp[6] ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 2.681      ;
; 2.973 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|registro_paralelo_multifuncion:sc7|qp[4] ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 3.210      ;
; 3.028 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|registro_paralelo_multifuncion:sc7|qp[7] ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.095      ; 3.294      ;
; 3.028 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|registro_paralelo_multifuncion:sc7|qp[9] ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.095      ; 3.294      ;
; 3.028 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|registro_paralelo_multifuncion:sc7|qp[8] ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.095      ; 3.294      ;
; 3.028 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|fsm_pmt:sc8|qp[0]                        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.095      ; 3.294      ;
; 3.028 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|one_shot:sc10|qp[0]                      ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.095      ; 3.294      ;
; 3.028 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|one_shot:sc10|qp[1]                      ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.095      ; 3.294      ;
; 3.028 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|one_shot:sc9|qp[0]                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.095      ; 3.294      ;
; 3.028 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|one_shot:sc9|qp[1]                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.095      ; 3.294      ;
; 3.040 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|contador_bt_int:sc2|qp[4]                ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.110      ; 3.321      ;
; 3.040 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|contador_bt_int:sc2|qp[5]                ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.110      ; 3.321      ;
; 3.040 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|contador_bt_int:sc2|qp[3]                ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.110      ; 3.321      ;
; 3.040 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|contador_bt_int:sc2|qp[2]                ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.110      ; 3.321      ;
; 3.040 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|contador_bt_int:sc2|qp[1]                ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.110      ; 3.321      ;
; 3.040 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|contador_bt_int:sc2|qp[0]                ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.110      ; 3.321      ;
; 3.080 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|registro_paralelo_multifuncion:sc7|qp[5] ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 3.337      ;
; 3.297 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|registro_paralelo_multifuncion:sc7|qp[3] ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.109      ; 3.577      ;
; 3.297 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|registro_paralelo_multifuncion:sc7|qp[0] ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.109      ; 3.577      ;
; 3.297 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|registro_paralelo_multifuncion:sc7|qp[2] ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.109      ; 3.577      ;
; 3.297 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|fsm_axis:sc11|qp[1]                      ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.109      ; 3.577      ;
; 3.297 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|fsm_axis:sc11|qp[2]                      ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.109      ; 3.577      ;
; 3.297 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|fsm_axis:sc11|qp[0]                      ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.109      ; 3.577      ;
; 3.446 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|registro_paralelo_multifuncion:sc7|qp[1] ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 3.686      ;
; 3.600 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|contador_adhb_n:sc14|qp[15]              ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.114      ; 3.885      ;
; 3.600 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|contador_adhb_n:sc14|qp[14]              ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.114      ; 3.885      ;
; 3.600 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|contador_adhb_n:sc14|qp[13]              ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.114      ; 3.885      ;
; 3.600 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|contador_adhb_n:sc14|qp[12]              ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.114      ; 3.885      ;
; 3.600 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|contador_adhb_n:sc14|qp[11]              ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.114      ; 3.885      ;
; 3.600 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|contador_adhb_n:sc14|qp[10]              ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.114      ; 3.885      ;
; 3.600 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|contador_adhb_n:sc14|qp[9]               ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.114      ; 3.885      ;
; 3.600 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|contador_adhb_n:sc14|qp[8]               ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.114      ; 3.885      ;
; 3.600 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|contador_adhb_n:sc14|qp[7]               ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.114      ; 3.885      ;
; 3.600 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|contador_adhb_n:sc14|qp[6]               ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.114      ; 3.885      ;
; 3.600 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|contador_adhb_n:sc14|qp[5]               ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.114      ; 3.885      ;
; 3.600 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|contador_adhb_n:sc14|qp[4]               ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.114      ; 3.885      ;
; 3.600 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|contador_adhb_n:sc14|qp[3]               ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.114      ; 3.885      ;
; 3.600 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|contador_adhb_n:sc14|qp[2]               ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.114      ; 3.885      ;
; 3.600 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|contador_adhb_n:sc14|qp[1]               ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.114      ; 3.885      ;
; 3.600 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|contador_adhb_n:sc14|qp[0]               ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.114      ; 3.885      ;
; 3.614 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|fsm_ram:sc15|qp[0]                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.115      ; 3.900      ;
; 3.614 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|fsm_ram:sc15|qp[2]                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.115      ; 3.900      ;
; 3.614 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|fsm_ram:sc15|qp[1]                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.115      ; 3.900      ;
; 3.626 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|contador_bt_window:sc1|qp[2]             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.115      ; 3.912      ;
; 3.626 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|contador_bt_window:sc1|qp[5]             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.115      ; 3.912      ;
; 3.626 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|contador_bt_window:sc1|qp[4]             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.115      ; 3.912      ;
; 3.626 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|contador_bt_window:sc1|qp[3]             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.115      ; 3.912      ;
; 3.626 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|contador_bt_window:sc1|qp[1]             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.115      ; 3.912      ;
; 3.626 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|contador_bt_window:sc1|qp[0]             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.115      ; 3.912      ;
; 3.626 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|contador_bt_n:sc3|qp[1]                  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.115      ; 3.912      ;
; 3.626 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|contador_bt_n:sc3|qp[0]                  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.115      ; 3.912      ;
; 3.630 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|contador_bt_sample:sc0|qp[2]             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.117      ; 3.918      ;
; 3.630 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|contador_bt_sample:sc0|qp[10]            ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.117      ; 3.918      ;
; 3.630 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|contador_bt_sample:sc0|qp[9]             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.117      ; 3.918      ;
; 3.630 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|contador_bt_sample:sc0|qp[8]             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.117      ; 3.918      ;
; 3.630 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|contador_bt_sample:sc0|qp[7]             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.117      ; 3.918      ;
; 3.630 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|contador_bt_sample:sc0|qp[6]             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.117      ; 3.918      ;
; 3.630 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|contador_bt_sample:sc0|qp[5]             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.117      ; 3.918      ;
; 3.630 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|contador_bt_sample:sc0|qp[4]             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.117      ; 3.918      ;
; 3.630 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|contador_bt_sample:sc0|qp[3]             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.117      ; 3.918      ;
; 3.630 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|contador_bt_sample:sc0|qp[1]             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.117      ; 3.918      ;
; 3.630 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|contador_bt_sample:sc0|qp[0]             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.117      ; 3.918      ;
; 3.636 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|fsm_toggle:sc4|qp[1]                     ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.116      ; 3.923      ;
; 3.636 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|fsm_toggle:sc4|qp[0]                     ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.116      ; 3.923      ;
; 3.636 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|fsm_toggle:sc4|qp[2]                     ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.116      ; 3.923      ;
; 3.636 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|fsm_toggle:sc4|qp[3]                     ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.116      ; 3.923      ;
; 3.638 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|contador_adhb_n:sc5|qp[15]               ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.118      ; 3.927      ;
; 3.638 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|contador_adhb_n:sc5|qp[14]               ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.118      ; 3.927      ;
; 3.638 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|contador_adhb_n:sc5|qp[13]               ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.118      ; 3.927      ;
; 3.638 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|contador_adhb_n:sc5|qp[12]               ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.118      ; 3.927      ;
; 3.638 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|contador_adhb_n:sc5|qp[11]               ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.118      ; 3.927      ;
; 3.638 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|contador_adhb_n:sc5|qp[10]               ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.118      ; 3.927      ;
; 3.638 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|contador_adhb_n:sc5|qp[9]                ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.118      ; 3.927      ;
; 3.638 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|contador_adhb_n:sc5|qp[8]                ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.118      ; 3.927      ;
; 3.638 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|contador_adhb_n:sc5|qp[7]                ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.118      ; 3.927      ;
; 3.638 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|contador_adhb_n:sc5|qp[6]                ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.118      ; 3.927      ;
; 3.638 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|contador_adhb_n:sc5|qp[5]                ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.118      ; 3.927      ;
; 3.638 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|contador_adhb_n:sc5|qp[4]                ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.118      ; 3.927      ;
; 3.638 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|contador_adhb_n:sc5|qp[3]                ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.118      ; 3.927      ;
; 3.638 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|contador_adhb_n:sc5|qp[2]                ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.118      ; 3.927      ;
; 3.638 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|contador_adhb_n:sc5|qp[1]                ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.118      ; 3.927      ;
; 3.638 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|contador_adhb_n:sc5|qp[0]                ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.118      ; 3.927      ;
; 4.147 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|contador_adhb_n:sc6|qp[15]               ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 4.419      ;
; 4.147 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|contador_adhb_n:sc6|qp[14]               ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 4.419      ;
; 4.147 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|contador_adhb_n:sc6|qp[13]               ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 4.419      ;
; 4.147 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|contador_adhb_n:sc6|qp[12]               ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 4.419      ;
; 4.147 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|contador_adhb_n:sc6|qp[11]               ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 4.419      ;
; 4.147 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|contador_adhb_n:sc6|qp[10]               ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 4.419      ;
; 4.147 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|contador_adhb_n:sc6|qp[9]                ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 4.419      ;
; 4.147 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|contador_adhb_n:sc6|qp[8]                ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 4.419      ;
; 4.147 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|contador_adhb_n:sc6|qp[7]                ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 4.419      ;
; 4.147 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|contador_adhb_n:sc6|qp[6]                ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 4.419      ;
; 4.147 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|contador_adhb_n:sc6|qp[5]                ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 4.419      ;
; 4.147 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|contador_adhb_n:sc6|qp[4]                ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 4.419      ;
; 4.147 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|contador_adhb_n:sc6|qp[3]                ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 4.419      ;
; 4.147 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|contador_adhb_n:sc6|qp[2]                ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 4.419      ;
; 4.147 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|contador_adhb_n:sc6|qp[1]                ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 4.419      ;
; 4.147 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|contador_adhb_n:sc6|qp[0]                ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 4.419      ;
+-------+----------------------------------------+------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 2
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 11.525 ns




+---------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                  ;
+---------------------------------------------+-------+---------------+
; Clock                                       ; Slack ; End Point TNS ;
+---------------------------------------------+-------+---------------+
; enet0_rx_clk_125m                           ; 0.520 ; 0.000         ;
; altpll_component|auto_generated|pll1|clk[1] ; 1.022 ; 0.000         ;
; altpll_component|auto_generated|pll1|clk[0] ; 2.816 ; 0.000         ;
; enet0_tx_clk_125m                           ; 5.297 ; 0.000         ;
+---------------------------------------------+-------+---------------+


+---------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                   ;
+---------------------------------------------+-------+---------------+
; Clock                                       ; Slack ; End Point TNS ;
+---------------------------------------------+-------+---------------+
; altpll_component|auto_generated|pll1|clk[0] ; 0.123 ; 0.000         ;
; enet0_rx_clk_125m                           ; 0.141 ; 0.000         ;
; enet0_tx_clk_125m                           ; 4.321 ; 0.000         ;
; altpll_component|auto_generated|pll1|clk[1] ; 6.448 ; 0.000         ;
+---------------------------------------------+-------+---------------+


+---------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                               ;
+---------------------------------------------+-------+---------------+
; Clock                                       ; Slack ; End Point TNS ;
+---------------------------------------------+-------+---------------+
; altpll_component|auto_generated|pll1|clk[0] ; 5.057 ; 0.000         ;
+---------------------------------------------+-------+---------------+


+---------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                                ;
+---------------------------------------------+-------+---------------+
; Clock                                       ; Slack ; End Point TNS ;
+---------------------------------------------+-------+---------------+
; altpll_component|auto_generated|pll1|clk[0] ; 1.298 ; 0.000         ;
+---------------------------------------------+-------+---------------+


+---------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                    ;
+---------------------------------------------+-------+---------------+
; Clock                                       ; Slack ; End Point TNS ;
+---------------------------------------------+-------+---------------+
; enet0_rx_clk_125m                           ; 3.378 ; 0.000         ;
; altpll_component|auto_generated|pll1|clk[0] ; 3.749 ; 0.000         ;
; altpll_component|auto_generated|pll1|clk[1] ; 3.819 ; 0.000         ;
; enet0_tx_clk_125m                           ; 4.000 ; 0.000         ;
; enet1_rx_clk_125m                           ; 4.000 ; 0.000         ;
; enet1_tx_clk_125m                           ; 4.000 ; 0.000         ;
; CLOCK_50                                    ; 9.400 ; 0.000         ;
+---------------------------------------------+-------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'enet0_rx_clk_125m'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                              ; Launch Clock           ; Latch Clock       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------+--------------+------------+------------+
; 0.520 ; ENET0_RX_DATA[2]                                                                                                                                                                                                                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_cell_h[3]  ; virt_enet0_rx_clk_125m ; enet0_rx_clk_125m ; 2.000        ; 1.506      ; 1.723      ;
; 0.528 ; ENET0_RX_DV                                                                                                                                                                                                                                         ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_cell_h[0]  ; virt_enet0_rx_clk_125m ; enet0_rx_clk_125m ; 2.000        ; 1.506      ; 1.715      ;
; 0.553 ; ENET0_RX_DATA[0]                                                                                                                                                                                                                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_cell_h[1]  ; virt_enet0_rx_clk_125m ; enet0_rx_clk_125m ; 2.000        ; 1.539      ; 1.723      ;
; 0.583 ; ENET0_RX_DATA[1]                                                                                                                                                                                                                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_cell_h[2]  ; virt_enet0_rx_clk_125m ; enet0_rx_clk_125m ; 2.000        ; 1.539      ; 1.693      ;
; 0.586 ; ENET0_RX_DATA[3]                                                                                                                                                                                                                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_cell_h[4]  ; virt_enet0_rx_clk_125m ; enet0_rx_clk_125m ; 2.000        ; 1.541      ; 1.692      ;
; 0.907 ; ENET0_RX_DATA[2]                                                                                                                                                                                                                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_cell_l[3]  ; virt_enet0_rx_clk_125m ; enet0_rx_clk_125m ; 2.000        ; 1.893      ; 1.723      ;
; 0.912 ; ENET0_RX_DV                                                                                                                                                                                                                                         ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_cell_l[0]  ; virt_enet0_rx_clk_125m ; enet0_rx_clk_125m ; 2.000        ; 1.893      ; 1.718      ;
; 0.943 ; ENET0_RX_DATA[0]                                                                                                                                                                                                                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_cell_l[1]  ; virt_enet0_rx_clk_125m ; enet0_rx_clk_125m ; 2.000        ; 1.928      ; 1.722      ;
; 0.977 ; ENET0_RX_DATA[1]                                                                                                                                                                                                                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_cell_l[2]  ; virt_enet0_rx_clk_125m ; enet0_rx_clk_125m ; 2.000        ; 1.928      ; 1.688      ;
; 0.977 ; ENET0_RX_DATA[3]                                                                                                                                                                                                                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_cell_l[4]  ; virt_enet0_rx_clk_125m ; enet0_rx_clk_125m ; 2.000        ; 1.929      ; 1.689      ;
; 3.179 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_cell_l[4] ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_latch_l[4] ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 4.000        ; -0.433     ; 0.375      ;
; 3.180 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_cell_l[1] ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_latch_l[1] ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 4.000        ; -0.433     ; 0.374      ;
; 3.182 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_cell_l[2] ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_latch_l[2] ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 4.000        ; -0.433     ; 0.372      ;
; 3.183 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_cell_l[3] ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_latch_l[3] ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 4.000        ; -0.431     ; 0.373      ;
; 3.184 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_cell_l[0] ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_latch_l[0] ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 4.000        ; -0.431     ; 0.372      ;
; 4.873 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[6]                                                                                                                 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ecd1:auto_generated|ram_block1a1~porta_datain_reg0                                                  ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; 0.111      ; 3.247      ;
; 4.873 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[6]                                                                                                                 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ecd1:auto_generated|ram_block1a1~porta_we_reg                                                       ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; 0.108      ; 3.244      ;
; 4.873 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[6]                                                                                                                 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ecd1:auto_generated|ram_block1a1~porta_address_reg0                                                 ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; 0.108      ; 3.244      ;
; 4.878 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[6]                                                                                                                 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ecd1:auto_generated|ram_block1a16~porta_datain_reg0                                                 ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; 0.128      ; 3.259      ;
; 4.878 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[6]                                                                                                                 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ecd1:auto_generated|ram_block1a16~porta_we_reg                                                      ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; 0.125      ; 3.256      ;
; 4.878 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[6]                                                                                                                 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ecd1:auto_generated|ram_block1a16~porta_address_reg0                                                ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; 0.125      ; 3.256      ;
; 4.878 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[7]                                                                                                                 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ecd1:auto_generated|ram_block1a1~porta_datain_reg0                                                  ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; 0.111      ; 3.242      ;
; 4.878 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[7]                                                                                                                 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ecd1:auto_generated|ram_block1a1~porta_we_reg                                                       ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; 0.108      ; 3.239      ;
; 4.878 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[7]                                                                                                                 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ecd1:auto_generated|ram_block1a1~porta_address_reg0                                                 ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; 0.108      ; 3.239      ;
; 4.883 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[7]                                                                                                                 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ecd1:auto_generated|ram_block1a16~porta_datain_reg0                                                 ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; 0.128      ; 3.254      ;
; 4.883 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[7]                                                                                                                 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ecd1:auto_generated|ram_block1a16~porta_we_reg                                                      ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; 0.125      ; 3.251      ;
; 4.883 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[7]                                                                                                                 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ecd1:auto_generated|ram_block1a16~porta_address_reg0                                                ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; 0.125      ; 3.251      ;
; 4.888 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[6]                                                                                                                 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ecd1:auto_generated|ram_block1a5~porta_datain_reg0                                                  ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; 0.120      ; 3.241      ;
; 4.888 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[6]                                                                                                                 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ecd1:auto_generated|ram_block1a11~porta_datain_reg0                                                 ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; 0.114      ; 3.235      ;
; 4.888 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[6]                                                                                                                 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ecd1:auto_generated|ram_block1a5~porta_we_reg                                                       ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; 0.117      ; 3.238      ;
; 4.888 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[6]                                                                                                                 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ecd1:auto_generated|ram_block1a5~porta_address_reg0                                                 ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; 0.117      ; 3.238      ;
; 4.888 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[6]                                                                                                                 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ecd1:auto_generated|ram_block1a11~porta_we_reg                                                      ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; 0.111      ; 3.232      ;
; 4.888 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[6]                                                                                                                 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ecd1:auto_generated|ram_block1a11~porta_address_reg0                                                ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; 0.111      ; 3.232      ;
; 4.893 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[7]                                                                                                                 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ecd1:auto_generated|ram_block1a5~porta_datain_reg0                                                  ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; 0.120      ; 3.236      ;
; 4.893 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[7]                                                                                                                 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ecd1:auto_generated|ram_block1a11~porta_datain_reg0                                                 ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; 0.114      ; 3.230      ;
; 4.893 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[7]                                                                                                                 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ecd1:auto_generated|ram_block1a5~porta_we_reg                                                       ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; 0.117      ; 3.233      ;
; 4.893 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[7]                                                                                                                 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ecd1:auto_generated|ram_block1a5~porta_address_reg0                                                 ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; 0.117      ; 3.233      ;
; 4.893 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[7]                                                                                                                 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ecd1:auto_generated|ram_block1a11~porta_we_reg                                                      ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; 0.111      ; 3.227      ;
; 4.893 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[7]                                                                                                                 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ecd1:auto_generated|ram_block1a11~porta_address_reg0                                                ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; 0.111      ; 3.227      ;
; 4.894 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[6]                                                                                                                 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ecd1:auto_generated|ram_block1a13~porta_datain_reg0                                                 ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; 0.126      ; 3.241      ;
; 4.894 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[6]                                                                                                                 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ecd1:auto_generated|ram_block1a13~porta_we_reg                                                      ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; 0.123      ; 3.238      ;
; 4.894 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[6]                                                                                                                 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ecd1:auto_generated|ram_block1a13~porta_address_reg0                                                ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; 0.123      ; 3.238      ;
; 4.898 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[6]                                                                                                                 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ecd1:auto_generated|ram_block1a6~porta_datain_reg0                                                  ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; 0.128      ; 3.239      ;
; 4.898 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[6]                                                                                                                 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ecd1:auto_generated|ram_block1a6~porta_we_reg                                                       ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; 0.125      ; 3.236      ;
; 4.898 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[6]                                                                                                                 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ecd1:auto_generated|ram_block1a6~porta_address_reg0                                                 ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; 0.125      ; 3.236      ;
; 4.899 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[7]                                                                                                                 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ecd1:auto_generated|ram_block1a13~porta_datain_reg0                                                 ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; 0.126      ; 3.236      ;
; 4.899 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[7]                                                                                                                 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ecd1:auto_generated|ram_block1a13~porta_we_reg                                                      ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; 0.123      ; 3.233      ;
; 4.899 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[7]                                                                                                                 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ecd1:auto_generated|ram_block1a13~porta_address_reg0                                                ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; 0.123      ; 3.233      ;
; 4.903 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[7]                                                                                                                 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ecd1:auto_generated|ram_block1a6~porta_datain_reg0                                                  ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; 0.128      ; 3.234      ;
; 4.903 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[7]                                                                                                                 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ecd1:auto_generated|ram_block1a6~porta_we_reg                                                       ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; 0.125      ; 3.231      ;
; 4.903 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[7]                                                                                                                 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ecd1:auto_generated|ram_block1a6~porta_address_reg0                                                 ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; 0.125      ; 3.231      ;
; 4.909 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[6]                                                                                                                 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ecd1:auto_generated|ram_block1a3~porta_datain_reg0                                                  ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; 0.129      ; 3.229      ;
; 4.909 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[6]                                                                                                                 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ecd1:auto_generated|ram_block1a3~porta_we_reg                                                       ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; 0.126      ; 3.226      ;
; 4.909 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[6]                                                                                                                 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ecd1:auto_generated|ram_block1a3~porta_address_reg0                                                 ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; 0.126      ; 3.226      ;
; 4.914 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[7]                                                                                                                 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ecd1:auto_generated|ram_block1a3~porta_datain_reg0                                                  ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; 0.129      ; 3.224      ;
; 4.914 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[7]                                                                                                                 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ecd1:auto_generated|ram_block1a3~porta_we_reg                                                       ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; 0.126      ; 3.221      ;
; 4.914 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[7]                                                                                                                 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ecd1:auto_generated|ram_block1a3~porta_address_reg0                                                 ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; 0.126      ; 3.221      ;
; 5.017 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[7]                                                                                                           ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ecd1:auto_generated|ram_block1a1~porta_datain_reg0                                                  ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; 0.111      ; 3.103      ;
; 5.017 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[7]                                                                                                           ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ecd1:auto_generated|ram_block1a1~porta_we_reg                                                       ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; 0.108      ; 3.100      ;
; 5.017 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[7]                                                                                                           ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ecd1:auto_generated|ram_block1a1~porta_address_reg0                                                 ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; 0.108      ; 3.100      ;
; 5.022 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[7]                                                                                                           ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ecd1:auto_generated|ram_block1a16~porta_datain_reg0                                                 ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; 0.128      ; 3.115      ;
; 5.022 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[7]                                                                                                           ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ecd1:auto_generated|ram_block1a16~porta_we_reg                                                      ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; 0.125      ; 3.112      ;
; 5.022 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[7]                                                                                                           ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ecd1:auto_generated|ram_block1a16~porta_address_reg0                                                ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; 0.125      ; 3.112      ;
; 5.026 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[10]                                                                                                                ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ecd1:auto_generated|ram_block1a1~porta_we_reg                                                       ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; 0.108      ; 3.091      ;
; 5.026 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[10]                                                                                                                ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ecd1:auto_generated|ram_block1a1~porta_address_reg0                                                 ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; 0.108      ; 3.091      ;
; 5.028 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[10]                                                                                                                ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ecd1:auto_generated|ram_block1a1~porta_datain_reg0                                                  ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; 0.111      ; 3.092      ;
; 5.029 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[6]                                                                                                           ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ecd1:auto_generated|ram_block1a1~porta_datain_reg0                                                  ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; 0.111      ; 3.091      ;
; 5.029 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[6]                                                                                                           ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ecd1:auto_generated|ram_block1a1~porta_we_reg                                                       ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; 0.108      ; 3.088      ;
; 5.029 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[6]                                                                                                           ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ecd1:auto_generated|ram_block1a1~porta_address_reg0                                                 ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; 0.108      ; 3.088      ;
; 5.031 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[10]                                                                                                                ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ecd1:auto_generated|ram_block1a16~porta_we_reg                                                      ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; 0.125      ; 3.103      ;
; 5.031 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[10]                                                                                                                ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ecd1:auto_generated|ram_block1a16~porta_address_reg0                                                ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; 0.125      ; 3.103      ;
; 5.032 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[7]                                                                                                           ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ecd1:auto_generated|ram_block1a5~porta_datain_reg0                                                  ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; 0.120      ; 3.097      ;
; 5.032 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[7]                                                                                                           ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ecd1:auto_generated|ram_block1a11~porta_datain_reg0                                                 ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; 0.114      ; 3.091      ;
; 5.032 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[7]                                                                                                           ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ecd1:auto_generated|ram_block1a5~porta_we_reg                                                       ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; 0.117      ; 3.094      ;
; 5.032 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[7]                                                                                                           ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ecd1:auto_generated|ram_block1a5~porta_address_reg0                                                 ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; 0.117      ; 3.094      ;
; 5.032 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[7]                                                                                                           ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ecd1:auto_generated|ram_block1a11~porta_we_reg                                                      ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; 0.111      ; 3.088      ;
; 5.032 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[7]                                                                                                           ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ecd1:auto_generated|ram_block1a11~porta_address_reg0                                                ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; 0.111      ; 3.088      ;
; 5.033 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[2]                                                                              ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                                                             ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.039     ; 2.915      ;
; 5.033 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[10]                                                                                                                ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ecd1:auto_generated|ram_block1a16~porta_datain_reg0                                                 ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; 0.128      ; 3.104      ;
; 5.034 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[6]                                                                                                           ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ecd1:auto_generated|ram_block1a16~porta_datain_reg0                                                 ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; 0.128      ; 3.103      ;
; 5.034 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[6]                                                                                                           ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ecd1:auto_generated|ram_block1a16~porta_we_reg                                                      ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; 0.125      ; 3.100      ;
; 5.034 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[6]                                                                                                           ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ecd1:auto_generated|ram_block1a16~porta_address_reg0                                                ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; 0.125      ; 3.100      ;
; 5.035 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[0]                                                                              ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                                                             ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.039     ; 2.913      ;
; 5.037 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[8]                                                                                                           ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ecd1:auto_generated|ram_block1a1~porta_datain_reg0                                                  ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; 0.111      ; 3.083      ;
; 5.037 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[8]                                                                                                           ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ecd1:auto_generated|ram_block1a1~porta_we_reg                                                       ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; 0.108      ; 3.080      ;
; 5.037 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[8]                                                                                                           ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ecd1:auto_generated|ram_block1a1~porta_address_reg0                                                 ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; 0.108      ; 3.080      ;
; 5.037 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[10]                                                                                                                ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ecd1:auto_generated|ram_block1a5~porta_we_reg                                                       ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; 0.117      ; 3.089      ;
; 5.037 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[10]                                                                                                                ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ecd1:auto_generated|ram_block1a5~porta_address_reg0                                                 ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; 0.117      ; 3.089      ;
; 5.038 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[7]                                                                                                           ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ecd1:auto_generated|ram_block1a13~porta_datain_reg0                                                 ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; 0.126      ; 3.097      ;
; 5.038 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[7]                                                                                                           ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ecd1:auto_generated|ram_block1a13~porta_we_reg                                                      ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; 0.123      ; 3.094      ;
; 5.038 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[7]                                                                                                           ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ecd1:auto_generated|ram_block1a13~porta_address_reg0                                                ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; 0.123      ; 3.094      ;
; 5.038 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[8]                                                                                                                 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ecd1:auto_generated|ram_block1a1~porta_datain_reg0                                                  ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; 0.111      ; 3.082      ;
; 5.038 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[8]                                                                                                                 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ecd1:auto_generated|ram_block1a1~porta_we_reg                                                       ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; 0.108      ; 3.079      ;
; 5.038 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[8]                                                                                                                 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ecd1:auto_generated|ram_block1a1~porta_address_reg0                                                 ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; 0.108      ; 3.079      ;
; 5.039 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[10]                                                                                                                ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ecd1:auto_generated|ram_block1a5~porta_datain_reg0                                                  ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; 0.120      ; 3.090      ;
; 5.042 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[8]                                                                                                           ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ecd1:auto_generated|ram_block1a16~porta_datain_reg0                                                 ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; 0.128      ; 3.095      ;
; 5.042 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[8]                                                                                                           ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ecd1:auto_generated|ram_block1a16~porta_we_reg                                                      ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; 0.125      ; 3.092      ;
; 5.042 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[8]                                                                                                           ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ecd1:auto_generated|ram_block1a16~porta_address_reg0                                                ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; 0.125      ; 3.092      ;
; 5.042 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[7]                                                                                                           ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ecd1:auto_generated|ram_block1a6~porta_datain_reg0                                                  ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; 0.128      ; 3.095      ;
; 5.042 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[7]                                                                                                           ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ecd1:auto_generated|ram_block1a6~porta_we_reg                                                       ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; 0.125      ; 3.092      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                   ; To Node                                                                                                                                                                                                                     ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; 1.022 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rgmii_tx_clk_1 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|oddr:clk_oddr_inst|altddio_out:altddio_out_inst|ddio_out_86d:auto_generated|ddio_outa[0]~DFFHI ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 2.000        ; -0.136     ; 0.640      ;
; 1.165 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rgmii_tx_clk_2 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|oddr:clk_oddr_inst|altddio_out:altddio_out_inst|ddio_out_86d:auto_generated|ddio_outa[0]~DFFLO ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 2.000        ; -0.130     ; 0.644      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                  ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                     ; To Node                                                                                                                                       ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; 2.816 ; fpga_core:core_inst|AD9201:u_ad9201|contador_adhb_n:sc14|qp[5]                                                                                ; fpga_core:core_inst|AD9201:u_ad9201|ram_dual:sc13|altsyncram:ram_block_rtl_0|altsyncram_s9h1:auto_generated|ram_block1a333~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.085      ; 5.278      ;
; 2.824 ; fpga_core:core_inst|AD9201:u_ad9201|contador_adhb_n:sc14|qp[5]                                                                                ; fpga_core:core_inst|AD9201:u_ad9201|ram_dual:sc13|altsyncram:ram_block_rtl_0|altsyncram_s9h1:auto_generated|ram_block1a317~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.071      ; 5.256      ;
; 2.824 ; fpga_core:core_inst|AD9201:u_ad9201|contador_adhb_n:sc14|qp[5]                                                                                ; fpga_core:core_inst|AD9201:u_ad9201|ram_dual:sc13|altsyncram:ram_block_rtl_0|altsyncram_s9h1:auto_generated|ram_block1a39~portb_address_reg0  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.078      ; 5.263      ;
; 2.848 ; fpga_core:core_inst|AD9201:u_ad9201|contador_adhb_n:sc14|qp[5]                                                                                ; fpga_core:core_inst|AD9201:u_ad9201|ram_dual:sc13|altsyncram:ram_block_rtl_0|altsyncram_s9h1:auto_generated|ram_block1a275~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.091      ; 5.252      ;
; 3.013 ; fpga_core:core_inst|AD9201:u_ad9201|contador_adhb_n:sc14|qp[5]                                                                                ; fpga_core:core_inst|AD9201:u_ad9201|ram_dual:sc13|altsyncram:ram_block_rtl_0|altsyncram_s9h1:auto_generated|ram_block1a207~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.064      ; 5.060      ;
; 3.016 ; fpga_core:core_inst|AD9201:u_ad9201|contador_adhb_n:sc14|qp[4]                                                                                ; fpga_core:core_inst|AD9201:u_ad9201|ram_dual:sc13|altsyncram:ram_block_rtl_0|altsyncram_s9h1:auto_generated|ram_block1a192~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.129      ; 5.122      ;
; 3.034 ; fpga_core:core_inst|AD9201:u_ad9201|contador_adhb_n:sc14|qp[5]                                                                                ; fpga_core:core_inst|AD9201:u_ad9201|ram_dual:sc13|altsyncram:ram_block_rtl_0|altsyncram_s9h1:auto_generated|ram_block1a334~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.071      ; 5.046      ;
; 3.040 ; fpga_core:core_inst|AD9201:u_ad9201|contador_adhb_n:sc14|qp[4]                                                                                ; fpga_core:core_inst|AD9201:u_ad9201|ram_dual:sc13|altsyncram:ram_block_rtl_0|altsyncram_s9h1:auto_generated|ram_block1a255~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.132      ; 5.101      ;
; 3.188 ; fpga_core:core_inst|AD9201:u_ad9201|contador_adhb_n:sc14|qp[4]                                                                                ; fpga_core:core_inst|AD9201:u_ad9201|ram_dual:sc13|altsyncram:ram_block_rtl_0|altsyncram_s9h1:auto_generated|ram_block1a45~portb_address_reg0  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.130      ; 4.951      ;
; 3.204 ; fpga_core:core_inst|AD9201:u_ad9201|contador_adhb_n:sc14|qp[4]                                                                                ; fpga_core:core_inst|AD9201:u_ad9201|ram_dual:sc13|altsyncram:ram_block_rtl_0|altsyncram_s9h1:auto_generated|ram_block1a3~portb_address_reg0   ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.132      ; 4.937      ;
; 3.231 ; fpga_core:core_inst|AD9201:u_ad9201|contador_adhb_n:sc14|qp[4]                                                                                ; fpga_core:core_inst|AD9201:u_ad9201|ram_dual:sc13|altsyncram:ram_block_rtl_0|altsyncram_s9h1:auto_generated|ram_block1a293~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.133      ; 4.911      ;
; 3.232 ; fpga_core:core_inst|AD9201:u_ad9201|contador_adhb_n:sc14|qp[4]                                                                                ; fpga_core:core_inst|AD9201:u_ad9201|ram_dual:sc13|altsyncram:ram_block_rtl_0|altsyncram_s9h1:auto_generated|ram_block1a25~portb_address_reg0  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.110      ; 4.887      ;
; 3.238 ; fpga_core:core_inst|AD9201:u_ad9201|contador_adhb_n:sc14|qp[5]                                                                                ; fpga_core:core_inst|AD9201:u_ad9201|ram_dual:sc13|altsyncram:ram_block_rtl_0|altsyncram_s9h1:auto_generated|ram_block1a192~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.129      ; 4.900      ;
; 3.240 ; fpga_core:core_inst|AD9201:u_ad9201|contador_adhb_n:sc14|qp[5]                                                                                ; fpga_core:core_inst|AD9201:u_ad9201|ram_dual:sc13|altsyncram:ram_block_rtl_0|altsyncram_s9h1:auto_generated|ram_block1a45~portb_address_reg0  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.130      ; 4.899      ;
; 3.249 ; fpga_core:core_inst|AD9201:u_ad9201|contador_adhb_n:sc14|qp[5]                                                                                ; fpga_core:core_inst|AD9201:u_ad9201|ram_dual:sc13|altsyncram:ram_block_rtl_0|altsyncram_s9h1:auto_generated|ram_block1a3~portb_address_reg0   ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.132      ; 4.892      ;
; 3.256 ; fpga_core:core_inst|AD9201:u_ad9201|contador_adhb_n:sc14|qp[5]                                                                                ; fpga_core:core_inst|AD9201:u_ad9201|ram_dual:sc13|altsyncram:ram_block_rtl_0|altsyncram_s9h1:auto_generated|ram_block1a116~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.091      ; 4.844      ;
; 3.257 ; fpga_core:core_inst|AD9201:u_ad9201|contador_adhb_n:sc14|qp[5]                                                                                ; fpga_core:core_inst|AD9201:u_ad9201|ram_dual:sc13|altsyncram:ram_block_rtl_0|altsyncram_s9h1:auto_generated|ram_block1a150~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.102      ; 4.854      ;
; 3.276 ; fpga_core:core_inst|AD9201:u_ad9201|contador_adhb_n:sc14|qp[5]                                                                                ; fpga_core:core_inst|AD9201:u_ad9201|ram_dual:sc13|altsyncram:ram_block_rtl_0|altsyncram_s9h1:auto_generated|ram_block1a234~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.097      ; 4.830      ;
; 3.399 ; fpga_core:core_inst|AD9201:u_ad9201|contador_adhb_n:sc14|qp[4]                                                                                ; fpga_core:core_inst|AD9201:u_ad9201|ram_dual:sc13|altsyncram:ram_block_rtl_0|altsyncram_s9h1:auto_generated|ram_block1a41~portb_address_reg0  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.110      ; 4.720      ;
; 3.404 ; fpga_core:core_inst|AD9201:u_ad9201|contador_adhb_n:sc14|qp[4]                                                                                ; fpga_core:core_inst|AD9201:u_ad9201|ram_dual:sc13|altsyncram:ram_block_rtl_0|altsyncram_s9h1:auto_generated|ram_block1a63~portb_address_reg0  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.133      ; 4.738      ;
; 3.428 ; fpga_core:core_inst|AD9201:u_ad9201|ram_dual:sc13|altsyncram:ram_block_rtl_0|altsyncram_s9h1:auto_generated|ram_block1a312~portb_address_reg0 ; fpga_core:core_inst|axis_fifo:udp_payload_fifo|altsyncram:mem_rtl_0|altsyncram_e3e1:auto_generated|ram_block1a9~porta_datain_reg0             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.005     ; 4.576      ;
; 3.429 ; fpga_core:core_inst|AD9201:u_ad9201|contador_adhb_n:sc14|qp[4]                                                                                ; fpga_core:core_inst|AD9201:u_ad9201|ram_dual:sc13|altsyncram:ram_block_rtl_0|altsyncram_s9h1:auto_generated|ram_block1a67~portb_address_reg0  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.110      ; 4.690      ;
; 3.435 ; fpga_core:core_inst|AD9201:u_ad9201|contador_adhb_n:sc14|qp[5]                                                                                ; fpga_core:core_inst|AD9201:u_ad9201|ram_dual:sc13|altsyncram:ram_block_rtl_0|altsyncram_s9h1:auto_generated|ram_block1a255~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.132      ; 4.706      ;
; 3.437 ; fpga_core:core_inst|AD9201:u_ad9201|contador_adhb_n:sc14|qp[5]                                                                                ; fpga_core:core_inst|AD9201:u_ad9201|ram_dual:sc13|altsyncram:ram_block_rtl_0|altsyncram_s9h1:auto_generated|ram_block1a293~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.133      ; 4.705      ;
; 3.438 ; fpga_core:core_inst|AD9201:u_ad9201|ram_dual:sc13|altsyncram:ram_block_rtl_0|altsyncram_s9h1:auto_generated|ram_block1a210~portb_address_reg0 ; fpga_core:core_inst|axis_fifo:udp_payload_fifo|altsyncram:mem_rtl_0|altsyncram_e3e1:auto_generated|ram_block1a9~porta_datain_reg0             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.039     ; 4.532      ;
; 3.441 ; fpga_core:core_inst|AD9201:u_ad9201|ram_dual:sc13|altsyncram:ram_block_rtl_0|altsyncram_s9h1:auto_generated|ram_block1a312~portb_address_reg0 ; fpga_core:core_inst|axis_fifo:udp_payload_fifo|altsyncram:mem_rtl_0|altsyncram_e3e1:auto_generated|ram_block1a0~porta_datain_reg0             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.006     ; 4.562      ;
; 3.446 ; fpga_core:core_inst|AD9201:u_ad9201|contador_adhb_n:sc14|qp[5]                                                                                ; fpga_core:core_inst|AD9201:u_ad9201|ram_dual:sc13|altsyncram:ram_block_rtl_0|altsyncram_s9h1:auto_generated|ram_block1a175~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.073      ; 4.636      ;
; 3.449 ; fpga_core:core_inst|AD9201:u_ad9201|contador_adhb_n:sc14|qp[5]                                                                                ; fpga_core:core_inst|AD9201:u_ad9201|ram_dual:sc13|altsyncram:ram_block_rtl_0|altsyncram_s9h1:auto_generated|ram_block1a303~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.103      ; 4.663      ;
; 3.451 ; fpga_core:core_inst|AD9201:u_ad9201|ram_dual:sc13|altsyncram:ram_block_rtl_0|altsyncram_s9h1:auto_generated|ram_block1a210~portb_address_reg0 ; fpga_core:core_inst|axis_fifo:udp_payload_fifo|altsyncram:mem_rtl_0|altsyncram_e3e1:auto_generated|ram_block1a0~porta_datain_reg0             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.040     ; 4.518      ;
; 3.453 ; fpga_core:core_inst|AD9201:u_ad9201|contador_adhb_n:sc14|qp[4]                                                                                ; fpga_core:core_inst|AD9201:u_ad9201|ram_dual:sc13|altsyncram:ram_block_rtl_0|altsyncram_s9h1:auto_generated|ram_block1a257~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.106      ; 4.662      ;
; 3.467 ; fpga_core:core_inst|AD9201:u_ad9201|ram_dual:sc13|altsyncram:ram_block_rtl_0|altsyncram_s9h1:auto_generated|ram_block1a134~portb_address_reg0 ; fpga_core:core_inst|axis_fifo:udp_payload_fifo|altsyncram:mem_rtl_0|altsyncram_e3e1:auto_generated|ram_block1a9~porta_datain_reg0             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.013     ; 4.529      ;
; 3.469 ; fpga_core:core_inst|AD9201:u_ad9201|contador_adhb_n:sc5|qp[12]                                                                                ; fpga_core:core_inst|AD9201:u_ad9201|ram_dual:sc13|altsyncram:ram_block_rtl_0|altsyncram_s9h1:auto_generated|ram_block1a41~porta_address_reg0  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.103      ; 4.643      ;
; 3.472 ; fpga_core:core_inst|AD9201:u_ad9201|contador_adhb_n:sc14|qp[5]                                                                                ; fpga_core:core_inst|AD9201:u_ad9201|ram_dual:sc13|altsyncram:ram_block_rtl_0|altsyncram_s9h1:auto_generated|ram_block1a153~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.079      ; 4.616      ;
; 3.474 ; fpga_core:core_inst|AD9201:u_ad9201|ram_dual:sc13|altsyncram:ram_block_rtl_0|altsyncram_s9h1:auto_generated|ram_block1a34~portb_address_reg0  ; fpga_core:core_inst|axis_fifo:udp_payload_fifo|altsyncram:mem_rtl_0|altsyncram_e3e1:auto_generated|ram_block1a9~porta_datain_reg0             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.046     ; 4.489      ;
; 3.475 ; fpga_core:core_inst|AD9201:u_ad9201|ram_dual:sc13|altsyncram:ram_block_rtl_0|altsyncram_s9h1:auto_generated|ram_block1a126~portb_address_reg0 ; fpga_core:core_inst|axis_fifo:udp_payload_fifo|altsyncram:mem_rtl_0|altsyncram_e3e1:auto_generated|ram_block1a9~porta_datain_reg0             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.032     ; 4.502      ;
; 3.478 ; fpga_core:core_inst|AD9201:u_ad9201|contador_adhb_n:sc14|qp[5]                                                                                ; fpga_core:core_inst|AD9201:u_ad9201|ram_dual:sc13|altsyncram:ram_block_rtl_0|altsyncram_s9h1:auto_generated|ram_block1a279~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.099      ; 4.630      ;
; 3.480 ; fpga_core:core_inst|AD9201:u_ad9201|ram_dual:sc13|altsyncram:ram_block_rtl_0|altsyncram_s9h1:auto_generated|ram_block1a134~portb_address_reg0 ; fpga_core:core_inst|axis_fifo:udp_payload_fifo|altsyncram:mem_rtl_0|altsyncram_e3e1:auto_generated|ram_block1a0~porta_datain_reg0             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.014     ; 4.515      ;
; 3.481 ; fpga_core:core_inst|AD9201:u_ad9201|contador_adhb_n:sc14|qp[5]                                                                                ; fpga_core:core_inst|AD9201:u_ad9201|ram_dual:sc13|altsyncram:ram_block_rtl_0|altsyncram_s9h1:auto_generated|ram_block1a271~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.094      ; 4.622      ;
; 3.487 ; fpga_core:core_inst|AD9201:u_ad9201|ram_dual:sc13|altsyncram:ram_block_rtl_0|altsyncram_s9h1:auto_generated|ram_block1a34~portb_address_reg0  ; fpga_core:core_inst|axis_fifo:udp_payload_fifo|altsyncram:mem_rtl_0|altsyncram_e3e1:auto_generated|ram_block1a0~porta_datain_reg0             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.047     ; 4.475      ;
; 3.488 ; fpga_core:core_inst|AD9201:u_ad9201|ram_dual:sc13|altsyncram:ram_block_rtl_0|altsyncram_s9h1:auto_generated|ram_block1a126~portb_address_reg0 ; fpga_core:core_inst|axis_fifo:udp_payload_fifo|altsyncram:mem_rtl_0|altsyncram_e3e1:auto_generated|ram_block1a0~porta_datain_reg0             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.033     ; 4.488      ;
; 3.488 ; fpga_core:core_inst|AD9201:u_ad9201|contador_adhb_n:sc14|qp[5]                                                                                ; fpga_core:core_inst|AD9201:u_ad9201|ram_dual:sc13|altsyncram:ram_block_rtl_0|altsyncram_s9h1:auto_generated|ram_block1a66~portb_address_reg0  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.106      ; 4.627      ;
; 3.500 ; fpga_core:core_inst|AD9201:u_ad9201|ram_dual:sc13|altsyncram:ram_block_rtl_0|altsyncram_s9h1:auto_generated|ram_block1a168~portb_address_reg0 ; fpga_core:core_inst|axis_fifo:udp_payload_fifo|altsyncram:mem_rtl_0|altsyncram_e3e1:auto_generated|ram_block1a9~porta_datain_reg0             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.045     ; 4.464      ;
; 3.501 ; fpga_core:core_inst|AD9201:u_ad9201|contador_adhb_n:sc14|qp[5]                                                                                ; fpga_core:core_inst|AD9201:u_ad9201|ram_dual:sc13|altsyncram:ram_block_rtl_0|altsyncram_s9h1:auto_generated|ram_block1a141~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.112      ; 4.620      ;
; 3.510 ; fpga_core:core_inst|AD9201:u_ad9201|ram_dual:sc13|altsyncram:ram_block_rtl_0|altsyncram_s9h1:auto_generated|ram_block1a22~portb_address_reg0  ; fpga_core:core_inst|axis_fifo:udp_payload_fifo|altsyncram:mem_rtl_0|altsyncram_e3e1:auto_generated|ram_block1a4~porta_datain_reg0             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.007     ; 4.492      ;
; 3.511 ; fpga_core:core_inst|AD9201:u_ad9201|ram_dual:sc13|altsyncram:ram_block_rtl_0|altsyncram_s9h1:auto_generated|ram_block1a118~portb_address_reg0 ; fpga_core:core_inst|axis_fifo:udp_payload_fifo|altsyncram:mem_rtl_0|altsyncram_e3e1:auto_generated|ram_block1a9~porta_datain_reg0             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.034     ; 4.464      ;
; 3.511 ; fpga_core:core_inst|AD9201:u_ad9201|ram_dual:sc13|altsyncram:ram_block_rtl_0|altsyncram_s9h1:auto_generated|ram_block1a320~portb_address_reg0 ; fpga_core:core_inst|axis_fifo:udp_payload_fifo|altsyncram:mem_rtl_0|altsyncram_e3e1:auto_generated|ram_block1a9~porta_datain_reg0             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.030     ; 4.468      ;
; 3.513 ; fpga_core:core_inst|AD9201:u_ad9201|ram_dual:sc13|altsyncram:ram_block_rtl_0|altsyncram_s9h1:auto_generated|ram_block1a168~portb_address_reg0 ; fpga_core:core_inst|axis_fifo:udp_payload_fifo|altsyncram:mem_rtl_0|altsyncram_e3e1:auto_generated|ram_block1a0~porta_datain_reg0             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.046     ; 4.450      ;
; 3.523 ; fpga_core:core_inst|AD9201:u_ad9201|ram_dual:sc13|altsyncram:ram_block_rtl_0|altsyncram_s9h1:auto_generated|ram_block1a224~portb_address_reg0 ; fpga_core:core_inst|axis_fifo:udp_payload_fifo|altsyncram:mem_rtl_0|altsyncram_e3e1:auto_generated|ram_block1a4~porta_datain_reg0             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.044     ; 4.442      ;
; 3.524 ; fpga_core:core_inst|AD9201:u_ad9201|ram_dual:sc13|altsyncram:ram_block_rtl_0|altsyncram_s9h1:auto_generated|ram_block1a118~portb_address_reg0 ; fpga_core:core_inst|axis_fifo:udp_payload_fifo|altsyncram:mem_rtl_0|altsyncram_e3e1:auto_generated|ram_block1a0~porta_datain_reg0             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.035     ; 4.450      ;
; 3.524 ; fpga_core:core_inst|AD9201:u_ad9201|ram_dual:sc13|altsyncram:ram_block_rtl_0|altsyncram_s9h1:auto_generated|ram_block1a320~portb_address_reg0 ; fpga_core:core_inst|axis_fifo:udp_payload_fifo|altsyncram:mem_rtl_0|altsyncram_e3e1:auto_generated|ram_block1a0~porta_datain_reg0             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.031     ; 4.454      ;
; 3.524 ; fpga_core:core_inst|AD9201:u_ad9201|contador_adhb_n:sc14|qp[5]                                                                                ; fpga_core:core_inst|AD9201:u_ad9201|ram_dual:sc13|altsyncram:ram_block_rtl_0|altsyncram_s9h1:auto_generated|ram_block1a62~portb_address_reg0  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.121      ; 4.606      ;
; 3.526 ; fpga_core:core_inst|AD9201:u_ad9201|contador_adhb_n:sc14|qp[5]                                                                                ; fpga_core:core_inst|AD9201:u_ad9201|ram_dual:sc13|altsyncram:ram_block_rtl_0|altsyncram_s9h1:auto_generated|ram_block1a166~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.119      ; 4.602      ;
; 3.527 ; fpga_core:core_inst|AD9201:u_ad9201|ram_dual:sc13|altsyncram:ram_block_rtl_0|altsyncram_s9h1:auto_generated|ram_block1a220~portb_address_reg0 ; fpga_core:core_inst|axis_fifo:udp_payload_fifo|altsyncram:mem_rtl_0|altsyncram_e3e1:auto_generated|ram_block1a9~porta_datain_reg0             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.001      ; 4.483      ;
; 3.527 ; fpga_core:core_inst|AD9201:u_ad9201|contador_adhb_n:sc5|qp[12]                                                                                ; fpga_core:core_inst|AD9201:u_ad9201|ram_dual:sc13|altsyncram:ram_block_rtl_0|altsyncram_s9h1:auto_generated|ram_block1a45~porta_address_reg0  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.123      ; 4.605      ;
; 3.528 ; fpga_core:core_inst|AD9201:u_ad9201|ram_dual:sc13|altsyncram:ram_block_rtl_0|altsyncram_s9h1:auto_generated|ram_block1a308~portb_address_reg0 ; fpga_core:core_inst|axis_fifo:udp_payload_fifo|altsyncram:mem_rtl_0|altsyncram_e3e1:auto_generated|ram_block1a4~porta_datain_reg0             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.037     ; 4.444      ;
; 3.540 ; fpga_core:core_inst|AD9201:u_ad9201|ram_dual:sc13|altsyncram:ram_block_rtl_0|altsyncram_s9h1:auto_generated|ram_block1a220~portb_address_reg0 ; fpga_core:core_inst|axis_fifo:udp_payload_fifo|altsyncram:mem_rtl_0|altsyncram_e3e1:auto_generated|ram_block1a0~porta_datain_reg0             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.000      ; 4.469      ;
; 3.540 ; fpga_core:core_inst|AD9201:u_ad9201|contador_adhb_n:sc14|qp[5]                                                                                ; fpga_core:core_inst|AD9201:u_ad9201|ram_dual:sc13|altsyncram:ram_block_rtl_0|altsyncram_s9h1:auto_generated|ram_block1a108~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.093      ; 4.562      ;
; 3.542 ; fpga_core:core_inst|AD9201:u_ad9201|ram_dual:sc13|altsyncram:ram_block_rtl_0|altsyncram_s9h1:auto_generated|ram_block1a22~portb_address_reg0  ; fpga_core:core_inst|axis_fifo:udp_payload_fifo|altsyncram:mem_rtl_0|altsyncram_e3e1:auto_generated|ram_block1a13~porta_datain_reg0            ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.006     ; 4.461      ;
; 3.546 ; fpga_core:core_inst|AD9201:u_ad9201|contador_adhb_n:sc14|qp[5]                                                                                ; fpga_core:core_inst|AD9201:u_ad9201|ram_dual:sc13|altsyncram:ram_block_rtl_0|altsyncram_s9h1:auto_generated|ram_block1a225~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.119      ; 4.582      ;
; 3.552 ; fpga_core:core_inst|AD9201:u_ad9201|contador_adhb_n:sc5|qp[12]                                                                                ; fpga_core:core_inst|AD9201:u_ad9201|ram_dual:sc13|altsyncram:ram_block_rtl_0|altsyncram_s9h1:auto_generated|ram_block1a293~porta_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.126      ; 4.583      ;
; 3.553 ; fpga_core:core_inst|AD9201:u_ad9201|contador_adhb_n:sc5|qp[12]                                                                                ; fpga_core:core_inst|AD9201:u_ad9201|ram_dual:sc13|altsyncram:ram_block_rtl_0|altsyncram_s9h1:auto_generated|ram_block1a255~porta_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.125      ; 4.581      ;
; 3.555 ; fpga_core:core_inst|AD9201:u_ad9201|ram_dual:sc13|altsyncram:ram_block_rtl_0|altsyncram_s9h1:auto_generated|ram_block1a224~portb_address_reg0 ; fpga_core:core_inst|axis_fifo:udp_payload_fifo|altsyncram:mem_rtl_0|altsyncram_e3e1:auto_generated|ram_block1a13~porta_datain_reg0            ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.043     ; 4.411      ;
; 3.559 ; fpga_core:core_inst|AD9201:u_ad9201|ram_dual:sc13|altsyncram:ram_block_rtl_0|altsyncram_s9h1:auto_generated|ram_block1a286~portb_address_reg0 ; fpga_core:core_inst|axis_fifo:udp_payload_fifo|altsyncram:mem_rtl_0|altsyncram_e3e1:auto_generated|ram_block1a9~porta_datain_reg0             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.042     ; 4.408      ;
; 3.560 ; fpga_core:core_inst|AD9201:u_ad9201|ram_dual:sc13|altsyncram:ram_block_rtl_0|altsyncram_s9h1:auto_generated|ram_block1a308~portb_address_reg0 ; fpga_core:core_inst|axis_fifo:udp_payload_fifo|altsyncram:mem_rtl_0|altsyncram_e3e1:auto_generated|ram_block1a13~porta_datain_reg0            ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.036     ; 4.413      ;
; 3.560 ; fpga_core:core_inst|AD9201:u_ad9201|contador_adhb_n:sc14|qp[4]                                                                                ; fpga_core:core_inst|AD9201:u_ad9201|ram_dual:sc13|altsyncram:ram_block_rtl_0|altsyncram_s9h1:auto_generated|ram_block1a265~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.119      ; 4.568      ;
; 3.563 ; fpga_core:core_inst|AD9201:u_ad9201|contador_adhb_n:sc14|qp[5]                                                                                ; fpga_core:core_inst|AD9201:u_ad9201|ram_dual:sc13|altsyncram:ram_block_rtl_0|altsyncram_s9h1:auto_generated|ram_block1a20~portb_address_reg0  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.123      ; 4.569      ;
; 3.564 ; fpga_core:core_inst|AD9201:u_ad9201|contador_adhb_n:sc14|qp[5]                                                                                ; fpga_core:core_inst|AD9201:u_ad9201|ram_dual:sc13|altsyncram:ram_block_rtl_0|altsyncram_s9h1:auto_generated|ram_block1a99~portb_address_reg0  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.097      ; 4.542      ;
; 3.566 ; fpga_core:core_inst|AD9201:u_ad9201|ram_dual:sc13|altsyncram:ram_block_rtl_0|altsyncram_s9h1:auto_generated|ram_block1a316~portb_address_reg0 ; fpga_core:core_inst|axis_fifo:udp_payload_fifo|altsyncram:mem_rtl_0|altsyncram_e3e1:auto_generated|ram_block1a4~porta_datain_reg0             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.026     ; 4.417      ;
; 3.567 ; fpga_core:core_inst|AD9201:u_ad9201|ram_dual:sc13|altsyncram:ram_block_rtl_0|altsyncram_s9h1:auto_generated|ram_block1a232~portb_address_reg0 ; fpga_core:core_inst|axis_fifo:udp_payload_fifo|altsyncram:mem_rtl_0|altsyncram_e3e1:auto_generated|ram_block1a4~porta_datain_reg0             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.014     ; 4.428      ;
; 3.569 ; fpga_core:core_inst|AD9201:u_ad9201|contador_adhb_n:sc14|qp[4]                                                                                ; fpga_core:core_inst|AD9201:u_ad9201|ram_dual:sc13|altsyncram:ram_block_rtl_0|altsyncram_s9h1:auto_generated|ram_block1a136~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.120      ; 4.560      ;
; 3.570 ; fpga_core:core_inst|AD9201:u_ad9201|ram_dual:sc13|altsyncram:ram_block_rtl_0|altsyncram_s9h1:auto_generated|ram_block1a228~portb_address_reg0 ; fpga_core:core_inst|axis_fifo:udp_payload_fifo|altsyncram:mem_rtl_0|altsyncram_e3e1:auto_generated|ram_block1a9~porta_datain_reg0             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.019     ; 4.420      ;
; 3.571 ; fpga_core:core_inst|AD9201:u_ad9201|ram_dual:sc13|altsyncram:ram_block_rtl_0|altsyncram_s9h1:auto_generated|ram_block1a136~portb_address_reg0 ; fpga_core:core_inst|axis_fifo:udp_payload_fifo|altsyncram:mem_rtl_0|altsyncram_e3e1:auto_generated|ram_block1a9~porta_datain_reg0             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.065     ; 4.373      ;
; 3.572 ; fpga_core:core_inst|AD9201:u_ad9201|ram_dual:sc13|altsyncram:ram_block_rtl_0|altsyncram_s9h1:auto_generated|ram_block1a286~portb_address_reg0 ; fpga_core:core_inst|axis_fifo:udp_payload_fifo|altsyncram:mem_rtl_0|altsyncram_e3e1:auto_generated|ram_block1a0~porta_datain_reg0             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.043     ; 4.394      ;
; 3.573 ; fpga_core:core_inst|AD9201:u_ad9201|ram_dual:sc13|altsyncram:ram_block_rtl_0|altsyncram_s9h1:auto_generated|ram_block1a98~portb_address_reg0  ; fpga_core:core_inst|axis_fifo:udp_payload_fifo|altsyncram:mem_rtl_0|altsyncram_e3e1:auto_generated|ram_block1a4~porta_datain_reg0             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.033     ; 4.403      ;
; 3.573 ; fpga_core:core_inst|AD9201:u_ad9201|contador_adhb_n:sc14|qp[4]                                                                                ; fpga_core:core_inst|AD9201:u_ad9201|ram_dual:sc13|altsyncram:ram_block_rtl_0|altsyncram_s9h1:auto_generated|ram_block1a178~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.118      ; 4.554      ;
; 3.576 ; fpga_core:core_inst|AD9201:u_ad9201|contador_adhb_n:sc5|qp[10]                                                                                ; fpga_core:core_inst|AD9201:u_ad9201|ram_dual:sc13|altsyncram:ram_block_rtl_0|altsyncram_s9h1:auto_generated|ram_block1a266~porta_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.066      ; 4.499      ;
; 3.578 ; fpga_core:core_inst|AD9201:u_ad9201|ram_dual:sc13|altsyncram:ram_block_rtl_0|altsyncram_s9h1:auto_generated|ram_block1a18~portb_address_reg0  ; fpga_core:core_inst|axis_fifo:udp_payload_fifo|altsyncram:mem_rtl_0|altsyncram_e3e1:auto_generated|ram_block1a9~porta_datain_reg0             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.066     ; 4.365      ;
; 3.578 ; fpga_core:core_inst|AD9201:u_ad9201|ram_dual:sc13|altsyncram:ram_block_rtl_0|altsyncram_s9h1:auto_generated|ram_block1a178~portb_address_reg0 ; fpga_core:core_inst|axis_fifo:udp_payload_fifo|altsyncram:mem_rtl_0|altsyncram_e3e1:auto_generated|ram_block1a9~porta_datain_reg0             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.063     ; 4.368      ;
; 3.581 ; fpga_core:core_inst|AD9201:u_ad9201|ram_dual:sc13|altsyncram:ram_block_rtl_0|altsyncram_s9h1:auto_generated|ram_block1a84~portb_address_reg0  ; fpga_core:core_inst|axis_fifo:udp_payload_fifo|altsyncram:mem_rtl_0|altsyncram_e3e1:auto_generated|ram_block1a9~porta_datain_reg0             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.026     ; 4.402      ;
; 3.581 ; fpga_core:core_inst|AD9201:u_ad9201|contador_adhb_n:sc5|qp[10]                                                                                ; fpga_core:core_inst|AD9201:u_ad9201|ram_dual:sc13|altsyncram:ram_block_rtl_0|altsyncram_s9h1:auto_generated|ram_block1a252~porta_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.055      ; 4.483      ;
; 3.583 ; fpga_core:core_inst|AD9201:u_ad9201|ram_dual:sc13|altsyncram:ram_block_rtl_0|altsyncram_s9h1:auto_generated|ram_block1a228~portb_address_reg0 ; fpga_core:core_inst|axis_fifo:udp_payload_fifo|altsyncram:mem_rtl_0|altsyncram_e3e1:auto_generated|ram_block1a0~porta_datain_reg0             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.020     ; 4.406      ;
; 3.584 ; fpga_core:core_inst|AD9201:u_ad9201|ram_dual:sc13|altsyncram:ram_block_rtl_0|altsyncram_s9h1:auto_generated|ram_block1a136~portb_address_reg0 ; fpga_core:core_inst|axis_fifo:udp_payload_fifo|altsyncram:mem_rtl_0|altsyncram_e3e1:auto_generated|ram_block1a0~porta_datain_reg0             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.066     ; 4.359      ;
; 3.591 ; fpga_core:core_inst|AD9201:u_ad9201|ram_dual:sc13|altsyncram:ram_block_rtl_0|altsyncram_s9h1:auto_generated|ram_block1a18~portb_address_reg0  ; fpga_core:core_inst|axis_fifo:udp_payload_fifo|altsyncram:mem_rtl_0|altsyncram_e3e1:auto_generated|ram_block1a0~porta_datain_reg0             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.067     ; 4.351      ;
; 3.591 ; fpga_core:core_inst|AD9201:u_ad9201|ram_dual:sc13|altsyncram:ram_block_rtl_0|altsyncram_s9h1:auto_generated|ram_block1a178~portb_address_reg0 ; fpga_core:core_inst|axis_fifo:udp_payload_fifo|altsyncram:mem_rtl_0|altsyncram_e3e1:auto_generated|ram_block1a0~porta_datain_reg0             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.064     ; 4.354      ;
; 3.591 ; fpga_core:core_inst|AD9201:u_ad9201|contador_adhb_n:sc14|qp[5]                                                                                ; fpga_core:core_inst|AD9201:u_ad9201|ram_dual:sc13|altsyncram:ram_block_rtl_0|altsyncram_s9h1:auto_generated|ram_block1a15~portb_address_reg0  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.103      ; 4.521      ;
; 3.592 ; fpga_core:core_inst|AD9201:u_ad9201|ram_dual:sc13|altsyncram:ram_block_rtl_0|altsyncram_s9h1:auto_generated|ram_block1a160~portb_address_reg0 ; fpga_core:core_inst|axis_fifo:udp_payload_fifo|altsyncram:mem_rtl_0|altsyncram_e3e1:auto_generated|ram_block1a9~porta_datain_reg0             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.066     ; 4.351      ;
; 3.594 ; fpga_core:core_inst|AD9201:u_ad9201|ram_dual:sc13|altsyncram:ram_block_rtl_0|altsyncram_s9h1:auto_generated|ram_block1a84~portb_address_reg0  ; fpga_core:core_inst|axis_fifo:udp_payload_fifo|altsyncram:mem_rtl_0|altsyncram_e3e1:auto_generated|ram_block1a0~porta_datain_reg0             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.027     ; 4.388      ;
; 3.594 ; fpga_core:core_inst|AD9201:u_ad9201|ram_dual:sc13|altsyncram:ram_block_rtl_0|altsyncram_s9h1:auto_generated|ram_block1a201~portb_address_reg0 ; fpga_core:core_inst|axis_fifo:udp_payload_fifo|altsyncram:mem_rtl_0|altsyncram_e3e1:auto_generated|ram_block1a7~porta_datain_reg0             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.041     ; 4.374      ;
; 3.595 ; fpga_core:core_inst|AD9201:u_ad9201|ram_dual:sc13|altsyncram:ram_block_rtl_0|altsyncram_s9h1:auto_generated|ram_block1a52~portb_address_reg0  ; fpga_core:core_inst|axis_fifo:udp_payload_fifo|altsyncram:mem_rtl_0|altsyncram_e3e1:auto_generated|ram_block1a9~porta_datain_reg0             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.001     ; 4.413      ;
; 3.598 ; fpga_core:core_inst|AD9201:u_ad9201|ram_dual:sc13|altsyncram:ram_block_rtl_0|altsyncram_s9h1:auto_generated|ram_block1a316~portb_address_reg0 ; fpga_core:core_inst|axis_fifo:udp_payload_fifo|altsyncram:mem_rtl_0|altsyncram_e3e1:auto_generated|ram_block1a13~porta_datain_reg0            ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.025     ; 4.386      ;
; 3.599 ; fpga_core:core_inst|AD9201:u_ad9201|ram_dual:sc13|altsyncram:ram_block_rtl_0|altsyncram_s9h1:auto_generated|ram_block1a144~portb_address_reg0 ; fpga_core:core_inst|axis_fifo:udp_payload_fifo|altsyncram:mem_rtl_0|altsyncram_e3e1:auto_generated|ram_block1a9~porta_datain_reg0             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.052     ; 4.358      ;
; 3.599 ; fpga_core:core_inst|AD9201:u_ad9201|ram_dual:sc13|altsyncram:ram_block_rtl_0|altsyncram_s9h1:auto_generated|ram_block1a232~portb_address_reg0 ; fpga_core:core_inst|axis_fifo:udp_payload_fifo|altsyncram:mem_rtl_0|altsyncram_e3e1:auto_generated|ram_block1a13~porta_datain_reg0            ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.013     ; 4.397      ;
; 3.601 ; fpga_core:core_inst|AD9201:u_ad9201|contador_adhb_n:sc14|qp[5]                                                                                ; fpga_core:core_inst|AD9201:u_ad9201|ram_dual:sc13|altsyncram:ram_block_rtl_0|altsyncram_s9h1:auto_generated|ram_block1a193~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.060      ; 4.468      ;
; 3.605 ; fpga_core:core_inst|AD9201:u_ad9201|ram_dual:sc13|altsyncram:ram_block_rtl_0|altsyncram_s9h1:auto_generated|ram_block1a160~portb_address_reg0 ; fpga_core:core_inst|axis_fifo:udp_payload_fifo|altsyncram:mem_rtl_0|altsyncram_e3e1:auto_generated|ram_block1a0~porta_datain_reg0             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.067     ; 4.337      ;
; 3.605 ; fpga_core:core_inst|AD9201:u_ad9201|ram_dual:sc13|altsyncram:ram_block_rtl_0|altsyncram_s9h1:auto_generated|ram_block1a262~portb_address_reg0 ; fpga_core:core_inst|axis_fifo:udp_payload_fifo|altsyncram:mem_rtl_0|altsyncram_e3e1:auto_generated|ram_block1a9~porta_datain_reg0             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.025     ; 4.379      ;
; 3.605 ; fpga_core:core_inst|AD9201:u_ad9201|ram_dual:sc13|altsyncram:ram_block_rtl_0|altsyncram_s9h1:auto_generated|ram_block1a98~portb_address_reg0  ; fpga_core:core_inst|axis_fifo:udp_payload_fifo|altsyncram:mem_rtl_0|altsyncram_e3e1:auto_generated|ram_block1a13~porta_datain_reg0            ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.032     ; 4.372      ;
; 3.607 ; fpga_core:core_inst|AD9201:u_ad9201|contador_adhb_n:sc14|qp[5]                                                                                ; fpga_core:core_inst|AD9201:u_ad9201|ram_dual:sc13|altsyncram:ram_block_rtl_0|altsyncram_s9h1:auto_generated|ram_block1a319~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.067      ; 4.469      ;
; 3.607 ; fpga_core:core_inst|AD9201:u_ad9201|contador_adhb_n:sc14|qp[4]                                                                                ; fpga_core:core_inst|AD9201:u_ad9201|ram_dual:sc13|altsyncram:ram_block_rtl_0|altsyncram_s9h1:auto_generated|ram_block1a5~portb_address_reg0   ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.108      ; 4.510      ;
; 3.608 ; fpga_core:core_inst|AD9201:u_ad9201|ram_dual:sc13|altsyncram:ram_block_rtl_0|altsyncram_s9h1:auto_generated|ram_block1a52~portb_address_reg0  ; fpga_core:core_inst|axis_fifo:udp_payload_fifo|altsyncram:mem_rtl_0|altsyncram_e3e1:auto_generated|ram_block1a0~porta_datain_reg0             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.002     ; 4.399      ;
; 3.608 ; fpga_core:core_inst|AD9201:u_ad9201|contador_adhb_n:sc14|qp[4]                                                                                ; fpga_core:core_inst|AD9201:u_ad9201|ram_dual:sc13|altsyncram:ram_block_rtl_0|altsyncram_s9h1:auto_generated|ram_block1a215~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.109      ; 4.510      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'enet0_tx_clk_125m'                                                                                                                                   ;
+-------+---------------------------------------------+------------------+---------------------------------------------+-------------------+--------------+------------+------------+
; Slack ; From Node                                   ; To Node          ; Launch Clock                                ; Latch Clock       ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------+------------------+---------------------------------------------+-------------------+--------------+------------+------------+
; 5.297 ; altpll_component|auto_generated|pll1|clk[0] ; ENET0_TX_DATA[0] ; altpll_component|auto_generated|pll1|clk[0] ; enet0_tx_clk_125m ; 8.000        ; 2.371      ; 4.054      ;
; 5.299 ; altpll_component|auto_generated|pll1|clk[0] ; ENET0_TX_DATA[0] ; altpll_component|auto_generated|pll1|clk[0] ; enet0_tx_clk_125m ; 8.000        ; 2.371      ; 4.052      ;
; 5.321 ; altpll_component|auto_generated|pll1|clk[0] ; ENET0_TX_DATA[2] ; altpll_component|auto_generated|pll1|clk[0] ; enet0_tx_clk_125m ; 8.000        ; 2.371      ; 4.030      ;
; 5.321 ; altpll_component|auto_generated|pll1|clk[0] ; ENET0_TX_DATA[3] ; altpll_component|auto_generated|pll1|clk[0] ; enet0_tx_clk_125m ; 8.000        ; 2.371      ; 4.030      ;
; 5.324 ; altpll_component|auto_generated|pll1|clk[0] ; ENET0_TX_DATA[2] ; altpll_component|auto_generated|pll1|clk[0] ; enet0_tx_clk_125m ; 8.000        ; 2.371      ; 4.027      ;
; 5.324 ; altpll_component|auto_generated|pll1|clk[0] ; ENET0_TX_DATA[3] ; altpll_component|auto_generated|pll1|clk[0] ; enet0_tx_clk_125m ; 8.000        ; 2.371      ; 4.027      ;
; 5.328 ; altpll_component|auto_generated|pll1|clk[0] ; ENET0_TX_EN      ; altpll_component|auto_generated|pll1|clk[0] ; enet0_tx_clk_125m ; 8.000        ; 2.371      ; 4.023      ;
; 5.331 ; altpll_component|auto_generated|pll1|clk[0] ; ENET0_TX_EN      ; altpll_component|auto_generated|pll1|clk[0] ; enet0_tx_clk_125m ; 8.000        ; 2.371      ; 4.020      ;
; 5.354 ; altpll_component|auto_generated|pll1|clk[0] ; ENET0_TX_DATA[1] ; altpll_component|auto_generated|pll1|clk[0] ; enet0_tx_clk_125m ; 8.000        ; 2.371      ; 3.997      ;
; 5.356 ; altpll_component|auto_generated|pll1|clk[0] ; ENET0_TX_DATA[1] ; altpll_component|auto_generated|pll1|clk[0] ; enet0_tx_clk_125m ; 8.000        ; 2.371      ; 3.995      ;
+-------+---------------------------------------------+------------------+---------------------------------------------+-------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                       ; To Node                                                                                                                                                                                                            ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; 0.123 ; fpga_core:core_inst|axis_fifo:udp_payload_fifo|wr_ptr_reg[10]                                                                                                                   ; fpga_core:core_inst|axis_fifo:udp_payload_fifo|altsyncram:mem_rtl_0|altsyncram_e3e1:auto_generated|ram_block1a17~porta_address_reg0                                                                                ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.230      ; 0.457      ;
; 0.144 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|axis_fifo:payload_fifo|wr_ptr_commit_reg[0]                              ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|axis_fifo:payload_fifo|altsyncram:mem_rtl_0|altsyncram_e3e1:auto_generated|ram_block1a16~porta_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.239      ; 0.487      ;
; 0.150 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[31]                                         ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_tel1:auto_generated|ram_block1a3~porta_datain_reg0  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.473      ;
; 0.151 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|axis_fifo:payload_fifo|rd_ptr_reg[12]                                    ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|axis_fifo:payload_fifo|altsyncram:mem_rtl_0|altsyncram_e3e1:auto_generated|ram_block1a16~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.202      ; 0.457      ;
; 0.151 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[3]                                          ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_tel1:auto_generated|ram_block1a3~porta_datain_reg0  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.475      ;
; 0.151 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[16]                                         ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_tel1:auto_generated|ram_block1a0~porta_datain_reg0  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.474      ;
; 0.152 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|axis_fifo:payload_fifo|wr_ptr_commit_reg[2]                              ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|axis_fifo:payload_fifo|altsyncram:mem_rtl_0|altsyncram_e3e1:auto_generated|ram_block1a16~porta_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.239      ; 0.495      ;
; 0.152 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|axis_fifo:payload_fifo|wr_ptr_commit_reg[3]                              ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|axis_fifo:payload_fifo|altsyncram:mem_rtl_0|altsyncram_e3e1:auto_generated|ram_block1a16~porta_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.239      ; 0.495      ;
; 0.152 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[35]                                         ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_tel1:auto_generated|ram_block1a3~porta_datain_reg0  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.476      ;
; 0.153 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[7]                                          ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_tel1:auto_generated|ram_block1a3~porta_datain_reg0  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.476      ;
; 0.153 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[8]                                          ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_tel1:auto_generated|ram_block1a0~porta_datain_reg0  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.476      ;
; 0.153 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[9]                                          ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_tel1:auto_generated|ram_block1a0~porta_datain_reg0  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.476      ;
; 0.153 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[41]                                         ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_tel1:auto_generated|ram_block1a0~porta_datain_reg0  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.477      ;
; 0.154 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[43]                                         ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_tel1:auto_generated|ram_block1a3~porta_datain_reg0  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.478      ;
; 0.155 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|axis_fifo:payload_fifo|rd_ptr_reg[10]                                    ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|axis_fifo:payload_fifo|altsyncram:mem_rtl_0|altsyncram_e3e1:auto_generated|ram_block1a16~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.202      ; 0.461      ;
; 0.155 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[27]                                         ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_tel1:auto_generated|ram_block1a3~porta_datain_reg0  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.478      ;
; 0.156 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[11]                                         ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_tel1:auto_generated|ram_block1a3~porta_datain_reg0  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.480      ;
; 0.156 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[36]                                         ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_tel1:auto_generated|ram_block1a0~porta_datain_reg0  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.479      ;
; 0.157 ; fpga_core:core_inst|AD9201:u_ad9201|contador_adhb_n:sc6|qp[11]                                                                                                                  ; fpga_core:core_inst|AD9201:u_ad9201|ram_dual:sc13|altsyncram:ram_block_rtl_0|altsyncram_s9h1:auto_generated|ram_block1a37~porta_datain_reg0                                                                        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.487      ;
; 0.157 ; fpga_core:core_inst|axis_fifo:udp_payload_fifo|wr_ptr_reg[2]                                                                                                                    ; fpga_core:core_inst|axis_fifo:udp_payload_fifo|altsyncram:mem_rtl_0|altsyncram_e3e1:auto_generated|ram_block1a17~porta_address_reg0                                                                                ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.229      ; 0.490      ;
; 0.157 ; fpga_core:core_inst|axis_fifo:udp_payload_fifo|rd_ptr_reg[12]                                                                                                                   ; fpga_core:core_inst|axis_fifo:udp_payload_fifo|altsyncram:mem_rtl_0|altsyncram_e3e1:auto_generated|ram_block1a12~portb_address_reg0                                                                                ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.191      ; 0.452      ;
; 0.158 ; fpga_core:core_inst|AD9201:u_ad9201|registro_paralelo_multifuncion:sc7|qp[6]                                                                                                    ; fpga_core:core_inst|AD9201:u_ad9201|ram_dual:sc13|altsyncram:ram_block_rtl_0|altsyncram_s9h1:auto_generated|ram_block1a6~porta_datain_reg0                                                                         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.228      ; 0.490      ;
; 0.158 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_ip_reg[16]                                          ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:ip_addr_mem_rtl_0|altsyncram_tdi1:auto_generated|ram_block1a1~porta_datain_reg0   ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.481      ;
; 0.159 ; fpga_core:core_inst|AD9201:u_ad9201|contador_adhb_n:sc14|qp[8]                                                                                                                  ; fpga_core:core_inst|AD9201:u_ad9201|ram_dual:sc13|altsyncram:ram_block_rtl_0|altsyncram_s9h1:auto_generated|ram_block1a208~portb_address_reg0                                                                      ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.489      ;
; 0.159 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[19]                                         ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_tel1:auto_generated|ram_block1a3~porta_datain_reg0  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.483      ;
; 0.159 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[24]                                         ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_tel1:auto_generated|ram_block1a0~porta_datain_reg0  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.482      ;
; 0.160 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|axis_fifo:payload_fifo|wr_ptr_commit_reg[1]                              ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|axis_fifo:payload_fifo|altsyncram:mem_rtl_0|altsyncram_e3e1:auto_generated|ram_block1a16~porta_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.239      ; 0.503      ;
; 0.160 ; fpga_core:core_inst|axis_fifo:udp_payload_fifo|wr_ptr_reg[6]                                                                                                                    ; fpga_core:core_inst|axis_fifo:udp_payload_fifo|altsyncram:mem_rtl_0|altsyncram_e3e1:auto_generated|ram_block1a17~porta_address_reg0                                                                                ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.228      ; 0.492      ;
; 0.160 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_ip_reg[11]                                          ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:ip_addr_mem_rtl_0|altsyncram_tdi1:auto_generated|ram_block1a1~porta_datain_reg0   ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.485      ;
; 0.161 ; fpga_core:core_inst|axis_fifo:udp_payload_fifo|wr_ptr_reg[1]                                                                                                                    ; fpga_core:core_inst|axis_fifo:udp_payload_fifo|altsyncram:mem_rtl_0|altsyncram_e3e1:auto_generated|ram_block1a17~porta_address_reg0                                                                                ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.229      ; 0.494      ;
; 0.161 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[15]                                         ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_tel1:auto_generated|ram_block1a3~porta_datain_reg0  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.484      ;
; 0.161 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[23]                                         ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_tel1:auto_generated|ram_block1a3~porta_datain_reg0  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.484      ;
; 0.161 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[39]                                         ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_tel1:auto_generated|ram_block1a3~porta_datain_reg0  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.484      ;
; 0.162 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[2]                                          ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_tel1:auto_generated|ram_block1a2~porta_datain_reg0  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.212      ; 0.478      ;
; 0.162 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_ip_reg[3]                                           ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:ip_addr_mem_rtl_0|altsyncram_tdi1:auto_generated|ram_block1a1~porta_datain_reg0   ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.489      ;
; 0.162 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_ip_reg[15]                                          ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:ip_addr_mem_rtl_0|altsyncram_tdi1:auto_generated|ram_block1a1~porta_datain_reg0   ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.485      ;
; 0.163 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|axis_fifo:payload_fifo|rd_ptr_reg[7]                                     ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|axis_fifo:payload_fifo|altsyncram:mem_rtl_0|altsyncram_e3e1:auto_generated|ram_block1a16~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.202      ; 0.469      ;
; 0.163 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[17]                                         ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_tel1:auto_generated|ram_block1a0~porta_datain_reg0  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.486      ;
; 0.164 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|axis_fifo:payload_fifo|wr_ptr_commit_reg[4]                              ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|axis_fifo:payload_fifo|altsyncram:mem_rtl_0|altsyncram_e3e1:auto_generated|ram_block1a16~porta_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.239      ; 0.507      ;
; 0.164 ; fpga_core:core_inst|axis_fifo:udp_payload_fifo|wr_ptr_reg[7]                                                                                                                    ; fpga_core:core_inst|axis_fifo:udp_payload_fifo|altsyncram:mem_rtl_0|altsyncram_e3e1:auto_generated|ram_block1a17~porta_address_reg0                                                                                ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.228      ; 0.496      ;
; 0.164 ; fpga_core:core_inst|axis_fifo:udp_payload_fifo|wr_ptr_reg[9]                                                                                                                    ; fpga_core:core_inst|axis_fifo:udp_payload_fifo|altsyncram:mem_rtl_0|altsyncram_e3e1:auto_generated|ram_block1a17~porta_address_reg0                                                                                ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.228      ; 0.496      ;
; 0.164 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_ip_reg[13]                                          ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:ip_addr_mem_rtl_0|altsyncram_tdi1:auto_generated|ram_block1a1~porta_datain_reg0   ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.489      ;
; 0.164 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_ip_reg[14]                                          ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:ip_addr_mem_rtl_0|altsyncram_tdi1:auto_generated|ram_block1a1~porta_datain_reg0   ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.487      ;
; 0.164 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_ip_reg[17]                                          ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:ip_addr_mem_rtl_0|altsyncram_tdi1:auto_generated|ram_block1a1~porta_datain_reg0   ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.487      ;
; 0.165 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[2]                                                  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_u5e1:auto_generated|ram_block1a6~porta_address_reg0               ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.239      ; 0.508      ;
; 0.166 ; fpga_core:core_inst|axis_fifo:udp_payload_fifo|rd_ptr_reg[10]                                                                                                                   ; fpga_core:core_inst|axis_fifo:udp_payload_fifo|altsyncram:mem_rtl_0|altsyncram_e3e1:auto_generated|ram_block1a12~portb_address_reg0                                                                                ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.191      ; 0.461      ;
; 0.166 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[33]                                         ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_tel1:auto_generated|ram_block1a0~porta_datain_reg0  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.489      ;
; 0.168 ; fpga_core:core_inst|axis_fifo:udp_payload_fifo|wr_ptr_reg[3]                                                                                                                    ; fpga_core:core_inst|axis_fifo:udp_payload_fifo|altsyncram:mem_rtl_0|altsyncram_e3e1:auto_generated|ram_block1a17~porta_address_reg0                                                                                ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.229      ; 0.501      ;
; 0.168 ; fpga_core:core_inst|axis_fifo:udp_payload_fifo|wr_ptr_reg[8]                                                                                                                    ; fpga_core:core_inst|axis_fifo:udp_payload_fifo|altsyncram:mem_rtl_0|altsyncram_e3e1:auto_generated|ram_block1a17~porta_address_reg0                                                                                ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.228      ; 0.500      ;
; 0.168 ; fpga_core:core_inst|AD9201:u_ad9201|contador_adhb_n:sc14|qp[6]                                                                                                                  ; fpga_core:core_inst|AD9201:u_ad9201|ram_dual:sc13|altsyncram:ram_block_rtl_0|altsyncram_s9h1:auto_generated|ram_block1a208~portb_address_reg0                                                                      ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.498      ;
; 0.169 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|axis_fifo:payload_fifo|rd_ptr_reg[8]                                     ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|axis_fifo:payload_fifo|altsyncram:mem_rtl_0|altsyncram_e3e1:auto_generated|ram_block1a16~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.202      ; 0.475      ;
; 0.170 ; fpga_core:core_inst|AD9201:u_ad9201|registro_paralelo_multifuncion:sc7|qp[6]                                                                                                    ; fpga_core:core_inst|AD9201:u_ad9201|ram_dual:sc13|altsyncram:ram_block_rtl_0|altsyncram_s9h1:auto_generated|ram_block1a90~porta_datain_reg0                                                                        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.498      ;
; 0.170 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_ip_reg[28]                                          ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:ip_addr_mem_rtl_0|altsyncram_tdi1:auto_generated|ram_block1a0~porta_datain_reg0   ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.493      ;
; 0.171 ; fpga_core:core_inst|AD9201:u_ad9201|contador_adhb_n:sc14|qp[1]                                                                                                                  ; fpga_core:core_inst|AD9201:u_ad9201|ram_dual:sc13|altsyncram:ram_block_rtl_0|altsyncram_s9h1:auto_generated|ram_block1a208~portb_address_reg0                                                                      ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.501      ;
; 0.172 ; fpga_core:core_inst|AD9201:u_ad9201|registro_paralelo_multifuncion:sc7|qp[6]                                                                                                    ; fpga_core:core_inst|AD9201:u_ad9201|ram_dual:sc13|altsyncram:ram_block_rtl_0|altsyncram_s9h1:auto_generated|ram_block1a216~porta_datain_reg0                                                                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.496      ;
; 0.174 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[12]                                         ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_tel1:auto_generated|ram_block1a0~porta_datain_reg0  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.497      ;
; 0.176 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_ip_reg[18]                                          ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:ip_addr_mem_rtl_0|altsyncram_tdi1:auto_generated|ram_block1a1~porta_datain_reg0   ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.499      ;
; 0.178 ; fpga_core:core_inst|AD9201:u_ad9201|contador_adhb_n:sc14|qp[7]                                                                                                                  ; fpga_core:core_inst|AD9201:u_ad9201|ram_dual:sc13|altsyncram:ram_block_rtl_0|altsyncram_s9h1:auto_generated|ram_block1a208~portb_address_reg0                                                                      ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.508      ;
; 0.178 ; fpga_core:core_inst|AD9201:u_ad9201|contador_adhb_n:sc14|qp[0]                                                                                                                  ; fpga_core:core_inst|AD9201:u_ad9201|ram_dual:sc13|altsyncram:ram_block_rtl_0|altsyncram_s9h1:auto_generated|ram_block1a213~portb_address_reg0                                                                      ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.229      ; 0.511      ;
; 0.180 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|axis_fifo:payload_fifo|wr_ptr_commit_reg[12]                             ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|axis_fifo:payload_fifo|altsyncram:mem_rtl_0|altsyncram_e3e1:auto_generated|ram_block1a16~porta_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.239      ; 0.523      ;
; 0.180 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|speed_reg[1]                                                                      ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|speed_reg[1]                                                                                                         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; fpga_core:core_inst|axis_fifo:udp_payload_fifo|drop_frame_reg                                                                                                                   ; fpga_core:core_inst|axis_fifo:udp_payload_fifo|drop_frame_reg                                                                                                                                                      ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; fpga_core:core_inst|AD9201:u_ad9201|fsm_axis:sc11|qp[1]                                                                                                                         ; fpga_core:core_inst|AD9201:u_ad9201|fsm_axis:sc11|qp[1]                                                                                                                                                            ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; fpga_core:core_inst|AD9201:u_ad9201|fsm_axis:sc11|qp[0]                                                                                                                         ; fpga_core:core_inst|AD9201:u_ad9201|fsm_axis:sc11|qp[0]                                                                                                                                                            ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; fpga_core:core_inst|AD9201:u_ad9201|fsm_axis:sc11|qp[2]                                                                                                                         ; fpga_core:core_inst|AD9201:u_ad9201|fsm_axis:sc11|qp[2]                                                                                                                                                            ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; fpga_core:core_inst|AD9201:u_ad9201|contador_adhb_n:sc14|qp[4]                                                                                                                  ; fpga_core:core_inst|AD9201:u_ad9201|ram_dual:sc13|altsyncram:ram_block_rtl_0|altsyncram_s9h1:auto_generated|ram_block1a205~portb_address_reg0                                                                      ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.507      ;
; 0.180 ; fpga_core:core_inst|AD9201:u_ad9201|fsm_toggle:sc4|qp[1]                                                                                                                        ; fpga_core:core_inst|AD9201:u_ad9201|fsm_toggle:sc4|qp[1]                                                                                                                                                           ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; fpga_core:core_inst|AD9201:u_ad9201|fsm_toggle:sc4|qp[0]                                                                                                                        ; fpga_core:core_inst|AD9201:u_ad9201|fsm_toggle:sc4|qp[0]                                                                                                                                                           ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; fpga_core:core_inst|AD9201:u_ad9201|fsm_toggle:sc4|qp[3]                                                                                                                        ; fpga_core:core_inst|AD9201:u_ad9201|fsm_toggle:sc4|qp[3]                                                                                                                                                           ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; fpga_core:core_inst|AD9201:u_ad9201|fsm_toggle:sc4|qp[2]                                                                                                                        ; fpga_core:core_inst|AD9201:u_ad9201|fsm_toggle:sc4|qp[2]                                                                                                                                                           ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.181 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|gmii_tx_er_reg          ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|gmii_tx_er_reg                                             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|gmii_tx_en_reg          ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|gmii_tx_en_reg                                             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; fpga_core:core_inst|axis_fifo:udp_payload_fifo|m_axis_tvalid_pipe_reg[1]                                                                                                        ; fpga_core:core_inst|axis_fifo:udp_payload_fifo|m_axis_tvalid_pipe_reg[1]                                                                                                                                           ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; fpga_core:core_inst|axis_fifo:udp_payload_fifo|m_axis_tvalid_pipe_reg[0]                                                                                                        ; fpga_core:core_inst|axis_fifo:udp_payload_fifo|m_axis_tvalid_pipe_reg[0]                                                                                                                                           ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; fpga_core:core_inst|axis_fifo:udp_payload_fifo|m_axis_tvalid_pipe_reg[3]                                                                                                        ; fpga_core:core_inst|axis_fifo:udp_payload_fifo|m_axis_tvalid_pipe_reg[3]                                                                                                                                           ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; fpga_core:core_inst|axis_fifo:udp_payload_fifo|m_axis_tvalid_pipe_reg[4]                                                                                                        ; fpga_core:core_inst|axis_fifo:udp_payload_fifo|m_axis_tvalid_pipe_reg[4]                                                                                                                                           ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[1]                                                  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[1]                                                                                     ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[3]                                                  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[3]                                                                                     ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[5]                                                  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[5]                                                                                     ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[7]                                                  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[7]                                                                                     ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[13]                                                 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[13]                                                                                    ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rx_speed_count_2[0]                                                               ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rx_speed_count_2[0]                                                                                                  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rx_speed_count_2[1]                                                               ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rx_speed_count_2[1]                                                                                                  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; fpga_core:core_inst|AD9201:u_ad9201|fsm_ram:sc15|qp[0]                                                                                                                          ; fpga_core:core_inst|AD9201:u_ad9201|fsm_ram:sc15|qp[0]                                                                                                                                                             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; fpga_core:core_inst|AD9201:u_ad9201|fsm_ram:sc15|qp[1]                                                                                                                          ; fpga_core:core_inst|AD9201:u_ad9201|fsm_ram:sc15|qp[1]                                                                                                                                                             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; fpga_core:core_inst|AD9201:u_ad9201|contador_adhb_n:sc14|qp[11]                                                                                                                 ; fpga_core:core_inst|AD9201:u_ad9201|ram_dual:sc13|altsyncram:ram_block_rtl_0|altsyncram_s9h1:auto_generated|ram_block1a208~portb_address_reg0                                                                      ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.511      ;
; 0.181 ; fpga_core:core_inst|AD9201:u_ad9201|contador_bt_n:sc3|qp[1]                                                                                                                     ; fpga_core:core_inst|AD9201:u_ad9201|contador_bt_n:sc3|qp[1]                                                                                                                                                        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; fpga_core:core_inst|AD9201:u_ad9201|fsm_pmt:sc8|qp[0]                                                                                                                           ; fpga_core:core_inst|AD9201:u_ad9201|fsm_pmt:sc8|qp[0]                                                                                                                                                              ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; fpga_core:core_inst|AD9201:u_ad9201|one_shot:sc10|qp[1]                                                                                                                         ; fpga_core:core_inst|AD9201:u_ad9201|one_shot:sc10|qp[1]                                                                                                                                                            ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; fpga_core:core_inst|AD9201:u_ad9201|one_shot:sc10|qp[0]                                                                                                                         ; fpga_core:core_inst|AD9201:u_ad9201|one_shot:sc10|qp[0]                                                                                                                                                            ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; fpga_core:core_inst|AD9201:u_ad9201|one_shot:sc9|qp[0]                                                                                                                          ; fpga_core:core_inst|AD9201:u_ad9201|one_shot:sc9|qp[0]                                                                                                                                                             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; fpga_core:core_inst|AD9201:u_ad9201|one_shot:sc9|qp[1]                                                                                                                          ; fpga_core:core_inst|AD9201:u_ad9201|one_shot:sc9|qp[1]                                                                                                                                                             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|frame_error_reg         ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|frame_error_reg                                            ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|state_reg.STATE_FCS     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|state_reg.STATE_FCS                                        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|state_reg.STATE_IFG     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|state_reg.STATE_IFG                                        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|state_reg.STATE_PAD     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|state_reg.STATE_PAD                                        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|state_reg.STATE_IDLE    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|state_reg.STATE_IDLE                                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|state_reg.STATE_PAYLOAD ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|state_reg.STATE_PAYLOAD                                    ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[0]                                                  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[0]                                                                                     ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[9]                                                  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[9]                                                                                     ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'enet0_rx_clk_125m'                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+-------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                 ; To Node                                                                                                                                                                                               ; Launch Clock      ; Latch Clock       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+-------------------+--------------+------------+------------+
; 0.141 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tdata_reg[7]               ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ecd1:auto_generated|ram_block1a7~porta_datain_reg0   ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.229      ; 0.474      ;
; 0.163 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[3]                                                            ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ecd1:auto_generated|ram_block1a8~porta_address_reg0  ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.224      ; 0.491      ;
; 0.175 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[2]                                                            ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ecd1:auto_generated|ram_block1a8~porta_address_reg0  ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.224      ; 0.503      ;
; 0.180 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[6]                                                            ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ecd1:auto_generated|ram_block1a19~porta_address_reg0 ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.221      ; 0.505      ;
; 0.181 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_update_valid_reg                                                  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_update_valid_reg                                                              ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[0]                                                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[0]                                                                 ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[1]                                                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[1]                                                                 ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[4]                                                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[4]                                                                 ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[5]                                                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[5]                                                                 ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[6]                                                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[6]                                                                 ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[7]                                                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[7]                                                                 ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[12]                                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[12]                                                                ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[13]                                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[13]                                                                ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[14]                                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[14]                                                                ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|s_frame_reg                                                              ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|s_frame_reg                                                                          ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|state_reg.STATE_IDLE              ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|state_reg.STATE_IDLE                          ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_er_d0                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_er_d0                                 ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rx_prescale[1]                                                                              ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rx_prescale[1]                                                                                          ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.042      ; 0.307      ;
; 0.182 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[9]                                                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[9]                                                                 ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[2]                                                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[2]                                                                 ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[3]                                                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[3]                                                                 ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[8]                                                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[8]                                                                 ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[10]                                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[10]                                                                ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[11]                                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[11]                                                                ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_dv_d1                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_dv_d1                                 ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_dv_d0                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_dv_d0                                 ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|mii_odd                           ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|mii_odd                                       ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.041      ; 0.307      ;
; 0.183 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[2]                                                            ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ecd1:auto_generated|ram_block1a19~porta_address_reg0 ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.221      ; 0.508      ;
; 0.188 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rx_mii_select_sync[0]                                                                       ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rx_mii_select_sync[1]                                                                                   ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rx_prescale[0]                                                                              ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rx_prescale[0]                                                                                          ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.042      ; 0.314      ;
; 0.189 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync1_reg[12]                                                ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[12]                                                            ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.042      ; 0.315      ;
; 0.189 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d3[1]                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[1]                                ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.042      ; 0.315      ;
; 0.189 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_dv_d2                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_dv_d3                                 ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.041      ; 0.314      ;
; 0.190 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_update_ack_sync1_reg                                              ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_update_ack_sync2_reg                                                          ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.042      ; 0.316      ;
; 0.191 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d1[2]                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d2[2]                                ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.041      ; 0.316      ;
; 0.192 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[2]                                                            ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ecd1:auto_generated|ram_block1a9~porta_address_reg0  ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.217      ; 0.513      ;
; 0.192 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_er_d1                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_er_d2                                 ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.042      ; 0.318      ;
; 0.193 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[30]                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[22]                                 ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.042      ; 0.319      ;
; 0.193 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[13]                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[5]                                  ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.041      ; 0.318      ;
; 0.193 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rx_prescale[0]                                                                              ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rx_prescale[1]                                                                                          ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.042      ; 0.319      ;
; 0.194 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d2[2]                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d3[2]                                ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.041      ; 0.319      ;
; 0.199 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|q1_delay[1] ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[0]                                ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.042      ; 0.325      ;
; 0.201 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[2]                                                            ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ecd1:auto_generated|ram_block1a18~porta_address_reg0 ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.227      ; 0.532      ;
; 0.204 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[8]                                                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[8]                                                                        ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.041      ; 0.329      ;
; 0.206 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[2]                                                            ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ecd1:auto_generated|ram_block1a12~porta_address_reg0 ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.233      ; 0.543      ;
; 0.206 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[2]                                                            ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ecd1:auto_generated|ram_block1a17~porta_address_reg0 ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.230      ; 0.540      ;
; 0.207 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[2]                                                            ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ecd1:auto_generated|ram_block1a7~porta_address_reg0  ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.232      ; 0.543      ;
; 0.213 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[2]                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[10]                                 ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.041      ; 0.338      ;
; 0.214 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|mii_odd                           ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tdata_reg[2]                           ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.041      ; 0.339      ;
; 0.223 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|q1_delay[0] ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tlast_reg                              ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.042      ; 0.349      ;
; 0.228 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[7]                      ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[9]                                  ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.042      ; 0.354      ;
; 0.229 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rx_mii_select_sync[1]                                                                       ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[4]                                ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.042      ; 0.355      ;
; 0.230 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rx_mii_select_sync[1]                                                                       ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[2]                                ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.042      ; 0.356      ;
; 0.237 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rx_mii_select_sync[1]                                                                       ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[1]                                ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.042      ; 0.363      ;
; 0.238 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rx_mii_select_sync[1]                                                                       ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[5]                                ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.042      ; 0.364      ;
; 0.239 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rx_mii_select_sync[1]                                                                       ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[6]                                ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.042      ; 0.365      ;
; 0.239 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rx_mii_select_sync[1]                                                                       ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[7]                                ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.042      ; 0.365      ;
; 0.247 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync1_reg[11]                                                ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[11]                                                            ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.042      ; 0.373      ;
; 0.248 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync1_reg[10]                                                ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[10]                                                            ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.042      ; 0.374      ;
; 0.250 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_dv_d3                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_dv_d4                                 ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.041      ; 0.375      ;
; 0.253 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_update_ack_sync2_reg                                              ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_update_reg                                                                    ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.042      ; 0.379      ;
; 0.253 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[18]                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[10]                                 ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.041      ; 0.378      ;
; 0.256 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[12]                                                           ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ecd1:auto_generated|ram_block1a15~porta_address_reg0 ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.232      ; 0.592      ;
; 0.257 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|q1_delay[2] ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[1]                                ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.042      ; 0.383      ;
; 0.257 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|q1_delay[2] ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[5]                                ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.042      ; 0.383      ;
; 0.258 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[20]                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[12]                                 ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.042      ; 0.384      ;
; 0.259 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync1_reg[14]                                                ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[14]                                                            ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.042      ; 0.385      ;
; 0.261 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d3[5]                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[5]                                ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.041      ; 0.386      ;
; 0.261 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[6]                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[2]                                ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.042      ; 0.387      ;
; 0.262 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[4]                                                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[4]                                                                        ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.042      ; 0.388      ;
; 0.262 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d2[1]                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d3[1]                                ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.042      ; 0.388      ;
; 0.263 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[3]                                                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[3]                                                                        ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.041      ; 0.388      ;
; 0.263 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d3[4]                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[4]                                ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.042      ; 0.389      ;
; 0.263 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d1[4]                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d2[4]                                ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.041      ; 0.388      ;
; 0.263 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d1[7]                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d2[7]                                ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.042      ; 0.389      ;
; 0.264 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d2[5]                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d3[5]                                ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.041      ; 0.389      ;
; 0.264 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d3[6]                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[6]                                ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.041      ; 0.389      ;
; 0.265 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_er_d0                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_er_d1                                 ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.042      ; 0.391      ;
; 0.267 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_er_d3                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_er_d4                                 ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.042      ; 0.393      ;
; 0.267 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_er_d2                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_er_d3                                 ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.042      ; 0.393      ;
; 0.273 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d1[1]                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d2[1]                                ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.042      ; 0.399      ;
; 0.273 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d3[2]                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[2]                                ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.041      ; 0.398      ;
; 0.283 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[7]                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[3]                                ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.041      ; 0.408      ;
; 0.284 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tdata_reg[0]               ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ecd1:auto_generated|ram_block1a0~porta_datain_reg0   ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.232      ; 0.620      ;
; 0.284 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[1]                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[13]                                 ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.041      ; 0.409      ;
; 0.289 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tdata_reg[0]               ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ecd1:auto_generated|ram_block1a10~porta_datain_reg0  ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.231      ; 0.624      ;
; 0.291 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync1_reg[7]                                                 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[7]                                                             ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.042      ; 0.417      ;
; 0.291 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_dv_d1                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_dv_d2                                 ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.041      ; 0.416      ;
; 0.293 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tdata_reg[2]               ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ecd1:auto_generated|ram_block1a12~porta_datain_reg0  ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.230      ; 0.627      ;
; 0.293 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync1_reg[9]                                                 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[9]                                                             ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.042      ; 0.419      ;
; 0.296 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[14]                                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_commit_reg[14]                                                           ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.051      ; 0.431      ;
; 0.298 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|q1_delay[3] ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[6]                                ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.042      ; 0.424      ;
; 0.301 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[19]                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[11]                                 ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.041      ; 0.426      ;
; 0.302 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tdata_reg[2]               ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ecd1:auto_generated|ram_block1a2~porta_datain_reg0   ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.233      ; 0.639      ;
; 0.303 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|q1_delay[1] ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[4]                                ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.042      ; 0.429      ;
; 0.304 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tlast_reg                  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ecd1:auto_generated|ram_block1a8~porta_datain_reg0   ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.223      ; 0.631      ;
; 0.304 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[14]                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[6]                                  ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.041      ; 0.429      ;
; 0.304 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[5]                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[1]                                ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.042      ; 0.430      ;
; 0.305 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tdata_reg[7]               ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ecd1:auto_generated|ram_block1a17~porta_datain_reg0  ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.227      ; 0.636      ;
; 0.305 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[4]                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[0]                                ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.042      ; 0.431      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+-------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'enet0_tx_clk_125m'                                                                                                                                    ;
+-------+---------------------------------------------+------------------+---------------------------------------------+-------------------+--------------+------------+------------+
; Slack ; From Node                                   ; To Node          ; Launch Clock                                ; Latch Clock       ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------+------------------+---------------------------------------------+-------------------+--------------+------------+------------+
; 4.321 ; altpll_component|auto_generated|pll1|clk[0] ; ENET0_TX_DATA[1] ; altpll_component|auto_generated|pll1|clk[0] ; enet0_tx_clk_125m ; -4.000       ; 2.524      ; 3.865      ;
; 4.323 ; altpll_component|auto_generated|pll1|clk[0] ; ENET0_TX_DATA[1] ; altpll_component|auto_generated|pll1|clk[0] ; enet0_tx_clk_125m ; -4.000       ; 2.524      ; 3.867      ;
; 4.346 ; altpll_component|auto_generated|pll1|clk[0] ; ENET0_TX_EN      ; altpll_component|auto_generated|pll1|clk[0] ; enet0_tx_clk_125m ; -4.000       ; 2.524      ; 3.890      ;
; 4.348 ; altpll_component|auto_generated|pll1|clk[0] ; ENET0_TX_EN      ; altpll_component|auto_generated|pll1|clk[0] ; enet0_tx_clk_125m ; -4.000       ; 2.524      ; 3.892      ;
; 4.353 ; altpll_component|auto_generated|pll1|clk[0] ; ENET0_TX_DATA[2] ; altpll_component|auto_generated|pll1|clk[0] ; enet0_tx_clk_125m ; -4.000       ; 2.524      ; 3.897      ;
; 4.353 ; altpll_component|auto_generated|pll1|clk[0] ; ENET0_TX_DATA[3] ; altpll_component|auto_generated|pll1|clk[0] ; enet0_tx_clk_125m ; -4.000       ; 2.524      ; 3.897      ;
; 4.355 ; altpll_component|auto_generated|pll1|clk[0] ; ENET0_TX_DATA[2] ; altpll_component|auto_generated|pll1|clk[0] ; enet0_tx_clk_125m ; -4.000       ; 2.524      ; 3.899      ;
; 4.355 ; altpll_component|auto_generated|pll1|clk[0] ; ENET0_TX_DATA[3] ; altpll_component|auto_generated|pll1|clk[0] ; enet0_tx_clk_125m ; -4.000       ; 2.524      ; 3.899      ;
; 4.377 ; altpll_component|auto_generated|pll1|clk[0] ; ENET0_TX_DATA[0] ; altpll_component|auto_generated|pll1|clk[0] ; enet0_tx_clk_125m ; -4.000       ; 2.524      ; 3.921      ;
; 4.380 ; altpll_component|auto_generated|pll1|clk[0] ; ENET0_TX_DATA[0] ; altpll_component|auto_generated|pll1|clk[0] ; enet0_tx_clk_125m ; -4.000       ; 2.524      ; 3.924      ;
+-------+---------------------------------------------+------------------+---------------------------------------------+-------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                   ; To Node                                                                                                                                                                                                                     ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; 6.448 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rgmii_tx_clk_1 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|oddr:clk_oddr_inst|altddio_out:altddio_out_inst|ddio_out_86d:auto_generated|ddio_outa[0]~DFFHI ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -6.000       ; 0.064      ; 0.589      ;
; 6.450 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rgmii_tx_clk_2 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|oddr:clk_oddr_inst|altddio_out:altddio_out_inst|ddio_out_86d:auto_generated|ddio_outa[0]~DFFLO ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -6.000       ; 0.070      ; 0.596      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                       ;
+-------+----------------------------------------+------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                                                                      ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; 5.057 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|contador_adhb_n:sc6|qp[15]               ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.052     ; 2.878      ;
; 5.057 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|contador_adhb_n:sc6|qp[14]               ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.052     ; 2.878      ;
; 5.057 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|contador_adhb_n:sc6|qp[13]               ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.052     ; 2.878      ;
; 5.057 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|contador_adhb_n:sc6|qp[12]               ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.052     ; 2.878      ;
; 5.057 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|contador_adhb_n:sc6|qp[11]               ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.052     ; 2.878      ;
; 5.057 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|contador_adhb_n:sc6|qp[10]               ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.052     ; 2.878      ;
; 5.057 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|contador_adhb_n:sc6|qp[9]                ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.052     ; 2.878      ;
; 5.057 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|contador_adhb_n:sc6|qp[8]                ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.052     ; 2.878      ;
; 5.057 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|contador_adhb_n:sc6|qp[7]                ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.052     ; 2.878      ;
; 5.057 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|contador_adhb_n:sc6|qp[6]                ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.052     ; 2.878      ;
; 5.057 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|contador_adhb_n:sc6|qp[5]                ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.052     ; 2.878      ;
; 5.057 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|contador_adhb_n:sc6|qp[4]                ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.052     ; 2.878      ;
; 5.057 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|contador_adhb_n:sc6|qp[3]                ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.052     ; 2.878      ;
; 5.057 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|contador_adhb_n:sc6|qp[2]                ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.052     ; 2.878      ;
; 5.057 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|contador_adhb_n:sc6|qp[1]                ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.052     ; 2.878      ;
; 5.057 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|contador_adhb_n:sc6|qp[0]                ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.052     ; 2.878      ;
; 5.448 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|contador_adhb_n:sc5|qp[15]               ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.039     ; 2.500      ;
; 5.448 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|contador_adhb_n:sc5|qp[14]               ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.039     ; 2.500      ;
; 5.448 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|contador_adhb_n:sc5|qp[13]               ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.039     ; 2.500      ;
; 5.448 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|contador_adhb_n:sc5|qp[12]               ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.039     ; 2.500      ;
; 5.448 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|contador_adhb_n:sc5|qp[11]               ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.039     ; 2.500      ;
; 5.448 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|contador_adhb_n:sc5|qp[10]               ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.039     ; 2.500      ;
; 5.448 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|contador_adhb_n:sc5|qp[9]                ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.039     ; 2.500      ;
; 5.448 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|contador_adhb_n:sc5|qp[8]                ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.039     ; 2.500      ;
; 5.448 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|contador_adhb_n:sc5|qp[7]                ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.039     ; 2.500      ;
; 5.448 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|contador_adhb_n:sc5|qp[6]                ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.039     ; 2.500      ;
; 5.448 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|contador_adhb_n:sc5|qp[5]                ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.039     ; 2.500      ;
; 5.448 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|contador_adhb_n:sc5|qp[4]                ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.039     ; 2.500      ;
; 5.448 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|contador_adhb_n:sc5|qp[3]                ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.039     ; 2.500      ;
; 5.448 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|contador_adhb_n:sc5|qp[2]                ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.039     ; 2.500      ;
; 5.448 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|contador_adhb_n:sc5|qp[1]                ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.039     ; 2.500      ;
; 5.448 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|contador_adhb_n:sc5|qp[0]                ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.039     ; 2.500      ;
; 5.448 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|fsm_toggle:sc4|qp[1]                     ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.041     ; 2.498      ;
; 5.448 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|fsm_toggle:sc4|qp[0]                     ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.041     ; 2.498      ;
; 5.448 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|fsm_toggle:sc4|qp[2]                     ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.041     ; 2.498      ;
; 5.448 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|fsm_toggle:sc4|qp[3]                     ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.041     ; 2.498      ;
; 5.452 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|contador_bt_window:sc1|qp[2]             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.041     ; 2.494      ;
; 5.452 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|contador_bt_window:sc1|qp[5]             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.041     ; 2.494      ;
; 5.452 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|contador_bt_window:sc1|qp[4]             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.041     ; 2.494      ;
; 5.452 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|contador_bt_window:sc1|qp[3]             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.041     ; 2.494      ;
; 5.452 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|contador_bt_window:sc1|qp[1]             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.041     ; 2.494      ;
; 5.452 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|contador_bt_window:sc1|qp[0]             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.041     ; 2.494      ;
; 5.452 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|contador_bt_n:sc3|qp[1]                  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.041     ; 2.494      ;
; 5.452 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|contador_bt_n:sc3|qp[0]                  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.041     ; 2.494      ;
; 5.455 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|fsm_ram:sc15|qp[0]                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.043     ; 2.489      ;
; 5.455 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|fsm_ram:sc15|qp[2]                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.043     ; 2.489      ;
; 5.455 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|fsm_ram:sc15|qp[1]                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.043     ; 2.489      ;
; 5.456 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|contador_bt_sample:sc0|qp[2]             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.039     ; 2.492      ;
; 5.456 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|contador_bt_sample:sc0|qp[10]            ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.039     ; 2.492      ;
; 5.456 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|contador_bt_sample:sc0|qp[9]             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.039     ; 2.492      ;
; 5.456 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|contador_bt_sample:sc0|qp[8]             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.039     ; 2.492      ;
; 5.456 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|contador_bt_sample:sc0|qp[7]             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.039     ; 2.492      ;
; 5.456 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|contador_bt_sample:sc0|qp[6]             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.039     ; 2.492      ;
; 5.456 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|contador_bt_sample:sc0|qp[5]             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.039     ; 2.492      ;
; 5.456 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|contador_bt_sample:sc0|qp[4]             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.039     ; 2.492      ;
; 5.456 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|contador_bt_sample:sc0|qp[3]             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.039     ; 2.492      ;
; 5.456 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|contador_bt_sample:sc0|qp[1]             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.039     ; 2.492      ;
; 5.456 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|contador_bt_sample:sc0|qp[0]             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.039     ; 2.492      ;
; 5.467 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|contador_adhb_n:sc14|qp[15]              ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.043     ; 2.477      ;
; 5.467 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|contador_adhb_n:sc14|qp[14]              ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.043     ; 2.477      ;
; 5.467 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|contador_adhb_n:sc14|qp[13]              ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.043     ; 2.477      ;
; 5.467 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|contador_adhb_n:sc14|qp[12]              ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.043     ; 2.477      ;
; 5.467 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|contador_adhb_n:sc14|qp[11]              ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.043     ; 2.477      ;
; 5.467 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|contador_adhb_n:sc14|qp[10]              ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.043     ; 2.477      ;
; 5.467 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|contador_adhb_n:sc14|qp[9]               ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.043     ; 2.477      ;
; 5.467 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|contador_adhb_n:sc14|qp[8]               ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.043     ; 2.477      ;
; 5.467 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|contador_adhb_n:sc14|qp[7]               ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.043     ; 2.477      ;
; 5.467 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|contador_adhb_n:sc14|qp[6]               ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.043     ; 2.477      ;
; 5.467 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|contador_adhb_n:sc14|qp[5]               ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.043     ; 2.477      ;
; 5.467 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|contador_adhb_n:sc14|qp[4]               ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.043     ; 2.477      ;
; 5.467 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|contador_adhb_n:sc14|qp[3]               ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.043     ; 2.477      ;
; 5.467 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|contador_adhb_n:sc14|qp[2]               ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.043     ; 2.477      ;
; 5.467 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|contador_adhb_n:sc14|qp[1]               ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.043     ; 2.477      ;
; 5.467 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|contador_adhb_n:sc14|qp[0]               ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.043     ; 2.477      ;
; 5.526 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|registro_paralelo_multifuncion:sc7|qp[1] ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.085     ; 2.376      ;
; 5.661 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|registro_paralelo_multifuncion:sc7|qp[3] ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.046     ; 2.280      ;
; 5.661 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|registro_paralelo_multifuncion:sc7|qp[0] ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.046     ; 2.280      ;
; 5.661 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|registro_paralelo_multifuncion:sc7|qp[2] ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.046     ; 2.280      ;
; 5.661 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|fsm_axis:sc11|qp[1]                      ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.046     ; 2.280      ;
; 5.661 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|fsm_axis:sc11|qp[2]                      ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.046     ; 2.280      ;
; 5.661 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|fsm_axis:sc11|qp[0]                      ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.046     ; 2.280      ;
; 5.802 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|registro_paralelo_multifuncion:sc7|qp[5] ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.062     ; 2.123      ;
; 5.820 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|contador_bt_int:sc2|qp[4]                ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.043     ; 2.124      ;
; 5.820 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|contador_bt_int:sc2|qp[5]                ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.043     ; 2.124      ;
; 5.820 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|contador_bt_int:sc2|qp[3]                ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.043     ; 2.124      ;
; 5.820 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|contador_bt_int:sc2|qp[2]                ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.043     ; 2.124      ;
; 5.820 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|contador_bt_int:sc2|qp[1]                ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.043     ; 2.124      ;
; 5.820 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|contador_bt_int:sc2|qp[0]                ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.043     ; 2.124      ;
; 5.834 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|registro_paralelo_multifuncion:sc7|qp[7] ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.061     ; 2.092      ;
; 5.834 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|registro_paralelo_multifuncion:sc7|qp[9] ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.061     ; 2.092      ;
; 5.834 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|registro_paralelo_multifuncion:sc7|qp[8] ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.061     ; 2.092      ;
; 5.834 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|fsm_pmt:sc8|qp[0]                        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.061     ; 2.092      ;
; 5.834 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|one_shot:sc10|qp[0]                      ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.061     ; 2.092      ;
; 5.834 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|one_shot:sc10|qp[1]                      ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.061     ; 2.092      ;
; 5.834 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|one_shot:sc9|qp[0]                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.061     ; 2.092      ;
; 5.834 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|one_shot:sc9|qp[1]                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.061     ; 2.092      ;
; 5.878 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|registro_paralelo_multifuncion:sc7|qp[4] ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.085     ; 2.024      ;
; 6.215 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|registro_paralelo_multifuncion:sc7|qp[6] ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.083     ; 1.689      ;
+-------+----------------------------------------+------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                        ;
+-------+----------------------------------------+------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                                                                      ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; 1.298 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|registro_paralelo_multifuncion:sc7|qp[6] ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.028      ; 1.410      ;
; 1.586 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|registro_paralelo_multifuncion:sc7|qp[4] ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.027      ; 1.697      ;
; 1.597 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|contador_bt_int:sc2|qp[4]                ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.751      ;
; 1.597 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|contador_bt_int:sc2|qp[5]                ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.751      ;
; 1.597 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|contador_bt_int:sc2|qp[3]                ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.751      ;
; 1.597 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|contador_bt_int:sc2|qp[2]                ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.751      ;
; 1.597 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|contador_bt_int:sc2|qp[1]                ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.751      ;
; 1.597 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|contador_bt_int:sc2|qp[0]                ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.751      ;
; 1.604 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|registro_paralelo_multifuncion:sc7|qp[7] ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.052      ; 1.740      ;
; 1.604 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|registro_paralelo_multifuncion:sc7|qp[9] ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.052      ; 1.740      ;
; 1.604 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|registro_paralelo_multifuncion:sc7|qp[8] ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.052      ; 1.740      ;
; 1.604 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|fsm_pmt:sc8|qp[0]                        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.052      ; 1.740      ;
; 1.604 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|one_shot:sc10|qp[0]                      ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.052      ; 1.740      ;
; 1.604 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|one_shot:sc10|qp[1]                      ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.052      ; 1.740      ;
; 1.604 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|one_shot:sc9|qp[0]                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.052      ; 1.740      ;
; 1.604 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|one_shot:sc9|qp[1]                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.052      ; 1.740      ;
; 1.636 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|registro_paralelo_multifuncion:sc7|qp[5] ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.051      ; 1.771      ;
; 1.736 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|registro_paralelo_multifuncion:sc7|qp[3] ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.888      ;
; 1.736 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|registro_paralelo_multifuncion:sc7|qp[0] ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.888      ;
; 1.736 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|registro_paralelo_multifuncion:sc7|qp[2] ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.888      ;
; 1.736 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|fsm_axis:sc11|qp[1]                      ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.888      ;
; 1.736 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|fsm_axis:sc11|qp[2]                      ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.888      ;
; 1.736 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|fsm_axis:sc11|qp[0]                      ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.888      ;
; 1.862 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|registro_paralelo_multifuncion:sc7|qp[1] ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.027      ; 1.973      ;
; 1.897 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|contador_adhb_n:sc14|qp[15]              ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 2.051      ;
; 1.897 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|contador_adhb_n:sc14|qp[14]              ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 2.051      ;
; 1.897 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|contador_adhb_n:sc14|qp[13]              ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 2.051      ;
; 1.897 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|contador_adhb_n:sc14|qp[12]              ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 2.051      ;
; 1.897 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|contador_adhb_n:sc14|qp[11]              ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 2.051      ;
; 1.897 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|contador_adhb_n:sc14|qp[10]              ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 2.051      ;
; 1.897 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|contador_adhb_n:sc14|qp[9]               ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 2.051      ;
; 1.897 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|contador_adhb_n:sc14|qp[8]               ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 2.051      ;
; 1.897 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|contador_adhb_n:sc14|qp[7]               ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 2.051      ;
; 1.897 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|contador_adhb_n:sc14|qp[6]               ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 2.051      ;
; 1.897 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|contador_adhb_n:sc14|qp[5]               ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 2.051      ;
; 1.897 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|contador_adhb_n:sc14|qp[4]               ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 2.051      ;
; 1.897 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|contador_adhb_n:sc14|qp[3]               ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 2.051      ;
; 1.897 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|contador_adhb_n:sc14|qp[2]               ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 2.051      ;
; 1.897 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|contador_adhb_n:sc14|qp[1]               ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 2.051      ;
; 1.897 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|contador_adhb_n:sc14|qp[0]               ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 2.051      ;
; 1.903 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|contador_bt_sample:sc0|qp[2]             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 2.061      ;
; 1.903 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|contador_bt_sample:sc0|qp[10]            ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 2.061      ;
; 1.903 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|contador_bt_sample:sc0|qp[9]             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 2.061      ;
; 1.903 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|contador_bt_sample:sc0|qp[8]             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 2.061      ;
; 1.903 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|contador_bt_sample:sc0|qp[7]             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 2.061      ;
; 1.903 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|contador_bt_sample:sc0|qp[6]             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 2.061      ;
; 1.903 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|contador_bt_sample:sc0|qp[5]             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 2.061      ;
; 1.903 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|contador_bt_sample:sc0|qp[4]             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 2.061      ;
; 1.903 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|contador_bt_sample:sc0|qp[3]             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 2.061      ;
; 1.903 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|contador_bt_sample:sc0|qp[1]             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 2.061      ;
; 1.903 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|contador_bt_sample:sc0|qp[0]             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 2.061      ;
; 1.904 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|contador_adhb_n:sc5|qp[15]               ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 2.063      ;
; 1.904 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|contador_adhb_n:sc5|qp[14]               ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 2.063      ;
; 1.904 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|contador_adhb_n:sc5|qp[13]               ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 2.063      ;
; 1.904 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|contador_adhb_n:sc5|qp[12]               ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 2.063      ;
; 1.904 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|contador_adhb_n:sc5|qp[11]               ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 2.063      ;
; 1.904 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|contador_adhb_n:sc5|qp[10]               ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 2.063      ;
; 1.904 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|contador_adhb_n:sc5|qp[9]                ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 2.063      ;
; 1.904 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|contador_adhb_n:sc5|qp[8]                ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 2.063      ;
; 1.904 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|contador_adhb_n:sc5|qp[7]                ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 2.063      ;
; 1.904 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|contador_adhb_n:sc5|qp[6]                ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 2.063      ;
; 1.904 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|contador_adhb_n:sc5|qp[5]                ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 2.063      ;
; 1.904 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|contador_adhb_n:sc5|qp[4]                ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 2.063      ;
; 1.904 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|contador_adhb_n:sc5|qp[3]                ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 2.063      ;
; 1.904 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|contador_adhb_n:sc5|qp[2]                ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 2.063      ;
; 1.904 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|contador_adhb_n:sc5|qp[1]                ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 2.063      ;
; 1.904 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|contador_adhb_n:sc5|qp[0]                ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 2.063      ;
; 1.906 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|contador_bt_window:sc1|qp[2]             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 2.062      ;
; 1.906 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|contador_bt_window:sc1|qp[5]             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 2.062      ;
; 1.906 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|contador_bt_window:sc1|qp[4]             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 2.062      ;
; 1.906 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|contador_bt_window:sc1|qp[3]             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 2.062      ;
; 1.906 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|contador_bt_window:sc1|qp[1]             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 2.062      ;
; 1.906 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|contador_bt_window:sc1|qp[0]             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 2.062      ;
; 1.906 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|contador_bt_n:sc3|qp[1]                  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 2.062      ;
; 1.906 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|contador_bt_n:sc3|qp[0]                  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 2.062      ;
; 1.909 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|fsm_ram:sc15|qp[0]                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 2.063      ;
; 1.909 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|fsm_ram:sc15|qp[2]                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 2.063      ;
; 1.909 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|fsm_ram:sc15|qp[1]                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 2.063      ;
; 1.909 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|fsm_toggle:sc4|qp[1]                     ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.066      ;
; 1.909 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|fsm_toggle:sc4|qp[0]                     ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.066      ;
; 1.909 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|fsm_toggle:sc4|qp[2]                     ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.066      ;
; 1.909 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|fsm_toggle:sc4|qp[3]                     ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.066      ;
; 2.244 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|contador_adhb_n:sc6|qp[15]               ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 2.389      ;
; 2.244 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|contador_adhb_n:sc6|qp[14]               ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 2.389      ;
; 2.244 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|contador_adhb_n:sc6|qp[13]               ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 2.389      ;
; 2.244 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|contador_adhb_n:sc6|qp[12]               ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 2.389      ;
; 2.244 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|contador_adhb_n:sc6|qp[11]               ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 2.389      ;
; 2.244 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|contador_adhb_n:sc6|qp[10]               ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 2.389      ;
; 2.244 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|contador_adhb_n:sc6|qp[9]                ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 2.389      ;
; 2.244 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|contador_adhb_n:sc6|qp[8]                ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 2.389      ;
; 2.244 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|contador_adhb_n:sc6|qp[7]                ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 2.389      ;
; 2.244 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|contador_adhb_n:sc6|qp[6]                ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 2.389      ;
; 2.244 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|contador_adhb_n:sc6|qp[5]                ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 2.389      ;
; 2.244 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|contador_adhb_n:sc6|qp[4]                ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 2.389      ;
; 2.244 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|contador_adhb_n:sc6|qp[3]                ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 2.389      ;
; 2.244 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|contador_adhb_n:sc6|qp[2]                ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 2.389      ;
; 2.244 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|contador_adhb_n:sc6|qp[1]                ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 2.389      ;
; 2.244 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|AD9201:u_ad9201|contador_adhb_n:sc6|qp[0]                ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 2.389      ;
+-------+----------------------------------------+------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 2
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 13.616 ns




+-----------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                       ;
+----------------------------------------------+---------+-------+----------+---------+---------------------+
; Clock                                        ; Setup   ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------------------------------+---------+-------+----------+---------+---------------------+
; Worst-case Slack                             ; -1.368  ; 0.123 ; 2.667    ; 1.298   ; 3.378               ;
;  CLOCK_50                                    ; N/A     ; N/A   ; N/A      ; N/A     ; 9.400               ;
;  altpll_component|auto_generated|pll1|clk[0] ; -1.368  ; 0.123 ; 2.667    ; 1.298   ; 3.693               ;
;  altpll_component|auto_generated|pll1|clk[1] ; 0.030   ; 6.448 ; N/A      ; N/A     ; 3.790               ;
;  enet0_rx_clk_125m                           ; 0.520   ; 0.141 ; N/A      ; N/A     ; 3.378               ;
;  enet0_tx_clk_125m                           ; 3.794   ; 4.321 ; N/A      ; N/A     ; 3.790               ;
;  enet1_rx_clk_125m                           ; N/A     ; N/A   ; N/A      ; N/A     ; 4.000               ;
;  enet1_tx_clk_125m                           ; N/A     ; N/A   ; N/A      ; N/A     ; 3.790               ;
; Design-wide TNS                              ; -24.161 ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  CLOCK_50                                    ; N/A     ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  altpll_component|auto_generated|pll1|clk[0] ; -24.161 ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  altpll_component|auto_generated|pll1|clk[1] ; 0.000   ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  enet0_rx_clk_125m                           ; 0.000   ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  enet0_tx_clk_125m                           ; 0.000   ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  enet1_rx_clk_125m                           ; N/A     ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  enet1_tx_clk_125m                           ; N/A     ; N/A   ; N/A      ; N/A     ; 0.000               ;
+----------------------------------------------+---------+-------+----------+---------+---------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                       ;
+------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin              ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; D[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D[2]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D[3]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D[4]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D[5]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D[6]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D[7]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D[8]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D[9]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; adc_clk          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; int_rst          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; window_debug     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[0]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[1]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[2]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[3]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[4]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[5]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[6]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[7]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[8]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[0]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[1]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[2]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[3]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[4]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[5]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[6]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[0]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[1]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[2]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[3]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[4]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[5]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[6]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[0]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[1]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[2]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[3]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[4]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[5]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[6]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[0]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[1]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[2]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[3]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[4]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[5]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[6]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[0]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[1]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[2]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[3]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[4]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[5]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[6]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[0]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[1]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[2]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[3]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[4]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[5]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[6]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[0]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[1]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[2]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[3]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[4]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[5]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[6]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[0]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[1]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[2]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[3]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[4]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[5]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[6]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET0_GTX_CLK    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET0_TX_DATA[0] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET0_TX_DATA[1] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET0_TX_DATA[2] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET0_TX_DATA[3] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET0_TX_EN      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET0_RST_N      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET1_GTX_CLK    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET1_TX_DATA[0] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET1_TX_DATA[1] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET1_TX_DATA[2] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET1_TX_DATA[3] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET1_TX_EN      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET1_RST_N      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; KEY[0]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[1]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[2]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[0]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[1]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[2]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[3]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[4]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[5]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[6]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[7]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[8]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[9]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[10]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[11]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[12]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[13]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[14]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[15]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[16]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[17]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET0_INT_N             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET1_RX_CLK            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET1_RX_DATA[0]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET1_RX_DATA[1]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET1_RX_DATA[2]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET1_RX_DATA[3]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET1_RX_DV             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET1_INT_N             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; X[0]                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; X[1]                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; X[2]                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; X[3]                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; X[4]                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; X[5]                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; X[6]                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; X[7]                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; X[8]                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; X[9]                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[3]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CLOCK_50                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; start                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; stop                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET0_RX_CLK            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET0_RX_DV             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET0_RX_DATA[0]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET0_RX_DATA[2]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET0_RX_DATA[1]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET0_RX_DATA[3]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin              ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; D[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; D[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; D[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; D[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; D[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; D[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; D[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; D[7]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; D[8]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; D[9]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; adc_clk          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; int_rst          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; window_debug     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[8]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX0[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX0[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; HEX0[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX0[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; HEX0[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; HEX1[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; HEX2[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; HEX3[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX3[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX3[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX3[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX4[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX4[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX4[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX4[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX4[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX4[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX4[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX5[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX5[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; HEX5[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX5[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX5[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX5[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX5[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX6[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX6[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX6[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX6[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX6[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX6[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; HEX6[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX7[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX7[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX7[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX7[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX7[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX7[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX7[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET0_GTX_CLK    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET0_TX_DATA[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET0_TX_DATA[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET0_TX_DATA[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET0_TX_DATA[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET0_TX_EN      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET0_RST_N      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET1_GTX_CLK    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET1_TX_DATA[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET1_TX_DATA[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET1_TX_DATA[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET1_TX_DATA[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET1_TX_EN      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET1_RST_N      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.67e-09 V                   ; 2.38 V              ; -0.0485 V           ; 0.167 V                              ; 0.096 V                              ; 2.95e-10 s                  ; 2.73e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.67e-09 V                  ; 2.38 V             ; -0.0485 V          ; 0.167 V                             ; 0.096 V                             ; 2.95e-10 s                 ; 2.73e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.18e-09 V                   ; 2.38 V              ; -0.00483 V          ; 0.152 V                              ; 0.012 V                              ; 4.81e-10 s                  ; 6.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.18e-09 V                  ; 2.38 V             ; -0.00483 V         ; 0.152 V                             ; 0.012 V                             ; 4.81e-10 s                 ; 6.29e-10 s                 ; Yes                       ; Yes                       ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin              ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; D[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; D[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; D[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; D[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; D[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; D[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; D[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; D[7]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; D[8]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; D[9]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; adc_clk          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; int_rst          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; window_debug     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[8]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; HEX0[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; HEX0[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; HEX1[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; HEX2[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; HEX3[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; HEX5[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; HEX6[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_GTX_CLK    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_DATA[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_DATA[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_DATA[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_DATA[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_EN      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_RST_N      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_GTX_CLK    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_TX_DATA[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_TX_DATA[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_TX_DATA[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_TX_DATA[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_TX_EN      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_RST_N      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.75e-07 V                   ; 2.35 V              ; -0.0109 V           ; 0.084 V                              ; 0.027 V                              ; 4.31e-10 s                  ; 3.61e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.75e-07 V                  ; 2.35 V             ; -0.0109 V          ; 0.084 V                             ; 0.027 V                             ; 4.31e-10 s                 ; 3.61e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.15e-07 V                   ; 2.35 V              ; -0.00712 V          ; 0.093 V                              ; 0.02 V                               ; 6.21e-10 s                  ; 7.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 6.15e-07 V                  ; 2.35 V             ; -0.00712 V         ; 0.093 V                             ; 0.02 V                              ; 6.21e-10 s                 ; 7.9e-10 s                  ; Yes                       ; Yes                       ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin              ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; D[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; D[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; D[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; D[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; D[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; D[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; D[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; D[7]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; D[8]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; D[9]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; adc_clk          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; int_rst          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; window_debug     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[8]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; HEX0[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; HEX0[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX1[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX1[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX1[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX1[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; HEX1[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; HEX2[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX3[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX3[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; HEX3[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; HEX5[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; HEX6[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_GTX_CLK    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_DATA[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_DATA[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_DATA[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_DATA[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_EN      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_RST_N      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_GTX_CLK    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_TX_DATA[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_TX_DATA[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_TX_DATA[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_TX_DATA[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_TX_EN      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_RST_N      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                           ;
+---------------------------------------------+---------------------------------------------+----------+------------+------------+----------+
; From Clock                                  ; To Clock                                    ; RR Paths ; FR Paths   ; RF Paths   ; FF Paths ;
+---------------------------------------------+---------------------------------------------+----------+------------+------------+----------+
; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 193305   ; 0          ; 0          ; 0        ;
; enet0_rx_clk_125m                           ; altpll_component|auto_generated|pll1|clk[0] ; 18       ; 0          ; 0          ; 0        ;
; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 2        ; 0          ; 0          ; 0        ;
; altpll_component|auto_generated|pll1|clk[0] ; enet0_rx_clk_125m                           ; 18       ; 0          ; 0          ; 0        ;
; enet0_rx_clk_125m                           ; enet0_rx_clk_125m                           ; 15212    ; 5          ; 0          ; 0        ;
; virt_enet0_rx_clk_125m                      ; enet0_rx_clk_125m                           ; 5        ; false path ; false path ; 5        ;
; altpll_component|auto_generated|pll1|clk[0] ; enet0_tx_clk_125m                           ; 5        ; false path ; false path ; 5        ;
+---------------------------------------------+---------------------------------------------+----------+------------+------------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                            ;
+---------------------------------------------+---------------------------------------------+------------+----------+----------+------------+
; From Clock                                  ; To Clock                                    ; RR Paths   ; FR Paths ; RF Paths ; FF Paths   ;
+---------------------------------------------+---------------------------------------------+------------+----------+----------+------------+
; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 193305     ; 0        ; 0        ; 0          ;
; enet0_rx_clk_125m                           ; altpll_component|auto_generated|pll1|clk[0] ; 18         ; 0        ; 0        ; 0          ;
; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 2          ; 0        ; 0        ; 0          ;
; altpll_component|auto_generated|pll1|clk[0] ; enet0_rx_clk_125m                           ; 18         ; 0        ; 0        ; 0          ;
; enet0_rx_clk_125m                           ; enet0_rx_clk_125m                           ; 15212      ; 5        ; 0        ; 0          ;
; virt_enet0_rx_clk_125m                      ; enet0_rx_clk_125m                           ; false path ; 5        ; 5        ; false path ;
; altpll_component|auto_generated|pll1|clk[0] ; enet0_tx_clk_125m                           ; false path ; 5        ; 5        ; false path ;
+---------------------------------------------+---------------------------------------------+------------+----------+----------+------------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                    ;
+---------------------------------------------+---------------------------------------------+----------+----------+----------+----------+
; From Clock                                  ; To Clock                                    ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------+---------------------------------------------+----------+----------+----------+----------+
; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 105      ; 0        ; 0        ; 0        ;
; altpll_component|auto_generated|pll1|clk[0] ; enet0_rx_clk_125m                           ; 4        ; 0        ; 0        ; 0        ;
; enet0_rx_clk_125m                           ; enet0_rx_clk_125m                           ; 1        ; 0        ; 0        ; 0        ;
+---------------------------------------------+---------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                     ;
+---------------------------------------------+---------------------------------------------+----------+----------+----------+----------+
; From Clock                                  ; To Clock                                    ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------+---------------------------------------------+----------+----------+----------+----------+
; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 105      ; 0        ; 0        ; 0        ;
; altpll_component|auto_generated|pll1|clk[0] ; enet0_rx_clk_125m                           ; 4        ; 0        ; 0        ; 0        ;
; enet0_rx_clk_125m                           ; enet0_rx_clk_125m                           ; 1        ; 0        ; 0        ; 0        ;
+---------------------------------------------+---------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 12    ; 12   ;
; Unconstrained Input Port Paths  ; 14    ; 14   ;
; Unconstrained Output Ports      ; 13    ; 13   ;
; Unconstrained Output Port Paths ; 19    ; 19   ;
+---------------------------------+-------+------+


+---------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                ;
+---------------------------------------------+---------------------------------------------+-----------+-------------+
; Target                                      ; Clock                                       ; Type      ; Status      ;
+---------------------------------------------+---------------------------------------------+-----------+-------------+
;                                             ; virt_enet0_rx_clk_125m                      ; Virtual   ; Constrained ;
;                                             ; virt_enet1_rx_clk_125m                      ; Virtual   ; Constrained ;
; CLOCK_50                                    ; CLOCK_50                                    ; Base      ; Constrained ;
; ENET0_GTX_CLK                               ; enet0_tx_clk_125m                           ; Generated ; Constrained ;
; ENET0_RX_CLK                                ; enet0_rx_clk_125m                           ; Base      ; Constrained ;
; ENET1_GTX_CLK                               ; enet1_tx_clk_125m                           ; Generated ; Constrained ;
; ENET1_RX_CLK                                ; enet1_rx_clk_125m                           ; Base      ; Constrained ;
; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; Generated ; Constrained ;
; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; Generated ; Constrained ;
+---------------------------------------------+---------------------------------------------+-----------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; X[0]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; X[1]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; X[2]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; X[3]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; X[4]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; X[5]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; X[6]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; X[7]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; X[8]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; X[9]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; start      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stop       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                           ;
+--------------+---------------------------------------------------------------------------------------+
; Output Port  ; Comment                                                                               ;
+--------------+---------------------------------------------------------------------------------------+
; D[0]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D[1]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D[2]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D[3]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D[4]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D[5]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D[6]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D[7]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D[8]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D[9]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; adc_clk      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; int_rst      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; window_debug ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+--------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; X[0]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; X[1]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; X[2]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; X[3]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; X[4]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; X[5]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; X[6]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; X[7]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; X[8]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; X[9]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; start      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stop       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                           ;
+--------------+---------------------------------------------------------------------------------------+
; Output Port  ; Comment                                                                               ;
+--------------+---------------------------------------------------------------------------------------+
; D[0]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D[1]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D[2]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D[3]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D[4]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D[5]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D[6]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D[7]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D[8]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D[9]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; adc_clk      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; int_rst      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; window_debug ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+--------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 24.1std.0 Build 1077 03/04/2025 SC Standard Edition
    Info: Processing started: Wed Jun 11 20:38:39 2025
Info: Command: quartus_sta fpga -c fpga
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 12 of the 12 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332104): Reading SDC File: '../fpga.sdc'
Warning (332174): Ignored filter at fpga.sdc(3): CLOCK2_50 could not be matched with a port File: /home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-edited/example/DE2-115/fpga/fpga.sdc Line: 3
Warning (332049): Ignored create_clock at fpga.sdc(3): Argument <targets> is an empty collection File: /home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-edited/example/DE2-115/fpga/fpga.sdc Line: 3
    Info (332050): create_clock -period 20.00 -name {CLOCK2_50}  [get_ports {CLOCK2_50}] File: /home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-edited/example/DE2-115/fpga/fpga.sdc Line: 3
Warning (332174): Ignored filter at fpga.sdc(4): CLOCK3_50 could not be matched with a port File: /home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-edited/example/DE2-115/fpga/fpga.sdc Line: 4
Warning (332049): Ignored create_clock at fpga.sdc(4): Argument <targets> is an empty collection File: /home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-edited/example/DE2-115/fpga/fpga.sdc Line: 4
    Info (332050): create_clock -period 20.00 -name {CLOCK3_50}  [get_ports {CLOCK3_50}] File: /home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-edited/example/DE2-115/fpga/fpga.sdc Line: 4
Warning (332174): Ignored filter at fpga.sdc(5): ENETCLK_25 could not be matched with a port File: /home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-edited/example/DE2-115/fpga/fpga.sdc Line: 5
Warning (332049): Ignored create_clock at fpga.sdc(5): Argument <targets> is an empty collection File: /home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-edited/example/DE2-115/fpga/fpga.sdc Line: 5
    Info (332050): create_clock -period 40.00 -name {ENETCLK_25} [get_ports {ENETCLK_25}] File: /home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-edited/example/DE2-115/fpga/fpga.sdc Line: 5
Warning (332174): Ignored filter at fpga.sdc(8): CLOCK2_50 could not be matched with a clock File: /home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-edited/example/DE2-115/fpga/fpga.sdc Line: 8
Warning (332049): Ignored set_clock_groups at fpga.sdc(8): Argument -group with value [get_clocks {CLOCK2_50}] contains zero elements File: /home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-edited/example/DE2-115/fpga/fpga.sdc Line: 8
    Info (332050): set_clock_groups -asynchronous -group [get_clocks {CLOCK2_50}] File: /home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-edited/example/DE2-115/fpga/fpga.sdc Line: 8
Warning (332174): Ignored filter at fpga.sdc(9): CLOCK3_50 could not be matched with a clock File: /home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-edited/example/DE2-115/fpga/fpga.sdc Line: 9
Warning (332049): Ignored set_clock_groups at fpga.sdc(9): Argument -group with value [get_clocks {CLOCK3_50}] contains zero elements File: /home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-edited/example/DE2-115/fpga/fpga.sdc Line: 9
    Info (332050): set_clock_groups -asynchronous -group [get_clocks {CLOCK3_50}] File: /home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-edited/example/DE2-115/fpga/fpga.sdc Line: 9
Warning (332174): Ignored filter at fpga.sdc(10): ENETCLK_25 could not be matched with a clock File: /home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-edited/example/DE2-115/fpga/fpga.sdc Line: 10
Warning (332049): Ignored set_clock_groups at fpga.sdc(10): Argument -group with value [get_clocks {ENETCLK_25}] contains zero elements File: /home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-edited/example/DE2-115/fpga/fpga.sdc Line: 10
    Info (332050): set_clock_groups -asynchronous -group [get_clocks {ENETCLK_25}] File: /home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-edited/example/DE2-115/fpga/fpga.sdc Line: 10
Warning (332174): Ignored filter at fpga.sdc(12): altera_reserved_tck could not be matched with a port or pin or register or keeper or net or combinational node or node File: /home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-edited/example/DE2-115/fpga/fpga.sdc Line: 12
Warning (332049): Ignored create_clock at fpga.sdc(12): Argument <targets> is not an object ID File: /home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-edited/example/DE2-115/fpga/fpga.sdc Line: 12
    Info (332050): create_clock -period "40.000 ns" -name {altera_reserved_tck} {altera_reserved_tck} File: /home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-edited/example/DE2-115/fpga/fpga.sdc Line: 12
Warning (332174): Ignored filter at fpga.sdc(13): altera_reserved_tck could not be matched with a clock File: /home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-edited/example/DE2-115/fpga/fpga.sdc Line: 13
Warning (332049): Ignored set_clock_groups at fpga.sdc(13): Argument -group with value [get_clocks {altera_reserved_tck}] contains zero elements File: /home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-edited/example/DE2-115/fpga/fpga.sdc Line: 13
    Info (332050): set_clock_groups -asynchronous -group [get_clocks {altera_reserved_tck}] File: /home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-edited/example/DE2-115/fpga/fpga.sdc Line: 13
Warning (332174): Ignored filter at fpga.sdc(17): altera_reserved_tdi could not be matched with a port File: /home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-edited/example/DE2-115/fpga/fpga.sdc Line: 17
Warning (332049): Ignored set_input_delay at fpga.sdc(17): Argument <targets> is an empty collection File: /home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-edited/example/DE2-115/fpga/fpga.sdc Line: 17
    Info (332050): set_input_delay  -clock altera_reserved_tck 5 [get_ports altera_reserved_tdi] File: /home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-edited/example/DE2-115/fpga/fpga.sdc Line: 17
Warning (332049): Ignored set_input_delay at fpga.sdc(17): Argument -clock is not an object ID File: /home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-edited/example/DE2-115/fpga/fpga.sdc Line: 17
Warning (332174): Ignored filter at fpga.sdc(18): altera_reserved_tms could not be matched with a port File: /home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-edited/example/DE2-115/fpga/fpga.sdc Line: 18
Warning (332049): Ignored set_input_delay at fpga.sdc(18): Argument <targets> is an empty collection File: /home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-edited/example/DE2-115/fpga/fpga.sdc Line: 18
    Info (332050): set_input_delay  -clock altera_reserved_tck 5 [get_ports altera_reserved_tms] File: /home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-edited/example/DE2-115/fpga/fpga.sdc Line: 18
Warning (332049): Ignored set_input_delay at fpga.sdc(18): Argument -clock is not an object ID File: /home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-edited/example/DE2-115/fpga/fpga.sdc Line: 18
Warning (332174): Ignored filter at fpga.sdc(19): altera_reserved_tdo could not be matched with a port File: /home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-edited/example/DE2-115/fpga/fpga.sdc Line: 19
Warning (332049): Ignored set_output_delay at fpga.sdc(19): Argument <targets> is an empty collection File: /home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-edited/example/DE2-115/fpga/fpga.sdc Line: 19
    Info (332050): set_output_delay -clock altera_reserved_tck -clock_fall -fall -max 5 [get_ports altera_reserved_tdo] File: /home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-edited/example/DE2-115/fpga/fpga.sdc Line: 19
Warning (332049): Ignored set_output_delay at fpga.sdc(19): Argument -clock is not an object ID File: /home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-edited/example/DE2-115/fpga/fpga.sdc Line: 19
Warning (332174): Ignored filter at fpga.sdc(22): enet0_mdc could not be matched with a port File: /home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-edited/example/DE2-115/fpga/fpga.sdc Line: 22
Warning (332049): Ignored set_output_delay at fpga.sdc(22): Argument <targets> is an empty collection File: /home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-edited/example/DE2-115/fpga/fpga.sdc Line: 22
    Info (332050): set_output_delay  -clock [get_clocks CLOCK_50] 2   [get_ports {enet0_mdc}] File: /home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-edited/example/DE2-115/fpga/fpga.sdc Line: 22
Warning (332174): Ignored filter at fpga.sdc(23): enet0_mdio could not be matched with a port File: /home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-edited/example/DE2-115/fpga/fpga.sdc Line: 23
Warning (332049): Ignored set_input_delay at fpga.sdc(23): Argument <targets> is an empty collection File: /home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-edited/example/DE2-115/fpga/fpga.sdc Line: 23
    Info (332050): set_input_delay   -clock [get_clocks CLOCK_50] 2   [get_ports {enet0_mdio}] File: /home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-edited/example/DE2-115/fpga/fpga.sdc Line: 23
Warning (332049): Ignored set_output_delay at fpga.sdc(24): Argument <targets> is an empty collection File: /home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-edited/example/DE2-115/fpga/fpga.sdc Line: 24
    Info (332050): set_output_delay  -clock [get_clocks CLOCK_50] 2   [get_ports {enet0_mdio}] File: /home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-edited/example/DE2-115/fpga/fpga.sdc Line: 24
Warning (332174): Ignored filter at fpga.sdc(26): enet1_mdc could not be matched with a port File: /home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-edited/example/DE2-115/fpga/fpga.sdc Line: 26
Warning (332049): Ignored set_output_delay at fpga.sdc(26): Argument <targets> is an empty collection File: /home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-edited/example/DE2-115/fpga/fpga.sdc Line: 26
    Info (332050): set_output_delay  -clock [get_clocks CLOCK_50] 2   [get_ports {enet1_mdc}] File: /home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-edited/example/DE2-115/fpga/fpga.sdc Line: 26
Warning (332174): Ignored filter at fpga.sdc(27): enet1_mdio could not be matched with a port File: /home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-edited/example/DE2-115/fpga/fpga.sdc Line: 27
Warning (332049): Ignored set_input_delay at fpga.sdc(27): Argument <targets> is an empty collection File: /home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-edited/example/DE2-115/fpga/fpga.sdc Line: 27
    Info (332050): set_input_delay   -clock [get_clocks CLOCK_50] 2   [get_ports {enet1_mdio}] File: /home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-edited/example/DE2-115/fpga/fpga.sdc Line: 27
Warning (332049): Ignored set_output_delay at fpga.sdc(28): Argument <targets> is an empty collection File: /home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-edited/example/DE2-115/fpga/fpga.sdc Line: 28
    Info (332050): set_output_delay  -clock [get_clocks CLOCK_50] 2   [get_ports {enet1_mdio}] File: /home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-edited/example/DE2-115/fpga/fpga.sdc Line: 28
Warning (332174): Ignored filter at fpga.sdc(33): LEDR[*] could not be matched with a port File: /home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-edited/example/DE2-115/fpga/fpga.sdc Line: 33
Warning (332049): Ignored set_false_path at fpga.sdc(33): Argument <to> is an empty collection File: /home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-edited/example/DE2-115/fpga/fpga.sdc Line: 33
    Info (332050): set_false_path -from * -to [get_ports {LEDR[*]}] File: /home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-edited/example/DE2-115/fpga/fpga.sdc Line: 33
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {altpll_component|auto_generated|pll1|inclk[0]} -divide_by 2 -multiply_by 5 -duty_cycle 50.00 -name {altpll_component|auto_generated|pll1|clk[0]} {altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {altpll_component|auto_generated|pll1|inclk[0]} -divide_by 2 -multiply_by 5 -phase 90.00 -duty_cycle 50.00 -name {altpll_component|auto_generated|pll1|clk[1]} {altpll_component|auto_generated|pll1|clk[1]}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Warning (332174): Ignored filter at axis_async_fifo.sdc(39): core_inst|eth_mac_inst|rx_fifo|fifo_inst|wr_ptr_gray_sync1_reg[*] could not be matched with a register File: /home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-edited/lib/axis/syn/quartus/axis_async_fifo.sdc Line: 39
Warning (332049): Ignored set_max_delay at axis_async_fifo.sdc(39): Argument <to> is an empty collection File: /home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-edited/lib/axis/syn/quartus/axis_async_fifo.sdc Line: 39
    Info (332050): set_max_delay -from [get_registers "$inst|wr_ptr_reg[*] $inst|wr_ptr_gray_reg[*]"] -to [get_registers "$inst|wr_ptr_gray_sync1_reg[*]"] 8.000 File: /home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-edited/lib/axis/syn/quartus/axis_async_fifo.sdc Line: 39
Warning (332174): Ignored filter at axis_async_fifo.sdc(39): core_inst|eth_mac_inst|tx_fifo|fifo_inst|wr_ptr_gray_sync1_reg[*] could not be matched with a register File: /home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-edited/lib/axis/syn/quartus/axis_async_fifo.sdc Line: 39
Warning (332049): Ignored set_max_delay at axis_async_fifo.sdc(39): Argument <to> is an empty collection File: /home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-edited/lib/axis/syn/quartus/axis_async_fifo.sdc Line: 39
    Info (332050): set_max_delay -from [get_registers "$inst|wr_ptr_reg[*] $inst|wr_ptr_gray_reg[*]"] -to [get_registers "$inst|wr_ptr_gray_sync1_reg[*]"] 8.000 File: /home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-edited/lib/axis/syn/quartus/axis_async_fifo.sdc Line: 39
Warning (332088): No paths exist between clock target "ENET0_GTX_CLK" of clock "enet0_tx_clk_125m" and its clock source. Assuming zero source clock latency.
Warning (332088): No paths exist between clock target "ENET1_GTX_CLK" of clock "enet1_tx_clk_125m" and its clock source. Assuming zero source clock latency.
Info (332097): The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: core_inst|eth_mac_inst|eth_mac_1g_rgmii_inst|rgmii_phy_if_inst|clk_oddr_inst|altddio_out_inst|auto_generated|ddio_outa[0]  from: muxsel  to: dataout
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -1.368
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.368             -24.161 altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.030               0.000 altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.859               0.000 enet0_rx_clk_125m 
    Info (332119):     3.794               0.000 enet0_tx_clk_125m 
Info (332146): Worst-case hold slack is 0.316
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.316               0.000 altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.347               0.000 enet0_rx_clk_125m 
    Info (332119):     5.548               0.000 enet0_tx_clk_125m 
    Info (332119):     6.977               0.000 altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case recovery slack is 2.667
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     2.667               0.000 altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case removal slack is 2.614
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     2.614               0.000 altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 3.634
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     3.634               0.000 enet0_rx_clk_125m 
    Info (332119):     3.704               0.000 altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     3.790               0.000 altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     3.790               0.000 enet0_tx_clk_125m 
    Info (332119):     3.790               0.000 enet1_tx_clk_125m 
    Info (332119):     4.000               0.000 enet1_rx_clk_125m 
    Info (332119):     9.819               0.000 CLOCK_50 
Info (332114): Report Metastability: Found 2 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 2
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 11.114 ns
    Info (332114): 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Warning (332088): No paths exist between clock target "ENET0_GTX_CLK" of clock "enet0_tx_clk_125m" and its clock source. Assuming zero source clock latency.
Warning (332088): No paths exist between clock target "ENET1_GTX_CLK" of clock "enet1_tx_clk_125m" and its clock source. Assuming zero source clock latency.
Info (332097): The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: core_inst|eth_mac_inst|eth_mac_1g_rgmii_inst|rgmii_phy_if_inst|clk_oddr_inst|altddio_out_inst|auto_generated|ddio_outa[0]  from: muxsel  to: dataout
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -0.592
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.592              -4.598 altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.185               0.000 altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.876               0.000 enet0_rx_clk_125m 
    Info (332119):     4.088               0.000 enet0_tx_clk_125m 
Info (332146): Worst-case hold slack is 0.325
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.325               0.000 altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.350               0.000 enet0_rx_clk_125m 
    Info (332119):     5.334               0.000 enet0_tx_clk_125m 
    Info (332119):     6.889               0.000 altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case recovery slack is 3.210
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     3.210               0.000 altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case removal slack is 2.441
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     2.441               0.000 altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 3.651
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     3.651               0.000 enet0_rx_clk_125m 
    Info (332119):     3.693               0.000 altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     3.790               0.000 altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     3.790               0.000 enet0_tx_clk_125m 
    Info (332119):     3.790               0.000 enet1_tx_clk_125m 
    Info (332119):     4.000               0.000 enet1_rx_clk_125m 
    Info (332119):     9.799               0.000 CLOCK_50 
Info (332114): Report Metastability: Found 2 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 2
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 11.525 ns
    Info (332114): 
Info: Analyzing Fast 1200mV 0C Model
Warning (332088): No paths exist between clock target "ENET0_GTX_CLK" of clock "enet0_tx_clk_125m" and its clock source. Assuming zero source clock latency.
Warning (332088): No paths exist between clock target "ENET1_GTX_CLK" of clock "enet1_tx_clk_125m" and its clock source. Assuming zero source clock latency.
Info (332097): The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: core_inst|eth_mac_inst|eth_mac_1g_rgmii_inst|rgmii_phy_if_inst|clk_oddr_inst|altddio_out_inst|auto_generated|ddio_outa[0]  from: muxsel  to: dataout
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332146): Worst-case setup slack is 0.520
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.520               0.000 enet0_rx_clk_125m 
    Info (332119):     1.022               0.000 altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     2.816               0.000 altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     5.297               0.000 enet0_tx_clk_125m 
Info (332146): Worst-case hold slack is 0.123
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.123               0.000 altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.141               0.000 enet0_rx_clk_125m 
    Info (332119):     4.321               0.000 enet0_tx_clk_125m 
    Info (332119):     6.448               0.000 altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case recovery slack is 5.057
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     5.057               0.000 altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case removal slack is 1.298
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.298               0.000 altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 3.378
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     3.378               0.000 enet0_rx_clk_125m 
    Info (332119):     3.749               0.000 altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     3.819               0.000 altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     4.000               0.000 enet0_tx_clk_125m 
    Info (332119):     4.000               0.000 enet1_rx_clk_125m 
    Info (332119):     4.000               0.000 enet1_tx_clk_125m 
    Info (332119):     9.400               0.000 CLOCK_50 
Info (332114): Report Metastability: Found 2 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 2
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 13.616 ns
    Info (332114): 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 50 warnings
    Info: Peak virtual memory: 719 megabytes
    Info: Processing ended: Wed Jun 11 20:38:44 2025
    Info: Elapsed time: 00:00:05
    Info: Total CPU time (on all processors): 00:00:07


