# compile vhdl design source files
vhdl xil_defaultlib  "../../../for_if_generate.srcs/sources_1/new/for_if_generate.vhd"
