// Seed: 4273056589
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  inout wire id_1;
  wire id_3;
  module_2 modCall_1 ();
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_5;
  xor primCall (id_3, id_1, id_5, id_2);
  module_0 modCall_1 (
      id_5,
      id_4
  );
  always @(posedge 1 or 1) #1 id_3 = 1;
endmodule
module module_2;
  wand id_2, id_3;
  assign id_3 = id_2;
  assign id_2 = 1 == 1;
  wand id_4 = 1;
  assign id_3 = id_3;
  wire id_5;
  wire id_6;
  wire id_7;
  always begin : LABEL_0
    id_6 = id_1;
  end
endmodule
