Line 141: [NrTxChPuschDev] UpdatePuschConfig : PR seq gen
Line 164: [NrTxChPuschDev] update HARQ buffer INFO, SWHarqBufAddress[%d]:%x, [%d]:%x, [%d]:%x, CcIdx: %d
Line 583: Invalid DMRS symbol number: %d
Line 638: ERROR!!! Need to check PUSCH Group hop size, start bit index: %d
Line 680: ERROR!!! Need to check PUSCH Seq hop size, start bit index: %d
Line 712: [NrTxChPuschDev] PUSCH->mod:%d, DMRS Info Cinit_0:0x%x, symAlloc:0x%x, freqStartRe[1/1]:%d, timeOcc[4/4]:0x%08x, freqOccIdx[1/1]:%d, cpDataBitMap:0x%x, numDataRe:%d, Pwr:%d ChGain:%d
Line 727: [NrTxChPuschDev] PUSCH->mod:%d, DMRS/PTRS Info Cinit_0:0x%x, symAlloc(D/P):0x%08x, freqStartRe(D3/P3):%06d, timeOcc/freqOccIdx:0x%08x, cpDataBitMap(D/P):0x%08x, numDataRe(D6/P6):%010d, Pwr:%d ChGain(D6/P6):%010d LDPC_RM0 0x%08x
Line 780: [NrTxChPuschDev][Tx_NR] NR0_ENC_SLOT_IDX: 0x%x, TTI_4GNR_CMD8_BUFINFO: 0x%x, TTI_4GNR_CMD8_SIZE: 0x%x, NR_UL_ENABLE: 0x%x, NR_UL0_PUSCH_ENC_STATUS: 0x%x, NR_UL0_PUSCH_UCI_STATUS: 0x%x, NR_UL0_PUCCH_STATUS: 0x%x
Line 791: [NrTxChPuschDev][TXSPCOM] TTI_4GNR_CMD_BUFINFO[0~9]: 0x%x, 0x%x, 0x%x, 0x%x, 0x%x, 0x%x, 0x%x, 0x%x, 0x%x, 0x%x
Line 804: [NrTxChPuschDev][TXSPCOM] TTI_4GNR_CMD0_SIZE[0~9]: 0x%x, 0x%x, 0x%x, 0x%x, 0x%x, 0x%x, 0x%x, 0x%x, 0x%x, 0x%x
Line 817: [NrTxChPuschDev][TXSP] NR_UL0_CW0_BASICINFO: 0x%x, NR_UL0_CW1_BASICINFO: 0x%x, NR_UL0_CW0_SCRAM_INIT: 0x%x, NR_UL0_CW0_ENC_INFO_SETDN: 0x%x NR_UL0_BW_CONFIG: 0x%x NR_ENDIAN: 0x%x
Line 827: [NrTxChPuschDev][TXSP] NR_UL0_CW0_CODEBK0: 0x%x, NR_UL0_CW0_LDPC_BASIC: 0x%x, NR_UL0_CW0_LDPC_SYS_LEN: 0x%x, NR_UL0_CW0_LDPC_RM0: 0x%x, NR_UL0_CW0_LDPC_RM1: 0x%x, NR_UL0_CW0_LDPC_SHORTEN0: 0x%x, NR_UL0_CW0_LDPC_LBRM_MODE: 0x%x, NR_UL0_CW0_LDPC_RM_POS: 0x%x
Line 838: [NrTxChPuschDev][TXSP] NR_UL0_CW0_ACK_RE: 0x%x, NR_UL0_CW0_CSI1_RE: 0x%x, NR_UL0_CW0_CSI2_RE: 0x%x, NR_UL0_CW0_DATA_RE: 0x%x, NR_UL0_CW0_UCI_DMRS: 0x%x, NR_UL0_CW0_UCI_PTRS: 0x%x, NR_UL0_CW0_UCI_CONFIG: 0x%x, NR_UL0_CW0_RESERVED_RE: 0x%x, NR_UL0_CW0_UCI_SIZE0: 0x%x, NR_UL0_CW0_UCI_SIZE1: 0x%x
Line 851: [NrTxChPuschDev][LMAC] NR_SHAREDMEM_SEL: 0x%x, NR_UL0_MIMO_MEMMUX: 0x%x, NR_UL1_MIMO_MEMMUX: 0x%x, TX_LTE_TRS_ENC_TTIBUF_SET: 0x%x, TX_LTE_TRS_ENC8_SRC_ADDR: 0x%x, TX_LTE_TRS_ENC8_LENGTH: 0x%x, TX_LTE_TRS_ENC8_TTIBUF_OFFSET: 0x%x, TX_LTE_TRS_ENC_DMA_CTRL: 0x%x swHarqBufStatus: 0x%x
Line 863: [NrTxChPuschDev][LMAC] TX_LTE_TRS_ENC8_SRC_ADDR[0~9]: 0x%x, 0x%x, 0x%x, 0x%x, 0x%x, 0x%x, 0x%x, 0x%x, 0x%x, 0x%x
Line 876: [NrTxChPuschDev][LMAC] TX_LTE_TRS_ENC8_LENGTH[0~9]: 0x%x, 0x%x, 0x%x, 0x%x, 0x%x, 0x%x, 0x%x, 0x%x, 0x%x, 0x%x
Line 889: [NrTxChPuschDev][LMAC] TX_LTE_TRS_ENC8_TTIBUF_OFFSET[0~9]: 0x%x, 0x%x, 0x%x, 0x%x, 0x%x, 0x%x, 0x%x, 0x%x, 0x%x, 0x%x
Line 956: [NrTxChPuschDev][PUSCH_MOD][Symbol %d] NR_UL0_PUSCH_CONFIG_SYM: 0x%x, NR_UL0_DMRS_CP_CONFIG_SYM: 0x%x, NR_UL0_DMRS_CP_INIT_X1_SYM: 0x%x, NR_UL0_DMRS_CP_INIT_X2_SYM: 0x%x
Line 1087: [NrTxChPuschDev][EncoderCtrl] tbSize:%d, rv:%d, baseGraphType:%d
Line 1230: Invalid paramter Qm:%d, N_L:%d, C_prime:%d
Line 1315: [NrTxChPuschDev][LdpcSetLmac] swHarqBufStatus:%d hid:%d
Line 1353: [NrTxChPuschDev] Not Update!! [swHarqBufStatus 0x%x]
Line 1507: [NrTxChPuschDev][UciPusch] ack_in_size:0x%x, csi_in_size:0x%x, uci_config:0x%x, uci_dmrs:0x%x, uci_ptrs:0x%x, data_re:0x%x, ack_re:0x%x, csi1_re:0x%x, csi2_re:0x%x, reserved_re:0x%x
Line 1606: [NrTxChPuschDev][UciPusch] AckInfo : 0x%x, Csi1Info : 0x%x, Csi2Info : 0x%x, ACKPolar : 0x%x, Csi1Polar : 0x%x, Csi2Polar :0x%x, evenOdd : %d
Line 1735: [NrTxChPuschDev][UCI] Write Pusch Uci Info, inBitSize:%d, startAddr:%d, numWord:%d, uciInfo[0]:0x%x
Line 1752: [NrTxChPuschDev] UpdateHarqUci - m_pStoredPuschCfg is NULL
Line 1756: [NrTxChPuschDev] UpdateHarqUci - chType is Not PUSCH [chType %d]
