/*******************************************************************************
* File Name: cyfitter.h
* 
* PSoC Creator  4.4
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2020 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include "cydevice.h"
#include "cydevice_trm.h"

/* ADC */
#define ADC_DEC__COHER CYREG_DEC_COHER
#define ADC_DEC__CR CYREG_DEC_CR
#define ADC_DEC__DR1 CYREG_DEC_DR1
#define ADC_DEC__DR2 CYREG_DEC_DR2
#define ADC_DEC__DR2H CYREG_DEC_DR2H
#define ADC_DEC__GCOR CYREG_DEC_GCOR
#define ADC_DEC__GCORH CYREG_DEC_GCORH
#define ADC_DEC__GVAL CYREG_DEC_GVAL
#define ADC_DEC__OCOR CYREG_DEC_OCOR
#define ADC_DEC__OCORH CYREG_DEC_OCORH
#define ADC_DEC__OCORM CYREG_DEC_OCORM
#define ADC_DEC__OUTSAMP CYREG_DEC_OUTSAMP
#define ADC_DEC__OUTSAMPH CYREG_DEC_OUTSAMPH
#define ADC_DEC__OUTSAMPM CYREG_DEC_OUTSAMPM
#define ADC_DEC__OUTSAMPS CYREG_DEC_OUTSAMPS
#define ADC_DEC__PM_ACT_CFG CYREG_PM_ACT_CFG10
#define ADC_DEC__PM_ACT_MSK 0x01u
#define ADC_DEC__PM_STBY_CFG CYREG_PM_STBY_CFG10
#define ADC_DEC__PM_STBY_MSK 0x01u
#define ADC_DEC__SHIFT1 CYREG_DEC_SHIFT1
#define ADC_DEC__SHIFT2 CYREG_DEC_SHIFT2
#define ADC_DEC__SR CYREG_DEC_SR
#define ADC_DEC__TRIM__M1 CYREG_FLSHID_CUST_TABLES_DEC_M1
#define ADC_DEC__TRIM__M2 CYREG_FLSHID_CUST_TABLES_DEC_M2
#define ADC_DEC__TRIM__M3 CYREG_FLSHID_CUST_TABLES_DEC_M3
#define ADC_DEC__TRIM__M4 CYREG_FLSHID_CUST_TABLES_DEC_M4
#define ADC_DEC__TRIM__M5 CYREG_FLSHID_CUST_TABLES_DEC_M5
#define ADC_DEC__TRIM__M6 CYREG_FLSHID_CUST_TABLES_DEC_M6
#define ADC_DEC__TRIM__M7 CYREG_FLSHID_CUST_TABLES_DEC_M7
#define ADC_DEC__TRIM__M8 CYREG_FLSHID_CUST_TABLES_DEC_M8
#define ADC_DSM__BUF0 CYREG_DSM0_BUF0
#define ADC_DSM__BUF1 CYREG_DSM0_BUF1
#define ADC_DSM__BUF2 CYREG_DSM0_BUF2
#define ADC_DSM__BUF3 CYREG_DSM0_BUF3
#define ADC_DSM__CLK CYREG_DSM0_CLK
#define ADC_DSM__CR0 CYREG_DSM0_CR0
#define ADC_DSM__CR1 CYREG_DSM0_CR1
#define ADC_DSM__CR10 CYREG_DSM0_CR10
#define ADC_DSM__CR11 CYREG_DSM0_CR11
#define ADC_DSM__CR12 CYREG_DSM0_CR12
#define ADC_DSM__CR13 CYREG_DSM0_CR13
#define ADC_DSM__CR14 CYREG_DSM0_CR14
#define ADC_DSM__CR15 CYREG_DSM0_CR15
#define ADC_DSM__CR16 CYREG_DSM0_CR16
#define ADC_DSM__CR17 CYREG_DSM0_CR17
#define ADC_DSM__CR2 CYREG_DSM0_CR2
#define ADC_DSM__CR3 CYREG_DSM0_CR3
#define ADC_DSM__CR4 CYREG_DSM0_CR4
#define ADC_DSM__CR5 CYREG_DSM0_CR5
#define ADC_DSM__CR6 CYREG_DSM0_CR6
#define ADC_DSM__CR7 CYREG_DSM0_CR7
#define ADC_DSM__CR8 CYREG_DSM0_CR8
#define ADC_DSM__CR9 CYREG_DSM0_CR9
#define ADC_DSM__DEM0 CYREG_DSM0_DEM0
#define ADC_DSM__DEM1 CYREG_DSM0_DEM1
#define ADC_DSM__MISC CYREG_DSM0_MISC
#define ADC_DSM__OUT0 CYREG_DSM0_OUT0
#define ADC_DSM__OUT1 CYREG_DSM0_OUT1
#define ADC_DSM__REF0 CYREG_DSM0_REF0
#define ADC_DSM__REF1 CYREG_DSM0_REF1
#define ADC_DSM__REF2 CYREG_DSM0_REF2
#define ADC_DSM__REF3 CYREG_DSM0_REF3
#define ADC_DSM__RSVD1 CYREG_DSM0_RSVD1
#define ADC_DSM__SW0 CYREG_DSM0_SW0
#define ADC_DSM__SW2 CYREG_DSM0_SW2
#define ADC_DSM__SW3 CYREG_DSM0_SW3
#define ADC_DSM__SW4 CYREG_DSM0_SW4
#define ADC_DSM__SW6 CYREG_DSM0_SW6
#define ADC_DSM__TR0 CYREG_NPUMP_DSM_TR0
#define ADC_DSM__TST0 CYREG_DSM0_TST0
#define ADC_DSM__TST1 CYREG_DSM0_TST1
#define ADC_Ext_CP_Clk__CFG0 CYREG_CLKDIST_DCFG0_CFG0
#define ADC_Ext_CP_Clk__CFG1 CYREG_CLKDIST_DCFG0_CFG1
#define ADC_Ext_CP_Clk__CFG2 CYREG_CLKDIST_DCFG0_CFG2
#define ADC_Ext_CP_Clk__CFG2_SRC_SEL_MASK 0x07u
#define ADC_Ext_CP_Clk__INDEX 0x00u
#define ADC_Ext_CP_Clk__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define ADC_Ext_CP_Clk__PM_ACT_MSK 0x01u
#define ADC_Ext_CP_Clk__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define ADC_Ext_CP_Clk__PM_STBY_MSK 0x01u
#define ADC_IRQ__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define ADC_IRQ__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define ADC_IRQ__INTC_MASK 0x20000000u
#define ADC_IRQ__INTC_NUMBER 29u
#define ADC_IRQ__INTC_PRIOR_NUM 7u
#define ADC_IRQ__INTC_PRIOR_REG CYREG_NVIC_PRI_29
#define ADC_IRQ__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define ADC_IRQ__INTC_SET_PD_REG CYREG_NVIC_SETPEND0
#define ADC_theACLK__CFG0 CYREG_CLKDIST_ACFG0_CFG0
#define ADC_theACLK__CFG1 CYREG_CLKDIST_ACFG0_CFG1
#define ADC_theACLK__CFG2 CYREG_CLKDIST_ACFG0_CFG2
#define ADC_theACLK__CFG2_SRC_SEL_MASK 0x07u
#define ADC_theACLK__CFG3 CYREG_CLKDIST_ACFG0_CFG3
#define ADC_theACLK__CFG3_PHASE_DLY_MASK 0x0Fu
#define ADC_theACLK__INDEX 0x00u
#define ADC_theACLK__PM_ACT_CFG CYREG_PM_ACT_CFG1
#define ADC_theACLK__PM_ACT_MSK 0x01u
#define ADC_theACLK__PM_STBY_CFG CYREG_PM_STBY_CFG1
#define ADC_theACLK__PM_STBY_MSK 0x01u

/* SW1 */
#define SW1__0__INTTYPE CYREG_PICU12_INTTYPE5
#define SW1__0__MASK 0x20u
#define SW1__0__PC CYREG_PRT12_PC5
#define SW1__0__PORT 12u
#define SW1__0__SHIFT 5u
#define SW1__AG CYREG_PRT12_AG
#define SW1__BIE CYREG_PRT12_BIE
#define SW1__BIT_MASK CYREG_PRT12_BIT_MASK
#define SW1__BYP CYREG_PRT12_BYP
#define SW1__DM0 CYREG_PRT12_DM0
#define SW1__DM1 CYREG_PRT12_DM1
#define SW1__DM2 CYREG_PRT12_DM2
#define SW1__DR CYREG_PRT12_DR
#define SW1__INP_DIS CYREG_PRT12_INP_DIS
#define SW1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define SW1__MASK 0x20u
#define SW1__PORT 12u
#define SW1__PRT CYREG_PRT12_PRT
#define SW1__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define SW1__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define SW1__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define SW1__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define SW1__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define SW1__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define SW1__PS CYREG_PRT12_PS
#define SW1__SHIFT 5u
#define SW1__SIO_CFG CYREG_PRT12_SIO_CFG
#define SW1__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define SW1__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define SW1__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define SW1__SLW CYREG_PRT12_SLW

/* SW2 */
#define SW2__0__INTTYPE CYREG_PICU12_INTTYPE4
#define SW2__0__MASK 0x10u
#define SW2__0__PC CYREG_PRT12_PC4
#define SW2__0__PORT 12u
#define SW2__0__SHIFT 4u
#define SW2__AG CYREG_PRT12_AG
#define SW2__BIE CYREG_PRT12_BIE
#define SW2__BIT_MASK CYREG_PRT12_BIT_MASK
#define SW2__BYP CYREG_PRT12_BYP
#define SW2__DM0 CYREG_PRT12_DM0
#define SW2__DM1 CYREG_PRT12_DM1
#define SW2__DM2 CYREG_PRT12_DM2
#define SW2__DR CYREG_PRT12_DR
#define SW2__INP_DIS CYREG_PRT12_INP_DIS
#define SW2__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define SW2__MASK 0x10u
#define SW2__PORT 12u
#define SW2__PRT CYREG_PRT12_PRT
#define SW2__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define SW2__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define SW2__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define SW2__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define SW2__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define SW2__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define SW2__PS CYREG_PRT12_PS
#define SW2__SHIFT 4u
#define SW2__SIO_CFG CYREG_PRT12_SIO_CFG
#define SW2__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define SW2__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define SW2__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define SW2__SLW CYREG_PRT12_SLW

/* SW3 */
#define SW3__0__INTTYPE CYREG_PICU12_INTTYPE3
#define SW3__0__MASK 0x08u
#define SW3__0__PC CYREG_PRT12_PC3
#define SW3__0__PORT 12u
#define SW3__0__SHIFT 3u
#define SW3__AG CYREG_PRT12_AG
#define SW3__BIE CYREG_PRT12_BIE
#define SW3__BIT_MASK CYREG_PRT12_BIT_MASK
#define SW3__BYP CYREG_PRT12_BYP
#define SW3__DM0 CYREG_PRT12_DM0
#define SW3__DM1 CYREG_PRT12_DM1
#define SW3__DM2 CYREG_PRT12_DM2
#define SW3__DR CYREG_PRT12_DR
#define SW3__INP_DIS CYREG_PRT12_INP_DIS
#define SW3__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define SW3__MASK 0x08u
#define SW3__PORT 12u
#define SW3__PRT CYREG_PRT12_PRT
#define SW3__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define SW3__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define SW3__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define SW3__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define SW3__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define SW3__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define SW3__PS CYREG_PRT12_PS
#define SW3__SHIFT 3u
#define SW3__SIO_CFG CYREG_PRT12_SIO_CFG
#define SW3__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define SW3__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define SW3__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define SW3__SLW CYREG_PRT12_SLW

/* COL1 */
#define COL1__0__INTTYPE CYREG_PICU3_INTTYPE1
#define COL1__0__MASK 0x02u
#define COL1__0__PC CYREG_PRT3_PC1
#define COL1__0__PORT 3u
#define COL1__0__SHIFT 1u
#define COL1__AG CYREG_PRT3_AG
#define COL1__AMUX CYREG_PRT3_AMUX
#define COL1__BIE CYREG_PRT3_BIE
#define COL1__BIT_MASK CYREG_PRT3_BIT_MASK
#define COL1__BYP CYREG_PRT3_BYP
#define COL1__CTL CYREG_PRT3_CTL
#define COL1__DM0 CYREG_PRT3_DM0
#define COL1__DM1 CYREG_PRT3_DM1
#define COL1__DM2 CYREG_PRT3_DM2
#define COL1__DR CYREG_PRT3_DR
#define COL1__INP_DIS CYREG_PRT3_INP_DIS
#define COL1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define COL1__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define COL1__LCD_EN CYREG_PRT3_LCD_EN
#define COL1__MASK 0x02u
#define COL1__PORT 3u
#define COL1__PRT CYREG_PRT3_PRT
#define COL1__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define COL1__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define COL1__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define COL1__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define COL1__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define COL1__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define COL1__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define COL1__PS CYREG_PRT3_PS
#define COL1__SHIFT 1u
#define COL1__SLW CYREG_PRT3_SLW

/* COL2 */
#define COL2__0__INTTYPE CYREG_PICU3_INTTYPE3
#define COL2__0__MASK 0x08u
#define COL2__0__PC CYREG_PRT3_PC3
#define COL2__0__PORT 3u
#define COL2__0__SHIFT 3u
#define COL2__AG CYREG_PRT3_AG
#define COL2__AMUX CYREG_PRT3_AMUX
#define COL2__BIE CYREG_PRT3_BIE
#define COL2__BIT_MASK CYREG_PRT3_BIT_MASK
#define COL2__BYP CYREG_PRT3_BYP
#define COL2__CTL CYREG_PRT3_CTL
#define COL2__DM0 CYREG_PRT3_DM0
#define COL2__DM1 CYREG_PRT3_DM1
#define COL2__DM2 CYREG_PRT3_DM2
#define COL2__DR CYREG_PRT3_DR
#define COL2__INP_DIS CYREG_PRT3_INP_DIS
#define COL2__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define COL2__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define COL2__LCD_EN CYREG_PRT3_LCD_EN
#define COL2__MASK 0x08u
#define COL2__PORT 3u
#define COL2__PRT CYREG_PRT3_PRT
#define COL2__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define COL2__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define COL2__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define COL2__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define COL2__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define COL2__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define COL2__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define COL2__PS CYREG_PRT3_PS
#define COL2__SHIFT 3u
#define COL2__SLW CYREG_PRT3_SLW

/* COL3 */
#define COL3__0__INTTYPE CYREG_PICU3_INTTYPE4
#define COL3__0__MASK 0x10u
#define COL3__0__PC CYREG_PRT3_PC4
#define COL3__0__PORT 3u
#define COL3__0__SHIFT 4u
#define COL3__AG CYREG_PRT3_AG
#define COL3__AMUX CYREG_PRT3_AMUX
#define COL3__BIE CYREG_PRT3_BIE
#define COL3__BIT_MASK CYREG_PRT3_BIT_MASK
#define COL3__BYP CYREG_PRT3_BYP
#define COL3__CTL CYREG_PRT3_CTL
#define COL3__DM0 CYREG_PRT3_DM0
#define COL3__DM1 CYREG_PRT3_DM1
#define COL3__DM2 CYREG_PRT3_DM2
#define COL3__DR CYREG_PRT3_DR
#define COL3__INP_DIS CYREG_PRT3_INP_DIS
#define COL3__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define COL3__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define COL3__LCD_EN CYREG_PRT3_LCD_EN
#define COL3__MASK 0x10u
#define COL3__PORT 3u
#define COL3__PRT CYREG_PRT3_PRT
#define COL3__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define COL3__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define COL3__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define COL3__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define COL3__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define COL3__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define COL3__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define COL3__PS CYREG_PRT3_PS
#define COL3__SHIFT 4u
#define COL3__SLW CYREG_PRT3_SLW

/* DUCK */
#define DUCK_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB12_13_ACTL
#define DUCK_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB12_13_CTL
#define DUCK_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB12_13_CTL
#define DUCK_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB12_13_CTL
#define DUCK_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB12_13_CTL
#define DUCK_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG CYREG_B0_UDB12_13_MSK
#define DUCK_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB12_13_MSK
#define DUCK_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB12_13_MSK
#define DUCK_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB12_13_MSK
#define DUCK_PWMUDB_genblk1_ctrlreg__7__MASK 0x80u
#define DUCK_PWMUDB_genblk1_ctrlreg__7__POS 7
#define DUCK_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B0_UDB12_ACTL
#define DUCK_PWMUDB_genblk1_ctrlreg__CONTROL_REG CYREG_B0_UDB12_CTL
#define DUCK_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG CYREG_B0_UDB12_ST_CTL
#define DUCK_PWMUDB_genblk1_ctrlreg__COUNT_REG CYREG_B0_UDB12_CTL
#define DUCK_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG CYREG_B0_UDB12_ST_CTL
#define DUCK_PWMUDB_genblk1_ctrlreg__MASK 0x80u
#define DUCK_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB12_MSK_ACTL
#define DUCK_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB12_MSK_ACTL
#define DUCK_PWMUDB_genblk1_ctrlreg__PERIOD_REG CYREG_B0_UDB12_MSK
#define DUCK_PWMUDB_genblk8_stsreg__0__MASK 0x01u
#define DUCK_PWMUDB_genblk8_stsreg__0__POS 0
#define DUCK_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB13_14_ACTL
#define DUCK_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG CYREG_B0_UDB13_14_ST
#define DUCK_PWMUDB_genblk8_stsreg__2__MASK 0x04u
#define DUCK_PWMUDB_genblk8_stsreg__2__POS 2
#define DUCK_PWMUDB_genblk8_stsreg__3__MASK 0x08u
#define DUCK_PWMUDB_genblk8_stsreg__3__POS 3
#define DUCK_PWMUDB_genblk8_stsreg__MASK 0x0Du
#define DUCK_PWMUDB_genblk8_stsreg__MASK_REG CYREG_B0_UDB13_MSK
#define DUCK_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG CYREG_B0_UDB13_ACTL
#define DUCK_PWMUDB_genblk8_stsreg__STATUS_REG CYREG_B0_UDB13_ST
#define DUCK_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG CYREG_B0_UDB12_13_A0
#define DUCK_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG CYREG_B0_UDB12_13_A1
#define DUCK_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG CYREG_B0_UDB12_13_D0
#define DUCK_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG CYREG_B0_UDB12_13_D1
#define DUCK_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB12_13_ACTL
#define DUCK_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG CYREG_B0_UDB12_13_F0
#define DUCK_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG CYREG_B0_UDB12_13_F1
#define DUCK_PWMUDB_sP16_pwmdp_u0__A0_A1_REG CYREG_B0_UDB12_A0_A1
#define DUCK_PWMUDB_sP16_pwmdp_u0__A0_REG CYREG_B0_UDB12_A0
#define DUCK_PWMUDB_sP16_pwmdp_u0__A1_REG CYREG_B0_UDB12_A1
#define DUCK_PWMUDB_sP16_pwmdp_u0__D0_D1_REG CYREG_B0_UDB12_D0_D1
#define DUCK_PWMUDB_sP16_pwmdp_u0__D0_REG CYREG_B0_UDB12_D0
#define DUCK_PWMUDB_sP16_pwmdp_u0__D1_REG CYREG_B0_UDB12_D1
#define DUCK_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG CYREG_B0_UDB12_ACTL
#define DUCK_PWMUDB_sP16_pwmdp_u0__F0_F1_REG CYREG_B0_UDB12_F0_F1
#define DUCK_PWMUDB_sP16_pwmdp_u0__F0_REG CYREG_B0_UDB12_F0
#define DUCK_PWMUDB_sP16_pwmdp_u0__F1_REG CYREG_B0_UDB12_F1
#define DUCK_PWMUDB_sP16_pwmdp_u0__MSK_DP_AUX_CTL_REG CYREG_B0_UDB12_MSK_ACTL
#define DUCK_PWMUDB_sP16_pwmdp_u0__PER_DP_AUX_CTL_REG CYREG_B0_UDB12_MSK_ACTL
#define DUCK_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG CYREG_B0_UDB13_14_A0
#define DUCK_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG CYREG_B0_UDB13_14_A1
#define DUCK_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG CYREG_B0_UDB13_14_D0
#define DUCK_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG CYREG_B0_UDB13_14_D1
#define DUCK_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB13_14_ACTL
#define DUCK_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG CYREG_B0_UDB13_14_F0
#define DUCK_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG CYREG_B0_UDB13_14_F1
#define DUCK_PWMUDB_sP16_pwmdp_u1__A0_A1_REG CYREG_B0_UDB13_A0_A1
#define DUCK_PWMUDB_sP16_pwmdp_u1__A0_REG CYREG_B0_UDB13_A0
#define DUCK_PWMUDB_sP16_pwmdp_u1__A1_REG CYREG_B0_UDB13_A1
#define DUCK_PWMUDB_sP16_pwmdp_u1__D0_D1_REG CYREG_B0_UDB13_D0_D1
#define DUCK_PWMUDB_sP16_pwmdp_u1__D0_REG CYREG_B0_UDB13_D0
#define DUCK_PWMUDB_sP16_pwmdp_u1__D1_REG CYREG_B0_UDB13_D1
#define DUCK_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG CYREG_B0_UDB13_ACTL
#define DUCK_PWMUDB_sP16_pwmdp_u1__F0_F1_REG CYREG_B0_UDB13_F0_F1
#define DUCK_PWMUDB_sP16_pwmdp_u1__F0_REG CYREG_B0_UDB13_F0
#define DUCK_PWMUDB_sP16_pwmdp_u1__F1_REG CYREG_B0_UDB13_F1

/* JUMP */
#define JUMP_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB09_10_ACTL
#define JUMP_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB09_10_CTL
#define JUMP_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB09_10_CTL
#define JUMP_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB09_10_CTL
#define JUMP_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B1_UDB09_10_CTL
#define JUMP_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG CYREG_B1_UDB09_10_MSK
#define JUMP_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B1_UDB09_10_MSK
#define JUMP_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B1_UDB09_10_MSK
#define JUMP_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB09_10_MSK
#define JUMP_PWMUDB_genblk1_ctrlreg__7__MASK 0x80u
#define JUMP_PWMUDB_genblk1_ctrlreg__7__POS 7
#define JUMP_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B1_UDB09_ACTL
#define JUMP_PWMUDB_genblk1_ctrlreg__CONTROL_REG CYREG_B1_UDB09_CTL
#define JUMP_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG CYREG_B1_UDB09_ST_CTL
#define JUMP_PWMUDB_genblk1_ctrlreg__COUNT_REG CYREG_B1_UDB09_CTL
#define JUMP_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG CYREG_B1_UDB09_ST_CTL
#define JUMP_PWMUDB_genblk1_ctrlreg__MASK 0x80u
#define JUMP_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB09_MSK_ACTL
#define JUMP_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B1_UDB09_MSK_ACTL
#define JUMP_PWMUDB_genblk1_ctrlreg__PERIOD_REG CYREG_B1_UDB09_MSK
#define JUMP_PWMUDB_genblk8_stsreg__0__MASK 0x01u
#define JUMP_PWMUDB_genblk8_stsreg__0__POS 0
#define JUMP_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB09_10_ACTL
#define JUMP_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG CYREG_B1_UDB09_10_ST
#define JUMP_PWMUDB_genblk8_stsreg__2__MASK 0x04u
#define JUMP_PWMUDB_genblk8_stsreg__2__POS 2
#define JUMP_PWMUDB_genblk8_stsreg__3__MASK 0x08u
#define JUMP_PWMUDB_genblk8_stsreg__3__POS 3
#define JUMP_PWMUDB_genblk8_stsreg__MASK 0x0Du
#define JUMP_PWMUDB_genblk8_stsreg__MASK_REG CYREG_B1_UDB09_MSK
#define JUMP_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG CYREG_B1_UDB09_MSK_ACTL
#define JUMP_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG CYREG_B1_UDB09_MSK_ACTL
#define JUMP_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG CYREG_B1_UDB09_ACTL
#define JUMP_PWMUDB_genblk8_stsreg__STATUS_CNT_REG CYREG_B1_UDB09_ST_CTL
#define JUMP_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG CYREG_B1_UDB09_ST_CTL
#define JUMP_PWMUDB_genblk8_stsreg__STATUS_REG CYREG_B1_UDB09_ST
#define JUMP_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG CYREG_B1_UDB08_09_A0
#define JUMP_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG CYREG_B1_UDB08_09_A1
#define JUMP_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG CYREG_B1_UDB08_09_D0
#define JUMP_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG CYREG_B1_UDB08_09_D1
#define JUMP_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB08_09_ACTL
#define JUMP_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG CYREG_B1_UDB08_09_F0
#define JUMP_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG CYREG_B1_UDB08_09_F1
#define JUMP_PWMUDB_sP16_pwmdp_u0__A0_A1_REG CYREG_B1_UDB08_A0_A1
#define JUMP_PWMUDB_sP16_pwmdp_u0__A0_REG CYREG_B1_UDB08_A0
#define JUMP_PWMUDB_sP16_pwmdp_u0__A1_REG CYREG_B1_UDB08_A1
#define JUMP_PWMUDB_sP16_pwmdp_u0__D0_D1_REG CYREG_B1_UDB08_D0_D1
#define JUMP_PWMUDB_sP16_pwmdp_u0__D0_REG CYREG_B1_UDB08_D0
#define JUMP_PWMUDB_sP16_pwmdp_u0__D1_REG CYREG_B1_UDB08_D1
#define JUMP_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG CYREG_B1_UDB08_ACTL
#define JUMP_PWMUDB_sP16_pwmdp_u0__F0_F1_REG CYREG_B1_UDB08_F0_F1
#define JUMP_PWMUDB_sP16_pwmdp_u0__F0_REG CYREG_B1_UDB08_F0
#define JUMP_PWMUDB_sP16_pwmdp_u0__F1_REG CYREG_B1_UDB08_F1
#define JUMP_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG CYREG_B1_UDB09_10_A0
#define JUMP_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG CYREG_B1_UDB09_10_A1
#define JUMP_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG CYREG_B1_UDB09_10_D0
#define JUMP_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG CYREG_B1_UDB09_10_D1
#define JUMP_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB09_10_ACTL
#define JUMP_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG CYREG_B1_UDB09_10_F0
#define JUMP_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG CYREG_B1_UDB09_10_F1
#define JUMP_PWMUDB_sP16_pwmdp_u1__A0_A1_REG CYREG_B1_UDB09_A0_A1
#define JUMP_PWMUDB_sP16_pwmdp_u1__A0_REG CYREG_B1_UDB09_A0
#define JUMP_PWMUDB_sP16_pwmdp_u1__A1_REG CYREG_B1_UDB09_A1
#define JUMP_PWMUDB_sP16_pwmdp_u1__D0_D1_REG CYREG_B1_UDB09_D0_D1
#define JUMP_PWMUDB_sP16_pwmdp_u1__D0_REG CYREG_B1_UDB09_D0
#define JUMP_PWMUDB_sP16_pwmdp_u1__D1_REG CYREG_B1_UDB09_D1
#define JUMP_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG CYREG_B1_UDB09_ACTL
#define JUMP_PWMUDB_sP16_pwmdp_u1__F0_F1_REG CYREG_B1_UDB09_F0_F1
#define JUMP_PWMUDB_sP16_pwmdp_u1__F0_REG CYREG_B1_UDB09_F0
#define JUMP_PWMUDB_sP16_pwmdp_u1__F1_REG CYREG_B1_UDB09_F1
#define JUMP_PWMUDB_sP16_pwmdp_u1__MSK_DP_AUX_CTL_REG CYREG_B1_UDB09_MSK_ACTL
#define JUMP_PWMUDB_sP16_pwmdp_u1__PER_DP_AUX_CTL_REG CYREG_B1_UDB09_MSK_ACTL

/* LED1 */
#define LED1__0__INTTYPE CYREG_PICU0_INTTYPE0
#define LED1__0__MASK 0x01u
#define LED1__0__PC CYREG_PRT0_PC0
#define LED1__0__PORT 0u
#define LED1__0__SHIFT 0u
#define LED1__AG CYREG_PRT0_AG
#define LED1__AMUX CYREG_PRT0_AMUX
#define LED1__BIE CYREG_PRT0_BIE
#define LED1__BIT_MASK CYREG_PRT0_BIT_MASK
#define LED1__BYP CYREG_PRT0_BYP
#define LED1__CTL CYREG_PRT0_CTL
#define LED1__DM0 CYREG_PRT0_DM0
#define LED1__DM1 CYREG_PRT0_DM1
#define LED1__DM2 CYREG_PRT0_DM2
#define LED1__DR CYREG_PRT0_DR
#define LED1__INP_DIS CYREG_PRT0_INP_DIS
#define LED1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define LED1__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define LED1__LCD_EN CYREG_PRT0_LCD_EN
#define LED1__MASK 0x01u
#define LED1__PORT 0u
#define LED1__PRT CYREG_PRT0_PRT
#define LED1__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define LED1__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define LED1__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define LED1__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define LED1__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define LED1__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define LED1__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define LED1__PS CYREG_PRT0_PS
#define LED1__SHIFT 0u
#define LED1__SLW CYREG_PRT0_SLW

/* LED2 */
#define LED2__0__INTTYPE CYREG_PICU0_INTTYPE1
#define LED2__0__MASK 0x02u
#define LED2__0__PC CYREG_PRT0_PC1
#define LED2__0__PORT 0u
#define LED2__0__SHIFT 1u
#define LED2__AG CYREG_PRT0_AG
#define LED2__AMUX CYREG_PRT0_AMUX
#define LED2__BIE CYREG_PRT0_BIE
#define LED2__BIT_MASK CYREG_PRT0_BIT_MASK
#define LED2__BYP CYREG_PRT0_BYP
#define LED2__CTL CYREG_PRT0_CTL
#define LED2__DM0 CYREG_PRT0_DM0
#define LED2__DM1 CYREG_PRT0_DM1
#define LED2__DM2 CYREG_PRT0_DM2
#define LED2__DR CYREG_PRT0_DR
#define LED2__INP_DIS CYREG_PRT0_INP_DIS
#define LED2__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define LED2__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define LED2__LCD_EN CYREG_PRT0_LCD_EN
#define LED2__MASK 0x02u
#define LED2__PORT 0u
#define LED2__PRT CYREG_PRT0_PRT
#define LED2__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define LED2__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define LED2__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define LED2__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define LED2__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define LED2__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define LED2__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define LED2__PS CYREG_PRT0_PS
#define LED2__SHIFT 1u
#define LED2__SLW CYREG_PRT0_SLW

/* LED3 */
#define LED3__0__INTTYPE CYREG_PICU0_INTTYPE5
#define LED3__0__MASK 0x20u
#define LED3__0__PC CYREG_PRT0_PC5
#define LED3__0__PORT 0u
#define LED3__0__SHIFT 5u
#define LED3__AG CYREG_PRT0_AG
#define LED3__AMUX CYREG_PRT0_AMUX
#define LED3__BIE CYREG_PRT0_BIE
#define LED3__BIT_MASK CYREG_PRT0_BIT_MASK
#define LED3__BYP CYREG_PRT0_BYP
#define LED3__CTL CYREG_PRT0_CTL
#define LED3__DM0 CYREG_PRT0_DM0
#define LED3__DM1 CYREG_PRT0_DM1
#define LED3__DM2 CYREG_PRT0_DM2
#define LED3__DR CYREG_PRT0_DR
#define LED3__INP_DIS CYREG_PRT0_INP_DIS
#define LED3__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define LED3__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define LED3__LCD_EN CYREG_PRT0_LCD_EN
#define LED3__MASK 0x20u
#define LED3__PORT 0u
#define LED3__PRT CYREG_PRT0_PRT
#define LED3__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define LED3__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define LED3__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define LED3__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define LED3__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define LED3__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define LED3__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define LED3__PS CYREG_PRT0_PS
#define LED3__SHIFT 5u
#define LED3__SLW CYREG_PRT0_SLW

/* LED4 */
#define LED4__0__INTTYPE CYREG_PICU0_INTTYPE6
#define LED4__0__MASK 0x40u
#define LED4__0__PC CYREG_PRT0_PC6
#define LED4__0__PORT 0u
#define LED4__0__SHIFT 6u
#define LED4__AG CYREG_PRT0_AG
#define LED4__AMUX CYREG_PRT0_AMUX
#define LED4__BIE CYREG_PRT0_BIE
#define LED4__BIT_MASK CYREG_PRT0_BIT_MASK
#define LED4__BYP CYREG_PRT0_BYP
#define LED4__CTL CYREG_PRT0_CTL
#define LED4__DM0 CYREG_PRT0_DM0
#define LED4__DM1 CYREG_PRT0_DM1
#define LED4__DM2 CYREG_PRT0_DM2
#define LED4__DR CYREG_PRT0_DR
#define LED4__INP_DIS CYREG_PRT0_INP_DIS
#define LED4__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define LED4__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define LED4__LCD_EN CYREG_PRT0_LCD_EN
#define LED4__MASK 0x40u
#define LED4__PORT 0u
#define LED4__PRT CYREG_PRT0_PRT
#define LED4__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define LED4__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define LED4__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define LED4__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define LED4__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define LED4__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define LED4__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define LED4__PS CYREG_PRT0_PS
#define LED4__SHIFT 6u
#define LED4__SLW CYREG_PRT0_SLW

/* POT1 */
#define POT1__0__INTTYPE CYREG_PICU1_INTTYPE2
#define POT1__0__MASK 0x04u
#define POT1__0__PC CYREG_PRT1_PC2
#define POT1__0__PORT 1u
#define POT1__0__SHIFT 2u
#define POT1__AG CYREG_PRT1_AG
#define POT1__AMUX CYREG_PRT1_AMUX
#define POT1__BIE CYREG_PRT1_BIE
#define POT1__BIT_MASK CYREG_PRT1_BIT_MASK
#define POT1__BYP CYREG_PRT1_BYP
#define POT1__CTL CYREG_PRT1_CTL
#define POT1__DM0 CYREG_PRT1_DM0
#define POT1__DM1 CYREG_PRT1_DM1
#define POT1__DM2 CYREG_PRT1_DM2
#define POT1__DR CYREG_PRT1_DR
#define POT1__INP_DIS CYREG_PRT1_INP_DIS
#define POT1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define POT1__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define POT1__LCD_EN CYREG_PRT1_LCD_EN
#define POT1__MASK 0x04u
#define POT1__PORT 1u
#define POT1__PRT CYREG_PRT1_PRT
#define POT1__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define POT1__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define POT1__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define POT1__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define POT1__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define POT1__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define POT1__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define POT1__PS CYREG_PRT1_PS
#define POT1__SHIFT 2u
#define POT1__SLW CYREG_PRT1_SLW

/* POT2 */
#define POT2__0__INTTYPE CYREG_PICU15_INTTYPE3
#define POT2__0__MASK 0x08u
#define POT2__0__PC CYREG_IO_PC_PRT15_PC3
#define POT2__0__PORT 15u
#define POT2__0__SHIFT 3u
#define POT2__AG CYREG_PRT15_AG
#define POT2__AMUX CYREG_PRT15_AMUX
#define POT2__BIE CYREG_PRT15_BIE
#define POT2__BIT_MASK CYREG_PRT15_BIT_MASK
#define POT2__BYP CYREG_PRT15_BYP
#define POT2__CTL CYREG_PRT15_CTL
#define POT2__DM0 CYREG_PRT15_DM0
#define POT2__DM1 CYREG_PRT15_DM1
#define POT2__DM2 CYREG_PRT15_DM2
#define POT2__DR CYREG_PRT15_DR
#define POT2__INP_DIS CYREG_PRT15_INP_DIS
#define POT2__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define POT2__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define POT2__LCD_EN CYREG_PRT15_LCD_EN
#define POT2__MASK 0x08u
#define POT2__PORT 15u
#define POT2__PRT CYREG_PRT15_PRT
#define POT2__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define POT2__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define POT2__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define POT2__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define POT2__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define POT2__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define POT2__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define POT2__PS CYREG_PRT15_PS
#define POT2__SHIFT 3u
#define POT2__SLW CYREG_PRT15_SLW

/* ROW0 */
#define ROW0__0__INTTYPE CYREG_PICU3_INTTYPE5
#define ROW0__0__MASK 0x20u
#define ROW0__0__PC CYREG_PRT3_PC5
#define ROW0__0__PORT 3u
#define ROW0__0__SHIFT 5u
#define ROW0__AG CYREG_PRT3_AG
#define ROW0__AMUX CYREG_PRT3_AMUX
#define ROW0__BIE CYREG_PRT3_BIE
#define ROW0__BIT_MASK CYREG_PRT3_BIT_MASK
#define ROW0__BYP CYREG_PRT3_BYP
#define ROW0__CTL CYREG_PRT3_CTL
#define ROW0__DM0 CYREG_PRT3_DM0
#define ROW0__DM1 CYREG_PRT3_DM1
#define ROW0__DM2 CYREG_PRT3_DM2
#define ROW0__DR CYREG_PRT3_DR
#define ROW0__INP_DIS CYREG_PRT3_INP_DIS
#define ROW0__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define ROW0__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define ROW0__LCD_EN CYREG_PRT3_LCD_EN
#define ROW0__MASK 0x20u
#define ROW0__PORT 3u
#define ROW0__PRT CYREG_PRT3_PRT
#define ROW0__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define ROW0__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define ROW0__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define ROW0__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define ROW0__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define ROW0__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define ROW0__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define ROW0__PS CYREG_PRT3_PS
#define ROW0__SHIFT 5u
#define ROW0__SLW CYREG_PRT3_SLW

/* ROW1 */
#define ROW1__0__INTTYPE CYREG_PICU3_INTTYPE6
#define ROW1__0__MASK 0x40u
#define ROW1__0__PC CYREG_PRT3_PC6
#define ROW1__0__PORT 3u
#define ROW1__0__SHIFT 6u
#define ROW1__AG CYREG_PRT3_AG
#define ROW1__AMUX CYREG_PRT3_AMUX
#define ROW1__BIE CYREG_PRT3_BIE
#define ROW1__BIT_MASK CYREG_PRT3_BIT_MASK
#define ROW1__BYP CYREG_PRT3_BYP
#define ROW1__CTL CYREG_PRT3_CTL
#define ROW1__DM0 CYREG_PRT3_DM0
#define ROW1__DM1 CYREG_PRT3_DM1
#define ROW1__DM2 CYREG_PRT3_DM2
#define ROW1__DR CYREG_PRT3_DR
#define ROW1__INP_DIS CYREG_PRT3_INP_DIS
#define ROW1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define ROW1__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define ROW1__LCD_EN CYREG_PRT3_LCD_EN
#define ROW1__MASK 0x40u
#define ROW1__PORT 3u
#define ROW1__PRT CYREG_PRT3_PRT
#define ROW1__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define ROW1__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define ROW1__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define ROW1__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define ROW1__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define ROW1__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define ROW1__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define ROW1__PS CYREG_PRT3_PS
#define ROW1__SHIFT 6u
#define ROW1__SLW CYREG_PRT3_SLW

/* ROW2 */
#define ROW2__0__INTTYPE CYREG_PICU3_INTTYPE7
#define ROW2__0__MASK 0x80u
#define ROW2__0__PC CYREG_PRT3_PC7
#define ROW2__0__PORT 3u
#define ROW2__0__SHIFT 7u
#define ROW2__AG CYREG_PRT3_AG
#define ROW2__AMUX CYREG_PRT3_AMUX
#define ROW2__BIE CYREG_PRT3_BIE
#define ROW2__BIT_MASK CYREG_PRT3_BIT_MASK
#define ROW2__BYP CYREG_PRT3_BYP
#define ROW2__CTL CYREG_PRT3_CTL
#define ROW2__DM0 CYREG_PRT3_DM0
#define ROW2__DM1 CYREG_PRT3_DM1
#define ROW2__DM2 CYREG_PRT3_DM2
#define ROW2__DR CYREG_PRT3_DR
#define ROW2__INP_DIS CYREG_PRT3_INP_DIS
#define ROW2__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define ROW2__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define ROW2__LCD_EN CYREG_PRT3_LCD_EN
#define ROW2__MASK 0x80u
#define ROW2__PORT 3u
#define ROW2__PRT CYREG_PRT3_PRT
#define ROW2__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define ROW2__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define ROW2__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define ROW2__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define ROW2__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define ROW2__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define ROW2__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define ROW2__PS CYREG_PRT3_PS
#define ROW2__SHIFT 7u
#define ROW2__SLW CYREG_PRT3_SLW

/* ROW3 */
#define ROW3__0__INTTYPE CYREG_PICU15_INTTYPE0
#define ROW3__0__MASK 0x01u
#define ROW3__0__PC CYREG_IO_PC_PRT15_PC0
#define ROW3__0__PORT 15u
#define ROW3__0__SHIFT 0u
#define ROW3__AG CYREG_PRT15_AG
#define ROW3__AMUX CYREG_PRT15_AMUX
#define ROW3__BIE CYREG_PRT15_BIE
#define ROW3__BIT_MASK CYREG_PRT15_BIT_MASK
#define ROW3__BYP CYREG_PRT15_BYP
#define ROW3__CTL CYREG_PRT15_CTL
#define ROW3__DM0 CYREG_PRT15_DM0
#define ROW3__DM1 CYREG_PRT15_DM1
#define ROW3__DM2 CYREG_PRT15_DM2
#define ROW3__DR CYREG_PRT15_DR
#define ROW3__INP_DIS CYREG_PRT15_INP_DIS
#define ROW3__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define ROW3__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define ROW3__LCD_EN CYREG_PRT15_LCD_EN
#define ROW3__MASK 0x01u
#define ROW3__PORT 15u
#define ROW3__PRT CYREG_PRT15_PRT
#define ROW3__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define ROW3__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define ROW3__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define ROW3__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define ROW3__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define ROW3__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define ROW3__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define ROW3__PS CYREG_PRT15_PS
#define ROW3__SHIFT 0u
#define ROW3__SLW CYREG_PRT15_SLW

/* UART */
#define UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB06_07_ACTL
#define UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB06_07_CTL
#define UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB06_07_CTL
#define UART_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB06_07_CTL
#define UART_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG CYREG_B1_UDB06_07_CTL
#define UART_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG CYREG_B1_UDB06_07_MSK
#define UART_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG CYREG_B1_UDB06_07_MSK
#define UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG CYREG_B1_UDB06_07_MSK
#define UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB06_07_MSK
#define UART_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG CYREG_B1_UDB06_ACTL
#define UART_BUART_sRX_RxBitCounter__CONTROL_REG CYREG_B1_UDB06_CTL
#define UART_BUART_sRX_RxBitCounter__CONTROL_ST_REG CYREG_B1_UDB06_ST_CTL
#define UART_BUART_sRX_RxBitCounter__COUNT_REG CYREG_B1_UDB06_CTL
#define UART_BUART_sRX_RxBitCounter__COUNT_ST_REG CYREG_B1_UDB06_ST_CTL
#define UART_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB06_MSK_ACTL
#define UART_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG CYREG_B1_UDB06_MSK_ACTL
#define UART_BUART_sRX_RxBitCounter__PERIOD_REG CYREG_B1_UDB06_MSK
#define UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB06_07_ACTL
#define UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG CYREG_B1_UDB06_07_ST
#define UART_BUART_sRX_RxBitCounter_ST__MASK_REG CYREG_B1_UDB06_MSK
#define UART_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG CYREG_B1_UDB06_MSK_ACTL
#define UART_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG CYREG_B1_UDB06_MSK_ACTL
#define UART_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG CYREG_B1_UDB06_ACTL
#define UART_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG CYREG_B1_UDB06_ST_CTL
#define UART_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG CYREG_B1_UDB06_ST_CTL
#define UART_BUART_sRX_RxBitCounter_ST__STATUS_REG CYREG_B1_UDB06_ST
#define UART_BUART_sRX_RxShifter_u0__16BIT_A0_REG CYREG_B0_UDB06_07_A0
#define UART_BUART_sRX_RxShifter_u0__16BIT_A1_REG CYREG_B0_UDB06_07_A1
#define UART_BUART_sRX_RxShifter_u0__16BIT_D0_REG CYREG_B0_UDB06_07_D0
#define UART_BUART_sRX_RxShifter_u0__16BIT_D1_REG CYREG_B0_UDB06_07_D1
#define UART_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB06_07_ACTL
#define UART_BUART_sRX_RxShifter_u0__16BIT_F0_REG CYREG_B0_UDB06_07_F0
#define UART_BUART_sRX_RxShifter_u0__16BIT_F1_REG CYREG_B0_UDB06_07_F1
#define UART_BUART_sRX_RxShifter_u0__A0_A1_REG CYREG_B0_UDB06_A0_A1
#define UART_BUART_sRX_RxShifter_u0__A0_REG CYREG_B0_UDB06_A0
#define UART_BUART_sRX_RxShifter_u0__A1_REG CYREG_B0_UDB06_A1
#define UART_BUART_sRX_RxShifter_u0__D0_D1_REG CYREG_B0_UDB06_D0_D1
#define UART_BUART_sRX_RxShifter_u0__D0_REG CYREG_B0_UDB06_D0
#define UART_BUART_sRX_RxShifter_u0__D1_REG CYREG_B0_UDB06_D1
#define UART_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG CYREG_B0_UDB06_ACTL
#define UART_BUART_sRX_RxShifter_u0__F0_F1_REG CYREG_B0_UDB06_F0_F1
#define UART_BUART_sRX_RxShifter_u0__F0_REG CYREG_B0_UDB06_F0
#define UART_BUART_sRX_RxShifter_u0__F1_REG CYREG_B0_UDB06_F1
#define UART_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB06_07_ACTL
#define UART_BUART_sRX_RxSts__16BIT_STATUS_REG CYREG_B0_UDB06_07_ST
#define UART_BUART_sRX_RxSts__3__MASK 0x08u
#define UART_BUART_sRX_RxSts__3__POS 3
#define UART_BUART_sRX_RxSts__4__MASK 0x10u
#define UART_BUART_sRX_RxSts__4__POS 4
#define UART_BUART_sRX_RxSts__5__MASK 0x20u
#define UART_BUART_sRX_RxSts__5__POS 5
#define UART_BUART_sRX_RxSts__MASK 0x38u
#define UART_BUART_sRX_RxSts__MASK_REG CYREG_B0_UDB06_MSK
#define UART_BUART_sRX_RxSts__STATUS_AUX_CTL_REG CYREG_B0_UDB06_ACTL
#define UART_BUART_sRX_RxSts__STATUS_REG CYREG_B0_UDB06_ST
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG CYREG_B0_UDB04_05_A0
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG CYREG_B0_UDB04_05_A1
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG CYREG_B0_UDB04_05_D0
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG CYREG_B0_UDB04_05_D1
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB04_05_ACTL
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG CYREG_B0_UDB04_05_F0
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG CYREG_B0_UDB04_05_F1
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG CYREG_B0_UDB04_A0_A1
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG CYREG_B0_UDB04_A0
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG CYREG_B0_UDB04_A1
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG CYREG_B0_UDB04_D0_D1
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG CYREG_B0_UDB04_D0
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG CYREG_B0_UDB04_D1
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG CYREG_B0_UDB04_ACTL
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG CYREG_B0_UDB04_F0_F1
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG CYREG_B0_UDB04_F0
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG CYREG_B0_UDB04_F1
#define UART_BUART_sTX_TxShifter_u0__16BIT_A0_REG CYREG_B0_UDB05_06_A0
#define UART_BUART_sTX_TxShifter_u0__16BIT_A1_REG CYREG_B0_UDB05_06_A1
#define UART_BUART_sTX_TxShifter_u0__16BIT_D0_REG CYREG_B0_UDB05_06_D0
#define UART_BUART_sTX_TxShifter_u0__16BIT_D1_REG CYREG_B0_UDB05_06_D1
#define UART_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB05_06_ACTL
#define UART_BUART_sTX_TxShifter_u0__16BIT_F0_REG CYREG_B0_UDB05_06_F0
#define UART_BUART_sTX_TxShifter_u0__16BIT_F1_REG CYREG_B0_UDB05_06_F1
#define UART_BUART_sTX_TxShifter_u0__A0_A1_REG CYREG_B0_UDB05_A0_A1
#define UART_BUART_sTX_TxShifter_u0__A0_REG CYREG_B0_UDB05_A0
#define UART_BUART_sTX_TxShifter_u0__A1_REG CYREG_B0_UDB05_A1
#define UART_BUART_sTX_TxShifter_u0__D0_D1_REG CYREG_B0_UDB05_D0_D1
#define UART_BUART_sTX_TxShifter_u0__D0_REG CYREG_B0_UDB05_D0
#define UART_BUART_sTX_TxShifter_u0__D1_REG CYREG_B0_UDB05_D1
#define UART_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG CYREG_B0_UDB05_ACTL
#define UART_BUART_sTX_TxShifter_u0__F0_F1_REG CYREG_B0_UDB05_F0_F1
#define UART_BUART_sTX_TxShifter_u0__F0_REG CYREG_B0_UDB05_F0
#define UART_BUART_sTX_TxShifter_u0__F1_REG CYREG_B0_UDB05_F1
#define UART_BUART_sTX_TxSts__0__MASK 0x01u
#define UART_BUART_sTX_TxSts__0__POS 0
#define UART_BUART_sTX_TxSts__1__MASK 0x02u
#define UART_BUART_sTX_TxSts__1__POS 1
#define UART_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB05_06_ACTL
#define UART_BUART_sTX_TxSts__16BIT_STATUS_REG CYREG_B0_UDB05_06_ST
#define UART_BUART_sTX_TxSts__2__MASK 0x04u
#define UART_BUART_sTX_TxSts__2__POS 2
#define UART_BUART_sTX_TxSts__3__MASK 0x08u
#define UART_BUART_sTX_TxSts__3__POS 3
#define UART_BUART_sTX_TxSts__MASK 0x0Fu
#define UART_BUART_sTX_TxSts__MASK_REG CYREG_B0_UDB05_MSK
#define UART_BUART_sTX_TxSts__STATUS_AUX_CTL_REG CYREG_B0_UDB05_ACTL
#define UART_BUART_sTX_TxSts__STATUS_REG CYREG_B0_UDB05_ST
#define UART_IntClock__CFG0 CYREG_CLKDIST_DCFG3_CFG0
#define UART_IntClock__CFG1 CYREG_CLKDIST_DCFG3_CFG1
#define UART_IntClock__CFG2 CYREG_CLKDIST_DCFG3_CFG2
#define UART_IntClock__CFG2_SRC_SEL_MASK 0x07u
#define UART_IntClock__INDEX 0x03u
#define UART_IntClock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define UART_IntClock__PM_ACT_MSK 0x08u
#define UART_IntClock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define UART_IntClock__PM_STBY_MSK 0x08u

/* VDAC */
#define VDAC_viDAC8__CR0 CYREG_DAC0_CR0
#define VDAC_viDAC8__CR1 CYREG_DAC0_CR1
#define VDAC_viDAC8__D CYREG_DAC0_D
#define VDAC_viDAC8__PM_ACT_CFG CYREG_PM_ACT_CFG8
#define VDAC_viDAC8__PM_ACT_MSK 0x01u
#define VDAC_viDAC8__PM_STBY_CFG CYREG_PM_STBY_CFG8
#define VDAC_viDAC8__PM_STBY_MSK 0x01u
#define VDAC_viDAC8__STROBE CYREG_DAC0_STROBE
#define VDAC_viDAC8__SW0 CYREG_DAC0_SW0
#define VDAC_viDAC8__SW2 CYREG_DAC0_SW2
#define VDAC_viDAC8__SW3 CYREG_DAC0_SW3
#define VDAC_viDAC8__SW4 CYREG_DAC0_SW4
#define VDAC_viDAC8__TR CYREG_DAC0_TR
#define VDAC_viDAC8__TRIM__M1 CYREG_FLSHID_CUST_TABLES_DAC0_M1
#define VDAC_viDAC8__TRIM__M2 CYREG_FLSHID_CUST_TABLES_DAC0_M2
#define VDAC_viDAC8__TRIM__M3 CYREG_FLSHID_CUST_TABLES_DAC0_M3
#define VDAC_viDAC8__TRIM__M4 CYREG_FLSHID_CUST_TABLES_DAC0_M4
#define VDAC_viDAC8__TRIM__M5 CYREG_FLSHID_CUST_TABLES_DAC0_M5
#define VDAC_viDAC8__TRIM__M6 CYREG_FLSHID_CUST_TABLES_DAC0_M6
#define VDAC_viDAC8__TRIM__M7 CYREG_FLSHID_CUST_TABLES_DAC0_M7
#define VDAC_viDAC8__TRIM__M8 CYREG_FLSHID_CUST_TABLES_DAC0_M8
#define VDAC_viDAC8__TST CYREG_DAC0_TST

/* Audio */
#define Audio__0__INTTYPE CYREG_PICU15_INTTYPE5
#define Audio__0__MASK 0x20u
#define Audio__0__PC CYREG_IO_PC_PRT15_PC5
#define Audio__0__PORT 15u
#define Audio__0__SHIFT 5u
#define Audio__AG CYREG_PRT15_AG
#define Audio__AMUX CYREG_PRT15_AMUX
#define Audio__BIE CYREG_PRT15_BIE
#define Audio__BIT_MASK CYREG_PRT15_BIT_MASK
#define Audio__BYP CYREG_PRT15_BYP
#define Audio__CTL CYREG_PRT15_CTL
#define Audio__DM0 CYREG_PRT15_DM0
#define Audio__DM1 CYREG_PRT15_DM1
#define Audio__DM2 CYREG_PRT15_DM2
#define Audio__DR CYREG_PRT15_DR
#define Audio__INP_DIS CYREG_PRT15_INP_DIS
#define Audio__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define Audio__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define Audio__LCD_EN CYREG_PRT15_LCD_EN
#define Audio__MASK 0x20u
#define Audio__PORT 15u
#define Audio__PRT CYREG_PRT15_PRT
#define Audio__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define Audio__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define Audio__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define Audio__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define Audio__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define Audio__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define Audio__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define Audio__PS CYREG_PRT15_PS
#define Audio__SHIFT 5u
#define Audio__SLW CYREG_PRT15_SLW

/* Timer */
#define Timer_audio_TimerHW__CAP0 CYREG_TMR1_CAP0
#define Timer_audio_TimerHW__CAP1 CYREG_TMR1_CAP1
#define Timer_audio_TimerHW__CFG0 CYREG_TMR1_CFG0
#define Timer_audio_TimerHW__CFG1 CYREG_TMR1_CFG1
#define Timer_audio_TimerHW__CFG2 CYREG_TMR1_CFG2
#define Timer_audio_TimerHW__CNT_CMP0 CYREG_TMR1_CNT_CMP0
#define Timer_audio_TimerHW__CNT_CMP1 CYREG_TMR1_CNT_CMP1
#define Timer_audio_TimerHW__PER0 CYREG_TMR1_PER0
#define Timer_audio_TimerHW__PER1 CYREG_TMR1_PER1
#define Timer_audio_TimerHW__PM_ACT_CFG CYREG_PM_ACT_CFG3
#define Timer_audio_TimerHW__PM_ACT_MSK 0x02u
#define Timer_audio_TimerHW__PM_STBY_CFG CYREG_PM_STBY_CFG3
#define Timer_audio_TimerHW__PM_STBY_MSK 0x02u
#define Timer_audio_TimerHW__RT0 CYREG_TMR1_RT0
#define Timer_audio_TimerHW__RT1 CYREG_TMR1_RT1
#define Timer_audio_TimerHW__SR0 CYREG_TMR1_SR0
#define Timer_DAC_TimerHW__CAP0 CYREG_TMR0_CAP0
#define Timer_DAC_TimerHW__CAP1 CYREG_TMR0_CAP1
#define Timer_DAC_TimerHW__CFG0 CYREG_TMR0_CFG0
#define Timer_DAC_TimerHW__CFG1 CYREG_TMR0_CFG1
#define Timer_DAC_TimerHW__CFG2 CYREG_TMR0_CFG2
#define Timer_DAC_TimerHW__CNT_CMP0 CYREG_TMR0_CNT_CMP0
#define Timer_DAC_TimerHW__CNT_CMP1 CYREG_TMR0_CNT_CMP1
#define Timer_DAC_TimerHW__PER0 CYREG_TMR0_PER0
#define Timer_DAC_TimerHW__PER1 CYREG_TMR0_PER1
#define Timer_DAC_TimerHW__PM_ACT_CFG CYREG_PM_ACT_CFG3
#define Timer_DAC_TimerHW__PM_ACT_MSK 0x01u
#define Timer_DAC_TimerHW__PM_STBY_CFG CYREG_PM_STBY_CFG3
#define Timer_DAC_TimerHW__PM_STBY_MSK 0x01u
#define Timer_DAC_TimerHW__RT0 CYREG_TMR0_RT0
#define Timer_DAC_TimerHW__RT1 CYREG_TMR0_RT1
#define Timer_DAC_TimerHW__SR0 CYREG_TMR0_SR0
#define Timer_TimerUDB_rstSts_stsreg__0__MASK 0x01u
#define Timer_TimerUDB_rstSts_stsreg__0__POS 0
#define Timer_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB04_05_ACTL
#define Timer_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG CYREG_B1_UDB04_05_ST
#define Timer_TimerUDB_rstSts_stsreg__2__MASK 0x04u
#define Timer_TimerUDB_rstSts_stsreg__2__POS 2
#define Timer_TimerUDB_rstSts_stsreg__3__MASK 0x08u
#define Timer_TimerUDB_rstSts_stsreg__3__POS 3
#define Timer_TimerUDB_rstSts_stsreg__MASK 0x0Du
#define Timer_TimerUDB_rstSts_stsreg__MASK_REG CYREG_B1_UDB04_MSK
#define Timer_TimerUDB_rstSts_stsreg__MASK_ST_AUX_CTL_REG CYREG_B1_UDB04_MSK_ACTL
#define Timer_TimerUDB_rstSts_stsreg__PER_ST_AUX_CTL_REG CYREG_B1_UDB04_MSK_ACTL
#define Timer_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG CYREG_B1_UDB04_ACTL
#define Timer_TimerUDB_rstSts_stsreg__STATUS_CNT_REG CYREG_B1_UDB04_ST_CTL
#define Timer_TimerUDB_rstSts_stsreg__STATUS_CONTROL_REG CYREG_B1_UDB04_ST_CTL
#define Timer_TimerUDB_rstSts_stsreg__STATUS_REG CYREG_B1_UDB04_ST
#define Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB04_05_ACTL
#define Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB04_05_CTL
#define Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB04_05_CTL
#define Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB04_05_CTL
#define Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B1_UDB04_05_CTL
#define Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG CYREG_B1_UDB04_05_MSK
#define Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B1_UDB04_05_MSK
#define Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B1_UDB04_05_MSK
#define Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB04_05_MSK
#define Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK 0x80u
#define Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS 7
#define Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B1_UDB04_ACTL
#define Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG CYREG_B1_UDB04_CTL
#define Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG CYREG_B1_UDB04_ST_CTL
#define Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG CYREG_B1_UDB04_CTL
#define Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG CYREG_B1_UDB04_ST_CTL
#define Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK 0x80u
#define Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB04_MSK_ACTL
#define Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B1_UDB04_MSK_ACTL
#define Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG CYREG_B1_UDB04_MSK
#define Timer_TimerUDB_sT32_timerdp_u0__16BIT_A0_REG CYREG_B1_UDB04_05_A0
#define Timer_TimerUDB_sT32_timerdp_u0__16BIT_A1_REG CYREG_B1_UDB04_05_A1
#define Timer_TimerUDB_sT32_timerdp_u0__16BIT_D0_REG CYREG_B1_UDB04_05_D0
#define Timer_TimerUDB_sT32_timerdp_u0__16BIT_D1_REG CYREG_B1_UDB04_05_D1
#define Timer_TimerUDB_sT32_timerdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB04_05_ACTL
#define Timer_TimerUDB_sT32_timerdp_u0__16BIT_F0_REG CYREG_B1_UDB04_05_F0
#define Timer_TimerUDB_sT32_timerdp_u0__16BIT_F1_REG CYREG_B1_UDB04_05_F1
#define Timer_TimerUDB_sT32_timerdp_u0__A0_A1_REG CYREG_B1_UDB04_A0_A1
#define Timer_TimerUDB_sT32_timerdp_u0__A0_REG CYREG_B1_UDB04_A0
#define Timer_TimerUDB_sT32_timerdp_u0__A1_REG CYREG_B1_UDB04_A1
#define Timer_TimerUDB_sT32_timerdp_u0__D0_D1_REG CYREG_B1_UDB04_D0_D1
#define Timer_TimerUDB_sT32_timerdp_u0__D0_REG CYREG_B1_UDB04_D0
#define Timer_TimerUDB_sT32_timerdp_u0__D1_REG CYREG_B1_UDB04_D1
#define Timer_TimerUDB_sT32_timerdp_u0__DP_AUX_CTL_REG CYREG_B1_UDB04_ACTL
#define Timer_TimerUDB_sT32_timerdp_u0__F0_F1_REG CYREG_B1_UDB04_F0_F1
#define Timer_TimerUDB_sT32_timerdp_u0__F0_REG CYREG_B1_UDB04_F0
#define Timer_TimerUDB_sT32_timerdp_u0__F1_REG CYREG_B1_UDB04_F1
#define Timer_TimerUDB_sT32_timerdp_u0__MSK_DP_AUX_CTL_REG CYREG_B1_UDB04_MSK_ACTL
#define Timer_TimerUDB_sT32_timerdp_u0__PER_DP_AUX_CTL_REG CYREG_B1_UDB04_MSK_ACTL
#define Timer_TimerUDB_sT32_timerdp_u1__16BIT_A0_REG CYREG_B1_UDB05_06_A0
#define Timer_TimerUDB_sT32_timerdp_u1__16BIT_A1_REG CYREG_B1_UDB05_06_A1
#define Timer_TimerUDB_sT32_timerdp_u1__16BIT_D0_REG CYREG_B1_UDB05_06_D0
#define Timer_TimerUDB_sT32_timerdp_u1__16BIT_D1_REG CYREG_B1_UDB05_06_D1
#define Timer_TimerUDB_sT32_timerdp_u1__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB05_06_ACTL
#define Timer_TimerUDB_sT32_timerdp_u1__16BIT_F0_REG CYREG_B1_UDB05_06_F0
#define Timer_TimerUDB_sT32_timerdp_u1__16BIT_F1_REG CYREG_B1_UDB05_06_F1
#define Timer_TimerUDB_sT32_timerdp_u1__A0_A1_REG CYREG_B1_UDB05_A0_A1
#define Timer_TimerUDB_sT32_timerdp_u1__A0_REG CYREG_B1_UDB05_A0
#define Timer_TimerUDB_sT32_timerdp_u1__A1_REG CYREG_B1_UDB05_A1
#define Timer_TimerUDB_sT32_timerdp_u1__D0_D1_REG CYREG_B1_UDB05_D0_D1
#define Timer_TimerUDB_sT32_timerdp_u1__D0_REG CYREG_B1_UDB05_D0
#define Timer_TimerUDB_sT32_timerdp_u1__D1_REG CYREG_B1_UDB05_D1
#define Timer_TimerUDB_sT32_timerdp_u1__DP_AUX_CTL_REG CYREG_B1_UDB05_ACTL
#define Timer_TimerUDB_sT32_timerdp_u1__F0_F1_REG CYREG_B1_UDB05_F0_F1
#define Timer_TimerUDB_sT32_timerdp_u1__F0_REG CYREG_B1_UDB05_F0
#define Timer_TimerUDB_sT32_timerdp_u1__F1_REG CYREG_B1_UDB05_F1
#define Timer_TimerUDB_sT32_timerdp_u2__16BIT_A0_REG CYREG_B1_UDB06_07_A0
#define Timer_TimerUDB_sT32_timerdp_u2__16BIT_A1_REG CYREG_B1_UDB06_07_A1
#define Timer_TimerUDB_sT32_timerdp_u2__16BIT_D0_REG CYREG_B1_UDB06_07_D0
#define Timer_TimerUDB_sT32_timerdp_u2__16BIT_D1_REG CYREG_B1_UDB06_07_D1
#define Timer_TimerUDB_sT32_timerdp_u2__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB06_07_ACTL
#define Timer_TimerUDB_sT32_timerdp_u2__16BIT_F0_REG CYREG_B1_UDB06_07_F0
#define Timer_TimerUDB_sT32_timerdp_u2__16BIT_F1_REG CYREG_B1_UDB06_07_F1
#define Timer_TimerUDB_sT32_timerdp_u2__A0_A1_REG CYREG_B1_UDB06_A0_A1
#define Timer_TimerUDB_sT32_timerdp_u2__A0_REG CYREG_B1_UDB06_A0
#define Timer_TimerUDB_sT32_timerdp_u2__A1_REG CYREG_B1_UDB06_A1
#define Timer_TimerUDB_sT32_timerdp_u2__D0_D1_REG CYREG_B1_UDB06_D0_D1
#define Timer_TimerUDB_sT32_timerdp_u2__D0_REG CYREG_B1_UDB06_D0
#define Timer_TimerUDB_sT32_timerdp_u2__D1_REG CYREG_B1_UDB06_D1
#define Timer_TimerUDB_sT32_timerdp_u2__DP_AUX_CTL_REG CYREG_B1_UDB06_ACTL
#define Timer_TimerUDB_sT32_timerdp_u2__F0_F1_REG CYREG_B1_UDB06_F0_F1
#define Timer_TimerUDB_sT32_timerdp_u2__F0_REG CYREG_B1_UDB06_F0
#define Timer_TimerUDB_sT32_timerdp_u2__F1_REG CYREG_B1_UDB06_F1
#define Timer_TimerUDB_sT32_timerdp_u2__MSK_DP_AUX_CTL_REG CYREG_B1_UDB06_MSK_ACTL
#define Timer_TimerUDB_sT32_timerdp_u2__PER_DP_AUX_CTL_REG CYREG_B1_UDB06_MSK_ACTL
#define Timer_TimerUDB_sT32_timerdp_u3__16BIT_A0_REG CYREG_B1_UDB07_08_A0
#define Timer_TimerUDB_sT32_timerdp_u3__16BIT_A1_REG CYREG_B1_UDB07_08_A1
#define Timer_TimerUDB_sT32_timerdp_u3__16BIT_D0_REG CYREG_B1_UDB07_08_D0
#define Timer_TimerUDB_sT32_timerdp_u3__16BIT_D1_REG CYREG_B1_UDB07_08_D1
#define Timer_TimerUDB_sT32_timerdp_u3__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB07_08_ACTL
#define Timer_TimerUDB_sT32_timerdp_u3__16BIT_F0_REG CYREG_B1_UDB07_08_F0
#define Timer_TimerUDB_sT32_timerdp_u3__16BIT_F1_REG CYREG_B1_UDB07_08_F1
#define Timer_TimerUDB_sT32_timerdp_u3__A0_A1_REG CYREG_B1_UDB07_A0_A1
#define Timer_TimerUDB_sT32_timerdp_u3__A0_REG CYREG_B1_UDB07_A0
#define Timer_TimerUDB_sT32_timerdp_u3__A1_REG CYREG_B1_UDB07_A1
#define Timer_TimerUDB_sT32_timerdp_u3__D0_D1_REG CYREG_B1_UDB07_D0_D1
#define Timer_TimerUDB_sT32_timerdp_u3__D0_REG CYREG_B1_UDB07_D0
#define Timer_TimerUDB_sT32_timerdp_u3__D1_REG CYREG_B1_UDB07_D1
#define Timer_TimerUDB_sT32_timerdp_u3__DP_AUX_CTL_REG CYREG_B1_UDB07_ACTL
#define Timer_TimerUDB_sT32_timerdp_u3__F0_F1_REG CYREG_B1_UDB07_F0_F1
#define Timer_TimerUDB_sT32_timerdp_u3__F0_REG CYREG_B1_UDB07_F0
#define Timer_TimerUDB_sT32_timerdp_u3__F1_REG CYREG_B1_UDB07_F1

/* isr_1 */
#define isr_1__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define isr_1__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define isr_1__INTC_MASK 0x08u
#define isr_1__INTC_NUMBER 3u
#define isr_1__INTC_PRIOR_NUM 7u
#define isr_1__INTC_PRIOR_REG CYREG_NVIC_PRI_3
#define isr_1__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define isr_1__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* isr_RX */
#define isr_RX__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define isr_RX__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define isr_RX__INTC_MASK 0x10u
#define isr_RX__INTC_NUMBER 4u
#define isr_RX__INTC_PRIOR_NUM 7u
#define isr_RX__INTC_PRIOR_REG CYREG_NVIC_PRI_4
#define isr_RX__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define isr_RX__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* Clock_1 */
#define Clock_1__CFG0 CYREG_CLKDIST_DCFG1_CFG0
#define Clock_1__CFG1 CYREG_CLKDIST_DCFG1_CFG1
#define Clock_1__CFG2 CYREG_CLKDIST_DCFG1_CFG2
#define Clock_1__CFG2_SRC_SEL_MASK 0x07u
#define Clock_1__INDEX 0x01u
#define Clock_1__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Clock_1__PM_ACT_MSK 0x02u
#define Clock_1__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Clock_1__PM_STBY_MSK 0x02u

/* Clock_2 */
#define Clock_2__CFG0 CYREG_CLKDIST_DCFG2_CFG0
#define Clock_2__CFG1 CYREG_CLKDIST_DCFG2_CFG1
#define Clock_2__CFG2 CYREG_CLKDIST_DCFG2_CFG2
#define Clock_2__CFG2_SRC_SEL_MASK 0x07u
#define Clock_2__INDEX 0x02u
#define Clock_2__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Clock_2__PM_ACT_MSK 0x04u
#define Clock_2__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Clock_2__PM_STBY_MSK 0x04u

/* Receive */
#define Receive__0__INTTYPE CYREG_PICU15_INTTYPE1
#define Receive__0__MASK 0x02u
#define Receive__0__PC CYREG_IO_PC_PRT15_PC1
#define Receive__0__PORT 15u
#define Receive__0__SHIFT 1u
#define Receive__AG CYREG_PRT15_AG
#define Receive__AMUX CYREG_PRT15_AMUX
#define Receive__BIE CYREG_PRT15_BIE
#define Receive__BIT_MASK CYREG_PRT15_BIT_MASK
#define Receive__BYP CYREG_PRT15_BYP
#define Receive__CTL CYREG_PRT15_CTL
#define Receive__DM0 CYREG_PRT15_DM0
#define Receive__DM1 CYREG_PRT15_DM1
#define Receive__DM2 CYREG_PRT15_DM2
#define Receive__DR CYREG_PRT15_DR
#define Receive__INP_DIS CYREG_PRT15_INP_DIS
#define Receive__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define Receive__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define Receive__LCD_EN CYREG_PRT15_LCD_EN
#define Receive__MASK 0x02u
#define Receive__PORT 15u
#define Receive__PRT CYREG_PRT15_PRT
#define Receive__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define Receive__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define Receive__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define Receive__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define Receive__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define Receive__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define Receive__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define Receive__PS CYREG_PRT15_PS
#define Receive__SHIFT 1u
#define Receive__SLW CYREG_PRT15_SLW

/* USBUART */
#define USBUART_arb_int__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USBUART_arb_int__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USBUART_arb_int__INTC_MASK 0x400000u
#define USBUART_arb_int__INTC_NUMBER 22u
#define USBUART_arb_int__INTC_PRIOR_NUM 7u
#define USBUART_arb_int__INTC_PRIOR_REG CYREG_NVIC_PRI_22
#define USBUART_arb_int__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USBUART_arb_int__INTC_SET_PD_REG CYREG_NVIC_SETPEND0
#define USBUART_bus_reset__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USBUART_bus_reset__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USBUART_bus_reset__INTC_MASK 0x800000u
#define USBUART_bus_reset__INTC_NUMBER 23u
#define USBUART_bus_reset__INTC_PRIOR_NUM 7u
#define USBUART_bus_reset__INTC_PRIOR_REG CYREG_NVIC_PRI_23
#define USBUART_bus_reset__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USBUART_bus_reset__INTC_SET_PD_REG CYREG_NVIC_SETPEND0
#define USBUART_Dm__0__INTTYPE CYREG_PICU15_INTTYPE7
#define USBUART_Dm__0__MASK 0x80u
#define USBUART_Dm__0__PC CYREG_IO_PC_PRT15_7_6_PC1
#define USBUART_Dm__0__PORT 15u
#define USBUART_Dm__0__SHIFT 7u
#define USBUART_Dm__AG CYREG_PRT15_AG
#define USBUART_Dm__AMUX CYREG_PRT15_AMUX
#define USBUART_Dm__BIE CYREG_PRT15_BIE
#define USBUART_Dm__BIT_MASK CYREG_PRT15_BIT_MASK
#define USBUART_Dm__BYP CYREG_PRT15_BYP
#define USBUART_Dm__CTL CYREG_PRT15_CTL
#define USBUART_Dm__DM0 CYREG_PRT15_DM0
#define USBUART_Dm__DM1 CYREG_PRT15_DM1
#define USBUART_Dm__DM2 CYREG_PRT15_DM2
#define USBUART_Dm__DR CYREG_PRT15_DR
#define USBUART_Dm__INP_DIS CYREG_PRT15_INP_DIS
#define USBUART_Dm__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define USBUART_Dm__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define USBUART_Dm__LCD_EN CYREG_PRT15_LCD_EN
#define USBUART_Dm__MASK 0x80u
#define USBUART_Dm__PORT 15u
#define USBUART_Dm__PRT CYREG_PRT15_PRT
#define USBUART_Dm__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define USBUART_Dm__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define USBUART_Dm__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define USBUART_Dm__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define USBUART_Dm__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define USBUART_Dm__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define USBUART_Dm__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define USBUART_Dm__PS CYREG_PRT15_PS
#define USBUART_Dm__SHIFT 7u
#define USBUART_Dm__SLW CYREG_PRT15_SLW
#define USBUART_Dp__0__INTTYPE CYREG_PICU15_INTTYPE6
#define USBUART_Dp__0__MASK 0x40u
#define USBUART_Dp__0__PC CYREG_IO_PC_PRT15_7_6_PC0
#define USBUART_Dp__0__PORT 15u
#define USBUART_Dp__0__SHIFT 6u
#define USBUART_Dp__AG CYREG_PRT15_AG
#define USBUART_Dp__AMUX CYREG_PRT15_AMUX
#define USBUART_Dp__BIE CYREG_PRT15_BIE
#define USBUART_Dp__BIT_MASK CYREG_PRT15_BIT_MASK
#define USBUART_Dp__BYP CYREG_PRT15_BYP
#define USBUART_Dp__CTL CYREG_PRT15_CTL
#define USBUART_Dp__DM0 CYREG_PRT15_DM0
#define USBUART_Dp__DM1 CYREG_PRT15_DM1
#define USBUART_Dp__DM2 CYREG_PRT15_DM2
#define USBUART_Dp__DR CYREG_PRT15_DR
#define USBUART_Dp__INP_DIS CYREG_PRT15_INP_DIS
#define USBUART_Dp__INTSTAT CYREG_PICU15_INTSTAT
#define USBUART_Dp__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define USBUART_Dp__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define USBUART_Dp__LCD_EN CYREG_PRT15_LCD_EN
#define USBUART_Dp__MASK 0x40u
#define USBUART_Dp__PORT 15u
#define USBUART_Dp__PRT CYREG_PRT15_PRT
#define USBUART_Dp__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define USBUART_Dp__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define USBUART_Dp__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define USBUART_Dp__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define USBUART_Dp__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define USBUART_Dp__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define USBUART_Dp__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define USBUART_Dp__PS CYREG_PRT15_PS
#define USBUART_Dp__SHIFT 6u
#define USBUART_Dp__SLW CYREG_PRT15_SLW
#define USBUART_Dp__SNAP CYREG_PICU_15_SNAP_15
#define USBUART_dp_int__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USBUART_dp_int__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USBUART_dp_int__INTC_MASK 0x1000u
#define USBUART_dp_int__INTC_NUMBER 12u
#define USBUART_dp_int__INTC_PRIOR_NUM 7u
#define USBUART_dp_int__INTC_PRIOR_REG CYREG_NVIC_PRI_12
#define USBUART_dp_int__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USBUART_dp_int__INTC_SET_PD_REG CYREG_NVIC_SETPEND0
#define USBUART_ep_0__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USBUART_ep_0__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USBUART_ep_0__INTC_MASK 0x1000000u
#define USBUART_ep_0__INTC_NUMBER 24u
#define USBUART_ep_0__INTC_PRIOR_NUM 7u
#define USBUART_ep_0__INTC_PRIOR_REG CYREG_NVIC_PRI_24
#define USBUART_ep_0__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USBUART_ep_0__INTC_SET_PD_REG CYREG_NVIC_SETPEND0
#define USBUART_ep_1__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USBUART_ep_1__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USBUART_ep_1__INTC_MASK 0x01u
#define USBUART_ep_1__INTC_NUMBER 0u
#define USBUART_ep_1__INTC_PRIOR_NUM 7u
#define USBUART_ep_1__INTC_PRIOR_REG CYREG_NVIC_PRI_0
#define USBUART_ep_1__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USBUART_ep_1__INTC_SET_PD_REG CYREG_NVIC_SETPEND0
#define USBUART_ep_2__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USBUART_ep_2__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USBUART_ep_2__INTC_MASK 0x02u
#define USBUART_ep_2__INTC_NUMBER 1u
#define USBUART_ep_2__INTC_PRIOR_NUM 7u
#define USBUART_ep_2__INTC_PRIOR_REG CYREG_NVIC_PRI_1
#define USBUART_ep_2__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USBUART_ep_2__INTC_SET_PD_REG CYREG_NVIC_SETPEND0
#define USBUART_ep_3__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USBUART_ep_3__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USBUART_ep_3__INTC_MASK 0x04u
#define USBUART_ep_3__INTC_NUMBER 2u
#define USBUART_ep_3__INTC_PRIOR_NUM 7u
#define USBUART_ep_3__INTC_PRIOR_REG CYREG_NVIC_PRI_2
#define USBUART_ep_3__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USBUART_ep_3__INTC_SET_PD_REG CYREG_NVIC_SETPEND0
#define USBUART_sof_int__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USBUART_sof_int__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USBUART_sof_int__INTC_MASK 0x200000u
#define USBUART_sof_int__INTC_NUMBER 21u
#define USBUART_sof_int__INTC_PRIOR_NUM 7u
#define USBUART_sof_int__INTC_PRIOR_REG CYREG_NVIC_PRI_21
#define USBUART_sof_int__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USBUART_sof_int__INTC_SET_PD_REG CYREG_NVIC_SETPEND0
#define USBUART_USB__ARB_CFG CYREG_USB_ARB_CFG
#define USBUART_USB__ARB_EP1_CFG CYREG_USB_ARB_EP1_CFG
#define USBUART_USB__ARB_EP1_INT_EN CYREG_USB_ARB_EP1_INT_EN
#define USBUART_USB__ARB_EP1_SR CYREG_USB_ARB_EP1_SR
#define USBUART_USB__ARB_EP2_CFG CYREG_USB_ARB_EP2_CFG
#define USBUART_USB__ARB_EP2_INT_EN CYREG_USB_ARB_EP2_INT_EN
#define USBUART_USB__ARB_EP2_SR CYREG_USB_ARB_EP2_SR
#define USBUART_USB__ARB_EP3_CFG CYREG_USB_ARB_EP3_CFG
#define USBUART_USB__ARB_EP3_INT_EN CYREG_USB_ARB_EP3_INT_EN
#define USBUART_USB__ARB_EP3_SR CYREG_USB_ARB_EP3_SR
#define USBUART_USB__ARB_EP4_CFG CYREG_USB_ARB_EP4_CFG
#define USBUART_USB__ARB_EP4_INT_EN CYREG_USB_ARB_EP4_INT_EN
#define USBUART_USB__ARB_EP4_SR CYREG_USB_ARB_EP4_SR
#define USBUART_USB__ARB_EP5_CFG CYREG_USB_ARB_EP5_CFG
#define USBUART_USB__ARB_EP5_INT_EN CYREG_USB_ARB_EP5_INT_EN
#define USBUART_USB__ARB_EP5_SR CYREG_USB_ARB_EP5_SR
#define USBUART_USB__ARB_EP6_CFG CYREG_USB_ARB_EP6_CFG
#define USBUART_USB__ARB_EP6_INT_EN CYREG_USB_ARB_EP6_INT_EN
#define USBUART_USB__ARB_EP6_SR CYREG_USB_ARB_EP6_SR
#define USBUART_USB__ARB_EP7_CFG CYREG_USB_ARB_EP7_CFG
#define USBUART_USB__ARB_EP7_INT_EN CYREG_USB_ARB_EP7_INT_EN
#define USBUART_USB__ARB_EP7_SR CYREG_USB_ARB_EP7_SR
#define USBUART_USB__ARB_EP8_CFG CYREG_USB_ARB_EP8_CFG
#define USBUART_USB__ARB_EP8_INT_EN CYREG_USB_ARB_EP8_INT_EN
#define USBUART_USB__ARB_EP8_SR CYREG_USB_ARB_EP8_SR
#define USBUART_USB__ARB_INT_EN CYREG_USB_ARB_INT_EN
#define USBUART_USB__ARB_INT_SR CYREG_USB_ARB_INT_SR
#define USBUART_USB__ARB_RW1_DR CYREG_USB_ARB_RW1_DR
#define USBUART_USB__ARB_RW1_RA CYREG_USB_ARB_RW1_RA
#define USBUART_USB__ARB_RW1_RA_MSB CYREG_USB_ARB_RW1_RA_MSB
#define USBUART_USB__ARB_RW1_WA CYREG_USB_ARB_RW1_WA
#define USBUART_USB__ARB_RW1_WA_MSB CYREG_USB_ARB_RW1_WA_MSB
#define USBUART_USB__ARB_RW2_DR CYREG_USB_ARB_RW2_DR
#define USBUART_USB__ARB_RW2_RA CYREG_USB_ARB_RW2_RA
#define USBUART_USB__ARB_RW2_RA_MSB CYREG_USB_ARB_RW2_RA_MSB
#define USBUART_USB__ARB_RW2_WA CYREG_USB_ARB_RW2_WA
#define USBUART_USB__ARB_RW2_WA_MSB CYREG_USB_ARB_RW2_WA_MSB
#define USBUART_USB__ARB_RW3_DR CYREG_USB_ARB_RW3_DR
#define USBUART_USB__ARB_RW3_RA CYREG_USB_ARB_RW3_RA
#define USBUART_USB__ARB_RW3_RA_MSB CYREG_USB_ARB_RW3_RA_MSB
#define USBUART_USB__ARB_RW3_WA CYREG_USB_ARB_RW3_WA
#define USBUART_USB__ARB_RW3_WA_MSB CYREG_USB_ARB_RW3_WA_MSB
#define USBUART_USB__ARB_RW4_DR CYREG_USB_ARB_RW4_DR
#define USBUART_USB__ARB_RW4_RA CYREG_USB_ARB_RW4_RA
#define USBUART_USB__ARB_RW4_RA_MSB CYREG_USB_ARB_RW4_RA_MSB
#define USBUART_USB__ARB_RW4_WA CYREG_USB_ARB_RW4_WA
#define USBUART_USB__ARB_RW4_WA_MSB CYREG_USB_ARB_RW4_WA_MSB
#define USBUART_USB__ARB_RW5_DR CYREG_USB_ARB_RW5_DR
#define USBUART_USB__ARB_RW5_RA CYREG_USB_ARB_RW5_RA
#define USBUART_USB__ARB_RW5_RA_MSB CYREG_USB_ARB_RW5_RA_MSB
#define USBUART_USB__ARB_RW5_WA CYREG_USB_ARB_RW5_WA
#define USBUART_USB__ARB_RW5_WA_MSB CYREG_USB_ARB_RW5_WA_MSB
#define USBUART_USB__ARB_RW6_DR CYREG_USB_ARB_RW6_DR
#define USBUART_USB__ARB_RW6_RA CYREG_USB_ARB_RW6_RA
#define USBUART_USB__ARB_RW6_RA_MSB CYREG_USB_ARB_RW6_RA_MSB
#define USBUART_USB__ARB_RW6_WA CYREG_USB_ARB_RW6_WA
#define USBUART_USB__ARB_RW6_WA_MSB CYREG_USB_ARB_RW6_WA_MSB
#define USBUART_USB__ARB_RW7_DR CYREG_USB_ARB_RW7_DR
#define USBUART_USB__ARB_RW7_RA CYREG_USB_ARB_RW7_RA
#define USBUART_USB__ARB_RW7_RA_MSB CYREG_USB_ARB_RW7_RA_MSB
#define USBUART_USB__ARB_RW7_WA CYREG_USB_ARB_RW7_WA
#define USBUART_USB__ARB_RW7_WA_MSB CYREG_USB_ARB_RW7_WA_MSB
#define USBUART_USB__ARB_RW8_DR CYREG_USB_ARB_RW8_DR
#define USBUART_USB__ARB_RW8_RA CYREG_USB_ARB_RW8_RA
#define USBUART_USB__ARB_RW8_RA_MSB CYREG_USB_ARB_RW8_RA_MSB
#define USBUART_USB__ARB_RW8_WA CYREG_USB_ARB_RW8_WA
#define USBUART_USB__ARB_RW8_WA_MSB CYREG_USB_ARB_RW8_WA_MSB
#define USBUART_USB__BUF_SIZE CYREG_USB_BUF_SIZE
#define USBUART_USB__BUS_RST_CNT CYREG_USB_BUS_RST_CNT
#define USBUART_USB__CR0 CYREG_USB_CR0
#define USBUART_USB__CR1 CYREG_USB_CR1
#define USBUART_USB__CWA CYREG_USB_CWA
#define USBUART_USB__CWA_MSB CYREG_USB_CWA_MSB
#define USBUART_USB__DMA_THRES CYREG_USB_DMA_THRES
#define USBUART_USB__DMA_THRES_MSB CYREG_USB_DMA_THRES_MSB
#define USBUART_USB__DYN_RECONFIG CYREG_USB_DYN_RECONFIG
#define USBUART_USB__EP_ACTIVE CYREG_USB_EP_ACTIVE
#define USBUART_USB__EP_TYPE CYREG_USB_EP_TYPE
#define USBUART_USB__EP0_CNT CYREG_USB_EP0_CNT
#define USBUART_USB__EP0_CR CYREG_USB_EP0_CR
#define USBUART_USB__EP0_DR0 CYREG_USB_EP0_DR0
#define USBUART_USB__EP0_DR1 CYREG_USB_EP0_DR1
#define USBUART_USB__EP0_DR2 CYREG_USB_EP0_DR2
#define USBUART_USB__EP0_DR3 CYREG_USB_EP0_DR3
#define USBUART_USB__EP0_DR4 CYREG_USB_EP0_DR4
#define USBUART_USB__EP0_DR5 CYREG_USB_EP0_DR5
#define USBUART_USB__EP0_DR6 CYREG_USB_EP0_DR6
#define USBUART_USB__EP0_DR7 CYREG_USB_EP0_DR7
#define USBUART_USB__MEM_DATA CYREG_USB_MEM_DATA_MBASE
#define USBUART_USB__PM_ACT_CFG CYREG_PM_ACT_CFG5
#define USBUART_USB__PM_ACT_MSK 0x01u
#define USBUART_USB__PM_STBY_CFG CYREG_PM_STBY_CFG5
#define USBUART_USB__PM_STBY_MSK 0x01u
#define USBUART_USB__SIE_EP_INT_EN CYREG_USB_SIE_EP_INT_EN
#define USBUART_USB__SIE_EP_INT_SR CYREG_USB_SIE_EP_INT_SR
#define USBUART_USB__SIE_EP1_CNT0 CYREG_USB_SIE_EP1_CNT0
#define USBUART_USB__SIE_EP1_CNT1 CYREG_USB_SIE_EP1_CNT1
#define USBUART_USB__SIE_EP1_CR0 CYREG_USB_SIE_EP1_CR0
#define USBUART_USB__SIE_EP2_CNT0 CYREG_USB_SIE_EP2_CNT0
#define USBUART_USB__SIE_EP2_CNT1 CYREG_USB_SIE_EP2_CNT1
#define USBUART_USB__SIE_EP2_CR0 CYREG_USB_SIE_EP2_CR0
#define USBUART_USB__SIE_EP3_CNT0 CYREG_USB_SIE_EP3_CNT0
#define USBUART_USB__SIE_EP3_CNT1 CYREG_USB_SIE_EP3_CNT1
#define USBUART_USB__SIE_EP3_CR0 CYREG_USB_SIE_EP3_CR0
#define USBUART_USB__SIE_EP4_CNT0 CYREG_USB_SIE_EP4_CNT0
#define USBUART_USB__SIE_EP4_CNT1 CYREG_USB_SIE_EP4_CNT1
#define USBUART_USB__SIE_EP4_CR0 CYREG_USB_SIE_EP4_CR0
#define USBUART_USB__SIE_EP5_CNT0 CYREG_USB_SIE_EP5_CNT0
#define USBUART_USB__SIE_EP5_CNT1 CYREG_USB_SIE_EP5_CNT1
#define USBUART_USB__SIE_EP5_CR0 CYREG_USB_SIE_EP5_CR0
#define USBUART_USB__SIE_EP6_CNT0 CYREG_USB_SIE_EP6_CNT0
#define USBUART_USB__SIE_EP6_CNT1 CYREG_USB_SIE_EP6_CNT1
#define USBUART_USB__SIE_EP6_CR0 CYREG_USB_SIE_EP6_CR0
#define USBUART_USB__SIE_EP7_CNT0 CYREG_USB_SIE_EP7_CNT0
#define USBUART_USB__SIE_EP7_CNT1 CYREG_USB_SIE_EP7_CNT1
#define USBUART_USB__SIE_EP7_CR0 CYREG_USB_SIE_EP7_CR0
#define USBUART_USB__SIE_EP8_CNT0 CYREG_USB_SIE_EP8_CNT0
#define USBUART_USB__SIE_EP8_CNT1 CYREG_USB_SIE_EP8_CNT1
#define USBUART_USB__SIE_EP8_CR0 CYREG_USB_SIE_EP8_CR0
#define USBUART_USB__SOF0 CYREG_USB_SOF0
#define USBUART_USB__SOF1 CYREG_USB_SOF1
#define USBUART_USB__USB_CLK_EN CYREG_USB_USB_CLK_EN
#define USBUART_USB__USBIO_CR0 CYREG_USB_USBIO_CR0
#define USBUART_USB__USBIO_CR1 CYREG_USB_USBIO_CR1

/* isr_sw1 */
#define isr_sw1__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define isr_sw1__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define isr_sw1__INTC_MASK 0x20u
#define isr_sw1__INTC_NUMBER 5u
#define isr_sw1__INTC_PRIOR_NUM 7u
#define isr_sw1__INTC_PRIOR_REG CYREG_NVIC_PRI_5
#define isr_sw1__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define isr_sw1__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* isr_sw2 */
#define isr_sw2__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define isr_sw2__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define isr_sw2__INTC_MASK 0x40u
#define isr_sw2__INTC_NUMBER 6u
#define isr_sw2__INTC_PRIOR_NUM 7u
#define isr_sw2__INTC_PRIOR_REG CYREG_NVIC_PRI_6
#define isr_sw2__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define isr_sw2__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* isr_sw3 */
#define isr_sw3__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define isr_sw3__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define isr_sw3__INTC_MASK 0x80u
#define isr_sw3__INTC_NUMBER 7u
#define isr_sw3__INTC_PRIOR_NUM 7u
#define isr_sw3__INTC_PRIOR_REG CYREG_NVIC_PRI_7
#define isr_sw3__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define isr_sw3__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* LCD_Char */
#define LCD_Char_LCDPort__0__INTTYPE CYREG_PICU2_INTTYPE0
#define LCD_Char_LCDPort__0__MASK 0x01u
#define LCD_Char_LCDPort__0__PC CYREG_PRT2_PC0
#define LCD_Char_LCDPort__0__PORT 2u
#define LCD_Char_LCDPort__0__SHIFT 0u
#define LCD_Char_LCDPort__1__INTTYPE CYREG_PICU2_INTTYPE1
#define LCD_Char_LCDPort__1__MASK 0x02u
#define LCD_Char_LCDPort__1__PC CYREG_PRT2_PC1
#define LCD_Char_LCDPort__1__PORT 2u
#define LCD_Char_LCDPort__1__SHIFT 1u
#define LCD_Char_LCDPort__2__INTTYPE CYREG_PICU2_INTTYPE2
#define LCD_Char_LCDPort__2__MASK 0x04u
#define LCD_Char_LCDPort__2__PC CYREG_PRT2_PC2
#define LCD_Char_LCDPort__2__PORT 2u
#define LCD_Char_LCDPort__2__SHIFT 2u
#define LCD_Char_LCDPort__3__INTTYPE CYREG_PICU2_INTTYPE3
#define LCD_Char_LCDPort__3__MASK 0x08u
#define LCD_Char_LCDPort__3__PC CYREG_PRT2_PC3
#define LCD_Char_LCDPort__3__PORT 2u
#define LCD_Char_LCDPort__3__SHIFT 3u
#define LCD_Char_LCDPort__4__INTTYPE CYREG_PICU2_INTTYPE4
#define LCD_Char_LCDPort__4__MASK 0x10u
#define LCD_Char_LCDPort__4__PC CYREG_PRT2_PC4
#define LCD_Char_LCDPort__4__PORT 2u
#define LCD_Char_LCDPort__4__SHIFT 4u
#define LCD_Char_LCDPort__5__INTTYPE CYREG_PICU2_INTTYPE5
#define LCD_Char_LCDPort__5__MASK 0x20u
#define LCD_Char_LCDPort__5__PC CYREG_PRT2_PC5
#define LCD_Char_LCDPort__5__PORT 2u
#define LCD_Char_LCDPort__5__SHIFT 5u
#define LCD_Char_LCDPort__6__INTTYPE CYREG_PICU2_INTTYPE6
#define LCD_Char_LCDPort__6__MASK 0x40u
#define LCD_Char_LCDPort__6__PC CYREG_PRT2_PC6
#define LCD_Char_LCDPort__6__PORT 2u
#define LCD_Char_LCDPort__6__SHIFT 6u
#define LCD_Char_LCDPort__AG CYREG_PRT2_AG
#define LCD_Char_LCDPort__AMUX CYREG_PRT2_AMUX
#define LCD_Char_LCDPort__BIE CYREG_PRT2_BIE
#define LCD_Char_LCDPort__BIT_MASK CYREG_PRT2_BIT_MASK
#define LCD_Char_LCDPort__BYP CYREG_PRT2_BYP
#define LCD_Char_LCDPort__CTL CYREG_PRT2_CTL
#define LCD_Char_LCDPort__DM0 CYREG_PRT2_DM0
#define LCD_Char_LCDPort__DM1 CYREG_PRT2_DM1
#define LCD_Char_LCDPort__DM2 CYREG_PRT2_DM2
#define LCD_Char_LCDPort__DR CYREG_PRT2_DR
#define LCD_Char_LCDPort__INP_DIS CYREG_PRT2_INP_DIS
#define LCD_Char_LCDPort__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define LCD_Char_LCDPort__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define LCD_Char_LCDPort__LCD_EN CYREG_PRT2_LCD_EN
#define LCD_Char_LCDPort__MASK 0x7Fu
#define LCD_Char_LCDPort__PORT 2u
#define LCD_Char_LCDPort__PRT CYREG_PRT2_PRT
#define LCD_Char_LCDPort__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define LCD_Char_LCDPort__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define LCD_Char_LCDPort__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define LCD_Char_LCDPort__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define LCD_Char_LCDPort__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define LCD_Char_LCDPort__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define LCD_Char_LCDPort__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define LCD_Char_LCDPort__PS CYREG_PRT2_PS
#define LCD_Char_LCDPort__SHIFT 0u
#define LCD_Char_LCDPort__SLW CYREG_PRT2_SLW

/* Transmit */
#define Transmit__0__INTTYPE CYREG_PICU15_INTTYPE2
#define Transmit__0__MASK 0x04u
#define Transmit__0__PC CYREG_IO_PC_PRT15_PC2
#define Transmit__0__PORT 15u
#define Transmit__0__SHIFT 2u
#define Transmit__AG CYREG_PRT15_AG
#define Transmit__AMUX CYREG_PRT15_AMUX
#define Transmit__BIE CYREG_PRT15_BIE
#define Transmit__BIT_MASK CYREG_PRT15_BIT_MASK
#define Transmit__BYP CYREG_PRT15_BYP
#define Transmit__CTL CYREG_PRT15_CTL
#define Transmit__DM0 CYREG_PRT15_DM0
#define Transmit__DM1 CYREG_PRT15_DM1
#define Transmit__DM2 CYREG_PRT15_DM2
#define Transmit__DR CYREG_PRT15_DR
#define Transmit__INP_DIS CYREG_PRT15_INP_DIS
#define Transmit__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define Transmit__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define Transmit__LCD_EN CYREG_PRT15_LCD_EN
#define Transmit__MASK 0x04u
#define Transmit__PORT 15u
#define Transmit__PRT CYREG_PRT15_PRT
#define Transmit__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define Transmit__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define Transmit__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define Transmit__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define Transmit__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define Transmit__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define Transmit__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define Transmit__PS CYREG_PRT15_PS
#define Transmit__SHIFT 2u
#define Transmit__SLW CYREG_PRT15_SLW

/* PWM_to_servo */
#define PWM_to_servo__0__INTTYPE CYREG_PICU1_INTTYPE5
#define PWM_to_servo__0__MASK 0x20u
#define PWM_to_servo__0__PC CYREG_PRT1_PC5
#define PWM_to_servo__0__PORT 1u
#define PWM_to_servo__0__SHIFT 5u
#define PWM_to_servo__AG CYREG_PRT1_AG
#define PWM_to_servo__AMUX CYREG_PRT1_AMUX
#define PWM_to_servo__BIE CYREG_PRT1_BIE
#define PWM_to_servo__BIT_MASK CYREG_PRT1_BIT_MASK
#define PWM_to_servo__BYP CYREG_PRT1_BYP
#define PWM_to_servo__CTL CYREG_PRT1_CTL
#define PWM_to_servo__DM0 CYREG_PRT1_DM0
#define PWM_to_servo__DM1 CYREG_PRT1_DM1
#define PWM_to_servo__DM2 CYREG_PRT1_DM2
#define PWM_to_servo__DR CYREG_PRT1_DR
#define PWM_to_servo__INP_DIS CYREG_PRT1_INP_DIS
#define PWM_to_servo__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define PWM_to_servo__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define PWM_to_servo__LCD_EN CYREG_PRT1_LCD_EN
#define PWM_to_servo__MASK 0x20u
#define PWM_to_servo__PORT 1u
#define PWM_to_servo__PRT CYREG_PRT1_PRT
#define PWM_to_servo__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define PWM_to_servo__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define PWM_to_servo__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define PWM_to_servo__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define PWM_to_servo__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define PWM_to_servo__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define PWM_to_servo__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define PWM_to_servo__PS CYREG_PRT1_PS
#define PWM_to_servo__SHIFT 5u
#define PWM_to_servo__SLW CYREG_PRT1_SLW
#define PWM_to_servo_1__0__INTTYPE CYREG_PICU2_INTTYPE7
#define PWM_to_servo_1__0__MASK 0x80u
#define PWM_to_servo_1__0__PC CYREG_PRT2_PC7
#define PWM_to_servo_1__0__PORT 2u
#define PWM_to_servo_1__0__SHIFT 7u
#define PWM_to_servo_1__AG CYREG_PRT2_AG
#define PWM_to_servo_1__AMUX CYREG_PRT2_AMUX
#define PWM_to_servo_1__BIE CYREG_PRT2_BIE
#define PWM_to_servo_1__BIT_MASK CYREG_PRT2_BIT_MASK
#define PWM_to_servo_1__BYP CYREG_PRT2_BYP
#define PWM_to_servo_1__CTL CYREG_PRT2_CTL
#define PWM_to_servo_1__DM0 CYREG_PRT2_DM0
#define PWM_to_servo_1__DM1 CYREG_PRT2_DM1
#define PWM_to_servo_1__DM2 CYREG_PRT2_DM2
#define PWM_to_servo_1__DR CYREG_PRT2_DR
#define PWM_to_servo_1__INP_DIS CYREG_PRT2_INP_DIS
#define PWM_to_servo_1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define PWM_to_servo_1__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define PWM_to_servo_1__LCD_EN CYREG_PRT2_LCD_EN
#define PWM_to_servo_1__MASK 0x80u
#define PWM_to_servo_1__PORT 2u
#define PWM_to_servo_1__PRT CYREG_PRT2_PRT
#define PWM_to_servo_1__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define PWM_to_servo_1__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define PWM_to_servo_1__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define PWM_to_servo_1__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define PWM_to_servo_1__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define PWM_to_servo_1__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define PWM_to_servo_1__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define PWM_to_servo_1__PS CYREG_PRT2_PS
#define PWM_to_servo_1__SHIFT 7u
#define PWM_to_servo_1__SLW CYREG_PRT2_SLW

/* Miscellaneous */
#define BCLK__BUS_CLK__HZ 24000000U
#define BCLK__BUS_CLK__KHZ 24000U
#define BCLK__BUS_CLK__MHZ 24U
#define CY_PROJECT_NAME "design1"
#define CY_VERSION "PSoC Creator  4.4"
#define CYDEV_CHIP_DIE_LEOPARD 1u
#define CYDEV_CHIP_DIE_PSOC4A 26u
#define CYDEV_CHIP_DIE_PSOC5LP 2u
#define CYDEV_CHIP_DIE_PSOC5TM 3u
#define CYDEV_CHIP_DIE_TMA4 4u
#define CYDEV_CHIP_DIE_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_FM0P 5u
#define CYDEV_CHIP_FAMILY_FM3 6u
#define CYDEV_CHIP_FAMILY_FM4 7u
#define CYDEV_CHIP_FAMILY_PSOC3 1u
#define CYDEV_CHIP_FAMILY_PSOC4 2u
#define CYDEV_CHIP_FAMILY_PSOC5 3u
#define CYDEV_CHIP_FAMILY_PSOC6 4u
#define CYDEV_CHIP_FAMILY_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC5
#define CYDEV_CHIP_JTAG_ID 0x2E161069u
#define CYDEV_CHIP_MEMBER_3A 1u
#define CYDEV_CHIP_MEMBER_4A 26u
#define CYDEV_CHIP_MEMBER_4AA 25u
#define CYDEV_CHIP_MEMBER_4AB 30u
#define CYDEV_CHIP_MEMBER_4AC 14u
#define CYDEV_CHIP_MEMBER_4AD 15u
#define CYDEV_CHIP_MEMBER_4AE 16u
#define CYDEV_CHIP_MEMBER_4D 20u
#define CYDEV_CHIP_MEMBER_4E 6u
#define CYDEV_CHIP_MEMBER_4F 27u
#define CYDEV_CHIP_MEMBER_4G 4u
#define CYDEV_CHIP_MEMBER_4H 24u
#define CYDEV_CHIP_MEMBER_4I 32u
#define CYDEV_CHIP_MEMBER_4J 21u
#define CYDEV_CHIP_MEMBER_4K 22u
#define CYDEV_CHIP_MEMBER_4L 31u
#define CYDEV_CHIP_MEMBER_4M 29u
#define CYDEV_CHIP_MEMBER_4N 11u
#define CYDEV_CHIP_MEMBER_4O 8u
#define CYDEV_CHIP_MEMBER_4P 28u
#define CYDEV_CHIP_MEMBER_4Q 17u
#define CYDEV_CHIP_MEMBER_4R 9u
#define CYDEV_CHIP_MEMBER_4S 12u
#define CYDEV_CHIP_MEMBER_4T 10u
#define CYDEV_CHIP_MEMBER_4U 5u
#define CYDEV_CHIP_MEMBER_4V 23u
#define CYDEV_CHIP_MEMBER_4W 13u
#define CYDEV_CHIP_MEMBER_4X 7u
#define CYDEV_CHIP_MEMBER_4Y 18u
#define CYDEV_CHIP_MEMBER_4Z 19u
#define CYDEV_CHIP_MEMBER_5A 3u
#define CYDEV_CHIP_MEMBER_5B 2u
#define CYDEV_CHIP_MEMBER_6A 33u
#define CYDEV_CHIP_MEMBER_FM3 37u
#define CYDEV_CHIP_MEMBER_FM4 38u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 34u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 35u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 36u
#define CYDEV_CHIP_MEMBER_UNKNOWN 0u
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_5B
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_MEMBER_USED
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_REV_LEOPARD_ES1 0u
#define CYDEV_CHIP_REV_LEOPARD_ES2 1u
#define CYDEV_CHIP_REV_LEOPARD_ES3 3u
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3u
#define CYDEV_CHIP_REV_PSOC4A_ES0 17u
#define CYDEV_CHIP_REV_PSOC4A_PRODUCTION 17u
#define CYDEV_CHIP_REV_PSOC5LP_ES0 0u
#define CYDEV_CHIP_REV_PSOC5LP_PRODUCTION 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES0 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES1 1u
#define CYDEV_CHIP_REV_PSOC5TM_PRODUCTION 1u
#define CYDEV_CHIP_REV_TMA4_ES 17u
#define CYDEV_CHIP_REV_TMA4_ES2 33u
#define CYDEV_CHIP_REV_TMA4_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_3A_ES1 0u
#define CYDEV_CHIP_REVISION_3A_ES2 1u
#define CYDEV_CHIP_REVISION_3A_ES3 3u
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3u
#define CYDEV_CHIP_REVISION_4A_ES0 17u
#define CYDEV_CHIP_REVISION_4A_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4AA_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4AB_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4AC_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4AD_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4AE_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4D_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD 0u
#define CYDEV_CHIP_REVISION_4E_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256K 0u
#define CYDEV_CHIP_REVISION_4G_ES 17u
#define CYDEV_CHIP_REVISION_4G_ES2 33u
#define CYDEV_CHIP_REVISION_4G_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4H_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4I_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4J_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4K_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4L_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4M_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4N_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4O_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4P_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Q_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4R_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4S_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4T_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4U_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4V_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4W_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4X_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Y_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Z_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_5A_ES0 0u
#define CYDEV_CHIP_REVISION_5A_ES1 1u
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1u
#define CYDEV_CHIP_REVISION_5B_ES0 0u
#define CYDEV_CHIP_REVISION_5B_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_6A_ES 17u
#define CYDEV_CHIP_REVISION_6A_NO_UDB 33u
#define CYDEV_CHIP_REVISION_6A_PRODUCTION 33u
#define CYDEV_CHIP_REVISION_FM3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_FM4_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_5B_PRODUCTION
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REVISION_USED
#define CYDEV_CONFIG_FASTBOOT_ENABLED 1
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_AllowButWarn
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_CONFIGURATION_COMPRESSED 1
#define CYDEV_CONFIGURATION_DMA 0
#define CYDEV_CONFIGURATION_ECC 1
#define CYDEV_CONFIGURATION_IMOENABLED CYDEV_CONFIG_FASTBOOT_ENABLED
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_COMPRESSED
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_DEBUG_ENABLE_MASK 0x20u
#define CYDEV_DEBUG_ENABLE_REGISTER CYREG_MLOGIC_DEBUG
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_DEBUGGING_DPS_JTAG_4 1
#define CYDEV_DEBUGGING_DPS_JTAG_5 0
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_DEBUGGING_DPS_SWD_SWV 6
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_SWD_SWV
#define CYDEV_DEBUGGING_ENABLE 1
#define CYDEV_DEBUGGING_XRES 0
#define CYDEV_DMA_CHANNELS_AVAILABLE 24u
#define CYDEV_ECC_ENABLE 0
#define CYDEV_HEAP_SIZE 0x80
#define CYDEV_INSTRUCT_CACHE_ENABLED 1
#define CYDEV_INTR_RISING 0x000000F8u
#define CYDEV_IS_EXPORTING_CODE 0
#define CYDEV_IS_IMPORTING_CODE 0
#define CYDEV_PROJ_TYPE 0
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LAUNCHER 5
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER 4
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_PROTECTION_ENABLE 0
#define CYDEV_STACK_SIZE 0x0800
#define CYDEV_USB_CLK_OSC_LOCKING_ENABLED_AT_PWR_UP 
#define CYDEV_USE_BUNDLED_CMSIS 1
#define CYDEV_VARIABLE_VDDA 0
#define CYDEV_VDDA 5.0
#define CYDEV_VDDA_MV 5000
#define CYDEV_VDDD 5.0
#define CYDEV_VDDD_MV 5000
#define CYDEV_VDDIO0 5.0
#define CYDEV_VDDIO0_MV 5000
#define CYDEV_VDDIO1 5.0
#define CYDEV_VDDIO1_MV 5000
#define CYDEV_VDDIO2 5.0
#define CYDEV_VDDIO2_MV 5000
#define CYDEV_VDDIO3 5.0
#define CYDEV_VDDIO3_MV 5000
#define CYDEV_VIO0 5.0
#define CYDEV_VIO0_MV 5000
#define CYDEV_VIO1 5.0
#define CYDEV_VIO1_MV 5000
#define CYDEV_VIO2 5.0
#define CYDEV_VIO2_MV 5000
#define CYDEV_VIO3 5.0
#define CYDEV_VIO3_MV 5000
#define CYIPBLOCK_ARM_CM3_VERSION 0
#define CYIPBLOCK_P3_ANAIF_VERSION 0
#define CYIPBLOCK_P3_CAN_VERSION 0
#define CYIPBLOCK_P3_CAPSENSE_VERSION 0
#define CYIPBLOCK_P3_COMP_VERSION 0
#define CYIPBLOCK_P3_DECIMATOR_VERSION 0
#define CYIPBLOCK_P3_DFB_VERSION 0
#define CYIPBLOCK_P3_DMA_VERSION 0
#define CYIPBLOCK_P3_DRQ_VERSION 0
#define CYIPBLOCK_P3_DSM_VERSION 0
#define CYIPBLOCK_P3_EMIF_VERSION 0
#define CYIPBLOCK_P3_I2C_VERSION 0
#define CYIPBLOCK_P3_LCD_VERSION 0
#define CYIPBLOCK_P3_LPF_VERSION 0
#define CYIPBLOCK_P3_OPAMP_VERSION 0
#define CYIPBLOCK_P3_PM_VERSION 0
#define CYIPBLOCK_P3_SCCT_VERSION 0
#define CYIPBLOCK_P3_TIMER_VERSION 0
#define CYIPBLOCK_P3_USB_VERSION 0
#define CYIPBLOCK_P3_VIDAC_VERSION 0
#define CYIPBLOCK_P3_VREF_VERSION 0
#define CYIPBLOCK_S8_GPIO_VERSION 0
#define CYIPBLOCK_S8_IRQ_VERSION 0
#define CYIPBLOCK_S8_SAR_VERSION 0
#define CYIPBLOCK_S8_SIO_VERSION 0
#define CYIPBLOCK_S8_UDB_VERSION 0
#define DMA_CHANNELS_USED__MASK0 0x00000000u
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
