-- -------------------------------------------------------------
--
-- Generated Architecture Declaration for rtl of inst_ea_e
--
-- Generated
--  by:  wig
--  on:  Mon Apr 10 13:27:22 2006
--  cmd: /cygdrive/h/work/eclipse/MIX/mix_0.pl -nodelta ../../bitsplice.xls
--
-- !!! Do not edit this file! Autogenerated by MIX !!!
-- $Author: wig $
-- $Id: inst_ea_e-rtl-a.vhd,v 1.2 2006/06/22 07:20:00 wig Exp $
-- $Date: 2006/06/22 07:20:00 $
-- $Log: inst_ea_e-rtl-a.vhd,v $
-- Revision 1.2  2006/06/22 07:20:00  wig
-- Updated testcases and extended MixTest.pl to also verify number of created files.
--
--
-- Based on Mix Architecture Template built into RCSfile: MixWriter.pm,v 
-- Id: MixWriter.pm,v 1.79 2006/03/17 09:18:31 wig Exp 
--
-- Generator: mix_0.pl Revision: 1.44 , wilfried.gaensheimer@micronas.com
-- (C) 2003,2005 Micronas GmbH
--
-- --------------------------------------------------------------
library IEEE;
use IEEE.std_logic_1164.all;

-- No project specific VHDL libraries/arch


--
--
-- Start of Generated Architecture rtl of inst_ea_e
--
architecture rtl of inst_ea_e is 

	-- Generated Constant Declarations


	--
	-- Components
	--

	-- Generated Components
	component inst_eaa_e
		-- No Generated Generics
		port (
		-- Generated Port for Entity inst_eaa_e
			unsplice_a1	: in	std_ulogic_vector(127 downto 0);	-- leaves 3 unconnected
			unsplice_a2_all128	: in	std_ulogic_vector(127 downto 0);	-- full 128 bit port
			unsplice_a3_up100	: in	std_ulogic_vector(100 downto 0);	-- connect 100 bits from 0
			unsplice_a4_mid100	: in	std_ulogic_vector(97 downto 0);	-- connect mid 100 bits
			unsplice_a5_midp100	: in	std_ulogic_vector(99 downto 2);	-- connect mid 100 bits
			unsplice_bad_a	: in	std_ulogic_vector(1 downto 0);
			unsplice_bad_b	: in	std_ulogic_vector(3 downto 0)	-- # conflict
		-- End of Generated Port for Entity inst_eaa_e
		);
	end component;
	-- ---------

	component inst_eab_e
		-- No Generated Generics
		-- Generated Generics for Entity inst_eab_e
		-- End of Generated Generics for Entity inst_eab_e
		-- No Generated Port
	end component;
	-- ---------

	component inst_eac_e
		-- No Generated Generics
		-- Generated Generics for Entity inst_eac_e
		-- End of Generated Generics for Entity inst_eac_e
		-- No Generated Port
	end component;
	-- ---------

	component inst_ead_e
		-- No Generated Generics
		-- Generated Generics for Entity inst_ead_e
		-- End of Generated Generics for Entity inst_ead_e
		-- No Generated Port
	end component;
	-- ---------



	--
	-- Nets
	--

		--
		-- Generated Signal List
		--
			signal	unsplice_a1	: std_ulogic_vector(127 downto 0); -- __W_PORT_SIGNAL_MAP_REQ
			signal	unsplice_a2_all128	: std_ulogic_vector(127 downto 0); -- __W_PORT_SIGNAL_MAP_REQ
			signal	unsplice_a3_up100	: std_ulogic_vector(127 downto 0); -- __W_PORT_SIGNAL_MAP_REQ
			signal	unsplice_a4_mid100	: std_ulogic_vector(127 downto 0); -- __W_PORT_SIGNAL_MAP_REQ
			signal	unsplice_a5_midp100	: std_ulogic_vector(127 downto 0); -- __W_PORT_SIGNAL_MAP_REQ
			signal	unsplice_bad_a	: std_ulogic_vector(127 downto 0); -- __W_PORT_SIGNAL_MAP_REQ
			signal	unsplice_bad_b	: std_ulogic_vector(127 downto 0); -- __W_PORT_SIGNAL_MAP_REQ
		--
		-- End of Generated Signal List
		--




begin


	--
	-- Generated Concurrent Statements
	--

	-- Generated Signal Assignments
			unsplice_a1(127) <= p_mix_unsplice_a1_127_127_gi;  -- __I_I_SLICE_PORT -- __W_SINGLE_BIT_SLICE
			unsplice_a1(125 downto 0) <= p_mix_unsplice_a1_125_0_gi(125 downto 0);  -- __I_I_SLICE_PORT
			unsplice_a2_all128 <= p_mix_unsplice_a2_all128_127_0_gi;  -- __I_I_BUS_PORT
			unsplice_a3_up100(100 downto 0) <= p_mix_unsplice_a3_up100_100_0_gi(100 downto 0);  -- __I_I_SLICE_PORT
			unsplice_a4_mid100(99 downto 2) <= p_mix_unsplice_a4_mid100_99_2_gi(97 downto 0);  -- __I_I_SLICE_PORT
			unsplice_a5_midp100(99 downto 2) <= p_mix_unsplice_a5_midp100_99_2_gi(97 downto 0);  -- __I_I_SLICE_PORT
			unsplice_bad_a(1) <= p_mix_unsplice_bad_a_1_1_gi;  -- __I_I_SLICE_PORT -- __W_SINGLE_BIT_SLICE
			unsplice_bad_b(1 downto 0) <= p_mix_unsplice_bad_b_1_0_gi(1 downto 0);  -- __I_I_SLICE_PORT


	--
	-- Generated Instances
	--

	-- Generated Instances and Port Mappings
		-- Generated Instance Port Map for inst_eaa
		inst_eaa: inst_eaa_e
		port map (
			unsplice_a1(1 downto 0) => unsplice_a1(1 downto 0),	-- leaves 3 unconnected
			unsplice_a1(127 downto 4) => unsplice_a1(125 downto 2),	-- leaves 3 unconnected
			unsplice_a1(2) => unsplice_a1(127),	-- leaves 3 unconnected
			unsplice_a2_all128 => unsplice_a2_all128,	-- full 128 bit port
			unsplice_a3_up100 => unsplice_a3_up100(100 downto 0),	-- connect 100 bits from 0
			unsplice_a4_mid100 => unsplice_a4_mid100(99 downto 2),	-- connect mid 100 bits
			unsplice_a5_midp100 => unsplice_a5_midp100(99 downto 2),	-- connect mid 100 bits
			unsplice_bad_b(1 downto 0) => unsplice_bad_b(1 downto 0),	-- # conflict
			unsplice_bad_b(3 downto 2) => unsplice_bad_b(1 downto 0)	-- # conflict
		);
		-- End of Generated Instance Port Map for inst_eaa

		-- Generated Instance Port Map for inst_eab
		inst_eab: inst_eab_e

		;
		-- End of Generated Instance Port Map for inst_eab

		-- Generated Instance Port Map for inst_eac
		inst_eac: inst_eac_e

		;
		-- End of Generated Instance Port Map for inst_eac

		-- Generated Instance Port Map for inst_ead
		inst_ead: inst_ead_e

		;
		-- End of Generated Instance Port Map for inst_ead



end rtl;


--
--!End of Architecture/s
-- --------------------------------------------------------------
