INFO: [VRFC 10-2263] Analyzing Verilog file "C:/VivadoProjects/Lab3_3/Lab3_3.srcs/sources_1/new/uart_fsm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_fsm
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/VivadoProjects/Lab3_3/Lab3_3.srcs/sources_1/new/uart_receiver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_receiver
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/VivadoProjects/Lab3_3/Lab3_3.srcs/sim_1/new/stimulate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stimulate
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/VivadoProjects/Lab3_3/Lab3_3.srcs/sim_1/new/tb_uart_receiver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_uart_receiver
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/VivadoProjects/Lab3_3/Lab3_3.srcs/sim_1/new/save_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module save_file
