// Seed: 3939615747
module module_0 ();
  generate
    logic id_1;
  endgenerate
  logic id_2 = $realtime - -1;
  always id_2 <= 1 - -1;
endmodule
module static module_1 #(
    parameter id_2 = 32'd70,
    parameter id_5 = 32'd78
) (
    id_1,
    _id_2,
    id_3,
    id_4,
    _id_5,
    id_6[id_5 : id_2],
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  inout wire id_13;
  module_0 modCall_1 ();
  assign modCall_1.id_2 = 0;
  inout wire id_12;
  input wire id_11;
  output wire id_10;
  inout wire id_9;
  output wire id_8;
  output wire id_7;
  input logic [7:0] id_6;
  inout wire _id_5;
  output wire id_4;
  input wire id_3;
  inout wire _id_2;
  inout wire id_1;
  assign id_10 = id_13;
endmodule
