

================================================================
== Vivado HLS Report for 'xFHistogramKernel'
================================================================
* Date:           Wed Mar 18 11:33:54 2020

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        WeedD
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 50.00 ns | 9.060 ns |   6.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    59349|    59349| 2.967 ms | 2.967 ms |  59349|  59349|   none  |
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                        |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name       |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- memset_tmp_hist       |      255|      255|         1|          -|          -|   256|    no    |
        |- memset_tmp_hist1      |      255|      255|         1|          -|          -|   256|    no    |
        |- HIST_INITIALIZE_LOOP  |      256|      256|         1|          1|          1|   256|    yes   |
        |- HISTOGRAM_ROW_LOOP    |    58320|    58320|       324|          -|          -|   180|    no    |
        | + HISTOGRAM_COL_LOOP   |      321|      321|         4|          2|          2|   160|    yes   |
        |- COPY_LOOP             |      256|      256|         2|          1|          1|   256|    yes   |
        +------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1
  * Pipeline-1: initiation interval (II) = 2, depth = 4
  * Pipeline-2: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 14
* Pipeline : 3
  Pipeline-0 : II = 1, D = 1, States = { 4 }
  Pipeline-1 : II = 2, D = 4, States = { 7 8 9 10 }
  Pipeline-2 : II = 1, D = 2, States = { 12 13 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 2 3 
3 --> 3 4 
4 --> 5 4 
5 --> 6 
6 --> 7 12 
7 --> 11 8 
8 --> 9 
9 --> 10 
10 --> 7 
11 --> 6 
12 --> 14 13 
13 --> 12 
14 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %p_src_mat_data_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 15 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface([256 x i32]* %hist_array, [8 x i8]* @p_str153, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 16 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (3.25ns)   --->   "%tmp_hist_0 = alloca [256 x i32], align 4" [D:/Xilinx/xfopencv-master/include\imgproc/xf_histogram.hpp:47]   --->   Operation 17 'alloca' 'tmp_hist_0' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 18 [1/1] (3.25ns)   --->   "%tmp_hist1_0 = alloca [256 x i32], align 4" [D:/Xilinx/xfopencv-master/include\imgproc/xf_histogram.hpp:48]   --->   Operation 18 'alloca' 'tmp_hist1_0' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 19 [1/1] (1.76ns)   --->   "br label %meminst852.0"   --->   Operation 19 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%phi_ln47 = phi i8 [ 0, %meminst.0 ], [ %add_ln47, %meminst852.0 ]" [D:/Xilinx/xfopencv-master/include\imgproc/xf_histogram.hpp:47]   --->   Operation 20 'phi' 'phi_ln47' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (1.91ns)   --->   "%add_ln47 = add i8 %phi_ln47, 1" [D:/Xilinx/xfopencv-master/include\imgproc/xf_histogram.hpp:47]   --->   Operation 21 'add' 'add_ln47' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln47 = zext i8 %phi_ln47 to i64" [D:/Xilinx/xfopencv-master/include\imgproc/xf_histogram.hpp:47]   --->   Operation 22 'zext' 'zext_ln47' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%tmp_hist_0_addr = getelementptr [256 x i32]* %tmp_hist_0, i64 0, i64 %zext_ln47" [D:/Xilinx/xfopencv-master/include\imgproc/xf_histogram.hpp:47]   --->   Operation 23 'getelementptr' 'tmp_hist_0_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (3.25ns)   --->   "store i32 0, i32* %tmp_hist_0_addr, align 4" [D:/Xilinx/xfopencv-master/include\imgproc/xf_histogram.hpp:47]   --->   Operation 24 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 25 [1/1] (1.55ns)   --->   "%icmp_ln47 = icmp eq i8 %phi_ln47, -1" [D:/Xilinx/xfopencv-master/include\imgproc/xf_histogram.hpp:47]   --->   Operation 25 'icmp' 'icmp_ln47' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([16 x i8]* @memset_tmp_hist_str)"   --->   Operation 26 'specloopname' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 256, i64 256, i64 256)"   --->   Operation 27 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "br i1 %icmp_ln47, label %meminst859.0.preheader, label %meminst852.0" [D:/Xilinx/xfopencv-master/include\imgproc/xf_histogram.hpp:47]   --->   Operation 28 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (1.76ns)   --->   "br label %meminst859.0" [D:/Xilinx/xfopencv-master/include\imgproc/xf_histogram.hpp:48]   --->   Operation 29 'br' <Predicate = (icmp_ln47)> <Delay = 1.76>

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%phi_ln48 = phi i8 [ %add_ln48, %meminst859.0 ], [ 0, %meminst859.0.preheader ]" [D:/Xilinx/xfopencv-master/include\imgproc/xf_histogram.hpp:48]   --->   Operation 30 'phi' 'phi_ln48' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (1.91ns)   --->   "%add_ln48 = add i8 %phi_ln48, 1" [D:/Xilinx/xfopencv-master/include\imgproc/xf_histogram.hpp:48]   --->   Operation 31 'add' 'add_ln48' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln48 = zext i8 %phi_ln48 to i64" [D:/Xilinx/xfopencv-master/include\imgproc/xf_histogram.hpp:48]   --->   Operation 32 'zext' 'zext_ln48' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_hist1_0_addr = getelementptr [256 x i32]* %tmp_hist1_0, i64 0, i64 %zext_ln48" [D:/Xilinx/xfopencv-master/include\imgproc/xf_histogram.hpp:48]   --->   Operation 33 'getelementptr' 'tmp_hist1_0_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (3.25ns)   --->   "store i32 0, i32* %tmp_hist1_0_addr, align 4" [D:/Xilinx/xfopencv-master/include\imgproc/xf_histogram.hpp:48]   --->   Operation 34 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 35 [1/1] (1.55ns)   --->   "%icmp_ln48 = icmp eq i8 %phi_ln48, -1" [D:/Xilinx/xfopencv-master/include\imgproc/xf_histogram.hpp:48]   --->   Operation 35 'icmp' 'icmp_ln48' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([17 x i8]* @memset_tmp_hist1_str)"   --->   Operation 36 'specloopname' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 256, i64 256, i64 256)"   --->   Operation 37 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "br i1 %icmp_ln48, label %meminst855858.0.preheader, label %meminst859.0" [D:/Xilinx/xfopencv-master/include\imgproc/xf_histogram.hpp:48]   --->   Operation 38 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (1.76ns)   --->   "br label %meminst855858.0" [D:/Xilinx/xfopencv-master/include\imgproc/xf_histogram.hpp:56]   --->   Operation 39 'br' <Predicate = (icmp_ln48)> <Delay = 1.76>

State 4 <SV = 3> <Delay = 3.25>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%t_V = phi i9 [ %i_V, %HIST_INITIALIZE_LOOP_begin ], [ 0, %meminst855858.0.preheader ]"   --->   Operation 40 'phi' 't_V' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (1.66ns)   --->   "%icmp_ln887 = icmp eq i9 %t_V, -256" [D:/Xilinx/xfopencv-master/include\imgproc/xf_histogram.hpp:56]   --->   Operation 41 'icmp' 'icmp_ln887' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 42 [1/1] (1.82ns)   --->   "%i_V = add i9 %t_V, 1" [D:/Xilinx/xfopencv-master/include\imgproc/xf_histogram.hpp:56]   --->   Operation 42 'add' 'i_V' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "br i1 %icmp_ln887, label %.preheader849.preheader, label %HIST_INITIALIZE_LOOP_begin" [D:/Xilinx/xfopencv-master/include\imgproc/xf_histogram.hpp:56]   --->   Operation 43 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([21 x i8]* @p_str163) nounwind" [D:/Xilinx/xfopencv-master/include\imgproc/xf_histogram.hpp:57]   --->   Operation 44 'specloopname' <Predicate = (!icmp_ln887)> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([21 x i8]* @p_str163)" [D:/Xilinx/xfopencv-master/include\imgproc/xf_histogram.hpp:57]   --->   Operation 45 'specregionbegin' 'tmp' <Predicate = (!icmp_ln887)> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [D:/Xilinx/xfopencv-master/include\imgproc/xf_histogram.hpp:58]   --->   Operation 46 'specpipeline' <Predicate = (!icmp_ln887)> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln544 = zext i9 %t_V to i64" [D:/Xilinx/xfopencv-master/include\imgproc/xf_histogram.hpp:62]   --->   Operation 47 'zext' 'zext_ln544' <Predicate = (!icmp_ln887)> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str164)" [D:/Xilinx/xfopencv-master/include\imgproc/xf_histogram.hpp:60]   --->   Operation 48 'specregionbegin' 'tmp_s' <Predicate = (!icmp_ln887)> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i32 256, i32 256, i32 256, [1 x i8]* @p_str) nounwind" [D:/Xilinx/xfopencv-master/include\imgproc/xf_histogram.hpp:61]   --->   Operation 49 'speclooptripcount' <Predicate = (!icmp_ln887)> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%tmp_hist_0_addr_1 = getelementptr [256 x i32]* %tmp_hist_0, i64 0, i64 %zext_ln544" [D:/Xilinx/xfopencv-master/include\imgproc/xf_histogram.hpp:62]   --->   Operation 50 'getelementptr' 'tmp_hist_0_addr_1' <Predicate = (!icmp_ln887)> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (3.25ns)   --->   "store i32 0, i32* %tmp_hist_0_addr_1, align 4" [D:/Xilinx/xfopencv-master/include\imgproc/xf_histogram.hpp:62]   --->   Operation 51 'store' <Predicate = (!icmp_ln887)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%tmp_hist1_0_addr_1 = getelementptr [256 x i32]* %tmp_hist1_0, i64 0, i64 %zext_ln544" [D:/Xilinx/xfopencv-master/include\imgproc/xf_histogram.hpp:63]   --->   Operation 52 'getelementptr' 'tmp_hist1_0_addr_1' <Predicate = (!icmp_ln887)> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (3.25ns)   --->   "store i32 0, i32* %tmp_hist1_0_addr_1, align 4" [D:/Xilinx/xfopencv-master/include\imgproc/xf_histogram.hpp:63]   --->   Operation 53 'store' <Predicate = (!icmp_ln887)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str164, i32 %tmp_s)" [D:/Xilinx/xfopencv-master/include\imgproc/xf_histogram.hpp:64]   --->   Operation 54 'specregionend' 'empty' <Predicate = (!icmp_ln887)> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%empty_97 = call i32 (...)* @_ssdm_op_SpecRegionEnd([21 x i8]* @p_str163, i32 %tmp)" [D:/Xilinx/xfopencv-master/include\imgproc/xf_histogram.hpp:65]   --->   Operation 55 'specregionend' 'empty_97' <Predicate = (!icmp_ln887)> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "br label %meminst855858.0" [D:/Xilinx/xfopencv-master/include\imgproc/xf_histogram.hpp:56]   --->   Operation 56 'br' <Predicate = (!icmp_ln887)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 1.76>
ST_5 : Operation 57 [1/1] (1.76ns)   --->   "br label %.preheader849" [D:/Xilinx/xfopencv-master/include\imgproc/xf_histogram.hpp:68]   --->   Operation 57 'br' <Predicate = true> <Delay = 1.76>

State 6 <SV = 5> <Delay = 2.58>
ST_6 : Operation 58 [1/1] (0.00ns)   --->   "%t_V_6 = phi i8 [ %row_V, %HISTOGRAM_ROW_LOOP_end ], [ 0, %.preheader849.preheader ]"   --->   Operation 58 'phi' 't_V_6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 59 [1/1] (1.55ns)   --->   "%icmp_ln887_12 = icmp ult i8 %t_V_6, -76" [D:/Xilinx/xfopencv-master/include\imgproc/xf_histogram.hpp:68]   --->   Operation 59 'icmp' 'icmp_ln887_12' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 60 [1/1] (1.91ns)   --->   "%row_V = add i8 %t_V_6, 1" [D:/Xilinx/xfopencv-master/include\imgproc/xf_histogram.hpp:68]   --->   Operation 60 'add' 'row_V' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 61 [1/1] (0.00ns)   --->   "br i1 %icmp_ln887_12, label %HISTOGRAM_ROW_LOOP_begin, label %.preheader.preheader" [D:/Xilinx/xfopencv-master/include\imgproc/xf_histogram.hpp:68]   --->   Operation 61 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 62 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([19 x i8]* @p_str165) nounwind" [D:/Xilinx/xfopencv-master/include\imgproc/xf_histogram.hpp:69]   --->   Operation 62 'specloopname' <Predicate = (icmp_ln887_12)> <Delay = 0.00>
ST_6 : Operation 63 [1/1] (0.00ns)   --->   "%tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([19 x i8]* @p_str165)" [D:/Xilinx/xfopencv-master/include\imgproc/xf_histogram.hpp:69]   --->   Operation 63 'specregionbegin' 'tmp_1' <Predicate = (icmp_ln887_12)> <Delay = 0.00>
ST_6 : Operation 64 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i32 180, i32 180, i32 0, [1 x i8]* @p_str) nounwind" [D:/Xilinx/xfopencv-master/include\imgproc/xf_histogram.hpp:70]   --->   Operation 64 'speclooptripcount' <Predicate = (icmp_ln887_12)> <Delay = 0.00>
ST_6 : Operation 65 [1/1] (1.76ns)   --->   "br label %0" [D:/Xilinx/xfopencv-master/include\imgproc/xf_histogram.hpp:72]   --->   Operation 65 'br' <Predicate = (icmp_ln887_12)> <Delay = 1.76>
ST_6 : Operation 66 [1/1] (1.76ns)   --->   "br label %.preheader" [D:/Xilinx/xfopencv-master/include\imgproc/xf_histogram.hpp:106]   --->   Operation 66 'br' <Predicate = (!icmp_ln887_12)> <Delay = 1.76>

State 7 <SV = 6> <Delay = 1.66>
ST_7 : Operation 67 [1/1] (0.00ns)   --->   "%p_0396_0 = phi i9 [ 0, %HISTOGRAM_ROW_LOOP_begin ], [ %col_V, %HISTOGRAM_COL_LOOP_begin ]"   --->   Operation 67 'phi' 'p_0396_0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 68 [1/1] (1.66ns)   --->   "%icmp_ln887_13 = icmp ult i9 %p_0396_0, -192" [D:/Xilinx/xfopencv-master/include\imgproc/xf_histogram.hpp:72]   --->   Operation 68 'icmp' 'icmp_ln887_13' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 69 [1/1] (0.00ns)   --->   "br i1 %icmp_ln887_13, label %HISTOGRAM_COL_LOOP_begin, label %HISTOGRAM_ROW_LOOP_end" [D:/Xilinx/xfopencv-master/include\imgproc/xf_histogram.hpp:72]   --->   Operation 69 'br' <Predicate = true> <Delay = 0.00>

State 8 <SV = 7> <Delay = 6.88>
ST_8 : Operation 70 [1/1] (3.63ns)   --->   "%in_buf_V = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %p_src_mat_data_V)" [D:/Xilinx/xfopencv-master/include\common/xf_structs.h:622->D:/Xilinx/xfopencv-master/include\imgproc/xf_histogram.hpp:77]   --->   Operation 70 'read' 'in_buf_V' <Predicate = (icmp_ln887_13)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 1> <FIFO>
ST_8 : Operation 71 [1/1] (0.00ns)   --->   "%zext_ln544_5 = zext i8 %in_buf_V to i64" [D:/Xilinx/xfopencv-master/include\imgproc/xf_histogram.hpp:95]   --->   Operation 71 'zext' 'zext_ln544_5' <Predicate = (icmp_ln887_13)> <Delay = 0.00>
ST_8 : Operation 72 [1/1] (0.00ns)   --->   "%tmp_hist_0_addr_3 = getelementptr [256 x i32]* %tmp_hist_0, i64 0, i64 %zext_ln544_5" [D:/Xilinx/xfopencv-master/include\imgproc/xf_histogram.hpp:95]   --->   Operation 72 'getelementptr' 'tmp_hist_0_addr_3' <Predicate = (icmp_ln887_13)> <Delay = 0.00>
ST_8 : Operation 73 [2/2] (3.25ns)   --->   "%tmp_hist_0_load_1 = load i32* %tmp_hist_0_addr_3, align 4" [D:/Xilinx/xfopencv-master/include\imgproc/xf_histogram.hpp:95]   --->   Operation 73 'load' 'tmp_hist_0_load_1' <Predicate = (icmp_ln887_13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_8 : Operation 74 [1/1] (1.82ns)   --->   "%col_V = add i9 %p_0396_0, 2" [D:/Xilinx/xfopencv-master/include\imgproc/xf_histogram.hpp:72]   --->   Operation 74 'add' 'col_V' <Predicate = (icmp_ln887_13)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 9.06>
ST_9 : Operation 75 [1/1] (3.63ns)   --->   "%in_buf1_V = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %p_src_mat_data_V)" [D:/Xilinx/xfopencv-master/include\common/xf_structs.h:622->D:/Xilinx/xfopencv-master/include\imgproc/xf_histogram.hpp:82]   --->   Operation 75 'read' 'in_buf1_V' <Predicate = (icmp_ln887_13)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 1> <FIFO>
ST_9 : Operation 76 [1/2] (3.25ns)   --->   "%tmp_hist_0_load_1 = load i32* %tmp_hist_0_addr_3, align 4" [D:/Xilinx/xfopencv-master/include\imgproc/xf_histogram.hpp:95]   --->   Operation 76 'load' 'tmp_hist_0_load_1' <Predicate = (icmp_ln887_13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_9 : Operation 77 [1/1] (0.00ns)   --->   "%zext_ln544_6 = zext i8 %in_buf1_V to i64" [D:/Xilinx/xfopencv-master/include\imgproc/xf_histogram.hpp:96]   --->   Operation 77 'zext' 'zext_ln544_6' <Predicate = (icmp_ln887_13)> <Delay = 0.00>
ST_9 : Operation 78 [1/1] (0.00ns)   --->   "%tmp_hist1_0_addr_3 = getelementptr [256 x i32]* %tmp_hist1_0, i64 0, i64 %zext_ln544_6" [D:/Xilinx/xfopencv-master/include\imgproc/xf_histogram.hpp:96]   --->   Operation 78 'getelementptr' 'tmp_hist1_0_addr_3' <Predicate = (icmp_ln887_13)> <Delay = 0.00>
ST_9 : Operation 79 [2/2] (3.25ns)   --->   "%tmp_hist1_0_load_1 = load i32* %tmp_hist1_0_addr_3, align 4" [D:/Xilinx/xfopencv-master/include\imgproc/xf_histogram.hpp:96]   --->   Operation 79 'load' 'tmp_hist1_0_load_1' <Predicate = (icmp_ln887_13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_9 : Operation 80 [1/1] (2.55ns)   --->   "%add_ln97 = add i32 %tmp_hist_0_load_1, 1" [D:/Xilinx/xfopencv-master/include\imgproc/xf_histogram.hpp:97]   --->   Operation 80 'add' 'add_ln97' <Predicate = (icmp_ln887_13)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 81 [1/1] (3.25ns)   --->   "store i32 %add_ln97, i32* %tmp_hist_0_addr_3, align 4" [D:/Xilinx/xfopencv-master/include\imgproc/xf_histogram.hpp:97]   --->   Operation 81 'store' <Predicate = (icmp_ln887_13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 10 <SV = 9> <Delay = 9.06>
ST_10 : Operation 82 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([19 x i8]* @p_str166) nounwind" [D:/Xilinx/xfopencv-master/include\imgproc/xf_histogram.hpp:73]   --->   Operation 82 'specloopname' <Predicate = (icmp_ln887_13)> <Delay = 0.00>
ST_10 : Operation 83 [1/1] (0.00ns)   --->   "%tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([19 x i8]* @p_str166)" [D:/Xilinx/xfopencv-master/include\imgproc/xf_histogram.hpp:73]   --->   Operation 83 'specregionbegin' 'tmp_2' <Predicate = (icmp_ln887_13)> <Delay = 0.00>
ST_10 : Operation 84 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 2, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [D:/Xilinx/xfopencv-master/include\imgproc/xf_histogram.hpp:74]   --->   Operation 84 'specpipeline' <Predicate = (icmp_ln887_13)> <Delay = 0.00>
ST_10 : Operation 85 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i32 160, i32 160, i32 0, [1 x i8]* @p_str) nounwind" [D:/Xilinx/xfopencv-master/include\imgproc/xf_histogram.hpp:76]   --->   Operation 85 'speclooptripcount' <Predicate = (icmp_ln887_13)> <Delay = 0.00>
ST_10 : Operation 86 [1/1] (0.00ns)   --->   "%tmp_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([15 x i8]* @p_str167)" [D:/Xilinx/xfopencv-master/include\imgproc/xf_histogram.hpp:86]   --->   Operation 86 'specregionbegin' 'tmp_4' <Predicate = (icmp_ln887_13)> <Delay = 0.00>
ST_10 : Operation 87 [1/2] (3.25ns)   --->   "%tmp_hist1_0_load_1 = load i32* %tmp_hist1_0_addr_3, align 4" [D:/Xilinx/xfopencv-master/include\imgproc/xf_histogram.hpp:96]   --->   Operation 87 'load' 'tmp_hist1_0_load_1' <Predicate = (icmp_ln887_13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_10 : Operation 88 [1/1] (2.55ns)   --->   "%add_ln99 = add i32 %tmp_hist1_0_load_1, 1" [D:/Xilinx/xfopencv-master/include\imgproc/xf_histogram.hpp:99]   --->   Operation 88 'add' 'add_ln99' <Predicate = (icmp_ln887_13)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 89 [1/1] (3.25ns)   --->   "store i32 %add_ln99, i32* %tmp_hist1_0_addr_3, align 4" [D:/Xilinx/xfopencv-master/include\imgproc/xf_histogram.hpp:99]   --->   Operation 89 'store' <Predicate = (icmp_ln887_13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_10 : Operation 90 [1/1] (0.00ns)   --->   "%empty_98 = call i32 (...)* @_ssdm_op_SpecRegionEnd([15 x i8]* @p_str167, i32 %tmp_4)" [D:/Xilinx/xfopencv-master/include\imgproc/xf_histogram.hpp:100]   --->   Operation 90 'specregionend' 'empty_98' <Predicate = (icmp_ln887_13)> <Delay = 0.00>
ST_10 : Operation 91 [1/1] (0.00ns)   --->   "%empty_99 = call i32 (...)* @_ssdm_op_SpecRegionEnd([19 x i8]* @p_str166, i32 %tmp_2)" [D:/Xilinx/xfopencv-master/include\imgproc/xf_histogram.hpp:101]   --->   Operation 91 'specregionend' 'empty_99' <Predicate = (icmp_ln887_13)> <Delay = 0.00>
ST_10 : Operation 92 [1/1] (0.00ns)   --->   "br label %0" [D:/Xilinx/xfopencv-master/include\imgproc/xf_histogram.hpp:72]   --->   Operation 92 'br' <Predicate = (icmp_ln887_13)> <Delay = 0.00>

State 11 <SV = 7> <Delay = 0.00>
ST_11 : Operation 93 [1/1] (0.00ns)   --->   "%empty_100 = call i32 (...)* @_ssdm_op_SpecRegionEnd([19 x i8]* @p_str165, i32 %tmp_1)" [D:/Xilinx/xfopencv-master/include\imgproc/xf_histogram.hpp:102]   --->   Operation 93 'specregionend' 'empty_100' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 94 [1/1] (0.00ns)   --->   "br label %.preheader849" [D:/Xilinx/xfopencv-master/include\imgproc/xf_histogram.hpp:68]   --->   Operation 94 'br' <Predicate = true> <Delay = 0.00>

State 12 <SV = 6> <Delay = 3.25>
ST_12 : Operation 95 [1/1] (0.00ns)   --->   "%t_V_7 = phi i9 [ %i_V_1, %COPY_LOOP ], [ 0, %.preheader.preheader ]"   --->   Operation 95 'phi' 't_V_7' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 96 [1/1] (1.66ns)   --->   "%icmp_ln887_14 = icmp eq i9 %t_V_7, -256" [D:/Xilinx/xfopencv-master/include\imgproc/xf_histogram.hpp:106]   --->   Operation 96 'icmp' 'icmp_ln887_14' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 97 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 256, i64 256, i64 256)"   --->   Operation 97 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 98 [1/1] (1.82ns)   --->   "%i_V_1 = add i9 %t_V_7, 1" [D:/Xilinx/xfopencv-master/include\imgproc/xf_histogram.hpp:106]   --->   Operation 98 'add' 'i_V_1' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 99 [1/1] (0.00ns)   --->   "br i1 %icmp_ln887_14, label %1, label %COPY_LOOP" [D:/Xilinx/xfopencv-master/include\imgproc/xf_histogram.hpp:106]   --->   Operation 99 'br' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 100 [1/1] (0.00ns)   --->   "%zext_ln544_4 = zext i9 %t_V_7 to i64" [D:/Xilinx/xfopencv-master/include\imgproc/xf_histogram.hpp:114]   --->   Operation 100 'zext' 'zext_ln544_4' <Predicate = (!icmp_ln887_14)> <Delay = 0.00>
ST_12 : Operation 101 [1/1] (0.00ns)   --->   "%tmp_hist_0_addr_2 = getelementptr [256 x i32]* %tmp_hist_0, i64 0, i64 %zext_ln544_4" [D:/Xilinx/xfopencv-master/include\imgproc/xf_histogram.hpp:114]   --->   Operation 101 'getelementptr' 'tmp_hist_0_addr_2' <Predicate = (!icmp_ln887_14)> <Delay = 0.00>
ST_12 : Operation 102 [2/2] (3.25ns)   --->   "%tmp_hist_0_load = load i32* %tmp_hist_0_addr_2, align 4" [D:/Xilinx/xfopencv-master/include\imgproc/xf_histogram.hpp:114]   --->   Operation 102 'load' 'tmp_hist_0_load' <Predicate = (!icmp_ln887_14)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_12 : Operation 103 [1/1] (0.00ns)   --->   "%tmp_hist1_0_addr_2 = getelementptr [256 x i32]* %tmp_hist1_0, i64 0, i64 %zext_ln544_4" [D:/Xilinx/xfopencv-master/include\imgproc/xf_histogram.hpp:114]   --->   Operation 103 'getelementptr' 'tmp_hist1_0_addr_2' <Predicate = (!icmp_ln887_14)> <Delay = 0.00>
ST_12 : Operation 104 [2/2] (3.25ns)   --->   "%tmp_hist1_0_load = load i32* %tmp_hist1_0_addr_2, align 4" [D:/Xilinx/xfopencv-master/include\imgproc/xf_histogram.hpp:114]   --->   Operation 104 'load' 'tmp_hist1_0_load' <Predicate = (!icmp_ln887_14)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 13 <SV = 7> <Delay = 9.06>
ST_13 : Operation 105 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str168) nounwind" [D:/Xilinx/xfopencv-master/include\imgproc/xf_histogram.hpp:107]   --->   Operation 105 'specloopname' <Predicate = (!icmp_ln887_14)> <Delay = 0.00>
ST_13 : Operation 106 [1/1] (0.00ns)   --->   "%tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([10 x i8]* @p_str168)" [D:/Xilinx/xfopencv-master/include\imgproc/xf_histogram.hpp:107]   --->   Operation 106 'specregionbegin' 'tmp_3' <Predicate = (!icmp_ln887_14)> <Delay = 0.00>
ST_13 : Operation 107 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [D:/Xilinx/xfopencv-master/include\imgproc/xf_histogram.hpp:108]   --->   Operation 107 'specpipeline' <Predicate = (!icmp_ln887_14)> <Delay = 0.00>
ST_13 : Operation 108 [1/1] (0.00ns)   --->   "%hist_array_addr = getelementptr [256 x i32]* %hist_array, i64 0, i64 %zext_ln544_4" [D:/Xilinx/xfopencv-master/include\imgproc/xf_histogram.hpp:124]   --->   Operation 108 'getelementptr' 'hist_array_addr' <Predicate = (!icmp_ln887_14)> <Delay = 0.00>
ST_13 : Operation 109 [1/2] (3.25ns)   --->   "%tmp_hist_0_load = load i32* %tmp_hist_0_addr_2, align 4" [D:/Xilinx/xfopencv-master/include\imgproc/xf_histogram.hpp:114]   --->   Operation 109 'load' 'tmp_hist_0_load' <Predicate = (!icmp_ln887_14)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_13 : Operation 110 [1/2] (3.25ns)   --->   "%tmp_hist1_0_load = load i32* %tmp_hist1_0_addr_2, align 4" [D:/Xilinx/xfopencv-master/include\imgproc/xf_histogram.hpp:114]   --->   Operation 110 'load' 'tmp_hist1_0_load' <Predicate = (!icmp_ln887_14)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_13 : Operation 111 [1/1] (2.55ns)   --->   "%add_ln115 = add i32 %tmp_hist1_0_load, %tmp_hist_0_load" [D:/Xilinx/xfopencv-master/include\imgproc/xf_histogram.hpp:115]   --->   Operation 111 'add' 'add_ln115' <Predicate = (!icmp_ln887_14)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 112 [1/1] (3.25ns)   --->   "store i32 %add_ln115, i32* %hist_array_addr, align 4" [D:/Xilinx/xfopencv-master/include\imgproc/xf_histogram.hpp:124]   --->   Operation 112 'store' <Predicate = (!icmp_ln887_14)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_13 : Operation 113 [1/1] (0.00ns)   --->   "%empty_101 = call i32 (...)* @_ssdm_op_SpecRegionEnd([10 x i8]* @p_str168, i32 %tmp_3)" [D:/Xilinx/xfopencv-master/include\imgproc/xf_histogram.hpp:132]   --->   Operation 113 'specregionend' 'empty_101' <Predicate = (!icmp_ln887_14)> <Delay = 0.00>
ST_13 : Operation 114 [1/1] (0.00ns)   --->   "br label %.preheader" [D:/Xilinx/xfopencv-master/include\imgproc/xf_histogram.hpp:106]   --->   Operation 114 'br' <Predicate = (!icmp_ln887_14)> <Delay = 0.00>

State 14 <SV = 7> <Delay = 0.00>
ST_14 : Operation 115 [1/1] (0.00ns)   --->   "ret void" [D:/Xilinx/xfopencv-master/include\imgproc/xf_histogram.hpp:134]   --->   Operation 115 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p_src_mat_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ hist_array]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0      (specinterface    ) [ 000000000000000]
specinterface_ln0      (specinterface    ) [ 000000000000000]
tmp_hist_0             (alloca           ) [ 001111111111110]
tmp_hist1_0            (alloca           ) [ 001111111111110]
br_ln0                 (br               ) [ 011000000000000]
phi_ln47               (phi              ) [ 001000000000000]
add_ln47               (add              ) [ 011000000000000]
zext_ln47              (zext             ) [ 000000000000000]
tmp_hist_0_addr        (getelementptr    ) [ 000000000000000]
store_ln47             (store            ) [ 000000000000000]
icmp_ln47              (icmp             ) [ 001000000000000]
specloopname_ln0       (specloopname     ) [ 000000000000000]
speclooptripcount_ln0  (speclooptripcount) [ 000000000000000]
br_ln47                (br               ) [ 011000000000000]
br_ln48                (br               ) [ 001100000000000]
phi_ln48               (phi              ) [ 000100000000000]
add_ln48               (add              ) [ 001100000000000]
zext_ln48              (zext             ) [ 000000000000000]
tmp_hist1_0_addr       (getelementptr    ) [ 000000000000000]
store_ln48             (store            ) [ 000000000000000]
icmp_ln48              (icmp             ) [ 000110000000000]
specloopname_ln0       (specloopname     ) [ 000000000000000]
speclooptripcount_ln0  (speclooptripcount) [ 000000000000000]
br_ln48                (br               ) [ 001100000000000]
br_ln56                (br               ) [ 000110000000000]
t_V                    (phi              ) [ 000010000000000]
icmp_ln887             (icmp             ) [ 000010000000000]
i_V                    (add              ) [ 000110000000000]
br_ln56                (br               ) [ 000000000000000]
specloopname_ln57      (specloopname     ) [ 000000000000000]
tmp                    (specregionbegin  ) [ 000000000000000]
specpipeline_ln58      (specpipeline     ) [ 000000000000000]
zext_ln544             (zext             ) [ 000000000000000]
tmp_s                  (specregionbegin  ) [ 000000000000000]
speclooptripcount_ln61 (speclooptripcount) [ 000000000000000]
tmp_hist_0_addr_1      (getelementptr    ) [ 000000000000000]
store_ln62             (store            ) [ 000000000000000]
tmp_hist1_0_addr_1     (getelementptr    ) [ 000000000000000]
store_ln63             (store            ) [ 000000000000000]
empty                  (specregionend    ) [ 000000000000000]
empty_97               (specregionend    ) [ 000000000000000]
br_ln56                (br               ) [ 000110000000000]
br_ln68                (br               ) [ 000001111111000]
t_V_6                  (phi              ) [ 000000100000000]
icmp_ln887_12          (icmp             ) [ 000000111111110]
row_V                  (add              ) [ 000001111111000]
br_ln68                (br               ) [ 000000000000000]
specloopname_ln69      (specloopname     ) [ 000000000000000]
tmp_1                  (specregionbegin  ) [ 000000011111000]
speclooptripcount_ln70 (speclooptripcount) [ 000000000000000]
br_ln72                (br               ) [ 000000111111000]
br_ln106               (br               ) [ 000000111111110]
p_0396_0               (phi              ) [ 000000011000000]
icmp_ln887_13          (icmp             ) [ 000000111111000]
br_ln72                (br               ) [ 000000000000000]
in_buf_V               (read             ) [ 000000000000000]
zext_ln544_5           (zext             ) [ 000000000000000]
tmp_hist_0_addr_3      (getelementptr    ) [ 000000010100000]
col_V                  (add              ) [ 000000111111000]
in_buf1_V              (read             ) [ 000000000000000]
tmp_hist_0_load_1      (load             ) [ 000000000000000]
zext_ln544_6           (zext             ) [ 000000000000000]
tmp_hist1_0_addr_3     (getelementptr    ) [ 000000001010000]
add_ln97               (add              ) [ 000000000000000]
store_ln97             (store            ) [ 000000000000000]
specloopname_ln73      (specloopname     ) [ 000000000000000]
tmp_2                  (specregionbegin  ) [ 000000000000000]
specpipeline_ln74      (specpipeline     ) [ 000000000000000]
speclooptripcount_ln76 (speclooptripcount) [ 000000000000000]
tmp_4                  (specregionbegin  ) [ 000000000000000]
tmp_hist1_0_load_1     (load             ) [ 000000000000000]
add_ln99               (add              ) [ 000000000000000]
store_ln99             (store            ) [ 000000000000000]
empty_98               (specregionend    ) [ 000000000000000]
empty_99               (specregionend    ) [ 000000000000000]
br_ln72                (br               ) [ 000000111111000]
empty_100              (specregionend    ) [ 000000000000000]
br_ln68                (br               ) [ 000001111111000]
t_V_7                  (phi              ) [ 000000000000100]
icmp_ln887_14          (icmp             ) [ 000000000000110]
speclooptripcount_ln0  (speclooptripcount) [ 000000000000000]
i_V_1                  (add              ) [ 000000100000110]
br_ln106               (br               ) [ 000000000000000]
zext_ln544_4           (zext             ) [ 000000000000110]
tmp_hist_0_addr_2      (getelementptr    ) [ 000000000000110]
tmp_hist1_0_addr_2     (getelementptr    ) [ 000000000000110]
specloopname_ln107     (specloopname     ) [ 000000000000000]
tmp_3                  (specregionbegin  ) [ 000000000000000]
specpipeline_ln108     (specpipeline     ) [ 000000000000000]
hist_array_addr        (getelementptr    ) [ 000000000000000]
tmp_hist_0_load        (load             ) [ 000000000000000]
tmp_hist1_0_load       (load             ) [ 000000000000000]
add_ln115              (add              ) [ 000000000000000]
store_ln124            (store            ) [ 000000000000000]
empty_101              (specregionend    ) [ 000000000000000]
br_ln106               (br               ) [ 000000100000110]
ret_ln134              (ret              ) [ 000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p_src_mat_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_src_mat_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="hist_array">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="hist_array"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str153"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="memset_tmp_hist_str"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="memset_tmp_hist1_str"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str163"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str164"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str165"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str166"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str167"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str168"/></StgValue>
</bind>
</comp>

<comp id="80" class="1004" name="tmp_hist_0_alloca_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_hist_0/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="tmp_hist1_0_alloca_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_hist1_0/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="grp_read_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="8" slack="0"/>
<pin id="90" dir="0" index="1" bw="8" slack="0"/>
<pin id="91" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_buf_V/8 in_buf1_V/9 "/>
</bind>
</comp>

<comp id="94" class="1004" name="tmp_hist_0_addr_gep_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="96" dir="0" index="1" bw="1" slack="0"/>
<pin id="97" dir="0" index="2" bw="8" slack="0"/>
<pin id="98" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="tmp_hist_0_addr/2 "/>
</bind>
</comp>

<comp id="100" class="1004" name="grp_access_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="8" slack="0"/>
<pin id="102" dir="0" index="1" bw="32" slack="0"/>
<pin id="103" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="104" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln47/2 store_ln62/4 tmp_hist_0_load_1/8 store_ln97/9 tmp_hist_0_load/12 "/>
</bind>
</comp>

<comp id="107" class="1004" name="tmp_hist1_0_addr_gep_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="109" dir="0" index="1" bw="1" slack="0"/>
<pin id="110" dir="0" index="2" bw="8" slack="0"/>
<pin id="111" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="tmp_hist1_0_addr/3 "/>
</bind>
</comp>

<comp id="113" class="1004" name="grp_access_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="8" slack="0"/>
<pin id="115" dir="0" index="1" bw="32" slack="0"/>
<pin id="116" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="117" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln48/3 store_ln63/4 tmp_hist1_0_load_1/9 store_ln99/10 tmp_hist1_0_load/12 "/>
</bind>
</comp>

<comp id="120" class="1004" name="tmp_hist_0_addr_1_gep_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="122" dir="0" index="1" bw="1" slack="0"/>
<pin id="123" dir="0" index="2" bw="9" slack="0"/>
<pin id="124" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="tmp_hist_0_addr_1/4 "/>
</bind>
</comp>

<comp id="127" class="1004" name="tmp_hist1_0_addr_1_gep_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="129" dir="0" index="1" bw="1" slack="0"/>
<pin id="130" dir="0" index="2" bw="9" slack="0"/>
<pin id="131" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="tmp_hist1_0_addr_1/4 "/>
</bind>
</comp>

<comp id="134" class="1004" name="tmp_hist_0_addr_3_gep_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="136" dir="0" index="1" bw="1" slack="0"/>
<pin id="137" dir="0" index="2" bw="8" slack="0"/>
<pin id="138" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="tmp_hist_0_addr_3/8 "/>
</bind>
</comp>

<comp id="141" class="1004" name="tmp_hist1_0_addr_3_gep_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="143" dir="0" index="1" bw="1" slack="0"/>
<pin id="144" dir="0" index="2" bw="8" slack="0"/>
<pin id="145" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="tmp_hist1_0_addr_3/9 "/>
</bind>
</comp>

<comp id="148" class="1004" name="tmp_hist_0_addr_2_gep_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="150" dir="0" index="1" bw="1" slack="0"/>
<pin id="151" dir="0" index="2" bw="9" slack="0"/>
<pin id="152" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="tmp_hist_0_addr_2/12 "/>
</bind>
</comp>

<comp id="155" class="1004" name="tmp_hist1_0_addr_2_gep_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="157" dir="0" index="1" bw="1" slack="0"/>
<pin id="158" dir="0" index="2" bw="9" slack="0"/>
<pin id="159" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="tmp_hist1_0_addr_2/12 "/>
</bind>
</comp>

<comp id="162" class="1004" name="hist_array_addr_gep_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="32" slack="0"/>
<pin id="164" dir="0" index="1" bw="1" slack="0"/>
<pin id="165" dir="0" index="2" bw="9" slack="1"/>
<pin id="166" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="hist_array_addr/13 "/>
</bind>
</comp>

<comp id="169" class="1004" name="store_ln124_access_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="8" slack="0"/>
<pin id="171" dir="0" index="1" bw="32" slack="0"/>
<pin id="172" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="173" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln124/13 "/>
</bind>
</comp>

<comp id="175" class="1005" name="phi_ln47_reg_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="8" slack="1"/>
<pin id="177" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="phi_ln47 (phireg) "/>
</bind>
</comp>

<comp id="179" class="1004" name="phi_ln47_phi_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="1" slack="1"/>
<pin id="181" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="182" dir="0" index="2" bw="8" slack="0"/>
<pin id="183" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="184" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_ln47/2 "/>
</bind>
</comp>

<comp id="186" class="1005" name="phi_ln48_reg_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="8" slack="1"/>
<pin id="188" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="phi_ln48 (phireg) "/>
</bind>
</comp>

<comp id="190" class="1004" name="phi_ln48_phi_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="8" slack="0"/>
<pin id="192" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="193" dir="0" index="2" bw="1" slack="1"/>
<pin id="194" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="195" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_ln48/3 "/>
</bind>
</comp>

<comp id="197" class="1005" name="t_V_reg_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="9" slack="1"/>
<pin id="199" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="t_V (phireg) "/>
</bind>
</comp>

<comp id="201" class="1004" name="t_V_phi_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="9" slack="0"/>
<pin id="203" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="204" dir="0" index="2" bw="1" slack="1"/>
<pin id="205" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="206" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="t_V/4 "/>
</bind>
</comp>

<comp id="208" class="1005" name="t_V_6_reg_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="8" slack="1"/>
<pin id="210" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="t_V_6 (phireg) "/>
</bind>
</comp>

<comp id="212" class="1004" name="t_V_6_phi_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="8" slack="0"/>
<pin id="214" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="215" dir="0" index="2" bw="1" slack="1"/>
<pin id="216" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="217" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="t_V_6/6 "/>
</bind>
</comp>

<comp id="219" class="1005" name="p_0396_0_reg_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="9" slack="1"/>
<pin id="221" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="p_0396_0 (phireg) "/>
</bind>
</comp>

<comp id="223" class="1004" name="p_0396_0_phi_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="1" slack="1"/>
<pin id="225" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="226" dir="0" index="2" bw="9" slack="1"/>
<pin id="227" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="228" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_0396_0/7 "/>
</bind>
</comp>

<comp id="231" class="1005" name="t_V_7_reg_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="9" slack="1"/>
<pin id="233" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="t_V_7 (phireg) "/>
</bind>
</comp>

<comp id="235" class="1004" name="t_V_7_phi_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="9" slack="0"/>
<pin id="237" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="238" dir="0" index="2" bw="1" slack="1"/>
<pin id="239" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="240" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="t_V_7/12 "/>
</bind>
</comp>

<comp id="242" class="1004" name="add_ln47_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="8" slack="0"/>
<pin id="244" dir="0" index="1" bw="1" slack="0"/>
<pin id="245" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln47/2 "/>
</bind>
</comp>

<comp id="248" class="1004" name="zext_ln47_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="8" slack="0"/>
<pin id="250" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln47/2 "/>
</bind>
</comp>

<comp id="253" class="1004" name="icmp_ln47_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="8" slack="0"/>
<pin id="255" dir="0" index="1" bw="1" slack="0"/>
<pin id="256" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln47/2 "/>
</bind>
</comp>

<comp id="259" class="1004" name="add_ln48_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="8" slack="0"/>
<pin id="261" dir="0" index="1" bw="1" slack="0"/>
<pin id="262" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln48/3 "/>
</bind>
</comp>

<comp id="265" class="1004" name="zext_ln48_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="8" slack="0"/>
<pin id="267" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln48/3 "/>
</bind>
</comp>

<comp id="270" class="1004" name="icmp_ln48_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="8" slack="0"/>
<pin id="272" dir="0" index="1" bw="1" slack="0"/>
<pin id="273" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln48/3 "/>
</bind>
</comp>

<comp id="276" class="1004" name="icmp_ln887_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="9" slack="0"/>
<pin id="278" dir="0" index="1" bw="9" slack="0"/>
<pin id="279" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln887/4 "/>
</bind>
</comp>

<comp id="282" class="1004" name="i_V_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="9" slack="0"/>
<pin id="284" dir="0" index="1" bw="1" slack="0"/>
<pin id="285" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_V/4 "/>
</bind>
</comp>

<comp id="288" class="1004" name="zext_ln544_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="9" slack="0"/>
<pin id="290" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln544/4 "/>
</bind>
</comp>

<comp id="294" class="1004" name="icmp_ln887_12_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="8" slack="0"/>
<pin id="296" dir="0" index="1" bw="8" slack="0"/>
<pin id="297" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln887_12/6 "/>
</bind>
</comp>

<comp id="300" class="1004" name="row_V_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="8" slack="0"/>
<pin id="302" dir="0" index="1" bw="1" slack="0"/>
<pin id="303" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="row_V/6 "/>
</bind>
</comp>

<comp id="306" class="1004" name="icmp_ln887_13_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="9" slack="0"/>
<pin id="308" dir="0" index="1" bw="9" slack="0"/>
<pin id="309" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln887_13/7 "/>
</bind>
</comp>

<comp id="312" class="1004" name="zext_ln544_5_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="8" slack="0"/>
<pin id="314" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln544_5/8 "/>
</bind>
</comp>

<comp id="317" class="1004" name="col_V_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="9" slack="1"/>
<pin id="319" dir="0" index="1" bw="3" slack="0"/>
<pin id="320" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="col_V/8 "/>
</bind>
</comp>

<comp id="323" class="1004" name="zext_ln544_6_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="8" slack="0"/>
<pin id="325" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln544_6/9 "/>
</bind>
</comp>

<comp id="328" class="1004" name="add_ln97_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="32" slack="0"/>
<pin id="330" dir="0" index="1" bw="1" slack="0"/>
<pin id="331" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln97/9 "/>
</bind>
</comp>

<comp id="335" class="1004" name="add_ln99_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="32" slack="0"/>
<pin id="337" dir="0" index="1" bw="1" slack="0"/>
<pin id="338" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln99/10 "/>
</bind>
</comp>

<comp id="342" class="1004" name="icmp_ln887_14_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="9" slack="0"/>
<pin id="344" dir="0" index="1" bw="9" slack="0"/>
<pin id="345" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln887_14/12 "/>
</bind>
</comp>

<comp id="348" class="1004" name="i_V_1_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="9" slack="0"/>
<pin id="350" dir="0" index="1" bw="1" slack="0"/>
<pin id="351" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_V_1/12 "/>
</bind>
</comp>

<comp id="354" class="1004" name="zext_ln544_4_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="9" slack="0"/>
<pin id="356" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln544_4/12 "/>
</bind>
</comp>

<comp id="360" class="1004" name="add_ln115_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="32" slack="0"/>
<pin id="362" dir="0" index="1" bw="32" slack="0"/>
<pin id="363" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln115/13 "/>
</bind>
</comp>

<comp id="367" class="1005" name="add_ln47_reg_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="8" slack="0"/>
<pin id="369" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="add_ln47 "/>
</bind>
</comp>

<comp id="375" class="1005" name="add_ln48_reg_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="8" slack="0"/>
<pin id="377" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="add_ln48 "/>
</bind>
</comp>

<comp id="380" class="1005" name="icmp_ln48_reg_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="1" slack="1"/>
<pin id="382" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln48 "/>
</bind>
</comp>

<comp id="387" class="1005" name="i_V_reg_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="9" slack="0"/>
<pin id="389" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="i_V "/>
</bind>
</comp>

<comp id="392" class="1005" name="icmp_ln887_12_reg_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="1" slack="1"/>
<pin id="394" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln887_12 "/>
</bind>
</comp>

<comp id="396" class="1005" name="row_V_reg_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="8" slack="0"/>
<pin id="398" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="row_V "/>
</bind>
</comp>

<comp id="401" class="1005" name="icmp_ln887_13_reg_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="1" slack="1"/>
<pin id="403" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln887_13 "/>
</bind>
</comp>

<comp id="405" class="1005" name="tmp_hist_0_addr_3_reg_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="8" slack="1"/>
<pin id="407" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_hist_0_addr_3 "/>
</bind>
</comp>

<comp id="410" class="1005" name="col_V_reg_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="9" slack="1"/>
<pin id="412" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="col_V "/>
</bind>
</comp>

<comp id="415" class="1005" name="tmp_hist1_0_addr_3_reg_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="8" slack="1"/>
<pin id="417" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_hist1_0_addr_3 "/>
</bind>
</comp>

<comp id="420" class="1005" name="icmp_ln887_14_reg_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="1" slack="1"/>
<pin id="422" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln887_14 "/>
</bind>
</comp>

<comp id="424" class="1005" name="i_V_1_reg_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="9" slack="0"/>
<pin id="426" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="i_V_1 "/>
</bind>
</comp>

<comp id="429" class="1005" name="zext_ln544_4_reg_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="64" slack="1"/>
<pin id="431" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln544_4 "/>
</bind>
</comp>

<comp id="434" class="1005" name="tmp_hist_0_addr_2_reg_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="8" slack="1"/>
<pin id="436" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_hist_0_addr_2 "/>
</bind>
</comp>

<comp id="439" class="1005" name="tmp_hist1_0_addr_2_reg_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="8" slack="1"/>
<pin id="441" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_hist1_0_addr_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="83"><net_src comp="18" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="87"><net_src comp="18" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="92"><net_src comp="68" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="93"><net_src comp="0" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="99"><net_src comp="24" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="105"><net_src comp="8" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="106"><net_src comp="94" pin="3"/><net_sink comp="100" pin=0"/></net>

<net id="112"><net_src comp="24" pin="0"/><net_sink comp="107" pin=1"/></net>

<net id="118"><net_src comp="8" pin="0"/><net_sink comp="113" pin=1"/></net>

<net id="119"><net_src comp="107" pin="3"/><net_sink comp="113" pin=0"/></net>

<net id="125"><net_src comp="24" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="126"><net_src comp="120" pin="3"/><net_sink comp="100" pin=0"/></net>

<net id="132"><net_src comp="24" pin="0"/><net_sink comp="127" pin=1"/></net>

<net id="133"><net_src comp="127" pin="3"/><net_sink comp="113" pin=0"/></net>

<net id="139"><net_src comp="24" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="140"><net_src comp="134" pin="3"/><net_sink comp="100" pin=0"/></net>

<net id="146"><net_src comp="24" pin="0"/><net_sink comp="141" pin=1"/></net>

<net id="147"><net_src comp="141" pin="3"/><net_sink comp="113" pin=0"/></net>

<net id="153"><net_src comp="24" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="154"><net_src comp="148" pin="3"/><net_sink comp="100" pin=0"/></net>

<net id="160"><net_src comp="24" pin="0"/><net_sink comp="155" pin=1"/></net>

<net id="161"><net_src comp="155" pin="3"/><net_sink comp="113" pin=0"/></net>

<net id="167"><net_src comp="2" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="168"><net_src comp="24" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="174"><net_src comp="162" pin="3"/><net_sink comp="169" pin=0"/></net>

<net id="178"><net_src comp="20" pin="0"/><net_sink comp="175" pin=0"/></net>

<net id="185"><net_src comp="175" pin="1"/><net_sink comp="179" pin=0"/></net>

<net id="189"><net_src comp="20" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="196"><net_src comp="186" pin="1"/><net_sink comp="190" pin=2"/></net>

<net id="200"><net_src comp="38" pin="0"/><net_sink comp="197" pin=0"/></net>

<net id="207"><net_src comp="197" pin="1"/><net_sink comp="201" pin=2"/></net>

<net id="211"><net_src comp="20" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="218"><net_src comp="208" pin="1"/><net_sink comp="212" pin=2"/></net>

<net id="222"><net_src comp="38" pin="0"/><net_sink comp="219" pin=0"/></net>

<net id="229"><net_src comp="219" pin="1"/><net_sink comp="223" pin=0"/></net>

<net id="230"><net_src comp="223" pin="4"/><net_sink comp="219" pin=0"/></net>

<net id="234"><net_src comp="38" pin="0"/><net_sink comp="231" pin=0"/></net>

<net id="241"><net_src comp="231" pin="1"/><net_sink comp="235" pin=2"/></net>

<net id="246"><net_src comp="179" pin="4"/><net_sink comp="242" pin=0"/></net>

<net id="247"><net_src comp="22" pin="0"/><net_sink comp="242" pin=1"/></net>

<net id="251"><net_src comp="179" pin="4"/><net_sink comp="248" pin=0"/></net>

<net id="252"><net_src comp="248" pin="1"/><net_sink comp="94" pin=2"/></net>

<net id="257"><net_src comp="179" pin="4"/><net_sink comp="253" pin=0"/></net>

<net id="258"><net_src comp="26" pin="0"/><net_sink comp="253" pin=1"/></net>

<net id="263"><net_src comp="190" pin="4"/><net_sink comp="259" pin=0"/></net>

<net id="264"><net_src comp="22" pin="0"/><net_sink comp="259" pin=1"/></net>

<net id="268"><net_src comp="190" pin="4"/><net_sink comp="265" pin=0"/></net>

<net id="269"><net_src comp="265" pin="1"/><net_sink comp="107" pin=2"/></net>

<net id="274"><net_src comp="190" pin="4"/><net_sink comp="270" pin=0"/></net>

<net id="275"><net_src comp="26" pin="0"/><net_sink comp="270" pin=1"/></net>

<net id="280"><net_src comp="201" pin="4"/><net_sink comp="276" pin=0"/></net>

<net id="281"><net_src comp="40" pin="0"/><net_sink comp="276" pin=1"/></net>

<net id="286"><net_src comp="201" pin="4"/><net_sink comp="282" pin=0"/></net>

<net id="287"><net_src comp="42" pin="0"/><net_sink comp="282" pin=1"/></net>

<net id="291"><net_src comp="201" pin="4"/><net_sink comp="288" pin=0"/></net>

<net id="292"><net_src comp="288" pin="1"/><net_sink comp="120" pin=2"/></net>

<net id="293"><net_src comp="288" pin="1"/><net_sink comp="127" pin=2"/></net>

<net id="298"><net_src comp="212" pin="4"/><net_sink comp="294" pin=0"/></net>

<net id="299"><net_src comp="60" pin="0"/><net_sink comp="294" pin=1"/></net>

<net id="304"><net_src comp="212" pin="4"/><net_sink comp="300" pin=0"/></net>

<net id="305"><net_src comp="22" pin="0"/><net_sink comp="300" pin=1"/></net>

<net id="310"><net_src comp="223" pin="4"/><net_sink comp="306" pin=0"/></net>

<net id="311"><net_src comp="66" pin="0"/><net_sink comp="306" pin=1"/></net>

<net id="315"><net_src comp="88" pin="2"/><net_sink comp="312" pin=0"/></net>

<net id="316"><net_src comp="312" pin="1"/><net_sink comp="134" pin=2"/></net>

<net id="321"><net_src comp="219" pin="1"/><net_sink comp="317" pin=0"/></net>

<net id="322"><net_src comp="70" pin="0"/><net_sink comp="317" pin=1"/></net>

<net id="326"><net_src comp="88" pin="2"/><net_sink comp="323" pin=0"/></net>

<net id="327"><net_src comp="323" pin="1"/><net_sink comp="141" pin=2"/></net>

<net id="332"><net_src comp="100" pin="3"/><net_sink comp="328" pin=0"/></net>

<net id="333"><net_src comp="52" pin="0"/><net_sink comp="328" pin=1"/></net>

<net id="334"><net_src comp="328" pin="2"/><net_sink comp="100" pin=1"/></net>

<net id="339"><net_src comp="113" pin="3"/><net_sink comp="335" pin=0"/></net>

<net id="340"><net_src comp="52" pin="0"/><net_sink comp="335" pin=1"/></net>

<net id="341"><net_src comp="335" pin="2"/><net_sink comp="113" pin=1"/></net>

<net id="346"><net_src comp="235" pin="4"/><net_sink comp="342" pin=0"/></net>

<net id="347"><net_src comp="40" pin="0"/><net_sink comp="342" pin=1"/></net>

<net id="352"><net_src comp="235" pin="4"/><net_sink comp="348" pin=0"/></net>

<net id="353"><net_src comp="42" pin="0"/><net_sink comp="348" pin=1"/></net>

<net id="357"><net_src comp="235" pin="4"/><net_sink comp="354" pin=0"/></net>

<net id="358"><net_src comp="354" pin="1"/><net_sink comp="148" pin=2"/></net>

<net id="359"><net_src comp="354" pin="1"/><net_sink comp="155" pin=2"/></net>

<net id="364"><net_src comp="113" pin="3"/><net_sink comp="360" pin=0"/></net>

<net id="365"><net_src comp="100" pin="3"/><net_sink comp="360" pin=1"/></net>

<net id="366"><net_src comp="360" pin="2"/><net_sink comp="169" pin=1"/></net>

<net id="370"><net_src comp="242" pin="2"/><net_sink comp="367" pin=0"/></net>

<net id="371"><net_src comp="367" pin="1"/><net_sink comp="179" pin=2"/></net>

<net id="378"><net_src comp="259" pin="2"/><net_sink comp="375" pin=0"/></net>

<net id="379"><net_src comp="375" pin="1"/><net_sink comp="190" pin=0"/></net>

<net id="383"><net_src comp="270" pin="2"/><net_sink comp="380" pin=0"/></net>

<net id="390"><net_src comp="282" pin="2"/><net_sink comp="387" pin=0"/></net>

<net id="391"><net_src comp="387" pin="1"/><net_sink comp="201" pin=0"/></net>

<net id="395"><net_src comp="294" pin="2"/><net_sink comp="392" pin=0"/></net>

<net id="399"><net_src comp="300" pin="2"/><net_sink comp="396" pin=0"/></net>

<net id="400"><net_src comp="396" pin="1"/><net_sink comp="212" pin=0"/></net>

<net id="404"><net_src comp="306" pin="2"/><net_sink comp="401" pin=0"/></net>

<net id="408"><net_src comp="134" pin="3"/><net_sink comp="405" pin=0"/></net>

<net id="409"><net_src comp="405" pin="1"/><net_sink comp="100" pin=0"/></net>

<net id="413"><net_src comp="317" pin="2"/><net_sink comp="410" pin=0"/></net>

<net id="414"><net_src comp="410" pin="1"/><net_sink comp="223" pin=2"/></net>

<net id="418"><net_src comp="141" pin="3"/><net_sink comp="415" pin=0"/></net>

<net id="419"><net_src comp="415" pin="1"/><net_sink comp="113" pin=0"/></net>

<net id="423"><net_src comp="342" pin="2"/><net_sink comp="420" pin=0"/></net>

<net id="427"><net_src comp="348" pin="2"/><net_sink comp="424" pin=0"/></net>

<net id="428"><net_src comp="424" pin="1"/><net_sink comp="235" pin=0"/></net>

<net id="432"><net_src comp="354" pin="1"/><net_sink comp="429" pin=0"/></net>

<net id="433"><net_src comp="429" pin="1"/><net_sink comp="162" pin=2"/></net>

<net id="437"><net_src comp="148" pin="3"/><net_sink comp="434" pin=0"/></net>

<net id="438"><net_src comp="434" pin="1"/><net_sink comp="100" pin=0"/></net>

<net id="442"><net_src comp="155" pin="3"/><net_sink comp="439" pin=0"/></net>

<net id="443"><net_src comp="439" pin="1"/><net_sink comp="113" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: hist_array | {13 }
 - Input state : 
	Port: xFHistogramKernel : p_src_mat_data_V | {8 9 }
  - Chain level:
	State 1
	State 2
		add_ln47 : 1
		zext_ln47 : 1
		tmp_hist_0_addr : 2
		store_ln47 : 3
		icmp_ln47 : 1
		br_ln47 : 2
	State 3
		add_ln48 : 1
		zext_ln48 : 1
		tmp_hist1_0_addr : 2
		store_ln48 : 3
		icmp_ln48 : 1
		br_ln48 : 2
	State 4
		icmp_ln887 : 1
		i_V : 1
		br_ln56 : 2
		zext_ln544 : 1
		tmp_hist_0_addr_1 : 2
		store_ln62 : 3
		tmp_hist1_0_addr_1 : 2
		store_ln63 : 3
		empty : 1
		empty_97 : 1
	State 5
	State 6
		icmp_ln887_12 : 1
		row_V : 1
		br_ln68 : 2
	State 7
		icmp_ln887_13 : 1
		br_ln72 : 2
	State 8
		tmp_hist_0_addr_3 : 1
		tmp_hist_0_load_1 : 2
	State 9
		tmp_hist1_0_addr_3 : 1
		tmp_hist1_0_load_1 : 2
		add_ln97 : 1
		store_ln97 : 2
	State 10
		add_ln99 : 1
		store_ln99 : 2
		empty_98 : 1
		empty_99 : 1
	State 11
	State 12
		icmp_ln887_14 : 1
		i_V_1 : 1
		br_ln106 : 2
		zext_ln544_4 : 1
		tmp_hist_0_addr_2 : 2
		tmp_hist_0_load : 3
		tmp_hist1_0_addr_2 : 2
		tmp_hist1_0_load : 3
	State 13
		add_ln115 : 1
		store_ln124 : 2
		empty_101 : 1
	State 14


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|
| Operation|    Functional Unit   |    FF   |   LUT   |
|----------|----------------------|---------|---------|
|          |    add_ln47_fu_242   |    0    |    15   |
|          |    add_ln48_fu_259   |    0    |    15   |
|          |      i_V_fu_282      |    0    |    15   |
|          |     row_V_fu_300     |    0    |    15   |
|    add   |     col_V_fu_317     |    0    |    15   |
|          |    add_ln97_fu_328   |    0    |    39   |
|          |    add_ln99_fu_335   |    0    |    39   |
|          |     i_V_1_fu_348     |    0    |    15   |
|          |   add_ln115_fu_360   |    0    |    39   |
|----------|----------------------|---------|---------|
|          |   icmp_ln47_fu_253   |    0    |    11   |
|          |   icmp_ln48_fu_270   |    0    |    11   |
|   icmp   |   icmp_ln887_fu_276  |    0    |    13   |
|          | icmp_ln887_12_fu_294 |    0    |    11   |
|          | icmp_ln887_13_fu_306 |    0    |    13   |
|          | icmp_ln887_14_fu_342 |    0    |    13   |
|----------|----------------------|---------|---------|
|   read   |    grp_read_fu_88    |    0    |    0    |
|----------|----------------------|---------|---------|
|          |   zext_ln47_fu_248   |    0    |    0    |
|          |   zext_ln48_fu_265   |    0    |    0    |
|   zext   |   zext_ln544_fu_288  |    0    |    0    |
|          |  zext_ln544_5_fu_312 |    0    |    0    |
|          |  zext_ln544_6_fu_323 |    0    |    0    |
|          |  zext_ln544_4_fu_354 |    0    |    0    |
|----------|----------------------|---------|---------|
|   Total  |                      |    0    |   279   |
|----------|----------------------|---------|---------|

Memories:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+
|tmp_hist1_0|    1   |    0   |    0   |    0   |
| tmp_hist_0|    1   |    0   |    0   |    0   |
+-----------+--------+--------+--------+--------+
|   Total   |    2   |    0   |    0   |    0   |
+-----------+--------+--------+--------+--------+

* Register list:
+--------------------------+--------+
|                          |   FF   |
+--------------------------+--------+
|     add_ln47_reg_367     |    8   |
|     add_ln48_reg_375     |    8   |
|       col_V_reg_410      |    9   |
|       i_V_1_reg_424      |    9   |
|        i_V_reg_387       |    9   |
|     icmp_ln48_reg_380    |    1   |
|   icmp_ln887_12_reg_392  |    1   |
|   icmp_ln887_13_reg_401  |    1   |
|   icmp_ln887_14_reg_420  |    1   |
|     p_0396_0_reg_219     |    9   |
|     phi_ln47_reg_175     |    8   |
|     phi_ln48_reg_186     |    8   |
|       row_V_reg_396      |    8   |
|       t_V_6_reg_208      |    8   |
|       t_V_7_reg_231      |    9   |
|        t_V_reg_197       |    9   |
|tmp_hist1_0_addr_2_reg_439|    8   |
|tmp_hist1_0_addr_3_reg_415|    8   |
| tmp_hist_0_addr_2_reg_434|    8   |
| tmp_hist_0_addr_3_reg_405|    8   |
|   zext_ln544_4_reg_429   |   64   |
+--------------------------+--------+
|           Total          |   202  |
+--------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_100 |  p0  |   6  |   8  |   48   ||    33   |
| grp_access_fu_100 |  p1  |   2  |  32  |   64   ||    9    |
| grp_access_fu_113 |  p0  |   6  |   8  |   48   ||    33   |
| grp_access_fu_113 |  p1  |   2  |  32  |   64   ||    9    |
|  p_0396_0_reg_219 |  p0  |   2  |   9  |   18   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   242  ||  9.211  ||    93   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    -   |    0   |   279  |    -   |
|   Memory  |    2   |    -   |    0   |    0   |    0   |
|Multiplexer|    -   |    9   |    -   |   93   |    -   |
|  Register |    -   |    -   |   202  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    2   |    9   |   202  |   372  |    0   |
+-----------+--------+--------+--------+--------+--------+
