
****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:19 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source build_project.tcl
# set_part xcku035-fbva900-3-e 
INFO: [Coretcl 2-1500] The part has been set to 'xcku035-fbva900-3-e' for the current project only. Run set_part -help for more details. To evaluate different speed grades in the current design, use the set_speed_grade command, or use the open_checkpoint -part command to change the part used by an existing checkpoint design.
# read_verilog -sv  clk_gen.sv
# read_verilog -sv  fn_aes_ghash_multiplication.sv
# read_verilog -sv  fn_aes_encrypt_stage.sv
# read_verilog -sv  fn_aes_key_expansion.sv
# read_verilog -sv  aes_pipeline_stage1.sv
# read_verilog -sv  aes_pipeline_stage12.sv
# read_verilog -sv  aes_pipeline_stage13.sv
# read_verilog -sv  aes_pipeline_stage14.sv
# read_verilog -sv  aes_pipeline_stage2.sv
# read_verilog -sv  aes_pipeline_stage3.sv
# read_verilog -sv  aes_pipeline_stage4.sv
# read_verilog -sv  aes_pipeline_stage5.sv
# read_verilog -sv  aes_pipeline_stage6.sv
# read_verilog -sv  aes_pipeline_stage7.sv
# read_verilog -sv  aes_pipeline_stage8.sv
# read_verilog -sv  gcm_aes.sv
# read_verilog -sv  display.sv
# read_verilog -sv  aes.sv
# read_xdc constraints_artix_7.xdc
# synth_design -top aes
Command: synth_design -top aes
Starting synth_design
Using part: xcku035-fbva900-3-e
Attempting to get a license for feature 'Synthesis' and/or device 'xcku035'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcku035'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 10474 
WARNING: [Synth 8-1935] empty port in module declaration [/home/yu/projects/new_aes/tag/with_tag_running_out_of_LUTs/aes_pipeline_stage12.sv:4]
WARNING: [Synth 8-1935] empty port in module declaration [/home/yu/projects/new_aes/tag/with_tag_running_out_of_LUTs/aes_pipeline_stage13.sv:4]
WARNING: [Synth 8-1935] empty port in module declaration [/home/yu/projects/new_aes/tag/with_tag_running_out_of_LUTs/aes_pipeline_stage14.sv:4]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1100.691 ; gain = 168.305 ; free physical = 45499 ; free virtual = 67916
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'aes' [/home/yu/projects/new_aes/tag/with_tag_running_out_of_LUTs/aes.sv:4]
INFO: [Synth 8-638] synthesizing module 'clk_gen' [/home/yu/projects/new_aes/tag/with_tag_running_out_of_LUTs/clk_gen.sv:1]
INFO: [Synth 8-638] synthesizing module 'IBUF' [/home/yu/Vivado/Vivado/2016.4/scripts/rt/data/unisim_comp.v:14146]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-256] done synthesizing module 'IBUF' (1#1) [/home/yu/Vivado/Vivado/2016.4/scripts/rt/data/unisim_comp.v:14146]
INFO: [Synth 8-638] synthesizing module 'MMCME2_ADV' [/home/yu/Vivado/Vivado/2016.4/scripts/rt/data/unisim_comp.v:20414]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 15.000000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 10.000000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT1_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_USE_FINE_PS bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PSEN_INVERTED bound to: 1'b0 
	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter REF_JITTER2 bound to: 0.010000 - type: float 
	Parameter SS_EN bound to: FALSE - type: string 
	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-256] done synthesizing module 'MMCME2_ADV' (2#1) [/home/yu/Vivado/Vivado/2016.4/scripts/rt/data/unisim_comp.v:20414]
INFO: [Synth 8-638] synthesizing module 'BUFG' [/home/yu/Vivado/Vivado/2016.4/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'BUFG' (3#1) [/home/yu/Vivado/Vivado/2016.4/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'clk_gen' (4#1) [/home/yu/projects/new_aes/tag/with_tag_running_out_of_LUTs/clk_gen.sv:1]
INFO: [Synth 8-638] synthesizing module 'gcm_aes' [/home/yu/projects/new_aes/tag/with_tag_running_out_of_LUTs/gcm_aes.sv:9]
INFO: [Synth 8-638] synthesizing module 'aes_pipeline_stage1' [/home/yu/projects/new_aes/tag/with_tag_running_out_of_LUTs/aes_pipeline_stage1.sv:1]
INFO: [Synth 8-226] default block is never used [/home/yu/projects/new_aes/tag/with_tag_running_out_of_LUTs/fn_aes_key_expansion.sv:10]
INFO: [Synth 8-226] default block is never used [/home/yu/projects/new_aes/tag/with_tag_running_out_of_LUTs/fn_aes_key_expansion.sv:10]
INFO: [Synth 8-226] default block is never used [/home/yu/projects/new_aes/tag/with_tag_running_out_of_LUTs/fn_aes_key_expansion.sv:10]
INFO: [Synth 8-226] default block is never used [/home/yu/projects/new_aes/tag/with_tag_running_out_of_LUTs/fn_aes_key_expansion.sv:10]
INFO: [Synth 8-226] default block is never used [/home/yu/projects/new_aes/tag/with_tag_running_out_of_LUTs/fn_aes_key_expansion.sv:10]
INFO: [Synth 8-226] default block is never used [/home/yu/projects/new_aes/tag/with_tag_running_out_of_LUTs/fn_aes_key_expansion.sv:10]
INFO: [Synth 8-226] default block is never used [/home/yu/projects/new_aes/tag/with_tag_running_out_of_LUTs/fn_aes_key_expansion.sv:10]
INFO: [Synth 8-226] default block is never used [/home/yu/projects/new_aes/tag/with_tag_running_out_of_LUTs/fn_aes_key_expansion.sv:10]
INFO: [Synth 8-226] default block is never used [/home/yu/projects/new_aes/tag/with_tag_running_out_of_LUTs/fn_aes_key_expansion.sv:10]
INFO: [Synth 8-226] default block is never used [/home/yu/projects/new_aes/tag/with_tag_running_out_of_LUTs/fn_aes_key_expansion.sv:10]
INFO: [Synth 8-226] default block is never used [/home/yu/projects/new_aes/tag/with_tag_running_out_of_LUTs/fn_aes_key_expansion.sv:10]
INFO: [Synth 8-226] default block is never used [/home/yu/projects/new_aes/tag/with_tag_running_out_of_LUTs/fn_aes_key_expansion.sv:10]
INFO: [Synth 8-256] done synthesizing module 'aes_pipeline_stage1' (5#1) [/home/yu/projects/new_aes/tag/with_tag_running_out_of_LUTs/aes_pipeline_stage1.sv:1]
INFO: [Synth 8-638] synthesizing module 'aes_pipeline_stage2' [/home/yu/projects/new_aes/tag/with_tag_running_out_of_LUTs/aes_pipeline_stage2.sv:1]
INFO: [Synth 8-256] done synthesizing module 'aes_pipeline_stage2' (6#1) [/home/yu/projects/new_aes/tag/with_tag_running_out_of_LUTs/aes_pipeline_stage2.sv:1]
WARNING: [Synth 8-350] instance 'stage2' of module 'aes_pipeline_stage2' requires 17 connections, but only 16 given [/home/yu/projects/new_aes/tag/with_tag_running_out_of_LUTs/gcm_aes.sv:127]
INFO: [Synth 8-638] synthesizing module 'aes_pipeline_stage12' [/home/yu/projects/new_aes/tag/with_tag_running_out_of_LUTs/aes_pipeline_stage12.sv:1]
INFO: [Synth 8-226] default block is never used [/home/yu/projects/new_aes/tag/with_tag_running_out_of_LUTs/fn_aes_key_expansion.sv:10]
INFO: [Synth 8-226] default block is never used [/home/yu/projects/new_aes/tag/with_tag_running_out_of_LUTs/fn_aes_key_expansion.sv:10]
INFO: [Synth 8-226] default block is never used [/home/yu/projects/new_aes/tag/with_tag_running_out_of_LUTs/fn_aes_key_expansion.sv:10]
INFO: [Synth 8-226] default block is never used [/home/yu/projects/new_aes/tag/with_tag_running_out_of_LUTs/fn_aes_key_expansion.sv:10]
INFO: [Synth 8-226] default block is never used [/home/yu/projects/new_aes/tag/with_tag_running_out_of_LUTs/fn_aes_key_expansion.sv:10]
INFO: [Synth 8-226] default block is never used [/home/yu/projects/new_aes/tag/with_tag_running_out_of_LUTs/fn_aes_key_expansion.sv:10]
INFO: [Synth 8-226] default block is never used [/home/yu/projects/new_aes/tag/with_tag_running_out_of_LUTs/fn_aes_key_expansion.sv:10]
INFO: [Synth 8-226] default block is never used [/home/yu/projects/new_aes/tag/with_tag_running_out_of_LUTs/fn_aes_key_expansion.sv:10]
WARNING: [Synth 8-308] ignoring empty port [/home/yu/projects/new_aes/tag/with_tag_running_out_of_LUTs/aes_pipeline_stage12.sv:5]
INFO: [Synth 8-256] done synthesizing module 'aes_pipeline_stage12' (7#1) [/home/yu/projects/new_aes/tag/with_tag_running_out_of_LUTs/aes_pipeline_stage12.sv:1]
INFO: [Synth 8-638] synthesizing module 'aes_pipeline_stage3' [/home/yu/projects/new_aes/tag/with_tag_running_out_of_LUTs/aes_pipeline_stage3.sv:1]
INFO: [Synth 8-256] done synthesizing module 'aes_pipeline_stage3' (8#1) [/home/yu/projects/new_aes/tag/with_tag_running_out_of_LUTs/aes_pipeline_stage3.sv:1]
WARNING: [Synth 8-350] instance 'stage3' of module 'aes_pipeline_stage3' requires 18 connections, but only 17 given [/home/yu/projects/new_aes/tag/with_tag_running_out_of_LUTs/gcm_aes.sv:154]
INFO: [Synth 8-638] synthesizing module 'aes_pipeline_stage13' [/home/yu/projects/new_aes/tag/with_tag_running_out_of_LUTs/aes_pipeline_stage13.sv:1]
INFO: [Synth 8-226] default block is never used [/home/yu/projects/new_aes/tag/with_tag_running_out_of_LUTs/fn_aes_key_expansion.sv:10]
INFO: [Synth 8-226] default block is never used [/home/yu/projects/new_aes/tag/with_tag_running_out_of_LUTs/fn_aes_key_expansion.sv:10]
INFO: [Synth 8-226] default block is never used [/home/yu/projects/new_aes/tag/with_tag_running_out_of_LUTs/fn_aes_key_expansion.sv:10]
INFO: [Synth 8-226] default block is never used [/home/yu/projects/new_aes/tag/with_tag_running_out_of_LUTs/fn_aes_key_expansion.sv:10]
INFO: [Synth 8-226] default block is never used [/home/yu/projects/new_aes/tag/with_tag_running_out_of_LUTs/fn_aes_key_expansion.sv:10]
INFO: [Synth 8-226] default block is never used [/home/yu/projects/new_aes/tag/with_tag_running_out_of_LUTs/fn_aes_key_expansion.sv:10]
INFO: [Synth 8-226] default block is never used [/home/yu/projects/new_aes/tag/with_tag_running_out_of_LUTs/fn_aes_key_expansion.sv:10]
INFO: [Synth 8-226] default block is never used [/home/yu/projects/new_aes/tag/with_tag_running_out_of_LUTs/fn_aes_key_expansion.sv:10]
INFO: [Synth 8-226] default block is never used [/home/yu/projects/new_aes/tag/with_tag_running_out_of_LUTs/fn_aes_key_expansion.sv:10]
INFO: [Synth 8-226] default block is never used [/home/yu/projects/new_aes/tag/with_tag_running_out_of_LUTs/fn_aes_key_expansion.sv:10]
INFO: [Synth 8-226] default block is never used [/home/yu/projects/new_aes/tag/with_tag_running_out_of_LUTs/fn_aes_key_expansion.sv:10]
INFO: [Synth 8-226] default block is never used [/home/yu/projects/new_aes/tag/with_tag_running_out_of_LUTs/fn_aes_key_expansion.sv:10]
WARNING: [Synth 8-308] ignoring empty port [/home/yu/projects/new_aes/tag/with_tag_running_out_of_LUTs/aes_pipeline_stage13.sv:5]
INFO: [Synth 8-256] done synthesizing module 'aes_pipeline_stage13' (9#1) [/home/yu/projects/new_aes/tag/with_tag_running_out_of_LUTs/aes_pipeline_stage13.sv:1]
INFO: [Synth 8-638] synthesizing module 'aes_pipeline_stage4' [/home/yu/projects/new_aes/tag/with_tag_running_out_of_LUTs/aes_pipeline_stage4.sv:1]
INFO: [Synth 8-256] done synthesizing module 'aes_pipeline_stage4' (10#1) [/home/yu/projects/new_aes/tag/with_tag_running_out_of_LUTs/aes_pipeline_stage4.sv:1]
WARNING: [Synth 8-350] instance 'stage4' of module 'aes_pipeline_stage4' requires 17 connections, but only 16 given [/home/yu/projects/new_aes/tag/with_tag_running_out_of_LUTs/gcm_aes.sv:180]
INFO: [Synth 8-638] synthesizing module 'aes_pipeline_stage14' [/home/yu/projects/new_aes/tag/with_tag_running_out_of_LUTs/aes_pipeline_stage14.sv:1]
INFO: [Synth 8-226] default block is never used [/home/yu/projects/new_aes/tag/with_tag_running_out_of_LUTs/fn_aes_key_expansion.sv:10]
INFO: [Synth 8-226] default block is never used [/home/yu/projects/new_aes/tag/with_tag_running_out_of_LUTs/fn_aes_key_expansion.sv:10]
INFO: [Synth 8-226] default block is never used [/home/yu/projects/new_aes/tag/with_tag_running_out_of_LUTs/fn_aes_key_expansion.sv:10]
INFO: [Synth 8-226] default block is never used [/home/yu/projects/new_aes/tag/with_tag_running_out_of_LUTs/fn_aes_key_expansion.sv:10]
INFO: [Synth 8-226] default block is never used [/home/yu/projects/new_aes/tag/with_tag_running_out_of_LUTs/fn_aes_key_expansion.sv:10]
INFO: [Synth 8-226] default block is never used [/home/yu/projects/new_aes/tag/with_tag_running_out_of_LUTs/fn_aes_key_expansion.sv:10]
INFO: [Synth 8-226] default block is never used [/home/yu/projects/new_aes/tag/with_tag_running_out_of_LUTs/fn_aes_key_expansion.sv:10]
INFO: [Synth 8-226] default block is never used [/home/yu/projects/new_aes/tag/with_tag_running_out_of_LUTs/fn_aes_key_expansion.sv:10]
WARNING: [Synth 8-308] ignoring empty port [/home/yu/projects/new_aes/tag/with_tag_running_out_of_LUTs/aes_pipeline_stage14.sv:5]
INFO: [Synth 8-256] done synthesizing module 'aes_pipeline_stage14' (11#1) [/home/yu/projects/new_aes/tag/with_tag_running_out_of_LUTs/aes_pipeline_stage14.sv:1]
INFO: [Synth 8-638] synthesizing module 'aes_pipeline_stage5' [/home/yu/projects/new_aes/tag/with_tag_running_out_of_LUTs/aes_pipeline_stage5.sv:1]
INFO: [Synth 8-256] done synthesizing module 'aes_pipeline_stage5' (12#1) [/home/yu/projects/new_aes/tag/with_tag_running_out_of_LUTs/aes_pipeline_stage5.sv:1]
WARNING: [Synth 8-350] instance 'stage5' of module 'aes_pipeline_stage5' requires 17 connections, but only 16 given [/home/yu/projects/new_aes/tag/with_tag_running_out_of_LUTs/gcm_aes.sv:205]
INFO: [Synth 8-638] synthesizing module 'aes_pipeline_stage6' [/home/yu/projects/new_aes/tag/with_tag_running_out_of_LUTs/aes_pipeline_stage6.sv:1]
INFO: [Synth 8-256] done synthesizing module 'aes_pipeline_stage6' (13#1) [/home/yu/projects/new_aes/tag/with_tag_running_out_of_LUTs/aes_pipeline_stage6.sv:1]
INFO: [Synth 8-638] synthesizing module 'aes_pipeline_stage7' [/home/yu/projects/new_aes/tag/with_tag_running_out_of_LUTs/aes_pipeline_stage7.sv:1]
WARNING: [Synth 8-3936] Found unconnected internal register 'r_key_schedule_reg' and it is trimmed from '1408' to '256' bits. [/home/yu/projects/new_aes/tag/with_tag_running_out_of_LUTs/aes_pipeline_stage7.sv:57]
INFO: [Synth 8-256] done synthesizing module 'aes_pipeline_stage7' (14#1) [/home/yu/projects/new_aes/tag/with_tag_running_out_of_LUTs/aes_pipeline_stage7.sv:1]
INFO: [Synth 8-638] synthesizing module 'aes_pipeline_stage8' [/home/yu/projects/new_aes/tag/with_tag_running_out_of_LUTs/aes_pipeline_stage8.sv:1]
INFO: [Synth 8-256] done synthesizing module 'aes_pipeline_stage8' (15#1) [/home/yu/projects/new_aes/tag/with_tag_running_out_of_LUTs/aes_pipeline_stage8.sv:1]
INFO: [Synth 8-256] done synthesizing module 'gcm_aes' (16#1) [/home/yu/projects/new_aes/tag/with_tag_running_out_of_LUTs/gcm_aes.sv:9]
INFO: [Synth 8-638] synthesizing module 'display' [/home/yu/projects/new_aes/tag/with_tag_running_out_of_LUTs/display.sv:3]
INFO: [Synth 8-226] default block is never used [/home/yu/projects/new_aes/tag/with_tag_running_out_of_LUTs/display.sv:35]
INFO: [Synth 8-226] default block is never used [/home/yu/projects/new_aes/tag/with_tag_running_out_of_LUTs/display.sv:48]
INFO: [Synth 8-256] done synthesizing module 'display' (17#1) [/home/yu/projects/new_aes/tag/with_tag_running_out_of_LUTs/display.sv:3]
INFO: [Synth 8-256] done synthesizing module 'aes' (18#1) [/home/yu/projects/new_aes/tag/with_tag_running_out_of_LUTs/aes.sv:4]
WARNING: [Synth 8-3331] design aes_pipeline_stage7 has unconnected port i_key_schedule[0]
WARNING: [Synth 8-3331] design aes_pipeline_stage7 has unconnected port i_key_schedule[1]
WARNING: [Synth 8-3331] design aes_pipeline_stage7 has unconnected port i_key_schedule[2]
WARNING: [Synth 8-3331] design aes_pipeline_stage7 has unconnected port i_key_schedule[3]
WARNING: [Synth 8-3331] design aes_pipeline_stage7 has unconnected port i_key_schedule[4]
WARNING: [Synth 8-3331] design aes_pipeline_stage7 has unconnected port i_key_schedule[5]
WARNING: [Synth 8-3331] design aes_pipeline_stage7 has unconnected port i_key_schedule[6]
WARNING: [Synth 8-3331] design aes_pipeline_stage7 has unconnected port i_key_schedule[7]
WARNING: [Synth 8-3331] design aes_pipeline_stage7 has unconnected port i_key_schedule[8]
WARNING: [Synth 8-3331] design aes_pipeline_stage7 has unconnected port i_key_schedule[9]
WARNING: [Synth 8-3331] design aes_pipeline_stage7 has unconnected port i_key_schedule[10]
WARNING: [Synth 8-3331] design aes_pipeline_stage7 has unconnected port i_key_schedule[11]
WARNING: [Synth 8-3331] design aes_pipeline_stage7 has unconnected port i_key_schedule[12]
WARNING: [Synth 8-3331] design aes_pipeline_stage7 has unconnected port i_key_schedule[13]
WARNING: [Synth 8-3331] design aes_pipeline_stage7 has unconnected port i_key_schedule[14]
WARNING: [Synth 8-3331] design aes_pipeline_stage7 has unconnected port i_key_schedule[15]
WARNING: [Synth 8-3331] design aes_pipeline_stage7 has unconnected port i_key_schedule[16]
WARNING: [Synth 8-3331] design aes_pipeline_stage7 has unconnected port i_key_schedule[17]
WARNING: [Synth 8-3331] design aes_pipeline_stage7 has unconnected port i_key_schedule[18]
WARNING: [Synth 8-3331] design aes_pipeline_stage7 has unconnected port i_key_schedule[19]
WARNING: [Synth 8-3331] design aes_pipeline_stage7 has unconnected port i_key_schedule[20]
WARNING: [Synth 8-3331] design aes_pipeline_stage7 has unconnected port i_key_schedule[21]
WARNING: [Synth 8-3331] design aes_pipeline_stage7 has unconnected port i_key_schedule[22]
WARNING: [Synth 8-3331] design aes_pipeline_stage7 has unconnected port i_key_schedule[23]
WARNING: [Synth 8-3331] design aes_pipeline_stage7 has unconnected port i_key_schedule[24]
WARNING: [Synth 8-3331] design aes_pipeline_stage7 has unconnected port i_key_schedule[25]
WARNING: [Synth 8-3331] design aes_pipeline_stage7 has unconnected port i_key_schedule[26]
WARNING: [Synth 8-3331] design aes_pipeline_stage7 has unconnected port i_key_schedule[27]
WARNING: [Synth 8-3331] design aes_pipeline_stage7 has unconnected port i_key_schedule[28]
WARNING: [Synth 8-3331] design aes_pipeline_stage7 has unconnected port i_key_schedule[29]
WARNING: [Synth 8-3331] design aes_pipeline_stage7 has unconnected port i_key_schedule[30]
WARNING: [Synth 8-3331] design aes_pipeline_stage7 has unconnected port i_key_schedule[31]
WARNING: [Synth 8-3331] design aes_pipeline_stage7 has unconnected port i_key_schedule[32]
WARNING: [Synth 8-3331] design aes_pipeline_stage7 has unconnected port i_key_schedule[33]
WARNING: [Synth 8-3331] design aes_pipeline_stage7 has unconnected port i_key_schedule[34]
WARNING: [Synth 8-3331] design aes_pipeline_stage7 has unconnected port i_key_schedule[35]
WARNING: [Synth 8-3331] design aes_pipeline_stage7 has unconnected port i_key_schedule[36]
WARNING: [Synth 8-3331] design aes_pipeline_stage7 has unconnected port i_key_schedule[37]
WARNING: [Synth 8-3331] design aes_pipeline_stage7 has unconnected port i_key_schedule[38]
WARNING: [Synth 8-3331] design aes_pipeline_stage7 has unconnected port i_key_schedule[39]
WARNING: [Synth 8-3331] design aes_pipeline_stage7 has unconnected port i_key_schedule[40]
WARNING: [Synth 8-3331] design aes_pipeline_stage7 has unconnected port i_key_schedule[41]
WARNING: [Synth 8-3331] design aes_pipeline_stage7 has unconnected port i_key_schedule[42]
WARNING: [Synth 8-3331] design aes_pipeline_stage7 has unconnected port i_key_schedule[43]
WARNING: [Synth 8-3331] design aes_pipeline_stage7 has unconnected port i_key_schedule[44]
WARNING: [Synth 8-3331] design aes_pipeline_stage7 has unconnected port i_key_schedule[45]
WARNING: [Synth 8-3331] design aes_pipeline_stage7 has unconnected port i_key_schedule[46]
WARNING: [Synth 8-3331] design aes_pipeline_stage7 has unconnected port i_key_schedule[47]
WARNING: [Synth 8-3331] design aes_pipeline_stage7 has unconnected port i_key_schedule[48]
WARNING: [Synth 8-3331] design aes_pipeline_stage7 has unconnected port i_key_schedule[49]
WARNING: [Synth 8-3331] design aes_pipeline_stage7 has unconnected port i_key_schedule[50]
WARNING: [Synth 8-3331] design aes_pipeline_stage7 has unconnected port i_key_schedule[51]
WARNING: [Synth 8-3331] design aes_pipeline_stage7 has unconnected port i_key_schedule[52]
WARNING: [Synth 8-3331] design aes_pipeline_stage7 has unconnected port i_key_schedule[53]
WARNING: [Synth 8-3331] design aes_pipeline_stage7 has unconnected port i_key_schedule[54]
WARNING: [Synth 8-3331] design aes_pipeline_stage7 has unconnected port i_key_schedule[55]
WARNING: [Synth 8-3331] design aes_pipeline_stage7 has unconnected port i_key_schedule[56]
WARNING: [Synth 8-3331] design aes_pipeline_stage7 has unconnected port i_key_schedule[57]
WARNING: [Synth 8-3331] design aes_pipeline_stage7 has unconnected port i_key_schedule[58]
WARNING: [Synth 8-3331] design aes_pipeline_stage7 has unconnected port i_key_schedule[59]
WARNING: [Synth 8-3331] design aes_pipeline_stage7 has unconnected port i_key_schedule[60]
WARNING: [Synth 8-3331] design aes_pipeline_stage7 has unconnected port i_key_schedule[61]
WARNING: [Synth 8-3331] design aes_pipeline_stage7 has unconnected port i_key_schedule[62]
WARNING: [Synth 8-3331] design aes_pipeline_stage7 has unconnected port i_key_schedule[63]
WARNING: [Synth 8-3331] design aes_pipeline_stage7 has unconnected port i_key_schedule[64]
WARNING: [Synth 8-3331] design aes_pipeline_stage7 has unconnected port i_key_schedule[65]
WARNING: [Synth 8-3331] design aes_pipeline_stage7 has unconnected port i_key_schedule[66]
WARNING: [Synth 8-3331] design aes_pipeline_stage7 has unconnected port i_key_schedule[67]
WARNING: [Synth 8-3331] design aes_pipeline_stage7 has unconnected port i_key_schedule[68]
WARNING: [Synth 8-3331] design aes_pipeline_stage7 has unconnected port i_key_schedule[69]
WARNING: [Synth 8-3331] design aes_pipeline_stage7 has unconnected port i_key_schedule[70]
WARNING: [Synth 8-3331] design aes_pipeline_stage7 has unconnected port i_key_schedule[71]
WARNING: [Synth 8-3331] design aes_pipeline_stage7 has unconnected port i_key_schedule[72]
WARNING: [Synth 8-3331] design aes_pipeline_stage7 has unconnected port i_key_schedule[73]
WARNING: [Synth 8-3331] design aes_pipeline_stage7 has unconnected port i_key_schedule[74]
WARNING: [Synth 8-3331] design aes_pipeline_stage7 has unconnected port i_key_schedule[75]
WARNING: [Synth 8-3331] design aes_pipeline_stage7 has unconnected port i_key_schedule[76]
WARNING: [Synth 8-3331] design aes_pipeline_stage7 has unconnected port i_key_schedule[77]
WARNING: [Synth 8-3331] design aes_pipeline_stage7 has unconnected port i_key_schedule[78]
WARNING: [Synth 8-3331] design aes_pipeline_stage7 has unconnected port i_key_schedule[79]
WARNING: [Synth 8-3331] design aes_pipeline_stage7 has unconnected port i_key_schedule[80]
WARNING: [Synth 8-3331] design aes_pipeline_stage7 has unconnected port i_key_schedule[81]
WARNING: [Synth 8-3331] design aes_pipeline_stage7 has unconnected port i_key_schedule[82]
WARNING: [Synth 8-3331] design aes_pipeline_stage7 has unconnected port i_key_schedule[83]
WARNING: [Synth 8-3331] design aes_pipeline_stage7 has unconnected port i_key_schedule[84]
WARNING: [Synth 8-3331] design aes_pipeline_stage7 has unconnected port i_key_schedule[85]
WARNING: [Synth 8-3331] design aes_pipeline_stage7 has unconnected port i_key_schedule[86]
WARNING: [Synth 8-3331] design aes_pipeline_stage7 has unconnected port i_key_schedule[87]
WARNING: [Synth 8-3331] design aes_pipeline_stage7 has unconnected port i_key_schedule[88]
WARNING: [Synth 8-3331] design aes_pipeline_stage7 has unconnected port i_key_schedule[89]
WARNING: [Synth 8-3331] design aes_pipeline_stage7 has unconnected port i_key_schedule[90]
WARNING: [Synth 8-3331] design aes_pipeline_stage7 has unconnected port i_key_schedule[91]
WARNING: [Synth 8-3331] design aes_pipeline_stage7 has unconnected port i_key_schedule[92]
WARNING: [Synth 8-3331] design aes_pipeline_stage7 has unconnected port i_key_schedule[93]
WARNING: [Synth 8-3331] design aes_pipeline_stage7 has unconnected port i_key_schedule[94]
WARNING: [Synth 8-3331] design aes_pipeline_stage7 has unconnected port i_key_schedule[95]
WARNING: [Synth 8-3331] design aes_pipeline_stage7 has unconnected port i_key_schedule[96]
WARNING: [Synth 8-3331] design aes_pipeline_stage7 has unconnected port i_key_schedule[97]
WARNING: [Synth 8-3331] design aes_pipeline_stage7 has unconnected port i_key_schedule[98]
WARNING: [Synth 8-3331] design aes_pipeline_stage7 has unconnected port i_key_schedule[99]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1827.629 ; gain = 895.242 ; free physical = 44752 ; free virtual = 67187
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1827.629 ; gain = 895.242 ; free physical = 44752 ; free virtual = 67187
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xcku035-fbva900-3-e
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/yu/projects/new_aes/tag/with_tag_running_out_of_LUTs/constraints_artix_7.xdc]
Finished Parsing XDC File [/home/yu/projects/new_aes/tag/with_tag_running_out_of_LUTs/constraints_artix_7.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/yu/projects/new_aes/tag/with_tag_running_out_of_LUTs/constraints_artix_7.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/aes_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/aes_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  BUFG => BUFGCE: 2 instances
  IBUF => IBUF (INBUF, IBUFCTRL): 1 instances
  MMCME2_ADV => MMCME3_ADV: 1 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2184.785 ; gain = 0.000 ; free physical = 44546 ; free virtual = 66980
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:36 ; elapsed = 00:00:36 . Memory (MB): peak = 2184.785 ; gain = 1252.398 ; free physical = 44543 ; free virtual = 66978
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcku035-fbva900-3-e
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:36 ; elapsed = 00:00:36 . Memory (MB): peak = 2184.785 ; gain = 1252.398 ; free physical = 44543 ; free virtual = 66978
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:36 ; elapsed = 00:00:36 . Memory (MB): peak = 2184.785 ; gain = 1252.398 ; free physical = 44543 ; free virtual = 66978
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:29 ; elapsed = 00:01:30 . Memory (MB): peak = 2235.871 ; gain = 1303.484 ; free physical = 44377 ; free virtual = 66812
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-------------------------+------------+----------+
|      |RTL Partition            |Replication |Instances |
+------+-------------------------+------------+----------+
|1     |clk_gen__GC0             |           1|         3|
|2     |aes_pipeline_stage8__GB0 |           1|     32859|
|3     |aes_pipeline_stage8__GB1 |           1|      8878|
|4     |aes_pipeline_stage8__GB2 |           1|     10808|
|5     |gcm_aes__GCB0            |           1|     33163|
|6     |gcm_aes__GCB1            |           1|     21575|
|7     |gcm_aes__GCB2            |           1|     37930|
|8     |aes_pipeline_stage7      |           1|      7841|
|9     |aes__GC0                 |           1|       352|
+------+-------------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
INFO: [Synth 8-3538] Detected potentially large (wide) register r_key_schedule_reg [/home/yu/projects/new_aes/tag/with_tag_running_out_of_LUTs/aes_pipeline_stage2.sv:55]
INFO: [Synth 8-3538] Detected potentially large (wide) register r_key_schedule_reg [/home/yu/projects/new_aes/tag/with_tag_running_out_of_LUTs/aes_pipeline_stage12.sv:16]
INFO: [Synth 8-3538] Detected potentially large (wide) register r_key_schedule_reg [/home/yu/projects/new_aes/tag/with_tag_running_out_of_LUTs/aes_pipeline_stage3.sv:61]
INFO: [Synth 8-3538] Detected potentially large (wide) register r_key_schedule_reg [/home/yu/projects/new_aes/tag/with_tag_running_out_of_LUTs/aes_pipeline_stage13.sv:16]
INFO: [Synth 8-3538] Detected potentially large (wide) register r_key_schedule_reg [/home/yu/projects/new_aes/tag/with_tag_running_out_of_LUTs/aes_pipeline_stage4.sv:58]
INFO: [Synth 8-3538] Detected potentially large (wide) register r_key_schedule_reg [/home/yu/projects/new_aes/tag/with_tag_running_out_of_LUTs/aes_pipeline_stage14.sv:16]
INFO: [Synth 8-3538] Detected potentially large (wide) register r_key_schedule_reg [/home/yu/projects/new_aes/tag/with_tag_running_out_of_LUTs/aes_pipeline_stage5.sv:58]
INFO: [Synth 8-3538] Detected potentially large (wide) register r_key_schedule_reg [/home/yu/projects/new_aes/tag/with_tag_running_out_of_LUTs/aes_pipeline_stage6.sv:58]
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    128 Bit       Adders := 1     
	   2 Input     64 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
+---XORs : 
	   2 Input    128 Bit         XORs := 287   
	   3 Input    128 Bit         XORs := 1     
	   2 Input     32 Bit         XORs := 30    
	   3 Input     32 Bit         XORs := 10    
	   4 Input      8 Bit         XORs := 432   
+---Registers : 
	             1408 Bit    Registers := 8     
	              256 Bit    Registers := 1     
	              128 Bit    Registers := 46    
	               96 Bit    Registers := 2     
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 208   
	                1 Bit    Registers := 11    
+---ROMs : 
	                              ROMs := 208   
+---Muxes : 
	   2 Input    128 Bit        Muxes := 259   
	  16 Input     16 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
INFO: [Synth 8-3538] Detected potentially large (wide) register r_key_schedule_reg [/home/yu/projects/new_aes/tag/with_tag_running_out_of_LUTs/aes_pipeline_stage2.sv:55]
INFO: [Synth 8-3538] Detected potentially large (wide) register r_key_schedule_reg [/home/yu/projects/new_aes/tag/with_tag_running_out_of_LUTs/aes_pipeline_stage12.sv:16]
INFO: [Synth 8-3538] Detected potentially large (wide) register r_key_schedule_reg [/home/yu/projects/new_aes/tag/with_tag_running_out_of_LUTs/aes_pipeline_stage3.sv:61]
INFO: [Synth 8-3538] Detected potentially large (wide) register r_key_schedule_reg [/home/yu/projects/new_aes/tag/with_tag_running_out_of_LUTs/aes_pipeline_stage13.sv:16]
INFO: [Synth 8-3538] Detected potentially large (wide) register r_key_schedule_reg [/home/yu/projects/new_aes/tag/with_tag_running_out_of_LUTs/aes_pipeline_stage4.sv:58]
INFO: [Synth 8-3538] Detected potentially large (wide) register r_key_schedule_reg [/home/yu/projects/new_aes/tag/with_tag_running_out_of_LUTs/aes_pipeline_stage14.sv:16]
INFO: [Synth 8-3538] Detected potentially large (wide) register r_key_schedule_reg [/home/yu/projects/new_aes/tag/with_tag_running_out_of_LUTs/aes_pipeline_stage5.sv:58]
INFO: [Synth 8-3538] Detected potentially large (wide) register r_key_schedule_reg [/home/yu/projects/new_aes/tag/with_tag_running_out_of_LUTs/aes_pipeline_stage6.sv:58]
Hierarchical RTL Component report 
Module aes 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module aes_pipeline_stage7 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input    128 Bit         XORs := 3     
	   3 Input    128 Bit         XORs := 1     
	   4 Input      8 Bit         XORs := 32    
+---Registers : 
	              256 Bit    Registers := 1     
	              128 Bit    Registers := 6     
	                8 Bit    Registers := 32    
	                1 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 32    
Module aes_pipeline_stage8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    128 Bit       Adders := 1     
	   2 Input     64 Bit       Adders := 1     
+---XORs : 
	   2 Input    128 Bit         XORs := 256   
+---Registers : 
	              128 Bit    Registers := 8     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 258   
Module aes_pipeline_stage1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     32 Bit         XORs := 7     
	   3 Input     32 Bit         XORs := 3     
+---Registers : 
	              128 Bit    Registers := 4     
	               96 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module aes_pipeline_stage2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input    128 Bit         XORs := 2     
	   4 Input      8 Bit         XORs := 32    
+---Registers : 
	             1408 Bit    Registers := 1     
	              128 Bit    Registers := 4     
	               96 Bit    Registers := 1     
	                8 Bit    Registers := 16    
	                1 Bit    Registers := 2     
+---ROMs : 
	                              ROMs := 16    
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
Module aes_pipeline_stage12 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     32 Bit         XORs := 8     
	   3 Input     32 Bit         XORs := 2     
+---Registers : 
	             1408 Bit    Registers := 1     
Module aes_pipeline_stage3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input    128 Bit         XORs := 8     
	   4 Input      8 Bit         XORs := 96    
+---Registers : 
	             1408 Bit    Registers := 1     
	              128 Bit    Registers := 6     
	                8 Bit    Registers := 16    
	                1 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 16    
Module aes_pipeline_stage13 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     32 Bit         XORs := 7     
	   3 Input     32 Bit         XORs := 3     
+---Registers : 
	             1408 Bit    Registers := 1     
Module aes_pipeline_stage4 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input    128 Bit         XORs := 6     
	   4 Input      8 Bit         XORs := 96    
+---Registers : 
	             1408 Bit    Registers := 1     
	              128 Bit    Registers := 6     
	                8 Bit    Registers := 48    
	                1 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 48    
Module aes_pipeline_stage14 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     32 Bit         XORs := 8     
	   3 Input     32 Bit         XORs := 2     
+---Registers : 
	             1408 Bit    Registers := 1     
Module aes_pipeline_stage5 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input    128 Bit         XORs := 6     
	   4 Input      8 Bit         XORs := 96    
+---Registers : 
	             1408 Bit    Registers := 1     
	              128 Bit    Registers := 6     
	                8 Bit    Registers := 48    
	                1 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 48    
Module aes_pipeline_stage6 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input    128 Bit         XORs := 6     
	   4 Input      8 Bit         XORs := 80    
+---Registers : 
	             1408 Bit    Registers := 1     
	              128 Bit    Registers := 6     
	                8 Bit    Registers := 48    
	                1 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 48    
Module display 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                9 Bit    Registers := 1     
+---Muxes : 
	  16 Input     16 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1700 (col length:120)
BRAMs: 1080 (col length: RAMB18 120 RAMB36 60)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 4 processes.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'i_7/u/count_reg[30]' (FD) to 'i_7/u/count_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_7/u/count_reg[29]' (FD) to 'i_7/u/count_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_7/u/count_reg[28]' (FD) to 'i_7/u/count_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_7/u/count_reg[27]' (FD) to 'i_7/u/count_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_7/u/count_reg[26]' (FD) to 'i_7/u/count_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_7/u/count_reg[25]' (FD) to 'i_7/u/count_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_7/u/count_reg[24]' (FD) to 'i_7/u/count_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_7/u/count_reg[23]' (FD) to 'i_7/u/count_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_7/u/count_reg[7]' (FD) to 'i_7/u/count_reg[22]'
INFO: [Synth 8-3886] merging instance 'i_7/u/count_reg[8]' (FD) to 'i_7/u/count_reg[22]'
INFO: [Synth 8-3886] merging instance 'i_7/u/count_reg[6]' (FD) to 'i_7/u/count_reg[22]'
INFO: [Synth 8-3886] merging instance 'i_7/u/count_reg[4]' (FD) to 'i_7/u/count_reg[22]'
INFO: [Synth 8-3886] merging instance 'i_7/u/count_reg[2]' (FD) to 'i_7/u/count_reg[22]'
INFO: [Synth 8-3886] merging instance 'i_7/u/count_reg[3]' (FD) to 'i_7/u/count_reg[22]'
INFO: [Synth 8-3886] merging instance 'i_7/u/count_reg[14]' (FD) to 'i_7/u/count_reg[22]'
INFO: [Synth 8-3886] merging instance 'i_7/u/count_reg[11]' (FD) to 'i_7/u/count_reg[22]'
INFO: [Synth 8-3886] merging instance 'i_7/u/count_reg[12]' (FD) to 'i_7/u/count_reg[22]'
INFO: [Synth 8-3886] merging instance 'i_7/u/count_reg[16]' (FD) to 'i_7/u/count_reg[22]'
INFO: [Synth 8-3886] merging instance 'i_7/u/count_reg[17]' (FD) to 'i_7/u/count_reg[22]'
INFO: [Synth 8-3886] merging instance 'i_7/u/count_reg[22]' (FD) to 'i_7/u/count_reg[21]'
INFO: [Synth 8-3886] merging instance 'i_7/u/count_reg[21]' (FD) to 'i_7/u/count_reg[20]'
INFO: [Synth 8-3886] merging instance 'i_7/u/count_reg[20]' (FD) to 'i_7/u/count_reg[19]'
INFO: [Synth 8-3886] merging instance 'i_7/u/count_reg[0]' (FD) to 'i_7/u/count_reg[19]'
INFO: [Synth 8-3886] merging instance 'i_7/u/count_reg[1]' (FD) to 'i_7/u/count_reg[19]'
INFO: [Synth 8-3886] merging instance 'i_7/u/count_reg[5]' (FD) to 'i_7/u/count_reg[19]'
INFO: [Synth 8-3886] merging instance 'i_7/u/count_reg[10]' (FD) to 'i_7/u/count_reg[19]'
INFO: [Synth 8-3886] merging instance 'i_7/u/count_reg[9]' (FD) to 'i_7/u/count_reg[19]'
INFO: [Synth 8-3886] merging instance 'i_7/u/count_reg[19]' (FD) to 'i_7/u/count_reg[18]'
INFO: [Synth 8-3886] merging instance 'i_7/u/count_reg[18]' (FD) to 'i_7/u/count_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_7/u/count_reg[15]' (FD) to 'i_7/u/count_reg[13]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_7/\u/count_reg[13] )
INFO: [Synth 8-4471] merging register 'stage1/r_cipher_key_reg[0:127]' into 'stage1/r_cipher_key_reg[0:127]' [/home/yu/projects/new_aes/tag/with_tag_running_out_of_LUTs/aes_pipeline_stage1.sv:46]
INFO: [Synth 8-3886] merging instance 'stage2/r_key_schedule_reg[162]' (FD) to 'keyexpan2/r_key_schedule_reg[162]'
INFO: [Synth 8-3886] merging instance 'stage2/r_key_schedule_reg[163]' (FD) to 'keyexpan2/r_key_schedule_reg[163]'
INFO: [Synth 8-3886] merging instance 'stage2/r_key_schedule_reg[164]' (FD) to 'keyexpan2/r_key_schedule_reg[164]'
INFO: [Synth 8-3886] merging instance 'stage2/r_key_schedule_reg[165]' (FD) to 'keyexpan2/r_key_schedule_reg[165]'
INFO: [Synth 8-3886] merging instance 'stage2/r_key_schedule_reg[166]' (FD) to 'keyexpan2/r_key_schedule_reg[166]'
INFO: [Synth 8-3886] merging instance 'stage2/r_key_schedule_reg[167]' (FD) to 'keyexpan2/r_key_schedule_reg[167]'
INFO: [Synth 8-3886] merging instance 'stage2/r_key_schedule_reg[154]' (FD) to 'keyexpan2/r_key_schedule_reg[154]'
INFO: [Synth 8-3886] merging instance 'stage2/r_key_schedule_reg[155]' (FD) to 'keyexpan2/r_key_schedule_reg[155]'
INFO: [Synth 8-3886] merging instance 'stage2/r_key_schedule_reg[156]' (FD) to 'keyexpan2/r_key_schedule_reg[156]'
INFO: [Synth 8-3886] merging instance 'stage2/r_key_schedule_reg[157]' (FD) to 'keyexpan2/r_key_schedule_reg[157]'
INFO: [Synth 8-3886] merging instance 'stage2/r_key_schedule_reg[158]' (FD) to 'keyexpan2/r_key_schedule_reg[158]'
INFO: [Synth 8-3886] merging instance 'stage2/r_key_schedule_reg[159]' (FD) to 'keyexpan2/r_key_schedule_reg[159]'
INFO: [Synth 8-3886] merging instance 'stage2/r_key_schedule_reg[242]' (FD) to 'keyexpan2/r_key_schedule_reg[242]'
INFO: [Synth 8-3886] merging instance 'stage2/r_key_schedule_reg[243]' (FD) to 'keyexpan2/r_key_schedule_reg[243]'
INFO: [Synth 8-3886] merging instance 'stage2/r_key_schedule_reg[244]' (FD) to 'keyexpan2/r_key_schedule_reg[244]'
INFO: [Synth 8-3886] merging instance 'stage2/r_key_schedule_reg[245]' (FD) to 'keyexpan2/r_key_schedule_reg[245]'
INFO: [Synth 8-3886] merging instance 'stage2/r_key_schedule_reg[246]' (FD) to 'keyexpan2/r_key_schedule_reg[246]'
INFO: [Synth 8-3886] merging instance 'stage2/r_key_schedule_reg[247]' (FD) to 'keyexpan2/r_key_schedule_reg[247]'
INFO: [Synth 8-3886] merging instance 'stage2/r_key_schedule_reg[202]' (FD) to 'keyexpan2/r_key_schedule_reg[202]'
INFO: [Synth 8-3886] merging instance 'stage2/r_key_schedule_reg[203]' (FD) to 'keyexpan2/r_key_schedule_reg[203]'
INFO: [Synth 8-3886] merging instance 'stage2/r_key_schedule_reg[204]' (FD) to 'keyexpan2/r_key_schedule_reg[204]'
INFO: [Synth 8-3886] merging instance 'stage2/r_key_schedule_reg[205]' (FD) to 'keyexpan2/r_key_schedule_reg[205]'
INFO: [Synth 8-3886] merging instance 'stage2/r_key_schedule_reg[206]' (FD) to 'keyexpan2/r_key_schedule_reg[206]'
INFO: [Synth 8-3886] merging instance 'stage2/r_key_schedule_reg[207]' (FD) to 'keyexpan2/r_key_schedule_reg[207]'
INFO: [Synth 8-3886] merging instance 'stage2/r_key_schedule_reg[130]' (FD) to 'keyexpan2/r_key_schedule_reg[130]'
INFO: [Synth 8-3886] merging instance 'stage2/r_key_schedule_reg[131]' (FD) to 'keyexpan2/r_key_schedule_reg[131]'
INFO: [Synth 8-3886] merging instance 'stage2/r_key_schedule_reg[132]' (FD) to 'keyexpan2/r_key_schedule_reg[132]'
INFO: [Synth 8-3886] merging instance 'stage2/r_key_schedule_reg[133]' (FD) to 'keyexpan2/r_key_schedule_reg[133]'
INFO: [Synth 8-3886] merging instance 'stage2/r_key_schedule_reg[134]' (FD) to 'keyexpan2/r_key_schedule_reg[134]'
INFO: [Synth 8-3886] merging instance 'stage2/r_key_schedule_reg[135]' (FD) to 'keyexpan2/r_key_schedule_reg[135]'
INFO: [Synth 8-3886] merging instance 'stage2/r_key_schedule_reg[250]' (FD) to 'keyexpan2/r_key_schedule_reg[250]'
INFO: [Synth 8-3886] merging instance 'stage2/r_key_schedule_reg[251]' (FD) to 'keyexpan2/r_key_schedule_reg[251]'
INFO: [Synth 8-3886] merging instance 'stage2/r_key_schedule_reg[252]' (FD) to 'keyexpan2/r_key_schedule_reg[252]'
INFO: [Synth 8-3886] merging instance 'stage2/r_key_schedule_reg[253]' (FD) to 'keyexpan2/r_key_schedule_reg[253]'
INFO: [Synth 8-3886] merging instance 'stage2/r_key_schedule_reg[254]' (FD) to 'keyexpan2/r_key_schedule_reg[254]'
INFO: [Synth 8-3886] merging instance 'stage2/r_key_schedule_reg[255]' (FD) to 'keyexpan2/r_key_schedule_reg[255]'
INFO: [Synth 8-3886] merging instance 'stage2/r_key_schedule_reg[210]' (FD) to 'keyexpan2/r_key_schedule_reg[210]'
INFO: [Synth 8-3886] merging instance 'stage2/r_key_schedule_reg[211]' (FD) to 'keyexpan2/r_key_schedule_reg[211]'
INFO: [Synth 8-3886] merging instance 'stage2/r_key_schedule_reg[212]' (FD) to 'keyexpan2/r_key_schedule_reg[212]'
INFO: [Synth 8-3886] merging instance 'stage2/r_key_schedule_reg[213]' (FD) to 'keyexpan2/r_key_schedule_reg[213]'
INFO: [Synth 8-3886] merging instance 'stage2/r_key_schedule_reg[214]' (FD) to 'keyexpan2/r_key_schedule_reg[214]'
INFO: [Synth 8-3886] merging instance 'stage2/r_key_schedule_reg[215]' (FD) to 'keyexpan2/r_key_schedule_reg[215]'
INFO: [Synth 8-3886] merging instance 'stage2/r_key_schedule_reg[170]' (FD) to 'keyexpan2/r_key_schedule_reg[170]'
INFO: [Synth 8-3886] merging instance 'stage2/r_key_schedule_reg[171]' (FD) to 'keyexpan2/r_key_schedule_reg[171]'
INFO: [Synth 8-3886] merging instance 'stage2/r_key_schedule_reg[172]' (FD) to 'keyexpan2/r_key_schedule_reg[172]'
INFO: [Synth 8-3886] merging instance 'stage2/r_key_schedule_reg[173]' (FD) to 'keyexpan2/r_key_schedule_reg[173]'
INFO: [Synth 8-3886] merging instance 'stage2/r_key_schedule_reg[174]' (FD) to 'keyexpan2/r_key_schedule_reg[174]'
INFO: [Synth 8-3886] merging instance 'stage2/r_key_schedule_reg[175]' (FD) to 'keyexpan2/r_key_schedule_reg[175]'
INFO: [Synth 8-3886] merging instance 'stage2/r_key_schedule_reg[226]' (FD) to 'keyexpan2/r_key_schedule_reg[226]'
INFO: [Synth 8-3886] merging instance 'stage2/r_key_schedule_reg[227]' (FD) to 'keyexpan2/r_key_schedule_reg[227]'
INFO: [Synth 8-3886] merging instance 'stage2/r_key_schedule_reg[228]' (FD) to 'keyexpan2/r_key_schedule_reg[228]'
INFO: [Synth 8-3886] merging instance 'stage2/r_key_schedule_reg[229]' (FD) to 'keyexpan2/r_key_schedule_reg[229]'
INFO: [Synth 8-3886] merging instance 'stage2/r_key_schedule_reg[230]' (FD) to 'keyexpan2/r_key_schedule_reg[230]'
INFO: [Synth 8-3886] merging instance 'stage2/r_key_schedule_reg[231]' (FD) to 'keyexpan2/r_key_schedule_reg[231]'
INFO: [Synth 8-3886] merging instance 'stage2/r_key_schedule_reg[218]' (FD) to 'keyexpan2/r_key_schedule_reg[218]'
INFO: [Synth 8-3886] merging instance 'stage2/r_key_schedule_reg[219]' (FD) to 'keyexpan2/r_key_schedule_reg[219]'
INFO: [Synth 8-3886] merging instance 'stage2/r_key_schedule_reg[220]' (FD) to 'keyexpan2/r_key_schedule_reg[220]'
INFO: [Synth 8-3886] merging instance 'stage2/r_key_schedule_reg[221]' (FD) to 'keyexpan2/r_key_schedule_reg[221]'
INFO: [Synth 8-3886] merging instance 'stage2/r_key_schedule_reg[222]' (FD) to 'keyexpan2/r_key_schedule_reg[222]'
INFO: [Synth 8-3886] merging instance 'stage2/r_key_schedule_reg[223]' (FD) to 'keyexpan2/r_key_schedule_reg[223]'
INFO: [Synth 8-3886] merging instance 'stage2/r_key_schedule_reg[178]' (FD) to 'keyexpan2/r_key_schedule_reg[178]'
INFO: [Synth 8-3886] merging instance 'stage2/r_key_schedule_reg[179]' (FD) to 'keyexpan2/r_key_schedule_reg[179]'
INFO: [Synth 8-3886] merging instance 'stage2/r_key_schedule_reg[180]' (FD) to 'keyexpan2/r_key_schedule_reg[180]'
INFO: [Synth 8-3886] merging instance 'stage2/r_key_schedule_reg[181]' (FD) to 'keyexpan2/r_key_schedule_reg[181]'
INFO: [Synth 8-3886] merging instance 'stage2/r_key_schedule_reg[182]' (FD) to 'keyexpan2/r_key_schedule_reg[182]'
INFO: [Synth 8-3886] merging instance 'stage2/r_key_schedule_reg[183]' (FD) to 'keyexpan2/r_key_schedule_reg[183]'
INFO: [Synth 8-3886] merging instance 'stage2/r_key_schedule_reg[138]' (FD) to 'keyexpan2/r_key_schedule_reg[138]'
INFO: [Synth 8-3886] merging instance 'stage2/r_key_schedule_reg[139]' (FD) to 'keyexpan2/r_key_schedule_reg[139]'
INFO: [Synth 8-3886] merging instance 'stage2/r_key_schedule_reg[140]' (FD) to 'keyexpan2/r_key_schedule_reg[140]'
INFO: [Synth 8-3886] merging instance 'stage2/r_key_schedule_reg[141]' (FD) to 'keyexpan2/r_key_schedule_reg[141]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (stage3/\r_j0_reg[122] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (stage3/\r_j0_reg[123] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (stage3/\r_j0_reg[124] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (stage3/\r_j0_reg[125] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (stage3/\r_j0_reg[126] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (stage3/\r_j0_reg[127] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (stage3/\r_j0_reg[98] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (stage3/\r_j0_reg[99] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (stage3/\r_j0_reg[100] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (stage3/\r_j0_reg[101] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (stage3/\r_j0_reg[102] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (stage3/\r_j0_reg[103] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (stage3/\r_j0_reg[106] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (stage3/\r_j0_reg[107] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (stage3/\r_j0_reg[108] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (stage3/\r_j0_reg[109] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (stage3/\r_j0_reg[110] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (stage3/\r_j0_reg[111] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (stage3/\r_j0_reg[114] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (stage3/\r_j0_reg[115] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (stage3/\r_j0_reg[116] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (stage3/\r_j0_reg[117] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (stage3/\r_j0_reg[118] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (stage3/\r_j0_reg[119] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (stage3/\r_j0_reg[121] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (stage3/\r_j0_reg[120] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (stage3/\r_j0_reg[97] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (stage3/\r_j0_reg[96] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (stage3/\r_j0_reg[105] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (stage3/\r_j0_reg[104] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (stage3/\r_j0_reg[113] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (stage3/\r_j0_reg[112] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\keyexpan2/r_key_schedule_reg[1407] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\keyexpan2/r_key_schedule_reg[1406] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\keyexpan2/r_key_schedule_reg[1405] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\keyexpan2/r_key_schedule_reg[1404] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\keyexpan2/r_key_schedule_reg[1403] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\keyexpan2/r_key_schedule_reg[1402] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\keyexpan2/r_key_schedule_reg[1401] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\keyexpan2/r_key_schedule_reg[1400] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\keyexpan2/r_key_schedule_reg[1399] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\keyexpan2/r_key_schedule_reg[1398] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\keyexpan2/r_key_schedule_reg[1397] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\keyexpan2/r_key_schedule_reg[1396] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\keyexpan2/r_key_schedule_reg[1395] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\keyexpan2/r_key_schedule_reg[1394] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\keyexpan2/r_key_schedule_reg[1393] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\keyexpan2/r_key_schedule_reg[1392] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\keyexpan2/r_key_schedule_reg[1391] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\keyexpan2/r_key_schedule_reg[1390] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\keyexpan2/r_key_schedule_reg[1389] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\keyexpan2/r_key_schedule_reg[1388] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\keyexpan2/r_key_schedule_reg[1387] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\keyexpan2/r_key_schedule_reg[1386] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\keyexpan2/r_key_schedule_reg[1385] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\keyexpan2/r_key_schedule_reg[1384] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\keyexpan2/r_key_schedule_reg[1383] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\keyexpan2/r_key_schedule_reg[1382] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\keyexpan2/r_key_schedule_reg[1381] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\keyexpan2/r_key_schedule_reg[1380] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\keyexpan2/r_key_schedule_reg[1379] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\keyexpan2/r_key_schedule_reg[1378] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\keyexpan2/r_key_schedule_reg[1377] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\keyexpan2/r_key_schedule_reg[1376] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\keyexpan2/r_key_schedule_reg[1375] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\keyexpan2/r_key_schedule_reg[1374] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\keyexpan2/r_key_schedule_reg[1373] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\keyexpan2/r_key_schedule_reg[1372] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\keyexpan2/r_key_schedule_reg[1371] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\keyexpan2/r_key_schedule_reg[1370] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\keyexpan2/r_key_schedule_reg[1369] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\keyexpan2/r_key_schedule_reg[1368] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\keyexpan2/r_key_schedule_reg[1367] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\keyexpan2/r_key_schedule_reg[1366] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\keyexpan2/r_key_schedule_reg[1365] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\keyexpan2/r_key_schedule_reg[1364] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\keyexpan2/r_key_schedule_reg[1363] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\keyexpan2/r_key_schedule_reg[1362] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\keyexpan2/r_key_schedule_reg[1361] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\keyexpan2/r_key_schedule_reg[1360] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\keyexpan2/r_key_schedule_reg[1359] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\keyexpan2/r_key_schedule_reg[1358] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\keyexpan2/r_key_schedule_reg[1357] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\keyexpan2/r_key_schedule_reg[1356] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\keyexpan2/r_key_schedule_reg[1355] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\keyexpan2/r_key_schedule_reg[1354] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\keyexpan2/r_key_schedule_reg[1353] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\keyexpan2/r_key_schedule_reg[1352] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\keyexpan2/r_key_schedule_reg[1351] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\keyexpan2/r_key_schedule_reg[1350] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\keyexpan2/r_key_schedule_reg[1349] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\keyexpan2/r_key_schedule_reg[1348] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\keyexpan2/r_key_schedule_reg[1347] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\keyexpan2/r_key_schedule_reg[1346] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\keyexpan2/r_key_schedule_reg[1345] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\keyexpan2/r_key_schedule_reg[1344] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\keyexpan2/r_key_schedule_reg[1343] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\keyexpan2/r_key_schedule_reg[1342] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\keyexpan2/r_key_schedule_reg[1341] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3332] Sequential element (r_key_schedule_reg[640]) is unused and will be removed from module aes_pipeline_stage3.
WARNING: [Synth 8-3332] Sequential element (r_key_schedule_reg[641]) is unused and will be removed from module aes_pipeline_stage3.
WARNING: [Synth 8-3332] Sequential element (r_key_schedule_reg[642]) is unused and will be removed from module aes_pipeline_stage3.
WARNING: [Synth 8-3332] Sequential element (r_key_schedule_reg[643]) is unused and will be removed from module aes_pipeline_stage3.
WARNING: [Synth 8-3332] Sequential element (r_key_schedule_reg[644]) is unused and will be removed from module aes_pipeline_stage3.
WARNING: [Synth 8-3332] Sequential element (r_key_schedule_reg[645]) is unused and will be removed from module aes_pipeline_stage3.
WARNING: [Synth 8-3332] Sequential element (r_key_schedule_reg[646]) is unused and will be removed from module aes_pipeline_stage3.
WARNING: [Synth 8-3332] Sequential element (r_key_schedule_reg[647]) is unused and will be removed from module aes_pipeline_stage3.
WARNING: [Synth 8-3332] Sequential element (r_key_schedule_reg[648]) is unused and will be removed from module aes_pipeline_stage3.
WARNING: [Synth 8-3332] Sequential element (r_key_schedule_reg[649]) is unused and will be removed from module aes_pipeline_stage3.
WARNING: [Synth 8-3332] Sequential element (r_key_schedule_reg[650]) is unused and will be removed from module aes_pipeline_stage3.
WARNING: [Synth 8-3332] Sequential element (r_key_schedule_reg[651]) is unused and will be removed from module aes_pipeline_stage3.
WARNING: [Synth 8-3332] Sequential element (r_key_schedule_reg[652]) is unused and will be removed from module aes_pipeline_stage3.
WARNING: [Synth 8-3332] Sequential element (r_key_schedule_reg[653]) is unused and will be removed from module aes_pipeline_stage3.
WARNING: [Synth 8-3332] Sequential element (r_key_schedule_reg[654]) is unused and will be removed from module aes_pipeline_stage3.
WARNING: [Synth 8-3332] Sequential element (r_key_schedule_reg[655]) is unused and will be removed from module aes_pipeline_stage3.
WARNING: [Synth 8-3332] Sequential element (r_key_schedule_reg[656]) is unused and will be removed from module aes_pipeline_stage3.
WARNING: [Synth 8-3332] Sequential element (r_key_schedule_reg[657]) is unused and will be removed from module aes_pipeline_stage3.
WARNING: [Synth 8-3332] Sequential element (r_key_schedule_reg[658]) is unused and will be removed from module aes_pipeline_stage3.
WARNING: [Synth 8-3332] Sequential element (r_key_schedule_reg[659]) is unused and will be removed from module aes_pipeline_stage3.
WARNING: [Synth 8-3332] Sequential element (r_key_schedule_reg[660]) is unused and will be removed from module aes_pipeline_stage3.
WARNING: [Synth 8-3332] Sequential element (r_key_schedule_reg[661]) is unused and will be removed from module aes_pipeline_stage3.
WARNING: [Synth 8-3332] Sequential element (r_key_schedule_reg[662]) is unused and will be removed from module aes_pipeline_stage3.
WARNING: [Synth 8-3332] Sequential element (r_key_schedule_reg[663]) is unused and will be removed from module aes_pipeline_stage3.
WARNING: [Synth 8-3332] Sequential element (r_key_schedule_reg[664]) is unused and will be removed from module aes_pipeline_stage3.
WARNING: [Synth 8-3332] Sequential element (r_key_schedule_reg[665]) is unused and will be removed from module aes_pipeline_stage3.
WARNING: [Synth 8-3332] Sequential element (r_key_schedule_reg[666]) is unused and will be removed from module aes_pipeline_stage3.
WARNING: [Synth 8-3332] Sequential element (r_key_schedule_reg[667]) is unused and will be removed from module aes_pipeline_stage3.
WARNING: [Synth 8-3332] Sequential element (r_key_schedule_reg[668]) is unused and will be removed from module aes_pipeline_stage3.
WARNING: [Synth 8-3332] Sequential element (r_key_schedule_reg[669]) is unused and will be removed from module aes_pipeline_stage3.
WARNING: [Synth 8-3332] Sequential element (r_key_schedule_reg[670]) is unused and will be removed from module aes_pipeline_stage3.
WARNING: [Synth 8-3332] Sequential element (r_key_schedule_reg[671]) is unused and will be removed from module aes_pipeline_stage3.
WARNING: [Synth 8-3332] Sequential element (r_key_schedule_reg[672]) is unused and will be removed from module aes_pipeline_stage3.
WARNING: [Synth 8-3332] Sequential element (r_key_schedule_reg[673]) is unused and will be removed from module aes_pipeline_stage3.
WARNING: [Synth 8-3332] Sequential element (r_key_schedule_reg[674]) is unused and will be removed from module aes_pipeline_stage3.
WARNING: [Synth 8-3332] Sequential element (r_key_schedule_reg[675]) is unused and will be removed from module aes_pipeline_stage3.
WARNING: [Synth 8-3332] Sequential element (r_key_schedule_reg[676]) is unused and will be removed from module aes_pipeline_stage3.
WARNING: [Synth 8-3332] Sequential element (r_key_schedule_reg[677]) is unused and will be removed from module aes_pipeline_stage3.
WARNING: [Synth 8-3332] Sequential element (r_key_schedule_reg[678]) is unused and will be removed from module aes_pipeline_stage3.
WARNING: [Synth 8-3332] Sequential element (r_key_schedule_reg[679]) is unused and will be removed from module aes_pipeline_stage3.
WARNING: [Synth 8-3332] Sequential element (r_key_schedule_reg[680]) is unused and will be removed from module aes_pipeline_stage3.
WARNING: [Synth 8-3332] Sequential element (r_key_schedule_reg[681]) is unused and will be removed from module aes_pipeline_stage3.
WARNING: [Synth 8-3332] Sequential element (r_key_schedule_reg[682]) is unused and will be removed from module aes_pipeline_stage3.
WARNING: [Synth 8-3332] Sequential element (r_key_schedule_reg[683]) is unused and will be removed from module aes_pipeline_stage3.
WARNING: [Synth 8-3332] Sequential element (r_key_schedule_reg[684]) is unused and will be removed from module aes_pipeline_stage3.
WARNING: [Synth 8-3332] Sequential element (r_key_schedule_reg[685]) is unused and will be removed from module aes_pipeline_stage3.
WARNING: [Synth 8-3332] Sequential element (r_key_schedule_reg[686]) is unused and will be removed from module aes_pipeline_stage3.
WARNING: [Synth 8-3332] Sequential element (r_key_schedule_reg[687]) is unused and will be removed from module aes_pipeline_stage3.
WARNING: [Synth 8-3332] Sequential element (r_key_schedule_reg[688]) is unused and will be removed from module aes_pipeline_stage3.
WARNING: [Synth 8-3332] Sequential element (r_key_schedule_reg[689]) is unused and will be removed from module aes_pipeline_stage3.
WARNING: [Synth 8-3332] Sequential element (r_key_schedule_reg[690]) is unused and will be removed from module aes_pipeline_stage3.
WARNING: [Synth 8-3332] Sequential element (r_key_schedule_reg[691]) is unused and will be removed from module aes_pipeline_stage3.
WARNING: [Synth 8-3332] Sequential element (r_key_schedule_reg[692]) is unused and will be removed from module aes_pipeline_stage3.
WARNING: [Synth 8-3332] Sequential element (r_key_schedule_reg[693]) is unused and will be removed from module aes_pipeline_stage3.
WARNING: [Synth 8-3332] Sequential element (r_key_schedule_reg[694]) is unused and will be removed from module aes_pipeline_stage3.
WARNING: [Synth 8-3332] Sequential element (r_key_schedule_reg[695]) is unused and will be removed from module aes_pipeline_stage3.
WARNING: [Synth 8-3332] Sequential element (r_key_schedule_reg[696]) is unused and will be removed from module aes_pipeline_stage3.
WARNING: [Synth 8-3332] Sequential element (r_key_schedule_reg[697]) is unused and will be removed from module aes_pipeline_stage3.
WARNING: [Synth 8-3332] Sequential element (r_key_schedule_reg[698]) is unused and will be removed from module aes_pipeline_stage3.
WARNING: [Synth 8-3332] Sequential element (r_key_schedule_reg[699]) is unused and will be removed from module aes_pipeline_stage3.
WARNING: [Synth 8-3332] Sequential element (r_key_schedule_reg[700]) is unused and will be removed from module aes_pipeline_stage3.
WARNING: [Synth 8-3332] Sequential element (r_key_schedule_reg[701]) is unused and will be removed from module aes_pipeline_stage3.
WARNING: [Synth 8-3332] Sequential element (r_key_schedule_reg[702]) is unused and will be removed from module aes_pipeline_stage3.
WARNING: [Synth 8-3332] Sequential element (r_key_schedule_reg[703]) is unused and will be removed from module aes_pipeline_stage3.
WARNING: [Synth 8-3332] Sequential element (r_key_schedule_reg[704]) is unused and will be removed from module aes_pipeline_stage3.
WARNING: [Synth 8-3332] Sequential element (r_key_schedule_reg[705]) is unused and will be removed from module aes_pipeline_stage3.
WARNING: [Synth 8-3332] Sequential element (r_key_schedule_reg[706]) is unused and will be removed from module aes_pipeline_stage3.
WARNING: [Synth 8-3332] Sequential element (r_key_schedule_reg[707]) is unused and will be removed from module aes_pipeline_stage3.
WARNING: [Synth 8-3332] Sequential element (r_key_schedule_reg[708]) is unused and will be removed from module aes_pipeline_stage3.
WARNING: [Synth 8-3332] Sequential element (r_key_schedule_reg[709]) is unused and will be removed from module aes_pipeline_stage3.
WARNING: [Synth 8-3332] Sequential element (r_key_schedule_reg[710]) is unused and will be removed from module aes_pipeline_stage3.
WARNING: [Synth 8-3332] Sequential element (r_key_schedule_reg[711]) is unused and will be removed from module aes_pipeline_stage3.
WARNING: [Synth 8-3332] Sequential element (r_key_schedule_reg[712]) is unused and will be removed from module aes_pipeline_stage3.
WARNING: [Synth 8-3332] Sequential element (r_key_schedule_reg[713]) is unused and will be removed from module aes_pipeline_stage3.
WARNING: [Synth 8-3332] Sequential element (r_key_schedule_reg[714]) is unused and will be removed from module aes_pipeline_stage3.
WARNING: [Synth 8-3332] Sequential element (r_key_schedule_reg[715]) is unused and will be removed from module aes_pipeline_stage3.
WARNING: [Synth 8-3332] Sequential element (r_key_schedule_reg[716]) is unused and will be removed from module aes_pipeline_stage3.
WARNING: [Synth 8-3332] Sequential element (r_key_schedule_reg[717]) is unused and will be removed from module aes_pipeline_stage3.
WARNING: [Synth 8-3332] Sequential element (r_key_schedule_reg[718]) is unused and will be removed from module aes_pipeline_stage3.
WARNING: [Synth 8-3332] Sequential element (r_key_schedule_reg[719]) is unused and will be removed from module aes_pipeline_stage3.
WARNING: [Synth 8-3332] Sequential element (r_key_schedule_reg[720]) is unused and will be removed from module aes_pipeline_stage3.
WARNING: [Synth 8-3332] Sequential element (r_key_schedule_reg[721]) is unused and will be removed from module aes_pipeline_stage3.
WARNING: [Synth 8-3332] Sequential element (r_key_schedule_reg[722]) is unused and will be removed from module aes_pipeline_stage3.
WARNING: [Synth 8-3332] Sequential element (r_key_schedule_reg[723]) is unused and will be removed from module aes_pipeline_stage3.
WARNING: [Synth 8-3332] Sequential element (r_key_schedule_reg[724]) is unused and will be removed from module aes_pipeline_stage3.
WARNING: [Synth 8-3332] Sequential element (r_key_schedule_reg[725]) is unused and will be removed from module aes_pipeline_stage3.
WARNING: [Synth 8-3332] Sequential element (r_key_schedule_reg[726]) is unused and will be removed from module aes_pipeline_stage3.
WARNING: [Synth 8-3332] Sequential element (r_key_schedule_reg[727]) is unused and will be removed from module aes_pipeline_stage3.
WARNING: [Synth 8-3332] Sequential element (r_key_schedule_reg[728]) is unused and will be removed from module aes_pipeline_stage3.
WARNING: [Synth 8-3332] Sequential element (r_key_schedule_reg[729]) is unused and will be removed from module aes_pipeline_stage3.
WARNING: [Synth 8-3332] Sequential element (r_key_schedule_reg[730]) is unused and will be removed from module aes_pipeline_stage3.
WARNING: [Synth 8-3332] Sequential element (r_key_schedule_reg[731]) is unused and will be removed from module aes_pipeline_stage3.
WARNING: [Synth 8-3332] Sequential element (r_key_schedule_reg[732]) is unused and will be removed from module aes_pipeline_stage3.
WARNING: [Synth 8-3332] Sequential element (r_key_schedule_reg[733]) is unused and will be removed from module aes_pipeline_stage3.
WARNING: [Synth 8-3332] Sequential element (r_key_schedule_reg[734]) is unused and will be removed from module aes_pipeline_stage3.
WARNING: [Synth 8-3332] Sequential element (r_key_schedule_reg[735]) is unused and will be removed from module aes_pipeline_stage3.
WARNING: [Synth 8-3332] Sequential element (r_key_schedule_reg[736]) is unused and will be removed from module aes_pipeline_stage3.
WARNING: [Synth 8-3332] Sequential element (r_key_schedule_reg[737]) is unused and will be removed from module aes_pipeline_stage3.
WARNING: [Synth 8-3332] Sequential element (r_key_schedule_reg[738]) is unused and will be removed from module aes_pipeline_stage3.
WARNING: [Synth 8-3332] Sequential element (r_key_schedule_reg[739]) is unused and will be removed from module aes_pipeline_stage3.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:19 ; elapsed = 00:02:39 . Memory (MB): peak = 2290.020 ; gain = 1357.633 ; free physical = 39929 ; free virtual = 62372
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+---------------------+-----------------------------+---------------+----------------+
|Module Name          | RTL Object                  | Depth x Width | Implemented As | 
+---------------------+-----------------------------+---------------+----------------+
|aes_pipeline_stage1  | sbox                        | 256x8         | LUT            | 
|aes_pipeline_stage1  | sbox                        | 256x8         | LUT            | 
|aes_pipeline_stage1  | sbox                        | 256x8         | LUT            | 
|aes_pipeline_stage1  | sbox                        | 256x8         | LUT            | 
|aes_pipeline_stage1  | sbox                        | 256x8         | LUT            | 
|aes_pipeline_stage1  | sbox                        | 256x8         | LUT            | 
|aes_pipeline_stage1  | sbox                        | 256x8         | LUT            | 
|aes_pipeline_stage1  | sbox                        | 256x8         | LUT            | 
|aes_pipeline_stage1  | sbox                        | 256x8         | LUT            | 
|aes_pipeline_stage1  | sbox                        | 256x8         | LUT            | 
|aes_pipeline_stage1  | sbox                        | 256x8         | LUT            | 
|aes_pipeline_stage1  | sbox                        | 256x8         | LUT            | 
|aes_pipeline_stage2  | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage2  | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage2  | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage2  | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage2  | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage2  | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage2  | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage2  | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage2  | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage2  | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage2  | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage2  | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage2  | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage2  | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage2  | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage2  | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage2  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage2  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage2  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage2  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage2  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage2  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage2  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage2  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage2  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage2  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage2  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage2  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage2  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage2  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage2  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage2  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage2  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage2  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage2  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage2  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage2  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage2  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage2  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage2  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage2  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage2  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage2  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage2  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage2  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage2  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage2  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage2  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage2  | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage2  | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage2  | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage2  | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage2  | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage2  | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage2  | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage2  | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage2  | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage2  | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage2  | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage2  | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage2  | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage2  | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage2  | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage2  | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage2  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage2  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage2  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage2  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage2  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage2  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage2  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage2  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage2  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage2  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage2  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage2  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage2  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage2  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage2  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage2  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage2  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage2  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage2  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage2  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage2  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage2  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage2  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage2  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage2  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage2  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage2  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage2  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage2  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage2  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage2  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage2  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage12 | sbox                        | 256x8         | LUT            | 
|aes_pipeline_stage12 | sbox                        | 256x8         | LUT            | 
|aes_pipeline_stage12 | sbox                        | 256x8         | LUT            | 
|aes_pipeline_stage12 | sbox                        | 256x8         | LUT            | 
|aes_pipeline_stage12 | sbox                        | 256x8         | LUT            | 
|aes_pipeline_stage12 | sbox                        | 256x8         | LUT            | 
|aes_pipeline_stage12 | sbox                        | 256x8         | LUT            | 
|aes_pipeline_stage12 | sbox                        | 256x8         | LUT            | 
|aes_pipeline_stage3  | r_h_reg_rep_bsel            | 256x8         | Block RAM      | 
|aes_pipeline_stage3  | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage3  | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage3  | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage3  | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage3  | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage3  | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage3  | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage3  | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage3  | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage3  | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage3  | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage3  | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage3  | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage3  | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage3  | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage3  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage3  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage3  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage3  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage3  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage3  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage3  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage3  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage3  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage3  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage3  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage3  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage3  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage3  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage3  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage3  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage3  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage3  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage3  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage3  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage3  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage3  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage3  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage3  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage3  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage3  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage3  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage3  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage3  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage3  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage3  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage3  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage3  | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage3  | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage3  | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage3  | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage3  | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage3  | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage3  | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage3  | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage3  | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage3  | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage3  | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage3  | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage3  | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage3  | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage3  | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage3  | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage3  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage3  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage3  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage3  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage3  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage3  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage3  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage3  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage3  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage3  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage3  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage3  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage3  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage3  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage3  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage3  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage3  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage3  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage3  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage3  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage3  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage3  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage3  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage3  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage3  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage3  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage3  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage3  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage3  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage3  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage3  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage3  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage3  | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage3  | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage3  | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage3  | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage3  | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage3  | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage3  | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage3  | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage3  | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage3  | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage3  | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage3  | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage3  | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage3  | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage3  | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage3  | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage3  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage3  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage3  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage3  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage3  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage3  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage3  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage3  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage3  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage3  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage3  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage3  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage3  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage3  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage3  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage3  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage3  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage3  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage3  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage3  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage3  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage3  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage3  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage3  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage3  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage3  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage3  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage3  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage3  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage3  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage3  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage3  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage3  | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage3  | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage3  | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage3  | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage3  | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage3  | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage3  | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage3  | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage3  | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage3  | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage3  | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage3  | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage3  | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage3  | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage3  | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage3  | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage3  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage3  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage3  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage3  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage3  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage3  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage3  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage3  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage3  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage3  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage3  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage3  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage3  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage3  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage3  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage3  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage3  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage3  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage3  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage3  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage3  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage3  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage3  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage3  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage3  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage3  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage3  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage3  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage3  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage3  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage3  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage3  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage3  | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage3  | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage3  | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage3  | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage3  | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage3  | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage3  | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage3  | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage3  | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage3  | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage3  | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage3  | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage3  | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage3  | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage3  | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage3  | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage3  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage3  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage3  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage3  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage3  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage3  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage3  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage3  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage3  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage3  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage3  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage3  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage3  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage3  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage3  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage3  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage3  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage3  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage3  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage3  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage3  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage3  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage3  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage3  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage3  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage3  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage3  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage3  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage3  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage3  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage3  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage3  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage3  | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage3  | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage3  | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage3  | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage3  | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage3  | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage3  | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage3  | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage3  | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage3  | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage3  | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage3  | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage3  | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage3  | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage3  | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage3  | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage3  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage3  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage3  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage3  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage3  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage3  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage3  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage3  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage3  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage3  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage3  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage3  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage3  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage3  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage3  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage3  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage3  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage3  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage3  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage3  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage3  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage3  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage3  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage3  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage3  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage3  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage3  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage3  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage3  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage3  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage3  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage3  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage13 | sbox                        | 256x8         | LUT            | 
|aes_pipeline_stage13 | sbox                        | 256x8         | LUT            | 
|aes_pipeline_stage13 | sbox                        | 256x8         | LUT            | 
|aes_pipeline_stage13 | sbox                        | 256x8         | LUT            | 
|aes_pipeline_stage13 | sbox                        | 256x8         | LUT            | 
|aes_pipeline_stage13 | sbox                        | 256x8         | LUT            | 
|aes_pipeline_stage13 | sbox                        | 256x8         | LUT            | 
|aes_pipeline_stage13 | sbox                        | 256x8         | LUT            | 
|aes_pipeline_stage13 | sbox                        | 256x8         | LUT            | 
|aes_pipeline_stage13 | sbox                        | 256x8         | LUT            | 
|aes_pipeline_stage13 | sbox                        | 256x8         | LUT            | 
|aes_pipeline_stage13 | sbox                        | 256x8         | LUT            | 
|aes_pipeline_stage4  | r_h_reg_rep_bsel            | 256x8         | Block RAM      | 
|aes_pipeline_stage4  | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage4  | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage4  | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage4  | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage4  | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage4  | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage4  | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage4  | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage4  | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage4  | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage4  | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage4  | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage4  | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage4  | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage4  | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage4  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage4  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage4  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage4  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage4  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage4  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage4  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage4  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage4  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage4  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage4  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage4  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage4  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage4  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage4  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage4  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage4  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage4  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage4  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage4  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage4  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage4  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage4  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage4  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage4  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage4  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage4  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage4  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage4  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage4  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage4  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage4  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage4  | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage4  | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage4  | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage4  | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage4  | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage4  | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage4  | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage4  | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage4  | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage4  | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage4  | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage4  | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage4  | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage4  | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage4  | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage4  | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage4  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage4  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage4  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage4  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage4  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage4  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage4  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage4  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage4  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage4  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage4  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage4  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage4  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage4  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage4  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage4  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage4  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage4  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage4  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage4  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage4  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage4  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage4  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage4  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage4  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage4  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage4  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage4  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage4  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage4  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage4  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage4  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage4  | r_encrypted_j0_reg_rep_bsel | 256x8         | Block RAM      | 
|aes_pipeline_stage4  | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage4  | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage4  | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage4  | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage4  | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage4  | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage4  | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage4  | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage4  | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage4  | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage4  | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage4  | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage4  | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage4  | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage4  | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage4  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage4  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage4  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage4  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage4  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage4  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage4  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage4  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage4  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage4  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage4  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage4  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage4  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage4  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage4  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage4  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage4  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage4  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage4  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage4  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage4  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage4  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage4  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage4  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage4  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage4  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage4  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage4  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage4  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage4  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage4  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage4  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage4  | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage4  | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage4  | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage4  | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage4  | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage4  | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage4  | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage4  | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage4  | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage4  | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage4  | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage4  | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage4  | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage4  | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage4  | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage4  | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage4  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage4  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage4  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage4  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage4  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage4  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage4  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage4  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage4  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage4  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage4  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage4  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage4  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage4  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage4  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage4  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage4  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage4  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage4  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage4  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage4  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage4  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage4  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage4  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage4  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage4  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage4  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage4  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage4  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage4  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage4  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage4  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage4  | r_encrypted_cb_reg_rep_bsel | 256x8         | Block RAM      | 
|aes_pipeline_stage4  | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage4  | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage4  | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage4  | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage4  | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage4  | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage4  | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage4  | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage4  | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage4  | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage4  | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage4  | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage4  | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage4  | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage4  | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage4  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage4  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage4  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage4  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage4  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage4  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage4  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage4  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage4  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage4  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage4  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage4  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage4  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage4  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage4  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage4  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage4  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage4  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage4  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage4  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage4  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage4  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage4  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage4  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage4  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage4  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage4  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage4  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage4  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage4  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage4  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage4  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage4  | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage4  | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage4  | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage4  | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage4  | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage4  | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage4  | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage4  | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage4  | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage4  | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage4  | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage4  | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage4  | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage4  | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage4  | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage4  | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage4  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage4  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage4  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage4  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage4  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage4  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage4  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage4  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage4  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage4  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage4  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage4  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage4  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage4  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage4  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage4  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage4  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage4  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage4  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage4  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage4  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage4  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage4  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage4  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage4  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage4  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage4  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage4  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage4  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage4  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage4  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage4  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage14 | sbox                        | 256x8         | LUT            | 
|aes_pipeline_stage14 | sbox                        | 256x8         | LUT            | 
|aes_pipeline_stage14 | sbox                        | 256x8         | LUT            | 
|aes_pipeline_stage14 | sbox                        | 256x8         | LUT            | 
|aes_pipeline_stage14 | sbox                        | 256x8         | LUT            | 
|aes_pipeline_stage14 | sbox                        | 256x8         | LUT            | 
|aes_pipeline_stage14 | sbox                        | 256x8         | LUT            | 
|aes_pipeline_stage14 | sbox                        | 256x8         | LUT            | 
|aes_pipeline_stage5  | r_h_reg_rep_bsel            | 256x8         | Block RAM      | 
|aes_pipeline_stage5  | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage5  | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage5  | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage5  | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage5  | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage5  | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage5  | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage5  | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage5  | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage5  | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage5  | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage5  | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage5  | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage5  | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage5  | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage5  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage5  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage5  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage5  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage5  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage5  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage5  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage5  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage5  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage5  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage5  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage5  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage5  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage5  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage5  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage5  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage5  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage5  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage5  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage5  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage5  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage5  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage5  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage5  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage5  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage5  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage5  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage5  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage5  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage5  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage5  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage5  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage5  | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage5  | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage5  | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage5  | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage5  | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage5  | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage5  | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage5  | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage5  | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage5  | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage5  | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage5  | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage5  | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage5  | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage5  | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage5  | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage5  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage5  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage5  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage5  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage5  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage5  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage5  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage5  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage5  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage5  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage5  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage5  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage5  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage5  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage5  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage5  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage5  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage5  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage5  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage5  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage5  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage5  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage5  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage5  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage5  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage5  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage5  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage5  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage5  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage5  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage5  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage5  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage5  | r_encrypted_j0_reg_rep_bsel | 256x8         | Block RAM      | 
|aes_pipeline_stage5  | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage5  | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage5  | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage5  | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage5  | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage5  | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage5  | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage5  | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage5  | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage5  | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage5  | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage5  | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage5  | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage5  | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage5  | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage5  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage5  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage5  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage5  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage5  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage5  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage5  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage5  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage5  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage5  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage5  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage5  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage5  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage5  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage5  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage5  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage5  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage5  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage5  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage5  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage5  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage5  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage5  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage5  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage5  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage5  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage5  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage5  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage5  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage5  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage5  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage5  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage5  | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage5  | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage5  | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage5  | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage5  | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage5  | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage5  | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage5  | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage5  | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage5  | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage5  | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage5  | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage5  | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage5  | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage5  | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage5  | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage5  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage5  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage5  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage5  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage5  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage5  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage5  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage5  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage5  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage5  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage5  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage5  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage5  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage5  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage5  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage5  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage5  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage5  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage5  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage5  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage5  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage5  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage5  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage5  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage5  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage5  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage5  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage5  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage5  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage5  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage5  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage5  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage5  | r_encrypted_cb_reg_rep_bsel | 256x8         | Block RAM      | 
|aes_pipeline_stage5  | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage5  | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage5  | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage5  | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage5  | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage5  | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage5  | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage5  | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage5  | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage5  | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage5  | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage5  | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage5  | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage5  | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage5  | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage5  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage5  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage5  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage5  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage5  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage5  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage5  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage5  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage5  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage5  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage5  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage5  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage5  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage5  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage5  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage5  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage5  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage5  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage5  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage5  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage5  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage5  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage5  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage5  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage5  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage5  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage5  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage5  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage5  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage5  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage5  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage5  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage5  | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage5  | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage5  | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage5  | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage5  | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage5  | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage5  | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage5  | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage5  | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage5  | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage5  | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage5  | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage5  | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage5  | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage5  | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage5  | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage5  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage5  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage5  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage5  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage5  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage5  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage5  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage5  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage5  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage5  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage5  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage5  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage5  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage5  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage5  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage5  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage5  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage5  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage5  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage5  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage5  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage5  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage5  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage5  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage5  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage5  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage5  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage5  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage5  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage5  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage5  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage5  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage6  | r_h_reg_rep_bsel            | 256x8         | Block RAM      | 
|aes_pipeline_stage6  | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage6  | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage6  | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage6  | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage6  | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage6  | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage6  | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage6  | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage6  | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage6  | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage6  | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage6  | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage6  | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage6  | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage6  | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage6  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage6  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage6  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage6  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage6  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage6  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage6  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage6  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage6  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage6  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage6  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage6  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage6  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage6  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage6  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage6  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage6  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage6  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage6  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage6  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage6  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage6  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage6  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage6  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage6  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage6  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage6  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage6  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage6  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage6  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage6  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage6  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage6  | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage6  | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage6  | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage6  | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage6  | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage6  | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage6  | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage6  | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage6  | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage6  | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage6  | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage6  | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage6  | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage6  | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage6  | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage6  | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage6  | r_encrypted_j0_reg_rep_bsel | 256x8         | Block RAM      | 
|aes_pipeline_stage6  | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage6  | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage6  | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage6  | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage6  | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage6  | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage6  | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage6  | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage6  | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage6  | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage6  | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage6  | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage6  | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage6  | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage6  | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage6  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage6  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage6  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage6  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage6  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage6  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage6  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage6  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage6  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage6  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage6  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage6  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage6  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage6  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage6  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage6  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage6  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage6  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage6  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage6  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage6  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage6  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage6  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage6  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage6  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage6  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage6  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage6  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage6  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage6  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage6  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage6  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage6  | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage6  | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage6  | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage6  | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage6  | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage6  | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage6  | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage6  | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage6  | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage6  | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage6  | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage6  | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage6  | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage6  | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage6  | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage6  | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage6  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage6  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage6  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage6  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage6  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage6  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage6  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage6  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage6  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage6  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage6  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage6  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage6  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage6  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage6  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage6  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage6  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage6  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage6  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage6  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage6  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage6  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage6  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage6  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage6  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage6  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage6  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage6  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage6  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage6  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage6  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage6  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage6  | r_encrypted_cb_reg_rep_bsel | 256x8         | Block RAM      | 
|aes_pipeline_stage6  | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage6  | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage6  | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage6  | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage6  | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage6  | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage6  | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage6  | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage6  | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage6  | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage6  | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage6  | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage6  | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage6  | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage6  | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage6  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage6  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage6  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage6  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage6  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage6  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage6  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage6  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage6  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage6  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage6  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage6  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage6  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage6  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage6  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage6  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage6  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage6  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage6  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage6  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage6  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage6  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage6  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage6  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage6  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage6  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage6  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage6  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage6  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage6  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage6  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage6  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage6  | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage6  | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage6  | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage6  | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage6  | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage6  | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage6  | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage6  | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage6  | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage6  | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage6  | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage6  | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage6  | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage6  | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage6  | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage6  | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage6  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage6  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage6  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage6  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage6  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage6  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage6  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage6  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage6  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage6  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage6  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage6  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage6  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage6  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage6  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage6  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage6  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage6  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage6  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage6  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage6  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage6  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage6  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage6  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage6  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage6  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage6  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage6  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage6  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage6  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage6  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage6  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage7  | r_encrypted_j0_reg_rep_bsel | 256x8         | Block RAM      | 
|aes_pipeline_stage7  | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage7  | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage7  | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage7  | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage7  | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage7  | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage7  | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage7  | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage7  | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage7  | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage7  | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage7  | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage7  | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage7  | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage7  | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage7  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage7  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage7  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage7  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage7  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage7  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage7  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage7  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage7  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage7  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage7  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage7  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage7  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage7  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage7  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage7  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage7  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage7  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage7  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage7  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage7  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage7  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage7  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage7  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage7  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage7  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage7  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage7  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage7  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage7  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage7  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage7  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage7  | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage7  | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage7  | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage7  | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage7  | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage7  | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage7  | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage7  | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage7  | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage7  | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage7  | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage7  | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage7  | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage7  | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage7  | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage7  | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage7  | r_encrypted_cb_reg_rep_bsel | 256x8         | Block RAM      | 
|aes_pipeline_stage7  | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage7  | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage7  | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage7  | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage7  | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage7  | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage7  | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage7  | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage7  | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage7  | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage7  | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage7  | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage7  | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage7  | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage7  | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage7  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage7  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage7  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage7  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage7  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage7  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage7  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage7  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage7  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage7  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage7  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage7  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage7  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage7  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage7  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage7  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage7  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage7  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage7  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage7  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage7  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage7  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage7  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage7  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage7  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage7  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage7  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage7  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage7  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage7  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage7  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage7  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage7  | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage7  | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage7  | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage7  | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage7  | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage7  | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage7  | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage7  | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage7  | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage7  | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage7  | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage7  | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage7  | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage7  | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage7  | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage7  | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage7  | r_encrypted_j0_reg_rep_bsel | 256x8         | Block RAM      | 
|aes_pipeline_stage7  | sel                         | 256x8         | Block RAM      | 
|aes_pipeline_stage7  | sel                         | 256x8         | Block RAM      | 
|aes_pipeline_stage7  | sel                         | 256x8         | Block RAM      | 
|aes_pipeline_stage7  | sel                         | 256x8         | Block RAM      | 
|aes_pipeline_stage7  | sel                         | 256x8         | Block RAM      | 
|aes_pipeline_stage7  | sel                         | 256x8         | Block RAM      | 
|aes_pipeline_stage7  | sel                         | 256x8         | Block RAM      | 
|aes_pipeline_stage7  | sel                         | 256x8         | Block RAM      | 
|aes_pipeline_stage7  | sel                         | 256x8         | Block RAM      | 
|aes_pipeline_stage7  | sel                         | 256x8         | Block RAM      | 
|aes_pipeline_stage7  | sel                         | 256x8         | Block RAM      | 
|aes_pipeline_stage7  | sel                         | 256x8         | Block RAM      | 
|aes_pipeline_stage7  | sel                         | 256x8         | Block RAM      | 
|aes_pipeline_stage7  | sel                         | 256x8         | Block RAM      | 
|aes_pipeline_stage7  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage7  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage7  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage7  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage7  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage7  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage7  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage7  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage7  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage7  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage7  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage7  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage7  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage7  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage7  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage7  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage7  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage7  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage7  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage7  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage7  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage7  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage7  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage7  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage7  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage7  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage7  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage7  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage7  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage7  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage7  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage7  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage7  | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage7  | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage7  | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage7  | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage7  | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage7  | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage7  | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage7  | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage7  | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage7  | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage7  | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage7  | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage7  | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage7  | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage7  | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage7  | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage7  | r_encrypted_cb_reg_rep_bsel | 256x8         | Block RAM      | 
|aes_pipeline_stage7  | sel                         | 256x8         | Block RAM      | 
|aes_pipeline_stage7  | sel                         | 256x8         | Block RAM      | 
|aes_pipeline_stage7  | sel                         | 256x8         | Block RAM      | 
|aes_pipeline_stage7  | sel                         | 256x8         | Block RAM      | 
|aes_pipeline_stage7  | sel                         | 256x8         | Block RAM      | 
|aes_pipeline_stage7  | sel                         | 256x8         | Block RAM      | 
|aes_pipeline_stage7  | sel                         | 256x8         | Block RAM      | 
|aes_pipeline_stage7  | sel                         | 256x8         | Block RAM      | 
|aes_pipeline_stage7  | sel                         | 256x8         | Block RAM      | 
|aes_pipeline_stage7  | sel                         | 256x8         | Block RAM      | 
|aes_pipeline_stage7  | sel                         | 256x8         | Block RAM      | 
|aes_pipeline_stage7  | sel                         | 256x8         | Block RAM      | 
|aes_pipeline_stage7  | sel                         | 256x8         | Block RAM      | 
|aes_pipeline_stage7  | sel                         | 256x8         | Block RAM      | 
|aes_pipeline_stage7  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage7  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage7  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage7  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage7  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage7  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage7  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage7  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage7  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage7  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage7  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage7  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage7  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage7  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage7  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage7  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage7  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage7  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage7  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage7  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage7  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage7  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage7  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage7  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage7  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage7  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage7  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage7  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage7  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage7  | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage7  | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage7  | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage7  | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage7  | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage7  | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage7  | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage7  | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage7  | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage7  | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage7  | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage7  | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage7  | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage7  | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage7  | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage7  | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage7  | SBOX                        | 256x8         | LUT            | 
+---------------------+-----------------------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-------------------------+------------+----------+
|      |RTL Partition            |Replication |Instances |
+------+-------------------------+------------+----------+
|1     |clk_gen__GC0             |           1|         3|
|2     |aes_pipeline_stage8__GB0 |           1|     22497|
|3     |aes_pipeline_stage8__GB1 |           1|      6118|
|4     |aes_pipeline_stage8__GB2 |           1|      7422|
|5     |gcm_aes__GCB0            |           1|     18973|
|6     |gcm_aes__GCB1            |           1|     11931|
|7     |gcm_aes__GCB2            |           1|     21506|
|8     |aes_pipeline_stage7      |           1|      5025|
|9     |aes__GC0                 |           1|       206|
+------+-------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:26 ; elapsed = 00:02:46 . Memory (MB): peak = 2450.199 ; gain = 1517.812 ; free physical = 39765 ; free virtual = 62208
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:04:43 ; elapsed = 00:05:04 . Memory (MB): peak = 3379.730 ; gain = 2447.344 ; free physical = 38836 ; free virtual = 61281
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------------+------------+----------+
|      |RTL Partition       |Replication |Instances |
+------+--------------------+------------+----------+
|1     |clk_gen__GC0        |           1|         3|
|2     |gcm_aes__GCB0       |           1|     18205|
|3     |gcm_aes__GCB1       |           1|     10971|
|4     |gcm_aes__GCB2       |           1|     19458|
|5     |aes_pipeline_stage7 |           1|      4769|
|6     |aes_GT0             |           1|     36002|
+------+--------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance gcm_aes_instance/stage7/r_encrypted_j0_reg_rep_bsel (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gcm_aes_instance/stage7/r_encrypted_j0_reg_rep_bsel (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gcm_aes_instance/stage7/sel (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gcm_aes_instance/stage7/sel (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gcm_aes_instance/stage7/sel__0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gcm_aes_instance/stage7/sel__0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gcm_aes_instance/stage7/sel__1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gcm_aes_instance/stage7/sel__1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gcm_aes_instance/stage7/sel__2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gcm_aes_instance/stage7/sel__2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gcm_aes_instance/stage7/sel__3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gcm_aes_instance/stage7/sel__3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gcm_aes_instance/stage7/sel__4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gcm_aes_instance/stage7/sel__4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gcm_aes_instance/stage7/sel__5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gcm_aes_instance/stage7/sel__5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gcm_aes_instance/stage7/r_encrypted_cb_reg_rep_bsel (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gcm_aes_instance/stage7/r_encrypted_cb_reg_rep_bsel (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gcm_aes_instance/stage7/sel__6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gcm_aes_instance/stage7/sel__6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gcm_aes_instance/stage7/sel__7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gcm_aes_instance/stage7/sel__7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gcm_aes_instance/stage7/sel__8 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gcm_aes_instance/stage7/sel__8 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gcm_aes_instance/stage7/sel__9 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gcm_aes_instance/stage7/sel__9 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gcm_aes_instance/stage7/sel__10 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gcm_aes_instance/stage7/sel__10 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gcm_aes_instance/stage7/sel__11 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gcm_aes_instance/stage7/sel__11 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gcm_aes_instance/stage7/sel__12 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gcm_aes_instance/stage7/sel__12 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_4/gcm_aes_instance/stage2/sel (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_4/gcm_aes_instance/stage2/sel (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_4/gcm_aes_instance/stage2/sel__0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_4/gcm_aes_instance/stage2/sel__0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_4/gcm_aes_instance/stage2/sel__1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_4/gcm_aes_instance/stage2/sel__1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_4/gcm_aes_instance/stage2/sel__2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_4/gcm_aes_instance/stage2/sel__2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_4/gcm_aes_instance/stage2/sel__3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_4/gcm_aes_instance/stage2/sel__3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_4/gcm_aes_instance/stage2/sel__4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_4/gcm_aes_instance/stage2/sel__4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_4/gcm_aes_instance/stage2/sel__5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_4/gcm_aes_instance/stage2/sel__5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_4/gcm_aes_instance/stage2/sel__6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_4/gcm_aes_instance/stage2/sel__6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_4/gcm_aes_instance/stage3/r_h_reg_rep_bsel (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_4/gcm_aes_instance/stage3/r_h_reg_rep_bsel (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_4/gcm_aes_instance/stage3/sel (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_4/gcm_aes_instance/stage3/sel (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_4/gcm_aes_instance/stage3/sel__0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_4/gcm_aes_instance/stage3/sel__0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_4/gcm_aes_instance/stage3/sel__1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_4/gcm_aes_instance/stage3/sel__1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_4/gcm_aes_instance/stage3/sel__2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_4/gcm_aes_instance/stage3/sel__2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_4/gcm_aes_instance/stage3/sel__3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_4/gcm_aes_instance/stage3/sel__3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_4/gcm_aes_instance/stage3/sel__4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_4/gcm_aes_instance/stage3/sel__4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_4/gcm_aes_instance/stage3/sel__5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_4/gcm_aes_instance/stage3/sel__5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_5/gcm_aes_instance/stage4/r_h_reg_rep_bsel (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_5/gcm_aes_instance/stage4/r_h_reg_rep_bsel (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_5/gcm_aes_instance/stage4/sel (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_5/gcm_aes_instance/stage4/sel (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_5/gcm_aes_instance/stage4/sel__0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_5/gcm_aes_instance/stage4/sel__0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_5/gcm_aes_instance/stage4/sel__1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_5/gcm_aes_instance/stage4/sel__1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_5/gcm_aes_instance/stage4/sel__2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_5/gcm_aes_instance/stage4/sel__2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_5/gcm_aes_instance/stage4/sel__3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_5/gcm_aes_instance/stage4/sel__3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_5/gcm_aes_instance/stage4/sel__4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_5/gcm_aes_instance/stage4/sel__4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_5/gcm_aes_instance/stage4/sel__5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_5/gcm_aes_instance/stage4/sel__5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_5/gcm_aes_instance/stage4/r_encrypted_j0_reg_rep_bsel (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_5/gcm_aes_instance/stage4/r_encrypted_j0_reg_rep_bsel (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_5/gcm_aes_instance/stage4/sel__6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_5/gcm_aes_instance/stage4/sel__6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_5/gcm_aes_instance/stage4/sel__7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_5/gcm_aes_instance/stage4/sel__7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_5/gcm_aes_instance/stage4/sel__8 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_5/gcm_aes_instance/stage4/sel__8 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_5/gcm_aes_instance/stage4/sel__9 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_5/gcm_aes_instance/stage4/sel__9 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_5/gcm_aes_instance/stage4/sel__10 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_5/gcm_aes_instance/stage4/sel__10 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_5/gcm_aes_instance/stage4/sel__11 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_5/gcm_aes_instance/stage4/sel__11 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_5/gcm_aes_instance/stage4/sel__12 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_5/gcm_aes_instance/stage4/sel__12 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_5/gcm_aes_instance/stage4/r_encrypted_cb_reg_rep_bsel (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_5/gcm_aes_instance/stage4/r_encrypted_cb_reg_rep_bsel (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_5/gcm_aes_instance/stage4/sel__13 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_5/gcm_aes_instance/stage4/sel__13 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Common 17-14] Message 'Synth 8-4480' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:04:54 ; elapsed = 00:05:22 . Memory (MB): peak = 3391.656 ; gain = 2459.270 ; free physical = 38630 ; free virtual = 61084
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |gcm_aes__GCB0 |           1|     10962|
|2     |gcm_aes__GCB1 |           1|      5809|
|3     |gcm_aes__GCB2 |           1|      9630|
|4     |aes_GT0       |           1|     10547|
+------+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:04:58 ; elapsed = 00:05:26 . Memory (MB): peak = 3391.656 ; gain = 2459.270 ; free physical = 38631 ; free virtual = 61084
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:04:58 ; elapsed = 00:05:26 . Memory (MB): peak = 3391.656 ; gain = 2459.270 ; free physical = 38631 ; free virtual = 61084
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:05:01 ; elapsed = 00:05:29 . Memory (MB): peak = 3391.656 ; gain = 2459.270 ; free physical = 38631 ; free virtual = 61084
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:05:02 ; elapsed = 00:05:30 . Memory (MB): peak = 3391.656 ; gain = 2459.270 ; free physical = 38631 ; free virtual = 61084
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:05:03 ; elapsed = 00:05:31 . Memory (MB): peak = 3391.656 ; gain = 2459.270 ; free physical = 38632 ; free virtual = 61085
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:05:03 ; elapsed = 00:05:31 . Memory (MB): peak = 3391.656 ; gain = 2459.270 ; free physical = 38632 ; free virtual = 61085
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+-----------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                      | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+-----------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|aes         | gcm_aes_instance/stage7/r_plain_text_reg[127] | 7      | 128   | NO           | YES                | YES               | 128    | 0       | 
|aes         | gcm_aes_instance/stage8/r_new_instance_reg    | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
+------------+-----------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |BUFG       |     2|
|2     |CARRY8     |    34|
|3     |LUT1       |   170|
|4     |LUT2       |   811|
|5     |LUT3       |   698|
|6     |LUT4       |  3934|
|7     |LUT5       |  3163|
|8     |LUT6       | 18850|
|9     |MMCME2_ADV |     1|
|10    |MUXF7      |  4205|
|11    |MUXF8      |  1602|
|12    |RAMB18E2   |    16|
|13    |RAMB18E2_1 |    88|
|14    |SRL16E     |   129|
|15    |FDRE       |  4764|
|16    |IBUF       |   354|
|17    |OBUF       |    12|
+------+-----------+------+

Report Instance Areas: 
+------+-------------------+---------------------+------+
|      |Instance           |Module               |Cells |
+------+-------------------+---------------------+------+
|1     |top                |                     | 38833|
|2     |  clk_gen_instance |clk_gen              |     4|
|3     |  gcm_aes_instance |gcm_aes              | 38416|
|4     |    stage4         |aes_pipeline_stage4  |  2596|
|5     |    stage5         |aes_pipeline_stage5  |  2596|
|6     |    keyexpan2      |aes_pipeline_stage12 |   930|
|7     |    keyexpan3      |aes_pipeline_stage13 |   908|
|8     |    keyexpan4      |aes_pipeline_stage14 |   936|
|9     |    stage1         |aes_pipeline_stage1  |   899|
|10    |    stage2         |aes_pipeline_stage2  |  1074|
|11    |    stage3         |aes_pipeline_stage3  |  3833|
|12    |    stage6         |aes_pipeline_stage6  |  2640|
|13    |    stage7         |aes_pipeline_stage7  |  2545|
|14    |    stage8         |aes_pipeline_stage8  | 10499|
|15    |  u                |display              |    48|
+------+-------------------+---------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:05:03 ; elapsed = 00:05:31 . Memory (MB): peak = 3391.656 ; gain = 2459.270 ; free physical = 38632 ; free virtual = 61085
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1334 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:04:52 ; elapsed = 00:05:22 . Memory (MB): peak = 3391.656 ; gain = 2015.027 ; free physical = 43212 ; free virtual = 65666
Synthesis Optimization Complete : Time (s): cpu = 00:05:03 ; elapsed = 00:05:32 . Memory (MB): peak = 3391.656 ; gain = 2459.270 ; free physical = 43230 ; free virtual = 65666
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 357 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/yu/projects/new_aes/tag/with_tag_running_out_of_LUTs/constraints_artix_7.xdc]
CRITICAL WARNING: [Common 17-69] Command failed: 'W5' is not a valid site or package pin name. [/home/yu/projects/new_aes/tag/with_tag_running_out_of_LUTs/constraints_artix_7.xdc:2]
CRITICAL WARNING: [Common 17-69] Command failed: 'U18' is not a valid site or package pin name. [/home/yu/projects/new_aes/tag/with_tag_running_out_of_LUTs/constraints_artix_7.xdc:7]
CRITICAL WARNING: [Common 17-69] Command failed: 'V17' is not a valid site or package pin name. [/home/yu/projects/new_aes/tag/with_tag_running_out_of_LUTs/constraints_artix_7.xdc:11]
CRITICAL WARNING: [Common 17-69] Command failed: 'V16' is not a valid site or package pin name. [/home/yu/projects/new_aes/tag/with_tag_running_out_of_LUTs/constraints_artix_7.xdc:13]
CRITICAL WARNING: [Common 17-69] Command failed: 'W16' is not a valid site or package pin name. [/home/yu/projects/new_aes/tag/with_tag_running_out_of_LUTs/constraints_artix_7.xdc:15]
CRITICAL WARNING: [Common 17-69] Command failed: 'W17' is not a valid site or package pin name. [/home/yu/projects/new_aes/tag/with_tag_running_out_of_LUTs/constraints_artix_7.xdc:17]
CRITICAL WARNING: [Common 17-69] Command failed: 'W15' is not a valid site or package pin name. [/home/yu/projects/new_aes/tag/with_tag_running_out_of_LUTs/constraints_artix_7.xdc:19]
CRITICAL WARNING: [Common 17-69] Command failed: 'V15' is not a valid site or package pin name. [/home/yu/projects/new_aes/tag/with_tag_running_out_of_LUTs/constraints_artix_7.xdc:21]
CRITICAL WARNING: [Common 17-69] Command failed: 'W14' is not a valid site or package pin name. [/home/yu/projects/new_aes/tag/with_tag_running_out_of_LUTs/constraints_artix_7.xdc:23]
CRITICAL WARNING: [Common 17-69] Command failed: 'W13' is not a valid site or package pin name. [/home/yu/projects/new_aes/tag/with_tag_running_out_of_LUTs/constraints_artix_7.xdc:25]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Could not find a valid bel for the shape with the following elements: 
	sw_IBUF[8]_inst/INBUF_INST
	sw[8]
	sw_IBUF[8]_inst/IBUFCTRL_INST
 [/home/yu/projects/new_aes/tag/with_tag_running_out_of_LUTs/constraints_artix_7.xdc:27]
CRITICAL WARNING: [Common 17-69] Command failed: 'T3' is not a valid site or package pin name. [/home/yu/projects/new_aes/tag/with_tag_running_out_of_LUTs/constraints_artix_7.xdc:29]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Could not find a valid bel for the shape with the following elements: 
	sw_IBUF[10]_inst/INBUF_INST
	sw[10]
	sw_IBUF[10]_inst/IBUFCTRL_INST
 [/home/yu/projects/new_aes/tag/with_tag_running_out_of_LUTs/constraints_artix_7.xdc:31]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Could not find a valid bel for the shape with the following elements: 
	sw_IBUF[11]_inst/INBUF_INST
	sw[11]
	sw_IBUF[11]_inst/IBUFCTRL_INST
 [/home/yu/projects/new_aes/tag/with_tag_running_out_of_LUTs/constraints_artix_7.xdc:33]
CRITICAL WARNING: [Common 17-69] Command failed: 'W2' is not a valid site or package pin name. [/home/yu/projects/new_aes/tag/with_tag_running_out_of_LUTs/constraints_artix_7.xdc:35]
CRITICAL WARNING: [Common 17-69] Command failed: 'U1' is not a valid site or package pin name. [/home/yu/projects/new_aes/tag/with_tag_running_out_of_LUTs/constraints_artix_7.xdc:37]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Could not find a valid bel for the shape with the following elements: 
	sw_IBUF[14]_inst/INBUF_INST
	sw[14]
	sw_IBUF[14]_inst/IBUFCTRL_INST
 [/home/yu/projects/new_aes/tag/with_tag_running_out_of_LUTs/constraints_artix_7.xdc:39]
CRITICAL WARNING: [Common 17-69] Command failed: 'R2' is not a valid site or package pin name. [/home/yu/projects/new_aes/tag/with_tag_running_out_of_LUTs/constraints_artix_7.xdc:41]
CRITICAL WARNING: [Common 17-69] Command failed: 'W7' is not a valid site or package pin name. [/home/yu/projects/new_aes/tag/with_tag_running_out_of_LUTs/constraints_artix_7.xdc:45]
CRITICAL WARNING: [Common 17-69] Command failed: 'W6' is not a valid site or package pin name. [/home/yu/projects/new_aes/tag/with_tag_running_out_of_LUTs/constraints_artix_7.xdc:47]
CRITICAL WARNING: [Common 17-69] Command failed: 'U8' is not a valid site or package pin name. [/home/yu/projects/new_aes/tag/with_tag_running_out_of_LUTs/constraints_artix_7.xdc:49]
CRITICAL WARNING: [Common 17-69] Command failed: 'V8' is not a valid site or package pin name. [/home/yu/projects/new_aes/tag/with_tag_running_out_of_LUTs/constraints_artix_7.xdc:51]
CRITICAL WARNING: [Common 17-69] Command failed: 'U5' is not a valid site or package pin name. [/home/yu/projects/new_aes/tag/with_tag_running_out_of_LUTs/constraints_artix_7.xdc:53]
CRITICAL WARNING: [Common 17-69] Command failed: 'V5' is not a valid site or package pin name. [/home/yu/projects/new_aes/tag/with_tag_running_out_of_LUTs/constraints_artix_7.xdc:55]
CRITICAL WARNING: [Common 17-69] Command failed: 'U7' is not a valid site or package pin name. [/home/yu/projects/new_aes/tag/with_tag_running_out_of_LUTs/constraints_artix_7.xdc:57]
CRITICAL WARNING: [Common 17-69] Command failed: 'V7' is not a valid site or package pin name. [/home/yu/projects/new_aes/tag/with_tag_running_out_of_LUTs/constraints_artix_7.xdc:60]
CRITICAL WARNING: [Common 17-69] Command failed: 'U2' is not a valid site or package pin name. [/home/yu/projects/new_aes/tag/with_tag_running_out_of_LUTs/constraints_artix_7.xdc:63]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Site location (GTHE3_CHANNEL_X0Y7) is not valid for the shape with the following elements: 
	an_OBUF[1]_inst
	an[1]
 [/home/yu/projects/new_aes/tag/with_tag_running_out_of_LUTs/constraints_artix_7.xdc:65]
CRITICAL WARNING: [Common 17-69] Command failed: 'V4' is not a valid site or package pin name. [/home/yu/projects/new_aes/tag/with_tag_running_out_of_LUTs/constraints_artix_7.xdc:67]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Site location (GTHE3_CHANNEL_X0Y6) is not valid for the shape with the following elements: 
	an_OBUF[3]_inst
	an[3]
 [/home/yu/projects/new_aes/tag/with_tag_running_out_of_LUTs/constraints_artix_7.xdc:69]
Finished Parsing XDC File [/home/yu/projects/new_aes/tag/with_tag_running_out_of_LUTs/constraints_artix_7.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 357 instances were transformed.
  BUFG => BUFGCE: 2 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 354 instances
  MMCME2_ADV => MMCME3_ADV: 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
439 Infos, 211 Warnings, 30 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:05:07 ; elapsed = 00:05:35 . Memory (MB): peak = 3435.758 ; gain = 2432.867 ; free physical = 43231 ; free virtual = 65666
# exec mkdir -p -- ./reports
# report_timing -setup  -file ./reports/synth_aes_setup_report.txt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Temperature grade: E, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-2] Deriving generated clocks
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
report_timing: Time (s): cpu = 00:00:38 ; elapsed = 00:00:30 . Memory (MB): peak = 3506.816 ; gain = 71.059 ; free physical = 43235 ; free virtual = 65671
# report_timing -hold   -file ./reports/synth_aes_hold_report.txt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Temperature grade: E, Delay Type: min.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type min -sort_by slack.
# report_timing_summary -file ./reports/synth_timing_report_aes.txt -delay_type min_max -max_path 50
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
# report_utilization    -file ./reports/synth_utilization_report.txt
report_utilization: Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.32 . Memory (MB): peak = 3506.816 ; gain = 0.000 ; free physical = 43231 ; free virtual = 65667
# report_utilization -hierarchical  -file ./reports/synth_utilization_report_submodule.txt
report_utilization: Time (s): cpu = 00:00:00.37 ; elapsed = 00:00:00.48 . Memory (MB): peak = 3506.816 ; gain = 0.000 ; free physical = 43231 ; free virtual = 65666
# write_schematic -format pdf -orientation portrait /home/yu/projects/AES_GCM/schematic_1.pdf
INFO: [Common 17-206] Exiting Vivado at Tue Oct 30 18:18:56 2018...
