<?xml version="1.0" encoding="UTF-8"?>
<register_list name="System" xmlns="http://www.arm.com/core_reg" xmlns:tcf="http://com.arm.targetconfigurationeditor" xmlns:xi="http://www.w3.org/2001/XInclude" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:schemaLocation="http://www.arm.com/core_reg ../../../Schemas/core_register_definition.xsd">
  <!--PLEASE DO NOT EDIT THIS FILE - Generated from SysReg_v80R_xml-00alp3_rc3-->
  <register_group name="Exception">
    <gui_name language="en">Exception</gui_name>
    <description language="en">Exception</description>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_v80R_xml-00alp3_rc3/xhtml/AArch32-adfsr.html" name="ADFSR" size="4">
      <gui_name language="en">Auxiliary Data Fault Status Register</gui_name>
      <description language="en">Provides additional IMPLEMENTATION DEFINED fault status information for Data Abort exceptions taken to EL1 modes.</description>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_v80R_xml-00alp3_rc3/xhtml/AArch32-aifsr.html" name="AIFSR" size="4">
      <gui_name language="en">Auxiliary Instruction Fault Status Register</gui_name>
      <description language="en">Provides additional IMPLEMENTATION DEFINED fault status information for Prefetch Abort exceptions taken to EL1 modes.</description>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_v80R_xml-00alp3_rc3/xhtml/AArch32-dfar.html" name="DFAR" size="4">
      <gui_name language="en">Data Fault Address Register</gui_name>
      <description language="en">Holds the virtual address of the faulting address that caused a synchronous Data Abort exception.</description>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_v80R_xml-00alp3_rc3/xhtml/AArch32-dfsr.html" name="DFSR" size="4">
      <gui_name language="en">Data Fault Status Register</gui_name>
      <description language="en">Holds status information about the last data fault.</description>
      <bitField conditional="false" enumerationId="DFSR_FnV" name="FnV">
        <gui_name language="en">FnV</gui_name>
        <description language="en">FAR not Valid, for a Synchronous external abort.</description>
        <definition>[16]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="DFSR_CM" name="CM">
        <gui_name language="en">CM</gui_name>
        <description language="en">Cache maintenance fault. For synchronous faults, this bit indicates whether a cache maintenance instruction generated the fault.</description>
        <definition>[13]</definition>
      </bitField>
      <bitField conditional="false" name="ExT">
        <gui_name language="en">ExT</gui_name>
        <description language="en">External abort type. This bit can be used to provide an IMPLEMENTATION DEFINED classification of external aborts.</description>
        <definition>[12]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="DFSR_WnR" name="WnR">
        <gui_name language="en">WnR</gui_name>
        <description language="en">Write not Read bit. Indicates whether the abort was caused by a write or a read instruction.</description>
        <definition>[11]</definition>
      </bitField>
      <bitField conditional="false" name="LPAE">
        <gui_name language="en">LPAE</gui_name>
        <description language="en">Reserved, RES1.</description>
        <definition>[9]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="DFSR_STATUS" name="STATUS">
        <gui_name language="en">STATUS</gui_name>
        <description language="en">Fault status bits.</description>
        <definition>[5:0]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_v80R_xml-00alp3_rc3/xhtml/AArch32-hadfsr.html" name="HADFSR" size="4">
      <gui_name language="en">Hyp Auxiliary Data Fault Status Register</gui_name>
      <description language="en">Provides additional IMPLEMENTATION DEFINED syndrome information for Data Abort exceptions taken to Hyp mode.</description>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_v80R_xml-00alp3_rc3/xhtml/AArch32-haifsr.html" name="HAIFSR" size="4">
      <gui_name language="en">Hyp Auxiliary Instruction Fault Status Register</gui_name>
      <description language="en">Provides additional IMPLEMENTATION DEFINED syndrome information for Prefetch Abort exceptions taken to Hyp mode.</description>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_v80R_xml-00alp3_rc3/xhtml/AArch32-hdfar.html" name="HDFAR" size="4">
      <gui_name language="en">Hyp Data Fault Address Register</gui_name>
      <description language="en">Holds the virtual address of the faulting address that caused a synchronous Data Abort exception that is taken to Hyp mode.</description>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_v80R_xml-00alp3_rc3/xhtml/AArch32-hifar.html" name="HIFAR" size="4">
      <gui_name language="en">Hyp Instruction Fault Address Register</gui_name>
      <description language="en">Holds the virtual address of the faulting address that caused a synchronous Prefetch Abort exception that is taken to Hyp mode.</description>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_v80R_xml-00alp3_rc3/xhtml/AArch32-hpfar.html" name="HPFAR" size="4">
      <gui_name language="en">Hyp IPA Fault Address Register</gui_name>
      <description language="en">Holds the faulting IPA for some aborts on a stage 2 translation taken to Hyp mode.</description>
      <bitField conditional="false" name="FIPA_39_12">
        <gui_name language="en">FIPA_39_12</gui_name>
        <description language="en">Bits [39:12] of the faulting intermediate physical address.</description>
        <definition>[31:4]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_v80R_xml-00alp3_rc3/xhtml/AArch32-hsr.html" name="HSR" size="4">
      <gui_name language="en">Hyp Syndrome Register</gui_name>
      <description language="en">Holds syndrome information for an exception taken to Hyp mode.</description>
      <bitField conditional="false" enumerationId="HSR_EC" name="EC">
        <gui_name language="en">EC</gui_name>
        <description language="en">Exception Class. Indicates the reason for the exception that this register holds information about.</description>
        <definition>[31:26]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="HSR_IL" name="IL">
        <gui_name language="en">IL</gui_name>
        <description language="en">Instruction length bit. Indicates the size of the instruction that has been trapped to Hyp mode.</description>
        <definition>[25]</definition>
      </bitField>
      <bitField conditional="false" name="ISS">
        <gui_name language="en">ISS</gui_name>
        <description language="en">Instruction Specific Syndrome. Architecturally, this field can be defined independently for each defined Exception class. However, in practice, some ISS encodings are used for more than one Exception class.</description>
        <definition>[24:0]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_v80R_xml-00alp3_rc3/xhtml/AArch32-hvbar.html" name="HVBAR" size="4">
      <gui_name language="en">Hyp Vector Base Address Register</gui_name>
      <description language="en">Holds the vector base address for any exception that is taken to Hyp mode.</description>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_v80R_xml-00alp3_rc3/xhtml/AArch32-ifar.html" name="IFAR" size="4">
      <gui_name language="en">Instruction Fault Address Register</gui_name>
      <description language="en">Holds the virtual address of the faulting address that caused a synchronous Prefetch Abort exception.</description>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_v80R_xml-00alp3_rc3/xhtml/AArch32-ifsr.html" name="IFSR" size="4">
      <gui_name language="en">Instruction Fault Status Register</gui_name>
      <description language="en">Holds status information about the last instruction fault.</description>
      <bitField conditional="false" enumerationId="IFSR_FnV" name="FnV">
        <gui_name language="en">FnV</gui_name>
        <description language="en">FAR not Valid, for a Synchronous external abort.</description>
        <definition>[16]</definition>
      </bitField>
      <bitField conditional="false" name="ExT">
        <gui_name language="en">ExT</gui_name>
        <description language="en">External abort type. This bit can be used to provide an IMPLEMENTATION DEFINED classification of external aborts.</description>
        <definition>[12]</definition>
      </bitField>
      <bitField conditional="false" name="LPAE">
        <gui_name language="en">LPAE</gui_name>
        <description language="en">Reserved, RES1.</description>
        <definition>[9]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="IFSR_STATUS" name="STATUS">
        <gui_name language="en">STATUS</gui_name>
        <description language="en">Fault status bits.</description>
        <definition>[5:0]</definition>
      </bitField>
    </register>
    <register access="RO" doclink="CDB://../../../Docs/SysReg_v80R_xml-00alp3_rc3/xhtml/AArch32-isr.html" name="ISR" size="4">
      <gui_name language="en">Interrupt Status Register</gui_name>
      <description language="en">Shows whether any IRQ, FIQ, or external abort is pending. In an implementation that includes EL2, when the register is accessed from Non-secure EL1, a pending interrupt might be a physical interrupt or a virtual interrupt, and the architecture does not provide any mechanism that software executing at Non-secure EL1 can use to determine whether a pending interrupt is physical or virtual. For all other accesses, any indicated interrupt must be a physical interrupt.</description>
      <bitField conditional="false" enumerationId="ISR_A" name="A">
        <gui_name language="en">A</gui_name>
        <description language="en">Asynchronous external abort pending bit:</description>
        <definition>[8]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ISR_I" name="I">
        <gui_name language="en">I</gui_name>
        <description language="en">IRQ pending bit.</description>
        <definition>[7]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ISR_F" name="F">
        <gui_name language="en">F</gui_name>
        <description language="en">FIQ pending bit. Indicates whether an FIQ interrupt is pending.</description>
        <definition>[6]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_v80R_xml-00alp3_rc3/xhtml/AArch32-vbar.html" name="VBAR" size="4">
      <gui_name language="en">Vector Base Address Register</gui_name>
      <description language="en">When high exception vectors are not selected, holds the vector base address for exceptions that are not taken to Monitor mode or to Hyp mode...</description>
    </register>
  </register_group>
  <tcf:enumeration name="DFSR_FnV">
    <tcf:enumItem description="DFAR is valid." name="DFAR_is_valid" number="0"/>
    <tcf:enumItem description="DFAR is not valid, and holds an UNKNOWN value." name="DFAR_is_not_valid_and_holds_an_UNKNOWN_value" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="DFSR_CM">
    <tcf:enumItem description="Abort not caused by execution of a cache maintenance instruction." name="Abort_not_caused_by_execution_of_a_cache_maintenance_instruction" number="0"/>
    <tcf:enumItem description="Abort caused by execution of a cache maintenance instruction." name="Abort_caused_by_execution_of_a_cache_maintenance_instruction" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="DFSR_WnR">
    <tcf:enumItem description="Abort caused by a read instruction." name="Abort_caused_by_a_read_instruction" number="0"/>
    <tcf:enumItem description="Abort caused by a write instruction." name="Abort_caused_by_a_write_instruction" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="DFSR_STATUS">
    <tcf:enumItem description="Background fault or Translation fault" name="Background_fault_or_Translation_fault" number="4"/>
    <tcf:enumItem description="Permission fault" name="Permission_fault" number="12"/>
    <tcf:enumItem description="Synchronous external abort, other than synchronous parity or ECC error" name="Synchronous_external_abort_other_than_synchronous_parity_or_ECC_error" number="16"/>
    <tcf:enumItem description="SError interrupt" name="SError_interrupt" number="17"/>
    <tcf:enumItem description="Synchronous parity or ECC error on memory access" name="Synchronous_parity_or_ECC_error_on_memory_access" number="24"/>
    <tcf:enumItem description="SError parity or ECC error on memory access" name="SError_parity_or_ECC_error_on_memory_access" number="25"/>
    <tcf:enumItem description="Alignment fault" name="Alignment_fault" number="33"/>
    <tcf:enumItem description="Debug exception" name="Debug_exception" number="34"/>
    <tcf:enumItem description="IMPLEMENTATION DEFINED fault (Cache lockdown fault)" name="IMPLEMENTATION_DEFINED_fault_Cache_lockdown_fault" number="52"/>
    <tcf:enumItem description="IMPLEMENTATION DEFINED fault (Unsupported Exclusive access fault)" name="IMPLEMENTATION_DEFINED_fault_Unsupported_Exclusive_access_fault" number="53"/>
  </tcf:enumeration>
  <tcf:enumeration name="HSR_EC">
    <tcf:enumItem description="Unknown reason." name="Unknown_reason" number="0"/>
    <tcf:enumItem description="Trapped WFI or WFE instruction execution..." name="Trapped_WFI_or_WFE_instruction_execution" number="1"/>
    <tcf:enumItem description="Trapped MCR or MRC access with (coproc==1111) that is not reported using EC 0b000000." name="Trapped_MCR_or_MRC_access_with_coproc_1111_that_is_not_reported_using_EC_0b000000" number="3"/>
    <tcf:enumItem description="Trapped MCRR or MRRC access with (coproc==1111) that is not reported using EC 0b000000." name="Trapped_MCRR_or_MRRC_access_with_coproc_1111_that_is_not_reported_using_EC_0b000000" number="4"/>
    <tcf:enumItem description="Trapped MCR or MRC access with (coproc==1110)." name="Trapped_MCR_or_MRC_access_with_coproc_1110" number="5"/>
    <tcf:enumItem description="Trapped LDC or STC access..." name="Trapped_LDC_or_STC_access" number="6"/>
    <tcf:enumItem description="Access to Advanced SIMD or floating-point functionality trapped by a HCPTR.{TASE, TCP10} control..." name="Access_to_Advanced_SIMD_or_floating_point_functionality_trapped_by_a_HCPTR" number="7"/>
    <tcf:enumItem description="Trapped VMRS access, from ID group trap, that is not reported using EC 0b000111." name="Trapped_VMRS_access_from_ID_group_trap_that_is_not_reported_using_EC_0b000111" number="8"/>
    <tcf:enumItem description="Trapped MRRC access with (coproc==1110)." name="Trapped_MRRC_access_with_coproc_1110" number="12"/>
    <tcf:enumItem description="Illegal exception return to AArch32 state." name="Illegal_exception_return_to_AArch32_state" number="14"/>
    <tcf:enumItem description="Exception on SVC instruction execution in AArch32 state routed to EL2." name="Exception_on_SVC_instruction_execution_in_AArch32_state_routed_to_EL2" number="17"/>
    <tcf:enumItem description="HVC instruction execution in AArch32 state, when HVC is not disabled." name="HVC_instruction_execution_in_AArch32_state_when_HVC_is_not_disabled" number="18"/>
    <tcf:enumItem description="Prefetch Abort from a lower Exception level." name="Prefetch_Abort_from_a_lower_Exception_level" number="32"/>
    <tcf:enumItem description="Prefetch Abort taken without a change in Exception level." name="Prefetch_Abort_taken_without_a_change_in_Exception_level" number="33"/>
    <tcf:enumItem description="PC alignment fault exception." name="PC_alignment_fault_exception" number="34"/>
    <tcf:enumItem description="Data Abort from a lower Exception level." name="Data_Abort_from_a_lower_Exception_level" number="36"/>
    <tcf:enumItem description="Data Abort taken without a change in Exception level." name="Data_Abort_taken_without_a_change_in_Exception_level" number="37"/>
  </tcf:enumeration>
  <tcf:enumeration name="HSR_IL">
    <tcf:enumItem description="16-bit instruction trapped." name="_16_bit_instruction_trapped" number="0"/>
    <tcf:enumItem description="32-bit instruction trapped." name="_32_bit_instruction_trapped" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="IFSR_FnV">
    <tcf:enumItem description="IFAR is valid." name="IFAR_is_valid" number="0"/>
    <tcf:enumItem description="IFAR is not valid, and holds an UNKNOWN value." name="IFAR_is_not_valid_and_holds_an_UNKNOWN_value" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="IFSR_STATUS">
    <tcf:enumItem description="Background fault or Translation fault" name="Background_fault_or_Translation_fault" number="4"/>
    <tcf:enumItem description="Permission fault" name="Permission_fault" number="12"/>
    <tcf:enumItem description="Synchronous external abort, other than synchronous parity or ECC error" name="Synchronous_external_abort_other_than_synchronous_parity_or_ECC_error" number="16"/>
    <tcf:enumItem description="Synchronous parity or ECC error on memory access" name="Synchronous_parity_or_ECC_error_on_memory_access" number="24"/>
    <tcf:enumItem description="PC alignment fault" name="PC_alignment_fault" number="33"/>
    <tcf:enumItem description="Debug exception" name="Debug_exception" number="34"/>
  </tcf:enumeration>
  <tcf:enumeration name="ISR_A">
    <tcf:enumItem description="No pending asynchronous external abort." name="No_pending_asynchronous_external_abort" number="0"/>
    <tcf:enumItem description="An asynchronous external abort is pending." name="An_asynchronous_external_abort_is_pending" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="ISR_I">
    <tcf:enumItem description="No pending IRQ." name="No_pending_IRQ" number="0"/>
    <tcf:enumItem description="An IRQ interrupt is pending." name="An_IRQ_interrupt_is_pending" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="ISR_F">
    <tcf:enumItem description="No pending FIQ." name="No_pending_FIQ" number="0"/>
    <tcf:enumItem description="An FIQ interrupt is pending." name="An_FIQ_interrupt_is_pending" number="1"/>
  </tcf:enumeration>
</register_list>
