Analysis & Elaboration report for single_cycle_p2
Thu Apr  6 20:48:00 2023
Quartus Prime Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Elaboration Summary
  3. Parallel Compilation
  4. Parameter Settings for User Entity Instance: core_risc_v:core
  5. Parameter Settings for User Entity Instance: core_risc_v:core|Register:PCReg
  6. Parameter Settings for User Entity Instance: core_risc_v:core|adder:PC_adder
  7. Parameter Settings for User Entity Instance: core_risc_v:core|adder:PC_add_imm
  8. Parameter Settings for User Entity Instance: core_risc_v:core|Mux_2to1:pc_src
  9. Parameter Settings for User Entity Instance: core_risc_v:core|Mux_2to1:pc_adders
 10. Parameter Settings for User Entity Instance: core_risc_v:core|Mux_2to1:pc_save
 11. Parameter Settings for User Entity Instance: core_risc_v:core|memory_ROM:ROM
 12. Parameter Settings for User Entity Instance: core_risc_v:core|memory_ROM:ROM|single_port_rom:ROM_32bitD_programMemory
 13. Parameter Settings for User Entity Instance: core_risc_v:core|Mux_4to1:data_pc_rd
 14. Parameter Settings for User Entity Instance: core_risc_v:core|RegisterFile:RegFile
 15. Parameter Settings for User Entity Instance: core_risc_v:core|RegisterFile:RegFile|Registers:Regs
 16. Parameter Settings for User Entity Instance: core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R0_1[0].R
 17. Parameter Settings for User Entity Instance: core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R0_1[1].R
 18. Parameter Settings for User Entity Instance: core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[3].R
 19. Parameter Settings for User Entity Instance: core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[4].R
 20. Parameter Settings for User Entity Instance: core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[5].R
 21. Parameter Settings for User Entity Instance: core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[6].R
 22. Parameter Settings for User Entity Instance: core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[7].R
 23. Parameter Settings for User Entity Instance: core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[8].R
 24. Parameter Settings for User Entity Instance: core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[9].R
 25. Parameter Settings for User Entity Instance: core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[10].R
 26. Parameter Settings for User Entity Instance: core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[11].R
 27. Parameter Settings for User Entity Instance: core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[12].R
 28. Parameter Settings for User Entity Instance: core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[13].R
 29. Parameter Settings for User Entity Instance: core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[14].R
 30. Parameter Settings for User Entity Instance: core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[15].R
 31. Parameter Settings for User Entity Instance: core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[16].R
 32. Parameter Settings for User Entity Instance: core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[17].R
 33. Parameter Settings for User Entity Instance: core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[18].R
 34. Parameter Settings for User Entity Instance: core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[19].R
 35. Parameter Settings for User Entity Instance: core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[20].R
 36. Parameter Settings for User Entity Instance: core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[21].R
 37. Parameter Settings for User Entity Instance: core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[22].R
 38. Parameter Settings for User Entity Instance: core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[23].R
 39. Parameter Settings for User Entity Instance: core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[24].R
 40. Parameter Settings for User Entity Instance: core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[25].R
 41. Parameter Settings for User Entity Instance: core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[26].R
 42. Parameter Settings for User Entity Instance: core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[27].R
 43. Parameter Settings for User Entity Instance: core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[28].R
 44. Parameter Settings for User Entity Instance: core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[29].R
 45. Parameter Settings for User Entity Instance: core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[30].R
 46. Parameter Settings for User Entity Instance: core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[31].R
 47. Parameter Settings for User Entity Instance: core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:SP
 48. Parameter Settings for User Entity Instance: core_risc_v:core|Mux_2to1:src_B
 49. Parameter Settings for User Entity Instance: core_risc_v:core|ALU:ALU_Block
 50. Parameter Settings for User Entity Instance: MemController:MemCtrl
 51. Parameter Settings for User Entity Instance: UART:uart0|Register:TXReg
 52. Parameter Settings for User Entity Instance: UART:uart0|Register:RXReg
 53. Parameter Settings for User Entity Instance: UART:uart0|UART_TX:TX|Bit_Rate_Pulse:BR_pulse_tx
 54. Parameter Settings for User Entity Instance: UART:uart0|UART_TX:TX|Counter_Param:Counter_bits_tx
 55. Parameter Settings for User Entity Instance: UART:uart0|UART_RX:RX|Bit_Rate_Pulse:BR_pulse_rx
 56. Parameter Settings for User Entity Instance: UART:uart0|UART_RX:RX|Counter_Param:Counter_bits_rx
 57. Parameter Settings for User Entity Instance: GPIO_in_out:GPIO|Register:InReg
 58. Parameter Settings for User Entity Instance: GPIO_in_out:GPIO|Register:OutReg
 59. Parameter Settings for User Entity Instance: single_port_ram:RAM_32bit_dataMemory
 60. Analysis & Elaboration Settings
 61. Port Connectivity Checks: "GPIO_in_out:GPIO|Register:OutReg"
 62. Port Connectivity Checks: "GPIO_in_out:GPIO|Register:InReg"
 63. Port Connectivity Checks: "GPIO_in_out:GPIO"
 64. Port Connectivity Checks: "UART:uart0|UART_RX:RX|RXshift_register:SR|FF_D_enable:FF_[0].FF"
 65. Port Connectivity Checks: "UART:uart0|UART_TX:TX|TXshift_register:SR|FF_D_2enable:FF_[0].FF"
 66. Port Connectivity Checks: "UART:uart0|UART_TX:TX|TXshift_register:SR"
 67. Port Connectivity Checks: "UART:uart0|Register:RXReg"
 68. Port Connectivity Checks: "UART:uart0|Register:TXReg"
 69. Port Connectivity Checks: "core_risc_v:core|ALU:ALU_Block"
 70. Port Connectivity Checks: "core_risc_v:core|imm:GenImm"
 71. Port Connectivity Checks: "core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:SP"
 72. Port Connectivity Checks: "core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[31].R"
 73. Port Connectivity Checks: "core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[30].R"
 74. Port Connectivity Checks: "core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[29].R"
 75. Port Connectivity Checks: "core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[28].R"
 76. Port Connectivity Checks: "core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[27].R"
 77. Port Connectivity Checks: "core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[26].R"
 78. Port Connectivity Checks: "core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[25].R"
 79. Port Connectivity Checks: "core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[24].R"
 80. Port Connectivity Checks: "core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[23].R"
 81. Port Connectivity Checks: "core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[22].R"
 82. Port Connectivity Checks: "core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[21].R"
 83. Port Connectivity Checks: "core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[20].R"
 84. Port Connectivity Checks: "core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[19].R"
 85. Port Connectivity Checks: "core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[18].R"
 86. Port Connectivity Checks: "core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[17].R"
 87. Port Connectivity Checks: "core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[16].R"
 88. Port Connectivity Checks: "core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[15].R"
 89. Port Connectivity Checks: "core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[14].R"
 90. Port Connectivity Checks: "core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[13].R"
 91. Port Connectivity Checks: "core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[12].R"
 92. Port Connectivity Checks: "core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[11].R"
 93. Port Connectivity Checks: "core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[10].R"
 94. Port Connectivity Checks: "core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[9].R"
 95. Port Connectivity Checks: "core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[8].R"
 96. Port Connectivity Checks: "core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[7].R"
 97. Port Connectivity Checks: "core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[6].R"
 98. Port Connectivity Checks: "core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[5].R"
 99. Port Connectivity Checks: "core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[4].R"
100. Port Connectivity Checks: "core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[3].R"
101. Port Connectivity Checks: "core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R0_1[1].R"
102. Port Connectivity Checks: "core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R0_1[0].R"
103. Port Connectivity Checks: "core_risc_v:core|RegisterFile:RegFile|Registers:Regs"
104. Port Connectivity Checks: "core_risc_v:core|RegisterFile:RegFile|WriteControl:WC_32_regs"
105. Port Connectivity Checks: "core_risc_v:core|adder:PC_adder"
106. Port Connectivity Checks: "core_risc_v:core|Register:PCReg"
107. Port Connectivity Checks: "core_risc_v:core"
108. Analysis & Elaboration Messages
109. Analysis & Elaboration Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2022  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+--------------------------------------------------------------------------------+
; Analysis & Elaboration Summary                                                 ;
+-------------------------------+------------------------------------------------+
; Analysis & Elaboration Status ; Successful - Thu Apr  6 20:48:00 2023          ;
; Quartus Prime Version         ; 22.1std.0 Build 915 10/25/2022 SC Lite Edition ;
; Revision Name                 ; single_cycle_p2                                ;
; Top-level Entity Name         ; single_cycle_p2                                ;
; Family                        ; Cyclone V                                      ;
; Logic utilization (in ALMs)   ; N/A until Partition Merge                      ;
; Total registers               ; N/A until Partition Merge                      ;
; Total pins                    ; N/A until Partition Merge                      ;
; Total virtual pins            ; N/A until Partition Merge                      ;
; Total block memory bits       ; N/A until Partition Merge                      ;
; Total PLLs                    ; N/A until Partition Merge                      ;
; Total DLLs                    ; N/A until Partition Merge                      ;
+-------------------------------+------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 8           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core_risc_v:core ;
+----------------+-------+--------------------------------------+
; Parameter Name ; Value ; Type                                 ;
+----------------+-------+--------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                       ;
; ADDR_WIDTH     ; 32    ; Signed Integer                       ;
+----------------+-------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core_risc_v:core|Register:PCReg ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                      ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core_risc_v:core|adder:PC_adder ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; LENGTH         ; 32    ; Signed Integer                                      ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core_risc_v:core|adder:PC_add_imm ;
+----------------+-------+-------------------------------------------------------+
; Parameter Name ; Value ; Type                                                  ;
+----------------+-------+-------------------------------------------------------+
; LENGTH         ; 32    ; Signed Integer                                        ;
+----------------+-------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core_risc_v:core|Mux_2to1:pc_src ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; InLength       ; 32    ; Signed Integer                                       ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core_risc_v:core|Mux_2to1:pc_adders ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; InLength       ; 32    ; Signed Integer                                          ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core_risc_v:core|Mux_2to1:pc_save ;
+----------------+-------+-------------------------------------------------------+
; Parameter Name ; Value ; Type                                                  ;
+----------------+-------+-------------------------------------------------------+
; InLength       ; 32    ; Signed Integer                                        ;
+----------------+-------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core_risc_v:core|memory_ROM:ROM ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                      ;
; ADDR_WIDTH     ; 32    ; Signed Integer                                      ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core_risc_v:core|memory_ROM:ROM|single_port_rom:ROM_32bitD_programMemory ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                               ;
; ADDR_WIDTH     ; 32    ; Signed Integer                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core_risc_v:core|Mux_4to1:data_pc_rd ;
+----------------+-------+----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                     ;
+----------------+-------+----------------------------------------------------------+
; InLength       ; 32    ; Signed Integer                                           ;
+----------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core_risc_v:core|RegisterFile:RegFile ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                            ;
; ADDR_WIDTH     ; 5     ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core_risc_v:core|RegisterFile:RegFile|Registers:Regs ;
+----------------+-------+--------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                     ;
+----------------+-------+--------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                           ;
; ADDR_WIDTH     ; 5     ; Signed Integer                                                           ;
+----------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R0_1[0].R ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R0_1[1].R ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[3].R ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[4].R ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[5].R ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[6].R ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[7].R ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[8].R ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[9].R ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[10].R ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[11].R ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[12].R ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[13].R ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[14].R ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[15].R ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[16].R ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[17].R ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[18].R ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[19].R ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[20].R ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[21].R ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[22].R ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[23].R ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[24].R ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[25].R ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[26].R ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[27].R ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[28].R ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[29].R ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[30].R ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[31].R ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:SP ;
+----------------+-------+--------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core_risc_v:core|Mux_2to1:src_B ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; InLength       ; 32    ; Signed Integer                                      ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core_risc_v:core|ALU:ALU_Block ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; LENGTH         ; 32    ; Signed Integer                                     ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MemController:MemCtrl ;
+----------------+-------+-------------------------------------------+
; Parameter Name ; Value ; Type                                      ;
+----------------+-------+-------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                            ;
; ADDR_WIDTH     ; 32    ; Signed Integer                            ;
+----------------+-------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART:uart0|Register:TXReg ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART:uart0|Register:RXReg ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART:uart0|UART_TX:TX|Bit_Rate_Pulse:BR_pulse_tx ;
+----------------+-------+----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                 ;
+----------------+-------+----------------------------------------------------------------------+
; delay_counts   ; 20    ; Signed Integer                                                       ;
+----------------+-------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART:uart0|UART_TX:TX|Counter_Param:Counter_bits_tx ;
+----------------+-------+-------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                    ;
+----------------+-------+-------------------------------------------------------------------------+
; n              ; 4     ; Signed Integer                                                          ;
+----------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART:uart0|UART_RX:RX|Bit_Rate_Pulse:BR_pulse_rx ;
+----------------+-------+----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                 ;
+----------------+-------+----------------------------------------------------------------------+
; delay_counts   ; 5     ; Signed Integer                                                       ;
+----------------+-------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART:uart0|UART_RX:RX|Counter_Param:Counter_bits_rx ;
+----------------+-------+-------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                    ;
+----------------+-------+-------------------------------------------------------------------------+
; n              ; 4     ; Signed Integer                                                          ;
+----------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: GPIO_in_out:GPIO|Register:InReg ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                      ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: GPIO_in_out:GPIO|Register:OutReg ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                       ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: single_port_ram:RAM_32bit_dataMemory ;
+----------------+-------+----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                     ;
+----------------+-------+----------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                           ;
; ADDR_WIDTH     ; 32    ; Signed Integer                                           ;
+----------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Elaboration Settings                                                                                           ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSXFC6D6F31C6     ;                    ;
; Top-level entity name                                                           ; single_cycle_p2    ; single_cycle_p2    ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "GPIO_in_out:GPIO|Register:OutReg"                                                        ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; dafault_D ; Input  ; Info     ; Stuck at GND                                                                        ;
; Q[31..8]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------+
; Port Connectivity Checks: "GPIO_in_out:GPIO|Register:InReg" ;
+-----------+-------+----------+------------------------------+
; Port      ; Type  ; Severity ; Details                      ;
+-----------+-------+----------+------------------------------+
; D[31..8]  ; Input ; Info     ; Stuck at GND                 ;
; dafault_D ; Input ; Info     ; Stuck at GND                 ;
; en        ; Input ; Info     ; Stuck at VCC                 ;
+-----------+-------+----------+------------------------------+


+-------------------------------------------------------+
; Port Connectivity Checks: "GPIO_in_out:GPIO"          ;
+----------+--------+----------+------------------------+
; Port     ; Type   ; Severity ; Details                ;
+----------+--------+----------+------------------------+
; PORT_IN  ; Input  ; Info     ; Explicitly unconnected ;
; PORT_OUT ; Output ; Info     ; Explicitly unconnected ;
+----------+--------+----------+------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "UART:uart0|UART_RX:RX|RXshift_register:SR|FF_D_enable:FF_[0].FF"                    ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; q    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "UART:uart0|UART_TX:TX|TXshift_register:SR|FF_D_2enable:FF_[0].FF" ;
+------+-------+----------+--------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                            ;
+------+-------+----------+--------------------------------------------------------------------+
; d1   ; Input ; Info     ; Stuck at VCC                                                       ;
+------+-------+----------+--------------------------------------------------------------------+


+-----------------------------------------------------------------------+
; Port Connectivity Checks: "UART:uart0|UART_TX:TX|TXshift_register:SR" ;
+-------+-------+----------+--------------------------------------------+
; Port  ; Type  ; Severity ; Details                                    ;
+-------+-------+----------+--------------------------------------------+
; Sw[0] ; Input ; Info     ; Stuck at GND                               ;
+-------+-------+----------+--------------------------------------------+


+-------------------------------------------------------+
; Port Connectivity Checks: "UART:uart0|Register:RXReg" ;
+-----------+-------+----------+------------------------+
; Port      ; Type  ; Severity ; Details                ;
+-----------+-------+----------+------------------------+
; D[31..10] ; Input ; Info     ; Stuck at GND           ;
; dafault_D ; Input ; Info     ; Stuck at GND           ;
; en        ; Input ; Info     ; Stuck at VCC           ;
+-----------+-------+----------+------------------------+


+-------------------------------------------------------+
; Port Connectivity Checks: "UART:uart0|Register:TXReg" ;
+-----------+-------+----------+------------------------+
; Port      ; Type  ; Severity ; Details                ;
+-----------+-------+----------+------------------------+
; D[23..2]  ; Input ; Info     ; Stuck at GND           ;
; dafault_D ; Input ; Info     ; Stuck at GND           ;
+-----------+-------+----------+------------------------+


+------------------------------------------------------------+
; Port Connectivity Checks: "core_risc_v:core|ALU:ALU_Block" ;
+--------------+--------+----------+-------------------------+
; Port         ; Type   ; Severity ; Details                 ;
+--------------+--------+----------+-------------------------+
; negativeflag ; Output ; Info     ; Explicitly unconnected  ;
+--------------+--------+----------+-------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "core_risc_v:core|imm:GenImm"                                                          ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Doutm4 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:SP" ;
+-------------------+-------+----------+-------------------------------------------------------+
; Port              ; Type  ; Severity ; Details                                               ;
+-------------------+-------+----------+-------------------------------------------------------+
; dafault_D[30..13] ; Input ; Info     ; Stuck at VCC                                          ;
; dafault_D[11..2]  ; Input ; Info     ; Stuck at VCC                                          ;
; dafault_D[1..0]   ; Input ; Info     ; Stuck at GND                                          ;
; dafault_D[31]     ; Input ; Info     ; Stuck at GND                                          ;
; dafault_D[12]     ; Input ; Info     ; Stuck at GND                                          ;
+-------------------+-------+----------+-------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[31].R" ;
+-----------+-------+----------+------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                ;
+-----------+-------+----------+------------------------------------------------------------------------+
; dafault_D ; Input ; Info     ; Stuck at GND                                                           ;
+-----------+-------+----------+------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[30].R" ;
+-----------+-------+----------+------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                ;
+-----------+-------+----------+------------------------------------------------------------------------+
; dafault_D ; Input ; Info     ; Stuck at GND                                                           ;
+-----------+-------+----------+------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[29].R" ;
+-----------+-------+----------+------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                ;
+-----------+-------+----------+------------------------------------------------------------------------+
; dafault_D ; Input ; Info     ; Stuck at GND                                                           ;
+-----------+-------+----------+------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[28].R" ;
+-----------+-------+----------+------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                ;
+-----------+-------+----------+------------------------------------------------------------------------+
; dafault_D ; Input ; Info     ; Stuck at GND                                                           ;
+-----------+-------+----------+------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[27].R" ;
+-----------+-------+----------+------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                ;
+-----------+-------+----------+------------------------------------------------------------------------+
; dafault_D ; Input ; Info     ; Stuck at GND                                                           ;
+-----------+-------+----------+------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[26].R" ;
+-----------+-------+----------+------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                ;
+-----------+-------+----------+------------------------------------------------------------------------+
; dafault_D ; Input ; Info     ; Stuck at GND                                                           ;
+-----------+-------+----------+------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[25].R" ;
+-----------+-------+----------+------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                ;
+-----------+-------+----------+------------------------------------------------------------------------+
; dafault_D ; Input ; Info     ; Stuck at GND                                                           ;
+-----------+-------+----------+------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[24].R" ;
+-----------+-------+----------+------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                ;
+-----------+-------+----------+------------------------------------------------------------------------+
; dafault_D ; Input ; Info     ; Stuck at GND                                                           ;
+-----------+-------+----------+------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[23].R" ;
+-----------+-------+----------+------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                ;
+-----------+-------+----------+------------------------------------------------------------------------+
; dafault_D ; Input ; Info     ; Stuck at GND                                                           ;
+-----------+-------+----------+------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[22].R" ;
+-----------+-------+----------+------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                ;
+-----------+-------+----------+------------------------------------------------------------------------+
; dafault_D ; Input ; Info     ; Stuck at GND                                                           ;
+-----------+-------+----------+------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[21].R" ;
+-----------+-------+----------+------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                ;
+-----------+-------+----------+------------------------------------------------------------------------+
; dafault_D ; Input ; Info     ; Stuck at GND                                                           ;
+-----------+-------+----------+------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[20].R" ;
+-----------+-------+----------+------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                ;
+-----------+-------+----------+------------------------------------------------------------------------+
; dafault_D ; Input ; Info     ; Stuck at GND                                                           ;
+-----------+-------+----------+------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[19].R" ;
+-----------+-------+----------+------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                ;
+-----------+-------+----------+------------------------------------------------------------------------+
; dafault_D ; Input ; Info     ; Stuck at GND                                                           ;
+-----------+-------+----------+------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[18].R" ;
+-----------+-------+----------+------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                ;
+-----------+-------+----------+------------------------------------------------------------------------+
; dafault_D ; Input ; Info     ; Stuck at GND                                                           ;
+-----------+-------+----------+------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[17].R" ;
+-----------+-------+----------+------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                ;
+-----------+-------+----------+------------------------------------------------------------------------+
; dafault_D ; Input ; Info     ; Stuck at GND                                                           ;
+-----------+-------+----------+------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[16].R" ;
+-----------+-------+----------+------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                ;
+-----------+-------+----------+------------------------------------------------------------------------+
; dafault_D ; Input ; Info     ; Stuck at GND                                                           ;
+-----------+-------+----------+------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[15].R" ;
+-----------+-------+----------+------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                ;
+-----------+-------+----------+------------------------------------------------------------------------+
; dafault_D ; Input ; Info     ; Stuck at GND                                                           ;
+-----------+-------+----------+------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[14].R" ;
+-----------+-------+----------+------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                ;
+-----------+-------+----------+------------------------------------------------------------------------+
; dafault_D ; Input ; Info     ; Stuck at GND                                                           ;
+-----------+-------+----------+------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[13].R" ;
+-----------+-------+----------+------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                ;
+-----------+-------+----------+------------------------------------------------------------------------+
; dafault_D ; Input ; Info     ; Stuck at GND                                                           ;
+-----------+-------+----------+------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[12].R" ;
+-----------+-------+----------+------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                ;
+-----------+-------+----------+------------------------------------------------------------------------+
; dafault_D ; Input ; Info     ; Stuck at GND                                                           ;
+-----------+-------+----------+------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[11].R" ;
+-----------+-------+----------+------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                ;
+-----------+-------+----------+------------------------------------------------------------------------+
; dafault_D ; Input ; Info     ; Stuck at GND                                                           ;
+-----------+-------+----------+------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[10].R" ;
+-----------+-------+----------+------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                ;
+-----------+-------+----------+------------------------------------------------------------------------+
; dafault_D ; Input ; Info     ; Stuck at GND                                                           ;
+-----------+-------+----------+------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[9].R" ;
+-----------+-------+----------+-----------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                               ;
+-----------+-------+----------+-----------------------------------------------------------------------+
; dafault_D ; Input ; Info     ; Stuck at GND                                                          ;
+-----------+-------+----------+-----------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[8].R" ;
+-----------+-------+----------+-----------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                               ;
+-----------+-------+----------+-----------------------------------------------------------------------+
; dafault_D ; Input ; Info     ; Stuck at GND                                                          ;
+-----------+-------+----------+-----------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[7].R" ;
+-----------+-------+----------+-----------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                               ;
+-----------+-------+----------+-----------------------------------------------------------------------+
; dafault_D ; Input ; Info     ; Stuck at GND                                                          ;
+-----------+-------+----------+-----------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[6].R" ;
+-----------+-------+----------+-----------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                               ;
+-----------+-------+----------+-----------------------------------------------------------------------+
; dafault_D ; Input ; Info     ; Stuck at GND                                                          ;
+-----------+-------+----------+-----------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[5].R" ;
+-----------+-------+----------+-----------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                               ;
+-----------+-------+----------+-----------------------------------------------------------------------+
; dafault_D ; Input ; Info     ; Stuck at GND                                                          ;
+-----------+-------+----------+-----------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[4].R" ;
+-----------+-------+----------+-----------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                               ;
+-----------+-------+----------+-----------------------------------------------------------------------+
; dafault_D ; Input ; Info     ; Stuck at GND                                                          ;
+-----------+-------+----------+-----------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[3].R" ;
+-----------+-------+----------+-----------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                               ;
+-----------+-------+----------+-----------------------------------------------------------------------+
; dafault_D ; Input ; Info     ; Stuck at GND                                                          ;
+-----------+-------+----------+-----------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R0_1[1].R" ;
+-----------+-------+----------+----------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                              ;
+-----------+-------+----------+----------------------------------------------------------------------+
; dafault_D ; Input ; Info     ; Stuck at GND                                                         ;
+-----------+-------+----------+----------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R0_1[0].R" ;
+-----------+-------+----------+----------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                              ;
+-----------+-------+----------+----------------------------------------------------------------------+
; dafault_D ; Input ; Info     ; Stuck at GND                                                         ;
+-----------+-------+----------+----------------------------------------------------------------------+


+----------------------------------------------------------------------------------+
; Port Connectivity Checks: "core_risc_v:core|RegisterFile:RegFile|Registers:Regs" ;
+------+-------+----------+--------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                ;
+------+-------+----------+--------------------------------------------------------+
; en0  ; Input ; Info     ; Stuck at GND                                           ;
+------+-------+----------+--------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "core_risc_v:core|RegisterFile:RegFile|WriteControl:WC_32_regs"                      ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; out0 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------+
; Port Connectivity Checks: "core_risc_v:core|adder:PC_adder" ;
+----------+-------+----------+-------------------------------+
; Port     ; Type  ; Severity ; Details                       ;
+----------+-------+----------+-------------------------------+
; B[31..3] ; Input ; Info     ; Stuck at GND                  ;
; B[1..0]  ; Input ; Info     ; Stuck at GND                  ;
; B[2]     ; Input ; Info     ; Stuck at VCC                  ;
+----------+-------+----------+-------------------------------+


+-------------------------------------------------------------+
; Port Connectivity Checks: "core_risc_v:core|Register:PCReg" ;
+-------------------+-------+----------+----------------------+
; Port              ; Type  ; Severity ; Details              ;
+-------------------+-------+----------+----------------------+
; dafault_D[31..23] ; Input ; Info     ; Stuck at GND         ;
; dafault_D[21..0]  ; Input ; Info     ; Stuck at GND         ;
; dafault_D[22]     ; Input ; Info     ; Stuck at VCC         ;
; en                ; Input ; Info     ; Stuck at VCC         ;
+-------------------+-------+----------+----------------------+


+----------------------------------------------+
; Port Connectivity Checks: "core_risc_v:core" ;
+------+-------+----------+--------------------+
; Port ; Type  ; Severity ; Details            ;
+------+-------+----------+--------------------+
; en   ; Input ; Info     ; Stuck at VCC       ;
+------+-------+----------+--------------------+


+---------------------------------+
; Analysis & Elaboration Messages ;
+---------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Elaboration
    Info: Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition
    Info: Processing started: Thu Apr  6 20:47:53 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off single_cycle_p2 -c single_cycle_p2 --analysis_and_elaboration
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 8 of the 8 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file /documentos/otros archivos/cicuitos y hardware/verilog/mde/riscv_single_cycle/src/uart_full_duplex/uart_tx.v
    Info (12023): Found entity 1: UART_TX File: E:/Documentos/Otros archivos/Cicuitos y Hardware/Verilog/MDE/RISCV_Single_Cycle/src/UART_Full_Duplex/UART_TX.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file /documentos/otros archivos/cicuitos y hardware/verilog/mde/riscv_single_cycle/src/uart_full_duplex/uart_rx.v
    Info (12023): Found entity 1: UART_RX File: E:/Documentos/Otros archivos/Cicuitos y Hardware/Verilog/MDE/RISCV_Single_Cycle/src/UART_Full_Duplex/UART_RX.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /documentos/otros archivos/cicuitos y hardware/verilog/mde/riscv_single_cycle/src/uart_full_duplex/txshift_register.v
    Info (12023): Found entity 1: TXshift_register File: E:/Documentos/Otros archivos/Cicuitos y Hardware/Verilog/MDE/RISCV_Single_Cycle/src/UART_Full_Duplex/TXshift_register.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /documentos/otros archivos/cicuitos y hardware/verilog/mde/riscv_single_cycle/src/uart_full_duplex/shift_register.v
    Info (12023): Found entity 1: shift_register File: E:/Documentos/Otros archivos/Cicuitos y Hardware/Verilog/MDE/RISCV_Single_Cycle/src/UART_Full_Duplex/shift_register.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /documentos/otros archivos/cicuitos y hardware/verilog/mde/riscv_single_cycle/src/uart_full_duplex/rxshift_register.v
    Info (12023): Found entity 1: RXshift_register File: E:/Documentos/Otros archivos/Cicuitos y Hardware/Verilog/MDE/RISCV_Single_Cycle/src/UART_Full_Duplex/RXshift_register.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /documentos/otros archivos/cicuitos y hardware/verilog/mde/riscv_single_cycle/src/uart_full_duplex/fsm_uart_tx.v
    Info (12023): Found entity 1: FSM_UART_tx File: E:/Documentos/Otros archivos/Cicuitos y Hardware/Verilog/MDE/RISCV_Single_Cycle/src/UART_Full_Duplex/FSM_UART_tx.v Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file /documentos/otros archivos/cicuitos y hardware/verilog/mde/riscv_single_cycle/src/uart_full_duplex/fsm_uart_rx.v
    Info (12023): Found entity 1: FSM_UART_rx File: E:/Documentos/Otros archivos/Cicuitos y Hardware/Verilog/MDE/RISCV_Single_Cycle/src/UART_Full_Duplex/FSM_UART_rx.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file /documentos/otros archivos/cicuitos y hardware/verilog/mde/riscv_single_cycle/src/uart_full_duplex/ff_d_enable.v
    Info (12023): Found entity 1: FF_D_enable File: E:/Documentos/Otros archivos/Cicuitos y Hardware/Verilog/MDE/RISCV_Single_Cycle/src/UART_Full_Duplex/FF_D_enable.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file /documentos/otros archivos/cicuitos y hardware/verilog/mde/riscv_single_cycle/src/uart_full_duplex/ff_d_2enable.v
    Info (12023): Found entity 1: FF_D_2enable File: E:/Documentos/Otros archivos/Cicuitos y Hardware/Verilog/MDE/RISCV_Single_Cycle/src/UART_Full_Duplex/FF_D_2enable.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file /documentos/otros archivos/cicuitos y hardware/verilog/mde/riscv_single_cycle/src/uart_full_duplex/counter_param.v
    Info (12023): Found entity 1: Counter_Param File: E:/Documentos/Otros archivos/Cicuitos y Hardware/Verilog/MDE/RISCV_Single_Cycle/src/UART_Full_Duplex/Counter_Param.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file /documentos/otros archivos/cicuitos y hardware/verilog/mde/riscv_single_cycle/src/uart_full_duplex/bit_rate_pulse.v
    Info (12023): Found entity 1: Bit_Rate_Pulse File: E:/Documentos/Otros archivos/Cicuitos y Hardware/Verilog/MDE/RISCV_Single_Cycle/src/UART_Full_Duplex/Bit_Rate_Pulse.v Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file /documentos/otros archivos/cicuitos y hardware/verilog/mde/riscv_single_cycle/src/uart.v
    Info (12023): Found entity 1: UART File: E:/Documentos/Otros archivos/Cicuitos y Hardware/Verilog/MDE/RISCV_Single_Cycle/src/UART.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /documentos/otros archivos/cicuitos y hardware/verilog/mde/riscv_single_cycle/src/memcontroller.v
    Info (12023): Found entity 1: MemController File: E:/Documentos/Otros archivos/Cicuitos y Hardware/Verilog/MDE/RISCV_Single_Cycle/src/MemController.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /documentos/otros archivos/cicuitos y hardware/verilog/mde/riscv_single_cycle/src/single_cycle_p2.v
    Info (12023): Found entity 1: single_cycle_p2 File: E:/Documentos/Otros archivos/Cicuitos y Hardware/Verilog/MDE/RISCV_Single_Cycle/src/single_cycle_p2.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file /documentos/otros archivos/cicuitos y hardware/verilog/mde/riscv_single_cycle/src/core_risc_v.v
    Info (12023): Found entity 1: core_risc_v File: E:/Documentos/Otros archivos/Cicuitos y Hardware/Verilog/MDE/RISCV_Single_Cycle/src/core_risc_v.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /documentos/otros archivos/cicuitos y hardware/verilog/mde/riscv_single_cycle/src/alu/alu.v
    Info (12023): Found entity 1: ALU File: E:/Documentos/Otros archivos/Cicuitos y Hardware/Verilog/MDE/RISCV_Single_Cycle/src/ALU/ALU.v Line: 20
Info (12021): Found 1 design units, including 1 entities, in source file /documentos/otros archivos/cicuitos y hardware/verilog/mde/riscv_single_cycle/src/single_port_rom/single_port_rom.v
    Info (12023): Found entity 1: single_port_rom File: E:/Documentos/Otros archivos/Cicuitos y Hardware/Verilog/MDE/RISCV_Single_Cycle/src/Single_port_ROM/single_port_rom.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file /documentos/otros archivos/cicuitos y hardware/verilog/mde/riscv_single_cycle/src/single_port_ram/single_port_ram.v
    Info (12023): Found entity 1: single_port_ram File: E:/Documentos/Otros archivos/Cicuitos y Hardware/Verilog/MDE/RISCV_Single_Cycle/src/Single_port_RAM/single_port_ram.v Line: 13
Info (12021): Found 1 design units, including 1 entities, in source file /documentos/otros archivos/cicuitos y hardware/verilog/mde/riscv_single_cycle/src/single_port_ram/gpio_in_out.v
    Info (12023): Found entity 1: GPIO_in_out File: E:/Documentos/Otros archivos/Cicuitos y Hardware/Verilog/MDE/RISCV_Single_Cycle/src/Single_port_RAM/GPIO_in_out.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /documentos/otros archivos/cicuitos y hardware/verilog/mde/riscv_single_cycle/src/signextend/imm.v
    Info (12023): Found entity 1: imm File: E:/Documentos/Otros archivos/Cicuitos y Hardware/Verilog/MDE/RISCV_Single_Cycle/src/SignExtend/imm.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file /documentos/otros archivos/cicuitos y hardware/verilog/mde/riscv_single_cycle/src/registerfile/writecontrol.v
    Info (12023): Found entity 1: WriteControl File: E:/Documentos/Otros archivos/Cicuitos y Hardware/Verilog/MDE/RISCV_Single_Cycle/src/RegisterFile/WriteControl.v Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file /documentos/otros archivos/cicuitos y hardware/verilog/mde/riscv_single_cycle/src/registerfile/registers.v
    Info (12023): Found entity 1: Registers File: E:/Documentos/Otros archivos/Cicuitos y Hardware/Verilog/MDE/RISCV_Single_Cycle/src/RegisterFile/Registers.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /documentos/otros archivos/cicuitos y hardware/verilog/mde/riscv_single_cycle/src/registerfile/registerfile.v
    Info (12023): Found entity 1: RegisterFile File: E:/Documentos/Otros archivos/Cicuitos y Hardware/Verilog/MDE/RISCV_Single_Cycle/src/RegisterFile/RegisterFile.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file /documentos/otros archivos/cicuitos y hardware/verilog/mde/riscv_single_cycle/src/registerfile/register.v
    Info (12023): Found entity 1: Register File: E:/Documentos/Otros archivos/Cicuitos y Hardware/Verilog/MDE/RISCV_Single_Cycle/src/RegisterFile/Register.v Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file /documentos/otros archivos/cicuitos y hardware/verilog/mde/riscv_single_cycle/src/registerfile/mux32input.v
    Info (12023): Found entity 1: MUX32input File: E:/Documentos/Otros archivos/Cicuitos y Hardware/Verilog/MDE/RISCV_Single_Cycle/src/RegisterFile/MUX32input.v Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file /documentos/otros archivos/cicuitos y hardware/verilog/mde/riscv_single_cycle/src/muxs/mux_4to1.v
    Info (12023): Found entity 1: Mux_4to1 File: E:/Documentos/Otros archivos/Cicuitos y Hardware/Verilog/MDE/RISCV_Single_Cycle/src/Muxs/Mux_4to1.v Line: 15
Info (12021): Found 1 design units, including 1 entities, in source file /documentos/otros archivos/cicuitos y hardware/verilog/mde/riscv_single_cycle/src/muxs/mux_2to1.v
    Info (12023): Found entity 1: Mux_2to1 File: E:/Documentos/Otros archivos/Cicuitos y Hardware/Verilog/MDE/RISCV_Single_Cycle/src/Muxs/Mux_2to1.v Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file /documentos/otros archivos/cicuitos y hardware/verilog/mde/riscv_single_cycle/src/fsm/control_unit_riscv.v
    Info (12023): Found entity 1: Control_unit_riscv File: E:/Documentos/Otros archivos/Cicuitos y Hardware/Verilog/MDE/RISCV_Single_Cycle/src/FSM/Control_unit_riscv.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file /documentos/otros archivos/cicuitos y hardware/verilog/mde/riscv_single_cycle/src/fsm/control_unit.v
    Info (12023): Found entity 1: Control_Unit File: E:/Documentos/Otros archivos/Cicuitos y Hardware/Verilog/MDE/RISCV_Single_Cycle/src/FSM/Control_Unit.v Line: 12
Info (12021): Found 1 design units, including 1 entities, in source file /documentos/otros archivos/cicuitos y hardware/verilog/mde/riscv_single_cycle/src/fsm/alu_decoder.v
    Info (12023): Found entity 1: ALU_decoder File: E:/Documentos/Otros archivos/Cicuitos y Hardware/Verilog/MDE/RISCV_Single_Cycle/src/FSM/ALU_decoder.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file /documentos/otros archivos/cicuitos y hardware/verilog/mde/riscv_single_cycle/src/alu/adder.v
    Info (12023): Found entity 1: adder File: E:/Documentos/Otros archivos/Cicuitos y Hardware/Verilog/MDE/RISCV_Single_Cycle/src/ALU/adder.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /documentos/otros archivos/cicuitos y hardware/verilog/mde/riscv_single_cycle/src/single_port_rom/memory_rom.v
    Info (12023): Found entity 1: memory_ROM File: E:/Documentos/Otros archivos/Cicuitos y Hardware/Verilog/MDE/RISCV_Single_Cycle/src/Single_port_ROM/memory_ROM.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /documentos/otros archivos/cicuitos y hardware/verilog/mde/riscv_single_cycle/src/control.v
    Info (12023): Found entity 1: Control File: E:/Documentos/Otros archivos/Cicuitos y Hardware/Verilog/MDE/RISCV_Single_Cycle/src/Control.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /documentos/otros archivos/cicuitos y hardware/verilog/mde/riscv_single_cycle/src/muxninput.v
    Info (12023): Found entity 1: MUXNInput File: E:/Documentos/Otros archivos/Cicuitos y Hardware/Verilog/MDE/RISCV_Single_Cycle/src/MUXNInput.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /documentos/otros archivos/cicuitos y hardware/verilog/mde/riscv_single_cycle/src/riscv_tb.v
    Info (12023): Found entity 1: RISCV_tb File: E:/Documentos/Otros archivos/Cicuitos y Hardware/Verilog/MDE/RISCV_Single_Cycle/src/RISCV_tb.v Line: 2
Info (12127): Elaborating entity "single_cycle_p2" for the top level hierarchy
Info (12128): Elaborating entity "core_risc_v" for hierarchy "core_risc_v:core" File: E:/Documentos/Otros archivos/Cicuitos y Hardware/Verilog/MDE/RISCV_Single_Cycle/src/single_cycle_p2.v Line: 42
Info (12128): Elaborating entity "Register" for hierarchy "core_risc_v:core|Register:PCReg" File: E:/Documentos/Otros archivos/Cicuitos y Hardware/Verilog/MDE/RISCV_Single_Cycle/src/core_risc_v.v Line: 32
Info (12128): Elaborating entity "adder" for hierarchy "core_risc_v:core|adder:PC_adder" File: E:/Documentos/Otros archivos/Cicuitos y Hardware/Verilog/MDE/RISCV_Single_Cycle/src/core_risc_v.v Line: 42
Info (12128): Elaborating entity "Mux_2to1" for hierarchy "core_risc_v:core|Mux_2to1:pc_src" File: E:/Documentos/Otros archivos/Cicuitos y Hardware/Verilog/MDE/RISCV_Single_Cycle/src/core_risc_v.v Line: 63
Info (12128): Elaborating entity "memory_ROM" for hierarchy "core_risc_v:core|memory_ROM:ROM" File: E:/Documentos/Otros archivos/Cicuitos y Hardware/Verilog/MDE/RISCV_Single_Cycle/src/core_risc_v.v Line: 92
Info (12128): Elaborating entity "single_port_rom" for hierarchy "core_risc_v:core|memory_ROM:ROM|single_port_rom:ROM_32bitD_programMemory" File: E:/Documentos/Otros archivos/Cicuitos y Hardware/Verilog/MDE/RISCV_Single_Cycle/src/Single_port_ROM/memory_ROM.v Line: 21
Warning (10850): Verilog HDL warning at single_port_rom.v(15): number of words (40) in memory file does not match the number of elements in the address range [0:63] File: E:/Documentos/Otros archivos/Cicuitos y Hardware/Verilog/MDE/RISCV_Single_Cycle/src/Single_port_ROM/single_port_rom.v Line: 15
Warning (10030): Net "rom.data_a" at single_port_rom.v(8) has no driver or initial value, using a default initial value '0' File: E:/Documentos/Otros archivos/Cicuitos y Hardware/Verilog/MDE/RISCV_Single_Cycle/src/Single_port_ROM/single_port_rom.v Line: 8
Warning (10030): Net "rom.waddr_a" at single_port_rom.v(8) has no driver or initial value, using a default initial value '0' File: E:/Documentos/Otros archivos/Cicuitos y Hardware/Verilog/MDE/RISCV_Single_Cycle/src/Single_port_ROM/single_port_rom.v Line: 8
Warning (10030): Net "rom.we_a" at single_port_rom.v(8) has no driver or initial value, using a default initial value '0' File: E:/Documentos/Otros archivos/Cicuitos y Hardware/Verilog/MDE/RISCV_Single_Cycle/src/Single_port_ROM/single_port_rom.v Line: 8
Info (12128): Elaborating entity "Mux_4to1" for hierarchy "core_risc_v:core|Mux_4to1:data_pc_rd" File: E:/Documentos/Otros archivos/Cicuitos y Hardware/Verilog/MDE/RISCV_Single_Cycle/src/core_risc_v.v Line: 106
Info (12128): Elaborating entity "RegisterFile" for hierarchy "core_risc_v:core|RegisterFile:RegFile" File: E:/Documentos/Otros archivos/Cicuitos y Hardware/Verilog/MDE/RISCV_Single_Cycle/src/core_risc_v.v Line: 120
Info (12128): Elaborating entity "WriteControl" for hierarchy "core_risc_v:core|RegisterFile:RegFile|WriteControl:WC_32_regs" File: E:/Documentos/Otros archivos/Cicuitos y Hardware/Verilog/MDE/RISCV_Single_Cycle/src/RegisterFile/RegisterFile.v Line: 61
Info (12128): Elaborating entity "Registers" for hierarchy "core_risc_v:core|RegisterFile:RegFile|Registers:Regs" File: E:/Documentos/Otros archivos/Cicuitos y Hardware/Verilog/MDE/RISCV_Single_Cycle/src/RegisterFile/RegisterFile.v Line: 132
Info (12128): Elaborating entity "Register" for hierarchy "core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R0_1[0].R" File: E:/Documentos/Otros archivos/Cicuitos y Hardware/Verilog/MDE/RISCV_Single_Cycle/src/RegisterFile/Registers.v Line: 150
Info (12128): Elaborating entity "MUX32input" for hierarchy "core_risc_v:core|RegisterFile:RegFile|MUX32input:rd1Out" File: E:/Documentos/Otros archivos/Cicuitos y Hardware/Verilog/MDE/RISCV_Single_Cycle/src/RegisterFile/RegisterFile.v Line: 170
Info (12128): Elaborating entity "imm" for hierarchy "core_risc_v:core|imm:GenImm" File: E:/Documentos/Otros archivos/Cicuitos y Hardware/Verilog/MDE/RISCV_Single_Cycle/src/core_risc_v.v Line: 130
Info (12128): Elaborating entity "ALU" for hierarchy "core_risc_v:core|ALU:ALU_Block" File: E:/Documentos/Otros archivos/Cicuitos y Hardware/Verilog/MDE/RISCV_Single_Cycle/src/core_risc_v.v Line: 152
Info (12128): Elaborating entity "Control_unit_riscv" for hierarchy "core_risc_v:core|Control_unit_riscv:cu_riscV" File: E:/Documentos/Otros archivos/Cicuitos y Hardware/Verilog/MDE/RISCV_Single_Cycle/src/core_risc_v.v Line: 175
Info (12128): Elaborating entity "ALU_decoder" for hierarchy "core_risc_v:core|Control_unit_riscv:cu_riscV|ALU_decoder:ALUControl" File: E:/Documentos/Otros archivos/Cicuitos y Hardware/Verilog/MDE/RISCV_Single_Cycle/src/FSM/Control_unit_riscv.v Line: 36
Info (12128): Elaborating entity "Control" for hierarchy "core_risc_v:core|Control_unit_riscv:cu_riscV|Control:ControlModule" File: E:/Documentos/Otros archivos/Cicuitos y Hardware/Verilog/MDE/RISCV_Single_Cycle/src/FSM/Control_unit_riscv.v Line: 51
Info (12128): Elaborating entity "MemController" for hierarchy "MemController:MemCtrl" File: E:/Documentos/Otros archivos/Cicuitos y Hardware/Verilog/MDE/RISCV_Single_Cycle/src/single_cycle_p2.v Line: 53
Info (12128): Elaborating entity "MUXNInput" for hierarchy "MUXNInput:DataMUX" File: E:/Documentos/Otros archivos/Cicuitos y Hardware/Verilog/MDE/RISCV_Single_Cycle/src/single_cycle_p2.v Line: 61
Info (12128): Elaborating entity "UART" for hierarchy "UART:uart0" File: E:/Documentos/Otros archivos/Cicuitos y Hardware/Verilog/MDE/RISCV_Single_Cycle/src/single_cycle_p2.v Line: 73
Info (12128): Elaborating entity "UART_TX" for hierarchy "UART:uart0|UART_TX:TX" File: E:/Documentos/Otros archivos/Cicuitos y Hardware/Verilog/MDE/RISCV_Single_Cycle/src/UART.v Line: 46
Info (12128): Elaborating entity "Bit_Rate_Pulse" for hierarchy "UART:uart0|UART_TX:TX|Bit_Rate_Pulse:BR_pulse_tx" File: E:/Documentos/Otros archivos/Cicuitos y Hardware/Verilog/MDE/RISCV_Single_Cycle/src/UART_Full_Duplex/UART_TX.v Line: 30
Info (12128): Elaborating entity "FSM_UART_tx" for hierarchy "UART:uart0|UART_TX:TX|FSM_UART_tx:FSM_tx" File: E:/Documentos/Otros archivos/Cicuitos y Hardware/Verilog/MDE/RISCV_Single_Cycle/src/UART_Full_Duplex/UART_TX.v Line: 48
Info (12128): Elaborating entity "Counter_Param" for hierarchy "UART:uart0|UART_TX:TX|Counter_Param:Counter_bits_tx" File: E:/Documentos/Otros archivos/Cicuitos y Hardware/Verilog/MDE/RISCV_Single_Cycle/src/UART_Full_Duplex/UART_TX.v Line: 56
Info (12128): Elaborating entity "TXshift_register" for hierarchy "UART:uart0|UART_TX:TX|TXshift_register:SR" File: E:/Documentos/Otros archivos/Cicuitos y Hardware/Verilog/MDE/RISCV_Single_Cycle/src/UART_Full_Duplex/UART_TX.v Line: 66
Info (12128): Elaborating entity "FF_D_2enable" for hierarchy "UART:uart0|UART_TX:TX|TXshift_register:SR|FF_D_2enable:FF_[0].FF" File: E:/Documentos/Otros archivos/Cicuitos y Hardware/Verilog/MDE/RISCV_Single_Cycle/src/UART_Full_Duplex/TXshift_register.v Line: 26
Info (12128): Elaborating entity "UART_RX" for hierarchy "UART:uart0|UART_RX:RX" File: E:/Documentos/Otros archivos/Cicuitos y Hardware/Verilog/MDE/RISCV_Single_Cycle/src/UART.v Line: 54
Info (12128): Elaborating entity "Bit_Rate_Pulse" for hierarchy "UART:uart0|UART_RX:RX|Bit_Rate_Pulse:BR_pulse_rx" File: E:/Documentos/Otros archivos/Cicuitos y Hardware/Verilog/MDE/RISCV_Single_Cycle/src/UART_Full_Duplex/UART_RX.v Line: 19
Info (12128): Elaborating entity "FSM_UART_rx" for hierarchy "UART:uart0|UART_RX:RX|FSM_UART_rx:FSM_rx" File: E:/Documentos/Otros archivos/Cicuitos y Hardware/Verilog/MDE/RISCV_Single_Cycle/src/UART_Full_Duplex/UART_RX.v Line: 34
Info (12128): Elaborating entity "FF_D_enable" for hierarchy "UART:uart0|UART_RX:RX|FSM_UART_rx:FSM_rx|FF_D_enable:Sampling" File: E:/Documentos/Otros archivos/Cicuitos y Hardware/Verilog/MDE/RISCV_Single_Cycle/src/UART_Full_Duplex/FSM_UART_rx.v Line: 160
Info (12128): Elaborating entity "RXshift_register" for hierarchy "UART:uart0|UART_RX:RX|RXshift_register:SR" File: E:/Documentos/Otros archivos/Cicuitos y Hardware/Verilog/MDE/RISCV_Single_Cycle/src/UART_Full_Duplex/UART_RX.v Line: 50
Info (12128): Elaborating entity "GPIO_in_out" for hierarchy "GPIO_in_out:GPIO" File: E:/Documentos/Otros archivos/Cicuitos y Hardware/Verilog/MDE/RISCV_Single_Cycle/src/single_cycle_p2.v Line: 83
Info (12128): Elaborating entity "single_port_ram" for hierarchy "single_port_ram:RAM_32bit_dataMemory" File: E:/Documentos/Otros archivos/Cicuitos y Hardware/Verilog/MDE/RISCV_Single_Cycle/src/single_cycle_p2.v Line: 96
Info (144001): Generated suppressed messages file E:/Documentos/Otros archivos/Cicuitos y Hardware/Verilog/MDE/RISCV_Single_Cycle/proj_quartus/output_files/single_cycle_p2.map.smsg
Info: Quartus Prime Analysis & Elaboration was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4800 megabytes
    Info: Processing ended: Thu Apr  6 20:48:00 2023
    Info: Elapsed time: 00:00:07
    Info: Total CPU time (on all processors): 00:00:10


+--------------------------------------------+
; Analysis & Elaboration Suppressed Messages ;
+--------------------------------------------+
The suppressed messages can be found in E:/Documentos/Otros archivos/Cicuitos y Hardware/Verilog/MDE/RISCV_Single_Cycle/proj_quartus/output_files/single_cycle_p2.map.smsg.


