Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.07 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.07 secs
 
--> 
Reading design: main.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "main.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "main"
Output Format                      : NGC
Target Device                      : xc3s500e-5-fg320

---- Source Options
Top Module Name                    : main
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "../binary_counter/free_run/binary_16b_counter_free_running.v" in library work
Compiling verilog file "../UART/simple_rx_module/v1_0/v1_4/uart_rx.v" in library work
Module <binary_16b_counter_free_running> compiled
Compiling verilog file "../line_buffer/line_buffer/version/v1/line_buffer.v" in library work
Module <uart_rx> compiled
Compiling verilog file "../fifo/async_fifo.v" in library work
Module <line_buffer> compiled
Module <async_fifo> compiled
Module <add_a_b_s0_s1> compiled
Module <binary_to_gray> compiled
Module <gray_to_binary> compiled
Module <generic_mlab_dc> compiled
Compiling verilog file "../binary_counter/uart/baud_rate_115200/v2/uart_baud_rate_gen.v" in library work
Module <synchronizer_ff_r2> compiled
Compiling verilog file "../VGA/VGA_image/v1/VGA_image.v" in library work
Module <uart_baud_rate_gen> compiled
Compiling verilog file "../VGA/v1/VGA_controller.v" in library work
Module <VGA_image> compiled
Compiling verilog file "../UART/line_buffer_interface/v1/v1_1/uart_fifo2line_buffer.v" in library work
Module <VGA_controller> compiled
Compiling verilog file "../UART/advanced_rx_module/v2/uart_rx_115200_mod.v" in library work
Module <uart_fifo2line_buffer> compiled
Module <uart_rx_115200_mod> compiled
Compiling verilog file "../sobel/v1/sobel.v" in library work
Module <uart_baud_rate_devisor> compiled
Compiling verilog file "../line_buffer/line_buffer/logic/version/v1/line_buffer_logic.v" in library work
Module <sobel> compiled
Compiling verilog file "versions/v1/main.v" in library work
Module <line_buffer_logic> compiled
Module <main> compiled
Module <sobel2black_white> compiled
No errors in compilation
Analysis of file <"main.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <main> in library <work>.

Analyzing hierarchy for module <uart_rx_115200_mod> in library <work>.

Analyzing hierarchy for module <uart_fifo2line_buffer> in library <work> with parameters.
	s_idle = "010"
	s_import_data = "011"
	s_import_data_end = "100"
	s_init = "000"
	s_main = "001"

Analyzing hierarchy for module <line_buffer_logic> in library <work> with parameters.
	IDLE = "00000000000000000000000000000000"
	RD_BUFFER = "00000000000000000000000000000001"

Analyzing hierarchy for module <sobel> in library <work> with parameters.
	kernel1 = "111111110000000011111111000000100000000011111110000000010000000011111111"
	kernel2 = "111111111111111011111111000000000000000000000000000000010000001000000001"

Analyzing hierarchy for module <sobel2black_white> in library <work>.

Analyzing hierarchy for module <VGA_controller> in library <work> with parameters.
	HA_END = "00000000000000000000001010100000"
	HA_STA = "00000000000000000000000010100000"
	HS_END = "00000000000000000000000001110000"
	HS_STA = "00000000000000000000000000010000"
	LINE = "00000000000000000000001100100000"
	SCREEN = "00000000000000000000001000001001"
	VA_END = "00000000000000000000000111100000"
	VS_END = "00000000000000000000000111101100"
	VS_STA = "00000000000000000000000111101010"

Analyzing hierarchy for module <VGA_image> in library <work>.

Analyzing hierarchy for module <uart_baud_rate_gen> in library <work> with parameters.
	BAUD_RATE_COUNT_COMP1 = "011"
	BAUD_RATE_COUNT_COMP2 = "101"
	BAUD_RATE_COUNT_NORMAL = "010"
	BAUD_RATE_COUNT_NUMBER = "0000000000011"
	FIRST_EDGE_COUNT = "0111"
	INIT_EDGE_COUNT = "0011"
	SECOND_EDGE_COUNT = "01100011"
	init = "00"
	run = "10"
	start_up = "01"

Analyzing hierarchy for module <uart_baud_rate_devisor> in library <work> with parameters.
	DEVISOR = "00000000000000000000000000010000"

Analyzing hierarchy for module <async_fifo> in library <work> with parameters.
	ALMOST_EMPTY_VALUE = "00000000000000000000000000000010"
	ALMOST_FULL_VALUE = "00000000000000000011100000000000"
	LOG_DEPTH = "00000000000000000000000000001110"
	NUM_WORDS = "00000000000000000011111111111111"
	OVERFLOW_CHECKING = "00000000000000000000000000000000"
	UNDERFLOW_CHECKING = "00000000000000000000000000000000"
	WIDTH = "00000000000000000000000000001000"

Analyzing hierarchy for module <uart_rx> in library <work> with parameters.
	DBIT = "00000000000000000000000000001000"
	SB_TICK = "00000000000000000000000000010000"
	data = "10"
	idle = "00"
	start = "01"
	stop = "11"

Analyzing hierarchy for module <line_buffer> in library <work> with parameters.
	LINE_BUFF_SIZE = "00000000000000000000001000000000"

Analyzing hierarchy for module <binary_16b_counter_free_running> in library <work>.

Analyzing hierarchy for module <add_a_b_s0_s1> in library <work> with parameters.
	SIZE = "00000000000000000000000000001110"

Analyzing hierarchy for module <binary_to_gray> in library <work> with parameters.
	WIDTH = "00000000000000000000000000001110"

Analyzing hierarchy for module <synchronizer_ff_r2> in library <work> with parameters.
	WIDTH = "00000000000000000000000000001110"

Analyzing hierarchy for module <gray_to_binary> in library <work> with parameters.
	WIDTH = "00000000000000000000000000001110"

Analyzing hierarchy for module <generic_mlab_dc> in library <work> with parameters.
	ADDR_WIDTH = "00000000000000000000000000001110"
	DEPTH = "00000000000000000100000000000000"
	WIDTH = "00000000000000000000000000001000"


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <main>.
Module <main> is correct for synthesis.
 
Analyzing module <uart_rx_115200_mod> in library <work>.
Module <uart_rx_115200_mod> is correct for synthesis.
 
Analyzing module <uart_baud_rate_gen> in library <work>.
	BAUD_RATE_COUNT_COMP1 = 3'b011
	BAUD_RATE_COUNT_COMP2 = 3'b101
	BAUD_RATE_COUNT_NORMAL = 3'b010
	BAUD_RATE_COUNT_NUMBER = 13'b0000000000011
	FIRST_EDGE_COUNT = 4'b0111
	INIT_EDGE_COUNT = 4'b0011
	SECOND_EDGE_COUNT = 8'b01100011
	init = 2'b00
	run = 2'b10
	start_up = 2'b01
Module <uart_baud_rate_gen> is correct for synthesis.
 
Analyzing module <binary_16b_counter_free_running> in library <work>.
Module <binary_16b_counter_free_running> is correct for synthesis.
 
Analyzing module <uart_baud_rate_devisor> in library <work>.
	DEVISOR = 32'sb00000000000000000000000000010000
Module <uart_baud_rate_devisor> is correct for synthesis.
 
Analyzing module <async_fifo> in library <work>.
	ALMOST_EMPTY_VALUE = 32'sb00000000000000000000000000000010
	ALMOST_FULL_VALUE = 32'sb00000000000000000011100000000000
	LOG_DEPTH = 32'sb00000000000000000000000000001110
	NUM_WORDS = 32'sb00000000000000000011111111111111
	OVERFLOW_CHECKING = 32'sb00000000000000000000000000000000
	UNDERFLOW_CHECKING = 32'sb00000000000000000000000000000000
	WIDTH = 32'sb00000000000000000000000000001000
WARNING:Xst:1643 - "../fifo/async_fifo.v" line 77: You are giving the signal rdcapacity a default value. rdcapacity already had a default value, which will be overridden by this one.
WARNING:Xst:1643 - "../fifo/async_fifo.v" line 71: You are giving the signal read_addr a default value. read_addr already had a default value, which will be overridden by this one.
WARNING:Xst:1643 - "../fifo/async_fifo.v" line 76: You are giving the signal wrcapacity a default value. wrcapacity already had a default value, which will be overridden by this one.
WARNING:Xst:1643 - "../fifo/async_fifo.v" line 70: You are giving the signal write_addr a default value. write_addr already had a default value, which will be overridden by this one.
Module <async_fifo> is correct for synthesis.
 
Analyzing module <add_a_b_s0_s1> in library <work>.
	SIZE = 32'sb00000000000000000000000000001110
Module <add_a_b_s0_s1> is correct for synthesis.
 
Analyzing module <binary_to_gray> in library <work>.
	WIDTH = 32'sb00000000000000000000000000001110
Module <binary_to_gray> is correct for synthesis.
 
Analyzing module <synchronizer_ff_r2> in library <work>.
	WIDTH = 32'sb00000000000000000000000000001110
Module <synchronizer_ff_r2> is correct for synthesis.
 
Analyzing module <gray_to_binary> in library <work>.
	WIDTH = 32'sb00000000000000000000000000001110
Module <gray_to_binary> is correct for synthesis.
 
Analyzing module <generic_mlab_dc> in library <work>.
	ADDR_WIDTH = 32'sb00000000000000000000000000001110
	DEPTH = 32'sb00000000000000000100000000000000
	WIDTH = 32'sb00000000000000000000000000001000
Module <generic_mlab_dc> is correct for synthesis.
 
Analyzing module <uart_rx> in library <work>.
	DBIT = 32'sb00000000000000000000000000001000
	SB_TICK = 32'sb00000000000000000000000000010000
	data = 2'b10
	idle = 2'b00
	start = 2'b01
	stop = 2'b11
Module <uart_rx> is correct for synthesis.
 
Analyzing module <uart_fifo2line_buffer> in library <work>.
	s_idle = 3'b010
	s_import_data = 3'b011
	s_import_data_end = 3'b100
	s_init = 3'b000
	s_main = 3'b001
Module <uart_fifo2line_buffer> is correct for synthesis.
 
Analyzing module <line_buffer_logic> in library <work>.
	IDLE = 32'b00000000000000000000000000000000
	RD_BUFFER = 32'b00000000000000000000000000000001
Module <line_buffer_logic> is correct for synthesis.
 
Analyzing module <line_buffer> in library <work>.
	LINE_BUFF_SIZE = 32'sb00000000000000000000001000000000
INFO:Xst:1433 - Contents of array <line> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
INFO:Xst:1433 - Contents of array <line> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
Module <line_buffer> is correct for synthesis.
 
Analyzing module <sobel> in library <work>.
	kernel1 = 72'b111111110000000011111111000000100000000011111110000000010000000011111111
	kernel2 = 72'b111111111111111011111111000000000000000000000000000000010000001000000001
Module <sobel> is correct for synthesis.
 
Analyzing module <sobel2black_white> in library <work>.
Module <sobel2black_white> is correct for synthesis.
 
Analyzing module <VGA_controller> in library <work>.
	HA_END = 32'sb00000000000000000000001010100000
	HA_STA = 32'sb00000000000000000000000010100000
	HS_END = 32'sb00000000000000000000000001110000
	HS_STA = 32'sb00000000000000000000000000010000
	LINE = 32'sb00000000000000000000001100100000
	SCREEN = 32'sb00000000000000000000001000001001
	VA_END = 32'sb00000000000000000000000111100000
	VS_END = 32'sb00000000000000000000000111101100
	VS_STA = 32'sb00000000000000000000000111101010
Module <VGA_controller> is correct for synthesis.
 
Analyzing module <VGA_image> in library <work>.
Module <VGA_image> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <uart_fifo2line_buffer>.
    Related source file is "../UART/line_buffer_interface/v1/v1_1/uart_fifo2line_buffer.v".
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 2                                              |
    | Transitions        | 6                                              |
    | Inputs             | 4                                              |
    | Outputs            | 2                                              |
    | Clock              | clk                       (rising_edge)        |
    | Reset              | reset                     (positive)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | 000                                            |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_1> for signal <state_import>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 17                                             |
    | Inputs             | 9                                              |
    | Outputs            | 3                                              |
    | Clock              | clk                       (rising_edge)        |
    | Reset              | reset                     (positive)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | 011                                            |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 12-bit register for signal <byte_counter>.
    Found 12-bit adder for signal <byte_counter_next$share0000> created at line 89.
    Found 1-bit register for signal <interrupt_reg>.
    Found 9-bit adder for signal <line_counter_next$share0000> created at line 89.
    Found 9-bit register for signal <line_counter_reg>.
    Found 1-bit register for signal <read_data_valid_reg>.
    Found 1-bit register for signal <read_req_reg>.
    Found 9-bit comparator less for signal <state_import$cmp_lt0000> created at line 146.
    Summary:
	inferred   2 Finite State Machine(s).
	inferred  24 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
	inferred   1 Comparator(s).
Unit <uart_fifo2line_buffer> synthesized.


Synthesizing Unit <sobel>.
    Related source file is "../sobel/v1/sobel.v".
WARNING:Xst:647 - Input <i_pixel_data<39:32>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <convolved_data_valid> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Register <multData2<22>> equivalent to <multData1<22>> has been removed
    Register <multData2<23>> equivalent to <multData1<23>> has been removed
    Register <multData2<24>> equivalent to <multData1<24>> has been removed
    Register <multData2<25>> equivalent to <multData1<25>> has been removed
    Register <multData2<26>> equivalent to <multData1<26>> has been removed
    Register <multData2<27>> equivalent to <multData1<27>> has been removed
    Register <multData2<28>> equivalent to <multData1<28>> has been removed
    Register <multData2<29>> equivalent to <multData1<29>> has been removed
    Register <multData2<66>> equivalent to <multData1<66>> has been removed
    Register <multData2<67>> equivalent to <multData1<67>> has been removed
    Register <multData2<68>> equivalent to <multData1<68>> has been removed
    Register <multData2<69>> equivalent to <multData1<69>> has been removed
    Register <multData2<70>> equivalent to <multData1<70>> has been removed
    Register <multData2<71>> equivalent to <multData1<71>> has been removed
    Register <multData2<72>> equivalent to <multData1<72>> has been removed
    Register <multData2<73>> equivalent to <multData1<73>> has been removed
    Register <multData2<74>> equivalent to <multData1<74>> has been removed
    Register <multData2<75>> equivalent to <multData1<75>> has been removed
    Register <multData2<76>> equivalent to <multData1<76>> has been removed
    Register <multData2<88>> equivalent to <multData1<88>> has been removed
    Register <multData2<89>> equivalent to <multData1<89>> has been removed
    Register <multData2<90>> equivalent to <multData1<90>> has been removed
    Register <multData2<91>> equivalent to <multData1<91>> has been removed
    Register <multData2<92>> equivalent to <multData1<92>> has been removed
    Register <multData2<93>> equivalent to <multData1<93>> has been removed
    Register <multData2<94>> equivalent to <multData1<94>> has been removed
    Register <multData2<95>> equivalent to <multData1<95>> has been removed
    Register <multData2<96>> equivalent to <multData1<96>> has been removed
    Register <multData2<97>> equivalent to <multData1<97>> has been removed
    Register <multData2<98>> equivalent to <multData1<98>> has been removed
WARNING:Xst:643 - "../sobel/v1/sobel.v" line 86: The result of a 11x11-bit multiplication is partially used. Only the 21 least significant bits are used. If you are doing this on purpose, you may safely ignore this warning. Otherwise, make sure you are not losing information, leading to unexpected circuit behavior.
WARNING:Xst:643 - "../sobel/v1/sobel.v" line 87: The result of a 11x11-bit multiplication is partially used. Only the 21 least significant bits are used. If you are doing this on purpose, you may safely ignore this warning. Otherwise, make sure you are not losing information, leading to unexpected circuit behavior.
    Found 1-bit register for signal <o_convolved_data_valid>.
    Found 8-bit register for signal <o_convolved_data>.
    Found 11-bit adder for signal <$sub0000>.
    Found 11-bit adder for signal <$sub0001>.
    Found 11-bit adder for signal <$sub0002>.
    Found 11-bit adder for signal <$sub0003>.
    Found 11-bit adder for signal <$sub0004>.
    Found 21-bit adder carry out for signal <convolved_data_int$addsub0000>.
    Found 21-bit register for signal <convolved_data_int1>.
    Found 11x11-bit multiplier for signal <convolved_data_int1$mult0001> created at line 86.
    Found 21-bit register for signal <convolved_data_int2>.
    Found 11x11-bit multiplier for signal <convolved_data_int2$mult0001> created at line 87.
    Found 1-bit register for signal <convolved_data_int_valid>.
    Found 11-bit register for signal <multData1<98:88>>.
    Found 11-bit register for signal <multData1<76:66>>.
    Found 8-bit register for signal <multData1<63:56>>.
    Found 11-bit register for signal <multData1<43:33>>.
    Found 8-bit register for signal <multData1<29:22>>.
    Found 11-bit register for signal <multData1<10:0>>.
    Found 11-bit register for signal <multData2<87:77>>.
    Found 8-bit register for signal <multData2<19:12>>.
    Found 8-bit register for signal <multData2<7:0>>.
    Found 1-bit register for signal <multDataValid>.
    Found 22-bit comparator greater for signal <o_convolved_data$cmp_gt0000> created at line 94.
    Found 11-bit register for signal <sumData1>.
    Found 11-bit register for signal <sumData2>.
    Found 11-bit adder for signal <sumDataInt1>.
    Found 11-bit adder for signal <sumDataInt2>.
    Found 1-bit register for signal <sumDataValid>.
    Summary:
	inferred 163 D-type flip-flop(s).
	inferred  22 Adder/Subtractor(s).
	inferred   2 Multiplier(s).
	inferred   1 Comparator(s).
Unit <sobel> synthesized.


Synthesizing Unit <sobel2black_white>.
    Related source file is "versions/v1/main.v".
    Found 8-bit comparator greater for signal <bite$cmp_gt0000> created at line 153.
    Found 8-bit register for signal <bite_reg>.
    Summary:
	inferred   8 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <sobel2black_white> synthesized.


Synthesizing Unit <VGA_controller>.
    Related source file is "../VGA/v1/VGA_controller.v".
    Found 10-bit up counter for signal <h_count>.
    Found 10-bit comparator greatequal for signal <o_hs$cmp_ge0000> created at line 44.
    Found 10-bit comparator less for signal <o_hs$cmp_lt0000> created at line 44.
    Found 10-bit comparator greatequal for signal <o_vs$cmp_ge0000> created at line 45.
    Found 10-bit comparator less for signal <o_vs$cmp_lt0000> created at line 45.
    Found 9-bit subtractor for signal <o_x$addsub0000> created at line 48.
    Found 11-bit comparator greatequal for signal <o_x$cmp_ge0000> created at line 48.
    Found 10-bit comparator less for signal <o_x$cmp_lt0000> created at line 48.
    Found 10-bit comparator greatequal for signal <o_y$cmp_ge0000> created at line 49.
    Found 10-bit up counter for signal <v_count>.
    Summary:
	inferred   2 Counter(s).
	inferred   1 Adder/Subtractor(s).
	inferred   7 Comparator(s).
Unit <VGA_controller> synthesized.


Synthesizing Unit <VGA_image>.
    Related source file is "../VGA/VGA_image/v1/VGA_image.v".
Unit <VGA_image> synthesized.


Synthesizing Unit <uart_baud_rate_devisor>.
    Related source file is "../UART/advanced_rx_module/v2/uart_rx_115200_mod.v".
    Found 1-bit register for signal <tick>.
    Found 3-bit up counter for signal <counter>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
Unit <uart_baud_rate_devisor> synthesized.


Synthesizing Unit <uart_rx>.
    Related source file is "../UART/simple_rx_module/v1_0/v1_4/uart_rx.v".
INFO:Xst:2117 - HDL ADVISOR - Mux Selector <state_reg> of Case statement line 67 was re-encoded using one-hot encoding. The case statement will be optimized (default statement optimization), but this optimization may lead to design initialization problems. To ensure the design works safely, you can:
   	- add an 'INIT' attribute on signal <state_reg> (optimization is then done without any risk)
   	- use the attribute 'signal_encoding user' to avoid onehot optimization
   	- use the attribute 'safe_implementation yes' to force XST to perform a safe (but less efficient) optimization
    Found finite state machine <FSM_2> for signal <state_reg>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 12                                             |
    | Inputs             | 5                                              |
    | Outputs            | 4                                              |
    | Clock              | clk                       (rising_edge)        |
    | Reset              | reset                     (positive)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | 00                                             |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit register for signal <b_reg>.
    Found 3-bit adder for signal <n_next$addsub0000> created at line 94.
    Found 3-bit register for signal <n_reg>.
    Found 4-bit adder for signal <s_next$share0000> created at line 67.
    Found 4-bit register for signal <s_reg>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  15 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
Unit <uart_rx> synthesized.


Synthesizing Unit <binary_16b_counter_free_running>.
    Related source file is "../binary_counter/free_run/binary_16b_counter_free_running.v".
    Found 16-bit up counter for signal <q>.
    Found 16-bit comparator equal for signal <q$cmp_eq0000> created at line 33.
    Summary:
	inferred   1 Counter(s).
	inferred   1 Comparator(s).
Unit <binary_16b_counter_free_running> synthesized.


Synthesizing Unit <add_a_b_s0_s1>.
    Related source file is "../fifo/async_fifo.v".
WARNING:Xst:646 - Signal <temp> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 14-bit xor2 for signal <left$xor0000> created at line 208.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <add_a_b_s0_s1> synthesized.


Synthesizing Unit <binary_to_gray>.
    Related source file is "../fifo/async_fifo.v".
    Found 14-bit register for signal <dout>.
    Found 1-bit xor2 for signal <dout$xor0000> created at line 227.
    Found 1-bit xor2 for signal <dout$xor0001> created at line 227.
    Found 1-bit xor2 for signal <dout$xor0002> created at line 227.
    Found 1-bit xor2 for signal <dout$xor0003> created at line 227.
    Found 1-bit xor2 for signal <dout$xor0004> created at line 227.
    Found 1-bit xor2 for signal <dout$xor0005> created at line 227.
    Found 1-bit xor2 for signal <dout$xor0006> created at line 227.
    Found 1-bit xor2 for signal <dout$xor0007> created at line 227.
    Found 1-bit xor2 for signal <dout$xor0008> created at line 227.
    Found 1-bit xor2 for signal <dout$xor0009> created at line 227.
    Found 1-bit xor2 for signal <dout$xor0010> created at line 227.
    Found 1-bit xor2 for signal <dout$xor0011> created at line 227.
    Found 1-bit xor2 for signal <dout$xor0012> created at line 227.
    Summary:
	inferred  14 D-type flip-flop(s).
Unit <binary_to_gray> synthesized.


Synthesizing Unit <synchronizer_ff_r2>.
    Related source file is "../fifo/async_fifo.v".
    Found 14-bit register for signal <ff_launch>.
    Found 14-bit register for signal <ff_meta>.
    Found 14-bit register for signal <ff_sync>.
    Summary:
	inferred  42 D-type flip-flop(s).
Unit <synchronizer_ff_r2> synthesized.


Synthesizing Unit <gray_to_binary>.
    Related source file is "../fifo/async_fifo.v".
    Found 14-bit register for signal <dout>.
    Found 13-bit xor2 for signal <dout_w<12:0>>.
    Summary:
	inferred  14 D-type flip-flop(s).
Unit <gray_to_binary> synthesized.


Synthesizing Unit <generic_mlab_dc>.
    Related source file is "../fifo/async_fifo.v".
    Found 16384x8-bit dual-port RAM <Mram_mem> for signal <mem>.
    Found 8-bit register for signal <dout_r>.
    Summary:
	inferred   1 RAM(s).
	inferred   8 D-type flip-flop(s).
Unit <generic_mlab_dc> synthesized.


Synthesizing Unit <line_buffer>.
    Related source file is "../line_buffer/line_buffer/version/v1/line_buffer.v".
    Found 512x8-bit dual-port RAM <Mram_line> for signal <line>.
    Found 512x8-bit dual-port RAM <Mram_line_ren> for signal <line>.
    Found 512x8-bit dual-port RAM <Mram_line_ren_1> for signal <line>.
    Found 9-bit adder carry out for signal <COND_15$addsub0000>.
    Found 9-bit adder carry out for signal <COND_16$addsub0000>.
    Found 9-bit up counter for signal <rdPntr>.
    Found 9-bit up counter for signal <wrPntr>.
    Summary:
	inferred   3 RAM(s).
	inferred   2 Counter(s).
	inferred   2 Adder/Subtractor(s).
Unit <line_buffer> synthesized.


Synthesizing Unit <line_buffer_logic>.
    Related source file is "../line_buffer/line_buffer/logic/version/v1/line_buffer_logic.v".
    Register <rdState> equivalent to <rd_line_buffer> has been removed
    Found 72-bit 4-to-1 multiplexer for signal <o_pixel_data>.
    Found 1-bit register for signal <o_intr>.
    Found 2-bit up counter for signal <currentRdline_buffer>.
    Found 2-bit up counter for signal <currentWrline_buffer>.
    Found 4-bit 4-to-1 multiplexer for signal <lineBuffRdData>.
    Found 9-bit up counter for signal <pixelCounter>.
    Found 1-bit register for signal <rd_line_buffer>.
    Found 12-bit comparator greatequal for signal <rd_line_buffer$cmp_ge0000> created at line 74.
    Found 9-bit up counter for signal <rdCounter>.
    Found 12-bit updown counter for signal <totalPixelCounter>.
    Summary:
	inferred   5 Counter(s).
	inferred   2 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred  76 Multiplexer(s).
Unit <line_buffer_logic> synthesized.


Synthesizing Unit <uart_baud_rate_gen>.
    Related source file is "../binary_counter/uart/baud_rate_115200/v2/uart_baud_rate_gen.v".
    Found finite state machine <FSM_3> for signal <state_reg>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 6                                              |
    | Inputs             | 2                                              |
    | Outputs            | 3                                              |
    | Clock              | clk                       (rising_edge)        |
    | Clock enable       | tick                      (positive)           |
    | Reset              | reset                     (positive)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | 00                                             |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 3-bit adder for signal <counter1_next$share0000> created at line 83.
    Found 3-bit register for signal <counter1_reg>.
    Found 8-bit adder for signal <counter2_next$share0000> created at line 83.
    Found 8-bit register for signal <counter2_reg>.
    Found 3-bit register for signal <counter_number_reg>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  11 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
Unit <uart_baud_rate_gen> synthesized.


Synthesizing Unit <async_fifo>.
    Related source file is "../fifo/async_fifo.v".
    Found 1-bit register for signal <wr_almost_full>.
    Found 1-bit register for signal <rd_almost_full>.
    Found 1-bit register for signal <wrempty>.
    Found 1-bit register for signal <wr_almost_empty>.
    Found 1-bit register for signal <rdfull>.
    Found 1-bit register for signal <wrfull>.
    Found 1-bit register for signal <rdempty>.
    Found 1-bit register for signal <rd_almost_empty>.
    Found 14-bit comparator less for signal <rd_almost_empty$cmp_lt0000> created at line 146.
    Found 15-bit comparator greater for signal <rd_almost_full$cmp_gt0000> created at line 150.
    Found 14-bit register for signal <rdcapacity>.
    Found 14-bit up counter for signal <read_addr>.
    Found 14-bit comparator less for signal <wr_almost_empty$cmp_lt0000> created at line 111.
    Found 15-bit comparator greatequal for signal <wr_almost_full$cmp_ge0000> created at line 115.
    Found 14-bit register for signal <wrcapacity>.
    Found 14-bit up counter for signal <write_addr>.
    Summary:
	inferred   2 Counter(s).
	inferred  36 D-type flip-flop(s).
	inferred   4 Comparator(s).
Unit <async_fifo> synthesized.


Synthesizing Unit <uart_rx_115200_mod>.
    Related source file is "../UART/advanced_rx_module/v2/uart_rx_115200_mod.v".
Unit <uart_rx_115200_mod> synthesized.


Synthesizing Unit <main>.
    Related source file is "versions/v1/main.v".
    Found T flip-flop for signal <clk_count>.
    Found 1-bit register for signal <clk_vga>.
    Summary:
	inferred   1 T-type flip-flop(s).
	inferred   1 D-type flip-flop(s).
Unit <main> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 13
 16384x8-bit dual-port RAM                             : 1
 512x8-bit dual-port RAM                               : 12
# Multipliers                                          : 2
 11x11-bit multiplier                                  : 2
# Adders/Subtractors                                   : 39
 11-bit adder                                          : 21
 12-bit adder                                          : 1
 15-bit adder                                          : 2
 21-bit adder carry out                                : 1
 3-bit adder                                           : 2
 4-bit adder                                           : 1
 8-bit adder                                           : 1
 9-bit adder                                           : 1
 9-bit adder carry out                                 : 8
 9-bit subtractor                                      : 1
# Counters                                             : 19
 10-bit up counter                                     : 2
 12-bit updown counter                                 : 1
 14-bit up counter                                     : 2
 16-bit up counter                                     : 1
 2-bit up counter                                      : 2
 3-bit up counter                                      : 1
 9-bit up counter                                      : 10
# Registers                                            : 133
 1-bit register                                        : 106
 11-bit register                                       : 2
 12-bit register                                       : 1
 14-bit register                                       : 12
 21-bit register                                       : 2
 3-bit register                                        : 3
 4-bit register                                        : 1
 8-bit register                                        : 5
 9-bit register                                        : 1
# Toggle Registers                                     : 1
 T flip-flop                                           : 1
# Comparators                                          : 16
 10-bit comparator greatequal                          : 3
 10-bit comparator less                                : 3
 11-bit comparator greatequal                          : 1
 12-bit comparator greatequal                          : 1
 14-bit comparator less                                : 2
 15-bit comparator greatequal                          : 1
 15-bit comparator greater                             : 1
 16-bit comparator equal                               : 1
 22-bit comparator greater                             : 1
 8-bit comparator greater                              : 1
 9-bit comparator less                                 : 1
# Multiplexers                                         : 5
 1-bit 4-to-1 multiplexer                              : 4
 72-bit 4-to-1 multiplexer                             : 1
# Xors                                                 : 54
 1-bit xor2                                            : 52
 14-bit xor2                                           : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_3> for best encoding.
Optimizing FSM <uart_rx_mod/rx_baud_rate_gen/state_reg/FSM> on signal <state_reg[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 10
-------------------
Analyzing FSM <FSM_2> for best encoding.
Optimizing FSM <uart_rx_mod/rx_cicuit/state_reg/FSM> on signal <state_reg[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 11
 11    | 10
-------------------
Analyzing FSM <FSM_1> for best encoding.
Optimizing FSM <uart_fifo_line_buff_interface/state_import/FSM> on signal <state_import[1:2]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 010   | 00
 011   | 00
 100   | 10
-------------------
Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <uart_fifo_line_buff_interface/state/FSM> on signal <state[1:1]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 000   | 0
 001   | 1
-------------------
WARNING:Xst:1290 - Hierarchical block <wr_adder> is unconnected in block <rx_fifo>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <rd_b2g> is unconnected in block <rx_fifo>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <rd2wr> is unconnected in block <rx_fifo>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <rd_g2b> is unconnected in block <rx_fifo>.
   It will be removed from the design.
INFO:Xst:2261 - The FF/Latch <o_convolved_data_0> in Unit <sobel_mod> is equivalent to the following 7 FFs/Latches, which will be removed : <o_convolved_data_1> <o_convolved_data_2> <o_convolved_data_3> <o_convolved_data_4> <o_convolved_data_5> <o_convolved_data_6> <o_convolved_data_7> 

Synthesizing (advanced) Unit <generic_mlab_dc>.
INFO:Xst:3226 - The RAM <Mram_mem> will be implemented as a BLOCK RAM, absorbing the following register(s): <dout_r>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16384-word x 8-bit                  |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <wclk>          | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <waddr>         |          |
    |     diA            | connected to signal <din>           |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16384-word x 8-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <rclk>          | rise     |
    |     addrB          | connected to signal <raddr>         |          |
    |     doB            | connected to signal <dout_r>        |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <generic_mlab_dc> synthesized (advanced).

Synthesizing (advanced) Unit <line_buffer>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_line> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 512-word x 8-bit                    |          |
    |     clkA           | connected to signal <i_clk>         | rise     |
    |     weA            | connected to signal <i_data_valid>  | high     |
    |     addrA          | connected to signal <wrPntr>        |          |
    |     diA            | connected to signal <i_data>        |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 512-word x 8-bit                    |          |
    |     addrB          | connected to signal <rdPntr>        |          |
    |     doB            | connected to signal <o_data>        |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_line_ren> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 512-word x 8-bit                    |          |
    |     clkA           | connected to signal <i_clk>         | rise     |
    |     weA            | connected to signal <i_data_valid>  | high     |
    |     addrA          | connected to signal <wrPntr>        |          |
    |     diA            | connected to signal <i_data>        |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 512-word x 8-bit                    |          |
    |     addrB          | connected to internal node          |          |
    |     doB            | connected to signal <o_data>        |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_line_ren_1> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 512-word x 8-bit                    |          |
    |     clkA           | connected to signal <i_clk>         | rise     |
    |     weA            | connected to signal <i_data_valid>  | high     |
    |     addrA          | connected to signal <wrPntr>        |          |
    |     diA            | connected to signal <i_data>        |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 512-word x 8-bit                    |          |
    |     addrB          | connected to internal node          |          |
    |     doB            | connected to signal <o_data>        |          |
    -----------------------------------------------------------------------
Unit <line_buffer> synthesized (advanced).

Synthesizing (advanced) Unit <sobel>.
	Found pipelined multiplier on signal <convolved_data_int1_mult0001>:
		- 1 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.

		- 1 pipeline level(s) found in a register on signal <sumData1>.
		Pushing register(s) into the multiplier macro.

		- 1 pipeline level(s) found in a register on signal <sumData1>.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <convolved_data_int2_mult0001>:
		- 1 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.

		- 1 pipeline level(s) found in a register on signal <sumData2>.
		Pushing register(s) into the multiplier macro.

		- 1 pipeline level(s) found in a register on signal <sumData2>.
		Pushing register(s) into the multiplier macro.
Unit <sobel> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 4
# RAMs                                                 : 13
 16384x8-bit dual-port block RAM                       : 1
 512x8-bit dual-port distributed RAM                   : 12
# Multipliers                                          : 2
 11x11-bit registered multiplier                       : 2
# Adders/Subtractors                                   : 34
 11-bit adder                                          : 11
 11-bit adder carry in                                 : 5
 12-bit adder                                          : 1
 15-bit adder                                          : 2
 21-bit adder carry out                                : 1
 3-bit adder                                           : 2
 4-bit adder                                           : 1
 8-bit adder                                           : 1
 9-bit adder                                           : 1
 9-bit adder carry out                                 : 8
 9-bit subtractor                                      : 1
# Counters                                             : 19
 10-bit up counter                                     : 2
 12-bit updown counter                                 : 1
 14-bit up counter                                     : 2
 16-bit up counter                                     : 1
 2-bit up counter                                      : 2
 3-bit up counter                                      : 1
 9-bit up counter                                      : 10
# Registers                                            : 341
 Flip-Flops                                            : 341
# Comparators                                          : 16
 10-bit comparator greatequal                          : 3
 10-bit comparator less                                : 3
 11-bit comparator greatequal                          : 1
 12-bit comparator greatequal                          : 1
 14-bit comparator less                                : 2
 15-bit comparator greatequal                          : 1
 15-bit comparator greater                             : 1
 16-bit comparator equal                               : 1
 22-bit comparator greater                             : 1
 8-bit comparator greater                              : 1
 9-bit comparator less                                 : 1
# Multiplexers                                         : 5
 1-bit 4-to-1 multiplexer                              : 4
 72-bit 4-to-1 multiplexer                             : 1
# Xors                                                 : 54
 1-bit xor2                                            : 52
 14-bit xor2                                           : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:2261 - The FF/Latch <o_convolved_data_0> in Unit <sobel> is equivalent to the following 7 FFs/Latches, which will be removed : <o_convolved_data_1> <o_convolved_data_2> <o_convolved_data_3> <o_convolved_data_4> <o_convolved_data_5> <o_convolved_data_6> <o_convolved_data_7> 
WARNING:Xst:1710 - FF/Latch <multData1_33> (without init value) has a constant value of 0 in block <sobel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <multData2_77> (without init value) has a constant value of 0 in block <sobel>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <multData1_10> in Unit <sobel> is equivalent to the following 2 FFs/Latches, which will be removed : <multData1_9> <multData1_8> 
INFO:Xst:2261 - The FF/Latch <multData2_0> in Unit <sobel> is equivalent to the following FF/Latch, which will be removed : <multData1_0> 
INFO:Xst:2261 - The FF/Latch <multData2_87> in Unit <sobel> is equivalent to the following FF/Latch, which will be removed : <multData2_86> 
INFO:Xst:2261 - The FF/Latch <multData1_76> in Unit <sobel> is equivalent to the following 2 FFs/Latches, which will be removed : <multData1_75> <multData1_74> 
INFO:Xst:2261 - The FF/Latch <multData1_98> in Unit <sobel> is equivalent to the following 2 FFs/Latches, which will be removed : <multData1_97> <multData1_96> 
INFO:Xst:2261 - The FF/Latch <multData1_42> in Unit <sobel> is equivalent to the following FF/Latch, which will be removed : <multData1_43> 

Optimizing unit <main> ...

Optimizing unit <uart_fifo2line_buffer> ...

Optimizing unit <sobel> ...

Optimizing unit <sobel2black_white> ...

Optimizing unit <VGA_controller> ...

Optimizing unit <uart_rx> ...

Optimizing unit <add_a_b_s0_s1> ...

Optimizing unit <binary_to_gray> ...

Optimizing unit <synchronizer_ff_r2> ...

Optimizing unit <gray_to_binary> ...

Optimizing unit <line_buffer_logic> ...

Optimizing unit <uart_baud_rate_gen> ...

Optimizing unit <async_fifo> ...
WARNING:Xst:2677 - Node <uart_rx_mod/rx_fifo/rd_g2b/dout_0> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <uart_rx_mod/rx_fifo/rd_g2b/dout_1> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <uart_rx_mod/rx_fifo/rd_g2b/dout_2> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <uart_rx_mod/rx_fifo/rd_g2b/dout_3> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <uart_rx_mod/rx_fifo/rd_g2b/dout_4> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <uart_rx_mod/rx_fifo/rd_g2b/dout_5> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <uart_rx_mod/rx_fifo/rd_g2b/dout_6> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <uart_rx_mod/rx_fifo/rd_g2b/dout_7> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <uart_rx_mod/rx_fifo/rd_g2b/dout_8> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <uart_rx_mod/rx_fifo/rd_g2b/dout_9> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <uart_rx_mod/rx_fifo/rd_g2b/dout_10> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <uart_rx_mod/rx_fifo/rd_g2b/dout_11> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <uart_rx_mod/rx_fifo/rd_g2b/dout_12> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <uart_rx_mod/rx_fifo/rd_g2b/dout_13> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <uart_rx_mod/rx_fifo/rd2wr/ff_launch_0> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <uart_rx_mod/rx_fifo/rd2wr/ff_launch_1> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <uart_rx_mod/rx_fifo/rd2wr/ff_launch_2> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <uart_rx_mod/rx_fifo/rd2wr/ff_launch_3> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <uart_rx_mod/rx_fifo/rd2wr/ff_launch_4> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <uart_rx_mod/rx_fifo/rd2wr/ff_launch_5> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <uart_rx_mod/rx_fifo/rd2wr/ff_launch_6> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <uart_rx_mod/rx_fifo/rd2wr/ff_launch_7> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <uart_rx_mod/rx_fifo/rd2wr/ff_launch_8> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <uart_rx_mod/rx_fifo/rd2wr/ff_launch_9> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <uart_rx_mod/rx_fifo/rd2wr/ff_launch_10> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <uart_rx_mod/rx_fifo/rd2wr/ff_launch_11> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <uart_rx_mod/rx_fifo/rd2wr/ff_launch_12> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <uart_rx_mod/rx_fifo/rd2wr/ff_launch_13> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <uart_rx_mod/rx_fifo/rd2wr/ff_meta_0> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <uart_rx_mod/rx_fifo/rd2wr/ff_meta_1> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <uart_rx_mod/rx_fifo/rd2wr/ff_meta_2> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <uart_rx_mod/rx_fifo/rd2wr/ff_meta_3> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <uart_rx_mod/rx_fifo/rd2wr/ff_meta_4> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <uart_rx_mod/rx_fifo/rd2wr/ff_meta_5> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <uart_rx_mod/rx_fifo/rd2wr/ff_meta_6> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <uart_rx_mod/rx_fifo/rd2wr/ff_meta_7> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <uart_rx_mod/rx_fifo/rd2wr/ff_meta_8> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <uart_rx_mod/rx_fifo/rd2wr/ff_meta_9> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <uart_rx_mod/rx_fifo/rd2wr/ff_meta_10> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <uart_rx_mod/rx_fifo/rd2wr/ff_meta_11> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <uart_rx_mod/rx_fifo/rd2wr/ff_meta_12> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <uart_rx_mod/rx_fifo/rd2wr/ff_meta_13> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <uart_rx_mod/rx_fifo/rd2wr/ff_sync_0> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <uart_rx_mod/rx_fifo/rd2wr/ff_sync_1> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <uart_rx_mod/rx_fifo/rd2wr/ff_sync_2> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <uart_rx_mod/rx_fifo/rd2wr/ff_sync_3> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <uart_rx_mod/rx_fifo/rd2wr/ff_sync_4> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <uart_rx_mod/rx_fifo/rd2wr/ff_sync_5> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <uart_rx_mod/rx_fifo/rd2wr/ff_sync_6> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <uart_rx_mod/rx_fifo/rd2wr/ff_sync_7> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <uart_rx_mod/rx_fifo/rd2wr/ff_sync_8> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <uart_rx_mod/rx_fifo/rd2wr/ff_sync_9> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <uart_rx_mod/rx_fifo/rd2wr/ff_sync_10> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <uart_rx_mod/rx_fifo/rd2wr/ff_sync_11> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <uart_rx_mod/rx_fifo/rd2wr/ff_sync_12> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <uart_rx_mod/rx_fifo/rd2wr/ff_sync_13> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <uart_rx_mod/rx_fifo/rd_b2g/dout_0> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <uart_rx_mod/rx_fifo/rd_b2g/dout_1> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <uart_rx_mod/rx_fifo/rd_b2g/dout_2> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <uart_rx_mod/rx_fifo/rd_b2g/dout_3> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <uart_rx_mod/rx_fifo/rd_b2g/dout_4> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <uart_rx_mod/rx_fifo/rd_b2g/dout_5> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <uart_rx_mod/rx_fifo/rd_b2g/dout_6> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <uart_rx_mod/rx_fifo/rd_b2g/dout_7> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <uart_rx_mod/rx_fifo/rd_b2g/dout_8> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <uart_rx_mod/rx_fifo/rd_b2g/dout_9> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <uart_rx_mod/rx_fifo/rd_b2g/dout_10> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <uart_rx_mod/rx_fifo/rd_b2g/dout_11> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <uart_rx_mod/rx_fifo/rd_b2g/dout_12> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <uart_rx_mod/rx_fifo/rd_b2g/dout_13> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <uart_rx_mod/rx_fifo/wrcapacity_13> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <uart_rx_mod/rx_fifo/wrcapacity_12> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <uart_rx_mod/rx_fifo/wrcapacity_11> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <uart_rx_mod/rx_fifo/wrcapacity_10> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <uart_rx_mod/rx_fifo/wrcapacity_9> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <uart_rx_mod/rx_fifo/wrcapacity_8> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <uart_rx_mod/rx_fifo/wrcapacity_7> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <uart_rx_mod/rx_fifo/wrcapacity_6> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <uart_rx_mod/rx_fifo/wrcapacity_5> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <uart_rx_mod/rx_fifo/wrcapacity_4> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <uart_rx_mod/rx_fifo/wrcapacity_3> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <uart_rx_mod/rx_fifo/wrcapacity_2> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <uart_rx_mod/rx_fifo/wrcapacity_1> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <uart_rx_mod/rx_fifo/wrcapacity_0> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <uart_rx_mod/rx_fifo/rd_almost_full> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <uart_rx_mod/rx_fifo/rd_almost_empty> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <uart_rx_mod/rx_fifo/rdempty> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <uart_rx_mod/rx_fifo/rdfull> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <uart_rx_mod/rx_fifo/wr_almost_empty> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <uart_rx_mod/rx_fifo/wr_almost_full> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <uart_rx_mod/rx_fifo/wrempty> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <uart_rx_mod/rx_fifo/wrfull> of sequential type is unconnected in block <main>.

Mapping all equations...
Building and optimizing final netlist ...
INFO:Xst:2261 - The FF/Latch <sobel2black_white_mod/bite_reg_7> in Unit <main> is equivalent to the following 7 FFs/Latches, which will be removed : <sobel2black_white_mod/bite_reg_6> <sobel2black_white_mod/bite_reg_5> <sobel2black_white_mod/bite_reg_4> <sobel2black_white_mod/bite_reg_3> <sobel2black_white_mod/bite_reg_2> <sobel2black_white_mod/bite_reg_1> <sobel2black_white_mod/bite_reg_0> 
Found area constraint ratio of 100 (+ 5) on block main, actual ratio is 30.
FlipFlop line_buffer_logic_mod/lB0/rdPntr_0 has been replicated 1 time(s)
FlipFlop line_buffer_logic_mod/lB0/rdPntr_1 has been replicated 1 time(s)
FlipFlop line_buffer_logic_mod/lB0/rdPntr_2 has been replicated 1 time(s)
FlipFlop line_buffer_logic_mod/lB1/rdPntr_0 has been replicated 1 time(s)
FlipFlop line_buffer_logic_mod/lB1/rdPntr_1 has been replicated 1 time(s)
FlipFlop line_buffer_logic_mod/lB1/rdPntr_2 has been replicated 1 time(s)
FlipFlop line_buffer_logic_mod/lB2/rdPntr_0 has been replicated 1 time(s)
FlipFlop line_buffer_logic_mod/lB2/rdPntr_1 has been replicated 1 time(s)
FlipFlop line_buffer_logic_mod/lB2/rdPntr_2 has been replicated 1 time(s)
FlipFlop line_buffer_logic_mod/lB3/rdPntr_0 has been replicated 1 time(s)
FlipFlop line_buffer_logic_mod/lB3/rdPntr_1 has been replicated 1 time(s)
FlipFlop line_buffer_logic_mod/lB3/rdPntr_2 has been replicated 1 time(s)
PACKER Warning: Lut uart_rx_mod/rx_fifo/rd_adder/Madd__AUX_13_lut<1> driving carry uart_rx_mod/rx_fifo/rd_adder/Madd__AUX_13_cy<1> can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.

Final Macro Processing ...

Processing Unit <main> :
	Found 3-bit shift register for signal <sobel_mod/convolved_data_int_valid>.
	Found 2-bit shift register for signal <uart_rx_mod/rx_fifo/wr2rd/ff_sync_0>.
	Found 2-bit shift register for signal <uart_rx_mod/rx_fifo/wr2rd/ff_sync_1>.
	Found 2-bit shift register for signal <uart_rx_mod/rx_fifo/wr2rd/ff_sync_2>.
	Found 2-bit shift register for signal <uart_rx_mod/rx_fifo/wr2rd/ff_sync_3>.
	Found 2-bit shift register for signal <uart_rx_mod/rx_fifo/wr2rd/ff_sync_4>.
	Found 2-bit shift register for signal <uart_rx_mod/rx_fifo/wr2rd/ff_sync_5>.
	Found 2-bit shift register for signal <uart_rx_mod/rx_fifo/wr2rd/ff_sync_6>.
	Found 2-bit shift register for signal <uart_rx_mod/rx_fifo/wr2rd/ff_sync_7>.
	Found 2-bit shift register for signal <uart_rx_mod/rx_fifo/wr2rd/ff_sync_8>.
	Found 2-bit shift register for signal <uart_rx_mod/rx_fifo/wr2rd/ff_sync_9>.
	Found 2-bit shift register for signal <uart_rx_mod/rx_fifo/wr2rd/ff_sync_10>.
	Found 2-bit shift register for signal <uart_rx_mod/rx_fifo/wr2rd/ff_sync_11>.
	Found 2-bit shift register for signal <uart_rx_mod/rx_fifo/wr2rd/ff_sync_12>.
	Found 2-bit shift register for signal <uart_rx_mod/rx_fifo/wr2rd/ff_sync_13>.
Unit <main> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 385
 Flip-Flops                                            : 385
# Shift Registers                                      : 15
 2-bit shift register                                  : 14
 3-bit shift register                                  : 1

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : main.ngr
Top Level Output File Name         : main
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 8

Cell Usage :
# BELS                             : 4728
#      GND                         : 1
#      INV                         : 35
#      LUT1                        : 185
#      LUT2                        : 148
#      LUT2_D                      : 1
#      LUT2_L                      : 1
#      LUT3                        : 1732
#      LUT3_D                      : 53
#      LUT3_L                      : 2
#      LUT4                        : 396
#      LUT4_D                      : 11
#      LUT4_L                      : 15
#      MUXCY                       : 328
#      MUXF5                       : 804
#      MUXF6                       : 384
#      MUXF7                       : 192
#      MUXF8                       : 96
#      VCC                         : 1
#      XORCY                       : 343
# FlipFlops/Latches                : 400
#      FD                          : 101
#      FDC                         : 117
#      FDCE                        : 33
#      FDE                         : 1
#      FDP                         : 1
#      FDR                         : 14
#      FDRE                        : 128
#      FDS                         : 5
# RAMS                             : 3080
#      RAM16X1D                    : 3072
#      RAMB16_S1_S1                : 8
# Shift Registers                  : 15
#      SRL16                       : 15
# Clock Buffers                    : 3
#      BUFG                        : 2
#      BUFGP                       : 1
# IO Buffers                       : 7
#      IBUF                        : 2
#      OBUF                        : 5
# MULTs                            : 2
#      MULT18X18SIO                : 2
=========================================================================
PACKER Warning: Lut uart_rx_mod/rx_fifo/rd_adder/Madd__AUX_13_lut<1> driving carry uart_rx_mod/rx_fifo/rd_adder/Madd__AUX_13_cy<1> can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.

Device utilization summary:
---------------------------

Selected Device : 3s500efg320-5 

 Number of Slices:                     1328  out of   4656    28%  
 Number of Slice Flip Flops:            400  out of   9312     4%  
 Number of 4 input LUTs:               8738  out of   9312    93%  
    Number used as logic:              2579
    Number used as Shift registers:      15
    Number used as RAMs:               6144
 Number of IOs:                           8
 Number of bonded IOBs:                   8  out of    232     3%  
 Number of BRAMs:                         8  out of     20    40%  
 Number of MULT18X18SIOs:                 2  out of     20    10%  
 Number of GCLKs:                         3  out of     24    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
------------------------------------------------------------------------------------------+----------------------------------------+-------+
Clock Signal                                                                              | Clock buffer(FF name)                  | Load  |
------------------------------------------------------------------------------------------+----------------------------------------+-------+
clk                                                                                       | BUFGP                                  | 3431  |
uart_rx_mod/rx_tick(uart_rx_mod/rx_baud_rate_gen/bin_counter/Mcompar_q_cmp_eq0000_cy<5>:O)| NONE(*)(uart_rx_mod/baud_rate_gen/tick)| 4     |
clk_vga1                                                                                  | BUFG                                   | 20    |
uart_rx_mod/baud_rate_gen/tick1                                                           | BUFG                                   | 50    |
------------------------------------------------------------------------------------------+----------------------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+------------------------+-------+
Control Signal                     | Buffer(FF name)        | Load  |
-----------------------------------+------------------------+-------+
reset                              | IBUF                   | 151   |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 12.802ns (Maximum Frequency: 78.111MHz)
   Minimum input arrival time before clock: 4.741ns
   Maximum output required time after clock: 6.783ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 12.802ns (frequency: 78.111MHz)
  Total number of paths / destination ports: 976494 / 31381
-------------------------------------------------------------------------
Delay:               12.802ns (Levels of Logic = 20)
  Source:            sobel_mod/multData1_22 (FF)
  Destination:       sobel_mod/Mmult_convolved_data_int1_mult0001 (MULT)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: sobel_mod/multData1_22 to sobel_mod/Mmult_convolved_data_int1_mult0001
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.514   0.532  sobel_mod/multData1_22 (sobel_mod/multData1_22)
     LUT2:I0->O            1   0.612   0.000  sobel_mod/Madd__old_sumDataInt1_19_Madd_lut<0> (sobel_mod/Madd__old_sumDataInt1_19_Madd_lut<0>)
     MUXCY:S->O            1   0.404   0.000  sobel_mod/Madd__old_sumDataInt1_19_Madd_cy<0> (sobel_mod/Madd__old_sumDataInt1_19_Madd_cy<0>)
     MUXCY:CI->O           1   0.052   0.000  sobel_mod/Madd__old_sumDataInt1_19_Madd_cy<1> (sobel_mod/Madd__old_sumDataInt1_19_Madd_cy<1>)
     MUXCY:CI->O           1   0.052   0.000  sobel_mod/Madd__old_sumDataInt1_19_Madd_cy<2> (sobel_mod/Madd__old_sumDataInt1_19_Madd_cy<2>)
     MUXCY:CI->O           1   0.052   0.000  sobel_mod/Madd__old_sumDataInt1_19_Madd_cy<3> (sobel_mod/Madd__old_sumDataInt1_19_Madd_cy<3>)
     MUXCY:CI->O           1   0.052   0.000  sobel_mod/Madd__old_sumDataInt1_19_Madd_cy<4> (sobel_mod/Madd__old_sumDataInt1_19_Madd_cy<4>)
     MUXCY:CI->O           1   0.052   0.000  sobel_mod/Madd__old_sumDataInt1_19_Madd_cy<5> (sobel_mod/Madd__old_sumDataInt1_19_Madd_cy<5>)
     XORCY:CI->O           1   0.699   0.426  sobel_mod/Madd__old_sumDataInt1_19_Madd_xor<6> (sobel_mod/_old_sumDataInt1_19<6>)
     LUT2:I1->O            1   0.612   0.000  sobel_mod/Madd__old_sumDataInt1_21_lut<6> (sobel_mod/Madd__old_sumDataInt1_21_lut<6>)
     MUXCY:S->O            1   0.404   0.000  sobel_mod/Madd__old_sumDataInt1_21_cy<6> (sobel_mod/Madd__old_sumDataInt1_21_cy<6>)
     XORCY:CI->O           1   0.699   0.426  sobel_mod/Madd__old_sumDataInt1_21_xor<7> (sobel_mod/_old_sumDataInt1_21<7>)
     LUT2:I1->O            1   0.612   0.000  sobel_mod/Madd__old_sumDataInt1_25_Madd_lut<7> (sobel_mod/Madd__old_sumDataInt1_25_Madd_lut<7>)
     MUXCY:S->O            1   0.404   0.000  sobel_mod/Madd__old_sumDataInt1_25_Madd_cy<7> (sobel_mod/Madd__old_sumDataInt1_25_Madd_cy<7>)
     XORCY:CI->O           1   0.699   0.426  sobel_mod/Madd__old_sumDataInt1_25_Madd_xor<8> (sobel_mod/_old_sumDataInt1_25<8>)
     LUT2:I1->O            1   0.612   0.000  sobel_mod/Madd__old_sumDataInt1_27_lut<8> (sobel_mod/Madd__old_sumDataInt1_27_lut<8>)
     MUXCY:S->O            1   0.404   0.000  sobel_mod/Madd__old_sumDataInt1_27_cy<8> (sobel_mod/Madd__old_sumDataInt1_27_cy<8>)
     XORCY:CI->O           1   0.699   0.426  sobel_mod/Madd__old_sumDataInt1_27_xor<9> (sobel_mod/_old_sumDataInt1_27<9>)
     LUT2:I1->O            1   0.612   0.000  sobel_mod/Madd_sumDataInt1_Madd_lut<9> (sobel_mod/Madd_sumDataInt1_Madd_lut<9>)
     MUXCY:S->O            0   0.404   0.000  sobel_mod/Madd_sumDataInt1_Madd_cy<9> (sobel_mod/Madd_sumDataInt1_Madd_cy<9>)
     XORCY:CI->O          16   0.699   0.879  sobel_mod/Madd_sumDataInt1_Madd_xor<10> (sobel_mod/sumDataInt1<10>)
     MULT18X18SIO:B10          0.341          sobel_mod/Mmult_convolved_data_int1_mult0001
    ----------------------------------------
    Total                     12.802ns (9.688ns logic, 3.115ns route)
                                       (75.7% logic, 24.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'uart_rx_mod/rx_tick'
  Clock period: 2.569ns (frequency: 389.203MHz)
  Total number of paths / destination ports: 10 / 5
-------------------------------------------------------------------------
Delay:               2.569ns (Levels of Logic = 1)
  Source:            uart_rx_mod/baud_rate_gen/counter_1 (FF)
  Destination:       uart_rx_mod/baud_rate_gen/tick (FF)
  Source Clock:      uart_rx_mod/rx_tick rising
  Destination Clock: uart_rx_mod/rx_tick rising

  Data Path: uart_rx_mod/baud_rate_gen/counter_1 to uart_rx_mod/baud_rate_gen/tick
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              3   0.514   0.603  uart_rx_mod/baud_rate_gen/counter_1 (uart_rx_mod/baud_rate_gen/counter_1)
     LUT3:I0->O            1   0.612   0.357  uart_rx_mod/baud_rate_gen/counter_cmp_eq00001 (uart_rx_mod/baud_rate_gen/counter_cmp_eq0000)
     FDCE:CE                   0.483          uart_rx_mod/baud_rate_gen/tick
    ----------------------------------------
    Total                      2.569ns (1.609ns logic, 0.960ns route)
                                       (62.6% logic, 37.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_vga1'
  Clock period: 5.847ns (frequency: 171.032MHz)
  Total number of paths / destination ports: 510 / 50
-------------------------------------------------------------------------
Delay:               5.847ns (Levels of Logic = 3)
  Source:            VGA_con_mod/h_count_5 (FF)
  Destination:       VGA_con_mod/v_count_9 (FF)
  Source Clock:      clk_vga1 rising
  Destination Clock: clk_vga1 rising

  Data Path: VGA_con_mod/h_count_5 to VGA_con_mod/v_count_9
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              3   0.514   0.603  VGA_con_mod/h_count_5 (VGA_con_mod/h_count_5)
     LUT4:I0->O            1   0.612   0.360  VGA_con_mod/h_count_cmp_eq000032 (VGA_con_mod/h_count_cmp_eq000032)
     LUT4:I3->O           21   0.612   0.989  VGA_con_mod/h_count_cmp_eq000034 (VGA_con_mod/h_count_cmp_eq0000)
     LUT3:I2->O           10   0.612   0.750  VGA_con_mod/v_count_or000054 (VGA_con_mod/v_count_or0000)
     FDRE:R                    0.795          VGA_con_mod/v_count_0
    ----------------------------------------
    Total                      5.847ns (3.145ns logic, 2.702ns route)
                                       (53.8% logic, 46.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'uart_rx_mod/baud_rate_gen/tick1'
  Clock period: 4.009ns (frequency: 249.467MHz)
  Total number of paths / destination ports: 258 / 154
-------------------------------------------------------------------------
Delay:               4.009ns (Levels of Logic = 14)
  Source:            uart_rx_mod/rx_fifo/write_addr_1 (FF)
  Destination:       uart_rx_mod/rx_fifo/write_addr_13 (FF)
  Source Clock:      uart_rx_mod/baud_rate_gen/tick1 rising
  Destination Clock: uart_rx_mod/baud_rate_gen/tick1 rising

  Data Path: uart_rx_mod/rx_fifo/write_addr_1 to uart_rx_mod/rx_fifo/write_addr_13
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            11   0.514   0.945  uart_rx_mod/rx_fifo/write_addr_1 (uart_rx_mod/rx_fifo/write_addr_1)
     LUT1:I0->O            1   0.612   0.000  uart_rx_mod/rx_fifo/Mcount_write_addr_cy<1>_rt (uart_rx_mod/rx_fifo/Mcount_write_addr_cy<1>_rt)
     MUXCY:S->O            1   0.404   0.000  uart_rx_mod/rx_fifo/Mcount_write_addr_cy<1> (uart_rx_mod/rx_fifo/Mcount_write_addr_cy<1>)
     MUXCY:CI->O           1   0.051   0.000  uart_rx_mod/rx_fifo/Mcount_write_addr_cy<2> (uart_rx_mod/rx_fifo/Mcount_write_addr_cy<2>)
     MUXCY:CI->O           1   0.051   0.000  uart_rx_mod/rx_fifo/Mcount_write_addr_cy<3> (uart_rx_mod/rx_fifo/Mcount_write_addr_cy<3>)
     MUXCY:CI->O           1   0.051   0.000  uart_rx_mod/rx_fifo/Mcount_write_addr_cy<4> (uart_rx_mod/rx_fifo/Mcount_write_addr_cy<4>)
     MUXCY:CI->O           1   0.051   0.000  uart_rx_mod/rx_fifo/Mcount_write_addr_cy<5> (uart_rx_mod/rx_fifo/Mcount_write_addr_cy<5>)
     MUXCY:CI->O           1   0.051   0.000  uart_rx_mod/rx_fifo/Mcount_write_addr_cy<6> (uart_rx_mod/rx_fifo/Mcount_write_addr_cy<6>)
     MUXCY:CI->O           1   0.051   0.000  uart_rx_mod/rx_fifo/Mcount_write_addr_cy<7> (uart_rx_mod/rx_fifo/Mcount_write_addr_cy<7>)
     MUXCY:CI->O           1   0.051   0.000  uart_rx_mod/rx_fifo/Mcount_write_addr_cy<8> (uart_rx_mod/rx_fifo/Mcount_write_addr_cy<8>)
     MUXCY:CI->O           1   0.051   0.000  uart_rx_mod/rx_fifo/Mcount_write_addr_cy<9> (uart_rx_mod/rx_fifo/Mcount_write_addr_cy<9>)
     MUXCY:CI->O           1   0.051   0.000  uart_rx_mod/rx_fifo/Mcount_write_addr_cy<10> (uart_rx_mod/rx_fifo/Mcount_write_addr_cy<10>)
     MUXCY:CI->O           1   0.051   0.000  uart_rx_mod/rx_fifo/Mcount_write_addr_cy<11> (uart_rx_mod/rx_fifo/Mcount_write_addr_cy<11>)
     MUXCY:CI->O           0   0.051   0.000  uart_rx_mod/rx_fifo/Mcount_write_addr_cy<12> (uart_rx_mod/rx_fifo/Mcount_write_addr_cy<12>)
     XORCY:CI->O           1   0.699   0.000  uart_rx_mod/rx_fifo/Mcount_write_addr_xor<13> (uart_rx_mod/rx_fifo/Result<13>)
     FDCE:D                    0.268          uart_rx_mod/rx_fifo/write_addr_13
    ----------------------------------------
    Total                      4.009ns (3.064ns logic, 0.945ns route)
                                       (76.4% logic, 23.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk_vga1'
  Total number of paths / destination ports: 10 / 10
-------------------------------------------------------------------------
Offset:              4.469ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       VGA_con_mod/v_count_9 (FF)
  Destination Clock: clk_vga1 rising

  Data Path: reset to VGA_con_mod/v_count_9
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           272   1.106   1.206  reset_IBUF (reset_IBUF)
     LUT3:I1->O           10   0.612   0.750  VGA_con_mod/v_count_or000054 (VGA_con_mod/v_count_or0000)
     FDRE:R                    0.795          VGA_con_mod/v_count_0
    ----------------------------------------
    Total                      4.469ns (2.513ns logic, 1.956ns route)
                                       (56.2% logic, 43.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 126 / 126
-------------------------------------------------------------------------
Offset:              4.741ns (Levels of Logic = 4)
  Source:            rx (PAD)
  Destination:       uart_rx_mod/rx_cicuit/s_reg_3 (FF)
  Destination Clock: clk rising

  Data Path: rx to uart_rx_mod/rx_cicuit/s_reg_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             4   1.106   0.502  rx_IBUF (rx_IBUF)
     LUT4:I3->O            3   0.612   0.520  uart_rx_mod/rx_cicuit/s_next<0>15 (uart_rx_mod/rx_cicuit/N16)
     LUT4:I1->O            1   0.612   0.509  uart_rx_mod/rx_cicuit/s_next<3>5 (uart_rx_mod/rx_cicuit/s_next<3>5)
     LUT3:I0->O            1   0.612   0.000  uart_rx_mod/rx_cicuit/s_next<3>34 (uart_rx_mod/rx_cicuit/s_next<3>)
     FDC:D                     0.268          uart_rx_mod/rx_cicuit/s_reg_3
    ----------------------------------------
    Total                      4.741ns (3.210ns logic, 1.531ns route)
                                       (67.7% logic, 32.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk_vga1'
  Total number of paths / destination ports: 15 / 2
-------------------------------------------------------------------------
Offset:              6.783ns (Levels of Logic = 5)
  Source:            VGA_con_mod/v_count_1 (FF)
  Destination:       VGA_VS (PAD)
  Source Clock:      clk_vga1 rising

  Data Path: VGA_con_mod/v_count_1 to VGA_VS
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             3   0.514   0.603  VGA_con_mod/v_count_1 (VGA_con_mod/v_count_1)
     LUT4:I0->O            1   0.612   0.000  VGA_con_mod/o_vs131 (VGA_con_mod/o_vs131)
     MUXF5:I1->O           1   0.278   0.360  VGA_con_mod/o_vs13_f5 (VGA_con_mod/o_vs13)
     LUT4:I3->O            1   0.612   0.000  VGA_con_mod/o_vs281 (VGA_con_mod/o_vs28)
     MUXF5:I0->O           1   0.278   0.357  VGA_con_mod/o_vs28_f5 (VGA_VS_OBUF)
     OBUF:I->O                 3.169          VGA_VS_OBUF (VGA_VS)
    ----------------------------------------
    Total                      6.783ns (5.463ns logic, 1.320ns route)
                                       (80.5% logic, 19.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 3 / 3
-------------------------------------------------------------------------
Offset:              5.103ns (Levels of Logic = 2)
  Source:            sobel2black_white_mod/bite_reg_7 (FF)
  Destination:       VGA_BULE (PAD)
  Source Clock:      clk rising

  Data Path: sobel2black_white_mod/bite_reg_7 to VGA_BULE
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             1   0.514   0.357  sobel2black_white_mod/bite_reg_7 (sobel2black_white_mod/bite_reg_7)
     INV:I->O              3   0.612   0.451  sobel2black_white_mod/bite37_INV_0 (vga_bite)
     OBUF:I->O                 3.169          VGA_BULE_OBUF (VGA_BULE)
    ----------------------------------------
    Total                      5.103ns (4.295ns logic, 0.808ns route)
                                       (84.2% logic, 15.8% route)

=========================================================================


Total REAL time to Xst completion: 139.00 secs
Total CPU time to Xst completion: 135.18 secs
 
--> 


Total memory usage is 762516 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  107 (   0 filtered)
Number of infos    :   18 (   0 filtered)

