set layout [readnet spice $project.lvs.spice]
set source [readnet spice /dev/null]
readnet spice $::env(PDK_ROOT)/$::env(PDK)/libs.ref/sg13g2_stdcell/spice/sg13g2_stdcell.spice $source
# readnet spice $::env(PDK_ROOT)/$::env(PDK)/libs.tech/ngspice/models/resistors_mod.lib
# readnet spice $::env(PDK_ROOT)/$::env(PDK)/libs.tech/ngspice/models/resistors_stat.lib
# readnet spice $::env(PDK_ROOT)/$::env(PDK)/libs.ref/sky130_fd_sc_hd/spice/sky130_fd_sc_hd.spice $source

if {$project eq "tt_um_algofoogle_fomo"} {

    # LVS the whole design.

    # # Add spice files of analog block(s):
    # readnet spice ../xschem/simulations/r2r_dac.spice     $source

    # # Add GL verilog of digital block(s) (i.e. flat file from OpenLane hardening):
    # readnet verilog ../verilog/gl/controller.pnl.v $source
    # readnet verilog ../verilog/gl/rgb_buffers.pnl.v $source

    # # Top-level abstract integration verilog:
    # readnet verilog ../src/LVS-project.v $source

    # Top-level abstract integration verilog:
    readnet verilog ../src/project.v $source

    lvs "$layout $project" "$source $project" \
        ../magic/tcl/lvs_setup_script.tcl \
        $report_file \
        -blackbox 
    # \ -noflatten={sg13g2_tiehi}

} else {

    # LVS just a specific cell:

    if {($project eq "rgb_buffers") || ($project eq "controller")} {
        # Load Verilog netlist:
        readnet verilog ../verilog/gl/$project.pnl.v $source
    } else {
        # Load SPICE netlist:
        readnet spice ../xschem/simulations/$project.spice $source
        # readnet spice ../magic/rhigh.spice $source
    }
    
    lvs "$layout $project" "$source $project" \
        ../magic/tcl/lvs_setup_script.tcl \
        $report_file \
        -blackbox
    # \ -noflatten={sg13g2_tiehi}

}

#TODO:
# Regenerate/replace controller.mag
# Check top mag & make sure no shorts
# Correct LVS-project.v
# Try running extraction
# Try running LVS
