// Seed: 1528480116
module module_0;
  assign id_1[1] = 1;
  logic [7:0] id_2;
  assign id_1 = id_2;
endmodule
module module_1 (
    input tri0 id_0,
    input tri1 id_1,
    input wor id_2,
    output wire id_3,
    input wor id_4,
    output wire id_5,
    input tri1 id_6,
    output supply0 id_7,
    input tri0 id_8,
    input tri0 id_9,
    input uwire id_10,
    output supply1 id_11,
    input tri id_12,
    input tri0 id_13,
    input tri id_14,
    input wor id_15,
    input tri0 id_16,
    input tri0 id_17,
    output wire id_18,
    input wand id_19,
    input wand id_20
);
  timeprecision 1ps; module_0();
endmodule
