Warning (10268): Verilog HDL information at registerFile.v(24): always construct contains both blocking and non-blocking assignments File: C:/Users/firas/Developement/josdc/josdc/Innovation Phase/oo attempt/registerFile.v Line: 24
Warning (10268): Verilog HDL information at InstructionQueue.v(27): always construct contains both blocking and non-blocking assignments File: C:/Users/firas/Developement/josdc/josdc/Innovation Phase/oo attempt/InstructionQueue.v Line: 27
Info (10281): Verilog HDL Declaration information at processor.v(2): object "PC" differs only in case from object "pc" in the same scope File: C:/Users/firas/Developement/josdc/josdc/Innovation Phase/oo attempt/processor.v Line: 2
