============================================================
  Generated by:           Genus(TM) Synthesis Solution 20.12-s150_1
  Generated on:           May 01 2022  07:22:27 pm
  Module:                 ALU
  Operating conditions:   PVT_0P77V_0C 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (0 ps) Setup Check with Pin Z_reg[5]/CLK->D
          Group: clk
     Startpoint: (R) B[1]
          Clock: (R) clk
       Endpoint: (F) Z_reg[5]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+      75            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=      75            0     
                                              
             Setup:-       5                  
       Uncertainty:-       5                  
     Required Time:=      65                  
      Launch Clock:-       0                  
       Input Delay:-      15                  
         Data Path:-      50                  
             Slack:=       0                  

Exceptions/Constraints:
  input_delay              15             alu8.sdc_14_line_9_308_1 

#----------------------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge          Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  B[1]           -       -     R     (arrival)                   2  3.9     0     0      15    (-,-) 
  g59695__7482/Y -       A->Y  F     NAND2x1p5_ASAP7_75t_L       2  1.9     8     5      20    (-,-) 
  g59691/Y       -       A->Y  R     INVx1_ASAP7_75t_SL          2  1.6    10     6      27    (-,-) 
  g59656__9945/Y -       C->Y  R     OR3x2_ASAP7_75t_SL          2  4.1    13    14      40    (-,-) 
  g59654__7098/Y -       B->Y  F     NAND2x1p5_ASAP7_75t_SL      5  4.7    17     9      50    (-,-) 
  g59643__5526/Y -       A1->Y R     AOI21xp5_ASAP7_75t_SL       1  0.9    15     8      58    (-,-) 
  g59640__5107/Y -       B->Y  F     AOI31xp33_ASAP7_75t_SL      1  1.0    20     7      65    (-,-) 
  Z_reg[5]/D     -       -     F     DFFHQNx1_ASAP7_75t_SL       1    -     -     0      65    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 2: MET (0 ps) Setup Check with Pin Z_reg[5]/CLK->D
          Group: clk
     Startpoint: (R) B[1]
          Clock: (R) clk
       Endpoint: (F) Z_reg[5]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+      75            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=      75            0     
                                              
             Setup:-       5                  
       Uncertainty:-       5                  
     Required Time:=      65                  
      Launch Clock:-       0                  
       Input Delay:-      15                  
         Data Path:-      50                  
             Slack:=       0                  

Exceptions/Constraints:
  input_delay              15             alu8.sdc_14_line_9_308_1 

#----------------------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge          Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  B[1]           -       -     R     (arrival)                   2  3.9     0     0      15    (-,-) 
  g59686__8246/Y -       A->Y  F     NOR2x1p5_ASAP7_75t_L        3  2.9    11     7      22    (-,-) 
  g59672__5107/Y -       B->Y  R     NOR2x1_ASAP7_75t_SL         1  1.0    10     6      28    (-,-) 
  g59656__9945/Y -       A->Y  R     OR3x2_ASAP7_75t_SL          2  4.1    13    13      40    (-,-) 
  g59654__7098/Y -       B->Y  F     NAND2x1p5_ASAP7_75t_SL      5  4.7    17     9      50    (-,-) 
  g59643__5526/Y -       A1->Y R     AOI21xp5_ASAP7_75t_SL       1  0.9    15     8      58    (-,-) 
  g59640__5107/Y -       B->Y  F     AOI31xp33_ASAP7_75t_SL      1  1.0    20     7      65    (-,-) 
  Z_reg[5]/D     -       -     F     DFFHQNx1_ASAP7_75t_SL       1    -     -     0      65    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 3: MET (0 ps) Setup Check with Pin Z_reg[5]/CLK->D
          Group: clk
     Startpoint: (R) A[2]
          Clock: (R) clk
       Endpoint: (F) Z_reg[5]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+      75            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=      75            0     
                                              
             Setup:-       5                  
       Uncertainty:-       5                  
     Required Time:=      65                  
      Launch Clock:-       0                  
       Input Delay:-      15                  
         Data Path:-      50                  
             Slack:=       0                  

Exceptions/Constraints:
  input_delay              15             alu8.sdc_14_line_9_299_1 

#----------------------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge          Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  A[2]           -       -     R     (arrival)                   3  3.3     0     0      15    (-,-) 
  g59678__6783/Y -       A1->Y R     AO22x1_ASAP7_75t_SL         1  1.0     9    12      27    (-,-) 
  g59656__9945/Y -       B->Y  R     OR3x2_ASAP7_75t_SL          2  4.1    13    13      40    (-,-) 
  g59654__7098/Y -       B->Y  F     NAND2x1p5_ASAP7_75t_SL      5  4.7    17     9      49    (-,-) 
  g59643__5526/Y -       A1->Y R     AOI21xp5_ASAP7_75t_SL       1  0.9    15     8      58    (-,-) 
  g59640__5107/Y -       B->Y  F     AOI31xp33_ASAP7_75t_SL      1  1.0    20     7      65    (-,-) 
  Z_reg[5]/D     -       -     F     DFFHQNx1_ASAP7_75t_SL       1    -     -     0      65    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 4: MET (0 ps) Setup Check with Pin Z_reg[7]/CLK->D
          Group: clk
     Startpoint: (R) B[6]
          Clock: (R) clk
       Endpoint: (R) Z_reg[7]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+      75            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=      75            0     
                                              
             Setup:-       7                  
       Uncertainty:-       5                  
     Required Time:=      63                  
      Launch Clock:-       0                  
       Input Delay:-      15                  
         Data Path:-      48                  
             Slack:=       0                  

Exceptions/Constraints:
  input_delay              15             alu8.sdc_14_line_9_303_1 

#-----------------------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge          Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  B[6]           -       -     R     (arrival)                    3  3.3     0     0      15    (-,-) 
  g59694__1881/Y -       A->Y  F     NOR2xp67_ASAP7_75t_R         1  1.0    12     9      24    (-,-) 
  g59668__2346/Y -       A1->Y R     OAI21xp5_ASAP7_75t_SL        3  2.6    28    15      38    (-,-) 
  g59652__2802/Y -       A2->Y F     OAI22xp5_ASAP7_75t_SL        1  0.9    18     9      48    (-,-) 
  g59638__2398/Y -       B->Y  R     AOI311xp33_ASAP7_75t_SL      1  1.0    26    15      62    (-,-) 
  Z_reg[7]/D     -       -     R     DFFHQNx1_ASAP7_75t_SL        1    -     -     0      63    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 5: MET (0 ps) Setup Check with Pin Z_reg[7]/CLK->D
          Group: clk
     Startpoint: (R) B[2]
          Clock: (R) clk
       Endpoint: (F) Z_reg[7]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+      75            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=      75            0     
                                              
             Setup:-       6                  
       Uncertainty:-       5                  
     Required Time:=      64                  
      Launch Clock:-       0                  
       Input Delay:-      15                  
         Data Path:-      49                  
             Slack:=       0                  

Exceptions/Constraints:
  input_delay              15             alu8.sdc_14_line_9_307_1 

#-----------------------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge          Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  B[2]           -       -     R     (arrival)                    3  3.3     0     0      15    (-,-) 
  g59693__5115/Y -       A->Y  F     NOR2x1p5_ASAP7_75t_L         2  1.7     8     5      20    (-,-) 
  g59679__8428/Y -       B->Y  F     OA21x2_ASAP7_75t_SL          2  3.3    11    12      32    (-,-) 
  g59666__6161/Y -       A->Y  R     NOR3x1_ASAP7_75t_SL          1  2.1    18     9      41    (-,-) 
  g59649__8246/Y -       A->Y  F     NAND2x1p5_ASAP7_75t_SL       4  3.5    14     7      48    (-,-) 
  g59644__6783/Y -       A1->Y R     AOI21xp5_ASAP7_75t_SL        1  0.9    16     8      56    (-,-) 
  g59638__2398/Y -       C->Y  F     AOI311xp33_ASAP7_75t_SL      1  1.0    23     8      64    (-,-) 
  Z_reg[7]/D     -       -     F     DFFHQNx1_ASAP7_75t_SL        1    -     -     0      64    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 6: MET (0 ps) Setup Check with Pin Z_reg[7]/CLK->D
          Group: clk
     Startpoint: (R) A[3]
          Clock: (R) clk
       Endpoint: (F) Z_reg[7]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+      75            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=      75            0     
                                              
             Setup:-       6                  
       Uncertainty:-       5                  
     Required Time:=      64                  
      Launch Clock:-       0                  
       Input Delay:-      15                  
         Data Path:-      49                  
             Slack:=       0                  

Exceptions/Constraints:
  input_delay              15             alu8.sdc_14_line_9_298_1 

#-----------------------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge          Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  A[3]           -       -     R     (arrival)                    4  3.7     0     0      15    (-,-) 
  g59699/Y       -       A->Y  F     INVx2_ASAP7_75t_SRAM         1  1.0     3     3      18    (-,-) 
  g59679__8428/Y -       A1->Y F     OA21x2_ASAP7_75t_SL          2  3.3    11    14      32    (-,-) 
  g59666__6161/Y -       A->Y  R     NOR3x1_ASAP7_75t_SL          1  2.1    18     9      41    (-,-) 
  g59649__8246/Y -       A->Y  F     NAND2x1p5_ASAP7_75t_SL       4  3.5    14     7      48    (-,-) 
  g59644__6783/Y -       A1->Y R     AOI21xp5_ASAP7_75t_SL        1  0.9    16     8      56    (-,-) 
  g59638__2398/Y -       C->Y  F     AOI311xp33_ASAP7_75t_SL      1  1.0    23     8      64    (-,-) 
  Z_reg[7]/D     -       -     F     DFFHQNx1_ASAP7_75t_SL        1    -     -     0      64    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 7: MET (0 ps) Setup Check with Pin Z_reg[5]/CLK->D
          Group: clk
     Startpoint: (R) B[2]
          Clock: (R) clk
       Endpoint: (F) Z_reg[5]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+      75            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=      75            0     
                                              
             Setup:-       5                  
       Uncertainty:-       5                  
     Required Time:=      65                  
      Launch Clock:-       0                  
       Input Delay:-      15                  
         Data Path:-      50                  
             Slack:=       0                  

Exceptions/Constraints:
  input_delay              15             alu8.sdc_14_line_9_307_1 

#----------------------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge          Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  B[2]           -       -     R     (arrival)                   3  3.3     0     0      15    (-,-) 
  g59693__5115/Y -       A->Y  F     NOR2x1p5_ASAP7_75t_L        2  1.7     8     5      20    (-,-) 
  g59679__8428/Y -       B->Y  F     OA21x2_ASAP7_75t_SL         2  3.3    11    12      32    (-,-) 
  g59665__4733/Y -       B->Y  R     NOR2x1_ASAP7_75t_SL         1  2.1    16     8      41    (-,-) 
  g59654__7098/Y -       A->Y  F     NAND2x1p5_ASAP7_75t_SL      5  4.7    17     8      49    (-,-) 
  g59643__5526/Y -       A1->Y R     AOI21xp5_ASAP7_75t_SL       1  0.9    15     8      58    (-,-) 
  g59640__5107/Y -       B->Y  F     AOI31xp33_ASAP7_75t_SL      1  1.0    20     7      65    (-,-) 
  Z_reg[5]/D     -       -     F     DFFHQNx1_ASAP7_75t_SL       1    -     -     0      65    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 8: MET (0 ps) Setup Check with Pin Z_reg[5]/CLK->D
          Group: clk
     Startpoint: (R) A[3]
          Clock: (R) clk
       Endpoint: (F) Z_reg[5]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+      75            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=      75            0     
                                              
             Setup:-       5                  
       Uncertainty:-       5                  
     Required Time:=      65                  
      Launch Clock:-       0                  
       Input Delay:-      15                  
         Data Path:-      50                  
             Slack:=       0                  

Exceptions/Constraints:
  input_delay              15             alu8.sdc_14_line_9_298_1 

#----------------------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge          Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  A[3]           -       -     R     (arrival)                   4  3.7     0     0      15    (-,-) 
  g59699/Y       -       A->Y  F     INVx2_ASAP7_75t_SRAM        1  1.0     3     3      18    (-,-) 
  g59679__8428/Y -       A1->Y F     OA21x2_ASAP7_75t_SL         2  3.3    11    14      32    (-,-) 
  g59665__4733/Y -       B->Y  R     NOR2x1_ASAP7_75t_SL         1  2.1    16     8      41    (-,-) 
  g59654__7098/Y -       A->Y  F     NAND2x1p5_ASAP7_75t_SL      5  4.7    17     8      49    (-,-) 
  g59643__5526/Y -       A1->Y R     AOI21xp5_ASAP7_75t_SL       1  0.9    15     8      58    (-,-) 
  g59640__5107/Y -       B->Y  F     AOI31xp33_ASAP7_75t_SL      1  1.0    20     7      65    (-,-) 
  Z_reg[5]/D     -       -     F     DFFHQNx1_ASAP7_75t_SL       1    -     -     0      65    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 9: MET (0 ps) Setup Check with Pin Z_reg[7]/CLK->D
          Group: clk
     Startpoint: (R) B[5]
          Clock: (R) clk
       Endpoint: (R) Z_reg[7]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+      75            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=      75            0     
                                              
             Setup:-       7                  
       Uncertainty:-       5                  
     Required Time:=      63                  
      Launch Clock:-       0                  
       Input Delay:-      15                  
         Data Path:-      48                  
             Slack:=       0                  

Exceptions/Constraints:
  input_delay              15             alu8.sdc_14_line_9_304_1 

#-----------------------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge          Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  B[5]           -       -     R     (arrival)                    2  2.9     0     0      15    (-,-) 
  g59698__6131/Y -       A->Y  R     AND2x2_ASAP7_75t_SL          5  4.9    15    14      30    (-,-) 
  g59682__5477/Y -       B->Y  F     NOR2x1p5_ASAP7_75t_L         3  2.4    12     8      38    (-,-) 
  g59667__1881/Y -       B->Y  F     AND2x2_ASAP7_75t_SL          2  1.7     8    12      50    (-,-) 
  g59638__2398/Y -       A2->Y R     AOI311xp33_ASAP7_75t_SL      1  1.0    26    12      62    (-,-) 
  Z_reg[7]/D     -       -     R     DFFHQNx1_ASAP7_75t_SL        1    -     -     0      62    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 10: MET (0 ps) Setup Check with Pin Z_reg[7]/CLK->D
          Group: clk
     Startpoint: (R) B[3]
          Clock: (R) clk
       Endpoint: (F) Z_reg[7]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+      75            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=      75            0     
                                              
             Setup:-       6                  
       Uncertainty:-       5                  
     Required Time:=      64                  
      Launch Clock:-       0                  
       Input Delay:-      15                  
         Data Path:-      49                  
             Slack:=       0                  

Exceptions/Constraints:
  input_delay              15             alu8.sdc_14_line_9_306_1 

#-----------------------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge          Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  B[3]           -       -     R     (arrival)                    4  3.8     0     0      15    (-,-) 
  g59700/Y       -       A->Y  F     INVx2_ASAP7_75t_SRAM         1  1.0     3     3      18    (-,-) 
  g59679__8428/Y -       A2->Y F     OA21x2_ASAP7_75t_SL          2  3.3    11    14      32    (-,-) 
  g59666__6161/Y -       A->Y  R     NOR3x1_ASAP7_75t_SL          1  2.1    18     9      41    (-,-) 
  g59649__8246/Y -       A->Y  F     NAND2x1p5_ASAP7_75t_SL       4  3.5    14     7      48    (-,-) 
  g59644__6783/Y -       A1->Y R     AOI21xp5_ASAP7_75t_SL        1  0.9    16     8      56    (-,-) 
  g59638__2398/Y -       C->Y  F     AOI311xp33_ASAP7_75t_SL      1  1.0    23     8      64    (-,-) 
  Z_reg[7]/D     -       -     F     DFFHQNx1_ASAP7_75t_SL        1    -     -     0      64    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 11: MET (0 ps) Setup Check with Pin Z_reg[5]/CLK->D
          Group: clk
     Startpoint: (R) B[3]
          Clock: (R) clk
       Endpoint: (F) Z_reg[5]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+      75            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=      75            0     
                                              
             Setup:-       5                  
       Uncertainty:-       5                  
     Required Time:=      65                  
      Launch Clock:-       0                  
       Input Delay:-      15                  
         Data Path:-      50                  
             Slack:=       0                  

Exceptions/Constraints:
  input_delay              15             alu8.sdc_14_line_9_306_1 

#----------------------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge          Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  B[3]           -       -     R     (arrival)                   4  3.8     0     0      15    (-,-) 
  g59700/Y       -       A->Y  F     INVx2_ASAP7_75t_SRAM        1  1.0     3     3      18    (-,-) 
  g59679__8428/Y -       A2->Y F     OA21x2_ASAP7_75t_SL         2  3.3    11    14      32    (-,-) 
  g59665__4733/Y -       B->Y  R     NOR2x1_ASAP7_75t_SL         1  2.1    16     8      41    (-,-) 
  g59654__7098/Y -       A->Y  F     NAND2x1p5_ASAP7_75t_SL      5  4.7    17     8      49    (-,-) 
  g59643__5526/Y -       A1->Y R     AOI21xp5_ASAP7_75t_SL       1  0.9    15     8      57    (-,-) 
  g59640__5107/Y -       B->Y  F     AOI31xp33_ASAP7_75t_SL      1  1.0    20     7      65    (-,-) 
  Z_reg[5]/D     -       -     F     DFFHQNx1_ASAP7_75t_SL       1    -     -     0      65    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 12: MET (0 ps) Setup Check with Pin Z_reg[5]/CLK->D
          Group: clk
     Startpoint: (R) B[0]
          Clock: (R) clk
       Endpoint: (F) Z_reg[5]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+      75            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=      75            0     
                                              
             Setup:-       5                  
       Uncertainty:-       5                  
     Required Time:=      65                  
      Launch Clock:-       0                  
       Input Delay:-      15                  
         Data Path:-      50                  
             Slack:=       0                  

Exceptions/Constraints:
  input_delay              15             alu8.sdc_14_line_9_309_1 

#----------------------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge          Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  B[0]           -       -     R     (arrival)                   2  3.1     0     0      15    (-,-) 
  g59688__9315/Y -       A->Y  F     NAND2x2_ASAP7_75t_SL        4  4.6    11     6      21    (-,-) 
  g59672__5107/Y -       A->Y  R     NOR2x1_ASAP7_75t_SL         1  1.0    10     6      27    (-,-) 
  g59656__9945/Y -       A->Y  R     OR3x2_ASAP7_75t_SL          2  4.1    13    13      40    (-,-) 
  g59654__7098/Y -       B->Y  F     NAND2x1p5_ASAP7_75t_SL      5  4.7    17     9      49    (-,-) 
  g59643__5526/Y -       A1->Y R     AOI21xp5_ASAP7_75t_SL       1  0.9    15     8      57    (-,-) 
  g59640__5107/Y -       B->Y  F     AOI31xp33_ASAP7_75t_SL      1  1.0    20     7      65    (-,-) 
  Z_reg[5]/D     -       -     F     DFFHQNx1_ASAP7_75t_SL       1    -     -     0      65    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 13: MET (0 ps) Setup Check with Pin Z_reg[7]/CLK->D
          Group: clk
     Startpoint: (R) B[1]
          Clock: (R) clk
       Endpoint: (F) Z_reg[7]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+      75            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=      75            0     
                                              
             Setup:-       6                  
       Uncertainty:-       5                  
     Required Time:=      64                  
      Launch Clock:-       0                  
       Input Delay:-      15                  
         Data Path:-      49                  
             Slack:=       0                  

Exceptions/Constraints:
  input_delay              15             alu8.sdc_14_line_9_308_1 

#-----------------------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge          Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  B[1]           -       -     R     (arrival)                    2  3.9     0     0      15    (-,-) 
  g59695__7482/Y -       A->Y  F     NAND2x1p5_ASAP7_75t_L        2  1.9     8     5      20    (-,-) 
  g59691/Y       -       A->Y  R     INVx1_ASAP7_75t_SL           2  1.6    10     6      27    (-,-) 
  g59656__9945/Y -       C->Y  R     OR3x2_ASAP7_75t_SL           2  4.1    13    14      40    (-,-) 
  g59649__8246/Y -       B->Y  F     NAND2x1p5_ASAP7_75t_SL       4  3.5    14     8      48    (-,-) 
  g59644__6783/Y -       A1->Y R     AOI21xp5_ASAP7_75t_SL        1  0.9    16     8      56    (-,-) 
  g59638__2398/Y -       C->Y  F     AOI311xp33_ASAP7_75t_SL      1  1.0    23     8      64    (-,-) 
  Z_reg[7]/D     -       -     F     DFFHQNx1_ASAP7_75t_SL        1    -     -     0      64    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 14: MET (0 ps) Setup Check with Pin Z_reg[7]/CLK->D
          Group: clk
     Startpoint: (R) B[1]
          Clock: (R) clk
       Endpoint: (F) Z_reg[7]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+      75            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=      75            0     
                                              
             Setup:-       6                  
       Uncertainty:-       5                  
     Required Time:=      64                  
      Launch Clock:-       0                  
       Input Delay:-      15                  
         Data Path:-      49                  
             Slack:=       0                  

Exceptions/Constraints:
  input_delay              15             alu8.sdc_14_line_9_308_1 

#-----------------------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge          Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  B[1]           -       -     R     (arrival)                    2  3.9     0     0      15    (-,-) 
  g59686__8246/Y -       A->Y  F     NOR2x1p5_ASAP7_75t_L         3  2.9    11     7      22    (-,-) 
  g59672__5107/Y -       B->Y  R     NOR2x1_ASAP7_75t_SL          1  1.0    10     6      28    (-,-) 
  g59656__9945/Y -       A->Y  R     OR3x2_ASAP7_75t_SL           2  4.1    13    13      40    (-,-) 
  g59649__8246/Y -       B->Y  F     NAND2x1p5_ASAP7_75t_SL       4  3.5    14     8      48    (-,-) 
  g59644__6783/Y -       A1->Y R     AOI21xp5_ASAP7_75t_SL        1  0.9    16     8      56    (-,-) 
  g59638__2398/Y -       C->Y  F     AOI311xp33_ASAP7_75t_SL      1  1.0    23     8      64    (-,-) 
  Z_reg[7]/D     -       -     F     DFFHQNx1_ASAP7_75t_SL        1    -     -     0      64    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 15: MET (0 ps) Setup Check with Pin Z_reg[6]/CLK->D
          Group: clk
     Startpoint: (R) A[6]
          Clock: (R) clk
       Endpoint: (R) Z_reg[6]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+      75            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=      75            0     
                                              
             Setup:-       7                  
       Uncertainty:-       5                  
     Required Time:=      63                  
      Launch Clock:-       0                  
       Input Delay:-      15                  
         Data Path:-      47                  
             Slack:=       0                  

Exceptions/Constraints:
  input_delay              15             alu8.sdc_14_line_9_295_1 

#-----------------------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge          Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  A[6]           -       -     R     (arrival)                    3  3.3     0     0      15    (-,-) 
  g59675__5526/Y -       A1->Y F     OAI21xp5_ASAP7_75t_SL        3  2.5    25    10      25    (-,-) 
  g59669/Y       -       A->Y  R     INVx1_ASAP7_75t_SL           2  1.6    14     9      34    (-,-) 
  g59646__3680/Y -       B1->Y F     OAI32xp33_ASAP7_75t_SL       1  0.9    21    12      47    (-,-) 
  g59641__4319/Y -       B->Y  R     AOI311xp33_ASAP7_75t_SL      1  1.0    27    15      62    (-,-) 
  Z_reg[6]/D     -       -     R     DFFHQNx1_ASAP7_75t_SL        1    -     -     0      62    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 16: MET (0 ps) Setup Check with Pin Z_reg[5]/CLK->D
          Group: clk
     Startpoint: (R) B[2]
          Clock: (R) clk
       Endpoint: (F) Z_reg[5]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+      75            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=      75            0     
                                              
             Setup:-       5                  
       Uncertainty:-       5                  
     Required Time:=      65                  
      Launch Clock:-       0                  
       Input Delay:-      15                  
         Data Path:-      50                  
             Slack:=       0                  

Exceptions/Constraints:
  input_delay              15             alu8.sdc_14_line_9_307_1 

#----------------------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge          Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  B[2]           -       -     R     (arrival)                   3  3.3     0     0      15    (-,-) 
  g59678__6783/Y -       A2->Y R     AO22x1_ASAP7_75t_SL         1  1.0     9    12      27    (-,-) 
  g59656__9945/Y -       B->Y  R     OR3x2_ASAP7_75t_SL          2  4.1    13    13      40    (-,-) 
  g59654__7098/Y -       B->Y  F     NAND2x1p5_ASAP7_75t_SL      5  4.7    17     9      49    (-,-) 
  g59643__5526/Y -       A1->Y R     AOI21xp5_ASAP7_75t_SL       1  0.9    15     8      57    (-,-) 
  g59640__5107/Y -       B->Y  F     AOI31xp33_ASAP7_75t_SL      1  1.0    20     7      65    (-,-) 
  Z_reg[5]/D     -       -     F     DFFHQNx1_ASAP7_75t_SL       1    -     -     0      65    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 17: MET (0 ps) Setup Check with Pin Z_reg[7]/CLK->D
          Group: clk
     Startpoint: (R) A[2]
          Clock: (R) clk
       Endpoint: (F) Z_reg[7]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+      75            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=      75            0     
                                              
             Setup:-       6                  
       Uncertainty:-       5                  
     Required Time:=      64                  
      Launch Clock:-       0                  
       Input Delay:-      15                  
         Data Path:-      49                  
             Slack:=       0                  

Exceptions/Constraints:
  input_delay              15             alu8.sdc_14_line_9_299_1 

#-----------------------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge          Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  A[2]           -       -     R     (arrival)                    3  3.3     0     0      15    (-,-) 
  g59678__6783/Y -       A1->Y R     AO22x1_ASAP7_75t_SL          1  1.0     9    12      27    (-,-) 
  g59656__9945/Y -       B->Y  R     OR3x2_ASAP7_75t_SL           2  4.1    13    13      40    (-,-) 
  g59649__8246/Y -       B->Y  F     NAND2x1p5_ASAP7_75t_SL       4  3.5    14     8      48    (-,-) 
  g59644__6783/Y -       A1->Y R     AOI21xp5_ASAP7_75t_SL        1  0.9    16     8      56    (-,-) 
  g59638__2398/Y -       C->Y  F     AOI311xp33_ASAP7_75t_SL      1  1.0    23     8      64    (-,-) 
  Z_reg[7]/D     -       -     F     DFFHQNx1_ASAP7_75t_SL        1    -     -     0      64    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 18: MET (0 ps) Setup Check with Pin Z_reg[6]/CLK->D
          Group: clk
     Startpoint: (R) B[6]
          Clock: (R) clk
       Endpoint: (R) Z_reg[6]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+      75            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=      75            0     
                                              
             Setup:-       7                  
       Uncertainty:-       5                  
     Required Time:=      63                  
      Launch Clock:-       0                  
       Input Delay:-      15                  
         Data Path:-      47                  
             Slack:=       0                  

Exceptions/Constraints:
  input_delay              15             alu8.sdc_14_line_9_303_1 

#-----------------------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge          Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  B[6]           -       -     R     (arrival)                    3  3.3     0     0      15    (-,-) 
  g59675__5526/Y -       A2->Y F     OAI21xp5_ASAP7_75t_SL        3  2.5    25    10      25    (-,-) 
  g59669/Y       -       A->Y  R     INVx1_ASAP7_75t_SL           2  1.6    14     9      34    (-,-) 
  g59646__3680/Y -       B1->Y F     OAI32xp33_ASAP7_75t_SL       1  0.9    21    12      47    (-,-) 
  g59641__4319/Y -       B->Y  R     AOI311xp33_ASAP7_75t_SL      1  1.0    27    15      62    (-,-) 
  Z_reg[6]/D     -       -     R     DFFHQNx1_ASAP7_75t_SL        1    -     -     0      62    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 19: MET (0 ps) Setup Check with Pin Z_reg[7]/CLK->D
          Group: clk
     Startpoint: (R) B[4]
          Clock: (R) clk
       Endpoint: (R) Z_reg[7]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+      75            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=      75            0     
                                              
             Setup:-       7                  
       Uncertainty:-       5                  
     Required Time:=      63                  
      Launch Clock:-       0                  
       Input Delay:-      15                  
         Data Path:-      47                  
             Slack:=       0                  

Exceptions/Constraints:
  input_delay              15             alu8.sdc_14_line_9_305_1 

#-----------------------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge          Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  B[4]           -       -     R     (arrival)                    2  4.0     0     0      15    (-,-) 
  g59689__5122/Y -       A->Y  F     NAND2x1p5_ASAP7_75t_SL       3  3.1    10     6      21    (-,-) 
  g59684/Y       -       A->Y  R     INVx2_ASAP7_75t_SL           3  4.0    12     8      29    (-,-) 
  g59682__5477/Y -       A->Y  F     NOR2x1p5_ASAP7_75t_L         3  2.4    12     9      38    (-,-) 
  g59667__1881/Y -       B->Y  F     AND2x2_ASAP7_75t_SL          2  1.7     8    12      50    (-,-) 
  g59638__2398/Y -       A2->Y R     AOI311xp33_ASAP7_75t_SL      1  1.0    26    12      62    (-,-) 
  Z_reg[7]/D     -       -     R     DFFHQNx1_ASAP7_75t_SL        1    -     -     0      62    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 20: MET (1 ps) Setup Check with Pin Z_reg[5]/CLK->D
          Group: clk
     Startpoint: (R) A[1]
          Clock: (R) clk
       Endpoint: (F) Z_reg[5]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+      75            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=      75            0     
                                              
             Setup:-       5                  
       Uncertainty:-       5                  
     Required Time:=      65                  
      Launch Clock:-       0                  
       Input Delay:-      15                  
         Data Path:-      50                  
             Slack:=       1                  

Exceptions/Constraints:
  input_delay              15             alu8.sdc_14_line_9_300_1 

#----------------------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge          Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  A[1]           -       -     R     (arrival)                   2  3.9     0     0      15    (-,-) 
  g59686__8246/Y -       B->Y  F     NOR2x1p5_ASAP7_75t_L        3  2.9    11     6      21    (-,-) 
  g59672__5107/Y -       B->Y  R     NOR2x1_ASAP7_75t_SL         1  1.0    10     6      27    (-,-) 
  g59656__9945/Y -       A->Y  R     OR3x2_ASAP7_75t_SL          2  4.1    13    13      40    (-,-) 
  g59654__7098/Y -       B->Y  F     NAND2x1p5_ASAP7_75t_SL      5  4.7    17     9      49    (-,-) 
  g59643__5526/Y -       A1->Y R     AOI21xp5_ASAP7_75t_SL       1  0.9    15     8      57    (-,-) 
  g59640__5107/Y -       B->Y  F     AOI31xp33_ASAP7_75t_SL      1  1.0    20     7      64    (-,-) 
  Z_reg[5]/D     -       -     F     DFFHQNx1_ASAP7_75t_SL       1    -     -     0      65    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 21: MET (1 ps) Setup Check with Pin Z_reg[7]/CLK->D
          Group: clk
     Startpoint: (R) A[5]
          Clock: (R) clk
       Endpoint: (R) Z_reg[7]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+      75            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=      75            0     
                                              
             Setup:-       7                  
       Uncertainty:-       5                  
     Required Time:=      63                  
      Launch Clock:-       0                  
       Input Delay:-      15                  
         Data Path:-      47                  
             Slack:=       1                  

Exceptions/Constraints:
  input_delay              15             alu8.sdc_14_line_9_296_1 

#-----------------------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge          Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  A[5]           -       -     R     (arrival)                    2  2.9     0     0      15    (-,-) 
  g59698__6131/Y -       B->Y  R     AND2x2_ASAP7_75t_SL          5  4.9    15    14      29    (-,-) 
  g59682__5477/Y -       B->Y  F     NOR2x1p5_ASAP7_75t_L         3  2.4    12     8      37    (-,-) 
  g59667__1881/Y -       B->Y  F     AND2x2_ASAP7_75t_SL          2  1.7     8    12      50    (-,-) 
  g59638__2398/Y -       A2->Y R     AOI311xp33_ASAP7_75t_SL      1  1.0    26    12      62    (-,-) 
  Z_reg[7]/D     -       -     R     DFFHQNx1_ASAP7_75t_SL        1    -     -     0      62    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 22: MET (1 ps) Setup Check with Pin Z_reg[7]/CLK->D
          Group: clk
     Startpoint: (R) B[0]
          Clock: (R) clk
       Endpoint: (F) Z_reg[7]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+      75            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=      75            0     
                                              
             Setup:-       6                  
       Uncertainty:-       5                  
     Required Time:=      64                  
      Launch Clock:-       0                  
       Input Delay:-      15                  
         Data Path:-      49                  
             Slack:=       1                  

Exceptions/Constraints:
  input_delay              15             alu8.sdc_14_line_9_309_1 

#-----------------------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge          Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  B[0]           -       -     R     (arrival)                    2  3.1     0     0      15    (-,-) 
  g59688__9315/Y -       A->Y  F     NAND2x2_ASAP7_75t_SL         4  4.6    11     6      21    (-,-) 
  g59672__5107/Y -       A->Y  R     NOR2x1_ASAP7_75t_SL          1  1.0    10     6      27    (-,-) 
  g59656__9945/Y -       A->Y  R     OR3x2_ASAP7_75t_SL           2  4.1    13    13      40    (-,-) 
  g59649__8246/Y -       B->Y  F     NAND2x1p5_ASAP7_75t_SL       4  3.5    14     8      48    (-,-) 
  g59644__6783/Y -       A1->Y R     AOI21xp5_ASAP7_75t_SL        1  0.9    16     8      56    (-,-) 
  g59638__2398/Y -       C->Y  F     AOI311xp33_ASAP7_75t_SL      1  1.0    23     8      64    (-,-) 
  Z_reg[7]/D     -       -     F     DFFHQNx1_ASAP7_75t_SL        1    -     -     0      64    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 23: MET (1 ps) Setup Check with Pin Z_reg[5]/CLK->D
          Group: clk
     Startpoint: (R) A[1]
          Clock: (R) clk
       Endpoint: (F) Z_reg[5]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+      75            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=      75            0     
                                              
             Setup:-       5                  
       Uncertainty:-       5                  
     Required Time:=      65                  
      Launch Clock:-       0                  
       Input Delay:-      15                  
         Data Path:-      50                  
             Slack:=       1                  

Exceptions/Constraints:
  input_delay              15             alu8.sdc_14_line_9_300_1 

#----------------------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge          Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  A[1]           -       -     R     (arrival)                   2  3.9     0     0      15    (-,-) 
  g59695__7482/Y -       B->Y  F     NAND2x1p5_ASAP7_75t_L       2  1.9     8     5      20    (-,-) 
  g59691/Y       -       A->Y  R     INVx1_ASAP7_75t_SL          2  1.6    10     6      26    (-,-) 
  g59656__9945/Y -       C->Y  R     OR3x2_ASAP7_75t_SL          2  4.1    13    14      40    (-,-) 
  g59654__7098/Y -       B->Y  F     NAND2x1p5_ASAP7_75t_SL      5  4.7    17     9      49    (-,-) 
  g59643__5526/Y -       A1->Y R     AOI21xp5_ASAP7_75t_SL       1  0.9    15     8      57    (-,-) 
  g59640__5107/Y -       B->Y  F     AOI31xp33_ASAP7_75t_SL      1  1.0    20     7      64    (-,-) 
  Z_reg[5]/D     -       -     F     DFFHQNx1_ASAP7_75t_SL       1    -     -     0      64    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 24: MET (1 ps) Setup Check with Pin Z_reg[7]/CLK->D
          Group: clk
     Startpoint: (R) B[5]
          Clock: (R) clk
       Endpoint: (R) Z_reg[7]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+      75            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=      75            0     
                                              
             Setup:-       7                  
       Uncertainty:-       5                  
     Required Time:=      63                  
      Launch Clock:-       0                  
       Input Delay:-      15                  
         Data Path:-      47                  
             Slack:=       1                  

Exceptions/Constraints:
  input_delay              15             alu8.sdc_14_line_9_304_1 

#-----------------------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge          Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  B[5]           -       -     R     (arrival)                    2  2.9     0     0      15    (-,-) 
  g59687__4733/Y -       A->Y  F     NOR2x1p5_ASAP7_75t_SL        4  3.8    13     7      22    (-,-) 
  g59668__2346/Y -       A2->Y R     OAI21xp5_ASAP7_75t_SL        3  2.6    28    15      38    (-,-) 
  g59652__2802/Y -       A2->Y F     OAI22xp5_ASAP7_75t_SL        1  0.9    18     9      47    (-,-) 
  g59638__2398/Y -       B->Y  R     AOI311xp33_ASAP7_75t_SL      1  1.0    26    15      62    (-,-) 
  Z_reg[7]/D     -       -     R     DFFHQNx1_ASAP7_75t_SL        1    -     -     0      62    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 25: MET (1 ps) Setup Check with Pin Z_reg[7]/CLK->D
          Group: clk
     Startpoint: (R) B[6]
          Clock: (R) clk
       Endpoint: (F) Z_reg[7]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+      75            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=      75            0     
                                              
             Setup:-       6                  
       Uncertainty:-       5                  
     Required Time:=      64                  
      Launch Clock:-       0                  
       Input Delay:-      15                  
         Data Path:-      49                  
             Slack:=       1                  

Exceptions/Constraints:
  input_delay              15             alu8.sdc_14_line_9_303_1 

#-----------------------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge          Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  B[6]           -       -     R     (arrival)                    3  3.3     0     0      15    (-,-) 
  g59694__1881/Y -       A->Y  F     NOR2xp67_ASAP7_75t_R         1  1.0    12     9      24    (-,-) 
  g59668__2346/Y -       A1->Y R     OAI21xp5_ASAP7_75t_SL        3  2.6    28    15      38    (-,-) 
  g59655__6131/Y -       B->Y  F     NAND2xp5_ASAP7_75t_SL        1  0.9    15     8      46    (-,-) 
  g59644__6783/Y -       B->Y  R     AOI21xp5_ASAP7_75t_SL        1  0.9    16    10      56    (-,-) 
  g59638__2398/Y -       C->Y  F     AOI311xp33_ASAP7_75t_SL      1  1.0    23     8      64    (-,-) 
  Z_reg[7]/D     -       -     F     DFFHQNx1_ASAP7_75t_SL        1    -     -     0      64    (-,-) 
#-----------------------------------------------------------------------------------------------------

