// Seed: 688030344
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  inout wire id_9;
  input wire id_8;
  input wire id_7;
  input wire id_6;
  output reg id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  logic id_10;
  ;
  always
    if (-1 - 1 < 1) id_10 <= #1 -1 == id_2;
    else id_5 <= -1 == 1;
endmodule
module module_1 #(
    parameter id_15 = 32'd11,
    parameter id_9  = 32'd33
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    _id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    _id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21
);
  inout wire id_21;
  output wire id_20;
  module_0 modCall_1 (
      id_3,
      id_11,
      id_5,
      id_4,
      id_1,
      id_21,
      id_3,
      id_8,
      id_19
  );
  assign modCall_1.id_10 = 0;
  inout wire id_19;
  inout wire id_18;
  input wire id_17;
  inout wire id_16;
  inout wire _id_15;
  input wire id_14;
  output wire id_13;
  output wire id_12;
  input wire id_11;
  inout wire id_10;
  input wire _id_9;
  input wire id_8;
  input wire id_7;
  inout wire id_6;
  inout wire id_5;
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  output reg id_1;
  logic id_22;
  wire [id_9 : id_15] id_23;
  always @(1 or posedge id_19) begin : LABEL_0
    id_1 = #1 id_22 - id_18;
  end
endmodule
