Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Wed Nov  1 19:16:51 2023
| Host         : NB-Franco running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_level_timing_summary_routed.rpt -pb top_level_timing_summary_routed.pb -rpx top_level_timing_summary_routed.rpx -warn_on_violation
| Design       : top_level
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  20          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (12)
6. checking no_output_delay (8)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (12)
-------------------------------
 There are 12 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   74          inf        0.000                      0                   74        4.500        0.000                       0                    23  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                     4.500        0.000                       0                    23  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { in_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  in_clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y12    data_a_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y12    data_a_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y12    data_a_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y12    data_a_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y12    data_a_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y12    data_a_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y12    data_a_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y12    data_a_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y11    data_b_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y12    data_a_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y12    data_a_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y12    data_a_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y12    data_a_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y12    data_a_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y12    data_a_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y12    data_a_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y12    data_a_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y12    data_a_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y12    data_a_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y12    data_a_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y12    data_a_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y12    data_a_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y12    data_a_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y12    data_a_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y12    data_a_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y12    data_a_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y12    data_a_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y12    data_a_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y12    data_a_reg[4]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 op_code_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_leds[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.072ns  (logic 4.942ns (44.632%)  route 6.130ns (55.368%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=2 OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  in_clk (IN)
                         net (fo=0)                   0.000     0.000    in_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  in_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    in_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  in_clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.633     5.154    in_clk_IBUF_BUFG
    SLICE_X0Y13          FDRE                                         r  op_code_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDRE (Prop_fdre_C_Q)         0.456     5.610 f  op_code_reg[2]/Q
                         net (fo=7, routed)           0.839     6.449    u_ALU/out_leds_OBUFT[7]_inst_i_1_0
    SLICE_X3Y13          LUT3 (Prop_lut3_I1_O)        0.152     6.601 r  u_ALU/out_leds_OBUFT[6]_inst_i_4/O
                         net (fo=15, routed)          1.228     7.829    u_ALU/out_leds_OBUFT[6]_inst_i_4_n_0
    SLICE_X3Y11          LUT6 (Prop_lut6_I0_O)        0.326     8.155 r  u_ALU/out_leds_OBUFT[7]_inst_i_8/O
                         net (fo=8, routed)           0.636     8.791    u_ALU/out_leds_OBUFT[7]_inst_i_8_n_0
    SLICE_X2Y12          LUT4 (Prop_lut4_I2_O)        0.150     8.941 r  u_ALU/out_leds_OBUFT[1]_inst_i_3/O
                         net (fo=1, routed)           0.857     9.798    u_ALU/out_leds_OBUFT[1]_inst_i_3_n_0
    SLICE_X3Y12          LUT6 (Prop_lut6_I1_O)        0.328    10.126 r  u_ALU/out_leds_OBUFT[1]_inst_i_1/O
                         net (fo=1, routed)           2.570    12.697    out_leds_OBUF[1]
    E19                  OBUFT (Prop_obuft_I_O)       3.530    16.226 r  out_leds_OBUFT[1]_inst/O
                         net (fo=0)                   0.000    16.226    out_leds[1]
    E19                                                               r  out_leds[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_a_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_leds[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.475ns  (logic 5.512ns (52.616%)  route 4.964ns (47.384%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT6=2 OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  in_clk (IN)
                         net (fo=0)                   0.000     0.000    in_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  in_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    in_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  in_clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.634     5.155    in_clk_IBUF_BUFG
    SLICE_X0Y12          FDRE                                         r  data_a_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y12          FDRE (Prop_fdre_C_Q)         0.419     5.574 r  data_a_reg[1]/Q
                         net (fo=5, routed)           1.282     6.856    u_ALU/data_a[1]
    SLICE_X4Y12          LUT3 (Prop_lut3_I2_O)        0.299     7.155 r  u_ALU/_carry_i_3/O
                         net (fo=1, routed)           0.000     7.155    u_ALU/_carry_i_3_n_0
    SLICE_X4Y12          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.705 r  u_ALU/_carry/CO[3]
                         net (fo=1, routed)           0.000     7.705    u_ALU/_carry_n_0
    SLICE_X4Y13          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.018 r  u_ALU/_carry__0/O[3]
                         net (fo=1, routed)           0.813     8.831    u_ALU/data0[7]
    SLICE_X3Y13          LUT6 (Prop_lut6_I0_O)        0.306     9.137 r  u_ALU/out_leds_OBUFT[7]_inst_i_3/O
                         net (fo=1, routed)           0.956    10.093    u_ALU/out_leds_OBUFT[7]_inst_i_3_n_0
    SLICE_X2Y11          LUT6 (Prop_lut6_I0_O)        0.124    10.217 r  u_ALU/out_leds_OBUFT[7]_inst_i_1/O
                         net (fo=1, routed)           1.913    12.130    out_leds_OBUF[7]
    V14                  OBUFT (Prop_obuft_I_O)       3.501    15.631 r  out_leds_OBUFT[7]_inst/O
                         net (fo=0)                   0.000    15.631    out_leds[7]
    V14                                                               r  out_leds[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 op_code_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_leds[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.158ns  (logic 4.941ns (48.637%)  route 5.218ns (51.363%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=2 OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  in_clk (IN)
                         net (fo=0)                   0.000     0.000    in_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  in_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    in_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  in_clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.633     5.154    in_clk_IBUF_BUFG
    SLICE_X0Y13          FDRE                                         r  op_code_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDRE (Prop_fdre_C_Q)         0.456     5.610 f  op_code_reg[2]/Q
                         net (fo=7, routed)           0.839     6.449    u_ALU/out_leds_OBUFT[7]_inst_i_1_0
    SLICE_X3Y13          LUT3 (Prop_lut3_I1_O)        0.152     6.601 r  u_ALU/out_leds_OBUFT[6]_inst_i_4/O
                         net (fo=15, routed)          1.228     7.829    u_ALU/out_leds_OBUFT[6]_inst_i_4_n_0
    SLICE_X3Y11          LUT6 (Prop_lut6_I0_O)        0.326     8.155 r  u_ALU/out_leds_OBUFT[7]_inst_i_8/O
                         net (fo=8, routed)           0.633     8.788    u_ALU/out_leds_OBUFT[7]_inst_i_8_n_0
    SLICE_X2Y12          LUT4 (Prop_lut4_I2_O)        0.150     8.938 r  u_ALU/out_leds_OBUFT[4]_inst_i_3/O
                         net (fo=1, routed)           0.671     9.609    u_ALU/out_leds_OBUFT[4]_inst_i_3_n_0
    SLICE_X2Y13          LUT6 (Prop_lut6_I1_O)        0.348     9.957 r  u_ALU/out_leds_OBUFT[4]_inst_i_1/O
                         net (fo=1, routed)           1.847    11.804    out_leds_OBUF[4]
    W18                  OBUFT (Prop_obuft_I_O)       3.509    15.312 r  out_leds_OBUFT[4]_inst/O
                         net (fo=0)                   0.000    15.312    out_leds[4]
    W18                                                               r  out_leds[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 op_code_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_leds[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.129ns  (logic 4.687ns (46.273%)  route 5.442ns (53.727%))
  Logic Levels:           5  (LUT3=1 LUT6=3 OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  in_clk (IN)
                         net (fo=0)                   0.000     0.000    in_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  in_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    in_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  in_clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.633     5.154    in_clk_IBUF_BUFG
    SLICE_X0Y13          FDRE                                         r  op_code_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDRE (Prop_fdre_C_Q)         0.456     5.610 f  op_code_reg[2]/Q
                         net (fo=7, routed)           0.839     6.449    u_ALU/out_leds_OBUFT[7]_inst_i_1_0
    SLICE_X3Y13          LUT3 (Prop_lut3_I1_O)        0.152     6.601 r  u_ALU/out_leds_OBUFT[6]_inst_i_4/O
                         net (fo=15, routed)          1.228     7.829    u_ALU/out_leds_OBUFT[6]_inst_i_4_n_0
    SLICE_X3Y11          LUT6 (Prop_lut6_I0_O)        0.326     8.155 r  u_ALU/out_leds_OBUFT[7]_inst_i_8/O
                         net (fo=8, routed)           0.847     9.002    u_ALU/out_leds_OBUFT[7]_inst_i_8_n_0
    SLICE_X2Y13          LUT6 (Prop_lut6_I0_O)        0.124     9.126 r  u_ALU/out_leds_OBUFT[0]_inst_i_3/O
                         net (fo=1, routed)           0.452     9.578    u_ALU/out_leds_OBUFT[0]_inst_i_3_n_0
    SLICE_X2Y13          LUT6 (Prop_lut6_I3_O)        0.124     9.702 r  u_ALU/out_leds_OBUFT[0]_inst_i_1/O
                         net (fo=1, routed)           2.076    11.778    out_leds_OBUF[0]
    U16                  OBUFT (Prop_obuft_I_O)       3.505    15.283 r  out_leds_OBUFT[0]_inst/O
                         net (fo=0)                   0.000    15.283    out_leds[0]
    U16                                                               r  out_leds[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 op_code_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_leds[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.087ns  (logic 4.683ns (46.426%)  route 5.404ns (53.574%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=2 OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  in_clk (IN)
                         net (fo=0)                   0.000     0.000    in_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  in_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    in_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  in_clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.633     5.154    in_clk_IBUF_BUFG
    SLICE_X0Y13          FDRE                                         r  op_code_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDRE (Prop_fdre_C_Q)         0.456     5.610 f  op_code_reg[2]/Q
                         net (fo=7, routed)           0.839     6.449    u_ALU/out_leds_OBUFT[7]_inst_i_1_0
    SLICE_X3Y13          LUT3 (Prop_lut3_I1_O)        0.152     6.601 r  u_ALU/out_leds_OBUFT[6]_inst_i_4/O
                         net (fo=15, routed)          1.228     7.829    u_ALU/out_leds_OBUFT[6]_inst_i_4_n_0
    SLICE_X3Y11          LUT6 (Prop_lut6_I0_O)        0.326     8.155 r  u_ALU/out_leds_OBUFT[7]_inst_i_8/O
                         net (fo=8, routed)           0.636     8.791    u_ALU/out_leds_OBUFT[7]_inst_i_8_n_0
    SLICE_X2Y12          LUT4 (Prop_lut4_I2_O)        0.124     8.915 r  u_ALU/out_leds_OBUFT[2]_inst_i_3/O
                         net (fo=1, routed)           0.808     9.723    u_ALU/out_leds_OBUFT[2]_inst_i_3_n_0
    SLICE_X3Y12          LUT6 (Prop_lut6_I1_O)        0.124     9.847 r  u_ALU/out_leds_OBUFT[2]_inst_i_1/O
                         net (fo=1, routed)           1.893    11.740    out_leds_OBUF[2]
    U19                  OBUFT (Prop_obuft_I_O)       3.501    15.241 r  out_leds_OBUFT[2]_inst/O
                         net (fo=0)                   0.000    15.241    out_leds[2]
    U19                                                               r  out_leds[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 op_code_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_leds[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.039ns  (logic 4.688ns (46.698%)  route 5.351ns (53.302%))
  Logic Levels:           5  (LUT3=1 LUT6=3 OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  in_clk (IN)
                         net (fo=0)                   0.000     0.000    in_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  in_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    in_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  in_clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.633     5.154    in_clk_IBUF_BUFG
    SLICE_X0Y13          FDRE                                         r  op_code_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDRE (Prop_fdre_C_Q)         0.456     5.610 f  op_code_reg[2]/Q
                         net (fo=7, routed)           0.839     6.449    u_ALU/out_leds_OBUFT[7]_inst_i_1_0
    SLICE_X3Y13          LUT3 (Prop_lut3_I1_O)        0.152     6.601 r  u_ALU/out_leds_OBUFT[6]_inst_i_4/O
                         net (fo=15, routed)          1.228     7.829    u_ALU/out_leds_OBUFT[6]_inst_i_4_n_0
    SLICE_X3Y11          LUT6 (Prop_lut6_I0_O)        0.326     8.155 r  u_ALU/out_leds_OBUFT[7]_inst_i_8/O
                         net (fo=8, routed)           0.892     9.047    u_ALU/out_leds_OBUFT[7]_inst_i_8_n_0
    SLICE_X3Y11          LUT6 (Prop_lut6_I4_O)        0.124     9.171 r  u_ALU/out_leds_OBUFT[6]_inst_i_3/O
                         net (fo=1, routed)           0.473     9.644    u_ALU/out_leds_OBUFT[6]_inst_i_3_n_0
    SLICE_X3Y11          LUT6 (Prop_lut6_I1_O)        0.124     9.768 r  u_ALU/out_leds_OBUFT[6]_inst_i_1/O
                         net (fo=1, routed)           1.920    11.687    out_leds_OBUF[6]
    U14                  OBUFT (Prop_obuft_I_O)       3.506    15.194 r  out_leds_OBUFT[6]_inst/O
                         net (fo=0)                   0.000    15.194    out_leds[6]
    U14                                                               r  out_leds[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_a_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_leds[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.012ns  (logic 5.543ns (55.368%)  route 4.469ns (44.632%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT6=2 OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  in_clk (IN)
                         net (fo=0)                   0.000     0.000    in_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  in_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    in_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  in_clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.634     5.155    in_clk_IBUF_BUFG
    SLICE_X0Y12          FDRE                                         r  data_a_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y12          FDRE (Prop_fdre_C_Q)         0.419     5.574 r  data_a_reg[1]/Q
                         net (fo=5, routed)           1.282     6.856    u_ALU/data_a[1]
    SLICE_X4Y12          LUT3 (Prop_lut3_I2_O)        0.299     7.155 r  u_ALU/_carry_i_3/O
                         net (fo=1, routed)           0.000     7.155    u_ALU/_carry_i_3_n_0
    SLICE_X4Y12          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.705 r  u_ALU/_carry/CO[3]
                         net (fo=1, routed)           0.000     7.705    u_ALU/_carry_n_0
    SLICE_X4Y13          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.039 r  u_ALU/_carry__0/O[1]
                         net (fo=1, routed)           0.412     8.451    u_ALU/data0[5]
    SLICE_X5Y12          LUT6 (Prop_lut6_I1_O)        0.303     8.754 r  u_ALU/out_leds_OBUFT[5]_inst_i_2/O
                         net (fo=1, routed)           0.893     9.647    u_ALU/out_leds_OBUFT[5]_inst_i_2_n_0
    SLICE_X2Y11          LUT6 (Prop_lut6_I0_O)        0.124     9.771 r  u_ALU/out_leds_OBUFT[5]_inst_i_1/O
                         net (fo=1, routed)           1.882    11.653    out_leds_OBUF[5]
    U15                  OBUFT (Prop_obuft_I_O)       3.514    15.167 r  out_leds_OBUFT[5]_inst/O
                         net (fo=0)                   0.000    15.167    out_leds[5]
    U15                                                               r  out_leds[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_a_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_leds[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.776ns  (logic 5.297ns (54.184%)  route 4.479ns (45.816%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT6=2 OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  in_clk (IN)
                         net (fo=0)                   0.000     0.000    in_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  in_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    in_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  in_clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.634     5.155    in_clk_IBUF_BUFG
    SLICE_X0Y12          FDRE                                         r  data_a_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y12          FDRE (Prop_fdre_C_Q)         0.419     5.574 r  data_a_reg[1]/Q
                         net (fo=5, routed)           1.282     6.856    u_ALU/data_a[1]
    SLICE_X4Y12          LUT3 (Prop_lut3_I2_O)        0.299     7.155 r  u_ALU/_carry_i_3/O
                         net (fo=1, routed)           0.000     7.155    u_ALU/_carry_i_3_n_0
    SLICE_X4Y12          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     7.795 r  u_ALU/_carry/O[3]
                         net (fo=1, routed)           0.813     8.608    u_ALU/data0[3]
    SLICE_X3Y12          LUT6 (Prop_lut6_I1_O)        0.306     8.914 r  u_ALU/out_leds_OBUFT[3]_inst_i_2/O
                         net (fo=1, routed)           0.526     9.439    u_ALU/out_leds_OBUFT[3]_inst_i_2_n_0
    SLICE_X2Y12          LUT6 (Prop_lut6_I0_O)        0.124     9.563 r  u_ALU/out_leds_OBUFT[3]_inst_i_1/O
                         net (fo=1, routed)           1.859    11.422    out_leds_OBUF[3]
    V19                  OBUFT (Prop_obuft_I_O)       3.509    14.931 r  out_leds_OBUFT[3]_inst/O
                         net (fo=0)                   0.000    14.931    out_leds[3]
    V19                                                               r  out_leds[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 op_code_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_leds[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.781ns  (logic 1.010ns (56.710%)  route 0.771ns (43.290%))
  Logic Levels:           2  (LUT6=1 OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  in_clk (IN)
                         net (fo=0)                   0.000     0.000    in_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  in_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    in_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  in_clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.591     1.474    in_clk_IBUF_BUFG
    SLICE_X0Y13          FDRE                                         r  op_code_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  op_code_reg[2]/Q
                         net (fo=7, routed)           0.074     1.689    op_code_reg_n_0_[2]
    SLICE_X1Y13          LUT6 (Prop_lut6_I4_O)        0.045     1.734 r  out_leds_OBUFT[7]_inst_i_2/O
                         net (fo=8, routed)           0.697     2.431    out_leds_TRI[0]
    U19                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     3.255 r  out_leds_OBUFT[2]_inst/O
                         net (fo=0)                   0.000     3.255    out_leds[2]
    U19                                                               r  out_leds[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 op_code_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_leds[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.802ns  (logic 1.010ns (56.046%)  route 0.792ns (43.954%))
  Logic Levels:           2  (LUT6=1 OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  in_clk (IN)
                         net (fo=0)                   0.000     0.000    in_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  in_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    in_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  in_clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.591     1.474    in_clk_IBUF_BUFG
    SLICE_X0Y13          FDRE                                         r  op_code_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  op_code_reg[2]/Q
                         net (fo=7, routed)           0.074     1.689    op_code_reg_n_0_[2]
    SLICE_X1Y13          LUT6 (Prop_lut6_I4_O)        0.045     1.734 r  out_leds_OBUFT[7]_inst_i_2/O
                         net (fo=8, routed)           0.718     2.452    out_leds_TRI[0]
    U15                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     3.276 r  out_leds_OBUFT[5]_inst/O
                         net (fo=0)                   0.000     3.276    out_leds[5]
    U15                                                               r  out_leds[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 op_code_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_leds[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.847ns  (logic 1.010ns (54.686%)  route 0.837ns (45.314%))
  Logic Levels:           2  (LUT6=1 OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  in_clk (IN)
                         net (fo=0)                   0.000     0.000    in_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  in_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    in_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  in_clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.591     1.474    in_clk_IBUF_BUFG
    SLICE_X0Y13          FDRE                                         r  op_code_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  op_code_reg[2]/Q
                         net (fo=7, routed)           0.074     1.689    op_code_reg_n_0_[2]
    SLICE_X1Y13          LUT6 (Prop_lut6_I4_O)        0.045     1.734 r  out_leds_OBUFT[7]_inst_i_2/O
                         net (fo=8, routed)           0.763     2.497    out_leds_TRI[0]
    V19                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     3.321 r  out_leds_OBUFT[3]_inst/O
                         net (fo=0)                   0.000     3.321    out_leds[3]
    V19                                                               r  out_leds[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 op_code_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_leds[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.865ns  (logic 1.010ns (54.154%)  route 0.855ns (45.846%))
  Logic Levels:           2  (LUT6=1 OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  in_clk (IN)
                         net (fo=0)                   0.000     0.000    in_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  in_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    in_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  in_clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.591     1.474    in_clk_IBUF_BUFG
    SLICE_X0Y13          FDRE                                         r  op_code_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  op_code_reg[2]/Q
                         net (fo=7, routed)           0.074     1.689    op_code_reg_n_0_[2]
    SLICE_X1Y13          LUT6 (Prop_lut6_I4_O)        0.045     1.734 r  out_leds_OBUFT[7]_inst_i_2/O
                         net (fo=8, routed)           0.781     2.515    out_leds_TRI[0]
    U16                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     3.339 r  out_leds_OBUFT[0]_inst/O
                         net (fo=0)                   0.000     3.339    out_leds[0]
    U16                                                               r  out_leds[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 op_code_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_leds[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.900ns  (logic 1.010ns (53.160%)  route 0.890ns (46.840%))
  Logic Levels:           2  (LUT6=1 OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  in_clk (IN)
                         net (fo=0)                   0.000     0.000    in_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  in_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    in_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  in_clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.591     1.474    in_clk_IBUF_BUFG
    SLICE_X0Y13          FDRE                                         r  op_code_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  op_code_reg[2]/Q
                         net (fo=7, routed)           0.074     1.689    op_code_reg_n_0_[2]
    SLICE_X1Y13          LUT6 (Prop_lut6_I4_O)        0.045     1.734 r  out_leds_OBUFT[7]_inst_i_2/O
                         net (fo=8, routed)           0.816     2.550    out_leds_TRI[0]
    W18                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     3.374 r  out_leds_OBUFT[4]_inst/O
                         net (fo=0)                   0.000     3.374    out_leds[4]
    W18                                                               r  out_leds[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 op_code_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_leds[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.933ns  (logic 1.010ns (52.241%)  route 0.923ns (47.759%))
  Logic Levels:           2  (LUT6=1 OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  in_clk (IN)
                         net (fo=0)                   0.000     0.000    in_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  in_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    in_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  in_clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.591     1.474    in_clk_IBUF_BUFG
    SLICE_X0Y13          FDRE                                         r  op_code_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  op_code_reg[2]/Q
                         net (fo=7, routed)           0.074     1.689    op_code_reg_n_0_[2]
    SLICE_X1Y13          LUT6 (Prop_lut6_I4_O)        0.045     1.734 r  out_leds_OBUFT[7]_inst_i_2/O
                         net (fo=8, routed)           0.849     2.583    out_leds_TRI[0]
    V14                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     3.407 r  out_leds_OBUFT[7]_inst/O
                         net (fo=0)                   0.000     3.407    out_leds[7]
    V14                                                               r  out_leds[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 op_code_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_leds[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.986ns  (logic 1.010ns (50.846%)  route 0.976ns (49.154%))
  Logic Levels:           2  (LUT6=1 OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  in_clk (IN)
                         net (fo=0)                   0.000     0.000    in_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  in_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    in_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  in_clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.591     1.474    in_clk_IBUF_BUFG
    SLICE_X0Y13          FDRE                                         r  op_code_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  op_code_reg[2]/Q
                         net (fo=7, routed)           0.074     1.689    op_code_reg_n_0_[2]
    SLICE_X1Y13          LUT6 (Prop_lut6_I4_O)        0.045     1.734 r  out_leds_OBUFT[7]_inst_i_2/O
                         net (fo=8, routed)           0.902     2.637    out_leds_TRI[0]
    U14                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     3.461 r  out_leds_OBUFT[6]_inst/O
                         net (fo=0)                   0.000     3.461    out_leds[6]
    U14                                                               r  out_leds[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 op_code_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_leds[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.149ns  (logic 1.010ns (46.996%)  route 1.139ns (53.004%))
  Logic Levels:           2  (LUT6=1 OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  in_clk (IN)
                         net (fo=0)                   0.000     0.000    in_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  in_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    in_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  in_clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.591     1.474    in_clk_IBUF_BUFG
    SLICE_X0Y13          FDRE                                         r  op_code_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  op_code_reg[2]/Q
                         net (fo=7, routed)           0.074     1.689    op_code_reg_n_0_[2]
    SLICE_X1Y13          LUT6 (Prop_lut6_I4_O)        0.045     1.734 r  out_leds_OBUFT[7]_inst_i_2/O
                         net (fo=8, routed)           1.065     2.799    out_leds_TRI[0]
    E19                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     3.623 r  out_leds_OBUFT[1]_inst/O
                         net (fo=0)                   0.000     3.623    out_leds[1]
    E19                                                               r  out_leds[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            66 Endpoints
Min Delay            66 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 in_selectors[0]
                            (input port)
  Destination:            data_a_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.793ns  (logic 1.575ns (41.533%)  route 2.218ns (58.467%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.856ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  in_selectors[0] (IN)
                         net (fo=0)                   0.000     0.000    in_selectors[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  in_selectors_IBUF[0]_inst/O
                         net (fo=18, routed)          1.697     3.148    in_selectors_IBUF[0]
    SLICE_X0Y13          LUT4 (Prop_lut4_I1_O)        0.124     3.272 r  data_a[7]_i_2/O
                         net (fo=8, routed)           0.520     3.793    data_a[7]_i_2_n_0
    SLICE_X1Y12          FDRE                                         r  data_a_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  in_clk (IN)
                         net (fo=0)                   0.000     0.000    in_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  in_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    in_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  in_clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.515     4.856    in_clk_IBUF_BUFG
    SLICE_X1Y12          FDRE                                         r  data_a_reg[2]/C

Slack:                    inf
  Source:                 in_selectors[0]
                            (input port)
  Destination:            data_a_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.793ns  (logic 1.575ns (41.533%)  route 2.218ns (58.467%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.856ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  in_selectors[0] (IN)
                         net (fo=0)                   0.000     0.000    in_selectors[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  in_selectors_IBUF[0]_inst/O
                         net (fo=18, routed)          1.697     3.148    in_selectors_IBUF[0]
    SLICE_X0Y13          LUT4 (Prop_lut4_I1_O)        0.124     3.272 r  data_a[7]_i_2/O
                         net (fo=8, routed)           0.520     3.793    data_a[7]_i_2_n_0
    SLICE_X1Y12          FDRE                                         r  data_a_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  in_clk (IN)
                         net (fo=0)                   0.000     0.000    in_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  in_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    in_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  in_clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.515     4.856    in_clk_IBUF_BUFG
    SLICE_X1Y12          FDRE                                         r  data_a_reg[3]/C

Slack:                    inf
  Source:                 in_selectors[0]
                            (input port)
  Destination:            data_a_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.793ns  (logic 1.575ns (41.533%)  route 2.218ns (58.467%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.856ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  in_selectors[0] (IN)
                         net (fo=0)                   0.000     0.000    in_selectors[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  in_selectors_IBUF[0]_inst/O
                         net (fo=18, routed)          1.697     3.148    in_selectors_IBUF[0]
    SLICE_X0Y13          LUT4 (Prop_lut4_I1_O)        0.124     3.272 r  data_a[7]_i_2/O
                         net (fo=8, routed)           0.520     3.793    data_a[7]_i_2_n_0
    SLICE_X1Y12          FDRE                                         r  data_a_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  in_clk (IN)
                         net (fo=0)                   0.000     0.000    in_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  in_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    in_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  in_clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.515     4.856    in_clk_IBUF_BUFG
    SLICE_X1Y12          FDRE                                         r  data_a_reg[4]/C

Slack:                    inf
  Source:                 in_selectors[0]
                            (input port)
  Destination:            data_a_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.793ns  (logic 1.575ns (41.533%)  route 2.218ns (58.467%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.856ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  in_selectors[0] (IN)
                         net (fo=0)                   0.000     0.000    in_selectors[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  in_selectors_IBUF[0]_inst/O
                         net (fo=18, routed)          1.697     3.148    in_selectors_IBUF[0]
    SLICE_X0Y13          LUT4 (Prop_lut4_I1_O)        0.124     3.272 r  data_a[7]_i_2/O
                         net (fo=8, routed)           0.520     3.793    data_a[7]_i_2_n_0
    SLICE_X1Y12          FDRE                                         r  data_a_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  in_clk (IN)
                         net (fo=0)                   0.000     0.000    in_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  in_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    in_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  in_clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.515     4.856    in_clk_IBUF_BUFG
    SLICE_X1Y12          FDRE                                         r  data_a_reg[5]/C

Slack:                    inf
  Source:                 in_selectors[0]
                            (input port)
  Destination:            data_a_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.793ns  (logic 1.575ns (41.533%)  route 2.218ns (58.467%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.856ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  in_selectors[0] (IN)
                         net (fo=0)                   0.000     0.000    in_selectors[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  in_selectors_IBUF[0]_inst/O
                         net (fo=18, routed)          1.697     3.148    in_selectors_IBUF[0]
    SLICE_X0Y13          LUT4 (Prop_lut4_I1_O)        0.124     3.272 r  data_a[7]_i_2/O
                         net (fo=8, routed)           0.520     3.793    data_a[7]_i_2_n_0
    SLICE_X1Y12          FDRE                                         r  data_a_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  in_clk (IN)
                         net (fo=0)                   0.000     0.000    in_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  in_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    in_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  in_clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.515     4.856    in_clk_IBUF_BUFG
    SLICE_X1Y12          FDRE                                         r  data_a_reg[6]/C

Slack:                    inf
  Source:                 in_selectors[0]
                            (input port)
  Destination:            data_a_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.793ns  (logic 1.575ns (41.533%)  route 2.218ns (58.467%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.856ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  in_selectors[0] (IN)
                         net (fo=0)                   0.000     0.000    in_selectors[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  in_selectors_IBUF[0]_inst/O
                         net (fo=18, routed)          1.697     3.148    in_selectors_IBUF[0]
    SLICE_X0Y13          LUT4 (Prop_lut4_I1_O)        0.124     3.272 r  data_a[7]_i_2/O
                         net (fo=8, routed)           0.520     3.793    data_a[7]_i_2_n_0
    SLICE_X1Y12          FDRE                                         r  data_a_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  in_clk (IN)
                         net (fo=0)                   0.000     0.000    in_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  in_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    in_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  in_clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.515     4.856    in_clk_IBUF_BUFG
    SLICE_X1Y12          FDRE                                         r  data_a_reg[7]/C

Slack:                    inf
  Source:                 in_selectors[0]
                            (input port)
  Destination:            op_code_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.684ns  (logic 1.575ns (42.757%)  route 2.109ns (57.243%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.855ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  in_selectors[0] (IN)
                         net (fo=0)                   0.000     0.000    in_selectors[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  in_selectors_IBUF[0]_inst/O
                         net (fo=18, routed)          1.692     3.143    in_selectors_IBUF[0]
    SLICE_X0Y13          LUT4 (Prop_lut4_I2_O)        0.124     3.267 r  op_code[5]_i_2/O
                         net (fo=6, routed)           0.417     3.684    op_code[5]_i_2_n_0
    SLICE_X1Y13          FDRE                                         r  op_code_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  in_clk (IN)
                         net (fo=0)                   0.000     0.000    in_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  in_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    in_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  in_clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.514     4.855    in_clk_IBUF_BUFG
    SLICE_X1Y13          FDRE                                         r  op_code_reg[4]/C

Slack:                    inf
  Source:                 in_selectors[0]
                            (input port)
  Destination:            op_code_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.684ns  (logic 1.575ns (42.757%)  route 2.109ns (57.243%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.855ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  in_selectors[0] (IN)
                         net (fo=0)                   0.000     0.000    in_selectors[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  in_selectors_IBUF[0]_inst/O
                         net (fo=18, routed)          1.692     3.143    in_selectors_IBUF[0]
    SLICE_X0Y13          LUT4 (Prop_lut4_I2_O)        0.124     3.267 r  op_code[5]_i_2/O
                         net (fo=6, routed)           0.417     3.684    op_code[5]_i_2_n_0
    SLICE_X1Y13          FDRE                                         r  op_code_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  in_clk (IN)
                         net (fo=0)                   0.000     0.000    in_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  in_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    in_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  in_clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.514     4.855    in_clk_IBUF_BUFG
    SLICE_X1Y13          FDRE                                         r  op_code_reg[5]/C

Slack:                    inf
  Source:                 in_selectors[0]
                            (input port)
  Destination:            op_code_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.646ns  (logic 1.575ns (43.206%)  route 2.071ns (56.794%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.855ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  in_selectors[0] (IN)
                         net (fo=0)                   0.000     0.000    in_selectors[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  in_selectors_IBUF[0]_inst/O
                         net (fo=18, routed)          1.692     3.143    in_selectors_IBUF[0]
    SLICE_X0Y13          LUT4 (Prop_lut4_I2_O)        0.124     3.267 r  op_code[5]_i_2/O
                         net (fo=6, routed)           0.379     3.646    op_code[5]_i_2_n_0
    SLICE_X0Y13          FDRE                                         r  op_code_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  in_clk (IN)
                         net (fo=0)                   0.000     0.000    in_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  in_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    in_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  in_clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.514     4.855    in_clk_IBUF_BUFG
    SLICE_X0Y13          FDRE                                         r  op_code_reg[0]/C

Slack:                    inf
  Source:                 in_selectors[0]
                            (input port)
  Destination:            op_code_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.646ns  (logic 1.575ns (43.206%)  route 2.071ns (56.794%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.855ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  in_selectors[0] (IN)
                         net (fo=0)                   0.000     0.000    in_selectors[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  in_selectors_IBUF[0]_inst/O
                         net (fo=18, routed)          1.692     3.143    in_selectors_IBUF[0]
    SLICE_X0Y13          LUT4 (Prop_lut4_I2_O)        0.124     3.267 r  op_code[5]_i_2/O
                         net (fo=6, routed)           0.379     3.646    op_code[5]_i_2_n_0
    SLICE_X0Y13          FDRE                                         r  op_code_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  in_clk (IN)
                         net (fo=0)                   0.000     0.000    in_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  in_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    in_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  in_clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.514     4.855    in_clk_IBUF_BUFG
    SLICE_X0Y13          FDRE                                         r  op_code_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 in_switches[0]
                            (input port)
  Destination:            data_b_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.600ns  (logic 0.266ns (44.339%)  route 0.334ns (55.661%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.991ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  in_switches[0] (IN)
                         net (fo=0)                   0.000     0.000    in_switches[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  in_switches_IBUF[0]_inst/O
                         net (fo=3, routed)           0.334     0.555    in_switches_IBUF[0]
    SLICE_X1Y11          LUT2 (Prop_lut2_I1_O)        0.045     0.600 r  data_b[0]_i_1/O
                         net (fo=1, routed)           0.000     0.600    data_b[0]_i_1_n_0
    SLICE_X1Y11          FDRE                                         r  data_b_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  in_clk (IN)
                         net (fo=0)                   0.000     0.000    in_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  in_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    in_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  in_clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.864     1.991    in_clk_IBUF_BUFG
    SLICE_X1Y11          FDRE                                         r  data_b_reg[0]/C

Slack:                    inf
  Source:                 in_switches[2]
                            (input port)
  Destination:            data_a_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.671ns  (logic 0.277ns (41.248%)  route 0.394ns (58.752%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.989ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  in_switches[2] (IN)
                         net (fo=0)                   0.000     0.000    in_switches[2]
    W16                  IBUF (Prop_ibuf_I_O)         0.232     0.232 r  in_switches_IBUF[2]_inst/O
                         net (fo=3, routed)           0.394     0.626    in_switches_IBUF[2]
    SLICE_X1Y12          LUT2 (Prop_lut2_I1_O)        0.045     0.671 r  data_a[2]_i_1/O
                         net (fo=1, routed)           0.000     0.671    data_a[2]_i_1_n_0
    SLICE_X1Y12          FDRE                                         r  data_a_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  in_clk (IN)
                         net (fo=0)                   0.000     0.000    in_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  in_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    in_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  in_clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.862     1.989    in_clk_IBUF_BUFG
    SLICE_X1Y12          FDRE                                         r  data_a_reg[2]/C

Slack:                    inf
  Source:                 in_switches[2]
                            (input port)
  Destination:            data_b_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.678ns  (logic 0.277ns (40.837%)  route 0.401ns (59.163%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.991ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  in_switches[2] (IN)
                         net (fo=0)                   0.000     0.000    in_switches[2]
    W16                  IBUF (Prop_ibuf_I_O)         0.232     0.232 r  in_switches_IBUF[2]_inst/O
                         net (fo=3, routed)           0.401     0.633    in_switches_IBUF[2]
    SLICE_X1Y11          LUT2 (Prop_lut2_I1_O)        0.045     0.678 r  data_b[2]_i_1/O
                         net (fo=1, routed)           0.000     0.678    data_b[2]_i_1_n_0
    SLICE_X1Y11          FDRE                                         r  data_b_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  in_clk (IN)
                         net (fo=0)                   0.000     0.000    in_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  in_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    in_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  in_clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.864     1.991    in_clk_IBUF_BUFG
    SLICE_X1Y11          FDRE                                         r  data_b_reg[2]/C

Slack:                    inf
  Source:                 in_switches[4]
                            (input port)
  Destination:            data_b_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.679ns  (logic 0.264ns (38.885%)  route 0.415ns (61.115%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.991ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  in_switches[4] (IN)
                         net (fo=0)                   0.000     0.000    in_switches[4]
    W15                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  in_switches_IBUF[4]_inst/O
                         net (fo=3, routed)           0.415     0.634    in_switches_IBUF[4]
    SLICE_X1Y11          LUT2 (Prop_lut2_I1_O)        0.045     0.679 r  data_b[4]_i_1/O
                         net (fo=1, routed)           0.000     0.679    data_b[4]_i_1_n_0
    SLICE_X1Y11          FDRE                                         r  data_b_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  in_clk (IN)
                         net (fo=0)                   0.000     0.000    in_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  in_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    in_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  in_clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.864     1.991    in_clk_IBUF_BUFG
    SLICE_X1Y11          FDRE                                         r  data_b_reg[4]/C

Slack:                    inf
  Source:                 in_switches[1]
                            (input port)
  Destination:            data_b_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.706ns  (logic 0.275ns (38.985%)  route 0.431ns (61.015%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.991ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  in_switches[1] (IN)
                         net (fo=0)                   0.000     0.000    in_switches[1]
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  in_switches_IBUF[1]_inst/O
                         net (fo=3, routed)           0.431     0.660    in_switches_IBUF[1]
    SLICE_X1Y11          LUT2 (Prop_lut2_I1_O)        0.046     0.706 r  data_b[1]_i_1/O
                         net (fo=1, routed)           0.000     0.706    data_b[1]_i_1_n_0
    SLICE_X1Y11          FDRE                                         r  data_b_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  in_clk (IN)
                         net (fo=0)                   0.000     0.000    in_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  in_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    in_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  in_clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.864     1.991    in_clk_IBUF_BUFG
    SLICE_X1Y11          FDRE                                         r  data_b_reg[1]/C

Slack:                    inf
  Source:                 in_switches[5]
                            (input port)
  Destination:            op_code_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.708ns  (logic 0.282ns (39.815%)  route 0.426ns (60.185%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 r  in_switches[5] (IN)
                         net (fo=0)                   0.000     0.000    in_switches[5]
    V15                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  in_switches_IBUF[5]_inst/O
                         net (fo=3, routed)           0.426     0.660    in_switches_IBUF[5]
    SLICE_X1Y13          LUT3 (Prop_lut3_I1_O)        0.048     0.708 r  op_code[5]_i_3/O
                         net (fo=1, routed)           0.000     0.708    op_code[5]_i_3_n_0
    SLICE_X1Y13          FDRE                                         r  op_code_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  in_clk (IN)
                         net (fo=0)                   0.000     0.000    in_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  in_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    in_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  in_clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.861     1.988    in_clk_IBUF_BUFG
    SLICE_X1Y13          FDRE                                         r  op_code_reg[5]/C

Slack:                    inf
  Source:                 in_switches[3]
                            (input port)
  Destination:            data_b_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.726ns  (logic 0.260ns (35.758%)  route 0.466ns (64.242%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.991ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  in_switches[3] (IN)
                         net (fo=0)                   0.000     0.000    in_switches[3]
    W17                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  in_switches_IBUF[3]_inst/O
                         net (fo=3, routed)           0.466     0.683    in_switches_IBUF[3]
    SLICE_X1Y11          LUT2 (Prop_lut2_I1_O)        0.043     0.726 r  data_b[3]_i_1/O
                         net (fo=1, routed)           0.000     0.726    data_b[3]_i_1_n_0
    SLICE_X1Y11          FDRE                                         r  data_b_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  in_clk (IN)
                         net (fo=0)                   0.000     0.000    in_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  in_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    in_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  in_clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.864     1.991    in_clk_IBUF_BUFG
    SLICE_X1Y11          FDRE                                         r  data_b_reg[3]/C

Slack:                    inf
  Source:                 in_switches[7]
                            (input port)
  Destination:            data_a_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.734ns  (logic 0.278ns (37.877%)  route 0.456ns (62.123%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.989ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  in_switches[7] (IN)
                         net (fo=0)                   0.000     0.000    in_switches[7]
    W13                  IBUF (Prop_ibuf_I_O)         0.227     0.227 r  in_switches_IBUF[7]_inst/O
                         net (fo=2, routed)           0.456     0.683    in_switches_IBUF[7]
    SLICE_X1Y12          LUT2 (Prop_lut2_I1_O)        0.051     0.734 r  data_a[7]_i_3/O
                         net (fo=1, routed)           0.000     0.734    data_a[7]_i_3_n_0
    SLICE_X1Y12          FDRE                                         r  data_a_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  in_clk (IN)
                         net (fo=0)                   0.000     0.000    in_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  in_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    in_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  in_clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.862     1.989    in_clk_IBUF_BUFG
    SLICE_X1Y12          FDRE                                         r  data_a_reg[7]/C

Slack:                    inf
  Source:                 in_switches[1]
                            (input port)
  Destination:            data_a_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.744ns  (logic 0.271ns (36.459%)  route 0.473ns (63.541%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.989ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  in_switches[1] (IN)
                         net (fo=0)                   0.000     0.000    in_switches[1]
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  in_switches_IBUF[1]_inst/O
                         net (fo=3, routed)           0.473     0.702    in_switches_IBUF[1]
    SLICE_X0Y12          LUT2 (Prop_lut2_I1_O)        0.042     0.744 r  data_a[1]_i_1/O
                         net (fo=1, routed)           0.000     0.744    data_a[1]_i_1_n_0
    SLICE_X0Y12          FDRE                                         r  data_a_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  in_clk (IN)
                         net (fo=0)                   0.000     0.000    in_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  in_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    in_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  in_clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.862     1.989    in_clk_IBUF_BUFG
    SLICE_X0Y12          FDRE                                         r  data_a_reg[1]/C

Slack:                    inf
  Source:                 in_switches[2]
                            (input port)
  Destination:            op_code_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.752ns  (logic 0.277ns (36.819%)  route 0.475ns (63.181%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  in_switches[2] (IN)
                         net (fo=0)                   0.000     0.000    in_switches[2]
    W16                  IBUF (Prop_ibuf_I_O)         0.232     0.232 r  in_switches_IBUF[2]_inst/O
                         net (fo=3, routed)           0.475     0.707    in_switches_IBUF[2]
    SLICE_X0Y13          LUT3 (Prop_lut3_I1_O)        0.045     0.752 r  op_code[2]_i_1/O
                         net (fo=1, routed)           0.000     0.752    op_code[2]_i_1_n_0
    SLICE_X0Y13          FDRE                                         r  op_code_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  in_clk (IN)
                         net (fo=0)                   0.000     0.000    in_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  in_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    in_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  in_clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.861     1.988    in_clk_IBUF_BUFG
    SLICE_X0Y13          FDRE                                         r  op_code_reg[2]/C





