{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1676283282728 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1676283282738 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb 13 02:14:42 2023 " "Processing started: Mon Feb 13 02:14:42 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1676283282738 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676283282738 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off BinMath -c BinMath " "Command: quartus_map --read_settings_files=on --write_settings_files=off BinMath -c BinMath" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676283282738 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1676283283573 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1676283283573 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "binmath.bdf 1 1 " "Found 1 design units, including 1 entities, in source file binmath.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 BinMath " "Found entity 1: BinMath" {  } { { "BinMath.bdf" "" { Schematic "C:/Users/mmwil/Desktop/CPEN 312/BinMath/BinMath.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676283294117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676283294117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "load_and_math.vhd 2 1 " "Found 2 design units, including 1 entities, in source file load_and_math.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 load_and_math-a " "Found design unit 1: load_and_math-a" {  } { { "load_and_math.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN 312/BinMath/load_and_math.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676283294612 ""} { "Info" "ISGN_ENTITY_NAME" "1 load_and_math " "Found entity 1: load_and_math" {  } { { "load_and_math.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN 312/BinMath/load_and_math.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676283294612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676283294612 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "BinMath " "Elaborating entity \"BinMath\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1676283294661 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "load_and_math load_and_math:inst " "Elaborating entity \"load_and_math\" for hierarchy \"load_and_math:inst\"" {  } { { "BinMath.bdf" "inst" { Schematic "C:/Users/mmwil/Desktop/CPEN 312/BinMath/BinMath.bdf" { { 184 464 696 296 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676283294665 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "number load_and_math.vhd(28) " "VHDL Process Statement warning at load_and_math.vhd(28): signal \"number\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "load_and_math.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN 312/BinMath/load_and_math.vhd" 28 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1676283294667 "|BinMath|load_and_math:inst"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "numOne load_and_math.vhd(25) " "VHDL Process Statement warning at load_and_math.vhd(25): inferring latch(es) for signal or variable \"numOne\", which holds its previous value in one or more paths through the process" {  } { { "load_and_math.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN 312/BinMath/load_and_math.vhd" 25 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1676283294667 "|BinMath|load_and_math:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "number load_and_math.vhd(36) " "VHDL Process Statement warning at load_and_math.vhd(36): signal \"number\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "load_and_math.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN 312/BinMath/load_and_math.vhd" 36 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1676283294667 "|BinMath|load_and_math:inst"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "numTwo load_and_math.vhd(33) " "VHDL Process Statement warning at load_and_math.vhd(33): inferring latch(es) for signal or variable \"numTwo\", which holds its previous value in one or more paths through the process" {  } { { "load_and_math.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN 312/BinMath/load_and_math.vhd" 33 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1676283294667 "|BinMath|load_and_math:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "numTwo\[0\] load_and_math.vhd(33) " "Inferred latch for \"numTwo\[0\]\" at load_and_math.vhd(33)" {  } { { "load_and_math.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN 312/BinMath/load_and_math.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676283294667 "|BinMath|load_and_math:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "numTwo\[1\] load_and_math.vhd(33) " "Inferred latch for \"numTwo\[1\]\" at load_and_math.vhd(33)" {  } { { "load_and_math.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN 312/BinMath/load_and_math.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676283294667 "|BinMath|load_and_math:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "numTwo\[2\] load_and_math.vhd(33) " "Inferred latch for \"numTwo\[2\]\" at load_and_math.vhd(33)" {  } { { "load_and_math.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN 312/BinMath/load_and_math.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676283294667 "|BinMath|load_and_math:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "numTwo\[3\] load_and_math.vhd(33) " "Inferred latch for \"numTwo\[3\]\" at load_and_math.vhd(33)" {  } { { "load_and_math.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN 312/BinMath/load_and_math.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676283294667 "|BinMath|load_and_math:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "numTwo\[4\] load_and_math.vhd(33) " "Inferred latch for \"numTwo\[4\]\" at load_and_math.vhd(33)" {  } { { "load_and_math.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN 312/BinMath/load_and_math.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676283294667 "|BinMath|load_and_math:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "numTwo\[5\] load_and_math.vhd(33) " "Inferred latch for \"numTwo\[5\]\" at load_and_math.vhd(33)" {  } { { "load_and_math.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN 312/BinMath/load_and_math.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676283294667 "|BinMath|load_and_math:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "numTwo\[6\] load_and_math.vhd(33) " "Inferred latch for \"numTwo\[6\]\" at load_and_math.vhd(33)" {  } { { "load_and_math.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN 312/BinMath/load_and_math.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676283294667 "|BinMath|load_and_math:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "numTwo\[7\] load_and_math.vhd(33) " "Inferred latch for \"numTwo\[7\]\" at load_and_math.vhd(33)" {  } { { "load_and_math.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN 312/BinMath/load_and_math.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676283294667 "|BinMath|load_and_math:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "numOne\[0\] load_and_math.vhd(25) " "Inferred latch for \"numOne\[0\]\" at load_and_math.vhd(25)" {  } { { "load_and_math.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN 312/BinMath/load_and_math.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676283294668 "|BinMath|load_and_math:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "numOne\[1\] load_and_math.vhd(25) " "Inferred latch for \"numOne\[1\]\" at load_and_math.vhd(25)" {  } { { "load_and_math.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN 312/BinMath/load_and_math.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676283294668 "|BinMath|load_and_math:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "numOne\[2\] load_and_math.vhd(25) " "Inferred latch for \"numOne\[2\]\" at load_and_math.vhd(25)" {  } { { "load_and_math.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN 312/BinMath/load_and_math.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676283294668 "|BinMath|load_and_math:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "numOne\[3\] load_and_math.vhd(25) " "Inferred latch for \"numOne\[3\]\" at load_and_math.vhd(25)" {  } { { "load_and_math.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN 312/BinMath/load_and_math.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676283294668 "|BinMath|load_and_math:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "numOne\[4\] load_and_math.vhd(25) " "Inferred latch for \"numOne\[4\]\" at load_and_math.vhd(25)" {  } { { "load_and_math.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN 312/BinMath/load_and_math.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676283294668 "|BinMath|load_and_math:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "numOne\[5\] load_and_math.vhd(25) " "Inferred latch for \"numOne\[5\]\" at load_and_math.vhd(25)" {  } { { "load_and_math.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN 312/BinMath/load_and_math.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676283294668 "|BinMath|load_and_math:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "numOne\[6\] load_and_math.vhd(25) " "Inferred latch for \"numOne\[6\]\" at load_and_math.vhd(25)" {  } { { "load_and_math.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN 312/BinMath/load_and_math.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676283294668 "|BinMath|load_and_math:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "numOne\[7\] load_and_math.vhd(25) " "Inferred latch for \"numOne\[7\]\" at load_and_math.vhd(25)" {  } { { "load_and_math.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN 312/BinMath/load_and_math.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676283294668 "|BinMath|load_and_math:inst"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1676283295215 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1676283295535 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676283295535 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "46 " "Implemented 46 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1676283295590 ""} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Implemented 9 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1676283295590 ""} { "Info" "ICUT_CUT_TM_LCELLS" "26 " "Implemented 26 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1676283295590 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1676283295590 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4847 " "Peak virtual memory: 4847 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1676283295610 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Feb 13 02:14:55 2023 " "Processing ended: Mon Feb 13 02:14:55 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1676283295610 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1676283295610 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1676283295610 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1676283295610 ""}
