// Seed: 3273326867
module module_0 #(
    parameter id_10 = 32'd35,
    parameter id_11 = 32'd93
) (
    input tri0 id_0,
    output supply1 id_1,
    input wor id_2,
    output wor id_3
);
  tri1 id_5;
  assign module_1.type_1 = 0;
  assign id_5 = ~0;
  wire id_6;
  logic [7:0] id_7;
  wire id_8;
  assign id_7[~1] = id_6;
  for (genvar id_9 = id_7; id_9; id_5 = 'b0) begin : LABEL_0
    defparam id_10.id_11 = 1'b0;
  end
endmodule
module module_1 (
    input supply0 id_0,
    input uwire id_1,
    input tri id_2,
    input supply0 id_3,
    output supply1 id_4
);
  wire id_6;
  module_0 modCall_1 (
      id_2,
      id_4,
      id_2,
      id_4
  );
endmodule
