//
// Copyright (c) 2011 NVIDIA Corporation. 
// All rights reserved. 
// 
// Redistribution and use in source and binary forms, with or without 
// modification, are permitted provided that the following conditions are met: 
// 
// Redistributions of source code must retain the above copyright notice, 
// this list of conditions and the following disclaimer. 
// 
// Redistributions in binary form must reproduce the above copyright notice, 
// this list of conditions and the following disclaimer in the documentation 
// and/or other materials provided with the distribution. 
// 
// Neither the name of the NVIDIA Corporation nor the names of its contributors 
// may be used to endorse or promote products derived from this software 
// without specific prior written permission. 
// 
// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" 
// AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE 
// IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE 
// ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE 
// LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR 
// CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF 
// SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS 
// INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN 
// CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) 
// ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE 
// POSSIBILITY OF SUCH DAMAGE. 
//

//
// DO NOT EDIT - generated by simspec!
//

#ifndef ___ARNANDFLASH_H_INC_
#define ___ARNANDFLASH_H_INC_
#define NDFLASH_CMDQ_FIFO_WIDTH 32
#define NDFLASH_CMDQ_FIFO_DEPTH 8
#define NDFLASH_ECC_FIFO_WIDTH  32
#define NDFLASH_ECC_FIFO_DEPTH  128
#define NDFLASH_AFIFO_WIDTH     32
#define NDFLASH_AFIFO_DEPTH     1024
#define NDFLASH_BFIFO_WIDTH     32
#define NDFLASH_BFIFO_DEPTH     128
#define NAND_APBIF_ADDR_WIDTH   7
#define NAND_APBIF_FIFO_DEPTH   1
#define NAND_DECSTATS_FIFO_DEPTH        32
#define NAND_DECSTATS_FIFO_WIDTH        32
#define NDFLASH_CS_MAX  8
#define NDFLASH_DMA_MAX_BYTES   65536
#define NDFLASH_DMA_PTR_ALIGN   4
#define NDFLASH_CMDQ_MAX_PKT_LENGTH     15
#define NDFLASH_PARITY_SZ_RS_T1_256     4
#define NDFLASH_PARITY_SZ_RS_T4_512     12
#define NDFLASH_PARITY_SZ_RS_T4_1024    20
#define NDFLASH_PARITY_SZ_RS_T4_2048    36
#define NDFLASH_PARITY_SZ_RS_T4_4096    72
#define NDFLASH_PARITY_SZ_RS_T6_512     16
#define NDFLASH_PARITY_SZ_RS_T6_1024    28
#define NDFLASH_PARITY_SZ_RS_T6_2048    56
#define NDFLASH_PARITY_SZ_RS_T6_4096    108
#define NDFLASH_PARITY_SZ_RS_T8_512     20
#define NDFLASH_PARITY_SZ_RS_T8_1024    36
#define NDFLASH_PARITY_SZ_RS_T8_2048    72
#define NDFLASH_PARITY_SZ_RS_T8_4096    144
#define NDFLASH_PARITY_SZ_HAMMING_256   4
#define NDFLASH_PARITY_SZ_HAMMING_512   4
#define NDFLASH_PARITY_SZ_HAMMING_1024  8
#define NDFLASH_PARITY_SZ_HAMMING_2048  16
#define NDFLASH_PARITY_SZ_HAMMING_4096  32
#define NDFLASH_PARITY_SZ_HAMMING_SPARE 4
#define NDFLASH_PARITY_SZ_BCH_T4_512    7
#define NDFLASH_PARITY_SZ_BCH_T8_512    13
#define NDFLASH_PARITY_SZ_BCH_T14_512   23
#define NDFLASH_PARITY_SZ_BCH_T16_512   26
#define NDFLASH_PARITY_SZ_BCH_T24_512   39
#define NAND_PARITY_SZ_BCH_T4_512_512   8
#define NAND_PARITY_SZ_BCH_T8_512_512   14
#define NAND_PARITY_SZ_BCH_T14_512_512  24
#define NAND_PARITY_SZ_BCH_T16_512_512  26
#define NAND_PARITY_SZ_BCH_T24_512_512  40
#define NAND_PARITY_SZ_BCH_T4_1024_1K   8
#define NAND_PARITY_SZ_BCH_T8_1024_1K   14
#define NAND_PARITY_SZ_BCH_T14_1024_1K  26
#define NAND_PARITY_SZ_BCH_T16_1024_1K  28
#define NAND_PARITY_SZ_BCH_T24_1024_1K  42

// Register NAND_COMMAND_0  
#define NAND_COMMAND_0                  _MK_ADDR_CONST(0x0)
#define NAND_COMMAND_0_SECURE                   0x0
#define NAND_COMMAND_0_WORD_COUNT                       0x1
#define NAND_COMMAND_0_RESET_VAL                        _MK_MASK_CONST(0x800004)
#define NAND_COMMAND_0_RESET_MASK                       _MK_MASK_CONST(0xffffffff)
#define NAND_COMMAND_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define NAND_COMMAND_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define NAND_COMMAND_0_READ_MASK                        _MK_MASK_CONST(0xffffffff)
#define NAND_COMMAND_0_WRITE_MASK                       _MK_MASK_CONST(0xffffffff)
#define NAND_COMMAND_0_GO_SHIFT                 _MK_SHIFT_CONST(31)
#define NAND_COMMAND_0_GO_FIELD                 _MK_FIELD_CONST(0x1, NAND_COMMAND_0_GO_SHIFT)
#define NAND_COMMAND_0_GO_RANGE                 31:31
#define NAND_COMMAND_0_GO_WOFFSET                       0x0
#define NAND_COMMAND_0_GO_DEFAULT                       _MK_MASK_CONST(0x0)
#define NAND_COMMAND_0_GO_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define NAND_COMMAND_0_GO_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define NAND_COMMAND_0_GO_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define NAND_COMMAND_0_GO_DISABLE                       _MK_ENUM_CONST(0)
#define NAND_COMMAND_0_GO_ENABLE                        _MK_ENUM_CONST(1)

#define NAND_COMMAND_0_CLE_SHIFT                        _MK_SHIFT_CONST(30)
#define NAND_COMMAND_0_CLE_FIELD                        _MK_FIELD_CONST(0x1, NAND_COMMAND_0_CLE_SHIFT)
#define NAND_COMMAND_0_CLE_RANGE                        30:30
#define NAND_COMMAND_0_CLE_WOFFSET                      0x0
#define NAND_COMMAND_0_CLE_DEFAULT                      _MK_MASK_CONST(0x0)
#define NAND_COMMAND_0_CLE_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define NAND_COMMAND_0_CLE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define NAND_COMMAND_0_CLE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define NAND_COMMAND_0_CLE_DISABLE                      _MK_ENUM_CONST(0)
#define NAND_COMMAND_0_CLE_ENABLE                       _MK_ENUM_CONST(1)

#define NAND_COMMAND_0_ALE_SHIFT                        _MK_SHIFT_CONST(29)
#define NAND_COMMAND_0_ALE_FIELD                        _MK_FIELD_CONST(0x1, NAND_COMMAND_0_ALE_SHIFT)
#define NAND_COMMAND_0_ALE_RANGE                        29:29
#define NAND_COMMAND_0_ALE_WOFFSET                      0x0
#define NAND_COMMAND_0_ALE_DEFAULT                      _MK_MASK_CONST(0x0)
#define NAND_COMMAND_0_ALE_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define NAND_COMMAND_0_ALE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define NAND_COMMAND_0_ALE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define NAND_COMMAND_0_ALE_DISABLE                      _MK_ENUM_CONST(0)
#define NAND_COMMAND_0_ALE_ENABLE                       _MK_ENUM_CONST(1)

#define NAND_COMMAND_0_PIO_SHIFT                        _MK_SHIFT_CONST(28)
#define NAND_COMMAND_0_PIO_FIELD                        _MK_FIELD_CONST(0x1, NAND_COMMAND_0_PIO_SHIFT)
#define NAND_COMMAND_0_PIO_RANGE                        28:28
#define NAND_COMMAND_0_PIO_WOFFSET                      0x0
#define NAND_COMMAND_0_PIO_DEFAULT                      _MK_MASK_CONST(0x0)
#define NAND_COMMAND_0_PIO_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define NAND_COMMAND_0_PIO_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define NAND_COMMAND_0_PIO_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define NAND_COMMAND_0_PIO_DISABLE                      _MK_ENUM_CONST(0)
#define NAND_COMMAND_0_PIO_ENABLE                       _MK_ENUM_CONST(1)

#define NAND_COMMAND_0_TX_SHIFT                 _MK_SHIFT_CONST(27)
#define NAND_COMMAND_0_TX_FIELD                 _MK_FIELD_CONST(0x1, NAND_COMMAND_0_TX_SHIFT)
#define NAND_COMMAND_0_TX_RANGE                 27:27
#define NAND_COMMAND_0_TX_WOFFSET                       0x0
#define NAND_COMMAND_0_TX_DEFAULT                       _MK_MASK_CONST(0x0)
#define NAND_COMMAND_0_TX_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define NAND_COMMAND_0_TX_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define NAND_COMMAND_0_TX_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define NAND_COMMAND_0_TX_DISABLE                       _MK_ENUM_CONST(0)
#define NAND_COMMAND_0_TX_ENABLE                        _MK_ENUM_CONST(1)

#define NAND_COMMAND_0_RX_SHIFT                 _MK_SHIFT_CONST(26)
#define NAND_COMMAND_0_RX_FIELD                 _MK_FIELD_CONST(0x1, NAND_COMMAND_0_RX_SHIFT)
#define NAND_COMMAND_0_RX_RANGE                 26:26
#define NAND_COMMAND_0_RX_WOFFSET                       0x0
#define NAND_COMMAND_0_RX_DEFAULT                       _MK_MASK_CONST(0x0)
#define NAND_COMMAND_0_RX_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define NAND_COMMAND_0_RX_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define NAND_COMMAND_0_RX_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define NAND_COMMAND_0_RX_DISABLE                       _MK_ENUM_CONST(0)
#define NAND_COMMAND_0_RX_ENABLE                        _MK_ENUM_CONST(1)

#define NAND_COMMAND_0_SEC_CMD_SHIFT                    _MK_SHIFT_CONST(25)
#define NAND_COMMAND_0_SEC_CMD_FIELD                    _MK_FIELD_CONST(0x1, NAND_COMMAND_0_SEC_CMD_SHIFT)
#define NAND_COMMAND_0_SEC_CMD_RANGE                    25:25
#define NAND_COMMAND_0_SEC_CMD_WOFFSET                  0x0
#define NAND_COMMAND_0_SEC_CMD_DEFAULT                  _MK_MASK_CONST(0x0)
#define NAND_COMMAND_0_SEC_CMD_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define NAND_COMMAND_0_SEC_CMD_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define NAND_COMMAND_0_SEC_CMD_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define NAND_COMMAND_0_SEC_CMD_DISABLE                  _MK_ENUM_CONST(0)
#define NAND_COMMAND_0_SEC_CMD_ENABLE                   _MK_ENUM_CONST(1)

#define NAND_COMMAND_0_AFT_DAT_SHIFT                    _MK_SHIFT_CONST(24)
#define NAND_COMMAND_0_AFT_DAT_FIELD                    _MK_FIELD_CONST(0x1, NAND_COMMAND_0_AFT_DAT_SHIFT)
#define NAND_COMMAND_0_AFT_DAT_RANGE                    24:24
#define NAND_COMMAND_0_AFT_DAT_WOFFSET                  0x0
#define NAND_COMMAND_0_AFT_DAT_DEFAULT                  _MK_MASK_CONST(0x0)
#define NAND_COMMAND_0_AFT_DAT_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define NAND_COMMAND_0_AFT_DAT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define NAND_COMMAND_0_AFT_DAT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define NAND_COMMAND_0_AFT_DAT_DISABLE                  _MK_ENUM_CONST(0)
#define NAND_COMMAND_0_AFT_DAT_ENABLE                   _MK_ENUM_CONST(1)

#define NAND_COMMAND_0_TRANS_SIZE_SHIFT                 _MK_SHIFT_CONST(20)
#define NAND_COMMAND_0_TRANS_SIZE_FIELD                 _MK_FIELD_CONST(0xf, NAND_COMMAND_0_TRANS_SIZE_SHIFT)
#define NAND_COMMAND_0_TRANS_SIZE_RANGE                 23:20
#define NAND_COMMAND_0_TRANS_SIZE_WOFFSET                       0x0
#define NAND_COMMAND_0_TRANS_SIZE_DEFAULT                       _MK_MASK_CONST(0x8)
#define NAND_COMMAND_0_TRANS_SIZE_DEFAULT_MASK                  _MK_MASK_CONST(0xf)
#define NAND_COMMAND_0_TRANS_SIZE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define NAND_COMMAND_0_TRANS_SIZE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define NAND_COMMAND_0_TRANS_SIZE_BYTES1                        _MK_ENUM_CONST(0)
#define NAND_COMMAND_0_TRANS_SIZE_BYTES2                        _MK_ENUM_CONST(1)
#define NAND_COMMAND_0_TRANS_SIZE_BYTES3                        _MK_ENUM_CONST(2)
#define NAND_COMMAND_0_TRANS_SIZE_BYTES4                        _MK_ENUM_CONST(3)
#define NAND_COMMAND_0_TRANS_SIZE_BYTES5                        _MK_ENUM_CONST(4)
#define NAND_COMMAND_0_TRANS_SIZE_BYTES6                        _MK_ENUM_CONST(5)
#define NAND_COMMAND_0_TRANS_SIZE_BYTES7                        _MK_ENUM_CONST(6)
#define NAND_COMMAND_0_TRANS_SIZE_BYTES8                        _MK_ENUM_CONST(7)
#define NAND_COMMAND_0_TRANS_SIZE_BYTES_PAGE_SIZE_SEL                   _MK_ENUM_CONST(8)

#define NAND_COMMAND_0_A_VALID_SHIFT                    _MK_SHIFT_CONST(19)
#define NAND_COMMAND_0_A_VALID_FIELD                    _MK_FIELD_CONST(0x1, NAND_COMMAND_0_A_VALID_SHIFT)
#define NAND_COMMAND_0_A_VALID_RANGE                    19:19
#define NAND_COMMAND_0_A_VALID_WOFFSET                  0x0
#define NAND_COMMAND_0_A_VALID_DEFAULT                  _MK_MASK_CONST(0x0)
#define NAND_COMMAND_0_A_VALID_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define NAND_COMMAND_0_A_VALID_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define NAND_COMMAND_0_A_VALID_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define NAND_COMMAND_0_A_VALID_DISABLE                  _MK_ENUM_CONST(0)
#define NAND_COMMAND_0_A_VALID_ENABLE                   _MK_ENUM_CONST(1)

#define NAND_COMMAND_0_B_VALID_SHIFT                    _MK_SHIFT_CONST(18)
#define NAND_COMMAND_0_B_VALID_FIELD                    _MK_FIELD_CONST(0x1, NAND_COMMAND_0_B_VALID_SHIFT)
#define NAND_COMMAND_0_B_VALID_RANGE                    18:18
#define NAND_COMMAND_0_B_VALID_WOFFSET                  0x0
#define NAND_COMMAND_0_B_VALID_DEFAULT                  _MK_MASK_CONST(0x0)
#define NAND_COMMAND_0_B_VALID_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define NAND_COMMAND_0_B_VALID_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define NAND_COMMAND_0_B_VALID_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define NAND_COMMAND_0_B_VALID_DISABLE                  _MK_ENUM_CONST(0)
#define NAND_COMMAND_0_B_VALID_ENABLE                   _MK_ENUM_CONST(1)

#define NAND_COMMAND_0_RD_STATUS_CHK_SHIFT                      _MK_SHIFT_CONST(17)
#define NAND_COMMAND_0_RD_STATUS_CHK_FIELD                      _MK_FIELD_CONST(0x1, NAND_COMMAND_0_RD_STATUS_CHK_SHIFT)
#define NAND_COMMAND_0_RD_STATUS_CHK_RANGE                      17:17
#define NAND_COMMAND_0_RD_STATUS_CHK_WOFFSET                    0x0
#define NAND_COMMAND_0_RD_STATUS_CHK_DEFAULT                    _MK_MASK_CONST(0x0)
#define NAND_COMMAND_0_RD_STATUS_CHK_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define NAND_COMMAND_0_RD_STATUS_CHK_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define NAND_COMMAND_0_RD_STATUS_CHK_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NAND_COMMAND_0_RD_STATUS_CHK_DISABLE                    _MK_ENUM_CONST(0)
#define NAND_COMMAND_0_RD_STATUS_CHK_ENABLE                     _MK_ENUM_CONST(1)

#define NAND_COMMAND_0_RBSY_CHK_SHIFT                   _MK_SHIFT_CONST(16)
#define NAND_COMMAND_0_RBSY_CHK_FIELD                   _MK_FIELD_CONST(0x1, NAND_COMMAND_0_RBSY_CHK_SHIFT)
#define NAND_COMMAND_0_RBSY_CHK_RANGE                   16:16
#define NAND_COMMAND_0_RBSY_CHK_WOFFSET                 0x0
#define NAND_COMMAND_0_RBSY_CHK_DEFAULT                 _MK_MASK_CONST(0x0)
#define NAND_COMMAND_0_RBSY_CHK_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define NAND_COMMAND_0_RBSY_CHK_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define NAND_COMMAND_0_RBSY_CHK_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define NAND_COMMAND_0_RBSY_CHK_DISABLE                 _MK_ENUM_CONST(0)
#define NAND_COMMAND_0_RBSY_CHK_ENABLE                  _MK_ENUM_CONST(1)

#define NAND_COMMAND_0_CE7_SHIFT                        _MK_SHIFT_CONST(15)
#define NAND_COMMAND_0_CE7_FIELD                        _MK_FIELD_CONST(0x1, NAND_COMMAND_0_CE7_SHIFT)
#define NAND_COMMAND_0_CE7_RANGE                        15:15
#define NAND_COMMAND_0_CE7_WOFFSET                      0x0
#define NAND_COMMAND_0_CE7_DEFAULT                      _MK_MASK_CONST(0x0)
#define NAND_COMMAND_0_CE7_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define NAND_COMMAND_0_CE7_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define NAND_COMMAND_0_CE7_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define NAND_COMMAND_0_CE7_DISABLE                      _MK_ENUM_CONST(0)
#define NAND_COMMAND_0_CE7_ENABLE                       _MK_ENUM_CONST(1)

#define NAND_COMMAND_0_CE6_SHIFT                        _MK_SHIFT_CONST(14)
#define NAND_COMMAND_0_CE6_FIELD                        _MK_FIELD_CONST(0x1, NAND_COMMAND_0_CE6_SHIFT)
#define NAND_COMMAND_0_CE6_RANGE                        14:14
#define NAND_COMMAND_0_CE6_WOFFSET                      0x0
#define NAND_COMMAND_0_CE6_DEFAULT                      _MK_MASK_CONST(0x0)
#define NAND_COMMAND_0_CE6_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define NAND_COMMAND_0_CE6_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define NAND_COMMAND_0_CE6_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define NAND_COMMAND_0_CE6_DISABLE                      _MK_ENUM_CONST(0)
#define NAND_COMMAND_0_CE6_ENABLE                       _MK_ENUM_CONST(1)

#define NAND_COMMAND_0_CE5_SHIFT                        _MK_SHIFT_CONST(13)
#define NAND_COMMAND_0_CE5_FIELD                        _MK_FIELD_CONST(0x1, NAND_COMMAND_0_CE5_SHIFT)
#define NAND_COMMAND_0_CE5_RANGE                        13:13
#define NAND_COMMAND_0_CE5_WOFFSET                      0x0
#define NAND_COMMAND_0_CE5_DEFAULT                      _MK_MASK_CONST(0x0)
#define NAND_COMMAND_0_CE5_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define NAND_COMMAND_0_CE5_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define NAND_COMMAND_0_CE5_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define NAND_COMMAND_0_CE5_DISABLE                      _MK_ENUM_CONST(0)
#define NAND_COMMAND_0_CE5_ENABLE                       _MK_ENUM_CONST(1)

#define NAND_COMMAND_0_CE4_SHIFT                        _MK_SHIFT_CONST(12)
#define NAND_COMMAND_0_CE4_FIELD                        _MK_FIELD_CONST(0x1, NAND_COMMAND_0_CE4_SHIFT)
#define NAND_COMMAND_0_CE4_RANGE                        12:12
#define NAND_COMMAND_0_CE4_WOFFSET                      0x0
#define NAND_COMMAND_0_CE4_DEFAULT                      _MK_MASK_CONST(0x0)
#define NAND_COMMAND_0_CE4_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define NAND_COMMAND_0_CE4_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define NAND_COMMAND_0_CE4_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define NAND_COMMAND_0_CE4_DISABLE                      _MK_ENUM_CONST(0)
#define NAND_COMMAND_0_CE4_ENABLE                       _MK_ENUM_CONST(1)

#define NAND_COMMAND_0_CE3_SHIFT                        _MK_SHIFT_CONST(11)
#define NAND_COMMAND_0_CE3_FIELD                        _MK_FIELD_CONST(0x1, NAND_COMMAND_0_CE3_SHIFT)
#define NAND_COMMAND_0_CE3_RANGE                        11:11
#define NAND_COMMAND_0_CE3_WOFFSET                      0x0
#define NAND_COMMAND_0_CE3_DEFAULT                      _MK_MASK_CONST(0x0)
#define NAND_COMMAND_0_CE3_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define NAND_COMMAND_0_CE3_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define NAND_COMMAND_0_CE3_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define NAND_COMMAND_0_CE3_DISABLE                      _MK_ENUM_CONST(0)
#define NAND_COMMAND_0_CE3_ENABLE                       _MK_ENUM_CONST(1)

#define NAND_COMMAND_0_CE2_SHIFT                        _MK_SHIFT_CONST(10)
#define NAND_COMMAND_0_CE2_FIELD                        _MK_FIELD_CONST(0x1, NAND_COMMAND_0_CE2_SHIFT)
#define NAND_COMMAND_0_CE2_RANGE                        10:10
#define NAND_COMMAND_0_CE2_WOFFSET                      0x0
#define NAND_COMMAND_0_CE2_DEFAULT                      _MK_MASK_CONST(0x0)
#define NAND_COMMAND_0_CE2_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define NAND_COMMAND_0_CE2_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define NAND_COMMAND_0_CE2_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define NAND_COMMAND_0_CE2_DISABLE                      _MK_ENUM_CONST(0)
#define NAND_COMMAND_0_CE2_ENABLE                       _MK_ENUM_CONST(1)

#define NAND_COMMAND_0_CE1_SHIFT                        _MK_SHIFT_CONST(9)
#define NAND_COMMAND_0_CE1_FIELD                        _MK_FIELD_CONST(0x1, NAND_COMMAND_0_CE1_SHIFT)
#define NAND_COMMAND_0_CE1_RANGE                        9:9
#define NAND_COMMAND_0_CE1_WOFFSET                      0x0
#define NAND_COMMAND_0_CE1_DEFAULT                      _MK_MASK_CONST(0x0)
#define NAND_COMMAND_0_CE1_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define NAND_COMMAND_0_CE1_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define NAND_COMMAND_0_CE1_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define NAND_COMMAND_0_CE1_DISABLE                      _MK_ENUM_CONST(0)
#define NAND_COMMAND_0_CE1_ENABLE                       _MK_ENUM_CONST(1)

#define NAND_COMMAND_0_CE0_SHIFT                        _MK_SHIFT_CONST(8)
#define NAND_COMMAND_0_CE0_FIELD                        _MK_FIELD_CONST(0x1, NAND_COMMAND_0_CE0_SHIFT)
#define NAND_COMMAND_0_CE0_RANGE                        8:8
#define NAND_COMMAND_0_CE0_WOFFSET                      0x0
#define NAND_COMMAND_0_CE0_DEFAULT                      _MK_MASK_CONST(0x0)
#define NAND_COMMAND_0_CE0_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define NAND_COMMAND_0_CE0_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define NAND_COMMAND_0_CE0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define NAND_COMMAND_0_CE0_DISABLE                      _MK_ENUM_CONST(0)
#define NAND_COMMAND_0_CE0_ENABLE                       _MK_ENUM_CONST(1)

#define NAND_COMMAND_0_RD_STATUS_END_SHIFT                      _MK_SHIFT_CONST(7)
#define NAND_COMMAND_0_RD_STATUS_END_FIELD                      _MK_FIELD_CONST(0x1, NAND_COMMAND_0_RD_STATUS_END_SHIFT)
#define NAND_COMMAND_0_RD_STATUS_END_RANGE                      7:7
#define NAND_COMMAND_0_RD_STATUS_END_WOFFSET                    0x0
#define NAND_COMMAND_0_RD_STATUS_END_DEFAULT                    _MK_MASK_CONST(0x0)
#define NAND_COMMAND_0_RD_STATUS_END_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define NAND_COMMAND_0_RD_STATUS_END_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define NAND_COMMAND_0_RD_STATUS_END_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NAND_COMMAND_0_RD_STATUS_END_DISABLE                    _MK_ENUM_CONST(0)
#define NAND_COMMAND_0_RD_STATUS_END_ENABLE                     _MK_ENUM_CONST(1)

#define NAND_COMMAND_0_WAIT_RBSY_LOW_SHIFT                      _MK_SHIFT_CONST(6)
#define NAND_COMMAND_0_WAIT_RBSY_LOW_FIELD                      _MK_FIELD_CONST(0x1, NAND_COMMAND_0_WAIT_RBSY_LOW_SHIFT)
#define NAND_COMMAND_0_WAIT_RBSY_LOW_RANGE                      6:6
#define NAND_COMMAND_0_WAIT_RBSY_LOW_WOFFSET                    0x0
#define NAND_COMMAND_0_WAIT_RBSY_LOW_DEFAULT                    _MK_MASK_CONST(0x0)
#define NAND_COMMAND_0_WAIT_RBSY_LOW_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define NAND_COMMAND_0_WAIT_RBSY_LOW_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define NAND_COMMAND_0_WAIT_RBSY_LOW_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NAND_COMMAND_0_WAIT_RBSY_LOW_DISABLE                    _MK_ENUM_CONST(0)
#define NAND_COMMAND_0_WAIT_RBSY_LOW_ENABLE                     _MK_ENUM_CONST(1)

#define NAND_COMMAND_0_CLE_BYTE_SIZE_SHIFT                      _MK_SHIFT_CONST(4)
#define NAND_COMMAND_0_CLE_BYTE_SIZE_FIELD                      _MK_FIELD_CONST(0x3, NAND_COMMAND_0_CLE_BYTE_SIZE_SHIFT)
#define NAND_COMMAND_0_CLE_BYTE_SIZE_RANGE                      5:4
#define NAND_COMMAND_0_CLE_BYTE_SIZE_WOFFSET                    0x0
#define NAND_COMMAND_0_CLE_BYTE_SIZE_DEFAULT                    _MK_MASK_CONST(0x0)
#define NAND_COMMAND_0_CLE_BYTE_SIZE_DEFAULT_MASK                       _MK_MASK_CONST(0x3)
#define NAND_COMMAND_0_CLE_BYTE_SIZE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define NAND_COMMAND_0_CLE_BYTE_SIZE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NAND_COMMAND_0_CLE_BYTE_SIZE_CLE_BYTES1                 _MK_ENUM_CONST(0)
#define NAND_COMMAND_0_CLE_BYTE_SIZE_CLE_BYTES2                 _MK_ENUM_CONST(1)
#define NAND_COMMAND_0_CLE_BYTE_SIZE_CLE_BYTES3                 _MK_ENUM_CONST(2)
#define NAND_COMMAND_0_CLE_BYTE_SIZE_CLE_BYTES4                 _MK_ENUM_CONST(3)

#define NAND_COMMAND_0_ALE_BYTE_SIZE_SHIFT                      _MK_SHIFT_CONST(0)
#define NAND_COMMAND_0_ALE_BYTE_SIZE_FIELD                      _MK_FIELD_CONST(0xf, NAND_COMMAND_0_ALE_BYTE_SIZE_SHIFT)
#define NAND_COMMAND_0_ALE_BYTE_SIZE_RANGE                      3:0
#define NAND_COMMAND_0_ALE_BYTE_SIZE_WOFFSET                    0x0
#define NAND_COMMAND_0_ALE_BYTE_SIZE_DEFAULT                    _MK_MASK_CONST(0x4)
#define NAND_COMMAND_0_ALE_BYTE_SIZE_DEFAULT_MASK                       _MK_MASK_CONST(0xf)
#define NAND_COMMAND_0_ALE_BYTE_SIZE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define NAND_COMMAND_0_ALE_BYTE_SIZE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NAND_COMMAND_0_ALE_BYTE_SIZE_ALE_BYTES1                 _MK_ENUM_CONST(0)
#define NAND_COMMAND_0_ALE_BYTE_SIZE_ALE_BYTES2                 _MK_ENUM_CONST(1)
#define NAND_COMMAND_0_ALE_BYTE_SIZE_ALE_BYTES3                 _MK_ENUM_CONST(2)
#define NAND_COMMAND_0_ALE_BYTE_SIZE_ALE_BYTES4                 _MK_ENUM_CONST(3)
#define NAND_COMMAND_0_ALE_BYTE_SIZE_ALE_BYTES5                 _MK_ENUM_CONST(4)
#define NAND_COMMAND_0_ALE_BYTE_SIZE_ALE_BYTES6                 _MK_ENUM_CONST(5)
#define NAND_COMMAND_0_ALE_BYTE_SIZE_ALE_BYTES7                 _MK_ENUM_CONST(6)
#define NAND_COMMAND_0_ALE_BYTE_SIZE_ALE_BYTES8                 _MK_ENUM_CONST(7)
#define NAND_COMMAND_0_ALE_BYTE_SIZE_ALE_BYTES9                 _MK_ENUM_CONST(8)
#define NAND_COMMAND_0_ALE_BYTE_SIZE_ALE_BYTES10                        _MK_ENUM_CONST(9)
#define NAND_COMMAND_0_ALE_BYTE_SIZE_ALE_BYTES11                        _MK_ENUM_CONST(10)
#define NAND_COMMAND_0_ALE_BYTE_SIZE_ALE_BYTES12                        _MK_ENUM_CONST(11)
#define NAND_COMMAND_0_ALE_BYTE_SIZE_ALE_BYTES13                        _MK_ENUM_CONST(12)
#define NAND_COMMAND_0_ALE_BYTE_SIZE_ALE_BYTES14                        _MK_ENUM_CONST(13)
#define NAND_COMMAND_0_ALE_BYTE_SIZE_ALE_BYTES15                        _MK_ENUM_CONST(14)
#define NAND_COMMAND_0_ALE_BYTE_SIZE_ALE_BYTES16                        _MK_ENUM_CONST(15)


// Register NAND_STATUS_0  
#define NAND_STATUS_0                   _MK_ADDR_CONST(0x4)
#define NAND_STATUS_0_SECURE                    0x0
#define NAND_STATUS_0_WORD_COUNT                        0x1
#define NAND_STATUS_0_RESET_VAL                         _MK_MASK_CONST(0x1)
#define NAND_STATUS_0_RESET_MASK                        _MK_MASK_CONST(0xffc1)
#define NAND_STATUS_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define NAND_STATUS_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define NAND_STATUS_0_READ_MASK                         _MK_MASK_CONST(0xffc1)
#define NAND_STATUS_0_WRITE_MASK                        _MK_MASK_CONST(0x0)
#define NAND_STATUS_0_RBSY7_SHIFT                       _MK_SHIFT_CONST(15)
#define NAND_STATUS_0_RBSY7_FIELD                       _MK_FIELD_CONST(0x1, NAND_STATUS_0_RBSY7_SHIFT)
#define NAND_STATUS_0_RBSY7_RANGE                       15:15
#define NAND_STATUS_0_RBSY7_WOFFSET                     0x0
#define NAND_STATUS_0_RBSY7_DEFAULT                     _MK_MASK_CONST(0x0)
#define NAND_STATUS_0_RBSY7_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define NAND_STATUS_0_RBSY7_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define NAND_STATUS_0_RBSY7_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define NAND_STATUS_0_RBSY6_SHIFT                       _MK_SHIFT_CONST(14)
#define NAND_STATUS_0_RBSY6_FIELD                       _MK_FIELD_CONST(0x1, NAND_STATUS_0_RBSY6_SHIFT)
#define NAND_STATUS_0_RBSY6_RANGE                       14:14
#define NAND_STATUS_0_RBSY6_WOFFSET                     0x0
#define NAND_STATUS_0_RBSY6_DEFAULT                     _MK_MASK_CONST(0x0)
#define NAND_STATUS_0_RBSY6_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define NAND_STATUS_0_RBSY6_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define NAND_STATUS_0_RBSY6_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define NAND_STATUS_0_RBSY5_SHIFT                       _MK_SHIFT_CONST(13)
#define NAND_STATUS_0_RBSY5_FIELD                       _MK_FIELD_CONST(0x1, NAND_STATUS_0_RBSY5_SHIFT)
#define NAND_STATUS_0_RBSY5_RANGE                       13:13
#define NAND_STATUS_0_RBSY5_WOFFSET                     0x0
#define NAND_STATUS_0_RBSY5_DEFAULT                     _MK_MASK_CONST(0x0)
#define NAND_STATUS_0_RBSY5_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define NAND_STATUS_0_RBSY5_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define NAND_STATUS_0_RBSY5_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define NAND_STATUS_0_RBSY4_SHIFT                       _MK_SHIFT_CONST(12)
#define NAND_STATUS_0_RBSY4_FIELD                       _MK_FIELD_CONST(0x1, NAND_STATUS_0_RBSY4_SHIFT)
#define NAND_STATUS_0_RBSY4_RANGE                       12:12
#define NAND_STATUS_0_RBSY4_WOFFSET                     0x0
#define NAND_STATUS_0_RBSY4_DEFAULT                     _MK_MASK_CONST(0x0)
#define NAND_STATUS_0_RBSY4_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define NAND_STATUS_0_RBSY4_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define NAND_STATUS_0_RBSY4_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define NAND_STATUS_0_RBSY3_SHIFT                       _MK_SHIFT_CONST(11)
#define NAND_STATUS_0_RBSY3_FIELD                       _MK_FIELD_CONST(0x1, NAND_STATUS_0_RBSY3_SHIFT)
#define NAND_STATUS_0_RBSY3_RANGE                       11:11
#define NAND_STATUS_0_RBSY3_WOFFSET                     0x0
#define NAND_STATUS_0_RBSY3_DEFAULT                     _MK_MASK_CONST(0x0)
#define NAND_STATUS_0_RBSY3_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define NAND_STATUS_0_RBSY3_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define NAND_STATUS_0_RBSY3_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define NAND_STATUS_0_RBSY2_SHIFT                       _MK_SHIFT_CONST(10)
#define NAND_STATUS_0_RBSY2_FIELD                       _MK_FIELD_CONST(0x1, NAND_STATUS_0_RBSY2_SHIFT)
#define NAND_STATUS_0_RBSY2_RANGE                       10:10
#define NAND_STATUS_0_RBSY2_WOFFSET                     0x0
#define NAND_STATUS_0_RBSY2_DEFAULT                     _MK_MASK_CONST(0x0)
#define NAND_STATUS_0_RBSY2_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define NAND_STATUS_0_RBSY2_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define NAND_STATUS_0_RBSY2_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define NAND_STATUS_0_RBSY1_SHIFT                       _MK_SHIFT_CONST(9)
#define NAND_STATUS_0_RBSY1_FIELD                       _MK_FIELD_CONST(0x1, NAND_STATUS_0_RBSY1_SHIFT)
#define NAND_STATUS_0_RBSY1_RANGE                       9:9
#define NAND_STATUS_0_RBSY1_WOFFSET                     0x0
#define NAND_STATUS_0_RBSY1_DEFAULT                     _MK_MASK_CONST(0x0)
#define NAND_STATUS_0_RBSY1_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define NAND_STATUS_0_RBSY1_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define NAND_STATUS_0_RBSY1_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define NAND_STATUS_0_RBSY0_SHIFT                       _MK_SHIFT_CONST(8)
#define NAND_STATUS_0_RBSY0_FIELD                       _MK_FIELD_CONST(0x1, NAND_STATUS_0_RBSY0_SHIFT)
#define NAND_STATUS_0_RBSY0_RANGE                       8:8
#define NAND_STATUS_0_RBSY0_WOFFSET                     0x0
#define NAND_STATUS_0_RBSY0_DEFAULT                     _MK_MASK_CONST(0x0)
#define NAND_STATUS_0_RBSY0_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define NAND_STATUS_0_RBSY0_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define NAND_STATUS_0_RBSY0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define NAND_STATUS_0_WR_ACT_SHIFT                      _MK_SHIFT_CONST(7)
#define NAND_STATUS_0_WR_ACT_FIELD                      _MK_FIELD_CONST(0x1, NAND_STATUS_0_WR_ACT_SHIFT)
#define NAND_STATUS_0_WR_ACT_RANGE                      7:7
#define NAND_STATUS_0_WR_ACT_WOFFSET                    0x0
#define NAND_STATUS_0_WR_ACT_DEFAULT                    _MK_MASK_CONST(0x0)
#define NAND_STATUS_0_WR_ACT_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define NAND_STATUS_0_WR_ACT_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define NAND_STATUS_0_WR_ACT_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define NAND_STATUS_0_RD_ACT_SHIFT                      _MK_SHIFT_CONST(6)
#define NAND_STATUS_0_RD_ACT_FIELD                      _MK_FIELD_CONST(0x1, NAND_STATUS_0_RD_ACT_SHIFT)
#define NAND_STATUS_0_RD_ACT_RANGE                      6:6
#define NAND_STATUS_0_RD_ACT_WOFFSET                    0x0
#define NAND_STATUS_0_RD_ACT_DEFAULT                    _MK_MASK_CONST(0x0)
#define NAND_STATUS_0_RD_ACT_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define NAND_STATUS_0_RD_ACT_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define NAND_STATUS_0_RD_ACT_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define NAND_STATUS_0_ISEMPTY_SHIFT                     _MK_SHIFT_CONST(0)
#define NAND_STATUS_0_ISEMPTY_FIELD                     _MK_FIELD_CONST(0x1, NAND_STATUS_0_ISEMPTY_SHIFT)
#define NAND_STATUS_0_ISEMPTY_RANGE                     0:0
#define NAND_STATUS_0_ISEMPTY_WOFFSET                   0x0
#define NAND_STATUS_0_ISEMPTY_DEFAULT                   _MK_MASK_CONST(0x1)
#define NAND_STATUS_0_ISEMPTY_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define NAND_STATUS_0_ISEMPTY_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define NAND_STATUS_0_ISEMPTY_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register NAND_ISR_0  
#define NAND_ISR_0                      _MK_ADDR_CONST(0x8)
#define NAND_ISR_0_SECURE                       0x0
#define NAND_ISR_0_WORD_COUNT                   0x1
#define NAND_ISR_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define NAND_ISR_0_RESET_MASK                   _MK_MASK_CONST(0x8000fffc)
#define NAND_ISR_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define NAND_ISR_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define NAND_ISR_0_READ_MASK                    _MK_MASK_CONST(0x8100fffc)
#define NAND_ISR_0_WRITE_MASK                   _MK_MASK_CONST(0x8000fffc)
#define NAND_ISR_0_ABORT_DONE_SHIFT                     _MK_SHIFT_CONST(31)
#define NAND_ISR_0_ABORT_DONE_FIELD                     _MK_FIELD_CONST(0x1, NAND_ISR_0_ABORT_DONE_SHIFT)
#define NAND_ISR_0_ABORT_DONE_RANGE                     31:31
#define NAND_ISR_0_ABORT_DONE_WOFFSET                   0x0
#define NAND_ISR_0_ABORT_DONE_DEFAULT                   _MK_MASK_CONST(0x0)
#define NAND_ISR_0_ABORT_DONE_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define NAND_ISR_0_ABORT_DONE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define NAND_ISR_0_ABORT_DONE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define NAND_ISR_0_CORRFAIL_ERR_SHIFT                   _MK_SHIFT_CONST(24)
#define NAND_ISR_0_CORRFAIL_ERR_FIELD                   _MK_FIELD_CONST(0x1, NAND_ISR_0_CORRFAIL_ERR_SHIFT)
#define NAND_ISR_0_CORRFAIL_ERR_RANGE                   24:24
#define NAND_ISR_0_CORRFAIL_ERR_WOFFSET                 0x0
#define NAND_ISR_0_CORRFAIL_ERR_DEFAULT                 _MK_MASK_CONST(0x0)
#define NAND_ISR_0_CORRFAIL_ERR_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NAND_ISR_0_CORRFAIL_ERR_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define NAND_ISR_0_CORRFAIL_ERR_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define NAND_ISR_0_IS_RBSY7_SHIFT                       _MK_SHIFT_CONST(15)
#define NAND_ISR_0_IS_RBSY7_FIELD                       _MK_FIELD_CONST(0x1, NAND_ISR_0_IS_RBSY7_SHIFT)
#define NAND_ISR_0_IS_RBSY7_RANGE                       15:15
#define NAND_ISR_0_IS_RBSY7_WOFFSET                     0x0
#define NAND_ISR_0_IS_RBSY7_DEFAULT                     _MK_MASK_CONST(0x0)
#define NAND_ISR_0_IS_RBSY7_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define NAND_ISR_0_IS_RBSY7_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define NAND_ISR_0_IS_RBSY7_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define NAND_ISR_0_IS_RBSY6_SHIFT                       _MK_SHIFT_CONST(14)
#define NAND_ISR_0_IS_RBSY6_FIELD                       _MK_FIELD_CONST(0x1, NAND_ISR_0_IS_RBSY6_SHIFT)
#define NAND_ISR_0_IS_RBSY6_RANGE                       14:14
#define NAND_ISR_0_IS_RBSY6_WOFFSET                     0x0
#define NAND_ISR_0_IS_RBSY6_DEFAULT                     _MK_MASK_CONST(0x0)
#define NAND_ISR_0_IS_RBSY6_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define NAND_ISR_0_IS_RBSY6_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define NAND_ISR_0_IS_RBSY6_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define NAND_ISR_0_IS_RBSY5_SHIFT                       _MK_SHIFT_CONST(13)
#define NAND_ISR_0_IS_RBSY5_FIELD                       _MK_FIELD_CONST(0x1, NAND_ISR_0_IS_RBSY5_SHIFT)
#define NAND_ISR_0_IS_RBSY5_RANGE                       13:13
#define NAND_ISR_0_IS_RBSY5_WOFFSET                     0x0
#define NAND_ISR_0_IS_RBSY5_DEFAULT                     _MK_MASK_CONST(0x0)
#define NAND_ISR_0_IS_RBSY5_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define NAND_ISR_0_IS_RBSY5_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define NAND_ISR_0_IS_RBSY5_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define NAND_ISR_0_IS_RBSY4_SHIFT                       _MK_SHIFT_CONST(12)
#define NAND_ISR_0_IS_RBSY4_FIELD                       _MK_FIELD_CONST(0x1, NAND_ISR_0_IS_RBSY4_SHIFT)
#define NAND_ISR_0_IS_RBSY4_RANGE                       12:12
#define NAND_ISR_0_IS_RBSY4_WOFFSET                     0x0
#define NAND_ISR_0_IS_RBSY4_DEFAULT                     _MK_MASK_CONST(0x0)
#define NAND_ISR_0_IS_RBSY4_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define NAND_ISR_0_IS_RBSY4_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define NAND_ISR_0_IS_RBSY4_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define NAND_ISR_0_IS_RBSY3_SHIFT                       _MK_SHIFT_CONST(11)
#define NAND_ISR_0_IS_RBSY3_FIELD                       _MK_FIELD_CONST(0x1, NAND_ISR_0_IS_RBSY3_SHIFT)
#define NAND_ISR_0_IS_RBSY3_RANGE                       11:11
#define NAND_ISR_0_IS_RBSY3_WOFFSET                     0x0
#define NAND_ISR_0_IS_RBSY3_DEFAULT                     _MK_MASK_CONST(0x0)
#define NAND_ISR_0_IS_RBSY3_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define NAND_ISR_0_IS_RBSY3_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define NAND_ISR_0_IS_RBSY3_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define NAND_ISR_0_IS_RBSY2_SHIFT                       _MK_SHIFT_CONST(10)
#define NAND_ISR_0_IS_RBSY2_FIELD                       _MK_FIELD_CONST(0x1, NAND_ISR_0_IS_RBSY2_SHIFT)
#define NAND_ISR_0_IS_RBSY2_RANGE                       10:10
#define NAND_ISR_0_IS_RBSY2_WOFFSET                     0x0
#define NAND_ISR_0_IS_RBSY2_DEFAULT                     _MK_MASK_CONST(0x0)
#define NAND_ISR_0_IS_RBSY2_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define NAND_ISR_0_IS_RBSY2_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define NAND_ISR_0_IS_RBSY2_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define NAND_ISR_0_IS_RBSY1_SHIFT                       _MK_SHIFT_CONST(9)
#define NAND_ISR_0_IS_RBSY1_FIELD                       _MK_FIELD_CONST(0x1, NAND_ISR_0_IS_RBSY1_SHIFT)
#define NAND_ISR_0_IS_RBSY1_RANGE                       9:9
#define NAND_ISR_0_IS_RBSY1_WOFFSET                     0x0
#define NAND_ISR_0_IS_RBSY1_DEFAULT                     _MK_MASK_CONST(0x0)
#define NAND_ISR_0_IS_RBSY1_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define NAND_ISR_0_IS_RBSY1_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define NAND_ISR_0_IS_RBSY1_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define NAND_ISR_0_IS_RBSY0_SHIFT                       _MK_SHIFT_CONST(8)
#define NAND_ISR_0_IS_RBSY0_FIELD                       _MK_FIELD_CONST(0x1, NAND_ISR_0_IS_RBSY0_SHIFT)
#define NAND_ISR_0_IS_RBSY0_RANGE                       8:8
#define NAND_ISR_0_IS_RBSY0_WOFFSET                     0x0
#define NAND_ISR_0_IS_RBSY0_DEFAULT                     _MK_MASK_CONST(0x0)
#define NAND_ISR_0_IS_RBSY0_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define NAND_ISR_0_IS_RBSY0_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define NAND_ISR_0_IS_RBSY0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define NAND_ISR_0_IS_UND_SHIFT                 _MK_SHIFT_CONST(7)
#define NAND_ISR_0_IS_UND_FIELD                 _MK_FIELD_CONST(0x1, NAND_ISR_0_IS_UND_SHIFT)
#define NAND_ISR_0_IS_UND_RANGE                 7:7
#define NAND_ISR_0_IS_UND_WOFFSET                       0x0
#define NAND_ISR_0_IS_UND_DEFAULT                       _MK_MASK_CONST(0x0)
#define NAND_ISR_0_IS_UND_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define NAND_ISR_0_IS_UND_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define NAND_ISR_0_IS_UND_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define NAND_ISR_0_IS_OVR_SHIFT                 _MK_SHIFT_CONST(6)
#define NAND_ISR_0_IS_OVR_FIELD                 _MK_FIELD_CONST(0x1, NAND_ISR_0_IS_OVR_SHIFT)
#define NAND_ISR_0_IS_OVR_RANGE                 6:6
#define NAND_ISR_0_IS_OVR_WOFFSET                       0x0
#define NAND_ISR_0_IS_OVR_DEFAULT                       _MK_MASK_CONST(0x0)
#define NAND_ISR_0_IS_OVR_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define NAND_ISR_0_IS_OVR_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define NAND_ISR_0_IS_OVR_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define NAND_ISR_0_IS_CMD_DONE_SHIFT                    _MK_SHIFT_CONST(5)
#define NAND_ISR_0_IS_CMD_DONE_FIELD                    _MK_FIELD_CONST(0x1, NAND_ISR_0_IS_CMD_DONE_SHIFT)
#define NAND_ISR_0_IS_CMD_DONE_RANGE                    5:5
#define NAND_ISR_0_IS_CMD_DONE_WOFFSET                  0x0
#define NAND_ISR_0_IS_CMD_DONE_DEFAULT                  _MK_MASK_CONST(0x0)
#define NAND_ISR_0_IS_CMD_DONE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define NAND_ISR_0_IS_CMD_DONE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define NAND_ISR_0_IS_CMD_DONE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define NAND_ISR_0_IS_ECC_ERR_SHIFT                     _MK_SHIFT_CONST(4)
#define NAND_ISR_0_IS_ECC_ERR_FIELD                     _MK_FIELD_CONST(0x1, NAND_ISR_0_IS_ECC_ERR_SHIFT)
#define NAND_ISR_0_IS_ECC_ERR_RANGE                     4:4
#define NAND_ISR_0_IS_ECC_ERR_WOFFSET                   0x0
#define NAND_ISR_0_IS_ECC_ERR_DEFAULT                   _MK_MASK_CONST(0x0)
#define NAND_ISR_0_IS_ECC_ERR_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define NAND_ISR_0_IS_ECC_ERR_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define NAND_ISR_0_IS_ECC_ERR_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define NAND_ISR_0_IS_LL_DONE_SHIFT                     _MK_SHIFT_CONST(3)
#define NAND_ISR_0_IS_LL_DONE_FIELD                     _MK_FIELD_CONST(0x1, NAND_ISR_0_IS_LL_DONE_SHIFT)
#define NAND_ISR_0_IS_LL_DONE_RANGE                     3:3
#define NAND_ISR_0_IS_LL_DONE_WOFFSET                   0x0
#define NAND_ISR_0_IS_LL_DONE_DEFAULT                   _MK_MASK_CONST(0x0)
#define NAND_ISR_0_IS_LL_DONE_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define NAND_ISR_0_IS_LL_DONE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define NAND_ISR_0_IS_LL_DONE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define NAND_ISR_0_IS_LL_ERR_SHIFT                      _MK_SHIFT_CONST(2)
#define NAND_ISR_0_IS_LL_ERR_FIELD                      _MK_FIELD_CONST(0x1, NAND_ISR_0_IS_LL_ERR_SHIFT)
#define NAND_ISR_0_IS_LL_ERR_RANGE                      2:2
#define NAND_ISR_0_IS_LL_ERR_WOFFSET                    0x0
#define NAND_ISR_0_IS_LL_ERR_DEFAULT                    _MK_MASK_CONST(0x0)
#define NAND_ISR_0_IS_LL_ERR_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define NAND_ISR_0_IS_LL_ERR_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define NAND_ISR_0_IS_LL_ERR_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register NAND_IER_0  
#define NAND_IER_0                      _MK_ADDR_CONST(0xc)
#define NAND_IER_0_SECURE                       0x0
#define NAND_IER_0_WORD_COUNT                   0x1
#define NAND_IER_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define NAND_IER_0_RESET_MASK                   _MK_MASK_CONST(0x800ffffd)
#define NAND_IER_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define NAND_IER_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define NAND_IER_0_READ_MASK                    _MK_MASK_CONST(0x800ffffd)
#define NAND_IER_0_WRITE_MASK                   _MK_MASK_CONST(0x800ffffd)
#define NAND_IER_0_ABORT_DONE_SHIFT                     _MK_SHIFT_CONST(31)
#define NAND_IER_0_ABORT_DONE_FIELD                     _MK_FIELD_CONST(0x1, NAND_IER_0_ABORT_DONE_SHIFT)
#define NAND_IER_0_ABORT_DONE_RANGE                     31:31
#define NAND_IER_0_ABORT_DONE_WOFFSET                   0x0
#define NAND_IER_0_ABORT_DONE_DEFAULT                   _MK_MASK_CONST(0x0)
#define NAND_IER_0_ABORT_DONE_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define NAND_IER_0_ABORT_DONE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define NAND_IER_0_ABORT_DONE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define NAND_IER_0_ERR_TRIG_VAL_SHIFT                   _MK_SHIFT_CONST(16)
#define NAND_IER_0_ERR_TRIG_VAL_FIELD                   _MK_FIELD_CONST(0xf, NAND_IER_0_ERR_TRIG_VAL_SHIFT)
#define NAND_IER_0_ERR_TRIG_VAL_RANGE                   19:16
#define NAND_IER_0_ERR_TRIG_VAL_WOFFSET                 0x0
#define NAND_IER_0_ERR_TRIG_VAL_DEFAULT                 _MK_MASK_CONST(0x0)
#define NAND_IER_0_ERR_TRIG_VAL_DEFAULT_MASK                    _MK_MASK_CONST(0xf)
#define NAND_IER_0_ERR_TRIG_VAL_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define NAND_IER_0_ERR_TRIG_VAL_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define NAND_IER_0_ERR_TRIG_VAL_CORR_ERRS_0                     _MK_ENUM_CONST(0)
#define NAND_IER_0_ERR_TRIG_VAL_CORR_ERRS_1                     _MK_ENUM_CONST(1)
#define NAND_IER_0_ERR_TRIG_VAL_CORR_ERRS_2                     _MK_ENUM_CONST(2)
#define NAND_IER_0_ERR_TRIG_VAL_CORR_ERRS_3                     _MK_ENUM_CONST(3)
#define NAND_IER_0_ERR_TRIG_VAL_CORR_ERRS_4                     _MK_ENUM_CONST(4)
#define NAND_IER_0_ERR_TRIG_VAL_CORR_ERRS_5                     _MK_ENUM_CONST(5)
#define NAND_IER_0_ERR_TRIG_VAL_CORR_ERRS_6                     _MK_ENUM_CONST(6)
#define NAND_IER_0_ERR_TRIG_VAL_CORR_ERRS_7                     _MK_ENUM_CONST(7)
#define NAND_IER_0_ERR_TRIG_VAL_CORR_ERRS_8                     _MK_ENUM_CONST(8)
#define NAND_IER_0_ERR_TRIG_VAL_CORR_ERRS_9                     _MK_ENUM_CONST(9)
#define NAND_IER_0_ERR_TRIG_VAL_CORR_ERRS_10                    _MK_ENUM_CONST(10)
#define NAND_IER_0_ERR_TRIG_VAL_CORR_ERRS_11                    _MK_ENUM_CONST(11)
#define NAND_IER_0_ERR_TRIG_VAL_CORR_ERRS_12                    _MK_ENUM_CONST(12)
#define NAND_IER_0_ERR_TRIG_VAL_CORR_ERRS_13                    _MK_ENUM_CONST(13)
#define NAND_IER_0_ERR_TRIG_VAL_CORR_ERRS_14                    _MK_ENUM_CONST(14)
#define NAND_IER_0_ERR_TRIG_VAL_CORR_ERRS_15                    _MK_ENUM_CONST(15)

#define NAND_IER_0_IE_RBSY7_SHIFT                       _MK_SHIFT_CONST(15)
#define NAND_IER_0_IE_RBSY7_FIELD                       _MK_FIELD_CONST(0x1, NAND_IER_0_IE_RBSY7_SHIFT)
#define NAND_IER_0_IE_RBSY7_RANGE                       15:15
#define NAND_IER_0_IE_RBSY7_WOFFSET                     0x0
#define NAND_IER_0_IE_RBSY7_DEFAULT                     _MK_MASK_CONST(0x0)
#define NAND_IER_0_IE_RBSY7_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define NAND_IER_0_IE_RBSY7_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define NAND_IER_0_IE_RBSY7_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define NAND_IER_0_IE_RBSY7_DISABLE                     _MK_ENUM_CONST(0)
#define NAND_IER_0_IE_RBSY7_ENABLE                      _MK_ENUM_CONST(1)

#define NAND_IER_0_IE_RBSY6_SHIFT                       _MK_SHIFT_CONST(14)
#define NAND_IER_0_IE_RBSY6_FIELD                       _MK_FIELD_CONST(0x1, NAND_IER_0_IE_RBSY6_SHIFT)
#define NAND_IER_0_IE_RBSY6_RANGE                       14:14
#define NAND_IER_0_IE_RBSY6_WOFFSET                     0x0
#define NAND_IER_0_IE_RBSY6_DEFAULT                     _MK_MASK_CONST(0x0)
#define NAND_IER_0_IE_RBSY6_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define NAND_IER_0_IE_RBSY6_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define NAND_IER_0_IE_RBSY6_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define NAND_IER_0_IE_RBSY6_DISABLE                     _MK_ENUM_CONST(0)
#define NAND_IER_0_IE_RBSY6_ENABLE                      _MK_ENUM_CONST(1)

#define NAND_IER_0_IE_RBSY5_SHIFT                       _MK_SHIFT_CONST(13)
#define NAND_IER_0_IE_RBSY5_FIELD                       _MK_FIELD_CONST(0x1, NAND_IER_0_IE_RBSY5_SHIFT)
#define NAND_IER_0_IE_RBSY5_RANGE                       13:13
#define NAND_IER_0_IE_RBSY5_WOFFSET                     0x0
#define NAND_IER_0_IE_RBSY5_DEFAULT                     _MK_MASK_CONST(0x0)
#define NAND_IER_0_IE_RBSY5_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define NAND_IER_0_IE_RBSY5_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define NAND_IER_0_IE_RBSY5_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define NAND_IER_0_IE_RBSY5_DISABLE                     _MK_ENUM_CONST(0)
#define NAND_IER_0_IE_RBSY5_ENABLE                      _MK_ENUM_CONST(1)

#define NAND_IER_0_IE_RBSY4_SHIFT                       _MK_SHIFT_CONST(12)
#define NAND_IER_0_IE_RBSY4_FIELD                       _MK_FIELD_CONST(0x1, NAND_IER_0_IE_RBSY4_SHIFT)
#define NAND_IER_0_IE_RBSY4_RANGE                       12:12
#define NAND_IER_0_IE_RBSY4_WOFFSET                     0x0
#define NAND_IER_0_IE_RBSY4_DEFAULT                     _MK_MASK_CONST(0x0)
#define NAND_IER_0_IE_RBSY4_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define NAND_IER_0_IE_RBSY4_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define NAND_IER_0_IE_RBSY4_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define NAND_IER_0_IE_RBSY4_DISABLE                     _MK_ENUM_CONST(0)
#define NAND_IER_0_IE_RBSY4_ENABLE                      _MK_ENUM_CONST(1)

#define NAND_IER_0_IE_RBSY3_SHIFT                       _MK_SHIFT_CONST(11)
#define NAND_IER_0_IE_RBSY3_FIELD                       _MK_FIELD_CONST(0x1, NAND_IER_0_IE_RBSY3_SHIFT)
#define NAND_IER_0_IE_RBSY3_RANGE                       11:11
#define NAND_IER_0_IE_RBSY3_WOFFSET                     0x0
#define NAND_IER_0_IE_RBSY3_DEFAULT                     _MK_MASK_CONST(0x0)
#define NAND_IER_0_IE_RBSY3_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define NAND_IER_0_IE_RBSY3_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define NAND_IER_0_IE_RBSY3_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define NAND_IER_0_IE_RBSY3_DISABLE                     _MK_ENUM_CONST(0)
#define NAND_IER_0_IE_RBSY3_ENABLE                      _MK_ENUM_CONST(1)

#define NAND_IER_0_IE_RBSY2_SHIFT                       _MK_SHIFT_CONST(10)
#define NAND_IER_0_IE_RBSY2_FIELD                       _MK_FIELD_CONST(0x1, NAND_IER_0_IE_RBSY2_SHIFT)
#define NAND_IER_0_IE_RBSY2_RANGE                       10:10
#define NAND_IER_0_IE_RBSY2_WOFFSET                     0x0
#define NAND_IER_0_IE_RBSY2_DEFAULT                     _MK_MASK_CONST(0x0)
#define NAND_IER_0_IE_RBSY2_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define NAND_IER_0_IE_RBSY2_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define NAND_IER_0_IE_RBSY2_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define NAND_IER_0_IE_RBSY2_DISABLE                     _MK_ENUM_CONST(0)
#define NAND_IER_0_IE_RBSY2_ENABLE                      _MK_ENUM_CONST(1)

#define NAND_IER_0_IE_RBSY1_SHIFT                       _MK_SHIFT_CONST(9)
#define NAND_IER_0_IE_RBSY1_FIELD                       _MK_FIELD_CONST(0x1, NAND_IER_0_IE_RBSY1_SHIFT)
#define NAND_IER_0_IE_RBSY1_RANGE                       9:9
#define NAND_IER_0_IE_RBSY1_WOFFSET                     0x0
#define NAND_IER_0_IE_RBSY1_DEFAULT                     _MK_MASK_CONST(0x0)
#define NAND_IER_0_IE_RBSY1_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define NAND_IER_0_IE_RBSY1_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define NAND_IER_0_IE_RBSY1_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define NAND_IER_0_IE_RBSY1_DISABLE                     _MK_ENUM_CONST(0)
#define NAND_IER_0_IE_RBSY1_ENABLE                      _MK_ENUM_CONST(1)

#define NAND_IER_0_IE_RBSY0_SHIFT                       _MK_SHIFT_CONST(8)
#define NAND_IER_0_IE_RBSY0_FIELD                       _MK_FIELD_CONST(0x1, NAND_IER_0_IE_RBSY0_SHIFT)
#define NAND_IER_0_IE_RBSY0_RANGE                       8:8
#define NAND_IER_0_IE_RBSY0_WOFFSET                     0x0
#define NAND_IER_0_IE_RBSY0_DEFAULT                     _MK_MASK_CONST(0x0)
#define NAND_IER_0_IE_RBSY0_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define NAND_IER_0_IE_RBSY0_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define NAND_IER_0_IE_RBSY0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define NAND_IER_0_IE_RBSY0_DISABLE                     _MK_ENUM_CONST(0)
#define NAND_IER_0_IE_RBSY0_ENABLE                      _MK_ENUM_CONST(1)

#define NAND_IER_0_IE_UND_SHIFT                 _MK_SHIFT_CONST(7)
#define NAND_IER_0_IE_UND_FIELD                 _MK_FIELD_CONST(0x1, NAND_IER_0_IE_UND_SHIFT)
#define NAND_IER_0_IE_UND_RANGE                 7:7
#define NAND_IER_0_IE_UND_WOFFSET                       0x0
#define NAND_IER_0_IE_UND_DEFAULT                       _MK_MASK_CONST(0x0)
#define NAND_IER_0_IE_UND_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define NAND_IER_0_IE_UND_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define NAND_IER_0_IE_UND_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define NAND_IER_0_IE_UND_DISABLE                       _MK_ENUM_CONST(0)
#define NAND_IER_0_IE_UND_ENABLE                        _MK_ENUM_CONST(1)

#define NAND_IER_0_IE_OVR_SHIFT                 _MK_SHIFT_CONST(6)
#define NAND_IER_0_IE_OVR_FIELD                 _MK_FIELD_CONST(0x1, NAND_IER_0_IE_OVR_SHIFT)
#define NAND_IER_0_IE_OVR_RANGE                 6:6
#define NAND_IER_0_IE_OVR_WOFFSET                       0x0
#define NAND_IER_0_IE_OVR_DEFAULT                       _MK_MASK_CONST(0x0)
#define NAND_IER_0_IE_OVR_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define NAND_IER_0_IE_OVR_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define NAND_IER_0_IE_OVR_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define NAND_IER_0_IE_OVR_DISABLE                       _MK_ENUM_CONST(0)
#define NAND_IER_0_IE_OVR_ENABLE                        _MK_ENUM_CONST(1)

#define NAND_IER_0_IE_CMD_DONE_SHIFT                    _MK_SHIFT_CONST(5)
#define NAND_IER_0_IE_CMD_DONE_FIELD                    _MK_FIELD_CONST(0x1, NAND_IER_0_IE_CMD_DONE_SHIFT)
#define NAND_IER_0_IE_CMD_DONE_RANGE                    5:5
#define NAND_IER_0_IE_CMD_DONE_WOFFSET                  0x0
#define NAND_IER_0_IE_CMD_DONE_DEFAULT                  _MK_MASK_CONST(0x0)
#define NAND_IER_0_IE_CMD_DONE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define NAND_IER_0_IE_CMD_DONE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define NAND_IER_0_IE_CMD_DONE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define NAND_IER_0_IE_CMD_DONE_DISABLE                  _MK_ENUM_CONST(0)
#define NAND_IER_0_IE_CMD_DONE_ENABLE                   _MK_ENUM_CONST(1)

#define NAND_IER_0_IE_ECC_ERR_SHIFT                     _MK_SHIFT_CONST(4)
#define NAND_IER_0_IE_ECC_ERR_FIELD                     _MK_FIELD_CONST(0x1, NAND_IER_0_IE_ECC_ERR_SHIFT)
#define NAND_IER_0_IE_ECC_ERR_RANGE                     4:4
#define NAND_IER_0_IE_ECC_ERR_WOFFSET                   0x0
#define NAND_IER_0_IE_ECC_ERR_DEFAULT                   _MK_MASK_CONST(0x0)
#define NAND_IER_0_IE_ECC_ERR_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define NAND_IER_0_IE_ECC_ERR_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define NAND_IER_0_IE_ECC_ERR_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define NAND_IER_0_IE_ECC_ERR_DISABLE                   _MK_ENUM_CONST(0)
#define NAND_IER_0_IE_ECC_ERR_ENABLE                    _MK_ENUM_CONST(1)

#define NAND_IER_0_IE_LL_DONE_SHIFT                     _MK_SHIFT_CONST(3)
#define NAND_IER_0_IE_LL_DONE_FIELD                     _MK_FIELD_CONST(0x1, NAND_IER_0_IE_LL_DONE_SHIFT)
#define NAND_IER_0_IE_LL_DONE_RANGE                     3:3
#define NAND_IER_0_IE_LL_DONE_WOFFSET                   0x0
#define NAND_IER_0_IE_LL_DONE_DEFAULT                   _MK_MASK_CONST(0x0)
#define NAND_IER_0_IE_LL_DONE_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define NAND_IER_0_IE_LL_DONE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define NAND_IER_0_IE_LL_DONE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define NAND_IER_0_IE_LL_DONE_DISABLE                   _MK_ENUM_CONST(0)
#define NAND_IER_0_IE_LL_DONE_ENABLE                    _MK_ENUM_CONST(1)

#define NAND_IER_0_IE_LL_ERR_SHIFT                      _MK_SHIFT_CONST(2)
#define NAND_IER_0_IE_LL_ERR_FIELD                      _MK_FIELD_CONST(0x1, NAND_IER_0_IE_LL_ERR_SHIFT)
#define NAND_IER_0_IE_LL_ERR_RANGE                      2:2
#define NAND_IER_0_IE_LL_ERR_WOFFSET                    0x0
#define NAND_IER_0_IE_LL_ERR_DEFAULT                    _MK_MASK_CONST(0x0)
#define NAND_IER_0_IE_LL_ERR_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define NAND_IER_0_IE_LL_ERR_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define NAND_IER_0_IE_LL_ERR_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NAND_IER_0_IE_LL_ERR_DISABLE                    _MK_ENUM_CONST(0)
#define NAND_IER_0_IE_LL_ERR_ENABLE                     _MK_ENUM_CONST(1)

#define NAND_IER_0_GIE_SHIFT                    _MK_SHIFT_CONST(0)
#define NAND_IER_0_GIE_FIELD                    _MK_FIELD_CONST(0x1, NAND_IER_0_GIE_SHIFT)
#define NAND_IER_0_GIE_RANGE                    0:0
#define NAND_IER_0_GIE_WOFFSET                  0x0
#define NAND_IER_0_GIE_DEFAULT                  _MK_MASK_CONST(0x0)
#define NAND_IER_0_GIE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define NAND_IER_0_GIE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define NAND_IER_0_GIE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define NAND_IER_0_GIE_DISABLE                  _MK_ENUM_CONST(0)
#define NAND_IER_0_GIE_ENABLE                   _MK_ENUM_CONST(1)


// Register NAND_CONFIG_0  
#define NAND_CONFIG_0                   _MK_ADDR_CONST(0x10)
#define NAND_CONFIG_0_SECURE                    0x0
#define NAND_CONFIG_0_WORD_COUNT                        0x1
#define NAND_CONFIG_0_RESET_VAL                         _MK_MASK_CONST(0x10030000)
#define NAND_CONFIG_0_RESET_MASK                        _MK_MASK_CONST(0xfbffffff)
#define NAND_CONFIG_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define NAND_CONFIG_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define NAND_CONFIG_0_READ_MASK                         _MK_MASK_CONST(0xfbffffff)
#define NAND_CONFIG_0_WRITE_MASK                        _MK_MASK_CONST(0xfbffffff)
#define NAND_CONFIG_0_HW_ECC_SHIFT                      _MK_SHIFT_CONST(31)
#define NAND_CONFIG_0_HW_ECC_FIELD                      _MK_FIELD_CONST(0x1, NAND_CONFIG_0_HW_ECC_SHIFT)
#define NAND_CONFIG_0_HW_ECC_RANGE                      31:31
#define NAND_CONFIG_0_HW_ECC_WOFFSET                    0x0
#define NAND_CONFIG_0_HW_ECC_DEFAULT                    _MK_MASK_CONST(0x0)
#define NAND_CONFIG_0_HW_ECC_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define NAND_CONFIG_0_HW_ECC_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define NAND_CONFIG_0_HW_ECC_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NAND_CONFIG_0_HW_ECC_DISABLE                    _MK_ENUM_CONST(0)
#define NAND_CONFIG_0_HW_ECC_ENABLE                     _MK_ENUM_CONST(1)

#define NAND_CONFIG_0_ECC_SEL_SHIFT                     _MK_SHIFT_CONST(30)
#define NAND_CONFIG_0_ECC_SEL_FIELD                     _MK_FIELD_CONST(0x1, NAND_CONFIG_0_ECC_SEL_SHIFT)
#define NAND_CONFIG_0_ECC_SEL_RANGE                     30:30
#define NAND_CONFIG_0_ECC_SEL_WOFFSET                   0x0
#define NAND_CONFIG_0_ECC_SEL_DEFAULT                   _MK_MASK_CONST(0x0)
#define NAND_CONFIG_0_ECC_SEL_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define NAND_CONFIG_0_ECC_SEL_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define NAND_CONFIG_0_ECC_SEL_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define NAND_CONFIG_0_ECC_SEL_HAMMING                   _MK_ENUM_CONST(0)
#define NAND_CONFIG_0_ECC_SEL_RS                        _MK_ENUM_CONST(1)

#define NAND_CONFIG_0_HW_ERR_CORRECTION_SHIFT                   _MK_SHIFT_CONST(29)
#define NAND_CONFIG_0_HW_ERR_CORRECTION_FIELD                   _MK_FIELD_CONST(0x1, NAND_CONFIG_0_HW_ERR_CORRECTION_SHIFT)
#define NAND_CONFIG_0_HW_ERR_CORRECTION_RANGE                   29:29
#define NAND_CONFIG_0_HW_ERR_CORRECTION_WOFFSET                 0x0
#define NAND_CONFIG_0_HW_ERR_CORRECTION_DEFAULT                 _MK_MASK_CONST(0x0)
#define NAND_CONFIG_0_HW_ERR_CORRECTION_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define NAND_CONFIG_0_HW_ERR_CORRECTION_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define NAND_CONFIG_0_HW_ERR_CORRECTION_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define NAND_CONFIG_0_HW_ERR_CORRECTION_DISABLE                 _MK_ENUM_CONST(0)
#define NAND_CONFIG_0_HW_ERR_CORRECTION_ENABLE                  _MK_ENUM_CONST(1)

#define NAND_CONFIG_0_PIPELINE_EN_SHIFT                 _MK_SHIFT_CONST(28)
#define NAND_CONFIG_0_PIPELINE_EN_FIELD                 _MK_FIELD_CONST(0x1, NAND_CONFIG_0_PIPELINE_EN_SHIFT)
#define NAND_CONFIG_0_PIPELINE_EN_RANGE                 28:28
#define NAND_CONFIG_0_PIPELINE_EN_WOFFSET                       0x0
#define NAND_CONFIG_0_PIPELINE_EN_DEFAULT                       _MK_MASK_CONST(0x1)
#define NAND_CONFIG_0_PIPELINE_EN_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define NAND_CONFIG_0_PIPELINE_EN_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define NAND_CONFIG_0_PIPELINE_EN_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define NAND_CONFIG_0_PIPELINE_EN_DISABLE                       _MK_ENUM_CONST(0)
#define NAND_CONFIG_0_PIPELINE_EN_ENABLE                        _MK_ENUM_CONST(1)

#define NAND_CONFIG_0_ECC_EN_TAG_SHIFT                  _MK_SHIFT_CONST(27)
#define NAND_CONFIG_0_ECC_EN_TAG_FIELD                  _MK_FIELD_CONST(0x1, NAND_CONFIG_0_ECC_EN_TAG_SHIFT)
#define NAND_CONFIG_0_ECC_EN_TAG_RANGE                  27:27
#define NAND_CONFIG_0_ECC_EN_TAG_WOFFSET                        0x0
#define NAND_CONFIG_0_ECC_EN_TAG_DEFAULT                        _MK_MASK_CONST(0x0)
#define NAND_CONFIG_0_ECC_EN_TAG_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define NAND_CONFIG_0_ECC_EN_TAG_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define NAND_CONFIG_0_ECC_EN_TAG_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define NAND_CONFIG_0_ECC_EN_TAG_DISABLE                        _MK_ENUM_CONST(0)
#define NAND_CONFIG_0_ECC_EN_TAG_ENABLE                 _MK_ENUM_CONST(1)

#define NAND_CONFIG_0_TVALUE_SHIFT                      _MK_SHIFT_CONST(24)
#define NAND_CONFIG_0_TVALUE_FIELD                      _MK_FIELD_CONST(0x3, NAND_CONFIG_0_TVALUE_SHIFT)
#define NAND_CONFIG_0_TVALUE_RANGE                      25:24
#define NAND_CONFIG_0_TVALUE_WOFFSET                    0x0
#define NAND_CONFIG_0_TVALUE_DEFAULT                    _MK_MASK_CONST(0x0)
#define NAND_CONFIG_0_TVALUE_DEFAULT_MASK                       _MK_MASK_CONST(0x3)
#define NAND_CONFIG_0_TVALUE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define NAND_CONFIG_0_TVALUE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NAND_CONFIG_0_TVALUE_TVAL4                      _MK_ENUM_CONST(0)
#define NAND_CONFIG_0_TVALUE_TVAL6                      _MK_ENUM_CONST(1)
#define NAND_CONFIG_0_TVALUE_TVAL8                      _MK_ENUM_CONST(2)
#define NAND_CONFIG_0_TVALUE_TVAL_RSVD                  _MK_ENUM_CONST(3)

#define NAND_CONFIG_0_SKIP_SPARE_SHIFT                  _MK_SHIFT_CONST(23)
#define NAND_CONFIG_0_SKIP_SPARE_FIELD                  _MK_FIELD_CONST(0x1, NAND_CONFIG_0_SKIP_SPARE_SHIFT)
#define NAND_CONFIG_0_SKIP_SPARE_RANGE                  23:23
#define NAND_CONFIG_0_SKIP_SPARE_WOFFSET                        0x0
#define NAND_CONFIG_0_SKIP_SPARE_DEFAULT                        _MK_MASK_CONST(0x0)
#define NAND_CONFIG_0_SKIP_SPARE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define NAND_CONFIG_0_SKIP_SPARE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define NAND_CONFIG_0_SKIP_SPARE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define NAND_CONFIG_0_SKIP_SPARE_DISABLE                        _MK_ENUM_CONST(0)
#define NAND_CONFIG_0_SKIP_SPARE_ENABLE                 _MK_ENUM_CONST(1)

#define NAND_CONFIG_0_COM_BSY_SHIFT                     _MK_SHIFT_CONST(22)
#define NAND_CONFIG_0_COM_BSY_FIELD                     _MK_FIELD_CONST(0x1, NAND_CONFIG_0_COM_BSY_SHIFT)
#define NAND_CONFIG_0_COM_BSY_RANGE                     22:22
#define NAND_CONFIG_0_COM_BSY_WOFFSET                   0x0
#define NAND_CONFIG_0_COM_BSY_DEFAULT                   _MK_MASK_CONST(0x0)
#define NAND_CONFIG_0_COM_BSY_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define NAND_CONFIG_0_COM_BSY_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define NAND_CONFIG_0_COM_BSY_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define NAND_CONFIG_0_COM_BSY_DISABLE                   _MK_ENUM_CONST(0)
#define NAND_CONFIG_0_COM_BSY_ENABLE                    _MK_ENUM_CONST(1)

#define NAND_CONFIG_0_BUS_WIDTH_SHIFT                   _MK_SHIFT_CONST(21)
#define NAND_CONFIG_0_BUS_WIDTH_FIELD                   _MK_FIELD_CONST(0x1, NAND_CONFIG_0_BUS_WIDTH_SHIFT)
#define NAND_CONFIG_0_BUS_WIDTH_RANGE                   21:21
#define NAND_CONFIG_0_BUS_WIDTH_WOFFSET                 0x0
#define NAND_CONFIG_0_BUS_WIDTH_DEFAULT                 _MK_MASK_CONST(0x0)
#define NAND_CONFIG_0_BUS_WIDTH_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define NAND_CONFIG_0_BUS_WIDTH_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define NAND_CONFIG_0_BUS_WIDTH_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define NAND_CONFIG_0_BUS_WIDTH_BUS_WIDTH_8                     _MK_ENUM_CONST(0)
#define NAND_CONFIG_0_BUS_WIDTH_BUS_WIDTH_16                    _MK_ENUM_CONST(1)

#define NAND_CONFIG_0_LPDDR1_MODE_SHIFT                 _MK_SHIFT_CONST(20)
#define NAND_CONFIG_0_LPDDR1_MODE_FIELD                 _MK_FIELD_CONST(0x1, NAND_CONFIG_0_LPDDR1_MODE_SHIFT)
#define NAND_CONFIG_0_LPDDR1_MODE_RANGE                 20:20
#define NAND_CONFIG_0_LPDDR1_MODE_WOFFSET                       0x0
#define NAND_CONFIG_0_LPDDR1_MODE_DEFAULT                       _MK_MASK_CONST(0x0)
#define NAND_CONFIG_0_LPDDR1_MODE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define NAND_CONFIG_0_LPDDR1_MODE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define NAND_CONFIG_0_LPDDR1_MODE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define NAND_CONFIG_0_LPDDR1_MODE_DISABLE                       _MK_ENUM_CONST(0)
#define NAND_CONFIG_0_LPDDR1_MODE_ENABLE                        _MK_ENUM_CONST(1)

#define NAND_CONFIG_0_EDO_MODE_SHIFT                    _MK_SHIFT_CONST(19)
#define NAND_CONFIG_0_EDO_MODE_FIELD                    _MK_FIELD_CONST(0x1, NAND_CONFIG_0_EDO_MODE_SHIFT)
#define NAND_CONFIG_0_EDO_MODE_RANGE                    19:19
#define NAND_CONFIG_0_EDO_MODE_WOFFSET                  0x0
#define NAND_CONFIG_0_EDO_MODE_DEFAULT                  _MK_MASK_CONST(0x0)
#define NAND_CONFIG_0_EDO_MODE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define NAND_CONFIG_0_EDO_MODE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define NAND_CONFIG_0_EDO_MODE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define NAND_CONFIG_0_EDO_MODE_DISABLE                  _MK_ENUM_CONST(0)
#define NAND_CONFIG_0_EDO_MODE_ENABLE                   _MK_ENUM_CONST(1)

#define NAND_CONFIG_0_PAGE_SIZE_SEL_SHIFT                       _MK_SHIFT_CONST(16)
#define NAND_CONFIG_0_PAGE_SIZE_SEL_FIELD                       _MK_FIELD_CONST(0x7, NAND_CONFIG_0_PAGE_SIZE_SEL_SHIFT)
#define NAND_CONFIG_0_PAGE_SIZE_SEL_RANGE                       18:16
#define NAND_CONFIG_0_PAGE_SIZE_SEL_WOFFSET                     0x0
#define NAND_CONFIG_0_PAGE_SIZE_SEL_DEFAULT                     _MK_MASK_CONST(0x3)
#define NAND_CONFIG_0_PAGE_SIZE_SEL_DEFAULT_MASK                        _MK_MASK_CONST(0x7)
#define NAND_CONFIG_0_PAGE_SIZE_SEL_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define NAND_CONFIG_0_PAGE_SIZE_SEL_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define NAND_CONFIG_0_PAGE_SIZE_SEL_PAGE_SIZE_256                       _MK_ENUM_CONST(0)
#define NAND_CONFIG_0_PAGE_SIZE_SEL_PAGE_SIZE_512                       _MK_ENUM_CONST(1)
#define NAND_CONFIG_0_PAGE_SIZE_SEL_PAGE_SIZE_1024                      _MK_ENUM_CONST(2)
#define NAND_CONFIG_0_PAGE_SIZE_SEL_PAGE_SIZE_2048                      _MK_ENUM_CONST(3)
#define NAND_CONFIG_0_PAGE_SIZE_SEL_PAGE_SIZE_4096                      _MK_ENUM_CONST(4)
#define NAND_CONFIG_0_PAGE_SIZE_SEL_PAGE_SIZE_8192                      _MK_ENUM_CONST(5)
#define NAND_CONFIG_0_PAGE_SIZE_SEL_PAGE_SIZE_RSVD2                     _MK_ENUM_CONST(6)
#define NAND_CONFIG_0_PAGE_SIZE_SEL_PAGE_SIZE_RSVD3                     _MK_ENUM_CONST(7)

#define NAND_CONFIG_0_SKIP_SPARE_SEL_SHIFT                      _MK_SHIFT_CONST(14)
#define NAND_CONFIG_0_SKIP_SPARE_SEL_FIELD                      _MK_FIELD_CONST(0x3, NAND_CONFIG_0_SKIP_SPARE_SEL_SHIFT)
#define NAND_CONFIG_0_SKIP_SPARE_SEL_RANGE                      15:14
#define NAND_CONFIG_0_SKIP_SPARE_SEL_WOFFSET                    0x0
#define NAND_CONFIG_0_SKIP_SPARE_SEL_DEFAULT                    _MK_MASK_CONST(0x0)
#define NAND_CONFIG_0_SKIP_SPARE_SEL_DEFAULT_MASK                       _MK_MASK_CONST(0x3)
#define NAND_CONFIG_0_SKIP_SPARE_SEL_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define NAND_CONFIG_0_SKIP_SPARE_SEL_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NAND_CONFIG_0_SKIP_SPARE_SEL_SKIP_SPARE_SIZE_4                  _MK_ENUM_CONST(0)
#define NAND_CONFIG_0_SKIP_SPARE_SEL_SKIP_SPARE_SIZE_8                  _MK_ENUM_CONST(1)
#define NAND_CONFIG_0_SKIP_SPARE_SEL_SKIP_SPARE_SIZE_12                 _MK_ENUM_CONST(2)
#define NAND_CONFIG_0_SKIP_SPARE_SEL_SKIP_SPARE_SIZE_16                 _MK_ENUM_CONST(3)

#define NAND_CONFIG_0_DEBUG_MODE_SHIFT                  _MK_SHIFT_CONST(13)
#define NAND_CONFIG_0_DEBUG_MODE_FIELD                  _MK_FIELD_CONST(0x1, NAND_CONFIG_0_DEBUG_MODE_SHIFT)
#define NAND_CONFIG_0_DEBUG_MODE_RANGE                  13:13
#define NAND_CONFIG_0_DEBUG_MODE_WOFFSET                        0x0
#define NAND_CONFIG_0_DEBUG_MODE_DEFAULT                        _MK_MASK_CONST(0x0)
#define NAND_CONFIG_0_DEBUG_MODE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define NAND_CONFIG_0_DEBUG_MODE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define NAND_CONFIG_0_DEBUG_MODE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define NAND_CONFIG_0_DEBUG_SEL_SHIFT                   _MK_SHIFT_CONST(9)
#define NAND_CONFIG_0_DEBUG_SEL_FIELD                   _MK_FIELD_CONST(0xf, NAND_CONFIG_0_DEBUG_SEL_SHIFT)
#define NAND_CONFIG_0_DEBUG_SEL_RANGE                   12:9
#define NAND_CONFIG_0_DEBUG_SEL_WOFFSET                 0x0
#define NAND_CONFIG_0_DEBUG_SEL_DEFAULT                 _MK_MASK_CONST(0x0)
#define NAND_CONFIG_0_DEBUG_SEL_DEFAULT_MASK                    _MK_MASK_CONST(0xf)
#define NAND_CONFIG_0_DEBUG_SEL_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define NAND_CONFIG_0_DEBUG_SEL_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define NAND_CONFIG_0_TAG_BYTE_SIZE_SHIFT                       _MK_SHIFT_CONST(0)
#define NAND_CONFIG_0_TAG_BYTE_SIZE_FIELD                       _MK_FIELD_CONST(0x1ff, NAND_CONFIG_0_TAG_BYTE_SIZE_SHIFT)
#define NAND_CONFIG_0_TAG_BYTE_SIZE_RANGE                       8:0
#define NAND_CONFIG_0_TAG_BYTE_SIZE_WOFFSET                     0x0
#define NAND_CONFIG_0_TAG_BYTE_SIZE_DEFAULT                     _MK_MASK_CONST(0x0)
#define NAND_CONFIG_0_TAG_BYTE_SIZE_DEFAULT_MASK                        _MK_MASK_CONST(0x1ff)
#define NAND_CONFIG_0_TAG_BYTE_SIZE_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define NAND_CONFIG_0_TAG_BYTE_SIZE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register NAND_TIMING_0  
#define NAND_TIMING_0                   _MK_ADDR_CONST(0x14)
#define NAND_TIMING_0_SECURE                    0x0
#define NAND_TIMING_0_WORD_COUNT                        0x1
#define NAND_TIMING_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define NAND_TIMING_0_RESET_MASK                        _MK_MASK_CONST(0xffffff3f)
#define NAND_TIMING_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define NAND_TIMING_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define NAND_TIMING_0_READ_MASK                         _MK_MASK_CONST(0xffffff3f)
#define NAND_TIMING_0_WRITE_MASK                        _MK_MASK_CONST(0xffffff3f)
#define NAND_TIMING_0_TRP_RESP_CNT_SHIFT                        _MK_SHIFT_CONST(28)
#define NAND_TIMING_0_TRP_RESP_CNT_FIELD                        _MK_FIELD_CONST(0xf, NAND_TIMING_0_TRP_RESP_CNT_SHIFT)
#define NAND_TIMING_0_TRP_RESP_CNT_RANGE                        31:28
#define NAND_TIMING_0_TRP_RESP_CNT_WOFFSET                      0x0
#define NAND_TIMING_0_TRP_RESP_CNT_DEFAULT                      _MK_MASK_CONST(0x0)
#define NAND_TIMING_0_TRP_RESP_CNT_DEFAULT_MASK                 _MK_MASK_CONST(0xf)
#define NAND_TIMING_0_TRP_RESP_CNT_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define NAND_TIMING_0_TRP_RESP_CNT_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define NAND_TIMING_0_TWB_CNT_SHIFT                     _MK_SHIFT_CONST(24)
#define NAND_TIMING_0_TWB_CNT_FIELD                     _MK_FIELD_CONST(0xf, NAND_TIMING_0_TWB_CNT_SHIFT)
#define NAND_TIMING_0_TWB_CNT_RANGE                     27:24
#define NAND_TIMING_0_TWB_CNT_WOFFSET                   0x0
#define NAND_TIMING_0_TWB_CNT_DEFAULT                   _MK_MASK_CONST(0x0)
#define NAND_TIMING_0_TWB_CNT_DEFAULT_MASK                      _MK_MASK_CONST(0xf)
#define NAND_TIMING_0_TWB_CNT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define NAND_TIMING_0_TWB_CNT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define NAND_TIMING_0_TCR_TAR_TRR_CNT_SHIFT                     _MK_SHIFT_CONST(20)
#define NAND_TIMING_0_TCR_TAR_TRR_CNT_FIELD                     _MK_FIELD_CONST(0xf, NAND_TIMING_0_TCR_TAR_TRR_CNT_SHIFT)
#define NAND_TIMING_0_TCR_TAR_TRR_CNT_RANGE                     23:20
#define NAND_TIMING_0_TCR_TAR_TRR_CNT_WOFFSET                   0x0
#define NAND_TIMING_0_TCR_TAR_TRR_CNT_DEFAULT                   _MK_MASK_CONST(0x0)
#define NAND_TIMING_0_TCR_TAR_TRR_CNT_DEFAULT_MASK                      _MK_MASK_CONST(0xf)
#define NAND_TIMING_0_TCR_TAR_TRR_CNT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define NAND_TIMING_0_TCR_TAR_TRR_CNT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define NAND_TIMING_0_TWHR_CNT_SHIFT                    _MK_SHIFT_CONST(16)
#define NAND_TIMING_0_TWHR_CNT_FIELD                    _MK_FIELD_CONST(0xf, NAND_TIMING_0_TWHR_CNT_SHIFT)
#define NAND_TIMING_0_TWHR_CNT_RANGE                    19:16
#define NAND_TIMING_0_TWHR_CNT_WOFFSET                  0x0
#define NAND_TIMING_0_TWHR_CNT_DEFAULT                  _MK_MASK_CONST(0x0)
#define NAND_TIMING_0_TWHR_CNT_DEFAULT_MASK                     _MK_MASK_CONST(0xf)
#define NAND_TIMING_0_TWHR_CNT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define NAND_TIMING_0_TWHR_CNT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define NAND_TIMING_0_TCS_CNT_SHIFT                     _MK_SHIFT_CONST(14)
#define NAND_TIMING_0_TCS_CNT_FIELD                     _MK_FIELD_CONST(0x3, NAND_TIMING_0_TCS_CNT_SHIFT)
#define NAND_TIMING_0_TCS_CNT_RANGE                     15:14
#define NAND_TIMING_0_TCS_CNT_WOFFSET                   0x0
#define NAND_TIMING_0_TCS_CNT_DEFAULT                   _MK_MASK_CONST(0x0)
#define NAND_TIMING_0_TCS_CNT_DEFAULT_MASK                      _MK_MASK_CONST(0x3)
#define NAND_TIMING_0_TCS_CNT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define NAND_TIMING_0_TCS_CNT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define NAND_TIMING_0_TWH_CNT_SHIFT                     _MK_SHIFT_CONST(12)
#define NAND_TIMING_0_TWH_CNT_FIELD                     _MK_FIELD_CONST(0x3, NAND_TIMING_0_TWH_CNT_SHIFT)
#define NAND_TIMING_0_TWH_CNT_RANGE                     13:12
#define NAND_TIMING_0_TWH_CNT_WOFFSET                   0x0
#define NAND_TIMING_0_TWH_CNT_DEFAULT                   _MK_MASK_CONST(0x0)
#define NAND_TIMING_0_TWH_CNT_DEFAULT_MASK                      _MK_MASK_CONST(0x3)
#define NAND_TIMING_0_TWH_CNT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define NAND_TIMING_0_TWH_CNT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define NAND_TIMING_0_TWP_CNT_SHIFT                     _MK_SHIFT_CONST(8)
#define NAND_TIMING_0_TWP_CNT_FIELD                     _MK_FIELD_CONST(0xf, NAND_TIMING_0_TWP_CNT_SHIFT)
#define NAND_TIMING_0_TWP_CNT_RANGE                     11:8
#define NAND_TIMING_0_TWP_CNT_WOFFSET                   0x0
#define NAND_TIMING_0_TWP_CNT_DEFAULT                   _MK_MASK_CONST(0x0)
#define NAND_TIMING_0_TWP_CNT_DEFAULT_MASK                      _MK_MASK_CONST(0xf)
#define NAND_TIMING_0_TWP_CNT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define NAND_TIMING_0_TWP_CNT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define NAND_TIMING_0_TRH_CNT_SHIFT                     _MK_SHIFT_CONST(4)
#define NAND_TIMING_0_TRH_CNT_FIELD                     _MK_FIELD_CONST(0x3, NAND_TIMING_0_TRH_CNT_SHIFT)
#define NAND_TIMING_0_TRH_CNT_RANGE                     5:4
#define NAND_TIMING_0_TRH_CNT_WOFFSET                   0x0
#define NAND_TIMING_0_TRH_CNT_DEFAULT                   _MK_MASK_CONST(0x0)
#define NAND_TIMING_0_TRH_CNT_DEFAULT_MASK                      _MK_MASK_CONST(0x3)
#define NAND_TIMING_0_TRH_CNT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define NAND_TIMING_0_TRH_CNT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define NAND_TIMING_0_TRP_CNT_SHIFT                     _MK_SHIFT_CONST(0)
#define NAND_TIMING_0_TRP_CNT_FIELD                     _MK_FIELD_CONST(0xf, NAND_TIMING_0_TRP_CNT_SHIFT)
#define NAND_TIMING_0_TRP_CNT_RANGE                     3:0
#define NAND_TIMING_0_TRP_CNT_WOFFSET                   0x0
#define NAND_TIMING_0_TRP_CNT_DEFAULT                   _MK_MASK_CONST(0x0)
#define NAND_TIMING_0_TRP_CNT_DEFAULT_MASK                      _MK_MASK_CONST(0xf)
#define NAND_TIMING_0_TRP_CNT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define NAND_TIMING_0_TRP_CNT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register NAND_RESP_0  
#define NAND_RESP_0                     _MK_ADDR_CONST(0x18)
#define NAND_RESP_0_SECURE                      0x0
#define NAND_RESP_0_WORD_COUNT                  0x1
#define NAND_RESP_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define NAND_RESP_0_RESET_MASK                  _MK_MASK_CONST(0xffffffff)
#define NAND_RESP_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define NAND_RESP_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define NAND_RESP_0_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define NAND_RESP_0_WRITE_MASK                  _MK_MASK_CONST(0xffffffff)
#define NAND_RESP_0_BYTE3_SHIFT                 _MK_SHIFT_CONST(24)
#define NAND_RESP_0_BYTE3_FIELD                 _MK_FIELD_CONST(0xff, NAND_RESP_0_BYTE3_SHIFT)
#define NAND_RESP_0_BYTE3_RANGE                 31:24
#define NAND_RESP_0_BYTE3_WOFFSET                       0x0
#define NAND_RESP_0_BYTE3_DEFAULT                       _MK_MASK_CONST(0x0)
#define NAND_RESP_0_BYTE3_DEFAULT_MASK                  _MK_MASK_CONST(0xff)
#define NAND_RESP_0_BYTE3_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define NAND_RESP_0_BYTE3_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define NAND_RESP_0_BYTE2_SHIFT                 _MK_SHIFT_CONST(16)
#define NAND_RESP_0_BYTE2_FIELD                 _MK_FIELD_CONST(0xff, NAND_RESP_0_BYTE2_SHIFT)
#define NAND_RESP_0_BYTE2_RANGE                 23:16
#define NAND_RESP_0_BYTE2_WOFFSET                       0x0
#define NAND_RESP_0_BYTE2_DEFAULT                       _MK_MASK_CONST(0x0)
#define NAND_RESP_0_BYTE2_DEFAULT_MASK                  _MK_MASK_CONST(0xff)
#define NAND_RESP_0_BYTE2_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define NAND_RESP_0_BYTE2_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define NAND_RESP_0_BYTE1_SHIFT                 _MK_SHIFT_CONST(8)
#define NAND_RESP_0_BYTE1_FIELD                 _MK_FIELD_CONST(0xff, NAND_RESP_0_BYTE1_SHIFT)
#define NAND_RESP_0_BYTE1_RANGE                 15:8
#define NAND_RESP_0_BYTE1_WOFFSET                       0x0
#define NAND_RESP_0_BYTE1_DEFAULT                       _MK_MASK_CONST(0x0)
#define NAND_RESP_0_BYTE1_DEFAULT_MASK                  _MK_MASK_CONST(0xff)
#define NAND_RESP_0_BYTE1_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define NAND_RESP_0_BYTE1_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define NAND_RESP_0_BYTE0_SHIFT                 _MK_SHIFT_CONST(0)
#define NAND_RESP_0_BYTE0_FIELD                 _MK_FIELD_CONST(0xff, NAND_RESP_0_BYTE0_SHIFT)
#define NAND_RESP_0_BYTE0_RANGE                 7:0
#define NAND_RESP_0_BYTE0_WOFFSET                       0x0
#define NAND_RESP_0_BYTE0_DEFAULT                       _MK_MASK_CONST(0x0)
#define NAND_RESP_0_BYTE0_DEFAULT_MASK                  _MK_MASK_CONST(0xff)
#define NAND_RESP_0_BYTE0_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define NAND_RESP_0_BYTE0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register NAND_TIMING2_0  
#define NAND_TIMING2_0                  _MK_ADDR_CONST(0x1c)
#define NAND_TIMING2_0_SECURE                   0x0
#define NAND_TIMING2_0_WORD_COUNT                       0x1
#define NAND_TIMING2_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define NAND_TIMING2_0_RESET_MASK                       _MK_MASK_CONST(0xf)
#define NAND_TIMING2_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define NAND_TIMING2_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define NAND_TIMING2_0_READ_MASK                        _MK_MASK_CONST(0xf)
#define NAND_TIMING2_0_WRITE_MASK                       _MK_MASK_CONST(0xf)
#define NAND_TIMING2_0_TADL_CNT_SHIFT                   _MK_SHIFT_CONST(0)
#define NAND_TIMING2_0_TADL_CNT_FIELD                   _MK_FIELD_CONST(0xf, NAND_TIMING2_0_TADL_CNT_SHIFT)
#define NAND_TIMING2_0_TADL_CNT_RANGE                   3:0
#define NAND_TIMING2_0_TADL_CNT_WOFFSET                 0x0
#define NAND_TIMING2_0_TADL_CNT_DEFAULT                 _MK_MASK_CONST(0x0)
#define NAND_TIMING2_0_TADL_CNT_DEFAULT_MASK                    _MK_MASK_CONST(0xf)
#define NAND_TIMING2_0_TADL_CNT_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define NAND_TIMING2_0_TADL_CNT_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register NAND_CMD_REG1_0  
#define NAND_CMD_REG1_0                 _MK_ADDR_CONST(0x20)
#define NAND_CMD_REG1_0_SECURE                  0x0
#define NAND_CMD_REG1_0_WORD_COUNT                      0x1
#define NAND_CMD_REG1_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define NAND_CMD_REG1_0_RESET_MASK                      _MK_MASK_CONST(0xffffffff)
#define NAND_CMD_REG1_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define NAND_CMD_REG1_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define NAND_CMD_REG1_0_READ_MASK                       _MK_MASK_CONST(0xffffffff)
#define NAND_CMD_REG1_0_WRITE_MASK                      _MK_MASK_CONST(0xffffffff)
#define NAND_CMD_REG1_0_CMD_BYTE3_SHIFT                 _MK_SHIFT_CONST(24)
#define NAND_CMD_REG1_0_CMD_BYTE3_FIELD                 _MK_FIELD_CONST(0xff, NAND_CMD_REG1_0_CMD_BYTE3_SHIFT)
#define NAND_CMD_REG1_0_CMD_BYTE3_RANGE                 31:24
#define NAND_CMD_REG1_0_CMD_BYTE3_WOFFSET                       0x0
#define NAND_CMD_REG1_0_CMD_BYTE3_DEFAULT                       _MK_MASK_CONST(0x0)
#define NAND_CMD_REG1_0_CMD_BYTE3_DEFAULT_MASK                  _MK_MASK_CONST(0xff)
#define NAND_CMD_REG1_0_CMD_BYTE3_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define NAND_CMD_REG1_0_CMD_BYTE3_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define NAND_CMD_REG1_0_CMD_BYTE2_SHIFT                 _MK_SHIFT_CONST(16)
#define NAND_CMD_REG1_0_CMD_BYTE2_FIELD                 _MK_FIELD_CONST(0xff, NAND_CMD_REG1_0_CMD_BYTE2_SHIFT)
#define NAND_CMD_REG1_0_CMD_BYTE2_RANGE                 23:16
#define NAND_CMD_REG1_0_CMD_BYTE2_WOFFSET                       0x0
#define NAND_CMD_REG1_0_CMD_BYTE2_DEFAULT                       _MK_MASK_CONST(0x0)
#define NAND_CMD_REG1_0_CMD_BYTE2_DEFAULT_MASK                  _MK_MASK_CONST(0xff)
#define NAND_CMD_REG1_0_CMD_BYTE2_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define NAND_CMD_REG1_0_CMD_BYTE2_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define NAND_CMD_REG1_0_CMD_BYTE1_SHIFT                 _MK_SHIFT_CONST(8)
#define NAND_CMD_REG1_0_CMD_BYTE1_FIELD                 _MK_FIELD_CONST(0xff, NAND_CMD_REG1_0_CMD_BYTE1_SHIFT)
#define NAND_CMD_REG1_0_CMD_BYTE1_RANGE                 15:8
#define NAND_CMD_REG1_0_CMD_BYTE1_WOFFSET                       0x0
#define NAND_CMD_REG1_0_CMD_BYTE1_DEFAULT                       _MK_MASK_CONST(0x0)
#define NAND_CMD_REG1_0_CMD_BYTE1_DEFAULT_MASK                  _MK_MASK_CONST(0xff)
#define NAND_CMD_REG1_0_CMD_BYTE1_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define NAND_CMD_REG1_0_CMD_BYTE1_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define NAND_CMD_REG1_0_CMD_BYTE0_SHIFT                 _MK_SHIFT_CONST(0)
#define NAND_CMD_REG1_0_CMD_BYTE0_FIELD                 _MK_FIELD_CONST(0xff, NAND_CMD_REG1_0_CMD_BYTE0_SHIFT)
#define NAND_CMD_REG1_0_CMD_BYTE0_RANGE                 7:0
#define NAND_CMD_REG1_0_CMD_BYTE0_WOFFSET                       0x0
#define NAND_CMD_REG1_0_CMD_BYTE0_DEFAULT                       _MK_MASK_CONST(0x0)
#define NAND_CMD_REG1_0_CMD_BYTE0_DEFAULT_MASK                  _MK_MASK_CONST(0xff)
#define NAND_CMD_REG1_0_CMD_BYTE0_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define NAND_CMD_REG1_0_CMD_BYTE0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register NAND_CMD_REG2_0  
#define NAND_CMD_REG2_0                 _MK_ADDR_CONST(0x24)
#define NAND_CMD_REG2_0_SECURE                  0x0
#define NAND_CMD_REG2_0_WORD_COUNT                      0x1
#define NAND_CMD_REG2_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define NAND_CMD_REG2_0_RESET_MASK                      _MK_MASK_CONST(0xffffffff)
#define NAND_CMD_REG2_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define NAND_CMD_REG2_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define NAND_CMD_REG2_0_READ_MASK                       _MK_MASK_CONST(0xffffffff)
#define NAND_CMD_REG2_0_WRITE_MASK                      _MK_MASK_CONST(0xffffffff)
#define NAND_CMD_REG2_0_CMD_BYTE3_SHIFT                 _MK_SHIFT_CONST(24)
#define NAND_CMD_REG2_0_CMD_BYTE3_FIELD                 _MK_FIELD_CONST(0xff, NAND_CMD_REG2_0_CMD_BYTE3_SHIFT)
#define NAND_CMD_REG2_0_CMD_BYTE3_RANGE                 31:24
#define NAND_CMD_REG2_0_CMD_BYTE3_WOFFSET                       0x0
#define NAND_CMD_REG2_0_CMD_BYTE3_DEFAULT                       _MK_MASK_CONST(0x0)
#define NAND_CMD_REG2_0_CMD_BYTE3_DEFAULT_MASK                  _MK_MASK_CONST(0xff)
#define NAND_CMD_REG2_0_CMD_BYTE3_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define NAND_CMD_REG2_0_CMD_BYTE3_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define NAND_CMD_REG2_0_CMD_BYTE2_SHIFT                 _MK_SHIFT_CONST(16)
#define NAND_CMD_REG2_0_CMD_BYTE2_FIELD                 _MK_FIELD_CONST(0xff, NAND_CMD_REG2_0_CMD_BYTE2_SHIFT)
#define NAND_CMD_REG2_0_CMD_BYTE2_RANGE                 23:16
#define NAND_CMD_REG2_0_CMD_BYTE2_WOFFSET                       0x0
#define NAND_CMD_REG2_0_CMD_BYTE2_DEFAULT                       _MK_MASK_CONST(0x0)
#define NAND_CMD_REG2_0_CMD_BYTE2_DEFAULT_MASK                  _MK_MASK_CONST(0xff)
#define NAND_CMD_REG2_0_CMD_BYTE2_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define NAND_CMD_REG2_0_CMD_BYTE2_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define NAND_CMD_REG2_0_CMD_BYTE1_SHIFT                 _MK_SHIFT_CONST(8)
#define NAND_CMD_REG2_0_CMD_BYTE1_FIELD                 _MK_FIELD_CONST(0xff, NAND_CMD_REG2_0_CMD_BYTE1_SHIFT)
#define NAND_CMD_REG2_0_CMD_BYTE1_RANGE                 15:8
#define NAND_CMD_REG2_0_CMD_BYTE1_WOFFSET                       0x0
#define NAND_CMD_REG2_0_CMD_BYTE1_DEFAULT                       _MK_MASK_CONST(0x0)
#define NAND_CMD_REG2_0_CMD_BYTE1_DEFAULT_MASK                  _MK_MASK_CONST(0xff)
#define NAND_CMD_REG2_0_CMD_BYTE1_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define NAND_CMD_REG2_0_CMD_BYTE1_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define NAND_CMD_REG2_0_CMD_BYTE0_SHIFT                 _MK_SHIFT_CONST(0)
#define NAND_CMD_REG2_0_CMD_BYTE0_FIELD                 _MK_FIELD_CONST(0xff, NAND_CMD_REG2_0_CMD_BYTE0_SHIFT)
#define NAND_CMD_REG2_0_CMD_BYTE0_RANGE                 7:0
#define NAND_CMD_REG2_0_CMD_BYTE0_WOFFSET                       0x0
#define NAND_CMD_REG2_0_CMD_BYTE0_DEFAULT                       _MK_MASK_CONST(0x0)
#define NAND_CMD_REG2_0_CMD_BYTE0_DEFAULT_MASK                  _MK_MASK_CONST(0xff)
#define NAND_CMD_REG2_0_CMD_BYTE0_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define NAND_CMD_REG2_0_CMD_BYTE0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register NAND_ADDR_REG1_0  
#define NAND_ADDR_REG1_0                        _MK_ADDR_CONST(0x28)
#define NAND_ADDR_REG1_0_SECURE                         0x0
#define NAND_ADDR_REG1_0_WORD_COUNT                     0x1
#define NAND_ADDR_REG1_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define NAND_ADDR_REG1_0_RESET_MASK                     _MK_MASK_CONST(0xffffffff)
#define NAND_ADDR_REG1_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define NAND_ADDR_REG1_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define NAND_ADDR_REG1_0_READ_MASK                      _MK_MASK_CONST(0xffffffff)
#define NAND_ADDR_REG1_0_WRITE_MASK                     _MK_MASK_CONST(0xffffffff)
#define NAND_ADDR_REG1_0_ADDR_BYTE3_SHIFT                       _MK_SHIFT_CONST(24)
#define NAND_ADDR_REG1_0_ADDR_BYTE3_FIELD                       _MK_FIELD_CONST(0xff, NAND_ADDR_REG1_0_ADDR_BYTE3_SHIFT)
#define NAND_ADDR_REG1_0_ADDR_BYTE3_RANGE                       31:24
#define NAND_ADDR_REG1_0_ADDR_BYTE3_WOFFSET                     0x0
#define NAND_ADDR_REG1_0_ADDR_BYTE3_DEFAULT                     _MK_MASK_CONST(0x0)
#define NAND_ADDR_REG1_0_ADDR_BYTE3_DEFAULT_MASK                        _MK_MASK_CONST(0xff)
#define NAND_ADDR_REG1_0_ADDR_BYTE3_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define NAND_ADDR_REG1_0_ADDR_BYTE3_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define NAND_ADDR_REG1_0_ADDR_BYTE2_SHIFT                       _MK_SHIFT_CONST(16)
#define NAND_ADDR_REG1_0_ADDR_BYTE2_FIELD                       _MK_FIELD_CONST(0xff, NAND_ADDR_REG1_0_ADDR_BYTE2_SHIFT)
#define NAND_ADDR_REG1_0_ADDR_BYTE2_RANGE                       23:16
#define NAND_ADDR_REG1_0_ADDR_BYTE2_WOFFSET                     0x0
#define NAND_ADDR_REG1_0_ADDR_BYTE2_DEFAULT                     _MK_MASK_CONST(0x0)
#define NAND_ADDR_REG1_0_ADDR_BYTE2_DEFAULT_MASK                        _MK_MASK_CONST(0xff)
#define NAND_ADDR_REG1_0_ADDR_BYTE2_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define NAND_ADDR_REG1_0_ADDR_BYTE2_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define NAND_ADDR_REG1_0_ADDR_BYTE1_SHIFT                       _MK_SHIFT_CONST(8)
#define NAND_ADDR_REG1_0_ADDR_BYTE1_FIELD                       _MK_FIELD_CONST(0xff, NAND_ADDR_REG1_0_ADDR_BYTE1_SHIFT)
#define NAND_ADDR_REG1_0_ADDR_BYTE1_RANGE                       15:8
#define NAND_ADDR_REG1_0_ADDR_BYTE1_WOFFSET                     0x0
#define NAND_ADDR_REG1_0_ADDR_BYTE1_DEFAULT                     _MK_MASK_CONST(0x0)
#define NAND_ADDR_REG1_0_ADDR_BYTE1_DEFAULT_MASK                        _MK_MASK_CONST(0xff)
#define NAND_ADDR_REG1_0_ADDR_BYTE1_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define NAND_ADDR_REG1_0_ADDR_BYTE1_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define NAND_ADDR_REG1_0_ADDR_BYTE0_SHIFT                       _MK_SHIFT_CONST(0)
#define NAND_ADDR_REG1_0_ADDR_BYTE0_FIELD                       _MK_FIELD_CONST(0xff, NAND_ADDR_REG1_0_ADDR_BYTE0_SHIFT)
#define NAND_ADDR_REG1_0_ADDR_BYTE0_RANGE                       7:0
#define NAND_ADDR_REG1_0_ADDR_BYTE0_WOFFSET                     0x0
#define NAND_ADDR_REG1_0_ADDR_BYTE0_DEFAULT                     _MK_MASK_CONST(0x0)
#define NAND_ADDR_REG1_0_ADDR_BYTE0_DEFAULT_MASK                        _MK_MASK_CONST(0xff)
#define NAND_ADDR_REG1_0_ADDR_BYTE0_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define NAND_ADDR_REG1_0_ADDR_BYTE0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register NAND_ADDR_REG2_0  
#define NAND_ADDR_REG2_0                        _MK_ADDR_CONST(0x2c)
#define NAND_ADDR_REG2_0_SECURE                         0x0
#define NAND_ADDR_REG2_0_WORD_COUNT                     0x1
#define NAND_ADDR_REG2_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define NAND_ADDR_REG2_0_RESET_MASK                     _MK_MASK_CONST(0xffffffff)
#define NAND_ADDR_REG2_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define NAND_ADDR_REG2_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define NAND_ADDR_REG2_0_READ_MASK                      _MK_MASK_CONST(0xffffffff)
#define NAND_ADDR_REG2_0_WRITE_MASK                     _MK_MASK_CONST(0xffffffff)
#define NAND_ADDR_REG2_0_ADDR_BYTE7_SHIFT                       _MK_SHIFT_CONST(24)
#define NAND_ADDR_REG2_0_ADDR_BYTE7_FIELD                       _MK_FIELD_CONST(0xff, NAND_ADDR_REG2_0_ADDR_BYTE7_SHIFT)
#define NAND_ADDR_REG2_0_ADDR_BYTE7_RANGE                       31:24
#define NAND_ADDR_REG2_0_ADDR_BYTE7_WOFFSET                     0x0
#define NAND_ADDR_REG2_0_ADDR_BYTE7_DEFAULT                     _MK_MASK_CONST(0x0)
#define NAND_ADDR_REG2_0_ADDR_BYTE7_DEFAULT_MASK                        _MK_MASK_CONST(0xff)
#define NAND_ADDR_REG2_0_ADDR_BYTE7_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define NAND_ADDR_REG2_0_ADDR_BYTE7_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define NAND_ADDR_REG2_0_ADDR_BYTE6_SHIFT                       _MK_SHIFT_CONST(16)
#define NAND_ADDR_REG2_0_ADDR_BYTE6_FIELD                       _MK_FIELD_CONST(0xff, NAND_ADDR_REG2_0_ADDR_BYTE6_SHIFT)
#define NAND_ADDR_REG2_0_ADDR_BYTE6_RANGE                       23:16
#define NAND_ADDR_REG2_0_ADDR_BYTE6_WOFFSET                     0x0
#define NAND_ADDR_REG2_0_ADDR_BYTE6_DEFAULT                     _MK_MASK_CONST(0x0)
#define NAND_ADDR_REG2_0_ADDR_BYTE6_DEFAULT_MASK                        _MK_MASK_CONST(0xff)
#define NAND_ADDR_REG2_0_ADDR_BYTE6_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define NAND_ADDR_REG2_0_ADDR_BYTE6_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define NAND_ADDR_REG2_0_ADDR_BYTE5_SHIFT                       _MK_SHIFT_CONST(8)
#define NAND_ADDR_REG2_0_ADDR_BYTE5_FIELD                       _MK_FIELD_CONST(0xff, NAND_ADDR_REG2_0_ADDR_BYTE5_SHIFT)
#define NAND_ADDR_REG2_0_ADDR_BYTE5_RANGE                       15:8
#define NAND_ADDR_REG2_0_ADDR_BYTE5_WOFFSET                     0x0
#define NAND_ADDR_REG2_0_ADDR_BYTE5_DEFAULT                     _MK_MASK_CONST(0x0)
#define NAND_ADDR_REG2_0_ADDR_BYTE5_DEFAULT_MASK                        _MK_MASK_CONST(0xff)
#define NAND_ADDR_REG2_0_ADDR_BYTE5_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define NAND_ADDR_REG2_0_ADDR_BYTE5_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define NAND_ADDR_REG2_0_ADDR_BYTE4_SHIFT                       _MK_SHIFT_CONST(0)
#define NAND_ADDR_REG2_0_ADDR_BYTE4_FIELD                       _MK_FIELD_CONST(0xff, NAND_ADDR_REG2_0_ADDR_BYTE4_SHIFT)
#define NAND_ADDR_REG2_0_ADDR_BYTE4_RANGE                       7:0
#define NAND_ADDR_REG2_0_ADDR_BYTE4_WOFFSET                     0x0
#define NAND_ADDR_REG2_0_ADDR_BYTE4_DEFAULT                     _MK_MASK_CONST(0x0)
#define NAND_ADDR_REG2_0_ADDR_BYTE4_DEFAULT_MASK                        _MK_MASK_CONST(0xff)
#define NAND_ADDR_REG2_0_ADDR_BYTE4_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define NAND_ADDR_REG2_0_ADDR_BYTE4_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register NAND_DMA_MST_CTRL_0  
#define NAND_DMA_MST_CTRL_0                     _MK_ADDR_CONST(0x30)
#define NAND_DMA_MST_CTRL_0_SECURE                      0x0
#define NAND_DMA_MST_CTRL_0_WORD_COUNT                  0x1
#define NAND_DMA_MST_CTRL_0_RESET_VAL                   _MK_MASK_CONST(0x24000000)
#define NAND_DMA_MST_CTRL_0_RESET_MASK                  _MK_MASK_CONST(0xff100006)
#define NAND_DMA_MST_CTRL_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define NAND_DMA_MST_CTRL_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define NAND_DMA_MST_CTRL_0_READ_MASK                   _MK_MASK_CONST(0xff100006)
#define NAND_DMA_MST_CTRL_0_WRITE_MASK                  _MK_MASK_CONST(0xff100006)
#define NAND_DMA_MST_CTRL_0_DMA_GO_SHIFT                        _MK_SHIFT_CONST(31)
#define NAND_DMA_MST_CTRL_0_DMA_GO_FIELD                        _MK_FIELD_CONST(0x1, NAND_DMA_MST_CTRL_0_DMA_GO_SHIFT)
#define NAND_DMA_MST_CTRL_0_DMA_GO_RANGE                        31:31
#define NAND_DMA_MST_CTRL_0_DMA_GO_WOFFSET                      0x0
#define NAND_DMA_MST_CTRL_0_DMA_GO_DEFAULT                      _MK_MASK_CONST(0x0)
#define NAND_DMA_MST_CTRL_0_DMA_GO_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define NAND_DMA_MST_CTRL_0_DMA_GO_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define NAND_DMA_MST_CTRL_0_DMA_GO_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define NAND_DMA_MST_CTRL_0_DMA_GO_DISABLE                      _MK_ENUM_CONST(0)
#define NAND_DMA_MST_CTRL_0_DMA_GO_ENABLE                       _MK_ENUM_CONST(1)

#define NAND_DMA_MST_CTRL_0_DIR_SHIFT                   _MK_SHIFT_CONST(30)
#define NAND_DMA_MST_CTRL_0_DIR_FIELD                   _MK_FIELD_CONST(0x1, NAND_DMA_MST_CTRL_0_DIR_SHIFT)
#define NAND_DMA_MST_CTRL_0_DIR_RANGE                   30:30
#define NAND_DMA_MST_CTRL_0_DIR_WOFFSET                 0x0
#define NAND_DMA_MST_CTRL_0_DIR_DEFAULT                 _MK_MASK_CONST(0x0)
#define NAND_DMA_MST_CTRL_0_DIR_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define NAND_DMA_MST_CTRL_0_DIR_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define NAND_DMA_MST_CTRL_0_DIR_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define NAND_DMA_MST_CTRL_0_DIR_DMA_RD                  _MK_ENUM_CONST(0)
#define NAND_DMA_MST_CTRL_0_DIR_DMA_WR                  _MK_ENUM_CONST(1)

#define NAND_DMA_MST_CTRL_0_DMA_PERF_EN_SHIFT                   _MK_SHIFT_CONST(29)
#define NAND_DMA_MST_CTRL_0_DMA_PERF_EN_FIELD                   _MK_FIELD_CONST(0x1, NAND_DMA_MST_CTRL_0_DMA_PERF_EN_SHIFT)
#define NAND_DMA_MST_CTRL_0_DMA_PERF_EN_RANGE                   29:29
#define NAND_DMA_MST_CTRL_0_DMA_PERF_EN_WOFFSET                 0x0
#define NAND_DMA_MST_CTRL_0_DMA_PERF_EN_DEFAULT                 _MK_MASK_CONST(0x1)
#define NAND_DMA_MST_CTRL_0_DMA_PERF_EN_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define NAND_DMA_MST_CTRL_0_DMA_PERF_EN_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define NAND_DMA_MST_CTRL_0_DMA_PERF_EN_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define NAND_DMA_MST_CTRL_0_DMA_PERF_EN_DISABLE                 _MK_ENUM_CONST(0)
#define NAND_DMA_MST_CTRL_0_DMA_PERF_EN_ENABLE                  _MK_ENUM_CONST(1)

#define NAND_DMA_MST_CTRL_0_IE_DMA_DONE_SHIFT                   _MK_SHIFT_CONST(28)
#define NAND_DMA_MST_CTRL_0_IE_DMA_DONE_FIELD                   _MK_FIELD_CONST(0x1, NAND_DMA_MST_CTRL_0_IE_DMA_DONE_SHIFT)
#define NAND_DMA_MST_CTRL_0_IE_DMA_DONE_RANGE                   28:28
#define NAND_DMA_MST_CTRL_0_IE_DMA_DONE_WOFFSET                 0x0
#define NAND_DMA_MST_CTRL_0_IE_DMA_DONE_DEFAULT                 _MK_MASK_CONST(0x0)
#define NAND_DMA_MST_CTRL_0_IE_DMA_DONE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define NAND_DMA_MST_CTRL_0_IE_DMA_DONE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define NAND_DMA_MST_CTRL_0_IE_DMA_DONE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define NAND_DMA_MST_CTRL_0_IE_DMA_DONE_DISABLE                 _MK_ENUM_CONST(0)
#define NAND_DMA_MST_CTRL_0_IE_DMA_DONE_ENABLE                  _MK_ENUM_CONST(1)

#define NAND_DMA_MST_CTRL_0_REUSE_BUFFER_SHIFT                  _MK_SHIFT_CONST(27)
#define NAND_DMA_MST_CTRL_0_REUSE_BUFFER_FIELD                  _MK_FIELD_CONST(0x1, NAND_DMA_MST_CTRL_0_REUSE_BUFFER_SHIFT)
#define NAND_DMA_MST_CTRL_0_REUSE_BUFFER_RANGE                  27:27
#define NAND_DMA_MST_CTRL_0_REUSE_BUFFER_WOFFSET                        0x0
#define NAND_DMA_MST_CTRL_0_REUSE_BUFFER_DEFAULT                        _MK_MASK_CONST(0x0)
#define NAND_DMA_MST_CTRL_0_REUSE_BUFFER_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define NAND_DMA_MST_CTRL_0_REUSE_BUFFER_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define NAND_DMA_MST_CTRL_0_REUSE_BUFFER_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define NAND_DMA_MST_CTRL_0_REUSE_BUFFER_DISABLE                        _MK_ENUM_CONST(0)
#define NAND_DMA_MST_CTRL_0_REUSE_BUFFER_ENABLE                 _MK_ENUM_CONST(1)

#define NAND_DMA_MST_CTRL_0_BURST_SIZE_SHIFT                    _MK_SHIFT_CONST(24)
#define NAND_DMA_MST_CTRL_0_BURST_SIZE_FIELD                    _MK_FIELD_CONST(0x7, NAND_DMA_MST_CTRL_0_BURST_SIZE_SHIFT)
#define NAND_DMA_MST_CTRL_0_BURST_SIZE_RANGE                    26:24
#define NAND_DMA_MST_CTRL_0_BURST_SIZE_WOFFSET                  0x0
#define NAND_DMA_MST_CTRL_0_BURST_SIZE_DEFAULT                  _MK_MASK_CONST(0x4)
#define NAND_DMA_MST_CTRL_0_BURST_SIZE_DEFAULT_MASK                     _MK_MASK_CONST(0x7)
#define NAND_DMA_MST_CTRL_0_BURST_SIZE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define NAND_DMA_MST_CTRL_0_BURST_SIZE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define NAND_DMA_MST_CTRL_0_BURST_SIZE_BURST_RSVD1                      _MK_ENUM_CONST(0)
#define NAND_DMA_MST_CTRL_0_BURST_SIZE_BURST_RSVD2                      _MK_ENUM_CONST(1)
#define NAND_DMA_MST_CTRL_0_BURST_SIZE_BURST_1WORDS                     _MK_ENUM_CONST(2)
#define NAND_DMA_MST_CTRL_0_BURST_SIZE_BURST_4WORDS                     _MK_ENUM_CONST(3)
#define NAND_DMA_MST_CTRL_0_BURST_SIZE_BURST_8WORDS                     _MK_ENUM_CONST(4)
#define NAND_DMA_MST_CTRL_0_BURST_SIZE_BURST_16WORDS                    _MK_ENUM_CONST(5)
#define NAND_DMA_MST_CTRL_0_BURST_SIZE_BURST_RSVD3                      _MK_ENUM_CONST(6)
#define NAND_DMA_MST_CTRL_0_BURST_SIZE_BURST_RSVD4                      _MK_ENUM_CONST(7)

#define NAND_DMA_MST_CTRL_0_IS_DMA_DONE_SHIFT                   _MK_SHIFT_CONST(20)
#define NAND_DMA_MST_CTRL_0_IS_DMA_DONE_FIELD                   _MK_FIELD_CONST(0x1, NAND_DMA_MST_CTRL_0_IS_DMA_DONE_SHIFT)
#define NAND_DMA_MST_CTRL_0_IS_DMA_DONE_RANGE                   20:20
#define NAND_DMA_MST_CTRL_0_IS_DMA_DONE_WOFFSET                 0x0
#define NAND_DMA_MST_CTRL_0_IS_DMA_DONE_DEFAULT                 _MK_MASK_CONST(0x0)
#define NAND_DMA_MST_CTRL_0_IS_DMA_DONE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define NAND_DMA_MST_CTRL_0_IS_DMA_DONE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define NAND_DMA_MST_CTRL_0_IS_DMA_DONE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define NAND_DMA_MST_CTRL_0_DMA_EN_A_SHIFT                      _MK_SHIFT_CONST(2)
#define NAND_DMA_MST_CTRL_0_DMA_EN_A_FIELD                      _MK_FIELD_CONST(0x1, NAND_DMA_MST_CTRL_0_DMA_EN_A_SHIFT)
#define NAND_DMA_MST_CTRL_0_DMA_EN_A_RANGE                      2:2
#define NAND_DMA_MST_CTRL_0_DMA_EN_A_WOFFSET                    0x0
#define NAND_DMA_MST_CTRL_0_DMA_EN_A_DEFAULT                    _MK_MASK_CONST(0x0)
#define NAND_DMA_MST_CTRL_0_DMA_EN_A_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define NAND_DMA_MST_CTRL_0_DMA_EN_A_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define NAND_DMA_MST_CTRL_0_DMA_EN_A_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NAND_DMA_MST_CTRL_0_DMA_EN_A_DISABLE                    _MK_ENUM_CONST(0)
#define NAND_DMA_MST_CTRL_0_DMA_EN_A_ENABLE                     _MK_ENUM_CONST(1)

#define NAND_DMA_MST_CTRL_0_DMA_EN_B_SHIFT                      _MK_SHIFT_CONST(1)
#define NAND_DMA_MST_CTRL_0_DMA_EN_B_FIELD                      _MK_FIELD_CONST(0x1, NAND_DMA_MST_CTRL_0_DMA_EN_B_SHIFT)
#define NAND_DMA_MST_CTRL_0_DMA_EN_B_RANGE                      1:1
#define NAND_DMA_MST_CTRL_0_DMA_EN_B_WOFFSET                    0x0
#define NAND_DMA_MST_CTRL_0_DMA_EN_B_DEFAULT                    _MK_MASK_CONST(0x0)
#define NAND_DMA_MST_CTRL_0_DMA_EN_B_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define NAND_DMA_MST_CTRL_0_DMA_EN_B_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define NAND_DMA_MST_CTRL_0_DMA_EN_B_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NAND_DMA_MST_CTRL_0_DMA_EN_B_DISABLE                    _MK_ENUM_CONST(0)
#define NAND_DMA_MST_CTRL_0_DMA_EN_B_ENABLE                     _MK_ENUM_CONST(1)


// Register NAND_DMA_CFG_A_0  
#define NAND_DMA_CFG_A_0                        _MK_ADDR_CONST(0x34)
#define NAND_DMA_CFG_A_0_SECURE                         0x0
#define NAND_DMA_CFG_A_0_WORD_COUNT                     0x1
#define NAND_DMA_CFG_A_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define NAND_DMA_CFG_A_0_RESET_MASK                     _MK_MASK_CONST(0xffff)
#define NAND_DMA_CFG_A_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define NAND_DMA_CFG_A_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define NAND_DMA_CFG_A_0_READ_MASK                      _MK_MASK_CONST(0xffff)
#define NAND_DMA_CFG_A_0_WRITE_MASK                     _MK_MASK_CONST(0xffff)
#define NAND_DMA_CFG_A_0_DMA_BLOCK_SIZE_A_SHIFT                 _MK_SHIFT_CONST(0)
#define NAND_DMA_CFG_A_0_DMA_BLOCK_SIZE_A_FIELD                 _MK_FIELD_CONST(0xffff, NAND_DMA_CFG_A_0_DMA_BLOCK_SIZE_A_SHIFT)
#define NAND_DMA_CFG_A_0_DMA_BLOCK_SIZE_A_RANGE                 15:0
#define NAND_DMA_CFG_A_0_DMA_BLOCK_SIZE_A_WOFFSET                       0x0
#define NAND_DMA_CFG_A_0_DMA_BLOCK_SIZE_A_DEFAULT                       _MK_MASK_CONST(0x0)
#define NAND_DMA_CFG_A_0_DMA_BLOCK_SIZE_A_DEFAULT_MASK                  _MK_MASK_CONST(0xffff)
#define NAND_DMA_CFG_A_0_DMA_BLOCK_SIZE_A_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define NAND_DMA_CFG_A_0_DMA_BLOCK_SIZE_A_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register NAND_DMA_CFG_B_0  
#define NAND_DMA_CFG_B_0                        _MK_ADDR_CONST(0x38)
#define NAND_DMA_CFG_B_0_SECURE                         0x0
#define NAND_DMA_CFG_B_0_WORD_COUNT                     0x1
#define NAND_DMA_CFG_B_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define NAND_DMA_CFG_B_0_RESET_MASK                     _MK_MASK_CONST(0xffff)
#define NAND_DMA_CFG_B_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define NAND_DMA_CFG_B_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define NAND_DMA_CFG_B_0_READ_MASK                      _MK_MASK_CONST(0xffff)
#define NAND_DMA_CFG_B_0_WRITE_MASK                     _MK_MASK_CONST(0xffff)
#define NAND_DMA_CFG_B_0_DMA_BLOCK_SIZE_B_SHIFT                 _MK_SHIFT_CONST(0)
#define NAND_DMA_CFG_B_0_DMA_BLOCK_SIZE_B_FIELD                 _MK_FIELD_CONST(0xffff, NAND_DMA_CFG_B_0_DMA_BLOCK_SIZE_B_SHIFT)
#define NAND_DMA_CFG_B_0_DMA_BLOCK_SIZE_B_RANGE                 15:0
#define NAND_DMA_CFG_B_0_DMA_BLOCK_SIZE_B_WOFFSET                       0x0
#define NAND_DMA_CFG_B_0_DMA_BLOCK_SIZE_B_DEFAULT                       _MK_MASK_CONST(0x0)
#define NAND_DMA_CFG_B_0_DMA_BLOCK_SIZE_B_DEFAULT_MASK                  _MK_MASK_CONST(0xffff)
#define NAND_DMA_CFG_B_0_DMA_BLOCK_SIZE_B_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define NAND_DMA_CFG_B_0_DMA_BLOCK_SIZE_B_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register NAND_FIFO_CTRL_0  
#define NAND_FIFO_CTRL_0                        _MK_ADDR_CONST(0x3c)
#define NAND_FIFO_CTRL_0_SECURE                         0x0
#define NAND_FIFO_CTRL_0_WORD_COUNT                     0x1
#define NAND_FIFO_CTRL_0_RESET_VAL                      _MK_MASK_CONST(0xaa00)
#define NAND_FIFO_CTRL_0_RESET_MASK                     _MK_MASK_CONST(0xff0f)
#define NAND_FIFO_CTRL_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define NAND_FIFO_CTRL_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define NAND_FIFO_CTRL_0_READ_MASK                      _MK_MASK_CONST(0xff0f)
#define NAND_FIFO_CTRL_0_WRITE_MASK                     _MK_MASK_CONST(0xf)
#define NAND_FIFO_CTRL_0_LL_BUF_EMPTY_SHIFT                     _MK_SHIFT_CONST(15)
#define NAND_FIFO_CTRL_0_LL_BUF_EMPTY_FIELD                     _MK_FIELD_CONST(0x1, NAND_FIFO_CTRL_0_LL_BUF_EMPTY_SHIFT)
#define NAND_FIFO_CTRL_0_LL_BUF_EMPTY_RANGE                     15:15
#define NAND_FIFO_CTRL_0_LL_BUF_EMPTY_WOFFSET                   0x0
#define NAND_FIFO_CTRL_0_LL_BUF_EMPTY_DEFAULT                   _MK_MASK_CONST(0x1)
#define NAND_FIFO_CTRL_0_LL_BUF_EMPTY_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define NAND_FIFO_CTRL_0_LL_BUF_EMPTY_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define NAND_FIFO_CTRL_0_LL_BUF_EMPTY_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define NAND_FIFO_CTRL_0_LL_BUF_FULL_SHIFT                      _MK_SHIFT_CONST(14)
#define NAND_FIFO_CTRL_0_LL_BUF_FULL_FIELD                      _MK_FIELD_CONST(0x1, NAND_FIFO_CTRL_0_LL_BUF_FULL_SHIFT)
#define NAND_FIFO_CTRL_0_LL_BUF_FULL_RANGE                      14:14
#define NAND_FIFO_CTRL_0_LL_BUF_FULL_WOFFSET                    0x0
#define NAND_FIFO_CTRL_0_LL_BUF_FULL_DEFAULT                    _MK_MASK_CONST(0x0)
#define NAND_FIFO_CTRL_0_LL_BUF_FULL_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define NAND_FIFO_CTRL_0_LL_BUF_FULL_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define NAND_FIFO_CTRL_0_LL_BUF_FULL_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define NAND_FIFO_CTRL_0_FIFO_A_EMPTY_SHIFT                     _MK_SHIFT_CONST(13)
#define NAND_FIFO_CTRL_0_FIFO_A_EMPTY_FIELD                     _MK_FIELD_CONST(0x1, NAND_FIFO_CTRL_0_FIFO_A_EMPTY_SHIFT)
#define NAND_FIFO_CTRL_0_FIFO_A_EMPTY_RANGE                     13:13
#define NAND_FIFO_CTRL_0_FIFO_A_EMPTY_WOFFSET                   0x0
#define NAND_FIFO_CTRL_0_FIFO_A_EMPTY_DEFAULT                   _MK_MASK_CONST(0x1)
#define NAND_FIFO_CTRL_0_FIFO_A_EMPTY_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define NAND_FIFO_CTRL_0_FIFO_A_EMPTY_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define NAND_FIFO_CTRL_0_FIFO_A_EMPTY_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define NAND_FIFO_CTRL_0_FIFO_A_FULL_SHIFT                      _MK_SHIFT_CONST(12)
#define NAND_FIFO_CTRL_0_FIFO_A_FULL_FIELD                      _MK_FIELD_CONST(0x1, NAND_FIFO_CTRL_0_FIFO_A_FULL_SHIFT)
#define NAND_FIFO_CTRL_0_FIFO_A_FULL_RANGE                      12:12
#define NAND_FIFO_CTRL_0_FIFO_A_FULL_WOFFSET                    0x0
#define NAND_FIFO_CTRL_0_FIFO_A_FULL_DEFAULT                    _MK_MASK_CONST(0x0)
#define NAND_FIFO_CTRL_0_FIFO_A_FULL_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define NAND_FIFO_CTRL_0_FIFO_A_FULL_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define NAND_FIFO_CTRL_0_FIFO_A_FULL_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define NAND_FIFO_CTRL_0_FIFO_B_EMPTY_SHIFT                     _MK_SHIFT_CONST(11)
#define NAND_FIFO_CTRL_0_FIFO_B_EMPTY_FIELD                     _MK_FIELD_CONST(0x1, NAND_FIFO_CTRL_0_FIFO_B_EMPTY_SHIFT)
#define NAND_FIFO_CTRL_0_FIFO_B_EMPTY_RANGE                     11:11
#define NAND_FIFO_CTRL_0_FIFO_B_EMPTY_WOFFSET                   0x0
#define NAND_FIFO_CTRL_0_FIFO_B_EMPTY_DEFAULT                   _MK_MASK_CONST(0x1)
#define NAND_FIFO_CTRL_0_FIFO_B_EMPTY_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define NAND_FIFO_CTRL_0_FIFO_B_EMPTY_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define NAND_FIFO_CTRL_0_FIFO_B_EMPTY_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define NAND_FIFO_CTRL_0_FIFO_B_FULL_SHIFT                      _MK_SHIFT_CONST(10)
#define NAND_FIFO_CTRL_0_FIFO_B_FULL_FIELD                      _MK_FIELD_CONST(0x1, NAND_FIFO_CTRL_0_FIFO_B_FULL_SHIFT)
#define NAND_FIFO_CTRL_0_FIFO_B_FULL_RANGE                      10:10
#define NAND_FIFO_CTRL_0_FIFO_B_FULL_WOFFSET                    0x0
#define NAND_FIFO_CTRL_0_FIFO_B_FULL_DEFAULT                    _MK_MASK_CONST(0x0)
#define NAND_FIFO_CTRL_0_FIFO_B_FULL_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define NAND_FIFO_CTRL_0_FIFO_B_FULL_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define NAND_FIFO_CTRL_0_FIFO_B_FULL_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define NAND_FIFO_CTRL_0_FIFO_C_EMPTY_SHIFT                     _MK_SHIFT_CONST(9)
#define NAND_FIFO_CTRL_0_FIFO_C_EMPTY_FIELD                     _MK_FIELD_CONST(0x1, NAND_FIFO_CTRL_0_FIFO_C_EMPTY_SHIFT)
#define NAND_FIFO_CTRL_0_FIFO_C_EMPTY_RANGE                     9:9
#define NAND_FIFO_CTRL_0_FIFO_C_EMPTY_WOFFSET                   0x0
#define NAND_FIFO_CTRL_0_FIFO_C_EMPTY_DEFAULT                   _MK_MASK_CONST(0x1)
#define NAND_FIFO_CTRL_0_FIFO_C_EMPTY_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define NAND_FIFO_CTRL_0_FIFO_C_EMPTY_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define NAND_FIFO_CTRL_0_FIFO_C_EMPTY_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define NAND_FIFO_CTRL_0_FIFO_C_FULL_SHIFT                      _MK_SHIFT_CONST(8)
#define NAND_FIFO_CTRL_0_FIFO_C_FULL_FIELD                      _MK_FIELD_CONST(0x1, NAND_FIFO_CTRL_0_FIFO_C_FULL_SHIFT)
#define NAND_FIFO_CTRL_0_FIFO_C_FULL_RANGE                      8:8
#define NAND_FIFO_CTRL_0_FIFO_C_FULL_WOFFSET                    0x0
#define NAND_FIFO_CTRL_0_FIFO_C_FULL_DEFAULT                    _MK_MASK_CONST(0x0)
#define NAND_FIFO_CTRL_0_FIFO_C_FULL_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define NAND_FIFO_CTRL_0_FIFO_C_FULL_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define NAND_FIFO_CTRL_0_FIFO_C_FULL_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define NAND_FIFO_CTRL_0_LL_BUF_CLR_SHIFT                       _MK_SHIFT_CONST(3)
#define NAND_FIFO_CTRL_0_LL_BUF_CLR_FIELD                       _MK_FIELD_CONST(0x1, NAND_FIFO_CTRL_0_LL_BUF_CLR_SHIFT)
#define NAND_FIFO_CTRL_0_LL_BUF_CLR_RANGE                       3:3
#define NAND_FIFO_CTRL_0_LL_BUF_CLR_WOFFSET                     0x0
#define NAND_FIFO_CTRL_0_LL_BUF_CLR_DEFAULT                     _MK_MASK_CONST(0x0)
#define NAND_FIFO_CTRL_0_LL_BUF_CLR_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define NAND_FIFO_CTRL_0_LL_BUF_CLR_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define NAND_FIFO_CTRL_0_LL_BUF_CLR_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define NAND_FIFO_CTRL_0_LL_BUF_CLR_CLEAR_NO_FIFO                       _MK_ENUM_CONST(0)
#define NAND_FIFO_CTRL_0_LL_BUF_CLR_CLEAR_ALL_FIFO                      _MK_ENUM_CONST(1)

#define NAND_FIFO_CTRL_0_FIFO_A_CLR_SHIFT                       _MK_SHIFT_CONST(2)
#define NAND_FIFO_CTRL_0_FIFO_A_CLR_FIELD                       _MK_FIELD_CONST(0x1, NAND_FIFO_CTRL_0_FIFO_A_CLR_SHIFT)
#define NAND_FIFO_CTRL_0_FIFO_A_CLR_RANGE                       2:2
#define NAND_FIFO_CTRL_0_FIFO_A_CLR_WOFFSET                     0x0
#define NAND_FIFO_CTRL_0_FIFO_A_CLR_DEFAULT                     _MK_MASK_CONST(0x0)
#define NAND_FIFO_CTRL_0_FIFO_A_CLR_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define NAND_FIFO_CTRL_0_FIFO_A_CLR_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define NAND_FIFO_CTRL_0_FIFO_A_CLR_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define NAND_FIFO_CTRL_0_FIFO_B_CLR_SHIFT                       _MK_SHIFT_CONST(1)
#define NAND_FIFO_CTRL_0_FIFO_B_CLR_FIELD                       _MK_FIELD_CONST(0x1, NAND_FIFO_CTRL_0_FIFO_B_CLR_SHIFT)
#define NAND_FIFO_CTRL_0_FIFO_B_CLR_RANGE                       1:1
#define NAND_FIFO_CTRL_0_FIFO_B_CLR_WOFFSET                     0x0
#define NAND_FIFO_CTRL_0_FIFO_B_CLR_DEFAULT                     _MK_MASK_CONST(0x0)
#define NAND_FIFO_CTRL_0_FIFO_B_CLR_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define NAND_FIFO_CTRL_0_FIFO_B_CLR_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define NAND_FIFO_CTRL_0_FIFO_B_CLR_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define NAND_FIFO_CTRL_0_FIFO_C_CLR_SHIFT                       _MK_SHIFT_CONST(0)
#define NAND_FIFO_CTRL_0_FIFO_C_CLR_FIELD                       _MK_FIELD_CONST(0x1, NAND_FIFO_CTRL_0_FIFO_C_CLR_SHIFT)
#define NAND_FIFO_CTRL_0_FIFO_C_CLR_RANGE                       0:0
#define NAND_FIFO_CTRL_0_FIFO_C_CLR_WOFFSET                     0x0
#define NAND_FIFO_CTRL_0_FIFO_C_CLR_DEFAULT                     _MK_MASK_CONST(0x0)
#define NAND_FIFO_CTRL_0_FIFO_C_CLR_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define NAND_FIFO_CTRL_0_FIFO_C_CLR_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define NAND_FIFO_CTRL_0_FIFO_C_CLR_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register NAND_DATA_BLOCK_PTR_0  
#define NAND_DATA_BLOCK_PTR_0                   _MK_ADDR_CONST(0x40)
#define NAND_DATA_BLOCK_PTR_0_SECURE                    0x0
#define NAND_DATA_BLOCK_PTR_0_WORD_COUNT                        0x1
#define NAND_DATA_BLOCK_PTR_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define NAND_DATA_BLOCK_PTR_0_RESET_MASK                        _MK_MASK_CONST(0xffffffff)
#define NAND_DATA_BLOCK_PTR_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define NAND_DATA_BLOCK_PTR_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define NAND_DATA_BLOCK_PTR_0_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define NAND_DATA_BLOCK_PTR_0_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define NAND_DATA_BLOCK_PTR_0_DMA_DATA_BLOCK_PTR_SHIFT                  _MK_SHIFT_CONST(0)
#define NAND_DATA_BLOCK_PTR_0_DMA_DATA_BLOCK_PTR_FIELD                  _MK_FIELD_CONST(0xffffffff, NAND_DATA_BLOCK_PTR_0_DMA_DATA_BLOCK_PTR_SHIFT)
#define NAND_DATA_BLOCK_PTR_0_DMA_DATA_BLOCK_PTR_RANGE                  31:0
#define NAND_DATA_BLOCK_PTR_0_DMA_DATA_BLOCK_PTR_WOFFSET                        0x0
#define NAND_DATA_BLOCK_PTR_0_DMA_DATA_BLOCK_PTR_DEFAULT                        _MK_MASK_CONST(0x0)
#define NAND_DATA_BLOCK_PTR_0_DMA_DATA_BLOCK_PTR_DEFAULT_MASK                   _MK_MASK_CONST(0xffffffff)
#define NAND_DATA_BLOCK_PTR_0_DMA_DATA_BLOCK_PTR_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define NAND_DATA_BLOCK_PTR_0_DMA_DATA_BLOCK_PTR_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register NAND_TAG_PTR_0  
#define NAND_TAG_PTR_0                  _MK_ADDR_CONST(0x44)
#define NAND_TAG_PTR_0_SECURE                   0x0
#define NAND_TAG_PTR_0_WORD_COUNT                       0x1
#define NAND_TAG_PTR_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define NAND_TAG_PTR_0_RESET_MASK                       _MK_MASK_CONST(0xffffffff)
#define NAND_TAG_PTR_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define NAND_TAG_PTR_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define NAND_TAG_PTR_0_READ_MASK                        _MK_MASK_CONST(0xffffffff)
#define NAND_TAG_PTR_0_WRITE_MASK                       _MK_MASK_CONST(0xffffffff)
#define NAND_TAG_PTR_0_DMA_TAG_PTR_SHIFT                        _MK_SHIFT_CONST(0)
#define NAND_TAG_PTR_0_DMA_TAG_PTR_FIELD                        _MK_FIELD_CONST(0xffffffff, NAND_TAG_PTR_0_DMA_TAG_PTR_SHIFT)
#define NAND_TAG_PTR_0_DMA_TAG_PTR_RANGE                        31:0
#define NAND_TAG_PTR_0_DMA_TAG_PTR_WOFFSET                      0x0
#define NAND_TAG_PTR_0_DMA_TAG_PTR_DEFAULT                      _MK_MASK_CONST(0x0)
#define NAND_TAG_PTR_0_DMA_TAG_PTR_DEFAULT_MASK                 _MK_MASK_CONST(0xffffffff)
#define NAND_TAG_PTR_0_DMA_TAG_PTR_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define NAND_TAG_PTR_0_DMA_TAG_PTR_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register NAND_ECC_PTR_0  
#define NAND_ECC_PTR_0                  _MK_ADDR_CONST(0x48)
#define NAND_ECC_PTR_0_SECURE                   0x0
#define NAND_ECC_PTR_0_WORD_COUNT                       0x1
#define NAND_ECC_PTR_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define NAND_ECC_PTR_0_RESET_MASK                       _MK_MASK_CONST(0xfffffffc)
#define NAND_ECC_PTR_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define NAND_ECC_PTR_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define NAND_ECC_PTR_0_READ_MASK                        _MK_MASK_CONST(0xfffffffc)
#define NAND_ECC_PTR_0_WRITE_MASK                       _MK_MASK_CONST(0xfffffffc)
#define NAND_ECC_PTR_0_DMA_ECC_PTR_SHIFT                        _MK_SHIFT_CONST(2)
#define NAND_ECC_PTR_0_DMA_ECC_PTR_FIELD                        _MK_FIELD_CONST(0x3fffffff, NAND_ECC_PTR_0_DMA_ECC_PTR_SHIFT)
#define NAND_ECC_PTR_0_DMA_ECC_PTR_RANGE                        31:2
#define NAND_ECC_PTR_0_DMA_ECC_PTR_WOFFSET                      0x0
#define NAND_ECC_PTR_0_DMA_ECC_PTR_DEFAULT                      _MK_MASK_CONST(0x0)
#define NAND_ECC_PTR_0_DMA_ECC_PTR_DEFAULT_MASK                 _MK_MASK_CONST(0x3fffffff)
#define NAND_ECC_PTR_0_DMA_ECC_PTR_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define NAND_ECC_PTR_0_DMA_ECC_PTR_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register NAND_DEC_STATUS_0  
#define NAND_DEC_STATUS_0                       _MK_ADDR_CONST(0x4c)
#define NAND_DEC_STATUS_0_SECURE                        0x0
#define NAND_DEC_STATUS_0_WORD_COUNT                    0x1
#define NAND_DEC_STATUS_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define NAND_DEC_STATUS_0_RESET_MASK                    _MK_MASK_CONST(0xffffff03)
#define NAND_DEC_STATUS_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define NAND_DEC_STATUS_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define NAND_DEC_STATUS_0_READ_MASK                     _MK_MASK_CONST(0xffffff03)
#define NAND_DEC_STATUS_0_WRITE_MASK                    _MK_MASK_CONST(0x0)
#define NAND_DEC_STATUS_0_ERR_PAGE_NUMBER_SHIFT                 _MK_SHIFT_CONST(24)
#define NAND_DEC_STATUS_0_ERR_PAGE_NUMBER_FIELD                 _MK_FIELD_CONST(0xff, NAND_DEC_STATUS_0_ERR_PAGE_NUMBER_SHIFT)
#define NAND_DEC_STATUS_0_ERR_PAGE_NUMBER_RANGE                 31:24
#define NAND_DEC_STATUS_0_ERR_PAGE_NUMBER_WOFFSET                       0x0
#define NAND_DEC_STATUS_0_ERR_PAGE_NUMBER_DEFAULT                       _MK_MASK_CONST(0x0)
#define NAND_DEC_STATUS_0_ERR_PAGE_NUMBER_DEFAULT_MASK                  _MK_MASK_CONST(0xff)
#define NAND_DEC_STATUS_0_ERR_PAGE_NUMBER_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define NAND_DEC_STATUS_0_ERR_PAGE_NUMBER_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define NAND_DEC_STATUS_0_ERR_COUNT_SHIFT                       _MK_SHIFT_CONST(16)
#define NAND_DEC_STATUS_0_ERR_COUNT_FIELD                       _MK_FIELD_CONST(0xff, NAND_DEC_STATUS_0_ERR_COUNT_SHIFT)
#define NAND_DEC_STATUS_0_ERR_COUNT_RANGE                       23:16
#define NAND_DEC_STATUS_0_ERR_COUNT_WOFFSET                     0x0
#define NAND_DEC_STATUS_0_ERR_COUNT_DEFAULT                     _MK_MASK_CONST(0x0)
#define NAND_DEC_STATUS_0_ERR_COUNT_DEFAULT_MASK                        _MK_MASK_CONST(0xff)
#define NAND_DEC_STATUS_0_ERR_COUNT_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define NAND_DEC_STATUS_0_ERR_COUNT_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define NAND_DEC_STATUS_0_SUB_PAGE_FAIL_SHIFT                   _MK_SHIFT_CONST(8)
#define NAND_DEC_STATUS_0_SUB_PAGE_FAIL_FIELD                   _MK_FIELD_CONST(0xff, NAND_DEC_STATUS_0_SUB_PAGE_FAIL_SHIFT)
#define NAND_DEC_STATUS_0_SUB_PAGE_FAIL_RANGE                   15:8
#define NAND_DEC_STATUS_0_SUB_PAGE_FAIL_WOFFSET                 0x0
#define NAND_DEC_STATUS_0_SUB_PAGE_FAIL_DEFAULT                 _MK_MASK_CONST(0x0)
#define NAND_DEC_STATUS_0_SUB_PAGE_FAIL_DEFAULT_MASK                    _MK_MASK_CONST(0xff)
#define NAND_DEC_STATUS_0_SUB_PAGE_FAIL_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define NAND_DEC_STATUS_0_SUB_PAGE_FAIL_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define NAND_DEC_STATUS_0_A_ECC_FAIL_SHIFT                      _MK_SHIFT_CONST(1)
#define NAND_DEC_STATUS_0_A_ECC_FAIL_FIELD                      _MK_FIELD_CONST(0x1, NAND_DEC_STATUS_0_A_ECC_FAIL_SHIFT)
#define NAND_DEC_STATUS_0_A_ECC_FAIL_RANGE                      1:1
#define NAND_DEC_STATUS_0_A_ECC_FAIL_WOFFSET                    0x0
#define NAND_DEC_STATUS_0_A_ECC_FAIL_DEFAULT                    _MK_MASK_CONST(0x0)
#define NAND_DEC_STATUS_0_A_ECC_FAIL_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define NAND_DEC_STATUS_0_A_ECC_FAIL_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define NAND_DEC_STATUS_0_A_ECC_FAIL_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define NAND_DEC_STATUS_0_B_ECC_FAIL_SHIFT                      _MK_SHIFT_CONST(0)
#define NAND_DEC_STATUS_0_B_ECC_FAIL_FIELD                      _MK_FIELD_CONST(0x1, NAND_DEC_STATUS_0_B_ECC_FAIL_SHIFT)
#define NAND_DEC_STATUS_0_B_ECC_FAIL_RANGE                      0:0
#define NAND_DEC_STATUS_0_B_ECC_FAIL_WOFFSET                    0x0
#define NAND_DEC_STATUS_0_B_ECC_FAIL_DEFAULT                    _MK_MASK_CONST(0x0)
#define NAND_DEC_STATUS_0_B_ECC_FAIL_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define NAND_DEC_STATUS_0_B_ECC_FAIL_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define NAND_DEC_STATUS_0_B_ECC_FAIL_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register NAND_HWSTATUS_CMD_0  
#define NAND_HWSTATUS_CMD_0                     _MK_ADDR_CONST(0x50)
#define NAND_HWSTATUS_CMD_0_SECURE                      0x0
#define NAND_HWSTATUS_CMD_0_WORD_COUNT                  0x1
#define NAND_HWSTATUS_CMD_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define NAND_HWSTATUS_CMD_0_RESET_MASK                  _MK_MASK_CONST(0xff)
#define NAND_HWSTATUS_CMD_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define NAND_HWSTATUS_CMD_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define NAND_HWSTATUS_CMD_0_READ_MASK                   _MK_MASK_CONST(0xff)
#define NAND_HWSTATUS_CMD_0_WRITE_MASK                  _MK_MASK_CONST(0xff)
#define NAND_HWSTATUS_CMD_0_HWSTATUS_CMD_SHIFT                  _MK_SHIFT_CONST(0)
#define NAND_HWSTATUS_CMD_0_HWSTATUS_CMD_FIELD                  _MK_FIELD_CONST(0xff, NAND_HWSTATUS_CMD_0_HWSTATUS_CMD_SHIFT)
#define NAND_HWSTATUS_CMD_0_HWSTATUS_CMD_RANGE                  7:0
#define NAND_HWSTATUS_CMD_0_HWSTATUS_CMD_WOFFSET                        0x0
#define NAND_HWSTATUS_CMD_0_HWSTATUS_CMD_DEFAULT                        _MK_MASK_CONST(0x0)
#define NAND_HWSTATUS_CMD_0_HWSTATUS_CMD_DEFAULT_MASK                   _MK_MASK_CONST(0xff)
#define NAND_HWSTATUS_CMD_0_HWSTATUS_CMD_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define NAND_HWSTATUS_CMD_0_HWSTATUS_CMD_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register NAND_HWSTATUS_MASK_0  
#define NAND_HWSTATUS_MASK_0                    _MK_ADDR_CONST(0x54)
#define NAND_HWSTATUS_MASK_0_SECURE                     0x0
#define NAND_HWSTATUS_MASK_0_WORD_COUNT                         0x1
#define NAND_HWSTATUS_MASK_0_RESET_VAL                  _MK_MASK_CONST(0xffe04040)
#define NAND_HWSTATUS_MASK_0_RESET_MASK                         _MK_MASK_CONST(0xffffffff)
#define NAND_HWSTATUS_MASK_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define NAND_HWSTATUS_MASK_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NAND_HWSTATUS_MASK_0_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define NAND_HWSTATUS_MASK_0_WRITE_MASK                         _MK_MASK_CONST(0xffffffff)
#define NAND_HWSTATUS_MASK_0_RDSTATUS_MASK_SHIFT                        _MK_SHIFT_CONST(24)
#define NAND_HWSTATUS_MASK_0_RDSTATUS_MASK_FIELD                        _MK_FIELD_CONST(0xff, NAND_HWSTATUS_MASK_0_RDSTATUS_MASK_SHIFT)
#define NAND_HWSTATUS_MASK_0_RDSTATUS_MASK_RANGE                        31:24
#define NAND_HWSTATUS_MASK_0_RDSTATUS_MASK_WOFFSET                      0x0
#define NAND_HWSTATUS_MASK_0_RDSTATUS_MASK_DEFAULT                      _MK_MASK_CONST(0xff)
#define NAND_HWSTATUS_MASK_0_RDSTATUS_MASK_DEFAULT_MASK                 _MK_MASK_CONST(0xff)
#define NAND_HWSTATUS_MASK_0_RDSTATUS_MASK_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define NAND_HWSTATUS_MASK_0_RDSTATUS_MASK_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define NAND_HWSTATUS_MASK_0_RDSTATUS_EXP_VAL_SHIFT                     _MK_SHIFT_CONST(16)
#define NAND_HWSTATUS_MASK_0_RDSTATUS_EXP_VAL_FIELD                     _MK_FIELD_CONST(0xff, NAND_HWSTATUS_MASK_0_RDSTATUS_EXP_VAL_SHIFT)
#define NAND_HWSTATUS_MASK_0_RDSTATUS_EXP_VAL_RANGE                     23:16
#define NAND_HWSTATUS_MASK_0_RDSTATUS_EXP_VAL_WOFFSET                   0x0
#define NAND_HWSTATUS_MASK_0_RDSTATUS_EXP_VAL_DEFAULT                   _MK_MASK_CONST(0xe0)
#define NAND_HWSTATUS_MASK_0_RDSTATUS_EXP_VAL_DEFAULT_MASK                      _MK_MASK_CONST(0xff)
#define NAND_HWSTATUS_MASK_0_RDSTATUS_EXP_VAL_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define NAND_HWSTATUS_MASK_0_RDSTATUS_EXP_VAL_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define NAND_HWSTATUS_MASK_0_RBSY_MASK_SHIFT                    _MK_SHIFT_CONST(8)
#define NAND_HWSTATUS_MASK_0_RBSY_MASK_FIELD                    _MK_FIELD_CONST(0xff, NAND_HWSTATUS_MASK_0_RBSY_MASK_SHIFT)
#define NAND_HWSTATUS_MASK_0_RBSY_MASK_RANGE                    15:8
#define NAND_HWSTATUS_MASK_0_RBSY_MASK_WOFFSET                  0x0
#define NAND_HWSTATUS_MASK_0_RBSY_MASK_DEFAULT                  _MK_MASK_CONST(0x40)
#define NAND_HWSTATUS_MASK_0_RBSY_MASK_DEFAULT_MASK                     _MK_MASK_CONST(0xff)
#define NAND_HWSTATUS_MASK_0_RBSY_MASK_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define NAND_HWSTATUS_MASK_0_RBSY_MASK_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define NAND_HWSTATUS_MASK_0_RBSY_EXP_VAL_SHIFT                 _MK_SHIFT_CONST(0)
#define NAND_HWSTATUS_MASK_0_RBSY_EXP_VAL_FIELD                 _MK_FIELD_CONST(0xff, NAND_HWSTATUS_MASK_0_RBSY_EXP_VAL_SHIFT)
#define NAND_HWSTATUS_MASK_0_RBSY_EXP_VAL_RANGE                 7:0
#define NAND_HWSTATUS_MASK_0_RBSY_EXP_VAL_WOFFSET                       0x0
#define NAND_HWSTATUS_MASK_0_RBSY_EXP_VAL_DEFAULT                       _MK_MASK_CONST(0x40)
#define NAND_HWSTATUS_MASK_0_RBSY_EXP_VAL_DEFAULT_MASK                  _MK_MASK_CONST(0xff)
#define NAND_HWSTATUS_MASK_0_RBSY_EXP_VAL_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define NAND_HWSTATUS_MASK_0_RBSY_EXP_VAL_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register NAND_LL_CONFIG_0  
#define NAND_LL_CONFIG_0                        _MK_ADDR_CONST(0x58)
#define NAND_LL_CONFIG_0_SECURE                         0x0
#define NAND_LL_CONFIG_0_WORD_COUNT                     0x1
#define NAND_LL_CONFIG_0_RESET_VAL                      _MK_MASK_CONST(0xc0000)
#define NAND_LL_CONFIG_0_RESET_MASK                     _MK_MASK_CONST(0x800f0fff)
#define NAND_LL_CONFIG_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define NAND_LL_CONFIG_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define NAND_LL_CONFIG_0_READ_MASK                      _MK_MASK_CONST(0x800f0fff)
#define NAND_LL_CONFIG_0_WRITE_MASK                     _MK_MASK_CONST(0x800f0fff)
#define NAND_LL_CONFIG_0_LL_START_SHIFT                 _MK_SHIFT_CONST(31)
#define NAND_LL_CONFIG_0_LL_START_FIELD                 _MK_FIELD_CONST(0x1, NAND_LL_CONFIG_0_LL_START_SHIFT)
#define NAND_LL_CONFIG_0_LL_START_RANGE                 31:31
#define NAND_LL_CONFIG_0_LL_START_WOFFSET                       0x0
#define NAND_LL_CONFIG_0_LL_START_DEFAULT                       _MK_MASK_CONST(0x0)
#define NAND_LL_CONFIG_0_LL_START_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define NAND_LL_CONFIG_0_LL_START_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define NAND_LL_CONFIG_0_LL_START_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define NAND_LL_CONFIG_0_LL_START_DISABLE                       _MK_ENUM_CONST(0)
#define NAND_LL_CONFIG_0_LL_START_ENABLE                        _MK_ENUM_CONST(1)

#define NAND_LL_CONFIG_0_WORD_CNT_STATUS_EN_SHIFT                       _MK_SHIFT_CONST(19)
#define NAND_LL_CONFIG_0_WORD_CNT_STATUS_EN_FIELD                       _MK_FIELD_CONST(0x1, NAND_LL_CONFIG_0_WORD_CNT_STATUS_EN_SHIFT)
#define NAND_LL_CONFIG_0_WORD_CNT_STATUS_EN_RANGE                       19:19
#define NAND_LL_CONFIG_0_WORD_CNT_STATUS_EN_WOFFSET                     0x0
#define NAND_LL_CONFIG_0_WORD_CNT_STATUS_EN_DEFAULT                     _MK_MASK_CONST(0x1)
#define NAND_LL_CONFIG_0_WORD_CNT_STATUS_EN_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define NAND_LL_CONFIG_0_WORD_CNT_STATUS_EN_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define NAND_LL_CONFIG_0_WORD_CNT_STATUS_EN_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define NAND_LL_CONFIG_0_WORD_CNT_STATUS_EN_DISABLE                     _MK_ENUM_CONST(0)
#define NAND_LL_CONFIG_0_WORD_CNT_STATUS_EN_ENABLE                      _MK_ENUM_CONST(1)

#define NAND_LL_CONFIG_0_BURST_SIZE_SHIFT                       _MK_SHIFT_CONST(16)
#define NAND_LL_CONFIG_0_BURST_SIZE_FIELD                       _MK_FIELD_CONST(0x7, NAND_LL_CONFIG_0_BURST_SIZE_SHIFT)
#define NAND_LL_CONFIG_0_BURST_SIZE_RANGE                       18:16
#define NAND_LL_CONFIG_0_BURST_SIZE_WOFFSET                     0x0
#define NAND_LL_CONFIG_0_BURST_SIZE_DEFAULT                     _MK_MASK_CONST(0x4)
#define NAND_LL_CONFIG_0_BURST_SIZE_DEFAULT_MASK                        _MK_MASK_CONST(0x7)
#define NAND_LL_CONFIG_0_BURST_SIZE_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define NAND_LL_CONFIG_0_BURST_SIZE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define NAND_LL_CONFIG_0_BURST_SIZE_BURST_RSVD1                 _MK_ENUM_CONST(0)
#define NAND_LL_CONFIG_0_BURST_SIZE_BURST_RSVD2                 _MK_ENUM_CONST(1)
#define NAND_LL_CONFIG_0_BURST_SIZE_BURST_1WORDS                        _MK_ENUM_CONST(2)
#define NAND_LL_CONFIG_0_BURST_SIZE_BURST_4WORDS                        _MK_ENUM_CONST(3)
#define NAND_LL_CONFIG_0_BURST_SIZE_BURST_8WORDS                        _MK_ENUM_CONST(4)
#define NAND_LL_CONFIG_0_BURST_SIZE_BURST_16WORDS                       _MK_ENUM_CONST(5)
#define NAND_LL_CONFIG_0_BURST_SIZE_BURST_RSVD3                 _MK_ENUM_CONST(6)
#define NAND_LL_CONFIG_0_BURST_SIZE_BURST_RSVD4                 _MK_ENUM_CONST(7)

#define NAND_LL_CONFIG_0_LL_LENGTH_SHIFT                        _MK_SHIFT_CONST(0)
#define NAND_LL_CONFIG_0_LL_LENGTH_FIELD                        _MK_FIELD_CONST(0xfff, NAND_LL_CONFIG_0_LL_LENGTH_SHIFT)
#define NAND_LL_CONFIG_0_LL_LENGTH_RANGE                        11:0
#define NAND_LL_CONFIG_0_LL_LENGTH_WOFFSET                      0x0
#define NAND_LL_CONFIG_0_LL_LENGTH_DEFAULT                      _MK_MASK_CONST(0x0)
#define NAND_LL_CONFIG_0_LL_LENGTH_DEFAULT_MASK                 _MK_MASK_CONST(0xfff)
#define NAND_LL_CONFIG_0_LL_LENGTH_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define NAND_LL_CONFIG_0_LL_LENGTH_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register NAND_LL_PTR_0  
#define NAND_LL_PTR_0                   _MK_ADDR_CONST(0x5c)
#define NAND_LL_PTR_0_SECURE                    0x0
#define NAND_LL_PTR_0_WORD_COUNT                        0x1
#define NAND_LL_PTR_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define NAND_LL_PTR_0_RESET_MASK                        _MK_MASK_CONST(0xfffffffc)
#define NAND_LL_PTR_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define NAND_LL_PTR_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define NAND_LL_PTR_0_READ_MASK                         _MK_MASK_CONST(0xfffffffc)
#define NAND_LL_PTR_0_WRITE_MASK                        _MK_MASK_CONST(0xfffffffc)
#define NAND_LL_PTR_0_LL_PTR_SHIFT                      _MK_SHIFT_CONST(2)
#define NAND_LL_PTR_0_LL_PTR_FIELD                      _MK_FIELD_CONST(0x3fffffff, NAND_LL_PTR_0_LL_PTR_SHIFT)
#define NAND_LL_PTR_0_LL_PTR_RANGE                      31:2
#define NAND_LL_PTR_0_LL_PTR_WOFFSET                    0x0
#define NAND_LL_PTR_0_LL_PTR_DEFAULT                    _MK_MASK_CONST(0x0)
#define NAND_LL_PTR_0_LL_PTR_DEFAULT_MASK                       _MK_MASK_CONST(0x3fffffff)
#define NAND_LL_PTR_0_LL_PTR_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define NAND_LL_PTR_0_LL_PTR_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register NAND_LL_STATUS_0  
#define NAND_LL_STATUS_0                        _MK_ADDR_CONST(0x60)
#define NAND_LL_STATUS_0_SECURE                         0x0
#define NAND_LL_STATUS_0_WORD_COUNT                     0x1
#define NAND_LL_STATUS_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define NAND_LL_STATUS_0_RESET_MASK                     _MK_MASK_CONST(0xffcf0fff)
#define NAND_LL_STATUS_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define NAND_LL_STATUS_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define NAND_LL_STATUS_0_READ_MASK                      _MK_MASK_CONST(0xffcf0fff)
#define NAND_LL_STATUS_0_WRITE_MASK                     _MK_MASK_CONST(0x0)
#define NAND_LL_STATUS_0_LL_PKT_ID_SHIFT                        _MK_SHIFT_CONST(24)
#define NAND_LL_STATUS_0_LL_PKT_ID_FIELD                        _MK_FIELD_CONST(0xff, NAND_LL_STATUS_0_LL_PKT_ID_SHIFT)
#define NAND_LL_STATUS_0_LL_PKT_ID_RANGE                        31:24
#define NAND_LL_STATUS_0_LL_PKT_ID_WOFFSET                      0x0
#define NAND_LL_STATUS_0_LL_PKT_ID_DEFAULT                      _MK_MASK_CONST(0x0)
#define NAND_LL_STATUS_0_LL_PKT_ID_DEFAULT_MASK                 _MK_MASK_CONST(0xff)
#define NAND_LL_STATUS_0_LL_PKT_ID_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define NAND_LL_STATUS_0_LL_PKT_ID_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define NAND_LL_STATUS_0_IS_LL_DONE_SHIFT                       _MK_SHIFT_CONST(23)
#define NAND_LL_STATUS_0_IS_LL_DONE_FIELD                       _MK_FIELD_CONST(0x1, NAND_LL_STATUS_0_IS_LL_DONE_SHIFT)
#define NAND_LL_STATUS_0_IS_LL_DONE_RANGE                       23:23
#define NAND_LL_STATUS_0_IS_LL_DONE_WOFFSET                     0x0
#define NAND_LL_STATUS_0_IS_LL_DONE_DEFAULT                     _MK_MASK_CONST(0x0)
#define NAND_LL_STATUS_0_IS_LL_DONE_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define NAND_LL_STATUS_0_IS_LL_DONE_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define NAND_LL_STATUS_0_IS_LL_DONE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define NAND_LL_STATUS_0_IS_LL_ERR_SHIFT                        _MK_SHIFT_CONST(22)
#define NAND_LL_STATUS_0_IS_LL_ERR_FIELD                        _MK_FIELD_CONST(0x1, NAND_LL_STATUS_0_IS_LL_ERR_SHIFT)
#define NAND_LL_STATUS_0_IS_LL_ERR_RANGE                        22:22
#define NAND_LL_STATUS_0_IS_LL_ERR_WOFFSET                      0x0
#define NAND_LL_STATUS_0_IS_LL_ERR_DEFAULT                      _MK_MASK_CONST(0x0)
#define NAND_LL_STATUS_0_IS_LL_ERR_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define NAND_LL_STATUS_0_IS_LL_ERR_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define NAND_LL_STATUS_0_IS_LL_ERR_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define NAND_LL_STATUS_0_LL_LENGTH_LAST_PKT_SHIFT                       _MK_SHIFT_CONST(16)
#define NAND_LL_STATUS_0_LL_LENGTH_LAST_PKT_FIELD                       _MK_FIELD_CONST(0xf, NAND_LL_STATUS_0_LL_LENGTH_LAST_PKT_SHIFT)
#define NAND_LL_STATUS_0_LL_LENGTH_LAST_PKT_RANGE                       19:16
#define NAND_LL_STATUS_0_LL_LENGTH_LAST_PKT_WOFFSET                     0x0
#define NAND_LL_STATUS_0_LL_LENGTH_LAST_PKT_DEFAULT                     _MK_MASK_CONST(0x0)
#define NAND_LL_STATUS_0_LL_LENGTH_LAST_PKT_DEFAULT_MASK                        _MK_MASK_CONST(0xf)
#define NAND_LL_STATUS_0_LL_LENGTH_LAST_PKT_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define NAND_LL_STATUS_0_LL_LENGTH_LAST_PKT_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define NAND_LL_STATUS_0_LL_LENGTH_DONE_SHIFT                   _MK_SHIFT_CONST(0)
#define NAND_LL_STATUS_0_LL_LENGTH_DONE_FIELD                   _MK_FIELD_CONST(0xfff, NAND_LL_STATUS_0_LL_LENGTH_DONE_SHIFT)
#define NAND_LL_STATUS_0_LL_LENGTH_DONE_RANGE                   11:0
#define NAND_LL_STATUS_0_LL_LENGTH_DONE_WOFFSET                 0x0
#define NAND_LL_STATUS_0_LL_LENGTH_DONE_DEFAULT                 _MK_MASK_CONST(0x0)
#define NAND_LL_STATUS_0_LL_LENGTH_DONE_DEFAULT_MASK                    _MK_MASK_CONST(0xfff)
#define NAND_LL_STATUS_0_LL_LENGTH_DONE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define NAND_LL_STATUS_0_LL_LENGTH_DONE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register NAND_LOCK_CONTROL_0  
#define NAND_LOCK_CONTROL_0                     _MK_ADDR_CONST(0x64)
#define NAND_LOCK_CONTROL_0_SECURE                      0x0
#define NAND_LOCK_CONTROL_0_WORD_COUNT                  0x1
#define NAND_LOCK_CONTROL_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define NAND_LOCK_CONTROL_0_RESET_MASK                  _MK_MASK_CONST(0x1ff)
#define NAND_LOCK_CONTROL_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define NAND_LOCK_CONTROL_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define NAND_LOCK_CONTROL_0_READ_MASK                   _MK_MASK_CONST(0x1ff)
#define NAND_LOCK_CONTROL_0_WRITE_MASK                  _MK_MASK_CONST(0x1ff)
#define NAND_LOCK_CONTROL_0_IE_LOCK_ERR_SHIFT                   _MK_SHIFT_CONST(8)
#define NAND_LOCK_CONTROL_0_IE_LOCK_ERR_FIELD                   _MK_FIELD_CONST(0x1, NAND_LOCK_CONTROL_0_IE_LOCK_ERR_SHIFT)
#define NAND_LOCK_CONTROL_0_IE_LOCK_ERR_RANGE                   8:8
#define NAND_LOCK_CONTROL_0_IE_LOCK_ERR_WOFFSET                 0x0
#define NAND_LOCK_CONTROL_0_IE_LOCK_ERR_DEFAULT                 _MK_MASK_CONST(0x0)
#define NAND_LOCK_CONTROL_0_IE_LOCK_ERR_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define NAND_LOCK_CONTROL_0_IE_LOCK_ERR_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define NAND_LOCK_CONTROL_0_IE_LOCK_ERR_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define NAND_LOCK_CONTROL_0_IE_LOCK_ERR_DISABLE                 _MK_ENUM_CONST(0)
#define NAND_LOCK_CONTROL_0_IE_LOCK_ERR_ENABLE                  _MK_ENUM_CONST(1)

#define NAND_LOCK_CONTROL_0_LOCK_APER_EN7_SHIFT                 _MK_SHIFT_CONST(7)
#define NAND_LOCK_CONTROL_0_LOCK_APER_EN7_FIELD                 _MK_FIELD_CONST(0x1, NAND_LOCK_CONTROL_0_LOCK_APER_EN7_SHIFT)
#define NAND_LOCK_CONTROL_0_LOCK_APER_EN7_RANGE                 7:7
#define NAND_LOCK_CONTROL_0_LOCK_APER_EN7_WOFFSET                       0x0
#define NAND_LOCK_CONTROL_0_LOCK_APER_EN7_DEFAULT                       _MK_MASK_CONST(0x0)
#define NAND_LOCK_CONTROL_0_LOCK_APER_EN7_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define NAND_LOCK_CONTROL_0_LOCK_APER_EN7_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define NAND_LOCK_CONTROL_0_LOCK_APER_EN7_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define NAND_LOCK_CONTROL_0_LOCK_APER_EN7_DISABLE                       _MK_ENUM_CONST(0)
#define NAND_LOCK_CONTROL_0_LOCK_APER_EN7_ENABLE                        _MK_ENUM_CONST(1)

#define NAND_LOCK_CONTROL_0_LOCK_APER_EN6_SHIFT                 _MK_SHIFT_CONST(6)
#define NAND_LOCK_CONTROL_0_LOCK_APER_EN6_FIELD                 _MK_FIELD_CONST(0x1, NAND_LOCK_CONTROL_0_LOCK_APER_EN6_SHIFT)
#define NAND_LOCK_CONTROL_0_LOCK_APER_EN6_RANGE                 6:6
#define NAND_LOCK_CONTROL_0_LOCK_APER_EN6_WOFFSET                       0x0
#define NAND_LOCK_CONTROL_0_LOCK_APER_EN6_DEFAULT                       _MK_MASK_CONST(0x0)
#define NAND_LOCK_CONTROL_0_LOCK_APER_EN6_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define NAND_LOCK_CONTROL_0_LOCK_APER_EN6_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define NAND_LOCK_CONTROL_0_LOCK_APER_EN6_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define NAND_LOCK_CONTROL_0_LOCK_APER_EN6_DISABLE                       _MK_ENUM_CONST(0)
#define NAND_LOCK_CONTROL_0_LOCK_APER_EN6_ENABLE                        _MK_ENUM_CONST(1)

#define NAND_LOCK_CONTROL_0_LOCK_APER_EN5_SHIFT                 _MK_SHIFT_CONST(5)
#define NAND_LOCK_CONTROL_0_LOCK_APER_EN5_FIELD                 _MK_FIELD_CONST(0x1, NAND_LOCK_CONTROL_0_LOCK_APER_EN5_SHIFT)
#define NAND_LOCK_CONTROL_0_LOCK_APER_EN5_RANGE                 5:5
#define NAND_LOCK_CONTROL_0_LOCK_APER_EN5_WOFFSET                       0x0
#define NAND_LOCK_CONTROL_0_LOCK_APER_EN5_DEFAULT                       _MK_MASK_CONST(0x0)
#define NAND_LOCK_CONTROL_0_LOCK_APER_EN5_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define NAND_LOCK_CONTROL_0_LOCK_APER_EN5_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define NAND_LOCK_CONTROL_0_LOCK_APER_EN5_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define NAND_LOCK_CONTROL_0_LOCK_APER_EN5_DISABLE                       _MK_ENUM_CONST(0)
#define NAND_LOCK_CONTROL_0_LOCK_APER_EN5_ENABLE                        _MK_ENUM_CONST(1)

#define NAND_LOCK_CONTROL_0_LOCK_APER_EN4_SHIFT                 _MK_SHIFT_CONST(4)
#define NAND_LOCK_CONTROL_0_LOCK_APER_EN4_FIELD                 _MK_FIELD_CONST(0x1, NAND_LOCK_CONTROL_0_LOCK_APER_EN4_SHIFT)
#define NAND_LOCK_CONTROL_0_LOCK_APER_EN4_RANGE                 4:4
#define NAND_LOCK_CONTROL_0_LOCK_APER_EN4_WOFFSET                       0x0
#define NAND_LOCK_CONTROL_0_LOCK_APER_EN4_DEFAULT                       _MK_MASK_CONST(0x0)
#define NAND_LOCK_CONTROL_0_LOCK_APER_EN4_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define NAND_LOCK_CONTROL_0_LOCK_APER_EN4_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define NAND_LOCK_CONTROL_0_LOCK_APER_EN4_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define NAND_LOCK_CONTROL_0_LOCK_APER_EN4_DISABLE                       _MK_ENUM_CONST(0)
#define NAND_LOCK_CONTROL_0_LOCK_APER_EN4_ENABLE                        _MK_ENUM_CONST(1)

#define NAND_LOCK_CONTROL_0_LOCK_APER_EN3_SHIFT                 _MK_SHIFT_CONST(3)
#define NAND_LOCK_CONTROL_0_LOCK_APER_EN3_FIELD                 _MK_FIELD_CONST(0x1, NAND_LOCK_CONTROL_0_LOCK_APER_EN3_SHIFT)
#define NAND_LOCK_CONTROL_0_LOCK_APER_EN3_RANGE                 3:3
#define NAND_LOCK_CONTROL_0_LOCK_APER_EN3_WOFFSET                       0x0
#define NAND_LOCK_CONTROL_0_LOCK_APER_EN3_DEFAULT                       _MK_MASK_CONST(0x0)
#define NAND_LOCK_CONTROL_0_LOCK_APER_EN3_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define NAND_LOCK_CONTROL_0_LOCK_APER_EN3_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define NAND_LOCK_CONTROL_0_LOCK_APER_EN3_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define NAND_LOCK_CONTROL_0_LOCK_APER_EN3_DISABLE                       _MK_ENUM_CONST(0)
#define NAND_LOCK_CONTROL_0_LOCK_APER_EN3_ENABLE                        _MK_ENUM_CONST(1)

#define NAND_LOCK_CONTROL_0_LOCK_APER_EN2_SHIFT                 _MK_SHIFT_CONST(2)
#define NAND_LOCK_CONTROL_0_LOCK_APER_EN2_FIELD                 _MK_FIELD_CONST(0x1, NAND_LOCK_CONTROL_0_LOCK_APER_EN2_SHIFT)
#define NAND_LOCK_CONTROL_0_LOCK_APER_EN2_RANGE                 2:2
#define NAND_LOCK_CONTROL_0_LOCK_APER_EN2_WOFFSET                       0x0
#define NAND_LOCK_CONTROL_0_LOCK_APER_EN2_DEFAULT                       _MK_MASK_CONST(0x0)
#define NAND_LOCK_CONTROL_0_LOCK_APER_EN2_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define NAND_LOCK_CONTROL_0_LOCK_APER_EN2_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define NAND_LOCK_CONTROL_0_LOCK_APER_EN2_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define NAND_LOCK_CONTROL_0_LOCK_APER_EN2_DISABLE                       _MK_ENUM_CONST(0)
#define NAND_LOCK_CONTROL_0_LOCK_APER_EN2_ENABLE                        _MK_ENUM_CONST(1)

#define NAND_LOCK_CONTROL_0_LOCK_APER_EN1_SHIFT                 _MK_SHIFT_CONST(1)
#define NAND_LOCK_CONTROL_0_LOCK_APER_EN1_FIELD                 _MK_FIELD_CONST(0x1, NAND_LOCK_CONTROL_0_LOCK_APER_EN1_SHIFT)
#define NAND_LOCK_CONTROL_0_LOCK_APER_EN1_RANGE                 1:1
#define NAND_LOCK_CONTROL_0_LOCK_APER_EN1_WOFFSET                       0x0
#define NAND_LOCK_CONTROL_0_LOCK_APER_EN1_DEFAULT                       _MK_MASK_CONST(0x0)
#define NAND_LOCK_CONTROL_0_LOCK_APER_EN1_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define NAND_LOCK_CONTROL_0_LOCK_APER_EN1_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define NAND_LOCK_CONTROL_0_LOCK_APER_EN1_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define NAND_LOCK_CONTROL_0_LOCK_APER_EN1_DISABLE                       _MK_ENUM_CONST(0)
#define NAND_LOCK_CONTROL_0_LOCK_APER_EN1_ENABLE                        _MK_ENUM_CONST(1)

#define NAND_LOCK_CONTROL_0_LOCK_APER_EN0_SHIFT                 _MK_SHIFT_CONST(0)
#define NAND_LOCK_CONTROL_0_LOCK_APER_EN0_FIELD                 _MK_FIELD_CONST(0x1, NAND_LOCK_CONTROL_0_LOCK_APER_EN0_SHIFT)
#define NAND_LOCK_CONTROL_0_LOCK_APER_EN0_RANGE                 0:0
#define NAND_LOCK_CONTROL_0_LOCK_APER_EN0_WOFFSET                       0x0
#define NAND_LOCK_CONTROL_0_LOCK_APER_EN0_DEFAULT                       _MK_MASK_CONST(0x0)
#define NAND_LOCK_CONTROL_0_LOCK_APER_EN0_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define NAND_LOCK_CONTROL_0_LOCK_APER_EN0_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define NAND_LOCK_CONTROL_0_LOCK_APER_EN0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define NAND_LOCK_CONTROL_0_LOCK_APER_EN0_DISABLE                       _MK_ENUM_CONST(0)
#define NAND_LOCK_CONTROL_0_LOCK_APER_EN0_ENABLE                        _MK_ENUM_CONST(1)


// Register NAND_LOCK_STATUS_0  
#define NAND_LOCK_STATUS_0                      _MK_ADDR_CONST(0x68)
#define NAND_LOCK_STATUS_0_SECURE                       0x0
#define NAND_LOCK_STATUS_0_WORD_COUNT                   0x1
#define NAND_LOCK_STATUS_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define NAND_LOCK_STATUS_0_RESET_MASK                   _MK_MASK_CONST(0x1ff)
#define NAND_LOCK_STATUS_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define NAND_LOCK_STATUS_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define NAND_LOCK_STATUS_0_READ_MASK                    _MK_MASK_CONST(0x1ff)
#define NAND_LOCK_STATUS_0_WRITE_MASK                   _MK_MASK_CONST(0x1ff)
#define NAND_LOCK_STATUS_0_IS_LOCK_ERR_SHIFT                    _MK_SHIFT_CONST(8)
#define NAND_LOCK_STATUS_0_IS_LOCK_ERR_FIELD                    _MK_FIELD_CONST(0x1, NAND_LOCK_STATUS_0_IS_LOCK_ERR_SHIFT)
#define NAND_LOCK_STATUS_0_IS_LOCK_ERR_RANGE                    8:8
#define NAND_LOCK_STATUS_0_IS_LOCK_ERR_WOFFSET                  0x0
#define NAND_LOCK_STATUS_0_IS_LOCK_ERR_DEFAULT                  _MK_MASK_CONST(0x0)
#define NAND_LOCK_STATUS_0_IS_LOCK_ERR_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define NAND_LOCK_STATUS_0_IS_LOCK_ERR_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define NAND_LOCK_STATUS_0_IS_LOCK_ERR_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define NAND_LOCK_STATUS_0_LOCK_APER_STATUS7_SHIFT                      _MK_SHIFT_CONST(7)
#define NAND_LOCK_STATUS_0_LOCK_APER_STATUS7_FIELD                      _MK_FIELD_CONST(0x1, NAND_LOCK_STATUS_0_LOCK_APER_STATUS7_SHIFT)
#define NAND_LOCK_STATUS_0_LOCK_APER_STATUS7_RANGE                      7:7
#define NAND_LOCK_STATUS_0_LOCK_APER_STATUS7_WOFFSET                    0x0
#define NAND_LOCK_STATUS_0_LOCK_APER_STATUS7_DEFAULT                    _MK_MASK_CONST(0x0)
#define NAND_LOCK_STATUS_0_LOCK_APER_STATUS7_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define NAND_LOCK_STATUS_0_LOCK_APER_STATUS7_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define NAND_LOCK_STATUS_0_LOCK_APER_STATUS7_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define NAND_LOCK_STATUS_0_LOCK_APER_STATUS6_SHIFT                      _MK_SHIFT_CONST(6)
#define NAND_LOCK_STATUS_0_LOCK_APER_STATUS6_FIELD                      _MK_FIELD_CONST(0x1, NAND_LOCK_STATUS_0_LOCK_APER_STATUS6_SHIFT)
#define NAND_LOCK_STATUS_0_LOCK_APER_STATUS6_RANGE                      6:6
#define NAND_LOCK_STATUS_0_LOCK_APER_STATUS6_WOFFSET                    0x0
#define NAND_LOCK_STATUS_0_LOCK_APER_STATUS6_DEFAULT                    _MK_MASK_CONST(0x0)
#define NAND_LOCK_STATUS_0_LOCK_APER_STATUS6_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define NAND_LOCK_STATUS_0_LOCK_APER_STATUS6_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define NAND_LOCK_STATUS_0_LOCK_APER_STATUS6_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define NAND_LOCK_STATUS_0_LOCK_APER_STATUS5_SHIFT                      _MK_SHIFT_CONST(5)
#define NAND_LOCK_STATUS_0_LOCK_APER_STATUS5_FIELD                      _MK_FIELD_CONST(0x1, NAND_LOCK_STATUS_0_LOCK_APER_STATUS5_SHIFT)
#define NAND_LOCK_STATUS_0_LOCK_APER_STATUS5_RANGE                      5:5
#define NAND_LOCK_STATUS_0_LOCK_APER_STATUS5_WOFFSET                    0x0
#define NAND_LOCK_STATUS_0_LOCK_APER_STATUS5_DEFAULT                    _MK_MASK_CONST(0x0)
#define NAND_LOCK_STATUS_0_LOCK_APER_STATUS5_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define NAND_LOCK_STATUS_0_LOCK_APER_STATUS5_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define NAND_LOCK_STATUS_0_LOCK_APER_STATUS5_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define NAND_LOCK_STATUS_0_LOCK_APER_STATUS4_SHIFT                      _MK_SHIFT_CONST(4)
#define NAND_LOCK_STATUS_0_LOCK_APER_STATUS4_FIELD                      _MK_FIELD_CONST(0x1, NAND_LOCK_STATUS_0_LOCK_APER_STATUS4_SHIFT)
#define NAND_LOCK_STATUS_0_LOCK_APER_STATUS4_RANGE                      4:4
#define NAND_LOCK_STATUS_0_LOCK_APER_STATUS4_WOFFSET                    0x0
#define NAND_LOCK_STATUS_0_LOCK_APER_STATUS4_DEFAULT                    _MK_MASK_CONST(0x0)
#define NAND_LOCK_STATUS_0_LOCK_APER_STATUS4_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define NAND_LOCK_STATUS_0_LOCK_APER_STATUS4_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define NAND_LOCK_STATUS_0_LOCK_APER_STATUS4_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define NAND_LOCK_STATUS_0_LOCK_APER_STATUS3_SHIFT                      _MK_SHIFT_CONST(3)
#define NAND_LOCK_STATUS_0_LOCK_APER_STATUS3_FIELD                      _MK_FIELD_CONST(0x1, NAND_LOCK_STATUS_0_LOCK_APER_STATUS3_SHIFT)
#define NAND_LOCK_STATUS_0_LOCK_APER_STATUS3_RANGE                      3:3
#define NAND_LOCK_STATUS_0_LOCK_APER_STATUS3_WOFFSET                    0x0
#define NAND_LOCK_STATUS_0_LOCK_APER_STATUS3_DEFAULT                    _MK_MASK_CONST(0x0)
#define NAND_LOCK_STATUS_0_LOCK_APER_STATUS3_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define NAND_LOCK_STATUS_0_LOCK_APER_STATUS3_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define NAND_LOCK_STATUS_0_LOCK_APER_STATUS3_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define NAND_LOCK_STATUS_0_LOCK_APER_STATUS2_SHIFT                      _MK_SHIFT_CONST(2)
#define NAND_LOCK_STATUS_0_LOCK_APER_STATUS2_FIELD                      _MK_FIELD_CONST(0x1, NAND_LOCK_STATUS_0_LOCK_APER_STATUS2_SHIFT)
#define NAND_LOCK_STATUS_0_LOCK_APER_STATUS2_RANGE                      2:2
#define NAND_LOCK_STATUS_0_LOCK_APER_STATUS2_WOFFSET                    0x0
#define NAND_LOCK_STATUS_0_LOCK_APER_STATUS2_DEFAULT                    _MK_MASK_CONST(0x0)
#define NAND_LOCK_STATUS_0_LOCK_APER_STATUS2_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define NAND_LOCK_STATUS_0_LOCK_APER_STATUS2_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define NAND_LOCK_STATUS_0_LOCK_APER_STATUS2_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define NAND_LOCK_STATUS_0_LOCK_APER_STATUS1_SHIFT                      _MK_SHIFT_CONST(1)
#define NAND_LOCK_STATUS_0_LOCK_APER_STATUS1_FIELD                      _MK_FIELD_CONST(0x1, NAND_LOCK_STATUS_0_LOCK_APER_STATUS1_SHIFT)
#define NAND_LOCK_STATUS_0_LOCK_APER_STATUS1_RANGE                      1:1
#define NAND_LOCK_STATUS_0_LOCK_APER_STATUS1_WOFFSET                    0x0
#define NAND_LOCK_STATUS_0_LOCK_APER_STATUS1_DEFAULT                    _MK_MASK_CONST(0x0)
#define NAND_LOCK_STATUS_0_LOCK_APER_STATUS1_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define NAND_LOCK_STATUS_0_LOCK_APER_STATUS1_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define NAND_LOCK_STATUS_0_LOCK_APER_STATUS1_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define NAND_LOCK_STATUS_0_LOCK_APER_STATUS0_SHIFT                      _MK_SHIFT_CONST(0)
#define NAND_LOCK_STATUS_0_LOCK_APER_STATUS0_FIELD                      _MK_FIELD_CONST(0x1, NAND_LOCK_STATUS_0_LOCK_APER_STATUS0_SHIFT)
#define NAND_LOCK_STATUS_0_LOCK_APER_STATUS0_RANGE                      0:0
#define NAND_LOCK_STATUS_0_LOCK_APER_STATUS0_WOFFSET                    0x0
#define NAND_LOCK_STATUS_0_LOCK_APER_STATUS0_DEFAULT                    _MK_MASK_CONST(0x0)
#define NAND_LOCK_STATUS_0_LOCK_APER_STATUS0_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define NAND_LOCK_STATUS_0_LOCK_APER_STATUS0_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define NAND_LOCK_STATUS_0_LOCK_APER_STATUS0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register NAND_LOCK_APER_START0_0  
#define NAND_LOCK_APER_START0_0                 _MK_ADDR_CONST(0x6c)
#define NAND_LOCK_APER_START0_0_SECURE                  0x0
#define NAND_LOCK_APER_START0_0_WORD_COUNT                      0x1
#define NAND_LOCK_APER_START0_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define NAND_LOCK_APER_START0_0_RESET_MASK                      _MK_MASK_CONST(0x0)
#define NAND_LOCK_APER_START0_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define NAND_LOCK_APER_START0_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define NAND_LOCK_APER_START0_0_READ_MASK                       _MK_MASK_CONST(0xffffffff)
#define NAND_LOCK_APER_START0_0_WRITE_MASK                      _MK_MASK_CONST(0xffffffff)
#define NAND_LOCK_APER_START0_0_ADDR_SHIFT                      _MK_SHIFT_CONST(0)
#define NAND_LOCK_APER_START0_0_ADDR_FIELD                      _MK_FIELD_CONST(0xffffffff, NAND_LOCK_APER_START0_0_ADDR_SHIFT)
#define NAND_LOCK_APER_START0_0_ADDR_RANGE                      31:0
#define NAND_LOCK_APER_START0_0_ADDR_WOFFSET                    0x0
#define NAND_LOCK_APER_START0_0_ADDR_DEFAULT                    _MK_MASK_CONST(0x0)
#define NAND_LOCK_APER_START0_0_ADDR_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define NAND_LOCK_APER_START0_0_ADDR_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define NAND_LOCK_APER_START0_0_ADDR_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register NAND_LOCK_APER_START1_0  
#define NAND_LOCK_APER_START1_0                 _MK_ADDR_CONST(0x70)
#define NAND_LOCK_APER_START1_0_SECURE                  0x0
#define NAND_LOCK_APER_START1_0_WORD_COUNT                      0x1
#define NAND_LOCK_APER_START1_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define NAND_LOCK_APER_START1_0_RESET_MASK                      _MK_MASK_CONST(0x0)
#define NAND_LOCK_APER_START1_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define NAND_LOCK_APER_START1_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define NAND_LOCK_APER_START1_0_READ_MASK                       _MK_MASK_CONST(0xffffffff)
#define NAND_LOCK_APER_START1_0_WRITE_MASK                      _MK_MASK_CONST(0xffffffff)
#define NAND_LOCK_APER_START1_0_ADDR_SHIFT                      _MK_SHIFT_CONST(0)
#define NAND_LOCK_APER_START1_0_ADDR_FIELD                      _MK_FIELD_CONST(0xffffffff, NAND_LOCK_APER_START1_0_ADDR_SHIFT)
#define NAND_LOCK_APER_START1_0_ADDR_RANGE                      31:0
#define NAND_LOCK_APER_START1_0_ADDR_WOFFSET                    0x0
#define NAND_LOCK_APER_START1_0_ADDR_DEFAULT                    _MK_MASK_CONST(0x0)
#define NAND_LOCK_APER_START1_0_ADDR_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define NAND_LOCK_APER_START1_0_ADDR_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define NAND_LOCK_APER_START1_0_ADDR_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register NAND_LOCK_APER_START2_0  
#define NAND_LOCK_APER_START2_0                 _MK_ADDR_CONST(0x74)
#define NAND_LOCK_APER_START2_0_SECURE                  0x0
#define NAND_LOCK_APER_START2_0_WORD_COUNT                      0x1
#define NAND_LOCK_APER_START2_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define NAND_LOCK_APER_START2_0_RESET_MASK                      _MK_MASK_CONST(0x0)
#define NAND_LOCK_APER_START2_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define NAND_LOCK_APER_START2_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define NAND_LOCK_APER_START2_0_READ_MASK                       _MK_MASK_CONST(0xffffffff)
#define NAND_LOCK_APER_START2_0_WRITE_MASK                      _MK_MASK_CONST(0xffffffff)
#define NAND_LOCK_APER_START2_0_ADDR_SHIFT                      _MK_SHIFT_CONST(0)
#define NAND_LOCK_APER_START2_0_ADDR_FIELD                      _MK_FIELD_CONST(0xffffffff, NAND_LOCK_APER_START2_0_ADDR_SHIFT)
#define NAND_LOCK_APER_START2_0_ADDR_RANGE                      31:0
#define NAND_LOCK_APER_START2_0_ADDR_WOFFSET                    0x0
#define NAND_LOCK_APER_START2_0_ADDR_DEFAULT                    _MK_MASK_CONST(0x0)
#define NAND_LOCK_APER_START2_0_ADDR_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define NAND_LOCK_APER_START2_0_ADDR_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define NAND_LOCK_APER_START2_0_ADDR_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register NAND_LOCK_APER_START3_0  
#define NAND_LOCK_APER_START3_0                 _MK_ADDR_CONST(0x78)
#define NAND_LOCK_APER_START3_0_SECURE                  0x0
#define NAND_LOCK_APER_START3_0_WORD_COUNT                      0x1
#define NAND_LOCK_APER_START3_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define NAND_LOCK_APER_START3_0_RESET_MASK                      _MK_MASK_CONST(0x0)
#define NAND_LOCK_APER_START3_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define NAND_LOCK_APER_START3_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define NAND_LOCK_APER_START3_0_READ_MASK                       _MK_MASK_CONST(0xffffffff)
#define NAND_LOCK_APER_START3_0_WRITE_MASK                      _MK_MASK_CONST(0xffffffff)
#define NAND_LOCK_APER_START3_0_ADDR_SHIFT                      _MK_SHIFT_CONST(0)
#define NAND_LOCK_APER_START3_0_ADDR_FIELD                      _MK_FIELD_CONST(0xffffffff, NAND_LOCK_APER_START3_0_ADDR_SHIFT)
#define NAND_LOCK_APER_START3_0_ADDR_RANGE                      31:0
#define NAND_LOCK_APER_START3_0_ADDR_WOFFSET                    0x0
#define NAND_LOCK_APER_START3_0_ADDR_DEFAULT                    _MK_MASK_CONST(0x0)
#define NAND_LOCK_APER_START3_0_ADDR_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define NAND_LOCK_APER_START3_0_ADDR_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define NAND_LOCK_APER_START3_0_ADDR_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register NAND_LOCK_APER_START4_0  
#define NAND_LOCK_APER_START4_0                 _MK_ADDR_CONST(0x7c)
#define NAND_LOCK_APER_START4_0_SECURE                  0x0
#define NAND_LOCK_APER_START4_0_WORD_COUNT                      0x1
#define NAND_LOCK_APER_START4_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define NAND_LOCK_APER_START4_0_RESET_MASK                      _MK_MASK_CONST(0x0)
#define NAND_LOCK_APER_START4_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define NAND_LOCK_APER_START4_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define NAND_LOCK_APER_START4_0_READ_MASK                       _MK_MASK_CONST(0xffffffff)
#define NAND_LOCK_APER_START4_0_WRITE_MASK                      _MK_MASK_CONST(0xffffffff)
#define NAND_LOCK_APER_START4_0_ADDR_SHIFT                      _MK_SHIFT_CONST(0)
#define NAND_LOCK_APER_START4_0_ADDR_FIELD                      _MK_FIELD_CONST(0xffffffff, NAND_LOCK_APER_START4_0_ADDR_SHIFT)
#define NAND_LOCK_APER_START4_0_ADDR_RANGE                      31:0
#define NAND_LOCK_APER_START4_0_ADDR_WOFFSET                    0x0
#define NAND_LOCK_APER_START4_0_ADDR_DEFAULT                    _MK_MASK_CONST(0x0)
#define NAND_LOCK_APER_START4_0_ADDR_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define NAND_LOCK_APER_START4_0_ADDR_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define NAND_LOCK_APER_START4_0_ADDR_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register NAND_LOCK_APER_START5_0  
#define NAND_LOCK_APER_START5_0                 _MK_ADDR_CONST(0x80)
#define NAND_LOCK_APER_START5_0_SECURE                  0x0
#define NAND_LOCK_APER_START5_0_WORD_COUNT                      0x1
#define NAND_LOCK_APER_START5_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define NAND_LOCK_APER_START5_0_RESET_MASK                      _MK_MASK_CONST(0x0)
#define NAND_LOCK_APER_START5_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define NAND_LOCK_APER_START5_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define NAND_LOCK_APER_START5_0_READ_MASK                       _MK_MASK_CONST(0xffffffff)
#define NAND_LOCK_APER_START5_0_WRITE_MASK                      _MK_MASK_CONST(0xffffffff)
#define NAND_LOCK_APER_START5_0_ADDR_SHIFT                      _MK_SHIFT_CONST(0)
#define NAND_LOCK_APER_START5_0_ADDR_FIELD                      _MK_FIELD_CONST(0xffffffff, NAND_LOCK_APER_START5_0_ADDR_SHIFT)
#define NAND_LOCK_APER_START5_0_ADDR_RANGE                      31:0
#define NAND_LOCK_APER_START5_0_ADDR_WOFFSET                    0x0
#define NAND_LOCK_APER_START5_0_ADDR_DEFAULT                    _MK_MASK_CONST(0x0)
#define NAND_LOCK_APER_START5_0_ADDR_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define NAND_LOCK_APER_START5_0_ADDR_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define NAND_LOCK_APER_START5_0_ADDR_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register NAND_LOCK_APER_START6_0  
#define NAND_LOCK_APER_START6_0                 _MK_ADDR_CONST(0x84)
#define NAND_LOCK_APER_START6_0_SECURE                  0x0
#define NAND_LOCK_APER_START6_0_WORD_COUNT                      0x1
#define NAND_LOCK_APER_START6_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define NAND_LOCK_APER_START6_0_RESET_MASK                      _MK_MASK_CONST(0x0)
#define NAND_LOCK_APER_START6_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define NAND_LOCK_APER_START6_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define NAND_LOCK_APER_START6_0_READ_MASK                       _MK_MASK_CONST(0xffffffff)
#define NAND_LOCK_APER_START6_0_WRITE_MASK                      _MK_MASK_CONST(0xffffffff)
#define NAND_LOCK_APER_START6_0_ADDR_SHIFT                      _MK_SHIFT_CONST(0)
#define NAND_LOCK_APER_START6_0_ADDR_FIELD                      _MK_FIELD_CONST(0xffffffff, NAND_LOCK_APER_START6_0_ADDR_SHIFT)
#define NAND_LOCK_APER_START6_0_ADDR_RANGE                      31:0
#define NAND_LOCK_APER_START6_0_ADDR_WOFFSET                    0x0
#define NAND_LOCK_APER_START6_0_ADDR_DEFAULT                    _MK_MASK_CONST(0x0)
#define NAND_LOCK_APER_START6_0_ADDR_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define NAND_LOCK_APER_START6_0_ADDR_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define NAND_LOCK_APER_START6_0_ADDR_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register NAND_LOCK_APER_START7_0  
#define NAND_LOCK_APER_START7_0                 _MK_ADDR_CONST(0x88)
#define NAND_LOCK_APER_START7_0_SECURE                  0x0
#define NAND_LOCK_APER_START7_0_WORD_COUNT                      0x1
#define NAND_LOCK_APER_START7_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define NAND_LOCK_APER_START7_0_RESET_MASK                      _MK_MASK_CONST(0x0)
#define NAND_LOCK_APER_START7_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define NAND_LOCK_APER_START7_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define NAND_LOCK_APER_START7_0_READ_MASK                       _MK_MASK_CONST(0xffffffff)
#define NAND_LOCK_APER_START7_0_WRITE_MASK                      _MK_MASK_CONST(0xffffffff)
#define NAND_LOCK_APER_START7_0_ADDR_SHIFT                      _MK_SHIFT_CONST(0)
#define NAND_LOCK_APER_START7_0_ADDR_FIELD                      _MK_FIELD_CONST(0xffffffff, NAND_LOCK_APER_START7_0_ADDR_SHIFT)
#define NAND_LOCK_APER_START7_0_ADDR_RANGE                      31:0
#define NAND_LOCK_APER_START7_0_ADDR_WOFFSET                    0x0
#define NAND_LOCK_APER_START7_0_ADDR_DEFAULT                    _MK_MASK_CONST(0x0)
#define NAND_LOCK_APER_START7_0_ADDR_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define NAND_LOCK_APER_START7_0_ADDR_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define NAND_LOCK_APER_START7_0_ADDR_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register NAND_LOCK_APER_END0_0  
#define NAND_LOCK_APER_END0_0                   _MK_ADDR_CONST(0x8c)
#define NAND_LOCK_APER_END0_0_SECURE                    0x0
#define NAND_LOCK_APER_END0_0_WORD_COUNT                        0x1
#define NAND_LOCK_APER_END0_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define NAND_LOCK_APER_END0_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define NAND_LOCK_APER_END0_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define NAND_LOCK_APER_END0_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define NAND_LOCK_APER_END0_0_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define NAND_LOCK_APER_END0_0_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define NAND_LOCK_APER_END0_0_ADDR_SHIFT                        _MK_SHIFT_CONST(0)
#define NAND_LOCK_APER_END0_0_ADDR_FIELD                        _MK_FIELD_CONST(0xffffffff, NAND_LOCK_APER_END0_0_ADDR_SHIFT)
#define NAND_LOCK_APER_END0_0_ADDR_RANGE                        31:0
#define NAND_LOCK_APER_END0_0_ADDR_WOFFSET                      0x0
#define NAND_LOCK_APER_END0_0_ADDR_DEFAULT                      _MK_MASK_CONST(0x0)
#define NAND_LOCK_APER_END0_0_ADDR_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define NAND_LOCK_APER_END0_0_ADDR_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define NAND_LOCK_APER_END0_0_ADDR_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register NAND_LOCK_APER_END1_0  
#define NAND_LOCK_APER_END1_0                   _MK_ADDR_CONST(0x90)
#define NAND_LOCK_APER_END1_0_SECURE                    0x0
#define NAND_LOCK_APER_END1_0_WORD_COUNT                        0x1
#define NAND_LOCK_APER_END1_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define NAND_LOCK_APER_END1_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define NAND_LOCK_APER_END1_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define NAND_LOCK_APER_END1_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define NAND_LOCK_APER_END1_0_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define NAND_LOCK_APER_END1_0_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define NAND_LOCK_APER_END1_0_ADDR_SHIFT                        _MK_SHIFT_CONST(0)
#define NAND_LOCK_APER_END1_0_ADDR_FIELD                        _MK_FIELD_CONST(0xffffffff, NAND_LOCK_APER_END1_0_ADDR_SHIFT)
#define NAND_LOCK_APER_END1_0_ADDR_RANGE                        31:0
#define NAND_LOCK_APER_END1_0_ADDR_WOFFSET                      0x0
#define NAND_LOCK_APER_END1_0_ADDR_DEFAULT                      _MK_MASK_CONST(0x0)
#define NAND_LOCK_APER_END1_0_ADDR_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define NAND_LOCK_APER_END1_0_ADDR_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define NAND_LOCK_APER_END1_0_ADDR_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register NAND_LOCK_APER_END2_0  
#define NAND_LOCK_APER_END2_0                   _MK_ADDR_CONST(0x94)
#define NAND_LOCK_APER_END2_0_SECURE                    0x0
#define NAND_LOCK_APER_END2_0_WORD_COUNT                        0x1
#define NAND_LOCK_APER_END2_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define NAND_LOCK_APER_END2_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define NAND_LOCK_APER_END2_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define NAND_LOCK_APER_END2_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define NAND_LOCK_APER_END2_0_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define NAND_LOCK_APER_END2_0_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define NAND_LOCK_APER_END2_0_ADDR_SHIFT                        _MK_SHIFT_CONST(0)
#define NAND_LOCK_APER_END2_0_ADDR_FIELD                        _MK_FIELD_CONST(0xffffffff, NAND_LOCK_APER_END2_0_ADDR_SHIFT)
#define NAND_LOCK_APER_END2_0_ADDR_RANGE                        31:0
#define NAND_LOCK_APER_END2_0_ADDR_WOFFSET                      0x0
#define NAND_LOCK_APER_END2_0_ADDR_DEFAULT                      _MK_MASK_CONST(0x0)
#define NAND_LOCK_APER_END2_0_ADDR_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define NAND_LOCK_APER_END2_0_ADDR_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define NAND_LOCK_APER_END2_0_ADDR_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register NAND_LOCK_APER_END3_0  
#define NAND_LOCK_APER_END3_0                   _MK_ADDR_CONST(0x98)
#define NAND_LOCK_APER_END3_0_SECURE                    0x0
#define NAND_LOCK_APER_END3_0_WORD_COUNT                        0x1
#define NAND_LOCK_APER_END3_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define NAND_LOCK_APER_END3_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define NAND_LOCK_APER_END3_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define NAND_LOCK_APER_END3_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define NAND_LOCK_APER_END3_0_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define NAND_LOCK_APER_END3_0_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define NAND_LOCK_APER_END3_0_ADDR_SHIFT                        _MK_SHIFT_CONST(0)
#define NAND_LOCK_APER_END3_0_ADDR_FIELD                        _MK_FIELD_CONST(0xffffffff, NAND_LOCK_APER_END3_0_ADDR_SHIFT)
#define NAND_LOCK_APER_END3_0_ADDR_RANGE                        31:0
#define NAND_LOCK_APER_END3_0_ADDR_WOFFSET                      0x0
#define NAND_LOCK_APER_END3_0_ADDR_DEFAULT                      _MK_MASK_CONST(0x0)
#define NAND_LOCK_APER_END3_0_ADDR_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define NAND_LOCK_APER_END3_0_ADDR_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define NAND_LOCK_APER_END3_0_ADDR_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register NAND_LOCK_APER_END4_0  
#define NAND_LOCK_APER_END4_0                   _MK_ADDR_CONST(0x9c)
#define NAND_LOCK_APER_END4_0_SECURE                    0x0
#define NAND_LOCK_APER_END4_0_WORD_COUNT                        0x1
#define NAND_LOCK_APER_END4_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define NAND_LOCK_APER_END4_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define NAND_LOCK_APER_END4_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define NAND_LOCK_APER_END4_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define NAND_LOCK_APER_END4_0_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define NAND_LOCK_APER_END4_0_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define NAND_LOCK_APER_END4_0_ADDR_SHIFT                        _MK_SHIFT_CONST(0)
#define NAND_LOCK_APER_END4_0_ADDR_FIELD                        _MK_FIELD_CONST(0xffffffff, NAND_LOCK_APER_END4_0_ADDR_SHIFT)
#define NAND_LOCK_APER_END4_0_ADDR_RANGE                        31:0
#define NAND_LOCK_APER_END4_0_ADDR_WOFFSET                      0x0
#define NAND_LOCK_APER_END4_0_ADDR_DEFAULT                      _MK_MASK_CONST(0x0)
#define NAND_LOCK_APER_END4_0_ADDR_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define NAND_LOCK_APER_END4_0_ADDR_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define NAND_LOCK_APER_END4_0_ADDR_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register NAND_LOCK_APER_END5_0  
#define NAND_LOCK_APER_END5_0                   _MK_ADDR_CONST(0xa0)
#define NAND_LOCK_APER_END5_0_SECURE                    0x0
#define NAND_LOCK_APER_END5_0_WORD_COUNT                        0x1
#define NAND_LOCK_APER_END5_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define NAND_LOCK_APER_END5_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define NAND_LOCK_APER_END5_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define NAND_LOCK_APER_END5_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define NAND_LOCK_APER_END5_0_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define NAND_LOCK_APER_END5_0_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define NAND_LOCK_APER_END5_0_ADDR_SHIFT                        _MK_SHIFT_CONST(0)
#define NAND_LOCK_APER_END5_0_ADDR_FIELD                        _MK_FIELD_CONST(0xffffffff, NAND_LOCK_APER_END5_0_ADDR_SHIFT)
#define NAND_LOCK_APER_END5_0_ADDR_RANGE                        31:0
#define NAND_LOCK_APER_END5_0_ADDR_WOFFSET                      0x0
#define NAND_LOCK_APER_END5_0_ADDR_DEFAULT                      _MK_MASK_CONST(0x0)
#define NAND_LOCK_APER_END5_0_ADDR_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define NAND_LOCK_APER_END5_0_ADDR_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define NAND_LOCK_APER_END5_0_ADDR_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register NAND_LOCK_APER_END6_0  
#define NAND_LOCK_APER_END6_0                   _MK_ADDR_CONST(0xa4)
#define NAND_LOCK_APER_END6_0_SECURE                    0x0
#define NAND_LOCK_APER_END6_0_WORD_COUNT                        0x1
#define NAND_LOCK_APER_END6_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define NAND_LOCK_APER_END6_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define NAND_LOCK_APER_END6_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define NAND_LOCK_APER_END6_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define NAND_LOCK_APER_END6_0_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define NAND_LOCK_APER_END6_0_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define NAND_LOCK_APER_END6_0_ADDR_SHIFT                        _MK_SHIFT_CONST(0)
#define NAND_LOCK_APER_END6_0_ADDR_FIELD                        _MK_FIELD_CONST(0xffffffff, NAND_LOCK_APER_END6_0_ADDR_SHIFT)
#define NAND_LOCK_APER_END6_0_ADDR_RANGE                        31:0
#define NAND_LOCK_APER_END6_0_ADDR_WOFFSET                      0x0
#define NAND_LOCK_APER_END6_0_ADDR_DEFAULT                      _MK_MASK_CONST(0x0)
#define NAND_LOCK_APER_END6_0_ADDR_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define NAND_LOCK_APER_END6_0_ADDR_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define NAND_LOCK_APER_END6_0_ADDR_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register NAND_LOCK_APER_END7_0  
#define NAND_LOCK_APER_END7_0                   _MK_ADDR_CONST(0xa8)
#define NAND_LOCK_APER_END7_0_SECURE                    0x0
#define NAND_LOCK_APER_END7_0_WORD_COUNT                        0x1
#define NAND_LOCK_APER_END7_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define NAND_LOCK_APER_END7_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define NAND_LOCK_APER_END7_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define NAND_LOCK_APER_END7_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define NAND_LOCK_APER_END7_0_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define NAND_LOCK_APER_END7_0_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define NAND_LOCK_APER_END7_0_ADDR_SHIFT                        _MK_SHIFT_CONST(0)
#define NAND_LOCK_APER_END7_0_ADDR_FIELD                        _MK_FIELD_CONST(0xffffffff, NAND_LOCK_APER_END7_0_ADDR_SHIFT)
#define NAND_LOCK_APER_END7_0_ADDR_RANGE                        31:0
#define NAND_LOCK_APER_END7_0_ADDR_WOFFSET                      0x0
#define NAND_LOCK_APER_END7_0_ADDR_DEFAULT                      _MK_MASK_CONST(0x0)
#define NAND_LOCK_APER_END7_0_ADDR_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define NAND_LOCK_APER_END7_0_ADDR_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define NAND_LOCK_APER_END7_0_ADDR_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register NAND_LOCK_APER_CHIPID0_0  
#define NAND_LOCK_APER_CHIPID0_0                        _MK_ADDR_CONST(0xac)
#define NAND_LOCK_APER_CHIPID0_0_SECURE                         0x0
#define NAND_LOCK_APER_CHIPID0_0_WORD_COUNT                     0x1
#define NAND_LOCK_APER_CHIPID0_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define NAND_LOCK_APER_CHIPID0_0_RESET_MASK                     _MK_MASK_CONST(0x0)
#define NAND_LOCK_APER_CHIPID0_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define NAND_LOCK_APER_CHIPID0_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define NAND_LOCK_APER_CHIPID0_0_READ_MASK                      _MK_MASK_CONST(0xff)
#define NAND_LOCK_APER_CHIPID0_0_WRITE_MASK                     _MK_MASK_CONST(0xff)
#define NAND_LOCK_APER_CHIPID0_0_CS7_SHIFT                      _MK_SHIFT_CONST(7)
#define NAND_LOCK_APER_CHIPID0_0_CS7_FIELD                      _MK_FIELD_CONST(0x1, NAND_LOCK_APER_CHIPID0_0_CS7_SHIFT)
#define NAND_LOCK_APER_CHIPID0_0_CS7_RANGE                      7:7
#define NAND_LOCK_APER_CHIPID0_0_CS7_WOFFSET                    0x0
#define NAND_LOCK_APER_CHIPID0_0_CS7_DEFAULT                    _MK_MASK_CONST(0x0)
#define NAND_LOCK_APER_CHIPID0_0_CS7_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define NAND_LOCK_APER_CHIPID0_0_CS7_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define NAND_LOCK_APER_CHIPID0_0_CS7_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NAND_LOCK_APER_CHIPID0_0_CS7_DISABLE                    _MK_ENUM_CONST(0)
#define NAND_LOCK_APER_CHIPID0_0_CS7_ENABLE                     _MK_ENUM_CONST(1)

#define NAND_LOCK_APER_CHIPID0_0_CS6_SHIFT                      _MK_SHIFT_CONST(6)
#define NAND_LOCK_APER_CHIPID0_0_CS6_FIELD                      _MK_FIELD_CONST(0x1, NAND_LOCK_APER_CHIPID0_0_CS6_SHIFT)
#define NAND_LOCK_APER_CHIPID0_0_CS6_RANGE                      6:6
#define NAND_LOCK_APER_CHIPID0_0_CS6_WOFFSET                    0x0
#define NAND_LOCK_APER_CHIPID0_0_CS6_DEFAULT                    _MK_MASK_CONST(0x0)
#define NAND_LOCK_APER_CHIPID0_0_CS6_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define NAND_LOCK_APER_CHIPID0_0_CS6_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define NAND_LOCK_APER_CHIPID0_0_CS6_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NAND_LOCK_APER_CHIPID0_0_CS6_DISABLE                    _MK_ENUM_CONST(0)
#define NAND_LOCK_APER_CHIPID0_0_CS6_ENABLE                     _MK_ENUM_CONST(1)

#define NAND_LOCK_APER_CHIPID0_0_CS5_SHIFT                      _MK_SHIFT_CONST(5)
#define NAND_LOCK_APER_CHIPID0_0_CS5_FIELD                      _MK_FIELD_CONST(0x1, NAND_LOCK_APER_CHIPID0_0_CS5_SHIFT)
#define NAND_LOCK_APER_CHIPID0_0_CS5_RANGE                      5:5
#define NAND_LOCK_APER_CHIPID0_0_CS5_WOFFSET                    0x0
#define NAND_LOCK_APER_CHIPID0_0_CS5_DEFAULT                    _MK_MASK_CONST(0x0)
#define NAND_LOCK_APER_CHIPID0_0_CS5_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define NAND_LOCK_APER_CHIPID0_0_CS5_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define NAND_LOCK_APER_CHIPID0_0_CS5_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NAND_LOCK_APER_CHIPID0_0_CS5_DISABLE                    _MK_ENUM_CONST(0)
#define NAND_LOCK_APER_CHIPID0_0_CS5_ENABLE                     _MK_ENUM_CONST(1)

#define NAND_LOCK_APER_CHIPID0_0_CS4_SHIFT                      _MK_SHIFT_CONST(4)
#define NAND_LOCK_APER_CHIPID0_0_CS4_FIELD                      _MK_FIELD_CONST(0x1, NAND_LOCK_APER_CHIPID0_0_CS4_SHIFT)
#define NAND_LOCK_APER_CHIPID0_0_CS4_RANGE                      4:4
#define NAND_LOCK_APER_CHIPID0_0_CS4_WOFFSET                    0x0
#define NAND_LOCK_APER_CHIPID0_0_CS4_DEFAULT                    _MK_MASK_CONST(0x0)
#define NAND_LOCK_APER_CHIPID0_0_CS4_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define NAND_LOCK_APER_CHIPID0_0_CS4_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define NAND_LOCK_APER_CHIPID0_0_CS4_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NAND_LOCK_APER_CHIPID0_0_CS4_DISABLE                    _MK_ENUM_CONST(0)
#define NAND_LOCK_APER_CHIPID0_0_CS4_ENABLE                     _MK_ENUM_CONST(1)

#define NAND_LOCK_APER_CHIPID0_0_CS3_SHIFT                      _MK_SHIFT_CONST(3)
#define NAND_LOCK_APER_CHIPID0_0_CS3_FIELD                      _MK_FIELD_CONST(0x1, NAND_LOCK_APER_CHIPID0_0_CS3_SHIFT)
#define NAND_LOCK_APER_CHIPID0_0_CS3_RANGE                      3:3
#define NAND_LOCK_APER_CHIPID0_0_CS3_WOFFSET                    0x0
#define NAND_LOCK_APER_CHIPID0_0_CS3_DEFAULT                    _MK_MASK_CONST(0x0)
#define NAND_LOCK_APER_CHIPID0_0_CS3_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define NAND_LOCK_APER_CHIPID0_0_CS3_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define NAND_LOCK_APER_CHIPID0_0_CS3_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NAND_LOCK_APER_CHIPID0_0_CS3_DISABLE                    _MK_ENUM_CONST(0)
#define NAND_LOCK_APER_CHIPID0_0_CS3_ENABLE                     _MK_ENUM_CONST(1)

#define NAND_LOCK_APER_CHIPID0_0_CS2_SHIFT                      _MK_SHIFT_CONST(2)
#define NAND_LOCK_APER_CHIPID0_0_CS2_FIELD                      _MK_FIELD_CONST(0x1, NAND_LOCK_APER_CHIPID0_0_CS2_SHIFT)
#define NAND_LOCK_APER_CHIPID0_0_CS2_RANGE                      2:2
#define NAND_LOCK_APER_CHIPID0_0_CS2_WOFFSET                    0x0
#define NAND_LOCK_APER_CHIPID0_0_CS2_DEFAULT                    _MK_MASK_CONST(0x0)
#define NAND_LOCK_APER_CHIPID0_0_CS2_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define NAND_LOCK_APER_CHIPID0_0_CS2_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define NAND_LOCK_APER_CHIPID0_0_CS2_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NAND_LOCK_APER_CHIPID0_0_CS2_DISABLE                    _MK_ENUM_CONST(0)
#define NAND_LOCK_APER_CHIPID0_0_CS2_ENABLE                     _MK_ENUM_CONST(1)

#define NAND_LOCK_APER_CHIPID0_0_CS1_SHIFT                      _MK_SHIFT_CONST(1)
#define NAND_LOCK_APER_CHIPID0_0_CS1_FIELD                      _MK_FIELD_CONST(0x1, NAND_LOCK_APER_CHIPID0_0_CS1_SHIFT)
#define NAND_LOCK_APER_CHIPID0_0_CS1_RANGE                      1:1
#define NAND_LOCK_APER_CHIPID0_0_CS1_WOFFSET                    0x0
#define NAND_LOCK_APER_CHIPID0_0_CS1_DEFAULT                    _MK_MASK_CONST(0x0)
#define NAND_LOCK_APER_CHIPID0_0_CS1_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define NAND_LOCK_APER_CHIPID0_0_CS1_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define NAND_LOCK_APER_CHIPID0_0_CS1_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NAND_LOCK_APER_CHIPID0_0_CS1_DISABLE                    _MK_ENUM_CONST(0)
#define NAND_LOCK_APER_CHIPID0_0_CS1_ENABLE                     _MK_ENUM_CONST(1)

#define NAND_LOCK_APER_CHIPID0_0_CS0_SHIFT                      _MK_SHIFT_CONST(0)
#define NAND_LOCK_APER_CHIPID0_0_CS0_FIELD                      _MK_FIELD_CONST(0x1, NAND_LOCK_APER_CHIPID0_0_CS0_SHIFT)
#define NAND_LOCK_APER_CHIPID0_0_CS0_RANGE                      0:0
#define NAND_LOCK_APER_CHIPID0_0_CS0_WOFFSET                    0x0
#define NAND_LOCK_APER_CHIPID0_0_CS0_DEFAULT                    _MK_MASK_CONST(0x0)
#define NAND_LOCK_APER_CHIPID0_0_CS0_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define NAND_LOCK_APER_CHIPID0_0_CS0_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define NAND_LOCK_APER_CHIPID0_0_CS0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NAND_LOCK_APER_CHIPID0_0_CS0_DISABLE                    _MK_ENUM_CONST(0)
#define NAND_LOCK_APER_CHIPID0_0_CS0_ENABLE                     _MK_ENUM_CONST(1)


// Register NAND_LOCK_APER_CHIPID1_0  
#define NAND_LOCK_APER_CHIPID1_0                        _MK_ADDR_CONST(0xb0)
#define NAND_LOCK_APER_CHIPID1_0_SECURE                         0x0
#define NAND_LOCK_APER_CHIPID1_0_WORD_COUNT                     0x1
#define NAND_LOCK_APER_CHIPID1_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define NAND_LOCK_APER_CHIPID1_0_RESET_MASK                     _MK_MASK_CONST(0x0)
#define NAND_LOCK_APER_CHIPID1_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define NAND_LOCK_APER_CHIPID1_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define NAND_LOCK_APER_CHIPID1_0_READ_MASK                      _MK_MASK_CONST(0xff)
#define NAND_LOCK_APER_CHIPID1_0_WRITE_MASK                     _MK_MASK_CONST(0xff)
#define NAND_LOCK_APER_CHIPID1_0_CS7_SHIFT                      _MK_SHIFT_CONST(7)
#define NAND_LOCK_APER_CHIPID1_0_CS7_FIELD                      _MK_FIELD_CONST(0x1, NAND_LOCK_APER_CHIPID1_0_CS7_SHIFT)
#define NAND_LOCK_APER_CHIPID1_0_CS7_RANGE                      7:7
#define NAND_LOCK_APER_CHIPID1_0_CS7_WOFFSET                    0x0
#define NAND_LOCK_APER_CHIPID1_0_CS7_DEFAULT                    _MK_MASK_CONST(0x0)
#define NAND_LOCK_APER_CHIPID1_0_CS7_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define NAND_LOCK_APER_CHIPID1_0_CS7_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define NAND_LOCK_APER_CHIPID1_0_CS7_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NAND_LOCK_APER_CHIPID1_0_CS7_DISABLE                    _MK_ENUM_CONST(0)
#define NAND_LOCK_APER_CHIPID1_0_CS7_ENABLE                     _MK_ENUM_CONST(1)

#define NAND_LOCK_APER_CHIPID1_0_CS6_SHIFT                      _MK_SHIFT_CONST(6)
#define NAND_LOCK_APER_CHIPID1_0_CS6_FIELD                      _MK_FIELD_CONST(0x1, NAND_LOCK_APER_CHIPID1_0_CS6_SHIFT)
#define NAND_LOCK_APER_CHIPID1_0_CS6_RANGE                      6:6
#define NAND_LOCK_APER_CHIPID1_0_CS6_WOFFSET                    0x0
#define NAND_LOCK_APER_CHIPID1_0_CS6_DEFAULT                    _MK_MASK_CONST(0x0)
#define NAND_LOCK_APER_CHIPID1_0_CS6_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define NAND_LOCK_APER_CHIPID1_0_CS6_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define NAND_LOCK_APER_CHIPID1_0_CS6_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NAND_LOCK_APER_CHIPID1_0_CS6_DISABLE                    _MK_ENUM_CONST(0)
#define NAND_LOCK_APER_CHIPID1_0_CS6_ENABLE                     _MK_ENUM_CONST(1)

#define NAND_LOCK_APER_CHIPID1_0_CS5_SHIFT                      _MK_SHIFT_CONST(5)
#define NAND_LOCK_APER_CHIPID1_0_CS5_FIELD                      _MK_FIELD_CONST(0x1, NAND_LOCK_APER_CHIPID1_0_CS5_SHIFT)
#define NAND_LOCK_APER_CHIPID1_0_CS5_RANGE                      5:5
#define NAND_LOCK_APER_CHIPID1_0_CS5_WOFFSET                    0x0
#define NAND_LOCK_APER_CHIPID1_0_CS5_DEFAULT                    _MK_MASK_CONST(0x0)
#define NAND_LOCK_APER_CHIPID1_0_CS5_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define NAND_LOCK_APER_CHIPID1_0_CS5_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define NAND_LOCK_APER_CHIPID1_0_CS5_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NAND_LOCK_APER_CHIPID1_0_CS5_DISABLE                    _MK_ENUM_CONST(0)
#define NAND_LOCK_APER_CHIPID1_0_CS5_ENABLE                     _MK_ENUM_CONST(1)

#define NAND_LOCK_APER_CHIPID1_0_CS4_SHIFT                      _MK_SHIFT_CONST(4)
#define NAND_LOCK_APER_CHIPID1_0_CS4_FIELD                      _MK_FIELD_CONST(0x1, NAND_LOCK_APER_CHIPID1_0_CS4_SHIFT)
#define NAND_LOCK_APER_CHIPID1_0_CS4_RANGE                      4:4
#define NAND_LOCK_APER_CHIPID1_0_CS4_WOFFSET                    0x0
#define NAND_LOCK_APER_CHIPID1_0_CS4_DEFAULT                    _MK_MASK_CONST(0x0)
#define NAND_LOCK_APER_CHIPID1_0_CS4_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define NAND_LOCK_APER_CHIPID1_0_CS4_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define NAND_LOCK_APER_CHIPID1_0_CS4_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NAND_LOCK_APER_CHIPID1_0_CS4_DISABLE                    _MK_ENUM_CONST(0)
#define NAND_LOCK_APER_CHIPID1_0_CS4_ENABLE                     _MK_ENUM_CONST(1)

#define NAND_LOCK_APER_CHIPID1_0_CS3_SHIFT                      _MK_SHIFT_CONST(3)
#define NAND_LOCK_APER_CHIPID1_0_CS3_FIELD                      _MK_FIELD_CONST(0x1, NAND_LOCK_APER_CHIPID1_0_CS3_SHIFT)
#define NAND_LOCK_APER_CHIPID1_0_CS3_RANGE                      3:3
#define NAND_LOCK_APER_CHIPID1_0_CS3_WOFFSET                    0x0
#define NAND_LOCK_APER_CHIPID1_0_CS3_DEFAULT                    _MK_MASK_CONST(0x0)
#define NAND_LOCK_APER_CHIPID1_0_CS3_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define NAND_LOCK_APER_CHIPID1_0_CS3_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define NAND_LOCK_APER_CHIPID1_0_CS3_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NAND_LOCK_APER_CHIPID1_0_CS3_DISABLE                    _MK_ENUM_CONST(0)
#define NAND_LOCK_APER_CHIPID1_0_CS3_ENABLE                     _MK_ENUM_CONST(1)

#define NAND_LOCK_APER_CHIPID1_0_CS2_SHIFT                      _MK_SHIFT_CONST(2)
#define NAND_LOCK_APER_CHIPID1_0_CS2_FIELD                      _MK_FIELD_CONST(0x1, NAND_LOCK_APER_CHIPID1_0_CS2_SHIFT)
#define NAND_LOCK_APER_CHIPID1_0_CS2_RANGE                      2:2
#define NAND_LOCK_APER_CHIPID1_0_CS2_WOFFSET                    0x0
#define NAND_LOCK_APER_CHIPID1_0_CS2_DEFAULT                    _MK_MASK_CONST(0x0)
#define NAND_LOCK_APER_CHIPID1_0_CS2_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define NAND_LOCK_APER_CHIPID1_0_CS2_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define NAND_LOCK_APER_CHIPID1_0_CS2_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NAND_LOCK_APER_CHIPID1_0_CS2_DISABLE                    _MK_ENUM_CONST(0)
#define NAND_LOCK_APER_CHIPID1_0_CS2_ENABLE                     _MK_ENUM_CONST(1)

#define NAND_LOCK_APER_CHIPID1_0_CS1_SHIFT                      _MK_SHIFT_CONST(1)
#define NAND_LOCK_APER_CHIPID1_0_CS1_FIELD                      _MK_FIELD_CONST(0x1, NAND_LOCK_APER_CHIPID1_0_CS1_SHIFT)
#define NAND_LOCK_APER_CHIPID1_0_CS1_RANGE                      1:1
#define NAND_LOCK_APER_CHIPID1_0_CS1_WOFFSET                    0x0
#define NAND_LOCK_APER_CHIPID1_0_CS1_DEFAULT                    _MK_MASK_CONST(0x0)
#define NAND_LOCK_APER_CHIPID1_0_CS1_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define NAND_LOCK_APER_CHIPID1_0_CS1_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define NAND_LOCK_APER_CHIPID1_0_CS1_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NAND_LOCK_APER_CHIPID1_0_CS1_DISABLE                    _MK_ENUM_CONST(0)
#define NAND_LOCK_APER_CHIPID1_0_CS1_ENABLE                     _MK_ENUM_CONST(1)

#define NAND_LOCK_APER_CHIPID1_0_CS0_SHIFT                      _MK_SHIFT_CONST(0)
#define NAND_LOCK_APER_CHIPID1_0_CS0_FIELD                      _MK_FIELD_CONST(0x1, NAND_LOCK_APER_CHIPID1_0_CS0_SHIFT)
#define NAND_LOCK_APER_CHIPID1_0_CS0_RANGE                      0:0
#define NAND_LOCK_APER_CHIPID1_0_CS0_WOFFSET                    0x0
#define NAND_LOCK_APER_CHIPID1_0_CS0_DEFAULT                    _MK_MASK_CONST(0x0)
#define NAND_LOCK_APER_CHIPID1_0_CS0_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define NAND_LOCK_APER_CHIPID1_0_CS0_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define NAND_LOCK_APER_CHIPID1_0_CS0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NAND_LOCK_APER_CHIPID1_0_CS0_DISABLE                    _MK_ENUM_CONST(0)
#define NAND_LOCK_APER_CHIPID1_0_CS0_ENABLE                     _MK_ENUM_CONST(1)


// Register NAND_LOCK_APER_CHIPID2_0  
#define NAND_LOCK_APER_CHIPID2_0                        _MK_ADDR_CONST(0xb4)
#define NAND_LOCK_APER_CHIPID2_0_SECURE                         0x0
#define NAND_LOCK_APER_CHIPID2_0_WORD_COUNT                     0x1
#define NAND_LOCK_APER_CHIPID2_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define NAND_LOCK_APER_CHIPID2_0_RESET_MASK                     _MK_MASK_CONST(0x0)
#define NAND_LOCK_APER_CHIPID2_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define NAND_LOCK_APER_CHIPID2_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define NAND_LOCK_APER_CHIPID2_0_READ_MASK                      _MK_MASK_CONST(0xff)
#define NAND_LOCK_APER_CHIPID2_0_WRITE_MASK                     _MK_MASK_CONST(0xff)
#define NAND_LOCK_APER_CHIPID2_0_CS7_SHIFT                      _MK_SHIFT_CONST(7)
#define NAND_LOCK_APER_CHIPID2_0_CS7_FIELD                      _MK_FIELD_CONST(0x1, NAND_LOCK_APER_CHIPID2_0_CS7_SHIFT)
#define NAND_LOCK_APER_CHIPID2_0_CS7_RANGE                      7:7
#define NAND_LOCK_APER_CHIPID2_0_CS7_WOFFSET                    0x0
#define NAND_LOCK_APER_CHIPID2_0_CS7_DEFAULT                    _MK_MASK_CONST(0x0)
#define NAND_LOCK_APER_CHIPID2_0_CS7_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define NAND_LOCK_APER_CHIPID2_0_CS7_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define NAND_LOCK_APER_CHIPID2_0_CS7_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NAND_LOCK_APER_CHIPID2_0_CS7_DISABLE                    _MK_ENUM_CONST(0)
#define NAND_LOCK_APER_CHIPID2_0_CS7_ENABLE                     _MK_ENUM_CONST(1)

#define NAND_LOCK_APER_CHIPID2_0_CS6_SHIFT                      _MK_SHIFT_CONST(6)
#define NAND_LOCK_APER_CHIPID2_0_CS6_FIELD                      _MK_FIELD_CONST(0x1, NAND_LOCK_APER_CHIPID2_0_CS6_SHIFT)
#define NAND_LOCK_APER_CHIPID2_0_CS6_RANGE                      6:6
#define NAND_LOCK_APER_CHIPID2_0_CS6_WOFFSET                    0x0
#define NAND_LOCK_APER_CHIPID2_0_CS6_DEFAULT                    _MK_MASK_CONST(0x0)
#define NAND_LOCK_APER_CHIPID2_0_CS6_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define NAND_LOCK_APER_CHIPID2_0_CS6_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define NAND_LOCK_APER_CHIPID2_0_CS6_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NAND_LOCK_APER_CHIPID2_0_CS6_DISABLE                    _MK_ENUM_CONST(0)
#define NAND_LOCK_APER_CHIPID2_0_CS6_ENABLE                     _MK_ENUM_CONST(1)

#define NAND_LOCK_APER_CHIPID2_0_CS5_SHIFT                      _MK_SHIFT_CONST(5)
#define NAND_LOCK_APER_CHIPID2_0_CS5_FIELD                      _MK_FIELD_CONST(0x1, NAND_LOCK_APER_CHIPID2_0_CS5_SHIFT)
#define NAND_LOCK_APER_CHIPID2_0_CS5_RANGE                      5:5
#define NAND_LOCK_APER_CHIPID2_0_CS5_WOFFSET                    0x0
#define NAND_LOCK_APER_CHIPID2_0_CS5_DEFAULT                    _MK_MASK_CONST(0x0)
#define NAND_LOCK_APER_CHIPID2_0_CS5_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define NAND_LOCK_APER_CHIPID2_0_CS5_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define NAND_LOCK_APER_CHIPID2_0_CS5_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NAND_LOCK_APER_CHIPID2_0_CS5_DISABLE                    _MK_ENUM_CONST(0)
#define NAND_LOCK_APER_CHIPID2_0_CS5_ENABLE                     _MK_ENUM_CONST(1)

#define NAND_LOCK_APER_CHIPID2_0_CS4_SHIFT                      _MK_SHIFT_CONST(4)
#define NAND_LOCK_APER_CHIPID2_0_CS4_FIELD                      _MK_FIELD_CONST(0x1, NAND_LOCK_APER_CHIPID2_0_CS4_SHIFT)
#define NAND_LOCK_APER_CHIPID2_0_CS4_RANGE                      4:4
#define NAND_LOCK_APER_CHIPID2_0_CS4_WOFFSET                    0x0
#define NAND_LOCK_APER_CHIPID2_0_CS4_DEFAULT                    _MK_MASK_CONST(0x0)
#define NAND_LOCK_APER_CHIPID2_0_CS4_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define NAND_LOCK_APER_CHIPID2_0_CS4_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define NAND_LOCK_APER_CHIPID2_0_CS4_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NAND_LOCK_APER_CHIPID2_0_CS4_DISABLE                    _MK_ENUM_CONST(0)
#define NAND_LOCK_APER_CHIPID2_0_CS4_ENABLE                     _MK_ENUM_CONST(1)

#define NAND_LOCK_APER_CHIPID2_0_CS3_SHIFT                      _MK_SHIFT_CONST(3)
#define NAND_LOCK_APER_CHIPID2_0_CS3_FIELD                      _MK_FIELD_CONST(0x1, NAND_LOCK_APER_CHIPID2_0_CS3_SHIFT)
#define NAND_LOCK_APER_CHIPID2_0_CS3_RANGE                      3:3
#define NAND_LOCK_APER_CHIPID2_0_CS3_WOFFSET                    0x0
#define NAND_LOCK_APER_CHIPID2_0_CS3_DEFAULT                    _MK_MASK_CONST(0x0)
#define NAND_LOCK_APER_CHIPID2_0_CS3_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define NAND_LOCK_APER_CHIPID2_0_CS3_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define NAND_LOCK_APER_CHIPID2_0_CS3_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NAND_LOCK_APER_CHIPID2_0_CS3_DISABLE                    _MK_ENUM_CONST(0)
#define NAND_LOCK_APER_CHIPID2_0_CS3_ENABLE                     _MK_ENUM_CONST(1)

#define NAND_LOCK_APER_CHIPID2_0_CS2_SHIFT                      _MK_SHIFT_CONST(2)
#define NAND_LOCK_APER_CHIPID2_0_CS2_FIELD                      _MK_FIELD_CONST(0x1, NAND_LOCK_APER_CHIPID2_0_CS2_SHIFT)
#define NAND_LOCK_APER_CHIPID2_0_CS2_RANGE                      2:2
#define NAND_LOCK_APER_CHIPID2_0_CS2_WOFFSET                    0x0
#define NAND_LOCK_APER_CHIPID2_0_CS2_DEFAULT                    _MK_MASK_CONST(0x0)
#define NAND_LOCK_APER_CHIPID2_0_CS2_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define NAND_LOCK_APER_CHIPID2_0_CS2_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define NAND_LOCK_APER_CHIPID2_0_CS2_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NAND_LOCK_APER_CHIPID2_0_CS2_DISABLE                    _MK_ENUM_CONST(0)
#define NAND_LOCK_APER_CHIPID2_0_CS2_ENABLE                     _MK_ENUM_CONST(1)

#define NAND_LOCK_APER_CHIPID2_0_CS1_SHIFT                      _MK_SHIFT_CONST(1)
#define NAND_LOCK_APER_CHIPID2_0_CS1_FIELD                      _MK_FIELD_CONST(0x1, NAND_LOCK_APER_CHIPID2_0_CS1_SHIFT)
#define NAND_LOCK_APER_CHIPID2_0_CS1_RANGE                      1:1
#define NAND_LOCK_APER_CHIPID2_0_CS1_WOFFSET                    0x0
#define NAND_LOCK_APER_CHIPID2_0_CS1_DEFAULT                    _MK_MASK_CONST(0x0)
#define NAND_LOCK_APER_CHIPID2_0_CS1_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define NAND_LOCK_APER_CHIPID2_0_CS1_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define NAND_LOCK_APER_CHIPID2_0_CS1_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NAND_LOCK_APER_CHIPID2_0_CS1_DISABLE                    _MK_ENUM_CONST(0)
#define NAND_LOCK_APER_CHIPID2_0_CS1_ENABLE                     _MK_ENUM_CONST(1)

#define NAND_LOCK_APER_CHIPID2_0_CS0_SHIFT                      _MK_SHIFT_CONST(0)
#define NAND_LOCK_APER_CHIPID2_0_CS0_FIELD                      _MK_FIELD_CONST(0x1, NAND_LOCK_APER_CHIPID2_0_CS0_SHIFT)
#define NAND_LOCK_APER_CHIPID2_0_CS0_RANGE                      0:0
#define NAND_LOCK_APER_CHIPID2_0_CS0_WOFFSET                    0x0
#define NAND_LOCK_APER_CHIPID2_0_CS0_DEFAULT                    _MK_MASK_CONST(0x0)
#define NAND_LOCK_APER_CHIPID2_0_CS0_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define NAND_LOCK_APER_CHIPID2_0_CS0_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define NAND_LOCK_APER_CHIPID2_0_CS0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NAND_LOCK_APER_CHIPID2_0_CS0_DISABLE                    _MK_ENUM_CONST(0)
#define NAND_LOCK_APER_CHIPID2_0_CS0_ENABLE                     _MK_ENUM_CONST(1)


// Register NAND_LOCK_APER_CHIPID3_0  
#define NAND_LOCK_APER_CHIPID3_0                        _MK_ADDR_CONST(0xb8)
#define NAND_LOCK_APER_CHIPID3_0_SECURE                         0x0
#define NAND_LOCK_APER_CHIPID3_0_WORD_COUNT                     0x1
#define NAND_LOCK_APER_CHIPID3_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define NAND_LOCK_APER_CHIPID3_0_RESET_MASK                     _MK_MASK_CONST(0x0)
#define NAND_LOCK_APER_CHIPID3_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define NAND_LOCK_APER_CHIPID3_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define NAND_LOCK_APER_CHIPID3_0_READ_MASK                      _MK_MASK_CONST(0xff)
#define NAND_LOCK_APER_CHIPID3_0_WRITE_MASK                     _MK_MASK_CONST(0xff)
#define NAND_LOCK_APER_CHIPID3_0_CS7_SHIFT                      _MK_SHIFT_CONST(7)
#define NAND_LOCK_APER_CHIPID3_0_CS7_FIELD                      _MK_FIELD_CONST(0x1, NAND_LOCK_APER_CHIPID3_0_CS7_SHIFT)
#define NAND_LOCK_APER_CHIPID3_0_CS7_RANGE                      7:7
#define NAND_LOCK_APER_CHIPID3_0_CS7_WOFFSET                    0x0
#define NAND_LOCK_APER_CHIPID3_0_CS7_DEFAULT                    _MK_MASK_CONST(0x0)
#define NAND_LOCK_APER_CHIPID3_0_CS7_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define NAND_LOCK_APER_CHIPID3_0_CS7_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define NAND_LOCK_APER_CHIPID3_0_CS7_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NAND_LOCK_APER_CHIPID3_0_CS7_DISABLE                    _MK_ENUM_CONST(0)
#define NAND_LOCK_APER_CHIPID3_0_CS7_ENABLE                     _MK_ENUM_CONST(1)

#define NAND_LOCK_APER_CHIPID3_0_CS6_SHIFT                      _MK_SHIFT_CONST(6)
#define NAND_LOCK_APER_CHIPID3_0_CS6_FIELD                      _MK_FIELD_CONST(0x1, NAND_LOCK_APER_CHIPID3_0_CS6_SHIFT)
#define NAND_LOCK_APER_CHIPID3_0_CS6_RANGE                      6:6
#define NAND_LOCK_APER_CHIPID3_0_CS6_WOFFSET                    0x0
#define NAND_LOCK_APER_CHIPID3_0_CS6_DEFAULT                    _MK_MASK_CONST(0x0)
#define NAND_LOCK_APER_CHIPID3_0_CS6_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define NAND_LOCK_APER_CHIPID3_0_CS6_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define NAND_LOCK_APER_CHIPID3_0_CS6_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NAND_LOCK_APER_CHIPID3_0_CS6_DISABLE                    _MK_ENUM_CONST(0)
#define NAND_LOCK_APER_CHIPID3_0_CS6_ENABLE                     _MK_ENUM_CONST(1)

#define NAND_LOCK_APER_CHIPID3_0_CS5_SHIFT                      _MK_SHIFT_CONST(5)
#define NAND_LOCK_APER_CHIPID3_0_CS5_FIELD                      _MK_FIELD_CONST(0x1, NAND_LOCK_APER_CHIPID3_0_CS5_SHIFT)
#define NAND_LOCK_APER_CHIPID3_0_CS5_RANGE                      5:5
#define NAND_LOCK_APER_CHIPID3_0_CS5_WOFFSET                    0x0
#define NAND_LOCK_APER_CHIPID3_0_CS5_DEFAULT                    _MK_MASK_CONST(0x0)
#define NAND_LOCK_APER_CHIPID3_0_CS5_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define NAND_LOCK_APER_CHIPID3_0_CS5_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define NAND_LOCK_APER_CHIPID3_0_CS5_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NAND_LOCK_APER_CHIPID3_0_CS5_DISABLE                    _MK_ENUM_CONST(0)
#define NAND_LOCK_APER_CHIPID3_0_CS5_ENABLE                     _MK_ENUM_CONST(1)

#define NAND_LOCK_APER_CHIPID3_0_CS4_SHIFT                      _MK_SHIFT_CONST(4)
#define NAND_LOCK_APER_CHIPID3_0_CS4_FIELD                      _MK_FIELD_CONST(0x1, NAND_LOCK_APER_CHIPID3_0_CS4_SHIFT)
#define NAND_LOCK_APER_CHIPID3_0_CS4_RANGE                      4:4
#define NAND_LOCK_APER_CHIPID3_0_CS4_WOFFSET                    0x0
#define NAND_LOCK_APER_CHIPID3_0_CS4_DEFAULT                    _MK_MASK_CONST(0x0)
#define NAND_LOCK_APER_CHIPID3_0_CS4_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define NAND_LOCK_APER_CHIPID3_0_CS4_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define NAND_LOCK_APER_CHIPID3_0_CS4_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NAND_LOCK_APER_CHIPID3_0_CS4_DISABLE                    _MK_ENUM_CONST(0)
#define NAND_LOCK_APER_CHIPID3_0_CS4_ENABLE                     _MK_ENUM_CONST(1)

#define NAND_LOCK_APER_CHIPID3_0_CS3_SHIFT                      _MK_SHIFT_CONST(3)
#define NAND_LOCK_APER_CHIPID3_0_CS3_FIELD                      _MK_FIELD_CONST(0x1, NAND_LOCK_APER_CHIPID3_0_CS3_SHIFT)
#define NAND_LOCK_APER_CHIPID3_0_CS3_RANGE                      3:3
#define NAND_LOCK_APER_CHIPID3_0_CS3_WOFFSET                    0x0
#define NAND_LOCK_APER_CHIPID3_0_CS3_DEFAULT                    _MK_MASK_CONST(0x0)
#define NAND_LOCK_APER_CHIPID3_0_CS3_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define NAND_LOCK_APER_CHIPID3_0_CS3_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define NAND_LOCK_APER_CHIPID3_0_CS3_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NAND_LOCK_APER_CHIPID3_0_CS3_DISABLE                    _MK_ENUM_CONST(0)
#define NAND_LOCK_APER_CHIPID3_0_CS3_ENABLE                     _MK_ENUM_CONST(1)

#define NAND_LOCK_APER_CHIPID3_0_CS2_SHIFT                      _MK_SHIFT_CONST(2)
#define NAND_LOCK_APER_CHIPID3_0_CS2_FIELD                      _MK_FIELD_CONST(0x1, NAND_LOCK_APER_CHIPID3_0_CS2_SHIFT)
#define NAND_LOCK_APER_CHIPID3_0_CS2_RANGE                      2:2
#define NAND_LOCK_APER_CHIPID3_0_CS2_WOFFSET                    0x0
#define NAND_LOCK_APER_CHIPID3_0_CS2_DEFAULT                    _MK_MASK_CONST(0x0)
#define NAND_LOCK_APER_CHIPID3_0_CS2_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define NAND_LOCK_APER_CHIPID3_0_CS2_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define NAND_LOCK_APER_CHIPID3_0_CS2_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NAND_LOCK_APER_CHIPID3_0_CS2_DISABLE                    _MK_ENUM_CONST(0)
#define NAND_LOCK_APER_CHIPID3_0_CS2_ENABLE                     _MK_ENUM_CONST(1)

#define NAND_LOCK_APER_CHIPID3_0_CS1_SHIFT                      _MK_SHIFT_CONST(1)
#define NAND_LOCK_APER_CHIPID3_0_CS1_FIELD                      _MK_FIELD_CONST(0x1, NAND_LOCK_APER_CHIPID3_0_CS1_SHIFT)
#define NAND_LOCK_APER_CHIPID3_0_CS1_RANGE                      1:1
#define NAND_LOCK_APER_CHIPID3_0_CS1_WOFFSET                    0x0
#define NAND_LOCK_APER_CHIPID3_0_CS1_DEFAULT                    _MK_MASK_CONST(0x0)
#define NAND_LOCK_APER_CHIPID3_0_CS1_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define NAND_LOCK_APER_CHIPID3_0_CS1_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define NAND_LOCK_APER_CHIPID3_0_CS1_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NAND_LOCK_APER_CHIPID3_0_CS1_DISABLE                    _MK_ENUM_CONST(0)
#define NAND_LOCK_APER_CHIPID3_0_CS1_ENABLE                     _MK_ENUM_CONST(1)

#define NAND_LOCK_APER_CHIPID3_0_CS0_SHIFT                      _MK_SHIFT_CONST(0)
#define NAND_LOCK_APER_CHIPID3_0_CS0_FIELD                      _MK_FIELD_CONST(0x1, NAND_LOCK_APER_CHIPID3_0_CS0_SHIFT)
#define NAND_LOCK_APER_CHIPID3_0_CS0_RANGE                      0:0
#define NAND_LOCK_APER_CHIPID3_0_CS0_WOFFSET                    0x0
#define NAND_LOCK_APER_CHIPID3_0_CS0_DEFAULT                    _MK_MASK_CONST(0x0)
#define NAND_LOCK_APER_CHIPID3_0_CS0_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define NAND_LOCK_APER_CHIPID3_0_CS0_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define NAND_LOCK_APER_CHIPID3_0_CS0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NAND_LOCK_APER_CHIPID3_0_CS0_DISABLE                    _MK_ENUM_CONST(0)
#define NAND_LOCK_APER_CHIPID3_0_CS0_ENABLE                     _MK_ENUM_CONST(1)


// Register NAND_LOCK_APER_CHIPID4_0  
#define NAND_LOCK_APER_CHIPID4_0                        _MK_ADDR_CONST(0xbc)
#define NAND_LOCK_APER_CHIPID4_0_SECURE                         0x0
#define NAND_LOCK_APER_CHIPID4_0_WORD_COUNT                     0x1
#define NAND_LOCK_APER_CHIPID4_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define NAND_LOCK_APER_CHIPID4_0_RESET_MASK                     _MK_MASK_CONST(0x0)
#define NAND_LOCK_APER_CHIPID4_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define NAND_LOCK_APER_CHIPID4_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define NAND_LOCK_APER_CHIPID4_0_READ_MASK                      _MK_MASK_CONST(0xff)
#define NAND_LOCK_APER_CHIPID4_0_WRITE_MASK                     _MK_MASK_CONST(0xff)
#define NAND_LOCK_APER_CHIPID4_0_CS7_SHIFT                      _MK_SHIFT_CONST(7)
#define NAND_LOCK_APER_CHIPID4_0_CS7_FIELD                      _MK_FIELD_CONST(0x1, NAND_LOCK_APER_CHIPID4_0_CS7_SHIFT)
#define NAND_LOCK_APER_CHIPID4_0_CS7_RANGE                      7:7
#define NAND_LOCK_APER_CHIPID4_0_CS7_WOFFSET                    0x0
#define NAND_LOCK_APER_CHIPID4_0_CS7_DEFAULT                    _MK_MASK_CONST(0x0)
#define NAND_LOCK_APER_CHIPID4_0_CS7_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define NAND_LOCK_APER_CHIPID4_0_CS7_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define NAND_LOCK_APER_CHIPID4_0_CS7_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NAND_LOCK_APER_CHIPID4_0_CS7_DISABLE                    _MK_ENUM_CONST(0)
#define NAND_LOCK_APER_CHIPID4_0_CS7_ENABLE                     _MK_ENUM_CONST(1)

#define NAND_LOCK_APER_CHIPID4_0_CS6_SHIFT                      _MK_SHIFT_CONST(6)
#define NAND_LOCK_APER_CHIPID4_0_CS6_FIELD                      _MK_FIELD_CONST(0x1, NAND_LOCK_APER_CHIPID4_0_CS6_SHIFT)
#define NAND_LOCK_APER_CHIPID4_0_CS6_RANGE                      6:6
#define NAND_LOCK_APER_CHIPID4_0_CS6_WOFFSET                    0x0
#define NAND_LOCK_APER_CHIPID4_0_CS6_DEFAULT                    _MK_MASK_CONST(0x0)
#define NAND_LOCK_APER_CHIPID4_0_CS6_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define NAND_LOCK_APER_CHIPID4_0_CS6_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define NAND_LOCK_APER_CHIPID4_0_CS6_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NAND_LOCK_APER_CHIPID4_0_CS6_DISABLE                    _MK_ENUM_CONST(0)
#define NAND_LOCK_APER_CHIPID4_0_CS6_ENABLE                     _MK_ENUM_CONST(1)

#define NAND_LOCK_APER_CHIPID4_0_CS5_SHIFT                      _MK_SHIFT_CONST(5)
#define NAND_LOCK_APER_CHIPID4_0_CS5_FIELD                      _MK_FIELD_CONST(0x1, NAND_LOCK_APER_CHIPID4_0_CS5_SHIFT)
#define NAND_LOCK_APER_CHIPID4_0_CS5_RANGE                      5:5
#define NAND_LOCK_APER_CHIPID4_0_CS5_WOFFSET                    0x0
#define NAND_LOCK_APER_CHIPID4_0_CS5_DEFAULT                    _MK_MASK_CONST(0x0)
#define NAND_LOCK_APER_CHIPID4_0_CS5_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define NAND_LOCK_APER_CHIPID4_0_CS5_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define NAND_LOCK_APER_CHIPID4_0_CS5_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NAND_LOCK_APER_CHIPID4_0_CS5_DISABLE                    _MK_ENUM_CONST(0)
#define NAND_LOCK_APER_CHIPID4_0_CS5_ENABLE                     _MK_ENUM_CONST(1)

#define NAND_LOCK_APER_CHIPID4_0_CS4_SHIFT                      _MK_SHIFT_CONST(4)
#define NAND_LOCK_APER_CHIPID4_0_CS4_FIELD                      _MK_FIELD_CONST(0x1, NAND_LOCK_APER_CHIPID4_0_CS4_SHIFT)
#define NAND_LOCK_APER_CHIPID4_0_CS4_RANGE                      4:4
#define NAND_LOCK_APER_CHIPID4_0_CS4_WOFFSET                    0x0
#define NAND_LOCK_APER_CHIPID4_0_CS4_DEFAULT                    _MK_MASK_CONST(0x0)
#define NAND_LOCK_APER_CHIPID4_0_CS4_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define NAND_LOCK_APER_CHIPID4_0_CS4_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define NAND_LOCK_APER_CHIPID4_0_CS4_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NAND_LOCK_APER_CHIPID4_0_CS4_DISABLE                    _MK_ENUM_CONST(0)
#define NAND_LOCK_APER_CHIPID4_0_CS4_ENABLE                     _MK_ENUM_CONST(1)

#define NAND_LOCK_APER_CHIPID4_0_CS3_SHIFT                      _MK_SHIFT_CONST(3)
#define NAND_LOCK_APER_CHIPID4_0_CS3_FIELD                      _MK_FIELD_CONST(0x1, NAND_LOCK_APER_CHIPID4_0_CS3_SHIFT)
#define NAND_LOCK_APER_CHIPID4_0_CS3_RANGE                      3:3
#define NAND_LOCK_APER_CHIPID4_0_CS3_WOFFSET                    0x0
#define NAND_LOCK_APER_CHIPID4_0_CS3_DEFAULT                    _MK_MASK_CONST(0x0)
#define NAND_LOCK_APER_CHIPID4_0_CS3_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define NAND_LOCK_APER_CHIPID4_0_CS3_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define NAND_LOCK_APER_CHIPID4_0_CS3_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NAND_LOCK_APER_CHIPID4_0_CS3_DISABLE                    _MK_ENUM_CONST(0)
#define NAND_LOCK_APER_CHIPID4_0_CS3_ENABLE                     _MK_ENUM_CONST(1)

#define NAND_LOCK_APER_CHIPID4_0_CS2_SHIFT                      _MK_SHIFT_CONST(2)
#define NAND_LOCK_APER_CHIPID4_0_CS2_FIELD                      _MK_FIELD_CONST(0x1, NAND_LOCK_APER_CHIPID4_0_CS2_SHIFT)
#define NAND_LOCK_APER_CHIPID4_0_CS2_RANGE                      2:2
#define NAND_LOCK_APER_CHIPID4_0_CS2_WOFFSET                    0x0
#define NAND_LOCK_APER_CHIPID4_0_CS2_DEFAULT                    _MK_MASK_CONST(0x0)
#define NAND_LOCK_APER_CHIPID4_0_CS2_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define NAND_LOCK_APER_CHIPID4_0_CS2_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define NAND_LOCK_APER_CHIPID4_0_CS2_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NAND_LOCK_APER_CHIPID4_0_CS2_DISABLE                    _MK_ENUM_CONST(0)
#define NAND_LOCK_APER_CHIPID4_0_CS2_ENABLE                     _MK_ENUM_CONST(1)

#define NAND_LOCK_APER_CHIPID4_0_CS1_SHIFT                      _MK_SHIFT_CONST(1)
#define NAND_LOCK_APER_CHIPID4_0_CS1_FIELD                      _MK_FIELD_CONST(0x1, NAND_LOCK_APER_CHIPID4_0_CS1_SHIFT)
#define NAND_LOCK_APER_CHIPID4_0_CS1_RANGE                      1:1
#define NAND_LOCK_APER_CHIPID4_0_CS1_WOFFSET                    0x0
#define NAND_LOCK_APER_CHIPID4_0_CS1_DEFAULT                    _MK_MASK_CONST(0x0)
#define NAND_LOCK_APER_CHIPID4_0_CS1_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define NAND_LOCK_APER_CHIPID4_0_CS1_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define NAND_LOCK_APER_CHIPID4_0_CS1_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NAND_LOCK_APER_CHIPID4_0_CS1_DISABLE                    _MK_ENUM_CONST(0)
#define NAND_LOCK_APER_CHIPID4_0_CS1_ENABLE                     _MK_ENUM_CONST(1)

#define NAND_LOCK_APER_CHIPID4_0_CS0_SHIFT                      _MK_SHIFT_CONST(0)
#define NAND_LOCK_APER_CHIPID4_0_CS0_FIELD                      _MK_FIELD_CONST(0x1, NAND_LOCK_APER_CHIPID4_0_CS0_SHIFT)
#define NAND_LOCK_APER_CHIPID4_0_CS0_RANGE                      0:0
#define NAND_LOCK_APER_CHIPID4_0_CS0_WOFFSET                    0x0
#define NAND_LOCK_APER_CHIPID4_0_CS0_DEFAULT                    _MK_MASK_CONST(0x0)
#define NAND_LOCK_APER_CHIPID4_0_CS0_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define NAND_LOCK_APER_CHIPID4_0_CS0_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define NAND_LOCK_APER_CHIPID4_0_CS0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NAND_LOCK_APER_CHIPID4_0_CS0_DISABLE                    _MK_ENUM_CONST(0)
#define NAND_LOCK_APER_CHIPID4_0_CS0_ENABLE                     _MK_ENUM_CONST(1)


// Register NAND_LOCK_APER_CHIPID5_0  
#define NAND_LOCK_APER_CHIPID5_0                        _MK_ADDR_CONST(0xc0)
#define NAND_LOCK_APER_CHIPID5_0_SECURE                         0x0
#define NAND_LOCK_APER_CHIPID5_0_WORD_COUNT                     0x1
#define NAND_LOCK_APER_CHIPID5_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define NAND_LOCK_APER_CHIPID5_0_RESET_MASK                     _MK_MASK_CONST(0x0)
#define NAND_LOCK_APER_CHIPID5_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define NAND_LOCK_APER_CHIPID5_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define NAND_LOCK_APER_CHIPID5_0_READ_MASK                      _MK_MASK_CONST(0xff)
#define NAND_LOCK_APER_CHIPID5_0_WRITE_MASK                     _MK_MASK_CONST(0xff)
#define NAND_LOCK_APER_CHIPID5_0_CS7_SHIFT                      _MK_SHIFT_CONST(7)
#define NAND_LOCK_APER_CHIPID5_0_CS7_FIELD                      _MK_FIELD_CONST(0x1, NAND_LOCK_APER_CHIPID5_0_CS7_SHIFT)
#define NAND_LOCK_APER_CHIPID5_0_CS7_RANGE                      7:7
#define NAND_LOCK_APER_CHIPID5_0_CS7_WOFFSET                    0x0
#define NAND_LOCK_APER_CHIPID5_0_CS7_DEFAULT                    _MK_MASK_CONST(0x0)
#define NAND_LOCK_APER_CHIPID5_0_CS7_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define NAND_LOCK_APER_CHIPID5_0_CS7_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define NAND_LOCK_APER_CHIPID5_0_CS7_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NAND_LOCK_APER_CHIPID5_0_CS7_DISABLE                    _MK_ENUM_CONST(0)
#define NAND_LOCK_APER_CHIPID5_0_CS7_ENABLE                     _MK_ENUM_CONST(1)

#define NAND_LOCK_APER_CHIPID5_0_CS6_SHIFT                      _MK_SHIFT_CONST(6)
#define NAND_LOCK_APER_CHIPID5_0_CS6_FIELD                      _MK_FIELD_CONST(0x1, NAND_LOCK_APER_CHIPID5_0_CS6_SHIFT)
#define NAND_LOCK_APER_CHIPID5_0_CS6_RANGE                      6:6
#define NAND_LOCK_APER_CHIPID5_0_CS6_WOFFSET                    0x0
#define NAND_LOCK_APER_CHIPID5_0_CS6_DEFAULT                    _MK_MASK_CONST(0x0)
#define NAND_LOCK_APER_CHIPID5_0_CS6_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define NAND_LOCK_APER_CHIPID5_0_CS6_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define NAND_LOCK_APER_CHIPID5_0_CS6_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NAND_LOCK_APER_CHIPID5_0_CS6_DISABLE                    _MK_ENUM_CONST(0)
#define NAND_LOCK_APER_CHIPID5_0_CS6_ENABLE                     _MK_ENUM_CONST(1)

#define NAND_LOCK_APER_CHIPID5_0_CS5_SHIFT                      _MK_SHIFT_CONST(5)
#define NAND_LOCK_APER_CHIPID5_0_CS5_FIELD                      _MK_FIELD_CONST(0x1, NAND_LOCK_APER_CHIPID5_0_CS5_SHIFT)
#define NAND_LOCK_APER_CHIPID5_0_CS5_RANGE                      5:5
#define NAND_LOCK_APER_CHIPID5_0_CS5_WOFFSET                    0x0
#define NAND_LOCK_APER_CHIPID5_0_CS5_DEFAULT                    _MK_MASK_CONST(0x0)
#define NAND_LOCK_APER_CHIPID5_0_CS5_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define NAND_LOCK_APER_CHIPID5_0_CS5_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define NAND_LOCK_APER_CHIPID5_0_CS5_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NAND_LOCK_APER_CHIPID5_0_CS5_DISABLE                    _MK_ENUM_CONST(0)
#define NAND_LOCK_APER_CHIPID5_0_CS5_ENABLE                     _MK_ENUM_CONST(1)

#define NAND_LOCK_APER_CHIPID5_0_CS4_SHIFT                      _MK_SHIFT_CONST(4)
#define NAND_LOCK_APER_CHIPID5_0_CS4_FIELD                      _MK_FIELD_CONST(0x1, NAND_LOCK_APER_CHIPID5_0_CS4_SHIFT)
#define NAND_LOCK_APER_CHIPID5_0_CS4_RANGE                      4:4
#define NAND_LOCK_APER_CHIPID5_0_CS4_WOFFSET                    0x0
#define NAND_LOCK_APER_CHIPID5_0_CS4_DEFAULT                    _MK_MASK_CONST(0x0)
#define NAND_LOCK_APER_CHIPID5_0_CS4_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define NAND_LOCK_APER_CHIPID5_0_CS4_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define NAND_LOCK_APER_CHIPID5_0_CS4_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NAND_LOCK_APER_CHIPID5_0_CS4_DISABLE                    _MK_ENUM_CONST(0)
#define NAND_LOCK_APER_CHIPID5_0_CS4_ENABLE                     _MK_ENUM_CONST(1)

#define NAND_LOCK_APER_CHIPID5_0_CS3_SHIFT                      _MK_SHIFT_CONST(3)
#define NAND_LOCK_APER_CHIPID5_0_CS3_FIELD                      _MK_FIELD_CONST(0x1, NAND_LOCK_APER_CHIPID5_0_CS3_SHIFT)
#define NAND_LOCK_APER_CHIPID5_0_CS3_RANGE                      3:3
#define NAND_LOCK_APER_CHIPID5_0_CS3_WOFFSET                    0x0
#define NAND_LOCK_APER_CHIPID5_0_CS3_DEFAULT                    _MK_MASK_CONST(0x0)
#define NAND_LOCK_APER_CHIPID5_0_CS3_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define NAND_LOCK_APER_CHIPID5_0_CS3_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define NAND_LOCK_APER_CHIPID5_0_CS3_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NAND_LOCK_APER_CHIPID5_0_CS3_DISABLE                    _MK_ENUM_CONST(0)
#define NAND_LOCK_APER_CHIPID5_0_CS3_ENABLE                     _MK_ENUM_CONST(1)

#define NAND_LOCK_APER_CHIPID5_0_CS2_SHIFT                      _MK_SHIFT_CONST(2)
#define NAND_LOCK_APER_CHIPID5_0_CS2_FIELD                      _MK_FIELD_CONST(0x1, NAND_LOCK_APER_CHIPID5_0_CS2_SHIFT)
#define NAND_LOCK_APER_CHIPID5_0_CS2_RANGE                      2:2
#define NAND_LOCK_APER_CHIPID5_0_CS2_WOFFSET                    0x0
#define NAND_LOCK_APER_CHIPID5_0_CS2_DEFAULT                    _MK_MASK_CONST(0x0)
#define NAND_LOCK_APER_CHIPID5_0_CS2_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define NAND_LOCK_APER_CHIPID5_0_CS2_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define NAND_LOCK_APER_CHIPID5_0_CS2_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NAND_LOCK_APER_CHIPID5_0_CS2_DISABLE                    _MK_ENUM_CONST(0)
#define NAND_LOCK_APER_CHIPID5_0_CS2_ENABLE                     _MK_ENUM_CONST(1)

#define NAND_LOCK_APER_CHIPID5_0_CS1_SHIFT                      _MK_SHIFT_CONST(1)
#define NAND_LOCK_APER_CHIPID5_0_CS1_FIELD                      _MK_FIELD_CONST(0x1, NAND_LOCK_APER_CHIPID5_0_CS1_SHIFT)
#define NAND_LOCK_APER_CHIPID5_0_CS1_RANGE                      1:1
#define NAND_LOCK_APER_CHIPID5_0_CS1_WOFFSET                    0x0
#define NAND_LOCK_APER_CHIPID5_0_CS1_DEFAULT                    _MK_MASK_CONST(0x0)
#define NAND_LOCK_APER_CHIPID5_0_CS1_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define NAND_LOCK_APER_CHIPID5_0_CS1_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define NAND_LOCK_APER_CHIPID5_0_CS1_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NAND_LOCK_APER_CHIPID5_0_CS1_DISABLE                    _MK_ENUM_CONST(0)
#define NAND_LOCK_APER_CHIPID5_0_CS1_ENABLE                     _MK_ENUM_CONST(1)

#define NAND_LOCK_APER_CHIPID5_0_CS0_SHIFT                      _MK_SHIFT_CONST(0)
#define NAND_LOCK_APER_CHIPID5_0_CS0_FIELD                      _MK_FIELD_CONST(0x1, NAND_LOCK_APER_CHIPID5_0_CS0_SHIFT)
#define NAND_LOCK_APER_CHIPID5_0_CS0_RANGE                      0:0
#define NAND_LOCK_APER_CHIPID5_0_CS0_WOFFSET                    0x0
#define NAND_LOCK_APER_CHIPID5_0_CS0_DEFAULT                    _MK_MASK_CONST(0x0)
#define NAND_LOCK_APER_CHIPID5_0_CS0_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define NAND_LOCK_APER_CHIPID5_0_CS0_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define NAND_LOCK_APER_CHIPID5_0_CS0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NAND_LOCK_APER_CHIPID5_0_CS0_DISABLE                    _MK_ENUM_CONST(0)
#define NAND_LOCK_APER_CHIPID5_0_CS0_ENABLE                     _MK_ENUM_CONST(1)


// Register NAND_LOCK_APER_CHIPID6_0  
#define NAND_LOCK_APER_CHIPID6_0                        _MK_ADDR_CONST(0xc4)
#define NAND_LOCK_APER_CHIPID6_0_SECURE                         0x0
#define NAND_LOCK_APER_CHIPID6_0_WORD_COUNT                     0x1
#define NAND_LOCK_APER_CHIPID6_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define NAND_LOCK_APER_CHIPID6_0_RESET_MASK                     _MK_MASK_CONST(0x0)
#define NAND_LOCK_APER_CHIPID6_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define NAND_LOCK_APER_CHIPID6_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define NAND_LOCK_APER_CHIPID6_0_READ_MASK                      _MK_MASK_CONST(0xff)
#define NAND_LOCK_APER_CHIPID6_0_WRITE_MASK                     _MK_MASK_CONST(0xff)
#define NAND_LOCK_APER_CHIPID6_0_CS7_SHIFT                      _MK_SHIFT_CONST(7)
#define NAND_LOCK_APER_CHIPID6_0_CS7_FIELD                      _MK_FIELD_CONST(0x1, NAND_LOCK_APER_CHIPID6_0_CS7_SHIFT)
#define NAND_LOCK_APER_CHIPID6_0_CS7_RANGE                      7:7
#define NAND_LOCK_APER_CHIPID6_0_CS7_WOFFSET                    0x0
#define NAND_LOCK_APER_CHIPID6_0_CS7_DEFAULT                    _MK_MASK_CONST(0x0)
#define NAND_LOCK_APER_CHIPID6_0_CS7_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define NAND_LOCK_APER_CHIPID6_0_CS7_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define NAND_LOCK_APER_CHIPID6_0_CS7_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NAND_LOCK_APER_CHIPID6_0_CS7_DISABLE                    _MK_ENUM_CONST(0)
#define NAND_LOCK_APER_CHIPID6_0_CS7_ENABLE                     _MK_ENUM_CONST(1)

#define NAND_LOCK_APER_CHIPID6_0_CS6_SHIFT                      _MK_SHIFT_CONST(6)
#define NAND_LOCK_APER_CHIPID6_0_CS6_FIELD                      _MK_FIELD_CONST(0x1, NAND_LOCK_APER_CHIPID6_0_CS6_SHIFT)
#define NAND_LOCK_APER_CHIPID6_0_CS6_RANGE                      6:6
#define NAND_LOCK_APER_CHIPID6_0_CS6_WOFFSET                    0x0
#define NAND_LOCK_APER_CHIPID6_0_CS6_DEFAULT                    _MK_MASK_CONST(0x0)
#define NAND_LOCK_APER_CHIPID6_0_CS6_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define NAND_LOCK_APER_CHIPID6_0_CS6_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define NAND_LOCK_APER_CHIPID6_0_CS6_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NAND_LOCK_APER_CHIPID6_0_CS6_DISABLE                    _MK_ENUM_CONST(0)
#define NAND_LOCK_APER_CHIPID6_0_CS6_ENABLE                     _MK_ENUM_CONST(1)

#define NAND_LOCK_APER_CHIPID6_0_CS5_SHIFT                      _MK_SHIFT_CONST(5)
#define NAND_LOCK_APER_CHIPID6_0_CS5_FIELD                      _MK_FIELD_CONST(0x1, NAND_LOCK_APER_CHIPID6_0_CS5_SHIFT)
#define NAND_LOCK_APER_CHIPID6_0_CS5_RANGE                      5:5
#define NAND_LOCK_APER_CHIPID6_0_CS5_WOFFSET                    0x0
#define NAND_LOCK_APER_CHIPID6_0_CS5_DEFAULT                    _MK_MASK_CONST(0x0)
#define NAND_LOCK_APER_CHIPID6_0_CS5_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define NAND_LOCK_APER_CHIPID6_0_CS5_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define NAND_LOCK_APER_CHIPID6_0_CS5_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NAND_LOCK_APER_CHIPID6_0_CS5_DISABLE                    _MK_ENUM_CONST(0)
#define NAND_LOCK_APER_CHIPID6_0_CS5_ENABLE                     _MK_ENUM_CONST(1)

#define NAND_LOCK_APER_CHIPID6_0_CS4_SHIFT                      _MK_SHIFT_CONST(4)
#define NAND_LOCK_APER_CHIPID6_0_CS4_FIELD                      _MK_FIELD_CONST(0x1, NAND_LOCK_APER_CHIPID6_0_CS4_SHIFT)
#define NAND_LOCK_APER_CHIPID6_0_CS4_RANGE                      4:4
#define NAND_LOCK_APER_CHIPID6_0_CS4_WOFFSET                    0x0
#define NAND_LOCK_APER_CHIPID6_0_CS4_DEFAULT                    _MK_MASK_CONST(0x0)
#define NAND_LOCK_APER_CHIPID6_0_CS4_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define NAND_LOCK_APER_CHIPID6_0_CS4_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define NAND_LOCK_APER_CHIPID6_0_CS4_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NAND_LOCK_APER_CHIPID6_0_CS4_DISABLE                    _MK_ENUM_CONST(0)
#define NAND_LOCK_APER_CHIPID6_0_CS4_ENABLE                     _MK_ENUM_CONST(1)

#define NAND_LOCK_APER_CHIPID6_0_CS3_SHIFT                      _MK_SHIFT_CONST(3)
#define NAND_LOCK_APER_CHIPID6_0_CS3_FIELD                      _MK_FIELD_CONST(0x1, NAND_LOCK_APER_CHIPID6_0_CS3_SHIFT)
#define NAND_LOCK_APER_CHIPID6_0_CS3_RANGE                      3:3
#define NAND_LOCK_APER_CHIPID6_0_CS3_WOFFSET                    0x0
#define NAND_LOCK_APER_CHIPID6_0_CS3_DEFAULT                    _MK_MASK_CONST(0x0)
#define NAND_LOCK_APER_CHIPID6_0_CS3_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define NAND_LOCK_APER_CHIPID6_0_CS3_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define NAND_LOCK_APER_CHIPID6_0_CS3_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NAND_LOCK_APER_CHIPID6_0_CS3_DISABLE                    _MK_ENUM_CONST(0)
#define NAND_LOCK_APER_CHIPID6_0_CS3_ENABLE                     _MK_ENUM_CONST(1)

#define NAND_LOCK_APER_CHIPID6_0_CS2_SHIFT                      _MK_SHIFT_CONST(2)
#define NAND_LOCK_APER_CHIPID6_0_CS2_FIELD                      _MK_FIELD_CONST(0x1, NAND_LOCK_APER_CHIPID6_0_CS2_SHIFT)
#define NAND_LOCK_APER_CHIPID6_0_CS2_RANGE                      2:2
#define NAND_LOCK_APER_CHIPID6_0_CS2_WOFFSET                    0x0
#define NAND_LOCK_APER_CHIPID6_0_CS2_DEFAULT                    _MK_MASK_CONST(0x0)
#define NAND_LOCK_APER_CHIPID6_0_CS2_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define NAND_LOCK_APER_CHIPID6_0_CS2_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define NAND_LOCK_APER_CHIPID6_0_CS2_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NAND_LOCK_APER_CHIPID6_0_CS2_DISABLE                    _MK_ENUM_CONST(0)
#define NAND_LOCK_APER_CHIPID6_0_CS2_ENABLE                     _MK_ENUM_CONST(1)

#define NAND_LOCK_APER_CHIPID6_0_CS1_SHIFT                      _MK_SHIFT_CONST(1)
#define NAND_LOCK_APER_CHIPID6_0_CS1_FIELD                      _MK_FIELD_CONST(0x1, NAND_LOCK_APER_CHIPID6_0_CS1_SHIFT)
#define NAND_LOCK_APER_CHIPID6_0_CS1_RANGE                      1:1
#define NAND_LOCK_APER_CHIPID6_0_CS1_WOFFSET                    0x0
#define NAND_LOCK_APER_CHIPID6_0_CS1_DEFAULT                    _MK_MASK_CONST(0x0)
#define NAND_LOCK_APER_CHIPID6_0_CS1_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define NAND_LOCK_APER_CHIPID6_0_CS1_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define NAND_LOCK_APER_CHIPID6_0_CS1_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NAND_LOCK_APER_CHIPID6_0_CS1_DISABLE                    _MK_ENUM_CONST(0)
#define NAND_LOCK_APER_CHIPID6_0_CS1_ENABLE                     _MK_ENUM_CONST(1)

#define NAND_LOCK_APER_CHIPID6_0_CS0_SHIFT                      _MK_SHIFT_CONST(0)
#define NAND_LOCK_APER_CHIPID6_0_CS0_FIELD                      _MK_FIELD_CONST(0x1, NAND_LOCK_APER_CHIPID6_0_CS0_SHIFT)
#define NAND_LOCK_APER_CHIPID6_0_CS0_RANGE                      0:0
#define NAND_LOCK_APER_CHIPID6_0_CS0_WOFFSET                    0x0
#define NAND_LOCK_APER_CHIPID6_0_CS0_DEFAULT                    _MK_MASK_CONST(0x0)
#define NAND_LOCK_APER_CHIPID6_0_CS0_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define NAND_LOCK_APER_CHIPID6_0_CS0_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define NAND_LOCK_APER_CHIPID6_0_CS0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NAND_LOCK_APER_CHIPID6_0_CS0_DISABLE                    _MK_ENUM_CONST(0)
#define NAND_LOCK_APER_CHIPID6_0_CS0_ENABLE                     _MK_ENUM_CONST(1)


// Register NAND_LOCK_APER_CHIPID7_0  
#define NAND_LOCK_APER_CHIPID7_0                        _MK_ADDR_CONST(0xc8)
#define NAND_LOCK_APER_CHIPID7_0_SECURE                         0x0
#define NAND_LOCK_APER_CHIPID7_0_WORD_COUNT                     0x1
#define NAND_LOCK_APER_CHIPID7_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define NAND_LOCK_APER_CHIPID7_0_RESET_MASK                     _MK_MASK_CONST(0x0)
#define NAND_LOCK_APER_CHIPID7_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define NAND_LOCK_APER_CHIPID7_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define NAND_LOCK_APER_CHIPID7_0_READ_MASK                      _MK_MASK_CONST(0xff)
#define NAND_LOCK_APER_CHIPID7_0_WRITE_MASK                     _MK_MASK_CONST(0xff)
#define NAND_LOCK_APER_CHIPID7_0_CS7_SHIFT                      _MK_SHIFT_CONST(7)
#define NAND_LOCK_APER_CHIPID7_0_CS7_FIELD                      _MK_FIELD_CONST(0x1, NAND_LOCK_APER_CHIPID7_0_CS7_SHIFT)
#define NAND_LOCK_APER_CHIPID7_0_CS7_RANGE                      7:7
#define NAND_LOCK_APER_CHIPID7_0_CS7_WOFFSET                    0x0
#define NAND_LOCK_APER_CHIPID7_0_CS7_DEFAULT                    _MK_MASK_CONST(0x0)
#define NAND_LOCK_APER_CHIPID7_0_CS7_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define NAND_LOCK_APER_CHIPID7_0_CS7_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define NAND_LOCK_APER_CHIPID7_0_CS7_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NAND_LOCK_APER_CHIPID7_0_CS7_DISABLE                    _MK_ENUM_CONST(0)
#define NAND_LOCK_APER_CHIPID7_0_CS7_ENABLE                     _MK_ENUM_CONST(1)

#define NAND_LOCK_APER_CHIPID7_0_CS6_SHIFT                      _MK_SHIFT_CONST(6)
#define NAND_LOCK_APER_CHIPID7_0_CS6_FIELD                      _MK_FIELD_CONST(0x1, NAND_LOCK_APER_CHIPID7_0_CS6_SHIFT)
#define NAND_LOCK_APER_CHIPID7_0_CS6_RANGE                      6:6
#define NAND_LOCK_APER_CHIPID7_0_CS6_WOFFSET                    0x0
#define NAND_LOCK_APER_CHIPID7_0_CS6_DEFAULT                    _MK_MASK_CONST(0x0)
#define NAND_LOCK_APER_CHIPID7_0_CS6_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define NAND_LOCK_APER_CHIPID7_0_CS6_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define NAND_LOCK_APER_CHIPID7_0_CS6_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NAND_LOCK_APER_CHIPID7_0_CS6_DISABLE                    _MK_ENUM_CONST(0)
#define NAND_LOCK_APER_CHIPID7_0_CS6_ENABLE                     _MK_ENUM_CONST(1)

#define NAND_LOCK_APER_CHIPID7_0_CS5_SHIFT                      _MK_SHIFT_CONST(5)
#define NAND_LOCK_APER_CHIPID7_0_CS5_FIELD                      _MK_FIELD_CONST(0x1, NAND_LOCK_APER_CHIPID7_0_CS5_SHIFT)
#define NAND_LOCK_APER_CHIPID7_0_CS5_RANGE                      5:5
#define NAND_LOCK_APER_CHIPID7_0_CS5_WOFFSET                    0x0
#define NAND_LOCK_APER_CHIPID7_0_CS5_DEFAULT                    _MK_MASK_CONST(0x0)
#define NAND_LOCK_APER_CHIPID7_0_CS5_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define NAND_LOCK_APER_CHIPID7_0_CS5_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define NAND_LOCK_APER_CHIPID7_0_CS5_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NAND_LOCK_APER_CHIPID7_0_CS5_DISABLE                    _MK_ENUM_CONST(0)
#define NAND_LOCK_APER_CHIPID7_0_CS5_ENABLE                     _MK_ENUM_CONST(1)

#define NAND_LOCK_APER_CHIPID7_0_CS4_SHIFT                      _MK_SHIFT_CONST(4)
#define NAND_LOCK_APER_CHIPID7_0_CS4_FIELD                      _MK_FIELD_CONST(0x1, NAND_LOCK_APER_CHIPID7_0_CS4_SHIFT)
#define NAND_LOCK_APER_CHIPID7_0_CS4_RANGE                      4:4
#define NAND_LOCK_APER_CHIPID7_0_CS4_WOFFSET                    0x0
#define NAND_LOCK_APER_CHIPID7_0_CS4_DEFAULT                    _MK_MASK_CONST(0x0)
#define NAND_LOCK_APER_CHIPID7_0_CS4_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define NAND_LOCK_APER_CHIPID7_0_CS4_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define NAND_LOCK_APER_CHIPID7_0_CS4_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NAND_LOCK_APER_CHIPID7_0_CS4_DISABLE                    _MK_ENUM_CONST(0)
#define NAND_LOCK_APER_CHIPID7_0_CS4_ENABLE                     _MK_ENUM_CONST(1)

#define NAND_LOCK_APER_CHIPID7_0_CS3_SHIFT                      _MK_SHIFT_CONST(3)
#define NAND_LOCK_APER_CHIPID7_0_CS3_FIELD                      _MK_FIELD_CONST(0x1, NAND_LOCK_APER_CHIPID7_0_CS3_SHIFT)
#define NAND_LOCK_APER_CHIPID7_0_CS3_RANGE                      3:3
#define NAND_LOCK_APER_CHIPID7_0_CS3_WOFFSET                    0x0
#define NAND_LOCK_APER_CHIPID7_0_CS3_DEFAULT                    _MK_MASK_CONST(0x0)
#define NAND_LOCK_APER_CHIPID7_0_CS3_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define NAND_LOCK_APER_CHIPID7_0_CS3_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define NAND_LOCK_APER_CHIPID7_0_CS3_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NAND_LOCK_APER_CHIPID7_0_CS3_DISABLE                    _MK_ENUM_CONST(0)
#define NAND_LOCK_APER_CHIPID7_0_CS3_ENABLE                     _MK_ENUM_CONST(1)

#define NAND_LOCK_APER_CHIPID7_0_CS2_SHIFT                      _MK_SHIFT_CONST(2)
#define NAND_LOCK_APER_CHIPID7_0_CS2_FIELD                      _MK_FIELD_CONST(0x1, NAND_LOCK_APER_CHIPID7_0_CS2_SHIFT)
#define NAND_LOCK_APER_CHIPID7_0_CS2_RANGE                      2:2
#define NAND_LOCK_APER_CHIPID7_0_CS2_WOFFSET                    0x0
#define NAND_LOCK_APER_CHIPID7_0_CS2_DEFAULT                    _MK_MASK_CONST(0x0)
#define NAND_LOCK_APER_CHIPID7_0_CS2_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define NAND_LOCK_APER_CHIPID7_0_CS2_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define NAND_LOCK_APER_CHIPID7_0_CS2_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NAND_LOCK_APER_CHIPID7_0_CS2_DISABLE                    _MK_ENUM_CONST(0)
#define NAND_LOCK_APER_CHIPID7_0_CS2_ENABLE                     _MK_ENUM_CONST(1)

#define NAND_LOCK_APER_CHIPID7_0_CS1_SHIFT                      _MK_SHIFT_CONST(1)
#define NAND_LOCK_APER_CHIPID7_0_CS1_FIELD                      _MK_FIELD_CONST(0x1, NAND_LOCK_APER_CHIPID7_0_CS1_SHIFT)
#define NAND_LOCK_APER_CHIPID7_0_CS1_RANGE                      1:1
#define NAND_LOCK_APER_CHIPID7_0_CS1_WOFFSET                    0x0
#define NAND_LOCK_APER_CHIPID7_0_CS1_DEFAULT                    _MK_MASK_CONST(0x0)
#define NAND_LOCK_APER_CHIPID7_0_CS1_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define NAND_LOCK_APER_CHIPID7_0_CS1_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define NAND_LOCK_APER_CHIPID7_0_CS1_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NAND_LOCK_APER_CHIPID7_0_CS1_DISABLE                    _MK_ENUM_CONST(0)
#define NAND_LOCK_APER_CHIPID7_0_CS1_ENABLE                     _MK_ENUM_CONST(1)

#define NAND_LOCK_APER_CHIPID7_0_CS0_SHIFT                      _MK_SHIFT_CONST(0)
#define NAND_LOCK_APER_CHIPID7_0_CS0_FIELD                      _MK_FIELD_CONST(0x1, NAND_LOCK_APER_CHIPID7_0_CS0_SHIFT)
#define NAND_LOCK_APER_CHIPID7_0_CS0_RANGE                      0:0
#define NAND_LOCK_APER_CHIPID7_0_CS0_WOFFSET                    0x0
#define NAND_LOCK_APER_CHIPID7_0_CS0_DEFAULT                    _MK_MASK_CONST(0x0)
#define NAND_LOCK_APER_CHIPID7_0_CS0_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define NAND_LOCK_APER_CHIPID7_0_CS0_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define NAND_LOCK_APER_CHIPID7_0_CS0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NAND_LOCK_APER_CHIPID7_0_CS0_DISABLE                    _MK_ENUM_CONST(0)
#define NAND_LOCK_APER_CHIPID7_0_CS0_ENABLE                     _MK_ENUM_CONST(1)


// Register NAND_BCH_CONFIG_0  
#define NAND_BCH_CONFIG_0                       _MK_ADDR_CONST(0xcc)
#define NAND_BCH_CONFIG_0_SECURE                        0x0
#define NAND_BCH_CONFIG_0_WORD_COUNT                    0x1
#define NAND_BCH_CONFIG_0_RESET_VAL                     _MK_MASK_CONST(0x1f1f000)
#define NAND_BCH_CONFIG_0_RESET_MASK                    _MK_MASK_CONST(0x1f1f771)
#define NAND_BCH_CONFIG_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define NAND_BCH_CONFIG_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define NAND_BCH_CONFIG_0_READ_MASK                     _MK_MASK_CONST(0x1f1f771)
#define NAND_BCH_CONFIG_0_WRITE_MASK                    _MK_MASK_CONST(0x1f1f771)
#define NAND_BCH_CONFIG_0_ERR_ATTN_LVL_TAG_SHIFT                        _MK_SHIFT_CONST(20)
#define NAND_BCH_CONFIG_0_ERR_ATTN_LVL_TAG_FIELD                        _MK_FIELD_CONST(0x1f, NAND_BCH_CONFIG_0_ERR_ATTN_LVL_TAG_SHIFT)
#define NAND_BCH_CONFIG_0_ERR_ATTN_LVL_TAG_RANGE                        24:20
#define NAND_BCH_CONFIG_0_ERR_ATTN_LVL_TAG_WOFFSET                      0x0
#define NAND_BCH_CONFIG_0_ERR_ATTN_LVL_TAG_DEFAULT                      _MK_MASK_CONST(0x1f)
#define NAND_BCH_CONFIG_0_ERR_ATTN_LVL_TAG_DEFAULT_MASK                 _MK_MASK_CONST(0x1f)
#define NAND_BCH_CONFIG_0_ERR_ATTN_LVL_TAG_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define NAND_BCH_CONFIG_0_ERR_ATTN_LVL_TAG_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define NAND_BCH_CONFIG_0_ERR_ATTN_LVL_TAG_CORR_ERRS_0                  _MK_ENUM_CONST(0)
#define NAND_BCH_CONFIG_0_ERR_ATTN_LVL_TAG_CORR_ERRS_1                  _MK_ENUM_CONST(1)
#define NAND_BCH_CONFIG_0_ERR_ATTN_LVL_TAG_CORR_ERRS_2                  _MK_ENUM_CONST(2)
#define NAND_BCH_CONFIG_0_ERR_ATTN_LVL_TAG_CORR_ERRS_3                  _MK_ENUM_CONST(3)
#define NAND_BCH_CONFIG_0_ERR_ATTN_LVL_TAG_CORR_ERRS_4                  _MK_ENUM_CONST(4)
#define NAND_BCH_CONFIG_0_ERR_ATTN_LVL_TAG_CORR_ERRS_5                  _MK_ENUM_CONST(5)
#define NAND_BCH_CONFIG_0_ERR_ATTN_LVL_TAG_CORR_ERRS_6                  _MK_ENUM_CONST(6)
#define NAND_BCH_CONFIG_0_ERR_ATTN_LVL_TAG_CORR_ERRS_7                  _MK_ENUM_CONST(7)
#define NAND_BCH_CONFIG_0_ERR_ATTN_LVL_TAG_CORR_ERRS_8                  _MK_ENUM_CONST(8)
#define NAND_BCH_CONFIG_0_ERR_ATTN_LVL_TAG_CORR_ERRS_9                  _MK_ENUM_CONST(9)
#define NAND_BCH_CONFIG_0_ERR_ATTN_LVL_TAG_CORR_ERRS_10                 _MK_ENUM_CONST(10)
#define NAND_BCH_CONFIG_0_ERR_ATTN_LVL_TAG_CORR_ERRS_11                 _MK_ENUM_CONST(11)
#define NAND_BCH_CONFIG_0_ERR_ATTN_LVL_TAG_CORR_ERRS_12                 _MK_ENUM_CONST(12)
#define NAND_BCH_CONFIG_0_ERR_ATTN_LVL_TAG_CORR_ERRS_13                 _MK_ENUM_CONST(13)
#define NAND_BCH_CONFIG_0_ERR_ATTN_LVL_TAG_CORR_ERRS_14                 _MK_ENUM_CONST(14)
#define NAND_BCH_CONFIG_0_ERR_ATTN_LVL_TAG_CORR_ERRS_15                 _MK_ENUM_CONST(15)
#define NAND_BCH_CONFIG_0_ERR_ATTN_LVL_TAG_CORR_ERRS_16                 _MK_ENUM_CONST(16)
#define NAND_BCH_CONFIG_0_ERR_ATTN_LVL_TAG_CORR_ERRS_17                 _MK_ENUM_CONST(17)
#define NAND_BCH_CONFIG_0_ERR_ATTN_LVL_TAG_CORR_ERRS_18                 _MK_ENUM_CONST(18)
#define NAND_BCH_CONFIG_0_ERR_ATTN_LVL_TAG_CORR_ERRS_19                 _MK_ENUM_CONST(19)
#define NAND_BCH_CONFIG_0_ERR_ATTN_LVL_TAG_CORR_ERRS_20                 _MK_ENUM_CONST(20)
#define NAND_BCH_CONFIG_0_ERR_ATTN_LVL_TAG_CORR_ERRS_21                 _MK_ENUM_CONST(21)
#define NAND_BCH_CONFIG_0_ERR_ATTN_LVL_TAG_CORR_ERRS_22                 _MK_ENUM_CONST(22)
#define NAND_BCH_CONFIG_0_ERR_ATTN_LVL_TAG_CORR_ERRS_23                 _MK_ENUM_CONST(23)
#define NAND_BCH_CONFIG_0_ERR_ATTN_LVL_TAG_CORR_ERRS_24                 _MK_ENUM_CONST(24)

#define NAND_BCH_CONFIG_0_ERR_ATTN_LVL_DATA_SHIFT                       _MK_SHIFT_CONST(12)
#define NAND_BCH_CONFIG_0_ERR_ATTN_LVL_DATA_FIELD                       _MK_FIELD_CONST(0x1f, NAND_BCH_CONFIG_0_ERR_ATTN_LVL_DATA_SHIFT)
#define NAND_BCH_CONFIG_0_ERR_ATTN_LVL_DATA_RANGE                       16:12
#define NAND_BCH_CONFIG_0_ERR_ATTN_LVL_DATA_WOFFSET                     0x0
#define NAND_BCH_CONFIG_0_ERR_ATTN_LVL_DATA_DEFAULT                     _MK_MASK_CONST(0x1f)
#define NAND_BCH_CONFIG_0_ERR_ATTN_LVL_DATA_DEFAULT_MASK                        _MK_MASK_CONST(0x1f)
#define NAND_BCH_CONFIG_0_ERR_ATTN_LVL_DATA_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define NAND_BCH_CONFIG_0_ERR_ATTN_LVL_DATA_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define NAND_BCH_CONFIG_0_ERR_ATTN_LVL_DATA_CORR_ERRS_0                 _MK_ENUM_CONST(0)
#define NAND_BCH_CONFIG_0_ERR_ATTN_LVL_DATA_CORR_ERRS_1                 _MK_ENUM_CONST(1)
#define NAND_BCH_CONFIG_0_ERR_ATTN_LVL_DATA_CORR_ERRS_2                 _MK_ENUM_CONST(2)
#define NAND_BCH_CONFIG_0_ERR_ATTN_LVL_DATA_CORR_ERRS_3                 _MK_ENUM_CONST(3)
#define NAND_BCH_CONFIG_0_ERR_ATTN_LVL_DATA_CORR_ERRS_4                 _MK_ENUM_CONST(4)
#define NAND_BCH_CONFIG_0_ERR_ATTN_LVL_DATA_CORR_ERRS_5                 _MK_ENUM_CONST(5)
#define NAND_BCH_CONFIG_0_ERR_ATTN_LVL_DATA_CORR_ERRS_6                 _MK_ENUM_CONST(6)
#define NAND_BCH_CONFIG_0_ERR_ATTN_LVL_DATA_CORR_ERRS_7                 _MK_ENUM_CONST(7)
#define NAND_BCH_CONFIG_0_ERR_ATTN_LVL_DATA_CORR_ERRS_8                 _MK_ENUM_CONST(8)
#define NAND_BCH_CONFIG_0_ERR_ATTN_LVL_DATA_CORR_ERRS_9                 _MK_ENUM_CONST(9)
#define NAND_BCH_CONFIG_0_ERR_ATTN_LVL_DATA_CORR_ERRS_10                        _MK_ENUM_CONST(10)
#define NAND_BCH_CONFIG_0_ERR_ATTN_LVL_DATA_CORR_ERRS_11                        _MK_ENUM_CONST(11)
#define NAND_BCH_CONFIG_0_ERR_ATTN_LVL_DATA_CORR_ERRS_12                        _MK_ENUM_CONST(12)
#define NAND_BCH_CONFIG_0_ERR_ATTN_LVL_DATA_CORR_ERRS_13                        _MK_ENUM_CONST(13)
#define NAND_BCH_CONFIG_0_ERR_ATTN_LVL_DATA_CORR_ERRS_14                        _MK_ENUM_CONST(14)
#define NAND_BCH_CONFIG_0_ERR_ATTN_LVL_DATA_CORR_ERRS_15                        _MK_ENUM_CONST(15)
#define NAND_BCH_CONFIG_0_ERR_ATTN_LVL_DATA_CORR_ERRS_16                        _MK_ENUM_CONST(16)
#define NAND_BCH_CONFIG_0_ERR_ATTN_LVL_DATA_CORR_ERRS_17                        _MK_ENUM_CONST(17)
#define NAND_BCH_CONFIG_0_ERR_ATTN_LVL_DATA_CORR_ERRS_18                        _MK_ENUM_CONST(18)
#define NAND_BCH_CONFIG_0_ERR_ATTN_LVL_DATA_CORR_ERRS_19                        _MK_ENUM_CONST(19)
#define NAND_BCH_CONFIG_0_ERR_ATTN_LVL_DATA_CORR_ERRS_20                        _MK_ENUM_CONST(20)
#define NAND_BCH_CONFIG_0_ERR_ATTN_LVL_DATA_CORR_ERRS_21                        _MK_ENUM_CONST(21)
#define NAND_BCH_CONFIG_0_ERR_ATTN_LVL_DATA_CORR_ERRS_22                        _MK_ENUM_CONST(22)
#define NAND_BCH_CONFIG_0_ERR_ATTN_LVL_DATA_CORR_ERRS_23                        _MK_ENUM_CONST(23)
#define NAND_BCH_CONFIG_0_ERR_ATTN_LVL_DATA_CORR_ERRS_24                        _MK_ENUM_CONST(24)

#define NAND_BCH_CONFIG_0_BCH_TAG_TVALUE_SHIFT                  _MK_SHIFT_CONST(8)
#define NAND_BCH_CONFIG_0_BCH_TAG_TVALUE_FIELD                  _MK_FIELD_CONST(0x7, NAND_BCH_CONFIG_0_BCH_TAG_TVALUE_SHIFT)
#define NAND_BCH_CONFIG_0_BCH_TAG_TVALUE_RANGE                  10:8
#define NAND_BCH_CONFIG_0_BCH_TAG_TVALUE_WOFFSET                        0x0
#define NAND_BCH_CONFIG_0_BCH_TAG_TVALUE_DEFAULT                        _MK_MASK_CONST(0x0)
#define NAND_BCH_CONFIG_0_BCH_TAG_TVALUE_DEFAULT_MASK                   _MK_MASK_CONST(0x7)
#define NAND_BCH_CONFIG_0_BCH_TAG_TVALUE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define NAND_BCH_CONFIG_0_BCH_TAG_TVALUE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define NAND_BCH_CONFIG_0_BCH_TAG_TVALUE_BCH_TVAL4                      _MK_ENUM_CONST(0)
#define NAND_BCH_CONFIG_0_BCH_TAG_TVALUE_BCH_TVAL8                      _MK_ENUM_CONST(1)
#define NAND_BCH_CONFIG_0_BCH_TAG_TVALUE_BCH_TVAL14                     _MK_ENUM_CONST(2)
#define NAND_BCH_CONFIG_0_BCH_TAG_TVALUE_BCH_TVAL16                     _MK_ENUM_CONST(3)
#define NAND_BCH_CONFIG_0_BCH_TAG_TVALUE_BCH_TVAL24                     _MK_ENUM_CONST(4)

#define NAND_BCH_CONFIG_0_BCH_TVALUE_SHIFT                      _MK_SHIFT_CONST(4)
#define NAND_BCH_CONFIG_0_BCH_TVALUE_FIELD                      _MK_FIELD_CONST(0x7, NAND_BCH_CONFIG_0_BCH_TVALUE_SHIFT)
#define NAND_BCH_CONFIG_0_BCH_TVALUE_RANGE                      6:4
#define NAND_BCH_CONFIG_0_BCH_TVALUE_WOFFSET                    0x0
#define NAND_BCH_CONFIG_0_BCH_TVALUE_DEFAULT                    _MK_MASK_CONST(0x0)
#define NAND_BCH_CONFIG_0_BCH_TVALUE_DEFAULT_MASK                       _MK_MASK_CONST(0x7)
#define NAND_BCH_CONFIG_0_BCH_TVALUE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define NAND_BCH_CONFIG_0_BCH_TVALUE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NAND_BCH_CONFIG_0_BCH_TVALUE_BCH_TVAL4                  _MK_ENUM_CONST(0)
#define NAND_BCH_CONFIG_0_BCH_TVALUE_BCH_TVAL8                  _MK_ENUM_CONST(1)
#define NAND_BCH_CONFIG_0_BCH_TVALUE_BCH_TVAL14                 _MK_ENUM_CONST(2)
#define NAND_BCH_CONFIG_0_BCH_TVALUE_BCH_TVAL16                 _MK_ENUM_CONST(3)
#define NAND_BCH_CONFIG_0_BCH_TVALUE_BCH_TVAL24                 _MK_ENUM_CONST(4)

#define NAND_BCH_CONFIG_0_BCH_ECC_SHIFT                 _MK_SHIFT_CONST(0)
#define NAND_BCH_CONFIG_0_BCH_ECC_FIELD                 _MK_FIELD_CONST(0x1, NAND_BCH_CONFIG_0_BCH_ECC_SHIFT)
#define NAND_BCH_CONFIG_0_BCH_ECC_RANGE                 0:0
#define NAND_BCH_CONFIG_0_BCH_ECC_WOFFSET                       0x0
#define NAND_BCH_CONFIG_0_BCH_ECC_DEFAULT                       _MK_MASK_CONST(0x0)
#define NAND_BCH_CONFIG_0_BCH_ECC_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define NAND_BCH_CONFIG_0_BCH_ECC_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define NAND_BCH_CONFIG_0_BCH_ECC_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define NAND_BCH_CONFIG_0_BCH_ECC_DISABLE                       _MK_ENUM_CONST(0)
#define NAND_BCH_CONFIG_0_BCH_ECC_ENABLE                        _MK_ENUM_CONST(1)


// Register NAND_BCH_DEC_RESULT_0  
#define NAND_BCH_DEC_RESULT_0                   _MK_ADDR_CONST(0xd0)
#define NAND_BCH_DEC_RESULT_0_SECURE                    0x0
#define NAND_BCH_DEC_RESULT_0_WORD_COUNT                        0x1
#define NAND_BCH_DEC_RESULT_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define NAND_BCH_DEC_RESULT_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define NAND_BCH_DEC_RESULT_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define NAND_BCH_DEC_RESULT_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define NAND_BCH_DEC_RESULT_0_READ_MASK                         _MK_MASK_CONST(0x1ff)
#define NAND_BCH_DEC_RESULT_0_WRITE_MASK                        _MK_MASK_CONST(0x0)
#define NAND_BCH_DEC_RESULT_0_CORRFAIL_ERR_SHIFT                        _MK_SHIFT_CONST(8)
#define NAND_BCH_DEC_RESULT_0_CORRFAIL_ERR_FIELD                        _MK_FIELD_CONST(0x1, NAND_BCH_DEC_RESULT_0_CORRFAIL_ERR_SHIFT)
#define NAND_BCH_DEC_RESULT_0_CORRFAIL_ERR_RANGE                        8:8
#define NAND_BCH_DEC_RESULT_0_CORRFAIL_ERR_WOFFSET                      0x0
#define NAND_BCH_DEC_RESULT_0_CORRFAIL_ERR_DEFAULT                      _MK_MASK_CONST(0x0)
#define NAND_BCH_DEC_RESULT_0_CORRFAIL_ERR_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define NAND_BCH_DEC_RESULT_0_CORRFAIL_ERR_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define NAND_BCH_DEC_RESULT_0_CORRFAIL_ERR_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define NAND_BCH_DEC_RESULT_0_PAGE_COUNT_SHIFT                  _MK_SHIFT_CONST(0)
#define NAND_BCH_DEC_RESULT_0_PAGE_COUNT_FIELD                  _MK_FIELD_CONST(0xff, NAND_BCH_DEC_RESULT_0_PAGE_COUNT_SHIFT)
#define NAND_BCH_DEC_RESULT_0_PAGE_COUNT_RANGE                  7:0
#define NAND_BCH_DEC_RESULT_0_PAGE_COUNT_WOFFSET                        0x0
#define NAND_BCH_DEC_RESULT_0_PAGE_COUNT_DEFAULT                        _MK_MASK_CONST(0x0)
#define NAND_BCH_DEC_RESULT_0_PAGE_COUNT_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define NAND_BCH_DEC_RESULT_0_PAGE_COUNT_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define NAND_BCH_DEC_RESULT_0_PAGE_COUNT_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register NAND_BCH_DEC_STATUS_BUF_0  
#define NAND_BCH_DEC_STATUS_BUF_0                       _MK_ADDR_CONST(0xd4)
#define NAND_BCH_DEC_STATUS_BUF_0_SECURE                        0x0
#define NAND_BCH_DEC_STATUS_BUF_0_WORD_COUNT                    0x1
#define NAND_BCH_DEC_STATUS_BUF_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define NAND_BCH_DEC_STATUS_BUF_0_RESET_MASK                    _MK_MASK_CONST(0x0)
#define NAND_BCH_DEC_STATUS_BUF_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define NAND_BCH_DEC_STATUS_BUF_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define NAND_BCH_DEC_STATUS_BUF_0_READ_MASK                     _MK_MASK_CONST(0xffff7fff)
#define NAND_BCH_DEC_STATUS_BUF_0_WRITE_MASK                    _MK_MASK_CONST(0x0)
#define NAND_BCH_DEC_STATUS_BUF_0_FAIL_SEC_FLAG_SHIFT                   _MK_SHIFT_CONST(24)
#define NAND_BCH_DEC_STATUS_BUF_0_FAIL_SEC_FLAG_FIELD                   _MK_FIELD_CONST(0xff, NAND_BCH_DEC_STATUS_BUF_0_FAIL_SEC_FLAG_SHIFT)
#define NAND_BCH_DEC_STATUS_BUF_0_FAIL_SEC_FLAG_RANGE                   31:24
#define NAND_BCH_DEC_STATUS_BUF_0_FAIL_SEC_FLAG_WOFFSET                 0x0
#define NAND_BCH_DEC_STATUS_BUF_0_FAIL_SEC_FLAG_DEFAULT                 _MK_MASK_CONST(0x0)
#define NAND_BCH_DEC_STATUS_BUF_0_FAIL_SEC_FLAG_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NAND_BCH_DEC_STATUS_BUF_0_FAIL_SEC_FLAG_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define NAND_BCH_DEC_STATUS_BUF_0_FAIL_SEC_FLAG_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define NAND_BCH_DEC_STATUS_BUF_0_CORR_SEC_FLAG_SHIFT                   _MK_SHIFT_CONST(16)
#define NAND_BCH_DEC_STATUS_BUF_0_CORR_SEC_FLAG_FIELD                   _MK_FIELD_CONST(0xff, NAND_BCH_DEC_STATUS_BUF_0_CORR_SEC_FLAG_SHIFT)
#define NAND_BCH_DEC_STATUS_BUF_0_CORR_SEC_FLAG_RANGE                   23:16
#define NAND_BCH_DEC_STATUS_BUF_0_CORR_SEC_FLAG_WOFFSET                 0x0
#define NAND_BCH_DEC_STATUS_BUF_0_CORR_SEC_FLAG_DEFAULT                 _MK_MASK_CONST(0x0)
#define NAND_BCH_DEC_STATUS_BUF_0_CORR_SEC_FLAG_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NAND_BCH_DEC_STATUS_BUF_0_CORR_SEC_FLAG_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define NAND_BCH_DEC_STATUS_BUF_0_CORR_SEC_FLAG_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define NAND_BCH_DEC_STATUS_BUF_0_FAIL_TAG_SHIFT                        _MK_SHIFT_CONST(14)
#define NAND_BCH_DEC_STATUS_BUF_0_FAIL_TAG_FIELD                        _MK_FIELD_CONST(0x1, NAND_BCH_DEC_STATUS_BUF_0_FAIL_TAG_SHIFT)
#define NAND_BCH_DEC_STATUS_BUF_0_FAIL_TAG_RANGE                        14:14
#define NAND_BCH_DEC_STATUS_BUF_0_FAIL_TAG_WOFFSET                      0x0
#define NAND_BCH_DEC_STATUS_BUF_0_FAIL_TAG_DEFAULT                      _MK_MASK_CONST(0x0)
#define NAND_BCH_DEC_STATUS_BUF_0_FAIL_TAG_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define NAND_BCH_DEC_STATUS_BUF_0_FAIL_TAG_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define NAND_BCH_DEC_STATUS_BUF_0_FAIL_TAG_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define NAND_BCH_DEC_STATUS_BUF_0_CORR_TAG_SHIFT                        _MK_SHIFT_CONST(13)
#define NAND_BCH_DEC_STATUS_BUF_0_CORR_TAG_FIELD                        _MK_FIELD_CONST(0x1, NAND_BCH_DEC_STATUS_BUF_0_CORR_TAG_SHIFT)
#define NAND_BCH_DEC_STATUS_BUF_0_CORR_TAG_RANGE                        13:13
#define NAND_BCH_DEC_STATUS_BUF_0_CORR_TAG_WOFFSET                      0x0
#define NAND_BCH_DEC_STATUS_BUF_0_CORR_TAG_DEFAULT                      _MK_MASK_CONST(0x0)
#define NAND_BCH_DEC_STATUS_BUF_0_CORR_TAG_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define NAND_BCH_DEC_STATUS_BUF_0_CORR_TAG_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define NAND_BCH_DEC_STATUS_BUF_0_CORR_TAG_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define NAND_BCH_DEC_STATUS_BUF_0_MAX_CORR_CNT_SHIFT                    _MK_SHIFT_CONST(8)
#define NAND_BCH_DEC_STATUS_BUF_0_MAX_CORR_CNT_FIELD                    _MK_FIELD_CONST(0x1f, NAND_BCH_DEC_STATUS_BUF_0_MAX_CORR_CNT_SHIFT)
#define NAND_BCH_DEC_STATUS_BUF_0_MAX_CORR_CNT_RANGE                    12:8
#define NAND_BCH_DEC_STATUS_BUF_0_MAX_CORR_CNT_WOFFSET                  0x0
#define NAND_BCH_DEC_STATUS_BUF_0_MAX_CORR_CNT_DEFAULT                  _MK_MASK_CONST(0x0)
#define NAND_BCH_DEC_STATUS_BUF_0_MAX_CORR_CNT_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define NAND_BCH_DEC_STATUS_BUF_0_MAX_CORR_CNT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define NAND_BCH_DEC_STATUS_BUF_0_MAX_CORR_CNT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define NAND_BCH_DEC_STATUS_BUF_0_PAGE_NUMBER_SHIFT                     _MK_SHIFT_CONST(0)
#define NAND_BCH_DEC_STATUS_BUF_0_PAGE_NUMBER_FIELD                     _MK_FIELD_CONST(0xff, NAND_BCH_DEC_STATUS_BUF_0_PAGE_NUMBER_SHIFT)
#define NAND_BCH_DEC_STATUS_BUF_0_PAGE_NUMBER_RANGE                     7:0
#define NAND_BCH_DEC_STATUS_BUF_0_PAGE_NUMBER_WOFFSET                   0x0
#define NAND_BCH_DEC_STATUS_BUF_0_PAGE_NUMBER_DEFAULT                   _MK_MASK_CONST(0x0)
#define NAND_BCH_DEC_STATUS_BUF_0_PAGE_NUMBER_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define NAND_BCH_DEC_STATUS_BUF_0_PAGE_NUMBER_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define NAND_BCH_DEC_STATUS_BUF_0_PAGE_NUMBER_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register NAND_CONFIG2_0  
#define NAND_CONFIG2_0                  _MK_ADDR_CONST(0xd8)
#define NAND_CONFIG2_0_SECURE                   0x0
#define NAND_CONFIG2_0_WORD_COUNT                       0x1
#define NAND_CONFIG2_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define NAND_CONFIG2_0_RESET_MASK                       _MK_MASK_CONST(0xc001fff7)
#define NAND_CONFIG2_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define NAND_CONFIG2_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define NAND_CONFIG2_0_READ_MASK                        _MK_MASK_CONST(0xc001fff7)
#define NAND_CONFIG2_0_WRITE_MASK                       _MK_MASK_CONST(0xc001fff7)
#define NAND_CONFIG2_0_ABORT_SHIFT                      _MK_SHIFT_CONST(31)
#define NAND_CONFIG2_0_ABORT_FIELD                      _MK_FIELD_CONST(0x1, NAND_CONFIG2_0_ABORT_SHIFT)
#define NAND_CONFIG2_0_ABORT_RANGE                      31:31
#define NAND_CONFIG2_0_ABORT_WOFFSET                    0x0
#define NAND_CONFIG2_0_ABORT_DEFAULT                    _MK_MASK_CONST(0x0)
#define NAND_CONFIG2_0_ABORT_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define NAND_CONFIG2_0_ABORT_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define NAND_CONFIG2_0_ABORT_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define NAND_CONFIG2_0_FORCE_ABORT_SHIFT                        _MK_SHIFT_CONST(30)
#define NAND_CONFIG2_0_FORCE_ABORT_FIELD                        _MK_FIELD_CONST(0x1, NAND_CONFIG2_0_FORCE_ABORT_SHIFT)
#define NAND_CONFIG2_0_FORCE_ABORT_RANGE                        30:30
#define NAND_CONFIG2_0_FORCE_ABORT_WOFFSET                      0x0
#define NAND_CONFIG2_0_FORCE_ABORT_DEFAULT                      _MK_MASK_CONST(0x0)
#define NAND_CONFIG2_0_FORCE_ABORT_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define NAND_CONFIG2_0_FORCE_ABORT_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define NAND_CONFIG2_0_FORCE_ABORT_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define NAND_CONFIG2_0_CODEWORD_SEL_SHIFT                       _MK_SHIFT_CONST(16)
#define NAND_CONFIG2_0_CODEWORD_SEL_FIELD                       _MK_FIELD_CONST(0x1, NAND_CONFIG2_0_CODEWORD_SEL_SHIFT)
#define NAND_CONFIG2_0_CODEWORD_SEL_RANGE                       16:16
#define NAND_CONFIG2_0_CODEWORD_SEL_WOFFSET                     0x0
#define NAND_CONFIG2_0_CODEWORD_SEL_DEFAULT                     _MK_MASK_CONST(0x0)
#define NAND_CONFIG2_0_CODEWORD_SEL_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define NAND_CONFIG2_0_CODEWORD_SEL_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define NAND_CONFIG2_0_CODEWORD_SEL_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define NAND_CONFIG2_0_CODEWORD_SEL_BCH_512                     _MK_ENUM_CONST(0)
#define NAND_CONFIG2_0_CODEWORD_SEL_BCH_1024                    _MK_ENUM_CONST(1)

#define NAND_CONFIG2_0_SECTOR_START_SHIFT                       _MK_SHIFT_CONST(12)
#define NAND_CONFIG2_0_SECTOR_START_FIELD                       _MK_FIELD_CONST(0xf, NAND_CONFIG2_0_SECTOR_START_SHIFT)
#define NAND_CONFIG2_0_SECTOR_START_RANGE                       15:12
#define NAND_CONFIG2_0_SECTOR_START_WOFFSET                     0x0
#define NAND_CONFIG2_0_SECTOR_START_DEFAULT                     _MK_MASK_CONST(0x0)
#define NAND_CONFIG2_0_SECTOR_START_DEFAULT_MASK                        _MK_MASK_CONST(0xf)
#define NAND_CONFIG2_0_SECTOR_START_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define NAND_CONFIG2_0_SECTOR_START_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define NAND_CONFIG2_0_SECTOR_CNT_SHIFT                 _MK_SHIFT_CONST(8)
#define NAND_CONFIG2_0_SECTOR_CNT_FIELD                 _MK_FIELD_CONST(0xf, NAND_CONFIG2_0_SECTOR_CNT_SHIFT)
#define NAND_CONFIG2_0_SECTOR_CNT_RANGE                 11:8
#define NAND_CONFIG2_0_SECTOR_CNT_WOFFSET                       0x0
#define NAND_CONFIG2_0_SECTOR_CNT_DEFAULT                       _MK_MASK_CONST(0x0)
#define NAND_CONFIG2_0_SECTOR_CNT_DEFAULT_MASK                  _MK_MASK_CONST(0xf)
#define NAND_CONFIG2_0_SECTOR_CNT_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define NAND_CONFIG2_0_SECTOR_CNT_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define NAND_CONFIG2_0_TIMING_SEL_SHIFT                 _MK_SHIFT_CONST(7)
#define NAND_CONFIG2_0_TIMING_SEL_FIELD                 _MK_FIELD_CONST(0x1, NAND_CONFIG2_0_TIMING_SEL_SHIFT)
#define NAND_CONFIG2_0_TIMING_SEL_RANGE                 7:7
#define NAND_CONFIG2_0_TIMING_SEL_WOFFSET                       0x0
#define NAND_CONFIG2_0_TIMING_SEL_DEFAULT                       _MK_MASK_CONST(0x0)
#define NAND_CONFIG2_0_TIMING_SEL_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define NAND_CONFIG2_0_TIMING_SEL_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define NAND_CONFIG2_0_TIMING_SEL_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define NAND_CONFIG2_0_TIMING_SEL_DISABLE                       _MK_ENUM_CONST(0)
#define NAND_CONFIG2_0_TIMING_SEL_ENABLE                        _MK_ENUM_CONST(1)

#define NAND_CONFIG2_0_CLK_OFF_SHIFT                    _MK_SHIFT_CONST(6)
#define NAND_CONFIG2_0_CLK_OFF_FIELD                    _MK_FIELD_CONST(0x1, NAND_CONFIG2_0_CLK_OFF_SHIFT)
#define NAND_CONFIG2_0_CLK_OFF_RANGE                    6:6
#define NAND_CONFIG2_0_CLK_OFF_WOFFSET                  0x0
#define NAND_CONFIG2_0_CLK_OFF_DEFAULT                  _MK_MASK_CONST(0x0)
#define NAND_CONFIG2_0_CLK_OFF_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define NAND_CONFIG2_0_CLK_OFF_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define NAND_CONFIG2_0_CLK_OFF_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define NAND_CONFIG2_0_CLK_OFF_DISABLE                  _MK_ENUM_CONST(0)
#define NAND_CONFIG2_0_CLK_OFF_ENABLE                   _MK_ENUM_CONST(1)

#define NAND_CONFIG2_0_SYNC_DDR_SHIFT                   _MK_SHIFT_CONST(5)
#define NAND_CONFIG2_0_SYNC_DDR_FIELD                   _MK_FIELD_CONST(0x1, NAND_CONFIG2_0_SYNC_DDR_SHIFT)
#define NAND_CONFIG2_0_SYNC_DDR_RANGE                   5:5
#define NAND_CONFIG2_0_SYNC_DDR_WOFFSET                 0x0
#define NAND_CONFIG2_0_SYNC_DDR_DEFAULT                 _MK_MASK_CONST(0x0)
#define NAND_CONFIG2_0_SYNC_DDR_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define NAND_CONFIG2_0_SYNC_DDR_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define NAND_CONFIG2_0_SYNC_DDR_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define NAND_CONFIG2_0_SYNC_DDR_DISABLE                 _MK_ENUM_CONST(0)
#define NAND_CONFIG2_0_SYNC_DDR_ENABLE                  _MK_ENUM_CONST(1)

#define NAND_CONFIG2_0_TOGGLE_DDR_SHIFT                 _MK_SHIFT_CONST(4)
#define NAND_CONFIG2_0_TOGGLE_DDR_FIELD                 _MK_FIELD_CONST(0x1, NAND_CONFIG2_0_TOGGLE_DDR_SHIFT)
#define NAND_CONFIG2_0_TOGGLE_DDR_RANGE                 4:4
#define NAND_CONFIG2_0_TOGGLE_DDR_WOFFSET                       0x0
#define NAND_CONFIG2_0_TOGGLE_DDR_DEFAULT                       _MK_MASK_CONST(0x0)
#define NAND_CONFIG2_0_TOGGLE_DDR_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define NAND_CONFIG2_0_TOGGLE_DDR_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define NAND_CONFIG2_0_TOGGLE_DDR_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define NAND_CONFIG2_0_TOGGLE_DDR_DISABLE                       _MK_ENUM_CONST(0)
#define NAND_CONFIG2_0_TOGGLE_DDR_ENABLE                        _MK_ENUM_CONST(1)

#define NAND_CONFIG2_0_PARTIAL_PAGE_SHIFT                       _MK_SHIFT_CONST(2)
#define NAND_CONFIG2_0_PARTIAL_PAGE_FIELD                       _MK_FIELD_CONST(0x1, NAND_CONFIG2_0_PARTIAL_PAGE_SHIFT)
#define NAND_CONFIG2_0_PARTIAL_PAGE_RANGE                       2:2
#define NAND_CONFIG2_0_PARTIAL_PAGE_WOFFSET                     0x0
#define NAND_CONFIG2_0_PARTIAL_PAGE_DEFAULT                     _MK_MASK_CONST(0x0)
#define NAND_CONFIG2_0_PARTIAL_PAGE_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define NAND_CONFIG2_0_PARTIAL_PAGE_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define NAND_CONFIG2_0_PARTIAL_PAGE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define NAND_CONFIG2_0_PARTIAL_PAGE_DISABLE                     _MK_ENUM_CONST(0)
#define NAND_CONFIG2_0_PARTIAL_PAGE_ENABLE                      _MK_ENUM_CONST(1)

#define NAND_CONFIG2_0_SGDMA_EN_SHIFT                   _MK_SHIFT_CONST(1)
#define NAND_CONFIG2_0_SGDMA_EN_FIELD                   _MK_FIELD_CONST(0x1, NAND_CONFIG2_0_SGDMA_EN_SHIFT)
#define NAND_CONFIG2_0_SGDMA_EN_RANGE                   1:1
#define NAND_CONFIG2_0_SGDMA_EN_WOFFSET                 0x0
#define NAND_CONFIG2_0_SGDMA_EN_DEFAULT                 _MK_MASK_CONST(0x0)
#define NAND_CONFIG2_0_SGDMA_EN_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define NAND_CONFIG2_0_SGDMA_EN_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define NAND_CONFIG2_0_SGDMA_EN_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define NAND_CONFIG2_0_SGDMA_EN_DISABLE                 _MK_ENUM_CONST(0)
#define NAND_CONFIG2_0_SGDMA_EN_ENABLE                  _MK_ENUM_CONST(1)

#define NAND_CONFIG2_0_PROG_OFFSET_EN_SHIFT                     _MK_SHIFT_CONST(0)
#define NAND_CONFIG2_0_PROG_OFFSET_EN_FIELD                     _MK_FIELD_CONST(0x1, NAND_CONFIG2_0_PROG_OFFSET_EN_SHIFT)
#define NAND_CONFIG2_0_PROG_OFFSET_EN_RANGE                     0:0
#define NAND_CONFIG2_0_PROG_OFFSET_EN_WOFFSET                   0x0
#define NAND_CONFIG2_0_PROG_OFFSET_EN_DEFAULT                   _MK_MASK_CONST(0x0)
#define NAND_CONFIG2_0_PROG_OFFSET_EN_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define NAND_CONFIG2_0_PROG_OFFSET_EN_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define NAND_CONFIG2_0_PROG_OFFSET_EN_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define NAND_CONFIG2_0_PROG_OFFSET_EN_DISABLE                   _MK_ENUM_CONST(0)
#define NAND_CONFIG2_0_PROG_OFFSET_EN_ENABLE                    _MK_ENUM_CONST(1)


// Register NAND_MAIN_ECC_OFFSET_0  
#define NAND_MAIN_ECC_OFFSET_0                  _MK_ADDR_CONST(0xdc)
#define NAND_MAIN_ECC_OFFSET_0_SECURE                   0x0
#define NAND_MAIN_ECC_OFFSET_0_WORD_COUNT                       0x1
#define NAND_MAIN_ECC_OFFSET_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define NAND_MAIN_ECC_OFFSET_0_RESET_MASK                       _MK_MASK_CONST(0xfff)
#define NAND_MAIN_ECC_OFFSET_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define NAND_MAIN_ECC_OFFSET_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define NAND_MAIN_ECC_OFFSET_0_READ_MASK                        _MK_MASK_CONST(0xfff)
#define NAND_MAIN_ECC_OFFSET_0_WRITE_MASK                       _MK_MASK_CONST(0xfff)
#define NAND_MAIN_ECC_OFFSET_0_START_ADDR_SHIFT                 _MK_SHIFT_CONST(0)
#define NAND_MAIN_ECC_OFFSET_0_START_ADDR_FIELD                 _MK_FIELD_CONST(0xfff, NAND_MAIN_ECC_OFFSET_0_START_ADDR_SHIFT)
#define NAND_MAIN_ECC_OFFSET_0_START_ADDR_RANGE                 11:0
#define NAND_MAIN_ECC_OFFSET_0_START_ADDR_WOFFSET                       0x0
#define NAND_MAIN_ECC_OFFSET_0_START_ADDR_DEFAULT                       _MK_MASK_CONST(0x0)
#define NAND_MAIN_ECC_OFFSET_0_START_ADDR_DEFAULT_MASK                  _MK_MASK_CONST(0xfff)
#define NAND_MAIN_ECC_OFFSET_0_START_ADDR_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define NAND_MAIN_ECC_OFFSET_0_START_ADDR_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register NAND_TAG_OFFSET_0  
#define NAND_TAG_OFFSET_0                       _MK_ADDR_CONST(0xe0)
#define NAND_TAG_OFFSET_0_SECURE                        0x0
#define NAND_TAG_OFFSET_0_WORD_COUNT                    0x1
#define NAND_TAG_OFFSET_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define NAND_TAG_OFFSET_0_RESET_MASK                    _MK_MASK_CONST(0xfff)
#define NAND_TAG_OFFSET_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define NAND_TAG_OFFSET_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define NAND_TAG_OFFSET_0_READ_MASK                     _MK_MASK_CONST(0xfff)
#define NAND_TAG_OFFSET_0_WRITE_MASK                    _MK_MASK_CONST(0xfff)
#define NAND_TAG_OFFSET_0_START_ADDR_SHIFT                      _MK_SHIFT_CONST(0)
#define NAND_TAG_OFFSET_0_START_ADDR_FIELD                      _MK_FIELD_CONST(0xfff, NAND_TAG_OFFSET_0_START_ADDR_SHIFT)
#define NAND_TAG_OFFSET_0_START_ADDR_RANGE                      11:0
#define NAND_TAG_OFFSET_0_START_ADDR_WOFFSET                    0x0
#define NAND_TAG_OFFSET_0_START_ADDR_DEFAULT                    _MK_MASK_CONST(0x0)
#define NAND_TAG_OFFSET_0_START_ADDR_DEFAULT_MASK                       _MK_MASK_CONST(0xfff)
#define NAND_TAG_OFFSET_0_START_ADDR_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define NAND_TAG_OFFSET_0_START_ADDR_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register NAND_TAG_ECC_OFFSET_0  
#define NAND_TAG_ECC_OFFSET_0                   _MK_ADDR_CONST(0xe4)
#define NAND_TAG_ECC_OFFSET_0_SECURE                    0x0
#define NAND_TAG_ECC_OFFSET_0_WORD_COUNT                        0x1
#define NAND_TAG_ECC_OFFSET_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define NAND_TAG_ECC_OFFSET_0_RESET_MASK                        _MK_MASK_CONST(0xfff)
#define NAND_TAG_ECC_OFFSET_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define NAND_TAG_ECC_OFFSET_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define NAND_TAG_ECC_OFFSET_0_READ_MASK                         _MK_MASK_CONST(0xfff)
#define NAND_TAG_ECC_OFFSET_0_WRITE_MASK                        _MK_MASK_CONST(0xfff)
#define NAND_TAG_ECC_OFFSET_0_START_ADDR_SHIFT                  _MK_SHIFT_CONST(0)
#define NAND_TAG_ECC_OFFSET_0_START_ADDR_FIELD                  _MK_FIELD_CONST(0xfff, NAND_TAG_ECC_OFFSET_0_START_ADDR_SHIFT)
#define NAND_TAG_ECC_OFFSET_0_START_ADDR_RANGE                  11:0
#define NAND_TAG_ECC_OFFSET_0_START_ADDR_WOFFSET                        0x0
#define NAND_TAG_ECC_OFFSET_0_START_ADDR_DEFAULT                        _MK_MASK_CONST(0x0)
#define NAND_TAG_ECC_OFFSET_0_START_ADDR_DEFAULT_MASK                   _MK_MASK_CONST(0xfff)
#define NAND_TAG_ECC_OFFSET_0_START_ADDR_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define NAND_TAG_ECC_OFFSET_0_START_ADDR_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register NAND_RESP2_0  
#define NAND_RESP2_0                    _MK_ADDR_CONST(0xe8)
#define NAND_RESP2_0_SECURE                     0x0
#define NAND_RESP2_0_WORD_COUNT                         0x1
#define NAND_RESP2_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define NAND_RESP2_0_RESET_MASK                         _MK_MASK_CONST(0xffffffff)
#define NAND_RESP2_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define NAND_RESP2_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NAND_RESP2_0_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define NAND_RESP2_0_WRITE_MASK                         _MK_MASK_CONST(0xffffffff)
#define NAND_RESP2_0_BYTE3_SHIFT                        _MK_SHIFT_CONST(24)
#define NAND_RESP2_0_BYTE3_FIELD                        _MK_FIELD_CONST(0xff, NAND_RESP2_0_BYTE3_SHIFT)
#define NAND_RESP2_0_BYTE3_RANGE                        31:24
#define NAND_RESP2_0_BYTE3_WOFFSET                      0x0
#define NAND_RESP2_0_BYTE3_DEFAULT                      _MK_MASK_CONST(0x0)
#define NAND_RESP2_0_BYTE3_DEFAULT_MASK                 _MK_MASK_CONST(0xff)
#define NAND_RESP2_0_BYTE3_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define NAND_RESP2_0_BYTE3_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define NAND_RESP2_0_BYTE2_SHIFT                        _MK_SHIFT_CONST(16)
#define NAND_RESP2_0_BYTE2_FIELD                        _MK_FIELD_CONST(0xff, NAND_RESP2_0_BYTE2_SHIFT)
#define NAND_RESP2_0_BYTE2_RANGE                        23:16
#define NAND_RESP2_0_BYTE2_WOFFSET                      0x0
#define NAND_RESP2_0_BYTE2_DEFAULT                      _MK_MASK_CONST(0x0)
#define NAND_RESP2_0_BYTE2_DEFAULT_MASK                 _MK_MASK_CONST(0xff)
#define NAND_RESP2_0_BYTE2_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define NAND_RESP2_0_BYTE2_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define NAND_RESP2_0_BYTE1_SHIFT                        _MK_SHIFT_CONST(8)
#define NAND_RESP2_0_BYTE1_FIELD                        _MK_FIELD_CONST(0xff, NAND_RESP2_0_BYTE1_SHIFT)
#define NAND_RESP2_0_BYTE1_RANGE                        15:8
#define NAND_RESP2_0_BYTE1_WOFFSET                      0x0
#define NAND_RESP2_0_BYTE1_DEFAULT                      _MK_MASK_CONST(0x0)
#define NAND_RESP2_0_BYTE1_DEFAULT_MASK                 _MK_MASK_CONST(0xff)
#define NAND_RESP2_0_BYTE1_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define NAND_RESP2_0_BYTE1_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define NAND_RESP2_0_BYTE0_SHIFT                        _MK_SHIFT_CONST(0)
#define NAND_RESP2_0_BYTE0_FIELD                        _MK_FIELD_CONST(0xff, NAND_RESP2_0_BYTE0_SHIFT)
#define NAND_RESP2_0_BYTE0_RANGE                        7:0
#define NAND_RESP2_0_BYTE0_WOFFSET                      0x0
#define NAND_RESP2_0_BYTE0_DEFAULT                      _MK_MASK_CONST(0x0)
#define NAND_RESP2_0_BYTE0_DEFAULT_MASK                 _MK_MASK_CONST(0xff)
#define NAND_RESP2_0_BYTE0_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define NAND_RESP2_0_BYTE0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register NAND_RANDOM_RD_0  
#define NAND_RANDOM_RD_0                        _MK_ADDR_CONST(0xec)
#define NAND_RANDOM_RD_0_SECURE                         0x0
#define NAND_RANDOM_RD_0_WORD_COUNT                     0x1
#define NAND_RANDOM_RD_0_RESET_VAL                      _MK_MASK_CONST(0x5e0)
#define NAND_RANDOM_RD_0_RESET_MASK                     _MK_MASK_CONST(0xffff)
#define NAND_RANDOM_RD_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define NAND_RANDOM_RD_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define NAND_RANDOM_RD_0_READ_MASK                      _MK_MASK_CONST(0xffff)
#define NAND_RANDOM_RD_0_WRITE_MASK                     _MK_MASK_CONST(0xffff)
#define NAND_RANDOM_RD_0_CMD1_CODE_SHIFT                        _MK_SHIFT_CONST(8)
#define NAND_RANDOM_RD_0_CMD1_CODE_FIELD                        _MK_FIELD_CONST(0xff, NAND_RANDOM_RD_0_CMD1_CODE_SHIFT)
#define NAND_RANDOM_RD_0_CMD1_CODE_RANGE                        15:8
#define NAND_RANDOM_RD_0_CMD1_CODE_WOFFSET                      0x0
#define NAND_RANDOM_RD_0_CMD1_CODE_DEFAULT                      _MK_MASK_CONST(0x5)
#define NAND_RANDOM_RD_0_CMD1_CODE_DEFAULT_MASK                 _MK_MASK_CONST(0xff)
#define NAND_RANDOM_RD_0_CMD1_CODE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define NAND_RANDOM_RD_0_CMD1_CODE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define NAND_RANDOM_RD_0_CMD2_CODE_SHIFT                        _MK_SHIFT_CONST(0)
#define NAND_RANDOM_RD_0_CMD2_CODE_FIELD                        _MK_FIELD_CONST(0xff, NAND_RANDOM_RD_0_CMD2_CODE_SHIFT)
#define NAND_RANDOM_RD_0_CMD2_CODE_RANGE                        7:0
#define NAND_RANDOM_RD_0_CMD2_CODE_WOFFSET                      0x0
#define NAND_RANDOM_RD_0_CMD2_CODE_DEFAULT                      _MK_MASK_CONST(0xe0)
#define NAND_RANDOM_RD_0_CMD2_CODE_DEFAULT_MASK                 _MK_MASK_CONST(0xff)
#define NAND_RANDOM_RD_0_CMD2_CODE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define NAND_RANDOM_RD_0_CMD2_CODE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register NAND_RANDOM_WR_0  
#define NAND_RANDOM_WR_0                        _MK_ADDR_CONST(0xf0)
#define NAND_RANDOM_WR_0_SECURE                         0x0
#define NAND_RANDOM_WR_0_WORD_COUNT                     0x1
#define NAND_RANDOM_WR_0_RESET_VAL                      _MK_MASK_CONST(0x85)
#define NAND_RANDOM_WR_0_RESET_MASK                     _MK_MASK_CONST(0xff)
#define NAND_RANDOM_WR_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define NAND_RANDOM_WR_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define NAND_RANDOM_WR_0_READ_MASK                      _MK_MASK_CONST(0xff)
#define NAND_RANDOM_WR_0_WRITE_MASK                     _MK_MASK_CONST(0xff)
#define NAND_RANDOM_WR_0_CMD1_CODE_SHIFT                        _MK_SHIFT_CONST(0)
#define NAND_RANDOM_WR_0_CMD1_CODE_FIELD                        _MK_FIELD_CONST(0xff, NAND_RANDOM_WR_0_CMD1_CODE_SHIFT)
#define NAND_RANDOM_WR_0_CMD1_CODE_RANGE                        7:0
#define NAND_RANDOM_WR_0_CMD1_CODE_WOFFSET                      0x0
#define NAND_RANDOM_WR_0_CMD1_CODE_DEFAULT                      _MK_MASK_CONST(0x85)
#define NAND_RANDOM_WR_0_CMD1_CODE_DEFAULT_MASK                 _MK_MASK_CONST(0xff)
#define NAND_RANDOM_WR_0_CMD1_CODE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define NAND_RANDOM_WR_0_CMD1_CODE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register NAND_ASYNC_TIMING_0_0  
#define NAND_ASYNC_TIMING_0_0                   _MK_ADDR_CONST(0xf4)
#define NAND_ASYNC_TIMING_0_0_SECURE                    0x0
#define NAND_ASYNC_TIMING_0_0_WORD_COUNT                        0x1
#define NAND_ASYNC_TIMING_0_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define NAND_ASYNC_TIMING_0_0_RESET_MASK                        _MK_MASK_CONST(0xfffffff)
#define NAND_ASYNC_TIMING_0_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define NAND_ASYNC_TIMING_0_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define NAND_ASYNC_TIMING_0_0_READ_MASK                         _MK_MASK_CONST(0xfffffff)
#define NAND_ASYNC_TIMING_0_0_WRITE_MASK                        _MK_MASK_CONST(0xfffffff)
#define NAND_ASYNC_TIMING_0_0_TAR_SHIFT                 _MK_SHIFT_CONST(24)
#define NAND_ASYNC_TIMING_0_0_TAR_FIELD                 _MK_FIELD_CONST(0xf, NAND_ASYNC_TIMING_0_0_TAR_SHIFT)
#define NAND_ASYNC_TIMING_0_0_TAR_RANGE                 27:24
#define NAND_ASYNC_TIMING_0_0_TAR_WOFFSET                       0x0
#define NAND_ASYNC_TIMING_0_0_TAR_DEFAULT                       _MK_MASK_CONST(0x0)
#define NAND_ASYNC_TIMING_0_0_TAR_DEFAULT_MASK                  _MK_MASK_CONST(0xf)
#define NAND_ASYNC_TIMING_0_0_TAR_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define NAND_ASYNC_TIMING_0_0_TAR_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define NAND_ASYNC_TIMING_0_0_TCR_SHIFT                 _MK_SHIFT_CONST(20)
#define NAND_ASYNC_TIMING_0_0_TCR_FIELD                 _MK_FIELD_CONST(0xf, NAND_ASYNC_TIMING_0_0_TCR_SHIFT)
#define NAND_ASYNC_TIMING_0_0_TCR_RANGE                 23:20
#define NAND_ASYNC_TIMING_0_0_TCR_WOFFSET                       0x0
#define NAND_ASYNC_TIMING_0_0_TCR_DEFAULT                       _MK_MASK_CONST(0x0)
#define NAND_ASYNC_TIMING_0_0_TCR_DEFAULT_MASK                  _MK_MASK_CONST(0xf)
#define NAND_ASYNC_TIMING_0_0_TCR_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define NAND_ASYNC_TIMING_0_0_TCR_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define NAND_ASYNC_TIMING_0_0_TRR_SHIFT                 _MK_SHIFT_CONST(16)
#define NAND_ASYNC_TIMING_0_0_TRR_FIELD                 _MK_FIELD_CONST(0xf, NAND_ASYNC_TIMING_0_0_TRR_SHIFT)
#define NAND_ASYNC_TIMING_0_0_TRR_RANGE                 19:16
#define NAND_ASYNC_TIMING_0_0_TRR_WOFFSET                       0x0
#define NAND_ASYNC_TIMING_0_0_TRR_DEFAULT                       _MK_MASK_CONST(0x0)
#define NAND_ASYNC_TIMING_0_0_TRR_DEFAULT_MASK                  _MK_MASK_CONST(0xf)
#define NAND_ASYNC_TIMING_0_0_TRR_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define NAND_ASYNC_TIMING_0_0_TRR_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define NAND_ASYNC_TIMING_0_0_TWHR_SHIFT                        _MK_SHIFT_CONST(8)
#define NAND_ASYNC_TIMING_0_0_TWHR_FIELD                        _MK_FIELD_CONST(0xff, NAND_ASYNC_TIMING_0_0_TWHR_SHIFT)
#define NAND_ASYNC_TIMING_0_0_TWHR_RANGE                        15:8
#define NAND_ASYNC_TIMING_0_0_TWHR_WOFFSET                      0x0
#define NAND_ASYNC_TIMING_0_0_TWHR_DEFAULT                      _MK_MASK_CONST(0x0)
#define NAND_ASYNC_TIMING_0_0_TWHR_DEFAULT_MASK                 _MK_MASK_CONST(0xff)
#define NAND_ASYNC_TIMING_0_0_TWHR_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define NAND_ASYNC_TIMING_0_0_TWHR_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define NAND_ASYNC_TIMING_0_0_TWB_SHIFT                 _MK_SHIFT_CONST(0)
#define NAND_ASYNC_TIMING_0_0_TWB_FIELD                 _MK_FIELD_CONST(0xff, NAND_ASYNC_TIMING_0_0_TWB_SHIFT)
#define NAND_ASYNC_TIMING_0_0_TWB_RANGE                 7:0
#define NAND_ASYNC_TIMING_0_0_TWB_WOFFSET                       0x0
#define NAND_ASYNC_TIMING_0_0_TWB_DEFAULT                       _MK_MASK_CONST(0x0)
#define NAND_ASYNC_TIMING_0_0_TWB_DEFAULT_MASK                  _MK_MASK_CONST(0xff)
#define NAND_ASYNC_TIMING_0_0_TWB_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define NAND_ASYNC_TIMING_0_0_TWB_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register NAND_ASYNC_TIMING_1_0  
#define NAND_ASYNC_TIMING_1_0                   _MK_ADDR_CONST(0xf8)
#define NAND_ASYNC_TIMING_1_0_SECURE                    0x0
#define NAND_ASYNC_TIMING_1_0_WORD_COUNT                        0x1
#define NAND_ASYNC_TIMING_1_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define NAND_ASYNC_TIMING_1_0_RESET_MASK                        _MK_MASK_CONST(0xffffffff)
#define NAND_ASYNC_TIMING_1_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define NAND_ASYNC_TIMING_1_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define NAND_ASYNC_TIMING_1_0_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define NAND_ASYNC_TIMING_1_0_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define NAND_ASYNC_TIMING_1_0_TRHW_SHIFT                        _MK_SHIFT_CONST(24)
#define NAND_ASYNC_TIMING_1_0_TRHW_FIELD                        _MK_FIELD_CONST(0xff, NAND_ASYNC_TIMING_1_0_TRHW_SHIFT)
#define NAND_ASYNC_TIMING_1_0_TRHW_RANGE                        31:24
#define NAND_ASYNC_TIMING_1_0_TRHW_WOFFSET                      0x0
#define NAND_ASYNC_TIMING_1_0_TRHW_DEFAULT                      _MK_MASK_CONST(0x0)
#define NAND_ASYNC_TIMING_1_0_TRHW_DEFAULT_MASK                 _MK_MASK_CONST(0xff)
#define NAND_ASYNC_TIMING_1_0_TRHW_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define NAND_ASYNC_TIMING_1_0_TRHW_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define NAND_ASYNC_TIMING_1_0_TWHR2_SHIFT                       _MK_SHIFT_CONST(16)
#define NAND_ASYNC_TIMING_1_0_TWHR2_FIELD                       _MK_FIELD_CONST(0xff, NAND_ASYNC_TIMING_1_0_TWHR2_SHIFT)
#define NAND_ASYNC_TIMING_1_0_TWHR2_RANGE                       23:16
#define NAND_ASYNC_TIMING_1_0_TWHR2_WOFFSET                     0x0
#define NAND_ASYNC_TIMING_1_0_TWHR2_DEFAULT                     _MK_MASK_CONST(0x0)
#define NAND_ASYNC_TIMING_1_0_TWHR2_DEFAULT_MASK                        _MK_MASK_CONST(0xff)
#define NAND_ASYNC_TIMING_1_0_TWHR2_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define NAND_ASYNC_TIMING_1_0_TWHR2_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define NAND_ASYNC_TIMING_1_0_TCS_SHIFT                 _MK_SHIFT_CONST(8)
#define NAND_ASYNC_TIMING_1_0_TCS_FIELD                 _MK_FIELD_CONST(0xff, NAND_ASYNC_TIMING_1_0_TCS_SHIFT)
#define NAND_ASYNC_TIMING_1_0_TCS_RANGE                 15:8
#define NAND_ASYNC_TIMING_1_0_TCS_WOFFSET                       0x0
#define NAND_ASYNC_TIMING_1_0_TCS_DEFAULT                       _MK_MASK_CONST(0x0)
#define NAND_ASYNC_TIMING_1_0_TCS_DEFAULT_MASK                  _MK_MASK_CONST(0xff)
#define NAND_ASYNC_TIMING_1_0_TCS_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define NAND_ASYNC_TIMING_1_0_TCS_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define NAND_ASYNC_TIMING_1_0_TADL_SHIFT                        _MK_SHIFT_CONST(0)
#define NAND_ASYNC_TIMING_1_0_TADL_FIELD                        _MK_FIELD_CONST(0xff, NAND_ASYNC_TIMING_1_0_TADL_SHIFT)
#define NAND_ASYNC_TIMING_1_0_TADL_RANGE                        7:0
#define NAND_ASYNC_TIMING_1_0_TADL_WOFFSET                      0x0
#define NAND_ASYNC_TIMING_1_0_TADL_DEFAULT                      _MK_MASK_CONST(0x0)
#define NAND_ASYNC_TIMING_1_0_TADL_DEFAULT_MASK                 _MK_MASK_CONST(0xff)
#define NAND_ASYNC_TIMING_1_0_TADL_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define NAND_ASYNC_TIMING_1_0_TADL_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register NAND_ASYNC_TIMING_2_0  
#define NAND_ASYNC_TIMING_2_0                   _MK_ADDR_CONST(0xfc)
#define NAND_ASYNC_TIMING_2_0_SECURE                    0x0
#define NAND_ASYNC_TIMING_2_0_WORD_COUNT                        0x1
#define NAND_ASYNC_TIMING_2_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define NAND_ASYNC_TIMING_2_0_RESET_MASK                        _MK_MASK_CONST(0xfff0ffff)
#define NAND_ASYNC_TIMING_2_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define NAND_ASYNC_TIMING_2_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define NAND_ASYNC_TIMING_2_0_READ_MASK                         _MK_MASK_CONST(0xfff0ffff)
#define NAND_ASYNC_TIMING_2_0_WRITE_MASK                        _MK_MASK_CONST(0xfff0ffff)
#define NAND_ASYNC_TIMING_2_0_TCWAW_SHIFT                       _MK_SHIFT_CONST(24)
#define NAND_ASYNC_TIMING_2_0_TCWAW_FIELD                       _MK_FIELD_CONST(0xff, NAND_ASYNC_TIMING_2_0_TCWAW_SHIFT)
#define NAND_ASYNC_TIMING_2_0_TCWAW_RANGE                       31:24
#define NAND_ASYNC_TIMING_2_0_TCWAW_WOFFSET                     0x0
#define NAND_ASYNC_TIMING_2_0_TCWAW_DEFAULT                     _MK_MASK_CONST(0x0)
#define NAND_ASYNC_TIMING_2_0_TCWAW_DEFAULT_MASK                        _MK_MASK_CONST(0xff)
#define NAND_ASYNC_TIMING_2_0_TCWAW_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define NAND_ASYNC_TIMING_2_0_TCWAW_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define NAND_ASYNC_TIMING_2_0_TCH_SHIFT                 _MK_SHIFT_CONST(20)
#define NAND_ASYNC_TIMING_2_0_TCH_FIELD                 _MK_FIELD_CONST(0xf, NAND_ASYNC_TIMING_2_0_TCH_SHIFT)
#define NAND_ASYNC_TIMING_2_0_TCH_RANGE                 23:20
#define NAND_ASYNC_TIMING_2_0_TCH_WOFFSET                       0x0
#define NAND_ASYNC_TIMING_2_0_TCH_DEFAULT                       _MK_MASK_CONST(0x0)
#define NAND_ASYNC_TIMING_2_0_TCH_DEFAULT_MASK                  _MK_MASK_CONST(0xf)
#define NAND_ASYNC_TIMING_2_0_TCH_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define NAND_ASYNC_TIMING_2_0_TCH_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define NAND_ASYNC_TIMING_2_0_TCLH_SHIFT                        _MK_SHIFT_CONST(12)
#define NAND_ASYNC_TIMING_2_0_TCLH_FIELD                        _MK_FIELD_CONST(0xf, NAND_ASYNC_TIMING_2_0_TCLH_SHIFT)
#define NAND_ASYNC_TIMING_2_0_TCLH_RANGE                        15:12
#define NAND_ASYNC_TIMING_2_0_TCLH_WOFFSET                      0x0
#define NAND_ASYNC_TIMING_2_0_TCLH_DEFAULT                      _MK_MASK_CONST(0x0)
#define NAND_ASYNC_TIMING_2_0_TCLH_DEFAULT_MASK                 _MK_MASK_CONST(0xf)
#define NAND_ASYNC_TIMING_2_0_TCLH_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define NAND_ASYNC_TIMING_2_0_TCLH_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define NAND_ASYNC_TIMING_2_0_TCLS_SHIFT                        _MK_SHIFT_CONST(8)
#define NAND_ASYNC_TIMING_2_0_TCLS_FIELD                        _MK_FIELD_CONST(0xf, NAND_ASYNC_TIMING_2_0_TCLS_SHIFT)
#define NAND_ASYNC_TIMING_2_0_TCLS_RANGE                        11:8
#define NAND_ASYNC_TIMING_2_0_TCLS_WOFFSET                      0x0
#define NAND_ASYNC_TIMING_2_0_TCLS_DEFAULT                      _MK_MASK_CONST(0x0)
#define NAND_ASYNC_TIMING_2_0_TCLS_DEFAULT_MASK                 _MK_MASK_CONST(0xf)
#define NAND_ASYNC_TIMING_2_0_TCLS_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define NAND_ASYNC_TIMING_2_0_TCLS_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define NAND_ASYNC_TIMING_2_0_TALH_SHIFT                        _MK_SHIFT_CONST(4)
#define NAND_ASYNC_TIMING_2_0_TALH_FIELD                        _MK_FIELD_CONST(0xf, NAND_ASYNC_TIMING_2_0_TALH_SHIFT)
#define NAND_ASYNC_TIMING_2_0_TALH_RANGE                        7:4
#define NAND_ASYNC_TIMING_2_0_TALH_WOFFSET                      0x0
#define NAND_ASYNC_TIMING_2_0_TALH_DEFAULT                      _MK_MASK_CONST(0x0)
#define NAND_ASYNC_TIMING_2_0_TALH_DEFAULT_MASK                 _MK_MASK_CONST(0xf)
#define NAND_ASYNC_TIMING_2_0_TALH_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define NAND_ASYNC_TIMING_2_0_TALH_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define NAND_ASYNC_TIMING_2_0_TALS_SHIFT                        _MK_SHIFT_CONST(0)
#define NAND_ASYNC_TIMING_2_0_TALS_FIELD                        _MK_FIELD_CONST(0xf, NAND_ASYNC_TIMING_2_0_TALS_SHIFT)
#define NAND_ASYNC_TIMING_2_0_TALS_RANGE                        3:0
#define NAND_ASYNC_TIMING_2_0_TALS_WOFFSET                      0x0
#define NAND_ASYNC_TIMING_2_0_TALS_DEFAULT                      _MK_MASK_CONST(0x0)
#define NAND_ASYNC_TIMING_2_0_TALS_DEFAULT_MASK                 _MK_MASK_CONST(0xf)
#define NAND_ASYNC_TIMING_2_0_TALS_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define NAND_ASYNC_TIMING_2_0_TALS_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register NAND_ASYNC_TIMING_3_0  
#define NAND_ASYNC_TIMING_3_0                   _MK_ADDR_CONST(0x100)
#define NAND_ASYNC_TIMING_3_0_SECURE                    0x0
#define NAND_ASYNC_TIMING_3_0_WORD_COUNT                        0x1
#define NAND_ASYNC_TIMING_3_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define NAND_ASYNC_TIMING_3_0_RESET_MASK                        _MK_MASK_CONST(0xfffff)
#define NAND_ASYNC_TIMING_3_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define NAND_ASYNC_TIMING_3_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define NAND_ASYNC_TIMING_3_0_READ_MASK                         _MK_MASK_CONST(0xfffff)
#define NAND_ASYNC_TIMING_3_0_WRITE_MASK                        _MK_MASK_CONST(0xfffff)
#define NAND_ASYNC_TIMING_3_0_TREA_SHIFT                        _MK_SHIFT_CONST(16)
#define NAND_ASYNC_TIMING_3_0_TREA_FIELD                        _MK_FIELD_CONST(0xf, NAND_ASYNC_TIMING_3_0_TREA_SHIFT)
#define NAND_ASYNC_TIMING_3_0_TREA_RANGE                        19:16
#define NAND_ASYNC_TIMING_3_0_TREA_WOFFSET                      0x0
#define NAND_ASYNC_TIMING_3_0_TREA_DEFAULT                      _MK_MASK_CONST(0x0)
#define NAND_ASYNC_TIMING_3_0_TREA_DEFAULT_MASK                 _MK_MASK_CONST(0xf)
#define NAND_ASYNC_TIMING_3_0_TREA_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define NAND_ASYNC_TIMING_3_0_TREA_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define NAND_ASYNC_TIMING_3_0_TWH_SHIFT                 _MK_SHIFT_CONST(12)
#define NAND_ASYNC_TIMING_3_0_TWH_FIELD                 _MK_FIELD_CONST(0xf, NAND_ASYNC_TIMING_3_0_TWH_SHIFT)
#define NAND_ASYNC_TIMING_3_0_TWH_RANGE                 15:12
#define NAND_ASYNC_TIMING_3_0_TWH_WOFFSET                       0x0
#define NAND_ASYNC_TIMING_3_0_TWH_DEFAULT                       _MK_MASK_CONST(0x0)
#define NAND_ASYNC_TIMING_3_0_TWH_DEFAULT_MASK                  _MK_MASK_CONST(0xf)
#define NAND_ASYNC_TIMING_3_0_TWH_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define NAND_ASYNC_TIMING_3_0_TWH_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define NAND_ASYNC_TIMING_3_0_TWP_SHIFT                 _MK_SHIFT_CONST(8)
#define NAND_ASYNC_TIMING_3_0_TWP_FIELD                 _MK_FIELD_CONST(0xf, NAND_ASYNC_TIMING_3_0_TWP_SHIFT)
#define NAND_ASYNC_TIMING_3_0_TWP_RANGE                 11:8
#define NAND_ASYNC_TIMING_3_0_TWP_WOFFSET                       0x0
#define NAND_ASYNC_TIMING_3_0_TWP_DEFAULT                       _MK_MASK_CONST(0x0)
#define NAND_ASYNC_TIMING_3_0_TWP_DEFAULT_MASK                  _MK_MASK_CONST(0xf)
#define NAND_ASYNC_TIMING_3_0_TWP_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define NAND_ASYNC_TIMING_3_0_TWP_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define NAND_ASYNC_TIMING_3_0_TREH_SHIFT                        _MK_SHIFT_CONST(4)
#define NAND_ASYNC_TIMING_3_0_TREH_FIELD                        _MK_FIELD_CONST(0xf, NAND_ASYNC_TIMING_3_0_TREH_SHIFT)
#define NAND_ASYNC_TIMING_3_0_TREH_RANGE                        7:4
#define NAND_ASYNC_TIMING_3_0_TREH_WOFFSET                      0x0
#define NAND_ASYNC_TIMING_3_0_TREH_DEFAULT                      _MK_MASK_CONST(0x0)
#define NAND_ASYNC_TIMING_3_0_TREH_DEFAULT_MASK                 _MK_MASK_CONST(0xf)
#define NAND_ASYNC_TIMING_3_0_TREH_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define NAND_ASYNC_TIMING_3_0_TREH_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define NAND_ASYNC_TIMING_3_0_TRP_SHIFT                 _MK_SHIFT_CONST(0)
#define NAND_ASYNC_TIMING_3_0_TRP_FIELD                 _MK_FIELD_CONST(0xf, NAND_ASYNC_TIMING_3_0_TRP_SHIFT)
#define NAND_ASYNC_TIMING_3_0_TRP_RANGE                 3:0
#define NAND_ASYNC_TIMING_3_0_TRP_WOFFSET                       0x0
#define NAND_ASYNC_TIMING_3_0_TRP_DEFAULT                       _MK_MASK_CONST(0x0)
#define NAND_ASYNC_TIMING_3_0_TRP_DEFAULT_MASK                  _MK_MASK_CONST(0xf)
#define NAND_ASYNC_TIMING_3_0_TRP_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define NAND_ASYNC_TIMING_3_0_TRP_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register NAND_TDDR_TIMING_0_0  
#define NAND_TDDR_TIMING_0_0                    _MK_ADDR_CONST(0x104)
#define NAND_TDDR_TIMING_0_0_SECURE                     0x0
#define NAND_TDDR_TIMING_0_0_WORD_COUNT                         0x1
#define NAND_TDDR_TIMING_0_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define NAND_TDDR_TIMING_0_0_RESET_MASK                         _MK_MASK_CONST(0xfff)
#define NAND_TDDR_TIMING_0_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define NAND_TDDR_TIMING_0_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NAND_TDDR_TIMING_0_0_READ_MASK                  _MK_MASK_CONST(0xfff)
#define NAND_TDDR_TIMING_0_0_WRITE_MASK                         _MK_MASK_CONST(0xfff)
#define NAND_TDDR_TIMING_0_0_TRPSTH_SHIFT                       _MK_SHIFT_CONST(8)
#define NAND_TDDR_TIMING_0_0_TRPSTH_FIELD                       _MK_FIELD_CONST(0xf, NAND_TDDR_TIMING_0_0_TRPSTH_SHIFT)
#define NAND_TDDR_TIMING_0_0_TRPSTH_RANGE                       11:8
#define NAND_TDDR_TIMING_0_0_TRPSTH_WOFFSET                     0x0
#define NAND_TDDR_TIMING_0_0_TRPSTH_DEFAULT                     _MK_MASK_CONST(0x0)
#define NAND_TDDR_TIMING_0_0_TRPSTH_DEFAULT_MASK                        _MK_MASK_CONST(0xf)
#define NAND_TDDR_TIMING_0_0_TRPSTH_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define NAND_TDDR_TIMING_0_0_TRPSTH_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define NAND_TDDR_TIMING_0_0_TRPST_SHIFT                        _MK_SHIFT_CONST(4)
#define NAND_TDDR_TIMING_0_0_TRPST_FIELD                        _MK_FIELD_CONST(0xf, NAND_TDDR_TIMING_0_0_TRPST_SHIFT)
#define NAND_TDDR_TIMING_0_0_TRPST_RANGE                        7:4
#define NAND_TDDR_TIMING_0_0_TRPST_WOFFSET                      0x0
#define NAND_TDDR_TIMING_0_0_TRPST_DEFAULT                      _MK_MASK_CONST(0x0)
#define NAND_TDDR_TIMING_0_0_TRPST_DEFAULT_MASK                 _MK_MASK_CONST(0xf)
#define NAND_TDDR_TIMING_0_0_TRPST_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define NAND_TDDR_TIMING_0_0_TRPST_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define NAND_TDDR_TIMING_0_0_TRPRE_SHIFT                        _MK_SHIFT_CONST(0)
#define NAND_TDDR_TIMING_0_0_TRPRE_FIELD                        _MK_FIELD_CONST(0xf, NAND_TDDR_TIMING_0_0_TRPRE_SHIFT)
#define NAND_TDDR_TIMING_0_0_TRPRE_RANGE                        3:0
#define NAND_TDDR_TIMING_0_0_TRPRE_WOFFSET                      0x0
#define NAND_TDDR_TIMING_0_0_TRPRE_DEFAULT                      _MK_MASK_CONST(0x0)
#define NAND_TDDR_TIMING_0_0_TRPRE_DEFAULT_MASK                 _MK_MASK_CONST(0xf)
#define NAND_TDDR_TIMING_0_0_TRPRE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define NAND_TDDR_TIMING_0_0_TRPRE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register NAND_TDDR_TIMING_1_0  
#define NAND_TDDR_TIMING_1_0                    _MK_ADDR_CONST(0x108)
#define NAND_TDDR_TIMING_1_0_SECURE                     0x0
#define NAND_TDDR_TIMING_1_0_WORD_COUNT                         0x1
#define NAND_TDDR_TIMING_1_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define NAND_TDDR_TIMING_1_0_RESET_MASK                         _MK_MASK_CONST(0xffff0fff)
#define NAND_TDDR_TIMING_1_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define NAND_TDDR_TIMING_1_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NAND_TDDR_TIMING_1_0_READ_MASK                  _MK_MASK_CONST(0xffff0fff)
#define NAND_TDDR_TIMING_1_0_WRITE_MASK                         _MK_MASK_CONST(0xffff0fff)
#define NAND_TDDR_TIMING_1_0_TCDQSH_SHIFT                       _MK_SHIFT_CONST(24)
#define NAND_TDDR_TIMING_1_0_TCDQSH_FIELD                       _MK_FIELD_CONST(0xff, NAND_TDDR_TIMING_1_0_TCDQSH_SHIFT)
#define NAND_TDDR_TIMING_1_0_TCDQSH_RANGE                       31:24
#define NAND_TDDR_TIMING_1_0_TCDQSH_WOFFSET                     0x0
#define NAND_TDDR_TIMING_1_0_TCDQSH_DEFAULT                     _MK_MASK_CONST(0x0)
#define NAND_TDDR_TIMING_1_0_TCDQSH_DEFAULT_MASK                        _MK_MASK_CONST(0xff)
#define NAND_TDDR_TIMING_1_0_TCDQSH_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define NAND_TDDR_TIMING_1_0_TCDQSH_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define NAND_TDDR_TIMING_1_0_TCDQSS_SHIFT                       _MK_SHIFT_CONST(16)
#define NAND_TDDR_TIMING_1_0_TCDQSS_FIELD                       _MK_FIELD_CONST(0xff, NAND_TDDR_TIMING_1_0_TCDQSS_SHIFT)
#define NAND_TDDR_TIMING_1_0_TCDQSS_RANGE                       23:16
#define NAND_TDDR_TIMING_1_0_TCDQSS_WOFFSET                     0x0
#define NAND_TDDR_TIMING_1_0_TCDQSS_DEFAULT                     _MK_MASK_CONST(0x0)
#define NAND_TDDR_TIMING_1_0_TCDQSS_DEFAULT_MASK                        _MK_MASK_CONST(0xff)
#define NAND_TDDR_TIMING_1_0_TCDQSS_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define NAND_TDDR_TIMING_1_0_TCDQSS_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define NAND_TDDR_TIMING_1_0_TWPSTH_SHIFT                       _MK_SHIFT_CONST(8)
#define NAND_TDDR_TIMING_1_0_TWPSTH_FIELD                       _MK_FIELD_CONST(0xf, NAND_TDDR_TIMING_1_0_TWPSTH_SHIFT)
#define NAND_TDDR_TIMING_1_0_TWPSTH_RANGE                       11:8
#define NAND_TDDR_TIMING_1_0_TWPSTH_WOFFSET                     0x0
#define NAND_TDDR_TIMING_1_0_TWPSTH_DEFAULT                     _MK_MASK_CONST(0x0)
#define NAND_TDDR_TIMING_1_0_TWPSTH_DEFAULT_MASK                        _MK_MASK_CONST(0xf)
#define NAND_TDDR_TIMING_1_0_TWPSTH_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define NAND_TDDR_TIMING_1_0_TWPSTH_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define NAND_TDDR_TIMING_1_0_TWPST_SHIFT                        _MK_SHIFT_CONST(4)
#define NAND_TDDR_TIMING_1_0_TWPST_FIELD                        _MK_FIELD_CONST(0xf, NAND_TDDR_TIMING_1_0_TWPST_SHIFT)
#define NAND_TDDR_TIMING_1_0_TWPST_RANGE                        7:4
#define NAND_TDDR_TIMING_1_0_TWPST_WOFFSET                      0x0
#define NAND_TDDR_TIMING_1_0_TWPST_DEFAULT                      _MK_MASK_CONST(0x0)
#define NAND_TDDR_TIMING_1_0_TWPST_DEFAULT_MASK                 _MK_MASK_CONST(0xf)
#define NAND_TDDR_TIMING_1_0_TWPST_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define NAND_TDDR_TIMING_1_0_TWPST_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define NAND_TDDR_TIMING_1_0_TWPRE_SHIFT                        _MK_SHIFT_CONST(0)
#define NAND_TDDR_TIMING_1_0_TWPRE_FIELD                        _MK_FIELD_CONST(0xf, NAND_TDDR_TIMING_1_0_TWPRE_SHIFT)
#define NAND_TDDR_TIMING_1_0_TWPRE_RANGE                        3:0
#define NAND_TDDR_TIMING_1_0_TWPRE_WOFFSET                      0x0
#define NAND_TDDR_TIMING_1_0_TWPRE_DEFAULT                      _MK_MASK_CONST(0x0)
#define NAND_TDDR_TIMING_1_0_TWPRE_DEFAULT_MASK                 _MK_MASK_CONST(0xf)
#define NAND_TDDR_TIMING_1_0_TWPRE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define NAND_TDDR_TIMING_1_0_TWPRE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register NAND_SDDR_TIMING_0_0  
#define NAND_SDDR_TIMING_0_0                    _MK_ADDR_CONST(0x10c)
#define NAND_SDDR_TIMING_0_0_SECURE                     0x0
#define NAND_SDDR_TIMING_0_0_WORD_COUNT                         0x1
#define NAND_SDDR_TIMING_0_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define NAND_SDDR_TIMING_0_0_RESET_MASK                         _MK_MASK_CONST(0xfff0fff)
#define NAND_SDDR_TIMING_0_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define NAND_SDDR_TIMING_0_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NAND_SDDR_TIMING_0_0_READ_MASK                  _MK_MASK_CONST(0xfff0fff)
#define NAND_SDDR_TIMING_0_0_WRITE_MASK                         _MK_MASK_CONST(0xfff0fff)
#define NAND_SDDR_TIMING_0_0_TCKWR_SHIFT                        _MK_SHIFT_CONST(24)
#define NAND_SDDR_TIMING_0_0_TCKWR_FIELD                        _MK_FIELD_CONST(0xf, NAND_SDDR_TIMING_0_0_TCKWR_SHIFT)
#define NAND_SDDR_TIMING_0_0_TCKWR_RANGE                        27:24
#define NAND_SDDR_TIMING_0_0_TCKWR_WOFFSET                      0x0
#define NAND_SDDR_TIMING_0_0_TCKWR_DEFAULT                      _MK_MASK_CONST(0x0)
#define NAND_SDDR_TIMING_0_0_TCKWR_DEFAULT_MASK                 _MK_MASK_CONST(0xf)
#define NAND_SDDR_TIMING_0_0_TCKWR_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define NAND_SDDR_TIMING_0_0_TCKWR_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define NAND_SDDR_TIMING_0_0_TCAD_SHIFT                 _MK_SHIFT_CONST(16)
#define NAND_SDDR_TIMING_0_0_TCAD_FIELD                 _MK_FIELD_CONST(0xff, NAND_SDDR_TIMING_0_0_TCAD_SHIFT)
#define NAND_SDDR_TIMING_0_0_TCAD_RANGE                 23:16
#define NAND_SDDR_TIMING_0_0_TCAD_WOFFSET                       0x0
#define NAND_SDDR_TIMING_0_0_TCAD_DEFAULT                       _MK_MASK_CONST(0x0)
#define NAND_SDDR_TIMING_0_0_TCAD_DEFAULT_MASK                  _MK_MASK_CONST(0xff)
#define NAND_SDDR_TIMING_0_0_TCAD_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define NAND_SDDR_TIMING_0_0_TCAD_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define NAND_SDDR_TIMING_0_0_TWRCK_SHIFT                        _MK_SHIFT_CONST(8)
#define NAND_SDDR_TIMING_0_0_TWRCK_FIELD                        _MK_FIELD_CONST(0xf, NAND_SDDR_TIMING_0_0_TWRCK_SHIFT)
#define NAND_SDDR_TIMING_0_0_TWRCK_RANGE                        11:8
#define NAND_SDDR_TIMING_0_0_TWRCK_WOFFSET                      0x0
#define NAND_SDDR_TIMING_0_0_TWRCK_DEFAULT                      _MK_MASK_CONST(0x0)
#define NAND_SDDR_TIMING_0_0_TWRCK_DEFAULT_MASK                 _MK_MASK_CONST(0xf)
#define NAND_SDDR_TIMING_0_0_TWRCK_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define NAND_SDDR_TIMING_0_0_TWRCK_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define NAND_SDDR_TIMING_0_0_TWPST_SHIFT                        _MK_SHIFT_CONST(4)
#define NAND_SDDR_TIMING_0_0_TWPST_FIELD                        _MK_FIELD_CONST(0xf, NAND_SDDR_TIMING_0_0_TWPST_SHIFT)
#define NAND_SDDR_TIMING_0_0_TWPST_RANGE                        7:4
#define NAND_SDDR_TIMING_0_0_TWPST_WOFFSET                      0x0
#define NAND_SDDR_TIMING_0_0_TWPST_DEFAULT                      _MK_MASK_CONST(0x0)
#define NAND_SDDR_TIMING_0_0_TWPST_DEFAULT_MASK                 _MK_MASK_CONST(0xf)
#define NAND_SDDR_TIMING_0_0_TWPST_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define NAND_SDDR_TIMING_0_0_TWPST_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define NAND_SDDR_TIMING_0_0_TWPRE_SHIFT                        _MK_SHIFT_CONST(0)
#define NAND_SDDR_TIMING_0_0_TWPRE_FIELD                        _MK_FIELD_CONST(0xf, NAND_SDDR_TIMING_0_0_TWPRE_SHIFT)
#define NAND_SDDR_TIMING_0_0_TWPRE_RANGE                        3:0
#define NAND_SDDR_TIMING_0_0_TWPRE_WOFFSET                      0x0
#define NAND_SDDR_TIMING_0_0_TWPRE_DEFAULT                      _MK_MASK_CONST(0x0)
#define NAND_SDDR_TIMING_0_0_TWPRE_DEFAULT_MASK                 _MK_MASK_CONST(0xf)
#define NAND_SDDR_TIMING_0_0_TWPRE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define NAND_SDDR_TIMING_0_0_TWPRE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register NAND_SDDR_TIMING_1_0  
#define NAND_SDDR_TIMING_1_0                    _MK_ADDR_CONST(0x110)
#define NAND_SDDR_TIMING_1_0_SECURE                     0x0
#define NAND_SDDR_TIMING_1_0_WORD_COUNT                         0x1
#define NAND_SDDR_TIMING_1_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define NAND_SDDR_TIMING_1_0_RESET_MASK                         _MK_MASK_CONST(0xff)
#define NAND_SDDR_TIMING_1_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define NAND_SDDR_TIMING_1_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NAND_SDDR_TIMING_1_0_READ_MASK                  _MK_MASK_CONST(0xff)
#define NAND_SDDR_TIMING_1_0_WRITE_MASK                         _MK_MASK_CONST(0xff)
#define NAND_SDDR_TIMING_1_0_TCCS_SHIFT                 _MK_SHIFT_CONST(0)
#define NAND_SDDR_TIMING_1_0_TCCS_FIELD                 _MK_FIELD_CONST(0xff, NAND_SDDR_TIMING_1_0_TCCS_SHIFT)
#define NAND_SDDR_TIMING_1_0_TCCS_RANGE                 7:0
#define NAND_SDDR_TIMING_1_0_TCCS_WOFFSET                       0x0
#define NAND_SDDR_TIMING_1_0_TCCS_DEFAULT                       _MK_MASK_CONST(0x0)
#define NAND_SDDR_TIMING_1_0_TCCS_DEFAULT_MASK                  _MK_MASK_CONST(0xff)
#define NAND_SDDR_TIMING_1_0_TCCS_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define NAND_SDDR_TIMING_1_0_TCCS_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register NAND_FBIO_DQSIB_DLY_0  
#define NAND_FBIO_DQSIB_DLY_0                   _MK_ADDR_CONST(0x114)
#define NAND_FBIO_DQSIB_DLY_0_SECURE                    0x0
#define NAND_FBIO_DQSIB_DLY_0_WORD_COUNT                        0x1
#define NAND_FBIO_DQSIB_DLY_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define NAND_FBIO_DQSIB_DLY_0_RESET_MASK                        _MK_MASK_CONST(0xff)
#define NAND_FBIO_DQSIB_DLY_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define NAND_FBIO_DQSIB_DLY_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define NAND_FBIO_DQSIB_DLY_0_READ_MASK                         _MK_MASK_CONST(0xff)
#define NAND_FBIO_DQSIB_DLY_0_WRITE_MASK                        _MK_MASK_CONST(0xff)
#define NAND_FBIO_DQSIB_DLY_0_CFG_DQSIB_DLY_BYTE_0_SHIFT                        _MK_SHIFT_CONST(0)
#define NAND_FBIO_DQSIB_DLY_0_CFG_DQSIB_DLY_BYTE_0_FIELD                        _MK_FIELD_CONST(0xff, NAND_FBIO_DQSIB_DLY_0_CFG_DQSIB_DLY_BYTE_0_SHIFT)
#define NAND_FBIO_DQSIB_DLY_0_CFG_DQSIB_DLY_BYTE_0_RANGE                        7:0
#define NAND_FBIO_DQSIB_DLY_0_CFG_DQSIB_DLY_BYTE_0_WOFFSET                      0x0
#define NAND_FBIO_DQSIB_DLY_0_CFG_DQSIB_DLY_BYTE_0_DEFAULT                      _MK_MASK_CONST(0x0)
#define NAND_FBIO_DQSIB_DLY_0_CFG_DQSIB_DLY_BYTE_0_DEFAULT_MASK                 _MK_MASK_CONST(0xff)
#define NAND_FBIO_DQSIB_DLY_0_CFG_DQSIB_DLY_BYTE_0_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define NAND_FBIO_DQSIB_DLY_0_CFG_DQSIB_DLY_BYTE_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define NAND_FBIO_DQSIB_DLY_0_CFG_DQSIB_DLY_BYTE_0_MAX                  _MK_ENUM_CONST(47)


// Register NAND_FBIO_QUSE_DLY_0  
#define NAND_FBIO_QUSE_DLY_0                    _MK_ADDR_CONST(0x118)
#define NAND_FBIO_QUSE_DLY_0_SECURE                     0x0
#define NAND_FBIO_QUSE_DLY_0_WORD_COUNT                         0x1
#define NAND_FBIO_QUSE_DLY_0_RESET_VAL                  _MK_MASK_CONST(0x34)
#define NAND_FBIO_QUSE_DLY_0_RESET_MASK                         _MK_MASK_CONST(0xff)
#define NAND_FBIO_QUSE_DLY_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define NAND_FBIO_QUSE_DLY_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NAND_FBIO_QUSE_DLY_0_READ_MASK                  _MK_MASK_CONST(0xff)
#define NAND_FBIO_QUSE_DLY_0_WRITE_MASK                         _MK_MASK_CONST(0xff)
#define NAND_FBIO_QUSE_DLY_0_CFG_QUSE_DLY_BYTE_0_SHIFT                  _MK_SHIFT_CONST(0)
#define NAND_FBIO_QUSE_DLY_0_CFG_QUSE_DLY_BYTE_0_FIELD                  _MK_FIELD_CONST(0xff, NAND_FBIO_QUSE_DLY_0_CFG_QUSE_DLY_BYTE_0_SHIFT)
#define NAND_FBIO_QUSE_DLY_0_CFG_QUSE_DLY_BYTE_0_RANGE                  7:0
#define NAND_FBIO_QUSE_DLY_0_CFG_QUSE_DLY_BYTE_0_WOFFSET                        0x0
#define NAND_FBIO_QUSE_DLY_0_CFG_QUSE_DLY_BYTE_0_DEFAULT                        _MK_MASK_CONST(0x34)
#define NAND_FBIO_QUSE_DLY_0_CFG_QUSE_DLY_BYTE_0_DEFAULT_MASK                   _MK_MASK_CONST(0xff)
#define NAND_FBIO_QUSE_DLY_0_CFG_QUSE_DLY_BYTE_0_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define NAND_FBIO_QUSE_DLY_0_CFG_QUSE_DLY_BYTE_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define NAND_FBIO_QUSE_DLY_0_CFG_QUSE_DLY_BYTE_0_MAX                    _MK_ENUM_CONST(47)


// Register NAND_FBIO_CFG_0  
#define NAND_FBIO_CFG_0                 _MK_ADDR_CONST(0x11c)
#define NAND_FBIO_CFG_0_SECURE                  0x0
#define NAND_FBIO_CFG_0_WORD_COUNT                      0x1
#define NAND_FBIO_CFG_0_RESET_VAL                       _MK_MASK_CONST(0x40)
#define NAND_FBIO_CFG_0_RESET_MASK                      _MK_MASK_CONST(0xff)
#define NAND_FBIO_CFG_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define NAND_FBIO_CFG_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define NAND_FBIO_CFG_0_READ_MASK                       _MK_MASK_CONST(0xff)
#define NAND_FBIO_CFG_0_WRITE_MASK                      _MK_MASK_CONST(0xff)
#define NAND_FBIO_CFG_0_CFG_RETIME_STAGES_SHIFT                 _MK_SHIFT_CONST(6)
#define NAND_FBIO_CFG_0_CFG_RETIME_STAGES_FIELD                 _MK_FIELD_CONST(0x3, NAND_FBIO_CFG_0_CFG_RETIME_STAGES_SHIFT)
#define NAND_FBIO_CFG_0_CFG_RETIME_STAGES_RANGE                 7:6
#define NAND_FBIO_CFG_0_CFG_RETIME_STAGES_WOFFSET                       0x0
#define NAND_FBIO_CFG_0_CFG_RETIME_STAGES_DEFAULT                       _MK_MASK_CONST(0x1)
#define NAND_FBIO_CFG_0_CFG_RETIME_STAGES_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define NAND_FBIO_CFG_0_CFG_RETIME_STAGES_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define NAND_FBIO_CFG_0_CFG_RETIME_STAGES_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define NAND_FBIO_CFG_0_CFG_DEN_EARLY_SHIFT                     _MK_SHIFT_CONST(5)
#define NAND_FBIO_CFG_0_CFG_DEN_EARLY_FIELD                     _MK_FIELD_CONST(0x1, NAND_FBIO_CFG_0_CFG_DEN_EARLY_SHIFT)
#define NAND_FBIO_CFG_0_CFG_DEN_EARLY_RANGE                     5:5
#define NAND_FBIO_CFG_0_CFG_DEN_EARLY_WOFFSET                   0x0
#define NAND_FBIO_CFG_0_CFG_DEN_EARLY_DEFAULT                   _MK_MASK_CONST(0x0)
#define NAND_FBIO_CFG_0_CFG_DEN_EARLY_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define NAND_FBIO_CFG_0_CFG_DEN_EARLY_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define NAND_FBIO_CFG_0_CFG_DEN_EARLY_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define NAND_FBIO_CFG_0_CFG_DEN_EARLY_DISABLE                   _MK_ENUM_CONST(0)
#define NAND_FBIO_CFG_0_CFG_DEN_EARLY_ENABLE                    _MK_ENUM_CONST(1)

#define NAND_FBIO_CFG_0_CFG_BYPASS_DQS_DLY_SHIFT                        _MK_SHIFT_CONST(4)
#define NAND_FBIO_CFG_0_CFG_BYPASS_DQS_DLY_FIELD                        _MK_FIELD_CONST(0x1, NAND_FBIO_CFG_0_CFG_BYPASS_DQS_DLY_SHIFT)
#define NAND_FBIO_CFG_0_CFG_BYPASS_DQS_DLY_RANGE                        4:4
#define NAND_FBIO_CFG_0_CFG_BYPASS_DQS_DLY_WOFFSET                      0x0
#define NAND_FBIO_CFG_0_CFG_BYPASS_DQS_DLY_DEFAULT                      _MK_MASK_CONST(0x0)
#define NAND_FBIO_CFG_0_CFG_BYPASS_DQS_DLY_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define NAND_FBIO_CFG_0_CFG_BYPASS_DQS_DLY_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define NAND_FBIO_CFG_0_CFG_BYPASS_DQS_DLY_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define NAND_FBIO_CFG_0_CFG_BYPASS_DQS_DLY_DISABLE                      _MK_ENUM_CONST(0)
#define NAND_FBIO_CFG_0_CFG_BYPASS_DQS_DLY_ENABLE                       _MK_ENUM_CONST(1)

#define NAND_FBIO_CFG_0_CFG_QUSE_LATE_SHIFT                     _MK_SHIFT_CONST(0)
#define NAND_FBIO_CFG_0_CFG_QUSE_LATE_FIELD                     _MK_FIELD_CONST(0xf, NAND_FBIO_CFG_0_CFG_QUSE_LATE_SHIFT)
#define NAND_FBIO_CFG_0_CFG_QUSE_LATE_RANGE                     3:0
#define NAND_FBIO_CFG_0_CFG_QUSE_LATE_WOFFSET                   0x0
#define NAND_FBIO_CFG_0_CFG_QUSE_LATE_DEFAULT                   _MK_MASK_CONST(0x0)
#define NAND_FBIO_CFG_0_CFG_QUSE_LATE_DEFAULT_MASK                      _MK_MASK_CONST(0xf)
#define NAND_FBIO_CFG_0_CFG_QUSE_LATE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define NAND_FBIO_CFG_0_CFG_QUSE_LATE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register NAND_FBIO_SPARE_0  
#define NAND_FBIO_SPARE_0                       _MK_ADDR_CONST(0x120)
#define NAND_FBIO_SPARE_0_SECURE                        0x0
#define NAND_FBIO_SPARE_0_WORD_COUNT                    0x1
#define NAND_FBIO_SPARE_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define NAND_FBIO_SPARE_0_RESET_MASK                    _MK_MASK_CONST(0xffffffff)
#define NAND_FBIO_SPARE_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define NAND_FBIO_SPARE_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define NAND_FBIO_SPARE_0_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define NAND_FBIO_SPARE_0_WRITE_MASK                    _MK_MASK_CONST(0xffffffff)
#define NAND_FBIO_SPARE_0_CFG_FBIO_SPARE_SHIFT                  _MK_SHIFT_CONST(0)
#define NAND_FBIO_SPARE_0_CFG_FBIO_SPARE_FIELD                  _MK_FIELD_CONST(0xffffffff, NAND_FBIO_SPARE_0_CFG_FBIO_SPARE_SHIFT)
#define NAND_FBIO_SPARE_0_CFG_FBIO_SPARE_RANGE                  31:0
#define NAND_FBIO_SPARE_0_CFG_FBIO_SPARE_WOFFSET                        0x0
#define NAND_FBIO_SPARE_0_CFG_FBIO_SPARE_DEFAULT                        _MK_MASK_CONST(0x0)
#define NAND_FBIO_SPARE_0_CFG_FBIO_SPARE_DEFAULT_MASK                   _MK_MASK_CONST(0xffffffff)
#define NAND_FBIO_SPARE_0_CFG_FBIO_SPARE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define NAND_FBIO_SPARE_0_CFG_FBIO_SPARE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register NAND_FC_KNOBS_0  
#define NAND_FC_KNOBS_0                 _MK_ADDR_CONST(0x124)
#define NAND_FC_KNOBS_0_SECURE                  0x0
#define NAND_FC_KNOBS_0_WORD_COUNT                      0x1
#define NAND_FC_KNOBS_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define NAND_FC_KNOBS_0_RESET_MASK                      _MK_MASK_CONST(0x1ff)
#define NAND_FC_KNOBS_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define NAND_FC_KNOBS_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define NAND_FC_KNOBS_0_READ_MASK                       _MK_MASK_CONST(0x1ff)
#define NAND_FC_KNOBS_0_WRITE_MASK                      _MK_MASK_CONST(0x1ff)
#define NAND_FC_KNOBS_0_PERF_WORD_ALIGNED_XFER_SHIFT                    _MK_SHIFT_CONST(0)
#define NAND_FC_KNOBS_0_PERF_WORD_ALIGNED_XFER_FIELD                    _MK_FIELD_CONST(0x1, NAND_FC_KNOBS_0_PERF_WORD_ALIGNED_XFER_SHIFT)
#define NAND_FC_KNOBS_0_PERF_WORD_ALIGNED_XFER_RANGE                    0:0
#define NAND_FC_KNOBS_0_PERF_WORD_ALIGNED_XFER_WOFFSET                  0x0
#define NAND_FC_KNOBS_0_PERF_WORD_ALIGNED_XFER_DEFAULT                  _MK_MASK_CONST(0x0)
#define NAND_FC_KNOBS_0_PERF_WORD_ALIGNED_XFER_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define NAND_FC_KNOBS_0_PERF_WORD_ALIGNED_XFER_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define NAND_FC_KNOBS_0_PERF_WORD_ALIGNED_XFER_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define NAND_FC_KNOBS_0_PERF_WORD_ALIGNED_XFER_DISABLE                  _MK_ENUM_CONST(0)
#define NAND_FC_KNOBS_0_PERF_WORD_ALIGNED_XFER_ENABLE                   _MK_ENUM_CONST(1)

#define NAND_FC_KNOBS_0_WORD_ALIGNED_XFER_SHIFT                 _MK_SHIFT_CONST(1)
#define NAND_FC_KNOBS_0_WORD_ALIGNED_XFER_FIELD                 _MK_FIELD_CONST(0x1, NAND_FC_KNOBS_0_WORD_ALIGNED_XFER_SHIFT)
#define NAND_FC_KNOBS_0_WORD_ALIGNED_XFER_RANGE                 1:1
#define NAND_FC_KNOBS_0_WORD_ALIGNED_XFER_WOFFSET                       0x0
#define NAND_FC_KNOBS_0_WORD_ALIGNED_XFER_DEFAULT                       _MK_MASK_CONST(0x0)
#define NAND_FC_KNOBS_0_WORD_ALIGNED_XFER_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define NAND_FC_KNOBS_0_WORD_ALIGNED_XFER_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define NAND_FC_KNOBS_0_WORD_ALIGNED_XFER_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define NAND_FC_KNOBS_0_WORD_ALIGNED_XFER_DISABLE                       _MK_ENUM_CONST(0)
#define NAND_FC_KNOBS_0_WORD_ALIGNED_XFER_ENABLE                        _MK_ENUM_CONST(1)

#define NAND_FC_KNOBS_0_DISABLE_CONTEXT_SWITCH_SHIFT                    _MK_SHIFT_CONST(2)
#define NAND_FC_KNOBS_0_DISABLE_CONTEXT_SWITCH_FIELD                    _MK_FIELD_CONST(0x1, NAND_FC_KNOBS_0_DISABLE_CONTEXT_SWITCH_SHIFT)
#define NAND_FC_KNOBS_0_DISABLE_CONTEXT_SWITCH_RANGE                    2:2
#define NAND_FC_KNOBS_0_DISABLE_CONTEXT_SWITCH_WOFFSET                  0x0
#define NAND_FC_KNOBS_0_DISABLE_CONTEXT_SWITCH_DEFAULT                  _MK_MASK_CONST(0x0)
#define NAND_FC_KNOBS_0_DISABLE_CONTEXT_SWITCH_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define NAND_FC_KNOBS_0_DISABLE_CONTEXT_SWITCH_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define NAND_FC_KNOBS_0_DISABLE_CONTEXT_SWITCH_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define NAND_FC_KNOBS_0_DISABLE_CONTEXT_SWITCH_DISABLE                  _MK_ENUM_CONST(0)
#define NAND_FC_KNOBS_0_DISABLE_CONTEXT_SWITCH_ENABLE                   _MK_ENUM_CONST(1)

#define NAND_FC_KNOBS_0_GATE_ABORT_TO_GIZMO_SHIFT                       _MK_SHIFT_CONST(3)
#define NAND_FC_KNOBS_0_GATE_ABORT_TO_GIZMO_FIELD                       _MK_FIELD_CONST(0x1, NAND_FC_KNOBS_0_GATE_ABORT_TO_GIZMO_SHIFT)
#define NAND_FC_KNOBS_0_GATE_ABORT_TO_GIZMO_RANGE                       3:3
#define NAND_FC_KNOBS_0_GATE_ABORT_TO_GIZMO_WOFFSET                     0x0
#define NAND_FC_KNOBS_0_GATE_ABORT_TO_GIZMO_DEFAULT                     _MK_MASK_CONST(0x0)
#define NAND_FC_KNOBS_0_GATE_ABORT_TO_GIZMO_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define NAND_FC_KNOBS_0_GATE_ABORT_TO_GIZMO_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define NAND_FC_KNOBS_0_GATE_ABORT_TO_GIZMO_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define NAND_FC_KNOBS_0_GATE_ABORT_TO_GIZMO_DISABLE                     _MK_ENUM_CONST(0)
#define NAND_FC_KNOBS_0_GATE_ABORT_TO_GIZMO_ENABLE                      _MK_ENUM_CONST(1)

#define NAND_FC_KNOBS_0_DISABLE_CONSECUTIVE_REQS_SHIFT                  _MK_SHIFT_CONST(4)
#define NAND_FC_KNOBS_0_DISABLE_CONSECUTIVE_REQS_FIELD                  _MK_FIELD_CONST(0x1, NAND_FC_KNOBS_0_DISABLE_CONSECUTIVE_REQS_SHIFT)
#define NAND_FC_KNOBS_0_DISABLE_CONSECUTIVE_REQS_RANGE                  4:4
#define NAND_FC_KNOBS_0_DISABLE_CONSECUTIVE_REQS_WOFFSET                        0x0
#define NAND_FC_KNOBS_0_DISABLE_CONSECUTIVE_REQS_DEFAULT                        _MK_MASK_CONST(0x0)
#define NAND_FC_KNOBS_0_DISABLE_CONSECUTIVE_REQS_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define NAND_FC_KNOBS_0_DISABLE_CONSECUTIVE_REQS_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define NAND_FC_KNOBS_0_DISABLE_CONSECUTIVE_REQS_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define NAND_FC_KNOBS_0_DISABLE_CONSECUTIVE_REQS_DISABLE                        _MK_ENUM_CONST(0)
#define NAND_FC_KNOBS_0_DISABLE_CONSECUTIVE_REQS_ENABLE                 _MK_ENUM_CONST(1)

#define NAND_FC_KNOBS_0_USE_DOUBLE_BUFFERS_FOR_512B_SECTORS_SHIFT                       _MK_SHIFT_CONST(5)
#define NAND_FC_KNOBS_0_USE_DOUBLE_BUFFERS_FOR_512B_SECTORS_FIELD                       _MK_FIELD_CONST(0x1, NAND_FC_KNOBS_0_USE_DOUBLE_BUFFERS_FOR_512B_SECTORS_SHIFT)
#define NAND_FC_KNOBS_0_USE_DOUBLE_BUFFERS_FOR_512B_SECTORS_RANGE                       5:5
#define NAND_FC_KNOBS_0_USE_DOUBLE_BUFFERS_FOR_512B_SECTORS_WOFFSET                     0x0
#define NAND_FC_KNOBS_0_USE_DOUBLE_BUFFERS_FOR_512B_SECTORS_DEFAULT                     _MK_MASK_CONST(0x0)
#define NAND_FC_KNOBS_0_USE_DOUBLE_BUFFERS_FOR_512B_SECTORS_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define NAND_FC_KNOBS_0_USE_DOUBLE_BUFFERS_FOR_512B_SECTORS_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define NAND_FC_KNOBS_0_USE_DOUBLE_BUFFERS_FOR_512B_SECTORS_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define NAND_FC_KNOBS_0_USE_DOUBLE_BUFFERS_FOR_512B_SECTORS_DISABLE                     _MK_ENUM_CONST(0)
#define NAND_FC_KNOBS_0_USE_DOUBLE_BUFFERS_FOR_512B_SECTORS_ENABLE                      _MK_ENUM_CONST(1)

#define NAND_FC_KNOBS_0_ECC_CLK_GATE_OVERRIDE_SHIFT                     _MK_SHIFT_CONST(6)
#define NAND_FC_KNOBS_0_ECC_CLK_GATE_OVERRIDE_FIELD                     _MK_FIELD_CONST(0x1, NAND_FC_KNOBS_0_ECC_CLK_GATE_OVERRIDE_SHIFT)
#define NAND_FC_KNOBS_0_ECC_CLK_GATE_OVERRIDE_RANGE                     6:6
#define NAND_FC_KNOBS_0_ECC_CLK_GATE_OVERRIDE_WOFFSET                   0x0
#define NAND_FC_KNOBS_0_ECC_CLK_GATE_OVERRIDE_DEFAULT                   _MK_MASK_CONST(0x0)
#define NAND_FC_KNOBS_0_ECC_CLK_GATE_OVERRIDE_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define NAND_FC_KNOBS_0_ECC_CLK_GATE_OVERRIDE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define NAND_FC_KNOBS_0_ECC_CLK_GATE_OVERRIDE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define NAND_FC_KNOBS_0_ECC_CLK_GATE_OVERRIDE_DISABLE                   _MK_ENUM_CONST(0)
#define NAND_FC_KNOBS_0_ECC_CLK_GATE_OVERRIDE_ENABLE                    _MK_ENUM_CONST(1)

#define NAND_FC_KNOBS_0_DMA_CLK_GATE_OVERRIDE_SHIFT                     _MK_SHIFT_CONST(7)
#define NAND_FC_KNOBS_0_DMA_CLK_GATE_OVERRIDE_FIELD                     _MK_FIELD_CONST(0x1, NAND_FC_KNOBS_0_DMA_CLK_GATE_OVERRIDE_SHIFT)
#define NAND_FC_KNOBS_0_DMA_CLK_GATE_OVERRIDE_RANGE                     7:7
#define NAND_FC_KNOBS_0_DMA_CLK_GATE_OVERRIDE_WOFFSET                   0x0
#define NAND_FC_KNOBS_0_DMA_CLK_GATE_OVERRIDE_DEFAULT                   _MK_MASK_CONST(0x0)
#define NAND_FC_KNOBS_0_DMA_CLK_GATE_OVERRIDE_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define NAND_FC_KNOBS_0_DMA_CLK_GATE_OVERRIDE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define NAND_FC_KNOBS_0_DMA_CLK_GATE_OVERRIDE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define NAND_FC_KNOBS_0_DMA_CLK_GATE_OVERRIDE_DISABLE                   _MK_ENUM_CONST(0)
#define NAND_FC_KNOBS_0_DMA_CLK_GATE_OVERRIDE_ENABLE                    _MK_ENUM_CONST(1)

#define NAND_FC_KNOBS_0_ENABLE_IO_FORCE_FLUSH_SHIFT                     _MK_SHIFT_CONST(8)
#define NAND_FC_KNOBS_0_ENABLE_IO_FORCE_FLUSH_FIELD                     _MK_FIELD_CONST(0x1, NAND_FC_KNOBS_0_ENABLE_IO_FORCE_FLUSH_SHIFT)
#define NAND_FC_KNOBS_0_ENABLE_IO_FORCE_FLUSH_RANGE                     8:8
#define NAND_FC_KNOBS_0_ENABLE_IO_FORCE_FLUSH_WOFFSET                   0x0
#define NAND_FC_KNOBS_0_ENABLE_IO_FORCE_FLUSH_DEFAULT                   _MK_MASK_CONST(0x0)
#define NAND_FC_KNOBS_0_ENABLE_IO_FORCE_FLUSH_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define NAND_FC_KNOBS_0_ENABLE_IO_FORCE_FLUSH_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define NAND_FC_KNOBS_0_ENABLE_IO_FORCE_FLUSH_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define NAND_FC_KNOBS_0_ENABLE_IO_FORCE_FLUSH_DISABLE                   _MK_ENUM_CONST(0)
#define NAND_FC_KNOBS_0_ENABLE_IO_FORCE_FLUSH_ENABLE                    _MK_ENUM_CONST(1)


// Register NAND_BUF_STALL_ACCUMULATED_0  
#define NAND_BUF_STALL_ACCUMULATED_0                    _MK_ADDR_CONST(0x128)
#define NAND_BUF_STALL_ACCUMULATED_0_SECURE                     0x0
#define NAND_BUF_STALL_ACCUMULATED_0_WORD_COUNT                         0x1
#define NAND_BUF_STALL_ACCUMULATED_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define NAND_BUF_STALL_ACCUMULATED_0_RESET_MASK                         _MK_MASK_CONST(0xffffffff)
#define NAND_BUF_STALL_ACCUMULATED_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define NAND_BUF_STALL_ACCUMULATED_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NAND_BUF_STALL_ACCUMULATED_0_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define NAND_BUF_STALL_ACCUMULATED_0_WRITE_MASK                         _MK_MASK_CONST(0xffffffff)
#define NAND_BUF_STALL_ACCUMULATED_0_STALL_COUNT_SHIFT                  _MK_SHIFT_CONST(0)
#define NAND_BUF_STALL_ACCUMULATED_0_STALL_COUNT_FIELD                  _MK_FIELD_CONST(0xffffffff, NAND_BUF_STALL_ACCUMULATED_0_STALL_COUNT_SHIFT)
#define NAND_BUF_STALL_ACCUMULATED_0_STALL_COUNT_RANGE                  31:0
#define NAND_BUF_STALL_ACCUMULATED_0_STALL_COUNT_WOFFSET                        0x0
#define NAND_BUF_STALL_ACCUMULATED_0_STALL_COUNT_DEFAULT                        _MK_MASK_CONST(0x0)
#define NAND_BUF_STALL_ACCUMULATED_0_STALL_COUNT_DEFAULT_MASK                   _MK_MASK_CONST(0xffffffff)
#define NAND_BUF_STALL_ACCUMULATED_0_STALL_COUNT_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define NAND_BUF_STALL_ACCUMULATED_0_STALL_COUNT_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register NAND_CORR_FIFO_ACCUMULATED_0  
#define NAND_CORR_FIFO_ACCUMULATED_0                    _MK_ADDR_CONST(0x12c)
#define NAND_CORR_FIFO_ACCUMULATED_0_SECURE                     0x0
#define NAND_CORR_FIFO_ACCUMULATED_0_WORD_COUNT                         0x1
#define NAND_CORR_FIFO_ACCUMULATED_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define NAND_CORR_FIFO_ACCUMULATED_0_RESET_MASK                         _MK_MASK_CONST(0xffffffff)
#define NAND_CORR_FIFO_ACCUMULATED_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define NAND_CORR_FIFO_ACCUMULATED_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NAND_CORR_FIFO_ACCUMULATED_0_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define NAND_CORR_FIFO_ACCUMULATED_0_WRITE_MASK                         _MK_MASK_CONST(0xffffffff)
#define NAND_CORR_FIFO_ACCUMULATED_0_EMPTY_COUNT_SHIFT                  _MK_SHIFT_CONST(0)
#define NAND_CORR_FIFO_ACCUMULATED_0_EMPTY_COUNT_FIELD                  _MK_FIELD_CONST(0xffffffff, NAND_CORR_FIFO_ACCUMULATED_0_EMPTY_COUNT_SHIFT)
#define NAND_CORR_FIFO_ACCUMULATED_0_EMPTY_COUNT_RANGE                  31:0
#define NAND_CORR_FIFO_ACCUMULATED_0_EMPTY_COUNT_WOFFSET                        0x0
#define NAND_CORR_FIFO_ACCUMULATED_0_EMPTY_COUNT_DEFAULT                        _MK_MASK_CONST(0x0)
#define NAND_CORR_FIFO_ACCUMULATED_0_EMPTY_COUNT_DEFAULT_MASK                   _MK_MASK_CONST(0xffffffff)
#define NAND_CORR_FIFO_ACCUMULATED_0_EMPTY_COUNT_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define NAND_CORR_FIFO_ACCUMULATED_0_EMPTY_COUNT_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Packet CMDQ_CMD
#define CMDQ_CMD_SIZE 32

#define CMDQ_CMD_PKT_ID_SHIFT                   _MK_SHIFT_CONST(24)
#define CMDQ_CMD_PKT_ID_FIELD                   _MK_FIELD_CONST(0xff, CMDQ_CMD_PKT_ID_SHIFT)
#define CMDQ_CMD_PKT_ID_RANGE                   _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(24)
#define CMDQ_CMD_PKT_ID_ROW                     0

#define CMDQ_CMD_RSVD_SHIFT                     _MK_SHIFT_CONST(14)
#define CMDQ_CMD_RSVD_FIELD                     _MK_FIELD_CONST(0x3ff, CMDQ_CMD_RSVD_SHIFT)
#define CMDQ_CMD_RSVD_RANGE                     _MK_SHIFT_CONST(23):_MK_SHIFT_CONST(14)
#define CMDQ_CMD_RSVD_ROW                       0

#define CMDQ_CMD_COMMAND_SHIFT                  _MK_SHIFT_CONST(13)
#define CMDQ_CMD_COMMAND_FIELD                  _MK_FIELD_CONST(0x1, CMDQ_CMD_COMMAND_SHIFT)
#define CMDQ_CMD_COMMAND_RANGE                  _MK_SHIFT_CONST(13):_MK_SHIFT_CONST(13)
#define CMDQ_CMD_COMMAND_ROW                    0
#define CMDQ_CMD_COMMAND_DISABLE                        _MK_ENUM_CONST(0)
#define CMDQ_CMD_COMMAND_ENABLE                 _MK_ENUM_CONST(1)

#define CMDQ_CMD_HWSTATUS_MASK_SHIFT                    _MK_SHIFT_CONST(12)
#define CMDQ_CMD_HWSTATUS_MASK_FIELD                    _MK_FIELD_CONST(0x1, CMDQ_CMD_HWSTATUS_MASK_SHIFT)
#define CMDQ_CMD_HWSTATUS_MASK_RANGE                    _MK_SHIFT_CONST(12):_MK_SHIFT_CONST(12)
#define CMDQ_CMD_HWSTATUS_MASK_ROW                      0
#define CMDQ_CMD_HWSTATUS_MASK_DISABLE                  _MK_ENUM_CONST(0)
#define CMDQ_CMD_HWSTATUS_MASK_ENABLE                   _MK_ENUM_CONST(1)

#define CMDQ_CMD_HWSTATUS_CMD_SHIFT                     _MK_SHIFT_CONST(11)
#define CMDQ_CMD_HWSTATUS_CMD_FIELD                     _MK_FIELD_CONST(0x1, CMDQ_CMD_HWSTATUS_CMD_SHIFT)
#define CMDQ_CMD_HWSTATUS_CMD_RANGE                     _MK_SHIFT_CONST(11):_MK_SHIFT_CONST(11)
#define CMDQ_CMD_HWSTATUS_CMD_ROW                       0
#define CMDQ_CMD_HWSTATUS_CMD_DISABLE                   _MK_ENUM_CONST(0)
#define CMDQ_CMD_HWSTATUS_CMD_ENABLE                    _MK_ENUM_CONST(1)

#define CMDQ_CMD_CMD_REG2_SHIFT                 _MK_SHIFT_CONST(10)
#define CMDQ_CMD_CMD_REG2_FIELD                 _MK_FIELD_CONST(0x1, CMDQ_CMD_CMD_REG2_SHIFT)
#define CMDQ_CMD_CMD_REG2_RANGE                 _MK_SHIFT_CONST(10):_MK_SHIFT_CONST(10)
#define CMDQ_CMD_CMD_REG2_ROW                   0
#define CMDQ_CMD_CMD_REG2_DISABLE                       _MK_ENUM_CONST(0)
#define CMDQ_CMD_CMD_REG2_ENABLE                        _MK_ENUM_CONST(1)

#define CMDQ_CMD_CMD_REG1_SHIFT                 _MK_SHIFT_CONST(9)
#define CMDQ_CMD_CMD_REG1_FIELD                 _MK_FIELD_CONST(0x1, CMDQ_CMD_CMD_REG1_SHIFT)
#define CMDQ_CMD_CMD_REG1_RANGE                 _MK_SHIFT_CONST(9):_MK_SHIFT_CONST(9)
#define CMDQ_CMD_CMD_REG1_ROW                   0
#define CMDQ_CMD_CMD_REG1_DISABLE                       _MK_ENUM_CONST(0)
#define CMDQ_CMD_CMD_REG1_ENABLE                        _MK_ENUM_CONST(1)

#define CMDQ_CMD_ADDR_REG2_SHIFT                        _MK_SHIFT_CONST(8)
#define CMDQ_CMD_ADDR_REG2_FIELD                        _MK_FIELD_CONST(0x1, CMDQ_CMD_ADDR_REG2_SHIFT)
#define CMDQ_CMD_ADDR_REG2_RANGE                        _MK_SHIFT_CONST(8):_MK_SHIFT_CONST(8)
#define CMDQ_CMD_ADDR_REG2_ROW                  0
#define CMDQ_CMD_ADDR_REG2_DISABLE                      _MK_ENUM_CONST(0)
#define CMDQ_CMD_ADDR_REG2_ENABLE                       _MK_ENUM_CONST(1)

#define CMDQ_CMD_ADDR_REG1_SHIFT                        _MK_SHIFT_CONST(7)
#define CMDQ_CMD_ADDR_REG1_FIELD                        _MK_FIELD_CONST(0x1, CMDQ_CMD_ADDR_REG1_SHIFT)
#define CMDQ_CMD_ADDR_REG1_RANGE                        _MK_SHIFT_CONST(7):_MK_SHIFT_CONST(7)
#define CMDQ_CMD_ADDR_REG1_ROW                  0
#define CMDQ_CMD_ADDR_REG1_DISABLE                      _MK_ENUM_CONST(0)
#define CMDQ_CMD_ADDR_REG1_ENABLE                       _MK_ENUM_CONST(1)

#define CMDQ_CMD_MST_CTRL_SHIFT                 _MK_SHIFT_CONST(6)
#define CMDQ_CMD_MST_CTRL_FIELD                 _MK_FIELD_CONST(0x1, CMDQ_CMD_MST_CTRL_SHIFT)
#define CMDQ_CMD_MST_CTRL_RANGE                 _MK_SHIFT_CONST(6):_MK_SHIFT_CONST(6)
#define CMDQ_CMD_MST_CTRL_ROW                   0
#define CMDQ_CMD_MST_CTRL_DISABLE                       _MK_ENUM_CONST(0)
#define CMDQ_CMD_MST_CTRL_ENABLE                        _MK_ENUM_CONST(1)

#define CMDQ_CMD_ECC_PTR_SHIFT                  _MK_SHIFT_CONST(5)
#define CMDQ_CMD_ECC_PTR_FIELD                  _MK_FIELD_CONST(0x1, CMDQ_CMD_ECC_PTR_SHIFT)
#define CMDQ_CMD_ECC_PTR_RANGE                  _MK_SHIFT_CONST(5):_MK_SHIFT_CONST(5)
#define CMDQ_CMD_ECC_PTR_ROW                    0
#define CMDQ_CMD_ECC_PTR_DISABLE                        _MK_ENUM_CONST(0)
#define CMDQ_CMD_ECC_PTR_ENABLE                 _MK_ENUM_CONST(1)

#define CMDQ_CMD_TAG_PTR_SHIFT                  _MK_SHIFT_CONST(4)
#define CMDQ_CMD_TAG_PTR_FIELD                  _MK_FIELD_CONST(0x1, CMDQ_CMD_TAG_PTR_SHIFT)
#define CMDQ_CMD_TAG_PTR_RANGE                  _MK_SHIFT_CONST(4):_MK_SHIFT_CONST(4)
#define CMDQ_CMD_TAG_PTR_ROW                    0
#define CMDQ_CMD_TAG_PTR_DISABLE                        _MK_ENUM_CONST(0)
#define CMDQ_CMD_TAG_PTR_ENABLE                 _MK_ENUM_CONST(1)

#define CMDQ_CMD_DATA_BLOCK_PTR_SHIFT                   _MK_SHIFT_CONST(3)
#define CMDQ_CMD_DATA_BLOCK_PTR_FIELD                   _MK_FIELD_CONST(0x1, CMDQ_CMD_DATA_BLOCK_PTR_SHIFT)
#define CMDQ_CMD_DATA_BLOCK_PTR_RANGE                   _MK_SHIFT_CONST(3):_MK_SHIFT_CONST(3)
#define CMDQ_CMD_DATA_BLOCK_PTR_ROW                     0
#define CMDQ_CMD_DATA_BLOCK_PTR_DISABLE                 _MK_ENUM_CONST(0)
#define CMDQ_CMD_DATA_BLOCK_PTR_ENABLE                  _MK_ENUM_CONST(1)

#define CMDQ_CMD_DMA_CNFGB_SHIFT                        _MK_SHIFT_CONST(2)
#define CMDQ_CMD_DMA_CNFGB_FIELD                        _MK_FIELD_CONST(0x1, CMDQ_CMD_DMA_CNFGB_SHIFT)
#define CMDQ_CMD_DMA_CNFGB_RANGE                        _MK_SHIFT_CONST(2):_MK_SHIFT_CONST(2)
#define CMDQ_CMD_DMA_CNFGB_ROW                  0
#define CMDQ_CMD_DMA_CNFGB_DISABLE                      _MK_ENUM_CONST(0)
#define CMDQ_CMD_DMA_CNFGB_ENABLE                       _MK_ENUM_CONST(1)

#define CMDQ_CMD_DMA_CNFGA_SHIFT                        _MK_SHIFT_CONST(1)
#define CMDQ_CMD_DMA_CNFGA_FIELD                        _MK_FIELD_CONST(0x1, CMDQ_CMD_DMA_CNFGA_SHIFT)
#define CMDQ_CMD_DMA_CNFGA_RANGE                        _MK_SHIFT_CONST(1):_MK_SHIFT_CONST(1)
#define CMDQ_CMD_DMA_CNFGA_ROW                  0
#define CMDQ_CMD_DMA_CNFGA_DISABLE                      _MK_ENUM_CONST(0)
#define CMDQ_CMD_DMA_CNFGA_ENABLE                       _MK_ENUM_CONST(1)

#define CMDQ_CMD_CONFIG_SHIFT                   _MK_SHIFT_CONST(0)
#define CMDQ_CMD_CONFIG_FIELD                   _MK_FIELD_CONST(0x1, CMDQ_CMD_CONFIG_SHIFT)
#define CMDQ_CMD_CONFIG_RANGE                   _MK_SHIFT_CONST(0):_MK_SHIFT_CONST(0)
#define CMDQ_CMD_CONFIG_ROW                     0
#define CMDQ_CMD_CONFIG_DISABLE                 _MK_ENUM_CONST(0)
#define CMDQ_CMD_CONFIG_ENABLE                  _MK_ENUM_CONST(1)


//
// REGISTER LIST
//
#define LIST_ARNANDFLASH_REGS(_op_) \
_op_(NAND_COMMAND_0) \
_op_(NAND_STATUS_0) \
_op_(NAND_ISR_0) \
_op_(NAND_IER_0) \
_op_(NAND_CONFIG_0) \
_op_(NAND_TIMING_0) \
_op_(NAND_RESP_0) \
_op_(NAND_TIMING2_0) \
_op_(NAND_CMD_REG1_0) \
_op_(NAND_CMD_REG2_0) \
_op_(NAND_ADDR_REG1_0) \
_op_(NAND_ADDR_REG2_0) \
_op_(NAND_DMA_MST_CTRL_0) \
_op_(NAND_DMA_CFG_A_0) \
_op_(NAND_DMA_CFG_B_0) \
_op_(NAND_FIFO_CTRL_0) \
_op_(NAND_DATA_BLOCK_PTR_0) \
_op_(NAND_TAG_PTR_0) \
_op_(NAND_ECC_PTR_0) \
_op_(NAND_DEC_STATUS_0) \
_op_(NAND_HWSTATUS_CMD_0) \
_op_(NAND_HWSTATUS_MASK_0) \
_op_(NAND_LL_CONFIG_0) \
_op_(NAND_LL_PTR_0) \
_op_(NAND_LL_STATUS_0) \
_op_(NAND_LOCK_CONTROL_0) \
_op_(NAND_LOCK_STATUS_0) \
_op_(NAND_LOCK_APER_START0_0) \
_op_(NAND_LOCK_APER_START1_0) \
_op_(NAND_LOCK_APER_START2_0) \
_op_(NAND_LOCK_APER_START3_0) \
_op_(NAND_LOCK_APER_START4_0) \
_op_(NAND_LOCK_APER_START5_0) \
_op_(NAND_LOCK_APER_START6_0) \
_op_(NAND_LOCK_APER_START7_0) \
_op_(NAND_LOCK_APER_END0_0) \
_op_(NAND_LOCK_APER_END1_0) \
_op_(NAND_LOCK_APER_END2_0) \
_op_(NAND_LOCK_APER_END3_0) \
_op_(NAND_LOCK_APER_END4_0) \
_op_(NAND_LOCK_APER_END5_0) \
_op_(NAND_LOCK_APER_END6_0) \
_op_(NAND_LOCK_APER_END7_0) \
_op_(NAND_LOCK_APER_CHIPID0_0) \
_op_(NAND_LOCK_APER_CHIPID1_0) \
_op_(NAND_LOCK_APER_CHIPID2_0) \
_op_(NAND_LOCK_APER_CHIPID3_0) \
_op_(NAND_LOCK_APER_CHIPID4_0) \
_op_(NAND_LOCK_APER_CHIPID5_0) \
_op_(NAND_LOCK_APER_CHIPID6_0) \
_op_(NAND_LOCK_APER_CHIPID7_0) \
_op_(NAND_BCH_CONFIG_0) \
_op_(NAND_BCH_DEC_RESULT_0) \
_op_(NAND_BCH_DEC_STATUS_BUF_0) \
_op_(NAND_CONFIG2_0) \
_op_(NAND_MAIN_ECC_OFFSET_0) \
_op_(NAND_TAG_OFFSET_0) \
_op_(NAND_TAG_ECC_OFFSET_0) \
_op_(NAND_RESP2_0) \
_op_(NAND_RANDOM_RD_0) \
_op_(NAND_RANDOM_WR_0) \
_op_(NAND_ASYNC_TIMING_0_0) \
_op_(NAND_ASYNC_TIMING_1_0) \
_op_(NAND_ASYNC_TIMING_2_0) \
_op_(NAND_ASYNC_TIMING_3_0) \
_op_(NAND_TDDR_TIMING_0_0) \
_op_(NAND_TDDR_TIMING_1_0) \
_op_(NAND_SDDR_TIMING_0_0) \
_op_(NAND_SDDR_TIMING_1_0) \
_op_(NAND_FBIO_DQSIB_DLY_0) \
_op_(NAND_FBIO_QUSE_DLY_0) \
_op_(NAND_FBIO_CFG_0) \
_op_(NAND_FBIO_SPARE_0) \
_op_(NAND_FC_KNOBS_0) \
_op_(NAND_BUF_STALL_ACCUMULATED_0) \
_op_(NAND_CORR_FIFO_ACCUMULATED_0)


//
// ADDRESS SPACES
//

#define BASE_ADDRESS_NAND       0x00000000

//
// ARNANDFLASH REGISTER BANKS
//

#define NAND0_FIRST_REG 0x0000 // NAND_COMMAND_0
#define NAND0_LAST_REG 0x012c // NAND_CORR_FIFO_ACCUMULATED_0

// To satisfy various compilers and platforms,
// we let users control the types and syntax of certain constants, using macros.
#ifndef _MK_SHIFT_CONST
  #define _MK_SHIFT_CONST(_constant_) _constant_
#endif
#ifndef _MK_MASK_CONST
  #define _MK_MASK_CONST(_constant_) _constant_
#endif
#ifndef _MK_ENUM_CONST
  #define _MK_ENUM_CONST(_constant_) (_constant_ ## UL)
#endif
#ifndef _MK_ADDR_CONST
  #define _MK_ADDR_CONST(_constant_) _constant_
#endif
#ifndef _MK_FIELD_CONST
  #define _MK_FIELD_CONST(_mask_, _shift_) (_MK_MASK_CONST(_mask_) << _MK_SHIFT_CONST(_shift_))
#endif

#endif // ifndef ___ARNANDFLASH_H_INC_
