m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
depo3nogeens
Edivider
Z0 w1513334169
Z1 DPx4 ieee 11 numeric_std 0 22 :ASDNFgHXf_ih3J@9F3Ze1
Z2 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z3 DPx4 ieee 14 std_logic_1164 0 22 eNV`TJ_GofJTzYa?f<@Oe1
Z4 d/epo3biem
Z5 8VHDL/divider.vhd
Z6 FVHDL/divider.vhd
l0
L9
V>e8VHi9NoWU9GKck>TFSg3
!s100 R4JcUDW<dk<6;BP?EIngA2
Z7 OL;C;10.5b;63
33
<<<<<<< HEAD
<<<<<<< HEAD
<<<<<<< HEAD
Z12 !s110 1513670648
=======
Z8 !s110 1513670648
>>>>>>> parent of c7e97f1... vga_controller less registers
=======
Z8 !s110 1513670648
>>>>>>> parent of c7e97f1... vga_controller less registers
!i10b 1
Z9 !s108 1513670648.000000
Z10 !s90 -quiet|-nologo|-2008|-lower|-explicit|-work|work|VHDL/divider.vhd|
Z11 !s107 VHDL/divider.vhd|
!i113 0
Z12 o-quiet -nologo -2008 -lower -explicit -work work
Z13 tExplicit 1 CvgOpt 0
<<<<<<< HEAD
Abehavior
Z14 DEx4 work 7 divider 0 22 >e8VHi9NoWU9GKck>TFSg3
R1
R2
R3
l34
L28
VI]m5EfYB3Vg44hGb;DYYP0
!s100 UVD:8EgzC8ea@imm9E^:L1
R7
33
<<<<<<< HEAD
=======
Z8 !s110 1513675056
!i10b 1
Z9 !s108 1513675056.000000
Z10 !s90 -quiet|-nologo|-2008|-lower|-explicit|-work|work|VHDL/divider.vhd|
Z11 !s107 VHDL/divider.vhd|
!i113 0
Z12 o-quiet -nologo -2008 -lower -explicit -work work
Z13 tExplicit 1 CvgOpt 0
Asynthesised
R1
Z14 DEx4 work 7 divider 0 22 >e8VHi9NoWU9GKck>TFSg3
Z15 DPx8 cellslib 18 cellslib_decl_pack 0 22 C_V`I?bM<:>X]9]N228Sm1
R2
R3
8VHDL/divider_SYNTH.vhd
FVHDL/divider_SYNTH.vhd
l28
L7
VL3nTnjMI2ozCOX:z]ZRSL3
!s100 KR@33R;5LoB:Xe8n18`dK0
R7
33
R8
!i10b 1
R9
!s90 -quiet|-nologo|-2008|-lower|-explicit|-work|work|VHDL/divider_SYNTH.vhd|
!s107 VHDL/divider_SYNTH.vhd|
!i113 0
>>>>>>> 0e03a5bee655ae6f852fec6836b16c3ee6a3c259
R12
=======
R8
>>>>>>> parent of c7e97f1... vga_controller less registers
!i10b 1
R9
R10
R11
!i113 0
R12
R13
<<<<<<< HEAD
<<<<<<< HEAD
R14
R15
=======
Abehavior
R14
=======
Abehavior
Z14 DEx4 work 7 divider 0 22 >e8VHi9NoWU9GKck>TFSg3
>>>>>>> parent of c7e97f1... vga_controller less registers
R1
R2
R3
l34
L28
VI]m5EfYB3Vg44hGb;DYYP0
!s100 UVD:8EgzC8ea@imm9E^:L1
<<<<<<< HEAD
=======
Asynthesised
R1
R14
Z15 DPx8 cellslib 18 cellslib_decl_pack 0 22 C_V`I?bM<:>X]9]N228Sm1
R2
R3
8VHDL/divider_SYNTH.vhd
FVHDL/divider_SYNTH.vhd
l28
L7
VL3nTnjMI2ozCOX:z]ZRSL3
!s100 KR@33R;5LoB:Xe8n18`dK0
>>>>>>> parent of c7e97f1... vga_controller less registers
=======
>>>>>>> parent of c7e97f1... vga_controller less registers
R7
33
R8
!i10b 1
<<<<<<< HEAD
<<<<<<< HEAD
R9
R10
R11
>>>>>>> 0e03a5bee655ae6f852fec6836b16c3ee6a3c259
=======
!s108 1513670647.000000
!s90 -quiet|-nologo|-2008|-lower|-explicit|-work|work|VHDL/divider_SYNTH.vhd|
!s107 VHDL/divider_SYNTH.vhd|
>>>>>>> parent of c7e97f1... vga_controller less registers
=======
R9
R10
R11
!i113 0
R12
R13
Asynthesised
R1
R14
Z15 DPx8 cellslib 18 cellslib_decl_pack 0 22 C_V`I?bM<:>X]9]N228Sm1
R2
R3
8VHDL/divider_SYNTH.vhd
FVHDL/divider_SYNTH.vhd
l28
L7
VL3nTnjMI2ozCOX:z]ZRSL3
!s100 KR@33R;5LoB:Xe8n18`dK0
R7
33
R8
!i10b 1
!s108 1513670647.000000
!s90 -quiet|-nologo|-2008|-lower|-explicit|-work|work|VHDL/divider_SYNTH.vhd|
!s107 VHDL/divider_SYNTH.vhd|
>>>>>>> parent of c7e97f1... vga_controller less registers
!i113 0
R12
R13
Cdivider_behavior_cfg
edivider
Z16 abehavior
DAx4 work 7 divider 8 behavior 22 I]m5EfYB3Vg44hGb;DYYP0
R1
R2
R3
R14
R0
R4
8VHDL/divider_behavior_cfg.vhd
FVHDL/divider_behavior_cfg.vhd
l0
L1
Vb4SCz:ePeE>cTa_TUgSWm3
!s100 dG6Tfc[A5X_DM0dZeOS__3
R7
33
<<<<<<< HEAD
<<<<<<< HEAD
<<<<<<< HEAD
R12
=======
Z17 !s110 1513675057
>>>>>>> 0e03a5bee655ae6f852fec6836b16c3ee6a3c259
=======
R8
>>>>>>> parent of c7e97f1... vga_controller less registers
=======
R8
>>>>>>> parent of c7e97f1... vga_controller less registers
!i10b 0
R9
!s90 -quiet|-nologo|-2008|-lower|-explicit|-work|work|VHDL/divider_behavior_cfg.vhd|
!s107 VHDL/divider_behavior_cfg.vhd|
!i113 0
R12
R13
Edraw
R0
R1
R2
R3
R4
8VHDL/draw.vhd
FVHDL/draw.vhd
l0
L5
VZ]j2`:UiD`lFm5nB?^T[61
!s100 YF1LGk?I=glLZ390^0Ykz3
R7
33
<<<<<<< HEAD
<<<<<<< HEAD
<<<<<<< HEAD
R12
=======
R8
>>>>>>> parent of c7e97f1... vga_controller less registers
=======
R8
>>>>>>> parent of c7e97f1... vga_controller less registers
!i10b 1
R9
!s90 -quiet|-nologo|-2008|-lower|-explicit|-work|work|VHDL/draw.vhd|
!s107 VHDL/draw.vhd|
!i113 0
R12
R13
Arenderer
w1513336694
<<<<<<< HEAD
<<<<<<< HEAD
Z23 DEx4 work 4 draw 0 22 Z]j2`:UiD`lFm5nB?^T[61
R5
R6
R7
=======
R17
!i10b 1
Z18 !s108 1513675057.000000
!s90 -quiet|-nologo|-2008|-lower|-explicit|-work|work|VHDL/draw.vhd|
!s107 VHDL/draw.vhd|
!i113 0
R12
R13
Asynthesised
Z19 w1513674658
R1
Z20 DEx4 work 4 draw 0 22 Z]j2`:UiD`lFm5nB?^T[61
R15
R2
R3
8VHDL/draw_SYNTH.vhd
FVHDL/draw_SYNTH.vhd
l44
L7
V]cCNUE4JD=k2M^@:g6KL?2
!s100 ?=7>MUSD_WFcm5bkAem=F0
R7
33
R17
!i10b 1
R18
!s90 -quiet|-nologo|-2008|-lower|-explicit|-work|work|VHDL/draw_SYNTH.vhd|
!s107 VHDL/draw_SYNTH.vhd|
!i113 0
R12
R13
Arenderer
w1513336694
R20
R1
R2
R3
>>>>>>> 0e03a5bee655ae6f852fec6836b16c3ee6a3c259
=======
=======
>>>>>>> parent of c7e97f1... vga_controller less registers
Z17 DEx4 work 4 draw 0 22 Z]j2`:UiD`lFm5nB?^T[61
R1
R2
R3
<<<<<<< HEAD
>>>>>>> parent of c7e97f1... vga_controller less registers
=======
>>>>>>> parent of c7e97f1... vga_controller less registers
8VHDL/draw-renderer.vhd
FVHDL/draw-renderer.vhd
l8
L5
V^S[DlmaG;eM551k2j95aU2
!s100 efdl;@mV>9C7E4kj7kbJa2
R7
33
<<<<<<< HEAD
<<<<<<< HEAD
<<<<<<< HEAD
Z24 !s110 1513670649
=======
Z18 !s110 1513670649
>>>>>>> parent of c7e97f1... vga_controller less registers
=======
Z18 !s110 1513670649
>>>>>>> parent of c7e97f1... vga_controller less registers
!i10b 1
Z19 !s108 1513670649.000000
!s90 -quiet|-nologo|-2008|-lower|-explicit|-work|work|VHDL/draw-renderer.vhd|
!s107 VHDL/draw-renderer.vhd|
!i113 0
R12
R13
Asynthesised
R1
R17
R15
R2
R3
8VHDL/draw_SYNTH.vhd
FVHDL/draw_SYNTH.vhd
l41
L7
VYQaKcogQ?b3M4F;ki[gKO3
!s100 A7>cbhAIDEg]@h@n^HlRj0
R7
33
R18
!i10b 1
R9
!s90 -quiet|-nologo|-2008|-lower|-explicit|-work|work|VHDL/draw_SYNTH.vhd|
!s107 VHDL/draw_SYNTH.vhd|
!i113 0
<<<<<<< HEAD
<<<<<<< HEAD
R16
R17
=======
R17
!i10b 1
R18
!s90 -quiet|-nologo|-2008|-lower|-explicit|-work|work|VHDL/draw-renderer.vhd|
!s107 VHDL/draw-renderer.vhd|
!i113 0
R12
R13
>>>>>>> 0e03a5bee655ae6f852fec6836b16c3ee6a3c259
=======
R12
R13
>>>>>>> parent of c7e97f1... vga_controller less registers
=======
R12
R13
>>>>>>> parent of c7e97f1... vga_controller less registers
Cdraw_renderer_cfg
edraw
arenderer
DAx4 work 4 draw 8 renderer 22 ^S[DlmaG;eM551k2j95aU2
<<<<<<< HEAD
<<<<<<< HEAD
<<<<<<< HEAD
R5
R6
R7
R23
=======
R1
R2
R3
R20
R0
>>>>>>> 0e03a5bee655ae6f852fec6836b16c3ee6a3c259
=======
=======
>>>>>>> parent of c7e97f1... vga_controller less registers
R1
R2
R3
R17
R0
<<<<<<< HEAD
>>>>>>> parent of c7e97f1... vga_controller less registers
=======
>>>>>>> parent of c7e97f1... vga_controller less registers
R4
8VHDL/draw_renderer_cfg.vhd
FVHDL/draw_renderer_cfg.vhd
l0
L1
VE0hMRLEdRhWJD0CT6?C7=0
!s100 k6U7VHP3@2E24=`oNWZ?]3
R7
33
<<<<<<< HEAD
<<<<<<< HEAD
<<<<<<< HEAD
R24
!i10b 0
R25
=======
Z21 !s110 1513675058
!i10b 0
R18
>>>>>>> 0e03a5bee655ae6f852fec6836b16c3ee6a3c259
=======
R18
!i10b 0
R19
>>>>>>> parent of c7e97f1... vga_controller less registers
=======
R18
!i10b 0
R19
>>>>>>> parent of c7e97f1... vga_controller less registers
!s90 -quiet|-nologo|-2008|-lower|-explicit|-work|work|VHDL/draw_renderer_cfg.vhd|
!s107 VHDL/draw_renderer_cfg.vhd|
!i113 0
R12
R13
Ehelicopter
R0
R1
R2
R3
R4
<<<<<<< HEAD
<<<<<<< HEAD
<<<<<<< HEAD
R5
R6
R7
R8
Z26 8VHDL/tld-helicopter.vhd
Z27 FVHDL/tld-helicopter.vhd
=======
Z22 8VHDL/tld-helicopter.vhd
Z23 FVHDL/tld-helicopter.vhd
>>>>>>> 0e03a5bee655ae6f852fec6836b16c3ee6a3c259
=======
Z20 8VHDL/tld-helicopter.vhd
Z21 FVHDL/tld-helicopter.vhd
>>>>>>> parent of c7e97f1... vga_controller less registers
=======
Z20 8VHDL/tld-helicopter.vhd
Z21 FVHDL/tld-helicopter.vhd
>>>>>>> parent of c7e97f1... vga_controller less registers
l0
L5
VmkWa_lG[]m0KzJfQ0LZ<>0
!s100 4ZO2zImTF4=DMLgH`NZd80
R7
33
<<<<<<< HEAD
<<<<<<< HEAD
<<<<<<< HEAD
R24
=======
R18
>>>>>>> parent of c7e97f1... vga_controller less registers
=======
R18
>>>>>>> parent of c7e97f1... vga_controller less registers
!i10b 1
R19
Z22 !s90 -quiet|-nologo|-2008|-lower|-explicit|-work|work|VHDL/tld-helicopter.vhd|
Z23 !s107 VHDL/tld-helicopter.vhd|
!i113 0
R12
R13
Atoplevel
R1
R2
R3
Z24 DEx4 work 10 helicopter 0 22 mkWa_lG[]m0KzJfQ0LZ<>0
l53
L18
Vk[1X<Q]hGzWW<L]7QC0Y93
!s100 GH<P7HP;0HO=mcCDMSZZ63
R7
33
R18
!i10b 1
R19
R22
R23
!i113 0
R12
R13
Asynthesised
R1
R24
R15
R2
R3
8VHDL/helicopter_SYNTH.vhd
FVHDL/helicopter_SYNTH.vhd
l30
L7
VBcJ;S[24b8iZ8TSc1XLcF1
!s100 dH6oOb81ZGXZe3MZnXVa@1
R7
33
R18
!i10b 1
R19
!s90 -quiet|-nologo|-2008|-lower|-explicit|-work|work|VHDL/helicopter_SYNTH.vhd|
!s107 VHDL/helicopter_SYNTH.vhd|
=======
R21
!i10b 1
Z24 !s108 1513675058.000000
Z25 !s90 -quiet|-nologo|-2008|-lower|-explicit|-work|work|VHDL/tld-helicopter.vhd|
Z26 !s107 VHDL/tld-helicopter.vhd|
!i113 0
R12
R13
<<<<<<< HEAD
Asynthesised
R19
R1
Z27 DEx4 work 10 helicopter 0 22 mkWa_lG[]m0KzJfQ0LZ<>0
R15
R2
R3
8VHDL/helicopter_SYNTH.vhd
FVHDL/helicopter_SYNTH.vhd
l31
L7
VodOMMe]N>G^hg<g0:G63Q1
!s100 nDj3<VC67WO9d2R1`8dn10
R7
33
R21
!i10b 1
R24
!s90 -quiet|-nologo|-2008|-lower|-explicit|-work|work|VHDL/helicopter_SYNTH.vhd|
!s107 VHDL/helicopter_SYNTH.vhd|
!i113 0
R12
R13
Atoplevel
R1
R2
R3
R27
l53
L18
Vk[1X<Q]hGzWW<L]7QC0Y93
!s100 GH<P7HP;0HO=mcCDMSZZ63
R7
33
R21
!i10b 1
R24
R25
R26
>>>>>>> 0e03a5bee655ae6f852fec6836b16c3ee6a3c259
!i113 0
R12
R13
Chelicopter_toplevel_cfg
ehelicopter
atoplevel
<<<<<<< HEAD
<<<<<<< HEAD
R23
Z31 DEx4 work 3 pos 0 22 Pe]z]fmUmTAL9KDKJfW;K1
Z32 DEx4 work 6 posnew 0 22 TC6V1TdE^z1RG1=jS8cTB0
=======
R20
Z28 DEx4 work 3 pos 0 22 Pe]z]fmUmTAL9KDKJfW;K1
Z29 DEx4 work 6 posnew 0 22 TC6V1TdE^z1RG1=jS8cTB0
>>>>>>> 0e03a5bee655ae6f852fec6836b16c3ee6a3c259
=======
R17
Z25 DEx4 work 3 pos 0 22 Pe]z]fmUmTAL9KDKJfW;K1
Z26 DEx4 work 6 posnew 0 22 TC6V1TdE^z1RG1=jS8cTB0
>>>>>>> parent of c7e97f1... vga_controller less registers
=======
Chelicopter_toplevel_cfg
ehelicopter
atoplevel
R17
Z25 DEx4 work 3 pos 0 22 Pe]z]fmUmTAL9KDKJfW;K1
Z26 DEx4 work 6 posnew 0 22 TC6V1TdE^z1RG1=jS8cTB0
>>>>>>> parent of c7e97f1... vga_controller less registers
DCx4 work 17 draw_renderer_cfg 0 22 E0hMRLEdRhWJD0CT6?C7=0
DCx4 work 20 pos_statemachine_cfg 0 22 e>;iUK^AMNId[clWRUi`>2
DCx4 work 21 posnew_nextcopter_cfg 0 22 6Di`XBbm4bfAVFU36C7[G0
DAx4 work 10 helicopter 8 toplevel 22 k[1X<Q]hGzWW<L]7QC0Y93
<<<<<<< HEAD
<<<<<<< HEAD
<<<<<<< HEAD
R5
R6
R7
R30
=======
R1
R2
R3
R27
R0
>>>>>>> 0e03a5bee655ae6f852fec6836b16c3ee6a3c259
=======
=======
>>>>>>> parent of c7e97f1... vga_controller less registers
R1
R2
R3
R24
R0
<<<<<<< HEAD
>>>>>>> parent of c7e97f1... vga_controller less registers
=======
>>>>>>> parent of c7e97f1... vga_controller less registers
R4
8VHDL/helicopter_toplevel_cfg.vhd
FVHDL/helicopter_toplevel_cfg.vhd
l0
L1
VE]PgKnC<4UGWke1]V4XLS1
!s100 <ahO`bFMGAfWNf7`lnJNO2
R7
33
<<<<<<< HEAD
<<<<<<< HEAD
<<<<<<< HEAD
Z33 !s110 1513670650
!i10b 0
R25
=======
Z30 !s110 1513675059
!i10b 0
R24
>>>>>>> 0e03a5bee655ae6f852fec6836b16c3ee6a3c259
=======
Z27 !s110 1513670650
!i10b 0
R19
>>>>>>> parent of c7e97f1... vga_controller less registers
=======
Z27 !s110 1513670650
!i10b 0
R19
>>>>>>> parent of c7e97f1... vga_controller less registers
!s90 -quiet|-nologo|-2008|-lower|-explicit|-work|work|VHDL/helicopter_toplevel_cfg.vhd|
!s107 VHDL/helicopter_toplevel_cfg.vhd|
!i113 0
R12
R13
Epos
R0
R1
R2
R3
R4
<<<<<<< HEAD
<<<<<<< HEAD
<<<<<<< HEAD
R5
R6
R7
R8
Z34 8VHDL/pos.vhd
Z35 FVHDL/pos.vhd
=======
Z31 8VHDL/pos.vhd
Z32 FVHDL/pos.vhd
>>>>>>> 0e03a5bee655ae6f852fec6836b16c3ee6a3c259
=======
Z28 8VHDL/pos.vhd
Z29 FVHDL/pos.vhd
>>>>>>> parent of c7e97f1... vga_controller less registers
=======
Z28 8VHDL/pos.vhd
Z29 FVHDL/pos.vhd
>>>>>>> parent of c7e97f1... vga_controller less registers
l0
L5
VPe]z]fmUmTAL9KDKJfW;K1
!s100 >mj97l;3SJjc1YR6N^_:P2
R7
33
<<<<<<< HEAD
<<<<<<< HEAD
<<<<<<< HEAD
R33
=======
R27
>>>>>>> parent of c7e97f1... vga_controller less registers
=======
R27
>>>>>>> parent of c7e97f1... vga_controller less registers
!i10b 1
Z30 !s108 1513670650.000000
Z31 !s90 -quiet|-nologo|-2008|-lower|-explicit|-work|work|VHDL/pos.vhd|
Z32 !s107 VHDL/pos.vhd|
!i113 0
R12
R13
Astatemachine
R1
R2
R3
R25
l20
L17
V4d^QR3@YAYQB7CnR[heW30
!s100 b3nXQjK@T;5EL_dDi3oe:1
R7
33
R27
!i10b 1
<<<<<<< HEAD
<<<<<<< HEAD
R36
R37
R38
=======
R30
!i10b 1
Z33 !s108 1513675059.000000
Z34 !s90 -quiet|-nologo|-2008|-lower|-explicit|-work|work|VHDL/pos.vhd|
Z35 !s107 VHDL/pos.vhd|
>>>>>>> 0e03a5bee655ae6f852fec6836b16c3ee6a3c259
=======
R30
R31
R32
>>>>>>> parent of c7e97f1... vga_controller less registers
=======
R30
R31
R32
>>>>>>> parent of c7e97f1... vga_controller less registers
!i113 0
R12
R13
Asynthesised
<<<<<<< HEAD
<<<<<<< HEAD
<<<<<<< HEAD
R5
R31
R19
R6
R7
=======
R1
R28
R15
R2
R3
>>>>>>> 0e03a5bee655ae6f852fec6836b16c3ee6a3c259
=======
=======
>>>>>>> parent of c7e97f1... vga_controller less registers
R1
R25
R15
R2
R3
<<<<<<< HEAD
>>>>>>> parent of c7e97f1... vga_controller less registers
=======
>>>>>>> parent of c7e97f1... vga_controller less registers
8VHDL/pos_SYNTH.vhd
FVHDL/pos_SYNTH.vhd
l43
L7
Vf]SZ9hSj6baBCczNcz;PB0
!s100 `LUHLXiGJFzQUAAmc6^2E3
R7
33
<<<<<<< HEAD
<<<<<<< HEAD
<<<<<<< HEAD
R33
=======
R27
>>>>>>> parent of c7e97f1... vga_controller less registers
=======
R27
>>>>>>> parent of c7e97f1... vga_controller less registers
!i10b 1
R30
!s90 -quiet|-nologo|-2008|-lower|-explicit|-work|work|VHDL/pos_SYNTH.vhd|
!s107 VHDL/pos_SYNTH.vhd|
!i113 0
<<<<<<< HEAD
<<<<<<< HEAD
R16
R17
=======
R30
!i10b 1
R33
!s90 -quiet|-nologo|-2008|-lower|-explicit|-work|work|VHDL/pos_SYNTH.vhd|
!s107 VHDL/pos_SYNTH.vhd|
!i113 0
R12
R13
Astatemachine
R1
R2
R3
R28
l20
L17
V4d^QR3@YAYQB7CnR[heW30
!s100 b3nXQjK@T;5EL_dDi3oe:1
R7
33
R30
!i10b 1
R33
R34
R35
!i113 0
R12
R13
>>>>>>> 0e03a5bee655ae6f852fec6836b16c3ee6a3c259
=======
R12
R13
>>>>>>> parent of c7e97f1... vga_controller less registers
=======
R12
R13
>>>>>>> parent of c7e97f1... vga_controller less registers
Cpos_statemachine_cfg
epos
astatemachine
DAx4 work 3 pos 12 statemachine 22 4d^QR3@YAYQB7CnR[heW30
<<<<<<< HEAD
<<<<<<< HEAD
<<<<<<< HEAD
R5
R6
R7
R31
=======
R1
R2
R3
R28
R0
>>>>>>> 0e03a5bee655ae6f852fec6836b16c3ee6a3c259
=======
=======
>>>>>>> parent of c7e97f1... vga_controller less registers
R1
R2
R3
R25
R0
<<<<<<< HEAD
>>>>>>> parent of c7e97f1... vga_controller less registers
=======
>>>>>>> parent of c7e97f1... vga_controller less registers
R4
8VHDL/pos_statemachine_cfg.vhd
FVHDL/pos_statemachine_cfg.vhd
l0
L1
Ve>;iUK^AMNId[clWRUi`>2
!s100 WR1h;12`4flVKRFPF`T823
R7
33
<<<<<<< HEAD
<<<<<<< HEAD
<<<<<<< HEAD
R33
!i10b 0
R36
=======
R30
!i10b 0
R33
>>>>>>> 0e03a5bee655ae6f852fec6836b16c3ee6a3c259
=======
R27
!i10b 0
R30
>>>>>>> parent of c7e97f1... vga_controller less registers
=======
R27
!i10b 0
R30
>>>>>>> parent of c7e97f1... vga_controller less registers
!s90 -quiet|-nologo|-2008|-lower|-explicit|-work|work|VHDL/pos_statemachine_cfg.vhd|
!s107 VHDL/pos_statemachine_cfg.vhd|
!i113 0
R12
R13
Eposnew
<<<<<<< HEAD
<<<<<<< HEAD
<<<<<<< HEAD
Z39 w1513335163
R5
R6
R7
R8
Z40 8VHDL/pos+.vhd
Z41 FVHDL/pos+.vhd
=======
Z36 w1513335163
=======
Z33 w1513335163
>>>>>>> parent of c7e97f1... vga_controller less registers
=======
Z33 w1513335163
>>>>>>> parent of c7e97f1... vga_controller less registers
R1
R2
R3
R4
<<<<<<< HEAD
<<<<<<< HEAD
Z37 8VHDL/pos+.vhd
Z38 FVHDL/pos+.vhd
>>>>>>> 0e03a5bee655ae6f852fec6836b16c3ee6a3c259
=======
Z34 8VHDL/pos+.vhd
Z35 FVHDL/pos+.vhd
>>>>>>> parent of c7e97f1... vga_controller less registers
=======
Z34 8VHDL/pos+.vhd
Z35 FVHDL/pos+.vhd
>>>>>>> parent of c7e97f1... vga_controller less registers
l0
L5
VTC6V1TdE^z1RG1=jS8cTB0
!s100 lnkO[G4SGRS:5IB]<;F5a1
R7
33
<<<<<<< HEAD
<<<<<<< HEAD
<<<<<<< HEAD
R33
=======
R27
>>>>>>> parent of c7e97f1... vga_controller less registers
=======
R27
>>>>>>> parent of c7e97f1... vga_controller less registers
!i10b 1
R30
Z36 !s90 -quiet|-nologo|-2008|-lower|-explicit|-work|work|VHDL/pos+.vhd|
Z37 !s107 VHDL/pos+.vhd|
<<<<<<< HEAD
!i113 0
R12
R13
Asynthesised
w1513671160
R1
R26
R15
R2
R3
depo3biem
Z38 8VHDL/posnew_SYNTH.vhd
Z39 FVHDL/posnew_SYNTH.vhd
l30
L7
VMmTc__FN8LTkDgHiRCmnG0
!s100 WHKRCY6oh]AIIISbKgSN03
R7
33
!s110 1513671162
!i10b 1
!s108 1513671162.000000
!s90 -2008|-lower|-explicit|-work|work|VHDL/posnew_SYNTH.vhd|-quiet|-nologo|
!s107 VHDL/posnew_SYNTH.vhd|
!i113 0
R12
R13
Anextcopter
R1
R2
R3
R26
l15
L13
VEJ`k>a9aXWojbfUeE;4j52
!s100 [m9KG?4]eL]74<dhYaPIg3
R7
33
R27
!i10b 1
R30
R36
<<<<<<< HEAD
R42
R43
=======
Z39 !s110 1513675060
!i10b 1
Z40 !s108 1513675060.000000
Z41 !s90 -quiet|-nologo|-2008|-lower|-explicit|-work|work|VHDL/pos+.vhd|
Z42 !s107 VHDL/pos+.vhd|
!i113 0
R12
R13
Anextcopter
R1
R2
R3
R29
l15
L13
VEJ`k>a9aXWojbfUeE;4j52
!s100 [m9KG?4]eL]74<dhYaPIg3
R7
33
R39
!i10b 1
R40
R41
R42
!i113 0
R12
R13
Asynthesised
w1513671160
R1
R29
R15
R2
R3
8VHDL/posnew_SYNTH.vhd
FVHDL/posnew_SYNTH.vhd
=======
!i113 0
R12
R13
Asynthesised
w1513671160
R1
R26
R15
R2
R3
depo3biem
Z38 8VHDL/posnew_SYNTH.vhd
Z39 FVHDL/posnew_SYNTH.vhd
>>>>>>> parent of c7e97f1... vga_controller less registers
l30
L7
VMmTc__FN8LTkDgHiRCmnG0
!s100 WHKRCY6oh]AIIISbKgSN03
R7
<<<<<<< HEAD
33
R39
!i10b 1
R40
!s90 -quiet|-nologo|-2008|-lower|-explicit|-work|work|VHDL/posnew_SYNTH.vhd|
!s107 VHDL/posnew_SYNTH.vhd|
>>>>>>> 0e03a5bee655ae6f852fec6836b16c3ee6a3c259
=======
R37
>>>>>>> parent of c7e97f1... vga_controller less registers
=======
33
!s110 1513671162
!i10b 1
!s108 1513671162.000000
!s90 -2008|-lower|-explicit|-work|work|VHDL/posnew_SYNTH.vhd|-quiet|-nologo|
!s107 VHDL/posnew_SYNTH.vhd|
!i113 0
R12
R13
Anextcopter
R1
R2
R3
R26
l15
L13
VEJ`k>a9aXWojbfUeE;4j52
!s100 [m9KG?4]eL]74<dhYaPIg3
R7
33
R27
!i10b 1
R30
R36
R37
>>>>>>> parent of c7e97f1... vga_controller less registers
!i113 0
R12
R13
Cposnew_nextcopter_cfg
eposnew
anextcopter
DAx4 work 6 posnew 10 nextcopter 22 EJ`k>a9aXWojbfUeE;4j52
<<<<<<< HEAD
<<<<<<< HEAD
<<<<<<< HEAD
R5
R6
R7
R32
=======
R1
R2
R3
R29
R0
>>>>>>> 0e03a5bee655ae6f852fec6836b16c3ee6a3c259
=======
=======
>>>>>>> parent of c7e97f1... vga_controller less registers
R1
R2
R3
R26
R0
<<<<<<< HEAD
>>>>>>> parent of c7e97f1... vga_controller less registers
=======
>>>>>>> parent of c7e97f1... vga_controller less registers
R4
8VHDL/posnew_nextcopter_cfg.vhd
FVHDL/posnew_nextcopter_cfg.vhd
l0
L1
V6Di`XBbm4bfAVFU36C7[G0
!s100 cM_nSJYR3gQT;24f50ZY10
R7
33
<<<<<<< HEAD
<<<<<<< HEAD
<<<<<<< HEAD
!s110 1513670651
!i10b 0
!s108 1513670651.000000
=======
Z43 !s110 1513675061
!i10b 0
R40
>>>>>>> 0e03a5bee655ae6f852fec6836b16c3ee6a3c259
=======
Z40 !s110 1513670651
!i10b 0
Z41 !s108 1513670651.000000
>>>>>>> parent of c7e97f1... vga_controller less registers
=======
Z40 !s110 1513670651
!i10b 0
Z41 !s108 1513670651.000000
>>>>>>> parent of c7e97f1... vga_controller less registers
!s90 -quiet|-nologo|-2008|-lower|-explicit|-work|work|VHDL/posnew_nextcopter_cfg.vhd|
!s107 VHDL/posnew_nextcopter_cfg.vhd|
!i113 0
R12
R13
Evga_controller
<<<<<<< HEAD
<<<<<<< HEAD
<<<<<<< HEAD
Z44 w1513680059
R5
R6
R7
R8
Z45 8VHDL/vga_controller.vhd
Z46 FVHDL/vga_controller.vhd
=======
R19
=======
R0
>>>>>>> parent of c7e97f1... vga_controller less registers
=======
R0
>>>>>>> parent of c7e97f1... vga_controller less registers
R1
R2
R3
R4
<<<<<<< HEAD
<<<<<<< HEAD
Z44 8VHDL/vga_controller.vhd
Z45 FVHDL/vga_controller.vhd
>>>>>>> 0e03a5bee655ae6f852fec6836b16c3ee6a3c259
l0
L34
VA?e0hdmdk[zJ4WabNC`]J0
!s100 <jOo?m]:D=<nmD]NGlBV42
<<<<<<< HEAD
R11
=======
Z42 8VHDL/vga_controller.vhd
Z43 FVHDL/vga_controller.vhd
l0
L34
V2bGo?boo=km[V3`RYzVcN0
!s100 mV76[M@IoLXE=LGEGLB0i2
R7
>>>>>>> parent of c7e97f1... vga_controller less registers
33
R40
!i10b 1
<<<<<<< HEAD
Z48 !s108 1513680555.000000
Z49 !s90 -2008|-lower|-explicit|-work|work|VHDL/vga_controller.vhd|-quiet|-nologo|
Z50 !s107 VHDL/vga_controller.vhd|
=======
R7
33
R43
!i10b 1
Z46 !s108 1513675061.000000
Z47 !s90 -quiet|-nologo|-2008|-lower|-explicit|-work|work|VHDL/vga_controller.vhd|
Z48 !s107 VHDL/vga_controller.vhd|
>>>>>>> 0e03a5bee655ae6f852fec6836b16c3ee6a3c259
!i113 0
R16
R17
Asynthesised
<<<<<<< HEAD
w1513680847
R5
Z51 DEx4 work 14 vga_controller 0 22 A?e0hdmdk[zJ4WabNC`]J0
R19
R6
R7
depo3biem
=======
R1
Z49 DEx4 work 14 vga_controller 0 22 A?e0hdmdk[zJ4WabNC`]J0
R15
R2
R3
>>>>>>> 0e03a5bee655ae6f852fec6836b16c3ee6a3c259
8VHDL/vga_controller_SYNTH.vhd
FVHDL/vga_controller_SYNTH.vhd
l60
L7
VzX5dX1ZzkAV_JWBI9H<In0
!s100 nC9kU_A:S2SQTdl=k>aHN3
R11
33
<<<<<<< HEAD
!s110 1513680848
=======
R41
Z44 !s90 -quiet|-nologo|-2008|-lower|-explicit|-work|work|VHDL/vga_controller.vhd|
Z45 !s107 VHDL/vga_controller.vhd|
!i113 0
R12
R13
Abehavior
R1
R2
R3
Z46 DEx4 work 14 vga_controller 0 22 2bGo?boo=km[V3`RYzVcN0
l62
L57
VFW@jj5TSKfz:;oT]ahW0_0
!s100 F=SBNiV<6T8dZcB8zldLC0
R7
33
R40
>>>>>>> parent of c7e97f1... vga_controller less registers
!i10b 1
R41
R44
R45
!i113 0
R12
R13
Asynthesised
R1
R46
R15
R2
R3
8VHDL/vga_controller_SYNTH.vhd
FVHDL/vga_controller_SYNTH.vhd
l66
L7
V1@]7A6DiaCJiic9b:dLEj0
!s100 7l^LoY]iZUn;PPEV5;9Nz1
R7
33
R40
!i10b 1
R41
!s90 -quiet|-nologo|-2008|-lower|-explicit|-work|work|VHDL/vga_controller_SYNTH.vhd|
!s107 VHDL/vga_controller_SYNTH.vhd|
!i113 0
R12
R13
Cvga_controller_behavior_cfg
evga_controller
<<<<<<< HEAD
R22
DAx4 work 14 vga_controller 8 behavior 22 60Q0FUfKQ4cc>`j:1ggEn2
R5
R6
R7
R51
w1513670762
R8
=======
R43
!i10b 1
R46
!s90 -quiet|-nologo|-2008|-lower|-explicit|-work|work|VHDL/vga_controller_SYNTH.vhd|
!s107 VHDL/vga_controller_SYNTH.vhd|
!i113 0
R12
R13
Abehavior
R1
R2
R3
R49
l69
L64
Vnk`V>M[BY:C_cUD0i[o`D1
!s100 h<3=lQHIa90=410?cjfD32
R7
33
R43
!i10b 1
R46
R47
R48
!i113 0
R12
R13
Cvga_controller_behavior_cfg
evga_controller
R16
DAx4 work 14 vga_controller 8 behavior 22 nk`V>M[BY:C_cUD0i[o`D1
R1
R2
R3
R49
R0
R4
>>>>>>> 0e03a5bee655ae6f852fec6836b16c3ee6a3c259
=======
=======
Z42 8VHDL/vga_controller.vhd
Z43 FVHDL/vga_controller.vhd
l0
L34
V2bGo?boo=km[V3`RYzVcN0
!s100 mV76[M@IoLXE=LGEGLB0i2
R7
33
R40
!i10b 1
R41
Z44 !s90 -quiet|-nologo|-2008|-lower|-explicit|-work|work|VHDL/vga_controller.vhd|
Z45 !s107 VHDL/vga_controller.vhd|
!i113 0
R12
R13
Abehavior
R1
R2
R3
Z46 DEx4 work 14 vga_controller 0 22 2bGo?boo=km[V3`RYzVcN0
l62
L57
VFW@jj5TSKfz:;oT]ahW0_0
!s100 F=SBNiV<6T8dZcB8zldLC0
R7
33
R40
!i10b 1
R41
R44
R45
!i113 0
R12
R13
Asynthesised
R1
R46
R15
R2
R3
8VHDL/vga_controller_SYNTH.vhd
FVHDL/vga_controller_SYNTH.vhd
l66
L7
V1@]7A6DiaCJiic9b:dLEj0
!s100 7l^LoY]iZUn;PPEV5;9Nz1
R7
33
R40
!i10b 1
R41
!s90 -quiet|-nologo|-2008|-lower|-explicit|-work|work|VHDL/vga_controller_SYNTH.vhd|
!s107 VHDL/vga_controller_SYNTH.vhd|
!i113 0
R12
R13
Cvga_controller_behavior_cfg
evga_controller
>>>>>>> parent of c7e97f1... vga_controller less registers
R16
DAx4 work 14 vga_controller 8 behavior 22 FW@jj5TSKfz:;oT]ahW0_0
R1
R2
R3
R46
R0
R4
<<<<<<< HEAD
>>>>>>> parent of c7e97f1... vga_controller less registers
=======
>>>>>>> parent of c7e97f1... vga_controller less registers
8VHDL/vga_controller_behavior_cfg.vhd
FVHDL/vga_controller_behavior_cfg.vhd
l0
L1
VaLBW1>6>XOJA_=27Q6Dh11
!s100 naen`dloE7YMO]:DHY:511
R7
33
<<<<<<< HEAD
<<<<<<< HEAD
<<<<<<< HEAD
!s110 1513680557
!i10b 0
!s108 1513680556.000000
!s90 -2008|-lower|-explicit|-work|work|VHDL/vga_controller_behavior_cfg.vhd|-quiet|-nologo|
=======
R43
!i10b 0
R46
!s90 -quiet|-nologo|-2008|-lower|-explicit|-work|work|VHDL/vga_controller_behavior_cfg.vhd|
>>>>>>> 0e03a5bee655ae6f852fec6836b16c3ee6a3c259
=======
Z47 !s110 1513670652
!i10b 0
R41
!s90 -quiet|-nologo|-2008|-lower|-explicit|-work|work|VHDL/vga_controller_behavior_cfg.vhd|
>>>>>>> parent of c7e97f1... vga_controller less registers
=======
Z47 !s110 1513670652
!i10b 0
R41
!s90 -quiet|-nologo|-2008|-lower|-explicit|-work|work|VHDL/vga_controller_behavior_cfg.vhd|
>>>>>>> parent of c7e97f1... vga_controller less registers
!s107 VHDL/vga_controller_behavior_cfg.vhd|
!i113 0
R12
R13
Evga_tb
<<<<<<< HEAD
<<<<<<< HEAD
<<<<<<< HEAD
Z52 w1513671809
R5
R6
R7
R8
Z53 8VHDL/tb_divider.vhd
Z54 FVHDL/tb_divider.vhd
=======
R19
=======
R0
>>>>>>> parent of c7e97f1... vga_controller less registers
=======
R0
>>>>>>> parent of c7e97f1... vga_controller less registers
R1
R2
R3
R4
<<<<<<< HEAD
<<<<<<< HEAD
Z50 8VHDL/tb_divider.vhd
Z51 FVHDL/tb_divider.vhd
>>>>>>> 0e03a5bee655ae6f852fec6836b16c3ee6a3c259
=======
Z48 8VHDL/tb_divider.vhd
Z49 FVHDL/tb_divider.vhd
>>>>>>> parent of c7e97f1... vga_controller less registers
=======
Z48 8VHDL/tb_divider.vhd
Z49 FVHDL/tb_divider.vhd
>>>>>>> parent of c7e97f1... vga_controller less registers
l0
L14
V[zQENhIkBi?oAd@>MNF401
!s100 nA5i<QBiBGS2:eS8>6z`g2
R7
33
<<<<<<< HEAD
<<<<<<< HEAD
<<<<<<< HEAD
Z55 !s110 1513680595
=======
R47
>>>>>>> parent of c7e97f1... vga_controller less registers
=======
R47
>>>>>>> parent of c7e97f1... vga_controller less registers
!i10b 1
Z50 !s108 1513670652.000000
Z51 !s90 -quiet|-nologo|-2008|-lower|-explicit|-work|work|VHDL/tb_divider.vhd|
Z52 !s107 VHDL/tb_divider.vhd|
!i113 0
R12
R13
Abehavioural
R1
R2
R3
Z53 DEx4 work 6 vga_tb 0 22 [zQENhIkBi?oAd@>MNF401
l66
L17
VJ6G:d9nLl62Oi]zPQ96XV1
!s100 10f6HE?DYld`d]IH>XlH[1
R7
33
R47
!i10b 1
<<<<<<< HEAD
<<<<<<< HEAD
R56
R57
R58
=======
Z52 !s110 1513675062
!i10b 1
Z53 !s108 1513675062.000000
Z54 !s90 -quiet|-nologo|-2008|-lower|-explicit|-work|work|VHDL/tb_divider.vhd|
Z55 !s107 VHDL/tb_divider.vhd|
>>>>>>> 0e03a5bee655ae6f852fec6836b16c3ee6a3c259
=======
R50
R51
R52
>>>>>>> parent of c7e97f1... vga_controller less registers
=======
R50
R51
R52
>>>>>>> parent of c7e97f1... vga_controller less registers
!i113 0
R12
R13
Asynthesised
<<<<<<< HEAD
<<<<<<< HEAD
<<<<<<< HEAD
R5
R59
R19
R6
R7
=======
R1
Z56 DEx4 work 6 vga_tb 0 22 [zQENhIkBi?oAd@>MNF401
R15
R2
R3
>>>>>>> 0e03a5bee655ae6f852fec6836b16c3ee6a3c259
=======
=======
>>>>>>> parent of c7e97f1... vga_controller less registers
R1
R53
R15
R2
R3
<<<<<<< HEAD
>>>>>>> parent of c7e97f1... vga_controller less registers
=======
>>>>>>> parent of c7e97f1... vga_controller less registers
8VHDL/vga_tb_SYNTH.vhd
FVHDL/vga_tb_SYNTH.vhd
l35
L7
V4<UV8KFJD`mSC>A4<Kk4o3
!s100 o:3hM9m5j8dZc48DanfkL2
R7
33
<<<<<<< HEAD
<<<<<<< HEAD
<<<<<<< HEAD
!s110 1513679806
=======
R47
>>>>>>> parent of c7e97f1... vga_controller less registers
=======
R47
>>>>>>> parent of c7e97f1... vga_controller less registers
!i10b 1
R50
!s90 -quiet|-nologo|-2008|-lower|-explicit|-work|work|VHDL/vga_tb_SYNTH.vhd|
!s107 VHDL/vga_tb_SYNTH.vhd|
!i113 0
R12
R13
Cvga_tb_behavioural_cfg
evga_tb
abehavioural
<<<<<<< HEAD
<<<<<<< HEAD
R30
R18
R51
=======
R52
!i10b 1
R53
!s90 -quiet|-nologo|-2008|-lower|-explicit|-work|work|VHDL/vga_tb_SYNTH.vhd|
!s107 VHDL/vga_tb_SYNTH.vhd|
!i113 0
R12
R13
Abehavioural
R1
R2
R3
R56
l74
L17
V7eOFm3I`mY=UIWVU9B_K33
!s100 HAD^TRkLO6ABMRF2K>fzB3
R7
33
R52
!i10b 1
R53
R54
R55
!i113 0
R12
R13
Cvga_tb_behavioural_cfg
evga_tb
abehavioural
R27
R14
R49
>>>>>>> 0e03a5bee655ae6f852fec6836b16c3ee6a3c259
DCx4 work 23 helicopter_toplevel_cfg 0 22 E]PgKnC<4UGWke1]V4XLS1
DCx4 work 20 divider_behavior_cfg 0 22 b4SCz:ePeE>cTa_TUgSWm3
DCx4 work 27 vga_controller_behavior_cfg 0 22 aLBW1>6>XOJA_=27Q6Dh11
DAx4 work 6 vga_tb 11 behavioural 22 7eOFm3I`mY=UIWVU9B_K33
<<<<<<< HEAD
R5
R6
R7
R59
w1513673430
R8
=======
R1
R2
R3
R56
R0
R4
>>>>>>> 0e03a5bee655ae6f852fec6836b16c3ee6a3c259
=======
R24
R14
R46
DCx4 work 23 helicopter_toplevel_cfg 0 22 E]PgKnC<4UGWke1]V4XLS1
DCx4 work 20 divider_behavior_cfg 0 22 b4SCz:ePeE>cTa_TUgSWm3
DCx4 work 27 vga_controller_behavior_cfg 0 22 aLBW1>6>XOJA_=27Q6Dh11
=======
R24
R14
R46
DCx4 work 23 helicopter_toplevel_cfg 0 22 E]PgKnC<4UGWke1]V4XLS1
DCx4 work 20 divider_behavior_cfg 0 22 b4SCz:ePeE>cTa_TUgSWm3
DCx4 work 27 vga_controller_behavior_cfg 0 22 aLBW1>6>XOJA_=27Q6Dh11
>>>>>>> parent of c7e97f1... vga_controller less registers
DAx4 work 6 vga_tb 11 behavioural 22 J6G:d9nLl62Oi]zPQ96XV1
R1
R2
R3
R53
R0
R4
<<<<<<< HEAD
>>>>>>> parent of c7e97f1... vga_controller less registers
=======
>>>>>>> parent of c7e97f1... vga_controller less registers
8VHDL/vga_tb_behavioural_cfg.vhd
FVHDL/vga_tb_behavioural_cfg.vhd
l0
L1
VPLJQ>7h<=P`mhg:MCUmc;2
!s100 :hXZ;nGa;BOIe6hzQ@ONR0
R7
33
<<<<<<< HEAD
<<<<<<< HEAD
<<<<<<< HEAD
!s110 1513680596
!i10b 0
R56
!s90 -2008|-lower|-explicit|-work|work|VHDL/vga_tb_behavioural_cfg.vhd|-quiet|-nologo|
=======
R52
!i10b 0
R53
!s90 -quiet|-nologo|-2008|-lower|-explicit|-work|work|VHDL/vga_tb_behavioural_cfg.vhd|
>>>>>>> 0e03a5bee655ae6f852fec6836b16c3ee6a3c259
=======
R47
!i10b 0
R50
!s90 -quiet|-nologo|-2008|-lower|-explicit|-work|work|VHDL/vga_tb_behavioural_cfg.vhd|
>>>>>>> parent of c7e97f1... vga_controller less registers
=======
R47
!i10b 0
R50
!s90 -quiet|-nologo|-2008|-lower|-explicit|-work|work|VHDL/vga_tb_behavioural_cfg.vhd|
>>>>>>> parent of c7e97f1... vga_controller less registers
!s107 VHDL/vga_tb_behavioural_cfg.vhd|
!i113 0
R12
R13
