

================================================================
== Vivado HLS Report for 'AES_Encrypt_MixColumns'
================================================================
* Date:           Wed Nov 20 22:18:39 2019

* Version:        2016.2 (Build 1577090 on Thu Jun 02 16:59:10 MDT 2016)
* Project:        aes_full
* Solution:       full
* Product family: artix7
* Target device:  xc7a200tfbg676-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   4.10|      3.54|        0.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   61|   61|   61|   61|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |   48|   48|         3|          -|          -|    16|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       0|     308|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|       -|       -|
|Memory           |        3|      -|       0|       0|
|Multiplexer      |        -|      -|       -|     164|
|Register         |        -|      -|     175|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        3|      0|     175|     472|
+-----------------+---------+-------+--------+--------+
|Available        |      730|    740|  269200|  129000|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |    ~0   |      0|   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    +-------------+---------------------------------+---------+---+----+------+-----+------+-------------+
    |    Memory   |              Module             | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +-------------+---------------------------------+---------+---+----+------+-----+------+-------------+
    |cipher_U     |AES_Encrypt_MixColumns_cipher    |        2|  0|   0|   768|    8|     1|         6144|
    |tmp_state_U  |AES_Encrypt_ShiftRows_tmp_state  |        1|  0|   0|    16|    8|     1|          128|
    +-------------+---------------------------------+---------+---+----+------+-----+------+-------------+
    |Total        |                                 |        3|  0|   0|   784|   16|     2|         6272|
    +-------------+---------------------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |i_2_fu_1132_p2       |     +    |      0|  0|   5|           5|           1|
    |exitcond_fu_1126_p2  |   icmp   |      0|  0|   3|           5|           6|
    |grp_fu_637_p2        |    xor   |      0|  0|  12|           8|           8|
    |grp_fu_643_p2        |    xor   |      0|  0|  12|           8|           8|
    |grp_fu_649_p2        |    xor   |      0|  0|  12|           8|           8|
    |grp_fu_681_p2        |    xor   |      0|  0|  12|           8|           8|
    |grp_fu_687_p2        |    xor   |      0|  0|  12|           8|           8|
    |grp_fu_693_p2        |    xor   |      0|  0|  12|           8|           8|
    |grp_fu_699_p2        |    xor   |      0|  0|  12|           8|           8|
    |grp_fu_705_p2        |    xor   |      0|  0|  12|           8|           8|
    |grp_fu_711_p2        |    xor   |      0|  0|  12|           8|           8|
    |grp_fu_717_p2        |    xor   |      0|  0|  12|           8|           8|
    |grp_fu_723_p2        |    xor   |      0|  0|  12|           8|           8|
    |grp_fu_729_p2        |    xor   |      0|  0|  12|           8|           8|
    |grp_fu_735_p2        |    xor   |      0|  0|  12|           8|           8|
    |tmp18_fu_982_p2      |    xor   |      0|  0|  12|           8|           8|
    |tmp20_fu_1030_p2     |    xor   |      0|  0|  12|           8|           8|
    |tmp22_fu_1042_p2     |    xor   |      0|  0|  12|           8|           8|
    |tmp3_fu_802_p2       |    xor   |      0|  0|  12|           8|           8|
    |tmp5_fu_850_p2       |    xor   |      0|  0|  12|           8|           8|
    |tmp7_fu_862_p2       |    xor   |      0|  0|  12|           8|           8|
    |tmp_10_fu_1036_p2    |    xor   |      0|  0|  12|           8|           8|
    |tmp_11_fu_1048_p2    |    xor   |      0|  0|  12|           8|           8|
    |tmp_1_fu_808_p2      |    xor   |      0|  0|  12|           8|           8|
    |tmp_3_fu_868_p2      |    xor   |      0|  0|  12|           8|           8|
    |tmp_8_fu_988_p2      |    xor   |      0|  0|  12|           8|           8|
    |tmp_s_fu_856_p2      |    xor   |      0|  0|  12|           8|           8|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      0|  0| 308|         210|         207|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------+----+-----------+-----+-----------+
    |        Name        | LUT| Input Size| Bits| Total Bits|
    +--------------------+----+-----------+-----+-----------+
    |ap_NS_fsm           |  15|         17|    1|         17|
    |cipher_address0     |  20|          9|   10|         90|
    |cipher_address1     |  20|          9|   10|         90|
    |cipher_address2     |  20|          9|   10|         90|
    |cipher_address3     |  20|          9|   10|         90|
    |i_reg_626           |   5|          2|    5|         10|
    |reg_655             |   8|          2|    8|         16|
    |reg_664             |   8|          2|    8|         16|
    |state_address0      |   8|         10|    4|         40|
    |state_address1      |   8|          9|    4|         36|
    |tmp_state_address0  |   8|         10|    4|         40|
    |tmp_state_address1  |   8|          9|    4|         36|
    |tmp_state_d0        |   8|          6|    8|         48|
    |tmp_state_d1        |   8|          7|    8|         56|
    +--------------------+----+-----------+-----+-----------+
    |Total               | 164|        110|   94|        675|
    +--------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |  16|   0|   16|          0|
    |i_2_reg_1416             |   5|   0|    5|          0|
    |i_reg_626                |   5|   0|    5|          0|
    |reg_655                  |   8|   0|    8|          0|
    |reg_660                  |   8|   0|    8|          0|
    |reg_664                  |   8|   0|    8|          0|
    |reg_669                  |   8|   0|    8|          0|
    |reg_673                  |   8|   0|    8|          0|
    |reg_677                  |   8|   0|    8|          0|
    |reg_741                  |   8|   0|    8|          0|
    |reg_746                  |   8|   0|    8|          0|
    |reg_751                  |   8|   0|    8|          0|
    |reg_756                  |   8|   0|    8|          0|
    |reg_761                  |   8|   0|    8|          0|
    |tmp_10_reg_1363          |   8|   0|    8|          0|
    |tmp_11_reg_1368          |   8|   0|    8|          0|
    |tmp_16_reg_1421          |   5|   0|   64|         59|
    |tmp_1_reg_1198           |   8|   0|    8|          0|
    |tmp_3_reg_1238           |   8|   0|    8|          0|
    |tmp_8_reg_1333           |   8|   0|    8|          0|
    |tmp_s_reg_1233           |   8|   0|    8|          0|
    |tmp_state_load_reg_1431  |   8|   0|    8|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 175|   0|  234|         59|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+------------------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  |      Source Object     |    C Type    |
+----------------+-----+-----+------------+------------------------+--------------+
|ap_clk          |  in |    1| ap_ctrl_hs | AES_Encrypt_MixColumns | return value |
|ap_rst          |  in |    1| ap_ctrl_hs | AES_Encrypt_MixColumns | return value |
|ap_start        |  in |    1| ap_ctrl_hs | AES_Encrypt_MixColumns | return value |
|ap_done         | out |    1| ap_ctrl_hs | AES_Encrypt_MixColumns | return value |
|ap_idle         | out |    1| ap_ctrl_hs | AES_Encrypt_MixColumns | return value |
|ap_ready        | out |    1| ap_ctrl_hs | AES_Encrypt_MixColumns | return value |
|state_address0  | out |    4|  ap_memory |          state         |     array    |
|state_ce0       | out |    1|  ap_memory |          state         |     array    |
|state_we0       | out |    1|  ap_memory |          state         |     array    |
|state_d0        | out |    8|  ap_memory |          state         |     array    |
|state_q0        |  in |    8|  ap_memory |          state         |     array    |
|state_address1  | out |    4|  ap_memory |          state         |     array    |
|state_ce1       | out |    1|  ap_memory |          state         |     array    |
|state_q1        |  in |    8|  ap_memory |          state         |     array    |
+----------------+-----+-----+------------+------------------------+--------------+

