extern char * getDeviceDVNode()
{
        return R"({
  "result": {
    "ENBFunction.Non_Public": [
      {
        "ACB": {
          "ENodeBIdx": 1,
          "RadioGain": 1189,
          "SINR": [
            453,
            637,
            951,
            1369
          ],
          "NumRE": 120,
          "TACsample": 10,
          "HOPRB": 20,
          "OffsetACsample": 1,
          "ACloadThrd": 80
        },
        "ANTTYPECFG": [
          {
            "AntTypeCfgIdx": 1,
            "PucchFactorDTX": 201,
            "PucchFactorSR": 312,
            "PucchFactorFormat3": [
              84,
              92,
              101,
              111,
              117,
              124,
              131,
              138,
              144,
              152,
              158,
              61,
              65,
              70,
              76,
              81,
              86,
              92,
              97,
              102,
              105,
              108
            ],
            "PschPwrOfst": 76,
            "SschPwrOfst": 76
          },
          {
            "AntTypeCfgIdx": 2,
            "PucchFactorDTX": 312,
            "PucchFactorSR": 456,
            "PucchFactorFormat3": [
              108,
              115,
              125,
              134,
              143,
              154,
              161,
              169,
              176,
              183,
              190,
              78,
              84,
              90,
              96,
              102,
              107,
              113,
              118,
              123,
              128,
              132
            ],
            "PschPwrOfst": 46,
            "SschPwrOfst": 46
          },
          {
            "AntTypeCfgIdx": 3,
            "PucchFactorDTX": 417,
            "PucchFactorSR": 561,
            "PucchFactorFormat3": [
              124,
              134,
              145,
              154,
              164,
              173,
              184,
              192,
              201,
              209,
              218,
              92,
              98,
              104,
              110,
              116,
              123,
              129,
              135,
              141,
              146,
              152
            ],
            "PschPwrOfst": 46,
            "SschPwrOfst": 46
          },
          {
            "AntTypeCfgIdx": 4,
            "PucchFactorDTX": 517,
            "PucchFactorSR": 655,
            "PucchFactorFormat3": [
              141,
              151,
              162,
              170,
              183,
              203,
              203,
              212,
              222,
              230,
              238,
              105,
              112,
              117,
              123,
              131,
              138,
              144,
              151,
              157,
              163,
              168
            ],
            "PschPwrOfst": 46,
            "SschPwrOfst": 46
          },
          {
            "AntTypeCfgIdx": 5,
            "PucchFactorDTX": 612,
            "PucchFactorSR": 763,
            "PucchFactorFormat3": [
              154,
              165,
              178,
              190,
              202,
              212,
              221,
              229,
              241,
              251,
              260,
              114,
              121,
              128,
              134,
              142,
              150,
              157,
              163,
              170,
              175,
              182
            ],
            "PschPwrOfst": 46,
            "SschPwrOfst": 46
          },
          {
            "AntTypeCfgIdx": 6,
            "PucchFactorDTX": 706,
            "PucchFactorSR": 899,
            "PucchFactorFormat3": [
              164,
              178,
              192,
              205,
              216,
              226,
              238,
              250,
              259,
              269,
              277,
              123,
              130,
              138,
              146,
              152,
              160,
              168,
              176,
              183,
              190,
              196
            ],
            "PschPwrOfst": 46,
            "SschPwrOfst": 46
          },
          {
            "AntTypeCfgIdx": 7,
            "PucchFactorDTX": 801,
            "PucchFactorSR": 998,
            "PucchFactorFormat3": [
              178,
              186,
              203,
              218,
              230,
              242,
              254,
              265,
              277,
              287,
              296,
              132,
              139,
              146,
              155,
              163,
              172,
              180,
              188,
              195,
              201,
              207
            ],
            "PschPwrOfst": 46,
            "SschPwrOfst": 46
          },
          {
            "AntTypeCfgIdx": 8,
            "PucchFactorDTX": 890,
            "PucchFactorSR": 1086,
            "PucchFactorFormat3": [
              192,
              207,
              219,
              233,
              245,
              255,
              267,
              279,
              291,
              302,
              311,
              142,
              150,
              156,
              164,
              173,
              181,
              190,
              197,
              205,
              212,
              220
            ],
            "PschPwrOfst": 46,
            "SschPwrOfst": 46
          },
          {
            "AntTypeCfgIdx": 9,
            "PucchFactorDTX": 223,
            "PucchFactorSR": 404,
            "PucchFactorFormat3": [
              120,
              132,
              144,
              155,
              168,
              182,
              192,
              202,
              211,
              221,
              229,
              89,
              96,
              104,
              113,
              121,
              128,
              135,
              141,
              147,
              154,
              159
            ],
            "PschPwrOfst": 76,
            "SschPwrOfst": 76
          },
          {
            "AntTypeCfgIdx": 10,
            "PucchFactorDTX": 348,
            "PucchFactorSR": 520,
            "PucchFactorFormat3": [
              153,
              165,
              179,
              191,
              205,
              219,
              231,
              242,
              255,
              264,
              274,
              112,
              120,
              128,
              137,
              146,
              153,
              161,
              170,
              176,
              185,
              191
            ],
            "PschPwrOfst": 46,
            "SschPwrOfst": 46
          },
          {
            "AntTypeCfgIdx": 11,
            "PucchFactorDTX": 463,
            "PucchFactorSR": 651,
            "PucchFactorFormat3": [
              180,
              192,
              208,
              221,
              235,
              250,
              264,
              276,
              288,
              299,
              310,
              132,
              141,
              148,
              157,
              168,
              177,
              186,
              196,
              203,
              210,
              216
            ],
            "PschPwrOfst": 46,
            "SschPwrOfst": 46
          },
          {
            "AntTypeCfgIdx": 12,
            "PucchFactorDTX": 567,
            "PucchFactorSR": 718,
            "PucchFactorFormat3": [
              197,
              214,
              230,
              248,
              260,
              276,
              289,
              304,
              317,
              330,
              343,
              147,
              156,
              165,
              175,
              186,
              196,
              204,
              214,
              223,
              233,
              242
            ],
            "PschPwrOfst": 46,
            "SschPwrOfst": 46
          },
          {
            "AntTypeCfgIdx": 13,
            "PucchFactorDTX": 674,
            "PucchFactorSR": 856,
            "PucchFactorFormat3": [
              218,
              234,
              250,
              269,
              285,
              300,
              317,
              330,
              345,
              357,
              370,
              159,
              168,
              179,
              191,
              203,
              214,
              222,
              232,
              242,
              251,
              260
            ],
            "PschPwrOfst": 46,
            "SschPwrOfst": 46
          },
          {
            "AntTypeCfgIdx": 14,
            "PucchFactorDTX": 777,
            "PucchFactorSR": 1036,
            "PucchFactorFormat3": [
              238,
              259,
              275,
              292,
              309,
              324,
              340,
              353,
              368,
              384,
              399,
              174,
              182,
              233,
              206,
              217,
              228,
              239,
              251,
              260,
              270,
              279
            ],
            "PschPwrOfst": 46,
            "SschPwrOfst": 46
          },
          {
            "AntTypeCfgIdx": 15,
            "PucchFactorDTX": 881,
            "PucchFactorSR": 1124,
            "PucchFactorFormat3": [
              252,
              273,
              292,
              311,
              328,
              345,
              363,
              380,
              395,
              409,
              424,
              185,
              196,
              208,
              219,
              233,
              244,
              256,
              266,
              276,
              288,
              297
            ],
            "PschPwrOfst": 46,
            "SschPwrOfst": 46
          },
          {
            "AntTypeCfgIdx": 16,
            "PucchFactorDTX": 968,
            "PucchFactorSR": 1179,
            "PucchFactorFormat3": [
              271,
              290,
              307,
              328,
              348,
              368,
              384,
              399,
              415,
              430,
              444,
              200,
              210,
              220,
              231,
              245,
              216,
              268,
              280,
              290,
              301,
              311
            ],
            "PschPwrOfst": 46,
            "SschPwrOfst": 46
          }
        ],
        "BANDTYPECFG": [
          {
            "BandCfgIdx": 1,
            "DlBfWeightSpan": 6,
            "ACWindowTime": 4,
            "PCCHRBPercent": 100,
            "PdcchIdxMaxValue": 1,
            "PdcchConsSwitch": 1,
            "PdcchConsIdx": 1,
            "ContlChanlPowOverloadSwch": 0,
            "PdcchIdxMaxValue4HST": 2,
            "PdcchConsIdx4HST": 3
          },
          {
            "BandCfgIdx": 2,
            "DlBfWeightSpan": 15,
            "ACWindowTime": 8,
            "PCCHRBPercent": 70,
            "PdcchIdxMaxValue": 1,
            "PdcchConsSwitch": 1,
            "PdcchConsIdx": 1,
            "ContlChanlPowOverloadSwch": 0,
            "PdcchIdxMaxValue4HST": 2,
            "PdcchConsIdx4HST": 3
          },
          {
            "BandCfgIdx": 3,
            "DlBfWeightSpan": 25,
            "ACWindowTime": 16,
            "PCCHRBPercent": 70,
            "PdcchIdxMaxValue": 1,
            "PdcchConsSwitch": 1,
            "PdcchConsIdx": 1,
            "ContlChanlPowOverloadSwch": 1,
            "PdcchIdxMaxValue4HST": 2,
            "PdcchConsIdx4HST": 3
          },
          {
            "BandCfgIdx": 4,
            "DlBfWeightSpan": 50,
            "ACWindowTime": 32,
            "PCCHRBPercent": 80,
            "PdcchIdxMaxValue": 0,
            "PdcchConsSwitch": 1,
            "PdcchConsIdx": 0,
            "ContlChanlPowOverloadSwch": 1,
            "PdcchIdxMaxValue4HST": 2,
            "PdcchConsIdx4HST": 3
          },
          {
            "BandCfgIdx": 5,
            "DlBfWeightSpan": 75,
            "ACWindowTime": 64,
            "PCCHRBPercent": 80,
            "PdcchIdxMaxValue": 0,
            "PdcchConsSwitch": 1,
            "PdcchConsIdx": 0,
            "ContlChanlPowOverloadSwch": 1,
            "PdcchIdxMaxValue4HST": 2,
            "PdcchConsIdx4HST": 3
          },
          {
            "BandCfgIdx": 6,
            "DlBfWeightSpan": 100,
            "ACWindowTime": 64,
            "PCCHRBPercent": 60,
            "PdcchIdxMaxValue": 0,
            "PdcchConsSwitch": 1,
            "PdcchConsIdx": 0,
            "ContlChanlPowOverloadSwch": 1,
            "PdcchIdxMaxValue4HST": 2,
            "PdcchConsIdx4HST": 3
          }
        ],
        "BBALG": {
          "ENodeBIdx": 1,
          "BFvalueRB": 3,
          "ACMode": 2,
          "ACRepeatNum": 16,
          "ACThreshold": 5,
          "ACSendAdvance": 1584,
          "PolateType": 0,
          "ChEstType": 2,
          "MIMOAlgo": 0,
          "QpskThrepp2": 5,
          "16QamThrepp2": 5,
          "64QamThrepp2": 0,
          "RsrpAlpha": 5,
          "RsrpRptThd": 65,
          "AlphaPusch": 10,
          "FocPreSwitch": 1,
          "FocBackSwtich": 1,
          "FocBackThrQpsk": 500,
          "FocBackThr16Qam": 300,
          "FocBackThr64Qam": 150,
          "FInitialFix1": 1600,
          "FInitialFix2": 800,
          "FTh1": 1600,
          "FTh2": 600,
          "ThrdSinr": 5,
          "FOPucch1Switch": 1,
          "FOPucch2Switch": 1,
          "SensiSwch": 0,
          "SmoothFactor": 0,
          "FreqOffBeta": 3,
          "FreqOffsetPeriod": 4,
          "NiFilterFactor1": 2,
          "NiFilterFactor2": 6,
          "NiFilterFactor3": 2,
          "NiFilterFactor4": 2,
          "NiFilterFactor5": 2,
          "NiFilterFactor6": 2,
          "NiFilterFactor7": 2,
          "NiFilterFactor8": 2,
          "NiFilterFactor9": 32,
          "NiFilterFactor10": 32,
          "PuschSetzThreshold": 1,
          "PuschHorpThreshold": 3,
          "NarrowInterferenceThr1": 3,
          "NarrowInterferenceThr2": 5
        },
        "BF": {
          "ENodeBIdx": 1,
          "DlBfCqiAndRiEnable": 0,
          "DlBfSeFactor4RI": 8
        },
        "BPCAPACITYB": [
          {
            "SerialNo": 1,
            "BoardType": 35072,
            "RadioMode": 32,
            "1AntNormalCellCapacity": 3,
            "2AntNormalCellCapacity": 0,
            "4AntNormalCellCapacity": 0,
            "8AntNormalCellCapacity": 0
          },
          {
            "SerialNo": 2,
            "BoardType": 35072,
            "RadioMode": 32,
            "1AntNormalCellCapacity": 0,
            "2AntNormalCellCapacity": 3,
            "4AntNormalCellCapacity": 0,
            "8AntNormalCellCapacity": 0
          },
          {
            "SerialNo": 3,
            "BoardType": 35072,
            "RadioMode": 32,
            "1AntNormalCellCapacity": 0,
            "2AntNormalCellCapacity": 0,
            "4AntNormalCellCapacity": 2,
            "8AntNormalCellCapacity": 0
          },
          {
            "SerialNo": 4,
            "BoardType": 35072,
            "RadioMode": 32,
            "1AntNormalCellCapacity": 0,
            "2AntNormalCellCapacity": 0,
            "4AntNormalCellCapacity": 0,
            "8AntNormalCellCapacity": 1
          },
          {
            "SerialNo": 5,
            "BoardType": 35072,
            "RadioMode": 16,
            "1AntNormalCellCapacity": 3,
            "2AntNormalCellCapacity": 0,
            "4AntNormalCellCapacity": 0,
            "8AntNormalCellCapacity": 0
          },
          {
            "SerialNo": 6,
            "BoardType": 35072,
            "RadioMode": 16,
            "1AntNormalCellCapacity": 0,
            "2AntNormalCellCapacity": 3,
            "4AntNormalCellCapacity": 0,
            "8AntNormalCellCapacity": 0
          },
          {
            "SerialNo": 7,
            "BoardType": 35072,
            "RadioMode": 16,
            "1AntNormalCellCapacity": 0,
            "2AntNormalCellCapacity": 0,
            "4AntNormalCellCapacity": 1,
            "8AntNormalCellCapacity": 0
          },
          {
            "SerialNo": 8,
            "BoardType": 35073,
            "RadioMode": 32,
            "1AntNormalCellCapacity": 6,
            "2AntNormalCellCapacity": 0,
            "4AntNormalCellCapacity": 0,
            "8AntNormalCellCapacity": 0
          },
          {
            "SerialNo": 9,
            "BoardType": 35073,
            "RadioMode": 32,
            "1AntNormalCellCapacity": 0,
            "2AntNormalCellCapacity": 6,
            "4AntNormalCellCapacity": 0,
            "8AntNormalCellCapacity": 0
          },
          {
            "SerialNo": 10,
            "BoardType": 35073,
            "RadioMode": 32,
            "1AntNormalCellCapacity": 0,
            "2AntNormalCellCapacity": 0,
            "4AntNormalCellCapacity": 3,
            "8AntNormalCellCapacity": 0
          },
          {
            "SerialNo": 11,
            "BoardType": 35073,
            "RadioMode": 32,
            "1AntNormalCellCapacity": 0,
            "2AntNormalCellCapacity": 0,
            "4AntNormalCellCapacity": 0,
            "8AntNormalCellCapacity": 3
          },
          {
            "SerialNo": 12,
            "BoardType": 35073,
            "RadioMode": 16,
            "1AntNormalCellCapacity": 6,
            "2AntNormalCellCapacity": 0,
            "4AntNormalCellCapacity": 0,
            "8AntNormalCellCapacity": 0
          },
          {
            "SerialNo": 13,
            "BoardType": 35073,
            "RadioMode": 16,
            "1AntNormalCellCapacity": 0,
            "2AntNormalCellCapacity": 6,
            "4AntNormalCellCapacity": 0,
            "8AntNormalCellCapacity": 0
          },
          {
            "SerialNo": 14,
            "BoardType": 35073,
            "RadioMode": 16,
            "1AntNormalCellCapacity": 0,
            "2AntNormalCellCapacity": 0,
            "4AntNormalCellCapacity": 3,
            "8AntNormalCellCapacity": 0
          },
          {
            "SerialNo": 15,
            "BoardType": 35073,
            "RadioMode": 16,
            "1AntNormalCellCapacity": 0,
            "2AntNormalCellCapacity": 0,
            "4AntNormalCellCapacity": 0,
            "8AntNormalCellCapacity": 3
          }
        ],
        "BPLTYPECFG": [
          {
            "BPLBoardCfgIdx": 1,
            "UlHarqMode": 3,
            "ShortDrxSwitch": 1,
            "AverRRCAdmitCapaBPL": 400,
            "CellCapaAdRRCUser": 400,
            "ERABNumCapacity": 3200
          },
          {
            "BPLBoardCfgIdx": 2,
            "UlHarqMode": 3,
            "ShortDrxSwitch": 1,
            "AverRRCAdmitCapaBPL": 3600,
            "CellCapaAdRRCUser": 800,
            "ERABNumCapacity": 6400
          }
        ],
        "CAB": {
          "ENodeBIdx": 1,
          "UlCASwch": 0,
          "BSRJudgePrdTime": 2,
          "DeactCATimer": 7,
          "CAScellHOSwch": 0,
          "CANumPeriod": 10,
          "NumCABackOff": 1,
          "CAMonitorSwch": 1,
          "CABackOffSwch": 1,
          "CAMonitorPeriod": 120,
          "CABandPrioritySwch": 1,
          "CAPrivilegeBand": 41
        },
        "CCIA": {
          "ENodeBIdx": 1,
          "UDCciaEnable": 0,
          "UDSysFrqMtplx": 0,
          "UDCellFrqMtplx": 0,
          "UDCcePcType": 1,
          "PcfichPwOfstC": 46,
          "PhichPwOfstC": 46,
          "PdcchF0PwOfstC": [
            46,
            46,
            46,
            46
          ],
          "PdcchF1PwOfstC": [
            46,
            46,
            46,
            46
          ],
          "PdcchF1APwOfstC": [
            46,
            46,
            46,
            46
          ],
          "PdcchF1BPwOfstC": [
            46,
            46,
            46,
            46
          ],
          "PdcchF1CPwOfstC": [
            0,
            0,
            46,
            46
          ],
          "PdcchF1DPwOfstC": [
            0,
            46,
            46,
            46
          ],
          "PdcchF2PwOfstC": [
            0,
            46,
            46,
            46
          ],
          "PdcchF2APwOfstC": [
            0,
            46,
            46,
            46
          ],
          "PdcchF2BPwOfstC": [
            0,
            46,
            46,
            46
          ],
          "PdcchF3PwOfstC": [
            0,
            0,
            46,
            46
          ],
          "PdcchF3APwOfstC": [
            0,
            0,
            46,
            46
          ],
          "PAForBCCHC": 2,
          "PAForCCCHC": 2,
          "PAForPCCHC": 2,
          "PAForMSG2C": 2,
          "PcfichPwOfstE": 106,
          "PhichPwOfstE": 106,
          "PdcchF0PwOfstE": [
            106,
            106,
            106,
            106
          ],
          "PdcchF1PwOfstE": [
            106,
            106,
            106,
            106
          ],
          "PdcchF1APwOfstE": [
            106,
            106,
            106,
            106
          ],
          "PdcchF1BPwOfstE": [
            106,
            106,
            106,
            106
          ],
          "PdcchF1CPwOfstE": [
            0,
            0,
            106,
            106
          ],
          "PdcchF1DPwOfstE": [
            0,
            106,
            106,
            106
          ],
          "PdcchF2PwOfstE": [
            0,
            106,
            106,
            106
          ],
          "PdcchF2APwOfstE": [
            0,
            106,
            106,
            106
          ],
          "PdcchF2BPwOfstE": [
            0,
            106,
            106,
            106
          ],
          "PdcchF3PwOfstE": [
            0,
            0,
            106,
            106
          ],
          "PdcchF3APwOfstE": [
            0,
            0,
            106,
            106
          ],
          "PAForBCCHE": 4,
          "PAForCCCHE": 4,
          "PAForPCCHE": 4,
          "PAForMSG2E": 4
        },
        "CELLCAPAB": {
          "ENodeBIdx": 1,
          "PUCCHTgtPsHiLimtLC": 13,
          "PUCCHTgtPsLwLimtLC": 9,
          "PuschPCAdjTypeLC": 0,
          "P0NominalPusch1LC": 51,
          "P0UePusch1PubLC": 9,
          "SchedulerAlgLC": 1,
          "RLFSwitchLC": 0,
          "CFILC": 3,
          "CCEAdaptModLC": 2,
          "NGbrDrxSwitchLC": 0,
          "UlMUMIMOEnableLC": 0,
          "DlBFMUMIMOEnableLC": 0,
          "FlagSwiModeforSinglePortLC": 1,
          "FlagSwiModeforMultiPortLC": 2,
          "CQIExpiredTimerLC": 6000,
          "SpeedTestCareSwchLC": 0,
          "MaxHARQMsg3TxLC": 1,
          "TimeAlignTimerLC": 7
        },
        "CFI": {
          "ENodeBIdx": 1,
          "PeriodOfCFIAdapt": 500,
          "GBRSatisfactionThrehold": 1,
          "ThrCCELoad": 100,
          "CFISwitch4SingleUE": 1,
          "ThrCFIAdapt": 8,
          "DlUlCCEratioSwitch": 0,
          "PeriodOfDlUlCCEratio": 500,
          "DlUlCCEratioSwitch4Micro": 0,
          "DLCompCFI": 3
        },
        "CHANTYPECFG": [
          {
            "ChanTypeCfgIdx": 1,
            "PreSingleThrd": 582,
            "PreCombineThrd": 998,
            "Beta": 1000,
            "MatrixType": 1,
            "UlTarSinrPucch": 6,
            "PUCCHDTXThre": 120,
            "BetaMrc": 1000
          },
          {
            "ChanTypeCfgIdx": 2,
            "PreSingleThrd": 384,
            "PreCombineThrd": 723,
            "Beta": 500,
            "MatrixType": 1,
            "UlTarSinrPucch": 7,
            "PUCCHDTXThre": 90,
            "BetaMrc": 500
          },
          {
            "ChanTypeCfgIdx": 3,
            "PreSingleThrd": 307,
            "PreCombineThrd": 627,
            "Beta": 500,
            "MatrixType": 1,
            "UlTarSinrPucch": 8,
            "PUCCHDTXThre": 77,
            "BetaMrc": 500
          },
          {
            "ChanTypeCfgIdx": 4,
            "PreSingleThrd": 256,
            "PreCombineThrd": 544,
            "Beta": 300,
            "MatrixType": 1,
            "UlTarSinrPucch": 9,
            "PUCCHDTXThre": 70,
            "BetaMrc": 500
          },
          {
            "ChanTypeCfgIdx": 5,
            "PreSingleThrd": 256,
            "PreCombineThrd": 544,
            "Beta": 300,
            "MatrixType": 1,
            "UlTarSinrPucch": 10,
            "PUCCHDTXThre": 66,
            "BetaMrc": 500
          },
          {
            "ChanTypeCfgIdx": 6,
            "PreSingleThrd": 256,
            "PreCombineThrd": 544,
            "Beta": 300,
            "MatrixType": 1,
            "UlTarSinrPucch": 11,
            "PUCCHDTXThre": 63,
            "BetaMrc": 500
          },
          {
            "ChanTypeCfgIdx": 7,
            "PreSingleThrd": 256,
            "PreCombineThrd": 544,
            "Beta": 300,
            "MatrixType": 1,
            "UlTarSinrPucch": 12,
            "PUCCHDTXThre": 60,
            "BetaMrc": 500
          },
          {
            "ChanTypeCfgIdx": 8,
            "PreSingleThrd": 179,
            "PreCombineThrd": 365,
            "Beta": 100,
            "MatrixType": 0,
            "UlTarSinrPucch": 13,
            "PUCCHDTXThre": 58,
            "BetaMrc": 500
          },
          {
            "ChanTypeCfgIdx": 9,
            "PreSingleThrd": 723,
            "PreCombineThrd": 1370,
            "Beta": 1000,
            "MatrixType": 1,
            "UlTarSinrPucch": 6,
            "PUCCHDTXThre": 120,
            "BetaMrc": 1000
          },
          {
            "ChanTypeCfgIdx": 10,
            "PreSingleThrd": 442,
            "PreCombineThrd": 864,
            "Beta": 500,
            "MatrixType": 1,
            "UlTarSinrPucch": 7,
            "PUCCHDTXThre": 90,
            "BetaMrc": 500
          },
          {
            "ChanTypeCfgIdx": 11,
            "PreSingleThrd": 365,
            "PreCombineThrd": 717,
            "Beta": 500,
            "MatrixType": 1,
            "UlTarSinrPucch": 8,
            "PUCCHDTXThre": 77,
            "BetaMrc": 500
          },
          {
            "ChanTypeCfgIdx": 12,
            "PreSingleThrd": 301,
            "PreCombineThrd": 582,
            "Beta": 300,
            "MatrixType": 1,
            "UlTarSinrPucch": 9,
            "PUCCHDTXThre": 70,
            "BetaMrc": 500
          },
          {
            "ChanTypeCfgIdx": 13,
            "PreSingleThrd": 301,
            "PreCombineThrd": 582,
            "Beta": 300,
            "MatrixType": 1,
            "UlTarSinrPucch": 10,
            "PUCCHDTXThre": 66,
            "BetaMrc": 500
          },
          {
            "ChanTypeCfgIdx": 14,
            "PreSingleThrd": 301,
            "PreCombineThrd": 582,
            "Beta": 300,
            "MatrixType": 1,
            "UlTarSinrPucch": 11,
            "PUCCHDTXThre": 63,
            "BetaMrc": 500
          },
          {
            "ChanTypeCfgIdx": 15,
            "PreSingleThrd": 301,
            "PreCombineThrd": 582,
            "Beta": 300,
            "MatrixType": 1,
            "UlTarSinrPucch": 12,
            "PUCCHDTXThre": 60,
            "BetaMrc": 500
          },
          {
            "ChanTypeCfgIdx": 16,
            "PreSingleThrd": 301,
            "PreCombineThrd": 582,
            "Beta": 100,
            "MatrixType": 0,
            "UlTarSinrPucch": 13,
            "PUCCHDTXThre": 58,
            "BetaMrc": 500
          },
          {
            "ChanTypeCfgIdx": 17,
            "PreSingleThrd": 442,
            "PreCombineThrd": 845,
            "Beta": 1000,
            "MatrixType": 1,
            "UlTarSinrPucch": 6,
            "PUCCHDTXThre": 120,
            "BetaMrc": 1000
          },
          {
            "ChanTypeCfgIdx": 18,
            "PreSingleThrd": 294,
            "PreCombineThrd": 570,
            "Beta": 500,
            "MatrixType": 1,
            "UlTarSinrPucch": 7,
            "PUCCHDTXThre": 90,
            "BetaMrc": 500
          },
          {
            "ChanTypeCfgIdx": 19,
            "PreSingleThrd": 243,
            "PreCombineThrd": 474,
            "Beta": 500,
            "MatrixType": 1,
            "UlTarSinrPucch": 8,
            "PUCCHDTXThre": 77,
            "BetaMrc": 500
          },
          {
            "ChanTypeCfgIdx": 20,
            "PreSingleThrd": 205,
            "PreCombineThrd": 422,
            "Beta": 300,
            "MatrixType": 1,
            "UlTarSinrPucch": 9,
            "PUCCHDTXThre": 70,
            "BetaMrc": 500
          },
          {
            "ChanTypeCfgIdx": 21,
            "PreSingleThrd": 205,
            "PreCombineThrd": 422,
            "Beta": 300,
            "MatrixType": 1,
            "UlTarSinrPucch": 10,
            "PUCCHDTXThre": 66,
            "BetaMrc": 500
          },
          {
            "ChanTypeCfgIdx": 22,
            "PreSingleThrd": 205,
            "PreCombineThrd": 422,
            "Beta": 300,
            "MatrixType": 1,
            "UlTarSinrPucch": 11,
            "PUCCHDTXThre": 63,
            "BetaMrc": 500
          },
          {
            "ChanTypeCfgIdx": 23,
            "PreSingleThrd": 205,
            "PreCombineThrd": 422,
            "Beta": 300,
            "MatrixType": 1,
            "UlTarSinrPucch": 12,
            "PUCCHDTXThre": 60,
            "BetaMrc": 500
          },
          {
            "ChanTypeCfgIdx": 24,
            "PreSingleThrd": 205,
            "PreCombineThrd": 422,
            "Beta": 100,
            "MatrixType": 0,
            "UlTarSinrPucch": 13,
            "PUCCHDTXThre": 58,
            "BetaMrc": 500
          },
          {
            "ChanTypeCfgIdx": 25,
            "PreSingleThrd": 448,
            "PreCombineThrd": 845,
            "Beta": 1000,
            "MatrixType": 1,
            "UlTarSinrPucch": 6,
            "PUCCHDTXThre": 120,
            "BetaMrc": 1000
          },
          {
            "ChanTypeCfgIdx": 26,
            "PreSingleThrd": 301,
            "PreCombineThrd": 570,
            "Beta": 500,
            "MatrixType": 1,
            "UlTarSinrPucch": 7,
            "PUCCHDTXThre": 90,
            "BetaMrc": 500
          },
          {
            "ChanTypeCfgIdx": 27,
            "PreSingleThrd": 243,
            "PreCombineThrd": 486,
            "Beta": 500,
            "MatrixType": 1,
            "UlTarSinrPucch": 8,
            "PUCCHDTXThre": 77,
            "BetaMrc": 500
          },
          {
            "ChanTypeCfgIdx": 28,
            "PreSingleThrd": 205,
            "PreCombineThrd": 422,
            "Beta": 300,
            "MatrixType": 1,
            "UlTarSinrPucch": 9,
            "PUCCHDTXThre": 70,
            "BetaMrc": 500
          },
          {
            "ChanTypeCfgIdx": 29,
            "PreSingleThrd": 205,
            "PreCombineThrd": 422,
            "Beta": 300,
            "MatrixType": 1,
            "UlTarSinrPucch": 10,
            "PUCCHDTXThre": 66,
            "BetaMrc": 500
          },
          {
            "ChanTypeCfgIdx": 30,
            "PreSingleThrd": 205,
            "PreCombineThrd": 422,
            "Beta": 300,
            "MatrixType": 1,
            "UlTarSinrPucch": 11,
            "PUCCHDTXThre": 63,
            "BetaMrc": 500
          },
          {
            "ChanTypeCfgIdx": 31,
            "PreSingleThrd": 205,
            "PreCombineThrd": 422,
            "Beta": 300,
            "MatrixType": 1,
            "UlTarSinrPucch": 12,
            "PUCCHDTXThre": 60,
            "BetaMrc": 500
          },
          {
            "ChanTypeCfgIdx": 32,
            "PreSingleThrd": 205,
            "PreCombineThrd": 422,
            "Beta": 100,
            "MatrixType": 0,
            "UlTarSinrPucch": 13,
            "PUCCHDTXThre": 58,
            "BetaMrc": 500
          },
          {
            "ChanTypeCfgIdx": 33,
            "PreSingleThrd": 582,
            "PreCombineThrd": 582,
            "Beta": 1000,
            "MatrixType": 1,
            "UlTarSinrPucch": 6,
            "PUCCHDTXThre": 120,
            "BetaMrc": 1000
          },
          {
            "ChanTypeCfgIdx": 34,
            "PreSingleThrd": 384,
            "PreCombineThrd": 384,
            "Beta": 500,
            "MatrixType": 1,
            "UlTarSinrPucch": 7,
            "PUCCHDTXThre": 90,
            "BetaMrc": 500
          },
          {
            "ChanTypeCfgIdx": 35,
            "PreSingleThrd": 314,
            "PreCombineThrd": 314,
            "Beta": 500,
            "MatrixType": 1,
            "UlTarSinrPucch": 8,
            "PUCCHDTXThre": 77,
            "BetaMrc": 500
          },
          {
            "ChanTypeCfgIdx": 36,
            "PreSingleThrd": 256,
            "PreCombineThrd": 256,
            "Beta": 300,
            "MatrixType": 1,
            "UlTarSinrPucch": 9,
            "PUCCHDTXThre": 70,
            "BetaMrc": 500
          },
          {
            "ChanTypeCfgIdx": 37,
            "PreSingleThrd": 256,
            "PreCombineThrd": 256,
            "Beta": 300,
            "MatrixType": 1,
            "UlTarSinrPucch": 10,
            "PUCCHDTXThre": 66,
            "BetaMrc": 500
          },
          {
            "ChanTypeCfgIdx": 38,
            "PreSingleThrd": 256,
            "PreCombineThrd": 256,
            "Beta": 300,
            "MatrixType": 1,
            "UlTarSinrPucch": 11,
            "PUCCHDTXThre": 63,
            "BetaMrc": 500
          },
          {
            "ChanTypeCfgIdx": 39,
            "PreSingleThrd": 256,
            "PreCombineThrd": 256,
            "Beta": 300,
            "MatrixType": 1,
            "UlTarSinrPucch": 12,
            "PUCCHDTXThre": 60,
            "BetaMrc": 500
          },
          {
            "ChanTypeCfgIdx": 40,
            "PreSingleThrd": 256,
            "PreCombineThrd": 256,
            "Beta": 100,
            "MatrixType": 0,
            "UlTarSinrPucch": 13,
            "PUCCHDTXThre": 58,
            "BetaMrc": 500
          },
          {
            "ChanTypeCfgIdx": 48,
            "PreSingleThrd": 256,
            "PreCombineThrd": 256,
            "Beta": 100,
            "MatrixType": 0,
            "UlTarSinrPucch": 13,
            "PUCCHDTXThre": 58,
            "BetaMrc": 500
          },
          {
            "ChanTypeCfgIdx": 64,
            "PreSingleThrd": 179,
            "PreCombineThrd": 365,
            "Beta": 100,
            "MatrixType": 0,
            "UlTarSinrPucch": 13,
            "PUCCHDTXThre": 58,
            "BetaMrc": 500
          },
          {
            "ChanTypeCfgIdx": 65,
            "PreSingleThrd": 205,
            "PreCombineThrd": 365,
            "Beta": 100,
            "MatrixType": 0,
            "UlTarSinrPucch": 13,
            "PUCCHDTXThre": 58,
            "BetaMrc": 500
          },
          {
            "ChanTypeCfgIdx": 66,
            "PreSingleThrd": 154,
            "PreCombineThrd": 307,
            "Beta": 100,
            "MatrixType": 0,
            "UlTarSinrPucch": 13,
            "PUCCHDTXThre": 58,
            "BetaMrc": 500
          },
          {
            "ChanTypeCfgIdx": 67,
            "PreSingleThrd": 160,
            "PreCombineThrd": 307,
            "Beta": 100,
            "MatrixType": 0,
            "UlTarSinrPucch": 13,
            "PUCCHDTXThre": 58,
            "BetaMrc": 500
          },
          {
            "ChanTypeCfgIdx": 68,
            "PreSingleThrd": 179,
            "PreCombineThrd": 179,
            "Beta": 100,
            "MatrixType": 0,
            "UlTarSinrPucch": 13,
            "PUCCHDTXThre": 58,
            "BetaMrc": 500
          }
        ],
        "CMAADJCELB": {
          "ENodeBIdx": 1,
          "1XrttMultSID": 0,
          "1XrttMultNID": 0,
          "1XrttRegPeriod": 58,
          "1XrttTotalZone": 2,
          "1XrttZoneTimer": 0,
          "1XrttHomeReg": 1,
          "1XrttForeSIDReg": 1,
          "1XrttForeNIDReg": 1,
          "1XPowerUpReg": 1,
          "1XPowerDownReg": 1,
          "ParaChangeReg": 1,
          "1XRTTFpcFchIncluded": 1,
          "1XRTTBsProtVer": 6,
          "1XRTTMSMinVer": 2,
          "1XRTTPrefMsidType": 1,
          "ImsiTSupported": 0,
          "1XrttRadioCfg3": 64,
          "1XrttRadioCfg4": 64,
          "1XrttRadioCfg5": 64,
          "1XrttRadioCfg11": 64,
          "1XrttRadioCfg12": 64,
          "1XrttLeapSec": 16,
          "1XrttLocalTimeOffSet": 16,
          "1XrttDaylyTimeInd": 0,
          "GCSNAL2AckTimer": 125,
          "GCSNAMsgRetranTimer": 125
        },
        "COMPB": {
          "ENodeBIdx": 1,
          "DlCoMPType": 0,
          "EnterCompUeGbrThr": 90,
          "EnterCompUePbrThr": 80,
          "Alpha0LowLoad": 80,
          "Alpha1GBRHighLoad": 150,
          "Alpha2PBRHighLoad": 400,
          "LowThrRBTotal": 30,
          "HighThrRBTotal": 80,
          "ReqRBNumCoeff": 60,
          "ThrLoadSame": 5,
          "ThrLoadDiff": 30,
          "X2BandWidthCoeff": 80,
          "PrbEstiAlpha": 2
        },
        "CPULOADMNGB": {
          "ENodeBIdx": 1,
          "CpuLoadCtrLevelThrd": [
            75,
            85,
            95
          ],
          "CpuCaps": [
            90,
            50,
            50,
            1
          ],
          "MsgQThrehold": [
            800,
            2000
          ],
          "LoadStatisticPeriod": 500
        },
        "CQIPMI": {
          "ENodeBIdx": 1,
          "PeriodCqiFbMethd": 0,
          "CqiK": 0,
          "CqiMcsOffset": [
            7,
            7,
            7,
            15
          ],
          "RiMcsOffset": [
            4,
            4,
            4,
            10
          ],
          "CqiDeltaOffset": 2,
          "RiMcsOffsetforMC": [
            0,
            0,
            0
          ],
          "CqiMcsOffsetforMC": [
            3,
            3,
            3
          ],
          "GroupHoppingDisabled": 0,
          "SubCQIPrdFactor": 0
        },
        "CSCHDB": {
          "ENodeBIdx": 1,
          "MaxOCRBGNum": 25,
          "Beta0ForRBUtilLow": 75,
          "Beta1ForRBUtilHigh": 25,
          "GBRSatisThr": 100,
          "NGBRSatisThrCEU": 100,
          "NGBRSatisThrCCU": 100,
          "BetaLow": 100,
          "BetaHigh": 120,
          "AbnormalLowThr": 30,
          "AbnormalHighThr": 50,
          "CDFThr": 0,
          "TransMaxDelay": 15,
          "MaxAbormalTime": 3,
          "MaxRBGNumChange": 25,
          "AvoidCellNum": 6,
          "Alpha4InterferenceCoef": [
            1,
            2,
            3,
            4
          ],
          "OCLocationAdjustSwitch": 1
        },
        "CTLTMRB": {
          "CfgIdx": 1,
          "DataFWDReqTimer": 3000,
          "ENBConfigTimer": 300,
          "HoDataGuardTimer": 1000,
          "DrmICICRptTimer": 3000,
          "CcmCellCfgTimer": 7000,
          "CcmCellDelTimer": 1000,
          "CrmAuditTimer": 1200000,
          "CrmCellCfgTimer": 8000,
          "CrmCellDelTimer": 1200,
          "CrmUeDropTimer": 6000,
          "CellOprStartTmr": 3000,
          "S1DcmRcvRstTmr": 10000,
          "S1DcmSndRstTmr": 10000,
          "X2DcmRcvRstTmr": 10000,
          "X2DcmSndRstTmr": 10000,
          "CpmReReadDbsTmr": 10000,
          "CpmCellSetupTmr": 10000,
          "AddrUpdateT": 5000,
          "LcfgAddLinkTimerLen": 1000,
          "CommonRollBackTimerLen": 2000,
          "CommonRrmAdmitTimerLen": 1000,
          "CommonFlowProtectTimerLen": 2000,
          "CtrlProcWaitCmdRspTimerLen": 3000,
          "CDMAResRevdTimer": 10000,
          "XCSetupRspTimer": 10000,
          "XCUptAckTimer": 10000,
          "CreateBearerTimerDuration": 20000,
          "RnRelFwdChanTimerDuration": 500,
          "RnRecfgTimerLen": 8000,
          "ACBarAjustPeriod": 15
        },
        "DISWGT_DV": [
          {
            "AntType": 2,
            "DLMaxRFChannelNum": 1,
            "CellReferenceSignalsPortNum": 1,
            "DLAnttoPortMap": [
              15,
              240,
              0,
              0
            ],
            "DLInsidePortComposeMode": 0,
            "CchAM": [
              10000,
              10000,
              10000,
              10000,
              10000,
              10000,
              10000,
              10000
            ],
            "CchPhase": [
              33400,
              6900,
              6600,
              33600,
              33400,
              6900,
              6600,
              33600
            ],
            "CchDelay": [
              0,
              0,
              0,
              0,
              0,
              0,
              0,
              0
            ],
            "PsSsAM": [
              10000,
              10000,
              10000,
              10000,
              10000,
              10000,
              10000,
              10000
            ],
            "PsSsPhase": [
              33400,
              6900,
              6600,
              33600,
              33400,
              6900,
              6600,
              33600
            ],
            "PsSsDelay": [
              0,
              0,
              0,
              0,
              0,
              0,
              0,
              0
            ]
          },
          {
            "AntType": 2,
            "DLMaxRFChannelNum": 1,
            "CellReferenceSignalsPortNum": 1,
            "DLAnttoPortMap": [
              15,
              224,
              0,
              0
            ],
            "DLInsidePortComposeMode": 0,
            "CchAM": [
              10000,
              10000,
              10000,
              10000,
              10000,
              5000,
              10000,
              10000
            ],
            "CchPhase": [
              33400,
              6900,
              6600,
              33600,
              18000,
              15300,
              29600,
              28300
            ],
            "CchDelay": [
              0,
              0,
              0,
              0,
              0,
              0,
              0,
              0
            ],
            "PsSsAM": [
              10000,
              10000,
              10000,
              10000,
              10000,
              5000,
              10000,
              10000
            ],
            "PsSsPhase": [
              33400,
              6900,
              6600,
              33600,
              18000,
              15300,
              29600,
              28300
            ],
            "PsSsDelay": [
              0,
              0,
              0,
              0,
              0,
              0,
              0,
              0
            ]
          },
          {
            "AntType": 2,
            "DLMaxRFChannelNum": 1,
            "CellReferenceSignalsPortNum": 1,
            "DLAnttoPortMap": [
              15,
              208,
              0,
              0
            ],
            "DLInsidePortComposeMode": 0,
            "CchAM": [
              10000,
              10000,
              10000,
              10000,
              5000,
              10000,
              10000,
              10000
            ],
            "CchPhase": [
              33400,
              6900,
              6600,
              33600,
              20600,
              18000,
              17000,
              16700
            ],
            "CchDelay": [
              0,
              0,
              0,
              0,
              0,
              0,
              0,
              0
            ],
            "PsSsAM": [
              10000,
              10000,
              10000,
              10000,
              5000,
              10000,
              10000,
              10000
            ],
            "PsSsPhase": [
              33400,
              6900,
              6600,
              33600,
              20600,
              18000,
              17000,
              16700
            ],
            "PsSsDelay": [
              0,
              0,
              0,
              0,
              0,
              0,
              0,
              0
            ]
          },
          {
            "AntType": 2,
            "DLMaxRFChannelNum": 1,
            "CellReferenceSignalsPortNum": 1,
            "DLAnttoPortMap": [
              15,
              176,
              0,
              0
            ],
            "DLInsidePortComposeMode": 0,
            "CchAM": [
              10000,
              10000,
              10000,
              10000,
              10000,
              10000,
              10000,
              5000
            ],
            "CchPhase": [
              33400,
              6900,
              6600,
              33600,
              30400,
              30800,
              18000,
              1500
            ],
            "CchDelay": [
              0,
              0,
              0,
              0,
              0,
              0,
              0,
              0
            ],
            "PsSsAM": [
              10000,
              10000,
              10000,
              10000,
              10000,
              10000,
              10000,
              5000
            ],
            "PsSsPhase": [
              33400,
              6900,
              6600,
              33600,
              30400,
              30800,
              18000,
              1500
            ],
            "PsSsDelay": [
              0,
              0,
              0,
              0,
              0,
              0,
              0,
              0
            ]
          },
          {
            "AntType": 2,
            "DLMaxRFChannelNum": 1,
            "CellReferenceSignalsPortNum": 1,
            "DLAnttoPortMap": [
              15,
              112,
              0,
              0
            ],
            "DLInsidePortComposeMode": 0,
            "CchAM": [
              10000,
              10000,
              10000,
              10000,
              10000,
              10000,
              5000,
              10000
            ],
            "CchPhase": [
              33400,
              6900,
              6600,
              33600,
              22500,
              23000,
              8200,
              18000
            ],
            "CchDelay": [
              0,
              0,
              0,
              0,
              0,
              0,
              0,
              0
            ],
            "PsSsAM": [
              10000,
              10000,
              10000,
              10000,
              10000,
              10000,
              5000,
              10000
            ],
            "PsSsPhase": [
              33400,
              6900,
              6600,
              33600,
              22500,
              23000,
              8200,
              18000
            ],
            "PsSsDelay": [
              0,
              0,
              0,
              0,
              0,
              0,
              0,
              0
            ]
          },
          {
            "AntType": 2,
            "DLMaxRFChannelNum": 1,
            "CellReferenceSignalsPortNum": 1,
            "DLAnttoPortMap": [
              14,
              240,
              0,
              0
            ],
            "DLInsidePortComposeMode": 0,
            "CchAM": [
              10000,
              5000,
              10000,
              10000,
              10000,
              10000,
              10000,
              10000
            ],
            "CchPhase": [
              18000,
              15300,
              29600,
              28300,
              33400,
              6900,
              6600,
              33600
            ],
            "CchDelay": [
              0,
              0,
              0,
              0,
              0,
              0,
              0,
              0
            ],
            "PsSsAM": [
              10000,
              5000,
              10000,
              10000,
              10000,
              10000,
              10000,
              10000
            ],
            "PsSsPhase": [
              18000,
              15300,
              29600,
              28300,
              33400,
              6900,
              6600,
              33600
            ],
            "PsSsDelay": [
              0,
              0,
              0,
              0,
              0,
              0,
              0,
              0
            ]
          },
          {
            "AntType": 2,
            "DLMaxRFChannelNum": 1,
            "CellReferenceSignalsPortNum": 1,
            "DLAnttoPortMap": [
              13,
              240,
              0,
              0
            ],
            "DLInsidePortComposeMode": 0,
            "CchAM": [
              5000,
              10000,
              10000,
              10000,
              10000,
              10000,
              10000,
              10000
            ],
            "CchPhase": [
              20600,
              18000,
              17000,
              16700,
              33400,
              6900,
              6600,
              33600
            ],
            "CchDelay": [
              0,
              0,
              0,
              0,
              0,
              0,
              0,
              0
            ],
            "PsSsAM": [
              5000,
              10000,
              10000,
              10000,
              10000,
              10000,
              10000,
              10000
            ],
            "PsSsPhase": [
              20600,
              18000,
              17000,
              16700,
              33400,
              6900,
              6600,
              33600
            ],
            "PsSsDelay": [
              0,
              0,
              0,
              0,
              0,
              0,
              0,
              0
            ]
          },
          {
            "AntType": 2,
            "DLMaxRFChannelNum": 1,
            "CellReferenceSignalsPortNum": 1,
            "DLAnttoPortMap": [
              11,
              240,
              0,
              0
            ],
            "DLInsidePortComposeMode": 0,
            "CchAM": [
              10000,
              10000,
              10000,
              5000,
              10000,
              10000,
              10000,
              10000
            ],
            "CchPhase": [
              30400,
              30800,
              18000,
              1500,
              33400,
              6900,
              6600,
              33600
            ],
            "CchDelay": [
              0,
              0,
              0,
              0,
              0,
              0,
              0,
              0
            ],
            "PsSsAM": [
              10000,
              10000,
              10000,
              5000,
              10000,
              10000,
              10000,
              10000
            ],
            "PsSsPhase": [
              30400,
              30800,
              18000,
              1500,
              33400,
              6900,
              6600,
              33600
            ],
            "PsSsDelay": [
              0,
              0,
              0,
              0,
              0,
              0,
              0,
              0
            ]
          },
          {
            "AntType": 2,
            "DLMaxRFChannelNum": 1,
            "CellReferenceSignalsPortNum": 1,
            "DLAnttoPortMap": [
              7,
              240,
              0,
              0
            ],
            "DLInsidePortComposeMode": 0,
            "CchAM": [
              10000,
              10000,
              5000,
              10000,
              10000,
              10000,
              10000,
              10000
            ],
            "CchPhase": [
              22500,
              23000,
              8200,
              18000,
              33400,
              6900,
              6600,
              33600
            ],
            "CchDelay": [
              0,
              0,
              0,
              0,
              0,
              0,
              0,
              0
            ],
            "PsSsAM": [
              10000,
              10000,
              5000,
              10000,
              10000,
              10000,
              10000,
              10000
            ],
            "PsSsPhase": [
              22500,
              23000,
              8200,
              18000,
              33400,
              6900,
              6600,
              33600
            ],
            "PsSsDelay": [
              0,
              0,
              0,
              0,
              0,
              0,
              0,
              0
            ]
          },
          {
            "AntType": 2,
            "DLMaxRFChannelNum": 1,
            "CellReferenceSignalsPortNum": 1,
            "DLAnttoPortMap": [
              15,
              192,
              0,
              0
            ],
            "DLInsidePortComposeMode": 0,
            "CchAM": [
              10000,
              10000,
              10000,
              10000,
              10000,
              10000,
              10000,
              10000
            ],
            "CchPhase": [
              33400,
              6900,
              6600,
              33600,
              18000,
              18000,
              6900,
              6800
            ],
            "CchDelay": [
              0,
              0,
              0,
              0,
              0,
              0,
              0,
              0
            ],
            "PsSsAM": [
              10000,
              10000,
              10000,
              10000,
              10000,
              10000,
              10000,
              10000
            ],
            "PsSsPhase": [
              33400,
              6900,
              6600,
              33600,
              18000,
              18000,
              6900,
              6800
            ],
            "PsSsDelay": [
              0,
              0,
              0,
              0,
              0,
              0,
              0,
              0
            ]
          },
          {
            "AntType": 2,
            "DLMaxRFChannelNum": 1,
            "CellReferenceSignalsPortNum": 1,
            "DLAnttoPortMap": [
              15,
              160,
              0,
              0
            ],
            "DLInsidePortComposeMode": 0,
            "CchAM": [
              10000,
              10000,
              10000,
              10000,
              10000,
              10000,
              10000,
              10000
            ],
            "CchPhase": [
              33400,
              6900,
              6600,
              33600,
              18000,
              34100,
              18000,
              16500
            ],
            "CchDelay": [
              0,
              0,
              0,
              0,
              0,
              0,
              0,
              0
            ],
            "PsSsAM": [
              10000,
              10000,
              10000,
              10000,
              10000,
              10000,
              10000,
              10000
            ],
            "PsSsPhase": [
              33400,
              6900,
              6600,
              33600,
              18000,
              34100,
              18000,
              16500
            ],
            "PsSsDelay": [
              0,
              0,
              0,
              0,
              0,
              0,
              0,
              0
            ]
          },
          {
            "AntType": 2,
            "DLMaxRFChannelNum": 1,
            "CellReferenceSignalsPortNum": 1,
            "DLAnttoPortMap": [
              15,
              144,
              0,
              0
            ],
            "DLInsidePortComposeMode": 0,
            "CchAM": [
              10000,
              10000,
              10000,
              10000,
              10000,
              10000,
              10000,
              10000
            ],
            "CchPhase": [
              33400,
              6900,
              6600,
              33600,
              24400,
              18000,
              18000,
              24400
            ],
            "CchDelay": [
              0,
              0,
              0,
              0,
              0,
              0,
              0,
              0
            ],
            "PsSsAM": [
              10000,
              10000,
              10000,
              10000,
              10000,
              10000,
              10000,
              10000
            ],
            "PsSsPhase": [
              33400,
              6900,
              6600,
              33600,
              24400,
              18000,
              18000,
              24400
            ],
            "PsSsDelay": [
              0,
              0,
              0,
              0,
              0,
              0,
              0,
              0
            ]
          },
          {
            "AntType": 2,
            "DLMaxRFChannelNum": 1,
            "CellReferenceSignalsPortNum": 1,
            "DLAnttoPortMap": [
              15,
              96,
              0,
              0
            ],
            "DLInsidePortComposeMode": 0,
            "CchAM": [
              10000,
              10000,
              10000,
              10000,
              10000,
              10000,
              10000,
              10000
            ],
            "CchPhase": [
              33400,
              6900,
              6600,
              33600,
              18000,
              19500,
              19400,
              18000
            ],
            "CchDelay": [
              0,
              0,
              0,
              0,
              0,
              0,
              0,
              0
            ],
            "PsSsAM": [
              10000,
              10000,
              10000,
              10000,
              10000,
              10000,
              10000,
              10000
            ],
            "PsSsPhase": [
              33400,
              6900,
              6600,
              33600,
              18000,
              19500,
              19400,
              18000
            ],
            "PsSsDelay": [
              0,
              0,
              0,
              0,
              0,
              0,
              0,
              0
            ]
          },
          {
            "AntType": 2,
            "DLMaxRFChannelNum": 1,
            "CellReferenceSignalsPortNum": 1,
            "DLAnttoPortMap": [
              15,
              80,
              0,
              0
            ],
            "DLInsidePortComposeMode": 0,
            "CchAM": [
              10000,
              10000,
              10000,
              10000,
              10000,
              10000,
              10000,
              10000
            ],
            "CchPhase": [
              33400,
              6900,
              6600,
              33600,
              3800,
              18000,
              21500,
              18000
            ],
            "CchDelay": [
              0,
              0,
              0,
              0,
              0,
              0,
              0,
              0
            ],
            "PsSsAM": [
              10000,
              10000,
              10000,
              10000,
              10000,
              10000,
              10000,
              10000
            ],
            "PsSsPhase": [
              33400,
              6900,
              6600,
              33600,
              3800,
              18000,
              21500,
              18000
            ],
            "PsSsDelay": [
              0,
              0,
              0,
              0,
              0,
              0,
              0,
              0
            ]
          },
          {
            "AntType": 2,
            "DLMaxRFChannelNum": 1,
            "CellReferenceSignalsPortNum": 1,
            "DLAnttoPortMap": [
              15,
              48,
              0,
              0
            ],
            "DLInsidePortComposeMode": 0,
            "CchAM": [
              10000,
              10000,
              10000,
              10000,
              10000,
              10000,
              10000,
              10000
            ],
            "CchPhase": [
              33400,
              6900,
              6600,
              33600,
              34200,
              34300,
              18000,
              18000
            ],
            "CchDelay": [
              0,
              0,
              0,
              0,
              0,
              0,
              0,
              0
            ],
            "PsSsAM": [
              10000,
              10000,
              10000,
              10000,
              10000,
              10000,
              10000,
              10000
            ],
            "PsSsPhase": [
              33400,
              6900,
              6600,
              33600,
              34200,
              34300,
              18000,
              18000
            ],
            "PsSsDelay": [
              0,
              0,
              0,
              0,
              0,
              0,
              0,
              0
            ]
          },
          {
            "AntType": 2,
            "DLMaxRFChannelNum": 1,
            "CellReferenceSignalsPortNum": 1,
            "DLAnttoPortMap": [
              12,
              240,
              0,
              0
            ],
            "DLInsidePortComposeMode": 0,
            "CchAM": [
              10000,
              10000,
              10000,
              10000,
              10000,
              10000,
              10000,
              10000
            ],
            "CchPhase": [
              18000,
              18000,
              6900,
              6800,
              33400,
              6900,
              6600,
              33600
            ],
            "CchDelay": [
              0,
              0,
              0,
              0,
              0,
              0,
              0,
              0
            ],
            "PsSsAM": [
              10000,
              10000,
              10000,
              10000,
              10000,
              10000,
              10000,
              10000
            ],
            "PsSsPhase": [
              18000,
              18000,
              6900,
              6800,
              33400,
              6900,
              6600,
              33600
            ],
            "PsSsDelay": [
              0,
              0,
              0,
              0,
              0,
              0,
              0,
              0
            ]
          },
          {
            "AntType": 2,
            "DLMaxRFChannelNum": 1,
            "CellReferenceSignalsPortNum": 1,
            "DLAnttoPortMap": [
              10,
              240,
              0,
              0
            ],
            "DLInsidePortComposeMode": 0,
            "CchAM": [
              10000,
              10000,
              10000,
              10000,
              10000,
              10000,
              10000,
              10000
            ],
            "CchPhase": [
              18000,
              34100,
              18000,
              16500,
              33400,
              6900,
              6600,
              33600
            ],
            "CchDelay": [
              0,
              0,
              0,
              0,
              0,
              0,
              0,
              0
            ],
            "PsSsAM": [
              10000,
              10000,
              10000,
              10000,
              10000,
              10000,
              10000,
              10000
            ],
            "PsSsPhase": [
              18000,
              34100,
              18000,
              16500,
              33400,
              6900,
              6600,
              33600
            ],
            "PsSsDelay": [
              0,
              0,
              0,
              0,
              0,
              0,
              0,
              0
            ]
          },
          {
            "AntType": 2,
            "DLMaxRFChannelNum": 1,
            "CellReferenceSignalsPortNum": 1,
            "DLAnttoPortMap": [
              9,
              240,
              0,
              0
            ],
            "DLInsidePortComposeMode": 0,
            "CchAM": [
              10000,
              10000,
              10000,
              10000,
              10000,
              10000,
              10000,
              10000
            ],
            "CchPhase": [
              24400,
              18000,
              18000,
              24400,
              33400,
              6900,
              6600,
              33600
            ],
            "CchDelay": [
              0,
              0,
              0,
              0,
              0,
              0,
              0,
              0
            ],
            "PsSsAM": [
              10000,
              10000,
              10000,
              10000,
              10000,
              10000,
              10000,
              10000
            ],
            "PsSsPhase": [
              24400,
              18000,
              18000,
              24400,
              33400,
              6900,
              6600,
              33600
            ],
            "PsSsDelay": [
              0,
              0,
              0,
              0,
              0,
              0,
              0,
              0
            ]
          },
          {
            "AntType": 2,
            "DLMaxRFChannelNum": 1,
            "CellReferenceSignalsPortNum": 1,
            "DLAnttoPortMap": [
              6,
              240,
              0,
              0
            ],
            "DLInsidePortComposeMode": 0,
            "CchAM": [
              10000,
              10000,
              10000,
              10000,
              10000,
              10000,
              10000,
              10000
            ],
            "CchPhase": [
              18000,
              19500,
              19400,
              18000,
              33400,
              6900,
              6600,
              33600
            ],
            "CchDelay": [
              0,
              0,
              0,
              0,
              0,
              0,
              0,
              0
            ],
            "PsSsAM": [
              10000,
              10000,
              10000,
              10000,
              10000,
              10000,
              10000,
              10000
            ],
            "PsSsPhase": [
              18000,
              19500,
              19400,
              18000,
              33400,
              6900,
              6600,
              33600
            ],
            "PsSsDelay": [
              0,
              0,
              0,
              0,
              0,
              0,
              0,
              0
            ]
          },
          {
            "AntType": 2,
            "DLMaxRFChannelNum": 1,
            "CellReferenceSignalsPortNum": 1,
            "DLAnttoPortMap": [
              5,
              240,
              0,
              0
            ],
            "DLInsidePortComposeMode": 0,
            "CchAM": [
              10000,
              10000,
              10000,
              10000,
              10000,
              10000,
              10000,
              10000
            ],
            "CchPhase": [
              3800,
              18000,
              21500,
              18000,
              33400,
              6900,
              6600,
              33600
            ],
            "CchDelay": [
              0,
              0,
              0,
              0,
              0,
              0,
              0,
              0
            ],
            "PsSsAM": [
              10000,
              10000,
              10000,
              10000,
              10000,
              10000,
              10000,
              10000
            ],
            "PsSsPhase": [
              3800,
              18000,
              21500,
              18000,
              33400,
              6900,
              6600,
              33600
            ],
            "PsSsDelay": [
              0,
              0,
              0,
              0,
              0,
              0,
              0,
              0
            ]
          },
          {
            "AntType": 2,
            "DLMaxRFChannelNum": 1,
            "CellReferenceSignalsPortNum": 1,
            "DLAnttoPortMap": [
              3,
              240,
              0,
              0
            ],
            "DLInsidePortComposeMode": 0,
            "CchAM": [
              10000,
              10000,
              10000,
              10000,
              10000,
              10000,
              10000,
              10000
            ],
            "CchPhase": [
              34200,
              34300,
              18000,
              18000,
              33400,
              6900,
              6600,
              33600
            ],
            "CchDelay": [
              0,
              0,
              0,
              0,
              0,
              0,
              0,
              0
            ],
            "PsSsAM": [
              10000,
              10000,
              10000,
              10000,
              10000,
              10000,
              10000,
              10000
            ],
            "PsSsPhase": [
              34200,
              34300,
              18000,
              18000,
              33400,
              6900,
              6600,
              33600
            ],
            "PsSsDelay": [
              0,
              0,
              0,
              0,
              0,
              0,
              0,
              0
            ]
          },
          {
            "AntType": 2,
            "DLMaxRFChannelNum": 1,
            "CellReferenceSignalsPortNum": 1,
            "DLAnttoPortMap": [
              7,
              112,
              0,
              0
            ],
            "DLInsidePortComposeMode": 0,
            "CchAM": [
              10000,
              10000,
              5000,
              10000,
              10000,
              10000,
              5000,
              10000
            ],
            "CchPhase": [
              22500,
              23000,
              8200,
              18000,
              22500,
              23000,
              8200,
              18000
            ],
            "CchDelay": [
              0,
              0,
              0,
              0,
              0,
              0,
              0,
              0
            ],
            "PsSsAM": [
              10000,
              10000,
              5000,
              10000,
              10000,
              10000,
              5000,
              10000
            ],
            "PsSsPhase": [
              22500,
              23000,
              8200,
              18000,
              22500,
              23000,
              8200,
              18000
            ],
            "PsSsDelay": [
              0,
              0,
              0,
              0,
              0,
              0,
              0,
              0
            ]
          },
          {
            "AntType": 2,
            "DLMaxRFChannelNum": 1,
            "CellReferenceSignalsPortNum": 1,
            "DLAnttoPortMap": [
              11,
              112,
              0,
              0
            ],
            "DLInsidePortComposeMode": 0,
            "CchAM": [
              10000,
              10000,
              10000,
              5000,
              10000,
              10000,
              5000,
              10000
            ],
            "CchPhase": [
              30400,
              30800,
              18000,
              1500,
              22500,
              23000,
              8200,
              18000
            ],
            "CchDelay": [
              0,
              0,
              0,
              0,
              0,
              0,
              0,
              0
            ],
            "PsSsAM": [
              10000,
              10000,
              10000,
              5000,
              10000,
              10000,
              5000,
              10000
            ],
            "PsSsPhase": [
              30400,
              30800,
              18000,
              1500,
              22500,
              23000,
              8200,
              18000
            ],
            "PsSsDelay": [
              0,
              0,
              0,
              0,
              0,
              0,
              0,
              0
            ]
          },
          {
            "AntType": 2,
            "DLMaxRFChannelNum": 1,
            "CellReferenceSignalsPortNum": 1,
            "DLAnttoPortMap": [
              13,
              112,
              0,
              0
            ],
            "DLInsidePortComposeMode": 0,
            "CchAM": [
              5000,
              10000,
              10000,
              10000,
              10000,
              10000,
              5000,
              10000
            ],
            "CchPhase": [
              20600,
              18000,
              17000,
              16700,
              22500,
              23000,
              8200,
              18000
            ],
            "CchDelay": [
              0,
              0,
              0,
              0,
              0,
              0,
              0,
              0
            ],
            "PsSsAM": [
              5000,
              10000,
              10000,
              10000,
              10000,
              10000,
              5000,
              10000
            ],
            "PsSsPhase": [
              20600,
              18000,
              17000,
              16700,
              22500,
              23000,
              8200,
              18000
            ],
            "PsSsDelay": [
              0,
              0,
              0,
              0,
              0,
              0,
              0,
              0
            ]
          },
          {
            "AntType": 2,
            "DLMaxRFChannelNum": 1,
            "CellReferenceSignalsPortNum": 1,
            "DLAnttoPortMap": [
              14,
              112,
              0,
              0
            ],
            "DLInsidePortComposeMode": 0,
            "CchAM": [
              10000,
              5000,
              10000,
              10000,
              10000,
              10000,
              5000,
              10000
            ],
            "CchPhase": [
              18000,
              15300,
              29600,
              28300,
              22500,
              23000,
              8200,
              18000
            ],
            "CchDelay": [
              0,
              0,
              0,
              0,
              0,
              0,
              0,
              0
            ],
            "PsSsAM": [
              10000,
              5000,
              10000,
              10000,
              10000,
              10000,
              5000,
              10000
            ],
            "PsSsPhase": [
              18000,
              15300,
              29600,
              28300,
              22500,
              23000,
              8200,
              18000
            ],
            "PsSsDelay": [
              0,
              0,
              0,
              0,
              0,
              0,
              0,
              0
            ]
          },
          {
            "AntType": 2,
            "DLMaxRFChannelNum": 1,
            "CellReferenceSignalsPortNum": 1,
            "DLAnttoPortMap": [
              7,
              176,
              0,
              0
            ],
            "DLInsidePortComposeMode": 0,
            "CchAM": [
              10000,
              10000,
              5000,
              10000,
              10000,
              10000,
              10000,
              5000
            ],
            "CchPhase": [
              22500,
              23000,
              8200,
              18000,
              30400,
              30800,
              18000,
              1500
            ],
            "CchDelay": [
              0,
              0,
              0,
              0,
              0,
              0,
              0,
              0
            ],
            "PsSsAM": [
              10000,
              10000,
              5000,
              10000,
              10000,
              10000,
              10000,
              5000
            ],
            "PsSsPhase": [
              22500,
              23000,
              8200,
              18000,
              30400,
              30800,
              18000,
              1500
            ],
            "PsSsDelay": [
              0,
              0,
              0,
              0,
              0,
              0,
              0,
              0
            ]
          },
          {
            "AntType": 2,
            "DLMaxRFChannelNum": 1,
            "CellReferenceSignalsPortNum": 1,
            "DLAnttoPortMap": [
              11,
              176,
              0,
              0
            ],
            "DLInsidePortComposeMode": 0,
            "CchAM": [
              10000,
              10000,
              10000,
              5000,
              10000,
              10000,
              10000,
              5000
            ],
            "CchPhase": [
              30400,
              30800,
              18000,
              1500,
              30400,
              30800,
              18000,
              1500
            ],
            "CchDelay": [
              0,
              0,
              0,
              0,
              0,
              0,
              0,
              0
            ],
            "PsSsAM": [
              10000,
              10000,
              10000,
              5000,
              10000,
              10000,
              10000,
              5000
            ],
            "PsSsPhase": [
              30400,
              30800,
              18000,
              1500,
              30400,
              30800,
              18000,
              1500
            ],
            "PsSsDelay": [
              0,
              0,
              0,
              0,
              0,
              0,
              0,
              0
            ]
          },
          {
            "AntType": 2,
            "DLMaxRFChannelNum": 1,
            "CellReferenceSignalsPortNum": 1,
            "DLAnttoPortMap": [
              13,
              176,
              0,
              0
            ],
            "DLInsidePortComposeMode": 0,
            "CchAM": [
              5000,
              10000,
              10000,
              10000,
              10000,
              10000,
              10000,
              5000
            ],
            "CchPhase": [
              20600,
              18000,
              17000,
              16700,
              30400,
              30800,
              18000,
              1500
            ],
            "CchDelay": [
              0,
              0,
              0,
              0,
              0,
              0,
              0,
              0
            ],
            "PsSsAM": [
              5000,
              10000,
              10000,
              10000,
              10000,
              10000,
              10000,
              5000
            ],
            "PsSsPhase": [
              20600,
              18000,
              17000,
              16700,
              30400,
              30800,
              18000,
              1500
            ],
            "PsSsDelay": [
              0,
              0,
              0,
              0,
              0,
              0,
              0,
              0
            ]
          },
          {
            "AntType": 2,
            "DLMaxRFChannelNum": 1,
            "CellReferenceSignalsPortNum": 1,
            "DLAnttoPortMap": [
              14,
              176,
              0,
              0
            ],
            "DLInsidePortComposeMode": 0,
            "CchAM": [
              10000,
              5000,
              10000,
              10000,
              10000,
              10000,
              10000,
              5000
            ],
            "CchPhase": [
              18000,
              15300,
              29600,
              28300,
              30400,
              30800,
              18000,
              1500
            ],
            "CchDelay": [
              0,
              0,
              0,
              0,
              0,
              0,
              0,
              0
            ],
            "PsSsAM": [
              10000,
              5000,
              10000,
              10000,
              10000,
              10000,
              10000,
              5000
            ],
            "PsSsPhase": [
              18000,
              15300,
              29600,
              28300,
              30400,
              30800,
              18000,
              1500
            ],
            "PsSsDelay": [
              0,
              0,
              0,
              0,
              0,
              0,
              0,
              0
            ]
          },
          {
            "AntType": 2,
            "DLMaxRFChannelNum": 1,
            "CellReferenceSignalsPortNum": 1,
            "DLAnttoPortMap": [
              7,
              208,
              0,
              0
            ],
            "DLInsidePortComposeMode": 0,
            "CchAM": [
              10000,
              10000,
              5000,
              10000,
              5000,
              10000,
              10000,
              10000
            ],
            "CchPhase": [
              22500,
              23000,
              8200,
              18000,
              20600,
              18000,
              17000,
              16700
            ],
            "CchDelay": [
              0,
              0,
              0,
              0,
              0,
              0,
              0,
              0
            ],
            "PsSsAM": [
              10000,
              10000,
              5000,
              10000,
              5000,
              10000,
              10000,
              10000
            ],
            "PsSsPhase": [
              22500,
              23000,
              8200,
              18000,
              20600,
              18000,
              17000,
              16700
            ],
            "PsSsDelay": [
              0,
              0,
              0,
              0,
              0,
              0,
              0,
              0
            ]
          },
          {
            "AntType": 2,
            "DLMaxRFChannelNum": 1,
            "CellReferenceSignalsPortNum": 1,
            "DLAnttoPortMap": [
              11,
              208,
              0,
              0
            ],
            "DLInsidePortComposeMode": 0,
            "CchAM": [
              10000,
              10000,
              10000,
              5000,
              5000,
              10000,
              10000,
              10000
            ],
            "CchPhase": [
              30400,
              30800,
              18000,
              1500,
              20600,
              18000,
              17000,
              16700
            ],
            "CchDelay": [
              0,
              0,
              0,
              0,
              0,
              0,
              0,
              0
            ],
            "PsSsAM": [
              10000,
              10000,
              10000,
              5000,
              5000,
              10000,
              10000,
              10000
            ],
            "PsSsPhase": [
              30400,
              30800,
              18000,
              1500,
              20600,
              18000,
              17000,
              16700
            ],
            "PsSsDelay": [
              0,
              0,
              0,
              0,
              0,
              0,
              0,
              0
            ]
          },
          {
            "AntType": 2,
            "DLMaxRFChannelNum": 1,
            "CellReferenceSignalsPortNum": 1,
            "DLAnttoPortMap": [
              13,
              208,
              0,
              0
            ],
            "DLInsidePortComposeMode": 0,
            "CchAM": [
              5000,
              10000,
              10000,
              10000,
              5000,
              10000,
              10000,
              10000
            ],
            "CchPhase": [
              20600,
              18000,
              17000,
              16700,
              20600,
              18000,
              17000,
              16700
            ],
            "CchDelay": [
              0,
              0,
              0,
              0,
              0,
              0,
              0,
              0
            ],
            "PsSsAM": [
              5000,
              10000,
              10000,
              10000,
              5000,
              10000,
              10000,
              10000
            ],
            "PsSsPhase": [
              20600,
              18000,
              17000,
              16700,
              20600,
              18000,
              17000,
              16700
            ],
            "PsSsDelay": [
              0,
              0,
              0,
              0,
              0,
              0,
              0,
              0
            ]
          },
          {
            "AntType": 2,
            "DLMaxRFChannelNum": 1,
            "CellReferenceSignalsPortNum": 1,
            "DLAnttoPortMap": [
              14,
              208,
              0,
              0
            ],
            "DLInsidePortComposeMode": 0,
            "CchAM": [
              10000,
              5000,
              10000,
              10000,
              5000,
              10000,
              10000,
              10000
            ],
            "CchPhase": [
              18000,
              15300,
              29600,
              28300,
              20600,
              18000,
              17000,
              16700
            ],
            "CchDelay": [
              0,
              0,
              0,
              0,
              0,
              0,
              0,
              0
            ],
            "PsSsAM": [
              10000,
              5000,
              10000,
              10000,
              5000,
              10000,
              10000,
              10000
            ],
            "PsSsPhase": [
              18000,
              15300,
              29600,
              28300,
              20600,
              18000,
              17000,
              16700
            ],
            "PsSsDelay": [
              0,
              0,
              0,
              0,
              0,
              0,
              0,
              0
            ]
          },
          {
            "AntType": 2,
            "DLMaxRFChannelNum": 1,
            "CellReferenceSignalsPortNum": 1,
            "DLAnttoPortMap": [
              7,
              224,
              0,
              0
            ],
            "DLInsidePortComposeMode": 0,
            "CchAM": [
              10000,
              10000,
              5000,
              10000,
              10000,
              5000,
              10000,
              10000
            ],
            "CchPhase": [
              22500,
              23000,
              8200,
              18000,
              18000,
              15300,
              29600,
              28300
            ],
            "CchDelay": [
              0,
              0,
              0,
              0,
              0,
              0,
              0,
              0
            ],
            "PsSsAM": [
              10000,
              10000,
              5000,
              10000,
              10000,
              5000,
              10000,
              10000
            ],
            "PsSsPhase": [
              22500,
              23000,
              8200,
              18000,
              18000,
              15300,
              29600,
              28300
            ],
            "PsSsDelay": [
              0,
              0,
              0,
              0,
              0,
              0,
              0,
              0
            ]
          },
          {
            "AntType": 2,
            "DLMaxRFChannelNum": 1,
            "CellReferenceSignalsPortNum": 1,
            "DLAnttoPortMap": [
              11,
              224,
              0,
              0
            ],
            "DLInsidePortComposeMode": 0,
            "CchAM": [
              10000,
              10000,
              10000,
              5000,
              10000,
              5000,
              10000,
              10000
            ],
            "CchPhase": [
              30400,
              30800,
              18000,
              1500,
              18000,
              15300,
              29600,
              28300
            ],
            "CchDelay": [
              0,
              0,
              0,
              0,
              0,
              0,
              0,
              0
            ],
            "PsSsAM": [
              10000,
              10000,
              10000,
              5000,
              10000,
              5000,
              10000,
              10000
            ],
            "PsSsPhase": [
              30400,
              30800,
              18000,
              1500,
              18000,
              15300,
              29600,
              28300
            ],
            "PsSsDelay": [
              0,
              0,
              0,
              0,
              0,
              0,
              0,
              0
            ]
          },
          {
            "AntType": 2,
            "DLMaxRFChannelNum": 1,
            "CellReferenceSignalsPortNum": 1,
            "DLAnttoPortMap": [
              13,
              224,
              0,
              0
            ],
            "DLInsidePortComposeMode": 0,
            "CchAM": [
              5000,
              10000,
              10000,
              10000,
              10000,
              5000,
              10000,
              10000
            ],
            "CchPhase": [
              20600,
              18000,
              17000,
              16700,
              18000,
              15300,
              29600,
              28300
            ],
            "CchDelay": [
              0,
              0,
              0,
              0,
              0,
              0,
              0,
              0
            ],
            "PsSsAM": [
              5000,
              10000,
              10000,
              10000,
              10000,
              5000,
              10000,
              10000
            ],
            "PsSsPhase": [
              20600,
              18000,
              17000,
              16700,
              18000,
              15300,
              29600,
              28300
            ],
            "PsSsDelay": [
              0,
              0,
              0,
              0,
              0,
              0,
              0,
              0
            ]
          },
          {
            "AntType": 2,
            "DLMaxRFChannelNum": 1,
            "CellReferenceSignalsPortNum": 1,
            "DLAnttoPortMap": [
              14,
              224,
              0,
              0
            ],
            "DLInsidePortComposeMode": 0,
            "CchAM": [
              10000,
              5000,
              10000,
              10000,
              10000,
              5000,
              10000,
              10000
            ],
            "CchPhase": [
              18000,
              15300,
              29600,
              28300,
              18000,
              15300,
              29600,
              28300
            ],
            "CchDelay": [
              0,
              0,
              0,
              0,
              0,
              0,
              0,
              0
            ],
            "PsSsAM": [
              10000,
              5000,
              10000,
              10000,
              10000,
              5000,
              10000,
              10000
            ],
            "PsSsPhase": [
              18000,
              15300,
              29600,
              28300,
              18000,
              15300,
              29600,
              28300
            ],
            "PsSsDelay": [
              0,
              0,
              0,
              0,
              0,
              0,
              0,
              0
            ]
          },
          {
            "AntType": 2,
            "DLMaxRFChannelNum": 1,
            "CellReferenceSignalsPortNum": 1,
            "DLAnttoPortMap": [
              3,
              224,
              0,
              0
            ],
            "DLInsidePortComposeMode": 0,
            "CchAM": [
              10000,
              10000,
              10000,
              10000,
              10000,
              5000,
              10000,
              10000
            ],
            "CchPhase": [
              34200,
              34300,
              18000,
              18000,
              18000,
              15300,
              29600,
              28300
            ],
            "CchDelay": [
              0,
              0,
              0,
              0,
              0,
              0,
              0,
              0
            ],
            "PsSsAM": [
              10000,
              10000,
              10000,
              10000,
              10000,
              5000,
              10000,
              10000
            ],
            "PsSsPhase": [
              34200,
              34300,
              18000,
              18000,
              18000,
              15300,
              29600,
              28300
            ],
            "PsSsDelay": [
              0,
              0,
              0,
              0,
              0,
              0,
              0,
              0
            ]
          },
          {
            "AntType": 2,
            "DLMaxRFChannelNum": 1,
            "CellReferenceSignalsPortNum": 1,
            "DLAnttoPortMap": [
              5,
              224,
              0,
              0
            ],
            "DLInsidePortComposeMode": 0,
            "CchAM": [
              10000,
              10000,
              10000,
              10000,
              10000,
              5000,
              10000,
              10000
            ],
            "CchPhase": [
              3800,
              18000,
              21500,
              18000,
              18000,
              15300,
              29600,
              28300
            ],
            "CchDelay": [
              0,
              0,
              0,
              0,
              0,
              0,
              0,
              0
            ],
            "PsSsAM": [
              10000,
              10000,
              10000,
              10000,
              10000,
              5000,
              10000,
              10000
            ],
            "PsSsPhase": [
              3800,
              18000,
              21500,
              18000,
              18000,
              15300,
              29600,
              28300
            ],
            "PsSsDelay": [
              0,
              0,
              0,
              0,
              0,
              0,
              0,
              0
            ]
          },
          {
            "AntType": 2,
            "DLMaxRFChannelNum": 1,
            "CellReferenceSignalsPortNum": 1,
            "DLAnttoPortMap": [
              6,
              224,
              0,
              0
            ],
            "DLInsidePortComposeMode": 0,
            "CchAM": [
              10000,
              10000,
              10000,
              10000,
              10000,
              5000,
              10000,
              10000
            ],
            "CchPhase": [
              18000,
              19500,
              19400,
              18000,
              18000,
              15300,
              29600,
              28300
            ],
            "CchDelay": [
              0,
              0,
              0,
              0,
              0,
              0,
              0,
              0
            ],
            "PsSsAM": [
              10000,
              10000,
              10000,
              10000,
              10000,
              5000,
              10000,
              10000
            ],
            "PsSsPhase": [
              18000,
              19500,
              19400,
              18000,
              18000,
              15300,
              29600,
              28300
            ],
            "PsSsDelay": [
              0,
              0,
              0,
              0,
              0,
              0,
              0,
              0
            ]
          },
          {
            "AntType": 2,
            "DLMaxRFChannelNum": 1,
            "CellReferenceSignalsPortNum": 1,
            "DLAnttoPortMap": [
              9,
              224,
              0,
              0
            ],
            "DLInsidePortComposeMode": 0,
            "CchAM": [
              10000,
              10000,
              10000,
              10000,
              10000,
              5000,
              10000,
              10000
            ],
            "CchPhase": [
              24400,
              18000,
              18000,
              24400,
              18000,
              15300,
              29600,
              28300
            ],
            "CchDelay": [
              0,
              0,
              0,
              0,
              0,
              0,
              0,
              0
            ],
            "PsSsAM": [
              10000,
              10000,
              10000,
              10000,
              10000,
              5000,
              10000,
              10000
            ],
            "PsSsPhase": [
              24400,
              18000,
              18000,
              24400,
              18000,
              15300,
              29600,
              28300
            ],
            "PsSsDelay": [
              0,
              0,
              0,
              0,
              0,
              0,
              0,
              0
            ]
          },
          {
            "AntType": 2,
            "DLMaxRFChannelNum": 1,
            "CellReferenceSignalsPortNum": 1,
            "DLAnttoPortMap": [
              10,
              224,
              0,
              0
            ],
            "DLInsidePortComposeMode": 0,
            "CchAM": [
              10000,
              10000,
              10000,
              10000,
              10000,
              5000,
              10000,
              10000
            ],
            "CchPhase": [
              18000,
              34100,
              18000,
              16500,
              18000,
              15300,
              29600,
              28300
            ],
            "CchDelay": [
              0,
              0,
              0,
              0,
              0,
              0,
              0,
              0
            ],
            "PsSsAM": [
              10000,
              10000,
              10000,
              10000,
              10000,
              5000,
              10000,
              10000
            ],
            "PsSsPhase": [
              18000,
              34100,
              18000,
              16500,
              18000,
              15300,
              29600,
              28300
            ],
            "PsSsDelay": [
              0,
              0,
              0,
              0,
              0,
              0,
              0,
              0
            ]
          },
          {
            "AntType": 2,
            "DLMaxRFChannelNum": 1,
            "CellReferenceSignalsPortNum": 1,
            "DLAnttoPortMap": [
              12,
              224,
              0,
              0
            ],
            "DLInsidePortComposeMode": 0,
            "CchAM": [
              10000,
              10000,
              10000,
              10000,
              10000,
              5000,
              10000,
              10000
            ],
            "CchPhase": [
              18000,
              18000,
              6900,
              6800,
              18000,
              15300,
              29600,
              28300
            ],
            "CchDelay": [
              0,
              0,
              0,
              0,
              0,
              0,
              0,
              0
            ],
            "PsSsAM": [
              10000,
              10000,
              10000,
              10000,
              10000,
              5000,
              10000,
              10000
            ],
            "PsSsPhase": [
              18000,
              18000,
              6900,
              6800,
              18000,
              15300,
              29600,
              28300
            ],
            "PsSsDelay": [
              0,
              0,
              0,
              0,
              0,
              0,
              0,
              0
            ]
          },
          {
            "AntType": 2,
            "DLMaxRFChannelNum": 1,
            "CellReferenceSignalsPortNum": 1,
            "DLAnttoPortMap": [
              3,
              208,
              0,
              0
            ],
            "DLInsidePortComposeMode": 0,
            "CchAM": [
              10000,
              10000,
              10000,
              10000,
              5000,
              10000,
              10000,
              10000
            ],
            "CchPhase": [
              34200,
              34300,
              18000,
              18000,
              20600,
              18000,
              17000,
              16700
            ],
            "CchDelay": [
              0,
              0,
              0,
              0,
              0,
              0,
              0,
              0
            ],
            "PsSsAM": [
              10000,
              10000,
              10000,
              10000,
              5000,
              10000,
              10000,
              10000
            ],
            "PsSsPhase": [
              34200,
              34300,
              18000,
              18000,
              20600,
              18000,
              17000,
              16700
            ],
            "PsSsDelay": [
              0,
              0,
              0,
              0,
              0,
              0,
              0,
              0
            ]
          },
          {
            "AntType": 2,
            "DLMaxRFChannelNum": 1,
            "CellReferenceSignalsPortNum": 1,
            "DLAnttoPortMap": [
              5,
              208,
              0,
              0
            ],
            "DLInsidePortComposeMode": 0,
            "CchAM": [
              10000,
              10000,
              10000,
              10000,
              5000,
              10000,
              10000,
              10000
            ],
            "CchPhase": [
              3800,
              18000,
              21500,
              18000,
              20600,
              18000,
              17000,
              16700
            ],
            "CchDelay": [
              0,
              0,
              0,
              0,
              0,
              0,
              0,
              0
            ],
            "PsSsAM": [
              10000,
              10000,
              10000,
              10000,
              5000,
              10000,
              10000,
              10000
            ],
            "PsSsPhase": [
              3800,
              18000,
              21500,
              18000,
              20600,
              18000,
              17000,
              16700
            ],
            "PsSsDelay": [
              0,
              0,
              0,
              0,
              0,
              0,
              0,
              0
            ]
          },
          {
            "AntType": 2,
            "DLMaxRFChannelNum": 1,
            "CellReferenceSignalsPortNum": 1,
            "DLAnttoPortMap": [
              6,
              208,
              0,
              0
            ],
            "DLInsidePortComposeMode": 0,
            "CchAM": [
              10000,
              10000,
              10000,
              10000,
              5000,
              10000,
              10000,
              10000
            ],
            "CchPhase": [
              18000,
              19500,
              19400,
              18000,
              20600,
              18000,
              17000,
              16700
            ],
            "CchDelay": [
              0,
              0,
              0,
              0,
              0,
              0,
              0,
              0
            ],
            "PsSsAM": [
              10000,
              10000,
              10000,
              10000,
              5000,
              10000,
              10000,
              10000
            ],
            "PsSsPhase": [
              18000,
              19500,
              19400,
              18000,
              20600,
              18000,
              17000,
              16700
            ],
            "PsSsDelay": [
              0,
              0,
              0,
              0,
              0,
              0,
              0,
              0
            ]
          },
          {
            "AntType": 2,
            "DLMaxRFChannelNum": 1,
            "CellReferenceSignalsPortNum": 1,
            "DLAnttoPortMap": [
              9,
              208,
              0,
              0
            ],
            "DLInsidePortComposeMode": 0,
            "CchAM": [
              10000,
              10000,
              10000,
              10000,
              5000,
              10000,
              10000,
              10000
            ],
            "CchPhase": [
              24400,
              18000,
              18000,
              24400,
              20600,
              18000,
              17000,
              16700
            ],
            "CchDelay": [
              0,
              0,
              0,
              0,
              0,
              0,
              0,
              0
            ],
            "PsSsAM": [
              10000,
              10000,
              10000,
              10000,
              5000,
              10000,
              10000,
              10000
            ],
            "PsSsPhase": [
              24400,
              18000,
              18000,
              24400,
              20600,
              18000,
              17000,
              16700
            ],
            "PsSsDelay": [
              0,
              0,
              0,
              0,
              0,
              0,
              0,
              0
            ]
          },
          {
            "AntType": 2,
            "DLMaxRFChannelNum": 1,
            "CellReferenceSignalsPortNum": 1,
            "DLAnttoPortMap": [
              10,
              208,
              0,
              0
            ],
            "DLInsidePortComposeMode": 0,
            "CchAM": [
              10000,
              10000,
              10000,
              10000,
              5000,
              10000,
              10000,
              10000
            ],
            "CchPhase": [
              18000,
              34100,
              18000,
              16500,
              20600,
              18000,
              17000,
              16700
            ],
            "CchDelay": [
              0,
              0,
              0,
              0,
              0,
              0,
              0,
              0
            ],
            "PsSsAM": [
              10000,
              10000,
              10000,
              10000,
              5000,
              10000,
              10000,
              10000
            ],
            "PsSsPhase": [
              18000,
              34100,
              18000,
              16500,
              20600,
              18000,
              17000,
              16700
            ],
            "PsSsDelay": [
              0,
              0,
              0,
              0,
              0,
              0,
              0,
              0
            ]
          },
          {
            "AntType": 2,
            "DLMaxRFChannelNum": 1,
            "CellReferenceSignalsPortNum": 1,
            "DLAnttoPortMap": [
              12,
              208,
              0,
              0
            ],
            "DLInsidePortComposeMode": 0,
            "CchAM": [
              10000,
              10000,
              10000,
              10000,
              5000,
              10000,
              10000,
              10000
            ],
            "CchPhase": [
              18000,
              18000,
              6900,
              6800,
              20600,
              18000,
              17000,
              16700
            ],
            "CchDelay": [
              0,
              0,
              0,
              0,
              0,
              0,
              0,
              0
            ],
            "PsSsAM": [
              10000,
              10000,
              10000,
              10000,
              5000,
              10000,
              10000,
              10000
            ],
            "PsSsPhase": [
              18000,
              18000,
              6900,
              6800,
              20600,
              18000,
              17000,
              16700
            ],
            "PsSsDelay": [
              0,
              0,
              0,
              0,
              0,
              0,
              0,
              0
            ]
          },
          {
            "AntType": 2,
            "DLMaxRFChannelNum": 1,
            "CellReferenceSignalsPortNum": 1,
            "DLAnttoPortMap": [
              3,
              176,
              0,
              0
            ],
            "DLInsidePortComposeMode": 0,
            "CchAM": [
              10000,
              10000,
              10000,
              10000,
              10000,
              10000,
              10000,
              5000
            ],
            "CchPhase": [
              34200,
              34300,
              18000,
              18000,
              30400,
              30800,
              18000,
              1500
            ],
            "CchDelay": [
              0,
              0,
              0,
              0,
              0,
              0,
              0,
              0
            ],
            "PsSsAM": [
              10000,
              10000,
              10000,
              10000,
              10000,
              10000,
              10000,
              5000
            ],
            "PsSsPhase": [
              34200,
              34300,
              18000,
              18000,
              30400,
              30800,
              18000,
              1500
            ],
            "PsSsDelay": [
              0,
              0,
              0,
              0,
              0,
              0,
              0,
              0
            ]
          },
          {
            "AntType": 2,
            "DLMaxRFChannelNum": 1,
            "CellReferenceSignalsPortNum": 1,
            "DLAnttoPortMap": [
              5,
              176,
              0,
              0
            ],
            "DLInsidePortComposeMode": 0,
            "CchAM": [
              10000,
              10000,
              10000,
              10000,
              10000,
              10000,
              10000,
              5000
            ],
            "CchPhase": [
              3800,
              18000,
              21500,
              18000,
              30400,
              30800,
              18000,
              1500
            ],
            "CchDelay": [
              0,
              0,
              0,
              0,
              0,
              0,
              0,
              0
            ],
            "PsSsAM": [
              10000,
              10000,
              10000,
              10000,
              10000,
              10000,
              10000,
              5000
            ],
            "PsSsPhase": [
              3800,
              18000,
              21500,
              18000,
              30400,
              30800,
              18000,
              1500
            ],
            "PsSsDelay": [
              0,
              0,
              0,
              0,
              0,
              0,
              0,
              0
            ]
          },
          {
            "AntType": 2,
            "DLMaxRFChannelNum": 1,
            "CellReferenceSignalsPortNum": 1,
            "DLAnttoPortMap": [
              6,
              176,
              0,
              0
            ],
            "DLInsidePortComposeMode": 0,
            "CchAM": [
              10000,
              10000,
              10000,
              10000,
              10000,
              10000,
              10000,
              5000
            ],
            "CchPhase": [
              18000,
              19500,
              19400,
              18000,
              30400,
              30800,
              18000,
              1500
            ],
            "CchDelay": [
              0,
              0,
              0,
              0,
              0,
              0,
              0,
              0
            ],
            "PsSsAM": [
              10000,
              10000,
              10000,
              10000,
              10000,
              10000,
              10000,
              5000
            ],
            "PsSsPhase": [
              18000,
              19500,
              19400,
              18000,
              30400,
              30800,
              18000,
              1500
            ],
            "PsSsDelay": [
              0,
              0,
              0,
              0,
              0,
              0,
              0,
              0
            ]
          },
          {
            "AntType": 2,
            "DLMaxRFChannelNum": 1,
            "CellReferenceSignalsPortNum": 1,
            "DLAnttoPortMap": [
              9,
              176,
              0,
              0
            ],
            "DLInsidePortComposeMode": 0,
            "CchAM": [
              10000,
              10000,
              10000,
              10000,
              10000,
              10000,
              10000,
              5000
            ],
            "CchPhase": [
              24400,
              18000,
              18000,
              24400,
              30400,
              30800,
              18000,
              1500
            ],
            "CchDelay": [
              0,
              0,
              0,
              0,
              0,
              0,
              0,
              0
            ],
            "PsSsAM": [
              10000,
              10000,
              10000,
              10000,
              10000,
              10000,
              10000,
              5000
            ],
            "PsSsPhase": [
              24400,
              18000,
              18000,
              24400,
              30400,
              30800,
              18000,
              1500
            ],
            "PsSsDelay": [
              0,
              0,
              0,
              0,
              0,
              0,
              0,
              0
            ]
          },
          {
            "AntType": 2,
            "DLMaxRFChannelNum": 1,
            "CellReferenceSignalsPortNum": 1,
            "DLAnttoPortMap": [
              10,
              176,
              0,
              0
            ],
            "DLInsidePortComposeMode": 0,
            "CchAM": [
              10000,
              10000,
              10000,
              10000,
              10000,
              10000,
              10000,
              5000
            ],
            "CchPhase": [
              18000,
              34100,
              18000,
              16500,
              30400,
              30800,
              18000,
              1500
            ],
            "CchDelay": [
              0,
              0,
              0,
              0,
              0,
              0,
              0,
              0
            ],
            "PsSsAM": [
              10000,
              10000,
              10000,
              10000,
              10000,
              10000,
              10000,
              5000
            ],
            "PsSsPhase": [
              18000,
              34100,
              18000,
              16500,
              30400,
              30800,
              18000,
              1500
            ],
            "PsSsDelay": [
              0,
              0,
              0,
              0,
              0,
              0,
              0,
              0
            ]
          },
          {
            "AntType": 2,
            "DLMaxRFChannelNum": 1,
            "CellReferenceSignalsPortNum": 1,
            "DLAnttoPortMap": [
              12,
              176,
              0,
              0
            ],
            "DLInsidePortComposeMode": 0,
            "CchAM": [
              10000,
              10000,
              10000,
              10000,
              10000,
              10000,
              10000,
              5000
            ],
            "CchPhase": [
              18000,
              18000,
              6900,
              6800,
              30400,
              30800,
              18000,
              1500
            ],
            "CchDelay": [
              0,
              0,
              0,
              0,
              0,
              0,
              0,
              0
            ],
            "PsSsAM": [
              10000,
              10000,
              10000,
              10000,
              10000,
              10000,
              10000,
              5000
            ],
            "PsSsPhase": [
              18000,
              18000,
              6900,
              6800,
              30400,
              30800,
              18000,
              1500
            ],
            "PsSsDelay": [
              0,
              0,
              0,
              0,
              0,
              0,
              0,
              0
            ]
          },
          {
            "AntType": 2,
            "DLMaxRFChannelNum": 1,
            "CellReferenceSignalsPortNum": 1,
            "DLAnttoPortMap": [
              3,
              112,
              0,
              0
            ],
            "DLInsidePortComposeMode": 0,
            "CchAM": [
              10000,
              10000,
              10000,
              10000,
              10000,
              10000,
              5000,
              10000
            ],
            "CchPhase": [
              34200,
              34300,
              18000,
              18000,
              22500,
              23000,
              8200,
              18000
            ],
            "CchDelay": [
              0,
              0,
              0,
              0,
              0,
              0,
              0,
              0
            ],
            "PsSsAM": [
              10000,
              10000,
              10000,
              10000,
              10000,
              10000,
              5000,
              10000
            ],
            "PsSsPhase": [
              34200,
              34300,
              18000,
              18000,
              22500,
              23000,
              8200,
              18000
            ],
            "PsSsDelay": [
              0,
              0,
              0,
              0,
              0,
              0,
              0,
              0
            ]
          },
          {
            "AntType": 2,
            "DLMaxRFChannelNum": 1,
            "CellReferenceSignalsPortNum": 1,
            "DLAnttoPortMap": [
              5,
              112,
              0,
              0
            ],
            "DLInsidePortComposeMode": 0,
            "CchAM": [
              10000,
              10000,
              10000,
              10000,
              10000,
              10000,
              5000,
              10000
            ],
            "CchPhase": [
              3800,
              18000,
              21500,
              18000,
              22500,
              23000,
              8200,
              18000
            ],
            "CchDelay": [
              0,
              0,
              0,
              0,
              0,
              0,
              0,
              0
            ],
            "PsSsAM": [
              10000,
              10000,
              10000,
              10000,
              10000,
              10000,
              5000,
              10000
            ],
            "PsSsPhase": [
              3800,
              18000,
              21500,
              18000,
              22500,
              23000,
              8200,
              18000
            ],
            "PsSsDelay": [
              0,
              0,
              0,
              0,
              0,
              0,
              0,
              0
            ]
          },
          {
            "AntType": 2,
            "DLMaxRFChannelNum": 1,
            "CellReferenceSignalsPortNum": 1,
            "DLAnttoPortMap": [
              6,
              112,
              0,
              0
            ],
            "DLInsidePortComposeMode": 0,
            "CchAM": [
              10000,
              10000,
              10000,
              10000,
              10000,
              10000,
              5000,
              10000
            ],
            "CchPhase": [
              18000,
              19500,
              19400,
              18000,
              22500,
              23000,
              8200,
              18000
            ],
            "CchDelay": [
              0,
              0,
              0,
              0,
              0,
              0,
              0,
              0
            ],
            "PsSsAM": [
              10000,
              10000,
              10000,
              10000,
              10000,
              10000,
              5000,
              10000
            ],
            "PsSsPhase": [
              18000,
              19500,
              19400,
              18000,
              22500,
              23000,
              8200,
              18000
            ],
            "PsSsDelay": [
              0,
              0,
              0,
              0,
              0,
              0,
              0,
              0
            ]
          },
          {
            "AntType": 2,
            "DLMaxRFChannelNum": 1,
            "CellReferenceSignalsPortNum": 1,
            "DLAnttoPortMap": [
              9,
              112,
              0,
              0
            ],
            "DLInsidePortComposeMode": 0,
            "CchAM": [
              10000,
              10000,
              10000,
              10000,
              10000,
              10000,
              5000,
              10000
            ],
            "CchPhase": [
              24400,
              18000,
              18000,
              24400,
              22500,
              23000,
              8200,
              18000
            ],
            "CchDelay": [
              0,
              0,
              0,
              0,
              0,
              0,
              0,
              0
            ],
            "PsSsAM": [
              10000,
              10000,
              10000,
              10000,
              10000,
              10000,
              5000,
              10000
            ],
            "PsSsPhase": [
              24400,
              18000,
              18000,
              24400,
              22500,
              23000,
              8200,
              18000
            ],
            "PsSsDelay": [
              0,
              0,
              0,
              0,
              0,
              0,
              0,
              0
            ]
          },
          {
            "AntType": 2,
            "DLMaxRFChannelNum": 1,
            "CellReferenceSignalsPortNum": 1,
            "DLAnttoPortMap": [
              10,
              112,
              0,
              0
            ],
            "DLInsidePortComposeMode": 0,
            "CchAM": [
              10000,
              10000,
              10000,
              10000,
              10000,
              10000,
              5000,
              10000
            ],
            "CchPhase": [
              18000,
              34100,
              18000,
              16500,
              22500,
              23000,
              8200,
              18000
            ],
            "CchDelay": [
              0,
              0,
              0,
              0,
              0,
              0,
              0,
              0
            ],
            "PsSsAM": [
              10000,
              10000,
              10000,
              10000,
              10000,
              10000,
              5000,
              10000
            ],
            "PsSsPhase": [
              18000,
              34100,
              18000,
              16500,
              22500,
              23000,
              8200,
              18000
            ],
            "PsSsDelay": [
              0,
              0,
              0,
              0,
              0,
              0,
              0,
              0
            ]
          },
          {
            "AntType": 2,
            "DLMaxRFChannelNum": 1,
            "CellReferenceSignalsPortNum": 1,
            "DLAnttoPortMap": [
              12,
              112,
              0,
              0
            ],
            "DLInsidePortComposeMode": 0,
            "CchAM": [
              10000,
              10000,
              10000,
              10000,
              10000,
              10000,
              5000,
              10000
            ],
            "CchPhase": [
              18000,
              18000,
              6900,
              6800,
              22500,
              23000,
              8200,
              18000
            ],
            "CchDelay": [
              0,
              0,
              0,
              0,
              0,
              0,
              0,
              0
            ],
            "PsSsAM": [
              10000,
              10000,
              10000,
              10000,
              10000,
              10000,
              5000,
              10000
            ],
            "PsSsPhase": [
              18000,
              18000,
              6900,
              6800,
              22500,
              23000,
              8200,
              18000
            ],
            "PsSsDelay": [
              0,
              0,
              0,
              0,
              0,
              0,
              0,
              0
            ]
          },
          {
            "AntType": 2,
            "DLMaxRFChannelNum": 1,
            "CellReferenceSignalsPortNum": 1,
            "DLAnttoPortMap": [
              14,
              48,
              0,
              0
            ],
            "DLInsidePortComposeMode": 0,
            "CchAM": [
              10000,
              5000,
              10000,
              10000,
              10000,
              10000,
              10000,
              10000
            ],
            "CchPhase": [
              18000,
              15300,
              29600,
              28300,
              34200,
              34300,
              18000,
              18000
            ],
            "CchDelay": [
              0,
              0,
              0,
              0,
              0,
              0,
              0,
              0
            ],
            "PsSsAM": [
              10000,
              5000,
              10000,
              10000,
              10000,
              10000,
              10000,
              10000
            ],
            "PsSsPhase": [
              18000,
              15300,
              29600,
              28300,
              34200,
              34300,
              18000,
              18000
            ],
            "PsSsDelay": [
              0,
              0,
              0,
              0,
              0,
              0,
              0,
              0
            ]
          },
          {
            "AntType": 2,
            "DLMaxRFChannelNum": 1,
            "CellReferenceSignalsPortNum": 1,
            "DLAnttoPortMap": [
              14,
              80,
              0,
              0
            ],
            "DLInsidePortComposeMode": 0,
            "CchAM": [
              10000,
              5000,
              10000,
              10000,
              10000,
              10000,
              10000,
              10000
            ],
            "CchPhase": [
              18000,
              15300,
              29600,
              28300,
              3800,
              18000,
              21500,
              18000
            ],
            "CchDelay": [
              0,
              0,
              0,
              0,
              0,
              0,
              0,
              0
            ],
            "PsSsAM": [
              10000,
              5000,
              10000,
              10000,
              10000,
              10000,
              10000,
              10000
            ],
            "PsSsPhase": [
              18000,
              15300,
              29600,
              28300,
              3800,
              18000,
              21500,
              18000
            ],
            "PsSsDelay": [
              0,
              0,
              0,
              0,
              0,
              0,
              0,
              0
            ]
          },
          {
            "AntType": 2,
            "DLMaxRFChannelNum": 1,
            "CellReferenceSignalsPortNum": 1,
            "DLAnttoPortMap": [
              14,
              96,
              0,
              0
            ],
            "DLInsidePortComposeMode": 0,
            "CchAM": [
              10000,
              5000,
              10000,
              10000,
              10000,
              10000,
              10000,
              10000
            ],
            "CchPhase": [
              18000,
              15300,
              29600,
              28300,
              18000,
              19500,
              19400,
              18000
            ],
            "CchDelay": [
              0,
              0,
              0,
              0,
              0,
              0,
              0,
              0
            ],
            "PsSsAM": [
              10000,
              5000,
              10000,
              10000,
              10000,
              10000,
              10000,
              10000
            ],
            "PsSsPhase": [
              18000,
              15300,
              29600,
              28300,
              18000,
              19500,
              19400,
              18000
            ],
            "PsSsDelay": [
              0,
              0,
              0,
              0,
              0,
              0,
              0,
              0
            ]
          },
          {
            "AntType": 2,
            "DLMaxRFChannelNum": 1,
            "CellReferenceSignalsPortNum": 1,
            "DLAnttoPortMap": [
              14,
              144,
              0,
              0
            ],
            "DLInsidePortComposeMode": 0,
            "CchAM": [
              10000,
              5000,
              10000,
              10000,
              10000,
              10000,
              10000,
              10000
            ],
            "CchPhase": [
              18000,
              15300,
              29600,
              28300,
              24400,
              18000,
              18000,
              24400
            ],
            "CchDelay": [
              0,
              0,
              0,
              0,
              0,
              0,
              0,
              0
            ],
            "PsSsAM": [
              10000,
              5000,
              10000,
              10000,
              10000,
              10000,
              10000,
              10000
            ],
            "PsSsPhase": [
              18000,
              15300,
              29600,
              28300,
              24400,
              18000,
              18000,
              24400
            ],
            "PsSsDelay": [
              0,
              0,
              0,
              0,
              0,
              0,
              0,
              0
            ]
          },
          {
            "AntType": 2,
            "DLMaxRFChannelNum": 1,
            "CellReferenceSignalsPortNum": 1,
            "DLAnttoPortMap": [
              14,
              160,
              0,
              0
            ],
            "DLInsidePortComposeMode": 0,
            "CchAM": [
              10000,
              5000,
              10000,
              10000,
              10000,
              10000,
              10000,
              10000
            ],
            "CchPhase": [
              18000,
              15300,
              29600,
              28300,
              18000,
              34100,
              18000,
              16500
            ],
            "CchDelay": [
              0,
              0,
              0,
              0,
              0,
              0,
              0,
              0
            ],
            "PsSsAM": [
              10000,
              5000,
              10000,
              10000,
              10000,
              10000,
              10000,
              10000
            ],
            "PsSsPhase": [
              18000,
              15300,
              29600,
              28300,
              18000,
              34100,
              18000,
              16500
            ],
            "PsSsDelay": [
              0,
              0,
              0,
              0,
              0,
              0,
              0,
              0
            ]
          },
          {
            "AntType": 2,
            "DLMaxRFChannelNum": 1,
            "CellReferenceSignalsPortNum": 1,
            "DLAnttoPortMap": [
              14,
              192,
              0,
              0
            ],
            "DLInsidePortComposeMode": 0,
            "CchAM": [
              10000,
              5000,
              10000,
              10000,
              10000,
              10000,
              10000,
              10000
            ],
            "CchPhase": [
              18000,
              15300,
              29600,
              28300,
              18000,
              18000,
              6900,
              6800
            ],
            "CchDelay": [
              0,
              0,
              0,
              0,
              0,
              0,
              0,
              0
            ],
            "PsSsAM": [
              10000,
              5000,
              10000,
              10000,
              10000,
              10000,
              10000,
              10000
            ],
            "PsSsPhase": [
              18000,
              15300,
              29600,
              28300,
              18000,
              18000,
              6900,
              6800
            ],
            "PsSsDelay": [
              0,
              0,
              0,
              0,
              0,
              0,
              0,
              0
            ]
          },
          {
            "AntType": 2,
            "DLMaxRFChannelNum": 1,
            "CellReferenceSignalsPortNum": 1,
            "DLAnttoPortMap": [
              13,
              48,
              0,
              0
            ],
            "DLInsidePortComposeMode": 0,
            "CchAM": [
              5000,
              10000,
              10000,
              10000,
              10000,
              10000,
              10000,
              10000
            ],
            "CchPhase": [
              20600,
              18000,
              17000,
              16700,
              34200,
              34300,
              18000,
              18000
            ],
            "CchDelay": [
              0,
              0,
              0,
              0,
              0,
              0,
              0,
              0
            ],
            "PsSsAM": [
              5000,
              10000,
              10000,
              10000,
              10000,
              10000,
              10000,
              10000
            ],
            "PsSsPhase": [
              20600,
              18000,
              17000,
              16700,
              34200,
              34300,
              18000,
              18000
            ],
            "PsSsDelay": [
              0,
              0,
              0,
              0,
              0,
              0,
              0,
              0
            ]
          },
          {
            "AntType": 2,
            "DLMaxRFChannelNum": 1,
            "CellReferenceSignalsPortNum": 1,
            "DLAnttoPortMap": [
              13,
              80,
              0,
              0
            ],
            "DLInsidePortComposeMode": 0,
            "CchAM": [
              5000,
              10000,
              10000,
              10000,
              10000,
              10000,
              10000,
              10000
            ],
            "CchPhase": [
              20600,
              18000,
              17000,
              16700,
              3800,
              18000,
              21500,
              18000
            ],
            "CchDelay": [
              0,
              0,
              0,
              0,
              0,
              0,
              0,
              0
            ],
            "PsSsAM": [
              5000,
              10000,
              10000,
              10000,
              10000,
              10000,
              10000,
              10000
            ],
            "PsSsPhase": [
              20600,
              18000,
              17000,
              16700,
              3800,
              18000,
              21500,
              18000
            ],
            "PsSsDelay": [
              0,
              0,
              0,
              0,
              0,
              0,
              0,
              0
            ]
          },
          {
            "AntType": 2,
            "DLMaxRFChannelNum": 1,
            "CellReferenceSignalsPortNum": 1,
            "DLAnttoPortMap": [
              13,
              96,
              0,
              0
            ],
            "DLInsidePortComposeMode": 0,
            "CchAM": [
              5000,
              10000,
              10000,
              10000,
              10000,
              10000,
              10000,
              10000
            ],
            "CchPhase": [
              20600,
              18000,
              17000,
              16700,
              18000,
              19500,
              19400,
              18000
            ],
            "CchDelay": [
              0,
              0,
              0,
              0,
              0,
              0,
              0,
              0
            ],
            "PsSsAM": [
              5000,
              10000,
              10000,
              10000,
              10000,
              10000,
              10000,
              10000
            ],
            "PsSsPhase": [
              20600,
              18000,
              17000,
              16700,
              18000,
              19500,
              19400,
              18000
            ],
            "PsSsDelay": [
              0,
              0,
              0,
              0,
              0,
              0,
              0,
              0
            ]
          },
          {
            "AntType": 2,
            "DLMaxRFChannelNum": 1,
            "CellReferenceSignalsPortNum": 1,
            "DLAnttoPortMap": [
              13,
              144,
              0,
              0
            ],
            "DLInsidePortComposeMode": 0,
            "CchAM": [
              5000,
              10000,
              10000,
              10000,
              10000,
              10000,
              10000,
              10000
            ],
            "CchPhase": [
              20600,
              18000,
              17000,
              16700,
              24400,
              18000,
              18000,
              24400
            ],
            "CchDelay": [
              0,
              0,
              0,
              0,
              0,
              0,
              0,
              0
            ],
            "PsSsAM": [
              5000,
              10000,
              10000,
              10000,
              10000,
              10000,
              10000,
              10000
            ],
            "PsSsPhase": [
              20600,
              18000,
              17000,
              16700,
              24400,
              18000,
              18000,
              24400
            ],
            "PsSsDelay": [
              0,
              0,
              0,
              0,
              0,
              0,
              0,
              0
            ]
          },
          {
            "AntType": 2,
            "DLMaxRFChannelNum": 1,
            "CellReferenceSignalsPortNum": 1,
            "DLAnttoPortMap": [
              13,
              160,
              0,
              0
            ],
            "DLInsidePortComposeMode": 0,
            "CchAM": [
              5000,
              10000,
              10000,
              10000,
              10000,
              10000,
              10000,
              10000
            ],
            "CchPhase": [
              20600,
              18000,
              17000,
              16700,
              18000,
              34100,
              18000,
              16500
            ],
            "CchDelay": [
              0,
              0,
              0,
              0,
              0,
              0,
              0,
              0
            ],
            "PsSsAM": [
              5000,
              10000,
              10000,
              10000,
              10000,
              10000,
              10000,
              10000
            ],
            "PsSsPhase": [
              20600,
              18000,
              17000,
              16700,
              18000,
              34100,
              18000,
              16500
            ],
            "PsSsDelay": [
              0,
              0,
              0,
              0,
              0,
              0,
              0,
              0
            ]
          },
          {
            "AntType": 2,
            "DLMaxRFChannelNum": 1,
            "CellReferenceSignalsPortNum": 1,
            "DLAnttoPortMap": [
              13,
              192,
              0,
              0
            ],
            "DLInsidePortComposeMode": 0,
            "CchAM": [
              5000,
              10000,
              10000,
              10000,
              10000,
              10000,
              10000,
              10000
            ],
            "CchPhase": [
              20600,
              18000,
              17000,
              16700,
              18000,
              18000,
              6900,
              6800
            ],
            "CchDelay": [
              0,
              0,
              0,
              0,
              0,
              0,
              0,
              0
            ],
            "PsSsAM": [
              5000,
              10000,
              10000,
              10000,
              10000,
              10000,
              10000,
              10000
            ],
            "PsSsPhase": [
              20600,
              18000,
              17000,
              16700,
              18000,
              18000,
              6900,
              6800
            ],
            "PsSsDelay": [
              0,
              0,
              0,
              0,
              0,
              0,
              0,
              0
            ]
          },
          {
            "AntType": 2,
            "DLMaxRFChannelNum": 1,
            "CellReferenceSignalsPortNum": 1,
            "DLAnttoPortMap": [
              11,
              48,
              0,
              0
            ],
            "DLInsidePortComposeMode": 0,
            "CchAM": [
              10000,
              10000,
              10000,
              5000,
              10000,
              10000,
              10000,
              10000
            ],
            "CchPhase": [
              30400,
              30800,
              18000,
              1500,
              34200,
              34300,
              18000,
              18000
            ],
            "CchDelay": [
              0,
              0,
              0,
              0,
              0,
              0,
              0,
              0
            ],
            "PsSsAM": [
              10000,
              10000,
              10000,
              5000,
              10000,
              10000,
              10000,
              10000
            ],
            "PsSsPhase": [
              30400,
              30800,
              18000,
              1500,
              34200,
              34300,
              18000,
              18000
            ],
            "PsSsDelay": [
              0,
              0,
              0,
              0,
              0,
              0,
              0,
              0
            ]
          },
          {
            "AntType": 2,
            "DLMaxRFChannelNum": 1,
            "CellReferenceSignalsPortNum": 1,
            "DLAnttoPortMap": [
              11,
              80,
              0,
              0
            ],
            "DLInsidePortComposeMode": 0,
            "CchAM": [
              10000,
              10000,
              10000,
              5000,
              10000,
              10000,
              10000,
              10000
            ],
            "CchPhase": [
              30400,
              30800,
              18000,
              1500,
              3800,
              18000,
              21500,
              18000
            ],
            "CchDelay": [
              0,
              0,
              0,
              0,
              0,
              0,
              0,
              0
            ],
            "PsSsAM": [
              10000,
              10000,
              10000,
              5000,
              10000,
              10000,
              10000,
              10000
            ],
            "PsSsPhase": [
              30400,
              30800,
              18000,
              1500,
              3800,
              18000,
              21500,
              18000
            ],
            "PsSsDelay": [
              0,
              0,
              0,
              0,
              0,
              0,
              0,
              0
            ]
          },
          {
            "AntType": 2,
            "DLMaxRFChannelNum": 1,
            "CellReferenceSignalsPortNum": 1,
            "DLAnttoPortMap": [
              11,
              96,
              0,
              0
            ],
            "DLInsidePortComposeMode": 0,
            "CchAM": [
              10000,
              10000,
              10000,
              5000,
              10000,
              10000,
              10000,
              10000
            ],
            "CchPhase": [
              30400,
              30800,
              18000,
              1500,
              18000,
              19500,
              19400,
              18000
            ],
            "CchDelay": [
              0,
              0,
              0,
              0,
              0,
              0,
              0,
              0
            ],
            "PsSsAM": [
              10000,
              10000,
              10000,
              5000,
              10000,
              10000,
              10000,
              10000
            ],
            "PsSsPhase": [
              30400,
              30800,
              18000,
              1500,
              18000,
              19500,
              19400,
              18000
            ],
            "PsSsDelay": [
              0,
              0,
              0,
              0,
              0,
              0,
              0,
              0
            ]
          },
          {
            "AntType": 2,
            "DLMaxRFChannelNum": 1,
            "CellReferenceSignalsPortNum": 1,
            "DLAnttoPortMap": [
              11,
              144,
              0,
              0
            ],
            "DLInsidePortComposeMode": 0,
            "CchAM": [
              10000,
              10000,
              10000,
              5000,
              10000,
              10000,
              10000,
              10000
            ],
            "CchPhase": [
              30400,
              30800,
              18000,
              1500,
              24400,
              18000,
              18000,
              24400
            ],
            "CchDelay": [
              0,
              0,
              0,
              0,
              0,
              0,
              0,
              0
            ],
            "PsSsAM": [
              10000,
              10000,
              10000,
              5000,
              10000,
              10000,
              10000,
              10000
            ],
            "PsSsPhase": [
              30400,
              30800,
              18000,
              1500,
              24400,
              18000,
              18000,
              24400
            ],
            "PsSsDelay": [
              0,
              0,
              0,
              0,
              0,
              0,
              0,
              0
            ]
          },
          {
            "AntType": 2,
            "DLMaxRFChannelNum": 1,
            "CellReferenceSignalsPortNum": 1,
            "DLAnttoPortMap": [
              11,
              160,
              0,
              0
            ],
            "DLInsidePortComposeMode": 0,
            "CchAM": [
              10000,
              10000,
              10000,
              5000,
              10000,
              10000,
              10000,
              10000
            ],
            "CchPhase": [
              30400,
              30800,
              18000,
              1500,
              18000,
              34100,
              18000,
              16500
            ],
            "CchDelay": [
              0,
              0,
              0,
              0,
              0,
              0,
              0,
              0
            ],
            "PsSsAM": [
              10000,
              10000,
              10000,
              5000,
              10000,
              10000,
              10000,
              10000
            ],
            "PsSsPhase": [
              30400,
              30800,
              18000,
              1500,
              18000,
              34100,
              18000,
              16500
            ],
            "PsSsDelay": [
              0,
              0,
              0,
              0,
              0,
              0,
              0,
              0
            ]
          },
          {
            "AntType": 2,
            "DLMaxRFChannelNum": 1,
            "CellReferenceSignalsPortNum": 1,
            "DLAnttoPortMap": [
              11,
              192,
              0,
              0
            ],
            "DLInsidePortComposeMode": 0,
            "CchAM": [
              10000,
              10000,
              10000,
              5000,
              10000,
              10000,
              10000,
              10000
            ],
            "CchPhase": [
              30400,
              30800,
              18000,
              1500,
              18000,
              18000,
              6900,
              6800
            ],
            "CchDelay": [
              0,
              0,
              0,
              0,
              0,
              0,
              0,
              0
            ],
            "PsSsAM": [
              10000,
              10000,
              10000,
              5000,
              10000,
              10000,
              10000,
              10000
            ],
            "PsSsPhase": [
              30400,
              30800,
              18000,
              1500,
              18000,
              18000,
              6900,
              6800
            ],
            "PsSsDelay": [
              0,
              0,
              0,
              0,
              0,
              0,
              0,
              0
            ]
          },
          {
            "AntType": 2,
            "DLMaxRFChannelNum": 1,
            "CellReferenceSignalsPortNum": 1,
            "DLAnttoPortMap": [
              7,
              48,
              0,
              0
            ],
            "DLInsidePortComposeMode": 0,
            "CchAM": [
              10000,
              10000,
              5000,
              10000,
              10000,
              10000,
              10000,
              10000
            ],
            "CchPhase": [
              22500,
              23000,
              8200,
              18000,
              34200,
              34300,
              18000,
              18000
            ],
            "CchDelay": [
              0,
              0,
              0,
              0,
              0,
              0,
              0,
              0
            ],
            "PsSsAM": [
              10000,
              10000,
              5000,
              10000,
              10000,
              10000,
              10000,
              10000
            ],
            "PsSsPhase": [
              22500,
              23000,
              8200,
              18000,
              34200,
              34300,
              18000,
              18000
            ],
            "PsSsDelay": [
              0,
              0,
              0,
              0,
              0,
              0,
              0,
              0
            ]
          },
          {
            "AntType": 2,
            "DLMaxRFChannelNum": 1,
            "CellReferenceSignalsPortNum": 1,
            "DLAnttoPortMap": [
              7,
              80,
              0,
              0
            ],
            "DLInsidePortComposeMode": 0,
            "CchAM": [
              10000,
              10000,
              5000,
              10000,
              10000,
              10000,
              10000,
              10000
            ],
            "CchPhase": [
              22500,
              23000,
              8200,
              18000,
              3800,
              18000,
              21500,
              18000
            ],
            "CchDelay": [
              0,
              0,
              0,
              0,
              0,
              0,
              0,
              0
            ],
            "PsSsAM": [
              10000,
              10000,
              5000,
              10000,
              10000,
              10000,
              10000,
              10000
            ],
            "PsSsPhase": [
              22500,
              23000,
              8200,
              18000,
              3800,
              18000,
              21500,
              18000
            ],
            "PsSsDelay": [
              0,
              0,
              0,
              0,
              0,
              0,
              0,
              0
            ]
          },
          {
            "AntType": 2,
            "DLMaxRFChannelNum": 1,
            "CellReferenceSignalsPortNum": 1,
            "DLAnttoPortMap": [
              7,
              96,
              0,
              0
            ],
            "DLInsidePortComposeMode": 0,
            "CchAM": [
              10000,
              10000,
              5000,
              10000,
              10000,
              10000,
              10000,
              10000
            ],
            "CchPhase": [
              22500,
              23000,
              8200,
              18000,
              18000,
              19500,
              19400,
              18000
            ],
            "CchDelay": [
              0,
              0,
              0,
              0,
              0,
              0,
              0,
              0
            ],
            "PsSsAM": [
              10000,
              10000,
              5000,
              10000,
              10000,
              10000,
              10000,
              10000
            ],
            "PsSsPhase": [
              22500,
              23000,
              8200,
              18000,
              18000,
              19500,
              19400,
              18000
            ],
            "PsSsDelay": [
              0,
              0,
              0,
              0,
              0,
              0,
              0,
              0
            ]
          },
          {
            "AntType": 2,
            "DLMaxRFChannelNum": 1,
            "CellReferenceSignalsPortNum": 1,
            "DLAnttoPortMap": [
              7,
              144,
              0,
              0
            ],
            "DLInsidePortComposeMode": 0,
            "CchAM": [
              10000,
              10000,
              5000,
              10000,
              10000,
              10000,
              10000,
              10000
            ],
            "CchPhase": [
              22500,
              23000,
              8200,
              18000,
              24400,
              18000,
              18000,
              24400
            ],
            "CchDelay": [
              0,
              0,
              0,
              0,
              0,
              0,
              0,
              0
            ],
            "PsSsAM": [
              10000,
              10000,
              5000,
              10000,
              10000,
              10000,
              10000,
              10000
            ],
            "PsSsPhase": [
              22500,
              23000,
              8200,
              18000,
              24400,
              18000,
              18000,
              24400
            ],
            "PsSsDelay": [
              0,
              0,
              0,
              0,
              0,
              0,
              0,
              0
            ]
          },
          {
            "AntType": 2,
            "DLMaxRFChannelNum": 1,
            "CellReferenceSignalsPortNum": 1,
            "DLAnttoPortMap": [
              7,
              160,
              0,
              0
            ],
            "DLInsidePortComposeMode": 0,
            "CchAM": [
              10000,
              10000,
              5000,
              10000,
              10000,
              10000,
              10000,
              10000
            ],
            "CchPhase": [
              22500,
              23000,
              8200,
              18000,
              18000,
              34100,
              18000,
              16500
            ],
            "CchDelay": [
              0,
              0,
              0,
              0,
              0,
              0,
              0,
              0
            ],
            "PsSsAM": [
              10000,
              10000,
              5000,
              10000,
              10000,
              10000,
              10000,
              10000
            ],
            "PsSsPhase": [
              22500,
              23000,
              8200,
              18000,
              18000,
              34100,
              18000,
              16500
            ],
            "PsSsDelay": [
              0,
              0,
              0,
              0,
              0,
              0,
              0,
              0
            ]
          },
          {
            "AntType": 2,
            "DLMaxRFChannelNum": 1,
            "CellReferenceSignalsPortNum": 1,
            "DLAnttoPortMap": [
              7,
              192,
              0,
              0
            ],
            "DLInsidePortComposeMode": 0,
            "CchAM": [
              10000,
              10000,
              5000,
              10000,
              10000,
              10000,
              10000,
              10000
            ],
            "CchPhase": [
              22500,
              23000,
              8200,
              18000,
              18000,
              18000,
              6900,
              6800
            ],
            "CchDelay": [
              0,
              0,
              0,
              0,
              0,
              0,
              0,
              0
            ],
            "PsSsAM": [
              10000,
              10000,
              5000,
              10000,
              10000,
              10000,
              10000,
              10000
            ],
            "PsSsPhase": [
              22500,
              23000,
              8200,
              18000,
              18000,
              18000,
              6900,
              6800
            ],
            "PsSsDelay": [
              0,
              0,
              0,
              0,
              0,
              0,
              0,
              0
            ]
          },
          {
            "AntType": 2,
            "DLMaxRFChannelNum": 1,
            "CellReferenceSignalsPortNum": 1,
            "DLAnttoPortMap": [
              3,
              48,
              0,
              0
            ],
            "DLInsidePortComposeMode": 0,
            "CchAM": [
              10000,
              10000,
              10000,
              10000,
              10000,
              10000,
              10000,
              10000
            ],
            "CchPhase": [
              34200,
              34300,
              18000,
              18000,
              34200,
              34300,
              18000,
              18000
            ],
            "CchDelay": [
              0,
              0,
              0,
              0,
              0,
              0,
              0,
              0
            ],
            "PsSsAM": [
              10000,
              10000,
              10000,
              10000,
              10000,
              10000,
              10000,
              10000
            ],
            "PsSsPhase": [
              34200,
              34300,
              18000,
              18000,
              34200,
              34300,
              18000,
              18000
            ],
            "PsSsDelay": [
              0,
              0,
              0,
              0,
              0,
              0,
              0,
              0
            ]
          },
          {
            "AntType": 2,
            "DLMaxRFChannelNum": 1,
            "CellReferenceSignalsPortNum": 1,
            "DLAnttoPortMap": [
              5,
              48,
              0,
              0
            ],
            "DLInsidePortComposeMode": 0,
            "CchAM": [
              10000,
              10000,
              10000,
              10000,
              10000,
              10000,
              10000,
              10000
            ],
            "CchPhase": [
              3800,
              18000,
              21500,
              18000,
              34200,
              34300,
              18000,
              18000
            ],
            "CchDelay": [
              0,
              0,
              0,
              0,
              0,
              0,
              0,
              0
            ],
            "PsSsAM": [
              10000,
              10000,
              10000,
              10000,
              10000,
              10000,
              10000,
              10000
            ],
            "PsSsPhase": [
              3800,
              18000,
              21500,
              18000,
              34200,
              34300,
              18000,
              18000
            ],
            "PsSsDelay": [
              0,
              0,
              0,
              0,
              0,
              0,
              0,
              0
            ]
          },
          {
            "AntType": 2,
            "DLMaxRFChannelNum": 1,
            "CellReferenceSignalsPortNum": 1,
            "DLAnttoPortMap": [
              6,
              48,
              0,
              0
            ],
            "DLInsidePortComposeMode": 0,
            "CchAM": [
              10000,
              10000,
              10000,
              10000,
              10000,
              10000,
              10000,
              10000
            ],
            "CchPhase": [
              18000,
              19500,
              19400,
              18000,
              34200,
              34300,
              18000,
              18000
            ],
            "CchDelay": [
              0,
              0,
              0,
              0,
              0,
              0,
              0,
              0
            ],
            "PsSsAM": [
              10000,
              10000,
              10000,
              10000,
              10000,
              10000,
              10000,
              10000
            ],
            "PsSsPhase": [
              18000,
              19500,
              19400,
              18000,
              34200,
              34300,
              18000,
              18000
            ],
            "PsSsDelay": [
              0,
              0,
              0,
              0,
              0,
              0,
              0,
              0
            ]
          },
          {
            "AntType": 2,
            "DLMaxRFChannelNum": 1,
            "CellReferenceSignalsPortNum": 1,
            "DLAnttoPortMap": [
              9,
              48,
              0,
              0
            ],
            "DLInsidePortComposeMode": 0,
            "CchAM": [
              10000,
              10000,
              10000,
              10000,
              10000,
              10000,
              10000,
              10000
            ],
            "CchPhase": [
              24400,
              18000,
              18000,
              24400,
              34200,
              34300,
              18000,
              18000
            ],
            "CchDelay": [
              0,
              0,
              0,
              0,
              0,
              0,
              0,
              0
            ],
            "PsSsAM": [
              10000,
              10000,
              10000,
              10000,
              10000,
              10000,
              10000,
              10000
            ],
            "PsSsPhase": [
              24400,
              18000,
              18000,
              24400,
              34200,
              34300,
              18000,
              18000
            ],
            "PsSsDelay": [
              0,
              0,
              0,
              0,
              0,
              0,
              0,
              0
            ]
          },
          {
            "AntType": 2,
            "DLMaxRFChannelNum": 1,
            "CellReferenceSignalsPortNum": 1,
            "DLAnttoPortMap": [
              10,
              48,
              0,
              0
            ],
            "DLInsidePortComposeMode": 0,
            "CchAM": [
              10000,
              10000,
              10000,
              10000,
              10000,
              10000,
              10000,
              10000
            ],
            "CchPhase": [
              18000,
              34100,
              18000,
              16500,
              34200,
              34300,
              18000,
              18000
            ],
            "CchDelay": [
              0,
              0,
              0,
              0,
              0,
              0,
              0,
              0
            ],
            "PsSsAM": [
              10000,
              10000,
              10000,
              10000,
              10000,
              10000,
              10000,
              10000
            ],
            "PsSsPhase": [
              18000,
              34100,
              18000,
              16500,
              34200,
              34300,
              18000,
              18000
            ],
            "PsSsDelay": [
              0,
              0,
              0,
              0,
              0,
              0,
              0,
              0
            ]
          },
          {
            "AntType": 2,
            "DLMaxRFChannelNum": 1,
            "CellReferenceSignalsPortNum": 1,
            "DLAnttoPortMap": [
              12,
              48,
              0,
              0
            ],
            "DLInsidePortComposeMode": 0,
            "CchAM": [
              10000,
              10000,
              10000,
              10000,
              10000,
              10000,
              10000,
              10000
            ],
            "CchPhase": [
              18000,
              18000,
              6900,
              6800,
              34200,
              34300,
              18000,
              18000
            ],
            "CchDelay": [
              0,
              0,
              0,
              0,
              0,
              0,
              0,
              0
            ],
            "PsSsAM": [
              10000,
              10000,
              10000,
              10000,
              10000,
              10000,
              10000,
              10000
            ],
            "PsSsPhase": [
              18000,
              18000,
              6900,
              6800,
              34200,
              34300,
              18000,
              18000
            ],
            "PsSsDelay": [
              0,
              0,
              0,
              0,
              0,
              0,
              0,
              0
            ]
          },
          {
            "AntType": 2,
            "DLMaxRFChannelNum": 1,
            "CellReferenceSignalsPortNum": 1,
            "DLAnttoPortMap": [
              3,
              80,
              0,
              0
            ],
            "DLInsidePortComposeMode": 0,
            "CchAM": [
              10000,
              10000,
              10000,
              10000,
              10000,
              10000,
              10000,
              10000
            ],
            "CchPhase": [
              34200,
              34300,
              18000,
              18000,
              3800,
              18000,
              21500,
              18000
            ],
            "CchDelay": [
              0,
              0,
              0,
              0,
              0,
              0,
              0,
              0
            ],
            "PsSsAM": [
              10000,
              10000,
              10000,
              10000,
              10000,
              10000,
              10000,
              10000
            ],
            "PsSsPhase": [
              34200,
              34300,
              18000,
              18000,
              3800,
              18000,
              21500,
              18000
            ],
            "PsSsDelay": [
              0,
              0,
              0,
              0,
              0,
              0,
              0,
              0
            ]
          },
          {
            "AntType": 2,
            "DLMaxRFChannelNum": 1,
            "CellReferenceSignalsPortNum": 1,
            "DLAnttoPortMap": [
              5,
              80,
              0,
              0
            ],
            "DLInsidePortComposeMode": 0,
            "CchAM": [
              10000,
              10000,
              10000,
              10000,
              10000,
              10000,
              10000,
              10000
            ],
            "CchPhase": [
              3800,
              18000,
              21500,
              18000,
              3800,
              18000,
              21500,
              18000
            ],
            "CchDelay": [
              0,
              0,
              0,
              0,
              0,
              0,
              0,
              0
            ],
            "PsSsAM": [
              10000,
              10000,
              10000,
              10000,
              10000,
              10000,
              10000,
              10000
            ],
            "PsSsPhase": [
              3800,
              18000,
              21500,
              18000,
              3800,
              18000,
              21500,
              18000
            ],
            "PsSsDelay": [
              0,
              0,
              0,
              0,
              0,
              0,
              0,
              0
            ]
          },
          {
            "AntType": 2,
            "DLMaxRFChannelNum": 1,
            "CellReferenceSignalsPortNum": 1,
            "DLAnttoPortMap": [
              6,
              80,
              0,
              0
            ],
            "DLInsidePortComposeMode": 0,
            "CchAM": [
              10000,
              10000,
              10000,
              10000,
              10000,
              10000,
              10000,
              10000
            ],
            "CchPhase": [
              18000,
              19500,
              19400,
              18000,
              3800,
              18000,
              21500,
              18000
            ],
            "CchDelay": [
              0,
              0,
              0,
              0,
              0,
              0,
              0,
              0
            ],
            "PsSsAM": [
              10000,
              10000,
              10000,
              10000,
              10000,
              10000,
              10000,
              10000
            ],
            "PsSsPhase": [
              18000,
              19500,
              19400,
              18000,
              3800,
              18000,
              21500,
              18000
            ],
            "PsSsDelay": [
              0,
              0,
              0,
              0,
              0,
              0,
              0,
              0
            ]
          },
          {
            "AntType": 2,
            "DLMaxRFChannelNum": 1,
            "CellReferenceSignalsPortNum": 1,
            "DLAnttoPortMap": [
              9,
              80,
              0,
              0
            ],
            "DLInsidePortComposeMode": 0,
            "CchAM": [
              10000,
              10000,
              10000,
              10000,
              10000,
              10000,
              10000,
              10000
            ],
            "CchPhase": [
              24400,
              18000,
              18000,
              24400,
              3800,
              18000,
              21500,
              18000
            ],
            "CchDelay": [
              0,
              0,
              0,
              0,
              0,
              0,
              0,
              0
            ],
            "PsSsAM": [
              10000,
              10000,
              10000,
              10000,
              10000,
              10000,
              10000,
              10000
            ],
            "PsSsPhase": [
              24400,
              18000,
              18000,
              24400,
              3800,
              18000,
              21500,
              18000
            ],
            "PsSsDelay": [
              0,
              0,
              0,
              0,
              0,
              0,
              0,
              0
            ]
          },
          {
            "AntType": 2,
            "DLMaxRFChannelNum": 1,
            "CellReferenceSignalsPortNum": 1,
            "DLAnttoPortMap": [
              10,
              80,
              0,
              0
            ],
            "DLInsidePortComposeMode": 0,
            "CchAM": [
              10000,
              10000,
              10000,
              10000,
              10000,
              10000,
              10000,
              10000
            ],
            "CchPhase": [
              18000,
              34100,
              18000,
              16500,
              3800,
              18000,
              21500,
              18000
            ],
            "CchDelay": [
              0,
              0,
              0,
              0,
              0,
              0,
              0,
              0
            ],
            "PsSsAM": [
              10000,
              10000,
              10000,
              10000,
              10000,
              10000,
              10000,
              10000
            ],
            "PsSsPhase": [
              18000,
              34100,
              18000,
              16500,
              3800,
              18000,
              21500,
              18000
            ],
            "PsSsDelay": [
              0,
              0,
              0,
              0,
              0,
              0,
              0,
              0
            ]
          },
          {
            "AntType": 2,
            "DLMaxRFChannelNum": 1,
            "CellReferenceSignalsPortNum": 1,
            "DLAnttoPortMap": [
              12,
              80,
              0,
              0
            ],
            "DLInsidePortComposeMode": 0,
            "CchAM": [
              10000,
              10000,
              10000,
              10000,
              10000,
              10000,
              10000,
              10000
            ],
            "CchPhase": [
              18000,
              18000,
              6900,
              6800,
              3800,
              18000,
              21500,
              18000
            ],
            "CchDelay": [
              0,
              0,
              0,
              0,
              0,
              0,
              0,
              0
            ],
            "PsSsAM": [
              10000,
              10000,
              10000,
              10000,
              10000,
              10000,
              10000,
              10000
            ],
            "PsSsPhase": [
              18000,
              18000,
              6900,
              6800,
              3800,
              18000,
              21500,
              18000
            ],
            "PsSsDelay": [
              0,
              0,
              0,
              0,
              0,
              0,
              0,
              0
            ]
          },
          {
            "AntType": 2,
            "DLMaxRFChannelNum": 1,
            "CellReferenceSignalsPortNum": 1,
            "DLAnttoPortMap": [
              3,
              96,
              0,
              0
            ],
            "DLInsidePortComposeMode": 0,
            "CchAM": [
              10000,
              10000,
              10000,
              10000,
              10000,
              10000,
              10000,
              10000
            ],
            "CchPhase": [
              34200,
              34300,
              18000,
              18000,
              18000,
              19500,
              19400,
              18000
            ],
            "CchDelay": [
              0,
              0,
              0,
              0,
              0,
              0,
              0,
              0
            ],
            "PsSsAM": [
              10000,
              10000,
              10000,
              10000,
              10000,
              10000,
              10000,
              10000
            ],
            "PsSsPhase": [
              34200,
              34300,
              18000,
              18000,
              18000,
              19500,
              19400,
              18000
            ],
            "PsSsDelay": [
              0,
              0,
              0,
              0,
              0,
              0,
              0,
              0
            ]
          },
          {
            "AntType": 2,
            "DLMaxRFChannelNum": 1,
            "CellReferenceSignalsPortNum": 1,
            "DLAnttoPortMap": [
              5,
              96,
              0,
              0
            ],
            "DLInsidePortComposeMode": 0,
            "CchAM": [
              10000,
              10000,
              10000,
              10000,
              10000,
              10000,
              10000,
              10000
            ],
            "CchPhase": [
              3800,
              18000,
              21500,
              18000,
              18000,
              19500,
              19400,
              18000
            ],
            "CchDelay": [
              0,
              0,
              0,
              0,
              0,
              0,
              0,
              0
            ],
            "PsSsAM": [
              10000,
              10000,
              10000,
              10000,
              10000,
              10000,
              10000,
              10000
            ],
            "PsSsPhase": [
              3800,
              18000,
              21500,
              18000,
              18000,
              19500,
              19400,
              18000
            ],
            "PsSsDelay": [
              0,
              0,
              0,
              0,
              0,
              0,
              0,
              0
            ]
          },
          {
            "AntType": 2,
            "DLMaxRFChannelNum": 1,
            "CellReferenceSignalsPortNum": 1,
            "DLAnttoPortMap": [
              6,
              96,
              0,
              0
            ],
            "DLInsidePortComposeMode": 0,
            "CchAM": [
              10000,
              10000,
              10000,
              10000,
              10000,
              10000,
              10000,
              10000
            ],
            "CchPhase": [
              18000,
              19500,
              19400,
              18000,
              18000,
              19500,
              19400,
              18000
            ],
            "CchDelay": [
              0,
              0,
              0,
              0,
              0,
              0,
              0,
              0
            ],
            "PsSsAM": [
              10000,
              10000,
              10000,
              10000,
              10000,
              10000,
              10000,
              10000
            ],
            "PsSsPhase": [
              18000,
              19500,
              19400,
              18000,
              18000,
              19500,
              19400,
              18000
            ],
            "PsSsDelay": [
              0,
              0,
              0,
              0,
              0,
              0,
              0,
              0
            ]
          },
          {
            "AntType": 2,
            "DLMaxRFChannelNum": 1,
            "CellReferenceSignalsPortNum": 1,
            "DLAnttoPortMap": [
              9,
              96,
              0,
              0
            ],
            "DLInsidePortComposeMode": 0,
            "CchAM": [
              10000,
              10000,
              10000,
              10000,
              10000,
              10000,
              10000,
              10000
            ],
            "CchPhase": [
              24400,
              18000,
              18000,
              24400,
              18000,
              19500,
              19400,
              18000
            ],
            "CchDelay": [
              0,
              0,
              0,
              0,
              0,
              0,
              0,
              0
            ],
            "PsSsAM": [
              10000,
              10000,
              10000,
              10000,
              10000,
              10000,
              10000,
              10000
            ],
            "PsSsPhase": [
              24400,
              18000,
              18000,
              24400,
              18000,
              19500,
              19400,
              18000
            ],
            "PsSsDelay": [
              0,
              0,
              0,
              0,
              0,
              0,
              0,
              0
            ]
          },
          {
            "AntType": 2,
            "DLMaxRFChannelNum": 1,
            "CellReferenceSignalsPortNum": 1,
            "DLAnttoPortMap": [
              10,
              96,
              0,
              0
            ],
            "DLInsidePortComposeMode": 0,
            "CchAM": [
              10000,
              10000,
              10000,
              10000,
              10000,
              10000,
              10000,
              10000
            ],
            "CchPhase": [
              18000,
              34100,
              18000,
              16500,
              18000,
              19500,
              19400,
              18000
            ],
            "CchDelay": [
              0,
              0,
              0,
              0,
              0,
              0,
              0,
              0
            ],
            "PsSsAM": [
              10000,
              10000,
              10000,
              10000,
              10000,
              10000,
              10000,
              10000
            ],
            "PsSsPhase": [
              18000,
              34100,
              18000,
              16500,
              18000,
              19500,
              19400,
              18000
            ],
            "PsSsDelay": [
              0,
              0,
              0,
              0,
              0,
              0,
              0,
              0
            ]
          },
          {
            "AntType": 2,
            "DLMaxRFChannelNum": 1,
            "CellReferenceSignalsPortNum": 1,
            "DLAnttoPortMap": [
              12,
              96,
              0,
              0
            ],
            "DLInsidePortComposeMode": 0,
            "CchAM": [
              10000,
              10000,
              10000,
              10000,
              10000,
              10000,
              10000,
              10000
            ],
            "CchPhase": [
              18000,
              18000,
              6900,
              6800,
              18000,
              19500,
              19400,
              18000
            ],
            "CchDelay": [
              0,
              0,
              0,
              0,
              0,
              0,
              0,
              0
            ],
            "PsSsAM": [
              10000,
              10000,
              10000,
              10000,
              10000,
              10000,
              10000,
              10000
            ],
            "PsSsPhase": [
              18000,
              18000,
              6900,
              6800,
              18000,
              19500,
              19400,
              18000
            ],
            "PsSsDelay": [
              0,
              0,
              0,
              0,
              0,
              0,
              0,
              0
            ]
          },
          {
            "AntType": 2,
            "DLMaxRFChannelNum": 1,
            "CellReferenceSignalsPortNum": 1,
            "DLAnttoPortMap": [
              3,
              144,
              0,
              0
            ],
            "DLInsidePortComposeMode": 0,
            "CchAM": [
              10000,
              10000,
              10000,
              10000,
              10000,
              10000,
              10000,
              10000
            ],
            "CchPhase": [
              34200,
              34300,
              18000,
              18000,
              24400,
              18000,
              18000,
              24400
            ],
            "CchDelay": [
              0,
              0,
              0,
              0,
              0,
              0,
              0,
              0
            ],
            "PsSsAM": [
              10000,
              10000,
              10000,
              10000,
              10000,
              10000,
              10000,
              10000
            ],
            "PsSsPhase": [
              34200,
              34300,
              18000,
              18000,
              24400,
              18000,
              18000,
              24400
            ],
            "PsSsDelay": [
              0,
              0,
              0,
              0,
              0,
              0,
              0,
              0
            ]
          },
          {
            "AntType": 2,
            "DLMaxRFChannelNum": 1,
            "CellReferenceSignalsPortNum": 1,
            "DLAnttoPortMap": [
              5,
              144,
              0,
              0
            ],
            "DLInsidePortComposeMode": 0,
            "CchAM": [
              10000,
              10000,
              10000,
              10000,
              10000,
              10000,
              10000,
              10000
            ],
            "CchPhase": [
              3800,
              18000,
              21500,
              18000,
              24400,
              18000,
              18000,
              24400
            ],
            "CchDelay": [
              0,
              0,
              0,
              0,
              0,
              0,
              0,
              0
            ],
            "PsSsAM": [
              10000,
              10000,
              10000,
              10000,
              10000,
              10000,
              10000,
              10000
            ],
            "PsSsPhase": [
              3800,
              18000,
              21500,
              18000,
              24400,
              18000,
              18000,
              24400
            ],
            "PsSsDelay": [
              0,
              0,
              0,
              0,
              0,
              0,
              0,
              0
            ]
          },
          {
            "AntType": 2,
            "DLMaxRFChannelNum": 1,
            "CellReferenceSignalsPortNum": 1,
            "DLAnttoPortMap": [
              6,
              144,
              0,
              0
            ],
            "DLInsidePortComposeMode": 0,
            "CchAM": [
              10000,
              10000,
              10000,
              10000,
              10000,
              10000,
              10000,
              10000
            ],
            "CchPhase": [
              18000,
              19500,
              19400,
              18000,
              24400,
              18000,
              18000,
              24400
            ],
            "CchDelay": [
              0,
              0,
              0,
              0,
              0,
              0,
              0,
              0
            ],
            "PsSsAM": [
              10000,
              10000,
              10000,
              10000,
              10000,
              10000,
              10000,
              10000
            ],
            "PsSsPhase": [
              18000,
              19500,
              19400,
              18000,
              24400,
              18000,
              18000,
              24400
            ],
            "PsSsDelay": [
              0,
              0,
              0,
              0,
              0,
              0,
              0,
              0
            ]
          },
          {
            "AntType": 2,
            "DLMaxRFChannelNum": 1,
            "CellReferenceSignalsPortNum": 1,
            "DLAnttoPortMap": [
              9,
              144,
              0,
              0
            ],
            "DLInsidePortComposeMode": 0,
            "CchAM": [
              10000,
              10000,
              10000,
              10000,
              10000,
              10000,
              10000,
              10000
            ],
            "CchPhase": [
              24400,
              18000,
              18000,
              24400,
              24400,
              18000,
              18000,
              24400
            ],
            "CchDelay": [
              0,
              0,
              0,
              0,
              0,
              0,
              0,
              0
            ],
            "PsSsAM": [
              10000,
              10000,
              10000,
              10000,
              10000,
              10000,
              10000,
              10000
            ],
            "PsSsPhase": [
              24400,
              18000,
              18000,
              24400,
              24400,
              18000,
              18000,
              24400
            ],
            "PsSsDelay": [
              0,
              0,
              0,
              0,
              0,
              0,
              0,
              0
            ]
          },
          {
            "AntType": 2,
            "DLMaxRFChannelNum": 1,
            "CellReferenceSignalsPortNum": 1,
            "DLAnttoPortMap": [
              10,
              144,
              0,
              0
            ],
            "DLInsidePortComposeMode": 0,
            "CchAM": [
              10000,
              10000,
              10000,
              10000,
              10000,
              10000,
              10000,
              10000
            ],
            "CchPhase": [
              18000,
              34100,
              18000,
              16500,
              24400,
              18000,
              18000,
              24400
            ],
            "CchDelay": [
              0,
              0,
              0,
              0,
              0,
              0,
              0,
              0
            ],
            "PsSsAM": [
              10000,
              10000,
              10000,
              10000,
              10000,
              10000,
              10000,
              10000
            ],
            "PsSsPhase": [
              18000,
              34100,
              18000,
              16500,
              24400,
              18000,
              18000,
              24400
            ],
            "PsSsDelay": [
              0,
              0,
              0,
              0,
              0,
              0,
              0,
              0
            ]
          },
          {
            "AntType": 2,
            "DLMaxRFChannelNum": 1,
            "CellReferenceSignalsPortNum": 1,
            "DLAnttoPortMap": [
              12,
              144,
              0,
              0
            ],
            "DLInsidePortComposeMode": 0,
            "CchAM": [
              10000,
              10000,
              10000,
              10000,
              10000,
              10000,
              10000,
              10000
            ],
            "CchPhase": [
              18000,
              18000,
              6900,
              6800,
              24400,
              18000,
              18000,
              24400
            ],
            "CchDelay": [
              0,
              0,
              0,
              0,
              0,
              0,
              0,
              0
            ],
            "PsSsAM": [
              10000,
              10000,
              10000,
              10000,
              10000,
              10000,
              10000,
              10000
            ],
            "PsSsPhase": [
              18000,
              18000,
              6900,
              6800,
              24400,
              18000,
              18000,
              24400
            ],
            "PsSsDelay": [
              0,
              0,
              0,
              0,
              0,
              0,
              0,
              0
            ]
          },
          {
            "AntType": 2,
            "DLMaxRFChannelNum": 1,
            "CellReferenceSignalsPortNum": 1,
            "DLAnttoPortMap": [
              3,
              160,
              0,
              0
            ],
            "DLInsidePortComposeMode": 0,
            "CchAM": [
              10000,
              10000,
              10000,
              10000,
              10000,
              10000,
              10000,
              10000
            ],
            "CchPhase": [
              34200,
              34300,
              18000,
              18000,
              18000,
              34100,
              18000,
              16500
            ],
            "CchDelay": [
              0,
              0,
              0,
              0,
              0,
              0,
              0,
              0
            ],
            "PsSsAM": [
              10000,
              10000,
              10000,
              10000,
              10000,
              10000,
              10000,
              10000
            ],
            "PsSsPhase": [
              34200,
              34300,
              18000,
              18000,
              18000,
              34100,
              18000,
              16500
            ],
            "PsSsDelay": [
              0,
              0,
              0,
              0,
              0,
              0,
              0,
              0
            ]
          },
          {
            "AntType": 2,
            "DLMaxRFChannelNum": 1,
            "CellReferenceSignalsPortNum": 1,
            "DLAnttoPortMap": [
              5,
              160,
              0,
              0
            ],
            "DLInsidePortComposeMode": 0,
            "CchAM": [
              10000,
              10000,
              10000,
              10000,
              10000,
              10000,
              10000,
              10000
            ],
            "CchPhase": [
              3800,
              18000,
              21500,
              18000,
              18000,
              34100,
              18000,
              16500
            ],
            "CchDelay": [
              0,
              0,
              0,
              0,
              0,
              0,
              0,
              0
            ],
            "PsSsAM": [
              10000,
              10000,
              10000,
              10000,
              10000,
              10000,
              10000,
              10000
            ],
            "PsSsPhase": [
              3800,
              18000,
              21500,
              18000,
              18000,
              34100,
              18000,
              16500
            ],
            "PsSsDelay": [
              0,
              0,
              0,
              0,
              0,
              0,
              0,
              0
            ]
          },
          {
            "AntType": 2,
            "DLMaxRFChannelNum": 1,
            "CellReferenceSignalsPortNum": 1,
            "DLAnttoPortMap": [
              6,
              160,
              0,
              0
            ],
            "DLInsidePortComposeMode": 0,
            "CchAM": [
              10000,
              10000,
              10000,
              10000,
              10000,
              10000,
              10000,
              10000
            ],
            "CchPhase": [
              18000,
              19500,
              19400,
              18000,
              18000,
              34100,
              18000,
              16500
            ],
            "CchDelay": [
              0,
              0,
              0,
              0,
              0,
              0,
              0,
              0
            ],
            "PsSsAM": [
              10000,
              10000,
              10000,
              10000,
              10000,
              10000,
              10000,
              10000
            ],
            "PsSsPhase": [
              18000,
              19500,
              19400,
              18000,
              18000,
              34100,
              18000,
              16500
            ],
            "PsSsDelay": [
              0,
              0,
              0,
              0,
              0,
              0,
              0,
              0
            ]
          },
          {
            "AntType": 2,
            "DLMaxRFChannelNum": 1,
            "CellReferenceSignalsPortNum": 1,
            "DLAnttoPortMap": [
              9,
              160,
              0,
              0
            ],
            "DLInsidePortComposeMode": 0,
            "CchAM": [
              10000,
              10000,
              10000,
              10000,
              10000,
              10000,
              10000,
              10000
            ],
            "CchPhase": [
              24400,
              18000,
              18000,
              24400,
              18000,
              34100,
              18000,
              16500
            ],
            "CchDelay": [
              0,
              0,
              0,
              0,
              0,
              0,
              0,
              0
            ],
            "PsSsAM": [
              10000,
              10000,
              10000,
              10000,
              10000,
              10000,
              10000,
              10000
            ],
            "PsSsPhase": [
              24400,
              18000,
              18000,
              24400,
              18000,
              34100,
              18000,
              16500
            ],
            "PsSsDelay": [
              0,
              0,
              0,
              0,
              0,
              0,
              0,
              0
            ]
          },
          {
            "AntType": 2,
            "DLMaxRFChannelNum": 1,
            "CellReferenceSignalsPortNum": 1,
            "DLAnttoPortMap": [
              10,
              160,
              0,
              0
            ],
            "DLInsidePortComposeMode": 0,
            "CchAM": [
              10000,
              10000,
              10000,
              10000,
              10000,
              10000,
              10000,
              10000
            ],
            "CchPhase": [
              18000,
              34100,
              18000,
              16500,
              18000,
              34100,
              18000,
              16500
            ],
            "CchDelay": [
              0,
              0,
              0,
              0,
              0,
              0,
              0,
              0
            ],
            "PsSsAM": [
              10000,
              10000,
              10000,
              10000,
              10000,
              10000,
              10000,
              10000
            ],
            "PsSsPhase": [
              18000,
              34100,
              18000,
              16500,
              18000,
              34100,
              18000,
              16500
            ],
            "PsSsDelay": [
              0,
              0,
              0,
              0,
              0,
              0,
              0,
              0
            ]
          },
          {
            "AntType": 2,
            "DLMaxRFChannelNum": 1,
            "CellReferenceSignalsPortNum": 1,
            "DLAnttoPortMap": [
              12,
              160,
              0,
              0
            ],
            "DLInsidePortComposeMode": 0,
            "CchAM": [
              10000,
              10000,
              10000,
              10000,
              10000,
              10000,
              10000,
              10000
            ],
            "CchPhase": [
              18000,
              18000,
              6900,
              6800,
              18000,
              34100,
              18000,
              16500
            ],
            "CchDelay": [
              0,
              0,
              0,
              0,
              0,
              0,
              0,
              0
            ],
            "PsSsAM": [
              10000,
              10000,
              10000,
              10000,
              10000,
              10000,
              10000,
              10000
            ],
            "PsSsPhase": [
              18000,
              18000,
              6900,
              6800,
              18000,
              34100,
              18000,
              16500
            ],
            "PsSsDelay": [
              0,
              0,
              0,
              0,
              0,
              0,
              0,
              0
            ]
          },
          {
            "AntType": 2,
            "DLMaxRFChannelNum": 1,
            "CellReferenceSignalsPortNum": 1,
            "DLAnttoPortMap": [
              3,
              192,
              0,
              0
            ],
            "DLInsidePortComposeMode": 0,
            "CchAM": [
              10000,
              10000,
              10000,
              10000,
              10000,
              10000,
              10000,
              10000
            ],
            "CchPhase": [
              34200,
              34300,
              18000,
              18000,
              18000,
              18000,
              6900,
              6800
            ],
            "CchDelay": [
              0,
              0,
              0,
              0,
              0,
              0,
              0,
              0
            ],
            "PsSsAM": [
              10000,
              10000,
              10000,
              10000,
              10000,
              10000,
              10000,
              10000
            ],
            "PsSsPhase": [
              34200,
              34300,
              18000,
              18000,
              18000,
              18000,
              6900,
              6800
            ],
            "PsSsDelay": [
              0,
              0,
              0,
              0,
              0,
              0,
              0,
              0
            ]
          },
          {
            "AntType": 2,
            "DLMaxRFChannelNum": 1,
            "CellReferenceSignalsPortNum": 1,
            "DLAnttoPortMap": [
              5,
              192,
              0,
              0
            ],
            "DLInsidePortComposeMode": 0,
            "CchAM": [
              10000,
              10000,
              10000,
              10000,
              10000,
              10000,
              10000,
              10000
            ],
            "CchPhase": [
              3800,
              18000,
              21500,
              18000,
              18000,
              18000,
              6900,
              6800
            ],
            "CchDelay": [
              0,
              0,
              0,
              0,
              0,
              0,
              0,
              0
            ],
            "PsSsAM": [
              10000,
              10000,
              10000,
              10000,
              10000,
              10000,
              10000,
              10000
            ],
            "PsSsPhase": [
              3800,
              18000,
              21500,
              18000,
              18000,
              18000,
              6900,
              6800
            ],
            "PsSsDelay": [
              0,
              0,
              0,
              0,
              0,
              0,
              0,
              0
            ]
          },
          {
            "AntType": 2,
            "DLMaxRFChannelNum": 1,
            "CellReferenceSignalsPortNum": 1,
            "DLAnttoPortMap": [
              6,
              192,
              0,
              0
            ],
            "DLInsidePortComposeMode": 0,
            "CchAM": [
              10000,
              10000,
              10000,
              10000,
              10000,
              10000,
              10000,
              10000
            ],
            "CchPhase": [
              18000,
              19500,
              19400,
              18000,
              18000,
              18000,
              6900,
              6800
            ],
            "CchDelay": [
              0,
              0,
              0,
              0,
              0,
              0,
              0,
              0
            ],
            "PsSsAM": [
              10000,
              10000,
              10000,
              10000,
              10000,
              10000,
              10000,
              10000
            ],
            "PsSsPhase": [
              18000,
              19500,
              19400,
              18000,
              18000,
              18000,
              6900,
              6800
            ],
            "PsSsDelay": [
              0,
              0,
              0,
              0,
              0,
              0,
              0,
              0
            ]
          },
          {
            "AntType": 2,
            "DLMaxRFChannelNum": 1,
            "CellReferenceSignalsPortNum": 1,
            "DLAnttoPortMap": [
              9,
              192,
              0,
              0
            ],
            "DLInsidePortComposeMode": 0,
            "CchAM": [
              10000,
              10000,
              10000,
              10000,
              10000,
              10000,
              10000,
              10000
            ],
            "CchPhase": [
              24400,
              18000,
              18000,
              24400,
              18000,
              18000,
              6900,
              6800
            ],
            "CchDelay": [
              0,
              0,
              0,
              0,
              0,
              0,
              0,
              0
            ],
            "PsSsAM": [
              10000,
              10000,
              10000,
              10000,
              10000,
              10000,
              10000,
              10000
            ],
            "PsSsPhase": [
              24400,
              18000,
              18000,
              24400,
              18000,
              18000,
              6900,
              6800
            ],
            "PsSsDelay": [
              0,
              0,
              0,
              0,
              0,
              0,
              0,
              0
            ]
          },
          {
            "AntType": 2,
            "DLMaxRFChannelNum": 1,
            "CellReferenceSignalsPortNum": 1,
            "DLAnttoPortMap": [
              10,
              192,
              0,
              0
            ],
            "DLInsidePortComposeMode": 0,
            "CchAM": [
              10000,
              10000,
              10000,
              10000,
              10000,
              10000,
              10000,
              10000
            ],
            "CchPhase": [
              18000,
              34100,
              18000,
              16500,
              18000,
              18000,
              6900,
              6800
            ],
            "CchDelay": [
              0,
              0,
              0,
              0,
              0,
              0,
              0,
              0
            ],
            "PsSsAM": [
              10000,
              10000,
              10000,
              10000,
              10000,
              10000,
              10000,
              10000
            ],
            "PsSsPhase": [
              18000,
              34100,
              18000,
              16500,
              18000,
              18000,
              6900,
              6800
            ],
            "PsSsDelay": [
              0,
              0,
              0,
              0,
              0,
              0,
              0,
              0
            ]
          },
          {
            "AntType": 2,
            "DLMaxRFChannelNum": 1,
            "CellReferenceSignalsPortNum": 1,
            "DLAnttoPortMap": [
              12,
              192,
              0,
              0
            ],
            "DLInsidePortComposeMode": 0,
            "CchAM": [
              10000,
              10000,
              10000,
              10000,
              10000,
              10000,
              10000,
              10000
            ],
            "CchPhase": [
              18000,
              18000,
              6900,
              6800,
              18000,
              18000,
              6900,
              6800
            ],
            "CchDelay": [
              0,
              0,
              0,
              0,
              0,
              0,
              0,
              0
            ],
            "PsSsAM": [
              10000,
              10000,
              10000,
              10000,
              10000,
              10000,
              10000,
              10000
            ],
            "PsSsPhase": [
              18000,
              18000,
              6900,
              6800,
              18000,
              18000,
              6900,
              6800
            ],
            "PsSsDelay": [
              0,
              0,
              0,
              0,
              0,
              0,
              0,
              0
            ]
          },
          {
            "AntType": 2,
            "DLMaxRFChannelNum": 1,
            "CellReferenceSignalsPortNum": 2,
            "DLAnttoPortMap": [
              3,
              12,
              48,
              192
            ],
            "DLInsidePortComposeMode": 0,
            "CchAM": [
              10000,
              10000,
              10000,
              10000,
              10000,
              10000,
              10000,
              10000
            ],
            "CchPhase": [
              33400,
              6900,
              6600,
              33600,
              33400,
              6900,
              6600,
              33600
            ],
            "CchDelay": [
              0,
              0,
              0,
              0,
              0,
              0,
              0,
              0
            ],
            "PsSsAM": [
              10000,
              10000,
              10000,
              10000,
              10000,
              10000,
              10000,
              10000
            ],
            "PsSsPhase": [
              33400,
              6900,
              6600,
              33600,
              33400,
              6900,
              6600,
              33600
            ],
            "PsSsDelay": [
              0,
              0,
              0,
              0,
              0,
              0,
              0,
              0
            ]
          },
          {
            "AntType": 2,
            "DLMaxRFChannelNum": 1,
            "CellReferenceSignalsPortNum": 2,
            "DLAnttoPortMap": [
              3,
              12,
              32,
              192
            ],
            "DLInsidePortComposeMode": 0,
            "CchAM": [
              10000,
              10000,
              10000,
              10000,
              10000,
              5000,
              10000,
              10000
            ],
            "CchPhase": [
              33400,
              6900,
              6600,
              33600,
              18000,
              15300,
              29600,
              28300
            ],
            "CchDelay": [
              0,
              0,
              0,
              0,
              0,
              0,
              0,
              0
            ],
            "PsSsAM": [
              10000,
              10000,
              10000,
              10000,
              10000,
              5000,
              10000,
              10000
            ],
            "PsSsPhase": [
              33400,
              6900,
              6600,
              33600,
              18000,
              15300,
              29600,
              28300
            ],
            "PsSsDelay": [
              0,
              0,
              0,
              0,
              0,
              0,
              0,
              0
            ]
          },
          {
            "AntType": 2,
            "DLMaxRFChannelNum": 1,
            "CellReferenceSignalsPortNum": 2,
            "DLAnttoPortMap": [
              3,
              12,
              16,
              192
            ],
            "DLInsidePortComposeMode": 0,
            "CchAM": [
              10000,
              10000,
              10000,
              10000,
              5000,
              10000,
              10000,
              10000
            ],
            "CchPhase": [
              33400,
              6900,
              6600,
              33600,
              20600,
              18000,
              17000,
              16700
            ],
            "CchDelay": [
              0,
              0,
              0,
              0,
              0,
              0,
              0,
              0
            ],
            "PsSsAM": [
              10000,
              10000,
              10000,
              10000,
              5000,
              10000,
              10000,
              10000
            ],
            "PsSsPhase": [
              33400,
              6900,
              6600,
              33600,
              20600,
              18000,
              17000,
              16700
            ],
            "PsSsDelay": [
              0,
              0,
              0,
              0,
              0,
              0,
              0,
              0
            ]
          },
          {
            "AntType": 2,
            "DLMaxRFChannelNum": 1,
            "CellReferenceSignalsPortNum": 2,
            "DLAnttoPortMap": [
              3,
              12,
              48,
              128
            ],
            "DLInsidePortComposeMode": 0,
            "CchAM": [
              10000,
              10000,
              10000,
              10000,
              10000,
              10000,
              10000,
              5000
            ],
            "CchPhase": [
              33400,
              6900,
              6600,
              33600,
              30400,
              30800,
              18000,
              1500
            ],
            "CchDelay": [
              0,
              0,
              0,
              0,
              0,
              0,
              0,
              0
            ],
            "PsSsAM": [
              10000,
              10000,
              10000,
              10000,
              10000,
              10000,
              10000,
              5000
            ],
            "PsSsPhase": [
              33400,
              6900,
              6600,
              33600,
              30400,
              30800,
              18000,
              1500
            ],
            "PsSsDelay": [
              0,
              0,
              0,
              0,
              0,
              0,
              0,
              0
            ]
          },
          {
            "AntType": 2,
            "DLMaxRFChannelNum": 1,
            "CellReferenceSignalsPortNum": 2,
            "DLAnttoPortMap": [
              3,
              12,
              48,
              64
            ],
            "DLInsidePortComposeMode": 0,
            "CchAM": [
              10000,
              10000,
              10000,
              10000,
              10000,
              10000,
              5000,
              10000
            ],
            "CchPhase": [
              33400,
              6900,
              6600,
              33600,
              22500,
              23000,
              8200,
              18000
            ],
            "CchDelay": [
              0,
              0,
              0,
              0,
              0,
              0,
              0,
              0
            ],
            "PsSsAM": [
              10000,
              10000,
              10000,
              10000,
              10000,
              10000,
              5000,
              10000
            ],
            "PsSsPhase": [
              33400,
              6900,
              6600,
              33600,
              22500,
              23000,
              8200,
              18000
            ],
            "PsSsDelay": [
              0,
              0,
              0,
              0,
              0,
              0,
              0,
              0
            ]
          },
          {
            "AntType": 2,
            "DLMaxRFChannelNum": 1,
            "CellReferenceSignalsPortNum": 2,
            "DLAnttoPortMap": [
              2,
              12,
              48,
              192
            ],
            "DLInsidePortComposeMode": 0,
            "CchAM": [
              10000,
              5000,
              10000,
              10000,
              10000,
              10000,
              10000,
              10000
            ],
            "CchPhase": [
              18000,
              15300,
              29600,
              28300,
              33400,
              6900,
              6600,
              33600
            ],
            "CchDelay": [
              0,
              0,
              0,
              0,
              0,
              0,
              0,
              0
            ],
            "PsSsAM": [
              10000,
              5000,
              10000,
              10000,
              10000,
              10000,
              10000,
              10000
            ],
            "PsSsPhase": [
              18000,
              15300,
              29600,
              28300,
              33400,
              6900,
              6600,
              33600
            ],
            "PsSsDelay": [
              0,
              0,
              0,
              0,
              0,
              0,
              0,
              0
            ]
          },
          {
            "AntType": 2,
            "DLMaxRFChannelNum": 1,
            "CellReferenceSignalsPortNum": 2,
            "DLAnttoPortMap": [
              1,
              12,
              48,
              192
            ],
            "DLInsidePortComposeMode": 0,
            "CchAM": [
              5000,
              10000,
              10000,
              10000,
              10000,
              10000,
              10000,
              10000
            ],
            "CchPhase": [
              20600,
              18000,
              17000,
              16700,
              33400,
              6900,
              6600,
              33600
            ],
            "CchDelay": [
              0,
              0,
              0,
              0,
              0,
              0,
              0,
              0
            ],
            "PsSsAM": [
              5000,
              10000,
              10000,
              10000,
              10000,
              10000,
              10000,
              10000
            ],
            "PsSsPhase": [
              20600,
              18000,
              17000,
              16700,
              33400,
              6900,
              6600,
              33600
            ],
            "PsSsDelay": [
              0,
              0,
              0,
              0,
              0,
              0,
              0,
              0
            ]
          },
          {
            "AntType": 2,
            "DLMaxRFChannelNum": 1,
            "CellReferenceSignalsPortNum": 2,
            "DLAnttoPortMap": [
              3,
              8,
              48,
              192
            ],
            "DLInsidePortComposeMode": 0,
            "CchAM": [
              10000,
              10000,
              10000,
              5000,
              10000,
              10000,
              10000,
              10000
            ],
            "CchPhase": [
              30400,
              30800,
              18000,
              1500,
              33400,
              6900,
              6600,
              33600
            ],
            "CchDelay": [
              0,
              0,
              0,
              0,
              0,
              0,
              0,
              0
            ],
            "PsSsAM": [
              10000,
              10000,
              10000,
              5000,
              10000,
              10000,
              10000,
              10000
            ],
            "PsSsPhase": [
              30400,
              30800,
              18000,
              1500,
              33400,
              6900,
              6600,
              33600
            ],
            "PsSsDelay": [
              0,
              0,
              0,
              0,
              0,
              0,
              0,
              0
            ]
          },
          {
            "AntType": 2,
            "DLMaxRFChannelNum": 1,
            "CellReferenceSignalsPortNum": 2,
            "DLAnttoPortMap": [
              3,
              4,
              48,
              192
            ],
            "DLInsidePortComposeMode": 0,
            "CchAM": [
              10000,
              10000,
              5000,
              10000,
              10000,
              10000,
              10000,
              10000
            ],
            "CchPhase": [
              22500,
              23000,
              8200,
              18000,
              33400,
              6900,
              6600,
              33600
            ],
            "CchDelay": [
              0,
              0,
              0,
              0,
              0,
              0,
              0,
              0
            ],
            "PsSsAM": [
              10000,
              10000,
              5000,
              10000,
              10000,
              10000,
              10000,
              10000
            ],
            "PsSsPhase": [
              22500,
              23000,
              8200,
              18000,
              33400,
              6900,
              6600,
              33600
            ],
            "PsSsDelay": [
              0,
              0,
              0,
              0,
              0,
              0,
              0,
              0
            ]
          },
          {
            "AntType": 2,
            "DLMaxRFChannelNum": 1,
            "CellReferenceSignalsPortNum": 2,
            "DLAnttoPortMap": [
              3,
              12,
              32,
              128
            ],
            "DLInsidePortComposeMode": 0,
            "CchAM": [
              10000,
              10000,
              10000,
              10000,
              10000,
              10000,
              10000,
              10000
            ],
            "CchPhase": [
              33400,
              6900,
              6600,
              33600,
              18000,
              34100,
              18000,
              16500
            ],
            "CchDelay": [
              0,
              0,
              0,
              0,
              0,
              0,
              0,
              0
            ],
            "PsSsAM": [
              10000,
              10000,
              10000,
              10000,
              10000,
              10000,
              10000,
              10000
            ],
            "PsSsPhase": [
              33400,
              6900,
              6600,
              33600,
              18000,
              34100,
              18000,
              16500
            ],
            "PsSsDelay": [
              0,
              0,
              0,
              0,
              0,
              0,
              0,
              0
            ]
          },
          {
            "AntType": 2,
            "DLMaxRFChannelNum": 1,
            "CellReferenceSignalsPortNum": 2,
            "DLAnttoPortMap": [
              3,
              12,
              16,
              128
            ],
            "DLInsidePortComposeMode": 0,
            "CchAM": [
              10000,
              10000,
              10000,
              10000,
              10000,
              10000,
              10000,
              10000
            ],
            "CchPhase": [
              33400,
              6900,
              6600,
              33600,
              24400,
              18000,
              18000,
              24400
            ],
            "CchDelay": [
              0,
              0,
              0,
              0,
              0,
              0,
              0,
              0
            ],
            "PsSsAM": [
              10000,
              10000,
              10000,
              10000,
              10000,
              10000,
              10000,
              10000
            ],
            "PsSsPhase": [
              33400,
              6900,
              6600,
              33600,
              24400,
              18000,
              18000,
              24400
            ],
            "PsSsDelay": [
              0,
              0,
              0,
              0,
              0,
              0,
              0,
              0
            ]
          },
          {
            "AntType": 2,
            "DLMaxRFChannelNum": 1,
            "CellReferenceSignalsPortNum": 2,
            "DLAnttoPortMap": [
              3,
              12,
              32,
              64
            ],
            "DLInsidePortComposeMode": 0,
            "CchAM": [
              10000,
              10000,
              10000,
              10000,
              10000,
              10000,
              10000,
              10000
            ],
            "CchPhase": [
              33400,
              6900,
              6600,
              33600,
              18000,
              19500,
              19400,
              18000
            ],
            "CchDelay": [
              0,
              0,
              0,
              0,
              0,
              0,
              0,
              0
            ],
            "PsSsAM": [
              10000,
              10000,
              10000,
              10000,
              10000,
              10000,
              10000,
              10000
            ],
            "PsSsPhase": [
              33400,
              6900,
              6600,
              33600,
              18000,
              19500,
              19400,
              18000
            ],
            "PsSsDelay": [
              0,
              0,
              0,
              0,
              0,
              0,
              0,
              0
            ]
          },
          {
            "AntType": 2,
            "DLMaxRFChannelNum": 1,
            "CellReferenceSignalsPortNum": 2,
            "DLAnttoPortMap": [
              3,
              12,
              16,
              64
            ],
            "DLInsidePortComposeMode": 0,
            "CchAM": [
              10000,
              10000,
              10000,
              10000,
              10000,
              10000,
              10000,
              10000
            ],
            "CchPhase": [
              33400,
              6900,
              6600,
              33600,
              3800,
              18000,
              21500,
              18000
            ],
            "CchDelay": [
              0,
              0,
              0,
              0,
              0,
              0,
              0,
              0
            ],
            "PsSsAM": [
              10000,
              10000,
              10000,
              10000,
              10000,
              10000,
              10000,
              10000
            ],
            "PsSsPhase": [
              33400,
              6900,
              6600,
              33600,
              3800,
              18000,
              21500,
              18000
            ],
            "PsSsDelay": [
              0,
              0,
              0,
              0,
              0,
              0,
              0,
              0
            ]
          },
          {
            "AntType": 2,
            "DLMaxRFChannelNum": 1,
            "CellReferenceSignalsPortNum": 2,
            "DLAnttoPortMap": [
              2,
              8,
              48,
              192
            ],
            "DLInsidePortComposeMode": 0,
            "CchAM": [
              10000,
              10000,
              10000,
              10000,
              10000,
              10000,
              10000,
              10000
            ],
            "CchPhase": [
              18000,
              34100,
              18000,
              16500,
              33400,
              6900,
              6600,
              33600
            ],
            "CchDelay": [
              0,
              0,
              0,
              0,
              0,
              0,
              0,
              0
            ],
            "PsSsAM": [
              10000,
              10000,
              10000,
              10000,
              10000,
              10000,
              10000,
              10000
            ],
            "PsSsPhase": [
              18000,
              34100,
              18000,
              16500,
              33400,
              6900,
              6600,
              33600
            ],
            "PsSsDelay": [
              0,
              0,
              0,
              0,
              0,
              0,
              0,
              0
            ]
          },
          {
            "AntType": 2,
            "DLMaxRFChannelNum": 1,
            "CellReferenceSignalsPortNum": 2,
            "DLAnttoPortMap": [
              1,
              8,
              48,
              192
            ],
            "DLInsidePortComposeMode": 0,
            "CchAM": [
              10000,
              10000,
              10000,
              10000,
              10000,
              10000,
              10000,
              10000
            ],
            "CchPhase": [
              24400,
              18000,
              18000,
              24400,
              33400,
              6900,
              6600,
              33600
            ],
            "CchDelay": [
              0,
              0,
              0,
              0,
              0,
              0,
              0,
              0
            ],
            "PsSsAM": [
              10000,
              10000,
              10000,
              10000,
              10000,
              10000,
              10000,
              10000
            ],
            "PsSsPhase": [
              24400,
              18000,
              18000,
              24400,
              33400,
              6900,
              6600,
              33600
            ],
            "PsSsDelay": [
              0,
              0,
              0,
              0,
              0,
              0,
              0,
              0
            ]
          },
          {
            "AntType": 2,
            "DLMaxRFChannelNum": 1,
            "CellReferenceSignalsPortNum": 2,
            "DLAnttoPortMap": [
              2,
              4,
              48,
              192
            ],
            "DLInsidePortComposeMode": 0,
            "CchAM": [
              10000,
              10000,
              10000,
              10000,
              10000,
              10000,
              10000,
              10000
            ],
            "CchPhase": [
              18000,
              19500,
              19400,
              18000,
              33400,
              6900,
              6600,
              33600
            ],
            "CchDelay": [
              0,
              0,
              0,
              0,
              0,
              0,
              0,
              0
            ],
            "PsSsAM": [
              10000,
              10000,
              10000,
              10000,
              10000,
              10000,
              10000,
              10000
            ],
            "PsSsPhase": [
              18000,
              19500,
              19400,
              18000,
              33400,
              6900,
              6600,
              33600
            ],
            "PsSsDelay": [
              0,
              0,
              0,
              0,
              0,
              0,
              0,
              0
            ]
          },
          {
            "AntType": 2,
            "DLMaxRFChannelNum": 1,
            "CellReferenceSignalsPortNum": 2,
            "DLAnttoPortMap": [
              1,
              4,
              48,
              192
            ],
            "DLInsidePortComposeMode": 0,
            "CchAM": [
              10000,
              10000,
              10000,
              10000,
              10000,
              10000,
              10000,
              10000
            ],
            "CchPhase": [
              3800,
              18000,
              21500,
              18000,
              33400,
              6900,
              6600,
              33600
            ],
            "CchDelay": [
              0,
              0,
              0,
              0,
              0,
              0,
              0,
              0
            ],
            "PsSsAM": [
              10000,
              10000,
              10000,
              10000,
              10000,
              10000,
              10000,
              10000
            ],
            "PsSsPhase": [
              3800,
              18000,
              21500,
              18000,
              33400,
              6900,
              6600,
              33600
            ],
            "PsSsDelay": [
              0,
              0,
              0,
              0,
              0,
              0,
              0,
              0
            ]
          },
          {
            "AntType": 2,
            "DLMaxRFChannelNum": 1,
            "CellReferenceSignalsPortNum": 2,
            "DLAnttoPortMap": [
              3,
              4,
              48,
              64
            ],
            "DLInsidePortComposeMode": 0,
            "CchAM": [
              10000,
              10000,
              5000,
              10000,
              10000,
              10000,
              5000,
              10000
            ],
            "CchPhase": [
              22500,
              23000,
              8200,
              18000,
              22500,
              23000,
              8200,
              18000
            ],
            "CchDelay": [
              0,
              0,
              0,
              0,
              0,
              0,
              0,
              0
            ],
            "PsSsAM": [
              10000,
              10000,
              5000,
              10000,
              10000,
              10000,
              5000,
              10000
            ],
            "PsSsPhase": [
              22500,
              23000,
              8200,
              18000,
              22500,
              23000,
              8200,
              18000
            ],
            "PsSsDelay": [
              0,
              0,
              0,
              0,
              0,
              0,
              0,
              0
            ]
          },
          {
            "AntType": 2,
            "DLMaxRFChannelNum": 1,
            "CellReferenceSignalsPortNum": 2,
            "DLAnttoPortMap": [
              3,
              8,
              48,
              64
            ],
            "DLInsidePortComposeMode": 0,
            "CchAM": [
              10000,
              10000,
              10000,
              5000,
              10000,
              10000,
              5000,
              10000
            ],
            "CchPhase": [
              30400,
              30800,
              18000,
              1500,
              22500,
              23000,
              8200,
              18000
            ],
            "CchDelay": [
              0,
              0,
              0,
              0,
              0,
              0,
              0,
              0
            ],
            "PsSsAM": [
              10000,
              10000,
              10000,
              5000,
              10000,
              10000,
              5000,
              10000
            ],
            "PsSsPhase": [
              30400,
              30800,
              18000,
              1500,
              22500,
              23000,
              8200,
              18000
            ],
            "PsSsDelay": [
              0,
              0,
              0,
              0,
              0,
              0,
              0,
              0
            ]
          },
          {
            "AntType": 2,
            "DLMaxRFChannelNum": 1,
            "CellReferenceSignalsPortNum": 2,
            "DLAnttoPortMap": [
              1,
              12,
              48,
              64
            ],
            "DLInsidePortComposeMode": 0,
            "CchAM": [
              5000,
              10000,
              10000,
              10000,
              10000,
              10000,
              5000,
              10000
            ],
            "CchPhase": [
              20600,
              18000,
              17000,
              16700,
              22500,
              23000,
              8200,
              18000
            ],
            "CchDelay": [
              0,
              0,
              0,
              0,
              0,
              0,
              0,
              0
            ],
            "PsSsAM": [
              5000,
              10000,
              10000,
              10000,
              10000,
              10000,
              5000,
              10000
            ],
            "PsSsPhase": [
              20600,
              18000,
              17000,
              16700,
              22500,
              23000,
              8200,
              18000
            ],
            "PsSsDelay": [
              0,
              0,
              0,
              0,
              0,
              0,
              0,
              0
            ]
          },
          {
            "AntType": 2,
            "DLMaxRFChannelNum": 1,
            "CellReferenceSignalsPortNum": 2,
            "DLAnttoPortMap": [
              2,
              12,
              48,
              64
            ],
            "DLInsidePortComposeMode": 0,
            "CchAM": [
              10000,
              5000,
              10000,
              10000,
              10000,
              10000,
              5000,
              10000
            ],
            "CchPhase": [
              18000,
              15300,
              29600,
              28300,
              22500,
              23000,
              8200,
              18000
            ],
            "CchDelay": [
              0,
              0,
              0,
              0,
              0,
              0,
              0,
              0
            ],
            "PsSsAM": [
              10000,
              5000,
              10000,
              10000,
              10000,
              10000,
              5000,
              10000
            ],
            "PsSsPhase": [
              18000,
              15300,
              29600,
              28300,
              22500,
              23000,
              8200,
              18000
            ],
            "PsSsDelay": [
              0,
              0,
              0,
              0,
              0,
              0,
              0,
              0
            ]
          },
          {
            "AntType": 2,
            "DLMaxRFChannelNum": 1,
            "CellReferenceSignalsPortNum": 2,
            "DLAnttoPortMap": [
              3,
              4,
              48,
              128
            ],
            "DLInsidePortComposeMode": 0,
            "CchAM": [
              10000,
              10000,
              5000,
              10000,
              10000,
              10000,
              10000,
              5000
            ],
            "CchPhase": [
              22500,
              23000,
              8200,
              18000,
              30400,
              30800,
              18000,
              1500
            ],
            "CchDelay": [
              0,
              0,
              0,
              0,
              0,
              0,
              0,
              0
            ],
            "PsSsAM": [
              10000,
              10000,
              5000,
              10000,
              10000,
              10000,
              10000,
              5000
            ],
            "PsSsPhase": [
              22500,
              23000,
              8200,
              18000,
              30400,
              30800,
              18000,
              1500
            ],
            "PsSsDelay": [
              0,
              0,
              0,
              0,
              0,
              0,
              0,
              0
            ]
          },
          {
            "AntType": 2,
            "DLMaxRFChannelNum": 1,
            "CellReferenceSignalsPortNum": 2,
            "DLAnttoPortMap": [
              3,
              8,
              48,
              128
            ],
            "DLInsidePortComposeMode": 0,
            "CchAM": [
              10000,
              10000,
              10000,
              5000,
              10000,
              10000,
              10000,
              5000
            ],
            "CchPhase": [
              30400,
              30800,
              18000,
              1500,
              30400,
              30800,
              18000,
              1500
            ],
            "CchDelay": [
              0,
              0,
              0,
              0,
              0,
              0,
              0,
              0
            ],
            "PsSsAM": [
              10000,
              10000,
              10000,
              5000,
              10000,
              10000,
              10000,
              5000
            ],
            "PsSsPhase": [
              30400,
              30800,
              18000,
              1500,
              30400,
              30800,
              18000,
              1500
            ],
            "PsSsDelay": [
              0,
              0,
              0,
              0,
              0,
              0,
              0,
              0
            ]
          },
          {
            "AntType": 2,
            "DLMaxRFChannelNum": 1,
            "CellReferenceSignalsPortNum": 2,
            "DLAnttoPortMap": [
              1,
              12,
              48,
              128
            ],
            "DLInsidePortComposeMode": 0,
            "CchAM": [
              5000,
              10000,
              10000,
              10000,
              10000,
              10000,
              10000,
              5000
            ],
            "CchPhase": [
              20600,
              18000,
              17000,
              16700,
              30400,
              30800,
              18000,
              1500
            ],
            "CchDelay": [
              0,
              0,
              0,
              0,
              0,
              0,
              0,
              0
            ],
            "PsSsAM": [
              5000,
              10000,
              10000,
              10000,
              10000,
              10000,
              10000,
              5000
            ],
            "PsSsPhase": [
              20600,
              18000,
              17000,
              16700,
              30400,
              30800,
              18000,
              1500
            ],
            "PsSsDelay": [
              0,
              0,
              0,
              0,
              0,
              0,
              0,
              0
            ]
          },
          {
            "AntType": 2,
            "DLMaxRFChannelNum": 1,
            "CellReferenceSignalsPortNum": 2,
            "DLAnttoPortMap": [
              2,
              12,
              48,
              128
            ],
            "DLInsidePortComposeMode": 0,
            "CchAM": [
              10000,
              5000,
              10000,
              10000,
              10000,
              10000,
              10000,
              5000
            ],
            "CchPhase": [
              18000,
              15300,
              29600,
              28300,
              30400,
              30800,
              18000,
              1500
            ],
            "CchDelay": [
              0,
              0,
              0,
              0,
              0,
              0,
              0,
              0
            ],
            "PsSsAM": [
              10000,
              5000,
              10000,
              10000,
              10000,
              10000,
              10000,
              5000
            ],
            "PsSsPhase": [
              18000,
              15300,
              29600,
              28300,
              30400,
              30800,
              18000,
              1500
            ],
            "PsSsDelay": [
              0,
              0,
              0,
              0,
              0,
              0,
              0,
              0
            ]
          },
          {
            "AntType": 2,
            "DLMaxRFChannelNum": 1,
            "CellReferenceSignalsPortNum": 2,
            "DLAnttoPortMap": [
              3,
              4,
              16,
              192
            ],
            "DLInsidePortComposeMode": 0,
            "CchAM": [
              10000,
              10000,
              5000,
              10000,
              5000,
              10000,
              10000,
              10000
            ],
            "CchPhase": [
              22500,
              23000,
              8200,
              18000,
              20600,
              18000,
              17000,
              16700
            ],
            "CchDelay": [
              0,
              0,
              0,
              0,
              0,
              0,
              0,
              0
            ],
            "PsSsAM": [
              10000,
              10000,
              5000,
              10000,
              5000,
              10000,
              10000,
              10000
            ],
            "PsSsPhase": [
              22500,
              23000,
              8200,
              18000,
              20600,
              18000,
              17000,
              16700
            ],
            "PsSsDelay": [
              0,
              0,
              0,
              0,
              0,
              0,
              0,
              0
            ]
          },
          {
            "AntType": 2,
            "DLMaxRFChannelNum": 1,
            "CellReferenceSignalsPortNum": 2,
            "DLAnttoPortMap": [
              3,
              8,
              16,
              192
            ],
            "DLInsidePortComposeMode": 0,
            "CchAM": [
              10000,
              10000,
              10000,
              5000,
              5000,
              10000,
              10000,
              10000
            ],
            "CchPhase": [
              30400,
              30800,
              18000,
              1500,
              20600,
              18000,
              17000,
              16700
            ],
            "CchDelay": [
              0,
              0,
              0,
              0,
              0,
              0,
              0,
              0
            ],
            "PsSsAM": [
              10000,
              10000,
              10000,
              5000,
              5000,
              10000,
              10000,
              10000
            ],
            "PsSsPhase": [
              30400,
              30800,
              18000,
              1500,
              20600,
              18000,
              17000,
              16700
            ],
            "PsSsDelay": [
              0,
              0,
              0,
              0,
              0,
              0,
              0,
              0
            ]
          },
          {
            "AntType": 2,
            "DLMaxRFChannelNum": 1,
            "CellReferenceSignalsPortNum": 2,
            "DLAnttoPortMap": [
              1,
              12,
              16,
              192
            ],
            "DLInsidePortComposeMode": 0,
            "CchAM": [
              5000,
              10000,
              10000,
              10000,
              5000,
              10000,
              10000,
              10000
            ],
            "CchPhase": [
              20600,
              18000,
              17000,
              16700,
              20600,
              18000,
              17000,
              16700
            ],
            "CchDelay": [
              0,
              0,
              0,
              0,
              0,
              0,
              0,
              0
            ],
            "PsSsAM": [
              5000,
              10000,
              10000,
              10000,
              5000,
              10000,
              10000,
              10000
            ],
            "PsSsPhase": [
              20600,
              18000,
              17000,
              16700,
              20600,
              18000,
              17000,
              16700
            ],
            "PsSsDelay": [
              0,
              0,
              0,
              0,
              0,
              0,
              0,
              0
            ]
          },
          {
            "AntType": 2,
            "DLMaxRFChannelNum": 1,
            "CellReferenceSignalsPortNum": 2,
            "DLAnttoPortMap": [
              2,
              12,
              16,
              192
            ],
            "DLInsidePortComposeMode": 0,
            "CchAM": [
              10000,
              5000,
              10000,
              10000,
              5000,
              10000,
              10000,
              10000
            ],
            "CchPhase": [
              18000,
              15300,
              29600,
              28300,
              20600,
              18000,
              17000,
              16700
            ],
            "CchDelay": [
              0,
              0,
              0,
              0,
              0,
              0,
              0,
              0
            ],
            "PsSsAM": [
              10000,
              5000,
              10000,
              10000,
              5000,
              10000,
              10000,
              10000
            ],
            "PsSsPhase": [
              18000,
              15300,
              29600,
              28300,
              20600,
              18000,
              17000,
              16700
            ],
            "PsSsDelay": [
              0,
              0,
              0,
              0,
              0,
              0,
              0,
              0
            ]
          },
          {
            "AntType": 2,
            "DLMaxRFChannelNum": 1,
            "CellReferenceSignalsPortNum": 2,
            "DLAnttoPortMap": [
              3,
              4,
              32,
              192
            ],
            "DLInsidePortComposeMode": 0,
            "CchAM": [
              10000,
              10000,
              5000,
              10000,
              10000,
              5000,
              10000,
              10000
            ],
            "CchPhase": [
              22500,
              23000,
              8200,
              18000,
              18000,
              15300,
              29600,
              28300
            ],
            "CchDelay": [
              0,
              0,
              0,
              0,
              0,
              0,
              0,
              0
            ],
            "PsSsAM": [
              10000,
              10000,
              5000,
              10000,
              10000,
              5000,
              10000,
              10000
            ],
            "PsSsPhase": [
              22500,
              23000,
              8200,
              18000,
              18000,
              15300,
              29600,
              28300
            ],
            "PsSsDelay": [
              0,
              0,
              0,
              0,
              0,
              0,
              0,
              0
            ]
          },
          {
            "AntType": 2,
            "DLMaxRFChannelNum": 1,
            "CellReferenceSignalsPortNum": 2,
            "DLAnttoPortMap": [
              3,
              8,
              32,
              192
            ],
            "DLInsidePortComposeMode": 0,
            "CchAM": [
              10000,
              10000,
              10000,
              5000,
              10000,
              5000,
              10000,
              10000
            ],
            "CchPhase": [
              30400,
              30800,
              18000,
              1500,
              18000,
              15300,
              29600,
              28300
            ],
            "CchDelay": [
              0,
              0,
              0,
              0,
              0,
              0,
              0,
              0
            ],
            "PsSsAM": [
              10000,
              10000,
              10000,
              5000,
              10000,
              5000,
              10000,
              10000
            ],
            "PsSsPhase": [
              30400,
              30800,
              18000,
              1500,
              18000,
              15300,
              29600,
              28300
            ],
            "PsSsDelay": [
              0,
              0,
              0,
              0,
              0,
              0,
              0,
              0
            ]
          },
          {
            "AntType": 2,
            "DLMaxRFChannelNum": 1,
            "CellReferenceSignalsPortNum": 2,
            "DLAnttoPortMap": [
              1,
              12,
              32,
              192
            ],
            "DLInsidePortComposeMode": 0,
            "CchAM": [
              5000,
              10000,
              10000,
              10000,
              10000,
              5000,
              10000,
              10000
            ],
            "CchPhase": [
              20600,
              18000,
              17000,
              16700,
              18000,
              15300,
              29600,
              28300
            ],
            "CchDelay": [
              0,
              0,
              0,
              0,
              0,
              0,
              0,
              0
            ],
            "PsSsAM": [
              5000,
              10000,
              10000,
              10000,
              10000,
              5000,
              10000,
              10000
            ],
            "PsSsPhase": [
              20600,
              18000,
              17000,
              16700,
              18000,
              15300,
              29600,
              28300
            ],
            "PsSsDelay": [
              0,
              0,
              0,
              0,
              0,
              0,
              0,
              0
            ]
          },
          {
            "AntType": 2,
            "DLMaxRFChannelNum": 1,
            "CellReferenceSignalsPortNum": 2,
            "DLAnttoPortMap": [
              2,
              12,
              32,
              192
            ],
            "DLInsidePortComposeMode": 0,
            "CchAM": [
              10000,
              5000,
              10000,
              10000,
              10000,
              5000,
              10000,
              10000
            ],
            "CchPhase": [
              18000,
              15300,
              29600,
              28300,
              18000,
              15300,
              29600,
              28300
            ],
            "CchDelay": [
              0,
              0,
              0,
              0,
              0,
              0,
              0,
              0
            ],
            "PsSsAM": [
              10000,
              5000,
              10000,
              10000,
              10000,
              5000,
              10000,
              10000
            ],
            "PsSsPhase": [
              18000,
              15300,
              29600,
              28300,
              18000,
              15300,
              29600,
              28300
            ],
            "PsSsDelay": [
              0,
              0,
              0,
              0,
              0,
              0,
              0,
              0
            ]
          },
          {
            "AntType": 2,
            "DLMaxRFChannelNum": 1,
            "CellReferenceSignalsPortNum": 2,
            "DLAnttoPortMap": [
              3,
              4,
              16,
              64
            ],
            "DLInsidePortComposeMode": 0,
            "CchAM": [
              10000,
              10000,
              5000,
              10000,
              10000,
              10000,
              10000,
              10000
            ],
            "CchPhase": [
              22500,
              23000,
              8200,
              18000,
              3800,
              18000,
              21500,
              18000
            ],
            "CchDelay": [
              0,
              0,
              0,
              0,
              0,
              0,
              0,
              0
            ],
            "PsSsAM": [
              10000,
              10000,
              5000,
              10000,
              10000,
              10000,
              10000,
              10000
            ],
            "PsSsPhase": [
              22500,
              23000,
              8200,
              18000,
              3800,
              18000,
              21500,
              18000
            ],
            "PsSsDelay": [
              0,
              0,
              0,
              0,
              0,
              0,
              0,
              0
            ]
          },
          {
            "AntType": 2,
            "DLMaxRFChannelNum": 1,
            "CellReferenceSignalsPortNum": 2,
            "DLAnttoPortMap": [
              3,
              4,
              32,
              64
            ],
            "DLInsidePortComposeMode": 0,
            "CchAM": [
              10000,
              10000,
              5000,
              10000,
              10000,
              10000,
              10000,
              10000
            ],
            "CchPhase": [
              22500,
              23000,
              8200,
              18000,
              18000,
              19500,
              19400,
              18000
            ],
            "CchDelay": [
              0,
              0,
              0,
              0,
              0,
              0,
              0,
              0
            ],
            "PsSsAM": [
              10000,
              10000,
              5000,
              10000,
              10000,
              10000,
              10000,
              10000
            ],
            "PsSsPhase": [
              22500,
              23000,
              8200,
              18000,
              18000,
              19500,
              19400,
              18000
            ],
            "PsSsDelay": [
              0,
              0,
              0,
              0,
              0,
              0,
              0,
              0
            ]
          },
          {
            "AntType": 2,
            "DLMaxRFChannelNum": 1,
            "CellReferenceSignalsPortNum": 2,
            "DLAnttoPortMap": [
              3,
              4,
              16,
              128
            ],
            "DLInsidePortComposeMode": 0,
            "CchAM": [
              10000,
              10000,
              5000,
              10000,
              10000,
              10000,
              10000,
              10000
            ],
            "CchPhase": [
              22500,
              23000,
              8200,
              18000,
              24400,
              18000,
              18000,
              24400
            ],
            "CchDelay": [
              0,
              0,
              0,
              0,
              0,
              0,
              0,
              0
            ],
            "PsSsAM": [
              10000,
              10000,
              5000,
              10000,
              10000,
              10000,
              10000,
              10000
            ],
            "PsSsPhase": [
              22500,
              23000,
              8200,
              18000,
              24400,
              18000,
              18000,
              24400
            ],
            "PsSsDelay": [
              0,
              0,
              0,
              0,
              0,
              0,
              0,
              0
            ]
          },
          {
            "AntType": 2,
            "DLMaxRFChannelNum": 1,
            "CellReferenceSignalsPortNum": 2,
            "DLAnttoPortMap": [
              3,
              4,
              32,
              128
            ],
            "DLInsidePortComposeMode": 0,
            "CchAM": [
              10000,
              10000,
              5000,
              10000,
              10000,
              10000,
              10000,
              10000
            ],
            "CchPhase": [
              22500,
              23000,
              8200,
              18000,
              18000,
              34100,
              18000,
              16500
            ],
            "CchDelay": [
              0,
              0,
              0,
              0,
              0,
              0,
              0,
              0
            ],
            "PsSsAM": [
              10000,
              10000,
              5000,
              10000,
              10000,
              10000,
              10000,
              10000
            ],
            "PsSsPhase": [
              22500,
              23000,
              8200,
              18000,
              18000,
              34100,
              18000,
              16500
            ],
            "PsSsDelay": [
              0,
              0,
              0,
              0,
              0,
              0,
              0,
              0
            ]
          },
          {
            "AntType": 2,
            "DLMaxRFChannelNum": 1,
            "CellReferenceSignalsPortNum": 2,
            "DLAnttoPortMap": [
              3,
              8,
              16,
              64
            ],
            "DLInsidePortComposeMode": 0,
            "CchAM": [
              10000,
              10000,
              10000,
              5000,
              10000,
              10000,
              10000,
              10000
            ],
            "CchPhase": [
              30400,
              30800,
              18000,
              1500,
              3800,
              18000,
              21500,
              18000
            ],
            "CchDelay": [
              0,
              0,
              0,
              0,
              0,
              0,
              0,
              0
            ],
            "PsSsAM": [
              10000,
              10000,
              10000,
              5000,
              10000,
              10000,
              10000,
              10000
            ],
            "PsSsPhase": [
              30400,
              30800,
              18000,
              1500,
              3800,
              18000,
              21500,
              18000
            ],
            "PsSsDelay": [
              0,
              0,
              0,
              0,
              0,
              0,
              0,
              0
            ]
          },
          {
            "AntType": 2,
            "DLMaxRFChannelNum": 1,
            "CellReferenceSignalsPortNum": 2,
            "DLAnttoPortMap": [
              3,
              8,
              32,
              64
            ],
            "DLInsidePortComposeMode": 0,
            "CchAM": [
              10000,
              10000,
              10000,
              5000,
              10000,
              10000,
              10000,
              10000
            ],
            "CchPhase": [
              30400,
              30800,
              18000,
              1500,
              18000,
              19500,
              19400,
              18000
            ],
            "CchDelay": [
              0,
              0,
              0,
              0,
              0,
              0,
              0,
              0
            ],
            "PsSsAM": [
              10000,
              10000,
              10000,
              5000,
              10000,
              10000,
              10000,
              10000
            ],
            "PsSsPhase": [
              30400,
              30800,
              18000,
              1500,
              18000,
              19500,
              19400,
              18000
            ],
            "PsSsDelay": [
              0,
              0,
              0,
              0,
              0,
              0,
              0,
              0
            ]
          },
          {
            "AntType": 2,
            "DLMaxRFChannelNum": 1,
            "CellReferenceSignalsPortNum": 2,
            "DLAnttoPortMap": [
              3,
              8,
              16,
              128
            ],
            "DLInsidePortComposeMode": 0,
            "CchAM": [
              10000,
              10000,
              10000,
              5000,
              10000,
              10000,
              10000,
              10000
            ],
            "CchPhase": [
              30400,
              30800,
              18000,
              1500,
              24400,
              18000,
              18000,
              24400
            ],
            "CchDelay": [
              0,
              0,
              0,
              0,
              0,
              0,
              0,
              0
            ],
            "PsSsAM": [
              10000,
              10000,
              10000,
              5000,
              10000,
              10000,
              10000,
              10000
            ],
            "PsSsPhase": [
              30400,
              30800,
              18000,
              1500,
              24400,
              18000,
              18000,
              24400
            ],
            "PsSsDelay": [
              0,
              0,
              0,
              0,
              0,
              0,
              0,
              0
            ]
          },
          {
            "AntType": 2,
            "DLMaxRFChannelNum": 1,
            "CellReferenceSignalsPortNum": 2,
            "DLAnttoPortMap": [
              3,
              8,
              32,
              128
            ],
            "DLInsidePortComposeMode": 0,
            "CchAM": [
              10000,
              10000,
              10000,
              5000,
              10000,
              10000,
              10000,
              10000
            ],
            "CchPhase": [
              30400,
              30800,
              18000,
              1500,
              18000,
              34100,
              18000,
              16500
            ],
            "CchDelay": [
              0,
              0,
              0,
              0,
              0,
              0,
              0,
              0
            ],
            "PsSsAM": [
              10000,
              10000,
              10000,
              5000,
              10000,
              10000,
              10000,
              10000
            ],
            "PsSsPhase": [
              30400,
              30800,
              18000,
              1500,
              18000,
              34100,
              18000,
              16500
            ],
            "PsSsDelay": [
              0,
              0,
              0,
              0,
              0,
              0,
              0,
              0
            ]
          },
          {
            "AntType": 2,
            "DLMaxRFChannelNum": 1,
            "CellReferenceSignalsPortNum": 2,
            "DLAnttoPortMap": [
              1,
              12,
              16,
              64
            ],
            "DLInsidePortComposeMode": 0,
            "CchAM": [
              5000,
              10000,
              10000,
              10000,
              10000,
              10000,
              10000,
              10000
            ],
            "CchPhase": [
              20600,
              18000,
              17000,
              16700,
              3800,
              18000,
              21500,
              18000
            ],
            "CchDelay": [
              0,
              0,
              0,
              0,
              0,
              0,
              0,
              0
            ],
            "PsSsAM": [
              5000,
              10000,
              10000,
              10000,
              10000,
              10000,
              10000,
              10000
            ],
            "PsSsPhase": [
              20600,
              18000,
              17000,
              16700,
              3800,
              18000,
              21500,
              18000
            ],
            "PsSsDelay": [
              0,
              0,
              0,
              0,
              0,
              0,
              0,
              0
            ]
          },
          {
            "AntType": 2,
            "DLMaxRFChannelNum": 1,
            "CellReferenceSignalsPortNum": 2,
            "DLAnttoPortMap": [
              1,
              12,
              32,
              64
            ],
            "DLInsidePortComposeMode": 0,
            "CchAM": [
              5000,
              10000,
              10000,
              10000,
              10000,
              10000,
              10000,
              10000
            ],
            "CchPhase": [
              20600,
              18000,
              17000,
              16700,
              18000,
              19500,
              19400,
              18000
            ],
            "CchDelay": [
              0,
              0,
              0,
              0,
              0,
              0,
              0,
              0
            ],
            "PsSsAM": [
              5000,
              10000,
              10000,
              10000,
              10000,
              10000,
              10000,
              10000
            ],
            "PsSsPhase": [
              20600,
              18000,
              17000,
              16700,
              18000,
              19500,
              19400,
              18000
            ],
            "PsSsDelay": [
              0,
              0,
              0,
              0,
              0,
              0,
              0,
              0
            ]
          },
          {
            "AntType": 2,
            "DLMaxRFChannelNum": 1,
            "CellReferenceSignalsPortNum": 2,
            "DLAnttoPortMap": [
              1,
              12,
              16,
              128
            ],
            "DLInsidePortComposeMode": 0,
            "CchAM": [
              5000,
              10000,
              10000,
              10000,
              10000,
              10000,
              10000,
              10000
            ],
            "CchPhase": [
              20600,
              18000,
              17000,
              16700,
              24400,
              18000,
              18000,
              24400
            ],
            "CchDelay": [
              0,
              0,
              0,
              0,
              0,
              0,
              0,
              0
            ],
            "PsSsAM": [
              5000,
              10000,
              10000,
              10000,
              10000,
              10000,
              10000,
              10000
            ],
            "PsSsPhase": [
              20600,
              18000,
              17000,
              16700,
              24400,
              18000,
              18000,
              24400
            ],
            "PsSsDelay": [
              0,
              0,
              0,
              0,
              0,
              0,
              0,
              0
            ]
          },
          {
            "AntType": 2,
            "DLMaxRFChannelNum": 1,
            "CellReferenceSignalsPortNum": 2,
            "DLAnttoPortMap": [
              1,
              12,
              32,
              128
            ],
            "DLInsidePortComposeMode": 0,
            "CchAM": [
              5000,
              10000,
              10000,
              10000,
              10000,
              10000,
              10000,
              10000
            ],
            "CchPhase": [
              20600,
              18000,
              17000,
              16700,
              18000,
              34100,
              18000,
              16500
            ],
            "CchDelay": [
              0,
              0,
              0,
              0,
              0,
              0,
              0,
              0
            ],
            "PsSsAM": [
              5000,
              10000,
              10000,
              10000,
              10000,
              10000,
              10000,
              10000
            ],
            "PsSsPhase": [
              20600,
              18000,
              17000,
              16700,
              18000,
              34100,
              18000,
              16500
            ],
            "PsSsDelay": [
              0,
              0,
              0,
              0,
              0,
              0,
              0,
              0
            ]
          },
          {
            "AntType": 2,
            "DLMaxRFChannelNum": 1,
            "CellReferenceSignalsPortNum": 2,
            "DLAnttoPortMap": [
              2,
              12,
              16,
              64
            ],
            "DLInsidePortComposeMode": 0,
            "CchAM": [
              10000,
              5000,
              10000,
              10000,
              10000,
              10000,
              10000,
              10000
            ],
            "CchPhase": [
              18000,
              15300,
              29600,
              28300,
              3800,
              18000,
              21500,
              18000
            ],
            "CchDelay": [
              0,
              0,
              0,
              0,
              0,
              0,
              0,
              0
            ],
            "PsSsAM": [
              10000,
              5000,
              10000,
              10000,
              10000,
              10000,
              10000,
              10000
            ],
            "PsSsPhase": [
              18000,
              15300,
              29600,
              28300,
              3800,
              18000,
              21500,
              18000
            ],
            "PsSsDelay": [
              0,
              0,
              0,
              0,
              0,
              0,
              0,
              0
            ]
          },
          {
            "AntType": 2,
            "DLMaxRFChannelNum": 1,
            "CellReferenceSignalsPortNum": 2,
            "DLAnttoPortMap": [
              2,
              12,
              32,
              64
            ],
            "DLInsidePortComposeMode": 0,
            "CchAM": [
              10000,
              5000,
              10000,
              10000,
              10000,
              10000,
              10000,
              10000
            ],
            "CchPhase": [
              18000,
              15300,
              29600,
              28300,
              18000,
              19500,
              19400,
              18000
            ],
            "CchDelay": [
              0,
              0,
              0,
              0,
              0,
              0,
              0,
              0
            ],
            "PsSsAM": [
              10000,
              5000,
              10000,
              10000,
              10000,
              10000,
              10000,
              10000
            ],
            "PsSsPhase": [
              18000,
              15300,
              29600,
              28300,
              18000,
              19500,
              19400,
              18000
            ],
            "PsSsDelay": [
              0,
              0,
              0,
              0,
              0,
              0,
              0,
              0
            ]
          },
          {
            "AntType": 2,
            "DLMaxRFChannelNum": 1,
            "CellReferenceSignalsPortNum": 2,
            "DLAnttoPortMap": [
              2,
              12,
              16,
              128
            ],
            "DLInsidePortComposeMode": 0,
            "CchAM": [
              10000,
              5000,
              10000,
              10000,
              10000,
              10000,
              10000,
              10000
            ],
            "CchPhase": [
              18000,
              15300,
              29600,
              28300,
              24400,
              18000,
              18000,
              24400
            ],
            "CchDelay": [
              0,
              0,
              0,
              0,
              0,
              0,
              0,
              0
            ],
            "PsSsAM": [
              10000,
              5000,
              10000,
              10000,
              10000,
              10000,
              10000,
              10000
            ],
            "PsSsPhase": [
              18000,
              15300,
              29600,
              28300,
              24400,
              18000,
              18000,
              24400
            ],
            "PsSsDelay": [
              0,
              0,
              0,
              0,
              0,
              0,
              0,
              0
            ]
          },
          {
            "AntType": 2,
            "DLMaxRFChannelNum": 1,
            "CellReferenceSignalsPortNum": 2,
            "DLAnttoPortMap": [
              2,
              12,
              32,
              128
            ],
            "DLInsidePortComposeMode": 0,
            "CchAM": [
              10000,
              5000,
              10000,
              10000,
              10000,
              10000,
              10000,
              10000
            ],
            "CchPhase": [
              18000,
              15300,
              29600,
              28300,
              18000,
              34100,
              18000,
              16500
            ],
            "CchDelay": [
              0,
              0,
              0,
              0,
              0,
              0,
              0,
              0
            ],
            "PsSsAM": [
              10000,
              5000,
              10000,
              10000,
              10000,
              10000,
              10000,
              10000
            ],
            "PsSsPhase": [
              18000,
              15300,
              29600,
              28300,
              18000,
              34100,
              18000,
              16500
            ],
            "PsSsDelay": [
              0,
              0,
              0,
              0,
              0,
              0,
              0,
              0
            ]
          },
          {
            "AntType": 2,
            "DLMaxRFChannelNum": 1,
            "CellReferenceSignalsPortNum": 2,
            "DLAnttoPortMap": [
              1,
              4,
              48,
              64
            ],
            "DLInsidePortComposeMode": 0,
            "CchAM": [
              10000,
              10000,
              10000,
              10000,
              10000,
              10000,
              5000,
              10000
            ],
            "CchPhase": [
              3800,
              18000,
              21500,
              18000,
              22500,
              23000,
              8200,
              18000
            ],
            "CchDelay": [
              0,
              0,
              0,
              0,
              0,
              0,
              0,
              0
            ],
            "PsSsAM": [
              10000,
              10000,
              10000,
              10000,
              10000,
              10000,
              5000,
              10000
            ],
            "PsSsPhase": [
              3800,
              18000,
              21500,
              18000,
              22500,
              23000,
              8200,
              18000
            ],
            "PsSsDelay": [
              0,
              0,
              0,
              0,
              0,
              0,
              0,
              0
            ]
          },
          {
            "AntType": 2,
            "DLMaxRFChannelNum": 1,
            "CellReferenceSignalsPortNum": 2,
            "DLAnttoPortMap": [
              2,
              4,
              48,
              64
            ],
            "DLInsidePortComposeMode": 0,
            "CchAM": [
              10000,
              10000,
              10000,
              10000,
              10000,
              10000,
              5000,
              10000
            ],
            "CchPhase": [
              18000,
              19500,
              19400,
              18000,
              22500,
              23000,
              8200,
              18000
            ],
            "CchDelay": [
              0,
              0,
              0,
              0,
              0,
              0,
              0,
              0
            ],
            "PsSsAM": [
              10000,
              10000,
              10000,
              10000,
              10000,
              10000,
              5000,
              10000
            ],
            "PsSsPhase": [
              18000,
              19500,
              19400,
              18000,
              22500,
              23000,
              8200,
              18000
            ],
            "PsSsDelay": [
              0,
              0,
              0,
              0,
              0,
              0,
              0,
              0
            ]
          },
          {
            "AntType": 2,
            "DLMaxRFChannelNum": 1,
            "CellReferenceSignalsPortNum": 2,
            "DLAnttoPortMap": [
              1,
              8,
              48,
              64
            ],
            "DLInsidePortComposeMode": 0,
            "CchAM": [
              10000,
              10000,
              10000,
              10000,
              10000,
              10000,
              5000,
              10000
            ],
            "CchPhase": [
              24400,
              18000,
              18000,
              24400,
              22500,
              23000,
              8200,
              18000
            ],
            "CchDelay": [
              0,
              0,
              0,
              0,
              0,
              0,
              0,
              0
            ],
            "PsSsAM": [
              10000,
              10000,
              10000,
              10000,
              10000,
              10000,
              5000,
              10000
            ],
            "PsSsPhase": [
              24400,
              18000,
              18000,
              24400,
              22500,
              23000,
              8200,
              18000
            ],
            "PsSsDelay": [
              0,
              0,
              0,
              0,
              0,
              0,
              0,
              0
            ]
          },
          {
            "AntType": 2,
            "DLMaxRFChannelNum": 1,
            "CellReferenceSignalsPortNum": 2,
            "DLAnttoPortMap": [
              2,
              8,
              48,
              64
            ],
            "DLInsidePortComposeMode": 0,
            "CchAM": [
              10000,
              10000,
              10000,
              10000,
              10000,
              10000,
              5000,
              10000
            ],
            "CchPhase": [
              18000,
              34100,
              18000,
              16500,
              22500,
              23000,
              8200,
              18000
            ],
            "CchDelay": [
              0,
              0,
              0,
              0,
              0,
              0,
              0,
              0
            ],
            "PsSsAM": [
              10000,
              10000,
              10000,
              10000,
              10000,
              10000,
              5000,
              10000
            ],
            "PsSsPhase": [
              18000,
              34100,
              18000,
              16500,
              22500,
              23000,
              8200,
              18000
            ],
            "PsSsDelay": [
              0,
              0,
              0,
              0,
              0,
              0,
              0,
              0
            ]
          },
          {
            "AntType": 2,
            "DLMaxRFChannelNum": 1,
            "CellReferenceSignalsPortNum": 2,
            "DLAnttoPortMap": [
              1,
              4,
              48,
              128
            ],
            "DLInsidePortComposeMode": 0,
            "CchAM": [
              10000,
              10000,
              10000,
              10000,
              10000,
              10000,
              10000,
              5000
            ],
            "CchPhase": [
              3800,
              18000,
              21500,
              18000,
              30400,
              30800,
              18000,
              1500
            ],
            "CchDelay": [
              0,
              0,
              0,
              0,
              0,
              0,
              0,
              0
            ],
            "PsSsAM": [
              10000,
              10000,
              10000,
              10000,
              10000,
              10000,
              10000,
              5000
            ],
            "PsSsPhase": [
              3800,
              18000,
              21500,
              18000,
              30400,
              30800,
              18000,
              1500
            ],
            "PsSsDelay": [
              0,
              0,
              0,
              0,
              0,
              0,
              0,
              0
            ]
          },
          {
            "AntType": 2,
            "DLMaxRFChannelNum": 1,
            "CellReferenceSignalsPortNum": 2,
            "DLAnttoPortMap": [
              2,
              4,
              48,
              128
            ],
            "DLInsidePortComposeMode": 0,
            "CchAM": [
              10000,
              10000,
              10000,
              10000,
              10000,
              10000,
              10000,
              5000
            ],
            "CchPhase": [
              18000,
              19500,
              19400,
              18000,
              30400,
              30800,
              18000,
              1500
            ],
            "CchDelay": [
              0,
              0,
              0,
              0,
              0,
              0,
              0,
              0
            ],
            "PsSsAM": [
              10000,
              10000,
              10000,
              10000,
              10000,
              10000,
              10000,
              5000
            ],
            "PsSsPhase": [
              18000,
              19500,
              19400,
              18000,
              30400,
              30800,
              18000,
              1500
            ],
            "PsSsDelay": [
              0,
              0,
              0,
              0,
              0,
              0,
              0,
              0
            ]
          },
          {
            "AntType": 2,
            "DLMaxRFChannelNum": 1,
            "CellReferenceSignalsPortNum": 2,
            "DLAnttoPortMap": [
              1,
              8,
              48,
              128
            ],
            "DLInsidePortComposeMode": 0,
            "CchAM": [
              10000,
              10000,
              10000,
              10000,
              10000,
              10000,
              10000,
              5000
            ],
            "CchPhase": [
              24400,
              18000,
              18000,
              24400,
              30400,
              30800,
              18000,
              1500
            ],
            "CchDelay": [
              0,
              0,
              0,
              0,
              0,
              0,
              0,
              0
            ],
            "PsSsAM": [
              10000,
              10000,
              10000,
              10000,
              10000,
              10000,
              10000,
              5000
            ],
            "PsSsPhase": [
              24400,
              18000,
              18000,
              24400,
              30400,
              30800,
              18000,
              1500
            ],
            "PsSsDelay": [
              0,
              0,
              0,
              0,
              0,
              0,
              0,
              0
            ]
          },
          {
            "AntType": 2,
            "DLMaxRFChannelNum": 1,
            "CellReferenceSignalsPortNum": 2,
            "DLAnttoPortMap": [
              2,
              8,
              48,
              128
            ],
            "DLInsidePortComposeMode": 0,
            "CchAM": [
              10000,
              10000,
              10000,
              10000,
              10000,
              10000,
              10000,
              5000
            ],
            "CchPhase": [
              18000,
              34100,
              18000,
              16500,
              30400,
              30800,
              18000,
              1500
            ],
            "CchDelay": [
              0,
              0,
              0,
              0,
              0,
              0,
              0,
              0
            ],
            "PsSsAM": [
              10000,
              10000,
              10000,
              10000,
              10000,
              10000,
              10000,
              5000
            ],
            "PsSsPhase": [
              18000,
              34100,
              18000,
              16500,
              30400,
              30800,
              18000,
              1500
            ],
            "PsSsDelay": [
              0,
              0,
              0,
              0,
              0,
              0,
              0,
              0
            ]
          },
          {
            "AntType": 2,
            "DLMaxRFChannelNum": 1,
            "CellReferenceSignalsPortNum": 2,
            "DLAnttoPortMap": [
              1,
              4,
              16,
              192
            ],
            "DLInsidePortComposeMode": 0,
            "CchAM": [
              10000,
              10000,
              10000,
              10000,
              5000,
              10000,
              10000,
              10000
            ],
            "CchPhase": [
              3800,
              18000,
              21500,
              18000,
              20600,
              18000,
              17000,
              16700
            ],
            "CchDelay": [
              0,
              0,
              0,
              0,
              0,
              0,
              0,
              0
            ],
            "PsSsAM": [
              10000,
              10000,
              10000,
              10000,
              5000,
              10000,
              10000,
              10000
            ],
            "PsSsPhase": [
              3800,
              18000,
              21500,
              18000,
              20600,
              18000,
              17000,
              16700
            ],
            "PsSsDelay": [
              0,
              0,
              0,
              0,
              0,
              0,
              0,
              0
            ]
          },
          {
            "AntType": 2,
            "DLMaxRFChannelNum": 1,
            "CellReferenceSignalsPortNum": 2,
            "DLAnttoPortMap": [
              2,
              4,
              16,
              192
            ],
            "DLInsidePortComposeMode": 0,
            "CchAM": [
              10000,
              10000,
              10000,
              10000,
              5000,
              10000,
              10000,
              10000
            ],
            "CchPhase": [
              18000,
              19500,
              19400,
              18000,
              20600,
              18000,
              17000,
              16700
            ],
            "CchDelay": [
              0,
              0,
              0,
              0,
              0,
              0,
              0,
              0
            ],
            "PsSsAM": [
              10000,
              10000,
              10000,
              10000,
              5000,
              10000,
              10000,
              10000
            ],
            "PsSsPhase": [
              18000,
              19500,
              19400,
              18000,
              20600,
              18000,
              17000,
              16700
            ],
            "PsSsDelay": [
              0,
              0,
              0,
              0,
              0,
              0,
              0,
              0
            ]
          },
          {
            "AntType": 2,
            "DLMaxRFChannelNum": 1,
            "CellReferenceSignalsPortNum": 2,
            "DLAnttoPortMap": [
              1,
              8,
              16,
              192
            ],
            "DLInsidePortComposeMode": 0,
            "CchAM": [
              10000,
              10000,
              10000,
              10000,
              5000,
              10000,
              10000,
              10000
            ],
            "CchPhase": [
              24400,
              18000,
              18000,
              24400,
              20600,
              18000,
              17000,
              16700
            ],
            "CchDelay": [
              0,
              0,
              0,
              0,
              0,
              0,
              0,
              0
            ],
            "PsSsAM": [
              10000,
              10000,
              10000,
              10000,
              5000,
              10000,
              10000,
              10000
            ],
            "PsSsPhase": [
              24400,
              18000,
              18000,
              24400,
              20600,
              18000,
              17000,
              16700
            ],
            "PsSsDelay": [
              0,
              0,
              0,
              0,
              0,
              0,
              0,
              0
            ]
          },
          {
            "AntType": 2,
            "DLMaxRFChannelNum": 1,
            "CellReferenceSignalsPortNum": 2,
            "DLAnttoPortMap": [
              2,
              8,
              16,
              192
            ],
            "DLInsidePortComposeMode": 0,
            "CchAM": [
              10000,
              10000,
              10000,
              10000,
              5000,
              10000,
              10000,
              10000
            ],
            "CchPhase": [
              18000,
              34100,
              18000,
              16500,
              20600,
              18000,
              17000,
              16700
            ],
            "CchDelay": [
              0,
              0,
              0,
              0,
              0,
              0,
              0,
              0
            ],
            "PsSsAM": [
              10000,
              10000,
              10000,
              10000,
              5000,
              10000,
              10000,
              10000
            ],
            "PsSsPhase": [
              18000,
              34100,
              18000,
              16500,
              20600,
              18000,
              17000,
              16700
            ],
            "PsSsDelay": [
              0,
              0,
              0,
              0,
              0,
              0,
              0,
              0
            ]
          },
          {
            "AntType": 2,
            "DLMaxRFChannelNum": 1,
            "CellReferenceSignalsPortNum": 2,
            "DLAnttoPortMap": [
              1,
              4,
              32,
              192
            ],
            "DLInsidePortComposeMode": 0,
            "CchAM": [
              10000,
              10000,
              10000,
              10000,
              10000,
              5000,
              10000,
              10000
            ],
            "CchPhase": [
              3800,
              18000,
              21500,
              18000,
              18000,
              15300,
              29600,
              28300
            ],
            "CchDelay": [
              0,
              0,
              0,
              0,
              0,
              0,
              0,
              0
            ],
            "PsSsAM": [
              10000,
              10000,
              10000,
              10000,
              10000,
              5000,
              10000,
              10000
            ],
            "PsSsPhase": [
              3800,
              18000,
              21500,
              18000,
              18000,
              15300,
              29600,
              28300
            ],
            "PsSsDelay": [
              0,
              0,
              0,
              0,
              0,
              0,
              0,
              0
            ]
          },
          {
            "AntType": 2,
            "DLMaxRFChannelNum": 1,
            "CellReferenceSignalsPortNum": 2,
            "DLAnttoPortMap": [
              2,
              4,
              32,
              192
            ],
            "DLInsidePortComposeMode": 0,
            "CchAM": [
              10000,
              10000,
              10000,
              10000,
              10000,
              5000,
              10000,
              10000
            ],
            "CchPhase": [
              18000,
              19500,
              19400,
              18000,
              18000,
              15300,
              29600,
              28300
            ],
            "CchDelay": [
              0,
              0,
              0,
              0,
              0,
              0,
              0,
              0
            ],
            "PsSsAM": [
              10000,
              10000,
              10000,
              10000,
              10000,
              5000,
              10000,
              10000
            ],
            "PsSsPhase": [
              18000,
              19500,
              19400,
              18000,
              18000,
              15300,
              29600,
              28300
            ],
            "PsSsDelay": [
              0,
              0,
              0,
              0,
              0,
              0,
              0,
              0
            ]
          },
          {
            "AntType": 2,
            "DLMaxRFChannelNum": 1,
            "CellReferenceSignalsPortNum": 2,
            "DLAnttoPortMap": [
              1,
              8,
              32,
              192
            ],
            "DLInsidePortComposeMode": 0,
            "CchAM": [
              10000,
              10000,
              10000,
              10000,
              10000,
              5000,
              10000,
              10000
            ],
            "CchPhase": [
              24400,
              18000,
              18000,
              24400,
              18000,
              15300,
              29600,
              28300
            ],
            "CchDelay": [
              0,
              0,
              0,
              0,
              0,
              0,
              0,
              0
            ],
            "PsSsAM": [
              10000,
              10000,
              10000,
              10000,
              10000,
              5000,
              10000,
              10000
            ],
            "PsSsPhase": [
              24400,
              18000,
              18000,
              24400,
              18000,
              15300,
              29600,
              28300
            ],
            "PsSsDelay": [
              0,
              0,
              0,
              0,
              0,
              0,
              0,
              0
            ]
          },
          {
            "AntType": 2,
            "DLMaxRFChannelNum": 1,
            "CellReferenceSignalsPortNum": 2,
            "DLAnttoPortMap": [
              2,
              8,
              32,
              192
            ],
            "DLInsidePortComposeMode": 0,
            "CchAM": [
              10000,
              10000,
              10000,
              10000,
              10000,
              5000,
              10000,
              10000
            ],
            "CchPhase": [
              18000,
              34100,
              18000,
              16500,
              18000,
              15300,
              29600,
              28300
            ],
            "CchDelay": [
              0,
              0,
              0,
              0,
              0,
              0,
              0,
              0
            ],
            "PsSsAM": [
              10000,
              10000,
              10000,
              10000,
              10000,
              5000,
              10000,
              10000
            ],
            "PsSsPhase": [
              18000,
              34100,
              18000,
              16500,
              18000,
              15300,
              29600,
              28300
            ],
            "PsSsDelay": [
              0,
              0,
              0,
              0,
              0,
              0,
              0,
              0
            ]
          },
          {
            "AntType": 2,
            "DLMaxRFChannelNum": 1,
            "CellReferenceSignalsPortNum": 2,
            "DLAnttoPortMap": [
              1,
              4,
              16,
              64
            ],
            "DLInsidePortComposeMode": 0,
            "CchAM": [
              10000,
              10000,
              10000,
              10000,
              10000,
              10000,
              10000,
              10000
            ],
            "CchPhase": [
              3800,
              18000,
              21500,
              18000,
              3800,
              18000,
              21500,
              18000
            ],
            "CchDelay": [
              0,
              0,
              0,
              0,
              0,
              0,
              0,
              0
            ],
            "PsSsAM": [
              10000,
              10000,
              10000,
              10000,
              10000,
              10000,
              10000,
              10000
            ],
            "PsSsPhase": [
              3800,
              18000,
              21500,
              18000,
              3800,
              18000,
              21500,
              18000
            ],
            "PsSsDelay": [
              0,
              0,
              0,
              0,
              0,
              0,
              0,
              0
            ]
          },
          {
            "AntType": 2,
            "DLMaxRFChannelNum": 1,
            "CellReferenceSignalsPortNum": 2,
            "DLAnttoPortMap": [
              1,
              4,
              32,
              64
            ],
            "DLInsidePortComposeMode": 0,
            "CchAM": [
              10000,
              10000,
              10000,
              10000,
              10000,
              10000,
              10000,
              10000
            ],
            "CchPhase": [
              3800,
              18000,
              21500,
              18000,
              18000,
              19500,
              19400,
              18000
            ],
            "CchDelay": [
              0,
              0,
              0,
              0,
              0,
              0,
              0,
              0
            ],
            "PsSsAM": [
              10000,
              10000,
              10000,
              10000,
              10000,
              10000,
              10000,
              10000
            ],
            "PsSsPhase": [
              3800,
              18000,
              21500,
              18000,
              18000,
              19500,
              19400,
              18000
            ],
            "PsSsDelay": [
              0,
              0,
              0,
              0,
              0,
              0,
              0,
              0
            ]
          },
          {
            "AntType": 2,
            "DLMaxRFChannelNum": 1,
            "CellReferenceSignalsPortNum": 2,
            "DLAnttoPortMap": [
              1,
              4,
              16,
              128
            ],
            "DLInsidePortComposeMode": 0,
            "CchAM": [
              10000,
              10000,
              10000,
              10000,
              10000,
              10000,
              10000,
              10000
            ],
            "CchPhase": [
              3800,
              18000,
              21500,
              18000,
              24400,
              18000,
              18000,
              24400
            ],
            "CchDelay": [
              0,
              0,
              0,
              0,
              0,
              0,
              0,
              0
            ],
            "PsSsAM": [
              10000,
              10000,
              10000,
              10000,
              10000,
              10000,
              10000,
              10000
            ],
            "PsSsPhase": [
              3800,
              18000,
              21500,
              18000,
              24400,
              18000,
              18000,
              24400
            ],
            "PsSsDelay": [
              0,
              0,
              0,
              0,
              0,
              0,
              0,
              0
            ]
          },
          {
            "AntType": 2,
            "DLMaxRFChannelNum": 1,
            "CellReferenceSignalsPortNum": 2,
            "DLAnttoPortMap": [
              1,
              4,
              32,
              128
            ],
            "DLInsidePortComposeMode": 0,
            "CchAM": [
              10000,
              10000,
              10000,
              10000,
              10000,
              10000,
              10000,
              10000
            ],
            "CchPhase": [
              3800,
              18000,
              21500,
              18000,
              18000,
              34100,
              18000,
              16500
            ],
            "CchDelay": [
              0,
              0,
              0,
              0,
              0,
              0,
              0,
              0
            ],
            "PsSsAM": [
              10000,
              10000,
              10000,
              10000,
              10000,
              10000,
              10000,
              10000
            ],
            "PsSsPhase": [
              3800,
              18000,
              21500,
              18000,
              18000,
              34100,
              18000,
              16500
            ],
            "PsSsDelay": [
              0,
              0,
              0,
              0,
              0,
              0,
              0,
              0
            ]
          },
          {
            "AntType": 2,
            "DLMaxRFChannelNum": 1,
            "CellReferenceSignalsPortNum": 2,
            "DLAnttoPortMap": [
              2,
              4,
              16,
              64
            ],
            "DLInsidePortComposeMode": 0,
            "CchAM": [
              10000,
              10000,
              10000,
              10000,
              10000,
              10000,
              10000,
              10000
            ],
            "CchPhase": [
              18000,
              19500,
              19400,
              18000,
              3800,
              18000,
              21500,
              18000
            ],
            "CchDelay": [
              0,
              0,
              0,
              0,
              0,
              0,
              0,
              0
            ],
            "PsSsAM": [
              10000,
              10000,
              10000,
              10000,
              10000,
              10000,
              10000,
              10000
            ],
            "PsSsPhase": [
              18000,
              19500,
              19400,
              18000,
              3800,
              18000,
              21500,
              18000
            ],
            "PsSsDelay": [
              0,
              0,
              0,
              0,
              0,
              0,
              0,
              0
            ]
          },
          {
            "AntType": 2,
            "DLMaxRFChannelNum": 1,
            "CellReferenceSignalsPortNum": 2,
            "DLAnttoPortMap": [
              2,
              4,
              32,
              64
            ],
            "DLInsidePortComposeMode": 0,
            "CchAM": [
              10000,
              10000,
              10000,
              10000,
              10000,
              10000,
              10000,
              10000
            ],
            "CchPhase": [
              18000,
              19500,
              19400,
              18000,
              18000,
              19500,
              19400,
              18000
            ],
            "CchDelay": [
              0,
              0,
              0,
              0,
              0,
              0,
              0,
              0
            ],
            "PsSsAM": [
              10000,
              10000,
              10000,
              10000,
              10000,
              10000,
              10000,
              10000
            ],
            "PsSsPhase": [
              18000,
              19500,
              19400,
              18000,
              18000,
              19500,
              19400,
              18000
            ],
            "PsSsDelay": [
              0,
              0,
              0,
              0,
              0,
              0,
              0,
              0
            ]
          },
          {
            "AntType": 2,
            "DLMaxRFChannelNum": 1,
            "CellReferenceSignalsPortNum": 2,
            "DLAnttoPortMap": [
              2,
              4,
              16,
              128
            ],
            "DLInsidePortComposeMode": 0,
            "CchAM": [
              10000,
              10000,
              10000,
              10000,
              10000,
              10000,
              10000,
              10000
            ],
            "CchPhase": [
              18000,
              19500,
              19400,
              18000,
              24400,
              18000,
              18000,
              24400
            ],
            "CchDelay": [
              0,
              0,
              0,
              0,
              0,
              0,
              0,
              0
            ],
            "PsSsAM": [
              10000,
              10000,
              10000,
              10000,
              10000,
              10000,
              10000,
              10000
            ],
            "PsSsPhase": [
              18000,
              19500,
              19400,
              18000,
              24400,
              18000,
              18000,
              24400
            ],
            "PsSsDelay": [
              0,
              0,
              0,
              0,
              0,
              0,
              0,
              0
            ]
          },
          {
            "AntType": 2,
            "DLMaxRFChannelNum": 1,
            "CellReferenceSignalsPortNum": 2,
            "DLAnttoPortMap": [
              2,
              4,
              32,
              128
            ],
            "DLInsidePortComposeMode": 0,
            "CchAM": [
              10000,
              10000,
              10000,
              10000,
              10000,
              10000,
              10000,
              10000
            ],
            "CchPhase": [
              18000,
              19500,
              19400,
              18000,
              18000,
              34100,
              18000,
              16500
            ],
            "CchDelay": [
              0,
              0,
              0,
              0,
              0,
              0,
              0,
              0
            ],
            "PsSsAM": [
              10000,
              10000,
              10000,
              10000,
              10000,
              10000,
              10000,
              10000
            ],
            "PsSsPhase": [
              18000,
              19500,
              19400,
              18000,
              18000,
              34100,
              18000,
              16500
            ],
            "PsSsDelay": [
              0,
              0,
              0,
              0,
              0,
              0,
              0,
              0
            ]
          },
          {
            "AntType": 2,
            "DLMaxRFChannelNum": 1,
            "CellReferenceSignalsPortNum": 2,
            "DLAnttoPortMap": [
              1,
              8,
              16,
              64
            ],
            "DLInsidePortComposeMode": 0,
            "CchAM": [
              10000,
              10000,
              10000,
              10000,
              10000,
              10000,
              10000,
              10000
            ],
            "CchPhase": [
              24400,
              18000,
              18000,
              24400,
              3800,
              18000,
              21500,
              18000
            ],
            "CchDelay": [
              0,
              0,
              0,
              0,
              0,
              0,
              0,
              0
            ],
            "PsSsAM": [
              10000,
              10000,
              10000,
              10000,
              10000,
              10000,
              10000,
              10000
            ],
            "PsSsPhase": [
              24400,
              18000,
              18000,
              24400,
              3800,
              18000,
              21500,
              18000
            ],
            "PsSsDelay": [
              0,
              0,
              0,
              0,
              0,
              0,
              0,
              0
            ]
          },
          {
            "AntType": 2,
            "DLMaxRFChannelNum": 1,
            "CellReferenceSignalsPortNum": 2,
            "DLAnttoPortMap": [
              1,
              8,
              32,
              64
            ],
            "DLInsidePortComposeMode": 0,
            "CchAM": [
              10000,
              10000,
              10000,
              10000,
              10000,
              10000,
              10000,
              10000
            ],
            "CchPhase": [
              24400,
              18000,
              18000,
              24400,
              18000,
              19500,
              19400,
              18000
            ],
            "CchDelay": [
              0,
              0,
              0,
              0,
              0,
              0,
              0,
              0
            ],
            "PsSsAM": [
              10000,
              10000,
              10000,
              10000,
              10000,
              10000,
              10000,
              10000
            ],
            "PsSsPhase": [
              24400,
              18000,
              18000,
              24400,
              18000,
              19500,
              19400,
              18000
            ],
            "PsSsDelay": [
              0,
              0,
              0,
              0,
              0,
              0,
              0,
              0
            ]
          },
          {
            "AntType": 2,
            "DLMaxRFChannelNum": 1,
            "CellReferenceSignalsPortNum": 2,
            "DLAnttoPortMap": [
              1,
              8,
              16,
              128
            ],
            "DLInsidePortComposeMode": 0,
            "CchAM": [
              10000,
              10000,
              10000,
              10000,
              10000,
              10000,
              10000,
              10000
            ],
            "CchPhase": [
              24400,
              18000,
              18000,
              24400,
              24400,
              18000,
              18000,
              24400
            ],
            "CchDelay": [
              0,
              0,
              0,
              0,
              0,
              0,
              0,
              0
            ],
            "PsSsAM": [
              10000,
              10000,
              10000,
              10000,
              10000,
              10000,
              10000,
              10000
            ],
            "PsSsPhase": [
              24400,
              18000,
              18000,
              24400,
              24400,
              18000,
              18000,
              24400
            ],
            "PsSsDelay": [
              0,
              0,
              0,
              0,
              0,
              0,
              0,
              0
            ]
          },
          {
            "AntType": 2,
            "DLMaxRFChannelNum": 1,
            "CellReferenceSignalsPortNum": 2,
            "DLAnttoPortMap": [
              1,
              8,
              32,
              128
            ],
            "DLInsidePortComposeMode": 0,
            "CchAM": [
              10000,
              10000,
              10000,
              10000,
              10000,
              10000,
              10000,
              10000
            ],
            "CchPhase": [
              24400,
              18000,
              18000,
              24400,
              18000,
              34100,
              18000,
              16500
            ],
            "CchDelay": [
              0,
              0,
              0,
              0,
              0,
              0,
              0,
              0
            ],
            "PsSsAM": [
              10000,
              10000,
              10000,
              10000,
              10000,
              10000,
              10000,
              10000
            ],
            "PsSsPhase": [
              24400,
              18000,
              18000,
              24400,
              18000,
              34100,
              18000,
              16500
            ],
            "PsSsDelay": [
              0,
              0,
              0,
              0,
              0,
              0,
              0,
              0
            ]
          },
          {
            "AntType": 2,
            "DLMaxRFChannelNum": 1,
            "CellReferenceSignalsPortNum": 2,
            "DLAnttoPortMap": [
              2,
              8,
              16,
              64
            ],
            "DLInsidePortComposeMode": 0,
            "CchAM": [
              10000,
              10000,
              10000,
              10000,
              10000,
              10000,
              10000,
              10000
            ],
            "CchPhase": [
              18000,
              34100,
              18000,
              16500,
              3800,
              18000,
              21500,
              18000
            ],
            "CchDelay": [
              0,
              0,
              0,
              0,
              0,
              0,
              0,
              0
            ],
            "PsSsAM": [
              10000,
              10000,
              10000,
              10000,
              10000,
              10000,
              10000,
              10000
            ],
            "PsSsPhase": [
              18000,
              34100,
              18000,
              16500,
              3800,
              18000,
              21500,
              18000
            ],
            "PsSsDelay": [
              0,
              0,
              0,
              0,
              0,
              0,
              0,
              0
            ]
          },
          {
            "AntType": 2,
            "DLMaxRFChannelNum": 1,
            "CellReferenceSignalsPortNum": 2,
            "DLAnttoPortMap": [
              2,
              8,
              32,
              64
            ],
            "DLInsidePortComposeMode": 0,
            "CchAM": [
              10000,
              10000,
              10000,
              10000,
              10000,
              10000,
              10000,
              10000
            ],
            "CchPhase": [
              18000,
              34100,
              18000,
              16500,
              18000,
              19500,
              19400,
              18000
            ],
            "CchDelay": [
              0,
              0,
              0,
              0,
              0,
              0,
              0,
              0
            ],
            "PsSsAM": [
              10000,
              10000,
              10000,
              10000,
              10000,
              10000,
              10000,
              10000
            ],
            "PsSsPhase": [
              18000,
              34100,
              18000,
              16500,
              18000,
              19500,
              19400,
              18000
            ],
            "PsSsDelay": [
              0,
              0,
              0,
              0,
              0,
              0,
              0,
              0
            ]
          },
          {
            "AntType": 2,
            "DLMaxRFChannelNum": 1,
            "CellReferenceSignalsPortNum": 2,
            "DLAnttoPortMap": [
              2,
              8,
              16,
              128
            ],
            "DLInsidePortComposeMode": 0,
            "CchAM": [
              10000,
              10000,
              10000,
              10000,
              10000,
              10000,
              10000,
              10000
            ],
            "CchPhase": [
              18000,
              34100,
              18000,
              16500,
              24400,
              18000,
              18000,
              24400
            ],
            "CchDelay": [
              0,
              0,
              0,
              0,
              0,
              0,
              0,
              0
            ],
            "PsSsAM": [
              10000,
              10000,
              10000,
              10000,
              10000,
              10000,
              10000,
              10000
            ],
            "PsSsPhase": [
              18000,
              34100,
              18000,
              16500,
              24400,
              18000,
              18000,
              24400
            ],
            "PsSsDelay": [
              0,
              0,
              0,
              0,
              0,
              0,
              0,
              0
            ]
          },
          {
            "AntType": 2,
            "DLMaxRFChannelNum": 1,
            "CellReferenceSignalsPortNum": 2,
            "DLAnttoPortMap": [
              2,
              8,
              32,
              128
            ],
            "DLInsidePortComposeMode": 0,
            "CchAM": [
              10000,
              10000,
              10000,
              10000,
              10000,
              10000,
              10000,
              10000
            ],
            "CchPhase": [
              18000,
              34100,
              18000,
              16500,
              18000,
              34100,
              18000,
              16500
            ],
            "CchDelay": [
              0,
              0,
              0,
              0,
              0,
              0,
              0,
              0
            ],
            "PsSsAM": [
              10000,
              10000,
              10000,
              10000,
              10000,
              10000,
              10000,
              10000
            ],
            "PsSsPhase": [
              18000,
              34100,
              18000,
              16500,
              18000,
              34100,
              18000,
              16500
            ],
            "PsSsDelay": [
              0,
              0,
              0,
              0,
              0,
              0,
              0,
              0
            ]
          },
          {
            "AntType": 3,
            "DLMaxRFChannelNum": 0,
            "CellReferenceSignalsPortNum": 1,
            "DLAnttoPortMap": [
              3,
              12,
              0,
              0
            ],
            "DLInsidePortComposeMode": 0,
            "CchAM": [
              10000,
              10000,
              10000,
              10000,
              10000,
              10000,
              10000,
              10000
            ],
            "CchPhase": [
              18000,
              18000,
              18000,
              18000,
              18000,
              18000,
              18000,
              18000
            ],
            "CchDelay": [
              0,
              0,
              0,
              0,
              0,
              0,
              0,
              0
            ],
            "PsSsAM": [
              10000,
              10000,
              10000,
              10000,
              10000,
              10000,
              10000,
              10000
            ],
            "PsSsPhase": [
              18000,
              18000,
              18000,
              18000,
              18000,
              18000,
              18000,
              18000
            ],
            "PsSsDelay": [
              0,
              0,
              0,
              0,
              0,
              0,
              0,
              0
            ]
          },
          {
            "AntType": 3,
            "DLMaxRFChannelNum": 0,
            "CellReferenceSignalsPortNum": 1,
            "DLAnttoPortMap": [
              2,
              12,
              0,
              0
            ],
            "DLInsidePortComposeMode": 0,
            "CchAM": [
              10000,
              10000,
              10000,
              10000,
              10000,
              10000,
              10000,
              10000
            ],
            "CchPhase": [
              18000,
              18000,
              18000,
              18000,
              18000,
              18000,
              18000,
              18000
            ],
            "CchDelay": [
              0,
              0,
              0,
              0,
              0,
              0,
              0,
              0
            ],
            "PsSsAM": [
              10000,
              10000,
              10000,
              10000,
              10000,
              10000,
              10000,
              10000
            ],
            "PsSsPhase": [
              18000,
              18000,
              18000,
              18000,
              18000,
              18000,
              18000,
              18000
            ],
            "PsSsDelay": [
              0,
              0,
              0,
              0,
              0,
              0,
              0,
              0
            ]
          },
          {
            "AntType": 3,
            "DLMaxRFChannelNum": 0,
            "CellReferenceSignalsPortNum": 1,
            "DLAnttoPortMap": [
              1,
              12,
              0,
              0
            ],
            "DLInsidePortComposeMode": 0,
            "CchAM": [
              10000,
              10000,
              10000,
              10000,
              10000,
              10000,
              10000,
              10000
            ],
            "CchPhase": [
              18000,
              18000,
              18000,
              18000,
              18000,
              18000,
              18000,
              18000
            ],
            "CchDelay": [
              0,
              0,
              0,
              0,
              0,
              0,
              0,
              0
            ],
            "PsSsAM": [
              10000,
              10000,
              10000,
              10000,
              10000,
              10000,
              10000,
              10000
            ],
            "PsSsPhase": [
              18000,
              18000,
              18000,
              18000,
              18000,
              18000,
              18000,
              18000
            ],
            "PsSsDelay": [
              0,
              0,
              0,
              0,
              0,
              0,
              0,
              0
            ]
          },
          {
            "AntType": 3,
            "DLMaxRFChannelNum": 0,
            "CellReferenceSignalsPortNum": 1,
            "DLAnttoPortMap": [
              3,
              8,
              0,
              0
            ],
            "DLInsidePortComposeMode": 0,
            "CchAM": [
              10000,
              10000,
              10000,
              10000,
              10000,
              10000,
              10000,
              10000
            ],
            "CchPhase": [
              18000,
              18000,
              18000,
              18000,
              18000,
              18000,
              18000,
              18000
            ],
            "CchDelay": [
              0,
              0,
              0,
              0,
              0,
              0,
              0,
              0
            ],
            "PsSsAM": [
              10000,
              10000,
              10000,
              10000,
              10000,
              10000,
              10000,
              10000
            ],
            "PsSsPhase": [
              18000,
              18000,
              18000,
              18000,
              18000,
              18000,
              18000,
              18000
            ],
            "PsSsDelay": [
              0,
              0,
              0,
              0,
              0,
              0,
              0,
              0
            ]
          },
          {
            "AntType": 3,
            "DLMaxRFChannelNum": 0,
            "CellReferenceSignalsPortNum": 1,
            "DLAnttoPortMap": [
              3,
              4,
              0,
              0
            ],
            "DLInsidePortComposeMode": 0,
            "CchAM": [
              10000,
              10000,
              10000,
              10000,
              10000,
              10000,
              10000,
              10000
            ],
            "CchPhase": [
              18000,
              18000,
              18000,
              18000,
              18000,
              18000,
              18000,
              18000
            ],
            "CchDelay": [
              0,
              0,
              0,
              0,
              0,
              0,
              0,
              0
            ],
            "PsSsAM": [
              10000,
              10000,
              10000,
              10000,
              10000,
              10000,
              10000,
              10000
            ],
            "PsSsPhase": [
              18000,
              18000,
              18000,
              18000,
              18000,
              18000,
              18000,
              18000
            ],
            "PsSsDelay": [
              0,
              0,
              0,
              0,
              0,
              0,
              0,
              0
            ]
          },
          {
            "AntType": 3,
            "DLMaxRFChannelNum": 0,
            "CellReferenceSignalsPortNum": 1,
            "DLAnttoPortMap": [
              2,
              8,
              0,
              0
            ],
            "DLInsidePortComposeMode": 0,
            "CchAM": [
              10000,
              10000,
              10000,
              10000,
              10000,
              10000,
              10000,
              10000
            ],
            "CchPhase": [
              18000,
              18000,
              18000,
              18000,
              18000,
              18000,
              18000,
              18000
            ],
            "CchDelay": [
              0,
              0,
              0,
              0,
              0,
              0,
              0,
              0
            ],
            "PsSsAM": [
              10000,
              10000,
              10000,
              10000,
              10000,
              10000,
              10000,
              10000
            ],
            "PsSsPhase": [
              18000,
              18000,
              18000,
              18000,
              18000,
              18000,
              18000,
              18000
            ],
            "PsSsDelay": [
              0,
              0,
              0,
              0,
              0,
              0,
              0,
              0
            ]
          },
          {
            "AntType": 3,
            "DLMaxRFChannelNum": 0,
            "CellReferenceSignalsPortNum": 1,
            "DLAnttoPortMap": [
              2,
              4,
              0,
              0
            ],
            "DLInsidePortComposeMode": 0,
            "CchAM": [
              10000,
              10000,
              10000,
              10000,
              10000,
              10000,
              10000,
              10000
            ],
            "CchPhase": [
              18000,
              18000,
              18000,
              18000,
              18000,
              18000,
              18000,
              18000
            ],
            "CchDelay": [
              0,
              0,
              0,
              0,
              0,
              0,
              0,
              0
            ],
            "PsSsAM": [
              10000,
              10000,
              10000,
              10000,
              10000,
              10000,
              10000,
              10000
            ],
            "PsSsPhase": [
              18000,
              18000,
              18000,
              18000,
              18000,
              18000,
              18000,
              18000
            ],
            "PsSsDelay": [
              0,
              0,
              0,
              0,
              0,
              0,
              0,
              0
            ]
          },
          {
            "AntType": 3,
            "DLMaxRFChannelNum": 0,
            "CellReferenceSignalsPortNum": 1,
            "DLAnttoPortMap": [
              1,
              8,
              0,
              0
            ],
            "DLInsidePortComposeMode": 0,
            "CchAM": [
              10000,
              10000,
              10000,
              10000,
              10000,
              10000,
              10000,
              10000
            ],
            "CchPhase": [
              18000,
              18000,
              18000,
              18000,
              18000,
              18000,
              18000,
              18000
            ],
            "CchDelay": [
              0,
              0,
              0,
              0,
              0,
              0,
              0,
              0
            ],
            "PsSsAM": [
              10000,
              10000,
              10000,
              10000,
              10000,
              10000,
              10000,
              10000
            ],
            "PsSsPhase": [
              18000,
              18000,
              18000,
              18000,
              18000,
              18000,
              18000,
              18000
            ],
            "PsSsDelay": [
              0,
              0,
              0,
              0,
              0,
              0,
              0,
              0
            ]
          },
          {
            "AntType": 3,
            "DLMaxRFChannelNum": 0,
            "CellReferenceSignalsPortNum": 1,
            "DLAnttoPortMap": [
              1,
              4,
              0,
              0
            ],
            "DLInsidePortComposeMode": 0,
            "CchAM": [
              10000,
              10000,
              10000,
              10000,
              10000,
              10000,
              10000,
              10000
            ],
            "CchPhase": [
              18000,
              18000,
              18000,
              18000,
              18000,
              18000,
              18000,
              18000
            ],
            "CchDelay": [
              0,
              0,
              0,
              0,
              0,
              0,
              0,
              0
            ],
            "PsSsAM": [
              10000,
              10000,
              10000,
              10000,
              10000,
              10000,
              10000,
              10000
            ],
            "PsSsPhase": [
              18000,
              18000,
              18000,
              18000,
              18000,
              18000,
              18000,
              18000
            ],
            "PsSsDelay": [
              0,
              0,
              0,
              0,
              0,
              0,
              0,
              0
            ]
          },
          {
            "AntType": 3,
            "DLMaxRFChannelNum": 0,
            "CellReferenceSignalsPortNum": 2,
            "DLAnttoPortMap": [
              1,
              2,
              4,
              8
            ],
            "DLInsidePortComposeMode": 0,
            "CchAM": [
              10000,
              10000,
              10000,
              10000,
              10000,
              10000,
              10000,
              10000
            ],
            "CchPhase": [
              18000,
              18000,
              18000,
              18000,
              18000,
              18000,
              18000,
              18000
            ],
            "CchDelay": [
              0,
              0,
              0,
              0,
              0,
              0,
              0,
              0
            ],
            "PsSsAM": [
              10000,
              10000,
              10000,
              10000,
              10000,
              10000,
              10000,
              10000
            ],
            "PsSsPhase": [
              18000,
              18000,
              18000,
              18000,
              18000,
              18000,
              18000,
              18000
            ],
            "PsSsDelay": [
              0,
              0,
              0,
              0,
              0,
              0,
              0,
              0
            ]
          }
        ],
        "DLAMC": {
          "ENodeBIdx": 1,
          "DLInnerLoopAmcEnable": 1,
          "DLInnerLoopMCSInit": 4,
          "DLOutloopAMCEnable": 1,
          "DeltaMcsUp": 1,
          "DeltaMcsDown": 1,
          "DeltaMcsMax": 28,
          "DeltaMcsMin": 0,
          "SINR4Ri1to2Tm3": 4,
          "SINR4Ri2to1Tm3": 3,
          "CqiFilterWeight": 8,
          "Gain4HARQRetran": 3,
          "TestNACKThrsh": 1,
          "TestACKThrsh": 9,
          "TestSchdThrsh": 10,
          "DelatMCS3ThrshTm3": 28,
          "CodeRatioCtrlEnable": 1,
          "DeltaMcsInit": 25,
          "TestDeltaMcsInitTm3": 28,
          "CQIExpiredEnable": 1,
          "TestDeltaMcsInitTm4": 28,
          "DelatMCS5ThrshTm4": 28,
          "CQIExpiredMCS": 4,
          "VirtaulMCS": 1,
          "SubFrmAMC": 1,
          "CqiFilterWeightHighSinr": 32,
          "SeThrHighSinr": 33200
        },
        "DLMIMO": {
          "ENodeBIdx": 1,
          "Ri1to2ThrshTm3": 3,
          "Ri2to1ThrshTm3": 2,
          "Ri1to2ThrshTm4": 3,
          "Ri2to1ThrshTm4": 1,
          "TestRiThrshTm3": 1024,
          "TDD_InterTM_Tm4Enabled": 0,
          "InterTMSwitchPrd": 100,
          "TMSwitchTimeout": 50,
          "InterTM_PrdSchdThrshTm3": 2000,
          "InterTM_IntraTMSwitchThrshTm7": 2,
          "InterTM_SFBCThrsh_Prd_Tm": 40,
          "InterTM_SFBCThrsh_Prd_Tm7": 80,
          "InterTM_MCSThrsh_Tm7": 9,
          "TestSwitchThrshTm7": 300,
          "TestSchdNumTm7": 10,
          "MCSFilterWeightTm7": 1,
          "InterTM_PrdSchdThrshTm4": 2000,
          "InterTM_SFBCThrsh_Prd_Tm4": 80,
          "TestRiThrshTm4": 1024,
          "SpeedMeasEnable": 0,
          "RI2RtThrTm4": 50,
          "ABSMcsTm4": 8,
          "RI1PmiRtThrTm4": 80,
          "SEThrTm3": 24746,
          "SEThrTm4": 38139,
          "InterTM37SFBCTh8TX": 20,
          "InterTM73SFBCTh8TX": 80,
          "MultiPMISwitch": 0,
          "BFWeightGenMode": 2,
          "FDDTM6Swch": 0,
          "Tm83McsThr": 8,
          "SpaCorrValThr": 50,
          "Tm38McsThr4TX": 6,
          "Tm38McsThr8TX": 20,
          "Tm38BFGainThr4TX": 19,
          "Tm38BFGainThr8TX": 19,
          "Tm83TestMcsThr4TX": 7,
          "Tm83TestMcsThr8TX": 20,
          "Tm83BFGainThr4TX": 17,
          "Tm83BFGainThr8TX": 18,
          "Tm37RiThr": 12,
          "Tm37CqiThr": 9,
          "OrtFactorMUmimoThr": 10,
          "InterTMPrdSchdThrdTm8": 2000,
          "SelfCorrelation4TM8Thrd": 76,
          "UeMMSchdRatioThrd": 70,
          "IsSupportDualTM8": 0,
          "InterTMPrdSchdThrshTm93": 2000,
          "InterTMSwitchPrdTm93": 500,
          "NmaxOfTm39": 3,
          "Tm39McsRatioThr": 90,
          "Tm93TimeWinThrsh": 2000,
          "Tm93McsRatioRollBackThr": 95,
          "Tm93TestMcsRatioThr": 105
        },
        "DLRB": {
          "ENodeBIdx": 1,
          "DlMaxRBNum4FreqSelect": 0,
          "ConservSchedulingMCSEnable": 1,
          "RButilizWinLen": 1,
          "EPheader": 121,
          "HistoryTBsizeWinLen": 1,
          "Type1Enable": 0,
          "DlCellMaxAvailRBNum": 100
        },
        "DLSPS": {
          "ENodeBIdx": 1,
          "DlSpsReactivateBlerThresh": 15,
          "DlSpsTbMargin": 20,
          "DlSpsMixBusinessSwitch": 1,
          "DlSpsActThr4MixBusiness": 20,
          "DlSpsMixBusiSwch4Micro": 0
        },
        "DPCB": {
          "ENodeBIdx": 1,
          "PbchPwrOfst": 76,
          "CommCCE": 0,
          "CommPdcchF0PwrOfst": [
            106,
            106
          ],
          "CSIRSPwrOfst": 76
        },
        "EICICB": {
          "ENodeBIdx": 1,
          "PeriodCqiRptMethod": 2,
          "PucchCqiRBNumForMicroCell": 1,
          "IdleBias4CRE": 15,
          "PucchDeltaShfForMicroCell": 0,
          "NPucchSemiAnForMicroCell": 36,
          "NPucchAckRepForMicroCell": 0,
          "NPucchSrForMicroCell": 36,
          "MaxUserPucchfmt1ForMicroCell": 3,
          "PhyChCPSelForMicroCell": 0,
          "ReservedPRB": 1,
          "TimerABSAdjust": 60,
          "UpprThrdRBUsage": 9,
          "LwrTrdRBUsage": 5,
          "ThrdGBRRBUsage": 8,
          "ThresholdPicoNum": 2,
          "ThrNumeICICUE": 10,
          "QosSatisThr": 100,
          "EnbMPMLBSwch": 0,
          "MPULSrvPRBThrd": 70,
          "MPDLSrvPRBThrd": 70,
          "MPULNbrPRBThrd": 60,
          "MPDLNbrPRBThrd": 60,
          "MPCountThrd": 4,
          "MPMaxAdjustNbrNum": 3,
          "MacroRRCNumThrd": 30,
          "ABSStatusCalcMode": 0,
          "ABSPRBFactor": 100
        },
        "ENBTIMER": {
          "ENodeBIdx": 1,
          "UlPhyIoTRptTs": 10,
          "EchoTimer": 3000,
          "EchoPeriod": 1,
          "UpmPathAgingTimer": 720,
          "UpmPathAlarmAgingTimer": 2880
        },
        "ENODEB_DV": {
          "SerialNo": 1,
          "ACQualityDetectCnt": 24,
          "ENBInitDuration": 15,
          "WatiNIWarnTimer": 2,
          "RIDSampleThr": 80,
          "CellRSSIDiffStatWin": 24,
          "CellRSSIDiffFltThr": 6,
          "UlAcSinrThrd": 15,
          "DlAcSinrThrd": 10
        },
        "EUTRABANDB": [
          {
            "FreqBandInd": 1,
            "BandNature": 0,
            "DuplexMode": 0,
            "DlFreqLowMHz": 21100,
            "DlFreqHighMHz": 21700,
            "DlFreqLowEARFCN": 0,
            "DlFreqHighEARFCN": 599,
            "DlEarfcnOffset": 0,
            "UlFreqLowMHz": 19200,
            "UlFreqHighMHz": 19800,
            "UlFreqLowEARFCN": 18000,
            "UlFreqHighEARFCN": 18599,
            "UlEarfcnOffset": 18000
          },
          {
            "FreqBandInd": 2,
            "BandNature": 0,
            "DuplexMode": 0,
            "DlFreqLowMHz": 19300,
            "DlFreqHighMHz": 19900,
            "DlFreqLowEARFCN": 600,
            "DlFreqHighEARFCN": 1199,
            "DlEarfcnOffset": 600,
            "UlFreqLowMHz": 18500,
            "UlFreqHighMHz": 19100,
            "UlFreqLowEARFCN": 18600,
            "UlFreqHighEARFCN": 19199,
            "UlEarfcnOffset": 18600
          },
          {
            "FreqBandInd": 3,
            "BandNature": 0,
            "DuplexMode": 0,
            "DlFreqLowMHz": 18050,
            "DlFreqHighMHz": 18800,
            "DlFreqLowEARFCN": 1200,
            "DlFreqHighEARFCN": 1949,
            "DlEarfcnOffset": 1200,
            "UlFreqLowMHz": 17100,
            "UlFreqHighMHz": 17850,
            "UlFreqLowEARFCN": 19200,
            "UlFreqHighEARFCN": 19949,
            "UlEarfcnOffset": 19200
          },
          {
            "FreqBandInd": 4,
            "BandNature": 0,
            "DuplexMode": 0,
            "DlFreqLowMHz": 21100,
            "DlFreqHighMHz": 21550,
            "DlFreqLowEARFCN": 1950,
            "DlFreqHighEARFCN": 2399,
            "DlEarfcnOffset": 1950,
            "UlFreqLowMHz": 17100,
            "UlFreqHighMHz": 17550,
            "UlFreqLowEARFCN": 19950,
            "UlFreqHighEARFCN": 20399,
            "UlEarfcnOffset": 19950
          },
          {
            "FreqBandInd": 5,
            "BandNature": 0,
            "DuplexMode": 0,
            "DlFreqLowMHz": 8690,
            "DlFreqHighMHz": 8940,
            "DlFreqLowEARFCN": 2400,
            "DlFreqHighEARFCN": 2649,
            "DlEarfcnOffset": 2400,
            "UlFreqLowMHz": 8240,
            "UlFreqHighMHz": 8490,
            "UlFreqLowEARFCN": 20400,
            "UlFreqHighEARFCN": 20649,
            "UlEarfcnOffset": 20400
          },
          {
            "FreqBandInd": 7,
            "BandNature": 0,
            "DuplexMode": 0,
            "DlFreqLowMHz": 26200,
            "DlFreqHighMHz": 26900,
            "DlFreqLowEARFCN": 2650,
            "DlFreqHighEARFCN": 2749,
            "DlEarfcnOffset": 2650,
            "UlFreqLowMHz": 25000,
            "UlFreqHighMHz": 25700,
            "UlFreqLowEARFCN": 20750,
            "UlFreqHighEARFCN": 21449,
            "UlEarfcnOffset": 20750
          },
          {
            "FreqBandInd": 8,
            "BandNature": 0,
            "DuplexMode": 0,
            "DlFreqLowMHz": 9250,
            "DlFreqHighMHz": 9600,
            "DlFreqLowEARFCN": 3450,
            "DlFreqHighEARFCN": 3799,
            "DlEarfcnOffset": 3450,
            "UlFreqLowMHz": 8800,
            "UlFreqHighMHz": 9150,
            "UlFreqLowEARFCN": 21450,
            "UlFreqHighEARFCN": 21799,
            "UlEarfcnOffset": 21450
          },
          {
            "FreqBandInd": 9,
            "BandNature": 0,
            "DuplexMode": 0,
            "DlFreqLowMHz": 18449,
            "DlFreqHighMHz": 18799,
            "DlFreqLowEARFCN": 3800,
            "DlFreqHighEARFCN": 4149,
            "DlEarfcnOffset": 3800,
            "UlFreqLowMHz": 17499,
            "UlFreqHighMHz": 17849,
            "UlFreqLowEARFCN": 21800,
            "UlFreqHighEARFCN": 22149,
            "UlEarfcnOffset": 21800
          },
          {
            "FreqBandInd": 10,
            "BandNature": 0,
            "DuplexMode": 0,
            "DlFreqLowMHz": 21100,
            "DlFreqHighMHz": 21700,
            "DlFreqLowEARFCN": 4150,
            "DlFreqHighEARFCN": 4749,
            "DlEarfcnOffset": 4150,
            "UlFreqLowMHz": 17100,
            "UlFreqHighMHz": 17700,
            "UlFreqLowEARFCN": 22150,
            "UlFreqHighEARFCN": 22749,
            "UlEarfcnOffset": 22150
          },
          {
            "FreqBandInd": 11,
            "BandNature": 0,
            "DuplexMode": 0,
            "DlFreqLowMHz": 14759,
            "DlFreqHighMHz": 14959,
            "DlFreqLowEARFCN": 4750,
            "DlFreqHighEARFCN": 4949,
            "DlEarfcnOffset": 4750,
            "UlFreqLowMHz": 14279,
            "UlFreqHighMHz": 14479,
            "UlFreqLowEARFCN": 22750,
            "UlFreqHighEARFCN": 22749,
            "UlEarfcnOffset": 22750
          },
          {
            "FreqBandInd": 12,
            "BandNature": 0,
            "DuplexMode": 0,
            "DlFreqLowMHz": 7290,
            "DlFreqHighMHz": 7460,
            "DlFreqLowEARFCN": 5010,
            "DlFreqHighEARFCN": 5179,
            "DlEarfcnOffset": 5010,
            "UlFreqLowMHz": 6990,
            "UlFreqHighMHz": 7160,
            "UlFreqLowEARFCN": 23010,
            "UlFreqHighEARFCN": 23179,
            "UlEarfcnOffset": 23010
          },
          {
            "FreqBandInd": 13,
            "BandNature": 0,
            "DuplexMode": 0,
            "DlFreqLowMHz": 7460,
            "DlFreqHighMHz": 7560,
            "DlFreqLowEARFCN": 5180,
            "DlFreqHighEARFCN": 5279,
            "DlEarfcnOffset": 5180,
            "UlFreqLowMHz": 7770,
            "UlFreqHighMHz": 7870,
            "UlFreqLowEARFCN": 23180,
            "UlFreqHighEARFCN": 23279,
            "UlEarfcnOffset": 23180
          },
          {
            "FreqBandInd": 14,
            "BandNature": 0,
            "DuplexMode": 0,
            "DlFreqLowMHz": 7580,
            "DlFreqHighMHz": 7680,
            "DlFreqLowEARFCN": 5280,
            "DlFreqHighEARFCN": 5379,
            "DlEarfcnOffset": 5280,
            "UlFreqLowMHz": 7880,
            "UlFreqHighMHz": 7980,
            "UlFreqLowEARFCN": 23280,
            "UlFreqHighEARFCN": 23379,
            "UlEarfcnOffset": 23280
          },
          {
            "FreqBandInd": 17,
            "BandNature": 0,
            "DuplexMode": 0,
            "DlFreqLowMHz": 7340,
            "DlFreqHighMHz": 7460,
            "DlFreqLowEARFCN": 5730,
            "DlFreqHighEARFCN": 5849,
            "DlEarfcnOffset": 5730,
            "UlFreqLowMHz": 7040,
            "UlFreqHighMHz": 7160,
            "UlFreqLowEARFCN": 23730,
            "UlFreqHighEARFCN": 23849,
            "UlEarfcnOffset": 23730
          },
          {
            "FreqBandInd": 18,
            "BandNature": 0,
            "DuplexMode": 0,
            "DlFreqLowMHz": 8600,
            "DlFreqHighMHz": 8750,
            "DlFreqLowEARFCN": 5850,
            "DlFreqHighEARFCN": 5999,
            "DlEarfcnOffset": 5850,
            "UlFreqLowMHz": 8150,
            "UlFreqHighMHz": 8300,
            "UlFreqLowEARFCN": 23850,
            "UlFreqHighEARFCN": 23999,
            "UlEarfcnOffset": 23850
          },
          {
            "FreqBandInd": 19,
            "BandNature": 0,
            "DuplexMode": 0,
            "DlFreqLowMHz": 8750,
            "DlFreqHighMHz": 8900,
            "DlFreqLowEARFCN": 6000,
            "DlFreqHighEARFCN": 6149,
            "DlEarfcnOffset": 6000,
            "UlFreqLowMHz": 8300,
            "UlFreqHighMHz": 8450,
            "UlFreqLowEARFCN": 24000,
            "UlFreqHighEARFCN": 24149,
            "UlEarfcnOffset": 24000
          },
          {
            "FreqBandInd": 20,
            "BandNature": 0,
            "DuplexMode": 0,
            "DlFreqLowMHz": 7910,
            "DlFreqHighMHz": 8210,
            "DlFreqLowEARFCN": 6150,
            "DlFreqHighEARFCN": 6449,
            "DlEarfcnOffset": 6150,
            "UlFreqLowMHz": 8320,
            "UlFreqHighMHz": 8620,
            "UlFreqLowEARFCN": 24150,
            "UlFreqHighEARFCN": 24449,
            "UlEarfcnOffset": 24150
          },
          {
            "FreqBandInd": 21,
            "BandNature": 0,
            "DuplexMode": 0,
            "DlFreqLowMHz": 14959,
            "DlFreqHighMHz": 15109,
            "DlFreqLowEARFCN": 6450,
            "DlFreqHighEARFCN": 6599,
            "DlEarfcnOffset": 6450,
            "UlFreqLowMHz": 14479,
            "UlFreqHighMHz": 14629,
            "UlFreqLowEARFCN": 24450,
            "UlFreqHighEARFCN": 24599,
            "UlEarfcnOffset": 24450
          },
          {
            "FreqBandInd": 22,
            "BandNature": 0,
            "DuplexMode": 0,
            "DlFreqLowMHz": 35100,
            "DlFreqHighMHz": 35900,
            "DlFreqLowEARFCN": 6600,
            "DlFreqHighEARFCN": 7399,
            "DlEarfcnOffset": 6600,
            "UlFreqLowMHz": 34100,
            "UlFreqHighMHz": 34900,
            "UlFreqLowEARFCN": 24600,
            "UlFreqHighEARFCN": 25399,
            "UlEarfcnOffset": 24600
          },
          {
            "FreqBandInd": 23,
            "BandNature": 0,
            "DuplexMode": 0,
            "DlFreqLowMHz": 21800,
            "DlFreqHighMHz": 22000,
            "DlFreqLowEARFCN": 7500,
            "DlFreqHighEARFCN": 7699,
            "DlEarfcnOffset": 7500,
            "UlFreqLowMHz": 20000,
            "UlFreqHighMHz": 20200,
            "UlFreqLowEARFCN": 25500,
            "UlFreqHighEARFCN": 25699,
            "UlEarfcnOffset": 25500
          },
          {
            "FreqBandInd": 24,
            "BandNature": 0,
            "DuplexMode": 0,
            "DlFreqLowMHz": 15250,
            "DlFreqHighMHz": 15590,
            "DlFreqLowEARFCN": 7700,
            "DlFreqHighEARFCN": 8039,
            "DlEarfcnOffset": 7700,
            "UlFreqLowMHz": 16265,
            "UlFreqHighMHz": 16605,
            "UlFreqLowEARFCN": 25700,
            "UlFreqHighEARFCN": 26039,
            "UlEarfcnOffset": 25700
          },
          {
            "FreqBandInd": 25,
            "BandNature": 0,
            "DuplexMode": 0,
            "DlFreqLowMHz": 19300,
            "DlFreqHighMHz": 19950,
            "DlFreqLowEARFCN": 8040,
            "DlFreqHighEARFCN": 8689,
            "DlEarfcnOffset": 8040,
            "UlFreqLowMHz": 18500,
            "UlFreqHighMHz": 19150,
            "UlFreqLowEARFCN": 26040,
            "UlFreqHighEARFCN": 26689,
            "UlEarfcnOffset": 26040
          },
          {
            "FreqBandInd": 33,
            "BandNature": 0,
            "DuplexMode": 1,
            "DlFreqLowMHz": 19000,
            "DlFreqHighMHz": 19200,
            "DlFreqLowEARFCN": 36000,
            "DlFreqHighEARFCN": 36199,
            "DlEarfcnOffset": 36000,
            "UlFreqLowMHz": 19000,
            "UlFreqHighMHz": 19200,
            "UlFreqLowEARFCN": 36000,
            "UlFreqHighEARFCN": 36199,
            "UlEarfcnOffset": 36000
          },
          {
            "FreqBandInd": 34,
            "BandNature": 0,
            "DuplexMode": 1,
            "DlFreqLowMHz": 20100,
            "DlFreqHighMHz": 20250,
            "DlFreqLowEARFCN": 36200,
            "DlFreqHighEARFCN": 36349,
            "DlEarfcnOffset": 36200,
            "UlFreqLowMHz": 20100,
            "UlFreqHighMHz": 20250,
            "UlFreqLowEARFCN": 36200,
            "UlFreqHighEARFCN": 36349,
            "UlEarfcnOffset": 36200
          },
          {
            "FreqBandInd": 35,
            "BandNature": 0,
            "DuplexMode": 1,
            "DlFreqLowMHz": 18500,
            "DlFreqHighMHz": 19100,
            "DlFreqLowEARFCN": 36350,
            "DlFreqHighEARFCN": 36949,
            "DlEarfcnOffset": 36350,
            "UlFreqLowMHz": 18500,
            "UlFreqHighMHz": 19100,
            "UlFreqLowEARFCN": 36350,
            "UlFreqHighEARFCN": 36949,
            "UlEarfcnOffset": 36350
          },
          {
            "FreqBandInd": 36,
            "BandNature": 0,
            "DuplexMode": 1,
            "DlFreqLowMHz": 19300,
            "DlFreqHighMHz": 19900,
            "DlFreqLowEARFCN": 36950,
            "DlFreqHighEARFCN": 37549,
            "DlEarfcnOffset": 36950,
            "UlFreqLowMHz": 19300,
            "UlFreqHighMHz": 19900,
            "UlFreqLowEARFCN": 36950,
            "UlFreqHighEARFCN": 37549,
            "UlEarfcnOffset": 36950
          },
          {
            "FreqBandInd": 37,
            "BandNature": 0,
            "DuplexMode": 1,
            "DlFreqLowMHz": 19100,
            "DlFreqHighMHz": 19300,
            "DlFreqLowEARFCN": 37550,
            "DlFreqHighEARFCN": 37749,
            "DlEarfcnOffset": 37550,
            "UlFreqLowMHz": 19100,
            "UlFreqHighMHz": 19300,
            "UlFreqLowEARFCN": 37550,
            "UlFreqHighEARFCN": 37749,
            "UlEarfcnOffset": 37550
          },
          {
            "FreqBandInd": 38,
            "BandNature": 0,
            "DuplexMode": 1,
            "DlFreqLowMHz": 25700,
            "DlFreqHighMHz": 26200,
            "DlFreqLowEARFCN": 37750,
            "DlFreqHighEARFCN": 38249,
            "DlEarfcnOffset": 37750,
            "UlFreqLowMHz": 25700,
            "UlFreqHighMHz": 26200,
            "UlFreqLowEARFCN": 37750,
            "UlFreqHighEARFCN": 38249,
            "UlEarfcnOffset": 37750
          },
          {
            "FreqBandInd": 39,
            "BandNature": 0,
            "DuplexMode": 1,
            "DlFreqLowMHz": 18800,
            "DlFreqHighMHz": 19200,
            "DlFreqLowEARFCN": 38250,
            "DlFreqHighEARFCN": 38649,
            "DlEarfcnOffset": 38250,
            "UlFreqLowMHz": 18800,
            "UlFreqHighMHz": 19200,
            "UlFreqLowEARFCN": 38250,
            "UlFreqHighEARFCN": 38649,
            "UlEarfcnOffset": 38250
          },
          {
            "FreqBandInd": 40,
            "BandNature": 0,
            "DuplexMode": 1,
            "DlFreqLowMHz": 23000,
            "DlFreqHighMHz": 24000,
            "DlFreqLowEARFCN": 38650,
            "DlFreqHighEARFCN": 39649,
            "DlEarfcnOffset": 38650,
            "UlFreqLowMHz": 23000,
            "UlFreqHighMHz": 24000,
            "UlFreqLowEARFCN": 38650,
            "UlFreqHighEARFCN": 39649,
            "UlEarfcnOffset": 38650
          }
        ],
        "FREQINFO": [
          {
            "Band": 61,
            "MapBand": 61,
            "FreqLow": 14470,
            "FreqHigh": 14670,
            "ARFCNLow": 65000,
            "MainBand": 55,
            "ComptiBandNum": 1,
            "ComptiBand": [
              55,
              64,
              64,
              64,
              64,
              64,
              64
            ],
            "ComptiMapBand": [
              40,
              64,
              64,
              64,
              64,
              64,
              64
            ],
            "ComptiFreqLow": [
              14470,
              0,
              0,
              0,
              0,
              0,
              0
            ],
            "ComptiFreqHigh": [
              14670,
              0,
              0,
              0,
              0,
              0,
              0
            ],
            "ComptiARFCNLow": [
              38850,
              0,
              0,
              0,
              0,
              0,
              0
            ]
          },
          {
            "Band": 51,
            "MapBand": 40,
            "FreqLow": 7030,
            "FreqHigh": 7980,
            "ARFCNLow": 38700,
            "MainBand": 51,
            "ComptiBandNum": 1,
            "ComptiBand": [
              44,
              64,
              64,
              64,
              64,
              64,
              64
            ],
            "ComptiMapBand": [
              44,
              64,
              64,
              64,
              64,
              64,
              64
            ],
            "ComptiFreqLow": [
              7030,
              0,
              0,
              0,
              0,
              0,
              0
            ],
            "ComptiFreqHigh": [
              7980,
              0,
              0,
              0,
              0,
              0,
              0
            ],
            "ComptiARFCNLow": [
              45590,
              0,
              0,
              0,
              0,
              0,
              0
            ]
          },
          {
            "Band": 52,
            "MapBand": 40,
            "FreqLow": 7700,
            "FreqHigh": 8700,
            "ARFCNLow": 38650,
            "MainBand": 52,
            "ComptiBandNum": 0,
            "ComptiBand": [
              64,
              64,
              64,
              64,
              64,
              64,
              64
            ],
            "ComptiMapBand": [
              64,
              64,
              64,
              64,
              64,
              64,
              64
            ],
            "ComptiFreqLow": [
              0,
              0,
              0,
              0,
              0,
              0,
              0
            ],
            "ComptiFreqHigh": [
              0,
              0,
              0,
              0,
              0,
              0,
              0
            ],
            "ComptiARFCNLow": [
              0,
              0,
              0,
              0,
              0,
              0,
              0
            ]
          },
          {
            "Band": 53,
            "MapBand": 40,
            "FreqLow": 14270,
            "FreqHigh": 15250,
            "ARFCNLow": 38650,
            "MainBand": 53,
            "ComptiBandNum": 0,
            "ComptiBand": [
              64,
              64,
              64,
              64,
              64,
              64,
              64
            ],
            "ComptiMapBand": [
              64,
              64,
              64,
              64,
              64,
              64,
              64
            ],
            "ComptiFreqLow": [
              0,
              0,
              0,
              0,
              0,
              0,
              0
            ],
            "ComptiFreqHigh": [
              0,
              0,
              0,
              0,
              0,
              0,
              0
            ],
            "ComptiARFCNLow": [
              0,
              0,
              0,
              0,
              0,
              0,
              0
            ]
          },
          {
            "Band": 38,
            "MapBand": 38,
            "FreqLow": 25700,
            "FreqHigh": 26200,
            "ARFCNLow": 37750,
            "MainBand": 38,
            "ComptiBandNum": 1,
            "ComptiBand": [
              41,
              64,
              64,
              64,
              64,
              64,
              64
            ],
            "ComptiMapBand": [
              41,
              64,
              64,
              64,
              64,
              64,
              64
            ],
            "ComptiFreqLow": [
              25700,
              0,
              0,
              0,
              0,
              0,
              0
            ],
            "ComptiFreqHigh": [
              26200,
              0,
              0,
              0,
              0,
              0,
              0
            ],
            "ComptiARFCNLow": [
              40390,
              0,
              0,
              0,
              0,
              0,
              0
            ]
          },
          {
            "Band": 41,
            "MapBand": 41,
            "FreqLow": 25700,
            "FreqHigh": 26200,
            "ARFCNLow": 40390,
            "MainBand": 41,
            "ComptiBandNum": 1,
            "ComptiBand": [
              38,
              64,
              64,
              64,
              64,
              64,
              64
            ],
            "ComptiMapBand": [
              38,
              64,
              64,
              64,
              64,
              64,
              64
            ],
            "ComptiFreqLow": [
              25700,
              0,
              0,
              0,
              0,
              0,
              0
            ],
            "ComptiFreqHigh": [
              26200,
              0,
              0,
              0,
              0,
              0,
              0
            ],
            "ComptiARFCNLow": [
              37750,
              0,
              0,
              0,
              0,
              0,
              0
            ]
          },
          {
            "Band": 54,
            "MapBand": 40,
            "FreqLow": 6060,
            "FreqHigh": 6780,
            "ARFCNLow": 38930,
            "MainBand": 54,
            "ComptiBandNum": 0,
            "ComptiBand": [
              64,
              64,
              64,
              64,
              64,
              64,
              64
            ],
            "ComptiMapBand": [
              64,
              64,
              64,
              64,
              64,
              64,
              64
            ],
            "ComptiFreqLow": [
              0,
              0,
              0,
              0,
              0,
              0,
              0
            ],
            "ComptiFreqHigh": [
              0,
              0,
              0,
              0,
              0,
              0,
              0
            ],
            "ComptiARFCNLow": [
              0,
              0,
              0,
              0,
              0,
              0,
              0
            ]
          },
          {
            "Band": 44,
            "MapBand": 44,
            "FreqLow": 7030,
            "FreqHigh": 7980,
            "ARFCNLow": 45590,
            "MainBand": 51,
            "ComptiBandNum": 1,
            "ComptiBand": [
              51,
              64,
              64,
              64,
              64,
              64,
              64
            ],
            "ComptiMapBand": [
              40,
              64,
              64,
              64,
              64,
              64,
              64
            ],
            "ComptiFreqLow": [
              7030,
              0,
              0,
              0,
              0,
              0,
              0
            ],
            "ComptiFreqHigh": [
              7980,
              0,
              0,
              0,
              0,
              0,
              0
            ],
            "ComptiARFCNLow": [
              38700,
              0,
              0,
              0,
              0,
              0,
              0
            ]
          },
          {
            "Band": 32,
            "MapBand": 40,
            "FreqLow": 17850,
            "FreqHigh": 18050,
            "ARFCNLow": 38850,
            "MainBand": 32,
            "ComptiBandNum": 1,
            "ComptiBand": [
              62,
              64,
              64,
              64,
              64,
              64,
              64
            ],
            "ComptiMapBand": [
              62,
              64,
              64,
              64,
              64,
              64,
              64
            ],
            "ComptiFreqLow": [
              17850,
              0,
              0,
              0,
              0,
              0,
              0
            ],
            "ComptiFreqHigh": [
              18050,
              0,
              0,
              0,
              0,
              0,
              0
            ],
            "ComptiARFCNLow": [
              65200,
              0,
              0,
              0,
              0,
              0,
              0
            ]
          },
          {
            "Band": 62,
            "MapBand": 62,
            "FreqLow": 17850,
            "FreqHigh": 18050,
            "ARFCNLow": 65200,
            "MainBand": 32,
            "ComptiBandNum": 1,
            "ComptiBand": [
              32,
              64,
              64,
              64,
              64,
              64,
              64
            ],
            "ComptiMapBand": [
              40,
              64,
              64,
              64,
              64,
              64,
              64
            ],
            "ComptiFreqLow": [
              17850,
              0,
              0,
              0,
              0,
              0,
              0
            ],
            "ComptiFreqHigh": [
              18050,
              0,
              0,
              0,
              0,
              0,
              0
            ],
            "ComptiARFCNLow": [
              38850,
              0,
              0,
              0,
              0,
              0,
              0
            ]
          },
          {
            "Band": 55,
            "MapBand": 40,
            "FreqLow": 14470,
            "FreqHigh": 14670,
            "ARFCNLow": 38500,
            "MainBand": 55,
            "ComptiBandNum": 1,
            "ComptiBand": [
              61,
              64,
              64,
              64,
              64,
              64,
              64
            ],
            "ComptiMapBand": [
              61,
              64,
              64,
              64,
              64,
              64,
              64
            ],
            "ComptiFreqLow": [
              14470,
              0,
              0,
              0,
              0,
              0,
              0
            ],
            "ComptiFreqHigh": [
              14670,
              0,
              0,
              0,
              0,
              0,
              0
            ],
            "ComptiARFCNLow": [
              65000,
              0,
              0,
              0,
              0,
              0,
              0
            ]
          }
        ],
        "GBRCRB": {
          "ENodeBIdx": 1,
          "GBRRestorePrd": 30,
          "UlPRBThrd4GBRRstr": 70,
          "DlPRBThrd4GBRRstr": 70,
          "ARPQueueWeight": 50,
          "GBRCompressRatio": 10,
          "MaxNumOfGBRComp": 3,
          "SEFiltFactor": 36,
          "SwchofRandDiscPcktl": 0
        },
        "GLOBALB": {
          "ENodeBIdx": 1,
          "CrntiTCrntiEdge": 12500,
          "EchoReTxNum": 5,
          "RLCErrRptPrcFlag": 1,
          "ExtenHeadType": 1,
          "CGIMeaWaitTime": 5,
          "ActiveUEThreshold": 200,
          "CpuUseRateThrd": 95,
          "AnrDelaySelectUeTimer": 100,
          "AnrWaitEcgiRptTimer": 1,
          "AttachOptimizeFlag": 1,
          "SwitchUEAudit": 1,
          "PeriodUEAudit": 0,
          "StartTimeUEAudit": 0,
          "UEHeartbeatInterval": 10,
          "StatisticTimer": 24,
          "OverCoverageDetectTimer": 24,
          "SupGBRUeNum": 200,
          "CCMasterSlave": 0,
          "CCMSAuditTimer": 86400000,
          "UeHisInfoEncodeType": 1,
          "TcpOrderTimerLen": 2,
          "SIB11SendMed": 0,
          "KPISinrOffset": 50,
          "KPIRsrpOffset": 30,
          "McsToSinrKPI": 0,
          "acCnUbFtpUserName": "admin",
          "acCnUbFtpUserPW": "U_tywg_2011",
          "acCnUbFtpPath": "dcu/lteci/",
          "SigDispType": 0,
          "SwitchUEAuditForMicro": 0,
          "Mod4MovingUE": 0,
          "ProcUENumACell": 400,
          "AbnormalNumInAudit": 30,
          "PLCompenFactor": 0,
          "NbrCellNumberInd": 1,
          "DataTransPeriod": 500,
          "ENBCapaAdRRCUser": 10800,
          "CellCapaAdRRCUserForMicro": 192,
          "ERABNumCapacityForMicro": 1536,
          "CorePolicy": 0,
          "IntraRATUnkPCIRedSwch": 1,
          "InterRATUnkPCIRedSwch": 1,
          "SameRelFuncCompaSwch": 0,
          "ActUserStatPeriod": 100,
          "SampCoutStatPeriod": 2000,
          "InterVerHoAntCQIInfo": 0,
          "X2UdptCodecSwch": 1,
          "KeNB4RN": [
            1,
            1,
            1,
            1,
            1,
            1,
            1,
            1,
            1,
            1,
            1,
            1,
            1,
            1,
            1,
            1,
            1,
            1,
            1,
            1,
            1,
            1,
            1,
            1,
            1,
            1,
            1,
            1,
            1,
            1,
            1,
            1
          ],
          "Msg3KpiOptSwch": 0,
          "KpiHoCmdSuccOptSwch": 0,
          "TYSwitch": 1,
          "TYMode": 0,
          "TYUeActiveNumThr": 3,
          "TempNBRKpiRptSwch": 0,
          "BlindRedBasedRRCNum": 0,
          "RRCNumThrd4BlindRed": 97,
          "FreqBandInd": 41,
          "InterCarriFreq": 40470,
          "HighSpeedRailwayPCI": [
            504,
            504,
            504,
            504,
            504,
            504,
            504,
            504,
            504,
            504,
            504,
            504,
            504,
            504,
            504,
            504,
            504,
            504,
            504,
            504
          ],
          "ReEstToSrcHoKpiSwch": 0,
          "TempNbCellPos": 0
        },
        "GLPWRCFGB": {
          "ENodeBIdx": 1,
          "PowerBoost": 7,
          "MaxBoostPower": 30,
          "MinBoostPower": 5,
          "UeLowGBR": 9,
          "UeLowPBR": 8
        },
        "ICICB": {
          "ENodeBIdx": 1,
          "UlHIIRptIntervalBase": 160,
          "UlOItoHII": 3,
          "UlUeMovModeSel": 0,
          "UlRsrpWeightEnable": 0,
          "UlReservedRbNum": 6,
          "UlHIINeibThr": 0,
          "DlRntpRptIntervalBase": 80,
          "DlUeMovModeEnable": 0,
          "RntpWeightEnable": 0,
          "MinReservedRBForOC": 2,
          "DlThpForSpread": 0,
          "DlRNTPStep": 1,
          "UlICICPrioMode": 0,
          "DlICICPrioMode": 0,
          "InterfereMode": 0,
          "RRCInterfereRptPrd": 1,
          "RRCloadRptPrd": 2,
          "RSRPFactor": [
            0,
            1,
            2,
            3
          ],
          "DlThr1": 90,
          "DlThr2": 60,
          "DlRSRPThr": 21,
          "UlThr1": 90,
          "UlThr2": 60,
          "UlPLThr": 120,
          "UlICICAdpFlag": 0,
          "DlICICAdpFlag": 0,
          "PaIndexCeu1": 4,
          "PaIndexCeu2": 4,
          "PaIndexCeu3": 4
        },
        "ICIC_FB0B": {
          "ENodeBIdx": 1,
          "OITresholdHi": 12,
          "OITresholdLow": 6,
          "IoTAlpha": 4,
          "OIRptIntval": 100,
          "IoTAsgnRatioHi": 50,
          "IoTAsgnRatioLow": 25,
          "HIIRptIntval": 100,
          "HiiDifThrshHd": 1,
          "RntpRptIntval": 100,
          "RntpDifThrshhd": 1,
          "IcicUpCCUPoUE": 8,
          "ICICRNTPThrd": 12,
          "UlIcicMode": 1,
          "UlCDFThreshold": 90,
          "UlHiiThrCoef": 5,
          "DlIcicMode": 1,
          "DlCDFThreshold": 90,
          "DlRNTPThrCoef": 5
        },
        "ICIC_TB0B": {
          "ENodeBIdx": 1,
          "UlOIPwrSelFlag": 0,
          "UlUeMovModeSel": 0,
          "UlUeMovtoHII": 1,
          "UlCEURBLimitThr": 0,
          "UlOItoHII": 4,
          "UlHIIRptIntvBase": 1,
          "UlRsrpWgtFlag": 0,
          "UlCeuGbrThrH": 13,
          "UlCeuGbrThrL": 10,
          "UlCcuGbrThrH": 13,
          "UlCcuGbrThrL": 10,
          "UlEToCGbrThrH": 10,
          "UlEToCGbrThrL": 8,
          "UlReservedRbNum": 6,
          "UlHIINeibThr": 0,
          "UlOINeibThrCeuH": 20,
          "UlOINeibThrCeuL": 10,
          "UlOINeibThrCcuH": 20,
          "UlOINeibThrCcuL": 10,
          "UlPLSmthFactor": 6,
          "NIAlpha": 1,
          "UlIcicOIMethod": 1,
          "DlCEURBLimitThr": 0,
          "DlUeMovModeSel": 0,
          "DlUeMovInterval": 1,
          "DlRntpRptIntv": 1000,
          "DlGbrThTopUEAdj": 13,
          "DlGbrThLowUEAdj": 8,
          "DlSEFltAlpha": 50,
          "CeuMaxGbrThr": 10,
          "DlThpForSpread": 0,
          "MinRsvedRBForOC": 2,
          "RntpWgtEnable": 0,
          "DlGbrThHForRntp": 13,
          "DlGbrThLForRntp": 8,
          "DlGbrThHForLoad": 13,
          "DlGbrThLForLoad": 8,
          "MaxSeThr": 50,
          "DlPAInterval": 1,
          "PAForDTCHCenter": 2,
          "ICICRNTPThrd": 12,
          "DlThr1": 90,
          "DlThr2": 60,
          "DlRSRPThr": 21,
          "DlRNTPStep": 1,
          "UlThr1": 90,
          "UlThr2": 60,
          "UlPLThr": 120,
          "UlICICAdpFlag": 0,
          "DlICICAdpFlag": 0,
          "PaIndexCeu1": 4,
          "PaIndexCeu2": 4,
          "PaIndexCeu3": 4
        },
        "IQDELAY_DV": [
          {
            "BPBoardType": 35072,
            "BPPhysicsBoard": 255,
            "FSBoardType": 35072,
            "FSPhysicsBoard": 255,
            "BPChipSwitchNum": 0,
            "ULTaligh": 0,
            "DLBPDsp2SwDelay": 0,
            "ULBPDsp2SwDelay": 0,
            "DLBPSw2CpriDelay": 0,
            "ULBPSw2CpriDelay": 0,
            "DLBPSw2FSSwDelay": 0,
            "ULBPSw2FSSwDelay": 0,
            "DLFSSw2CpriDelay": 0,
            "ULFSSw2CpriDelay": 0,
            "DLBPFRDelay": 0,
            "ULResv1": 0,
            "DLResv1": 0,
            "ULResv2": 0,
            "DLResv2": 0,
            "ULResv3": 1563,
            "DLResv3": 0
          },
          {
            "BPBoardType": 35073,
            "BPPhysicsBoard": 1,
            "FSBoardType": 35073,
            "FSPhysicsBoard": 1,
            "BPChipSwitchNum": 0,
            "ULTaligh": 232,
            "DLBPDsp2SwDelay": 138,
            "ULBPDsp2SwDelay": 810,
            "DLBPSw2CpriDelay": 1115,
            "ULBPSw2CpriDelay": 20,
            "DLBPSw2FSSwDelay": 0,
            "ULBPSw2FSSwDelay": 0,
            "DLFSSw2CpriDelay": 0,
            "ULFSSw2CpriDelay": 0,
            "DLBPFRDelay": 342,
            "ULResv1": 0,
            "DLResv1": 0,
            "ULResv2": 0,
            "DLResv2": 0,
            "ULResv3": 9051,
            "DLResv3": 314
          },
          {
            "BPBoardType": 35073,
            "BPPhysicsBoard": 32,
            "FSBoardType": 35073,
            "FSPhysicsBoard": 32,
            "BPChipSwitchNum": 0,
            "ULTaligh": 232,
            "DLBPDsp2SwDelay": 138,
            "ULBPDsp2SwDelay": 810,
            "DLBPSw2CpriDelay": 1115,
            "ULBPSw2CpriDelay": 20,
            "DLBPSw2FSSwDelay": 0,
            "ULBPSw2FSSwDelay": 0,
            "DLFSSw2CpriDelay": 0,
            "ULFSSw2CpriDelay": 0,
            "DLBPFRDelay": 342,
            "ULResv1": 0,
            "DLResv1": 0,
            "ULResv2": 0,
            "DLResv2": 0,
            "ULResv3": 9051,
            "DLResv3": 314
          },
          {
            "BPBoardType": 16896,
            "BPPhysicsBoard": 255,
            "FSBoardType": 16896,
            "FSPhysicsBoard": 255,
            "BPChipSwitchNum": 0,
            "ULTaligh": 796,
            "DLBPDsp2SwDelay": 14653,
            "ULBPDsp2SwDelay": 9971,
            "DLBPSw2CpriDelay": 1916,
            "ULBPSw2CpriDelay": 561,
            "DLBPSw2FSSwDelay": 0,
            "ULBPSw2FSSwDelay": 0,
            "DLFSSw2CpriDelay": 0,
            "ULFSSw2CpriDelay": 0,
            "DLBPFRDelay": 0,
            "ULResv1": 0,
            "DLResv1": 0,
            "ULResv2": 0,
            "DLResv2": 0,
            "ULResv3": 1463,
            "DLResv3": 16381
          },
          {
            "BPBoardType": 16899,
            "BPPhysicsBoard": 255,
            "FSBoardType": 16899,
            "FSPhysicsBoard": 255,
            "BPChipSwitchNum": 0,
            "ULTaligh": 796,
            "DLBPDsp2SwDelay": 14653,
            "ULBPDsp2SwDelay": 9971,
            "DLBPSw2CpriDelay": 1916,
            "ULBPSw2CpriDelay": 561,
            "DLBPSw2FSSwDelay": 0,
            "ULBPSw2FSSwDelay": 0,
            "DLFSSw2CpriDelay": 0,
            "ULFSSw2CpriDelay": 0,
            "DLBPFRDelay": 0,
            "ULResv1": 0,
            "DLResv1": 0,
            "ULResv2": 0,
            "DLResv2": 0,
            "ULResv3": 1463,
            "DLResv3": 16381
          },
          {
            "BPBoardType": 16898,
            "BPPhysicsBoard": 255,
            "FSBoardType": 16898,
            "FSPhysicsBoard": 255,
            "BPChipSwitchNum": 0,
            "ULTaligh": 796,
            "DLBPDsp2SwDelay": 14653,
            "ULBPDsp2SwDelay": 9971,
            "DLBPSw2CpriDelay": 1916,
            "ULBPSw2CpriDelay": 561,
            "DLBPSw2FSSwDelay": 0,
            "ULBPSw2FSSwDelay": 0,
            "DLFSSw2CpriDelay": 0,
            "ULFSSw2CpriDelay": 0,
            "DLBPFRDelay": 0,
            "ULResv1": 0,
            "DLResv1": 0,
            "ULResv2": 0,
            "DLResv2": 0,
            "ULResv3": 1463,
            "DLResv3": 16381
          },
          {
            "BPBoardType": 35072,
            "BPPhysicsBoard": 255,
            "FSBoardType": 13312,
            "FSPhysicsBoard": 0,
            "BPChipSwitchNum": 0,
            "ULTaligh": 0,
            "DLBPDsp2SwDelay": 0,
            "ULBPDsp2SwDelay": 0,
            "DLBPSw2CpriDelay": 0,
            "ULBPSw2CpriDelay": 0,
            "DLBPSw2FSSwDelay": 0,
            "ULBPSw2FSSwDelay": 0,
            "DLFSSw2CpriDelay": 0,
            "ULFSSw2CpriDelay": 0,
            "DLBPFRDelay": 0,
            "ULResv1": 0,
            "DLResv1": 0,
            "ULResv2": 0,
            "DLResv2": 0,
            "ULResv3": 1563,
            "DLResv3": 0
          },
          {
            "BPBoardType": 35073,
            "BPPhysicsBoard": 1,
            "FSBoardType": 13312,
            "FSPhysicsBoard": 0,
            "BPChipSwitchNum": 0,
            "ULTaligh": 0,
            "DLBPDsp2SwDelay": 0,
            "ULBPDsp2SwDelay": 0,
            "DLBPSw2CpriDelay": 0,
            "ULBPSw2CpriDelay": 0,
            "DLBPSw2FSSwDelay": 0,
            "ULBPSw2FSSwDelay": 0,
            "DLFSSw2CpriDelay": 0,
            "ULFSSw2CpriDelay": 0,
            "DLBPFRDelay": 0,
            "ULResv1": 0,
            "DLResv1": 0,
            "ULResv2": 0,
            "DLResv2": 0,
            "ULResv3": 9051,
            "DLResv3": 314
          },
          {
            "BPBoardType": 35073,
            "BPPhysicsBoard": 32,
            "FSBoardType": 13312,
            "FSPhysicsBoard": 0,
            "BPChipSwitchNum": 0,
            "ULTaligh": 0,
            "DLBPDsp2SwDelay": 0,
            "ULBPDsp2SwDelay": 0,
            "DLBPSw2CpriDelay": 0,
            "ULBPSw2CpriDelay": 0,
            "DLBPSw2FSSwDelay": 0,
            "ULBPSw2FSSwDelay": 0,
            "DLFSSw2CpriDelay": 0,
            "ULFSSw2CpriDelay": 0,
            "DLBPFRDelay": 0,
            "ULResv1": 0,
            "DLResv1": 0,
            "ULResv2": 0,
            "DLResv2": 0,
            "ULResv3": 9051,
            "DLResv3": 314
          },
          {
            "BPBoardType": 16896,
            "BPPhysicsBoard": 255,
            "FSBoardType": 13312,
            "FSPhysicsBoard": 0,
            "BPChipSwitchNum": 0,
            "ULTaligh": 0,
            "DLBPDsp2SwDelay": 0,
            "ULBPDsp2SwDelay": 0,
            "DLBPSw2CpriDelay": 0,
            "ULBPSw2CpriDelay": 0,
            "DLBPSw2FSSwDelay": 0,
            "ULBPSw2FSSwDelay": 0,
            "DLFSSw2CpriDelay": 0,
            "ULFSSw2CpriDelay": 0,
            "DLBPFRDelay": 0,
            "ULResv1": 0,
            "DLResv1": 0,
            "ULResv2": 0,
            "DLResv2": 0,
            "ULResv3": 1000,
            "DLResv3": 16081
          },
          {
            "BPBoardType": 16899,
            "BPPhysicsBoard": 255,
            "FSBoardType": 13312,
            "FSPhysicsBoard": 0,
            "BPChipSwitchNum": 0,
            "ULTaligh": 0,
            "DLBPDsp2SwDelay": 0,
            "ULBPDsp2SwDelay": 0,
            "DLBPSw2CpriDelay": 0,
            "ULBPSw2CpriDelay": 0,
            "DLBPSw2FSSwDelay": 0,
            "ULBPSw2FSSwDelay": 0,
            "DLFSSw2CpriDelay": 0,
            "ULFSSw2CpriDelay": 0,
            "DLBPFRDelay": 0,
            "ULResv1": 0,
            "DLResv1": 0,
            "ULResv2": 0,
            "DLResv2": 0,
            "ULResv3": 1000,
            "DLResv3": 16081
          },
          {
            "BPBoardType": 16898,
            "BPPhysicsBoard": 255,
            "FSBoardType": 13312,
            "FSPhysicsBoard": 0,
            "BPChipSwitchNum": 0,
            "ULTaligh": 0,
            "DLBPDsp2SwDelay": 0,
            "ULBPDsp2SwDelay": 0,
            "DLBPSw2CpriDelay": 0,
            "ULBPSw2CpriDelay": 0,
            "DLBPSw2FSSwDelay": 0,
            "ULBPSw2FSSwDelay": 0,
            "DLFSSw2CpriDelay": 0,
            "ULFSSw2CpriDelay": 0,
            "DLBPFRDelay": 0,
            "ULResv1": 0,
            "DLResv1": 0,
            "ULResv2": 0,
            "DLResv2": 0,
            "ULResv3": 4906,
            "DLResv3": 19987
          },
          {
            "BPBoardType": 35072,
            "BPPhysicsBoard": 255,
            "FSBoardType": 13312,
            "FSPhysicsBoard": 3,
            "BPChipSwitchNum": 0,
            "ULTaligh": 0,
            "DLBPDsp2SwDelay": 0,
            "ULBPDsp2SwDelay": 0,
            "DLBPSw2CpriDelay": 0,
            "ULBPSw2CpriDelay": 0,
            "DLBPSw2FSSwDelay": 0,
            "ULBPSw2FSSwDelay": 0,
            "DLFSSw2CpriDelay": 0,
            "ULFSSw2CpriDelay": 0,
            "DLBPFRDelay": 0,
            "ULResv1": 0,
            "DLResv1": 0,
            "ULResv2": 0,
            "DLResv2": 0,
            "ULResv3": 1563,
            "DLResv3": 0
          },
          {
            "BPBoardType": 35073,
            "BPPhysicsBoard": 1,
            "FSBoardType": 13312,
            "FSPhysicsBoard": 3,
            "BPChipSwitchNum": 0,
            "ULTaligh": 0,
            "DLBPDsp2SwDelay": 0,
            "ULBPDsp2SwDelay": 0,
            "DLBPSw2CpriDelay": 0,
            "ULBPSw2CpriDelay": 0,
            "DLBPSw2FSSwDelay": 0,
            "ULBPSw2FSSwDelay": 0,
            "DLFSSw2CpriDelay": 0,
            "ULFSSw2CpriDelay": 0,
            "DLBPFRDelay": 0,
            "ULResv1": 0,
            "DLResv1": 0,
            "ULResv2": 0,
            "DLResv2": 0,
            "ULResv3": 9051,
            "DLResv3": 314
          },
          {
            "BPBoardType": 35073,
            "BPPhysicsBoard": 32,
            "FSBoardType": 13312,
            "FSPhysicsBoard": 3,
            "BPChipSwitchNum": 0,
            "ULTaligh": 0,
            "DLBPDsp2SwDelay": 0,
            "ULBPDsp2SwDelay": 0,
            "DLBPSw2CpriDelay": 0,
            "ULBPSw2CpriDelay": 0,
            "DLBPSw2FSSwDelay": 0,
            "ULBPSw2FSSwDelay": 0,
            "DLFSSw2CpriDelay": 0,
            "ULFSSw2CpriDelay": 0,
            "DLBPFRDelay": 0,
            "ULResv1": 0,
            "DLResv1": 0,
            "ULResv2": 0,
            "DLResv2": 0,
            "ULResv3": 9051,
            "DLResv3": 314
          },
          {
            "BPBoardType": 16896,
            "BPPhysicsBoard": 255,
            "FSBoardType": 13312,
            "FSPhysicsBoard": 3,
            "BPChipSwitchNum": 0,
            "ULTaligh": 0,
            "DLBPDsp2SwDelay": 0,
            "ULBPDsp2SwDelay": 0,
            "DLBPSw2CpriDelay": 0,
            "ULBPSw2CpriDelay": 0,
            "DLBPSw2FSSwDelay": 0,
            "ULBPSw2FSSwDelay": 0,
            "DLFSSw2CpriDelay": 0,
            "ULFSSw2CpriDelay": 0,
            "DLBPFRDelay": 0,
            "ULResv1": 0,
            "DLResv1": 0,
            "ULResv2": 0,
            "DLResv2": 0,
            "ULResv3": 2000,
            "DLResv3": 16081
          },
          {
            "BPBoardType": 16899,
            "BPPhysicsBoard": 255,
            "FSBoardType": 13312,
            "FSPhysicsBoard": 3,
            "BPChipSwitchNum": 0,
            "ULTaligh": 0,
            "DLBPDsp2SwDelay": 0,
            "ULBPDsp2SwDelay": 0,
            "DLBPSw2CpriDelay": 0,
            "ULBPSw2CpriDelay": 0,
            "DLBPSw2FSSwDelay": 0,
            "ULBPSw2FSSwDelay": 0,
            "DLFSSw2CpriDelay": 0,
            "ULFSSw2CpriDelay": 0,
            "DLBPFRDelay": 0,
            "ULResv1": 0,
            "DLResv1": 0,
            "ULResv2": 0,
            "DLResv2": 0,
            "ULResv3": 2000,
            "DLResv3": 16081
          },
          {
            "BPBoardType": 16898,
            "BPPhysicsBoard": 255,
            "FSBoardType": 13312,
            "FSPhysicsBoard": 3,
            "BPChipSwitchNum": 0,
            "ULTaligh": 0,
            "DLBPDsp2SwDelay": 0,
            "ULBPDsp2SwDelay": 0,
            "DLBPSw2CpriDelay": 0,
            "ULBPSw2CpriDelay": 0,
            "DLBPSw2FSSwDelay": 0,
            "ULBPSw2FSSwDelay": 0,
            "DLFSSw2CpriDelay": 0,
            "ULFSSw2CpriDelay": 0,
            "DLBPFRDelay": 0,
            "ULResv1": 0,
            "DLResv1": 0,
            "ULResv2": 0,
            "DLResv2": 0,
            "ULResv3": 5906,
            "DLResv3": 19987
          },
          {
            "BPBoardType": 35072,
            "BPPhysicsBoard": 255,
            "FSBoardType": 13312,
            "FSPhysicsBoard": 5,
            "BPChipSwitchNum": 0,
            "ULTaligh": 0,
            "DLBPDsp2SwDelay": 0,
            "ULBPDsp2SwDelay": 0,
            "DLBPSw2CpriDelay": 0,
            "ULBPSw2CpriDelay": 0,
            "DLBPSw2FSSwDelay": 0,
            "ULBPSw2FSSwDelay": 0,
            "DLFSSw2CpriDelay": 0,
            "ULFSSw2CpriDelay": 0,
            "DLBPFRDelay": 0,
            "ULResv1": 0,
            "DLResv1": 0,
            "ULResv2": 0,
            "DLResv2": 0,
            "ULResv3": 1563,
            "DLResv3": 0
          },
          {
            "BPBoardType": 35073,
            "BPPhysicsBoard": 1,
            "FSBoardType": 13312,
            "FSPhysicsBoard": 5,
            "BPChipSwitchNum": 0,
            "ULTaligh": 1563,
            "DLBPDsp2SwDelay": 138,
            "ULBPDsp2SwDelay": 810,
            "DLBPSw2CpriDelay": 1115,
            "ULBPSw2CpriDelay": 20,
            "DLBPSw2FSSwDelay": 1562,
            "ULBPSw2FSSwDelay": 3125,
            "DLFSSw2CpriDelay": 1909,
            "ULFSSw2CpriDelay": 41,
            "DLBPFRDelay": 0,
            "ULResv1": 0,
            "DLResv1": 0,
            "ULResv2": 0,
            "DLResv2": 0,
            "ULResv3": 9051,
            "DLResv3": 314
          },
          {
            "BPBoardType": 35073,
            "BPPhysicsBoard": 32,
            "FSBoardType": 13312,
            "FSPhysicsBoard": 5,
            "BPChipSwitchNum": 0,
            "ULTaligh": 0,
            "DLBPDsp2SwDelay": 0,
            "ULBPDsp2SwDelay": 0,
            "DLBPSw2CpriDelay": 0,
            "ULBPSw2CpriDelay": 0,
            "DLBPSw2FSSwDelay": 0,
            "ULBPSw2FSSwDelay": 0,
            "DLFSSw2CpriDelay": 0,
            "ULFSSw2CpriDelay": 0,
            "DLBPFRDelay": 0,
            "ULResv1": 0,
            "DLResv1": 0,
            "ULResv2": 0,
            "DLResv2": 0,
            "ULResv3": 9051,
            "DLResv3": 314
          },
          {
            "BPBoardType": 16896,
            "BPPhysicsBoard": 255,
            "FSBoardType": 13312,
            "FSPhysicsBoard": 5,
            "BPChipSwitchNum": 0,
            "ULTaligh": 1563,
            "DLBPDsp2SwDelay": 14653,
            "ULBPDsp2SwDelay": 9971,
            "DLBPSw2CpriDelay": 1916,
            "ULBPSw2CpriDelay": 561,
            "DLBPSw2FSSwDelay": 3125,
            "ULBPSw2FSSwDelay": 3125,
            "DLFSSw2CpriDelay": 1909,
            "ULFSSw2CpriDelay": 41,
            "DLBPFRDelay": 0,
            "ULResv1": 0,
            "DLResv1": 0,
            "ULResv2": 0,
            "DLResv2": 0,
            "ULResv3": 1000,
            "DLResv3": 16081
          },
          {
            "BPBoardType": 16899,
            "BPPhysicsBoard": 255,
            "FSBoardType": 13312,
            "FSPhysicsBoard": 5,
            "BPChipSwitchNum": 0,
            "ULTaligh": 1563,
            "DLBPDsp2SwDelay": 14653,
            "ULBPDsp2SwDelay": 9971,
            "DLBPSw2CpriDelay": 1916,
            "ULBPSw2CpriDelay": 561,
            "DLBPSw2FSSwDelay": 3125,
            "ULBPSw2FSSwDelay": 3125,
            "DLFSSw2CpriDelay": 1909,
            "ULFSSw2CpriDelay": 41,
            "DLBPFRDelay": 0,
            "ULResv1": 0,
            "DLResv1": 0,
            "ULResv2": 0,
            "DLResv2": 0,
            "ULResv3": 1000,
            "DLResv3": 16081
          },
          {
            "BPBoardType": 16898,
            "BPPhysicsBoard": 255,
            "FSBoardType": 13312,
            "FSPhysicsBoard": 5,
            "BPChipSwitchNum": 0,
            "ULTaligh": 1563,
            "DLBPDsp2SwDelay": 14653,
            "ULBPDsp2SwDelay": 9971,
            "DLBPSw2CpriDelay": 1916,
            "ULBPSw2CpriDelay": 561,
            "DLBPSw2FSSwDelay": 7031,
            "ULBPSw2FSSwDelay": 7031,
            "DLFSSw2CpriDelay": 1909,
            "ULFSSw2CpriDelay": 41,
            "DLBPFRDelay": 0,
            "ULResv1": 0,
            "DLResv1": 0,
            "ULResv2": 0,
            "DLResv2": 0,
            "ULResv3": 4906,
            "DLResv3": 19987
          },
          {
            "BPBoardType": 35072,
            "BPPhysicsBoard": 255,
            "FSBoardType": 13312,
            "FSPhysicsBoard": 8,
            "BPChipSwitchNum": 0,
            "ULTaligh": 0,
            "DLBPDsp2SwDelay": 0,
            "ULBPDsp2SwDelay": 0,
            "DLBPSw2CpriDelay": 0,
            "ULBPSw2CpriDelay": 0,
            "DLBPSw2FSSwDelay": 0,
            "ULBPSw2FSSwDelay": 0,
            "DLFSSw2CpriDelay": 3125,
            "ULFSSw2CpriDelay": 41,
            "DLBPFRDelay": 0,
            "ULResv1": 0,
            "DLResv1": 0,
            "ULResv2": 0,
            "DLResv2": 0,
            "ULResv3": 1563,
            "DLResv3": 0
          },
          {
            "BPBoardType": 35073,
            "BPPhysicsBoard": 1,
            "FSBoardType": 13312,
            "FSPhysicsBoard": 8,
            "BPChipSwitchNum": 0,
            "ULTaligh": 1355,
            "DLBPDsp2SwDelay": 138,
            "ULBPDsp2SwDelay": 810,
            "DLBPSw2CpriDelay": 1115,
            "ULBPSw2CpriDelay": 20,
            "DLBPSw2FSSwDelay": 1562,
            "ULBPSw2FSSwDelay": 3125,
            "DLFSSw2CpriDelay": 3125,
            "ULFSSw2CpriDelay": 41,
            "DLBPFRDelay": 0,
            "ULResv1": 0,
            "DLResv1": 0,
            "ULResv2": 0,
            "DLResv2": 0,
            "ULResv3": 9571,
            "DLResv3": 614
          },
          {
            "BPBoardType": 35073,
            "BPPhysicsBoard": 32,
            "FSBoardType": 13312,
            "FSPhysicsBoard": 8,
            "BPChipSwitchNum": 0,
            "ULTaligh": 1355,
            "DLBPDsp2SwDelay": 138,
            "ULBPDsp2SwDelay": 810,
            "DLBPSw2CpriDelay": 1115,
            "ULBPSw2CpriDelay": 20,
            "DLBPSw2FSSwDelay": 1562,
            "ULBPSw2FSSwDelay": 3125,
            "DLFSSw2CpriDelay": 3125,
            "ULFSSw2CpriDelay": 41,
            "DLBPFRDelay": 0,
            "ULResv1": 0,
            "DLResv1": 0,
            "ULResv2": 0,
            "DLResv2": 0,
            "ULResv3": 9571,
            "DLResv3": 614
          },
          {
            "BPBoardType": 16896,
            "BPPhysicsBoard": 255,
            "FSBoardType": 13312,
            "FSPhysicsBoard": 8,
            "BPChipSwitchNum": 0,
            "ULTaligh": 796,
            "DLBPDsp2SwDelay": 14653,
            "ULBPDsp2SwDelay": 9971,
            "DLBPSw2CpriDelay": 1916,
            "ULBPSw2CpriDelay": 561,
            "DLBPSw2FSSwDelay": 3125,
            "ULBPSw2FSSwDelay": 3125,
            "DLFSSw2CpriDelay": 3125,
            "ULFSSw2CpriDelay": 41,
            "DLBPFRDelay": 0,
            "ULResv1": 0,
            "DLResv1": 0,
            "ULResv2": 0,
            "DLResv2": 0,
            "ULResv3": 440,
            "DLResv3": 16431
          },
          {
            "BPBoardType": 16899,
            "BPPhysicsBoard": 255,
            "FSBoardType": 13312,
            "FSPhysicsBoard": 8,
            "BPChipSwitchNum": 0,
            "ULTaligh": 796,
            "DLBPDsp2SwDelay": 14653,
            "ULBPDsp2SwDelay": 9971,
            "DLBPSw2CpriDelay": 1916,
            "ULBPSw2CpriDelay": 561,
            "DLBPSw2FSSwDelay": 3125,
            "ULBPSw2FSSwDelay": 3125,
            "DLFSSw2CpriDelay": 3125,
            "ULFSSw2CpriDelay": 41,
            "DLBPFRDelay": 0,
            "ULResv1": 0,
            "DLResv1": 0,
            "ULResv2": 0,
            "DLResv2": 0,
            "ULResv3": 440,
            "DLResv3": 16431
          },
          {
            "BPBoardType": 16898,
            "BPPhysicsBoard": 255,
            "FSBoardType": 13312,
            "FSPhysicsBoard": 8,
            "BPChipSwitchNum": 0,
            "ULTaligh": 796,
            "DLBPDsp2SwDelay": 14653,
            "ULBPDsp2SwDelay": 9971,
            "DLBPSw2CpriDelay": 1916,
            "ULBPSw2CpriDelay": 561,
            "DLBPSw2FSSwDelay": 7031,
            "ULBPSw2FSSwDelay": 7031,
            "DLFSSw2CpriDelay": 3125,
            "ULFSSw2CpriDelay": 41,
            "DLBPFRDelay": 0,
            "ULResv1": 0,
            "DLResv1": 0,
            "ULResv2": 0,
            "DLResv2": 0,
            "ULResv3": 4346,
            "DLResv3": 20337
          },
          {
            "BPBoardType": 36352,
            "BPPhysicsBoard": 255,
            "FSBoardType": 36352,
            "FSPhysicsBoard": 255,
            "BPChipSwitchNum": 0,
            "ULTaligh": 796,
            "DLBPDsp2SwDelay": 14653,
            "ULBPDsp2SwDelay": 9971,
            "DLBPSw2CpriDelay": 1916,
            "ULBPSw2CpriDelay": 561,
            "DLBPSw2FSSwDelay": 0,
            "ULBPSw2FSSwDelay": 0,
            "DLFSSw2CpriDelay": 0,
            "ULFSSw2CpriDelay": 0,
            "DLBPFRDelay": 0,
            "ULResv1": 0,
            "DLResv1": 0,
            "ULResv2": 0,
            "DLResv2": 0,
            "ULResv3": 1463,
            "DLResv3": 16381
          },
          {
            "BPBoardType": 16900,
            "BPPhysicsBoard": 255,
            "FSBoardType": 16900,
            "FSPhysicsBoard": 255,
            "BPChipSwitchNum": 0,
            "ULTaligh": 796,
            "DLBPDsp2SwDelay": 14653,
            "ULBPDsp2SwDelay": 9971,
            "DLBPSw2CpriDelay": 1916,
            "ULBPSw2CpriDelay": 561,
            "DLBPSw2FSSwDelay": 0,
            "ULBPSw2FSSwDelay": 0,
            "DLFSSw2CpriDelay": 0,
            "ULFSSw2CpriDelay": 0,
            "DLBPFRDelay": 0,
            "ULResv1": 0,
            "DLResv1": 0,
            "ULResv2": 0,
            "DLResv2": 0,
            "ULResv3": 1463,
            "DLResv3": 16381
          },
          {
            "BPBoardType": 16900,
            "BPPhysicsBoard": 255,
            "FSBoardType": 13312,
            "FSPhysicsBoard": 0,
            "BPChipSwitchNum": 0,
            "ULTaligh": 0,
            "DLBPDsp2SwDelay": 0,
            "ULBPDsp2SwDelay": 0,
            "DLBPSw2CpriDelay": 0,
            "ULBPSw2CpriDelay": 0,
            "DLBPSw2FSSwDelay": 0,
            "ULBPSw2FSSwDelay": 0,
            "DLFSSw2CpriDelay": 0,
            "ULFSSw2CpriDelay": 0,
            "DLBPFRDelay": 0,
            "ULResv1": 0,
            "DLResv1": 0,
            "ULResv2": 0,
            "DLResv2": 0,
            "ULResv3": 4906,
            "DLResv3": 19987
          },
          {
            "BPBoardType": 16900,
            "BPPhysicsBoard": 255,
            "FSBoardType": 13312,
            "FSPhysicsBoard": 3,
            "BPChipSwitchNum": 0,
            "ULTaligh": 0,
            "DLBPDsp2SwDelay": 0,
            "ULBPDsp2SwDelay": 0,
            "DLBPSw2CpriDelay": 0,
            "ULBPSw2CpriDelay": 0,
            "DLBPSw2FSSwDelay": 0,
            "ULBPSw2FSSwDelay": 0,
            "DLFSSw2CpriDelay": 0,
            "ULFSSw2CpriDelay": 0,
            "DLBPFRDelay": 0,
            "ULResv1": 0,
            "DLResv1": 0,
            "ULResv2": 0,
            "DLResv2": 0,
            "ULResv3": 5906,
            "DLResv3": 19987
          },
          {
            "BPBoardType": 16900,
            "BPPhysicsBoard": 255,
            "FSBoardType": 13312,
            "FSPhysicsBoard": 5,
            "BPChipSwitchNum": 0,
            "ULTaligh": 1563,
            "DLBPDsp2SwDelay": 14653,
            "ULBPDsp2SwDelay": 9971,
            "DLBPSw2CpriDelay": 1916,
            "ULBPSw2CpriDelay": 561,
            "DLBPSw2FSSwDelay": 7031,
            "ULBPSw2FSSwDelay": 7031,
            "DLFSSw2CpriDelay": 1909,
            "ULFSSw2CpriDelay": 41,
            "DLBPFRDelay": 0,
            "ULResv1": 0,
            "DLResv1": 0,
            "ULResv2": 0,
            "DLResv2": 0,
            "ULResv3": 4906,
            "DLResv3": 19987
          },
          {
            "BPBoardType": 16900,
            "BPPhysicsBoard": 255,
            "FSBoardType": 13312,
            "FSPhysicsBoard": 8,
            "BPChipSwitchNum": 0,
            "ULTaligh": 1355,
            "DLBPDsp2SwDelay": 14653,
            "ULBPDsp2SwDelay": 9971,
            "DLBPSw2CpriDelay": 1916,
            "ULBPSw2CpriDelay": 561,
            "DLBPSw2FSSwDelay": 7031,
            "ULBPSw2FSSwDelay": 7031,
            "DLFSSw2CpriDelay": 3125,
            "ULFSSw2CpriDelay": 41,
            "DLBPFRDelay": 0,
            "ULResv1": 0,
            "DLResv1": 0,
            "ULResv2": 0,
            "DLResv2": 0,
            "ULResv3": 4346,
            "DLResv3": 20337
          },
          {
            "BPBoardType": 16900,
            "BPPhysicsBoard": 255,
            "FSBoardType": 16900,
            "FSPhysicsBoard": 255,
            "BPChipSwitchNum": 1,
            "ULTaligh": 796,
            "DLBPDsp2SwDelay": 14653,
            "ULBPDsp2SwDelay": 9971,
            "DLBPSw2CpriDelay": 5822,
            "ULBPSw2CpriDelay": 4467,
            "DLBPSw2FSSwDelay": 0,
            "ULBPSw2FSSwDelay": 0,
            "DLFSSw2CpriDelay": 0,
            "ULFSSw2CpriDelay": 0,
            "DLBPFRDelay": 0,
            "ULResv1": 0,
            "DLResv1": 0,
            "ULResv2": 0,
            "DLResv2": 0,
            "ULResv3": 5369,
            "DLResv3": 20287
          },
          {
            "BPBoardType": 35072,
            "BPPhysicsBoard": 255,
            "FSBoardType": 13328,
            "FSPhysicsBoard": 10,
            "BPChipSwitchNum": 0,
            "ULTaligh": 0,
            "DLBPDsp2SwDelay": 0,
            "ULBPDsp2SwDelay": 0,
            "DLBPSw2CpriDelay": 0,
            "ULBPSw2CpriDelay": 0,
            "DLBPSw2FSSwDelay": 0,
            "ULBPSw2FSSwDelay": 0,
            "DLFSSw2CpriDelay": 3125,
            "ULFSSw2CpriDelay": 41,
            "DLBPFRDelay": 0,
            "ULResv1": 0,
            "DLResv1": 0,
            "ULResv2": 0,
            "DLResv2": 0,
            "ULResv3": 1563,
            "DLResv3": 0
          },
          {
            "BPBoardType": 35073,
            "BPPhysicsBoard": 1,
            "FSBoardType": 13328,
            "FSPhysicsBoard": 10,
            "BPChipSwitchNum": 0,
            "ULTaligh": 1355,
            "DLBPDsp2SwDelay": 138,
            "ULBPDsp2SwDelay": 810,
            "DLBPSw2CpriDelay": 1115,
            "ULBPSw2CpriDelay": 20,
            "DLBPSw2FSSwDelay": 1562,
            "ULBPSw2FSSwDelay": 3125,
            "DLFSSw2CpriDelay": 3125,
            "ULFSSw2CpriDelay": 41,
            "DLBPFRDelay": 0,
            "ULResv1": 0,
            "DLResv1": 0,
            "ULResv2": 0,
            "DLResv2": 0,
            "ULResv3": 9571,
            "DLResv3": 614
          },
          {
            "BPBoardType": 35073,
            "BPPhysicsBoard": 32,
            "FSBoardType": 13328,
            "FSPhysicsBoard": 10,
            "BPChipSwitchNum": 0,
            "ULTaligh": 1355,
            "DLBPDsp2SwDelay": 138,
            "ULBPDsp2SwDelay": 810,
            "DLBPSw2CpriDelay": 1115,
            "ULBPSw2CpriDelay": 20,
            "DLBPSw2FSSwDelay": 1562,
            "ULBPSw2FSSwDelay": 3125,
            "DLFSSw2CpriDelay": 3125,
            "ULFSSw2CpriDelay": 41,
            "DLBPFRDelay": 0,
            "ULResv1": 0,
            "DLResv1": 0,
            "ULResv2": 0,
            "DLResv2": 0,
            "ULResv3": 9571,
            "DLResv3": 614
          },
          {
            "BPBoardType": 16896,
            "BPPhysicsBoard": 255,
            "FSBoardType": 13328,
            "FSPhysicsBoard": 10,
            "BPChipSwitchNum": 0,
            "ULTaligh": 796,
            "DLBPDsp2SwDelay": 14653,
            "ULBPDsp2SwDelay": 9971,
            "DLBPSw2CpriDelay": 1916,
            "ULBPSw2CpriDelay": 561,
            "DLBPSw2FSSwDelay": 3125,
            "ULBPSw2FSSwDelay": 3125,
            "DLFSSw2CpriDelay": 3125,
            "ULFSSw2CpriDelay": 41,
            "DLBPFRDelay": 0,
            "ULResv1": 0,
            "DLResv1": 0,
            "ULResv2": 0,
            "DLResv2": 0,
            "ULResv3": 440,
            "DLResv3": 16431
          },
          {
            "BPBoardType": 16899,
            "BPPhysicsBoard": 255,
            "FSBoardType": 13328,
            "FSPhysicsBoard": 10,
            "BPChipSwitchNum": 0,
            "ULTaligh": 796,
            "DLBPDsp2SwDelay": 14653,
            "ULBPDsp2SwDelay": 9971,
            "DLBPSw2CpriDelay": 1916,
            "ULBPSw2CpriDelay": 561,
            "DLBPSw2FSSwDelay": 3125,
            "ULBPSw2FSSwDelay": 3125,
            "DLFSSw2CpriDelay": 3125,
            "ULFSSw2CpriDelay": 41,
            "DLBPFRDelay": 0,
            "ULResv1": 0,
            "DLResv1": 0,
            "ULResv2": 0,
            "DLResv2": 0,
            "ULResv3": 440,
            "DLResv3": 16431
          },
          {
            "BPBoardType": 16898,
            "BPPhysicsBoard": 255,
            "FSBoardType": 13328,
            "FSPhysicsBoard": 10,
            "BPChipSwitchNum": 0,
            "ULTaligh": 796,
            "DLBPDsp2SwDelay": 14653,
            "ULBPDsp2SwDelay": 9971,
            "DLBPSw2CpriDelay": 1916,
            "ULBPSw2CpriDelay": 561,
            "DLBPSw2FSSwDelay": 7031,
            "ULBPSw2FSSwDelay": 7031,
            "DLFSSw2CpriDelay": 3125,
            "ULFSSw2CpriDelay": 41,
            "DLBPFRDelay": 0,
            "ULResv1": 0,
            "DLResv1": 0,
            "ULResv2": 0,
            "DLResv2": 0,
            "ULResv3": 4346,
            "DLResv3": 20337
          },
          {
            "BPBoardType": 16900,
            "BPPhysicsBoard": 255,
            "FSBoardType": 13328,
            "FSPhysicsBoard": 10,
            "BPChipSwitchNum": 0,
            "ULTaligh": 1355,
            "DLBPDsp2SwDelay": 14653,
            "ULBPDsp2SwDelay": 9971,
            "DLBPSw2CpriDelay": 1916,
            "ULBPSw2CpriDelay": 561,
            "DLBPSw2FSSwDelay": 7031,
            "ULBPSw2FSSwDelay": 7031,
            "DLFSSw2CpriDelay": 3125,
            "ULFSSw2CpriDelay": 41,
            "DLBPFRDelay": 0,
            "ULResv1": 0,
            "DLResv1": 0,
            "ULResv2": 0,
            "DLResv2": 0,
            "ULResv3": 4346,
            "DLResv3": 20337
          },
          {
            "BPBoardType": 16901,
            "BPPhysicsBoard": 255,
            "FSBoardType": 16901,
            "FSPhysicsBoard": 255,
            "BPChipSwitchNum": 0,
            "ULTaligh": 796,
            "DLBPDsp2SwDelay": 14653,
            "ULBPDsp2SwDelay": 9971,
            "DLBPSw2CpriDelay": 1916,
            "ULBPSw2CpriDelay": 561,
            "DLBPSw2FSSwDelay": 0,
            "ULBPSw2FSSwDelay": 0,
            "DLFSSw2CpriDelay": 0,
            "ULFSSw2CpriDelay": 0,
            "DLBPFRDelay": 0,
            "ULResv1": 0,
            "DLResv1": 0,
            "ULResv2": 0,
            "DLResv2": 0,
            "ULResv3": 1463,
            "DLResv3": 16381
          },
          {
            "BPBoardType": 16901,
            "BPPhysicsBoard": 255,
            "FSBoardType": 16901,
            "FSPhysicsBoard": 255,
            "BPChipSwitchNum": 1,
            "ULTaligh": 796,
            "DLBPDsp2SwDelay": 14653,
            "ULBPDsp2SwDelay": 9971,
            "DLBPSw2CpriDelay": 5822,
            "ULBPSw2CpriDelay": 4467,
            "DLBPSw2FSSwDelay": 0,
            "ULBPSw2FSSwDelay": 0,
            "DLFSSw2CpriDelay": 0,
            "ULFSSw2CpriDelay": 0,
            "DLBPFRDelay": 0,
            "ULResv1": 0,
            "DLResv1": 0,
            "ULResv2": 0,
            "DLResv2": 0,
            "ULResv3": 5369,
            "DLResv3": 20287
          },
          {
            "BPBoardType": 16901,
            "BPPhysicsBoard": 255,
            "FSBoardType": 13312,
            "FSPhysicsBoard": 0,
            "BPChipSwitchNum": 0,
            "ULTaligh": 0,
            "DLBPDsp2SwDelay": 0,
            "ULBPDsp2SwDelay": 0,
            "DLBPSw2CpriDelay": 0,
            "ULBPSw2CpriDelay": 0,
            "DLBPSw2FSSwDelay": 0,
            "ULBPSw2FSSwDelay": 0,
            "DLFSSw2CpriDelay": 0,
            "ULFSSw2CpriDelay": 0,
            "DLBPFRDelay": 0,
            "ULResv1": 0,
            "DLResv1": 0,
            "ULResv2": 0,
            "DLResv2": 0,
            "ULResv3": 4906,
            "DLResv3": 19987
          },
          {
            "BPBoardType": 16901,
            "BPPhysicsBoard": 255,
            "FSBoardType": 13312,
            "FSPhysicsBoard": 3,
            "BPChipSwitchNum": 0,
            "ULTaligh": 0,
            "DLBPDsp2SwDelay": 0,
            "ULBPDsp2SwDelay": 0,
            "DLBPSw2CpriDelay": 0,
            "ULBPSw2CpriDelay": 0,
            "DLBPSw2FSSwDelay": 0,
            "ULBPSw2FSSwDelay": 0,
            "DLFSSw2CpriDelay": 0,
            "ULFSSw2CpriDelay": 0,
            "DLBPFRDelay": 0,
            "ULResv1": 0,
            "DLResv1": 0,
            "ULResv2": 0,
            "DLResv2": 0,
            "ULResv3": 5906,
            "DLResv3": 19987
          },
          {
            "BPBoardType": 16901,
            "BPPhysicsBoard": 255,
            "FSBoardType": 13312,
            "FSPhysicsBoard": 5,
            "BPChipSwitchNum": 0,
            "ULTaligh": 1563,
            "DLBPDsp2SwDelay": 14653,
            "ULBPDsp2SwDelay": 9971,
            "DLBPSw2CpriDelay": 1916,
            "ULBPSw2CpriDelay": 561,
            "DLBPSw2FSSwDelay": 7031,
            "ULBPSw2FSSwDelay": 7031,
            "DLFSSw2CpriDelay": 1909,
            "ULFSSw2CpriDelay": 41,
            "DLBPFRDelay": 0,
            "ULResv1": 0,
            "DLResv1": 0,
            "ULResv2": 0,
            "DLResv2": 0,
            "ULResv3": 4906,
            "DLResv3": 19987
          },
          {
            "BPBoardType": 16901,
            "BPPhysicsBoard": 255,
            "FSBoardType": 13312,
            "FSPhysicsBoard": 8,
            "BPChipSwitchNum": 0,
            "ULTaligh": 1355,
            "DLBPDsp2SwDelay": 14653,
            "ULBPDsp2SwDelay": 9971,
            "DLBPSw2CpriDelay": 1916,
            "ULBPSw2CpriDelay": 561,
            "DLBPSw2FSSwDelay": 7031,
            "ULBPSw2FSSwDelay": 7031,
            "DLFSSw2CpriDelay": 3125,
            "ULFSSw2CpriDelay": 41,
            "DLBPFRDelay": 0,
            "ULResv1": 0,
            "DLResv1": 0,
            "ULResv2": 0,
            "DLResv2": 0,
            "ULResv3": 4346,
            "DLResv3": 20337
          },
          {
            "BPBoardType": 16901,
            "BPPhysicsBoard": 255,
            "FSBoardType": 13328,
            "FSPhysicsBoard": 10,
            "BPChipSwitchNum": 0,
            "ULTaligh": 1355,
            "DLBPDsp2SwDelay": 14653,
            "ULBPDsp2SwDelay": 9971,
            "DLBPSw2CpriDelay": 1916,
            "ULBPSw2CpriDelay": 561,
            "DLBPSw2FSSwDelay": 7031,
            "ULBPSw2FSSwDelay": 7031,
            "DLFSSw2CpriDelay": 3125,
            "ULFSSw2CpriDelay": 41,
            "DLBPFRDelay": 0,
            "ULResv1": 0,
            "DLResv1": 0,
            "ULResv2": 0,
            "DLResv2": 0,
            "ULResv3": 4346,
            "DLResv3": 20337
          },
          {
            "BPBoardType": 35072,
            "BPPhysicsBoard": 255,
            "FSBoardType": 13312,
            "FSPhysicsBoard": 6,
            "BPChipSwitchNum": 0,
            "ULTaligh": 0,
            "DLBPDsp2SwDelay": 0,
            "ULBPDsp2SwDelay": 0,
            "DLBPSw2CpriDelay": 0,
            "ULBPSw2CpriDelay": 0,
            "DLBPSw2FSSwDelay": 0,
            "ULBPSw2FSSwDelay": 0,
            "DLFSSw2CpriDelay": 3125,
            "ULFSSw2CpriDelay": 41,
            "DLBPFRDelay": 0,
            "ULResv1": 0,
            "DLResv1": 0,
            "ULResv2": 0,
            "DLResv2": 0,
            "ULResv3": 1563,
            "DLResv3": 0
          },
          {
            "BPBoardType": 35073,
            "BPPhysicsBoard": 1,
            "FSBoardType": 13312,
            "FSPhysicsBoard": 6,
            "BPChipSwitchNum": 0,
            "ULTaligh": 1355,
            "DLBPDsp2SwDelay": 138,
            "ULBPDsp2SwDelay": 810,
            "DLBPSw2CpriDelay": 1115,
            "ULBPSw2CpriDelay": 20,
            "DLBPSw2FSSwDelay": 1562,
            "ULBPSw2FSSwDelay": 3125,
            "DLFSSw2CpriDelay": 3125,
            "ULFSSw2CpriDelay": 41,
            "DLBPFRDelay": 0,
            "ULResv1": 0,
            "DLResv1": 0,
            "ULResv2": 0,
            "DLResv2": 0,
            "ULResv3": 9571,
            "DLResv3": 614
          },
          {
            "BPBoardType": 35073,
            "BPPhysicsBoard": 32,
            "FSBoardType": 13312,
            "FSPhysicsBoard": 6,
            "BPChipSwitchNum": 0,
            "ULTaligh": 1355,
            "DLBPDsp2SwDelay": 138,
            "ULBPDsp2SwDelay": 810,
            "DLBPSw2CpriDelay": 1115,
            "ULBPSw2CpriDelay": 20,
            "DLBPSw2FSSwDelay": 1562,
            "ULBPSw2FSSwDelay": 3125,
            "DLFSSw2CpriDelay": 3125,
            "ULFSSw2CpriDelay": 41,
            "DLBPFRDelay": 0,
            "ULResv1": 0,
            "DLResv1": 0,
            "ULResv2": 0,
            "DLResv2": 0,
            "ULResv3": 9571,
            "DLResv3": 614
          },
          {
            "BPBoardType": 16896,
            "BPPhysicsBoard": 255,
            "FSBoardType": 13312,
            "FSPhysicsBoard": 6,
            "BPChipSwitchNum": 0,
            "ULTaligh": 796,
            "DLBPDsp2SwDelay": 14653,
            "ULBPDsp2SwDelay": 9971,
            "DLBPSw2CpriDelay": 1916,
            "ULBPSw2CpriDelay": 561,
            "DLBPSw2FSSwDelay": 3125,
            "ULBPSw2FSSwDelay": 3125,
            "DLFSSw2CpriDelay": 3125,
            "ULFSSw2CpriDelay": 41,
            "DLBPFRDelay": 0,
            "ULResv1": 0,
            "DLResv1": 0,
            "ULResv2": 0,
            "DLResv2": 0,
            "ULResv3": 440,
            "DLResv3": 16431
          },
          {
            "BPBoardType": 16899,
            "BPPhysicsBoard": 255,
            "FSBoardType": 13312,
            "FSPhysicsBoard": 6,
            "BPChipSwitchNum": 0,
            "ULTaligh": 796,
            "DLBPDsp2SwDelay": 14653,
            "ULBPDsp2SwDelay": 9971,
            "DLBPSw2CpriDelay": 1916,
            "ULBPSw2CpriDelay": 561,
            "DLBPSw2FSSwDelay": 3125,
            "ULBPSw2FSSwDelay": 3125,
            "DLFSSw2CpriDelay": 3125,
            "ULFSSw2CpriDelay": 41,
            "DLBPFRDelay": 0,
            "ULResv1": 0,
            "DLResv1": 0,
            "ULResv2": 0,
            "DLResv2": 0,
            "ULResv3": 440,
            "DLResv3": 16431
          },
          {
            "BPBoardType": 16898,
            "BPPhysicsBoard": 255,
            "FSBoardType": 13312,
            "FSPhysicsBoard": 6,
            "BPChipSwitchNum": 0,
            "ULTaligh": 796,
            "DLBPDsp2SwDelay": 14653,
            "ULBPDsp2SwDelay": 9971,
            "DLBPSw2CpriDelay": 1916,
            "ULBPSw2CpriDelay": 561,
            "DLBPSw2FSSwDelay": 7031,
            "ULBPSw2FSSwDelay": 7031,
            "DLFSSw2CpriDelay": 3125,
            "ULFSSw2CpriDelay": 41,
            "DLBPFRDelay": 0,
            "ULResv1": 0,
            "DLResv1": 0,
            "ULResv2": 0,
            "DLResv2": 0,
            "ULResv3": 4346,
            "DLResv3": 20337
          },
          {
            "BPBoardType": 16900,
            "BPPhysicsBoard": 255,
            "FSBoardType": 13312,
            "FSPhysicsBoard": 6,
            "BPChipSwitchNum": 0,
            "ULTaligh": 1355,
            "DLBPDsp2SwDelay": 14653,
            "ULBPDsp2SwDelay": 9971,
            "DLBPSw2CpriDelay": 1916,
            "ULBPSw2CpriDelay": 561,
            "DLBPSw2FSSwDelay": 7031,
            "ULBPSw2FSSwDelay": 7031,
            "DLFSSw2CpriDelay": 3125,
            "ULFSSw2CpriDelay": 41,
            "DLBPFRDelay": 0,
            "ULResv1": 0,
            "DLResv1": 0,
            "ULResv2": 0,
            "DLResv2": 0,
            "ULResv3": 4346,
            "DLResv3": 20337
          },
          {
            "BPBoardType": 16901,
            "BPPhysicsBoard": 255,
            "FSBoardType": 13312,
            "FSPhysicsBoard": 6,
            "BPChipSwitchNum": 0,
            "ULTaligh": 1355,
            "DLBPDsp2SwDelay": 14653,
            "ULBPDsp2SwDelay": 9971,
            "DLBPSw2CpriDelay": 1916,
            "ULBPSw2CpriDelay": 561,
            "DLBPSw2FSSwDelay": 7031,
            "ULBPSw2FSSwDelay": 7031,
            "DLFSSw2CpriDelay": 3125,
            "ULFSSw2CpriDelay": 41,
            "DLBPFRDelay": 0,
            "ULResv1": 0,
            "DLResv1": 0,
            "ULResv2": 0,
            "DLResv2": 0,
            "ULResv3": 4346,
            "DLResv3": 20337
          },
          {
            "BPBoardType": 16898,
            "BPPhysicsBoard": 255,
            "FSBoardType": 16898,
            "FSPhysicsBoard": 255,
            "BPChipSwitchNum": 1,
            "ULTaligh": 796,
            "DLBPDsp2SwDelay": 14653,
            "ULBPDsp2SwDelay": 9971,
            "DLBPSw2CpriDelay": 5822,
            "ULBPSw2CpriDelay": 4467,
            "DLBPSw2FSSwDelay": 0,
            "ULBPSw2FSSwDelay": 0,
            "DLFSSw2CpriDelay": 0,
            "ULFSSw2CpriDelay": 0,
            "DLBPFRDelay": 0,
            "ULResv1": 0,
            "DLResv1": 0,
            "ULResv2": 0,
            "DLResv2": 0,
            "ULResv3": 5369,
            "DLResv3": 20287
          }
        ],
        "LOADMNGB": {
          "ENodeBIdx": 1,
          "TnlLoadFactor": 5,
          "TnlLoadLevleThrd": [
            60,
            75,
            85
          ],
          "HwLoadLevleThrd": [
            50,
            60,
            75
          ],
          "OvCacPeroidFactor": 5,
          "ResRptPeroid": 2,
          "PrbLCwindow": 3,
          "PrbLoadStateThrd": 2,
          "HWLBExeThrd": 60,
          "HWLCExeThrd": 85,
          "TnlLmSample": 1000,
          "TnlLmReport": 1000,
          "NGBRPRBCompress": 70,
          "UlTNLLBExeThrd": 75,
          "DlTNLLBExeThrd": 75,
          "UlTNLLCExeThrd": 90,
          "DlTNLLCExeThrd": 90,
          "DlPowerLCExeThrd": 90,
          "InterManueNBValidNum": 0,
          "InterManueNBIDList": [
            0,
            0,
            0,
            0,
            0,
            0,
            0,
            0,
            0,
            0,
            0,
            0,
            0,
            0,
            0,
            0,
            0,
            0,
            0,
            0,
            0,
            0,
            0,
            0,
            0,
            0,
            0,
            0,
            0,
            0,
            0,
            0,
            0,
            0,
            0,
            0,
            0,
            0,
            0,
            0,
            0,
            0,
            0,
            0,
            0,
            0,
            0,
            0,
            0,
            0,
            0,
            0,
            0,
            0,
            0,
            0,
            0,
            0,
            0,
            0,
            0,
            0,
            0,
            0,
            0,
            0,
            0,
            0,
            0,
            0,
            0,
            0,
            0,
            0,
            0,
            0,
            0,
            0,
            0,
            0,
            0,
            0,
            0,
            0,
            0,
            0,
            0,
            0,
            0,
            0,
            0,
            0,
            0,
            0,
            0,
            0,
            0,
            0,
            0,
            0,
            0,
            0,
            0,
            0,
            0,
            0,
            0,
            0,
            0,
            0,
            0,
            0,
            0,
            0,
            0,
            0,
            0,
            0,
            0,
            0,
            0,
            0,
            0,
            0,
            0,
            0,
            0,
            0
          ],
          "TimePrtCell": 5,
          "TNLLoadSwch": 0,
          "HWLoadSwch": 0,
          "ULInterferLBSwch": 0,
          "OIPRBRatioThrd": 80,
          "StartResRepOff": 10,
          "StopResRepOff": 20,
          "PowerLoadSwch": 0,
          "CALAPeriod": 8,
          "CAPRBMinusThrd": 10,
          "CALANbrThrd": 50,
          "GBRPRBFactor": 0,
          "NGBRPRBFactor": 0,
          "RRCNumRatioFactor": 100,
          "PRBUsageFactor": 0,
          "NumRedirectUE": 1
        },
        "MMALGB": {
          "ENodeBIdx": 1,
          "ULMMEnable": 1,
          "MaxSortedUENum": 32,
          "MaxUENum4Match": 16,
          "MaxStream": 16,
          "MaxSDMAUENum": 8,
          "McsThr": 20,
          "BSRThr": 3000,
          "RelativityThr": 180,
          "RBRatio4MMGroup": 80,
          "RxNumEnByPrach": 1,
          "ULMaxUENum4MatchedGroup": 4,
          "SingleRBSinrThr": 33,
          "M1RatioThr": 80,
          "BSRThr4MM": 3000,
          "SingleRBSinrDeltaThr": 3,
          "MMGroupRsvdRBRatio": 80
        },
        "PDCCH": {
          "ENodeBIdx": 1,
          "T1length": 10,
          "Lamda": 15,
          "EffTimer": 1000,
          "PdcchTargetBLER": 10,
          "PdcchSigCons": 9,
          "PdcchConsMinIdx": 4,
          "PdcchIdxHighLimitdelta": 2,
          "PdcchIdxLowLimitdelta": 2,
          "CFI1Cons": 3,
          "DCI2seriesSwch": 0,
          "DlUlCceRatio": 40,
          "CceRatioFlag": 0
        },
        "PDCHB": {
          "ENodeBIdx": 1,
          "OpLp2AntCdBk": [
            1,
            1
          ],
          "OpLp4AntCdBk": [
            1,
            1,
            1,
            1
          ],
          "ClsLp2AntCdBk": [
            1,
            1,
            1,
            1,
            1,
            1
          ],
          "ClsLp4AntCdBk": [
            1,
            1,
            1,
            1,
            1,
            1,
            1,
            1,
            1,
            1,
            1,
            1,
            1,
            1,
            1,
            1,
            1,
            1,
            1,
            1,
            1,
            1,
            1,
            1,
            1,
            1,
            1,
            1,
            1,
            1,
            1,
            1,
            1,
            1,
            1,
            1,
            1,
            1,
            1,
            1,
            1,
            1,
            1,
            1,
            1,
            1,
            1,
            1,
            1,
            1,
            1,
            1,
            1,
            1,
            1,
            1,
            1,
            1,
            1,
            1,
            1,
            1,
            1,
            1
          ],
          "MIMO2AntCdBk": [
            1,
            1,
            1,
            1
          ],
          "MIMO4AntCdBk": [
            1,
            1,
            1,
            1,
            1,
            1,
            1,
            1,
            1,
            1,
            1,
            1,
            1,
            1,
            1,
            1
          ],
          "ClsL2AntR1CdBk": [
            1,
            1,
            1,
            1
          ],
          "ClsL4AntR1CdBk": [
            1,
            1,
            1,
            1,
            1,
            1,
            1,
            1,
            1,
            1,
            1,
            1,
            1,
            1,
            1,
            1
          ],
          "PDCCHOrderTimer": 0,
          "TM92AntCdBk": [
            1,
            1,
            1,
            1,
            1,
            1
          ],
          "TM94AntCdBk": [
            1,
            1,
            1,
            1,
            1,
            1,
            1,
            1,
            1,
            1,
            1,
            1,
            1,
            1,
            1,
            1,
            1,
            1,
            1,
            1,
            1,
            1,
            1,
            1,
            1,
            1,
            1,
            1,
            1,
            1,
            1,
            1,
            1,
            1,
            1,
            1,
            1,
            1,
            1,
            1,
            1,
            1,
            1,
            1,
            1,
            1,
            1,
            1,
            1,
            1,
            1,
            1,
            1,
            1,
            1,
            1,
            1,
            1,
            1,
            1,
            1,
            1,
            1,
            1
          ],
          "TM98AntCdBk": [
            1,
            1,
            1,
            1,
            1,
            1,
            1,
            1,
            1,
            1,
            1,
            1,
            1,
            1,
            1,
            1,
            1,
            1,
            1,
            1,
            1,
            1,
            1,
            1,
            1,
            1,
            1,
            1,
            1,
            1,
            1,
            1,
            1,
            1,
            1,
            1,
            1,
            1,
            1,
            1,
            1,
            1,
            1,
            1,
            1,
            1,
            1,
            1,
            1,
            1,
            1,
            1,
            1,
            1,
            1,
            1,
            1,
            1,
            1,
            1,
            1,
            1,
            1,
            1,
            1,
            1,
            1,
            1,
            1,
            1,
            1,
            1,
            1,
            1,
            1,
            1,
            1,
            1,
            1,
            1,
            1,
            1,
            1,
            1,
            1,
            1,
            1,
            1,
            1,
            1,
            1,
            1,
            1,
            1,
            1,
            1,
            1,
            1,
            1,
            1,
            1,
            1,
            1,
            1,
            1,
            1,
            1,
            1,
            1
          ]
        },
        "PKTESTB": {
          "ENodeBIdx": 1,
          "PingPkSwch": 0,
          "CellThroughputTestFlag": 0,
          "SETresholdCEU": 25,
          "EdgeThroughputRatio": 10,
          "MulUEPingPrioPrmtSwch": 0,
          "Msg1Msg2DelayOptSwch": 0,
          "DlMimoPkTestSwch": 0,
          "PkTestTm3CQIThr": 8,
          "PkTestTm3RIThr": 15,
          "PkTestTm7CQIThr1": 12,
          "PkTestTm7CQIThr2": 13,
          "PkTestTm7BFGainThr1": 21,
          "PkTestTm7BFGainThr2": 21,
          "PkTestTm8CQIThr1": 12,
          "PkTestTm8CQIThr2": 13,
          "PkTestTm8BFGainThr": 21,
          "PkTestTm37CQIThr1": 12,
          "PkTestTm73CQIThr2": 13,
          "PkTestTm37BFGainThr1": 21,
          "PkTestTm73BFGainThr2": 21,
          "PkTestTm73McsThr": 27,
          "PkTestTm38McsThr1": 22,
          "PkTestTm83McsThr2": 23,
          "PkTestTm38BFGainThr1": 21,
          "PkTestTm83BFGainThr2": 21,
          "HOCmdTransTimeCtrlSwch": 0,
          "TransTimeofHOCmd": 0,
          "RnluHoDelayPkSwitch": 0,
          "MultiUeHoSerialInterval": 0,
          "UlAmcStepFactor": 1,
          "UcUlAmcMode": 0,
          "UlBSRTestFlag": 0,
          "UlBSRTestThreshold": 5000,
          "RbNiHighLimit": 50,
          "RbNiLowLimit": 10,
          "Msg5DelayOptSwch": 0,
          "MaxPreSchdUser4Tcp": 2,
          "SupportSpecUEMaxNum": 10,
          "AmUlDiscardPktStatSwch": 1,
          "SmartTestProT3": 180000,
          "DeltaPL4ATU": 70,
          "DlPreSche4ATUSwch": 0,
          "DlPreScheIntval4ATU": 10,
          "DlPreScheBSR4ATU": 2,
          "UlPreSche4ATUSwch": 0,
          "UlPreScheIntval4ATU": 10,
          "UlPreScheBSR4ATU": 4,
          "VirBSR4ATUTCPACK": 8,
          "DeltaPL": 50,
          "FiUpLimitMargin": 35,
          "TargetBler4A0": 1,
          "TargetBler4A1": 4,
          "TargetBler4A2": 7,
          "AckWeight4A2": 10,
          "SpiLevel": 0,
          "SpiBlackIP1": [
            0,
            0,
            0,
            0
          ],
          "SpiBlackIP2": [
            0,
            0,
            0,
            0
          ],
          "SpiBlackIP3": [
            0,
            0,
            0,
            0
          ],
          "SpiBlackIP4": [
            0,
            0,
            0,
            0
          ],
          "SpiBlackIP5": [
            0,
            0,
            0,
            0
          ],
          "DlRsrpPeriodSwch": 1,
          "AckWeight4ATUA2": 1,
          "IpNoticeTimer": 2
        },
        "PRACHB": {
          "ENodeBIdx": 1,
          "PreAbsolThrd": 3277,
          "Msg3CrcErrCnt": 100,
          "PrachRbofPuschShare": 0
        },
        "PUCHB": {
          "ENodeBIdx": 1,
          "SemiPucchReP": 3,
          "AckNackRepetInd": 0,
          "NANRep": 0,
          "ANackRepSinrIn": 8,
          "ANackRepSinrOut": 12,
          "GrpHopEnableInd": 0,
          "DeltaSs": 3,
          "SeqHopEnableInd": 0,
          "CycleShift": 3,
          "SrsDuration": 1,
          "AckMcsOffset": [
            8,
            8,
            8,
            12
          ],
          "MaxSrsMultiUser": 2,
          "PUCCHRsAlloc": 0,
          "SRSRsAlloc": 0,
          "HoppingBitsInfo": 0,
          "PilotHopEnable": 0,
          "TTIBSinrDiscardThre": 5,
          "TTIBSinrDiscardWin": 5000,
          "TTIBSinrFilterThre": 200,
          "OnlySendUCINum": 2,
          "SRSPLThr": [
            118,
            124,
            130
          ],
          "SrsPLHys1": 2,
          "SrsPLHys2": 3,
          "TimerForUENum": 200,
          "ThrdForAdaptAdjust": 4,
          "PowerTransientSwitch": 0,
          "AckMcsOffsetforMC": [
            0,
            0,
            0
          ],
          "PucchReP": 1,
          "PHYResRcfgTimeInterval": 5,
          "PucchPstxAveWinLen": 1,
          "PucchFullPowerThr": 30,
          "PhyResRecfgThr": 5,
          "DecisionPeriod4HIRB": 100,
          "DeltaRBNIThresh": 5,
          "RBNIThresh": 215,
          "PucchReservedPLThrd": 130,
          "TTIBundSinrInLowerLimit": 11,
          "PucchBcchTimer": 20,
          "HighCapatoLowTimer": 10,
          "PUCCHRsvdMode": 2,
          "ULFDDSoundingValid": 0,
          "CombinGainValue1": 4,
          "CombinGainValue2": 2,
          "SinrThread": 17,
          "SRSfreq4highway": 0,
          "SRSCPactive4highway": 0,
          "RBNIThresh4QCell": 500,
          "UlSRBNIFreqSelSwch": 1,
          "UlSRBNIDiffTHr4FreqSelect": 5,
          "FixPUCCHRbSwitch": 0,
          "FixPUCCHRbNum": 4,
          "ERSThread": 6,
          "CompPLThread": 120
        },
        "QCIB": [
          {
            "QCI": 1,
            "DlQoSWndSize": 4
          },
          {
            "QCI": 2,
            "DlQoSWndSize": 4
          },
          {
            "QCI": 3,
            "DlQoSWndSize": 4
          },
          {
            "QCI": 4,
            "DlQoSWndSize": 4
          },
          {
            "QCI": 5,
            "DlQoSWndSize": 6
          },
          {
            "QCI": 6,
            "DlQoSWndSize": 6
          },
          {
            "QCI": 7,
            "DlQoSWndSize": 6
          },
          {
            "QCI": 8,
            "DlQoSWndSize": 6
          },
          {
            "QCI": 9,
            "DlQoSWndSize": 6
          },
          {
            "QCI": 256,
            "DlQoSWndSize": 6
          },
          {
            "QCI": 0,
            "DlQoSWndSize": 6
          }
        ],
        "QOSB": {
          "ENodeBIdx": 1,
          "UlTheta4Throughput": 0,
          "DlTheta4Throughput": 2,
          "UlMaxAMBR": 12800,
          "UlMinAMBR": 128,
          "DlMaxAMBR": 25600,
          "DlMinAMBR": 256,
          "AMBRScaleFactor": 0,
          "UlMaxMasterSchdUENum": 24,
          "DlMaxMasterSchdUENum": 8,
          "UlPktCompensation": 0,
          "UlWndFactor4RBCalc": 1,
          "UlMaxSchdedWndNum": 2,
          "UlQoSWndSize": 0,
          "DlPktCompensation": 0,
          "DlWndFactor4RBCalc": 1,
          "DlMaxSchdedWndNum": 2,
          "UlSelectUENum": 16,
          "DlSelectUENum": 16,
          "UlPFThpSwch": 0,
          "DlPFThpSwch": 0,
          "DLQosExtQCIGBRWndSize": 2,
          "DLQosExtQCINGBRWndSize": 2,
          "SingleRbSinrLevel": 800,
          "DlRBAlloAlg": 0,
          "UlRBAlloAlg": 0,
          "QCIeMLP4ATU": [
            2,
            3,
            3,
            4,
            1,
            6,
            6,
            6,
            6
          ]
        },
        "RACH": {
          "ENodeBIdx": 1,
          "FalAlarmAbsoThrl": 600,
          "WinLen": 5
        },
        "RANSHARING": {
          "ENodeBIdx": 1,
          "LteRANShareMode": 0,
          "LteNetworkShareMode": 0
        },
        "RLC": [
          {
            "AppId": 0,
            "TReordering": 9,
            "TStatusProhibt": 4,
            "TPollRetransmt": 11,
            "TPollPdu": 2,
            "TPollByte": 14,
            "MaxRetxThrd": 7
          },
          {
            "AppId": 1,
            "TReordering": 9,
            "TStatusProhibt": 4,
            "TPollRetransmt": 11,
            "TPollPdu": 2,
            "TPollByte": 14,
            "MaxRetxThrd": 7
          },
          {
            "AppId": 32,
            "TReordering": 9,
            "TStatusProhibt": 4,
            "TPollRetransmt": 11,
            "TPollPdu": 2,
            "TPollByte": 14,
            "MaxRetxThrd": 7
          },
          {
            "AppId": 33,
            "TReordering": 9,
            "TStatusProhibt": 4,
            "TPollRetransmt": 11,
            "TPollPdu": 2,
            "TPollByte": 14,
            "MaxRetxThrd": 7
          },
          {
            "AppId": 34,
            "TReordering": 9,
            "TStatusProhibt": 4,
            "TPollRetransmt": 11,
            "TPollPdu": 2,
            "TPollByte": 14,
            "MaxRetxThrd": 7
          },
          {
            "AppId": 35,
            "TReordering": 9,
            "TStatusProhibt": 4,
            "TPollRetransmt": 11,
            "TPollPdu": 2,
            "TPollByte": 14,
            "MaxRetxThrd": 7
          },
          {
            "AppId": 130,
            "TReordering": 9,
            "TStatusProhibt": 4,
            "TPollRetransmt": 11,
            "TPollPdu": 2,
            "TPollByte": 14,
            "MaxRetxThrd": 7
          },
          {
            "AppId": 131,
            "TReordering": 9,
            "TStatusProhibt": 4,
            "TPollRetransmt": 11,
            "TPollPdu": 2,
            "TPollByte": 14,
            "MaxRetxThrd": 7
          },
          {
            "AppId": 132,
            "TReordering": 9,
            "TStatusProhibt": 4,
            "TPollRetransmt": 11,
            "TPollPdu": 2,
            "TPollByte": 14,
            "MaxRetxThrd": 7
          },
          {
            "AppId": 133,
            "TReordering": 9,
            "TStatusProhibt": 4,
            "TPollRetransmt": 11,
            "TPollPdu": 2,
            "TPollByte": 14,
            "MaxRetxThrd": 7
          },
          {
            "AppId": 134,
            "TReordering": 9,
            "TStatusProhibt": 4,
            "TPollRetransmt": 11,
            "TPollPdu": 2,
            "TPollByte": 14,
            "MaxRetxThrd": 7
          },
          {
            "AppId": 135,
            "TReordering": 9,
            "TStatusProhibt": 4,
            "TPollRetransmt": 11,
            "TPollPdu": 2,
            "TPollByte": 14,
            "MaxRetxThrd": 7
          },
          {
            "AppId": 136,
            "TReordering": 9,
            "TStatusProhibt": 4,
            "TPollRetransmt": 11,
            "TPollPdu": 2,
            "TPollByte": 14,
            "MaxRetxThrd": 7
          },
          {
            "AppId": 137,
            "TReordering": 9,
            "TStatusProhibt": 4,
            "TPollRetransmt": 11,
            "TPollPdu": 2,
            "TPollByte": 14,
            "MaxRetxThrd": 7
          },
          {
            "AppId": 138,
            "TReordering": 9,
            "TStatusProhibt": 4,
            "TPollRetransmt": 11,
            "TPollPdu": 2,
            "TPollByte": 14,
            "MaxRetxThrd": 7
          },
          {
            "AppId": 139,
            "TReordering": 9,
            "TStatusProhibt": 4,
            "TPollRetransmt": 11,
            "TPollPdu": 2,
            "TPollByte": 14,
            "MaxRetxThrd": 7
          },
          {
            "AppId": 146,
            "TReordering": 9,
            "TStatusProhibt": 4,
            "TPollRetransmt": 11,
            "TPollPdu": 2,
            "TPollByte": 14,
            "MaxRetxThrd": 7
          },
          {
            "AppId": 147,
            "TReordering": 9,
            "TStatusProhibt": 4,
            "TPollRetransmt": 11,
            "TPollPdu": 2,
            "TPollByte": 14,
            "MaxRetxThrd": 7
          },
          {
            "AppId": 148,
            "TReordering": 9,
            "TStatusProhibt": 4,
            "TPollRetransmt": 11,
            "TPollPdu": 2,
            "TPollByte": 14,
            "MaxRetxThrd": 7
          },
          {
            "AppId": 149,
            "TReordering": 9,
            "TStatusProhibt": 4,
            "TPollRetransmt": 11,
            "TPollPdu": 2,
            "TPollByte": 14,
            "MaxRetxThrd": 7
          },
          {
            "AppId": 150,
            "TReordering": 9,
            "TStatusProhibt": 4,
            "TPollRetransmt": 11,
            "TPollPdu": 2,
            "TPollByte": 14,
            "MaxRetxThrd": 7
          },
          {
            "AppId": 151,
            "TReordering": 9,
            "TStatusProhibt": 4,
            "TPollRetransmt": 11,
            "TPollPdu": 2,
            "TPollByte": 14,
            "MaxRetxThrd": 7
          },
          {
            "AppId": 1024,
            "TReordering": 9,
            "TStatusProhibt": 4,
            "TPollRetransmt": 11,
            "TPollPdu": 2,
            "TPollByte": 14,
            "MaxRetxThrd": 7
          },
          {
            "AppId": 1025,
            "TReordering": 9,
            "TStatusProhibt": 4,
            "TPollRetransmt": 11,
            "TPollPdu": 2,
            "TPollByte": 14,
            "MaxRetxThrd": 7
          },
          {
            "AppId": 1026,
            "TReordering": 9,
            "TStatusProhibt": 4,
            "TPollRetransmt": 11,
            "TPollPdu": 2,
            "TPollByte": 14,
            "MaxRetxThrd": 7
          },
          {
            "AppId": 1027,
            "TReordering": 9,
            "TStatusProhibt": 4,
            "TPollRetransmt": 11,
            "TPollPdu": 2,
            "TPollByte": 14,
            "MaxRetxThrd": 7
          },
          {
            "AppId": 1028,
            "TReordering": 9,
            "TStatusProhibt": 4,
            "TPollRetransmt": 11,
            "TPollPdu": 2,
            "TPollByte": 14,
            "MaxRetxThrd": 7
          },
          {
            "AppId": 1029,
            "TReordering": 9,
            "TStatusProhibt": 4,
            "TPollRetransmt": 11,
            "TPollPdu": 2,
            "TPollByte": 14,
            "MaxRetxThrd": 7
          },
          {
            "AppId": 1030,
            "TReordering": 9,
            "TStatusProhibt": 4,
            "TPollRetransmt": 11,
            "TPollPdu": 2,
            "TPollByte": 14,
            "MaxRetxThrd": 7
          },
          {
            "AppId": 1031,
            "TReordering": 9,
            "TStatusProhibt": 4,
            "TPollRetransmt": 11,
            "TPollPdu": 2,
            "TPollByte": 14,
            "MaxRetxThrd": 7
          }
        ],
        "RLFB": {
          "ENodeBIdx": 1,
          "BLLRAbnormalThd": 5,
          "DLNewSchdCntThr": 50,
          "ULNewSchdCntThr": 50,
          "DLHighBllrCntThr": 10,
          "ULHighBllrCntThr": 10,
          "PLThr4SRSDect": 120,
          "PSThr4SRSDect": 20,
          "Num4SRSWin": 8,
          "WinThd4SRS": 4,
          "SRSDecisionNum": 4,
          "VOIPRLFMsg0Num": 4
        },
        "RRUTYPECFG": [
          {
            "RRUTypeCfgIdx": 1,
            "ACSendPowdelta": 10,
            "UpACSendPowdelta": 20
          },
          {
            "RRUTypeCfgIdx": 2,
            "ACSendPowdelta": 20,
            "UpACSendPowdelta": 20
          }
        ],
        "SCENARIO": [
          {
            "SetTypeIdx": 0,
            "SetType": 0,
            "BPLBoradCfgIdx": 1,
            "RRUTypeCfgIdx": 0,
            "AntTypeCfgIdx": 0,
            "ChanTypeCfgIdx": 0,
            "BandCfgIdx": 0,
            "SceneCfgIdx": 0
          },
          {
            "SetTypeIdx": 0,
            "SetType": 1,
            "BPLBoradCfgIdx": 2,
            "RRUTypeCfgIdx": 0,
            "AntTypeCfgIdx": 0,
            "ChanTypeCfgIdx": 0,
            "BandCfgIdx": 0,
            "SceneCfgIdx": 0
          },
          {
            "SetTypeIdx": 1,
            "SetType": 0,
            "BPLBoradCfgIdx": 0,
            "RRUTypeCfgIdx": 1,
            "AntTypeCfgIdx": 0,
            "ChanTypeCfgIdx": 0,
            "BandCfgIdx": 0,
            "SceneCfgIdx": 0
          },
          {
            "SetTypeIdx": 1,
            "SetType": 1,
            "BPLBoradCfgIdx": 0,
            "RRUTypeCfgIdx": 2,
            "AntTypeCfgIdx": 0,
            "ChanTypeCfgIdx": 0,
            "BandCfgIdx": 0,
            "SceneCfgIdx": 0
          },
          {
            "SetTypeIdx": 2,
            "SetType": 1,
            "BPLBoradCfgIdx": 0,
            "RRUTypeCfgIdx": 0,
            "AntTypeCfgIdx": 1,
            "ChanTypeCfgIdx": 0,
            "BandCfgIdx": 0,
            "SceneCfgIdx": 0
          },
          {
            "SetTypeIdx": 2,
            "SetType": 2,
            "BPLBoradCfgIdx": 0,
            "RRUTypeCfgIdx": 0,
            "AntTypeCfgIdx": 2,
            "ChanTypeCfgIdx": 0,
            "BandCfgIdx": 0,
            "SceneCfgIdx": 0
          },
          {
            "SetTypeIdx": 2,
            "SetType": 3,
            "BPLBoradCfgIdx": 0,
            "RRUTypeCfgIdx": 0,
            "AntTypeCfgIdx": 3,
            "ChanTypeCfgIdx": 0,
            "BandCfgIdx": 0,
            "SceneCfgIdx": 0
          },
          {
            "SetTypeIdx": 2,
            "SetType": 4,
            "BPLBoradCfgIdx": 0,
            "RRUTypeCfgIdx": 0,
            "AntTypeCfgIdx": 4,
            "ChanTypeCfgIdx": 0,
            "BandCfgIdx": 0,
            "SceneCfgIdx": 0
          },
          {
            "SetTypeIdx": 2,
            "SetType": 5,
            "BPLBoradCfgIdx": 0,
            "RRUTypeCfgIdx": 0,
            "AntTypeCfgIdx": 5,
            "ChanTypeCfgIdx": 0,
            "BandCfgIdx": 0,
            "SceneCfgIdx": 0
          },
          {
            "SetTypeIdx": 2,
            "SetType": 6,
            "BPLBoradCfgIdx": 0,
            "RRUTypeCfgIdx": 0,
            "AntTypeCfgIdx": 6,
            "ChanTypeCfgIdx": 0,
            "BandCfgIdx": 0,
            "SceneCfgIdx": 0
          },
          {
            "SetTypeIdx": 2,
            "SetType": 7,
            "BPLBoradCfgIdx": 0,
            "RRUTypeCfgIdx": 0,
            "AntTypeCfgIdx": 7,
            "ChanTypeCfgIdx": 0,
            "BandCfgIdx": 0,
            "SceneCfgIdx": 0
          },
          {
            "SetTypeIdx": 2,
            "SetType": 8,
            "BPLBoradCfgIdx": 0,
            "RRUTypeCfgIdx": 0,
            "AntTypeCfgIdx": 8,
            "ChanTypeCfgIdx": 0,
            "BandCfgIdx": 0,
            "SceneCfgIdx": 0
          },
          {
            "SetTypeIdx": 2,
            "SetType": 11,
            "BPLBoradCfgIdx": 0,
            "RRUTypeCfgIdx": 0,
            "AntTypeCfgIdx": 9,
            "ChanTypeCfgIdx": 0,
            "BandCfgIdx": 0,
            "SceneCfgIdx": 0
          },
          {
            "SetTypeIdx": 2,
            "SetType": 12,
            "BPLBoradCfgIdx": 0,
            "RRUTypeCfgIdx": 0,
            "AntTypeCfgIdx": 10,
            "ChanTypeCfgIdx": 0,
            "BandCfgIdx": 0,
            "SceneCfgIdx": 0
          },
          {
            "SetTypeIdx": 2,
            "SetType": 13,
            "BPLBoradCfgIdx": 0,
            "RRUTypeCfgIdx": 0,
            "AntTypeCfgIdx": 11,
            "ChanTypeCfgIdx": 0,
            "BandCfgIdx": 0,
            "SceneCfgIdx": 0
          },
          {
            "SetTypeIdx": 2,
            "SetType": 14,
            "BPLBoradCfgIdx": 0,
            "RRUTypeCfgIdx": 0,
            "AntTypeCfgIdx": 12,
            "ChanTypeCfgIdx": 0,
            "BandCfgIdx": 0,
            "SceneCfgIdx": 0
          },
          {
            "SetTypeIdx": 2,
            "SetType": 15,
            "BPLBoradCfgIdx": 0,
            "RRUTypeCfgIdx": 0,
            "AntTypeCfgIdx": 13,
            "ChanTypeCfgIdx": 0,
            "BandCfgIdx": 0,
            "SceneCfgIdx": 0
          },
          {
            "SetTypeIdx": 2,
            "SetType": 16,
            "BPLBoradCfgIdx": 0,
            "RRUTypeCfgIdx": 0,
            "AntTypeCfgIdx": 14,
            "ChanTypeCfgIdx": 0,
            "BandCfgIdx": 0,
            "SceneCfgIdx": 0
          },
          {
            "SetTypeIdx": 2,
            "SetType": 17,
            "BPLBoradCfgIdx": 0,
            "RRUTypeCfgIdx": 0,
            "AntTypeCfgIdx": 15,
            "ChanTypeCfgIdx": 0,
            "BandCfgIdx": 0,
            "SceneCfgIdx": 0
          },
          {
            "SetTypeIdx": 2,
            "SetType": 18,
            "BPLBoradCfgIdx": 0,
            "RRUTypeCfgIdx": 0,
            "AntTypeCfgIdx": 16,
            "ChanTypeCfgIdx": 0,
            "BandCfgIdx": 0,
            "SceneCfgIdx": 0
          },
          {
            "SetTypeIdx": 3,
            "SetType": 1,
            "BPLBoradCfgIdx": 0,
            "RRUTypeCfgIdx": 0,
            "AntTypeCfgIdx": 0,
            "ChanTypeCfgIdx": 1,
            "BandCfgIdx": 0,
            "SceneCfgIdx": 0
          },
          {
            "SetTypeIdx": 3,
            "SetType": 2,
            "BPLBoradCfgIdx": 0,
            "RRUTypeCfgIdx": 0,
            "AntTypeCfgIdx": 0,
            "ChanTypeCfgIdx": 2,
            "BandCfgIdx": 0,
            "SceneCfgIdx": 0
          },
          {
            "SetTypeIdx": 3,
            "SetType": 3,
            "BPLBoradCfgIdx": 0,
            "RRUTypeCfgIdx": 0,
            "AntTypeCfgIdx": 0,
            "ChanTypeCfgIdx": 3,
            "BandCfgIdx": 0,
            "SceneCfgIdx": 0
          },
          {
            "SetTypeIdx": 3,
            "SetType": 4,
            "BPLBoradCfgIdx": 0,
            "RRUTypeCfgIdx": 0,
            "AntTypeCfgIdx": 0,
            "ChanTypeCfgIdx": 4,
            "BandCfgIdx": 0,
            "SceneCfgIdx": 0
          },
          {
            "SetTypeIdx": 3,
            "SetType": 5,
            "BPLBoradCfgIdx": 0,
            "RRUTypeCfgIdx": 0,
            "AntTypeCfgIdx": 0,
            "ChanTypeCfgIdx": 5,
            "BandCfgIdx": 0,
            "SceneCfgIdx": 0
          },
          {
            "SetTypeIdx": 3,
            "SetType": 6,
            "BPLBoradCfgIdx": 0,
            "RRUTypeCfgIdx": 0,
            "AntTypeCfgIdx": 0,
            "ChanTypeCfgIdx": 6,
            "BandCfgIdx": 0,
            "SceneCfgIdx": 0
          },
          {
            "SetTypeIdx": 3,
            "SetType": 7,
            "BPLBoradCfgIdx": 0,
            "RRUTypeCfgIdx": 0,
            "AntTypeCfgIdx": 0,
            "ChanTypeCfgIdx": 7,
            "BandCfgIdx": 0,
            "SceneCfgIdx": 0
          },
          {
            "SetTypeIdx": 3,
            "SetType": 8,
            "BPLBoradCfgIdx": 0,
            "RRUTypeCfgIdx": 0,
            "AntTypeCfgIdx": 0,
            "ChanTypeCfgIdx": 8,
            "BandCfgIdx": 0,
            "SceneCfgIdx": 0
          },
          {
            "SetTypeIdx": 3,
            "SetType": 11,
            "BPLBoradCfgIdx": 0,
            "RRUTypeCfgIdx": 0,
            "AntTypeCfgIdx": 0,
            "ChanTypeCfgIdx": 9,
            "BandCfgIdx": 0,
            "SceneCfgIdx": 0
          },
          {
            "SetTypeIdx": 3,
            "SetType": 12,
            "BPLBoradCfgIdx": 0,
            "RRUTypeCfgIdx": 0,
            "AntTypeCfgIdx": 0,
            "ChanTypeCfgIdx": 10,
            "BandCfgIdx": 0,
            "SceneCfgIdx": 0
          },
          {
            "SetTypeIdx": 3,
            "SetType": 13,
            "BPLBoradCfgIdx": 0,
            "RRUTypeCfgIdx": 0,
            "AntTypeCfgIdx": 0,
            "ChanTypeCfgIdx": 11,
            "BandCfgIdx": 0,
            "SceneCfgIdx": 0
          },
          {
            "SetTypeIdx": 3,
            "SetType": 14,
            "BPLBoradCfgIdx": 0,
            "RRUTypeCfgIdx": 0,
            "AntTypeCfgIdx": 0,
            "ChanTypeCfgIdx": 12,
            "BandCfgIdx": 0,
            "SceneCfgIdx": 0
          },
          {
            "SetTypeIdx": 3,
            "SetType": 15,
            "BPLBoradCfgIdx": 0,
            "RRUTypeCfgIdx": 0,
            "AntTypeCfgIdx": 0,
            "ChanTypeCfgIdx": 13,
            "BandCfgIdx": 0,
            "SceneCfgIdx": 0
          },
          {
            "SetTypeIdx": 3,
            "SetType": 16,
            "BPLBoradCfgIdx": 0,
            "RRUTypeCfgIdx": 0,
            "AntTypeCfgIdx": 0,
            "ChanTypeCfgIdx": 14,
            "BandCfgIdx": 0,
            "SceneCfgIdx": 0
          },
          {
            "SetTypeIdx": 3,
            "SetType": 17,
            "BPLBoradCfgIdx": 0,
            "RRUTypeCfgIdx": 0,
            "AntTypeCfgIdx": 0,
            "ChanTypeCfgIdx": 15,
            "BandCfgIdx": 0,
            "SceneCfgIdx": 0
          },
          {
            "SetTypeIdx": 3,
            "SetType": 18,
            "BPLBoradCfgIdx": 0,
            "RRUTypeCfgIdx": 0,
            "AntTypeCfgIdx": 0,
            "ChanTypeCfgIdx": 16,
            "BandCfgIdx": 0,
            "SceneCfgIdx": 0
          },
          {
            "SetTypeIdx": 3,
            "SetType": 21,
            "BPLBoradCfgIdx": 0,
            "RRUTypeCfgIdx": 0,
            "AntTypeCfgIdx": 0,
            "ChanTypeCfgIdx": 17,
            "BandCfgIdx": 0,
            "SceneCfgIdx": 0
          },
          {
            "SetTypeIdx": 3,
            "SetType": 22,
            "BPLBoradCfgIdx": 0,
            "RRUTypeCfgIdx": 0,
            "AntTypeCfgIdx": 0,
            "ChanTypeCfgIdx": 18,
            "BandCfgIdx": 0,
            "SceneCfgIdx": 0
          },
          {
            "SetTypeIdx": 3,
            "SetType": 23,
            "BPLBoradCfgIdx": 0,
            "RRUTypeCfgIdx": 0,
            "AntTypeCfgIdx": 0,
            "ChanTypeCfgIdx": 19,
            "BandCfgIdx": 0,
            "SceneCfgIdx": 0
          },
          {
            "SetTypeIdx": 3,
            "SetType": 24,
            "BPLBoradCfgIdx": 0,
            "RRUTypeCfgIdx": 0,
            "AntTypeCfgIdx": 0,
            "ChanTypeCfgIdx": 20,
            "BandCfgIdx": 0,
            "SceneCfgIdx": 0
          },
          {
            "SetTypeIdx": 3,
            "SetType": 25,
            "BPLBoradCfgIdx": 0,
            "RRUTypeCfgIdx": 0,
            "AntTypeCfgIdx": 0,
            "ChanTypeCfgIdx": 21,
            "BandCfgIdx": 0,
            "SceneCfgIdx": 0
          },
          {
            "SetTypeIdx": 3,
            "SetType": 26,
            "BPLBoradCfgIdx": 0,
            "RRUTypeCfgIdx": 0,
            "AntTypeCfgIdx": 0,
            "ChanTypeCfgIdx": 22,
            "BandCfgIdx": 0,
            "SceneCfgIdx": 0
          },
          {
            "SetTypeIdx": 3,
            "SetType": 27,
            "BPLBoradCfgIdx": 0,
            "RRUTypeCfgIdx": 0,
            "AntTypeCfgIdx": 0,
            "ChanTypeCfgIdx": 23,
            "BandCfgIdx": 0,
            "SceneCfgIdx": 0
          },
          {
            "SetTypeIdx": 3,
            "SetType": 28,
            "BPLBoradCfgIdx": 0,
            "RRUTypeCfgIdx": 0,
            "AntTypeCfgIdx": 0,
            "ChanTypeCfgIdx": 24,
            "BandCfgIdx": 0,
            "SceneCfgIdx": 0
          },
          {
            "SetTypeIdx": 3,
            "SetType": 31,
            "BPLBoradCfgIdx": 0,
            "RRUTypeCfgIdx": 0,
            "AntTypeCfgIdx": 0,
            "ChanTypeCfgIdx": 25,
            "BandCfgIdx": 0,
            "SceneCfgIdx": 0
          },
          {
            "SetTypeIdx": 3,
            "SetType": 32,
            "BPLBoradCfgIdx": 0,
            "RRUTypeCfgIdx": 0,
            "AntTypeCfgIdx": 0,
            "ChanTypeCfgIdx": 26,
            "BandCfgIdx": 0,
            "SceneCfgIdx": 0
          },
          {
            "SetTypeIdx": 3,
            "SetType": 33,
            "BPLBoradCfgIdx": 0,
            "RRUTypeCfgIdx": 0,
            "AntTypeCfgIdx": 0,
            "ChanTypeCfgIdx": 27,
            "BandCfgIdx": 0,
            "SceneCfgIdx": 0
          },
          {
            "SetTypeIdx": 3,
            "SetType": 34,
            "BPLBoradCfgIdx": 0,
            "RRUTypeCfgIdx": 0,
            "AntTypeCfgIdx": 0,
            "ChanTypeCfgIdx": 28,
            "BandCfgIdx": 0,
            "SceneCfgIdx": 0
          },
          {
            "SetTypeIdx": 3,
            "SetType": 35,
            "BPLBoradCfgIdx": 0,
            "RRUTypeCfgIdx": 0,
            "AntTypeCfgIdx": 0,
            "ChanTypeCfgIdx": 29,
            "BandCfgIdx": 0,
            "SceneCfgIdx": 0
          },
          {
            "SetTypeIdx": 3,
            "SetType": 36,
            "BPLBoradCfgIdx": 0,
            "RRUTypeCfgIdx": 0,
            "AntTypeCfgIdx": 0,
            "ChanTypeCfgIdx": 30,
            "BandCfgIdx": 0,
            "SceneCfgIdx": 0
          },
          {
            "SetTypeIdx": 3,
            "SetType": 37,
            "BPLBoradCfgIdx": 0,
            "RRUTypeCfgIdx": 0,
            "AntTypeCfgIdx": 0,
            "ChanTypeCfgIdx": 31,
            "BandCfgIdx": 0,
            "SceneCfgIdx": 0
          },
          {
            "SetTypeIdx": 3,
            "SetType": 38,
            "BPLBoradCfgIdx": 0,
            "RRUTypeCfgIdx": 0,
            "AntTypeCfgIdx": 0,
            "ChanTypeCfgIdx": 32,
            "BandCfgIdx": 0,
            "SceneCfgIdx": 0
          },
          {
            "SetTypeIdx": 3,
            "SetType": 41,
            "BPLBoradCfgIdx": 0,
            "RRUTypeCfgIdx": 0,
            "AntTypeCfgIdx": 0,
            "ChanTypeCfgIdx": 33,
            "BandCfgIdx": 0,
            "SceneCfgIdx": 0
          },
          {
            "SetTypeIdx": 3,
            "SetType": 42,
            "BPLBoradCfgIdx": 0,
            "RRUTypeCfgIdx": 0,
            "AntTypeCfgIdx": 0,
            "ChanTypeCfgIdx": 34,
            "BandCfgIdx": 0,
            "SceneCfgIdx": 0
          },
          {
            "SetTypeIdx": 3,
            "SetType": 43,
            "BPLBoradCfgIdx": 0,
            "RRUTypeCfgIdx": 0,
            "AntTypeCfgIdx": 0,
            "ChanTypeCfgIdx": 35,
            "BandCfgIdx": 0,
            "SceneCfgIdx": 0
          },
          {
            "SetTypeIdx": 3,
            "SetType": 44,
            "BPLBoradCfgIdx": 0,
            "RRUTypeCfgIdx": 0,
            "AntTypeCfgIdx": 0,
            "ChanTypeCfgIdx": 36,
            "BandCfgIdx": 0,
            "SceneCfgIdx": 0
          },
          {
            "SetTypeIdx": 3,
            "SetType": 45,
            "BPLBoradCfgIdx": 0,
            "RRUTypeCfgIdx": 0,
            "AntTypeCfgIdx": 0,
            "ChanTypeCfgIdx": 37,
            "BandCfgIdx": 0,
            "SceneCfgIdx": 0
          },
          {
            "SetTypeIdx": 3,
            "SetType": 46,
            "BPLBoradCfgIdx": 0,
            "RRUTypeCfgIdx": 0,
            "AntTypeCfgIdx": 0,
            "ChanTypeCfgIdx": 38,
            "BandCfgIdx": 0,
            "SceneCfgIdx": 0
          },
          {
            "SetTypeIdx": 3,
            "SetType": 47,
            "BPLBoradCfgIdx": 0,
            "RRUTypeCfgIdx": 0,
            "AntTypeCfgIdx": 0,
            "ChanTypeCfgIdx": 39,
            "BandCfgIdx": 0,
            "SceneCfgIdx": 0
          },
          {
            "SetTypeIdx": 3,
            "SetType": 48,
            "BPLBoradCfgIdx": 0,
            "RRUTypeCfgIdx": 0,
            "AntTypeCfgIdx": 0,
            "ChanTypeCfgIdx": 40,
            "BandCfgIdx": 0,
            "SceneCfgIdx": 0
          },
          {
            "SetTypeIdx": 3,
            "SetType": 51,
            "BPLBoradCfgIdx": 0,
            "RRUTypeCfgIdx": 0,
            "AntTypeCfgIdx": 0,
            "ChanTypeCfgIdx": 41,
            "BandCfgIdx": 0,
            "SceneCfgIdx": 0
          },
          {
            "SetTypeIdx": 3,
            "SetType": 52,
            "BPLBoradCfgIdx": 0,
            "RRUTypeCfgIdx": 0,
            "AntTypeCfgIdx": 0,
            "ChanTypeCfgIdx": 42,
            "BandCfgIdx": 0,
            "SceneCfgIdx": 0
          },
          {
            "SetTypeIdx": 3,
            "SetType": 53,
            "BPLBoradCfgIdx": 0,
            "RRUTypeCfgIdx": 0,
            "AntTypeCfgIdx": 0,
            "ChanTypeCfgIdx": 43,
            "BandCfgIdx": 0,
            "SceneCfgIdx": 0
          },
          {
            "SetTypeIdx": 3,
            "SetType": 54,
            "BPLBoradCfgIdx": 0,
            "RRUTypeCfgIdx": 0,
            "AntTypeCfgIdx": 0,
            "ChanTypeCfgIdx": 44,
            "BandCfgIdx": 0,
            "SceneCfgIdx": 0
          },
          {
            "SetTypeIdx": 3,
            "SetType": 55,
            "BPLBoradCfgIdx": 0,
            "RRUTypeCfgIdx": 0,
            "AntTypeCfgIdx": 0,
            "ChanTypeCfgIdx": 45,
            "BandCfgIdx": 0,
            "SceneCfgIdx": 0
          },
          {
            "SetTypeIdx": 3,
            "SetType": 56,
            "BPLBoradCfgIdx": 0,
            "RRUTypeCfgIdx": 0,
            "AntTypeCfgIdx": 0,
            "ChanTypeCfgIdx": 46,
            "BandCfgIdx": 0,
            "SceneCfgIdx": 0
          },
          {
            "SetTypeIdx": 3,
            "SetType": 57,
            "BPLBoradCfgIdx": 0,
            "RRUTypeCfgIdx": 0,
            "AntTypeCfgIdx": 0,
            "ChanTypeCfgIdx": 47,
            "BandCfgIdx": 0,
            "SceneCfgIdx": 0
          },
          {
            "SetTypeIdx": 3,
            "SetType": 58,
            "BPLBoradCfgIdx": 0,
            "RRUTypeCfgIdx": 0,
            "AntTypeCfgIdx": 0,
            "ChanTypeCfgIdx": 48,
            "BandCfgIdx": 0,
            "SceneCfgIdx": 0
          },
          {
            "SetTypeIdx": 4,
            "SetType": 0,
            "BPLBoradCfgIdx": 0,
            "RRUTypeCfgIdx": 0,
            "AntTypeCfgIdx": 0,
            "ChanTypeCfgIdx": 0,
            "BandCfgIdx": 1,
            "SceneCfgIdx": 0
          },
          {
            "SetTypeIdx": 4,
            "SetType": 1,
            "BPLBoradCfgIdx": 0,
            "RRUTypeCfgIdx": 0,
            "AntTypeCfgIdx": 0,
            "ChanTypeCfgIdx": 0,
            "BandCfgIdx": 2,
            "SceneCfgIdx": 0
          },
          {
            "SetTypeIdx": 4,
            "SetType": 2,
            "BPLBoradCfgIdx": 0,
            "RRUTypeCfgIdx": 0,
            "AntTypeCfgIdx": 0,
            "ChanTypeCfgIdx": 0,
            "BandCfgIdx": 3,
            "SceneCfgIdx": 0
          },
          {
            "SetTypeIdx": 4,
            "SetType": 3,
            "BPLBoradCfgIdx": 0,
            "RRUTypeCfgIdx": 0,
            "AntTypeCfgIdx": 0,
            "ChanTypeCfgIdx": 0,
            "BandCfgIdx": 4,
            "SceneCfgIdx": 0
          },
          {
            "SetTypeIdx": 4,
            "SetType": 4,
            "BPLBoradCfgIdx": 0,
            "RRUTypeCfgIdx": 0,
            "AntTypeCfgIdx": 0,
            "ChanTypeCfgIdx": 0,
            "BandCfgIdx": 5,
            "SceneCfgIdx": 0
          },
          {
            "SetTypeIdx": 4,
            "SetType": 5,
            "BPLBoradCfgIdx": 0,
            "RRUTypeCfgIdx": 0,
            "AntTypeCfgIdx": 0,
            "ChanTypeCfgIdx": 0,
            "BandCfgIdx": 6,
            "SceneCfgIdx": 0
          },
          {
            "SetTypeIdx": 5,
            "SetType": 0,
            "BPLBoradCfgIdx": 0,
            "RRUTypeCfgIdx": 0,
            "AntTypeCfgIdx": 0,
            "ChanTypeCfgIdx": 0,
            "BandCfgIdx": 0,
            "SceneCfgIdx": 1
          },
          {
            "SetTypeIdx": 5,
            "SetType": 1,
            "BPLBoradCfgIdx": 0,
            "RRUTypeCfgIdx": 0,
            "AntTypeCfgIdx": 0,
            "ChanTypeCfgIdx": 0,
            "BandCfgIdx": 0,
            "SceneCfgIdx": 2
          },
          {
            "SetTypeIdx": 5,
            "SetType": 2,
            "BPLBoradCfgIdx": 0,
            "RRUTypeCfgIdx": 0,
            "AntTypeCfgIdx": 0,
            "ChanTypeCfgIdx": 0,
            "BandCfgIdx": 0,
            "SceneCfgIdx": 3
          },
          {
            "SetTypeIdx": 2,
            "SetType": 64,
            "BPLBoradCfgIdx": 0,
            "RRUTypeCfgIdx": 0,
            "AntTypeCfgIdx": 9,
            "ChanTypeCfgIdx": 0,
            "BandCfgIdx": 0,
            "SceneCfgIdx": 0
          },
          {
            "SetTypeIdx": 3,
            "SetType": 64,
            "BPLBoradCfgIdx": 0,
            "RRUTypeCfgIdx": 0,
            "AntTypeCfgIdx": 0,
            "ChanTypeCfgIdx": 64,
            "BandCfgIdx": 0,
            "SceneCfgIdx": 0
          },
          {
            "SetTypeIdx": 3,
            "SetType": 74,
            "BPLBoradCfgIdx": 0,
            "RRUTypeCfgIdx": 0,
            "AntTypeCfgIdx": 0,
            "ChanTypeCfgIdx": 65,
            "BandCfgIdx": 0,
            "SceneCfgIdx": 0
          },
          {
            "SetTypeIdx": 3,
            "SetType": 84,
            "BPLBoradCfgIdx": 0,
            "RRUTypeCfgIdx": 0,
            "AntTypeCfgIdx": 0,
            "ChanTypeCfgIdx": 66,
            "BandCfgIdx": 0,
            "SceneCfgIdx": 0
          },
          {
            "SetTypeIdx": 3,
            "SetType": 94,
            "BPLBoradCfgIdx": 0,
            "RRUTypeCfgIdx": 0,
            "AntTypeCfgIdx": 0,
            "ChanTypeCfgIdx": 67,
            "BandCfgIdx": 0,
            "SceneCfgIdx": 0
          },
          {
            "SetTypeIdx": 3,
            "SetType": 104,
            "BPLBoradCfgIdx": 0,
            "RRUTypeCfgIdx": 0,
            "AntTypeCfgIdx": 0,
            "ChanTypeCfgIdx": 68,
            "BandCfgIdx": 0,
            "SceneCfgIdx": 0
          }
        ],
        "SCENECFG": [
          {
            "SceneCfgIdx": 1,
            "FUp": 1500,
            "PMax": 53,
            "UlPreSchdlFlag": 0,
            "UlPreMCS": 4,
            "UlNumOfPRB": 3,
            "UlInterval": 0,
            "AckCqiTraSptInd": 0,
            "UlHIIStep": 1,
            "DlUeNumOfDCCH": 3,
            "DlUeNumOfMACCE": 3,
            "DlUeNumOfMsg0": 3,
            "UlAllocMinRB": 0,
            "MACCEDTCHSchdSimlEnable": 1,
            "NACKThrsh": 10,
            "ACKThrsh": 90,
            "SchdNACKThrsh": 100,
            "SchdACKThrsh": 100,
            "UlMsg3MCSGroupA": 0,
            "UlMsg3MCSGroupB": 0,
            "FalAlarmRelThrld": 16,
            "NACKThrshMultiplex": 15,
            "ACKThrshMultiplex": 85,
            "UlSCMainCPThr": 13
          }
        ],
        "SCHEDULE": {
          "ENodeBIdx": 1,
          "UlUeNumFactor": 2,
          "DlSecSchEnable": 1,
          "DlUeNumFactor": 2,
          "DlCCEOfUltoDl": 5,
          "DlUeNumOfCCCH": 3,
          "UlPingOptimizeType": 3,
          "Alpha4FilterLearnData": 2,
          "Theta4PingDistinguish": 2,
          "NeedLearnWndNum": 4,
          "MinPeriod4HybridSchd": 5,
          "LearnWndSize": 500,
          "PingPreSchHoldTimer": 2048,
          "HybridSchdGrantSize": 80,
          "UlMaxSchedUeNum": 12,
          "DlMaxSchedUeNum": 8,
          "CommCodeRate": 0,
          "PreschdFirstWndSize": 30,
          "PreschdAddWndSize": 30,
          "SibRandSwch": 1,
          "SibScheSwch": 1,
          "UlPingOptimizeType4Micro": 3,
          "PagingPKTestSwch": 0,
          "PreSchedWindowLen": 10,
          "TimetoStartPreShedWid": 15,
          "LengthWid4SpeedTestPing": 150,
          "LimitUENum4PingPresch": 4,
          "UlRB2ndAllocation": 2,
          "SpeedtestHighTime": 30000,
          "SpeedtestMidTime": 120000,
          "SpeedtestLowTime": 720000,
          "SpeedtestRelevance": 0,
          "LSpeedConfidenceLimit": 45,
          "HSpeedConfidenceLimit": 50,
          "TriggerAprdCQITimer": 30
        },
        "SRS": {
          "ENodeBIdx": 1,
          "SRSFrmPwTrsPrtct": 0,
          "SRSNFrmPwTrsPrtct": 0,
          "CellSRSFrmPwTrsPrtct": 0,
          "CellSRSNFrmPwTrsPrtct": 0,
          "DisconFrmPwTrsPrtct": 0,
          "isComb": true,
          "AlternatingTransmissionType": 2
        },
        "SRVAPP": [
          {
            "AppId": 0,
            "AppBearerType": 2,
            "MaxBitRate": 384,
            "Direction": 0,
            "UPOvheaderRatio": 5,
            "NGbrDatTransRat": 80,
            "FactorTraffic": 10,
            "FactorVoice": 50,
            "SrvSpsCfgIdx": 1,
            "BucketSizeDura": 4
          },
          {
            "AppId": 1,
            "AppBearerType": 2,
            "MaxBitRate": 384,
            "Direction": 1,
            "UPOvheaderRatio": 5,
            "NGbrDatTransRat": 80,
            "FactorTraffic": 10,
            "FactorVoice": 50,
            "SrvSpsCfgIdx": 1,
            "BucketSizeDura": 4
          },
          {
            "AppId": 32,
            "AppBearerType": 1,
            "MaxBitRate": 8,
            "Direction": 0,
            "UPOvheaderRatio": 5,
            "NGbrDatTransRat": 80,
            "FactorTraffic": 10,
            "FactorVoice": 50,
            "SrvSpsCfgIdx": 1,
            "BucketSizeDura": 4
          },
          {
            "AppId": 33,
            "AppBearerType": 1,
            "MaxBitRate": 8,
            "Direction": 1,
            "UPOvheaderRatio": 5,
            "NGbrDatTransRat": 80,
            "FactorTraffic": 10,
            "FactorVoice": 50,
            "SrvSpsCfgIdx": 1,
            "BucketSizeDura": 4
          },
          {
            "AppId": 34,
            "AppBearerType": 1,
            "MaxBitRate": 24,
            "Direction": 0,
            "UPOvheaderRatio": 5,
            "NGbrDatTransRat": 80,
            "FactorTraffic": 10,
            "FactorVoice": 50,
            "SrvSpsCfgIdx": 1,
            "BucketSizeDura": 4
          },
          {
            "AppId": 35,
            "AppBearerType": 1,
            "MaxBitRate": 24,
            "Direction": 1,
            "UPOvheaderRatio": 5,
            "NGbrDatTransRat": 80,
            "FactorTraffic": 10,
            "FactorVoice": 50,
            "SrvSpsCfgIdx": 1,
            "BucketSizeDura": 4
          },
          {
            "AppId": 130,
            "AppBearerType": 0,
            "MaxBitRate": 28,
            "Direction": 0,
            "UPOvheaderRatio": 5,
            "NGbrDatTransRat": 80,
            "FactorTraffic": 10,
            "FactorVoice": 50,
            "SrvSpsCfgIdx": 1,
            "BucketSizeDura": 4
          },
          {
            "AppId": 131,
            "AppBearerType": 0,
            "MaxBitRate": 28,
            "Direction": 1,
            "UPOvheaderRatio": 5,
            "NGbrDatTransRat": 80,
            "FactorTraffic": 10,
            "FactorVoice": 50,
            "SrvSpsCfgIdx": 1,
            "BucketSizeDura": 4
          },
          {
            "AppId": 132,
            "AppBearerType": 0,
            "MaxBitRate": 40,
            "Direction": 0,
            "UPOvheaderRatio": 5,
            "NGbrDatTransRat": 80,
            "FactorTraffic": 10,
            "FactorVoice": 50,
            "SrvSpsCfgIdx": 1,
            "BucketSizeDura": 4
          },
          {
            "AppId": 133,
            "AppBearerType": 0,
            "MaxBitRate": 40,
            "Direction": 1,
            "UPOvheaderRatio": 5,
            "NGbrDatTransRat": 80,
            "FactorTraffic": 10,
            "FactorVoice": 50,
            "SrvSpsCfgIdx": 1,
            "BucketSizeDura": 4
          },
          {
            "AppId": 134,
            "AppBearerType": 0,
            "MaxBitRate": 17,
            "Direction": 0,
            "UPOvheaderRatio": 5,
            "NGbrDatTransRat": 80,
            "FactorTraffic": 10,
            "FactorVoice": 50,
            "SrvSpsCfgIdx": 1,
            "BucketSizeDura": 4
          },
          {
            "AppId": 135,
            "AppBearerType": 0,
            "MaxBitRate": 17,
            "Direction": 1,
            "UPOvheaderRatio": 5,
            "NGbrDatTransRat": 80,
            "FactorTraffic": 10,
            "FactorVoice": 50,
            "SrvSpsCfgIdx": 1,
            "BucketSizeDura": 4
          },
          {
            "AppId": 136,
            "AppBearerType": 0,
            "MaxBitRate": 39,
            "Direction": 0,
            "UPOvheaderRatio": 5,
            "NGbrDatTransRat": 80,
            "FactorTraffic": 10,
            "FactorVoice": 50,
            "SrvSpsCfgIdx": 1,
            "BucketSizeDura": 4
          },
          {
            "AppId": 137,
            "AppBearerType": 0,
            "MaxBitRate": 39,
            "Direction": 1,
            "UPOvheaderRatio": 5,
            "NGbrDatTransRat": 80,
            "FactorTraffic": 10,
            "FactorVoice": 50,
            "SrvSpsCfgIdx": 1,
            "BucketSizeDura": 4
          },
          {
            "AppId": 138,
            "AppBearerType": 0,
            "MaxBitRate": 18,
            "Direction": 0,
            "UPOvheaderRatio": 5,
            "NGbrDatTransRat": 80,
            "FactorTraffic": 10,
            "FactorVoice": 50,
            "SrvSpsCfgIdx": 1,
            "BucketSizeDura": 4
          },
          {
            "AppId": 139,
            "AppBearerType": 0,
            "MaxBitRate": 18,
            "Direction": 1,
            "UPOvheaderRatio": 5,
            "NGbrDatTransRat": 80,
            "FactorTraffic": 10,
            "FactorVoice": 50,
            "SrvSpsCfgIdx": 1,
            "BucketSizeDura": 4
          },
          {
            "AppId": 146,
            "AppBearerType": 0,
            "MaxBitRate": 1250,
            "Direction": 0,
            "UPOvheaderRatio": 5,
            "NGbrDatTransRat": 80,
            "FactorTraffic": 10,
            "FactorVoice": 50,
            "SrvSpsCfgIdx": 1,
            "BucketSizeDura": 4
          },
          {
            "AppId": 147,
            "AppBearerType": 0,
            "MaxBitRate": 1250,
            "Direction": 1,
            "UPOvheaderRatio": 5,
            "NGbrDatTransRat": 80,
            "FactorTraffic": 10,
            "FactorVoice": 50,
            "SrvSpsCfgIdx": 1,
            "BucketSizeDura": 4
          },
          {
            "AppId": 148,
            "AppBearerType": 0,
            "MaxBitRate": 12500,
            "Direction": 0,
            "UPOvheaderRatio": 5,
            "NGbrDatTransRat": 80,
            "FactorTraffic": 10,
            "FactorVoice": 50,
            "SrvSpsCfgIdx": 1,
            "BucketSizeDura": 4
          },
          {
            "AppId": 149,
            "AppBearerType": 0,
            "MaxBitRate": 12500,
            "Direction": 1,
            "UPOvheaderRatio": 5,
            "NGbrDatTransRat": 80,
            "FactorTraffic": 10,
            "FactorVoice": 50,
            "SrvSpsCfgIdx": 1,
            "BucketSizeDura": 4
          },
          {
            "AppId": 150,
            "AppBearerType": 0,
            "MaxBitRate": 125000,
            "Direction": 0,
            "UPOvheaderRatio": 5,
            "NGbrDatTransRat": 80,
            "FactorTraffic": 10,
            "FactorVoice": 50,
            "SrvSpsCfgIdx": 1,
            "BucketSizeDura": 4
          },
          {
            "AppId": 151,
            "AppBearerType": 0,
            "MaxBitRate": 125000,
            "Direction": 1,
            "UPOvheaderRatio": 5,
            "NGbrDatTransRat": 80,
            "FactorTraffic": 10,
            "FactorVoice": 50,
            "SrvSpsCfgIdx": 1,
            "BucketSizeDura": 4
          },
          {
            "AppId": 1024,
            "AppBearerType": 1,
            "MaxBitRate": 1250,
            "Direction": 0,
            "UPOvheaderRatio": 5,
            "NGbrDatTransRat": 80,
            "FactorTraffic": 10,
            "FactorVoice": 50,
            "SrvSpsCfgIdx": 1,
            "BucketSizeDura": 4
          },
          {
            "AppId": 1025,
            "AppBearerType": 1,
            "MaxBitRate": 1250,
            "Direction": 1,
            "UPOvheaderRatio": 5,
            "NGbrDatTransRat": 80,
            "FactorTraffic": 10,
            "FactorVoice": 50,
            "SrvSpsCfgIdx": 1,
            "BucketSizeDura": 4
          },
          {
            "AppId": 1026,
            "AppBearerType": 1,
            "MaxBitRate": 12500,
            "Direction": 0,
            "UPOvheaderRatio": 5,
            "NGbrDatTransRat": 80,
            "FactorTraffic": 10,
            "FactorVoice": 50,
            "SrvSpsCfgIdx": 1,
            "BucketSizeDura": 4
          },
          {
            "AppId": 1027,
            "AppBearerType": 1,
            "MaxBitRate": 12500,
            "Direction": 1,
            "UPOvheaderRatio": 5,
            "NGbrDatTransRat": 80,
            "FactorTraffic": 10,
            "FactorVoice": 50,
            "SrvSpsCfgIdx": 1,
            "BucketSizeDura": 4
          },
          {
            "AppId": 1030,
            "AppBearerType": 1,
            "MaxBitRate": 1250000,
            "Direction": 0,
            "UPOvheaderRatio": 5,
            "NGbrDatTransRat": 80,
            "FactorTraffic": 10,
            "FactorVoice": 50,
            "SrvSpsCfgIdx": 1,
            "BucketSizeDura": 4
          },
          {
            "AppId": 1031,
            "AppBearerType": 1,
            "MaxBitRate": 1250000,
            "Direction": 1,
            "UPOvheaderRatio": 5,
            "NGbrDatTransRat": 80,
            "FactorTraffic": 10,
            "FactorVoice": 50,
            "SrvSpsCfgIdx": 1,
            "BucketSizeDura": 4
          },
          {
            "AppId": 1028,
            "AppBearerType": 1,
            "MaxBitRate": 125000,
            "Direction": 0,
            "UPOvheaderRatio": 5,
            "NGbrDatTransRat": 80,
            "FactorTraffic": 10,
            "FactorVoice": 50,
            "SrvSpsCfgIdx": 1,
            "BucketSizeDura": 4
          },
          {
            "AppId": 1029,
            "AppBearerType": 1,
            "MaxBitRate": 125000,
            "Direction": 1,
            "UPOvheaderRatio": 5,
            "NGbrDatTransRat": 80,
            "FactorTraffic": 10,
            "FactorVoice": 50,
            "SrvSpsCfgIdx": 1,
            "BucketSizeDura": 4
          }
        ],
        "SRVCELB": {
          "ENodeBIdx": 1,
          "MUMIMOSupport": 0,
          "MIMOTestMode": 0,
          "RsvdForRNLC": [
            0,
            0,
            0,
            0,
            0,
            0,
            0,
            0,
            0,
            0,
            0,
            0
          ],
          "RsvdForCMACPHY": [
            0,
            0,
            0,
            0,
            0,
            0,
            0,
            0,
            0,
            0,
            0,
            0
          ],
          "RsvdForRNLU": [
            0,
            0,
            0,
            0,
            0,
            0,
            0,
            0,
            0,
            0,
            0,
            0
          ],
          "NWSupportIRATHO": 248,
          "DlPreSchdlFlag": 0,
          "DlPreMCS1": 4,
          "DlPreMCS2": 4,
          "DlNumOfPRB": 4,
          "RI": 0,
          "ANRMode": 0,
          "NumReportCgiUE": 1,
          "SwchNRRemove": 0,
          "Tremove": 1440,
          "Nremove": 5,
          "UlSchdUeNum": 2,
          "DlSchdUeNum": 2,
          "DrxTimes": 0,
          "SrbSndOptimize": 0,
          "DlHarqMode": 1,
          "CDDEnable": 0,
          "ULRBStartEnable": 0,
          "ULRBStartPosition": 0,
          "DlInterval": 0,
          "BWThrd": 100,
          "CompensationTrd": 1,
          "PSSCfg": 0,
          "UlSchdRNNum": 0,
          "DlSchdRNNum": 0,
          "MutingDwPTSForTdsSwch": 1,
          "MutingDwPTSMcsOffset": 5,
          "ULSFBitmapSwch": 0,
          "DLSFBitmapSwch": 0,
          "ULCodeRateSwitch": 1,
          "DLCodeRateSwitch": 1,
          "CFINotSameSwitch": 1,
          "Msg0Period": 4,
          "DynamicSequenceSwitch": 1,
          "NIFSSwch": 1
        },
        "SRVSPS": {
          "SrvSpsCfgIdx": 1,
          "ImpliRelAfter": 1,
          "BLER": 0,
          "SpsLearnRptThr": 20,
          "IPV4Header": 13,
          "IPV6Header": 13
        },
        "SUPERCELL": {
          "ENodeBIdx": 1,
          "SCActiveSetAlpha": 50,
          "UlSCActiveCpMaxNum": 3,
          "UlSCActiveSetThr": 130,
          "SCActiveSetValidTime": 1000,
          "SCActiveSetSampleInterVal": 200,
          "TM7BFDeltaMCSThr": 30,
          "UlSCSdmaMaxNum": 3,
          "SCSdmaMaxCpNum": 3,
          "UlSCSdmaGainRatio": 105,
          "UlSdmaInterfThr": 0,
          "UlReUserCanSDMAwithNewUserEn": 0,
          "UlCEUCanSDMAEnable": 1,
          "DlSCSdmaMaxNum": 3,
          "DlSdmaInterfThr": 0,
          "DlSCBFUserCPScheSelTpye": 1,
          "DlReUserCanSDMAwithNewUserEn": 0,
          "DlCEUCanSDMAEnable": 1,
          "DlSCSdmaGainRatio": 105,
          "TM4SwitchOutActiveSetNum": 1,
          "PDCCHSDMAEnable": 0,
          "DlSCActiveSetThr": 9950,
          "SDMAAlgType": 0,
          "UlSCActiveSetMethod": 0,
          "UlSCPsThr": 13
        },
        "ULAMC": {
          "ENodeBIdx": 1,
          "ULAMCEnable": 1,
          "UlOlAMCEnable": 1,
          "SpecifiedUlMCS": 4,
          "UlOlAmcSNRDownThr": 66,
          "UlOlAmcTarBler": 10,
          "UlOlAmcAckStep": 7,
          "UlOlAmcNAckStep": 63,
          "UlOlAmcSNRUpThr": 66,
          "Mulct4RetransFail": 1,
          "MCS2SINR": [
            671,
            726,
            796,
            893,
            958,
            1014,
            1097,
            1167,
            1236,
            1315,
            1387,
            1504,
            1575,
            1657,
            1726,
            1802,
            1865,
            1911,
            2011,
            2086,
            2163,
            2233,
            2334,
            2431,
            2481,
            2568,
            2664,
            2716,
            2924
          ],
          "MCS2SINR4UE3": [
            626,
            726,
            776,
            851,
            926,
            1001,
            1051,
            1151,
            1176,
            1251,
            1326,
            1451,
            1526,
            1601,
            1701,
            1776,
            1801,
            1901,
            2001,
            2076,
            2126,
            2176,
            2301,
            2456,
            2584
          ],
          "SINRFilterFactor": 16,
          "SinrUpLim": 200
        },
        "ULMUMIMO": {
          "ENodeBIdx": 1,
          "UlCCE4MUMIMO": 6,
          "UlMuMimoThrD": 60,
          "UlMuMimoDifPow": 6,
          "UlMuMimoDifPowEnable": 0,
          "UlMumimoGainRatio": 120,
          "UlMumimoTargetBLER": 5,
          "UcUlMumimoAckStep": 5,
          "UlMuMimoThrSINR": 40,
          "MaxMatchedUeNum": 8,
          "UlMuMimoNACKWeight4A0": 10,
          "UlMuMimoNACKWeight4A1": 10,
          "FiMarginforMU": 3
        },
        "ULRB": {
          "ENodeBIdx": 1,
          "UlSecSchEnable": 1,
          "ULMaxRBNum4FreqSelect": 16,
          "UlRBTHrRBabsorb": 3,
          "UlCellMaxAvailRBNum": 100
        },
        "ULSPS": {
          "ENodeBIdx": 1,
          "UlSpsReactivateBlerThresh": 15,
          "UlSpsWBSinrFilterCoeff": 3,
          "UlSpsTbMargin": 20,
          "UlMixSpsDeactPktCnt": 50,
          "UlSpsNoSpsDataPktRatioThr": 90,
          "UlSpsMixBusinessSwitch": 1,
          "UlSpsActThr4MixBusiness": 20,
          "UlSpsMixBusiSwch4Micro": 0
        },
        "UPCB": {
          "ENodeBIdx": 1,
          "PeriodOfTPC": 1,
          "CellNILimit": 44,
          "PsMargin": 20,
          "PHRMargin": 2,
          "PuschFilterCycle": 200,
          "PuschDiscardCntTh": 6,
          "NIFilterFactor": 4,
          "DeltaOIStep1": 1,
          "DeltaOIStep2": 2,
          "DeltaOIStep3": 25,
          "DeltaOIStep4": 5,
          "DeltaOIStep5": 1,
          "PMax": 53,
          "PHRSemDynSel": 1,
          "MaxTargetRtwp": 47,
          "PUCCHFilterWinWidth": 1000,
          "PUCCHPCFilterWinCntThd": 10,
          "PUCCHPCFilterWinDisCardThd": 3,
          "PlDiffThreshold": 6,
          "Intarget": 10,
          "IN": 60,
          "ULPLDiffTh4": 3,
          "PLDiffTh4CEU": 15,
          "CLPCOuterLoopWin": 200,
          "CLPCRdcePwrBler": 1,
          "CLPCIncrsePwrBler": 5,
          "Msg3SetTPCValue": 8,
          "AtmosductAccNiThr": 20,
          "AtmosductAccAfterNiThr": 10,
          "AtmosductContinuousAckThr": 100,
          "PuschPwrNiThr": 10,
          "NonATUFiUpMargin": 12,
          "ATUFiUpMargin": 20,
          "ATUPuschPwrNiThr": 20,
          "PuschPowCtrlFiIniVal": 10,
          "FiMarginfor64Qam": 5,
          "PucchFmt2InPowCtrlSwch": 1,
          "PucchtargetAdjTime": 1000,
          "PucchPsTargetAdapSwth": 1,
          "DifofPucchPsandNi": 8,
          "PucchTargetUpHysFactor": 60,
          "PucchTargetDwHysFactor": 90,
          "PUSCHPowCtrlBlerDiswithQCI12": 3,
          "CRSEGainMargin": 2,
          "CRThpGain": 30,
          "ATUDeltaTargetPs": 3,
          "ATUDeltaPucchP0Ue": 3
        },
        "VOLTEB": {
          "ENodeBIdx": 1,
          "MaxRbNum4QCI1Sr": 10,
          "QCI1AckCntThr": 27,
          "QCI1AckReachThr": 3,
          "QCI1NackCntThrsh": 3,
          "SpsAckCntThr": 90,
          "SpsAckReachThr": 3,
          "SpsNackCntThrsh": 10,
          "UlLargeStepSwch": 1,
          "DlReTxRBExSwch": 1
        },
        "IOT_DV": {
          "SRVCELB": {
            "dlPreSchdlSwch": "Close",
            "dlPreSchdMcs": 4,
            "ulPreSchdlSwch": "Close",
            "ulPreSchdMcs": 4,
            "ulPreSchdlInterval": "TTI1",
            "ulPreSchdlNumOfRU": 2,
            "dlPreSchdlNumOfRU": 2
          },
          "PDCCHB": {
            "offsetCssNormal": 0,
            "offsetCssExtend": 0,
            "offsetCssExtreme": 0,
            "offsetUssNormal": 0,
            "offsetUssExtend": 0,
            "offsetUssExtreme": 0
          },
          "PUSCHB": {
            "puschAckRepNumNormal": "32",
            "puschAckRepNumExtend": "32",
            "puschAckRepNumExtreme": "32"
          },
          "RACHB": {
            "prachTimeOffsetNormal": "8",
            "prachTimeOffsetExtend": "128",
            "prachTimeOffsetExtreme": "1024"
          }
        }
      }
    ]
  }
})";

}
