{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1689562903113 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1689562903113 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jul 17 10:01:43 2023 " "Processing started: Mon Jul 17 10:01:43 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1689562903113 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689562903113 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Clock_Prescaler -c Clock_Prescaler " "Command: quartus_map --read_settings_files=on --write_settings_files=off Clock_Prescaler -c Clock_Prescaler" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689562903114 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1689562903327 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1689562903327 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_prescaler.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clock_prescaler.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Clock_Prescaler-Behavioral " "Found design unit 1: Clock_Prescaler-Behavioral" {  } { { "Clock_Prescaler.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/Clock_Prescaler/Clock_Prescaler.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689562910392 ""} { "Info" "ISGN_ENTITY_NAME" "1 Clock_Prescaler " "Found entity 1: Clock_Prescaler" {  } { { "Clock_Prescaler.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/Clock_Prescaler/Clock_Prescaler.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689562910392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689562910392 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_multiplexer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clock_multiplexer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clock_multiplexer-Behavioral " "Found design unit 1: clock_multiplexer-Behavioral" {  } { { "clock_multiplexer.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/Clock_Prescaler/clock_multiplexer.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689562910393 ""} { "Info" "ISGN_ENTITY_NAME" "1 clock_multiplexer " "Found entity 1: clock_multiplexer" {  } { { "clock_multiplexer.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/Clock_Prescaler/clock_multiplexer.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689562910393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689562910393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_scaler.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clock_scaler.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clock_scaler-Behavioral " "Found design unit 1: clock_scaler-Behavioral" {  } { { "clock_scaler.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/Clock_Prescaler/clock_scaler.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689562910395 ""} { "Info" "ISGN_ENTITY_NAME" "1 clock_scaler " "Found entity 1: clock_scaler" {  } { { "clock_scaler.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/Clock_Prescaler/clock_scaler.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689562910395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689562910395 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Clock_Prescaler " "Elaborating entity \"Clock_Prescaler\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1689562910412 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "clock_scaler clock_scaler:clock_scaler A:behavioral " "Elaborating entity \"clock_scaler\" using architecture \"A:behavioral\" for hierarchy \"clock_scaler:clock_scaler\"" {  } { { "Clock_Prescaler.vhd" "clock_scaler" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/Clock_Prescaler/Clock_Prescaler.vhd" 25 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689562910413 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "clock_multiplexer clock_multiplexer:clock_multiplexer A:behavioral " "Elaborating entity \"clock_multiplexer\" using architecture \"A:behavioral\" for hierarchy \"clock_multiplexer:clock_multiplexer\"" {  } { { "Clock_Prescaler.vhd" "clock_multiplexer" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/Clock_Prescaler/Clock_Prescaler.vhd" 34 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689562910414 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk_out_1 clock_multiplexer.vhd(20) " "VHDL Process Statement warning at clock_multiplexer.vhd(20): signal \"clk_out_1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "clock_multiplexer.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/Clock_Prescaler/clock_multiplexer.vhd" 20 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1689562910414 "|Clock_Prescaler|clock_multiplexer:clock_multiplexer"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk_out_2 clock_multiplexer.vhd(22) " "VHDL Process Statement warning at clock_multiplexer.vhd(22): signal \"clk_out_2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "clock_multiplexer.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/Clock_Prescaler/clock_multiplexer.vhd" 22 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1689562910414 "|Clock_Prescaler|clock_multiplexer:clock_multiplexer"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk_out_3 clock_multiplexer.vhd(24) " "VHDL Process Statement warning at clock_multiplexer.vhd(24): signal \"clk_out_3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "clock_multiplexer.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/Clock_Prescaler/clock_multiplexer.vhd" 24 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1689562910414 "|Clock_Prescaler|clock_multiplexer:clock_multiplexer"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk_out_4 clock_multiplexer.vhd(26) " "VHDL Process Statement warning at clock_multiplexer.vhd(26): signal \"clk_out_4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "clock_multiplexer.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/Clock_Prescaler/clock_multiplexer.vhd" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1689562910414 "|Clock_Prescaler|clock_multiplexer:clock_multiplexer"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Clk_out clock_multiplexer.vhd(16) " "VHDL Process Statement warning at clock_multiplexer.vhd(16): inferring latch(es) for signal or variable \"Clk_out\", which holds its previous value in one or more paths through the process" {  } { { "clock_multiplexer.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/Clock_Prescaler/clock_multiplexer.vhd" 16 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1689562910414 "|Clock_Prescaler|clock_multiplexer:clock_multiplexer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Clk_out clock_multiplexer.vhd(16) " "Inferred latch for \"Clk_out\" at clock_multiplexer.vhd(16)" {  } { { "clock_multiplexer.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/Clock_Prescaler/clock_multiplexer.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689562910415 "|Clock_Prescaler|clock_multiplexer:clock_multiplexer"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "clock_multiplexer:clock_multiplexer\|Clk_out " "LATCH primitive \"clock_multiplexer:clock_multiplexer\|Clk_out\" is permanently enabled" {  } { { "clock_multiplexer.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/Clock_Prescaler/clock_multiplexer.vhd" 11 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1689562910527 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1689562910741 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1689562911020 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689562911020 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "55 " "Implemented 55 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1689562911038 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1689562911038 ""} { "Info" "ICUT_CUT_TM_LCELLS" "50 " "Implemented 50 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1689562911038 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1689562911038 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4789 " "Peak virtual memory: 4789 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1689562911050 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jul 17 10:01:51 2023 " "Processing ended: Mon Jul 17 10:01:51 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1689562911050 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1689562911050 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1689562911050 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1689562911050 ""}
