structur fault test embed core use pipelin purpos paper develop global design test methodolog test corebas system entireti achiev introduc bypass mode core data transfer core input port output port without interf core circuitri interconnect thoroughli test use propag test data pattern signatur system system model direct weight graph access core input output port solv shortest path problem final pipelin test schedul made overlap access input port send test pattern output port observ signatur experiment result show higher fault coverag shorter test time b introduct progress deep submicron vlsi technolog enabl integr larg predefin macro core togeth user defin logic udl singl chip lead design paradigm shift singl asic design systemonchip design full scale leverag thirdparti intellectu properti ipbhgv96de97 sever advantag core base design reduct overal system design time product increas acceler timetomarket increas competit superior design test corebas system import challeng problem face semiconductor industri next sever year major difficulti concern access embed core io termin system entail map standalon test requir provid core vendor embed core basic techniqu suggest mani rd group access embed core test isol other kowa97 vsi97 bhgv96 howev number disadvantag isol approach isol test test systemonchip whole exampl address test interconnect interfac core consid interact core test effect test one core surround core vice versa surround core also may affect core test implement protect safeguard costli increas test overhead isol method even topo97 11 background loos speak core highli complex logic block fulli defin term behavior also predict reusabl chpa96 core distinguish sever categori term design flexibl ip protect test develop programm characterist soft core reusabl block term synthesiz rtl descript firm core reusabl block suppli netlist librari cell rang technolog final hard core reusabl block optim term power perform suppli layout form specif technolog clearli soft core flexibl type hard core provid ip protect test develop viewpoint core mergeabl nonmerg mergeabl core use expand test scheme thu merg mergeabl core composit structur test whole term programm core character fulli programm eg microprocessor core partial programm eg applicationspecif integr processor asip littl nonprogramm eg asic core number test method appli asic core base design test dft techniqu eg scan bist scanbist test point without dft use precomput test facilit test integr number preliminari propos industri eg use test socket macro test corelevel boundari scan kowa97 remark issu decoupl fact relat signific effect system test also issu appli soft hard core howev hard core limit flexibl design significantli systemlevel test solut basic test strategi suggest industri group systemonchip test embed core one one rather system whole strategi requir access ie control observ core io system io number core isol techniqu propos imra90 ensur access may provid good match particular core intern test method muxbas isol core map precomput test ffl boundari scan type approach access core within systemonchip appli core embed scan bist dft ffl test wrapper collar dft hardwar insert isol isol method global bist control usual employ test schedul core embed bist structur shorten test time test bu also propos affect access techniqu propos number disadvantag may incur signific overhead isolationrel test structur perform possibl power consumpt penalti also incur due structur moreov isol techniqu address test system whole specif fault interfac interconnect user logic core remain undetect shortcom isol techniqu motiv coordin approach test systemonchip basic goal test system whole mean test core well test interfac type core system eg soft hard etc test data set avail predefin deterministicallyempir comput handl method main contribut work twofold first defin bypass core data transfer core input port output port without interf core circuitri sinc test data travel exist interconnect core interfac thoroughli test second model coreport access problem find shortest path direct weight graph minim test time overlap time consum access path conceptu method gener scan approach system level allow use system interconnect variou bit width test data distribut signatur collect paper organ follow section 2 present bypass mode test overhead cost section 3 model access problem find shortest path direct graph section 4 discuss algorithm overlap execut path minim test time detail design exampl step step experiment result section 5 final conclud remark summar section 6 use bypass mode 21 core environ distinguish fault respect core environ given core definit environ core inputoutput connect fromto primari inputsoutput core system use ticker line shown environ core 1 system pictur figur 1 system primari input system primari output figur 1 environ core 1 also differenti isol core isol core environ isol core refer core shade core figur 1 exampl without compon system isol system mechan multiplexor tristat buffer hand figur 1 show core 1 isol core environ includ core connect tofrom isol appropri mechan distinct play import role discuss sinc exampl fault interconnect core captur isol core test may caught test isol core environ 22 inputoutput test overal object use exist wire topolog system establish path carri test data two test point system call sourc sink core test two type test path input test path access core input port system primari input output test path access core output port system primari output figur 2a show core test core two path correspond sourc sink also show gener view establish rout two test point use exist wire figur 2b blowup pictur core inputoutput test path core k shown symbol show input bypass output without interf core circuitri use normal mode shortli elabor match bit width packet real implement bypass circuitri basic idea bypass mode core independ rout around core carri test data eg predefin test pattern core signatur port k bit wide port j n j k bit wide core core k goal establish shortest path fastest rout carri packet test data sourc sink note formul access core input system primari input core output system primari output similar problem ie identifi shortest path sourc sink test sourc sourc sink sink input test path output test path bin bout bit length test data system primari output system primari input b bitmatch port j port ik jk figur 2 test path inputoutput test path b typic core test path import benefit bypass take advantag exist connect among core exist wire transfer multibit data sourc sink worst case equival convent scan transfer pattern serial use separ rout system consid multibit interconnect among core fact use separ scan chain expect averag case quit superior term time compar term hardwar overhead bypass mode use differ ident mode imod introduc abadir breuer abbr85 mani way abbr85 author defin imod ipath rtl compon eg alu mux regist transfer data unalt one port anoth exampl adder one data valu zero creat imod approach physic bypass rout data transfer one point anoth addit imod mani mode definit includ transfer mode tmode sensit mode smode control compon effici realiz one form partial scan test mode ipath use transmit data scan regist input port block test transmit signatur scan regist shift approach use scan regist offer total differ test methodolog allow use system interconnect variou bit width test data distribut signatur collect would like also point mani core provid philip mabd98mari98 alreadi devis bypass mode part p1500 core test standard standard well justifi provid consider flexibl design reason cost addit bypass mode easili incorpor within soft hard core core provid mabd98 core come bypass mode mode requir bitmatch circuitri explain section ad extern design benefit test 23 packet techniqu data transfer figur 2a clearli show bit width inputsoutput core chang path two test point requir sort bit match let assum need transfer b bit pattern sourc sink gener transfer b bit test data port k bit port j n j k bit core k need packet data match avail bit width send sever iter exampl core bit input port test data 4 iter assum data packet transfer synchron system clock note also core k point view matter bbit data get input come eg mani packet eg b number iter cycl core k consum bypass data chang howev affect nm stage sp circuit n mbit mbit mbit figur 3 serialtoparallel sp bit match circuit schedul bypass activ discuss present cost hardwar time overhead due bypass bit match circuit simplic shown k j k subscript bit width variabl 231 case 1 input output n serialtoparallel figur 3 show first type bitmatch circuit requir assembl larger pattern differ packet data circuit consist n e stage cascad mbit regist eg flip flop control clock circuit like shift regist bank bit serialtoparallel sp behavior whose worst case term time correspond equival tradit scanin disciplin note n e packet bit data parallel n bit n cycl bbit data need iter b time overal n briefli base implement bypass bbit data mbit input port nbit output port core follow cost valu time cost b area 1 dff denot dtype flip flop one possibl implement 1bit regist equat clearli show depend b particip core may spend less time bypass data output wire n may need exampl suppos data transfer 1 cycl use two eight avail output wire data transfer 8 cycl use eight wire 232 case 2 input output n paralleltoseri figur 4 show second type bitmatch circuit requir disassembl larg pattern differ packet data circuit consist n stage parallel multiplexor 1bit regist eg flip flop control clock circuit paralleltoseri ps behavior whose worst case term time correspond equival tradit scanout disciplin multiplexor need dlog ee bit select line sinc actual data transfer depend b assum selfstart counter control test control control number iter actual need note e packet n bit data produc clock cycl bbit data need iter b briefli base implement bypass bbit data mbit input port nbit output port core follow cost valu mn mn mn log mn stage ps circuit n 1bit 1bit 1bit counter selfstart figur 4 paralleltoseri ps bit match circuit time cost b area 2 depend b particip core may spend less time bypass data input wire mux input may need exampl suppos 2 data transfer 1 cycl use two eight avail input wire data transfer 8 cycl use eight wire equat 2 1 join togeth follow time cost b minfmng e cycl area 233 complet bypass circuitri addit sp ps bit match circuit complet bypass circuitri includ tristat buffer addit logic gate control core activ shown figur 5 tristat buffer need protect core bypass data safeguard mechan ensur bypass mode core receiv new data chang state note mani input port bypass singl output port one time logic speak 1 although figur 5 show bypass circuitri bypass port port j delta delta delta show may addit bypass rout decid shortest path algorithm explain section 3 summari new rout bypass input port port j add one gate one buffer one entri gate introduct glue logic among core order bypass test data may slightli degrad time characterist core due addit delay experi use 08micron cmo librari compass design autom tool comp93 addit delay less 35 nanosecond sp ps bit match port port 3state buffer enabl core k port port bypass circuit bu port input stopk figur 5 core bypass circuit port port j bypass shown mode stopk bypassk function core k run bypass tabl 1 differ mode modifi core bypass core accept input forward output output port core perform function mode thu call normal mode core test even still perform normal function bypass hand disconnect input core bypass data output port base select rout determin bypass ij k test control make sure conflict bypass differ input port one output port simultan signal allow global clock reach core stop mask clock core leav present state signal use interact test freez system temporarili read core output issu pursu paper note purpos normal bypass oper could consid bypass howev intent separ core provid capabl bypass data even core test abl bypass data core k test core even core k test reduc overal test time specif applic test time core long clarifi later section 4 tabl 1 summar oper mode 24 cost calcul sourcesink path previou section present two cost function time area see equat 3 bypass circuitri pertain singl core work decid focu test time optim heurist propos base area cost look system test anoth angl base equat 3 core k particip test path bypass data test data sourc sink time overhead proport sourc 1st test point 2nd test point ijk b bitwidth test data input pattern output signatur cycl ik jk figur pipelinelik structur sourcesink path cycl core char interfac cost high cycl core c char interfac cost low cycl core b c2 char function 22c1 interfac cost medium sourc 1st test point 2nd test point figur 7 exampl bypass schedul e cycl howev distribut cycl activ anoth issu whole path shown figur 6 similar pipelin system n stage stage requir cycl differ howev convent pipelin schedul method convent pipelin ston90 defin pipelin clock period equal slowest stage delay schedul activ accordingli problem dont want devis mani regist interfac core pile data packet instead implement innov mechan bypass perform soon packet appropri size readi make point clear let consid exampl figur 7 sink input port core test requir test data three core sourcesink path time cost 4 4 2 respect cost valu correspond time overhead requir packet serial parallel parallel serial test data exampl 16bit test data would disassembl four packet 4bit 4 cycl transfer core 1 three bypass schedul choic shown use spacetim tabl similar reserv tabl ston90 pipelin row correspond core column correspond time step entri c1 c2 c3 tabl show correspond core bypass packet data cycl exampl three schedul shown figur core 1 bypass packet 4bit data first four cycl figur 7a take advantag pipelinelik structur activ one core start previou one finish importantli need expens hardwar interfac core pile packet four packet 4bit data data send next core path obvious bad choic figur 7b pictur case need cheaper interfac two packet 4bit data consum 7 cycl figur 7c pictur superior choic minim cost eg regist use anyway bit match circuit data transfer time 6 cycl shortli show find optim schedul possibl construct characterist function path factor much possibl start outsid without chang order core variabl function shown also figur 7 argument exampl clear given shortest path bound total bypass schedul time path consist n core upper bound e cycl lower j assum singl specif input output port core k respect data bypass 241 path characterist function bound present equat 4 use data transfer time evalu heurist identifi shortest path two test point although upper lower bound may suggest differ solut exampl suppos two path sourc sink first path four core equal 4 4 3 3 second path three core equal 6 1 1 upper bound select second path shortest cost 6 compar 4 lower bound heurist choos first path shortest cost 4 compar 6 briefli speak overal time cost bypass schedul depend time distribut activ among core exampl show need mechan evalu actual time need bypass schedul data packet base avail bit width transfer one core anoth need overal time evalu also complet bypass schedul test control test session tell core behav defin path characterist function pcf pcf written start factor coeffici start outmost possibl factor continu insid type factor would lead differ suboptim schedul exampl figur 7 start equat 4c1 correspond schedul figur 7 interpret pcf sign sequenti activ function mean first core 1 bypass data 4 cycl core 2 bypass data 4 cycl final data 2 cycl factor 2 becom 22c12c2c3 pcf correspond schedul figur 7 b note factor parenthesi reflect number repetit sequenc start p cycl anoth p largest coeffici insid parenthes 2 pcf final continu factor term 22c1 c2c3 pcf correspond figur 7 c consum less time 6 cycl requir cheaper interfac accord 22c1 suggest schedul core 2 bypass data core 1 sequenc repeat twice follow bypass data core 3 final whole thing repeat twice briefli gener formula pcf function note function superscript r denot level factor function r r coeffici outsid parenthesi factor f factor term insid rth f r tabl 2 exampl pcf recurs formula level parenthesi form innermost term f 0 similar 2c1 c3 term appear exampl figur 7 follow recurs formula simpl way comput overal schedul time f r base pcf function exampl consid pcf correspond exampl figur 7 c 22c1c2c3 tabl show get f r overal schedul time graph model shortest path problem object model port access core within system direct weight graph shortest path two point call sourc sink reflect fastest rout transfer packet data two point test perspect model find fastest rout transfer test data predefin random pattern system primari input core input port similarli find fastest rout transfer test data signatur core output port system primari output equat 3 defin cost associ bypass data p ort p ort j core graph model node correspond port edg correspond interconnect port bypass possibl edg reflect bypass choic form bipartit subgraph core whose cost weight determin base equat 3 cost edg correspond bypass delay show time requir transfer packet data one point anoth time cost exist interconnect core assum zero sinc addit circuitdelay packet transfercontrol need figur 8a show system made four core differ port bit width test consist show test pattern gener tpgr signatur analyz misr also core system four core two primari input go core 1 core 4 three primari output core 2 core 3 core 4 figur 8b show correspond core bypass graph cbg recal equat 3 time cost depend bit width test data b desir transfer depend bit width test data b differ cost valu use find shortest path exampl figur 8b near edg shown two cost valu cost valu outsid parenthesi ij e show time overhead transfer 8bit test data similarli cost valu insid parenthesi ij tpgr misr1616816816168164 sink global global sourc b tpgr misr time cost global global sourc figur 8 corebas system bit width b cbg graph repeat f select unmark vertex vq sq minim mark vq foreachunmark vertex vertic mark figur 9 dijkstra algorithm e reflect time overhead transfer 16bit test data edg without cost valu correspond exist interconnect core assum time cost zero ignor resist capacit wire packet data transfer almost immedi shortest path algorithm mani wellknown solut propos literatur graph theori oper research text bellman dijkstra bellmanford liaowong algorithm demi94 bomu76 whose run time 2 3 n number node edg capabl find singl shortest path find shortest path pair work use dijkstra algorithm greedi algorithm provid exact solut comput complex ojejjv jlogjv jej total number node edg graph respect one fastest among algorithm cycl also consid dijkstra algorithm pseudocod algorithm shown figur 9 algorithm keep list tent shortest path iter refin initi vertic unmark fs thu path weight vertex either weight edg sourc infin algorithm iter follow step vertic mark select mark vertex head path sourc whose weight minim among path whose head unmark correspond tent path declar final updat tent path weight comput minimum previou tent path weight sum final path weight newli mark vertex plu weight edg vertex detail found mani graph theori synthesi book bomu76 demi94 shortest test path algorithm summar figur 10 algorithm first construct cbg graph find time cost valu correspond edg cbg use dijkstra algorithm construct core bypass graph cbg comput time cost valu ie e appli dijkstra algorithm find input test shortest path 1 nin k appli dijkstra algorithm find output test shortest path 1 figur 10 shortest path algorithm appli cbg tpgr misr global global sourc time cost input test shortest path output test shortest path figur 11 four inputoutput shortest path core 1 use dijkstra algorithm find inputoutput test shortest path show process continu run exampl appli dijkstra algorithm cbg graph figur 8b core 1 note care core 1 two 8bit two 16bit port consid appropri cost edg accordingli cost valu outsid parenthesi test point core 8bit port cost valu insid parenthesi test point core 16bit port result summar figur 11 show shortest path global sourc core input port thick solid broken line figur 11 also show shortest path two output port 1 global sink use two differ dot line 4 structur test find shortest path core inputoutput port appli bypass schedul method explain section 2 core final use path schedul method combin path schedul overlap test activ minim test time much possibl differ step structur test process summar pseudocod figur 12 briefli algorithm find best schedul input test path schedul accord factor form characterist function highest concurr test time minim schedul test path start first possibl time step 1 input test path transfer test pattern core test time step core output signatur becom readi test output path work employ simpl soon possibl schedul method consid schedul core order path schedul pipelin fashion explain section 4 asap strategi use overlap path execut time structur test inputoutput test shortest construct factor characterist function input test path construct factor characterist function output test path core schedul asap input test path 1 nin k base avail bypassconnect test pathsg ttest applic core schedul asap output test path 1 base avail bypassconnect figur 12 structur test algorithm 41 possibl extens consid unidirect interconnect buse work graph model nbit bidirect bu model two pbit qbit p buse although extens graph model straight forward shortestpath formul need chang also decid best valu p q order minim transfer time bitmatch overhead moment take bidirect buse account valu p q fix eg n2 dont address gener case paper intend consid near futur pursu paper sophist schedul method implement higher perfor manc exampl relax two assumpt ie asap fix order moreov select set k disjoint necessarili shortest path select bypass test data k differ pair point concurr test time reduc even system use buss eg vsi allianc bu wrapper design mainli three buss respons connect core system test scheme show lower effici still use find best order bu access optim test time 42 complet run exampl figur 13 show input output test shortest path four core exampl time cost shown within shade circl attach core path figur 14 show complet schedul shortest path core 1 core 4 respect assum core 1 2 3 4 requir 9 9 11 25 cycl respect test applic time shade area figur 14 note also clarifi role signal introduc section 2 list signal 0 tabl mean signal activ low logic level entri 1 2 3 4 show activ signal high logic level appli correspond time step use differ symbol 1 4 refer core test exampl entri 4 show signal activ core 4 test empti locat tabl correspond theta dont care situat use logic optim implement test control note bypass ij k signal defin 0 guarante data conflict port j figur 15 show final schedul accord schedul method explain schedul po1 po1 po1 po1 po2 po2 po2 misr tpgr tpgr tpgr tpgr tpgr tpgr misr misr misr misr misr misr b c infin infin infin infin infin infin infin infin infin infin infin 44 infin infin tpgr infin 4core 4 figur 13 inputoutput shortest path basic obtain overlap four schedul figur 14 time adjust port bypass rout avail schedul show structur test session input data packet test pattern output data packet signatur somehow scrambl overlap activ test data transfer test session import core capabl bypass execut test pattern clear figur specif core test bypass rout transfer test data core kind overlap reduc test time dramat note also figur 15 bypass 12 1 bypass 22 2 bypass 12 3 omit correspond bypass rout never need remov reduc hardwar overhead bypass circuitri 5 experiment result section demonstr approach use system made four core circuit synthes high level descript use syntest synthesi system hpcn92 logic level synthesi done use asic synthes compass design autom suit tool 08micron cmo librari comp93 fault coverag curv found result logic level circuit use att gentest fault simul gent93 probabl alias within misr neglect fault within tpgr test circuitri sinc standard core benchmark introduc yet decid design four exampl circuit core eight bit wide datapath first core core 2 evalu third degre polynomi exampl implement three high level synthesi benchmark differenti equat solver core tpgr misr stop4 stop3 stop2 stop1 sendport1 readport1 readport2 readport3 sendport2 core signal name 17 test time step tpgr misr stop4 stop3 stop2 stop1 sendport1 readport1 readport2 readport3 sendport2 core signal name 17 test22 time step bypass schedul core 1 b bypass schedul core 2 tpgr misr stop4 stop3 stop2 stop1 sendport1 readport1 readport2 readport3 sendport2 core signal name 17 test time step tpgr misr stop4 stop3 stop2 stop1 sendport1 readport1 readport2 readport3 sendport2 core signal name 17 time step c bypass schedul core 3 bypass schedul core 4 figur 14 bypass schedul four core tpgr misr stop4 stop3 stop2 stop1 sendport1 readport1 readport2 readport3 4 44 core signal name time steps222 figur 15 complet bypass schedul pipelin fashion four core core circuit normal transistor total fault fault test name schedul count fault detect coverag time poli 9 8684 899 804 8943 932 tabl 3 statist four core test separ full scan test structur test paramet valu paramet valu test overhead output 4484 bit match 3548 test control 1045 test control 6062 test per pattern core 2 101 core 2 overlap 15 one iter 501 one iter 34 fault coverag 8844 fault coverag 9143 test test statist transistor transistor test time 57363 test time 9180 tabl 4 comparison scan propos structur test facet exampl core 1 gdwl92 fifth order ellipt filter core 4 kuwk85 note core consist datapath control made testabl use bist appli syntest integr fashion hpcn92nocp97 also fit core port specif figur 8a show group replic actual inputsoutput circuit tabl 3 summar transistor count fault coverag test time core test nonembed circuit separ note test time express term clock cycl execut correspond schedul core fault coverag curv satur exampl diffeq core schedul consist 11 cycl fault simul process requir 70 iter set random pattern curv satur put four togeth obtain fault simul whole system base scan structur test tabl 4 summar fault coverag statist two method scan test order core scanin scanout chain affect test time experi assum singl scanin chain order 4 singl scanout chain order assum core 1 lower fault coverag scan expect method captur interconnect fault propos structur test approach requir slightli test circuitri 54 full scan mainli due test control overal structur test overhead 2318 system cost exampl note test method individu core datapath control achiev fault coverag rang 8797 9281 see tabl 3 thu regardless method employ system test achiev high fault coverag system without redesign core would possibl use structur multiplechain structur test test control tran 4810 6062 test time cycl 15390 9180 tester pin tabl 5 comparison multiplechain scan method test approach fault coverag increas almost 3 mainli due detect interconnect fault real advantag structur method test time sinc bypass schedul overlap transfer test data test point use exist interconnect result almost 84 test time reduct compar scan note tabl 4 compar method singlechain scan use multiplechain scan obvious improv test time expens overhead control wire specif result use maximum number scan chain four exampl one chain core summar tabl 5 basic idea use multipl chain appli scan differ partit parallel independ multipl chain requir dedic control increas test control overhead factor almost 4 overal test overhead circuitri remain quit high importantli independ chain requir separ scanin scanout coreselect testnorm increas tester pin 4 four chain compar one testnorm method test time reduct depend bottleneck core one largest test time depend inputsoutput bit width core execut time number test pattern requir fact exampl bottleneck core core 1 48 bit inputsoutput requir 270 test pattern result test time 15390 cycl still 675 higher propos structur core test method 6 summari propos test methodolog test corebas system entireti bypass mode circuitri ad core use transfer test data sourc data gener point sink data consumpt point exist interconnect system model direct weight graph access core input output port solv shortest path problem test data distribut collect signatur scrambl pipelin fashion minim test time experiment result promis term test time qualiti test interconnect among core r knowledg base system design testabl vlsi chip find defect fault model testabl concept digit ic unifi methodolog intellectu properti custom logic test graph theori applic test methodolog embed core protect intellectu properti testabl analysi insert rtl circuit base pseudorandom bist test system chip user manual compass vlsi v8r44 synthesi optim digit circuit user manual gentest 20 introduct chip system design syntest environ systemlevel design test direct access test scheme design block core cell embed asic testsocket framework systemonchip design vlsi modern signal process structur scalabl mechan test access embed reusabl core structur scalabl mechan test access embed reusabl core scheme integr controllerdatapath fault test test synthesi behavior domain test respons compact accumul rotat carri adder applic specif integr circuit high perform comput architectur test embed core use partial isol ring 08micron cmo vsc450 portabl librari version 10 tr ctr tomokazu yoneda hideo fujiwara design consecut testabl systemonachip builtin self testabl core journal electron test theori applic v18 n45 p487501 augustoctob 2002 tomokazu yoneda masahiro imanishi hideo fujiwara interact present soc test schedul algorithm use reconfigur union wrapper proceed confer design autom test europ april 1620 2007 nice franc tomokazu yoneda kimihiko masuda hideo fujiwara powerconstrain test schedul multiclock domain soc proceed confer design autom test europ proceed march 0610 2006 munich germani mohammad hosseinabadi abba banaiyan mahdi nazm bojnordi zainalabedin navabi concurr test method noc switch proceed confer design autom test europ proceed march 0610 2006 munich germani rainer dorsch hansjoachim wunderlich reus scan chain test pattern decompress journal electron test theori applic v18 n2 p231240 april 2002 rika cota luigi carro marcelo lubaszewski reus onchip network test corebas system acm transact design autom electron system toda v9 n4 p471499 octob 2004 rika cota luigi carro marcelo lubaszewski alex orailolu search global test cost optim corebas system journal electron test theori applic v20 n4 p357373 august 2004 qiang xu nicola nicolici modular rapid test soc unwrap logic block ieee transact larg scale integr vlsi system v13 n11 p12751285 novemb 2005