<stg><name>top_kernel_Pipeline_VITIS_LOOP_36_2_VITIS_LOOP_38_3</name>


<trans_list>

<trans id="120" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="24" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %empty = alloca i32 1

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="7" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %j = alloca i32 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="9" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="15" op_0_bw="32">
<![CDATA[
newFuncRoot:3 %indvar_flatten = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:4 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i24 %denom_row, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:5 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_7, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:6 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_6, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:7 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_5, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:8 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_4, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:9 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_3, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:10 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_2, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:11 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_1, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:12 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
newFuncRoot:13 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %A, void @empty_4, i32 0, i32 0, void @empty_3, i32 4294967295, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="15" op_1_bw="15">
<![CDATA[
newFuncRoot:14 %store_ln0 = store i15 0, i15 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="9" op_1_bw="9">
<![CDATA[
newFuncRoot:15 %store_ln36 = store i9 0, i9 %i

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
newFuncRoot:16 %store_ln38 = store i7 0, i7 %j

]]></Node>
<StgValue><ssdm name="store_ln38"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:17 %store_ln0 = store i24 0, i24 %empty

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:18 %br_ln0 = br void %for.body9

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="15" op_0_bw="15" op_1_bw="0">
<![CDATA[
for.body9:0 %indvar_flatten_load = load i15 %indvar_flatten

]]></Node>
<StgValue><ssdm name="indvar_flatten_load"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.body9:1 %icmp_ln36 = icmp_eq  i15 %indvar_flatten_load, i15 16384

]]></Node>
<StgValue><ssdm name="icmp_ln36"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.body9:2 %add_ln36_1 = add i15 %indvar_flatten_load, i15 1

]]></Node>
<StgValue><ssdm name="add_ln36_1"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body9:3 %br_ln36 = br i1 %icmp_ln36, void %for.end20, void %VITIS_LOOP_58_5.preheader.exitStub

]]></Node>
<StgValue><ssdm name="br_ln36"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
for.end20:1 %j_load = load i7 %j

]]></Node>
<StgValue><ssdm name="j_load"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="9" op_0_bw="9" op_1_bw="0">
<![CDATA[
for.end20:2 %i_load = load i9 %i

]]></Node>
<StgValue><ssdm name="i_load"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.end20:3 %add_ln36 = add i9 %i_load, i9 1

]]></Node>
<StgValue><ssdm name="add_ln36"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.end20:6 %icmp_ln38 = icmp_eq  i7 %j_load, i7 64

]]></Node>
<StgValue><ssdm name="icmp_ln38"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
for.end20:7 %select_ln36 = select i1 %icmp_ln38, i7 0, i7 %j_load

]]></Node>
<StgValue><ssdm name="select_ln36"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
for.end20:9 %select_ln36_2 = select i1 %icmp_ln38, i9 %add_ln36, i9 %i_load

]]></Node>
<StgValue><ssdm name="select_ln36_2"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="8" op_0_bw="9">
<![CDATA[
for.end20:10 %trunc_ln36 = trunc i9 %select_ln36_2

]]></Node>
<StgValue><ssdm name="trunc_ln36"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="64" op_0_bw="9">
<![CDATA[
for.end20:11 %zext_ln36 = zext i9 %select_ln36_2

]]></Node>
<StgValue><ssdm name="zext_ln36"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
for.end20:12 %tmp_s = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i8.i6, i8 %trunc_ln36, i6 0

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="14" op_0_bw="7">
<![CDATA[
for.end20:13 %zext_ln40 = zext i7 %select_ln36

]]></Node>
<StgValue><ssdm name="zext_ln40"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.end20:14 %add_ln40 = add i14 %tmp_s, i14 %zext_ln40

]]></Node>
<StgValue><ssdm name="add_ln40"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="64" op_0_bw="14">
<![CDATA[
for.end20:15 %zext_ln40_1 = zext i14 %add_ln40

]]></Node>
<StgValue><ssdm name="zext_ln40_1"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="14" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.end20:16 %A_addr = getelementptr i24 %A, i64 0, i64 %zext_ln40_1

]]></Node>
<StgValue><ssdm name="A_addr"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="3" op_0_bw="7">
<![CDATA[
for.end20:17 %trunc_ln38 = trunc i7 %select_ln36

]]></Node>
<StgValue><ssdm name="trunc_ln38"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="3" op_0_bw="3" op_1_bw="7" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.end20:19 %lshr_ln = partselect i3 @_ssdm_op_PartSelect.i3.i7.i32.i32, i7 %select_ln36, i32 3, i32 5

]]></Node>
<StgValue><ssdm name="lshr_ln"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="24" op_0_bw="14">
<![CDATA[
for.end20:30 %a = load i14 %A_addr

]]></Node>
<StgValue><ssdm name="a"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0" op_12_bw="3" op_13_bw="0" op_14_bw="3" op_15_bw="0">
<![CDATA[
for.end20:31 %switch_ln41 = switch i3 %trunc_ln38, void %arrayidx176.case.7, i3 0, void %arrayidx176.case.0, i3 1, void %arrayidx176.case.1, i3 2, void %arrayidx176.case.2, i3 3, void %arrayidx176.case.3, i3 4, void %arrayidx176.case.4, i3 5, void %arrayidx176.case.5, i3 6, void %arrayidx176.case.6

]]></Node>
<StgValue><ssdm name="switch_ln41"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
arrayidx176.exit:11 %add_ln38 = add i7 %select_ln36, i7 1

]]></Node>
<StgValue><ssdm name="add_ln38"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
arrayidx176.exit:12 %icmp_ln38_1 = icmp_eq  i7 %add_ln38, i7 64

]]></Node>
<StgValue><ssdm name="icmp_ln38_1"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="8" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx176.exit:23 %denom_row_addr = getelementptr i24 %denom_row, i64 0, i64 %zext_ln36

]]></Node>
<StgValue><ssdm name="denom_row_addr"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx176.exit:24 %br_ln38 = br i1 %icmp_ln38_1, void %new.latch.arrayidx176.exit, void %last.iter.arrayidx176.exit

]]></Node>
<StgValue><ssdm name="br_ln38"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="15" op_1_bw="15" op_2_bw="0" op_3_bw="0">
<![CDATA[
new.latch.arrayidx176.exit:0 %store_ln36 = store i15 %add_ln36_1, i15 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="0" op_0_bw="9" op_1_bw="9" op_2_bw="0" op_3_bw="0">
<![CDATA[
new.latch.arrayidx176.exit:1 %store_ln36 = store i9 %select_ln36_2, i9 %i

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
new.latch.arrayidx176.exit:2 %store_ln38 = store i7 %add_ln38, i7 %j

]]></Node>
<StgValue><ssdm name="store_ln38"/></StgValue>
</operation>

<operation id="109" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="0">
<![CDATA[
VITIS_LOOP_58_5.preheader.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="24" op_0_bw="24" op_1_bw="0">
<![CDATA[
for.end20:0 %p_load = load i24 %empty

]]></Node>
<StgValue><ssdm name="p_load"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.end20:4 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_36_2_VITIS_LOOP_38_3_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.end20:5 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16384, i64 16384, i64 16384

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
for.end20:8 %select_ln36_1 = select i1 %icmp_ln38, i24 0, i24 %p_load

]]></Node>
<StgValue><ssdm name="select_ln36_1"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.end20:18 %specpipeline_ln39 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_3

]]></Node>
<StgValue><ssdm name="specpipeline_ln39"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="11" op_0_bw="11" op_1_bw="8" op_2_bw="3">
<![CDATA[
for.end20:20 %tmp_113 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %trunc_ln36, i3 %lshr_ln

]]></Node>
<StgValue><ssdm name="tmp_113"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="64" op_0_bw="11">
<![CDATA[
for.end20:21 %zext_ln41 = zext i11 %tmp_113

]]></Node>
<StgValue><ssdm name="zext_ln41"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="11" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.end20:22 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_7_addr = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_7, i64 0, i64 %zext_ln41

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_7_addr"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="11" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.end20:23 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_6_addr = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_6, i64 0, i64 %zext_ln41

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_6_addr"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="11" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.end20:24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_5_addr = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_5, i64 0, i64 %zext_ln41

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_5_addr"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="11" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.end20:25 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_4_addr = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_4, i64 0, i64 %zext_ln41

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_4_addr"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="11" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.end20:26 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_3_addr = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_3, i64 0, i64 %zext_ln41

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_3_addr"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="11" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.end20:27 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_2_addr = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_2, i64 0, i64 %zext_ln41

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_2_addr"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="11" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.end20:28 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_1_addr = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_1, i64 0, i64 %zext_ln41

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_1_addr"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="11" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.end20:29 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_addr = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc, i64 0, i64 %zext_ln41

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_addr"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="24" op_0_bw="14">
<![CDATA[
for.end20:30 %a = load i14 %A_addr

]]></Node>
<StgValue><ssdm name="a"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln38" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="24" op_1_bw="11">
<![CDATA[
arrayidx176.case.6:0 %store_ln41 = store i24 %a, i11 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_1_addr

]]></Node>
<StgValue><ssdm name="store_ln41"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln38" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="0">
<![CDATA[
arrayidx176.case.6:1 %br_ln41 = br void %arrayidx176.exit

]]></Node>
<StgValue><ssdm name="br_ln41"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln38" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="24" op_1_bw="11">
<![CDATA[
arrayidx176.case.5:0 %store_ln41 = store i24 %a, i11 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_2_addr

]]></Node>
<StgValue><ssdm name="store_ln41"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln38" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="0">
<![CDATA[
arrayidx176.case.5:1 %br_ln41 = br void %arrayidx176.exit

]]></Node>
<StgValue><ssdm name="br_ln41"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln38" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="24" op_1_bw="11">
<![CDATA[
arrayidx176.case.4:0 %store_ln41 = store i24 %a, i11 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_3_addr

]]></Node>
<StgValue><ssdm name="store_ln41"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln38" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="0">
<![CDATA[
arrayidx176.case.4:1 %br_ln41 = br void %arrayidx176.exit

]]></Node>
<StgValue><ssdm name="br_ln41"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln38" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="24" op_1_bw="11">
<![CDATA[
arrayidx176.case.3:0 %store_ln41 = store i24 %a, i11 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_4_addr

]]></Node>
<StgValue><ssdm name="store_ln41"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln38" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="0">
<![CDATA[
arrayidx176.case.3:1 %br_ln41 = br void %arrayidx176.exit

]]></Node>
<StgValue><ssdm name="br_ln41"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln38" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="24" op_1_bw="11">
<![CDATA[
arrayidx176.case.2:0 %store_ln41 = store i24 %a, i11 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_5_addr

]]></Node>
<StgValue><ssdm name="store_ln41"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln38" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="0">
<![CDATA[
arrayidx176.case.2:1 %br_ln41 = br void %arrayidx176.exit

]]></Node>
<StgValue><ssdm name="br_ln41"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln38" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="24" op_1_bw="11">
<![CDATA[
arrayidx176.case.1:0 %store_ln41 = store i24 %a, i11 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_6_addr

]]></Node>
<StgValue><ssdm name="store_ln41"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln38" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="0">
<![CDATA[
arrayidx176.case.1:1 %br_ln41 = br void %arrayidx176.exit

]]></Node>
<StgValue><ssdm name="br_ln41"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="24" op_1_bw="11">
<![CDATA[
arrayidx176.case.0:0 %store_ln41 = store i24 %a, i11 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_7_addr

]]></Node>
<StgValue><ssdm name="store_ln41"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="0">
<![CDATA[
arrayidx176.case.0:1 %br_ln41 = br void %arrayidx176.exit

]]></Node>
<StgValue><ssdm name="br_ln41"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln38" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="24" op_1_bw="11">
<![CDATA[
arrayidx176.case.7:0 %store_ln41 = store i24 %a, i11 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_addr

]]></Node>
<StgValue><ssdm name="store_ln41"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln38" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="0">
<![CDATA[
arrayidx176.case.7:1 %br_ln41 = br void %arrayidx176.exit

]]></Node>
<StgValue><ssdm name="br_ln41"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="25" op_0_bw="24">
<![CDATA[
arrayidx176.exit:0 %sext_ln42 = sext i24 %select_ln36_1

]]></Node>
<StgValue><ssdm name="sext_ln42"/></StgValue>
</operation>

<operation id="85" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="25" op_0_bw="24">
<![CDATA[
arrayidx176.exit:1 %sext_ln42_1 = sext i24 %a

]]></Node>
<StgValue><ssdm name="sext_ln42_1"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
arrayidx176.exit:2 %add_ln42 = add i24 %a, i24 %select_ln36_1

]]></Node>
<StgValue><ssdm name="add_ln42"/></StgValue>
</operation>

<operation id="87" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
arrayidx176.exit:3 %add_ln42_1 = add i25 %sext_ln42_1, i25 %sext_ln42

]]></Node>
<StgValue><ssdm name="add_ln42_1"/></StgValue>
</operation>

<operation id="88" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="1" op_0_bw="1" op_1_bw="25" op_2_bw="32">
<![CDATA[
arrayidx176.exit:4 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln42_1, i32 24

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="89" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
arrayidx176.exit:5 %tmp_115 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln42, i32 23

]]></Node>
<StgValue><ssdm name="tmp_115"/></StgValue>
</operation>

<operation id="90" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayidx176.exit:6 %xor_ln42 = xor i1 %tmp, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42"/></StgValue>
</operation>

<operation id="91" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayidx176.exit:7 %and_ln42 = and i1 %tmp_115, i1 %xor_ln42

]]></Node>
<StgValue><ssdm name="and_ln42"/></StgValue>
</operation>

<operation id="92" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayidx176.exit:8 %xor_ln42_1 = xor i1 %tmp, i1 %tmp_115

]]></Node>
<StgValue><ssdm name="xor_ln42_1"/></StgValue>
</operation>

<operation id="93" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
arrayidx176.exit:9 %select_ln42 = select i1 %and_ln42, i24 8388607, i24 8388608

]]></Node>
<StgValue><ssdm name="select_ln42"/></StgValue>
</operation>

<operation id="94" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
arrayidx176.exit:10 %select_ln42_1 = select i1 %xor_ln42_1, i24 %select_ln42, i24 %add_ln42

]]></Node>
<StgValue><ssdm name="select_ln42_1"/></StgValue>
</operation>

<operation id="95" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="25" op_0_bw="24">
<![CDATA[
arrayidx176.exit:13 %sext_ln44 = sext i24 %select_ln42_1

]]></Node>
<StgValue><ssdm name="sext_ln44"/></StgValue>
</operation>

<operation id="96" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
arrayidx176.exit:14 %add_ln44 = add i25 %sext_ln44, i25 65536

]]></Node>
<StgValue><ssdm name="add_ln44"/></StgValue>
</operation>

<operation id="97" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="1" op_0_bw="1" op_1_bw="25" op_2_bw="32">
<![CDATA[
arrayidx176.exit:15 %tmp_116 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln44, i32 24

]]></Node>
<StgValue><ssdm name="tmp_116"/></StgValue>
</operation>

<operation id="98" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="24" op_0_bw="25">
<![CDATA[
arrayidx176.exit:16 %trunc_ln44 = trunc i25 %add_ln44

]]></Node>
<StgValue><ssdm name="trunc_ln44"/></StgValue>
</operation>

<operation id="99" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="1" op_0_bw="1" op_1_bw="25" op_2_bw="32">
<![CDATA[
arrayidx176.exit:17 %tmp_117 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln44, i32 23

]]></Node>
<StgValue><ssdm name="tmp_117"/></StgValue>
</operation>

<operation id="100" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayidx176.exit:18 %xor_ln44 = xor i1 %tmp_116, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln44"/></StgValue>
</operation>

<operation id="101" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayidx176.exit:19 %and_ln44 = and i1 %tmp_117, i1 %xor_ln44

]]></Node>
<StgValue><ssdm name="and_ln44"/></StgValue>
</operation>

<operation id="102" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayidx176.exit:20 %xor_ln44_1 = xor i1 %tmp_116, i1 %tmp_117

]]></Node>
<StgValue><ssdm name="xor_ln44_1"/></StgValue>
</operation>

<operation id="103" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
arrayidx176.exit:21 %select_ln44 = select i1 %and_ln44, i24 8388607, i24 8388608

]]></Node>
<StgValue><ssdm name="select_ln44"/></StgValue>
</operation>

<operation id="104" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
arrayidx176.exit:22 %select_ln44_1 = select i1 %xor_ln44_1, i24 %select_ln44, i24 %trunc_ln44

]]></Node>
<StgValue><ssdm name="select_ln44_1"/></StgValue>
</operation>

<operation id="105" st_id="2" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="24" op_1_bw="8">
<![CDATA[
last.iter.arrayidx176.exit:0 %store_ln44 = store i24 %select_ln44_1, i8 %denom_row_addr

]]></Node>
<StgValue><ssdm name="store_ln44"/></StgValue>
</operation>

<operation id="106" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="0">
<![CDATA[
last.iter.arrayidx176.exit:1 %br_ln38 = br void %new.latch.arrayidx176.exit

]]></Node>
<StgValue><ssdm name="br_ln38"/></StgValue>
</operation>

<operation id="107" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="24" op_1_bw="24" op_2_bw="0" op_3_bw="0">
<![CDATA[
new.latch.arrayidx176.exit:3 %store_ln42 = store i24 %select_ln42_1, i24 %empty

]]></Node>
<StgValue><ssdm name="store_ln42"/></StgValue>
</operation>

<operation id="108" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="0" op_0_bw="0">
<![CDATA[
new.latch.arrayidx176.exit:4 %br_ln38 = br void %for.body9

]]></Node>
<StgValue><ssdm name="br_ln38"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="121" name="A" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="A"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="122" name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_7" dir="1" iftype="1">
<core>RAM_T2P_BRAM</core><StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_7"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="123" name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_6" dir="1" iftype="1">
<core>RAM_T2P_BRAM</core><StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_6"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="124" name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_5" dir="1" iftype="1">
<core>RAM_T2P_BRAM</core><StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_5"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="125" name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_4" dir="1" iftype="1">
<core>RAM_T2P_BRAM</core><StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_4"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="126" name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_3" dir="1" iftype="1">
<core>RAM_T2P_BRAM</core><StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="127" name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_2" dir="1" iftype="1">
<core>RAM_T2P_BRAM</core><StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="128" name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_1" dir="1" iftype="1">
<core>RAM_T2P_BRAM</core><StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="129" name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc" dir="1" iftype="1">
<core>RAM_T2P_BRAM</core><StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="130" name="denom_row" dir="1" iftype="1">
<core>RAM_1P_BRAM</core><StgValue><ssdm name="denom_row"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="132" from="StgValue_131" to="empty" fromId="131" toId="5">
</dataflow>
<dataflow id="133" from="StgValue_131" to="j" fromId="131" toId="6">
</dataflow>
<dataflow id="134" from="StgValue_131" to="i" fromId="131" toId="7">
</dataflow>
<dataflow id="135" from="StgValue_131" to="indvar_flatten" fromId="131" toId="8">
</dataflow>
<dataflow id="137" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="136" toId="9">
</dataflow>
<dataflow id="138" from="denom_row" to="specmemcore_ln0" fromId="130" toId="9">
</dataflow>
<dataflow id="140" from="StgValue_139" to="specmemcore_ln0" fromId="139" toId="9">
</dataflow>
<dataflow id="142" from="StgValue_141" to="specmemcore_ln0" fromId="141" toId="9">
</dataflow>
<dataflow id="144" from="StgValue_143" to="specmemcore_ln0" fromId="143" toId="9">
</dataflow>
<dataflow id="145" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="136" toId="10">
</dataflow>
<dataflow id="146" from="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_7" to="specmemcore_ln0" fromId="122" toId="10">
</dataflow>
<dataflow id="147" from="StgValue_139" to="specmemcore_ln0" fromId="139" toId="10">
</dataflow>
<dataflow id="149" from="StgValue_148" to="specmemcore_ln0" fromId="148" toId="10">
</dataflow>
<dataflow id="150" from="StgValue_143" to="specmemcore_ln0" fromId="143" toId="10">
</dataflow>
<dataflow id="151" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="136" toId="11">
</dataflow>
<dataflow id="152" from="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_6" to="specmemcore_ln0" fromId="123" toId="11">
</dataflow>
<dataflow id="153" from="StgValue_139" to="specmemcore_ln0" fromId="139" toId="11">
</dataflow>
<dataflow id="154" from="StgValue_148" to="specmemcore_ln0" fromId="148" toId="11">
</dataflow>
<dataflow id="155" from="StgValue_143" to="specmemcore_ln0" fromId="143" toId="11">
</dataflow>
<dataflow id="156" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="136" toId="12">
</dataflow>
<dataflow id="157" from="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_5" to="specmemcore_ln0" fromId="124" toId="12">
</dataflow>
<dataflow id="158" from="StgValue_139" to="specmemcore_ln0" fromId="139" toId="12">
</dataflow>
<dataflow id="159" from="StgValue_148" to="specmemcore_ln0" fromId="148" toId="12">
</dataflow>
<dataflow id="160" from="StgValue_143" to="specmemcore_ln0" fromId="143" toId="12">
</dataflow>
<dataflow id="161" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="136" toId="13">
</dataflow>
<dataflow id="162" from="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_4" to="specmemcore_ln0" fromId="125" toId="13">
</dataflow>
<dataflow id="163" from="StgValue_139" to="specmemcore_ln0" fromId="139" toId="13">
</dataflow>
<dataflow id="164" from="StgValue_148" to="specmemcore_ln0" fromId="148" toId="13">
</dataflow>
<dataflow id="165" from="StgValue_143" to="specmemcore_ln0" fromId="143" toId="13">
</dataflow>
<dataflow id="166" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="136" toId="14">
</dataflow>
<dataflow id="167" from="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_3" to="specmemcore_ln0" fromId="126" toId="14">
</dataflow>
<dataflow id="168" from="StgValue_139" to="specmemcore_ln0" fromId="139" toId="14">
</dataflow>
<dataflow id="169" from="StgValue_148" to="specmemcore_ln0" fromId="148" toId="14">
</dataflow>
<dataflow id="170" from="StgValue_143" to="specmemcore_ln0" fromId="143" toId="14">
</dataflow>
<dataflow id="171" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="136" toId="15">
</dataflow>
<dataflow id="172" from="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_2" to="specmemcore_ln0" fromId="127" toId="15">
</dataflow>
<dataflow id="173" from="StgValue_139" to="specmemcore_ln0" fromId="139" toId="15">
</dataflow>
<dataflow id="174" from="StgValue_148" to="specmemcore_ln0" fromId="148" toId="15">
</dataflow>
<dataflow id="175" from="StgValue_143" to="specmemcore_ln0" fromId="143" toId="15">
</dataflow>
<dataflow id="176" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="136" toId="16">
</dataflow>
<dataflow id="177" from="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_1" to="specmemcore_ln0" fromId="128" toId="16">
</dataflow>
<dataflow id="178" from="StgValue_139" to="specmemcore_ln0" fromId="139" toId="16">
</dataflow>
<dataflow id="179" from="StgValue_148" to="specmemcore_ln0" fromId="148" toId="16">
</dataflow>
<dataflow id="180" from="StgValue_143" to="specmemcore_ln0" fromId="143" toId="16">
</dataflow>
<dataflow id="181" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="136" toId="17">
</dataflow>
<dataflow id="182" from="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc" to="specmemcore_ln0" fromId="129" toId="17">
</dataflow>
<dataflow id="183" from="StgValue_139" to="specmemcore_ln0" fromId="139" toId="17">
</dataflow>
<dataflow id="184" from="StgValue_148" to="specmemcore_ln0" fromId="148" toId="17">
</dataflow>
<dataflow id="185" from="StgValue_143" to="specmemcore_ln0" fromId="143" toId="17">
</dataflow>
<dataflow id="187" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="186" toId="18">
</dataflow>
<dataflow id="188" from="A" to="specinterface_ln0" fromId="121" toId="18">
</dataflow>
<dataflow id="190" from="empty_4" to="specinterface_ln0" fromId="189" toId="18">
</dataflow>
<dataflow id="192" from="StgValue_191" to="specinterface_ln0" fromId="191" toId="18">
</dataflow>
<dataflow id="193" from="StgValue_191" to="specinterface_ln0" fromId="191" toId="18">
</dataflow>
<dataflow id="195" from="empty_3" to="specinterface_ln0" fromId="194" toId="18">
</dataflow>
<dataflow id="197" from="StgValue_196" to="specinterface_ln0" fromId="196" toId="18">
</dataflow>
<dataflow id="198" from="StgValue_191" to="specinterface_ln0" fromId="191" toId="18">
</dataflow>
<dataflow id="199" from="empty_3" to="specinterface_ln0" fromId="194" toId="18">
</dataflow>
<dataflow id="200" from="empty_3" to="specinterface_ln0" fromId="194" toId="18">
</dataflow>
<dataflow id="201" from="empty_3" to="specinterface_ln0" fromId="194" toId="18">
</dataflow>
<dataflow id="202" from="StgValue_191" to="specinterface_ln0" fromId="191" toId="18">
</dataflow>
<dataflow id="203" from="StgValue_191" to="specinterface_ln0" fromId="191" toId="18">
</dataflow>
<dataflow id="204" from="StgValue_191" to="specinterface_ln0" fromId="191" toId="18">
</dataflow>
<dataflow id="205" from="StgValue_191" to="specinterface_ln0" fromId="191" toId="18">
</dataflow>
<dataflow id="206" from="empty_3" to="specinterface_ln0" fromId="194" toId="18">
</dataflow>
<dataflow id="207" from="empty_3" to="specinterface_ln0" fromId="194" toId="18">
</dataflow>
<dataflow id="208" from="StgValue_196" to="specinterface_ln0" fromId="196" toId="18">
</dataflow>
<dataflow id="209" from="StgValue_191" to="specinterface_ln0" fromId="191" toId="18">
</dataflow>
<dataflow id="210" from="StgValue_191" to="specinterface_ln0" fromId="191" toId="18">
</dataflow>
<dataflow id="212" from="StgValue_211" to="store_ln0" fromId="211" toId="19">
</dataflow>
<dataflow id="213" from="indvar_flatten" to="store_ln0" fromId="8" toId="19">
</dataflow>
<dataflow id="215" from="StgValue_214" to="store_ln36" fromId="214" toId="20">
</dataflow>
<dataflow id="216" from="i" to="store_ln36" fromId="7" toId="20">
</dataflow>
<dataflow id="218" from="StgValue_217" to="store_ln38" fromId="217" toId="21">
</dataflow>
<dataflow id="219" from="j" to="store_ln38" fromId="6" toId="21">
</dataflow>
<dataflow id="221" from="StgValue_220" to="store_ln0" fromId="220" toId="22">
</dataflow>
<dataflow id="222" from="empty" to="store_ln0" fromId="5" toId="22">
</dataflow>
<dataflow id="223" from="indvar_flatten" to="indvar_flatten_load" fromId="8" toId="24">
</dataflow>
<dataflow id="224" from="indvar_flatten_load" to="icmp_ln36" fromId="24" toId="25">
</dataflow>
<dataflow id="226" from="StgValue_225" to="icmp_ln36" fromId="225" toId="25">
</dataflow>
<dataflow id="227" from="indvar_flatten_load" to="add_ln36_1" fromId="24" toId="26">
</dataflow>
<dataflow id="229" from="StgValue_228" to="add_ln36_1" fromId="228" toId="26">
</dataflow>
<dataflow id="230" from="icmp_ln36" to="br_ln36" fromId="25" toId="27">
</dataflow>
<dataflow id="231" from="j" to="j_load" fromId="6" toId="28">
</dataflow>
<dataflow id="232" from="i" to="i_load" fromId="7" toId="29">
</dataflow>
<dataflow id="233" from="i_load" to="add_ln36" fromId="29" toId="30">
</dataflow>
<dataflow id="235" from="StgValue_234" to="add_ln36" fromId="234" toId="30">
</dataflow>
<dataflow id="236" from="j_load" to="icmp_ln38" fromId="28" toId="31">
</dataflow>
<dataflow id="238" from="StgValue_237" to="icmp_ln38" fromId="237" toId="31">
</dataflow>
<dataflow id="239" from="icmp_ln38" to="select_ln36" fromId="31" toId="32">
</dataflow>
<dataflow id="240" from="StgValue_217" to="select_ln36" fromId="217" toId="32">
</dataflow>
<dataflow id="241" from="j_load" to="select_ln36" fromId="28" toId="32">
</dataflow>
<dataflow id="242" from="icmp_ln38" to="select_ln36_2" fromId="31" toId="33">
</dataflow>
<dataflow id="243" from="add_ln36" to="select_ln36_2" fromId="30" toId="33">
</dataflow>
<dataflow id="244" from="i_load" to="select_ln36_2" fromId="29" toId="33">
</dataflow>
<dataflow id="245" from="select_ln36_2" to="trunc_ln36" fromId="33" toId="34">
</dataflow>
<dataflow id="246" from="select_ln36_2" to="zext_ln36" fromId="33" toId="35">
</dataflow>
<dataflow id="248" from="_ssdm_op_BitConcatenate.i14.i8.i6" to="tmp_s" fromId="247" toId="36">
</dataflow>
<dataflow id="249" from="trunc_ln36" to="tmp_s" fromId="34" toId="36">
</dataflow>
<dataflow id="251" from="StgValue_250" to="tmp_s" fromId="250" toId="36">
</dataflow>
<dataflow id="252" from="select_ln36" to="zext_ln40" fromId="32" toId="37">
</dataflow>
<dataflow id="253" from="tmp_s" to="add_ln40" fromId="36" toId="38">
</dataflow>
<dataflow id="254" from="zext_ln40" to="add_ln40" fromId="37" toId="38">
</dataflow>
<dataflow id="255" from="add_ln40" to="zext_ln40_1" fromId="38" toId="39">
</dataflow>
<dataflow id="256" from="A" to="A_addr" fromId="121" toId="40">
</dataflow>
<dataflow id="258" from="StgValue_257" to="A_addr" fromId="257" toId="40">
</dataflow>
<dataflow id="259" from="zext_ln40_1" to="A_addr" fromId="39" toId="40">
</dataflow>
<dataflow id="260" from="select_ln36" to="trunc_ln38" fromId="32" toId="41">
</dataflow>
<dataflow id="262" from="_ssdm_op_PartSelect.i3.i7.i32.i32" to="lshr_ln" fromId="261" toId="42">
</dataflow>
<dataflow id="263" from="select_ln36" to="lshr_ln" fromId="32" toId="42">
</dataflow>
<dataflow id="265" from="StgValue_264" to="lshr_ln" fromId="264" toId="42">
</dataflow>
<dataflow id="267" from="StgValue_266" to="lshr_ln" fromId="266" toId="42">
</dataflow>
<dataflow id="268" from="A_addr" to="a" fromId="40" toId="43">
</dataflow>
<dataflow id="269" from="trunc_ln38" to="switch_ln41" fromId="41" toId="44">
</dataflow>
<dataflow id="271" from="StgValue_270" to="switch_ln41" fromId="270" toId="44">
</dataflow>
<dataflow id="273" from="StgValue_272" to="switch_ln41" fromId="272" toId="44">
</dataflow>
<dataflow id="275" from="StgValue_274" to="switch_ln41" fromId="274" toId="44">
</dataflow>
<dataflow id="277" from="StgValue_276" to="switch_ln41" fromId="276" toId="44">
</dataflow>
<dataflow id="279" from="StgValue_278" to="switch_ln41" fromId="278" toId="44">
</dataflow>
<dataflow id="281" from="StgValue_280" to="switch_ln41" fromId="280" toId="44">
</dataflow>
<dataflow id="283" from="StgValue_282" to="switch_ln41" fromId="282" toId="44">
</dataflow>
<dataflow id="284" from="select_ln36" to="add_ln38" fromId="32" toId="45">
</dataflow>
<dataflow id="286" from="StgValue_285" to="add_ln38" fromId="285" toId="45">
</dataflow>
<dataflow id="287" from="add_ln38" to="icmp_ln38_1" fromId="45" toId="46">
</dataflow>
<dataflow id="288" from="StgValue_237" to="icmp_ln38_1" fromId="237" toId="46">
</dataflow>
<dataflow id="289" from="denom_row" to="denom_row_addr" fromId="130" toId="47">
</dataflow>
<dataflow id="290" from="StgValue_257" to="denom_row_addr" fromId="257" toId="47">
</dataflow>
<dataflow id="291" from="zext_ln36" to="denom_row_addr" fromId="35" toId="47">
</dataflow>
<dataflow id="292" from="icmp_ln38_1" to="br_ln38" fromId="46" toId="48">
</dataflow>
<dataflow id="293" from="add_ln36_1" to="store_ln36" fromId="26" toId="49">
</dataflow>
<dataflow id="294" from="indvar_flatten" to="store_ln36" fromId="8" toId="49">
</dataflow>
<dataflow id="295" from="select_ln36_2" to="store_ln36" fromId="33" toId="50">
</dataflow>
<dataflow id="296" from="i" to="store_ln36" fromId="7" toId="50">
</dataflow>
<dataflow id="297" from="add_ln38" to="store_ln38" fromId="45" toId="51">
</dataflow>
<dataflow id="298" from="j" to="store_ln38" fromId="6" toId="51">
</dataflow>
<dataflow id="299" from="empty" to="p_load" fromId="5" toId="52">
</dataflow>
<dataflow id="301" from="_ssdm_op_SpecLoopName" to="specloopname_ln0" fromId="300" toId="53">
</dataflow>
<dataflow id="303" from="VITIS_LOOP_36_2_VITIS_LOOP_38_3_str" to="specloopname_ln0" fromId="302" toId="53">
</dataflow>
<dataflow id="305" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln0" fromId="304" toId="54">
</dataflow>
<dataflow id="307" from="StgValue_306" to="speclooptripcount_ln0" fromId="306" toId="54">
</dataflow>
<dataflow id="308" from="StgValue_306" to="speclooptripcount_ln0" fromId="306" toId="54">
</dataflow>
<dataflow id="309" from="StgValue_306" to="speclooptripcount_ln0" fromId="306" toId="54">
</dataflow>
<dataflow id="310" from="icmp_ln38" to="select_ln36_1" fromId="31" toId="55">
</dataflow>
<dataflow id="311" from="StgValue_220" to="select_ln36_1" fromId="220" toId="55">
</dataflow>
<dataflow id="312" from="p_load" to="select_ln36_1" fromId="52" toId="55">
</dataflow>
<dataflow id="314" from="_ssdm_op_SpecPipeline" to="specpipeline_ln39" fromId="313" toId="56">
</dataflow>
<dataflow id="315" from="StgValue_131" to="specpipeline_ln39" fromId="131" toId="56">
</dataflow>
<dataflow id="316" from="StgValue_191" to="specpipeline_ln39" fromId="191" toId="56">
</dataflow>
<dataflow id="317" from="StgValue_191" to="specpipeline_ln39" fromId="191" toId="56">
</dataflow>
<dataflow id="318" from="StgValue_191" to="specpipeline_ln39" fromId="191" toId="56">
</dataflow>
<dataflow id="319" from="empty_3" to="specpipeline_ln39" fromId="194" toId="56">
</dataflow>
<dataflow id="321" from="_ssdm_op_BitConcatenate.i11.i8.i3" to="tmp_113" fromId="320" toId="57">
</dataflow>
<dataflow id="322" from="trunc_ln36" to="tmp_113" fromId="34" toId="57">
</dataflow>
<dataflow id="323" from="lshr_ln" to="tmp_113" fromId="42" toId="57">
</dataflow>
<dataflow id="324" from="tmp_113" to="zext_ln41" fromId="57" toId="58">
</dataflow>
<dataflow id="325" from="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_7" to="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_7_addr" fromId="122" toId="59">
</dataflow>
<dataflow id="326" from="StgValue_257" to="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_7_addr" fromId="257" toId="59">
</dataflow>
<dataflow id="327" from="zext_ln41" to="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_7_addr" fromId="58" toId="59">
</dataflow>
<dataflow id="328" from="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_6" to="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_6_addr" fromId="123" toId="60">
</dataflow>
<dataflow id="329" from="StgValue_257" to="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_6_addr" fromId="257" toId="60">
</dataflow>
<dataflow id="330" from="zext_ln41" to="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_6_addr" fromId="58" toId="60">
</dataflow>
<dataflow id="331" from="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_5" to="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_5_addr" fromId="124" toId="61">
</dataflow>
<dataflow id="332" from="StgValue_257" to="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_5_addr" fromId="257" toId="61">
</dataflow>
<dataflow id="333" from="zext_ln41" to="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_5_addr" fromId="58" toId="61">
</dataflow>
<dataflow id="334" from="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_4" to="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_4_addr" fromId="125" toId="62">
</dataflow>
<dataflow id="335" from="StgValue_257" to="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_4_addr" fromId="257" toId="62">
</dataflow>
<dataflow id="336" from="zext_ln41" to="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_4_addr" fromId="58" toId="62">
</dataflow>
<dataflow id="337" from="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_3" to="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_3_addr" fromId="126" toId="63">
</dataflow>
<dataflow id="338" from="StgValue_257" to="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_3_addr" fromId="257" toId="63">
</dataflow>
<dataflow id="339" from="zext_ln41" to="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_3_addr" fromId="58" toId="63">
</dataflow>
<dataflow id="340" from="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_2" to="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_2_addr" fromId="127" toId="64">
</dataflow>
<dataflow id="341" from="StgValue_257" to="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_2_addr" fromId="257" toId="64">
</dataflow>
<dataflow id="342" from="zext_ln41" to="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_2_addr" fromId="58" toId="64">
</dataflow>
<dataflow id="343" from="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_1" to="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_1_addr" fromId="128" toId="65">
</dataflow>
<dataflow id="344" from="StgValue_257" to="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_1_addr" fromId="257" toId="65">
</dataflow>
<dataflow id="345" from="zext_ln41" to="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_1_addr" fromId="58" toId="65">
</dataflow>
<dataflow id="346" from="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc" to="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_addr" fromId="129" toId="66">
</dataflow>
<dataflow id="347" from="StgValue_257" to="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_addr" fromId="257" toId="66">
</dataflow>
<dataflow id="348" from="zext_ln41" to="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_addr" fromId="58" toId="66">
</dataflow>
<dataflow id="349" from="A_addr" to="a" fromId="40" toId="67">
</dataflow>
<dataflow id="350" from="a" to="store_ln41" fromId="67" toId="68">
</dataflow>
<dataflow id="351" from="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_1_addr" to="store_ln41" fromId="65" toId="68">
</dataflow>
<dataflow id="352" from="a" to="store_ln41" fromId="67" toId="70">
</dataflow>
<dataflow id="353" from="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_2_addr" to="store_ln41" fromId="64" toId="70">
</dataflow>
<dataflow id="354" from="a" to="store_ln41" fromId="67" toId="72">
</dataflow>
<dataflow id="355" from="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_3_addr" to="store_ln41" fromId="63" toId="72">
</dataflow>
<dataflow id="356" from="a" to="store_ln41" fromId="67" toId="74">
</dataflow>
<dataflow id="357" from="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_4_addr" to="store_ln41" fromId="62" toId="74">
</dataflow>
<dataflow id="358" from="a" to="store_ln41" fromId="67" toId="76">
</dataflow>
<dataflow id="359" from="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_5_addr" to="store_ln41" fromId="61" toId="76">
</dataflow>
<dataflow id="360" from="a" to="store_ln41" fromId="67" toId="78">
</dataflow>
<dataflow id="361" from="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_6_addr" to="store_ln41" fromId="60" toId="78">
</dataflow>
<dataflow id="362" from="a" to="store_ln41" fromId="67" toId="80">
</dataflow>
<dataflow id="363" from="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_7_addr" to="store_ln41" fromId="59" toId="80">
</dataflow>
<dataflow id="364" from="a" to="store_ln41" fromId="67" toId="82">
</dataflow>
<dataflow id="365" from="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_addr" to="store_ln41" fromId="66" toId="82">
</dataflow>
<dataflow id="366" from="select_ln36_1" to="sext_ln42" fromId="55" toId="84">
</dataflow>
<dataflow id="367" from="a" to="sext_ln42_1" fromId="67" toId="85">
</dataflow>
<dataflow id="368" from="a" to="add_ln42" fromId="67" toId="86">
</dataflow>
<dataflow id="369" from="select_ln36_1" to="add_ln42" fromId="55" toId="86">
</dataflow>
<dataflow id="370" from="sext_ln42_1" to="add_ln42_1" fromId="85" toId="87">
</dataflow>
<dataflow id="371" from="sext_ln42" to="add_ln42_1" fromId="84" toId="87">
</dataflow>
<dataflow id="373" from="_ssdm_op_BitSelect.i1.i25.i32" to="tmp" fromId="372" toId="88">
</dataflow>
<dataflow id="374" from="add_ln42_1" to="tmp" fromId="87" toId="88">
</dataflow>
<dataflow id="376" from="StgValue_375" to="tmp" fromId="375" toId="88">
</dataflow>
<dataflow id="378" from="_ssdm_op_BitSelect.i1.i24.i32" to="tmp_115" fromId="377" toId="89">
</dataflow>
<dataflow id="379" from="add_ln42" to="tmp_115" fromId="86" toId="89">
</dataflow>
<dataflow id="381" from="StgValue_380" to="tmp_115" fromId="380" toId="89">
</dataflow>
<dataflow id="382" from="tmp" to="xor_ln42" fromId="88" toId="90">
</dataflow>
<dataflow id="384" from="StgValue_383" to="xor_ln42" fromId="383" toId="90">
</dataflow>
<dataflow id="385" from="tmp_115" to="and_ln42" fromId="89" toId="91">
</dataflow>
<dataflow id="386" from="xor_ln42" to="and_ln42" fromId="90" toId="91">
</dataflow>
<dataflow id="387" from="tmp" to="xor_ln42_1" fromId="88" toId="92">
</dataflow>
<dataflow id="388" from="tmp_115" to="xor_ln42_1" fromId="89" toId="92">
</dataflow>
<dataflow id="389" from="and_ln42" to="select_ln42" fromId="91" toId="93">
</dataflow>
<dataflow id="391" from="StgValue_390" to="select_ln42" fromId="390" toId="93">
</dataflow>
<dataflow id="393" from="StgValue_392" to="select_ln42" fromId="392" toId="93">
</dataflow>
<dataflow id="394" from="xor_ln42_1" to="select_ln42_1" fromId="92" toId="94">
</dataflow>
<dataflow id="395" from="select_ln42" to="select_ln42_1" fromId="93" toId="94">
</dataflow>
<dataflow id="396" from="add_ln42" to="select_ln42_1" fromId="86" toId="94">
</dataflow>
<dataflow id="397" from="select_ln42_1" to="sext_ln44" fromId="94" toId="95">
</dataflow>
<dataflow id="398" from="sext_ln44" to="add_ln44" fromId="95" toId="96">
</dataflow>
<dataflow id="400" from="StgValue_399" to="add_ln44" fromId="399" toId="96">
</dataflow>
<dataflow id="401" from="_ssdm_op_BitSelect.i1.i25.i32" to="tmp_116" fromId="372" toId="97">
</dataflow>
<dataflow id="402" from="add_ln44" to="tmp_116" fromId="96" toId="97">
</dataflow>
<dataflow id="403" from="StgValue_375" to="tmp_116" fromId="375" toId="97">
</dataflow>
<dataflow id="404" from="add_ln44" to="trunc_ln44" fromId="96" toId="98">
</dataflow>
<dataflow id="405" from="_ssdm_op_BitSelect.i1.i25.i32" to="tmp_117" fromId="372" toId="99">
</dataflow>
<dataflow id="406" from="add_ln44" to="tmp_117" fromId="96" toId="99">
</dataflow>
<dataflow id="407" from="StgValue_380" to="tmp_117" fromId="380" toId="99">
</dataflow>
<dataflow id="408" from="tmp_116" to="xor_ln44" fromId="97" toId="100">
</dataflow>
<dataflow id="409" from="StgValue_383" to="xor_ln44" fromId="383" toId="100">
</dataflow>
<dataflow id="410" from="tmp_117" to="and_ln44" fromId="99" toId="101">
</dataflow>
<dataflow id="411" from="xor_ln44" to="and_ln44" fromId="100" toId="101">
</dataflow>
<dataflow id="412" from="tmp_116" to="xor_ln44_1" fromId="97" toId="102">
</dataflow>
<dataflow id="413" from="tmp_117" to="xor_ln44_1" fromId="99" toId="102">
</dataflow>
<dataflow id="414" from="and_ln44" to="select_ln44" fromId="101" toId="103">
</dataflow>
<dataflow id="415" from="StgValue_390" to="select_ln44" fromId="390" toId="103">
</dataflow>
<dataflow id="416" from="StgValue_392" to="select_ln44" fromId="392" toId="103">
</dataflow>
<dataflow id="417" from="xor_ln44_1" to="select_ln44_1" fromId="102" toId="104">
</dataflow>
<dataflow id="418" from="select_ln44" to="select_ln44_1" fromId="103" toId="104">
</dataflow>
<dataflow id="419" from="trunc_ln44" to="select_ln44_1" fromId="98" toId="104">
</dataflow>
<dataflow id="420" from="select_ln44_1" to="store_ln44" fromId="104" toId="105">
</dataflow>
<dataflow id="421" from="denom_row_addr" to="store_ln44" fromId="47" toId="105">
</dataflow>
<dataflow id="422" from="select_ln42_1" to="store_ln42" fromId="94" toId="107">
</dataflow>
<dataflow id="423" from="empty" to="store_ln42" fromId="5" toId="107">
</dataflow>
<dataflow id="424" from="icmp_ln36" to="StgValue_2" fromId="25" toId="2">
</dataflow>
<dataflow id="425" from="icmp_ln38" to="StgValue_3" fromId="31" toId="3">
</dataflow>
<dataflow id="426" from="trunc_ln38" to="StgValue_3" fromId="41" toId="3">
</dataflow>
<dataflow id="427" from="icmp_ln38_1" to="StgValue_3" fromId="46" toId="3">
</dataflow>
</dataflows>


</stg>
