/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire [18:0] _03_;
  wire [11:0] _04_;
  wire [11:0] _05_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [9:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [12:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [5:0] celloutsig_0_19z;
  wire [2:0] celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire [7:0] celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire [4:0] celloutsig_0_25z;
  wire [7:0] celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire [8:0] celloutsig_0_31z;
  wire celloutsig_0_34z;
  wire celloutsig_0_36z;
  wire celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire celloutsig_0_41z;
  wire celloutsig_0_4z;
  wire [10:0] celloutsig_0_50z;
  wire [25:0] celloutsig_0_51z;
  wire celloutsig_0_52z;
  wire celloutsig_0_5z;
  wire [7:0] celloutsig_0_6z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [11:0] celloutsig_1_13z;
  wire [3:0] celloutsig_1_18z;
  wire [12:0] celloutsig_1_19z;
  wire [2:0] celloutsig_1_1z;
  wire [7:0] celloutsig_1_2z;
  wire [8:0] celloutsig_1_3z;
  wire [2:0] celloutsig_1_4z;
  wire [2:0] celloutsig_1_5z;
  reg [8:0] celloutsig_1_7z;
  wire celloutsig_1_9z;
  input [191:0] clkin_data;
  wire [191:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_36z = ~(celloutsig_0_29z[4] & celloutsig_0_34z);
  assign celloutsig_0_8z = ~(_00_ & _01_);
  assign celloutsig_0_15z = celloutsig_0_0z | celloutsig_0_13z;
  assign celloutsig_0_2z = celloutsig_0_5z | in_data[15];
  reg [18:0] _10_;
  always_ff @(posedge clkin_data[32], negedge clkin_data[128])
    if (!clkin_data[128]) _10_ <= 19'h00000;
    else _10_ <= in_data[126:108];
  assign { _03_[18:3], _02_, _03_[1:0] } = _10_;
  reg [11:0] _11_;
  always_ff @(negedge celloutsig_1_19z[0], posedge clkin_data[64])
    if (clkin_data[64]) _11_ <= 12'h000;
    else _11_ <= { celloutsig_0_5z, celloutsig_0_5z, _04_[9:8], celloutsig_0_5z, _04_[9:8], celloutsig_0_4z, celloutsig_0_5z, _04_[9:8], celloutsig_0_2z };
  assign { _05_[11:7], _00_, _05_[5:3], _01_, _05_[1:0] } = _11_;
  reg [2:0] _12_;
  always_ff @(posedge clkin_data[0], negedge clkin_data[96])
    if (!clkin_data[96]) _12_ <= 3'h0;
    else _12_ <= in_data[47:45];
  assign { celloutsig_0_5z, _04_[9:8] } = _12_;
  assign celloutsig_0_9z = { in_data[57:48], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_8z, celloutsig_0_5z, celloutsig_0_0z } == { celloutsig_0_3z, celloutsig_0_5z, _04_[9:8], celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_6z, celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_8z };
  assign celloutsig_0_21z = { _05_[8:7], _00_, _05_[5:3], _01_, _05_[1:0] } == { celloutsig_0_19z[5:2], celloutsig_0_11z, celloutsig_0_9z, celloutsig_0_8z, celloutsig_0_17z, celloutsig_0_14z };
  assign celloutsig_1_9z = in_data[117:112] === { celloutsig_1_4z, celloutsig_1_4z };
  assign celloutsig_0_11z = { in_data[67:62], celloutsig_0_10z } > in_data[44:38];
  assign celloutsig_0_13z = { celloutsig_0_12z[3:2], celloutsig_0_0z, celloutsig_0_10z } > { celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_5z };
  assign celloutsig_0_34z = { _05_[0], celloutsig_0_5z, celloutsig_0_31z } <= { celloutsig_0_6z, celloutsig_0_9z, celloutsig_0_17z, celloutsig_0_23z };
  assign celloutsig_1_13z = { celloutsig_1_5z[0], celloutsig_1_9z, celloutsig_1_3z, celloutsig_1_9z } % { 1'h1, celloutsig_1_1z, celloutsig_1_2z };
  assign celloutsig_1_18z = celloutsig_1_13z[6:3] % { 1'h1, celloutsig_1_7z[4:2] };
  assign celloutsig_0_51z = { celloutsig_0_6z[6], celloutsig_0_0z, celloutsig_0_8z, celloutsig_0_20z, celloutsig_0_19z, celloutsig_0_3z, celloutsig_0_31z, celloutsig_0_11z, celloutsig_0_14z, celloutsig_0_40z, celloutsig_0_17z } % { 1'h1, celloutsig_0_50z[1], celloutsig_0_6z, celloutsig_0_25z, celloutsig_0_21z, celloutsig_0_6z, celloutsig_0_36z, celloutsig_0_40z };
  assign celloutsig_0_50z = - { celloutsig_0_31z[7:0], celloutsig_0_41z, celloutsig_0_2z, celloutsig_0_41z };
  assign celloutsig_1_1z = - _03_[10:8];
  assign celloutsig_1_4z = - in_data[147:145];
  assign celloutsig_1_5z = - celloutsig_1_3z[5:3];
  assign celloutsig_1_19z = - in_data[189:177];
  assign celloutsig_0_6z = - { celloutsig_0_5z, _04_[9:8], celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_2z };
  assign celloutsig_0_12z = - { _05_[8:7], _00_, _05_[5:3], celloutsig_0_2z, celloutsig_0_5z, _04_[9:8] };
  assign celloutsig_0_19z = - in_data[12:7];
  assign celloutsig_0_20z = - { celloutsig_0_6z[0], celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_22z = - { in_data[39:37], celloutsig_0_11z, celloutsig_0_20z, celloutsig_0_11z };
  assign celloutsig_0_31z = - { celloutsig_0_25z[4:3], celloutsig_0_20z, celloutsig_0_5z, _04_[9:8], celloutsig_0_9z };
  assign celloutsig_0_41z = & celloutsig_0_25z[4:2];
  assign celloutsig_0_14z = & { celloutsig_0_11z, celloutsig_0_10z, celloutsig_0_8z, celloutsig_0_6z[5:3] };
  assign celloutsig_0_0z = in_data[81] & in_data[46];
  assign celloutsig_0_3z = in_data[72] & in_data[0];
  assign celloutsig_0_52z = celloutsig_0_19z[0] & celloutsig_0_31z[4];
  assign celloutsig_0_10z = in_data[12] & celloutsig_0_0z;
  assign celloutsig_0_17z = celloutsig_0_11z & celloutsig_0_2z;
  assign celloutsig_0_23z = celloutsig_0_12z[1] & celloutsig_0_0z;
  assign celloutsig_1_2z = { _03_[9:3], _02_ } - { in_data[100:99], celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_1_3z = in_data[149:141] - in_data[105:97];
  assign celloutsig_0_16z = { celloutsig_0_3z, celloutsig_0_12z, celloutsig_0_8z, celloutsig_0_14z } - in_data[16:4];
  assign celloutsig_0_25z = { in_data[43], celloutsig_0_15z, celloutsig_0_13z, celloutsig_0_5z, celloutsig_0_23z } - celloutsig_0_22z[7:3];
  assign celloutsig_0_29z = { celloutsig_0_22z[7:2], celloutsig_0_2z, celloutsig_0_24z } - { celloutsig_0_16z[8:3], celloutsig_0_5z, celloutsig_0_11z };
  assign celloutsig_0_40z = ~((celloutsig_0_34z & _00_) | celloutsig_0_12z[5]);
  assign celloutsig_0_4z = ~((celloutsig_0_5z & celloutsig_0_0z) | celloutsig_0_3z);
  assign celloutsig_0_24z = ~((celloutsig_0_3z & celloutsig_0_23z) | celloutsig_0_10z);
  always_latch
    if (clkin_data[128]) celloutsig_1_7z = 9'h000;
    else if (!clkin_data[160]) celloutsig_1_7z = celloutsig_1_3z;
  assign _03_[2] = _02_;
  assign { _04_[11:10], _04_[7:0] } = { celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_5z, _04_[9:8], celloutsig_0_4z, celloutsig_0_5z, _04_[9:8], celloutsig_0_2z };
  assign { _05_[6], _05_[2] } = { _00_, _01_ };
  assign { out_data[131:128], out_data[108:96], out_data[57:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_51z, celloutsig_0_52z };
endmodule
