[{"name":"陳雲潮","email":"mikechen@ieee.org","latestUpdate":"2012-04-25 11:52:28","objective":"1. VHDL Code Structure and data type\n2. Concurrent Code\n3. Sequential Code\n4. Signal and Variable\n5. Package and Component\n6. Simulation with VHDL Testbench\n7. VHDL Design of State Machines\n8. Design for testability","schedule":"Week-1 Introduction to Digital System Design with VHDL\nWeek-2 Code Structure and Data Type\nWeek-3 Operator and Attribute \nWeek-4 Concurrent Code and Devices Design Examples\nWeek-5 Sequential Code and Devices Design Examples\nWeek-6 Signal and Variables\nWeek-7 Package and Component for System design\nWeek-8 Function and Procedure in System Design\nWeek-9 Simulation with VHDL Testbench\nWeek-10 Design with State Machines \nWeek-11 Basic Display System Design \nWeek-12 Serial Communication Circuits Design\nWeek-13 Memory Circuits design\nWeek-14 Design for testability","scorePolicy":"1. Two Quizes　　20%\n2. Mid term test　　30%\n3. Final test　　30%\n4. Home works　　20%","materials":"1. Text Book: Circuit Design and Simulation with VHDL 2nd Edition\n       Volnei A.pedroni / The MIT Press 　　2010 \n2. Reference Book: Digital System Design Using VHDL 2nd Edition\n       Charles H. Roth / Thomson 　　　　2008　　　　\n3. Reference Book: Digital System Design with VHDL 2nd Edition\n       Mark Zwolinski / Pearson　　　　2004","foreignLanguageTextbooks":false}]
