<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: rsnoc_z_H_R_G_T2_F_U_47e8ed37</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | groups | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_rsnoc_z_H_R_G_T2_F_U_47e8ed37'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_rsnoc_z_H_R_G_T2_F_U_47e8ed37')">rsnoc_z_H_R_G_T2_F_U_47e8ed37</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 33.43</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod181.html#Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod181.html#Toggle" >  0.28</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod181.html#Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/nfs_project/gemini/DV/baber/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v')">/nfs_project/gemini/DV/baber/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod181.html#inst_tag_29885"  onclick="showContent('inst_tag_29885')">config_ss_tb.DUT.flexnoc.sram_axi_s3_T_main.TransportToGeneric.If</a></td>
<td class="s3 cl rt"> 33.43</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod181.html#Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod181.html#Toggle" >  0.28</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod181.html#Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
<div name='tag_rsnoc_z_H_R_G_T2_F_U_47e8ed37'>
<hr>
<a name="inst_tag_29885"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy15.html#tag_urg_inst_29885" >config_ss_tb.DUT.flexnoc.sram_axi_s3_T_main.TransportToGeneric.If</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 33.43</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod181.html#Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod181.html#Toggle" >  0.28</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod181.html#Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 37.06</td>
<td class="s7 cl rt"> 71.25</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  1.54</td>
<td class="s0 cl rt">  0.00</td>
<td class="s6 cl rt"> 62.50</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s2 cl rt"> 28.57</td>
<td class="s6 cl rt"> 62.25</td>
<td class="s0 cl rt">  3.33</td>
<td class="s0 cl rt">  0.10</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 48.61</td>
<td class="wht cl rt"></td>
<td><a href="mod563.html#inst_tag_190043" >TransportToGeneric</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod216.html#inst_tag_44085" id="tag_urg_inst_44085">FsmCurState</a></td>
<td class="s2 cl rt"> 23.91</td>
<td class="s4 cl rt"> 42.86</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 19.44</td>
<td class="s0 cl rt">  0.00</td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod999.html#inst_tag_304630" id="tag_urg_inst_304630">Ibe</a></td>
<td class="s4 cl rt"> 48.03</td>
<td class="s7 cl rt"> 75.00</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  1.90</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 65.22</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod480.html#inst_tag_164637" id="tag_urg_inst_164637">Im</a></td>
<td class="s5 cl rt"> 50.78</td>
<td class="s8 cl rt"> 81.82</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  1.30</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 70.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod484.html#inst_tag_165228" id="tag_urg_inst_165228">Ip</a></td>
<td class="s5 cl rt"> 52.82</td>
<td class="s8 cl rt"> 80.00</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  5.74</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 72.73</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod351.html#inst_tag_136423" id="tag_urg_inst_136423">Is</a></td>
<td class="s1 cl rt"> 15.91</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 15.91</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod447.html#inst_tag_159519" id="tag_urg_inst_159519">Ise</a></td>
<td class="s5 cl rt"> 56.94</td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 29.17</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1103.html#inst_tag_345337" id="tag_urg_inst_345337">ud</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod371.html#inst_tag_136881" id="tag_urg_inst_136881">upc</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod907.html#inst_tag_298288" id="tag_urg_inst_298288">ur</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod232_0.html#inst_tag_44945" id="tag_urg_inst_44945">ursrrerg</a></td>
<td class="s5 cl rt"> 56.94</td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 29.17</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<hr>
Since this is the module's only instance, the coverage report is the same as for the module.</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_rsnoc_z_H_R_G_T2_F_U_47e8ed37'>
<a name="Cond"></a>
Cond Coverage for Module : <a href="mod181.html" >rsnoc_z_H_R_G_T2_F_U_47e8ed37</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       137338
 EXPRESSION (u_9d54 ? u_ab1f : 4'b0)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod181.html" >rsnoc_z_H_R_G_T2_F_U_47e8ed37</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">115</td>
<td class="rt">2</td>
<td class="rt">1.74  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">2460</td>
<td class="rt">7</td>
<td class="rt">0.28  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">1230</td>
<td class="rt">4</td>
<td class="rt">0.33  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">1230</td>
<td class="rt">3</td>
<td class="rt">0.24  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">49</td>
<td class="rt">2</td>
<td class="rt">4.08  </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">1104</td>
<td class="rt">7</td>
<td class="rt">0.63  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">552</td>
<td class="rt">4</td>
<td class="rt">0.72  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">552</td>
<td class="rt">3</td>
<td class="rt">0.54  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">66</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Signal Bits</td>
<td class="rt">1356</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">678</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">678</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>AddrMask[29:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CxtRd_AddLd0[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CxtRd_Addr4Be[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CxtRd_Echo[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CxtRd_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CxtRd_Len1[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CxtRd_OpcT[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CxtRd_RouteIdZ[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CxtWr_AddLd0[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>CxtWr_Addr4Be[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>CxtWr_Echo[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>CxtWr_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>CxtWr_Len1[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>CxtWr_OpcT[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>CxtWr_RouteIdZ[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Debug</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Empty</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>PathFound</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ReqRx_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ReqRx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ReqRx_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ReqRx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ReqRx_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ReqTx_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ReqTx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ReqTx_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ReqTx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ReqTx_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RspRx_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RspRx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RspRx_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RspRx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RspRx_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RspTx_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RspTx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RspTx_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RspTx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RspTx_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SubFound</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>WrCxt</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>u_4c36[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6_IDLE_WAIT</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6_RSP_IDLE</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6_WAIT_RSP</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_7df2_2</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_7df2_3[12:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_7df2_4[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_8bb4_2</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_8bb4_3[12:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_8bb4_4[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_9d54</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_ab1f[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_b9ec[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_bdb6[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_cc76[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Arb_Gnt[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Arb_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Arb_Req[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Arb_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CurState[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CxtRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CxtVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>LoopBack</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>LoopPld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>NullRx_Len1H</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>NullRx_RouteId[12:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>NullRx_Status[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>NullTx_Len1H</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>NullTx_RouteId[12:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>NullTx_Status[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Pwr_BusErr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Pwr_BusErr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Pwr_Cxt_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Pwr_Cxt_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Req_HdrVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ReqTx0_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ReqTx0_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ReqTx0_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ReqTx0_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ReqTx0_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rsp_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rsp_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rsp_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RspBe[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RspDatum[37:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RspHdr[68:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RspRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RspUser[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RspWord_Hdr_Addr[30:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RspWord_Hdr_Echo[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RspWord_Hdr_Len1[6:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RspWord_Hdr_Opc[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RspWord_Hdr_RouteId[12:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RspWord_Hdr_Status[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RspWord_Hdr_User[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxErr_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxErr_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxErr_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxErr_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxErr_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxWord_Hdr_Addr[30:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxWord_Hdr_Echo[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxWord_Hdr_Len1[6:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxWord_Hdr_Opc[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxWord_Hdr_RouteId[12:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxWord_Hdr_Status[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a href="mod181.html" >rsnoc_z_H_R_G_T2_F_U_47e8ed37</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Branches</td>
<td></td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">137338</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
137338     	,	.GenLcl_Rsp_Data( u_Rsp_Data )
           	 	                              
137339     	,	.GenLcl_Rsp_Last( u_Rsp_Last )
           	 	                              
137340     	,	.GenLcl_Rsp_Opc( u_Rsp_Opc )
           	 	                            
137341     	,	.GenLcl_Rsp_Rdy( u_Rsp_Rdy )
           	 	                            
137342     	,	.GenLcl_Rsp_SeqId( u_Rsp_SeqId )
           	 	                                
137343     	,	.GenLcl_Rsp_SeqUnOrdered( u_Rsp_SeqUnOrdered )
           	 	                                              
137344     	,	.GenLcl_Rsp_Status( u_Rsp_Status )
           	 	                                  
137345     	,	.GenLcl_Rsp_Vld( u_Rsp_Vld )
           	 	                            
137346     	,	.GenPrt_Req_Addr( GenMst_Req_Addr )
           	 	                                   
137347     	,	.GenPrt_Req_Be( GenMst_Req_Be )
           	 	                               
137348     	,	.GenPrt_Req_BurstType( GenMst_Req_BurstType )
           	 	                                             
137349     	,	.GenPrt_Req_Data( GenMst_Req_Data )
           	 	                                   
137350     	,	.GenPrt_Req_Last( GenMst_Req_Last )
           	 	                                   
137351     	,	.GenPrt_Req_Len1( GenMst_Req_Len1 )
           	 	                                   
137352     	,	.GenPrt_Req_Lock( GenMst_Req_Lock )
           	 	                                   
137353     	,	.GenPrt_Req_Opc( GenMst_Req_Opc )
           	 	                                 
137354     	,	.GenPrt_Req_Rdy( GenMst_Req_Rdy )
           	 	                                 
137355     	,	.GenPrt_Req_SeqId( GenMst_Req_SeqId )
           	 	                                     
137356     	,	.GenPrt_Req_SeqUnOrdered( GenMst_Req_SeqUnOrdered )
           	 	                                                   
137357     	,	.GenPrt_Req_SeqUnique( GenMst_Req_SeqUnique )
           	 	                                             
137358     	,	.GenPrt_Req_User( GenMst_Req_User )
           	 	                                   
137359     	,	.GenPrt_Req_Vld( GenMst_Req_Vld )
           	 	                                 
137360     	,	.GenPrt_Rsp_Data( GenMst_Rsp_Data )
           	 	                                   
137361     	,	.GenPrt_Rsp_Last( GenMst_Rsp_Last )
           	 	                                   
137362     	,	.GenPrt_Rsp_Opc( GenMst_Rsp_Opc )
           	 	                                 
137363     	,	.GenPrt_Rsp_Rdy( GenMst_Rsp_Rdy )
           	 	                                 
137364     	,	.GenPrt_Rsp_SeqId( GenMst_Rsp_SeqId )
           	 	                                     
137365     	,	.GenPrt_Rsp_SeqUnOrdered( GenMst_Rsp_SeqUnOrdered )
           	 	                                                   
137366     	,	.GenPrt_Rsp_Status( GenMst_Rsp_Status )
           	 	                                       
137367     	,	.GenPrt_Rsp_Vld( GenMst_Rsp_Vld )
           	 	                                 
137368     	,	.Sys_Clk( Sys_Clk )
           	 	                   
137369     	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
137370     	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
137371     	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
137372     	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
137373     	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
137374     	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
137375     	,	.Sys_Pwr_Idle( u_72_Idle )
           	 	                          
137376     	,	.Sys_Pwr_WakeUp( u_72_WakeUp )
           	 	                              
137377     	);
           	  
137378     	assign GenSlv_Req_Rdy = SlvReqRdy;
           	                                  
137379     	assign TxRspCn_Data = TxRsp [42:11];
           	                                    
137380     	assign GenSlv_Rsp_Data = TxRspCn_Data;
           	                                      
137381     	assign TxRspCn_Last = TxRsp [10];
           	                                 
137382     	assign GenSlv_Rsp_Last = TxRspCn_Last;
           	                                      
137383     	assign TxRspCn_Opc = TxRsp [9:7];
           	                                 
137384     	assign GenSlv_Rsp_Opc = TxRspCn_Opc;
           	                                    
137385     	assign TxRspCn_SeqId = TxRsp [6:3];
           	                                   
137386     	assign GenSlv_Rsp_SeqId = TxRspCn_SeqId;
           	                                        
137387     	assign TxRspCn_SeqUnOrdered = TxRsp [2];
           	                                        
137388     	assign GenSlv_Rsp_SeqUnOrdered = TxRspCn_SeqUnOrdered;
           	                                                      
137389     	assign TxRspCn_Status = TxRsp [1:0];
           	                                    
137390     	assign GenSlv_Rsp_Status = TxRspCn_Status;
           	                                          
137391     	assign Sys_Pwr_Idle = ReqPwr_Idle & RspPwr_Idle;
           	                                                
137392     	assign WakeUp_GenSlv = GenSlv_Req_Vld;
           	                                      
137393     	assign WakeUp_GenMst = GenMst_Rsp_Vld;
           	                                      
137394     	assign Sys_Pwr_WakeUp = WakeUp_GenSlv | WakeUp_GenMst;
           	                                                      
137395     endmodule
                    
137396     
           
137397     
           
137398     
           
137399     // FlexNoC version    : 4.7.0
                                        
137400     // PDD File           : /home/aptashko/rsnoc_arch_edit.pdd
                                                                     
137401     // Exported Structure : /Specification.Architecture.Structure
                                                                        
137402     // ExportOption       : /verilog
                                           
137403     
           
137404     `timescale 1ps/1ps
                             
137405     module rsnoc_z_H_R_G_T2_Tt_Sp_47a89458 (
                                                   
137406     	IdInfo_0_AddrBase
           	                 
137407     ,	IdInfo_0_AddrMask
            	                 
137408     ,	IdInfo_0_Debug
            	              
137409     ,	IdInfo_0_Id
            	           
137410     ,	IdInfo_1_AddrBase
            	                 
137411     ,	IdInfo_1_AddrMask
            	                 
137412     ,	IdInfo_1_Debug
            	              
137413     ,	IdInfo_1_Id
            	           
137414     ,	Translation_0_Aperture
            	                      
137415     ,	Translation_0_Id
            	                
137416     ,	Translation_0_PathFound
            	                       
137417     ,	Translation_0_SubFound
            	                      
137418     );
             
137419     	output [29:0] IdInfo_0_AddrBase       ;
           	                                       
137420     	output [29:0] IdInfo_0_AddrMask       ;
           	                                       
137421     	output        IdInfo_0_Debug          ;
           	                                       
137422     	input  [1:0]  IdInfo_0_Id             ;
           	                                       
137423     	output [29:0] IdInfo_1_AddrBase       ;
           	                                       
137424     	output [29:0] IdInfo_1_AddrMask       ;
           	                                       
137425     	output        IdInfo_1_Debug          ;
           	                                       
137426     	input  [1:0]  IdInfo_1_Id             ;
           	                                       
137427     	input  [8:0]  Translation_0_Aperture  ;
           	                                       
137428     	output [1:0]  Translation_0_Id        ;
           	                                       
137429     	output        Translation_0_PathFound ;
           	                                       
137430     	output        Translation_0_SubFound  ;
           	                                       
137431     	wire        u_254e                    ;
           	                                       
137432     	wire [8:0]  u_28b6                    ;
           	                                       
137433     	wire        u_be0e                    ;
           	                                       
137434     	wire        u_cb8d                    ;
           	                                       
137435     	wire        u_e6b0                    ;
           	                                       
137436     	reg  [29:0] IdInfo_0_AddrBase         ;
           	                                       
137437     	reg  [29:0] IdInfo_0_AddrMask         ;
           	                                       
137438     	reg         IdInfo_0_Debug            ;
           	                                       
137439     	reg  [29:0] IdInfo_1_AddrBase         ;
           	                                       
137440     	reg  [29:0] IdInfo_1_AddrMask         ;
           	                                       
137441     	reg         IdInfo_1_Debug            ;
           	                                       
137442     	reg  [1:0]  Translation_0_Id          ;
           	                                       
137443     	wire [3:0]  uTranslation_0_Id_caseSel ;
           	                                       
137444     	always @( IdInfo_0_Id ) begin
           	                             
137445     		case ( IdInfo_0_Id )
           		                    
137446     			2'b11 : IdInfo_0_AddrBase = 30'b000000000000000000000000000000 ;
           			                                                                
137447     			2'b10 : IdInfo_0_AddrBase = 30'b000000000000000000000000000000 ;
           			                                                                
137448     			2'b01 : IdInfo_0_AddrBase = 30'b000000000000000000000000000000 ;
           			                                                                
137449     			2'b0  : IdInfo_0_AddrBase = 30'b000000000000000000000000000000 ;
           			                                                                
137450     		endcase
           		       
137451     	end
           	   
137452     	always @( IdInfo_0_Id ) begin
           	                             
137453     		case ( IdInfo_0_Id )
           		                    
137454     			2'b11 : IdInfo_0_AddrMask = 30'b111111000000000000000000000000 ;
           			                                                                
137455     			2'b10 : IdInfo_0_AddrMask = 30'b111111000000000000000000000000 ;
           			                                                                
137456     			2'b01 : IdInfo_0_AddrMask = 30'b111111000000000000000000000000 ;
           			                                                                
137457     			2'b0  : IdInfo_0_AddrMask = 30'b111111000000000000000000000000 ;
           			                                                                
137458     		endcase
           		       
137459     	end
           	   
137460     	always @( IdInfo_0_Id ) begin
           	                             
137461     		case ( IdInfo_0_Id )
           		                    
137462     			2'b11 : IdInfo_0_Debug = 1'b0 ;
           			                               
137463     			2'b10 : IdInfo_0_Debug = 1'b0 ;
           			                               
137464     			2'b01 : IdInfo_0_Debug = 1'b0 ;
           			                               
137465     			2'b0  : IdInfo_0_Debug = 1'b0 ;
           			                               
137466     		endcase
           		       
137467     	end
           	   
137468     	always @( IdInfo_1_Id ) begin
           	                             
137469     		case ( IdInfo_1_Id )
           		                    
137470     			2'b11 : IdInfo_1_AddrBase = 30'b000000000000000000000000000000 ;
           			                                                                
137471     			2'b10 : IdInfo_1_AddrBase = 30'b000000000000000000000000000000 ;
           			                                                                
137472     			2'b01 : IdInfo_1_AddrBase = 30'b000000000000000000000000000000 ;
           			                                                                
137473     			2'b0  : IdInfo_1_AddrBase = 30'b000000000000000000000000000000 ;
           			                                                                
137474     		endcase
           		       
137475     	end
           	   
137476     	always @( IdInfo_1_Id ) begin
           	                             
137477     		case ( IdInfo_1_Id )
           		                    
137478     			2'b11 : IdInfo_1_AddrMask = 30'b111111000000000000000000000000 ;
           			                                                                
137479     			2'b10 : IdInfo_1_AddrMask = 30'b111111000000000000000000000000 ;
           			                                                                
137480     			2'b01 : IdInfo_1_AddrMask = 30'b111111000000000000000000000000 ;
           			                                                                
137481     			2'b0  : IdInfo_1_AddrMask = 30'b111111000000000000000000000000 ;
           			                                                                
137482     		endcase
           		       
137483     	end
           	   
137484     	always @( IdInfo_1_Id ) begin
           	                             
137485     		case ( IdInfo_1_Id )
           		                    
137486     			2'b11 : IdInfo_1_Debug = 1'b0 ;
           			                               
137487     			2'b10 : IdInfo_1_Debug = 1'b0 ;
           			                               
137488     			2'b01 : IdInfo_1_Debug = 1'b0 ;
           			                               
137489     			2'b0  : IdInfo_1_Debug = 1'b0 ;
           			                               
137490     		endcase
           		       
137491     	end
           	   
137492     	assign u_28b6 = Translation_0_Aperture;
           	                                       
137493     	assign u_cb8d = u_28b6 == 9'b100011000;
           	                                       
137494     	assign u_e6b0 = u_28b6 == 9'b011011000;
           	                                       
137495     	assign u_254e = ( u_28b6 & 9'b110111111 ) == 9'b010111000;
           	                                                          
137496     	assign u_be0e = ( u_28b6 & 9'b110011111 ) == 9'b000011000;
           	                                                          
137497     	assign uTranslation_0_Id_caseSel = { u_cb8d , u_e6b0 , u_254e , u_be0e } ;
           	                                                                          
137498     	always @( uTranslation_0_Id_caseSel ) begin
           	                                           
137499     		case ( uTranslation_0_Id_caseSel )
           		                                  
137500     			4'b0001 : Translation_0_Id = 2'b0 ;
           			                                   
137501     			4'b0010 : Translation_0_Id = 2'b01 ;
           			                                    
137502     			4'b0100 : Translation_0_Id = 2'b10 ;
           			                                    
137503     			4'b1000 : Translation_0_Id = 2'b11 ;
           			                                    
137504     			default : Translation_0_Id = 2'b0 ;
           			                                   
137505     		endcase
           		       
137506     	end
           	   
137507     	assign Translation_0_PathFound = u_be0e | u_254e | u_e6b0 | u_cb8d;
           	                                                                   
137508     	assign Translation_0_SubFound = 1'b1;
           	                                     
137509     endmodule
                    
137510     
           
137511     `timescale 1ps/1ps
                             
137512     module rsnoc_z_H_R_G_T2_Tt_U_7787fd74 (
                                                  
137513     	IdInfo_0_AddrBase
           	                 
137514     ,	IdInfo_0_AddrMask
            	                 
137515     ,	IdInfo_0_Debug
            	              
137516     ,	IdInfo_0_Id
            	           
137517     ,	IdInfo_1_AddrBase
            	                 
137518     ,	IdInfo_1_AddrMask
            	                 
137519     ,	IdInfo_1_Debug
            	              
137520     ,	IdInfo_1_Id
            	           
137521     ,	Translation_0_Aperture
            	                      
137522     ,	Translation_0_Id
            	                
137523     ,	Translation_0_PathFound
            	                       
137524     ,	Translation_0_SubFound
            	                      
137525     );
             
137526     	output [29:0] IdInfo_0_AddrBase       ;
           	                                       
137527     	output [29:0] IdInfo_0_AddrMask       ;
           	                                       
137528     	output        IdInfo_0_Debug          ;
           	                                       
137529     	input  [1:0]  IdInfo_0_Id             ;
           	                                       
137530     	output [29:0] IdInfo_1_AddrBase       ;
           	                                       
137531     	output [29:0] IdInfo_1_AddrMask       ;
           	                                       
137532     	output        IdInfo_1_Debug          ;
           	                                       
137533     	input  [1:0]  IdInfo_1_Id             ;
           	                                       
137534     	input  [8:0]  Translation_0_Aperture  ;
           	                                       
137535     	output [1:0]  Translation_0_Id        ;
           	                                       
137536     	output        Translation_0_PathFound ;
           	                                       
137537     	output        Translation_0_SubFound  ;
           	                                       
137538     	rsnoc_z_H_R_G_T2_Tt_Sp_47a89458 Isp(
           	                                    
137539     		.IdInfo_0_AddrBase( IdInfo_0_AddrBase )
           		                                       
137540     	,	.IdInfo_0_AddrMask( IdInfo_0_AddrMask )
           	 	                                       
137541     	,	.IdInfo_0_Debug( IdInfo_0_Debug )
           	 	                                 
137542     	,	.IdInfo_0_Id( IdInfo_0_Id )
           	 	                           
137543     	,	.IdInfo_1_AddrBase( IdInfo_1_AddrBase )
           	 	                                       
137544     	,	.IdInfo_1_AddrMask( IdInfo_1_AddrMask )
           	 	                                       
137545     	,	.IdInfo_1_Debug( IdInfo_1_Debug )
           	 	                                 
137546     	,	.IdInfo_1_Id( IdInfo_1_Id )
           	 	                           
137547     	,	.Translation_0_Aperture( Translation_0_Aperture )
           	 	                                                 
137548     	,	.Translation_0_Id( Translation_0_Id )
           	 	                                     
137549     	,	.Translation_0_PathFound( Translation_0_PathFound )
           	 	                                                   
137550     	,	.Translation_0_SubFound( Translation_0_SubFound )
           	 	                                                 
137551     	);
           	  
137552     endmodule
                    
137553     
           
137554     
           
137555     
           
137556     // FlexNoC version    : 4.7.0
                                        
137557     // PDD File           : /home/aptashko/rsnoc_arch_edit.pdd
                                                                     
137558     // Exported Structure : /Specification.Architecture.Structure
                                                                        
137559     // ExportOption       : /verilog
                                           
137560     
           
137561     `timescale 1ps/1ps
                             
137562     module rsnoc_z_H_R_U_A_R_I8 ( In , S0 , S1 );
                                                        
137563     	input  [7:0] In ;
           	                 
137564     	output [2:0] S0 ;
           	                 
137565     	output [2:0] S1 ;
           	                 
137566     	wire  Car_0 ;
           	             
137567     	wire  Car_1 ;
           	             
137568     	wire  Car_2 ;
           	             
137569     	wire  Sum_0 ;
           	             
137570     	wire  Sum_1 ;
           	             
137571     	wire  Sum_2 ;
           	             
137572     	assign Sum_2 = In [7] ^ In [6];
           	                               
137573     	assign Sum_1 = In [3] ^ In [4] ^ In [5];
           	                                        
137574     	assign Sum_0 = In [0] ^ In [1] ^ In [2];
           	                                        
137575     	assign S0 = { Sum_2 , Sum_1 , Sum_0 };
           	                                      
137576     	assign Car_2 = In [7] & In [6];
           	                               
137577     	assign Car_1 = In [3] & In [4] | In [3] & In [5] | In [4] & In [5];
           	                                                                   
137578     	assign Car_0 = In [0] & In [1] | In [0] & In [2] | In [1] & In [2];
           	                                                                   
137579     	assign S1 = { Car_2 , Car_1 , Car_0 };
           	                                      
137580     endmodule
                    
137581     
           
137582     `timescale 1ps/1ps
                             
137583     module rsnoc_z_H_R_U_A_Pc_I8 ( I , O );
                                                  
137584     	input  [7:0] I ;
           	                
137585     	output [3:0] O ;
           	                
137586     	wire [1:0] A      ;
           	                   
137587     	wire       B      ;
           	                   
137588     	wire [7:0] In_0_0 ;
           	                   
137589     	wire [2:0] In_1_0 ;
           	                   
137590     	wire [2:0] In_1_1 ;
           	                   
137591     	wire       In_2_0 ;
           	                   
137592     	wire [1:0] In_2_1 ;
           	                   
137593     	wire       In_2_2 ;
           	                   
137594     	wire [2:0] S0_0_0 ;
           	                   
137595     	wire       S0_1_0 ;
           	                   
137596     	wire       S0_1_1 ;
           	                   
137597     	wire [2:0] S1_0_0 ;
           	                   
137598     	wire       S1_1_0 ;
           	                   
137599     	wire       S1_1_1 ;
           	                   
137600     	wire       X0     ;
           	                   
137601     	wire       X1     ;
           	                   
137602     	wire       X2     ;
           	                   
137603     	wire       Y1     ;
           	                   
137604     	assign In_0_0 = I;
           	                  
137605     	rsnoc_z_H_R_U_A_R_I8 ur( .In( In_0_0 ) , .S0( S0_0_0 ) , .S1( S1_0_0 ) );
           	                                                                         
137606     	assign In_1_1 = { S1_0_0 };
           	                           
137607     	rsnoc_z_H_R_U_A_R_I3 ur16( .In( In_1_1 ) , .S0( S0_1_1 ) , .S1( S1_1_1 ) );
           	                                                                           
137608     	assign In_2_2 = { S1_1_1 };
           	                           
137609     	assign B = In_2_2;
           	                  
137610     	assign In_1_0 = S0_0_0;
           	                       
137611     	rsnoc_z_H_R_U_A_R_I3 ur14( .In( In_1_0 ) , .S0( S0_1_0 ) , .S1( S1_1_0 ) );
           	                                                                           
137612     	assign In_2_1 = { S0_1_1 , S1_1_0 };
           	                                    
137613     	assign A = In_2_1;
           	                  
137614     	rsnoc_z_H_R_U_A_R_I2 ur27( .In( A ) , .S0( X0 ) , .S1( Y1 ) );
           	                                                              
137615     	rsnoc_z_H_R_U_A_R_I2 ur29( .In( { B , Y1 } ) , .S0( X1 ) , .S1( X2 ) );
           	                                                                       
137616     	assign In_2_0 = S0_1_0;
           	                       
137617     	assign O = { X2 , X1 , X0 , In_2_0 };
           	                                     
137618     endmodule
                    
137619     
           
137620     `timescale 1ps/1ps
                             
137621     module rsnoc_z_T_C_S_C_L_R_C_3465c9ee_8 ( I , O );
                                                             
137622     	input  [7:0] I ;
           	                
137623     	output [7:0] O ;
           	                
137624     	wire  TO_0 ;
           	            
137625     	wire  TO_1 ;
           	            
137626     	wire  TO_2 ;
           	            
137627     	wire  TO_3 ;
           	            
137628     	wire  TO_4 ;
           	            
137629     	wire  TO_5 ;
           	            
137630     	wire  TO_6 ;
           	            
137631     	wire  TO_7 ;
           	            
137632     	wire  Ti_0 ;
           	            
137633     	wire  Ti_1 ;
           	            
137634     	wire  Ti_2 ;
           	            
137635     	wire  Ti_3 ;
           	            
137636     	wire  Ti_4 ;
           	            
137637     	wire  Ti_5 ;
           	            
137638     	wire  Ti_6 ;
           	            
137639     	wire  Ti_7 ;
           	            
137640     	assign Ti_7 = I [7];
           	                    
137641     	assign TO_7 = Ti_7;
           	                   
137642     	assign Ti_6 = I [6];
           	                    
137643     	assign TO_6 = Ti_6 | TO_7;
           	                          
137644     	assign Ti_5 = I [5];
           	                    
137645     	assign TO_5 = Ti_5 | TO_6;
           	                          
137646     	assign Ti_4 = I [4];
           	                    
137647     	assign TO_4 = Ti_4 | TO_5;
           	                          
137648     	assign Ti_3 = I [3];
           	                    
137649     	assign TO_3 = Ti_3 | TO_4;
           	                          
137650     	assign Ti_2 = I [2];
           	                    
137651     	assign TO_2 = Ti_2 | TO_3;
           	                          
137652     	assign Ti_1 = I [1];
           	                    
137653     	assign TO_1 = Ti_1 | TO_2;
           	                          
137654     	assign Ti_0 = I [0];
           	                    
137655     	assign TO_0 = Ti_0 | TO_1;
           	                          
137656     	assign O = { TO_7 , TO_6 , TO_5 , TO_4 , TO_3 , TO_2 , TO_1 , TO_0 };
           	                                                                     
137657     endmodule
                    
137658     
           
137659     `timescale 1ps/1ps
                             
137660     module rsnoc_z_T_C_S_C_L_R_S_M_8 ( I , O );
                                                      
137661     	input  [7:0] I ;
           	                
137662     	output [7:0] O ;
           	                
137663     	wire  u_13   ;
           	              
137664     	wire  u_2    ;
           	              
137665     	wire  u_214c ;
           	              
137666     	wire  u_4024 ;
           	              
137667     	wire  u_7025 ;
           	              
137668     	wire  u_7466 ;
           	              
137669     	wire  u_ce62 ;
           	              
137670     	wire  u_e137 ;
           	              
137671     	wire  u_e8a2 ;
           	              
137672     	wire  u_ff71 ;
           	              
137673     	assign u_e137 = I [7];
           	                      
137674     	assign u_214c = u_e137 | I [6];
           	                               
137675     	assign u_2 = ~ u_214c;
           	                      
137676     	assign u_e8a2 = I [5];
           	                      
137677     	assign u_ff71 = u_214c | u_e8a2 | I [4];
           	                                        
137678     	assign u_13 = ~ u_ff71;
           	                       
137679     	assign u_7025 = I [3];
           	                      
137680     	assign u_7466 = u_7025 | I [2];
           	                               
137681     	assign u_ce62 = u_13 & ~ u_7466;
           	                                
137682     	assign u_4024 = I [1];
           	                      
137683     	assign O =
           	          
137684     		{	I [7]
           		 	     
137685     		,		~ u_e137 & I [6]
           		 		                
137686     		,	u_2 & I [5]
           		 	           
137687     		,		u_2 & ~ u_e8a2 & I [4]
           		 		                      
137688     		,	u_13 & I [3]
           		 	            
137689     		,		u_13 & ~ u_7025 & I [2]
           		 		                       
137690     		,	u_ce62 & I [1]
           		 	              
137691     		,		u_ce62 & ~ u_4024 & I [0]
           		 		                         
137692     		};
           		  
137693     endmodule
                    
137694     
           
137695     `timescale 1ps/1ps
                             
137696     module rsnoc_z_H_R_U_C_C_C2d_b90a5de4_W3 (
                                                     
137697     	OldestConn
           	          
137698     ,	Rd_Conn
            	       
137699     ,	Rd_Data
            	       
137700     ,	Rd_Pop
            	      
137701     ,	Rd_Vld
            	      
137702     ,	Sys_Clk
            	       
137703     ,	Sys_Clk_ClkS
            	            
137704     ,	Sys_Clk_En
            	          
137705     ,	Sys_Clk_EnS
            	           
137706     ,	Sys_Clk_RetRstN
            	               
137707     ,	Sys_Clk_RstN
            	            
137708     ,	Sys_Clk_Tm
            	          
137709     ,	Sys_Pwr_Idle
            	            
137710     ,	Sys_Pwr_WakeUp
            	              
137711     ,	Wr_Conn
            	       
137712     ,	Wr_Data
            	       
137713     ,	Wr_Push
            	       
137714     );
             
137715     	output [4:0] OldestConn      ;
           	                              
137716     	input  [4:0] Rd_Conn         ;
           	                              
137717     	output [2:0] Rd_Data         ;
           	                              
137718     	input        Rd_Pop          ;
           	                              
137719     	output       Rd_Vld          ;
           	                              
137720     	input        Sys_Clk         ;
           	                              
137721     	input        Sys_Clk_ClkS    ;
           	                              
137722     	input        Sys_Clk_En      ;
           	                              
137723     	input        Sys_Clk_EnS     ;
           	                              
137724     	input        Sys_Clk_RetRstN ;
           	                              
137725     	input        Sys_Clk_RstN    ;
           	                              
137726     	input        Sys_Clk_Tm      ;
           	                              
137727     	output       Sys_Pwr_Idle    ;
           	                              
137728     	output       Sys_Pwr_WakeUp  ;
           	                              
137729     	input  [4:0] Wr_Conn         ;
           	                              
137730     	input  [2:0] Wr_Data         ;
           	                              
137731     	input        Wr_Push         ;
           	                              
137732     	wire       u_4072 ;
           	                   
137733     	wire       u_5532 ;
           	                   
137734     	wire       u_7bab ;
           	                   
137735     	wire [7:0] u_8cc3 ;
           	                   
137736     	wire       u_8ccf ;
           	                   
137737     	wire       u_9c70 ;
           	                   
137738     	wire [7:0] u_a58e ;
           	                   
137739     	wire       u_a833 ;
           	                   
137740     	wire       u_c39d ;
           	                   
137741     	wire [7:0] E      ;
           	                   
137742     	reg  [7:0] Fc_0   ;
           	                   
137743     	reg  [7:0] Fc_1   ;
           	                   
137744     	reg  [7:0] Fc_2   ;
           	                   
137745     	reg  [7:0] Fc_3   ;
           	                   
137746     	reg  [7:0] Fc_4   ;
           	                   
137747     	reg  [7:0] Fc_5   ;
           	                   
137748     	reg  [7:0] Fc_6   ;
           	                   
137749     	reg  [7:0] Fc_7   ;
           	                   
137750     	wire [7:0] In     ;
           	                   
137751     	wire [7:0] M      ;
           	                   
137752     	wire       Mc_0   ;
           	                   
137753     	wire       Mc_1   ;
           	                   
137754     	wire       Mc_2   ;
           	                   
137755     	wire       Mc_3   ;
           	                   
137756     	wire       Mc_4   ;
           	                   
137757     	wire       Mc_5   ;
           	                   
137758     	wire       Mc_6   ;
           	                   
137759     	wire       Mc_7   ;
           	                   
137760     	wire [7:0] R      ;
           	                   
137761     	wire [7:0] S      ;
           	                   
137762     	reg  [7:0] V      ;
           	                   
137763     	assign In = { Wr_Data , Wr_Conn };
           	                                  
137764     	assign Mc_7 = Fc_7 [4:0] == Rd_Conn;
           	                                    
137765     	assign Mc_6 = Fc_6 [4:0] == Rd_Conn;
           	                                    
137766     	assign Mc_5 = Fc_5 [4:0] == Rd_Conn;
           	                                    
137767     	assign Mc_4 = Fc_4 [4:0] == Rd_Conn;
           	                                    
137768     	assign Mc_3 = Fc_3 [4:0] == Rd_Conn;
           	                                    
137769     	assign Mc_2 = Fc_2 [4:0] == Rd_Conn;
           	                                    
137770     	assign Mc_1 = Fc_1 [4:0] == Rd_Conn;
           	                                    
137771     	assign Mc_0 = Fc_0 [4:0] == Rd_Conn;
           	                                    
137772     	assign M = { Mc_7 , Mc_6 , Mc_5 , Mc_4 , Mc_3 , Mc_2 , Mc_1 , Mc_0 };
           	                                                                     
137773     	assign E = { 8 { Wr_Push }  } & u_8cc3 | { 8 { Rd_Pop }  } & u_a58e & V;
           	                                                                        
137774     	assign u_c39d = S [1];
           	                      
137775     	assign u_7bab = S [2];
           	                      
137776     	assign u_4072 = S [3];
           	                      
137777     	assign u_a833 = S [4];
           	                      
137778     	assign u_9c70 = S [5];
           	                      
137779     	assign u_8ccf = S [6];
           	                      
137780     	assign S = { V [6:0] , 1'b0 };
           	                              
137781     	assign u_5532 = S [7];
           	                      
137782     	assign OldestConn = Fc_7 [4:0];
           	                               
137783     	rsnoc_z_T_C_S_C_L_R_S_M_8 usm39( .I( ~ V ) , .O( u_8cc3 ) );
           	                                                            
137784     	rsnoc_z_T_C_S_C_L_R_C_3465c9ee_8 uc3465c9ee( .I( M ) , .O( u_a58e ) );
           	                                                                      
137785     	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
137786     		if ( ! Sys_Clk_RstN )
           		                     
137787     			Fc_0 <= #1.0 ( 8'b0 );
           			                      
137788     		else if ( E [0] )
           		                 
137789     			Fc_0 <= #1.0 ( In );
           			                    
137790     	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
137791     		if ( ! Sys_Clk_RstN )
           		                     
137792     			Fc_1 <= #1.0 ( 8'b0 );
           			                      
137793     		else if ( E [1] )
           		                 
137794     			Fc_1 <= #1.0 ( u_c39d ? Fc_0 : In );
           			                      <font color = "red">-1-</font>  
           			                      <font color = "red">==></font>  
           			                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_29885">
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
  <ul name="tag_rsnoc_z_H_R_G_T2_F_U_47e8ed37">
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
