
===========================================================================
report_checks -path_delay min (Hold)
============================================================================
======================= max_ss_100C_1v60 Corner ===================================

Startpoint: wbs_stb_i (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.860000    6.510000 v input external delay
     1    0.004172    0.150000    0.000000    6.510000 v wbs_stb_i (in)
                                                         wbs_stb_i (net)
                      0.150204    0.000097    6.510097 v input49/A (sky130_fd_sc_hd__buf_1)
     2    0.012874    0.154662    0.268372    6.778468 v input49/X (sky130_fd_sc_hd__buf_1)
                                                         net49 (net)
                      0.154672    0.001303    6.779772 v _4_/B (sky130_fd_sc_hd__and2_4)
     1    0.100702    0.235161    0.469768    7.249540 v _4_/X (sky130_fd_sc_hd__and2_4)
                                                         ram_controller.EN (net)
                      0.238677    0.021819    7.271359 v SRAM_0/EN (EF_SRAM_1024x32)
                                              7.271359   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.076462    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.015466    5.585466 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.145378    0.548614    6.134080 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.145510    0.003013    6.137093 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.234758    0.396708    6.533802 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.237947    0.023054    6.556856 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.656856   clock uncertainty
                                  0.000000    6.656856   clock reconvergence pessimism
                                  0.374550    7.031406   library hold time
                                              7.031406   data required time
---------------------------------------------------------------------------------------------
                                              7.031406   data required time
                                             -7.271359   data arrival time
---------------------------------------------------------------------------------------------
                                              0.239953   slack (MET)


Startpoint: wbs_stb_i (input port clocked by clk)
Endpoint: _6_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.860000    6.510000 v input external delay
     1    0.004172    0.150000    0.000000    6.510000 v wbs_stb_i (in)
                                                         wbs_stb_i (net)
                      0.150204    0.000097    6.510097 v input49/A (sky130_fd_sc_hd__buf_1)
     2    0.012874    0.154662    0.268372    6.778468 v input49/X (sky130_fd_sc_hd__buf_1)
                                                         net49 (net)
                      0.154668    0.001098    6.779566 v _5_/C (sky130_fd_sc_hd__and3b_1)
     1    0.003453    0.070650    0.384334    7.163900 v _5_/X (sky130_fd_sc_hd__and3b_1)
                                                         _0_ (net)
                      0.070650    0.000241    7.164141 v _6_/D (sky130_fd_sc_hd__dfrtp_1)
                                              7.164141   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.076462    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.015466    5.585466 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.145378    0.548614    6.134080 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.147474    0.014167    6.148247 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.055044    0.114047    0.316319    6.464566 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.114156    0.003204    6.467770 ^ _6_/CLK (sky130_fd_sc_hd__dfrtp_1)
                                  0.100000    6.567770   clock uncertainty
                                  0.000000    6.567770   clock reconvergence pessimism
                                 -0.086736    6.481033   library hold time
                                              6.481033   data required time
---------------------------------------------------------------------------------------------
                                              6.481033   data required time
                                             -7.164141   data arrival time
---------------------------------------------------------------------------------------------
                                              0.683107   slack (MET)


Startpoint: wbs_we_i (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.650000    6.300000 ^ input external delay
     1    0.003852    0.090000    0.000000    6.300000 ^ wbs_we_i (in)
                                                         wbs_we_i (net)
                      0.090169    0.000080    6.300080 ^ hold98/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003372    0.100047    1.004975    7.305055 ^ hold98/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net190 (net)
                      0.100047    0.000196    7.305251 ^ input50/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     1    0.020864    0.340704    0.350664    7.655915 ^ input50/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                                         net50 (net)
                      0.340738    0.002614    7.658529 ^ _2_/A (sky130_fd_sc_hd__clkinv_4)
     1    0.096383    0.349346    0.390862    8.049392 v _2_/Y (sky130_fd_sc_hd__clkinv_4)
                                                         ram_controller.R_WB (net)
                      0.350054    0.011694    8.061086 v SRAM_0/R_WB (EF_SRAM_1024x32)
                                              8.061086   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.076462    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.015466    5.585466 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.145378    0.548614    6.134080 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.145510    0.003013    6.137093 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.234758    0.396708    6.533802 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.237947    0.023054    6.556856 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.656856   clock uncertainty
                                  0.000000    6.656856   clock reconvergence pessimism
                                  0.312687    6.969543   library hold time
                                              6.969543   data required time
---------------------------------------------------------------------------------------------
                                              6.969543   data required time
                                             -8.061086   data arrival time
---------------------------------------------------------------------------------------------
                                              1.091542   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 ^ input external delay
     1    0.004279    0.090000    0.000000    5.840000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.090213    0.000101    5.840101 ^ hold87/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002334    0.086463    0.989906    6.830008 ^ hold87/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net179 (net)
                      0.086463    0.000143    6.830151 ^ hold85/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010511    0.196710    1.087893    7.918043 ^ hold85/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net177 (net)
                      0.196710    0.000783    7.918827 ^ input46/A (sky130_fd_sc_hd__buf_12)
     1    0.026952    0.072769    0.227265    8.146092 ^ input46/X (sky130_fd_sc_hd__buf_12)
                                                         net46 (net)
                      0.073045    0.003573    8.149665 ^ hold86/A (sky130_fd_sc_hd__buf_12)
     8    0.197901    0.358813    0.340899    8.490564 ^ hold86/X (sky130_fd_sc_hd__buf_12)
                                                         net178 (net)
                      0.365393    0.037319    8.527883 ^ SRAM_0/BEN[15] (EF_SRAM_1024x32)
                                              8.527883   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.076462    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.015466    5.585466 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.145378    0.548614    6.134080 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.145510    0.003013    6.137093 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.234758    0.396708    6.533802 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.237947    0.023054    6.556856 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.656856   clock uncertainty
                                  0.000000    6.656856   clock reconvergence pessimism
                                  0.543569    7.200425   library hold time
                                              7.200425   data required time
---------------------------------------------------------------------------------------------
                                              7.200425   data required time
                                             -8.527883   data arrival time
---------------------------------------------------------------------------------------------
                                              1.327457   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 ^ input external delay
     1    0.004279    0.090000    0.000000    5.840000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.090213    0.000101    5.840101 ^ hold87/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002334    0.086463    0.989906    6.830008 ^ hold87/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net179 (net)
                      0.086463    0.000143    6.830151 ^ hold85/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010511    0.196710    1.087893    7.918043 ^ hold85/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net177 (net)
                      0.196710    0.000783    7.918827 ^ input46/A (sky130_fd_sc_hd__buf_12)
     1    0.026952    0.072769    0.227265    8.146092 ^ input46/X (sky130_fd_sc_hd__buf_12)
                                                         net46 (net)
                      0.073045    0.003573    8.149665 ^ hold86/A (sky130_fd_sc_hd__buf_12)
     8    0.197901    0.358813    0.340899    8.490564 ^ hold86/X (sky130_fd_sc_hd__buf_12)
                                                         net178 (net)
                      0.368116    0.043782    8.534346 ^ SRAM_0/BEN[14] (EF_SRAM_1024x32)
                                              8.534346   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.076462    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.015466    5.585466 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.145378    0.548614    6.134080 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.145510    0.003013    6.137093 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.234758    0.396708    6.533802 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.237947    0.023054    6.556856 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.656856   clock uncertainty
                                  0.000000    6.656856   clock reconvergence pessimism
                                  0.543161    7.200017   library hold time
                                              7.200017   data required time
---------------------------------------------------------------------------------------------
                                              7.200017   data required time
                                             -8.534346   data arrival time
---------------------------------------------------------------------------------------------
                                              1.334329   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 ^ input external delay
     1    0.004279    0.090000    0.000000    5.840000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.090213    0.000101    5.840101 ^ hold87/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002334    0.086463    0.989906    6.830008 ^ hold87/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net179 (net)
                      0.086463    0.000143    6.830151 ^ hold85/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010511    0.196710    1.087893    7.918043 ^ hold85/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net177 (net)
                      0.196710    0.000783    7.918827 ^ input46/A (sky130_fd_sc_hd__buf_12)
     1    0.026952    0.072769    0.227265    8.146092 ^ input46/X (sky130_fd_sc_hd__buf_12)
                                                         net46 (net)
                      0.073045    0.003573    8.149665 ^ hold86/A (sky130_fd_sc_hd__buf_12)
     8    0.197901    0.358813    0.340899    8.490564 ^ hold86/X (sky130_fd_sc_hd__buf_12)
                                                         net178 (net)
                      0.370295    0.048295    8.538858 ^ SRAM_0/BEN[13] (EF_SRAM_1024x32)
                                              8.538858   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.076462    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.015466    5.585466 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.145378    0.548614    6.134080 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.145510    0.003013    6.137093 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.234758    0.396708    6.533802 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.237947    0.023054    6.556856 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.656856   clock uncertainty
                                  0.000000    6.656856   clock reconvergence pessimism
                                  0.542834    7.199690   library hold time
                                              7.199690   data required time
---------------------------------------------------------------------------------------------
                                              7.199690   data required time
                                             -8.538858   data arrival time
---------------------------------------------------------------------------------------------
                                              1.339168   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 ^ input external delay
     1    0.004279    0.090000    0.000000    5.840000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.090213    0.000101    5.840101 ^ hold87/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002334    0.086463    0.989906    6.830008 ^ hold87/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net179 (net)
                      0.086463    0.000143    6.830151 ^ hold85/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010511    0.196710    1.087893    7.918043 ^ hold85/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net177 (net)
                      0.196710    0.000783    7.918827 ^ input46/A (sky130_fd_sc_hd__buf_12)
     1    0.026952    0.072769    0.227265    8.146092 ^ input46/X (sky130_fd_sc_hd__buf_12)
                                                         net46 (net)
                      0.073045    0.003573    8.149665 ^ hold86/A (sky130_fd_sc_hd__buf_12)
     8    0.197901    0.358813    0.340899    8.490564 ^ hold86/X (sky130_fd_sc_hd__buf_12)
                                                         net178 (net)
                      0.370856    0.049386    8.539950 ^ SRAM_0/BEN[12] (EF_SRAM_1024x32)
                                              8.539950   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.076462    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.015466    5.585466 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.145378    0.548614    6.134080 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.145510    0.003013    6.137093 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.234758    0.396708    6.533802 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.237947    0.023054    6.556856 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.656856   clock uncertainty
                                  0.000000    6.656856   clock reconvergence pessimism
                                  0.542750    7.199606   library hold time
                                              7.199606   data required time
---------------------------------------------------------------------------------------------
                                              7.199606   data required time
                                             -8.539950   data arrival time
---------------------------------------------------------------------------------------------
                                              1.340344   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 ^ input external delay
     1    0.004279    0.090000    0.000000    5.840000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.090213    0.000101    5.840101 ^ hold87/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002334    0.086463    0.989906    6.830008 ^ hold87/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net179 (net)
                      0.086463    0.000143    6.830151 ^ hold85/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010511    0.196710    1.087893    7.918043 ^ hold85/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net177 (net)
                      0.196710    0.000783    7.918827 ^ input46/A (sky130_fd_sc_hd__buf_12)
     1    0.026952    0.072769    0.227265    8.146092 ^ input46/X (sky130_fd_sc_hd__buf_12)
                                                         net46 (net)
                      0.073045    0.003573    8.149665 ^ hold86/A (sky130_fd_sc_hd__buf_12)
     8    0.197901    0.358813    0.340899    8.490564 ^ hold86/X (sky130_fd_sc_hd__buf_12)
                                                         net178 (net)
                      0.371370    0.050366    8.540930 ^ SRAM_0/BEN[11] (EF_SRAM_1024x32)
                                              8.540930   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.076462    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.015466    5.585466 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.145378    0.548614    6.134080 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.145510    0.003013    6.137093 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.234758    0.396708    6.533802 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.237947    0.023054    6.556856 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.656856   clock uncertainty
                                  0.000000    6.656856   clock reconvergence pessimism
                                  0.542673    7.199529   library hold time
                                              7.199529   data required time
---------------------------------------------------------------------------------------------
                                              7.199529   data required time
                                             -8.540930   data arrival time
---------------------------------------------------------------------------------------------
                                              1.341401   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 ^ input external delay
     1    0.004279    0.090000    0.000000    5.840000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.090213    0.000101    5.840101 ^ hold87/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002334    0.086463    0.989906    6.830008 ^ hold87/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net179 (net)
                      0.086463    0.000143    6.830151 ^ hold85/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010511    0.196710    1.087893    7.918043 ^ hold85/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net177 (net)
                      0.196710    0.000783    7.918827 ^ input46/A (sky130_fd_sc_hd__buf_12)
     1    0.026952    0.072769    0.227265    8.146092 ^ input46/X (sky130_fd_sc_hd__buf_12)
                                                         net46 (net)
                      0.073045    0.003573    8.149665 ^ hold86/A (sky130_fd_sc_hd__buf_12)
     8    0.197901    0.358813    0.340899    8.490564 ^ hold86/X (sky130_fd_sc_hd__buf_12)
                                                         net178 (net)
                      0.371742    0.051062    8.541626 ^ SRAM_0/BEN[10] (EF_SRAM_1024x32)
                                              8.541626   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.076462    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.015466    5.585466 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.145378    0.548614    6.134080 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.145510    0.003013    6.137093 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.234758    0.396708    6.533802 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.237947    0.023054    6.556856 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.656856   clock uncertainty
                                  0.000000    6.656856   clock reconvergence pessimism
                                  0.542617    7.199474   library hold time
                                              7.199474   data required time
---------------------------------------------------------------------------------------------
                                              7.199474   data required time
                                             -8.541626   data arrival time
---------------------------------------------------------------------------------------------
                                              1.342153   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 ^ input external delay
     1    0.004279    0.090000    0.000000    5.840000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.090213    0.000101    5.840101 ^ hold87/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002334    0.086463    0.989906    6.830008 ^ hold87/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net179 (net)
                      0.086463    0.000143    6.830151 ^ hold85/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010511    0.196710    1.087893    7.918043 ^ hold85/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net177 (net)
                      0.196710    0.000783    7.918827 ^ input46/A (sky130_fd_sc_hd__buf_12)
     1    0.026952    0.072769    0.227265    8.146092 ^ input46/X (sky130_fd_sc_hd__buf_12)
                                                         net46 (net)
                      0.073045    0.003573    8.149665 ^ hold86/A (sky130_fd_sc_hd__buf_12)
     8    0.197901    0.358813    0.340899    8.490564 ^ hold86/X (sky130_fd_sc_hd__buf_12)
                                                         net178 (net)
                      0.371976    0.051497    8.542062 ^ SRAM_0/BEN[9] (EF_SRAM_1024x32)
                                              8.542062   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.076462    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.015466    5.585466 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.145378    0.548614    6.134080 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.145510    0.003013    6.137093 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.234758    0.396708    6.533802 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.237947    0.023054    6.556856 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.656856   clock uncertainty
                                  0.000000    6.656856   clock reconvergence pessimism
                                  0.542582    7.199439   library hold time
                                              7.199439   data required time
---------------------------------------------------------------------------------------------
                                              7.199439   data required time
                                             -8.542062   data arrival time
---------------------------------------------------------------------------------------------
                                              1.342623   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 ^ input external delay
     1    0.004279    0.090000    0.000000    5.840000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.090213    0.000101    5.840101 ^ hold87/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002334    0.086463    0.989906    6.830008 ^ hold87/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net179 (net)
                      0.086463    0.000143    6.830151 ^ hold85/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010511    0.196710    1.087893    7.918043 ^ hold85/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net177 (net)
                      0.196710    0.000783    7.918827 ^ input46/A (sky130_fd_sc_hd__buf_12)
     1    0.026952    0.072769    0.227265    8.146092 ^ input46/X (sky130_fd_sc_hd__buf_12)
                                                         net46 (net)
                      0.073045    0.003573    8.149665 ^ hold86/A (sky130_fd_sc_hd__buf_12)
     8    0.197901    0.358813    0.340899    8.490564 ^ hold86/X (sky130_fd_sc_hd__buf_12)
                                                         net178 (net)
                      0.372113    0.051750    8.542314 ^ SRAM_0/BEN[8] (EF_SRAM_1024x32)
                                              8.542314   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.076462    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.015466    5.585466 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.145378    0.548614    6.134080 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.145510    0.003013    6.137093 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.234758    0.396708    6.533802 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.237947    0.023054    6.556856 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.656856   clock uncertainty
                                  0.000000    6.656856   clock reconvergence pessimism
                                  0.542562    7.199418   library hold time
                                              7.199418   data required time
---------------------------------------------------------------------------------------------
                                              7.199418   data required time
                                             -8.542314   data arrival time
---------------------------------------------------------------------------------------------
                                              1.342896   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 ^ input external delay
     1    0.004838    0.090000    0.000000    5.840000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.090245    0.000116    5.840117 ^ hold90/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002836    0.092058    0.997195    6.837311 ^ hold90/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net182 (net)
                      0.092058    0.000201    6.837512 ^ hold88/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010456    0.195931    1.089381    7.926894 ^ hold88/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net180 (net)
                      0.195931    0.000752    7.927646 ^ input45/A (sky130_fd_sc_hd__buf_12)
     1    0.024547    0.068959    0.223832    8.151478 ^ input45/X (sky130_fd_sc_hd__buf_12)
                                                         net45 (net)
                      0.069258    0.003424    8.154902 ^ hold89/A (sky130_fd_sc_hd__buf_12)
     8    0.224252    0.404826    0.350282    8.505184 ^ hold89/X (sky130_fd_sc_hd__buf_12)
                                                         net181 (net)
                      0.425643    0.067931    8.573115 ^ SRAM_0/BEN[7] (EF_SRAM_1024x32)
                                              8.573115   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.076462    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.015466    5.585466 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.145378    0.548614    6.134080 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.145510    0.003013    6.137093 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.234758    0.396708    6.533802 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.237947    0.023054    6.556856 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.656856   clock uncertainty
                                  0.000000    6.656856   clock reconvergence pessimism
                                  0.534538    7.191394   library hold time
                                              7.191394   data required time
---------------------------------------------------------------------------------------------
                                              7.191394   data required time
                                             -8.573115   data arrival time
---------------------------------------------------------------------------------------------
                                              1.381721   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 ^ input external delay
     1    0.004838    0.090000    0.000000    5.840000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.090245    0.000116    5.840117 ^ hold90/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002836    0.092058    0.997195    6.837311 ^ hold90/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net182 (net)
                      0.092058    0.000201    6.837512 ^ hold88/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010456    0.195931    1.089381    7.926894 ^ hold88/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net180 (net)
                      0.195931    0.000752    7.927646 ^ input45/A (sky130_fd_sc_hd__buf_12)
     1    0.024547    0.068959    0.223832    8.151478 ^ input45/X (sky130_fd_sc_hd__buf_12)
                                                         net45 (net)
                      0.069258    0.003424    8.154902 ^ hold89/A (sky130_fd_sc_hd__buf_12)
     8    0.224252    0.404826    0.350282    8.505184 ^ hold89/X (sky130_fd_sc_hd__buf_12)
                                                         net181 (net)
                      0.428008    0.071426    8.576610 ^ SRAM_0/BEN[6] (EF_SRAM_1024x32)
                                              8.576610   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.076462    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.015466    5.585466 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.145378    0.548614    6.134080 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.145510    0.003013    6.137093 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.234758    0.396708    6.533802 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.237947    0.023054    6.556856 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.656856   clock uncertainty
                                  0.000000    6.656856   clock reconvergence pessimism
                                  0.534184    7.191040   library hold time
                                              7.191040   data required time
---------------------------------------------------------------------------------------------
                                              7.191040   data required time
                                             -8.576610   data arrival time
---------------------------------------------------------------------------------------------
                                              1.385570   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 ^ input external delay
     1    0.004838    0.090000    0.000000    5.840000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.090245    0.000116    5.840117 ^ hold90/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002836    0.092058    0.997195    6.837311 ^ hold90/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net182 (net)
                      0.092058    0.000201    6.837512 ^ hold88/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010456    0.195931    1.089381    7.926894 ^ hold88/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net180 (net)
                      0.195931    0.000752    7.927646 ^ input45/A (sky130_fd_sc_hd__buf_12)
     1    0.024547    0.068959    0.223832    8.151478 ^ input45/X (sky130_fd_sc_hd__buf_12)
                                                         net45 (net)
                      0.069258    0.003424    8.154902 ^ hold89/A (sky130_fd_sc_hd__buf_12)
     8    0.224252    0.404826    0.350282    8.505184 ^ hold89/X (sky130_fd_sc_hd__buf_12)
                                                         net181 (net)
                      0.429038    0.072895    8.578080 ^ SRAM_0/BEN[5] (EF_SRAM_1024x32)
                                              8.578080   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.076462    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.015466    5.585466 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.145378    0.548614    6.134080 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.145510    0.003013    6.137093 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.234758    0.396708    6.533802 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.237947    0.023054    6.556856 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.656856   clock uncertainty
                                  0.000000    6.656856   clock reconvergence pessimism
                                  0.534029    7.190886   library hold time
                                              7.190886   data required time
---------------------------------------------------------------------------------------------
                                              7.190886   data required time
                                             -8.578080   data arrival time
---------------------------------------------------------------------------------------------
                                              1.387194   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 ^ input external delay
     1    0.004838    0.090000    0.000000    5.840000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.090245    0.000116    5.840117 ^ hold90/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002836    0.092058    0.997195    6.837311 ^ hold90/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net182 (net)
                      0.092058    0.000201    6.837512 ^ hold88/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010456    0.195931    1.089381    7.926894 ^ hold88/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net180 (net)
                      0.195931    0.000752    7.927646 ^ input45/A (sky130_fd_sc_hd__buf_12)
     1    0.024547    0.068959    0.223832    8.151478 ^ input45/X (sky130_fd_sc_hd__buf_12)
                                                         net45 (net)
                      0.069258    0.003424    8.154902 ^ hold89/A (sky130_fd_sc_hd__buf_12)
     8    0.224252    0.404826    0.350282    8.505184 ^ hold89/X (sky130_fd_sc_hd__buf_12)
                                                         net181 (net)
                      0.429824    0.073997    8.579181 ^ SRAM_0/BEN[4] (EF_SRAM_1024x32)
                                              8.579181   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.076462    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.015466    5.585466 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.145378    0.548614    6.134080 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.145510    0.003013    6.137093 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.234758    0.396708    6.533802 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.237947    0.023054    6.556856 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.656856   clock uncertainty
                                  0.000000    6.656856   clock reconvergence pessimism
                                  0.533911    7.190767   library hold time
                                              7.190767   data required time
---------------------------------------------------------------------------------------------
                                              7.190767   data required time
                                             -8.579181   data arrival time
---------------------------------------------------------------------------------------------
                                              1.388414   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 ^ input external delay
     1    0.004838    0.090000    0.000000    5.840000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.090245    0.000116    5.840117 ^ hold90/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002836    0.092058    0.997195    6.837311 ^ hold90/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net182 (net)
                      0.092058    0.000201    6.837512 ^ hold88/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010456    0.195931    1.089381    7.926894 ^ hold88/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net180 (net)
                      0.195931    0.000752    7.927646 ^ input45/A (sky130_fd_sc_hd__buf_12)
     1    0.024547    0.068959    0.223832    8.151478 ^ input45/X (sky130_fd_sc_hd__buf_12)
                                                         net45 (net)
                      0.069258    0.003424    8.154902 ^ hold89/A (sky130_fd_sc_hd__buf_12)
     8    0.224252    0.404826    0.350282    8.505184 ^ hold89/X (sky130_fd_sc_hd__buf_12)
                                                         net181 (net)
                      0.430397    0.074791    8.579975 ^ SRAM_0/BEN[3] (EF_SRAM_1024x32)
                                              8.579975   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.076462    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.015466    5.585466 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.145378    0.548614    6.134080 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.145510    0.003013    6.137093 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.234758    0.396708    6.533802 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.237947    0.023054    6.556856 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.656856   clock uncertainty
                                  0.000000    6.656856   clock reconvergence pessimism
                                  0.533826    7.190681   library hold time
                                              7.190681   data required time
---------------------------------------------------------------------------------------------
                                              7.190681   data required time
                                             -8.579975   data arrival time
---------------------------------------------------------------------------------------------
                                              1.389294   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 ^ input external delay
     1    0.004838    0.090000    0.000000    5.840000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.090245    0.000116    5.840117 ^ hold90/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002836    0.092058    0.997195    6.837311 ^ hold90/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net182 (net)
                      0.092058    0.000201    6.837512 ^ hold88/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010456    0.195931    1.089381    7.926894 ^ hold88/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net180 (net)
                      0.195931    0.000752    7.927646 ^ input45/A (sky130_fd_sc_hd__buf_12)
     1    0.024547    0.068959    0.223832    8.151478 ^ input45/X (sky130_fd_sc_hd__buf_12)
                                                         net45 (net)
                      0.069258    0.003424    8.154902 ^ hold89/A (sky130_fd_sc_hd__buf_12)
     8    0.224252    0.404826    0.350282    8.505184 ^ hold89/X (sky130_fd_sc_hd__buf_12)
                                                         net181 (net)
                      0.430872    0.075444    8.580628 ^ SRAM_0/BEN[2] (EF_SRAM_1024x32)
                                              8.580628   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.076462    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.015466    5.585466 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.145378    0.548614    6.134080 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.145510    0.003013    6.137093 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.234758    0.396708    6.533802 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.237947    0.023054    6.556856 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.656856   clock uncertainty
                                  0.000000    6.656856   clock reconvergence pessimism
                                  0.533754    7.190610   library hold time
                                              7.190610   data required time
---------------------------------------------------------------------------------------------
                                              7.190610   data required time
                                             -8.580628   data arrival time
---------------------------------------------------------------------------------------------
                                              1.390018   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 ^ input external delay
     1    0.004838    0.090000    0.000000    5.840000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.090245    0.000116    5.840117 ^ hold90/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002836    0.092058    0.997195    6.837311 ^ hold90/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net182 (net)
                      0.092058    0.000201    6.837512 ^ hold88/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010456    0.195931    1.089381    7.926894 ^ hold88/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net180 (net)
                      0.195931    0.000752    7.927646 ^ input45/A (sky130_fd_sc_hd__buf_12)
     1    0.024547    0.068959    0.223832    8.151478 ^ input45/X (sky130_fd_sc_hd__buf_12)
                                                         net45 (net)
                      0.069258    0.003424    8.154902 ^ hold89/A (sky130_fd_sc_hd__buf_12)
     8    0.224252    0.404826    0.350282    8.505184 ^ hold89/X (sky130_fd_sc_hd__buf_12)
                                                         net181 (net)
                      0.431221    0.075920    8.581104 ^ SRAM_0/BEN[1] (EF_SRAM_1024x32)
                                              8.581104   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.076462    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.015466    5.585466 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.145378    0.548614    6.134080 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.145510    0.003013    6.137093 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.234758    0.396708    6.533802 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.237947    0.023054    6.556856 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.656856   clock uncertainty
                                  0.000000    6.656856   clock reconvergence pessimism
                                  0.533702    7.190558   library hold time
                                              7.190558   data required time
---------------------------------------------------------------------------------------------
                                              7.190558   data required time
                                             -8.581104   data arrival time
---------------------------------------------------------------------------------------------
                                              1.390546   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 ^ input external delay
     1    0.004838    0.090000    0.000000    5.840000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.090245    0.000116    5.840117 ^ hold90/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002836    0.092058    0.997195    6.837311 ^ hold90/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net182 (net)
                      0.092058    0.000201    6.837512 ^ hold88/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010456    0.195931    1.089381    7.926894 ^ hold88/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net180 (net)
                      0.195931    0.000752    7.927646 ^ input45/A (sky130_fd_sc_hd__buf_12)
     1    0.024547    0.068959    0.223832    8.151478 ^ input45/X (sky130_fd_sc_hd__buf_12)
                                                         net45 (net)
                      0.069258    0.003424    8.154902 ^ hold89/A (sky130_fd_sc_hd__buf_12)
     8    0.224252    0.404826    0.350282    8.505184 ^ hold89/X (sky130_fd_sc_hd__buf_12)
                                                         net181 (net)
                      0.431386    0.076144    8.581327 ^ SRAM_0/BEN[0] (EF_SRAM_1024x32)
                                              8.581327   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.076462    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.015466    5.585466 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.145378    0.548614    6.134080 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.145510    0.003013    6.137093 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.234758    0.396708    6.533802 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.237947    0.023054    6.556856 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.656856   clock uncertainty
                                  0.000000    6.656856   clock reconvergence pessimism
                                  0.533677    7.190533   library hold time
                                              7.190533   data required time
---------------------------------------------------------------------------------------------
                                              7.190533   data required time
                                             -8.581327   data arrival time
---------------------------------------------------------------------------------------------
                                              1.390795   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 ^ input external delay
     1    0.003458    0.090000    0.000000    5.840000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.090160    0.000076    5.840076 ^ hold96/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001834    0.080692    0.982608    6.822684 ^ hold96/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net188 (net)
                      0.080692    0.000124    6.822809 ^ hold94/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.011498    0.210598    1.096910    7.919718 ^ hold94/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net186 (net)
                      0.210599    0.000895    7.920614 ^ input48/A (sky130_fd_sc_hd__buf_12)
     1    0.074796    0.150748    0.282861    8.203475 ^ input48/X (sky130_fd_sc_hd__buf_12)
                                                         net48 (net)
                      0.156219    0.021365    8.224840 ^ hold95/A (sky130_fd_sc_hd__buf_12)
     8    0.197134    0.359586    0.375962    8.600802 ^ hold95/X (sky130_fd_sc_hd__buf_12)
                                                         net187 (net)
                      0.367948    0.041699    8.642501 ^ SRAM_0/BEN[24] (EF_SRAM_1024x32)
                                              8.642501   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.076462    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.015466    5.585466 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.145378    0.548614    6.134080 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.145510    0.003013    6.137093 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.234758    0.396708    6.533802 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.237947    0.023054    6.556856 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.656856   clock uncertainty
                                  0.000000    6.656856   clock reconvergence pessimism
                                  0.543186    7.200043   library hold time
                                              7.200043   data required time
---------------------------------------------------------------------------------------------
                                              7.200043   data required time
                                             -8.642501   data arrival time
---------------------------------------------------------------------------------------------
                                              1.442459   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 ^ input external delay
     1    0.003458    0.090000    0.000000    5.840000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.090160    0.000076    5.840076 ^ hold96/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001834    0.080692    0.982608    6.822684 ^ hold96/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net188 (net)
                      0.080692    0.000124    6.822809 ^ hold94/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.011498    0.210598    1.096910    7.919718 ^ hold94/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net186 (net)
                      0.210599    0.000895    7.920614 ^ input48/A (sky130_fd_sc_hd__buf_12)
     1    0.074796    0.150748    0.282861    8.203475 ^ input48/X (sky130_fd_sc_hd__buf_12)
                                                         net48 (net)
                      0.156219    0.021365    8.224840 ^ hold95/A (sky130_fd_sc_hd__buf_12)
     8    0.197134    0.359586    0.375962    8.600802 ^ hold95/X (sky130_fd_sc_hd__buf_12)
                                                         net187 (net)
                      0.369679    0.045511    8.646314 ^ SRAM_0/BEN[25] (EF_SRAM_1024x32)
                                              8.646314   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.076462    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.015466    5.585466 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.145378    0.548614    6.134080 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.145510    0.003013    6.137093 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.234758    0.396708    6.533802 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.237947    0.023054    6.556856 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.656856   clock uncertainty
                                  0.000000    6.656856   clock reconvergence pessimism
                                  0.542927    7.199783   library hold time
                                              7.199783   data required time
---------------------------------------------------------------------------------------------
                                              7.199783   data required time
                                             -8.646314   data arrival time
---------------------------------------------------------------------------------------------
                                              1.446530   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 ^ input external delay
     1    0.003458    0.090000    0.000000    5.840000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.090160    0.000076    5.840076 ^ hold96/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001834    0.080692    0.982608    6.822684 ^ hold96/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net188 (net)
                      0.080692    0.000124    6.822809 ^ hold94/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.011498    0.210598    1.096910    7.919718 ^ hold94/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net186 (net)
                      0.210599    0.000895    7.920614 ^ input48/A (sky130_fd_sc_hd__buf_12)
     1    0.074796    0.150748    0.282861    8.203475 ^ input48/X (sky130_fd_sc_hd__buf_12)
                                                         net48 (net)
                      0.156219    0.021365    8.224840 ^ hold95/A (sky130_fd_sc_hd__buf_12)
     8    0.197134    0.359586    0.375962    8.600802 ^ hold95/X (sky130_fd_sc_hd__buf_12)
                                                         net187 (net)
                      0.370298    0.046795    8.647596 ^ SRAM_0/BEN[26] (EF_SRAM_1024x32)
                                              8.647596   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.076462    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.015466    5.585466 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.145378    0.548614    6.134080 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.145510    0.003013    6.137093 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.234758    0.396708    6.533802 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.237947    0.023054    6.556856 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.656856   clock uncertainty
                                  0.000000    6.656856   clock reconvergence pessimism
                                  0.542834    7.199690   library hold time
                                              7.199690   data required time
---------------------------------------------------------------------------------------------
                                              7.199690   data required time
                                             -8.647596   data arrival time
---------------------------------------------------------------------------------------------
                                              1.447907   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 ^ input external delay
     1    0.003458    0.090000    0.000000    5.840000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.090160    0.000076    5.840076 ^ hold96/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001834    0.080692    0.982608    6.822684 ^ hold96/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net188 (net)
                      0.080692    0.000124    6.822809 ^ hold94/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.011498    0.210598    1.096910    7.919718 ^ hold94/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net186 (net)
                      0.210599    0.000895    7.920614 ^ input48/A (sky130_fd_sc_hd__buf_12)
     1    0.074796    0.150748    0.282861    8.203475 ^ input48/X (sky130_fd_sc_hd__buf_12)
                                                         net48 (net)
                      0.156219    0.021365    8.224840 ^ hold95/A (sky130_fd_sc_hd__buf_12)
     8    0.197134    0.359586    0.375962    8.600802 ^ hold95/X (sky130_fd_sc_hd__buf_12)
                                                         net187 (net)
                      0.370802    0.047813    8.648616 ^ SRAM_0/BEN[27] (EF_SRAM_1024x32)
                                              8.648616   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.076462    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.015466    5.585466 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.145378    0.548614    6.134080 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.145510    0.003013    6.137093 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.234758    0.396708    6.533802 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.237947    0.023054    6.556856 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.656856   clock uncertainty
                                  0.000000    6.656856   clock reconvergence pessimism
                                  0.542758    7.199615   library hold time
                                              7.199615   data required time
---------------------------------------------------------------------------------------------
                                              7.199615   data required time
                                             -8.648616   data arrival time
---------------------------------------------------------------------------------------------
                                              1.449001   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 ^ input external delay
     1    0.003458    0.090000    0.000000    5.840000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.090160    0.000076    5.840076 ^ hold96/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001834    0.080692    0.982608    6.822684 ^ hold96/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net188 (net)
                      0.080692    0.000124    6.822809 ^ hold94/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.011498    0.210598    1.096910    7.919718 ^ hold94/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net186 (net)
                      0.210599    0.000895    7.920614 ^ input48/A (sky130_fd_sc_hd__buf_12)
     1    0.074796    0.150748    0.282861    8.203475 ^ input48/X (sky130_fd_sc_hd__buf_12)
                                                         net48 (net)
                      0.156219    0.021365    8.224840 ^ hold95/A (sky130_fd_sc_hd__buf_12)
     8    0.197134    0.359586    0.375962    8.600802 ^ hold95/X (sky130_fd_sc_hd__buf_12)
                                                         net187 (net)
                      0.371295    0.048789    8.649590 ^ SRAM_0/BEN[28] (EF_SRAM_1024x32)
                                              8.649590   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.076462    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.015466    5.585466 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.145378    0.548614    6.134080 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.145510    0.003013    6.137093 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.234758    0.396708    6.533802 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.237947    0.023054    6.556856 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.656856   clock uncertainty
                                  0.000000    6.656856   clock reconvergence pessimism
                                  0.542684    7.199541   library hold time
                                              7.199541   data required time
---------------------------------------------------------------------------------------------
                                              7.199541   data required time
                                             -8.649590   data arrival time
---------------------------------------------------------------------------------------------
                                              1.450050   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 ^ input external delay
     1    0.003458    0.090000    0.000000    5.840000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.090160    0.000076    5.840076 ^ hold96/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001834    0.080692    0.982608    6.822684 ^ hold96/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net188 (net)
                      0.080692    0.000124    6.822809 ^ hold94/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.011498    0.210598    1.096910    7.919718 ^ hold94/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net186 (net)
                      0.210599    0.000895    7.920614 ^ input48/A (sky130_fd_sc_hd__buf_12)
     1    0.074796    0.150748    0.282861    8.203475 ^ input48/X (sky130_fd_sc_hd__buf_12)
                                                         net48 (net)
                      0.156219    0.021365    8.224840 ^ hold95/A (sky130_fd_sc_hd__buf_12)
     8    0.197134    0.359586    0.375962    8.600802 ^ hold95/X (sky130_fd_sc_hd__buf_12)
                                                         net187 (net)
                      0.371631    0.049442    8.650245 ^ SRAM_0/BEN[29] (EF_SRAM_1024x32)
                                              8.650245   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.076462    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.015466    5.585466 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.145378    0.548614    6.134080 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.145510    0.003013    6.137093 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.234758    0.396708    6.533802 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.237947    0.023054    6.556856 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.656856   clock uncertainty
                                  0.000000    6.656856   clock reconvergence pessimism
                                  0.542634    7.199490   library hold time
                                              7.199490   data required time
---------------------------------------------------------------------------------------------
                                              7.199490   data required time
                                             -8.650245   data arrival time
---------------------------------------------------------------------------------------------
                                              1.450754   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 ^ input external delay
     1    0.003458    0.090000    0.000000    5.840000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.090160    0.000076    5.840076 ^ hold96/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001834    0.080692    0.982608    6.822684 ^ hold96/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net188 (net)
                      0.080692    0.000124    6.822809 ^ hold94/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.011498    0.210598    1.096910    7.919718 ^ hold94/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net186 (net)
                      0.210599    0.000895    7.920614 ^ input48/A (sky130_fd_sc_hd__buf_12)
     1    0.074796    0.150748    0.282861    8.203475 ^ input48/X (sky130_fd_sc_hd__buf_12)
                                                         net48 (net)
                      0.156219    0.021365    8.224840 ^ hold95/A (sky130_fd_sc_hd__buf_12)
     8    0.197134    0.359586    0.375962    8.600802 ^ hold95/X (sky130_fd_sc_hd__buf_12)
                                                         net187 (net)
                      0.371845    0.049853    8.650655 ^ SRAM_0/BEN[30] (EF_SRAM_1024x32)
                                              8.650655   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.076462    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.015466    5.585466 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.145378    0.548614    6.134080 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.145510    0.003013    6.137093 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.234758    0.396708    6.533802 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.237947    0.023054    6.556856 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.656856   clock uncertainty
                                  0.000000    6.656856   clock reconvergence pessimism
                                  0.542602    7.199458   library hold time
                                              7.199458   data required time
---------------------------------------------------------------------------------------------
                                              7.199458   data required time
                                             -8.650655   data arrival time
---------------------------------------------------------------------------------------------
                                              1.451197   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 ^ input external delay
     1    0.003458    0.090000    0.000000    5.840000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.090160    0.000076    5.840076 ^ hold96/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001834    0.080692    0.982608    6.822684 ^ hold96/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net188 (net)
                      0.080692    0.000124    6.822809 ^ hold94/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.011498    0.210598    1.096910    7.919718 ^ hold94/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net186 (net)
                      0.210599    0.000895    7.920614 ^ input48/A (sky130_fd_sc_hd__buf_12)
     1    0.074796    0.150748    0.282861    8.203475 ^ input48/X (sky130_fd_sc_hd__buf_12)
                                                         net48 (net)
                      0.156219    0.021365    8.224840 ^ hold95/A (sky130_fd_sc_hd__buf_12)
     8    0.197134    0.359586    0.375962    8.600802 ^ hold95/X (sky130_fd_sc_hd__buf_12)
                                                         net187 (net)
                      0.371961    0.050075    8.650877 ^ SRAM_0/BEN[31] (EF_SRAM_1024x32)
                                              8.650877   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.076462    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.015466    5.585466 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.145378    0.548614    6.134080 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.145510    0.003013    6.137093 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.234758    0.396708    6.533802 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.237947    0.023054    6.556856 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.656856   clock uncertainty
                                  0.000000    6.656856   clock reconvergence pessimism
                                  0.542585    7.199441   library hold time
                                              7.199441   data required time
---------------------------------------------------------------------------------------------
                                              7.199441   data required time
                                             -8.650877   data arrival time
---------------------------------------------------------------------------------------------
                                              1.451436   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 ^ input external delay
     1    0.003227    0.090000    0.000000    5.840000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.090147    0.000070    5.840070 ^ hold93/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002275    0.085845    0.989028    6.829097 ^ hold93/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net185 (net)
                      0.085845    0.000142    6.829239 ^ hold91/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.011799    0.214873    1.102229    7.931469 ^ hold91/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net183 (net)
                      0.214874    0.000946    7.932415 ^ input47/A (sky130_fd_sc_hd__buf_12)
     1    0.073599    0.148843    0.282680    8.215095 ^ input47/X (sky130_fd_sc_hd__buf_12)
                                                         net47 (net)
                      0.154695    0.021894    8.236989 ^ hold92/A (sky130_fd_sc_hd__buf_12)
     8    0.197023    0.358219    0.381158    8.618147 ^ hold92/X (sky130_fd_sc_hd__buf_12)
                                                         net184 (net)
                      0.363670    0.033983    8.652131 ^ SRAM_0/BEN[16] (EF_SRAM_1024x32)
                                              8.652131   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.076462    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.015466    5.585466 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.145378    0.548614    6.134080 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.145510    0.003013    6.137093 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.234758    0.396708    6.533802 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.237947    0.023054    6.556856 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.656856   clock uncertainty
                                  0.000000    6.656856   clock reconvergence pessimism
                                  0.543827    7.200684   library hold time
                                              7.200684   data required time
---------------------------------------------------------------------------------------------
                                              7.200684   data required time
                                             -8.652131   data arrival time
---------------------------------------------------------------------------------------------
                                              1.451447   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 ^ input external delay
     1    0.003227    0.090000    0.000000    5.840000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.090147    0.000070    5.840070 ^ hold93/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002275    0.085845    0.989028    6.829097 ^ hold93/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net185 (net)
                      0.085845    0.000142    6.829239 ^ hold91/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.011799    0.214873    1.102229    7.931469 ^ hold91/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net183 (net)
                      0.214874    0.000946    7.932415 ^ input47/A (sky130_fd_sc_hd__buf_12)
     1    0.073599    0.148843    0.282680    8.215095 ^ input47/X (sky130_fd_sc_hd__buf_12)
                                                         net47 (net)
                      0.154695    0.021894    8.236989 ^ hold92/A (sky130_fd_sc_hd__buf_12)
     8    0.197023    0.358219    0.381158    8.618147 ^ hold92/X (sky130_fd_sc_hd__buf_12)
                                                         net184 (net)
                      0.365089    0.037853    8.656000 ^ SRAM_0/BEN[17] (EF_SRAM_1024x32)
                                              8.656000   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.076462    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.015466    5.585466 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.145378    0.548614    6.134080 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.145510    0.003013    6.137093 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.234758    0.396708    6.533802 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.237947    0.023054    6.556856 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.656856   clock uncertainty
                                  0.000000    6.656856   clock reconvergence pessimism
                                  0.543615    7.200470   library hold time
                                              7.200470   data required time
---------------------------------------------------------------------------------------------
                                              7.200470   data required time
                                             -8.656000   data arrival time
---------------------------------------------------------------------------------------------
                                              1.455530   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 ^ input external delay
     1    0.003227    0.090000    0.000000    5.840000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.090147    0.000070    5.840070 ^ hold93/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002275    0.085845    0.989028    6.829097 ^ hold93/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net185 (net)
                      0.085845    0.000142    6.829239 ^ hold91/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.011799    0.214873    1.102229    7.931469 ^ hold91/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net183 (net)
                      0.214874    0.000946    7.932415 ^ input47/A (sky130_fd_sc_hd__buf_12)
     1    0.073599    0.148843    0.282680    8.215095 ^ input47/X (sky130_fd_sc_hd__buf_12)
                                                         net47 (net)
                      0.154695    0.021894    8.236989 ^ hold92/A (sky130_fd_sc_hd__buf_12)
     8    0.197023    0.358219    0.381158    8.618147 ^ hold92/X (sky130_fd_sc_hd__buf_12)
                                                         net184 (net)
                      0.365596    0.039138    8.657285 ^ SRAM_0/BEN[18] (EF_SRAM_1024x32)
                                              8.657285   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.076462    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.015466    5.585466 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.145378    0.548614    6.134080 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.145510    0.003013    6.137093 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.234758    0.396708    6.533802 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.237947    0.023054    6.556856 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.656856   clock uncertainty
                                  0.000000    6.656856   clock reconvergence pessimism
                                  0.543539    7.200395   library hold time
                                              7.200395   data required time
---------------------------------------------------------------------------------------------
                                              7.200395   data required time
                                             -8.657285   data arrival time
---------------------------------------------------------------------------------------------
                                              1.456890   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 ^ input external delay
     1    0.003227    0.090000    0.000000    5.840000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.090147    0.000070    5.840070 ^ hold93/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002275    0.085845    0.989028    6.829097 ^ hold93/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net185 (net)
                      0.085845    0.000142    6.829239 ^ hold91/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.011799    0.214873    1.102229    7.931469 ^ hold91/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net183 (net)
                      0.214874    0.000946    7.932415 ^ input47/A (sky130_fd_sc_hd__buf_12)
     1    0.073599    0.148843    0.282680    8.215095 ^ input47/X (sky130_fd_sc_hd__buf_12)
                                                         net47 (net)
                      0.154695    0.021894    8.236989 ^ hold92/A (sky130_fd_sc_hd__buf_12)
     8    0.197023    0.358219    0.381158    8.618147 ^ hold92/X (sky130_fd_sc_hd__buf_12)
                                                         net184 (net)
                      0.366102    0.040374    8.658522 ^ SRAM_0/BEN[19] (EF_SRAM_1024x32)
                                              8.658522   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.076462    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.015466    5.585466 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.145378    0.548614    6.134080 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.145510    0.003013    6.137093 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.234758    0.396708    6.533802 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.237947    0.023054    6.556856 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.656856   clock uncertainty
                                  0.000000    6.656856   clock reconvergence pessimism
                                  0.543463    7.200319   library hold time
                                              7.200319   data required time
---------------------------------------------------------------------------------------------
                                              7.200319   data required time
                                             -8.658522   data arrival time
---------------------------------------------------------------------------------------------
                                              1.458202   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 ^ input external delay
     1    0.003227    0.090000    0.000000    5.840000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.090147    0.000070    5.840070 ^ hold93/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002275    0.085845    0.989028    6.829097 ^ hold93/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net185 (net)
                      0.085845    0.000142    6.829239 ^ hold91/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.011799    0.214873    1.102229    7.931469 ^ hold91/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net183 (net)
                      0.214874    0.000946    7.932415 ^ input47/A (sky130_fd_sc_hd__buf_12)
     1    0.073599    0.148843    0.282680    8.215095 ^ input47/X (sky130_fd_sc_hd__buf_12)
                                                         net47 (net)
                      0.154695    0.021894    8.236989 ^ hold92/A (sky130_fd_sc_hd__buf_12)
     8    0.197023    0.358219    0.381158    8.618147 ^ hold92/X (sky130_fd_sc_hd__buf_12)
                                                         net184 (net)
                      0.366488    0.041291    8.659438 ^ SRAM_0/BEN[20] (EF_SRAM_1024x32)
                                              8.659438   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.076462    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.015466    5.585466 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.145378    0.548614    6.134080 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.145510    0.003013    6.137093 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.234758    0.396708    6.533802 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.237947    0.023054    6.556856 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.656856   clock uncertainty
                                  0.000000    6.656856   clock reconvergence pessimism
                                  0.543405    7.200261   library hold time
                                              7.200261   data required time
---------------------------------------------------------------------------------------------
                                              7.200261   data required time
                                             -8.659438   data arrival time
---------------------------------------------------------------------------------------------
                                              1.459177   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 ^ input external delay
     1    0.003227    0.090000    0.000000    5.840000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.090147    0.000070    5.840070 ^ hold93/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002275    0.085845    0.989028    6.829097 ^ hold93/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net185 (net)
                      0.085845    0.000142    6.829239 ^ hold91/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.011799    0.214873    1.102229    7.931469 ^ hold91/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net183 (net)
                      0.214874    0.000946    7.932415 ^ input47/A (sky130_fd_sc_hd__buf_12)
     1    0.073599    0.148843    0.282680    8.215095 ^ input47/X (sky130_fd_sc_hd__buf_12)
                                                         net47 (net)
                      0.154695    0.021894    8.236989 ^ hold92/A (sky130_fd_sc_hd__buf_12)
     8    0.197023    0.358219    0.381158    8.618147 ^ hold92/X (sky130_fd_sc_hd__buf_12)
                                                         net184 (net)
                      0.366743    0.041886    8.660034 ^ SRAM_0/BEN[21] (EF_SRAM_1024x32)
                                              8.660034   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.076462    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.015466    5.585466 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.145378    0.548614    6.134080 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.145510    0.003013    6.137093 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.234758    0.396708    6.533802 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.237947    0.023054    6.556856 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.656856   clock uncertainty
                                  0.000000    6.656856   clock reconvergence pessimism
                                  0.543367    7.200223   library hold time
                                              7.200223   data required time
---------------------------------------------------------------------------------------------
                                              7.200223   data required time
                                             -8.660034   data arrival time
---------------------------------------------------------------------------------------------
                                              1.459811   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 ^ input external delay
     1    0.003227    0.090000    0.000000    5.840000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.090147    0.000070    5.840070 ^ hold93/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002275    0.085845    0.989028    6.829097 ^ hold93/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net185 (net)
                      0.085845    0.000142    6.829239 ^ hold91/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.011799    0.214873    1.102229    7.931469 ^ hold91/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net183 (net)
                      0.214874    0.000946    7.932415 ^ input47/A (sky130_fd_sc_hd__buf_12)
     1    0.073599    0.148843    0.282680    8.215095 ^ input47/X (sky130_fd_sc_hd__buf_12)
                                                         net47 (net)
                      0.154695    0.021894    8.236989 ^ hold92/A (sky130_fd_sc_hd__buf_12)
     8    0.197023    0.358219    0.381158    8.618147 ^ hold92/X (sky130_fd_sc_hd__buf_12)
                                                         net184 (net)
                      0.366937    0.042331    8.660479 ^ SRAM_0/BEN[22] (EF_SRAM_1024x32)
                                              8.660479   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.076462    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.015466    5.585466 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.145378    0.548614    6.134080 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.145510    0.003013    6.137093 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.234758    0.396708    6.533802 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.237947    0.023054    6.556856 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.656856   clock uncertainty
                                  0.000000    6.656856   clock reconvergence pessimism
                                  0.543338    7.200194   library hold time
                                              7.200194   data required time
---------------------------------------------------------------------------------------------
                                              7.200194   data required time
                                             -8.660479   data arrival time
---------------------------------------------------------------------------------------------
                                              1.460285   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 ^ input external delay
     1    0.003227    0.090000    0.000000    5.840000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.090147    0.000070    5.840070 ^ hold93/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002275    0.085845    0.989028    6.829097 ^ hold93/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net185 (net)
                      0.085845    0.000142    6.829239 ^ hold91/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.011799    0.214873    1.102229    7.931469 ^ hold91/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net183 (net)
                      0.214874    0.000946    7.932415 ^ input47/A (sky130_fd_sc_hd__buf_12)
     1    0.073599    0.148843    0.282680    8.215095 ^ input47/X (sky130_fd_sc_hd__buf_12)
                                                         net47 (net)
                      0.154695    0.021894    8.236989 ^ hold92/A (sky130_fd_sc_hd__buf_12)
     8    0.197023    0.358219    0.381158    8.618147 ^ hold92/X (sky130_fd_sc_hd__buf_12)
                                                         net184 (net)
                      0.367036    0.042557    8.660705 ^ SRAM_0/BEN[23] (EF_SRAM_1024x32)
                                              8.660705   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.076462    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.015466    5.585466 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.145378    0.548614    6.134080 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.145510    0.003013    6.137093 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.234758    0.396708    6.533802 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.237947    0.023054    6.556856 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.656856   clock uncertainty
                                  0.000000    6.656856   clock reconvergence pessimism
                                  0.543323    7.200179   library hold time
                                              7.200179   data required time
---------------------------------------------------------------------------------------------
                                              7.200179   data required time
                                             -8.660705   data arrival time
---------------------------------------------------------------------------------------------
                                              1.460526   slack (MET)


Startpoint: wbs_dat_i[15] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 ^ input external delay
     1    0.003661    0.070000    0.000000    5.690000 ^ wbs_dat_i[15] (in)
                                                         wbs_dat_i[15] (net)
                      0.070173    0.000082    5.690083 ^ hold99/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002089    0.083838    0.978465    6.668548 ^ hold99/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net191 (net)
                      0.083838    0.000139    6.668686 ^ hold3/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001880    0.081264    0.980922    7.649608 ^ hold3/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net95 (net)
                      0.081264    0.000083    7.649691 ^ input19/A (sky130_fd_sc_hd__buf_2)
     1    0.012325    0.112174    0.218768    7.868459 ^ input19/X (sky130_fd_sc_hd__buf_2)
                                                         net19 (net)
                      0.112179    0.000859    7.869318 ^ hold4/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.034489    0.535003    1.339230    9.208548 ^ hold4/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net96 (net)
                      0.535039    0.004511    9.213059 ^ SRAM_0/DI[15] (EF_SRAM_1024x32)
                                              9.213059   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.076462    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.015466    5.585466 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.145378    0.548614    6.134080 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.145510    0.003013    6.137093 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.234758    0.396708    6.533802 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.237947    0.023054    6.556856 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.656856   clock uncertainty
                                  0.000000    6.656856   clock reconvergence pessimism
                                  0.519859    7.176715   library hold time
                                              7.176715   data required time
---------------------------------------------------------------------------------------------
                                              7.176715   data required time
                                             -9.213059   data arrival time
---------------------------------------------------------------------------------------------
                                              2.036344   slack (MET)


Startpoint: wbs_dat_i[13] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 ^ input external delay
     1    0.003218    0.070000    0.000000    5.690000 ^ wbs_dat_i[13] (in)
                                                         wbs_dat_i[13] (net)
                      0.070189    0.000090    5.690090 ^ hold101/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002104    0.084017    0.978687    6.668777 ^ hold101/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net193 (net)
                      0.084017    0.000133    6.668910 ^ hold25/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002210    0.085186    0.985792    7.654702 ^ hold25/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net117 (net)
                      0.085186    0.000099    7.654800 ^ input17/A (sky130_fd_sc_hd__buf_2)
     1    0.012498    0.113447    0.221372    7.876173 ^ input17/X (sky130_fd_sc_hd__buf_2)
                                                         net17 (net)
                      0.113453    0.000894    7.877066 ^ hold26/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.038538    0.590343    1.380212    9.257278 ^ hold26/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net118 (net)
                      0.590386    0.005159    9.262438 ^ SRAM_0/DI[13] (EF_SRAM_1024x32)
                                              9.262438   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.076462    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.015466    5.585466 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.145378    0.548614    6.134080 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.145510    0.003013    6.137093 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.234758    0.396708    6.533802 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.237947    0.023054    6.556856 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.656856   clock uncertainty
                                  0.000000    6.656856   clock reconvergence pessimism
                                  0.514278    7.171134   library hold time
                                              7.171134   data required time
---------------------------------------------------------------------------------------------
                                              7.171134   data required time
                                             -9.262438   data arrival time
---------------------------------------------------------------------------------------------
                                              2.091305   slack (MET)


Startpoint: wbs_dat_i[12] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 ^ input external delay
     1    0.003169    0.070000    0.000000    5.690000 ^ wbs_dat_i[12] (in)
                                                         wbs_dat_i[12] (net)
                      0.070173    0.000082    5.690083 ^ hold102/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002377    0.086890    0.982668    6.672750 ^ hold102/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net194 (net)
                      0.086890    0.000142    6.672892 ^ hold35/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002959    0.093524    0.997750    7.670642 ^ hold35/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net127 (net)
                      0.093524    0.000172    7.670815 ^ input16/A (sky130_fd_sc_hd__buf_2)
     1    0.013757    0.122554    0.231706    7.902521 ^ input16/X (sky130_fd_sc_hd__buf_2)
                                                         net16 (net)
                      0.122562    0.001062    7.903583 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.043799    0.666526    1.433413    9.336996 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net128 (net)
                      0.666628    0.007843    9.344839 ^ SRAM_0/DI[12] (EF_SRAM_1024x32)
                                              9.344839   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.076462    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.015466    5.585466 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.145378    0.548614    6.134080 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.145510    0.003013    6.137093 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.234758    0.396708    6.533802 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.237947    0.023054    6.556856 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.656856   clock uncertainty
                                  0.000000    6.656856   clock reconvergence pessimism
                                  0.506589    7.163445   library hold time
                                              7.163445   data required time
---------------------------------------------------------------------------------------------
                                              7.163445   data required time
                                             -9.344839   data arrival time
---------------------------------------------------------------------------------------------
                                              2.181394   slack (MET)


Startpoint: wbs_dat_i[14] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 ^ input external delay
     1    0.003127    0.070000    0.000000    5.690000 ^ wbs_dat_i[14] (in)
                                                         wbs_dat_i[14] (net)
                      0.070169    0.000080    5.690081 ^ hold100/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003760    0.105234    1.002793    6.692873 ^ hold100/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net192 (net)
                      0.105234    0.000223    6.693096 ^ hold21/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.004440    0.113457    1.026040    7.719136 ^ hold21/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net113 (net)
                      0.113457    0.000268    7.719404 ^ input18/A (sky130_fd_sc_hd__buf_2)
     1    0.012558    0.113924    0.234206    7.953610 ^ input18/X (sky130_fd_sc_hd__buf_2)
                                                         net18 (net)
                      0.113932    0.001011    7.954621 ^ hold22/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.044145    0.671470    1.433951    9.388572 ^ hold22/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net114 (net)
                      0.671548    0.007041    9.395613 ^ SRAM_0/DI[14] (EF_SRAM_1024x32)
                                              9.395613   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.076462    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.015466    5.585466 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.145378    0.548614    6.134080 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.145510    0.003013    6.137093 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.234758    0.396708    6.533802 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.237947    0.023054    6.556856 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.656856   clock uncertainty
                                  0.000000    6.656856   clock reconvergence pessimism
                                  0.506093    7.162949   library hold time
                                              7.162949   data required time
---------------------------------------------------------------------------------------------
                                              7.162949   data required time
                                             -9.395613   data arrival time
---------------------------------------------------------------------------------------------
                                              2.232663   slack (MET)


Startpoint: wbs_adr_i[9] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  0.790000    5.440000 ^ input external delay
     1    0.003806    0.070000    0.000000    5.440000 ^ wbs_adr_i[9] (in)
                                                         wbs_adr_i[9] (net)
                      0.070183    0.000087    5.440087 ^ hold131/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001916    0.081690    0.975943    6.416030 ^ hold131/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net223 (net)
                      0.081690    0.000127    6.416157 ^ hold57/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002914    0.092985    0.995128    7.411285 ^ hold57/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net149 (net)
                      0.092985    0.000201    7.411486 ^ input11/A (sky130_fd_sc_hd__buf_4)
     1    0.044204    0.206966    0.300032    7.711518 ^ input11/X (sky130_fd_sc_hd__buf_4)
                                                         net11 (net)
                      0.207718    0.009608    7.721126 ^ hold58/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.045941    0.697588    1.486489    9.207615 ^ hold58/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net150 (net)
                      0.697658    0.006861    9.214477 ^ SRAM_0/AD[9] (EF_SRAM_1024x32)
                                              9.214477   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.076462    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.015466    5.585466 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.145378    0.548614    6.134080 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.145510    0.003013    6.137093 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.234758    0.396708    6.533802 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.237947    0.023054    6.556856 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.656856   clock uncertainty
                                  0.000000    6.656856   clock reconvergence pessimism
                                  0.313125    6.969982   library hold time
                                              6.969982   data required time
---------------------------------------------------------------------------------------------
                                              6.969982   data required time
                                             -9.214477   data arrival time
---------------------------------------------------------------------------------------------
                                              2.244495   slack (MET)


Startpoint: wbs_dat_i[11] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 ^ input external delay
     1    0.002464    0.070000    0.000000    5.690000 ^ wbs_dat_i[11] (in)
                                                         wbs_dat_i[11] (net)
                      0.070127    0.000060    5.690061 ^ hold103/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003250    0.097052    0.995351    6.685412 ^ hold103/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.097052    0.000198    6.685610 ^ hold1/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003210    0.096588    1.005201    7.690811 ^ hold1/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net93 (net)
                      0.096588    0.000202    7.691012 ^ input15/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.013595    0.093304    0.253733    7.944746 ^ input15/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net15 (net)
                      0.093316    0.001037    7.945782 ^ hold2/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.046879    0.711261    1.452441    9.398223 ^ hold2/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net94 (net)
                      0.711355    0.007827    9.406050 ^ SRAM_0/DI[11] (EF_SRAM_1024x32)
                                              9.406050   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.076462    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.015466    5.585466 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.145378    0.548614    6.134080 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.145510    0.003013    6.137093 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.234758    0.396708    6.533802 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.237947    0.023054    6.556856 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.656856   clock uncertainty
                                  0.000000    6.656856   clock reconvergence pessimism
                                  0.502079    7.158935   library hold time
                                              7.158935   data required time
---------------------------------------------------------------------------------------------
                                              7.158935   data required time
                                             -9.406050   data arrival time
---------------------------------------------------------------------------------------------
                                              2.247115   slack (MET)


Startpoint: wbs_adr_i[7] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  0.790000    5.440000 ^ input external delay
     1    0.003243    0.070000    0.000000    5.440000 ^ wbs_adr_i[7] (in)
                                                         wbs_adr_i[7] (net)
                      0.070188    0.000089    5.440089 ^ hold133/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002017    0.082944    0.977420    6.417510 ^ hold133/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net225 (net)
                      0.082944    0.000134    6.417643 ^ hold67/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002940    0.093293    0.995977    7.413620 ^ hold67/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net159 (net)
                      0.093293    0.000198    7.413818 ^ input9/A (sky130_fd_sc_hd__buf_4)
     1    0.046843    0.217875    0.308816    7.722634 ^ input9/X (sky130_fd_sc_hd__buf_4)
                                                         net9 (net)
                      0.218483    0.008876    7.731510 ^ hold68/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.046416    0.704506    1.495081    9.226591 ^ hold68/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net160 (net)
                      0.704578    0.007032    9.233623 ^ SRAM_0/AD[7] (EF_SRAM_1024x32)
                                              9.233623   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.076462    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.015466    5.585466 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.145378    0.548614    6.134080 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.145510    0.003013    6.137093 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.234758    0.396708    6.533802 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.237947    0.023054    6.556856 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.656856   clock uncertainty
                                  0.000000    6.656856   clock reconvergence pessimism
                                  0.313132    6.969988   library hold time
                                              6.969988   data required time
---------------------------------------------------------------------------------------------
                                              6.969988   data required time
                                             -9.233623   data arrival time
---------------------------------------------------------------------------------------------
                                              2.263635   slack (MET)


Startpoint: wbs_adr_i[4] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  0.790000    5.440000 ^ input external delay
     1    0.003811    0.070000    0.000000    5.440000 ^ wbs_adr_i[4] (in)
                                                         wbs_adr_i[4] (net)
                      0.070171    0.000081    5.440082 ^ hold136/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001870    0.081133    0.975280    6.415362 ^ hold136/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net228 (net)
                      0.081133    0.000127    6.415488 ^ hold75/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003620    0.103368    1.005170    7.420659 ^ hold75/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net167 (net)
                      0.103368    0.000246    7.420904 ^ input6/A (sky130_fd_sc_hd__buf_4)
     1    0.049455    0.228824    0.319750    7.740654 ^ input6/X (sky130_fd_sc_hd__buf_4)
                                                         net6 (net)
                      0.229484    0.009509    7.750164 ^ hold76/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.047519    0.720764    1.508436    9.258599 ^ hold76/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net168 (net)
                      0.720900    0.009232    9.267831 ^ SRAM_0/AD[4] (EF_SRAM_1024x32)
                                              9.267831   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.076462    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.015466    5.585466 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.145378    0.548614    6.134080 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.145510    0.003013    6.137093 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.234758    0.396708    6.533802 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.237947    0.023054    6.556856 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.656856   clock uncertainty
                                  0.000000    6.656856   clock reconvergence pessimism
                                  0.313149    6.970005   library hold time
                                              6.970005   data required time
---------------------------------------------------------------------------------------------
                                              6.970005   data required time
                                             -9.267831   data arrival time
---------------------------------------------------------------------------------------------
                                              2.297827   slack (MET)


Startpoint: wbs_adr_i[8] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  0.790000    5.440000 ^ input external delay
     1    0.003048    0.070000    0.000000    5.440000 ^ wbs_adr_i[8] (in)
                                                         wbs_adr_i[8] (net)
                      0.070160    0.000076    5.440076 ^ hold132/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002891    0.092668    0.990133    6.430210 ^ hold132/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net224 (net)
                      0.092668    0.000169    6.430378 ^ hold63/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003218    0.096693    1.003668    7.434046 ^ hold63/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net155 (net)
                      0.096693    0.000210    7.434257 ^ input10/A (sky130_fd_sc_hd__buf_4)
     1    0.049291    0.228183    0.315322    7.749579 ^ input10/X (sky130_fd_sc_hd__buf_4)
                                                         net10 (net)
                      0.229074    0.011005    7.760584 ^ hold64/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.046748    0.709328    1.501887    9.262471 ^ hold64/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net156 (net)
                      0.709398    0.006955    9.269426 ^ SRAM_0/AD[8] (EF_SRAM_1024x32)
                                              9.269426   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.076462    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.015466    5.585466 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.145378    0.548614    6.134080 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.145510    0.003013    6.137093 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.234758    0.396708    6.533802 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.237947    0.023054    6.556856 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.656856   clock uncertainty
                                  0.000000    6.656856   clock reconvergence pessimism
                                  0.313137    6.969993   library hold time
                                              6.969993   data required time
---------------------------------------------------------------------------------------------
                                              6.969993   data required time
                                             -9.269426   data arrival time
---------------------------------------------------------------------------------------------
                                              2.299433   slack (MET)


Startpoint: wbs_dat_i[26] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 ^ input external delay
     1    0.004137    0.070000    0.000000    5.690000 ^ wbs_dat_i[26] (in)
                                                         wbs_dat_i[26] (net)
                      0.070192    0.000091    5.690092 ^ hold121/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002273    0.085787    0.981149    6.671240 ^ hold121/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net213 (net)
                      0.085787    0.000152    6.671392 ^ hold5/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003123    0.095518    0.999707    7.671099 ^ hold5/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net97 (net)
                      0.095518    0.000209    7.671308 ^ input31/A (sky130_fd_sc_hd__buf_4)
     1    0.038440    0.182965    0.285608    7.956915 ^ input31/X (sky130_fd_sc_hd__buf_4)
                                                         net31 (net)
                      0.183467    0.007379    7.964294 ^ hold6/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.047011    0.713155    1.487666    9.451961 ^ hold6/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net98 (net)
                      0.713256    0.008117    9.460077 ^ SRAM_0/DI[26] (EF_SRAM_1024x32)
                                              9.460077   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.076462    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.015466    5.585466 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.145378    0.548614    6.134080 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.145510    0.003013    6.137093 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.234758    0.396708    6.533802 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.237947    0.023054    6.556856 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.656856   clock uncertainty
                                  0.000000    6.656856   clock reconvergence pessimism
                                  0.501887    7.158743   library hold time
                                              7.158743   data required time
---------------------------------------------------------------------------------------------
                                              7.158743   data required time
                                             -9.460077   data arrival time
---------------------------------------------------------------------------------------------
                                              2.301334   slack (MET)


Startpoint: wbs_dat_i[31] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 ^ input external delay
     1    0.002975    0.070000    0.000000    5.690000 ^ wbs_dat_i[31] (in)
                                                         wbs_dat_i[31] (net)
                      0.070157    0.000075    5.690075 ^ hold130/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002204    0.085094    0.980150    6.670225 ^ hold130/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net222 (net)
                      0.085094    0.000087    6.670312 ^ hold31/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003488    0.101613    1.004734    7.675045 ^ hold31/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net123 (net)
                      0.101613    0.000237    7.675283 ^ input37/A (sky130_fd_sc_hd__buf_4)
     1    0.040745    0.192556    0.294201    7.969484 ^ input37/X (sky130_fd_sc_hd__buf_4)
                                                         net37 (net)
                      0.193223    0.008721    7.978205 ^ hold32/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.046120    0.700384    1.481737    9.459942 ^ hold32/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net124 (net)
                      0.700539    0.009685    9.469626 ^ SRAM_0/DI[31] (EF_SRAM_1024x32)
                                              9.469626   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.076462    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.015466    5.585466 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.145378    0.548614    6.134080 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.145510    0.003013    6.137093 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.234758    0.396708    6.533802 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.237947    0.023054    6.556856 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.656856   clock uncertainty
                                  0.000000    6.656856   clock reconvergence pessimism
                                  0.503170    7.160026   library hold time
                                              7.160026   data required time
---------------------------------------------------------------------------------------------
                                              7.160026   data required time
                                             -9.469626   data arrival time
---------------------------------------------------------------------------------------------
                                              2.309601   slack (MET)


Startpoint: wbs_adr_i[6] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  0.790000    5.440000 ^ input external delay
     1    0.003797    0.070000    0.000000    5.440000 ^ wbs_adr_i[6] (in)
                                                         wbs_adr_i[6] (net)
                      0.070179    0.000085    5.440085 ^ hold134/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001913    0.081654    0.975897    6.415983 ^ hold134/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net226 (net)
                      0.081654    0.000128    6.416111 ^ hold71/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003399    0.100419    1.002168    7.418279 ^ hold71/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net163 (net)
                      0.100419    0.000219    7.418498 ^ input8/A (sky130_fd_sc_hd__buf_4)
     1    0.053332    0.245021    0.328556    7.747054 ^ input8/X (sky130_fd_sc_hd__buf_4)
                                                         net8 (net)
                      0.245943    0.011616    7.758669 ^ hold72/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.048529    0.735243    1.524104    9.282774 ^ hold72/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net164 (net)
                      0.735336    0.007957    9.290731 ^ SRAM_0/AD[6] (EF_SRAM_1024x32)
                                              9.290731   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.076462    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.015466    5.585466 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.145378    0.548614    6.134080 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.145510    0.003013    6.137093 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.234758    0.396708    6.533802 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.237947    0.023054    6.556856 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.656856   clock uncertainty
                                  0.000000    6.656856   clock reconvergence pessimism
                                  0.313163    6.970019   library hold time
                                              6.970019   data required time
---------------------------------------------------------------------------------------------
                                              6.970019   data required time
                                             -9.290731   data arrival time
---------------------------------------------------------------------------------------------
                                              2.320712   slack (MET)


Startpoint: wbs_dat_i[27] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 ^ input external delay
     1    0.003630    0.070000    0.000000    5.690000 ^ wbs_dat_i[27] (in)
                                                         wbs_dat_i[27] (net)
                      0.070173    0.000082    5.690083 ^ hold124/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002212    0.085154    0.980251    6.670334 ^ hold124/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net216 (net)
                      0.085154    0.000146    6.670480 ^ hold9/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002592    0.089280    0.991762    7.662242 ^ hold9/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net101 (net)
                      0.089280    0.000115    7.662356 ^ input32/A (sky130_fd_sc_hd__buf_4)
     1    0.035442    0.170502    0.274595    7.936951 ^ input32/X (sky130_fd_sc_hd__buf_4)
                                                         net32 (net)
                      0.170954    0.006739    7.943690 ^ hold10/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.051109    0.773007    1.521288    9.464978 ^ hold10/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net102 (net)
                      0.773176    0.010573    9.475552 ^ SRAM_0/DI[27] (EF_SRAM_1024x32)
                                              9.475552   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.076462    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.015466    5.585466 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.145378    0.548614    6.134080 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.145510    0.003013    6.137093 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.234758    0.396708    6.533802 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.237947    0.023054    6.556856 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.656856   clock uncertainty
                                  0.000000    6.656856   clock reconvergence pessimism
                                  0.495845    7.152701   library hold time
                                              7.152701   data required time
---------------------------------------------------------------------------------------------
                                              7.152701   data required time
                                             -9.475552   data arrival time
---------------------------------------------------------------------------------------------
                                              2.322850   slack (MET)


Startpoint: wbs_dat_i[8] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 ^ input external delay
     1    0.003576    0.070000    0.000000    5.690000 ^ wbs_dat_i[8] (in)
                                                         wbs_dat_i[8] (net)
                      0.070173    0.000082    5.690083 ^ hold106/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001731    0.079400    0.973256    6.663339 ^ hold106/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net198 (net)
                      0.079400    0.000076    6.663415 ^ hold27/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002421    0.087407    0.987128    7.650543 ^ hold27/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net119 (net)
                      0.087407    0.000107    7.650650 ^ input43/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.016595    0.106058    0.260330    7.910981 ^ input43/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net43 (net)
                      0.106095    0.001788    7.912768 ^ hold28/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.056220    0.847379    1.546187    9.458956 ^ hold28/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net120 (net)
                      0.847611    0.012784    9.471739 ^ SRAM_0/DI[8] (EF_SRAM_1024x32)
                                              9.471739   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.076462    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.015466    5.585466 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.145378    0.548614    6.134080 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.145510    0.003013    6.137093 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.234758    0.396708    6.533802 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.237947    0.023054    6.556856 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.656856   clock uncertainty
                                  0.000000    6.656856   clock reconvergence pessimism
                                  0.488338    7.145195   library hold time
                                              7.145195   data required time
---------------------------------------------------------------------------------------------
                                              7.145195   data required time
                                             -9.471739   data arrival time
---------------------------------------------------------------------------------------------
                                              2.326545   slack (MET)


Startpoint: wbs_dat_i[28] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 ^ input external delay
     1    0.002481    0.070000    0.000000    5.690000 ^ wbs_dat_i[28] (in)
                                                         wbs_dat_i[28] (net)
                      0.070132    0.000063    5.690063 ^ hold126/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002245    0.085489    0.980708    6.670771 ^ hold126/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net218 (net)
                      0.085489    0.000153    6.670924 ^ hold15/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003190    0.096332    1.000560    7.671483 ^ hold15/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net107 (net)
                      0.096332    0.000207    7.671690 ^ input33/A (sky130_fd_sc_hd__buf_4)
     1    0.038232    0.182104    0.285231    7.956921 ^ input33/X (sky130_fd_sc_hd__buf_4)
                                                         net33 (net)
                      0.182636    0.007574    7.964495 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.049834    0.754522    1.513126    9.477621 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net108 (net)
                      0.754690    0.010379    9.488000 ^ SRAM_0/DI[28] (EF_SRAM_1024x32)
                                              9.488000   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.076462    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.015466    5.585466 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.145378    0.548614    6.134080 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.145510    0.003013    6.137093 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.234758    0.396708    6.533802 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.237947    0.023054    6.556856 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.656856   clock uncertainty
                                  0.000000    6.656856   clock reconvergence pessimism
                                  0.497709    7.154565   library hold time
                                              7.154565   data required time
---------------------------------------------------------------------------------------------
                                              7.154565   data required time
                                             -9.488000   data arrival time
---------------------------------------------------------------------------------------------
                                              2.333435   slack (MET)


Startpoint: wbs_dat_i[7] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 ^ input external delay
     1    0.003331    0.070000    0.000000    5.690000 ^ wbs_dat_i[7] (in)
                                                         wbs_dat_i[7] (net)
                      0.070151    0.000072    5.690072 ^ hold107/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001890    0.081372    0.975554    6.665627 ^ hold107/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net199 (net)
                      0.081372    0.000127    6.665753 ^ hold33/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002712    0.090622    0.992069    7.657822 ^ hold33/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net125 (net)
                      0.090622    0.000191    7.658013 ^ input42/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.018410    0.113888    0.268305    7.926319 ^ input42/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net42 (net)
                      0.113933    0.002037    7.928356 ^ hold34/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.055375    0.835074    1.541111    9.469467 ^ hold34/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net126 (net)
                      0.835247    0.011105    9.480572 ^ SRAM_0/DI[7] (EF_SRAM_1024x32)
                                              9.480572   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.076462    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.015466    5.585466 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.145378    0.548614    6.134080 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.145510    0.003013    6.137093 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.234758    0.396708    6.533802 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.237947    0.023054    6.556856 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.656856   clock uncertainty
                                  0.000000    6.656856   clock reconvergence pessimism
                                  0.489585    7.146441   library hold time
                                              7.146441   data required time
---------------------------------------------------------------------------------------------
                                              7.146441   data required time
                                             -9.480572   data arrival time
---------------------------------------------------------------------------------------------
                                              2.334131   slack (MET)


Startpoint: wbs_dat_i[10] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 ^ input external delay
     1    0.004674    0.070000    0.000000    5.690000 ^ wbs_dat_i[10] (in)
                                                         wbs_dat_i[10] (net)
                      0.070221    0.000105    5.690105 ^ hold104/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001752    0.079662    0.973584    6.663690 ^ hold104/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.079662    0.000077    6.663767 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003271    0.097351    0.999559    7.663326 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net103 (net)
                      0.097351    0.000218    7.663544 ^ input14/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.013989    0.094966    0.255423    7.918967 ^ input14/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net14 (net)
                      0.094983    0.001172    7.920139 ^ hold12/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.057033    0.858912    1.551235    9.471375 ^ hold12/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net104 (net)
                      0.859039    0.009908    9.481282 ^ SRAM_0/DI[10] (EF_SRAM_1024x32)
                                              9.481282   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.076462    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.015466    5.585466 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.145378    0.548614    6.134080 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.145510    0.003013    6.137093 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.234758    0.396708    6.533802 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.237947    0.023054    6.556856 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.656856   clock uncertainty
                                  0.000000    6.656856   clock reconvergence pessimism
                                  0.487186    7.144042   library hold time
                                              7.144042   data required time
---------------------------------------------------------------------------------------------
                                              7.144042   data required time
                                             -9.481282   data arrival time
---------------------------------------------------------------------------------------------
                                              2.337240   slack (MET)


Startpoint: wbs_adr_i[2] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  0.790000    5.440000 ^ input external delay
     1    0.003433    0.070000    0.000000    5.440000 ^ wbs_adr_i[2] (in)
                                                         wbs_adr_i[2] (net)
                      0.070162    0.000077    5.440077 ^ hold138/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002967    0.093574    0.991248    6.431325 ^ hold138/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net230 (net)
                      0.093574    0.000167    6.431491 ^ hold79/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003253    0.097120    1.004512    7.436003 ^ hold79/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net171 (net)
                      0.097120    0.000212    7.436215 ^ input4/A (sky130_fd_sc_hd__buf_4)
     1    0.064142    0.290532    0.357261    7.793476 ^ input4/X (sky130_fd_sc_hd__buf_4)
                                                         net4 (net)
                      0.291404    0.012378    7.805854 ^ hold80/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.044243    0.672928    1.496417    9.302271 ^ hold80/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net172 (net)
                      0.673000    0.006817    9.309088 ^ SRAM_0/AD[2] (EF_SRAM_1024x32)
                                              9.309088   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.076462    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.015466    5.585466 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.145378    0.548614    6.134080 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.145510    0.003013    6.137093 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.234758    0.396708    6.533802 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.237947    0.023054    6.556856 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.656856   clock uncertainty
                                  0.000000    6.656856   clock reconvergence pessimism
                                  0.313101    6.969957   library hold time
                                              6.969957   data required time
---------------------------------------------------------------------------------------------
                                              6.969957   data required time
                                             -9.309088   data arrival time
---------------------------------------------------------------------------------------------
                                              2.339131   slack (MET)


Startpoint: wbs_dat_i[19] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 ^ input external delay
     1    0.003471    0.070000    0.000000    5.690000 ^ wbs_dat_i[19] (in)
                                                         wbs_dat_i[19] (net)
                      0.070187    0.000089    5.690089 ^ hold113/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002315    0.086225    0.981758    6.671847 ^ hold113/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net205 (net)
                      0.086225    0.000152    6.671999 ^ hold45/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002662    0.090056    0.993173    7.665172 ^ hold45/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net137 (net)
                      0.090056    0.000176    7.665348 ^ input23/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.039742    0.204099    0.334063    7.999411 ^ input23/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net23 (net)
                      0.204611    0.007841    8.007252 ^ hold46/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.046076    0.699841    1.485249    9.492501 ^ hold46/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net138 (net)
                      0.699988    0.009385    9.501886 ^ SRAM_0/DI[19] (EF_SRAM_1024x32)
                                              9.501886   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.076462    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.015466    5.585466 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.145378    0.548614    6.134080 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.145510    0.003013    6.137093 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.234758    0.396708    6.533802 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.237947    0.023054    6.556856 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.656856   clock uncertainty
                                  0.000000    6.656856   clock reconvergence pessimism
                                  0.503225    7.160081   library hold time
                                              7.160081   data required time
---------------------------------------------------------------------------------------------
                                              7.160081   data required time
                                             -9.501886   data arrival time
---------------------------------------------------------------------------------------------
                                              2.341805   slack (MET)


Startpoint: wbs_dat_i[30] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 ^ input external delay
     1    0.003879    0.070000    0.000000    5.690000 ^ wbs_dat_i[30] (in)
                                                         wbs_dat_i[30] (net)
                      0.070185    0.000088    5.690088 ^ hold129/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002193    0.084957    0.979975    6.670063 ^ hold129/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net221 (net)
                      0.084957    0.000146    6.670209 ^ hold29/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002738    0.090937    0.993810    7.664019 ^ hold29/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net121 (net)
                      0.090937    0.000122    7.664141 ^ input36/A (sky130_fd_sc_hd__buf_4)
     1    0.033113    0.160827    0.268882    7.933022 ^ input36/X (sky130_fd_sc_hd__buf_4)
                                                         net36 (net)
                      0.161300    0.006672    7.939694 ^ hold30/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.053484    0.807749    1.539666    9.479361 ^ hold30/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net122 (net)
                      0.807955    0.011793    9.491154 ^ SRAM_0/DI[30] (EF_SRAM_1024x32)
                                              9.491154   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.076462    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.015466    5.585466 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.145378    0.548614    6.134080 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.145510    0.003013    6.137093 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.234758    0.396708    6.533802 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.237947    0.023054    6.556856 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.656856   clock uncertainty
                                  0.000000    6.656856   clock reconvergence pessimism
                                  0.492337    7.149193   library hold time
                                              7.149193   data required time
---------------------------------------------------------------------------------------------
                                              7.149193   data required time
                                             -9.491154   data arrival time
---------------------------------------------------------------------------------------------
                                              2.341960   slack (MET)


Startpoint: _6_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_ack_o (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.076462    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.013993    4.663993 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.145378    0.496365    5.160358 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.147474    0.012818    5.173176 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.055044    0.114047    0.286193    5.459369 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.114156    0.002899    5.462268 ^ _6_/CLK (sky130_fd_sc_hd__dfrtp_1)
     2    0.014778    0.222769    0.746364    6.208632 ^ _6_/Q (sky130_fd_sc_hd__dfrtp_1)
                                                         net51 (net)
                      0.222771    0.001116    6.209748 ^ output51/A (sky130_fd_sc_hd__buf_12)
     1    0.190994    0.341700    0.428032    6.637780 ^ output51/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_ack_o (net)
                      0.342098    0.007898    6.645679 ^ wbs_ack_o (out)
                                              6.645679   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.370000    4.300000   output external delay
                                              4.300000   data required time
---------------------------------------------------------------------------------------------
                                              4.300000   data required time
                                             -6.645679   data arrival time
---------------------------------------------------------------------------------------------
                                              2.345678   slack (MET)


Startpoint: wbs_dat_i[20] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 ^ input external delay
     1    0.003203    0.070000    0.000000    5.690000 ^ wbs_dat_i[20] (in)
                                                         wbs_dat_i[20] (net)
                      0.070175    0.000083    5.690083 ^ hold111/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002738    0.090888    0.987918    6.678001 ^ hold111/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net203 (net)
                      0.090888    0.000170    6.678172 ^ hold51/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002376    0.086921    0.990774    7.668946 ^ hold51/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net143 (net)
                      0.086921    0.000104    7.669050 ^ input25/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.041382    0.211305    0.337582    8.006632 ^ input25/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net25 (net)
                      0.211822    0.008040    8.014672 ^ hold52/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.046177    0.701219    1.489445    9.504117 ^ hold52/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net144 (net)
                      0.701325    0.008183    9.512300 ^ SRAM_0/DI[20] (EF_SRAM_1024x32)
                                              9.512300   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.076462    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.015466    5.585466 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.145378    0.548614    6.134080 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.145510    0.003013    6.137093 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.234758    0.396708    6.533802 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.237947    0.023054    6.556856 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.656856   clock uncertainty
                                  0.000000    6.656856   clock reconvergence pessimism
                                  0.503090    7.159946   library hold time
                                              7.159946   data required time
---------------------------------------------------------------------------------------------
                                              7.159946   data required time
                                             -9.512300   data arrival time
---------------------------------------------------------------------------------------------
                                              2.352353   slack (MET)


Startpoint: wbs_dat_i[5] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 ^ input external delay
     1    0.003271    0.070000    0.000000    5.690000 ^ wbs_dat_i[5] (in)
                                                         wbs_dat_i[5] (net)
                      0.070150    0.000071    5.690071 ^ hold110/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001863    0.081034    0.975157    6.665228 ^ hold110/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net202 (net)
                      0.081034    0.000125    6.665353 ^ hold39/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002707    0.090569    0.991875    7.657228 ^ hold39/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net131 (net)
                      0.090569    0.000190    7.657418 ^ input40/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.017299    0.109129    0.264091    7.921509 ^ input40/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net40 (net)
                      0.109179    0.002068    7.923577 ^ hold40/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.057512    0.866432    1.558600    9.482177 ^ hold40/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net132 (net)
                      0.866691    0.013535    9.495712 ^ SRAM_0/DI[5] (EF_SRAM_1024x32)
                                              9.495712   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.076462    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.015466    5.585466 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.145378    0.548614    6.134080 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.145510    0.003013    6.137093 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.234758    0.396708    6.533802 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.237947    0.023054    6.556856 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.656856   clock uncertainty
                                  0.000000    6.656856   clock reconvergence pessimism
                                  0.486414    7.143270   library hold time
                                              7.143270   data required time
---------------------------------------------------------------------------------------------
                                              7.143270   data required time
                                             -9.495712   data arrival time
---------------------------------------------------------------------------------------------
                                              2.352441   slack (MET)


Startpoint: wbs_adr_i[5] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  0.790000    5.440000 ^ input external delay
     1    0.004725    0.070000    0.000000    5.440000 ^ wbs_adr_i[5] (in)
                                                         wbs_adr_i[5] (net)
                      0.070204    0.000097    5.440097 ^ hold135/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003640    0.103630    1.001060    6.441157 ^ hold135/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net227 (net)
                      0.103630    0.000209    6.441366 ^ hold73/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003180    0.096214    1.007220    7.448586 ^ hold73/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net165 (net)
                      0.096214    0.000209    7.448795 ^ input7/A (sky130_fd_sc_hd__buf_4)
     1    0.058391    0.266127    0.340608    7.789403 ^ input7/X (sky130_fd_sc_hd__buf_4)
                                                         net7 (net)
                      0.267193    0.013023    7.802426 ^ hold74/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.047876    0.725734    1.524271    9.326697 ^ hold74/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net166 (net)
                      0.725808    0.007194    9.333891 ^ SRAM_0/AD[5] (EF_SRAM_1024x32)
                                              9.333891   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.076462    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.015466    5.585466 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.145378    0.548614    6.134080 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.145510    0.003013    6.137093 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.234758    0.396708    6.533802 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.237947    0.023054    6.556856 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.656856   clock uncertainty
                                  0.000000    6.656856   clock reconvergence pessimism
                                  0.313154    6.970010   library hold time
                                              6.970010   data required time
---------------------------------------------------------------------------------------------
                                              6.970010   data required time
                                             -9.333891   data arrival time
---------------------------------------------------------------------------------------------
                                              2.363882   slack (MET)


Startpoint: wbs_dat_i[17] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 ^ input external delay
     1    0.004437    0.070000    0.000000    5.690000 ^ wbs_dat_i[17] (in)
                                                         wbs_dat_i[17] (net)
                      0.070214    0.000102    5.690102 ^ hold112/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003173    0.096097    0.994257    6.684359 ^ hold112/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net204 (net)
                      0.096097    0.000208    6.684567 ^ hold43/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002465    0.087880    0.994019    7.678586 ^ hold43/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net135 (net)
                      0.087880    0.000108    7.678694 ^ input21/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.037677    0.194888    0.327616    8.006310 ^ input21/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net21 (net)
                      0.195346    0.006343    8.012654 ^ hold44/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.048561    0.735808    1.506620    9.519274 ^ hold44/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net136 (net)
                      0.735913    0.008374    9.527647 ^ SRAM_0/DI[17] (EF_SRAM_1024x32)
                                              9.527647   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.076462    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.015466    5.585466 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.145378    0.548614    6.134080 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.145510    0.003013    6.137093 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.234758    0.396708    6.533802 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.237947    0.023054    6.556856 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.656856   clock uncertainty
                                  0.000000    6.656856   clock reconvergence pessimism
                                  0.499602    7.156459   library hold time
                                              7.156459   data required time
---------------------------------------------------------------------------------------------
                                              7.156459   data required time
                                             -9.527647   data arrival time
---------------------------------------------------------------------------------------------
                                              2.371189   slack (MET)


Startpoint: wbs_dat_i[6] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 ^ input external delay
     1    0.003004    0.070000    0.000000    5.690000 ^ wbs_dat_i[6] (in)
                                                         wbs_dat_i[6] (net)
                      0.070167    0.000079    5.690080 ^ hold108/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002116    0.084171    0.978859    6.668939 ^ hold108/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net200 (net)
                      0.084171    0.000135    6.669074 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003506    0.101859    1.004679    7.673753 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net129 (net)
                      0.101859    0.000214    7.673967 ^ input41/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.015979    0.103440    0.264345    7.938313 ^ input41/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net41 (net)
                      0.103486    0.001924    7.940236 ^ hold38/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.058395    0.878969    1.566477    9.506713 ^ hold38/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net130 (net)
                      0.879158    0.011921    9.518634 ^ SRAM_0/DI[6] (EF_SRAM_1024x32)
                                              9.518634   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.076462    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.015466    5.585466 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.145378    0.548614    6.134080 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.145510    0.003013    6.137093 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.234758    0.396708    6.533802 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.237947    0.023054    6.556856 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.656856   clock uncertainty
                                  0.000000    6.656856   clock reconvergence pessimism
                                  0.485157    7.142014   library hold time
                                              7.142014   data required time
---------------------------------------------------------------------------------------------
                                              7.142014   data required time
                                             -9.518634   data arrival time
---------------------------------------------------------------------------------------------
                                              2.376621   slack (MET)


Startpoint: wbs_dat_i[22] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 ^ input external delay
     1    0.003087    0.070000    0.000000    5.690000 ^ wbs_dat_i[22] (in)
                                                         wbs_dat_i[22] (net)
                      0.070165    0.000079    5.690079 ^ hold114/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001727    0.079352    0.973197    6.663276 ^ hold114/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net206 (net)
                      0.079352    0.000075    6.663352 ^ hold55/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002935    0.093228    0.994548    7.657899 ^ hold55/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net147 (net)
                      0.093228    0.000206    7.658105 ^ input27/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.039309    0.202131    0.334910    7.993015 ^ input27/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net27 (net)
                      0.202503    0.006658    7.999673 ^ hold56/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.050088    0.758190    1.523243    9.522916 ^ hold56/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net148 (net)
                      0.758324    0.009413    9.532329 ^ SRAM_0/DI[22] (EF_SRAM_1024x32)
                                              9.532329   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.076462    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.015466    5.585466 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.145378    0.548614    6.134080 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.145510    0.003013    6.137093 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.234758    0.396708    6.533802 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.237947    0.023054    6.556856 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.656856   clock uncertainty
                                  0.000000    6.656856   clock reconvergence pessimism
                                  0.497342    7.154198   library hold time
                                              7.154198   data required time
---------------------------------------------------------------------------------------------
                                              7.154198   data required time
                                             -9.532329   data arrival time
---------------------------------------------------------------------------------------------
                                              2.378131   slack (MET)


Startpoint: wbs_adr_i[1] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  0.790000    5.440000 ^ input external delay
     1    0.004400    0.070000    0.000000    5.440000 ^ wbs_adr_i[1] (in)
                                                         wbs_adr_i[1] (net)
                      0.070220    0.000104    5.440104 ^ hold139/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002589    0.089192    0.985746    6.425850 ^ hold139/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net231 (net)
                      0.089192    0.000178    6.426028 ^ hold81/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003632    0.103537    1.008376    7.434404 ^ hold81/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net173 (net)
                      0.103537    0.000241    7.434645 ^ input3/A (sky130_fd_sc_hd__buf_4)
     1    0.066055    0.296307    0.369460    7.804104 ^ input3/X (sky130_fd_sc_hd__buf_4)
                                                         net3 (net)
                      0.296597    0.005967    7.810071 ^ hold82/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.048008    0.727676    1.534378    9.344449 ^ hold82/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net174 (net)
                      0.727754    0.007341    9.351789 ^ SRAM_0/AD[1] (EF_SRAM_1024x32)
                                              9.351789   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.076462    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.015466    5.585466 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.145378    0.548614    6.134080 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.145510    0.003013    6.137093 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.234758    0.396708    6.533802 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.237947    0.023054    6.556856 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.656856   clock uncertainty
                                  0.000000    6.656856   clock reconvergence pessimism
                                  0.313156    6.970012   library hold time
                                              6.970012   data required time
---------------------------------------------------------------------------------------------
                                              6.970012   data required time
                                             -9.351789   data arrival time
---------------------------------------------------------------------------------------------
                                              2.381778   slack (MET)


Startpoint: wbs_dat_i[9] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 ^ input external delay
     1    0.003925    0.070000    0.000000    5.690000 ^ wbs_dat_i[9] (in)
                                                         wbs_dat_i[9] (net)
                      0.070186    0.000088    5.690089 ^ hold105/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002282    0.085881    0.981280    6.671369 ^ hold105/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net197 (net)
                      0.085881    0.000156    6.671525 ^ hold19/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002652    0.089938    0.992891    7.664415 ^ hold19/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net111 (net)
                      0.089938    0.000178    7.664593 ^ input44/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.016726    0.106649    0.261805    7.926397 ^ input44/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net44 (net)
                      0.106693    0.001929    7.928327 ^ hold20/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.060950    0.916196    1.592111    9.520438 ^ hold20/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net112 (net)
                      0.916413    0.012916    9.533354 ^ SRAM_0/DI[9] (EF_SRAM_1024x32)
                                              9.533354   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.076462    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.015466    5.585466 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.145378    0.548614    6.134080 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.145510    0.003013    6.137093 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.234758    0.396708    6.533802 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.237947    0.023054    6.556856 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.656856   clock uncertainty
                                  0.000000    6.656856   clock reconvergence pessimism
                                  0.481400    7.138257   library hold time
                                              7.138257   data required time
---------------------------------------------------------------------------------------------
                                              7.138257   data required time
                                             -9.533354   data arrival time
---------------------------------------------------------------------------------------------
                                              2.395097   slack (MET)


Startpoint: wbs_dat_i[24] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 ^ input external delay
     1    0.002641    0.070000    0.000000    5.690000 ^ wbs_dat_i[24] (in)
                                                         wbs_dat_i[24] (net)
                      0.070139    0.000066    5.690066 ^ hold119/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002617    0.089516    0.986143    6.676209 ^ hold119/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net211 (net)
                      0.089516    0.000155    6.676364 ^ hold61/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002764    0.091222    0.995883    7.672247 ^ hold61/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net153 (net)
                      0.091222    0.000180    7.672427 ^ input29/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.038149    0.197134    0.329671    8.002098 ^ input29/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net29 (net)
                      0.197629    0.007569    8.009667 ^ hold62/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.050885    0.769798    1.529037    9.538704 ^ hold62/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net154 (net)
                      0.769944    0.009903    9.548608 ^ SRAM_0/DI[24] (EF_SRAM_1024x32)
                                              9.548608   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.076462    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.015466    5.585466 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.145378    0.548614    6.134080 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.145510    0.003013    6.137093 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.234758    0.396708    6.533802 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.237947    0.023054    6.556856 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.656856   clock uncertainty
                                  0.000000    6.656856   clock reconvergence pessimism
                                  0.496171    7.153027   library hold time
                                              7.153027   data required time
---------------------------------------------------------------------------------------------
                                              7.153027   data required time
                                             -9.548608   data arrival time
---------------------------------------------------------------------------------------------
                                              2.395581   slack (MET)


Startpoint: wbs_dat_i[18] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 ^ input external delay
     1    0.003449    0.070000    0.000000    5.690000 ^ wbs_dat_i[18] (in)
                                                         wbs_dat_i[18] (net)
                      0.070154    0.000073    5.690073 ^ hold109/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003064    0.094752    0.992657    6.682730 ^ hold109/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net201 (net)
                      0.094752    0.000187    6.682918 ^ hold41/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002460    0.087827    0.993445    7.676363 ^ hold41/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net133 (net)
                      0.087827    0.000107    7.676470 ^ input22/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.042252    0.215008    0.340783    8.017254 ^ input22/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net22 (net)
                      0.215603    0.007877    8.025131 ^ hold42/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.049440    0.748567    1.522753    9.547885 ^ hold42/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net134 (net)
                      0.748679    0.008726    9.556611 ^ SRAM_0/DI[18] (EF_SRAM_1024x32)
                                              9.556611   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.076462    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.015466    5.585466 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.145378    0.548614    6.134080 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.145510    0.003013    6.137093 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.234758    0.396708    6.533802 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.237947    0.023054    6.556856 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.656856   clock uncertainty
                                  0.000000    6.656856   clock reconvergence pessimism
                                  0.498315    7.155171   library hold time
                                              7.155171   data required time
---------------------------------------------------------------------------------------------
                                              7.155171   data required time
                                             -9.556611   data arrival time
---------------------------------------------------------------------------------------------
                                              2.401440   slack (MET)


Startpoint: wbs_dat_i[29] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 ^ input external delay
     1    0.003512    0.070000    0.000000    5.690000 ^ wbs_dat_i[29] (in)
                                                         wbs_dat_i[29] (net)
                      0.070162    0.000077    5.690077 ^ hold128/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003089    0.095065    0.993018    6.683095 ^ hold128/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net220 (net)
                      0.095065    0.000192    6.683288 ^ hold23/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.004329    0.111917    1.020719    7.704007 ^ hold23/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net115 (net)
                      0.111917    0.000253    7.704260 ^ input34/A (sky130_fd_sc_hd__buf_4)
     1    0.032562    0.158555    0.277047    7.981307 ^ input34/X (sky130_fd_sc_hd__buf_4)
                                                         net34 (net)
                      0.158975    0.006234    7.987541 ^ hold24/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.054779    0.826553    1.551509    9.539050 ^ hold24/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net116 (net)
                      0.826754    0.011807    9.550858 ^ SRAM_0/DI[29] (EF_SRAM_1024x32)
                                              9.550858   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.076462    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.015466    5.585466 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.145378    0.548614    6.134080 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.145510    0.003013    6.137093 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.234758    0.396708    6.533802 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.237947    0.023054    6.556856 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.656856   clock uncertainty
                                  0.000000    6.656856   clock reconvergence pessimism
                                  0.490442    7.147298   library hold time
                                              7.147298   data required time
---------------------------------------------------------------------------------------------
                                              7.147298   data required time
                                             -9.550858   data arrival time
---------------------------------------------------------------------------------------------
                                              2.403559   slack (MET)


Startpoint: wbs_dat_i[16] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 ^ input external delay
     1    0.002814    0.070000    0.000000    5.690000 ^ wbs_dat_i[16] (in)
                                                         wbs_dat_i[16] (net)
                      0.070145    0.000069    5.690069 ^ hold115/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.004038    0.109043    1.006829    6.696898 ^ hold115/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net207 (net)
                      0.109043    0.000223    6.697121 ^ hold49/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003791    0.105703    1.018112    7.715233 ^ hold49/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net141 (net)
                      0.105703    0.000273    7.715506 ^ input20/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.042444    0.215861    0.348994    8.064500 ^ input20/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net20 (net)
                      0.216522    0.008374    8.072873 ^ hold50/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.046678    0.708380    1.496549    9.569422 ^ hold50/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net142 (net)
                      0.708465    0.007498    9.576920 ^ SRAM_0/DI[16] (EF_SRAM_1024x32)
                                              9.576920   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.076462    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.015466    5.585466 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.145378    0.548614    6.134080 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.145510    0.003013    6.137093 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.234758    0.396708    6.533802 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.237947    0.023054    6.556856 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.656856   clock uncertainty
                                  0.000000    6.656856   clock reconvergence pessimism
                                  0.502370    7.159226   library hold time
                                              7.159226   data required time
---------------------------------------------------------------------------------------------
                                              7.159226   data required time
                                             -9.576920   data arrival time
---------------------------------------------------------------------------------------------
                                              2.417694   slack (MET)


Startpoint: wbs_dat_i[4] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 ^ input external delay
     1    0.003447    0.070000    0.000000    5.690000 ^ wbs_dat_i[4] (in)
                                                         wbs_dat_i[4] (net)
                      0.070202    0.000096    5.690096 ^ hold117/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001873    0.081170    0.975337    6.665433 ^ hold117/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net209 (net)
                      0.081170    0.000126    6.665559 ^ hold47/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002759    0.091167    0.992692    7.658251 ^ hold47/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net139 (net)
                      0.091167    0.000178    7.658429 ^ input39/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.019693    0.119520    0.273000    7.931429 ^ input39/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net39 (net)
                      0.119584    0.002435    7.933865 ^ hold48/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.062478    0.938586    1.610888    9.544752 ^ hold48/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net140 (net)
                      0.938852    0.014324    9.559075 ^ SRAM_0/DI[4] (EF_SRAM_1024x32)
                                              9.559075   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.076462    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.015466    5.585466 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.145378    0.548614    6.134080 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.145510    0.003013    6.137093 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.234758    0.396708    6.533802 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.237947    0.023054    6.556856 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.656856   clock uncertainty
                                  0.000000    6.656856   clock reconvergence pessimism
                                  0.479137    7.135993   library hold time
                                              7.135993   data required time
---------------------------------------------------------------------------------------------
                                              7.135993   data required time
                                             -9.559075   data arrival time
---------------------------------------------------------------------------------------------
                                              2.423082   slack (MET)


Startpoint: wbs_dat_i[25] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 ^ input external delay
     1    0.004645    0.070000    0.000000    5.690000 ^ wbs_dat_i[25] (in)
                                                         wbs_dat_i[25] (net)
                      0.070206    0.000098    5.690098 ^ hold123/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003264    0.097251    0.995597    6.685694 ^ hold123/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net215 (net)
                      0.097251    0.000180    6.685875 ^ hold69/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.006383    0.139810    1.045199    7.731074 ^ hold69/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net161 (net)
                      0.139810    0.000330    7.731403 ^ input30/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.035399    0.184969    0.342983    8.074386 ^ input30/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net30 (net)
                      0.185481    0.006594    8.080979 ^ hold70/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.048063    0.728671    1.497590    9.578569 ^ hold70/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net162 (net)
                      0.728805    0.009264    9.587833 ^ SRAM_0/DI[25] (EF_SRAM_1024x32)
                                              9.587833   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.076462    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.015466    5.585466 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.145378    0.548614    6.134080 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.145510    0.003013    6.137093 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.234758    0.396708    6.533802 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.237947    0.023054    6.556856 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.656856   clock uncertainty
                                  0.000000    6.656856   clock reconvergence pessimism
                                  0.500319    7.157176   library hold time
                                              7.157176   data required time
---------------------------------------------------------------------------------------------
                                              7.157176   data required time
                                             -9.587833   data arrival time
---------------------------------------------------------------------------------------------
                                              2.430658   slack (MET)


Startpoint: wbs_dat_i[21] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 ^ input external delay
     1    0.003097    0.070000    0.000000    5.690000 ^ wbs_dat_i[21] (in)
                                                         wbs_dat_i[21] (net)
                      0.070175    0.000083    5.690083 ^ hold116/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003566    0.102626    0.999976    6.690059 ^ hold116/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net208 (net)
                      0.102626    0.000195    6.690254 ^ hold53/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.004098    0.108570    1.020197    7.710451 ^ hold53/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net145 (net)
                      0.108570    0.000239    7.710690 ^ input26/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.041585    0.212204    0.347558    8.058248 ^ input26/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net26 (net)
                      0.212741    0.008207    8.066454 ^ hold54/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.048751    0.738696    1.514416    9.580871 ^ hold54/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net146 (net)
                      0.738817    0.008891    9.589761 ^ SRAM_0/DI[21] (EF_SRAM_1024x32)
                                              9.589761   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.076462    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.015466    5.585466 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.145378    0.548614    6.134080 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.145510    0.003013    6.137093 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.234758    0.396708    6.533802 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.237947    0.023054    6.556856 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.656856   clock uncertainty
                                  0.000000    6.656856   clock reconvergence pessimism
                                  0.499310    7.156166   library hold time
                                              7.156166   data required time
---------------------------------------------------------------------------------------------
                                              7.156166   data required time
                                             -9.589761   data arrival time
---------------------------------------------------------------------------------------------
                                              2.433596   slack (MET)


Startpoint: wbs_adr_i[3] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  0.790000    5.440000 ^ input external delay
     1    0.002947    0.070000    0.000000    5.440000 ^ wbs_adr_i[3] (in)
                                                         wbs_adr_i[3] (net)
                      0.070158    0.000075    5.440075 ^ hold137/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001858    0.080980    0.975095    6.415170 ^ hold137/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net229 (net)
                      0.080980    0.000126    6.415296 ^ hold77/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003628    0.103480    1.005233    7.420529 ^ hold77/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net169 (net)
                      0.103480    0.000246    7.420775 ^ input5/A (sky130_fd_sc_hd__buf_4)
     1    0.019182    0.105293    0.234984    7.655759 ^ input5/X (sky130_fd_sc_hd__buf_4)
                                                         net5 (net)
                      0.105349    0.002132    7.657890 ^ hold78/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.077409    1.151124    1.748124    9.406014 ^ hold78/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      1.151620    0.021201    9.427216 ^ SRAM_0/AD[3] (EF_SRAM_1024x32)
                                              9.427216   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.076462    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.015466    5.585466 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.145378    0.548614    6.134080 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.145510    0.003013    6.137093 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.234758    0.396708    6.533802 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.237947    0.023054    6.556856 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.656856   clock uncertainty
                                  0.000000    6.656856   clock reconvergence pessimism
                                  0.313549    6.970405   library hold time
                                              6.970405   data required time
---------------------------------------------------------------------------------------------
                                              6.970405   data required time
                                             -9.427216   data arrival time
---------------------------------------------------------------------------------------------
                                              2.456810   slack (MET)


Startpoint: wbs_dat_i[23] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 ^ input external delay
     1    0.003117    0.070000    0.000000    5.690000 ^ wbs_dat_i[23] (in)
                                                         wbs_dat_i[23] (net)
                      0.070176    0.000083    5.690084 ^ hold118/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003289    0.097563    0.995951    6.686035 ^ hold118/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net210 (net)
                      0.097563    0.000179    6.686213 ^ hold59/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.004086    0.108405    1.018129    7.704342 ^ hold59/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net151 (net)
                      0.108405    0.000239    7.704581 ^ input28/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.041106    0.210107    0.345928    8.050508 ^ input28/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net28 (net)
                      0.210664    0.008311    8.058820 ^ hold60/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.051812    0.783286    1.542867    9.601686 ^ hold60/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net152 (net)
                      0.783429    0.009879    9.611566 ^ SRAM_0/DI[23] (EF_SRAM_1024x32)
                                              9.611566   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.076462    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.015466    5.585466 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.145378    0.548614    6.134080 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.145510    0.003013    6.137093 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.234758    0.396708    6.533802 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.237947    0.023054    6.556856 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.656856   clock uncertainty
                                  0.000000    6.656856   clock reconvergence pessimism
                                  0.494811    7.151667   library hold time
                                              7.151667   data required time
---------------------------------------------------------------------------------------------
                                              7.151667   data required time
                                             -9.611566   data arrival time
---------------------------------------------------------------------------------------------
                                              2.459899   slack (MET)


Startpoint: wbs_dat_i[3] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 ^ input external delay
     1    0.003700    0.070000    0.000000    5.690000 ^ wbs_dat_i[3] (in)
                                                         wbs_dat_i[3] (net)
                      0.070159    0.000075    5.690076 ^ hold122/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003325    0.098013    0.996468    6.686544 ^ hold122/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net214 (net)
                      0.099387    0.000181    6.686725 ^ hold65/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002948    0.093383    1.002261    7.688987 ^ hold65/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net157 (net)
                      0.093383    0.000184    7.689170 ^ input38/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.019962    0.120667    0.275025    7.964196 ^ input38/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net38 (net)
                      0.120728    0.002389    7.966585 ^ hold66/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.068003    1.019009    1.664326    9.630911 ^ hold66/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net158 (net)
                      1.019369    0.017231    9.648141 ^ SRAM_0/DI[3] (EF_SRAM_1024x32)
                                              9.648141   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.076462    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.015466    5.585466 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.145378    0.548614    6.134080 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.145510    0.003013    6.137093 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.234758    0.396708    6.533802 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.237947    0.023054    6.556856 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.656856   clock uncertainty
                                  0.000000    6.656856   clock reconvergence pessimism
                                  0.472394    7.129250   library hold time
                                              7.129250   data required time
---------------------------------------------------------------------------------------------
                                              7.129250   data required time
                                             -9.648141   data arrival time
---------------------------------------------------------------------------------------------
                                              2.518891   slack (MET)


Startpoint: wbs_dat_i[2] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 ^ input external delay
     1    0.004108    0.070000    0.000000    5.690000 ^ wbs_dat_i[2] (in)
                                                         wbs_dat_i[2] (net)
                      0.070203    0.000096    5.690096 ^ hold120/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002515    0.088377    0.984678    6.674774 ^ hold120/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net212 (net)
                      0.088377    0.000150    6.674924 ^ hold7/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002873    0.092498    0.997032    7.671957 ^ hold7/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net99 (net)
                      0.092498    0.000199    7.672155 ^ input35/A (sky130_fd_sc_hd__buf_4)
     1    0.020756    0.111674    0.235040    7.907196 ^ input35/X (sky130_fd_sc_hd__buf_4)
                                                         net35 (net)
                      0.111749    0.002514    7.909710 ^ hold8/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.080110    1.190244    1.775197    9.684907 ^ hold8/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net100 (net)
                      1.190884    0.024159    9.709066 ^ SRAM_0/DI[2] (EF_SRAM_1024x32)
                                              9.709066   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.076462    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.015466    5.585466 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.145378    0.548614    6.134080 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.145510    0.003013    6.137093 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.234758    0.396708    6.533802 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.237947    0.023054    6.556856 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.656856   clock uncertainty
                                  0.000000    6.656856   clock reconvergence pessimism
                                  0.467283    7.124139   library hold time
                                              7.124139   data required time
---------------------------------------------------------------------------------------------
                                              7.124139   data required time
                                             -9.709066   data arrival time
---------------------------------------------------------------------------------------------
                                              2.584928   slack (MET)


Startpoint: wbs_dat_i[0] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 ^ input external delay
     1    0.003564    0.070000    0.000000    5.690000 ^ wbs_dat_i[0] (in)
                                                         wbs_dat_i[0] (net)
                      0.070166    0.000079    5.690079 ^ hold127/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002459    0.087764    0.983849    6.673929 ^ hold127/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net219 (net)
                      0.087764    0.000146    6.674075 ^ hold17/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002596    0.089326    0.992800    7.666874 ^ hold17/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net109 (net)
                      0.089326    0.000113    7.666987 ^ input13/A (sky130_fd_sc_hd__buf_4)
     1    0.020867    0.112150    0.233769    7.900757 ^ input13/X (sky130_fd_sc_hd__buf_4)
                                                         net13 (net)
                      0.112237    0.002702    7.903459 ^ hold18/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.084785    1.257994    1.820896    9.724355 ^ hold18/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net110 (net)
                      1.258621    0.024709    9.749064 ^ SRAM_0/DI[0] (EF_SRAM_1024x32)
                                              9.749064   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.076462    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.015466    5.585466 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.145378    0.548614    6.134080 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.145510    0.003013    6.137093 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.234758    0.396708    6.533802 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.237947    0.023054    6.556856 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.656856   clock uncertainty
                                  0.000000    6.656856   clock reconvergence pessimism
                                  0.465264    7.122120   library hold time
                                              7.122120   data required time
---------------------------------------------------------------------------------------------
                                              7.122120   data required time
                                             -9.749064   data arrival time
---------------------------------------------------------------------------------------------
                                              2.626944   slack (MET)


Startpoint: wbs_adr_i[0] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  0.790000    5.440000 ^ input external delay
     1    0.004526    0.070000    0.000000    5.440000 ^ wbs_adr_i[0] (in)
                                                         wbs_adr_i[0] (net)
                      0.070225    0.000107    5.440107 ^ hold140/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.005973    0.134375    1.030020    6.470127 ^ hold140/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net232 (net)
                      0.134375    0.000377    6.470503 ^ hold83/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.004533    0.114550    1.037995    7.508499 ^ hold83/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.114550    0.000320    7.508819 ^ input2/A (sky130_fd_sc_hd__buf_4)
     1    0.018916    0.104271    0.238840    7.747659 ^ input2/X (sky130_fd_sc_hd__buf_4)
                                                         net2 (net)
                      0.104348    0.002473    7.750132 ^ hold84/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.086658    1.285114    1.834096    9.584228 ^ hold84/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net176 (net)
                      1.286373    0.026517    9.610745 ^ SRAM_0/AD[0] (EF_SRAM_1024x32)
                                              9.610745   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.076462    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.015466    5.585466 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.145378    0.548614    6.134080 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.145510    0.003013    6.137093 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.234758    0.396708    6.533802 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.237947    0.023054    6.556856 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.656856   clock uncertainty
                                  0.000000    6.656856   clock reconvergence pessimism
                                  0.313657    6.970513   library hold time
                                              6.970513   data required time
---------------------------------------------------------------------------------------------
                                              6.970513   data required time
                                             -9.610745   data arrival time
---------------------------------------------------------------------------------------------
                                              2.640232   slack (MET)


Startpoint: wbs_dat_i[1] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 ^ input external delay
     1    0.003349    0.070000    0.000000    5.690000 ^ wbs_dat_i[1] (in)
                                                         wbs_dat_i[1] (net)
                      0.070154    0.000073    5.690073 ^ hold125/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002340    0.086500    0.982114    6.672187 ^ hold125/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net217 (net)
                      0.086500    0.000105    6.672292 ^ hold13/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.005321    0.125872    1.029020    7.701312 ^ hold13/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net105 (net)
                      0.125872    0.000373    7.701685 ^ input24/A (sky130_fd_sc_hd__buf_4)
     1    0.016728    0.095449    0.237166    7.938851 ^ input24/X (sky130_fd_sc_hd__buf_4)
                                                         net24 (net)
                      0.095496    0.001849    7.940700 ^ hold14/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.084376    1.257549    1.811473    9.752172 ^ hold14/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net106 (net)
                      1.258054    0.022470    9.774643 ^ SRAM_0/DI[1] (EF_SRAM_1024x32)
                                              9.774643   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.076462    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.015466    5.585466 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.145378    0.548614    6.134080 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.145510    0.003013    6.137093 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.234758    0.396708    6.533802 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.237947    0.023054    6.556856 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.656856   clock uncertainty
                                  0.000000    6.656856   clock reconvergence pessimism
                                  0.465281    7.122137   library hold time
                                              7.122137   data required time
---------------------------------------------------------------------------------------------
                                              7.122137   data required time
                                             -9.774643   data arrival time
---------------------------------------------------------------------------------------------
                                              2.652505   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[15] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.076462    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.013993    4.663993 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.145378    0.496365    5.160358 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.145510    0.002726    5.163085 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.234758    0.358927    5.522011 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.237947    0.020859    5.542870 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.028992    0.035258    1.853195    7.396065 v SRAM_0/DO[15] (EF_SRAM_1024x32)
                                                         net58 (net)
                      0.035258    0.003813    7.399879 v output58/A (sky130_fd_sc_hd__buf_12)
     1    0.191180    0.175984    0.305129    7.705008 v output58/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[15] (net)
                      0.176680    0.008296    7.713303 v wbs_dat_o[15] (out)
                                              7.713303   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -7.713303   data arrival time
---------------------------------------------------------------------------------------------
                                              3.173303   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[14] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.076462    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.013993    4.663993 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.145378    0.496365    5.160358 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.145510    0.002726    5.163085 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.234758    0.358927    5.522011 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.237947    0.020859    5.542870 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.031172    0.034164    1.853683    7.396553 v SRAM_0/DO[14] (EF_SRAM_1024x32)
                                                         net57 (net)
                      0.034588    0.005531    7.402083 v output57/A (sky130_fd_sc_hd__buf_12)
     1    0.191074    0.175865    0.304864    7.706947 v output57/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[14] (net)
                      0.176543    0.008178    7.715126 v wbs_dat_o[14] (out)
                                              7.715126   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -7.715126   data arrival time
---------------------------------------------------------------------------------------------
                                              3.175126   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[13] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.076462    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.013993    4.663993 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.145378    0.496365    5.160358 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.145510    0.002726    5.163085 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.234758    0.358927    5.522011 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.237947    0.020859    5.542870 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.041737    0.036846    1.857127    7.399997 v SRAM_0/DO[13] (EF_SRAM_1024x32)
                                                         net56 (net)
                      0.038143    0.007906    7.407903 v output56/A (sky130_fd_sc_hd__buf_12)
     1    0.191504    0.176288    0.306439    7.714342 v output56/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[13] (net)
                      0.177012    0.008480    7.722823 v wbs_dat_o[13] (out)
                                              7.722823   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -7.722823   data arrival time
---------------------------------------------------------------------------------------------
                                              3.182822   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[12] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.076462    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.013993    4.663993 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.145378    0.496365    5.160358 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.145510    0.002726    5.163085 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.234758    0.358927    5.522011 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.237947    0.020859    5.542870 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.049949    0.039546    1.859510    7.402380 v SRAM_0/DO[12] (EF_SRAM_1024x32)
                                                         net55 (net)
                      0.042645    0.008502    7.410882 v output55/A (sky130_fd_sc_hd__buf_12)
     1    0.190558    0.175251    0.308524    7.719406 v output55/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[12] (net)
                      0.175843    0.007598    7.727004 v wbs_dat_o[12] (out)
                                              7.727004   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -7.727004   data arrival time
---------------------------------------------------------------------------------------------
                                              3.187004   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[11] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.076462    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.013993    4.663993 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.145378    0.496365    5.160358 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.145510    0.002726    5.163085 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.234758    0.358927    5.522011 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.237947    0.020859    5.542870 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.052860    0.040836    1.860675    7.403544 v SRAM_0/DO[11] (EF_SRAM_1024x32)
                                                         net54 (net)
                      0.043811    0.008431    7.411976 v output54/A (sky130_fd_sc_hd__buf_12)
     1    0.191372    0.176132    0.308928    7.720904 v output54/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[11] (net)
                      0.176838    0.008361    7.729265 v wbs_dat_o[11] (out)
                                              7.729265   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -7.729265   data arrival time
---------------------------------------------------------------------------------------------
                                              3.189265   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[9] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.076462    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.013993    4.663993 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.145378    0.496365    5.160358 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.145510    0.002726    5.163085 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.234758    0.358927    5.522011 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.237947    0.020859    5.542870 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.053057    0.040859    1.860417    7.403287 v SRAM_0/DO[9] (EF_SRAM_1024x32)
                                                         net83 (net)
                      0.044361    0.008174    7.411461 v output83/A (sky130_fd_sc_hd__buf_12)
     1    0.191959    0.176855    0.308894    7.720355 v output83/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[9] (net)
                      0.177696    0.009182    7.729537 v wbs_dat_o[9] (out)
                                              7.729537   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -7.729537   data arrival time
---------------------------------------------------------------------------------------------
                                              3.189537   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[10] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.076462    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.013993    4.663993 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.145378    0.496365    5.160358 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.145510    0.002726    5.163085 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.234758    0.358927    5.522011 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.237947    0.020859    5.542870 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.057779    0.042356    1.861981    7.404851 v SRAM_0/DO[10] (EF_SRAM_1024x32)
                                                         net53 (net)
                      0.046881    0.008070    7.412921 v output53/A (sky130_fd_sc_hd__buf_12)
     1    0.191206    0.175940    0.310303    7.723224 v output53/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[10] (net)
                      0.176619    0.008188    7.731412 v wbs_dat_o[10] (out)
                                              7.731412   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -7.731412   data arrival time
---------------------------------------------------------------------------------------------
                                              3.191412   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[8] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.076462    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.013993    4.663993 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.145378    0.496365    5.160358 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.145510    0.002726    5.163085 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.234758    0.358927    5.522011 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.237947    0.020859    5.542870 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.059841    0.043593    1.862052    7.404922 v SRAM_0/DO[8] (EF_SRAM_1024x32)
                                                         net82 (net)
                      0.049101    0.007825    7.412747 v output82/A (sky130_fd_sc_hd__buf_12)
     1    0.190761    0.175453    0.311326    7.724073 v output82/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[8] (net)
                      0.176071    0.007777    7.731850 v wbs_dat_o[8] (out)
                                              7.731850   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -7.731850   data arrival time
---------------------------------------------------------------------------------------------
                                              3.191850   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[6] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.076462    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.013993    4.663993 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.145378    0.496365    5.160358 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.145510    0.002726    5.163085 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.234758    0.358927    5.522011 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.237947    0.020859    5.542870 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.061197    0.044539    1.862302    7.405172 v SRAM_0/DO[6] (EF_SRAM_1024x32)
                                                         net80 (net)
                      0.050396    0.007952    7.413124 v output80/A (sky130_fd_sc_hd__buf_12)
     1    0.191355    0.176134    0.311728    7.724851 v output80/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[6] (net)
                      0.176854    0.008448    7.733300 v wbs_dat_o[6] (out)
                                              7.733300   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -7.733300   data arrival time
---------------------------------------------------------------------------------------------
                                              3.193300   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[21] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.076462    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.013993    4.663993 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.145378    0.496365    5.160358 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.145510    0.002726    5.163085 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.234758    0.358927    5.522011 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.237947    0.020859    5.542870 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.071214    0.051466    1.868688    7.411558 v SRAM_0/DO[21] (EF_SRAM_1024x32)
                                                         net65 (net)
                      0.051466    0.006271    7.417829 v output65/A (sky130_fd_sc_hd__buf_12)
     1    0.190727    0.175420    0.312345    7.730174 v output65/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[21] (net)
                      0.176036    0.007772    7.737947 v wbs_dat_o[21] (out)
                                              7.737947   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -7.737947   data arrival time
---------------------------------------------------------------------------------------------
                                              3.197947   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[20] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.076462    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.013993    4.663993 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.145378    0.496365    5.160358 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.145510    0.002726    5.163085 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.234758    0.358927    5.522011 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.237947    0.020859    5.542870 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.055857    0.045754    1.859848    7.402718 v SRAM_0/DO[20] (EF_SRAM_1024x32)
                                                         net64 (net)
                      0.053838    0.013979    7.416697 v output64/A (sky130_fd_sc_hd__buf_12)
     1    0.191062    0.175810    0.313269    7.729966 v output64/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[20] (net)
                      0.176488    0.008177    7.738143 v wbs_dat_o[20] (out)
                                              7.738143   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -7.738143   data arrival time
---------------------------------------------------------------------------------------------
                                              3.198144   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[26] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.076462    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.013993    4.663993 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.145378    0.496365    5.160358 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.145510    0.002726    5.163085 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.234758    0.358927    5.522011 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.237947    0.020859    5.542870 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.070539    0.050702    1.868716    7.411586 v SRAM_0/DO[26] (EF_SRAM_1024x32)
                                                         net70 (net)
                      0.050702    0.006207    7.417794 v output70/A (sky130_fd_sc_hd__buf_12)
     1    0.191476    0.176373    0.311607    7.729401 v output70/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[26] (net)
                      0.177163    0.008882    7.738282 v wbs_dat_o[26] (out)
                                              7.738282   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -7.738282   data arrival time
---------------------------------------------------------------------------------------------
                                              3.198282   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[25] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.076462    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.013993    4.663993 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.145378    0.496365    5.160358 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.145510    0.002726    5.163085 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.234758    0.358927    5.522011 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.237947    0.020859    5.542870 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.059090    0.046627    1.860847    7.403717 v SRAM_0/DO[25] (EF_SRAM_1024x32)
                                                         net69 (net)
                      0.055317    0.013730    7.417447 v output69/A (sky130_fd_sc_hd__buf_12)
     1    0.191181    0.175983    0.313792    7.731238 v output69/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[25] (net)
                      0.176701    0.008433    7.739671 v wbs_dat_o[25] (out)
                                              7.739671   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -7.739671   data arrival time
---------------------------------------------------------------------------------------------
                                              3.199671   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[27] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.076462    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.013993    4.663993 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.145378    0.496365    5.160358 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.145510    0.002726    5.163085 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.234758    0.358927    5.522011 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.237947    0.020859    5.542870 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.074197    0.052530    1.869589    7.412459 v SRAM_0/DO[27] (EF_SRAM_1024x32)
                                                         net71 (net)
                      0.052739    0.006796    7.419256 v output71/A (sky130_fd_sc_hd__buf_12)
     1    0.191082    0.175868    0.312712    7.731967 v output71/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[27] (net)
                      0.176563    0.008293    7.740260 v wbs_dat_o[27] (out)
                                              7.740260   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -7.740260   data arrival time
---------------------------------------------------------------------------------------------
                                              3.200260   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[29] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.076462    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.013993    4.663993 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.145378    0.496365    5.160358 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.145510    0.002726    5.163085 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.234758    0.358927    5.522011 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.237947    0.020859    5.542870 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.058306    0.046632    1.861413    7.404283 v SRAM_0/DO[29] (EF_SRAM_1024x32)
                                                         net73 (net)
                      0.052413    0.015576    7.419859 v output73/A (sky130_fd_sc_hd__buf_12)
     1    0.191174    0.175989    0.312511    7.732369 v output73/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[29] (net)
                      0.176707    0.008438    7.740808 v wbs_dat_o[29] (out)
                                              7.740808   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -7.740808   data arrival time
---------------------------------------------------------------------------------------------
                                              3.200807   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[23] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.076462    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.013993    4.663993 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.145378    0.496365    5.160358 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.145510    0.002726    5.163085 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.234758    0.358927    5.522011 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.237947    0.020859    5.542870 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.076907    0.054096    1.870570    7.413439 v SRAM_0/DO[23] (EF_SRAM_1024x32)
                                                         net67 (net)
                      0.054342    0.006751    7.420191 v output67/A (sky130_fd_sc_hd__buf_12)
     1    0.190609    0.175262    0.313666    7.733857 v output67/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[23] (net)
                      0.175854    0.007599    7.741456 v wbs_dat_o[23] (out)
                                              7.741456   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -7.741456   data arrival time
---------------------------------------------------------------------------------------------
                                              3.201456   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[17] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.076462    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.013993    4.663993 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.145378    0.496365    5.160358 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.145510    0.002726    5.163085 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.234758    0.358927    5.522011 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.237947    0.020859    5.542870 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.061727    0.047276    1.861219    7.404088 v SRAM_0/DO[17] (EF_SRAM_1024x32)
                                                         net60 (net)
                      0.058541    0.014535    7.418624 v output60/A (sky130_fd_sc_hd__buf_12)
     1    0.191354    0.176121    0.315271    7.733895 v output60/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[17] (net)
                      0.176845    0.008480    7.742375 v wbs_dat_o[17] (out)
                                              7.742375   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -7.742375   data arrival time
---------------------------------------------------------------------------------------------
                                              3.202375   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[5] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.076462    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.013993    4.663993 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.145378    0.496365    5.160358 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.145510    0.002726    5.163085 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.234758    0.358927    5.522011 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.237947    0.020859    5.542870 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.066250    0.050481    1.862773    7.405643 v SRAM_0/DO[5] (EF_SRAM_1024x32)
                                                         net79 (net)
                      0.060573    0.014712    7.420355 v output79/A (sky130_fd_sc_hd__buf_12)
     1    0.190597    0.175238    0.316379    7.736734 v output79/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[5] (net)
                      0.175830    0.007601    7.744335 v wbs_dat_o[5] (out)
                                              7.744335   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -7.744335   data arrival time
---------------------------------------------------------------------------------------------
                                              3.204335   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[24] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.076462    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.013993    4.663993 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.145378    0.496365    5.160358 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.145510    0.002726    5.163085 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.234758    0.358927    5.522011 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.237947    0.020859    5.542870 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.063696    0.047804    1.861807    7.404677 v SRAM_0/DO[24] (EF_SRAM_1024x32)
                                                         net68 (net)
                      0.059850    0.014835    7.419512 v output68/A (sky130_fd_sc_hd__buf_12)
     1    0.192384    0.177238    0.315694    7.735206 v output68/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[24] (net)
                      0.178125    0.009455    7.744660 v wbs_dat_o[24] (out)
                                              7.744660   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -7.744660   data arrival time
---------------------------------------------------------------------------------------------
                                              3.204660   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[4] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.076462    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.013993    4.663993 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.145378    0.496365    5.160358 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.145510    0.002726    5.163085 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.234758    0.358927    5.522011 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.237947    0.020859    5.542870 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.067504    0.052236    1.864179    7.407049 v SRAM_0/DO[4] (EF_SRAM_1024x32)
                                                         net78 (net)
                      0.059572    0.014450    7.421498 v output78/A (sky130_fd_sc_hd__buf_12)
     1    0.191218    0.175916    0.315862    7.737360 v output78/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[4] (net)
                      0.176594    0.008185    7.745545 v wbs_dat_o[4] (out)
                                              7.745545   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -7.745545   data arrival time
---------------------------------------------------------------------------------------------
                                              3.205545   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[0] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.076462    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.013993    4.663993 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.145378    0.496365    5.160358 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.145510    0.002726    5.163085 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.234758    0.358927    5.522011 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.237947    0.020859    5.542870 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.083802    0.057142    1.873217    7.416087 v SRAM_0/DO[0] (EF_SRAM_1024x32)
                                                         net52 (net)
                      0.057566    0.006795    7.422882 v output52/A (sky130_fd_sc_hd__buf_12)
     1    0.191457    0.176276    0.314737    7.737619 v output52/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[0] (net)
                      0.177035    0.008693    7.746312 v wbs_dat_o[0] (out)
                                              7.746312   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -7.746312   data arrival time
---------------------------------------------------------------------------------------------
                                              3.206312   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[1] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.076462    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.013993    4.663993 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.145378    0.496365    5.160358 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.145510    0.002726    5.163085 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.234758    0.358927    5.522011 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.237947    0.020859    5.542870 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.087788    0.059140    1.874457    7.417327 v SRAM_0/DO[1] (EF_SRAM_1024x32)
                                                         net63 (net)
                      0.059595    0.006524    7.423851 v output63/A (sky130_fd_sc_hd__buf_12)
     1    0.190509    0.175144    0.315967    7.739818 v output63/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[1] (net)
                      0.175723    0.007513    7.747331 v wbs_dat_o[1] (out)
                                              7.747331   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -7.747331   data arrival time
---------------------------------------------------------------------------------------------
                                              3.207331   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[7] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.076462    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.013993    4.663993 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.145378    0.496365    5.160358 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.145510    0.002726    5.163085 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.234758    0.358927    5.522011 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.237947    0.020859    5.542870 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.065802    0.047461    1.863583    7.406453 v SRAM_0/DO[7] (EF_SRAM_1024x32)
                                                         net81 (net)
                      0.058213    0.014248    7.420700 v output81/A (sky130_fd_sc_hd__buf_12)
     1    0.190581    0.178537    0.319187    7.739887 v output81/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[7] (net)
                      0.179120    0.007519    7.747406 v wbs_dat_o[7] (out)
                                              7.747406   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -7.747406   data arrival time
---------------------------------------------------------------------------------------------
                                              3.207407   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[16] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.076462    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.013993    4.663993 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.145378    0.496365    5.160358 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.145510    0.002726    5.163085 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.234758    0.358927    5.522011 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.237947    0.020859    5.542870 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.071602    0.055191    1.863931    7.406801 v SRAM_0/DO[16] (EF_SRAM_1024x32)
                                                         net59 (net)
                      0.064038    0.015172    7.421973 v output59/A (sky130_fd_sc_hd__buf_12)
     1    0.191115    0.175824    0.317757    7.739729 v output59/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[16] (net)
                      0.176502    0.008180    7.747909 v wbs_dat_o[16] (out)
                                              7.747909   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -7.747909   data arrival time
---------------------------------------------------------------------------------------------
                                              3.207909   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[18] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.076462    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.013993    4.663993 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.145378    0.496365    5.160358 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.145510    0.002726    5.163085 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.234758    0.358927    5.522011 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.237947    0.020859    5.542870 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.070439    0.054540    1.863116    7.405986 v SRAM_0/DO[18] (EF_SRAM_1024x32)
                                                         net61 (net)
                      0.064615    0.017620    7.423606 v output61/A (sky130_fd_sc_hd__buf_12)
     1    0.191066    0.175786    0.317981    7.741587 v output61/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[18] (net)
                      0.176463    0.008177    7.749764 v wbs_dat_o[18] (out)
                                              7.749764   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -7.749764   data arrival time
---------------------------------------------------------------------------------------------
                                              3.209764   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[19] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.076462    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.013993    4.663993 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.145378    0.496365    5.160358 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.145510    0.002726    5.163085 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.234758    0.358927    5.522011 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.237947    0.020859    5.542870 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.069411    0.049128    1.863024    7.405893 v SRAM_0/DO[19] (EF_SRAM_1024x32)
                                                         net62 (net)
                      0.063841    0.019079    7.424973 v output62/A (sky130_fd_sc_hd__buf_12)
     1    0.190881    0.175566    0.317709    7.742682 v output62/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[19] (net)
                      0.176209    0.007948    7.750630 v wbs_dat_o[19] (out)
                                              7.750630   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -7.750630   data arrival time
---------------------------------------------------------------------------------------------
                                              3.210630   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[3] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.076462    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.013993    4.663993 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.145378    0.496365    5.160358 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.145510    0.002726    5.163085 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.234758    0.358927    5.522011 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.237947    0.020859    5.542870 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.076158    0.057136    1.865357    7.408227 v SRAM_0/DO[3] (EF_SRAM_1024x32)
                                                         net77 (net)
                      0.067650    0.018498    7.426725 v output77/A (sky130_fd_sc_hd__buf_12)
     1    0.191202    0.175879    0.319389    7.746114 v output77/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[3] (net)
                      0.176557    0.008181    7.754295 v wbs_dat_o[3] (out)
                                              7.754295   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -7.754295   data arrival time
---------------------------------------------------------------------------------------------
                                              3.214295   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[22] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.076462    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.013993    4.663993 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.145378    0.496365    5.160358 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.145510    0.002726    5.163085 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.234758    0.358927    5.522011 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.237947    0.020859    5.542870 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.074597    0.053175    1.863272    7.406142 v SRAM_0/DO[22] (EF_SRAM_1024x32)
                                                         net66 (net)
                      0.068375    0.020564    7.426706 v output66/A (sky130_fd_sc_hd__buf_12)
     1    0.191084    0.175789    0.319635    7.746341 v output66/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[22] (net)
                      0.176467    0.008178    7.754519 v wbs_dat_o[22] (out)
                                              7.754519   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -7.754519   data arrival time
---------------------------------------------------------------------------------------------
                                              3.214519   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[28] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.076462    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.013993    4.663993 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.145378    0.496365    5.160358 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.145510    0.002726    5.163085 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.234758    0.358927    5.522011 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.237947    0.020859    5.542870 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.073274    0.049659    1.862802    7.405672 v SRAM_0/DO[28] (EF_SRAM_1024x32)
                                                         net72 (net)
                      0.068693    0.021374    7.427046 v output72/A (sky130_fd_sc_hd__buf_12)
     1    0.191310    0.176164    0.319456    7.746501 v output72/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[28] (net)
                      0.176935    0.008765    7.755267 v wbs_dat_o[28] (out)
                                              7.755267   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -7.755267   data arrival time
---------------------------------------------------------------------------------------------
                                              3.215267   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[2] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.076462    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.013993    4.663993 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.145378    0.496365    5.160358 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.145510    0.002726    5.163085 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.234758    0.358927    5.522011 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.237947    0.020859    5.542870 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.081171    0.058492    1.865045    7.407915 v SRAM_0/DO[2] (EF_SRAM_1024x32)
                                                         net74 (net)
                      0.075976    0.023917    7.431832 v output74/A (sky130_fd_sc_hd__buf_12)
     1    0.190901    0.175629    0.322853    7.754685 v output74/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[2] (net)
                      0.176306    0.008171    7.762856 v wbs_dat_o[2] (out)
                                              7.762856   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -7.762856   data arrival time
---------------------------------------------------------------------------------------------
                                              3.222856   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[31] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.076462    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.013993    4.663993 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.145378    0.496365    5.160358 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.145510    0.002726    5.163085 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.234758    0.358927    5.522011 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.237947    0.020859    5.542870 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.080181    0.050562    1.862892    7.405762 v SRAM_0/DO[31] (EF_SRAM_1024x32)
                                                         net76 (net)
                      0.077711    0.025995    7.431756 v output76/A (sky130_fd_sc_hd__buf_12)
     1    0.191054    0.175829    0.323505    7.755261 v output76/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[31] (net)
                      0.176546    0.008429    7.763690 v wbs_dat_o[31] (out)
                                              7.763690   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -7.763690   data arrival time
---------------------------------------------------------------------------------------------
                                              3.223690   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[30] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.076462    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.013993    4.663993 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.145378    0.496365    5.160358 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.145510    0.002726    5.163085 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.234758    0.358927    5.522011 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.237947    0.020859    5.542870 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.083444    0.051030    1.863070    7.405940 v SRAM_0/DO[30] (EF_SRAM_1024x32)
                                                         net75 (net)
                      0.081221    0.027284    7.433225 v output75/A (sky130_fd_sc_hd__buf_12)
     1    0.191248    0.176035    0.325074    7.758298 v output75/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[30] (net)
                      0.176779    0.008595    7.766893 v wbs_dat_o[30] (out)
                                              7.766893   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -7.766893   data arrival time
---------------------------------------------------------------------------------------------
                                              3.226893   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: _6_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                 12.500000   17.150000 v input external delay
     1    0.002651    0.000000    0.000000   17.150000 v wb_rst_i (in)
                                                         wb_rst_i (net)
                      0.000143    0.000068   17.150066 v input1/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.008694    0.111375    0.170299   17.320366 v input1/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net1 (net)
                      0.111381    0.000913   17.321280 v _3_/A (sky130_fd_sc_hd__inv_2)
     1    0.004433    0.051961    0.087077   17.408356 ^ _3_/Y (sky130_fd_sc_hd__inv_2)
                                                         _1_ (net)
                      0.051961    0.000115   17.408472 ^ _6_/RESET_B (sky130_fd_sc_hd__dfrtp_1)
                                             17.408472   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.076462    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.015466    5.585466 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.145378    0.548614    6.134080 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.147474    0.014167    6.148247 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.055044    0.114047    0.316319    6.464566 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.114156    0.003204    6.467770 ^ _6_/CLK (sky130_fd_sc_hd__dfrtp_1)
                                  0.100000    6.567770   clock uncertainty
                                  0.000000    6.567770   clock reconvergence pessimism
                                  0.665242    7.233011   library removal time
                                              7.233011   data required time
---------------------------------------------------------------------------------------------
                                              7.233011   data required time
                                            -17.408472   data arrival time
---------------------------------------------------------------------------------------------
                                             10.175461   slack (MET)



