ISim log file
Running: D:\VLSI\Assignment4\test_stein_gcd_isim_par.exe -intstyle ise -gui -tclbatch isim.cmd -wdb D:/VLSI/Assignment4/test_stein_gcd_isim_par.wdb 
ISim P.20131013 (signature 0x7708f090)
WARNING: A WEBPACK license was found.
WARNING: Please use Xilinx License Configuration Manager to check out a full ISim license.
WARNING: ISim will run in Lite mode. Please refer to the ISim documentation for more information on the differences between the Lite and the Full version.
This is a Lite version of ISim.
Time resolution is 1 ps
# onerror resume
# wave add /
# run 1000 ns
Simulator is doing circuit initialization process.
INFO: SDF backannotation was successful with SDF file netgen/par/stein_gcd_timesim.sdf, for root module /test_stein_gcd/uut/.
Finished circuit initialization process.
a =   0 b =   4 gcd =   0

WARNING: at 162152 ps: Timing violation in /test_stein_gcd/uut/res_2/  $width( CLK:161948 ps, :162152 ps, 632 ps)


WARNING: at 162495 ps: Timing violation in /test_stein_gcd/uut/res_0/  $width( CLK:162291 ps, :162495 ps, 632 ps)


WARNING: at 162510 ps: Timing violation in /test_stein_gcd/uut/res_1/  $width( CLK:162306 ps, :162510 ps, 632 ps)


WARNING: at 162618 ps: Timing violation in /test_stein_gcd/uut/res_6/  $width( CLK:162414 ps, :162618 ps, 632 ps)


WARNING: at 162633 ps: Timing violation in /test_stein_gcd/uut/res_3/  $width( CLK:162429 ps, :162633 ps, 632 ps)


WARNING: at 162651 ps: Timing violation in /test_stein_gcd/uut/res_7/  $width( CLK:162447 ps, :162651 ps, 632 ps)


WARNING: at 162738 ps: Timing violation in /test_stein_gcd/uut/res_5/  $width( CLK:162534 ps, :162738 ps, 632 ps)


WARNING: at 162740 ps: Timing violation in /test_stein_gcd/uut/res_4/  $width( CLK:162536 ps, :162740 ps, 632 ps)


a =  10 b =   4 gcd =   2

a =   0 b =   2 gcd =   2

a = - 54 b =  45 gcd =   9

a =  63 b = - 28 gcd =   7

a =   4 b =   9 gcd =   1

a =   0 b =   0 gcd =   0

