0.6
2019.2
Nov  6 2019
21:57:16
D:/VLSI_ARCHITECTURE/fa/fa.sim/sim_1/behav/xsim/glbl.v,1573089660,verilog,,,,glbl,,,,,,,,
D:/VLSI_ARCHITECTURE/fa/fa.srcs/sim_1/new/TB.v,1715324664,verilog,,D:/VLSI_ARCHITECTURE/fa/fa.srcs/sources_1/new/fa.v,,TB,,,,,,,,
D:/VLSI_ARCHITECTURE/fa/fa.srcs/sources_1/new/fa.v,1715324387,verilog,,D:/VLSI_ARCHITECTURE/fa/fa.srcs/sim_1/new/TB.v,,fa,,,,,,,,
