
autoidx 8

attribute \top 1
attribute \src "rs232demo.v:7.1-65.10"
module \top

  wire $auto$jsonparse.cc:510:json_import$7

  wire $auto$jsonparse.cc:510:json_import$6

  wire $auto$jsonparse.cc:510:json_import$5

  wire $auto$jsonparse.cc:510:json_import$4

  wire $auto$jsonparse.cc:510:json_import$3

  wire $auto$jsonparse.cc:510:json_import$2

  wire $auto$jsonparse.cc:510:json_import$1

  attribute \ROUTING "LogicTILE(01,06):ClkMUX11;LogicTILE(01,06):ClkMUX11:I1 <= LogicTILE(01,06):alta_clkenctrl01:ClkOut;1;LogicTILE(01,05):ClkMUX05;LogicTILE(01,05):ClkMUX05:I1 <= LogicTILE(01,05):alta_clkenctrl01:ClkOut;1;LogicTILE(01,06):ClkMUX14;LogicTILE(01,06):ClkMUX14:I1 <= LogicTILE(01,06):alta_clkenctrl01:ClkOut;1;LogicTILE(02,05):ClkMUX13;LogicTILE(02,05):ClkMUX13:I0 <= LogicTILE(02,05):alta_clkenctrl00:ClkOut;1;LogicTILE(00,06):ClkMUX13;LogicTILE(00,06):ClkMUX13:I1 <= LogicTILE(00,06):alta_clkenctrl01:ClkOut;1;LogicTILE(00,07):ClkMUX08;LogicTILE(00,07):ClkMUX08:I0 <= LogicTILE(00,07):alta_clkenctrl00:ClkOut;1;LogicTILE(00,04):RMUX76;LogicTILE(00,04):RMUX76:I20 <= LogicTILE(00,08):RMUX21:O0;1;LogicTILE(00,04):CtrlMUX00;LogicTILE(00,04):CtrlMUX00:I28 <= LogicTILE(00,04):RMUX76:O0;1;LogicTILE(00,04):TileClkMUX00;LogicTILE(00,04):TileClkMUX00:I1 <= LogicTILE(00,04):CtrlMUX00:O0;1;LogicTILE(00,04):alta_clkenctrl00:ClkOut;LogicTILE(00,04):alta_clkenctrl00:ClkIn <= LogicTILE(00,04):alta_clkenctrl00:ClkOut;1;LogicTILE(00,04):ClkMUX09;LogicTILE(00,04):ClkMUX09:I0 <= LogicTILE(00,04):alta_clkenctrl00:ClkOut;1;LogicTILE(01,05):ClkMUX01;LogicTILE(01,05):ClkMUX01:I1 <= LogicTILE(01,05):alta_clkenctrl01:ClkOut;1;LogicTILE(02,05):ClkMUX05;LogicTILE(02,05):ClkMUX05:I0 <= LogicTILE(02,05):alta_clkenctrl00:ClkOut;1;LogicTILE(01,04):alta_clkenctrl01:ClkOut;LogicTILE(01,04):alta_clkenctrl01:ClkIn <= LogicTILE(01,04):alta_clkenctrl01:ClkOut;1;LogicTILE(01,05):ClkMUX12;LogicTILE(01,05):ClkMUX12:I1 <= LogicTILE(01,05):alta_clkenctrl01:ClkOut;1;LogicTILE(01,05):ClkMUX10;LogicTILE(01,05):ClkMUX10:I1 <= LogicTILE(01,05):alta_clkenctrl01:ClkOut;1;LogicTILE(00,07):ClkMUX01;LogicTILE(00,07):ClkMUX01:I0 <= LogicTILE(00,07):alta_clkenctrl00:ClkOut;1;BramTILE(03,08):RMUX14;BramTILE(03,08):RMUX14:I5 <= LogicTILE(04,08):RMUX03:O0;1;LogicTILE(02,04):CtrlMUX02;LogicTILE(02,04):CtrlMUX02:I13 <= BramTILE(03,04):RMUX60:O0;1;LogicTILE(02,06):alta_clkenctrl01:ClkOut;LogicTILE(02,06):alta_clkenctrl01:ClkIn <= LogicTILE(02,06):alta_clkenctrl01:ClkOut;1;LogicTILE(01,05):ClkMUX04;LogicTILE(01,05):ClkMUX04:I1 <= LogicTILE(01,05):alta_clkenctrl01:ClkOut;1;LogicTILE(02,05):CtrlMUX00;LogicTILE(02,05):CtrlMUX00:I12 <= BramTILE(03,05):RMUX48:O0;1;LogicTILE(01,05):RMUX70;LogicTILE(01,05):RMUX70:I7 <= LogicTILE(04,05):RMUX13:O0;1;LogicTILE(02,04):alta_clkenctrl01:ClkIn;LogicTILE(02,04):alta_clkenctrl01:ClkIn <= LogicTILE(02,04):TileClkMUX01:O0;1;LogicTILE(00,06):ClkMUX06;LogicTILE(00,06):ClkMUX06:I1 <= LogicTILE(00,06):alta_clkenctrl01:ClkOut;1;LogicTILE(02,05):ClkMUX10;LogicTILE(02,05):ClkMUX10:I0 <= LogicTILE(02,05):alta_clkenctrl00:ClkOut;1;LogicTILE(01,04):ClkMUX12;LogicTILE(01,04):ClkMUX12:I1 <= LogicTILE(01,04):alta_clkenctrl01:ClkOut;1;LogicTILE(02,06):ClkMUX14;LogicTILE(02,06):ClkMUX14:I1 <= LogicTILE(02,06):alta_clkenctrl01:ClkOut;1;LogicTILE(02,04):alta_clkenctrl01:ClkOut;LogicTILE(02,04):alta_clkenctrl01:ClkIn <= LogicTILE(02,04):alta_clkenctrl01:ClkOut;1;LogicTILE(02,05):ClkMUX09;LogicTILE(02,05):ClkMUX09:I0 <= LogicTILE(02,05):alta_clkenctrl00:ClkOut;1;LogicTILE(01,05):CtrlMUX02;LogicTILE(01,05):CtrlMUX02:I27 <= LogicTILE(01,05):RMUX70:O0;1;LogicTILE(01,05):ClkMUX15;LogicTILE(01,05):ClkMUX15:I1 <= LogicTILE(01,05):alta_clkenctrl01:ClkOut;1;BramTILE(03,04):RMUX60;BramTILE(03,04):RMUX60:I20 <= BramTILE(03,08):RMUX14:O0;1;LogicTILE(00,07):ClkMUX15;LogicTILE(00,07):ClkMUX15:I0 <= LogicTILE(00,07):alta_clkenctrl00:ClkOut;1;LogicTILE(02,05):ClkMUX06;LogicTILE(02,05):ClkMUX06:I0 <= LogicTILE(02,05):alta_clkenctrl00:ClkOut;1;LogicTILE(02,06):ClkMUX10;LogicTILE(02,06):ClkMUX10:I1 <= LogicTILE(02,06):alta_clkenctrl01:ClkOut;1;LogicTILE(01,06):TileClkMUX01;LogicTILE(01,06):TileClkMUX01:I1 <= LogicTILE(01,06):CtrlMUX02:O0;1;LogicTILE(02,06):ClkMUX13;LogicTILE(02,06):ClkMUX13:I1 <= LogicTILE(02,06):alta_clkenctrl01:ClkOut;1;LogicTILE(01,04):ClkMUX05;LogicTILE(01,04):ClkMUX05:I1 <= LogicTILE(01,04):alta_clkenctrl01:ClkOut;1;LogicTILE(01,06):alta_clkenctrl01:ClkIn;LogicTILE(01,06):alta_clkenctrl01:ClkIn <= LogicTILE(01,06):TileClkMUX01:O0;1;LogicTILE(01,04):alta_clkenctrl01:ClkIn;LogicTILE(01,04):alta_clkenctrl01:ClkIn <= LogicTILE(01,04):TileClkMUX01:O0;1;LogicTILE(01,06):alta_clkenctrl01:ClkOut;LogicTILE(01,06):alta_clkenctrl01:ClkIn <= LogicTILE(01,06):alta_clkenctrl01:ClkOut;1;LogicTILE(01,06):ClkMUX05;LogicTILE(01,06):ClkMUX05:I1 <= LogicTILE(01,06):alta_clkenctrl01:ClkOut;1;LogicTILE(02,06):ClkMUX05;LogicTILE(02,06):ClkMUX05:I1 <= LogicTILE(02,06):alta_clkenctrl01:ClkOut;1;LogicTILE(04,08):RMUX03;LogicTILE(04,08):RMUX03:I17 <= IOTILE(04,09):InputMUX01:O0;1;LogicTILE(00,06):RMUX64;LogicTILE(00,06):RMUX64:I8 <= LogicTILE(04,06):RMUX13:O0;1;LogicTILE(01,06):ClkMUX07;LogicTILE(01,06):ClkMUX07:I1 <= LogicTILE(01,06):alta_clkenctrl01:ClkOut;1;LogicTILE(00,06):alta_clkenctrl01:ClkIn;LogicTILE(00,06):alta_clkenctrl01:ClkIn <= LogicTILE(00,06):TileClkMUX01:O0;1;LogicTILE(00,06):alta_clkenctrl01:ClkOut;LogicTILE(00,06):alta_clkenctrl01:ClkIn <= LogicTILE(00,06):alta_clkenctrl01:ClkOut;1;LogicTILE(02,04):ClkMUX13;LogicTILE(02,04):ClkMUX13:I1 <= LogicTILE(02,04):alta_clkenctrl01:ClkOut;1;LogicTILE(00,06):CtrlMUX02;LogicTILE(00,06):CtrlMUX02:I26 <= LogicTILE(00,06):RMUX64:O0;1;LogicTILE(01,05):ClkMUX08;LogicTILE(01,05):ClkMUX08:I1 <= LogicTILE(01,05):alta_clkenctrl01:ClkOut;1;LogicTILE(00,04):ClkMUX01;LogicTILE(00,04):ClkMUX01:I0 <= LogicTILE(00,04):alta_clkenctrl00:ClkOut;1;LogicTILE(01,04):RMUX76;LogicTILE(01,04):RMUX76:I20 <= LogicTILE(01,08):RMUX21:O0;1;LogicTILE(01,04):ClkMUX13;LogicTILE(01,04):ClkMUX13:I1 <= LogicTILE(01,04):alta_clkenctrl01:ClkOut;1;LogicTILE(01,08):RMUX21;LogicTILE(01,08):RMUX21:I7 <= LogicTILE(04,08):RMUX03:O0;1;LogicTILE(01,04):CtrlMUX02;LogicTILE(01,04):CtrlMUX02:I28 <= LogicTILE(01,04):RMUX76:O0;1;LogicTILE(02,06):ClkMUX02;LogicTILE(02,06):ClkMUX02:I1 <= LogicTILE(02,06):alta_clkenctrl01:ClkOut;1;LogicTILE(02,06):ClkMUX08;LogicTILE(02,06):ClkMUX08:I1 <= LogicTILE(02,06):alta_clkenctrl01:ClkOut;1;LogicTILE(01,04):ClkMUX00;LogicTILE(01,04):ClkMUX00:I1 <= LogicTILE(01,04):alta_clkenctrl01:ClkOut;1;LogicTILE(01,06):CtrlMUX02;LogicTILE(01,06):CtrlMUX02:I26 <= LogicTILE(01,06):RMUX64:O0;1;LogicTILE(02,05):ClkMUX01;LogicTILE(02,05):ClkMUX01:I0 <= LogicTILE(02,05):alta_clkenctrl00:ClkOut;1;LogicTILE(00,06):TileClkMUX01;LogicTILE(00,06):TileClkMUX01:I1 <= LogicTILE(00,06):CtrlMUX02:O0;1;LogicTILE(00,05):RMUX71;LogicTILE(00,05):RMUX71:I8 <= LogicTILE(04,05):RMUX13:O0;1;LogicTILE(01,05):alta_clkenctrl01:ClkIn;LogicTILE(01,05):alta_clkenctrl01:ClkIn <= LogicTILE(01,05):TileClkMUX01:O0;1;LogicTILE(00,04):ClkMUX04;LogicTILE(00,04):ClkMUX04:I0 <= LogicTILE(00,04):alta_clkenctrl00:ClkOut;1;LogicTILE(01,05):alta_clkenctrl01:ClkOut;LogicTILE(01,05):alta_clkenctrl01:ClkIn <= LogicTILE(01,05):alta_clkenctrl01:ClkOut;1;LogicTILE(00,05):ClkMUX09;LogicTILE(00,05):ClkMUX09:I0 <= LogicTILE(00,05):alta_clkenctrl00:ClkOut;1;LogicTILE(00,05):ClkMUX12;LogicTILE(00,05):ClkMUX12:I0 <= LogicTILE(00,05):alta_clkenctrl00:ClkOut;1;LogicTILE(00,04):alta_clkenctrl00:ClkIn;LogicTILE(00,04):alta_clkenctrl00:ClkIn <= LogicTILE(00,04):TileClkMUX00:O0;1;BramTILE(03,05):RMUX48;BramTILE(03,05):RMUX48:I5 <= LogicTILE(04,05):RMUX13:O0;1;LogicTILE(00,05):CtrlMUX01;LogicTILE(00,05):CtrlMUX01:I27 <= LogicTILE(00,05):RMUX71:O0;1;LogicTILE(00,04):ClkMUX02;LogicTILE(00,04):ClkMUX02:I0 <= LogicTILE(00,04):alta_clkenctrl00:ClkOut;1;IOTILE(04,09):InputMUX01;IOTILE(04,09):InputMUX01:I0 <= IOTILE(04,09):alta_ioreg00:combout;1;LogicTILE(00,05):alta_clkenctrl00:ClkOut;LogicTILE(00,05):alta_clkenctrl00:ClkIn <= LogicTILE(00,05):alta_clkenctrl00:ClkOut;1;LogicTILE(02,04):TileClkMUX01;LogicTILE(02,04):TileClkMUX01:I1 <= LogicTILE(02,04):CtrlMUX02:O0;1;LogicTILE(00,07):TileClkMUX00;LogicTILE(00,07):TileClkMUX00:I2 <= LogicTILE(00,07):CtrlMUX01:O0;1;LogicTILE(04,05):RMUX13;LogicTILE(04,05):RMUX13:I20 <= IOTILE(04,09):InputMUX01:O0;1;LogicTILE(02,06):TileClkMUX01;LogicTILE(02,06):TileClkMUX01:I2 <= LogicTILE(02,06):CtrlMUX03:O0;1;LogicTILE(02,05):alta_clkenctrl00:ClkIn;LogicTILE(02,05):alta_clkenctrl00:ClkIn <= LogicTILE(02,05):TileClkMUX00:O0;1;LogicTILE(00,07):ClkMUX03;LogicTILE(00,07):ClkMUX03:I0 <= LogicTILE(00,07):alta_clkenctrl00:ClkOut;1;LogicTILE(02,05):alta_clkenctrl00:ClkOut;LogicTILE(02,05):alta_clkenctrl00:ClkIn <= LogicTILE(02,05):alta_clkenctrl00:ClkOut;1;LogicTILE(02,05):ClkMUX11;LogicTILE(02,05):ClkMUX11:I0 <= LogicTILE(02,05):alta_clkenctrl00:ClkOut;1;LogicTILE(00,05):TileClkMUX00;LogicTILE(00,05):TileClkMUX00:I2 <= LogicTILE(00,05):CtrlMUX01:O0;1;LogicTILE(02,06):CtrlMUX03;LogicTILE(02,06):CtrlMUX03:I12 <= BramTILE(03,06):RMUX54:O0;1;LogicTILE(04,06):RMUX13;LogicTILE(04,06):RMUX13:I19 <= IOTILE(04,09):InputMUX01:O0;1;LogicTILE(00,07):alta_clkenctrl00:ClkOut;LogicTILE(00,07):alta_clkenctrl00:ClkIn <= LogicTILE(00,07):alta_clkenctrl00:ClkOut;1;LogicTILE(00,05):alta_clkenctrl00:ClkIn;LogicTILE(00,05):alta_clkenctrl00:ClkIn <= LogicTILE(00,05):TileClkMUX00:O0;1;LogicTILE(00,05):ClkMUX02;LogicTILE(00,05):ClkMUX02:I0 <= LogicTILE(00,05):alta_clkenctrl00:ClkOut;1;BramTILE(03,06):RMUX54;BramTILE(03,06):RMUX54:I5 <= LogicTILE(04,06):RMUX13:O0;1;LogicTILE(01,04):TileClkMUX01;LogicTILE(01,04):TileClkMUX01:I1 <= LogicTILE(01,04):CtrlMUX02:O0;1;IOTILE(04,09):alta_ioreg00;;1;LogicTILE(01,04):ClkMUX11;LogicTILE(01,04):ClkMUX11:I1 <= LogicTILE(01,04):alta_clkenctrl01:ClkOut;1;LogicTILE(01,05):ClkMUX09;LogicTILE(01,05):ClkMUX09:I1 <= LogicTILE(01,05):alta_clkenctrl01:ClkOut;1;LogicTILE(00,07):ClkMUX11;LogicTILE(00,07):ClkMUX11:I0 <= LogicTILE(00,07):alta_clkenctrl00:ClkOut;1;LogicTILE(02,05):TileClkMUX00;LogicTILE(02,05):TileClkMUX00:I1 <= LogicTILE(02,05):CtrlMUX00:O0;1;LogicTILE(04,07):RMUX13;LogicTILE(04,07):RMUX13:I18 <= IOTILE(04,09):InputMUX01:O0;1;LogicTILE(00,07):RMUX65;LogicTILE(00,07):RMUX65:I8 <= LogicTILE(04,07):RMUX13:O0;1;LogicTILE(01,06):RMUX64;LogicTILE(01,06):RMUX64:I7 <= LogicTILE(04,06):RMUX13:O0;1;LogicTILE(00,07):CtrlMUX01;LogicTILE(00,07):CtrlMUX01:I26 <= LogicTILE(00,07):RMUX65:O0;1;LogicTILE(00,06):ClkMUX07;LogicTILE(00,06):ClkMUX07:I1 <= LogicTILE(00,06):alta_clkenctrl01:ClkOut;1;LogicTILE(00,07):alta_clkenctrl00:ClkIn;LogicTILE(00,07):alta_clkenctrl00:ClkIn <= LogicTILE(00,07):TileClkMUX00:O0;1;LogicTILE(00,06):ClkMUX05;LogicTILE(00,06):ClkMUX05:I1 <= LogicTILE(00,06):alta_clkenctrl01:ClkOut;1;LogicTILE(01,05):TileClkMUX01;LogicTILE(01,05):TileClkMUX01:I1 <= LogicTILE(01,05):CtrlMUX02:O0;1;LogicTILE(00,08):RMUX21;LogicTILE(00,08):RMUX21:I8 <= LogicTILE(04,08):RMUX03:O0;1;LogicTILE(02,06):alta_clkenctrl01:ClkIn;LogicTILE(02,06):alta_clkenctrl01:ClkIn <= LogicTILE(02,06):TileClkMUX01:O0;1"
  attribute \src "rs232demo.v:56.4-64.3|rs232demo.v:131.9-131.12"
  wire \clk

  attribute \ROUTING "LogicTILE(00,05):alta_slice04:LutOut;;1;LogicTILE(00,05):OMUX14;LogicTILE(00,05):OMUX14:I0 <= LogicTILE(00,05):alta_slice04:LutOut;1;LogicTILE(00,05):RMUX41;LogicTILE(00,05):RMUX41:I0 <= LogicTILE(00,05):OMUX14:O0;1;LogicTILE(00,05):IMUX45;LogicTILE(00,05):IMUX45:I17 <= LogicTILE(00,05):RMUX41:O0;1;LogicTILE(00,05):alta_slice11:B;LogicTILE(00,05):alta_slice11:B <= LogicTILE(00,05):IMUX45:O0;1"
  wire $abc$1483$new_n215_

  attribute \ROUTING "LogicTILE(01,04):OMUX19;LogicTILE(01,04):OMUX19:I0 <= LogicTILE(01,04):alta_slice06:LutOut;1;LogicTILE(01,04):IMUX04;LogicTILE(01,04):IMUX04:I4 <= LogicTILE(01,04):OMUX19:O0;1;LogicTILE(01,04):alta_slice06:LutOut;;1;LogicTILE(01,04):alta_slice01:A;LogicTILE(01,04):alta_slice01:A <= LogicTILE(01,04):IMUX04:O0;1"
  wire $abc$1483$new_n212_

  attribute \ROUTING "LogicTILE(01,06):IMUX59;LogicTILE(01,06):IMUX59:I18 <= LogicTILE(01,06):RMUX47:O0;1;LogicTILE(00,05):alta_slice15:D;LogicTILE(00,05):alta_slice15:D <= LogicTILE(00,05):IMUX63:O0;1;LogicTILE(00,06):IMUX15;LogicTILE(00,06):IMUX15:I23 <= LogicTILE(00,06):RMUX77:O0;1;LogicTILE(01,05):alta_slice12:D;LogicTILE(01,05):alta_slice12:D <= LogicTILE(01,05):IMUX51:O0;1;LogicTILE(00,04):IMUX19;LogicTILE(00,04):IMUX19:I10 <= LogicTILE(01,04):RMUX66:O0;1;LogicTILE(00,04):alta_slice04:D;LogicTILE(00,04):alta_slice04:D <= LogicTILE(00,04):IMUX19:O0;1;LogicTILE(02,06):IMUX18;LogicTILE(02,06):IMUX18:I24 <= LogicTILE(02,06):RMUX82:O0;1;LogicTILE(02,06):alta_slice04:C;LogicTILE(02,06):alta_slice04:C <= LogicTILE(02,06):IMUX18:O0;1;LogicTILE(00,04):IMUX07;LogicTILE(00,04):IMUX07:I9 <= LogicTILE(01,04):RMUX42:O0;1;LogicTILE(00,06):IMUX55;LogicTILE(00,06):IMUX55:I23 <= LogicTILE(00,06):RMUX77:O0;1;LogicTILE(00,06):alta_slice07:D;LogicTILE(00,06):alta_slice07:D <= LogicTILE(00,06):IMUX31:O0;1;LogicTILE(00,05):IMUX15;LogicTILE(00,05):IMUX15:I9 <= LogicTILE(01,05):RMUX42:O0;1;LogicTILE(00,05):alta_slice03:D;LogicTILE(00,05):alta_slice03:D <= LogicTILE(00,05):IMUX15:O0;1;LogicTILE(00,04):IMUX39;LogicTILE(00,04):IMUX39:I9 <= LogicTILE(01,04):RMUX42:O0;1;LogicTILE(02,05):RMUX93;LogicTILE(02,05):RMUX93:I18 <= LogicTILE(02,07):RMUX21:O0;1;LogicTILE(00,05):RMUX82;LogicTILE(00,05):RMUX82:I6 <= LogicTILE(02,05):RMUX93:O0;1;LogicTILE(00,05):IMUX62;LogicTILE(00,05):IMUX62:I24 <= LogicTILE(00,05):RMUX82:O0;1;LogicTILE(00,06):alta_slice13:D;LogicTILE(00,06):alta_slice13:D <= LogicTILE(00,06):IMUX55:O0;1;LogicTILE(00,05):IMUX39;LogicTILE(00,05):IMUX39:I9 <= LogicTILE(01,05):RMUX42:O0;1;LogicTILE(00,06):IMUX14;LogicTILE(00,06):IMUX14:I23 <= LogicTILE(00,06):RMUX76:O0;1;LogicTILE(01,05):RMUX56;LogicTILE(01,05):RMUX56:I18 <= LogicTILE(01,07):RMUX14:O0;1;LogicTILE(01,05):RMUX42;LogicTILE(01,05):RMUX42:I11 <= LogicTILE(01,05):RMUX56:O0;1;LogicTILE(00,05):IMUX31;LogicTILE(00,05):IMUX31:I9 <= LogicTILE(01,05):RMUX42:O0;1;LogicTILE(01,04):RMUX56;LogicTILE(01,04):RMUX56:I19 <= LogicTILE(01,07):RMUX14:O0;1;LogicTILE(00,04):IMUX63;LogicTILE(00,04):IMUX63:I9 <= LogicTILE(01,04):RMUX42:O0;1;LogicTILE(00,04):alta_slice15:D;LogicTILE(00,04):alta_slice15:D <= LogicTILE(00,04):IMUX63:O0;1;LogicTILE(01,05):RMUX60;LogicTILE(01,05):RMUX60:I18 <= LogicTILE(01,07):RMUX14:O0;1;LogicTILE(00,05):IMUX26;LogicTILE(00,05):IMUX26:I10 <= LogicTILE(01,05):RMUX60:O0;1;LogicTILE(00,05):alta_slice06:C;LogicTILE(00,05):alta_slice06:C <= LogicTILE(00,05):IMUX26:O0;1;LogicTILE(02,06):IMUX38;LogicTILE(02,06):IMUX38:I24 <= LogicTILE(02,06):RMUX82:O0;1;LogicTILE(02,06):alta_slice09:C;LogicTILE(02,06):alta_slice09:C <= LogicTILE(02,06):IMUX38:O0;1;LogicTILE(00,06):alta_slice06:D;LogicTILE(00,06):alta_slice06:D <= LogicTILE(00,06):IMUX27:O0;1;LogicTILE(02,05):alta_slice08:C;LogicTILE(02,05):alta_slice08:C <= LogicTILE(02,05):IMUX34:O0;1;LogicTILE(00,04):IMUX11;LogicTILE(00,04):IMUX11:I10 <= LogicTILE(01,04):RMUX66:O0;1;LogicTILE(00,04):alta_slice02:D;LogicTILE(00,04):alta_slice02:D <= LogicTILE(00,04):IMUX11:O0;1;LogicTILE(01,04):IMUX63;LogicTILE(01,04):IMUX63:I17 <= LogicTILE(01,04):RMUX41:O0;1;LogicTILE(01,04):alta_slice15:D;LogicTILE(01,04):alta_slice15:D <= LogicTILE(01,04):IMUX63:O0;1;LogicTILE(00,06):IMUX31;LogicTILE(00,06):IMUX31:I23 <= LogicTILE(00,06):RMUX77:O0;1;LogicTILE(01,04):alta_slice14:D;LogicTILE(01,04):alta_slice14:D <= LogicTILE(01,04):IMUX59:O0;1;LogicTILE(00,04):alta_slice10:D;LogicTILE(00,04):alta_slice10:D <= LogicTILE(00,04):IMUX43:O0;1;LogicTILE(00,05):alta_slice09:D;LogicTILE(00,05):alta_slice09:D <= LogicTILE(00,05):IMUX39:O0;1;LogicTILE(01,06):IMUX47;LogicTILE(01,06):IMUX47:I18 <= LogicTILE(01,06):RMUX47:O0;1;LogicTILE(00,04):alta_slice09:D;LogicTILE(00,04):alta_slice09:D <= LogicTILE(00,04):IMUX39:O0;1;LogicTILE(00,07):alta_slice01:D;LogicTILE(00,07):alta_slice01:D <= LogicTILE(00,07):IMUX07:O0;1;LogicTILE(02,06):RMUX93;LogicTILE(02,06):RMUX93:I17 <= LogicTILE(02,07):RMUX21:O0;1;LogicTILE(00,04):IMUX27;LogicTILE(00,04):IMUX27:I10 <= LogicTILE(01,04):RMUX66:O0;1;LogicTILE(02,06):IMUX23;LogicTILE(02,06):IMUX23:I23 <= LogicTILE(02,06):RMUX77:O0;1;LogicTILE(00,04):IMUX43;LogicTILE(00,04):IMUX43:I10 <= LogicTILE(01,04):RMUX66:O0;1;LogicTILE(01,05):alta_slice08:C;LogicTILE(01,05):alta_slice08:C <= LogicTILE(01,05):IMUX34:O0;1;LogicTILE(02,06):alta_slice05:D;LogicTILE(02,06):alta_slice05:D <= LogicTILE(02,06):IMUX23:O0;1;LogicTILE(01,05):IMUX50;LogicTILE(01,05):IMUX50:I17 <= LogicTILE(01,05):RMUX40:O0;1;LogicTILE(00,06):IMUX11;LogicTILE(00,06):IMUX11:I10 <= LogicTILE(01,06):RMUX66:O0;1;LogicTILE(00,06):alta_slice03:C;LogicTILE(00,06):alta_slice03:C <= LogicTILE(00,06):IMUX14:O0;1;LogicTILE(01,04):IMUX59;LogicTILE(01,04):IMUX59:I17 <= LogicTILE(01,04):RMUX41:O0;1;LogicTILE(01,04):alta_slice08:D;LogicTILE(01,04):alta_slice08:D <= LogicTILE(01,04):IMUX35:O0;1;LogicTILE(02,06):alta_slice06:D;LogicTILE(02,06):alta_slice06:D <= LogicTILE(02,06):IMUX27:O0;1;LogicTILE(01,04):IMUX15;LogicTILE(01,04):IMUX15:I17 <= LogicTILE(01,04):RMUX41:O0;1;LogicTILE(01,05):alta_slice01:D;LogicTILE(01,05):alta_slice01:D <= LogicTILE(01,05):IMUX07:O0;1;LogicTILE(00,04):alta_slice04:C;LogicTILE(00,04):alta_slice04:C <= LogicTILE(00,04):IMUX18:O0;1;LogicTILE(00,07):IMUX46;LogicTILE(00,07):IMUX46:I12 <= LogicTILE(00,07):RMUX10:O0;1;LogicTILE(02,06):IMUX11;LogicTILE(02,06):IMUX11:I23 <= LogicTILE(02,06):RMUX77:O0;1;LogicTILE(02,06):alta_slice02:D;LogicTILE(02,06):alta_slice02:D <= LogicTILE(02,06):IMUX11:O0;1;LogicTILE(00,04):alta_slice01:D;LogicTILE(00,04):alta_slice01:D <= LogicTILE(00,04):IMUX07:O0;1;LogicTILE(00,05):alta_slice15:C;LogicTILE(00,05):alta_slice15:C <= LogicTILE(00,05):IMUX62:O0;1;LogicTILE(01,06):alta_slice12:D;LogicTILE(01,06):alta_slice12:D <= LogicTILE(01,06):IMUX51:O0;1;LogicTILE(00,04):IMUX10;LogicTILE(00,04):IMUX10:I10 <= LogicTILE(01,04):RMUX60:O0;1;LogicTILE(00,06):IMUX23;LogicTILE(00,06):IMUX23:I23 <= LogicTILE(00,06):RMUX77:O0;1;LogicTILE(00,06):alta_slice02:D;LogicTILE(00,06):alta_slice02:D <= LogicTILE(00,06):IMUX11:O0;1;LogicTILE(00,06):RMUX77;LogicTILE(00,06):RMUX77:I6 <= LogicTILE(02,06):RMUX93:O0;1;LogicTILE(00,04):alta_slice02:C;LogicTILE(00,04):alta_slice02:C <= LogicTILE(00,04):IMUX10:O0;1;LogicTILE(01,04):IMUX35;LogicTILE(01,04):IMUX35:I17 <= LogicTILE(01,04):RMUX41:O0;1;LogicTILE(02,05):IMUX27;LogicTILE(02,05):IMUX27:I23 <= LogicTILE(02,05):RMUX77:O0;1;LogicTILE(01,05):alta_slice00:D;LogicTILE(01,05):alta_slice00:D <= LogicTILE(01,05):IMUX03:O0;1;LogicTILE(00,06):alta_slice05:D;LogicTILE(00,06):alta_slice05:D <= LogicTILE(00,06):IMUX23:O0;1;LogicTILE(02,06):IMUX62;LogicTILE(02,06):IMUX62:I24 <= LogicTILE(02,06):RMUX82:O0;1;LogicTILE(01,06):alta_slice11:D;LogicTILE(01,06):alta_slice11:D <= LogicTILE(01,06):IMUX47:O0;1;LogicTILE(01,05):IMUX27;LogicTILE(01,05):IMUX27:I18 <= LogicTILE(01,05):RMUX47:O0;1;LogicTILE(01,07):RMUX14;LogicTILE(01,07):RMUX14:I2 <= LogicTILE(01,07):OMUX08:O0;1;LogicTILE(00,07):alta_slice01:C;LogicTILE(00,07):alta_slice01:C <= LogicTILE(00,07):IMUX06:O0;1;LogicTILE(01,05):alta_slice06:D;LogicTILE(01,05):alta_slice06:D <= LogicTILE(01,05):IMUX27:O0;1;LogicTILE(00,04):alta_slice06:D;LogicTILE(00,04):alta_slice06:D <= LogicTILE(00,04):IMUX27:O0;1;LogicTILE(00,07):IMUX06;LogicTILE(00,07):IMUX06:I12 <= LogicTILE(00,07):RMUX10:O0;1;LogicTILE(01,04):alta_slice14:C;LogicTILE(01,04):alta_slice14:C <= LogicTILE(01,04):IMUX58:O0;1;LogicTILE(01,04):alta_slice10:D;LogicTILE(01,04):alta_slice10:D <= LogicTILE(01,04):IMUX43:O0;1;LogicTILE(02,05):RMUX77;LogicTILE(02,05):RMUX77:I18 <= LogicTILE(02,07):RMUX21:O0;1;LogicTILE(00,06):IMUX02;LogicTILE(00,06):IMUX02:I10 <= LogicTILE(01,06):RMUX60:O0;1;LogicTILE(00,07):RMUX10;LogicTILE(00,07):RMUX10:I5 <= LogicTILE(01,07):RMUX03:O0;1;LogicTILE(01,04):alta_slice05:D;LogicTILE(01,04):alta_slice05:D <= LogicTILE(01,04):IMUX23:O0;1;LogicTILE(00,06):alta_slice00:C;LogicTILE(00,06):alta_slice00:C <= LogicTILE(00,06):IMUX02:O0;1;LogicTILE(02,06):alta_slice15:D;LogicTILE(02,06):alta_slice15:D <= LogicTILE(02,06):IMUX63:O0;1;LogicTILE(01,04):alta_slice04:D;LogicTILE(01,04):alta_slice04:D <= LogicTILE(01,04):IMUX19:O0;1;LogicTILE(02,06):IMUX26;LogicTILE(02,06):IMUX26:I24 <= LogicTILE(02,06):RMUX82:O0;1;LogicTILE(00,07):alta_slice15:C;LogicTILE(00,07):alta_slice15:C <= LogicTILE(00,07):IMUX62:O0;1;LogicTILE(02,04):IMUX06;LogicTILE(02,04):IMUX06:I24 <= LogicTILE(02,04):RMUX82:O0;1;LogicTILE(02,05):IMUX03;LogicTILE(02,05):IMUX03:I23 <= LogicTILE(02,05):RMUX77:O0;1;LogicTILE(01,04):alta_slice03:C;LogicTILE(01,04):alta_slice03:C <= LogicTILE(01,04):IMUX14:O0;1;LogicTILE(02,05):alta_slice00:D;LogicTILE(02,05):alta_slice00:D <= LogicTILE(02,05):IMUX03:O0;1;LogicTILE(02,05):alta_slice15:D;LogicTILE(02,05):alta_slice15:D <= LogicTILE(02,05):IMUX63:O0;1;LogicTILE(00,06):RMUX76;LogicTILE(00,06):RMUX76:I6 <= LogicTILE(02,06):RMUX93:O0;1;LogicTILE(01,04):IMUX43;LogicTILE(01,04):IMUX43:I17 <= LogicTILE(01,04):RMUX41:O0;1;LogicTILE(00,07):alta_slice03:D;LogicTILE(00,07):alta_slice03:D <= LogicTILE(00,07):IMUX15:O0;1;LogicTILE(01,04):RMUX60;LogicTILE(01,04):RMUX60:I19 <= LogicTILE(01,07):RMUX14:O0;1;LogicTILE(02,05):alta_slice02:D;LogicTILE(02,05):alta_slice02:D <= LogicTILE(02,05):IMUX11:O0;1;LogicTILE(02,05):IMUX23;LogicTILE(02,05):IMUX23:I23 <= LogicTILE(02,05):RMUX77:O0;1;LogicTILE(01,04):alta_slice05:C;LogicTILE(01,04):alta_slice05:C <= LogicTILE(01,04):IMUX22:O0;1;LogicTILE(01,06):alta_slice05:D;LogicTILE(01,06):alta_slice05:D <= LogicTILE(01,06):IMUX23:O0;1;LogicTILE(02,05):IMUX39;LogicTILE(02,05):IMUX39:I23 <= LogicTILE(02,05):RMUX77:O0;1;LogicTILE(02,04):alta_slice01:D;LogicTILE(02,04):alta_slice01:D <= LogicTILE(02,04):IMUX07:O0;1;LogicTILE(02,05):alta_slice15:C;LogicTILE(02,05):alta_slice15:C <= LogicTILE(02,05):IMUX62:O0;1;LogicTILE(00,05):IMUX27;LogicTILE(00,05):IMUX27:I10 <= LogicTILE(01,05):RMUX66:O0;1;LogicTILE(00,05):alta_slice06:D;LogicTILE(00,05):alta_slice06:D <= LogicTILE(00,05):IMUX27:O0;1;LogicTILE(00,06):IMUX27;LogicTILE(00,06):IMUX27:I10 <= LogicTILE(01,06):RMUX66:O0;1;LogicTILE(01,07):RMUX18;LogicTILE(01,07):RMUX18:I2 <= LogicTILE(01,07):OMUX08:O0;1;LogicTILE(00,07):IMUX35;LogicTILE(00,07):IMUX35:I9 <= LogicTILE(01,07):RMUX18:O0;1;LogicTILE(00,07):alta_slice08:D;LogicTILE(00,07):alta_slice08:D <= LogicTILE(00,07):IMUX35:O0;1;LogicTILE(01,04):IMUX03;LogicTILE(01,04):IMUX03:I17 <= LogicTILE(01,04):RMUX41:O0;1;LogicTILE(02,06):alta_slice08:D;LogicTILE(02,06):alta_slice08:D <= LogicTILE(02,06):IMUX35:O0;1;LogicTILE(01,05):IMUX03;LogicTILE(01,05):IMUX03:I18 <= LogicTILE(01,05):RMUX47:O0;1;LogicTILE(02,06):alta_slice11:D;LogicTILE(02,06):alta_slice11:D <= LogicTILE(02,06):IMUX47:O0;1;LogicTILE(01,04):alta_slice00:D;LogicTILE(01,04):alta_slice00:D <= LogicTILE(01,04):IMUX03:O0;1;LogicTILE(02,06):IMUX35;LogicTILE(02,06):IMUX35:I23 <= LogicTILE(02,06):RMUX77:O0;1;LogicTILE(00,04):IMUX26;LogicTILE(00,04):IMUX26:I10 <= LogicTILE(01,04):RMUX60:O0;1;LogicTILE(02,06):alta_slice09:D;LogicTILE(02,06):alta_slice09:D <= LogicTILE(02,06):IMUX39:O0;1;LogicTILE(01,05):alta_slice12:C;LogicTILE(01,05):alta_slice12:C <= LogicTILE(01,05):IMUX50:O0;1;LogicTILE(01,06):IMUX39;LogicTILE(01,06):IMUX39:I18 <= LogicTILE(01,06):RMUX47:O0;1;LogicTILE(01,06):alta_slice09:D;LogicTILE(01,06):alta_slice09:D <= LogicTILE(01,06):IMUX39:O0;1;LogicTILE(01,04):RMUX66;LogicTILE(01,04):RMUX66:I19 <= LogicTILE(01,07):RMUX14:O0;1;LogicTILE(00,07):IMUX62;LogicTILE(00,07):IMUX62:I12 <= LogicTILE(00,07):RMUX10:O0;1;LogicTILE(01,05):alta_slice04:D;LogicTILE(01,05):alta_slice04:D <= LogicTILE(01,05):IMUX19:O0;1;LogicTILE(01,05):IMUX35;LogicTILE(01,05):IMUX35:I18 <= LogicTILE(01,05):RMUX47:O0;1;LogicTILE(02,06):IMUX07;LogicTILE(02,06):IMUX07:I23 <= LogicTILE(02,06):RMUX77:O0;1;LogicTILE(02,05):alta_slice12:D;LogicTILE(02,05):alta_slice12:D <= LogicTILE(02,05):IMUX51:O0;1;LogicTILE(01,04):alta_slice15:C;LogicTILE(01,04):alta_slice15:C <= LogicTILE(01,04):IMUX62:O0;1;LogicTILE(02,05):IMUX10;LogicTILE(02,05):IMUX10:I24 <= LogicTILE(02,05):RMUX82:O0;1;LogicTILE(00,07):alta_slice11:C;LogicTILE(00,07):alta_slice11:C <= LogicTILE(00,07):IMUX46:O0;1;LogicTILE(02,05):alta_slice02:C;LogicTILE(02,05):alta_slice02:C <= LogicTILE(02,05):IMUX10:O0;1;LogicTILE(01,05):IMUX34;LogicTILE(01,05):IMUX34:I17 <= LogicTILE(01,05):RMUX40:O0;1;LogicTILE(02,05):alta_slice05:D;LogicTILE(02,05):alta_slice05:D <= LogicTILE(02,05):IMUX23:O0;1;LogicTILE(02,04):IMUX07;LogicTILE(02,04):IMUX07:I24 <= LogicTILE(02,04):RMUX83:O0;1;LogicTILE(00,07):IMUX63;LogicTILE(00,07):IMUX63:I11 <= LogicTILE(00,07):RMUX05:O0;1;LogicTILE(02,06):IMUX46;LogicTILE(02,06):IMUX46:I24 <= LogicTILE(02,06):RMUX82:O0;1;LogicTILE(02,06):alta_slice01:C;LogicTILE(02,06):alta_slice01:C <= LogicTILE(02,06):IMUX06:O0;1;LogicTILE(01,06):IMUX31;LogicTILE(01,06):IMUX31:I18 <= LogicTILE(01,06):RMUX47:O0;1;LogicTILE(01,05):IMUX63;LogicTILE(01,05):IMUX63:I18 <= LogicTILE(01,05):RMUX47:O0;1;LogicTILE(02,06):IMUX06;LogicTILE(02,06):IMUX06:I24 <= LogicTILE(02,06):RMUX82:O0;1;LogicTILE(01,04):IMUX19;LogicTILE(01,04):IMUX19:I17 <= LogicTILE(01,04):RMUX41:O0;1;LogicTILE(00,07):alta_slice08:C;LogicTILE(00,07):alta_slice08:C <= LogicTILE(00,07):IMUX34:O0;1;LogicTILE(02,05):IMUX11;LogicTILE(02,05):IMUX11:I23 <= LogicTILE(02,05):RMUX77:O0;1;LogicTILE(01,06):IMUX51;LogicTILE(01,06):IMUX51:I18 <= LogicTILE(01,06):RMUX47:O0;1;LogicTILE(01,05):IMUX51;LogicTILE(01,05):IMUX51:I18 <= LogicTILE(01,05):RMUX47:O0;1;LogicTILE(02,06):alta_slice15:C;LogicTILE(02,06):alta_slice15:C <= LogicTILE(02,06):IMUX62:O0;1;LogicTILE(01,04):RMUX46;LogicTILE(01,04):RMUX46:I19 <= LogicTILE(01,07):RMUX07:O0;1;LogicTILE(01,06):alta_slice07:D;LogicTILE(01,06):alta_slice07:D <= LogicTILE(01,06):IMUX31:O0;1;LogicTILE(02,05):alta_slice06:D;LogicTILE(02,05):alta_slice06:D <= LogicTILE(02,05):IMUX27:O0;1;LogicTILE(00,07):alta_slice15:D;LogicTILE(00,07):alta_slice15:D <= LogicTILE(00,07):IMUX63:O0;1;LogicTILE(01,04):IMUX22;LogicTILE(01,04):IMUX22:I18 <= LogicTILE(01,04):RMUX46:O0;1;LogicTILE(00,05):alta_slice07:D;LogicTILE(00,05):alta_slice07:D <= LogicTILE(00,05):IMUX31:O0;1;LogicTILE(01,05):IMUX19;LogicTILE(01,05):IMUX19:I18 <= LogicTILE(01,05):RMUX47:O0;1;LogicTILE(01,06):RMUX60;LogicTILE(01,06):RMUX60:I17 <= LogicTILE(01,07):RMUX14:O0;1;LogicTILE(00,07):RMUX05;LogicTILE(00,07):RMUX05:I5 <= LogicTILE(01,07):RMUX03:O0;1;LogicTILE(01,05):alta_slice08:D;LogicTILE(01,05):alta_slice08:D <= LogicTILE(01,05):IMUX35:O0;1;LogicTILE(01,05):IMUX18;LogicTILE(01,05):IMUX18:I17 <= LogicTILE(01,05):RMUX40:O0;1;LogicTILE(00,07):alta_slice03:C;LogicTILE(00,07):alta_slice03:C <= LogicTILE(00,07):IMUX14:O0;1;LogicTILE(02,06):IMUX19;LogicTILE(02,06):IMUX19:I23 <= LogicTILE(02,06):RMUX77:O0;1;LogicTILE(02,06):IMUX63;LogicTILE(02,06):IMUX63:I23 <= LogicTILE(02,06):RMUX77:O0;1;LogicTILE(02,06):alta_slice04:D;LogicTILE(02,06):alta_slice04:D <= LogicTILE(02,06):IMUX19:O0;1;LogicTILE(01,04):IMUX23;LogicTILE(01,04):IMUX23:I17 <= LogicTILE(01,04):RMUX41:O0;1;LogicTILE(01,04):RMUX41;LogicTILE(01,04):RMUX41:I19 <= LogicTILE(01,07):RMUX07:O0;1;LogicTILE(02,04):RMUX82;LogicTILE(02,04):RMUX82:I19 <= LogicTILE(02,07):RMUX21:O0;1;LogicTILE(00,07):IMUX47;LogicTILE(00,07):IMUX47:I11 <= LogicTILE(00,07):RMUX05:O0;1;LogicTILE(02,05):IMUX62;LogicTILE(02,05):IMUX62:I24 <= LogicTILE(02,05):RMUX82:O0;1;LogicTILE(01,06):IMUX23;LogicTILE(01,06):IMUX23:I18 <= LogicTILE(01,06):RMUX47:O0;1;LogicTILE(01,05):IMUX26;LogicTILE(01,05):IMUX26:I17 <= LogicTILE(01,05):RMUX40:O0;1;LogicTILE(01,05):alta_slice06:C;LogicTILE(01,05):alta_slice06:C <= LogicTILE(01,05):IMUX26:O0;1;LogicTILE(02,06):alta_slice01:D;LogicTILE(02,06):alta_slice01:D <= LogicTILE(02,06):IMUX07:O0;1;LogicTILE(01,05):alta_slice04:C;LogicTILE(01,05):alta_slice04:C <= LogicTILE(01,05):IMUX18:O0;1;LogicTILE(02,05):RMUX82;LogicTILE(02,05):RMUX82:I18 <= LogicTILE(02,07):RMUX21:O0;1;LogicTILE(02,04):IMUX55;LogicTILE(02,04):IMUX55:I24 <= LogicTILE(02,04):RMUX83:O0;1;LogicTILE(02,04):alta_slice13:D;LogicTILE(02,04):alta_slice13:D <= LogicTILE(02,04):IMUX55:O0;1;LogicTILE(02,06):IMUX39;LogicTILE(02,06):IMUX39:I23 <= LogicTILE(02,06):RMUX77:O0;1;LogicTILE(02,05):alta_slice07:D;LogicTILE(02,05):alta_slice07:D <= LogicTILE(02,05):IMUX31:O0;1;LogicTILE(01,05):RMUX66;LogicTILE(01,05):RMUX66:I18 <= LogicTILE(01,07):RMUX14:O0;1;LogicTILE(02,06):alta_slice02:C;LogicTILE(02,06):alta_slice02:C <= LogicTILE(02,06):IMUX10:O0;1;LogicTILE(01,05):IMUX07;LogicTILE(01,05):IMUX07:I18 <= LogicTILE(01,05):RMUX47:O0;1;LogicTILE(02,05):IMUX63;LogicTILE(02,05):IMUX63:I23 <= LogicTILE(02,05):RMUX77:O0;1;LogicTILE(01,04):alta_slice03:D;LogicTILE(01,04):alta_slice03:D <= LogicTILE(01,04):IMUX15:O0;1;LogicTILE(00,07):IMUX15;LogicTILE(00,07):IMUX15:I11 <= LogicTILE(00,07):RMUX05:O0;1;LogicTILE(02,06):alta_slice14:D;LogicTILE(02,06):alta_slice14:D <= LogicTILE(02,06):IMUX59:O0;1;LogicTILE(01,04):IMUX62;LogicTILE(01,04):IMUX62:I18 <= LogicTILE(01,04):RMUX46:O0;1;LogicTILE(02,06):alta_slice11:C;LogicTILE(02,06):alta_slice11:C <= LogicTILE(02,06):IMUX46:O0;1;LogicTILE(01,04):RMUX42;LogicTILE(01,04):RMUX42:I11 <= LogicTILE(01,04):RMUX56:O0;1;LogicTILE(01,04):IMUX58;LogicTILE(01,04):IMUX58:I18 <= LogicTILE(01,04):RMUX46:O0;1;LogicTILE(01,06):RMUX47;LogicTILE(01,06):RMUX47:I17 <= LogicTILE(01,07):RMUX07:O0;1;LogicTILE(00,04):IMUX18;LogicTILE(00,04):IMUX18:I10 <= LogicTILE(01,04):RMUX60:O0;1;LogicTILE(01,05):alta_slice05:D;LogicTILE(01,05):alta_slice05:D <= LogicTILE(01,05):IMUX23:O0;1;LogicTILE(00,07):IMUX34;LogicTILE(00,07):IMUX34:I9 <= LogicTILE(01,07):RMUX12:O0;1;LogicTILE(00,07):alta_slice11:D;LogicTILE(00,07):alta_slice11:D <= LogicTILE(00,07):IMUX47:O0;1;LogicTILE(01,05):IMUX23;LogicTILE(01,05):IMUX23:I18 <= LogicTILE(01,05):RMUX47:O0;1;LogicTILE(02,04):RMUX83;LogicTILE(02,04):RMUX83:I19 <= LogicTILE(02,07):RMUX21:O0;1;LogicTILE(02,05):IMUX31;LogicTILE(02,05):IMUX31:I23 <= LogicTILE(02,05):RMUX77:O0;1;LogicTILE(02,06):RMUX82;LogicTILE(02,06):RMUX82:I17 <= LogicTILE(02,07):RMUX21:O0;1;LogicTILE(00,06):IMUX03;LogicTILE(00,06):IMUX03:I10 <= LogicTILE(01,06):RMUX66:O0;1;LogicTILE(00,05):IMUX51;LogicTILE(00,05):IMUX51:I10 <= LogicTILE(01,05):RMUX66:O0;1;LogicTILE(02,06):IMUX59;LogicTILE(02,06):IMUX59:I23 <= LogicTILE(02,06):RMUX77:O0;1;LogicTILE(00,05):IMUX63;LogicTILE(00,05):IMUX63:I9 <= LogicTILE(01,05):RMUX42:O0;1;LogicTILE(00,04):alta_slice06:C;LogicTILE(00,04):alta_slice06:C <= LogicTILE(00,04):IMUX26:O0;1;LogicTILE(02,05):alta_slice08:D;LogicTILE(02,05):alta_slice08:D <= LogicTILE(02,05):IMUX35:O0;1;LogicTILE(00,06):alta_slice00:D;LogicTILE(00,06):alta_slice00:D <= LogicTILE(00,06):IMUX03:O0;1;LogicTILE(02,05):IMUX35;LogicTILE(02,05):IMUX35:I23 <= LogicTILE(02,05):RMUX77:O0;1;LogicTILE(01,06):alta_slice14:D;LogicTILE(01,06):alta_slice14:D <= LogicTILE(01,06):IMUX59:O0;1;LogicTILE(02,06):IMUX27;LogicTILE(02,06):IMUX27:I23 <= LogicTILE(02,06):RMUX77:O0;1;LogicTILE(01,07):OMUX08;LogicTILE(01,07):OMUX08:I0 <= LogicTILE(01,07):alta_slice02:LutOut;1;LogicTILE(01,07):OMUX06;LogicTILE(01,07):OMUX06:I0 <= LogicTILE(01,07):alta_slice02:LutOut;1;LogicTILE(01,05):RMUX40;LogicTILE(01,05):RMUX40:I18 <= LogicTILE(01,07):RMUX07:O0;1;LogicTILE(01,07):alta_slice02:LutOut;;1;LogicTILE(00,07):IMUX14;LogicTILE(00,07):IMUX14:I12 <= LogicTILE(00,07):RMUX10:O0;1;LogicTILE(02,04):alta_slice01:C;LogicTILE(02,04):alta_slice01:C <= LogicTILE(02,04):IMUX06:O0;1;LogicTILE(02,06):IMUX10;LogicTILE(02,06):IMUX10:I24 <= LogicTILE(02,06):RMUX82:O0;1;LogicTILE(01,05):alta_slice15:D;LogicTILE(01,05):alta_slice15:D <= LogicTILE(01,05):IMUX63:O0;1;LogicTILE(01,07):RMUX07;LogicTILE(01,07):RMUX07:I2 <= LogicTILE(01,07):OMUX08:O0;1;LogicTILE(01,05):RMUX47;LogicTILE(01,05):RMUX47:I18 <= LogicTILE(01,07):RMUX07:O0;1;LogicTILE(02,06):RMUX77;LogicTILE(02,06):RMUX77:I17 <= LogicTILE(02,07):RMUX21:O0;1;LogicTILE(02,05):alta_slice09:D;LogicTILE(02,05):alta_slice09:D <= LogicTILE(02,05):IMUX39:O0;1;LogicTILE(01,06):RMUX66;LogicTILE(01,06):RMUX66:I17 <= LogicTILE(01,07):RMUX14:O0;1;LogicTILE(01,04):IMUX14;LogicTILE(01,04):IMUX14:I18 <= LogicTILE(01,04):RMUX46:O0;1;LogicTILE(02,07):RMUX21;LogicTILE(02,07):RMUX21:I2 <= LogicTILE(01,07):OMUX06:O0;1;LogicTILE(02,05):IMUX51;LogicTILE(02,05):IMUX51:I23 <= LogicTILE(02,05):RMUX77:O0;1;LogicTILE(00,06):alta_slice03:D;LogicTILE(00,06):alta_slice03:D <= LogicTILE(00,06):IMUX15:O0;1;LogicTILE(02,05):IMUX34;LogicTILE(02,05):IMUX34:I24 <= LogicTILE(02,05):RMUX82:O0;1;LogicTILE(01,07):RMUX12;LogicTILE(01,07):RMUX12:I2 <= LogicTILE(01,07):OMUX08:O0;1;LogicTILE(02,06):alta_slice06:C;LogicTILE(02,06):alta_slice06:C <= LogicTILE(02,06):IMUX26:O0;1;LogicTILE(00,05):alta_slice12:D;LogicTILE(00,05):alta_slice12:D <= LogicTILE(00,05):IMUX51:O0;1;LogicTILE(01,07):RMUX03;LogicTILE(01,07):RMUX03:I2 <= LogicTILE(01,07):OMUX08:O0;1;LogicTILE(00,07):IMUX07;LogicTILE(00,07):IMUX07:I11 <= LogicTILE(00,07):RMUX05:O0;1;LogicTILE(02,06):IMUX47;LogicTILE(02,06):IMUX47:I23 <= LogicTILE(02,06):RMUX77:O0;1"
  wire $PACKER_VCC_NET

  attribute \ROUTING "LogicTILE(00,04):OMUX33;LogicTILE(00,04):OMUX33:I0 <= LogicTILE(00,04):alta_slice11:LutOut;1;LogicTILE(00,04):alta_slice11:LutOut;;1;LogicTILE(01,04):RMUX65;LogicTILE(01,04):RMUX65:I3 <= LogicTILE(00,04):OMUX33:O0;1;LogicTILE(01,04):IMUX07;LogicTILE(01,04):IMUX07:I21 <= LogicTILE(01,04):RMUX65:O0;1;LogicTILE(01,04):alta_slice01:D;LogicTILE(01,04):alta_slice01:D <= LogicTILE(01,04):IMUX07:O0;1"
  attribute \src "rs232demo.v:56.4-64.3|rs232demo.v:188|/usr/local/bin/../share/yosys/techmap.v:295.27-295.69|/usr/local/bin/../share/yosys/techmap.v:238.21-238.22"
  wire $abc$1483$auto$alumacc.cc:485:replace_alu$194.lcu.g[5]_new_

  attribute \ROUTING "LogicTILE(00,06):alta_slice08:LutOut;;1;LogicTILE(00,06):OMUX25;LogicTILE(00,06):OMUX25:I0 <= LogicTILE(00,06):alta_slice08:LutOut;1;LogicTILE(00,06):IMUX10;LogicTILE(00,06):IMUX10:I5 <= LogicTILE(00,06):OMUX25:O0;1;LogicTILE(00,06):alta_slice02:C;LogicTILE(00,06):alta_slice02:C <= LogicTILE(00,06):IMUX10:O0;1"
  wire $abc$1483$new_n204_

  attribute \ROUTING "LogicTILE(00,04):alta_slice11:D;LogicTILE(00,04):alta_slice11:D <= LogicTILE(00,04):IMUX47:O0;1;LogicTILE(00,05):OMUX20;LogicTILE(00,05):OMUX20:I0 <= LogicTILE(00,05):alta_slice06:LutOut;1;LogicTILE(00,05):RMUX27;LogicTILE(00,05):RMUX27:I2 <= LogicTILE(00,05):OMUX20:O0;1;LogicTILE(00,04):RMUX11;LogicTILE(00,04):RMUX11:I17 <= LogicTILE(00,05):RMUX27:O0;1;LogicTILE(00,04):IMUX47;LogicTILE(00,04):IMUX47:I12 <= LogicTILE(00,04):RMUX11:O0;1;LogicTILE(00,05):IMUX14;LogicTILE(00,05):IMUX14:I4 <= LogicTILE(00,05):OMUX19:O0;1;LogicTILE(00,05):OMUX19;LogicTILE(00,05):OMUX19:I0 <= LogicTILE(00,05):alta_slice06:LutOut;1;LogicTILE(00,05):alta_slice06:LutOut;;1;LogicTILE(00,04):IMUX61;LogicTILE(00,04):IMUX61:I12 <= LogicTILE(00,04):RMUX11:O0;1;LogicTILE(00,04):alta_slice15:B;LogicTILE(00,04):alta_slice15:B <= LogicTILE(00,04):IMUX61:O0;1;LogicTILE(00,05):alta_slice03:C;LogicTILE(00,05):alta_slice03:C <= LogicTILE(00,05):IMUX14:O0;1"
  wire $abc$1483$auto$simplemap.cc:127:simplemap_reduce$614[2]_new_inv_

  attribute \ROUTING "LogicTILE(00,04):IMUX20;LogicTILE(00,04):IMUX20:I25 <= LogicTILE(00,04):RMUX88:O0;1;LogicTILE(00,04):RMUX88;LogicTILE(00,04):RMUX88:I3 <= LogicTILE(00,04):OMUX47:O0;1;LogicTILE(00,04):alta_slice05:A;LogicTILE(00,04):alta_slice05:A <= LogicTILE(00,04):IMUX20:O0;1;LogicTILE(00,04):RMUX75;LogicTILE(00,04):RMUX75:I3 <= LogicTILE(00,04):OMUX47:O0;1;LogicTILE(00,05):RMUX04;LogicTILE(00,05):RMUX04:I13 <= LogicTILE(00,04):RMUX75:O0;1;LogicTILE(00,04):alta_slice15:LutOut;;1;LogicTILE(00,04):OMUX47;LogicTILE(00,04):OMUX47:I0 <= LogicTILE(00,04):alta_slice15:LutOut;1;LogicTILE(00,05):IMUX60;LogicTILE(00,05):IMUX60:I11 <= LogicTILE(00,05):RMUX04:O0;1;LogicTILE(00,05):alta_slice15:A;LogicTILE(00,05):alta_slice15:A <= LogicTILE(00,05):IMUX60:O0;1"
  wire $abc$1483$new_n183_

  attribute \ROUTING "LogicTILE(00,05):alta_slice11:LutOut;;1;LogicTILE(00,05):OMUX33;LogicTILE(00,05):OMUX33:I0 <= LogicTILE(00,05):alta_slice11:LutOut;1;LogicTILE(01,04):IMUX46;LogicTILE(01,04):IMUX46:I25 <= LogicTILE(01,04):RMUX88:O0;1;LogicTILE(01,05):RMUX67;LogicTILE(01,05):RMUX67:I3 <= LogicTILE(00,05):OMUX33:O0;1;LogicTILE(01,04):RMUX88;LogicTILE(01,04):RMUX88:I17 <= LogicTILE(01,05):RMUX67:O0;1;LogicTILE(01,04):alta_slice11:C;LogicTILE(01,04):alta_slice11:C <= LogicTILE(01,04):IMUX46:O0;1"
  attribute \src "rs232demo.v:56.4-64.3|rs232demo.v:158.12-158.21"
  wire $abc$1483$send.data_byte[1]_new_

  attribute \ROUTING "LogicTILE(01,04):OMUX26;LogicTILE(01,04):OMUX26:I0 <= LogicTILE(01,04):alta_slice08:LutOut;1;LogicTILE(01,04):alta_slice08:LutOut;;1;LogicTILE(01,04):RMUX71;LogicTILE(01,04):RMUX71:I0 <= LogicTILE(01,04):OMUX26:O0;1;LogicTILE(01,04):IMUX45;LogicTILE(01,04):IMUX45:I22 <= LogicTILE(01,04):RMUX71:O0;1;LogicTILE(01,04):alta_slice11:B;LogicTILE(01,04):alta_slice11:B <= LogicTILE(01,04):IMUX45:O0;1"
  wire $abc$1483$auto$simplemap.cc:256:simplemap_eqne$725_new_inv_

  attribute \ROUTING "LogicTILE(01,04):OMUX23;LogicTILE(01,04):OMUX23:I0 <= LogicTILE(01,04):alta_slice07:LutOut;1;LogicTILE(01,04):alta_slice07:LutOut;;1;LogicTILE(01,04):RMUX40;LogicTILE(01,04):RMUX40:I3 <= LogicTILE(01,04):OMUX23:O0;1;LogicTILE(01,04):IMUX44;LogicTILE(01,04):IMUX44:I17 <= LogicTILE(01,04):RMUX40:O0;1;LogicTILE(01,04):alta_slice11:A;LogicTILE(01,04):alta_slice11:A <= LogicTILE(01,04):IMUX44:O0;1"
  wire $abc$1483$auto$opt_reduce.cc:134:opt_mux$219_new_

  attribute \ROUTING "LogicTILE(01,05):OMUX43;LogicTILE(01,05):OMUX43:I0 <= LogicTILE(01,05):alta_slice14:LutOut;1;LogicTILE(01,05):alta_slice15:A;LogicTILE(01,05):alta_slice15:A <= LogicTILE(01,05):IMUX60:O0;1;LogicTILE(01,05):alta_slice14:LutOut;;1;LogicTILE(01,05):IMUX60;LogicTILE(01,05):IMUX60:I7 <= LogicTILE(01,05):OMUX43:O0;1;LogicTILE(01,05):IMUX05;LogicTILE(01,05):IMUX05:I24 <= LogicTILE(01,05):RMUX83:O0;1;LogicTILE(01,05):OMUX44;LogicTILE(01,05):OMUX44:I0 <= LogicTILE(01,05):alta_slice14:LutOut;1;LogicTILE(01,05):RMUX83;LogicTILE(01,05):RMUX83:I2 <= LogicTILE(01,05):OMUX44:O0;1;LogicTILE(01,05):alta_slice01:B;LogicTILE(01,05):alta_slice01:B <= LogicTILE(01,05):IMUX05:O0;1"
  attribute \src "rs232demo.v:56.4-64.3|rs232demo.v:147|/usr/local/bin/../share/yosys/techmap.v:295.27-295.69|/usr/local/bin/../share/yosys/techmap.v:238.21-238.22"
  wire $abc$1483$auto$alumacc.cc:485:replace_alu$207.lcu.g[5]_new_

  attribute \ROUTING "LogicTILE(01,05):IMUX20;LogicTILE(01,05):IMUX20:I0 <= LogicTILE(01,05):OMUX01:O0;1;LogicTILE(01,05):alta_slice05:A;LogicTILE(01,05):alta_slice05:A <= LogicTILE(01,05):IMUX20:O0;1;LogicTILE(01,05):alta_slice08:A;LogicTILE(01,05):alta_slice08:A <= LogicTILE(01,05):IMUX32:O0;1;LogicTILE(01,05):IMUX32;LogicTILE(01,05):IMUX32:I0 <= LogicTILE(01,05):OMUX01:O0;1;LogicTILE(01,05):alta_slice10:A;LogicTILE(01,05):alta_slice10:A <= LogicTILE(01,05):IMUX40:O0;1;LogicTILE(01,05):alta_slice00:LutOut;;1;LogicTILE(01,05):IMUX56;LogicTILE(01,05):IMUX56:I0 <= LogicTILE(01,05):OMUX01:O0;1;LogicTILE(01,05):IMUX40;LogicTILE(01,05):IMUX40:I0 <= LogicTILE(01,05):OMUX01:O0;1;LogicTILE(01,05):OMUX01;LogicTILE(01,05):OMUX01:I0 <= LogicTILE(01,05):alta_slice00:LutOut;1;LogicTILE(01,05):alta_slice14:A;LogicTILE(01,05):alta_slice14:A <= LogicTILE(01,05):IMUX56:O0;1"
  attribute \src "rs232demo.v:56.4-64.3|rs232demo.v:147|/usr/local/bin/../share/yosys/techmap.v:295.27-295.69|/usr/local/bin/../share/yosys/techmap.v:238.21-238.22"
  wire $abc$1483$auto$alumacc.cc:485:replace_alu$207.lcu.g[2]_new_

  attribute \ROUTING "LogicTILE(00,05):alta_slice06:B;LogicTILE(00,05):alta_slice06:B <= LogicTILE(00,05):IMUX25:O0;1;LogicTILE(00,05):IMUX11;LogicTILE(00,05):IMUX11:I1 <= LogicTILE(00,05):OMUX07:O0;1;LogicTILE(00,05):OMUX08;LogicTILE(00,05):OMUX08:I1 <= LogicTILE(00,05):alta_slice02:Q;1;LogicTILE(00,05):IMUX25;LogicTILE(00,05):IMUX25:I12 <= LogicTILE(00,05):RMUX11:O0;1;LogicTILE(00,05):OMUX07;LogicTILE(00,05):OMUX07:I1 <= LogicTILE(00,05):alta_slice02:Q;1;LogicTILE(00,05):alta_slice02:Q;;1;LogicTILE(00,05):RMUX11;LogicTILE(00,05):RMUX11:I2 <= LogicTILE(00,05):OMUX08:O0;1;LogicTILE(00,05):IMUX21;LogicTILE(00,05):IMUX21:I12 <= LogicTILE(00,05):RMUX11:O0;1;LogicTILE(00,05):alta_slice02:D;LogicTILE(00,05):alta_slice02:D <= LogicTILE(00,05):IMUX11:O0;1;LogicTILE(00,05):alta_slice05:B;LogicTILE(00,05):alta_slice05:B <= LogicTILE(00,05):IMUX21:O0;1"
  attribute \src "rs232demo.v:56.4-64.3|rs232demo.v:144.12-144.20"
  attribute \init 6'111100
  wire \send.byte_cnt[5]

  attribute \ROUTING "LogicTILE(00,05):IMUX10;LogicTILE(00,05):IMUX10:I7 <= LogicTILE(00,05):OMUX37:O0;1;LogicTILE(00,05):alta_slice02:C;LogicTILE(00,05):alta_slice02:C <= LogicTILE(00,05):IMUX10:O0;1;LogicTILE(00,05):IMUX20;LogicTILE(00,05):IMUX20:I7 <= LogicTILE(00,05):OMUX37:O0;1;LogicTILE(00,05):alta_slice05:A;LogicTILE(00,05):alta_slice05:A <= LogicTILE(00,05):IMUX20:O0;1;LogicTILE(00,05):IMUX50;LogicTILE(00,05):IMUX50:I6 <= LogicTILE(00,05):OMUX37:O0;1;LogicTILE(00,05):alta_slice12:Q;;1;LogicTILE(00,05):OMUX37;LogicTILE(00,05):OMUX37:I1 <= LogicTILE(00,05):alta_slice12:Q;1;LogicTILE(00,05):IMUX24;LogicTILE(00,05):IMUX24:I7 <= LogicTILE(00,05):OMUX37:O0;1;LogicTILE(00,05):alta_slice12:C;LogicTILE(00,05):alta_slice12:C <= LogicTILE(00,05):IMUX50:O0;1;LogicTILE(00,05):alta_slice06:A;LogicTILE(00,05):alta_slice06:A <= LogicTILE(00,05):IMUX24:O0;1"
  attribute \src "rs232demo.v:56.4-64.3|rs232demo.v:144.12-144.20"
  attribute \init 6'111100
  wire \send.byte_cnt[4]

  attribute \ROUTING "LogicTILE(00,05):alta_slice01:LutOut;;1;LogicTILE(00,05):OMUX05;LogicTILE(00,05):OMUX05:I0 <= LogicTILE(00,05):alta_slice01:LutOut;1;LogicTILE(00,05):IMUX08;LogicTILE(00,05):IMUX08:I12 <= LogicTILE(00,05):RMUX10:O0;1;LogicTILE(00,05):RMUX10;LogicTILE(00,05):RMUX10:I1 <= LogicTILE(00,05):OMUX05:O0;1;LogicTILE(00,05):alta_slice02:A;LogicTILE(00,05):alta_slice02:A <= LogicTILE(00,05):IMUX08:O0;1;LogicTILE(00,05):IMUX48;LogicTILE(00,05):IMUX48:I12 <= LogicTILE(00,05):RMUX10:O0;1;LogicTILE(00,05):alta_slice12:A;LogicTILE(00,05):alta_slice12:A <= LogicTILE(00,05):IMUX48:O0;1"
  wire $abc$1483$new_n166_

  attribute \ROUTING "LogicTILE(00,05):IMUX23;LogicTILE(00,05):IMUX23:I20 <= LogicTILE(00,05):RMUX59:O0;1;LogicTILE(00,05):alta_slice05:D;LogicTILE(00,05):alta_slice05:D <= LogicTILE(00,05):IMUX23:O0;1;LogicTILE(00,05):alta_slice09:B;LogicTILE(00,05):alta_slice09:B <= LogicTILE(00,05):IMUX37:O0;1;LogicTILE(00,04):RMUX47;LogicTILE(00,04):RMUX47:I0 <= LogicTILE(00,04):OMUX14:O0;1;LogicTILE(00,05):IMUX03;LogicTILE(00,05):IMUX03:I20 <= LogicTILE(00,05):RMUX59:O0;1;LogicTILE(00,04):alta_slice10:B;LogicTILE(00,04):alta_slice10:B <= LogicTILE(00,04):IMUX41:O0;1;LogicTILE(00,06):IMUX35;LogicTILE(00,06):IMUX35:I20 <= LogicTILE(00,06):RMUX59:O0;1;LogicTILE(00,04):IMUX41;LogicTILE(00,04):IMUX41:I18 <= LogicTILE(00,04):RMUX47:O0;1;LogicTILE(00,06):RMUX59;LogicTILE(00,06):RMUX59:I14 <= LogicTILE(00,04):RMUX39:O0;1;LogicTILE(00,05):IMUX37;LogicTILE(00,05):IMUX37:I20 <= LogicTILE(00,05):RMUX59:O0;1;LogicTILE(00,05):alta_slice10:B;LogicTILE(00,05):alta_slice10:B <= LogicTILE(00,05):IMUX41:O0;1;LogicTILE(00,06):IMUX09;LogicTILE(00,06):IMUX09:I20 <= LogicTILE(00,06):RMUX59:O0;1;LogicTILE(00,05):IMUX41;LogicTILE(00,05):IMUX41:I20 <= LogicTILE(00,05):RMUX59:O0;1;LogicTILE(00,04):OMUX14;LogicTILE(00,04):OMUX14:I1 <= LogicTILE(00,04):alta_slice04:Q;1;LogicTILE(00,05):alta_slice01:C;LogicTILE(00,05):alta_slice01:C <= LogicTILE(00,05):IMUX06:O0;1;LogicTILE(00,04):alta_slice15:C;LogicTILE(00,04):alta_slice15:C <= LogicTILE(00,04):IMUX62:O0;1;LogicTILE(00,04):alta_slice04:B;LogicTILE(00,04):alta_slice04:B <= LogicTILE(00,04):IMUX17:O0;1;LogicTILE(00,05):IMUX06;LogicTILE(00,05):IMUX06:I19 <= LogicTILE(00,05):RMUX52:O0;1;LogicTILE(00,06):alta_slice02:B;LogicTILE(00,06):alta_slice02:B <= LogicTILE(00,06):IMUX09:O0;1;LogicTILE(00,04):OMUX13;LogicTILE(00,04):OMUX13:I1 <= LogicTILE(00,04):alta_slice04:Q;1;LogicTILE(00,04):IMUX62;LogicTILE(00,04):IMUX62:I2 <= LogicTILE(00,04):OMUX13:O0;1;LogicTILE(00,04):alta_slice04:Q;;1;LogicTILE(00,05):RMUX52;LogicTILE(00,05):RMUX52:I13 <= LogicTILE(00,04):RMUX39:O0;1;LogicTILE(00,04):RMUX39;LogicTILE(00,04):RMUX39:I0 <= LogicTILE(00,04):OMUX14:O0;1;LogicTILE(00,05):RMUX59;LogicTILE(00,05):RMUX59:I13 <= LogicTILE(00,04):RMUX39:O0;1;LogicTILE(00,06):alta_slice08:D;LogicTILE(00,06):alta_slice08:D <= LogicTILE(00,06):IMUX35:O0;1;LogicTILE(00,04):IMUX17;LogicTILE(00,04):IMUX17:I2 <= LogicTILE(00,04):OMUX13:O0;1;LogicTILE(00,05):alta_slice00:D;LogicTILE(00,05):alta_slice00:D <= LogicTILE(00,05):IMUX03:O0;1"
  attribute \src "rs232demo.v:56.4-64.3|rs232demo.v:144.12-144.20"
  attribute \init 6'111100
  wire \send.byte_cnt[0]

  attribute \ROUTING "LogicTILE(01,04):IMUX52;LogicTILE(01,04):IMUX52:I14 <= LogicTILE(01,04):RMUX22:O0;1;LogicTILE(01,04):alta_slice13:A;LogicTILE(01,04):alta_slice13:A <= LogicTILE(01,04):IMUX52:O0;1;LogicTILE(01,04):IMUX48;LogicTILE(01,04):IMUX48:I14 <= LogicTILE(01,04):RMUX22:O0;1;LogicTILE(01,04):alta_slice12:A;LogicTILE(01,04):alta_slice12:A <= LogicTILE(01,04):IMUX48:O0;1;LogicTILE(01,04):RMUX22;LogicTILE(01,04):RMUX22:I3 <= LogicTILE(01,04):OMUX11:O0;1;LogicTILE(01,04):OMUX11;LogicTILE(01,04):OMUX11:I0 <= LogicTILE(01,04):alta_slice03:LutOut;1;LogicTILE(01,04):alta_slice05:A;LogicTILE(01,04):alta_slice05:A <= LogicTILE(01,04):IMUX20:O0;1;LogicTILE(01,04):alta_slice03:LutOut;;1;LogicTILE(01,04):IMUX20;LogicTILE(01,04):IMUX20:I14 <= LogicTILE(01,04):RMUX22:O0;1"
  wire $abc$1483$new_n159_

  attribute \ROUTING "LogicTILE(00,04):alta_slice01:B;LogicTILE(00,04):alta_slice01:B <= LogicTILE(00,04):IMUX05:O0;1;LogicTILE(01,04):alta_slice15:LutOut;;1;LogicTILE(01,04):OMUX47;LogicTILE(01,04):OMUX47:I0 <= LogicTILE(01,04):alta_slice15:LutOut;1;LogicTILE(02,04):RMUX93;LogicTILE(02,04):RMUX93:I3 <= LogicTILE(01,04):OMUX45:O0;1;LogicTILE(00,04):IMUX05;LogicTILE(00,04):IMUX05:I24 <= LogicTILE(00,04):RMUX83:O0;1;LogicTILE(01,04):alta_slice03:A;LogicTILE(01,04):alta_slice03:A <= LogicTILE(01,04):IMUX12:O0;1;LogicTILE(01,04):RMUX94;LogicTILE(01,04):RMUX94:I3 <= LogicTILE(01,04):OMUX47:O0;1;LogicTILE(01,04):OMUX45;LogicTILE(01,04):OMUX45:I0 <= LogicTILE(01,04):alta_slice15:LutOut;1;LogicTILE(00,04):RMUX83;LogicTILE(00,04):RMUX83:I6 <= LogicTILE(02,04):RMUX93:O0;1;LogicTILE(01,04):IMUX12;LogicTILE(01,04):IMUX12:I26 <= LogicTILE(01,04):RMUX94:O0;1"
  wire $abc$1483$new_n156_

  attribute \ROUTING "LogicTILE(01,04):IMUX29;LogicTILE(01,04):IMUX29:I25 <= LogicTILE(01,04):RMUX89:O0;1;LogicTILE(01,04):alta_slice07:B;LogicTILE(01,04):alta_slice07:B <= LogicTILE(01,04):IMUX29:O0;1;LogicTILE(01,04):RMUX89;LogicTILE(01,04):RMUX89:I0 <= LogicTILE(01,04):OMUX38:O0;1;LogicTILE(01,04):alta_slice12:D;LogicTILE(01,04):alta_slice12:D <= LogicTILE(01,04):IMUX51:O0;1;LogicTILE(01,04):IMUX41;LogicTILE(01,04):IMUX41:I25 <= LogicTILE(01,04):RMUX89:O0;1;LogicTILE(01,04):IMUX24;LogicTILE(01,04):IMUX24:I7 <= LogicTILE(01,04):OMUX37:O0;1;LogicTILE(01,04):OMUX38;LogicTILE(01,04):OMUX38:I1 <= LogicTILE(01,04):alta_slice12:Q;1;LogicTILE(01,04):alta_slice10:B;LogicTILE(01,04):alta_slice10:B <= LogicTILE(01,04):IMUX41:O0;1;LogicTILE(01,04):alta_slice06:A;LogicTILE(01,04):alta_slice06:A <= LogicTILE(01,04):IMUX24:O0;1;LogicTILE(01,04):alta_slice12:Q;;1;LogicTILE(01,04):OMUX37;LogicTILE(01,04):OMUX37:I1 <= LogicTILE(01,04):alta_slice12:Q;1;LogicTILE(01,04):IMUX51;LogicTILE(01,04):IMUX51:I6 <= LogicTILE(01,04):OMUX37:O0;1"
  attribute \src "rs232demo.v:56.4-64.3|rs232demo.v:143.12-143.19"
  attribute \init 5'00000
  wire \send.bit_cnt[4]

  attribute \ROUTING "LogicTILE(01,04):OMUX32;LogicTILE(01,04):OMUX32:I0 <= LogicTILE(01,04):alta_slice10:LutOut;1;LogicTILE(01,04):RMUX53;LogicTILE(01,04):RMUX53:I2 <= LogicTILE(01,04):OMUX32:O0;1;LogicTILE(01,04):IMUX17;LogicTILE(01,04):IMUX17:I19 <= LogicTILE(01,04):RMUX53:O0;1;LogicTILE(01,04):alta_slice08:C;LogicTILE(01,04):alta_slice08:C <= LogicTILE(01,04):IMUX34:O0;1;LogicTILE(01,04):alta_slice04:B;LogicTILE(01,04):alta_slice04:B <= LogicTILE(01,04):IMUX17:O0;1;LogicTILE(01,04):alta_slice10:LutOut;;1;LogicTILE(01,04):OMUX31;LogicTILE(01,04):OMUX31:I0 <= LogicTILE(01,04):alta_slice10:LutOut;1;LogicTILE(01,04):IMUX34;LogicTILE(01,04):IMUX34:I6 <= LogicTILE(01,04):OMUX31:O0;1"
  wire $abc$1483$new_n154_

  attribute \ROUTING "LogicTILE(01,05):IMUX01;LogicTILE(01,05):IMUX01:I5 <= LogicTILE(01,05):OMUX28:O0;1;LogicTILE(01,05):IMUX39;LogicTILE(01,05):IMUX39:I5 <= LogicTILE(01,05):OMUX28:O0;1;LogicTILE(01,05):alta_slice09:D;LogicTILE(01,05):alta_slice09:D <= LogicTILE(01,05):IMUX39:O0;1;LogicTILE(01,05):IMUX47;LogicTILE(01,05):IMUX47:I4 <= LogicTILE(01,05):OMUX28:O0;1;LogicTILE(01,05):alta_slice09:Q;;1;LogicTILE(01,05):alta_slice00:B;LogicTILE(01,05):alta_slice00:B <= LogicTILE(01,05):IMUX01:O0;1;LogicTILE(01,05):OMUX28;LogicTILE(01,05):OMUX28:I1 <= LogicTILE(01,05):alta_slice09:Q;1;LogicTILE(01,05):alta_slice11:D;LogicTILE(01,05):alta_slice11:D <= LogicTILE(01,05):IMUX47:O0;1"
  attribute \src "rs232demo.v:56.4-64.3|rs232demo.v:142.25-142.34"
  attribute \init 8'00000000
  wire \send.cycle_cnt[2]

  attribute \ROUTING "LogicTILE(01,05):IMUX02;LogicTILE(01,05):IMUX02:I3 <= LogicTILE(01,05):OMUX13:O0;1;LogicTILE(01,05):alta_slice00:C;LogicTILE(01,05):alta_slice00:C <= LogicTILE(01,05):IMUX02:O0;1;LogicTILE(01,05):IMUX37;LogicTILE(01,05):IMUX37:I17 <= LogicTILE(01,05):RMUX41:O0;1;LogicTILE(01,05):OMUX13;LogicTILE(01,05):OMUX13:I1 <= LogicTILE(01,05):alta_slice04:Q;1;LogicTILE(01,05):alta_slice09:B;LogicTILE(01,05):alta_slice09:B <= LogicTILE(01,05):IMUX37:O0;1;LogicTILE(01,05):RMUX41;LogicTILE(01,05):RMUX41:I0 <= LogicTILE(01,05):OMUX14:O0;1;LogicTILE(01,05):IMUX45;LogicTILE(01,05):IMUX45:I17 <= LogicTILE(01,05):RMUX41:O0;1;LogicTILE(01,05):alta_slice04:Q;;1;LogicTILE(01,05):IMUX17;LogicTILE(01,05):IMUX17:I2 <= LogicTILE(01,05):OMUX13:O0;1;LogicTILE(01,05):OMUX14;LogicTILE(01,05):OMUX14:I1 <= LogicTILE(01,05):alta_slice04:Q;1;LogicTILE(01,05):alta_slice11:B;LogicTILE(01,05):alta_slice11:B <= LogicTILE(01,05):IMUX45:O0;1;LogicTILE(01,05):alta_slice04:B;LogicTILE(01,05):alta_slice04:B <= LogicTILE(01,05):IMUX17:O0;1"
  attribute \src "rs232demo.v:56.4-64.3|rs232demo.v:142.25-142.34"
  attribute \init 8'00000000
  wire \send.cycle_cnt[1]

  attribute \ROUTING "LogicTILE(01,05):IMUX62;LogicTILE(01,05):IMUX62:I8 <= LogicTILE(01,05):OMUX46:O0;1;LogicTILE(01,05):alta_slice15:Q;;1;LogicTILE(01,05):OMUX46;LogicTILE(01,05):OMUX46:I1 <= LogicTILE(01,05):alta_slice15:Q;1;LogicTILE(01,05):IMUX55;LogicTILE(01,05):IMUX55:I8 <= LogicTILE(01,05):OMUX46:O0;1;LogicTILE(01,05):alta_slice15:C;LogicTILE(01,05):alta_slice15:C <= LogicTILE(01,05):IMUX62:O0;1;LogicTILE(01,05):alta_slice13:D;LogicTILE(01,05):alta_slice13:D <= LogicTILE(01,05):IMUX55:O0;1"
  attribute \src "rs232demo.v:56.4-64.3|rs232demo.v:142.25-142.34"
  attribute \init 8'00000000
  wire \send.cycle_cnt[7]

  attribute \ROUTING "LogicTILE(01,05):IMUX22;LogicTILE(01,05):IMUX22:I3 <= LogicTILE(01,05):OMUX16:O0;1;LogicTILE(01,05):alta_slice10:C;LogicTILE(01,05):alta_slice10:C <= LogicTILE(01,05):IMUX42:O0;1;LogicTILE(01,05):alta_slice13:B;LogicTILE(01,05):alta_slice13:B <= LogicTILE(01,05):IMUX53:O0;1;LogicTILE(01,05):alta_slice05:C;LogicTILE(01,05):alta_slice05:C <= LogicTILE(01,05):IMUX22:O0;1;LogicTILE(01,05):IMUX58;LogicTILE(01,05):IMUX58:I15 <= LogicTILE(01,05):RMUX28:O0;1;LogicTILE(01,05):alta_slice14:C;LogicTILE(01,05):alta_slice14:C <= LogicTILE(01,05):IMUX58:O0;1;LogicTILE(01,05):alta_slice05:Q;;1;LogicTILE(01,05):OMUX17;LogicTILE(01,05):OMUX17:I1 <= LogicTILE(01,05):alta_slice05:Q;1;LogicTILE(01,05):OMUX16;LogicTILE(01,05):OMUX16:I1 <= LogicTILE(01,05):alta_slice05:Q;1;LogicTILE(01,05):RMUX28;LogicTILE(01,05):RMUX28:I1 <= LogicTILE(01,05):OMUX17:O0;1;LogicTILE(01,05):IMUX53;LogicTILE(01,05):IMUX53:I2 <= LogicTILE(01,05):OMUX16:O0;1;LogicTILE(01,05):IMUX42;LogicTILE(01,05):IMUX42:I15 <= LogicTILE(01,05):RMUX28:O0;1"
  attribute \src "rs232demo.v:56.4-64.3|rs232demo.v:142.25-142.34"
  attribute \init 8'00000000
  wire \send.cycle_cnt[4]

  attribute \ROUTING "LogicTILE(01,05):OMUX41;LogicTILE(01,05):OMUX41:I0 <= LogicTILE(01,05):alta_slice13:LutOut;1;LogicTILE(01,05):RMUX82;LogicTILE(01,05):RMUX82:I1 <= LogicTILE(01,05):OMUX41:O0;1;LogicTILE(01,05):alta_slice13:LutOut;;1;LogicTILE(01,05):IMUX24;LogicTILE(01,05):IMUX24:I24 <= LogicTILE(01,05):RMUX82:O0;1;LogicTILE(01,05):alta_slice06:A;LogicTILE(01,05):alta_slice06:A <= LogicTILE(01,05):IMUX24:O0;1"
  wire $abc$1483$new_n151_

  attribute \ROUTING "LogicTILE(01,04):alta_slice00:C;LogicTILE(01,04):alta_slice00:C <= LogicTILE(01,04):IMUX02:O0;1;LogicTILE(01,04):alta_slice15:B;LogicTILE(01,04):alta_slice15:B <= LogicTILE(01,04):IMUX61:O0;1;LogicTILE(00,04):IMUX22;LogicTILE(00,04):IMUX22:I21 <= LogicTILE(00,04):RMUX64:O0;1;LogicTILE(01,04):RMUX13;LogicTILE(01,04):RMUX13:I0 <= LogicTILE(01,04):OMUX02:O0;1;LogicTILE(01,04):IMUX31;LogicTILE(01,04):IMUX31:I13 <= LogicTILE(01,04):RMUX17:O0;1;LogicTILE(01,04):IMUX02;LogicTILE(01,04):IMUX02:I0 <= LogicTILE(01,04):OMUX01:O0;1;LogicTILE(00,04):RMUX64;LogicTILE(00,04):RMUX64:I5 <= LogicTILE(01,04):RMUX13:O0;1;LogicTILE(01,04):IMUX25;LogicTILE(01,04):IMUX25:I13 <= LogicTILE(01,04):RMUX17:O0;1;LogicTILE(00,04):alta_slice05:C;LogicTILE(00,04):alta_slice05:C <= LogicTILE(00,04):IMUX22:O0;1;LogicTILE(01,04):IMUX40;LogicTILE(01,04):IMUX40:I0 <= LogicTILE(01,04):OMUX01:O0;1;LogicTILE(01,04):alta_slice10:A;LogicTILE(01,04):alta_slice10:A <= LogicTILE(01,04):IMUX40:O0;1;LogicTILE(01,04):OMUX01;LogicTILE(01,04):OMUX01:I1 <= LogicTILE(01,04):alta_slice00:Q;1;LogicTILE(01,04):IMUX61;LogicTILE(01,04):IMUX61:I13 <= LogicTILE(01,04):RMUX17:O0;1;LogicTILE(01,04):alta_slice06:B;LogicTILE(01,04):alta_slice06:B <= LogicTILE(01,04):IMUX25:O0;1;LogicTILE(01,04):alta_slice07:D;LogicTILE(01,04):alta_slice07:D <= LogicTILE(01,04):IMUX31:O0;1;LogicTILE(01,04):OMUX02;LogicTILE(01,04):OMUX02:I1 <= LogicTILE(01,04):alta_slice00:Q;1;LogicTILE(01,04):RMUX17;LogicTILE(01,04):RMUX17:I0 <= LogicTILE(01,04):OMUX02:O0;1;LogicTILE(01,04):alta_slice00:Q;;1"
  attribute \src "rs232demo.v:56.4-64.3|rs232demo.v:143.12-143.19"
  attribute \init 5'00000
  wire \send.bit_cnt[0]

  attribute \ROUTING "LogicTILE(01,04):IMUX60;LogicTILE(01,04):IMUX60:I12 <= LogicTILE(01,04):RMUX10:O0;1;LogicTILE(01,04):alta_slice15:A;LogicTILE(01,04):alta_slice15:A <= LogicTILE(01,04):IMUX60:O0;1;LogicTILE(01,04):IMUX01;LogicTILE(01,04):IMUX01:I11 <= LogicTILE(01,04):RMUX05:O0;1;LogicTILE(01,04):alta_slice00:B;LogicTILE(01,04):alta_slice00:B <= LogicTILE(01,04):IMUX01:O0;1;LogicTILE(01,05):alta_slice06:LutOut;;1;LogicTILE(01,04):RMUX10;LogicTILE(01,04):RMUX10:I17 <= LogicTILE(01,05):RMUX27:O0;1;LogicTILE(01,04):IMUX56;LogicTILE(01,04):IMUX56:I12 <= LogicTILE(01,04):RMUX10:O0;1;LogicTILE(01,04):alta_slice14:A;LogicTILE(01,04):alta_slice14:A <= LogicTILE(01,04):IMUX56:O0;1;LogicTILE(01,05):IMUX38;LogicTILE(01,05):IMUX38:I3 <= LogicTILE(01,05):OMUX19:O0;1;LogicTILE(01,05):OMUX19;LogicTILE(01,05):OMUX19:I0 <= LogicTILE(01,05):alta_slice06:LutOut;1;LogicTILE(01,05):OMUX20;LogicTILE(01,05):OMUX20:I0 <= LogicTILE(01,05):alta_slice06:LutOut;1;LogicTILE(01,05):alta_slice12:A;LogicTILE(01,05):alta_slice12:A <= LogicTILE(01,05):IMUX48:O0;1;LogicTILE(01,05):RMUX27;LogicTILE(01,05):RMUX27:I2 <= LogicTILE(01,05):OMUX20:O0;1;LogicTILE(01,05):alta_slice01:A;LogicTILE(01,05):alta_slice01:A <= LogicTILE(01,05):IMUX04:O0;1;LogicTILE(01,05):alta_slice09:C;LogicTILE(01,05):alta_slice09:C <= LogicTILE(01,05):IMUX38:O0;1;LogicTILE(01,05):IMUX48;LogicTILE(01,05):IMUX48:I3 <= LogicTILE(01,05):OMUX19:O0;1;LogicTILE(01,04):RMUX05;LogicTILE(01,04):RMUX05:I17 <= LogicTILE(01,05):RMUX27:O0;1;LogicTILE(01,05):IMUX04;LogicTILE(01,05):IMUX04:I4 <= LogicTILE(01,05):OMUX19:O0;1"
  wire $abc$1483$auto$simplemap.cc:256:simplemap_eqne$858_new_inv_

  attribute \ROUTING "LogicTILE(00,07):alta_slice06:LutOut;;1;LogicTILE(00,07):OMUX19;LogicTILE(00,07):OMUX19:I0 <= LogicTILE(00,07):alta_slice06:LutOut;1;LogicTILE(00,07):IMUX60;LogicTILE(00,07):IMUX60:I3 <= LogicTILE(00,07):OMUX19:O0;1;LogicTILE(00,07):alta_slice15:A;LogicTILE(00,07):alta_slice15:A <= LogicTILE(00,07):IMUX60:O0;1"
  wire $abc$1483$new_n148_

  attribute \ROUTING "LogicTILE(00,07):OMUX07;LogicTILE(00,07):OMUX07:I0 <= LogicTILE(00,07):alta_slice02:LutOut;1;LogicTILE(00,07):alta_slice02:LutOut;;1;LogicTILE(00,07):IMUX12;LogicTILE(00,07):IMUX12:I1 <= LogicTILE(00,07):OMUX07:O0;1;LogicTILE(00,07):alta_slice03:A;LogicTILE(00,07):alta_slice03:A <= LogicTILE(00,07):IMUX12:O0;1"
  wire $abc$1483$new_n146_

  attribute \ROUTING "LogicTILE(00,07):alta_slice10:LutOut;;1;LogicTILE(00,07):OMUX31;LogicTILE(00,07):OMUX31:I0 <= LogicTILE(00,07):alta_slice10:LutOut;1;LogicTILE(00,07):IMUX44;LogicTILE(00,07):IMUX44:I5 <= LogicTILE(00,07):OMUX31:O0;1;LogicTILE(00,07):alta_slice11:A;LogicTILE(00,07):alta_slice11:A <= LogicTILE(00,07):IMUX44:O0;1"
  wire $abc$1483$new_n143_

  attribute \ROUTING "LogicTILE(02,06):RMUX60;LogicTILE(02,06):RMUX60:I2 <= LogicTILE(02,06):OMUX32:O0;1;LogicTILE(01,06):IMUX50;LogicTILE(01,06):IMUX50:I10 <= LogicTILE(02,06):RMUX60:O0;1;LogicTILE(02,06):alta_slice10:Q;;1;LogicTILE(02,06):OMUX32;LogicTILE(02,06):OMUX32:I1 <= LogicTILE(02,06):alta_slice10:Q;1;LogicTILE(01,06):alta_slice12:C;LogicTILE(01,06):alta_slice12:C <= LogicTILE(01,06):IMUX50:O0;1"
  attribute \src "rs232demo.v:44.4-52.3|rs232demo.v:79.6-79.18"
  wire \recv.buffer_valid

  attribute \ROUTING "LogicTILE(01,06):alta_slice12:LutOut;;1;LogicTILE(01,06):OMUX37;LogicTILE(01,06):OMUX37:I0 <= LogicTILE(01,06):alta_slice12:LutOut;1;LogicTILE(01,06):IMUX36;LogicTILE(01,06):IMUX36:I7 <= LogicTILE(01,06):OMUX37:O0;1;LogicTILE(01,06):alta_slice09:A;LogicTILE(01,06):alta_slice09:A <= LogicTILE(01,06):IMUX36:O0;1"
  wire $abc$1483$new_n139_

  attribute \ROUTING "LogicTILE(00,07):OMUX05;LogicTILE(00,07):OMUX05:I1 <= LogicTILE(00,07):alta_slice01:Q;1;LogicTILE(00,07):RMUX21;LogicTILE(00,07):RMUX21:I1 <= LogicTILE(00,07):OMUX05:O0;1;LogicTILE(00,05):RMUX83;LogicTILE(00,05):RMUX83:I18 <= LogicTILE(00,07):RMUX21:O0;1;LogicTILE(00,05):alta_slice04:B;LogicTILE(00,05):alta_slice04:B <= LogicTILE(00,05):IMUX17:O0;1;LogicTILE(00,07):OMUX03;LogicTILE(00,07):OMUX03:I1 <= LogicTILE(00,07):alta_slice01:Q;1;LogicTILE(00,05):IMUX17;LogicTILE(00,05):IMUX17:I24 <= LogicTILE(00,05):RMUX83:O0;1;IOTILE(01,09):RMUX12;IOTILE(01,09):RMUX12:I3 <= LogicTILE(01,07):RMUX09:O0;1;IOTILE(01,09):IOMUX01;IOTILE(01,09):IOMUX01:I3 <= IOTILE(01,09):RMUX12:O0;1;LogicTILE(00,07):alta_slice01:Q;;1;LogicTILE(00,07):OMUX04;LogicTILE(00,07):OMUX04:I1 <= LogicTILE(00,07):alta_slice01:Q;1;LogicTILE(01,07):RMUX09;LogicTILE(01,07):RMUX09:I1 <= LogicTILE(00,07):OMUX03:O0;1;LogicTILE(00,07):IMUX05;LogicTILE(00,07):IMUX05:I1 <= LogicTILE(00,07):OMUX04:O0;1;LogicTILE(00,07):alta_slice01:B;LogicTILE(00,07):alta_slice01:B <= LogicTILE(00,07):IMUX05:O0;1"
  attribute \init 1'1
  attribute \src "rs232demo.v:56.4-64.3|rs232demo.v:137.9-137.13"
  wire \LED5

  attribute \ROUTING "LogicTILE(00,07):alta_slice00:LutOut;;1;LogicTILE(00,07):OMUX01;LogicTILE(00,07):OMUX01:I0 <= LogicTILE(00,07):alta_slice00:LutOut;1;LogicTILE(00,07):IMUX04;LogicTILE(00,07):IMUX04:I0 <= LogicTILE(00,07):OMUX01:O0;1;LogicTILE(00,07):alta_slice01:A;LogicTILE(00,07):alta_slice01:A <= LogicTILE(00,07):IMUX04:O0;1"
  wire $abc$1483$new_n136_

  attribute \ROUTING "LogicTILE(02,06):alta_slice12:LutOut;;1;LogicTILE(02,06):IMUX57;LogicTILE(02,06):IMUX57:I26 <= LogicTILE(02,06):RMUX95:O0;1;LogicTILE(02,06):OMUX38;LogicTILE(02,06):OMUX38:I0 <= LogicTILE(02,06):alta_slice12:LutOut;1;LogicTILE(02,06):RMUX95;LogicTILE(02,06):RMUX95:I0 <= LogicTILE(02,06):OMUX38:O0;1;LogicTILE(02,06):alta_slice14:B;LogicTILE(02,06):alta_slice14:B <= LogicTILE(02,06):IMUX57:O0;1"
  wire $abc$1483$new_n134_

  attribute \ROUTING "LogicTILE(00,05):IMUX09;LogicTILE(00,05):IMUX09:I23 <= LogicTILE(00,05):RMUX77:O0;1;LogicTILE(00,05):alta_slice07:B;LogicTILE(00,05):alta_slice07:B <= LogicTILE(00,05):IMUX29:O0;1;LogicTILE(00,05):alta_slice12:B;LogicTILE(00,05):alta_slice12:B <= LogicTILE(00,05):IMUX49:O0;1;LogicTILE(00,04):alta_slice09:C;LogicTILE(00,04):alta_slice09:C <= LogicTILE(00,04):IMUX38:O0;1;LogicTILE(00,05):IMUX16;LogicTILE(00,05):IMUX16:I23 <= LogicTILE(00,05):RMUX76:O0;1;LogicTILE(00,05):alta_slice04:A;LogicTILE(00,05):alta_slice04:A <= LogicTILE(00,05):IMUX16:O0;1;LogicTILE(00,04):IMUX38;LogicTILE(00,04):IMUX38:I5 <= LogicTILE(00,04):OMUX28:O0;1;LogicTILE(00,04):OMUX28;LogicTILE(00,04):OMUX28:I1 <= LogicTILE(00,04):alta_slice09:Q;1;LogicTILE(00,05):IMUX49;LogicTILE(00,05):IMUX49:I23 <= LogicTILE(00,05):RMUX77:O0;1;LogicTILE(00,04):alta_slice06:B;LogicTILE(00,04):alta_slice06:B <= LogicTILE(00,04):IMUX25:O0;1;LogicTILE(00,05):IMUX29;LogicTILE(00,05):IMUX29:I23 <= LogicTILE(00,05):RMUX77:O0;1;LogicTILE(00,04):alta_slice09:Q;;1;LogicTILE(00,04):IMUX46;LogicTILE(00,04):IMUX46:I19 <= LogicTILE(00,04):RMUX52:O0;1;LogicTILE(00,04):RMUX69;LogicTILE(00,04):RMUX69:I1 <= LogicTILE(00,04):OMUX29:O0;1;LogicTILE(00,04):alta_slice11:C;LogicTILE(00,04):alta_slice11:C <= LogicTILE(00,04):IMUX46:O0;1;LogicTILE(00,05):alta_slice02:B;LogicTILE(00,05):alta_slice02:B <= LogicTILE(00,05):IMUX09:O0;1;LogicTILE(00,05):RMUX77;LogicTILE(00,05):RMUX77:I13 <= LogicTILE(00,04):RMUX69:O0;1;LogicTILE(00,04):RMUX52;LogicTILE(00,04):RMUX52:I1 <= LogicTILE(00,04):OMUX29:O0;1;LogicTILE(00,04):OMUX29;LogicTILE(00,04):OMUX29:I1 <= LogicTILE(00,04):alta_slice09:Q;1;LogicTILE(00,05):RMUX76;LogicTILE(00,05):RMUX76:I13 <= LogicTILE(00,04):RMUX69:O0;1;LogicTILE(00,05):IMUX42;LogicTILE(00,05):IMUX42:I23 <= LogicTILE(00,05):RMUX76:O0;1;LogicTILE(00,04):IMUX25;LogicTILE(00,04):IMUX25:I5 <= LogicTILE(00,04):OMUX28:O0;1;LogicTILE(00,05):alta_slice10:C;LogicTILE(00,05):alta_slice10:C <= LogicTILE(00,05):IMUX42:O0;1"
  attribute \src "rs232demo.v:56.4-64.3|rs232demo.v:144.12-144.20"
  attribute \init 6'111100
  wire \send.byte_cnt[3]

  attribute \ROUTING "LogicTILE(02,05):OMUX10;LogicTILE(02,05):OMUX10:I0 <= LogicTILE(02,05):alta_slice03:LutOut;1;LogicTILE(02,05):alta_slice01:B;LogicTILE(02,05):alta_slice01:B <= LogicTILE(02,05):IMUX05:O0;1;LogicTILE(02,05):alta_slice03:LutOut;;1;LogicTILE(02,05):IMUX05;LogicTILE(02,05):IMUX05:I2 <= LogicTILE(02,05):OMUX10:O0;1;LogicTILE(02,05):OMUX11;LogicTILE(02,05):OMUX11:I0 <= LogicTILE(02,05):alta_slice03:LutOut;1;LogicTILE(02,05):RMUX22;LogicTILE(02,05):RMUX22:I3 <= LogicTILE(02,05):OMUX11:O0;1;LogicTILE(02,05):IMUX00;LogicTILE(02,05):IMUX00:I14 <= LogicTILE(02,05):RMUX22:O0;1;LogicTILE(02,05):alta_slice00:A;LogicTILE(02,05):alta_slice00:A <= LogicTILE(02,05):IMUX00:O0;1"
  attribute \src "rs232demo.v:44.4-52.3|rs232demo.v:112|/usr/local/bin/../share/yosys/techmap.v:295.27-295.69|/usr/local/bin/../share/yosys/techmap.v:238.21-238.22"
  wire $abc$1483$auto$alumacc.cc:485:replace_alu$204.lcu.g[5]_new_

  attribute \ROUTING "LogicTILE(00,04):OMUX31;LogicTILE(00,04):OMUX31:I0 <= LogicTILE(00,04):alta_slice10:LutOut;1;LogicTILE(00,04):IMUX36;LogicTILE(00,04):IMUX36:I6 <= LogicTILE(00,04):OMUX31:O0;1;LogicTILE(00,04):alta_slice10:LutOut;;1;LogicTILE(00,04):OMUX32;LogicTILE(00,04):OMUX32:I0 <= LogicTILE(00,04):alta_slice10:LutOut;1;LogicTILE(00,04):RMUX53;LogicTILE(00,04):RMUX53:I2 <= LogicTILE(00,04):OMUX32:O0;1;LogicTILE(00,04):IMUX09;LogicTILE(00,04):IMUX09:I19 <= LogicTILE(00,04):RMUX53:O0;1;LogicTILE(00,04):alta_slice09:A;LogicTILE(00,04):alta_slice09:A <= LogicTILE(00,04):IMUX36:O0;1;LogicTILE(00,04):alta_slice02:B;LogicTILE(00,04):alta_slice02:B <= LogicTILE(00,04):IMUX09:O0;1"
  wire $abc$1483$new_n165_

  attribute \ROUTING "LogicTILE(02,05):IMUX28;LogicTILE(02,05):IMUX28:I10 <= BramTILE(03,05):RMUX72:O0;1;LogicTILE(02,05):alta_slice15:LutOut;;1;LogicTILE(02,05):alta_slice07:A;LogicTILE(02,05):alta_slice07:A <= LogicTILE(02,05):IMUX28:O0;1;LogicTILE(02,05):OMUX47;LogicTILE(02,05):OMUX47:I0 <= LogicTILE(02,05):alta_slice15:LutOut;1;LogicTILE(02,05):RMUX73;LogicTILE(02,05):RMUX73:I3 <= LogicTILE(02,05):OMUX47:O0;1;LogicTILE(02,04):RMUX23;LogicTILE(02,04):RMUX23:I17 <= LogicTILE(02,05):RMUX73:O0;1;LogicTILE(02,04):IMUX53;LogicTILE(02,04):IMUX53:I14 <= LogicTILE(02,04):RMUX23:O0;1;LogicTILE(02,04):alta_slice13:B;LogicTILE(02,04):alta_slice13:B <= LogicTILE(02,04):IMUX53:O0;1;LogicTILE(02,05):OMUX45;LogicTILE(02,05):OMUX45:I0 <= LogicTILE(02,05):alta_slice15:LutOut;1;BramTILE(03,05):RMUX72;BramTILE(03,05):RMUX72:I3 <= LogicTILE(02,05):OMUX45:O0;1;LogicTILE(02,05):IMUX44;LogicTILE(02,05):IMUX44:I10 <= BramTILE(03,05):RMUX72:O0;1;LogicTILE(02,05):alta_slice11:A;LogicTILE(02,05):alta_slice11:A <= LogicTILE(02,05):IMUX44:O0;1"
  wire $abc$1483$new_n119_

  attribute \ROUTING "LogicTILE(02,04):RMUX04;LogicTILE(02,04):RMUX04:I1 <= LogicTILE(02,04):OMUX05:O0;1;LogicTILE(02,04):alta_slice13:A;LogicTILE(02,04):alta_slice13:A <= LogicTILE(02,04):IMUX52:O0;1;LogicTILE(02,06):IMUX56;LogicTILE(02,06):IMUX56:I25 <= LogicTILE(02,06):RMUX88:O0;1;LogicTILE(02,05):IMUX46;LogicTILE(02,05):IMUX46:I25 <= LogicTILE(02,05):RMUX88:O0;1;LogicTILE(02,06):alta_slice13:C;LogicTILE(02,06):alta_slice13:C <= LogicTILE(02,06):IMUX54:O0;1;LogicTILE(02,04):IMUX52;LogicTILE(02,04):IMUX52:I11 <= LogicTILE(02,04):RMUX04:O0;1;LogicTILE(02,05):IMUX24;LogicTILE(02,05):IMUX24:I25 <= LogicTILE(02,05):RMUX88:O0;1;LogicTILE(02,05):alta_slice05:A;LogicTILE(02,05):alta_slice05:A <= LogicTILE(02,05):IMUX20:O0;1;LogicTILE(02,06):IMUX32;LogicTILE(02,06):IMUX32:I25 <= LogicTILE(02,06):RMUX88:O0;1;LogicTILE(02,06):alta_slice08:A;LogicTILE(02,06):alta_slice08:A <= LogicTILE(02,06):IMUX32:O0;1;LogicTILE(02,04):OMUX05;LogicTILE(02,04):OMUX05:I0 <= LogicTILE(02,04):alta_slice01:LutOut;1;LogicTILE(02,06):alta_slice05:A;LogicTILE(02,06):alta_slice05:A <= LogicTILE(02,06):IMUX20:O0;1;LogicTILE(02,05):RMUX88;LogicTILE(02,05):RMUX88:I13 <= LogicTILE(02,04):RMUX19:O0;1;LogicTILE(02,04):RMUX19;LogicTILE(02,04):RMUX19:I1 <= LogicTILE(02,04):OMUX05:O0;1;LogicTILE(02,06):IMUX20;LogicTILE(02,06):IMUX20:I25 <= LogicTILE(02,06):RMUX88:O0;1;LogicTILE(02,05):IMUX20;LogicTILE(02,05):IMUX20:I25 <= LogicTILE(02,05):RMUX88:O0;1;LogicTILE(02,06):alta_slice14:A;LogicTILE(02,06):alta_slice14:A <= LogicTILE(02,06):IMUX56:O0;1;LogicTILE(02,05):alta_slice06:A;LogicTILE(02,05):alta_slice06:A <= LogicTILE(02,05):IMUX24:O0;1;LogicTILE(02,05):alta_slice11:C;LogicTILE(02,05):alta_slice11:C <= LogicTILE(02,05):IMUX46:O0;1;LogicTILE(02,06):RMUX88;LogicTILE(02,06):RMUX88:I14 <= LogicTILE(02,04):RMUX19:O0;1;LogicTILE(02,06):IMUX54;LogicTILE(02,06):IMUX54:I25 <= LogicTILE(02,06):RMUX88:O0;1;LogicTILE(02,04):alta_slice01:LutOut;;1"
  wire $abc$1483$new_n121_

  attribute \ROUTING "LogicTILE(02,05):IMUX37;LogicTILE(02,05):IMUX37:I25 <= LogicTILE(02,05):RMUX89:O0;1;LogicTILE(02,05):IMUX06;LogicTILE(02,05):IMUX06:I26 <= LogicTILE(02,05):RMUX94:O0;1;LogicTILE(02,06):OMUX29;LogicTILE(02,06):OMUX29:I0 <= LogicTILE(02,06):alta_slice09:LutOut;1;LogicTILE(02,05):RMUX89;LogicTILE(02,05):RMUX89:I17 <= LogicTILE(02,06):RMUX67:O0;1;LogicTILE(02,05):alta_slice01:C;LogicTILE(02,05):alta_slice01:C <= LogicTILE(02,05):IMUX06:O0;1;LogicTILE(02,06):RMUX67;LogicTILE(02,06):RMUX67:I1 <= LogicTILE(02,06):OMUX29:O0;1;LogicTILE(02,05):RMUX94;LogicTILE(02,05):RMUX94:I17 <= LogicTILE(02,06):RMUX67:O0;1;LogicTILE(02,06):alta_slice09:LutOut;;1;LogicTILE(02,05):IMUX54;LogicTILE(02,05):IMUX54:I26 <= LogicTILE(02,05):RMUX94:O0;1;LogicTILE(02,05):alta_slice09:B;LogicTILE(02,05):alta_slice09:B <= LogicTILE(02,05):IMUX37:O0;1;LogicTILE(02,05):alta_slice13:C;LogicTILE(02,05):alta_slice13:C <= LogicTILE(02,05):IMUX54:O0;1"
  wire $abc$1483$new_n114_

  attribute \ROUTING "LogicTILE(00,05):IMUX04;LogicTILE(00,05):IMUX04:I14 <= LogicTILE(00,05):RMUX22:O0;1;LogicTILE(00,05):alta_slice01:A;LogicTILE(00,05):alta_slice01:A <= LogicTILE(00,05):IMUX04:O0;1;LogicTILE(00,04):IMUX40;LogicTILE(00,04):IMUX40:I17 <= LogicTILE(00,04):RMUX40:O0;1;LogicTILE(00,04):alta_slice10:A;LogicTILE(00,04):alta_slice10:A <= LogicTILE(00,04):IMUX40:O0;1;LogicTILE(00,04):IMUX16;LogicTILE(00,04):IMUX16:I17 <= LogicTILE(00,04):RMUX40:O0;1;LogicTILE(00,05):IMUX36;LogicTILE(00,05):IMUX36:I14 <= LogicTILE(00,05):RMUX22:O0;1;LogicTILE(00,05):RMUX22;LogicTILE(00,05):RMUX22:I13 <= LogicTILE(00,04):RMUX25:O0;1;LogicTILE(00,04):alta_slice01:A;LogicTILE(00,04):alta_slice01:A <= LogicTILE(00,04):IMUX04:O0;1;LogicTILE(00,04):alta_slice04:A;LogicTILE(00,04):alta_slice04:A <= LogicTILE(00,04):IMUX16:O0;1;LogicTILE(01,04):RMUX79;LogicTILE(01,04):RMUX79:I2 <= LogicTILE(01,04):OMUX44:O0;1;LogicTILE(01,04):IMUX54;LogicTILE(01,04):IMUX54:I8 <= LogicTILE(01,04):OMUX43:O0;1;LogicTILE(01,04):RMUX73;LogicTILE(01,04):RMUX73:I2 <= LogicTILE(01,04):OMUX44:O0;1;LogicTILE(01,04):RMUX72;LogicTILE(01,04):RMUX72:I4 <= LogicTILE(01,04):RMUX73:O0;1;LogicTILE(01,04):OMUX43;LogicTILE(01,04):OMUX43:I0 <= LogicTILE(01,04):alta_slice14:LutOut;1;LogicTILE(00,04):IMUX04;LogicTILE(00,04):IMUX04:I10 <= LogicTILE(01,04):RMUX72:O0;1;LogicTILE(00,05):alta_slice09:A;LogicTILE(00,05):alta_slice09:A <= LogicTILE(00,05):IMUX36:O0;1;LogicTILE(01,04):OMUX44;LogicTILE(01,04):OMUX44:I0 <= LogicTILE(01,04):alta_slice14:LutOut;1;LogicTILE(00,04):RMUX25;LogicTILE(00,04):RMUX25:I5 <= LogicTILE(01,04):RMUX79:O0;1;LogicTILE(01,04):alta_slice13:C;LogicTILE(01,04):alta_slice13:C <= LogicTILE(01,04):IMUX54:O0;1;LogicTILE(00,04):RMUX40;LogicTILE(00,04):RMUX40:I5 <= LogicTILE(01,04):RMUX79:O0;1;LogicTILE(01,04):alta_slice14:LutOut;;1"
  wire $abc$1483$new_n157_

  attribute \ROUTING "LogicTILE(01,06):alta_slice05:B;LogicTILE(01,06):alta_slice05:B <= LogicTILE(01,06):IMUX21:O0;1;LogicTILE(01,06):IMUX49;LogicTILE(01,06):IMUX49:I5 <= LogicTILE(01,06):OMUX34:O0;1;LogicTILE(01,06):alta_slice12:B;LogicTILE(01,06):alta_slice12:B <= LogicTILE(01,06):IMUX49:O0;1;LogicTILE(01,06):alta_slice11:Q;;1;LogicTILE(01,06):OMUX34;LogicTILE(01,06):OMUX34:I1 <= LogicTILE(01,06):alta_slice11:Q;1;LogicTILE(01,06):IMUX44;LogicTILE(01,06):IMUX44:I6 <= LogicTILE(01,06):OMUX34:O0;1;LogicTILE(01,06):IMUX21;LogicTILE(01,06):IMUX21:I6 <= LogicTILE(01,06):OMUX34:O0;1;LogicTILE(01,06):alta_slice11:A;LogicTILE(01,06):alta_slice11:A <= LogicTILE(01,06):IMUX44:O0;1"
  attribute \src "rs232demo.v:44.4-52.3|rs232demo.v:78.12-78.18"
  wire \recv.buffer[7]

  attribute \ROUTING "LogicTILE(01,04):IMUX18;LogicTILE(01,04):IMUX18:I24 <= LogicTILE(01,04):RMUX82:O0;1;LogicTILE(01,04):alta_slice04:C;LogicTILE(01,04):alta_slice04:C <= LogicTILE(01,04):IMUX18:O0;1;LogicTILE(01,04):alta_slice07:C;LogicTILE(01,04):alta_slice07:C <= LogicTILE(01,04):IMUX30:O0;1;LogicTILE(01,04):alta_slice12:C;LogicTILE(01,04):alta_slice12:C <= LogicTILE(01,04):IMUX50:O0;1;LogicTILE(01,04):OMUX41;LogicTILE(01,04):OMUX41:I1 <= LogicTILE(01,04):alta_slice13:Q;1;LogicTILE(01,04):IMUX30;LogicTILE(01,04):IMUX30:I24 <= LogicTILE(01,04):RMUX82:O0;1;LogicTILE(01,04):RMUX82;LogicTILE(01,04):RMUX82:I1 <= LogicTILE(01,04):OMUX41:O0;1;LogicTILE(01,04):alta_slice13:D;LogicTILE(01,04):alta_slice13:D <= LogicTILE(01,04):IMUX55:O0;1;LogicTILE(01,04):IMUX26;LogicTILE(01,04):IMUX26:I24 <= LogicTILE(01,04):RMUX82:O0;1;LogicTILE(01,04):alta_slice13:Q;;1;LogicTILE(01,04):OMUX40;LogicTILE(01,04):OMUX40:I1 <= LogicTILE(01,04):alta_slice13:Q;1;LogicTILE(01,04):IMUX55;LogicTILE(01,04):IMUX55:I7 <= LogicTILE(01,04):OMUX40:O0;1;LogicTILE(01,04):IMUX33;LogicTILE(01,04):IMUX33:I7 <= LogicTILE(01,04):OMUX40:O0;1;LogicTILE(01,04):alta_slice06:C;LogicTILE(01,04):alta_slice06:C <= LogicTILE(01,04):IMUX26:O0;1;LogicTILE(01,04):IMUX50;LogicTILE(01,04):IMUX50:I7 <= LogicTILE(01,04):OMUX40:O0;1;LogicTILE(01,04):alta_slice08:B;LogicTILE(01,04):alta_slice08:B <= LogicTILE(01,04):IMUX33:O0;1"
  attribute \src "rs232demo.v:56.4-64.3|rs232demo.v:143.12-143.19"
  attribute \init 5'00000
  wire \send.bit_cnt[3]

  attribute \ROUTING "LogicTILE(01,04):IMUX21;LogicTILE(01,04):IMUX21:I3 <= LogicTILE(01,04):OMUX16:O0;1;LogicTILE(01,04):IMUX32;LogicTILE(01,04):IMUX32:I16 <= LogicTILE(01,04):RMUX34:O0;1;LogicTILE(01,04):alta_slice08:A;LogicTILE(01,04):alta_slice08:A <= LogicTILE(01,04):IMUX32:O0;1;LogicTILE(01,04):alta_slice05:B;LogicTILE(01,04):alta_slice05:B <= LogicTILE(01,04):IMUX21:O0;1;LogicTILE(01,04):IMUX53;LogicTILE(01,04):IMUX53:I2 <= LogicTILE(01,04):OMUX16:O0;1;LogicTILE(01,04):alta_slice04:A;LogicTILE(01,04):alta_slice04:A <= LogicTILE(01,04):IMUX16:O0;1;LogicTILE(01,04):alta_slice12:B;LogicTILE(01,04):alta_slice12:B <= LogicTILE(01,04):IMUX49:O0;1;LogicTILE(01,04):alta_slice06:D;LogicTILE(01,04):alta_slice06:D <= LogicTILE(01,04):IMUX27:O0;1;LogicTILE(01,04):IMUX28;LogicTILE(01,04):IMUX28:I16 <= LogicTILE(01,04):RMUX34:O0;1;LogicTILE(01,04):alta_slice05:Q;;1;LogicTILE(01,04):alta_slice13:B;LogicTILE(01,04):alta_slice13:B <= LogicTILE(01,04):IMUX53:O0;1;LogicTILE(01,04):OMUX16;LogicTILE(01,04):OMUX16:I1 <= LogicTILE(01,04):alta_slice05:Q;1;LogicTILE(01,04):IMUX16;LogicTILE(01,04):IMUX16:I3 <= LogicTILE(01,04):OMUX16:O0;1;LogicTILE(01,04):OMUX17;LogicTILE(01,04):OMUX17:I1 <= LogicTILE(01,04):alta_slice05:Q;1;LogicTILE(01,04):IMUX27;LogicTILE(01,04):IMUX27:I2 <= LogicTILE(01,04):OMUX16:O0;1;LogicTILE(01,04):RMUX34;LogicTILE(01,04):RMUX34:I1 <= LogicTILE(01,04):OMUX17:O0;1;LogicTILE(01,04):IMUX49;LogicTILE(01,04):IMUX49:I2 <= LogicTILE(01,04):OMUX16:O0;1;LogicTILE(01,04):alta_slice07:A;LogicTILE(01,04):alta_slice07:A <= LogicTILE(01,04):IMUX28:O0;1"
  attribute \src "rs232demo.v:56.4-64.3|rs232demo.v:143.12-143.19"
  attribute \init 5'00000
  wire \send.bit_cnt[2]

  attribute \ROUTING "LogicTILE(01,06):IMUX57;LogicTILE(01,06):IMUX57:I2 <= LogicTILE(01,06):OMUX16:O0;1;LogicTILE(01,06):alta_slice14:B;LogicTILE(01,06):alta_slice14:B <= LogicTILE(01,06):IMUX57:O0;1;LogicTILE(01,06):OMUX17;LogicTILE(01,06):OMUX17:I1 <= LogicTILE(01,06):alta_slice05:Q;1;LogicTILE(01,06):IMUX48;LogicTILE(01,06):IMUX48:I15 <= LogicTILE(01,06):RMUX28:O0;1;LogicTILE(01,06):alta_slice12:A;LogicTILE(01,06):alta_slice12:A <= LogicTILE(01,06):IMUX48:O0;1;LogicTILE(01,06):RMUX28;LogicTILE(01,06):RMUX28:I1 <= LogicTILE(01,06):OMUX17:O0;1;LogicTILE(01,06):alta_slice05:Q;;1;LogicTILE(01,06):OMUX16;LogicTILE(01,06):OMUX16:I1 <= LogicTILE(01,06):alta_slice05:Q;1;LogicTILE(01,06):IMUX20;LogicTILE(01,06):IMUX20:I3 <= LogicTILE(01,06):OMUX16:O0;1;LogicTILE(01,06):alta_slice05:A;LogicTILE(01,06):alta_slice05:A <= LogicTILE(01,06):IMUX20:O0;1"
  attribute \src "rs232demo.v:44.4-52.3|rs232demo.v:78.12-78.18"
  wire \recv.buffer[6]

  attribute \ROUTING "LogicTILE(01,05):alta_slice01:C;LogicTILE(01,05):alta_slice01:C <= LogicTILE(01,05):IMUX06:O0;1;LogicTILE(01,05):OMUX04;LogicTILE(01,05):OMUX04:I1 <= LogicTILE(01,05):alta_slice01:Q;1;LogicTILE(01,05):IMUX06;LogicTILE(01,05):IMUX06:I1 <= LogicTILE(01,05):OMUX04:O0;1;LogicTILE(01,05):IMUX61;LogicTILE(01,05):IMUX61:I0 <= LogicTILE(01,05):OMUX04:O0;1;LogicTILE(01,05):alta_slice01:Q;;1;LogicTILE(01,05):OMUX05;LogicTILE(01,05):OMUX05:I1 <= LogicTILE(01,05):alta_slice01:Q;1;LogicTILE(01,05):alta_slice11:C;LogicTILE(01,05):alta_slice11:C <= LogicTILE(01,05):IMUX46:O0;1;LogicTILE(01,05):IMUX46;LogicTILE(01,05):IMUX46:I12 <= LogicTILE(01,05):RMUX10:O0;1;LogicTILE(01,05):alta_slice15:B;LogicTILE(01,05):alta_slice15:B <= LogicTILE(01,05):IMUX61:O0;1;LogicTILE(01,05):RMUX10;LogicTILE(01,05):RMUX10:I1 <= LogicTILE(01,05):OMUX05:O0;1"
  attribute \src "rs232demo.v:56.4-64.3|rs232demo.v:142.25-142.34"
  attribute \init 8'00000000
  wire \send.cycle_cnt[6]

  attribute \ROUTING "LogicTILE(01,05):IMUX36;LogicTILE(01,05):IMUX36:I7 <= LogicTILE(01,05):OMUX37:O0;1;LogicTILE(01,05):alta_slice09:A;LogicTILE(01,05):alta_slice09:A <= LogicTILE(01,05):IMUX36:O0;1;LogicTILE(01,05):alta_slice12:B;LogicTILE(01,05):alta_slice12:B <= LogicTILE(01,05):IMUX49:O0;1;LogicTILE(01,05):IMUX44;LogicTILE(01,05):IMUX44:I7 <= LogicTILE(01,05):OMUX37:O0;1;LogicTILE(01,05):alta_slice04:A;LogicTILE(01,05):alta_slice04:A <= LogicTILE(01,05):IMUX16:O0;1;LogicTILE(01,05):alta_slice00:A;LogicTILE(01,05):alta_slice00:A <= LogicTILE(01,05):IMUX00:O0;1;LogicTILE(01,05):IMUX00;LogicTILE(01,05):IMUX00:I7 <= LogicTILE(01,05):OMUX37:O0;1;LogicTILE(01,05):alta_slice11:A;LogicTILE(01,05):alta_slice11:A <= LogicTILE(01,05):IMUX44:O0;1;LogicTILE(01,05):IMUX16;LogicTILE(01,05):IMUX16:I7 <= LogicTILE(01,05):OMUX37:O0;1;LogicTILE(01,05):IMUX49;LogicTILE(01,05):IMUX49:I6 <= LogicTILE(01,05):OMUX37:O0;1;LogicTILE(01,05):alta_slice12:Q;;1;LogicTILE(01,05):OMUX37;LogicTILE(01,05):OMUX37:I1 <= LogicTILE(01,05):alta_slice12:Q;1"
  attribute \src "rs232demo.v:56.4-64.3|rs232demo.v:142.25-142.34"
  attribute \init 8'00000000
  wire \send.cycle_cnt[0]

  attribute \ROUTING "LogicTILE(01,06):IMUX56;LogicTILE(01,06):IMUX56:I7 <= LogicTILE(01,06):OMUX43:O0;1;LogicTILE(01,06):alta_slice09:C;LogicTILE(01,06):alta_slice09:C <= LogicTILE(01,06):IMUX38:O0;1;LogicTILE(01,06):alta_slice14:Q;;1;LogicTILE(01,06):IMUX38;LogicTILE(01,06):IMUX38:I8 <= LogicTILE(01,06):OMUX43:O0;1;LogicTILE(01,06):OMUX44;LogicTILE(01,06):OMUX44:I1 <= LogicTILE(01,06):alta_slice14:Q;1;LogicTILE(01,06):RMUX83;LogicTILE(01,06):RMUX83:I2 <= LogicTILE(01,06):OMUX44:O0;1;LogicTILE(01,06):IMUX29;LogicTILE(01,06):IMUX29:I24 <= LogicTILE(01,06):RMUX83:O0;1;LogicTILE(01,06):alta_slice14:A;LogicTILE(01,06):alta_slice14:A <= LogicTILE(01,06):IMUX56:O0;1;LogicTILE(01,06):OMUX43;LogicTILE(01,06):OMUX43:I1 <= LogicTILE(01,06):alta_slice14:Q;1;LogicTILE(01,06):alta_slice07:B;LogicTILE(01,06):alta_slice07:B <= LogicTILE(01,06):IMUX29:O0;1"
  attribute \src "rs232demo.v:44.4-52.3|rs232demo.v:78.12-78.18"
  wire \recv.buffer[5]

  attribute \ROUTING "LogicTILE(01,05):OMUX32;LogicTILE(01,05):OMUX32:I1 <= LogicTILE(01,05):alta_slice10:Q;1;LogicTILE(01,05):alta_slice10:D;LogicTILE(01,05):alta_slice10:D <= LogicTILE(01,05):IMUX43:O0;1;LogicTILE(01,05):RMUX59;LogicTILE(01,05):RMUX59:I2 <= LogicTILE(01,05):OMUX32:O0;1;LogicTILE(01,05):IMUX59;LogicTILE(01,05):IMUX59:I20 <= LogicTILE(01,05):RMUX59:O0;1;LogicTILE(01,05):alta_slice14:D;LogicTILE(01,05):alta_slice14:D <= LogicTILE(01,05):IMUX59:O0;1;LogicTILE(01,05):alta_slice13:C;LogicTILE(01,05):alta_slice13:C <= LogicTILE(01,05):IMUX54:O0;1;LogicTILE(01,05):alta_slice10:Q;;1;LogicTILE(01,05):OMUX31;LogicTILE(01,05):OMUX31:I1 <= LogicTILE(01,05):alta_slice10:Q;1;LogicTILE(01,05):IMUX43;LogicTILE(01,05):IMUX43:I5 <= LogicTILE(01,05):OMUX31:O0;1;LogicTILE(01,05):IMUX54;LogicTILE(01,05):IMUX54:I5 <= LogicTILE(01,05):OMUX31:O0;1"
  attribute \src "rs232demo.v:56.4-64.3|rs232demo.v:142.25-142.34"
  attribute \init 8'00000000
  wire \send.cycle_cnt[5]

  attribute \ROUTING "LogicTILE(01,05):IMUX21;LogicTILE(01,05):IMUX21:I22 <= LogicTILE(01,05):RMUX71:O0;1;LogicTILE(01,05):alta_slice05:B;LogicTILE(01,05):alta_slice05:B <= LogicTILE(01,05):IMUX21:O0;1;LogicTILE(01,05):IMUX57;LogicTILE(01,05):IMUX57:I22 <= LogicTILE(01,05):RMUX71:O0;1;LogicTILE(01,05):IMUX33;LogicTILE(01,05):IMUX33:I4 <= LogicTILE(01,05):OMUX25:O0;1;LogicTILE(01,05):alta_slice14:B;LogicTILE(01,05):alta_slice14:B <= LogicTILE(01,05):IMUX57:O0;1;LogicTILE(01,05):OMUX26;LogicTILE(01,05):OMUX26:I1 <= LogicTILE(01,05):alta_slice08:Q;1;LogicTILE(01,05):IMUX41;LogicTILE(01,05):IMUX41:I22 <= LogicTILE(01,05):RMUX71:O0;1;LogicTILE(01,05):RMUX71;LogicTILE(01,05):RMUX71:I0 <= LogicTILE(01,05):OMUX26:O0;1;LogicTILE(01,05):alta_slice13:A;LogicTILE(01,05):alta_slice13:A <= LogicTILE(01,05):IMUX52:O0;1;LogicTILE(01,05):alta_slice10:B;LogicTILE(01,05):alta_slice10:B <= LogicTILE(01,05):IMUX41:O0;1;LogicTILE(01,05):IMUX52;LogicTILE(01,05):IMUX52:I4 <= LogicTILE(01,05):OMUX25:O0;1;LogicTILE(01,05):alta_slice08:Q;;1;LogicTILE(01,05):OMUX25;LogicTILE(01,05):OMUX25:I1 <= LogicTILE(01,05):alta_slice08:Q;1;LogicTILE(01,05):alta_slice08:B;LogicTILE(01,05):alta_slice08:B <= LogicTILE(01,05):IMUX33:O0;1"
  attribute \src "rs232demo.v:56.4-64.3|rs232demo.v:142.25-142.34"
  attribute \init 8'00000000
  wire \send.cycle_cnt[3]

  attribute \ROUTING "LogicTILE(01,05):alta_slice11:LutOut;;1;LogicTILE(01,05):OMUX34;LogicTILE(01,05):OMUX34:I0 <= LogicTILE(01,05):alta_slice11:LutOut;1;LogicTILE(01,05):IMUX25;LogicTILE(01,05):IMUX25:I6 <= LogicTILE(01,05):OMUX34:O0;1;LogicTILE(01,05):alta_slice06:B;LogicTILE(01,05):alta_slice06:B <= LogicTILE(01,05):IMUX25:O0;1"
  wire $abc$1483$new_n152_

  attribute \ROUTING "LogicTILE(00,06):IMUX20;LogicTILE(00,06):IMUX20:I3 <= LogicTILE(00,06):OMUX16:O0;1;LogicTILE(00,07):alta_slice02:C;LogicTILE(00,07):alta_slice02:C <= LogicTILE(00,07):IMUX10:O0;1;LogicTILE(00,06):OMUX16;LogicTILE(00,06):OMUX16:I1 <= LogicTILE(00,06):alta_slice05:Q;1;LogicTILE(00,06):IMUX25;LogicTILE(00,06):IMUX25:I2 <= LogicTILE(00,06):OMUX16:O0;1;LogicTILE(00,06):alta_slice06:B;LogicTILE(00,06):alta_slice06:B <= LogicTILE(00,06):IMUX25:O0;1;LogicTILE(00,07):IMUX41;LogicTILE(00,07):IMUX41:I19 <= LogicTILE(00,07):RMUX53:O0;1;LogicTILE(00,06):alta_slice05:A;LogicTILE(00,06):alta_slice05:A <= LogicTILE(00,06):IMUX20:O0;1;LogicTILE(00,07):alta_slice10:B;LogicTILE(00,07):alta_slice10:B <= LogicTILE(00,07):IMUX41:O0;1;LogicTILE(00,07):alta_slice00:A;LogicTILE(00,07):alta_slice00:A <= LogicTILE(00,07):IMUX00:O0;1;LogicTILE(00,07):IMUX25;LogicTILE(00,07):IMUX25:I19 <= LogicTILE(00,07):RMUX53:O0;1;LogicTILE(00,07):IMUX10;LogicTILE(00,07):IMUX10:I19 <= LogicTILE(00,07):RMUX52:O0;1;LogicTILE(00,07):alta_slice06:B;LogicTILE(00,07):alta_slice06:B <= LogicTILE(00,07):IMUX25:O0;1;LogicTILE(00,07):RMUX53;LogicTILE(00,07):RMUX53:I13 <= LogicTILE(00,06):RMUX39:O0;1;LogicTILE(00,07):IMUX29;LogicTILE(00,07):IMUX29:I19 <= LogicTILE(00,07):RMUX53:O0;1;LogicTILE(00,07):alta_slice07:B;LogicTILE(00,07):alta_slice07:B <= LogicTILE(00,07):IMUX29:O0;1;LogicTILE(00,06):alta_slice05:Q;;1;LogicTILE(00,06):RMUX39;LogicTILE(00,06):RMUX39:I1 <= LogicTILE(00,06):OMUX17:O0;1;LogicTILE(00,07):RMUX52;LogicTILE(00,07):RMUX52:I13 <= LogicTILE(00,06):RMUX39:O0;1;LogicTILE(00,06):OMUX17;LogicTILE(00,06):OMUX17:I1 <= LogicTILE(00,06):alta_slice05:Q;1;LogicTILE(00,07):IMUX00;LogicTILE(00,07):IMUX00:I19 <= LogicTILE(00,07):RMUX52:O0;1"
  attribute \src "rs232demo.v:44.4-52.3|rs232demo.v:78.12-78.18"
  wire \recv.buffer[3]

  attribute \ROUTING "LogicTILE(01,04):IMUX00;LogicTILE(01,04):IMUX00:I3 <= LogicTILE(01,04):OMUX13:O0;1;LogicTILE(01,04):alta_slice00:A;LogicTILE(01,04):alta_slice00:A <= LogicTILE(01,04):IMUX00:O0;1;LogicTILE(01,04):OMUX13;LogicTILE(01,04):OMUX13:I0 <= LogicTILE(01,04):alta_slice04:LutOut;1;LogicTILE(01,04):IMUX06;LogicTILE(01,04):IMUX06:I3 <= LogicTILE(01,04):OMUX13:O0;1;LogicTILE(01,04):alta_slice01:C;LogicTILE(01,04):alta_slice01:C <= LogicTILE(01,04):IMUX06:O0;1;LogicTILE(01,04):alta_slice04:LutOut;;1;LogicTILE(01,04):OMUX14;LogicTILE(01,04):OMUX14:I0 <= LogicTILE(01,04):alta_slice04:LutOut;1;LogicTILE(01,04):RMUX47;LogicTILE(01,04):RMUX47:I0 <= LogicTILE(01,04):OMUX14:O0;1;LogicTILE(01,04):IMUX57;LogicTILE(01,04):IMUX57:I18 <= LogicTILE(01,04):RMUX47:O0;1;LogicTILE(01,04):alta_slice14:B;LogicTILE(01,04):alta_slice14:B <= LogicTILE(01,04):IMUX57:O0;1"
  wire $abc$1483$auto$simplemap.cc:256:simplemap_eqne$832_new_inv_

  attribute \ROUTING "LogicTILE(00,05):OMUX16;LogicTILE(00,05):OMUX16:I0 <= LogicTILE(00,05):alta_slice05:LutOut;1;LogicTILE(00,05):IMUX19;LogicTILE(00,05):IMUX19:I3 <= LogicTILE(00,05):OMUX16:O0;1;LogicTILE(00,05):alta_slice05:LutOut;;1;LogicTILE(00,05):alta_slice04:D;LogicTILE(00,05):alta_slice04:D <= LogicTILE(00,05):IMUX19:O0;1"
  wire $abc$1483$new_n214_

  attribute \ROUTING "LogicTILE(02,05):alta_slice00:LutOut;;1;LogicTILE(02,05):RMUX23;LogicTILE(02,05):RMUX23:I0 <= LogicTILE(02,05):OMUX02:O0;1;LogicTILE(02,05):IMUX25;LogicTILE(02,05):IMUX25:I14 <= LogicTILE(02,05):RMUX23:O0;1;LogicTILE(02,05):OMUX02;LogicTILE(02,05):OMUX02:I0 <= LogicTILE(02,05):alta_slice00:LutOut;1;LogicTILE(02,05):alta_slice06:B;LogicTILE(02,05):alta_slice06:B <= LogicTILE(02,05):IMUX25:O0;1"
  wire $abc$1483$new_n128_

  attribute \ROUTING "LogicTILE(00,04):alta_slice05:LutOut;;1;LogicTILE(00,04):OMUX15;LogicTILE(00,04):OMUX15:I0 <= LogicTILE(00,04):alta_slice05:LutOut;1;LogicTILE(01,04):RMUX29;LogicTILE(01,04):RMUX29:I1 <= LogicTILE(00,04):OMUX15:O0;1;LogicTILE(01,04):IMUX05;LogicTILE(01,04):IMUX05:I15 <= LogicTILE(01,04):RMUX29:O0;1;LogicTILE(01,04):alta_slice01:B;LogicTILE(01,04):alta_slice01:B <= LogicTILE(01,04):IMUX05:O0;1"
  wire $abc$1483$new_n210_

  attribute \ROUTING "LogicTILE(01,06):alta_slice11:C;LogicTILE(01,06):alta_slice11:C <= LogicTILE(01,06):IMUX46:O0;1;LogicTILE(01,06):IMUX46;LogicTILE(01,06):IMUX46:I10 <= LogicTILE(02,06):RMUX84:O0;1;LogicTILE(01,06):RMUX46;LogicTILE(01,06):RMUX46:I5 <= LogicTILE(02,06):RMUX79:O0;1;LogicTILE(01,06):IMUX58;LogicTILE(01,06):IMUX58:I18 <= LogicTILE(01,06):RMUX46:O0;1;LogicTILE(01,06):alta_slice14:C;LogicTILE(01,06):alta_slice14:C <= LogicTILE(01,06):IMUX58:O0;1;LogicTILE(00,06):IMUX54;LogicTILE(00,06):IMUX54:I18 <= LogicTILE(00,06):RMUX46:O0;1;LogicTILE(00,06):alta_slice13:C;LogicTILE(00,06):alta_slice13:C <= LogicTILE(00,06):IMUX54:O0;1;LogicTILE(02,06):RMUX84;LogicTILE(02,06):RMUX84:I3 <= LogicTILE(02,06):OMUX47:O0;1;LogicTILE(01,06):IMUX30;LogicTILE(01,06):IMUX30:I10 <= LogicTILE(02,06):RMUX84:O0;1;LogicTILE(01,06):alta_slice07:C;LogicTILE(01,06):alta_slice07:C <= LogicTILE(01,06):IMUX30:O0;1;LogicTILE(01,06):alta_slice05:C;LogicTILE(01,06):alta_slice05:C <= LogicTILE(01,06):IMUX22:O0;1;LogicTILE(00,06):IMUX26;LogicTILE(00,06):IMUX26:I18 <= LogicTILE(00,06):RMUX46:O0;1;LogicTILE(00,06):alta_slice05:C;LogicTILE(00,06):alta_slice05:C <= LogicTILE(00,06):IMUX22:O0;1;LogicTILE(01,06):IMUX22;LogicTILE(01,06):IMUX22:I10 <= LogicTILE(02,06):RMUX84:O0;1;LogicTILE(00,06):alta_slice06:C;LogicTILE(00,06):alta_slice06:C <= LogicTILE(00,06):IMUX26:O0;1;LogicTILE(02,06):OMUX47;LogicTILE(02,06):OMUX47:I0 <= LogicTILE(02,06):alta_slice15:LutOut;1;LogicTILE(00,06):IMUX22;LogicTILE(00,06):IMUX22:I18 <= LogicTILE(00,06):RMUX46:O0;1;LogicTILE(02,06):alta_slice15:LutOut;;1;LogicTILE(00,06):IMUX30;LogicTILE(00,06):IMUX30:I18 <= LogicTILE(00,06):RMUX46:O0;1;LogicTILE(02,06):RMUX79;LogicTILE(02,06):RMUX79:I3 <= LogicTILE(02,06):OMUX47:O0;1;LogicTILE(00,06):RMUX46;LogicTILE(00,06):RMUX46:I6 <= LogicTILE(02,06):RMUX79:O0;1;LogicTILE(00,06):alta_slice07:C;LogicTILE(00,06):alta_slice07:C <= LogicTILE(00,06):IMUX30:O0;1"
  wire $abc$1483$new_n105_

  attribute \ROUTING "LogicTILE(00,06):alta_slice03:B;LogicTILE(00,06):alta_slice03:B <= LogicTILE(00,06):IMUX13:O0;1;LogicTILE(00,06):IMUX53;LogicTILE(00,06):IMUX53:I3 <= LogicTILE(00,06):OMUX22:O0;1;LogicTILE(00,06):IMUX13;LogicTILE(00,06):IMUX13:I4 <= LogicTILE(00,06):OMUX22:O0;1;LogicTILE(00,06):alta_slice13:B;LogicTILE(00,06):alta_slice13:B <= LogicTILE(00,06):IMUX53:O0;1;LogicTILE(00,06):OMUX23;LogicTILE(00,06):OMUX23:I1 <= LogicTILE(00,06):alta_slice07:Q;1;LogicTILE(00,06):IMUX28;LogicTILE(00,06):IMUX28:I4 <= LogicTILE(00,06):OMUX22:O0;1;LogicTILE(00,06):alta_slice07:A;LogicTILE(00,06):alta_slice07:A <= LogicTILE(00,06):IMUX28:O0;1;LogicTILE(00,06):OMUX22;LogicTILE(00,06):OMUX22:I1 <= LogicTILE(00,06):alta_slice07:Q;1;LogicTILE(00,06):RMUX40;LogicTILE(00,06):RMUX40:I3 <= LogicTILE(00,06):OMUX23:O0;1;LogicTILE(00,06):IMUX00;LogicTILE(00,06):IMUX00:I17 <= LogicTILE(00,06):RMUX40:O0;1;LogicTILE(00,06):alta_slice07:Q;;1;LogicTILE(00,06):alta_slice00:A;LogicTILE(00,06):alta_slice00:A <= LogicTILE(00,06):IMUX00:O0;1"
  attribute \src "rs232demo.v:44.4-52.3|rs232demo.v:78.12-78.18"
  wire \recv.buffer[1]

  attribute \ROUTING "LogicTILE(00,07):OMUX47;LogicTILE(00,07):OMUX47:I1 <= LogicTILE(00,07):alta_slice15:Q;1;LogicTILE(00,07):RMUX73;LogicTILE(00,07):RMUX73:I3 <= LogicTILE(00,07):OMUX47:O0;1;LogicTILE(00,05):RMUX16;LogicTILE(00,05):RMUX16:I18 <= LogicTILE(00,07):RMUX73:O0;1;LogicTILE(00,05):IMUX00;LogicTILE(00,05):IMUX00:I13 <= LogicTILE(00,05):RMUX16:O0;1;LogicTILE(00,05):alta_slice00:A;LogicTILE(00,05):alta_slice00:A <= LogicTILE(00,05):IMUX00:O0;1;LogicTILE(01,07):RMUX74;LogicTILE(01,07):RMUX74:I3 <= LogicTILE(00,07):OMUX45:O0;1;LogicTILE(02,07):RMUX09;LogicTILE(02,07):RMUX09:I9 <= LogicTILE(01,07):RMUX74:O0;1;IOTILE(02,09):RMUX12;IOTILE(02,09):RMUX12:I3 <= LogicTILE(02,07):RMUX09:O0;1;IOTILE(02,09):IOMUX00;IOTILE(02,09):IOMUX00:I3 <= IOTILE(02,09):RMUX12:O0;1;LogicTILE(00,07):alta_slice15:Q;;1;LogicTILE(00,07):OMUX45;LogicTILE(00,07):OMUX45:I1 <= LogicTILE(00,07):alta_slice15:Q;1;LogicTILE(00,07):OMUX46;LogicTILE(00,07):OMUX46:I1 <= LogicTILE(00,07):alta_slice15:Q;1;LogicTILE(00,07):IMUX61;LogicTILE(00,07):IMUX61:I8 <= LogicTILE(00,07):OMUX46:O0;1;LogicTILE(00,07):alta_slice15:B;LogicTILE(00,07):alta_slice15:B <= LogicTILE(00,07):IMUX61:O0;1"
  attribute \init 1'1
  attribute \src "rs232demo.v:56.4-64.3|rs232demo.v:133.9-133.13"
  wire \LED1

  attribute \ROUTING "LogicTILE(00,06):alta_slice02:LutOut;;1;LogicTILE(00,06):OMUX08;LogicTILE(00,06):OMUX08:I0 <= LogicTILE(00,06):alta_slice02:LutOut;1;LogicTILE(00,06):RMUX07;LogicTILE(00,06):RMUX07:I2 <= LogicTILE(00,06):OMUX08:O0;1;LogicTILE(00,05):RMUX47;LogicTILE(00,05):RMUX47:I17 <= LogicTILE(00,06):RMUX07:O0;1;LogicTILE(00,05):IMUX47;LogicTILE(00,05):IMUX47:I18 <= LogicTILE(00,05):RMUX47:O0;1;LogicTILE(00,05):alta_slice11:D;LogicTILE(00,05):alta_slice11:D <= LogicTILE(00,05):IMUX47:O0;1"
  wire $abc$1483$new_n205_

  attribute \ROUTING "LogicTILE(00,07):IMUX26;LogicTILE(00,07):IMUX26:I22 <= LogicTILE(00,07):RMUX70:O0;1;LogicTILE(00,07):IMUX09;LogicTILE(00,07):IMUX09:I22 <= LogicTILE(00,07):RMUX71:O0;1;LogicTILE(00,07):alta_slice02:B;LogicTILE(00,07):alta_slice02:B <= LogicTILE(00,07):IMUX09:O0;1;LogicTILE(00,06):OMUX40;LogicTILE(00,06):OMUX40:I1 <= LogicTILE(00,06):alta_slice13:Q;1;LogicTILE(00,06):IMUX52;LogicTILE(00,06):IMUX52:I7 <= LogicTILE(00,06):OMUX40:O0;1;LogicTILE(00,07):IMUX02;LogicTILE(00,07):IMUX02:I22 <= LogicTILE(00,07):RMUX70:O0;1;LogicTILE(00,06):alta_slice13:A;LogicTILE(00,06):alta_slice13:A <= LogicTILE(00,06):IMUX52:O0;1;LogicTILE(00,07):alta_slice00:C;LogicTILE(00,07):alta_slice00:C <= LogicTILE(00,07):IMUX02:O0;1;LogicTILE(00,07):alta_slice06:C;LogicTILE(00,07):alta_slice06:C <= LogicTILE(00,07):IMUX26:O0;1;LogicTILE(00,07):IMUX28;LogicTILE(00,07):IMUX28:I22 <= LogicTILE(00,07):RMUX70:O0;1;LogicTILE(00,06):alta_slice13:Q;;1;LogicTILE(00,07):RMUX71;LogicTILE(00,07):RMUX71:I13 <= LogicTILE(00,06):RMUX85:O0;1;LogicTILE(00,06):OMUX41;LogicTILE(00,06):OMUX41:I1 <= LogicTILE(00,06):alta_slice13:Q;1;LogicTILE(00,07):RMUX70;LogicTILE(00,07):RMUX70:I13 <= LogicTILE(00,06):RMUX85:O0;1;LogicTILE(00,06):RMUX85;LogicTILE(00,06):RMUX85:I1 <= LogicTILE(00,06):OMUX41:O0;1;LogicTILE(00,07):alta_slice07:A;LogicTILE(00,07):alta_slice07:A <= LogicTILE(00,07):IMUX28:O0;1;LogicTILE(00,07):IMUX42;LogicTILE(00,07):IMUX42:I22 <= LogicTILE(00,07):RMUX70:O0;1;LogicTILE(00,07):alta_slice10:C;LogicTILE(00,07):alta_slice10:C <= LogicTILE(00,07):IMUX42:O0;1"
  attribute \src "rs232demo.v:44.4-52.3|rs232demo.v:78.12-78.18"
  wire \recv.buffer[0]

  attribute \ROUTING "LogicTILE(02,05):IMUX40;LogicTILE(02,05):IMUX40:I9 <= BramTILE(03,05):RMUX00:O0;1;LogicTILE(02,05):alta_slice10:A;LogicTILE(02,05):alta_slice10:A <= LogicTILE(02,05):IMUX40:O0;1;LogicTILE(12,04):RMUX08;LogicTILE(12,04):RMUX08:I16 <= IOTILE(12,00):InputMUX01:O0;1;BramTILE(03,04):RMUX30;BramTILE(03,04):RMUX30:I8 <= LogicTILE(07,04):RMUX79:O0;1;LogicTILE(01,06):IMUX45;LogicTILE(01,06):IMUX45:I13 <= LogicTILE(01,06):RMUX17:O0;1;IOTILE(12,00):InputMUX01;IOTILE(12,00):InputMUX01:I0 <= IOTILE(12,00):alta_ioreg00:combout;1;LogicTILE(02,04):IMUX05;LogicTILE(02,04):IMUX05:I9 <= BramTILE(03,04):RMUX30:O0;1;LogicTILE(01,06):alta_slice11:B;LogicTILE(01,06):alta_slice11:B <= LogicTILE(01,06):IMUX45:O0;1;LogicTILE(04,05):RMUX49;LogicTILE(04,05):RMUX49:I13 <= LogicTILE(04,04):RMUX85:O0;1;LogicTILE(08,04):RMUX20;LogicTILE(08,04):RMUX20:I8 <= LogicTILE(12,04):RMUX03:O0;1;LogicTILE(04,06):RMUX49;LogicTILE(04,06):RMUX49:I14 <= LogicTILE(04,04):RMUX85:O0;1;LogicTILE(01,06):RMUX17;LogicTILE(01,06):RMUX17:I7 <= LogicTILE(04,06):RMUX49:O0;1;LogicTILE(12,04):RMUX03;LogicTILE(12,04):RMUX03:I16 <= IOTILE(12,00):InputMUX01:O0;1;LogicTILE(07,04):RMUX79;LogicTILE(07,04):RMUX79:I8 <= LogicTILE(11,04):RMUX43:O0;1;LogicTILE(02,06):alta_slice01:B;LogicTILE(02,06):alta_slice01:B <= LogicTILE(02,06):IMUX05:O0;1;LogicTILE(02,04):alta_slice01:B;LogicTILE(02,04):alta_slice01:B <= LogicTILE(02,04):IMUX05:O0;1;LogicTILE(02,06):IMUX05;LogicTILE(02,06):IMUX05:I13 <= LogicTILE(02,06):RMUX17:O0;1;BramTILE(03,05):RMUX00;BramTILE(03,05):RMUX00:I5 <= LogicTILE(04,05):RMUX49:O0;1;LogicTILE(02,06):RMUX17;LogicTILE(02,06):RMUX17:I6 <= LogicTILE(04,06):RMUX49:O0;1;LogicTILE(11,04):RMUX43;LogicTILE(11,04):RMUX43:I8 <= LogicTILE(12,04):RMUX08:O0;1;IOTILE(12,00):alta_ioreg00;;1;LogicTILE(04,04):RMUX85;LogicTILE(04,04):RMUX85:I8 <= LogicTILE(08,04):RMUX20:O0;1"
  attribute \src "rs232demo.v:44.4-52.3|rs232demo.v:71.9-71.11"
  wire \RX

  attribute \ROUTING "LogicTILE(00,04):IMUX45;LogicTILE(00,04):IMUX45:I11 <= LogicTILE(00,04):RMUX05:O0;1;LogicTILE(00,04):alta_slice11:B;LogicTILE(00,04):alta_slice11:B <= LogicTILE(00,04):IMUX45:O0;1;LogicTILE(00,04):IMUX37;LogicTILE(00,04):IMUX37:I11 <= LogicTILE(00,04):RMUX05:O0;1;LogicTILE(00,04):IMUX08;LogicTILE(00,04):IMUX08:I1 <= LogicTILE(00,04):OMUX07:O0;1;LogicTILE(00,04):alta_slice09:B;LogicTILE(00,04):alta_slice09:B <= LogicTILE(00,04):IMUX37:O0;1;LogicTILE(00,05):RMUX34;LogicTILE(00,05):RMUX34:I13 <= LogicTILE(00,04):RMUX09:O0;1;LogicTILE(00,05):IMUX01;LogicTILE(00,05):IMUX01:I15 <= LogicTILE(00,05):RMUX29:O0;1;LogicTILE(00,05):alta_slice00:B;LogicTILE(00,05):alta_slice00:B <= LogicTILE(00,05):IMUX01:O0;1;LogicTILE(00,05):alta_slice01:B;LogicTILE(00,05):alta_slice01:B <= LogicTILE(00,05):IMUX05:O0;1;LogicTILE(00,05):IMUX18;LogicTILE(00,05):IMUX18:I16 <= LogicTILE(00,05):RMUX34:O0;1;LogicTILE(00,05):RMUX29;LogicTILE(00,05):RMUX29:I13 <= LogicTILE(00,04):RMUX09:O0;1;LogicTILE(00,05):IMUX30;LogicTILE(00,05):IMUX30:I16 <= LogicTILE(00,05):RMUX34:O0;1;LogicTILE(00,04):RMUX09;LogicTILE(00,04):RMUX09:I2 <= LogicTILE(00,04):OMUX08:O0;1;LogicTILE(00,04):alta_slice02:A;LogicTILE(00,04):alta_slice02:A <= LogicTILE(00,04):IMUX08:O0;1;LogicTILE(00,05):alta_slice04:C;LogicTILE(00,05):alta_slice04:C <= LogicTILE(00,05):IMUX18:O0;1;LogicTILE(00,05):IMUX40;LogicTILE(00,05):IMUX40:I16 <= LogicTILE(00,05):RMUX34:O0;1;LogicTILE(00,05):alta_slice10:A;LogicTILE(00,05):alta_slice10:A <= LogicTILE(00,05):IMUX40:O0;1;LogicTILE(00,05):alta_slice07:C;LogicTILE(00,05):alta_slice07:C <= LogicTILE(00,05):IMUX30:O0;1;LogicTILE(00,04):alta_slice02:Q;;1;LogicTILE(00,04):RMUX05;LogicTILE(00,04):RMUX05:I2 <= LogicTILE(00,04):OMUX08:O0;1;LogicTILE(00,04):OMUX07;LogicTILE(00,04):OMUX07:I1 <= LogicTILE(00,04):alta_slice02:Q;1;LogicTILE(00,04):IMUX24;LogicTILE(00,04):IMUX24:I1 <= LogicTILE(00,04):OMUX07:O0;1;LogicTILE(00,05):IMUX05;LogicTILE(00,05):IMUX05:I15 <= LogicTILE(00,05):RMUX29:O0;1;LogicTILE(00,04):OMUX08;LogicTILE(00,04):OMUX08:I1 <= LogicTILE(00,04):alta_slice02:Q;1;LogicTILE(00,04):alta_slice06:A;LogicTILE(00,04):alta_slice06:A <= LogicTILE(00,04):IMUX24:O0;1"
  attribute \src "rs232demo.v:56.4-64.3|rs232demo.v:144.12-144.20"
  attribute \init 6'111100
  wire \send.byte_cnt[2]

  attribute \ROUTING "LogicTILE(02,05):OMUX22;LogicTILE(02,05):OMUX22:I0 <= LogicTILE(02,05):alta_slice07:LutOut;1;LogicTILE(02,05):IMUX21;LogicTILE(02,05):IMUX21:I4 <= LogicTILE(02,05):OMUX22:O0;1;LogicTILE(02,05):alta_slice07:LutOut;;1;LogicTILE(02,05):alta_slice05:B;LogicTILE(02,05):alta_slice05:B <= LogicTILE(02,05):IMUX21:O0;1"
  wire $abc$1483$new_n124_

  attribute \ROUTING "LogicTILE(02,06):OMUX44;LogicTILE(02,06):OMUX44:I1 <= LogicTILE(02,06):alta_slice14:Q;1;LogicTILE(02,06):RMUX83;LogicTILE(02,06):RMUX83:I2 <= LogicTILE(02,06):OMUX44:O0;1;LogicTILE(02,06):alta_slice14:Q;;1;LogicTILE(02,06):IMUX58;LogicTILE(02,06):IMUX58:I7 <= LogicTILE(02,06):OMUX43:O0;1;LogicTILE(02,06):IMUX31;LogicTILE(02,06):IMUX31:I24 <= LogicTILE(02,06):RMUX83:O0;1;LogicTILE(02,06):alta_slice14:C;LogicTILE(02,06):alta_slice14:C <= LogicTILE(02,06):IMUX58:O0;1;LogicTILE(02,06):alta_slice07:D;LogicTILE(02,06):alta_slice07:D <= LogicTILE(02,06):IMUX31:O0;1;LogicTILE(02,06):OMUX43;LogicTILE(02,06):OMUX43:I1 <= LogicTILE(02,06):alta_slice14:Q;1"
  attribute \src "rs232demo.v:44.4-52.3|rs232demo.v:82.12-82.19"
  attribute \init 4'0000
  wire \recv.bit_cnt[3]

  attribute \ROUTING "LogicTILE(00,07):OMUX10;LogicTILE(00,07):OMUX10:I1 <= LogicTILE(00,07):alta_slice03:Q;1;LogicTILE(00,07):OMUX09;LogicTILE(00,07):OMUX09:I1 <= LogicTILE(00,07):alta_slice03:Q;1;LogicTILE(00,05):alta_slice05:C;LogicTILE(00,05):alta_slice05:C <= LogicTILE(00,05):IMUX22:O0;1;LogicTILE(01,07):RMUX19;LogicTILE(01,07):RMUX19:I3 <= LogicTILE(00,07):OMUX09:O0;1;IOTILE(01,09):RMUX24;IOTILE(01,09):RMUX24:I1 <= LogicTILE(01,07):RMUX19:O0;1;IOTILE(01,09):IOMUX03;IOTILE(01,09):IOMUX03:I6 <= IOTILE(01,09):RMUX24:O0;1;LogicTILE(00,07):alta_slice03:Q;;1;LogicTILE(00,07):OMUX11;LogicTILE(00,07):OMUX11:I1 <= LogicTILE(00,07):alta_slice03:Q;1;LogicTILE(00,07):IMUX13;LogicTILE(00,07):IMUX13:I2 <= LogicTILE(00,07):OMUX10:O0;1;LogicTILE(00,05):RMUX46;LogicTILE(00,05):RMUX46:I18 <= LogicTILE(00,07):RMUX07:O0;1;LogicTILE(00,05):IMUX22;LogicTILE(00,05):IMUX22:I18 <= LogicTILE(00,05):RMUX46:O0;1;LogicTILE(00,07):RMUX07;LogicTILE(00,07):RMUX07:I3 <= LogicTILE(00,07):OMUX11:O0;1;LogicTILE(00,07):alta_slice03:B;LogicTILE(00,07):alta_slice03:B <= LogicTILE(00,07):IMUX13:O0;1"
  attribute \init 1'0
  attribute \src "rs232demo.v:56.4-64.3|rs232demo.v:134.9-134.13"
  wire \LED2

  attribute \ROUTING "LogicTILE(02,06):IMUX55;LogicTILE(02,06):IMUX55:I7 <= LogicTILE(02,06):OMUX40:O0;1;LogicTILE(02,06):alta_slice13:D;LogicTILE(02,06):alta_slice13:D <= LogicTILE(02,06):IMUX55:O0;1;LogicTILE(02,06):IMUX29;LogicTILE(02,06):IMUX29:I7 <= LogicTILE(02,06):OMUX40:O0;1;LogicTILE(02,06):OMUX40;LogicTILE(02,06):OMUX40:I1 <= LogicTILE(02,06):alta_slice13:Q;1;LogicTILE(02,06):alta_slice07:B;LogicTILE(02,06):alta_slice07:B <= LogicTILE(02,06):IMUX29:O0;1;LogicTILE(02,06):IMUX50;LogicTILE(02,06):IMUX50:I7 <= LogicTILE(02,06):OMUX40:O0;1;LogicTILE(02,06):alta_slice13:Q;;1;LogicTILE(02,06):alta_slice12:C;LogicTILE(02,06):alta_slice12:C <= LogicTILE(02,06):IMUX50:O0;1"
  attribute \src "rs232demo.v:44.4-52.3|rs232demo.v:82.12-82.19"
  attribute \init 4'0000
  wire \recv.bit_cnt[2]

  attribute \ROUTING "LogicTILE(00,05):RMUX69;LogicTILE(00,05):RMUX69:I1 <= LogicTILE(00,05):OMUX29:O0;1;LogicTILE(00,04):alta_slice10:C;LogicTILE(00,04):alta_slice10:C <= LogicTILE(00,04):IMUX42:O0;1;LogicTILE(00,05):IMUX43;LogicTILE(00,05):IMUX43:I4 <= LogicTILE(00,05):OMUX28:O0;1;LogicTILE(00,06):alta_slice08:B;LogicTILE(00,06):alta_slice08:B <= LogicTILE(00,06):IMUX33:O0;1;LogicTILE(00,04):IMUX44;LogicTILE(00,04):IMUX44:I26 <= LogicTILE(00,04):RMUX94:O0;1;LogicTILE(00,05):alta_slice09:C;LogicTILE(00,05):alta_slice09:C <= LogicTILE(00,05):IMUX38:O0;1;LogicTILE(00,05):IMUX02;LogicTILE(00,05):IMUX02:I20 <= LogicTILE(00,05):RMUX58:O0;1;LogicTILE(00,05):alta_slice00:C;LogicTILE(00,05):alta_slice00:C <= LogicTILE(00,05):IMUX02:O0;1;LogicTILE(00,04):RMUX94;LogicTILE(00,04):RMUX94:I17 <= LogicTILE(00,05):RMUX67:O0;1;LogicTILE(00,05):alta_slice07:A;LogicTILE(00,05):alta_slice07:A <= LogicTILE(00,05):IMUX28:O0;1;LogicTILE(00,05):alta_slice10:D;LogicTILE(00,05):alta_slice10:D <= LogicTILE(00,05):IMUX43:O0;1;LogicTILE(00,04):IMUX42;LogicTILE(00,04):IMUX42:I26 <= LogicTILE(00,04):RMUX94:O0;1;LogicTILE(00,06):IMUX33;LogicTILE(00,06):IMUX33:I24 <= LogicTILE(00,06):RMUX83:O0;1;LogicTILE(00,05):RMUX67;LogicTILE(00,05):RMUX67:I1 <= LogicTILE(00,05):OMUX29:O0;1;LogicTILE(00,04):alta_slice11:A;LogicTILE(00,04):alta_slice11:A <= LogicTILE(00,04):IMUX44:O0;1;LogicTILE(00,05):OMUX28;LogicTILE(00,05):OMUX28:I1 <= LogicTILE(00,05):alta_slice09:Q;1;LogicTILE(00,05):IMUX38;LogicTILE(00,05):IMUX38:I5 <= LogicTILE(00,05):OMUX28:O0;1;LogicTILE(00,05):IMUX28;LogicTILE(00,05):IMUX28:I20 <= LogicTILE(00,05):RMUX58:O0;1;LogicTILE(00,05):OMUX29;LogicTILE(00,05):OMUX29:I1 <= LogicTILE(00,05):alta_slice09:Q;1;LogicTILE(00,05):alta_slice09:Q;;1;LogicTILE(00,05):alta_slice01:D;LogicTILE(00,05):alta_slice01:D <= LogicTILE(00,05):IMUX07:O0;1;LogicTILE(00,05):IMUX07;LogicTILE(00,05):IMUX07:I5 <= LogicTILE(00,05):OMUX28:O0;1;LogicTILE(00,06):RMUX83;LogicTILE(00,06):RMUX83:I13 <= LogicTILE(00,05):RMUX69:O0;1;LogicTILE(00,05):RMUX58;LogicTILE(00,05):RMUX58:I1 <= LogicTILE(00,05):OMUX29:O0;1"
  attribute \src "rs232demo.v:56.4-64.3|rs232demo.v:144.12-144.20"
  attribute \init 6'111100
  wire \send.byte_cnt[1]

  attribute \ROUTING "LogicTILE(02,05):IMUX59;LogicTILE(02,05):IMUX59:I0 <= LogicTILE(02,05):OMUX04:O0;1;LogicTILE(02,05):alta_slice14:D;LogicTILE(02,05):alta_slice14:D <= LogicTILE(02,05):IMUX59:O0;1;LogicTILE(02,05):IMUX07;LogicTILE(02,05):IMUX07:I1 <= LogicTILE(02,05):OMUX04:O0;1;LogicTILE(02,05):alta_slice01:D;LogicTILE(02,05):alta_slice01:D <= LogicTILE(02,05):IMUX07:O0;1;LogicTILE(02,05):OMUX04;LogicTILE(02,05):OMUX04:I1 <= LogicTILE(02,05):alta_slice01:Q;1;LogicTILE(02,05):alta_slice00:B;LogicTILE(02,05):alta_slice00:B <= LogicTILE(02,05):IMUX01:O0;1;LogicTILE(02,05):alta_slice01:Q;;1;LogicTILE(02,05):IMUX01;LogicTILE(02,05):IMUX01:I1 <= LogicTILE(02,05):OMUX04:O0;1"
  attribute \src "rs232demo.v:44.4-52.3|rs232demo.v:81.32-81.41"
  wire \recv.cycle_cnt[6]

  attribute \ROUTING "LogicTILE(02,05):IMUX45;LogicTILE(02,05):IMUX45:I21 <= LogicTILE(02,05):RMUX65:O0;1;LogicTILE(02,05):alta_slice11:B;LogicTILE(02,05):alta_slice11:B <= LogicTILE(02,05):IMUX45:O0;1;LogicTILE(02,05):RMUX64;LogicTILE(02,05):RMUX64:I13 <= LogicTILE(02,04):RMUX85:O0;1;LogicTILE(02,05):IMUX58;LogicTILE(02,05):IMUX58:I21 <= LogicTILE(02,05):RMUX64:O0;1;LogicTILE(02,05):alta_slice14:C;LogicTILE(02,05):alta_slice14:C <= LogicTILE(02,05):IMUX58:O0;1;LogicTILE(02,05):IMUX29;LogicTILE(02,05):IMUX29:I21 <= LogicTILE(02,05):RMUX65:O0;1;LogicTILE(02,04):OMUX40;LogicTILE(02,04):OMUX40:I1 <= LogicTILE(02,04):alta_slice13:Q;1;LogicTILE(02,04):alta_slice13:C;LogicTILE(02,04):alta_slice13:C <= LogicTILE(02,04):IMUX54:O0;1;LogicTILE(02,04):OMUX41;LogicTILE(02,04):OMUX41:I1 <= LogicTILE(02,04):alta_slice13:Q;1;LogicTILE(02,04):RMUX85;LogicTILE(02,04):RMUX85:I1 <= LogicTILE(02,04):OMUX41:O0;1;LogicTILE(02,05):RMUX65;LogicTILE(02,05):RMUX65:I13 <= LogicTILE(02,04):RMUX85:O0;1;LogicTILE(02,05):IMUX13;LogicTILE(02,05):IMUX13:I21 <= LogicTILE(02,05):RMUX65:O0;1;LogicTILE(02,04):IMUX54;LogicTILE(02,04):IMUX54:I7 <= LogicTILE(02,04):OMUX40:O0;1;LogicTILE(02,05):alta_slice03:B;LogicTILE(02,05):alta_slice03:B <= LogicTILE(02,05):IMUX13:O0;1;LogicTILE(02,05):alta_slice07:B;LogicTILE(02,05):alta_slice07:B <= LogicTILE(02,05):IMUX29:O0;1;LogicTILE(02,04):alta_slice13:Q;;1"
  attribute \src "rs232demo.v:44.4-52.3|rs232demo.v:81.32-81.41"
  wire \recv.cycle_cnt[3]

  attribute \ROUTING "LogicTILE(00,05):RMUX40;LogicTILE(00,05):RMUX40:I3 <= LogicTILE(00,05):OMUX23:O0;1;LogicTILE(00,05):OMUX23;LogicTILE(00,05):OMUX23:I0 <= LogicTILE(00,05):alta_slice07:LutOut;1;LogicTILE(00,05):alta_slice03:A;LogicTILE(00,05):alta_slice03:A <= LogicTILE(00,05):IMUX12:O0;1;LogicTILE(00,05):RMUX25;LogicTILE(00,05):RMUX25:I3 <= LogicTILE(00,05):OMUX23:O0;1;LogicTILE(00,05):IMUX12;LogicTILE(00,05):IMUX12:I17 <= LogicTILE(00,05):RMUX40:O0;1;LogicTILE(00,05):alta_slice07:LutOut;;1;LogicTILE(00,06):RMUX16;LogicTILE(00,06):RMUX16:I13 <= LogicTILE(00,05):RMUX25:O0;1;LogicTILE(00,06):IMUX08;LogicTILE(00,06):IMUX08:I13 <= LogicTILE(00,06):RMUX16:O0;1;LogicTILE(00,06):alta_slice02:A;LogicTILE(00,06):alta_slice02:A <= LogicTILE(00,06):IMUX08:O0;1"
  attribute \src "rs232demo.v:56.4-64.3|rs232demo.v:188|/usr/local/bin/../share/yosys/techmap.v:295.27-295.69|/usr/local/bin/../share/yosys/techmap.v:256"
  wire $abc$1483$techmap$auto$alumacc.cc:485:replace_alu$194.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:256$921_Y_new_

  attribute \ROUTING "LogicTILE(02,05):IMUX48;LogicTILE(02,05):IMUX48:I20 <= LogicTILE(02,05):RMUX58:O0;1;LogicTILE(02,05):alta_slice10:B;LogicTILE(02,05):alta_slice10:B <= LogicTILE(02,05):IMUX41:O0;1;LogicTILE(02,05):alta_slice12:A;LogicTILE(02,05):alta_slice12:A <= LogicTILE(02,05):IMUX48:O0;1;LogicTILE(02,05):RMUX58;LogicTILE(02,05):RMUX58:I1 <= LogicTILE(02,05):OMUX29:O0;1;LogicTILE(02,05):IMUX56;LogicTILE(02,05):IMUX56:I20 <= LogicTILE(02,05):RMUX58:O0;1;LogicTILE(02,05):alta_slice14:A;LogicTILE(02,05):alta_slice14:A <= LogicTILE(02,05):IMUX56:O0;1;LogicTILE(02,05):alta_slice08:A;LogicTILE(02,05):alta_slice08:A <= LogicTILE(02,05):IMUX32:O0;1;LogicTILE(02,05):IMUX32;LogicTILE(02,05):IMUX32:I5 <= LogicTILE(02,05):OMUX28:O0;1;LogicTILE(02,05):IMUX41;LogicTILE(02,05):IMUX41:I4 <= LogicTILE(02,05):OMUX28:O0;1;LogicTILE(02,05):alta_slice09:Q;;1;LogicTILE(02,05):alta_slice09:C;LogicTILE(02,05):alta_slice09:C <= LogicTILE(02,05):IMUX38:O0;1;LogicTILE(02,05):OMUX29;LogicTILE(02,05):OMUX29:I1 <= LogicTILE(02,05):alta_slice09:Q;1;LogicTILE(02,05):OMUX28;LogicTILE(02,05):OMUX28:I1 <= LogicTILE(02,05):alta_slice09:Q;1;LogicTILE(02,05):IMUX38;LogicTILE(02,05):IMUX38:I5 <= LogicTILE(02,05):OMUX28:O0;1"
  attribute \src "rs232demo.v:44.4-52.3|rs232demo.v:81.32-81.41"
  wire \recv.cycle_cnt[0]

  attribute \ROUTING "LogicTILE(02,05):IMUX15;LogicTILE(02,05):IMUX15:I3 <= LogicTILE(02,05):OMUX16:O0;1;LogicTILE(02,05):alta_slice03:D;LogicTILE(02,05):alta_slice03:D <= LogicTILE(02,05):IMUX15:O0;1;LogicTILE(02,05):IMUX17;LogicTILE(02,05):IMUX17:I3 <= LogicTILE(02,05):OMUX16:O0;1;LogicTILE(02,05):alta_slice04:B;LogicTILE(02,05):alta_slice04:B <= LogicTILE(02,05):IMUX17:O0;1;LogicTILE(02,05):alta_slice05:Q;;1;LogicTILE(02,05):OMUX16;LogicTILE(02,05):OMUX16:I1 <= LogicTILE(02,05):alta_slice05:Q;1;LogicTILE(02,05):IMUX22;LogicTILE(02,05):IMUX22:I3 <= LogicTILE(02,05):OMUX16:O0;1;LogicTILE(02,05):alta_slice05:C;LogicTILE(02,05):alta_slice05:C <= LogicTILE(02,05):IMUX22:O0;1"
  attribute \src "rs232demo.v:44.4-52.3|rs232demo.v:81.32-81.41"
  wire \recv.cycle_cnt[5]

  attribute \ROUTING "LogicTILE(02,05):alta_slice03:C;LogicTILE(02,05):alta_slice03:C <= LogicTILE(02,05):IMUX14:O0;1;LogicTILE(02,05):OMUX34;LogicTILE(02,05):OMUX34:I1 <= LogicTILE(02,05):alta_slice11:Q;1;LogicTILE(02,05):IMUX47;LogicTILE(02,05):IMUX47:I6 <= LogicTILE(02,05):OMUX34:O0;1;LogicTILE(02,05):alta_slice11:Q;;1;LogicTILE(02,05):IMUX30;LogicTILE(02,05):IMUX30:I22 <= LogicTILE(02,05):RMUX70:O0;1;LogicTILE(02,05):alta_slice11:D;LogicTILE(02,05):alta_slice11:D <= LogicTILE(02,05):IMUX47:O0;1;LogicTILE(02,05):alta_slice07:C;LogicTILE(02,05):alta_slice07:C <= LogicTILE(02,05):IMUX30:O0;1;LogicTILE(02,05):IMUX16;LogicTILE(02,05):IMUX16:I22 <= LogicTILE(02,05):RMUX70:O0;1;LogicTILE(02,05):IMUX14;LogicTILE(02,05):IMUX14:I22 <= LogicTILE(02,05):RMUX70:O0;1;LogicTILE(02,05):OMUX35;LogicTILE(02,05):OMUX35:I1 <= LogicTILE(02,05):alta_slice11:Q;1;LogicTILE(02,05):RMUX70;LogicTILE(02,05):RMUX70:I3 <= LogicTILE(02,05):OMUX35:O0;1;LogicTILE(02,05):alta_slice04:A;LogicTILE(02,05):alta_slice04:A <= LogicTILE(02,05):IMUX16:O0;1"
  attribute \src "rs232demo.v:44.4-52.3|rs232demo.v:81.32-81.41"
  wire \recv.cycle_cnt[4]

  attribute \ROUTING "LogicTILE(00,07):OMUX34;LogicTILE(00,07):OMUX34:I1 <= LogicTILE(00,07):alta_slice11:Q;1;LogicTILE(00,07):IMUX45;LogicTILE(00,07):IMUX45:I6 <= LogicTILE(00,07):OMUX34:O0;1;LogicTILE(00,07):alta_slice11:B;LogicTILE(00,07):alta_slice11:B <= LogicTILE(00,07):IMUX45:O0;1;IOTILE(00,09):RMUX08;IOTILE(00,09):RMUX08:I1 <= LogicTILE(00,07):RMUX55:O0;1;LogicTILE(00,07):RMUX57;LogicTILE(00,07):RMUX57:I3 <= LogicTILE(00,07):OMUX35:O0;1;LogicTILE(00,06):RMUX28;LogicTILE(00,06):RMUX28:I17 <= LogicTILE(00,07):RMUX57:O0;1;LogicTILE(00,06):IMUX32;LogicTILE(00,06):IMUX32:I15 <= LogicTILE(00,06):RMUX28:O0;1;LogicTILE(00,06):alta_slice08:A;LogicTILE(00,06):alta_slice08:A <= LogicTILE(00,06):IMUX32:O0;1;LogicTILE(00,07):OMUX35;LogicTILE(00,07):OMUX35:I1 <= LogicTILE(00,07):alta_slice11:Q;1;LogicTILE(00,07):alta_slice11:Q;;1;LogicTILE(00,07):RMUX55;LogicTILE(00,07):RMUX55:I3 <= LogicTILE(00,07):OMUX35:O0;1;IOTILE(00,09):IOMUX02;IOTILE(00,09):IOMUX02:I2 <= IOTILE(00,09):RMUX08:O0;1"
  attribute \init 1'1
  attribute \src "rs232demo.v:56.4-64.3|rs232demo.v:135.9-135.13"
  wire \LED3

  attribute \ROUTING "LogicTILE(02,05):alta_slice14:LutOut;;1;LogicTILE(02,05):OMUX44;LogicTILE(02,05):OMUX44:I0 <= LogicTILE(02,05):alta_slice14:LutOut;1;LogicTILE(02,05):RMUX83;LogicTILE(02,05):RMUX83:I2 <= LogicTILE(02,05):OMUX44:O0;1;LogicTILE(02,05):IMUX09;LogicTILE(02,05):IMUX09:I24 <= LogicTILE(02,05):RMUX83:O0;1;LogicTILE(02,05):alta_slice02:B;LogicTILE(02,05):alta_slice02:B <= LogicTILE(02,05):IMUX09:O0;1"
  wire $abc$1483$new_n101_

  attribute \ROUTING "LogicTILE(01,04):RMUX68;LogicTILE(01,04):RMUX68:I3 <= LogicTILE(01,04):OMUX35:O0;1;LogicTILE(09,04):RMUX08;LogicTILE(09,04):RMUX08:I12 <= LogicTILE(05,04):RMUX74:O0;1;LogicTILE(11,04):RMUX27;LogicTILE(11,04):RMUX27:I10 <= LogicTILE(09,04):RMUX08:O0;1;LogicTILE(01,04):alta_slice11:Q;;1;LogicTILE(01,04):OMUX35;LogicTILE(01,04):OMUX35:I1 <= LogicTILE(01,04):alta_slice11:Q;1;IOTILE(11,00):RMUX04;IOTILE(11,00):RMUX04:I5 <= LogicTILE(11,04):RMUX27:O0;1;LogicTILE(05,04):RMUX74;LogicTILE(05,04):RMUX74:I12 <= LogicTILE(01,04):RMUX68:O0;1;IOTILE(11,00):IOMUX01;IOTILE(11,00):IOMUX01:I1 <= IOTILE(11,00):RMUX04:O0;1"
  attribute \src "rs232demo.v:56.4-64.3|rs232demo.v:159.6-159.14"
  wire \TX

  attribute \ROUTING "LogicTILE(02,05):OMUX13;LogicTILE(02,05):OMUX13:I0 <= LogicTILE(02,05):alta_slice04:LutOut;1;LogicTILE(02,05):alta_slice04:LutOut;;1;LogicTILE(02,05):IMUX08;LogicTILE(02,05):IMUX08:I3 <= LogicTILE(02,05):OMUX13:O0;1;LogicTILE(02,05):alta_slice02:A;LogicTILE(02,05):alta_slice02:A <= LogicTILE(02,05):IMUX08:O0;1"
  wire $abc$1483$new_n100_

  attribute \ROUTING "LogicTILE(02,06):IMUX49;LogicTILE(02,06):IMUX49:I21 <= LogicTILE(02,06):RMUX65:O0;1;LogicTILE(02,06):alta_slice12:B;LogicTILE(02,06):alta_slice12:B <= LogicTILE(02,06):IMUX49:O0;1;LogicTILE(02,06):OMUX26;LogicTILE(02,06):OMUX26:I1 <= LogicTILE(02,06):alta_slice08:Q;1;LogicTILE(02,06):RMUX65;LogicTILE(02,06):RMUX65:I0 <= LogicTILE(02,06):OMUX26:O0;1;LogicTILE(02,06):IMUX53;LogicTILE(02,06):IMUX53:I21 <= LogicTILE(02,06):RMUX65:O0;1;LogicTILE(02,06):alta_slice13:B;LogicTILE(02,06):alta_slice13:B <= LogicTILE(02,06):IMUX53:O0;1;LogicTILE(02,06):IMUX28;LogicTILE(02,06):IMUX28:I5 <= LogicTILE(02,06):OMUX25:O0;1;LogicTILE(02,06):alta_slice08:Q;;1;LogicTILE(02,06):OMUX25;LogicTILE(02,06):OMUX25:I1 <= LogicTILE(02,06):alta_slice08:Q;1;LogicTILE(02,06):IMUX34;LogicTILE(02,06):IMUX34:I4 <= LogicTILE(02,06):OMUX25:O0;1;LogicTILE(02,06):alta_slice07:A;LogicTILE(02,06):alta_slice07:A <= LogicTILE(02,06):IMUX28:O0;1;LogicTILE(02,06):alta_slice08:C;LogicTILE(02,06):alta_slice08:C <= LogicTILE(02,06):IMUX34:O0;1"
  attribute \src "rs232demo.v:44.4-52.3|rs232demo.v:82.12-82.19"
  attribute \init 4'0000
  wire \recv.bit_cnt[1]

  attribute \ROUTING "LogicTILE(02,06):IMUX40;LogicTILE(02,06):IMUX40:I6 <= LogicTILE(02,06):OMUX34:O0;1;LogicTILE(02,06):alta_slice10:A;LogicTILE(02,06):alta_slice10:A <= LogicTILE(02,06):IMUX40:O0;1;LogicTILE(02,06):OMUX34;LogicTILE(02,06):OMUX34:I0 <= LogicTILE(02,06):alta_slice11:LutOut;1;LogicTILE(02,06):alta_slice02:A;LogicTILE(02,06):alta_slice02:A <= LogicTILE(02,06):IMUX08:O0;1;LogicTILE(02,06):alta_slice11:LutOut;;1;LogicTILE(02,06):OMUX35;LogicTILE(02,06):OMUX35:I0 <= LogicTILE(02,06):alta_slice11:LutOut;1;LogicTILE(02,06):RMUX70;LogicTILE(02,06):RMUX70:I3 <= LogicTILE(02,06):OMUX35:O0;1;LogicTILE(02,06):IMUX08;LogicTILE(02,06):IMUX08:I22 <= LogicTILE(02,06):RMUX70:O0;1"
  attribute \src "rs232demo.v:44.4-52.3|rs232demo.v:93.2-115.5"
  wire $abc$1483$techmap\recv.$0\buffer_valid[0:0]

  attribute \ROUTING "LogicTILE(02,06):IMUX24;LogicTILE(02,06):IMUX24:I15 <= LogicTILE(02,06):RMUX28:O0;1;LogicTILE(02,06):alta_slice06:A;LogicTILE(02,06):alta_slice06:A <= LogicTILE(02,06):IMUX24:O0;1;LogicTILE(02,05):alta_slice02:LutOut;;1;LogicTILE(02,05):OMUX08;LogicTILE(02,05):OMUX08:I0 <= LogicTILE(02,05):alta_slice02:LutOut;1;LogicTILE(02,05):RMUX09;LogicTILE(02,05):RMUX09:I2 <= LogicTILE(02,05):OMUX08:O0;1;LogicTILE(02,06):RMUX28;LogicTILE(02,06):RMUX28:I13 <= LogicTILE(02,05):RMUX09:O0;1;LogicTILE(02,06):IMUX36;LogicTILE(02,06):IMUX36:I15 <= LogicTILE(02,06):RMUX28:O0;1;LogicTILE(02,06):alta_slice09:A;LogicTILE(02,06):alta_slice09:A <= LogicTILE(02,06):IMUX36:O0;1"
  wire $abc$1483$new_n99_

  attribute \ROUTING "LogicTILE(00,07):OMUX23;LogicTILE(00,07):OMUX23:I0 <= LogicTILE(00,07):alta_slice07:LutOut;1;LogicTILE(00,07):RMUX40;LogicTILE(00,07):RMUX40:I3 <= LogicTILE(00,07):OMUX23:O0;1;LogicTILE(00,07):alta_slice07:LutOut;;1;LogicTILE(00,07):IMUX32;LogicTILE(00,07):IMUX32:I17 <= LogicTILE(00,07):RMUX40:O0;1;LogicTILE(00,07):alta_slice08:A;LogicTILE(00,07):alta_slice08:A <= LogicTILE(00,07):IMUX32:O0;1"
  wire $abc$1483$new_n141_

  attribute \ROUTING "LogicTILE(02,05):IMUX19;LogicTILE(02,05):IMUX19:I7 <= LogicTILE(02,05):OMUX40:O0;1;LogicTILE(02,05):alta_slice04:D;LogicTILE(02,05):alta_slice04:D <= LogicTILE(02,05):IMUX19:O0;1;LogicTILE(02,05):OMUX40;LogicTILE(02,05):OMUX40:I1 <= LogicTILE(02,05):alta_slice13:Q;1;LogicTILE(02,05):alta_slice13:D;LogicTILE(02,05):alta_slice13:D <= LogicTILE(02,05):IMUX55:O0;1;LogicTILE(02,05):IMUX50;LogicTILE(02,05):IMUX50:I7 <= LogicTILE(02,05):OMUX40:O0;1;LogicTILE(02,05):alta_slice13:Q;;1;LogicTILE(02,05):IMUX55;LogicTILE(02,05):IMUX55:I7 <= LogicTILE(02,05):OMUX40:O0;1;LogicTILE(02,05):alta_slice12:C;LogicTILE(02,05):alta_slice12:C <= LogicTILE(02,05):IMUX50:O0;1"
  attribute \src "rs232demo.v:44.4-52.3|rs232demo.v:81.32-81.41"
  wire \recv.cycle_cnt[2]

  attribute \ROUTING "LogicTILE(02,06):OMUX23;LogicTILE(02,06):OMUX23:I0 <= LogicTILE(02,06):alta_slice07:LutOut;1;LogicTILE(02,06):IMUX60;LogicTILE(02,06):IMUX60:I17 <= LogicTILE(02,06):RMUX40:O0;1;LogicTILE(02,06):alta_slice15:A;LogicTILE(02,06):alta_slice15:A <= LogicTILE(02,06):IMUX60:O0;1;LogicTILE(02,06):alta_slice07:LutOut;;1;LogicTILE(02,06):RMUX40;LogicTILE(02,06):RMUX40:I3 <= LogicTILE(02,06):OMUX23:O0;1;LogicTILE(02,06):alta_slice11:B;LogicTILE(02,06):alta_slice11:B <= LogicTILE(02,06):IMUX45:O0;1;LogicTILE(02,06):OMUX22;LogicTILE(02,06):OMUX22:I0 <= LogicTILE(02,06):alta_slice07:LutOut;1;LogicTILE(02,06):IMUX45;LogicTILE(02,06):IMUX45:I3 <= LogicTILE(02,06):OMUX22:O0;1"
  attribute \src "rs232demo.v:44.4-52.3|rs232demo.v:105"
  wire $abc$1483$techmap\recv.$eq$rs232demo.v:105$61_Y_new_

  attribute \ROUTING "LogicTILE(00,07):alta_slice10:D;LogicTILE(00,07):alta_slice10:D <= LogicTILE(00,07):IMUX43:O0;1;LogicTILE(00,06):OMUX11;LogicTILE(00,06):OMUX11:I0 <= LogicTILE(00,06):alta_slice03:LutOut;1;LogicTILE(00,06):RMUX09;LogicTILE(00,06):RMUX09:I3 <= LogicTILE(00,06):OMUX11:O0;1;LogicTILE(00,07):RMUX29;LogicTILE(00,07):RMUX29:I13 <= LogicTILE(00,06):RMUX09:O0;1;LogicTILE(00,06):alta_slice03:LutOut;;1;LogicTILE(00,07):IMUX11;LogicTILE(00,07):IMUX11:I15 <= LogicTILE(00,07):RMUX29:O0;1;LogicTILE(00,07):IMUX43;LogicTILE(00,07):IMUX43:I15 <= LogicTILE(00,07):RMUX29:O0;1;LogicTILE(00,07):alta_slice02:D;LogicTILE(00,07):alta_slice02:D <= LogicTILE(00,07):IMUX11:O0;1"
  wire $abc$1483$new_n144_

  attribute \ROUTING "LogicTILE(02,05):IMUX18;LogicTILE(02,05):IMUX18:I4 <= LogicTILE(02,05):OMUX19:O0;1;LogicTILE(02,05):alta_slice04:C;LogicTILE(02,05):alta_slice04:C <= LogicTILE(02,05):IMUX18:O0;1;LogicTILE(02,05):alta_slice06:Q;;1;LogicTILE(02,05):IMUX26;LogicTILE(02,05):IMUX26:I3 <= LogicTILE(02,05):OMUX19:O0;1;LogicTILE(02,05):OMUX19;LogicTILE(02,05):OMUX19:I1 <= LogicTILE(02,05):alta_slice06:Q;1;LogicTILE(02,05):alta_slice06:C;LogicTILE(02,05):alta_slice06:C <= LogicTILE(02,05):IMUX26:O0;1"
  attribute \src "rs232demo.v:44.4-52.3|rs232demo.v:81.32-81.41"
  wire \recv.cycle_cnt[7]

  attribute \ROUTING "LogicTILE(01,04):alta_slice01:LutOut;;1;LogicTILE(01,04):OMUX04;LogicTILE(01,04):OMUX04:I0 <= LogicTILE(01,04):alta_slice01:LutOut;1;LogicTILE(01,04):IMUX47;LogicTILE(01,04):IMUX47:I0 <= LogicTILE(01,04):OMUX04:O0;1;LogicTILE(01,04):alta_slice11:D;LogicTILE(01,04):alta_slice11:D <= LogicTILE(01,04):IMUX47:O0;1"
  wire $abc$1483$new_n213_

  attribute \ROUTING "LogicTILE(02,06):alta_slice04:A;LogicTILE(02,06):alta_slice04:A <= LogicTILE(02,06):IMUX16:O0;1;LogicTILE(02,06):IMUX61;LogicTILE(02,06):IMUX61:I16 <= LogicTILE(02,06):RMUX35:O0;1;LogicTILE(02,06):alta_slice06:LutOut;;1;LogicTILE(02,06):RMUX35;LogicTILE(02,06):RMUX35:I2 <= LogicTILE(02,06):OMUX20:O0;1;LogicTILE(02,06):alta_slice11:A;LogicTILE(02,06):alta_slice11:A <= LogicTILE(02,06):IMUX44:O0;1;LogicTILE(02,06):IMUX16;LogicTILE(02,06):IMUX16:I4 <= LogicTILE(02,06):OMUX19:O0;1;LogicTILE(02,06):alta_slice15:B;LogicTILE(02,06):alta_slice15:B <= LogicTILE(02,06):IMUX61:O0;1;LogicTILE(02,06):IMUX44;LogicTILE(02,06):IMUX44:I3 <= LogicTILE(02,06):OMUX19:O0;1;LogicTILE(02,06):IMUX21;LogicTILE(02,06):IMUX21:I16 <= LogicTILE(02,06):RMUX35:O0;1;LogicTILE(02,06):alta_slice12:A;LogicTILE(02,06):alta_slice12:A <= LogicTILE(02,06):IMUX48:O0;1;LogicTILE(02,06):OMUX20;LogicTILE(02,06):OMUX20:I0 <= LogicTILE(02,06):alta_slice06:LutOut;1;LogicTILE(02,06):OMUX19;LogicTILE(02,06):OMUX19:I0 <= LogicTILE(02,06):alta_slice06:LutOut;1;LogicTILE(02,06):IMUX48;LogicTILE(02,06):IMUX48:I3 <= LogicTILE(02,06):OMUX19:O0;1;LogicTILE(02,06):alta_slice05:B;LogicTILE(02,06):alta_slice05:B <= LogicTILE(02,06):IMUX21:O0;1"
  wire $abc$1483$new_n98_

  attribute \ROUTING "LogicTILE(01,06):RMUX31;LogicTILE(01,06):RMUX31:I3 <= LogicTILE(01,06):OMUX23:O0;1;LogicTILE(01,06):RMUX30;LogicTILE(01,06):RMUX30:I4 <= LogicTILE(01,06):RMUX31:O0;1;LogicTILE(01,06):OMUX23;LogicTILE(01,06):OMUX23:I1 <= LogicTILE(01,06):alta_slice07:Q;1;LogicTILE(00,06):IMUX21;LogicTILE(00,06):IMUX21:I9 <= LogicTILE(01,06):RMUX30:O0;1;LogicTILE(00,06):alta_slice05:B;LogicTILE(00,06):alta_slice05:B <= LogicTILE(00,06):IMUX21:O0;1;LogicTILE(01,06):IMUX37;LogicTILE(01,06):IMUX37:I3 <= LogicTILE(01,06):OMUX22:O0;1;LogicTILE(01,06):alta_slice09:B;LogicTILE(01,06):alta_slice09:B <= LogicTILE(01,06):IMUX37:O0;1;LogicTILE(01,06):IMUX28;LogicTILE(01,06):IMUX28:I4 <= LogicTILE(01,06):OMUX22:O0;1;LogicTILE(01,06):alta_slice07:Q;;1;LogicTILE(01,06):OMUX22;LogicTILE(01,06):OMUX22:I1 <= LogicTILE(01,06):alta_slice07:Q;1;LogicTILE(01,06):alta_slice07:A;LogicTILE(01,06):alta_slice07:A <= LogicTILE(01,06):IMUX28:O0;1"
  attribute \src "rs232demo.v:44.4-52.3|rs232demo.v:78.12-78.18"
  wire \recv.buffer[4]

  attribute \ROUTING "LogicTILE(02,05):IMUX12;LogicTILE(02,05):IMUX12:I7 <= LogicTILE(02,05):OMUX37:O0;1;LogicTILE(02,05):alta_slice03:A;LogicTILE(02,05):alta_slice03:A <= LogicTILE(02,05):IMUX12:O0;1;LogicTILE(02,05):alta_slice12:LutOut;;1;LogicTILE(02,05):OMUX37;LogicTILE(02,05):OMUX37:I0 <= LogicTILE(02,05):alta_slice12:LutOut;1;LogicTILE(02,05):IMUX60;LogicTILE(02,05):IMUX60:I6 <= LogicTILE(02,05):OMUX37:O0;1;LogicTILE(02,05):alta_slice15:A;LogicTILE(02,05):alta_slice15:A <= LogicTILE(02,05):IMUX60:O0;1"
  attribute \src "rs232demo.v:44.4-52.3|rs232demo.v:112|/usr/local/bin/../share/yosys/techmap.v:295.27-295.69|/usr/local/bin/../share/yosys/techmap.v:238.21-238.22"
  wire $abc$1483$auto$alumacc.cc:485:replace_alu$204.lcu.g[2]_new_

  attribute \ROUTING "LogicTILE(00,05):OMUX32;LogicTILE(00,05):OMUX32:I0 <= LogicTILE(00,05):alta_slice10:LutOut;1;LogicTILE(00,05):RMUX53;LogicTILE(00,05):RMUX53:I2 <= LogicTILE(00,05):OMUX32:O0;1;LogicTILE(00,05):IMUX13;LogicTILE(00,05):IMUX13:I19 <= LogicTILE(00,05):RMUX53:O0;1;LogicTILE(00,05):alta_slice10:LutOut;;1;LogicTILE(00,05):alta_slice03:B;LogicTILE(00,05):alta_slice03:B <= LogicTILE(00,05):IMUX13:O0;1"
  wire $abc$1483$auto$simplemap.cc:127:simplemap_reduce$638_new_inv_

  attribute \ROUTING "LogicTILE(02,05):OMUX31;LogicTILE(02,05):OMUX31:I1 <= LogicTILE(02,05):alta_slice10:Q;1;LogicTILE(02,05):alta_slice14:B;LogicTILE(02,05):alta_slice14:B <= LogicTILE(02,05):IMUX57:O0;1;LogicTILE(02,05):IMUX33;LogicTILE(02,05):IMUX33:I19 <= LogicTILE(02,05):RMUX53:O0;1;LogicTILE(02,05):alta_slice08:B;LogicTILE(02,05):alta_slice08:B <= LogicTILE(02,05):IMUX33:O0;1;LogicTILE(02,05):IMUX49;LogicTILE(02,05):IMUX49:I19 <= LogicTILE(02,05):RMUX53:O0;1;LogicTILE(02,05):RMUX53;LogicTILE(02,05):RMUX53:I2 <= LogicTILE(02,05):OMUX32:O0;1;LogicTILE(02,05):OMUX32;LogicTILE(02,05):OMUX32:I1 <= LogicTILE(02,05):alta_slice10:Q;1;LogicTILE(02,05):IMUX42;LogicTILE(02,05):IMUX42:I5 <= LogicTILE(02,05):OMUX31:O0;1;LogicTILE(02,05):alta_slice10:Q;;1;LogicTILE(02,05):alta_slice12:B;LogicTILE(02,05):alta_slice12:B <= LogicTILE(02,05):IMUX49:O0;1;LogicTILE(02,05):IMUX57;LogicTILE(02,05):IMUX57:I19 <= LogicTILE(02,05):RMUX53:O0;1;LogicTILE(02,05):alta_slice10:C;LogicTILE(02,05):alta_slice10:C <= LogicTILE(02,05):IMUX42:O0;1"
  attribute \src "rs232demo.v:44.4-52.3|rs232demo.v:81.32-81.41"
  wire \recv.cycle_cnt[1]

  attribute \ROUTING "LogicTILE(02,05):alta_slice08:LutOut;;1;LogicTILE(02,05):RMUX71;LogicTILE(02,05):RMUX71:I0 <= LogicTILE(02,05):OMUX26:O0;1;LogicTILE(02,05):IMUX53;LogicTILE(02,05):IMUX53:I22 <= LogicTILE(02,05):RMUX71:O0;1;LogicTILE(02,05):OMUX26;LogicTILE(02,05):OMUX26:I0 <= LogicTILE(02,05):alta_slice08:LutOut;1;LogicTILE(02,05):alta_slice13:B;LogicTILE(02,05):alta_slice13:B <= LogicTILE(02,05):IMUX53:O0;1"
  attribute \src "rs232demo.v:44.4-52.3|rs232demo.v:112|/usr/local/bin/../share/yosys/techmap.v:295.27-295.69|/usr/local/bin/../share/yosys/techmap.v:238.21-238.22"
  wire $abc$1483$auto$alumacc.cc:485:replace_alu$204.lcu.g[1]_new_

  attribute \ROUTING "LogicTILE(00,07):RMUX67;LogicTILE(00,07):RMUX67:I0 <= LogicTILE(00,07):OMUX26:O0;1;LogicTILE(00,06):alta_slice08:C;LogicTILE(00,06):alta_slice08:C <= LogicTILE(00,06):IMUX34:O0;1;LogicTILE(00,07):OMUX26;LogicTILE(00,07):OMUX26:I1 <= LogicTILE(00,07):alta_slice08:Q;1;LogicTILE(00,07):alta_slice08:Q;;1;LogicTILE(00,06):RMUX88;LogicTILE(00,06):RMUX88:I17 <= LogicTILE(00,07):RMUX67:O0;1;LogicTILE(00,07):OMUX25;LogicTILE(00,07):OMUX25:I1 <= LogicTILE(00,07):alta_slice08:Q;1;LogicTILE(00,07):RMUX69;LogicTILE(00,07):RMUX69:I0 <= LogicTILE(00,07):OMUX26:O0;1;IOTILE(00,09):RMUX28;IOTILE(00,09):RMUX28:I3 <= LogicTILE(00,07):RMUX69:O0;1;LogicTILE(00,07):alta_slice08:B;LogicTILE(00,07):alta_slice08:B <= LogicTILE(00,07):IMUX33:O0;1;IOTILE(00,09):IOMUX00;IOTILE(00,09):IOMUX00:I7 <= IOTILE(00,09):RMUX28:O0;1;LogicTILE(00,07):IMUX33;LogicTILE(00,07):IMUX33:I4 <= LogicTILE(00,07):OMUX25:O0;1;LogicTILE(00,06):IMUX34;LogicTILE(00,06):IMUX34:I25 <= LogicTILE(00,06):RMUX88:O0;1"
  attribute \init 1'0
  attribute \src "rs232demo.v:56.4-64.3|rs232demo.v:136.9-136.13"
  wire \LED4

  attribute \ROUTING "LogicTILE(00,05):OMUX11;LogicTILE(00,05):OMUX11:I0 <= LogicTILE(00,05):alta_slice03:LutOut;1;LogicTILE(00,05):RMUX07;LogicTILE(00,05):RMUX07:I3 <= LogicTILE(00,05):OMUX11:O0;1;LogicTILE(00,04):RMUX41;LogicTILE(00,04):RMUX41:I17 <= LogicTILE(00,05):RMUX07:O0;1;LogicTILE(00,04):IMUX21;LogicTILE(00,04):IMUX21:I17 <= LogicTILE(00,04):RMUX41:O0;1;LogicTILE(00,04):alta_slice05:B;LogicTILE(00,04):alta_slice05:B <= LogicTILE(00,04):IMUX21:O0;1;LogicTILE(00,05):alta_slice03:LutOut;;1;LogicTILE(00,05):OMUX10;LogicTILE(00,05):OMUX10:I0 <= LogicTILE(00,05):alta_slice03:LutOut;1;LogicTILE(00,05):IMUX61;LogicTILE(00,05):IMUX61:I1 <= LogicTILE(00,05):OMUX10:O0;1;LogicTILE(00,05):alta_slice15:B;LogicTILE(00,05):alta_slice15:B <= LogicTILE(00,05):IMUX61:O0;1"
  wire $abc$1483$new_n186_

  attribute \ROUTING "LogicTILE(02,06):IMUX52;LogicTILE(02,06):IMUX52:I2 <= LogicTILE(02,06):OMUX13:O0;1;LogicTILE(02,06):OMUX13;LogicTILE(02,06):OMUX13:I0 <= LogicTILE(02,06):alta_slice04:LutOut;1;LogicTILE(02,06):alta_slice13:A;LogicTILE(02,06):alta_slice13:A <= LogicTILE(02,06):IMUX52:O0;1;LogicTILE(02,06):alta_slice04:LutOut;;1;LogicTILE(02,06):OMUX14;LogicTILE(02,06):OMUX14:I0 <= LogicTILE(02,06):alta_slice04:LutOut;1;LogicTILE(02,06):RMUX41;LogicTILE(02,06):RMUX41:I0 <= LogicTILE(02,06):OMUX14:O0;1;LogicTILE(02,06):IMUX33;LogicTILE(02,06):IMUX33:I17 <= LogicTILE(02,06):RMUX41:O0;1;LogicTILE(02,06):alta_slice08:B;LogicTILE(02,06):alta_slice08:B <= LogicTILE(02,06):IMUX33:O0;1"
  wire $abc$1483$new_n131_

  attribute \ROUTING "LogicTILE(00,04):alta_slice06:LutOut;;1;LogicTILE(00,04):OMUX19;LogicTILE(00,04):OMUX19:I0 <= LogicTILE(00,04):alta_slice06:LutOut;1;LogicTILE(00,04):IMUX60;LogicTILE(00,04):IMUX60:I3 <= LogicTILE(00,04):OMUX19:O0;1;LogicTILE(00,04):alta_slice15:A;LogicTILE(00,04):alta_slice15:A <= LogicTILE(00,04):IMUX60:O0;1"
  attribute \src "rs232demo.v:56.4-64.3|rs232demo.v:188|/usr/local/bin/../share/yosys/techmap.v:295.27-295.69|/usr/local/bin/../share/yosys/techmap.v:256"
  wire $abc$1483$techmap$auto$alumacc.cc:485:replace_alu$194.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:256$915_Y_new_

  attribute \ROUTING "LogicTILE(01,06):RMUX54;LogicTILE(01,06):RMUX54:I1 <= LogicTILE(01,06):OMUX29:O0;1;LogicTILE(00,06):alta_slice00:B;LogicTILE(00,06):alta_slice00:B <= LogicTILE(00,06):IMUX01:O0;1;LogicTILE(01,06):OMUX29;LogicTILE(01,06):OMUX29:I0 <= LogicTILE(01,06):alta_slice09:LutOut;1;LogicTILE(01,06):alta_slice09:LutOut;;1;LogicTILE(00,06):alta_slice03:A;LogicTILE(00,06):alta_slice03:A <= LogicTILE(00,06):IMUX12:O0;1;LogicTILE(00,06):RMUX52;LogicTILE(00,06):RMUX52:I5 <= LogicTILE(01,06):RMUX63:O0;1;LogicTILE(01,06):RMUX63;LogicTILE(01,06):RMUX63:I1 <= LogicTILE(01,06):OMUX29:O0;1;LogicTILE(00,06):IMUX01;LogicTILE(00,06):IMUX01:I10 <= LogicTILE(01,06):RMUX54:O0;1;LogicTILE(00,06):IMUX12;LogicTILE(00,06):IMUX12:I19 <= LogicTILE(00,06):RMUX52:O0;1"
  wire $abc$1483$new_n138_

  attribute \ROUTING "LogicTILE(00,06):alta_slice07:B;LogicTILE(00,06):alta_slice07:B <= LogicTILE(00,06):IMUX29:O0;1;LogicTILE(00,06):OMUX19;LogicTILE(00,06):OMUX19:I1 <= LogicTILE(00,06):alta_slice06:Q;1;LogicTILE(00,06):IMUX24;LogicTILE(00,06):IMUX24:I3 <= LogicTILE(00,06):OMUX19:O0;1;LogicTILE(00,07):alta_slice07:D;LogicTILE(00,07):alta_slice07:D <= LogicTILE(00,07):IMUX31:O0;1;LogicTILE(00,07):alta_slice06:A;LogicTILE(00,07):alta_slice06:A <= LogicTILE(00,07):IMUX24:O0;1;LogicTILE(00,06):IMUX29;LogicTILE(00,06):IMUX29:I3 <= LogicTILE(00,06):OMUX19:O0;1;LogicTILE(00,07):IMUX24;LogicTILE(00,07):IMUX24:I13 <= LogicTILE(00,07):RMUX16:O0;1;LogicTILE(00,07):IMUX01;LogicTILE(00,07):IMUX01:I14 <= LogicTILE(00,07):RMUX23:O0;1;LogicTILE(00,07):RMUX23;LogicTILE(00,07):RMUX23:I13 <= LogicTILE(00,06):RMUX25:O0;1;LogicTILE(00,06):alta_slice06:Q;;1;LogicTILE(00,07):alta_slice00:B;LogicTILE(00,07):alta_slice00:B <= LogicTILE(00,07):IMUX01:O0;1;LogicTILE(00,07):alta_slice10:A;LogicTILE(00,07):alta_slice10:A <= LogicTILE(00,07):IMUX40:O0;1;LogicTILE(00,07):RMUX16;LogicTILE(00,07):RMUX16:I13 <= LogicTILE(00,06):RMUX25:O0;1;LogicTILE(00,06):OMUX20;LogicTILE(00,06):OMUX20:I1 <= LogicTILE(00,06):alta_slice06:Q;1;LogicTILE(00,06):alta_slice06:A;LogicTILE(00,06):alta_slice06:A <= LogicTILE(00,06):IMUX24:O0;1;LogicTILE(00,07):IMUX40;LogicTILE(00,07):IMUX40:I13 <= LogicTILE(00,07):RMUX16:O0;1;LogicTILE(00,06):RMUX25;LogicTILE(00,06):RMUX25:I2 <= LogicTILE(00,06):OMUX20:O0;1;LogicTILE(00,07):IMUX31;LogicTILE(00,07):IMUX31:I14 <= LogicTILE(00,07):RMUX23:O0;1;LogicTILE(00,07):IMUX08;LogicTILE(00,07):IMUX08:I13 <= LogicTILE(00,07):RMUX16:O0;1;LogicTILE(00,07):alta_slice02:A;LogicTILE(00,07):alta_slice02:A <= LogicTILE(00,07):IMUX08:O0;1"
  attribute \src "rs232demo.v:44.4-52.3|rs232demo.v:78.12-78.18"
  wire \recv.buffer[2]

  attribute \ROUTING "LogicTILE(02,06):IMUX37;LogicTILE(02,06):IMUX37:I11 <= LogicTILE(02,06):RMUX05:O0;1;LogicTILE(02,06):alta_slice09:B;LogicTILE(02,06):alta_slice09:B <= LogicTILE(02,06):IMUX37:O0;1;LogicTILE(02,06):IMUX25;LogicTILE(02,06):IMUX25:I11 <= LogicTILE(02,06):RMUX05:O0;1;LogicTILE(02,06):RMUX05;LogicTILE(02,06):RMUX05:I2 <= LogicTILE(02,06):OMUX08:O0;1;LogicTILE(02,06):OMUX07;LogicTILE(02,06):OMUX07:I1 <= LogicTILE(02,06):alta_slice02:Q;1;LogicTILE(02,06):IMUX04;LogicTILE(02,06):IMUX04:I2 <= LogicTILE(02,06):OMUX07:O0;1;LogicTILE(02,06):alta_slice01:A;LogicTILE(02,06):alta_slice01:A <= LogicTILE(02,06):IMUX04:O0;1;LogicTILE(02,05):RMUX47;LogicTILE(02,05):RMUX47:I17 <= LogicTILE(02,06):RMUX07:O0;1;LogicTILE(02,05):alta_slice00:C;LogicTILE(02,05):alta_slice00:C <= LogicTILE(02,05):IMUX02:O0;1;LogicTILE(02,06):alta_slice02:Q;;1;LogicTILE(02,05):IMUX43;LogicTILE(02,05):IMUX43:I18 <= LogicTILE(02,05):RMUX47:O0;1;LogicTILE(02,05):alta_slice10:D;LogicTILE(02,05):alta_slice10:D <= LogicTILE(02,05):IMUX43:O0;1;LogicTILE(02,05):RMUX40;LogicTILE(02,05):RMUX40:I17 <= LogicTILE(02,06):RMUX07:O0;1;LogicTILE(02,04):RMUX46;LogicTILE(02,04):RMUX46:I18 <= LogicTILE(02,06):RMUX07:O0;1;LogicTILE(02,06):alta_slice06:B;LogicTILE(02,06):alta_slice06:B <= LogicTILE(02,06):IMUX25:O0;1;LogicTILE(02,06):OMUX08;LogicTILE(02,06):OMUX08:I1 <= LogicTILE(02,06):alta_slice02:Q;1;LogicTILE(02,04):IMUX04;LogicTILE(02,04):IMUX04:I18 <= LogicTILE(02,04):RMUX46:O0;1;LogicTILE(02,05):IMUX61;LogicTILE(02,05):IMUX61:I18 <= LogicTILE(02,05):RMUX47:O0;1;LogicTILE(02,04):alta_slice01:A;LogicTILE(02,04):alta_slice01:A <= LogicTILE(02,04):IMUX04:O0;1;LogicTILE(02,05):alta_slice15:B;LogicTILE(02,05):alta_slice15:B <= LogicTILE(02,05):IMUX61:O0;1;LogicTILE(02,06):RMUX07;LogicTILE(02,06):RMUX07:I2 <= LogicTILE(02,06):OMUX08:O0;1;LogicTILE(02,05):IMUX02;LogicTILE(02,05):IMUX02:I17 <= LogicTILE(02,05):RMUX40:O0;1"
  attribute \src "rs232demo.v:44.4-52.3|rs232demo.v:83.6-83.10"
  attribute \init 1'0
  wire \recv.recv

  attribute \ROUTING "LogicTILE(00,05):alta_slice00:LutOut;;1;LogicTILE(00,05):IMUX44;LogicTILE(00,05):IMUX44:I0 <= LogicTILE(00,05):OMUX01:O0;1;LogicTILE(00,05):OMUX01;LogicTILE(00,05):OMUX01:I0 <= LogicTILE(00,05):alta_slice00:LutOut;1;LogicTILE(00,05):alta_slice11:A;LogicTILE(00,05):alta_slice11:A <= LogicTILE(00,05):IMUX44:O0;1"
  wire $abc$1483$new_n216_

  attribute \ROUTING "LogicTILE(00,05):OMUX47;LogicTILE(00,05):OMUX47:I0 <= LogicTILE(00,05):alta_slice15:LutOut;1;LogicTILE(00,05):RMUX88;LogicTILE(00,05):RMUX88:I3 <= LogicTILE(00,05):OMUX47:O0;1;LogicTILE(00,05):IMUX46;LogicTILE(00,05):IMUX46:I25 <= LogicTILE(00,05):RMUX88:O0;1;LogicTILE(00,05):alta_slice15:LutOut;;1;LogicTILE(00,05):alta_slice11:C;LogicTILE(00,05):alta_slice11:C <= LogicTILE(00,05):IMUX46:O0;1"
  attribute \src "rs232demo.v:56.4-64.3|rs232demo.v:158.12-158.21"
  wire $abc$1483$send.data_byte[5]_new_inv_

  attribute \ROUTING "LogicTILE(02,06):IMUX22;LogicTILE(02,06):IMUX22:I3 <= LogicTILE(02,06):OMUX16:O0;1;LogicTILE(02,06):alta_slice05:C;LogicTILE(02,06):alta_slice05:C <= LogicTILE(02,06):IMUX22:O0;1;LogicTILE(02,06):alta_slice05:Q;;1;LogicTILE(02,06):OMUX17;LogicTILE(02,06):OMUX17:I1 <= LogicTILE(02,06):alta_slice05:Q;1;LogicTILE(02,06):RMUX34;LogicTILE(02,06):RMUX34:I1 <= LogicTILE(02,06):OMUX17:O0;1;LogicTILE(02,06):IMUX30;LogicTILE(02,06):IMUX30:I16 <= LogicTILE(02,06):RMUX34:O0;1;LogicTILE(02,06):alta_slice07:C;LogicTILE(02,06):alta_slice07:C <= LogicTILE(02,06):IMUX30:O0;1;LogicTILE(02,06):IMUX51;LogicTILE(02,06):IMUX51:I2 <= LogicTILE(02,06):OMUX16:O0;1;LogicTILE(02,06):alta_slice04:B;LogicTILE(02,06):alta_slice04:B <= LogicTILE(02,06):IMUX17:O0;1;LogicTILE(02,06):alta_slice12:D;LogicTILE(02,06):alta_slice12:D <= LogicTILE(02,06):IMUX51:O0;1;LogicTILE(02,06):OMUX16;LogicTILE(02,06):OMUX16:I1 <= LogicTILE(02,06):alta_slice05:Q;1;LogicTILE(02,06):IMUX17;LogicTILE(02,06):IMUX17:I3 <= LogicTILE(02,06):OMUX16:O0;1"
  attribute \src "rs232demo.v:44.4-52.3|rs232demo.v:82.12-82.19"
  attribute \init 4'0000
  wire \recv.bit_cnt[0]

  attribute \ROUTING "LogicTILE(01,04):RMUX16;LogicTILE(01,04):RMUX16:I1 <= LogicTILE(00,04):OMUX03:O0;1;LogicTILE(00,04):OMUX04;LogicTILE(00,04):OMUX04:I1 <= LogicTILE(00,04):alta_slice01:Q;1;LogicTILE(01,04):alta_slice10:C;LogicTILE(01,04):alta_slice10:C <= LogicTILE(01,04):IMUX42:O0;1;LogicTILE(01,04):IMUX13;LogicTILE(01,04):IMUX13:I12 <= LogicTILE(01,04):RMUX11:O0;1;LogicTILE(01,04):alta_slice03:B;LogicTILE(01,04):alta_slice03:B <= LogicTILE(01,04):IMUX13:O0;1;LogicTILE(00,04):alta_slice05:D;LogicTILE(00,04):alta_slice05:D <= LogicTILE(00,04):IMUX23:O0;1;LogicTILE(00,04):OMUX03;LogicTILE(00,04):OMUX03:I1 <= LogicTILE(00,04):alta_slice01:Q;1;LogicTILE(00,04):IMUX23;LogicTILE(00,04):IMUX23:I0 <= LogicTILE(00,04):OMUX04:O0;1;LogicTILE(00,04):alta_slice01:C;LogicTILE(00,04):alta_slice01:C <= LogicTILE(00,04):IMUX06:O0;1;LogicTILE(01,04):IMUX42;LogicTILE(01,04):IMUX42:I13 <= LogicTILE(01,04):RMUX16:O0;1;LogicTILE(00,04):alta_slice01:Q;;1;LogicTILE(01,04):RMUX11;LogicTILE(01,04):RMUX11:I1 <= LogicTILE(00,04):OMUX03:O0;1;LogicTILE(00,04):IMUX06;LogicTILE(00,04):IMUX06:I1 <= LogicTILE(00,04):OMUX04:O0;1"
  attribute \src "rs232demo.v:56.4-64.3|rs232demo.v:143.12-143.19"
  attribute \init 5'00000
  wire \send.bit_cnt[1]

  attribute \ROUTING "LogicTILE(00,07):RMUX88;LogicTILE(00,07):RMUX88:I13 <= LogicTILE(00,06):RMUX19:O0;1;LogicTILE(00,07):IMUX30;LogicTILE(00,07):IMUX30:I25 <= LogicTILE(00,07):RMUX88:O0;1;LogicTILE(00,07):alta_slice06:D;LogicTILE(00,07):alta_slice06:D <= LogicTILE(00,07):IMUX27:O0;1;LogicTILE(00,06):alta_slice00:LutOut;;1;LogicTILE(00,07):alta_slice07:C;LogicTILE(00,07):alta_slice07:C <= LogicTILE(00,07):IMUX30:O0;1;LogicTILE(00,07):alta_slice00:D;LogicTILE(00,07):alta_slice00:D <= LogicTILE(00,07):IMUX03:O0;1;LogicTILE(00,07):IMUX03;LogicTILE(00,07):IMUX03:I26 <= LogicTILE(00,07):RMUX95:O0;1;LogicTILE(00,06):RMUX19;LogicTILE(00,06):RMUX19:I0 <= LogicTILE(00,06):OMUX02:O0;1;LogicTILE(00,07):RMUX95;LogicTILE(00,07):RMUX95:I13 <= LogicTILE(00,06):RMUX19:O0;1;LogicTILE(00,07):IMUX27;LogicTILE(00,07):IMUX27:I26 <= LogicTILE(00,07):RMUX95:O0;1;LogicTILE(00,06):OMUX02;LogicTILE(00,06):OMUX02:I0 <= LogicTILE(00,06):alta_slice00:LutOut;1"
  wire $abc$1483$new_n137_

  attribute \ROUTING "LogicTILE(02,05):IMUX52;LogicTILE(02,05):IMUX52:I23 <= LogicTILE(02,05):RMUX76:O0;1;LogicTILE(02,05):alta_slice13:A;LogicTILE(02,05):alta_slice13:A <= LogicTILE(02,05):IMUX52:O0;1;LogicTILE(02,05):IMUX36;LogicTILE(02,05):IMUX36:I23 <= LogicTILE(02,05):RMUX76:O0;1;LogicTILE(02,05):alta_slice01:A;LogicTILE(02,05):alta_slice01:A <= LogicTILE(02,05):IMUX04:O0;1;LogicTILE(02,06):OMUX04;LogicTILE(02,06):OMUX04:I0 <= LogicTILE(02,06):alta_slice01:LutOut;1;LogicTILE(02,05):IMUX04;LogicTILE(02,05):IMUX04:I23 <= LogicTILE(02,05):RMUX76:O0;1;LogicTILE(02,06):alta_slice01:LutOut;;1;LogicTILE(02,06):OMUX05;LogicTILE(02,06):OMUX05:I0 <= LogicTILE(02,06):alta_slice01:LutOut;1;LogicTILE(02,06):IMUX09;LogicTILE(02,06):IMUX09:I0 <= LogicTILE(02,06):OMUX04:O0;1;LogicTILE(02,05):RMUX76;LogicTILE(02,05):RMUX76:I17 <= LogicTILE(02,06):RMUX21:O0;1;LogicTILE(02,06):RMUX21;LogicTILE(02,06):RMUX21:I1 <= LogicTILE(02,06):OMUX05:O0;1;LogicTILE(02,06):alta_slice02:B;LogicTILE(02,06):alta_slice02:B <= LogicTILE(02,06):IMUX09:O0;1;LogicTILE(02,05):alta_slice09:A;LogicTILE(02,05):alta_slice09:A <= LogicTILE(02,05):IMUX36:O0;1"
  wire $abc$1483$new_n103_

  attribute \BEL_STRENGTH 1
  attribute \NEXTPNR_BEL "LogicTILE(02,06):alta_slice10"
  attribute \module_not_derived 1
  attribute \src "rs232demo.v:44.4-52.3|rs232demo.v:93.2-115.5|/Users/swhite/Projects/rodinia/nextpnr/synth/cells_map.v:23.48-23.89"
  cell \GENERIC_SLICE $auto$simplemap.cc:420:simplemap_dff$280_DFFLC
    parameter \FF_USED 1
    parameter \INIT 16'1010101010101010
    parameter \K 4
    connect \Q \recv.buffer_valid
    connect \F { }
    connect \I { $auto$jsonparse.cc:510:json_import$7 $auto$jsonparse.cc:510:json_import$6 $auto$jsonparse.cc:510:json_import$5 $abc$1483$techmap\recv.$0\buffer_valid[0:0] }
    connect \CLK \clk
  end

  attribute \BEL_STRENGTH 1
  attribute \NEXTPNR_BEL "LogicTILE(00,05):alta_slice11"
  attribute \module_not_derived 1
  attribute \src "/Users/swhite/Projects/rodinia/nextpnr/synth/cells_map.v:18.31-18.63"
  cell \GENERIC_SLICE $abc$1483$auto$blifparse.cc:498:parse_blif$1587_LC
    parameter \FF_USED 0
    parameter \INIT 16'0000011100000000
    parameter \K 4
    connect \Q { }
    connect \F $abc$1483$send.data_byte[1]_new_
    connect \I { $abc$1483$new_n205_ $abc$1483$send.data_byte[5]_new_inv_ $abc$1483$new_n215_ $abc$1483$new_n216_ }
    connect \CLK { }
  end

  attribute \BEL_STRENGTH 1
  attribute \NEXTPNR_BEL "LogicTILE(00,05):alta_slice00"
  attribute \module_not_derived 1
  attribute \src "/Users/swhite/Projects/rodinia/nextpnr/synth/cells_map.v:18.31-18.63"
  cell \GENERIC_SLICE $abc$1483$auto$blifparse.cc:498:parse_blif$1586_LC
    parameter \FF_USED 0
    parameter \INIT 16'0000110100110000
    parameter \K 4
    connect \Q { }
    connect \F $abc$1483$new_n216_
    connect \I { \send.byte_cnt[0] \send.byte_cnt[1] \send.byte_cnt[2] \LED1 }
    connect \CLK { }
  end

  attribute \BEL_STRENGTH 1
  attribute \NEXTPNR_BEL "LogicTILE(00,05):alta_slice04"
  attribute \module_not_derived 1
  attribute \src "/Users/swhite/Projects/rodinia/nextpnr/synth/cells_map.v:18.31-18.63"
  cell \GENERIC_SLICE $abc$1483$auto$blifparse.cc:498:parse_blif$1585_LC
    parameter \FF_USED 0
    parameter \INIT 16'0011010100000000
    parameter \K 4
    connect \Q { }
    connect \F $abc$1483$new_n215_
    connect \I { $abc$1483$new_n214_ \send.byte_cnt[2] \LED5 \send.byte_cnt[3] }
    connect \CLK { }
  end

  attribute \BEL_STRENGTH 1
  attribute \NEXTPNR_BEL "LogicTILE(00,05):alta_slice05"
  attribute \module_not_derived 1
  attribute \src "/Users/swhite/Projects/rodinia/nextpnr/synth/cells_map.v:18.31-18.63"
  cell \GENERIC_SLICE $abc$1483$auto$blifparse.cc:498:parse_blif$1584_LC
    parameter \FF_USED 0
    parameter \INIT 16'0001000100001111
    parameter \K 4
    connect \Q { }
    connect \F $abc$1483$new_n214_
    connect \I { \send.byte_cnt[0] \LED2 \send.byte_cnt[5] \send.byte_cnt[4] }
    connect \CLK { }
  end

  attribute \BEL_STRENGTH 1
  attribute \NEXTPNR_BEL "LogicTILE(01,04):alta_slice01"
  attribute \module_not_derived 1
  attribute \src "/Users/swhite/Projects/rodinia/nextpnr/synth/cells_map.v:18.31-18.63"
  cell \GENERIC_SLICE $abc$1483$auto$blifparse.cc:498:parse_blif$1583_LC
    parameter \FF_USED 0
    parameter \INIT 16'0000011100000000
    parameter \K 4
    connect \Q { }
    connect \F $abc$1483$new_n213_
    connect \I { $abc$1483$auto$alumacc.cc:485:replace_alu$194.lcu.g[5]_new_ $abc$1483$auto$simplemap.cc:256:simplemap_eqne$832_new_inv_ $abc$1483$new_n210_ $abc$1483$new_n212_ }
    connect \CLK { }
  end

  attribute \BEL_STRENGTH 1
  attribute \NEXTPNR_BEL "LogicTILE(01,04):alta_slice06"
  attribute \module_not_derived 1
  attribute \src "/Users/swhite/Projects/rodinia/nextpnr/synth/cells_map.v:18.31-18.63"
  cell \GENERIC_SLICE $abc$1483$auto$blifparse.cc:498:parse_blif$1582_LC
    parameter \FF_USED 0
    parameter \INIT 16'0000000101000000
    parameter \K 4
    connect \Q { }
    connect \F $abc$1483$new_n212_
    connect \I { \send.bit_cnt[2] \send.bit_cnt[3] \send.bit_cnt[0] \send.bit_cnt[4] }
    connect \CLK { }
  end

  attribute \BEL_STRENGTH 1
  attribute \NEXTPNR_BEL "LogicTILE(00,04):alta_slice11"
  attribute \module_not_derived 1
  attribute \src "/Users/swhite/Projects/rodinia/nextpnr/synth/cells_map.v:18.31-18.63"
  cell \GENERIC_SLICE $abc$1483$auto$blifparse.cc:498:parse_blif$1581_LC
    parameter \FF_USED 0
    parameter \INIT 16'0000011100000000
    parameter \K 4
    connect \Q { }
    connect \F $abc$1483$auto$alumacc.cc:485:replace_alu$194.lcu.g[5]_new_
    connect \I { $abc$1483$auto$simplemap.cc:127:simplemap_reduce$614[2]_new_inv_ \send.byte_cnt[3] \send.byte_cnt[2] \send.byte_cnt[1] }
    connect \CLK { }
  end

  attribute \BEL_STRENGTH 1
  attribute \NEXTPNR_BEL "LogicTILE(00,04):alta_slice05"
  attribute \module_not_derived 1
  attribute \src "/Users/swhite/Projects/rodinia/nextpnr/synth/cells_map.v:18.31-18.63"
  cell \GENERIC_SLICE $abc$1483$auto$blifparse.cc:498:parse_blif$1580_LC
    parameter \FF_USED 0
    parameter \INIT 16'0000011111111111
    parameter \K 4
    connect \Q { }
    connect \F $abc$1483$new_n210_
    connect \I { \send.bit_cnt[1] \send.bit_cnt[0] $abc$1483$new_n186_ $abc$1483$new_n183_ }
    connect \CLK { }
  end

  attribute \BEL_STRENGTH 1
  attribute \NEXTPNR_BEL "LogicTILE(00,06):alta_slice02"
  attribute \module_not_derived 1
  attribute \src "/Users/swhite/Projects/rodinia/nextpnr/synth/cells_map.v:15.35-15.90"
  cell \GENERIC_SLICE $abc$1483$auto$blifparse.cc:498:parse_blif$1579_LC
    parameter \FF_USED 0
    parameter \INIT 16'1101001111010011
    parameter \K 4
    connect \Q { }
    connect \F $abc$1483$new_n205_
    connect \I { $PACKER_VCC_NET $abc$1483$new_n204_ \send.byte_cnt[0] $abc$1483$techmap$auto$alumacc.cc:485:replace_alu$194.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:256$921_Y_new_ }
    connect \CLK { }
  end

  attribute \BEL_STRENGTH 1
  attribute \NEXTPNR_BEL "LogicTILE(00,06):alta_slice08"
  attribute \module_not_derived 1
  attribute \src "/Users/swhite/Projects/rodinia/nextpnr/synth/cells_map.v:18.31-18.63"
  cell \GENERIC_SLICE $abc$1483$auto$blifparse.cc:498:parse_blif$1578_LC
    parameter \FF_USED 0
    parameter \INIT 16'1011101100001111
    parameter \K 4
    connect \Q { }
    connect \F $abc$1483$new_n204_
    connect \I { \send.byte_cnt[0] \LED4 \send.byte_cnt[1] \LED3 }
    connect \CLK { }
  end

  attribute \BEL_STRENGTH 1
  attribute \NEXTPNR_BEL "LogicTILE(01,04):alta_slice07"
  attribute \module_not_derived 1
  attribute \src "/Users/swhite/Projects/rodinia/nextpnr/synth/cells_map.v:18.31-18.63"
  cell \GENERIC_SLICE $abc$1483$auto$blifparse.cc:498:parse_blif$1577_LC
    parameter \FF_USED 0
    parameter \INIT 16'0000000100000000
    parameter \K 4
    connect \Q { }
    connect \F $abc$1483$auto$opt_reduce.cc:134:opt_mux$219_new_
    connect \I { \send.bit_cnt[0] \send.bit_cnt[3] \send.bit_cnt[4] \send.bit_cnt[2] }
    connect \CLK { }
  end

  attribute \BEL_STRENGTH 1
  attribute \NEXTPNR_BEL "LogicTILE(01,04):alta_slice08"
  attribute \module_not_derived 1
  attribute \src "/Users/swhite/Projects/rodinia/nextpnr/synth/cells_map.v:15.35-15.90"
  cell \GENERIC_SLICE $abc$1483$auto$blifparse.cc:498:parse_blif$1576_LC
    parameter \FF_USED 0
    parameter \INIT 16'0001000000010000
    parameter \K 4
    connect \Q { }
    connect \F $abc$1483$auto$simplemap.cc:256:simplemap_eqne$725_new_inv_
    connect \I { $PACKER_VCC_NET $abc$1483$new_n154_ \send.bit_cnt[3] \send.bit_cnt[2] }
    connect \CLK { }
  end

  attribute \BEL_STRENGTH 1
  attribute \NEXTPNR_BEL "LogicTILE(00,05):alta_slice10"
  attribute \module_not_derived 1
  attribute \src "/Users/swhite/Projects/rodinia/nextpnr/synth/cells_map.v:18.31-18.63"
  cell \GENERIC_SLICE $abc$1483$auto$blifparse.cc:498:parse_blif$1575_LC
    parameter \FF_USED 0
    parameter \INIT 16'0000000100000000
    parameter \K 4
    connect \Q { }
    connect \F $abc$1483$auto$simplemap.cc:127:simplemap_reduce$638_new_inv_
    connect \I { \send.byte_cnt[1] \send.byte_cnt[3] \send.byte_cnt[0] \send.byte_cnt[2] }
    connect \CLK { }
  end

  attribute \BEL_STRENGTH 1
  attribute \NEXTPNR_BEL "LogicTILE(00,05):alta_slice07"
  attribute \module_not_derived 1
  attribute \src "/Users/swhite/Projects/rodinia/nextpnr/synth/cells_map.v:15.35-15.90"
  cell \GENERIC_SLICE $abc$1483$auto$blifparse.cc:498:parse_blif$1574_LC
    parameter \FF_USED 0
    parameter \INIT 16'0001000000010000
    parameter \K 4
    connect \Q { }
    connect \F $abc$1483$techmap$auto$alumacc.cc:485:replace_alu$194.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:256$921_Y_new_
    connect \I { $PACKER_VCC_NET \send.byte_cnt[2] \send.byte_cnt[3] \send.byte_cnt[1] }
    connect \CLK { }
  end

  attribute \BEL_STRENGTH 1
  attribute \NEXTPNR_BEL "LogicTILE(00,05):alta_slice03"
  attribute \module_not_derived 1
  attribute \src "/Users/swhite/Projects/rodinia/nextpnr/synth/cells_map.v:15.35-15.90"
  cell \GENERIC_SLICE $abc$1483$auto$blifparse.cc:498:parse_blif$1573_LC
    parameter \FF_USED 0
    parameter \INIT 16'0001111100011111
    parameter \K 4
    connect \Q { }
    connect \F $abc$1483$new_n186_
    connect \I { $PACKER_VCC_NET $abc$1483$auto$simplemap.cc:127:simplemap_reduce$614[2]_new_inv_ $abc$1483$auto$simplemap.cc:127:simplemap_reduce$638_new_inv_ $abc$1483$techmap$auto$alumacc.cc:485:replace_alu$194.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:256$921_Y_new_ }
    connect \CLK { }
  end

  attribute \BEL_STRENGTH 1
  attribute \NEXTPNR_BEL "LogicTILE(00,05):alta_slice06"
  attribute \module_not_derived 1
  attribute \src "/Users/swhite/Projects/rodinia/nextpnr/synth/cells_map.v:12.34-12.89"
  cell \GENERIC_SLICE $abc$1483$auto$blifparse.cc:498:parse_blif$1572_LC
    parameter \FF_USED 0
    parameter \INIT 16'0001000100010001
    parameter \K 4
    connect \Q { }
    connect \F $abc$1483$auto$simplemap.cc:127:simplemap_reduce$614[2]_new_inv_
    connect \I { $PACKER_VCC_NET $PACKER_VCC_NET \send.byte_cnt[5] \send.byte_cnt[4] }
    connect \CLK { }
  end

  attribute \BEL_STRENGTH 1
  attribute \NEXTPNR_BEL "LogicTILE(00,04):alta_slice06"
  attribute \module_not_derived 1
  attribute \src "/Users/swhite/Projects/rodinia/nextpnr/synth/cells_map.v:12.34-12.89"
  cell \GENERIC_SLICE $abc$1483$auto$blifparse.cc:498:parse_blif$1571_LC
    parameter \FF_USED 0
    parameter \INIT 16'0001000100010001
    parameter \K 4
    connect \Q { }
    connect \F $abc$1483$techmap$auto$alumacc.cc:485:replace_alu$194.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:256$915_Y_new_
    connect \I { $PACKER_VCC_NET $PACKER_VCC_NET \send.byte_cnt[3] \send.byte_cnt[2] }
    connect \CLK { }
  end

  attribute \BEL_STRENGTH 1
  attribute \NEXTPNR_BEL "LogicTILE(00,04):alta_slice15"
  attribute \module_not_derived 1
  attribute \src "/Users/swhite/Projects/rodinia/nextpnr/synth/cells_map.v:15.35-15.90"
  cell \GENERIC_SLICE $abc$1483$auto$blifparse.cc:498:parse_blif$1570_LC
    parameter \FF_USED 0
    parameter \INIT 16'0111111101111111
    parameter \K 4
    connect \Q { }
    connect \F $abc$1483$new_n183_
    connect \I { $PACKER_VCC_NET \send.byte_cnt[0] $abc$1483$auto$simplemap.cc:127:simplemap_reduce$614[2]_new_inv_ $abc$1483$techmap$auto$alumacc.cc:485:replace_alu$194.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:256$915_Y_new_ }
    connect \CLK { }
  end

  attribute \BEL_STRENGTH 1
  attribute \NEXTPNR_BEL "LogicTILE(00,05):alta_slice15"
  attribute \module_not_derived 1
  attribute \src "/Users/swhite/Projects/rodinia/nextpnr/synth/cells_map.v:12.34-12.89"
  cell \GENERIC_SLICE $abc$1483$auto$blifparse.cc:498:parse_blif$1569_LC
    parameter \FF_USED 0
    parameter \INIT 16'1000100010001000
    parameter \K 4
    connect \Q { }
    connect \F $abc$1483$send.data_byte[5]_new_inv_
    connect \I { $PACKER_VCC_NET $PACKER_VCC_NET $abc$1483$new_n186_ $abc$1483$new_n183_ }
    connect \CLK { }
  end

  attribute \BEL_STRENGTH 1
  attribute \NEXTPNR_BEL "LogicTILE(01,04):alta_slice11"
  attribute \module_not_derived 1
  attribute \src "/Users/swhite/Projects/rodinia/nextpnr/synth/cells_map.v:18.31-18.63"
  cell \GENERIC_SLICE $abc$1483$auto$blifparse.cc:498:parse_blif$1568_LC
    parameter \FF_USED 1
    parameter \INIT 16'1100101011111111
    parameter \K 4
    connect \Q \TX
    connect \F { }
    connect \I { $abc$1483$new_n213_ $abc$1483$send.data_byte[1]_new_ $abc$1483$auto$simplemap.cc:256:simplemap_eqne$725_new_inv_ $abc$1483$auto$opt_reduce.cc:134:opt_mux$219_new_ }
    connect \CLK \clk
  end

  attribute \BEL_STRENGTH 1
  attribute \NEXTPNR_BEL "LogicTILE(01,05):alta_slice15"
  attribute \module_not_derived 1
  attribute \src "/Users/swhite/Projects/rodinia/nextpnr/synth/cells_map.v:15.35-15.90"
  cell \GENERIC_SLICE $abc$1483$auto$blifparse.cc:498:parse_blif$1567_LC
    parameter \FF_USED 1
    parameter \INIT 16'0111100001111000
    parameter \K 4
    connect \Q \send.cycle_cnt[7]
    connect \F { }
    connect \I { $PACKER_VCC_NET \send.cycle_cnt[7] \send.cycle_cnt[6] $abc$1483$auto$alumacc.cc:485:replace_alu$207.lcu.g[5]_new_ }
    connect \CLK \clk
  end

  attribute \BEL_STRENGTH 1
  attribute \NEXTPNR_BEL "LogicTILE(01,05):alta_slice14"
  attribute \module_not_derived 1
  attribute \src "/Users/swhite/Projects/rodinia/nextpnr/synth/cells_map.v:18.31-18.63"
  cell \GENERIC_SLICE $abc$1483$auto$blifparse.cc:498:parse_blif$1566_LC
    parameter \FF_USED 0
    parameter \INIT 16'1000000000000000
    parameter \K 4
    connect \Q { }
    connect \F $abc$1483$auto$alumacc.cc:485:replace_alu$207.lcu.g[5]_new_
    connect \I { \send.cycle_cnt[5] \send.cycle_cnt[4] \send.cycle_cnt[3] $abc$1483$auto$alumacc.cc:485:replace_alu$207.lcu.g[2]_new_ }
    connect \CLK { }
  end

  attribute \BEL_STRENGTH 1
  attribute \NEXTPNR_BEL "LogicTILE(01,05):alta_slice01"
  attribute \module_not_derived 1
  attribute \src "/Users/swhite/Projects/rodinia/nextpnr/synth/cells_map.v:15.35-15.90"
  cell \GENERIC_SLICE $abc$1483$auto$blifparse.cc:498:parse_blif$1565_LC
    parameter \FF_USED 1
    parameter \INIT 16'0001010000010100
    parameter \K 4
    connect \Q \send.cycle_cnt[6]
    connect \F { }
    connect \I { $PACKER_VCC_NET \send.cycle_cnt[6] $abc$1483$auto$alumacc.cc:485:replace_alu$207.lcu.g[5]_new_ $abc$1483$auto$simplemap.cc:256:simplemap_eqne$858_new_inv_ }
    connect \CLK \clk
  end

  attribute \BEL_STRENGTH 1
  attribute \NEXTPNR_BEL "LogicTILE(01,05):alta_slice10"
  attribute \module_not_derived 1
  attribute \src "/Users/swhite/Projects/rodinia/nextpnr/synth/cells_map.v:18.31-18.63"
  cell \GENERIC_SLICE $abc$1483$auto$blifparse.cc:498:parse_blif$1564_LC
    parameter \FF_USED 1
    parameter \INIT 16'0111111110000000
    parameter \K 4
    connect \Q \send.cycle_cnt[5]
    connect \F { }
    connect \I { \send.cycle_cnt[5] \send.cycle_cnt[4] \send.cycle_cnt[3] $abc$1483$auto$alumacc.cc:485:replace_alu$207.lcu.g[2]_new_ }
    connect \CLK \clk
  end

  attribute \BEL_STRENGTH 1
  attribute \NEXTPNR_BEL "LogicTILE(01,05):alta_slice05"
  attribute \module_not_derived 1
  attribute \src "/Users/swhite/Projects/rodinia/nextpnr/synth/cells_map.v:15.35-15.90"
  cell \GENERIC_SLICE $abc$1483$auto$blifparse.cc:498:parse_blif$1563_LC
    parameter \FF_USED 1
    parameter \INIT 16'0111100001111000
    parameter \K 4
    connect \Q \send.cycle_cnt[4]
    connect \F { }
    connect \I { $PACKER_VCC_NET \send.cycle_cnt[4] \send.cycle_cnt[3] $abc$1483$auto$alumacc.cc:485:replace_alu$207.lcu.g[2]_new_ }
    connect \CLK \clk
  end

  attribute \BEL_STRENGTH 1
  attribute \NEXTPNR_BEL "LogicTILE(01,05):alta_slice00"
  attribute \module_not_derived 1
  attribute \src "/Users/swhite/Projects/rodinia/nextpnr/synth/cells_map.v:15.35-15.90"
  cell \GENERIC_SLICE $abc$1483$auto$blifparse.cc:498:parse_blif$1562_LC
    parameter \FF_USED 0
    parameter \INIT 16'1000000010000000
    parameter \K 4
    connect \Q { }
    connect \F $abc$1483$auto$alumacc.cc:485:replace_alu$207.lcu.g[2]_new_
    connect \I { $PACKER_VCC_NET \send.cycle_cnt[1] \send.cycle_cnt[2] \send.cycle_cnt[0] }
    connect \CLK { }
  end

  attribute \BEL_STRENGTH 1
  attribute \NEXTPNR_BEL "LogicTILE(01,05):alta_slice08"
  attribute \module_not_derived 1
  attribute \src "/Users/swhite/Projects/rodinia/nextpnr/synth/cells_map.v:12.34-12.89"
  cell \GENERIC_SLICE $abc$1483$auto$blifparse.cc:498:parse_blif$1561_LC
    parameter \FF_USED 1
    parameter \INIT 16'0110011001100110
    parameter \K 4
    connect \Q \send.cycle_cnt[3]
    connect \F { }
    connect \I { $PACKER_VCC_NET $PACKER_VCC_NET \send.cycle_cnt[3] $abc$1483$auto$alumacc.cc:485:replace_alu$207.lcu.g[2]_new_ }
    connect \CLK \clk
  end

  attribute \BEL_STRENGTH 1
  attribute \NEXTPNR_BEL "LogicTILE(01,05):alta_slice09"
  attribute \module_not_derived 1
  attribute \src "/Users/swhite/Projects/rodinia/nextpnr/synth/cells_map.v:18.31-18.63"
  cell \GENERIC_SLICE $abc$1483$auto$blifparse.cc:498:parse_blif$1560_LC
    parameter \FF_USED 1
    parameter \INIT 16'0000011100001000
    parameter \K 4
    connect \Q \send.cycle_cnt[2]
    connect \F { }
    connect \I { \send.cycle_cnt[2] $abc$1483$auto$simplemap.cc:256:simplemap_eqne$858_new_inv_ \send.cycle_cnt[1] \send.cycle_cnt[0] }
    connect \CLK \clk
  end

  attribute \BEL_STRENGTH 1
  attribute \NEXTPNR_BEL "LogicTILE(01,05):alta_slice04"
  attribute \module_not_derived 1
  attribute \src "/Users/swhite/Projects/rodinia/nextpnr/synth/cells_map.v:12.34-12.89"
  cell \GENERIC_SLICE $abc$1483$auto$blifparse.cc:498:parse_blif$1559_LC
    parameter \FF_USED 1
    parameter \INIT 16'0110011001100110
    parameter \K 4
    connect \Q \send.cycle_cnt[1]
    connect \F { }
    connect \I { $PACKER_VCC_NET $PACKER_VCC_NET \send.cycle_cnt[1] \send.cycle_cnt[0] }
    connect \CLK \clk
  end

  attribute \BEL_STRENGTH 1
  attribute \NEXTPNR_BEL "LogicTILE(01,05):alta_slice12"
  attribute \module_not_derived 1
  attribute \src "/Users/swhite/Projects/rodinia/nextpnr/synth/cells_map.v:12.34-12.89"
  cell \GENERIC_SLICE $abc$1483$auto$blifparse.cc:498:parse_blif$1558_LC
    parameter \FF_USED 1
    parameter \INIT 16'0001000100010001
    parameter \K 4
    connect \Q \send.cycle_cnt[0]
    connect \F { }
    connect \I { $PACKER_VCC_NET $PACKER_VCC_NET \send.cycle_cnt[0] $abc$1483$auto$simplemap.cc:256:simplemap_eqne$858_new_inv_ }
    connect \CLK \clk
  end

  attribute \BEL_STRENGTH 1
  attribute \NEXTPNR_BEL "LogicTILE(00,04):alta_slice04"
  attribute \module_not_derived 1
  attribute \src "/Users/swhite/Projects/rodinia/nextpnr/synth/cells_map.v:12.34-12.89"
  cell \GENERIC_SLICE $abc$1483$auto$blifparse.cc:498:parse_blif$1550_LC
    parameter \FF_USED 1
    parameter \INIT 16'0110011001100110
    parameter \K 4
    connect \Q \send.byte_cnt[0]
    connect \F { }
    connect \I { $PACKER_VCC_NET $PACKER_VCC_NET \send.byte_cnt[0] $abc$1483$new_n157_ }
    connect \CLK \clk
  end

  attribute \BEL_STRENGTH 1
  attribute \NEXTPNR_BEL "LogicTILE(01,04):alta_slice12"
  attribute \module_not_derived 1
  attribute \src "/Users/swhite/Projects/rodinia/nextpnr/synth/cells_map.v:18.31-18.63"
  cell \GENERIC_SLICE $abc$1483$auto$blifparse.cc:498:parse_blif$1549_LC
    parameter \FF_USED 1
    parameter \INIT 16'0111111110000000
    parameter \K 4
    connect \Q \send.bit_cnt[4]
    connect \F { }
    connect \I { \send.bit_cnt[4] \send.bit_cnt[3] \send.bit_cnt[2] $abc$1483$new_n159_ }
    connect \CLK \clk
  end

  attribute \BEL_STRENGTH 1
  attribute \NEXTPNR_BEL "LogicTILE(01,04):alta_slice13"
  attribute \module_not_derived 1
  attribute \src "/Users/swhite/Projects/rodinia/nextpnr/synth/cells_map.v:18.31-18.63"
  cell \GENERIC_SLICE $abc$1483$auto$blifparse.cc:498:parse_blif$1548_LC
    parameter \FF_USED 1
    parameter \INIT 16'0000011100001000
    parameter \K 4
    connect \Q \send.bit_cnt[3]
    connect \F { }
    connect \I { \send.bit_cnt[3] $abc$1483$new_n157_ \send.bit_cnt[2] $abc$1483$new_n159_ }
    connect \CLK \clk
  end

  attribute \BEL_STRENGTH 1
  attribute \NEXTPNR_BEL "LogicTILE(01,04):alta_slice03"
  attribute \module_not_derived 1
  attribute \src "/Users/swhite/Projects/rodinia/nextpnr/synth/cells_map.v:12.34-12.89"
  cell \GENERIC_SLICE $abc$1483$auto$blifparse.cc:498:parse_blif$1547_LC
    parameter \FF_USED 0
    parameter \INIT 16'1000100010001000
    parameter \K 4
    connect \Q { }
    connect \F $abc$1483$new_n159_
    connect \I { $PACKER_VCC_NET $PACKER_VCC_NET \send.bit_cnt[1] $abc$1483$new_n156_ }
    connect \CLK { }
  end

  attribute \BEL_STRENGTH 1
  attribute \NEXTPNR_BEL "LogicTILE(01,04):alta_slice05"
  attribute \module_not_derived 1
  attribute \src "/Users/swhite/Projects/rodinia/nextpnr/synth/cells_map.v:12.34-12.89"
  cell \GENERIC_SLICE $abc$1483$auto$blifparse.cc:498:parse_blif$1546_LC
    parameter \FF_USED 1
    parameter \INIT 16'0110011001100110
    parameter \K 4
    connect \Q \send.bit_cnt[2]
    connect \F { }
    connect \I { $PACKER_VCC_NET $PACKER_VCC_NET \send.bit_cnt[2] $abc$1483$new_n159_ }
    connect \CLK \clk
  end

  attribute \BEL_STRENGTH 1
  attribute \NEXTPNR_BEL "LogicTILE(01,04):alta_slice15"
  attribute \module_not_derived 1
  attribute \src "/Users/swhite/Projects/rodinia/nextpnr/synth/cells_map.v:12.34-12.89"
  cell \GENERIC_SLICE $abc$1483$auto$blifparse.cc:498:parse_blif$1544_LC
    parameter \FF_USED 0
    parameter \INIT 16'1000100010001000
    parameter \K 4
    connect \Q { }
    connect \F $abc$1483$new_n156_
    connect \I { $PACKER_VCC_NET $PACKER_VCC_NET \send.bit_cnt[0] $abc$1483$auto$simplemap.cc:256:simplemap_eqne$858_new_inv_ }
    connect \CLK { }
  end

  attribute \BEL_STRENGTH 1
  attribute \NEXTPNR_BEL "LogicTILE(00,04):alta_slice01"
  attribute \module_not_derived 1
  attribute \src "/Users/swhite/Projects/rodinia/nextpnr/synth/cells_map.v:15.35-15.90"
  cell \GENERIC_SLICE $abc$1483$auto$blifparse.cc:498:parse_blif$1543_LC
    parameter \FF_USED 1
    parameter \INIT 16'0001010000010100
    parameter \K 4
    connect \Q \send.bit_cnt[1]
    connect \F { }
    connect \I { $PACKER_VCC_NET \send.bit_cnt[1] $abc$1483$new_n156_ $abc$1483$new_n157_ }
    connect \CLK \clk
  end

  attribute \BEL_STRENGTH 1
  attribute \NEXTPNR_BEL "LogicTILE(01,04):alta_slice10"
  attribute \module_not_derived 1
  attribute \src "/Users/swhite/Projects/rodinia/nextpnr/synth/cells_map.v:15.35-15.90"
  cell \GENERIC_SLICE $abc$1483$auto$blifparse.cc:498:parse_blif$1542_LC
    parameter \FF_USED 0
    parameter \INIT 16'0001000000010000
    parameter \K 4
    connect \Q { }
    connect \F $abc$1483$new_n154_
    connect \I { $PACKER_VCC_NET \send.bit_cnt[1] \send.bit_cnt[4] \send.bit_cnt[0] }
    connect \CLK { }
  end

  attribute \BEL_STRENGTH 1
  attribute \NEXTPNR_BEL "LogicTILE(01,04):alta_slice04"
  attribute \module_not_derived 1
  attribute \src "/Users/swhite/Projects/rodinia/nextpnr/synth/cells_map.v:15.35-15.90"
  cell \GENERIC_SLICE $abc$1483$auto$blifparse.cc:498:parse_blif$1541_LC
    parameter \FF_USED 0
    parameter \INIT 16'0100000001000000
    parameter \K 4
    connect \Q { }
    connect \F $abc$1483$auto$simplemap.cc:256:simplemap_eqne$832_new_inv_
    connect \I { $PACKER_VCC_NET \send.bit_cnt[3] $abc$1483$new_n154_ \send.bit_cnt[2] }
    connect \CLK { }
  end

  attribute \BEL_STRENGTH 1
  attribute \NEXTPNR_BEL "LogicTILE(01,05):alta_slice11"
  attribute \module_not_derived 1
  attribute \src "/Users/swhite/Projects/rodinia/nextpnr/synth/cells_map.v:18.31-18.63"
  cell \GENERIC_SLICE $abc$1483$auto$blifparse.cc:498:parse_blif$1540_LC
    parameter \FF_USED 0
    parameter \INIT 16'0001000000000000
    parameter \K 4
    connect \Q { }
    connect \F $abc$1483$new_n152_
    connect \I { \send.cycle_cnt[2] \send.cycle_cnt[6] \send.cycle_cnt[1] \send.cycle_cnt[0] }
    connect \CLK { }
  end

  attribute \BEL_STRENGTH 1
  attribute \NEXTPNR_BEL "LogicTILE(01,05):alta_slice13"
  attribute \module_not_derived 1
  attribute \src "/Users/swhite/Projects/rodinia/nextpnr/synth/cells_map.v:18.31-18.63"
  cell \GENERIC_SLICE $abc$1483$auto$blifparse.cc:498:parse_blif$1539_LC
    parameter \FF_USED 0
    parameter \INIT 16'0000000000000001
    parameter \K 4
    connect \Q { }
    connect \F $abc$1483$new_n151_
    connect \I { \send.cycle_cnt[7] \send.cycle_cnt[5] \send.cycle_cnt[4] \send.cycle_cnt[3] }
    connect \CLK { }
  end

  attribute \BEL_STRENGTH 1
  attribute \NEXTPNR_BEL "LogicTILE(01,05):alta_slice06"
  attribute \module_not_derived 1
  attribute \src "/Users/swhite/Projects/rodinia/nextpnr/synth/cells_map.v:12.34-12.89"
  cell \GENERIC_SLICE $abc$1483$auto$blifparse.cc:498:parse_blif$1538_LC
    parameter \FF_USED 0
    parameter \INIT 16'1000100010001000
    parameter \K 4
    connect \Q { }
    connect \F $abc$1483$auto$simplemap.cc:256:simplemap_eqne$858_new_inv_
    connect \I { $PACKER_VCC_NET $PACKER_VCC_NET $abc$1483$new_n152_ $abc$1483$new_n151_ }
    connect \CLK { }
  end

  attribute \BEL_STRENGTH 1
  attribute \NEXTPNR_BEL "LogicTILE(01,04):alta_slice00"
  attribute \module_not_derived 1
  attribute \src "/Users/swhite/Projects/rodinia/nextpnr/synth/cells_map.v:15.35-15.90"
  cell \GENERIC_SLICE $abc$1483$auto$blifparse.cc:498:parse_blif$1537_LC
    parameter \FF_USED 1
    parameter \INIT 16'0001010000010100
    parameter \K 4
    connect \Q \send.bit_cnt[0]
    connect \F { }
    connect \I { $PACKER_VCC_NET \send.bit_cnt[0] $abc$1483$auto$simplemap.cc:256:simplemap_eqne$858_new_inv_ $abc$1483$auto$simplemap.cc:256:simplemap_eqne$832_new_inv_ }
    connect \CLK \clk
  end

  attribute \BEL_STRENGTH 1
  attribute \NEXTPNR_BEL "LogicTILE(00,07):alta_slice06"
  attribute \module_not_derived 1
  attribute \src "/Users/swhite/Projects/rodinia/nextpnr/synth/cells_map.v:18.31-18.63"
  cell \GENERIC_SLICE $abc$1483$auto$blifparse.cc:498:parse_blif$1536_LC
    parameter \FF_USED 0
    parameter \INIT 16'0001000000000000
    parameter \K 4
    connect \Q { }
    connect \F $abc$1483$new_n148_
    connect \I { $abc$1483$new_n137_ \recv.buffer[0] \recv.buffer[3] \recv.buffer[2] }
    connect \CLK { }
  end

  attribute \BEL_STRENGTH 1
  attribute \NEXTPNR_BEL "LogicTILE(00,07):alta_slice15"
  attribute \module_not_derived 1
  attribute \src "/Users/swhite/Projects/rodinia/nextpnr/synth/cells_map.v:12.34-12.89"
  cell \GENERIC_SLICE $abc$1483$auto$blifparse.cc:498:parse_blif$1535_LC
    parameter \FF_USED 1
    parameter \INIT 16'0110011001100110
    parameter \K 4
    connect \Q \LED1
    connect \F { }
    connect \I { $PACKER_VCC_NET $PACKER_VCC_NET \LED1 $abc$1483$new_n148_ }
    connect \CLK \clk
  end

  attribute \BEL_STRENGTH 1
  attribute \NEXTPNR_BEL "LogicTILE(00,07):alta_slice02"
  attribute \module_not_derived 1
  attribute \src "/Users/swhite/Projects/rodinia/nextpnr/synth/cells_map.v:18.31-18.63"
  cell \GENERIC_SLICE $abc$1483$auto$blifparse.cc:498:parse_blif$1534_LC
    parameter \FF_USED 0
    parameter \INIT 16'0000000100000000
    parameter \K 4
    connect \Q { }
    connect \F $abc$1483$new_n146_
    connect \I { $abc$1483$new_n144_ \recv.buffer[3] \recv.buffer[0] \recv.buffer[2] }
    connect \CLK { }
  end

  attribute \BEL_STRENGTH 1
  attribute \NEXTPNR_BEL "LogicTILE(00,07):alta_slice03"
  attribute \module_not_derived 1
  attribute \src "/Users/swhite/Projects/rodinia/nextpnr/synth/cells_map.v:12.34-12.89"
  cell \GENERIC_SLICE $abc$1483$auto$blifparse.cc:498:parse_blif$1533_LC
    parameter \FF_USED 1
    parameter \INIT 16'0110011001100110
    parameter \K 4
    connect \Q \LED2
    connect \F { }
    connect \I { $PACKER_VCC_NET $PACKER_VCC_NET \LED2 $abc$1483$new_n146_ }
    connect \CLK \clk
  end

  attribute \BEL_STRENGTH 1
  attribute \NEXTPNR_BEL "LogicTILE(00,06):alta_slice03"
  attribute \module_not_derived 1
  attribute \src "/Users/swhite/Projects/rodinia/nextpnr/synth/cells_map.v:12.34-12.89"
  cell \GENERIC_SLICE $abc$1483$auto$blifparse.cc:498:parse_blif$1532_LC
    parameter \FF_USED 0
    parameter \INIT 16'1000100010001000
    parameter \K 4
    connect \Q { }
    connect \F $abc$1483$new_n144_
    connect \I { $PACKER_VCC_NET $PACKER_VCC_NET \recv.buffer[1] $abc$1483$new_n138_ }
    connect \CLK { }
  end

  attribute \BEL_STRENGTH 1
  attribute \NEXTPNR_BEL "LogicTILE(00,07):alta_slice10"
  attribute \module_not_derived 1
  attribute \src "/Users/swhite/Projects/rodinia/nextpnr/synth/cells_map.v:18.31-18.63"
  cell \GENERIC_SLICE $abc$1483$auto$blifparse.cc:498:parse_blif$1531_LC
    parameter \FF_USED 0
    parameter \INIT 16'0001000000000000
    parameter \K 4
    connect \Q { }
    connect \F $abc$1483$new_n143_
    connect \I { $abc$1483$new_n144_ \recv.buffer[0] \recv.buffer[3] \recv.buffer[2] }
    connect \CLK { }
  end

  attribute \BEL_STRENGTH 1
  attribute \NEXTPNR_BEL "LogicTILE(00,07):alta_slice11"
  attribute \module_not_derived 1
  attribute \src "/Users/swhite/Projects/rodinia/nextpnr/synth/cells_map.v:12.34-12.89"
  cell \GENERIC_SLICE $abc$1483$auto$blifparse.cc:498:parse_blif$1530_LC
    parameter \FF_USED 1
    parameter \INIT 16'0110011001100110
    parameter \K 4
    connect \Q \LED3
    connect \F { }
    connect \I { $PACKER_VCC_NET $PACKER_VCC_NET \LED3 $abc$1483$new_n143_ }
    connect \CLK \clk
  end

  attribute \BEL_STRENGTH 1
  attribute \NEXTPNR_BEL "LogicTILE(00,07):alta_slice07"
  attribute \module_not_derived 1
  attribute \src "/Users/swhite/Projects/rodinia/nextpnr/synth/cells_map.v:18.31-18.63"
  cell \GENERIC_SLICE $abc$1483$auto$blifparse.cc:498:parse_blif$1529_LC
    parameter \FF_USED 0
    parameter \INIT 16'0001000000000000
    parameter \K 4
    connect \Q { }
    connect \F $abc$1483$new_n141_
    connect \I { \recv.buffer[2] $abc$1483$new_n137_ \recv.buffer[3] \recv.buffer[0] }
    connect \CLK { }
  end

  attribute \BEL_STRENGTH 1
  attribute \NEXTPNR_BEL "LogicTILE(00,07):alta_slice08"
  attribute \module_not_derived 1
  attribute \src "/Users/swhite/Projects/rodinia/nextpnr/synth/cells_map.v:12.34-12.89"
  cell \GENERIC_SLICE $abc$1483$auto$blifparse.cc:498:parse_blif$1528_LC
    parameter \FF_USED 1
    parameter \INIT 16'0110011001100110
    parameter \K 4
    connect \Q \LED4
    connect \F { }
    connect \I { $PACKER_VCC_NET $PACKER_VCC_NET \LED4 $abc$1483$new_n141_ }
    connect \CLK \clk
  end

  attribute \BEL_STRENGTH 1
  attribute \NEXTPNR_BEL "LogicTILE(01,06):alta_slice12"
  attribute \module_not_derived 1
  attribute \src "/Users/swhite/Projects/rodinia/nextpnr/synth/cells_map.v:15.35-15.90"
  cell \GENERIC_SLICE $abc$1483$auto$blifparse.cc:498:parse_blif$1527_LC
    parameter \FF_USED 0
    parameter \INIT 16'0001000000010000
    parameter \K 4
    connect \Q { }
    connect \F $abc$1483$new_n139_
    connect \I { $PACKER_VCC_NET \recv.buffer_valid \recv.buffer[7] \recv.buffer[6] }
    connect \CLK { }
  end

  attribute \BEL_STRENGTH 1
  attribute \NEXTPNR_BEL "LogicTILE(01,06):alta_slice09"
  attribute \module_not_derived 1
  attribute \src "/Users/swhite/Projects/rodinia/nextpnr/synth/cells_map.v:15.35-15.90"
  cell \GENERIC_SLICE $abc$1483$auto$blifparse.cc:498:parse_blif$1526_LC
    parameter \FF_USED 0
    parameter \INIT 16'1000000010000000
    parameter \K 4
    connect \Q { }
    connect \F $abc$1483$new_n138_
    connect \I { $PACKER_VCC_NET \recv.buffer[5] \recv.buffer[4] $abc$1483$new_n139_ }
    connect \CLK { }
  end

  attribute \BEL_STRENGTH 1
  attribute \NEXTPNR_BEL "LogicTILE(00,06):alta_slice00"
  attribute \module_not_derived 1
  attribute \src "/Users/swhite/Projects/rodinia/nextpnr/synth/cells_map.v:12.34-12.89"
  cell \GENERIC_SLICE $abc$1483$auto$blifparse.cc:498:parse_blif$1525_LC
    parameter \FF_USED 0
    parameter \INIT 16'0100010001000100
    parameter \K 4
    connect \Q { }
    connect \F $abc$1483$new_n137_
    connect \I { $PACKER_VCC_NET $PACKER_VCC_NET $abc$1483$new_n138_ \recv.buffer[1] }
    connect \CLK { }
  end

  attribute \BEL_STRENGTH 1
  attribute \NEXTPNR_BEL "LogicTILE(00,07):alta_slice00"
  attribute \module_not_derived 1
  attribute \src "/Users/swhite/Projects/rodinia/nextpnr/synth/cells_map.v:18.31-18.63"
  cell \GENERIC_SLICE $abc$1483$auto$blifparse.cc:498:parse_blif$1524_LC
    parameter \FF_USED 0
    parameter \INIT 16'0100000000000000
    parameter \K 4
    connect \Q { }
    connect \F $abc$1483$new_n136_
    connect \I { $abc$1483$new_n137_ \recv.buffer[0] \recv.buffer[2] \recv.buffer[3] }
    connect \CLK { }
  end

  attribute \BEL_STRENGTH 1
  attribute \NEXTPNR_BEL "LogicTILE(00,07):alta_slice01"
  attribute \module_not_derived 1
  attribute \src "/Users/swhite/Projects/rodinia/nextpnr/synth/cells_map.v:12.34-12.89"
  cell \GENERIC_SLICE $abc$1483$auto$blifparse.cc:498:parse_blif$1523_LC
    parameter \FF_USED 1
    parameter \INIT 16'0110011001100110
    parameter \K 4
    connect \Q \LED5
    connect \F { }
    connect \I { $PACKER_VCC_NET $PACKER_VCC_NET \LED5 $abc$1483$new_n136_ }
    connect \CLK \clk
  end

  attribute \BEL_STRENGTH 1
  attribute \NEXTPNR_BEL "LogicTILE(02,06):alta_slice12"
  attribute \module_not_derived 1
  attribute \src "/Users/swhite/Projects/rodinia/nextpnr/synth/cells_map.v:18.31-18.63"
  cell \GENERIC_SLICE $abc$1483$auto$blifparse.cc:498:parse_blif$1522_LC
    parameter \FF_USED 0
    parameter \INIT 16'1000000000000000
    parameter \K 4
    connect \Q { }
    connect \F $abc$1483$new_n134_
    connect \I { \recv.bit_cnt[0] \recv.bit_cnt[2] \recv.bit_cnt[1] $abc$1483$new_n98_ }
    connect \CLK { }
  end

  attribute \BEL_STRENGTH 1
  attribute \NEXTPNR_BEL "LogicTILE(02,06):alta_slice14"
  attribute \module_not_derived 1
  attribute \src "/Users/swhite/Projects/rodinia/nextpnr/synth/cells_map.v:15.35-15.90"
  cell \GENERIC_SLICE $abc$1483$auto$blifparse.cc:498:parse_blif$1521_LC
    parameter \FF_USED 1
    parameter \INIT 16'0001110000011100
    parameter \K 4
    connect \Q \recv.bit_cnt[3]
    connect \F { }
    connect \I { $PACKER_VCC_NET \recv.bit_cnt[3] $abc$1483$new_n134_ $abc$1483$new_n121_ }
    connect \CLK \clk
  end

  attribute \BEL_STRENGTH 1
  attribute \NEXTPNR_BEL "LogicTILE(02,06):alta_slice13"
  attribute \module_not_derived 1
  attribute \src "/Users/swhite/Projects/rodinia/nextpnr/synth/cells_map.v:18.31-18.63"
  cell \GENERIC_SLICE $abc$1483$auto$blifparse.cc:498:parse_blif$1520_LC
    parameter \FF_USED 1
    parameter \INIT 16'0000011110001000
    parameter \K 4
    connect \Q \recv.bit_cnt[2]
    connect \F { }
    connect \I { \recv.bit_cnt[2] $abc$1483$new_n121_ \recv.bit_cnt[1] $abc$1483$new_n131_ }
    connect \CLK \clk
  end

  attribute \BEL_STRENGTH 1
  attribute \NEXTPNR_BEL "LogicTILE(02,06):alta_slice04"
  attribute \module_not_derived 1
  attribute \src "/Users/swhite/Projects/rodinia/nextpnr/synth/cells_map.v:12.34-12.89"
  cell \GENERIC_SLICE $abc$1483$auto$blifparse.cc:498:parse_blif$1519_LC
    parameter \FF_USED 0
    parameter \INIT 16'1000100010001000
    parameter \K 4
    connect \Q { }
    connect \F $abc$1483$new_n131_
    connect \I { $PACKER_VCC_NET $PACKER_VCC_NET \recv.bit_cnt[0] $abc$1483$new_n98_ }
    connect \CLK { }
  end

  attribute \BEL_STRENGTH 1
  attribute \NEXTPNR_BEL "LogicTILE(02,06):alta_slice08"
  attribute \module_not_derived 1
  attribute \src "/Users/swhite/Projects/rodinia/nextpnr/synth/cells_map.v:15.35-15.90"
  cell \GENERIC_SLICE $abc$1483$auto$blifparse.cc:498:parse_blif$1518_LC
    parameter \FF_USED 1
    parameter \INIT 16'0001110000011100
    parameter \K 4
    connect \Q \recv.bit_cnt[1]
    connect \F { }
    connect \I { $PACKER_VCC_NET \recv.bit_cnt[1] $abc$1483$new_n131_ $abc$1483$new_n121_ }
    connect \CLK \clk
  end

  attribute \BEL_STRENGTH 1
  attribute \NEXTPNR_BEL "LogicTILE(02,06):alta_slice05"
  attribute \module_not_derived 1
  attribute \src "/Users/swhite/Projects/rodinia/nextpnr/synth/cells_map.v:15.35-15.90"
  cell \GENERIC_SLICE $abc$1483$auto$blifparse.cc:498:parse_blif$1517_LC
    parameter \FF_USED 1
    parameter \INIT 16'0001110000011100
    parameter \K 4
    connect \Q \recv.bit_cnt[0]
    connect \F { }
    connect \I { $PACKER_VCC_NET \recv.bit_cnt[0] $abc$1483$new_n98_ $abc$1483$new_n121_ }
    connect \CLK \clk
  end

  attribute \BEL_STRENGTH 1
  attribute \NEXTPNR_BEL "LogicTILE(02,05):alta_slice00"
  attribute \module_not_derived 1
  attribute \src "/Users/swhite/Projects/rodinia/nextpnr/synth/cells_map.v:15.35-15.90"
  cell \GENERIC_SLICE $abc$1483$auto$blifparse.cc:498:parse_blif$1516_LC
    parameter \FF_USED 0
    parameter \INIT 16'1000000010000000
    parameter \K 4
    connect \Q { }
    connect \F $abc$1483$new_n128_
    connect \I { $PACKER_VCC_NET \recv.recv \recv.cycle_cnt[6] $abc$1483$auto$alumacc.cc:485:replace_alu$204.lcu.g[5]_new_ }
    connect \CLK { }
  end

  attribute \BEL_STRENGTH 1
  attribute \NEXTPNR_BEL "LogicTILE(02,05):alta_slice06"
  attribute \module_not_derived 1
  attribute \src "/Users/swhite/Projects/rodinia/nextpnr/synth/cells_map.v:15.35-15.90"
  cell \GENERIC_SLICE $abc$1483$auto$blifparse.cc:498:parse_blif$1515_LC
    parameter \FF_USED 1
    parameter \INIT 16'0001110000011100
    parameter \K 4
    connect \Q \recv.cycle_cnt[7]
    connect \F { }
    connect \I { $PACKER_VCC_NET \recv.cycle_cnt[7] $abc$1483$new_n128_ $abc$1483$new_n121_ }
    connect \CLK \clk
  end

  attribute \BEL_STRENGTH 1
  attribute \NEXTPNR_BEL "LogicTILE(02,05):alta_slice03"
  attribute \module_not_derived 1
  attribute \src "/Users/swhite/Projects/rodinia/nextpnr/synth/cells_map.v:18.31-18.63"
  cell \GENERIC_SLICE $abc$1483$auto$blifparse.cc:498:parse_blif$1514_LC
    parameter \FF_USED 0
    parameter \INIT 16'1000000000000000
    parameter \K 4
    connect \Q { }
    connect \F $abc$1483$auto$alumacc.cc:485:replace_alu$204.lcu.g[5]_new_
    connect \I { \recv.cycle_cnt[5] \recv.cycle_cnt[4] \recv.cycle_cnt[3] $abc$1483$auto$alumacc.cc:485:replace_alu$204.lcu.g[2]_new_ }
    connect \CLK { }
  end

  attribute \BEL_STRENGTH 1
  attribute \NEXTPNR_BEL "LogicTILE(02,05):alta_slice01"
  attribute \module_not_derived 1
  attribute \src "/Users/swhite/Projects/rodinia/nextpnr/synth/cells_map.v:18.31-18.63"
  cell \GENERIC_SLICE $abc$1483$auto$blifparse.cc:498:parse_blif$1513_LC
    parameter \FF_USED 1
    parameter \INIT 16'1011101011000000
    parameter \K 4
    connect \Q \recv.cycle_cnt[6]
    connect \F { }
    connect \I { \recv.cycle_cnt[6] $abc$1483$new_n114_ $abc$1483$auto$alumacc.cc:485:replace_alu$204.lcu.g[5]_new_ $abc$1483$new_n103_ }
    connect \CLK \clk
  end

  attribute \BEL_STRENGTH 1
  attribute \NEXTPNR_BEL "LogicTILE(02,05):alta_slice07"
  attribute \module_not_derived 1
  attribute \src "/Users/swhite/Projects/rodinia/nextpnr/synth/cells_map.v:15.35-15.90"
  cell \GENERIC_SLICE $abc$1483$auto$blifparse.cc:498:parse_blif$1512_LC
    parameter \FF_USED 0
    parameter \INIT 16'1000000010000000
    parameter \K 4
    connect \Q { }
    connect \F $abc$1483$new_n124_
    connect \I { $PACKER_VCC_NET \recv.cycle_cnt[4] \recv.cycle_cnt[3] $abc$1483$new_n119_ }
    connect \CLK { }
  end

  attribute \BEL_STRENGTH 1
  attribute \NEXTPNR_BEL "LogicTILE(02,05):alta_slice05"
  attribute \module_not_derived 1
  attribute \src "/Users/swhite/Projects/rodinia/nextpnr/synth/cells_map.v:15.35-15.90"
  cell \GENERIC_SLICE $abc$1483$auto$blifparse.cc:498:parse_blif$1511_LC
    parameter \FF_USED 1
    parameter \INIT 16'0011111000111110
    parameter \K 4
    connect \Q \recv.cycle_cnt[5]
    connect \F { }
    connect \I { $PACKER_VCC_NET \recv.cycle_cnt[5] $abc$1483$new_n124_ $abc$1483$new_n121_ }
    connect \CLK \clk
  end

  attribute \BEL_STRENGTH 1
  attribute \NEXTPNR_BEL "LogicTILE(02,05):alta_slice11"
  attribute \module_not_derived 1
  attribute \src "/Users/swhite/Projects/rodinia/nextpnr/synth/cells_map.v:18.31-18.63"
  cell \GENERIC_SLICE $abc$1483$auto$blifparse.cc:498:parse_blif$1510_LC
    parameter \FF_USED 1
    parameter \INIT 16'0000011110001000
    parameter \K 4
    connect \Q \recv.cycle_cnt[4]
    connect \F { }
    connect \I { \recv.cycle_cnt[4] $abc$1483$new_n121_ \recv.cycle_cnt[3] $abc$1483$new_n119_ }
    connect \CLK \clk
  end

  attribute \BEL_STRENGTH 1
  attribute \NEXTPNR_BEL "LogicTILE(02,04):alta_slice01"
  attribute \module_not_derived 1
  attribute \src "/Users/swhite/Projects/rodinia/nextpnr/synth/cells_map.v:12.34-12.89"
  cell \GENERIC_SLICE $abc$1483$auto$blifparse.cc:498:parse_blif$1509_LC
    parameter \FF_USED 0
    parameter \INIT 16'0001000100010001
    parameter \K 4
    connect \Q { }
    connect \F $abc$1483$new_n121_
    connect \I { $PACKER_VCC_NET $PACKER_VCC_NET \RX \recv.recv }
    connect \CLK { }
  end

  attribute \BEL_STRENGTH 1
  attribute \NEXTPNR_BEL "LogicTILE(02,05):alta_slice12"
  attribute \module_not_derived 1
  attribute \src "/Users/swhite/Projects/rodinia/nextpnr/synth/cells_map.v:15.35-15.90"
  cell \GENERIC_SLICE $abc$1483$auto$blifparse.cc:498:parse_blif$1508_LC
    parameter \FF_USED 0
    parameter \INIT 16'1000000010000000
    parameter \K 4
    connect \Q { }
    connect \F $abc$1483$auto$alumacc.cc:485:replace_alu$204.lcu.g[2]_new_
    connect \I { $PACKER_VCC_NET \recv.cycle_cnt[2] \recv.cycle_cnt[1] \recv.cycle_cnt[0] }
    connect \CLK { }
  end

  attribute \BEL_STRENGTH 1
  attribute \NEXTPNR_BEL "LogicTILE(02,04):alta_slice13"
  attribute \module_not_derived 1
  attribute \src "/Users/swhite/Projects/rodinia/nextpnr/synth/cells_map.v:15.35-15.90"
  cell \GENERIC_SLICE $abc$1483$auto$blifparse.cc:498:parse_blif$1506_LC
    parameter \FF_USED 1
    parameter \INIT 16'0001110000011100
    parameter \K 4
    connect \Q \recv.cycle_cnt[3]
    connect \F { }
    connect \I { $PACKER_VCC_NET \recv.cycle_cnt[3] $abc$1483$new_n119_ $abc$1483$new_n121_ }
    connect \CLK \clk
  end

  attribute \BEL_STRENGTH 1
  attribute \NEXTPNR_BEL "LogicTILE(02,05):alta_slice08"
  attribute \module_not_derived 1
  attribute \src "/Users/swhite/Projects/rodinia/nextpnr/synth/cells_map.v:12.34-12.89"
  cell \GENERIC_SLICE $abc$1483$auto$blifparse.cc:498:parse_blif$1505_LC
    parameter \FF_USED 0
    parameter \INIT 16'1000100010001000
    parameter \K 4
    connect \Q { }
    connect \F $abc$1483$auto$alumacc.cc:485:replace_alu$204.lcu.g[1]_new_
    connect \I { $PACKER_VCC_NET $PACKER_VCC_NET \recv.cycle_cnt[1] \recv.cycle_cnt[0] }
    connect \CLK { }
  end

  attribute \BEL_STRENGTH 1
  attribute \NEXTPNR_BEL "LogicTILE(02,05):alta_slice13"
  attribute \module_not_derived 1
  attribute \src "/Users/swhite/Projects/rodinia/nextpnr/synth/cells_map.v:18.31-18.63"
  cell \GENERIC_SLICE $abc$1483$auto$blifparse.cc:498:parse_blif$1504_LC
    parameter \FF_USED 1
    parameter \INIT 16'1011101011000000
    parameter \K 4
    connect \Q \recv.cycle_cnt[2]
    connect \F { }
    connect \I { \recv.cycle_cnt[2] $abc$1483$new_n114_ $abc$1483$auto$alumacc.cc:485:replace_alu$204.lcu.g[1]_new_ $abc$1483$new_n103_ }
    connect \CLK \clk
  end

  attribute \BEL_STRENGTH 1
  attribute \NEXTPNR_BEL "LogicTILE(02,05):alta_slice10"
  attribute \module_not_derived 1
  attribute \src "/Users/swhite/Projects/rodinia/nextpnr/synth/cells_map.v:18.31-18.63"
  cell \GENERIC_SLICE $abc$1483$auto$blifparse.cc:498:parse_blif$1503_LC
    parameter \FF_USED 1
    parameter \INIT 16'0011110011110101
    parameter \K 4
    connect \Q \recv.cycle_cnt[1]
    connect \F { }
    connect \I { \recv.recv \recv.cycle_cnt[1] \recv.cycle_cnt[0] \RX }
    connect \CLK \clk
  end

  attribute \BEL_STRENGTH 1
  attribute \NEXTPNR_BEL "LogicTILE(02,06):alta_slice09"
  attribute \module_not_derived 1
  attribute \src "/Users/swhite/Projects/rodinia/nextpnr/synth/cells_map.v:12.34-12.89"
  cell \GENERIC_SLICE $abc$1483$auto$blifparse.cc:498:parse_blif$1502_LC
    parameter \FF_USED 0
    parameter \INIT 16'0100010001000100
    parameter \K 4
    connect \Q { }
    connect \F $abc$1483$new_n114_
    connect \I { $PACKER_VCC_NET $PACKER_VCC_NET \recv.recv $abc$1483$new_n99_ }
    connect \CLK { }
  end

  attribute \BEL_STRENGTH 1
  attribute \NEXTPNR_BEL "LogicTILE(02,05):alta_slice09"
  attribute \module_not_derived 1
  attribute \src "/Users/swhite/Projects/rodinia/nextpnr/synth/cells_map.v:15.35-15.90"
  cell \GENERIC_SLICE $abc$1483$auto$blifparse.cc:498:parse_blif$1501_LC
    parameter \FF_USED 1
    parameter \INIT 16'1010110010101100
    parameter \K 4
    connect \Q \recv.cycle_cnt[0]
    connect \F { }
    connect \I { $PACKER_VCC_NET \recv.cycle_cnt[0] $abc$1483$new_n114_ $abc$1483$new_n103_ }
    connect \CLK \clk
  end

  attribute \BEL_STRENGTH 1
  attribute \NEXTPNR_BEL "LogicTILE(01,06):alta_slice11"
  attribute \module_not_derived 1
  attribute \src "/Users/swhite/Projects/rodinia/nextpnr/synth/cells_map.v:15.35-15.90"
  cell \GENERIC_SLICE $abc$1483$auto$blifparse.cc:498:parse_blif$1500_LC
    parameter \FF_USED 1
    parameter \INIT 16'1100101011001010
    parameter \K 4
    connect \Q \recv.buffer[7]
    connect \F { }
    connect \I { $PACKER_VCC_NET $abc$1483$new_n105_ \RX \recv.buffer[7] }
    connect \CLK \clk
  end

  attribute \BEL_STRENGTH 1
  attribute \NEXTPNR_BEL "LogicTILE(01,06):alta_slice05"
  attribute \module_not_derived 1
  attribute \src "/Users/swhite/Projects/rodinia/nextpnr/synth/cells_map.v:15.35-15.90"
  cell \GENERIC_SLICE $abc$1483$auto$blifparse.cc:498:parse_blif$1499_LC
    parameter \FF_USED 1
    parameter \INIT 16'1100101011001010
    parameter \K 4
    connect \Q \recv.buffer[6]
    connect \F { }
    connect \I { $PACKER_VCC_NET $abc$1483$new_n105_ \recv.buffer[7] \recv.buffer[6] }
    connect \CLK \clk
  end

  attribute \BEL_STRENGTH 1
  attribute \NEXTPNR_BEL "LogicTILE(01,06):alta_slice14"
  attribute \module_not_derived 1
  attribute \src "/Users/swhite/Projects/rodinia/nextpnr/synth/cells_map.v:15.35-15.90"
  cell \GENERIC_SLICE $abc$1483$auto$blifparse.cc:498:parse_blif$1498_LC
    parameter \FF_USED 1
    parameter \INIT 16'1100101011001010
    parameter \K 4
    connect \Q \recv.buffer[5]
    connect \F { }
    connect \I { $PACKER_VCC_NET $abc$1483$new_n105_ \recv.buffer[6] \recv.buffer[5] }
    connect \CLK \clk
  end

  attribute \BEL_STRENGTH 1
  attribute \NEXTPNR_BEL "LogicTILE(01,06):alta_slice07"
  attribute \module_not_derived 1
  attribute \src "/Users/swhite/Projects/rodinia/nextpnr/synth/cells_map.v:15.35-15.90"
  cell \GENERIC_SLICE $abc$1483$auto$blifparse.cc:498:parse_blif$1497_LC
    parameter \FF_USED 1
    parameter \INIT 16'1100101011001010
    parameter \K 4
    connect \Q \recv.buffer[4]
    connect \F { }
    connect \I { $PACKER_VCC_NET $abc$1483$new_n105_ \recv.buffer[5] \recv.buffer[4] }
    connect \CLK \clk
  end

  attribute \BEL_STRENGTH 1
  attribute \NEXTPNR_BEL "LogicTILE(00,06):alta_slice05"
  attribute \module_not_derived 1
  attribute \src "/Users/swhite/Projects/rodinia/nextpnr/synth/cells_map.v:15.35-15.90"
  cell \GENERIC_SLICE $abc$1483$auto$blifparse.cc:498:parse_blif$1496_LC
    parameter \FF_USED 1
    parameter \INIT 16'1100101011001010
    parameter \K 4
    connect \Q \recv.buffer[3]
    connect \F { }
    connect \I { $PACKER_VCC_NET $abc$1483$new_n105_ \recv.buffer[4] \recv.buffer[3] }
    connect \CLK \clk
  end

  attribute \BEL_STRENGTH 1
  attribute \NEXTPNR_BEL "LogicTILE(00,06):alta_slice06"
  attribute \module_not_derived 1
  attribute \src "/Users/swhite/Projects/rodinia/nextpnr/synth/cells_map.v:15.35-15.90"
  cell \GENERIC_SLICE $abc$1483$auto$blifparse.cc:498:parse_blif$1495_LC
    parameter \FF_USED 1
    parameter \INIT 16'1100101011001010
    parameter \K 4
    connect \Q \recv.buffer[2]
    connect \F { }
    connect \I { $PACKER_VCC_NET $abc$1483$new_n105_ \recv.buffer[3] \recv.buffer[2] }
    connect \CLK \clk
  end

  attribute \BEL_STRENGTH 1
  attribute \NEXTPNR_BEL "LogicTILE(00,06):alta_slice07"
  attribute \module_not_derived 1
  attribute \src "/Users/swhite/Projects/rodinia/nextpnr/synth/cells_map.v:15.35-15.90"
  cell \GENERIC_SLICE $abc$1483$auto$blifparse.cc:498:parse_blif$1494_LC
    parameter \FF_USED 1
    parameter \INIT 16'1100101011001010
    parameter \K 4
    connect \Q \recv.buffer[1]
    connect \F { }
    connect \I { $PACKER_VCC_NET $abc$1483$new_n105_ \recv.buffer[2] \recv.buffer[1] }
    connect \CLK \clk
  end

  attribute \BEL_STRENGTH 1
  attribute \NEXTPNR_BEL "LogicTILE(02,06):alta_slice15"
  attribute \module_not_derived 1
  attribute \src "/Users/swhite/Projects/rodinia/nextpnr/synth/cells_map.v:12.34-12.89"
  cell \GENERIC_SLICE $abc$1483$auto$blifparse.cc:498:parse_blif$1493_LC
    parameter \FF_USED 0
    parameter \INIT 16'0100010001000100
    parameter \K 4
    connect \Q { }
    connect \F $abc$1483$new_n105_
    connect \I { $PACKER_VCC_NET $PACKER_VCC_NET $abc$1483$new_n98_ $abc$1483$techmap\recv.$eq$rs232demo.v:105$61_Y_new_ }
    connect \CLK { }
  end

  attribute \BEL_STRENGTH 1
  attribute \NEXTPNR_BEL "LogicTILE(00,06):alta_slice13"
  attribute \module_not_derived 1
  attribute \src "/Users/swhite/Projects/rodinia/nextpnr/synth/cells_map.v:15.35-15.90"
  cell \GENERIC_SLICE $abc$1483$auto$blifparse.cc:498:parse_blif$1492_LC
    parameter \FF_USED 1
    parameter \INIT 16'1100101011001010
    parameter \K 4
    connect \Q \recv.buffer[0]
    connect \F { }
    connect \I { $PACKER_VCC_NET $abc$1483$new_n105_ \recv.buffer[1] \recv.buffer[0] }
    connect \CLK \clk
  end

  attribute \BEL_STRENGTH 1
  attribute \NEXTPNR_BEL "LogicTILE(02,06):alta_slice01"
  attribute \module_not_derived 1
  attribute \src "/Users/swhite/Projects/rodinia/nextpnr/synth/cells_map.v:12.34-12.89"
  cell \GENERIC_SLICE $abc$1483$auto$blifparse.cc:498:parse_blif$1491_LC
    parameter \FF_USED 0
    parameter \INIT 16'0100010001000100
    parameter \K 4
    connect \Q { }
    connect \F $abc$1483$new_n103_
    connect \I { $PACKER_VCC_NET $PACKER_VCC_NET \RX \recv.recv }
    connect \CLK { }
  end

  attribute \BEL_STRENGTH 1
  attribute \NEXTPNR_BEL "LogicTILE(02,06):alta_slice07"
  attribute \module_not_derived 1
  attribute \src "/Users/swhite/Projects/rodinia/nextpnr/synth/cells_map.v:18.31-18.63"
  cell \GENERIC_SLICE $abc$1483$auto$blifparse.cc:498:parse_blif$1490_LC
    parameter \FF_USED 0
    parameter \INIT 16'0001000000000000
    parameter \K 4
    connect \Q { }
    connect \F $abc$1483$techmap\recv.$eq$rs232demo.v:105$61_Y_new_
    connect \I { \recv.bit_cnt[3] \recv.bit_cnt[0] \recv.bit_cnt[2] \recv.bit_cnt[1] }
    connect \CLK { }
  end

  attribute \BEL_STRENGTH 1
  attribute \NEXTPNR_BEL "LogicTILE(02,05):alta_slice14"
  attribute \module_not_derived 1
  attribute \src "/Users/swhite/Projects/rodinia/nextpnr/synth/cells_map.v:18.31-18.63"
  cell \GENERIC_SLICE $abc$1483$auto$blifparse.cc:498:parse_blif$1489_LC
    parameter \FF_USED 0
    parameter \INIT 16'0000000100000000
    parameter \K 4
    connect \Q { }
    connect \F $abc$1483$new_n101_
    connect \I { \recv.cycle_cnt[6] \recv.cycle_cnt[3] \recv.cycle_cnt[1] \recv.cycle_cnt[0] }
    connect \CLK { }
  end

  attribute \BEL_STRENGTH 1
  attribute \NEXTPNR_BEL "LogicTILE(02,05):alta_slice04"
  attribute \module_not_derived 1
  attribute \src "/Users/swhite/Projects/rodinia/nextpnr/synth/cells_map.v:18.31-18.63"
  cell \GENERIC_SLICE $abc$1483$auto$blifparse.cc:498:parse_blif$1488_LC
    parameter \FF_USED 0
    parameter \INIT 16'0000000100000000
    parameter \K 4
    connect \Q { }
    connect \F $abc$1483$new_n100_
    connect \I { \recv.cycle_cnt[2] \recv.cycle_cnt[7] \recv.cycle_cnt[5] \recv.cycle_cnt[4] }
    connect \CLK { }
  end

  attribute \BEL_STRENGTH 1
  attribute \NEXTPNR_BEL "LogicTILE(02,05):alta_slice02"
  attribute \module_not_derived 1
  attribute \src "/Users/swhite/Projects/rodinia/nextpnr/synth/cells_map.v:12.34-12.89"
  cell \GENERIC_SLICE $abc$1483$auto$blifparse.cc:498:parse_blif$1487_LC
    parameter \FF_USED 0
    parameter \INIT 16'1000100010001000
    parameter \K 4
    connect \Q { }
    connect \F $abc$1483$new_n99_
    connect \I { $PACKER_VCC_NET $PACKER_VCC_NET $abc$1483$new_n101_ $abc$1483$new_n100_ }
    connect \CLK { }
  end

  attribute \BEL_STRENGTH 1
  attribute \NEXTPNR_BEL "LogicTILE(02,06):alta_slice06"
  attribute \module_not_derived 1
  attribute \src "/Users/swhite/Projects/rodinia/nextpnr/synth/cells_map.v:12.34-12.89"
  cell \GENERIC_SLICE $abc$1483$auto$blifparse.cc:498:parse_blif$1486_LC
    parameter \FF_USED 0
    parameter \INIT 16'1000100010001000
    parameter \K 4
    connect \Q { }
    connect \F $abc$1483$new_n98_
    connect \I { $PACKER_VCC_NET $PACKER_VCC_NET \recv.recv $abc$1483$new_n99_ }
    connect \CLK { }
  end

  attribute \BEL_STRENGTH 1
  attribute \NEXTPNR_BEL "LogicTILE(02,06):alta_slice11"
  attribute \module_not_derived 1
  attribute \src "/Users/swhite/Projects/rodinia/nextpnr/synth/cells_map.v:12.34-12.89"
  cell \GENERIC_SLICE $abc$1483$auto$blifparse.cc:498:parse_blif$1485_LC
    parameter \FF_USED 0
    parameter \INIT 16'1000100010001000
    parameter \K 4
    connect \Q { }
    connect \F $abc$1483$techmap\recv.$0\buffer_valid[0:0]
    connect \I { $PACKER_VCC_NET $PACKER_VCC_NET $abc$1483$techmap\recv.$eq$rs232demo.v:105$61_Y_new_ $abc$1483$new_n98_ }
    connect \CLK { }
  end

  attribute \BEL_STRENGTH 1
  attribute \NEXTPNR_BEL "LogicTILE(02,06):alta_slice02"
  attribute \module_not_derived 1
  attribute \src "/Users/swhite/Projects/rodinia/nextpnr/synth/cells_map.v:12.34-12.89"
  cell \GENERIC_SLICE $abc$1483$auto$blifparse.cc:498:parse_blif$1484_LC
    parameter \FF_USED 1
    parameter \INIT 16'0001000100010001
    parameter \K 4
    connect \Q \recv.recv
    connect \F { }
    connect \I { $PACKER_VCC_NET $PACKER_VCC_NET $abc$1483$new_n103_ $abc$1483$techmap\recv.$0\buffer_valid[0:0] }
    connect \CLK \clk
  end

  attribute \BEL_STRENGTH 1
  attribute \NEXTPNR_BEL "LogicTILE(00,05):alta_slice12"
  attribute \module_not_derived 1
  attribute \src "/Users/swhite/Projects/rodinia/nextpnr/synth/cells_map.v:15.35-15.90"
  cell \GENERIC_SLICE $abc$1483$auto$blifparse.cc:498:parse_blif$1556_LC
    parameter \FF_USED 1
    parameter \INIT 16'0111100001111000
    parameter \K 4
    connect \Q \send.byte_cnt[4]
    connect \F { }
    connect \I { $PACKER_VCC_NET \send.byte_cnt[4] \send.byte_cnt[3] $abc$1483$new_n166_ }
    connect \CLK \clk
  end

  attribute \NEXTPNR_BEL "IOTILE(12,00):alta_rio00"
  attribute \src "rs232demo.v:19.49-19.65"
  attribute \module_not_derived 1
  attribute \BEL_STRENGTH 5
  attribute \keep 1
  cell \GENERIC_IOB \rx_ibuf
    parameter \OUTPUT_USED 0
    parameter \INPUT_USED 1
    connect \O \RX
  end

  attribute \BEL_STRENGTH 1
  attribute \NEXTPNR_BEL "LogicTILE(00,04):alta_slice10"
  attribute \module_not_derived 1
  attribute \src "/Users/swhite/Projects/rodinia/nextpnr/synth/cells_map.v:15.35-15.90"
  cell \GENERIC_SLICE $abc$1483$auto$blifparse.cc:498:parse_blif$1553_LC
    parameter \FF_USED 0
    parameter \INIT 16'1000000010000000
    parameter \K 4
    connect \Q { }
    connect \F $abc$1483$new_n165_
    connect \I { $PACKER_VCC_NET \send.byte_cnt[1] \send.byte_cnt[0] $abc$1483$new_n157_ }
    connect \CLK { }
  end

  attribute \NEXTPNR_BEL "IOTILE(00,09):alta_rio02"
  attribute \src "rs232demo.v:33.49-33.69"
  attribute \module_not_derived 1
  attribute \BEL_STRENGTH 5
  attribute \keep 1
  cell \GENERIC_IOB \led3_obuf
    parameter \OUTPUT_USED 1
    parameter \INPUT_USED 0
    connect \I \LED3
  end

  attribute \BEL_STRENGTH 1
  attribute \NEXTPNR_BEL "LogicTILE(01,04):alta_slice14"
  attribute \module_not_derived 1
  attribute \src "/Users/swhite/Projects/rodinia/nextpnr/synth/cells_map.v:12.34-12.89"
  cell \GENERIC_SLICE $abc$1483$auto$blifparse.cc:498:parse_blif$1545_LC
    parameter \FF_USED 0
    parameter \INIT 16'1000100010001000
    parameter \K 4
    connect \Q { }
    connect \F $abc$1483$new_n157_
    connect \I { $PACKER_VCC_NET $PACKER_VCC_NET $abc$1483$auto$simplemap.cc:256:simplemap_eqne$832_new_inv_ $abc$1483$auto$simplemap.cc:256:simplemap_eqne$858_new_inv_ }
    connect \CLK { }
  end

  attribute \NEXTPNR_BEL "IOTILE(04,09):alta_rio00"
  attribute \src "rs232demo.v:15.49-15.67"
  attribute \module_not_derived 1
  attribute \BEL_STRENGTH 5
  attribute \keep 1
  cell \GENERIC_IOB \clk_ibuf
    parameter \OUTPUT_USED 0
    parameter \INPUT_USED 1
    connect \O \clk
  end

  attribute \BEL_STRENGTH 1
  attribute \NEXTPNR_BEL "LogicTILE(02,05):alta_slice15"
  attribute \module_not_derived 1
  attribute \src "/Users/swhite/Projects/rodinia/nextpnr/synth/cells_map.v:12.34-12.89"
  cell \GENERIC_SLICE $abc$1483$auto$blifparse.cc:498:parse_blif$1507_LC
    parameter \FF_USED 0
    parameter \INIT 16'1000100010001000
    parameter \K 4
    connect \Q { }
    connect \F $abc$1483$new_n119_
    connect \I { $PACKER_VCC_NET $PACKER_VCC_NET \recv.recv $abc$1483$auto$alumacc.cc:485:replace_alu$204.lcu.g[2]_new_ }
    connect \CLK { }
  end

  attribute \BEL_STRENGTH 1
  attribute \NEXTPNR_BEL "LogicTILE(00,05):alta_slice02"
  attribute \module_not_derived 1
  attribute \src "/Users/swhite/Projects/rodinia/nextpnr/synth/cells_map.v:18.31-18.63"
  cell \GENERIC_SLICE $abc$1483$auto$blifparse.cc:498:parse_blif$1557_LC
    parameter \FF_USED 1
    parameter \INIT 16'0111111110000000
    parameter \K 4
    connect \Q \send.byte_cnt[5]
    connect \F { }
    connect \I { \send.byte_cnt[5] \send.byte_cnt[4] \send.byte_cnt[3] $abc$1483$new_n166_ }
    connect \CLK \clk
  end

  attribute \NEXTPNR_BEL "IOTILE(11,00):alta_rio01"
  attribute \src "rs232demo.v:23.49-23.65"
  attribute \module_not_derived 1
  attribute \BEL_STRENGTH 5
  attribute \keep 1
  cell \GENERIC_IOB \tx_ibuf
    parameter \OUTPUT_USED 1
    parameter \INPUT_USED 0
    connect \I \TX
  end

  attribute \BEL_STRENGTH 1
  attribute \NEXTPNR_BEL "LogicTILE(00,04):alta_slice09"
  attribute \module_not_derived 1
  attribute \src "/Users/swhite/Projects/rodinia/nextpnr/synth/cells_map.v:15.35-15.90"
  cell \GENERIC_SLICE $abc$1483$auto$blifparse.cc:498:parse_blif$1555_LC
    parameter \FF_USED 1
    parameter \INIT 16'0111100001111000
    parameter \K 4
    connect \Q \send.byte_cnt[3]
    connect \F { }
    connect \I { $PACKER_VCC_NET \send.byte_cnt[3] \send.byte_cnt[2] $abc$1483$new_n165_ }
    connect \CLK \clk
  end

  attribute \NEXTPNR_BEL "IOTILE(01,09):alta_rio01"
  attribute \src "rs232demo.v:27.49-27.69"
  attribute \module_not_derived 1
  attribute \BEL_STRENGTH 5
  attribute \keep 1
  cell \GENERIC_IOB \led5_obuf
    parameter \OUTPUT_USED 1
    parameter \INPUT_USED 0
    connect \I \LED5
  end

  attribute \BEL_STRENGTH 1
  attribute \NEXTPNR_BEL "LogicTILE(00,04):alta_slice02"
  attribute \module_not_derived 1
  attribute \src "/Users/swhite/Projects/rodinia/nextpnr/synth/cells_map.v:12.34-12.89"
  cell \GENERIC_SLICE $abc$1483$auto$blifparse.cc:498:parse_blif$1552_LC
    parameter \FF_USED 1
    parameter \INIT 16'0110011001100110
    parameter \K 4
    connect \Q \send.byte_cnt[2]
    connect \F { }
    connect \I { $PACKER_VCC_NET $PACKER_VCC_NET $abc$1483$new_n165_ \send.byte_cnt[2] }
    connect \CLK \clk
  end

  attribute \NEXTPNR_BEL "IOTILE(01,09):alta_rio03"
  attribute \src "rs232demo.v:36.49-36.69"
  attribute \module_not_derived 1
  attribute \BEL_STRENGTH 5
  attribute \keep 1
  cell \GENERIC_IOB \led2_obuf
    parameter \OUTPUT_USED 1
    parameter \INPUT_USED 0
    connect \I \LED2
  end

  attribute \BEL_STRENGTH 1
  attribute \NEXTPNR_BEL "LogicTILE(00,05):alta_slice09"
  attribute \module_not_derived 1
  attribute \src "/Users/swhite/Projects/rodinia/nextpnr/synth/cells_map.v:15.35-15.90"
  cell \GENERIC_SLICE $abc$1483$auto$blifparse.cc:498:parse_blif$1551_LC
    parameter \FF_USED 1
    parameter \INIT 16'0111100001111000
    parameter \K 4
    connect \Q \send.byte_cnt[1]
    connect \F { }
    connect \I { $PACKER_VCC_NET \send.byte_cnt[1] \send.byte_cnt[0] $abc$1483$new_n157_ }
    connect \CLK \clk
  end

  attribute \NEXTPNR_BEL "IOTILE(02,09):alta_rio00"
  attribute \src "rs232demo.v:39.49-39.69"
  attribute \module_not_derived 1
  attribute \BEL_STRENGTH 5
  attribute \keep 1
  cell \GENERIC_IOB \led1_obuf
    parameter \OUTPUT_USED 1
    parameter \INPUT_USED 0
    connect \I \LED1
  end

  attribute \BEL_STRENGTH 1
  attribute \NEXTPNR_BEL "LogicTILE(00,05):alta_slice01"
  attribute \module_not_derived 1
  attribute \src "/Users/swhite/Projects/rodinia/nextpnr/synth/cells_map.v:18.31-18.63"
  cell \GENERIC_SLICE $abc$1483$auto$blifparse.cc:498:parse_blif$1554_LC
    parameter \FF_USED 0
    parameter \INIT 16'1000000000000000
    parameter \K 4
    connect \Q { }
    connect \F $abc$1483$new_n166_
    connect \I { \send.byte_cnt[1] \send.byte_cnt[0] \send.byte_cnt[2] $abc$1483$new_n157_ }
    connect \CLK { }
  end

  attribute \NEXTPNR_BEL "IOTILE(00,09):alta_rio00"
  attribute \src "rs232demo.v:30.49-30.69"
  attribute \module_not_derived 1
  attribute \BEL_STRENGTH 5
  attribute \keep 1
  cell \GENERIC_IOB \led4_obuf
    parameter \OUTPUT_USED 1
    parameter \INPUT_USED 0
    connect \I \LED4
  end

  attribute \BEL_STRENGTH 1
  attribute \NEXTPNR_BEL "LogicTILE(01,07):alta_slice02"
  cell \GENERIC_SLICE $PACKER_VCC
    parameter \FF_USED 0
    parameter \INIT 16'1111111111111111
    parameter \K 4
    connect \Q { }
    connect \F $PACKER_VCC_NET
    connect \I { $auto$jsonparse.cc:510:json_import$4 $auto$jsonparse.cc:510:json_import$3 $auto$jsonparse.cc:510:json_import$2 $auto$jsonparse.cc:510:json_import$1 }
    connect \CLK { }
  end
end

attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "synth/prims.v:40.1-58.10"
module \GENERIC_IOB

  parameter \ENABLE_USED
  parameter \OUTPUT_USED
  parameter \INPUT_USED

  attribute \src "synth/prims.v:47.9-47.10"
  wire output 4 \O

  attribute \src "synth/prims.v:46.11-46.13"
  wire input 3 \EN

  attribute \src "synth/prims.v:46.8-46.9"
  wire input 2 \I

  attribute \src "synth/prims.v:45.8-45.11"
  wire inout 1 \PAD
end

attribute \dynports 1
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "synth/prims.v:21.1-38.10"
module \GENERIC_SLICE

  parameter \FF_USED
  parameter \INIT
  parameter \K

  attribute \src "synth/prims.v:29.9-29.10"
  wire output 4 \Q

  attribute \src "synth/prims.v:28.9-28.10"
  wire output 3 \F

  attribute \src "synth/prims.v:27.16-27.17"
  wire width 4 input 2 \I

  attribute \src "synth/prims.v:26.8-26.11"
  wire input 1 \CLK
end

attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "synth/prims.v:13.1-19.10"
module \DFF

  attribute \src "synth/prims.v:15.13-15.14"
  wire output 3 \Q

  attribute \src "synth/prims.v:14.13-14.14"
  wire input 2 \D

  attribute \src "synth/prims.v:14.8-14.11"
  wire input 1 \CLK
end

attribute \dynports 1
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "synth/prims.v:3.1-11.10"
module \LUT

  parameter \INIT
  parameter \K

  attribute \src "synth/prims.v:8.9-8.10"
  wire output 2 \Q

  attribute \src "synth/prims.v:7.16-7.17"
  wire width 4 input 1 \I
end
