$date
	Mon Oct 14 20:30:53 2013
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module main $end
$var wire 1 ! Q $end
$var wire 1 " Qbar $end
$var wire 1 # R $end
$var reg 1 $ S $end
$var reg 1 % clk $end
$scope module PL $end
$var wire 1 ! Q $end
$var wire 1 " Qbar $end
$var wire 1 # R $end
$var wire 1 & S $end
$var wire 1 ' clk $end
$var wire 1 ( ppulse $end
$scope module PTD $end
$var wire 1 ' clk $end
$var wire 1 ) nclkd $end
$var wire 1 * npulse $end
$var wire 1 ( ppulse $end
$upscope $end
$scope module EL $end
$var wire 1 ! Q $end
$var wire 1 " Qbar $end
$var wire 1 # R $end
$var wire 1 + Renbar $end
$var wire 1 & S $end
$var wire 1 , Senbar $end
$var wire 1 ( en $end
$scope module L1 $end
$var wire 1 ! Q $end
$var wire 1 " Qbar $end
$var wire 1 + Rbar $end
$var wire 1 , Sbar $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1,
x+
z*
z)
z(
0'
0&
0%
0$
1#
x"
x!
$end
#2
1*
1)
#4
1+
0(
#20
1%
1'
#22
0)
0*
#24
0!
1"
0+
1*
1(
#26
1+
0(
#40
0%
0'
#42
1)
#50
0#
1$
1&
#60
1%
1'
#62
0)
0*
#64
0"
1!
0,
1*
1(
#66
1,
0(
#80
0%
0'
#82
1)
#100
1#
1%
1'
0$
0&
#102
0)
0*
#104
0!
1"
0+
1*
1(
#106
1+
0(
#120
0%
0'
#122
1)
#140
1%
1'
#142
0)
0*
#144
0+
1*
1(
#146
1+
0(
#150
0#
1$
1&
#160
0%
0'
#162
1)
#180
1%
1'
#182
0)
0*
#184
0"
1!
0,
1*
1(
#186
1,
0(
#200
1#
0%
0'
0$
0&
#202
1)
#220
1%
1'
#222
0)
0*
#224
0!
1"
0+
1*
1(
#226
1+
0(
#240
0%
0'
#242
1)
#250
0#
1$
1&
#260
1%
1'
#262
0)
0*
#264
0"
1!
0,
1*
1(
#266
1,
0(
#280
0%
0'
#282
1)
#300
1#
1%
1'
0$
0&
#302
0)
0*
#304
0!
1"
0+
1*
1(
#306
1+
0(
#320
0%
0'
#322
1)
#340
1%
1'
#342
0)
0*
#344
0+
1*
1(
#346
1+
0(
#350
0#
1$
1&
#360
0%
0'
#362
1)
#380
1%
1'
#382
0)
0*
#384
0"
1!
0,
1*
1(
#386
1,
0(
#400
1#
0%
0'
0$
0&
#402
1)
#420
1%
1'
#422
0)
0*
#424
0!
1"
0+
1*
1(
#426
1+
0(
#440
0%
0'
#442
1)
#450
0#
1$
1&
#460
1%
1'
#462
0)
0*
#464
0"
1!
0,
1*
1(
#466
1,
0(
#480
0%
0'
#482
1)
#500
1#
1%
1'
0$
0&
