Timing Analyzer report for R32V2020
Sat Mar 21 10:41:15 2020
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'i_CLOCK_50'
 14. Slow 1200mV 85C Model Setup: 'R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0]'
 15. Slow 1200mV 85C Model Setup: 'altera_reserved_tck'
 16. Slow 1200mV 85C Model Hold: 'i_CLOCK_50'
 17. Slow 1200mV 85C Model Hold: 'altera_reserved_tck'
 18. Slow 1200mV 85C Model Hold: 'R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0]'
 19. Slow 1200mV 85C Model Recovery: 'i_CLOCK_50'
 20. Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'
 21. Slow 1200mV 85C Model Removal: 'altera_reserved_tck'
 22. Slow 1200mV 85C Model Removal: 'i_CLOCK_50'
 23. Slow 1200mV 85C Model Metastability Summary
 24. Slow 1200mV 0C Model Fmax Summary
 25. Slow 1200mV 0C Model Setup Summary
 26. Slow 1200mV 0C Model Hold Summary
 27. Slow 1200mV 0C Model Recovery Summary
 28. Slow 1200mV 0C Model Removal Summary
 29. Slow 1200mV 0C Model Minimum Pulse Width Summary
 30. Slow 1200mV 0C Model Setup: 'i_CLOCK_50'
 31. Slow 1200mV 0C Model Setup: 'R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0]'
 32. Slow 1200mV 0C Model Setup: 'altera_reserved_tck'
 33. Slow 1200mV 0C Model Hold: 'i_CLOCK_50'
 34. Slow 1200mV 0C Model Hold: 'altera_reserved_tck'
 35. Slow 1200mV 0C Model Hold: 'R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0]'
 36. Slow 1200mV 0C Model Recovery: 'i_CLOCK_50'
 37. Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'
 38. Slow 1200mV 0C Model Removal: 'altera_reserved_tck'
 39. Slow 1200mV 0C Model Removal: 'i_CLOCK_50'
 40. Slow 1200mV 0C Model Metastability Summary
 41. Fast 1200mV 0C Model Setup Summary
 42. Fast 1200mV 0C Model Hold Summary
 43. Fast 1200mV 0C Model Recovery Summary
 44. Fast 1200mV 0C Model Removal Summary
 45. Fast 1200mV 0C Model Minimum Pulse Width Summary
 46. Fast 1200mV 0C Model Setup: 'R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0]'
 47. Fast 1200mV 0C Model Setup: 'i_CLOCK_50'
 48. Fast 1200mV 0C Model Setup: 'altera_reserved_tck'
 49. Fast 1200mV 0C Model Hold: 'i_CLOCK_50'
 50. Fast 1200mV 0C Model Hold: 'altera_reserved_tck'
 51. Fast 1200mV 0C Model Hold: 'R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0]'
 52. Fast 1200mV 0C Model Recovery: 'i_CLOCK_50'
 53. Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'
 54. Fast 1200mV 0C Model Removal: 'altera_reserved_tck'
 55. Fast 1200mV 0C Model Removal: 'i_CLOCK_50'
 56. Fast 1200mV 0C Model Metastability Summary
 57. Multicorner Timing Analysis Summary
 58. Board Trace Model Assignments
 59. Input Transition Times
 60. Signal Integrity Metrics (Slow 1200mv 0c Model)
 61. Signal Integrity Metrics (Slow 1200mv 85c Model)
 62. Signal Integrity Metrics (Fast 1200mv 0c Model)
 63. Setup Transfers
 64. Hold Transfers
 65. Recovery Transfers
 66. Removal Transfers
 67. Report TCCS
 68. Report RSKM
 69. Unconstrained Paths Summary
 70. Clock Status Summary
 71. Unconstrained Input Ports
 72. Unconstrained Output Ports
 73. Unconstrained Input Ports
 74. Unconstrained Output Ports
 75. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; R32V2020                                            ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE15F23C8                                        ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.55        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  22.1%      ;
;     Processor 3            ;  17.7%      ;
;     Processor 4            ;  15.4%      ;
+----------------------------+-------------+


+---------------------------------------------------+
; SDC File List                                     ;
+---------------+--------+--------------------------+
; SDC File Path ; Status ; Read at                  ;
+---------------+--------+--------------------------+
; ../SDC1.sdc   ; OK     ; Sat Mar 21 10:41:10 2020 ;
+---------------+--------+--------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------------------------------------------------------------------------------+-----------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+------------+---------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+
; Clock Name                                                                    ; Type      ; Period  ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master     ; Source                                                                          ; Targets                                                                           ;
+-------------------------------------------------------------------------------+-----------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+------------+---------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+
; altera_reserved_tck                                                           ; Base      ; 100.000 ; 10.0 MHz  ; 0.000 ; 50.000 ;            ;           ;             ;       ;        ;           ;            ;          ;            ;                                                                                 ; { altera_reserved_tck }                                                           ;
; i_CLOCK_50                                                                    ; Base      ; 20.000  ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;            ;                                                                                 ; { i_CLOCK_50 }                                                                    ;
; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 15.384  ; 65.0 MHz  ; 0.000 ; 7.692  ; 50.00      ; 10        ; 13          ;       ;        ;           ;            ; false    ; i_CLOCK_50 ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|inclk[0] ; { R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] } ;
+-------------------------------------------------------------------------------+-----------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+------------+---------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                 ;
+-----------+-----------------+-------------------------------------------------------------------------------+------+
; Fmax      ; Restricted Fmax ; Clock Name                                                                    ; Note ;
+-----------+-----------------+-------------------------------------------------------------------------------+------+
; 42.81 MHz ; 42.81 MHz       ; i_CLOCK_50                                                                    ;      ;
; 69.26 MHz ; 69.26 MHz       ; altera_reserved_tck                                                           ;      ;
; 78.88 MHz ; 78.88 MHz       ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ;      ;
+-----------+-----------------+-------------------------------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+--------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                                                    ;
+-------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                         ; Slack  ; End Point TNS ;
+-------------------------------------------------------------------------------+--------+---------------+
; i_CLOCK_50                                                                    ; -3.361 ; -487.447      ;
; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 2.707  ; 0.000         ;
; altera_reserved_tck                                                           ; 42.781 ; 0.000         ;
+-------------------------------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                                                    ;
+-------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                         ; Slack ; End Point TNS ;
+-------------------------------------------------------------------------------+-------+---------------+
; i_CLOCK_50                                                                    ; 0.442 ; 0.000         ;
; altera_reserved_tck                                                           ; 0.455 ; 0.000         ;
; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.467 ; 0.000         ;
+-------------------------------------------------------------------------------+-------+---------------+


+----------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary       ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; i_CLOCK_50          ; 14.712 ; 0.000         ;
; altera_reserved_tck ; 96.712 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Slow 1200mV 85C Model Removal Summary       ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 1.189 ; 0.000         ;
; i_CLOCK_50          ; 1.361 ; 0.000         ;
+---------------------+-------+---------------+


+--------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                                                      ;
+-------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                         ; Slack  ; End Point TNS ;
+-------------------------------------------------------------------------------+--------+---------------+
; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 7.390  ; 0.000         ;
; i_CLOCK_50                                                                    ; 9.426  ; 0.000         ;
; altera_reserved_tck                                                           ; 49.415 ; 0.000         ;
+-------------------------------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'i_CLOCK_50'                                                                                                                                                                                                                                                                                                                                               ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                       ; To Node                                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -3.361 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_32K:\GEN_32KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_b214:auto_generated|ram_block1a13~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_32:conditionCodeRegister|q[2]            ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.049     ; 23.313     ;
; -3.281 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_32K:\GEN_32KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_b214:auto_generated|ram_block1a16~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_32:conditionCodeRegister|q[2]            ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.024     ; 23.258     ;
; -3.281 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_32K:\GEN_32KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_b214:auto_generated|ram_block1a12~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_32:conditionCodeRegister|q[2]            ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.050     ; 23.232     ;
; -3.260 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_32K:\GEN_32KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_b214:auto_generated|ram_block1a13~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter|Pre_Q[28]            ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.506     ; 22.755     ;
; -3.180 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_32K:\GEN_32KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_b214:auto_generated|ram_block1a16~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter|Pre_Q[28]            ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.481     ; 22.700     ;
; -3.180 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_32K:\GEN_32KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_b214:auto_generated|ram_block1a12~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter|Pre_Q[28]            ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.507     ; 22.674     ;
; -3.154 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_32K:\GEN_32KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_b214:auto_generated|ram_block1a17~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_32:conditionCodeRegister|q[2]            ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.039     ; 23.116     ;
; -3.088 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_32K:\GEN_32KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_b214:auto_generated|ram_block1a13~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32_Load124:peripheralAddress|Pre_Q[31] ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.068     ; 23.021     ;
; -3.055 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_32K:\GEN_32KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_b214:auto_generated|ram_block1a16~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32_Load124:peripheralAddress|Pre_Q[23] ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; 0.051      ; 23.107     ;
; -3.053 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_32K:\GEN_32KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_b214:auto_generated|ram_block1a17~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter|Pre_Q[28]            ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.496     ; 22.558     ;
; -3.042 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_32K:\GEN_32KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_b214:auto_generated|ram_block1a13~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32_Load124:peripheralAddress|Pre_Q[23] ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; 0.026      ; 23.069     ;
; -3.027 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_32K:\GEN_32KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_b214:auto_generated|ram_block1a13~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r12Upper|q[14]                        ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.042     ; 22.986     ;
; -3.016 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_32K:\GEN_32KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_b214:auto_generated|ram_block1a13~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_32:conditionCodeRegister|q[4]            ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.029     ; 22.988     ;
; -3.008 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_32K:\GEN_32KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_b214:auto_generated|ram_block1a16~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32_Load124:peripheralAddress|Pre_Q[31] ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.043     ; 22.966     ;
; -3.008 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_32K:\GEN_32KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_b214:auto_generated|ram_block1a12~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32_Load124:peripheralAddress|Pre_Q[31] ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.069     ; 22.940     ;
; -2.982 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_32K:\GEN_32KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_b214:auto_generated|ram_block1a13~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r13Upper|q[14]                        ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; 0.003      ; 22.986     ;
; -2.964 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_32K:\GEN_32KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_b214:auto_generated|ram_block1a17~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32_Load124:peripheralAddress|Pre_Q[23] ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; 0.036      ; 23.001     ;
; -2.962 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_32K:\GEN_32KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_b214:auto_generated|ram_block1a12~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32_Load124:peripheralAddress|Pre_Q[23] ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; 0.025      ; 22.988     ;
; -2.952 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_32K:\GEN_32KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_b214:auto_generated|ram_block1a13~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r9Upper|q[14]                         ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.033     ; 22.920     ;
; -2.951 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_32K:\GEN_32KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_b214:auto_generated|ram_block1a13~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_32:conditionCodeRegister|q[1]            ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.049     ; 22.903     ;
; -2.951 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_32K:\GEN_32KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_b214:auto_generated|ram_block1a13~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_32:conditionCodeRegister|q[0]            ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.049     ; 22.903     ;
; -2.947 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_32K:\GEN_32KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_b214:auto_generated|ram_block1a16~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r12Upper|q[14]                        ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.017     ; 22.931     ;
; -2.947 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_32K:\GEN_32KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_b214:auto_generated|ram_block1a12~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r12Upper|q[14]                        ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.043     ; 22.905     ;
; -2.936 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_32K:\GEN_32KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_b214:auto_generated|ram_block1a16~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_32:conditionCodeRegister|q[4]            ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.004     ; 22.933     ;
; -2.936 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_32K:\GEN_32KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_b214:auto_generated|ram_block1a12~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_32:conditionCodeRegister|q[4]            ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.030     ; 22.907     ;
; -2.930 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_32K:\GEN_32KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_b214:auto_generated|ram_block1a13~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r11Upper|q[14]                        ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.035     ; 22.896     ;
; -2.915 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_32K:\GEN_32KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_b214:auto_generated|ram_block1a13~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r10Upper|q[14]                        ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; 0.007      ; 22.923     ;
; -2.902 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_32K:\GEN_32KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_b214:auto_generated|ram_block1a16~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r13Upper|q[14]                        ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; 0.028      ; 22.931     ;
; -2.902 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_32K:\GEN_32KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_b214:auto_generated|ram_block1a12~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r13Upper|q[14]                        ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; 0.002      ; 22.905     ;
; -2.887 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_32K:\GEN_32KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_b214:auto_generated|ram_block1a13~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r8Upper|q[14]                         ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; 0.008      ; 22.896     ;
; -2.881 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_32K:\GEN_32KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_b214:auto_generated|ram_block1a17~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32_Load124:peripheralAddress|Pre_Q[31] ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.058     ; 22.824     ;
; -2.872 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_32K:\GEN_32KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_b214:auto_generated|ram_block1a16~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r9Upper|q[14]                         ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.008     ; 22.865     ;
; -2.872 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_32K:\GEN_32KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_b214:auto_generated|ram_block1a12~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r9Upper|q[14]                         ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.034     ; 22.839     ;
; -2.871 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_32K:\GEN_32KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_b214:auto_generated|ram_block1a16~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_32:conditionCodeRegister|q[1]            ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.024     ; 22.848     ;
; -2.871 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_32K:\GEN_32KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_b214:auto_generated|ram_block1a16~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_32:conditionCodeRegister|q[0]            ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.024     ; 22.848     ;
; -2.871 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_32K:\GEN_32KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_b214:auto_generated|ram_block1a12~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_32:conditionCodeRegister|q[1]            ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.050     ; 22.822     ;
; -2.871 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_32K:\GEN_32KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_b214:auto_generated|ram_block1a12~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_32:conditionCodeRegister|q[0]            ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.050     ; 22.822     ;
; -2.850 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_32K:\GEN_32KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_b214:auto_generated|ram_block1a16~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r11Upper|q[14]                        ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.010     ; 22.841     ;
; -2.850 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_32K:\GEN_32KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_b214:auto_generated|ram_block1a12~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r11Upper|q[14]                        ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.036     ; 22.815     ;
; -2.837 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_32K:\GEN_32KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_b214:auto_generated|ram_block1a16~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32_Load124:dataRamAddress|Pre_Q[23]    ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.005     ; 22.833     ;
; -2.835 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_32K:\GEN_32KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_b214:auto_generated|ram_block1a16~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r10Upper|q[14]                        ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; 0.032      ; 22.868     ;
; -2.835 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_32K:\GEN_32KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_b214:auto_generated|ram_block1a12~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r10Upper|q[14]                        ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; 0.006      ; 22.842     ;
; -2.824 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_32K:\GEN_32KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_b214:auto_generated|ram_block1a13~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32_Load124:dataRamAddress|Pre_Q[23]    ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.030     ; 22.795     ;
; -2.820 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_32K:\GEN_32KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_b214:auto_generated|ram_block1a17~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r12Upper|q[14]                        ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.032     ; 22.789     ;
; -2.818 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_32K:\GEN_32KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_b214:auto_generated|ram_block1a17~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_32:conditionCodeRegister|q[4]            ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.019     ; 22.800     ;
; -2.807 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_32K:\GEN_32KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_b214:auto_generated|ram_block1a16~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r8Upper|q[14]                         ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; 0.033      ; 22.841     ;
; -2.807 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_32K:\GEN_32KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_b214:auto_generated|ram_block1a12~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r8Upper|q[14]                         ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; 0.007      ; 22.815     ;
; -2.802 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_32K:\GEN_32KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_b214:auto_generated|ram_block1a13~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32_Load124:dataRamAddress|Pre_Q[30]    ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; 0.024      ; 22.827     ;
; -2.799 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_32K:\GEN_32KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_b214:auto_generated|ram_block1a13~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32_Load124:peripheralAddress|Pre_Q[28] ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; 0.026      ; 22.826     ;
; -2.797 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_32K:\GEN_32KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_b214:auto_generated|ram_block1a13~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter|Pre_Q[31]            ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.074     ; 22.724     ;
; -2.782 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_32K:\GEN_32KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_b214:auto_generated|ram_block1a13~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r9Upper|q[12]                         ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.033     ; 22.750     ;
; -2.775 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_32K:\GEN_32KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_b214:auto_generated|ram_block1a17~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r13Upper|q[14]                        ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; 0.013      ; 22.789     ;
; -2.758 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_32K:\GEN_32KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_b214:auto_generated|ram_block1a16~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r12Upper|q[7]                         ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.020     ; 22.739     ;
; -2.746 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_32K:\GEN_32KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_b214:auto_generated|ram_block1a17~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32_Load124:dataRamAddress|Pre_Q[23]    ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.020     ; 22.727     ;
; -2.745 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_32K:\GEN_32KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_b214:auto_generated|ram_block1a17~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r9Upper|q[14]                         ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.023     ; 22.723     ;
; -2.745 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_32K:\GEN_32KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_b214:auto_generated|ram_block1a13~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r12Upper|q[7]                         ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.045     ; 22.701     ;
; -2.744 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_32K:\GEN_32KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_b214:auto_generated|ram_block1a13~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r10Upper|q[12]                        ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; 0.007      ; 22.752     ;
; -2.744 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_32K:\GEN_32KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_b214:auto_generated|ram_block1a17~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_32:conditionCodeRegister|q[1]            ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.039     ; 22.706     ;
; -2.744 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_32K:\GEN_32KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_b214:auto_generated|ram_block1a17~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_32:conditionCodeRegister|q[0]            ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.039     ; 22.706     ;
; -2.744 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_32K:\GEN_32KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_b214:auto_generated|ram_block1a12~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32_Load124:dataRamAddress|Pre_Q[23]    ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.031     ; 22.714     ;
; -2.737 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_32K:\GEN_32KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_b214:auto_generated|ram_block1a13~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r12Upper|q[12]                        ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.039     ; 22.699     ;
; -2.726 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_32K:\GEN_32KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_b214:auto_generated|ram_block1a13~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32_Load124:peripheralAddress|Pre_Q[30] ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; 0.002      ; 22.729     ;
; -2.724 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_32K:\GEN_32KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_b214:auto_generated|ram_block1a15~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_32:conditionCodeRegister|q[2]            ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.036     ; 22.689     ;
; -2.723 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_32K:\GEN_32KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_b214:auto_generated|ram_block1a13~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32:stackAddress|Pre_Q[28]              ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.058     ; 22.666     ;
; -2.723 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_32K:\GEN_32KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_b214:auto_generated|ram_block1a17~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r11Upper|q[14]                        ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.025     ; 22.699     ;
; -2.722 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_32K:\GEN_32KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_b214:auto_generated|ram_block1a16~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32_Load124:dataRamAddress|Pre_Q[30]    ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; 0.049      ; 22.772     ;
; -2.722 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_32K:\GEN_32KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_b214:auto_generated|ram_block1a12~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32_Load124:dataRamAddress|Pre_Q[30]    ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; 0.023      ; 22.746     ;
; -2.719 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_32K:\GEN_32KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_b214:auto_generated|ram_block1a16~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r14Upper|q[7]                         ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; 0.019      ; 22.739     ;
; -2.719 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_32K:\GEN_32KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_b214:auto_generated|ram_block1a16~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32_Load124:peripheralAddress|Pre_Q[28] ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; 0.051      ; 22.771     ;
; -2.719 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_32K:\GEN_32KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_b214:auto_generated|ram_block1a12~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32_Load124:peripheralAddress|Pre_Q[28] ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; 0.025      ; 22.745     ;
; -2.717 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_32K:\GEN_32KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_b214:auto_generated|ram_block1a16~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter|Pre_Q[31]            ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.049     ; 22.669     ;
; -2.717 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_32K:\GEN_32KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_b214:auto_generated|ram_block1a12~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter|Pre_Q[31]            ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.075     ; 22.643     ;
; -2.708 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_32K:\GEN_32KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_b214:auto_generated|ram_block1a17~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r10Upper|q[14]                        ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; 0.017      ; 22.726     ;
; -2.706 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_32K:\GEN_32KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_b214:auto_generated|ram_block1a13~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r14Upper|q[7]                         ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.006     ; 22.701     ;
; -2.702 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_32K:\GEN_32KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_b214:auto_generated|ram_block1a13~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r13Upper|q[12]                        ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.004     ; 22.699     ;
; -2.702 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_32K:\GEN_32KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_b214:auto_generated|ram_block1a16~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r9Upper|q[12]                         ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.008     ; 22.695     ;
; -2.702 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_32K:\GEN_32KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_b214:auto_generated|ram_block1a12~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r9Upper|q[12]                         ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.034     ; 22.669     ;
; -2.701 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_32K:\GEN_32KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_b214:auto_generated|ram_block1a13~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r11Upper|q[15]                        ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.044     ; 22.658     ;
; -2.680 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_32K:\GEN_32KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_b214:auto_generated|ram_block1a17~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r8Upper|q[14]                         ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; 0.018      ; 22.699     ;
; -2.667 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_32K:\GEN_32KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_b214:auto_generated|ram_block1a17~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r12Upper|q[7]                         ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.035     ; 22.633     ;
; -2.665 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_32K:\GEN_32KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_b214:auto_generated|ram_block1a12~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r12Upper|q[7]                         ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.046     ; 22.620     ;
; -2.664 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_32K:\GEN_32KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_b214:auto_generated|ram_block1a16~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r10Upper|q[12]                        ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; 0.032      ; 22.697     ;
; -2.664 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_32K:\GEN_32KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_b214:auto_generated|ram_block1a12~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r10Upper|q[12]                        ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; 0.006      ; 22.671     ;
; -2.662 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_32K:\GEN_32KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_b214:auto_generated|ram_block1a13~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r8Upper|q[15]                         ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.005     ; 22.658     ;
; -2.659 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_32K:\GEN_32KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_b214:auto_generated|ram_block1a16~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r10Upper|q[7]                         ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.019     ; 22.641     ;
; -2.657 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_32K:\GEN_32KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_b214:auto_generated|ram_block1a16~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r12Upper|q[12]                        ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.014     ; 22.644     ;
; -2.657 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_32K:\GEN_32KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_b214:auto_generated|ram_block1a12~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r12Upper|q[12]                        ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.040     ; 22.618     ;
; -2.646 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_32K:\GEN_32KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_b214:auto_generated|ram_block1a16~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32_Load124:peripheralAddress|Pre_Q[30] ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; 0.027      ; 22.674     ;
; -2.646 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_32K:\GEN_32KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_b214:auto_generated|ram_block1a12~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32_Load124:peripheralAddress|Pre_Q[30] ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; 0.001      ; 22.648     ;
; -2.646 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_32K:\GEN_32KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_b214:auto_generated|ram_block1a13~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r10Upper|q[7]                         ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.044     ; 22.603     ;
; -2.643 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_32K:\GEN_32KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_b214:auto_generated|ram_block1a16~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32:stackAddress|Pre_Q[28]              ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.033     ; 22.611     ;
; -2.643 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_32K:\GEN_32KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_b214:auto_generated|ram_block1a12~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32:stackAddress|Pre_Q[28]              ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.059     ; 22.585     ;
; -2.628 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_32K:\GEN_32KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_b214:auto_generated|ram_block1a17~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r14Upper|q[7]                         ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; 0.004      ; 22.633     ;
; -2.626 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_32K:\GEN_32KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_b214:auto_generated|ram_block1a12~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r14Upper|q[7]                         ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.007     ; 22.620     ;
; -2.623 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_32K:\GEN_32KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_b214:auto_generated|ram_block1a15~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter|Pre_Q[28]            ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.493     ; 22.131     ;
; -2.622 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_32K:\GEN_32KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_b214:auto_generated|ram_block1a16~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r13Upper|q[12]                        ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; 0.021      ; 22.644     ;
; -2.622 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_32K:\GEN_32KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_b214:auto_generated|ram_block1a12~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r13Upper|q[12]                        ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.005     ; 22.618     ;
; -2.621 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_32K:\GEN_32KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_b214:auto_generated|ram_block1a16~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r11Upper|q[15]                        ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.019     ; 22.603     ;
; -2.621 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_32K:\GEN_32KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_b214:auto_generated|ram_block1a12~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r11Upper|q[15]                        ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.045     ; 22.577     ;
; -2.612 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_32K:\GEN_32KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_b214:auto_generated|ram_block1a13~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter|Pre_Q[29]            ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.506     ; 22.107     ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                             ; To Node                                                                                                                     ; Launch Clock                                                                  ; Latch Clock                                                                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+--------------+------------+------------+
; 2.707  ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a0~portb_address_reg0 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|video            ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.393     ; 12.285     ;
; 3.237  ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a3~portb_address_reg0 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|video            ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.394     ; 11.754     ;
; 4.623  ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[1]                                                                              ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|video            ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.087     ; 10.675     ;
; 4.756  ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[1]                                                                              ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|video            ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.086     ; 10.543     ;
; 4.807  ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[2]                                                                              ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|video            ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.087     ; 10.491     ;
; 5.070  ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[0]                                                                              ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|video            ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.087     ; 10.228     ;
; 5.313  ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[2]                                                                              ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|video            ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.086     ; 9.986      ;
; 5.876  ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[3]                                                                              ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|video            ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.086     ; 9.423      ;
; 10.846 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[7]                                                                           ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|video            ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.088     ; 4.451      ;
; 10.866 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[4]                                                                           ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|video            ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.088     ; 4.431      ;
; 11.068 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[3]                                                                           ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|video            ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.088     ; 4.229      ;
; 11.188 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[6]                                                                           ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|video            ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.088     ; 4.109      ;
; 11.244 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[9]                                                                              ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[7]    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.078     ; 4.063      ;
; 11.244 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[9]                                                                              ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[6]    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.078     ; 4.063      ;
; 11.244 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[9]                                                                              ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[5]    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.078     ; 4.063      ;
; 11.244 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[9]                                                                              ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[4]    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.078     ; 4.063      ;
; 11.244 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[9]                                                                              ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[3]    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.078     ; 4.063      ;
; 11.244 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[9]                                                                              ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[2]    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.078     ; 4.063      ;
; 11.244 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[9]                                                                              ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[1]    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.078     ; 4.063      ;
; 11.244 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[9]                                                                              ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[0]    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.078     ; 4.063      ;
; 11.276 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[8]                                                                              ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[7]    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.078     ; 4.031      ;
; 11.276 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[8]                                                                              ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[6]    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.078     ; 4.031      ;
; 11.276 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[8]                                                                              ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[5]    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.078     ; 4.031      ;
; 11.276 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[8]                                                                              ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[4]    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.078     ; 4.031      ;
; 11.276 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[8]                                                                              ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[3]    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.078     ; 4.031      ;
; 11.276 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[8]                                                                              ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[2]    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.078     ; 4.031      ;
; 11.276 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[8]                                                                              ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[1]    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.078     ; 4.031      ;
; 11.276 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[8]                                                                              ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[0]    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.078     ; 4.031      ;
; 11.418 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[1]                                                                           ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|video            ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.088     ; 3.879      ;
; 11.477 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[7]                                                                              ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[7]    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.078     ; 3.830      ;
; 11.477 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[7]                                                                              ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[6]    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.078     ; 3.830      ;
; 11.477 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[7]                                                                              ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[5]    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.078     ; 3.830      ;
; 11.477 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[7]                                                                              ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[4]    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.078     ; 3.830      ;
; 11.477 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[7]                                                                              ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[3]    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.078     ; 3.830      ;
; 11.477 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[7]                                                                              ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[2]    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.078     ; 3.830      ;
; 11.477 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[7]                                                                              ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[1]    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.078     ; 3.830      ;
; 11.477 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[7]                                                                              ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[0]    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.078     ; 3.830      ;
; 11.505 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[10]                                                                             ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[7]    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.078     ; 3.802      ;
; 11.505 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[10]                                                                             ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[6]    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.078     ; 3.802      ;
; 11.505 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[10]                                                                             ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[5]    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.078     ; 3.802      ;
; 11.505 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[10]                                                                             ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[4]    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.078     ; 3.802      ;
; 11.505 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[10]                                                                             ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[3]    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.078     ; 3.802      ;
; 11.505 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[10]                                                                             ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[2]    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.078     ; 3.802      ;
; 11.505 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[10]                                                                             ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[1]    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.078     ; 3.802      ;
; 11.505 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[10]                                                                             ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[0]    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.078     ; 3.802      ;
; 11.623 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[6]                                                                              ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[7]    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.078     ; 3.684      ;
; 11.623 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[6]                                                                              ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[6]    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.078     ; 3.684      ;
; 11.623 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[6]                                                                              ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[5]    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.078     ; 3.684      ;
; 11.623 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[6]                                                                              ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[4]    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.078     ; 3.684      ;
; 11.623 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[6]                                                                              ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[3]    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.078     ; 3.684      ;
; 11.623 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[6]                                                                              ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[2]    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.078     ; 3.684      ;
; 11.623 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[6]                                                                              ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[1]    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.078     ; 3.684      ;
; 11.623 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[6]                                                                              ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[0]    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.078     ; 3.684      ;
; 11.748 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[9]                                                                              ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[9] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.077     ; 3.560      ;
; 11.748 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[9]                                                                              ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[7] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.077     ; 3.560      ;
; 11.748 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[9]                                                                              ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.077     ; 3.560      ;
; 11.748 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[9]                                                                              ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[1] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.077     ; 3.560      ;
; 11.748 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[9]                                                                              ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[2] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.077     ; 3.560      ;
; 11.748 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[9]                                                                              ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[3] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.077     ; 3.560      ;
; 11.748 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[9]                                                                              ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[4] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.077     ; 3.560      ;
; 11.748 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[9]                                                                              ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[5] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.077     ; 3.560      ;
; 11.748 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[9]                                                                              ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[6] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.077     ; 3.560      ;
; 11.748 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[9]                                                                              ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[8] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.077     ; 3.560      ;
; 11.753 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[5]                                                                           ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|video            ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.088     ; 3.544      ;
; 11.761 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[4]                                                                           ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[7]    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.080     ; 3.544      ;
; 11.761 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[4]                                                                           ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[6]    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.080     ; 3.544      ;
; 11.761 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[4]                                                                           ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[5]    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.080     ; 3.544      ;
; 11.761 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[4]                                                                           ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[4]    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.080     ; 3.544      ;
; 11.761 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[4]                                                                           ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[3]    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.080     ; 3.544      ;
; 11.761 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[4]                                                                           ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[2]    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.080     ; 3.544      ;
; 11.761 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[4]                                                                           ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[1]    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.080     ; 3.544      ;
; 11.761 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[4]                                                                           ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[0]    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.080     ; 3.544      ;
; 11.769 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[9]                                                                              ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|prescaleRow[0]   ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.078     ; 3.538      ;
; 11.769 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[9]                                                                              ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|prescaleRow[1]   ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.078     ; 3.538      ;
; 11.780 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[8]                                                                              ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[9] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.077     ; 3.528      ;
; 11.780 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[8]                                                                              ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[7] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.077     ; 3.528      ;
; 11.780 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[8]                                                                              ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.077     ; 3.528      ;
; 11.780 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[8]                                                                              ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[1] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.077     ; 3.528      ;
; 11.780 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[8]                                                                              ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[2] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.077     ; 3.528      ;
; 11.780 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[8]                                                                              ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[3] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.077     ; 3.528      ;
; 11.780 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[8]                                                                              ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[4] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.077     ; 3.528      ;
; 11.780 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[8]                                                                              ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[5] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.077     ; 3.528      ;
; 11.780 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[8]                                                                              ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[6] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.077     ; 3.528      ;
; 11.780 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[8]                                                                              ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[8] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.077     ; 3.528      ;
; 11.801 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[8]                                                                              ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|prescaleRow[0]   ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.078     ; 3.506      ;
; 11.801 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[8]                                                                              ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|prescaleRow[1]   ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.078     ; 3.506      ;
; 11.850 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[9]                                                                           ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|video            ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.088     ; 3.447      ;
; 11.854 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[1]                                                                           ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[7]    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.080     ; 3.451      ;
; 11.854 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[1]                                                                           ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[6]    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.080     ; 3.451      ;
; 11.854 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[1]                                                                           ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[5]    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.080     ; 3.451      ;
; 11.854 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[1]                                                                           ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[4]    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.080     ; 3.451      ;
; 11.854 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[1]                                                                           ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[3]    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.080     ; 3.451      ;
; 11.854 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[1]                                                                           ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[2]    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.080     ; 3.451      ;
; 11.854 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[1]                                                                           ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[1]    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.080     ; 3.451      ;
; 11.854 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[1]                                                                           ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[0]    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.080     ; 3.451      ;
; 11.959 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[3]                                                                           ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[7]    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.080     ; 3.346      ;
; 11.959 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[3]                                                                           ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[6]    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.080     ; 3.346      ;
; 11.959 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[3]                                                                           ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[5]    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.080     ; 3.346      ;
; 11.959 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[3]                                                                           ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[4]    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.080     ; 3.346      ;
; 11.959 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[3]                                                                           ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[3]    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.080     ; 3.346      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                              ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 42.781 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.228      ; 7.448      ;
; 42.863 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.234      ; 7.372      ;
; 42.909 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][2]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.228      ; 7.320      ;
; 42.967 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.234      ; 7.268      ;
; 43.389 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][5]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.228      ; 6.840      ;
; 43.447 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.234      ; 6.788      ;
; 43.514 ; R32V2020_top:R32V2020_top|BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.216      ; 6.703      ;
; 43.559 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.234      ; 6.676      ;
; 43.794 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.234      ; 6.441      ;
; 43.864 ; R32V2020_top:R32V2020_top|BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]                                                                                                                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.223      ; 6.360      ;
; 44.005 ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                                                                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.225      ; 6.221      ;
; 44.325 ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.227      ; 5.903      ;
; 44.381 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.228      ; 5.848      ;
; 44.492 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][5]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.234      ; 5.743      ;
; 44.519 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.232      ; 5.714      ;
; 44.665 ; R32V2020_top:R32V2020_top|BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.231      ; 5.567      ;
; 44.756 ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]                                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.230      ; 5.475      ;
; 44.810 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.234      ; 5.425      ;
; 44.850 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.234      ; 5.385      ;
; 44.927 ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.230      ; 5.304      ;
; 45.218 ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                                                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.230      ; 5.013      ;
; 45.310 ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[0]                                                                                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.231      ; 4.922      ;
; 45.454 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.229      ; 4.776      ;
; 45.639 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.226      ; 4.588      ;
; 45.766 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.226      ; 4.461      ;
; 45.769 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.226      ; 4.458      ;
; 45.787 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.229      ; 4.443      ;
; 45.945 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.226      ; 4.282      ;
; 46.278 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.232      ; 3.955      ;
; 46.312 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[1]          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.232      ; 3.921      ;
; 46.397 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.232      ; 3.836      ;
; 46.635 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0]          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.232      ; 3.598      ;
; 46.668 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.224      ; 3.557      ;
; 46.983 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.224      ; 3.242      ;
; 47.964 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.226      ; 2.263      ;
; 48.181 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.226      ; 2.046      ;
; 91.908 ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                       ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[18]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 8.003      ;
; 91.908 ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                       ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[16]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 8.003      ;
; 91.908 ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                       ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[17]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 8.003      ;
; 91.909 ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                       ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[18]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 8.002      ;
; 91.909 ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                       ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[16]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 8.002      ;
; 91.909 ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                       ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[17]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 8.002      ;
; 91.956 ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                       ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[18]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 7.955      ;
; 91.956 ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                       ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[16]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 7.955      ;
; 91.956 ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                       ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[17]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 7.955      ;
; 92.156 ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                       ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[18]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 7.755      ;
; 92.156 ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                       ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[16]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 7.755      ;
; 92.156 ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                       ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[17]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 7.755      ;
; 92.306 ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                       ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 7.604      ;
; 92.306 ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                       ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 7.604      ;
; 92.306 ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                       ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[8]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 7.604      ;
; 92.306 ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                       ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[9]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 7.604      ;
; 92.306 ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                       ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[15]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 7.604      ;
; 92.306 ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                       ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[11]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 7.604      ;
; 92.306 ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                       ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[12]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 7.604      ;
; 92.306 ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                       ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[14]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 7.604      ;
; 92.306 ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                       ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[13]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 7.604      ;
; 92.306 ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                       ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[10]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 7.604      ;
; 92.306 ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                       ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 7.604      ;
; 92.306 ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                       ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 7.604      ;
; 92.307 ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                       ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 7.603      ;
; 92.307 ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                       ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 7.603      ;
; 92.307 ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                       ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[8]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 7.603      ;
; 92.307 ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                       ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[9]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 7.603      ;
; 92.307 ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                       ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[15]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 7.603      ;
; 92.307 ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                       ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[11]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 7.603      ;
; 92.307 ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                       ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[12]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 7.603      ;
; 92.307 ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                       ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[14]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 7.603      ;
; 92.307 ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                       ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[13]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 7.603      ;
; 92.307 ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                       ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[10]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 7.603      ;
; 92.307 ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                       ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 7.603      ;
; 92.307 ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                       ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 7.603      ;
; 92.354 ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                       ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 7.556      ;
; 92.354 ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                       ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 7.556      ;
; 92.354 ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                       ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[8]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 7.556      ;
; 92.354 ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                       ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[9]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 7.556      ;
; 92.354 ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                       ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[15]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 7.556      ;
; 92.354 ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                       ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[11]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 7.556      ;
; 92.354 ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                       ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[12]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 7.556      ;
; 92.354 ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                       ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[14]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 7.556      ;
; 92.354 ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                       ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[13]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 7.556      ;
; 92.354 ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                       ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[10]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 7.556      ;
; 92.354 ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                       ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 7.556      ;
; 92.354 ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                       ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 7.556      ;
; 92.554 ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                       ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 7.356      ;
; 92.554 ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                       ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 7.356      ;
; 92.554 ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                       ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[8]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 7.356      ;
; 92.554 ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                       ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[9]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 7.356      ;
; 92.554 ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                       ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[15]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 7.356      ;
; 92.554 ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                       ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[11]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 7.356      ;
; 92.554 ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                       ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[12]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 7.356      ;
; 92.554 ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                       ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[14]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 7.356      ;
; 92.554 ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                       ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[13]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 7.356      ;
; 92.554 ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                       ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[10]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 7.356      ;
; 92.554 ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                       ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 7.356      ;
; 92.554 ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                       ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 7.356      ;
; 92.739 ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                       ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[18]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 7.172      ;
; 92.739 ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                       ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[16]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 7.172      ;
; 92.739 ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                       ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[17]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 7.172      ;
; 92.895 ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                       ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[19]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 7.022      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'i_CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                               ; To Node                                                                                                                                                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.442 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|rxCurrentByteBuffer[0]                                                                                      ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0                     ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.478      ; 1.174      ;
; 0.446 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|rxCurrentByteBuffer[3]                                                                                      ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0                     ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.478      ; 1.178      ;
; 0.449 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|rxCurrentByteBuffer[7]                                                                                      ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0                     ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.478      ; 1.181      ;
; 0.453 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|rxCurrentByteBuffer[2]                                                                                      ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0                     ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.478      ; 1.185      ;
; 0.453 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Wrap_Keyboard:kbdWrap|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[8]  ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Wrap_Keyboard:kbdWrap|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[8]  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Wrap_Keyboard:kbdWrap|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[0]  ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Wrap_Keyboard:kbdWrap|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[0]  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Wrap_Keyboard:kbdWrap|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[1]  ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Wrap_Keyboard:kbdWrap|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[1]  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Wrap_Keyboard:kbdWrap|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[2]  ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Wrap_Keyboard:kbdWrap|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[2]  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Wrap_Keyboard:kbdWrap|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[3]  ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Wrap_Keyboard:kbdWrap|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[3]  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Wrap_Keyboard:kbdWrap|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[4]  ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Wrap_Keyboard:kbdWrap|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[4]  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Wrap_Keyboard:kbdWrap|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[5]  ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Wrap_Keyboard:kbdWrap|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[5]  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Wrap_Keyboard:kbdWrap|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[6]  ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Wrap_Keyboard:kbdWrap|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[6]  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Wrap_Keyboard:kbdWrap|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[7]  ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Wrap_Keyboard:kbdWrap|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[7]  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|cmd_mode                                                                                          ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|cmd_mode                                                                                          ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|state.receive_byte                                                                                ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|state.receive_byte                                                                                ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|state.read_block_data                                                                             ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|state.read_block_data                                                                             ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|\fsm:bit_counter[6]                                                                               ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|\fsm:bit_counter[6]                                                                               ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|i2c:i2cIF|w_ack                                                                                                               ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|i2c:i2cIF|w_ack                                                                                                               ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|i2c:eepi2cIF|w_ack                                                                                                            ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|i2c:eepi2cIF|w_ack                                                                                                            ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|block_busy                                                                                        ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|block_busy                                                                                        ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|i2c:i2cIF|w_sda                                                                                                               ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|i2c:i2cIF|w_sda                                                                                                               ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|i2c:i2cIF|state.s_ack                                                                                                         ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|i2c:i2cIF|state.s_ack                                                                                                         ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|i2c:i2cIF|w_nbit[0]                                                                                                           ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|i2c:i2cIF|w_nbit[0]                                                                                                           ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|i2c:i2cIF|w_nbit[1]                                                                                                           ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|i2c:i2cIF|w_nbit[1]                                                                                                           ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|i2c:i2cIF|w_nbit[2]                                                                                                           ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|i2c:i2cIF|w_nbit[2]                                                                                                           ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|i2c:i2cIF|state.s_start                                                                                                       ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|i2c:i2cIF|state.s_start                                                                                                       ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|i2c:i2cIF|w_phase[1]                                                                                                          ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|i2c:i2cIF|w_phase[1]                                                                                                          ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|i2c:eepi2cIF|w_sda                                                                                                            ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|i2c:eepi2cIF|w_sda                                                                                                            ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|i2c:eepi2cIF|w_rw_bit                                                                                                         ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|i2c:eepi2cIF|w_rw_bit                                                                                                         ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|i2c:eepi2cIF|w_rw_flag                                                                                                        ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|i2c:eepi2cIF|w_rw_flag                                                                                                        ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|i2c:eepi2cIF|w_phase[1]                                                                                                       ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|i2c:eepi2cIF|w_phase[1]                                                                                                       ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|init_busy                                                                                         ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|init_busy                                                                                         ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|block_start_ack                                                                                   ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|block_start_ack                                                                                   ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Timer_Unit:timers|q_MicrosecondCounter[0]                                                                                     ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Timer_Unit:timers|q_MicrosecondCounter[0]                                                                                     ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                                                                                                                        ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                                                                                                                        ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.081      ; 0.746      ;
; 0.454 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|cmd_out[47]                                                                                       ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|cmd_out[47]                                                                                       ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|cmd_out[38]                                                                                       ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|cmd_out[38]                                                                                       ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|cmd_out[7]                                                                                        ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|cmd_out[7]                                                                                        ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|led_on_count[0]                                                                                   ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|led_on_count[0]                                                                                   ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|txBitCount[0]                                                                                               ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|txBitCount[0]                                                                                               ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|txBitCount[1]                                                                                               ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|txBitCount[1]                                                                                               ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|txBitCount[2]                                                                                               ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|txBitCount[2]                                                                                               ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|txBitCount[3]                                                                                               ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|txBitCount[3]                                                                                               ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Wrap_Keyboard:kbdWrap|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[8] ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Wrap_Keyboard:kbdWrap|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[8] ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Wrap_Keyboard:kbdWrap|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[0] ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Wrap_Keyboard:kbdWrap|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[0] ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Wrap_Keyboard:kbdWrap|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[1] ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Wrap_Keyboard:kbdWrap|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[1] ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Wrap_Keyboard:kbdWrap|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[2] ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Wrap_Keyboard:kbdWrap|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[2] ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Wrap_Keyboard:kbdWrap|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[3] ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Wrap_Keyboard:kbdWrap|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[3] ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Wrap_Keyboard:kbdWrap|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[4] ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Wrap_Keyboard:kbdWrap|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[4] ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Wrap_Keyboard:kbdWrap|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[5] ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Wrap_Keyboard:kbdWrap|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[5] ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Wrap_Keyboard:kbdWrap|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[6] ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Wrap_Keyboard:kbdWrap|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[6] ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Wrap_Keyboard:kbdWrap|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[7] ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Wrap_Keyboard:kbdWrap|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[7] ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Timer_Unit:timers|q_CPUCycleCounter[0]                                                                                        ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Timer_Unit:timers|q_CPUCycleCounter[0]                                                                                        ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|rxdFiltered                                                                                                 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|rxdFiltered                                                                                                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|cmd_out[45]                                                                                       ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|cmd_out[45]                                                                                       ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|cmd_out[44]                                                                                       ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|cmd_out[44]                                                                                       ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|cmd_out[43]                                                                                       ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|cmd_out[43]                                                                                       ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|cmd_out[42]                                                                                       ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|cmd_out[42]                                                                                       ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|cmd_out[41]                                                                                       ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|cmd_out[41]                                                                                       ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|cmd_out[40]                                                                                       ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|cmd_out[40]                                                                                       ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|sdCS                                                                                              ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|sdCS                                                                                              ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|cmd_out[4]                                                                                        ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|cmd_out[4]                                                                                        ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|cmd_out[3]                                                                                        ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|cmd_out[3]                                                                                        ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|cmd_out[2]                                                                                        ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|cmd_out[2]                                                                                        ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|sdhc                                                                                              ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|sdhc                                                                                              ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|data_sig[0]                                                                                       ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|data_sig[0]                                                                                       ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|response_mode                                                                                     ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|response_mode                                                                                     ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|return_state.acmd41                                                                               ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|return_state.acmd41                                                                               ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|return_state.cmd8                                                                                 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|return_state.cmd8                                                                                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|return_state.write_block_init                                                                     ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|return_state.write_block_init                                                                     ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|return_state.cardsel                                                                              ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|return_state.cardsel                                                                              ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|return_state.poll_cmd                                                                             ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|return_state.poll_cmd                                                                             ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|return_state.cmd55                                                                                ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|return_state.cmd55                                                                                ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|return_state.read_block_wait                                                                      ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|return_state.read_block_wait                                                                      ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|state.send_cmd                                                                                    ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|state.send_cmd                                                                                    ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|state.send_regreq                                                                                 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|state.send_regreq                                                                                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|state.receive_ocr_wait                                                                            ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|state.receive_ocr_wait                                                                            ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|sclk_sig                                                                                          ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|sclk_sig                                                                                          ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|dout[2]                                                                                           ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|dout[2]                                                                                           ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|dout[3]                                                                                           ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|dout[3]                                                                                           ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|dout[4]                                                                                           ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|dout[4]                                                                                           ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|dout[5]                                                                                           ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|dout[5]                                                                                           ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|dout[6]                                                                                           ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|dout[6]                                                                                           ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|dout[7]                                                                                           ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|dout[7]                                                                                           ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|dout[0]                                                                                           ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|dout[0]                                                                                           ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|dout[1]                                                                                           ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|dout[1]                                                                                           ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|state.init                                                                                        ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|state.init                                                                                        ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Wrap_Keyboard:kbdWrap|ps2_keyboard_to_ascii:ps2Keyboard|caps_lock                                                             ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Wrap_Keyboard:kbdWrap|ps2_keyboard_to_ascii:ps2Keyboard|caps_lock                                                             ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|i2c:i2cIF|w_rw_bit                                                                                                            ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|i2c:i2cIF|w_rw_bit                                                                                                            ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|i2c:i2cIF|w_rw_flag                                                                                                           ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|i2c:i2cIF|w_rw_flag                                                                                                           ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|i2c:i2cIF|state.s_stop                                                                                                        ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|i2c:i2cIF|state.s_stop                                                                                                        ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|i2c:eepi2cIF|state.s_start                                                                                                    ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|i2c:eepi2cIF|state.s_start                                                                                                    ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|i2c:eepi2cIF|w_nbit[0]                                                                                                        ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|i2c:eepi2cIF|w_nbit[0]                                                                                                        ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|i2c:eepi2cIF|w_nbit[2]                                                                                                        ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|i2c:eepi2cIF|w_nbit[2]                                                                                                        ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|i2c:eepi2cIF|w_nbit[1]                                                                                                        ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|i2c:eepi2cIF|w_nbit[1]                                                                                                        ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|i2c:eepi2cIF|state.s_ack                                                                                                      ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|i2c:eepi2cIF|state.s_ack                                                                                                      ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|i2c:eepi2cIF|state.s_stop                                                                                                     ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|i2c:eepi2cIF|state.s_stop                                                                                                     ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|rxBitCount[3]                                                                                               ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|rxBitCount[3]                                                                                               ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|rxBitCount[2]                                                                                               ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|rxBitCount[2]                                                                                               ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|rxBitCount[1]                                                                                               ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|rxBitCount[1]                                                                                               ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.080      ; 0.746      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                             ; To Node                                                                                                                                                                                                                                                                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.455 ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                                               ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                               ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                                               ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                               ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                               ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                                                               ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; R32V2020_top:R32V2020_top|BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                                                            ; R32V2020_top:R32V2020_top|BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                                                                          ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; R32V2020_top:R32V2020_top|BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                                                                                                                             ; R32V2020_top:R32V2020_top|BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                         ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                         ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                         ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                         ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                         ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                                         ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.746      ;
; 0.456 ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                               ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[2]                                                                                                        ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[2]                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1]                                                                                                        ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1]                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                         ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                                                                                                ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; R32V2020_top:R32V2020_top|BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                                                                                            ; R32V2020_top:R32V2020_top|BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; R32V2020_top:R32V2020_top|BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                                                                            ; R32V2020_top:R32V2020_top|BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; R32V2020_top:R32V2020_top|BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                                                            ; R32V2020_top:R32V2020_top|BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; R32V2020_top:R32V2020_top|BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                                            ; R32V2020_top:R32V2020_top|BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; R32V2020_top:R32V2020_top|BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                                                            ; R32V2020_top:R32V2020_top|BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; R32V2020_top:R32V2020_top|BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                                                                            ; R32V2020_top:R32V2020_top|BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.746      ;
; 0.467 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.758      ;
; 0.468 ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0]                                                                                                        ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0]                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.758      ;
; 0.487 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.778      ;
; 0.488 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.779      ;
; 0.493 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.784      ;
; 0.503 ; R32V2020_top:R32V2020_top|BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]                                                                                                                                             ; R32V2020_top:R32V2020_top|BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.794      ;
; 0.504 ; R32V2020_top:R32V2020_top|BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]                                                                                                                                             ; R32V2020_top:R32V2020_top|BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.795      ;
; 0.505 ; R32V2020_top:R32V2020_top|BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[18]                                                                                                                                                                                      ; R32V2020_top:R32V2020_top|BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|altsyncram_fdp2:altsyncram1|ram_block3a16~portb_datain_reg0                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.401      ; 1.160      ;
; 0.505 ; R32V2020_top:R32V2020_top|BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                                                                                                                                                       ; R32V2020_top:R32V2020_top|BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|altsyncram_fdp2:altsyncram1|ram_block3a0~portb_datain_reg0                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.401      ; 1.160      ;
; 0.505 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.795      ;
; 0.505 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.795      ;
; 0.511 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.801      ;
; 0.511 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.802      ;
; 0.511 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.802      ;
; 0.511 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.802      ;
; 0.511 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[3]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.802      ;
; 0.512 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.802      ;
; 0.512 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.803      ;
; 0.512 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[2]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.803      ;
; 0.513 ; R32V2020_top:R32V2020_top|BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[28]                                                                                                                                                                                      ; R32V2020_top:R32V2020_top|BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|altsyncram_fdp2:altsyncram1|ram_block3a16~portb_datain_reg0                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.401      ; 1.168      ;
; 0.513 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.803      ;
; 0.514 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.804      ;
; 0.514 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.804      ;
; 0.517 ; R32V2020_top:R32V2020_top|BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[26]                                                                                                                                                                                      ; R32V2020_top:R32V2020_top|BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|altsyncram_fdp2:altsyncram1|ram_block3a16~portb_datain_reg0                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.401      ; 1.172      ;
; 0.519 ; R32V2020_top:R32V2020_top|BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[12]                                                                                                                                                                                      ; R32V2020_top:R32V2020_top|BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|altsyncram_fdp2:altsyncram1|ram_block3a0~portb_datain_reg0                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.401      ; 1.174      ;
; 0.519 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                   ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.809      ;
; 0.520 ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                                                                                                    ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|altsyncram_fs03:altsyncram1|ram_block3a4~portb_datain_reg0                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.401      ; 1.175      ;
; 0.520 ; R32V2020_top:R32V2020_top|BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[27]                                                                                                                                                                                      ; R32V2020_top:R32V2020_top|BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|altsyncram_fdp2:altsyncram1|ram_block3a16~portb_datain_reg0                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.401      ; 1.175      ;
; 0.522 ; R32V2020_top:R32V2020_top|BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[14]                                                                                                                                                                                      ; R32V2020_top:R32V2020_top|BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|altsyncram_fdp2:altsyncram1|ram_block3a0~portb_datain_reg0                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.401      ; 1.177      ;
; 0.523 ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[16]                                                                                                                                   ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|altsyncram_fs03:altsyncram1|ram_block3a16~portb_datain_reg0                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.401      ; 1.178      ;
; 0.525 ; R32V2020_top:R32V2020_top|BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[19]                                                                                                                                                                                      ; R32V2020_top:R32V2020_top|BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|altsyncram_fdp2:altsyncram1|ram_block3a16~portb_datain_reg0                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.401      ; 1.180      ;
; 0.527 ; R32V2020_top:R32V2020_top|BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[9]                                                                                                                                                                                       ; R32V2020_top:R32V2020_top|BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|altsyncram_fdp2:altsyncram1|ram_block3a0~portb_datain_reg0                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.401      ; 1.182      ;
; 0.528 ; R32V2020_top:R32V2020_top|BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                                                                                                                                                                       ; R32V2020_top:R32V2020_top|BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|altsyncram_fdp2:altsyncram1|ram_block3a0~portb_datain_reg0                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.401      ; 1.183      ;
; 0.528 ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[22]                                                                                                                                   ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[21]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.818      ;
; 0.529 ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                                                                                                    ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.819      ;
; 0.529 ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                                                                                                    ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.819      ;
; 0.529 ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[29]                                                                                                                                   ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[28]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.819      ;
; 0.530 ; R32V2020_top:R32V2020_top|BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[31]                                                                                                                                                                                      ; R32V2020_top:R32V2020_top|BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|altsyncram_fdp2:altsyncram1|ram_block3a0~portb_datain_reg0                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.401      ; 1.185      ;
; 0.530 ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[31]                                                                                                                                                         ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[30]                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.820      ;
; 0.530 ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[20]                                                                                                                                                         ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[19]                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.820      ;
; 0.530 ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[25]                                                                                                                                                         ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[24]                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.820      ;
; 0.530 ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[11]                                                                                                                                                         ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[10]                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.820      ;
; 0.530 ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                                                                                                                          ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.820      ;
; 0.530 ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                                                                                                                          ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.820      ;
; 0.530 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.820      ;
; 0.530 ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[23]                                                                                                                                   ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[22]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.820      ;
; 0.530 ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[30]                                                                                                                                   ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[29]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.820      ;
; 0.531 ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[8]                                                                                                                                                          ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.821      ;
; 0.531 ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[21]                                                                                                                                   ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[20]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.821      ;
; 0.531 ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[24]                                                                                                                                   ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|altsyncram_fs03:altsyncram1|ram_block3a24~portb_datain_reg0                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.401      ; 1.186      ;
; 0.532 ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[29]                                                                                                                                                         ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[28]                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.822      ;
; 0.534 ; R32V2020_top:R32V2020_top|BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[22]                                                                                                                                                                                      ; R32V2020_top:R32V2020_top|BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|altsyncram_fdp2:altsyncram1|ram_block3a16~portb_datain_reg0                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.401      ; 1.189      ;
; 0.534 ; R32V2020_top:R32V2020_top|BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[8]                                                                                                                                                                                       ; R32V2020_top:R32V2020_top|BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|altsyncram_fdp2:altsyncram1|ram_block3a0~portb_datain_reg0                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.401      ; 1.189      ;
; 0.537 ; R32V2020_top:R32V2020_top|BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                                                                                                                                                       ; R32V2020_top:R32V2020_top|BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|altsyncram_fdp2:altsyncram1|ram_block3a0~portb_datain_reg0                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.401      ; 1.192      ;
; 0.538 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.829      ;
; 0.539 ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[10]                                                                                                                                   ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|altsyncram_fs03:altsyncram1|ram_block3a10~portb_datain_reg0                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.401      ; 1.194      ;
; 0.539 ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[26]                                                                                                                                   ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|altsyncram_fs03:altsyncram1|ram_block3a26~portb_datain_reg0                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.400      ; 1.193      ;
; 0.542 ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                                                                                                    ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|altsyncram_fs03:altsyncram1|ram_block3a4~portb_datain_reg0                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.401      ; 1.197      ;
; 0.542 ; R32V2020_top:R32V2020_top|BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                                                                                                                                                       ; R32V2020_top:R32V2020_top|BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|altsyncram_fdp2:altsyncram1|ram_block3a0~portb_datain_reg0                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.401      ; 1.197      ;
; 0.543 ; R32V2020_top:R32V2020_top|BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[17]                                                                                                                                                                                      ; R32V2020_top:R32V2020_top|BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|altsyncram_fdp2:altsyncram1|ram_block3a16~portb_datain_reg0                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.401      ; 1.198      ;
; 0.544 ; R32V2020_top:R32V2020_top|BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[29]                                                                                                                                                                                      ; R32V2020_top:R32V2020_top|BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|altsyncram_fdp2:altsyncram1|ram_block3a16~portb_datain_reg0                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.401      ; 1.199      ;
; 0.547 ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[8]                                                                                                                                    ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|altsyncram_fs03:altsyncram1|ram_block3a8~portb_datain_reg0                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.399      ; 1.200      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+-----------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                   ; To Node                                                                                                                                                                                               ; Launch Clock                                                                  ; Latch Clock                                                                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+--------------+------------+------------+
; 0.467 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|prescaleRow[0]   ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|prescaleRow[0]                                                                             ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.758      ;
; 0.467 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|prescaleRow[1]   ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|prescaleRow[1]                                                                             ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.758      ;
; 0.528 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[2] ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|n_vSync                                                                                    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.819      ;
; 0.670 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[9]    ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|n_hSync                                                                                    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.961      ;
; 0.702 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[10]   ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[10]                                                                             ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.993      ;
; 0.755 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[9] ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[9]                                                                           ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.046      ;
; 0.755 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[1] ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[1]                                                                           ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.046      ;
; 0.757 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[3] ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[3]                                                                           ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.048      ;
; 0.757 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[8] ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[8]                                                                           ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.048      ;
; 0.758 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[4] ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[4]                                                                           ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.049      ;
; 0.763 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[9] ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|n_vSync                                                                                    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.054      ;
; 0.764 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[1]    ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[1]                                                                              ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.055      ;
; 0.764 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[8] ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|n_vSync                                                                                    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.055      ;
; 0.765 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[1]    ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[1]                                                                              ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.056      ;
; 0.765 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[0]    ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[0]                                                                              ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.056      ;
; 0.766 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[5]    ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[5]                                                                              ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.057      ;
; 0.766 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[2] ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[2]                                                                           ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.057      ;
; 0.768 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[7]    ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[7]                                                                              ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.059      ;
; 0.768 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[6]    ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[6]                                                                              ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.059      ;
; 0.768 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[4]    ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[4]                                                                              ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.059      ;
; 0.772 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[0] ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[0]                                                                           ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.063      ;
; 0.773 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[7] ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[7]                                                                           ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.064      ;
; 0.774 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[5] ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[5]                                                                           ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.065      ;
; 0.774 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[2]    ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[2]                                                                              ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.065      ;
; 0.774 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[3]    ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[3]                                                                              ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.065      ;
; 0.774 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[5]    ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[5]                                                                              ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.065      ;
; 0.776 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[4]    ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[4]                                                                              ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.067      ;
; 0.777 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[6] ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[6]                                                                           ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.068      ;
; 0.778 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[9]    ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[9]                                                                              ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.069      ;
; 0.779 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[7]    ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[7]                                                                              ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.070      ;
; 0.782 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[8]    ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[8]                                                                              ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.073      ;
; 0.784 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[6]    ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[6]                                                                              ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.075      ;
; 0.790 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[2]    ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[2]                                                                              ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.081      ;
; 0.815 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|prescaleRow[0]   ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|prescaleRow[1]                                                                             ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.106      ;
; 0.820 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[5]    ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a0~portb_address_reg0 ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.386      ; 1.460      ;
; 0.850 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[5]    ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a3~portb_address_reg0 ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.387      ; 1.491      ;
; 0.855 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|prescaleRow[1]   ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|prescaleRow[0]                                                                             ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.146      ;
; 0.930 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[3]    ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a0~portb_address_reg0 ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.385      ; 1.569      ;
; 0.949 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[3]    ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[3]                                                                              ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.240      ;
; 0.950 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[4]    ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a3~portb_address_reg0 ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.386      ; 1.590      ;
; 0.952 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[5]    ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a0~portb_address_reg0 ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.385      ; 1.591      ;
; 0.970 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[5]    ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a3~portb_address_reg0 ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.386      ; 1.610      ;
; 0.989 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[4]    ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a0~portb_address_reg0 ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.385      ; 1.628      ;
; 1.037 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[6]    ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a0~portb_address_reg0 ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.386      ; 1.677      ;
; 1.058 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[6]    ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a3~portb_address_reg0 ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.387      ; 1.699      ;
; 1.086 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[5] ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|n_vSync                                                                                    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.377      ;
; 1.103 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[0]    ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[1]                                                                              ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.394      ;
; 1.110 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[1] ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[2]                                                                           ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.401      ;
; 1.110 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[0] ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[1]                                                                           ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.401      ;
; 1.111 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[3] ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[4]                                                                           ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.402      ;
; 1.112 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[0]    ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[2]                                                                              ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.403      ;
; 1.118 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[8] ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[9]                                                                           ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.409      ;
; 1.119 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[1]    ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[2]                                                                              ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.410      ;
; 1.119 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[4] ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[5]                                                                           ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.410      ;
; 1.119 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[0] ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[2]                                                                           ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.410      ;
; 1.119 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[1]    ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[2]                                                                              ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.410      ;
; 1.120 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[5]    ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[6]                                                                              ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.411      ;
; 1.127 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[2] ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[3]                                                                           ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.418      ;
; 1.128 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[7] ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[8]                                                                           ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.419      ;
; 1.128 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[3]    ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[4]                                                                              ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.419      ;
; 1.128 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[5] ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[6]                                                                           ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.419      ;
; 1.128 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[5]    ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[6]                                                                              ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.419      ;
; 1.128 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[4] ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[6]                                                                           ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.419      ;
; 1.129 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[4]    ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[5]                                                                              ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.420      ;
; 1.129 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[6]    ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[7]                                                                              ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.420      ;
; 1.130 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[0]    ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[1]                                                                              ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.421      ;
; 1.133 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[9]    ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[10]                                                                             ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.424      ;
; 1.134 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[7]    ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[8]                                                                              ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.425      ;
; 1.135 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[2]    ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[3]                                                                              ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.426      ;
; 1.136 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[2] ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[4]                                                                           ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.427      ;
; 1.137 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[4]    ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[5]                                                                              ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.428      ;
; 1.138 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[6] ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[7]                                                                           ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.429      ;
; 1.138 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[4]    ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[6]                                                                              ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.429      ;
; 1.139 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[0]    ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[2]                                                                              ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.430      ;
; 1.143 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[8]    ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[9]                                                                              ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.434      ;
; 1.144 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[2]    ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[4]                                                                              ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.435      ;
; 1.145 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[6]    ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[7]                                                                              ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.436      ;
; 1.146 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[4]    ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[6]                                                                              ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.437      ;
; 1.147 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[6] ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[8]                                                                           ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.438      ;
; 1.151 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[2]    ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[3]                                                                              ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.442      ;
; 1.152 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[7]    ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a0~portb_address_reg0 ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.385      ; 1.791      ;
; 1.152 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[8]    ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[10]                                                                             ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.443      ;
; 1.154 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[7]    ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a3~portb_address_reg0 ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.387      ; 1.795      ;
; 1.154 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[6]    ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[8]                                                                              ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.445      ;
; 1.160 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[2]    ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[4]                                                                              ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.451      ;
; 1.171 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[8]    ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a0~portb_address_reg0 ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.386      ; 1.811      ;
; 1.175 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[0]    ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[0]                                                                              ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.466      ;
; 1.189 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[4]    ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a3~portb_address_reg0 ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.387      ; 1.830      ;
; 1.194 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[4]    ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|n_hSync                                                                                    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.485      ;
; 1.210 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[6]    ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|n_hSync                                                                                    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.501      ;
; 1.221 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[9]    ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a3~portb_address_reg0 ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.387      ; 1.862      ;
; 1.241 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[1] ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[3]                                                                           ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.532      ;
; 1.242 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[3] ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[5]                                                                           ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.533      ;
; 1.243 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[0]    ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[3]                                                                              ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.534      ;
; 1.250 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[1] ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[4]                                                                           ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.541      ;
; 1.250 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[1]    ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[3]                                                                              ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.541      ;
; 1.250 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[1]    ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[3]                                                                              ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.541      ;
; 1.250 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[0] ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[3]                                                                           ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.541      ;
; 1.251 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[3] ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[6]                                                                           ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.542      ;
; 1.251 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[5]    ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[7]                                                                              ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.542      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'i_CLOCK_50'                                                                                                                                                                                                                                                          ;
+--------+--------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                        ; To Node                                                                                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 14.712 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                                 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|i2c:i2cIF|w_go                                            ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.088     ; 5.201      ;
; 15.078 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                                 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|i2c:eepi2cIF|w_go                                         ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.072     ; 4.851      ;
; 15.796 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|block_busy ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|led_on_count[1]               ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.103     ; 4.102      ;
; 15.796 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|block_busy ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|led_on_count[2]               ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.103     ; 4.102      ;
; 15.796 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|block_busy ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|led_on_count[3]               ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.103     ; 4.102      ;
; 15.796 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|block_busy ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|led_on_count[4]               ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.103     ; 4.102      ;
; 15.796 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|block_busy ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|led_on_count[5]               ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.103     ; 4.102      ;
; 15.796 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|block_busy ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|led_on_count[6]               ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.103     ; 4.102      ;
; 15.796 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|block_busy ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|led_on_count[7]               ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.103     ; 4.102      ;
; 15.796 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|block_busy ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|led_on_count[0]               ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.103     ; 4.102      ;
; 15.796 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|block_busy ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|driveLED                      ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.103     ; 4.102      ;
; 15.950 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                                 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|spi:spiMaster|start                                       ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.088     ; 3.963      ;
; 16.092 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|init_busy  ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|led_on_count[1]               ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.103     ; 3.806      ;
; 16.092 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|init_busy  ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|led_on_count[2]               ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.103     ; 3.806      ;
; 16.092 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|init_busy  ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|led_on_count[3]               ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.103     ; 3.806      ;
; 16.092 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|init_busy  ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|led_on_count[4]               ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.103     ; 3.806      ;
; 16.092 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|init_busy  ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|led_on_count[5]               ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.103     ; 3.806      ;
; 16.092 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|init_busy  ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|led_on_count[6]               ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.103     ; 3.806      ;
; 16.092 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|init_busy  ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|led_on_count[7]               ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.103     ; 3.806      ;
; 16.092 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|init_busy  ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|led_on_count[0]               ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.103     ; 3.806      ;
; 16.092 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|init_busy  ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|driveLED                      ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.103     ; 3.806      ;
; 16.180 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                                 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|OneHotStateMachine:StateMachine|state[0]                            ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.127     ; 3.694      ;
; 16.180 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                                 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|OneHotStateMachine:StateMachine|Pre_Q[0]                            ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.127     ; 3.694      ;
; 16.180 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                                 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|OneHotStateMachine:StateMachine|Pre_Q[1]                            ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.127     ; 3.694      ;
; 16.180 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                                 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|OneHotStateMachine:StateMachine|Pre_Q[3]                            ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.127     ; 3.694      ;
; 16.180 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                                 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|OneHotStateMachine:StateMachine|Pre_Q[2]                            ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.127     ; 3.694      ;
; 16.180 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                                 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|OneHotStateMachine:StateMachine|state[1]                            ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.127     ; 3.694      ;
; 16.180 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                                 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|OneHotStateMachine:StateMachine|state[2]                            ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.127     ; 3.694      ;
; 16.182 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                                 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r14Lower|q[1]                      ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.103     ; 3.716      ;
; 16.182 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                                 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r13Lower|q[1]                      ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.103     ; 3.716      ;
; 16.182 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                                 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r12Lower|q[7]                      ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.103     ; 3.716      ;
; 16.182 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                                 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r13Lower|q[7]                      ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.103     ; 3.716      ;
; 16.182 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                                 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r15Lower|q[7]                      ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.103     ; 3.716      ;
; 16.182 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                                 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r14Lower|q[7]                      ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.103     ; 3.716      ;
; 16.182 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                                 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r13Lower|q[5]                      ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.103     ; 3.716      ;
; 16.182 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                                 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r14Lower|q[5]                      ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.103     ; 3.716      ;
; 16.182 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                                 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r14Lower|q[2]                      ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.103     ; 3.716      ;
; 16.182 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                                 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r15Upper|q[6]                      ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.120     ; 3.699      ;
; 16.182 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                                 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r15Upper|q[5]                      ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.120     ; 3.699      ;
; 16.182 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                                 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_32:conditionCodeRegister|q[8]         ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.117     ; 3.702      ;
; 16.182 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                                 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_32:conditionCodeRegister|q[7]         ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.117     ; 3.702      ;
; 16.182 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                                 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_32:conditionCodeRegister|q[6]         ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.117     ; 3.702      ;
; 16.182 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                                 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_32:conditionCodeRegister|q[5]         ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.117     ; 3.702      ;
; 16.182 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                                 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r14Lower|q[13]                     ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.103     ; 3.716      ;
; 16.182 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                                 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r8Upper|q[1]                       ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.106     ; 3.713      ;
; 16.182 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                                 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r11Upper|q[1]                      ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.106     ; 3.713      ;
; 16.182 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                                 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r13Lower|q[15]                     ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.103     ; 3.716      ;
; 16.182 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                                 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r14Lower|q[15]                     ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.103     ; 3.716      ;
; 16.182 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                                 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r13Lower|q[14]                     ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.103     ; 3.716      ;
; 16.182 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                                 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r13Lower|q[12]                     ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.103     ; 3.716      ;
; 16.182 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                                 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r14Lower|q[11]                     ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.103     ; 3.716      ;
; 16.182 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                                 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r13Lower|q[11]                     ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.103     ; 3.716      ;
; 16.182 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                                 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r14Lower|q[9]                      ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.103     ; 3.716      ;
; 16.182 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                                 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r12Lower|q[9]                      ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.103     ; 3.716      ;
; 16.182 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                                 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r13Lower|q[9]                      ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.103     ; 3.716      ;
; 16.182 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                                 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r15Lower|q[9]                      ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.103     ; 3.716      ;
; 16.183 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                                 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r11Lower|q[13]                     ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.106     ; 3.712      ;
; 16.183 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                                 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r8Lower|q[9]                       ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.120     ; 3.698      ;
; 16.183 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                                 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r11Lower|q[9]                      ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.120     ; 3.698      ;
; 16.183 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                                 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r9Lower|q[8]                       ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.117     ; 3.701      ;
; 16.183 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                                 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r10Lower|q[8]                      ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.117     ; 3.701      ;
; 16.185 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                                 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32_Load124:dataRamAddress|Pre_Q[7]  ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.108     ; 3.708      ;
; 16.185 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                                 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32_Load124:dataRamAddress|Pre_Q[6]  ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.108     ; 3.708      ;
; 16.185 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                                 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32_Load124:dataRamAddress|Pre_Q[5]  ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.108     ; 3.708      ;
; 16.185 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                                 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32_Load124:dataRamAddress|Pre_Q[4]  ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.108     ; 3.708      ;
; 16.185 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                                 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter|Pre_Q[29]         ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.111     ; 3.705      ;
; 16.185 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                                 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter|Pre_Q[28]         ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.111     ; 3.705      ;
; 16.185 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                                 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter|Pre_Q[27]         ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.111     ; 3.705      ;
; 16.185 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                                 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter|Pre_Q[26]         ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.111     ; 3.705      ;
; 16.185 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                                 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r15Upper|q[10]                     ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.124     ; 3.692      ;
; 16.185 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                                 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter|Pre_Q[25]         ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.111     ; 3.705      ;
; 16.185 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                                 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32_Load124:dataRamAddress|Pre_Q[24] ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.108     ; 3.708      ;
; 16.185 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                                 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r15Upper|q[8]                      ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.113     ; 3.703      ;
; 16.185 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                                 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter|Pre_Q[22]         ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.111     ; 3.705      ;
; 16.185 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                                 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter|Pre_Q[19]         ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.111     ; 3.705      ;
; 16.185 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                                 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r15Upper|q[2]                      ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.113     ; 3.703      ;
; 16.185 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                                 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter|Pre_Q[18]         ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.111     ; 3.705      ;
; 16.185 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                                 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32_Load124:dataRamAddress|Pre_Q[11] ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.108     ; 3.708      ;
; 16.185 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                                 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32_Load124:dataRamAddress|Pre_Q[10] ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.108     ; 3.708      ;
; 16.185 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                                 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter|Pre_Q[9]          ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.108     ; 3.708      ;
; 16.185 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                                 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32_Load124:dataRamAddress|Pre_Q[9]  ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.108     ; 3.708      ;
; 16.194 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                                 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r15Lower|q[1]                      ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.089     ; 3.718      ;
; 16.194 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                                 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r15Lower|q[6]                      ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.089     ; 3.718      ;
; 16.194 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                                 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r15Lower|q[3]                      ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.089     ; 3.718      ;
; 16.194 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                                 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r15Lower|q[2]                      ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.089     ; 3.718      ;
; 16.195 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                                 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r9Lower|q[0]                       ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.106     ; 3.700      ;
; 16.195 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                                 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r14Lower|q[0]                      ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.106     ; 3.700      ;
; 16.195 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                                 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter|Pre_Q[5]          ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.092     ; 3.714      ;
; 16.195 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                                 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r15Lower|q[5]                      ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.092     ; 3.714      ;
; 16.195 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                                 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter|Pre_Q[4]          ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.092     ; 3.714      ;
; 16.195 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                                 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r15Lower|q[4]                      ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.092     ; 3.714      ;
; 16.195 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                                 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter|Pre_Q[3]          ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.092     ; 3.714      ;
; 16.195 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                                 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r15Lower|q[14]                     ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.092     ; 3.714      ;
; 16.195 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                                 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r10Lower|q[14]                     ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.092     ; 3.714      ;
; 16.195 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                                 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r9Lower|q[10]                      ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.091     ; 3.715      ;
; 16.195 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                                 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r14Lower|q[10]                     ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.091     ; 3.715      ;
; 16.195 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                                 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r15Lower|q[10]                     ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.092     ; 3.714      ;
; 16.195 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                                 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r15Lower|q[8]                      ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.092     ; 3.714      ;
; 16.196 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                                 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter|Pre_Q[0]          ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.091     ; 3.714      ;
; 16.196 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                                 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r15Lower|q[0]                      ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.091     ; 3.714      ;
+--------+--------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                      ; To Node                                                                                                                                                                                                                                                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 96.712 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0] ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 3.207      ;
; 96.712 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0] ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 3.207      ;
; 96.712 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0] ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 3.207      ;
; 96.712 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0] ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 3.207      ;
; 96.712 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0] ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[6]                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 3.207      ;
; 96.712 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0] ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[5]                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 3.207      ;
; 96.712 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0] ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[4]                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 3.207      ;
; 97.018 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0] ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 2.903      ;
; 97.018 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0] ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 2.903      ;
; 97.018 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0] ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 2.903      ;
; 97.018 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0] ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 2.903      ;
; 97.018 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0] ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 2.903      ;
; 97.018 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0] ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 2.903      ;
; 97.018 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0] ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 2.903      ;
; 97.018 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0] ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 2.903      ;
; 97.109 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0] ; R32V2020_top:R32V2020_top|BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 2.816      ;
; 97.109 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0] ; R32V2020_top:R32V2020_top|BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 2.816      ;
; 97.109 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0] ; R32V2020_top:R32V2020_top|BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 2.816      ;
; 97.109 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0] ; R32V2020_top:R32V2020_top|BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 2.816      ;
; 97.109 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0] ; R32V2020_top:R32V2020_top|BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[4]                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 2.816      ;
; 97.109 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0] ; R32V2020_top:R32V2020_top|BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[5]                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 2.816      ;
; 97.109 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0] ; R32V2020_top:R32V2020_top|BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[6]                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 2.816      ;
; 97.110 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg       ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 2.809      ;
; 97.143 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg       ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 2.779      ;
; 97.143 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg       ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 2.779      ;
; 97.185 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 2.737      ;
; 97.185 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 2.737      ;
; 97.185 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 2.737      ;
; 97.231 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 2.692      ;
; 97.231 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 2.692      ;
; 97.300 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0] ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 2.617      ;
; 97.300 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0] ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 2.617      ;
; 97.300 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0] ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 2.617      ;
; 97.300 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0] ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 2.617      ;
; 97.300 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0] ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[4]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 2.617      ;
; 97.300 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0] ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[6]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 2.617      ;
; 97.300 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0] ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[5]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 2.617      ;
; 97.390 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][4] ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 2.529      ;
; 97.390 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][4] ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 2.529      ;
; 97.390 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][4] ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 2.529      ;
; 97.390 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][4] ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 2.529      ;
; 97.390 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][4] ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[6]                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 2.529      ;
; 97.390 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][4] ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[5]                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 2.529      ;
; 97.390 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][4] ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[4]                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 2.529      ;
; 97.418 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg       ; R32V2020_top:R32V2020_top|BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 2.499      ;
; 97.418 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg       ; R32V2020_top:R32V2020_top|BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 2.499      ;
; 97.465 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4] ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 2.452      ;
; 97.465 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4] ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 2.452      ;
; 97.465 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4] ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 2.452      ;
; 97.465 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4] ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 2.452      ;
; 97.465 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4] ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[4]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 2.452      ;
; 97.465 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4] ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[6]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 2.452      ;
; 97.465 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4] ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[5]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 2.452      ;
; 97.473 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][7] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 2.441      ;
; 97.473 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][7]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 2.441      ;
; 97.473 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][6] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 2.441      ;
; 97.473 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][6]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 2.441      ;
; 97.473 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][5] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 2.441      ;
; 97.473 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][5]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 2.441      ;
; 97.473 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 2.441      ;
; 97.473 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 2.441      ;
; 97.473 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 2.441      ;
; 97.473 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 2.441      ;
; 97.473 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 2.441      ;
; 97.473 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 2.441      ;
; 97.473 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 2.441      ;
; 97.473 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 2.441      ;
; 97.473 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][4] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 2.441      ;
; 97.473 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][3] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 2.441      ;
; 97.488 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][7] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 2.427      ;
; 97.488 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 2.427      ;
; 97.488 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][6] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 2.427      ;
; 97.488 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 2.427      ;
; 97.488 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][5] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 2.427      ;
; 97.488 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 2.427      ;
; 97.488 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 2.427      ;
; 97.488 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 2.427      ;
; 97.488 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 2.427      ;
; 97.488 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 2.427      ;
; 97.488 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 2.427      ;
; 97.488 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][3] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 2.427      ;
; 97.488 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 2.427      ;
; 97.488 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 2.427      ;
; 97.488 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 2.427      ;
; 97.488 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][4] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 2.427      ;
; 97.492 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 2.425      ;
; 97.492 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 2.425      ;
; 97.492 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 2.425      ;
; 97.492 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 2.425      ;
; 97.492 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 2.425      ;
; 97.525 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3] ; R32V2020_top:R32V2020_top|BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 2.401      ;
; 97.525 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3] ; R32V2020_top:R32V2020_top|BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 2.401      ;
; 97.525 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3] ; R32V2020_top:R32V2020_top|BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 2.401      ;
; 97.525 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3] ; R32V2020_top:R32V2020_top|BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 2.401      ;
; 97.525 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3] ; R32V2020_top:R32V2020_top|BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 2.401      ;
; 97.525 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3] ; R32V2020_top:R32V2020_top|BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 2.401      ;
; 97.528 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0] ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 2.400      ;
; 97.528 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0] ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 2.400      ;
; 97.528 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0] ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 2.400      ;
; 97.528 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0] ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 2.400      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                                    ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 1.189 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.480      ;
; 1.189 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.480      ;
; 1.343 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]                      ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.635      ;
; 1.343 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]                      ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.635      ;
; 1.343 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]                      ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.635      ;
; 1.343 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]                      ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.635      ;
; 1.343 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]                      ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.635      ;
; 1.343 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]                      ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.635      ;
; 1.390 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.681      ;
; 1.390 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.681      ;
; 1.390 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.681      ;
; 1.390 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.681      ;
; 1.390 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.681      ;
; 1.390 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.681      ;
; 1.390 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.681      ;
; 1.390 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.681      ;
; 1.390 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.681      ;
; 1.390 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.681      ;
; 1.604 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                      ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.896      ;
; 1.604 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                      ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.896      ;
; 1.604 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                      ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.896      ;
; 1.604 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                      ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.896      ;
; 1.604 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                      ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.896      ;
; 1.604 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                      ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.896      ;
; 1.662 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; R32V2020_top:R32V2020_top|BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.955      ;
; 1.662 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; R32V2020_top:R32V2020_top|BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.955      ;
; 1.662 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; R32V2020_top:R32V2020_top|BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.955      ;
; 1.662 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; R32V2020_top:R32V2020_top|BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.955      ;
; 1.662 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; R32V2020_top:R32V2020_top|BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.955      ;
; 1.662 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; R32V2020_top:R32V2020_top|BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.955      ;
; 1.662 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; R32V2020_top:R32V2020_top|BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.955      ;
; 1.674 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.960      ;
; 1.674 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.960      ;
; 1.674 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.960      ;
; 1.703 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; R32V2020_top:R32V2020_top|BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.996      ;
; 1.703 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; R32V2020_top:R32V2020_top|BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.996      ;
; 1.703 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; R32V2020_top:R32V2020_top|BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.996      ;
; 1.703 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; R32V2020_top:R32V2020_top|BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.996      ;
; 1.703 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; R32V2020_top:R32V2020_top|BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[4]                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.996      ;
; 1.703 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; R32V2020_top:R32V2020_top|BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[5]                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.996      ;
; 1.703 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; R32V2020_top:R32V2020_top|BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[6]                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.996      ;
; 1.706 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.997      ;
; 1.709 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.994      ;
; 1.709 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.994      ;
; 1.709 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.994      ;
; 1.709 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.994      ;
; 1.782 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 2.071      ;
; 1.902 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][7]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 2.191      ;
; 1.902 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][7]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 2.191      ;
; 1.902 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][6]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 2.191      ;
; 1.902 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][6]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 2.191      ;
; 1.902 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][5]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 2.191      ;
; 1.902 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][5]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 2.191      ;
; 1.902 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 2.191      ;
; 1.902 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][2]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 2.191      ;
; 1.902 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 2.191      ;
; 1.902 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 2.191      ;
; 1.902 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][4]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 2.191      ;
; 1.902 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][3]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 2.191      ;
; 1.902 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][2]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 2.191      ;
; 1.902 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 2.191      ;
; 1.902 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 2.191      ;
; 1.902 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][4]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 2.191      ;
; 1.950 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 2.246      ;
; 1.950 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 2.246      ;
; 1.950 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 2.246      ;
; 1.950 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 2.246      ;
; 1.950 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 2.246      ;
; 1.950 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 2.246      ;
; 1.950 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 2.246      ;
; 1.950 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 2.246      ;
; 1.950 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 2.246      ;
; 1.950 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 2.246      ;
; 1.950 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[10]                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 2.246      ;
; 1.969 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; R32V2020_top:R32V2020_top|BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 2.262      ;
; 1.969 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; R32V2020_top:R32V2020_top|BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 2.262      ;
; 1.969 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; R32V2020_top:R32V2020_top|BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 2.262      ;
; 1.969 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; R32V2020_top:R32V2020_top|BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 2.262      ;
; 1.969 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; R32V2020_top:R32V2020_top|BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 2.262      ;
; 1.969 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; R32V2020_top:R32V2020_top|BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 2.262      ;
; 2.030 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 2.315      ;
; 2.030 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 2.315      ;
; 2.030 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 2.315      ;
; 2.030 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 2.315      ;
; 2.030 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 2.315      ;
; 2.033 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][7]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 2.316      ;
; 2.033 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 2.316      ;
; 2.033 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][6]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 2.316      ;
; 2.033 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 2.316      ;
; 2.033 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][5]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 2.316      ;
; 2.033 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 2.316      ;
; 2.033 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 2.316      ;
; 2.033 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 2.316      ;
; 2.033 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 2.316      ;
; 2.033 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 2.316      ;
; 2.033 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 2.316      ;
; 2.033 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][3]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 2.316      ;
; 2.033 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][2]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 2.316      ;
; 2.033 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 2.316      ;
; 2.033 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 2.316      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'i_CLOCK_50'                                                                                                                                                                                                                                                   ;
+-------+----------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                              ; To Node                                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.361 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|txClockCount[4]                            ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.080      ; 1.653      ;
; 1.361 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|txClockCount[5]                            ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.080      ; 1.653      ;
; 1.361 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|txClockCount[0]                            ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.080      ; 1.653      ;
; 1.361 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|txClockCount[1]                            ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.080      ; 1.653      ;
; 1.361 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|txClockCount[2]                            ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.080      ; 1.653      ;
; 1.361 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|txClockCount[3]                            ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.080      ; 1.653      ;
; 1.585 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|txByteSent                                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.080      ; 1.877      ;
; 1.585 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|txState.idle                               ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.080      ; 1.877      ;
; 1.585 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|txState.stopBit                            ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.080      ; 1.877      ;
; 1.585 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|txState.dataBit                            ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.080      ; 1.877      ;
; 1.614 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|rxBitCount[3]                              ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.108      ; 1.934      ;
; 1.614 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|rxBitCount[0]                              ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.108      ; 1.934      ;
; 1.614 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|rxBitCount[2]                              ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.108      ; 1.934      ;
; 1.614 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|rxBitCount[1]                              ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.108      ; 1.934      ;
; 1.614 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|rxState.stopBit                            ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.108      ; 1.934      ;
; 1.614 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|rxState.idle                               ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.108      ; 1.934      ;
; 1.614 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|rxState.dataBit                            ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.108      ; 1.934      ;
; 2.017 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|txBitCount[0]                              ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.074      ; 2.303      ;
; 2.017 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|txBitCount[1]                              ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.074      ; 2.303      ;
; 2.017 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|txBitCount[2]                              ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.074      ; 2.303      ;
; 2.017 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|txBitCount[3]                              ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.074      ; 2.303      ;
; 2.017 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|rxClockCount[5]                            ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.074      ; 2.303      ;
; 2.017 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|rxClockCount[3]                            ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.074      ; 2.303      ;
; 2.017 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|rxClockCount[0]                            ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.074      ; 2.303      ;
; 2.017 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|rxClockCount[1]                            ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.074      ; 2.303      ;
; 2.017 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|rxClockCount[2]                            ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.074      ; 2.303      ;
; 2.017 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|rxClockCount[4]                            ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.074      ; 2.303      ;
; 2.063 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|rxInPointer[0]                             ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.077      ; 2.352      ;
; 2.063 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|rxInPointer[4]                             ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.077      ; 2.352      ;
; 2.063 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|rxInPointer[1]                             ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.077      ; 2.352      ;
; 2.063 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|rxInPointer[2]                             ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.077      ; 2.352      ;
; 2.063 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|rxInPointer[3]                             ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.077      ; 2.352      ;
; 2.063 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|rxInPointer[5]                             ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.077      ; 2.352      ;
; 2.318 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|i2c:i2cIF|state.s_data       ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|i2c:i2cIF|w_go                                               ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.082      ; 2.612      ;
; 2.515 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|i2c:eepi2cIF|state.s_data    ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|i2c:eepi2cIF|w_go                                            ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.098      ; 2.825      ;
; 2.676 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                       ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r10Upper|q[13]                        ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.640      ; 3.528      ;
; 2.676 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                       ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r10Upper|q[5]                         ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.640      ; 3.528      ;
; 2.678 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                       ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32_Load124:peripheralAddress|Pre_Q[13] ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.648      ; 3.538      ;
; 2.678 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                       ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32_Load124:peripheralAddress|Pre_Q[14] ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.648      ; 3.538      ;
; 2.678 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                       ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32_Load124:peripheralAddress|Pre_Q[12] ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.648      ; 3.538      ;
; 2.678 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                       ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32_Load124:peripheralAddress|Pre_Q[11] ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.648      ; 3.538      ;
; 2.679 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                       ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32_Load124:dataRamAddress|Pre_Q[1]     ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.648      ; 3.539      ;
; 2.679 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                       ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32_Load124:dataRamAddress|Pre_Q[0]     ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.648      ; 3.539      ;
; 2.681 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                       ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r14Upper|q[15]                        ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.644      ; 3.537      ;
; 2.681 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                       ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r14Upper|q[12]                        ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.644      ; 3.537      ;
; 2.683 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                       ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r13Upper|q[9]                         ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.647      ; 3.542      ;
; 2.683 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                       ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r13Upper|q[7]                         ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.647      ; 3.542      ;
; 2.685 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                       ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r9Lower|q[5]                          ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.646      ; 3.543      ;
; 2.685 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                       ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r9Lower|q[4]                          ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.646      ; 3.543      ;
; 2.685 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                       ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r9Lower|q[13]                         ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.646      ; 3.543      ;
; 2.685 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                       ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r9Lower|q[11]                         ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.646      ; 3.543      ;
; 2.685 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                       ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r9Lower|q[9]                          ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.646      ; 3.543      ;
; 2.691 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                       ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32_Load124:dataRamAddress|Pre_Q[31]    ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.636      ; 3.539      ;
; 2.691 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                       ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32_Load124:dataRamAddress|Pre_Q[30]    ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.636      ; 3.539      ;
; 2.691 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                       ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32_Load124:dataRamAddress|Pre_Q[29]    ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.636      ; 3.539      ;
; 2.691 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                       ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32_Load124:dataRamAddress|Pre_Q[28]    ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.636      ; 3.539      ;
; 2.691 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                       ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32_Load124:dataRamAddress|Pre_Q[25]    ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.636      ; 3.539      ;
; 2.691 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                       ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32_Load124:dataRamAddress|Pre_Q[22]    ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.636      ; 3.539      ;
; 2.691 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                       ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32_Load124:dataRamAddress|Pre_Q[21]    ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.636      ; 3.539      ;
; 2.691 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                       ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32_Load124:dataRamAddress|Pre_Q[20]    ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.636      ; 3.539      ;
; 2.691 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                       ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32_Load124:dataRamAddress|Pre_Q[19]    ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.636      ; 3.539      ;
; 2.691 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                       ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32_Load124:dataRamAddress|Pre_Q[12]    ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.636      ; 3.539      ;
; 2.691 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                       ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32_Load124:dataRamAddress|Pre_Q[8]     ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.636      ; 3.539      ;
; 2.695 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                       ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32_Load124:peripheralAddress|Pre_Q[29] ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.639      ; 3.546      ;
; 2.695 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                       ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32_Load124:peripheralAddress|Pre_Q[28] ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.639      ; 3.546      ;
; 2.695 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                       ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32_Load124:peripheralAddress|Pre_Q[26] ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.639      ; 3.546      ;
; 2.695 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                       ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32_Load124:peripheralAddress|Pre_Q[25] ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.639      ; 3.546      ;
; 2.695 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                       ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32_Load124:peripheralAddress|Pre_Q[23] ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.639      ; 3.546      ;
; 2.695 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                       ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32_Load124:peripheralAddress|Pre_Q[22] ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.639      ; 3.546      ;
; 2.695 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                       ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32_Load124:peripheralAddress|Pre_Q[20] ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.639      ; 3.546      ;
; 2.695 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                       ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32_Load124:peripheralAddress|Pre_Q[19] ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.639      ; 3.546      ;
; 2.708 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                       ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r10Upper|q[14]                        ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.619      ; 3.539      ;
; 2.708 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                       ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r10Upper|q[12]                        ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.619      ; 3.539      ;
; 2.708 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                       ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r10Upper|q[10]                        ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.619      ; 3.539      ;
; 2.708 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                       ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r10Upper|q[8]                         ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.619      ; 3.539      ;
; 2.708 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                       ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r10Upper|q[6]                         ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.619      ; 3.539      ;
; 2.708 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                       ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r10Upper|q[4]                         ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.619      ; 3.539      ;
; 2.708 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                       ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r10Upper|q[2]                         ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.619      ; 3.539      ;
; 2.708 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                       ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r10Upper|q[0]                         ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.619      ; 3.539      ;
; 2.710 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                       ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r8Upper|q[14]                         ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.619      ; 3.541      ;
; 2.710 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                       ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r8Upper|q[12]                         ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.619      ; 3.541      ;
; 2.710 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                       ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r8Upper|q[10]                         ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.619      ; 3.541      ;
; 2.710 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                       ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r8Upper|q[8]                          ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.619      ; 3.541      ;
; 2.710 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                       ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r8Upper|q[6]                          ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.619      ; 3.541      ;
; 2.710 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                       ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r8Upper|q[4]                          ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.619      ; 3.541      ;
; 2.710 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                       ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r8Upper|q[2]                          ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.619      ; 3.541      ;
; 2.711 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                       ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r8Lower|q[15]                         ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.619      ; 3.542      ;
; 2.713 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                       ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r8Lower|q[1]                          ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.617      ; 3.542      ;
; 2.713 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                       ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r8Lower|q[6]                          ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.617      ; 3.542      ;
; 2.713 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                       ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r8Lower|q[5]                          ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.622      ; 3.547      ;
; 2.713 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                       ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r8Lower|q[4]                          ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.617      ; 3.542      ;
; 2.713 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                       ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r8Lower|q[2]                          ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.617      ; 3.542      ;
; 2.713 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                       ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r9Lower|q[2]                          ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.618      ; 3.543      ;
; 2.713 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                       ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r8Lower|q[12]                         ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.617      ; 3.542      ;
; 2.713 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                       ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r8Lower|q[10]                         ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.617      ; 3.542      ;
; 2.713 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                       ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r8Lower|q[8]                          ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.617      ; 3.542      ;
; 2.716 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                       ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32_Load124:peripheralAddress|Pre_Q[15] ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.617      ; 3.545      ;
; 2.717 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                       ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r10Lower|q[15]                        ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.602      ; 3.531      ;
; 2.718 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                       ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r9Upper|q[13]                         ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.598      ; 3.528      ;
; 2.718 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                       ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r9Upper|q[9]                          ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.598      ; 3.528      ;
+-------+----------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 3
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 36.091 ns




+--------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                  ;
+-----------+-----------------+-------------------------------------------------------------------------------+------+
; Fmax      ; Restricted Fmax ; Clock Name                                                                    ; Note ;
+-----------+-----------------+-------------------------------------------------------------------------------+------+
; 45.93 MHz ; 45.93 MHz       ; i_CLOCK_50                                                                    ;      ;
; 74.75 MHz ; 74.75 MHz       ; altera_reserved_tck                                                           ;      ;
; 84.66 MHz ; 84.66 MHz       ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ;      ;
+-----------+-----------------+-------------------------------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                                                     ;
+-------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                         ; Slack  ; End Point TNS ;
+-------------------------------------------------------------------------------+--------+---------------+
; i_CLOCK_50                                                                    ; -1.773 ; -116.847      ;
; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 3.572  ; 0.000         ;
; altera_reserved_tck                                                           ; 43.311 ; 0.000         ;
+-------------------------------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                                                     ;
+-------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                         ; Slack ; End Point TNS ;
+-------------------------------------------------------------------------------+-------+---------------+
; i_CLOCK_50                                                                    ; 0.402 ; 0.000         ;
; altera_reserved_tck                                                           ; 0.403 ; 0.000         ;
; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.418 ; 0.000         ;
+-------------------------------------------------------------------------------+-------+---------------+


+----------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary        ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; i_CLOCK_50          ; 15.009 ; 0.000         ;
; altera_reserved_tck ; 96.932 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Slow 1200mV 0C Model Removal Summary        ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 1.097 ; 0.000         ;
; i_CLOCK_50          ; 1.263 ; 0.000         ;
+---------------------+-------+---------------+


+--------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                                                       ;
+-------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                         ; Slack  ; End Point TNS ;
+-------------------------------------------------------------------------------+--------+---------------+
; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 7.390  ; 0.000         ;
; i_CLOCK_50                                                                    ; 9.360  ; 0.000         ;
; altera_reserved_tck                                                           ; 49.265 ; 0.000         ;
+-------------------------------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'i_CLOCK_50'                                                                                                                                                                                                                                                                                                                                                ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                       ; To Node                                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.773 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_32K:\GEN_32KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_b214:auto_generated|ram_block1a13~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_32:conditionCodeRegister|q[2]            ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.018     ; 21.757     ;
; -1.713 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_32K:\GEN_32KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_b214:auto_generated|ram_block1a13~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter|Pre_Q[28]            ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.450     ; 21.265     ;
; -1.676 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_32K:\GEN_32KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_b214:auto_generated|ram_block1a16~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_32:conditionCodeRegister|q[2]            ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; 0.005      ; 21.683     ;
; -1.671 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_32K:\GEN_32KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_b214:auto_generated|ram_block1a12~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_32:conditionCodeRegister|q[2]            ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.018     ; 21.655     ;
; -1.668 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_32K:\GEN_32KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_b214:auto_generated|ram_block1a13~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32_Load124:peripheralAddress|Pre_Q[31] ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.045     ; 21.625     ;
; -1.616 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_32K:\GEN_32KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_b214:auto_generated|ram_block1a16~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter|Pre_Q[28]            ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.427     ; 21.191     ;
; -1.611 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_32K:\GEN_32KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_b214:auto_generated|ram_block1a12~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter|Pre_Q[28]            ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.450     ; 21.163     ;
; -1.599 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_32K:\GEN_32KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_b214:auto_generated|ram_block1a16~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32_Load124:peripheralAddress|Pre_Q[23] ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; 0.075      ; 21.676     ;
; -1.587 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_32K:\GEN_32KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_b214:auto_generated|ram_block1a13~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32_Load124:peripheralAddress|Pre_Q[23] ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; 0.052      ; 21.641     ;
; -1.571 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_32K:\GEN_32KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_b214:auto_generated|ram_block1a16~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32_Load124:peripheralAddress|Pre_Q[31] ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.022     ; 21.551     ;
; -1.566 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_32K:\GEN_32KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_b214:auto_generated|ram_block1a12~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32_Load124:peripheralAddress|Pre_Q[31] ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.045     ; 21.523     ;
; -1.527 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_32K:\GEN_32KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_b214:auto_generated|ram_block1a17~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32_Load124:peripheralAddress|Pre_Q[23] ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; 0.061      ; 21.590     ;
; -1.522 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_32K:\GEN_32KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_b214:auto_generated|ram_block1a17~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_32:conditionCodeRegister|q[2]            ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.009     ; 21.515     ;
; -1.495 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_32K:\GEN_32KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_b214:auto_generated|ram_block1a13~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r12Upper|q[14]                        ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.020     ; 21.477     ;
; -1.485 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_32K:\GEN_32KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_b214:auto_generated|ram_block1a12~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32_Load124:peripheralAddress|Pre_Q[23] ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; 0.052      ; 21.539     ;
; -1.462 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_32K:\GEN_32KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_b214:auto_generated|ram_block1a17~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter|Pre_Q[28]            ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.441     ; 21.023     ;
; -1.447 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_32K:\GEN_32KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_b214:auto_generated|ram_block1a13~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r13Upper|q[14]                        ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; 0.029      ; 21.478     ;
; -1.417 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_32K:\GEN_32KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_b214:auto_generated|ram_block1a13~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r9Upper|q[14]                         ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.010     ; 21.409     ;
; -1.417 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_32K:\GEN_32KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_b214:auto_generated|ram_block1a17~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32_Load124:peripheralAddress|Pre_Q[31] ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.036     ; 21.383     ;
; -1.409 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_32K:\GEN_32KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_b214:auto_generated|ram_block1a16~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32_Load124:dataRamAddress|Pre_Q[23]    ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; 0.018      ; 21.429     ;
; -1.398 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_32K:\GEN_32KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_b214:auto_generated|ram_block1a16~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r12Upper|q[14]                        ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; 0.003      ; 21.403     ;
; -1.397 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_32K:\GEN_32KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_b214:auto_generated|ram_block1a13~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_32:conditionCodeRegister|q[0]            ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.018     ; 21.381     ;
; -1.397 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_32K:\GEN_32KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_b214:auto_generated|ram_block1a13~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32_Load124:dataRamAddress|Pre_Q[23]    ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.005     ; 21.394     ;
; -1.396 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_32K:\GEN_32KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_b214:auto_generated|ram_block1a13~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_32:conditionCodeRegister|q[1]            ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.018     ; 21.380     ;
; -1.393 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_32K:\GEN_32KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_b214:auto_generated|ram_block1a12~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r12Upper|q[14]                        ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.020     ; 21.375     ;
; -1.388 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_32K:\GEN_32KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_b214:auto_generated|ram_block1a13~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r11Upper|q[14]                        ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.014     ; 21.376     ;
; -1.378 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_32K:\GEN_32KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_b214:auto_generated|ram_block1a13~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r10Upper|q[14]                        ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; 0.032      ; 21.412     ;
; -1.368 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_32K:\GEN_32KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_b214:auto_generated|ram_block1a13~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter|Pre_Q[31]            ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.050     ; 21.320     ;
; -1.350 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_32K:\GEN_32KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_b214:auto_generated|ram_block1a16~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r13Upper|q[14]                        ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; 0.052      ; 21.404     ;
; -1.345 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_32K:\GEN_32KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_b214:auto_generated|ram_block1a12~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r13Upper|q[14]                        ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; 0.029      ; 21.376     ;
; -1.342 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_32K:\GEN_32KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_b214:auto_generated|ram_block1a13~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r8Upper|q[14]                         ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; 0.032      ; 21.376     ;
; -1.337 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_32K:\GEN_32KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_b214:auto_generated|ram_block1a17~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32_Load124:dataRamAddress|Pre_Q[23]    ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; 0.004      ; 21.343     ;
; -1.320 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_32K:\GEN_32KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_b214:auto_generated|ram_block1a16~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r9Upper|q[14]                         ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; 0.013      ; 21.335     ;
; -1.315 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_32K:\GEN_32KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_b214:auto_generated|ram_block1a12~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r9Upper|q[14]                         ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.010     ; 21.307     ;
; -1.311 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_32K:\GEN_32KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_b214:auto_generated|ram_block1a16~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r12Upper|q[7]                         ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.004     ; 21.309     ;
; -1.310 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_32K:\GEN_32KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_b214:auto_generated|ram_block1a13~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32_Load124:peripheralAddress|Pre_Q[28] ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; 0.052      ; 21.364     ;
; -1.302 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_32K:\GEN_32KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_b214:auto_generated|ram_block1a13~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_32:conditionCodeRegister|q[4]            ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; 0.002      ; 21.306     ;
; -1.300 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_32K:\GEN_32KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_b214:auto_generated|ram_block1a16~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_32:conditionCodeRegister|q[0]            ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; 0.005      ; 21.307     ;
; -1.299 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_32K:\GEN_32KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_b214:auto_generated|ram_block1a16~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_32:conditionCodeRegister|q[1]            ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; 0.005      ; 21.306     ;
; -1.299 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_32K:\GEN_32KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_b214:auto_generated|ram_block1a13~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r12Upper|q[7]                         ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.027     ; 21.274     ;
; -1.298 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_32K:\GEN_32KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_b214:auto_generated|ram_block1a13~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32_Load124:dataRamAddress|Pre_Q[30]    ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; 0.047      ; 21.347     ;
; -1.295 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_32K:\GEN_32KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_b214:auto_generated|ram_block1a12~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_32:conditionCodeRegister|q[0]            ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.018     ; 21.279     ;
; -1.295 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_32K:\GEN_32KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_b214:auto_generated|ram_block1a12~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32_Load124:dataRamAddress|Pre_Q[23]    ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.005     ; 21.292     ;
; -1.294 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_32K:\GEN_32KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_b214:auto_generated|ram_block1a12~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_32:conditionCodeRegister|q[1]            ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.018     ; 21.278     ;
; -1.291 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_32K:\GEN_32KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_b214:auto_generated|ram_block1a16~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r11Upper|q[14]                        ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; 0.009      ; 21.302     ;
; -1.286 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_32K:\GEN_32KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_b214:auto_generated|ram_block1a12~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r11Upper|q[14]                        ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.014     ; 21.274     ;
; -1.281 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_32K:\GEN_32KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_b214:auto_generated|ram_block1a16~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r10Upper|q[14]                        ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; 0.055      ; 21.338     ;
; -1.276 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_32K:\GEN_32KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_b214:auto_generated|ram_block1a13~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r11Upper|q[15]                        ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.022     ; 21.256     ;
; -1.276 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_32K:\GEN_32KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_b214:auto_generated|ram_block1a12~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r10Upper|q[14]                        ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; 0.032      ; 21.310     ;
; -1.271 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_32K:\GEN_32KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_b214:auto_generated|ram_block1a16~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter|Pre_Q[31]            ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.027     ; 21.246     ;
; -1.269 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_32K:\GEN_32KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_b214:auto_generated|ram_block1a16~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r14Upper|q[7]                         ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; 0.038      ; 21.309     ;
; -1.269 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_32K:\GEN_32KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_b214:auto_generated|ram_block1a13~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r9Upper|q[12]                         ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.010     ; 21.261     ;
; -1.266 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_32K:\GEN_32KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_b214:auto_generated|ram_block1a12~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter|Pre_Q[31]            ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.050     ; 21.218     ;
; -1.257 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_32K:\GEN_32KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_b214:auto_generated|ram_block1a13~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r14Upper|q[7]                         ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; 0.015      ; 21.274     ;
; -1.245 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_32K:\GEN_32KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_b214:auto_generated|ram_block1a16~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r8Upper|q[14]                         ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; 0.055      ; 21.302     ;
; -1.244 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_32K:\GEN_32KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_b214:auto_generated|ram_block1a17~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r12Upper|q[14]                        ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.011     ; 21.235     ;
; -1.240 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_32K:\GEN_32KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_b214:auto_generated|ram_block1a12~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r8Upper|q[14]                         ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; 0.032      ; 21.274     ;
; -1.239 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_32K:\GEN_32KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_b214:auto_generated|ram_block1a17~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r12Upper|q[7]                         ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.018     ; 21.223     ;
; -1.236 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_32K:\GEN_32KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_b214:auto_generated|ram_block1a13~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r8Upper|q[15]                         ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; 0.019      ; 21.257     ;
; -1.229 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_32K:\GEN_32KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_b214:auto_generated|ram_block1a13~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r10Upper|q[12]                        ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; 0.032      ; 21.263     ;
; -1.226 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_32K:\GEN_32KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_b214:auto_generated|ram_block1a16~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r10Upper|q[7]                         ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; 0.001      ; 21.229     ;
; -1.225 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_32K:\GEN_32KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_b214:auto_generated|ram_block1a13~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r12Upper|q[12]                        ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.017     ; 21.210     ;
; -1.214 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_32K:\GEN_32KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_b214:auto_generated|ram_block1a13~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r10Upper|q[7]                         ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.022     ; 21.194     ;
; -1.213 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_32K:\GEN_32KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_b214:auto_generated|ram_block1a16~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32_Load124:peripheralAddress|Pre_Q[28] ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; 0.075      ; 21.290     ;
; -1.212 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_32K:\GEN_32KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_b214:auto_generated|ram_block1a13~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32:stackAddress|Pre_Q[28]              ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.036     ; 21.178     ;
; -1.212 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_32K:\GEN_32KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_b214:auto_generated|ram_block1a13~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32_Load124:peripheralAddress|Pre_Q[30] ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; 0.029      ; 21.243     ;
; -1.208 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_32K:\GEN_32KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_b214:auto_generated|ram_block1a12~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32_Load124:peripheralAddress|Pre_Q[28] ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; 0.052      ; 21.262     ;
; -1.205 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_32K:\GEN_32KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_b214:auto_generated|ram_block1a16~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_32:conditionCodeRegister|q[4]            ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; 0.025      ; 21.232     ;
; -1.201 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_32K:\GEN_32KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_b214:auto_generated|ram_block1a16~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32_Load124:dataRamAddress|Pre_Q[30]    ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; 0.070      ; 21.273     ;
; -1.200 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_32K:\GEN_32KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_b214:auto_generated|ram_block1a12~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_32:conditionCodeRegister|q[4]            ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; 0.002      ; 21.204     ;
; -1.197 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_32K:\GEN_32KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_b214:auto_generated|ram_block1a17~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r14Upper|q[7]                         ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; 0.024      ; 21.223     ;
; -1.197 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_32K:\GEN_32KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_b214:auto_generated|ram_block1a12~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r12Upper|q[7]                         ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.027     ; 21.172     ;
; -1.196 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_32K:\GEN_32KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_b214:auto_generated|ram_block1a17~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r13Upper|q[14]                        ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; 0.038      ; 21.236     ;
; -1.196 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_32K:\GEN_32KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_b214:auto_generated|ram_block1a12~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32_Load124:dataRamAddress|Pre_Q[30]    ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; 0.047      ; 21.245     ;
; -1.188 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_32K:\GEN_32KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_b214:auto_generated|ram_block1a13~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r13Upper|q[12]                        ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; 0.020      ; 21.210     ;
; -1.181 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_32K:\GEN_32KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_b214:auto_generated|ram_block1a16~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter|Pre_Q[19]            ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.427     ; 20.756     ;
; -1.179 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_32K:\GEN_32KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_b214:auto_generated|ram_block1a13~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter|Pre_Q[29]            ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.450     ; 20.731     ;
; -1.179 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_32K:\GEN_32KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_b214:auto_generated|ram_block1a16~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r11Upper|q[15]                        ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; 0.001      ; 21.182     ;
; -1.174 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_32K:\GEN_32KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_b214:auto_generated|ram_block1a12~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r11Upper|q[15]                        ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.022     ; 21.154     ;
; -1.172 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_32K:\GEN_32KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_b214:auto_generated|ram_block1a16~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r9Upper|q[12]                         ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; 0.013      ; 21.187     ;
; -1.169 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_32K:\GEN_32KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_b214:auto_generated|ram_block1a13~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter|Pre_Q[19]            ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.450     ; 20.721     ;
; -1.167 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_32K:\GEN_32KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_b214:auto_generated|ram_block1a12~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r9Upper|q[12]                         ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.010     ; 21.159     ;
; -1.166 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_32K:\GEN_32KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_b214:auto_generated|ram_block1a17~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r9Upper|q[14]                         ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.001     ; 21.167     ;
; -1.161 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_32K:\GEN_32KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_b214:auto_generated|ram_block1a16~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32:stackAddress|Pre_Q[23]              ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.013     ; 21.150     ;
; -1.155 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_32K:\GEN_32KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_b214:auto_generated|ram_block1a12~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r14Upper|q[7]                         ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; 0.015      ; 21.172     ;
; -1.154 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_32K:\GEN_32KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_b214:auto_generated|ram_block1a16~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r9Upper|q[7]                          ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; 0.042      ; 21.198     ;
; -1.154 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_32K:\GEN_32KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_b214:auto_generated|ram_block1a17~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r10Upper|q[7]                         ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.013     ; 21.143     ;
; -1.152 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_32K:\GEN_32KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_b214:auto_generated|ram_block1a16~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r8Upper|q[7]                          ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; 0.042      ; 21.196     ;
; -1.149 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_32K:\GEN_32KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_b214:auto_generated|ram_block1a13~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32:stackAddress|Pre_Q[23]              ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.036     ; 21.115     ;
; -1.146 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_32K:\GEN_32KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_b214:auto_generated|ram_block1a17~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_32:conditionCodeRegister|q[0]            ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.009     ; 21.139     ;
; -1.145 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_32K:\GEN_32KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_b214:auto_generated|ram_block1a17~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_32:conditionCodeRegister|q[1]            ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.009     ; 21.138     ;
; -1.142 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_32K:\GEN_32KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_b214:auto_generated|ram_block1a13~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r9Upper|q[7]                          ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; 0.019      ; 21.163     ;
; -1.140 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_32K:\GEN_32KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_b214:auto_generated|ram_block1a15~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_32:conditionCodeRegister|q[2]            ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.003     ; 21.139     ;
; -1.140 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_32K:\GEN_32KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_b214:auto_generated|ram_block1a13~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r8Upper|q[7]                          ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; 0.019      ; 21.161     ;
; -1.139 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_32K:\GEN_32KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_b214:auto_generated|ram_block1a16~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r8Upper|q[15]                         ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; 0.042      ; 21.183     ;
; -1.137 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_32K:\GEN_32KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_b214:auto_generated|ram_block1a17~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r11Upper|q[14]                        ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.005     ; 21.134     ;
; -1.134 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_32K:\GEN_32KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_b214:auto_generated|ram_block1a12~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r8Upper|q[15]                         ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; 0.019      ; 21.155     ;
; -1.132 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_32K:\GEN_32KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_b214:auto_generated|ram_block1a16~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r10Upper|q[12]                        ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; 0.055      ; 21.189     ;
; -1.128 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_32K:\GEN_32KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_b214:auto_generated|ram_block1a16~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r12Upper|q[12]                        ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; 0.006      ; 21.136     ;
; -1.127 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_32K:\GEN_32KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_b214:auto_generated|ram_block1a17~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r10Upper|q[14]                        ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; 0.041      ; 21.170     ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                             ; To Node                                                                                                                     ; Launch Clock                                                                  ; Latch Clock                                                                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+--------------+------------+------------+
; 3.572  ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a0~portb_address_reg0 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|video            ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.346     ; 11.468     ;
; 4.030  ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a3~portb_address_reg0 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|video            ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.347     ; 11.009     ;
; 5.096  ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[1]                                                                              ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|video            ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.080     ; 10.210     ;
; 5.268  ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[2]                                                                              ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|video            ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.080     ; 10.038     ;
; 5.434  ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[1]                                                                              ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|video            ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.076     ; 9.876      ;
; 5.614  ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[0]                                                                              ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|video            ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.080     ; 9.692      ;
; 5.774  ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[2]                                                                              ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|video            ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.076     ; 9.536      ;
; 6.312  ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[3]                                                                              ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|video            ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.076     ; 8.998      ;
; 11.122 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[7]                                                                           ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|video            ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.081     ; 4.183      ;
; 11.140 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[4]                                                                           ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|video            ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.081     ; 4.165      ;
; 11.309 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[3]                                                                           ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|video            ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.081     ; 3.996      ;
; 11.424 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[6]                                                                           ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|video            ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.081     ; 3.881      ;
; 11.504 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[9]                                                                              ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[7]    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.067     ; 3.815      ;
; 11.504 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[9]                                                                              ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[6]    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.067     ; 3.815      ;
; 11.504 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[9]                                                                              ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[5]    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.067     ; 3.815      ;
; 11.504 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[9]                                                                              ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[4]    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.067     ; 3.815      ;
; 11.504 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[9]                                                                              ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[3]    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.067     ; 3.815      ;
; 11.504 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[9]                                                                              ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[2]    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.067     ; 3.815      ;
; 11.504 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[9]                                                                              ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[1]    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.067     ; 3.815      ;
; 11.504 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[9]                                                                              ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[0]    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.067     ; 3.815      ;
; 11.526 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[8]                                                                              ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[7]    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.067     ; 3.793      ;
; 11.526 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[8]                                                                              ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[6]    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.067     ; 3.793      ;
; 11.526 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[8]                                                                              ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[5]    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.067     ; 3.793      ;
; 11.526 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[8]                                                                              ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[4]    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.067     ; 3.793      ;
; 11.526 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[8]                                                                              ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[3]    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.067     ; 3.793      ;
; 11.526 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[8]                                                                              ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[2]    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.067     ; 3.793      ;
; 11.526 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[8]                                                                              ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[1]    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.067     ; 3.793      ;
; 11.526 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[8]                                                                              ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[0]    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.067     ; 3.793      ;
; 11.654 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[1]                                                                           ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|video            ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.081     ; 3.651      ;
; 11.714 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[10]                                                                             ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[7]    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.067     ; 3.605      ;
; 11.714 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[10]                                                                             ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[6]    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.067     ; 3.605      ;
; 11.714 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[10]                                                                             ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[5]    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.067     ; 3.605      ;
; 11.714 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[10]                                                                             ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[4]    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.067     ; 3.605      ;
; 11.714 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[10]                                                                             ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[3]    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.067     ; 3.605      ;
; 11.714 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[10]                                                                             ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[2]    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.067     ; 3.605      ;
; 11.714 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[10]                                                                             ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[1]    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.067     ; 3.605      ;
; 11.714 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[10]                                                                             ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[0]    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.067     ; 3.605      ;
; 11.720 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[7]                                                                              ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[7]    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.067     ; 3.599      ;
; 11.720 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[7]                                                                              ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[6]    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.067     ; 3.599      ;
; 11.720 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[7]                                                                              ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[5]    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.067     ; 3.599      ;
; 11.720 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[7]                                                                              ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[4]    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.067     ; 3.599      ;
; 11.720 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[7]                                                                              ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[3]    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.067     ; 3.599      ;
; 11.720 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[7]                                                                              ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[2]    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.067     ; 3.599      ;
; 11.720 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[7]                                                                              ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[1]    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.067     ; 3.599      ;
; 11.720 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[7]                                                                              ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[0]    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.067     ; 3.599      ;
; 11.857 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[6]                                                                              ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[7]    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.067     ; 3.462      ;
; 11.857 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[6]                                                                              ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[6]    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.067     ; 3.462      ;
; 11.857 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[6]                                                                              ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[5]    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.067     ; 3.462      ;
; 11.857 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[6]                                                                              ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[4]    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.067     ; 3.462      ;
; 11.857 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[6]                                                                              ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[3]    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.067     ; 3.462      ;
; 11.857 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[6]                                                                              ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[2]    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.067     ; 3.462      ;
; 11.857 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[6]                                                                              ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[1]    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.067     ; 3.462      ;
; 11.857 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[6]                                                                              ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[0]    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.067     ; 3.462      ;
; 11.955 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[5]                                                                           ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|video            ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.081     ; 3.350      ;
; 11.973 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[9]                                                                              ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[9] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.066     ; 3.347      ;
; 11.973 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[9]                                                                              ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[7] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.066     ; 3.347      ;
; 11.973 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[9]                                                                              ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.066     ; 3.347      ;
; 11.973 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[9]                                                                              ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[1] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.066     ; 3.347      ;
; 11.973 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[9]                                                                              ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[2] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.066     ; 3.347      ;
; 11.973 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[9]                                                                              ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[3] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.066     ; 3.347      ;
; 11.973 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[9]                                                                              ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[4] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.066     ; 3.347      ;
; 11.973 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[9]                                                                              ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[5] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.066     ; 3.347      ;
; 11.973 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[9]                                                                              ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[6] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.066     ; 3.347      ;
; 11.973 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[9]                                                                              ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[8] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.066     ; 3.347      ;
; 11.992 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[9]                                                                              ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|prescaleRow[0]   ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.067     ; 3.327      ;
; 11.992 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[9]                                                                              ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|prescaleRow[1]   ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.067     ; 3.327      ;
; 11.995 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[8]                                                                              ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[9] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.066     ; 3.325      ;
; 11.995 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[8]                                                                              ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[7] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.066     ; 3.325      ;
; 11.995 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[8]                                                                              ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.066     ; 3.325      ;
; 11.995 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[8]                                                                              ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[1] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.066     ; 3.325      ;
; 11.995 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[8]                                                                              ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[2] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.066     ; 3.325      ;
; 11.995 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[8]                                                                              ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[3] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.066     ; 3.325      ;
; 11.995 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[8]                                                                              ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[4] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.066     ; 3.325      ;
; 11.995 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[8]                                                                              ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[5] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.066     ; 3.325      ;
; 11.995 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[8]                                                                              ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[6] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.066     ; 3.325      ;
; 11.995 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[8]                                                                              ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[8] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.066     ; 3.325      ;
; 12.004 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[4]                                                                           ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[7]    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.072     ; 3.310      ;
; 12.004 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[4]                                                                           ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[6]    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.072     ; 3.310      ;
; 12.004 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[4]                                                                           ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[5]    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.072     ; 3.310      ;
; 12.004 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[4]                                                                           ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[4]    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.072     ; 3.310      ;
; 12.004 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[4]                                                                           ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[3]    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.072     ; 3.310      ;
; 12.004 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[4]                                                                           ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[2]    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.072     ; 3.310      ;
; 12.004 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[4]                                                                           ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[1]    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.072     ; 3.310      ;
; 12.004 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[4]                                                                           ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[0]    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.072     ; 3.310      ;
; 12.014 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[8]                                                                              ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|prescaleRow[0]   ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.067     ; 3.305      ;
; 12.014 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[8]                                                                              ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|prescaleRow[1]   ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.067     ; 3.305      ;
; 12.062 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[1]                                                                           ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[7]    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.072     ; 3.252      ;
; 12.062 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[1]                                                                           ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[6]    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.072     ; 3.252      ;
; 12.062 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[1]                                                                           ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[5]    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.072     ; 3.252      ;
; 12.062 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[1]                                                                           ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[4]    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.072     ; 3.252      ;
; 12.062 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[1]                                                                           ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[3]    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.072     ; 3.252      ;
; 12.062 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[1]                                                                           ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[2]    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.072     ; 3.252      ;
; 12.062 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[1]                                                                           ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[1]    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.072     ; 3.252      ;
; 12.062 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[1]                                                                           ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[0]    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.072     ; 3.252      ;
; 12.066 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[9]                                                                           ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|video            ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.081     ; 3.239      ;
; 12.180 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[3]                                                                           ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[7]    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.072     ; 3.134      ;
; 12.180 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[3]                                                                           ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[6]    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.072     ; 3.134      ;
; 12.180 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[3]                                                                           ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[5]    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.072     ; 3.134      ;
; 12.180 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[3]                                                                           ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[4]    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.072     ; 3.134      ;
; 12.180 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[3]                                                                           ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[3]    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.072     ; 3.134      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                              ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 43.311 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.365      ; 7.056      ;
; 43.429 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.371      ; 6.944      ;
; 43.434 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][2]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.365      ; 6.933      ;
; 43.495 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.371      ; 6.878      ;
; 43.940 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.372      ; 6.434      ;
; 43.940 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][5]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.365      ; 6.427      ;
; 43.948 ; R32V2020_top:R32V2020_top|BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.354      ; 6.408      ;
; 44.039 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.372      ; 6.335      ;
; 44.277 ; R32V2020_top:R32V2020_top|BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]                                                                                                                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.359      ; 6.084      ;
; 44.316 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.371      ; 6.057      ;
; 44.414 ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                                                                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.361      ; 5.949      ;
; 44.746 ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.364      ; 5.620      ;
; 44.813 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.365      ; 5.554      ;
; 44.909 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.369      ; 5.462      ;
; 44.963 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][5]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.372      ; 5.411      ;
; 45.070 ; R32V2020_top:R32V2020_top|BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.368      ; 5.300      ;
; 45.139 ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]                                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.367      ; 5.230      ;
; 45.188 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.371      ; 5.185      ;
; 45.235 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.372      ; 5.139      ;
; 45.328 ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.367      ; 5.041      ;
; 45.596 ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                                                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.367      ; 4.773      ;
; 45.686 ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[0]                                                                                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.368      ; 4.684      ;
; 45.816 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.366      ; 4.552      ;
; 46.000 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.363      ; 4.365      ;
; 46.124 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.366      ; 4.244      ;
; 46.124 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.363      ; 4.241      ;
; 46.210 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.362      ; 4.154      ;
; 46.289 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.362      ; 4.075      ;
; 46.726 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.369      ; 3.645      ;
; 46.746 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[1]          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.369      ; 3.625      ;
; 46.857 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.369      ; 3.514      ;
; 46.951 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.361      ; 3.412      ;
; 46.998 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0]          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.369      ; 3.373      ;
; 47.314 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.361      ; 3.049      ;
; 48.263 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.363      ; 2.102      ;
; 48.481 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.362      ; 1.883      ;
; 92.293 ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                       ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[18]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 7.631      ;
; 92.293 ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                       ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[16]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 7.631      ;
; 92.293 ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                       ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[17]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 7.631      ;
; 92.295 ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                       ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[18]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 7.629      ;
; 92.295 ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                       ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[16]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 7.629      ;
; 92.295 ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                       ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[17]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 7.629      ;
; 92.354 ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                       ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[18]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 7.570      ;
; 92.354 ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                       ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[16]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 7.570      ;
; 92.354 ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                       ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[17]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 7.570      ;
; 92.521 ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                       ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[18]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 7.403      ;
; 92.521 ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                       ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[16]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 7.403      ;
; 92.521 ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                       ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[17]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 7.403      ;
; 92.668 ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                       ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 7.254      ;
; 92.668 ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                       ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 7.254      ;
; 92.668 ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                       ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[8]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 7.254      ;
; 92.668 ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                       ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[9]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 7.254      ;
; 92.668 ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                       ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[15]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 7.254      ;
; 92.668 ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                       ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[11]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 7.254      ;
; 92.668 ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                       ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[12]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 7.254      ;
; 92.668 ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                       ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[14]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 7.254      ;
; 92.668 ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                       ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[13]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 7.254      ;
; 92.668 ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                       ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[10]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 7.254      ;
; 92.668 ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                       ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 7.254      ;
; 92.668 ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                       ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 7.254      ;
; 92.670 ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                       ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 7.252      ;
; 92.670 ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                       ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 7.252      ;
; 92.670 ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                       ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[8]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 7.252      ;
; 92.670 ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                       ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[9]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 7.252      ;
; 92.670 ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                       ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[15]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 7.252      ;
; 92.670 ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                       ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[11]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 7.252      ;
; 92.670 ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                       ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[12]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 7.252      ;
; 92.670 ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                       ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[14]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 7.252      ;
; 92.670 ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                       ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[13]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 7.252      ;
; 92.670 ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                       ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[10]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 7.252      ;
; 92.670 ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                       ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 7.252      ;
; 92.670 ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                       ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 7.252      ;
; 92.729 ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                       ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 7.193      ;
; 92.729 ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                       ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 7.193      ;
; 92.729 ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                       ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[8]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 7.193      ;
; 92.729 ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                       ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[9]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 7.193      ;
; 92.729 ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                       ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[15]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 7.193      ;
; 92.729 ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                       ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[11]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 7.193      ;
; 92.729 ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                       ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[12]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 7.193      ;
; 92.729 ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                       ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[14]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 7.193      ;
; 92.729 ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                       ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[13]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 7.193      ;
; 92.729 ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                       ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[10]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 7.193      ;
; 92.729 ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                       ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 7.193      ;
; 92.729 ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                       ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 7.193      ;
; 92.896 ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                       ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 7.026      ;
; 92.896 ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                       ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 7.026      ;
; 92.896 ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                       ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[8]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 7.026      ;
; 92.896 ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                       ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[9]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 7.026      ;
; 92.896 ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                       ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[15]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 7.026      ;
; 92.896 ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                       ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[11]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 7.026      ;
; 92.896 ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                       ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[12]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 7.026      ;
; 92.896 ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                       ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[14]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 7.026      ;
; 92.896 ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                       ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[13]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 7.026      ;
; 92.896 ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                       ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[10]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 7.026      ;
; 92.896 ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                       ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 7.026      ;
; 92.896 ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                       ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 7.026      ;
; 93.072 ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                       ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[18]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 6.852      ;
; 93.072 ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                       ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[16]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 6.852      ;
; 93.072 ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                       ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[17]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 6.852      ;
; 93.247 ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                       ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[19]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 6.681      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'i_CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                               ; To Node                                                                                                                                                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.402 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|led_on_count[0]                                                                                   ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|led_on_count[0]                                                                                   ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Wrap_Keyboard:kbdWrap|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[8]  ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Wrap_Keyboard:kbdWrap|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[8]  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Wrap_Keyboard:kbdWrap|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[4]  ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Wrap_Keyboard:kbdWrap|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[4]  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|state.receive_byte                                                                                ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|state.receive_byte                                                                                ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|state.read_block_data                                                                             ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|state.read_block_data                                                                             ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|i2c:eepi2cIF|w_ack                                                                                                            ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|i2c:eepi2cIF|w_ack                                                                                                            ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|i2c:i2cIF|w_nbit[1]                                                                                                           ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|i2c:i2cIF|w_nbit[1]                                                                                                           ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|i2c:i2cIF|w_nbit[2]                                                                                                           ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|i2c:i2cIF|w_nbit[2]                                                                                                           ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|i2c:i2cIF|w_phase[1]                                                                                                          ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|i2c:i2cIF|w_phase[1]                                                                                                          ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|i2c:eepi2cIF|w_sda                                                                                                            ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|i2c:eepi2cIF|w_sda                                                                                                            ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|i2c:eepi2cIF|w_rw_bit                                                                                                         ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|i2c:eepi2cIF|w_rw_bit                                                                                                         ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|i2c:eepi2cIF|w_rw_flag                                                                                                        ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|i2c:eepi2cIF|w_rw_flag                                                                                                        ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|i2c:eepi2cIF|w_nbit[0]                                                                                                        ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|i2c:eepi2cIF|w_nbit[0]                                                                                                        ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|i2c:eepi2cIF|w_nbit[2]                                                                                                        ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|i2c:eepi2cIF|w_nbit[2]                                                                                                        ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|i2c:eepi2cIF|w_nbit[1]                                                                                                        ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|i2c:eepi2cIF|w_nbit[1]                                                                                                        ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|i2c:eepi2cIF|w_phase[1]                                                                                                       ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|i2c:eepi2cIF|w_phase[1]                                                                                                       ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|rxBitCount[3]                                                                                               ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|rxBitCount[3]                                                                                               ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|rxBitCount[2]                                                                                               ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|rxBitCount[2]                                                                                               ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|rxBitCount[1]                                                                                               ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|rxBitCount[1]                                                                                               ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Timer_Unit:timers|q_MicrosecondCounter[0]                                                                                     ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Timer_Unit:timers|q_MicrosecondCounter[0]                                                                                     ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.072      ; 0.669      ;
; 0.403 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|cmd_out[47]                                                                                       ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|cmd_out[47]                                                                                       ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|txBuffer[7]                                                                                                 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|txBuffer[7]                                                                                                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|cmd_out[38]                                                                                       ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|cmd_out[38]                                                                                       ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|cmd_out[7]                                                                                        ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|cmd_out[7]                                                                                        ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|txByteSent                                                                                                  ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|txByteSent                                                                                                  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|txBitCount[0]                                                                                               ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|txBitCount[0]                                                                                               ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|txBitCount[1]                                                                                               ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|txBitCount[1]                                                                                               ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|txBitCount[2]                                                                                               ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|txBitCount[2]                                                                                               ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|txBitCount[3]                                                                                               ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|txBitCount[3]                                                                                               ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Wrap_Keyboard:kbdWrap|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[0] ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Wrap_Keyboard:kbdWrap|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[0] ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Wrap_Keyboard:kbdWrap|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[1] ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Wrap_Keyboard:kbdWrap|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[1] ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Wrap_Keyboard:kbdWrap|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[2] ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Wrap_Keyboard:kbdWrap|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[2] ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Wrap_Keyboard:kbdWrap|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[3] ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Wrap_Keyboard:kbdWrap|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[3] ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Wrap_Keyboard:kbdWrap|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[5] ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Wrap_Keyboard:kbdWrap|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[5] ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Wrap_Keyboard:kbdWrap|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[6] ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Wrap_Keyboard:kbdWrap|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[6] ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Wrap_Keyboard:kbdWrap|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[7] ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Wrap_Keyboard:kbdWrap|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[7] ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Wrap_Keyboard:kbdWrap|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[0]  ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Wrap_Keyboard:kbdWrap|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[0]  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Wrap_Keyboard:kbdWrap|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[1]  ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Wrap_Keyboard:kbdWrap|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[1]  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Wrap_Keyboard:kbdWrap|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[2]  ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Wrap_Keyboard:kbdWrap|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[2]  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Wrap_Keyboard:kbdWrap|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[3]  ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Wrap_Keyboard:kbdWrap|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[3]  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Wrap_Keyboard:kbdWrap|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[5]  ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Wrap_Keyboard:kbdWrap|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[5]  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Wrap_Keyboard:kbdWrap|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[6]  ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Wrap_Keyboard:kbdWrap|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[6]  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Wrap_Keyboard:kbdWrap|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[7]  ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Wrap_Keyboard:kbdWrap|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[7]  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Timer_Unit:timers|q_CPUCycleCounter[0]                                                                                        ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Timer_Unit:timers|q_CPUCycleCounter[0]                                                                                        ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Timer_Unit:timers|q_MillisecondCounter[0]                                                                                     ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Timer_Unit:timers|q_MillisecondCounter[0]                                                                                     ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|OneHotStateMachine:StateMachine|Pre_Q[0]                                                                                                ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|OneHotStateMachine:StateMachine|Pre_Q[0]                                                                                                ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|OneHotStateMachine:StateMachine|Pre_Q[1]                                                                                                ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|OneHotStateMachine:StateMachine|Pre_Q[1]                                                                                                ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|OneHotStateMachine:StateMachine|Pre_Q[2]                                                                                                ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|OneHotStateMachine:StateMachine|Pre_Q[2]                                                                                                ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|cmd_mode                                                                                          ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|cmd_mode                                                                                          ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|cmd_out[45]                                                                                       ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|cmd_out[45]                                                                                       ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|cmd_out[44]                                                                                       ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|cmd_out[44]                                                                                       ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|cmd_out[43]                                                                                       ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|cmd_out[43]                                                                                       ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|cmd_out[42]                                                                                       ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|cmd_out[42]                                                                                       ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|cmd_out[41]                                                                                       ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|cmd_out[41]                                                                                       ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|cmd_out[40]                                                                                       ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|cmd_out[40]                                                                                       ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|sdCS                                                                                              ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|sdCS                                                                                              ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|cmd_out[4]                                                                                        ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|cmd_out[4]                                                                                        ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|cmd_out[3]                                                                                        ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|cmd_out[3]                                                                                        ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|cmd_out[2]                                                                                        ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|cmd_out[2]                                                                                        ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|sdhc                                                                                              ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|sdhc                                                                                              ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|data_sig[0]                                                                                       ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|data_sig[0]                                                                                       ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|\fsm:bit_counter[6]                                                                               ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|\fsm:bit_counter[6]                                                                               ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|response_mode                                                                                     ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|response_mode                                                                                     ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|return_state.acmd41                                                                               ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|return_state.acmd41                                                                               ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|return_state.cmd8                                                                                 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|return_state.cmd8                                                                                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|return_state.write_block_init                                                                     ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|return_state.write_block_init                                                                     ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|return_state.cardsel                                                                              ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|return_state.cardsel                                                                              ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|return_state.poll_cmd                                                                             ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|return_state.poll_cmd                                                                             ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|return_state.cmd55                                                                                ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|return_state.cmd55                                                                                ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|return_state.read_block_wait                                                                      ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|return_state.read_block_wait                                                                      ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|state.send_cmd                                                                                    ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|state.send_cmd                                                                                    ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|state.send_regreq                                                                                 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|state.send_regreq                                                                                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|state.receive_ocr_wait                                                                            ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|state.receive_ocr_wait                                                                            ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|sclk_sig                                                                                          ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|sclk_sig                                                                                          ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|dout[2]                                                                                           ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|dout[2]                                                                                           ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|dout[3]                                                                                           ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|dout[3]                                                                                           ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|dout[4]                                                                                           ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|dout[4]                                                                                           ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|dout[5]                                                                                           ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|dout[5]                                                                                           ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|dout[6]                                                                                           ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|dout[6]                                                                                           ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|dout[7]                                                                                           ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|dout[7]                                                                                           ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|dout[0]                                                                                           ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|dout[0]                                                                                           ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|dout[1]                                                                                           ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|dout[1]                                                                                           ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|state.init                                                                                        ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|state.init                                                                                        ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|i2c:i2cIF|w_ack                                                                                                               ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|i2c:i2cIF|w_ack                                                                                                               ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Wrap_Keyboard:kbdWrap|ps2_keyboard_to_ascii:ps2Keyboard|caps_lock                                                             ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Wrap_Keyboard:kbdWrap|ps2_keyboard_to_ascii:ps2Keyboard|caps_lock                                                             ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|block_busy                                                                                        ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|block_busy                                                                                        ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|i2c:i2cIF|w_sda                                                                                                               ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|i2c:i2cIF|w_sda                                                                                                               ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|i2c:i2cIF|w_rw_bit                                                                                                            ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|i2c:i2cIF|w_rw_bit                                                                                                            ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|i2c:i2cIF|w_rw_flag                                                                                                           ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|i2c:i2cIF|w_rw_flag                                                                                                           ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|i2c:i2cIF|state.s_ack                                                                                                         ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|i2c:i2cIF|state.s_ack                                                                                                         ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|i2c:i2cIF|w_nbit[0]                                                                                                           ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|i2c:i2cIF|w_nbit[0]                                                                                                           ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|i2c:i2cIF|state.s_start                                                                                                       ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|i2c:i2cIF|state.s_start                                                                                                       ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|i2c:i2cIF|state.s_stop                                                                                                        ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|i2c:i2cIF|state.s_stop                                                                                                        ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|i2c:eepi2cIF|state.s_start                                                                                                    ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|i2c:eepi2cIF|state.s_start                                                                                                    ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|i2c:eepi2cIF|state.s_ack                                                                                                      ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|i2c:eepi2cIF|state.s_ack                                                                                                      ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|i2c:eepi2cIF|state.s_stop                                                                                                     ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|i2c:eepi2cIF|state.s_stop                                                                                                     ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Wrap_Keyboard:kbdWrap|ps2_keyboard_to_ascii:ps2Keyboard|shift_r                                                               ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Wrap_Keyboard:kbdWrap|ps2_keyboard_to_ascii:ps2Keyboard|shift_r                                                               ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Wrap_Keyboard:kbdWrap|ps2_keyboard_to_ascii:ps2Keyboard|shift_l                                                               ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Wrap_Keyboard:kbdWrap|ps2_keyboard_to_ascii:ps2Keyboard|shift_l                                                               ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Wrap_Keyboard:kbdWrap|ps2_keyboard_to_ascii:ps2Keyboard|ascii_new                                                             ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Wrap_Keyboard:kbdWrap|ps2_keyboard_to_ascii:ps2Keyboard|ascii_new                                                             ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Wrap_Keyboard:kbdWrap|ps2_keyboard_to_ascii:ps2Keyboard|control_r                                                             ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Wrap_Keyboard:kbdWrap|ps2_keyboard_to_ascii:ps2Keyboard|control_r                                                             ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.071      ; 0.669      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                             ; To Node                                                                                                                                                                                                                                                                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.403 ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                                               ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                               ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                                               ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                               ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                               ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                                                               ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; R32V2020_top:R32V2020_top|BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                                                            ; R32V2020_top:R32V2020_top|BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                                                                          ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; R32V2020_top:R32V2020_top|BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                                                                                                                             ; R32V2020_top:R32V2020_top|BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                         ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                         ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                         ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                         ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                         ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                                         ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; R32V2020_top:R32V2020_top|BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                                                                                            ; R32V2020_top:R32V2020_top|BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; R32V2020_top:R32V2020_top|BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                                                                            ; R32V2020_top:R32V2020_top|BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; R32V2020_top:R32V2020_top|BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                                                            ; R32V2020_top:R32V2020_top|BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; R32V2020_top:R32V2020_top|BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                                            ; R32V2020_top:R32V2020_top|BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; R32V2020_top:R32V2020_top|BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                                                            ; R32V2020_top:R32V2020_top|BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; R32V2020_top:R32V2020_top|BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                                                                            ; R32V2020_top:R32V2020_top|BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.669      ;
; 0.404 ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                               ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[2]                                                                                                        ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[2]                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1]                                                                                                        ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1]                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                         ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                                                                                                ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.669      ;
; 0.419 ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0]                                                                                                        ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0]                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.684      ;
; 0.419 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.684      ;
; 0.451 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.717      ;
; 0.453 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.718      ;
; 0.458 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.723      ;
; 0.472 ; R32V2020_top:R32V2020_top|BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]                                                                                                                                             ; R32V2020_top:R32V2020_top|BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.738      ;
; 0.472 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.738      ;
; 0.473 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.739      ;
; 0.473 ; R32V2020_top:R32V2020_top|BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]                                                                                                                                             ; R32V2020_top:R32V2020_top|BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.739      ;
; 0.478 ; R32V2020_top:R32V2020_top|BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[18]                                                                                                                                                                                      ; R32V2020_top:R32V2020_top|BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|altsyncram_fdp2:altsyncram1|ram_block3a16~portb_datain_reg0                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.352      ; 1.060      ;
; 0.478 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                   ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.743      ;
; 0.479 ; R32V2020_top:R32V2020_top|BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                                                                                                                                                       ; R32V2020_top:R32V2020_top|BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|altsyncram_fdp2:altsyncram1|ram_block3a0~portb_datain_reg0                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.352      ; 1.061      ;
; 0.479 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.745      ;
; 0.479 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.745      ;
; 0.479 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.744      ;
; 0.479 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.744      ;
; 0.480 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.746      ;
; 0.480 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.745      ;
; 0.480 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.745      ;
; 0.480 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[3]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.745      ;
; 0.481 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.747      ;
; 0.481 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[2]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.746      ;
; 0.482 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.748      ;
; 0.485 ; R32V2020_top:R32V2020_top|BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[28]                                                                                                                                                                                      ; R32V2020_top:R32V2020_top|BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|altsyncram_fdp2:altsyncram1|ram_block3a16~portb_datain_reg0                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.352      ; 1.067      ;
; 0.489 ; R32V2020_top:R32V2020_top|BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[26]                                                                                                                                                                                      ; R32V2020_top:R32V2020_top|BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|altsyncram_fdp2:altsyncram1|ram_block3a16~portb_datain_reg0                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.352      ; 1.071      ;
; 0.491 ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                                                                                                    ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|altsyncram_fs03:altsyncram1|ram_block3a4~portb_datain_reg0                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.352      ; 1.073      ;
; 0.493 ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[16]                                                                                                                                   ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|altsyncram_fs03:altsyncram1|ram_block3a16~portb_datain_reg0                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.353      ; 1.076      ;
; 0.493 ; R32V2020_top:R32V2020_top|BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[12]                                                                                                                                                                                      ; R32V2020_top:R32V2020_top|BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|altsyncram_fdp2:altsyncram1|ram_block3a0~portb_datain_reg0                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.352      ; 1.075      ;
; 0.493 ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                                                                                                                          ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.759      ;
; 0.493 ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[22]                                                                                                                                   ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[21]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.758      ;
; 0.494 ; R32V2020_top:R32V2020_top|BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[19]                                                                                                                                                                                      ; R32V2020_top:R32V2020_top|BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|altsyncram_fdp2:altsyncram1|ram_block3a16~portb_datain_reg0                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.352      ; 1.076      ;
; 0.494 ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[31]                                                                                                                                                         ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[30]                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.759      ;
; 0.494 ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[20]                                                                                                                                                         ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[19]                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.759      ;
; 0.494 ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[11]                                                                                                                                                         ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[10]                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.760      ;
; 0.494 ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                                                                                                                          ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.760      ;
; 0.494 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.760      ;
; 0.494 ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                                                                                                    ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.759      ;
; 0.494 ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                                                                                                    ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.759      ;
; 0.494 ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[23]                                                                                                                                   ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[22]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.759      ;
; 0.494 ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[29]                                                                                                                                   ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[28]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.759      ;
; 0.495 ; R32V2020_top:R32V2020_top|BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[27]                                                                                                                                                                                      ; R32V2020_top:R32V2020_top|BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|altsyncram_fdp2:altsyncram1|ram_block3a16~portb_datain_reg0                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.352      ; 1.077      ;
; 0.495 ; R32V2020_top:R32V2020_top|BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[14]                                                                                                                                                                                      ; R32V2020_top:R32V2020_top|BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|altsyncram_fdp2:altsyncram1|ram_block3a0~portb_datain_reg0                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.352      ; 1.077      ;
; 0.495 ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[25]                                                                                                                                                         ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[24]                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.760      ;
; 0.495 ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[8]                                                                                                                                                          ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.761      ;
; 0.495 ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[30]                                                                                                                                   ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[29]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.760      ;
; 0.496 ; R32V2020_top:R32V2020_top|BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[9]                                                                                                                                                                                       ; R32V2020_top:R32V2020_top|BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|altsyncram_fdp2:altsyncram1|ram_block3a0~portb_datain_reg0                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.352      ; 1.078      ;
; 0.496 ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[21]                                                                                                                                   ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[20]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.761      ;
; 0.497 ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[29]                                                                                                                                                         ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[28]                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.762      ;
; 0.500 ; R32V2020_top:R32V2020_top|BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                                                                                                                                                                       ; R32V2020_top:R32V2020_top|BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|altsyncram_fdp2:altsyncram1|ram_block3a0~portb_datain_reg0                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.352      ; 1.082      ;
; 0.500 ; R32V2020_top:R32V2020_top|BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[31]                                                                                                                                                                                      ; R32V2020_top:R32V2020_top|BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|altsyncram_fdp2:altsyncram1|ram_block3a0~portb_datain_reg0                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.352      ; 1.082      ;
; 0.503 ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[10]                                                                                                                                   ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|altsyncram_fs03:altsyncram1|ram_block3a10~portb_datain_reg0                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.356      ; 1.089      ;
; 0.503 ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[24]                                                                                                                                   ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|altsyncram_fs03:altsyncram1|ram_block3a24~portb_datain_reg0                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.351      ; 1.084      ;
; 0.504 ; R32V2020_top:R32V2020_top|BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[8]                                                                                                                                                                                       ; R32V2020_top:R32V2020_top|BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|altsyncram_fdp2:altsyncram1|ram_block3a0~portb_datain_reg0                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.352      ; 1.086      ;
; 0.504 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.770      ;
; 0.505 ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[26]                                                                                                                                   ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|altsyncram_fs03:altsyncram1|ram_block3a26~portb_datain_reg0                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.351      ; 1.086      ;
; 0.506 ; R32V2020_top:R32V2020_top|BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[22]                                                                                                                                                                                      ; R32V2020_top:R32V2020_top|BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|altsyncram_fdp2:altsyncram1|ram_block3a16~portb_datain_reg0                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.352      ; 1.088      ;
; 0.506 ; R32V2020_top:R32V2020_top|BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                                                                                                                                                       ; R32V2020_top:R32V2020_top|BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|altsyncram_fdp2:altsyncram1|ram_block3a0~portb_datain_reg0                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.352      ; 1.088      ;
; 0.511 ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                                                                                                    ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|altsyncram_fs03:altsyncram1|ram_block3a4~portb_datain_reg0                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.352      ; 1.093      ;
; 0.513 ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[8]                                                                                                                                    ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|altsyncram_fs03:altsyncram1|ram_block3a8~portb_datain_reg0                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.350      ; 1.093      ;
; 0.513 ; R32V2020_top:R32V2020_top|BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                                                                                                                                                       ; R32V2020_top:R32V2020_top|BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|altsyncram_fdp2:altsyncram1|ram_block3a0~portb_datain_reg0                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.352      ; 1.095      ;
; 0.514 ; R32V2020_top:R32V2020_top|BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[17]                                                                                                                                                                                      ; R32V2020_top:R32V2020_top|BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|altsyncram_fdp2:altsyncram1|ram_block3a16~portb_datain_reg0                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.352      ; 1.096      ;
; 0.514 ; R32V2020_top:R32V2020_top|BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[29]                                                                                                                                                                                      ; R32V2020_top:R32V2020_top|BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|altsyncram_fdp2:altsyncram1|ram_block3a16~portb_datain_reg0                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.352      ; 1.096      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+-----------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                   ; To Node                                                                                                                                                                                               ; Launch Clock                                                                  ; Latch Clock                                                                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+--------------+------------+------------+
; 0.418 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|prescaleRow[0]   ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|prescaleRow[0]                                                                             ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.684      ;
; 0.418 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|prescaleRow[1]   ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|prescaleRow[1]                                                                             ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.684      ;
; 0.496 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[2] ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|n_vSync                                                                                    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.762      ;
; 0.622 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[9]    ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|n_hSync                                                                                    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.888      ;
; 0.638 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[10]   ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[10]                                                                             ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.904      ;
; 0.703 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[9] ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[9]                                                                           ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.969      ;
; 0.705 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[1] ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[1]                                                                           ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.971      ;
; 0.705 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[3] ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[3]                                                                           ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.971      ;
; 0.706 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[8] ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[8]                                                                           ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.972      ;
; 0.707 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[1]    ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[1]                                                                              ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.973      ;
; 0.709 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[4] ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[4]                                                                           ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.975      ;
; 0.710 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[1]    ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[1]                                                                              ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.976      ;
; 0.711 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[5]    ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[5]                                                                              ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.977      ;
; 0.711 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[9] ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|n_vSync                                                                                    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.977      ;
; 0.712 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[2] ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[2]                                                                           ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.978      ;
; 0.713 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[7]    ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[7]                                                                              ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.979      ;
; 0.713 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[8] ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|n_vSync                                                                                    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.979      ;
; 0.714 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[6]    ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[6]                                                                              ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.980      ;
; 0.714 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[4]    ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[4]                                                                              ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.980      ;
; 0.716 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[0]    ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[0]                                                                              ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.982      ;
; 0.717 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[7] ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[7]                                                                           ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.983      ;
; 0.718 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[5] ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[5]                                                                           ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.984      ;
; 0.718 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[2]    ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[2]                                                                              ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.984      ;
; 0.719 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[3]    ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[3]                                                                              ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.985      ;
; 0.719 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[5]    ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[5]                                                                              ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.985      ;
; 0.721 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[6] ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[6]                                                                           ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.987      ;
; 0.721 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[4]    ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[4]                                                                              ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.987      ;
; 0.722 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[9]    ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[9]                                                                              ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.988      ;
; 0.723 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[0] ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[0]                                                                           ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.989      ;
; 0.723 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[7]    ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[7]                                                                              ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.989      ;
; 0.727 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[6]    ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[6]                                                                              ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.993      ;
; 0.729 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[8]    ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[8]                                                                              ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.995      ;
; 0.732 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[2]    ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[2]                                                                              ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.998      ;
; 0.749 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[5]    ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a0~portb_address_reg0 ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.341      ; 1.320      ;
; 0.756 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|prescaleRow[0]   ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|prescaleRow[1]                                                                             ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.022      ;
; 0.779 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[5]    ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a3~portb_address_reg0 ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.342      ; 1.351      ;
; 0.799 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|prescaleRow[1]   ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|prescaleRow[0]                                                                             ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.065      ;
; 0.858 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[3]    ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a0~portb_address_reg0 ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.337      ; 1.425      ;
; 0.871 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[3]    ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[3]                                                                              ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.137      ;
; 0.876 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[4]    ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a3~portb_address_reg0 ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.338      ; 1.444      ;
; 0.877 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[5]    ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a0~portb_address_reg0 ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.337      ; 1.444      ;
; 0.892 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[5]    ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a3~portb_address_reg0 ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.338      ; 1.460      ;
; 0.910 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[4]    ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a0~portb_address_reg0 ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.337      ; 1.477      ;
; 0.941 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[6]    ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a0~portb_address_reg0 ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.341      ; 1.512      ;
; 0.960 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[6]    ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a3~portb_address_reg0 ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.342      ; 1.532      ;
; 0.993 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[5] ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|n_vSync                                                                                    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.259      ;
; 1.009 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[0]    ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[1]                                                                              ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.275      ;
; 1.018 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[0] ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[1]                                                                           ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.284      ;
; 1.025 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[8] ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[9]                                                                           ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.291      ;
; 1.026 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[0]    ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[2]                                                                              ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.292      ;
; 1.027 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[1] ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[2]                                                                           ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.293      ;
; 1.028 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[4] ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[5]                                                                           ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.294      ;
; 1.029 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[3] ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[4]                                                                           ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.295      ;
; 1.029 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[1]    ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[2]                                                                              ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.295      ;
; 1.031 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[2] ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[3]                                                                           ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.297      ;
; 1.032 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[4]    ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[5]                                                                              ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.298      ;
; 1.032 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[6]    ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[7]                                                                              ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.298      ;
; 1.033 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[0]    ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[1]                                                                              ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.299      ;
; 1.033 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[0] ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[2]                                                                           ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.299      ;
; 1.034 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[1]    ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[2]                                                                              ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.300      ;
; 1.035 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[5]    ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[6]                                                                              ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.301      ;
; 1.037 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[2]    ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[3]                                                                              ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.303      ;
; 1.039 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[7] ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[8]                                                                           ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.305      ;
; 1.040 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[6] ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[7]                                                                           ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.306      ;
; 1.040 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[4]    ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[5]                                                                              ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.306      ;
; 1.042 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[5] ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[6]                                                                           ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.308      ;
; 1.043 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[3]    ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[4]                                                                              ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.309      ;
; 1.043 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[5]    ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[6]                                                                              ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.309      ;
; 1.043 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[4] ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[6]                                                                           ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.309      ;
; 1.044 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[9]    ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[10]                                                                             ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.310      ;
; 1.045 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[7]    ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[8]                                                                              ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.311      ;
; 1.046 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[6]    ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[7]                                                                              ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.312      ;
; 1.046 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[2] ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[4]                                                                           ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.312      ;
; 1.048 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[8]    ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[9]                                                                              ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.314      ;
; 1.048 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[4]    ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[6]                                                                              ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.314      ;
; 1.049 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[0]    ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[2]                                                                              ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.315      ;
; 1.051 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[2]    ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[3]                                                                              ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.317      ;
; 1.052 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[2]    ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[4]                                                                              ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.318      ;
; 1.055 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[7]    ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a3~portb_address_reg0 ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.342      ; 1.627      ;
; 1.055 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[6] ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[8]                                                                           ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.321      ;
; 1.055 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[4]    ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[6]                                                                              ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.321      ;
; 1.059 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[7]    ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a0~portb_address_reg0 ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.337      ; 1.626      ;
; 1.061 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[6]    ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[8]                                                                              ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.327      ;
; 1.063 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[8]    ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[10]                                                                             ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.329      ;
; 1.066 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[2]    ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[4]                                                                              ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.332      ;
; 1.069 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[8]    ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a0~portb_address_reg0 ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.341      ; 1.640      ;
; 1.083 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[0]    ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[0]                                                                              ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.349      ;
; 1.085 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[4]    ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a3~portb_address_reg0 ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.342      ; 1.657      ;
; 1.085 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[4]    ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|n_hSync                                                                                    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.351      ;
; 1.113 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[9]    ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a3~portb_address_reg0 ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.342      ; 1.685      ;
; 1.123 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[6]    ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|n_hSync                                                                                    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.389      ;
; 1.123 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[1]    ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[3]                                                                              ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.389      ;
; 1.127 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[1] ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[3]                                                                           ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.393      ;
; 1.129 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[3] ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[5]                                                                           ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.395      ;
; 1.129 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[1]    ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[3]                                                                              ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.395      ;
; 1.130 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[5]    ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[7]                                                                              ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.396      ;
; 1.131 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[0]    ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[3]                                                                              ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.397      ;
; 1.136 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[7] ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[9]                                                                           ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.402      ;
; 1.139 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[5] ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[7]                                                                           ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.405      ;
; 1.140 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[3]    ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[5]                                                                              ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.406      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'i_CLOCK_50'                                                                                                                                                                                                                                                           ;
+--------+--------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                        ; To Node                                                                                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 15.009 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                                 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|i2c:i2cIF|w_go                                            ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.081     ; 4.912      ;
; 15.325 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                                 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|i2c:eepi2cIF|w_go                                         ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.065     ; 4.612      ;
; 16.018 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|block_busy ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|led_on_count[1]               ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.089     ; 3.895      ;
; 16.018 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|block_busy ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|led_on_count[2]               ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.089     ; 3.895      ;
; 16.018 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|block_busy ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|led_on_count[3]               ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.089     ; 3.895      ;
; 16.018 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|block_busy ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|led_on_count[4]               ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.089     ; 3.895      ;
; 16.018 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|block_busy ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|led_on_count[5]               ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.089     ; 3.895      ;
; 16.018 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|block_busy ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|led_on_count[6]               ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.089     ; 3.895      ;
; 16.018 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|block_busy ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|led_on_count[7]               ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.089     ; 3.895      ;
; 16.018 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|block_busy ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|led_on_count[0]               ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.089     ; 3.895      ;
; 16.018 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|block_busy ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|driveLED                      ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.089     ; 3.895      ;
; 16.199 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                                 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|spi:spiMaster|start                                       ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.081     ; 3.722      ;
; 16.372 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|init_busy  ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|led_on_count[1]               ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.089     ; 3.541      ;
; 16.372 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|init_busy  ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|led_on_count[2]               ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.089     ; 3.541      ;
; 16.372 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|init_busy  ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|led_on_count[3]               ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.089     ; 3.541      ;
; 16.372 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|init_busy  ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|led_on_count[4]               ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.089     ; 3.541      ;
; 16.372 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|init_busy  ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|led_on_count[5]               ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.089     ; 3.541      ;
; 16.372 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|init_busy  ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|led_on_count[6]               ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.089     ; 3.541      ;
; 16.372 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|init_busy  ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|led_on_count[7]               ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.089     ; 3.541      ;
; 16.372 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|init_busy  ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|led_on_count[0]               ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.089     ; 3.541      ;
; 16.372 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|init_busy  ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|driveLED                      ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.089     ; 3.541      ;
; 16.511 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                                 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|OneHotStateMachine:StateMachine|state[0]                            ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.111     ; 3.380      ;
; 16.511 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                                 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|OneHotStateMachine:StateMachine|Pre_Q[0]                            ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.111     ; 3.380      ;
; 16.511 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                                 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|OneHotStateMachine:StateMachine|Pre_Q[1]                            ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.111     ; 3.380      ;
; 16.511 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                                 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|OneHotStateMachine:StateMachine|Pre_Q[3]                            ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.111     ; 3.380      ;
; 16.511 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                                 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|OneHotStateMachine:StateMachine|Pre_Q[2]                            ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.111     ; 3.380      ;
; 16.511 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                                 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|OneHotStateMachine:StateMachine|state[1]                            ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.111     ; 3.380      ;
; 16.511 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                                 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|OneHotStateMachine:StateMachine|state[2]                            ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.111     ; 3.380      ;
; 16.512 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                                 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r14Lower|q[1]                      ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.091     ; 3.399      ;
; 16.512 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                                 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r13Lower|q[1]                      ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.091     ; 3.399      ;
; 16.512 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                                 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r12Lower|q[7]                      ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.091     ; 3.399      ;
; 16.512 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                                 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r13Lower|q[7]                      ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.091     ; 3.399      ;
; 16.512 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                                 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r15Lower|q[7]                      ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.091     ; 3.399      ;
; 16.512 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                                 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r14Lower|q[7]                      ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.091     ; 3.399      ;
; 16.512 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                                 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r13Lower|q[5]                      ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.091     ; 3.399      ;
; 16.512 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                                 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r14Lower|q[5]                      ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.091     ; 3.399      ;
; 16.512 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                                 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r14Lower|q[2]                      ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.091     ; 3.399      ;
; 16.512 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                                 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter|Pre_Q[29]         ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.100     ; 3.390      ;
; 16.512 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                                 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter|Pre_Q[28]         ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.100     ; 3.390      ;
; 16.512 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                                 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter|Pre_Q[27]         ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.100     ; 3.390      ;
; 16.512 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                                 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter|Pre_Q[26]         ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.100     ; 3.390      ;
; 16.512 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                                 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter|Pre_Q[25]         ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.100     ; 3.390      ;
; 16.512 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                                 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter|Pre_Q[22]         ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.100     ; 3.390      ;
; 16.512 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                                 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter|Pre_Q[19]         ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.100     ; 3.390      ;
; 16.512 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                                 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter|Pre_Q[18]         ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.100     ; 3.390      ;
; 16.512 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                                 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_32:conditionCodeRegister|q[8]         ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.104     ; 3.386      ;
; 16.512 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                                 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_32:conditionCodeRegister|q[7]         ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.104     ; 3.386      ;
; 16.512 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                                 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_32:conditionCodeRegister|q[6]         ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.104     ; 3.386      ;
; 16.512 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                                 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_32:conditionCodeRegister|q[5]         ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.104     ; 3.386      ;
; 16.512 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                                 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r14Lower|q[13]                     ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.091     ; 3.399      ;
; 16.512 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                                 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r8Upper|q[1]                       ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.093     ; 3.397      ;
; 16.512 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                                 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r11Upper|q[1]                      ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.093     ; 3.397      ;
; 16.512 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                                 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r13Lower|q[15]                     ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.091     ; 3.399      ;
; 16.512 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                                 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r14Lower|q[15]                     ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.091     ; 3.399      ;
; 16.512 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                                 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r13Lower|q[14]                     ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.091     ; 3.399      ;
; 16.512 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                                 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r13Lower|q[12]                     ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.091     ; 3.399      ;
; 16.512 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                                 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r14Lower|q[11]                     ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.091     ; 3.399      ;
; 16.512 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                                 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r13Lower|q[11]                     ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.091     ; 3.399      ;
; 16.512 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                                 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r14Lower|q[9]                      ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.091     ; 3.399      ;
; 16.512 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                                 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r12Lower|q[9]                      ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.091     ; 3.399      ;
; 16.512 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                                 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r13Lower|q[9]                      ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.091     ; 3.399      ;
; 16.512 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                                 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r15Lower|q[9]                      ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.091     ; 3.399      ;
; 16.513 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                                 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32_Load124:dataRamAddress|Pre_Q[7]  ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.097     ; 3.392      ;
; 16.513 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                                 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32_Load124:dataRamAddress|Pre_Q[6]  ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.097     ; 3.392      ;
; 16.513 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                                 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32_Load124:dataRamAddress|Pre_Q[5]  ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.097     ; 3.392      ;
; 16.513 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                                 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32_Load124:dataRamAddress|Pre_Q[4]  ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.097     ; 3.392      ;
; 16.513 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                                 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r15Upper|q[10]                     ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.113     ; 3.376      ;
; 16.513 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                                 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32_Load124:dataRamAddress|Pre_Q[24] ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.097     ; 3.392      ;
; 16.513 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                                 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r15Upper|q[8]                      ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.102     ; 3.387      ;
; 16.513 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                                 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r15Upper|q[2]                      ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.102     ; 3.387      ;
; 16.513 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                                 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r11Lower|q[13]                     ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.093     ; 3.396      ;
; 16.513 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                                 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32_Load124:dataRamAddress|Pre_Q[11] ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.097     ; 3.392      ;
; 16.513 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                                 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32_Load124:dataRamAddress|Pre_Q[10] ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.097     ; 3.392      ;
; 16.513 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                                 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter|Pre_Q[9]          ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.097     ; 3.392      ;
; 16.513 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                                 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32_Load124:dataRamAddress|Pre_Q[9]  ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.097     ; 3.392      ;
; 16.513 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                                 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r9Lower|q[8]                       ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.104     ; 3.385      ;
; 16.513 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                                 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r10Lower|q[8]                      ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.104     ; 3.385      ;
; 16.514 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                                 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r15Upper|q[6]                      ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.106     ; 3.382      ;
; 16.514 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                                 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r15Upper|q[5]                      ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.106     ; 3.382      ;
; 16.514 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                                 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r8Lower|q[9]                       ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.107     ; 3.381      ;
; 16.514 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                                 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r11Lower|q[9]                      ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.107     ; 3.381      ;
; 16.521 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                                 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r9Lower|q[10]                      ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.080     ; 3.401      ;
; 16.521 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                                 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r14Lower|q[10]                     ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.080     ; 3.401      ;
; 16.522 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                                 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r15Lower|q[1]                      ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.077     ; 3.403      ;
; 16.522 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                                 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r9Lower|q[0]                       ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.094     ; 3.386      ;
; 16.522 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                                 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r14Lower|q[0]                      ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.094     ; 3.386      ;
; 16.522 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                                 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r15Lower|q[6]                      ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.077     ; 3.403      ;
; 16.522 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                                 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r15Lower|q[3]                      ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.077     ; 3.403      ;
; 16.522 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                                 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r15Lower|q[2]                      ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.077     ; 3.403      ;
; 16.522 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                                 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r14Lower|q[8]                      ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.091     ; 3.389      ;
; 16.523 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                                 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter|Pre_Q[0]          ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.081     ; 3.398      ;
; 16.523 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                                 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r15Lower|q[0]                      ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.081     ; 3.398      ;
; 16.523 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                                 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter|Pre_Q[5]          ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.081     ; 3.398      ;
; 16.523 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                                 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r15Lower|q[5]                      ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.081     ; 3.398      ;
; 16.523 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                                 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter|Pre_Q[4]          ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.081     ; 3.398      ;
; 16.523 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                                 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r15Lower|q[4]                      ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.081     ; 3.398      ;
; 16.523 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                                 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter|Pre_Q[3]          ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.081     ; 3.398      ;
; 16.523 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                                 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter|Pre_Q[2]          ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.081     ; 3.398      ;
; 16.523 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                                 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r15Upper|q[13]                     ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.098     ; 3.381      ;
; 16.523 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                                 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32:stackAddress|Pre_Q[25]           ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.084     ; 3.395      ;
+--------+--------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                      ; To Node                                                                                                                                                                                                                                                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 96.932 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0] ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 2.996      ;
; 96.932 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0] ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 2.996      ;
; 96.932 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0] ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 2.996      ;
; 96.932 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0] ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 2.996      ;
; 96.932 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0] ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[6]                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 2.996      ;
; 96.932 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0] ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[5]                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 2.996      ;
; 96.932 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0] ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[4]                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 2.996      ;
; 97.225 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0] ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 2.705      ;
; 97.225 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0] ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 2.705      ;
; 97.225 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0] ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 2.705      ;
; 97.225 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0] ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 2.705      ;
; 97.225 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0] ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 2.705      ;
; 97.225 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0] ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 2.705      ;
; 97.225 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0] ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 2.705      ;
; 97.225 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0] ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 2.705      ;
; 97.289 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg       ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 2.639      ;
; 97.326 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg       ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 2.605      ;
; 97.326 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg       ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 2.605      ;
; 97.347 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0] ; R32V2020_top:R32V2020_top|BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 2.587      ;
; 97.347 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0] ; R32V2020_top:R32V2020_top|BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 2.587      ;
; 97.347 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0] ; R32V2020_top:R32V2020_top|BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 2.587      ;
; 97.347 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0] ; R32V2020_top:R32V2020_top|BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 2.587      ;
; 97.347 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0] ; R32V2020_top:R32V2020_top|BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[4]                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 2.587      ;
; 97.347 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0] ; R32V2020_top:R32V2020_top|BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[5]                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 2.587      ;
; 97.347 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0] ; R32V2020_top:R32V2020_top|BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[6]                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 2.587      ;
; 97.369 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 2.562      ;
; 97.369 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 2.562      ;
; 97.369 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 2.562      ;
; 97.393 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 2.539      ;
; 97.393 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 2.539      ;
; 97.497 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0] ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 2.431      ;
; 97.497 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0] ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 2.431      ;
; 97.497 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0] ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 2.431      ;
; 97.497 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0] ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 2.431      ;
; 97.497 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0] ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[4]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 2.431      ;
; 97.497 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0] ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[6]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 2.431      ;
; 97.497 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0] ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[5]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 2.431      ;
; 97.565 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][4] ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 2.363      ;
; 97.565 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][4] ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 2.363      ;
; 97.565 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][4] ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 2.363      ;
; 97.565 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][4] ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 2.363      ;
; 97.565 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][4] ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[6]                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 2.363      ;
; 97.565 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][4] ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[5]                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 2.363      ;
; 97.565 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][4] ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[4]                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 2.363      ;
; 97.578 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg       ; R32V2020_top:R32V2020_top|BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 2.348      ;
; 97.578 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg       ; R32V2020_top:R32V2020_top|BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 2.348      ;
; 97.635 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][7] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 2.288      ;
; 97.635 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][7]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 2.288      ;
; 97.635 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][6] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 2.288      ;
; 97.635 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][6]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 2.288      ;
; 97.635 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][5] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 2.288      ;
; 97.635 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][5]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 2.288      ;
; 97.635 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 2.288      ;
; 97.635 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 2.288      ;
; 97.635 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 2.288      ;
; 97.635 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 2.288      ;
; 97.635 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 2.288      ;
; 97.635 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 2.288      ;
; 97.635 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 2.288      ;
; 97.635 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 2.288      ;
; 97.635 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][4] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 2.288      ;
; 97.635 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][3] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 2.288      ;
; 97.637 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4] ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 2.291      ;
; 97.637 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4] ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 2.291      ;
; 97.637 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4] ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 2.291      ;
; 97.637 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4] ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 2.291      ;
; 97.637 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4] ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[4]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 2.291      ;
; 97.637 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4] ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[6]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 2.291      ;
; 97.637 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4] ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[5]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 2.291      ;
; 97.653 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][7] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 2.270      ;
; 97.653 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 2.270      ;
; 97.653 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][6] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 2.270      ;
; 97.653 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 2.270      ;
; 97.653 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][5] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 2.270      ;
; 97.653 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 2.270      ;
; 97.653 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 2.270      ;
; 97.653 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 2.270      ;
; 97.653 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 2.270      ;
; 97.653 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 2.270      ;
; 97.653 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 2.270      ;
; 97.653 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][3] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 2.270      ;
; 97.653 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 2.270      ;
; 97.653 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 2.270      ;
; 97.653 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 2.270      ;
; 97.653 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][4] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 2.270      ;
; 97.660 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 2.266      ;
; 97.660 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 2.266      ;
; 97.660 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 2.266      ;
; 97.660 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 2.266      ;
; 97.660 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 2.266      ;
; 97.690 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0] ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 2.248      ;
; 97.690 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0] ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 2.248      ;
; 97.690 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0] ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 2.248      ;
; 97.690 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0] ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 2.248      ;
; 97.690 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0] ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 2.248      ;
; 97.690 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0] ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 2.248      ;
; 97.690 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0] ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 2.248      ;
; 97.690 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0] ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 2.248      ;
; 97.690 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0] ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 2.248      ;
; 97.690 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0] ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 2.248      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                                    ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 1.097 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.362      ;
; 1.097 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.362      ;
; 1.243 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]                      ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.510      ;
; 1.243 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]                      ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.510      ;
; 1.243 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]                      ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.510      ;
; 1.243 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]                      ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.510      ;
; 1.243 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]                      ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.510      ;
; 1.243 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]                      ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.510      ;
; 1.247 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.513      ;
; 1.247 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.513      ;
; 1.247 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.513      ;
; 1.247 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.513      ;
; 1.247 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.513      ;
; 1.247 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.513      ;
; 1.247 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.513      ;
; 1.247 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.513      ;
; 1.247 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.513      ;
; 1.247 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.513      ;
; 1.439 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                      ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.706      ;
; 1.439 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                      ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.706      ;
; 1.439 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                      ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.706      ;
; 1.439 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                      ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.706      ;
; 1.439 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                      ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.706      ;
; 1.439 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                      ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.706      ;
; 1.496 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; R32V2020_top:R32V2020_top|BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.765      ;
; 1.496 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; R32V2020_top:R32V2020_top|BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.765      ;
; 1.496 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; R32V2020_top:R32V2020_top|BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.765      ;
; 1.496 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; R32V2020_top:R32V2020_top|BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.765      ;
; 1.496 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; R32V2020_top:R32V2020_top|BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.765      ;
; 1.496 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; R32V2020_top:R32V2020_top|BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.765      ;
; 1.496 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; R32V2020_top:R32V2020_top|BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.765      ;
; 1.514 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 1.775      ;
; 1.514 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 1.775      ;
; 1.514 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 1.775      ;
; 1.543 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; R32V2020_top:R32V2020_top|BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.812      ;
; 1.543 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; R32V2020_top:R32V2020_top|BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.812      ;
; 1.543 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; R32V2020_top:R32V2020_top|BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.812      ;
; 1.543 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; R32V2020_top:R32V2020_top|BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.812      ;
; 1.543 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; R32V2020_top:R32V2020_top|BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[4]                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.812      ;
; 1.543 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; R32V2020_top:R32V2020_top|BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[5]                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.812      ;
; 1.543 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; R32V2020_top:R32V2020_top|BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[6]                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.812      ;
; 1.547 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.807      ;
; 1.547 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.807      ;
; 1.547 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.807      ;
; 1.547 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.807      ;
; 1.548 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.814      ;
; 1.594 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 1.857      ;
; 1.700 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][7]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.964      ;
; 1.700 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][7]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.964      ;
; 1.700 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][6]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.964      ;
; 1.700 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][6]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.964      ;
; 1.700 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][5]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.964      ;
; 1.700 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][5]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.964      ;
; 1.700 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.964      ;
; 1.700 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][2]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.964      ;
; 1.700 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.964      ;
; 1.700 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.964      ;
; 1.700 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][4]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.964      ;
; 1.700 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][3]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.964      ;
; 1.700 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][2]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.964      ;
; 1.700 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.964      ;
; 1.700 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.964      ;
; 1.700 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][4]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.964      ;
; 1.750 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 2.022      ;
; 1.750 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 2.022      ;
; 1.750 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 2.022      ;
; 1.750 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 2.022      ;
; 1.750 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 2.022      ;
; 1.750 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 2.022      ;
; 1.750 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 2.022      ;
; 1.750 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 2.022      ;
; 1.750 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 2.022      ;
; 1.750 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 2.022      ;
; 1.750 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[10]                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 2.022      ;
; 1.767 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; R32V2020_top:R32V2020_top|BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 2.037      ;
; 1.767 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; R32V2020_top:R32V2020_top|BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 2.037      ;
; 1.767 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; R32V2020_top:R32V2020_top|BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 2.037      ;
; 1.767 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; R32V2020_top:R32V2020_top|BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 2.037      ;
; 1.767 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; R32V2020_top:R32V2020_top|BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 2.037      ;
; 1.767 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; R32V2020_top:R32V2020_top|BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 2.037      ;
; 1.831 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 2.091      ;
; 1.831 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 2.091      ;
; 1.831 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 2.091      ;
; 1.831 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 2.091      ;
; 1.831 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 2.091      ;
; 1.833 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][7]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 2.091      ;
; 1.833 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 2.091      ;
; 1.833 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][6]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 2.091      ;
; 1.833 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 2.091      ;
; 1.833 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][5]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 2.091      ;
; 1.833 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 2.091      ;
; 1.833 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 2.091      ;
; 1.833 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 2.091      ;
; 1.833 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 2.091      ;
; 1.833 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 2.091      ;
; 1.833 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 2.091      ;
; 1.833 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][3]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 2.091      ;
; 1.833 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][2]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 2.091      ;
; 1.833 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 2.091      ;
; 1.833 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 2.091      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'i_CLOCK_50'                                                                                                                                                                                                                                                    ;
+-------+----------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                              ; To Node                                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.263 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|txClockCount[4]                            ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.071      ; 1.529      ;
; 1.263 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|txClockCount[5]                            ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.071      ; 1.529      ;
; 1.263 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|txClockCount[0]                            ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.071      ; 1.529      ;
; 1.263 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|txClockCount[1]                            ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.071      ; 1.529      ;
; 1.263 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|txClockCount[2]                            ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.071      ; 1.529      ;
; 1.263 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|txClockCount[3]                            ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.071      ; 1.529      ;
; 1.431 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|txByteSent                                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.072      ; 1.698      ;
; 1.431 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|txState.idle                               ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.072      ; 1.698      ;
; 1.431 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|txState.stopBit                            ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.072      ; 1.698      ;
; 1.431 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|txState.dataBit                            ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.072      ; 1.698      ;
; 1.454 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|rxBitCount[3]                              ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.098      ; 1.747      ;
; 1.454 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|rxBitCount[0]                              ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.098      ; 1.747      ;
; 1.454 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|rxBitCount[2]                              ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.098      ; 1.747      ;
; 1.454 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|rxBitCount[1]                              ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.098      ; 1.747      ;
; 1.454 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|rxState.stopBit                            ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.098      ; 1.747      ;
; 1.454 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|rxState.idle                               ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.098      ; 1.747      ;
; 1.454 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|rxState.dataBit                            ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.098      ; 1.747      ;
; 1.809 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|txBitCount[0]                              ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.067      ; 2.071      ;
; 1.809 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|txBitCount[1]                              ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.067      ; 2.071      ;
; 1.809 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|txBitCount[2]                              ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.067      ; 2.071      ;
; 1.809 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|txBitCount[3]                              ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.067      ; 2.071      ;
; 1.809 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|rxClockCount[5]                            ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.067      ; 2.071      ;
; 1.809 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|rxClockCount[3]                            ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.067      ; 2.071      ;
; 1.809 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|rxClockCount[0]                            ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.067      ; 2.071      ;
; 1.809 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|rxClockCount[1]                            ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.067      ; 2.071      ;
; 1.809 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|rxClockCount[2]                            ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.067      ; 2.071      ;
; 1.809 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|rxClockCount[4]                            ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.067      ; 2.071      ;
; 1.862 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|rxInPointer[0]                             ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.069      ; 2.126      ;
; 1.862 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|rxInPointer[4]                             ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.069      ; 2.126      ;
; 1.862 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|rxInPointer[1]                             ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.069      ; 2.126      ;
; 1.862 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|rxInPointer[2]                             ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.069      ; 2.126      ;
; 1.862 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|rxInPointer[3]                             ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.069      ; 2.126      ;
; 1.862 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|rxInPointer[5]                             ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.069      ; 2.126      ;
; 2.078 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|i2c:i2cIF|state.s_data       ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|i2c:i2cIF|w_go                                               ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.072      ; 2.345      ;
; 2.252 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|i2c:eepi2cIF|state.s_data    ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|i2c:eepi2cIF|w_go                                            ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.089      ; 2.536      ;
; 2.378 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                       ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32_Load124:peripheralAddress|Pre_Q[13] ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.602      ; 3.175      ;
; 2.378 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                       ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32_Load124:peripheralAddress|Pre_Q[14] ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.602      ; 3.175      ;
; 2.378 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                       ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32_Load124:peripheralAddress|Pre_Q[12] ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.602      ; 3.175      ;
; 2.378 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                       ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32_Load124:peripheralAddress|Pre_Q[11] ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.602      ; 3.175      ;
; 2.380 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                       ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r10Upper|q[13]                        ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.594      ; 3.169      ;
; 2.380 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                       ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r10Upper|q[5]                         ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.594      ; 3.169      ;
; 2.384 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                       ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32_Load124:dataRamAddress|Pre_Q[1]     ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.599      ; 3.178      ;
; 2.384 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                       ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32_Load124:dataRamAddress|Pre_Q[0]     ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.599      ; 3.178      ;
; 2.385 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                       ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r14Upper|q[15]                        ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.596      ; 3.176      ;
; 2.385 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                       ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r14Upper|q[12]                        ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.596      ; 3.176      ;
; 2.385 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                       ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r13Upper|q[9]                         ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.602      ; 3.182      ;
; 2.385 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                       ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r13Upper|q[7]                         ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.602      ; 3.182      ;
; 2.387 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                       ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r9Lower|q[5]                          ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.601      ; 3.183      ;
; 2.387 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                       ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r9Lower|q[4]                          ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.601      ; 3.183      ;
; 2.387 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                       ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r9Lower|q[13]                         ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.601      ; 3.183      ;
; 2.387 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                       ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r9Lower|q[11]                         ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.601      ; 3.183      ;
; 2.387 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                       ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r9Lower|q[9]                          ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.601      ; 3.183      ;
; 2.394 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                       ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32_Load124:dataRamAddress|Pre_Q[31]    ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.589      ; 3.178      ;
; 2.394 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                       ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32_Load124:dataRamAddress|Pre_Q[30]    ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.589      ; 3.178      ;
; 2.394 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                       ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32_Load124:dataRamAddress|Pre_Q[29]    ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.589      ; 3.178      ;
; 2.394 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                       ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32_Load124:dataRamAddress|Pre_Q[28]    ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.589      ; 3.178      ;
; 2.394 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                       ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32_Load124:dataRamAddress|Pre_Q[25]    ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.589      ; 3.178      ;
; 2.394 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                       ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32_Load124:dataRamAddress|Pre_Q[22]    ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.589      ; 3.178      ;
; 2.394 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                       ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32_Load124:dataRamAddress|Pre_Q[21]    ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.589      ; 3.178      ;
; 2.394 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                       ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32_Load124:dataRamAddress|Pre_Q[20]    ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.589      ; 3.178      ;
; 2.394 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                       ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32_Load124:dataRamAddress|Pre_Q[19]    ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.589      ; 3.178      ;
; 2.394 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                       ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32_Load124:dataRamAddress|Pre_Q[12]    ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.589      ; 3.178      ;
; 2.394 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                       ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32_Load124:dataRamAddress|Pre_Q[8]     ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.589      ; 3.178      ;
; 2.395 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                       ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32_Load124:peripheralAddress|Pre_Q[29] ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.595      ; 3.185      ;
; 2.395 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                       ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32_Load124:peripheralAddress|Pre_Q[28] ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.595      ; 3.185      ;
; 2.395 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                       ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32_Load124:peripheralAddress|Pre_Q[26] ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.595      ; 3.185      ;
; 2.395 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                       ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32_Load124:peripheralAddress|Pre_Q[25] ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.595      ; 3.185      ;
; 2.395 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                       ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32_Load124:peripheralAddress|Pre_Q[23] ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.595      ; 3.185      ;
; 2.395 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                       ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32_Load124:peripheralAddress|Pre_Q[22] ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.595      ; 3.185      ;
; 2.395 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                       ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32_Load124:peripheralAddress|Pre_Q[20] ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.595      ; 3.185      ;
; 2.395 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                       ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32_Load124:peripheralAddress|Pre_Q[19] ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.595      ; 3.185      ;
; 2.410 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                       ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r10Upper|q[14]                        ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.574      ; 3.179      ;
; 2.410 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                       ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r10Upper|q[12]                        ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.574      ; 3.179      ;
; 2.410 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                       ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r10Upper|q[10]                        ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.574      ; 3.179      ;
; 2.410 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                       ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r10Upper|q[8]                         ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.574      ; 3.179      ;
; 2.410 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                       ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r10Upper|q[6]                         ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.574      ; 3.179      ;
; 2.410 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                       ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r10Upper|q[4]                         ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.574      ; 3.179      ;
; 2.410 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                       ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r10Upper|q[2]                         ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.574      ; 3.179      ;
; 2.410 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                       ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r10Upper|q[0]                         ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.574      ; 3.179      ;
; 2.411 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                       ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r8Upper|q[14]                         ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.574      ; 3.180      ;
; 2.411 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                       ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r8Upper|q[12]                         ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.574      ; 3.180      ;
; 2.411 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                       ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r8Upper|q[10]                         ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.574      ; 3.180      ;
; 2.411 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                       ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r8Upper|q[8]                          ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.574      ; 3.180      ;
; 2.411 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                       ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r8Upper|q[6]                          ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.574      ; 3.180      ;
; 2.411 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                       ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r8Upper|q[4]                          ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.574      ; 3.180      ;
; 2.411 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                       ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r8Upper|q[2]                          ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.574      ; 3.180      ;
; 2.416 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                       ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r8Lower|q[1]                          ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.570      ; 3.181      ;
; 2.416 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                       ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r8Lower|q[6]                          ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.570      ; 3.181      ;
; 2.416 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                       ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r8Lower|q[4]                          ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.570      ; 3.181      ;
; 2.416 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                       ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r8Lower|q[2]                          ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.570      ; 3.181      ;
; 2.416 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                       ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r9Lower|q[2]                          ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.570      ; 3.181      ;
; 2.416 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                       ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r8Lower|q[15]                         ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.571      ; 3.182      ;
; 2.416 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                       ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r8Lower|q[12]                         ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.570      ; 3.181      ;
; 2.416 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                       ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r8Lower|q[10]                         ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.570      ; 3.181      ;
; 2.416 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                       ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r8Lower|q[8]                          ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.570      ; 3.181      ;
; 2.417 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                       ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r8Lower|q[5]                          ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.574      ; 3.186      ;
; 2.417 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                       ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r13Upper|q[14]                        ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.572      ; 3.184      ;
; 2.417 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                       ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32_Load124:peripheralAddress|Pre_Q[15] ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.572      ; 3.184      ;
; 2.418 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                       ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r13Lower|q[0]                         ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.572      ; 3.185      ;
; 2.418 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                       ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r13Lower|q[6]                         ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.572      ; 3.185      ;
+-------+----------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 3
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 36.379 ns




+--------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                                                     ;
+-------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                         ; Slack  ; End Point TNS ;
+-------------------------------------------------------------------------------+--------+---------------+
; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 10.011 ; 0.000         ;
; i_CLOCK_50                                                                    ; 10.108 ; 0.000         ;
; altera_reserved_tck                                                           ; 47.196 ; 0.000         ;
+-------------------------------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                                                     ;
+-------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                         ; Slack ; End Point TNS ;
+-------------------------------------------------------------------------------+-------+---------------+
; i_CLOCK_50                                                                    ; 0.157 ; 0.000         ;
; altera_reserved_tck                                                           ; 0.186 ; 0.000         ;
; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.195 ; 0.000         ;
+-------------------------------------------------------------------------------+-------+---------------+


+----------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary        ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; i_CLOCK_50          ; 17.560 ; 0.000         ;
; altera_reserved_tck ; 98.472 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Fast 1200mV 0C Model Removal Summary        ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 0.503 ; 0.000         ;
; i_CLOCK_50          ; 0.570 ; 0.000         ;
+---------------------+-------+---------------+


+--------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                                                       ;
+-------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                         ; Slack  ; End Point TNS ;
+-------------------------------------------------------------------------------+--------+---------------+
; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 7.442  ; 0.000         ;
; i_CLOCK_50                                                                    ; 9.200  ; 0.000         ;
; altera_reserved_tck                                                           ; 49.293 ; 0.000         ;
+-------------------------------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                             ; To Node                                                                                                                     ; Launch Clock                                                                  ; Latch Clock                                                                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+--------------+------------+------------+
; 10.011 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a0~portb_address_reg0 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|video            ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.177     ; 5.183      ;
; 10.188 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a3~portb_address_reg0 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|video            ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.178     ; 5.005      ;
; 10.669 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[1]                                                                              ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|video            ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.040     ; 4.662      ;
; 10.692 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[2]                                                                              ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|video            ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.040     ; 4.639      ;
; 10.850 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[0]                                                                              ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|video            ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.040     ; 4.481      ;
; 10.877 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[1]                                                                              ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|video            ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.037     ; 4.457      ;
; 11.024 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[2]                                                                              ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|video            ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.037     ; 4.310      ;
; 11.189 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[3]                                                                              ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|video            ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.037     ; 4.145      ;
; 13.380 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[7]                                                                           ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|video            ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.041     ; 1.950      ;
; 13.387 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[4]                                                                           ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|video            ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.041     ; 1.943      ;
; 13.474 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[3]                                                                           ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|video            ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.041     ; 1.856      ;
; 13.524 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[6]                                                                           ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|video            ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.041     ; 1.806      ;
; 13.575 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[9]                                                                              ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[7]    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.032     ; 1.764      ;
; 13.575 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[9]                                                                              ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[6]    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.032     ; 1.764      ;
; 13.575 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[9]                                                                              ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[5]    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.032     ; 1.764      ;
; 13.575 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[9]                                                                              ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[4]    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.032     ; 1.764      ;
; 13.575 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[9]                                                                              ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[3]    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.032     ; 1.764      ;
; 13.575 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[9]                                                                              ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[2]    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.032     ; 1.764      ;
; 13.575 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[9]                                                                              ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[1]    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.032     ; 1.764      ;
; 13.575 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[9]                                                                              ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[0]    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.032     ; 1.764      ;
; 13.602 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[8]                                                                              ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[7]    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.032     ; 1.737      ;
; 13.602 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[8]                                                                              ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[6]    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.032     ; 1.737      ;
; 13.602 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[8]                                                                              ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[5]    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.032     ; 1.737      ;
; 13.602 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[8]                                                                              ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[4]    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.032     ; 1.737      ;
; 13.602 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[8]                                                                              ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[3]    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.032     ; 1.737      ;
; 13.602 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[8]                                                                              ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[2]    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.032     ; 1.737      ;
; 13.602 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[8]                                                                              ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[1]    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.032     ; 1.737      ;
; 13.602 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[8]                                                                              ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[0]    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.032     ; 1.737      ;
; 13.627 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[1]                                                                           ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|video            ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.041     ; 1.703      ;
; 13.674 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[10]                                                                             ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[7]    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.032     ; 1.665      ;
; 13.674 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[10]                                                                             ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[6]    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.032     ; 1.665      ;
; 13.674 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[10]                                                                             ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[5]    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.032     ; 1.665      ;
; 13.674 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[10]                                                                             ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[4]    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.032     ; 1.665      ;
; 13.674 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[10]                                                                             ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[3]    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.032     ; 1.665      ;
; 13.674 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[10]                                                                             ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[2]    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.032     ; 1.665      ;
; 13.674 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[10]                                                                             ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[1]    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.032     ; 1.665      ;
; 13.674 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[10]                                                                             ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[0]    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.032     ; 1.665      ;
; 13.694 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[7]                                                                              ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[7]    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.032     ; 1.645      ;
; 13.694 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[7]                                                                              ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[6]    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.032     ; 1.645      ;
; 13.694 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[7]                                                                              ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[5]    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.032     ; 1.645      ;
; 13.694 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[7]                                                                              ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[4]    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.032     ; 1.645      ;
; 13.694 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[7]                                                                              ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[3]    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.032     ; 1.645      ;
; 13.694 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[7]                                                                              ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[2]    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.032     ; 1.645      ;
; 13.694 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[7]                                                                              ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[1]    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.032     ; 1.645      ;
; 13.694 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[7]                                                                              ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[0]    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.032     ; 1.645      ;
; 13.747 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[6]                                                                              ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[7]    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.032     ; 1.592      ;
; 13.747 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[6]                                                                              ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[6]    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.032     ; 1.592      ;
; 13.747 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[6]                                                                              ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[5]    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.032     ; 1.592      ;
; 13.747 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[6]                                                                              ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[4]    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.032     ; 1.592      ;
; 13.747 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[6]                                                                              ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[3]    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.032     ; 1.592      ;
; 13.747 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[6]                                                                              ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[2]    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.032     ; 1.592      ;
; 13.747 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[6]                                                                              ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[1]    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.032     ; 1.592      ;
; 13.747 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[6]                                                                              ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[0]    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.032     ; 1.592      ;
; 13.771 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[5]                                                                           ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|video            ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.041     ; 1.559      ;
; 13.785 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[9]                                                                              ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[9] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.032     ; 1.554      ;
; 13.785 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[9]                                                                              ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[7] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.032     ; 1.554      ;
; 13.785 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[9]                                                                              ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.032     ; 1.554      ;
; 13.785 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[9]                                                                              ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[1] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.032     ; 1.554      ;
; 13.785 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[9]                                                                              ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[2] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.032     ; 1.554      ;
; 13.785 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[9]                                                                              ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[3] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.032     ; 1.554      ;
; 13.785 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[9]                                                                              ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[4] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.032     ; 1.554      ;
; 13.785 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[9]                                                                              ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[5] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.032     ; 1.554      ;
; 13.785 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[9]                                                                              ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[6] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.032     ; 1.554      ;
; 13.785 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[9]                                                                              ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[8] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.032     ; 1.554      ;
; 13.794 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[9]                                                                              ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|prescaleRow[0]   ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.032     ; 1.545      ;
; 13.794 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[9]                                                                              ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|prescaleRow[1]   ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.032     ; 1.545      ;
; 13.795 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[4]                                                                           ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[7]    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.036     ; 1.540      ;
; 13.795 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[4]                                                                           ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[6]    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.036     ; 1.540      ;
; 13.795 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[4]                                                                           ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[5]    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.036     ; 1.540      ;
; 13.795 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[4]                                                                           ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[4]    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.036     ; 1.540      ;
; 13.795 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[4]                                                                           ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[3]    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.036     ; 1.540      ;
; 13.795 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[4]                                                                           ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[2]    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.036     ; 1.540      ;
; 13.795 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[4]                                                                           ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[1]    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.036     ; 1.540      ;
; 13.795 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[4]                                                                           ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[0]    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.036     ; 1.540      ;
; 13.812 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[8]                                                                              ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[9] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.032     ; 1.527      ;
; 13.812 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[8]                                                                              ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[7] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.032     ; 1.527      ;
; 13.812 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[8]                                                                              ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.032     ; 1.527      ;
; 13.812 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[8]                                                                              ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[1] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.032     ; 1.527      ;
; 13.812 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[8]                                                                              ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[2] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.032     ; 1.527      ;
; 13.812 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[8]                                                                              ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[3] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.032     ; 1.527      ;
; 13.812 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[8]                                                                              ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[4] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.032     ; 1.527      ;
; 13.812 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[8]                                                                              ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[5] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.032     ; 1.527      ;
; 13.812 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[8]                                                                              ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[6] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.032     ; 1.527      ;
; 13.812 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[8]                                                                              ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[8] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.032     ; 1.527      ;
; 13.821 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[8]                                                                              ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|prescaleRow[0]   ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.032     ; 1.518      ;
; 13.821 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[8]                                                                              ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|prescaleRow[1]   ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.032     ; 1.518      ;
; 13.839 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[1]                                                                           ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[7]    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.036     ; 1.496      ;
; 13.839 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[1]                                                                           ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[6]    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.036     ; 1.496      ;
; 13.839 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[1]                                                                           ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[5]    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.036     ; 1.496      ;
; 13.839 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[1]                                                                           ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[4]    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.036     ; 1.496      ;
; 13.839 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[1]                                                                           ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[3]    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.036     ; 1.496      ;
; 13.839 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[1]                                                                           ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[2]    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.036     ; 1.496      ;
; 13.839 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[1]                                                                           ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[1]    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.036     ; 1.496      ;
; 13.839 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[1]                                                                           ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[0]    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.036     ; 1.496      ;
; 13.842 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[9]                                                                           ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|video            ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.041     ; 1.488      ;
; 13.884 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[10]                                                                             ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[9] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.032     ; 1.455      ;
; 13.884 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[10]                                                                             ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[7] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.032     ; 1.455      ;
; 13.884 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[10]                                                                             ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.032     ; 1.455      ;
; 13.884 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[10]                                                                             ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[1] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.032     ; 1.455      ;
; 13.884 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[10]                                                                             ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[2] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.032     ; 1.455      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'i_CLOCK_50'                                                                                                                                                                                                                                                                                                                                                ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                       ; To Node                                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 10.108 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_32K:\GEN_32KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_b214:auto_generated|ram_block1a16~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_32:conditionCodeRegister|q[2]            ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.044     ; 9.835      ;
; 10.115 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_32K:\GEN_32KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_b214:auto_generated|ram_block1a13~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_32:conditionCodeRegister|q[2]            ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.058     ; 9.814      ;
; 10.128 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_32K:\GEN_32KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_b214:auto_generated|ram_block1a16~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_32:conditionCodeRegister|q[4]            ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.031     ; 9.828      ;
; 10.135 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_32K:\GEN_32KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_b214:auto_generated|ram_block1a16~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32_Load124:peripheralAddress|Pre_Q[31] ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.046     ; 9.806      ;
; 10.135 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_32K:\GEN_32KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_b214:auto_generated|ram_block1a13~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_32:conditionCodeRegister|q[4]            ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.045     ; 9.807      ;
; 10.139 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_32K:\GEN_32KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_b214:auto_generated|ram_block1a16~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32_Load124:peripheralAddress|Pre_Q[23] ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.012     ; 9.836      ;
; 10.141 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_32K:\GEN_32KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_b214:auto_generated|ram_block1a17~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_32:conditionCodeRegister|q[2]            ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.051     ; 9.795      ;
; 10.142 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_32K:\GEN_32KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_b214:auto_generated|ram_block1a13~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32_Load124:peripheralAddress|Pre_Q[31] ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.060     ; 9.785      ;
; 10.154 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_32K:\GEN_32KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_b214:auto_generated|ram_block1a16~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter|Pre_Q[28]            ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.227     ; 9.606      ;
; 10.157 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_32K:\GEN_32KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_b214:auto_generated|ram_block1a13~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32_Load124:peripheralAddress|Pre_Q[23] ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.026     ; 9.804      ;
; 10.159 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_32K:\GEN_32KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_b214:auto_generated|ram_block1a12~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_32:conditionCodeRegister|q[2]            ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.058     ; 9.770      ;
; 10.161 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_32K:\GEN_32KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_b214:auto_generated|ram_block1a17~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_32:conditionCodeRegister|q[4]            ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.038     ; 9.788      ;
; 10.161 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_32K:\GEN_32KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_b214:auto_generated|ram_block1a13~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter|Pre_Q[28]            ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.241     ; 9.585      ;
; 10.168 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_32K:\GEN_32KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_b214:auto_generated|ram_block1a17~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32_Load124:peripheralAddress|Pre_Q[31] ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.053     ; 9.766      ;
; 10.172 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_32K:\GEN_32KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_b214:auto_generated|ram_block1a17~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32_Load124:peripheralAddress|Pre_Q[23] ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.019     ; 9.796      ;
; 10.179 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_32K:\GEN_32KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_b214:auto_generated|ram_block1a12~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_32:conditionCodeRegister|q[4]            ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.045     ; 9.763      ;
; 10.186 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_32K:\GEN_32KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_b214:auto_generated|ram_block1a12~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32_Load124:peripheralAddress|Pre_Q[31] ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.060     ; 9.741      ;
; 10.187 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_32K:\GEN_32KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_b214:auto_generated|ram_block1a17~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter|Pre_Q[28]            ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.234     ; 9.566      ;
; 10.201 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_32K:\GEN_32KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_b214:auto_generated|ram_block1a12~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32_Load124:peripheralAddress|Pre_Q[23] ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.026     ; 9.760      ;
; 10.205 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_32K:\GEN_32KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_b214:auto_generated|ram_block1a12~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter|Pre_Q[28]            ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.241     ; 9.541      ;
; 10.215 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_32K:\GEN_32KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_b214:auto_generated|ram_block1a16~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r12Upper|q[14]                        ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.032     ; 9.740      ;
; 10.222 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_32K:\GEN_32KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_b214:auto_generated|ram_block1a13~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r12Upper|q[14]                        ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.046     ; 9.719      ;
; 10.231 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_32K:\GEN_32KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_b214:auto_generated|ram_block1a16~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r13Upper|q[14]                        ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.015     ; 9.741      ;
; 10.238 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_32K:\GEN_32KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_b214:auto_generated|ram_block1a13~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r13Upper|q[14]                        ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.029     ; 9.720      ;
; 10.248 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_32K:\GEN_32KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_b214:auto_generated|ram_block1a17~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r12Upper|q[14]                        ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.039     ; 9.700      ;
; 10.258 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_32K:\GEN_32KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_b214:auto_generated|ram_block1a16~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r9Upper|q[14]                         ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.038     ; 9.691      ;
; 10.264 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_32K:\GEN_32KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_b214:auto_generated|ram_block1a17~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r13Upper|q[14]                        ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.022     ; 9.701      ;
; 10.265 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_32K:\GEN_32KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_b214:auto_generated|ram_block1a13~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r9Upper|q[14]                         ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.052     ; 9.670      ;
; 10.266 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_32K:\GEN_32KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_b214:auto_generated|ram_block1a12~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r12Upper|q[14]                        ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.046     ; 9.675      ;
; 10.269 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_32K:\GEN_32KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_b214:auto_generated|ram_block1a16~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r10Upper|q[14]                        ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.024     ; 9.694      ;
; 10.276 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_32K:\GEN_32KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_b214:auto_generated|ram_block1a13~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r10Upper|q[14]                        ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.038     ; 9.673      ;
; 10.280 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_32K:\GEN_32KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_b214:auto_generated|ram_block1a16~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_32:conditionCodeRegister|q[0]            ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.044     ; 9.663      ;
; 10.280 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_32K:\GEN_32KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_b214:auto_generated|ram_block1a16~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_32:conditionCodeRegister|q[3]            ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.031     ; 9.676      ;
; 10.281 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_32K:\GEN_32KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_b214:auto_generated|ram_block1a16~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_32:conditionCodeRegister|q[1]            ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.044     ; 9.662      ;
; 10.282 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_32K:\GEN_32KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_b214:auto_generated|ram_block1a12~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r13Upper|q[14]                        ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.029     ; 9.676      ;
; 10.287 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_32K:\GEN_32KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_b214:auto_generated|ram_block1a16~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r11Upper|q[14]                        ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.030     ; 9.670      ;
; 10.287 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_32K:\GEN_32KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_b214:auto_generated|ram_block1a13~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_32:conditionCodeRegister|q[0]            ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.058     ; 9.642      ;
; 10.287 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_32K:\GEN_32KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_b214:auto_generated|ram_block1a13~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_32:conditionCodeRegister|q[3]            ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.045     ; 9.655      ;
; 10.288 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_32K:\GEN_32KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_b214:auto_generated|ram_block1a13~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_32:conditionCodeRegister|q[1]            ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.058     ; 9.641      ;
; 10.289 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_32K:\GEN_32KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_b214:auto_generated|ram_block1a16~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32_Load124:dataRamAddress|Pre_Q[23]    ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.035     ; 9.663      ;
; 10.291 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_32K:\GEN_32KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_b214:auto_generated|ram_block1a17~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r9Upper|q[14]                         ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.045     ; 9.651      ;
; 10.293 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_32K:\GEN_32KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_b214:auto_generated|ram_block1a16~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32_Load124:peripheralAddress|Pre_Q[26] ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.012     ; 9.682      ;
; 10.294 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_32K:\GEN_32KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_b214:auto_generated|ram_block1a13~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r11Upper|q[14]                        ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.044     ; 9.649      ;
; 10.295 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_32K:\GEN_32KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_b214:auto_generated|ram_block1a16~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32_Load124:peripheralAddress|Pre_Q[28] ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.012     ; 9.680      ;
; 10.302 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_32K:\GEN_32KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_b214:auto_generated|ram_block1a16~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r8Upper|q[14]                         ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.014     ; 9.671      ;
; 10.302 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_32K:\GEN_32KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_b214:auto_generated|ram_block1a17~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r10Upper|q[14]                        ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.031     ; 9.654      ;
; 10.302 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_32K:\GEN_32KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_b214:auto_generated|ram_block1a13~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32_Load124:peripheralAddress|Pre_Q[28] ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.026     ; 9.659      ;
; 10.305 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_32K:\GEN_32KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_b214:auto_generated|ram_block1a16~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32_Load124:dataRamAddress|Pre_Q[30]    ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.016     ; 9.666      ;
; 10.307 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_32K:\GEN_32KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_b214:auto_generated|ram_block1a13~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32_Load124:dataRamAddress|Pre_Q[23]    ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.049     ; 9.631      ;
; 10.309 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_32K:\GEN_32KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_b214:auto_generated|ram_block1a12~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r9Upper|q[14]                         ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.052     ; 9.626      ;
; 10.309 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_32K:\GEN_32KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_b214:auto_generated|ram_block1a13~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r8Upper|q[14]                         ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.028     ; 9.650      ;
; 10.312 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_32K:\GEN_32KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_b214:auto_generated|ram_block1a13~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32_Load124:dataRamAddress|Pre_Q[30]    ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.030     ; 9.645      ;
; 10.313 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_32K:\GEN_32KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_b214:auto_generated|ram_block1a17~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_32:conditionCodeRegister|q[0]            ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.051     ; 9.623      ;
; 10.313 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_32K:\GEN_32KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_b214:auto_generated|ram_block1a17~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_32:conditionCodeRegister|q[3]            ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.038     ; 9.636      ;
; 10.314 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_32K:\GEN_32KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_b214:auto_generated|ram_block1a17~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_32:conditionCodeRegister|q[1]            ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.051     ; 9.622      ;
; 10.320 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_32K:\GEN_32KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_b214:auto_generated|ram_block1a12~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r10Upper|q[14]                        ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.038     ; 9.629      ;
; 10.320 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_32K:\GEN_32KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_b214:auto_generated|ram_block1a17~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r11Upper|q[14]                        ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.037     ; 9.630      ;
; 10.322 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_32K:\GEN_32KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_b214:auto_generated|ram_block1a17~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32_Load124:dataRamAddress|Pre_Q[23]    ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.042     ; 9.623      ;
; 10.325 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_32K:\GEN_32KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_b214:auto_generated|ram_block1a16~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32_Load124:peripheralAddress|Pre_Q[30] ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.015     ; 9.647      ;
; 10.326 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_32K:\GEN_32KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_b214:auto_generated|ram_block1a17~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32_Load124:peripheralAddress|Pre_Q[26] ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.019     ; 9.642      ;
; 10.328 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_32K:\GEN_32KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_b214:auto_generated|ram_block1a16~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r12Upper|q[7]                         ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.039     ; 9.620      ;
; 10.328 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_32K:\GEN_32KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_b214:auto_generated|ram_block1a17~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32_Load124:peripheralAddress|Pre_Q[28] ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.019     ; 9.640      ;
; 10.331 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_32K:\GEN_32KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_b214:auto_generated|ram_block1a12~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_32:conditionCodeRegister|q[0]            ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.058     ; 9.598      ;
; 10.331 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_32K:\GEN_32KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_b214:auto_generated|ram_block1a12~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_32:conditionCodeRegister|q[3]            ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.045     ; 9.611      ;
; 10.332 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_32K:\GEN_32KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_b214:auto_generated|ram_block1a12~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_32:conditionCodeRegister|q[1]            ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.058     ; 9.597      ;
; 10.332 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_32K:\GEN_32KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_b214:auto_generated|ram_block1a13~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32_Load124:peripheralAddress|Pre_Q[30] ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.029     ; 9.626      ;
; 10.335 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_32K:\GEN_32KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_b214:auto_generated|ram_block1a17~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r8Upper|q[14]                         ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.021     ; 9.631      ;
; 10.338 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_32K:\GEN_32KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_b214:auto_generated|ram_block1a12~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r11Upper|q[14]                        ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.044     ; 9.605      ;
; 10.338 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_32K:\GEN_32KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_b214:auto_generated|ram_block1a17~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32_Load124:dataRamAddress|Pre_Q[30]    ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.023     ; 9.626      ;
; 10.341 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_32K:\GEN_32KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_b214:auto_generated|ram_block1a16~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r14Upper|q[7]                         ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.025     ; 9.621      ;
; 10.342 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_32K:\GEN_32KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_b214:auto_generated|ram_block1a13~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32_Load124:peripheralAddress|Pre_Q[26] ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.026     ; 9.619      ;
; 10.343 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_32K:\GEN_32KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_b214:auto_generated|ram_block1a16~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter|Pre_Q[31]            ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.054     ; 9.590      ;
; 10.346 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_32K:\GEN_32KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_b214:auto_generated|ram_block1a16~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r9Upper|q[12]                         ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.038     ; 9.603      ;
; 10.346 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_32K:\GEN_32KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_b214:auto_generated|ram_block1a12~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32_Load124:peripheralAddress|Pre_Q[28] ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.026     ; 9.615      ;
; 10.346 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_32K:\GEN_32KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_b214:auto_generated|ram_block1a13~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r12Upper|q[7]                         ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.053     ; 9.588      ;
; 10.350 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_32K:\GEN_32KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_b214:auto_generated|ram_block1a13~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter|Pre_Q[31]            ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.068     ; 9.569      ;
; 10.351 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_32K:\GEN_32KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_b214:auto_generated|ram_block1a12~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32_Load124:dataRamAddress|Pre_Q[23]    ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.049     ; 9.587      ;
; 10.353 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_32K:\GEN_32KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_b214:auto_generated|ram_block1a12~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r8Upper|q[14]                         ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.028     ; 9.606      ;
; 10.353 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_32K:\GEN_32KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_b214:auto_generated|ram_block1a13~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r9Upper|q[12]                         ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.052     ; 9.582      ;
; 10.356 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_32K:\GEN_32KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_b214:auto_generated|ram_block1a12~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32_Load124:dataRamAddress|Pre_Q[30]    ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.030     ; 9.601      ;
; 10.357 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_32K:\GEN_32KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_b214:auto_generated|ram_block1a15~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_32:conditionCodeRegister|q[2]            ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.047     ; 9.583      ;
; 10.358 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_32K:\GEN_32KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_b214:auto_generated|ram_block1a16~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r10Upper|q[12]                        ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.024     ; 9.605      ;
; 10.358 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_32K:\GEN_32KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_b214:auto_generated|ram_block1a17~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32_Load124:peripheralAddress|Pre_Q[30] ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.022     ; 9.607      ;
; 10.359 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_32K:\GEN_32KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_b214:auto_generated|ram_block1a13~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r14Upper|q[7]                         ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.039     ; 9.589      ;
; 10.360 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_32K:\GEN_32KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_b214:auto_generated|ram_block1a16~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r12Upper|q[12]                        ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.031     ; 9.596      ;
; 10.361 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_32K:\GEN_32KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_b214:auto_generated|ram_block1a17~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r12Upper|q[7]                         ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.046     ; 9.580      ;
; 10.365 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_32K:\GEN_32KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_b214:auto_generated|ram_block1a13~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r10Upper|q[12]                        ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.038     ; 9.584      ;
; 10.367 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_32K:\GEN_32KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_b214:auto_generated|ram_block1a13~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r12Upper|q[12]                        ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.045     ; 9.575      ;
; 10.372 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_32K:\GEN_32KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_b214:auto_generated|ram_block1a16~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r13Upper|q[12]                        ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.019     ; 9.596      ;
; 10.374 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_32K:\GEN_32KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_b214:auto_generated|ram_block1a17~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r14Upper|q[7]                         ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.032     ; 9.581      ;
; 10.375 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_32K:\GEN_32KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_b214:auto_generated|ram_block1a16~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32:stackAddress|Pre_Q[28]              ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.044     ; 9.568      ;
; 10.376 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_32K:\GEN_32KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_b214:auto_generated|ram_block1a12~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32_Load124:peripheralAddress|Pre_Q[30] ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.029     ; 9.582      ;
; 10.376 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_32K:\GEN_32KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_b214:auto_generated|ram_block1a17~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter|Pre_Q[31]            ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.061     ; 9.550      ;
; 10.377 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_32K:\GEN_32KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_b214:auto_generated|ram_block1a15~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_32:conditionCodeRegister|q[4]            ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.034     ; 9.576      ;
; 10.379 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_32K:\GEN_32KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_b214:auto_generated|ram_block1a17~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r9Upper|q[12]                         ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.045     ; 9.563      ;
; 10.379 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_32K:\GEN_32KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_b214:auto_generated|ram_block1a13~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r13Upper|q[12]                        ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.033     ; 9.575      ;
; 10.382 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_32K:\GEN_32KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_b214:auto_generated|ram_block1a13~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32:stackAddress|Pre_Q[28]              ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.058     ; 9.547      ;
; 10.384 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_32K:\GEN_32KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_b214:auto_generated|ram_block1a15~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32_Load124:peripheralAddress|Pre_Q[31] ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.049     ; 9.554      ;
; 10.385 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_32K:\GEN_32KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_b214:auto_generated|ram_block1a16~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r11Upper|q[15]                        ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.037     ; 9.565      ;
; 10.386 ; R32V2020_top:R32V2020_top|BlockRom_Instruction_32K:\GEN_32KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_b214:auto_generated|ram_block1a12~porta_address_reg0 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32_Load124:peripheralAddress|Pre_Q[26] ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.026     ; 9.575      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                              ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 47.196 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.444      ; 3.235      ;
; 47.209 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.446      ; 3.224      ;
; 47.246 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][2]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.444      ; 3.185      ;
; 47.255 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.446      ; 3.178      ;
; 47.435 ; R32V2020_top:R32V2020_top|BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.434      ; 2.986      ;
; 47.459 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][5]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.444      ; 2.972      ;
; 47.465 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.446      ; 2.968      ;
; 47.513 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.446      ; 2.920      ;
; 47.589 ; R32V2020_top:R32V2020_top|BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]                                                                                                                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.439      ; 2.837      ;
; 47.647 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.446      ; 2.786      ;
; 47.667 ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                                                                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.441      ; 2.761      ;
; 47.802 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.444      ; 2.629      ;
; 47.808 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.444      ; 2.623      ;
; 47.811 ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.443      ; 2.619      ;
; 47.960 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][5]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.446      ; 2.473      ;
; 47.964 ; R32V2020_top:R32V2020_top|BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.443      ; 2.466      ;
; 47.992 ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]                                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.442      ; 2.437      ;
; 48.034 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.446      ; 2.399      ;
; 48.034 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.446      ; 2.399      ;
; 48.064 ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.442      ; 2.365      ;
; 48.222 ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                                                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.442      ; 2.207      ;
; 48.252 ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[0]                                                                                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.443      ; 2.178      ;
; 48.283 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.442      ; 2.146      ;
; 48.400 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.442      ; 2.029      ;
; 48.448 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.442      ; 1.981      ;
; 48.455 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.441      ; 1.973      ;
; 48.457 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.442      ; 1.972      ;
; 48.499 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.441      ; 1.929      ;
; 48.696 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[1]          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.444      ; 1.735      ;
; 48.698 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.444      ; 1.733      ;
; 48.753 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.444      ; 1.678      ;
; 48.860 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.440      ; 1.567      ;
; 48.878 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0]          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.444      ; 1.553      ;
; 48.988 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.440      ; 1.439      ;
; 49.449 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.442      ; 0.980      ;
; 49.549 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.441      ; 0.879      ;
; 96.337 ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                       ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[18]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 3.612      ;
; 96.337 ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                       ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[16]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 3.612      ;
; 96.337 ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                       ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[17]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 3.612      ;
; 96.339 ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                       ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[18]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 3.610      ;
; 96.339 ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                       ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[16]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 3.610      ;
; 96.339 ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                       ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[17]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 3.610      ;
; 96.453 ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                       ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[18]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 3.496      ;
; 96.453 ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                       ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[16]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 3.496      ;
; 96.453 ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                       ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[17]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 3.496      ;
; 96.475 ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                       ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[18]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 3.474      ;
; 96.475 ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                       ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[16]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 3.474      ;
; 96.475 ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                       ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[17]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 3.474      ;
; 96.525 ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                       ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 3.423      ;
; 96.525 ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                       ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 3.423      ;
; 96.525 ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                       ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[8]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 3.423      ;
; 96.525 ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                       ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[9]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 3.423      ;
; 96.525 ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                       ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[15]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 3.423      ;
; 96.525 ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                       ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[11]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 3.423      ;
; 96.525 ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                       ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[12]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 3.423      ;
; 96.525 ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                       ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[14]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 3.423      ;
; 96.525 ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                       ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[13]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 3.423      ;
; 96.525 ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                       ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[10]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 3.423      ;
; 96.525 ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                       ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 3.423      ;
; 96.525 ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                       ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 3.423      ;
; 96.527 ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                       ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 3.421      ;
; 96.527 ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                       ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 3.421      ;
; 96.527 ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                       ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[8]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 3.421      ;
; 96.527 ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                       ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[9]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 3.421      ;
; 96.527 ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                       ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[15]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 3.421      ;
; 96.527 ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                       ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[11]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 3.421      ;
; 96.527 ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                       ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[12]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 3.421      ;
; 96.527 ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                       ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[14]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 3.421      ;
; 96.527 ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                       ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[13]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 3.421      ;
; 96.527 ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                       ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[10]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 3.421      ;
; 96.527 ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                       ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 3.421      ;
; 96.527 ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                       ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 3.421      ;
; 96.641 ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                       ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 3.307      ;
; 96.641 ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                       ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 3.307      ;
; 96.641 ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                       ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[8]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 3.307      ;
; 96.641 ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                       ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[9]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 3.307      ;
; 96.641 ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                       ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[15]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 3.307      ;
; 96.641 ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                       ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[11]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 3.307      ;
; 96.641 ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                       ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[12]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 3.307      ;
; 96.641 ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                       ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[14]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 3.307      ;
; 96.641 ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                       ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[13]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 3.307      ;
; 96.641 ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                       ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[10]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 3.307      ;
; 96.641 ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                       ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 3.307      ;
; 96.641 ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                       ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 3.307      ;
; 96.663 ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                       ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 3.285      ;
; 96.663 ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                       ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 3.285      ;
; 96.663 ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                       ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[8]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 3.285      ;
; 96.663 ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                       ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[9]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 3.285      ;
; 96.663 ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                       ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[15]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 3.285      ;
; 96.663 ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                       ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[11]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 3.285      ;
; 96.663 ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                       ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[12]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 3.285      ;
; 96.663 ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                       ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[14]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 3.285      ;
; 96.663 ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                       ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[13]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 3.285      ;
; 96.663 ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                       ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[10]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 3.285      ;
; 96.663 ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                       ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 3.285      ;
; 96.663 ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                       ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 3.285      ;
; 96.723 ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                       ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[18]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 3.226      ;
; 96.723 ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                       ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[16]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 3.226      ;
; 96.723 ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                       ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[17]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 3.226      ;
; 96.773 ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                       ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[19]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 3.179      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'i_CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                               ; To Node                                                                                                                                                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.157 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|rxCurrentByteBuffer[0]                                                                                      ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0                     ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.219      ; 0.480      ;
; 0.163 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|rxCurrentByteBuffer[3]                                                                                      ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0                     ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.219      ; 0.486      ;
; 0.163 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter|Pre_Q[2]                                                                              ; R32V2020_top:R32V2020_top|BlockRom_Instruction_32K:\GEN_32KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_b214:auto_generated|ram_block1a18~porta_address_reg0         ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.219      ; 0.486      ;
; 0.164 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|rxCurrentByteBuffer[6]                                                                                      ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0                     ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.219      ; 0.487      ;
; 0.166 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|rxCurrentByteBuffer[2]                                                                                      ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0                     ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.219      ; 0.489      ;
; 0.166 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|rxCurrentByteBuffer[7]                                                                                      ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0                     ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.219      ; 0.489      ;
; 0.167 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|rxCurrentByteBuffer[4]                                                                                      ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0                     ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.219      ; 0.490      ;
; 0.168 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|rxInPointer[1]                                                                                              ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_address_reg0                    ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.218      ; 0.490      ;
; 0.169 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter|Pre_Q[3]                                                                              ; R32V2020_top:R32V2020_top|BlockRom_Instruction_32K:\GEN_32KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_b214:auto_generated|ram_block1a18~porta_address_reg0         ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.219      ; 0.492      ;
; 0.176 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|rxCurrentByteBuffer[5]                                                                                      ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0                     ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.219      ; 0.499      ;
; 0.179 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter|Pre_Q[4]                                                                              ; R32V2020_top:R32V2020_top|BlockRom_Instruction_32K:\GEN_32KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_b214:auto_generated|ram_block1a18~porta_address_reg0         ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.219      ; 0.502      ;
; 0.183 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter|Pre_Q[11]                                                                             ; R32V2020_top:R32V2020_top|BlockRom_Instruction_32K:\GEN_32KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_b214:auto_generated|ram_block1a18~porta_address_reg0         ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.219      ; 0.506      ;
; 0.187 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|cmd_out[47]                                                                                       ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|cmd_out[47]                                                                                       ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|txBuffer[7]                                                                                                 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|txBuffer[7]                                                                                                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|cmd_out[38]                                                                                       ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|cmd_out[38]                                                                                       ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|cmd_out[7]                                                                                        ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|cmd_out[7]                                                                                        ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|led_on_count[0]                                                                                   ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|led_on_count[0]                                                                                   ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|txByteSent                                                                                                  ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|txByteSent                                                                                                  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Wrap_Keyboard:kbdWrap|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[8] ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Wrap_Keyboard:kbdWrap|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[8] ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Wrap_Keyboard:kbdWrap|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[4] ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Wrap_Keyboard:kbdWrap|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[4] ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Wrap_Keyboard:kbdWrap|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[8]  ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Wrap_Keyboard:kbdWrap|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[8]  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Wrap_Keyboard:kbdWrap|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[0]  ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Wrap_Keyboard:kbdWrap|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[0]  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Wrap_Keyboard:kbdWrap|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[1]  ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Wrap_Keyboard:kbdWrap|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[1]  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Wrap_Keyboard:kbdWrap|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[2]  ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Wrap_Keyboard:kbdWrap|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[2]  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Wrap_Keyboard:kbdWrap|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[3]  ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Wrap_Keyboard:kbdWrap|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[3]  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Wrap_Keyboard:kbdWrap|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[4]  ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Wrap_Keyboard:kbdWrap|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[4]  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Wrap_Keyboard:kbdWrap|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[5]  ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Wrap_Keyboard:kbdWrap|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[5]  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Wrap_Keyboard:kbdWrap|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[6]  ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Wrap_Keyboard:kbdWrap|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[6]  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Wrap_Keyboard:kbdWrap|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[7]  ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Wrap_Keyboard:kbdWrap|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[7]  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Timer_Unit:timers|q_CPUCycleCounter[0]                                                                                        ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Timer_Unit:timers|q_CPUCycleCounter[0]                                                                                        ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Timer_Unit:timers|q_MillisecondCounter[0]                                                                                     ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Timer_Unit:timers|q_MillisecondCounter[0]                                                                                     ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|OneHotStateMachine:StateMachine|Pre_Q[0]                                                                                                ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|OneHotStateMachine:StateMachine|Pre_Q[0]                                                                                                ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|OneHotStateMachine:StateMachine|Pre_Q[1]                                                                                                ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|OneHotStateMachine:StateMachine|Pre_Q[1]                                                                                                ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|OneHotStateMachine:StateMachine|Pre_Q[2]                                                                                                ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|OneHotStateMachine:StateMachine|Pre_Q[2]                                                                                                ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|cmd_out[45]                                                                                       ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|cmd_out[45]                                                                                       ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|cmd_out[44]                                                                                       ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|cmd_out[44]                                                                                       ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|cmd_out[43]                                                                                       ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|cmd_out[43]                                                                                       ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|cmd_out[42]                                                                                       ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|cmd_out[42]                                                                                       ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|cmd_out[41]                                                                                       ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|cmd_out[41]                                                                                       ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|cmd_out[40]                                                                                       ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|cmd_out[40]                                                                                       ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|sdCS                                                                                              ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|sdCS                                                                                              ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|sdhc                                                                                              ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|sdhc                                                                                              ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|data_sig[0]                                                                                       ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|data_sig[0]                                                                                       ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|state.receive_byte                                                                                ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|state.receive_byte                                                                                ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|state.read_block_data                                                                             ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|state.read_block_data                                                                             ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|response_mode                                                                                     ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|response_mode                                                                                     ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|return_state.acmd41                                                                               ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|return_state.acmd41                                                                               ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|return_state.cmd8                                                                                 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|return_state.cmd8                                                                                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|return_state.write_block_init                                                                     ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|return_state.write_block_init                                                                     ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|return_state.cardsel                                                                              ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|return_state.cardsel                                                                              ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|return_state.poll_cmd                                                                             ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|return_state.poll_cmd                                                                             ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|return_state.cmd55                                                                                ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|return_state.cmd55                                                                                ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|return_state.read_block_wait                                                                      ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|return_state.read_block_wait                                                                      ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|state.send_cmd                                                                                    ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|state.send_cmd                                                                                    ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|state.send_regreq                                                                                 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|state.send_regreq                                                                                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|state.receive_ocr_wait                                                                            ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|state.receive_ocr_wait                                                                            ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|sclk_sig                                                                                          ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|sclk_sig                                                                                          ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|state.init                                                                                        ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|state.init                                                                                        ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|i2c:i2cIF|w_ack                                                                                                               ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|i2c:i2cIF|w_ack                                                                                                               ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|i2c:eepi2cIF|w_ack                                                                                                            ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|i2c:eepi2cIF|w_ack                                                                                                            ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|i2c:i2cIF|w_sda                                                                                                               ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|i2c:i2cIF|w_sda                                                                                                               ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|i2c:i2cIF|w_rw_bit                                                                                                            ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|i2c:i2cIF|w_rw_bit                                                                                                            ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|i2c:i2cIF|w_rw_flag                                                                                                           ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|i2c:i2cIF|w_rw_flag                                                                                                           ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|i2c:i2cIF|state.s_ack                                                                                                         ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|i2c:i2cIF|state.s_ack                                                                                                         ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|i2c:i2cIF|w_nbit[0]                                                                                                           ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|i2c:i2cIF|w_nbit[0]                                                                                                           ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|i2c:i2cIF|w_nbit[1]                                                                                                           ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|i2c:i2cIF|w_nbit[1]                                                                                                           ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|i2c:i2cIF|w_nbit[2]                                                                                                           ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|i2c:i2cIF|w_nbit[2]                                                                                                           ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|i2c:i2cIF|state.s_start                                                                                                       ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|i2c:i2cIF|state.s_start                                                                                                       ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|i2c:i2cIF|w_phase[1]                                                                                                          ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|i2c:i2cIF|w_phase[1]                                                                                                          ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|i2c:eepi2cIF|w_sda                                                                                                            ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|i2c:eepi2cIF|w_sda                                                                                                            ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|i2c:eepi2cIF|w_rw_bit                                                                                                         ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|i2c:eepi2cIF|w_rw_bit                                                                                                         ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|i2c:eepi2cIF|w_rw_flag                                                                                                        ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|i2c:eepi2cIF|w_rw_flag                                                                                                        ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|i2c:eepi2cIF|state.s_start                                                                                                    ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|i2c:eepi2cIF|state.s_start                                                                                                    ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|i2c:eepi2cIF|w_nbit[0]                                                                                                        ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|i2c:eepi2cIF|w_nbit[0]                                                                                                        ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|i2c:eepi2cIF|w_nbit[2]                                                                                                        ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|i2c:eepi2cIF|w_nbit[2]                                                                                                        ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|i2c:eepi2cIF|w_nbit[1]                                                                                                        ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|i2c:eepi2cIF|w_nbit[1]                                                                                                        ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|i2c:eepi2cIF|state.s_ack                                                                                                      ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|i2c:eepi2cIF|state.s_ack                                                                                                      ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|i2c:eepi2cIF|w_phase[1]                                                                                                       ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|i2c:eepi2cIF|w_phase[1]                                                                                                       ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|i2c:eepi2cIF|state.s_stop                                                                                                     ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|i2c:eepi2cIF|state.s_stop                                                                                                     ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|rxBitCount[3]                                                                                               ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|rxBitCount[3]                                                                                               ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|rxBitCount[2]                                                                                               ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|rxBitCount[2]                                                                                               ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|rxBitCount[1]                                                                                               ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|rxBitCount[1]                                                                                               ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Timer_Unit:timers|q_MicrosecondCounter[0]                                                                                     ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Timer_Unit:timers|q_MicrosecondCounter[0]                                                                                     ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                                                                                                                        ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                                                                                                                        ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.036      ; 0.307      ;
; 0.188 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|txBitCount[0]                                                                                               ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|txBitCount[0]                                                                                               ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|txBitCount[1]                                                                                               ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|txBitCount[1]                                                                                               ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|txBitCount[2]                                                                                               ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|txBitCount[2]                                                                                               ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|txBitCount[3]                                                                                               ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|txBitCount[3]                                                                                               ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Wrap_Keyboard:kbdWrap|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[0] ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Wrap_Keyboard:kbdWrap|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[0] ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Wrap_Keyboard:kbdWrap|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[1] ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Wrap_Keyboard:kbdWrap|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[1] ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Wrap_Keyboard:kbdWrap|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[2] ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Wrap_Keyboard:kbdWrap|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[2] ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Wrap_Keyboard:kbdWrap|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[3] ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Wrap_Keyboard:kbdWrap|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[3] ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Wrap_Keyboard:kbdWrap|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[5] ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Wrap_Keyboard:kbdWrap|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[5] ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Wrap_Keyboard:kbdWrap|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[6] ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Wrap_Keyboard:kbdWrap|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[6] ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Wrap_Keyboard:kbdWrap|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[7] ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Wrap_Keyboard:kbdWrap|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[7] ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|cmd_mode                                                                                          ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|cmd_mode                                                                                          ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|cmd_out[4]                                                                                        ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|cmd_out[4]                                                                                        ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|cmd_out[3]                                                                                        ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|cmd_out[3]                                                                                        ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|cmd_out[2]                                                                                        ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|cmd_out[2]                                                                                        ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|\fsm:bit_counter[6]                                                                               ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|\fsm:bit_counter[6]                                                                               ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.035      ; 0.307      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                             ; To Node                                                                                                                                                                                                                                                                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.186 ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                                               ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                               ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                                               ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                               ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                               ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                                                               ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; R32V2020_top:R32V2020_top|BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                                                            ; R32V2020_top:R32V2020_top|BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; R32V2020_top:R32V2020_top|BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                                                                                                                             ; R32V2020_top:R32V2020_top|BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                               ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[2]                                                                                                        ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[2]                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1]                                                                                                        ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1]                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                         ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                                                                          ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                                                                                                ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                         ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                         ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                         ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                         ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                         ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                                         ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; R32V2020_top:R32V2020_top|BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                                                                                            ; R32V2020_top:R32V2020_top|BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; R32V2020_top:R32V2020_top|BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                                                                            ; R32V2020_top:R32V2020_top|BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; R32V2020_top:R32V2020_top|BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                                                            ; R32V2020_top:R32V2020_top|BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; R32V2020_top:R32V2020_top|BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                                            ; R32V2020_top:R32V2020_top|BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; R32V2020_top:R32V2020_top|BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                                                            ; R32V2020_top:R32V2020_top|BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; R32V2020_top:R32V2020_top|BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                                                                            ; R32V2020_top:R32V2020_top|BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.194 ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0]                                                                                                        ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0]                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; R32V2020_top:R32V2020_top|BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]                                                                                                                                             ; R32V2020_top:R32V2020_top|BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.195 ; R32V2020_top:R32V2020_top|BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]                                                                                                                                             ; R32V2020_top:R32V2020_top|BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.315      ;
; 0.196 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.316      ;
; 0.197 ; R32V2020_top:R32V2020_top|BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[18]                                                                                                                                                                                      ; R32V2020_top:R32V2020_top|BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|altsyncram_fdp2:altsyncram1|ram_block3a16~portb_datain_reg0                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.181      ; 0.482      ;
; 0.197 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.318      ;
; 0.197 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.318      ;
; 0.197 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.317      ;
; 0.198 ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[10]                                                                                                                                   ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|altsyncram_fs03:altsyncram1|ram_block3a10~portb_datain_reg0                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.183      ; 0.485      ;
; 0.198 ; R32V2020_top:R32V2020_top|BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                                                                                                                                                       ; R32V2020_top:R32V2020_top|BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|altsyncram_fdp2:altsyncram1|ram_block3a0~portb_datain_reg0                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.181      ; 0.483      ;
; 0.198 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.319      ;
; 0.198 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[3]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.318      ;
; 0.199 ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                                                                                                    ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|altsyncram_fs03:altsyncram1|ram_block3a4~portb_datain_reg0                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.181      ; 0.484      ;
; 0.199 ; R32V2020_top:R32V2020_top|BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                                                                                                                                                                       ; R32V2020_top:R32V2020_top|BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|altsyncram_fdp2:altsyncram1|ram_block3a0~portb_datain_reg0                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.181      ; 0.484      ;
; 0.199 ; R32V2020_top:R32V2020_top|BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[12]                                                                                                                                                                                      ; R32V2020_top:R32V2020_top|BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|altsyncram_fdp2:altsyncram1|ram_block3a0~portb_datain_reg0                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.181      ; 0.484      ;
; 0.199 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.320      ;
; 0.200 ; R32V2020_top:R32V2020_top|BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[14]                                                                                                                                                                                      ; R32V2020_top:R32V2020_top|BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|altsyncram_fdp2:altsyncram1|ram_block3a0~portb_datain_reg0                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.181      ; 0.485      ;
; 0.200 ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[24]                                                                                                                                   ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|altsyncram_fs03:altsyncram1|ram_block3a24~portb_datain_reg0                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.181      ; 0.485      ;
; 0.200 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[2]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.320      ;
; 0.201 ; R32V2020_top:R32V2020_top|BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[19]                                                                                                                                                                                      ; R32V2020_top:R32V2020_top|BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|altsyncram_fdp2:altsyncram1|ram_block3a16~portb_datain_reg0                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.181      ; 0.486      ;
; 0.201 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.321      ;
; 0.202 ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[8]                                                                                                                                    ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|altsyncram_fs03:altsyncram1|ram_block3a8~portb_datain_reg0                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.179      ; 0.485      ;
; 0.202 ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[16]                                                                                                                                   ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|altsyncram_fs03:altsyncram1|ram_block3a16~portb_datain_reg0                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.181      ; 0.487      ;
; 0.202 ; R32V2020_top:R32V2020_top|BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[28]                                                                                                                                                                                      ; R32V2020_top:R32V2020_top|BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|altsyncram_fdp2:altsyncram1|ram_block3a16~portb_datain_reg0                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.181      ; 0.487      ;
; 0.202 ; R32V2020_top:R32V2020_top|BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[31]                                                                                                                                                                                      ; R32V2020_top:R32V2020_top|BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|altsyncram_fdp2:altsyncram1|ram_block3a0~portb_datain_reg0                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.181      ; 0.487      ;
; 0.203 ; R32V2020_top:R32V2020_top|BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[26]                                                                                                                                                                                      ; R32V2020_top:R32V2020_top|BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|altsyncram_fdp2:altsyncram1|ram_block3a16~portb_datain_reg0                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.181      ; 0.488      ;
; 0.203 ; R32V2020_top:R32V2020_top|BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[9]                                                                                                                                                                                       ; R32V2020_top:R32V2020_top|BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|altsyncram_fdp2:altsyncram1|ram_block3a0~portb_datain_reg0                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.181      ; 0.488      ;
; 0.204 ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[22]                                                                                                                                   ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[21]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.324      ;
; 0.204 ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[26]                                                                                                                                   ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|altsyncram_fs03:altsyncram1|ram_block3a26~portb_datain_reg0                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.180      ; 0.488      ;
; 0.205 ; R32V2020_top:R32V2020_top|BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[27]                                                                                                                                                                                      ; R32V2020_top:R32V2020_top|BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|altsyncram_fdp2:altsyncram1|ram_block3a16~portb_datain_reg0                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.181      ; 0.490      ;
; 0.205 ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[31]                                                                                                                                                         ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[30]                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.325      ;
; 0.205 ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[20]                                                                                                                                                         ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[19]                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.325      ;
; 0.205 ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                                                                                                                          ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.325      ;
; 0.205 ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                                                                                                    ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.325      ;
; 0.205 ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                                                                                                    ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.325      ;
; 0.205 ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[23]                                                                                                                                   ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[22]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.325      ;
; 0.205 ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[29]                                                                                                                                   ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[28]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.325      ;
; 0.206 ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                                                                                                    ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|altsyncram_fs03:altsyncram1|ram_block3a4~portb_datain_reg0                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.181      ; 0.491      ;
; 0.206 ; R32V2020_top:R32V2020_top|BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[17]                                                                                                                                                                                      ; R32V2020_top:R32V2020_top|BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|altsyncram_fdp2:altsyncram1|ram_block3a16~portb_datain_reg0                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.181      ; 0.491      ;
; 0.206 ; R32V2020_top:R32V2020_top|BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[8]                                                                                                                                                                                       ; R32V2020_top:R32V2020_top|BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|altsyncram_fdp2:altsyncram1|ram_block3a0~portb_datain_reg0                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.181      ; 0.491      ;
; 0.206 ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[25]                                                                                                                                                         ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[24]                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.326      ;
; 0.206 ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[11]                                                                                                                                                         ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[10]                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.326      ;
; 0.206 ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                                                                                                                          ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.326      ;
; 0.206 ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[30]                                                                                                                                   ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[29]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.326      ;
; 0.207 ; R32V2020_top:R32V2020_top|BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[22]                                                                                                                                                                                      ; R32V2020_top:R32V2020_top|BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|altsyncram_fdp2:altsyncram1|ram_block3a16~portb_datain_reg0                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.181      ; 0.492      ;
; 0.207 ; R32V2020_top:R32V2020_top|BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[29]                                                                                                                                                                                      ; R32V2020_top:R32V2020_top|BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|altsyncram_fdp2:altsyncram1|ram_block3a16~portb_datain_reg0                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.181      ; 0.492      ;
; 0.207 ; R32V2020_top:R32V2020_top|BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                                                                                                                                                       ; R32V2020_top:R32V2020_top|BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|altsyncram_fdp2:altsyncram1|ram_block3a0~portb_datain_reg0                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.181      ; 0.492      ;
; 0.207 ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[8]                                                                                                                                                          ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.327      ;
; 0.207 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.327      ;
; 0.208 ; R32V2020_top:R32V2020_top|BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[25]                                                                                                                                                                                      ; R32V2020_top:R32V2020_top|BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|altsyncram_fdp2:altsyncram1|ram_block3a16~portb_datain_reg0                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.181      ; 0.493      ;
; 0.208 ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[29]                                                                                                                                                         ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[28]                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.328      ;
; 0.208 ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[21]                                                                                                                                   ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[20]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.328      ;
; 0.208 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                   ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.328      ;
; 0.209 ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[15]                                                                                                                                   ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|altsyncram_fs03:altsyncram1|ram_block3a8~portb_datain_reg0                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.179      ; 0.492      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+-----------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                   ; To Node                                                                                                                                                                                               ; Launch Clock                                                                  ; Latch Clock                                                                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+--------------+------------+------------+
; 0.195 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|prescaleRow[0]   ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|prescaleRow[0]                                                                             ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|prescaleRow[1]   ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|prescaleRow[1]                                                                             ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.314      ;
; 0.208 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[2] ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|n_vSync                                                                                    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.328      ;
; 0.271 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[10]   ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[10]                                                                             ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.391      ;
; 0.276 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[9]    ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|n_hSync                                                                                    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.396      ;
; 0.302 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[9] ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[9]                                                                           ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.422      ;
; 0.304 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[1] ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[1]                                                                           ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.424      ;
; 0.304 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[3] ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[3]                                                                           ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.424      ;
; 0.304 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[8] ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[8]                                                                           ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.424      ;
; 0.305 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[4] ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[4]                                                                           ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[1]    ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[1]                                                                              ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.307 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[5]    ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[5]                                                                              ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.426      ;
; 0.307 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[1]    ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[1]                                                                              ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.426      ;
; 0.307 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[0]    ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[0]                                                                              ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.427      ;
; 0.308 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[7]    ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[7]                                                                              ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.427      ;
; 0.308 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[4]    ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[4]                                                                              ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.427      ;
; 0.308 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[2] ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[2]                                                                           ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.428      ;
; 0.309 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[6]    ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[6]                                                                              ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.428      ;
; 0.309 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[9] ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|n_vSync                                                                                    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.429      ;
; 0.309 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[8] ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|n_vSync                                                                                    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.429      ;
; 0.310 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[5] ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[5]                                                                           ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.430      ;
; 0.311 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[7] ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[7]                                                                           ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.431      ;
; 0.311 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[0] ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[0]                                                                           ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.431      ;
; 0.311 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[2]    ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[2]                                                                              ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.431      ;
; 0.311 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[3]    ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[3]                                                                              ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.431      ;
; 0.311 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[4]    ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[4]                                                                              ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.431      ;
; 0.311 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[5]    ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[5]                                                                              ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.431      ;
; 0.312 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[6] ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[6]                                                                           ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.432      ;
; 0.314 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[7]    ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[7]                                                                              ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.434      ;
; 0.314 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[9]    ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[9]                                                                              ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.434      ;
; 0.315 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[6]    ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[6]                                                                              ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.435      ;
; 0.316 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[8]    ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[8]                                                                              ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.436      ;
; 0.319 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[2]    ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[2]                                                                              ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.438      ;
; 0.327 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[5]    ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a0~portb_address_reg0 ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.176      ; 0.607      ;
; 0.332 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|prescaleRow[0]   ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|prescaleRow[1]                                                                             ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.451      ;
; 0.342 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[5]    ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a3~portb_address_reg0 ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.177      ; 0.623      ;
; 0.345 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|prescaleRow[1]   ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|prescaleRow[0]                                                                             ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.464      ;
; 0.369 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[3]    ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[3]                                                                              ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.488      ;
; 0.392 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[3]    ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a0~portb_address_reg0 ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.172      ; 0.668      ;
; 0.400 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[4]    ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a3~portb_address_reg0 ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.173      ; 0.677      ;
; 0.404 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[5]    ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a0~portb_address_reg0 ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.172      ; 0.680      ;
; 0.406 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[5]    ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a3~portb_address_reg0 ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.173      ; 0.683      ;
; 0.417 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[4]    ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a0~portb_address_reg0 ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.172      ; 0.693      ;
; 0.422 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[6]    ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a0~portb_address_reg0 ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.176      ; 0.702      ;
; 0.435 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[6]    ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a3~portb_address_reg0 ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.177      ; 0.716      ;
; 0.453 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[3] ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[4]                                                                           ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.573      ;
; 0.453 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[1] ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[2]                                                                           ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.573      ;
; 0.454 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[5] ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|n_vSync                                                                                    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.574      ;
; 0.454 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[0]    ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[1]                                                                              ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.574      ;
; 0.454 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[1]    ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[2]                                                                              ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.574      ;
; 0.456 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[5]    ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[6]                                                                              ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.575      ;
; 0.456 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[1]    ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[2]                                                                              ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.575      ;
; 0.457 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[0]    ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[2]                                                                              ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.577      ;
; 0.458 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[0] ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[1]                                                                           ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.578      ;
; 0.459 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[5] ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[6]                                                                           ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.579      ;
; 0.460 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[7] ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[8]                                                                           ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.580      ;
; 0.460 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[3]    ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[4]                                                                              ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.580      ;
; 0.460 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[5]    ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[6]                                                                              ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.580      ;
; 0.461 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[0] ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[2]                                                                           ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.581      ;
; 0.462 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[8] ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[9]                                                                           ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.582      ;
; 0.463 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[9]    ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[10]                                                                             ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.583      ;
; 0.463 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[4] ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[5]                                                                           ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.583      ;
; 0.463 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[7]    ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[8]                                                                              ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.583      ;
; 0.466 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[2] ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[3]                                                                           ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.586      ;
; 0.466 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[4]    ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[5]                                                                              ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.585      ;
; 0.466 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[4] ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[6]                                                                           ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.586      ;
; 0.467 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[6]    ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[7]                                                                              ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.586      ;
; 0.469 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[0]    ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[1]                                                                              ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.588      ;
; 0.469 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[2]    ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[3]                                                                              ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.589      ;
; 0.469 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[4]    ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[5]                                                                              ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.589      ;
; 0.469 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[2] ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[4]                                                                           ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.589      ;
; 0.469 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[4]    ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[6]                                                                              ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.588      ;
; 0.470 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[6] ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[7]                                                                           ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.590      ;
; 0.472 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[0]    ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[2]                                                                              ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.591      ;
; 0.472 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[2]    ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[4]                                                                              ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.592      ;
; 0.472 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[4]    ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[6]                                                                              ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.592      ;
; 0.473 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[6]    ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[7]                                                                              ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.593      ;
; 0.473 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[6] ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[8]                                                                           ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.593      ;
; 0.474 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[8]    ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[9]                                                                              ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.594      ;
; 0.476 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[6]    ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[8]                                                                              ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.596      ;
; 0.477 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[4]    ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|n_hSync                                                                                    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.597      ;
; 0.477 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[2]    ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[3]                                                                              ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.596      ;
; 0.477 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[8]    ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[10]                                                                             ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.597      ;
; 0.480 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[2]    ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[4]                                                                              ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.599      ;
; 0.481 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[6]    ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|n_hSync                                                                                    ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.601      ;
; 0.485 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[0]    ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[0]                                                                              ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.604      ;
; 0.496 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[7]    ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a0~portb_address_reg0 ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.172      ; 0.772      ;
; 0.499 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[7]    ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a3~portb_address_reg0 ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.177      ; 0.780      ;
; 0.501 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[8]    ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a0~portb_address_reg0 ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.176      ; 0.781      ;
; 0.505 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[4]    ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a3~portb_address_reg0 ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.177      ; 0.786      ;
; 0.514 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[9]    ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a3~portb_address_reg0 ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.177      ; 0.795      ;
; 0.516 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[3] ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[5]                                                                           ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.636      ;
; 0.516 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[1] ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[3]                                                                           ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.636      ;
; 0.517 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[1]    ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[3]                                                                              ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.637      ;
; 0.518 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[3]    ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[4]                                                                              ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.637      ;
; 0.519 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[3] ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[6]                                                                           ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.639      ;
; 0.519 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[5]    ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[7]                                                                              ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.638      ;
; 0.519 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[1] ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|vertLineCount[4]                                                                           ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.639      ;
; 0.519 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[1]    ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[3]                                                                              ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.638      ;
; 0.520 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[1]    ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|horizCount[4]                                                                              ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.640      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'i_CLOCK_50'                                                                                                                                                                                                                                                           ;
+--------+--------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                        ; To Node                                                                                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 17.560 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                                 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|i2c:i2cIF|w_go                                            ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.037     ; 2.390      ;
; 17.746 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                                 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|i2c:eepi2cIF|w_go                                         ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.028     ; 2.213      ;
; 18.007 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|block_busy ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|led_on_count[1]               ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.043     ; 1.937      ;
; 18.007 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|block_busy ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|led_on_count[2]               ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.043     ; 1.937      ;
; 18.007 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|block_busy ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|led_on_count[3]               ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.043     ; 1.937      ;
; 18.007 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|block_busy ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|led_on_count[4]               ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.043     ; 1.937      ;
; 18.007 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|block_busy ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|led_on_count[5]               ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.043     ; 1.937      ;
; 18.007 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|block_busy ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|led_on_count[6]               ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.043     ; 1.937      ;
; 18.007 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|block_busy ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|led_on_count[7]               ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.043     ; 1.937      ;
; 18.007 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|block_busy ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|led_on_count[0]               ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.043     ; 1.937      ;
; 18.007 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|block_busy ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|driveLED                      ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.043     ; 1.937      ;
; 18.115 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                                 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|spi:spiMaster|start                                       ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.038     ; 1.834      ;
; 18.212 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                                 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r12Lower|q[7]                      ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.046     ; 1.729      ;
; 18.212 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                                 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r15Lower|q[7]                      ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.046     ; 1.729      ;
; 18.212 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                                 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r8Upper|q[1]                       ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.049     ; 1.726      ;
; 18.212 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                                 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r11Upper|q[1]                      ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.049     ; 1.726      ;
; 18.212 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                                 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r12Lower|q[9]                      ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.046     ; 1.729      ;
; 18.212 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                                 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r15Lower|q[9]                      ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.046     ; 1.729      ;
; 18.213 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                                 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r14Lower|q[1]                      ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.046     ; 1.728      ;
; 18.213 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                                 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r13Lower|q[1]                      ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.046     ; 1.728      ;
; 18.213 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                                 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r13Lower|q[7]                      ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.046     ; 1.728      ;
; 18.213 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                                 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r14Lower|q[7]                      ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.046     ; 1.728      ;
; 18.213 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                                 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r13Lower|q[5]                      ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.046     ; 1.728      ;
; 18.213 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                                 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r14Lower|q[5]                      ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.046     ; 1.728      ;
; 18.213 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                                 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r14Lower|q[2]                      ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.046     ; 1.728      ;
; 18.213 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                                 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r15Upper|q[6]                      ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.056     ; 1.718      ;
; 18.213 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                                 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r15Upper|q[5]                      ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.056     ; 1.718      ;
; 18.213 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                                 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_32:conditionCodeRegister|q[8]         ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.053     ; 1.721      ;
; 18.213 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                                 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_32:conditionCodeRegister|q[7]         ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.053     ; 1.721      ;
; 18.213 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                                 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_32:conditionCodeRegister|q[6]         ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.053     ; 1.721      ;
; 18.213 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                                 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_32:conditionCodeRegister|q[5]         ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.053     ; 1.721      ;
; 18.213 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                                 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r14Lower|q[13]                     ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.046     ; 1.728      ;
; 18.213 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                                 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r11Lower|q[13]                     ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.049     ; 1.725      ;
; 18.213 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                                 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r13Lower|q[15]                     ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.046     ; 1.728      ;
; 18.213 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                                 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r14Lower|q[15]                     ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.046     ; 1.728      ;
; 18.213 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                                 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r13Lower|q[14]                     ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.046     ; 1.728      ;
; 18.213 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                                 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r13Lower|q[12]                     ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.046     ; 1.728      ;
; 18.213 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                                 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r14Lower|q[11]                     ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.046     ; 1.728      ;
; 18.213 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                                 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r13Lower|q[11]                     ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.046     ; 1.728      ;
; 18.213 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                                 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r14Lower|q[9]                      ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.046     ; 1.728      ;
; 18.213 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                                 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r13Lower|q[9]                      ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.046     ; 1.728      ;
; 18.213 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                                 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r8Lower|q[9]                       ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.056     ; 1.718      ;
; 18.213 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                                 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r11Lower|q[9]                      ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.056     ; 1.718      ;
; 18.213 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                                 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r9Lower|q[8]                       ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.053     ; 1.721      ;
; 18.213 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                                 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r10Lower|q[8]                      ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.053     ; 1.721      ;
; 18.213 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                                 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|OneHotStateMachine:StateMachine|state[0]                            ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.057     ; 1.717      ;
; 18.213 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                                 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|OneHotStateMachine:StateMachine|Pre_Q[0]                            ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.057     ; 1.717      ;
; 18.213 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                                 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|OneHotStateMachine:StateMachine|Pre_Q[1]                            ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.057     ; 1.717      ;
; 18.213 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                                 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|OneHotStateMachine:StateMachine|Pre_Q[3]                            ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.057     ; 1.717      ;
; 18.213 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                                 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|OneHotStateMachine:StateMachine|Pre_Q[2]                            ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.057     ; 1.717      ;
; 18.213 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                                 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|OneHotStateMachine:StateMachine|state[1]                            ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.057     ; 1.717      ;
; 18.213 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                                 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|OneHotStateMachine:StateMachine|state[2]                            ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.057     ; 1.717      ;
; 18.215 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                                 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32_Load124:dataRamAddress|Pre_Q[7]  ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.051     ; 1.721      ;
; 18.215 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                                 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32_Load124:dataRamAddress|Pre_Q[6]  ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.051     ; 1.721      ;
; 18.215 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                                 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32_Load124:dataRamAddress|Pre_Q[5]  ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.051     ; 1.721      ;
; 18.215 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                                 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32_Load124:dataRamAddress|Pre_Q[4]  ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.051     ; 1.721      ;
; 18.215 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                                 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter|Pre_Q[29]         ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.054     ; 1.718      ;
; 18.215 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                                 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter|Pre_Q[28]         ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.054     ; 1.718      ;
; 18.215 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                                 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter|Pre_Q[27]         ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.054     ; 1.718      ;
; 18.215 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                                 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter|Pre_Q[26]         ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.054     ; 1.718      ;
; 18.215 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                                 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r15Upper|q[10]                     ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.061     ; 1.711      ;
; 18.215 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                                 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter|Pre_Q[25]         ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.054     ; 1.718      ;
; 18.215 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                                 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32_Load124:dataRamAddress|Pre_Q[24] ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.051     ; 1.721      ;
; 18.215 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                                 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r15Upper|q[8]                      ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.056     ; 1.716      ;
; 18.215 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                                 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter|Pre_Q[22]         ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.054     ; 1.718      ;
; 18.215 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                                 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter|Pre_Q[19]         ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.054     ; 1.718      ;
; 18.215 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                                 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r15Upper|q[2]                      ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.056     ; 1.716      ;
; 18.215 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                                 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter|Pre_Q[18]         ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.054     ; 1.718      ;
; 18.215 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                                 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32_Load124:dataRamAddress|Pre_Q[11] ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.051     ; 1.721      ;
; 18.215 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                                 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32_Load124:dataRamAddress|Pre_Q[10] ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.051     ; 1.721      ;
; 18.215 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                                 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter|Pre_Q[9]          ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.051     ; 1.721      ;
; 18.215 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                                 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32_Load124:dataRamAddress|Pre_Q[9]  ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.051     ; 1.721      ;
; 18.217 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                                 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r15Lower|q[1]                      ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.038     ; 1.732      ;
; 18.217 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                                 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r9Lower|q[0]                       ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.049     ; 1.721      ;
; 18.217 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                                 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r14Lower|q[0]                      ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.049     ; 1.721      ;
; 18.217 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                                 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r15Lower|q[6]                      ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.038     ; 1.732      ;
; 18.217 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                                 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r15Lower|q[3]                      ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.038     ; 1.732      ;
; 18.217 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                                 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r15Lower|q[2]                      ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.038     ; 1.732      ;
; 18.217 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                                 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r9Lower|q[10]                      ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.041     ; 1.729      ;
; 18.217 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                                 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r14Lower|q[10]                     ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.041     ; 1.729      ;
; 18.217 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                                 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r14Lower|q[8]                      ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.046     ; 1.724      ;
; 18.220 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                                 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter|Pre_Q[0]          ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.041     ; 1.726      ;
; 18.220 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                                 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r15Lower|q[0]                      ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.041     ; 1.726      ;
; 18.220 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                                 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32:stackAddress|Pre_Q[7]            ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.046     ; 1.721      ;
; 18.220 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                                 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32:stackAddress|Pre_Q[6]            ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.046     ; 1.721      ;
; 18.220 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                                 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter|Pre_Q[5]          ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.041     ; 1.726      ;
; 18.220 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                                 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r15Lower|q[5]                      ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.041     ; 1.726      ;
; 18.220 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                                 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter|Pre_Q[4]          ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.041     ; 1.726      ;
; 18.220 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                                 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r15Lower|q[4]                      ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.041     ; 1.726      ;
; 18.220 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                                 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter|Pre_Q[3]          ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.041     ; 1.726      ;
; 18.220 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                                 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter|Pre_Q[2]          ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.041     ; 1.726      ;
; 18.220 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                                 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r15Upper|q[15]                     ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.047     ; 1.720      ;
; 18.220 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                                 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r15Upper|q[12]                     ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.047     ; 1.720      ;
; 18.220 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                                 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32_Load124:dataRamAddress|Pre_Q[27] ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.043     ; 1.724      ;
; 18.220 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                                 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r15Upper|q[11]                     ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.053     ; 1.714      ;
; 18.220 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                                 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r15Upper|q[9]                      ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.053     ; 1.714      ;
; 18.220 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                                 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r15Upper|q[4]                      ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.053     ; 1.714      ;
; 18.220 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                                 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r15Upper|q[3]                      ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.047     ; 1.720      ;
; 18.220 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                                 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32:stackAddress|Pre_Q[13]           ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.046     ; 1.721      ;
; 18.220 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                                 ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r12Lower|q[13]                     ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.043     ; 1.724      ;
+--------+--------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                      ; To Node                                                                                                                                                                                                                                                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 98.472 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0] ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.479      ;
; 98.472 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0] ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.479      ;
; 98.472 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0] ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.479      ;
; 98.472 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0] ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.479      ;
; 98.472 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0] ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[6]                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.479      ;
; 98.472 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0] ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[5]                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.479      ;
; 98.472 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0] ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[4]                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.479      ;
; 98.609 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0] ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.341      ;
; 98.609 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0] ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.341      ;
; 98.609 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0] ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.341      ;
; 98.609 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0] ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.341      ;
; 98.609 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0] ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.341      ;
; 98.609 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0] ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.341      ;
; 98.609 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0] ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.341      ;
; 98.609 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0] ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.341      ;
; 98.627 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg       ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.324      ;
; 98.685 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg       ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.265      ;
; 98.685 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg       ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.265      ;
; 98.686 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0] ; R32V2020_top:R32V2020_top|BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.267      ;
; 98.686 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0] ; R32V2020_top:R32V2020_top|BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.267      ;
; 98.686 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0] ; R32V2020_top:R32V2020_top|BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.267      ;
; 98.686 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0] ; R32V2020_top:R32V2020_top|BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.267      ;
; 98.686 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0] ; R32V2020_top:R32V2020_top|BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[4]                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.267      ;
; 98.686 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0] ; R32V2020_top:R32V2020_top|BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[5]                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.267      ;
; 98.686 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0] ; R32V2020_top:R32V2020_top|BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[6]                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.267      ;
; 98.711 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.239      ;
; 98.711 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.239      ;
; 98.711 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.239      ;
; 98.721 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.230      ;
; 98.721 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.230      ;
; 98.770 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0] ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.181      ;
; 98.770 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0] ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.181      ;
; 98.770 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0] ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.181      ;
; 98.770 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0] ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.181      ;
; 98.770 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0] ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[4]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.181      ;
; 98.770 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0] ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[6]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.181      ;
; 98.770 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0] ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[5]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.181      ;
; 98.772 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg       ; R32V2020_top:R32V2020_top|BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.177      ;
; 98.772 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg       ; R32V2020_top:R32V2020_top|BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.177      ;
; 98.803 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][4] ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.148      ;
; 98.803 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][4] ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.148      ;
; 98.803 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][4] ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.148      ;
; 98.803 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][4] ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.148      ;
; 98.803 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][4] ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[6]                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.148      ;
; 98.803 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][4] ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[5]                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.148      ;
; 98.803 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][4] ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[4]                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.148      ;
; 98.804 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][7] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 1.142      ;
; 98.804 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][7]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 1.142      ;
; 98.804 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][6] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 1.142      ;
; 98.804 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][6]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 1.142      ;
; 98.804 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][5] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 1.142      ;
; 98.804 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][5]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 1.142      ;
; 98.804 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 1.142      ;
; 98.804 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 1.142      ;
; 98.804 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 1.142      ;
; 98.804 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 1.142      ;
; 98.804 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 1.142      ;
; 98.804 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 1.142      ;
; 98.804 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 1.142      ;
; 98.804 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 1.142      ;
; 98.804 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][4] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 1.142      ;
; 98.804 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][3] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 1.142      ;
; 98.808 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][7] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 1.138      ;
; 98.808 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 1.138      ;
; 98.808 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][6] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 1.138      ;
; 98.808 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 1.138      ;
; 98.808 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][5] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 1.138      ;
; 98.808 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 1.138      ;
; 98.808 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 1.138      ;
; 98.808 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 1.138      ;
; 98.808 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 1.138      ;
; 98.808 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 1.138      ;
; 98.808 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 1.138      ;
; 98.808 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][3] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 1.138      ;
; 98.808 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 1.138      ;
; 98.808 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 1.138      ;
; 98.808 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 1.138      ;
; 98.808 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][4] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 1.138      ;
; 98.815 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.134      ;
; 98.815 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.134      ;
; 98.815 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.134      ;
; 98.815 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.134      ;
; 98.815 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.134      ;
; 98.850 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4] ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.101      ;
; 98.850 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4] ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.101      ;
; 98.850 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4] ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.101      ;
; 98.850 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4] ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.101      ;
; 98.850 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4] ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[4]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.101      ;
; 98.850 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4] ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[6]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.101      ;
; 98.850 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4] ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[5]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.101      ;
; 98.875 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0] ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 1.080      ;
; 98.875 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0] ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 1.080      ;
; 98.875 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0] ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 1.080      ;
; 98.875 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0] ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 1.080      ;
; 98.875 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0] ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 1.080      ;
; 98.875 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0] ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 1.080      ;
; 98.875 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0] ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 1.080      ;
; 98.875 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0] ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 1.080      ;
; 98.875 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0] ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 1.080      ;
; 98.875 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0] ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 1.080      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                                    ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.503 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.623      ;
; 0.503 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.623      ;
; 0.566 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]                      ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.687      ;
; 0.566 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]                      ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.687      ;
; 0.566 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]                      ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.687      ;
; 0.566 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]                      ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.687      ;
; 0.566 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]                      ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.687      ;
; 0.566 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]                      ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.687      ;
; 0.573 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.694      ;
; 0.573 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.694      ;
; 0.573 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.694      ;
; 0.573 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.694      ;
; 0.573 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.694      ;
; 0.573 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.694      ;
; 0.573 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.694      ;
; 0.573 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.694      ;
; 0.573 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.694      ;
; 0.573 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.694      ;
; 0.668 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                      ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.789      ;
; 0.668 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                      ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.789      ;
; 0.668 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                      ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.789      ;
; 0.668 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                      ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.789      ;
; 0.668 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                      ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.789      ;
; 0.668 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                      ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.789      ;
; 0.694 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; R32V2020_top:R32V2020_top|BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.818      ;
; 0.694 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; R32V2020_top:R32V2020_top|BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.818      ;
; 0.694 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; R32V2020_top:R32V2020_top|BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.818      ;
; 0.694 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; R32V2020_top:R32V2020_top|BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.818      ;
; 0.694 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; R32V2020_top:R32V2020_top|BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.818      ;
; 0.694 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; R32V2020_top:R32V2020_top|BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.818      ;
; 0.694 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; R32V2020_top:R32V2020_top|BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.818      ;
; 0.703 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; R32V2020_top:R32V2020_top|BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.827      ;
; 0.703 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; R32V2020_top:R32V2020_top|BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.827      ;
; 0.703 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; R32V2020_top:R32V2020_top|BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.827      ;
; 0.703 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; R32V2020_top:R32V2020_top|BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.827      ;
; 0.703 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; R32V2020_top:R32V2020_top|BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[4]                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.827      ;
; 0.703 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; R32V2020_top:R32V2020_top|BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[5]                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.827      ;
; 0.703 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; R32V2020_top:R32V2020_top|BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[6]                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.827      ;
; 0.719 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.839      ;
; 0.721 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.840      ;
; 0.721 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.840      ;
; 0.721 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.840      ;
; 0.733 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.851      ;
; 0.733 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.851      ;
; 0.733 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.851      ;
; 0.733 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.851      ;
; 0.742 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.860      ;
; 0.801 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][7]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.919      ;
; 0.801 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][7]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.919      ;
; 0.801 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][6]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.919      ;
; 0.801 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][6]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.919      ;
; 0.801 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][5]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.919      ;
; 0.801 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][5]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.919      ;
; 0.801 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.919      ;
; 0.801 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][2]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.919      ;
; 0.801 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.919      ;
; 0.801 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.919      ;
; 0.801 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][4]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.919      ;
; 0.801 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][3]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.919      ;
; 0.801 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][2]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.919      ;
; 0.801 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.919      ;
; 0.801 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.919      ;
; 0.801 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][4]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.919      ;
; 0.825 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; R32V2020_top:R32V2020_top|BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.949      ;
; 0.825 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; R32V2020_top:R32V2020_top|BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.949      ;
; 0.825 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; R32V2020_top:R32V2020_top|BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.949      ;
; 0.825 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; R32V2020_top:R32V2020_top|BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.949      ;
; 0.825 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; R32V2020_top:R32V2020_top|BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.949      ;
; 0.825 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; R32V2020_top:R32V2020_top|BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.949      ;
; 0.828 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.954      ;
; 0.828 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.954      ;
; 0.828 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.954      ;
; 0.828 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.954      ;
; 0.828 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.954      ;
; 0.828 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.954      ;
; 0.828 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.954      ;
; 0.828 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.954      ;
; 0.828 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.954      ;
; 0.828 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.954      ;
; 0.828 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[10]                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.954      ;
; 0.857 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]                      ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.978      ;
; 0.857 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]                      ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.978      ;
; 0.857 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]                      ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.978      ;
; 0.857 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]                      ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.978      ;
; 0.857 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]                      ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[4]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.978      ;
; 0.857 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]                      ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[6]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.978      ;
; 0.857 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]                      ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_dd34:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[5]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.978      ;
; 0.877 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][7]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 0.993      ;
; 0.877 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 0.993      ;
; 0.877 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][6]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 0.993      ;
; 0.877 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 0.993      ;
; 0.877 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][5]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 0.993      ;
; 0.877 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 0.993      ;
; 0.877 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.995      ;
; 0.877 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.995      ;
; 0.877 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.995      ;
; 0.877 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.995      ;
; 0.877 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.995      ;
; 0.877 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 0.993      ;
; 0.877 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 0.993      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'i_CLOCK_50'                                                                                                                                                                                                                                                    ;
+-------+----------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                              ; To Node                                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.570 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|txClockCount[4]                            ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.036      ; 0.690      ;
; 0.570 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|txClockCount[5]                            ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.036      ; 0.690      ;
; 0.570 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|txClockCount[0]                            ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.036      ; 0.690      ;
; 0.570 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|txClockCount[1]                            ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.036      ; 0.690      ;
; 0.570 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|txClockCount[2]                            ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.036      ; 0.690      ;
; 0.570 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|txClockCount[3]                            ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.036      ; 0.690      ;
; 0.668 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|txByteSent                                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.037      ; 0.789      ;
; 0.668 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|txState.idle                               ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.037      ; 0.789      ;
; 0.668 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|txState.stopBit                            ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.037      ; 0.789      ;
; 0.668 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|txState.dataBit                            ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.037      ; 0.789      ;
; 0.668 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|rxBitCount[3]                              ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.052      ; 0.804      ;
; 0.668 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|rxBitCount[0]                              ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.052      ; 0.804      ;
; 0.668 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|rxBitCount[2]                              ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.052      ; 0.804      ;
; 0.668 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|rxBitCount[1]                              ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.052      ; 0.804      ;
; 0.668 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|rxState.stopBit                            ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.052      ; 0.804      ;
; 0.668 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|rxState.idle                               ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.052      ; 0.804      ;
; 0.668 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|rxState.dataBit                            ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.052      ; 0.804      ;
; 0.852 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|txBitCount[0]                              ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.031      ; 0.967      ;
; 0.852 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|txBitCount[1]                              ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.031      ; 0.967      ;
; 0.852 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|txBitCount[2]                              ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.031      ; 0.967      ;
; 0.852 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|txBitCount[3]                              ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.031      ; 0.967      ;
; 0.852 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|rxClockCount[5]                            ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.031      ; 0.967      ;
; 0.852 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|rxClockCount[3]                            ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.031      ; 0.967      ;
; 0.852 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|rxClockCount[0]                            ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.031      ; 0.967      ;
; 0.852 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|rxClockCount[1]                            ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.031      ; 0.967      ;
; 0.852 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|rxClockCount[2]                            ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.031      ; 0.967      ;
; 0.852 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|rxClockCount[4]                            ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.031      ; 0.967      ;
; 0.882 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|rxInPointer[0]                             ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.033      ; 0.999      ;
; 0.882 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|rxInPointer[4]                             ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.033      ; 0.999      ;
; 0.882 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|rxInPointer[1]                             ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.033      ; 0.999      ;
; 0.882 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|rxInPointer[2]                             ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.033      ; 0.999      ;
; 0.882 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|rxInPointer[3]                             ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.033      ; 0.999      ;
; 0.882 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|rxInPointer[5]                             ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.033      ; 0.999      ;
; 0.964 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|i2c:i2cIF|state.s_data       ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|i2c:i2cIF|w_go                                               ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.038      ; 1.086      ;
; 1.059 ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|i2c:eepi2cIF|state.s_data    ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|i2c:eepi2cIF|w_go                                            ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.047      ; 1.190      ;
; 1.144 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                       ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32_Load124:peripheralAddress|Pre_Q[13] ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.360      ; 1.588      ;
; 1.144 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                       ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32_Load124:peripheralAddress|Pre_Q[14] ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.360      ; 1.588      ;
; 1.144 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                       ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32_Load124:peripheralAddress|Pre_Q[12] ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.360      ; 1.588      ;
; 1.144 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                       ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32_Load124:peripheralAddress|Pre_Q[11] ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.360      ; 1.588      ;
; 1.170 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                       ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32_Load124:peripheralAddress|Pre_Q[15] ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.337      ; 1.591      ;
; 1.233 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                       ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r10Upper|q[13]                        ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.264      ; 1.581      ;
; 1.233 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                       ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r10Upper|q[5]                         ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.264      ; 1.581      ;
; 1.238 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                       ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32_Load124:dataRamAddress|Pre_Q[1]     ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.264      ; 1.586      ;
; 1.238 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                       ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32_Load124:dataRamAddress|Pre_Q[0]     ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.264      ; 1.586      ;
; 1.238 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                       ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r14Upper|q[15]                        ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.262      ; 1.584      ;
; 1.238 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                       ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r14Upper|q[12]                        ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.262      ; 1.584      ;
; 1.240 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                       ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r9Lower|q[5]                          ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.266      ; 1.590      ;
; 1.240 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                       ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r9Lower|q[4]                          ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.266      ; 1.590      ;
; 1.240 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                       ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r9Lower|q[13]                         ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.266      ; 1.590      ;
; 1.240 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                       ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r9Lower|q[11]                         ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.266      ; 1.590      ;
; 1.240 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                       ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r9Lower|q[9]                          ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.266      ; 1.590      ;
; 1.241 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                       ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r13Upper|q[9]                         ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.264      ; 1.589      ;
; 1.241 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                       ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r13Upper|q[7]                         ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.264      ; 1.589      ;
; 1.245 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                       ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32_Load124:dataRamAddress|Pre_Q[31]    ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.257      ; 1.586      ;
; 1.245 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                       ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r8Upper|q[14]                         ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.259      ; 1.588      ;
; 1.245 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                       ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32_Load124:dataRamAddress|Pre_Q[30]    ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.257      ; 1.586      ;
; 1.245 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                       ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32_Load124:dataRamAddress|Pre_Q[29]    ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.257      ; 1.586      ;
; 1.245 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                       ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r8Upper|q[12]                         ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.259      ; 1.588      ;
; 1.245 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                       ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32_Load124:dataRamAddress|Pre_Q[28]    ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.257      ; 1.586      ;
; 1.245 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                       ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r8Upper|q[10]                         ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.259      ; 1.588      ;
; 1.245 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                       ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32_Load124:dataRamAddress|Pre_Q[25]    ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.257      ; 1.586      ;
; 1.245 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                       ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r8Upper|q[8]                          ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.259      ; 1.588      ;
; 1.245 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                       ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r8Upper|q[6]                          ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.259      ; 1.588      ;
; 1.245 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                       ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32_Load124:dataRamAddress|Pre_Q[22]    ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.257      ; 1.586      ;
; 1.245 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                       ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32_Load124:dataRamAddress|Pre_Q[21]    ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.257      ; 1.586      ;
; 1.245 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                       ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32_Load124:dataRamAddress|Pre_Q[20]    ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.257      ; 1.586      ;
; 1.245 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                       ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r8Upper|q[4]                          ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.259      ; 1.588      ;
; 1.245 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                       ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32_Load124:dataRamAddress|Pre_Q[19]    ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.257      ; 1.586      ;
; 1.245 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                       ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r8Upper|q[2]                          ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.259      ; 1.588      ;
; 1.245 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                       ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r8Lower|q[15]                         ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.260      ; 1.589      ;
; 1.245 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                       ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r10Lower|q[15]                        ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.255      ; 1.584      ;
; 1.245 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                       ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32_Load124:dataRamAddress|Pre_Q[12]    ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.257      ; 1.586      ;
; 1.245 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                       ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32_Load124:dataRamAddress|Pre_Q[8]     ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.257      ; 1.586      ;
; 1.246 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                       ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r8Lower|q[5]                          ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.263      ; 1.593      ;
; 1.246 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                       ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32_Load124:peripheralAddress|Pre_Q[29] ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.262      ; 1.592      ;
; 1.246 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                       ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32_Load124:peripheralAddress|Pre_Q[28] ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.262      ; 1.592      ;
; 1.246 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                       ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32_Load124:peripheralAddress|Pre_Q[26] ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.262      ; 1.592      ;
; 1.246 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                       ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32_Load124:peripheralAddress|Pre_Q[25] ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.262      ; 1.592      ;
; 1.246 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                       ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32_Load124:peripheralAddress|Pre_Q[23] ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.262      ; 1.592      ;
; 1.246 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                       ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32_Load124:peripheralAddress|Pre_Q[22] ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.262      ; 1.592      ;
; 1.246 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                       ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32_Load124:peripheralAddress|Pre_Q[20] ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.262      ; 1.592      ;
; 1.246 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                       ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32_Load124:peripheralAddress|Pre_Q[19] ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.262      ; 1.592      ;
; 1.247 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                       ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r8Lower|q[1]                          ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.258      ; 1.589      ;
; 1.247 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                       ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r8Lower|q[6]                          ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.258      ; 1.589      ;
; 1.247 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                       ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r8Lower|q[4]                          ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.258      ; 1.589      ;
; 1.247 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                       ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r8Lower|q[2]                          ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.258      ; 1.589      ;
; 1.247 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                       ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r9Lower|q[2]                          ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.259      ; 1.590      ;
; 1.247 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                       ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r9Upper|q[13]                         ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.250      ; 1.581      ;
; 1.247 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                       ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r9Upper|q[9]                          ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.250      ; 1.581      ;
; 1.247 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                       ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r9Upper|q[5]                          ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.250      ; 1.581      ;
; 1.247 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                       ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r8Lower|q[12]                         ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.258      ; 1.589      ;
; 1.247 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                       ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r8Lower|q[10]                         ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.258      ; 1.589      ;
; 1.247 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                       ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r8Lower|q[8]                          ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.258      ; 1.589      ;
; 1.248 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                       ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r13Upper|q[14]                        ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.259      ; 1.591      ;
; 1.249 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                       ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32_Load124:peripheralAddress|Pre_Q[30] ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.258      ; 1.591      ;
; 1.249 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                       ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r13Upper|q[12]                        ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.255      ; 1.588      ;
; 1.249 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                       ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32_Load124:peripheralAddress|Pre_Q[27] ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.258      ; 1.591      ;
; 1.249 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                       ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32_Load124:peripheralAddress|Pre_Q[24] ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.258      ; 1.591      ;
; 1.249 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                       ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r13Upper|q[4]                         ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.255      ; 1.588      ;
; 1.249 ; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                       ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32_Load124:peripheralAddress|Pre_Q[9]  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.258      ; 1.591      ;
+-------+----------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 3
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 38.213 ns




+----------------------------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                                          ;
+--------------------------------------------------------------------------------+----------+-------+----------+---------+---------------------+
; Clock                                                                          ; Setup    ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+--------------------------------------------------------------------------------+----------+-------+----------+---------+---------------------+
; Worst-case Slack                                                               ; -3.361   ; 0.157 ; 14.712   ; 0.503   ; 7.390               ;
;  R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 2.707    ; 0.195 ; N/A      ; N/A     ; 7.390               ;
;  altera_reserved_tck                                                           ; 42.781   ; 0.186 ; 96.712   ; 0.503   ; 49.265              ;
;  i_CLOCK_50                                                                    ; -3.361   ; 0.157 ; 14.712   ; 0.570   ; 9.200               ;
; Design-wide TNS                                                                ; -487.447 ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000    ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  altera_reserved_tck                                                           ; 0.000    ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  i_CLOCK_50                                                                    ; -487.447 ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
+--------------------------------------------------------------------------------+----------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin                 ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; o_SerTxd            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_SerRts            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_vid_Red_Hi        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_vid_Red_Lo        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_vid_Grn_Hi        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_vid_Grn_Lo        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_vid_Blu_Hi        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_vid_Blu_Lo        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_hSync             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_vSync             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; n_sdRamCas          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; n_sdRamRas          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; n_sdRamWe           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; n_sdRamCe           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdRamClk            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdRamClkEn          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdRamAddr[0]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdRamAddr[1]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdRamAddr[2]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdRamAddr[3]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdRamAddr[4]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdRamAddr[5]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdRamAddr[6]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdRamAddr[7]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdRamAddr[8]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdRamAddr[9]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdRamAddr[10]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdRamAddr[11]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdRamAddr[12]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdRamAddr[13]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdRamAddr[14]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_sdCS              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_sdMOSI            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_sdSCLK            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_driveLED          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; sdRamData[0]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdRamData[1]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdRamData[2]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdRamData[3]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdRamData[4]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdRamData[5]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdRamData[6]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdRamData[7]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdRamData[8]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdRamData[9]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdRamData[10]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdRamData[11]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdRamData[12]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdRamData[13]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdRamData[14]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdRamData[15]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; i_SerCts                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; i_CLOCK_50              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; i_sdMISO                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; i_n_reset               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; i_SerRxd                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; i_ps2Clk                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; i_ps2Data               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tms     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tck     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tdi     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DATA0~          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; o_SerTxd            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; o_SerRts            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; o_vid_Red_Hi        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; o_vid_Red_Lo        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; o_vid_Grn_Hi        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; o_vid_Grn_Lo        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; o_vid_Blu_Hi        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; o_vid_Blu_Lo        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; o_hSync             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; o_vSync             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; n_sdRamCas          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; n_sdRamRas          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; n_sdRamWe           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; n_sdRamCe           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; sdRamClk            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; sdRamClkEn          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; sdRamAddr[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; sdRamAddr[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; sdRamAddr[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; sdRamAddr[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; sdRamAddr[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.14 V              ; -0.0571 V           ; 0.24 V                               ; 0.253 V                              ; 8.86e-10 s                  ; 6.61e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.14 V             ; -0.0571 V          ; 0.24 V                              ; 0.253 V                             ; 8.86e-10 s                 ; 6.61e-10 s                 ; No                        ; Yes                       ;
; sdRamAddr[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.14 V              ; -0.0571 V           ; 0.24 V                               ; 0.253 V                              ; 8.86e-10 s                  ; 6.61e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.14 V             ; -0.0571 V          ; 0.24 V                              ; 0.253 V                             ; 8.86e-10 s                 ; 6.61e-10 s                 ; No                        ; Yes                       ;
; sdRamAddr[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; sdRamAddr[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; sdRamAddr[8]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; sdRamAddr[9]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; sdRamAddr[10]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; sdRamAddr[11]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.09 V              ; -0.00919 V          ; 0.272 V                              ; 0.279 V                              ; 4.99e-09 s                  ; 3.74e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.09 V             ; -0.00919 V         ; 0.272 V                             ; 0.279 V                             ; 4.99e-09 s                 ; 3.74e-09 s                 ; No                        ; Yes                       ;
; sdRamAddr[12]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; sdRamAddr[13]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; sdRamAddr[14]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; o_sdCS              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; o_sdMOSI            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; o_sdSCLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; o_driveLED          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.98e-08 V                   ; 3.1 V               ; 2.98e-08 V          ; 0.219 V                              ; 0.23 V                               ; 1.1e-09 s                   ; 2.83e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.98e-08 V                  ; 3.1 V              ; 2.98e-08 V         ; 0.219 V                             ; 0.23 V                              ; 1.1e-09 s                  ; 2.83e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.63e-09 V                   ; 3.17 V              ; -0.0323 V           ; 0.146 V                              ; 0.09 V                               ; 4.42e-10 s                  ; 4e-10 s                     ; No                         ; Yes                        ; 3.08 V                      ; 3.63e-09 V                  ; 3.17 V             ; -0.0323 V          ; 0.146 V                             ; 0.09 V                              ; 4.42e-10 s                 ; 4e-10 s                    ; No                        ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; o_SerTxd            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; o_SerRts            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; o_vid_Red_Hi        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; o_vid_Red_Lo        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; o_vid_Grn_Hi        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; o_vid_Grn_Lo        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; o_vid_Blu_Hi        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; o_vid_Blu_Lo        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; o_hSync             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; o_vSync             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; n_sdRamCas          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; n_sdRamRas          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; n_sdRamWe           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; n_sdRamCe           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; sdRamClk            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; sdRamClkEn          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; sdRamAddr[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; sdRamAddr[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; sdRamAddr[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; sdRamAddr[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; sdRamAddr[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.12 V              ; -0.0404 V           ; 0.219 V                              ; 0.245 V                              ; 1.09e-09 s                  ; 8.61e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.12 V             ; -0.0404 V          ; 0.219 V                             ; 0.245 V                             ; 1.09e-09 s                 ; 8.61e-10 s                 ; No                        ; Yes                       ;
; sdRamAddr[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.12 V              ; -0.0404 V           ; 0.219 V                              ; 0.245 V                              ; 1.09e-09 s                  ; 8.61e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.12 V             ; -0.0404 V          ; 0.219 V                             ; 0.245 V                             ; 1.09e-09 s                 ; 8.61e-10 s                 ; No                        ; Yes                       ;
; sdRamAddr[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; sdRamAddr[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; sdRamAddr[8]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; sdRamAddr[9]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; sdRamAddr[10]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; sdRamAddr[11]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.08 V              ; -0.00449 V          ; 0.31 V                               ; 0.243 V                              ; 5.79e-09 s                  ; 4.66e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.08 V             ; -0.00449 V         ; 0.31 V                              ; 0.243 V                             ; 5.79e-09 s                 ; 4.66e-09 s                 ; No                        ; Yes                       ;
; sdRamAddr[12]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; sdRamAddr[13]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; sdRamAddr[14]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; o_sdCS              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; o_sdMOSI            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; o_sdSCLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; o_driveLED          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.29e-06 V                   ; 3.09 V              ; 2.29e-06 V          ; 0.086 V                              ; 0.101 V                              ; 1.33e-09 s                  ; 3.62e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.29e-06 V                  ; 3.09 V             ; 2.29e-06 V         ; 0.086 V                             ; 0.101 V                             ; 1.33e-09 s                 ; 3.62e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.58e-07 V                   ; 3.13 V              ; -0.0413 V           ; 0.178 V                              ; 0.078 V                              ; 4.81e-10 s                  ; 4.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.58e-07 V                  ; 3.13 V             ; -0.0413 V          ; 0.178 V                             ; 0.078 V                             ; 4.81e-10 s                 ; 4.67e-10 s                 ; Yes                       ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; o_SerTxd            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; o_SerRts            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; o_vid_Red_Hi        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; o_vid_Red_Lo        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; o_vid_Grn_Hi        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; o_vid_Grn_Lo        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; o_vid_Blu_Hi        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; o_vid_Blu_Lo        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; o_hSync             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; o_vSync             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; n_sdRamCas          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; n_sdRamRas          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; n_sdRamWe           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; n_sdRamCe           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; sdRamClk            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; sdRamClkEn          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; sdRamAddr[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; sdRamAddr[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; sdRamAddr[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; sdRamAddr[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; sdRamAddr[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.57 V              ; -0.0619 V           ; 0.328 V                              ; 0.166 V                              ; 6.79e-10 s                  ; 6.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.3e-07 V                   ; 3.57 V             ; -0.0619 V          ; 0.328 V                             ; 0.166 V                             ; 6.79e-10 s                 ; 6.2e-10 s                  ; No                        ; Yes                       ;
; sdRamAddr[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.57 V              ; -0.0619 V           ; 0.328 V                              ; 0.166 V                              ; 6.79e-10 s                  ; 6.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.3e-07 V                   ; 3.57 V             ; -0.0619 V          ; 0.328 V                             ; 0.166 V                             ; 6.79e-10 s                 ; 6.2e-10 s                  ; No                        ; Yes                       ;
; sdRamAddr[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; sdRamAddr[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; sdRamAddr[8]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; sdRamAddr[9]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; sdRamAddr[10]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; sdRamAddr[11]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.48 V              ; -0.014 V            ; 0.359 V                              ; 0.292 V                              ; 3.93e-09 s                  ; 3.26e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.92e-07 V                  ; 3.48 V             ; -0.014 V           ; 0.359 V                             ; 0.292 V                             ; 3.93e-09 s                 ; 3.26e-09 s                 ; No                        ; No                        ;
; sdRamAddr[12]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; sdRamAddr[13]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; sdRamAddr[14]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; o_sdCS              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; o_sdMOSI            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; o_sdSCLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; o_driveLED          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 5.7e-07 V                    ; 3.51 V              ; -0.00915 V          ; 0.24 V                               ; 0.283 V                              ; 8.78e-10 s                  ; 2.48e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 5.7e-07 V                   ; 3.51 V             ; -0.00915 V         ; 0.24 V                              ; 0.283 V                             ; 8.78e-10 s                 ; 2.48e-09 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.59e-08 V                   ; 3.58 V              ; -0.0705 V           ; 0.234 V                              ; 0.091 V                              ; 2.93e-10 s                  ; 3.09e-10 s                  ; Yes                        ; Yes                        ; 3.46 V                      ; 6.59e-08 V                  ; 3.58 V             ; -0.0705 V          ; 0.234 V                             ; 0.091 V                             ; 2.93e-10 s                 ; 3.09e-10 s                 ; Yes                       ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                                                           ;
+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                    ; To Clock                                                                      ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+----------+----------+----------+----------+
; altera_reserved_tck                                                           ; altera_reserved_tck                                                           ; 5556     ; 0        ; 79       ; 0        ;
; i_CLOCK_50                                                                    ; i_CLOCK_50                                                                    ; 66467243 ; 0        ; 0        ; 0        ;
; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 3089     ; 0        ; 0        ; 0        ;
+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                    ; To Clock                                                                      ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+----------+----------+----------+----------+
; altera_reserved_tck                                                           ; altera_reserved_tck                                                           ; 5556     ; 0        ; 79       ; 0        ;
; i_CLOCK_50                                                                    ; i_CLOCK_50                                                                    ; 66467243 ; 0        ; 0        ; 0        ;
; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 3089     ; 0        ; 0        ; 0        ;
+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------+
; Recovery Transfers                                                                    ;
+---------------------+---------------------+----------+----------+----------+----------+
; From Clock          ; To Clock            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+---------------------+----------+----------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 170      ; 0        ; 0        ; 0        ;
; i_CLOCK_50          ; i_CLOCK_50          ; 655      ; 0        ; 0        ; 0        ;
+---------------------+---------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------+
; Removal Transfers                                                                     ;
+---------------------+---------------------+----------+----------+----------+----------+
; From Clock          ; To Clock            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+---------------------+----------+----------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 170      ; 0        ; 0        ; 0        ;
; i_CLOCK_50          ; i_CLOCK_50          ; 655      ; 0        ; 0        ; 0        ;
+---------------------+---------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 3     ; 3    ;
; Unconstrained Input Ports       ; 8     ; 8    ;
; Unconstrained Input Port Paths  ; 208   ; 208  ;
; Unconstrained Output Ports      ; 15    ; 15   ;
; Unconstrained Output Port Paths ; 17    ; 17   ;
+---------------------------------+-------+------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                                                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+-----------+---------------+
; Target                                                                                                                                                                          ; Clock                                                                         ; Type      ; Status        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+-----------+---------------+
; R32V2020_top:R32V2020_top|BlockRom_Instruction_32K:\GEN_32KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_b214:auto_generated|ram_block1a24~porta_address_reg0 ;                                                                               ; Base      ; Unconstrained ;
; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Wrap_Keyboard:kbdWrap|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result  ;                                                                               ; Base      ; Unconstrained ;
; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|w_SPI_Clk                                                                                                             ;                                                                               ; Base      ; Unconstrained ;
; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0]                                                                                                   ; R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Generated ; Constrained   ;
; altera_reserved_tck                                                                                                                                                             ; altera_reserved_tck                                                           ; Base      ; Constrained   ;
; i_CLOCK_50                                                                                                                                                                      ; i_CLOCK_50                                                                    ; Base      ; Constrained   ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+-----------+---------------+


+------------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                                  ;
+---------------------+--------------------------------------------------------------------------------------+
; Input Port          ; Comment                                                                              ;
+---------------------+--------------------------------------------------------------------------------------+
; altera_reserved_tdi ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; altera_reserved_tms ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_SerCts            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_SerRxd            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_n_reset           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_ps2Clk            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_ps2Data           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_sdMISO            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                                  ;
+---------------------+---------------------------------------------------------------------------------------+
; Output Port         ; Comment                                                                               ;
+---------------------+---------------------------------------------------------------------------------------+
; altera_reserved_tdo ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_SerRts            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_SerTxd            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_driveLED          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_hSync             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_sdCS              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_sdMOSI            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_sdSCLK            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_vSync             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_vid_Blu_Hi        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_vid_Blu_Lo        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_vid_Grn_Hi        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_vid_Grn_Lo        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_vid_Red_Hi        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_vid_Red_Lo        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------------+---------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                                  ;
+---------------------+--------------------------------------------------------------------------------------+
; Input Port          ; Comment                                                                              ;
+---------------------+--------------------------------------------------------------------------------------+
; altera_reserved_tdi ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; altera_reserved_tms ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_SerCts            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_SerRxd            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_n_reset           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_ps2Clk            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_ps2Data           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_sdMISO            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                                  ;
+---------------------+---------------------------------------------------------------------------------------+
; Output Port         ; Comment                                                                               ;
+---------------------+---------------------------------------------------------------------------------------+
; altera_reserved_tdo ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_SerRts            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_SerTxd            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_driveLED          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_hSync             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_sdCS              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_sdMOSI            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_sdSCLK            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_vSync             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_vid_Blu_Hi        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_vid_Blu_Lo        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_vid_Grn_Hi        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_vid_Grn_Lo        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_vid_Red_Hi        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_vid_Red_Lo        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Sat Mar 21 10:41:08 2020
Info: Command: quartus_sta R32V2020 -c R32V2020
Info: qsta_default_script.tcl version: #1
Info (20032): Parallel compilation is enabled and will use up to 4 processors
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity sld_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: '../SDC1.sdc'
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name i_CLOCK_50 i_CLOCK_50
    Info (332110): create_generated_clock -source {R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 10 -multiply_by 13 -duty_cycle 50.00 -name {R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0]} {R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0]}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Warning (332060): Node: R32V2020_top:R32V2020_top|BlockRom_Instruction_32K:\GEN_32KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_b214:auto_generated|ram_block1a24~porta_address_reg0 was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|host_read_flag is being clocked by R32V2020_top:R32V2020_top|BlockRom_Instruction_32K:\GEN_32KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_b214:auto_generated|ram_block1a24~porta_address_reg0
Warning (332060): Node: R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Wrap_Keyboard:kbdWrap|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Wrap_Keyboard:kbdWrap|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[2] is being clocked by R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Wrap_Keyboard:kbdWrap|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result
Warning (332060): Node: R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|w_SPI_Clk was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|spi:spiMaster|shift_reg[2] is being clocked by R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|w_SPI_Clk
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -3.361
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.361            -487.447 i_CLOCK_50 
    Info (332119):     2.707               0.000 R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    42.781               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.442
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.442               0.000 i_CLOCK_50 
    Info (332119):     0.455               0.000 altera_reserved_tck 
    Info (332119):     0.467               0.000 R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case recovery slack is 14.712
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    14.712               0.000 i_CLOCK_50 
    Info (332119):    96.712               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 1.189
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.189               0.000 altera_reserved_tck 
    Info (332119):     1.361               0.000 i_CLOCK_50 
Info (332146): Worst-case minimum pulse width slack is 7.390
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     7.390               0.000 R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.426               0.000 i_CLOCK_50 
    Info (332119):    49.415               0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 3 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 3
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 36.091 ns
    Info (332114): 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Warning (332060): Node: R32V2020_top:R32V2020_top|BlockRom_Instruction_32K:\GEN_32KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_b214:auto_generated|ram_block1a24~porta_address_reg0 was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|host_read_flag is being clocked by R32V2020_top:R32V2020_top|BlockRom_Instruction_32K:\GEN_32KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_b214:auto_generated|ram_block1a24~porta_address_reg0
Warning (332060): Node: R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Wrap_Keyboard:kbdWrap|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Wrap_Keyboard:kbdWrap|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[2] is being clocked by R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Wrap_Keyboard:kbdWrap|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result
Warning (332060): Node: R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|w_SPI_Clk was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|spi:spiMaster|shift_reg[2] is being clocked by R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|w_SPI_Clk
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -1.773
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.773            -116.847 i_CLOCK_50 
    Info (332119):     3.572               0.000 R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    43.311               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.402
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.402               0.000 i_CLOCK_50 
    Info (332119):     0.403               0.000 altera_reserved_tck 
    Info (332119):     0.418               0.000 R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case recovery slack is 15.009
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    15.009               0.000 i_CLOCK_50 
    Info (332119):    96.932               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 1.097
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.097               0.000 altera_reserved_tck 
    Info (332119):     1.263               0.000 i_CLOCK_50 
Info (332146): Worst-case minimum pulse width slack is 7.390
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     7.390               0.000 R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.360               0.000 i_CLOCK_50 
    Info (332119):    49.265               0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 3 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 3
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 36.379 ns
    Info (332114): 
Info: Analyzing Fast 1200mV 0C Model
Warning (332060): Node: R32V2020_top:R32V2020_top|BlockRom_Instruction_32K:\GEN_32KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_b214:auto_generated|ram_block1a24~porta_address_reg0 was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|host_read_flag is being clocked by R32V2020_top:R32V2020_top|BlockRom_Instruction_32K:\GEN_32KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_b214:auto_generated|ram_block1a24~porta_address_reg0
Warning (332060): Node: R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Wrap_Keyboard:kbdWrap|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Wrap_Keyboard:kbdWrap|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[2] is being clocked by R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Wrap_Keyboard:kbdWrap|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result
Warning (332060): Node: R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|w_SPI_Clk was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|spi:spiMaster|shift_reg[2] is being clocked by R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|w_SPI_Clk
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332146): Worst-case setup slack is 10.011
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    10.011               0.000 R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    10.108               0.000 i_CLOCK_50 
    Info (332119):    47.196               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.157
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.157               0.000 i_CLOCK_50 
    Info (332119):     0.186               0.000 altera_reserved_tck 
    Info (332119):     0.195               0.000 R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case recovery slack is 17.560
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    17.560               0.000 i_CLOCK_50 
    Info (332119):    98.472               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 0.503
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.503               0.000 altera_reserved_tck 
    Info (332119):     0.570               0.000 i_CLOCK_50 
Info (332146): Worst-case minimum pulse width slack is 7.442
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     7.442               0.000 R32V2020_top|Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.200               0.000 i_CLOCK_50 
    Info (332119):    49.293               0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 3 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 3
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 38.213 ns
    Info (332114): 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 11 warnings
    Info: Peak virtual memory: 4854 megabytes
    Info: Processing ended: Sat Mar 21 10:41:15 2020
    Info: Elapsed time: 00:00:07
    Info: Total CPU time (on all processors): 00:00:08


