#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sat Feb 12 12:13:45 2022
# Process ID: 9740
# Current directory: C:/Users/giaco/Documents/Uni/PoD/MaPD/MAPD_modA/mute/mute.runs/synth_2
# Command line: vivado.exe -log top_vhdl.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_vhdl.tcl
# Log file: C:/Users/giaco/Documents/Uni/PoD/MaPD/MAPD_modA/mute/mute.runs/synth_2/top_vhdl.vds
# Journal file: C:/Users/giaco/Documents/Uni/PoD/MaPD/MAPD_modA/mute/mute.runs/synth_2\vivado.jou
#-----------------------------------------------------------
source top_vhdl.tcl -notrace
Command: synth_design -top top_vhdl -part xc7a35tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 15400 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 393.762 ; gain = 100.363
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top_vhdl' [C:/Users/giaco/Documents/Uni/PoD/MaPD/MAPD_modA/mute/mute.srcs/sources_1/new/top.vhd:24]
	Parameter RESET_POLARITY bound to: 1'b0 
INFO: [Synth 8-3491] module 'clk_wiz_0' declared at 'C:/Users/giaco/Documents/Uni/PoD/MaPD/MAPD_modA/mute/mute.runs/synth_2/.Xil/Vivado-9740-DESKTOP-A6N5RC6/realtime/clk_wiz_0_stub.vhdl:5' bound to instance 'm_clk' of component 'clk_wiz_0' [C:/Users/giaco/Documents/Uni/PoD/MaPD/MAPD_modA/mute/mute.srcs/sources_1/new/top.vhd:99]
INFO: [Synth 8-638] synthesizing module 'clk_wiz_0' [C:/Users/giaco/Documents/Uni/PoD/MaPD/MAPD_modA/mute/mute.runs/synth_2/.Xil/Vivado-9740-DESKTOP-A6N5RC6/realtime/clk_wiz_0_stub.vhdl:13]
INFO: [Synth 8-3491] module 'axis_i2s2' declared at 'C:/Users/giaco/Documents/Uni/PoD/MaPD/MAPD_modA/Pmod-I2S2-master/shared/src/hdl/axis_i2s2.v:24' bound to instance 'm_i2s2' of component 'axis_i2s2' [C:/Users/giaco/Documents/Uni/PoD/MaPD/MAPD_modA/mute/mute.srcs/sources_1/new/top.vhd:108]
INFO: [Synth 8-6157] synthesizing module 'axis_i2s2' [C:/Users/giaco/Documents/Uni/PoD/MaPD/MAPD_modA/Pmod-I2S2-master/shared/src/hdl/axis_i2s2.v:24]
	Parameter EOF_COUNT bound to: 9'b111000111 
INFO: [Synth 8-6155] done synthesizing module 'axis_i2s2' (1#1) [C:/Users/giaco/Documents/Uni/PoD/MaPD/MAPD_modA/Pmod-I2S2-master/shared/src/hdl/axis_i2s2.v:24]
	Parameter DATA_WIDTH bound to: 24 - type: integer 
INFO: [Synth 8-3491] module 'mute_controller' declared at 'C:/Users/giaco/Documents/Uni/PoD/MaPD/MAPD_modA/mute/mute.srcs/sources_1/new/mute_controller.vhd:13' bound to instance 'm_mc' of component 'mute_controller' [C:/Users/giaco/Documents/Uni/PoD/MaPD/MAPD_modA/mute/mute.srcs/sources_1/new/top.vhd:130]
INFO: [Synth 8-638] synthesizing module 'mute_controller' [C:/Users/giaco/Documents/Uni/PoD/MaPD/MAPD_modA/mute/mute.srcs/sources_1/new/mute_controller.vhd:37]
	Parameter DATA_WIDTH bound to: 24 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mute_controller' (2#1) [C:/Users/giaco/Documents/Uni/PoD/MaPD/MAPD_modA/mute/mute.srcs/sources_1/new/mute_controller.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'top_vhdl' (3#1) [C:/Users/giaco/Documents/Uni/PoD/MaPD/MAPD_modA/mute/mute.srcs/sources_1/new/top.vhd:24]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 449.297 ; gain = 155.898
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin m_i2s2:tx_axis_s_data[31] to constant 0 [C:/Users/giaco/Documents/Uni/PoD/MaPD/MAPD_modA/mute/mute.srcs/sources_1/new/top.vhd:108]
WARNING: [Synth 8-3295] tying undriven pin m_i2s2:tx_axis_s_data[30] to constant 0 [C:/Users/giaco/Documents/Uni/PoD/MaPD/MAPD_modA/mute/mute.srcs/sources_1/new/top.vhd:108]
WARNING: [Synth 8-3295] tying undriven pin m_i2s2:tx_axis_s_data[29] to constant 0 [C:/Users/giaco/Documents/Uni/PoD/MaPD/MAPD_modA/mute/mute.srcs/sources_1/new/top.vhd:108]
WARNING: [Synth 8-3295] tying undriven pin m_i2s2:tx_axis_s_data[28] to constant 0 [C:/Users/giaco/Documents/Uni/PoD/MaPD/MAPD_modA/mute/mute.srcs/sources_1/new/top.vhd:108]
WARNING: [Synth 8-3295] tying undriven pin m_i2s2:tx_axis_s_data[27] to constant 0 [C:/Users/giaco/Documents/Uni/PoD/MaPD/MAPD_modA/mute/mute.srcs/sources_1/new/top.vhd:108]
WARNING: [Synth 8-3295] tying undriven pin m_i2s2:tx_axis_s_data[26] to constant 0 [C:/Users/giaco/Documents/Uni/PoD/MaPD/MAPD_modA/mute/mute.srcs/sources_1/new/top.vhd:108]
WARNING: [Synth 8-3295] tying undriven pin m_i2s2:tx_axis_s_data[25] to constant 0 [C:/Users/giaco/Documents/Uni/PoD/MaPD/MAPD_modA/mute/mute.srcs/sources_1/new/top.vhd:108]
WARNING: [Synth 8-3295] tying undriven pin m_i2s2:tx_axis_s_data[24] to constant 0 [C:/Users/giaco/Documents/Uni/PoD/MaPD/MAPD_modA/mute/mute.srcs/sources_1/new/top.vhd:108]
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 449.297 ; gain = 155.898
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 449.297 ; gain = 155.898
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/giaco/Documents/Uni/PoD/MaPD/vivado_proj/Pmod-I2S2-Arty-A7-35.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'm_clk'
Finished Parsing XDC File [c:/Users/giaco/Documents/Uni/PoD/MaPD/vivado_proj/Pmod-I2S2-Arty-A7-35.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'm_clk'
Parsing XDC File [C:/Users/giaco/Documents/Uni/PoD/MaPD/MAPD_modA/mute/mute.srcs/constrs_1/new/mapping.xdc]
Finished Parsing XDC File [C:/Users/giaco/Documents/Uni/PoD/MaPD/MAPD_modA/mute/mute.srcs/constrs_1/new/mapping.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/giaco/Documents/Uni/PoD/MaPD/MAPD_modA/mute/mute.srcs/constrs_1/new/mapping.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_vhdl_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_vhdl_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 784.129 ; gain = 0.000
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 784.129 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 784.129 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 784.129 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 784.129 ; gain = 490.730
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 784.129 ; gain = 490.730
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk. (constraint file  c:/Users/giaco/Documents/Uni/PoD/MaPD/vivado_proj/Pmod-I2S2-Arty-A7-35.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk. (constraint file  c:/Users/giaco/Documents/Uni/PoD/MaPD/vivado_proj/Pmod-I2S2-Arty-A7-35.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 4).
Applied set_property DONT_TOUCH = true for m_clk. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 784.129 ; gain = 490.730
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 784.129 ; gain = 490.730
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 4     
	               24 Bit    Registers := 5     
	                9 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   3 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   4 Input     24 Bit        Muxes := 2     
	   2 Input     24 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 8     
	   4 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module axis_i2s2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 4     
	               24 Bit    Registers := 4     
	                9 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   3 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   4 Input     24 Bit        Muxes := 2     
	   2 Input     24 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 8     
	   4 Input      1 Bit        Muxes := 1     
Module mute_controller 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
	                1 Bit    Registers := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 784.129 ; gain = 490.730
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'm_clk/axis_clk' to pin 'm_clk/bbstub_axis_clk/O'
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 784.129 ; gain = 490.730
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 794.145 ; gain = 500.746
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 796.273 ; gain = 502.875
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 796.273 ; gain = 502.875
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 796.273 ; gain = 502.875
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 796.273 ; gain = 502.875
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 796.273 ; gain = 502.875
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 796.273 ; gain = 502.875
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 796.273 ; gain = 502.875
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |clk_wiz_0     |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+-----------------+------+
|      |Cell             |Count |
+------+-----------------+------+
|1     |clk_wiz_0_bbox_0 |     1|
|2     |LUT1             |     2|
|3     |LUT2             |     1|
|4     |LUT3             |    76|
|5     |LUT4             |     8|
|6     |LUT5             |     9|
|7     |LUT6             |    10|
|8     |FDRE             |   234|
|9     |IBUF             |     3|
|10    |OBUF             |     8|
+------+-----------------+------+

Report Instance Areas: 
+------+---------+----------------+------+
|      |Instance |Module          |Cells |
+------+---------+----------------+------+
|1     |top      |                |   352|
|2     |  m_i2s2 |axis_i2s2       |   311|
|3     |  m_mc   |mute_controller |    29|
+------+---------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 796.273 ; gain = 502.875
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 796.273 ; gain = 168.043
Synthesis Optimization Complete : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 796.273 ; gain = 502.875
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 798.418 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
22 Infos, 8 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 798.418 ; gain = 516.500
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 798.418 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/giaco/Documents/Uni/PoD/MaPD/MAPD_modA/mute/mute.runs/synth_2/top_vhdl.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_vhdl_utilization_synth.rpt -pb top_vhdl_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Feb 12 12:14:07 2022...
