Classic Timing Analyzer report for DDS
Tue Nov 13 21:36:22 2018
Quartus II Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'altera_internal_jtag~TCKUTAP'
  7. Clock Setup: 'CLK_fc'
  8. Clock Setup: 'phase_select'
  9. Clock Hold: 'CLK_fc'
 10. tsu
 11. tco
 12. tpd
 13. th
 14. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+---------------------------------------------+------------------------------------------+---------------+------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+--------------+
; Type                                        ; Slack                                    ; Required Time ; Actual Time                                    ; From                                                                                                                                              ; To                                                                                                                                                ; From Clock                   ; To Clock                     ; Failed Paths ;
+---------------------------------------------+------------------------------------------+---------------+------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+--------------+
; Worst-case tsu                              ; N/A                                      ; None          ; 10.764 ns                                      ; f[13]                                                                                                                                             ; counter[29]                                                                                                                                       ; --                           ; CLK_fc                       ; 0            ;
; Worst-case tco                              ; N/A                                      ; None          ; 13.882 ns                                      ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a7~porta_address_reg11 ; VGA_R[7]                                                                                                                                          ; CLK_fc                       ; --                           ; 0            ;
; Worst-case tpd                              ; N/A                                      ; None          ; 31.717 ns                                      ; f[16]                                                                                                                                             ; HEX3[6]                                                                                                                                           ; --                           ; --                           ; 0            ;
; Worst-case th                               ; N/A                                      ; None          ; 1.622 ns                                       ; altera_internal_jtag~TDIUTAP                                                                                                                      ; sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                                           ; --                           ; altera_internal_jtag~TCKUTAP ; 0            ;
; Clock Setup: 'CLK_fc'                       ; N/A                                      ; None          ; Restricted to 163.03 MHz ( period = 6.134 ns ) ; phase_counter[27]                                                                                                                                 ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a5~porta_address_reg10 ; CLK_fc                       ; CLK_fc                       ; 0            ;
; Clock Setup: 'altera_internal_jtag~TCKUTAP' ; N/A                                      ; None          ; Restricted to 163.03 MHz ( period = 6.134 ns ) ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                             ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a16~portb_we_reg       ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0            ;
; Clock Setup: 'phase_select'                 ; N/A                                      ; None          ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; phase                                                                                                                                             ; phase                                                                                                                                             ; phase_select                 ; phase_select                 ; 0            ;
; Clock Hold: 'CLK_fc'                        ; Not operational: Clock Skew > Data Delay ; None          ; N/A                                            ; LCD:dds_LCD|LUT_INDEX[0]                                                                                                                          ; LCD:dds_LCD|LUT_DATA[6]                                                                                                                           ; CLK_fc                       ; CLK_fc                       ; 54           ;
; Total number of failed paths                ;                                          ;               ;                                                ;                                                                                                                                                   ;                                                                                                                                                   ;                              ;                              ; 54           ;
+---------------------------------------------+------------------------------------------+---------------+------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP2C35F672C6       ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                   ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                   ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                                          ;
+------------------------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name              ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+------------------------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; altera_internal_jtag~TCKUTAP ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; CLK_fc                       ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; phase_select                 ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+------------------------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'altera_internal_jtag~TCKUTAP'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                                                                ; To                                                                                                                                                 ; From Clock                   ; To Clock                     ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                               ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a16~portb_we_reg        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.632 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                               ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a19~portb_we_reg        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.621 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                               ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a2~portb_we_reg         ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.593 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                               ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a0~portb_we_reg         ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.571 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                            ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a16~portb_we_reg        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.532 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                               ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a9~portb_we_reg         ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.536 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                            ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a19~portb_we_reg        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.521 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                            ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a2~portb_we_reg         ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.493 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                            ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a0~portb_we_reg         ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.471 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                            ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a9~portb_we_reg         ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.436 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                               ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a11~portb_we_reg        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.431 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                               ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a10~portb_we_reg        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.410 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                               ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a12~portb_we_reg        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.410 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                               ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a15~portb_we_reg        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.391 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                               ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a13~portb_we_reg        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.383 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                               ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a3~portb_we_reg         ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.368 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                               ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a18~portb_we_reg        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.345 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                               ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a14~portb_we_reg        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.324 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                               ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a6~portb_we_reg         ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.341 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                               ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a17~portb_we_reg        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.320 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                            ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a11~portb_we_reg        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.331 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                            ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a10~portb_we_reg        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.310 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                            ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a12~portb_we_reg        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.310 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                               ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a8~portb_we_reg         ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.307 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                            ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a15~portb_we_reg        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.291 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                            ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a13~portb_we_reg        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.283 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                            ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a3~portb_we_reg         ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.268 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                            ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a18~portb_we_reg        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.245 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                            ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a14~portb_we_reg        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.224 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                            ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a6~portb_we_reg         ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.241 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                            ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a17~portb_we_reg        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.220 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                            ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a8~portb_we_reg         ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.207 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]  ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a16~portb_address_reg5  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.191 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                               ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a5~portb_we_reg         ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.115 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                               ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a7~portb_we_reg         ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.100 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]  ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a3~portb_address_reg5   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.086 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; sld_hub:sld_hub_inst|irf_reg[1][2]                                                                                                  ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a16~portb_we_reg        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.077 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                               ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a4~portb_we_reg         ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.053 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; sld_hub:sld_hub_inst|irf_reg[1][2]                                                                                                  ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a19~portb_we_reg        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.066 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                            ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a5~portb_we_reg         ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.015 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; sld_hub:sld_hub_inst|irf_reg[1][2]                                                                                                  ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a2~portb_we_reg         ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.038 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                            ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a7~portb_we_reg         ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.000 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; sld_hub:sld_hub_inst|irf_reg[1][2]                                                                                                  ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a0~portb_we_reg         ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.016 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; sld_hub:sld_hub_inst|irf_reg[1][2]                                                                                                  ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a9~portb_we_reg         ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.981 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                            ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a4~portb_we_reg         ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.953 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]  ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a19~portb_address_reg3  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.965 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12] ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a16~portb_we_reg        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.951 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12] ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a16~portb_datain_reg0   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.935 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12] ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a16~portb_address_reg0  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.951 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12] ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a16~portb_address_reg1  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.951 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12] ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a16~portb_address_reg2  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.951 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12] ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a16~portb_address_reg3  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.951 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12] ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a16~portb_address_reg4  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.951 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12] ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a16~portb_address_reg5  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.951 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12] ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a16~portb_address_reg6  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.951 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12] ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a16~portb_address_reg7  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.951 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12] ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a16~portb_address_reg8  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.951 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12] ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a16~portb_address_reg9  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.951 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12] ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a16~portb_address_reg10 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.951 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12] ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a16~portb_address_reg11 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.951 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12] ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a6~portb_we_reg         ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.942 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12] ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a6~portb_datain_reg0    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.926 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12] ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a6~portb_address_reg0   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.942 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12] ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a6~portb_address_reg1   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.942 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12] ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a6~portb_address_reg2   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.942 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12] ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a6~portb_address_reg3   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.942 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12] ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a6~portb_address_reg4   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.942 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12] ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a6~portb_address_reg5   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.942 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12] ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a6~portb_address_reg6   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.942 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12] ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a6~portb_address_reg7   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.942 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12] ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a6~portb_address_reg8   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.942 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12] ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a6~portb_address_reg9   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.942 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12] ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a6~portb_address_reg10  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.942 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12] ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a6~portb_address_reg11  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.942 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12] ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a8~portb_we_reg         ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.938 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12] ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a8~portb_datain_reg0    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.922 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12] ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a8~portb_address_reg0   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.938 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12] ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a8~portb_address_reg1   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.938 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12] ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a8~portb_address_reg2   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.938 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12] ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a8~portb_address_reg3   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.938 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12] ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a8~portb_address_reg4   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.938 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12] ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a8~portb_address_reg5   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.938 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12] ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a8~portb_address_reg6   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.938 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12] ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a8~portb_address_reg7   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.938 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12] ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a8~portb_address_reg8   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.938 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12] ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a8~portb_address_reg9   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.938 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12] ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a8~portb_address_reg10  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.938 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12] ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a8~portb_address_reg11  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.938 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]  ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a16~portb_address_reg0  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.931 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12] ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a19~portb_we_reg        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.937 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12] ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a19~portb_datain_reg0   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.921 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12] ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a19~portb_address_reg0  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.937 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12] ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a19~portb_address_reg1  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.937 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12] ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a19~portb_address_reg2  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.937 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12] ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a19~portb_address_reg3  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.937 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12] ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a19~portb_address_reg4  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.937 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12] ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a19~portb_address_reg5  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.937 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12] ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a19~portb_address_reg6  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.937 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12] ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a19~portb_address_reg7  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.937 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12] ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a19~portb_address_reg8  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.937 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12] ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a19~portb_address_reg9  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.937 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12] ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a19~portb_address_reg10 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.937 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12] ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a19~portb_address_reg11 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.937 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12] ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a9~portb_we_reg         ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.924 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12] ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a9~portb_datain_reg0    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.908 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12] ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a9~portb_address_reg0   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.924 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12] ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a9~portb_address_reg1   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.924 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12] ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a9~portb_address_reg2   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.924 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12] ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a9~portb_address_reg3   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.924 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12] ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a9~portb_address_reg4   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.924 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12] ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a9~portb_address_reg5   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.924 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12] ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a9~portb_address_reg6   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.924 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12] ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a9~portb_address_reg7   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.924 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12] ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a9~portb_address_reg8   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.924 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12] ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a9~portb_address_reg9   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.924 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12] ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a9~portb_address_reg10  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.924 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12] ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a9~portb_address_reg11  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.924 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]  ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a6~portb_address_reg5   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.903 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                             ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a16~portb_we_reg        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.893 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]  ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a8~portb_address_reg5   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.900 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]  ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a18~portb_address_reg5  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.887 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                             ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a19~portb_we_reg        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.882 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; sld_hub:sld_hub_inst|irf_reg[1][2]                                                                                                  ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a11~portb_we_reg        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.876 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; sld_hub:sld_hub_inst|irf_reg[1][2]                                                                                                  ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a10~portb_we_reg        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.855 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; sld_hub:sld_hub_inst|irf_reg[1][2]                                                                                                  ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a12~portb_we_reg        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.855 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                             ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a2~portb_we_reg         ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.845 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; sld_hub:sld_hub_inst|irf_reg[1][2]                                                                                                  ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a15~portb_we_reg        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.836 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; sld_hub:sld_hub_inst|irf_reg[1][2]                                                                                                  ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a13~portb_we_reg        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.828 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                               ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a1~portb_we_reg         ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.813 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                             ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a0~portb_we_reg         ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.823 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; sld_hub:sld_hub_inst|irf_reg[1][2]                                                                                                  ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a3~portb_we_reg         ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.813 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; sld_hub:sld_hub_inst|irf_reg[1][2]                                                                                                  ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a18~portb_we_reg        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.790 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                             ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a9~portb_we_reg         ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.788 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; sld_hub:sld_hub_inst|irf_reg[1][2]                                                                                                  ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a14~portb_we_reg        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.769 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; sld_hub:sld_hub_inst|irf_reg[1][2]                                                                                                  ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a6~portb_we_reg         ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.786 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; sld_hub:sld_hub_inst|irf_reg[1][2]                                                                                                  ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a17~portb_we_reg        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.765 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]  ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a16~portb_address_reg4  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.755 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; sld_hub:sld_hub_inst|irf_reg[1][2]                                                                                                  ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a8~portb_we_reg         ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.752 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]  ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a19~portb_address_reg4  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.734 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                            ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a1~portb_we_reg         ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.713 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                             ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a11~portb_we_reg        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.692 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                             ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a10~portb_we_reg        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.671 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]  ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a11~portb_address_reg3  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.685 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]  ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a9~portb_address_reg3   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.683 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                             ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a12~portb_we_reg        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.671 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                             ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a15~portb_we_reg        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.652 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                             ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a13~portb_we_reg        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.644 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]  ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a6~portb_address_reg0   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.640 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12] ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a11~portb_we_reg        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.637 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12] ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a11~portb_datain_reg0   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.621 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12] ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a11~portb_address_reg0  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.637 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12] ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a11~portb_address_reg1  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.637 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12] ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a11~portb_address_reg2  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.637 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12] ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a11~portb_address_reg3  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.637 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12] ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a11~portb_address_reg4  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.637 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12] ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a11~portb_address_reg5  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.637 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12] ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a11~portb_address_reg6  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.637 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12] ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a11~portb_address_reg7  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.637 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12] ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a11~portb_address_reg8  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.637 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12] ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a11~portb_address_reg9  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.637 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12] ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a11~portb_address_reg10 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.637 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12] ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a11~portb_address_reg11 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.637 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12] ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a18~portb_we_reg        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.633 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12] ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a18~portb_datain_reg0   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.617 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12] ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a18~portb_address_reg0  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.633 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12] ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a18~portb_address_reg1  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.633 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12] ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a18~portb_address_reg2  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.633 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12] ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a18~portb_address_reg3  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.633 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12] ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a18~portb_address_reg4  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.633 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12] ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a18~portb_address_reg5  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.633 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12] ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a18~portb_address_reg6  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.633 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12] ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a18~portb_address_reg7  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.633 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12] ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a18~portb_address_reg8  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.633 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12] ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a18~portb_address_reg9  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.633 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12] ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a18~portb_address_reg10 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.633 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12] ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a18~portb_address_reg11 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.633 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]  ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a8~portb_address_reg0   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.632 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12] ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a3~portb_we_reg         ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.626 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12] ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a3~portb_datain_reg0    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.610 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12] ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a3~portb_address_reg0   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.626 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12] ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a3~portb_address_reg1   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.626 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12] ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a3~portb_address_reg2   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.626 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12] ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a3~portb_address_reg3   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.626 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12] ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a3~portb_address_reg4   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.626 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12] ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a3~portb_address_reg5   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.626 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12] ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a3~portb_address_reg6   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.626 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12] ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a3~portb_address_reg7   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.626 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12] ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a3~portb_address_reg8   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.626 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12] ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a3~portb_address_reg9   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.626 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12] ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a3~portb_address_reg10  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.626 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12] ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a3~portb_address_reg11  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.626 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                             ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a3~portb_we_reg         ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.620 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12] ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a0~portb_address_reg3   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.622 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12] ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a0~portb_address_reg4   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.622 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12] ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a0~portb_address_reg5   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.622 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12] ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a0~portb_address_reg6   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.622 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12] ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a0~portb_address_reg7   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.622 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12] ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a0~portb_address_reg8   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.622 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12] ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a0~portb_address_reg9   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.622 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12] ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a0~portb_address_reg10  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.622 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                                                     ;                                                                                                                                                    ;                              ;                              ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'CLK_fc'                                                                                                                                                                                                                                                                                                                                                              ;
+-----------------------------------------+-----------------------------------------------------+-------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From              ; To                                                                                                                                                 ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+-------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; phase_counter[27] ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a5~porta_address_reg10  ; CLK_fc     ; CLK_fc   ; None                        ; None                      ; 3.354 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; phase_counter[27] ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a7~porta_address_reg10  ; CLK_fc     ; CLK_fc   ; None                        ; None                      ; 3.344 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; phase_counter[21] ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a5~porta_address_reg4   ; CLK_fc     ; CLK_fc   ; None                        ; None                      ; 3.168 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; phase_counter[21] ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a7~porta_address_reg4   ; CLK_fc     ; CLK_fc   ; None                        ; None                      ; 3.163 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; phase_counter[20] ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a15~porta_address_reg3  ; CLK_fc     ; CLK_fc   ; None                        ; None                      ; 3.098 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; phase_counter[20] ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a4~porta_address_reg3   ; CLK_fc     ; CLK_fc   ; None                        ; None                      ; 3.083 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; phase_counter[27] ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a14~porta_address_reg10 ; CLK_fc     ; CLK_fc   ; None                        ; None                      ; 3.038 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; phase_counter[27] ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a17~porta_address_reg10 ; CLK_fc     ; CLK_fc   ; None                        ; None                      ; 3.031 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; phase_counter[27] ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a1~porta_address_reg10  ; CLK_fc     ; CLK_fc   ; None                        ; None                      ; 3.030 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; phase_counter[29] ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a3~porta_address_reg0   ; CLK_fc     ; CLK_fc   ; None                        ; None                      ; 3.034 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; phase_counter[29] ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a3~porta_address_reg1   ; CLK_fc     ; CLK_fc   ; None                        ; None                      ; 3.034 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; phase_counter[29] ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a3~porta_address_reg2   ; CLK_fc     ; CLK_fc   ; None                        ; None                      ; 3.034 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; phase_counter[29] ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a3~porta_address_reg3   ; CLK_fc     ; CLK_fc   ; None                        ; None                      ; 3.034 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; phase_counter[29] ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a3~porta_address_reg4   ; CLK_fc     ; CLK_fc   ; None                        ; None                      ; 3.034 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; phase_counter[29] ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a3~porta_address_reg5   ; CLK_fc     ; CLK_fc   ; None                        ; None                      ; 3.034 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; phase_counter[29] ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a3~porta_address_reg6   ; CLK_fc     ; CLK_fc   ; None                        ; None                      ; 3.034 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; phase_counter[29] ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a3~porta_address_reg7   ; CLK_fc     ; CLK_fc   ; None                        ; None                      ; 3.034 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; phase_counter[29] ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a3~porta_address_reg8   ; CLK_fc     ; CLK_fc   ; None                        ; None                      ; 3.034 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; phase_counter[29] ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a3~porta_address_reg9   ; CLK_fc     ; CLK_fc   ; None                        ; None                      ; 3.034 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; phase_counter[29] ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a3~porta_address_reg10  ; CLK_fc     ; CLK_fc   ; None                        ; None                      ; 3.034 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; phase_counter[29] ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a3~porta_address_reg11  ; CLK_fc     ; CLK_fc   ; None                        ; None                      ; 3.034 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; phase_counter[29] ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a6~porta_address_reg0   ; CLK_fc     ; CLK_fc   ; None                        ; None                      ; 3.027 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; phase_counter[29] ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a6~porta_address_reg1   ; CLK_fc     ; CLK_fc   ; None                        ; None                      ; 3.027 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; phase_counter[29] ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a6~porta_address_reg2   ; CLK_fc     ; CLK_fc   ; None                        ; None                      ; 3.027 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; phase_counter[29] ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a6~porta_address_reg3   ; CLK_fc     ; CLK_fc   ; None                        ; None                      ; 3.027 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; phase_counter[29] ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a6~porta_address_reg4   ; CLK_fc     ; CLK_fc   ; None                        ; None                      ; 3.027 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; phase_counter[29] ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a6~porta_address_reg5   ; CLK_fc     ; CLK_fc   ; None                        ; None                      ; 3.027 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; phase_counter[29] ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a6~porta_address_reg6   ; CLK_fc     ; CLK_fc   ; None                        ; None                      ; 3.027 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; phase_counter[29] ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a6~porta_address_reg7   ; CLK_fc     ; CLK_fc   ; None                        ; None                      ; 3.027 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; phase_counter[29] ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a6~porta_address_reg8   ; CLK_fc     ; CLK_fc   ; None                        ; None                      ; 3.027 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; phase_counter[29] ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a6~porta_address_reg9   ; CLK_fc     ; CLK_fc   ; None                        ; None                      ; 3.027 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; phase_counter[29] ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a6~porta_address_reg10  ; CLK_fc     ; CLK_fc   ; None                        ; None                      ; 3.027 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; phase_counter[29] ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a6~porta_address_reg11  ; CLK_fc     ; CLK_fc   ; None                        ; None                      ; 3.027 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; phase_counter[27] ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a4~porta_address_reg10  ; CLK_fc     ; CLK_fc   ; None                        ; None                      ; 3.005 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; phase_counter[28] ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a5~porta_address_reg11  ; CLK_fc     ; CLK_fc   ; None                        ; None                      ; 2.986 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; phase_counter[29] ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a5~porta_address_reg0   ; CLK_fc     ; CLK_fc   ; None                        ; None                      ; 2.975 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; phase_counter[29] ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a5~porta_address_reg1   ; CLK_fc     ; CLK_fc   ; None                        ; None                      ; 2.975 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; phase_counter[29] ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a5~porta_address_reg2   ; CLK_fc     ; CLK_fc   ; None                        ; None                      ; 2.975 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; phase_counter[29] ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a5~porta_address_reg3   ; CLK_fc     ; CLK_fc   ; None                        ; None                      ; 2.975 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; phase_counter[29] ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a5~porta_address_reg4   ; CLK_fc     ; CLK_fc   ; None                        ; None                      ; 2.975 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; phase_counter[29] ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a5~porta_address_reg5   ; CLK_fc     ; CLK_fc   ; None                        ; None                      ; 2.975 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; phase_counter[29] ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a5~porta_address_reg6   ; CLK_fc     ; CLK_fc   ; None                        ; None                      ; 2.975 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; phase_counter[29] ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a5~porta_address_reg7   ; CLK_fc     ; CLK_fc   ; None                        ; None                      ; 2.975 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; phase_counter[29] ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a5~porta_address_reg8   ; CLK_fc     ; CLK_fc   ; None                        ; None                      ; 2.975 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; phase_counter[29] ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a5~porta_address_reg9   ; CLK_fc     ; CLK_fc   ; None                        ; None                      ; 2.975 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; phase_counter[29] ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a5~porta_address_reg10  ; CLK_fc     ; CLK_fc   ; None                        ; None                      ; 2.975 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; phase_counter[29] ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a5~porta_address_reg11  ; CLK_fc     ; CLK_fc   ; None                        ; None                      ; 2.975 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; phase_counter[28] ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a7~porta_address_reg11  ; CLK_fc     ; CLK_fc   ; None                        ; None                      ; 2.980 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; phase_counter[28] ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a14~porta_address_reg11 ; CLK_fc     ; CLK_fc   ; None                        ; None                      ; 2.968 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; phase_counter[29] ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a7~porta_address_reg0   ; CLK_fc     ; CLK_fc   ; None                        ; None                      ; 2.965 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; phase_counter[29] ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a7~porta_address_reg1   ; CLK_fc     ; CLK_fc   ; None                        ; None                      ; 2.965 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; phase_counter[29] ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a7~porta_address_reg2   ; CLK_fc     ; CLK_fc   ; None                        ; None                      ; 2.965 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; phase_counter[29] ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a7~porta_address_reg3   ; CLK_fc     ; CLK_fc   ; None                        ; None                      ; 2.965 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; phase_counter[29] ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a7~porta_address_reg4   ; CLK_fc     ; CLK_fc   ; None                        ; None                      ; 2.965 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; phase_counter[29] ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a7~porta_address_reg5   ; CLK_fc     ; CLK_fc   ; None                        ; None                      ; 2.965 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; phase_counter[29] ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a7~porta_address_reg6   ; CLK_fc     ; CLK_fc   ; None                        ; None                      ; 2.965 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; phase_counter[29] ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a7~porta_address_reg7   ; CLK_fc     ; CLK_fc   ; None                        ; None                      ; 2.965 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; phase_counter[29] ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a7~porta_address_reg8   ; CLK_fc     ; CLK_fc   ; None                        ; None                      ; 2.965 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; phase_counter[29] ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a7~porta_address_reg9   ; CLK_fc     ; CLK_fc   ; None                        ; None                      ; 2.965 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; phase_counter[29] ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a7~porta_address_reg10  ; CLK_fc     ; CLK_fc   ; None                        ; None                      ; 2.965 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; phase_counter[29] ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a7~porta_address_reg11  ; CLK_fc     ; CLK_fc   ; None                        ; None                      ; 2.965 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; phase_counter[29] ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a14~porta_address_reg0  ; CLK_fc     ; CLK_fc   ; None                        ; None                      ; 2.949 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; phase_counter[29] ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a14~porta_address_reg1  ; CLK_fc     ; CLK_fc   ; None                        ; None                      ; 2.949 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; phase_counter[29] ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a14~porta_address_reg2  ; CLK_fc     ; CLK_fc   ; None                        ; None                      ; 2.949 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; phase_counter[29] ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a14~porta_address_reg3  ; CLK_fc     ; CLK_fc   ; None                        ; None                      ; 2.949 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; phase_counter[29] ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a14~porta_address_reg4  ; CLK_fc     ; CLK_fc   ; None                        ; None                      ; 2.949 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; phase_counter[29] ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a14~porta_address_reg5  ; CLK_fc     ; CLK_fc   ; None                        ; None                      ; 2.949 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; phase_counter[29] ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a14~porta_address_reg6  ; CLK_fc     ; CLK_fc   ; None                        ; None                      ; 2.949 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; phase_counter[29] ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a14~porta_address_reg7  ; CLK_fc     ; CLK_fc   ; None                        ; None                      ; 2.949 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; phase_counter[29] ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a14~porta_address_reg8  ; CLK_fc     ; CLK_fc   ; None                        ; None                      ; 2.949 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; phase_counter[29] ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a14~porta_address_reg9  ; CLK_fc     ; CLK_fc   ; None                        ; None                      ; 2.949 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; phase_counter[29] ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a14~porta_address_reg10 ; CLK_fc     ; CLK_fc   ; None                        ; None                      ; 2.949 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; phase_counter[29] ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a14~porta_address_reg11 ; CLK_fc     ; CLK_fc   ; None                        ; None                      ; 2.949 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; phase_counter[26] ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a5~porta_address_reg9   ; CLK_fc     ; CLK_fc   ; None                        ; None                      ; 2.924 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; phase_counter[26] ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a7~porta_address_reg9   ; CLK_fc     ; CLK_fc   ; None                        ; None                      ; 2.900 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; phase_counter[21] ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a14~porta_address_reg4  ; CLK_fc     ; CLK_fc   ; None                        ; None                      ; 2.883 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; phase_counter[17] ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a16~porta_address_reg0  ; CLK_fc     ; CLK_fc   ; None                        ; None                      ; 2.876 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; phase_counter[21] ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a17~porta_address_reg4  ; CLK_fc     ; CLK_fc   ; None                        ; None                      ; 2.865 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; phase_counter[21] ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a1~porta_address_reg4   ; CLK_fc     ; CLK_fc   ; None                        ; None                      ; 2.862 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; phase_counter[21] ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a4~porta_address_reg4   ; CLK_fc     ; CLK_fc   ; None                        ; None                      ; 2.838 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; phase_counter[26] ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a4~porta_address_reg9   ; CLK_fc     ; CLK_fc   ; None                        ; None                      ; 2.827 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; phase_counter[20] ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a1~porta_address_reg3   ; CLK_fc     ; CLK_fc   ; None                        ; None                      ; 2.791 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; phase_counter[20] ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a17~porta_address_reg3  ; CLK_fc     ; CLK_fc   ; None                        ; None                      ; 2.785 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; phase_counter[17] ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a4~porta_address_reg0   ; CLK_fc     ; CLK_fc   ; None                        ; None                      ; 2.784 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; phase_counter[17] ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a15~porta_address_reg0  ; CLK_fc     ; CLK_fc   ; None                        ; None                      ; 2.783 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; phase_counter[18] ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a4~porta_address_reg1   ; CLK_fc     ; CLK_fc   ; None                        ; None                      ; 2.781 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; phase_counter[20] ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a14~porta_address_reg3  ; CLK_fc     ; CLK_fc   ; None                        ; None                      ; 2.773 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; phase_counter[18] ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a15~porta_address_reg1  ; CLK_fc     ; CLK_fc   ; None                        ; None                      ; 2.778 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; phase_counter[20] ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a7~porta_address_reg3   ; CLK_fc     ; CLK_fc   ; None                        ; None                      ; 2.755 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; phase_counter[29] ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a13~porta_address_reg0  ; CLK_fc     ; CLK_fc   ; None                        ; None                      ; 2.746 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; phase_counter[29] ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a13~porta_address_reg1  ; CLK_fc     ; CLK_fc   ; None                        ; None                      ; 2.746 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; phase_counter[29] ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a13~porta_address_reg2  ; CLK_fc     ; CLK_fc   ; None                        ; None                      ; 2.746 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; phase_counter[29] ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a13~porta_address_reg3  ; CLK_fc     ; CLK_fc   ; None                        ; None                      ; 2.746 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; phase_counter[29] ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a13~porta_address_reg4  ; CLK_fc     ; CLK_fc   ; None                        ; None                      ; 2.746 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; phase_counter[29] ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a13~porta_address_reg5  ; CLK_fc     ; CLK_fc   ; None                        ; None                      ; 2.746 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; phase_counter[29] ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a13~porta_address_reg6  ; CLK_fc     ; CLK_fc   ; None                        ; None                      ; 2.746 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; phase_counter[29] ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a13~porta_address_reg7  ; CLK_fc     ; CLK_fc   ; None                        ; None                      ; 2.746 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; phase_counter[29] ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a13~porta_address_reg8  ; CLK_fc     ; CLK_fc   ; None                        ; None                      ; 2.746 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; phase_counter[29] ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a13~porta_address_reg9  ; CLK_fc     ; CLK_fc   ; None                        ; None                      ; 2.746 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; phase_counter[29] ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a13~porta_address_reg10 ; CLK_fc     ; CLK_fc   ; None                        ; None                      ; 2.746 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; phase_counter[29] ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a13~porta_address_reg11 ; CLK_fc     ; CLK_fc   ; None                        ; None                      ; 2.746 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; phase_counter[29] ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a16~porta_address_reg0  ; CLK_fc     ; CLK_fc   ; None                        ; None                      ; 2.749 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; phase_counter[29] ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a16~porta_address_reg1  ; CLK_fc     ; CLK_fc   ; None                        ; None                      ; 2.749 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; phase_counter[29] ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a16~porta_address_reg2  ; CLK_fc     ; CLK_fc   ; None                        ; None                      ; 2.749 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; phase_counter[29] ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a16~porta_address_reg3  ; CLK_fc     ; CLK_fc   ; None                        ; None                      ; 2.749 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; phase_counter[29] ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a16~porta_address_reg4  ; CLK_fc     ; CLK_fc   ; None                        ; None                      ; 2.749 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; phase_counter[29] ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a16~porta_address_reg5  ; CLK_fc     ; CLK_fc   ; None                        ; None                      ; 2.749 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; phase_counter[29] ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a16~porta_address_reg6  ; CLK_fc     ; CLK_fc   ; None                        ; None                      ; 2.749 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; phase_counter[29] ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a16~porta_address_reg7  ; CLK_fc     ; CLK_fc   ; None                        ; None                      ; 2.749 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; phase_counter[29] ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a16~porta_address_reg8  ; CLK_fc     ; CLK_fc   ; None                        ; None                      ; 2.749 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; phase_counter[29] ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a16~porta_address_reg9  ; CLK_fc     ; CLK_fc   ; None                        ; None                      ; 2.749 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; phase_counter[29] ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a16~porta_address_reg10 ; CLK_fc     ; CLK_fc   ; None                        ; None                      ; 2.749 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; phase_counter[29] ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a16~porta_address_reg11 ; CLK_fc     ; CLK_fc   ; None                        ; None                      ; 2.749 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; phase_counter[29] ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a8~porta_address_reg0   ; CLK_fc     ; CLK_fc   ; None                        ; None                      ; 2.748 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; phase_counter[29] ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a8~porta_address_reg1   ; CLK_fc     ; CLK_fc   ; None                        ; None                      ; 2.748 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; phase_counter[29] ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a8~porta_address_reg2   ; CLK_fc     ; CLK_fc   ; None                        ; None                      ; 2.748 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; phase_counter[29] ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a8~porta_address_reg3   ; CLK_fc     ; CLK_fc   ; None                        ; None                      ; 2.748 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; phase_counter[29] ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a8~porta_address_reg4   ; CLK_fc     ; CLK_fc   ; None                        ; None                      ; 2.748 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; phase_counter[29] ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a8~porta_address_reg5   ; CLK_fc     ; CLK_fc   ; None                        ; None                      ; 2.748 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; phase_counter[29] ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a8~porta_address_reg6   ; CLK_fc     ; CLK_fc   ; None                        ; None                      ; 2.748 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; phase_counter[29] ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a8~porta_address_reg7   ; CLK_fc     ; CLK_fc   ; None                        ; None                      ; 2.748 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; phase_counter[29] ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a8~porta_address_reg8   ; CLK_fc     ; CLK_fc   ; None                        ; None                      ; 2.748 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; phase_counter[29] ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a8~porta_address_reg9   ; CLK_fc     ; CLK_fc   ; None                        ; None                      ; 2.748 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; phase_counter[29] ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a8~porta_address_reg10  ; CLK_fc     ; CLK_fc   ; None                        ; None                      ; 2.748 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; phase_counter[29] ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a8~porta_address_reg11  ; CLK_fc     ; CLK_fc   ; None                        ; None                      ; 2.748 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; phase_counter[22] ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a1~porta_address_reg5   ; CLK_fc     ; CLK_fc   ; None                        ; None                      ; 2.714 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; phase_counter[24] ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a15~porta_address_reg7  ; CLK_fc     ; CLK_fc   ; None                        ; None                      ; 2.714 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; phase_counter[24] ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a5~porta_address_reg7   ; CLK_fc     ; CLK_fc   ; None                        ; None                      ; 2.698 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; phase_counter[24] ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a4~porta_address_reg7   ; CLK_fc     ; CLK_fc   ; None                        ; None                      ; 2.710 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; phase_counter[24] ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a7~porta_address_reg7   ; CLK_fc     ; CLK_fc   ; None                        ; None                      ; 2.688 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; phase_counter[24] ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a1~porta_address_reg7   ; CLK_fc     ; CLK_fc   ; None                        ; None                      ; 2.682 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; phase_counter[24] ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a14~porta_address_reg7  ; CLK_fc     ; CLK_fc   ; None                        ; None                      ; 2.674 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; phase_counter[28] ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a1~porta_address_reg11  ; CLK_fc     ; CLK_fc   ; None                        ; None                      ; 2.667 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; phase_counter[29] ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a17~porta_address_reg0  ; CLK_fc     ; CLK_fc   ; None                        ; None                      ; 2.662 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; phase_counter[29] ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a17~porta_address_reg1  ; CLK_fc     ; CLK_fc   ; None                        ; None                      ; 2.662 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; phase_counter[29] ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a17~porta_address_reg2  ; CLK_fc     ; CLK_fc   ; None                        ; None                      ; 2.662 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; phase_counter[29] ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a17~porta_address_reg3  ; CLK_fc     ; CLK_fc   ; None                        ; None                      ; 2.662 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; phase_counter[29] ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a17~porta_address_reg4  ; CLK_fc     ; CLK_fc   ; None                        ; None                      ; 2.662 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; phase_counter[29] ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a17~porta_address_reg5  ; CLK_fc     ; CLK_fc   ; None                        ; None                      ; 2.662 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; phase_counter[29] ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a17~porta_address_reg6  ; CLK_fc     ; CLK_fc   ; None                        ; None                      ; 2.662 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; phase_counter[29] ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a17~porta_address_reg7  ; CLK_fc     ; CLK_fc   ; None                        ; None                      ; 2.662 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; phase_counter[29] ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a17~porta_address_reg8  ; CLK_fc     ; CLK_fc   ; None                        ; None                      ; 2.662 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; phase_counter[29] ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a17~porta_address_reg9  ; CLK_fc     ; CLK_fc   ; None                        ; None                      ; 2.662 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; phase_counter[29] ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a17~porta_address_reg10 ; CLK_fc     ; CLK_fc   ; None                        ; None                      ; 2.662 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; phase_counter[29] ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a17~porta_address_reg11 ; CLK_fc     ; CLK_fc   ; None                        ; None                      ; 2.662 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; phase_counter[26] ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a3~porta_address_reg9   ; CLK_fc     ; CLK_fc   ; None                        ; None                      ; 2.659 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; phase_counter[26] ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a18~porta_address_reg9  ; CLK_fc     ; CLK_fc   ; None                        ; None                      ; 2.662 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; phase_counter[29] ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a1~porta_address_reg0   ; CLK_fc     ; CLK_fc   ; None                        ; None                      ; 2.646 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; phase_counter[29] ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a1~porta_address_reg1   ; CLK_fc     ; CLK_fc   ; None                        ; None                      ; 2.646 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; phase_counter[29] ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a1~porta_address_reg2   ; CLK_fc     ; CLK_fc   ; None                        ; None                      ; 2.646 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; phase_counter[29] ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a1~porta_address_reg3   ; CLK_fc     ; CLK_fc   ; None                        ; None                      ; 2.646 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; phase_counter[29] ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a1~porta_address_reg4   ; CLK_fc     ; CLK_fc   ; None                        ; None                      ; 2.646 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; phase_counter[29] ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a1~porta_address_reg5   ; CLK_fc     ; CLK_fc   ; None                        ; None                      ; 2.646 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; phase_counter[29] ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a1~porta_address_reg6   ; CLK_fc     ; CLK_fc   ; None                        ; None                      ; 2.646 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; phase_counter[29] ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a1~porta_address_reg7   ; CLK_fc     ; CLK_fc   ; None                        ; None                      ; 2.646 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; phase_counter[29] ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a1~porta_address_reg8   ; CLK_fc     ; CLK_fc   ; None                        ; None                      ; 2.646 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; phase_counter[29] ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a1~porta_address_reg9   ; CLK_fc     ; CLK_fc   ; None                        ; None                      ; 2.646 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; phase_counter[29] ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a1~porta_address_reg10  ; CLK_fc     ; CLK_fc   ; None                        ; None                      ; 2.646 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; phase_counter[29] ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a1~porta_address_reg11  ; CLK_fc     ; CLK_fc   ; None                        ; None                      ; 2.646 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; phase_counter[28] ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a4~porta_address_reg11  ; CLK_fc     ; CLK_fc   ; None                        ; None                      ; 2.647 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; phase_counter[29] ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a4~porta_address_reg0   ; CLK_fc     ; CLK_fc   ; None                        ; None                      ; 2.633 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; phase_counter[29] ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a4~porta_address_reg1   ; CLK_fc     ; CLK_fc   ; None                        ; None                      ; 2.633 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; phase_counter[29] ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a4~porta_address_reg2   ; CLK_fc     ; CLK_fc   ; None                        ; None                      ; 2.633 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; phase_counter[29] ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a4~porta_address_reg3   ; CLK_fc     ; CLK_fc   ; None                        ; None                      ; 2.633 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; phase_counter[29] ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a4~porta_address_reg4   ; CLK_fc     ; CLK_fc   ; None                        ; None                      ; 2.633 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; phase_counter[29] ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a4~porta_address_reg5   ; CLK_fc     ; CLK_fc   ; None                        ; None                      ; 2.633 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; phase_counter[29] ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a4~porta_address_reg6   ; CLK_fc     ; CLK_fc   ; None                        ; None                      ; 2.633 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; phase_counter[29] ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a4~porta_address_reg7   ; CLK_fc     ; CLK_fc   ; None                        ; None                      ; 2.633 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; phase_counter[29] ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a4~porta_address_reg8   ; CLK_fc     ; CLK_fc   ; None                        ; None                      ; 2.633 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; phase_counter[29] ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a4~porta_address_reg9   ; CLK_fc     ; CLK_fc   ; None                        ; None                      ; 2.633 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; phase_counter[29] ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a4~porta_address_reg10  ; CLK_fc     ; CLK_fc   ; None                        ; None                      ; 2.633 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; phase_counter[29] ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a4~porta_address_reg11  ; CLK_fc     ; CLK_fc   ; None                        ; None                      ; 2.633 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; phase_counter[28] ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a15~porta_address_reg11 ; CLK_fc     ; CLK_fc   ; None                        ; None                      ; 2.632 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; phase_counter[26] ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a14~porta_address_reg9  ; CLK_fc     ; CLK_fc   ; None                        ; None                      ; 2.623 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; phase_counter[26] ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a17~porta_address_reg9  ; CLK_fc     ; CLK_fc   ; None                        ; None                      ; 2.615 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; phase_counter[26] ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a1~porta_address_reg9   ; CLK_fc     ; CLK_fc   ; None                        ; None                      ; 2.604 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; phase_counter[26] ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a6~porta_address_reg9   ; CLK_fc     ; CLK_fc   ; None                        ; None                      ; 2.618 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; phase_counter[29] ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a15~porta_address_reg0  ; CLK_fc     ; CLK_fc   ; None                        ; None                      ; 2.601 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; phase_counter[29] ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a15~porta_address_reg1  ; CLK_fc     ; CLK_fc   ; None                        ; None                      ; 2.601 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; phase_counter[29] ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a15~porta_address_reg2  ; CLK_fc     ; CLK_fc   ; None                        ; None                      ; 2.601 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; phase_counter[29] ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a15~porta_address_reg3  ; CLK_fc     ; CLK_fc   ; None                        ; None                      ; 2.601 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; phase_counter[29] ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a15~porta_address_reg4  ; CLK_fc     ; CLK_fc   ; None                        ; None                      ; 2.601 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; phase_counter[29] ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a15~porta_address_reg5  ; CLK_fc     ; CLK_fc   ; None                        ; None                      ; 2.601 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; phase_counter[29] ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a15~porta_address_reg6  ; CLK_fc     ; CLK_fc   ; None                        ; None                      ; 2.601 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; phase_counter[29] ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a15~porta_address_reg7  ; CLK_fc     ; CLK_fc   ; None                        ; None                      ; 2.601 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; phase_counter[29] ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a15~porta_address_reg8  ; CLK_fc     ; CLK_fc   ; None                        ; None                      ; 2.601 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; phase_counter[29] ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a15~porta_address_reg9  ; CLK_fc     ; CLK_fc   ; None                        ; None                      ; 2.601 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; phase_counter[29] ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a15~porta_address_reg10 ; CLK_fc     ; CLK_fc   ; None                        ; None                      ; 2.601 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; phase_counter[29] ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a15~porta_address_reg11 ; CLK_fc     ; CLK_fc   ; None                        ; None                      ; 2.601 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; phase_counter[17] ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a6~porta_address_reg0   ; CLK_fc     ; CLK_fc   ; None                        ; None                      ; 2.603 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; phase_counter[17] ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a8~porta_address_reg0   ; CLK_fc     ; CLK_fc   ; None                        ; None                      ; 2.588 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; phase_counter[20] ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a18~porta_address_reg3  ; CLK_fc     ; CLK_fc   ; None                        ; None                      ; 2.584 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; phase_counter[17] ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a3~porta_address_reg0   ; CLK_fc     ; CLK_fc   ; None                        ; None                      ; 2.576 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; phase_counter[17] ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a18~porta_address_reg0  ; CLK_fc     ; CLK_fc   ; None                        ; None                      ; 2.576 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; phase_counter[20] ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a16~porta_address_reg3  ; CLK_fc     ; CLK_fc   ; None                        ; None                      ; 2.570 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; phase_counter[20] ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a6~porta_address_reg3   ; CLK_fc     ; CLK_fc   ; None                        ; None                      ; 2.559 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; phase_counter[26] ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a8~porta_address_reg9   ; CLK_fc     ; CLK_fc   ; None                        ; None                      ; 2.554 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; phase_counter[20] ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a8~porta_address_reg3   ; CLK_fc     ; CLK_fc   ; None                        ; None                      ; 2.545 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; phase_counter[21] ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a15~porta_address_reg4  ; CLK_fc     ; CLK_fc   ; None                        ; None                      ; 2.533 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; phase_counter[26] ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a15~porta_address_reg9  ; CLK_fc     ; CLK_fc   ; None                        ; None                      ; 2.532 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                   ;                                                                                                                                                    ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+-------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'phase_select'                                                                                                                                                              ;
+-------+------------------------------------------------+-------+-------+--------------+--------------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From  ; To    ; From Clock   ; To Clock     ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+-------+-------+--------------+--------------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; phase ; phase ; phase_select ; phase_select ; None                        ; None                      ; 0.407 ns                ;
+-------+------------------------------------------------+-------+-------+--------------+--------------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'CLK_fc'                                                                                                                                                                                       ;
+------------------------------------------+--------------------------+-------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                     ; To                      ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+--------------------------+-------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; LCD:dds_LCD|LUT_INDEX[0] ; LCD:dds_LCD|LUT_DATA[6] ; CLK_fc     ; CLK_fc   ; None                       ; None                       ; 1.604 ns                 ;
; Not operational: Clock Skew > Data Delay ; LCD:dds_LCD|LUT_INDEX[5] ; LCD:dds_LCD|LUT_DATA[4] ; CLK_fc     ; CLK_fc   ; None                       ; None                       ; 1.648 ns                 ;
; Not operational: Clock Skew > Data Delay ; LCD:dds_LCD|LUT_INDEX[0] ; LCD:dds_LCD|LUT_DATA[4] ; CLK_fc     ; CLK_fc   ; None                       ; None                       ; 1.963 ns                 ;
; Not operational: Clock Skew > Data Delay ; LCD:dds_LCD|LUT_INDEX[0] ; LCD:dds_LCD|LUT_DATA[2] ; CLK_fc     ; CLK_fc   ; None                       ; None                       ; 1.877 ns                 ;
; Not operational: Clock Skew > Data Delay ; LCD:dds_LCD|LUT_INDEX[4] ; LCD:dds_LCD|LUT_DATA[2] ; CLK_fc     ; CLK_fc   ; None                       ; None                       ; 1.671 ns                 ;
; Not operational: Clock Skew > Data Delay ; LCD:dds_LCD|LUT_INDEX[5] ; LCD:dds_LCD|LUT_DATA[2] ; CLK_fc     ; CLK_fc   ; None                       ; None                       ; 1.693 ns                 ;
; Not operational: Clock Skew > Data Delay ; LCD:dds_LCD|LUT_INDEX[0] ; LCD:dds_LCD|LUT_DATA[3] ; CLK_fc     ; CLK_fc   ; None                       ; None                       ; 1.961 ns                 ;
; Not operational: Clock Skew > Data Delay ; LCD:dds_LCD|LUT_INDEX[5] ; LCD:dds_LCD|LUT_DATA[8] ; CLK_fc     ; CLK_fc   ; None                       ; None                       ; 1.726 ns                 ;
; Not operational: Clock Skew > Data Delay ; LCD:dds_LCD|LUT_INDEX[5] ; LCD:dds_LCD|LUT_DATA[5] ; CLK_fc     ; CLK_fc   ; None                       ; None                       ; 1.726 ns                 ;
; Not operational: Clock Skew > Data Delay ; LCD:dds_LCD|LUT_INDEX[5] ; LCD:dds_LCD|LUT_DATA[7] ; CLK_fc     ; CLK_fc   ; None                       ; None                       ; 1.727 ns                 ;
; Not operational: Clock Skew > Data Delay ; LCD:dds_LCD|LUT_INDEX[0] ; LCD:dds_LCD|LUT_DATA[1] ; CLK_fc     ; CLK_fc   ; None                       ; None                       ; 1.997 ns                 ;
; Not operational: Clock Skew > Data Delay ; LCD:dds_LCD|LUT_INDEX[4] ; LCD:dds_LCD|LUT_DATA[3] ; CLK_fc     ; CLK_fc   ; None                       ; None                       ; 1.750 ns                 ;
; Not operational: Clock Skew > Data Delay ; LCD:dds_LCD|LUT_INDEX[0] ; LCD:dds_LCD|LUT_DATA[7] ; CLK_fc     ; CLK_fc   ; None                       ; None                       ; 1.997 ns                 ;
; Not operational: Clock Skew > Data Delay ; LCD:dds_LCD|LUT_INDEX[3] ; LCD:dds_LCD|LUT_DATA[4] ; CLK_fc     ; CLK_fc   ; None                       ; None                       ; 1.858 ns                 ;
; Not operational: Clock Skew > Data Delay ; LCD:dds_LCD|LUT_INDEX[5] ; LCD:dds_LCD|LUT_DATA[0] ; CLK_fc     ; CLK_fc   ; None                       ; None                       ; 1.894 ns                 ;
; Not operational: Clock Skew > Data Delay ; LCD:dds_LCD|LUT_INDEX[5] ; LCD:dds_LCD|LUT_DATA[1] ; CLK_fc     ; CLK_fc   ; None                       ; None                       ; 1.800 ns                 ;
; Not operational: Clock Skew > Data Delay ; LCD:dds_LCD|LUT_INDEX[0] ; LCD:dds_LCD|LUT_DATA[5] ; CLK_fc     ; CLK_fc   ; None                       ; None                       ; 2.054 ns                 ;
; Not operational: Clock Skew > Data Delay ; LCD:dds_LCD|LUT_INDEX[4] ; LCD:dds_LCD|LUT_DATA[1] ; CLK_fc     ; CLK_fc   ; None                       ; None                       ; 1.810 ns                 ;
; Not operational: Clock Skew > Data Delay ; LCD:dds_LCD|LUT_INDEX[5] ; LCD:dds_LCD|LUT_DATA[3] ; CLK_fc     ; CLK_fc   ; None                       ; None                       ; 1.814 ns                 ;
; Not operational: Clock Skew > Data Delay ; LCD:dds_LCD|LUT_INDEX[0] ; LCD:dds_LCD|LUT_DATA[8] ; CLK_fc     ; CLK_fc   ; None                       ; None                       ; 2.063 ns                 ;
; Not operational: Clock Skew > Data Delay ; LCD:dds_LCD|LUT_INDEX[0] ; LCD:dds_LCD|LUT_DATA[0] ; CLK_fc     ; CLK_fc   ; None                       ; None                       ; 2.191 ns                 ;
; Not operational: Clock Skew > Data Delay ; LCD:dds_LCD|LUT_INDEX[3] ; LCD:dds_LCD|LUT_DATA[7] ; CLK_fc     ; CLK_fc   ; None                       ; None                       ; 1.872 ns                 ;
; Not operational: Clock Skew > Data Delay ; LCD:dds_LCD|LUT_INDEX[1] ; LCD:dds_LCD|LUT_DATA[7] ; CLK_fc     ; CLK_fc   ; None                       ; None                       ; 1.892 ns                 ;
; Not operational: Clock Skew > Data Delay ; LCD:dds_LCD|LUT_INDEX[1] ; LCD:dds_LCD|LUT_DATA[8] ; CLK_fc     ; CLK_fc   ; None                       ; None                       ; 1.921 ns                 ;
; Not operational: Clock Skew > Data Delay ; LCD:dds_LCD|LUT_INDEX[1] ; LCD:dds_LCD|LUT_DATA[5] ; CLK_fc     ; CLK_fc   ; None                       ; None                       ; 1.930 ns                 ;
; Not operational: Clock Skew > Data Delay ; LCD:dds_LCD|LUT_INDEX[3] ; LCD:dds_LCD|LUT_DATA[8] ; CLK_fc     ; CLK_fc   ; None                       ; None                       ; 1.935 ns                 ;
; Not operational: Clock Skew > Data Delay ; LCD:dds_LCD|LUT_INDEX[3] ; LCD:dds_LCD|LUT_DATA[5] ; CLK_fc     ; CLK_fc   ; None                       ; None                       ; 1.942 ns                 ;
; Not operational: Clock Skew > Data Delay ; LCD:dds_LCD|LUT_INDEX[1] ; LCD:dds_LCD|LUT_DATA[0] ; CLK_fc     ; CLK_fc   ; None                       ; None                       ; 2.064 ns                 ;
; Not operational: Clock Skew > Data Delay ; LCD:dds_LCD|LUT_INDEX[3] ; LCD:dds_LCD|LUT_DATA[0] ; CLK_fc     ; CLK_fc   ; None                       ; None                       ; 2.072 ns                 ;
; Not operational: Clock Skew > Data Delay ; LCD:dds_LCD|LUT_INDEX[4] ; LCD:dds_LCD|LUT_DATA[6] ; CLK_fc     ; CLK_fc   ; None                       ; None                       ; 1.983 ns                 ;
; Not operational: Clock Skew > Data Delay ; LCD:dds_LCD|LUT_INDEX[2] ; LCD:dds_LCD|LUT_DATA[7] ; CLK_fc     ; CLK_fc   ; None                       ; None                       ; 1.988 ns                 ;
; Not operational: Clock Skew > Data Delay ; LCD:dds_LCD|LUT_INDEX[1] ; LCD:dds_LCD|LUT_DATA[6] ; CLK_fc     ; CLK_fc   ; None                       ; None                       ; 1.990 ns                 ;
; Not operational: Clock Skew > Data Delay ; LCD:dds_LCD|LUT_INDEX[3] ; LCD:dds_LCD|LUT_DATA[6] ; CLK_fc     ; CLK_fc   ; None                       ; None                       ; 1.996 ns                 ;
; Not operational: Clock Skew > Data Delay ; LCD:dds_LCD|LUT_INDEX[2] ; LCD:dds_LCD|LUT_DATA[8] ; CLK_fc     ; CLK_fc   ; None                       ; None                       ; 2.022 ns                 ;
; Not operational: Clock Skew > Data Delay ; LCD:dds_LCD|LUT_INDEX[2] ; LCD:dds_LCD|LUT_DATA[5] ; CLK_fc     ; CLK_fc   ; None                       ; None                       ; 2.023 ns                 ;
; Not operational: Clock Skew > Data Delay ; LCD:dds_LCD|LUT_INDEX[1] ; LCD:dds_LCD|LUT_DATA[2] ; CLK_fc     ; CLK_fc   ; None                       ; None                       ; 2.040 ns                 ;
; Not operational: Clock Skew > Data Delay ; LCD:dds_LCD|LUT_INDEX[2] ; LCD:dds_LCD|LUT_DATA[0] ; CLK_fc     ; CLK_fc   ; None                       ; None                       ; 2.158 ns                 ;
; Not operational: Clock Skew > Data Delay ; LCD:dds_LCD|LUT_INDEX[4] ; LCD:dds_LCD|LUT_DATA[4] ; CLK_fc     ; CLK_fc   ; None                       ; None                       ; 2.186 ns                 ;
; Not operational: Clock Skew > Data Delay ; LCD:dds_LCD|LUT_INDEX[1] ; LCD:dds_LCD|LUT_DATA[3] ; CLK_fc     ; CLK_fc   ; None                       ; None                       ; 2.100 ns                 ;
; Not operational: Clock Skew > Data Delay ; LCD:dds_LCD|LUT_INDEX[5] ; LCD:dds_LCD|LUT_DATA[6] ; CLK_fc     ; CLK_fc   ; None                       ; None                       ; 2.126 ns                 ;
; Not operational: Clock Skew > Data Delay ; LCD:dds_LCD|LUT_INDEX[2] ; LCD:dds_LCD|LUT_DATA[4] ; CLK_fc     ; CLK_fc   ; None                       ; None                       ; 2.252 ns                 ;
; Not operational: Clock Skew > Data Delay ; LCD:dds_LCD|LUT_INDEX[1] ; LCD:dds_LCD|LUT_DATA[4] ; CLK_fc     ; CLK_fc   ; None                       ; None                       ; 2.252 ns                 ;
; Not operational: Clock Skew > Data Delay ; LCD:dds_LCD|LUT_INDEX[2] ; LCD:dds_LCD|LUT_DATA[2] ; CLK_fc     ; CLK_fc   ; None                       ; None                       ; 2.158 ns                 ;
; Not operational: Clock Skew > Data Delay ; LCD:dds_LCD|LUT_INDEX[1] ; LCD:dds_LCD|LUT_DATA[1] ; CLK_fc     ; CLK_fc   ; None                       ; None                       ; 2.159 ns                 ;
; Not operational: Clock Skew > Data Delay ; LCD:dds_LCD|LUT_INDEX[3] ; LCD:dds_LCD|LUT_DATA[2] ; CLK_fc     ; CLK_fc   ; None                       ; None                       ; 2.160 ns                 ;
; Not operational: Clock Skew > Data Delay ; LCD:dds_LCD|LUT_INDEX[2] ; LCD:dds_LCD|LUT_DATA[1] ; CLK_fc     ; CLK_fc   ; None                       ; None                       ; 2.229 ns                 ;
; Not operational: Clock Skew > Data Delay ; LCD:dds_LCD|LUT_INDEX[3] ; LCD:dds_LCD|LUT_DATA[3] ; CLK_fc     ; CLK_fc   ; None                       ; None                       ; 2.250 ns                 ;
; Not operational: Clock Skew > Data Delay ; LCD:dds_LCD|LUT_INDEX[2] ; LCD:dds_LCD|LUT_DATA[3] ; CLK_fc     ; CLK_fc   ; None                       ; None                       ; 2.252 ns                 ;
; Not operational: Clock Skew > Data Delay ; LCD:dds_LCD|LUT_INDEX[2] ; LCD:dds_LCD|LUT_DATA[6] ; CLK_fc     ; CLK_fc   ; None                       ; None                       ; 2.295 ns                 ;
; Not operational: Clock Skew > Data Delay ; LCD:dds_LCD|LUT_INDEX[4] ; LCD:dds_LCD|LUT_DATA[7] ; CLK_fc     ; CLK_fc   ; None                       ; None                       ; 2.372 ns                 ;
; Not operational: Clock Skew > Data Delay ; LCD:dds_LCD|LUT_INDEX[4] ; LCD:dds_LCD|LUT_DATA[5] ; CLK_fc     ; CLK_fc   ; None                       ; None                       ; 2.407 ns                 ;
; Not operational: Clock Skew > Data Delay ; LCD:dds_LCD|LUT_INDEX[4] ; LCD:dds_LCD|LUT_DATA[8] ; CLK_fc     ; CLK_fc   ; None                       ; None                       ; 2.437 ns                 ;
; Not operational: Clock Skew > Data Delay ; LCD:dds_LCD|LUT_INDEX[4] ; LCD:dds_LCD|LUT_DATA[0] ; CLK_fc     ; CLK_fc   ; None                       ; None                       ; 2.574 ns                 ;
; Not operational: Clock Skew > Data Delay ; LCD:dds_LCD|LUT_INDEX[3] ; LCD:dds_LCD|LUT_DATA[1] ; CLK_fc     ; CLK_fc   ; None                       ; None                       ; 2.583 ns                 ;
+------------------------------------------+--------------------------+-------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; tsu                                                                                                                                         ;
+-----------------------------------------+-----------------------------------------------------+------------+-------+-------------+----------+
; Slack                                   ; Required tsu                                        ; Actual tsu ; From  ; To          ; To Clock ;
+-----------------------------------------+-----------------------------------------------------+------------+-------+-------------+----------+
; N/A                                     ; None                                                ; 10.764 ns  ; f[13] ; counter[29] ; CLK_fc   ;
; N/A                                     ; None                                                ; 10.693 ns  ; f[13] ; counter[28] ; CLK_fc   ;
; N/A                                     ; None                                                ; 10.622 ns  ; f[13] ; counter[27] ; CLK_fc   ;
; N/A                                     ; None                                                ; 10.551 ns  ; f[13] ; counter[26] ; CLK_fc   ;
; N/A                                     ; None                                                ; 10.522 ns  ; f[17] ; counter[29] ; CLK_fc   ;
; N/A                                     ; None                                                ; 10.480 ns  ; f[13] ; counter[25] ; CLK_fc   ;
; N/A                                     ; None                                                ; 10.451 ns  ; f[17] ; counter[28] ; CLK_fc   ;
; N/A                                     ; None                                                ; 10.420 ns  ; f[14] ; counter[29] ; CLK_fc   ;
; N/A                                     ; None                                                ; 10.409 ns  ; f[13] ; counter[24] ; CLK_fc   ;
; N/A                                     ; None                                                ; 10.380 ns  ; f[17] ; counter[27] ; CLK_fc   ;
; N/A                                     ; None                                                ; 10.349 ns  ; f[14] ; counter[28] ; CLK_fc   ;
; N/A                                     ; None                                                ; 10.338 ns  ; f[13] ; counter[23] ; CLK_fc   ;
; N/A                                     ; None                                                ; 10.309 ns  ; f[17] ; counter[26] ; CLK_fc   ;
; N/A                                     ; None                                                ; 10.278 ns  ; f[14] ; counter[27] ; CLK_fc   ;
; N/A                                     ; None                                                ; 10.238 ns  ; f[17] ; counter[25] ; CLK_fc   ;
; N/A                                     ; None                                                ; 10.207 ns  ; f[14] ; counter[26] ; CLK_fc   ;
; N/A                                     ; None                                                ; 10.179 ns  ; f[13] ; counter[22] ; CLK_fc   ;
; N/A                                     ; None                                                ; 10.167 ns  ; f[17] ; counter[24] ; CLK_fc   ;
; N/A                                     ; None                                                ; 10.136 ns  ; f[14] ; counter[25] ; CLK_fc   ;
; N/A                                     ; None                                                ; 10.108 ns  ; f[13] ; counter[21] ; CLK_fc   ;
; N/A                                     ; None                                                ; 10.096 ns  ; f[17] ; counter[23] ; CLK_fc   ;
; N/A                                     ; None                                                ; 10.065 ns  ; f[14] ; counter[24] ; CLK_fc   ;
; N/A                                     ; None                                                ; 10.037 ns  ; f[13] ; counter[20] ; CLK_fc   ;
; N/A                                     ; None                                                ; 10.033 ns  ; f[15] ; counter[29] ; CLK_fc   ;
; N/A                                     ; None                                                ; 9.995 ns   ; f[16] ; counter[29] ; CLK_fc   ;
; N/A                                     ; None                                                ; 9.994 ns   ; f[14] ; counter[23] ; CLK_fc   ;
; N/A                                     ; None                                                ; 9.966 ns   ; f[13] ; counter[19] ; CLK_fc   ;
; N/A                                     ; None                                                ; 9.962 ns   ; f[15] ; counter[28] ; CLK_fc   ;
; N/A                                     ; None                                                ; 9.937 ns   ; f[17] ; counter[22] ; CLK_fc   ;
; N/A                                     ; None                                                ; 9.924 ns   ; f[16] ; counter[28] ; CLK_fc   ;
; N/A                                     ; None                                                ; 9.895 ns   ; f[13] ; counter[18] ; CLK_fc   ;
; N/A                                     ; None                                                ; 9.891 ns   ; f[15] ; counter[27] ; CLK_fc   ;
; N/A                                     ; None                                                ; 9.866 ns   ; f[17] ; counter[21] ; CLK_fc   ;
; N/A                                     ; None                                                ; 9.853 ns   ; f[16] ; counter[27] ; CLK_fc   ;
; N/A                                     ; None                                                ; 9.835 ns   ; f[14] ; counter[22] ; CLK_fc   ;
; N/A                                     ; None                                                ; 9.824 ns   ; f[13] ; counter[17] ; CLK_fc   ;
; N/A                                     ; None                                                ; 9.820 ns   ; f[15] ; counter[26] ; CLK_fc   ;
; N/A                                     ; None                                                ; 9.795 ns   ; f[17] ; counter[20] ; CLK_fc   ;
; N/A                                     ; None                                                ; 9.782 ns   ; f[16] ; counter[26] ; CLK_fc   ;
; N/A                                     ; None                                                ; 9.764 ns   ; f[14] ; counter[21] ; CLK_fc   ;
; N/A                                     ; None                                                ; 9.753 ns   ; f[13] ; counter[16] ; CLK_fc   ;
; N/A                                     ; None                                                ; 9.749 ns   ; f[15] ; counter[25] ; CLK_fc   ;
; N/A                                     ; None                                                ; 9.724 ns   ; f[17] ; counter[19] ; CLK_fc   ;
; N/A                                     ; None                                                ; 9.711 ns   ; f[16] ; counter[25] ; CLK_fc   ;
; N/A                                     ; None                                                ; 9.693 ns   ; f[14] ; counter[20] ; CLK_fc   ;
; N/A                                     ; None                                                ; 9.682 ns   ; f[13] ; counter[15] ; CLK_fc   ;
; N/A                                     ; None                                                ; 9.678 ns   ; f[15] ; counter[24] ; CLK_fc   ;
; N/A                                     ; None                                                ; 9.653 ns   ; f[17] ; counter[18] ; CLK_fc   ;
; N/A                                     ; None                                                ; 9.640 ns   ; f[16] ; counter[24] ; CLK_fc   ;
; N/A                                     ; None                                                ; 9.622 ns   ; f[14] ; counter[19] ; CLK_fc   ;
; N/A                                     ; None                                                ; 9.607 ns   ; f[15] ; counter[23] ; CLK_fc   ;
; N/A                                     ; None                                                ; 9.582 ns   ; f[17] ; counter[17] ; CLK_fc   ;
; N/A                                     ; None                                                ; 9.569 ns   ; f[16] ; counter[23] ; CLK_fc   ;
; N/A                                     ; None                                                ; 9.551 ns   ; f[14] ; counter[18] ; CLK_fc   ;
; N/A                                     ; None                                                ; 9.534 ns   ; f[13] ; counter[14] ; CLK_fc   ;
; N/A                                     ; None                                                ; 9.480 ns   ; f[14] ; counter[17] ; CLK_fc   ;
; N/A                                     ; None                                                ; 9.463 ns   ; f[13] ; counter[13] ; CLK_fc   ;
; N/A                                     ; None                                                ; 9.448 ns   ; f[15] ; counter[22] ; CLK_fc   ;
; N/A                                     ; None                                                ; 9.410 ns   ; f[16] ; counter[22] ; CLK_fc   ;
; N/A                                     ; None                                                ; 9.409 ns   ; f[14] ; counter[16] ; CLK_fc   ;
; N/A                                     ; None                                                ; 9.377 ns   ; f[15] ; counter[21] ; CLK_fc   ;
; N/A                                     ; None                                                ; 9.339 ns   ; f[16] ; counter[21] ; CLK_fc   ;
; N/A                                     ; None                                                ; 9.306 ns   ; f[15] ; counter[20] ; CLK_fc   ;
; N/A                                     ; None                                                ; 9.287 ns   ; f[14] ; counter[15] ; CLK_fc   ;
; N/A                                     ; None                                                ; 9.268 ns   ; f[16] ; counter[20] ; CLK_fc   ;
; N/A                                     ; None                                                ; 9.235 ns   ; f[15] ; counter[19] ; CLK_fc   ;
; N/A                                     ; None                                                ; 9.197 ns   ; f[16] ; counter[19] ; CLK_fc   ;
; N/A                                     ; None                                                ; 9.196 ns   ; f[17] ; counter[16] ; CLK_fc   ;
; N/A                                     ; None                                                ; 9.164 ns   ; f[15] ; counter[18] ; CLK_fc   ;
; N/A                                     ; None                                                ; 9.139 ns   ; f[14] ; counter[14] ; CLK_fc   ;
; N/A                                     ; None                                                ; 9.126 ns   ; f[16] ; counter[18] ; CLK_fc   ;
; N/A                                     ; None                                                ; 9.093 ns   ; f[15] ; counter[17] ; CLK_fc   ;
; N/A                                     ; None                                                ; 9.077 ns   ; f[13] ; counter[12] ; CLK_fc   ;
; N/A                                     ; None                                                ; 9.055 ns   ; f[16] ; counter[17] ; CLK_fc   ;
; N/A                                     ; None                                                ; 9.022 ns   ; f[15] ; counter[16] ; CLK_fc   ;
; N/A                                     ; None                                                ; 8.984 ns   ; f[16] ; counter[16] ; CLK_fc   ;
; N/A                                     ; None                                                ; 8.835 ns   ; f[15] ; counter[15] ; CLK_fc   ;
; N/A                                     ; None                                                ; 8.753 ns   ; f[14] ; counter[13] ; CLK_fc   ;
; N/A                                     ; None                                                ; 8.598 ns   ; f[16] ; counter[15] ; CLK_fc   ;
; N/A                                     ; None                                                ; 8.366 ns   ; f[15] ; counter[14] ; CLK_fc   ;
; N/A                                     ; None                                                ; 7.498 ns   ; f[9]  ; counter[29] ; CLK_fc   ;
; N/A                                     ; None                                                ; 7.485 ns   ; f[4]  ; counter[29] ; CLK_fc   ;
; N/A                                     ; None                                                ; 7.427 ns   ; f[9]  ; counter[28] ; CLK_fc   ;
; N/A                                     ; None                                                ; 7.414 ns   ; f[4]  ; counter[28] ; CLK_fc   ;
; N/A                                     ; None                                                ; 7.356 ns   ; f[9]  ; counter[27] ; CLK_fc   ;
; N/A                                     ; None                                                ; 7.343 ns   ; f[4]  ; counter[27] ; CLK_fc   ;
; N/A                                     ; None                                                ; 7.311 ns   ; f[7]  ; counter[29] ; CLK_fc   ;
; N/A                                     ; None                                                ; 7.285 ns   ; f[9]  ; counter[26] ; CLK_fc   ;
; N/A                                     ; None                                                ; 7.272 ns   ; f[4]  ; counter[26] ; CLK_fc   ;
; N/A                                     ; None                                                ; 7.254 ns   ; f[5]  ; counter[29] ; CLK_fc   ;
; N/A                                     ; None                                                ; 7.240 ns   ; f[7]  ; counter[28] ; CLK_fc   ;
; N/A                                     ; None                                                ; 7.214 ns   ; f[9]  ; counter[25] ; CLK_fc   ;
; N/A                                     ; None                                                ; 7.201 ns   ; f[4]  ; counter[25] ; CLK_fc   ;
; N/A                                     ; None                                                ; 7.183 ns   ; f[5]  ; counter[28] ; CLK_fc   ;
; N/A                                     ; None                                                ; 7.169 ns   ; f[7]  ; counter[27] ; CLK_fc   ;
; N/A                                     ; None                                                ; 7.144 ns   ; f[8]  ; counter[29] ; CLK_fc   ;
; N/A                                     ; None                                                ; 7.143 ns   ; f[9]  ; counter[24] ; CLK_fc   ;
; N/A                                     ; None                                                ; 7.130 ns   ; f[4]  ; counter[24] ; CLK_fc   ;
; N/A                                     ; None                                                ; 7.112 ns   ; f[5]  ; counter[27] ; CLK_fc   ;
; N/A                                     ; None                                                ; 7.098 ns   ; f[7]  ; counter[26] ; CLK_fc   ;
; N/A                                     ; None                                                ; 7.091 ns   ; f[10] ; counter[29] ; CLK_fc   ;
; N/A                                     ; None                                                ; 7.073 ns   ; f[8]  ; counter[28] ; CLK_fc   ;
; N/A                                     ; None                                                ; 7.072 ns   ; f[9]  ; counter[23] ; CLK_fc   ;
; N/A                                     ; None                                                ; 7.059 ns   ; f[4]  ; counter[23] ; CLK_fc   ;
; N/A                                     ; None                                                ; 7.041 ns   ; f[5]  ; counter[26] ; CLK_fc   ;
; N/A                                     ; None                                                ; 7.027 ns   ; f[7]  ; counter[25] ; CLK_fc   ;
; N/A                                     ; None                                                ; 7.020 ns   ; f[10] ; counter[28] ; CLK_fc   ;
; N/A                                     ; None                                                ; 7.002 ns   ; f[8]  ; counter[27] ; CLK_fc   ;
; N/A                                     ; None                                                ; 6.970 ns   ; f[5]  ; counter[25] ; CLK_fc   ;
; N/A                                     ; None                                                ; 6.956 ns   ; f[7]  ; counter[24] ; CLK_fc   ;
; N/A                                     ; None                                                ; 6.955 ns   ; f[6]  ; counter[29] ; CLK_fc   ;
; N/A                                     ; None                                                ; 6.949 ns   ; f[10] ; counter[27] ; CLK_fc   ;
; N/A                                     ; None                                                ; 6.932 ns   ; f[11] ; counter[29] ; CLK_fc   ;
; N/A                                     ; None                                                ; 6.931 ns   ; f[8]  ; counter[26] ; CLK_fc   ;
; N/A                                     ; None                                                ; 6.913 ns   ; f[9]  ; counter[22] ; CLK_fc   ;
; N/A                                     ; None                                                ; 6.900 ns   ; f[4]  ; counter[22] ; CLK_fc   ;
; N/A                                     ; None                                                ; 6.899 ns   ; f[5]  ; counter[24] ; CLK_fc   ;
; N/A                                     ; None                                                ; 6.892 ns   ; f[1]  ; counter[29] ; CLK_fc   ;
; N/A                                     ; None                                                ; 6.885 ns   ; f[7]  ; counter[23] ; CLK_fc   ;
; N/A                                     ; None                                                ; 6.884 ns   ; f[6]  ; counter[28] ; CLK_fc   ;
; N/A                                     ; None                                                ; 6.878 ns   ; f[10] ; counter[26] ; CLK_fc   ;
; N/A                                     ; None                                                ; 6.867 ns   ; f[0]  ; counter[29] ; CLK_fc   ;
; N/A                                     ; None                                                ; 6.861 ns   ; f[11] ; counter[28] ; CLK_fc   ;
; N/A                                     ; None                                                ; 6.860 ns   ; f[8]  ; counter[25] ; CLK_fc   ;
; N/A                                     ; None                                                ; 6.853 ns   ; f[2]  ; counter[29] ; CLK_fc   ;
; N/A                                     ; None                                                ; 6.842 ns   ; f[9]  ; counter[21] ; CLK_fc   ;
; N/A                                     ; None                                                ; 6.829 ns   ; f[4]  ; counter[21] ; CLK_fc   ;
; N/A                                     ; None                                                ; 6.828 ns   ; f[5]  ; counter[23] ; CLK_fc   ;
; N/A                                     ; None                                                ; 6.821 ns   ; f[1]  ; counter[28] ; CLK_fc   ;
; N/A                                     ; None                                                ; 6.816 ns   ; f[3]  ; counter[29] ; CLK_fc   ;
; N/A                                     ; None                                                ; 6.813 ns   ; f[6]  ; counter[27] ; CLK_fc   ;
; N/A                                     ; None                                                ; 6.807 ns   ; f[10] ; counter[25] ; CLK_fc   ;
; N/A                                     ; None                                                ; 6.796 ns   ; f[0]  ; counter[28] ; CLK_fc   ;
; N/A                                     ; None                                                ; 6.790 ns   ; f[11] ; counter[27] ; CLK_fc   ;
; N/A                                     ; None                                                ; 6.789 ns   ; f[8]  ; counter[24] ; CLK_fc   ;
; N/A                                     ; None                                                ; 6.782 ns   ; f[2]  ; counter[28] ; CLK_fc   ;
; N/A                                     ; None                                                ; 6.771 ns   ; f[9]  ; counter[20] ; CLK_fc   ;
; N/A                                     ; None                                                ; 6.758 ns   ; f[4]  ; counter[20] ; CLK_fc   ;
; N/A                                     ; None                                                ; 6.750 ns   ; f[1]  ; counter[27] ; CLK_fc   ;
; N/A                                     ; None                                                ; 6.745 ns   ; f[3]  ; counter[28] ; CLK_fc   ;
; N/A                                     ; None                                                ; 6.742 ns   ; f[6]  ; counter[26] ; CLK_fc   ;
; N/A                                     ; None                                                ; 6.736 ns   ; f[10] ; counter[24] ; CLK_fc   ;
; N/A                                     ; None                                                ; 6.726 ns   ; f[7]  ; counter[22] ; CLK_fc   ;
; N/A                                     ; None                                                ; 6.725 ns   ; f[0]  ; counter[27] ; CLK_fc   ;
; N/A                                     ; None                                                ; 6.719 ns   ; f[11] ; counter[26] ; CLK_fc   ;
; N/A                                     ; None                                                ; 6.718 ns   ; f[8]  ; counter[23] ; CLK_fc   ;
; N/A                                     ; None                                                ; 6.711 ns   ; f[2]  ; counter[27] ; CLK_fc   ;
; N/A                                     ; None                                                ; 6.700 ns   ; f[9]  ; counter[19] ; CLK_fc   ;
; N/A                                     ; None                                                ; 6.687 ns   ; f[4]  ; counter[19] ; CLK_fc   ;
; N/A                                     ; None                                                ; 6.679 ns   ; f[1]  ; counter[26] ; CLK_fc   ;
; N/A                                     ; None                                                ; 6.674 ns   ; f[3]  ; counter[27] ; CLK_fc   ;
; N/A                                     ; None                                                ; 6.671 ns   ; f[6]  ; counter[25] ; CLK_fc   ;
; N/A                                     ; None                                                ; 6.669 ns   ; f[5]  ; counter[22] ; CLK_fc   ;
; N/A                                     ; None                                                ; 6.665 ns   ; f[10] ; counter[23] ; CLK_fc   ;
; N/A                                     ; None                                                ; 6.655 ns   ; f[7]  ; counter[21] ; CLK_fc   ;
; N/A                                     ; None                                                ; 6.654 ns   ; f[0]  ; counter[26] ; CLK_fc   ;
; N/A                                     ; None                                                ; 6.648 ns   ; f[11] ; counter[25] ; CLK_fc   ;
; N/A                                     ; None                                                ; 6.640 ns   ; f[2]  ; counter[26] ; CLK_fc   ;
; N/A                                     ; None                                                ; 6.629 ns   ; f[9]  ; counter[18] ; CLK_fc   ;
; N/A                                     ; None                                                ; 6.616 ns   ; f[4]  ; counter[18] ; CLK_fc   ;
; N/A                                     ; None                                                ; 6.608 ns   ; f[1]  ; counter[25] ; CLK_fc   ;
; N/A                                     ; None                                                ; 6.603 ns   ; f[3]  ; counter[26] ; CLK_fc   ;
; N/A                                     ; None                                                ; 6.600 ns   ; f[6]  ; counter[24] ; CLK_fc   ;
; N/A                                     ; None                                                ; 6.598 ns   ; f[5]  ; counter[21] ; CLK_fc   ;
; N/A                                     ; None                                                ; 6.584 ns   ; f[7]  ; counter[20] ; CLK_fc   ;
; N/A                                     ; None                                                ; 6.583 ns   ; f[0]  ; counter[25] ; CLK_fc   ;
; N/A                                     ; None                                                ; 6.577 ns   ; f[11] ; counter[24] ; CLK_fc   ;
; N/A                                     ; None                                                ; 6.569 ns   ; f[2]  ; counter[25] ; CLK_fc   ;
; N/A                                     ; None                                                ; 6.559 ns   ; f[8]  ; counter[22] ; CLK_fc   ;
; N/A                                     ; None                                                ; 6.558 ns   ; f[9]  ; counter[17] ; CLK_fc   ;
; N/A                                     ; None                                                ; 6.545 ns   ; f[4]  ; counter[17] ; CLK_fc   ;
; N/A                                     ; None                                                ; 6.537 ns   ; f[1]  ; counter[24] ; CLK_fc   ;
; N/A                                     ; None                                                ; 6.532 ns   ; f[3]  ; counter[25] ; CLK_fc   ;
; N/A                                     ; None                                                ; 6.529 ns   ; f[6]  ; counter[23] ; CLK_fc   ;
; N/A                                     ; None                                                ; 6.527 ns   ; f[5]  ; counter[20] ; CLK_fc   ;
; N/A                                     ; None                                                ; 6.513 ns   ; f[7]  ; counter[19] ; CLK_fc   ;
; N/A                                     ; None                                                ; 6.512 ns   ; f[0]  ; counter[24] ; CLK_fc   ;
; N/A                                     ; None                                                ; 6.506 ns   ; f[11] ; counter[23] ; CLK_fc   ;
; N/A                                     ; None                                                ; 6.506 ns   ; f[10] ; counter[22] ; CLK_fc   ;
; N/A                                     ; None                                                ; 6.498 ns   ; f[2]  ; counter[24] ; CLK_fc   ;
; N/A                                     ; None                                                ; 6.488 ns   ; f[8]  ; counter[21] ; CLK_fc   ;
; N/A                                     ; None                                                ; 6.487 ns   ; f[9]  ; counter[16] ; CLK_fc   ;
; N/A                                     ; None                                                ; 6.474 ns   ; f[4]  ; counter[16] ; CLK_fc   ;
; N/A                                     ; None                                                ; 6.466 ns   ; f[1]  ; counter[23] ; CLK_fc   ;
; N/A                                     ; None                                                ; 6.461 ns   ; f[3]  ; counter[24] ; CLK_fc   ;
; N/A                                     ; None                                                ; 6.456 ns   ; f[5]  ; counter[19] ; CLK_fc   ;
; N/A                                     ; None                                                ; 6.442 ns   ; f[7]  ; counter[18] ; CLK_fc   ;
; N/A                                     ; None                                                ; 6.441 ns   ; f[0]  ; counter[23] ; CLK_fc   ;
; N/A                                     ; None                                                ; 6.435 ns   ; f[10] ; counter[21] ; CLK_fc   ;
; N/A                                     ; None                                                ; 6.427 ns   ; f[2]  ; counter[23] ; CLK_fc   ;
; N/A                                     ; None                                                ; 6.417 ns   ; f[8]  ; counter[20] ; CLK_fc   ;
; N/A                                     ; None                                                ; 6.416 ns   ; f[9]  ; counter[15] ; CLK_fc   ;
; N/A                                     ; None                                                ; 6.403 ns   ; f[4]  ; counter[15] ; CLK_fc   ;
; N/A                                     ; None                                                ; 6.390 ns   ; f[3]  ; counter[23] ; CLK_fc   ;
; N/A                                     ; None                                                ; 6.385 ns   ; f[5]  ; counter[18] ; CLK_fc   ;
; N/A                                     ; None                                                ; 6.371 ns   ; f[7]  ; counter[17] ; CLK_fc   ;
; N/A                                     ; None                                                ; 6.370 ns   ; f[6]  ; counter[22] ; CLK_fc   ;
; N/A                                     ; None                                                ; 6.364 ns   ; f[10] ; counter[20] ; CLK_fc   ;
; N/A                                     ; None                                                ; 6.347 ns   ; f[11] ; counter[22] ; CLK_fc   ;
; N/A                                     ; None                                                ; 6.346 ns   ; f[8]  ; counter[19] ; CLK_fc   ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;       ;             ;          ;
+-----------------------------------------+-----------------------------------------------------+------------+-------+-------------+----------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                                                                                                                                     ;
+-----------------------------------------+-----------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------+------------+
; Slack                                   ; Required tco                                        ; Actual tco ; From                                                                                                                                               ; To       ; From Clock ;
+-----------------------------------------+-----------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------+------------+
; N/A                                     ; None                                                ; 13.882 ns  ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a7~porta_address_reg0   ; VGA_R[7] ; CLK_fc     ;
; N/A                                     ; None                                                ; 13.882 ns  ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a7~porta_address_reg1   ; VGA_R[7] ; CLK_fc     ;
; N/A                                     ; None                                                ; 13.882 ns  ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a7~porta_address_reg2   ; VGA_R[7] ; CLK_fc     ;
; N/A                                     ; None                                                ; 13.882 ns  ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a7~porta_address_reg3   ; VGA_R[7] ; CLK_fc     ;
; N/A                                     ; None                                                ; 13.882 ns  ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a7~porta_address_reg4   ; VGA_R[7] ; CLK_fc     ;
; N/A                                     ; None                                                ; 13.882 ns  ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a7~porta_address_reg5   ; VGA_R[7] ; CLK_fc     ;
; N/A                                     ; None                                                ; 13.882 ns  ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a7~porta_address_reg6   ; VGA_R[7] ; CLK_fc     ;
; N/A                                     ; None                                                ; 13.882 ns  ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a7~porta_address_reg7   ; VGA_R[7] ; CLK_fc     ;
; N/A                                     ; None                                                ; 13.882 ns  ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a7~porta_address_reg8   ; VGA_R[7] ; CLK_fc     ;
; N/A                                     ; None                                                ; 13.882 ns  ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a7~porta_address_reg9   ; VGA_R[7] ; CLK_fc     ;
; N/A                                     ; None                                                ; 13.882 ns  ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a7~porta_address_reg10  ; VGA_R[7] ; CLK_fc     ;
; N/A                                     ; None                                                ; 13.882 ns  ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a7~porta_address_reg11  ; VGA_R[7] ; CLK_fc     ;
; N/A                                     ; None                                                ; 13.457 ns  ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a4~porta_address_reg0   ; VGA_R[4] ; CLK_fc     ;
; N/A                                     ; None                                                ; 13.457 ns  ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a4~porta_address_reg1   ; VGA_R[4] ; CLK_fc     ;
; N/A                                     ; None                                                ; 13.457 ns  ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a4~porta_address_reg2   ; VGA_R[4] ; CLK_fc     ;
; N/A                                     ; None                                                ; 13.457 ns  ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a4~porta_address_reg3   ; VGA_R[4] ; CLK_fc     ;
; N/A                                     ; None                                                ; 13.457 ns  ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a4~porta_address_reg4   ; VGA_R[4] ; CLK_fc     ;
; N/A                                     ; None                                                ; 13.457 ns  ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a4~porta_address_reg5   ; VGA_R[4] ; CLK_fc     ;
; N/A                                     ; None                                                ; 13.457 ns  ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a4~porta_address_reg6   ; VGA_R[4] ; CLK_fc     ;
; N/A                                     ; None                                                ; 13.457 ns  ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a4~porta_address_reg7   ; VGA_R[4] ; CLK_fc     ;
; N/A                                     ; None                                                ; 13.457 ns  ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a4~porta_address_reg8   ; VGA_R[4] ; CLK_fc     ;
; N/A                                     ; None                                                ; 13.457 ns  ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a4~porta_address_reg9   ; VGA_R[4] ; CLK_fc     ;
; N/A                                     ; None                                                ; 13.457 ns  ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a4~porta_address_reg10  ; VGA_R[4] ; CLK_fc     ;
; N/A                                     ; None                                                ; 13.457 ns  ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a4~porta_address_reg11  ; VGA_R[4] ; CLK_fc     ;
; N/A                                     ; None                                                ; 13.403 ns  ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a1~porta_address_reg0   ; VGA_R[1] ; CLK_fc     ;
; N/A                                     ; None                                                ; 13.403 ns  ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a1~porta_address_reg1   ; VGA_R[1] ; CLK_fc     ;
; N/A                                     ; None                                                ; 13.403 ns  ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a1~porta_address_reg2   ; VGA_R[1] ; CLK_fc     ;
; N/A                                     ; None                                                ; 13.403 ns  ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a1~porta_address_reg3   ; VGA_R[1] ; CLK_fc     ;
; N/A                                     ; None                                                ; 13.403 ns  ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a1~porta_address_reg4   ; VGA_R[1] ; CLK_fc     ;
; N/A                                     ; None                                                ; 13.403 ns  ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a1~porta_address_reg5   ; VGA_R[1] ; CLK_fc     ;
; N/A                                     ; None                                                ; 13.403 ns  ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a1~porta_address_reg6   ; VGA_R[1] ; CLK_fc     ;
; N/A                                     ; None                                                ; 13.403 ns  ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a1~porta_address_reg7   ; VGA_R[1] ; CLK_fc     ;
; N/A                                     ; None                                                ; 13.403 ns  ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a1~porta_address_reg8   ; VGA_R[1] ; CLK_fc     ;
; N/A                                     ; None                                                ; 13.403 ns  ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a1~porta_address_reg9   ; VGA_R[1] ; CLK_fc     ;
; N/A                                     ; None                                                ; 13.403 ns  ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a1~porta_address_reg10  ; VGA_R[1] ; CLK_fc     ;
; N/A                                     ; None                                                ; 13.403 ns  ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a1~porta_address_reg11  ; VGA_R[1] ; CLK_fc     ;
; N/A                                     ; None                                                ; 13.341 ns  ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a5~porta_address_reg0   ; VGA_R[5] ; CLK_fc     ;
; N/A                                     ; None                                                ; 13.341 ns  ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a5~porta_address_reg1   ; VGA_R[5] ; CLK_fc     ;
; N/A                                     ; None                                                ; 13.341 ns  ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a5~porta_address_reg2   ; VGA_R[5] ; CLK_fc     ;
; N/A                                     ; None                                                ; 13.341 ns  ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a5~porta_address_reg3   ; VGA_R[5] ; CLK_fc     ;
; N/A                                     ; None                                                ; 13.341 ns  ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a5~porta_address_reg4   ; VGA_R[5] ; CLK_fc     ;
; N/A                                     ; None                                                ; 13.341 ns  ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a5~porta_address_reg5   ; VGA_R[5] ; CLK_fc     ;
; N/A                                     ; None                                                ; 13.341 ns  ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a5~porta_address_reg6   ; VGA_R[5] ; CLK_fc     ;
; N/A                                     ; None                                                ; 13.341 ns  ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a5~porta_address_reg7   ; VGA_R[5] ; CLK_fc     ;
; N/A                                     ; None                                                ; 13.341 ns  ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a5~porta_address_reg8   ; VGA_R[5] ; CLK_fc     ;
; N/A                                     ; None                                                ; 13.341 ns  ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a5~porta_address_reg9   ; VGA_R[5] ; CLK_fc     ;
; N/A                                     ; None                                                ; 13.341 ns  ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a5~porta_address_reg10  ; VGA_R[5] ; CLK_fc     ;
; N/A                                     ; None                                                ; 13.341 ns  ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a5~porta_address_reg11  ; VGA_R[5] ; CLK_fc     ;
; N/A                                     ; None                                                ; 12.934 ns  ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a3~porta_address_reg0   ; VGA_R[3] ; CLK_fc     ;
; N/A                                     ; None                                                ; 12.934 ns  ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a3~porta_address_reg1   ; VGA_R[3] ; CLK_fc     ;
; N/A                                     ; None                                                ; 12.934 ns  ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a3~porta_address_reg2   ; VGA_R[3] ; CLK_fc     ;
; N/A                                     ; None                                                ; 12.934 ns  ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a3~porta_address_reg3   ; VGA_R[3] ; CLK_fc     ;
; N/A                                     ; None                                                ; 12.934 ns  ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a3~porta_address_reg4   ; VGA_R[3] ; CLK_fc     ;
; N/A                                     ; None                                                ; 12.934 ns  ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a3~porta_address_reg5   ; VGA_R[3] ; CLK_fc     ;
; N/A                                     ; None                                                ; 12.934 ns  ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a3~porta_address_reg6   ; VGA_R[3] ; CLK_fc     ;
; N/A                                     ; None                                                ; 12.934 ns  ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a3~porta_address_reg7   ; VGA_R[3] ; CLK_fc     ;
; N/A                                     ; None                                                ; 12.934 ns  ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a3~porta_address_reg8   ; VGA_R[3] ; CLK_fc     ;
; N/A                                     ; None                                                ; 12.934 ns  ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a3~porta_address_reg9   ; VGA_R[3] ; CLK_fc     ;
; N/A                                     ; None                                                ; 12.934 ns  ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a3~porta_address_reg10  ; VGA_R[3] ; CLK_fc     ;
; N/A                                     ; None                                                ; 12.934 ns  ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a3~porta_address_reg11  ; VGA_R[3] ; CLK_fc     ;
; N/A                                     ; None                                                ; 12.894 ns  ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a14~porta_address_reg0  ; VGA_R[4] ; CLK_fc     ;
; N/A                                     ; None                                                ; 12.894 ns  ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a14~porta_address_reg1  ; VGA_R[4] ; CLK_fc     ;
; N/A                                     ; None                                                ; 12.894 ns  ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a14~porta_address_reg2  ; VGA_R[4] ; CLK_fc     ;
; N/A                                     ; None                                                ; 12.894 ns  ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a14~porta_address_reg3  ; VGA_R[4] ; CLK_fc     ;
; N/A                                     ; None                                                ; 12.894 ns  ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a14~porta_address_reg4  ; VGA_R[4] ; CLK_fc     ;
; N/A                                     ; None                                                ; 12.894 ns  ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a14~porta_address_reg5  ; VGA_R[4] ; CLK_fc     ;
; N/A                                     ; None                                                ; 12.894 ns  ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a14~porta_address_reg6  ; VGA_R[4] ; CLK_fc     ;
; N/A                                     ; None                                                ; 12.894 ns  ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a14~porta_address_reg7  ; VGA_R[4] ; CLK_fc     ;
; N/A                                     ; None                                                ; 12.894 ns  ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a14~porta_address_reg8  ; VGA_R[4] ; CLK_fc     ;
; N/A                                     ; None                                                ; 12.894 ns  ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a14~porta_address_reg9  ; VGA_R[4] ; CLK_fc     ;
; N/A                                     ; None                                                ; 12.894 ns  ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a14~porta_address_reg10 ; VGA_R[4] ; CLK_fc     ;
; N/A                                     ; None                                                ; 12.894 ns  ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a14~porta_address_reg11 ; VGA_R[4] ; CLK_fc     ;
; N/A                                     ; None                                                ; 12.795 ns  ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a11~porta_address_reg0  ; VGA_R[1] ; CLK_fc     ;
; N/A                                     ; None                                                ; 12.795 ns  ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a11~porta_address_reg1  ; VGA_R[1] ; CLK_fc     ;
; N/A                                     ; None                                                ; 12.795 ns  ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a11~porta_address_reg2  ; VGA_R[1] ; CLK_fc     ;
; N/A                                     ; None                                                ; 12.795 ns  ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a11~porta_address_reg3  ; VGA_R[1] ; CLK_fc     ;
; N/A                                     ; None                                                ; 12.795 ns  ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a11~porta_address_reg4  ; VGA_R[1] ; CLK_fc     ;
; N/A                                     ; None                                                ; 12.795 ns  ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a11~porta_address_reg5  ; VGA_R[1] ; CLK_fc     ;
; N/A                                     ; None                                                ; 12.795 ns  ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a11~porta_address_reg6  ; VGA_R[1] ; CLK_fc     ;
; N/A                                     ; None                                                ; 12.795 ns  ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a11~porta_address_reg7  ; VGA_R[1] ; CLK_fc     ;
; N/A                                     ; None                                                ; 12.795 ns  ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a11~porta_address_reg8  ; VGA_R[1] ; CLK_fc     ;
; N/A                                     ; None                                                ; 12.795 ns  ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a11~porta_address_reg9  ; VGA_R[1] ; CLK_fc     ;
; N/A                                     ; None                                                ; 12.795 ns  ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a11~porta_address_reg10 ; VGA_R[1] ; CLK_fc     ;
; N/A                                     ; None                                                ; 12.795 ns  ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a11~porta_address_reg11 ; VGA_R[1] ; CLK_fc     ;
; N/A                                     ; None                                                ; 12.772 ns  ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a12~porta_address_reg0  ; VGA_R[2] ; CLK_fc     ;
; N/A                                     ; None                                                ; 12.772 ns  ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a12~porta_address_reg1  ; VGA_R[2] ; CLK_fc     ;
; N/A                                     ; None                                                ; 12.772 ns  ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a12~porta_address_reg2  ; VGA_R[2] ; CLK_fc     ;
; N/A                                     ; None                                                ; 12.772 ns  ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a12~porta_address_reg3  ; VGA_R[2] ; CLK_fc     ;
; N/A                                     ; None                                                ; 12.772 ns  ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a12~porta_address_reg4  ; VGA_R[2] ; CLK_fc     ;
; N/A                                     ; None                                                ; 12.772 ns  ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a12~porta_address_reg5  ; VGA_R[2] ; CLK_fc     ;
; N/A                                     ; None                                                ; 12.772 ns  ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a12~porta_address_reg6  ; VGA_R[2] ; CLK_fc     ;
; N/A                                     ; None                                                ; 12.772 ns  ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a12~porta_address_reg7  ; VGA_R[2] ; CLK_fc     ;
; N/A                                     ; None                                                ; 12.772 ns  ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a12~porta_address_reg8  ; VGA_R[2] ; CLK_fc     ;
; N/A                                     ; None                                                ; 12.772 ns  ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a12~porta_address_reg9  ; VGA_R[2] ; CLK_fc     ;
; N/A                                     ; None                                                ; 12.772 ns  ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a12~porta_address_reg10 ; VGA_R[2] ; CLK_fc     ;
; N/A                                     ; None                                                ; 12.772 ns  ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a12~porta_address_reg11 ; VGA_R[2] ; CLK_fc     ;
; N/A                                     ; None                                                ; 12.745 ns  ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a2~porta_address_reg0   ; VGA_R[2] ; CLK_fc     ;
; N/A                                     ; None                                                ; 12.745 ns  ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a2~porta_address_reg1   ; VGA_R[2] ; CLK_fc     ;
; N/A                                     ; None                                                ; 12.745 ns  ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a2~porta_address_reg2   ; VGA_R[2] ; CLK_fc     ;
; N/A                                     ; None                                                ; 12.745 ns  ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a2~porta_address_reg3   ; VGA_R[2] ; CLK_fc     ;
; N/A                                     ; None                                                ; 12.745 ns  ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a2~porta_address_reg4   ; VGA_R[2] ; CLK_fc     ;
; N/A                                     ; None                                                ; 12.745 ns  ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a2~porta_address_reg5   ; VGA_R[2] ; CLK_fc     ;
; N/A                                     ; None                                                ; 12.745 ns  ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a2~porta_address_reg6   ; VGA_R[2] ; CLK_fc     ;
; N/A                                     ; None                                                ; 12.745 ns  ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a2~porta_address_reg7   ; VGA_R[2] ; CLK_fc     ;
; N/A                                     ; None                                                ; 12.745 ns  ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a2~porta_address_reg8   ; VGA_R[2] ; CLK_fc     ;
; N/A                                     ; None                                                ; 12.745 ns  ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a2~porta_address_reg9   ; VGA_R[2] ; CLK_fc     ;
; N/A                                     ; None                                                ; 12.745 ns  ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a2~porta_address_reg10  ; VGA_R[2] ; CLK_fc     ;
; N/A                                     ; None                                                ; 12.745 ns  ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a2~porta_address_reg11  ; VGA_R[2] ; CLK_fc     ;
; N/A                                     ; None                                                ; 12.730 ns  ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a13~porta_address_reg0  ; VGA_R[3] ; CLK_fc     ;
; N/A                                     ; None                                                ; 12.730 ns  ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a13~porta_address_reg1  ; VGA_R[3] ; CLK_fc     ;
; N/A                                     ; None                                                ; 12.730 ns  ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a13~porta_address_reg2  ; VGA_R[3] ; CLK_fc     ;
; N/A                                     ; None                                                ; 12.730 ns  ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a13~porta_address_reg3  ; VGA_R[3] ; CLK_fc     ;
; N/A                                     ; None                                                ; 12.730 ns  ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a13~porta_address_reg4  ; VGA_R[3] ; CLK_fc     ;
; N/A                                     ; None                                                ; 12.730 ns  ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a13~porta_address_reg5  ; VGA_R[3] ; CLK_fc     ;
; N/A                                     ; None                                                ; 12.730 ns  ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a13~porta_address_reg6  ; VGA_R[3] ; CLK_fc     ;
; N/A                                     ; None                                                ; 12.730 ns  ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a13~porta_address_reg7  ; VGA_R[3] ; CLK_fc     ;
; N/A                                     ; None                                                ; 12.730 ns  ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a13~porta_address_reg8  ; VGA_R[3] ; CLK_fc     ;
; N/A                                     ; None                                                ; 12.730 ns  ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a13~porta_address_reg9  ; VGA_R[3] ; CLK_fc     ;
; N/A                                     ; None                                                ; 12.730 ns  ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a13~porta_address_reg10 ; VGA_R[3] ; CLK_fc     ;
; N/A                                     ; None                                                ; 12.730 ns  ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a13~porta_address_reg11 ; VGA_R[3] ; CLK_fc     ;
; N/A                                     ; None                                                ; 12.656 ns  ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a8~porta_address_reg0   ; VGA_R[8] ; CLK_fc     ;
; N/A                                     ; None                                                ; 12.656 ns  ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a8~porta_address_reg1   ; VGA_R[8] ; CLK_fc     ;
; N/A                                     ; None                                                ; 12.656 ns  ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a8~porta_address_reg2   ; VGA_R[8] ; CLK_fc     ;
; N/A                                     ; None                                                ; 12.656 ns  ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a8~porta_address_reg3   ; VGA_R[8] ; CLK_fc     ;
; N/A                                     ; None                                                ; 12.656 ns  ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a8~porta_address_reg4   ; VGA_R[8] ; CLK_fc     ;
; N/A                                     ; None                                                ; 12.656 ns  ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a8~porta_address_reg5   ; VGA_R[8] ; CLK_fc     ;
; N/A                                     ; None                                                ; 12.656 ns  ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a8~porta_address_reg6   ; VGA_R[8] ; CLK_fc     ;
; N/A                                     ; None                                                ; 12.656 ns  ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a8~porta_address_reg7   ; VGA_R[8] ; CLK_fc     ;
; N/A                                     ; None                                                ; 12.656 ns  ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a8~porta_address_reg8   ; VGA_R[8] ; CLK_fc     ;
; N/A                                     ; None                                                ; 12.656 ns  ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a8~porta_address_reg9   ; VGA_R[8] ; CLK_fc     ;
; N/A                                     ; None                                                ; 12.656 ns  ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a8~porta_address_reg10  ; VGA_R[8] ; CLK_fc     ;
; N/A                                     ; None                                                ; 12.656 ns  ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a8~porta_address_reg11  ; VGA_R[8] ; CLK_fc     ;
; N/A                                     ; None                                                ; 12.577 ns  ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a17~porta_address_reg0  ; VGA_R[7] ; CLK_fc     ;
; N/A                                     ; None                                                ; 12.577 ns  ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a17~porta_address_reg1  ; VGA_R[7] ; CLK_fc     ;
; N/A                                     ; None                                                ; 12.577 ns  ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a17~porta_address_reg2  ; VGA_R[7] ; CLK_fc     ;
; N/A                                     ; None                                                ; 12.577 ns  ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a17~porta_address_reg3  ; VGA_R[7] ; CLK_fc     ;
; N/A                                     ; None                                                ; 12.577 ns  ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a17~porta_address_reg4  ; VGA_R[7] ; CLK_fc     ;
; N/A                                     ; None                                                ; 12.577 ns  ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a17~porta_address_reg5  ; VGA_R[7] ; CLK_fc     ;
; N/A                                     ; None                                                ; 12.577 ns  ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a17~porta_address_reg6  ; VGA_R[7] ; CLK_fc     ;
; N/A                                     ; None                                                ; 12.577 ns  ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a17~porta_address_reg7  ; VGA_R[7] ; CLK_fc     ;
; N/A                                     ; None                                                ; 12.577 ns  ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a17~porta_address_reg8  ; VGA_R[7] ; CLK_fc     ;
; N/A                                     ; None                                                ; 12.577 ns  ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a17~porta_address_reg9  ; VGA_R[7] ; CLK_fc     ;
; N/A                                     ; None                                                ; 12.577 ns  ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a17~porta_address_reg10 ; VGA_R[7] ; CLK_fc     ;
; N/A                                     ; None                                                ; 12.577 ns  ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a17~porta_address_reg11 ; VGA_R[7] ; CLK_fc     ;
; N/A                                     ; None                                                ; 12.470 ns  ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a10~porta_address_reg0  ; VGA_R[0] ; CLK_fc     ;
; N/A                                     ; None                                                ; 12.470 ns  ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a10~porta_address_reg1  ; VGA_R[0] ; CLK_fc     ;
; N/A                                     ; None                                                ; 12.470 ns  ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a10~porta_address_reg2  ; VGA_R[0] ; CLK_fc     ;
; N/A                                     ; None                                                ; 12.470 ns  ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a10~porta_address_reg3  ; VGA_R[0] ; CLK_fc     ;
; N/A                                     ; None                                                ; 12.470 ns  ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a10~porta_address_reg4  ; VGA_R[0] ; CLK_fc     ;
; N/A                                     ; None                                                ; 12.470 ns  ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a10~porta_address_reg5  ; VGA_R[0] ; CLK_fc     ;
; N/A                                     ; None                                                ; 12.470 ns  ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a10~porta_address_reg6  ; VGA_R[0] ; CLK_fc     ;
; N/A                                     ; None                                                ; 12.470 ns  ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a10~porta_address_reg7  ; VGA_R[0] ; CLK_fc     ;
; N/A                                     ; None                                                ; 12.470 ns  ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a10~porta_address_reg8  ; VGA_R[0] ; CLK_fc     ;
; N/A                                     ; None                                                ; 12.470 ns  ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a10~porta_address_reg9  ; VGA_R[0] ; CLK_fc     ;
; N/A                                     ; None                                                ; 12.470 ns  ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a10~porta_address_reg10 ; VGA_R[0] ; CLK_fc     ;
; N/A                                     ; None                                                ; 12.470 ns  ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a10~porta_address_reg11 ; VGA_R[0] ; CLK_fc     ;
; N/A                                     ; None                                                ; 12.231 ns  ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a18~porta_address_reg0  ; VGA_R[8] ; CLK_fc     ;
; N/A                                     ; None                                                ; 12.231 ns  ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a18~porta_address_reg1  ; VGA_R[8] ; CLK_fc     ;
; N/A                                     ; None                                                ; 12.231 ns  ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a18~porta_address_reg2  ; VGA_R[8] ; CLK_fc     ;
; N/A                                     ; None                                                ; 12.231 ns  ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a18~porta_address_reg3  ; VGA_R[8] ; CLK_fc     ;
; N/A                                     ; None                                                ; 12.231 ns  ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a18~porta_address_reg4  ; VGA_R[8] ; CLK_fc     ;
; N/A                                     ; None                                                ; 12.231 ns  ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a18~porta_address_reg5  ; VGA_R[8] ; CLK_fc     ;
; N/A                                     ; None                                                ; 12.231 ns  ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a18~porta_address_reg6  ; VGA_R[8] ; CLK_fc     ;
; N/A                                     ; None                                                ; 12.231 ns  ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a18~porta_address_reg7  ; VGA_R[8] ; CLK_fc     ;
; N/A                                     ; None                                                ; 12.231 ns  ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a18~porta_address_reg8  ; VGA_R[8] ; CLK_fc     ;
; N/A                                     ; None                                                ; 12.231 ns  ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a18~porta_address_reg9  ; VGA_R[8] ; CLK_fc     ;
; N/A                                     ; None                                                ; 12.231 ns  ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a18~porta_address_reg10 ; VGA_R[8] ; CLK_fc     ;
; N/A                                     ; None                                                ; 12.231 ns  ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a18~porta_address_reg11 ; VGA_R[8] ; CLK_fc     ;
; N/A                                     ; None                                                ; 12.200 ns  ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a15~porta_address_reg0  ; VGA_R[5] ; CLK_fc     ;
; N/A                                     ; None                                                ; 12.200 ns  ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a15~porta_address_reg1  ; VGA_R[5] ; CLK_fc     ;
; N/A                                     ; None                                                ; 12.200 ns  ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a15~porta_address_reg2  ; VGA_R[5] ; CLK_fc     ;
; N/A                                     ; None                                                ; 12.200 ns  ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a15~porta_address_reg3  ; VGA_R[5] ; CLK_fc     ;
; N/A                                     ; None                                                ; 12.200 ns  ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a15~porta_address_reg4  ; VGA_R[5] ; CLK_fc     ;
; N/A                                     ; None                                                ; 12.200 ns  ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a15~porta_address_reg5  ; VGA_R[5] ; CLK_fc     ;
; N/A                                     ; None                                                ; 12.200 ns  ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a15~porta_address_reg6  ; VGA_R[5] ; CLK_fc     ;
; N/A                                     ; None                                                ; 12.200 ns  ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a15~porta_address_reg7  ; VGA_R[5] ; CLK_fc     ;
; N/A                                     ; None                                                ; 12.200 ns  ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a15~porta_address_reg8  ; VGA_R[5] ; CLK_fc     ;
; N/A                                     ; None                                                ; 12.200 ns  ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a15~porta_address_reg9  ; VGA_R[5] ; CLK_fc     ;
; N/A                                     ; None                                                ; 12.200 ns  ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a15~porta_address_reg10 ; VGA_R[5] ; CLK_fc     ;
; N/A                                     ; None                                                ; 12.200 ns  ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a15~porta_address_reg11 ; VGA_R[5] ; CLK_fc     ;
; N/A                                     ; None                                                ; 12.157 ns  ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a9~porta_address_reg0   ; VGA_R[9] ; CLK_fc     ;
; N/A                                     ; None                                                ; 12.157 ns  ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a9~porta_address_reg1   ; VGA_R[9] ; CLK_fc     ;
; N/A                                     ; None                                                ; 12.157 ns  ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a9~porta_address_reg2   ; VGA_R[9] ; CLK_fc     ;
; N/A                                     ; None                                                ; 12.157 ns  ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a9~porta_address_reg3   ; VGA_R[9] ; CLK_fc     ;
; N/A                                     ; None                                                ; 12.157 ns  ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a9~porta_address_reg4   ; VGA_R[9] ; CLK_fc     ;
; N/A                                     ; None                                                ; 12.157 ns  ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a9~porta_address_reg5   ; VGA_R[9] ; CLK_fc     ;
; N/A                                     ; None                                                ; 12.157 ns  ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a9~porta_address_reg6   ; VGA_R[9] ; CLK_fc     ;
; N/A                                     ; None                                                ; 12.157 ns  ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a9~porta_address_reg7   ; VGA_R[9] ; CLK_fc     ;
; N/A                                     ; None                                                ; 12.157 ns  ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a9~porta_address_reg8   ; VGA_R[9] ; CLK_fc     ;
; N/A                                     ; None                                                ; 12.157 ns  ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a9~porta_address_reg9   ; VGA_R[9] ; CLK_fc     ;
; N/A                                     ; None                                                ; 12.157 ns  ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a9~porta_address_reg10  ; VGA_R[9] ; CLK_fc     ;
; N/A                                     ; None                                                ; 12.157 ns  ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a9~porta_address_reg11  ; VGA_R[9] ; CLK_fc     ;
; N/A                                     ; None                                                ; 12.041 ns  ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a16~porta_address_reg0  ; VGA_R[6] ; CLK_fc     ;
; N/A                                     ; None                                                ; 12.041 ns  ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a16~porta_address_reg1  ; VGA_R[6] ; CLK_fc     ;
; N/A                                     ; None                                                ; 12.041 ns  ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a16~porta_address_reg2  ; VGA_R[6] ; CLK_fc     ;
; N/A                                     ; None                                                ; 12.041 ns  ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a16~porta_address_reg3  ; VGA_R[6] ; CLK_fc     ;
; N/A                                     ; None                                                ; 12.041 ns  ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a16~porta_address_reg4  ; VGA_R[6] ; CLK_fc     ;
; N/A                                     ; None                                                ; 12.041 ns  ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a16~porta_address_reg5  ; VGA_R[6] ; CLK_fc     ;
; N/A                                     ; None                                                ; 12.041 ns  ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a16~porta_address_reg6  ; VGA_R[6] ; CLK_fc     ;
; N/A                                     ; None                                                ; 12.041 ns  ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a16~porta_address_reg7  ; VGA_R[6] ; CLK_fc     ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;                                                                                                                                                    ;          ;            ;
+-----------------------------------------+-----------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; tpd                                                                                                                               ;
+-----------------------------------------+-----------------------------------------------------+-----------------+-------+---------+
; Slack                                   ; Required P2P Time                                   ; Actual P2P Time ; From  ; To      ;
+-----------------------------------------+-----------------------------------------------------+-----------------+-------+---------+
; N/A                                     ; None                                                ; 31.717 ns       ; f[16] ; HEX3[6] ;
; N/A                                     ; None                                                ; 31.648 ns       ; f[14] ; HEX3[6] ;
; N/A                                     ; None                                                ; 31.378 ns       ; f[15] ; HEX3[6] ;
; N/A                                     ; None                                                ; 31.323 ns       ; f[17] ; HEX3[6] ;
; N/A                                     ; None                                                ; 31.049 ns       ; f[13] ; HEX3[6] ;
; N/A                                     ; None                                                ; 30.903 ns       ; f[16] ; HEX3[5] ;
; N/A                                     ; None                                                ; 30.834 ns       ; f[14] ; HEX3[5] ;
; N/A                                     ; None                                                ; 30.564 ns       ; f[15] ; HEX3[5] ;
; N/A                                     ; None                                                ; 30.509 ns       ; f[17] ; HEX3[5] ;
; N/A                                     ; None                                                ; 30.235 ns       ; f[13] ; HEX3[5] ;
; N/A                                     ; None                                                ; 29.333 ns       ; f[16] ; HEX3[3] ;
; N/A                                     ; None                                                ; 29.290 ns       ; f[16] ; HEX3[2] ;
; N/A                                     ; None                                                ; 29.287 ns       ; f[16] ; HEX3[4] ;
; N/A                                     ; None                                                ; 29.264 ns       ; f[14] ; HEX3[3] ;
; N/A                                     ; None                                                ; 29.221 ns       ; f[14] ; HEX3[2] ;
; N/A                                     ; None                                                ; 29.218 ns       ; f[14] ; HEX3[4] ;
; N/A                                     ; None                                                ; 29.192 ns       ; f[16] ; HEX3[1] ;
; N/A                                     ; None                                                ; 29.123 ns       ; f[14] ; HEX3[1] ;
; N/A                                     ; None                                                ; 28.994 ns       ; f[15] ; HEX3[3] ;
; N/A                                     ; None                                                ; 28.990 ns       ; f[16] ; HEX3[0] ;
; N/A                                     ; None                                                ; 28.951 ns       ; f[15] ; HEX3[2] ;
; N/A                                     ; None                                                ; 28.948 ns       ; f[15] ; HEX3[4] ;
; N/A                                     ; None                                                ; 28.939 ns       ; f[17] ; HEX3[3] ;
; N/A                                     ; None                                                ; 28.921 ns       ; f[14] ; HEX3[0] ;
; N/A                                     ; None                                                ; 28.896 ns       ; f[17] ; HEX3[2] ;
; N/A                                     ; None                                                ; 28.893 ns       ; f[17] ; HEX3[4] ;
; N/A                                     ; None                                                ; 28.862 ns       ; f[16] ; HEX5[6] ;
; N/A                                     ; None                                                ; 28.853 ns       ; f[15] ; HEX3[1] ;
; N/A                                     ; None                                                ; 28.798 ns       ; f[17] ; HEX3[1] ;
; N/A                                     ; None                                                ; 28.793 ns       ; f[14] ; HEX5[6] ;
; N/A                                     ; None                                                ; 28.669 ns       ; f[16] ; HEX4[6] ;
; N/A                                     ; None                                                ; 28.665 ns       ; f[13] ; HEX3[3] ;
; N/A                                     ; None                                                ; 28.651 ns       ; f[15] ; HEX3[0] ;
; N/A                                     ; None                                                ; 28.622 ns       ; f[13] ; HEX3[2] ;
; N/A                                     ; None                                                ; 28.619 ns       ; f[13] ; HEX3[4] ;
; N/A                                     ; None                                                ; 28.600 ns       ; f[14] ; HEX4[6] ;
; N/A                                     ; None                                                ; 28.596 ns       ; f[17] ; HEX3[0] ;
; N/A                                     ; None                                                ; 28.562 ns       ; f[16] ; HEX4[1] ;
; N/A                                     ; None                                                ; 28.529 ns       ; f[16] ; HEX4[4] ;
; N/A                                     ; None                                                ; 28.524 ns       ; f[13] ; HEX3[1] ;
; N/A                                     ; None                                                ; 28.523 ns       ; f[15] ; HEX5[6] ;
; N/A                                     ; None                                                ; 28.512 ns       ; f[16] ; HEX4[0] ;
; N/A                                     ; None                                                ; 28.493 ns       ; f[14] ; HEX4[1] ;
; N/A                                     ; None                                                ; 28.477 ns       ; f[16] ; HEX4[3] ;
; N/A                                     ; None                                                ; 28.468 ns       ; f[17] ; HEX5[6] ;
; N/A                                     ; None                                                ; 28.460 ns       ; f[14] ; HEX4[4] ;
; N/A                                     ; None                                                ; 28.443 ns       ; f[14] ; HEX4[0] ;
; N/A                                     ; None                                                ; 28.408 ns       ; f[14] ; HEX4[3] ;
; N/A                                     ; None                                                ; 28.336 ns       ; f[16] ; HEX5[5] ;
; N/A                                     ; None                                                ; 28.330 ns       ; f[15] ; HEX4[6] ;
; N/A                                     ; None                                                ; 28.322 ns       ; f[13] ; HEX3[0] ;
; N/A                                     ; None                                                ; 28.275 ns       ; f[17] ; HEX4[6] ;
; N/A                                     ; None                                                ; 28.267 ns       ; f[14] ; HEX5[5] ;
; N/A                                     ; None                                                ; 28.223 ns       ; f[15] ; HEX4[1] ;
; N/A                                     ; None                                                ; 28.194 ns       ; f[13] ; HEX5[6] ;
; N/A                                     ; None                                                ; 28.190 ns       ; f[15] ; HEX4[4] ;
; N/A                                     ; None                                                ; 28.180 ns       ; f[16] ; HEX5[2] ;
; N/A                                     ; None                                                ; 28.173 ns       ; f[15] ; HEX4[0] ;
; N/A                                     ; None                                                ; 28.168 ns       ; f[17] ; HEX4[1] ;
; N/A                                     ; None                                                ; 28.138 ns       ; f[15] ; HEX4[3] ;
; N/A                                     ; None                                                ; 28.135 ns       ; f[17] ; HEX4[4] ;
; N/A                                     ; None                                                ; 28.118 ns       ; f[17] ; HEX4[0] ;
; N/A                                     ; None                                                ; 28.111 ns       ; f[14] ; HEX5[2] ;
; N/A                                     ; None                                                ; 28.083 ns       ; f[17] ; HEX4[3] ;
; N/A                                     ; None                                                ; 28.062 ns       ; f[16] ; HEX5[0] ;
; N/A                                     ; None                                                ; 28.037 ns       ; f[16] ; HEX5[3] ;
; N/A                                     ; None                                                ; 28.030 ns       ; f[16] ; HEX5[1] ;
; N/A                                     ; None                                                ; 28.001 ns       ; f[13] ; HEX4[6] ;
; N/A                                     ; None                                                ; 27.997 ns       ; f[15] ; HEX5[5] ;
; N/A                                     ; None                                                ; 27.993 ns       ; f[14] ; HEX5[0] ;
; N/A                                     ; None                                                ; 27.968 ns       ; f[14] ; HEX5[3] ;
; N/A                                     ; None                                                ; 27.961 ns       ; f[14] ; HEX5[1] ;
; N/A                                     ; None                                                ; 27.942 ns       ; f[17] ; HEX5[5] ;
; N/A                                     ; None                                                ; 27.908 ns       ; f[16] ; HEX4[2] ;
; N/A                                     ; None                                                ; 27.894 ns       ; f[13] ; HEX4[1] ;
; N/A                                     ; None                                                ; 27.861 ns       ; f[13] ; HEX4[4] ;
; N/A                                     ; None                                                ; 27.844 ns       ; f[13] ; HEX4[0] ;
; N/A                                     ; None                                                ; 27.841 ns       ; f[15] ; HEX5[2] ;
; N/A                                     ; None                                                ; 27.839 ns       ; f[14] ; HEX4[2] ;
; N/A                                     ; None                                                ; 27.809 ns       ; f[13] ; HEX4[3] ;
; N/A                                     ; None                                                ; 27.786 ns       ; f[17] ; HEX5[2] ;
; N/A                                     ; None                                                ; 27.723 ns       ; f[15] ; HEX5[0] ;
; N/A                                     ; None                                                ; 27.698 ns       ; f[15] ; HEX5[3] ;
; N/A                                     ; None                                                ; 27.691 ns       ; f[15] ; HEX5[1] ;
; N/A                                     ; None                                                ; 27.668 ns       ; f[13] ; HEX5[5] ;
; N/A                                     ; None                                                ; 27.668 ns       ; f[17] ; HEX5[0] ;
; N/A                                     ; None                                                ; 27.643 ns       ; f[17] ; HEX5[3] ;
; N/A                                     ; None                                                ; 27.636 ns       ; f[17] ; HEX5[1] ;
; N/A                                     ; None                                                ; 27.570 ns       ; f[16] ; HEX4[5] ;
; N/A                                     ; None                                                ; 27.569 ns       ; f[15] ; HEX4[2] ;
; N/A                                     ; None                                                ; 27.514 ns       ; f[17] ; HEX4[2] ;
; N/A                                     ; None                                                ; 27.512 ns       ; f[13] ; HEX5[2] ;
; N/A                                     ; None                                                ; 27.501 ns       ; f[14] ; HEX4[5] ;
; N/A                                     ; None                                                ; 27.424 ns       ; f[16] ; HEX5[4] ;
; N/A                                     ; None                                                ; 27.394 ns       ; f[13] ; HEX5[0] ;
; N/A                                     ; None                                                ; 27.369 ns       ; f[13] ; HEX5[3] ;
; N/A                                     ; None                                                ; 27.362 ns       ; f[13] ; HEX5[1] ;
; N/A                                     ; None                                                ; 27.355 ns       ; f[14] ; HEX5[4] ;
; N/A                                     ; None                                                ; 27.268 ns       ; f[16] ; HEX2[3] ;
; N/A                                     ; None                                                ; 27.240 ns       ; f[13] ; HEX4[2] ;
; N/A                                     ; None                                                ; 27.231 ns       ; f[15] ; HEX4[5] ;
; N/A                                     ; None                                                ; 27.216 ns       ; f[16] ; HEX2[2] ;
; N/A                                     ; None                                                ; 27.212 ns       ; f[16] ; HEX2[0] ;
; N/A                                     ; None                                                ; 27.199 ns       ; f[14] ; HEX2[3] ;
; N/A                                     ; None                                                ; 27.176 ns       ; f[17] ; HEX4[5] ;
; N/A                                     ; None                                                ; 27.147 ns       ; f[14] ; HEX2[2] ;
; N/A                                     ; None                                                ; 27.143 ns       ; f[14] ; HEX2[0] ;
; N/A                                     ; None                                                ; 27.115 ns       ; f[16] ; HEX1[0] ;
; N/A                                     ; None                                                ; 27.114 ns       ; f[16] ; HEX2[1] ;
; N/A                                     ; None                                                ; 27.085 ns       ; f[15] ; HEX5[4] ;
; N/A                                     ; None                                                ; 27.046 ns       ; f[14] ; HEX1[0] ;
; N/A                                     ; None                                                ; 27.045 ns       ; f[14] ; HEX2[1] ;
; N/A                                     ; None                                                ; 27.030 ns       ; f[17] ; HEX5[4] ;
; N/A                                     ; None                                                ; 26.985 ns       ; f[16] ; HEX2[5] ;
; N/A                                     ; None                                                ; 26.957 ns       ; f[16] ; HEX2[6] ;
; N/A                                     ; None                                                ; 26.929 ns       ; f[15] ; HEX2[3] ;
; N/A                                     ; None                                                ; 26.926 ns       ; f[16] ; HEX2[4] ;
; N/A                                     ; None                                                ; 26.916 ns       ; f[14] ; HEX2[5] ;
; N/A                                     ; None                                                ; 26.902 ns       ; f[13] ; HEX4[5] ;
; N/A                                     ; None                                                ; 26.890 ns       ; f[16] ; HEX1[6] ;
; N/A                                     ; None                                                ; 26.888 ns       ; f[14] ; HEX2[6] ;
; N/A                                     ; None                                                ; 26.877 ns       ; f[15] ; HEX2[2] ;
; N/A                                     ; None                                                ; 26.874 ns       ; f[17] ; HEX2[3] ;
; N/A                                     ; None                                                ; 26.873 ns       ; f[15] ; HEX2[0] ;
; N/A                                     ; None                                                ; 26.857 ns       ; f[14] ; HEX2[4] ;
; N/A                                     ; None                                                ; 26.822 ns       ; f[17] ; HEX2[2] ;
; N/A                                     ; None                                                ; 26.821 ns       ; f[14] ; HEX1[6] ;
; N/A                                     ; None                                                ; 26.818 ns       ; f[17] ; HEX2[0] ;
; N/A                                     ; None                                                ; 26.776 ns       ; f[15] ; HEX1[0] ;
; N/A                                     ; None                                                ; 26.775 ns       ; f[15] ; HEX2[1] ;
; N/A                                     ; None                                                ; 26.756 ns       ; f[13] ; HEX5[4] ;
; N/A                                     ; None                                                ; 26.721 ns       ; f[16] ; HEX1[2] ;
; N/A                                     ; None                                                ; 26.721 ns       ; f[17] ; HEX1[0] ;
; N/A                                     ; None                                                ; 26.720 ns       ; f[17] ; HEX2[1] ;
; N/A                                     ; None                                                ; 26.652 ns       ; f[14] ; HEX1[2] ;
; N/A                                     ; None                                                ; 26.646 ns       ; f[15] ; HEX2[5] ;
; N/A                                     ; None                                                ; 26.618 ns       ; f[15] ; HEX2[6] ;
; N/A                                     ; None                                                ; 26.600 ns       ; f[13] ; HEX2[3] ;
; N/A                                     ; None                                                ; 26.591 ns       ; f[17] ; HEX2[5] ;
; N/A                                     ; None                                                ; 26.587 ns       ; f[15] ; HEX2[4] ;
; N/A                                     ; None                                                ; 26.570 ns       ; f[16] ; HEX1[1] ;
; N/A                                     ; None                                                ; 26.563 ns       ; f[17] ; HEX2[6] ;
; N/A                                     ; None                                                ; 26.551 ns       ; f[15] ; HEX1[6] ;
; N/A                                     ; None                                                ; 26.548 ns       ; f[13] ; HEX2[2] ;
; N/A                                     ; None                                                ; 26.544 ns       ; f[13] ; HEX2[0] ;
; N/A                                     ; None                                                ; 26.539 ns       ; f[16] ; HEX1[4] ;
; N/A                                     ; None                                                ; 26.532 ns       ; f[17] ; HEX2[4] ;
; N/A                                     ; None                                                ; 26.501 ns       ; f[14] ; HEX1[1] ;
; N/A                                     ; None                                                ; 26.496 ns       ; f[17] ; HEX1[6] ;
; N/A                                     ; None                                                ; 26.470 ns       ; f[14] ; HEX1[4] ;
; N/A                                     ; None                                                ; 26.464 ns       ; f[16] ; HEX1[5] ;
; N/A                                     ; None                                                ; 26.447 ns       ; f[13] ; HEX1[0] ;
; N/A                                     ; None                                                ; 26.446 ns       ; f[13] ; HEX2[1] ;
; N/A                                     ; None                                                ; 26.395 ns       ; f[14] ; HEX1[5] ;
; N/A                                     ; None                                                ; 26.382 ns       ; f[15] ; HEX1[2] ;
; N/A                                     ; None                                                ; 26.327 ns       ; f[17] ; HEX1[2] ;
; N/A                                     ; None                                                ; 26.317 ns       ; f[13] ; HEX2[5] ;
; N/A                                     ; None                                                ; 26.289 ns       ; f[13] ; HEX2[6] ;
; N/A                                     ; None                                                ; 26.258 ns       ; f[13] ; HEX2[4] ;
; N/A                                     ; None                                                ; 26.231 ns       ; f[15] ; HEX1[1] ;
; N/A                                     ; None                                                ; 26.222 ns       ; f[13] ; HEX1[6] ;
; N/A                                     ; None                                                ; 26.200 ns       ; f[15] ; HEX1[4] ;
; N/A                                     ; None                                                ; 26.176 ns       ; f[17] ; HEX1[1] ;
; N/A                                     ; None                                                ; 26.174 ns       ; f[16] ; HEX1[3] ;
; N/A                                     ; None                                                ; 26.145 ns       ; f[17] ; HEX1[4] ;
; N/A                                     ; None                                                ; 26.125 ns       ; f[15] ; HEX1[5] ;
; N/A                                     ; None                                                ; 26.105 ns       ; f[14] ; HEX1[3] ;
; N/A                                     ; None                                                ; 26.070 ns       ; f[17] ; HEX1[5] ;
; N/A                                     ; None                                                ; 26.053 ns       ; f[13] ; HEX1[2] ;
; N/A                                     ; None                                                ; 26.010 ns       ; f[12] ; HEX3[6] ;
; N/A                                     ; None                                                ; 25.902 ns       ; f[13] ; HEX1[1] ;
; N/A                                     ; None                                                ; 25.871 ns       ; f[13] ; HEX1[4] ;
; N/A                                     ; None                                                ; 25.835 ns       ; f[15] ; HEX1[3] ;
; N/A                                     ; None                                                ; 25.796 ns       ; f[13] ; HEX1[5] ;
; N/A                                     ; None                                                ; 25.780 ns       ; f[17] ; HEX1[3] ;
; N/A                                     ; None                                                ; 25.506 ns       ; f[13] ; HEX1[3] ;
; N/A                                     ; None                                                ; 25.196 ns       ; f[12] ; HEX3[5] ;
; N/A                                     ; None                                                ; 24.938 ns       ; f[11] ; HEX3[6] ;
; N/A                                     ; None                                                ; 24.843 ns       ; f[16] ; HEX0[1] ;
; N/A                                     ; None                                                ; 24.822 ns       ; f[16] ; HEX0[2] ;
; N/A                                     ; None                                                ; 24.822 ns       ; f[16] ; HEX0[0] ;
; N/A                                     ; None                                                ; 24.774 ns       ; f[14] ; HEX0[1] ;
; N/A                                     ; None                                                ; 24.753 ns       ; f[14] ; HEX0[2] ;
; N/A                                     ; None                                                ; 24.753 ns       ; f[14] ; HEX0[0] ;
; N/A                                     ; None                                                ; 24.602 ns       ; f[16] ; HEX0[3] ;
; N/A                                     ; None                                                ; 24.597 ns       ; f[16] ; HEX0[4] ;
; N/A                                     ; None                                                ; 24.589 ns       ; f[16] ; HEX0[6] ;
; N/A                                     ; None                                                ; 24.567 ns       ; f[16] ; HEX0[5] ;
; N/A                                     ; None                                                ; 24.533 ns       ; f[14] ; HEX0[3] ;
; N/A                                     ; None                                                ; 24.528 ns       ; f[14] ; HEX0[4] ;
; N/A                                     ; None                                                ; 24.520 ns       ; f[14] ; HEX0[6] ;
; N/A                                     ; None                                                ; 24.504 ns       ; f[15] ; HEX0[1] ;
; N/A                                     ; None                                                ; 24.498 ns       ; f[14] ; HEX0[5] ;
; N/A                                     ; None                                                ; 24.483 ns       ; f[15] ; HEX0[2] ;
; N/A                                     ; None                                                ; 24.483 ns       ; f[15] ; HEX0[0] ;
; N/A                                     ; None                                                ; 24.449 ns       ; f[17] ; HEX0[1] ;
; N/A                                     ; None                                                ; 24.428 ns       ; f[17] ; HEX0[2] ;
; N/A                                     ; None                                                ; 24.428 ns       ; f[17] ; HEX0[0] ;
; N/A                                     ; None                                                ; 24.394 ns       ; f[10] ; HEX3[6] ;
; N/A                                     ; None                                                ; 24.263 ns       ; f[15] ; HEX0[3] ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                 ;       ;         ;
+-----------------------------------------+-----------------------------------------------------+-----------------+-------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; th                                                                                                                                                                                                                                                                                                                                                        ;
+-----------------------------------------+-----------------------------------------------------+-----------+------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+
; Minimum Slack                           ; Required th                                         ; Actual th ; From                         ; To                                                                                                                                                                              ; To Clock                     ;
+-----------------------------------------+-----------------------------------------------------+-----------+------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+
; N/A                                     ; None                                                ; 1.622 ns  ; altera_internal_jtag~TDIUTAP ; sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.603 ns  ; altera_internal_jtag~TDIUTAP ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[3] ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.596 ns  ; altera_internal_jtag~TDIUTAP ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12]                                             ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.550 ns  ; altera_internal_jtag~TDIUTAP ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[9]                                              ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.530 ns  ; altera_internal_jtag~TDIUTAP ; sld_hub:sld_hub_inst|jtag_ir_reg[9]                                                                                                                                             ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.508 ns  ; altera_internal_jtag~TDIUTAP ; sld_hub:sld_hub_inst|irsr_reg[5]                                                                                                                                                ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.507 ns  ; altera_internal_jtag~TDIUTAP ; sld_hub:sld_hub_inst|tdo_bypass_reg                                                                                                                                             ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.138 ns  ; altera_internal_jtag~TDIUTAP ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                   ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 0.470 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                       ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 0.470 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                       ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 0.304 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                        ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 0.302 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 0.301 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                        ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 0.300 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 0.273 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 0.271 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 0.270 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                        ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 0.266 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 0.266 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                        ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 0.175 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                        ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 0.175 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 0.175 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                        ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 0.175 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 0.124 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                       ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 0.093 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; -0.070 ns ; altera_internal_jtag~TDIUTAP ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                                           ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; -0.107 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; -0.131 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|reset_ena_reg                                                                                                                                              ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; -0.132 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                                           ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; -0.154 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; -0.847 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|hub_mode_reg[0]                                                                                                                                            ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; -0.944 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                        ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; -0.944 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|virtual_dr_scan_reg                                                                                                                                        ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; -1.782 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|irf_reg[1][2]                                                                                                                                              ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; -1.782 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|irf_reg[1][3]                                                                                                                                              ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; -1.782 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|irf_reg[1][1]                                                                                                                                              ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; -1.825 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|hub_mode_reg[1]                                                                                                                                            ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; -1.976 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|irf_reg[1][0]                                                                                                                                              ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; -1.976 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|irf_reg[1][4]                                                                                                                                              ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; -2.061 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|shadow_irf_reg[1][2]                                                                                                                                       ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; -2.061 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|shadow_irf_reg[1][0]                                                                                                                                       ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; -2.061 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|shadow_irf_reg[1][3]                                                                                                                                       ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; -2.061 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|shadow_irf_reg[1][1]                                                                                                                                       ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; -2.061 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|shadow_irf_reg[1][4]                                                                                                                                       ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; -3.790 ns ; f[0]                         ; counter[3]                                                                                                                                                                      ; CLK_fc                       ;
; N/A                                     ; None                                                ; -3.792 ns ; f[0]                         ; counter[14]                                                                                                                                                                     ; CLK_fc                       ;
; N/A                                     ; None                                                ; -3.792 ns ; f[0]                         ; counter[13]                                                                                                                                                                     ; CLK_fc                       ;
; N/A                                     ; None                                                ; -3.815 ns ; f[1]                         ; counter[3]                                                                                                                                                                      ; CLK_fc                       ;
; N/A                                     ; None                                                ; -3.816 ns ; f[2]                         ; counter[3]                                                                                                                                                                      ; CLK_fc                       ;
; N/A                                     ; None                                                ; -3.817 ns ; f[1]                         ; counter[14]                                                                                                                                                                     ; CLK_fc                       ;
; N/A                                     ; None                                                ; -3.817 ns ; f[1]                         ; counter[13]                                                                                                                                                                     ; CLK_fc                       ;
; N/A                                     ; None                                                ; -3.818 ns ; f[2]                         ; counter[14]                                                                                                                                                                     ; CLK_fc                       ;
; N/A                                     ; None                                                ; -3.818 ns ; f[2]                         ; counter[13]                                                                                                                                                                     ; CLK_fc                       ;
; N/A                                     ; None                                                ; -3.845 ns ; f[12]                        ; counter[14]                                                                                                                                                                     ; CLK_fc                       ;
; N/A                                     ; None                                                ; -3.845 ns ; f[12]                        ; counter[13]                                                                                                                                                                     ; CLK_fc                       ;
; N/A                                     ; None                                                ; -3.889 ns ; f[3]                         ; counter[3]                                                                                                                                                                      ; CLK_fc                       ;
; N/A                                     ; None                                                ; -3.891 ns ; f[3]                         ; counter[14]                                                                                                                                                                     ; CLK_fc                       ;
; N/A                                     ; None                                                ; -3.891 ns ; f[3]                         ; counter[13]                                                                                                                                                                     ; CLK_fc                       ;
; N/A                                     ; None                                                ; -3.981 ns ; f[0]                         ; counter[11]                                                                                                                                                                     ; CLK_fc                       ;
; N/A                                     ; None                                                ; -3.986 ns ; f[0]                         ; counter[7]                                                                                                                                                                      ; CLK_fc                       ;
; N/A                                     ; None                                                ; -4.004 ns ; f[0]                         ; counter[4]                                                                                                                                                                      ; CLK_fc                       ;
; N/A                                     ; None                                                ; -4.005 ns ; f[0]                         ; counter[2]                                                                                                                                                                      ; CLK_fc                       ;
; N/A                                     ; None                                                ; -4.006 ns ; f[1]                         ; counter[11]                                                                                                                                                                     ; CLK_fc                       ;
; N/A                                     ; None                                                ; -4.007 ns ; f[2]                         ; counter[11]                                                                                                                                                                     ; CLK_fc                       ;
; N/A                                     ; None                                                ; -4.009 ns ; f[0]                         ; counter[0]                                                                                                                                                                      ; CLK_fc                       ;
; N/A                                     ; None                                                ; -4.011 ns ; f[1]                         ; counter[7]                                                                                                                                                                      ; CLK_fc                       ;
; N/A                                     ; None                                                ; -4.012 ns ; f[2]                         ; counter[7]                                                                                                                                                                      ; CLK_fc                       ;
; N/A                                     ; None                                                ; -4.013 ns ; f[0]                         ; counter[6]                                                                                                                                                                      ; CLK_fc                       ;
; N/A                                     ; None                                                ; -4.025 ns ; f[0]                         ; counter[5]                                                                                                                                                                      ; CLK_fc                       ;
; N/A                                     ; None                                                ; -4.029 ns ; f[1]                         ; counter[4]                                                                                                                                                                      ; CLK_fc                       ;
; N/A                                     ; None                                                ; -4.030 ns ; f[2]                         ; counter[4]                                                                                                                                                                      ; CLK_fc                       ;
; N/A                                     ; None                                                ; -4.030 ns ; f[1]                         ; counter[2]                                                                                                                                                                      ; CLK_fc                       ;
; N/A                                     ; None                                                ; -4.031 ns ; f[2]                         ; counter[2]                                                                                                                                                                      ; CLK_fc                       ;
; N/A                                     ; None                                                ; -4.034 ns ; f[12]                        ; counter[11]                                                                                                                                                                     ; CLK_fc                       ;
; N/A                                     ; None                                                ; -4.034 ns ; f[1]                         ; counter[0]                                                                                                                                                                      ; CLK_fc                       ;
; N/A                                     ; None                                                ; -4.035 ns ; f[0]                         ; counter[18]                                                                                                                                                                     ; CLK_fc                       ;
; N/A                                     ; None                                                ; -4.038 ns ; f[1]                         ; counter[6]                                                                                                                                                                      ; CLK_fc                       ;
; N/A                                     ; None                                                ; -4.038 ns ; f[0]                         ; counter[20]                                                                                                                                                                     ; CLK_fc                       ;
; N/A                                     ; None                                                ; -4.039 ns ; f[2]                         ; counter[6]                                                                                                                                                                      ; CLK_fc                       ;
; N/A                                     ; None                                                ; -4.041 ns ; f[0]                         ; counter[1]                                                                                                                                                                      ; CLK_fc                       ;
; N/A                                     ; None                                                ; -4.050 ns ; f[1]                         ; counter[5]                                                                                                                                                                      ; CLK_fc                       ;
; N/A                                     ; None                                                ; -4.051 ns ; f[2]                         ; counter[5]                                                                                                                                                                      ; CLK_fc                       ;
; N/A                                     ; None                                                ; -4.060 ns ; f[1]                         ; counter[18]                                                                                                                                                                     ; CLK_fc                       ;
; N/A                                     ; None                                                ; -4.061 ns ; f[2]                         ; counter[18]                                                                                                                                                                     ; CLK_fc                       ;
; N/A                                     ; None                                                ; -4.062 ns ; f[0]                         ; counter[15]                                                                                                                                                                     ; CLK_fc                       ;
; N/A                                     ; None                                                ; -4.063 ns ; f[1]                         ; counter[20]                                                                                                                                                                     ; CLK_fc                       ;
; N/A                                     ; None                                                ; -4.064 ns ; f[2]                         ; counter[20]                                                                                                                                                                     ; CLK_fc                       ;
; N/A                                     ; None                                                ; -4.066 ns ; f[1]                         ; counter[1]                                                                                                                                                                      ; CLK_fc                       ;
; N/A                                     ; None                                                ; -4.067 ns ; f[2]                         ; counter[1]                                                                                                                                                                      ; CLK_fc                       ;
; N/A                                     ; None                                                ; -4.067 ns ; f[0]                         ; counter[8]                                                                                                                                                                      ; CLK_fc                       ;
; N/A                                     ; None                                                ; -4.075 ns ; f[6]                         ; counter[14]                                                                                                                                                                     ; CLK_fc                       ;
; N/A                                     ; None                                                ; -4.075 ns ; f[6]                         ; counter[13]                                                                                                                                                                     ; CLK_fc                       ;
; N/A                                     ; None                                                ; -4.077 ns ; f[0]                         ; counter[17]                                                                                                                                                                     ; CLK_fc                       ;
; N/A                                     ; None                                                ; -4.080 ns ; f[3]                         ; counter[11]                                                                                                                                                                     ; CLK_fc                       ;
; N/A                                     ; None                                                ; -4.082 ns ; f[0]                         ; counter[19]                                                                                                                                                                     ; CLK_fc                       ;
; N/A                                     ; None                                                ; -4.084 ns ; f[0]                         ; counter[22]                                                                                                                                                                     ; CLK_fc                       ;
; N/A                                     ; None                                                ; -4.085 ns ; f[3]                         ; counter[7]                                                                                                                                                                      ; CLK_fc                       ;
; N/A                                     ; None                                                ; -4.086 ns ; f[0]                         ; counter[16]                                                                                                                                                                     ; CLK_fc                       ;
; N/A                                     ; None                                                ; -4.087 ns ; f[1]                         ; counter[15]                                                                                                                                                                     ; CLK_fc                       ;
; N/A                                     ; None                                                ; -4.088 ns ; f[12]                        ; counter[18]                                                                                                                                                                     ; CLK_fc                       ;
; N/A                                     ; None                                                ; -4.088 ns ; f[2]                         ; counter[15]                                                                                                                                                                     ; CLK_fc                       ;
; N/A                                     ; None                                                ; -4.091 ns ; f[12]                        ; counter[20]                                                                                                                                                                     ; CLK_fc                       ;
; N/A                                     ; None                                                ; -4.092 ns ; f[1]                         ; counter[8]                                                                                                                                                                      ; CLK_fc                       ;
; N/A                                     ; None                                                ; -4.093 ns ; f[2]                         ; counter[8]                                                                                                                                                                      ; CLK_fc                       ;
; N/A                                     ; None                                                ; -4.093 ns ; f[0]                         ; counter[12]                                                                                                                                                                     ; CLK_fc                       ;
; N/A                                     ; None                                                ; -4.102 ns ; f[1]                         ; counter[17]                                                                                                                                                                     ; CLK_fc                       ;
; N/A                                     ; None                                                ; -4.103 ns ; f[3]                         ; counter[4]                                                                                                                                                                      ; CLK_fc                       ;
; N/A                                     ; None                                                ; -4.103 ns ; f[2]                         ; counter[17]                                                                                                                                                                     ; CLK_fc                       ;
; N/A                                     ; None                                                ; -4.104 ns ; f[3]                         ; counter[2]                                                                                                                                                                      ; CLK_fc                       ;
; N/A                                     ; None                                                ; -4.107 ns ; f[1]                         ; counter[19]                                                                                                                                                                     ; CLK_fc                       ;
; N/A                                     ; None                                                ; -4.108 ns ; f[2]                         ; counter[19]                                                                                                                                                                     ; CLK_fc                       ;
; N/A                                     ; None                                                ; -4.109 ns ; f[1]                         ; counter[22]                                                                                                                                                                     ; CLK_fc                       ;
; N/A                                     ; None                                                ; -4.110 ns ; f[2]                         ; counter[22]                                                                                                                                                                     ; CLK_fc                       ;
; N/A                                     ; None                                                ; -4.111 ns ; f[1]                         ; counter[16]                                                                                                                                                                     ; CLK_fc                       ;
; N/A                                     ; None                                                ; -4.112 ns ; f[3]                         ; counter[6]                                                                                                                                                                      ; CLK_fc                       ;
; N/A                                     ; None                                                ; -4.112 ns ; f[2]                         ; counter[16]                                                                                                                                                                     ; CLK_fc                       ;
; N/A                                     ; None                                                ; -4.115 ns ; f[12]                        ; counter[15]                                                                                                                                                                     ; CLK_fc                       ;
; N/A                                     ; None                                                ; -4.118 ns ; f[1]                         ; counter[12]                                                                                                                                                                     ; CLK_fc                       ;
; N/A                                     ; None                                                ; -4.119 ns ; f[2]                         ; counter[12]                                                                                                                                                                     ; CLK_fc                       ;
; N/A                                     ; None                                                ; -4.124 ns ; f[3]                         ; counter[5]                                                                                                                                                                      ; CLK_fc                       ;
; N/A                                     ; None                                                ; -4.130 ns ; f[12]                        ; counter[17]                                                                                                                                                                     ; CLK_fc                       ;
; N/A                                     ; None                                                ; -4.134 ns ; f[3]                         ; counter[18]                                                                                                                                                                     ; CLK_fc                       ;
; N/A                                     ; None                                                ; -4.135 ns ; f[12]                        ; counter[19]                                                                                                                                                                     ; CLK_fc                       ;
; N/A                                     ; None                                                ; -4.137 ns ; f[12]                        ; counter[22]                                                                                                                                                                     ; CLK_fc                       ;
; N/A                                     ; None                                                ; -4.137 ns ; f[3]                         ; counter[20]                                                                                                                                                                     ; CLK_fc                       ;
; N/A                                     ; None                                                ; -4.139 ns ; f[12]                        ; counter[16]                                                                                                                                                                     ; CLK_fc                       ;
; N/A                                     ; None                                                ; -4.146 ns ; f[12]                        ; counter[12]                                                                                                                                                                     ; CLK_fc                       ;
; N/A                                     ; None                                                ; -4.161 ns ; f[3]                         ; counter[15]                                                                                                                                                                     ; CLK_fc                       ;
; N/A                                     ; None                                                ; -4.166 ns ; f[3]                         ; counter[8]                                                                                                                                                                      ; CLK_fc                       ;
; N/A                                     ; None                                                ; -4.176 ns ; f[3]                         ; counter[17]                                                                                                                                                                     ; CLK_fc                       ;
; N/A                                     ; None                                                ; -4.181 ns ; f[3]                         ; counter[19]                                                                                                                                                                     ; CLK_fc                       ;
; N/A                                     ; None                                                ; -4.183 ns ; f[3]                         ; counter[22]                                                                                                                                                                     ; CLK_fc                       ;
; N/A                                     ; None                                                ; -4.185 ns ; f[3]                         ; counter[16]                                                                                                                                                                     ; CLK_fc                       ;
; N/A                                     ; None                                                ; -4.192 ns ; f[3]                         ; counter[12]                                                                                                                                                                     ; CLK_fc                       ;
; N/A                                     ; None                                                ; -4.211 ns ; f[10]                        ; counter[14]                                                                                                                                                                     ; CLK_fc                       ;
; N/A                                     ; None                                                ; -4.211 ns ; f[10]                        ; counter[13]                                                                                                                                                                     ; CLK_fc                       ;
; N/A                                     ; None                                                ; -4.264 ns ; f[8]                         ; counter[14]                                                                                                                                                                     ; CLK_fc                       ;
; N/A                                     ; None                                                ; -4.264 ns ; f[8]                         ; counter[13]                                                                                                                                                                     ; CLK_fc                       ;
; N/A                                     ; None                                                ; -4.264 ns ; f[6]                         ; counter[11]                                                                                                                                                                     ; CLK_fc                       ;
; N/A                                     ; None                                                ; -4.265 ns ; f[0]                         ; counter[21]                                                                                                                                                                     ; CLK_fc                       ;
; N/A                                     ; None                                                ; -4.269 ns ; f[6]                         ; counter[7]                                                                                                                                                                      ; CLK_fc                       ;
; N/A                                     ; None                                                ; -4.290 ns ; f[11]                        ; counter[14]                                                                                                                                                                     ; CLK_fc                       ;
; N/A                                     ; None                                                ; -4.290 ns ; f[11]                        ; counter[13]                                                                                                                                                                     ; CLK_fc                       ;
; N/A                                     ; None                                                ; -4.290 ns ; f[1]                         ; counter[21]                                                                                                                                                                     ; CLK_fc                       ;
; N/A                                     ; None                                                ; -4.291 ns ; f[2]                         ; counter[21]                                                                                                                                                                     ; CLK_fc                       ;
; N/A                                     ; None                                                ; -4.296 ns ; f[6]                         ; counter[6]                                                                                                                                                                      ; CLK_fc                       ;
; N/A                                     ; None                                                ; -4.308 ns ; f[6]                         ; counter[5]                                                                                                                                                                      ; CLK_fc                       ;
; N/A                                     ; None                                                ; -4.318 ns ; f[12]                        ; counter[21]                                                                                                                                                                     ; CLK_fc                       ;
; N/A                                     ; None                                                ; -4.318 ns ; f[6]                         ; counter[18]                                                                                                                                                                     ; CLK_fc                       ;
; N/A                                     ; None                                                ; -4.321 ns ; f[6]                         ; counter[20]                                                                                                                                                                     ; CLK_fc                       ;
; N/A                                     ; None                                                ; -4.345 ns ; f[6]                         ; counter[15]                                                                                                                                                                     ; CLK_fc                       ;
; N/A                                     ; None                                                ; -4.350 ns ; f[6]                         ; counter[8]                                                                                                                                                                      ; CLK_fc                       ;
; N/A                                     ; None                                                ; -4.360 ns ; f[6]                         ; counter[17]                                                                                                                                                                     ; CLK_fc                       ;
; N/A                                     ; None                                                ; -4.364 ns ; f[3]                         ; counter[21]                                                                                                                                                                     ; CLK_fc                       ;
; N/A                                     ; None                                                ; -4.365 ns ; f[6]                         ; counter[19]                                                                                                                                                                     ; CLK_fc                       ;
; N/A                                     ; None                                                ; -4.367 ns ; f[6]                         ; counter[22]                                                                                                                                                                     ; CLK_fc                       ;
; N/A                                     ; None                                                ; -4.369 ns ; f[6]                         ; counter[16]                                                                                                                                                                     ; CLK_fc                       ;
; N/A                                     ; None                                                ; -4.374 ns ; f[5]                         ; counter[14]                                                                                                                                                                     ; CLK_fc                       ;
; N/A                                     ; None                                                ; -4.374 ns ; f[5]                         ; counter[13]                                                                                                                                                                     ; CLK_fc                       ;
; N/A                                     ; None                                                ; -4.375 ns ; f[0]                         ; counter[10]                                                                                                                                                                     ; CLK_fc                       ;
; N/A                                     ; None                                                ; -4.376 ns ; f[6]                         ; counter[12]                                                                                                                                                                     ; CLK_fc                       ;
; N/A                                     ; None                                                ; -4.400 ns ; f[10]                        ; counter[11]                                                                                                                                                                     ; CLK_fc                       ;
; N/A                                     ; None                                                ; -4.400 ns ; f[1]                         ; counter[10]                                                                                                                                                                     ; CLK_fc                       ;
; N/A                                     ; None                                                ; -4.401 ns ; f[2]                         ; counter[10]                                                                                                                                                                     ; CLK_fc                       ;
; N/A                                     ; None                                                ; -4.431 ns ; f[7]                         ; counter[14]                                                                                                                                                                     ; CLK_fc                       ;
; N/A                                     ; None                                                ; -4.431 ns ; f[7]                         ; counter[13]                                                                                                                                                                     ; CLK_fc                       ;
; N/A                                     ; None                                                ; -4.444 ns ; f[0]                         ; counter[9]                                                                                                                                                                      ; CLK_fc                       ;
; N/A                                     ; None                                                ; -4.453 ns ; f[8]                         ; counter[11]                                                                                                                                                                     ; CLK_fc                       ;
; N/A                                     ; None                                                ; -4.454 ns ; f[10]                        ; counter[18]                                                                                                                                                                     ; CLK_fc                       ;
; N/A                                     ; None                                                ; -4.457 ns ; f[10]                        ; counter[20]                                                                                                                                                                     ; CLK_fc                       ;
; N/A                                     ; None                                                ; -4.458 ns ; f[8]                         ; counter[7]                                                                                                                                                                      ; CLK_fc                       ;
; N/A                                     ; None                                                ; -4.469 ns ; f[1]                         ; counter[9]                                                                                                                                                                      ; CLK_fc                       ;
; N/A                                     ; None                                                ; -4.470 ns ; f[2]                         ; counter[9]                                                                                                                                                                      ; CLK_fc                       ;
; N/A                                     ; None                                                ; -4.474 ns ; f[3]                         ; counter[10]                                                                                                                                                                     ; CLK_fc                       ;
; N/A                                     ; None                                                ; -4.479 ns ; f[11]                        ; counter[11]                                                                                                                                                                     ; CLK_fc                       ;
; N/A                                     ; None                                                ; -4.481 ns ; f[10]                        ; counter[15]                                                                                                                                                                     ; CLK_fc                       ;
; N/A                                     ; None                                                ; -4.496 ns ; f[10]                        ; counter[17]                                                                                                                                                                     ; CLK_fc                       ;
; N/A                                     ; None                                                ; -4.501 ns ; f[10]                        ; counter[19]                                                                                                                                                                     ; CLK_fc                       ;
; N/A                                     ; None                                                ; -4.503 ns ; f[10]                        ; counter[22]                                                                                                                                                                     ; CLK_fc                       ;
; N/A                                     ; None                                                ; -4.505 ns ; f[10]                        ; counter[16]                                                                                                                                                                     ; CLK_fc                       ;
; N/A                                     ; None                                                ; -4.507 ns ; f[8]                         ; counter[18]                                                                                                                                                                     ; CLK_fc                       ;
; N/A                                     ; None                                                ; -4.510 ns ; f[8]                         ; counter[20]                                                                                                                                                                     ; CLK_fc                       ;
; N/A                                     ; None                                                ; -4.512 ns ; f[10]                        ; counter[12]                                                                                                                                                                     ; CLK_fc                       ;
; N/A                                     ; None                                                ; -4.533 ns ; f[11]                        ; counter[18]                                                                                                                                                                     ; CLK_fc                       ;
; N/A                                     ; None                                                ; -4.534 ns ; f[8]                         ; counter[15]                                                                                                                                                                     ; CLK_fc                       ;
; N/A                                     ; None                                                ; -4.536 ns ; f[11]                        ; counter[20]                                                                                                                                                                     ; CLK_fc                       ;
; N/A                                     ; None                                                ; -4.539 ns ; f[8]                         ; counter[8]                                                                                                                                                                      ; CLK_fc                       ;
; N/A                                     ; None                                                ; -4.543 ns ; f[3]                         ; counter[9]                                                                                                                                                                      ; CLK_fc                       ;
; N/A                                     ; None                                                ; -4.548 ns ; f[6]                         ; counter[21]                                                                                                                                                                     ; CLK_fc                       ;
; N/A                                     ; None                                                ; -4.549 ns ; f[8]                         ; counter[17]                                                                                                                                                                     ; CLK_fc                       ;
; N/A                                     ; None                                                ; -4.554 ns ; f[8]                         ; counter[19]                                                                                                                                                                     ; CLK_fc                       ;
; N/A                                     ; None                                                ; -4.556 ns ; f[8]                         ; counter[22]                                                                                                                                                                     ; CLK_fc                       ;
; N/A                                     ; None                                                ; -4.558 ns ; f[8]                         ; counter[16]                                                                                                                                                                     ; CLK_fc                       ;
; N/A                                     ; None                                                ; -4.560 ns ; f[11]                        ; counter[15]                                                                                                                                                                     ; CLK_fc                       ;
; N/A                                     ; None                                                ; -4.560 ns ; f[0]                         ; counter[23]                                                                                                                                                                     ; CLK_fc                       ;
; N/A                                     ; None                                                ; -4.563 ns ; f[5]                         ; counter[11]                                                                                                                                                                     ; CLK_fc                       ;
; N/A                                     ; None                                                ; -4.565 ns ; f[8]                         ; counter[12]                                                                                                                                                                     ; CLK_fc                       ;
; N/A                                     ; None                                                ; -4.568 ns ; f[5]                         ; counter[7]                                                                                                                                                                      ; CLK_fc                       ;
; N/A                                     ; None                                                ; -4.575 ns ; f[11]                        ; counter[17]                                                                                                                                                                     ; CLK_fc                       ;
; N/A                                     ; None                                                ; -4.580 ns ; f[11]                        ; counter[19]                                                                                                                                                                     ; CLK_fc                       ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;           ;                              ;                                                                                                                                                                                 ;                              ;
+-----------------------------------------+-----------------------------------------------------+-----------+------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition
    Info: Processing started: Tue Nov 13 21:36:22 2018
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off DDS -c DDS --timing_analysis_only
Info: Parallel compilation is enabled and will use 4 of the 4 processors detected
Warning: Timing Analysis is analyzing one or more combinational loops as latches
    Warning: Node "LCD:dds_LCD|LUT_DATA[0]" is a latch
    Warning: Node "LCD:dds_LCD|LUT_DATA[1]" is a latch
    Warning: Node "LCD:dds_LCD|LUT_DATA[2]" is a latch
    Warning: Node "LCD:dds_LCD|LUT_DATA[3]" is a latch
    Warning: Node "LCD:dds_LCD|LUT_DATA[4]" is a latch
    Warning: Node "LCD:dds_LCD|LUT_DATA[5]" is a latch
    Warning: Node "LCD:dds_LCD|LUT_DATA[6]" is a latch
    Warning: Node "LCD:dds_LCD|LUT_DATA[7]" is a latch
    Warning: Node "LCD:dds_LCD|LUT_DATA[8]" is a latch
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "altera_internal_jtag~TCKUTAP" is an undefined clock
    Info: Assuming node "CLK_fc" is an undefined clock
    Info: Assuming node "phase_select" is an undefined clock
Warning: Found 7 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected gated clock "LCD:dds_LCD|WideOr8~0" as buffer
    Info: Detected gated clock "LCD:dds_LCD|WideOr8~1" as buffer
    Info: Detected ripple clock "LCD:dds_LCD|LUT_INDEX[4]" as buffer
    Info: Detected ripple clock "LCD:dds_LCD|LUT_INDEX[5]" as buffer
    Info: Detected ripple clock "LCD:dds_LCD|LUT_INDEX[1]" as buffer
    Info: Detected ripple clock "LCD:dds_LCD|LUT_INDEX[2]" as buffer
    Info: Detected ripple clock "LCD:dds_LCD|LUT_INDEX[3]" as buffer
Info: Clock "altera_internal_jtag~TCKUTAP" Internal fmax is restricted to 163.03 MHz between source register "sld_hub:sld_hub_inst|node_ena[1]~reg0" and destination memory "DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a16~portb_we_reg"
    Info: fmax restricted to Clock High delay (3.067 ns) plus Clock Low delay (3.067 ns) : restricted to 6.134 ns. Expand message to see actual delay path.
        Info: + Longest register to memory delay is 4.632 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X43_Y19_N3; Fanout = 6; REG Node = 'sld_hub:sld_hub_inst|node_ena[1]~reg0'
            Info: 2: + IC(1.022 ns) + CELL(0.275 ns) = 1.297 ns; Loc. = LCCOMB_X41_Y20_N20; Fanout = 3; COMB Node = 'DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_incr_addr~2'
            Info: 3: + IC(0.766 ns) + CELL(0.150 ns) = 2.213 ns; Loc. = LCCOMB_X40_Y17_N26; Fanout = 10; COMB Node = 'DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|decode_1oa:decode5|eq_node[1]~1'
            Info: 4: + IC(2.107 ns) + CELL(0.312 ns) = 4.632 ns; Loc. = M4K_X13_Y19; Fanout = 1; MEM Node = 'DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a16~portb_we_reg'
            Info: Total cell delay = 0.737 ns ( 15.91 % )
            Info: Total interconnect delay = 3.895 ns ( 84.09 % )
        Info: - Smallest clock skew is 0.088 ns
            Info: + Shortest clock path from clock "altera_internal_jtag~TCKUTAP" to destination memory is 4.530 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y19_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'
                Info: 2: + IC(2.874 ns) + CELL(0.000 ns) = 2.874 ns; Loc. = CLKCTRL_G0; Fanout = 406; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'
                Info: 3: + IC(0.967 ns) + CELL(0.689 ns) = 4.530 ns; Loc. = M4K_X13_Y19; Fanout = 1; MEM Node = 'DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a16~portb_we_reg'
                Info: Total cell delay = 0.689 ns ( 15.21 % )
                Info: Total interconnect delay = 3.841 ns ( 84.79 % )
            Info: - Longest clock path from clock "altera_internal_jtag~TCKUTAP" to source register is 4.442 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y19_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'
                Info: 2: + IC(2.874 ns) + CELL(0.000 ns) = 2.874 ns; Loc. = CLKCTRL_G0; Fanout = 406; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'
                Info: 3: + IC(1.031 ns) + CELL(0.537 ns) = 4.442 ns; Loc. = LCFF_X43_Y19_N3; Fanout = 6; REG Node = 'sld_hub:sld_hub_inst|node_ena[1]~reg0'
                Info: Total cell delay = 0.537 ns ( 12.09 % )
                Info: Total interconnect delay = 3.905 ns ( 87.91 % )
        Info: + Micro clock to output delay of source is 0.250 ns
        Info: + Micro setup delay of destination is 0.035 ns
Info: Clock "CLK_fc" Internal fmax is restricted to 163.03 MHz between source register "phase_counter[27]" and destination memory "DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a5~porta_address_reg10"
    Info: fmax restricted to Clock High delay (3.067 ns) plus Clock Low delay (3.067 ns) : restricted to 6.134 ns. Expand message to see actual delay path.
        Info: + Longest register to memory delay is 3.354 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X30_Y16_N27; Fanout = 20; REG Node = 'phase_counter[27]'
            Info: 2: + IC(3.212 ns) + CELL(0.142 ns) = 3.354 ns; Loc. = M4K_X52_Y13; Fanout = 1; MEM Node = 'DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a5~porta_address_reg10'
            Info: Total cell delay = 0.142 ns ( 4.23 % )
            Info: Total interconnect delay = 3.212 ns ( 95.77 % )
        Info: - Smallest clock skew is 0.030 ns
            Info: + Shortest clock path from clock "CLK_fc" to destination memory is 2.724 ns
                Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 7; CLK Node = 'CLK_fc'
                Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 330; COMB Node = 'CLK_fc~clkctrl'
                Info: 3: + IC(0.946 ns) + CELL(0.661 ns) = 2.724 ns; Loc. = M4K_X52_Y13; Fanout = 1; MEM Node = 'DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a5~porta_address_reg10'
                Info: Total cell delay = 1.660 ns ( 60.94 % )
                Info: Total interconnect delay = 1.064 ns ( 39.06 % )
            Info: - Longest clock path from clock "CLK_fc" to source register is 2.694 ns
                Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 7; CLK Node = 'CLK_fc'
                Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 330; COMB Node = 'CLK_fc~clkctrl'
                Info: 3: + IC(1.040 ns) + CELL(0.537 ns) = 2.694 ns; Loc. = LCFF_X30_Y16_N27; Fanout = 20; REG Node = 'phase_counter[27]'
                Info: Total cell delay = 1.536 ns ( 57.02 % )
                Info: Total interconnect delay = 1.158 ns ( 42.98 % )
        Info: + Micro clock to output delay of source is 0.250 ns
        Info: + Micro setup delay of destination is 0.035 ns
Info: Clock "phase_select" Internal fmax is restricted to 450.05 MHz between source register "phase" and destination register "phase"
    Info: fmax restricted to clock pin edge rate 2.222 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 0.407 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X30_Y16_N7; Fanout = 3; REG Node = 'phase'
            Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X30_Y16_N6; Fanout = 1; COMB Node = 'phase~0'
            Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.407 ns; Loc. = LCFF_X30_Y16_N7; Fanout = 3; REG Node = 'phase'
            Info: Total cell delay = 0.407 ns ( 100.00 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "phase_select" to destination register is 3.220 ns
                Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_N23; Fanout = 1; CLK Node = 'phase_select'
                Info: 2: + IC(1.841 ns) + CELL(0.537 ns) = 3.220 ns; Loc. = LCFF_X30_Y16_N7; Fanout = 3; REG Node = 'phase'
                Info: Total cell delay = 1.379 ns ( 42.83 % )
                Info: Total interconnect delay = 1.841 ns ( 57.17 % )
            Info: - Longest clock path from clock "phase_select" to source register is 3.220 ns
                Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_N23; Fanout = 1; CLK Node = 'phase_select'
                Info: 2: + IC(1.841 ns) + CELL(0.537 ns) = 3.220 ns; Loc. = LCFF_X30_Y16_N7; Fanout = 3; REG Node = 'phase'
                Info: Total cell delay = 1.379 ns ( 42.83 % )
                Info: Total interconnect delay = 1.841 ns ( 57.17 % )
        Info: + Micro clock to output delay of source is 0.250 ns
        Info: + Micro setup delay of destination is -0.036 ns
Warning: Circuit may not operate. Detected 54 non-operational path(s) clocked by clock "CLK_fc" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "LCD:dds_LCD|LUT_INDEX[0]" and destination pin or register "LCD:dds_LCD|LUT_DATA[6]" for clock "CLK_fc" (Hold time is 3.265 ns)
    Info: + Largest clock skew is 5.119 ns
        Info: + Longest clock path from clock "CLK_fc" to destination register is 7.778 ns
            Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 7; CLK Node = 'CLK_fc'
            Info: 2: + IC(1.374 ns) + CELL(0.787 ns) = 3.160 ns; Loc. = LCFF_X4_Y29_N9; Fanout = 17; REG Node = 'LCD:dds_LCD|LUT_INDEX[1]'
            Info: 3: + IC(0.749 ns) + CELL(0.438 ns) = 4.347 ns; Loc. = LCCOMB_X3_Y29_N22; Fanout = 1; COMB Node = 'LCD:dds_LCD|WideOr8~0'
            Info: 4: + IC(0.249 ns) + CELL(0.150 ns) = 4.746 ns; Loc. = LCCOMB_X3_Y29_N10; Fanout = 1; COMB Node = 'LCD:dds_LCD|WideOr8~1'
            Info: 5: + IC(1.532 ns) + CELL(0.000 ns) = 6.278 ns; Loc. = CLKCTRL_G3; Fanout = 9; COMB Node = 'LCD:dds_LCD|WideOr8~1clkctrl'
            Info: 6: + IC(1.350 ns) + CELL(0.150 ns) = 7.778 ns; Loc. = LCCOMB_X3_Y29_N4; Fanout = 1; REG Node = 'LCD:dds_LCD|LUT_DATA[6]'
            Info: Total cell delay = 2.524 ns ( 32.45 % )
            Info: Total interconnect delay = 5.254 ns ( 67.55 % )
        Info: - Shortest clock path from clock "CLK_fc" to source register is 2.659 ns
            Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 7; CLK Node = 'CLK_fc'
            Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 330; COMB Node = 'CLK_fc~clkctrl'
            Info: 3: + IC(1.005 ns) + CELL(0.537 ns) = 2.659 ns; Loc. = LCFF_X2_Y29_N27; Fanout = 16; REG Node = 'LCD:dds_LCD|LUT_INDEX[0]'
            Info: Total cell delay = 1.536 ns ( 57.77 % )
            Info: Total interconnect delay = 1.123 ns ( 42.23 % )
    Info: - Micro clock to output delay of source is 0.250 ns
    Info: - Shortest register to register delay is 1.604 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X2_Y29_N27; Fanout = 16; REG Node = 'LCD:dds_LCD|LUT_INDEX[0]'
        Info: 2: + IC(0.537 ns) + CELL(0.393 ns) = 0.930 ns; Loc. = LCCOMB_X3_Y29_N28; Fanout = 1; COMB Node = 'LCD:dds_LCD|Decoder0~1'
        Info: 3: + IC(0.254 ns) + CELL(0.420 ns) = 1.604 ns; Loc. = LCCOMB_X3_Y29_N4; Fanout = 1; REG Node = 'LCD:dds_LCD|LUT_DATA[6]'
        Info: Total cell delay = 0.813 ns ( 50.69 % )
        Info: Total interconnect delay = 0.791 ns ( 49.31 % )
    Info: + Micro hold delay of destination is 0.000 ns
Info: tsu for register "counter[29]" (data pin = "f[13]", clock pin = "CLK_fc") is 10.764 ns
    Info: + Longest pin to register delay is 13.494 ns
        Info: 1: + IC(0.000 ns) + CELL(0.832 ns) = 0.832 ns; Loc. = PIN_T7; Fanout = 16; PIN Node = 'f[13]'
        Info: 2: + IC(6.391 ns) + CELL(2.663 ns) = 9.886 ns; Loc. = DSPMULT_X39_Y17_N0; Fanout = 1; COMB Node = 'f2M:dds_f2M|lpm_mult:Mult0|mult_e111:auto_generated|mac_mult1~DATAOUT13'
        Info: 3: + IC(0.000 ns) + CELL(0.224 ns) = 10.110 ns; Loc. = DSPOUT_X39_Y17_N2; Fanout = 2; COMB Node = 'f2M:dds_f2M|lpm_mult:Mult0|mult_e111:auto_generated|mac_out2~DATAOUT13'
        Info: 4: + IC(1.177 ns) + CELL(0.414 ns) = 11.701 ns; Loc. = LCCOMB_X31_Y17_N26; Fanout = 2; COMB Node = 'counter[12]~85'
        Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 11.772 ns; Loc. = LCCOMB_X31_Y17_N28; Fanout = 2; COMB Node = 'counter[13]~87'
        Info: 6: + IC(0.000 ns) + CELL(0.146 ns) = 11.918 ns; Loc. = LCCOMB_X31_Y17_N30; Fanout = 2; COMB Node = 'counter[14]~89'
        Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 11.989 ns; Loc. = LCCOMB_X31_Y16_N0; Fanout = 2; COMB Node = 'counter[15]~91'
        Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 12.060 ns; Loc. = LCCOMB_X31_Y16_N2; Fanout = 2; COMB Node = 'counter[16]~93'
        Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 12.131 ns; Loc. = LCCOMB_X31_Y16_N4; Fanout = 2; COMB Node = 'counter[17]~95'
        Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 12.202 ns; Loc. = LCCOMB_X31_Y16_N6; Fanout = 2; COMB Node = 'counter[18]~97'
        Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 12.273 ns; Loc. = LCCOMB_X31_Y16_N8; Fanout = 2; COMB Node = 'counter[19]~99'
        Info: 12: + IC(0.000 ns) + CELL(0.071 ns) = 12.344 ns; Loc. = LCCOMB_X31_Y16_N10; Fanout = 2; COMB Node = 'counter[20]~101'
        Info: 13: + IC(0.000 ns) + CELL(0.071 ns) = 12.415 ns; Loc. = LCCOMB_X31_Y16_N12; Fanout = 2; COMB Node = 'counter[21]~103'
        Info: 14: + IC(0.000 ns) + CELL(0.159 ns) = 12.574 ns; Loc. = LCCOMB_X31_Y16_N14; Fanout = 2; COMB Node = 'counter[22]~105'
        Info: 15: + IC(0.000 ns) + CELL(0.071 ns) = 12.645 ns; Loc. = LCCOMB_X31_Y16_N16; Fanout = 2; COMB Node = 'counter[23]~107'
        Info: 16: + IC(0.000 ns) + CELL(0.071 ns) = 12.716 ns; Loc. = LCCOMB_X31_Y16_N18; Fanout = 2; COMB Node = 'counter[24]~109'
        Info: 17: + IC(0.000 ns) + CELL(0.071 ns) = 12.787 ns; Loc. = LCCOMB_X31_Y16_N20; Fanout = 2; COMB Node = 'counter[25]~111'
        Info: 18: + IC(0.000 ns) + CELL(0.071 ns) = 12.858 ns; Loc. = LCCOMB_X31_Y16_N22; Fanout = 2; COMB Node = 'counter[26]~113'
        Info: 19: + IC(0.000 ns) + CELL(0.071 ns) = 12.929 ns; Loc. = LCCOMB_X31_Y16_N24; Fanout = 2; COMB Node = 'counter[27]~115'
        Info: 20: + IC(0.000 ns) + CELL(0.071 ns) = 13.000 ns; Loc. = LCCOMB_X31_Y16_N26; Fanout = 1; COMB Node = 'counter[28]~117'
        Info: 21: + IC(0.000 ns) + CELL(0.410 ns) = 13.410 ns; Loc. = LCCOMB_X31_Y16_N28; Fanout = 1; COMB Node = 'counter[29]~118'
        Info: 22: + IC(0.000 ns) + CELL(0.084 ns) = 13.494 ns; Loc. = LCFF_X31_Y16_N29; Fanout = 2; REG Node = 'counter[29]'
        Info: Total cell delay = 5.926 ns ( 43.92 % )
        Info: Total interconnect delay = 7.568 ns ( 56.08 % )
    Info: + Micro setup delay of destination is -0.036 ns
    Info: - Shortest clock path from clock "CLK_fc" to destination register is 2.694 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 7; CLK Node = 'CLK_fc'
        Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 330; COMB Node = 'CLK_fc~clkctrl'
        Info: 3: + IC(1.040 ns) + CELL(0.537 ns) = 2.694 ns; Loc. = LCFF_X31_Y16_N29; Fanout = 2; REG Node = 'counter[29]'
        Info: Total cell delay = 1.536 ns ( 57.02 % )
        Info: Total interconnect delay = 1.158 ns ( 42.98 % )
Info: tco from clock "CLK_fc" to destination pin "VGA_R[7]" through memory "DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a7~porta_address_reg0" is 13.882 ns
    Info: + Longest clock path from clock "CLK_fc" to source memory is 2.730 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 7; CLK Node = 'CLK_fc'
        Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 330; COMB Node = 'CLK_fc~clkctrl'
        Info: 3: + IC(0.952 ns) + CELL(0.661 ns) = 2.730 ns; Loc. = M4K_X52_Y14; Fanout = 1; MEM Node = 'DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a7~porta_address_reg0'
        Info: Total cell delay = 1.660 ns ( 60.81 % )
        Info: Total interconnect delay = 1.070 ns ( 39.19 % )
    Info: + Micro clock to output delay of source is 0.209 ns
    Info: + Longest memory to pin delay is 10.943 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X52_Y14; Fanout = 1; MEM Node = 'DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a7~porta_address_reg0'
        Info: 2: + IC(0.000 ns) + CELL(2.993 ns) = 2.993 ns; Loc. = M4K_X52_Y14; Fanout = 1; MEM Node = 'DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a7'
        Info: 3: + IC(2.625 ns) + CELL(0.438 ns) = 6.056 ns; Loc. = LCCOMB_X22_Y16_N8; Fanout = 1; COMB Node = 'DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|mux_qjb:mux6|result_node[7]~27'
        Info: 4: + IC(2.099 ns) + CELL(2.788 ns) = 10.943 ns; Loc. = PIN_H12; Fanout = 0; PIN Node = 'VGA_R[7]'
        Info: Total cell delay = 6.219 ns ( 56.83 % )
        Info: Total interconnect delay = 4.724 ns ( 43.17 % )
Info: Longest tpd from source pin "f[16]" to destination pin "HEX3[6]" is 31.717 ns
    Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_V1; Fanout = 14; PIN Node = 'f[16]'
    Info: 2: + IC(5.914 ns) + CELL(0.416 ns) = 7.182 ns; Loc. = LCCOMB_X33_Y16_N16; Fanout = 4; COMB Node = 'f_display:dds_f_display|BCD0~60'
    Info: 3: + IC(0.301 ns) + CELL(0.413 ns) = 7.896 ns; Loc. = LCCOMB_X33_Y16_N24; Fanout = 4; COMB Node = 'f_display:dds_f_display|BCD0~64'
    Info: 4: + IC(0.301 ns) + CELL(0.438 ns) = 8.635 ns; Loc. = LCCOMB_X33_Y16_N6; Fanout = 4; COMB Node = 'f_display:dds_f_display|BCD0~104'
    Info: 5: + IC(0.729 ns) + CELL(0.436 ns) = 9.800 ns; Loc. = LCCOMB_X35_Y16_N4; Fanout = 4; COMB Node = 'f_display:dds_f_display|BCD1~59'
    Info: 6: + IC(0.294 ns) + CELL(0.416 ns) = 10.510 ns; Loc. = LCCOMB_X35_Y16_N28; Fanout = 4; COMB Node = 'f_display:dds_f_display|BCD1~61'
    Info: 7: + IC(0.478 ns) + CELL(0.436 ns) = 11.424 ns; Loc. = LCCOMB_X35_Y16_N2; Fanout = 4; COMB Node = 'f_display:dds_f_display|BCD1~88'
    Info: 8: + IC(0.705 ns) + CELL(0.438 ns) = 12.567 ns; Loc. = LCCOMB_X37_Y16_N22; Fanout = 4; COMB Node = 'f_display:dds_f_display|BCD2~41'
    Info: 9: + IC(0.476 ns) + CELL(0.437 ns) = 13.480 ns; Loc. = LCCOMB_X37_Y16_N28; Fanout = 4; COMB Node = 'f_display:dds_f_display|BCD2~43'
    Info: 10: + IC(0.486 ns) + CELL(0.271 ns) = 14.237 ns; Loc. = LCCOMB_X37_Y16_N0; Fanout = 4; COMB Node = 'f_display:dds_f_display|BCD2~48'
    Info: 11: + IC(0.768 ns) + CELL(0.438 ns) = 15.443 ns; Loc. = LCCOMB_X38_Y14_N0; Fanout = 4; COMB Node = 'f_display:dds_f_display|BCD2~51'
    Info: 12: + IC(0.696 ns) + CELL(0.438 ns) = 16.577 ns; Loc. = LCCOMB_X38_Y14_N20; Fanout = 4; COMB Node = 'f_display:dds_f_display|BCD2~54'
    Info: 13: + IC(1.254 ns) + CELL(0.438 ns) = 18.269 ns; Loc. = LCCOMB_X43_Y10_N8; Fanout = 2; COMB Node = 'f_display:dds_f_display|BCD2~55'
    Info: 14: + IC(0.254 ns) + CELL(0.275 ns) = 18.798 ns; Loc. = LCCOMB_X43_Y10_N6; Fanout = 2; COMB Node = 'f_display:dds_f_display|LessThan37~0'
    Info: 15: + IC(0.257 ns) + CELL(0.150 ns) = 19.205 ns; Loc. = LCCOMB_X43_Y10_N10; Fanout = 3; COMB Node = 'f_display:dds_f_display|LessThan37~1'
    Info: 16: + IC(0.283 ns) + CELL(0.438 ns) = 19.926 ns; Loc. = LCCOMB_X43_Y10_N20; Fanout = 4; COMB Node = 'f_display:dds_f_display|BCD2~57'
    Info: 17: + IC(2.582 ns) + CELL(0.393 ns) = 22.901 ns; Loc. = LCCOMB_X64_Y7_N4; Fanout = 7; COMB Node = 'f_display:dds_f_display|BCD3[0]~24'
    Info: 18: + IC(3.130 ns) + CELL(0.275 ns) = 26.306 ns; Loc. = LCCOMB_X33_Y14_N16; Fanout = 1; COMB Node = 'f_display:dds_f_display|SEG7_LUT:S3|WideOr0~0'
    Info: 19: + IC(2.779 ns) + CELL(2.632 ns) = 31.717 ns; Loc. = PIN_W24; Fanout = 0; PIN Node = 'HEX3[6]'
    Info: Total cell delay = 10.030 ns ( 31.62 % )
    Info: Total interconnect delay = 21.687 ns ( 68.38 % )
Info: th for register "sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[3]" (data pin = "altera_internal_jtag~TDIUTAP", clock pin = "altera_internal_jtag~TCKUTAP") is 1.622 ns
    Info: + Longest clock path from clock "altera_internal_jtag~TCKUTAP" to destination register is 4.441 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y19_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'
        Info: 2: + IC(2.874 ns) + CELL(0.000 ns) = 2.874 ns; Loc. = CLKCTRL_G0; Fanout = 406; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'
        Info: 3: + IC(1.030 ns) + CELL(0.537 ns) = 4.441 ns; Loc. = LCFF_X42_Y19_N27; Fanout = 1; REG Node = 'sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[3]'
        Info: Total cell delay = 0.537 ns ( 12.09 % )
        Info: Total interconnect delay = 3.904 ns ( 87.91 % )
    Info: + Micro hold delay of destination is 0.266 ns
    Info: - Shortest pin to register delay is 3.085 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y19_N0; Fanout = 9; PIN Node = 'altera_internal_jtag~TDIUTAP'
        Info: 2: + IC(2.726 ns) + CELL(0.275 ns) = 3.001 ns; Loc. = LCCOMB_X42_Y19_N26; Fanout = 1; COMB Node = 'sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR~27'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 3.085 ns; Loc. = LCFF_X42_Y19_N27; Fanout = 1; REG Node = 'sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[3]'
        Info: Total cell delay = 0.359 ns ( 11.64 % )
        Info: Total interconnect delay = 2.726 ns ( 88.36 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 13 warnings
    Info: Peak virtual memory: 246 megabytes
    Info: Processing ended: Tue Nov 13 21:36:22 2018
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


