{
    "design__lint_errors__count": 0,
    "design__lint_timing_constructs__count": 0,
    "design__lint_warnings__count": 2,
    "design__latch__count": 0,
    "design__instance__count": 24808,
    "design__instance_unmapped__count": 0,
    "synthesis__check_error__count": 0,
    "design__max_slew_violation__count__corner:nom_tt_025C_1v80": 0,
    "design__max_fanout_violation__count__corner:nom_tt_025C_1v80": 7,
    "design__max_cap_violation__count__corner:nom_tt_025C_1v80": 0,
    "power__internal__total": 0.02271922491490841,
    "power__switching__total": 0.030383747071027756,
    "power__leakage__total": 2.2409463440453692e-07,
    "power__total": 0.05310319364070892,
    "clock__skew__worst_hold__corner:nom_tt_025C_1v80": 0.048535,
    "clock__skew__worst_setup__corner:nom_tt_025C_1v80": 0.048535,
    "timing__hold__ws__corner:nom_tt_025C_1v80": 0.328603,
    "timing__setup__ws__corner:nom_tt_025C_1v80": 0.335531,
    "timing__hold__tns__corner:nom_tt_025C_1v80": 0.0,
    "timing__setup__tns__corner:nom_tt_025C_1v80": 0.0,
    "timing__hold__wns__corner:nom_tt_025C_1v80": 0.0,
    "timing__setup__wns__corner:nom_tt_025C_1v80": 0.0,
    "timing__hold_vio__count__corner:nom_tt_025C_1v80": 0,
    "timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80": 0,
    "timing__setup_vio__count__corner:nom_tt_025C_1v80": 0,
    "timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80": 0,
    "design__max_slew_violation__count": 117,
    "design__max_fanout_violation__count": 63,
    "design__max_cap_violation__count": 0,
    "clock__skew__worst_hold": 0.080929,
    "clock__skew__worst_setup": 0.080929,
    "timing__hold__ws": 0.116767,
    "timing__setup__ws": -7.182038,
    "timing__hold__tns": 0.0,
    "timing__setup__tns": -2005.2827149999998,
    "timing__hold__wns": 0.0,
    "timing__setup__wns": -7.182038,
    "timing__hold_vio__count": 0,
    "timing__hold_r2r_vio__count": 0,
    "timing__setup_vio__count": 456,
    "timing__setup_r2r_vio__count": 72,
    "design__die__bbox": "0.0 0.0 604.465 615.185",
    "design__core__bbox": "5.52 10.88 598.92 603.84",
    "design__io": 198,
    "design__die__area": 371858,
    "design__core__area": 351862,
    "design__instance__area": 167954,
    "design__instance__count__stdcell": 24808,
    "design__instance__area__stdcell": 167954,
    "design__instance__count__macros": 0,
    "design__instance__area__macros": 0,
    "design__instance__utilization": 0.477327,
    "design__instance__utilization__stdcell": 0.477327,
    "floorplan__design__io": 196,
    "design__io__hpwl": 107706152,
    "timing__drv__floating__nets": "0",
    "timing__drv__floating__pins": "0",
    "design__instance__displacement__total": 981.94,
    "design__instance__displacement__mean": 0.038,
    "design__instance__displacement__max": 8.28,
    "route__wirelength__estimated": 556907,
    "design__violations": 0,
    "design__instance__count__setup_buffer": 31,
    "design__instance__count__hold_buffer": 0,
    "antenna__violating__nets": 20,
    "antenna__violating__pins": 29,
    "antenna__count": 100,
    "route__net": 19711,
    "route__net__special": 2,
    "route__drc_errors__iter:1": 14586,
    "route__wirelength__iter:1": 615516,
    "route__drc_errors__iter:2": 10424,
    "route__wirelength__iter:2": 612497,
    "route__drc_errors__iter:3": 10026,
    "route__wirelength__iter:3": 611439,
    "route__drc_errors__iter:4": 1285,
    "route__wirelength__iter:4": 610268,
    "route__drc_errors__iter:5": 80,
    "route__wirelength__iter:5": 610346,
    "route__drc_errors__iter:6": 3,
    "route__wirelength__iter:6": 610296,
    "route__drc_errors__iter:7": 1,
    "route__wirelength__iter:7": 610294,
    "route__drc_errors__iter:8": 0,
    "route__wirelength__iter:8": 610292,
    "route__drc_errors": 0,
    "route__wirelength": 610292,
    "route__vias": 147411,
    "route__vias__singlecut": 147411,
    "route__vias__multicut": 0,
    "design__disconnected_pins__count": 0,
    "route__wirelength__max": 1030.83,
    "design__max_slew_violation__count__corner:nom_ss_100C_1v60": 39,
    "design__max_fanout_violation__count__corner:nom_ss_100C_1v60": 7,
    "design__max_cap_violation__count__corner:nom_ss_100C_1v60": 0,
    "clock__skew__worst_hold__corner:nom_ss_100C_1v60": 0.071769,
    "clock__skew__worst_setup__corner:nom_ss_100C_1v60": 0.071769,
    "timing__hold__ws__corner:nom_ss_100C_1v60": 0.795544,
    "timing__setup__ws__corner:nom_ss_100C_1v60": -7.003854,
    "timing__hold__tns__corner:nom_ss_100C_1v60": 0.0,
    "timing__setup__tns__corner:nom_ss_100C_1v60": -668.796082,
    "timing__hold__wns__corner:nom_ss_100C_1v60": 0.0,
    "timing__setup__wns__corner:nom_ss_100C_1v60": -7.003854,
    "timing__hold_vio__count__corner:nom_ss_100C_1v60": 0,
    "timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60": 0,
    "timing__setup_vio__count__corner:nom_ss_100C_1v60": 152,
    "timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60": 24,
    "design__max_slew_violation__count__corner:nom_ff_n40C_1v95": 0,
    "design__max_fanout_violation__count__corner:nom_ff_n40C_1v95": 7,
    "design__max_cap_violation__count__corner:nom_ff_n40C_1v95": 0,
    "clock__skew__worst_hold__corner:nom_ff_n40C_1v95": 0.038619,
    "clock__skew__worst_setup__corner:nom_ff_n40C_1v95": 0.038619,
    "timing__hold__ws__corner:nom_ff_n40C_1v95": 0.119059,
    "timing__setup__ws__corner:nom_ff_n40C_1v95": 3.168074,
    "timing__hold__tns__corner:nom_ff_n40C_1v95": 0.0,
    "timing__setup__tns__corner:nom_ff_n40C_1v95": 0.0,
    "timing__hold__wns__corner:nom_ff_n40C_1v95": 0.0,
    "timing__setup__wns__corner:nom_ff_n40C_1v95": 0.0,
    "timing__hold_vio__count__corner:nom_ff_n40C_1v95": 0,
    "timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95": 0,
    "timing__setup_vio__count__corner:nom_ff_n40C_1v95": 0,
    "timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95": 0,
    "design__max_slew_violation__count__corner:min_tt_025C_1v80": 0,
    "design__max_fanout_violation__count__corner:min_tt_025C_1v80": 7,
    "design__max_cap_violation__count__corner:min_tt_025C_1v80": 0,
    "clock__skew__worst_hold__corner:min_tt_025C_1v80": 0.043918,
    "clock__skew__worst_setup__corner:min_tt_025C_1v80": 0.043918,
    "timing__hold__ws__corner:min_tt_025C_1v80": 0.325036,
    "timing__setup__ws__corner:min_tt_025C_1v80": 0.457229,
    "timing__hold__tns__corner:min_tt_025C_1v80": 0.0,
    "timing__setup__tns__corner:min_tt_025C_1v80": 0.0,
    "timing__hold__wns__corner:min_tt_025C_1v80": 0.0,
    "timing__setup__wns__corner:min_tt_025C_1v80": 0.0,
    "timing__hold_vio__count__corner:min_tt_025C_1v80": 0,
    "timing__hold_r2r_vio__count__corner:min_tt_025C_1v80": 0,
    "timing__setup_vio__count__corner:min_tt_025C_1v80": 0,
    "timing__setup_r2r_vio__count__corner:min_tt_025C_1v80": 0,
    "design__max_slew_violation__count__corner:min_ss_100C_1v60": 24,
    "design__max_fanout_violation__count__corner:min_ss_100C_1v60": 7,
    "design__max_cap_violation__count__corner:min_ss_100C_1v60": 0,
    "clock__skew__worst_hold__corner:min_ss_100C_1v60": 0.065445,
    "clock__skew__worst_setup__corner:min_ss_100C_1v60": 0.065445,
    "timing__hold__ws__corner:min_ss_100C_1v60": 0.814368,
    "timing__setup__ws__corner:min_ss_100C_1v60": -6.782196,
    "timing__hold__tns__corner:min_ss_100C_1v60": 0.0,
    "timing__setup__tns__corner:min_ss_100C_1v60": -647.071472,
    "timing__hold__wns__corner:min_ss_100C_1v60": 0.0,
    "timing__setup__wns__corner:min_ss_100C_1v60": -6.782196,
    "timing__hold_vio__count__corner:min_ss_100C_1v60": 0,
    "timing__hold_r2r_vio__count__corner:min_ss_100C_1v60": 0,
    "timing__setup_vio__count__corner:min_ss_100C_1v60": 152,
    "timing__setup_r2r_vio__count__corner:min_ss_100C_1v60": 24,
    "design__max_slew_violation__count__corner:min_ff_n40C_1v95": 0,
    "design__max_fanout_violation__count__corner:min_ff_n40C_1v95": 7,
    "design__max_cap_violation__count__corner:min_ff_n40C_1v95": 0,
    "clock__skew__worst_hold__corner:min_ff_n40C_1v95": 0.034937,
    "clock__skew__worst_setup__corner:min_ff_n40C_1v95": 0.034937,
    "timing__hold__ws__corner:min_ff_n40C_1v95": 0.116767,
    "timing__setup__ws__corner:min_ff_n40C_1v95": 3.247078,
    "timing__hold__tns__corner:min_ff_n40C_1v95": 0.0,
    "timing__setup__tns__corner:min_ff_n40C_1v95": 0.0,
    "timing__hold__wns__corner:min_ff_n40C_1v95": 0.0,
    "timing__setup__wns__corner:min_ff_n40C_1v95": 0.0,
    "timing__hold_vio__count__corner:min_ff_n40C_1v95": 0,
    "timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95": 0,
    "timing__setup_vio__count__corner:min_ff_n40C_1v95": 0,
    "timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95": 0,
    "design__max_slew_violation__count__corner:max_tt_025C_1v80": 0,
    "design__max_fanout_violation__count__corner:max_tt_025C_1v80": 7,
    "design__max_cap_violation__count__corner:max_tt_025C_1v80": 0,
    "clock__skew__worst_hold__corner:max_tt_025C_1v80": 0.055127,
    "clock__skew__worst_setup__corner:max_tt_025C_1v80": 0.055127,
    "timing__hold__ws__corner:max_tt_025C_1v80": 0.332081,
    "timing__setup__ws__corner:max_tt_025C_1v80": 0.235027,
    "timing__hold__tns__corner:max_tt_025C_1v80": 0.0,
    "timing__setup__tns__corner:max_tt_025C_1v80": 0.0,
    "timing__hold__wns__corner:max_tt_025C_1v80": 0.0,
    "timing__setup__wns__corner:max_tt_025C_1v80": 0.0,
    "timing__hold_vio__count__corner:max_tt_025C_1v80": 0,
    "timing__hold_r2r_vio__count__corner:max_tt_025C_1v80": 0,
    "timing__setup_vio__count__corner:max_tt_025C_1v80": 0,
    "timing__setup_r2r_vio__count__corner:max_tt_025C_1v80": 0,
    "design__max_slew_violation__count__corner:max_ss_100C_1v60": 54,
    "design__max_fanout_violation__count__corner:max_ss_100C_1v60": 7,
    "design__max_cap_violation__count__corner:max_ss_100C_1v60": 0,
    "clock__skew__worst_hold__corner:max_ss_100C_1v60": 0.080929,
    "clock__skew__worst_setup__corner:max_ss_100C_1v60": 0.080929,
    "timing__hold__ws__corner:max_ss_100C_1v60": 0.792957,
    "timing__setup__ws__corner:max_ss_100C_1v60": -7.182038,
    "timing__hold__tns__corner:max_ss_100C_1v60": 0.0,
    "timing__setup__tns__corner:max_ss_100C_1v60": -689.415161,
    "timing__hold__wns__corner:max_ss_100C_1v60": 0.0,
    "timing__setup__wns__corner:max_ss_100C_1v60": -7.182038,
    "timing__hold_vio__count__corner:max_ss_100C_1v60": 0,
    "timing__hold_r2r_vio__count__corner:max_ss_100C_1v60": 0,
    "timing__setup_vio__count__corner:max_ss_100C_1v60": 152,
    "timing__setup_r2r_vio__count__corner:max_ss_100C_1v60": 24,
    "design__max_slew_violation__count__corner:max_ff_n40C_1v95": 0,
    "design__max_fanout_violation__count__corner:max_ff_n40C_1v95": 7,
    "design__max_cap_violation__count__corner:max_ff_n40C_1v95": 0,
    "clock__skew__worst_hold__corner:max_ff_n40C_1v95": 0.044337,
    "clock__skew__worst_setup__corner:max_ff_n40C_1v95": 0.044337,
    "timing__hold__ws__corner:max_ff_n40C_1v95": 0.121466,
    "timing__setup__ws__corner:max_ff_n40C_1v95": 3.088392,
    "timing__hold__tns__corner:max_ff_n40C_1v95": 0.0,
    "timing__setup__tns__corner:max_ff_n40C_1v95": 0.0,
    "timing__hold__wns__corner:max_ff_n40C_1v95": 0.0,
    "timing__setup__wns__corner:max_ff_n40C_1v95": 0.0,
    "timing__hold_vio__count__corner:max_ff_n40C_1v95": 0,
    "timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95": 0,
    "timing__setup_vio__count__corner:max_ff_n40C_1v95": 0,
    "timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95": 0,
    "design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80": 1.79463,
    "design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80": 0.000527884,
    "design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80": 0.00537268,
    "ir__voltage__worst": 1.79,
    "ir__drop__avg": 0.000528,
    "ir__drop__worst": 0.00537,
    "design__xor_difference__count": 0,
    "magic__drc_error__count": 0,
    "magic__illegal_overlap__count": 0,
    "design__lvs_device_difference__count": 0,
    "design__lvs_net_differences__count": 0,
    "design__lvs_property_fails__count": 0,
    "design__lvs_errors__count": 0,
    "design__lvs_unmatched_devices__count": 0,
    "design__lvs_unmatched_nets__count": 0,
    "design__lvs_unmatched_pins__count": 0
}