# spi-slave-single-port-ram
Verilog RTL design of SPI Slave with Single-Port RAM. FSM with multiple encodings, QuestaSim simulation, Vivado synthesis/implementation, debug core, and bitstream generation.
