/*
 * Copyright 2017-2021 Emcraft Systems
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 as
 * published by the Free Software Foundation.
 *
 */

#ifndef __DTS_IMXRT117X_PINFUNC_H
#define __DTS_IMXRT117X_PINFUNC_H

#define IMXRT117X_EMC_PAD_PDRV_HIGH		(0x0 << 1)
#define IMXRT117X_EMC_PAD_PDRV_NORMAL		(0x1 << 1)

#define IMXRT117X_EMC_PAD_PULL_FORBIDDEN	(0x0 << 2)
#define IMXRT117X_EMC_PAD_PULL_UP		(0x1 << 2)
#define IMXRT117X_EMC_PAD_PULL_DOWN		(0x2 << 2)
#define IMXRT117X_EMC_PAD_PULL_NO		(0x3 << 2)

#define IMXRT117X_EMC_PAD_ODE_DISABLE		(0x0 << 4)
#define IMXRT117X_EMC_PAD_ODE_ENABLE		(0x1 << 4)

#define IMXRT117X_AD_PAD_SRE			(0x1 << 0)
#define IMXRT117X_AD_PAD_DSE			(0x1 << 1)
#define IMXRT117X_AD_PAD_PUE			(0x1 << 2)
#define IMXRT117X_AD_PAD_PUS			(0x1 << 3)
#define IMXRT117X_AD_PAD_ODE			(0x1 << 4)

#define IMXRT117X_PAD_CFG_UART			(IMXRT117X_AD_PAD_DSE)

/*
 * The pin function ID is a tuple of
 * <mux_reg conf_reg input_reg mux_mode input_val>
 */

#define IMXRT117X_PAD_EMC_B1_00_SEMC_DATA00		0x0010 0x0254 0x0000 0x0 0x0
#define IMXRT117X_PAD_EMC_B1_00_FLEXPWM4_PWM0_A		0x0010 0x0254 0x0000 0x1 0x0
#define IMXRT117X_PAD_EMC_B1_00_GPIO_MUX1_IO00		0x0010 0x0254 0x0000 0x5 0x0
#define IMXRT117X_PAD_EMC_B1_00_FLEXIO1_D00		0x0010 0x0254 0x0000 0x8 0x0
#define IMXRT117X_PAD_EMC_B1_00_GPIO7_IO00		0x0010 0x0254 0x0000 0xA 0x0

#define IMXRT117X_PAD_EMC_B1_01_GPIO7_IO01		0x0014 0x0258 0x0000 0xA 0x0
#define IMXRT117X_PAD_EMC_B1_01_SEMC_DATA01		0x0014 0x0258 0x0000 0x0 0x0
#define IMXRT117X_PAD_EMC_B1_01_FLEXPWM4_PWM0_B		0x0014 0x0258 0x0000 0x1 0x0
#define IMXRT117X_PAD_EMC_B1_01_GPIO_MUX1_IO01		0x0014 0x0258 0x0000 0x5 0x0
#define IMXRT117X_PAD_EMC_B1_01_FLEXIO1_D01		0x0014 0x0258 0x0000 0x8 0x0

#define IMXRT117X_PAD_EMC_B1_02_SEMC_DATA02		0x0018 0x025C 0x0000 0x0 0x0
#define IMXRT117X_PAD_EMC_B1_02_FLEXPWM4_PWM1_A		0x0018 0x025C 0x0000 0x1 0x0
#define IMXRT117X_PAD_EMC_B1_02_GPIO_MUX1_IO02		0x0018 0x025C 0x0000 0x5 0x0
#define IMXRT117X_PAD_EMC_B1_02_FLEXIO1_D02		0x0018 0x025C 0x0000 0x8 0x0
#define IMXRT117X_PAD_EMC_B1_02_GPIO7_IO02		0x0018 0x025C 0x0000 0xA 0x0

#define IMXRT117X_PAD_EMC_B1_03_SEMC_DATA03		0x001C 0x0260 0x0000 0x0 0x0
#define IMXRT117X_PAD_EMC_B1_03_FLEXPWM4_PWM1_B		0x001C 0x0260 0x0000 0x1 0x0
#define IMXRT117X_PAD_EMC_B1_03_GPIO_MUX1_IO03		0x001C 0x0260 0x0000 0x5 0x0
#define IMXRT117X_PAD_EMC_B1_03_FLEXIO1_D03		0x001C 0x0260 0x0000 0x8 0x0
#define IMXRT117X_PAD_EMC_B1_03_GPIO7_IO03		0x001C 0x0260 0x0000 0xA 0x0

#define IMXRT117X_PAD_EMC_B1_04_GPIO7_IO04		0x0020 0x0264 0x0000 0xA 0x0
#define IMXRT117X_PAD_EMC_B1_04_SEMC_DATA04		0x0020 0x0264 0x0000 0x0 0x0
#define IMXRT117X_PAD_EMC_B1_04_FLEXPWM4_PWM2_A		0x0020 0x0264 0x0000 0x1 0x0
#define IMXRT117X_PAD_EMC_B1_04_GPIO_MUX1_IO04		0x0020 0x0264 0x0000 0x5 0x0
#define IMXRT117X_PAD_EMC_B1_04_FLEXIO1_D04		0x0020 0x0264 0x0000 0x8 0x0

#define IMXRT117X_PAD_EMC_B1_05_SEMC_DATA05		0x0024 0x0268 0x0000 0x0 0x0
#define IMXRT117X_PAD_EMC_B1_05_FLEXPWM4_PWM2_B		0x0024 0x0268 0x0000 0x1 0x0
#define IMXRT117X_PAD_EMC_B1_05_GPIO_MUX1_IO05		0x0024 0x0268 0x0000 0x5 0x0
#define IMXRT117X_PAD_EMC_B1_05_FLEXIO1_D05		0x0024 0x0268 0x0000 0x8 0x0
#define IMXRT117X_PAD_EMC_B1_05_GPIO7_IO05		0x0024 0x0268 0x0000 0xA 0x0

#define IMXRT117X_PAD_EMC_B1_06_SEMC_DATA06		0x0028 0x026C 0x0000 0x0 0x0
#define IMXRT117X_PAD_EMC_B1_06_FLEXPWM2_PWM0_A		0x0028 0x026C 0x0518 0x1 0x0
#define IMXRT117X_PAD_EMC_B1_06_GPIO_MUX1_IO06		0x0028 0x026C 0x0000 0x5 0x0
#define IMXRT117X_PAD_EMC_B1_06_FLEXIO1_D06		0x0028 0x026C 0x0000 0x8 0x0
#define IMXRT117X_PAD_EMC_B1_06_GPIO7_IO06		0x0028 0x026C 0x0000 0xA 0x0

#define IMXRT117X_PAD_EMC_B1_07_GPIO7_IO07		0x002C 0x0270 0x0000 0xA 0x0
#define IMXRT117X_PAD_EMC_B1_07_SEMC_DATA07		0x002C 0x0270 0x0000 0x0 0x0
#define IMXRT117X_PAD_EMC_B1_07_FLEXPWM2_PWM0_B		0x002C 0x0270 0x0524 0x1 0x0
#define IMXRT117X_PAD_EMC_B1_07_GPIO_MUX1_IO07		0x002C 0x0270 0x0000 0x5 0x0
#define IMXRT117X_PAD_EMC_B1_07_FLEXIO1_D07		0x002C 0x0270 0x0000 0x8 0x0

#define IMXRT117X_PAD_EMC_B1_08_SEMC_DM00		0x0030 0x0274 0x0000 0x0 0x0
#define IMXRT117X_PAD_EMC_B1_08_FLEXPWM2_PWM1_A		0x0030 0x0274 0x051C 0x1 0x0
#define IMXRT117X_PAD_EMC_B1_08_GPIO_MUX1_IO08		0x0030 0x0274 0x0000 0x5 0x0
#define IMXRT117X_PAD_EMC_B1_08_FLEXIO1_D08		0x0030 0x0274 0x0000 0x8 0x0
#define IMXRT117X_PAD_EMC_B1_08_GPIO7_IO08		0x0030 0x0274 0x0000 0xA 0x0

#define IMXRT117X_PAD_EMC_B1_09_SEMC_ADDR00		0x0034 0x0278 0x0000 0x0 0x0
#define IMXRT117X_PAD_EMC_B1_09_FLEXPWM2_PWM1_B		0x0034 0x0278 0x0528 0x1 0x0
#define IMXRT117X_PAD_EMC_B1_09_GPT5_CAPTURE1		0x0034 0x0278 0x0000 0x2 0x0
#define IMXRT117X_PAD_EMC_B1_09_GPIO_MUX1_IO09		0x0034 0x0278 0x0000 0x5 0x0
#define IMXRT117X_PAD_EMC_B1_09_FLEXIO1_D09		0x0034 0x0278 0x0000 0x8 0x0
#define IMXRT117X_PAD_EMC_B1_09_GPIO7_IO09		0x0034 0x0278 0x0000 0xA 0x0

#define IMXRT117X_PAD_EMC_B1_10_SEMC_ADDR01		0x0038 0x027C 0x0000 0x0 0x0
#define IMXRT117X_PAD_EMC_B1_10_FLEXPWM2_PWM2_A		0x0038 0x027C 0x0520 0x1 0x0
#define IMXRT117X_PAD_EMC_B1_10_GPT5_CAPTURE2		0x0038 0x027C 0x0000 0x2 0x0
#define IMXRT117X_PAD_EMC_B1_10_GPIO_MUX1_IO10		0x0038 0x027C 0x0000 0x5 0x0
#define IMXRT117X_PAD_EMC_B1_10_FLEXIO1_D10		0x0038 0x027C 0x0000 0x8 0x0
#define IMXRT117X_PAD_EMC_B1_10_GPIO7_IO10		0x0038 0x027C 0x0000 0xA 0x0

#define IMXRT117X_PAD_EMC_B1_11_GPIO7_IO11		0x003C 0x0280 0x0000 0xA 0x0
#define IMXRT117X_PAD_EMC_B1_11_SEMC_ADDR02		0x003C 0x0280 0x0000 0x0 0x0
#define IMXRT117X_PAD_EMC_B1_11_FLEXPWM2_PWM2_B		0x003C 0x0280 0x052C 0x1 0x0
#define IMXRT117X_PAD_EMC_B1_11_GPT5_COMPARE1		0x003C 0x0280 0x0000 0x2 0x0
#define IMXRT117X_PAD_EMC_B1_11_GPIO_MUX1_IO11		0x003C 0x0280 0x0000 0x5 0x0
#define IMXRT117X_PAD_EMC_B1_11_FLEXIO1_D11		0x003C 0x0280 0x0000 0x8 0x0

#define IMXRT117X_PAD_EMC_B1_12_SEMC_ADDR03		0x0040 0x0284 0x0000 0x0 0x0
#define IMXRT117X_PAD_EMC_B1_12_XBAR1_INOUT04		0x0040 0x0284 0x0000 0x1 0x0
#define IMXRT117X_PAD_EMC_B1_12_GPT5_COMPARE2		0x0040 0x0284 0x0000 0x2 0x0
#define IMXRT117X_PAD_EMC_B1_12_GPIO_MUX1_IO12		0x0040 0x0284 0x0000 0x5 0x0
#define IMXRT117X_PAD_EMC_B1_12_FLEXIO1_D12		0x0040 0x0284 0x0000 0x8 0x0
#define IMXRT117X_PAD_EMC_B1_12_GPIO7_IO12		0x0040 0x0284 0x0000 0xA 0x0

#define IMXRT117X_PAD_EMC_B1_13_SEMC_ADDR04		0x0044 0x0288 0x0000 0x0 0x0
#define IMXRT117X_PAD_EMC_B1_13_XBAR1_INOUT05		0x0044 0x0288 0x0000 0x1 0x0
#define IMXRT117X_PAD_EMC_B1_13_GPT5_COMPARE3		0x0044 0x0288 0x0000 0x2 0x0
#define IMXRT117X_PAD_EMC_B1_13_GPIO_MUX1_IO13		0x0044 0x0288 0x0000 0x5 0x0
#define IMXRT117X_PAD_EMC_B1_13_FLEXIO1_D13		0x0044 0x0288 0x0000 0x8 0x0
#define IMXRT117X_PAD_EMC_B1_13_GPIO7_IO13		0x0044 0x0288 0x0000 0xA 0x0

#define IMXRT117X_PAD_EMC_B1_14_GPIO7_IO14		0x0048 0x028C 0x0000 0xA 0x0
#define IMXRT117X_PAD_EMC_B1_14_SEMC_ADDR05		0x0048 0x028C 0x0000 0x0 0x0
#define IMXRT117X_PAD_EMC_B1_14_XBAR1_INOUT06		0x0048 0x028C 0x0000 0x1 0x0
#define IMXRT117X_PAD_EMC_B1_14_GPT5_CLK		0x0048 0x028C 0x0000 0x2 0x0
#define IMXRT117X_PAD_EMC_B1_14_GPIO_MUX1_IO14		0x0048 0x028C 0x0000 0x5 0x0
#define IMXRT117X_PAD_EMC_B1_14_FLEXIO1_D14		0x0048 0x028C 0x0000 0x8 0x0

#define IMXRT117X_PAD_EMC_B1_15_SEMC_ADDR06		0x004C 0x0290 0x0000 0x0 0x0
#define IMXRT117X_PAD_EMC_B1_15_XBAR1_INOUT07		0x004C 0x0290 0x0000 0x1 0x0
#define IMXRT117X_PAD_EMC_B1_15_GPIO_MUX1_IO15		0x004C 0x0290 0x0000 0x5 0x0
#define IMXRT117X_PAD_EMC_B1_15_FLEXIO1_D15		0x004C 0x0290 0x0000 0x8 0x0
#define IMXRT117X_PAD_EMC_B1_15_GPIO7_IO15		0x004C 0x0290 0x0000 0xA 0x0

#define IMXRT117X_PAD_EMC_B1_16_SEMC_ADDR07		0x0050 0x0294 0x0000 0x0 0x0
#define IMXRT117X_PAD_EMC_B1_16_XBAR1_INOUT08		0x0050 0x0294 0x0000 0x1 0x0
#define IMXRT117X_PAD_EMC_B1_16_GPIO_MUX1_IO16		0x0050 0x0294 0x0000 0x5 0x0
#define IMXRT117X_PAD_EMC_B1_16_FLEXIO1_D16		0x0050 0x0294 0x0000 0x8 0x0
#define IMXRT117X_PAD_EMC_B1_16_GPIO7_IO16		0x0050 0x0294 0x0000 0xA 0x0

#define IMXRT117X_PAD_EMC_B1_17_GPIO7_IO17		0x0054 0x0298 0x0000 0xA 0x0
#define IMXRT117X_PAD_EMC_B1_17_SEMC_ADDR08		0x0054 0x0298 0x0000 0x0 0x0
#define IMXRT117X_PAD_EMC_B1_17_FLEXPWM4_PWM3_A		0x0054 0x0298 0x0000 0x1 0x0
#define IMXRT117X_PAD_EMC_B1_17_TMR1_TIMER0		0x0054 0x0298 0x063C 0x2 0x0
#define IMXRT117X_PAD_EMC_B1_17_GPIO_MUX1_IO17		0x0054 0x0298 0x0000 0x5 0x0
#define IMXRT117X_PAD_EMC_B1_17_FLEXIO1_D17		0x0054 0x0298 0x0000 0x8 0x0

#define IMXRT117X_PAD_EMC_B1_18_SEMC_ADDR09		0x0058 0x029C 0x0000 0x0 0x0
#define IMXRT117X_PAD_EMC_B1_18_FLEXPWM4_PWM3_B		0x0058 0x029C 0x0000 0x1 0x0
#define IMXRT117X_PAD_EMC_B1_18_TMR2_TIMER0		0x0058 0x029C 0x0648 0x2 0x0
#define IMXRT117X_PAD_EMC_B1_18_GPIO_MUX1_IO18		0x0058 0x029C 0x0000 0x5 0x0
#define IMXRT117X_PAD_EMC_B1_18_FLEXIO1_D18		0x0058 0x029C 0x0000 0x8 0x0
#define IMXRT117X_PAD_EMC_B1_18_GPIO7_IO18		0x0058 0x029C 0x0000 0xA 0x0

#define IMXRT117X_PAD_EMC_B1_19_SEMC_ADDR11		0x005C 0x02A0 0x0000 0x0 0x0
#define IMXRT117X_PAD_EMC_B1_19_FLEXPWM2_PWM3_A		0x005C 0x02A0 0x0000 0x1 0x0
#define IMXRT117X_PAD_EMC_B1_19_TMR3_TIMER0		0x005C 0x02A0 0x0654 0x2 0x0
#define IMXRT117X_PAD_EMC_B1_19_GPIO_MUX1_IO19		0x005C 0x02A0 0x0000 0x5 0x0
#define IMXRT117X_PAD_EMC_B1_19_FLEXIO1_D19		0x005C 0x02A0 0x0000 0x8 0x0
#define IMXRT117X_PAD_EMC_B1_19_GPIO7_IO19		0x005C 0x02A0 0x0000 0xA 0x0

#define IMXRT117X_PAD_EMC_B1_20_SEMC_ADDR12		0x0060 0x02A4 0x0000 0x0 0x0
#define IMXRT117X_PAD_EMC_B1_20_FLEXPWM2_PWM3_B		0x0060 0x02A4 0x0000 0x1 0x0
#define IMXRT117X_PAD_EMC_B1_20_TMR4_TIMER0		0x0060 0x02A4 0x0660 0x2 0x0
#define IMXRT117X_PAD_EMC_B1_20_GPIO_MUX1_IO20		0x0060 0x02A4 0x0000 0x5 0x0
#define IMXRT117X_PAD_EMC_B1_20_FLEXIO1_D20		0x0060 0x02A4 0x0000 0x8 0x0
#define IMXRT117X_PAD_EMC_B1_20_GPIO7_IO20		0x0060 0x02A4 0x0000 0xA 0x0

#define IMXRT117X_PAD_EMC_B1_21_GPIO7_IO21		0x0064 0x02A8 0x0000 0xA 0x0
#define IMXRT117X_PAD_EMC_B1_21_SEMC_BA0		0x0064 0x02A8 0x0000 0x0 0x0
#define IMXRT117X_PAD_EMC_B1_21_FLEXPWM3_PWM3_A		0x0064 0x02A8 0x053C 0x1 0x0
#define IMXRT117X_PAD_EMC_B1_21_GPIO_MUX1_IO21		0x0064 0x02A8 0x0000 0x5 0x0
#define IMXRT117X_PAD_EMC_B1_21_FLEXIO1_D21		0x0064 0x02A8 0x0000 0x8 0x0

#define IMXRT117X_PAD_EMC_B1_22_GPIO7_IO22		0x0068 0x02AC 0x0000 0xA 0x0
#define IMXRT117X_PAD_EMC_B1_22_SEMC_BA1		0x0068 0x02AC 0x0000 0x0 0x0
#define IMXRT117X_PAD_EMC_B1_22_FLEXPWM3_PWM3_B		0x0068 0x02AC 0x054C 0x1 0x0
#define IMXRT117X_PAD_EMC_B1_22_GPIO_MUX1_IO22		0x0068 0x02AC 0x0000 0x5 0x0
#define IMXRT117X_PAD_EMC_B1_22_FLEXIO1_D22		0x0068 0x02AC 0x0000 0x8 0x0

#define IMXRT117X_PAD_EMC_B1_23_SEMC_ADDR10		0x006C 0x02B0 0x0000 0x0 0x0
#define IMXRT117X_PAD_EMC_B1_23_FLEXPWM1_PWM0_A		0x006C 0x02B0 0x0500 0x1 0x0
#define IMXRT117X_PAD_EMC_B1_23_GPIO_MUX1_IO23		0x006C 0x02B0 0x0000 0x5 0x0
#define IMXRT117X_PAD_EMC_B1_23_FLEXIO1_D23		0x006C 0x02B0 0x0000 0x8 0x0
#define IMXRT117X_PAD_EMC_B1_23_GPIO7_IO23		0x006C 0x02B0 0x0000 0xA 0x0

#define IMXRT117X_PAD_EMC_B1_24_GPIO7_IO24		0x0070 0x02B4 0x0000 0xA 0x0
#define IMXRT117X_PAD_EMC_B1_24_SEMC_CAS		0x0070 0x02B4 0x0000 0x0 0x0
#define IMXRT117X_PAD_EMC_B1_24_FLEXPWM1_PWM0_B		0x0070 0x02B4 0x050C 0x1 0x0
#define IMXRT117X_PAD_EMC_B1_24_GPIO_MUX1_IO24		0x0070 0x02B4 0x0000 0x5 0x0
#define IMXRT117X_PAD_EMC_B1_24_FLEXIO1_D24		0x0070 0x02B4 0x0000 0x8 0x0

#define IMXRT117X_PAD_EMC_B1_25_GPIO7_IO25		0x0074 0x02B8 0x0000 0xA 0x0
#define IMXRT117X_PAD_EMC_B1_25_SEMC_RAS		0x0074 0x02B8 0x0000 0x0 0x0
#define IMXRT117X_PAD_EMC_B1_25_FLEXPWM1_PWM1_A		0x0074 0x02B8 0x0504 0x1 0x0
#define IMXRT117X_PAD_EMC_B1_25_GPIO_MUX1_IO25		0x0074 0x02B8 0x0000 0x5 0x0
#define IMXRT117X_PAD_EMC_B1_25_FLEXIO1_D25		0x0074 0x02B8 0x0000 0x8 0x0

#define IMXRT117X_PAD_EMC_B1_26_SEMC_CLK		0x0078 0x02BC 0x0000 0x0 0x0
#define IMXRT117X_PAD_EMC_B1_26_FLEXPWM1_PWM1_B		0x0078 0x02BC 0x0510 0x1 0x0
#define IMXRT117X_PAD_EMC_B1_26_GPIO_MUX1_IO26		0x0078 0x02BC 0x0000 0x5 0x0
#define IMXRT117X_PAD_EMC_B1_26_FLEXIO1_D26		0x0078 0x02BC 0x0000 0x8 0x0
#define IMXRT117X_PAD_EMC_B1_26_GPIO7_IO26		0x0078 0x02BC 0x0000 0xA 0x0

#define IMXRT117X_PAD_EMC_B1_27_GPIO7_IO27		0x007C 0x02C0 0x0000 0xA 0x0
#define IMXRT117X_PAD_EMC_B1_27_SEMC_CKE		0x007C 0x02C0 0x0000 0x0 0x0
#define IMXRT117X_PAD_EMC_B1_27_FLEXPWM1_PWM2_A		0x007C 0x02C0 0x0508 0x1 0x0
#define IMXRT117X_PAD_EMC_B1_27_GPIO_MUX1_IO27		0x007C 0x02C0 0x0000 0x5 0x0
#define IMXRT117X_PAD_EMC_B1_27_FLEXIO1_D27		0x007C 0x02C0 0x0000 0x8 0x0

#define IMXRT117X_PAD_EMC_B1_28_GPIO7_IO28		0x0080 0x02C4 0x0000 0xA 0x0
#define IMXRT117X_PAD_EMC_B1_28_SEMC_WE			0x0080 0x02C4 0x0000 0x0 0x0
#define IMXRT117X_PAD_EMC_B1_28_FLEXPWM1_PWM2_B		0x0080 0x02C4 0x0514 0x1 0x0
#define IMXRT117X_PAD_EMC_B1_28_GPIO_MUX1_IO28		0x0080 0x02C4 0x0000 0x5 0x0
#define IMXRT117X_PAD_EMC_B1_28_FLEXIO1_D28		0x0080 0x02C4 0x0000 0x8 0x0

#define IMXRT117X_PAD_EMC_B1_29_SEMC_CS0		0x0084 0x02C8 0x0000 0x0 0x0
#define IMXRT117X_PAD_EMC_B1_29_FLEXPWM3_PWM0_A		0x0084 0x02C8 0x0530 0x1 0x0
#define IMXRT117X_PAD_EMC_B1_29_GPIO_MUX1_IO29		0x0084 0x02C8 0x0000 0x5 0x0
#define IMXRT117X_PAD_EMC_B1_29_FLEXIO1_D29		0x0084 0x02C8 0x0000 0x8 0x0
#define IMXRT117X_PAD_EMC_B1_29_GPIO7_IO29		0x0084 0x02C8 0x0000 0xA 0x0

#define IMXRT117X_PAD_EMC_B1_30_SEMC_DATA08		0x0088 0x02CC 0x0000 0x0 0x0
#define IMXRT117X_PAD_EMC_B1_30_FLEXPWM3_PWM0_B		0x0088 0x02CC 0x0540 0x1 0x0
#define IMXRT117X_PAD_EMC_B1_30_GPIO_MUX1_IO30		0x0088 0x02CC 0x0000 0x5 0x0
#define IMXRT117X_PAD_EMC_B1_30_FLEXIO1_D30		0x0088 0x02CC 0x0000 0x8 0x0
#define IMXRT117X_PAD_EMC_B1_30_GPIO7_IO30		0x0088 0x02CC 0x0000 0xA 0x0

#define IMXRT117X_PAD_EMC_B1_31_GPIO7_IO31		0x008C 0x02D0 0x0000 0xA 0x0
#define IMXRT117X_PAD_EMC_B1_31_SEMC_DATA09		0x008C 0x02D0 0x0000 0x0 0x0
#define IMXRT117X_PAD_EMC_B1_31_FLEXPWM3_PWM1_A		0x008C 0x02D0 0x0534 0x1 0x0
#define IMXRT117X_PAD_EMC_B1_31_GPIO_MUX1_IO31		0x008C 0x02D0 0x0000 0x5 0x0
#define IMXRT117X_PAD_EMC_B1_31_FLEXIO1_D31		0x008C 0x02D0 0x0000 0x8 0x0

#define IMXRT117X_PAD_EMC_B1_32_GPIO8_IO00		0x0090 0x02D4 0x0000 0xA 0x0
#define IMXRT117X_PAD_EMC_B1_32_SEMC_DATA10		0x0090 0x02D4 0x0000 0x0 0x0
#define IMXRT117X_PAD_EMC_B1_32_FLEXPWM3_PWM1_B		0x0090 0x02D4 0x0544 0x1 0x0
#define IMXRT117X_PAD_EMC_B1_32_GPIO_MUX2_IO00		0x0090 0x02D4 0x0000 0x5 0x0

#define IMXRT117X_PAD_EMC_B1_33_SEMC_DATA11		0x0094 0x02D8 0x0000 0x0 0x0
#define IMXRT117X_PAD_EMC_B1_33_FLEXPWM3_PWM2_A		0x0094 0x02D8 0x0538 0x1 0x0
#define IMXRT117X_PAD_EMC_B1_33_GPIO_MUX2_IO01		0x0094 0x02D8 0x0000 0x5 0x0
#define IMXRT117X_PAD_EMC_B1_33_GPIO8_IO01		0x0094 0x02D8 0x0000 0xA 0x0

#define IMXRT117X_PAD_EMC_B1_34_GPIO8_IO02		0x0098 0x02DC 0x0000 0xA 0x0
#define IMXRT117X_PAD_EMC_B1_34_SEMC_DATA12		0x0098 0x02DC 0x0000 0x0 0x0
#define IMXRT117X_PAD_EMC_B1_34_FLEXPWM3_PWM2_B		0x0098 0x02DC 0x0548 0x1 0x0
#define IMXRT117X_PAD_EMC_B1_34_GPIO_MUX2_IO02		0x0098 0x02DC 0x0000 0x5 0x0

#define IMXRT117X_PAD_EMC_B1_35_GPIO8_IO03		0x009C 0x02E0 0x0000 0xA 0x0
#define IMXRT117X_PAD_EMC_B1_35_SEMC_DATA13		0x009C 0x02E0 0x0000 0x0 0x0
#define IMXRT117X_PAD_EMC_B1_35_XBAR1_INOUT09		0x009C 0x02E0 0x0000 0x1 0x0
#define IMXRT117X_PAD_EMC_B1_35_GPIO_MUX2_IO03		0x009C 0x02E0 0x0000 0x5 0x0

#define IMXRT117X_PAD_EMC_B1_36_SEMC_DATA14		0x00A0 0x02E4 0x0000 0x0 0x0
#define IMXRT117X_PAD_EMC_B1_36_XBAR1_INOUT10		0x00A0 0x02E4 0x0000 0x1 0x0
#define IMXRT117X_PAD_EMC_B1_36_GPIO_MUX2_IO04		0x00A0 0x02E4 0x0000 0x5 0x0
#define IMXRT117X_PAD_EMC_B1_36_GPIO8_IO04		0x00A0 0x02E4 0x0000 0xA 0x0

#define IMXRT117X_PAD_EMC_B1_37_GPIO8_IO05		0x00A4 0x02E8 0x0000 0xA 0x0
#define IMXRT117X_PAD_EMC_B1_37_SEMC_DATA15		0x00A4 0x02E8 0x0000 0x0 0x0
#define IMXRT117X_PAD_EMC_B1_37_XBAR1_INOUT11		0x00A4 0x02E8 0x0000 0x1 0x0
#define IMXRT117X_PAD_EMC_B1_37_GPIO_MUX2_IO05		0x00A4 0x02E8 0x0000 0x5 0x0

#define IMXRT117X_PAD_EMC_B1_38_GPIO8_IO06		0x00A8 0x02EC 0x0000 0xA 0x0
#define IMXRT117X_PAD_EMC_B1_38_SEMC_DM01		0x00A8 0x02EC 0x0000 0x0 0x0
#define IMXRT117X_PAD_EMC_B1_38_FLEXPWM1_PWM3_A		0x00A8 0x02EC 0x0000 0x1 0x0
#define IMXRT117X_PAD_EMC_B1_38_TMR1_TIMER1		0x00A8 0x02EC 0x0640 0x2 0x0
#define IMXRT117X_PAD_EMC_B1_38_GPIO_MUX2_IO06		0x00A8 0x02EC 0x0000 0x5 0x0

#define IMXRT117X_PAD_EMC_B1_39_SEMC_DQS		0x00AC 0x02F0 0x0000 0x0 0x0
#define IMXRT117X_PAD_EMC_B1_39_FLEXPWM1_PWM3_B		0x00AC 0x02F0 0x0000 0x1 0x0
#define IMXRT117X_PAD_EMC_B1_39_TMR2_TIMER1		0x00AC 0x02F0 0x064C 0x2 0x0
#define IMXRT117X_PAD_EMC_B1_39_GPIO_MUX2_IO07		0x00AC 0x02F0 0x0000 0x5 0x0
#define IMXRT117X_PAD_EMC_B1_39_GPIO8_IO07		0x00AC 0x02F0 0x0000 0xA 0x0

#define IMXRT117X_PAD_EMC_B1_40_SEMC_RDY		0x00B0 0x02F4 0x0000 0x0 0x0
#define IMXRT117X_PAD_EMC_B1_40_XBAR1_INOUT12		0x00B0 0x02F4 0x0000 0x1 0x0
#define IMXRT117X_PAD_EMC_B1_40_MQS_RIGHT		0x00B0 0x02F4 0x0000 0x2 0x0
#define IMXRT117X_PAD_EMC_B1_40_LPUART6_TXD		0x00B0 0x02F4 0x0000 0x3 0x0
#define IMXRT117X_PAD_EMC_B1_40_GPIO_MUX2_IO08		0x00B0 0x02F4 0x0000 0x5 0x0
#define IMXRT117X_PAD_EMC_B1_40_ENET_1G_MDC		0x00B0 0x02F4 0x0000 0x7 0x0
#define IMXRT117X_PAD_EMC_B1_40_CCM_CLKO1		0x00B0 0x02F4 0x0000 0x9 0x0
#define IMXRT117X_PAD_EMC_B1_40_GPIO8_IO08		0x00B0 0x02F4 0x0000 0xA 0x0

#define IMXRT117X_PAD_EMC_B1_41_GPIO8_IO09		0x00B4 0x02F8 0x0000 0xA 0x0
#define IMXRT117X_PAD_EMC_B1_41_SEMC_CSX00		0x00B4 0x02F8 0x0000 0x0 0x0
#define IMXRT117X_PAD_EMC_B1_41_XBAR1_INOUT13		0x00B4 0x02F8 0x0000 0x1 0x0
#define IMXRT117X_PAD_EMC_B1_41_MQS_LEFT		0x00B4 0x02F8 0x0000 0x2 0x0
#define IMXRT117X_PAD_EMC_B1_41_LPUART6_RXD		0x00B4 0x02F8 0x0000 0x3 0x0
#define IMXRT117X_PAD_EMC_B1_41_FLEXSPI2_B_DATA07	0x00B4 0x02F8 0x0000 0x4 0x0
#define IMXRT117X_PAD_EMC_B1_41_GPIO_MUX2_IO09		0x00B4 0x02F8 0x0000 0x5 0x0
#define IMXRT117X_PAD_EMC_B1_41_ENET_1G_MDIO		0x00B4 0x02F8 0x04C8 0x7 0x0
#define IMXRT117X_PAD_EMC_B1_41_CCM_CLKO2		0x00B4 0x02F8 0x0000 0x9 0x0

#define IMXRT117X_PAD_EMC_B2_00_SEMC_DATA16		0x00B8 0x02FC 0x0000 0x0 0x0
#define IMXRT117X_PAD_EMC_B2_00_CCM_ENET_REF_CLK_25M	0x00B8 0x02FC 0x0000 0x1 0x0
#define IMXRT117X_PAD_EMC_B2_00_TMR3_TIMER1		0x00B8 0x02FC 0x0658 0x2 0x0
#define IMXRT117X_PAD_EMC_B2_00_LPUART6_CTS_B		0x00B8 0x02FC 0x0000 0x3 0x0
#define IMXRT117X_PAD_EMC_B2_00_FLEXSPI2_B_DATA06	0x00B8 0x02FC 0x0000 0x4 0x0
#define IMXRT117X_PAD_EMC_B2_00_GPIO_MUX2_IO10		0x00B8 0x02FC 0x0000 0x5 0x0
#define IMXRT117X_PAD_EMC_B2_00_XBAR1_INOUT20		0x00B8 0x02FC 0x06D8 0x6 0x0
#define IMXRT117X_PAD_EMC_B2_00_ENET_QOS_1588_EVENT1_OUT	0x00B8 0x02FC 0x0000 0x7 0x0
#define IMXRT117X_PAD_EMC_B2_00_LPSPI1_SCK		0x00B8 0x02FC 0x05D0 0x8 0x0
#define IMXRT117X_PAD_EMC_B2_00_LPI2C2_SCL		0x00B8 0x02FC 0x05B4 0x9 0x0
#define IMXRT117X_PAD_EMC_B2_00_GPIO8_IO10		0x00B8 0x02FC 0x0000 0xA 0x0
#define IMXRT117X_PAD_EMC_B2_00_FLEXPWM3_PWM0_A		0x00B8 0x02FC 0x0530 0xB 0x1

#define IMXRT117X_PAD_EMC_B2_01_SEMC_DATA17		0x00BC 0x0300 0x0000 0x0 0x0
#define IMXRT117X_PAD_EMC_B2_01_USDHC2_CD_B		0x00BC 0x0300 0x06D0 0x1 0x0
#define IMXRT117X_PAD_EMC_B2_01_TMR4_TIMER1		0x00BC 0x0300 0x0664 0x2 0x0
#define IMXRT117X_PAD_EMC_B2_01_LPUART6_RTS_B		0x00BC 0x0300 0x0000 0x3 0x0
#define IMXRT117X_PAD_EMC_B2_01_FLEXSPI2_B_DATA05	0x00BC 0x0300 0x0000 0x4 0x0
#define IMXRT117X_PAD_EMC_B2_01_GPIO_MUX2_IO11		0x00BC 0x0300 0x0000 0x5 0x0
#define IMXRT117X_PAD_EMC_B2_01_XBAR1_INOUT21		0x00BC 0x0300 0x06DC 0x6 0x0
#define IMXRT117X_PAD_EMC_B2_01_ENET_QOS_1588_EVENT1_IN	0x00BC 0x0300 0x0000 0x7 0x0
#define IMXRT117X_PAD_EMC_B2_01_LPSPI1_PCS0		0x00BC 0x0300 0x05CC 0x8 0x0
#define IMXRT117X_PAD_EMC_B2_01_LPI2C2_SDA		0x00BC 0x0300 0x05B8 0x9 0x0
#define IMXRT117X_PAD_EMC_B2_01_GPIO8_IO11		0x00BC 0x0300 0x0000 0xA 0x0
#define IMXRT117X_PAD_EMC_B2_01_FLEXPWM3_PWM0_B		0x00BC 0x0300 0x0540 0xB 0x1

#define IMXRT117X_PAD_EMC_B2_02_SEMC_DATA18		0x00C0 0x0304 0x0000 0x0 0x0
#define IMXRT117X_PAD_EMC_B2_02_USDHC2_WP		0x00C0 0x0304 0x06D4 0x1 0x0
#define IMXRT117X_PAD_EMC_B2_02_VIDEO_MUX_CSI_DATA23	0x00C0 0x0304 0x0000 0x3 0x0
#define IMXRT117X_PAD_EMC_B2_02_FLEXSPI2_B_DATA04	0x00C0 0x0304 0x0000 0x4 0x0
#define IMXRT117X_PAD_EMC_B2_02_GPIO_MUX2_IO12		0x00C0 0x0304 0x0000 0x5 0x0
#define IMXRT117X_PAD_EMC_B2_02_XBAR1_INOUT22		0x00C0 0x0304 0x06E0 0x6 0x0
#define IMXRT117X_PAD_EMC_B2_02_ENET_QOS_1588_EVENT1_AUX_IN	0x00C0 0x0304 0x0000 0x7 0x0
#define IMXRT117X_PAD_EMC_B2_02_LPSPI1_SOUT		0x00C0 0x0304 0x05D8 0x8 0x0
#define IMXRT117X_PAD_EMC_B2_02_GPIO8_IO12		0x00C0 0x0304 0x0000 0xA 0x0
#define IMXRT117X_PAD_EMC_B2_02_FLEXPWM3_PWM1_A		0x00C0 0x0304 0x0534 0xB 0x1

#define IMXRT117X_PAD_EMC_B2_03_SEMC_DATA19		0x00C4 0x0308 0x0000 0x0 0x0
#define IMXRT117X_PAD_EMC_B2_03_USDHC2_VSELECT		0x00C4 0x0308 0x0000 0x1 0x0
#define IMXRT117X_PAD_EMC_B2_03_VIDEO_MUX_CSI_DATA22	0x00C4 0x0308 0x0000 0x3 0x0
#define IMXRT117X_PAD_EMC_B2_03_FLEXSPI2_B_DATA03	0x00C4 0x0308 0x0000 0x4 0x0
#define IMXRT117X_PAD_EMC_B2_03_GPIO_MUX2_IO13		0x00C4 0x0308 0x0000 0x5 0x0
#define IMXRT117X_PAD_EMC_B2_03_XBAR1_INOUT23		0x00C4 0x0308 0x06E4 0x6 0x0
#define IMXRT117X_PAD_EMC_B2_03_ENET_1G_TX_DATA03	0x00C4 0x0308 0x0000 0x7 0x0
#define IMXRT117X_PAD_EMC_B2_03_LPSPI1_SIN		0x00C4 0x0308 0x05D4 0x8 0x0
#define IMXRT117X_PAD_EMC_B2_03_GPIO8_IO13		0x00C4 0x0308 0x0000 0xA 0x0
#define IMXRT117X_PAD_EMC_B2_03_FLEXPWM3_PWM1_B		0x00C4 0x0308 0x0544 0xB 0x1

#define IMXRT117X_PAD_EMC_B2_04_SEMC_DATA20		0x00C8 0x030C 0x0000 0x0 0x0
#define IMXRT117X_PAD_EMC_B2_04_USDHC2_RESET_B		0x00C8 0x030C 0x0000 0x1 0x0
#define IMXRT117X_PAD_EMC_B2_04_SAI2_MCLK		0x00C8 0x030C 0x0000 0x2 0x0
#define IMXRT117X_PAD_EMC_B2_04_VIDEO_MUX_CSI_DATA21	0x00C8 0x030C 0x0000 0x3 0x0
#define IMXRT117X_PAD_EMC_B2_04_FLEXSPI2_B_DATA02	0x00C8 0x030C 0x0000 0x4 0x0
#define IMXRT117X_PAD_EMC_B2_04_GPIO_MUX2_IO14		0x00C8 0x030C 0x0000 0x5 0x0
#define IMXRT117X_PAD_EMC_B2_04_XBAR1_INOUT24		0x00C8 0x030C 0x06E8 0x6 0x0
#define IMXRT117X_PAD_EMC_B2_04_ENET_1G_TX_DATA02	0x00C8 0x030C 0x0000 0x7 0x0
#define IMXRT117X_PAD_EMC_B2_04_LPSPI3_SCK		0x00C8 0x030C 0x0600 0x8 0x0
#define IMXRT117X_PAD_EMC_B2_04_GPIO8_IO14		0x00C8 0x030C 0x0000 0xA 0x0
#define IMXRT117X_PAD_EMC_B2_04_FLEXPWM3_PWM2_A		0x00C8 0x030C 0x0538 0xB 0x1

#define IMXRT117X_PAD_EMC_B2_05_SEMC_DATA21		0x00CC 0x0310 0x0000 0x0 0x0
#define IMXRT117X_PAD_EMC_B2_05_GPT3_CLK		0x00CC 0x0310 0x0598 0x1 0x0
#define IMXRT117X_PAD_EMC_B2_05_SAI2_RX_SYNC		0x00CC 0x0310 0x0000 0x2 0x0
#define IMXRT117X_PAD_EMC_B2_05_VIDEO_MUX_CSI_DATA20	0x00CC 0x0310 0x0000 0x3 0x0
#define IMXRT117X_PAD_EMC_B2_05_FLEXSPI2_B_DATA01	0x00CC 0x0310 0x0000 0x4 0x0
#define IMXRT117X_PAD_EMC_B2_05_GPIO_MUX2_IO15		0x00CC 0x0310 0x0000 0x5 0x0
#define IMXRT117X_PAD_EMC_B2_05_XBAR1_INOUT25		0x00CC 0x0310 0x06EC 0x6 0x0
#define IMXRT117X_PAD_EMC_B2_05_ENET_1G_RX_CLK		0x00CC 0x0310 0x04CC 0x7 0x0
#define IMXRT117X_PAD_EMC_B2_05_LPSPI3_PCS0		0x00CC 0x0310 0x05F0 0x8 0x0
#define IMXRT117X_PAD_EMC_B2_05_PIT1_TRIGGER0		0x00CC 0x0310 0x0000 0x9 0x0
#define IMXRT117X_PAD_EMC_B2_05_GPIO8_IO15		0x00CC 0x0310 0x0000 0xA 0x0
#define IMXRT117X_PAD_EMC_B2_05_FLEXPWM3_PWM2_B		0x00CC 0x0310 0x0548 0xB 0x1

#define IMXRT117X_PAD_EMC_B2_06_SEMC_DATA22		0x00D0 0x0314 0x0000 0x0 0x0
#define IMXRT117X_PAD_EMC_B2_06_GPT3_CAPTURE1		0x00D0 0x0314 0x0590 0x1 0x0
#define IMXRT117X_PAD_EMC_B2_06_GPIO8_IO16		0x00D0 0x0314 0x0000 0xA 0x0
#define IMXRT117X_PAD_EMC_B2_06_SAI2_RX_BCLK		0x00D0 0x0314 0x0000 0x2 0x0
#define IMXRT117X_PAD_EMC_B2_06_FLEXPWM3_PWM3_A		0x00D0 0x0314 0x053C 0xB 0x1
#define IMXRT117X_PAD_EMC_B2_06_VIDEO_MUX_CSI_DATA19	0x00D0 0x0314 0x0000 0x3 0x0
#define IMXRT117X_PAD_EMC_B2_06_FLEXSPI2_B_DATA00	0x00D0 0x0314 0x0000 0x4 0x0
#define IMXRT117X_PAD_EMC_B2_06_GPIO_MUX2_IO16		0x00D0 0x0314 0x0000 0x5 0x0
#define IMXRT117X_PAD_EMC_B2_06_XBAR1_INOUT26		0x00D0 0x0314 0x06F0 0x6 0x0
#define IMXRT117X_PAD_EMC_B2_06_ENET_1G_TX_ER		0x00D0 0x0314 0x0000 0x7 0x0
#define IMXRT117X_PAD_EMC_B2_06_LPSPI3_SOUT		0x00D0 0x0314 0x0608 0x8 0x0
#define IMXRT117X_PAD_EMC_B2_06_PIT1_TRIGGER1		0x00D0 0x0314 0x0000 0x9 0x0

#define IMXRT117X_PAD_EMC_B2_07_SEMC_DATA23		0x00D4 0x0318 0x0000 0x0 0x0
#define IMXRT117X_PAD_EMC_B2_07_GPT3_CAPTURE2		0x00D4 0x0318 0x0594 0x1 0x0
#define IMXRT117X_PAD_EMC_B2_07_SAI2_RX_DATA		0x00D4 0x0318 0x0000 0x2 0x0
#define IMXRT117X_PAD_EMC_B2_07_VIDEO_MUX_CSI_DATA18	0x00D4 0x0318 0x0000 0x3 0x0
#define IMXRT117X_PAD_EMC_B2_07_FLEXSPI2_B_DQS		0x00D4 0x0318 0x0000 0x4 0x0
#define IMXRT117X_PAD_EMC_B2_07_GPIO_MUX2_IO17		0x00D4 0x0318 0x0000 0x5 0x0
#define IMXRT117X_PAD_EMC_B2_07_XBAR1_INOUT27		0x00D4 0x0318 0x06F4 0x6 0x0
#define IMXRT117X_PAD_EMC_B2_07_ENET_1G_RX_DATA03	0x00D4 0x0318 0x04DC 0x7 0x0
#define IMXRT117X_PAD_EMC_B2_07_LPSPI3_SIN		0x00D4 0x0318 0x0604 0x8 0x0
#define IMXRT117X_PAD_EMC_B2_07_PIT1_TRIGGER2		0x00D4 0x0318 0x0000 0x9 0x0
#define IMXRT117X_PAD_EMC_B2_07_GPIO8_IO17		0x00D4 0x0318 0x0000 0xA 0x0
#define IMXRT117X_PAD_EMC_B2_07_FLEXPWM3_PWM3_B		0x00D4 0x0318 0x054C 0xB 0x1

#define IMXRT117X_PAD_EMC_B2_08_SEMC_DM02		0x00D8 0x031C 0x0000 0x0 0x0
#define IMXRT117X_PAD_EMC_B2_08_GPT3_COMPARE1		0x00D8 0x031C 0x0000 0x1 0x0
#define IMXRT117X_PAD_EMC_B2_08_SAI2_TX_DATA		0x00D8 0x031C 0x0000 0x2 0x0
#define IMXRT117X_PAD_EMC_B2_08_VIDEO_MUX_CSI_DATA17	0x00D8 0x031C 0x0000 0x3 0x0
#define IMXRT117X_PAD_EMC_B2_08_FLEXSPI2_B_SS0_B	0x00D8 0x031C 0x0000 0x4 0x0
#define IMXRT117X_PAD_EMC_B2_08_GPIO_MUX2_IO18		0x00D8 0x031C 0x0000 0x5 0x0
#define IMXRT117X_PAD_EMC_B2_08_XBAR1_INOUT28		0x00D8 0x031C 0x06F8 0x6 0x0
#define IMXRT117X_PAD_EMC_B2_08_ENET_1G_RX_DATA02	0x00D8 0x031C 0x04D8 0x7 0x0
#define IMXRT117X_PAD_EMC_B2_08_LPSPI3_PCS1		0x00D8 0x031C 0x05F4 0x8 0x0
#define IMXRT117X_PAD_EMC_B2_08_PIT1_TRIGGER3		0x00D8 0x031C 0x0000 0x9 0x0
#define IMXRT117X_PAD_EMC_B2_08_GPIO8_IO18		0x00D8 0x031C 0x0000 0xA 0x0

#define IMXRT117X_PAD_EMC_B2_09_GPIO8_IO19		0x00DC 0x0320 0x0000 0xA 0x0
#define IMXRT117X_PAD_EMC_B2_09_SEMC_DATA24		0x00DC 0x0320 0x0000 0x0 0x0
#define IMXRT117X_PAD_EMC_B2_09_GPT3_COMPARE2		0x00DC 0x0320 0x0000 0x1 0x0
#define IMXRT117X_PAD_EMC_B2_09_SAI2_TX_BCLK		0x00DC 0x0320 0x0000 0x2 0x0
#define IMXRT117X_PAD_EMC_B2_09_VIDEO_MUX_CSI_DATA16	0x00DC 0x0320 0x0000 0x3 0x0
#define IMXRT117X_PAD_EMC_B2_09_FLEXSPI2_B_SCLK		0x00DC 0x0320 0x0000 0x4 0x0
#define IMXRT117X_PAD_EMC_B2_09_GPIO_MUX2_IO19		0x00DC 0x0320 0x0000 0x5 0x0
#define IMXRT117X_PAD_EMC_B2_09_XBAR1_INOUT29		0x00DC 0x0320 0x06FC 0x6 0x0
#define IMXRT117X_PAD_EMC_B2_09_ENET_1G_CRS		0x00DC 0x0320 0x0000 0x7 0x0
#define IMXRT117X_PAD_EMC_B2_09_LPSPI3_PCS2		0x00DC 0x0320 0x05F8 0x8 0x0
#define IMXRT117X_PAD_EMC_B2_09_TMR1_TIMER0		0x00DC 0x0320 0x063C 0x9 0x1

#define IMXRT117X_PAD_EMC_B2_10_GPIO8_IO20		0x00E0 0x0324 0x0000 0xA 0x0
#define IMXRT117X_PAD_EMC_B2_10_SEMC_DATA25		0x00E0 0x0324 0x0000 0x0 0x0
#define IMXRT117X_PAD_EMC_B2_10_GPT3_COMPARE3		0x00E0 0x0324 0x0000 0x1 0x0
#define IMXRT117X_PAD_EMC_B2_10_SAI2_TX_SYNC		0x00E0 0x0324 0x0000 0x2 0x0
#define IMXRT117X_PAD_EMC_B2_10_VIDEO_MUX_CSI_FIELD	0x00E0 0x0324 0x0000 0x3 0x0
#define IMXRT117X_PAD_EMC_B2_10_FLEXSPI2_A_SCLK		0x00E0 0x0324 0x058C 0x4 0x0
#define IMXRT117X_PAD_EMC_B2_10_GPIO_MUX2_IO20		0x00E0 0x0324 0x0000 0x5 0x0
#define IMXRT117X_PAD_EMC_B2_10_XBAR1_INOUT30		0x00E0 0x0324 0x0700 0x6 0x0
#define IMXRT117X_PAD_EMC_B2_10_ENET_1G_COL		0x00E0 0x0324 0x0000 0x7 0x0
#define IMXRT117X_PAD_EMC_B2_10_LPSPI3_PCS3		0x00E0 0x0324 0x05FC 0x8 0x0
#define IMXRT117X_PAD_EMC_B2_10_TMR1_TIMER1		0x00E0 0x0324 0x0640 0x9 0x1

#define IMXRT117X_PAD_EMC_B2_11_SEMC_DATA26		0x00E4 0x0328 0x0000 0x0 0x0
#define IMXRT117X_PAD_EMC_B2_11_SPDIF_IN		0x00E4 0x0328 0x06B4 0x1 0x0
#define IMXRT117X_PAD_EMC_B2_11_ENET_1G_TX_DATA00	0x00E4 0x0328 0x0000 0x2 0x0
#define IMXRT117X_PAD_EMC_B2_11_SAI3_RX_SYNC		0x00E4 0x0328 0x0000 0x3 0x0
#define IMXRT117X_PAD_EMC_B2_11_FLEXSPI2_A_SS0_B	0x00E4 0x0328 0x0000 0x4 0x0
#define IMXRT117X_PAD_EMC_B2_11_GPIO_MUX2_IO21		0x00E4 0x0328 0x0000 0x5 0x0
#define IMXRT117X_PAD_EMC_B2_11_XBAR1_INOUT31		0x00E4 0x0328 0x0704 0x6 0x0
#define IMXRT117X_PAD_EMC_B2_11_EMVSIM1_IO		0x00E4 0x0328 0x069C 0x8 0x0
#define IMXRT117X_PAD_EMC_B2_11_TMR1_TIMER2		0x00E4 0x0328 0x0644 0x9 0x0
#define IMXRT117X_PAD_EMC_B2_11_GPIO8_IO21		0x00E4 0x0328 0x0000 0xA 0x0

#define IMXRT117X_PAD_EMC_B2_12_SEMC_DATA27		0x00E8 0x032C 0x0000 0x0 0x0
#define IMXRT117X_PAD_EMC_B2_12_SPDIF_OUT		0x00E8 0x032C 0x0000 0x1 0x0
#define IMXRT117X_PAD_EMC_B2_12_ENET_1G_TX_DATA01	0x00E8 0x032C 0x0000 0x2 0x0
#define IMXRT117X_PAD_EMC_B2_12_SAI3_RX_BCLK		0x00E8 0x032C 0x0000 0x3 0x0
#define IMXRT117X_PAD_EMC_B2_12_FLEXSPI2_A_DQS		0x00E8 0x032C 0x0000 0x4 0x0
#define IMXRT117X_PAD_EMC_B2_12_GPIO_MUX2_IO22		0x00E8 0x032C 0x0000 0x5 0x0
#define IMXRT117X_PAD_EMC_B2_12_XBAR1_INOUT32		0x00E8 0x032C 0x0708 0x6 0x0
#define IMXRT117X_PAD_EMC_B2_12_EMVSIM1_CLK		0x00E8 0x032C 0x0000 0x8 0x0
#define IMXRT117X_PAD_EMC_B2_12_TMR1_TIMER3		0x00E8 0x032C 0x0000 0x9 0x0
#define IMXRT117X_PAD_EMC_B2_12_GPIO8_IO22		0x00E8 0x032C 0x0000 0xA 0x0

#define IMXRT117X_PAD_EMC_B2_13_GPIO8_IO23		0x00EC 0x0330 0x0000 0xA 0x0
#define IMXRT117X_PAD_EMC_B2_13_SEMC_DATA28		0x00EC 0x0330 0x0000 0x0 0x0
#define IMXRT117X_PAD_EMC_B2_13_ENET_1G_TX_EN		0x00EC 0x0330 0x0000 0x2 0x0
#define IMXRT117X_PAD_EMC_B2_13_SAI3_RX_DATA		0x00EC 0x0330 0x0000 0x3 0x0
#define IMXRT117X_PAD_EMC_B2_13_FLEXSPI2_A_DATA00	0x00EC 0x0330 0x057C 0x4 0x0
#define IMXRT117X_PAD_EMC_B2_13_GPIO_MUX2_IO23		0x00EC 0x0330 0x0000 0x5 0x0
#define IMXRT117X_PAD_EMC_B2_13_XBAR1_INOUT33		0x00EC 0x0330 0x070C 0x6 0x0
#define IMXRT117X_PAD_EMC_B2_13_EMVSIM1_RST		0x00EC 0x0330 0x0000 0x8 0x0
#define IMXRT117X_PAD_EMC_B2_13_TMR2_TIMER0		0x00EC 0x0330 0x0648 0x9 0x1

#define IMXRT117X_PAD_EMC_B2_14_SEMC_DATA29		0x00F0 0x0334 0x0000 0x0 0x0
#define IMXRT117X_PAD_EMC_B2_14_ENET_1G_TX_CLK_IO	0x00F0 0x0334 0x04E8 0x2 0x0
#define IMXRT117X_PAD_EMC_B2_14_SAI3_TX_DATA		0x00F0 0x0334 0x0000 0x3 0x0
#define IMXRT117X_PAD_EMC_B2_14_FLEXSPI2_A_DATA01	0x00F0 0x0334 0x0580 0x4 0x0
#define IMXRT117X_PAD_EMC_B2_14_GPIO_MUX2_IO24		0x00F0 0x0334 0x0000 0x5 0x0
#define IMXRT117X_PAD_EMC_B2_14_XBAR1_INOUT34		0x00F0 0x0334 0x0710 0x6 0x0
#define IMXRT117X_PAD_EMC_B2_14_SFA_ipp_do_atx_clk_under_test	0x00F0 0x0334 0x0000 0x7 0x0
#define IMXRT117X_PAD_EMC_B2_14_EMVSIM1_SVEN		0x00F0 0x0334 0x0000 0x8 0x0
#define IMXRT117X_PAD_EMC_B2_14_TMR2_TIMER1		0x00F0 0x0334 0x064C 0x9 0x1
#define IMXRT117X_PAD_EMC_B2_14_GPIO8_IO24		0x00F0 0x0334 0x0000 0xA 0x0

#define IMXRT117X_PAD_EMC_B2_15_SEMC_DATA30		0x00F4 0x0338 0x0000 0x0 0x0
#define IMXRT117X_PAD_EMC_B2_15_ENET_1G_RX_DATA00	0x00F4 0x0338 0x04D0 0x2 0x0
#define IMXRT117X_PAD_EMC_B2_15_SAI3_TX_BCLK		0x00F4 0x0338 0x0000 0x3 0x0
#define IMXRT117X_PAD_EMC_B2_15_FLEXSPI2_A_DATA02	0x00F4 0x0338 0x0584 0x4 0x0
#define IMXRT117X_PAD_EMC_B2_15_GPIO_MUX2_IO25		0x00F4 0x0338 0x0000 0x5 0x0
#define IMXRT117X_PAD_EMC_B2_15_XBAR1_INOUT35		0x00F4 0x0338 0x0714 0x6 0x0
#define IMXRT117X_PAD_EMC_B2_15_EMVSIM1_PD		0x00F4 0x0338 0x06A0 0x8 0x0
#define IMXRT117X_PAD_EMC_B2_15_TMR2_TIMER2		0x00F4 0x0338 0x0650 0x9 0x0
#define IMXRT117X_PAD_EMC_B2_15_GPIO8_IO25		0x00F4 0x0338 0x0000 0xA 0x0

#define IMXRT117X_PAD_EMC_B2_16_GPIO8_IO26		0x00F8 0x033C 0x0000 0xA 0x0
#define IMXRT117X_PAD_EMC_B2_16_SEMC_DATA31		0x00F8 0x033C 0x0000 0x0 0x0
#define IMXRT117X_PAD_EMC_B2_16_XBAR1_INOUT14		0x00F8 0x033C 0x0000 0x1 0x0
#define IMXRT117X_PAD_EMC_B2_16_ENET_1G_RX_DATA01	0x00F8 0x033C 0x04D4 0x2 0x0
#define IMXRT117X_PAD_EMC_B2_16_SAI3_TX_SYNC		0x00F8 0x033C 0x0000 0x3 0x0
#define IMXRT117X_PAD_EMC_B2_16_FLEXSPI2_A_DATA03	0x00F8 0x033C 0x0588 0x4 0x0
#define IMXRT117X_PAD_EMC_B2_16_GPIO_MUX2_IO26		0x00F8 0x033C 0x0000 0x5 0x0
#define IMXRT117X_PAD_EMC_B2_16_EMVSIM1_POWER_FAIL	0x00F8 0x033C 0x06A4 0x8 0x0
#define IMXRT117X_PAD_EMC_B2_16_TMR2_TIMER3		0x00F8 0x033C 0x0000 0x9 0x0

#define IMXRT117X_PAD_EMC_B2_17_SEMC_DM03		0x00FC 0x0340 0x0000 0x0 0x0
#define IMXRT117X_PAD_EMC_B2_17_XBAR1_INOUT15		0x00FC 0x0340 0x0000 0x1 0x0
#define IMXRT117X_PAD_EMC_B2_17_ENET_1G_RX_EN		0x00FC 0x0340 0x04E0 0x2 0x0
#define IMXRT117X_PAD_EMC_B2_17_SAI3_MCLK		0x00FC 0x0340 0x0000 0x3 0x0
#define IMXRT117X_PAD_EMC_B2_17_FLEXSPI2_A_DATA04	0x00FC 0x0340 0x0000 0x4 0x0
#define IMXRT117X_PAD_EMC_B2_17_GPIO_MUX2_IO27		0x00FC 0x0340 0x0000 0x5 0x0
#define IMXRT117X_PAD_EMC_B2_17_WDOG1_ANY		0x00FC 0x0340 0x0000 0x8 0x0
#define IMXRT117X_PAD_EMC_B2_17_TMR3_TIMER0		0x00FC 0x0340 0x0654 0x9 0x1
#define IMXRT117X_PAD_EMC_B2_17_GPIO8_IO27		0x00FC 0x0340 0x0000 0xA 0x0

#define IMXRT117X_PAD_EMC_B2_18_SEMC_DQS4		0x0100 0x0344 0x0000 0x0 0x0
#define IMXRT117X_PAD_EMC_B2_18_XBAR1_INOUT16		0x0100 0x0344 0x0000 0x1 0x0
#define IMXRT117X_PAD_EMC_B2_18_ENET_1G_RX_ER		0x0100 0x0344 0x04E4 0x2 0x0
#define IMXRT117X_PAD_EMC_B2_18_EWM_OUT_B		0x0100 0x0344 0x0000 0x3 0x0
#define IMXRT117X_PAD_EMC_B2_18_FLEXSPI2_A_DATA05	0x0100 0x0344 0x0000 0x4 0x0
#define IMXRT117X_PAD_EMC_B2_18_GPIO_MUX2_IO28		0x0100 0x0344 0x0000 0x5 0x0
#define IMXRT117X_PAD_EMC_B2_18_FLEXSPI1_A_DQS		0x0100 0x0344 0x0550 0x6 0x0
#define IMXRT117X_PAD_EMC_B2_18_WDOG1_B			0x0100 0x0344 0x0000 0x8 0x0
#define IMXRT117X_PAD_EMC_B2_18_TMR3_TIMER1		0x0100 0x0344 0x0658 0x9 0x1
#define IMXRT117X_PAD_EMC_B2_18_GPIO8_IO28		0x0100 0x0344 0x0000 0xA 0x0

#define IMXRT117X_PAD_EMC_B2_19_GPIO8_IO29		0x0104 0x0348 0x0000 0xA 0x0
#define IMXRT117X_PAD_EMC_B2_19_SEMC_CLKX00		0x0104 0x0348 0x0000 0x0 0x0
#define IMXRT117X_PAD_EMC_B2_19_ENET_MDC		0x0104 0x0348 0x0000 0x1 0x0
#define IMXRT117X_PAD_EMC_B2_19_ENET_1G_MDC		0x0104 0x0348 0x0000 0x2 0x0
#define IMXRT117X_PAD_EMC_B2_19_ENET_1G_REF_CLK		0x0104 0x0348 0x04C4 0x3 0x0
#define IMXRT117X_PAD_EMC_B2_19_FLEXSPI2_A_DATA06	0x0104 0x0348 0x0000 0x4 0x0
#define IMXRT117X_PAD_EMC_B2_19_GPIO_MUX2_IO29		0x0104 0x0348 0x0000 0x5 0x0
#define IMXRT117X_PAD_EMC_B2_19_ENET_QOS_MDC		0x0104 0x0348 0x0000 0x8 0x0
#define IMXRT117X_PAD_EMC_B2_19_TMR3_TIMER2		0x0104 0x0348 0x065C 0x9 0x0

#define IMXRT117X_PAD_EMC_B2_20_GPIO8_IO30		0x0108 0x034C 0x0000 0xA 0x0
#define IMXRT117X_PAD_EMC_B2_20_SEMC_CLKX01		0x0108 0x034C 0x0000 0x0 0x0
#define IMXRT117X_PAD_EMC_B2_20_ENET_MDIO		0x0108 0x034C 0x04AC 0x1 0x0
#define IMXRT117X_PAD_EMC_B2_20_ENET_1G_MDIO		0x0108 0x034C 0x04C8 0x2 0x1
#define IMXRT117X_PAD_EMC_B2_20_ENET_QOS_REF_CLK	0x0108 0x034C 0x04A0 0x3 0x0
#define IMXRT117X_PAD_EMC_B2_20_FLEXSPI2_A_DATA07	0x0108 0x034C 0x0000 0x4 0x0
#define IMXRT117X_PAD_EMC_B2_20_GPIO_MUX2_IO30		0x0108 0x034C 0x0000 0x5 0x0
#define IMXRT117X_PAD_EMC_B2_20_ENET_QOS_MDIO		0x0108 0x034C 0x04EC 0x8 0x0
#define IMXRT117X_PAD_EMC_B2_20_TMR3_TIMER3		0x0108 0x034C 0x0000 0x9 0x0

#define IMXRT117X_PAD_AD_00_GPIO8_IO31			0x010C 0x0350 0x0000 0xA 0x0
#define IMXRT117X_PAD_AD_00_EMVSIM1_IO			0x010C 0x0350 0x069C 0x0 0x1
#define IMXRT117X_PAD_AD_00_FLEXCAN2_TX			0x010C 0x0350 0x0000 0x1 0x0
#define IMXRT117X_PAD_AD_00_ENET_1G_1588_EVENT1_IN	0x010C 0x0350 0x0000 0x2 0x0
#define IMXRT117X_PAD_AD_00_GPT2_CAPTURE1		0x010C 0x0350 0x0000 0x3 0x0
#define IMXRT117X_PAD_AD_00_FLEXPWM1_PWM0_A		0x010C 0x0350 0x0500 0x4 0x1
#define IMXRT117X_PAD_AD_00_GPIO_MUX2_IO31		0x010C 0x0350 0x0000 0x5 0x0
#define IMXRT117X_PAD_AD_00_LPUART7_TXD			0x010C 0x0350 0x0630 0x6 0x0
#define IMXRT117X_PAD_AD_00_FLEXIO2_D00			0x010C 0x0350 0x0000 0x8 0x0
#define IMXRT117X_PAD_AD_00_FLEXSPI2_B_SS1_B		0x010C 0x0350 0x0000 0x9 0x0

#define IMXRT117X_PAD_AD_01_GPIO9_IO00			0x0110 0x0354 0x0000 0xA 0x0
#define IMXRT117X_PAD_AD_01_EMVSIM1_CLK			0x0110 0x0354 0x0000 0x0 0x0
#define IMXRT117X_PAD_AD_01_FLEXCAN2_RX			0x0110 0x0354 0x049C 0x1 0x0
#define IMXRT117X_PAD_AD_01_ENET_1G_1588_EVENT1_OUT	0x0110 0x0354 0x0000 0x2 0x0
#define IMXRT117X_PAD_AD_01_GPT2_CAPTURE2		0x0110 0x0354 0x0000 0x3 0x0
#define IMXRT117X_PAD_AD_01_FLEXPWM1_PWM0_B		0x0110 0x0354 0x050C 0x4 0x1
#define IMXRT117X_PAD_AD_01_GPIO_MUX3_IO00		0x0110 0x0354 0x0000 0x5 0x0
#define IMXRT117X_PAD_AD_01_LPUART7_RXD			0x0110 0x0354 0x062C 0x6 0x0
#define IMXRT117X_PAD_AD_01_FLEXIO2_D01			0x0110 0x0354 0x0000 0x8 0x0
#define IMXRT117X_PAD_AD_01_FLEXSPI2_A_SS1_B		0x0110 0x0354 0x0000 0x9 0x0

#define IMXRT117X_PAD_AD_02_GPIO9_IO01			0x0114 0x0358 0x0000 0xA 0x0
#define IMXRT117X_PAD_AD_02_EMVSIM1_RST			0x0114 0x0358 0x0000 0x0 0x0
#define IMXRT117X_PAD_AD_02_LPUART7_CTS_B		0x0114 0x0358 0x0000 0x1 0x0
#define IMXRT117X_PAD_AD_02_ENET_1G_1588_EVENT2_IN	0x0114 0x0358 0x0000 0x2 0x0
#define IMXRT117X_PAD_AD_02_GPT2_COMPARE1		0x0114 0x0358 0x0000 0x3 0x0
#define IMXRT117X_PAD_AD_02_FLEXPWM1_PWM1_A		0x0114 0x0358 0x0504 0x4 0x1
#define IMXRT117X_PAD_AD_02_GPIO_MUX3_IO01		0x0114 0x0358 0x0000 0x5 0x0
#define IMXRT117X_PAD_AD_02_LPUART8_TXD			0x0114 0x0358 0x0638 0x6 0x0
#define IMXRT117X_PAD_AD_02_FLEXIO2_D02			0x0114 0x0358 0x0000 0x8 0x0
#define IMXRT117X_PAD_AD_02_VIDEO_MUX_EXT_DCIC1		0x0114 0x0358 0x0000 0x9 0x0

#define IMXRT117X_PAD_AD_03_GPIO9_IO02			0x0118 0x035C 0x0000 0xA 0x0
#define IMXRT117X_PAD_AD_03_EMVSIM1_SVEN		0x0118 0x035C 0x0000 0x0 0x0
#define IMXRT117X_PAD_AD_03_LPUART7_RTS_B		0x0118 0x035C 0x0000 0x1 0x0
#define IMXRT117X_PAD_AD_03_ENET_1G_1588_EVENT2_OUT	0x0118 0x035C 0x0000 0x2 0x0
#define IMXRT117X_PAD_AD_03_GPT2_COMPARE2		0x0118 0x035C 0x0000 0x3 0x0
#define IMXRT117X_PAD_AD_03_FLEXPWM1_PWM1_B		0x0118 0x035C 0x0510 0x4 0x1
#define IMXRT117X_PAD_AD_03_GPIO_MUX3_IO02		0x0118 0x035C 0x0000 0x5 0x0
#define IMXRT117X_PAD_AD_03_LPUART8_RXD			0x0118 0x035C 0x0634 0x6 0x0
#define IMXRT117X_PAD_AD_03_FLEXIO2_D03			0x0118 0x035C 0x0000 0x8 0x0
#define IMXRT117X_PAD_AD_03_VIDEO_MUX_EXT_DCIC2		0x0118 0x035C 0x0000 0x9 0x0

#define IMXRT117X_PAD_AD_04_EMVSIM1_PD			0x011C 0x0360 0x06A0 0x0 0x1
#define IMXRT117X_PAD_AD_04_LPUART8_CTS_B		0x011C 0x0360 0x0000 0x1 0x0
#define IMXRT117X_PAD_AD_04_ENET_1G_1588_EVENT3_IN	0x011C 0x0360 0x0000 0x2 0x0
#define IMXRT117X_PAD_AD_04_GPT2_COMPARE3		0x011C 0x0360 0x0000 0x3 0x0
#define IMXRT117X_PAD_AD_04_FLEXPWM1_PWM2_A		0x011C 0x0360 0x0508 0x4 0x1
#define IMXRT117X_PAD_AD_04_GPIO_MUX3_IO03		0x011C 0x0360 0x0000 0x5 0x0
#define IMXRT117X_PAD_AD_04_WDOG1_B			0x011C 0x0360 0x0000 0x6 0x0
#define IMXRT117X_PAD_AD_04_FLEXIO2_D04			0x011C 0x0360 0x0000 0x8 0x0
#define IMXRT117X_PAD_AD_04_TMR4_TIMER0			0x011C 0x0360 0x0660 0x9 0x1
#define IMXRT117X_PAD_AD_04_GPIO9_IO03			0x011C 0x0360 0x0000 0xA 0x0

#define IMXRT117X_PAD_AD_05_EMVSIM1_POWER_FAIL		0x0120 0x0364 0x06A4 0x0 0x1
#define IMXRT117X_PAD_AD_05_LPUART8_RTS_B		0x0120 0x0364 0x0000 0x1 0x0
#define IMXRT117X_PAD_AD_05_ENET_1G_1588_EVENT3_OUT	0x0120 0x0364 0x0000 0x2 0x0
#define IMXRT117X_PAD_AD_05_GPT2_CLK			0x0120 0x0364 0x0000 0x3 0x0
#define IMXRT117X_PAD_AD_05_FLEXPWM1_PWM2_B		0x0120 0x0364 0x0514 0x4 0x1
#define IMXRT117X_PAD_AD_05_GPIO_MUX3_IO04		0x0120 0x0364 0x0000 0x5 0x0
#define IMXRT117X_PAD_AD_05_WDOG2_B			0x0120 0x0364 0x0000 0x6 0x0
#define IMXRT117X_PAD_AD_05_FLEXIO2_D05			0x0120 0x0364 0x0000 0x8 0x0
#define IMXRT117X_PAD_AD_05_TMR4_TIMER1			0x0120 0x0364 0x0664 0x9 0x1
#define IMXRT117X_PAD_AD_05_GPIO9_IO04			0x0120 0x0364 0x0000 0xA 0x0

#define IMXRT117X_PAD_AD_06_USB_OTG2_OC			0x0124 0x0368 0x06B8 0x0 0x0
#define IMXRT117X_PAD_AD_06_FLEXCAN1_TX			0x0124 0x0368 0x0000 0x1 0x0
#define IMXRT117X_PAD_AD_06_EMVSIM2_IO			0x0124 0x0368 0x06A8 0x2 0x0
#define IMXRT117X_PAD_AD_06_GPT3_CAPTURE1		0x0124 0x0368 0x0590 0x3 0x1
#define IMXRT117X_PAD_AD_06_VIDEO_MUX_CSI_DATA15	0x0124 0x0368 0x0000 0x4 0x0
#define IMXRT117X_PAD_AD_06_GPIO_MUX3_IO05		0x0124 0x0368 0x0000 0x5 0x0
#define IMXRT117X_PAD_AD_06_ENET_1588_EVENT1_IN		0x0124 0x0368 0x0000 0x6 0x0
#define IMXRT117X_PAD_AD_06_FLEXIO2_D06			0x0124 0x0368 0x0000 0x8 0x0
#define IMXRT117X_PAD_AD_06_TMR4_TIMER2			0x0124 0x0368 0x0668 0x9 0x0
#define IMXRT117X_PAD_AD_06_GPIO9_IO05			0x0124 0x0368 0x0000 0xA 0x0
#define IMXRT117X_PAD_AD_06_FLEXPWM1_PWM0_X		0x0124 0x0368 0x0000 0xB 0x0

#define IMXRT117X_PAD_AD_07_USB_OTG2_PWR		0x0128 0x036C 0x0000 0x0 0x0
#define IMXRT117X_PAD_AD_07_FLEXCAN1_RX			0x0128 0x036C 0x0498 0x1 0x0
#define IMXRT117X_PAD_AD_07_EMVSIM2_CLK			0x0128 0x036C 0x0000 0x2 0x0
#define IMXRT117X_PAD_AD_07_GPT3_CAPTURE2		0x0128 0x036C 0x0594 0x3 0x1
#define IMXRT117X_PAD_AD_07_VIDEO_MUX_CSI_DATA14	0x0128 0x036C 0x0000 0x4 0x0
#define IMXRT117X_PAD_AD_07_GPIO_MUX3_IO06		0x0128 0x036C 0x0000 0x5 0x0
#define IMXRT117X_PAD_AD_07_ENET_1588_EVENT1_OUT	0x0128 0x036C 0x0000 0x6 0x0
#define IMXRT117X_PAD_AD_07_FLEXIO2_D07			0x0128 0x036C 0x0000 0x8 0x0
#define IMXRT117X_PAD_AD_07_TMR4_TIMER3			0x0128 0x036C 0x0000 0x9 0x0
#define IMXRT117X_PAD_AD_07_GPIO9_IO06			0x0128 0x036C 0x0000 0xA 0x0
#define IMXRT117X_PAD_AD_07_FLEXPWM1_PWM1_X		0x0128 0x036C 0x0000 0xB 0x0

#define IMXRT117X_PAD_AD_08_USBPHY2_OTG_ID		0x012C 0x0370 0x06C4 0x0 0x0
#define IMXRT117X_PAD_AD_08_LPI2C1_SCL			0x012C 0x0370 0x05AC 0x1 0x0
#define IMXRT117X_PAD_AD_08_EMVSIM2_RST			0x012C 0x0370 0x0000 0x2 0x0
#define IMXRT117X_PAD_AD_08_GPT3_COMPARE1		0x012C 0x0370 0x0000 0x3 0x0
#define IMXRT117X_PAD_AD_08_VIDEO_MUX_CSI_DATA13	0x012C 0x0370 0x0000 0x4 0x0
#define IMXRT117X_PAD_AD_08_GPIO_MUX3_IO07		0x012C 0x0370 0x0000 0x5 0x0
#define IMXRT117X_PAD_AD_08_ENET_1588_EVENT2_IN		0x012C 0x0370 0x0000 0x6 0x0
#define IMXRT117X_PAD_AD_08_FLEXIO2_D08			0x012C 0x0370 0x0000 0x8 0x0
#define IMXRT117X_PAD_AD_08_GPIO9_IO07			0x012C 0x0370 0x0000 0xA 0x0
#define IMXRT117X_PAD_AD_08_FLEXPWM1_PWM2_X		0x012C 0x0370 0x0000 0xB 0x0

#define IMXRT117X_PAD_AD_09_USBPHY1_OTG_ID		0x0130 0x0374 0x06C0 0x0 0x0
#define IMXRT117X_PAD_AD_09_LPI2C1_SDA			0x0130 0x0374 0x05B0 0x1 0x0
#define IMXRT117X_PAD_AD_09_EMVSIM2_SVEN		0x0130 0x0374 0x0000 0x2 0x0
#define IMXRT117X_PAD_AD_09_GPT3_COMPARE2		0x0130 0x0374 0x0000 0x3 0x0
#define IMXRT117X_PAD_AD_09_VIDEO_MUX_CSI_DATA12	0x0130 0x0374 0x0000 0x4 0x0
#define IMXRT117X_PAD_AD_09_GPIO_MUX3_IO08		0x0130 0x0374 0x0000 0x5 0x0
#define IMXRT117X_PAD_AD_09_ENET_1588_EVENT2_OUT	0x0130 0x0374 0x0000 0x6 0x0
#define IMXRT117X_PAD_AD_09_FLEXIO2_D09			0x0130 0x0374 0x0000 0x8 0x0
#define IMXRT117X_PAD_AD_09_GPIO9_IO08			0x0130 0x0374 0x0000 0xA 0x0
#define IMXRT117X_PAD_AD_09_FLEXPWM1_PWM3_X		0x0130 0x0374 0x0000 0xB 0x0

#define IMXRT117X_PAD_AD_10_USB_OTG1_PWR		0x0134 0x0378 0x0000 0x0 0x0
#define IMXRT117X_PAD_AD_10_LPI2C1_SCLS			0x0134 0x0378 0x0000 0x1 0x0
#define IMXRT117X_PAD_AD_10_EMVSIM2_PD			0x0134 0x0378 0x06AC 0x2 0x0
#define IMXRT117X_PAD_AD_10_GPT3_COMPARE3		0x0134 0x0378 0x0000 0x3 0x0
#define IMXRT117X_PAD_AD_10_VIDEO_MUX_CSI_DATA11	0x0134 0x0378 0x0000 0x4 0x0
#define IMXRT117X_PAD_AD_10_GPIO_MUX3_IO09		0x0134 0x0378 0x0000 0x5 0x0
#define IMXRT117X_PAD_AD_10_ENET_1588_EVENT3_IN		0x0134 0x0378 0x0000 0x6 0x0
#define IMXRT117X_PAD_AD_10_FLEXIO2_D10			0x0134 0x0378 0x0000 0x8 0x0
#define IMXRT117X_PAD_AD_10_GPIO9_IO09			0x0134 0x0378 0x0000 0xA 0x0
#define IMXRT117X_PAD_AD_10_FLEXPWM2_PWM0_X		0x0134 0x0378 0x0000 0xB 0x0

#define IMXRT117X_PAD_AD_11_USB_OTG1_OC			0x0138 0x037C 0x06BC 0x0 0x0
#define IMXRT117X_PAD_AD_11_LPI2C1_SDAS			0x0138 0x037C 0x0000 0x1 0x0
#define IMXRT117X_PAD_AD_11_EMVSIM2_POWER_FAIL		0x0138 0x037C 0x06B0 0x2 0x0
#define IMXRT117X_PAD_AD_11_GPT3_CLK			0x0138 0x037C 0x0598 0x3 0x1
#define IMXRT117X_PAD_AD_11_VIDEO_MUX_CSI_DATA10	0x0138 0x037C 0x0000 0x4 0x0
#define IMXRT117X_PAD_AD_11_GPIO_MUX3_IO10		0x0138 0x037C 0x0000 0x5 0x0
#define IMXRT117X_PAD_AD_11_ENET_1588_EVENT3_OUT	0x0138 0x037C 0x0000 0x6 0x0
#define IMXRT117X_PAD_AD_11_FLEXIO2_D11			0x0138 0x037C 0x0000 0x8 0x0
#define IMXRT117X_PAD_AD_11_GPIO9_IO10			0x0138 0x037C 0x0000 0xA 0x0
#define IMXRT117X_PAD_AD_11_FLEXPWM2_PWM1_X		0x0138 0x037C 0x0000 0xB 0x0

#define IMXRT117X_PAD_AD_12_SPDIF_LOCK			0x013C 0x0380 0x0000 0x0 0x0
#define IMXRT117X_PAD_AD_12_LPI2C1_HREQ			0x013C 0x0380 0x0000 0x1 0x0
#define IMXRT117X_PAD_AD_12_GPT1_CAPTURE1		0x013C 0x0380 0x0000 0x2 0x0
#define IMXRT117X_PAD_AD_12_FLEXSPI1_B_DATA03		0x013C 0x0380 0x0570 0x3 0x0
#define IMXRT117X_PAD_AD_12_VIDEO_MUX_CSI_PIXCLK	0x013C 0x0380 0x0000 0x4 0x0
#define IMXRT117X_PAD_AD_12_GPIO_MUX3_IO11		0x013C 0x0380 0x0000 0x5 0x0
#define IMXRT117X_PAD_AD_12_ENET_TX_DATA03		0x013C 0x0380 0x0000 0x6 0x0
#define IMXRT117X_PAD_AD_12_FLEXIO2_D12			0x013C 0x0380 0x0000 0x8 0x0
#define IMXRT117X_PAD_AD_12_EWM_OUT_B			0x013C 0x0380 0x0000 0x9 0x0
#define IMXRT117X_PAD_AD_12_GPIO9_IO11			0x013C 0x0380 0x0000 0xA 0x0
#define IMXRT117X_PAD_AD_12_FLEXPWM2_PWM2_X		0x013C 0x0380 0x0000 0xB 0x0

#define IMXRT117X_PAD_AD_13_SPDIF_SR_CLK		0x0140 0x0384 0x0000 0x0 0x0
#define IMXRT117X_PAD_AD_13_PIT1_TRIGGER0		0x0140 0x0384 0x0000 0x1 0x0
#define IMXRT117X_PAD_AD_13_GPT1_CAPTURE2		0x0140 0x0384 0x0000 0x2 0x0
#define IMXRT117X_PAD_AD_13_FLEXSPI1_B_DATA02		0x0140 0x0384 0x056C 0x3 0x0
#define IMXRT117X_PAD_AD_13_VIDEO_MUX_CSI_MCLK		0x0140 0x0384 0x0000 0x4 0x0
#define IMXRT117X_PAD_AD_13_GPIO_MUX3_IO12		0x0140 0x0384 0x0000 0x5 0x0
#define IMXRT117X_PAD_AD_13_ENET_TX_DATA02		0x0140 0x0384 0x0000 0x6 0x0
#define IMXRT117X_PAD_AD_13_FLEXIO2_D13			0x0140 0x0384 0x0000 0x8 0x0
#define IMXRT117X_PAD_AD_13_REF_CLK_32K			0x0140 0x0384 0x0000 0x9 0x0
#define IMXRT117X_PAD_AD_13_GPIO9_IO12			0x0140 0x0384 0x0000 0xA 0x0
#define IMXRT117X_PAD_AD_13_FLEXPWM2_PWM3_X		0x0140 0x0384 0x0000 0xB 0x0

#define IMXRT117X_PAD_AD_14_SPDIF_EXT_CLK		0x0144 0x0388 0x0000 0x0 0x0
#define IMXRT117X_PAD_AD_14_REF_CLK_24M			0x0144 0x0388 0x0000 0x1 0x0
#define IMXRT117X_PAD_AD_14_GPT1_COMPARE1		0x0144 0x0388 0x0000 0x2 0x0
#define IMXRT117X_PAD_AD_14_FLEXSPI1_B_DATA01		0x0144 0x0388 0x0568 0x3 0x0
#define IMXRT117X_PAD_AD_14_VIDEO_MUX_CSI_VSYNC		0x0144 0x0388 0x0000 0x4 0x0
#define IMXRT117X_PAD_AD_14_GPIO_MUX3_IO13		0x0144 0x0388 0x0000 0x5 0x0
#define IMXRT117X_PAD_AD_14_ENET_RX_CLK			0x0144 0x0388 0x0000 0x6 0x0
#define IMXRT117X_PAD_AD_14_FLEXIO2_D14			0x0144 0x0388 0x0000 0x8 0x0
#define IMXRT117X_PAD_AD_14_CCM_ENET_REF_CLK_25M	0x0144 0x0388 0x0000 0x9 0x0
#define IMXRT117X_PAD_AD_14_GPIO9_IO13			0x0144 0x0388 0x0000 0xA 0x0
#define IMXRT117X_PAD_AD_14_FLEXPWM3_PWM0_X		0x0144 0x0388 0x0000 0xB 0x0

#define IMXRT117X_PAD_AD_15_GPIO9_IO14			0x0148 0x038C 0x0000 0xA 0x0
#define IMXRT117X_PAD_AD_15_FLEXPWM3_PWM1_X		0x0148 0x038C 0x0000 0xB 0x0
#define IMXRT117X_PAD_AD_15_SPDIF_IN			0x0148 0x038C 0x06B4 0x0 0x1
#define IMXRT117X_PAD_AD_15_LPUART10_TXD		0x0148 0x038C 0x0628 0x1 0x0
#define IMXRT117X_PAD_AD_15_GPT1_COMPARE2		0x0148 0x038C 0x0000 0x2 0x0
#define IMXRT117X_PAD_AD_15_FLEXSPI1_B_DATA00		0x0148 0x038C 0x0564 0x3 0x0
#define IMXRT117X_PAD_AD_15_VIDEO_MUX_CSI_HSYNC		0x0148 0x038C 0x0000 0x4 0x0
#define IMXRT117X_PAD_AD_15_GPIO_MUX3_IO14		0x0148 0x038C 0x0000 0x5 0x0
#define IMXRT117X_PAD_AD_15_ENET_TX_ER			0x0148 0x038C 0x0000 0x6 0x0
#define IMXRT117X_PAD_AD_15_FLEXIO2_D15			0x0148 0x038C 0x0000 0x8 0x0

#define IMXRT117X_PAD_AD_16_SPDIF_OUT			0x014C 0x0390 0x0000 0x0 0x0
#define IMXRT117X_PAD_AD_16_LPUART10_RXD		0x014C 0x0390 0x0624 0x1 0x0
#define IMXRT117X_PAD_AD_16_GPT1_COMPARE3		0x014C 0x0390 0x0000 0x2 0x0
#define IMXRT117X_PAD_AD_16_FLEXSPI1_B_SCLK		0x014C 0x0390 0x0578 0x3 0x0
#define IMXRT117X_PAD_AD_16_VIDEO_MUX_CSI_DATA09	0x014C 0x0390 0x0000 0x4 0x0
#define IMXRT117X_PAD_AD_16_GPIO_MUX3_IO15		0x014C 0x0390 0x0000 0x5 0x0
#define IMXRT117X_PAD_AD_16_ENET_RX_DATA03		0x014C 0x0390 0x0000 0x6 0x0
#define IMXRT117X_PAD_AD_16_FLEXIO2_D16			0x014C 0x0390 0x0000 0x8 0x0
#define IMXRT117X_PAD_AD_16_ENET_1G_MDC			0x014C 0x0390 0x0000 0x9 0x0
#define IMXRT117X_PAD_AD_16_GPIO9_IO15			0x014C 0x0390 0x0000 0xA 0x0
#define IMXRT117X_PAD_AD_16_FLEXPWM3_PWM2_X		0x014C 0x0390 0x0000 0xB 0x0

#define IMXRT117X_PAD_AD_17_SAI1_MCLK			0x0150 0x0394 0x066C 0x0 0x0
#define IMXRT117X_PAD_AD_17_ACMP1_OUT			0x0150 0x0394 0x0000 0x1 0x0
#define IMXRT117X_PAD_AD_17_GPT1_CLK			0x0150 0x0394 0x0000 0x2 0x0
#define IMXRT117X_PAD_AD_17_FLEXSPI1_A_DQS		0x0150 0x0394 0x0550 0x3 0x1
#define IMXRT117X_PAD_AD_17_VIDEO_MUX_CSI_DATA08	0x0150 0x0394 0x0000 0x4 0x0
#define IMXRT117X_PAD_AD_17_GPIO_MUX3_IO16		0x0150 0x0394 0x0000 0x5 0x0
#define IMXRT117X_PAD_AD_17_ENET_RX_DATA02		0x0150 0x0394 0x0000 0x6 0x0
#define IMXRT117X_PAD_AD_17_FLEXIO2_D17			0x0150 0x0394 0x0000 0x8 0x0
#define IMXRT117X_PAD_AD_17_ENET_1G_MDIO		0x0150 0x0394 0x04C8 0x9 0x2
#define IMXRT117X_PAD_AD_17_GPIO9_IO16			0x0150 0x0394 0x0000 0xA 0x0
#define IMXRT117X_PAD_AD_17_FLEXPWM3_PWM3_X		0x0150 0x0394 0x0000 0xB 0x0

#define IMXRT117X_PAD_AD_18_GPIO9_IO17			0x0154 0x0398 0x0000 0xA 0x0
#define IMXRT117X_PAD_AD_18_FLEXPWM4_PWM0_X		0x0154 0x0398 0x0000 0xB 0x0
#define IMXRT117X_PAD_AD_18_SAI1_RX_SYNC		0x0154 0x0398 0x0678 0x0 0x0
#define IMXRT117X_PAD_AD_18_ACMP2_OUT			0x0154 0x0398 0x0000 0x1 0x0
#define IMXRT117X_PAD_AD_18_LPSPI1_PCS1			0x0154 0x0398 0x0000 0x2 0x0
#define IMXRT117X_PAD_AD_18_FLEXSPI1_A_SS0_B		0x0154 0x0398 0x0000 0x3 0x0
#define IMXRT117X_PAD_AD_18_VIDEO_MUX_CSI_DATA07	0x0154 0x0398 0x0000 0x4 0x0
#define IMXRT117X_PAD_AD_18_GPIO_MUX3_IO17		0x0154 0x0398 0x0000 0x5 0x0
#define IMXRT117X_PAD_AD_18_ENET_CRS			0x0154 0x0398 0x0000 0x6 0x0
#define IMXRT117X_PAD_AD_18_FLEXIO2_D18			0x0154 0x0398 0x0000 0x8 0x0
#define IMXRT117X_PAD_AD_18_LPI2C2_SCL			0x0154 0x0398 0x05B4 0x9 0x1

#define IMXRT117X_PAD_AD_19_SAI1_RX_BCLK		0x0158 0x039C 0x0670 0x0 0x0
#define IMXRT117X_PAD_AD_19_ACMP3_OUT			0x0158 0x039C 0x0000 0x1 0x0
#define IMXRT117X_PAD_AD_19_LPSPI1_PCS2			0x0158 0x039C 0x0000 0x2 0x0
#define IMXRT117X_PAD_AD_19_FLEXSPI1_A_SCLK		0x0158 0x039C 0x0574 0x3 0x0
#define IMXRT117X_PAD_AD_19_VIDEO_MUX_CSI_DATA06	0x0158 0x039C 0x0000 0x4 0x0
#define IMXRT117X_PAD_AD_19_GPIO_MUX3_IO18		0x0158 0x039C 0x0000 0x5 0x0
#define IMXRT117X_PAD_AD_19_ENET_COL			0x0158 0x039C 0x0000 0x6 0x0
#define IMXRT117X_PAD_AD_19_FLEXIO2_D19			0x0158 0x039C 0x0000 0x8 0x0
#define IMXRT117X_PAD_AD_19_LPI2C2_SDA			0x0158 0x039C 0x05B8 0x9 0x1
#define IMXRT117X_PAD_AD_19_GPIO9_IO18			0x0158 0x039C 0x0000 0xA 0x0
#define IMXRT117X_PAD_AD_19_FLEXPWM4_PWM1_X		0x0158 0x039C 0x0000 0xB 0x0

#define IMXRT117X_PAD_AD_20_SAI1_RX_DATA00		0x015C 0x03A0 0x0674 0x0 0x0
#define IMXRT117X_PAD_AD_20_ACMP4_OUT			0x015C 0x03A0 0x0000 0x1 0x0
#define IMXRT117X_PAD_AD_20_LPSPI1_PCS3			0x015C 0x03A0 0x0000 0x2 0x0
#define IMXRT117X_PAD_AD_20_FLEXSPI1_A_DATA00		0x015C 0x03A0 0x0554 0x3 0x0
#define IMXRT117X_PAD_AD_20_VIDEO_MUX_CSI_DATA05	0x015C 0x03A0 0x0000 0x4 0x0
#define IMXRT117X_PAD_AD_20_GPIO_MUX3_IO19		0x015C 0x03A0 0x0000 0x5 0x0
#define IMXRT117X_PAD_AD_20_KPP_ROW07			0x015C 0x03A0 0x05A8 0x6 0x0
#define IMXRT117X_PAD_AD_20_FLEXIO2_D20			0x015C 0x03A0 0x0000 0x8 0x0
#define IMXRT117X_PAD_AD_20_ENET_QOS_1588_EVENT2_OUT	0x015C 0x03A0 0x0000 0x9 0x0
#define IMXRT117X_PAD_AD_20_GPIO9_IO19			0x015C 0x03A0 0x0000 0xA 0x0
#define IMXRT117X_PAD_AD_20_FLEXPWM4_PWM2_X		0x015C 0x03A0 0x0000 0xB 0x0

#define IMXRT117X_PAD_AD_21_SAI1_TX_DATA00		0x0160 0x03A4 0x0000 0x0 0x0
#define IMXRT117X_PAD_AD_21_LPSPI2_PCS1			0x0160 0x03A4 0x05E0 0x2 0x0
#define IMXRT117X_PAD_AD_21_FLEXSPI1_A_DATA01		0x0160 0x03A4 0x0558 0x3 0x0
#define IMXRT117X_PAD_AD_21_VIDEO_MUX_CSI_DATA04	0x0160 0x03A4 0x0000 0x4 0x0
#define IMXRT117X_PAD_AD_21_GPIO_MUX3_IO20		0x0160 0x03A4 0x0000 0x5 0x0
#define IMXRT117X_PAD_AD_21_KPP_COL07			0x0160 0x03A4 0x05A0 0x6 0x0
#define IMXRT117X_PAD_AD_21_FLEXIO2_D21			0x0160 0x03A4 0x0000 0x8 0x0
#define IMXRT117X_PAD_AD_21_ENET_QOS_1588_EVENT2_IN	0x0160 0x03A4 0x0000 0x9 0x0
#define IMXRT117X_PAD_AD_21_GPIO9_IO20			0x0160 0x03A4 0x0000 0xA 0x0
#define IMXRT117X_PAD_AD_21_FLEXPWM4_PWM3_X		0x0160 0x03A4 0x0000 0xB 0x0

#define IMXRT117X_PAD_AD_22_GPIO9_IO21			0x0164 0x03A8 0x0000 0xA 0x0
#define IMXRT117X_PAD_AD_22_SAI1_TX_BCLK		0x0164 0x03A8 0x067C 0x0 0x0
#define IMXRT117X_PAD_AD_22_LPSPI2_PCS2			0x0164 0x03A8 0x0000 0x2 0x0
#define IMXRT117X_PAD_AD_22_FLEXSPI1_A_DATA02		0x0164 0x03A8 0x055C 0x3 0x0
#define IMXRT117X_PAD_AD_22_VIDEO_MUX_CSI_DATA03	0x0164 0x03A8 0x0000 0x4 0x0
#define IMXRT117X_PAD_AD_22_GPIO_MUX3_IO21		0x0164 0x03A8 0x0000 0x5 0x0
#define IMXRT117X_PAD_AD_22_KPP_ROW06			0x0164 0x03A8 0x05A4 0x6 0x0
#define IMXRT117X_PAD_AD_22_FLEXIO2_D22			0x0164 0x03A8 0x0000 0x8 0x0
#define IMXRT117X_PAD_AD_22_ENET_QOS_1588_EVENT3_OUT	0x0164 0x03A8 0x0000 0x9 0x0

#define IMXRT117X_PAD_AD_23_SAI1_TX_SYNC		0x0168 0x03AC 0x0680 0x0 0x0
#define IMXRT117X_PAD_AD_23_LPSPI2_PCS3			0x0168 0x03AC 0x0000 0x2 0x0
#define IMXRT117X_PAD_AD_23_FLEXSPI1_A_DATA03		0x0168 0x03AC 0x0560 0x3 0x0
#define IMXRT117X_PAD_AD_23_VIDEO_MUX_CSI_DATA02	0x0168 0x03AC 0x0000 0x4 0x0
#define IMXRT117X_PAD_AD_23_GPIO_MUX3_IO22		0x0168 0x03AC 0x0000 0x5 0x0
#define IMXRT117X_PAD_AD_23_KPP_COL06			0x0168 0x03AC 0x059C 0x6 0x0
#define IMXRT117X_PAD_AD_23_FLEXIO2_D23			0x0168 0x03AC 0x0000 0x8 0x0
#define IMXRT117X_PAD_AD_23_ENET_QOS_1588_EVENT3_IN	0x0168 0x03AC 0x0000 0x9 0x0
#define IMXRT117X_PAD_AD_23_GPIO9_IO22			0x0168 0x03AC 0x0000 0xA 0x0

#define IMXRT117X_PAD_AD_24_LPUART1_TXD			0x016C 0x03B0 0x0620 0x0 0x0
#define IMXRT117X_PAD_AD_24_LPSPI2_SCK			0x016C 0x03B0 0x05E4 0x1 0x0
#define IMXRT117X_PAD_AD_24_VIDEO_MUX_CSI_DATA00	0x016C 0x03B0 0x0000 0x2 0x0
#define IMXRT117X_PAD_AD_24_ENET_RX_EN			0x016C 0x03B0 0x04B8 0x3 0x0
#define IMXRT117X_PAD_AD_24_FLEXPWM2_PWM0_A		0x016C 0x03B0 0x0518 0x4 0x1
#define IMXRT117X_PAD_AD_24_GPIO_MUX3_IO23		0x016C 0x03B0 0x0000 0x5 0x0
#define IMXRT117X_PAD_AD_24_KPP_ROW05			0x016C 0x03B0 0x0000 0x6 0x0
#define IMXRT117X_PAD_AD_24_FLEXIO2_D24			0x016C 0x03B0 0x0000 0x8 0x0
#define IMXRT117X_PAD_AD_24_LPI2C4_SCL			0x016C 0x03B0 0x05C4 0x9 0x0
#define IMXRT117X_PAD_AD_24_GPIO9_IO23			0x016C 0x03B0 0x0000 0xA 0x0

#define IMXRT117X_PAD_AD_25_LPUART1_RXD			0x0170 0x03B4 0x061C 0x0 0x0
#define IMXRT117X_PAD_AD_25_LPSPI2_PCS0			0x0170 0x03B4 0x05DC 0x1 0x0
#define IMXRT117X_PAD_AD_25_VIDEO_MUX_CSI_DATA01	0x0170 0x03B4 0x0000 0x2 0x0
#define IMXRT117X_PAD_AD_25_ENET_RX_ER			0x0170 0x03B4 0x04BC 0x3 0x0
#define IMXRT117X_PAD_AD_25_FLEXPWM2_PWM0_B		0x0170 0x03B4 0x0524 0x4 0x1
#define IMXRT117X_PAD_AD_25_GPIO_MUX3_IO24		0x0170 0x03B4 0x0000 0x5 0x0
#define IMXRT117X_PAD_AD_25_KPP_COL05			0x0170 0x03B4 0x0000 0x6 0x0
#define IMXRT117X_PAD_AD_25_FLEXIO2_D25			0x0170 0x03B4 0x0000 0x8 0x0
#define IMXRT117X_PAD_AD_25_LPI2C4_SDA			0x0170 0x03B4 0x05C8 0x9 0x0
#define IMXRT117X_PAD_AD_25_GPIO9_IO24			0x0170 0x03B4 0x0000 0xA 0x0

#define IMXRT117X_PAD_AD_26_LPUART1_CTS_B		0x0174 0x03B8 0x0000 0x0 0x0
#define IMXRT117X_PAD_AD_26_LPSPI2_SOUT			0x0174 0x03B8 0x05EC 0x1 0x0
#define IMXRT117X_PAD_AD_26_SEMC_CSX01			0x0174 0x03B8 0x0000 0x2 0x0
#define IMXRT117X_PAD_AD_26_ENET_RX_DATA00		0x0174 0x03B8 0x04B0 0x3 0x0
#define IMXRT117X_PAD_AD_26_FLEXPWM2_PWM1_A		0x0174 0x03B8 0x051C 0x4 0x1
#define IMXRT117X_PAD_AD_26_GPIO_MUX3_IO25		0x0174 0x03B8 0x0000 0x5 0x0
#define IMXRT117X_PAD_AD_26_KPP_ROW04			0x0174 0x03B8 0x0000 0x6 0x0
#define IMXRT117X_PAD_AD_26_FLEXIO2_D26			0x0174 0x03B8 0x0000 0x8 0x0
#define IMXRT117X_PAD_AD_26_ENET_QOS_MDC		0x0174 0x03B8 0x0000 0x9 0x0
#define IMXRT117X_PAD_AD_26_GPIO9_IO25			0x0174 0x03B8 0x0000 0xA 0x0
#define IMXRT117X_PAD_AD_26_USDHC2_CD_B			0x0174 0x03B8 0x06D0 0xB 0x1

#define IMXRT117X_PAD_AD_27_LPUART1_RTS_B		0x0178 0x03BC 0x0000 0x0 0x0
#define IMXRT117X_PAD_AD_27_LPSPI2_SIN			0x0178 0x03BC 0x05E8 0x1 0x0
#define IMXRT117X_PAD_AD_27_SEMC_CSX02			0x0178 0x03BC 0x0000 0x2 0x0
#define IMXRT117X_PAD_AD_27_ENET_RX_DATA01		0x0178 0x03BC 0x04B4 0x3 0x0
#define IMXRT117X_PAD_AD_27_FLEXPWM2_PWM1_B		0x0178 0x03BC 0x0528 0x4 0x1
#define IMXRT117X_PAD_AD_27_GPIO_MUX3_IO26		0x0178 0x03BC 0x0000 0x5 0x0
#define IMXRT117X_PAD_AD_27_KPP_COL04			0x0178 0x03BC 0x0000 0x6 0x0
#define IMXRT117X_PAD_AD_27_FLEXIO2_D27			0x0178 0x03BC 0x0000 0x8 0x0
#define IMXRT117X_PAD_AD_27_ENET_QOS_MDIO		0x0178 0x03BC 0x04EC 0x9 0x1
#define IMXRT117X_PAD_AD_27_GPIO9_IO26			0x0178 0x03BC 0x0000 0xA 0x0
#define IMXRT117X_PAD_AD_27_USDHC2_WP			0x0178 0x03BC 0x06D4 0xB 0x1

#define IMXRT117X_PAD_AD_28_GPIO9_IO27			0x017C 0x03C0 0x0000 0xA 0x0
#define IMXRT117X_PAD_AD_28_USDHC2_VSELECT		0x017C 0x03C0 0x0000 0xB 0x0
#define IMXRT117X_PAD_AD_28_LPSPI1_SCK			0x017C 0x03C0 0x05D0 0x0 0x1
#define IMXRT117X_PAD_AD_28_LPUART5_TXD			0x017C 0x03C0 0x0000 0x1 0x0
#define IMXRT117X_PAD_AD_28_SEMC_CSX03			0x017C 0x03C0 0x0000 0x2 0x0
#define IMXRT117X_PAD_AD_28_ENET_TX_EN			0x017C 0x03C0 0x0000 0x3 0x0
#define IMXRT117X_PAD_AD_28_FLEXPWM2_PWM2_A		0x017C 0x03C0 0x0520 0x4 0x1
#define IMXRT117X_PAD_AD_28_GPIO_MUX3_IO27		0x017C 0x03C0 0x0000 0x5 0x0
#define IMXRT117X_PAD_AD_28_KPP_ROW03			0x017C 0x03C0 0x0000 0x6 0x0
#define IMXRT117X_PAD_AD_28_FLEXIO2_D28			0x017C 0x03C0 0x0000 0x8 0x0
#define IMXRT117X_PAD_AD_28_VIDEO_MUX_EXT_DCIC1		0x017C 0x03C0 0x0000 0x9 0x0

#define IMXRT117X_PAD_AD_29_LPSPI1_PCS0			0x0180 0x03C4 0x05CC 0x0 0x1
#define IMXRT117X_PAD_AD_29_LPUART5_RXD			0x0180 0x03C4 0x0000 0x1 0x0
#define IMXRT117X_PAD_AD_29_ENET_REF_CLK		0x0180 0x03C4 0x04A8 0x2 0x0
#define IMXRT117X_PAD_AD_29_ENET_TX_CLK			0x0180 0x03C4 0x04C0 0x3 0x0
#define IMXRT117X_PAD_AD_29_FLEXPWM2_PWM2_B		0x0180 0x03C4 0x052C 0x4 0x1
#define IMXRT117X_PAD_AD_29_GPIO_MUX3_IO28		0x0180 0x03C4 0x0000 0x5 0x0
#define IMXRT117X_PAD_AD_29_KPP_COL03			0x0180 0x03C4 0x0000 0x6 0x0
#define IMXRT117X_PAD_AD_29_FLEXIO2_D29			0x0180 0x03C4 0x0000 0x8 0x0
#define IMXRT117X_PAD_AD_29_VIDEO_MUX_EXT_DCIC2		0x0180 0x03C4 0x0000 0x9 0x0
#define IMXRT117X_PAD_AD_29_GPIO9_IO28			0x0180 0x03C4 0x0000 0xA 0x0
#define IMXRT117X_PAD_AD_29_USDHC2_RESET_B		0x0180 0x03C4 0x0000 0xB 0x0

#define IMXRT117X_PAD_AD_30_LPSPI1_SOUT			0x0184 0x03C8 0x05D8 0x0 0x1
#define IMXRT117X_PAD_AD_30_USB_OTG2_OC			0x0184 0x03C8 0x06B8 0x1 0x1
#define IMXRT117X_PAD_AD_30_FLEXCAN2_TX			0x0184 0x03C8 0x0000 0x2 0x0
#define IMXRT117X_PAD_AD_30_ENET_TX_DATA00		0x0184 0x03C8 0x0000 0x3 0x0
#define IMXRT117X_PAD_AD_30_LPUART3_TXD			0x0184 0x03C8 0x0000 0x4 0x0
#define IMXRT117X_PAD_AD_30_GPIO_MUX3_IO29		0x0184 0x03C8 0x0000 0x5 0x0
#define IMXRT117X_PAD_AD_30_KPP_ROW02			0x0184 0x03C8 0x0000 0x6 0x0
#define IMXRT117X_PAD_AD_30_FLEXIO2_D30			0x0184 0x03C8 0x0000 0x8 0x0
#define IMXRT117X_PAD_AD_30_WDOG2_RESET_B_DEB		0x0184 0x03C8 0x0000 0x9 0x0
#define IMXRT117X_PAD_AD_30_GPIO9_IO29			0x0184 0x03C8 0x0000 0xA 0x0

#define IMXRT117X_PAD_AD_31_LPSPI1_SIN			0x0188 0x03CC 0x05D4 0x0 0x1
#define IMXRT117X_PAD_AD_31_USB_OTG2_PWR		0x0188 0x03CC 0x0000 0x1 0x0
#define IMXRT117X_PAD_AD_31_FLEXCAN2_RX			0x0188 0x03CC 0x049C 0x2 0x1
#define IMXRT117X_PAD_AD_31_ENET_TX_DATA01		0x0188 0x03CC 0x0000 0x3 0x0
#define IMXRT117X_PAD_AD_31_LPUART3_RXD			0x0188 0x03CC 0x0000 0x4 0x0
#define IMXRT117X_PAD_AD_31_GPIO_MUX3_IO30		0x0188 0x03CC 0x0000 0x5 0x0
#define IMXRT117X_PAD_AD_31_KPP_COL02			0x0188 0x03CC 0x0000 0x6 0x0
#define IMXRT117X_PAD_AD_31_FLEXIO2_D31			0x0188 0x03CC 0x0000 0x8 0x0
#define IMXRT117X_PAD_AD_31_WDOG1_RESET_B_DEB		0x0188 0x03CC 0x0000 0x9 0x0
#define IMXRT117X_PAD_AD_31_GPIO9_IO30			0x0188 0x03CC 0x0000 0xA 0x0

#define IMXRT117X_PAD_AD_32_GPIO9_IO31			0x018C 0x03D0 0x0000 0xA 0x0
#define IMXRT117X_PAD_AD_32_LPI2C1_SCL			0x018C 0x03D0 0x05AC 0x0 0x1
#define IMXRT117X_PAD_AD_32_USBPHY2_OTG_ID		0x018C 0x03D0 0x06C4 0x1 0x1
#define IMXRT117X_PAD_AD_32_PGMC_PMIC_RDY		0x018C 0x03D0 0x0000 0x2 0x0
#define IMXRT117X_PAD_AD_32_ENET_MDC			0x018C 0x03D0 0x0000 0x3 0x0
#define IMXRT117X_PAD_AD_32_USDHC1_CD_B			0x018C 0x03D0 0x06C8 0x4 0x0
#define IMXRT117X_PAD_AD_32_GPIO_MUX3_IO31		0x018C 0x03D0 0x0000 0x5 0x0
#define IMXRT117X_PAD_AD_32_KPP_ROW01			0x018C 0x03D0 0x0000 0x6 0x0
#define IMXRT117X_PAD_AD_32_LPUART10_TXD		0x018C 0x03D0 0x0628 0x8 0x1
#define IMXRT117X_PAD_AD_32_ENET_1G_MDC			0x018C 0x03D0 0x0000 0x9 0x0

#define IMXRT117X_PAD_AD_33_LPI2C1_SDA			0x0190 0x03D4 0x05B0 0x0 0x1
#define IMXRT117X_PAD_AD_33_USBPHY1_OTG_ID		0x0190 0x03D4 0x06C0 0x1 0x1
#define IMXRT117X_PAD_AD_33_XBAR1_INOUT17		0x0190 0x03D4 0x0000 0x2 0x0
#define IMXRT117X_PAD_AD_33_ENET_MDIO			0x0190 0x03D4 0x04AC 0x3 0x1
#define IMXRT117X_PAD_AD_33_USDHC1_WP			0x0190 0x03D4 0x06CC 0x4 0x0
#define IMXRT117X_PAD_AD_33_GPIO_MUX4_IO00		0x0190 0x03D4 0x0000 0x5 0x0
#define IMXRT117X_PAD_AD_33_KPP_COL01			0x0190 0x03D4 0x0000 0x6 0x0
#define IMXRT117X_PAD_AD_33_LPUART10_RXD		0x0190 0x03D4 0x0624 0x8 0x1
#define IMXRT117X_PAD_AD_33_ENET_1G_MDIO		0x0190 0x03D4 0x04C8 0x9 0x3
#define IMXRT117X_PAD_AD_33_GPIO10_IO00			0x0190 0x03D4 0x0000 0xA 0x0

#define IMXRT117X_PAD_AD_34_ENET_1G_1588_EVENT0_IN	0x0194 0x03D8 0x0000 0x0 0x0
#define IMXRT117X_PAD_AD_34_USB_OTG1_PWR		0x0194 0x03D8 0x0000 0x1 0x0
#define IMXRT117X_PAD_AD_34_XBAR1_INOUT18		0x0194 0x03D8 0x0000 0x2 0x0
#define IMXRT117X_PAD_AD_34_ENET_1588_EVENT0_IN		0x0194 0x03D8 0x0000 0x3 0x0
#define IMXRT117X_PAD_AD_34_USDHC1_VSELECT		0x0194 0x03D8 0x0000 0x4 0x0
#define IMXRT117X_PAD_AD_34_GPIO_MUX4_IO01		0x0194 0x03D8 0x0000 0x5 0x0
#define IMXRT117X_PAD_AD_34_KPP_ROW00			0x0194 0x03D8 0x0000 0x6 0x0
#define IMXRT117X_PAD_AD_34_LPUART10_CTS_B		0x0194 0x03D8 0x0000 0x8 0x0
#define IMXRT117X_PAD_AD_34_WDOG1_ANY			0x0194 0x03D8 0x0000 0x9 0x0
#define IMXRT117X_PAD_AD_34_GPIO10_IO01			0x0194 0x03D8 0x0000 0xA 0x0

#define IMXRT117X_PAD_AD_35_GPIO10_IO02			0x0198 0x03DC 0x0000 0xA 0x0
#define IMXRT117X_PAD_AD_35_ENET_1G_1588_EVENT0_OUT	0x0198 0x03DC 0x0000 0x0 0x0
#define IMXRT117X_PAD_AD_35_USB_OTG1_OC			0x0198 0x03DC 0x06BC 0x1 0x1
#define IMXRT117X_PAD_AD_35_XBAR1_INOUT19		0x0198 0x03DC 0x0000 0x2 0x0
#define IMXRT117X_PAD_AD_35_ENET_1588_EVENT0_OUT	0x0198 0x03DC 0x0000 0x3 0x0
#define IMXRT117X_PAD_AD_35_USDHC1_RESET_B		0x0198 0x03DC 0x0000 0x4 0x0
#define IMXRT117X_PAD_AD_35_GPIO_MUX4_IO02		0x0198 0x03DC 0x0000 0x5 0x0
#define IMXRT117X_PAD_AD_35_KPP_COL00			0x0198 0x03DC 0x0000 0x6 0x0
#define IMXRT117X_PAD_AD_35_LPUART10_RTS_B		0x0198 0x03DC 0x0000 0x8 0x0
#define IMXRT117X_PAD_AD_35_FLEXSPI1_B_SS1_B		0x0198 0x03DC 0x0000 0x9 0x0

#define IMXRT117X_PAD_SD_B1_00_USDHC1_CMD		0x019C 0x03E0 0x0000 0x0 0x0
#define IMXRT117X_PAD_SD_B1_00_XBAR1_INOUT20		0x019C 0x03E0 0x06D8 0x2 0x1
#define IMXRT117X_PAD_SD_B1_00_GPT4_CAPTURE1		0x019C 0x03E0 0x0000 0x3 0x0
#define IMXRT117X_PAD_SD_B1_00_GPIO_MUX4_IO03		0x019C 0x03E0 0x0000 0x5 0x0
#define IMXRT117X_PAD_SD_B1_00_FLEXSPI2_A_SS0_B		0x019C 0x03E0 0x0000 0x6 0x0
#define IMXRT117X_PAD_SD_B1_00_KPP_ROW07		0x019C 0x03E0 0x05A8 0x8 0x1
#define IMXRT117X_PAD_SD_B1_00_GPIO10_IO03		0x019C 0x03E0 0x0000 0xA 0x0

#define IMXRT117X_PAD_SD_B1_01_USDHC1_CLK		0x01A0 0x03E4 0x0000 0x0 0x0
#define IMXRT117X_PAD_SD_B1_01_XBAR1_INOUT21		0x01A0 0x03E4 0x06DC 0x2 0x1
#define IMXRT117X_PAD_SD_B1_01_GPT4_CAPTURE2		0x01A0 0x03E4 0x0000 0x3 0x0
#define IMXRT117X_PAD_SD_B1_01_GPIO_MUX4_IO04		0x01A0 0x03E4 0x0000 0x5 0x0
#define IMXRT117X_PAD_SD_B1_01_FLEXSPI2_A_SCLK		0x01A0 0x03E4 0x058C 0x6 0x1
#define IMXRT117X_PAD_SD_B1_01_KPP_COL07		0x01A0 0x03E4 0x05A0 0x8 0x1
#define IMXRT117X_PAD_SD_B1_01_GPIO10_IO04		0x01A0 0x03E4 0x0000 0xA 0x0

#define IMXRT117X_PAD_SD_B1_02_GPIO10_IO05		0x01A4 0x03E8 0x0000 0xA 0x0
#define IMXRT117X_PAD_SD_B1_02_USDHC1_DATA0		0x01A4 0x03E8 0x0000 0x0 0x0
#define IMXRT117X_PAD_SD_B1_02_XBAR1_INOUT22		0x01A4 0x03E8 0x06E0 0x2 0x1
#define IMXRT117X_PAD_SD_B1_02_GPT4_COMPARE1		0x01A4 0x03E8 0x0000 0x3 0x0
#define IMXRT117X_PAD_SD_B1_02_GPIO_MUX4_IO05		0x01A4 0x03E8 0x0000 0x5 0x0
#define IMXRT117X_PAD_SD_B1_02_FLEXSPI2_A_DATA00	0x01A4 0x03E8 0x057C 0x6 0x1
#define IMXRT117X_PAD_SD_B1_02_KPP_ROW06		0x01A4 0x03E8 0x05A4 0x8 0x1
#define IMXRT117X_PAD_SD_B1_02_FLEXSPI1_A_SS1_B		0x01A4 0x03E8 0x0000 0x9 0x0

#define IMXRT117X_PAD_SD_B1_03_USDHC1_DATA1		0x01A8 0x03EC 0x0000 0x0 0x0
#define IMXRT117X_PAD_SD_B1_03_XBAR1_INOUT23		0x01A8 0x03EC 0x06E4 0x2 0x1
#define IMXRT117X_PAD_SD_B1_03_GPT4_COMPARE2		0x01A8 0x03EC 0x0000 0x3 0x0
#define IMXRT117X_PAD_SD_B1_03_GPIO_MUX4_IO06		0x01A8 0x03EC 0x0000 0x5 0x0
#define IMXRT117X_PAD_SD_B1_03_FLEXSPI2_A_DATA01	0x01A8 0x03EC 0x0580 0x6 0x1
#define IMXRT117X_PAD_SD_B1_03_KPP_COL06		0x01A8 0x03EC 0x059C 0x8 0x1
#define IMXRT117X_PAD_SD_B1_03_FLEXSPI1_B_SS1_B		0x01A8 0x03EC 0x0000 0x9 0x0
#define IMXRT117X_PAD_SD_B1_03_GPIO10_IO06		0x01A8 0x03EC 0x0000 0xA 0x0

#define IMXRT117X_PAD_SD_B1_04_USDHC1_DATA2		0x01AC 0x03F0 0x0000 0x0 0x0
#define IMXRT117X_PAD_SD_B1_04_XBAR1_INOUT24		0x01AC 0x03F0 0x06E8 0x2 0x1
#define IMXRT117X_PAD_SD_B1_04_GPT4_COMPARE3		0x01AC 0x03F0 0x0000 0x3 0x0
#define IMXRT117X_PAD_SD_B1_04_GPIO_MUX4_IO07		0x01AC 0x03F0 0x0000 0x5 0x0
#define IMXRT117X_PAD_SD_B1_04_FLEXSPI2_A_DATA02	0x01AC 0x03F0 0x0584 0x6 0x1
#define IMXRT117X_PAD_SD_B1_04_FLEXSPI1_B_SS0_B		0x01AC 0x03F0 0x0000 0x8 0x0
#define IMXRT117X_PAD_SD_B1_04_ENET_QOS_1588_EVENT2_AUX_IN	0x01AC 0x03F0 0x0000 0x9 0x0
#define IMXRT117X_PAD_SD_B1_04_GPIO10_IO07		0x01AC 0x03F0 0x0000 0xA 0x0

#define IMXRT117X_PAD_SD_B1_05_GPIO10_IO08		0x01B0 0x03F4 0x0000 0xA 0x0
#define IMXRT117X_PAD_SD_B1_05_USDHC1_DATA3		0x01B0 0x03F4 0x0000 0x0 0x0
#define IMXRT117X_PAD_SD_B1_05_XBAR1_INOUT25		0x01B0 0x03F4 0x06EC 0x2 0x1
#define IMXRT117X_PAD_SD_B1_05_GPT4_CLK			0x01B0 0x03F4 0x0000 0x3 0x0
#define IMXRT117X_PAD_SD_B1_05_GPIO_MUX4_IO08		0x01B0 0x03F4 0x0000 0x5 0x0
#define IMXRT117X_PAD_SD_B1_05_FLEXSPI2_A_DATA03	0x01B0 0x03F4 0x0588 0x6 0x1
#define IMXRT117X_PAD_SD_B1_05_FLEXSPI1_B_DQS		0x01B0 0x03F4 0x0000 0x8 0x0
#define IMXRT117X_PAD_SD_B1_05_ENET_QOS_1588_EVENT3_AUX_IN	0x01B0 0x03F4 0x0000 0x9 0x0

#define IMXRT117X_PAD_SD_B2_00_GPIO10_IO09		0x01B4 0x03F8 0x0000 0xA 0x0
#define IMXRT117X_PAD_SD_B2_00_USDHC2_DATA3		0x01B4 0x03F8 0x0000 0x0 0x0
#define IMXRT117X_PAD_SD_B2_00_FLEXSPI1_B_DATA03	0x01B4 0x03F8 0x0570 0x1 0x1
#define IMXRT117X_PAD_SD_B2_00_ENET_1G_RX_EN		0x01B4 0x03F8 0x04E0 0x2 0x1
#define IMXRT117X_PAD_SD_B2_00_LPUART9_TXD		0x01B4 0x03F8 0x0000 0x3 0x0
#define IMXRT117X_PAD_SD_B2_00_LPSPI4_SCK		0x01B4 0x03F8 0x0610 0x4 0x0
#define IMXRT117X_PAD_SD_B2_00_GPIO_MUX4_IO09		0x01B4 0x03F8 0x0000 0x5 0x0

#define IMXRT117X_PAD_SD_B2_01_USDHC2_DATA2		0x01B8 0x03FC 0x0000 0x0 0x0
#define IMXRT117X_PAD_SD_B2_01_FLEXSPI1_B_DATA02	0x01B8 0x03FC 0x056C 0x1 0x1
#define IMXRT117X_PAD_SD_B2_01_ENET_1G_RX_CLK		0x01B8 0x03FC 0x04CC 0x2 0x1
#define IMXRT117X_PAD_SD_B2_01_LPUART9_RXD		0x01B8 0x03FC 0x0000 0x3 0x0
#define IMXRT117X_PAD_SD_B2_01_LPSPI4_PCS0		0x01B8 0x03FC 0x060C 0x4 0x0
#define IMXRT117X_PAD_SD_B2_01_GPIO_MUX4_IO10		0x01B8 0x03FC 0x0000 0x5 0x0
#define IMXRT117X_PAD_SD_B2_01_GPIO10_IO10		0x01B8 0x03FC 0x0000 0xA 0x0

#define IMXRT117X_PAD_SD_B2_02_GPIO10_IO11		0x01BC 0x0400 0x0000 0xA 0x0
#define IMXRT117X_PAD_SD_B2_02_USDHC2_DATA1		0x01BC 0x0400 0x0000 0x0 0x0
#define IMXRT117X_PAD_SD_B2_02_FLEXSPI1_B_DATA01	0x01BC 0x0400 0x0568 0x1 0x1
#define IMXRT117X_PAD_SD_B2_02_ENET_1G_RX_DATA00	0x01BC 0x0400 0x04D0 0x2 0x1
#define IMXRT117X_PAD_SD_B2_02_LPUART9_CTS_B		0x01BC 0x0400 0x0000 0x3 0x0
#define IMXRT117X_PAD_SD_B2_02_LPSPI4_SOUT		0x01BC 0x0400 0x0618 0x4 0x0
#define IMXRT117X_PAD_SD_B2_02_GPIO_MUX4_IO11		0x01BC 0x0400 0x0000 0x5 0x0

#define IMXRT117X_PAD_SD_B2_03_GPIO10_IO12		0x01C0 0x0404 0x0000 0xA 0x0
#define IMXRT117X_PAD_SD_B2_03_USDHC2_DATA0		0x01C0 0x0404 0x0000 0x0 0x0
#define IMXRT117X_PAD_SD_B2_03_FLEXSPI1_B_DATA00	0x01C0 0x0404 0x0564 0x1 0x1
#define IMXRT117X_PAD_SD_B2_03_ENET_1G_RX_DATA01	0x01C0 0x0404 0x04D4 0x2 0x1
#define IMXRT117X_PAD_SD_B2_03_LPUART9_RTS_B		0x01C0 0x0404 0x0000 0x3 0x0
#define IMXRT117X_PAD_SD_B2_03_LPSPI4_SIN		0x01C0 0x0404 0x0614 0x4 0x0
#define IMXRT117X_PAD_SD_B2_03_GPIO_MUX4_IO12		0x01C0 0x0404 0x0000 0x5 0x0

#define IMXRT117X_PAD_SD_B2_04_USDHC2_CLK		0x01C4 0x0408 0x0000 0x0 0x0
#define IMXRT117X_PAD_SD_B2_04_FLEXSPI1_B_SCLK		0x01C4 0x0408 0x0578 0x1 0x1
#define IMXRT117X_PAD_SD_B2_04_ENET_1G_RX_DATA02	0x01C4 0x0408 0x04D8 0x2 0x1
#define IMXRT117X_PAD_SD_B2_04_FLEXSPI1_A_SS1_B		0x01C4 0x0408 0x0000 0x3 0x0
#define IMXRT117X_PAD_SD_B2_04_LPSPI4_PCS1		0x01C4 0x0408 0x0000 0x4 0x0
#define IMXRT117X_PAD_SD_B2_04_GPIO_MUX4_IO13		0x01C4 0x0408 0x0000 0x5 0x0
#define IMXRT117X_PAD_SD_B2_04_GPIO10_IO13		0x01C4 0x0408 0x0000 0xA 0x0

#define IMXRT117X_PAD_SD_B2_05_GPIO10_IO14		0x01C8 0x040C 0x0000 0xA 0x0
#define IMXRT117X_PAD_SD_B2_05_USDHC2_CMD		0x01C8 0x040C 0x0000 0x0 0x0
#define IMXRT117X_PAD_SD_B2_05_FLEXSPI1_A_DQS		0x01C8 0x040C 0x0550 0x1 0x2
#define IMXRT117X_PAD_SD_B2_05_ENET_1G_RX_DATA03	0x01C8 0x040C 0x04DC 0x2 0x1
#define IMXRT117X_PAD_SD_B2_05_FLEXSPI1_B_SS0_B		0x01C8 0x040C 0x0000 0x3 0x0
#define IMXRT117X_PAD_SD_B2_05_LPSPI4_PCS2		0x01C8 0x040C 0x0000 0x4 0x0
#define IMXRT117X_PAD_SD_B2_05_GPIO_MUX4_IO14		0x01C8 0x040C 0x0000 0x5 0x0

#define IMXRT117X_PAD_SD_B2_06_GPIO10_IO15		0x01CC 0x0410 0x0000 0xA 0x0
#define IMXRT117X_PAD_SD_B2_06_USDHC2_RESET_B		0x01CC 0x0410 0x0000 0x0 0x0
#define IMXRT117X_PAD_SD_B2_06_FLEXSPI1_A_SS0_B		0x01CC 0x0410 0x0000 0x1 0x0
#define IMXRT117X_PAD_SD_B2_06_ENET_1G_TX_DATA03	0x01CC 0x0410 0x0000 0x2 0x0
#define IMXRT117X_PAD_SD_B2_06_LPSPI4_PCS3		0x01CC 0x0410 0x0000 0x3 0x0
#define IMXRT117X_PAD_SD_B2_06_GPT6_CAPTURE1		0x01CC 0x0410 0x0000 0x4 0x0
#define IMXRT117X_PAD_SD_B2_06_GPIO_MUX4_IO15		0x01CC 0x0410 0x0000 0x5 0x0

#define IMXRT117X_PAD_SD_B2_07_USDHC2_STROBE		0x01D0 0x0414 0x0000 0x0 0x0
#define IMXRT117X_PAD_SD_B2_07_FLEXSPI1_A_SCLK		0x01D0 0x0414 0x0574 0x1 0x1
#define IMXRT117X_PAD_SD_B2_07_ENET_1G_TX_DATA02	0x01D0 0x0414 0x0000 0x2 0x0
#define IMXRT117X_PAD_SD_B2_07_LPUART3_CTS_B		0x01D0 0x0414 0x0000 0x3 0x0
#define IMXRT117X_PAD_SD_B2_07_GPT6_CAPTURE2		0x01D0 0x0414 0x0000 0x4 0x0
#define IMXRT117X_PAD_SD_B2_07_GPIO_MUX4_IO16		0x01D0 0x0414 0x0000 0x5 0x0
#define IMXRT117X_PAD_SD_B2_07_LPSPI2_SCK		0x01D0 0x0414 0x05E4 0x6 0x1
#define IMXRT117X_PAD_SD_B2_07_ENET_TX_ER		0x01D0 0x0414 0x0000 0x8 0x0
#define IMXRT117X_PAD_SD_B2_07_ENET_QOS_REF_CLK		0x01D0 0x0414 0x04A0 0x9 0x1
#define IMXRT117X_PAD_SD_B2_07_GPIO10_IO16		0x01D0 0x0414 0x0000 0xA 0x0

#define IMXRT117X_PAD_SD_B2_08_GPIO10_IO17		0x01D4 0x0418 0x0000 0xA 0x0
#define IMXRT117X_PAD_SD_B2_08_USDHC2_DATA4		0x01D4 0x0418 0x0000 0x0 0x0
#define IMXRT117X_PAD_SD_B2_08_FLEXSPI1_A_DATA00	0x01D4 0x0418 0x0554 0x1 0x1
#define IMXRT117X_PAD_SD_B2_08_ENET_1G_TX_DATA01	0x01D4 0x0418 0x0000 0x2 0x0
#define IMXRT117X_PAD_SD_B2_08_LPUART3_RTS_B		0x01D4 0x0418 0x0000 0x3 0x0
#define IMXRT117X_PAD_SD_B2_08_GPT6_COMPARE1		0x01D4 0x0418 0x0000 0x4 0x0
#define IMXRT117X_PAD_SD_B2_08_GPIO_MUX4_IO17		0x01D4 0x0418 0x0000 0x5 0x0
#define IMXRT117X_PAD_SD_B2_08_LPSPI2_PCS0		0x01D4 0x0418 0x05DC 0x6 0x1

#define IMXRT117X_PAD_SD_B2_09_GPIO10_IO18		0x01D8 0x041C 0x0000 0xA 0x0
#define IMXRT117X_PAD_SD_B2_09_USDHC2_DATA5		0x01D8 0x041C 0x0000 0x0 0x0
#define IMXRT117X_PAD_SD_B2_09_FLEXSPI1_A_DATA01	0x01D8 0x041C 0x0558 0x1 0x1
#define IMXRT117X_PAD_SD_B2_09_ENET_1G_TX_DATA00	0x01D8 0x041C 0x0000 0x2 0x0
#define IMXRT117X_PAD_SD_B2_09_LPUART5_CTS_B		0x01D8 0x041C 0x0000 0x3 0x0
#define IMXRT117X_PAD_SD_B2_09_GPT6_COMPARE2		0x01D8 0x041C 0x0000 0x4 0x0
#define IMXRT117X_PAD_SD_B2_09_GPIO_MUX4_IO18		0x01D8 0x041C 0x0000 0x5 0x0
#define IMXRT117X_PAD_SD_B2_09_LPSPI2_SOUT		0x01D8 0x041C 0x05EC 0x6 0x1

#define IMXRT117X_PAD_SD_B2_10_GPIO10_IO19		0x01DC 0x0420 0x0000 0xA 0x0
#define IMXRT117X_PAD_SD_B2_10_USDHC2_DATA6		0x01DC 0x0420 0x0000 0x0 0x0
#define IMXRT117X_PAD_SD_B2_10_FLEXSPI1_A_DATA02	0x01DC 0x0420 0x055C 0x1 0x1
#define IMXRT117X_PAD_SD_B2_10_ENET_1G_TX_EN		0x01DC 0x0420 0x0000 0x2 0x0
#define IMXRT117X_PAD_SD_B2_10_LPUART5_RTS_B		0x01DC 0x0420 0x0000 0x3 0x0
#define IMXRT117X_PAD_SD_B2_10_GPT6_COMPARE3		0x01DC 0x0420 0x0000 0x4 0x0
#define IMXRT117X_PAD_SD_B2_10_GPIO_MUX4_IO19		0x01DC 0x0420 0x0000 0x5 0x0
#define IMXRT117X_PAD_SD_B2_10_LPSPI2_SIN		0x01DC 0x0420 0x05E8 0x6 0x1

#define IMXRT117X_PAD_SD_B2_11_USDHC2_DATA7		0x01E0 0x0424 0x0000 0x0 0x0
#define IMXRT117X_PAD_SD_B2_11_FLEXSPI1_A_DATA03	0x01E0 0x0424 0x0560 0x1 0x1
#define IMXRT117X_PAD_SD_B2_11_ENET_1G_TX_CLK_IO	0x01E0 0x0424 0x04E8 0x2 0x1
#define IMXRT117X_PAD_SD_B2_11_ENET_1G_REF_CLK		0x01E0 0x0424 0x04C4 0x3 0x1
#define IMXRT117X_PAD_SD_B2_11_GPT6_CLK			0x01E0 0x0424 0x0000 0x4 0x0
#define IMXRT117X_PAD_SD_B2_11_GPIO_MUX4_IO20		0x01E0 0x0424 0x0000 0x5 0x0
#define IMXRT117X_PAD_SD_B2_11_LPSPI2_PCS1		0x01E0 0x0424 0x05E0 0x6 0x1
#define IMXRT117X_PAD_SD_B2_11_GPIO10_IO20		0x01E0 0x0424 0x0000 0xA 0x0

#define IMXRT117X_PAD_DISP_B1_00_VIDEO_MUX_LCDIF_CLK	0x01E4 0x0428 0x0000 0x0 0x0
#define IMXRT117X_PAD_DISP_B1_00_ENET_1G_RX_EN		0x01E4 0x0428 0x04E0 0x1 0x2
#define IMXRT117X_PAD_DISP_B1_00_TMR1_TIMER0		0x01E4 0x0428 0x063C 0x3 0x2
#define IMXRT117X_PAD_DISP_B1_00_XBAR1_INOUT26		0x01E4 0x0428 0x06F0 0x4 0x1
#define IMXRT117X_PAD_DISP_B1_00_GPIO_MUX4_IO21		0x01E4 0x0428 0x0000 0x5 0x0
#define IMXRT117X_PAD_DISP_B1_00_ENET_QOS_RX_EN		0x01E4 0x0428 0x04F8 0x8 0x0
#define IMXRT117X_PAD_DISP_B1_00_GPIO10_IO21		0x01E4 0x0428 0x0000 0xA 0x0

#define IMXRT117X_PAD_DISP_B1_01_VIDEO_MUX_LCDIF_ENABLE	0x01E8 0x042C 0x0000 0x0 0x0
#define IMXRT117X_PAD_DISP_B1_01_ENET_1G_RX_CLK		0x01E8 0x042C 0x04CC 0x1 0x2
#define IMXRT117X_PAD_DISP_B1_01_ENET_1G_RX_ER		0x01E8 0x042C 0x04E4 0x2 0x1
#define IMXRT117X_PAD_DISP_B1_01_TMR1_TIMER1		0x01E8 0x042C 0x0640 0x3 0x2
#define IMXRT117X_PAD_DISP_B1_01_XBAR1_INOUT27		0x01E8 0x042C 0x06F4 0x4 0x1
#define IMXRT117X_PAD_DISP_B1_01_GPIO_MUX4_IO22		0x01E8 0x042C 0x0000 0x5 0x0
#define IMXRT117X_PAD_DISP_B1_01_ENET_QOS_RX_CLK	0x01E8 0x042C 0x0000 0x8 0x0
#define IMXRT117X_PAD_DISP_B1_01_ENET_QOS_RX_ER		0x01E8 0x042C 0x04FC 0x9 0x0
#define IMXRT117X_PAD_DISP_B1_01_GPIO10_IO22		0x01E8 0x042C 0x0000 0xA 0x0

#define IMXRT117X_PAD_DISP_B1_02_GPIO10_IO23		0x01EC 0x0430 0x0000 0xA 0x0
#define IMXRT117X_PAD_DISP_B1_02_VIDEO_MUX_LCDIF_HSYNC	0x01EC 0x0430 0x0000 0x0 0x0
#define IMXRT117X_PAD_DISP_B1_02_ENET_1G_RX_DATA00	0x01EC 0x0430 0x04D0 0x1 0x2
#define IMXRT117X_PAD_DISP_B1_02_LPI2C3_SCL		0x01EC 0x0430 0x05BC 0x2 0x0
#define IMXRT117X_PAD_DISP_B1_02_TMR1_TIMER2		0x01EC 0x0430 0x0644 0x3 0x1
#define IMXRT117X_PAD_DISP_B1_02_XBAR1_INOUT28		0x01EC 0x0430 0x06F8 0x4 0x1
#define IMXRT117X_PAD_DISP_B1_02_GPIO_MUX4_IO23		0x01EC 0x0430 0x0000 0x5 0x0
#define IMXRT117X_PAD_DISP_B1_02_ENET_QOS_RX_DATA00	0x01EC 0x0430 0x04F0 0x8 0x0
#define IMXRT117X_PAD_DISP_B1_02_LPUART1_TXD		0x01EC 0x0430 0x0620 0x9 0x1

#define IMXRT117X_PAD_DISP_B1_03_VIDEO_MUX_LCDIF_VSYNC	0x01F0 0x0434 0x0000 0x0 0x0
#define IMXRT117X_PAD_DISP_B1_03_ENET_1G_RX_DATA01	0x01F0 0x0434 0x04D4 0x1 0x2
#define IMXRT117X_PAD_DISP_B1_03_LPI2C3_SDA		0x01F0 0x0434 0x05C0 0x2 0x0
#define IMXRT117X_PAD_DISP_B1_03_TMR2_TIMER0		0x01F0 0x0434 0x0648 0x3 0x2
#define IMXRT117X_PAD_DISP_B1_03_XBAR1_INOUT29		0x01F0 0x0434 0x06FC 0x4 0x1
#define IMXRT117X_PAD_DISP_B1_03_GPIO_MUX4_IO24		0x01F0 0x0434 0x0000 0x5 0x0
#define IMXRT117X_PAD_DISP_B1_03_ENET_QOS_RX_DATA01	0x01F0 0x0434 0x04F4 0x8 0x0
#define IMXRT117X_PAD_DISP_B1_03_LPUART1_RXD		0x01F0 0x0434 0x061C 0x9 0x1
#define IMXRT117X_PAD_DISP_B1_03_GPIO10_IO24		0x01F0 0x0434 0x0000 0xA 0x0

#define IMXRT117X_PAD_DISP_B1_04_VIDEO_MUX_LCDIF_DATA00	0x01F4 0x0438 0x0000 0x0 0x0
#define IMXRT117X_PAD_DISP_B1_04_ENET_1G_RX_DATA02	0x01F4 0x0438 0x04D8 0x1 0x2
#define IMXRT117X_PAD_DISP_B1_04_LPUART4_RXD		0x01F4 0x0438 0x0000 0x2 0x0
#define IMXRT117X_PAD_DISP_B1_04_TMR2_TIMER1		0x01F4 0x0438 0x064C 0x3 0x2
#define IMXRT117X_PAD_DISP_B1_04_XBAR1_INOUT30		0x01F4 0x0438 0x0700 0x4 0x1
#define IMXRT117X_PAD_DISP_B1_04_GPIO_MUX4_IO25		0x01F4 0x0438 0x0000 0x5 0x0
#define IMXRT117X_PAD_DISP_B1_04_ENET_QOS_RX_DATA02	0x01F4 0x0438 0x0000 0x8 0x0
#define IMXRT117X_PAD_DISP_B1_04_LPSPI3_SCK		0x01F4 0x0438 0x0600 0x9 0x1
#define IMXRT117X_PAD_DISP_B1_04_GPIO10_IO25		0x01F4 0x0438 0x0000 0xA 0x0

#define IMXRT117X_PAD_DISP_B1_05_GPIO10_IO26		0x01F8 0x043C 0x0000 0xA 0x0
#define IMXRT117X_PAD_DISP_B1_05_VIDEO_MUX_LCDIF_DATA01	0x01F8 0x043C 0x0000 0x0 0x0
#define IMXRT117X_PAD_DISP_B1_05_ENET_1G_RX_DATA03	0x01F8 0x043C 0x04DC 0x1 0x2
#define IMXRT117X_PAD_DISP_B1_05_LPUART4_CTS_B		0x01F8 0x043C 0x0000 0x2 0x0
#define IMXRT117X_PAD_DISP_B1_05_TMR2_TIMER2		0x01F8 0x043C 0x0650 0x3 0x1
#define IMXRT117X_PAD_DISP_B1_05_XBAR1_INOUT31		0x01F8 0x043C 0x0704 0x4 0x1
#define IMXRT117X_PAD_DISP_B1_05_GPIO_MUX4_IO26		0x01F8 0x043C 0x0000 0x5 0x0
#define IMXRT117X_PAD_DISP_B1_05_ENET_QOS_RX_DATA03	0x01F8 0x043C 0x0000 0x8 0x0
#define IMXRT117X_PAD_DISP_B1_05_LPSPI3_SIN		0x01F8 0x043C 0x0604 0x9 0x1

#define IMXRT117X_PAD_DISP_B1_06_VIDEO_MUX_LCDIF_DATA02	0x01FC 0x0440 0x0000 0x0 0x0
#define IMXRT117X_PAD_DISP_B1_06_ENET_1G_TX_DATA03	0x01FC 0x0440 0x0000 0x1 0x0
#define IMXRT117X_PAD_DISP_B1_06_LPUART4_TXD		0x01FC 0x0440 0x0000 0x2 0x0
#define IMXRT117X_PAD_DISP_B1_06_TMR3_TIMER0		0x01FC 0x0440 0x0654 0x3 0x2
#define IMXRT117X_PAD_DISP_B1_06_XBAR1_INOUT32		0x01FC 0x0440 0x0708 0x4 0x1
#define IMXRT117X_PAD_DISP_B1_06_GPIO_MUX4_IO27		0x01FC 0x0440 0x0000 0x5 0x0
#define IMXRT117X_PAD_DISP_B1_06_SRC_BT_CFG00		0x01FC 0x0440 0x0000 0x6 0x0
#define IMXRT117X_PAD_DISP_B1_06_ENET_QOS_TX_DATA03	0x01FC 0x0440 0x0000 0x8 0x0
#define IMXRT117X_PAD_DISP_B1_06_LPSPI3_SOUT		0x01FC 0x0440 0x0608 0x9 0x1
#define IMXRT117X_PAD_DISP_B1_06_GPIO10_IO27		0x01FC 0x0440 0x0000 0xA 0x0

#define IMXRT117X_PAD_DISP_B1_07_VIDEO_MUX_LCDIF_DATA03	0x0200 0x0444 0x0000 0x0 0x0
#define IMXRT117X_PAD_DISP_B1_07_ENET_1G_TX_DATA02	0x0200 0x0444 0x0000 0x1 0x0
#define IMXRT117X_PAD_DISP_B1_07_LPUART4_RTS_B		0x0200 0x0444 0x0000 0x2 0x0
#define IMXRT117X_PAD_DISP_B1_07_TMR3_TIMER1		0x0200 0x0444 0x0658 0x3 0x2
#define IMXRT117X_PAD_DISP_B1_07_XBAR1_INOUT33		0x0200 0x0444 0x070C 0x4 0x1
#define IMXRT117X_PAD_DISP_B1_07_GPIO_MUX4_IO28		0x0200 0x0444 0x0000 0x5 0x0
#define IMXRT117X_PAD_DISP_B1_07_SRC_BT_CFG01		0x0200 0x0444 0x0000 0x6 0x0
#define IMXRT117X_PAD_DISP_B1_07_ENET_QOS_TX_DATA02	0x0200 0x0444 0x0000 0x8 0x0
#define IMXRT117X_PAD_DISP_B1_07_LPSPI3_PCS0		0x0200 0x0444 0x05F0 0x9 0x1
#define IMXRT117X_PAD_DISP_B1_07_GPIO10_IO28		0x0200 0x0444 0x0000 0xA 0x0

#define IMXRT117X_PAD_DISP_B1_08_GPIO10_IO29		0x0204 0x0448 0x0000 0xA 0x0
#define IMXRT117X_PAD_DISP_B1_08_VIDEO_MUX_LCDIF_DATA04	0x0204 0x0448 0x0000 0x0 0x0
#define IMXRT117X_PAD_DISP_B1_08_ENET_1G_TX_DATA01	0x0204 0x0448 0x0000 0x1 0x0
#define IMXRT117X_PAD_DISP_B1_08_USDHC1_CD_B		0x0204 0x0448 0x06C8 0x2 0x1
#define IMXRT117X_PAD_DISP_B1_08_TMR3_TIMER2		0x0204 0x0448 0x065C 0x3 0x1
#define IMXRT117X_PAD_DISP_B1_08_XBAR1_INOUT34		0x0204 0x0448 0x0710 0x4 0x1
#define IMXRT117X_PAD_DISP_B1_08_GPIO_MUX4_IO29		0x0204 0x0448 0x0000 0x5 0x0
#define IMXRT117X_PAD_DISP_B1_08_SRC_BT_CFG02		0x0204 0x0448 0x0000 0x6 0x0
#define IMXRT117X_PAD_DISP_B1_08_ENET_QOS_TX_DATA01	0x0204 0x0448 0x0000 0x8 0x0
#define IMXRT117X_PAD_DISP_B1_08_LPSPI3_PCS1		0x0204 0x0448 0x05F4 0x9 0x1

#define IMXRT117X_PAD_DISP_B1_09_VIDEO_MUX_LCDIF_DATA05	0x0208 0x044C 0x0000 0x0 0x0
#define IMXRT117X_PAD_DISP_B1_09_ENET_1G_TX_DATA00	0x0208 0x044C 0x0000 0x1 0x0
#define IMXRT117X_PAD_DISP_B1_09_USDHC1_WP		0x0208 0x044C 0x06CC 0x2 0x1
#define IMXRT117X_PAD_DISP_B1_09_TMR4_TIMER0		0x0208 0x044C 0x0660 0x3 0x2
#define IMXRT117X_PAD_DISP_B1_09_XBAR1_INOUT35		0x0208 0x044C 0x0714 0x4 0x1
#define IMXRT117X_PAD_DISP_B1_09_GPIO_MUX4_IO30		0x0208 0x044C 0x0000 0x5 0x0
#define IMXRT117X_PAD_DISP_B1_09_SRC_BT_CFG03		0x0208 0x044C 0x0000 0x6 0x0
#define IMXRT117X_PAD_DISP_B1_09_ENET_QOS_TX_DATA00	0x0208 0x044C 0x0000 0x8 0x0
#define IMXRT117X_PAD_DISP_B1_09_LPSPI3_PCS2		0x0208 0x044C 0x05F8 0x9 0x1
#define IMXRT117X_PAD_DISP_B1_09_GPIO10_IO30		0x0208 0x044C 0x0000 0xA 0x0

#define IMXRT117X_PAD_DISP_B1_10_VIDEO_MUX_LCDIF_DATA06	0x020C 0x0450 0x0000 0x0 0x0
#define IMXRT117X_PAD_DISP_B1_10_ENET_1G_TX_EN		0x020C 0x0450 0x0000 0x1 0x0
#define IMXRT117X_PAD_DISP_B1_10_USDHC1_RESET_B		0x020C 0x0450 0x0000 0x2 0x0
#define IMXRT117X_PAD_DISP_B1_10_TMR4_TIMER1		0x020C 0x0450 0x0664 0x3 0x2
#define IMXRT117X_PAD_DISP_B1_10_XBAR1_INOUT36		0x020C 0x0450 0x0000 0x4 0x0
#define IMXRT117X_PAD_DISP_B1_10_GPIO_MUX4_IO31		0x020C 0x0450 0x0000 0x5 0x0
#define IMXRT117X_PAD_DISP_B1_10_SRC_BT_CFG04		0x020C 0x0450 0x0000 0x6 0x0
#define IMXRT117X_PAD_DISP_B1_10_ENET_QOS_TX_EN		0x020C 0x0450 0x0000 0x8 0x0
#define IMXRT117X_PAD_DISP_B1_10_LPSPI3_PCS3		0x020C 0x0450 0x05FC 0x9 0x1
#define IMXRT117X_PAD_DISP_B1_10_GPIO10_IO31		0x020C 0x0450 0x0000 0xA 0x0

#define IMXRT117X_PAD_DISP_B1_11_VIDEO_MUX_LCDIF_DATA07	0x0210 0x0454 0x0000 0x0 0x0
#define IMXRT117X_PAD_DISP_B1_11_ENET_1G_TX_CLK_IO	0x0210 0x0454 0x04E8 0x1 0x2
#define IMXRT117X_PAD_DISP_B1_11_ENET_1G_REF_CLK	0x0210 0x0454 0x04C4 0x2 0x2
#define IMXRT117X_PAD_DISP_B1_11_TMR4_TIMER2		0x0210 0x0454 0x0668 0x3 0x1
#define IMXRT117X_PAD_DISP_B1_11_XBAR1_INOUT37		0x0210 0x0454 0x0000 0x4 0x0
#define IMXRT117X_PAD_DISP_B1_11_GPIO_MUX5_IO00		0x0210 0x0454 0x0000 0x5 0x0
#define IMXRT117X_PAD_DISP_B1_11_SRC_BT_CFG05		0x0210 0x0454 0x0000 0x6 0x0
#define IMXRT117X_PAD_DISP_B1_11_ENET_QOS_TX_CLK	0x0210 0x0454 0x04A4 0x8 0x0
#define IMXRT117X_PAD_DISP_B1_11_ENET_QOS_REF_CLK	0x0210 0x0454 0x04A0 0x9 0x2
#define IMXRT117X_PAD_DISP_B1_11_GPIO11_IO00		0x0210 0x0454 0x0000 0xA 0x0

#define IMXRT117X_PAD_DISP_B2_00_GPIO11_IO01		0x0214 0x0458 0x0000 0xA 0x0
#define IMXRT117X_PAD_DISP_B2_00_VIDEO_MUX_LCDIF_DATA08	0x0214 0x0458 0x0000 0x0 0x0
#define IMXRT117X_PAD_DISP_B2_00_WDOG1_B		0x0214 0x0458 0x0000 0x1 0x0
#define IMXRT117X_PAD_DISP_B2_00_MQS_RIGHT		0x0214 0x0458 0x0000 0x2 0x0
#define IMXRT117X_PAD_DISP_B2_00_ENET_1G_TX_ER		0x0214 0x0458 0x0000 0x3 0x0
#define IMXRT117X_PAD_DISP_B2_00_SAI1_TX_DATA03		0x0214 0x0458 0x0000 0x4 0x0
#define IMXRT117X_PAD_DISP_B2_00_GPIO_MUX5_IO01		0x0214 0x0458 0x0000 0x5 0x0
#define IMXRT117X_PAD_DISP_B2_00_SRC_BT_CFG06		0x0214 0x0458 0x0000 0x6 0x0
#define IMXRT117X_PAD_DISP_B2_00_ENET_QOS_TX_ER		0x0214 0x0458 0x0000 0x8 0x0

#define IMXRT117X_PAD_DISP_B2_01_VIDEO_MUX_LCDIF_DATA09	0x0218 0x045C 0x0000 0x0 0x0
#define IMXRT117X_PAD_DISP_B2_01_USDHC1_VSELECT		0x0218 0x045C 0x0000 0x1 0x0
#define IMXRT117X_PAD_DISP_B2_01_MQS_LEFT		0x0218 0x045C 0x0000 0x2 0x0
#define IMXRT117X_PAD_DISP_B2_01_WDOG2_B		0x0218 0x045C 0x0000 0x3 0x0
#define IMXRT117X_PAD_DISP_B2_01_SAI1_TX_DATA02		0x0218 0x045C 0x0000 0x4 0x0
#define IMXRT117X_PAD_DISP_B2_01_GPIO_MUX5_IO02		0x0218 0x045C 0x0000 0x5 0x0
#define IMXRT117X_PAD_DISP_B2_01_SRC_BT_CFG07		0x0218 0x045C 0x0000 0x6 0x0
#define IMXRT117X_PAD_DISP_B2_01_EWM_OUT_B		0x0218 0x045C 0x0000 0x8 0x0
#define IMXRT117X_PAD_DISP_B2_01_CCM_ENET_REF_CLK_25M	0x0218 0x045C 0x0000 0x9 0x0
#define IMXRT117X_PAD_DISP_B2_01_GPIO11_IO02		0x0218 0x045C 0x0000 0xA 0x0

#define IMXRT117X_PAD_DISP_B2_02_GPIO11_IO03		0x021C 0x0460 0x0000 0xA 0x0
#define IMXRT117X_PAD_DISP_B2_02_VIDEO_MUX_LCDIF_DATA10	0x021C 0x0460 0x0000 0x0 0x0
#define IMXRT117X_PAD_DISP_B2_02_ENET_TX_DATA00		0x021C 0x0460 0x0000 0x1 0x0
#define IMXRT117X_PAD_DISP_B2_02_PIT1_TRIGGER3		0x021C 0x0460 0x0000 0x2 0x0
#define IMXRT117X_PAD_DISP_B2_02_ARM_TRACE00		0x021C 0x0460 0x0000 0x3 0x0
#define IMXRT117X_PAD_DISP_B2_02_SAI1_TX_DATA01		0x021C 0x0460 0x0000 0x4 0x0
#define IMXRT117X_PAD_DISP_B2_02_GPIO_MUX5_IO03		0x021C 0x0460 0x0000 0x5 0x0
#define IMXRT117X_PAD_DISP_B2_02_SRC_BT_CFG08		0x021C 0x0460 0x0000 0x6 0x0
#define IMXRT117X_PAD_DISP_B2_02_ENET_QOS_TX_DATA00	0x021C 0x0460 0x0000 0x8 0x0

#define IMXRT117X_PAD_DISP_B2_03_GPIO11_IO04		0x0220 0x0464 0x0000 0xA 0x0
#define IMXRT117X_PAD_DISP_B2_03_VIDEO_MUX_LCDIF_DATA11	0x0220 0x0464 0x0000 0x0 0x0
#define IMXRT117X_PAD_DISP_B2_03_ENET_TX_DATA01		0x0220 0x0464 0x0000 0x1 0x0
#define IMXRT117X_PAD_DISP_B2_03_PIT1_TRIGGER2		0x0220 0x0464 0x0000 0x2 0x0
#define IMXRT117X_PAD_DISP_B2_03_ARM_TRACE01		0x0220 0x0464 0x0000 0x3 0x0
#define IMXRT117X_PAD_DISP_B2_03_SAI1_MCLK		0x0220 0x0464 0x066C 0x4 0x1
#define IMXRT117X_PAD_DISP_B2_03_GPIO_MUX5_IO04		0x0220 0x0464 0x0000 0x5 0x0
#define IMXRT117X_PAD_DISP_B2_03_SRC_BT_CFG09		0x0220 0x0464 0x0000 0x6 0x0
#define IMXRT117X_PAD_DISP_B2_03_ENET_QOS_TX_DATA01	0x0220 0x0464 0x0000 0x8 0x0

#define IMXRT117X_PAD_DISP_B2_04_VIDEO_MUX_LCDIF_DATA12	0x0224 0x0468 0x0000 0x0 0x0
#define IMXRT117X_PAD_DISP_B2_04_ENET_TX_EN		0x0224 0x0468 0x0000 0x1 0x0
#define IMXRT117X_PAD_DISP_B2_04_PIT1_TRIGGER1		0x0224 0x0468 0x0000 0x2 0x0
#define IMXRT117X_PAD_DISP_B2_04_ARM_TRACE02		0x0224 0x0468 0x0000 0x3 0x0
#define IMXRT117X_PAD_DISP_B2_04_SAI1_RX_SYNC		0x0224 0x0468 0x0678 0x4 0x1
#define IMXRT117X_PAD_DISP_B2_04_GPIO_MUX5_IO05		0x0224 0x0468 0x0000 0x5 0x0
#define IMXRT117X_PAD_DISP_B2_04_SRC_BT_CFG10		0x0224 0x0468 0x0000 0x6 0x0
#define IMXRT117X_PAD_DISP_B2_04_ENET_QOS_TX_EN		0x0224 0x0468 0x0000 0x8 0x0
#define IMXRT117X_PAD_DISP_B2_04_GPIO11_IO05		0x0224 0x0468 0x0000 0xA 0x0

#define IMXRT117X_PAD_DISP_B2_05_GPIO11_IO06		0x0228 0x046C 0x0000 0xA 0x0
#define IMXRT117X_PAD_DISP_B2_05_VIDEO_MUX_LCDIF_DATA13	0x0228 0x046C 0x0000 0x0 0x0
#define IMXRT117X_PAD_DISP_B2_05_ENET_TX_CLK		0x0228 0x046C 0x04C0 0x1 0x1
#define IMXRT117X_PAD_DISP_B2_05_ENET_REF_CLK		0x0228 0x046C 0x04A8 0x2 0x1
#define IMXRT117X_PAD_DISP_B2_05_ARM_TRACE03		0x0228 0x046C 0x0000 0x3 0x0
#define IMXRT117X_PAD_DISP_B2_05_SAI1_RX_BCLK		0x0228 0x046C 0x0670 0x4 0x1
#define IMXRT117X_PAD_DISP_B2_05_GPIO_MUX5_IO06		0x0228 0x046C 0x0000 0x5 0x0
#define IMXRT117X_PAD_DISP_B2_05_SRC_BT_CFG11		0x0228 0x046C 0x0000 0x6 0x0
#define IMXRT117X_PAD_DISP_B2_05_ENET_QOS_TX_CLK	0x0228 0x046C 0x04A4 0x8 0x1

#define IMXRT117X_PAD_DISP_B2_06_GPIO11_IO07		0x022C 0x0470 0x0000 0xA 0x0
#define IMXRT117X_PAD_DISP_B2_06_VIDEO_MUX_LCDIF_DATA14	0x022C 0x0470 0x0000 0x0 0x0
#define IMXRT117X_PAD_DISP_B2_06_ENET_RX_DATA00		0x022C 0x0470 0x04B0 0x1 0x1
#define IMXRT117X_PAD_DISP_B2_06_LPUART7_TXD		0x022C 0x0470 0x0630 0x2 0x1
#define IMXRT117X_PAD_DISP_B2_06_ARM_TRACE_CLK		0x022C 0x0470 0x0000 0x3 0x0
#define IMXRT117X_PAD_DISP_B2_06_SAI1_RX_DATA00		0x022C 0x0470 0x0674 0x4 0x1
#define IMXRT117X_PAD_DISP_B2_06_GPIO_MUX5_IO07		0x022C 0x0470 0x0000 0x5 0x0
#define IMXRT117X_PAD_DISP_B2_06_ENET_QOS_RX_DATA00	0x022C 0x0470 0x04F0 0x8 0x1

#define IMXRT117X_PAD_DISP_B2_07_VIDEO_MUX_LCDIF_DATA15	0x0230 0x0474 0x0000 0x0 0x0
#define IMXRT117X_PAD_DISP_B2_07_ENET_RX_DATA01		0x0230 0x0474 0x04B4 0x1 0x1
#define IMXRT117X_PAD_DISP_B2_07_LPUART7_RXD		0x0230 0x0474 0x062C 0x2 0x1
#define IMXRT117X_PAD_DISP_B2_07_ARM_TRACE_SWO		0x0230 0x0474 0x0000 0x3 0x0
#define IMXRT117X_PAD_DISP_B2_07_SAI1_TX_DATA00		0x0230 0x0474 0x0000 0x4 0x0
#define IMXRT117X_PAD_DISP_B2_07_GPIO_MUX5_IO08		0x0230 0x0474 0x0000 0x5 0x0
#define IMXRT117X_PAD_DISP_B2_07_ENET_QOS_RX_DATA01	0x0230 0x0474 0x04F4 0x8 0x1
#define IMXRT117X_PAD_DISP_B2_07_GPIO11_IO08		0x0230 0x0474 0x0000 0xA 0x0

#define IMXRT117X_PAD_DISP_B2_08_GPIO11_IO09		0x0234 0x0478 0x0000 0xA 0x0
#define IMXRT117X_PAD_DISP_B2_08_VIDEO_MUX_LCDIF_DATA16	0x0234 0x0478 0x0000 0x0 0x0
#define IMXRT117X_PAD_DISP_B2_08_ENET_RX_EN		0x0234 0x0478 0x04B8 0x1 0x1
#define IMXRT117X_PAD_DISP_B2_08_LPUART8_TXD		0x0234 0x0478 0x0638 0x2 0x1
#define IMXRT117X_PAD_DISP_B2_08_ARM_CM7_EVENTO		0x0234 0x0478 0x0000 0x3 0x0
#define IMXRT117X_PAD_DISP_B2_08_SAI1_TX_BCLK		0x0234 0x0478 0x067C 0x4 0x1
#define IMXRT117X_PAD_DISP_B2_08_GPIO_MUX5_IO09		0x0234 0x0478 0x0000 0x5 0x0
#define IMXRT117X_PAD_DISP_B2_08_ENET_QOS_RX_EN		0x0234 0x0478 0x04F8 0x8 0x1
#define IMXRT117X_PAD_DISP_B2_08_LPUART1_TXD		0x0234 0x0478 0x0620 0x9 0x2

#define IMXRT117X_PAD_DISP_B2_09_GPIO11_IO10		0x0238 0x047C 0x0000 0xA 0x0
#define IMXRT117X_PAD_DISP_B2_09_VIDEO_MUX_LCDIF_DATA17	0x0238 0x047C 0x0000 0x0 0x0
#define IMXRT117X_PAD_DISP_B2_09_ENET_RX_ER		0x0238 0x047C 0x04BC 0x1 0x1
#define IMXRT117X_PAD_DISP_B2_09_LPUART8_RXD		0x0238 0x047C 0x0634 0x2 0x1
#define IMXRT117X_PAD_DISP_B2_09_ARM_CM7_EVENTI		0x0238 0x047C 0x0000 0x3 0x0
#define IMXRT117X_PAD_DISP_B2_09_SAI1_TX_SYNC		0x0238 0x047C 0x0680 0x4 0x1
#define IMXRT117X_PAD_DISP_B2_09_GPIO_MUX5_IO10		0x0238 0x047C 0x0000 0x5 0x0
#define IMXRT117X_PAD_DISP_B2_09_ENET_QOS_RX_ER		0x0238 0x047C 0x04FC 0x8 0x1
#define IMXRT117X_PAD_DISP_B2_09_LPUART1_RXD		0x0238 0x047C 0x061C 0x9 0x2

#define IMXRT117X_PAD_DISP_B2_10_GPIO11_IO11		0x023C 0x0480 0x0000 0xA 0x0
#define IMXRT117X_PAD_DISP_B2_10_VIDEO_MUX_LCDIF_DATA18	0x023C 0x0480 0x0000 0x0 0x0
#define IMXRT117X_PAD_DISP_B2_10_EMVSIM2_IO		0x023C 0x0480 0x06A8 0x1 0x1
#define IMXRT117X_PAD_DISP_B2_10_LPUART2_TXD		0x023C 0x0480 0x0000 0x2 0x0
#define IMXRT117X_PAD_DISP_B2_10_WDOG2_RESET_B_DEB	0x023C 0x0480 0x0000 0x3 0x0
#define IMXRT117X_PAD_DISP_B2_10_XBAR1_INOUT38		0x023C 0x0480 0x0000 0x4 0x0
#define IMXRT117X_PAD_DISP_B2_10_GPIO_MUX5_IO11		0x023C 0x0480 0x0000 0x5 0x0
#define IMXRT117X_PAD_DISP_B2_10_LPI2C3_SCL		0x023C 0x0480 0x05BC 0x6 0x1
#define IMXRT117X_PAD_DISP_B2_10_ENET_QOS_RX_ER		0x023C 0x0480 0x04FC 0x8 0x2
#define IMXRT117X_PAD_DISP_B2_10_SPDIF_IN		0x023C 0x0480 0x06B4 0x9 0x2

#define IMXRT117X_PAD_DISP_B2_11_VIDEO_MUX_LCDIF_DATA19	0x0240 0x0484 0x0000 0x0 0x0
#define IMXRT117X_PAD_DISP_B2_11_EMVSIM2_CLK		0x0240 0x0484 0x0000 0x1 0x0
#define IMXRT117X_PAD_DISP_B2_11_LPUART2_RXD		0x0240 0x0484 0x0000 0x2 0x0
#define IMXRT117X_PAD_DISP_B2_11_WDOG1_RESET_B_DEB	0x0240 0x0484 0x0000 0x3 0x0
#define IMXRT117X_PAD_DISP_B2_11_XBAR1_INOUT39		0x0240 0x0484 0x0000 0x4 0x0
#define IMXRT117X_PAD_DISP_B2_11_GPIO_MUX5_IO12		0x0240 0x0484 0x0000 0x5 0x0
#define IMXRT117X_PAD_DISP_B2_11_LPI2C3_SDA		0x0240 0x0484 0x05C0 0x6 0x1
#define IMXRT117X_PAD_DISP_B2_11_ENET_QOS_CRS		0x0240 0x0484 0x0000 0x8 0x0
#define IMXRT117X_PAD_DISP_B2_11_SPDIF_OUT		0x0240 0x0484 0x0000 0x9 0x0
#define IMXRT117X_PAD_DISP_B2_11_GPIO11_IO12		0x0240 0x0484 0x0000 0xA 0x0

#define IMXRT117X_PAD_DISP_B2_12_GPIO11_IO13		0x0244 0x0488 0x0000 0xA 0x0
#define IMXRT117X_PAD_DISP_B2_12_VIDEO_MUX_LCDIF_DATA20	0x0244 0x0488 0x0000 0x0 0x0
#define IMXRT117X_PAD_DISP_B2_12_EMVSIM2_RST		0x0244 0x0488 0x0000 0x1 0x0
#define IMXRT117X_PAD_DISP_B2_12_FLEXCAN1_TX		0x0244 0x0488 0x0000 0x2 0x0
#define IMXRT117X_PAD_DISP_B2_12_LPUART2_CTS_B		0x0244 0x0488 0x0000 0x3 0x0
#define IMXRT117X_PAD_DISP_B2_12_XBAR1_INOUT40		0x0244 0x0488 0x0000 0x4 0x0
#define IMXRT117X_PAD_DISP_B2_12_GPIO_MUX5_IO13		0x0244 0x0488 0x0000 0x5 0x0
#define IMXRT117X_PAD_DISP_B2_12_LPI2C4_SCL		0x0244 0x0488 0x05C4 0x6 0x1
#define IMXRT117X_PAD_DISP_B2_12_ENET_QOS_COL		0x0244 0x0488 0x0000 0x8 0x0
#define IMXRT117X_PAD_DISP_B2_12_LPSPI4_SCK		0x0244 0x0488 0x0610 0x9 0x1

#define IMXRT117X_PAD_DISP_B2_13_GPIO11_IO14		0x0248 0x048C 0x0000 0xA 0x0
#define IMXRT117X_PAD_DISP_B2_13_VIDEO_MUX_LCDIF_DATA21	0x0248 0x048C 0x0000 0x0 0x0
#define IMXRT117X_PAD_DISP_B2_13_EMVSIM2_SVEN		0x0248 0x048C 0x0000 0x1 0x0
#define IMXRT117X_PAD_DISP_B2_13_FLEXCAN1_RX		0x0248 0x048C 0x0498 0x2 0x1
#define IMXRT117X_PAD_DISP_B2_13_LPUART2_RTS_B		0x0248 0x048C 0x0000 0x3 0x0
#define IMXRT117X_PAD_DISP_B2_13_ENET_REF_CLK		0x0248 0x048C 0x04A8 0x4 0x2
#define IMXRT117X_PAD_DISP_B2_13_GPIO_MUX5_IO14		0x0248 0x048C 0x0000 0x5 0x0
#define IMXRT117X_PAD_DISP_B2_13_LPI2C4_SDA		0x0248 0x048C 0x05C8 0x6 0x1
#define IMXRT117X_PAD_DISP_B2_13_ENET_QOS_1588_EVENT0_OUT	0x0248 0x048C 0x0000 0x8 0x0
#define IMXRT117X_PAD_DISP_B2_13_LPSPI4_SIN		0x0248 0x048C 0x0614 0x9 0x1

#define IMXRT117X_PAD_DISP_B2_14_GPIO_MUX5_IO15		0x024C 0x0490 0x0000 0x5 0x0
#define IMXRT117X_PAD_DISP_B2_14_FLEXCAN1_TX		0x024C 0x0490 0x0000 0x6 0x0
#define IMXRT117X_PAD_DISP_B2_14_ENET_QOS_1588_EVENT0_IN	0x024C 0x0490 0x0000 0x8 0x0
#define IMXRT117X_PAD_DISP_B2_14_LPSPI4_SOUT		0x024C 0x0490 0x0618 0x9 0x1
#define IMXRT117X_PAD_DISP_B2_14_GPIO11_IO15		0x024C 0x0490 0x0000 0xA 0x0
#define IMXRT117X_PAD_DISP_B2_14_VIDEO_MUX_LCDIF_DATA22	0x024C 0x0490 0x0000 0x0 0x0
#define IMXRT117X_PAD_DISP_B2_14_EMVSIM2_PD		0x024C 0x0490 0x06AC 0x1 0x1
#define IMXRT117X_PAD_DISP_B2_14_WDOG2_B		0x024C 0x0490 0x0000 0x2 0x0
#define IMXRT117X_PAD_DISP_B2_14_VIDEO_MUX_EXT_DCIC1	0x024C 0x0490 0x0000 0x3 0x0
#define IMXRT117X_PAD_DISP_B2_14_ENET_1G_REF_CLK	0x024C 0x0490 0x04C4 0x4 0x3

#define IMXRT117X_PAD_DISP_B2_15_VIDEO_MUX_LCDIF_DATA23	0x0250 0x0494 0x0000 0x0 0x0
#define IMXRT117X_PAD_DISP_B2_15_EMVSIM2_POWER_FAIL	0x0250 0x0494 0x06B0 0x1 0x1
#define IMXRT117X_PAD_DISP_B2_15_WDOG1_B		0x0250 0x0494 0x0000 0x2 0x0
#define IMXRT117X_PAD_DISP_B2_15_VIDEO_MUX_EXT_DCIC2	0x0250 0x0494 0x0000 0x3 0x0
#define IMXRT117X_PAD_DISP_B2_15_PIT1_TRIGGER0		0x0250 0x0494 0x0000 0x4 0x0
#define IMXRT117X_PAD_DISP_B2_15_GPIO_MUX5_IO16		0x0250 0x0494 0x0000 0x5 0x0
#define IMXRT117X_PAD_DISP_B2_15_FLEXCAN1_RX		0x0250 0x0494 0x0498 0x6 0x2
#define IMXRT117X_PAD_DISP_B2_15_ENET_QOS_1588_EVENT0_AUX_IN	0x0250 0x0494 0x0000 0x8 0x0
#define IMXRT117X_PAD_DISP_B2_15_LPSPI4_PCS0		0x0250 0x0494 0x060C 0x9 0x1
#define IMXRT117X_PAD_DISP_B2_15_GPIO11_IO16		0x0250 0x0494 0x0000 0xA 0x0

#endif /* __DTS_IMXRT117X_PINFUNC_H */
