#! c:/iverilog-x86/bin/vvp
:ivl_version "10.0 (stable)" "(v10_0)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_028b3098 .scope module, "RippleUp_testbench" "RippleUp_testbench" 2 23;
 .timescale 0 0;
P_0115c368 .param/l "CLOCK_PERIOD" 0 2 27, +C4<00000000000000000000000000001010>;
v028d8ef8_0 .var "Clock", 0 0;
v028d95d8_0 .var "Reset", 0 0;
v028d9420_0 .net "outBus", 3 0, L_028d8f50;  1 drivers
S_028b3168 .scope module, "dut" "RippleUp_Top" 2 36, 3 25 0, S_028b3098;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /OUTPUT 4 "outBus"
v028b0ec0_0 .net "Q1Bar", 0 0, L_028b1498;  1 drivers
v028b0fc8_0 .net "Q2Bar", 0 0, L_028b12e8;  1 drivers
v028b0af8_0 .net "Q3Bar", 0 0, L_028b1600;  1 drivers
v028b0db8_0 .net "Q4Bar", 0 0, L_028b10f0;  1 drivers
v028b0b50_0 .net "clk", 0 0, v028d8ef8_0;  1 drivers
v028d9630_0 .net "outBus", 3 0, L_028d8f50;  alias, 1 drivers
v028d9160_0 .net "rst", 0 0, v028d95d8_0;  1 drivers
L_028d8f50 .concat8 [ 1 1 1 1], v01159b38_0, v028b0a48_0, v028b1020_0, v028b09f0_0;
S_01154f48 .scope module, "F1" "DFlipFlop" 3 35, 4 22 0, S_028b3168;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "qBar"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
L_028b1498 .functor NOT 1, v01159b38_0, C4<0>, C4<0>, C4<0>;
v0115aab8_0 .net "D", 0 0, L_028b1498;  alias, 1 drivers
v0115a960_0 .net "clk", 0 0, v028d8ef8_0;  alias, 1 drivers
v01159b38_0 .var "q", 0 0;
v028b08e8_0 .net "qBar", 0 0, L_028b1498;  alias, 1 drivers
v028b0ba8_0 .net "rst", 0 0, v028d95d8_0;  alias, 1 drivers
E_0115c3b8/0 .event negedge, v028b0ba8_0;
E_0115c3b8/1 .event posedge, v0115a960_0;
E_0115c3b8 .event/or E_0115c3b8/0, E_0115c3b8/1;
S_01155018 .scope module, "F2" "DFlipFlop" 3 36, 4 22 0, S_028b3168;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "qBar"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
L_028b12e8 .functor NOT 1, v028b0a48_0, C4<0>, C4<0>, C4<0>;
v028b0c00_0 .net "D", 0 0, L_028b12e8;  alias, 1 drivers
v028b0f70_0 .net "clk", 0 0, L_028b1498;  alias, 1 drivers
v028b0a48_0 .var "q", 0 0;
v028b0e10_0 .net "qBar", 0 0, L_028b12e8;  alias, 1 drivers
v028b0940_0 .net "rst", 0 0, v028d95d8_0;  alias, 1 drivers
E_0115c408/0 .event negedge, v028b0ba8_0;
E_0115c408/1 .event posedge, v0115aab8_0;
E_0115c408 .event/or E_0115c408/0, E_0115c408/1;
S_0115bcd0 .scope module, "F3" "DFlipFlop" 3 37, 4 22 0, S_028b3168;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "qBar"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
L_028b1600 .functor NOT 1, v028b1020_0, C4<0>, C4<0>, C4<0>;
v028b0cb0_0 .net "D", 0 0, L_028b1600;  alias, 1 drivers
v028b0aa0_0 .net "clk", 0 0, L_028b12e8;  alias, 1 drivers
v028b1020_0 .var "q", 0 0;
v028b0e68_0 .net "qBar", 0 0, L_028b1600;  alias, 1 drivers
v028b0c58_0 .net "rst", 0 0, v028d95d8_0;  alias, 1 drivers
E_0115c4f8/0 .event negedge, v028b0ba8_0;
E_0115c4f8/1 .event posedge, v028b0c00_0;
E_0115c4f8 .event/or E_0115c4f8/0, E_0115c4f8/1;
S_01153a10 .scope module, "F4" "DFlipFlop" 3 38, 4 22 0, S_028b3168;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "qBar"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
L_028b10f0 .functor NOT 1, v028b09f0_0, C4<0>, C4<0>, C4<0>;
v028b0d08_0 .net "D", 0 0, L_028b10f0;  alias, 1 drivers
v028b0998_0 .net "clk", 0 0, L_028b1600;  alias, 1 drivers
v028b09f0_0 .var "q", 0 0;
v028b0d60_0 .net "qBar", 0 0, L_028b10f0;  alias, 1 drivers
v028b0f18_0 .net "rst", 0 0, v028d95d8_0;  alias, 1 drivers
E_0115c5e8/0 .event negedge, v028b0ba8_0;
E_0115c5e8/1 .event posedge, v028b0cb0_0;
E_0115c5e8 .event/or E_0115c5e8/0, E_0115c5e8/1;
    .scope S_01154f48;
T_0 ;
    %wait E_0115c3b8;
    %load/vec4 v028b0ba8_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v01159b38_0, 0, 1;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0115aab8_0;
    %store/vec4 v01159b38_0, 0, 1;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_01155018;
T_1 ;
    %wait E_0115c408;
    %load/vec4 v028b0940_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v028b0a48_0, 0, 1;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v028b0c00_0;
    %store/vec4 v028b0a48_0, 0, 1;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0115bcd0;
T_2 ;
    %wait E_0115c4f8;
    %load/vec4 v028b0c58_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v028b1020_0, 0, 1;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v028b0cb0_0;
    %store/vec4 v028b1020_0, 0, 1;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_01153a10;
T_3 ;
    %wait E_0115c5e8;
    %load/vec4 v028b0f18_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v028b09f0_0, 0, 1;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v028b0d08_0;
    %store/vec4 v028b09f0_0, 0, 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_028b3098;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v028d8ef8_0, 0;
T_4.0 ;
    %delay 5, 0;
    %load/vec4 v028d8ef8_0;
    %inv;
    %assign/vec4 v028d8ef8_0, 0;
    %jmp T_4.0;
    %end;
    .thread T_4;
    .scope S_028b3098;
T_5 ;
    %vpi_call 2 41 "$dumpfile", "RippleUp.vcd" {0 0 0};
    %vpi_call 2 42 "$dumpvars", 32'sb00000000000000000000000000000001, S_028b3168 {0 0 0};
    %end;
    .thread T_5;
    .scope S_028b3098;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v028d95d8_0, 0;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v028d95d8_0, 0;
    %delay 10, 0;
    %pushi/vec4 50, 0, 32;
T_6.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_6.1, 5;
    %jmp/1 T_6.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %delay 10, 0;
    %jmp T_6.0;
T_6.1 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v028d95d8_0, 0;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v028d95d8_0, 0;
    %delay 10, 0;
    %pushi/vec4 25, 0, 32;
T_6.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_6.3, 5;
    %jmp/1 T_6.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %delay 10, 0;
    %jmp T_6.2;
T_6.3 ;
    %pop/vec4 1;
    %vpi_call 2 54 "$finish" {0 0 0};
    %end;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "RippleUp_testbench.v";
    "./RippleUp_Top.v";
    "./DFlipFlop.v";
