head	1.5;
access;
symbols
	binutils-2_24-branch:1.5.0.12
	binutils-2_24-branchpoint:1.5
	binutils-2_21_1:1.5
	binutils-2_23_2:1.5
	binutils-2_23_1:1.5
	binutils-2_23:1.5
	binutils-2_23-branch:1.5.0.10
	binutils-2_23-branchpoint:1.5
	binutils-2_22_branch:1.5.0.8
	binutils-2_22:1.5
	binutils-2_22-branch:1.5.0.6
	binutils-2_22-branchpoint:1.5
	binutils-2_21:1.5
	binutils-2_21-branch:1.5.0.4
	binutils-2_21-branchpoint:1.5
	binutils-2_20_1:1.5
	binutils-2_20:1.5
	binutils-arc-20081103-branch:1.3.0.6
	binutils-arc-20081103-branchpoint:1.3
	binutils-2_20-branch:1.5.0.2
	binutils-2_20-branchpoint:1.5
	dje-cgen-play1-branch:1.4.0.2
	dje-cgen-play1-branchpoint:1.4
	arc-20081103-branch:1.3.0.4
	arc-20081103-branchpoint:1.3
	binutils-2_19_1:1.3
	binutils-2_19:1.3
	binutils-2_19-branch:1.3.0.2
	binutils-2_19-branchpoint:1.3
	binutils-2_18:1.2
	binutils-2_18-branch:1.2.0.2
	binutils-2_18-branchpoint:1.2
	binutils-csl-coldfire-4_1-32:1.1.2.1
	binutils-csl-sourcerygxx-4_1-32:1.1.2.1
	binutils-csl-innovasic-fido-3_4_4-33:1.1.2.1
	binutils-csl-coldfire-4_1-30:1.1.2.1
	binutils-csl-sourcerygxx-4_1-30:1.1.2.1
	binutils-csl-coldfire-4_1-28:1.1.2.1
	binutils-csl-sourcerygxx-4_1-29:1.1.2.1
	binutils-csl-sourcerygxx-4_1-28:1.1.2.1
	binutils-csl-arm-2006q3-27:1.1.2.1
	binutils-csl-sourcerygxx-4_1-27:1.1.2.1
	binutils-csl-arm-2006q3-26:1.1.2.1
	binutils-csl-sourcerygxx-4_1-26:1.1.2.1
	binutils-csl-sourcerygxx-4_1-25:1.1.2.1
	binutils-csl-sourcerygxx-4_1-24:1.1.2.1
	binutils-csl-sourcerygxx-4_1-23:1.1.2.1
	binutils-csl-sourcerygxx-4_1-21:1.1.2.1
	binutils-csl-arm-2006q3-21:1.1.2.1
	binutils-csl-sourcerygxx-4_1-22:1.1.2.1
	binutils-csl-palmsource-arm-prelinker-1_0-1:1.1.2.1
	binutils-csl-sourcerygxx-4_1-20:1.1.2.1
	binutils-csl-arm-2006q3-19:1.1.2.1
	binutils-csl-sourcerygxx-4_1-19:1.1.2.1
	binutils-csl-sourcerygxx-4_1-18:1.1.2.1
	binutils-csl-renesas-4_1-9:1.1.2.1
	binutils-csl-renesas-4_1-8:1.1.2.1
	binutils-csl-renesas-4_1-7:1.1.2.1
	binutils-csl-renesas-4_1-6:1.1.2.1
	binutils-csl-sourcerygxx-4_1-17:1.1.2.1
	binutils-csl-sourcerygxx-4_1-14:1.1.2.1
	binutils-csl-sourcerygxx-4_1-15:1.1.2.1
	binutils-csl-sourcerygxx-4_1-13:1.1.2.1
	binutils-csl-sourcerygxx-4_1-12:1.1.2.1
	binutils-csl-sourcerygxx-3_4_4-21:1.1.2.1
	binutils_latest_snapshot:1.5
	binutils-csl-2_17-branch:1.1.0.2;
locks; strict;
comment	@# @;


1.5
date	2009.06.29.08.08.15;	author nickc;	state Exp;
branches;
next	1.4;

1.4
date	2008.12.15.17.24.12;	author rearnsha;	state Exp;
branches;
next	1.3;

1.3
date	2008.09.05.11.24.30;	author nickc;	state Exp;
branches;
next	1.2;

1.2
date	2006.06.18.10.05.27;	author nickc;	state Exp;
branches;
next	1.1;

1.1
date	2006.06.15.11.03.01;	author shinwell;	state Exp;
branches
	1.1.2.1;
next	;

1.1.2.1
date	2006.06.15.15.53.11;	author shinwell;	state Exp;
branches;
next	;


desc
@@


1.5
log
@        PR 10288
        * arm-dis.c (enum opcode_sentinels): New:  Used to mark the
        boundary between variaant and generic coprocessor instuctions.
        (coprocessor): Use it.
        Fix architecture version of MCRR and MRRC instructions.
        (arm_opcdes): Fix patterns for STRB and STRH instructions.
        (print_insn_coprocessor): Check architecture and extension masks.
        Print a hexadecimal version of any decimal constant that is
        outside of the range of -16 to +32.
        (print_arm_address): Add a return value of the offset used in the
        adress, if it is worth printing a hexadecimal version of it.
        (print_insn_neon): Print a hexadecimal version of any decimal
        constant that is outside of the range of -16 to +32.
        (print_insn_arm): Likewise.
        (print_insn_thumb16): Likewise.
        (print_insn_thumb32): Likewise.

        PR 10297
        * arm-dis.c (UNDEFINED_INSTRUCTION): New macro for a description
        of an undefined instruction.
        (arm_opcodes): Use it.
        (thumb_opcod): Use it.
        (thumb32_opc): Use it.

        Update expected disassembly regrexps in GAS and LD testsuites.
@
text
@#objdump: -dr --prefix-addresses --show-raw-insn
#skip: *-*-*coff *-*-pe *-*-wince *-*-*aout* *-*-netbsd *-*-riscix* *-*-vxworks
#name: Group relocation tests (ldc)

.*: +file format .*arm.*

Disassembly of section .text:
0[0-9a-f]+ <[^>]+> ed900085 	ldc	0, cr0, \[r0, #532\].*
			0: R_ARM_LDC_PC_G0	f
0[0-9a-f]+ <[^>]+> ed900085 	ldc	0, cr0, \[r0, #532\].*
			4: R_ARM_LDC_PC_G1	f
0[0-9a-f]+ <[^>]+> ed900085 	ldc	0, cr0, \[r0, #532\].*
			8: R_ARM_LDC_PC_G2	f
0[0-9a-f]+ <[^>]+> ed900085 	ldc	0, cr0, \[r0, #532\].*
			c: R_ARM_LDC_SB_G0	f
0[0-9a-f]+ <[^>]+> ed900085 	ldc	0, cr0, \[r0, #532\].*
			10: R_ARM_LDC_SB_G1	f
0[0-9a-f]+ <[^>]+> ed900085 	ldc	0, cr0, \[r0, #532\].*
			14: R_ARM_LDC_SB_G2	f
0[0-9a-f]+ <[^>]+> ed800085 	stc	0, cr0, \[r0, #532\].*
			18: R_ARM_LDC_PC_G0	f
0[0-9a-f]+ <[^>]+> ed800085 	stc	0, cr0, \[r0, #532\].*
			1c: R_ARM_LDC_PC_G1	f
0[0-9a-f]+ <[^>]+> ed800085 	stc	0, cr0, \[r0, #532\].*
			20: R_ARM_LDC_PC_G2	f
0[0-9a-f]+ <[^>]+> ed800085 	stc	0, cr0, \[r0, #532\].*
			24: R_ARM_LDC_SB_G0	f
0[0-9a-f]+ <[^>]+> ed800085 	stc	0, cr0, \[r0, #532\].*
			28: R_ARM_LDC_SB_G1	f
0[0-9a-f]+ <[^>]+> ed800085 	stc	0, cr0, \[r0, #532\].*
			2c: R_ARM_LDC_SB_G2	f
0[0-9a-f]+ <[^>]+> ed100085 	ldc	0, cr0, \[r0, #-532\].*
			30: R_ARM_LDC_PC_G0	f
0[0-9a-f]+ <[^>]+> ed100085 	ldc	0, cr0, \[r0, #-532\].*
			34: R_ARM_LDC_PC_G1	f
0[0-9a-f]+ <[^>]+> ed100085 	ldc	0, cr0, \[r0, #-532\].*
			38: R_ARM_LDC_PC_G2	f
0[0-9a-f]+ <[^>]+> ed100085 	ldc	0, cr0, \[r0, #-532\].*
			3c: R_ARM_LDC_SB_G0	f
0[0-9a-f]+ <[^>]+> ed100085 	ldc	0, cr0, \[r0, #-532\].*
			40: R_ARM_LDC_SB_G1	f
0[0-9a-f]+ <[^>]+> ed100085 	ldc	0, cr0, \[r0, #-532\].*
			44: R_ARM_LDC_SB_G2	f
0[0-9a-f]+ <[^>]+> ed000085 	stc	0, cr0, \[r0, #-532\].*
			48: R_ARM_LDC_PC_G0	f
0[0-9a-f]+ <[^>]+> ed000085 	stc	0, cr0, \[r0, #-532\].*
			4c: R_ARM_LDC_PC_G1	f
0[0-9a-f]+ <[^>]+> ed000085 	stc	0, cr0, \[r0, #-532\].*
			50: R_ARM_LDC_PC_G2	f
0[0-9a-f]+ <[^>]+> ed000085 	stc	0, cr0, \[r0, #-532\].*
			54: R_ARM_LDC_SB_G0	f
0[0-9a-f]+ <[^>]+> ed000085 	stc	0, cr0, \[r0, #-532\].*
			58: R_ARM_LDC_SB_G1	f
0[0-9a-f]+ <[^>]+> ed000085 	stc	0, cr0, \[r0, #-532\].*
			5c: R_ARM_LDC_SB_G2	f
0[0-9a-f]+ <[^>]+> edd00085 	ldcl	0, cr0, \[r0, #532\].*
			60: R_ARM_LDC_PC_G0	f
0[0-9a-f]+ <[^>]+> edd00085 	ldcl	0, cr0, \[r0, #532\].*
			64: R_ARM_LDC_PC_G1	f
0[0-9a-f]+ <[^>]+> edd00085 	ldcl	0, cr0, \[r0, #532\].*
			68: R_ARM_LDC_PC_G2	f
0[0-9a-f]+ <[^>]+> edd00085 	ldcl	0, cr0, \[r0, #532\].*
			6c: R_ARM_LDC_SB_G0	f
0[0-9a-f]+ <[^>]+> edd00085 	ldcl	0, cr0, \[r0, #532\].*
			70: R_ARM_LDC_SB_G1	f
0[0-9a-f]+ <[^>]+> edd00085 	ldcl	0, cr0, \[r0, #532\].*
			74: R_ARM_LDC_SB_G2	f
0[0-9a-f]+ <[^>]+> edc00085 	stcl	0, cr0, \[r0, #532\].*
			78: R_ARM_LDC_PC_G0	f
0[0-9a-f]+ <[^>]+> edc00085 	stcl	0, cr0, \[r0, #532\].*
			7c: R_ARM_LDC_PC_G1	f
0[0-9a-f]+ <[^>]+> edc00085 	stcl	0, cr0, \[r0, #532\].*
			80: R_ARM_LDC_PC_G2	f
0[0-9a-f]+ <[^>]+> edc00085 	stcl	0, cr0, \[r0, #532\].*
			84: R_ARM_LDC_SB_G0	f
0[0-9a-f]+ <[^>]+> edc00085 	stcl	0, cr0, \[r0, #532\].*
			88: R_ARM_LDC_SB_G1	f
0[0-9a-f]+ <[^>]+> edc00085 	stcl	0, cr0, \[r0, #532\].*
			8c: R_ARM_LDC_SB_G2	f
0[0-9a-f]+ <[^>]+> ed500085 	ldcl	0, cr0, \[r0, #-532\].*
			90: R_ARM_LDC_PC_G0	f
0[0-9a-f]+ <[^>]+> ed500085 	ldcl	0, cr0, \[r0, #-532\].*
			94: R_ARM_LDC_PC_G1	f
0[0-9a-f]+ <[^>]+> ed500085 	ldcl	0, cr0, \[r0, #-532\].*
			98: R_ARM_LDC_PC_G2	f
0[0-9a-f]+ <[^>]+> ed500085 	ldcl	0, cr0, \[r0, #-532\].*
			9c: R_ARM_LDC_SB_G0	f
0[0-9a-f]+ <[^>]+> ed500085 	ldcl	0, cr0, \[r0, #-532\].*
			a0: R_ARM_LDC_SB_G1	f
0[0-9a-f]+ <[^>]+> ed500085 	ldcl	0, cr0, \[r0, #-532\].*
			a4: R_ARM_LDC_SB_G2	f
0[0-9a-f]+ <[^>]+> ed400085 	stcl	0, cr0, \[r0, #-532\].*
			a8: R_ARM_LDC_PC_G0	f
0[0-9a-f]+ <[^>]+> ed400085 	stcl	0, cr0, \[r0, #-532\].*
			ac: R_ARM_LDC_PC_G1	f
0[0-9a-f]+ <[^>]+> ed400085 	stcl	0, cr0, \[r0, #-532\].*
			b0: R_ARM_LDC_PC_G2	f
0[0-9a-f]+ <[^>]+> ed400085 	stcl	0, cr0, \[r0, #-532\].*
			b4: R_ARM_LDC_SB_G0	f
0[0-9a-f]+ <[^>]+> ed400085 	stcl	0, cr0, \[r0, #-532\].*
			b8: R_ARM_LDC_SB_G1	f
0[0-9a-f]+ <[^>]+> ed400085 	stcl	0, cr0, \[r0, #-532\].*
			bc: R_ARM_LDC_SB_G2	f
0[0-9a-f]+ <[^>]+> fd900085 	ldc2	0, cr0, \[r0, #532\].*
			c0: R_ARM_LDC_PC_G0	f
0[0-9a-f]+ <[^>]+> fd900085 	ldc2	0, cr0, \[r0, #532\].*
			c4: R_ARM_LDC_PC_G1	f
0[0-9a-f]+ <[^>]+> fd900085 	ldc2	0, cr0, \[r0, #532\].*
			c8: R_ARM_LDC_PC_G2	f
0[0-9a-f]+ <[^>]+> fd900085 	ldc2	0, cr0, \[r0, #532\].*
			cc: R_ARM_LDC_SB_G0	f
0[0-9a-f]+ <[^>]+> fd900085 	ldc2	0, cr0, \[r0, #532\].*
			d0: R_ARM_LDC_SB_G1	f
0[0-9a-f]+ <[^>]+> fd900085 	ldc2	0, cr0, \[r0, #532\].*
			d4: R_ARM_LDC_SB_G2	f
0[0-9a-f]+ <[^>]+> fd800085 	stc2	0, cr0, \[r0, #532\].*
			d8: R_ARM_LDC_PC_G0	f
0[0-9a-f]+ <[^>]+> fd800085 	stc2	0, cr0, \[r0, #532\].*
			dc: R_ARM_LDC_PC_G1	f
0[0-9a-f]+ <[^>]+> fd800085 	stc2	0, cr0, \[r0, #532\].*
			e0: R_ARM_LDC_PC_G2	f
0[0-9a-f]+ <[^>]+> fd800085 	stc2	0, cr0, \[r0, #532\].*
			e4: R_ARM_LDC_SB_G0	f
0[0-9a-f]+ <[^>]+> fd800085 	stc2	0, cr0, \[r0, #532\].*
			e8: R_ARM_LDC_SB_G1	f
0[0-9a-f]+ <[^>]+> fd800085 	stc2	0, cr0, \[r0, #532\].*
			ec: R_ARM_LDC_SB_G2	f
0[0-9a-f]+ <[^>]+> fd100085 	ldc2	0, cr0, \[r0, #-532\].*
			f0: R_ARM_LDC_PC_G0	f
0[0-9a-f]+ <[^>]+> fd100085 	ldc2	0, cr0, \[r0, #-532\].*
			f4: R_ARM_LDC_PC_G1	f
0[0-9a-f]+ <[^>]+> fd100085 	ldc2	0, cr0, \[r0, #-532\].*
			f8: R_ARM_LDC_PC_G2	f
0[0-9a-f]+ <[^>]+> fd100085 	ldc2	0, cr0, \[r0, #-532\].*
			fc: R_ARM_LDC_SB_G0	f
0[0-9a-f]+ <[^>]+> fd100085 	ldc2	0, cr0, \[r0, #-532\].*
			100: R_ARM_LDC_SB_G1	f
0[0-9a-f]+ <[^>]+> fd100085 	ldc2	0, cr0, \[r0, #-532\].*
			104: R_ARM_LDC_SB_G2	f
0[0-9a-f]+ <[^>]+> fd000085 	stc2	0, cr0, \[r0, #-532\].*
			108: R_ARM_LDC_PC_G0	f
0[0-9a-f]+ <[^>]+> fd000085 	stc2	0, cr0, \[r0, #-532\].*
			10c: R_ARM_LDC_PC_G1	f
0[0-9a-f]+ <[^>]+> fd000085 	stc2	0, cr0, \[r0, #-532\].*
			110: R_ARM_LDC_PC_G2	f
0[0-9a-f]+ <[^>]+> fd000085 	stc2	0, cr0, \[r0, #-532\].*
			114: R_ARM_LDC_SB_G0	f
0[0-9a-f]+ <[^>]+> fd000085 	stc2	0, cr0, \[r0, #-532\].*
			118: R_ARM_LDC_SB_G1	f
0[0-9a-f]+ <[^>]+> fd000085 	stc2	0, cr0, \[r0, #-532\].*
			11c: R_ARM_LDC_SB_G2	f
0[0-9a-f]+ <[^>]+> fdd00085 	ldc2l	0, cr0, \[r0, #532\].*
			120: R_ARM_LDC_PC_G0	f
0[0-9a-f]+ <[^>]+> fdd00085 	ldc2l	0, cr0, \[r0, #532\].*
			124: R_ARM_LDC_PC_G1	f
0[0-9a-f]+ <[^>]+> fdd00085 	ldc2l	0, cr0, \[r0, #532\].*
			128: R_ARM_LDC_PC_G2	f
0[0-9a-f]+ <[^>]+> fdd00085 	ldc2l	0, cr0, \[r0, #532\].*
			12c: R_ARM_LDC_SB_G0	f
0[0-9a-f]+ <[^>]+> fdd00085 	ldc2l	0, cr0, \[r0, #532\].*
			130: R_ARM_LDC_SB_G1	f
0[0-9a-f]+ <[^>]+> fdd00085 	ldc2l	0, cr0, \[r0, #532\].*
			134: R_ARM_LDC_SB_G2	f
0[0-9a-f]+ <[^>]+> fdc00085 	stc2l	0, cr0, \[r0, #532\].*
			138: R_ARM_LDC_PC_G0	f
0[0-9a-f]+ <[^>]+> fdc00085 	stc2l	0, cr0, \[r0, #532\].*
			13c: R_ARM_LDC_PC_G1	f
0[0-9a-f]+ <[^>]+> fdc00085 	stc2l	0, cr0, \[r0, #532\].*
			140: R_ARM_LDC_PC_G2	f
0[0-9a-f]+ <[^>]+> fdc00085 	stc2l	0, cr0, \[r0, #532\].*
			144: R_ARM_LDC_SB_G0	f
0[0-9a-f]+ <[^>]+> fdc00085 	stc2l	0, cr0, \[r0, #532\].*
			148: R_ARM_LDC_SB_G1	f
0[0-9a-f]+ <[^>]+> fdc00085 	stc2l	0, cr0, \[r0, #532\].*
			14c: R_ARM_LDC_SB_G2	f
0[0-9a-f]+ <[^>]+> fd500085 	ldc2l	0, cr0, \[r0, #-532\].*
			150: R_ARM_LDC_PC_G0	f
0[0-9a-f]+ <[^>]+> fd500085 	ldc2l	0, cr0, \[r0, #-532\].*
			154: R_ARM_LDC_PC_G1	f
0[0-9a-f]+ <[^>]+> fd500085 	ldc2l	0, cr0, \[r0, #-532\].*
			158: R_ARM_LDC_PC_G2	f
0[0-9a-f]+ <[^>]+> fd500085 	ldc2l	0, cr0, \[r0, #-532\].*
			15c: R_ARM_LDC_SB_G0	f
0[0-9a-f]+ <[^>]+> fd500085 	ldc2l	0, cr0, \[r0, #-532\].*
			160: R_ARM_LDC_SB_G1	f
0[0-9a-f]+ <[^>]+> fd500085 	ldc2l	0, cr0, \[r0, #-532\].*
			164: R_ARM_LDC_SB_G2	f
0[0-9a-f]+ <[^>]+> fd400085 	stc2l	0, cr0, \[r0, #-532\].*
			168: R_ARM_LDC_PC_G0	f
0[0-9a-f]+ <[^>]+> fd400085 	stc2l	0, cr0, \[r0, #-532\].*
			16c: R_ARM_LDC_PC_G1	f
0[0-9a-f]+ <[^>]+> fd400085 	stc2l	0, cr0, \[r0, #-532\].*
			170: R_ARM_LDC_PC_G2	f
0[0-9a-f]+ <[^>]+> fd400085 	stc2l	0, cr0, \[r0, #-532\].*
			174: R_ARM_LDC_SB_G0	f
0[0-9a-f]+ <[^>]+> fd400085 	stc2l	0, cr0, \[r0, #-532\].*
			178: R_ARM_LDC_SB_G1	f
0[0-9a-f]+ <[^>]+> fd400085 	stc2l	0, cr0, \[r0, #-532\].*
			17c: R_ARM_LDC_SB_G2	f
0[0-9a-f]+ <[^>]+> ed900185 	ldfs	f0, \[r0, #532\].*
			180: R_ARM_LDC_PC_G0	f
0[0-9a-f]+ <[^>]+> ed900185 	ldfs	f0, \[r0, #532\].*
			184: R_ARM_LDC_PC_G1	f
0[0-9a-f]+ <[^>]+> ed900185 	ldfs	f0, \[r0, #532\].*
			188: R_ARM_LDC_PC_G2	f
0[0-9a-f]+ <[^>]+> ed900185 	ldfs	f0, \[r0, #532\].*
			18c: R_ARM_LDC_SB_G0	f
0[0-9a-f]+ <[^>]+> ed900185 	ldfs	f0, \[r0, #532\].*
			190: R_ARM_LDC_SB_G1	f
0[0-9a-f]+ <[^>]+> ed900185 	ldfs	f0, \[r0, #532\].*
			194: R_ARM_LDC_SB_G2	f
0[0-9a-f]+ <[^>]+> ed800185 	stfs	f0, \[r0, #532\].*
			198: R_ARM_LDC_PC_G0	f
0[0-9a-f]+ <[^>]+> ed800185 	stfs	f0, \[r0, #532\].*
			19c: R_ARM_LDC_PC_G1	f
0[0-9a-f]+ <[^>]+> ed800185 	stfs	f0, \[r0, #532\].*
			1a0: R_ARM_LDC_PC_G2	f
0[0-9a-f]+ <[^>]+> ed800185 	stfs	f0, \[r0, #532\].*
			1a4: R_ARM_LDC_SB_G0	f
0[0-9a-f]+ <[^>]+> ed800185 	stfs	f0, \[r0, #532\].*
			1a8: R_ARM_LDC_SB_G1	f
0[0-9a-f]+ <[^>]+> ed800185 	stfs	f0, \[r0, #532\].*
			1ac: R_ARM_LDC_SB_G2	f
0[0-9a-f]+ <[^>]+> ed100185 	ldfs	f0, \[r0, #-532\].*
			1b0: R_ARM_LDC_PC_G0	f
0[0-9a-f]+ <[^>]+> ed100185 	ldfs	f0, \[r0, #-532\].*
			1b4: R_ARM_LDC_PC_G1	f
0[0-9a-f]+ <[^>]+> ed100185 	ldfs	f0, \[r0, #-532\].*
			1b8: R_ARM_LDC_PC_G2	f
0[0-9a-f]+ <[^>]+> ed100185 	ldfs	f0, \[r0, #-532\].*
			1bc: R_ARM_LDC_SB_G0	f
0[0-9a-f]+ <[^>]+> ed100185 	ldfs	f0, \[r0, #-532\].*
			1c0: R_ARM_LDC_SB_G1	f
0[0-9a-f]+ <[^>]+> ed100185 	ldfs	f0, \[r0, #-532\].*
			1c4: R_ARM_LDC_SB_G2	f
0[0-9a-f]+ <[^>]+> ed000185 	stfs	f0, \[r0, #-532\].*
			1c8: R_ARM_LDC_PC_G0	f
0[0-9a-f]+ <[^>]+> ed000185 	stfs	f0, \[r0, #-532\].*
			1cc: R_ARM_LDC_PC_G1	f
0[0-9a-f]+ <[^>]+> ed000185 	stfs	f0, \[r0, #-532\].*
			1d0: R_ARM_LDC_PC_G2	f
0[0-9a-f]+ <[^>]+> ed000185 	stfs	f0, \[r0, #-532\].*
			1d4: R_ARM_LDC_SB_G0	f
0[0-9a-f]+ <[^>]+> ed000185 	stfs	f0, \[r0, #-532\].*
			1d8: R_ARM_LDC_SB_G1	f
0[0-9a-f]+ <[^>]+> ed000185 	stfs	f0, \[r0, #-532\].*
			1dc: R_ARM_LDC_SB_G2	f
0[0-9a-f]+ <[^>]+> ed908185 	ldfd	f0, \[r0, #532\].*
			1e0: R_ARM_LDC_PC_G0	f
0[0-9a-f]+ <[^>]+> ed908185 	ldfd	f0, \[r0, #532\].*
			1e4: R_ARM_LDC_PC_G1	f
0[0-9a-f]+ <[^>]+> ed908185 	ldfd	f0, \[r0, #532\].*
			1e8: R_ARM_LDC_PC_G2	f
0[0-9a-f]+ <[^>]+> ed908185 	ldfd	f0, \[r0, #532\].*
			1ec: R_ARM_LDC_SB_G0	f
0[0-9a-f]+ <[^>]+> ed908185 	ldfd	f0, \[r0, #532\].*
			1f0: R_ARM_LDC_SB_G1	f
0[0-9a-f]+ <[^>]+> ed908185 	ldfd	f0, \[r0, #532\].*
			1f4: R_ARM_LDC_SB_G2	f
0[0-9a-f]+ <[^>]+> ed808185 	stfd	f0, \[r0, #532\].*
			1f8: R_ARM_LDC_PC_G0	f
0[0-9a-f]+ <[^>]+> ed808185 	stfd	f0, \[r0, #532\].*
			1fc: R_ARM_LDC_PC_G1	f
0[0-9a-f]+ <[^>]+> ed808185 	stfd	f0, \[r0, #532\].*
			200: R_ARM_LDC_PC_G2	f
0[0-9a-f]+ <[^>]+> ed808185 	stfd	f0, \[r0, #532\].*
			204: R_ARM_LDC_SB_G0	f
0[0-9a-f]+ <[^>]+> ed808185 	stfd	f0, \[r0, #532\].*
			208: R_ARM_LDC_SB_G1	f
0[0-9a-f]+ <[^>]+> ed808185 	stfd	f0, \[r0, #532\].*
			20c: R_ARM_LDC_SB_G2	f
0[0-9a-f]+ <[^>]+> ed108185 	ldfd	f0, \[r0, #-532\].*
			210: R_ARM_LDC_PC_G0	f
0[0-9a-f]+ <[^>]+> ed108185 	ldfd	f0, \[r0, #-532\].*
			214: R_ARM_LDC_PC_G1	f
0[0-9a-f]+ <[^>]+> ed108185 	ldfd	f0, \[r0, #-532\].*
			218: R_ARM_LDC_PC_G2	f
0[0-9a-f]+ <[^>]+> ed108185 	ldfd	f0, \[r0, #-532\].*
			21c: R_ARM_LDC_SB_G0	f
0[0-9a-f]+ <[^>]+> ed108185 	ldfd	f0, \[r0, #-532\].*
			220: R_ARM_LDC_SB_G1	f
0[0-9a-f]+ <[^>]+> ed108185 	ldfd	f0, \[r0, #-532\].*
			224: R_ARM_LDC_SB_G2	f
0[0-9a-f]+ <[^>]+> ed008185 	stfd	f0, \[r0, #-532\].*
			228: R_ARM_LDC_PC_G0	f
0[0-9a-f]+ <[^>]+> ed008185 	stfd	f0, \[r0, #-532\].*
			22c: R_ARM_LDC_PC_G1	f
0[0-9a-f]+ <[^>]+> ed008185 	stfd	f0, \[r0, #-532\].*
			230: R_ARM_LDC_PC_G2	f
0[0-9a-f]+ <[^>]+> ed008185 	stfd	f0, \[r0, #-532\].*
			234: R_ARM_LDC_SB_G0	f
0[0-9a-f]+ <[^>]+> ed008185 	stfd	f0, \[r0, #-532\].*
			238: R_ARM_LDC_SB_G1	f
0[0-9a-f]+ <[^>]+> ed008185 	stfd	f0, \[r0, #-532\].*
			23c: R_ARM_LDC_SB_G2	f
0[0-9a-f]+ <[^>]+> edd00185 	ldfe	f0, \[r0, #532\].*
			240: R_ARM_LDC_PC_G0	f
0[0-9a-f]+ <[^>]+> edd00185 	ldfe	f0, \[r0, #532\].*
			244: R_ARM_LDC_PC_G1	f
0[0-9a-f]+ <[^>]+> edd00185 	ldfe	f0, \[r0, #532\].*
			248: R_ARM_LDC_PC_G2	f
0[0-9a-f]+ <[^>]+> edd00185 	ldfe	f0, \[r0, #532\].*
			24c: R_ARM_LDC_SB_G0	f
0[0-9a-f]+ <[^>]+> edd00185 	ldfe	f0, \[r0, #532\].*
			250: R_ARM_LDC_SB_G1	f
0[0-9a-f]+ <[^>]+> edd00185 	ldfe	f0, \[r0, #532\].*
			254: R_ARM_LDC_SB_G2	f
0[0-9a-f]+ <[^>]+> edc00185 	stfe	f0, \[r0, #532\].*
			258: R_ARM_LDC_PC_G0	f
0[0-9a-f]+ <[^>]+> edc00185 	stfe	f0, \[r0, #532\].*
			25c: R_ARM_LDC_PC_G1	f
0[0-9a-f]+ <[^>]+> edc00185 	stfe	f0, \[r0, #532\].*
			260: R_ARM_LDC_PC_G2	f
0[0-9a-f]+ <[^>]+> edc00185 	stfe	f0, \[r0, #532\].*
			264: R_ARM_LDC_SB_G0	f
0[0-9a-f]+ <[^>]+> edc00185 	stfe	f0, \[r0, #532\].*
			268: R_ARM_LDC_SB_G1	f
0[0-9a-f]+ <[^>]+> edc00185 	stfe	f0, \[r0, #532\].*
			26c: R_ARM_LDC_SB_G2	f
0[0-9a-f]+ <[^>]+> ed500185 	ldfe	f0, \[r0, #-532\].*
			270: R_ARM_LDC_PC_G0	f
0[0-9a-f]+ <[^>]+> ed500185 	ldfe	f0, \[r0, #-532\].*
			274: R_ARM_LDC_PC_G1	f
0[0-9a-f]+ <[^>]+> ed500185 	ldfe	f0, \[r0, #-532\].*
			278: R_ARM_LDC_PC_G2	f
0[0-9a-f]+ <[^>]+> ed500185 	ldfe	f0, \[r0, #-532\].*
			27c: R_ARM_LDC_SB_G0	f
0[0-9a-f]+ <[^>]+> ed500185 	ldfe	f0, \[r0, #-532\].*
			280: R_ARM_LDC_SB_G1	f
0[0-9a-f]+ <[^>]+> ed500185 	ldfe	f0, \[r0, #-532\].*
			284: R_ARM_LDC_SB_G2	f
0[0-9a-f]+ <[^>]+> ed400185 	stfe	f0, \[r0, #-532\].*
			288: R_ARM_LDC_PC_G0	f
0[0-9a-f]+ <[^>]+> ed400185 	stfe	f0, \[r0, #-532\].*
			28c: R_ARM_LDC_PC_G1	f
0[0-9a-f]+ <[^>]+> ed400185 	stfe	f0, \[r0, #-532\].*
			290: R_ARM_LDC_PC_G2	f
0[0-9a-f]+ <[^>]+> ed400185 	stfe	f0, \[r0, #-532\].*
			294: R_ARM_LDC_SB_G0	f
0[0-9a-f]+ <[^>]+> ed400185 	stfe	f0, \[r0, #-532\].*
			298: R_ARM_LDC_SB_G1	f
0[0-9a-f]+ <[^>]+> ed400185 	stfe	f0, \[r0, #-532\].*
			29c: R_ARM_LDC_SB_G2	f
0[0-9a-f]+ <[^>]+> edd08185 	ldfp	f0, \[r0, #532\].*
			2a0: R_ARM_LDC_PC_G0	f
0[0-9a-f]+ <[^>]+> edd08185 	ldfp	f0, \[r0, #532\].*
			2a4: R_ARM_LDC_PC_G1	f
0[0-9a-f]+ <[^>]+> edd08185 	ldfp	f0, \[r0, #532\].*
			2a8: R_ARM_LDC_PC_G2	f
0[0-9a-f]+ <[^>]+> edd08185 	ldfp	f0, \[r0, #532\].*
			2ac: R_ARM_LDC_SB_G0	f
0[0-9a-f]+ <[^>]+> edd08185 	ldfp	f0, \[r0, #532\].*
			2b0: R_ARM_LDC_SB_G1	f
0[0-9a-f]+ <[^>]+> edd08185 	ldfp	f0, \[r0, #532\].*
			2b4: R_ARM_LDC_SB_G2	f
0[0-9a-f]+ <[^>]+> edc08185 	stfp	f0, \[r0, #532\].*
			2b8: R_ARM_LDC_PC_G0	f
0[0-9a-f]+ <[^>]+> edc08185 	stfp	f0, \[r0, #532\].*
			2bc: R_ARM_LDC_PC_G1	f
0[0-9a-f]+ <[^>]+> edc08185 	stfp	f0, \[r0, #532\].*
			2c0: R_ARM_LDC_PC_G2	f
0[0-9a-f]+ <[^>]+> edc08185 	stfp	f0, \[r0, #532\].*
			2c4: R_ARM_LDC_SB_G0	f
0[0-9a-f]+ <[^>]+> edc08185 	stfp	f0, \[r0, #532\].*
			2c8: R_ARM_LDC_SB_G1	f
0[0-9a-f]+ <[^>]+> edc08185 	stfp	f0, \[r0, #532\].*
			2cc: R_ARM_LDC_SB_G2	f
0[0-9a-f]+ <[^>]+> ed508185 	ldfp	f0, \[r0, #-532\].*
			2d0: R_ARM_LDC_PC_G0	f
0[0-9a-f]+ <[^>]+> ed508185 	ldfp	f0, \[r0, #-532\].*
			2d4: R_ARM_LDC_PC_G1	f
0[0-9a-f]+ <[^>]+> ed508185 	ldfp	f0, \[r0, #-532\].*
			2d8: R_ARM_LDC_PC_G2	f
0[0-9a-f]+ <[^>]+> ed508185 	ldfp	f0, \[r0, #-532\].*
			2dc: R_ARM_LDC_SB_G0	f
0[0-9a-f]+ <[^>]+> ed508185 	ldfp	f0, \[r0, #-532\].*
			2e0: R_ARM_LDC_SB_G1	f
0[0-9a-f]+ <[^>]+> ed508185 	ldfp	f0, \[r0, #-532\].*
			2e4: R_ARM_LDC_SB_G2	f
0[0-9a-f]+ <[^>]+> ed408185 	stfp	f0, \[r0, #-532\].*
			2e8: R_ARM_LDC_PC_G0	f
0[0-9a-f]+ <[^>]+> ed408185 	stfp	f0, \[r0, #-532\].*
			2ec: R_ARM_LDC_PC_G1	f
0[0-9a-f]+ <[^>]+> ed408185 	stfp	f0, \[r0, #-532\].*
			2f0: R_ARM_LDC_PC_G2	f
0[0-9a-f]+ <[^>]+> ed408185 	stfp	f0, \[r0, #-532\].*
			2f4: R_ARM_LDC_SB_G0	f
0[0-9a-f]+ <[^>]+> ed408185 	stfp	f0, \[r0, #-532\].*
			2f8: R_ARM_LDC_SB_G1	f
0[0-9a-f]+ <[^>]+> ed408185 	stfp	f0, \[r0, #-532\].*
			2fc: R_ARM_LDC_SB_G2	f
0[0-9a-f]+ <[^>]+> ed900a85 	(vldr|flds)	s0, \[r0, #532\].*
			300: R_ARM_LDC_PC_G0	f
0[0-9a-f]+ <[^>]+> ed900a85 	(vldr|flds)	s0, \[r0, #532\].*
			304: R_ARM_LDC_PC_G1	f
0[0-9a-f]+ <[^>]+> ed900a85 	(vldr|flds)	s0, \[r0, #532\].*
			308: R_ARM_LDC_PC_G2	f
0[0-9a-f]+ <[^>]+> ed900a85 	(vldr|flds)	s0, \[r0, #532\].*
			30c: R_ARM_LDC_SB_G0	f
0[0-9a-f]+ <[^>]+> ed900a85 	(vldr|flds)	s0, \[r0, #532\].*
			310: R_ARM_LDC_SB_G1	f
0[0-9a-f]+ <[^>]+> ed900a85 	(vldr|flds)	s0, \[r0, #532\].*
			314: R_ARM_LDC_SB_G2	f
0[0-9a-f]+ <[^>]+> ed800a85 	(vstr|fsts)	s0, \[r0, #532\].*
			318: R_ARM_LDC_PC_G0	f
0[0-9a-f]+ <[^>]+> ed800a85 	(vstr|fsts)	s0, \[r0, #532\].*
			31c: R_ARM_LDC_PC_G1	f
0[0-9a-f]+ <[^>]+> ed800a85 	(vstr|fsts)	s0, \[r0, #532\].*
			320: R_ARM_LDC_PC_G2	f
0[0-9a-f]+ <[^>]+> ed800a85 	(vstr|fsts)	s0, \[r0, #532\].*
			324: R_ARM_LDC_SB_G0	f
0[0-9a-f]+ <[^>]+> ed800a85 	(vstr|fsts)	s0, \[r0, #532\].*
			328: R_ARM_LDC_SB_G1	f
0[0-9a-f]+ <[^>]+> ed800a85 	(vstr|fsts)	s0, \[r0, #532\].*
			32c: R_ARM_LDC_SB_G2	f
0[0-9a-f]+ <[^>]+> ed100a85 	(vldr|flds)	s0, \[r0, #-532\].*
			330: R_ARM_LDC_PC_G0	f
0[0-9a-f]+ <[^>]+> ed100a85 	(vldr|flds)	s0, \[r0, #-532\].*
			334: R_ARM_LDC_PC_G1	f
0[0-9a-f]+ <[^>]+> ed100a85 	(vldr|flds)	s0, \[r0, #-532\].*
			338: R_ARM_LDC_PC_G2	f
0[0-9a-f]+ <[^>]+> ed100a85 	(vldr|flds)	s0, \[r0, #-532\].*
			33c: R_ARM_LDC_SB_G0	f
0[0-9a-f]+ <[^>]+> ed100a85 	(vldr|flds)	s0, \[r0, #-532\].*
			340: R_ARM_LDC_SB_G1	f
0[0-9a-f]+ <[^>]+> ed100a85 	(vldr|flds)	s0, \[r0, #-532\].*
			344: R_ARM_LDC_SB_G2	f
0[0-9a-f]+ <[^>]+> ed000a85 	(vstr|fsts)	s0, \[r0, #-532\].*
			348: R_ARM_LDC_PC_G0	f
0[0-9a-f]+ <[^>]+> ed000a85 	(vstr|fsts)	s0, \[r0, #-532\].*
			34c: R_ARM_LDC_PC_G1	f
0[0-9a-f]+ <[^>]+> ed000a85 	(vstr|fsts)	s0, \[r0, #-532\].*
			350: R_ARM_LDC_PC_G2	f
0[0-9a-f]+ <[^>]+> ed000a85 	(vstr|fsts)	s0, \[r0, #-532\].*
			354: R_ARM_LDC_SB_G0	f
0[0-9a-f]+ <[^>]+> ed000a85 	(vstr|fsts)	s0, \[r0, #-532\].*
			358: R_ARM_LDC_SB_G1	f
0[0-9a-f]+ <[^>]+> ed000a85 	(vstr|fsts)	s0, \[r0, #-532\].*
			35c: R_ARM_LDC_SB_G2	f
0[0-9a-f]+ <[^>]+> ed900b85 	vldr	d0, \[r0, #532\].*
			360: R_ARM_LDC_PC_G0	f
0[0-9a-f]+ <[^>]+> ed900b85 	vldr	d0, \[r0, #532\].*
			364: R_ARM_LDC_PC_G1	f
0[0-9a-f]+ <[^>]+> ed900b85 	vldr	d0, \[r0, #532\].*
			368: R_ARM_LDC_PC_G2	f
0[0-9a-f]+ <[^>]+> ed900b85 	vldr	d0, \[r0, #532\].*
			36c: R_ARM_LDC_SB_G0	f
0[0-9a-f]+ <[^>]+> ed900b85 	vldr	d0, \[r0, #532\].*
			370: R_ARM_LDC_SB_G1	f
0[0-9a-f]+ <[^>]+> ed900b85 	vldr	d0, \[r0, #532\].*
			374: R_ARM_LDC_SB_G2	f
0[0-9a-f]+ <[^>]+> ed800b85 	vstr	d0, \[r0, #532\].*
			378: R_ARM_LDC_PC_G0	f
0[0-9a-f]+ <[^>]+> ed800b85 	vstr	d0, \[r0, #532\].*
			37c: R_ARM_LDC_PC_G1	f
0[0-9a-f]+ <[^>]+> ed800b85 	vstr	d0, \[r0, #532\].*
			380: R_ARM_LDC_PC_G2	f
0[0-9a-f]+ <[^>]+> ed800b85 	vstr	d0, \[r0, #532\].*
			384: R_ARM_LDC_SB_G0	f
0[0-9a-f]+ <[^>]+> ed800b85 	vstr	d0, \[r0, #532\].*
			388: R_ARM_LDC_SB_G1	f
0[0-9a-f]+ <[^>]+> ed800b85 	vstr	d0, \[r0, #532\].*
			38c: R_ARM_LDC_SB_G2	f
0[0-9a-f]+ <[^>]+> ed100b85 	vldr	d0, \[r0, #-532\].*
			390: R_ARM_LDC_PC_G0	f
0[0-9a-f]+ <[^>]+> ed100b85 	vldr	d0, \[r0, #-532\].*
			394: R_ARM_LDC_PC_G1	f
0[0-9a-f]+ <[^>]+> ed100b85 	vldr	d0, \[r0, #-532\].*
			398: R_ARM_LDC_PC_G2	f
0[0-9a-f]+ <[^>]+> ed100b85 	vldr	d0, \[r0, #-532\].*
			39c: R_ARM_LDC_SB_G0	f
0[0-9a-f]+ <[^>]+> ed100b85 	vldr	d0, \[r0, #-532\].*
			3a0: R_ARM_LDC_SB_G1	f
0[0-9a-f]+ <[^>]+> ed100b85 	vldr	d0, \[r0, #-532\].*
			3a4: R_ARM_LDC_SB_G2	f
0[0-9a-f]+ <[^>]+> ed000b85 	vstr	d0, \[r0, #-532\].*
			3a8: R_ARM_LDC_PC_G0	f
0[0-9a-f]+ <[^>]+> ed000b85 	vstr	d0, \[r0, #-532\].*
			3ac: R_ARM_LDC_PC_G1	f
0[0-9a-f]+ <[^>]+> ed000b85 	vstr	d0, \[r0, #-532\].*
			3b0: R_ARM_LDC_PC_G2	f
0[0-9a-f]+ <[^>]+> ed000b85 	vstr	d0, \[r0, #-532\].*
			3b4: R_ARM_LDC_SB_G0	f
0[0-9a-f]+ <[^>]+> ed000b85 	vstr	d0, \[r0, #-532\].*
			3b8: R_ARM_LDC_SB_G1	f
0[0-9a-f]+ <[^>]+> ed000b85 	vstr	d0, \[r0, #-532\].*
			3bc: R_ARM_LDC_SB_G2	f
0[0-9a-f]+ <[^>]+> ed900b85 	vldr	d0, \[r0, #532\].*
			3c0: R_ARM_LDC_PC_G0	f
0[0-9a-f]+ <[^>]+> ed900b85 	vldr	d0, \[r0, #532\].*
			3c4: R_ARM_LDC_PC_G1	f
0[0-9a-f]+ <[^>]+> ed900b85 	vldr	d0, \[r0, #532\].*
			3c8: R_ARM_LDC_PC_G2	f
0[0-9a-f]+ <[^>]+> ed900b85 	vldr	d0, \[r0, #532\].*
			3cc: R_ARM_LDC_SB_G0	f
0[0-9a-f]+ <[^>]+> ed900b85 	vldr	d0, \[r0, #532\].*
			3d0: R_ARM_LDC_SB_G1	f
0[0-9a-f]+ <[^>]+> ed900b85 	vldr	d0, \[r0, #532\].*
			3d4: R_ARM_LDC_SB_G2	f
0[0-9a-f]+ <[^>]+> ed800b85 	vstr	d0, \[r0, #532\].*
			3d8: R_ARM_LDC_PC_G0	f
0[0-9a-f]+ <[^>]+> ed800b85 	vstr	d0, \[r0, #532\].*
			3dc: R_ARM_LDC_PC_G1	f
0[0-9a-f]+ <[^>]+> ed800b85 	vstr	d0, \[r0, #532\].*
			3e0: R_ARM_LDC_PC_G2	f
0[0-9a-f]+ <[^>]+> ed800b85 	vstr	d0, \[r0, #532\].*
			3e4: R_ARM_LDC_SB_G0	f
0[0-9a-f]+ <[^>]+> ed800b85 	vstr	d0, \[r0, #532\].*
			3e8: R_ARM_LDC_SB_G1	f
0[0-9a-f]+ <[^>]+> ed800b85 	vstr	d0, \[r0, #532\].*
			3ec: R_ARM_LDC_SB_G2	f
0[0-9a-f]+ <[^>]+> ed100b85 	vldr	d0, \[r0, #-532\].*
			3f0: R_ARM_LDC_PC_G0	f
0[0-9a-f]+ <[^>]+> ed100b85 	vldr	d0, \[r0, #-532\].*
			3f4: R_ARM_LDC_PC_G1	f
0[0-9a-f]+ <[^>]+> ed100b85 	vldr	d0, \[r0, #-532\].*
			3f8: R_ARM_LDC_PC_G2	f
0[0-9a-f]+ <[^>]+> ed100b85 	vldr	d0, \[r0, #-532\].*
			3fc: R_ARM_LDC_SB_G0	f
0[0-9a-f]+ <[^>]+> ed100b85 	vldr	d0, \[r0, #-532\].*
			400: R_ARM_LDC_SB_G1	f
0[0-9a-f]+ <[^>]+> ed100b85 	vldr	d0, \[r0, #-532\].*
			404: R_ARM_LDC_SB_G2	f
0[0-9a-f]+ <[^>]+> ed000b85 	vstr	d0, \[r0, #-532\].*
			408: R_ARM_LDC_PC_G0	f
0[0-9a-f]+ <[^>]+> ed000b85 	vstr	d0, \[r0, #-532\].*
			40c: R_ARM_LDC_PC_G1	f
0[0-9a-f]+ <[^>]+> ed000b85 	vstr	d0, \[r0, #-532\].*
			410: R_ARM_LDC_PC_G2	f
0[0-9a-f]+ <[^>]+> ed000b85 	vstr	d0, \[r0, #-532\].*
			414: R_ARM_LDC_SB_G0	f
0[0-9a-f]+ <[^>]+> ed000b85 	vstr	d0, \[r0, #-532\].*
			418: R_ARM_LDC_SB_G1	f
0[0-9a-f]+ <[^>]+> ed000b85 	vstr	d0, \[r0, #-532\].*
			41c: R_ARM_LDC_SB_G2	f
0[0-9a-f]+ <[^>]+> ed900485 	cfldrs	mvf0, \[r0, #532\].*
			420: R_ARM_LDC_PC_G0	f
0[0-9a-f]+ <[^>]+> ed900485 	cfldrs	mvf0, \[r0, #532\].*
			424: R_ARM_LDC_PC_G1	f
0[0-9a-f]+ <[^>]+> ed900485 	cfldrs	mvf0, \[r0, #532\].*
			428: R_ARM_LDC_PC_G2	f
0[0-9a-f]+ <[^>]+> ed900485 	cfldrs	mvf0, \[r0, #532\].*
			42c: R_ARM_LDC_SB_G0	f
0[0-9a-f]+ <[^>]+> ed900485 	cfldrs	mvf0, \[r0, #532\].*
			430: R_ARM_LDC_SB_G1	f
0[0-9a-f]+ <[^>]+> ed900485 	cfldrs	mvf0, \[r0, #532\].*
			434: R_ARM_LDC_SB_G2	f
0[0-9a-f]+ <[^>]+> ed800485 	cfstrs	mvf0, \[r0, #532\].*
			438: R_ARM_LDC_PC_G0	f
0[0-9a-f]+ <[^>]+> ed800485 	cfstrs	mvf0, \[r0, #532\].*
			43c: R_ARM_LDC_PC_G1	f
0[0-9a-f]+ <[^>]+> ed800485 	cfstrs	mvf0, \[r0, #532\].*
			440: R_ARM_LDC_PC_G2	f
0[0-9a-f]+ <[^>]+> ed800485 	cfstrs	mvf0, \[r0, #532\].*
			444: R_ARM_LDC_SB_G0	f
0[0-9a-f]+ <[^>]+> ed800485 	cfstrs	mvf0, \[r0, #532\].*
			448: R_ARM_LDC_SB_G1	f
0[0-9a-f]+ <[^>]+> ed800485 	cfstrs	mvf0, \[r0, #532\].*
			44c: R_ARM_LDC_SB_G2	f
0[0-9a-f]+ <[^>]+> ed100485 	cfldrs	mvf0, \[r0, #-532\].*
			450: R_ARM_LDC_PC_G0	f
0[0-9a-f]+ <[^>]+> ed100485 	cfldrs	mvf0, \[r0, #-532\].*
			454: R_ARM_LDC_PC_G1	f
0[0-9a-f]+ <[^>]+> ed100485 	cfldrs	mvf0, \[r0, #-532\].*
			458: R_ARM_LDC_PC_G2	f
0[0-9a-f]+ <[^>]+> ed100485 	cfldrs	mvf0, \[r0, #-532\].*
			45c: R_ARM_LDC_SB_G0	f
0[0-9a-f]+ <[^>]+> ed100485 	cfldrs	mvf0, \[r0, #-532\].*
			460: R_ARM_LDC_SB_G1	f
0[0-9a-f]+ <[^>]+> ed100485 	cfldrs	mvf0, \[r0, #-532\].*
			464: R_ARM_LDC_SB_G2	f
0[0-9a-f]+ <[^>]+> ed000485 	cfstrs	mvf0, \[r0, #-532\].*
			468: R_ARM_LDC_PC_G0	f
0[0-9a-f]+ <[^>]+> ed000485 	cfstrs	mvf0, \[r0, #-532\].*
			46c: R_ARM_LDC_PC_G1	f
0[0-9a-f]+ <[^>]+> ed000485 	cfstrs	mvf0, \[r0, #-532\].*
			470: R_ARM_LDC_PC_G2	f
0[0-9a-f]+ <[^>]+> ed000485 	cfstrs	mvf0, \[r0, #-532\].*
			474: R_ARM_LDC_SB_G0	f
0[0-9a-f]+ <[^>]+> ed000485 	cfstrs	mvf0, \[r0, #-532\].*
			478: R_ARM_LDC_SB_G1	f
0[0-9a-f]+ <[^>]+> ed000485 	cfstrs	mvf0, \[r0, #-532\].*
			47c: R_ARM_LDC_SB_G2	f
0[0-9a-f]+ <[^>]+> edd00485 	cfldrd	mvd0, \[r0, #532\].*
			480: R_ARM_LDC_PC_G0	f
0[0-9a-f]+ <[^>]+> edd00485 	cfldrd	mvd0, \[r0, #532\].*
			484: R_ARM_LDC_PC_G1	f
0[0-9a-f]+ <[^>]+> edd00485 	cfldrd	mvd0, \[r0, #532\].*
			488: R_ARM_LDC_PC_G2	f
0[0-9a-f]+ <[^>]+> edd00485 	cfldrd	mvd0, \[r0, #532\].*
			48c: R_ARM_LDC_SB_G0	f
0[0-9a-f]+ <[^>]+> edd00485 	cfldrd	mvd0, \[r0, #532\].*
			490: R_ARM_LDC_SB_G1	f
0[0-9a-f]+ <[^>]+> edd00485 	cfldrd	mvd0, \[r0, #532\].*
			494: R_ARM_LDC_SB_G2	f
0[0-9a-f]+ <[^>]+> edc00485 	cfstrd	mvd0, \[r0, #532\].*
			498: R_ARM_LDC_PC_G0	f
0[0-9a-f]+ <[^>]+> edc00485 	cfstrd	mvd0, \[r0, #532\].*
			49c: R_ARM_LDC_PC_G1	f
0[0-9a-f]+ <[^>]+> edc00485 	cfstrd	mvd0, \[r0, #532\].*
			4a0: R_ARM_LDC_PC_G2	f
0[0-9a-f]+ <[^>]+> edc00485 	cfstrd	mvd0, \[r0, #532\].*
			4a4: R_ARM_LDC_SB_G0	f
0[0-9a-f]+ <[^>]+> edc00485 	cfstrd	mvd0, \[r0, #532\].*
			4a8: R_ARM_LDC_SB_G1	f
0[0-9a-f]+ <[^>]+> edc00485 	cfstrd	mvd0, \[r0, #532\].*
			4ac: R_ARM_LDC_SB_G2	f
0[0-9a-f]+ <[^>]+> ed500485 	cfldrd	mvd0, \[r0, #-532\].*
			4b0: R_ARM_LDC_PC_G0	f
0[0-9a-f]+ <[^>]+> ed500485 	cfldrd	mvd0, \[r0, #-532\].*
			4b4: R_ARM_LDC_PC_G1	f
0[0-9a-f]+ <[^>]+> ed500485 	cfldrd	mvd0, \[r0, #-532\].*
			4b8: R_ARM_LDC_PC_G2	f
0[0-9a-f]+ <[^>]+> ed500485 	cfldrd	mvd0, \[r0, #-532\].*
			4bc: R_ARM_LDC_SB_G0	f
0[0-9a-f]+ <[^>]+> ed500485 	cfldrd	mvd0, \[r0, #-532\].*
			4c0: R_ARM_LDC_SB_G1	f
0[0-9a-f]+ <[^>]+> ed500485 	cfldrd	mvd0, \[r0, #-532\].*
			4c4: R_ARM_LDC_SB_G2	f
0[0-9a-f]+ <[^>]+> ed400485 	cfstrd	mvd0, \[r0, #-532\].*
			4c8: R_ARM_LDC_PC_G0	f
0[0-9a-f]+ <[^>]+> ed400485 	cfstrd	mvd0, \[r0, #-532\].*
			4cc: R_ARM_LDC_PC_G1	f
0[0-9a-f]+ <[^>]+> ed400485 	cfstrd	mvd0, \[r0, #-532\].*
			4d0: R_ARM_LDC_PC_G2	f
0[0-9a-f]+ <[^>]+> ed400485 	cfstrd	mvd0, \[r0, #-532\].*
			4d4: R_ARM_LDC_SB_G0	f
0[0-9a-f]+ <[^>]+> ed400485 	cfstrd	mvd0, \[r0, #-532\].*
			4d8: R_ARM_LDC_SB_G1	f
0[0-9a-f]+ <[^>]+> ed400485 	cfstrd	mvd0, \[r0, #-532\].*
			4dc: R_ARM_LDC_SB_G2	f
0[0-9a-f]+ <[^>]+> ed900585 	cfldr32	mvfx0, \[r0, #532\].*
			4e0: R_ARM_LDC_PC_G0	f
0[0-9a-f]+ <[^>]+> ed900585 	cfldr32	mvfx0, \[r0, #532\].*
			4e4: R_ARM_LDC_PC_G1	f
0[0-9a-f]+ <[^>]+> ed900585 	cfldr32	mvfx0, \[r0, #532\].*
			4e8: R_ARM_LDC_PC_G2	f
0[0-9a-f]+ <[^>]+> ed900585 	cfldr32	mvfx0, \[r0, #532\].*
			4ec: R_ARM_LDC_SB_G0	f
0[0-9a-f]+ <[^>]+> ed900585 	cfldr32	mvfx0, \[r0, #532\].*
			4f0: R_ARM_LDC_SB_G1	f
0[0-9a-f]+ <[^>]+> ed900585 	cfldr32	mvfx0, \[r0, #532\].*
			4f4: R_ARM_LDC_SB_G2	f
0[0-9a-f]+ <[^>]+> ed800585 	cfstr32	mvfx0, \[r0, #532\].*
			4f8: R_ARM_LDC_PC_G0	f
0[0-9a-f]+ <[^>]+> ed800585 	cfstr32	mvfx0, \[r0, #532\].*
			4fc: R_ARM_LDC_PC_G1	f
0[0-9a-f]+ <[^>]+> ed800585 	cfstr32	mvfx0, \[r0, #532\].*
			500: R_ARM_LDC_PC_G2	f
0[0-9a-f]+ <[^>]+> ed800585 	cfstr32	mvfx0, \[r0, #532\].*
			504: R_ARM_LDC_SB_G0	f
0[0-9a-f]+ <[^>]+> ed800585 	cfstr32	mvfx0, \[r0, #532\].*
			508: R_ARM_LDC_SB_G1	f
0[0-9a-f]+ <[^>]+> ed800585 	cfstr32	mvfx0, \[r0, #532\].*
			50c: R_ARM_LDC_SB_G2	f
0[0-9a-f]+ <[^>]+> ed100585 	cfldr32	mvfx0, \[r0, #-532\].*
			510: R_ARM_LDC_PC_G0	f
0[0-9a-f]+ <[^>]+> ed100585 	cfldr32	mvfx0, \[r0, #-532\].*
			514: R_ARM_LDC_PC_G1	f
0[0-9a-f]+ <[^>]+> ed100585 	cfldr32	mvfx0, \[r0, #-532\].*
			518: R_ARM_LDC_PC_G2	f
0[0-9a-f]+ <[^>]+> ed100585 	cfldr32	mvfx0, \[r0, #-532\].*
			51c: R_ARM_LDC_SB_G0	f
0[0-9a-f]+ <[^>]+> ed100585 	cfldr32	mvfx0, \[r0, #-532\].*
			520: R_ARM_LDC_SB_G1	f
0[0-9a-f]+ <[^>]+> ed100585 	cfldr32	mvfx0, \[r0, #-532\].*
			524: R_ARM_LDC_SB_G2	f
0[0-9a-f]+ <[^>]+> ed000585 	cfstr32	mvfx0, \[r0, #-532\].*
			528: R_ARM_LDC_PC_G0	f
0[0-9a-f]+ <[^>]+> ed000585 	cfstr32	mvfx0, \[r0, #-532\].*
			52c: R_ARM_LDC_PC_G1	f
0[0-9a-f]+ <[^>]+> ed000585 	cfstr32	mvfx0, \[r0, #-532\].*
			530: R_ARM_LDC_PC_G2	f
0[0-9a-f]+ <[^>]+> ed000585 	cfstr32	mvfx0, \[r0, #-532\].*
			534: R_ARM_LDC_SB_G0	f
0[0-9a-f]+ <[^>]+> ed000585 	cfstr32	mvfx0, \[r0, #-532\].*
			538: R_ARM_LDC_SB_G1	f
0[0-9a-f]+ <[^>]+> ed000585 	cfstr32	mvfx0, \[r0, #-532\].*
			53c: R_ARM_LDC_SB_G2	f
0[0-9a-f]+ <[^>]+> edd00585 	cfldr64	mvdx0, \[r0, #532\].*
			540: R_ARM_LDC_PC_G0	f
0[0-9a-f]+ <[^>]+> edd00585 	cfldr64	mvdx0, \[r0, #532\].*
			544: R_ARM_LDC_PC_G1	f
0[0-9a-f]+ <[^>]+> edd00585 	cfldr64	mvdx0, \[r0, #532\].*
			548: R_ARM_LDC_PC_G2	f
0[0-9a-f]+ <[^>]+> edd00585 	cfldr64	mvdx0, \[r0, #532\].*
			54c: R_ARM_LDC_SB_G0	f
0[0-9a-f]+ <[^>]+> edd00585 	cfldr64	mvdx0, \[r0, #532\].*
			550: R_ARM_LDC_SB_G1	f
0[0-9a-f]+ <[^>]+> edd00585 	cfldr64	mvdx0, \[r0, #532\].*
			554: R_ARM_LDC_SB_G2	f
0[0-9a-f]+ <[^>]+> edc00585 	cfstr64	mvdx0, \[r0, #532\].*
			558: R_ARM_LDC_PC_G0	f
0[0-9a-f]+ <[^>]+> edc00585 	cfstr64	mvdx0, \[r0, #532\].*
			55c: R_ARM_LDC_PC_G1	f
0[0-9a-f]+ <[^>]+> edc00585 	cfstr64	mvdx0, \[r0, #532\].*
			560: R_ARM_LDC_PC_G2	f
0[0-9a-f]+ <[^>]+> edc00585 	cfstr64	mvdx0, \[r0, #532\].*
			564: R_ARM_LDC_SB_G0	f
0[0-9a-f]+ <[^>]+> edc00585 	cfstr64	mvdx0, \[r0, #532\].*
			568: R_ARM_LDC_SB_G1	f
0[0-9a-f]+ <[^>]+> edc00585 	cfstr64	mvdx0, \[r0, #532\].*
			56c: R_ARM_LDC_SB_G2	f
0[0-9a-f]+ <[^>]+> ed500585 	cfldr64	mvdx0, \[r0, #-532\].*
			570: R_ARM_LDC_PC_G0	f
0[0-9a-f]+ <[^>]+> ed500585 	cfldr64	mvdx0, \[r0, #-532\].*
			574: R_ARM_LDC_PC_G1	f
0[0-9a-f]+ <[^>]+> ed500585 	cfldr64	mvdx0, \[r0, #-532\].*
			578: R_ARM_LDC_PC_G2	f
0[0-9a-f]+ <[^>]+> ed500585 	cfldr64	mvdx0, \[r0, #-532\].*
			57c: R_ARM_LDC_SB_G0	f
0[0-9a-f]+ <[^>]+> ed500585 	cfldr64	mvdx0, \[r0, #-532\].*
			580: R_ARM_LDC_SB_G1	f
0[0-9a-f]+ <[^>]+> ed500585 	cfldr64	mvdx0, \[r0, #-532\].*
			584: R_ARM_LDC_SB_G2	f
0[0-9a-f]+ <[^>]+> ed400585 	cfstr64	mvdx0, \[r0, #-532\].*
			588: R_ARM_LDC_PC_G0	f
0[0-9a-f]+ <[^>]+> ed400585 	cfstr64	mvdx0, \[r0, #-532\].*
			58c: R_ARM_LDC_PC_G1	f
0[0-9a-f]+ <[^>]+> ed400585 	cfstr64	mvdx0, \[r0, #-532\].*
			590: R_ARM_LDC_PC_G2	f
0[0-9a-f]+ <[^>]+> ed400585 	cfstr64	mvdx0, \[r0, #-532\].*
			594: R_ARM_LDC_SB_G0	f
0[0-9a-f]+ <[^>]+> ed400585 	cfstr64	mvdx0, \[r0, #-532\].*
			598: R_ARM_LDC_SB_G1	f
0[0-9a-f]+ <[^>]+> ed400585 	cfstr64	mvdx0, \[r0, #-532\].*
			59c: R_ARM_LDC_SB_G2	f
@


1.4
log
@opcodes:
	* arm-dis.c (coprocessor_opcodes): Disassemble VFP instructions using
	unified syntax.
gas/testsuite:
	* gas/arm/group-reloc-ldc.d: Disassembly of VFP instructions now uses
	unified syntax.
	* gas/arm/vfp-non-overlap.d: Likewise.
	* gas/arm/vfp-neon-syntax.d: Likewise.
	* gas/arm/vfp-neon-syntax_t2.d: Likewise.
	* gas/arm/vfp1.d: Likewise.
	* gas/arm/vfp1_t2.d: Likewise.
	* gas/arm/vfp1xD.d: Likewise.
	* gas/arm/vfp1xD_t2.d: Likewise.
	* gas/arm/vfp2.d: Likewise.
	* gas/arm/vfp2_t2.d: Likewise.
	* gas/arm/vfpv3-32drs.d: Likewise.
	* gas/arm/vfpv3-const-conv.d: Likewise.
ld/testsuite:
	* ld-arm/vfp11-fix-scalar.d: Disassembly of VFP instructions now uses
	unified syntax.
	* ld-arm/vfp11-fix-vector.d: Likewise.
@
text
@d8 1
a8 1
0[0-9a-f]+ <[^>]+> ed900085 	ldc	0, cr0, \[r0, #532\]
d10 1
a10 1
0[0-9a-f]+ <[^>]+> ed900085 	ldc	0, cr0, \[r0, #532\]
d12 1
a12 1
0[0-9a-f]+ <[^>]+> ed900085 	ldc	0, cr0, \[r0, #532\]
d14 1
a14 1
0[0-9a-f]+ <[^>]+> ed900085 	ldc	0, cr0, \[r0, #532\]
d16 1
a16 1
0[0-9a-f]+ <[^>]+> ed900085 	ldc	0, cr0, \[r0, #532\]
d18 1
a18 1
0[0-9a-f]+ <[^>]+> ed900085 	ldc	0, cr0, \[r0, #532\]
d20 1
a20 1
0[0-9a-f]+ <[^>]+> ed800085 	stc	0, cr0, \[r0, #532\]
d22 1
a22 1
0[0-9a-f]+ <[^>]+> ed800085 	stc	0, cr0, \[r0, #532\]
d24 1
a24 1
0[0-9a-f]+ <[^>]+> ed800085 	stc	0, cr0, \[r0, #532\]
d26 1
a26 1
0[0-9a-f]+ <[^>]+> ed800085 	stc	0, cr0, \[r0, #532\]
d28 1
a28 1
0[0-9a-f]+ <[^>]+> ed800085 	stc	0, cr0, \[r0, #532\]
d30 1
a30 1
0[0-9a-f]+ <[^>]+> ed800085 	stc	0, cr0, \[r0, #532\]
d32 1
a32 1
0[0-9a-f]+ <[^>]+> ed100085 	ldc	0, cr0, \[r0, #-532\]
d34 1
a34 1
0[0-9a-f]+ <[^>]+> ed100085 	ldc	0, cr0, \[r0, #-532\]
d36 1
a36 1
0[0-9a-f]+ <[^>]+> ed100085 	ldc	0, cr0, \[r0, #-532\]
d38 1
a38 1
0[0-9a-f]+ <[^>]+> ed100085 	ldc	0, cr0, \[r0, #-532\]
d40 1
a40 1
0[0-9a-f]+ <[^>]+> ed100085 	ldc	0, cr0, \[r0, #-532\]
d42 1
a42 1
0[0-9a-f]+ <[^>]+> ed100085 	ldc	0, cr0, \[r0, #-532\]
d44 1
a44 1
0[0-9a-f]+ <[^>]+> ed000085 	stc	0, cr0, \[r0, #-532\]
d46 1
a46 1
0[0-9a-f]+ <[^>]+> ed000085 	stc	0, cr0, \[r0, #-532\]
d48 1
a48 1
0[0-9a-f]+ <[^>]+> ed000085 	stc	0, cr0, \[r0, #-532\]
d50 1
a50 1
0[0-9a-f]+ <[^>]+> ed000085 	stc	0, cr0, \[r0, #-532\]
d52 1
a52 1
0[0-9a-f]+ <[^>]+> ed000085 	stc	0, cr0, \[r0, #-532\]
d54 1
a54 1
0[0-9a-f]+ <[^>]+> ed000085 	stc	0, cr0, \[r0, #-532\]
d56 1
a56 1
0[0-9a-f]+ <[^>]+> edd00085 	ldcl	0, cr0, \[r0, #532\]
d58 1
a58 1
0[0-9a-f]+ <[^>]+> edd00085 	ldcl	0, cr0, \[r0, #532\]
d60 1
a60 1
0[0-9a-f]+ <[^>]+> edd00085 	ldcl	0, cr0, \[r0, #532\]
d62 1
a62 1
0[0-9a-f]+ <[^>]+> edd00085 	ldcl	0, cr0, \[r0, #532\]
d64 1
a64 1
0[0-9a-f]+ <[^>]+> edd00085 	ldcl	0, cr0, \[r0, #532\]
d66 1
a66 1
0[0-9a-f]+ <[^>]+> edd00085 	ldcl	0, cr0, \[r0, #532\]
d68 1
a68 1
0[0-9a-f]+ <[^>]+> edc00085 	stcl	0, cr0, \[r0, #532\]
d70 1
a70 1
0[0-9a-f]+ <[^>]+> edc00085 	stcl	0, cr0, \[r0, #532\]
d72 1
a72 1
0[0-9a-f]+ <[^>]+> edc00085 	stcl	0, cr0, \[r0, #532\]
d74 1
a74 1
0[0-9a-f]+ <[^>]+> edc00085 	stcl	0, cr0, \[r0, #532\]
d76 1
a76 1
0[0-9a-f]+ <[^>]+> edc00085 	stcl	0, cr0, \[r0, #532\]
d78 1
a78 1
0[0-9a-f]+ <[^>]+> edc00085 	stcl	0, cr0, \[r0, #532\]
d80 1
a80 1
0[0-9a-f]+ <[^>]+> ed500085 	ldcl	0, cr0, \[r0, #-532\]
d82 1
a82 1
0[0-9a-f]+ <[^>]+> ed500085 	ldcl	0, cr0, \[r0, #-532\]
d84 1
a84 1
0[0-9a-f]+ <[^>]+> ed500085 	ldcl	0, cr0, \[r0, #-532\]
d86 1
a86 1
0[0-9a-f]+ <[^>]+> ed500085 	ldcl	0, cr0, \[r0, #-532\]
d88 1
a88 1
0[0-9a-f]+ <[^>]+> ed500085 	ldcl	0, cr0, \[r0, #-532\]
d90 1
a90 1
0[0-9a-f]+ <[^>]+> ed500085 	ldcl	0, cr0, \[r0, #-532\]
d92 1
a92 1
0[0-9a-f]+ <[^>]+> ed400085 	stcl	0, cr0, \[r0, #-532\]
d94 1
a94 1
0[0-9a-f]+ <[^>]+> ed400085 	stcl	0, cr0, \[r0, #-532\]
d96 1
a96 1
0[0-9a-f]+ <[^>]+> ed400085 	stcl	0, cr0, \[r0, #-532\]
d98 1
a98 1
0[0-9a-f]+ <[^>]+> ed400085 	stcl	0, cr0, \[r0, #-532\]
d100 1
a100 1
0[0-9a-f]+ <[^>]+> ed400085 	stcl	0, cr0, \[r0, #-532\]
d102 1
a102 1
0[0-9a-f]+ <[^>]+> ed400085 	stcl	0, cr0, \[r0, #-532\]
d104 1
a104 1
0[0-9a-f]+ <[^>]+> fd900085 	ldc2	0, cr0, \[r0, #532\]
d106 1
a106 1
0[0-9a-f]+ <[^>]+> fd900085 	ldc2	0, cr0, \[r0, #532\]
d108 1
a108 1
0[0-9a-f]+ <[^>]+> fd900085 	ldc2	0, cr0, \[r0, #532\]
d110 1
a110 1
0[0-9a-f]+ <[^>]+> fd900085 	ldc2	0, cr0, \[r0, #532\]
d112 1
a112 1
0[0-9a-f]+ <[^>]+> fd900085 	ldc2	0, cr0, \[r0, #532\]
d114 1
a114 1
0[0-9a-f]+ <[^>]+> fd900085 	ldc2	0, cr0, \[r0, #532\]
d116 1
a116 1
0[0-9a-f]+ <[^>]+> fd800085 	stc2	0, cr0, \[r0, #532\]
d118 1
a118 1
0[0-9a-f]+ <[^>]+> fd800085 	stc2	0, cr0, \[r0, #532\]
d120 1
a120 1
0[0-9a-f]+ <[^>]+> fd800085 	stc2	0, cr0, \[r0, #532\]
d122 1
a122 1
0[0-9a-f]+ <[^>]+> fd800085 	stc2	0, cr0, \[r0, #532\]
d124 1
a124 1
0[0-9a-f]+ <[^>]+> fd800085 	stc2	0, cr0, \[r0, #532\]
d126 1
a126 1
0[0-9a-f]+ <[^>]+> fd800085 	stc2	0, cr0, \[r0, #532\]
d128 1
a128 1
0[0-9a-f]+ <[^>]+> fd100085 	ldc2	0, cr0, \[r0, #-532\]
d130 1
a130 1
0[0-9a-f]+ <[^>]+> fd100085 	ldc2	0, cr0, \[r0, #-532\]
d132 1
a132 1
0[0-9a-f]+ <[^>]+> fd100085 	ldc2	0, cr0, \[r0, #-532\]
d134 1
a134 1
0[0-9a-f]+ <[^>]+> fd100085 	ldc2	0, cr0, \[r0, #-532\]
d136 1
a136 1
0[0-9a-f]+ <[^>]+> fd100085 	ldc2	0, cr0, \[r0, #-532\]
d138 1
a138 1
0[0-9a-f]+ <[^>]+> fd100085 	ldc2	0, cr0, \[r0, #-532\]
d140 1
a140 1
0[0-9a-f]+ <[^>]+> fd000085 	stc2	0, cr0, \[r0, #-532\]
d142 1
a142 1
0[0-9a-f]+ <[^>]+> fd000085 	stc2	0, cr0, \[r0, #-532\]
d144 1
a144 1
0[0-9a-f]+ <[^>]+> fd000085 	stc2	0, cr0, \[r0, #-532\]
d146 1
a146 1
0[0-9a-f]+ <[^>]+> fd000085 	stc2	0, cr0, \[r0, #-532\]
d148 1
a148 1
0[0-9a-f]+ <[^>]+> fd000085 	stc2	0, cr0, \[r0, #-532\]
d150 1
a150 1
0[0-9a-f]+ <[^>]+> fd000085 	stc2	0, cr0, \[r0, #-532\]
d152 1
a152 1
0[0-9a-f]+ <[^>]+> fdd00085 	ldc2l	0, cr0, \[r0, #532\]
d154 1
a154 1
0[0-9a-f]+ <[^>]+> fdd00085 	ldc2l	0, cr0, \[r0, #532\]
d156 1
a156 1
0[0-9a-f]+ <[^>]+> fdd00085 	ldc2l	0, cr0, \[r0, #532\]
d158 1
a158 1
0[0-9a-f]+ <[^>]+> fdd00085 	ldc2l	0, cr0, \[r0, #532\]
d160 1
a160 1
0[0-9a-f]+ <[^>]+> fdd00085 	ldc2l	0, cr0, \[r0, #532\]
d162 1
a162 1
0[0-9a-f]+ <[^>]+> fdd00085 	ldc2l	0, cr0, \[r0, #532\]
d164 1
a164 1
0[0-9a-f]+ <[^>]+> fdc00085 	stc2l	0, cr0, \[r0, #532\]
d166 1
a166 1
0[0-9a-f]+ <[^>]+> fdc00085 	stc2l	0, cr0, \[r0, #532\]
d168 1
a168 1
0[0-9a-f]+ <[^>]+> fdc00085 	stc2l	0, cr0, \[r0, #532\]
d170 1
a170 1
0[0-9a-f]+ <[^>]+> fdc00085 	stc2l	0, cr0, \[r0, #532\]
d172 1
a172 1
0[0-9a-f]+ <[^>]+> fdc00085 	stc2l	0, cr0, \[r0, #532\]
d174 1
a174 1
0[0-9a-f]+ <[^>]+> fdc00085 	stc2l	0, cr0, \[r0, #532\]
d176 1
a176 1
0[0-9a-f]+ <[^>]+> fd500085 	ldc2l	0, cr0, \[r0, #-532\]
d178 1
a178 1
0[0-9a-f]+ <[^>]+> fd500085 	ldc2l	0, cr0, \[r0, #-532\]
d180 1
a180 1
0[0-9a-f]+ <[^>]+> fd500085 	ldc2l	0, cr0, \[r0, #-532\]
d182 1
a182 1
0[0-9a-f]+ <[^>]+> fd500085 	ldc2l	0, cr0, \[r0, #-532\]
d184 1
a184 1
0[0-9a-f]+ <[^>]+> fd500085 	ldc2l	0, cr0, \[r0, #-532\]
d186 1
a186 1
0[0-9a-f]+ <[^>]+> fd500085 	ldc2l	0, cr0, \[r0, #-532\]
d188 1
a188 1
0[0-9a-f]+ <[^>]+> fd400085 	stc2l	0, cr0, \[r0, #-532\]
d190 1
a190 1
0[0-9a-f]+ <[^>]+> fd400085 	stc2l	0, cr0, \[r0, #-532\]
d192 1
a192 1
0[0-9a-f]+ <[^>]+> fd400085 	stc2l	0, cr0, \[r0, #-532\]
d194 1
a194 1
0[0-9a-f]+ <[^>]+> fd400085 	stc2l	0, cr0, \[r0, #-532\]
d196 1
a196 1
0[0-9a-f]+ <[^>]+> fd400085 	stc2l	0, cr0, \[r0, #-532\]
d198 1
a198 1
0[0-9a-f]+ <[^>]+> fd400085 	stc2l	0, cr0, \[r0, #-532\]
d200 1
a200 1
0[0-9a-f]+ <[^>]+> ed900185 	ldfs	f0, \[r0, #532\]
d202 1
a202 1
0[0-9a-f]+ <[^>]+> ed900185 	ldfs	f0, \[r0, #532\]
d204 1
a204 1
0[0-9a-f]+ <[^>]+> ed900185 	ldfs	f0, \[r0, #532\]
d206 1
a206 1
0[0-9a-f]+ <[^>]+> ed900185 	ldfs	f0, \[r0, #532\]
d208 1
a208 1
0[0-9a-f]+ <[^>]+> ed900185 	ldfs	f0, \[r0, #532\]
d210 1
a210 1
0[0-9a-f]+ <[^>]+> ed900185 	ldfs	f0, \[r0, #532\]
d212 1
a212 1
0[0-9a-f]+ <[^>]+> ed800185 	stfs	f0, \[r0, #532\]
d214 1
a214 1
0[0-9a-f]+ <[^>]+> ed800185 	stfs	f0, \[r0, #532\]
d216 1
a216 1
0[0-9a-f]+ <[^>]+> ed800185 	stfs	f0, \[r0, #532\]
d218 1
a218 1
0[0-9a-f]+ <[^>]+> ed800185 	stfs	f0, \[r0, #532\]
d220 1
a220 1
0[0-9a-f]+ <[^>]+> ed800185 	stfs	f0, \[r0, #532\]
d222 1
a222 1
0[0-9a-f]+ <[^>]+> ed800185 	stfs	f0, \[r0, #532\]
d224 1
a224 1
0[0-9a-f]+ <[^>]+> ed100185 	ldfs	f0, \[r0, #-532\]
d226 1
a226 1
0[0-9a-f]+ <[^>]+> ed100185 	ldfs	f0, \[r0, #-532\]
d228 1
a228 1
0[0-9a-f]+ <[^>]+> ed100185 	ldfs	f0, \[r0, #-532\]
d230 1
a230 1
0[0-9a-f]+ <[^>]+> ed100185 	ldfs	f0, \[r0, #-532\]
d232 1
a232 1
0[0-9a-f]+ <[^>]+> ed100185 	ldfs	f0, \[r0, #-532\]
d234 1
a234 1
0[0-9a-f]+ <[^>]+> ed100185 	ldfs	f0, \[r0, #-532\]
d236 1
a236 1
0[0-9a-f]+ <[^>]+> ed000185 	stfs	f0, \[r0, #-532\]
d238 1
a238 1
0[0-9a-f]+ <[^>]+> ed000185 	stfs	f0, \[r0, #-532\]
d240 1
a240 1
0[0-9a-f]+ <[^>]+> ed000185 	stfs	f0, \[r0, #-532\]
d242 1
a242 1
0[0-9a-f]+ <[^>]+> ed000185 	stfs	f0, \[r0, #-532\]
d244 1
a244 1
0[0-9a-f]+ <[^>]+> ed000185 	stfs	f0, \[r0, #-532\]
d246 1
a246 1
0[0-9a-f]+ <[^>]+> ed000185 	stfs	f0, \[r0, #-532\]
d248 1
a248 1
0[0-9a-f]+ <[^>]+> ed908185 	ldfd	f0, \[r0, #532\]
d250 1
a250 1
0[0-9a-f]+ <[^>]+> ed908185 	ldfd	f0, \[r0, #532\]
d252 1
a252 1
0[0-9a-f]+ <[^>]+> ed908185 	ldfd	f0, \[r0, #532\]
d254 1
a254 1
0[0-9a-f]+ <[^>]+> ed908185 	ldfd	f0, \[r0, #532\]
d256 1
a256 1
0[0-9a-f]+ <[^>]+> ed908185 	ldfd	f0, \[r0, #532\]
d258 1
a258 1
0[0-9a-f]+ <[^>]+> ed908185 	ldfd	f0, \[r0, #532\]
d260 1
a260 1
0[0-9a-f]+ <[^>]+> ed808185 	stfd	f0, \[r0, #532\]
d262 1
a262 1
0[0-9a-f]+ <[^>]+> ed808185 	stfd	f0, \[r0, #532\]
d264 1
a264 1
0[0-9a-f]+ <[^>]+> ed808185 	stfd	f0, \[r0, #532\]
d266 1
a266 1
0[0-9a-f]+ <[^>]+> ed808185 	stfd	f0, \[r0, #532\]
d268 1
a268 1
0[0-9a-f]+ <[^>]+> ed808185 	stfd	f0, \[r0, #532\]
d270 1
a270 1
0[0-9a-f]+ <[^>]+> ed808185 	stfd	f0, \[r0, #532\]
d272 1
a272 1
0[0-9a-f]+ <[^>]+> ed108185 	ldfd	f0, \[r0, #-532\]
d274 1
a274 1
0[0-9a-f]+ <[^>]+> ed108185 	ldfd	f0, \[r0, #-532\]
d276 1
a276 1
0[0-9a-f]+ <[^>]+> ed108185 	ldfd	f0, \[r0, #-532\]
d278 1
a278 1
0[0-9a-f]+ <[^>]+> ed108185 	ldfd	f0, \[r0, #-532\]
d280 1
a280 1
0[0-9a-f]+ <[^>]+> ed108185 	ldfd	f0, \[r0, #-532\]
d282 1
a282 1
0[0-9a-f]+ <[^>]+> ed108185 	ldfd	f0, \[r0, #-532\]
d284 1
a284 1
0[0-9a-f]+ <[^>]+> ed008185 	stfd	f0, \[r0, #-532\]
d286 1
a286 1
0[0-9a-f]+ <[^>]+> ed008185 	stfd	f0, \[r0, #-532\]
d288 1
a288 1
0[0-9a-f]+ <[^>]+> ed008185 	stfd	f0, \[r0, #-532\]
d290 1
a290 1
0[0-9a-f]+ <[^>]+> ed008185 	stfd	f0, \[r0, #-532\]
d292 1
a292 1
0[0-9a-f]+ <[^>]+> ed008185 	stfd	f0, \[r0, #-532\]
d294 1
a294 1
0[0-9a-f]+ <[^>]+> ed008185 	stfd	f0, \[r0, #-532\]
d296 1
a296 1
0[0-9a-f]+ <[^>]+> edd00185 	ldfe	f0, \[r0, #532\]
d298 1
a298 1
0[0-9a-f]+ <[^>]+> edd00185 	ldfe	f0, \[r0, #532\]
d300 1
a300 1
0[0-9a-f]+ <[^>]+> edd00185 	ldfe	f0, \[r0, #532\]
d302 1
a302 1
0[0-9a-f]+ <[^>]+> edd00185 	ldfe	f0, \[r0, #532\]
d304 1
a304 1
0[0-9a-f]+ <[^>]+> edd00185 	ldfe	f0, \[r0, #532\]
d306 1
a306 1
0[0-9a-f]+ <[^>]+> edd00185 	ldfe	f0, \[r0, #532\]
d308 1
a308 1
0[0-9a-f]+ <[^>]+> edc00185 	stfe	f0, \[r0, #532\]
d310 1
a310 1
0[0-9a-f]+ <[^>]+> edc00185 	stfe	f0, \[r0, #532\]
d312 1
a312 1
0[0-9a-f]+ <[^>]+> edc00185 	stfe	f0, \[r0, #532\]
d314 1
a314 1
0[0-9a-f]+ <[^>]+> edc00185 	stfe	f0, \[r0, #532\]
d316 1
a316 1
0[0-9a-f]+ <[^>]+> edc00185 	stfe	f0, \[r0, #532\]
d318 1
a318 1
0[0-9a-f]+ <[^>]+> edc00185 	stfe	f0, \[r0, #532\]
d320 1
a320 1
0[0-9a-f]+ <[^>]+> ed500185 	ldfe	f0, \[r0, #-532\]
d322 1
a322 1
0[0-9a-f]+ <[^>]+> ed500185 	ldfe	f0, \[r0, #-532\]
d324 1
a324 1
0[0-9a-f]+ <[^>]+> ed500185 	ldfe	f0, \[r0, #-532\]
d326 1
a326 1
0[0-9a-f]+ <[^>]+> ed500185 	ldfe	f0, \[r0, #-532\]
d328 1
a328 1
0[0-9a-f]+ <[^>]+> ed500185 	ldfe	f0, \[r0, #-532\]
d330 1
a330 1
0[0-9a-f]+ <[^>]+> ed500185 	ldfe	f0, \[r0, #-532\]
d332 1
a332 1
0[0-9a-f]+ <[^>]+> ed400185 	stfe	f0, \[r0, #-532\]
d334 1
a334 1
0[0-9a-f]+ <[^>]+> ed400185 	stfe	f0, \[r0, #-532\]
d336 1
a336 1
0[0-9a-f]+ <[^>]+> ed400185 	stfe	f0, \[r0, #-532\]
d338 1
a338 1
0[0-9a-f]+ <[^>]+> ed400185 	stfe	f0, \[r0, #-532\]
d340 1
a340 1
0[0-9a-f]+ <[^>]+> ed400185 	stfe	f0, \[r0, #-532\]
d342 1
a342 1
0[0-9a-f]+ <[^>]+> ed400185 	stfe	f0, \[r0, #-532\]
d344 1
a344 1
0[0-9a-f]+ <[^>]+> edd08185 	ldfp	f0, \[r0, #532\]
d346 1
a346 1
0[0-9a-f]+ <[^>]+> edd08185 	ldfp	f0, \[r0, #532\]
d348 1
a348 1
0[0-9a-f]+ <[^>]+> edd08185 	ldfp	f0, \[r0, #532\]
d350 1
a350 1
0[0-9a-f]+ <[^>]+> edd08185 	ldfp	f0, \[r0, #532\]
d352 1
a352 1
0[0-9a-f]+ <[^>]+> edd08185 	ldfp	f0, \[r0, #532\]
d354 1
a354 1
0[0-9a-f]+ <[^>]+> edd08185 	ldfp	f0, \[r0, #532\]
d356 1
a356 1
0[0-9a-f]+ <[^>]+> edc08185 	stfp	f0, \[r0, #532\]
d358 1
a358 1
0[0-9a-f]+ <[^>]+> edc08185 	stfp	f0, \[r0, #532\]
d360 1
a360 1
0[0-9a-f]+ <[^>]+> edc08185 	stfp	f0, \[r0, #532\]
d362 1
a362 1
0[0-9a-f]+ <[^>]+> edc08185 	stfp	f0, \[r0, #532\]
d364 1
a364 1
0[0-9a-f]+ <[^>]+> edc08185 	stfp	f0, \[r0, #532\]
d366 1
a366 1
0[0-9a-f]+ <[^>]+> edc08185 	stfp	f0, \[r0, #532\]
d368 1
a368 1
0[0-9a-f]+ <[^>]+> ed508185 	ldfp	f0, \[r0, #-532\]
d370 1
a370 1
0[0-9a-f]+ <[^>]+> ed508185 	ldfp	f0, \[r0, #-532\]
d372 1
a372 1
0[0-9a-f]+ <[^>]+> ed508185 	ldfp	f0, \[r0, #-532\]
d374 1
a374 1
0[0-9a-f]+ <[^>]+> ed508185 	ldfp	f0, \[r0, #-532\]
d376 1
a376 1
0[0-9a-f]+ <[^>]+> ed508185 	ldfp	f0, \[r0, #-532\]
d378 1
a378 1
0[0-9a-f]+ <[^>]+> ed508185 	ldfp	f0, \[r0, #-532\]
d380 1
a380 1
0[0-9a-f]+ <[^>]+> ed408185 	stfp	f0, \[r0, #-532\]
d382 1
a382 1
0[0-9a-f]+ <[^>]+> ed408185 	stfp	f0, \[r0, #-532\]
d384 1
a384 1
0[0-9a-f]+ <[^>]+> ed408185 	stfp	f0, \[r0, #-532\]
d386 1
a386 1
0[0-9a-f]+ <[^>]+> ed408185 	stfp	f0, \[r0, #-532\]
d388 1
a388 1
0[0-9a-f]+ <[^>]+> ed408185 	stfp	f0, \[r0, #-532\]
d390 1
a390 1
0[0-9a-f]+ <[^>]+> ed408185 	stfp	f0, \[r0, #-532\]
d392 1
a392 1
0[0-9a-f]+ <[^>]+> ed900a85 	(vldr|flds)	s0, \[r0, #532\]
d394 1
a394 1
0[0-9a-f]+ <[^>]+> ed900a85 	(vldr|flds)	s0, \[r0, #532\]
d396 1
a396 1
0[0-9a-f]+ <[^>]+> ed900a85 	(vldr|flds)	s0, \[r0, #532\]
d398 1
a398 1
0[0-9a-f]+ <[^>]+> ed900a85 	(vldr|flds)	s0, \[r0, #532\]
d400 1
a400 1
0[0-9a-f]+ <[^>]+> ed900a85 	(vldr|flds)	s0, \[r0, #532\]
d402 1
a402 1
0[0-9a-f]+ <[^>]+> ed900a85 	(vldr|flds)	s0, \[r0, #532\]
d404 1
a404 1
0[0-9a-f]+ <[^>]+> ed800a85 	(vstr|fsts)	s0, \[r0, #532\]
d406 1
a406 1
0[0-9a-f]+ <[^>]+> ed800a85 	(vstr|fsts)	s0, \[r0, #532\]
d408 1
a408 1
0[0-9a-f]+ <[^>]+> ed800a85 	(vstr|fsts)	s0, \[r0, #532\]
d410 1
a410 1
0[0-9a-f]+ <[^>]+> ed800a85 	(vstr|fsts)	s0, \[r0, #532\]
d412 1
a412 1
0[0-9a-f]+ <[^>]+> ed800a85 	(vstr|fsts)	s0, \[r0, #532\]
d414 1
a414 1
0[0-9a-f]+ <[^>]+> ed800a85 	(vstr|fsts)	s0, \[r0, #532\]
d416 1
a416 1
0[0-9a-f]+ <[^>]+> ed100a85 	(vldr|flds)	s0, \[r0, #-532\]
d418 1
a418 1
0[0-9a-f]+ <[^>]+> ed100a85 	(vldr|flds)	s0, \[r0, #-532\]
d420 1
a420 1
0[0-9a-f]+ <[^>]+> ed100a85 	(vldr|flds)	s0, \[r0, #-532\]
d422 1
a422 1
0[0-9a-f]+ <[^>]+> ed100a85 	(vldr|flds)	s0, \[r0, #-532\]
d424 1
a424 1
0[0-9a-f]+ <[^>]+> ed100a85 	(vldr|flds)	s0, \[r0, #-532\]
d426 1
a426 1
0[0-9a-f]+ <[^>]+> ed100a85 	(vldr|flds)	s0, \[r0, #-532\]
d428 1
a428 1
0[0-9a-f]+ <[^>]+> ed000a85 	(vstr|fsts)	s0, \[r0, #-532\]
d430 1
a430 1
0[0-9a-f]+ <[^>]+> ed000a85 	(vstr|fsts)	s0, \[r0, #-532\]
d432 1
a432 1
0[0-9a-f]+ <[^>]+> ed000a85 	(vstr|fsts)	s0, \[r0, #-532\]
d434 1
a434 1
0[0-9a-f]+ <[^>]+> ed000a85 	(vstr|fsts)	s0, \[r0, #-532\]
d436 1
a436 1
0[0-9a-f]+ <[^>]+> ed000a85 	(vstr|fsts)	s0, \[r0, #-532\]
d438 1
a438 1
0[0-9a-f]+ <[^>]+> ed000a85 	(vstr|fsts)	s0, \[r0, #-532\]
d440 1
a440 1
0[0-9a-f]+ <[^>]+> ed900b85 	vldr	d0, \[r0, #532\]
d442 1
a442 1
0[0-9a-f]+ <[^>]+> ed900b85 	vldr	d0, \[r0, #532\]
d444 1
a444 1
0[0-9a-f]+ <[^>]+> ed900b85 	vldr	d0, \[r0, #532\]
d446 1
a446 1
0[0-9a-f]+ <[^>]+> ed900b85 	vldr	d0, \[r0, #532\]
d448 1
a448 1
0[0-9a-f]+ <[^>]+> ed900b85 	vldr	d0, \[r0, #532\]
d450 1
a450 1
0[0-9a-f]+ <[^>]+> ed900b85 	vldr	d0, \[r0, #532\]
d452 1
a452 1
0[0-9a-f]+ <[^>]+> ed800b85 	vstr	d0, \[r0, #532\]
d454 1
a454 1
0[0-9a-f]+ <[^>]+> ed800b85 	vstr	d0, \[r0, #532\]
d456 1
a456 1
0[0-9a-f]+ <[^>]+> ed800b85 	vstr	d0, \[r0, #532\]
d458 1
a458 1
0[0-9a-f]+ <[^>]+> ed800b85 	vstr	d0, \[r0, #532\]
d460 1
a460 1
0[0-9a-f]+ <[^>]+> ed800b85 	vstr	d0, \[r0, #532\]
d462 1
a462 1
0[0-9a-f]+ <[^>]+> ed800b85 	vstr	d0, \[r0, #532\]
d464 1
a464 1
0[0-9a-f]+ <[^>]+> ed100b85 	vldr	d0, \[r0, #-532\]
d466 1
a466 1
0[0-9a-f]+ <[^>]+> ed100b85 	vldr	d0, \[r0, #-532\]
d468 1
a468 1
0[0-9a-f]+ <[^>]+> ed100b85 	vldr	d0, \[r0, #-532\]
d470 1
a470 1
0[0-9a-f]+ <[^>]+> ed100b85 	vldr	d0, \[r0, #-532\]
d472 1
a472 1
0[0-9a-f]+ <[^>]+> ed100b85 	vldr	d0, \[r0, #-532\]
d474 1
a474 1
0[0-9a-f]+ <[^>]+> ed100b85 	vldr	d0, \[r0, #-532\]
d476 1
a476 1
0[0-9a-f]+ <[^>]+> ed000b85 	vstr	d0, \[r0, #-532\]
d478 1
a478 1
0[0-9a-f]+ <[^>]+> ed000b85 	vstr	d0, \[r0, #-532\]
d480 1
a480 1
0[0-9a-f]+ <[^>]+> ed000b85 	vstr	d0, \[r0, #-532\]
d482 1
a482 1
0[0-9a-f]+ <[^>]+> ed000b85 	vstr	d0, \[r0, #-532\]
d484 1
a484 1
0[0-9a-f]+ <[^>]+> ed000b85 	vstr	d0, \[r0, #-532\]
d486 1
a486 1
0[0-9a-f]+ <[^>]+> ed000b85 	vstr	d0, \[r0, #-532\]
d488 1
a488 1
0[0-9a-f]+ <[^>]+> ed900b85 	vldr	d0, \[r0, #532\]
d490 1
a490 1
0[0-9a-f]+ <[^>]+> ed900b85 	vldr	d0, \[r0, #532\]
d492 1
a492 1
0[0-9a-f]+ <[^>]+> ed900b85 	vldr	d0, \[r0, #532\]
d494 1
a494 1
0[0-9a-f]+ <[^>]+> ed900b85 	vldr	d0, \[r0, #532\]
d496 1
a496 1
0[0-9a-f]+ <[^>]+> ed900b85 	vldr	d0, \[r0, #532\]
d498 1
a498 1
0[0-9a-f]+ <[^>]+> ed900b85 	vldr	d0, \[r0, #532\]
d500 1
a500 1
0[0-9a-f]+ <[^>]+> ed800b85 	vstr	d0, \[r0, #532\]
d502 1
a502 1
0[0-9a-f]+ <[^>]+> ed800b85 	vstr	d0, \[r0, #532\]
d504 1
a504 1
0[0-9a-f]+ <[^>]+> ed800b85 	vstr	d0, \[r0, #532\]
d506 1
a506 1
0[0-9a-f]+ <[^>]+> ed800b85 	vstr	d0, \[r0, #532\]
d508 1
a508 1
0[0-9a-f]+ <[^>]+> ed800b85 	vstr	d0, \[r0, #532\]
d510 1
a510 1
0[0-9a-f]+ <[^>]+> ed800b85 	vstr	d0, \[r0, #532\]
d512 1
a512 1
0[0-9a-f]+ <[^>]+> ed100b85 	vldr	d0, \[r0, #-532\]
d514 1
a514 1
0[0-9a-f]+ <[^>]+> ed100b85 	vldr	d0, \[r0, #-532\]
d516 1
a516 1
0[0-9a-f]+ <[^>]+> ed100b85 	vldr	d0, \[r0, #-532\]
d518 1
a518 1
0[0-9a-f]+ <[^>]+> ed100b85 	vldr	d0, \[r0, #-532\]
d520 1
a520 1
0[0-9a-f]+ <[^>]+> ed100b85 	vldr	d0, \[r0, #-532\]
d522 1
a522 1
0[0-9a-f]+ <[^>]+> ed100b85 	vldr	d0, \[r0, #-532\]
d524 1
a524 1
0[0-9a-f]+ <[^>]+> ed000b85 	vstr	d0, \[r0, #-532\]
d526 1
a526 1
0[0-9a-f]+ <[^>]+> ed000b85 	vstr	d0, \[r0, #-532\]
d528 1
a528 1
0[0-9a-f]+ <[^>]+> ed000b85 	vstr	d0, \[r0, #-532\]
d530 1
a530 1
0[0-9a-f]+ <[^>]+> ed000b85 	vstr	d0, \[r0, #-532\]
d532 1
a532 1
0[0-9a-f]+ <[^>]+> ed000b85 	vstr	d0, \[r0, #-532\]
d534 1
a534 1
0[0-9a-f]+ <[^>]+> ed000b85 	vstr	d0, \[r0, #-532\]
d536 1
a536 1
0[0-9a-f]+ <[^>]+> ed900485 	cfldrs	mvf0, \[r0, #532\]
d538 1
a538 1
0[0-9a-f]+ <[^>]+> ed900485 	cfldrs	mvf0, \[r0, #532\]
d540 1
a540 1
0[0-9a-f]+ <[^>]+> ed900485 	cfldrs	mvf0, \[r0, #532\]
d542 1
a542 1
0[0-9a-f]+ <[^>]+> ed900485 	cfldrs	mvf0, \[r0, #532\]
d544 1
a544 1
0[0-9a-f]+ <[^>]+> ed900485 	cfldrs	mvf0, \[r0, #532\]
d546 1
a546 1
0[0-9a-f]+ <[^>]+> ed900485 	cfldrs	mvf0, \[r0, #532\]
d548 1
a548 1
0[0-9a-f]+ <[^>]+> ed800485 	cfstrs	mvf0, \[r0, #532\]
d550 1
a550 1
0[0-9a-f]+ <[^>]+> ed800485 	cfstrs	mvf0, \[r0, #532\]
d552 1
a552 1
0[0-9a-f]+ <[^>]+> ed800485 	cfstrs	mvf0, \[r0, #532\]
d554 1
a554 1
0[0-9a-f]+ <[^>]+> ed800485 	cfstrs	mvf0, \[r0, #532\]
d556 1
a556 1
0[0-9a-f]+ <[^>]+> ed800485 	cfstrs	mvf0, \[r0, #532\]
d558 1
a558 1
0[0-9a-f]+ <[^>]+> ed800485 	cfstrs	mvf0, \[r0, #532\]
d560 1
a560 1
0[0-9a-f]+ <[^>]+> ed100485 	cfldrs	mvf0, \[r0, #-532\]
d562 1
a562 1
0[0-9a-f]+ <[^>]+> ed100485 	cfldrs	mvf0, \[r0, #-532\]
d564 1
a564 1
0[0-9a-f]+ <[^>]+> ed100485 	cfldrs	mvf0, \[r0, #-532\]
d566 1
a566 1
0[0-9a-f]+ <[^>]+> ed100485 	cfldrs	mvf0, \[r0, #-532\]
d568 1
a568 1
0[0-9a-f]+ <[^>]+> ed100485 	cfldrs	mvf0, \[r0, #-532\]
d570 1
a570 1
0[0-9a-f]+ <[^>]+> ed100485 	cfldrs	mvf0, \[r0, #-532\]
d572 1
a572 1
0[0-9a-f]+ <[^>]+> ed000485 	cfstrs	mvf0, \[r0, #-532\]
d574 1
a574 1
0[0-9a-f]+ <[^>]+> ed000485 	cfstrs	mvf0, \[r0, #-532\]
d576 1
a576 1
0[0-9a-f]+ <[^>]+> ed000485 	cfstrs	mvf0, \[r0, #-532\]
d578 1
a578 1
0[0-9a-f]+ <[^>]+> ed000485 	cfstrs	mvf0, \[r0, #-532\]
d580 1
a580 1
0[0-9a-f]+ <[^>]+> ed000485 	cfstrs	mvf0, \[r0, #-532\]
d582 1
a582 1
0[0-9a-f]+ <[^>]+> ed000485 	cfstrs	mvf0, \[r0, #-532\]
d584 1
a584 1
0[0-9a-f]+ <[^>]+> edd00485 	cfldrd	mvd0, \[r0, #532\]
d586 1
a586 1
0[0-9a-f]+ <[^>]+> edd00485 	cfldrd	mvd0, \[r0, #532\]
d588 1
a588 1
0[0-9a-f]+ <[^>]+> edd00485 	cfldrd	mvd0, \[r0, #532\]
d590 1
a590 1
0[0-9a-f]+ <[^>]+> edd00485 	cfldrd	mvd0, \[r0, #532\]
d592 1
a592 1
0[0-9a-f]+ <[^>]+> edd00485 	cfldrd	mvd0, \[r0, #532\]
d594 1
a594 1
0[0-9a-f]+ <[^>]+> edd00485 	cfldrd	mvd0, \[r0, #532\]
d596 1
a596 1
0[0-9a-f]+ <[^>]+> edc00485 	cfstrd	mvd0, \[r0, #532\]
d598 1
a598 1
0[0-9a-f]+ <[^>]+> edc00485 	cfstrd	mvd0, \[r0, #532\]
d600 1
a600 1
0[0-9a-f]+ <[^>]+> edc00485 	cfstrd	mvd0, \[r0, #532\]
d602 1
a602 1
0[0-9a-f]+ <[^>]+> edc00485 	cfstrd	mvd0, \[r0, #532\]
d604 1
a604 1
0[0-9a-f]+ <[^>]+> edc00485 	cfstrd	mvd0, \[r0, #532\]
d606 1
a606 1
0[0-9a-f]+ <[^>]+> edc00485 	cfstrd	mvd0, \[r0, #532\]
d608 1
a608 1
0[0-9a-f]+ <[^>]+> ed500485 	cfldrd	mvd0, \[r0, #-532\]
d610 1
a610 1
0[0-9a-f]+ <[^>]+> ed500485 	cfldrd	mvd0, \[r0, #-532\]
d612 1
a612 1
0[0-9a-f]+ <[^>]+> ed500485 	cfldrd	mvd0, \[r0, #-532\]
d614 1
a614 1
0[0-9a-f]+ <[^>]+> ed500485 	cfldrd	mvd0, \[r0, #-532\]
d616 1
a616 1
0[0-9a-f]+ <[^>]+> ed500485 	cfldrd	mvd0, \[r0, #-532\]
d618 1
a618 1
0[0-9a-f]+ <[^>]+> ed500485 	cfldrd	mvd0, \[r0, #-532\]
d620 1
a620 1
0[0-9a-f]+ <[^>]+> ed400485 	cfstrd	mvd0, \[r0, #-532\]
d622 1
a622 1
0[0-9a-f]+ <[^>]+> ed400485 	cfstrd	mvd0, \[r0, #-532\]
d624 1
a624 1
0[0-9a-f]+ <[^>]+> ed400485 	cfstrd	mvd0, \[r0, #-532\]
d626 1
a626 1
0[0-9a-f]+ <[^>]+> ed400485 	cfstrd	mvd0, \[r0, #-532\]
d628 1
a628 1
0[0-9a-f]+ <[^>]+> ed400485 	cfstrd	mvd0, \[r0, #-532\]
d630 1
a630 1
0[0-9a-f]+ <[^>]+> ed400485 	cfstrd	mvd0, \[r0, #-532\]
d632 1
a632 1
0[0-9a-f]+ <[^>]+> ed900585 	cfldr32	mvfx0, \[r0, #532\]
d634 1
a634 1
0[0-9a-f]+ <[^>]+> ed900585 	cfldr32	mvfx0, \[r0, #532\]
d636 1
a636 1
0[0-9a-f]+ <[^>]+> ed900585 	cfldr32	mvfx0, \[r0, #532\]
d638 1
a638 1
0[0-9a-f]+ <[^>]+> ed900585 	cfldr32	mvfx0, \[r0, #532\]
d640 1
a640 1
0[0-9a-f]+ <[^>]+> ed900585 	cfldr32	mvfx0, \[r0, #532\]
d642 1
a642 1
0[0-9a-f]+ <[^>]+> ed900585 	cfldr32	mvfx0, \[r0, #532\]
d644 1
a644 1
0[0-9a-f]+ <[^>]+> ed800585 	cfstr32	mvfx0, \[r0, #532\]
d646 1
a646 1
0[0-9a-f]+ <[^>]+> ed800585 	cfstr32	mvfx0, \[r0, #532\]
d648 1
a648 1
0[0-9a-f]+ <[^>]+> ed800585 	cfstr32	mvfx0, \[r0, #532\]
d650 1
a650 1
0[0-9a-f]+ <[^>]+> ed800585 	cfstr32	mvfx0, \[r0, #532\]
d652 1
a652 1
0[0-9a-f]+ <[^>]+> ed800585 	cfstr32	mvfx0, \[r0, #532\]
d654 1
a654 1
0[0-9a-f]+ <[^>]+> ed800585 	cfstr32	mvfx0, \[r0, #532\]
d656 1
a656 1
0[0-9a-f]+ <[^>]+> ed100585 	cfldr32	mvfx0, \[r0, #-532\]
d658 1
a658 1
0[0-9a-f]+ <[^>]+> ed100585 	cfldr32	mvfx0, \[r0, #-532\]
d660 1
a660 1
0[0-9a-f]+ <[^>]+> ed100585 	cfldr32	mvfx0, \[r0, #-532\]
d662 1
a662 1
0[0-9a-f]+ <[^>]+> ed100585 	cfldr32	mvfx0, \[r0, #-532\]
d664 1
a664 1
0[0-9a-f]+ <[^>]+> ed100585 	cfldr32	mvfx0, \[r0, #-532\]
d666 1
a666 1
0[0-9a-f]+ <[^>]+> ed100585 	cfldr32	mvfx0, \[r0, #-532\]
d668 1
a668 1
0[0-9a-f]+ <[^>]+> ed000585 	cfstr32	mvfx0, \[r0, #-532\]
d670 1
a670 1
0[0-9a-f]+ <[^>]+> ed000585 	cfstr32	mvfx0, \[r0, #-532\]
d672 1
a672 1
0[0-9a-f]+ <[^>]+> ed000585 	cfstr32	mvfx0, \[r0, #-532\]
d674 1
a674 1
0[0-9a-f]+ <[^>]+> ed000585 	cfstr32	mvfx0, \[r0, #-532\]
d676 1
a676 1
0[0-9a-f]+ <[^>]+> ed000585 	cfstr32	mvfx0, \[r0, #-532\]
d678 1
a678 1
0[0-9a-f]+ <[^>]+> ed000585 	cfstr32	mvfx0, \[r0, #-532\]
d680 1
a680 1
0[0-9a-f]+ <[^>]+> edd00585 	cfldr64	mvdx0, \[r0, #532\]
d682 1
a682 1
0[0-9a-f]+ <[^>]+> edd00585 	cfldr64	mvdx0, \[r0, #532\]
d684 1
a684 1
0[0-9a-f]+ <[^>]+> edd00585 	cfldr64	mvdx0, \[r0, #532\]
d686 1
a686 1
0[0-9a-f]+ <[^>]+> edd00585 	cfldr64	mvdx0, \[r0, #532\]
d688 1
a688 1
0[0-9a-f]+ <[^>]+> edd00585 	cfldr64	mvdx0, \[r0, #532\]
d690 1
a690 1
0[0-9a-f]+ <[^>]+> edd00585 	cfldr64	mvdx0, \[r0, #532\]
d692 1
a692 1
0[0-9a-f]+ <[^>]+> edc00585 	cfstr64	mvdx0, \[r0, #532\]
d694 1
a694 1
0[0-9a-f]+ <[^>]+> edc00585 	cfstr64	mvdx0, \[r0, #532\]
d696 1
a696 1
0[0-9a-f]+ <[^>]+> edc00585 	cfstr64	mvdx0, \[r0, #532\]
d698 1
a698 1
0[0-9a-f]+ <[^>]+> edc00585 	cfstr64	mvdx0, \[r0, #532\]
d700 1
a700 1
0[0-9a-f]+ <[^>]+> edc00585 	cfstr64	mvdx0, \[r0, #532\]
d702 1
a702 1
0[0-9a-f]+ <[^>]+> edc00585 	cfstr64	mvdx0, \[r0, #532\]
d704 1
a704 1
0[0-9a-f]+ <[^>]+> ed500585 	cfldr64	mvdx0, \[r0, #-532\]
d706 1
a706 1
0[0-9a-f]+ <[^>]+> ed500585 	cfldr64	mvdx0, \[r0, #-532\]
d708 1
a708 1
0[0-9a-f]+ <[^>]+> ed500585 	cfldr64	mvdx0, \[r0, #-532\]
d710 1
a710 1
0[0-9a-f]+ <[^>]+> ed500585 	cfldr64	mvdx0, \[r0, #-532\]
d712 1
a712 1
0[0-9a-f]+ <[^>]+> ed500585 	cfldr64	mvdx0, \[r0, #-532\]
d714 1
a714 1
0[0-9a-f]+ <[^>]+> ed500585 	cfldr64	mvdx0, \[r0, #-532\]
d716 1
a716 1
0[0-9a-f]+ <[^>]+> ed400585 	cfstr64	mvdx0, \[r0, #-532\]
d718 1
a718 1
0[0-9a-f]+ <[^>]+> ed400585 	cfstr64	mvdx0, \[r0, #-532\]
d720 1
a720 1
0[0-9a-f]+ <[^>]+> ed400585 	cfstr64	mvdx0, \[r0, #-532\]
d722 1
a722 1
0[0-9a-f]+ <[^>]+> ed400585 	cfstr64	mvdx0, \[r0, #-532\]
d724 1
a724 1
0[0-9a-f]+ <[^>]+> ed400585 	cfstr64	mvdx0, \[r0, #-532\]
d726 1
a726 1
0[0-9a-f]+ <[^>]+> ed400585 	cfstr64	mvdx0, \[r0, #-532\]
@


1.3
log
@        * gas/arm/abs12.d: Update expected disassembly.
        * gas/arm/tls_vxworks.d: Likewise.
        * gas/arm/unwind_vxworks.d: Likewise.
        * gas/arm/group-reloc-alu-encoding-bad.d: Skip for vxworks
        targets.
        * gas/arm/group-reloc-alu.d: Likewise.
        * gas/arm/group-reloc-ldc-encoding-bad.d: Likewise.
        * gas/arm/group-reloc-ldc.d: Likewise.
        * gas/arm/group-reloc-ldr-encoding-bad.d: Likewise.
        * gas/arm/group-reloc-ldr.d: Likewise.
        * gas/arm/group-reloc-ldrs-encoding-bad.d: Likewise.
        * gas/arm/group-reloc-ldrs.d: Likewise.
        * gas/arm/local_function.d: Likewise.
        * gas/arm/mapshort-elf.d: Likewise.
        * gas/arm/undefined.d: Likewise.
@
text
@d392 1
a392 1
0[0-9a-f]+ <[^>]+> ed900a85 	flds	s0, \[r0, #532\]
d394 1
a394 1
0[0-9a-f]+ <[^>]+> ed900a85 	flds	s0, \[r0, #532\]
d396 1
a396 1
0[0-9a-f]+ <[^>]+> ed900a85 	flds	s0, \[r0, #532\]
d398 1
a398 1
0[0-9a-f]+ <[^>]+> ed900a85 	flds	s0, \[r0, #532\]
d400 1
a400 1
0[0-9a-f]+ <[^>]+> ed900a85 	flds	s0, \[r0, #532\]
d402 1
a402 1
0[0-9a-f]+ <[^>]+> ed900a85 	flds	s0, \[r0, #532\]
d404 1
a404 1
0[0-9a-f]+ <[^>]+> ed800a85 	fsts	s0, \[r0, #532\]
d406 1
a406 1
0[0-9a-f]+ <[^>]+> ed800a85 	fsts	s0, \[r0, #532\]
d408 1
a408 1
0[0-9a-f]+ <[^>]+> ed800a85 	fsts	s0, \[r0, #532\]
d410 1
a410 1
0[0-9a-f]+ <[^>]+> ed800a85 	fsts	s0, \[r0, #532\]
d412 1
a412 1
0[0-9a-f]+ <[^>]+> ed800a85 	fsts	s0, \[r0, #532\]
d414 1
a414 1
0[0-9a-f]+ <[^>]+> ed800a85 	fsts	s0, \[r0, #532\]
d416 1
a416 1
0[0-9a-f]+ <[^>]+> ed100a85 	flds	s0, \[r0, #-532\]
d418 1
a418 1
0[0-9a-f]+ <[^>]+> ed100a85 	flds	s0, \[r0, #-532\]
d420 1
a420 1
0[0-9a-f]+ <[^>]+> ed100a85 	flds	s0, \[r0, #-532\]
d422 1
a422 1
0[0-9a-f]+ <[^>]+> ed100a85 	flds	s0, \[r0, #-532\]
d424 1
a424 1
0[0-9a-f]+ <[^>]+> ed100a85 	flds	s0, \[r0, #-532\]
d426 1
a426 1
0[0-9a-f]+ <[^>]+> ed100a85 	flds	s0, \[r0, #-532\]
d428 1
a428 1
0[0-9a-f]+ <[^>]+> ed000a85 	fsts	s0, \[r0, #-532\]
d430 1
a430 1
0[0-9a-f]+ <[^>]+> ed000a85 	fsts	s0, \[r0, #-532\]
d432 1
a432 1
0[0-9a-f]+ <[^>]+> ed000a85 	fsts	s0, \[r0, #-532\]
d434 1
a434 1
0[0-9a-f]+ <[^>]+> ed000a85 	fsts	s0, \[r0, #-532\]
d436 1
a436 1
0[0-9a-f]+ <[^>]+> ed000a85 	fsts	s0, \[r0, #-532\]
d438 1
a438 1
0[0-9a-f]+ <[^>]+> ed000a85 	fsts	s0, \[r0, #-532\]
@


1.2
log
@Skip for non-ELF targets.
@
text
@d2 1
a2 1
#skip: *-*-*coff *-*-pe *-*-wince *-*-*aout* *-*-netbsd *-*-riscix*
@


1.1
log
@	* include/elf/arm.h: Correct names of R_ARM_LDC_G{0,1,2}
	to R_ARM_LDC_SB_G{0,1,2} respectively.

bfd/
	* bfd-in2.h: Regenerate.
	* elf32-arm.c (R_ARM_ALU_PC_G0_NC, R_ARM_ALU_PC_G0,
	R_ARM_ALU_PC_G1_NC, R_ARM_ALU_PC_G1, R_ARM_ALU_PC_G2,
	R_ARM_LDR_PC_G1, R_ARM_LDR_PC_G2, R_ARM_LDRS_PC_G0,
	R_ARM_LDRS_PC_G1, R_ARM_LDRS_PC_G2, R_ARM_LDC_PC_G0,
	R_ARM_LDC_PC_G1, R_ARM_LDC_PC_G2, R_ARM_ALU_SB_G0_NC,
	R_ARM_ALU_SB_G0, R_ARM_ALU_SB_G1_NC, R_ARM_ALU_SB_G1,
	R_ARM_ALU_SB_G2, R_ARM_LDR_SB_G0, R_ARM_LDR_SB_G1,
	R_ARM_LDR_SB_G2, R_ARM_LDRS_SB_G0, R_ARM_LDRS_SB_G1,
	R_ARM_LDRS_SB_G2, R_ARM_LDC_SB_G0, R_ARM_LDC_SB_G1,
	R_ARM_LDC_SB_G2): New relocation types.
	(R_ARM_PC13): Rename to AAELF name R_ARM_LDR_PC_G0 and
	adjust HOWTO entry to be consistent with R_ARM_LDR_PC_G1
	and friends.
	(elf32_arm_howto_table_3): Delete; contents merged into
	elf32_arm_howto_table_2.
	(elf32_arm_howto_from_type): Adjust correspondingly.
	(elf32_arm_reloc_map): Extend with the above relocations.
	(calculate_group_reloc_mask): New function.
	(identify_add_or_sub): New function.
	(elf32_arm_final_link_relocate): Support for the above
	relocations.
	* reloc.c: Add enumeration entries for BFD_RELOC_ARM_...
	codes to correspond to the above relocations.

gas/
	* config/tc-arm.c (enum parse_operand_result): New.
	(struct group_reloc_table_entry): New.
	(enum group_reloc_type): New.
	(group_reloc_table): New array.
	(find_group_reloc_table_entry): New function.
	(parse_shifter_operand_group_reloc): New function.
	(parse_address_main): New function, incorporating code
	from the old parse_address function.  To be used via...
	(parse_address): wrapper for parse_address_main; and
	(parse_address_group_reloc): new function, likewise.
	(enum operand_parse_code): New codes OP_SHG, OP_ADDRGLDR,
	OP_ADDRGLDRS, OP_ADDRGLDC.
	(parse_operands): Support for these new operand codes.
	New macro po_misc_or_fail_no_backtrack.
	(encode_arm_cp_address): Preserve group relocations.
	(insns): Modify to use the above operand codes where group
	relocations are permitted.
	(md_apply_fix): Handle the group relocations
	ALU_PC_G0_NC through LDC_SB_G2.
	(tc_gen_reloc): Likewise.
	(arm_force_relocation): Leave group relocations for the linker.
	(arm_fix_adjustable): Likewise.

gas/testsuite/
	* gas/arm/group-reloc-alu.d: New test.
	* gas/arm/group-reloc-alu-encoding-bad.d: New test.
	* gas/arm/group-reloc-alu-encoding-bad.l: New test.
	* gas/arm/group-reloc-alu-encoding-bad.s: New test.
	* gas/arm/group-reloc-alu-parsing-bad.d: New test.
	* gas/arm/group-reloc-alu-parsing-bad.l: New test.
	* gas/arm/group-reloc-alu-parsing-bad.s: New test.
	* gas/arm/group-reloc-alu.s: New test.
	* gas/arm/group-reloc-ldc.d: New test.
	* gas/arm/group-reloc-ldc-encoding-bad.d: New test.
	* gas/arm/group-reloc-ldc-encoding-bad.l: New test.
	* gas/arm/group-reloc-ldc-encoding-bad.s: New test.
	* gas/arm/group-reloc-ldc-parsing-bad.d: New test.
	* gas/arm/group-reloc-ldc-parsing-bad.l: New test.
	* gas/arm/group-reloc-ldc-parsing-bad.s: New test.
	* gas/arm/group-reloc-ldc.s: New test.
	* gas/arm/group-reloc-ldr.d: New test.
	* gas/arm/group-reloc-ldr-encoding-bad.d: New test.
	* gas/arm/group-reloc-ldr-encoding-bad.l: New test.
	* gas/arm/group-reloc-ldr-encoding-bad.s: New test.
	* gas/arm/group-reloc-ldr-parsing-bad.d: New test.
	* gas/arm/group-reloc-ldr-parsing-bad.l: New test.
	* gas/arm/group-reloc-ldr-parsing-bad.s: New test.
	* gas/arm/group-reloc-ldr.s: New test.
	* gas/arm/group-reloc-ldrs.d: New test.
	* gas/arm/group-reloc-ldrs-encoding-bad.d: New test.
	* gas/arm/group-reloc-ldrs-encoding-bad.l: New test.
	* gas/arm/group-reloc-ldrs-encoding-bad.s: New test.
	* gas/arm/group-reloc-ldrs-parsing-bad.d: New test.
	* gas/arm/group-reloc-ldrs-parsing-bad.l: New test.
	* gas/arm/group-reloc-ldrs-parsing-bad.s: New test.
	* gas/arm/group-reloc-ldrs.s: New test.

ld/testsuite/
	* ld-arm/group-relocs-alu-bad.d: New test.
	* ld-arm/group-relocs-alu-bad.s: New test.
	* ld-arm/group-relocs.d: New test.
	* ld-arm/group-relocs-ldc-bad.d: New test.
	* ld-arm/group-relocs-ldc-bad.s: New test.
	* ld-arm/group-relocs-ldr-bad.d: New test.
	* ld-arm/group-relocs-ldr-bad.s: New test.
	* ld-arm/group-relocs-ldrs-bad.d: New test.
	* ld-arm/group-relocs-ldrs-bad.s: New test.
	* ld-arm/group-relocs.s: New test.
	* ld-arm/arm-elf.exp: Wire in new tests.
@
text
@d2 1
@


1.1.2.1
log
@Support for ARM "group relocations" numbers 4, and 57 through 83.

	* include/elf/arm.h: Correct names of R_ARM_LDC_G{0,1,2}
	to R_ARM_LDC_SB_G{0,1,2} respectively.

	bfd/
	* bfd-in2.h: Regenerate.
	* elf32-arm.c (R_ARM_ALU_PC_G0_NC, R_ARM_ALU_PC_G0,
	R_ARM_ALU_PC_G1_NC, R_ARM_ALU_PC_G1, R_ARM_ALU_PC_G2,
	R_ARM_LDR_PC_G1, R_ARM_LDR_PC_G2, R_ARM_LDRS_PC_G0,
	R_ARM_LDRS_PC_G1, R_ARM_LDRS_PC_G2, R_ARM_LDC_PC_G0,
	R_ARM_LDC_PC_G1, R_ARM_LDC_PC_G2, R_ARM_ALU_SB_G0_NC,
	R_ARM_ALU_SB_G0, R_ARM_ALU_SB_G1_NC, R_ARM_ALU_SB_G1,
	R_ARM_ALU_SB_G2, R_ARM_LDR_SB_G0, R_ARM_LDR_SB_G1,
	R_ARM_LDR_SB_G2, R_ARM_LDRS_SB_G0, R_ARM_LDRS_SB_G1,
	R_ARM_LDRS_SB_G2, R_ARM_LDC_SB_G0, R_ARM_LDC_SB_G1,
	R_ARM_LDC_SB_G2): New relocation types.
	(R_ARM_PC13): Rename to AAELF name R_ARM_LDR_PC_G0 and
	adjust HOWTO entry to be consistent with R_ARM_LDR_PC_G1
	and friends.
	(elf32_arm_howto_table_3): Delete; contents merged into
	elf32_arm_howto_table_2.
	(elf32_arm_howto_from_type): Adjust correspondingly.
	(elf32_arm_reloc_map): Extend with the above relocations.
	(calculate_group_reloc_mask): New function.
	(identify_add_or_sub): New function.
	(elf32_arm_final_link_relocate): Support for the above
	relocations.
	* reloc.c: Add enumeration entries for BFD_RELOC_ARM_...
	codes to correspond to the above relocations.

	gas/
	* config/tc-arm.c (enum parse_operand_result): New.
	(struct group_reloc_table_entry): New.
	(enum group_reloc_type): New.
	(group_reloc_table): New array.
	(find_group_reloc_table_entry): New function.
	(parse_shifter_operand_group_reloc): New function.
	(parse_address_main): New function, incorporating code
	from the old parse_address function.  To be used via...
	(parse_address): wrapper for parse_address_main; and
	(parse_address_group_reloc): new function, likewise.
	(enum operand_parse_code): New codes OP_SHG, OP_ADDRGLDR,
	OP_ADDRGLDRS, OP_ADDRGLDC.
	(parse_operands): Support for these new operand codes.
	New macro po_misc_or_fail_no_backtrack.
	(encode_arm_cp_address): Preserve group relocations.
	(insns): Modify to use the above operand codes where group
	relocations are permitted.
	(md_apply_fix): Handle the group relocations
	ALU_PC_G0_NC through LDC_SB_G2.
	(tc_gen_reloc): Likewise.
	(arm_force_relocation): Leave group relocations for the linker.
	(arm_fix_adjustable): Likewise.

	gas/testsuite/
	* gas/arm/group-reloc-alu.d: New test.
	* gas/arm/group-reloc-alu-encoding-bad.d: New test.
	* gas/arm/group-reloc-alu-encoding-bad.l: New test.
	* gas/arm/group-reloc-alu-encoding-bad.s: New test.
	* gas/arm/group-reloc-alu-parsing-bad.d: New test.
	* gas/arm/group-reloc-alu-parsing-bad.l: New test.
	* gas/arm/group-reloc-alu-parsing-bad.s: New test.
	* gas/arm/group-reloc-alu.s: New test.
	* gas/arm/group-reloc-ldc.d: New test.
	* gas/arm/group-reloc-ldc-encoding-bad.d: New test.
	* gas/arm/group-reloc-ldc-encoding-bad.l: New test.
	* gas/arm/group-reloc-ldc-encoding-bad.s: New test.
	* gas/arm/group-reloc-ldc-parsing-bad.d: New test.
	* gas/arm/group-reloc-ldc-parsing-bad.l: New test.
	* gas/arm/group-reloc-ldc-parsing-bad.s: New test.
	* gas/arm/group-reloc-ldc.s: New test.
	* gas/arm/group-reloc-ldr.d: New test.
	* gas/arm/group-reloc-ldr-encoding-bad.d: New test.
	* gas/arm/group-reloc-ldr-encoding-bad.l: New test.
	* gas/arm/group-reloc-ldr-encoding-bad.s: New test.
	* gas/arm/group-reloc-ldr-parsing-bad.d: New test.
	* gas/arm/group-reloc-ldr-parsing-bad.l: New test.
	* gas/arm/group-reloc-ldr-parsing-bad.s: New test.
	* gas/arm/group-reloc-ldr.s: New test.
	* gas/arm/group-reloc-ldrs.d: New test.
	* gas/arm/group-reloc-ldrs-encoding-bad.d: New test.
	* gas/arm/group-reloc-ldrs-encoding-bad.l: New test.
	* gas/arm/group-reloc-ldrs-encoding-bad.s: New test.
	* gas/arm/group-reloc-ldrs-parsing-bad.d: New test.
	* gas/arm/group-reloc-ldrs-parsing-bad.l: New test.
	* gas/arm/group-reloc-ldrs-parsing-bad.s: New test.
	* gas/arm/group-reloc-ldrs.s: New test.

	ld/testsuite/
	* ld-arm/group-relocs-alu-bad.d: New test.
	* ld-arm/group-relocs-alu-bad.s: New test.
	* ld-arm/group-relocs.d: New test.
	* ld-arm/group-relocs-ldc-bad.d: New test.
	* ld-arm/group-relocs-ldc-bad.s: New test.
	* ld-arm/group-relocs-ldr-bad.d: New test.
	* ld-arm/group-relocs-ldr-bad.s: New test.
	* ld-arm/group-relocs-ldrs-bad.d: New test.
	* ld-arm/group-relocs-ldrs-bad.s: New test.
	* ld-arm/group-relocs.s: New test.
	* ld-arm/arm-elf.exp: Wire in new tests.
@
text
@@

