
wheelbase_main.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00010584  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000005c4  08010728  08010728  00011728  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08010cec  08010cec  000123d4  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08010cec  08010cec  00011cec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08010cf4  08010cf4  000123d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08010cf4  08010cf4  00011cf4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08010cf8  08010cf8  00011cf8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000003d4  20000000  08010cfc  00012000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000123d4  2**0
                  CONTENTS
 10 .bss          00001620  200003d4  200003d4  000123d4  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  200019f4  200019f4  000123d4  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  000123d4  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001a6c6  00000000  00000000  00012404  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000430a  00000000  00000000  0002caca  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000015b0  00000000  00000000  00030dd8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00001098  00000000  00000000  00032388  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0002609e  00000000  00000000  00033420  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001dfab  00000000  00000000  000594be  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000d3d7b  00000000  00000000  00077469  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  0014b1e4  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00007178  00000000  00000000  0014b228  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000059  00000000  00000000  001523a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200003d4 	.word	0x200003d4
 80001bc:	00000000 	.word	0x00000000
 80001c0:	0801070c 	.word	0x0801070c

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200003d8 	.word	0x200003d8
 80001dc:	0801070c 	.word	0x0801070c

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <strlen>:
 8000280:	4603      	mov	r3, r0
 8000282:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000286:	2a00      	cmp	r2, #0
 8000288:	d1fb      	bne.n	8000282 <strlen+0x2>
 800028a:	1a18      	subs	r0, r3, r0
 800028c:	3801      	subs	r0, #1
 800028e:	4770      	bx	lr

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	@ 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295	@ 0xffffffff
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_d2uiz>:
 8000bb8:	004a      	lsls	r2, r1, #1
 8000bba:	d211      	bcs.n	8000be0 <__aeabi_d2uiz+0x28>
 8000bbc:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bc0:	d211      	bcs.n	8000be6 <__aeabi_d2uiz+0x2e>
 8000bc2:	d50d      	bpl.n	8000be0 <__aeabi_d2uiz+0x28>
 8000bc4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bc8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bcc:	d40e      	bmi.n	8000bec <__aeabi_d2uiz+0x34>
 8000bce:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bd2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bd6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bda:	fa23 f002 	lsr.w	r0, r3, r2
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bea:	d102      	bne.n	8000bf2 <__aeabi_d2uiz+0x3a>
 8000bec:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8000bf0:	4770      	bx	lr
 8000bf2:	f04f 0000 	mov.w	r0, #0
 8000bf6:	4770      	bx	lr

08000bf8 <__aeabi_d2f>:
 8000bf8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bfc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000c00:	bf24      	itt	cs
 8000c02:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000c06:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000c0a:	d90d      	bls.n	8000c28 <__aeabi_d2f+0x30>
 8000c0c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c10:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c14:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c18:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c1c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c20:	bf08      	it	eq
 8000c22:	f020 0001 	biceq.w	r0, r0, #1
 8000c26:	4770      	bx	lr
 8000c28:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c2c:	d121      	bne.n	8000c72 <__aeabi_d2f+0x7a>
 8000c2e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c32:	bfbc      	itt	lt
 8000c34:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c38:	4770      	bxlt	lr
 8000c3a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c3e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c42:	f1c2 0218 	rsb	r2, r2, #24
 8000c46:	f1c2 0c20 	rsb	ip, r2, #32
 8000c4a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c4e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c52:	bf18      	it	ne
 8000c54:	f040 0001 	orrne.w	r0, r0, #1
 8000c58:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c5c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c60:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c64:	ea40 000c 	orr.w	r0, r0, ip
 8000c68:	fa23 f302 	lsr.w	r3, r3, r2
 8000c6c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c70:	e7cc      	b.n	8000c0c <__aeabi_d2f+0x14>
 8000c72:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c76:	d107      	bne.n	8000c88 <__aeabi_d2f+0x90>
 8000c78:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c7c:	bf1e      	ittt	ne
 8000c7e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c82:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c86:	4770      	bxne	lr
 8000c88:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c8c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c90:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c94:	4770      	bx	lr
 8000c96:	bf00      	nop

08000c98 <__aeabi_d2lz>:
 8000c98:	b538      	push	{r3, r4, r5, lr}
 8000c9a:	2200      	movs	r2, #0
 8000c9c:	2300      	movs	r3, #0
 8000c9e:	4604      	mov	r4, r0
 8000ca0:	460d      	mov	r5, r1
 8000ca2:	f7ff ff23 	bl	8000aec <__aeabi_dcmplt>
 8000ca6:	b928      	cbnz	r0, 8000cb4 <__aeabi_d2lz+0x1c>
 8000ca8:	4620      	mov	r0, r4
 8000caa:	4629      	mov	r1, r5
 8000cac:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000cb0:	f000 b80a 	b.w	8000cc8 <__aeabi_d2ulz>
 8000cb4:	4620      	mov	r0, r4
 8000cb6:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000cba:	f000 f805 	bl	8000cc8 <__aeabi_d2ulz>
 8000cbe:	4240      	negs	r0, r0
 8000cc0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000cc4:	bd38      	pop	{r3, r4, r5, pc}
 8000cc6:	bf00      	nop

08000cc8 <__aeabi_d2ulz>:
 8000cc8:	b5d0      	push	{r4, r6, r7, lr}
 8000cca:	4b0c      	ldr	r3, [pc, #48]	@ (8000cfc <__aeabi_d2ulz+0x34>)
 8000ccc:	2200      	movs	r2, #0
 8000cce:	4606      	mov	r6, r0
 8000cd0:	460f      	mov	r7, r1
 8000cd2:	f7ff fc99 	bl	8000608 <__aeabi_dmul>
 8000cd6:	f7ff ff6f 	bl	8000bb8 <__aeabi_d2uiz>
 8000cda:	4604      	mov	r4, r0
 8000cdc:	f7ff fc1a 	bl	8000514 <__aeabi_ui2d>
 8000ce0:	4b07      	ldr	r3, [pc, #28]	@ (8000d00 <__aeabi_d2ulz+0x38>)
 8000ce2:	2200      	movs	r2, #0
 8000ce4:	f7ff fc90 	bl	8000608 <__aeabi_dmul>
 8000ce8:	4602      	mov	r2, r0
 8000cea:	460b      	mov	r3, r1
 8000cec:	4630      	mov	r0, r6
 8000cee:	4639      	mov	r1, r7
 8000cf0:	f7ff fad2 	bl	8000298 <__aeabi_dsub>
 8000cf4:	f7ff ff60 	bl	8000bb8 <__aeabi_d2uiz>
 8000cf8:	4621      	mov	r1, r4
 8000cfa:	bdd0      	pop	{r4, r6, r7, pc}
 8000cfc:	3df00000 	.word	0x3df00000
 8000d00:	41f00000 	.word	0x41f00000

08000d04 <Receive_CmdVel>:
#define BUFFER_SIZE 256

static char cdc_buffer[BUFFER_SIZE];
static uint16_t buffer_index = 0;

void Receive_CmdVel(uint8_t* buf, uint32_t len, CmdVel *cmd_vel) {
 8000d04:	b5b0      	push	{r4, r5, r7, lr}
 8000d06:	b08c      	sub	sp, #48	@ 0x30
 8000d08:	af04      	add	r7, sp, #16
 8000d0a:	60f8      	str	r0, [r7, #12]
 8000d0c:	60b9      	str	r1, [r7, #8]
 8000d0e:	607a      	str	r2, [r7, #4]
    for (uint32_t i = 0; i < len; i++) {
 8000d10:	2300      	movs	r3, #0
 8000d12:	61fb      	str	r3, [r7, #28]
 8000d14:	e054      	b.n	8000dc0 <Receive_CmdVel+0xbc>
        char received_char = buf[i];
 8000d16:	68fa      	ldr	r2, [r7, #12]
 8000d18:	69fb      	ldr	r3, [r7, #28]
 8000d1a:	4413      	add	r3, r2
 8000d1c:	781b      	ldrb	r3, [r3, #0]
 8000d1e:	76fb      	strb	r3, [r7, #27]

        if (received_char == '\n' || buffer_index >= BUFFER_SIZE - 1) {
 8000d20:	7efb      	ldrb	r3, [r7, #27]
 8000d22:	2b0a      	cmp	r3, #10
 8000d24:	d003      	beq.n	8000d2e <Receive_CmdVel+0x2a>
 8000d26:	4b2b      	ldr	r3, [pc, #172]	@ (8000dd4 <Receive_CmdVel+0xd0>)
 8000d28:	881b      	ldrh	r3, [r3, #0]
 8000d2a:	2bfe      	cmp	r3, #254	@ 0xfe
 8000d2c:	d93b      	bls.n	8000da6 <Receive_CmdVel+0xa2>
            cdc_buffer[buffer_index] = '\0';
 8000d2e:	4b29      	ldr	r3, [pc, #164]	@ (8000dd4 <Receive_CmdVel+0xd0>)
 8000d30:	881b      	ldrh	r3, [r3, #0]
 8000d32:	461a      	mov	r2, r3
 8000d34:	4b28      	ldr	r3, [pc, #160]	@ (8000dd8 <Receive_CmdVel+0xd4>)
 8000d36:	2100      	movs	r1, #0
 8000d38:	5499      	strb	r1, [r3, r2]
            buffer_index = 0;
 8000d3a:	4b26      	ldr	r3, [pc, #152]	@ (8000dd4 <Receive_CmdVel+0xd0>)
 8000d3c:	2200      	movs	r2, #0
 8000d3e:	801a      	strh	r2, [r3, #0]

            if (strstr(cdc_buffer, "linear_x") && strstr(cdc_buffer, "angular_z")) {
 8000d40:	4926      	ldr	r1, [pc, #152]	@ (8000ddc <Receive_CmdVel+0xd8>)
 8000d42:	4825      	ldr	r0, [pc, #148]	@ (8000dd8 <Receive_CmdVel+0xd4>)
 8000d44:	f00b fc9f 	bl	800c686 <strstr>
 8000d48:	4603      	mov	r3, r0
 8000d4a:	2b00      	cmp	r3, #0
 8000d4c:	d01f      	beq.n	8000d8e <Receive_CmdVel+0x8a>
 8000d4e:	4924      	ldr	r1, [pc, #144]	@ (8000de0 <Receive_CmdVel+0xdc>)
 8000d50:	4821      	ldr	r0, [pc, #132]	@ (8000dd8 <Receive_CmdVel+0xd4>)
 8000d52:	f00b fc98 	bl	800c686 <strstr>
 8000d56:	4603      	mov	r3, r0
 8000d58:	2b00      	cmp	r3, #0
 8000d5a:	d018      	beq.n	8000d8e <Receive_CmdVel+0x8a>
                sscanf(
 8000d5c:	687c      	ldr	r4, [r7, #4]
 8000d5e:	687b      	ldr	r3, [r7, #4]
 8000d60:	1d1d      	adds	r5, r3, #4
 8000d62:	687b      	ldr	r3, [r7, #4]
 8000d64:	3308      	adds	r3, #8
 8000d66:	687a      	ldr	r2, [r7, #4]
 8000d68:	320c      	adds	r2, #12
 8000d6a:	6879      	ldr	r1, [r7, #4]
 8000d6c:	3110      	adds	r1, #16
 8000d6e:	6878      	ldr	r0, [r7, #4]
 8000d70:	3014      	adds	r0, #20
 8000d72:	9003      	str	r0, [sp, #12]
 8000d74:	9102      	str	r1, [sp, #8]
 8000d76:	9201      	str	r2, [sp, #4]
 8000d78:	9300      	str	r3, [sp, #0]
 8000d7a:	462b      	mov	r3, r5
 8000d7c:	4622      	mov	r2, r4
 8000d7e:	4919      	ldr	r1, [pc, #100]	@ (8000de4 <Receive_CmdVel+0xe0>)
 8000d80:	4815      	ldr	r0, [pc, #84]	@ (8000dd8 <Receive_CmdVel+0xd4>)
 8000d82:	f00b fc07 	bl	800c594 <siscanf>
                    &cmd_vel->angular_x,
                    &cmd_vel->angular_y,
                    &cmd_vel->angular_z
                );

                Process_CmdVel(cmd_vel);
 8000d86:	6878      	ldr	r0, [r7, #4]
 8000d88:	f000 f830 	bl	8000dec <Process_CmdVel>
            if (strstr(cdc_buffer, "linear_x") && strstr(cdc_buffer, "angular_z")) {
 8000d8c:	e015      	b.n	8000dba <Receive_CmdVel+0xb6>

            } else {
                const char *error_msg = "Invalid cmd_vel format\n";
 8000d8e:	4b16      	ldr	r3, [pc, #88]	@ (8000de8 <Receive_CmdVel+0xe4>)
 8000d90:	617b      	str	r3, [r7, #20]
                CDC_Transmit_FS((uint8_t *)error_msg, strlen(error_msg));
 8000d92:	6978      	ldr	r0, [r7, #20]
 8000d94:	f7ff fa74 	bl	8000280 <strlen>
 8000d98:	4603      	mov	r3, r0
 8000d9a:	b29b      	uxth	r3, r3
 8000d9c:	4619      	mov	r1, r3
 8000d9e:	6978      	ldr	r0, [r7, #20]
 8000da0:	f00a f894 	bl	800aecc <CDC_Transmit_FS>
            if (strstr(cdc_buffer, "linear_x") && strstr(cdc_buffer, "angular_z")) {
 8000da4:	e009      	b.n	8000dba <Receive_CmdVel+0xb6>
            }
        } else {
            cdc_buffer[buffer_index++] = received_char;
 8000da6:	4b0b      	ldr	r3, [pc, #44]	@ (8000dd4 <Receive_CmdVel+0xd0>)
 8000da8:	881b      	ldrh	r3, [r3, #0]
 8000daa:	1c5a      	adds	r2, r3, #1
 8000dac:	b291      	uxth	r1, r2
 8000dae:	4a09      	ldr	r2, [pc, #36]	@ (8000dd4 <Receive_CmdVel+0xd0>)
 8000db0:	8011      	strh	r1, [r2, #0]
 8000db2:	4619      	mov	r1, r3
 8000db4:	4a08      	ldr	r2, [pc, #32]	@ (8000dd8 <Receive_CmdVel+0xd4>)
 8000db6:	7efb      	ldrb	r3, [r7, #27]
 8000db8:	5453      	strb	r3, [r2, r1]
    for (uint32_t i = 0; i < len; i++) {
 8000dba:	69fb      	ldr	r3, [r7, #28]
 8000dbc:	3301      	adds	r3, #1
 8000dbe:	61fb      	str	r3, [r7, #28]
 8000dc0:	69fa      	ldr	r2, [r7, #28]
 8000dc2:	68bb      	ldr	r3, [r7, #8]
 8000dc4:	429a      	cmp	r2, r3
 8000dc6:	d3a6      	bcc.n	8000d16 <Receive_CmdVel+0x12>
        }
    }
}
 8000dc8:	bf00      	nop
 8000dca:	bf00      	nop
 8000dcc:	3720      	adds	r7, #32
 8000dce:	46bd      	mov	sp, r7
 8000dd0:	bdb0      	pop	{r4, r5, r7, pc}
 8000dd2:	bf00      	nop
 8000dd4:	200004f0 	.word	0x200004f0
 8000dd8:	200003f0 	.word	0x200003f0
 8000ddc:	08010728 	.word	0x08010728
 8000de0:	08010734 	.word	0x08010734
 8000de4:	08010740 	.word	0x08010740
 8000de8:	08010790 	.word	0x08010790

08000dec <Process_CmdVel>:


void Process_CmdVel(CmdVel *cmd_vel) {
 8000dec:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8000df0:	b0b2      	sub	sp, #200	@ 0xc8
 8000df2:	af0c      	add	r7, sp, #48	@ 0x30
 8000df4:	6178      	str	r0, [r7, #20]

    snprintf(
        debug_msg,
        sizeof(debug_msg),
        "Linear: [X: %.2f, Y: %.2f, Z: %.2f], Angular: [X: %.2f, Y: %.2f, Z: %.2f]\n",
        cmd_vel->linear_x,
 8000df6:	697b      	ldr	r3, [r7, #20]
 8000df8:	681b      	ldr	r3, [r3, #0]
    snprintf(
 8000dfa:	4618      	mov	r0, r3
 8000dfc:	f7ff fbac 	bl	8000558 <__aeabi_f2d>
 8000e00:	4604      	mov	r4, r0
 8000e02:	460d      	mov	r5, r1
        cmd_vel->linear_y,
 8000e04:	697b      	ldr	r3, [r7, #20]
 8000e06:	685b      	ldr	r3, [r3, #4]
    snprintf(
 8000e08:	4618      	mov	r0, r3
 8000e0a:	f7ff fba5 	bl	8000558 <__aeabi_f2d>
 8000e0e:	4680      	mov	r8, r0
 8000e10:	4689      	mov	r9, r1
        cmd_vel->linear_z,
 8000e12:	697b      	ldr	r3, [r7, #20]
 8000e14:	689b      	ldr	r3, [r3, #8]
    snprintf(
 8000e16:	4618      	mov	r0, r3
 8000e18:	f7ff fb9e 	bl	8000558 <__aeabi_f2d>
 8000e1c:	4682      	mov	sl, r0
 8000e1e:	468b      	mov	fp, r1
        cmd_vel->angular_x,
 8000e20:	697b      	ldr	r3, [r7, #20]
 8000e22:	68db      	ldr	r3, [r3, #12]
    snprintf(
 8000e24:	4618      	mov	r0, r3
 8000e26:	f7ff fb97 	bl	8000558 <__aeabi_f2d>
 8000e2a:	e9c7 0102 	strd	r0, r1, [r7, #8]
        cmd_vel->angular_y,
 8000e2e:	697b      	ldr	r3, [r7, #20]
 8000e30:	691b      	ldr	r3, [r3, #16]
    snprintf(
 8000e32:	4618      	mov	r0, r3
 8000e34:	f7ff fb90 	bl	8000558 <__aeabi_f2d>
 8000e38:	e9c7 0100 	strd	r0, r1, [r7]
        cmd_vel->angular_z
 8000e3c:	697b      	ldr	r3, [r7, #20]
 8000e3e:	695b      	ldr	r3, [r3, #20]
    snprintf(
 8000e40:	4618      	mov	r0, r3
 8000e42:	f7ff fb89 	bl	8000558 <__aeabi_f2d>
 8000e46:	4602      	mov	r2, r0
 8000e48:	460b      	mov	r3, r1
 8000e4a:	f107 0018 	add.w	r0, r7, #24
 8000e4e:	e9cd 230a 	strd	r2, r3, [sp, #40]	@ 0x28
 8000e52:	ed97 7b00 	vldr	d7, [r7]
 8000e56:	ed8d 7b08 	vstr	d7, [sp, #32]
 8000e5a:	ed97 7b02 	vldr	d7, [r7, #8]
 8000e5e:	ed8d 7b06 	vstr	d7, [sp, #24]
 8000e62:	e9cd ab04 	strd	sl, fp, [sp, #16]
 8000e66:	e9cd 8902 	strd	r8, r9, [sp, #8]
 8000e6a:	e9cd 4500 	strd	r4, r5, [sp]
 8000e6e:	4a0e      	ldr	r2, [pc, #56]	@ (8000ea8 <Process_CmdVel+0xbc>)
 8000e70:	2180      	movs	r1, #128	@ 0x80
 8000e72:	f00b fb37 	bl	800c4e4 <sniprintf>

    //CDC_Transmit_FS((uint8_t *)debug_msg, strlen(debug_msg));


    extern motor_st motor1, motor2, motor3;
    calculate_motor_duty_cycles(cmd_vel->linear_x, cmd_vel->linear_y, cmd_vel->angular_z,
 8000e76:	697b      	ldr	r3, [r7, #20]
 8000e78:	edd3 7a00 	vldr	s15, [r3]
 8000e7c:	697b      	ldr	r3, [r7, #20]
 8000e7e:	ed93 7a01 	vldr	s14, [r3, #4]
 8000e82:	697b      	ldr	r3, [r7, #20]
 8000e84:	edd3 6a05 	vldr	s13, [r3, #20]
 8000e88:	4a08      	ldr	r2, [pc, #32]	@ (8000eac <Process_CmdVel+0xc0>)
 8000e8a:	4909      	ldr	r1, [pc, #36]	@ (8000eb0 <Process_CmdVel+0xc4>)
 8000e8c:	4809      	ldr	r0, [pc, #36]	@ (8000eb4 <Process_CmdVel+0xc8>)
 8000e8e:	eeb0 1a66 	vmov.f32	s2, s13
 8000e92:	eef0 0a47 	vmov.f32	s1, s14
 8000e96:	eeb0 0a67 	vmov.f32	s0, s15
 8000e9a:	f000 f9d9 	bl	8001250 <calculate_motor_duty_cycles>
                               &motor1, &motor2, &motor3);
}
 8000e9e:	bf00      	nop
 8000ea0:	3798      	adds	r7, #152	@ 0x98
 8000ea2:	46bd      	mov	sp, r7
 8000ea4:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8000ea8:	080107a8 	.word	0x080107a8
 8000eac:	20000060 	.word	0x20000060
 8000eb0:	20000030 	.word	0x20000030
 8000eb4:	20000000 	.word	0x20000000

08000eb8 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000eb8:	b580      	push	{r7, lr}
 8000eba:	b08a      	sub	sp, #40	@ 0x28
 8000ebc:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ebe:	f107 0314 	add.w	r3, r7, #20
 8000ec2:	2200      	movs	r2, #0
 8000ec4:	601a      	str	r2, [r3, #0]
 8000ec6:	605a      	str	r2, [r3, #4]
 8000ec8:	609a      	str	r2, [r3, #8]
 8000eca:	60da      	str	r2, [r3, #12]
 8000ecc:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000ece:	4b39      	ldr	r3, [pc, #228]	@ (8000fb4 <MX_GPIO_Init+0xfc>)
 8000ed0:	695b      	ldr	r3, [r3, #20]
 8000ed2:	4a38      	ldr	r2, [pc, #224]	@ (8000fb4 <MX_GPIO_Init+0xfc>)
 8000ed4:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8000ed8:	6153      	str	r3, [r2, #20]
 8000eda:	4b36      	ldr	r3, [pc, #216]	@ (8000fb4 <MX_GPIO_Init+0xfc>)
 8000edc:	695b      	ldr	r3, [r3, #20]
 8000ede:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8000ee2:	613b      	str	r3, [r7, #16]
 8000ee4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000ee6:	4b33      	ldr	r3, [pc, #204]	@ (8000fb4 <MX_GPIO_Init+0xfc>)
 8000ee8:	695b      	ldr	r3, [r3, #20]
 8000eea:	4a32      	ldr	r2, [pc, #200]	@ (8000fb4 <MX_GPIO_Init+0xfc>)
 8000eec:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8000ef0:	6153      	str	r3, [r2, #20]
 8000ef2:	4b30      	ldr	r3, [pc, #192]	@ (8000fb4 <MX_GPIO_Init+0xfc>)
 8000ef4:	695b      	ldr	r3, [r3, #20]
 8000ef6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8000efa:	60fb      	str	r3, [r7, #12]
 8000efc:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000efe:	4b2d      	ldr	r3, [pc, #180]	@ (8000fb4 <MX_GPIO_Init+0xfc>)
 8000f00:	695b      	ldr	r3, [r3, #20]
 8000f02:	4a2c      	ldr	r2, [pc, #176]	@ (8000fb4 <MX_GPIO_Init+0xfc>)
 8000f04:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000f08:	6153      	str	r3, [r2, #20]
 8000f0a:	4b2a      	ldr	r3, [pc, #168]	@ (8000fb4 <MX_GPIO_Init+0xfc>)
 8000f0c:	695b      	ldr	r3, [r3, #20]
 8000f0e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000f12:	60bb      	str	r3, [r7, #8]
 8000f14:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000f16:	4b27      	ldr	r3, [pc, #156]	@ (8000fb4 <MX_GPIO_Init+0xfc>)
 8000f18:	695b      	ldr	r3, [r3, #20]
 8000f1a:	4a26      	ldr	r2, [pc, #152]	@ (8000fb4 <MX_GPIO_Init+0xfc>)
 8000f1c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8000f20:	6153      	str	r3, [r2, #20]
 8000f22:	4b24      	ldr	r3, [pc, #144]	@ (8000fb4 <MX_GPIO_Init+0xfc>)
 8000f24:	695b      	ldr	r3, [r3, #20]
 8000f26:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8000f2a:	607b      	str	r3, [r7, #4]
 8000f2c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, debug_Pin|cs_enc_3_Pin, GPIO_PIN_RESET);
 8000f2e:	2200      	movs	r2, #0
 8000f30:	f44f 5101 	mov.w	r1, #8256	@ 0x2040
 8000f34:	4820      	ldr	r0, [pc, #128]	@ (8000fb8 <MX_GPIO_Init+0x100>)
 8000f36:	f001 f9ff 	bl	8002338 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, cs_enc_2_Pin|motor2_dir_Pin, GPIO_PIN_RESET);
 8000f3a:	2200      	movs	r2, #0
 8000f3c:	2122      	movs	r1, #34	@ 0x22
 8000f3e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000f42:	f001 f9f9 	bl	8002338 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, motor3_dir_Pin|nBRAKE_Pin|motor1_dir_Pin|enable_Pin
 8000f46:	2200      	movs	r2, #0
 8000f48:	f648 413e 	movw	r1, #35902	@ 0x8c3e
 8000f4c:	481b      	ldr	r0, [pc, #108]	@ (8000fbc <MX_GPIO_Init+0x104>)
 8000f4e:	f001 f9f3 	bl	8002338 <HAL_GPIO_WritePin>
                          |cs_enc_1_Pin|motor2_led_Pin|motor3_led_Pin|motor1_led_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : debug_Pin cs_enc_3_Pin */
  GPIO_InitStruct.Pin = debug_Pin|cs_enc_3_Pin;
 8000f52:	f44f 5301 	mov.w	r3, #8256	@ 0x2040
 8000f56:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f58:	2301      	movs	r3, #1
 8000f5a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f5c:	2300      	movs	r3, #0
 8000f5e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f60:	2300      	movs	r3, #0
 8000f62:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000f64:	f107 0314 	add.w	r3, r7, #20
 8000f68:	4619      	mov	r1, r3
 8000f6a:	4813      	ldr	r0, [pc, #76]	@ (8000fb8 <MX_GPIO_Init+0x100>)
 8000f6c:	f001 f85a 	bl	8002024 <HAL_GPIO_Init>

  /*Configure GPIO pins : cs_enc_2_Pin motor2_dir_Pin */
  GPIO_InitStruct.Pin = cs_enc_2_Pin|motor2_dir_Pin;
 8000f70:	2322      	movs	r3, #34	@ 0x22
 8000f72:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f74:	2301      	movs	r3, #1
 8000f76:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f78:	2300      	movs	r3, #0
 8000f7a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f7c:	2300      	movs	r3, #0
 8000f7e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000f80:	f107 0314 	add.w	r3, r7, #20
 8000f84:	4619      	mov	r1, r3
 8000f86:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000f8a:	f001 f84b 	bl	8002024 <HAL_GPIO_Init>

  /*Configure GPIO pins : motor3_dir_Pin nBRAKE_Pin motor1_dir_Pin enable_Pin
                           cs_enc_1_Pin motor2_led_Pin motor3_led_Pin motor1_led_Pin */
  GPIO_InitStruct.Pin = motor3_dir_Pin|nBRAKE_Pin|motor1_dir_Pin|enable_Pin
 8000f8e:	f648 433e 	movw	r3, #35902	@ 0x8c3e
 8000f92:	617b      	str	r3, [r7, #20]
                          |cs_enc_1_Pin|motor2_led_Pin|motor3_led_Pin|motor1_led_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f94:	2301      	movs	r3, #1
 8000f96:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f98:	2300      	movs	r3, #0
 8000f9a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f9c:	2300      	movs	r3, #0
 8000f9e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000fa0:	f107 0314 	add.w	r3, r7, #20
 8000fa4:	4619      	mov	r1, r3
 8000fa6:	4805      	ldr	r0, [pc, #20]	@ (8000fbc <MX_GPIO_Init+0x104>)
 8000fa8:	f001 f83c 	bl	8002024 <HAL_GPIO_Init>

}
 8000fac:	bf00      	nop
 8000fae:	3728      	adds	r7, #40	@ 0x28
 8000fb0:	46bd      	mov	sp, r7
 8000fb2:	bd80      	pop	{r7, pc}
 8000fb4:	40021000 	.word	0x40021000
 8000fb8:	48000800 	.word	0x48000800
 8000fbc:	48000400 	.word	0x48000400

08000fc0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000fc0:	b580      	push	{r7, lr}
 8000fc2:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000fc4:	f000 feb6 	bl	8001d34 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000fc8:	f000 f82c 	bl	8001024 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000fcc:	f7ff ff74 	bl	8000eb8 <MX_GPIO_Init>
  MX_SPI2_Init();
 8000fd0:	f000 fa50 	bl	8001474 <MX_SPI2_Init>
  MX_TIM1_Init();
 8000fd4:	f000 fc06 	bl	80017e4 <MX_TIM1_Init>
  MX_TIM3_Init();
 8000fd8:	f000 fc92 	bl	8001900 <MX_TIM3_Init>
  MX_TIM4_Init();
 8000fdc:	f000 fcea 	bl	80019b4 <MX_TIM4_Init>
  MX_USART2_UART_Init();
 8000fe0:	f000 fe0c 	bl	8001bfc <MX_USART2_UART_Init>
  MX_USB_DEVICE_Init();
 8000fe4:	f009 feac 	bl	800ad40 <MX_USB_DEVICE_Init>
  /* USER CODE BEGIN 2 */
  motor_init(&motor1);
 8000fe8:	480a      	ldr	r0, [pc, #40]	@ (8001014 <main+0x54>)
 8000fea:	f000 f887 	bl	80010fc <motor_init>
  motor_init(&motor2);
 8000fee:	480a      	ldr	r0, [pc, #40]	@ (8001018 <main+0x58>)
 8000ff0:	f000 f884 	bl	80010fc <motor_init>
  motor_init(&motor3);
 8000ff4:	4809      	ldr	r0, [pc, #36]	@ (800101c <main+0x5c>)
 8000ff6:	f000 f881 	bl	80010fc <motor_init>
  HAL_GPIO_WritePin(enable_GPIO_Port, enable_Pin, GPIO_PIN_RESET);   // Set Enable pin HIGH
 8000ffa:	2200      	movs	r2, #0
 8000ffc:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8001000:	4807      	ldr	r0, [pc, #28]	@ (8001020 <main+0x60>)
 8001002:	f001 f999 	bl	8002338 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(nBRAKE_GPIO_Port, nBRAKE_Pin, GPIO_PIN_SET);   // Set nBRAKE pin HIGH to release the brake
 8001006:	2201      	movs	r2, #1
 8001008:	2104      	movs	r1, #4
 800100a:	4805      	ldr	r0, [pc, #20]	@ (8001020 <main+0x60>)
 800100c:	f001 f994 	bl	8002338 <HAL_GPIO_WritePin>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8001010:	bf00      	nop
 8001012:	e7fd      	b.n	8001010 <main+0x50>
 8001014:	20000000 	.word	0x20000000
 8001018:	20000030 	.word	0x20000030
 800101c:	20000060 	.word	0x20000060
 8001020:	48000400 	.word	0x48000400

08001024 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001024:	b580      	push	{r7, lr}
 8001026:	b0a6      	sub	sp, #152	@ 0x98
 8001028:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800102a:	f107 0370 	add.w	r3, r7, #112	@ 0x70
 800102e:	2228      	movs	r2, #40	@ 0x28
 8001030:	2100      	movs	r1, #0
 8001032:	4618      	mov	r0, r3
 8001034:	f00b fb1f 	bl	800c676 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001038:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 800103c:	2200      	movs	r2, #0
 800103e:	601a      	str	r2, [r3, #0]
 8001040:	605a      	str	r2, [r3, #4]
 8001042:	609a      	str	r2, [r3, #8]
 8001044:	60da      	str	r2, [r3, #12]
 8001046:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001048:	1d3b      	adds	r3, r7, #4
 800104a:	2258      	movs	r2, #88	@ 0x58
 800104c:	2100      	movs	r1, #0
 800104e:	4618      	mov	r0, r3
 8001050:	f00b fb11 	bl	800c676 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001054:	2301      	movs	r3, #1
 8001056:	673b      	str	r3, [r7, #112]	@ 0x70
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001058:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800105c:	677b      	str	r3, [r7, #116]	@ 0x74
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800105e:	2301      	movs	r3, #1
 8001060:	67fb      	str	r3, [r7, #124]	@ 0x7c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001062:	2302      	movs	r3, #2
 8001064:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001068:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800106c:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8001070:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 8001074:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV2;
 8001078:	2301      	movs	r3, #1
 800107a:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800107e:	f107 0370 	add.w	r3, r7, #112	@ 0x70
 8001082:	4618      	mov	r0, r3
 8001084:	f002 fe3e 	bl	8003d04 <HAL_RCC_OscConfig>
 8001088:	4603      	mov	r3, r0
 800108a:	2b00      	cmp	r3, #0
 800108c:	d001      	beq.n	8001092 <SystemClock_Config+0x6e>
  {
    Error_Handler();
 800108e:	f000 f82f 	bl	80010f0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001092:	230f      	movs	r3, #15
 8001094:	65fb      	str	r3, [r7, #92]	@ 0x5c
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001096:	2302      	movs	r3, #2
 8001098:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800109a:	2300      	movs	r3, #0
 800109c:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800109e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80010a2:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80010a4:	2300      	movs	r3, #0
 80010a6:	66fb      	str	r3, [r7, #108]	@ 0x6c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80010a8:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 80010ac:	2102      	movs	r1, #2
 80010ae:	4618      	mov	r0, r3
 80010b0:	f003 fe4c 	bl	8004d4c <HAL_RCC_ClockConfig>
 80010b4:	4603      	mov	r3, r0
 80010b6:	2b00      	cmp	r3, #0
 80010b8:	d001      	beq.n	80010be <SystemClock_Config+0x9a>
  {
    Error_Handler();
 80010ba:	f000 f819 	bl	80010f0 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB|RCC_PERIPHCLK_USART2
 80010be:	4b0b      	ldr	r3, [pc, #44]	@ (80010ec <SystemClock_Config+0xc8>)
 80010c0:	607b      	str	r3, [r7, #4]
                              |RCC_PERIPHCLK_TIM1|RCC_PERIPHCLK_TIM34;
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 80010c2:	2300      	movs	r3, #0
 80010c4:	613b      	str	r3, [r7, #16]
  PeriphClkInit.USBClockSelection = RCC_USBCLKSOURCE_PLL_DIV1_5;
 80010c6:	2300      	movs	r3, #0
 80010c8:	65bb      	str	r3, [r7, #88]	@ 0x58
  PeriphClkInit.Tim1ClockSelection = RCC_TIM1CLK_HCLK;
 80010ca:	2300      	movs	r3, #0
 80010cc:	63bb      	str	r3, [r7, #56]	@ 0x38
  PeriphClkInit.Tim34ClockSelection = RCC_TIM34CLK_HCLK;
 80010ce:	2300      	movs	r3, #0
 80010d0:	643b      	str	r3, [r7, #64]	@ 0x40
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80010d2:	1d3b      	adds	r3, r7, #4
 80010d4:	4618      	mov	r0, r3
 80010d6:	f004 f84d 	bl	8005174 <HAL_RCCEx_PeriphCLKConfig>
 80010da:	4603      	mov	r3, r0
 80010dc:	2b00      	cmp	r3, #0
 80010de:	d001      	beq.n	80010e4 <SystemClock_Config+0xc0>
  {
    Error_Handler();
 80010e0:	f000 f806 	bl	80010f0 <Error_Handler>
  }
}
 80010e4:	bf00      	nop
 80010e6:	3798      	adds	r7, #152	@ 0x98
 80010e8:	46bd      	mov	sp, r7
 80010ea:	bd80      	pop	{r7, pc}
 80010ec:	00221002 	.word	0x00221002

080010f0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80010f0:	b480      	push	{r7}
 80010f2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80010f4:	b672      	cpsid	i
}
 80010f6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80010f8:	bf00      	nop
 80010fa:	e7fd      	b.n	80010f8 <Error_Handler+0x8>

080010fc <motor_init>:
	.duty_cycle_limit = DUTY_CYCLE_LIMIT
};



void motor_init(motor_st *motor_data){
 80010fc:	b580      	push	{r7, lr}
 80010fe:	b082      	sub	sp, #8
 8001100:	af00      	add	r7, sp, #0
 8001102:	6078      	str	r0, [r7, #4]
    duty_cycle_limit = DUTY_CYCLE_LIMIT_DEFAULT;
 8001104:	4b04      	ldr	r3, [pc, #16]	@ (8001118 <motor_init+0x1c>)
 8001106:	2264      	movs	r2, #100	@ 0x64
 8001108:	701a      	strb	r2, [r3, #0]
    motor_disable(motor_data);
 800110a:	6878      	ldr	r0, [r7, #4]
 800110c:	f000 f9a4 	bl	8001458 <motor_disable>
}
 8001110:	bf00      	nop
 8001112:	3708      	adds	r7, #8
 8001114:	46bd      	mov	sp, r7
 8001116:	bd80      	pop	{r7, pc}
 8001118:	2000050c 	.word	0x2000050c

0800111c <motor_update>:



void motor_update(motor_st *motor_data)
{
 800111c:	b5b0      	push	{r4, r5, r7, lr}
 800111e:	b084      	sub	sp, #16
 8001120:	af00      	add	r7, sp, #0
 8001122:	6078      	str	r0, [r7, #4]
    uint16_t scaled_duty_cycle;
    uint16_t arr_value = __HAL_TIM_GET_AUTORELOAD(motor_data->pwm_timer);
 8001124:	687b      	ldr	r3, [r7, #4]
 8001126:	689b      	ldr	r3, [r3, #8]
 8001128:	681b      	ldr	r3, [r3, #0]
 800112a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800112c:	81bb      	strh	r3, [r7, #12]

    static uint32_t led_blink_counter = 0;


    // Check if the motor is enabled
    if (motor_data->duty_cycle >= 0)
 800112e:	687b      	ldr	r3, [r7, #4]
 8001130:	e9d3 0108 	ldrd	r0, r1, [r3, #32]
 8001134:	f04f 0200 	mov.w	r2, #0
 8001138:	f04f 0300 	mov.w	r3, #0
 800113c:	f7ff fcea 	bl	8000b14 <__aeabi_dcmpge>
 8001140:	4603      	mov	r3, r0
 8001142:	2b00      	cmp	r3, #0
 8001144:	d013      	beq.n	800116e <motor_update+0x52>
    {
        motor_enable(motor_data);
 8001146:	6878      	ldr	r0, [r7, #4]
 8001148:	f000 f96a 	bl	8001420 <motor_enable>
        HAL_GPIO_WritePin(motor_data->dir_port, motor_data->dir_pin, GPIO_PIN_SET);
 800114c:	687b      	ldr	r3, [r7, #4]
 800114e:	6818      	ldr	r0, [r3, #0]
 8001150:	687b      	ldr	r3, [r7, #4]
 8001152:	889b      	ldrh	r3, [r3, #4]
 8001154:	2201      	movs	r2, #1
 8001156:	4619      	mov	r1, r3
 8001158:	f001 f8ee 	bl	8002338 <HAL_GPIO_WritePin>
        // LED on solid- forward
        HAL_GPIO_WritePin(motor_data->led_port, motor_data->led_pin, GPIO_PIN_SET);
 800115c:	687b      	ldr	r3, [r7, #4]
 800115e:	6958      	ldr	r0, [r3, #20]
 8001160:	687b      	ldr	r3, [r7, #4]
 8001162:	8b1b      	ldrh	r3, [r3, #24]
 8001164:	2201      	movs	r2, #1
 8001166:	4619      	mov	r1, r3
 8001168:	f001 f8e6 	bl	8002338 <HAL_GPIO_WritePin>
 800116c:	e038      	b.n	80011e0 <motor_update+0xc4>
    }
    else if (motor_data->duty_cycle < 0)
 800116e:	687b      	ldr	r3, [r7, #4]
 8001170:	e9d3 0108 	ldrd	r0, r1, [r3, #32]
 8001174:	f04f 0200 	mov.w	r2, #0
 8001178:	f04f 0300 	mov.w	r3, #0
 800117c:	f7ff fcb6 	bl	8000aec <__aeabi_dcmplt>
 8001180:	4603      	mov	r3, r0
 8001182:	2b00      	cmp	r3, #0
 8001184:	d013      	beq.n	80011ae <motor_update+0x92>
    {
        HAL_GPIO_WritePin(motor_data->dir_port, motor_data->dir_pin, GPIO_PIN_RESET);
 8001186:	687b      	ldr	r3, [r7, #4]
 8001188:	6818      	ldr	r0, [r3, #0]
 800118a:	687b      	ldr	r3, [r7, #4]
 800118c:	889b      	ldrh	r3, [r3, #4]
 800118e:	2200      	movs	r2, #0
 8001190:	4619      	mov	r1, r3
 8001192:	f001 f8d1 	bl	8002338 <HAL_GPIO_WritePin>
        motor_enable(motor_data);
 8001196:	6878      	ldr	r0, [r7, #4]
 8001198:	f000 f942 	bl	8001420 <motor_enable>
        // LED OFF - reverse direction
        HAL_GPIO_WritePin(motor_data->led_port, motor_data->led_pin, GPIO_PIN_RESET);
 800119c:	687b      	ldr	r3, [r7, #4]
 800119e:	6958      	ldr	r0, [r3, #20]
 80011a0:	687b      	ldr	r3, [r7, #4]
 80011a2:	8b1b      	ldrh	r3, [r3, #24]
 80011a4:	2200      	movs	r2, #0
 80011a6:	4619      	mov	r1, r3
 80011a8:	f001 f8c6 	bl	8002338 <HAL_GPIO_WritePin>
 80011ac:	e018      	b.n	80011e0 <motor_update+0xc4>
    }
    else
    {
        motor_disable(motor_data);
 80011ae:	6878      	ldr	r0, [r7, #4]
 80011b0:	f000 f952 	bl	8001458 <motor_disable>
        // LED blinking, not moving
        if (++led_blink_counter > 1000) {
 80011b4:	4b24      	ldr	r3, [pc, #144]	@ (8001248 <motor_update+0x12c>)
 80011b6:	681b      	ldr	r3, [r3, #0]
 80011b8:	3301      	adds	r3, #1
 80011ba:	4a23      	ldr	r2, [pc, #140]	@ (8001248 <motor_update+0x12c>)
 80011bc:	6013      	str	r3, [r2, #0]
 80011be:	4b22      	ldr	r3, [pc, #136]	@ (8001248 <motor_update+0x12c>)
 80011c0:	681b      	ldr	r3, [r3, #0]
 80011c2:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80011c6:	d93a      	bls.n	800123e <motor_update+0x122>
            HAL_GPIO_TogglePin(motor_data->led_port, motor_data->led_pin);
 80011c8:	687b      	ldr	r3, [r7, #4]
 80011ca:	695a      	ldr	r2, [r3, #20]
 80011cc:	687b      	ldr	r3, [r7, #4]
 80011ce:	8b1b      	ldrh	r3, [r3, #24]
 80011d0:	4619      	mov	r1, r3
 80011d2:	4610      	mov	r0, r2
 80011d4:	f001 f8c8 	bl	8002368 <HAL_GPIO_TogglePin>
            led_blink_counter = 0;
 80011d8:	4b1b      	ldr	r3, [pc, #108]	@ (8001248 <motor_update+0x12c>)
 80011da:	2200      	movs	r2, #0
 80011dc:	601a      	str	r2, [r3, #0]
        }
        return;
 80011de:	e02e      	b.n	800123e <motor_update+0x122>
    }

    // Scale the duty cycle based on the motor's duty cycle
    scaled_duty_cycle = (uint16_t)((fabs(motor_data->duty_cycle) / 100.0f) * arr_value);
 80011e0:	687b      	ldr	r3, [r7, #4]
 80011e2:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80011e6:	4614      	mov	r4, r2
 80011e8:	f023 4500 	bic.w	r5, r3, #2147483648	@ 0x80000000
 80011ec:	f04f 0200 	mov.w	r2, #0
 80011f0:	4b16      	ldr	r3, [pc, #88]	@ (800124c <motor_update+0x130>)
 80011f2:	4620      	mov	r0, r4
 80011f4:	4629      	mov	r1, r5
 80011f6:	f7ff fb31 	bl	800085c <__aeabi_ddiv>
 80011fa:	4602      	mov	r2, r0
 80011fc:	460b      	mov	r3, r1
 80011fe:	4614      	mov	r4, r2
 8001200:	461d      	mov	r5, r3
 8001202:	89bb      	ldrh	r3, [r7, #12]
 8001204:	4618      	mov	r0, r3
 8001206:	f7ff f995 	bl	8000534 <__aeabi_i2d>
 800120a:	4602      	mov	r2, r0
 800120c:	460b      	mov	r3, r1
 800120e:	4620      	mov	r0, r4
 8001210:	4629      	mov	r1, r5
 8001212:	f7ff f9f9 	bl	8000608 <__aeabi_dmul>
 8001216:	4602      	mov	r2, r0
 8001218:	460b      	mov	r3, r1
 800121a:	4610      	mov	r0, r2
 800121c:	4619      	mov	r1, r3
 800121e:	f7ff fccb 	bl	8000bb8 <__aeabi_d2uiz>
 8001222:	4603      	mov	r3, r0
 8001224:	81fb      	strh	r3, [r7, #14]
    if (scaled_duty_cycle > arr_value)
 8001226:	89fa      	ldrh	r2, [r7, #14]
 8001228:	89bb      	ldrh	r3, [r7, #12]
 800122a:	429a      	cmp	r2, r3
 800122c:	d901      	bls.n	8001232 <motor_update+0x116>
    {
        scaled_duty_cycle = arr_value;
 800122e:	89bb      	ldrh	r3, [r7, #12]
 8001230:	81fb      	strh	r3, [r7, #14]
    }

    __HAL_TIM_SET_COMPARE(motor_data->pwm_timer, TIM_CHANNEL_1, scaled_duty_cycle);
 8001232:	687b      	ldr	r3, [r7, #4]
 8001234:	689b      	ldr	r3, [r3, #8]
 8001236:	681b      	ldr	r3, [r3, #0]
 8001238:	89fa      	ldrh	r2, [r7, #14]
 800123a:	635a      	str	r2, [r3, #52]	@ 0x34
 800123c:	e000      	b.n	8001240 <motor_update+0x124>
        return;
 800123e:	bf00      	nop

}
 8001240:	3710      	adds	r7, #16
 8001242:	46bd      	mov	sp, r7
 8001244:	bdb0      	pop	{r4, r5, r7, pc}
 8001246:	bf00      	nop
 8001248:	20000510 	.word	0x20000510
 800124c:	40590000 	.word	0x40590000

08001250 <calculate_motor_duty_cycles>:



void calculate_motor_duty_cycles(float linear_x, float linear_y, float omega, motor_st *motor1, motor_st *motor2, motor_st *motor3) {
 8001250:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001252:	b0b1      	sub	sp, #196	@ 0xc4
 8001254:	af06      	add	r7, sp, #24
 8001256:	ed87 0a05 	vstr	s0, [r7, #20]
 800125a:	edc7 0a04 	vstr	s1, [r7, #16]
 800125e:	ed87 1a03 	vstr	s2, [r7, #12]
 8001262:	60b8      	str	r0, [r7, #8]
 8001264:	6079      	str	r1, [r7, #4]
 8001266:	603a      	str	r2, [r7, #0]

    float duty_cycle_1 = (linear_x * cosf(motor1_angle) + linear_y * sinf(motor1_angle) + (omega * ROBOT_RADIUS)) * PWM_SCALING_FACTOR;
 8001268:	edd7 7a05 	vldr	s15, [r7, #20]
 800126c:	ed9f 7a63 	vldr	s14, [pc, #396]	@ 80013fc <calculate_motor_duty_cycles+0x1ac>
 8001270:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001274:	edd7 7a04 	vldr	s15, [r7, #16]
 8001278:	eddf 6a61 	vldr	s13, [pc, #388]	@ 8001400 <calculate_motor_duty_cycles+0x1b0>
 800127c:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8001280:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001284:	edd7 7a03 	vldr	s15, [r7, #12]
 8001288:	eddf 6a5e 	vldr	s13, [pc, #376]	@ 8001404 <calculate_motor_duty_cycles+0x1b4>
 800128c:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8001290:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001294:	ed9f 7a5c 	vldr	s14, [pc, #368]	@ 8001408 <calculate_motor_duty_cycles+0x1b8>
 8001298:	ee67 7a87 	vmul.f32	s15, s15, s14
 800129c:	edc7 7a29 	vstr	s15, [r7, #164]	@ 0xa4
    float duty_cycle_2 = (linear_x * cosf(motor2_angle) + linear_y * sinf(motor2_angle) + (omega * ROBOT_RADIUS)) * PWM_SCALING_FACTOR;
 80012a0:	edd7 7a05 	vldr	s15, [r7, #20]
 80012a4:	ed9f 7a59 	vldr	s14, [pc, #356]	@ 800140c <calculate_motor_duty_cycles+0x1bc>
 80012a8:	ee27 7a87 	vmul.f32	s14, s15, s14
 80012ac:	edd7 7a04 	vldr	s15, [r7, #16]
 80012b0:	eddf 6a57 	vldr	s13, [pc, #348]	@ 8001410 <calculate_motor_duty_cycles+0x1c0>
 80012b4:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80012b8:	ee37 7a27 	vadd.f32	s14, s14, s15
 80012bc:	edd7 7a03 	vldr	s15, [r7, #12]
 80012c0:	eddf 6a50 	vldr	s13, [pc, #320]	@ 8001404 <calculate_motor_duty_cycles+0x1b4>
 80012c4:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80012c8:	ee77 7a27 	vadd.f32	s15, s14, s15
 80012cc:	ed9f 7a4e 	vldr	s14, [pc, #312]	@ 8001408 <calculate_motor_duty_cycles+0x1b8>
 80012d0:	ee67 7a87 	vmul.f32	s15, s15, s14
 80012d4:	edc7 7a28 	vstr	s15, [r7, #160]	@ 0xa0
    float duty_cycle_3 = (linear_x * cosf(motor3_angle) + linear_y * sinf(motor3_angle) + (omega * ROBOT_RADIUS)) * PWM_SCALING_FACTOR;
 80012d8:	edd7 7a04 	vldr	s15, [r7, #16]
 80012dc:	ed9f 7a4d 	vldr	s14, [pc, #308]	@ 8001414 <calculate_motor_duty_cycles+0x1c4>
 80012e0:	ee27 7a87 	vmul.f32	s14, s15, s14
 80012e4:	edd7 7a05 	vldr	s15, [r7, #20]
 80012e8:	ee37 7a27 	vadd.f32	s14, s14, s15
 80012ec:	edd7 7a03 	vldr	s15, [r7, #12]
 80012f0:	eddf 6a44 	vldr	s13, [pc, #272]	@ 8001404 <calculate_motor_duty_cycles+0x1b4>
 80012f4:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80012f8:	ee77 7a27 	vadd.f32	s15, s14, s15
 80012fc:	ed9f 7a42 	vldr	s14, [pc, #264]	@ 8001408 <calculate_motor_duty_cycles+0x1b8>
 8001300:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001304:	edc7 7a27 	vstr	s15, [r7, #156]	@ 0x9c

    duty_cycle_1 = fmaxf(-100.0f, fminf(100.0f, duty_cycle_1));
 8001308:	eddf 0a3f 	vldr	s1, [pc, #252]	@ 8001408 <calculate_motor_duty_cycles+0x1b8>
 800130c:	ed97 0a29 	vldr	s0, [r7, #164]	@ 0xa4
 8001310:	f00f f9c3 	bl	801069a <fminf>
 8001314:	eef0 7a40 	vmov.f32	s15, s0
 8001318:	eddf 0a3f 	vldr	s1, [pc, #252]	@ 8001418 <calculate_motor_duty_cycles+0x1c8>
 800131c:	eeb0 0a67 	vmov.f32	s0, s15
 8001320:	f00f f99e 	bl	8010660 <fmaxf>
 8001324:	ed87 0a29 	vstr	s0, [r7, #164]	@ 0xa4
    duty_cycle_2 = fmaxf(-100.0f, fminf(100.0f, duty_cycle_2));
 8001328:	eddf 0a37 	vldr	s1, [pc, #220]	@ 8001408 <calculate_motor_duty_cycles+0x1b8>
 800132c:	ed97 0a28 	vldr	s0, [r7, #160]	@ 0xa0
 8001330:	f00f f9b3 	bl	801069a <fminf>
 8001334:	eef0 7a40 	vmov.f32	s15, s0
 8001338:	eddf 0a37 	vldr	s1, [pc, #220]	@ 8001418 <calculate_motor_duty_cycles+0x1c8>
 800133c:	eeb0 0a67 	vmov.f32	s0, s15
 8001340:	f00f f98e 	bl	8010660 <fmaxf>
 8001344:	ed87 0a28 	vstr	s0, [r7, #160]	@ 0xa0
    duty_cycle_3 = fmaxf(-100.0f, fminf(100.0f, duty_cycle_3));
 8001348:	eddf 0a2f 	vldr	s1, [pc, #188]	@ 8001408 <calculate_motor_duty_cycles+0x1b8>
 800134c:	ed97 0a27 	vldr	s0, [r7, #156]	@ 0x9c
 8001350:	f00f f9a3 	bl	801069a <fminf>
 8001354:	eef0 7a40 	vmov.f32	s15, s0
 8001358:	eddf 0a2f 	vldr	s1, [pc, #188]	@ 8001418 <calculate_motor_duty_cycles+0x1c8>
 800135c:	eeb0 0a67 	vmov.f32	s0, s15
 8001360:	f00f f97e 	bl	8010660 <fmaxf>
 8001364:	ed87 0a27 	vstr	s0, [r7, #156]	@ 0x9c

    motor1->duty_cycle = duty_cycle_1;
 8001368:	f8d7 00a4 	ldr.w	r0, [r7, #164]	@ 0xa4
 800136c:	f7ff f8f4 	bl	8000558 <__aeabi_f2d>
 8001370:	4602      	mov	r2, r0
 8001372:	460b      	mov	r3, r1
 8001374:	68b9      	ldr	r1, [r7, #8]
 8001376:	e9c1 2308 	strd	r2, r3, [r1, #32]
    motor2->duty_cycle = duty_cycle_2;
 800137a:	f8d7 00a0 	ldr.w	r0, [r7, #160]	@ 0xa0
 800137e:	f7ff f8eb 	bl	8000558 <__aeabi_f2d>
 8001382:	4602      	mov	r2, r0
 8001384:	460b      	mov	r3, r1
 8001386:	6879      	ldr	r1, [r7, #4]
 8001388:	e9c1 2308 	strd	r2, r3, [r1, #32]
    motor3->duty_cycle = duty_cycle_3;
 800138c:	f8d7 009c 	ldr.w	r0, [r7, #156]	@ 0x9c
 8001390:	f7ff f8e2 	bl	8000558 <__aeabi_f2d>
 8001394:	4602      	mov	r2, r0
 8001396:	460b      	mov	r3, r1
 8001398:	6839      	ldr	r1, [r7, #0]
 800139a:	e9c1 2308 	strd	r2, r3, [r1, #32]

    motor_update(motor1);
 800139e:	68b8      	ldr	r0, [r7, #8]
 80013a0:	f7ff febc 	bl	800111c <motor_update>
    motor_update(motor2);
 80013a4:	6878      	ldr	r0, [r7, #4]
 80013a6:	f7ff feb9 	bl	800111c <motor_update>
    motor_update(motor3);
 80013aa:	6838      	ldr	r0, [r7, #0]
 80013ac:	f7ff feb6 	bl	800111c <motor_update>
    char motor_calc_debug_msg[128];
    snprintf(motor_calc_debug_msg, sizeof(motor_calc_debug_msg),
 80013b0:	68bb      	ldr	r3, [r7, #8]
 80013b2:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80013b6:	6879      	ldr	r1, [r7, #4]
 80013b8:	e9d1 0108 	ldrd	r0, r1, [r1, #32]
 80013bc:	683c      	ldr	r4, [r7, #0]
 80013be:	e9d4 4508 	ldrd	r4, r5, [r4, #32]
 80013c2:	f107 061c 	add.w	r6, r7, #28
 80013c6:	e9cd 4504 	strd	r4, r5, [sp, #16]
 80013ca:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80013ce:	e9cd 2300 	strd	r2, r3, [sp]
 80013d2:	4a12      	ldr	r2, [pc, #72]	@ (800141c <calculate_motor_duty_cycles+0x1cc>)
 80013d4:	2180      	movs	r1, #128	@ 0x80
 80013d6:	4630      	mov	r0, r6
 80013d8:	f00b f884 	bl	800c4e4 <sniprintf>
             "M1_DC: %.2f, M2_DC: %.2f, M3_DC: %.2f\n",
             motor1->duty_cycle, motor2->duty_cycle, motor3->duty_cycle);
    CDC_Transmit_FS((uint8_t *)motor_calc_debug_msg, strlen(motor_calc_debug_msg));
 80013dc:	f107 031c 	add.w	r3, r7, #28
 80013e0:	4618      	mov	r0, r3
 80013e2:	f7fe ff4d 	bl	8000280 <strlen>
 80013e6:	4602      	mov	r2, r0
 80013e8:	f107 031c 	add.w	r3, r7, #28
 80013ec:	4611      	mov	r1, r2
 80013ee:	4618      	mov	r0, r3
 80013f0:	f009 fd6c 	bl	800aecc <CDC_Transmit_FS>
}
 80013f4:	bf00      	nop
 80013f6:	37ac      	adds	r7, #172	@ 0xac
 80013f8:	46bd      	mov	sp, r7
 80013fa:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80013fc:	befffffd 	.word	0xbefffffd
 8001400:	bf5db3d8 	.word	0xbf5db3d8
 8001404:	3d4ccccd 	.word	0x3d4ccccd
 8001408:	42c80000 	.word	0x42c80000
 800140c:	bf000001 	.word	0xbf000001
 8001410:	3f5db3d7 	.word	0x3f5db3d7
 8001414:	00000000 	.word	0x00000000
 8001418:	c2c80000 	.word	0xc2c80000
 800141c:	080107f4 	.word	0x080107f4

08001420 <motor_enable>:


void motor_enable(motor_st *motor_data){
 8001420:	b580      	push	{r7, lr}
 8001422:	b082      	sub	sp, #8
 8001424:	af00      	add	r7, sp, #0
 8001426:	6078      	str	r0, [r7, #4]
    HAL_GPIO_WritePin(enable_GPIO_Port, enable_Pin, GPIO_PIN_SET);
 8001428:	2201      	movs	r2, #1
 800142a:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 800142e:	4809      	ldr	r0, [pc, #36]	@ (8001454 <motor_enable+0x34>)
 8001430:	f000 ff82 	bl	8002338 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(nBRAKE_GPIO_Port, nBRAKE_Pin, GPIO_PIN_SET);
 8001434:	2201      	movs	r2, #1
 8001436:	2104      	movs	r1, #4
 8001438:	4806      	ldr	r0, [pc, #24]	@ (8001454 <motor_enable+0x34>)
 800143a:	f000 ff7d 	bl	8002338 <HAL_GPIO_WritePin>
    HAL_TIM_PWM_Start(motor_data->pwm_timer, TIM_CHANNEL_1);
 800143e:	687b      	ldr	r3, [r7, #4]
 8001440:	689b      	ldr	r3, [r3, #8]
 8001442:	2100      	movs	r1, #0
 8001444:	4618      	mov	r0, r3
 8001446:	f004 f9b3 	bl	80057b0 <HAL_TIM_PWM_Start>
}
 800144a:	bf00      	nop
 800144c:	3708      	adds	r7, #8
 800144e:	46bd      	mov	sp, r7
 8001450:	bd80      	pop	{r7, pc}
 8001452:	bf00      	nop
 8001454:	48000400 	.word	0x48000400

08001458 <motor_disable>:


void motor_disable(motor_st *motor_data){
 8001458:	b580      	push	{r7, lr}
 800145a:	b082      	sub	sp, #8
 800145c:	af00      	add	r7, sp, #0
 800145e:	6078      	str	r0, [r7, #4]
    HAL_TIM_PWM_Stop(motor_data->pwm_timer, TIM_CHANNEL_1);
 8001460:	687b      	ldr	r3, [r7, #4]
 8001462:	689b      	ldr	r3, [r3, #8]
 8001464:	2100      	movs	r1, #0
 8001466:	4618      	mov	r0, r3
 8001468:	f004 faae 	bl	80059c8 <HAL_TIM_PWM_Stop>
}
 800146c:	bf00      	nop
 800146e:	3708      	adds	r7, #8
 8001470:	46bd      	mov	sp, r7
 8001472:	bd80      	pop	{r7, pc}

08001474 <MX_SPI2_Init>:

SPI_HandleTypeDef hspi2;

/* SPI2 init function */
void MX_SPI2_Init(void)
{
 8001474:	b580      	push	{r7, lr}
 8001476:	af00      	add	r7, sp, #0
  /* USER CODE END SPI2_Init 0 */

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  hspi2.Instance = SPI2;
 8001478:	4b1b      	ldr	r3, [pc, #108]	@ (80014e8 <MX_SPI2_Init+0x74>)
 800147a:	4a1c      	ldr	r2, [pc, #112]	@ (80014ec <MX_SPI2_Init+0x78>)
 800147c:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 800147e:	4b1a      	ldr	r3, [pc, #104]	@ (80014e8 <MX_SPI2_Init+0x74>)
 8001480:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8001484:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES_RXONLY;
 8001486:	4b18      	ldr	r3, [pc, #96]	@ (80014e8 <MX_SPI2_Init+0x74>)
 8001488:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800148c:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 800148e:	4b16      	ldr	r3, [pc, #88]	@ (80014e8 <MX_SPI2_Init+0x74>)
 8001490:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 8001494:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_HIGH;
 8001496:	4b14      	ldr	r3, [pc, #80]	@ (80014e8 <MX_SPI2_Init+0x74>)
 8001498:	2202      	movs	r2, #2
 800149a:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 800149c:	4b12      	ldr	r3, [pc, #72]	@ (80014e8 <MX_SPI2_Init+0x74>)
 800149e:	2200      	movs	r2, #0
 80014a0:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 80014a2:	4b11      	ldr	r3, [pc, #68]	@ (80014e8 <MX_SPI2_Init+0x74>)
 80014a4:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80014a8:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 80014aa:	4b0f      	ldr	r3, [pc, #60]	@ (80014e8 <MX_SPI2_Init+0x74>)
 80014ac:	2228      	movs	r2, #40	@ 0x28
 80014ae:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80014b0:	4b0d      	ldr	r3, [pc, #52]	@ (80014e8 <MX_SPI2_Init+0x74>)
 80014b2:	2200      	movs	r2, #0
 80014b4:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 80014b6:	4b0c      	ldr	r3, [pc, #48]	@ (80014e8 <MX_SPI2_Init+0x74>)
 80014b8:	2200      	movs	r2, #0
 80014ba:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80014bc:	4b0a      	ldr	r3, [pc, #40]	@ (80014e8 <MX_SPI2_Init+0x74>)
 80014be:	2200      	movs	r2, #0
 80014c0:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 7;
 80014c2:	4b09      	ldr	r3, [pc, #36]	@ (80014e8 <MX_SPI2_Init+0x74>)
 80014c4:	2207      	movs	r2, #7
 80014c6:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 80014c8:	4b07      	ldr	r3, [pc, #28]	@ (80014e8 <MX_SPI2_Init+0x74>)
 80014ca:	2200      	movs	r2, #0
 80014cc:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 80014ce:	4b06      	ldr	r3, [pc, #24]	@ (80014e8 <MX_SPI2_Init+0x74>)
 80014d0:	2208      	movs	r2, #8
 80014d2:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 80014d4:	4804      	ldr	r0, [pc, #16]	@ (80014e8 <MX_SPI2_Init+0x74>)
 80014d6:	f004 f869 	bl	80055ac <HAL_SPI_Init>
 80014da:	4603      	mov	r3, r0
 80014dc:	2b00      	cmp	r3, #0
 80014de:	d001      	beq.n	80014e4 <MX_SPI2_Init+0x70>
  {
    Error_Handler();
 80014e0:	f7ff fe06 	bl	80010f0 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 80014e4:	bf00      	nop
 80014e6:	bd80      	pop	{r7, pc}
 80014e8:	20000514 	.word	0x20000514
 80014ec:	40003800 	.word	0x40003800

080014f0 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 80014f0:	b580      	push	{r7, lr}
 80014f2:	b08a      	sub	sp, #40	@ 0x28
 80014f4:	af00      	add	r7, sp, #0
 80014f6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80014f8:	f107 0314 	add.w	r3, r7, #20
 80014fc:	2200      	movs	r2, #0
 80014fe:	601a      	str	r2, [r3, #0]
 8001500:	605a      	str	r2, [r3, #4]
 8001502:	609a      	str	r2, [r3, #8]
 8001504:	60da      	str	r2, [r3, #12]
 8001506:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI2)
 8001508:	687b      	ldr	r3, [r7, #4]
 800150a:	681b      	ldr	r3, [r3, #0]
 800150c:	4a17      	ldr	r2, [pc, #92]	@ (800156c <HAL_SPI_MspInit+0x7c>)
 800150e:	4293      	cmp	r3, r2
 8001510:	d128      	bne.n	8001564 <HAL_SPI_MspInit+0x74>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* SPI2 clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8001512:	4b17      	ldr	r3, [pc, #92]	@ (8001570 <HAL_SPI_MspInit+0x80>)
 8001514:	69db      	ldr	r3, [r3, #28]
 8001516:	4a16      	ldr	r2, [pc, #88]	@ (8001570 <HAL_SPI_MspInit+0x80>)
 8001518:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800151c:	61d3      	str	r3, [r2, #28]
 800151e:	4b14      	ldr	r3, [pc, #80]	@ (8001570 <HAL_SPI_MspInit+0x80>)
 8001520:	69db      	ldr	r3, [r3, #28]
 8001522:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001526:	613b      	str	r3, [r7, #16]
 8001528:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800152a:	4b11      	ldr	r3, [pc, #68]	@ (8001570 <HAL_SPI_MspInit+0x80>)
 800152c:	695b      	ldr	r3, [r3, #20]
 800152e:	4a10      	ldr	r2, [pc, #64]	@ (8001570 <HAL_SPI_MspInit+0x80>)
 8001530:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001534:	6153      	str	r3, [r2, #20]
 8001536:	4b0e      	ldr	r3, [pc, #56]	@ (8001570 <HAL_SPI_MspInit+0x80>)
 8001538:	695b      	ldr	r3, [r3, #20]
 800153a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800153e:	60fb      	str	r3, [r7, #12]
 8001540:	68fb      	ldr	r3, [r7, #12]
    /**SPI2 GPIO Configuration
    PB13     ------> SPI2_SCK
    PB14     ------> SPI2_MISO
    */
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14;
 8001542:	f44f 43c0 	mov.w	r3, #24576	@ 0x6000
 8001546:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001548:	2302      	movs	r3, #2
 800154a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800154c:	2300      	movs	r3, #0
 800154e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001550:	2303      	movs	r3, #3
 8001552:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001554:	2305      	movs	r3, #5
 8001556:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001558:	f107 0314 	add.w	r3, r7, #20
 800155c:	4619      	mov	r1, r3
 800155e:	4805      	ldr	r0, [pc, #20]	@ (8001574 <HAL_SPI_MspInit+0x84>)
 8001560:	f000 fd60 	bl	8002024 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }
}
 8001564:	bf00      	nop
 8001566:	3728      	adds	r7, #40	@ 0x28
 8001568:	46bd      	mov	sp, r7
 800156a:	bd80      	pop	{r7, pc}
 800156c:	40003800 	.word	0x40003800
 8001570:	40021000 	.word	0x40021000
 8001574:	48000400 	.word	0x48000400

08001578 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001578:	b480      	push	{r7}
 800157a:	b083      	sub	sp, #12
 800157c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800157e:	4b0f      	ldr	r3, [pc, #60]	@ (80015bc <HAL_MspInit+0x44>)
 8001580:	699b      	ldr	r3, [r3, #24]
 8001582:	4a0e      	ldr	r2, [pc, #56]	@ (80015bc <HAL_MspInit+0x44>)
 8001584:	f043 0301 	orr.w	r3, r3, #1
 8001588:	6193      	str	r3, [r2, #24]
 800158a:	4b0c      	ldr	r3, [pc, #48]	@ (80015bc <HAL_MspInit+0x44>)
 800158c:	699b      	ldr	r3, [r3, #24]
 800158e:	f003 0301 	and.w	r3, r3, #1
 8001592:	607b      	str	r3, [r7, #4]
 8001594:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001596:	4b09      	ldr	r3, [pc, #36]	@ (80015bc <HAL_MspInit+0x44>)
 8001598:	69db      	ldr	r3, [r3, #28]
 800159a:	4a08      	ldr	r2, [pc, #32]	@ (80015bc <HAL_MspInit+0x44>)
 800159c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80015a0:	61d3      	str	r3, [r2, #28]
 80015a2:	4b06      	ldr	r3, [pc, #24]	@ (80015bc <HAL_MspInit+0x44>)
 80015a4:	69db      	ldr	r3, [r3, #28]
 80015a6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80015aa:	603b      	str	r3, [r7, #0]
 80015ac:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80015ae:	bf00      	nop
 80015b0:	370c      	adds	r7, #12
 80015b2:	46bd      	mov	sp, r7
 80015b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015b8:	4770      	bx	lr
 80015ba:	bf00      	nop
 80015bc:	40021000 	.word	0x40021000

080015c0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80015c0:	b480      	push	{r7}
 80015c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80015c4:	bf00      	nop
 80015c6:	e7fd      	b.n	80015c4 <NMI_Handler+0x4>

080015c8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80015c8:	b480      	push	{r7}
 80015ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80015cc:	bf00      	nop
 80015ce:	e7fd      	b.n	80015cc <HardFault_Handler+0x4>

080015d0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80015d0:	b480      	push	{r7}
 80015d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80015d4:	bf00      	nop
 80015d6:	e7fd      	b.n	80015d4 <MemManage_Handler+0x4>

080015d8 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80015d8:	b480      	push	{r7}
 80015da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80015dc:	bf00      	nop
 80015de:	e7fd      	b.n	80015dc <BusFault_Handler+0x4>

080015e0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80015e0:	b480      	push	{r7}
 80015e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80015e4:	bf00      	nop
 80015e6:	e7fd      	b.n	80015e4 <UsageFault_Handler+0x4>

080015e8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80015e8:	b480      	push	{r7}
 80015ea:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80015ec:	bf00      	nop
 80015ee:	46bd      	mov	sp, r7
 80015f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015f4:	4770      	bx	lr

080015f6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80015f6:	b480      	push	{r7}
 80015f8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80015fa:	bf00      	nop
 80015fc:	46bd      	mov	sp, r7
 80015fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001602:	4770      	bx	lr

08001604 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001604:	b480      	push	{r7}
 8001606:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001608:	bf00      	nop
 800160a:	46bd      	mov	sp, r7
 800160c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001610:	4770      	bx	lr

08001612 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001612:	b580      	push	{r7, lr}
 8001614:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001616:	f000 fbd3 	bl	8001dc0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800161a:	bf00      	nop
 800161c:	bd80      	pop	{r7, pc}
	...

08001620 <USB_LP_CAN_RX0_IRQHandler>:

/**
  * @brief This function handles USB low priority or CAN_RX0 interrupts.
  */
void USB_LP_CAN_RX0_IRQHandler(void)
{
 8001620:	b580      	push	{r7, lr}
 8001622:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_LP_CAN_RX0_IRQn 0 */

  /* USER CODE END USB_LP_CAN_RX0_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_FS);
 8001624:	4802      	ldr	r0, [pc, #8]	@ (8001630 <USB_LP_CAN_RX0_IRQHandler+0x10>)
 8001626:	f000 ffa6 	bl	8002576 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN USB_LP_CAN_RX0_IRQn 1 */

  /* USER CODE END USB_LP_CAN_RX0_IRQn 1 */
}
 800162a:	bf00      	nop
 800162c:	bd80      	pop	{r7, pc}
 800162e:	bf00      	nop
 8001630:	200013b4 	.word	0x200013b4

08001634 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001634:	b480      	push	{r7}
 8001636:	af00      	add	r7, sp, #0
  return 1;
 8001638:	2301      	movs	r3, #1
}
 800163a:	4618      	mov	r0, r3
 800163c:	46bd      	mov	sp, r7
 800163e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001642:	4770      	bx	lr

08001644 <_kill>:

int _kill(int pid, int sig)
{
 8001644:	b580      	push	{r7, lr}
 8001646:	b082      	sub	sp, #8
 8001648:	af00      	add	r7, sp, #0
 800164a:	6078      	str	r0, [r7, #4]
 800164c:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800164e:	f00b f87b 	bl	800c748 <__errno>
 8001652:	4603      	mov	r3, r0
 8001654:	2216      	movs	r2, #22
 8001656:	601a      	str	r2, [r3, #0]
  return -1;
 8001658:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 800165c:	4618      	mov	r0, r3
 800165e:	3708      	adds	r7, #8
 8001660:	46bd      	mov	sp, r7
 8001662:	bd80      	pop	{r7, pc}

08001664 <_exit>:

void _exit (int status)
{
 8001664:	b580      	push	{r7, lr}
 8001666:	b082      	sub	sp, #8
 8001668:	af00      	add	r7, sp, #0
 800166a:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 800166c:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8001670:	6878      	ldr	r0, [r7, #4]
 8001672:	f7ff ffe7 	bl	8001644 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001676:	bf00      	nop
 8001678:	e7fd      	b.n	8001676 <_exit+0x12>

0800167a <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800167a:	b580      	push	{r7, lr}
 800167c:	b086      	sub	sp, #24
 800167e:	af00      	add	r7, sp, #0
 8001680:	60f8      	str	r0, [r7, #12]
 8001682:	60b9      	str	r1, [r7, #8]
 8001684:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001686:	2300      	movs	r3, #0
 8001688:	617b      	str	r3, [r7, #20]
 800168a:	e00a      	b.n	80016a2 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800168c:	f3af 8000 	nop.w
 8001690:	4601      	mov	r1, r0
 8001692:	68bb      	ldr	r3, [r7, #8]
 8001694:	1c5a      	adds	r2, r3, #1
 8001696:	60ba      	str	r2, [r7, #8]
 8001698:	b2ca      	uxtb	r2, r1
 800169a:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800169c:	697b      	ldr	r3, [r7, #20]
 800169e:	3301      	adds	r3, #1
 80016a0:	617b      	str	r3, [r7, #20]
 80016a2:	697a      	ldr	r2, [r7, #20]
 80016a4:	687b      	ldr	r3, [r7, #4]
 80016a6:	429a      	cmp	r2, r3
 80016a8:	dbf0      	blt.n	800168c <_read+0x12>
  }

  return len;
 80016aa:	687b      	ldr	r3, [r7, #4]
}
 80016ac:	4618      	mov	r0, r3
 80016ae:	3718      	adds	r7, #24
 80016b0:	46bd      	mov	sp, r7
 80016b2:	bd80      	pop	{r7, pc}

080016b4 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80016b4:	b580      	push	{r7, lr}
 80016b6:	b086      	sub	sp, #24
 80016b8:	af00      	add	r7, sp, #0
 80016ba:	60f8      	str	r0, [r7, #12]
 80016bc:	60b9      	str	r1, [r7, #8]
 80016be:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80016c0:	2300      	movs	r3, #0
 80016c2:	617b      	str	r3, [r7, #20]
 80016c4:	e009      	b.n	80016da <_write+0x26>
  {
    __io_putchar(*ptr++);
 80016c6:	68bb      	ldr	r3, [r7, #8]
 80016c8:	1c5a      	adds	r2, r3, #1
 80016ca:	60ba      	str	r2, [r7, #8]
 80016cc:	781b      	ldrb	r3, [r3, #0]
 80016ce:	4618      	mov	r0, r3
 80016d0:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80016d4:	697b      	ldr	r3, [r7, #20]
 80016d6:	3301      	adds	r3, #1
 80016d8:	617b      	str	r3, [r7, #20]
 80016da:	697a      	ldr	r2, [r7, #20]
 80016dc:	687b      	ldr	r3, [r7, #4]
 80016de:	429a      	cmp	r2, r3
 80016e0:	dbf1      	blt.n	80016c6 <_write+0x12>
  }
  return len;
 80016e2:	687b      	ldr	r3, [r7, #4]
}
 80016e4:	4618      	mov	r0, r3
 80016e6:	3718      	adds	r7, #24
 80016e8:	46bd      	mov	sp, r7
 80016ea:	bd80      	pop	{r7, pc}

080016ec <_close>:

int _close(int file)
{
 80016ec:	b480      	push	{r7}
 80016ee:	b083      	sub	sp, #12
 80016f0:	af00      	add	r7, sp, #0
 80016f2:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80016f4:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 80016f8:	4618      	mov	r0, r3
 80016fa:	370c      	adds	r7, #12
 80016fc:	46bd      	mov	sp, r7
 80016fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001702:	4770      	bx	lr

08001704 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001704:	b480      	push	{r7}
 8001706:	b083      	sub	sp, #12
 8001708:	af00      	add	r7, sp, #0
 800170a:	6078      	str	r0, [r7, #4]
 800170c:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800170e:	683b      	ldr	r3, [r7, #0]
 8001710:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001714:	605a      	str	r2, [r3, #4]
  return 0;
 8001716:	2300      	movs	r3, #0
}
 8001718:	4618      	mov	r0, r3
 800171a:	370c      	adds	r7, #12
 800171c:	46bd      	mov	sp, r7
 800171e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001722:	4770      	bx	lr

08001724 <_isatty>:

int _isatty(int file)
{
 8001724:	b480      	push	{r7}
 8001726:	b083      	sub	sp, #12
 8001728:	af00      	add	r7, sp, #0
 800172a:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800172c:	2301      	movs	r3, #1
}
 800172e:	4618      	mov	r0, r3
 8001730:	370c      	adds	r7, #12
 8001732:	46bd      	mov	sp, r7
 8001734:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001738:	4770      	bx	lr

0800173a <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800173a:	b480      	push	{r7}
 800173c:	b085      	sub	sp, #20
 800173e:	af00      	add	r7, sp, #0
 8001740:	60f8      	str	r0, [r7, #12]
 8001742:	60b9      	str	r1, [r7, #8]
 8001744:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001746:	2300      	movs	r3, #0
}
 8001748:	4618      	mov	r0, r3
 800174a:	3714      	adds	r7, #20
 800174c:	46bd      	mov	sp, r7
 800174e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001752:	4770      	bx	lr

08001754 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001754:	b580      	push	{r7, lr}
 8001756:	b086      	sub	sp, #24
 8001758:	af00      	add	r7, sp, #0
 800175a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800175c:	4a14      	ldr	r2, [pc, #80]	@ (80017b0 <_sbrk+0x5c>)
 800175e:	4b15      	ldr	r3, [pc, #84]	@ (80017b4 <_sbrk+0x60>)
 8001760:	1ad3      	subs	r3, r2, r3
 8001762:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001764:	697b      	ldr	r3, [r7, #20]
 8001766:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001768:	4b13      	ldr	r3, [pc, #76]	@ (80017b8 <_sbrk+0x64>)
 800176a:	681b      	ldr	r3, [r3, #0]
 800176c:	2b00      	cmp	r3, #0
 800176e:	d102      	bne.n	8001776 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001770:	4b11      	ldr	r3, [pc, #68]	@ (80017b8 <_sbrk+0x64>)
 8001772:	4a12      	ldr	r2, [pc, #72]	@ (80017bc <_sbrk+0x68>)
 8001774:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001776:	4b10      	ldr	r3, [pc, #64]	@ (80017b8 <_sbrk+0x64>)
 8001778:	681a      	ldr	r2, [r3, #0]
 800177a:	687b      	ldr	r3, [r7, #4]
 800177c:	4413      	add	r3, r2
 800177e:	693a      	ldr	r2, [r7, #16]
 8001780:	429a      	cmp	r2, r3
 8001782:	d207      	bcs.n	8001794 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001784:	f00a ffe0 	bl	800c748 <__errno>
 8001788:	4603      	mov	r3, r0
 800178a:	220c      	movs	r2, #12
 800178c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800178e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001792:	e009      	b.n	80017a8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001794:	4b08      	ldr	r3, [pc, #32]	@ (80017b8 <_sbrk+0x64>)
 8001796:	681b      	ldr	r3, [r3, #0]
 8001798:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800179a:	4b07      	ldr	r3, [pc, #28]	@ (80017b8 <_sbrk+0x64>)
 800179c:	681a      	ldr	r2, [r3, #0]
 800179e:	687b      	ldr	r3, [r7, #4]
 80017a0:	4413      	add	r3, r2
 80017a2:	4a05      	ldr	r2, [pc, #20]	@ (80017b8 <_sbrk+0x64>)
 80017a4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80017a6:	68fb      	ldr	r3, [r7, #12]
}
 80017a8:	4618      	mov	r0, r3
 80017aa:	3718      	adds	r7, #24
 80017ac:	46bd      	mov	sp, r7
 80017ae:	bd80      	pop	{r7, pc}
 80017b0:	20010000 	.word	0x20010000
 80017b4:	00000400 	.word	0x00000400
 80017b8:	20000578 	.word	0x20000578
 80017bc:	200019f8 	.word	0x200019f8

080017c0 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80017c0:	b480      	push	{r7}
 80017c2:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80017c4:	4b06      	ldr	r3, [pc, #24]	@ (80017e0 <SystemInit+0x20>)
 80017c6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80017ca:	4a05      	ldr	r2, [pc, #20]	@ (80017e0 <SystemInit+0x20>)
 80017cc:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80017d0:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80017d4:	bf00      	nop
 80017d6:	46bd      	mov	sp, r7
 80017d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017dc:	4770      	bx	lr
 80017de:	bf00      	nop
 80017e0:	e000ed00 	.word	0xe000ed00

080017e4 <MX_TIM1_Init>:
TIM_HandleTypeDef htim3;
TIM_HandleTypeDef htim4;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 80017e4:	b580      	push	{r7, lr}
 80017e6:	b096      	sub	sp, #88	@ 0x58
 80017e8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80017ea:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 80017ee:	2200      	movs	r2, #0
 80017f0:	601a      	str	r2, [r3, #0]
 80017f2:	605a      	str	r2, [r3, #4]
 80017f4:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80017f6:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 80017fa:	2200      	movs	r2, #0
 80017fc:	601a      	str	r2, [r3, #0]
 80017fe:	605a      	str	r2, [r3, #4]
 8001800:	609a      	str	r2, [r3, #8]
 8001802:	60da      	str	r2, [r3, #12]
 8001804:	611a      	str	r2, [r3, #16]
 8001806:	615a      	str	r2, [r3, #20]
 8001808:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 800180a:	1d3b      	adds	r3, r7, #4
 800180c:	222c      	movs	r2, #44	@ 0x2c
 800180e:	2100      	movs	r1, #0
 8001810:	4618      	mov	r0, r3
 8001812:	f00a ff30 	bl	800c676 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001816:	4b38      	ldr	r3, [pc, #224]	@ (80018f8 <MX_TIM1_Init+0x114>)
 8001818:	4a38      	ldr	r2, [pc, #224]	@ (80018fc <MX_TIM1_Init+0x118>)
 800181a:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 71;
 800181c:	4b36      	ldr	r3, [pc, #216]	@ (80018f8 <MX_TIM1_Init+0x114>)
 800181e:	2247      	movs	r2, #71	@ 0x47
 8001820:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001822:	4b35      	ldr	r3, [pc, #212]	@ (80018f8 <MX_TIM1_Init+0x114>)
 8001824:	2200      	movs	r2, #0
 8001826:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 99;
 8001828:	4b33      	ldr	r3, [pc, #204]	@ (80018f8 <MX_TIM1_Init+0x114>)
 800182a:	2263      	movs	r2, #99	@ 0x63
 800182c:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800182e:	4b32      	ldr	r3, [pc, #200]	@ (80018f8 <MX_TIM1_Init+0x114>)
 8001830:	2200      	movs	r2, #0
 8001832:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001834:	4b30      	ldr	r3, [pc, #192]	@ (80018f8 <MX_TIM1_Init+0x114>)
 8001836:	2200      	movs	r2, #0
 8001838:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800183a:	4b2f      	ldr	r3, [pc, #188]	@ (80018f8 <MX_TIM1_Init+0x114>)
 800183c:	2200      	movs	r2, #0
 800183e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8001840:	482d      	ldr	r0, [pc, #180]	@ (80018f8 <MX_TIM1_Init+0x114>)
 8001842:	f003 ff5e 	bl	8005702 <HAL_TIM_PWM_Init>
 8001846:	4603      	mov	r3, r0
 8001848:	2b00      	cmp	r3, #0
 800184a:	d001      	beq.n	8001850 <MX_TIM1_Init+0x6c>
  {
    Error_Handler();
 800184c:	f7ff fc50 	bl	80010f0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001850:	2300      	movs	r3, #0
 8001852:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8001854:	2300      	movs	r3, #0
 8001856:	653b      	str	r3, [r7, #80]	@ 0x50
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001858:	2300      	movs	r3, #0
 800185a:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800185c:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 8001860:	4619      	mov	r1, r3
 8001862:	4825      	ldr	r0, [pc, #148]	@ (80018f8 <MX_TIM1_Init+0x114>)
 8001864:	f004 fe36 	bl	80064d4 <HAL_TIMEx_MasterConfigSynchronization>
 8001868:	4603      	mov	r3, r0
 800186a:	2b00      	cmp	r3, #0
 800186c:	d001      	beq.n	8001872 <MX_TIM1_Init+0x8e>
  {
    Error_Handler();
 800186e:	f7ff fc3f 	bl	80010f0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001872:	2360      	movs	r3, #96	@ 0x60
 8001874:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.Pulse = 0;
 8001876:	2300      	movs	r3, #0
 8001878:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800187a:	2300      	movs	r3, #0
 800187c:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 800187e:	2300      	movs	r3, #0
 8001880:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001882:	2300      	movs	r3, #0
 8001884:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001886:	2300      	movs	r3, #0
 8001888:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 800188a:	2300      	movs	r3, #0
 800188c:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800188e:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8001892:	2200      	movs	r2, #0
 8001894:	4619      	mov	r1, r3
 8001896:	4818      	ldr	r0, [pc, #96]	@ (80018f8 <MX_TIM1_Init+0x114>)
 8001898:	f004 f932 	bl	8005b00 <HAL_TIM_PWM_ConfigChannel>
 800189c:	4603      	mov	r3, r0
 800189e:	2b00      	cmp	r3, #0
 80018a0:	d001      	beq.n	80018a6 <MX_TIM1_Init+0xc2>
  {
    Error_Handler();
 80018a2:	f7ff fc25 	bl	80010f0 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80018a6:	2300      	movs	r3, #0
 80018a8:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80018aa:	2300      	movs	r3, #0
 80018ac:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80018ae:	2300      	movs	r3, #0
 80018b0:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 80018b2:	2300      	movs	r3, #0
 80018b4:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80018b6:	2300      	movs	r3, #0
 80018b8:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80018ba:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80018be:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 80018c0:	2300      	movs	r3, #0
 80018c2:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 80018c4:	2300      	movs	r3, #0
 80018c6:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 80018c8:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80018cc:	627b      	str	r3, [r7, #36]	@ 0x24
  sBreakDeadTimeConfig.Break2Filter = 0;
 80018ce:	2300      	movs	r3, #0
 80018d0:	62bb      	str	r3, [r7, #40]	@ 0x28
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80018d2:	2300      	movs	r3, #0
 80018d4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 80018d6:	1d3b      	adds	r3, r7, #4
 80018d8:	4619      	mov	r1, r3
 80018da:	4807      	ldr	r0, [pc, #28]	@ (80018f8 <MX_TIM1_Init+0x114>)
 80018dc:	f004 fe86 	bl	80065ec <HAL_TIMEx_ConfigBreakDeadTime>
 80018e0:	4603      	mov	r3, r0
 80018e2:	2b00      	cmp	r3, #0
 80018e4:	d001      	beq.n	80018ea <MX_TIM1_Init+0x106>
  {
    Error_Handler();
 80018e6:	f7ff fc03 	bl	80010f0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 80018ea:	4803      	ldr	r0, [pc, #12]	@ (80018f8 <MX_TIM1_Init+0x114>)
 80018ec:	f000 f904 	bl	8001af8 <HAL_TIM_MspPostInit>

}
 80018f0:	bf00      	nop
 80018f2:	3758      	adds	r7, #88	@ 0x58
 80018f4:	46bd      	mov	sp, r7
 80018f6:	bd80      	pop	{r7, pc}
 80018f8:	2000057c 	.word	0x2000057c
 80018fc:	40012c00 	.word	0x40012c00

08001900 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8001900:	b580      	push	{r7, lr}
 8001902:	b08a      	sub	sp, #40	@ 0x28
 8001904:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001906:	f107 031c 	add.w	r3, r7, #28
 800190a:	2200      	movs	r2, #0
 800190c:	601a      	str	r2, [r3, #0]
 800190e:	605a      	str	r2, [r3, #4]
 8001910:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001912:	463b      	mov	r3, r7
 8001914:	2200      	movs	r2, #0
 8001916:	601a      	str	r2, [r3, #0]
 8001918:	605a      	str	r2, [r3, #4]
 800191a:	609a      	str	r2, [r3, #8]
 800191c:	60da      	str	r2, [r3, #12]
 800191e:	611a      	str	r2, [r3, #16]
 8001920:	615a      	str	r2, [r3, #20]
 8001922:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001924:	4b21      	ldr	r3, [pc, #132]	@ (80019ac <MX_TIM3_Init+0xac>)
 8001926:	4a22      	ldr	r2, [pc, #136]	@ (80019b0 <MX_TIM3_Init+0xb0>)
 8001928:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 71;
 800192a:	4b20      	ldr	r3, [pc, #128]	@ (80019ac <MX_TIM3_Init+0xac>)
 800192c:	2247      	movs	r2, #71	@ 0x47
 800192e:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001930:	4b1e      	ldr	r3, [pc, #120]	@ (80019ac <MX_TIM3_Init+0xac>)
 8001932:	2200      	movs	r2, #0
 8001934:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8001936:	4b1d      	ldr	r3, [pc, #116]	@ (80019ac <MX_TIM3_Init+0xac>)
 8001938:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800193c:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800193e:	4b1b      	ldr	r3, [pc, #108]	@ (80019ac <MX_TIM3_Init+0xac>)
 8001940:	2200      	movs	r2, #0
 8001942:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001944:	4b19      	ldr	r3, [pc, #100]	@ (80019ac <MX_TIM3_Init+0xac>)
 8001946:	2200      	movs	r2, #0
 8001948:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 800194a:	4818      	ldr	r0, [pc, #96]	@ (80019ac <MX_TIM3_Init+0xac>)
 800194c:	f003 fed9 	bl	8005702 <HAL_TIM_PWM_Init>
 8001950:	4603      	mov	r3, r0
 8001952:	2b00      	cmp	r3, #0
 8001954:	d001      	beq.n	800195a <MX_TIM3_Init+0x5a>
  {
    Error_Handler();
 8001956:	f7ff fbcb 	bl	80010f0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800195a:	2300      	movs	r3, #0
 800195c:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800195e:	2300      	movs	r3, #0
 8001960:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001962:	f107 031c 	add.w	r3, r7, #28
 8001966:	4619      	mov	r1, r3
 8001968:	4810      	ldr	r0, [pc, #64]	@ (80019ac <MX_TIM3_Init+0xac>)
 800196a:	f004 fdb3 	bl	80064d4 <HAL_TIMEx_MasterConfigSynchronization>
 800196e:	4603      	mov	r3, r0
 8001970:	2b00      	cmp	r3, #0
 8001972:	d001      	beq.n	8001978 <MX_TIM3_Init+0x78>
  {
    Error_Handler();
 8001974:	f7ff fbbc 	bl	80010f0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001978:	2360      	movs	r3, #96	@ 0x60
 800197a:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 800197c:	2300      	movs	r3, #0
 800197e:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001980:	2300      	movs	r3, #0
 8001982:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001984:	2300      	movs	r3, #0
 8001986:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001988:	463b      	mov	r3, r7
 800198a:	2200      	movs	r2, #0
 800198c:	4619      	mov	r1, r3
 800198e:	4807      	ldr	r0, [pc, #28]	@ (80019ac <MX_TIM3_Init+0xac>)
 8001990:	f004 f8b6 	bl	8005b00 <HAL_TIM_PWM_ConfigChannel>
 8001994:	4603      	mov	r3, r0
 8001996:	2b00      	cmp	r3, #0
 8001998:	d001      	beq.n	800199e <MX_TIM3_Init+0x9e>
  {
    Error_Handler();
 800199a:	f7ff fba9 	bl	80010f0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 800199e:	4803      	ldr	r0, [pc, #12]	@ (80019ac <MX_TIM3_Init+0xac>)
 80019a0:	f000 f8aa 	bl	8001af8 <HAL_TIM_MspPostInit>

}
 80019a4:	bf00      	nop
 80019a6:	3728      	adds	r7, #40	@ 0x28
 80019a8:	46bd      	mov	sp, r7
 80019aa:	bd80      	pop	{r7, pc}
 80019ac:	200005c8 	.word	0x200005c8
 80019b0:	40000400 	.word	0x40000400

080019b4 <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 80019b4:	b580      	push	{r7, lr}
 80019b6:	b08a      	sub	sp, #40	@ 0x28
 80019b8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80019ba:	f107 031c 	add.w	r3, r7, #28
 80019be:	2200      	movs	r2, #0
 80019c0:	601a      	str	r2, [r3, #0]
 80019c2:	605a      	str	r2, [r3, #4]
 80019c4:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80019c6:	463b      	mov	r3, r7
 80019c8:	2200      	movs	r2, #0
 80019ca:	601a      	str	r2, [r3, #0]
 80019cc:	605a      	str	r2, [r3, #4]
 80019ce:	609a      	str	r2, [r3, #8]
 80019d0:	60da      	str	r2, [r3, #12]
 80019d2:	611a      	str	r2, [r3, #16]
 80019d4:	615a      	str	r2, [r3, #20]
 80019d6:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 80019d8:	4b21      	ldr	r3, [pc, #132]	@ (8001a60 <MX_TIM4_Init+0xac>)
 80019da:	4a22      	ldr	r2, [pc, #136]	@ (8001a64 <MX_TIM4_Init+0xb0>)
 80019dc:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 71;
 80019de:	4b20      	ldr	r3, [pc, #128]	@ (8001a60 <MX_TIM4_Init+0xac>)
 80019e0:	2247      	movs	r2, #71	@ 0x47
 80019e2:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 80019e4:	4b1e      	ldr	r3, [pc, #120]	@ (8001a60 <MX_TIM4_Init+0xac>)
 80019e6:	2200      	movs	r2, #0
 80019e8:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 80019ea:	4b1d      	ldr	r3, [pc, #116]	@ (8001a60 <MX_TIM4_Init+0xac>)
 80019ec:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80019f0:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80019f2:	4b1b      	ldr	r3, [pc, #108]	@ (8001a60 <MX_TIM4_Init+0xac>)
 80019f4:	2200      	movs	r2, #0
 80019f6:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80019f8:	4b19      	ldr	r3, [pc, #100]	@ (8001a60 <MX_TIM4_Init+0xac>)
 80019fa:	2200      	movs	r2, #0
 80019fc:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 80019fe:	4818      	ldr	r0, [pc, #96]	@ (8001a60 <MX_TIM4_Init+0xac>)
 8001a00:	f003 fe7f 	bl	8005702 <HAL_TIM_PWM_Init>
 8001a04:	4603      	mov	r3, r0
 8001a06:	2b00      	cmp	r3, #0
 8001a08:	d001      	beq.n	8001a0e <MX_TIM4_Init+0x5a>
  {
    Error_Handler();
 8001a0a:	f7ff fb71 	bl	80010f0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001a0e:	2300      	movs	r3, #0
 8001a10:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001a12:	2300      	movs	r3, #0
 8001a14:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8001a16:	f107 031c 	add.w	r3, r7, #28
 8001a1a:	4619      	mov	r1, r3
 8001a1c:	4810      	ldr	r0, [pc, #64]	@ (8001a60 <MX_TIM4_Init+0xac>)
 8001a1e:	f004 fd59 	bl	80064d4 <HAL_TIMEx_MasterConfigSynchronization>
 8001a22:	4603      	mov	r3, r0
 8001a24:	2b00      	cmp	r3, #0
 8001a26:	d001      	beq.n	8001a2c <MX_TIM4_Init+0x78>
  {
    Error_Handler();
 8001a28:	f7ff fb62 	bl	80010f0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001a2c:	2360      	movs	r3, #96	@ 0x60
 8001a2e:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8001a30:	2300      	movs	r3, #0
 8001a32:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001a34:	2300      	movs	r3, #0
 8001a36:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001a38:	2300      	movs	r3, #0
 8001a3a:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001a3c:	463b      	mov	r3, r7
 8001a3e:	2200      	movs	r2, #0
 8001a40:	4619      	mov	r1, r3
 8001a42:	4807      	ldr	r0, [pc, #28]	@ (8001a60 <MX_TIM4_Init+0xac>)
 8001a44:	f004 f85c 	bl	8005b00 <HAL_TIM_PWM_ConfigChannel>
 8001a48:	4603      	mov	r3, r0
 8001a4a:	2b00      	cmp	r3, #0
 8001a4c:	d001      	beq.n	8001a52 <MX_TIM4_Init+0x9e>
  {
    Error_Handler();
 8001a4e:	f7ff fb4f 	bl	80010f0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 8001a52:	4803      	ldr	r0, [pc, #12]	@ (8001a60 <MX_TIM4_Init+0xac>)
 8001a54:	f000 f850 	bl	8001af8 <HAL_TIM_MspPostInit>

}
 8001a58:	bf00      	nop
 8001a5a:	3728      	adds	r7, #40	@ 0x28
 8001a5c:	46bd      	mov	sp, r7
 8001a5e:	bd80      	pop	{r7, pc}
 8001a60:	20000614 	.word	0x20000614
 8001a64:	40000800 	.word	0x40000800

08001a68 <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{
 8001a68:	b480      	push	{r7}
 8001a6a:	b087      	sub	sp, #28
 8001a6c:	af00      	add	r7, sp, #0
 8001a6e:	6078      	str	r0, [r7, #4]

  if(tim_pwmHandle->Instance==TIM1)
 8001a70:	687b      	ldr	r3, [r7, #4]
 8001a72:	681b      	ldr	r3, [r3, #0]
 8001a74:	4a1c      	ldr	r2, [pc, #112]	@ (8001ae8 <HAL_TIM_PWM_MspInit+0x80>)
 8001a76:	4293      	cmp	r3, r2
 8001a78:	d10c      	bne.n	8001a94 <HAL_TIM_PWM_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001a7a:	4b1c      	ldr	r3, [pc, #112]	@ (8001aec <HAL_TIM_PWM_MspInit+0x84>)
 8001a7c:	699b      	ldr	r3, [r3, #24]
 8001a7e:	4a1b      	ldr	r2, [pc, #108]	@ (8001aec <HAL_TIM_PWM_MspInit+0x84>)
 8001a80:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8001a84:	6193      	str	r3, [r2, #24]
 8001a86:	4b19      	ldr	r3, [pc, #100]	@ (8001aec <HAL_TIM_PWM_MspInit+0x84>)
 8001a88:	699b      	ldr	r3, [r3, #24]
 8001a8a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001a8e:	617b      	str	r3, [r7, #20]
 8001a90:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_TIM4_CLK_ENABLE();
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }
}
 8001a92:	e022      	b.n	8001ada <HAL_TIM_PWM_MspInit+0x72>
  else if(tim_pwmHandle->Instance==TIM3)
 8001a94:	687b      	ldr	r3, [r7, #4]
 8001a96:	681b      	ldr	r3, [r3, #0]
 8001a98:	4a15      	ldr	r2, [pc, #84]	@ (8001af0 <HAL_TIM_PWM_MspInit+0x88>)
 8001a9a:	4293      	cmp	r3, r2
 8001a9c:	d10c      	bne.n	8001ab8 <HAL_TIM_PWM_MspInit+0x50>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001a9e:	4b13      	ldr	r3, [pc, #76]	@ (8001aec <HAL_TIM_PWM_MspInit+0x84>)
 8001aa0:	69db      	ldr	r3, [r3, #28]
 8001aa2:	4a12      	ldr	r2, [pc, #72]	@ (8001aec <HAL_TIM_PWM_MspInit+0x84>)
 8001aa4:	f043 0302 	orr.w	r3, r3, #2
 8001aa8:	61d3      	str	r3, [r2, #28]
 8001aaa:	4b10      	ldr	r3, [pc, #64]	@ (8001aec <HAL_TIM_PWM_MspInit+0x84>)
 8001aac:	69db      	ldr	r3, [r3, #28]
 8001aae:	f003 0302 	and.w	r3, r3, #2
 8001ab2:	613b      	str	r3, [r7, #16]
 8001ab4:	693b      	ldr	r3, [r7, #16]
}
 8001ab6:	e010      	b.n	8001ada <HAL_TIM_PWM_MspInit+0x72>
  else if(tim_pwmHandle->Instance==TIM4)
 8001ab8:	687b      	ldr	r3, [r7, #4]
 8001aba:	681b      	ldr	r3, [r3, #0]
 8001abc:	4a0d      	ldr	r2, [pc, #52]	@ (8001af4 <HAL_TIM_PWM_MspInit+0x8c>)
 8001abe:	4293      	cmp	r3, r2
 8001ac0:	d10b      	bne.n	8001ada <HAL_TIM_PWM_MspInit+0x72>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8001ac2:	4b0a      	ldr	r3, [pc, #40]	@ (8001aec <HAL_TIM_PWM_MspInit+0x84>)
 8001ac4:	69db      	ldr	r3, [r3, #28]
 8001ac6:	4a09      	ldr	r2, [pc, #36]	@ (8001aec <HAL_TIM_PWM_MspInit+0x84>)
 8001ac8:	f043 0304 	orr.w	r3, r3, #4
 8001acc:	61d3      	str	r3, [r2, #28]
 8001ace:	4b07      	ldr	r3, [pc, #28]	@ (8001aec <HAL_TIM_PWM_MspInit+0x84>)
 8001ad0:	69db      	ldr	r3, [r3, #28]
 8001ad2:	f003 0304 	and.w	r3, r3, #4
 8001ad6:	60fb      	str	r3, [r7, #12]
 8001ad8:	68fb      	ldr	r3, [r7, #12]
}
 8001ada:	bf00      	nop
 8001adc:	371c      	adds	r7, #28
 8001ade:	46bd      	mov	sp, r7
 8001ae0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ae4:	4770      	bx	lr
 8001ae6:	bf00      	nop
 8001ae8:	40012c00 	.word	0x40012c00
 8001aec:	40021000 	.word	0x40021000
 8001af0:	40000400 	.word	0x40000400
 8001af4:	40000800 	.word	0x40000800

08001af8 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8001af8:	b580      	push	{r7, lr}
 8001afa:	b08a      	sub	sp, #40	@ 0x28
 8001afc:	af00      	add	r7, sp, #0
 8001afe:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b00:	f107 0314 	add.w	r3, r7, #20
 8001b04:	2200      	movs	r2, #0
 8001b06:	601a      	str	r2, [r3, #0]
 8001b08:	605a      	str	r2, [r3, #4]
 8001b0a:	609a      	str	r2, [r3, #8]
 8001b0c:	60da      	str	r2, [r3, #12]
 8001b0e:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM1)
 8001b10:	687b      	ldr	r3, [r7, #4]
 8001b12:	681b      	ldr	r3, [r3, #0]
 8001b14:	4a33      	ldr	r2, [pc, #204]	@ (8001be4 <HAL_TIM_MspPostInit+0xec>)
 8001b16:	4293      	cmp	r3, r2
 8001b18:	d11c      	bne.n	8001b54 <HAL_TIM_MspPostInit+0x5c>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001b1a:	4b33      	ldr	r3, [pc, #204]	@ (8001be8 <HAL_TIM_MspPostInit+0xf0>)
 8001b1c:	695b      	ldr	r3, [r3, #20]
 8001b1e:	4a32      	ldr	r2, [pc, #200]	@ (8001be8 <HAL_TIM_MspPostInit+0xf0>)
 8001b20:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8001b24:	6153      	str	r3, [r2, #20]
 8001b26:	4b30      	ldr	r3, [pc, #192]	@ (8001be8 <HAL_TIM_MspPostInit+0xf0>)
 8001b28:	695b      	ldr	r3, [r3, #20]
 8001b2a:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8001b2e:	613b      	str	r3, [r7, #16]
 8001b30:	693b      	ldr	r3, [r7, #16]
    /**TIM1 GPIO Configuration
    PC0     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = motor1_pwm_Pin;
 8001b32:	2301      	movs	r3, #1
 8001b34:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b36:	2302      	movs	r3, #2
 8001b38:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b3a:	2300      	movs	r3, #0
 8001b3c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b3e:	2300      	movs	r3, #0
 8001b40:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM1;
 8001b42:	2302      	movs	r3, #2
 8001b44:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(motor1_pwm_GPIO_Port, &GPIO_InitStruct);
 8001b46:	f107 0314 	add.w	r3, r7, #20
 8001b4a:	4619      	mov	r1, r3
 8001b4c:	4827      	ldr	r0, [pc, #156]	@ (8001bec <HAL_TIM_MspPostInit+0xf4>)
 8001b4e:	f000 fa69 	bl	8002024 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM4_MspPostInit 1 */

  /* USER CODE END TIM4_MspPostInit 1 */
  }

}
 8001b52:	e043      	b.n	8001bdc <HAL_TIM_MspPostInit+0xe4>
  else if(timHandle->Instance==TIM3)
 8001b54:	687b      	ldr	r3, [r7, #4]
 8001b56:	681b      	ldr	r3, [r3, #0]
 8001b58:	4a25      	ldr	r2, [pc, #148]	@ (8001bf0 <HAL_TIM_MspPostInit+0xf8>)
 8001b5a:	4293      	cmp	r3, r2
 8001b5c:	d11d      	bne.n	8001b9a <HAL_TIM_MspPostInit+0xa2>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001b5e:	4b22      	ldr	r3, [pc, #136]	@ (8001be8 <HAL_TIM_MspPostInit+0xf0>)
 8001b60:	695b      	ldr	r3, [r3, #20]
 8001b62:	4a21      	ldr	r2, [pc, #132]	@ (8001be8 <HAL_TIM_MspPostInit+0xf0>)
 8001b64:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001b68:	6153      	str	r3, [r2, #20]
 8001b6a:	4b1f      	ldr	r3, [pc, #124]	@ (8001be8 <HAL_TIM_MspPostInit+0xf0>)
 8001b6c:	695b      	ldr	r3, [r3, #20]
 8001b6e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001b72:	60fb      	str	r3, [r7, #12]
 8001b74:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = motor2_pwm_Pin;
 8001b76:	2340      	movs	r3, #64	@ 0x40
 8001b78:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b7a:	2302      	movs	r3, #2
 8001b7c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b7e:	2300      	movs	r3, #0
 8001b80:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b82:	2300      	movs	r3, #0
 8001b84:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8001b86:	2302      	movs	r3, #2
 8001b88:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(motor2_pwm_GPIO_Port, &GPIO_InitStruct);
 8001b8a:	f107 0314 	add.w	r3, r7, #20
 8001b8e:	4619      	mov	r1, r3
 8001b90:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001b94:	f000 fa46 	bl	8002024 <HAL_GPIO_Init>
}
 8001b98:	e020      	b.n	8001bdc <HAL_TIM_MspPostInit+0xe4>
  else if(timHandle->Instance==TIM4)
 8001b9a:	687b      	ldr	r3, [r7, #4]
 8001b9c:	681b      	ldr	r3, [r3, #0]
 8001b9e:	4a15      	ldr	r2, [pc, #84]	@ (8001bf4 <HAL_TIM_MspPostInit+0xfc>)
 8001ba0:	4293      	cmp	r3, r2
 8001ba2:	d11b      	bne.n	8001bdc <HAL_TIM_MspPostInit+0xe4>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001ba4:	4b10      	ldr	r3, [pc, #64]	@ (8001be8 <HAL_TIM_MspPostInit+0xf0>)
 8001ba6:	695b      	ldr	r3, [r3, #20]
 8001ba8:	4a0f      	ldr	r2, [pc, #60]	@ (8001be8 <HAL_TIM_MspPostInit+0xf0>)
 8001baa:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001bae:	6153      	str	r3, [r2, #20]
 8001bb0:	4b0d      	ldr	r3, [pc, #52]	@ (8001be8 <HAL_TIM_MspPostInit+0xf0>)
 8001bb2:	695b      	ldr	r3, [r3, #20]
 8001bb4:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001bb8:	60bb      	str	r3, [r7, #8]
 8001bba:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = motor3_pwm_Pin;
 8001bbc:	2340      	movs	r3, #64	@ 0x40
 8001bbe:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001bc0:	2302      	movs	r3, #2
 8001bc2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bc4:	2300      	movs	r3, #0
 8001bc6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001bc8:	2300      	movs	r3, #0
 8001bca:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8001bcc:	2302      	movs	r3, #2
 8001bce:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(motor3_pwm_GPIO_Port, &GPIO_InitStruct);
 8001bd0:	f107 0314 	add.w	r3, r7, #20
 8001bd4:	4619      	mov	r1, r3
 8001bd6:	4808      	ldr	r0, [pc, #32]	@ (8001bf8 <HAL_TIM_MspPostInit+0x100>)
 8001bd8:	f000 fa24 	bl	8002024 <HAL_GPIO_Init>
}
 8001bdc:	bf00      	nop
 8001bde:	3728      	adds	r7, #40	@ 0x28
 8001be0:	46bd      	mov	sp, r7
 8001be2:	bd80      	pop	{r7, pc}
 8001be4:	40012c00 	.word	0x40012c00
 8001be8:	40021000 	.word	0x40021000
 8001bec:	48000800 	.word	0x48000800
 8001bf0:	40000400 	.word	0x40000400
 8001bf4:	40000800 	.word	0x40000800
 8001bf8:	48000400 	.word	0x48000400

08001bfc <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8001bfc:	b580      	push	{r7, lr}
 8001bfe:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001c00:	4b14      	ldr	r3, [pc, #80]	@ (8001c54 <MX_USART2_UART_Init+0x58>)
 8001c02:	4a15      	ldr	r2, [pc, #84]	@ (8001c58 <MX_USART2_UART_Init+0x5c>)
 8001c04:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 38400;
 8001c06:	4b13      	ldr	r3, [pc, #76]	@ (8001c54 <MX_USART2_UART_Init+0x58>)
 8001c08:	f44f 4216 	mov.w	r2, #38400	@ 0x9600
 8001c0c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001c0e:	4b11      	ldr	r3, [pc, #68]	@ (8001c54 <MX_USART2_UART_Init+0x58>)
 8001c10:	2200      	movs	r2, #0
 8001c12:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001c14:	4b0f      	ldr	r3, [pc, #60]	@ (8001c54 <MX_USART2_UART_Init+0x58>)
 8001c16:	2200      	movs	r2, #0
 8001c18:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001c1a:	4b0e      	ldr	r3, [pc, #56]	@ (8001c54 <MX_USART2_UART_Init+0x58>)
 8001c1c:	2200      	movs	r2, #0
 8001c1e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001c20:	4b0c      	ldr	r3, [pc, #48]	@ (8001c54 <MX_USART2_UART_Init+0x58>)
 8001c22:	220c      	movs	r2, #12
 8001c24:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001c26:	4b0b      	ldr	r3, [pc, #44]	@ (8001c54 <MX_USART2_UART_Init+0x58>)
 8001c28:	2200      	movs	r2, #0
 8001c2a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001c2c:	4b09      	ldr	r3, [pc, #36]	@ (8001c54 <MX_USART2_UART_Init+0x58>)
 8001c2e:	2200      	movs	r2, #0
 8001c30:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001c32:	4b08      	ldr	r3, [pc, #32]	@ (8001c54 <MX_USART2_UART_Init+0x58>)
 8001c34:	2200      	movs	r2, #0
 8001c36:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001c38:	4b06      	ldr	r3, [pc, #24]	@ (8001c54 <MX_USART2_UART_Init+0x58>)
 8001c3a:	2200      	movs	r2, #0
 8001c3c:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001c3e:	4805      	ldr	r0, [pc, #20]	@ (8001c54 <MX_USART2_UART_Init+0x58>)
 8001c40:	f004 fd5a 	bl	80066f8 <HAL_UART_Init>
 8001c44:	4603      	mov	r3, r0
 8001c46:	2b00      	cmp	r3, #0
 8001c48:	d001      	beq.n	8001c4e <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8001c4a:	f7ff fa51 	bl	80010f0 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001c4e:	bf00      	nop
 8001c50:	bd80      	pop	{r7, pc}
 8001c52:	bf00      	nop
 8001c54:	20000660 	.word	0x20000660
 8001c58:	40004400 	.word	0x40004400

08001c5c <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001c5c:	b580      	push	{r7, lr}
 8001c5e:	b08a      	sub	sp, #40	@ 0x28
 8001c60:	af00      	add	r7, sp, #0
 8001c62:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c64:	f107 0314 	add.w	r3, r7, #20
 8001c68:	2200      	movs	r2, #0
 8001c6a:	601a      	str	r2, [r3, #0]
 8001c6c:	605a      	str	r2, [r3, #4]
 8001c6e:	609a      	str	r2, [r3, #8]
 8001c70:	60da      	str	r2, [r3, #12]
 8001c72:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART2)
 8001c74:	687b      	ldr	r3, [r7, #4]
 8001c76:	681b      	ldr	r3, [r3, #0]
 8001c78:	4a17      	ldr	r2, [pc, #92]	@ (8001cd8 <HAL_UART_MspInit+0x7c>)
 8001c7a:	4293      	cmp	r3, r2
 8001c7c:	d128      	bne.n	8001cd0 <HAL_UART_MspInit+0x74>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001c7e:	4b17      	ldr	r3, [pc, #92]	@ (8001cdc <HAL_UART_MspInit+0x80>)
 8001c80:	69db      	ldr	r3, [r3, #28]
 8001c82:	4a16      	ldr	r2, [pc, #88]	@ (8001cdc <HAL_UART_MspInit+0x80>)
 8001c84:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001c88:	61d3      	str	r3, [r2, #28]
 8001c8a:	4b14      	ldr	r3, [pc, #80]	@ (8001cdc <HAL_UART_MspInit+0x80>)
 8001c8c:	69db      	ldr	r3, [r3, #28]
 8001c8e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001c92:	613b      	str	r3, [r7, #16]
 8001c94:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001c96:	4b11      	ldr	r3, [pc, #68]	@ (8001cdc <HAL_UART_MspInit+0x80>)
 8001c98:	695b      	ldr	r3, [r3, #20]
 8001c9a:	4a10      	ldr	r2, [pc, #64]	@ (8001cdc <HAL_UART_MspInit+0x80>)
 8001c9c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001ca0:	6153      	str	r3, [r2, #20]
 8001ca2:	4b0e      	ldr	r3, [pc, #56]	@ (8001cdc <HAL_UART_MspInit+0x80>)
 8001ca4:	695b      	ldr	r3, [r3, #20]
 8001ca6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001caa:	60fb      	str	r3, [r7, #12]
 8001cac:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8001cae:	230c      	movs	r3, #12
 8001cb0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001cb2:	2302      	movs	r3, #2
 8001cb4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cb6:	2300      	movs	r3, #0
 8001cb8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001cba:	2303      	movs	r3, #3
 8001cbc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001cbe:	2307      	movs	r3, #7
 8001cc0:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001cc2:	f107 0314 	add.w	r3, r7, #20
 8001cc6:	4619      	mov	r1, r3
 8001cc8:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001ccc:	f000 f9aa 	bl	8002024 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8001cd0:	bf00      	nop
 8001cd2:	3728      	adds	r7, #40	@ 0x28
 8001cd4:	46bd      	mov	sp, r7
 8001cd6:	bd80      	pop	{r7, pc}
 8001cd8:	40004400 	.word	0x40004400
 8001cdc:	40021000 	.word	0x40021000

08001ce0 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8001ce0:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001d18 <LoopForever+0x2>
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 8001ce4:	f7ff fd6c 	bl	80017c0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001ce8:	480c      	ldr	r0, [pc, #48]	@ (8001d1c <LoopForever+0x6>)
  ldr r1, =_edata
 8001cea:	490d      	ldr	r1, [pc, #52]	@ (8001d20 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001cec:	4a0d      	ldr	r2, [pc, #52]	@ (8001d24 <LoopForever+0xe>)
  movs r3, #0
 8001cee:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001cf0:	e002      	b.n	8001cf8 <LoopCopyDataInit>

08001cf2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001cf2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001cf4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001cf6:	3304      	adds	r3, #4

08001cf8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001cf8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001cfa:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001cfc:	d3f9      	bcc.n	8001cf2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001cfe:	4a0a      	ldr	r2, [pc, #40]	@ (8001d28 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001d00:	4c0a      	ldr	r4, [pc, #40]	@ (8001d2c <LoopForever+0x16>)
  movs r3, #0
 8001d02:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001d04:	e001      	b.n	8001d0a <LoopFillZerobss>

08001d06 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001d06:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001d08:	3204      	adds	r2, #4

08001d0a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001d0a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001d0c:	d3fb      	bcc.n	8001d06 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001d0e:	f00a fd21 	bl	800c754 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001d12:	f7ff f955 	bl	8000fc0 <main>

08001d16 <LoopForever>:

LoopForever:
    b LoopForever
 8001d16:	e7fe      	b.n	8001d16 <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8001d18:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 8001d1c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001d20:	200003d4 	.word	0x200003d4
  ldr r2, =_sidata
 8001d24:	08010cfc 	.word	0x08010cfc
  ldr r2, =_sbss
 8001d28:	200003d4 	.word	0x200003d4
  ldr r4, =_ebss
 8001d2c:	200019f4 	.word	0x200019f4

08001d30 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001d30:	e7fe      	b.n	8001d30 <ADC1_2_IRQHandler>
	...

08001d34 <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001d34:	b580      	push	{r7, lr}
 8001d36:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001d38:	4b08      	ldr	r3, [pc, #32]	@ (8001d5c <HAL_Init+0x28>)
 8001d3a:	681b      	ldr	r3, [r3, #0]
 8001d3c:	4a07      	ldr	r2, [pc, #28]	@ (8001d5c <HAL_Init+0x28>)
 8001d3e:	f043 0310 	orr.w	r3, r3, #16
 8001d42:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001d44:	2003      	movs	r0, #3
 8001d46:	f000 f92b 	bl	8001fa0 <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001d4a:	200f      	movs	r0, #15
 8001d4c:	f000 f808 	bl	8001d60 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001d50:	f7ff fc12 	bl	8001578 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001d54:	2300      	movs	r3, #0
}
 8001d56:	4618      	mov	r0, r3
 8001d58:	bd80      	pop	{r7, pc}
 8001d5a:	bf00      	nop
 8001d5c:	40022000 	.word	0x40022000

08001d60 <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001d60:	b580      	push	{r7, lr}
 8001d62:	b082      	sub	sp, #8
 8001d64:	af00      	add	r7, sp, #0
 8001d66:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001d68:	4b12      	ldr	r3, [pc, #72]	@ (8001db4 <HAL_InitTick+0x54>)
 8001d6a:	681a      	ldr	r2, [r3, #0]
 8001d6c:	4b12      	ldr	r3, [pc, #72]	@ (8001db8 <HAL_InitTick+0x58>)
 8001d6e:	781b      	ldrb	r3, [r3, #0]
 8001d70:	4619      	mov	r1, r3
 8001d72:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001d76:	fbb3 f3f1 	udiv	r3, r3, r1
 8001d7a:	fbb2 f3f3 	udiv	r3, r2, r3
 8001d7e:	4618      	mov	r0, r3
 8001d80:	f000 f943 	bl	800200a <HAL_SYSTICK_Config>
 8001d84:	4603      	mov	r3, r0
 8001d86:	2b00      	cmp	r3, #0
 8001d88:	d001      	beq.n	8001d8e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001d8a:	2301      	movs	r3, #1
 8001d8c:	e00e      	b.n	8001dac <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001d8e:	687b      	ldr	r3, [r7, #4]
 8001d90:	2b0f      	cmp	r3, #15
 8001d92:	d80a      	bhi.n	8001daa <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001d94:	2200      	movs	r2, #0
 8001d96:	6879      	ldr	r1, [r7, #4]
 8001d98:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8001d9c:	f000 f90b 	bl	8001fb6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001da0:	4a06      	ldr	r2, [pc, #24]	@ (8001dbc <HAL_InitTick+0x5c>)
 8001da2:	687b      	ldr	r3, [r7, #4]
 8001da4:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 8001da6:	2300      	movs	r3, #0
 8001da8:	e000      	b.n	8001dac <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001daa:	2301      	movs	r3, #1
}
 8001dac:	4618      	mov	r0, r3
 8001dae:	3708      	adds	r7, #8
 8001db0:	46bd      	mov	sp, r7
 8001db2:	bd80      	pop	{r7, pc}
 8001db4:	20000090 	.word	0x20000090
 8001db8:	20000098 	.word	0x20000098
 8001dbc:	20000094 	.word	0x20000094

08001dc0 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001dc0:	b480      	push	{r7}
 8001dc2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001dc4:	4b06      	ldr	r3, [pc, #24]	@ (8001de0 <HAL_IncTick+0x20>)
 8001dc6:	781b      	ldrb	r3, [r3, #0]
 8001dc8:	461a      	mov	r2, r3
 8001dca:	4b06      	ldr	r3, [pc, #24]	@ (8001de4 <HAL_IncTick+0x24>)
 8001dcc:	681b      	ldr	r3, [r3, #0]
 8001dce:	4413      	add	r3, r2
 8001dd0:	4a04      	ldr	r2, [pc, #16]	@ (8001de4 <HAL_IncTick+0x24>)
 8001dd2:	6013      	str	r3, [r2, #0]
}
 8001dd4:	bf00      	nop
 8001dd6:	46bd      	mov	sp, r7
 8001dd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ddc:	4770      	bx	lr
 8001dde:	bf00      	nop
 8001de0:	20000098 	.word	0x20000098
 8001de4:	200006e8 	.word	0x200006e8

08001de8 <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001de8:	b480      	push	{r7}
 8001dea:	af00      	add	r7, sp, #0
  return uwTick;  
 8001dec:	4b03      	ldr	r3, [pc, #12]	@ (8001dfc <HAL_GetTick+0x14>)
 8001dee:	681b      	ldr	r3, [r3, #0]
}
 8001df0:	4618      	mov	r0, r3
 8001df2:	46bd      	mov	sp, r7
 8001df4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001df8:	4770      	bx	lr
 8001dfa:	bf00      	nop
 8001dfc:	200006e8 	.word	0x200006e8

08001e00 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001e00:	b480      	push	{r7}
 8001e02:	b085      	sub	sp, #20
 8001e04:	af00      	add	r7, sp, #0
 8001e06:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001e08:	687b      	ldr	r3, [r7, #4]
 8001e0a:	f003 0307 	and.w	r3, r3, #7
 8001e0e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001e10:	4b0c      	ldr	r3, [pc, #48]	@ (8001e44 <__NVIC_SetPriorityGrouping+0x44>)
 8001e12:	68db      	ldr	r3, [r3, #12]
 8001e14:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001e16:	68ba      	ldr	r2, [r7, #8]
 8001e18:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001e1c:	4013      	ands	r3, r2
 8001e1e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001e20:	68fb      	ldr	r3, [r7, #12]
 8001e22:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001e24:	68bb      	ldr	r3, [r7, #8]
 8001e26:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001e28:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001e2c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001e30:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001e32:	4a04      	ldr	r2, [pc, #16]	@ (8001e44 <__NVIC_SetPriorityGrouping+0x44>)
 8001e34:	68bb      	ldr	r3, [r7, #8]
 8001e36:	60d3      	str	r3, [r2, #12]
}
 8001e38:	bf00      	nop
 8001e3a:	3714      	adds	r7, #20
 8001e3c:	46bd      	mov	sp, r7
 8001e3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e42:	4770      	bx	lr
 8001e44:	e000ed00 	.word	0xe000ed00

08001e48 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001e48:	b480      	push	{r7}
 8001e4a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001e4c:	4b04      	ldr	r3, [pc, #16]	@ (8001e60 <__NVIC_GetPriorityGrouping+0x18>)
 8001e4e:	68db      	ldr	r3, [r3, #12]
 8001e50:	0a1b      	lsrs	r3, r3, #8
 8001e52:	f003 0307 	and.w	r3, r3, #7
}
 8001e56:	4618      	mov	r0, r3
 8001e58:	46bd      	mov	sp, r7
 8001e5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e5e:	4770      	bx	lr
 8001e60:	e000ed00 	.word	0xe000ed00

08001e64 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001e64:	b480      	push	{r7}
 8001e66:	b083      	sub	sp, #12
 8001e68:	af00      	add	r7, sp, #0
 8001e6a:	4603      	mov	r3, r0
 8001e6c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001e6e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e72:	2b00      	cmp	r3, #0
 8001e74:	db0b      	blt.n	8001e8e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001e76:	79fb      	ldrb	r3, [r7, #7]
 8001e78:	f003 021f 	and.w	r2, r3, #31
 8001e7c:	4907      	ldr	r1, [pc, #28]	@ (8001e9c <__NVIC_EnableIRQ+0x38>)
 8001e7e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e82:	095b      	lsrs	r3, r3, #5
 8001e84:	2001      	movs	r0, #1
 8001e86:	fa00 f202 	lsl.w	r2, r0, r2
 8001e8a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001e8e:	bf00      	nop
 8001e90:	370c      	adds	r7, #12
 8001e92:	46bd      	mov	sp, r7
 8001e94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e98:	4770      	bx	lr
 8001e9a:	bf00      	nop
 8001e9c:	e000e100 	.word	0xe000e100

08001ea0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001ea0:	b480      	push	{r7}
 8001ea2:	b083      	sub	sp, #12
 8001ea4:	af00      	add	r7, sp, #0
 8001ea6:	4603      	mov	r3, r0
 8001ea8:	6039      	str	r1, [r7, #0]
 8001eaa:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001eac:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001eb0:	2b00      	cmp	r3, #0
 8001eb2:	db0a      	blt.n	8001eca <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001eb4:	683b      	ldr	r3, [r7, #0]
 8001eb6:	b2da      	uxtb	r2, r3
 8001eb8:	490c      	ldr	r1, [pc, #48]	@ (8001eec <__NVIC_SetPriority+0x4c>)
 8001eba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ebe:	0112      	lsls	r2, r2, #4
 8001ec0:	b2d2      	uxtb	r2, r2
 8001ec2:	440b      	add	r3, r1
 8001ec4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001ec8:	e00a      	b.n	8001ee0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001eca:	683b      	ldr	r3, [r7, #0]
 8001ecc:	b2da      	uxtb	r2, r3
 8001ece:	4908      	ldr	r1, [pc, #32]	@ (8001ef0 <__NVIC_SetPriority+0x50>)
 8001ed0:	79fb      	ldrb	r3, [r7, #7]
 8001ed2:	f003 030f 	and.w	r3, r3, #15
 8001ed6:	3b04      	subs	r3, #4
 8001ed8:	0112      	lsls	r2, r2, #4
 8001eda:	b2d2      	uxtb	r2, r2
 8001edc:	440b      	add	r3, r1
 8001ede:	761a      	strb	r2, [r3, #24]
}
 8001ee0:	bf00      	nop
 8001ee2:	370c      	adds	r7, #12
 8001ee4:	46bd      	mov	sp, r7
 8001ee6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eea:	4770      	bx	lr
 8001eec:	e000e100 	.word	0xe000e100
 8001ef0:	e000ed00 	.word	0xe000ed00

08001ef4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001ef4:	b480      	push	{r7}
 8001ef6:	b089      	sub	sp, #36	@ 0x24
 8001ef8:	af00      	add	r7, sp, #0
 8001efa:	60f8      	str	r0, [r7, #12]
 8001efc:	60b9      	str	r1, [r7, #8]
 8001efe:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001f00:	68fb      	ldr	r3, [r7, #12]
 8001f02:	f003 0307 	and.w	r3, r3, #7
 8001f06:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001f08:	69fb      	ldr	r3, [r7, #28]
 8001f0a:	f1c3 0307 	rsb	r3, r3, #7
 8001f0e:	2b04      	cmp	r3, #4
 8001f10:	bf28      	it	cs
 8001f12:	2304      	movcs	r3, #4
 8001f14:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001f16:	69fb      	ldr	r3, [r7, #28]
 8001f18:	3304      	adds	r3, #4
 8001f1a:	2b06      	cmp	r3, #6
 8001f1c:	d902      	bls.n	8001f24 <NVIC_EncodePriority+0x30>
 8001f1e:	69fb      	ldr	r3, [r7, #28]
 8001f20:	3b03      	subs	r3, #3
 8001f22:	e000      	b.n	8001f26 <NVIC_EncodePriority+0x32>
 8001f24:	2300      	movs	r3, #0
 8001f26:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001f28:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8001f2c:	69bb      	ldr	r3, [r7, #24]
 8001f2e:	fa02 f303 	lsl.w	r3, r2, r3
 8001f32:	43da      	mvns	r2, r3
 8001f34:	68bb      	ldr	r3, [r7, #8]
 8001f36:	401a      	ands	r2, r3
 8001f38:	697b      	ldr	r3, [r7, #20]
 8001f3a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001f3c:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8001f40:	697b      	ldr	r3, [r7, #20]
 8001f42:	fa01 f303 	lsl.w	r3, r1, r3
 8001f46:	43d9      	mvns	r1, r3
 8001f48:	687b      	ldr	r3, [r7, #4]
 8001f4a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001f4c:	4313      	orrs	r3, r2
         );
}
 8001f4e:	4618      	mov	r0, r3
 8001f50:	3724      	adds	r7, #36	@ 0x24
 8001f52:	46bd      	mov	sp, r7
 8001f54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f58:	4770      	bx	lr
	...

08001f5c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001f5c:	b580      	push	{r7, lr}
 8001f5e:	b082      	sub	sp, #8
 8001f60:	af00      	add	r7, sp, #0
 8001f62:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001f64:	687b      	ldr	r3, [r7, #4]
 8001f66:	3b01      	subs	r3, #1
 8001f68:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001f6c:	d301      	bcc.n	8001f72 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001f6e:	2301      	movs	r3, #1
 8001f70:	e00f      	b.n	8001f92 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001f72:	4a0a      	ldr	r2, [pc, #40]	@ (8001f9c <SysTick_Config+0x40>)
 8001f74:	687b      	ldr	r3, [r7, #4]
 8001f76:	3b01      	subs	r3, #1
 8001f78:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001f7a:	210f      	movs	r1, #15
 8001f7c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8001f80:	f7ff ff8e 	bl	8001ea0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001f84:	4b05      	ldr	r3, [pc, #20]	@ (8001f9c <SysTick_Config+0x40>)
 8001f86:	2200      	movs	r2, #0
 8001f88:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001f8a:	4b04      	ldr	r3, [pc, #16]	@ (8001f9c <SysTick_Config+0x40>)
 8001f8c:	2207      	movs	r2, #7
 8001f8e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001f90:	2300      	movs	r3, #0
}
 8001f92:	4618      	mov	r0, r3
 8001f94:	3708      	adds	r7, #8
 8001f96:	46bd      	mov	sp, r7
 8001f98:	bd80      	pop	{r7, pc}
 8001f9a:	bf00      	nop
 8001f9c:	e000e010 	.word	0xe000e010

08001fa0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001fa0:	b580      	push	{r7, lr}
 8001fa2:	b082      	sub	sp, #8
 8001fa4:	af00      	add	r7, sp, #0
 8001fa6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001fa8:	6878      	ldr	r0, [r7, #4]
 8001faa:	f7ff ff29 	bl	8001e00 <__NVIC_SetPriorityGrouping>
}
 8001fae:	bf00      	nop
 8001fb0:	3708      	adds	r7, #8
 8001fb2:	46bd      	mov	sp, r7
 8001fb4:	bd80      	pop	{r7, pc}

08001fb6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001fb6:	b580      	push	{r7, lr}
 8001fb8:	b086      	sub	sp, #24
 8001fba:	af00      	add	r7, sp, #0
 8001fbc:	4603      	mov	r3, r0
 8001fbe:	60b9      	str	r1, [r7, #8]
 8001fc0:	607a      	str	r2, [r7, #4]
 8001fc2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001fc4:	2300      	movs	r3, #0
 8001fc6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001fc8:	f7ff ff3e 	bl	8001e48 <__NVIC_GetPriorityGrouping>
 8001fcc:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001fce:	687a      	ldr	r2, [r7, #4]
 8001fd0:	68b9      	ldr	r1, [r7, #8]
 8001fd2:	6978      	ldr	r0, [r7, #20]
 8001fd4:	f7ff ff8e 	bl	8001ef4 <NVIC_EncodePriority>
 8001fd8:	4602      	mov	r2, r0
 8001fda:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001fde:	4611      	mov	r1, r2
 8001fe0:	4618      	mov	r0, r3
 8001fe2:	f7ff ff5d 	bl	8001ea0 <__NVIC_SetPriority>
}
 8001fe6:	bf00      	nop
 8001fe8:	3718      	adds	r7, #24
 8001fea:	46bd      	mov	sp, r7
 8001fec:	bd80      	pop	{r7, pc}

08001fee <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f3xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001fee:	b580      	push	{r7, lr}
 8001ff0:	b082      	sub	sp, #8
 8001ff2:	af00      	add	r7, sp, #0
 8001ff4:	4603      	mov	r3, r0
 8001ff6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001ff8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ffc:	4618      	mov	r0, r3
 8001ffe:	f7ff ff31 	bl	8001e64 <__NVIC_EnableIRQ>
}
 8002002:	bf00      	nop
 8002004:	3708      	adds	r7, #8
 8002006:	46bd      	mov	sp, r7
 8002008:	bd80      	pop	{r7, pc}

0800200a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800200a:	b580      	push	{r7, lr}
 800200c:	b082      	sub	sp, #8
 800200e:	af00      	add	r7, sp, #0
 8002010:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002012:	6878      	ldr	r0, [r7, #4]
 8002014:	f7ff ffa2 	bl	8001f5c <SysTick_Config>
 8002018:	4603      	mov	r3, r0
}
 800201a:	4618      	mov	r0, r3
 800201c:	3708      	adds	r7, #8
 800201e:	46bd      	mov	sp, r7
 8002020:	bd80      	pop	{r7, pc}
	...

08002024 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002024:	b480      	push	{r7}
 8002026:	b087      	sub	sp, #28
 8002028:	af00      	add	r7, sp, #0
 800202a:	6078      	str	r0, [r7, #4]
 800202c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800202e:	2300      	movs	r3, #0
 8002030:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002032:	e160      	b.n	80022f6 <HAL_GPIO_Init+0x2d2>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8002034:	683b      	ldr	r3, [r7, #0]
 8002036:	681a      	ldr	r2, [r3, #0]
 8002038:	2101      	movs	r1, #1
 800203a:	697b      	ldr	r3, [r7, #20]
 800203c:	fa01 f303 	lsl.w	r3, r1, r3
 8002040:	4013      	ands	r3, r2
 8002042:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8002044:	68fb      	ldr	r3, [r7, #12]
 8002046:	2b00      	cmp	r3, #0
 8002048:	f000 8152 	beq.w	80022f0 <HAL_GPIO_Init+0x2cc>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800204c:	683b      	ldr	r3, [r7, #0]
 800204e:	685b      	ldr	r3, [r3, #4]
 8002050:	f003 0303 	and.w	r3, r3, #3
 8002054:	2b01      	cmp	r3, #1
 8002056:	d005      	beq.n	8002064 <HAL_GPIO_Init+0x40>
 8002058:	683b      	ldr	r3, [r7, #0]
 800205a:	685b      	ldr	r3, [r3, #4]
 800205c:	f003 0303 	and.w	r3, r3, #3
 8002060:	2b02      	cmp	r3, #2
 8002062:	d130      	bne.n	80020c6 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002064:	687b      	ldr	r3, [r7, #4]
 8002066:	689b      	ldr	r3, [r3, #8]
 8002068:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 800206a:	697b      	ldr	r3, [r7, #20]
 800206c:	005b      	lsls	r3, r3, #1
 800206e:	2203      	movs	r2, #3
 8002070:	fa02 f303 	lsl.w	r3, r2, r3
 8002074:	43db      	mvns	r3, r3
 8002076:	693a      	ldr	r2, [r7, #16]
 8002078:	4013      	ands	r3, r2
 800207a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 800207c:	683b      	ldr	r3, [r7, #0]
 800207e:	68da      	ldr	r2, [r3, #12]
 8002080:	697b      	ldr	r3, [r7, #20]
 8002082:	005b      	lsls	r3, r3, #1
 8002084:	fa02 f303 	lsl.w	r3, r2, r3
 8002088:	693a      	ldr	r2, [r7, #16]
 800208a:	4313      	orrs	r3, r2
 800208c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	693a      	ldr	r2, [r7, #16]
 8002092:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002094:	687b      	ldr	r3, [r7, #4]
 8002096:	685b      	ldr	r3, [r3, #4]
 8002098:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800209a:	2201      	movs	r2, #1
 800209c:	697b      	ldr	r3, [r7, #20]
 800209e:	fa02 f303 	lsl.w	r3, r2, r3
 80020a2:	43db      	mvns	r3, r3
 80020a4:	693a      	ldr	r2, [r7, #16]
 80020a6:	4013      	ands	r3, r2
 80020a8:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80020aa:	683b      	ldr	r3, [r7, #0]
 80020ac:	685b      	ldr	r3, [r3, #4]
 80020ae:	091b      	lsrs	r3, r3, #4
 80020b0:	f003 0201 	and.w	r2, r3, #1
 80020b4:	697b      	ldr	r3, [r7, #20]
 80020b6:	fa02 f303 	lsl.w	r3, r2, r3
 80020ba:	693a      	ldr	r2, [r7, #16]
 80020bc:	4313      	orrs	r3, r2
 80020be:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80020c0:	687b      	ldr	r3, [r7, #4]
 80020c2:	693a      	ldr	r2, [r7, #16]
 80020c4:	605a      	str	r2, [r3, #4]
      }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80020c6:	683b      	ldr	r3, [r7, #0]
 80020c8:	685b      	ldr	r3, [r3, #4]
 80020ca:	f003 0303 	and.w	r3, r3, #3
 80020ce:	2b03      	cmp	r3, #3
 80020d0:	d017      	beq.n	8002102 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80020d2:	687b      	ldr	r3, [r7, #4]
 80020d4:	68db      	ldr	r3, [r3, #12]
 80020d6:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 80020d8:	697b      	ldr	r3, [r7, #20]
 80020da:	005b      	lsls	r3, r3, #1
 80020dc:	2203      	movs	r2, #3
 80020de:	fa02 f303 	lsl.w	r3, r2, r3
 80020e2:	43db      	mvns	r3, r3
 80020e4:	693a      	ldr	r2, [r7, #16]
 80020e6:	4013      	ands	r3, r2
 80020e8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 80020ea:	683b      	ldr	r3, [r7, #0]
 80020ec:	689a      	ldr	r2, [r3, #8]
 80020ee:	697b      	ldr	r3, [r7, #20]
 80020f0:	005b      	lsls	r3, r3, #1
 80020f2:	fa02 f303 	lsl.w	r3, r2, r3
 80020f6:	693a      	ldr	r2, [r7, #16]
 80020f8:	4313      	orrs	r3, r2
 80020fa:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	693a      	ldr	r2, [r7, #16]
 8002100:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002102:	683b      	ldr	r3, [r7, #0]
 8002104:	685b      	ldr	r3, [r3, #4]
 8002106:	f003 0303 	and.w	r3, r3, #3
 800210a:	2b02      	cmp	r3, #2
 800210c:	d123      	bne.n	8002156 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 800210e:	697b      	ldr	r3, [r7, #20]
 8002110:	08da      	lsrs	r2, r3, #3
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	3208      	adds	r2, #8
 8002116:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800211a:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 800211c:	697b      	ldr	r3, [r7, #20]
 800211e:	f003 0307 	and.w	r3, r3, #7
 8002122:	009b      	lsls	r3, r3, #2
 8002124:	220f      	movs	r2, #15
 8002126:	fa02 f303 	lsl.w	r3, r2, r3
 800212a:	43db      	mvns	r3, r3
 800212c:	693a      	ldr	r2, [r7, #16]
 800212e:	4013      	ands	r3, r2
 8002130:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8002132:	683b      	ldr	r3, [r7, #0]
 8002134:	691a      	ldr	r2, [r3, #16]
 8002136:	697b      	ldr	r3, [r7, #20]
 8002138:	f003 0307 	and.w	r3, r3, #7
 800213c:	009b      	lsls	r3, r3, #2
 800213e:	fa02 f303 	lsl.w	r3, r2, r3
 8002142:	693a      	ldr	r2, [r7, #16]
 8002144:	4313      	orrs	r3, r2
 8002146:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8002148:	697b      	ldr	r3, [r7, #20]
 800214a:	08da      	lsrs	r2, r3, #3
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	3208      	adds	r2, #8
 8002150:	6939      	ldr	r1, [r7, #16]
 8002152:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	681b      	ldr	r3, [r3, #0]
 800215a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 800215c:	697b      	ldr	r3, [r7, #20]
 800215e:	005b      	lsls	r3, r3, #1
 8002160:	2203      	movs	r2, #3
 8002162:	fa02 f303 	lsl.w	r3, r2, r3
 8002166:	43db      	mvns	r3, r3
 8002168:	693a      	ldr	r2, [r7, #16]
 800216a:	4013      	ands	r3, r2
 800216c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800216e:	683b      	ldr	r3, [r7, #0]
 8002170:	685b      	ldr	r3, [r3, #4]
 8002172:	f003 0203 	and.w	r2, r3, #3
 8002176:	697b      	ldr	r3, [r7, #20]
 8002178:	005b      	lsls	r3, r3, #1
 800217a:	fa02 f303 	lsl.w	r3, r2, r3
 800217e:	693a      	ldr	r2, [r7, #16]
 8002180:	4313      	orrs	r3, r2
 8002182:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	693a      	ldr	r2, [r7, #16]
 8002188:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800218a:	683b      	ldr	r3, [r7, #0]
 800218c:	685b      	ldr	r3, [r3, #4]
 800218e:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002192:	2b00      	cmp	r3, #0
 8002194:	f000 80ac 	beq.w	80022f0 <HAL_GPIO_Init+0x2cc>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002198:	4b5e      	ldr	r3, [pc, #376]	@ (8002314 <HAL_GPIO_Init+0x2f0>)
 800219a:	699b      	ldr	r3, [r3, #24]
 800219c:	4a5d      	ldr	r2, [pc, #372]	@ (8002314 <HAL_GPIO_Init+0x2f0>)
 800219e:	f043 0301 	orr.w	r3, r3, #1
 80021a2:	6193      	str	r3, [r2, #24]
 80021a4:	4b5b      	ldr	r3, [pc, #364]	@ (8002314 <HAL_GPIO_Init+0x2f0>)
 80021a6:	699b      	ldr	r3, [r3, #24]
 80021a8:	f003 0301 	and.w	r3, r3, #1
 80021ac:	60bb      	str	r3, [r7, #8]
 80021ae:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80021b0:	4a59      	ldr	r2, [pc, #356]	@ (8002318 <HAL_GPIO_Init+0x2f4>)
 80021b2:	697b      	ldr	r3, [r7, #20]
 80021b4:	089b      	lsrs	r3, r3, #2
 80021b6:	3302      	adds	r3, #2
 80021b8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80021bc:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80021be:	697b      	ldr	r3, [r7, #20]
 80021c0:	f003 0303 	and.w	r3, r3, #3
 80021c4:	009b      	lsls	r3, r3, #2
 80021c6:	220f      	movs	r2, #15
 80021c8:	fa02 f303 	lsl.w	r3, r2, r3
 80021cc:	43db      	mvns	r3, r3
 80021ce:	693a      	ldr	r2, [r7, #16]
 80021d0:	4013      	ands	r3, r2
 80021d2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 80021da:	d025      	beq.n	8002228 <HAL_GPIO_Init+0x204>
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	4a4f      	ldr	r2, [pc, #316]	@ (800231c <HAL_GPIO_Init+0x2f8>)
 80021e0:	4293      	cmp	r3, r2
 80021e2:	d01f      	beq.n	8002224 <HAL_GPIO_Init+0x200>
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	4a4e      	ldr	r2, [pc, #312]	@ (8002320 <HAL_GPIO_Init+0x2fc>)
 80021e8:	4293      	cmp	r3, r2
 80021ea:	d019      	beq.n	8002220 <HAL_GPIO_Init+0x1fc>
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	4a4d      	ldr	r2, [pc, #308]	@ (8002324 <HAL_GPIO_Init+0x300>)
 80021f0:	4293      	cmp	r3, r2
 80021f2:	d013      	beq.n	800221c <HAL_GPIO_Init+0x1f8>
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	4a4c      	ldr	r2, [pc, #304]	@ (8002328 <HAL_GPIO_Init+0x304>)
 80021f8:	4293      	cmp	r3, r2
 80021fa:	d00d      	beq.n	8002218 <HAL_GPIO_Init+0x1f4>
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	4a4b      	ldr	r2, [pc, #300]	@ (800232c <HAL_GPIO_Init+0x308>)
 8002200:	4293      	cmp	r3, r2
 8002202:	d007      	beq.n	8002214 <HAL_GPIO_Init+0x1f0>
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	4a4a      	ldr	r2, [pc, #296]	@ (8002330 <HAL_GPIO_Init+0x30c>)
 8002208:	4293      	cmp	r3, r2
 800220a:	d101      	bne.n	8002210 <HAL_GPIO_Init+0x1ec>
 800220c:	2306      	movs	r3, #6
 800220e:	e00c      	b.n	800222a <HAL_GPIO_Init+0x206>
 8002210:	2307      	movs	r3, #7
 8002212:	e00a      	b.n	800222a <HAL_GPIO_Init+0x206>
 8002214:	2305      	movs	r3, #5
 8002216:	e008      	b.n	800222a <HAL_GPIO_Init+0x206>
 8002218:	2304      	movs	r3, #4
 800221a:	e006      	b.n	800222a <HAL_GPIO_Init+0x206>
 800221c:	2303      	movs	r3, #3
 800221e:	e004      	b.n	800222a <HAL_GPIO_Init+0x206>
 8002220:	2302      	movs	r3, #2
 8002222:	e002      	b.n	800222a <HAL_GPIO_Init+0x206>
 8002224:	2301      	movs	r3, #1
 8002226:	e000      	b.n	800222a <HAL_GPIO_Init+0x206>
 8002228:	2300      	movs	r3, #0
 800222a:	697a      	ldr	r2, [r7, #20]
 800222c:	f002 0203 	and.w	r2, r2, #3
 8002230:	0092      	lsls	r2, r2, #2
 8002232:	4093      	lsls	r3, r2
 8002234:	693a      	ldr	r2, [r7, #16]
 8002236:	4313      	orrs	r3, r2
 8002238:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 800223a:	4937      	ldr	r1, [pc, #220]	@ (8002318 <HAL_GPIO_Init+0x2f4>)
 800223c:	697b      	ldr	r3, [r7, #20]
 800223e:	089b      	lsrs	r3, r3, #2
 8002240:	3302      	adds	r3, #2
 8002242:	693a      	ldr	r2, [r7, #16]
 8002244:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002248:	4b3a      	ldr	r3, [pc, #232]	@ (8002334 <HAL_GPIO_Init+0x310>)
 800224a:	689b      	ldr	r3, [r3, #8]
 800224c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800224e:	68fb      	ldr	r3, [r7, #12]
 8002250:	43db      	mvns	r3, r3
 8002252:	693a      	ldr	r2, [r7, #16]
 8002254:	4013      	ands	r3, r2
 8002256:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8002258:	683b      	ldr	r3, [r7, #0]
 800225a:	685b      	ldr	r3, [r3, #4]
 800225c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002260:	2b00      	cmp	r3, #0
 8002262:	d003      	beq.n	800226c <HAL_GPIO_Init+0x248>
        {
          temp |= iocurrent;
 8002264:	693a      	ldr	r2, [r7, #16]
 8002266:	68fb      	ldr	r3, [r7, #12]
 8002268:	4313      	orrs	r3, r2
 800226a:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 800226c:	4a31      	ldr	r2, [pc, #196]	@ (8002334 <HAL_GPIO_Init+0x310>)
 800226e:	693b      	ldr	r3, [r7, #16]
 8002270:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002272:	4b30      	ldr	r3, [pc, #192]	@ (8002334 <HAL_GPIO_Init+0x310>)
 8002274:	68db      	ldr	r3, [r3, #12]
 8002276:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002278:	68fb      	ldr	r3, [r7, #12]
 800227a:	43db      	mvns	r3, r3
 800227c:	693a      	ldr	r2, [r7, #16]
 800227e:	4013      	ands	r3, r2
 8002280:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8002282:	683b      	ldr	r3, [r7, #0]
 8002284:	685b      	ldr	r3, [r3, #4]
 8002286:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800228a:	2b00      	cmp	r3, #0
 800228c:	d003      	beq.n	8002296 <HAL_GPIO_Init+0x272>
        {
          temp |= iocurrent;
 800228e:	693a      	ldr	r2, [r7, #16]
 8002290:	68fb      	ldr	r3, [r7, #12]
 8002292:	4313      	orrs	r3, r2
 8002294:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8002296:	4a27      	ldr	r2, [pc, #156]	@ (8002334 <HAL_GPIO_Init+0x310>)
 8002298:	693b      	ldr	r3, [r7, #16]
 800229a:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800229c:	4b25      	ldr	r3, [pc, #148]	@ (8002334 <HAL_GPIO_Init+0x310>)
 800229e:	685b      	ldr	r3, [r3, #4]
 80022a0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80022a2:	68fb      	ldr	r3, [r7, #12]
 80022a4:	43db      	mvns	r3, r3
 80022a6:	693a      	ldr	r2, [r7, #16]
 80022a8:	4013      	ands	r3, r2
 80022aa:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80022ac:	683b      	ldr	r3, [r7, #0]
 80022ae:	685b      	ldr	r3, [r3, #4]
 80022b0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80022b4:	2b00      	cmp	r3, #0
 80022b6:	d003      	beq.n	80022c0 <HAL_GPIO_Init+0x29c>
        {
          temp |= iocurrent;
 80022b8:	693a      	ldr	r2, [r7, #16]
 80022ba:	68fb      	ldr	r3, [r7, #12]
 80022bc:	4313      	orrs	r3, r2
 80022be:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 80022c0:	4a1c      	ldr	r2, [pc, #112]	@ (8002334 <HAL_GPIO_Init+0x310>)
 80022c2:	693b      	ldr	r3, [r7, #16]
 80022c4:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80022c6:	4b1b      	ldr	r3, [pc, #108]	@ (8002334 <HAL_GPIO_Init+0x310>)
 80022c8:	681b      	ldr	r3, [r3, #0]
 80022ca:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80022cc:	68fb      	ldr	r3, [r7, #12]
 80022ce:	43db      	mvns	r3, r3
 80022d0:	693a      	ldr	r2, [r7, #16]
 80022d2:	4013      	ands	r3, r2
 80022d4:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80022d6:	683b      	ldr	r3, [r7, #0]
 80022d8:	685b      	ldr	r3, [r3, #4]
 80022da:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80022de:	2b00      	cmp	r3, #0
 80022e0:	d003      	beq.n	80022ea <HAL_GPIO_Init+0x2c6>
        {
          temp |= iocurrent;
 80022e2:	693a      	ldr	r2, [r7, #16]
 80022e4:	68fb      	ldr	r3, [r7, #12]
 80022e6:	4313      	orrs	r3, r2
 80022e8:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 80022ea:	4a12      	ldr	r2, [pc, #72]	@ (8002334 <HAL_GPIO_Init+0x310>)
 80022ec:	693b      	ldr	r3, [r7, #16]
 80022ee:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 80022f0:	697b      	ldr	r3, [r7, #20]
 80022f2:	3301      	adds	r3, #1
 80022f4:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80022f6:	683b      	ldr	r3, [r7, #0]
 80022f8:	681a      	ldr	r2, [r3, #0]
 80022fa:	697b      	ldr	r3, [r7, #20]
 80022fc:	fa22 f303 	lsr.w	r3, r2, r3
 8002300:	2b00      	cmp	r3, #0
 8002302:	f47f ae97 	bne.w	8002034 <HAL_GPIO_Init+0x10>
  }
}
 8002306:	bf00      	nop
 8002308:	bf00      	nop
 800230a:	371c      	adds	r7, #28
 800230c:	46bd      	mov	sp, r7
 800230e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002312:	4770      	bx	lr
 8002314:	40021000 	.word	0x40021000
 8002318:	40010000 	.word	0x40010000
 800231c:	48000400 	.word	0x48000400
 8002320:	48000800 	.word	0x48000800
 8002324:	48000c00 	.word	0x48000c00
 8002328:	48001000 	.word	0x48001000
 800232c:	48001400 	.word	0x48001400
 8002330:	48001800 	.word	0x48001800
 8002334:	40010400 	.word	0x40010400

08002338 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002338:	b480      	push	{r7}
 800233a:	b083      	sub	sp, #12
 800233c:	af00      	add	r7, sp, #0
 800233e:	6078      	str	r0, [r7, #4]
 8002340:	460b      	mov	r3, r1
 8002342:	807b      	strh	r3, [r7, #2]
 8002344:	4613      	mov	r3, r2
 8002346:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002348:	787b      	ldrb	r3, [r7, #1]
 800234a:	2b00      	cmp	r3, #0
 800234c:	d003      	beq.n	8002356 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800234e:	887a      	ldrh	r2, [r7, #2]
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002354:	e002      	b.n	800235c <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8002356:	887a      	ldrh	r2, [r7, #2]
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	629a      	str	r2, [r3, #40]	@ 0x28
}
 800235c:	bf00      	nop
 800235e:	370c      	adds	r7, #12
 8002360:	46bd      	mov	sp, r7
 8002362:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002366:	4770      	bx	lr

08002368 <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..F) to select the GPIO peripheral for STM32F3 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002368:	b480      	push	{r7}
 800236a:	b085      	sub	sp, #20
 800236c:	af00      	add	r7, sp, #0
 800236e:	6078      	str	r0, [r7, #4]
 8002370:	460b      	mov	r3, r1
 8002372:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	695b      	ldr	r3, [r3, #20]
 8002378:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800237a:	887a      	ldrh	r2, [r7, #2]
 800237c:	68fb      	ldr	r3, [r7, #12]
 800237e:	4013      	ands	r3, r2
 8002380:	041a      	lsls	r2, r3, #16
 8002382:	68fb      	ldr	r3, [r7, #12]
 8002384:	43d9      	mvns	r1, r3
 8002386:	887b      	ldrh	r3, [r7, #2]
 8002388:	400b      	ands	r3, r1
 800238a:	431a      	orrs	r2, r3
 800238c:	687b      	ldr	r3, [r7, #4]
 800238e:	619a      	str	r2, [r3, #24]
}
 8002390:	bf00      	nop
 8002392:	3714      	adds	r7, #20
 8002394:	46bd      	mov	sp, r7
 8002396:	f85d 7b04 	ldr.w	r7, [sp], #4
 800239a:	4770      	bx	lr

0800239c <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 800239c:	b580      	push	{r7, lr}
 800239e:	b084      	sub	sp, #16
 80023a0:	af00      	add	r7, sp, #0
 80023a2:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	2b00      	cmp	r3, #0
 80023a8:	d101      	bne.n	80023ae <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 80023aa:	2301      	movs	r3, #1
 80023ac:	e0b9      	b.n	8002522 <HAL_PCD_Init+0x186>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	f893 3291 	ldrb.w	r3, [r3, #657]	@ 0x291
 80023b4:	b2db      	uxtb	r3, r3
 80023b6:	2b00      	cmp	r3, #0
 80023b8:	d106      	bne.n	80023c8 <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 80023ba:	687b      	ldr	r3, [r7, #4]
 80023bc:	2200      	movs	r2, #0
 80023be:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 80023c2:	6878      	ldr	r0, [r7, #4]
 80023c4:	f008 feb8 	bl	800b138 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 80023c8:	687b      	ldr	r3, [r7, #4]
 80023ca:	2203      	movs	r2, #3
 80023cc:	f883 2291 	strb.w	r2, [r3, #657]	@ 0x291

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	681b      	ldr	r3, [r3, #0]
 80023d4:	4618      	mov	r0, r3
 80023d6:	f004 fde3 	bl	8006fa0 <USB_DisableGlobalInt>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80023da:	2300      	movs	r3, #0
 80023dc:	73fb      	strb	r3, [r7, #15]
 80023de:	e03e      	b.n	800245e <HAL_PCD_Init+0xc2>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 80023e0:	7bfa      	ldrb	r2, [r7, #15]
 80023e2:	6879      	ldr	r1, [r7, #4]
 80023e4:	4613      	mov	r3, r2
 80023e6:	009b      	lsls	r3, r3, #2
 80023e8:	4413      	add	r3, r2
 80023ea:	00db      	lsls	r3, r3, #3
 80023ec:	440b      	add	r3, r1
 80023ee:	3311      	adds	r3, #17
 80023f0:	2201      	movs	r2, #1
 80023f2:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 80023f4:	7bfa      	ldrb	r2, [r7, #15]
 80023f6:	6879      	ldr	r1, [r7, #4]
 80023f8:	4613      	mov	r3, r2
 80023fa:	009b      	lsls	r3, r3, #2
 80023fc:	4413      	add	r3, r2
 80023fe:	00db      	lsls	r3, r3, #3
 8002400:	440b      	add	r3, r1
 8002402:	3310      	adds	r3, #16
 8002404:	7bfa      	ldrb	r2, [r7, #15]
 8002406:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8002408:	7bfa      	ldrb	r2, [r7, #15]
 800240a:	6879      	ldr	r1, [r7, #4]
 800240c:	4613      	mov	r3, r2
 800240e:	009b      	lsls	r3, r3, #2
 8002410:	4413      	add	r3, r2
 8002412:	00db      	lsls	r3, r3, #3
 8002414:	440b      	add	r3, r1
 8002416:	3313      	adds	r3, #19
 8002418:	2200      	movs	r2, #0
 800241a:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 800241c:	7bfa      	ldrb	r2, [r7, #15]
 800241e:	6879      	ldr	r1, [r7, #4]
 8002420:	4613      	mov	r3, r2
 8002422:	009b      	lsls	r3, r3, #2
 8002424:	4413      	add	r3, r2
 8002426:	00db      	lsls	r3, r3, #3
 8002428:	440b      	add	r3, r1
 800242a:	3320      	adds	r3, #32
 800242c:	2200      	movs	r2, #0
 800242e:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8002430:	7bfa      	ldrb	r2, [r7, #15]
 8002432:	6879      	ldr	r1, [r7, #4]
 8002434:	4613      	mov	r3, r2
 8002436:	009b      	lsls	r3, r3, #2
 8002438:	4413      	add	r3, r2
 800243a:	00db      	lsls	r3, r3, #3
 800243c:	440b      	add	r3, r1
 800243e:	3324      	adds	r3, #36	@ 0x24
 8002440:	2200      	movs	r2, #0
 8002442:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8002444:	7bfb      	ldrb	r3, [r7, #15]
 8002446:	6879      	ldr	r1, [r7, #4]
 8002448:	1c5a      	adds	r2, r3, #1
 800244a:	4613      	mov	r3, r2
 800244c:	009b      	lsls	r3, r3, #2
 800244e:	4413      	add	r3, r2
 8002450:	00db      	lsls	r3, r3, #3
 8002452:	440b      	add	r3, r1
 8002454:	2200      	movs	r2, #0
 8002456:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002458:	7bfb      	ldrb	r3, [r7, #15]
 800245a:	3301      	adds	r3, #1
 800245c:	73fb      	strb	r3, [r7, #15]
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	791b      	ldrb	r3, [r3, #4]
 8002462:	7bfa      	ldrb	r2, [r7, #15]
 8002464:	429a      	cmp	r2, r3
 8002466:	d3bb      	bcc.n	80023e0 <HAL_PCD_Init+0x44>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002468:	2300      	movs	r3, #0
 800246a:	73fb      	strb	r3, [r7, #15]
 800246c:	e044      	b.n	80024f8 <HAL_PCD_Init+0x15c>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 800246e:	7bfa      	ldrb	r2, [r7, #15]
 8002470:	6879      	ldr	r1, [r7, #4]
 8002472:	4613      	mov	r3, r2
 8002474:	009b      	lsls	r3, r3, #2
 8002476:	4413      	add	r3, r2
 8002478:	00db      	lsls	r3, r3, #3
 800247a:	440b      	add	r3, r1
 800247c:	f203 1351 	addw	r3, r3, #337	@ 0x151
 8002480:	2200      	movs	r2, #0
 8002482:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8002484:	7bfa      	ldrb	r2, [r7, #15]
 8002486:	6879      	ldr	r1, [r7, #4]
 8002488:	4613      	mov	r3, r2
 800248a:	009b      	lsls	r3, r3, #2
 800248c:	4413      	add	r3, r2
 800248e:	00db      	lsls	r3, r3, #3
 8002490:	440b      	add	r3, r1
 8002492:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8002496:	7bfa      	ldrb	r2, [r7, #15]
 8002498:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 800249a:	7bfa      	ldrb	r2, [r7, #15]
 800249c:	6879      	ldr	r1, [r7, #4]
 800249e:	4613      	mov	r3, r2
 80024a0:	009b      	lsls	r3, r3, #2
 80024a2:	4413      	add	r3, r2
 80024a4:	00db      	lsls	r3, r3, #3
 80024a6:	440b      	add	r3, r1
 80024a8:	f203 1353 	addw	r3, r3, #339	@ 0x153
 80024ac:	2200      	movs	r2, #0
 80024ae:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 80024b0:	7bfa      	ldrb	r2, [r7, #15]
 80024b2:	6879      	ldr	r1, [r7, #4]
 80024b4:	4613      	mov	r3, r2
 80024b6:	009b      	lsls	r3, r3, #2
 80024b8:	4413      	add	r3, r2
 80024ba:	00db      	lsls	r3, r3, #3
 80024bc:	440b      	add	r3, r1
 80024be:	f503 73b0 	add.w	r3, r3, #352	@ 0x160
 80024c2:	2200      	movs	r2, #0
 80024c4:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 80024c6:	7bfa      	ldrb	r2, [r7, #15]
 80024c8:	6879      	ldr	r1, [r7, #4]
 80024ca:	4613      	mov	r3, r2
 80024cc:	009b      	lsls	r3, r3, #2
 80024ce:	4413      	add	r3, r2
 80024d0:	00db      	lsls	r3, r3, #3
 80024d2:	440b      	add	r3, r1
 80024d4:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 80024d8:	2200      	movs	r2, #0
 80024da:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 80024dc:	7bfa      	ldrb	r2, [r7, #15]
 80024de:	6879      	ldr	r1, [r7, #4]
 80024e0:	4613      	mov	r3, r2
 80024e2:	009b      	lsls	r3, r3, #2
 80024e4:	4413      	add	r3, r2
 80024e6:	00db      	lsls	r3, r3, #3
 80024e8:	440b      	add	r3, r1
 80024ea:	f503 73b4 	add.w	r3, r3, #360	@ 0x168
 80024ee:	2200      	movs	r2, #0
 80024f0:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80024f2:	7bfb      	ldrb	r3, [r7, #15]
 80024f4:	3301      	adds	r3, #1
 80024f6:	73fb      	strb	r3, [r7, #15]
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	791b      	ldrb	r3, [r3, #4]
 80024fc:	7bfa      	ldrb	r2, [r7, #15]
 80024fe:	429a      	cmp	r2, r3
 8002500:	d3b5      	bcc.n	800246e <HAL_PCD_Init+0xd2>
  }

  /* Init Device */
  (void)USB_DevInit(hpcd->Instance, hpcd->Init);
 8002502:	687b      	ldr	r3, [r7, #4]
 8002504:	6818      	ldr	r0, [r3, #0]
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	3304      	adds	r3, #4
 800250a:	e893 0006 	ldmia.w	r3, {r1, r2}
 800250e:	f004 fd62 	bl	8006fd6 <USB_DevInit>

  hpcd->USB_Address = 0U;
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	2200      	movs	r2, #0
 8002516:	731a      	strb	r2, [r3, #12]
  hpcd->State = HAL_PCD_STATE_READY;
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	2201      	movs	r2, #1
 800251c:	f883 2291 	strb.w	r2, [r3, #657]	@ 0x291
  return HAL_OK;
 8002520:	2300      	movs	r3, #0
}
 8002522:	4618      	mov	r0, r3
 8002524:	3710      	adds	r7, #16
 8002526:	46bd      	mov	sp, r7
 8002528:	bd80      	pop	{r7, pc}

0800252a <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 800252a:	b580      	push	{r7, lr}
 800252c:	b082      	sub	sp, #8
 800252e:	af00      	add	r7, sp, #0
 8002530:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hpcd);
 8002532:	687b      	ldr	r3, [r7, #4]
 8002534:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 8002538:	2b01      	cmp	r3, #1
 800253a:	d101      	bne.n	8002540 <HAL_PCD_Start+0x16>
 800253c:	2302      	movs	r3, #2
 800253e:	e016      	b.n	800256e <HAL_PCD_Start+0x44>
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	2201      	movs	r2, #1
 8002544:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  __HAL_PCD_ENABLE(hpcd);
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	681b      	ldr	r3, [r3, #0]
 800254c:	4618      	mov	r0, r3
 800254e:	f004 fd10 	bl	8006f72 <USB_EnableGlobalInt>

  HAL_PCDEx_SetConnectionState(hpcd, 1U);
 8002552:	2101      	movs	r1, #1
 8002554:	6878      	ldr	r0, [r7, #4]
 8002556:	f009 f867 	bl	800b628 <HAL_PCDEx_SetConnectionState>

  (void)USB_DevConnect(hpcd->Instance);
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	681b      	ldr	r3, [r3, #0]
 800255e:	4618      	mov	r0, r3
 8002560:	f006 ffce 	bl	8009500 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	2200      	movs	r2, #0
 8002568:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 800256c:	2300      	movs	r3, #0
}
 800256e:	4618      	mov	r0, r3
 8002570:	3708      	adds	r7, #8
 8002572:	46bd      	mov	sp, r7
 8002574:	bd80      	pop	{r7, pc}

08002576 <HAL_PCD_IRQHandler>:
  * @brief  This function handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8002576:	b580      	push	{r7, lr}
 8002578:	b084      	sub	sp, #16
 800257a:	af00      	add	r7, sp, #0
 800257c:	6078      	str	r0, [r7, #4]
  uint32_t wIstr = USB_ReadInterrupts(hpcd->Instance);
 800257e:	687b      	ldr	r3, [r7, #4]
 8002580:	681b      	ldr	r3, [r3, #0]
 8002582:	4618      	mov	r0, r3
 8002584:	f006 ffc7 	bl	8009516 <USB_ReadInterrupts>
 8002588:	60f8      	str	r0, [r7, #12]

  if ((wIstr & USB_ISTR_CTR) == USB_ISTR_CTR)
 800258a:	68fb      	ldr	r3, [r7, #12]
 800258c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002590:	2b00      	cmp	r3, #0
 8002592:	d003      	beq.n	800259c <HAL_PCD_IRQHandler+0x26>
  {
    /* servicing of the endpoint correct transfer interrupt */
    /* clear of the CTR flag into the sub */
    (void)PCD_EP_ISR_Handler(hpcd);
 8002594:	6878      	ldr	r0, [r7, #4]
 8002596:	f000 fab1 	bl	8002afc <PCD_EP_ISR_Handler>

    return;
 800259a:	e0bd      	b.n	8002718 <HAL_PCD_IRQHandler+0x1a2>
  }

  if ((wIstr & USB_ISTR_RESET) == USB_ISTR_RESET)
 800259c:	68fb      	ldr	r3, [r7, #12]
 800259e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80025a2:	2b00      	cmp	r3, #0
 80025a4:	d013      	beq.n	80025ce <HAL_PCD_IRQHandler+0x58>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 80025a6:	687b      	ldr	r3, [r7, #4]
 80025a8:	681b      	ldr	r3, [r3, #0]
 80025aa:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 80025ae:	b29a      	uxth	r2, r3
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	681b      	ldr	r3, [r3, #0]
 80025b4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80025b8:	b292      	uxth	r2, r2
 80025ba:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResetCallback(hpcd);
#else
    HAL_PCD_ResetCallback(hpcd);
 80025be:	6878      	ldr	r0, [r7, #4]
 80025c0:	f008 fe35 	bl	800b22e <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    (void)HAL_PCD_SetAddress(hpcd, 0U);
 80025c4:	2100      	movs	r1, #0
 80025c6:	6878      	ldr	r0, [r7, #4]
 80025c8:	f000 f8a9 	bl	800271e <HAL_PCD_SetAddress>

    return;
 80025cc:	e0a4      	b.n	8002718 <HAL_PCD_IRQHandler+0x1a2>
  }

  if ((wIstr & USB_ISTR_PMAOVR) == USB_ISTR_PMAOVR)
 80025ce:	68fb      	ldr	r3, [r7, #12]
 80025d0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80025d4:	2b00      	cmp	r3, #0
 80025d6:	d00c      	beq.n	80025f2 <HAL_PCD_IRQHandler+0x7c>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_PMAOVR);
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	681b      	ldr	r3, [r3, #0]
 80025dc:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 80025e0:	b29a      	uxth	r2, r3
 80025e2:	687b      	ldr	r3, [r7, #4]
 80025e4:	681b      	ldr	r3, [r3, #0]
 80025e6:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 80025ea:	b292      	uxth	r2, r2
 80025ec:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 80025f0:	e092      	b.n	8002718 <HAL_PCD_IRQHandler+0x1a2>
  }

  if ((wIstr & USB_ISTR_ERR) == USB_ISTR_ERR)
 80025f2:	68fb      	ldr	r3, [r7, #12]
 80025f4:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80025f8:	2b00      	cmp	r3, #0
 80025fa:	d00c      	beq.n	8002616 <HAL_PCD_IRQHandler+0xa0>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ERR);
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	681b      	ldr	r3, [r3, #0]
 8002600:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8002604:	b29a      	uxth	r2, r3
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	681b      	ldr	r3, [r3, #0]
 800260a:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800260e:	b292      	uxth	r2, r2
 8002610:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 8002614:	e080      	b.n	8002718 <HAL_PCD_IRQHandler+0x1a2>
  }

  if ((wIstr & USB_ISTR_WKUP) == USB_ISTR_WKUP)
 8002616:	68fb      	ldr	r3, [r7, #12]
 8002618:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800261c:	2b00      	cmp	r3, #0
 800261e:	d027      	beq.n	8002670 <HAL_PCD_IRQHandler+0xfa>
  {
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_LPMODE);
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	681b      	ldr	r3, [r3, #0]
 8002624:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8002628:	b29a      	uxth	r2, r3
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	681b      	ldr	r3, [r3, #0]
 800262e:	f022 0204 	bic.w	r2, r2, #4
 8002632:	b292      	uxth	r2, r2
 8002634:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_FSUSP);
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	681b      	ldr	r3, [r3, #0]
 800263c:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8002640:	b29a      	uxth	r2, r3
 8002642:	687b      	ldr	r3, [r7, #4]
 8002644:	681b      	ldr	r3, [r3, #0]
 8002646:	f022 0208 	bic.w	r2, r2, #8
 800264a:	b292      	uxth	r2, r2
 800264c:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResumeCallback(hpcd);
#else
    HAL_PCD_ResumeCallback(hpcd);
 8002650:	6878      	ldr	r0, [r7, #4]
 8002652:	f008 fe25 	bl	800b2a0 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_WKUP);
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	681b      	ldr	r3, [r3, #0]
 800265a:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800265e:	b29a      	uxth	r2, r3
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	681b      	ldr	r3, [r3, #0]
 8002664:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8002668:	b292      	uxth	r2, r2
 800266a:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 800266e:	e053      	b.n	8002718 <HAL_PCD_IRQHandler+0x1a2>
  }

  if ((wIstr & USB_ISTR_SUSP) == USB_ISTR_SUSP)
 8002670:	68fb      	ldr	r3, [r7, #12]
 8002672:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002676:	2b00      	cmp	r3, #0
 8002678:	d027      	beq.n	80026ca <HAL_PCD_IRQHandler+0x154>
  {
    /* Force low-power mode in the macrocell */
    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_FSUSP;
 800267a:	687b      	ldr	r3, [r7, #4]
 800267c:	681b      	ldr	r3, [r3, #0]
 800267e:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8002682:	b29a      	uxth	r2, r3
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	681b      	ldr	r3, [r3, #0]
 8002688:	f042 0208 	orr.w	r2, r2, #8
 800268c:	b292      	uxth	r2, r2
 800268e:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

    /* clear of the ISTR bit must be done after setting of CNTR_FSUSP */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SUSP);
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	681b      	ldr	r3, [r3, #0]
 8002696:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800269a:	b29a      	uxth	r2, r3
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	681b      	ldr	r3, [r3, #0]
 80026a0:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80026a4:	b292      	uxth	r2, r2
 80026a6:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_LPMODE;
 80026aa:	687b      	ldr	r3, [r7, #4]
 80026ac:	681b      	ldr	r3, [r3, #0]
 80026ae:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 80026b2:	b29a      	uxth	r2, r3
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	681b      	ldr	r3, [r3, #0]
 80026b8:	f042 0204 	orr.w	r2, r2, #4
 80026bc:	b292      	uxth	r2, r2
 80026be:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SuspendCallback(hpcd);
#else
    HAL_PCD_SuspendCallback(hpcd);
 80026c2:	6878      	ldr	r0, [r7, #4]
 80026c4:	f008 fdd2 	bl	800b26c <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    return;
 80026c8:	e026      	b.n	8002718 <HAL_PCD_IRQHandler+0x1a2>
  }

  if ((wIstr & USB_ISTR_SOF) == USB_ISTR_SOF)
 80026ca:	68fb      	ldr	r3, [r7, #12]
 80026cc:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80026d0:	2b00      	cmp	r3, #0
 80026d2:	d00f      	beq.n	80026f4 <HAL_PCD_IRQHandler+0x17e>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SOF);
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	681b      	ldr	r3, [r3, #0]
 80026d8:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 80026dc:	b29a      	uxth	r2, r3
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	681b      	ldr	r3, [r3, #0]
 80026e2:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 80026e6:	b292      	uxth	r2, r2
 80026e8:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SOFCallback(hpcd);
#else
    HAL_PCD_SOFCallback(hpcd);
 80026ec:	6878      	ldr	r0, [r7, #4]
 80026ee:	f008 fd90 	bl	800b212 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    return;
 80026f2:	e011      	b.n	8002718 <HAL_PCD_IRQHandler+0x1a2>
  }

  if ((wIstr & USB_ISTR_ESOF) == USB_ISTR_ESOF)
 80026f4:	68fb      	ldr	r3, [r7, #12]
 80026f6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80026fa:	2b00      	cmp	r3, #0
 80026fc:	d00c      	beq.n	8002718 <HAL_PCD_IRQHandler+0x1a2>
  {
    /* clear ESOF flag in ISTR */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ESOF);
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	681b      	ldr	r3, [r3, #0]
 8002702:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8002706:	b29a      	uxth	r2, r3
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	681b      	ldr	r3, [r3, #0]
 800270c:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002710:	b292      	uxth	r2, r2
 8002712:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 8002716:	bf00      	nop
  }
}
 8002718:	3710      	adds	r7, #16
 800271a:	46bd      	mov	sp, r7
 800271c:	bd80      	pop	{r7, pc}

0800271e <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 800271e:	b580      	push	{r7, lr}
 8002720:	b082      	sub	sp, #8
 8002722:	af00      	add	r7, sp, #0
 8002724:	6078      	str	r0, [r7, #4]
 8002726:	460b      	mov	r3, r1
 8002728:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 800272a:	687b      	ldr	r3, [r7, #4]
 800272c:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 8002730:	2b01      	cmp	r3, #1
 8002732:	d101      	bne.n	8002738 <HAL_PCD_SetAddress+0x1a>
 8002734:	2302      	movs	r3, #2
 8002736:	e012      	b.n	800275e <HAL_PCD_SetAddress+0x40>
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	2201      	movs	r2, #1
 800273c:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  hpcd->USB_Address = address;
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	78fa      	ldrb	r2, [r7, #3]
 8002744:	731a      	strb	r2, [r3, #12]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	681b      	ldr	r3, [r3, #0]
 800274a:	78fa      	ldrb	r2, [r7, #3]
 800274c:	4611      	mov	r1, r2
 800274e:	4618      	mov	r0, r3
 8002750:	f006 fec2 	bl	80094d8 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	2200      	movs	r2, #0
 8002758:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 800275c:	2300      	movs	r3, #0
}
 800275e:	4618      	mov	r0, r3
 8002760:	3708      	adds	r7, #8
 8002762:	46bd      	mov	sp, r7
 8002764:	bd80      	pop	{r7, pc}

08002766 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8002766:	b580      	push	{r7, lr}
 8002768:	b084      	sub	sp, #16
 800276a:	af00      	add	r7, sp, #0
 800276c:	6078      	str	r0, [r7, #4]
 800276e:	4608      	mov	r0, r1
 8002770:	4611      	mov	r1, r2
 8002772:	461a      	mov	r2, r3
 8002774:	4603      	mov	r3, r0
 8002776:	70fb      	strb	r3, [r7, #3]
 8002778:	460b      	mov	r3, r1
 800277a:	803b      	strh	r3, [r7, #0]
 800277c:	4613      	mov	r3, r2
 800277e:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 8002780:	2300      	movs	r3, #0
 8002782:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8002784:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002788:	2b00      	cmp	r3, #0
 800278a:	da0e      	bge.n	80027aa <HAL_PCD_EP_Open+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800278c:	78fb      	ldrb	r3, [r7, #3]
 800278e:	f003 0207 	and.w	r2, r3, #7
 8002792:	4613      	mov	r3, r2
 8002794:	009b      	lsls	r3, r3, #2
 8002796:	4413      	add	r3, r2
 8002798:	00db      	lsls	r3, r3, #3
 800279a:	3310      	adds	r3, #16
 800279c:	687a      	ldr	r2, [r7, #4]
 800279e:	4413      	add	r3, r2
 80027a0:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80027a2:	68fb      	ldr	r3, [r7, #12]
 80027a4:	2201      	movs	r2, #1
 80027a6:	705a      	strb	r2, [r3, #1]
 80027a8:	e00e      	b.n	80027c8 <HAL_PCD_EP_Open+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80027aa:	78fb      	ldrb	r3, [r7, #3]
 80027ac:	f003 0207 	and.w	r2, r3, #7
 80027b0:	4613      	mov	r3, r2
 80027b2:	009b      	lsls	r3, r3, #2
 80027b4:	4413      	add	r3, r2
 80027b6:	00db      	lsls	r3, r3, #3
 80027b8:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 80027bc:	687a      	ldr	r2, [r7, #4]
 80027be:	4413      	add	r3, r2
 80027c0:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80027c2:	68fb      	ldr	r3, [r7, #12]
 80027c4:	2200      	movs	r2, #0
 80027c6:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 80027c8:	78fb      	ldrb	r3, [r7, #3]
 80027ca:	f003 0307 	and.w	r3, r3, #7
 80027ce:	b2da      	uxtb	r2, r3
 80027d0:	68fb      	ldr	r3, [r7, #12]
 80027d2:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 80027d4:	883a      	ldrh	r2, [r7, #0]
 80027d6:	68fb      	ldr	r3, [r7, #12]
 80027d8:	611a      	str	r2, [r3, #16]
  ep->type = ep_type;
 80027da:	68fb      	ldr	r3, [r7, #12]
 80027dc:	78ba      	ldrb	r2, [r7, #2]
 80027de:	70da      	strb	r2, [r3, #3]

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 80027e0:	78bb      	ldrb	r3, [r7, #2]
 80027e2:	2b02      	cmp	r3, #2
 80027e4:	d102      	bne.n	80027ec <HAL_PCD_EP_Open+0x86>
  {
    ep->data_pid_start = 0U;
 80027e6:	68fb      	ldr	r3, [r7, #12]
 80027e8:	2200      	movs	r2, #0
 80027ea:	711a      	strb	r2, [r3, #4]
  }

  __HAL_LOCK(hpcd);
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 80027f2:	2b01      	cmp	r3, #1
 80027f4:	d101      	bne.n	80027fa <HAL_PCD_EP_Open+0x94>
 80027f6:	2302      	movs	r3, #2
 80027f8:	e00e      	b.n	8002818 <HAL_PCD_EP_Open+0xb2>
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	2201      	movs	r2, #1
 80027fe:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8002802:	687b      	ldr	r3, [r7, #4]
 8002804:	681b      	ldr	r3, [r3, #0]
 8002806:	68f9      	ldr	r1, [r7, #12]
 8002808:	4618      	mov	r0, r3
 800280a:	f004 fc03 	bl	8007014 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 800280e:	687b      	ldr	r3, [r7, #4]
 8002810:	2200      	movs	r2, #0
 8002812:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return ret;
 8002816:	7afb      	ldrb	r3, [r7, #11]
}
 8002818:	4618      	mov	r0, r3
 800281a:	3710      	adds	r7, #16
 800281c:	46bd      	mov	sp, r7
 800281e:	bd80      	pop	{r7, pc}

08002820 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8002820:	b580      	push	{r7, lr}
 8002822:	b084      	sub	sp, #16
 8002824:	af00      	add	r7, sp, #0
 8002826:	6078      	str	r0, [r7, #4]
 8002828:	460b      	mov	r3, r1
 800282a:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 800282c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002830:	2b00      	cmp	r3, #0
 8002832:	da0e      	bge.n	8002852 <HAL_PCD_EP_Close+0x32>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002834:	78fb      	ldrb	r3, [r7, #3]
 8002836:	f003 0207 	and.w	r2, r3, #7
 800283a:	4613      	mov	r3, r2
 800283c:	009b      	lsls	r3, r3, #2
 800283e:	4413      	add	r3, r2
 8002840:	00db      	lsls	r3, r3, #3
 8002842:	3310      	adds	r3, #16
 8002844:	687a      	ldr	r2, [r7, #4]
 8002846:	4413      	add	r3, r2
 8002848:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800284a:	68fb      	ldr	r3, [r7, #12]
 800284c:	2201      	movs	r2, #1
 800284e:	705a      	strb	r2, [r3, #1]
 8002850:	e00e      	b.n	8002870 <HAL_PCD_EP_Close+0x50>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8002852:	78fb      	ldrb	r3, [r7, #3]
 8002854:	f003 0207 	and.w	r2, r3, #7
 8002858:	4613      	mov	r3, r2
 800285a:	009b      	lsls	r3, r3, #2
 800285c:	4413      	add	r3, r2
 800285e:	00db      	lsls	r3, r3, #3
 8002860:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8002864:	687a      	ldr	r2, [r7, #4]
 8002866:	4413      	add	r3, r2
 8002868:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800286a:	68fb      	ldr	r3, [r7, #12]
 800286c:	2200      	movs	r2, #0
 800286e:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 8002870:	78fb      	ldrb	r3, [r7, #3]
 8002872:	f003 0307 	and.w	r3, r3, #7
 8002876:	b2da      	uxtb	r2, r3
 8002878:	68fb      	ldr	r3, [r7, #12]
 800287a:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 8002882:	2b01      	cmp	r3, #1
 8002884:	d101      	bne.n	800288a <HAL_PCD_EP_Close+0x6a>
 8002886:	2302      	movs	r3, #2
 8002888:	e00e      	b.n	80028a8 <HAL_PCD_EP_Close+0x88>
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	2201      	movs	r2, #1
 800288e:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	681b      	ldr	r3, [r3, #0]
 8002896:	68f9      	ldr	r1, [r7, #12]
 8002898:	4618      	mov	r0, r3
 800289a:	f004 ff7f 	bl	800779c <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	2200      	movs	r2, #0
 80028a2:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  return HAL_OK;
 80028a6:	2300      	movs	r3, #0
}
 80028a8:	4618      	mov	r0, r3
 80028aa:	3710      	adds	r7, #16
 80028ac:	46bd      	mov	sp, r7
 80028ae:	bd80      	pop	{r7, pc}

080028b0 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 80028b0:	b580      	push	{r7, lr}
 80028b2:	b086      	sub	sp, #24
 80028b4:	af00      	add	r7, sp, #0
 80028b6:	60f8      	str	r0, [r7, #12]
 80028b8:	607a      	str	r2, [r7, #4]
 80028ba:	603b      	str	r3, [r7, #0]
 80028bc:	460b      	mov	r3, r1
 80028be:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80028c0:	7afb      	ldrb	r3, [r7, #11]
 80028c2:	f003 0207 	and.w	r2, r3, #7
 80028c6:	4613      	mov	r3, r2
 80028c8:	009b      	lsls	r3, r3, #2
 80028ca:	4413      	add	r3, r2
 80028cc:	00db      	lsls	r3, r3, #3
 80028ce:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 80028d2:	68fa      	ldr	r2, [r7, #12]
 80028d4:	4413      	add	r3, r2
 80028d6:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 80028d8:	697b      	ldr	r3, [r7, #20]
 80028da:	687a      	ldr	r2, [r7, #4]
 80028dc:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 80028de:	697b      	ldr	r3, [r7, #20]
 80028e0:	683a      	ldr	r2, [r7, #0]
 80028e2:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 80028e4:	697b      	ldr	r3, [r7, #20]
 80028e6:	2200      	movs	r2, #0
 80028e8:	61da      	str	r2, [r3, #28]
  ep->is_in = 0U;
 80028ea:	697b      	ldr	r3, [r7, #20]
 80028ec:	2200      	movs	r2, #0
 80028ee:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 80028f0:	7afb      	ldrb	r3, [r7, #11]
 80028f2:	f003 0307 	and.w	r3, r3, #7
 80028f6:	b2da      	uxtb	r2, r3
 80028f8:	697b      	ldr	r3, [r7, #20]
 80028fa:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 80028fc:	68fb      	ldr	r3, [r7, #12]
 80028fe:	681b      	ldr	r3, [r3, #0]
 8002900:	6979      	ldr	r1, [r7, #20]
 8002902:	4618      	mov	r0, r3
 8002904:	f005 f937 	bl	8007b76 <USB_EPStartXfer>

  return HAL_OK;
 8002908:	2300      	movs	r3, #0
}
 800290a:	4618      	mov	r0, r3
 800290c:	3718      	adds	r7, #24
 800290e:	46bd      	mov	sp, r7
 8002910:	bd80      	pop	{r7, pc}

08002912 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 8002912:	b480      	push	{r7}
 8002914:	b083      	sub	sp, #12
 8002916:	af00      	add	r7, sp, #0
 8002918:	6078      	str	r0, [r7, #4]
 800291a:	460b      	mov	r3, r1
 800291c:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 800291e:	78fb      	ldrb	r3, [r7, #3]
 8002920:	f003 0207 	and.w	r2, r3, #7
 8002924:	6879      	ldr	r1, [r7, #4]
 8002926:	4613      	mov	r3, r2
 8002928:	009b      	lsls	r3, r3, #2
 800292a:	4413      	add	r3, r2
 800292c:	00db      	lsls	r3, r3, #3
 800292e:	440b      	add	r3, r1
 8002930:	f503 73b6 	add.w	r3, r3, #364	@ 0x16c
 8002934:	681b      	ldr	r3, [r3, #0]
}
 8002936:	4618      	mov	r0, r3
 8002938:	370c      	adds	r7, #12
 800293a:	46bd      	mov	sp, r7
 800293c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002940:	4770      	bx	lr

08002942 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8002942:	b580      	push	{r7, lr}
 8002944:	b086      	sub	sp, #24
 8002946:	af00      	add	r7, sp, #0
 8002948:	60f8      	str	r0, [r7, #12]
 800294a:	607a      	str	r2, [r7, #4]
 800294c:	603b      	str	r3, [r7, #0]
 800294e:	460b      	mov	r3, r1
 8002950:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002952:	7afb      	ldrb	r3, [r7, #11]
 8002954:	f003 0207 	and.w	r2, r3, #7
 8002958:	4613      	mov	r3, r2
 800295a:	009b      	lsls	r3, r3, #2
 800295c:	4413      	add	r3, r2
 800295e:	00db      	lsls	r3, r3, #3
 8002960:	3310      	adds	r3, #16
 8002962:	68fa      	ldr	r2, [r7, #12]
 8002964:	4413      	add	r3, r2
 8002966:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8002968:	697b      	ldr	r3, [r7, #20]
 800296a:	687a      	ldr	r2, [r7, #4]
 800296c:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 800296e:	697b      	ldr	r3, [r7, #20]
 8002970:	683a      	ldr	r2, [r7, #0]
 8002972:	619a      	str	r2, [r3, #24]
  ep->xfer_fill_db = 1U;
 8002974:	697b      	ldr	r3, [r7, #20]
 8002976:	2201      	movs	r2, #1
 8002978:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  ep->xfer_len_db = len;
 800297c:	697b      	ldr	r3, [r7, #20]
 800297e:	683a      	ldr	r2, [r7, #0]
 8002980:	621a      	str	r2, [r3, #32]
  ep->xfer_count = 0U;
 8002982:	697b      	ldr	r3, [r7, #20]
 8002984:	2200      	movs	r2, #0
 8002986:	61da      	str	r2, [r3, #28]
  ep->is_in = 1U;
 8002988:	697b      	ldr	r3, [r7, #20]
 800298a:	2201      	movs	r2, #1
 800298c:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 800298e:	7afb      	ldrb	r3, [r7, #11]
 8002990:	f003 0307 	and.w	r3, r3, #7
 8002994:	b2da      	uxtb	r2, r3
 8002996:	697b      	ldr	r3, [r7, #20]
 8002998:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 800299a:	68fb      	ldr	r3, [r7, #12]
 800299c:	681b      	ldr	r3, [r3, #0]
 800299e:	6979      	ldr	r1, [r7, #20]
 80029a0:	4618      	mov	r0, r3
 80029a2:	f005 f8e8 	bl	8007b76 <USB_EPStartXfer>

  return HAL_OK;
 80029a6:	2300      	movs	r3, #0
}
 80029a8:	4618      	mov	r0, r3
 80029aa:	3718      	adds	r7, #24
 80029ac:	46bd      	mov	sp, r7
 80029ae:	bd80      	pop	{r7, pc}

080029b0 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80029b0:	b580      	push	{r7, lr}
 80029b2:	b084      	sub	sp, #16
 80029b4:	af00      	add	r7, sp, #0
 80029b6:	6078      	str	r0, [r7, #4]
 80029b8:	460b      	mov	r3, r1
 80029ba:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 80029bc:	78fb      	ldrb	r3, [r7, #3]
 80029be:	f003 0307 	and.w	r3, r3, #7
 80029c2:	687a      	ldr	r2, [r7, #4]
 80029c4:	7912      	ldrb	r2, [r2, #4]
 80029c6:	4293      	cmp	r3, r2
 80029c8:	d901      	bls.n	80029ce <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 80029ca:	2301      	movs	r3, #1
 80029cc:	e03e      	b.n	8002a4c <HAL_PCD_EP_SetStall+0x9c>
  }

  if ((0x80U & ep_addr) == 0x80U)
 80029ce:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80029d2:	2b00      	cmp	r3, #0
 80029d4:	da0e      	bge.n	80029f4 <HAL_PCD_EP_SetStall+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80029d6:	78fb      	ldrb	r3, [r7, #3]
 80029d8:	f003 0207 	and.w	r2, r3, #7
 80029dc:	4613      	mov	r3, r2
 80029de:	009b      	lsls	r3, r3, #2
 80029e0:	4413      	add	r3, r2
 80029e2:	00db      	lsls	r3, r3, #3
 80029e4:	3310      	adds	r3, #16
 80029e6:	687a      	ldr	r2, [r7, #4]
 80029e8:	4413      	add	r3, r2
 80029ea:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80029ec:	68fb      	ldr	r3, [r7, #12]
 80029ee:	2201      	movs	r2, #1
 80029f0:	705a      	strb	r2, [r3, #1]
 80029f2:	e00c      	b.n	8002a0e <HAL_PCD_EP_SetStall+0x5e>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 80029f4:	78fa      	ldrb	r2, [r7, #3]
 80029f6:	4613      	mov	r3, r2
 80029f8:	009b      	lsls	r3, r3, #2
 80029fa:	4413      	add	r3, r2
 80029fc:	00db      	lsls	r3, r3, #3
 80029fe:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8002a02:	687a      	ldr	r2, [r7, #4]
 8002a04:	4413      	add	r3, r2
 8002a06:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8002a08:	68fb      	ldr	r3, [r7, #12]
 8002a0a:	2200      	movs	r2, #0
 8002a0c:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8002a0e:	68fb      	ldr	r3, [r7, #12]
 8002a10:	2201      	movs	r2, #1
 8002a12:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8002a14:	78fb      	ldrb	r3, [r7, #3]
 8002a16:	f003 0307 	and.w	r3, r3, #7
 8002a1a:	b2da      	uxtb	r2, r3
 8002a1c:	68fb      	ldr	r3, [r7, #12]
 8002a1e:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 8002a26:	2b01      	cmp	r3, #1
 8002a28:	d101      	bne.n	8002a2e <HAL_PCD_EP_SetStall+0x7e>
 8002a2a:	2302      	movs	r3, #2
 8002a2c:	e00e      	b.n	8002a4c <HAL_PCD_EP_SetStall+0x9c>
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	2201      	movs	r2, #1
 8002a32:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	681b      	ldr	r3, [r3, #0]
 8002a3a:	68f9      	ldr	r1, [r7, #12]
 8002a3c:	4618      	mov	r0, r3
 8002a3e:	f006 fc4c 	bl	80092da <USB_EPSetStall>

  __HAL_UNLOCK(hpcd);
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	2200      	movs	r2, #0
 8002a46:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 8002a4a:	2300      	movs	r3, #0
}
 8002a4c:	4618      	mov	r0, r3
 8002a4e:	3710      	adds	r7, #16
 8002a50:	46bd      	mov	sp, r7
 8002a52:	bd80      	pop	{r7, pc}

08002a54 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8002a54:	b580      	push	{r7, lr}
 8002a56:	b084      	sub	sp, #16
 8002a58:	af00      	add	r7, sp, #0
 8002a5a:	6078      	str	r0, [r7, #4]
 8002a5c:	460b      	mov	r3, r1
 8002a5e:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8002a60:	78fb      	ldrb	r3, [r7, #3]
 8002a62:	f003 030f 	and.w	r3, r3, #15
 8002a66:	687a      	ldr	r2, [r7, #4]
 8002a68:	7912      	ldrb	r2, [r2, #4]
 8002a6a:	4293      	cmp	r3, r2
 8002a6c:	d901      	bls.n	8002a72 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8002a6e:	2301      	movs	r3, #1
 8002a70:	e040      	b.n	8002af4 <HAL_PCD_EP_ClrStall+0xa0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8002a72:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002a76:	2b00      	cmp	r3, #0
 8002a78:	da0e      	bge.n	8002a98 <HAL_PCD_EP_ClrStall+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002a7a:	78fb      	ldrb	r3, [r7, #3]
 8002a7c:	f003 0207 	and.w	r2, r3, #7
 8002a80:	4613      	mov	r3, r2
 8002a82:	009b      	lsls	r3, r3, #2
 8002a84:	4413      	add	r3, r2
 8002a86:	00db      	lsls	r3, r3, #3
 8002a88:	3310      	adds	r3, #16
 8002a8a:	687a      	ldr	r2, [r7, #4]
 8002a8c:	4413      	add	r3, r2
 8002a8e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8002a90:	68fb      	ldr	r3, [r7, #12]
 8002a92:	2201      	movs	r2, #1
 8002a94:	705a      	strb	r2, [r3, #1]
 8002a96:	e00e      	b.n	8002ab6 <HAL_PCD_EP_ClrStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8002a98:	78fb      	ldrb	r3, [r7, #3]
 8002a9a:	f003 0207 	and.w	r2, r3, #7
 8002a9e:	4613      	mov	r3, r2
 8002aa0:	009b      	lsls	r3, r3, #2
 8002aa2:	4413      	add	r3, r2
 8002aa4:	00db      	lsls	r3, r3, #3
 8002aa6:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8002aaa:	687a      	ldr	r2, [r7, #4]
 8002aac:	4413      	add	r3, r2
 8002aae:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8002ab0:	68fb      	ldr	r3, [r7, #12]
 8002ab2:	2200      	movs	r2, #0
 8002ab4:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8002ab6:	68fb      	ldr	r3, [r7, #12]
 8002ab8:	2200      	movs	r2, #0
 8002aba:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8002abc:	78fb      	ldrb	r3, [r7, #3]
 8002abe:	f003 0307 	and.w	r3, r3, #7
 8002ac2:	b2da      	uxtb	r2, r3
 8002ac4:	68fb      	ldr	r3, [r7, #12]
 8002ac6:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 8002ace:	2b01      	cmp	r3, #1
 8002ad0:	d101      	bne.n	8002ad6 <HAL_PCD_EP_ClrStall+0x82>
 8002ad2:	2302      	movs	r3, #2
 8002ad4:	e00e      	b.n	8002af4 <HAL_PCD_EP_ClrStall+0xa0>
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	2201      	movs	r2, #1
 8002ada:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8002ade:	687b      	ldr	r3, [r7, #4]
 8002ae0:	681b      	ldr	r3, [r3, #0]
 8002ae2:	68f9      	ldr	r1, [r7, #12]
 8002ae4:	4618      	mov	r0, r3
 8002ae6:	f006 fc49 	bl	800937c <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8002aea:	687b      	ldr	r3, [r7, #4]
 8002aec:	2200      	movs	r2, #0
 8002aee:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 8002af2:	2300      	movs	r3, #0
}
 8002af4:	4618      	mov	r0, r3
 8002af6:	3710      	adds	r7, #16
 8002af8:	46bd      	mov	sp, r7
 8002afa:	bd80      	pop	{r7, pc}

08002afc <PCD_EP_ISR_Handler>:
  * @brief  This function handles PCD Endpoint interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_ISR_Handler(PCD_HandleTypeDef *hpcd)
{
 8002afc:	b580      	push	{r7, lr}
 8002afe:	b096      	sub	sp, #88	@ 0x58
 8002b00:	af00      	add	r7, sp, #0
 8002b02:	6078      	str	r0, [r7, #4]
#if (USE_USB_DOUBLE_BUFFER != 1U)
  count = 0U;
#endif /* USE_USB_DOUBLE_BUFFER */

  /* stay in loop while pending interrupts */
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 8002b04:	e3ad      	b.n	8003262 <PCD_EP_ISR_Handler+0x766>
  {
    wIstr = hpcd->Instance->ISTR;
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	681b      	ldr	r3, [r3, #0]
 8002b0a:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8002b0e:	f8a7 3048 	strh.w	r3, [r7, #72]	@ 0x48

    /* extract highest priority endpoint number */
    epindex = (uint8_t)(wIstr & USB_ISTR_EP_ID);
 8002b12:	f8b7 3048 	ldrh.w	r3, [r7, #72]	@ 0x48
 8002b16:	b2db      	uxtb	r3, r3
 8002b18:	f003 030f 	and.w	r3, r3, #15
 8002b1c:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f

    if (epindex == 0U)
 8002b20:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 8002b24:	2b00      	cmp	r3, #0
 8002b26:	f040 816f 	bne.w	8002e08 <PCD_EP_ISR_Handler+0x30c>
    {
      /* Decode and service control endpoint interrupt */

      /* DIR bit = origin of the interrupt */
      if ((wIstr & USB_ISTR_DIR) == 0U)
 8002b2a:	f8b7 3048 	ldrh.w	r3, [r7, #72]	@ 0x48
 8002b2e:	f003 0310 	and.w	r3, r3, #16
 8002b32:	2b00      	cmp	r3, #0
 8002b34:	d14c      	bne.n	8002bd0 <PCD_EP_ISR_Handler+0xd4>
      {
        /* DIR = 0 */

        /* DIR = 0 => IN  int */
        /* DIR = 0 implies that (EP_CTR_TX = 1) always */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	681b      	ldr	r3, [r3, #0]
 8002b3a:	881b      	ldrh	r3, [r3, #0]
 8002b3c:	b29b      	uxth	r3, r3
 8002b3e:	f423 43e1 	bic.w	r3, r3, #28800	@ 0x7080
 8002b42:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002b46:	81fb      	strh	r3, [r7, #14]
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	681a      	ldr	r2, [r3, #0]
 8002b4c:	89fb      	ldrh	r3, [r7, #14]
 8002b4e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8002b52:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8002b56:	b29b      	uxth	r3, r3
 8002b58:	8013      	strh	r3, [r2, #0]
        ep = &hpcd->IN_ep[0];
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	3310      	adds	r3, #16
 8002b5e:	657b      	str	r3, [r7, #84]	@ 0x54

        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	681b      	ldr	r3, [r3, #0]
 8002b64:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002b68:	b29b      	uxth	r3, r3
 8002b6a:	461a      	mov	r2, r3
 8002b6c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002b6e:	781b      	ldrb	r3, [r3, #0]
 8002b70:	00db      	lsls	r3, r3, #3
 8002b72:	4413      	add	r3, r2
 8002b74:	687a      	ldr	r2, [r7, #4]
 8002b76:	6812      	ldr	r2, [r2, #0]
 8002b78:	4413      	add	r3, r2
 8002b7a:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8002b7e:	881b      	ldrh	r3, [r3, #0]
 8002b80:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8002b84:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002b86:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += ep->xfer_count;
 8002b88:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002b8a:	695a      	ldr	r2, [r3, #20]
 8002b8c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002b8e:	69db      	ldr	r3, [r3, #28]
 8002b90:	441a      	add	r2, r3
 8002b92:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002b94:	615a      	str	r2, [r3, #20]

        /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataInStageCallback(hpcd, 0U);
#else
        HAL_PCD_DataInStageCallback(hpcd, 0U);
 8002b96:	2100      	movs	r1, #0
 8002b98:	6878      	ldr	r0, [r7, #4]
 8002b9a:	f008 fb20 	bl	800b1de <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

        if ((hpcd->USB_Address > 0U) && (ep->xfer_len == 0U))
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	7b1b      	ldrb	r3, [r3, #12]
 8002ba2:	b2db      	uxtb	r3, r3
 8002ba4:	2b00      	cmp	r3, #0
 8002ba6:	f000 835c 	beq.w	8003262 <PCD_EP_ISR_Handler+0x766>
 8002baa:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002bac:	699b      	ldr	r3, [r3, #24]
 8002bae:	2b00      	cmp	r3, #0
 8002bb0:	f040 8357 	bne.w	8003262 <PCD_EP_ISR_Handler+0x766>
        {
          hpcd->Instance->DADDR = ((uint16_t)hpcd->USB_Address | USB_DADDR_EF);
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	7b1b      	ldrb	r3, [r3, #12]
 8002bb8:	b2db      	uxtb	r3, r3
 8002bba:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8002bbe:	b2da      	uxtb	r2, r3
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	681b      	ldr	r3, [r3, #0]
 8002bc4:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
          hpcd->USB_Address = 0U;
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	2200      	movs	r2, #0
 8002bcc:	731a      	strb	r2, [r3, #12]
 8002bce:	e348      	b.n	8003262 <PCD_EP_ISR_Handler+0x766>
      {
        /* DIR = 1 */

        /* DIR = 1 & CTR_RX => SETUP or OUT int */
        /* DIR = 1 & (CTR_TX | CTR_RX) => 2 int pending */
        ep = &hpcd->OUT_ep[0];
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8002bd6:	657b      	str	r3, [r7, #84]	@ 0x54
        wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	681b      	ldr	r3, [r3, #0]
 8002bdc:	881b      	ldrh	r3, [r3, #0]
 8002bde:	f8a7 304c 	strh.w	r3, [r7, #76]	@ 0x4c

        if ((wEPVal & USB_EP_SETUP) != 0U)
 8002be2:	f8b7 304c 	ldrh.w	r3, [r7, #76]	@ 0x4c
 8002be6:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002bea:	2b00      	cmp	r3, #0
 8002bec:	d032      	beq.n	8002c54 <PCD_EP_ISR_Handler+0x158>
        {
          /* Get SETUP Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8002bee:	687b      	ldr	r3, [r7, #4]
 8002bf0:	681b      	ldr	r3, [r3, #0]
 8002bf2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002bf6:	b29b      	uxth	r3, r3
 8002bf8:	461a      	mov	r2, r3
 8002bfa:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002bfc:	781b      	ldrb	r3, [r3, #0]
 8002bfe:	00db      	lsls	r3, r3, #3
 8002c00:	4413      	add	r3, r2
 8002c02:	687a      	ldr	r2, [r7, #4]
 8002c04:	6812      	ldr	r2, [r2, #0]
 8002c06:	4413      	add	r3, r2
 8002c08:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8002c0c:	881b      	ldrh	r3, [r3, #0]
 8002c0e:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8002c12:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002c14:	61da      	str	r2, [r3, #28]

          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	6818      	ldr	r0, [r3, #0]
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	f503 7126 	add.w	r1, r3, #664	@ 0x298
 8002c20:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002c22:	88da      	ldrh	r2, [r3, #6]
                      ep->pmaadress, (uint16_t)ep->xfer_count);
 8002c24:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002c26:	69db      	ldr	r3, [r3, #28]
          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 8002c28:	b29b      	uxth	r3, r3
 8002c2a:	f006 fcc7 	bl	80095bc <USB_ReadPMA>

          /* SETUP bit kept frozen while CTR_RX = 1 */
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	681b      	ldr	r3, [r3, #0]
 8002c32:	881b      	ldrh	r3, [r3, #0]
 8002c34:	b29a      	uxth	r2, r3
 8002c36:	f640 738f 	movw	r3, #3983	@ 0xf8f
 8002c3a:	4013      	ands	r3, r2
 8002c3c:	823b      	strh	r3, [r7, #16]
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	681b      	ldr	r3, [r3, #0]
 8002c42:	8a3a      	ldrh	r2, [r7, #16]
 8002c44:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8002c48:	b292      	uxth	r2, r2
 8002c4a:	801a      	strh	r2, [r3, #0]

          /* Process SETUP Packet*/
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->SetupStageCallback(hpcd);
#else
          HAL_PCD_SetupStageCallback(hpcd);
 8002c4c:	6878      	ldr	r0, [r7, #4]
 8002c4e:	f008 fa99 	bl	800b184 <HAL_PCD_SetupStageCallback>
 8002c52:	e306      	b.n	8003262 <PCD_EP_ISR_Handler+0x766>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else if ((wEPVal & USB_EP_CTR_RX) != 0U)
 8002c54:	f9b7 304c 	ldrsh.w	r3, [r7, #76]	@ 0x4c
 8002c58:	2b00      	cmp	r3, #0
 8002c5a:	f280 8302 	bge.w	8003262 <PCD_EP_ISR_Handler+0x766>
        {
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	681b      	ldr	r3, [r3, #0]
 8002c62:	881b      	ldrh	r3, [r3, #0]
 8002c64:	b29a      	uxth	r2, r3
 8002c66:	f640 738f 	movw	r3, #3983	@ 0xf8f
 8002c6a:	4013      	ands	r3, r2
 8002c6c:	83fb      	strh	r3, [r7, #30]
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	681b      	ldr	r3, [r3, #0]
 8002c72:	8bfa      	ldrh	r2, [r7, #30]
 8002c74:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8002c78:	b292      	uxth	r2, r2
 8002c7a:	801a      	strh	r2, [r3, #0]

          /* Get Control Data OUT Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	681b      	ldr	r3, [r3, #0]
 8002c80:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002c84:	b29b      	uxth	r3, r3
 8002c86:	461a      	mov	r2, r3
 8002c88:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002c8a:	781b      	ldrb	r3, [r3, #0]
 8002c8c:	00db      	lsls	r3, r3, #3
 8002c8e:	4413      	add	r3, r2
 8002c90:	687a      	ldr	r2, [r7, #4]
 8002c92:	6812      	ldr	r2, [r2, #0]
 8002c94:	4413      	add	r3, r2
 8002c96:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8002c9a:	881b      	ldrh	r3, [r3, #0]
 8002c9c:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8002ca0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002ca2:	61da      	str	r2, [r3, #28]

          if ((ep->xfer_count != 0U) && (ep->xfer_buff != 0U))
 8002ca4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002ca6:	69db      	ldr	r3, [r3, #28]
 8002ca8:	2b00      	cmp	r3, #0
 8002caa:	d019      	beq.n	8002ce0 <PCD_EP_ISR_Handler+0x1e4>
 8002cac:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002cae:	695b      	ldr	r3, [r3, #20]
 8002cb0:	2b00      	cmp	r3, #0
 8002cb2:	d015      	beq.n	8002ce0 <PCD_EP_ISR_Handler+0x1e4>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	6818      	ldr	r0, [r3, #0]
 8002cb8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002cba:	6959      	ldr	r1, [r3, #20]
 8002cbc:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002cbe:	88da      	ldrh	r2, [r3, #6]
                        ep->pmaadress, (uint16_t)ep->xfer_count);
 8002cc0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002cc2:	69db      	ldr	r3, [r3, #28]
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 8002cc4:	b29b      	uxth	r3, r3
 8002cc6:	f006 fc79 	bl	80095bc <USB_ReadPMA>

            ep->xfer_buff += ep->xfer_count;
 8002cca:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002ccc:	695a      	ldr	r2, [r3, #20]
 8002cce:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002cd0:	69db      	ldr	r3, [r3, #28]
 8002cd2:	441a      	add	r2, r3
 8002cd4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002cd6:	615a      	str	r2, [r3, #20]

            /* Process Control Data OUT Packet */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataOutStageCallback(hpcd, 0U);
#else
            HAL_PCD_DataOutStageCallback(hpcd, 0U);
 8002cd8:	2100      	movs	r1, #0
 8002cda:	6878      	ldr	r0, [r7, #4]
 8002cdc:	f008 fa64 	bl	800b1a8 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }

          wEPVal = (uint16_t)PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	681b      	ldr	r3, [r3, #0]
 8002ce4:	881b      	ldrh	r3, [r3, #0]
 8002ce6:	f8a7 304c 	strh.w	r3, [r7, #76]	@ 0x4c

          if (((wEPVal & USB_EP_SETUP) == 0U) && ((wEPVal & USB_EP_RX_STRX) != USB_EP_RX_VALID))
 8002cea:	f8b7 304c 	ldrh.w	r3, [r7, #76]	@ 0x4c
 8002cee:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002cf2:	2b00      	cmp	r3, #0
 8002cf4:	f040 82b5 	bne.w	8003262 <PCD_EP_ISR_Handler+0x766>
 8002cf8:	f8b7 304c 	ldrh.w	r3, [r7, #76]	@ 0x4c
 8002cfc:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 8002d00:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8002d04:	f000 82ad 	beq.w	8003262 <PCD_EP_ISR_Handler+0x766>
          {
            PCD_SET_EP_RX_CNT(hpcd->Instance, PCD_ENDP0, ep->maxpacket);
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	681b      	ldr	r3, [r3, #0]
 8002d0c:	61bb      	str	r3, [r7, #24]
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	681b      	ldr	r3, [r3, #0]
 8002d12:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002d16:	b29b      	uxth	r3, r3
 8002d18:	461a      	mov	r2, r3
 8002d1a:	69bb      	ldr	r3, [r7, #24]
 8002d1c:	4413      	add	r3, r2
 8002d1e:	61bb      	str	r3, [r7, #24]
 8002d20:	69bb      	ldr	r3, [r7, #24]
 8002d22:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8002d26:	617b      	str	r3, [r7, #20]
 8002d28:	697b      	ldr	r3, [r7, #20]
 8002d2a:	881b      	ldrh	r3, [r3, #0]
 8002d2c:	b29b      	uxth	r3, r3
 8002d2e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002d32:	b29a      	uxth	r2, r3
 8002d34:	697b      	ldr	r3, [r7, #20]
 8002d36:	801a      	strh	r2, [r3, #0]
 8002d38:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002d3a:	691b      	ldr	r3, [r3, #16]
 8002d3c:	2b00      	cmp	r3, #0
 8002d3e:	d10a      	bne.n	8002d56 <PCD_EP_ISR_Handler+0x25a>
 8002d40:	697b      	ldr	r3, [r7, #20]
 8002d42:	881b      	ldrh	r3, [r3, #0]
 8002d44:	b29b      	uxth	r3, r3
 8002d46:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8002d4a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8002d4e:	b29a      	uxth	r2, r3
 8002d50:	697b      	ldr	r3, [r7, #20]
 8002d52:	801a      	strh	r2, [r3, #0]
 8002d54:	e039      	b.n	8002dca <PCD_EP_ISR_Handler+0x2ce>
 8002d56:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002d58:	691b      	ldr	r3, [r3, #16]
 8002d5a:	2b3e      	cmp	r3, #62	@ 0x3e
 8002d5c:	d818      	bhi.n	8002d90 <PCD_EP_ISR_Handler+0x294>
 8002d5e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002d60:	691b      	ldr	r3, [r3, #16]
 8002d62:	085b      	lsrs	r3, r3, #1
 8002d64:	647b      	str	r3, [r7, #68]	@ 0x44
 8002d66:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002d68:	691b      	ldr	r3, [r3, #16]
 8002d6a:	f003 0301 	and.w	r3, r3, #1
 8002d6e:	2b00      	cmp	r3, #0
 8002d70:	d002      	beq.n	8002d78 <PCD_EP_ISR_Handler+0x27c>
 8002d72:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002d74:	3301      	adds	r3, #1
 8002d76:	647b      	str	r3, [r7, #68]	@ 0x44
 8002d78:	697b      	ldr	r3, [r7, #20]
 8002d7a:	881b      	ldrh	r3, [r3, #0]
 8002d7c:	b29a      	uxth	r2, r3
 8002d7e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002d80:	b29b      	uxth	r3, r3
 8002d82:	029b      	lsls	r3, r3, #10
 8002d84:	b29b      	uxth	r3, r3
 8002d86:	4313      	orrs	r3, r2
 8002d88:	b29a      	uxth	r2, r3
 8002d8a:	697b      	ldr	r3, [r7, #20]
 8002d8c:	801a      	strh	r2, [r3, #0]
 8002d8e:	e01c      	b.n	8002dca <PCD_EP_ISR_Handler+0x2ce>
 8002d90:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002d92:	691b      	ldr	r3, [r3, #16]
 8002d94:	095b      	lsrs	r3, r3, #5
 8002d96:	647b      	str	r3, [r7, #68]	@ 0x44
 8002d98:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002d9a:	691b      	ldr	r3, [r3, #16]
 8002d9c:	f003 031f 	and.w	r3, r3, #31
 8002da0:	2b00      	cmp	r3, #0
 8002da2:	d102      	bne.n	8002daa <PCD_EP_ISR_Handler+0x2ae>
 8002da4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002da6:	3b01      	subs	r3, #1
 8002da8:	647b      	str	r3, [r7, #68]	@ 0x44
 8002daa:	697b      	ldr	r3, [r7, #20]
 8002dac:	881b      	ldrh	r3, [r3, #0]
 8002dae:	b29a      	uxth	r2, r3
 8002db0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002db2:	b29b      	uxth	r3, r3
 8002db4:	029b      	lsls	r3, r3, #10
 8002db6:	b29b      	uxth	r3, r3
 8002db8:	4313      	orrs	r3, r2
 8002dba:	b29b      	uxth	r3, r3
 8002dbc:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8002dc0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8002dc4:	b29a      	uxth	r2, r3
 8002dc6:	697b      	ldr	r3, [r7, #20]
 8002dc8:	801a      	strh	r2, [r3, #0]
            PCD_SET_EP_RX_STATUS(hpcd->Instance, PCD_ENDP0, USB_EP_RX_VALID);
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	681b      	ldr	r3, [r3, #0]
 8002dce:	881b      	ldrh	r3, [r3, #0]
 8002dd0:	b29b      	uxth	r3, r3
 8002dd2:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8002dd6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002dda:	827b      	strh	r3, [r7, #18]
 8002ddc:	8a7b      	ldrh	r3, [r7, #18]
 8002dde:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 8002de2:	827b      	strh	r3, [r7, #18]
 8002de4:	8a7b      	ldrh	r3, [r7, #18]
 8002de6:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8002dea:	827b      	strh	r3, [r7, #18]
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	681a      	ldr	r2, [r3, #0]
 8002df0:	8a7b      	ldrh	r3, [r7, #18]
 8002df2:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8002df6:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8002dfa:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002dfe:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002e02:	b29b      	uxth	r3, r3
 8002e04:	8013      	strh	r3, [r2, #0]
 8002e06:	e22c      	b.n	8003262 <PCD_EP_ISR_Handler+0x766>
    }
    else
    {
      /* Decode and service non control endpoints interrupt */
      /* process related endpoint register */
      wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, epindex);
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	681b      	ldr	r3, [r3, #0]
 8002e0c:	461a      	mov	r2, r3
 8002e0e:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 8002e12:	009b      	lsls	r3, r3, #2
 8002e14:	4413      	add	r3, r2
 8002e16:	881b      	ldrh	r3, [r3, #0]
 8002e18:	f8a7 304c 	strh.w	r3, [r7, #76]	@ 0x4c

      if ((wEPVal & USB_EP_CTR_RX) != 0U)
 8002e1c:	f9b7 304c 	ldrsh.w	r3, [r7, #76]	@ 0x4c
 8002e20:	2b00      	cmp	r3, #0
 8002e22:	f280 80f6 	bge.w	8003012 <PCD_EP_ISR_Handler+0x516>
      {
        /* clear int flag */
        PCD_CLEAR_RX_EP_CTR(hpcd->Instance, epindex);
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	681b      	ldr	r3, [r3, #0]
 8002e2a:	461a      	mov	r2, r3
 8002e2c:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 8002e30:	009b      	lsls	r3, r3, #2
 8002e32:	4413      	add	r3, r2
 8002e34:	881b      	ldrh	r3, [r3, #0]
 8002e36:	b29a      	uxth	r2, r3
 8002e38:	f640 738f 	movw	r3, #3983	@ 0xf8f
 8002e3c:	4013      	ands	r3, r2
 8002e3e:	f8a7 304a 	strh.w	r3, [r7, #74]	@ 0x4a
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	681b      	ldr	r3, [r3, #0]
 8002e46:	461a      	mov	r2, r3
 8002e48:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 8002e4c:	009b      	lsls	r3, r3, #2
 8002e4e:	4413      	add	r3, r2
 8002e50:	f8b7 204a 	ldrh.w	r2, [r7, #74]	@ 0x4a
 8002e54:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8002e58:	b292      	uxth	r2, r2
 8002e5a:	801a      	strh	r2, [r3, #0]
        ep = &hpcd->OUT_ep[epindex];
 8002e5c:	f897 204f 	ldrb.w	r2, [r7, #79]	@ 0x4f
 8002e60:	4613      	mov	r3, r2
 8002e62:	009b      	lsls	r3, r3, #2
 8002e64:	4413      	add	r3, r2
 8002e66:	00db      	lsls	r3, r3, #3
 8002e68:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8002e6c:	687a      	ldr	r2, [r7, #4]
 8002e6e:	4413      	add	r3, r2
 8002e70:	657b      	str	r3, [r7, #84]	@ 0x54

        /* OUT Single Buffering */
        if (ep->doublebuffer == 0U)
 8002e72:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002e74:	7b1b      	ldrb	r3, [r3, #12]
 8002e76:	2b00      	cmp	r3, #0
 8002e78:	d123      	bne.n	8002ec2 <PCD_EP_ISR_Handler+0x3c6>
        {
          count = (uint16_t)PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	681b      	ldr	r3, [r3, #0]
 8002e7e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002e82:	b29b      	uxth	r3, r3
 8002e84:	461a      	mov	r2, r3
 8002e86:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002e88:	781b      	ldrb	r3, [r3, #0]
 8002e8a:	00db      	lsls	r3, r3, #3
 8002e8c:	4413      	add	r3, r2
 8002e8e:	687a      	ldr	r2, [r7, #4]
 8002e90:	6812      	ldr	r2, [r2, #0]
 8002e92:	4413      	add	r3, r2
 8002e94:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8002e98:	881b      	ldrh	r3, [r3, #0]
 8002e9a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002e9e:	f8a7 3050 	strh.w	r3, [r7, #80]	@ 0x50

          if (count != 0U)
 8002ea2:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 8002ea6:	2b00      	cmp	r3, #0
 8002ea8:	f000 808e 	beq.w	8002fc8 <PCD_EP_ISR_Handler+0x4cc>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaadress, count);
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	6818      	ldr	r0, [r3, #0]
 8002eb0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002eb2:	6959      	ldr	r1, [r3, #20]
 8002eb4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002eb6:	88da      	ldrh	r2, [r3, #6]
 8002eb8:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 8002ebc:	f006 fb7e 	bl	80095bc <USB_ReadPMA>
 8002ec0:	e082      	b.n	8002fc8 <PCD_EP_ISR_Handler+0x4cc>
        }
#if (USE_USB_DOUBLE_BUFFER == 1U)
        else
        {
          /* manage double buffer bulk out */
          if (ep->type == EP_TYPE_BULK)
 8002ec2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002ec4:	78db      	ldrb	r3, [r3, #3]
 8002ec6:	2b02      	cmp	r3, #2
 8002ec8:	d10a      	bne.n	8002ee0 <PCD_EP_ISR_Handler+0x3e4>
          {
            count = HAL_PCD_EP_DB_Receive(hpcd, ep, wEPVal);
 8002eca:	f8b7 304c 	ldrh.w	r3, [r7, #76]	@ 0x4c
 8002ece:	461a      	mov	r2, r3
 8002ed0:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8002ed2:	6878      	ldr	r0, [r7, #4]
 8002ed4:	f000 f9d3 	bl	800327e <HAL_PCD_EP_DB_Receive>
 8002ed8:	4603      	mov	r3, r0
 8002eda:	f8a7 3050 	strh.w	r3, [r7, #80]	@ 0x50
 8002ede:	e073      	b.n	8002fc8 <PCD_EP_ISR_Handler+0x4cc>
          }
          else /* manage double buffer iso out */
          {
            /* free EP OUT Buffer */
            PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	681b      	ldr	r3, [r3, #0]
 8002ee4:	461a      	mov	r2, r3
 8002ee6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002ee8:	781b      	ldrb	r3, [r3, #0]
 8002eea:	009b      	lsls	r3, r3, #2
 8002eec:	4413      	add	r3, r2
 8002eee:	881b      	ldrh	r3, [r3, #0]
 8002ef0:	b29b      	uxth	r3, r3
 8002ef2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8002ef6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002efa:	f8a7 3052 	strh.w	r3, [r7, #82]	@ 0x52
 8002efe:	687b      	ldr	r3, [r7, #4]
 8002f00:	681b      	ldr	r3, [r3, #0]
 8002f02:	461a      	mov	r2, r3
 8002f04:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002f06:	781b      	ldrb	r3, [r3, #0]
 8002f08:	009b      	lsls	r3, r3, #2
 8002f0a:	441a      	add	r2, r3
 8002f0c:	f8b7 3052 	ldrh.w	r3, [r7, #82]	@ 0x52
 8002f10:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8002f14:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8002f18:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002f1c:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8002f20:	b29b      	uxth	r3, r3
 8002f22:	8013      	strh	r3, [r2, #0]

            if ((PCD_GET_ENDPOINT(hpcd->Instance, ep->num) & USB_EP_DTOG_RX) != 0U)
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	681b      	ldr	r3, [r3, #0]
 8002f28:	461a      	mov	r2, r3
 8002f2a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002f2c:	781b      	ldrb	r3, [r3, #0]
 8002f2e:	009b      	lsls	r3, r3, #2
 8002f30:	4413      	add	r3, r2
 8002f32:	881b      	ldrh	r3, [r3, #0]
 8002f34:	b29b      	uxth	r3, r3
 8002f36:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002f3a:	2b00      	cmp	r3, #0
 8002f3c:	d022      	beq.n	8002f84 <PCD_EP_ISR_Handler+0x488>
            {
              /* read from endpoint BUF0Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	681b      	ldr	r3, [r3, #0]
 8002f42:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002f46:	b29b      	uxth	r3, r3
 8002f48:	461a      	mov	r2, r3
 8002f4a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002f4c:	781b      	ldrb	r3, [r3, #0]
 8002f4e:	00db      	lsls	r3, r3, #3
 8002f50:	4413      	add	r3, r2
 8002f52:	687a      	ldr	r2, [r7, #4]
 8002f54:	6812      	ldr	r2, [r2, #0]
 8002f56:	4413      	add	r3, r2
 8002f58:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8002f5c:	881b      	ldrh	r3, [r3, #0]
 8002f5e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002f62:	f8a7 3050 	strh.w	r3, [r7, #80]	@ 0x50

              if (count != 0U)
 8002f66:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 8002f6a:	2b00      	cmp	r3, #0
 8002f6c:	d02c      	beq.n	8002fc8 <PCD_EP_ISR_Handler+0x4cc>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	6818      	ldr	r0, [r3, #0]
 8002f72:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002f74:	6959      	ldr	r1, [r3, #20]
 8002f76:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002f78:	891a      	ldrh	r2, [r3, #8]
 8002f7a:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 8002f7e:	f006 fb1d 	bl	80095bc <USB_ReadPMA>
 8002f82:	e021      	b.n	8002fc8 <PCD_EP_ISR_Handler+0x4cc>
              }
            }
            else
            {
              /* read from endpoint BUF1Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	681b      	ldr	r3, [r3, #0]
 8002f88:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002f8c:	b29b      	uxth	r3, r3
 8002f8e:	461a      	mov	r2, r3
 8002f90:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002f92:	781b      	ldrb	r3, [r3, #0]
 8002f94:	00db      	lsls	r3, r3, #3
 8002f96:	4413      	add	r3, r2
 8002f98:	687a      	ldr	r2, [r7, #4]
 8002f9a:	6812      	ldr	r2, [r2, #0]
 8002f9c:	4413      	add	r3, r2
 8002f9e:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8002fa2:	881b      	ldrh	r3, [r3, #0]
 8002fa4:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002fa8:	f8a7 3050 	strh.w	r3, [r7, #80]	@ 0x50

              if (count != 0U)
 8002fac:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 8002fb0:	2b00      	cmp	r3, #0
 8002fb2:	d009      	beq.n	8002fc8 <PCD_EP_ISR_Handler+0x4cc>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	6818      	ldr	r0, [r3, #0]
 8002fb8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002fba:	6959      	ldr	r1, [r3, #20]
 8002fbc:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002fbe:	895a      	ldrh	r2, [r3, #10]
 8002fc0:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 8002fc4:	f006 fafa 	bl	80095bc <USB_ReadPMA>
          }
        }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

        /* multi-packet on the NON control OUT endpoint */
        ep->xfer_count += count;
 8002fc8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002fca:	69da      	ldr	r2, [r3, #28]
 8002fcc:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 8002fd0:	441a      	add	r2, r3
 8002fd2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002fd4:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += count;
 8002fd6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002fd8:	695a      	ldr	r2, [r3, #20]
 8002fda:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 8002fde:	441a      	add	r2, r3
 8002fe0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002fe2:	615a      	str	r2, [r3, #20]

        if ((ep->xfer_len == 0U) || (count < ep->maxpacket))
 8002fe4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002fe6:	699b      	ldr	r3, [r3, #24]
 8002fe8:	2b00      	cmp	r3, #0
 8002fea:	d005      	beq.n	8002ff8 <PCD_EP_ISR_Handler+0x4fc>
 8002fec:	f8b7 2050 	ldrh.w	r2, [r7, #80]	@ 0x50
 8002ff0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002ff2:	691b      	ldr	r3, [r3, #16]
 8002ff4:	429a      	cmp	r2, r3
 8002ff6:	d206      	bcs.n	8003006 <PCD_EP_ISR_Handler+0x50a>
        {
          /* RX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataOutStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataOutStageCallback(hpcd, ep->num);
 8002ff8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002ffa:	781b      	ldrb	r3, [r3, #0]
 8002ffc:	4619      	mov	r1, r3
 8002ffe:	6878      	ldr	r0, [r7, #4]
 8003000:	f008 f8d2 	bl	800b1a8 <HAL_PCD_DataOutStageCallback>
 8003004:	e005      	b.n	8003012 <PCD_EP_ISR_Handler+0x516>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          (void)USB_EPStartXfer(hpcd->Instance, ep);
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	681b      	ldr	r3, [r3, #0]
 800300a:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800300c:	4618      	mov	r0, r3
 800300e:	f004 fdb2 	bl	8007b76 <USB_EPStartXfer>
        }
      }

      if ((wEPVal & USB_EP_CTR_TX) != 0U)
 8003012:	f8b7 304c 	ldrh.w	r3, [r7, #76]	@ 0x4c
 8003016:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800301a:	2b00      	cmp	r3, #0
 800301c:	f000 8121 	beq.w	8003262 <PCD_EP_ISR_Handler+0x766>
      {
        ep = &hpcd->IN_ep[epindex];
 8003020:	f897 204f 	ldrb.w	r2, [r7, #79]	@ 0x4f
 8003024:	4613      	mov	r3, r2
 8003026:	009b      	lsls	r3, r3, #2
 8003028:	4413      	add	r3, r2
 800302a:	00db      	lsls	r3, r3, #3
 800302c:	3310      	adds	r3, #16
 800302e:	687a      	ldr	r2, [r7, #4]
 8003030:	4413      	add	r3, r2
 8003032:	657b      	str	r3, [r7, #84]	@ 0x54

        /* clear int flag */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, epindex);
 8003034:	687b      	ldr	r3, [r7, #4]
 8003036:	681b      	ldr	r3, [r3, #0]
 8003038:	461a      	mov	r2, r3
 800303a:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 800303e:	009b      	lsls	r3, r3, #2
 8003040:	4413      	add	r3, r2
 8003042:	881b      	ldrh	r3, [r3, #0]
 8003044:	b29b      	uxth	r3, r3
 8003046:	f423 43e1 	bic.w	r3, r3, #28800	@ 0x7080
 800304a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800304e:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	681b      	ldr	r3, [r3, #0]
 8003056:	461a      	mov	r2, r3
 8003058:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 800305c:	009b      	lsls	r3, r3, #2
 800305e:	441a      	add	r2, r3
 8003060:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 8003064:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8003068:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800306c:	b29b      	uxth	r3, r3
 800306e:	8013      	strh	r3, [r2, #0]

        if (ep->type == EP_TYPE_ISOC)
 8003070:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003072:	78db      	ldrb	r3, [r3, #3]
 8003074:	2b01      	cmp	r3, #1
 8003076:	f040 80a2 	bne.w	80031be <PCD_EP_ISR_Handler+0x6c2>
        {
          ep->xfer_len = 0U;
 800307a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800307c:	2200      	movs	r2, #0
 800307e:	619a      	str	r2, [r3, #24]

#if (USE_USB_DOUBLE_BUFFER == 1U)
          if (ep->doublebuffer != 0U)
 8003080:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003082:	7b1b      	ldrb	r3, [r3, #12]
 8003084:	2b00      	cmp	r3, #0
 8003086:	f000 8093 	beq.w	80031b0 <PCD_EP_ISR_Handler+0x6b4>
          {
            if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 800308a:	f8b7 304c 	ldrh.w	r3, [r7, #76]	@ 0x4c
 800308e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003092:	2b00      	cmp	r3, #0
 8003094:	d046      	beq.n	8003124 <PCD_EP_ISR_Handler+0x628>
            {
              PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8003096:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003098:	785b      	ldrb	r3, [r3, #1]
 800309a:	2b00      	cmp	r3, #0
 800309c:	d126      	bne.n	80030ec <PCD_EP_ISR_Handler+0x5f0>
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	681b      	ldr	r3, [r3, #0]
 80030a2:	627b      	str	r3, [r7, #36]	@ 0x24
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	681b      	ldr	r3, [r3, #0]
 80030a8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80030ac:	b29b      	uxth	r3, r3
 80030ae:	461a      	mov	r2, r3
 80030b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80030b2:	4413      	add	r3, r2
 80030b4:	627b      	str	r3, [r7, #36]	@ 0x24
 80030b6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80030b8:	781b      	ldrb	r3, [r3, #0]
 80030ba:	00da      	lsls	r2, r3, #3
 80030bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80030be:	4413      	add	r3, r2
 80030c0:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 80030c4:	623b      	str	r3, [r7, #32]
 80030c6:	6a3b      	ldr	r3, [r7, #32]
 80030c8:	881b      	ldrh	r3, [r3, #0]
 80030ca:	b29b      	uxth	r3, r3
 80030cc:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80030d0:	b29a      	uxth	r2, r3
 80030d2:	6a3b      	ldr	r3, [r7, #32]
 80030d4:	801a      	strh	r2, [r3, #0]
 80030d6:	6a3b      	ldr	r3, [r7, #32]
 80030d8:	881b      	ldrh	r3, [r3, #0]
 80030da:	b29b      	uxth	r3, r3
 80030dc:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80030e0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80030e4:	b29a      	uxth	r2, r3
 80030e6:	6a3b      	ldr	r3, [r7, #32]
 80030e8:	801a      	strh	r2, [r3, #0]
 80030ea:	e061      	b.n	80031b0 <PCD_EP_ISR_Handler+0x6b4>
 80030ec:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80030ee:	785b      	ldrb	r3, [r3, #1]
 80030f0:	2b01      	cmp	r3, #1
 80030f2:	d15d      	bne.n	80031b0 <PCD_EP_ISR_Handler+0x6b4>
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	681b      	ldr	r3, [r3, #0]
 80030f8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	681b      	ldr	r3, [r3, #0]
 80030fe:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8003102:	b29b      	uxth	r3, r3
 8003104:	461a      	mov	r2, r3
 8003106:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003108:	4413      	add	r3, r2
 800310a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800310c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800310e:	781b      	ldrb	r3, [r3, #0]
 8003110:	00da      	lsls	r2, r3, #3
 8003112:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003114:	4413      	add	r3, r2
 8003116:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800311a:	62bb      	str	r3, [r7, #40]	@ 0x28
 800311c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800311e:	2200      	movs	r2, #0
 8003120:	801a      	strh	r2, [r3, #0]
 8003122:	e045      	b.n	80031b0 <PCD_EP_ISR_Handler+0x6b4>
            }
            else
            {
              PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	681b      	ldr	r3, [r3, #0]
 8003128:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800312a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800312c:	785b      	ldrb	r3, [r3, #1]
 800312e:	2b00      	cmp	r3, #0
 8003130:	d126      	bne.n	8003180 <PCD_EP_ISR_Handler+0x684>
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	681b      	ldr	r3, [r3, #0]
 8003136:	637b      	str	r3, [r7, #52]	@ 0x34
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	681b      	ldr	r3, [r3, #0]
 800313c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8003140:	b29b      	uxth	r3, r3
 8003142:	461a      	mov	r2, r3
 8003144:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003146:	4413      	add	r3, r2
 8003148:	637b      	str	r3, [r7, #52]	@ 0x34
 800314a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800314c:	781b      	ldrb	r3, [r3, #0]
 800314e:	00da      	lsls	r2, r3, #3
 8003150:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003152:	4413      	add	r3, r2
 8003154:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8003158:	633b      	str	r3, [r7, #48]	@ 0x30
 800315a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800315c:	881b      	ldrh	r3, [r3, #0]
 800315e:	b29b      	uxth	r3, r3
 8003160:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003164:	b29a      	uxth	r2, r3
 8003166:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003168:	801a      	strh	r2, [r3, #0]
 800316a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800316c:	881b      	ldrh	r3, [r3, #0]
 800316e:	b29b      	uxth	r3, r3
 8003170:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8003174:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8003178:	b29a      	uxth	r2, r3
 800317a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800317c:	801a      	strh	r2, [r3, #0]
 800317e:	e017      	b.n	80031b0 <PCD_EP_ISR_Handler+0x6b4>
 8003180:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003182:	785b      	ldrb	r3, [r3, #1]
 8003184:	2b01      	cmp	r3, #1
 8003186:	d113      	bne.n	80031b0 <PCD_EP_ISR_Handler+0x6b4>
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	681b      	ldr	r3, [r3, #0]
 800318c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8003190:	b29b      	uxth	r3, r3
 8003192:	461a      	mov	r2, r3
 8003194:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003196:	4413      	add	r3, r2
 8003198:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800319a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800319c:	781b      	ldrb	r3, [r3, #0]
 800319e:	00da      	lsls	r2, r3, #3
 80031a0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80031a2:	4413      	add	r3, r2
 80031a4:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 80031a8:	63bb      	str	r3, [r7, #56]	@ 0x38
 80031aa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80031ac:	2200      	movs	r2, #0
 80031ae:	801a      	strh	r2, [r3, #0]

          /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataInStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataInStageCallback(hpcd, ep->num);
 80031b0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80031b2:	781b      	ldrb	r3, [r3, #0]
 80031b4:	4619      	mov	r1, r3
 80031b6:	6878      	ldr	r0, [r7, #4]
 80031b8:	f008 f811 	bl	800b1de <HAL_PCD_DataInStageCallback>
 80031bc:	e051      	b.n	8003262 <PCD_EP_ISR_Handler+0x766>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          /* Manage Single Buffer Transaction */
          if ((wEPVal & USB_EP_KIND) == 0U)
 80031be:	f8b7 304c 	ldrh.w	r3, [r7, #76]	@ 0x4c
 80031c2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80031c6:	2b00      	cmp	r3, #0
 80031c8:	d144      	bne.n	8003254 <PCD_EP_ISR_Handler+0x758>
          {
            /* multi-packet on the NON control IN endpoint */
            TxPctSize = (uint16_t)PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	681b      	ldr	r3, [r3, #0]
 80031ce:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80031d2:	b29b      	uxth	r3, r3
 80031d4:	461a      	mov	r2, r3
 80031d6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80031d8:	781b      	ldrb	r3, [r3, #0]
 80031da:	00db      	lsls	r3, r3, #3
 80031dc:	4413      	add	r3, r2
 80031de:	687a      	ldr	r2, [r7, #4]
 80031e0:	6812      	ldr	r2, [r2, #0]
 80031e2:	4413      	add	r3, r2
 80031e4:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 80031e8:	881b      	ldrh	r3, [r3, #0]
 80031ea:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80031ee:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40

            if (ep->xfer_len > TxPctSize)
 80031f2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80031f4:	699a      	ldr	r2, [r3, #24]
 80031f6:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 80031fa:	429a      	cmp	r2, r3
 80031fc:	d907      	bls.n	800320e <PCD_EP_ISR_Handler+0x712>
            {
              ep->xfer_len -= TxPctSize;
 80031fe:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003200:	699a      	ldr	r2, [r3, #24]
 8003202:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 8003206:	1ad2      	subs	r2, r2, r3
 8003208:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800320a:	619a      	str	r2, [r3, #24]
 800320c:	e002      	b.n	8003214 <PCD_EP_ISR_Handler+0x718>
            }
            else
            {
              ep->xfer_len = 0U;
 800320e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003210:	2200      	movs	r2, #0
 8003212:	619a      	str	r2, [r3, #24]
            }

            /* Zero Length Packet? */
            if (ep->xfer_len == 0U)
 8003214:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003216:	699b      	ldr	r3, [r3, #24]
 8003218:	2b00      	cmp	r3, #0
 800321a:	d106      	bne.n	800322a <PCD_EP_ISR_Handler+0x72e>
            {
              /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->DataInStageCallback(hpcd, ep->num);
#else
              HAL_PCD_DataInStageCallback(hpcd, ep->num);
 800321c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800321e:	781b      	ldrb	r3, [r3, #0]
 8003220:	4619      	mov	r1, r3
 8003222:	6878      	ldr	r0, [r7, #4]
 8003224:	f007 ffdb 	bl	800b1de <HAL_PCD_DataInStageCallback>
 8003228:	e01b      	b.n	8003262 <PCD_EP_ISR_Handler+0x766>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }
            else
            {
              /* Transfer is not yet Done */
              ep->xfer_buff += TxPctSize;
 800322a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800322c:	695a      	ldr	r2, [r3, #20]
 800322e:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 8003232:	441a      	add	r2, r3
 8003234:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003236:	615a      	str	r2, [r3, #20]
              ep->xfer_count += TxPctSize;
 8003238:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800323a:	69da      	ldr	r2, [r3, #28]
 800323c:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 8003240:	441a      	add	r2, r3
 8003242:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003244:	61da      	str	r2, [r3, #28]
              (void)USB_EPStartXfer(hpcd->Instance, ep);
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	681b      	ldr	r3, [r3, #0]
 800324a:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800324c:	4618      	mov	r0, r3
 800324e:	f004 fc92 	bl	8007b76 <USB_EPStartXfer>
 8003252:	e006      	b.n	8003262 <PCD_EP_ISR_Handler+0x766>
          }
#if (USE_USB_DOUBLE_BUFFER == 1U)
          /* Double Buffer bulk IN (bulk transfer Len > Ep_Mps) */
          else
          {
            (void)HAL_PCD_EP_DB_Transmit(hpcd, ep, wEPVal);
 8003254:	f8b7 304c 	ldrh.w	r3, [r7, #76]	@ 0x4c
 8003258:	461a      	mov	r2, r3
 800325a:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800325c:	6878      	ldr	r0, [r7, #4]
 800325e:	f000 f917 	bl	8003490 <HAL_PCD_EP_DB_Transmit>
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	681b      	ldr	r3, [r3, #0]
 8003266:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800326a:	b29b      	uxth	r3, r3
 800326c:	b21b      	sxth	r3, r3
 800326e:	2b00      	cmp	r3, #0
 8003270:	f6ff ac49 	blt.w	8002b06 <PCD_EP_ISR_Handler+0xa>
        }
      }
    }
  }

  return HAL_OK;
 8003274:	2300      	movs	r3, #0
}
 8003276:	4618      	mov	r0, r3
 8003278:	3758      	adds	r7, #88	@ 0x58
 800327a:	46bd      	mov	sp, r7
 800327c:	bd80      	pop	{r7, pc}

0800327e <HAL_PCD_EP_DB_Receive>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static uint16_t HAL_PCD_EP_DB_Receive(PCD_HandleTypeDef *hpcd,
                                      PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 800327e:	b580      	push	{r7, lr}
 8003280:	b088      	sub	sp, #32
 8003282:	af00      	add	r7, sp, #0
 8003284:	60f8      	str	r0, [r7, #12]
 8003286:	60b9      	str	r1, [r7, #8]
 8003288:	4613      	mov	r3, r2
 800328a:	80fb      	strh	r3, [r7, #6]
  uint16_t count;

  /* Manage Buffer0 OUT */
  if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 800328c:	88fb      	ldrh	r3, [r7, #6]
 800328e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003292:	2b00      	cmp	r3, #0
 8003294:	d07c      	beq.n	8003390 <HAL_PCD_EP_DB_Receive+0x112>
  {
    /* Get count of received Data on buffer0 */
    count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8003296:	68fb      	ldr	r3, [r7, #12]
 8003298:	681b      	ldr	r3, [r3, #0]
 800329a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800329e:	b29b      	uxth	r3, r3
 80032a0:	461a      	mov	r2, r3
 80032a2:	68bb      	ldr	r3, [r7, #8]
 80032a4:	781b      	ldrb	r3, [r3, #0]
 80032a6:	00db      	lsls	r3, r3, #3
 80032a8:	4413      	add	r3, r2
 80032aa:	68fa      	ldr	r2, [r7, #12]
 80032ac:	6812      	ldr	r2, [r2, #0]
 80032ae:	4413      	add	r3, r2
 80032b0:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 80032b4:	881b      	ldrh	r3, [r3, #0]
 80032b6:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80032ba:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 80032bc:	68bb      	ldr	r3, [r7, #8]
 80032be:	699a      	ldr	r2, [r3, #24]
 80032c0:	8b7b      	ldrh	r3, [r7, #26]
 80032c2:	429a      	cmp	r2, r3
 80032c4:	d306      	bcc.n	80032d4 <HAL_PCD_EP_DB_Receive+0x56>
    {
      ep->xfer_len -= count;
 80032c6:	68bb      	ldr	r3, [r7, #8]
 80032c8:	699a      	ldr	r2, [r3, #24]
 80032ca:	8b7b      	ldrh	r3, [r7, #26]
 80032cc:	1ad2      	subs	r2, r2, r3
 80032ce:	68bb      	ldr	r3, [r7, #8]
 80032d0:	619a      	str	r2, [r3, #24]
 80032d2:	e002      	b.n	80032da <HAL_PCD_EP_DB_Receive+0x5c>
    }
    else
    {
      ep->xfer_len = 0U;
 80032d4:	68bb      	ldr	r3, [r7, #8]
 80032d6:	2200      	movs	r2, #0
 80032d8:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 80032da:	68bb      	ldr	r3, [r7, #8]
 80032dc:	699b      	ldr	r3, [r3, #24]
 80032de:	2b00      	cmp	r3, #0
 80032e0:	d123      	bne.n	800332a <HAL_PCD_EP_DB_Receive+0xac>
    {
      /* set NAK to OUT endpoint since double buffer is enabled */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 80032e2:	68fb      	ldr	r3, [r7, #12]
 80032e4:	681b      	ldr	r3, [r3, #0]
 80032e6:	461a      	mov	r2, r3
 80032e8:	68bb      	ldr	r3, [r7, #8]
 80032ea:	781b      	ldrb	r3, [r3, #0]
 80032ec:	009b      	lsls	r3, r3, #2
 80032ee:	4413      	add	r3, r2
 80032f0:	881b      	ldrh	r3, [r3, #0]
 80032f2:	b29b      	uxth	r3, r3
 80032f4:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80032f8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80032fc:	833b      	strh	r3, [r7, #24]
 80032fe:	8b3b      	ldrh	r3, [r7, #24]
 8003300:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8003304:	833b      	strh	r3, [r7, #24]
 8003306:	68fb      	ldr	r3, [r7, #12]
 8003308:	681b      	ldr	r3, [r3, #0]
 800330a:	461a      	mov	r2, r3
 800330c:	68bb      	ldr	r3, [r7, #8]
 800330e:	781b      	ldrb	r3, [r3, #0]
 8003310:	009b      	lsls	r3, r3, #2
 8003312:	441a      	add	r2, r3
 8003314:	8b3b      	ldrh	r3, [r7, #24]
 8003316:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800331a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800331e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003322:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003326:	b29b      	uxth	r3, r3
 8003328:	8013      	strh	r3, [r2, #0]
    }

    /* Check if Buffer1 is in blocked state which requires to toggle */
    if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 800332a:	88fb      	ldrh	r3, [r7, #6]
 800332c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003330:	2b00      	cmp	r3, #0
 8003332:	d01f      	beq.n	8003374 <HAL_PCD_EP_DB_Receive+0xf6>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 8003334:	68fb      	ldr	r3, [r7, #12]
 8003336:	681b      	ldr	r3, [r3, #0]
 8003338:	461a      	mov	r2, r3
 800333a:	68bb      	ldr	r3, [r7, #8]
 800333c:	781b      	ldrb	r3, [r3, #0]
 800333e:	009b      	lsls	r3, r3, #2
 8003340:	4413      	add	r3, r2
 8003342:	881b      	ldrh	r3, [r3, #0]
 8003344:	b29b      	uxth	r3, r3
 8003346:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800334a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800334e:	82fb      	strh	r3, [r7, #22]
 8003350:	68fb      	ldr	r3, [r7, #12]
 8003352:	681b      	ldr	r3, [r3, #0]
 8003354:	461a      	mov	r2, r3
 8003356:	68bb      	ldr	r3, [r7, #8]
 8003358:	781b      	ldrb	r3, [r3, #0]
 800335a:	009b      	lsls	r3, r3, #2
 800335c:	441a      	add	r2, r3
 800335e:	8afb      	ldrh	r3, [r7, #22]
 8003360:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8003364:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8003368:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800336c:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8003370:	b29b      	uxth	r3, r3
 8003372:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 8003374:	8b7b      	ldrh	r3, [r7, #26]
 8003376:	2b00      	cmp	r3, #0
 8003378:	f000 8085 	beq.w	8003486 <HAL_PCD_EP_DB_Receive+0x208>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 800337c:	68fb      	ldr	r3, [r7, #12]
 800337e:	6818      	ldr	r0, [r3, #0]
 8003380:	68bb      	ldr	r3, [r7, #8]
 8003382:	6959      	ldr	r1, [r3, #20]
 8003384:	68bb      	ldr	r3, [r7, #8]
 8003386:	891a      	ldrh	r2, [r3, #8]
 8003388:	8b7b      	ldrh	r3, [r7, #26]
 800338a:	f006 f917 	bl	80095bc <USB_ReadPMA>
 800338e:	e07a      	b.n	8003486 <HAL_PCD_EP_DB_Receive+0x208>
  }
  /* Manage Buffer 1 DTOG_RX=0 */
  else
  {
    /* Get count of received data */
    count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8003390:	68fb      	ldr	r3, [r7, #12]
 8003392:	681b      	ldr	r3, [r3, #0]
 8003394:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8003398:	b29b      	uxth	r3, r3
 800339a:	461a      	mov	r2, r3
 800339c:	68bb      	ldr	r3, [r7, #8]
 800339e:	781b      	ldrb	r3, [r3, #0]
 80033a0:	00db      	lsls	r3, r3, #3
 80033a2:	4413      	add	r3, r2
 80033a4:	68fa      	ldr	r2, [r7, #12]
 80033a6:	6812      	ldr	r2, [r2, #0]
 80033a8:	4413      	add	r3, r2
 80033aa:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 80033ae:	881b      	ldrh	r3, [r3, #0]
 80033b0:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80033b4:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 80033b6:	68bb      	ldr	r3, [r7, #8]
 80033b8:	699a      	ldr	r2, [r3, #24]
 80033ba:	8b7b      	ldrh	r3, [r7, #26]
 80033bc:	429a      	cmp	r2, r3
 80033be:	d306      	bcc.n	80033ce <HAL_PCD_EP_DB_Receive+0x150>
    {
      ep->xfer_len -= count;
 80033c0:	68bb      	ldr	r3, [r7, #8]
 80033c2:	699a      	ldr	r2, [r3, #24]
 80033c4:	8b7b      	ldrh	r3, [r7, #26]
 80033c6:	1ad2      	subs	r2, r2, r3
 80033c8:	68bb      	ldr	r3, [r7, #8]
 80033ca:	619a      	str	r2, [r3, #24]
 80033cc:	e002      	b.n	80033d4 <HAL_PCD_EP_DB_Receive+0x156>
    }
    else
    {
      ep->xfer_len = 0U;
 80033ce:	68bb      	ldr	r3, [r7, #8]
 80033d0:	2200      	movs	r2, #0
 80033d2:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 80033d4:	68bb      	ldr	r3, [r7, #8]
 80033d6:	699b      	ldr	r3, [r3, #24]
 80033d8:	2b00      	cmp	r3, #0
 80033da:	d123      	bne.n	8003424 <HAL_PCD_EP_DB_Receive+0x1a6>
    {
      /* set NAK on the current endpoint */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 80033dc:	68fb      	ldr	r3, [r7, #12]
 80033de:	681b      	ldr	r3, [r3, #0]
 80033e0:	461a      	mov	r2, r3
 80033e2:	68bb      	ldr	r3, [r7, #8]
 80033e4:	781b      	ldrb	r3, [r3, #0]
 80033e6:	009b      	lsls	r3, r3, #2
 80033e8:	4413      	add	r3, r2
 80033ea:	881b      	ldrh	r3, [r3, #0]
 80033ec:	b29b      	uxth	r3, r3
 80033ee:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80033f2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80033f6:	83fb      	strh	r3, [r7, #30]
 80033f8:	8bfb      	ldrh	r3, [r7, #30]
 80033fa:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 80033fe:	83fb      	strh	r3, [r7, #30]
 8003400:	68fb      	ldr	r3, [r7, #12]
 8003402:	681b      	ldr	r3, [r3, #0]
 8003404:	461a      	mov	r2, r3
 8003406:	68bb      	ldr	r3, [r7, #8]
 8003408:	781b      	ldrb	r3, [r3, #0]
 800340a:	009b      	lsls	r3, r3, #2
 800340c:	441a      	add	r2, r3
 800340e:	8bfb      	ldrh	r3, [r7, #30]
 8003410:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8003414:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8003418:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800341c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003420:	b29b      	uxth	r3, r3
 8003422:	8013      	strh	r3, [r2, #0]
    }

    /*Need to FreeUser Buffer*/
    if ((wEPVal & USB_EP_DTOG_TX) == 0U)
 8003424:	88fb      	ldrh	r3, [r7, #6]
 8003426:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800342a:	2b00      	cmp	r3, #0
 800342c:	d11f      	bne.n	800346e <HAL_PCD_EP_DB_Receive+0x1f0>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 800342e:	68fb      	ldr	r3, [r7, #12]
 8003430:	681b      	ldr	r3, [r3, #0]
 8003432:	461a      	mov	r2, r3
 8003434:	68bb      	ldr	r3, [r7, #8]
 8003436:	781b      	ldrb	r3, [r3, #0]
 8003438:	009b      	lsls	r3, r3, #2
 800343a:	4413      	add	r3, r2
 800343c:	881b      	ldrh	r3, [r3, #0]
 800343e:	b29b      	uxth	r3, r3
 8003440:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8003444:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003448:	83bb      	strh	r3, [r7, #28]
 800344a:	68fb      	ldr	r3, [r7, #12]
 800344c:	681b      	ldr	r3, [r3, #0]
 800344e:	461a      	mov	r2, r3
 8003450:	68bb      	ldr	r3, [r7, #8]
 8003452:	781b      	ldrb	r3, [r3, #0]
 8003454:	009b      	lsls	r3, r3, #2
 8003456:	441a      	add	r2, r3
 8003458:	8bbb      	ldrh	r3, [r7, #28]
 800345a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800345e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8003462:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003466:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800346a:	b29b      	uxth	r3, r3
 800346c:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 800346e:	8b7b      	ldrh	r3, [r7, #26]
 8003470:	2b00      	cmp	r3, #0
 8003472:	d008      	beq.n	8003486 <HAL_PCD_EP_DB_Receive+0x208>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 8003474:	68fb      	ldr	r3, [r7, #12]
 8003476:	6818      	ldr	r0, [r3, #0]
 8003478:	68bb      	ldr	r3, [r7, #8]
 800347a:	6959      	ldr	r1, [r3, #20]
 800347c:	68bb      	ldr	r3, [r7, #8]
 800347e:	895a      	ldrh	r2, [r3, #10]
 8003480:	8b7b      	ldrh	r3, [r7, #26]
 8003482:	f006 f89b 	bl	80095bc <USB_ReadPMA>
    }
  }

  return count;
 8003486:	8b7b      	ldrh	r3, [r7, #26]
}
 8003488:	4618      	mov	r0, r3
 800348a:	3720      	adds	r7, #32
 800348c:	46bd      	mov	sp, r7
 800348e:	bd80      	pop	{r7, pc}

08003490 <HAL_PCD_EP_DB_Transmit>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static HAL_StatusTypeDef HAL_PCD_EP_DB_Transmit(PCD_HandleTypeDef *hpcd,
                                                PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 8003490:	b580      	push	{r7, lr}
 8003492:	b0a4      	sub	sp, #144	@ 0x90
 8003494:	af00      	add	r7, sp, #0
 8003496:	60f8      	str	r0, [r7, #12]
 8003498:	60b9      	str	r1, [r7, #8]
 800349a:	4613      	mov	r3, r2
 800349c:	80fb      	strh	r3, [r7, #6]
  uint32_t len;
  uint16_t TxPctSize;

  /* Data Buffer0 ACK received */
  if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 800349e:	88fb      	ldrh	r3, [r7, #6]
 80034a0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80034a4:	2b00      	cmp	r3, #0
 80034a6:	f000 81db 	beq.w	8003860 <HAL_PCD_EP_DB_Transmit+0x3d0>
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 80034aa:	68fb      	ldr	r3, [r7, #12]
 80034ac:	681b      	ldr	r3, [r3, #0]
 80034ae:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80034b2:	b29b      	uxth	r3, r3
 80034b4:	461a      	mov	r2, r3
 80034b6:	68bb      	ldr	r3, [r7, #8]
 80034b8:	781b      	ldrb	r3, [r3, #0]
 80034ba:	00db      	lsls	r3, r3, #3
 80034bc:	4413      	add	r3, r2
 80034be:	68fa      	ldr	r2, [r7, #12]
 80034c0:	6812      	ldr	r2, [r2, #0]
 80034c2:	4413      	add	r3, r2
 80034c4:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 80034c8:	881b      	ldrh	r3, [r3, #0]
 80034ca:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80034ce:	f8a7 3088 	strh.w	r3, [r7, #136]	@ 0x88

    if (ep->xfer_len > TxPctSize)
 80034d2:	68bb      	ldr	r3, [r7, #8]
 80034d4:	699a      	ldr	r2, [r3, #24]
 80034d6:	f8b7 3088 	ldrh.w	r3, [r7, #136]	@ 0x88
 80034da:	429a      	cmp	r2, r3
 80034dc:	d907      	bls.n	80034ee <HAL_PCD_EP_DB_Transmit+0x5e>
    {
      ep->xfer_len -= TxPctSize;
 80034de:	68bb      	ldr	r3, [r7, #8]
 80034e0:	699a      	ldr	r2, [r3, #24]
 80034e2:	f8b7 3088 	ldrh.w	r3, [r7, #136]	@ 0x88
 80034e6:	1ad2      	subs	r2, r2, r3
 80034e8:	68bb      	ldr	r3, [r7, #8]
 80034ea:	619a      	str	r2, [r3, #24]
 80034ec:	e002      	b.n	80034f4 <HAL_PCD_EP_DB_Transmit+0x64>
    }
    else
    {
      ep->xfer_len = 0U;
 80034ee:	68bb      	ldr	r3, [r7, #8]
 80034f0:	2200      	movs	r2, #0
 80034f2:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 80034f4:	68bb      	ldr	r3, [r7, #8]
 80034f6:	699b      	ldr	r3, [r3, #24]
 80034f8:	2b00      	cmp	r3, #0
 80034fa:	f040 80b9 	bne.w	8003670 <HAL_PCD_EP_DB_Transmit+0x1e0>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 80034fe:	68bb      	ldr	r3, [r7, #8]
 8003500:	785b      	ldrb	r3, [r3, #1]
 8003502:	2b00      	cmp	r3, #0
 8003504:	d126      	bne.n	8003554 <HAL_PCD_EP_DB_Transmit+0xc4>
 8003506:	68fb      	ldr	r3, [r7, #12]
 8003508:	681b      	ldr	r3, [r3, #0]
 800350a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800350c:	68fb      	ldr	r3, [r7, #12]
 800350e:	681b      	ldr	r3, [r3, #0]
 8003510:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8003514:	b29b      	uxth	r3, r3
 8003516:	461a      	mov	r2, r3
 8003518:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800351a:	4413      	add	r3, r2
 800351c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800351e:	68bb      	ldr	r3, [r7, #8]
 8003520:	781b      	ldrb	r3, [r3, #0]
 8003522:	00da      	lsls	r2, r3, #3
 8003524:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003526:	4413      	add	r3, r2
 8003528:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800352c:	62bb      	str	r3, [r7, #40]	@ 0x28
 800352e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003530:	881b      	ldrh	r3, [r3, #0]
 8003532:	b29b      	uxth	r3, r3
 8003534:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003538:	b29a      	uxth	r2, r3
 800353a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800353c:	801a      	strh	r2, [r3, #0]
 800353e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003540:	881b      	ldrh	r3, [r3, #0]
 8003542:	b29b      	uxth	r3, r3
 8003544:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8003548:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800354c:	b29a      	uxth	r2, r3
 800354e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003550:	801a      	strh	r2, [r3, #0]
 8003552:	e01a      	b.n	800358a <HAL_PCD_EP_DB_Transmit+0xfa>
 8003554:	68bb      	ldr	r3, [r7, #8]
 8003556:	785b      	ldrb	r3, [r3, #1]
 8003558:	2b01      	cmp	r3, #1
 800355a:	d116      	bne.n	800358a <HAL_PCD_EP_DB_Transmit+0xfa>
 800355c:	68fb      	ldr	r3, [r7, #12]
 800355e:	681b      	ldr	r3, [r3, #0]
 8003560:	637b      	str	r3, [r7, #52]	@ 0x34
 8003562:	68fb      	ldr	r3, [r7, #12]
 8003564:	681b      	ldr	r3, [r3, #0]
 8003566:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800356a:	b29b      	uxth	r3, r3
 800356c:	461a      	mov	r2, r3
 800356e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003570:	4413      	add	r3, r2
 8003572:	637b      	str	r3, [r7, #52]	@ 0x34
 8003574:	68bb      	ldr	r3, [r7, #8]
 8003576:	781b      	ldrb	r3, [r3, #0]
 8003578:	00da      	lsls	r2, r3, #3
 800357a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800357c:	4413      	add	r3, r2
 800357e:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8003582:	633b      	str	r3, [r7, #48]	@ 0x30
 8003584:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003586:	2200      	movs	r2, #0
 8003588:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 800358a:	68fb      	ldr	r3, [r7, #12]
 800358c:	681b      	ldr	r3, [r3, #0]
 800358e:	627b      	str	r3, [r7, #36]	@ 0x24
 8003590:	68bb      	ldr	r3, [r7, #8]
 8003592:	785b      	ldrb	r3, [r3, #1]
 8003594:	2b00      	cmp	r3, #0
 8003596:	d126      	bne.n	80035e6 <HAL_PCD_EP_DB_Transmit+0x156>
 8003598:	68fb      	ldr	r3, [r7, #12]
 800359a:	681b      	ldr	r3, [r3, #0]
 800359c:	61fb      	str	r3, [r7, #28]
 800359e:	68fb      	ldr	r3, [r7, #12]
 80035a0:	681b      	ldr	r3, [r3, #0]
 80035a2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80035a6:	b29b      	uxth	r3, r3
 80035a8:	461a      	mov	r2, r3
 80035aa:	69fb      	ldr	r3, [r7, #28]
 80035ac:	4413      	add	r3, r2
 80035ae:	61fb      	str	r3, [r7, #28]
 80035b0:	68bb      	ldr	r3, [r7, #8]
 80035b2:	781b      	ldrb	r3, [r3, #0]
 80035b4:	00da      	lsls	r2, r3, #3
 80035b6:	69fb      	ldr	r3, [r7, #28]
 80035b8:	4413      	add	r3, r2
 80035ba:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 80035be:	61bb      	str	r3, [r7, #24]
 80035c0:	69bb      	ldr	r3, [r7, #24]
 80035c2:	881b      	ldrh	r3, [r3, #0]
 80035c4:	b29b      	uxth	r3, r3
 80035c6:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80035ca:	b29a      	uxth	r2, r3
 80035cc:	69bb      	ldr	r3, [r7, #24]
 80035ce:	801a      	strh	r2, [r3, #0]
 80035d0:	69bb      	ldr	r3, [r7, #24]
 80035d2:	881b      	ldrh	r3, [r3, #0]
 80035d4:	b29b      	uxth	r3, r3
 80035d6:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80035da:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80035de:	b29a      	uxth	r2, r3
 80035e0:	69bb      	ldr	r3, [r7, #24]
 80035e2:	801a      	strh	r2, [r3, #0]
 80035e4:	e017      	b.n	8003616 <HAL_PCD_EP_DB_Transmit+0x186>
 80035e6:	68bb      	ldr	r3, [r7, #8]
 80035e8:	785b      	ldrb	r3, [r3, #1]
 80035ea:	2b01      	cmp	r3, #1
 80035ec:	d113      	bne.n	8003616 <HAL_PCD_EP_DB_Transmit+0x186>
 80035ee:	68fb      	ldr	r3, [r7, #12]
 80035f0:	681b      	ldr	r3, [r3, #0]
 80035f2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80035f6:	b29b      	uxth	r3, r3
 80035f8:	461a      	mov	r2, r3
 80035fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80035fc:	4413      	add	r3, r2
 80035fe:	627b      	str	r3, [r7, #36]	@ 0x24
 8003600:	68bb      	ldr	r3, [r7, #8]
 8003602:	781b      	ldrb	r3, [r3, #0]
 8003604:	00da      	lsls	r2, r3, #3
 8003606:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003608:	4413      	add	r3, r2
 800360a:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800360e:	623b      	str	r3, [r7, #32]
 8003610:	6a3b      	ldr	r3, [r7, #32]
 8003612:	2200      	movs	r2, #0
 8003614:	801a      	strh	r2, [r3, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8003616:	68bb      	ldr	r3, [r7, #8]
 8003618:	781b      	ldrb	r3, [r3, #0]
 800361a:	4619      	mov	r1, r3
 800361c:	68f8      	ldr	r0, [r7, #12]
 800361e:	f007 fdde 	bl	800b1de <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8003622:	88fb      	ldrh	r3, [r7, #6]
 8003624:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003628:	2b00      	cmp	r3, #0
 800362a:	f000 82fa 	beq.w	8003c22 <HAL_PCD_EP_DB_Transmit+0x792>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 800362e:	68fb      	ldr	r3, [r7, #12]
 8003630:	681b      	ldr	r3, [r3, #0]
 8003632:	461a      	mov	r2, r3
 8003634:	68bb      	ldr	r3, [r7, #8]
 8003636:	781b      	ldrb	r3, [r3, #0]
 8003638:	009b      	lsls	r3, r3, #2
 800363a:	4413      	add	r3, r2
 800363c:	881b      	ldrh	r3, [r3, #0]
 800363e:	b29b      	uxth	r3, r3
 8003640:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8003644:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003648:	82fb      	strh	r3, [r7, #22]
 800364a:	68fb      	ldr	r3, [r7, #12]
 800364c:	681b      	ldr	r3, [r3, #0]
 800364e:	461a      	mov	r2, r3
 8003650:	68bb      	ldr	r3, [r7, #8]
 8003652:	781b      	ldrb	r3, [r3, #0]
 8003654:	009b      	lsls	r3, r3, #2
 8003656:	441a      	add	r2, r3
 8003658:	8afb      	ldrh	r3, [r7, #22]
 800365a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800365e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8003662:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8003666:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800366a:	b29b      	uxth	r3, r3
 800366c:	8013      	strh	r3, [r2, #0]
 800366e:	e2d8      	b.n	8003c22 <HAL_PCD_EP_DB_Transmit+0x792>
      }
    }
    else /* Transfer is not yet Done */
    {
      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8003670:	88fb      	ldrh	r3, [r7, #6]
 8003672:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003676:	2b00      	cmp	r3, #0
 8003678:	d021      	beq.n	80036be <HAL_PCD_EP_DB_Transmit+0x22e>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 800367a:	68fb      	ldr	r3, [r7, #12]
 800367c:	681b      	ldr	r3, [r3, #0]
 800367e:	461a      	mov	r2, r3
 8003680:	68bb      	ldr	r3, [r7, #8]
 8003682:	781b      	ldrb	r3, [r3, #0]
 8003684:	009b      	lsls	r3, r3, #2
 8003686:	4413      	add	r3, r2
 8003688:	881b      	ldrh	r3, [r3, #0]
 800368a:	b29b      	uxth	r3, r3
 800368c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8003690:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003694:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 8003698:	68fb      	ldr	r3, [r7, #12]
 800369a:	681b      	ldr	r3, [r3, #0]
 800369c:	461a      	mov	r2, r3
 800369e:	68bb      	ldr	r3, [r7, #8]
 80036a0:	781b      	ldrb	r3, [r3, #0]
 80036a2:	009b      	lsls	r3, r3, #2
 80036a4:	441a      	add	r2, r3
 80036a6:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 80036aa:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80036ae:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80036b2:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80036b6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80036ba:	b29b      	uxth	r3, r3
 80036bc:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 80036be:	68bb      	ldr	r3, [r7, #8]
 80036c0:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80036c4:	2b01      	cmp	r3, #1
 80036c6:	f040 82ac 	bne.w	8003c22 <HAL_PCD_EP_DB_Transmit+0x792>
      {
        ep->xfer_buff += TxPctSize;
 80036ca:	68bb      	ldr	r3, [r7, #8]
 80036cc:	695a      	ldr	r2, [r3, #20]
 80036ce:	f8b7 3088 	ldrh.w	r3, [r7, #136]	@ 0x88
 80036d2:	441a      	add	r2, r3
 80036d4:	68bb      	ldr	r3, [r7, #8]
 80036d6:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxPctSize;
 80036d8:	68bb      	ldr	r3, [r7, #8]
 80036da:	69da      	ldr	r2, [r3, #28]
 80036dc:	f8b7 3088 	ldrh.w	r3, [r7, #136]	@ 0x88
 80036e0:	441a      	add	r2, r3
 80036e2:	68bb      	ldr	r3, [r7, #8]
 80036e4:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 80036e6:	68bb      	ldr	r3, [r7, #8]
 80036e8:	6a1a      	ldr	r2, [r3, #32]
 80036ea:	68bb      	ldr	r3, [r7, #8]
 80036ec:	691b      	ldr	r3, [r3, #16]
 80036ee:	429a      	cmp	r2, r3
 80036f0:	d30b      	bcc.n	800370a <HAL_PCD_EP_DB_Transmit+0x27a>
        {
          len = ep->maxpacket;
 80036f2:	68bb      	ldr	r3, [r7, #8]
 80036f4:	691b      	ldr	r3, [r3, #16]
 80036f6:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
          ep->xfer_len_db -= len;
 80036fa:	68bb      	ldr	r3, [r7, #8]
 80036fc:	6a1a      	ldr	r2, [r3, #32]
 80036fe:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8003702:	1ad2      	subs	r2, r2, r3
 8003704:	68bb      	ldr	r3, [r7, #8]
 8003706:	621a      	str	r2, [r3, #32]
 8003708:	e017      	b.n	800373a <HAL_PCD_EP_DB_Transmit+0x2aa>
        }
        else if (ep->xfer_len_db == 0U)
 800370a:	68bb      	ldr	r3, [r7, #8]
 800370c:	6a1b      	ldr	r3, [r3, #32]
 800370e:	2b00      	cmp	r3, #0
 8003710:	d108      	bne.n	8003724 <HAL_PCD_EP_DB_Transmit+0x294>
        {
          len = TxPctSize;
 8003712:	f8b7 3088 	ldrh.w	r3, [r7, #136]	@ 0x88
 8003716:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
          ep->xfer_fill_db = 0U;
 800371a:	68bb      	ldr	r3, [r7, #8]
 800371c:	2200      	movs	r2, #0
 800371e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
 8003722:	e00a      	b.n	800373a <HAL_PCD_EP_DB_Transmit+0x2aa>
        }
        else
        {
          ep->xfer_fill_db = 0U;
 8003724:	68bb      	ldr	r3, [r7, #8]
 8003726:	2200      	movs	r2, #0
 8003728:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
          len = ep->xfer_len_db;
 800372c:	68bb      	ldr	r3, [r7, #8]
 800372e:	6a1b      	ldr	r3, [r3, #32]
 8003730:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
          ep->xfer_len_db = 0U;
 8003734:	68bb      	ldr	r3, [r7, #8]
 8003736:	2200      	movs	r2, #0
 8003738:	621a      	str	r2, [r3, #32]
        }

        /* Write remaining Data to Buffer */
        /* Set the Double buffer counter for pma buffer1 */
        PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 800373a:	68bb      	ldr	r3, [r7, #8]
 800373c:	785b      	ldrb	r3, [r3, #1]
 800373e:	2b00      	cmp	r3, #0
 8003740:	d165      	bne.n	800380e <HAL_PCD_EP_DB_Transmit+0x37e>
 8003742:	68fb      	ldr	r3, [r7, #12]
 8003744:	681b      	ldr	r3, [r3, #0]
 8003746:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003748:	68fb      	ldr	r3, [r7, #12]
 800374a:	681b      	ldr	r3, [r3, #0]
 800374c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8003750:	b29b      	uxth	r3, r3
 8003752:	461a      	mov	r2, r3
 8003754:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003756:	4413      	add	r3, r2
 8003758:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800375a:	68bb      	ldr	r3, [r7, #8]
 800375c:	781b      	ldrb	r3, [r3, #0]
 800375e:	00da      	lsls	r2, r3, #3
 8003760:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003762:	4413      	add	r3, r2
 8003764:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8003768:	63bb      	str	r3, [r7, #56]	@ 0x38
 800376a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800376c:	881b      	ldrh	r3, [r3, #0]
 800376e:	b29b      	uxth	r3, r3
 8003770:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003774:	b29a      	uxth	r2, r3
 8003776:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003778:	801a      	strh	r2, [r3, #0]
 800377a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800377e:	2b00      	cmp	r3, #0
 8003780:	d10a      	bne.n	8003798 <HAL_PCD_EP_DB_Transmit+0x308>
 8003782:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003784:	881b      	ldrh	r3, [r3, #0]
 8003786:	b29b      	uxth	r3, r3
 8003788:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800378c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8003790:	b29a      	uxth	r2, r3
 8003792:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003794:	801a      	strh	r2, [r3, #0]
 8003796:	e057      	b.n	8003848 <HAL_PCD_EP_DB_Transmit+0x3b8>
 8003798:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800379c:	2b3e      	cmp	r3, #62	@ 0x3e
 800379e:	d818      	bhi.n	80037d2 <HAL_PCD_EP_DB_Transmit+0x342>
 80037a0:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80037a4:	085b      	lsrs	r3, r3, #1
 80037a6:	64bb      	str	r3, [r7, #72]	@ 0x48
 80037a8:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80037ac:	f003 0301 	and.w	r3, r3, #1
 80037b0:	2b00      	cmp	r3, #0
 80037b2:	d002      	beq.n	80037ba <HAL_PCD_EP_DB_Transmit+0x32a>
 80037b4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80037b6:	3301      	adds	r3, #1
 80037b8:	64bb      	str	r3, [r7, #72]	@ 0x48
 80037ba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80037bc:	881b      	ldrh	r3, [r3, #0]
 80037be:	b29a      	uxth	r2, r3
 80037c0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80037c2:	b29b      	uxth	r3, r3
 80037c4:	029b      	lsls	r3, r3, #10
 80037c6:	b29b      	uxth	r3, r3
 80037c8:	4313      	orrs	r3, r2
 80037ca:	b29a      	uxth	r2, r3
 80037cc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80037ce:	801a      	strh	r2, [r3, #0]
 80037d0:	e03a      	b.n	8003848 <HAL_PCD_EP_DB_Transmit+0x3b8>
 80037d2:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80037d6:	095b      	lsrs	r3, r3, #5
 80037d8:	64bb      	str	r3, [r7, #72]	@ 0x48
 80037da:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80037de:	f003 031f 	and.w	r3, r3, #31
 80037e2:	2b00      	cmp	r3, #0
 80037e4:	d102      	bne.n	80037ec <HAL_PCD_EP_DB_Transmit+0x35c>
 80037e6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80037e8:	3b01      	subs	r3, #1
 80037ea:	64bb      	str	r3, [r7, #72]	@ 0x48
 80037ec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80037ee:	881b      	ldrh	r3, [r3, #0]
 80037f0:	b29a      	uxth	r2, r3
 80037f2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80037f4:	b29b      	uxth	r3, r3
 80037f6:	029b      	lsls	r3, r3, #10
 80037f8:	b29b      	uxth	r3, r3
 80037fa:	4313      	orrs	r3, r2
 80037fc:	b29b      	uxth	r3, r3
 80037fe:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8003802:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8003806:	b29a      	uxth	r2, r3
 8003808:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800380a:	801a      	strh	r2, [r3, #0]
 800380c:	e01c      	b.n	8003848 <HAL_PCD_EP_DB_Transmit+0x3b8>
 800380e:	68bb      	ldr	r3, [r7, #8]
 8003810:	785b      	ldrb	r3, [r3, #1]
 8003812:	2b01      	cmp	r3, #1
 8003814:	d118      	bne.n	8003848 <HAL_PCD_EP_DB_Transmit+0x3b8>
 8003816:	68fb      	ldr	r3, [r7, #12]
 8003818:	681b      	ldr	r3, [r3, #0]
 800381a:	647b      	str	r3, [r7, #68]	@ 0x44
 800381c:	68fb      	ldr	r3, [r7, #12]
 800381e:	681b      	ldr	r3, [r3, #0]
 8003820:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8003824:	b29b      	uxth	r3, r3
 8003826:	461a      	mov	r2, r3
 8003828:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800382a:	4413      	add	r3, r2
 800382c:	647b      	str	r3, [r7, #68]	@ 0x44
 800382e:	68bb      	ldr	r3, [r7, #8]
 8003830:	781b      	ldrb	r3, [r3, #0]
 8003832:	00da      	lsls	r2, r3, #3
 8003834:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003836:	4413      	add	r3, r2
 8003838:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800383c:	643b      	str	r3, [r7, #64]	@ 0x40
 800383e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8003842:	b29a      	uxth	r2, r3
 8003844:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003846:	801a      	strh	r2, [r3, #0]

        /* Copy user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr0, (uint16_t)len);
 8003848:	68fb      	ldr	r3, [r7, #12]
 800384a:	6818      	ldr	r0, [r3, #0]
 800384c:	68bb      	ldr	r3, [r7, #8]
 800384e:	6959      	ldr	r1, [r3, #20]
 8003850:	68bb      	ldr	r3, [r7, #8]
 8003852:	891a      	ldrh	r2, [r3, #8]
 8003854:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8003858:	b29b      	uxth	r3, r3
 800385a:	f005 fe6c 	bl	8009536 <USB_WritePMA>
 800385e:	e1e0      	b.n	8003c22 <HAL_PCD_EP_DB_Transmit+0x792>
    }
  }
  else /* Data Buffer1 ACK received */
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8003860:	68fb      	ldr	r3, [r7, #12]
 8003862:	681b      	ldr	r3, [r3, #0]
 8003864:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8003868:	b29b      	uxth	r3, r3
 800386a:	461a      	mov	r2, r3
 800386c:	68bb      	ldr	r3, [r7, #8]
 800386e:	781b      	ldrb	r3, [r3, #0]
 8003870:	00db      	lsls	r3, r3, #3
 8003872:	4413      	add	r3, r2
 8003874:	68fa      	ldr	r2, [r7, #12]
 8003876:	6812      	ldr	r2, [r2, #0]
 8003878:	4413      	add	r3, r2
 800387a:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800387e:	881b      	ldrh	r3, [r3, #0]
 8003880:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003884:	f8a7 3088 	strh.w	r3, [r7, #136]	@ 0x88

    if (ep->xfer_len >= TxPctSize)
 8003888:	68bb      	ldr	r3, [r7, #8]
 800388a:	699a      	ldr	r2, [r3, #24]
 800388c:	f8b7 3088 	ldrh.w	r3, [r7, #136]	@ 0x88
 8003890:	429a      	cmp	r2, r3
 8003892:	d307      	bcc.n	80038a4 <HAL_PCD_EP_DB_Transmit+0x414>
    {
      ep->xfer_len -= TxPctSize;
 8003894:	68bb      	ldr	r3, [r7, #8]
 8003896:	699a      	ldr	r2, [r3, #24]
 8003898:	f8b7 3088 	ldrh.w	r3, [r7, #136]	@ 0x88
 800389c:	1ad2      	subs	r2, r2, r3
 800389e:	68bb      	ldr	r3, [r7, #8]
 80038a0:	619a      	str	r2, [r3, #24]
 80038a2:	e002      	b.n	80038aa <HAL_PCD_EP_DB_Transmit+0x41a>
    }
    else
    {
      ep->xfer_len = 0U;
 80038a4:	68bb      	ldr	r3, [r7, #8]
 80038a6:	2200      	movs	r2, #0
 80038a8:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 80038aa:	68bb      	ldr	r3, [r7, #8]
 80038ac:	699b      	ldr	r3, [r3, #24]
 80038ae:	2b00      	cmp	r3, #0
 80038b0:	f040 80c0 	bne.w	8003a34 <HAL_PCD_EP_DB_Transmit+0x5a4>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 80038b4:	68bb      	ldr	r3, [r7, #8]
 80038b6:	785b      	ldrb	r3, [r3, #1]
 80038b8:	2b00      	cmp	r3, #0
 80038ba:	d126      	bne.n	800390a <HAL_PCD_EP_DB_Transmit+0x47a>
 80038bc:	68fb      	ldr	r3, [r7, #12]
 80038be:	681b      	ldr	r3, [r3, #0]
 80038c0:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80038c2:	68fb      	ldr	r3, [r7, #12]
 80038c4:	681b      	ldr	r3, [r3, #0]
 80038c6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80038ca:	b29b      	uxth	r3, r3
 80038cc:	461a      	mov	r2, r3
 80038ce:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80038d0:	4413      	add	r3, r2
 80038d2:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80038d4:	68bb      	ldr	r3, [r7, #8]
 80038d6:	781b      	ldrb	r3, [r3, #0]
 80038d8:	00da      	lsls	r2, r3, #3
 80038da:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80038dc:	4413      	add	r3, r2
 80038de:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 80038e2:	67bb      	str	r3, [r7, #120]	@ 0x78
 80038e4:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80038e6:	881b      	ldrh	r3, [r3, #0]
 80038e8:	b29b      	uxth	r3, r3
 80038ea:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80038ee:	b29a      	uxth	r2, r3
 80038f0:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80038f2:	801a      	strh	r2, [r3, #0]
 80038f4:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80038f6:	881b      	ldrh	r3, [r3, #0]
 80038f8:	b29b      	uxth	r3, r3
 80038fa:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80038fe:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8003902:	b29a      	uxth	r2, r3
 8003904:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8003906:	801a      	strh	r2, [r3, #0]
 8003908:	e01a      	b.n	8003940 <HAL_PCD_EP_DB_Transmit+0x4b0>
 800390a:	68bb      	ldr	r3, [r7, #8]
 800390c:	785b      	ldrb	r3, [r3, #1]
 800390e:	2b01      	cmp	r3, #1
 8003910:	d116      	bne.n	8003940 <HAL_PCD_EP_DB_Transmit+0x4b0>
 8003912:	68fb      	ldr	r3, [r7, #12]
 8003914:	681b      	ldr	r3, [r3, #0]
 8003916:	667b      	str	r3, [r7, #100]	@ 0x64
 8003918:	68fb      	ldr	r3, [r7, #12]
 800391a:	681b      	ldr	r3, [r3, #0]
 800391c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8003920:	b29b      	uxth	r3, r3
 8003922:	461a      	mov	r2, r3
 8003924:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8003926:	4413      	add	r3, r2
 8003928:	667b      	str	r3, [r7, #100]	@ 0x64
 800392a:	68bb      	ldr	r3, [r7, #8]
 800392c:	781b      	ldrb	r3, [r3, #0]
 800392e:	00da      	lsls	r2, r3, #3
 8003930:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8003932:	4413      	add	r3, r2
 8003934:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8003938:	663b      	str	r3, [r7, #96]	@ 0x60
 800393a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800393c:	2200      	movs	r2, #0
 800393e:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8003940:	68fb      	ldr	r3, [r7, #12]
 8003942:	681b      	ldr	r3, [r3, #0]
 8003944:	677b      	str	r3, [r7, #116]	@ 0x74
 8003946:	68bb      	ldr	r3, [r7, #8]
 8003948:	785b      	ldrb	r3, [r3, #1]
 800394a:	2b00      	cmp	r3, #0
 800394c:	d12b      	bne.n	80039a6 <HAL_PCD_EP_DB_Transmit+0x516>
 800394e:	68fb      	ldr	r3, [r7, #12]
 8003950:	681b      	ldr	r3, [r3, #0]
 8003952:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8003954:	68fb      	ldr	r3, [r7, #12]
 8003956:	681b      	ldr	r3, [r3, #0]
 8003958:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800395c:	b29b      	uxth	r3, r3
 800395e:	461a      	mov	r2, r3
 8003960:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003962:	4413      	add	r3, r2
 8003964:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8003966:	68bb      	ldr	r3, [r7, #8]
 8003968:	781b      	ldrb	r3, [r3, #0]
 800396a:	00da      	lsls	r2, r3, #3
 800396c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800396e:	4413      	add	r3, r2
 8003970:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8003974:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8003978:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800397c:	881b      	ldrh	r3, [r3, #0]
 800397e:	b29b      	uxth	r3, r3
 8003980:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003984:	b29a      	uxth	r2, r3
 8003986:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800398a:	801a      	strh	r2, [r3, #0]
 800398c:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8003990:	881b      	ldrh	r3, [r3, #0]
 8003992:	b29b      	uxth	r3, r3
 8003994:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8003998:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800399c:	b29a      	uxth	r2, r3
 800399e:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80039a2:	801a      	strh	r2, [r3, #0]
 80039a4:	e017      	b.n	80039d6 <HAL_PCD_EP_DB_Transmit+0x546>
 80039a6:	68bb      	ldr	r3, [r7, #8]
 80039a8:	785b      	ldrb	r3, [r3, #1]
 80039aa:	2b01      	cmp	r3, #1
 80039ac:	d113      	bne.n	80039d6 <HAL_PCD_EP_DB_Transmit+0x546>
 80039ae:	68fb      	ldr	r3, [r7, #12]
 80039b0:	681b      	ldr	r3, [r3, #0]
 80039b2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80039b6:	b29b      	uxth	r3, r3
 80039b8:	461a      	mov	r2, r3
 80039ba:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80039bc:	4413      	add	r3, r2
 80039be:	677b      	str	r3, [r7, #116]	@ 0x74
 80039c0:	68bb      	ldr	r3, [r7, #8]
 80039c2:	781b      	ldrb	r3, [r3, #0]
 80039c4:	00da      	lsls	r2, r3, #3
 80039c6:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80039c8:	4413      	add	r3, r2
 80039ca:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 80039ce:	673b      	str	r3, [r7, #112]	@ 0x70
 80039d0:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80039d2:	2200      	movs	r2, #0
 80039d4:	801a      	strh	r2, [r3, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 80039d6:	68bb      	ldr	r3, [r7, #8]
 80039d8:	781b      	ldrb	r3, [r3, #0]
 80039da:	4619      	mov	r1, r3
 80039dc:	68f8      	ldr	r0, [r7, #12]
 80039de:	f007 fbfe 	bl	800b1de <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 80039e2:	88fb      	ldrh	r3, [r7, #6]
 80039e4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80039e8:	2b00      	cmp	r3, #0
 80039ea:	f040 811a 	bne.w	8003c22 <HAL_PCD_EP_DB_Transmit+0x792>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 80039ee:	68fb      	ldr	r3, [r7, #12]
 80039f0:	681b      	ldr	r3, [r3, #0]
 80039f2:	461a      	mov	r2, r3
 80039f4:	68bb      	ldr	r3, [r7, #8]
 80039f6:	781b      	ldrb	r3, [r3, #0]
 80039f8:	009b      	lsls	r3, r3, #2
 80039fa:	4413      	add	r3, r2
 80039fc:	881b      	ldrh	r3, [r3, #0]
 80039fe:	b29b      	uxth	r3, r3
 8003a00:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8003a04:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003a08:	f8a7 3082 	strh.w	r3, [r7, #130]	@ 0x82
 8003a0c:	68fb      	ldr	r3, [r7, #12]
 8003a0e:	681b      	ldr	r3, [r3, #0]
 8003a10:	461a      	mov	r2, r3
 8003a12:	68bb      	ldr	r3, [r7, #8]
 8003a14:	781b      	ldrb	r3, [r3, #0]
 8003a16:	009b      	lsls	r3, r3, #2
 8003a18:	441a      	add	r2, r3
 8003a1a:	f8b7 3082 	ldrh.w	r3, [r7, #130]	@ 0x82
 8003a1e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8003a22:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8003a26:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8003a2a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003a2e:	b29b      	uxth	r3, r3
 8003a30:	8013      	strh	r3, [r2, #0]
 8003a32:	e0f6      	b.n	8003c22 <HAL_PCD_EP_DB_Transmit+0x792>
      }
    }
    else /* Transfer is not yet Done */
    {
      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 8003a34:	88fb      	ldrh	r3, [r7, #6]
 8003a36:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003a3a:	2b00      	cmp	r3, #0
 8003a3c:	d121      	bne.n	8003a82 <HAL_PCD_EP_DB_Transmit+0x5f2>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8003a3e:	68fb      	ldr	r3, [r7, #12]
 8003a40:	681b      	ldr	r3, [r3, #0]
 8003a42:	461a      	mov	r2, r3
 8003a44:	68bb      	ldr	r3, [r7, #8]
 8003a46:	781b      	ldrb	r3, [r3, #0]
 8003a48:	009b      	lsls	r3, r3, #2
 8003a4a:	4413      	add	r3, r2
 8003a4c:	881b      	ldrh	r3, [r3, #0]
 8003a4e:	b29b      	uxth	r3, r3
 8003a50:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8003a54:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003a58:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
 8003a5c:	68fb      	ldr	r3, [r7, #12]
 8003a5e:	681b      	ldr	r3, [r3, #0]
 8003a60:	461a      	mov	r2, r3
 8003a62:	68bb      	ldr	r3, [r7, #8]
 8003a64:	781b      	ldrb	r3, [r3, #0]
 8003a66:	009b      	lsls	r3, r3, #2
 8003a68:	441a      	add	r2, r3
 8003a6a:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 8003a6e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8003a72:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8003a76:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8003a7a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003a7e:	b29b      	uxth	r3, r3
 8003a80:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 8003a82:	68bb      	ldr	r3, [r7, #8]
 8003a84:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8003a88:	2b01      	cmp	r3, #1
 8003a8a:	f040 80ca 	bne.w	8003c22 <HAL_PCD_EP_DB_Transmit+0x792>
      {
        ep->xfer_buff += TxPctSize;
 8003a8e:	68bb      	ldr	r3, [r7, #8]
 8003a90:	695a      	ldr	r2, [r3, #20]
 8003a92:	f8b7 3088 	ldrh.w	r3, [r7, #136]	@ 0x88
 8003a96:	441a      	add	r2, r3
 8003a98:	68bb      	ldr	r3, [r7, #8]
 8003a9a:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxPctSize;
 8003a9c:	68bb      	ldr	r3, [r7, #8]
 8003a9e:	69da      	ldr	r2, [r3, #28]
 8003aa0:	f8b7 3088 	ldrh.w	r3, [r7, #136]	@ 0x88
 8003aa4:	441a      	add	r2, r3
 8003aa6:	68bb      	ldr	r3, [r7, #8]
 8003aa8:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 8003aaa:	68bb      	ldr	r3, [r7, #8]
 8003aac:	6a1a      	ldr	r2, [r3, #32]
 8003aae:	68bb      	ldr	r3, [r7, #8]
 8003ab0:	691b      	ldr	r3, [r3, #16]
 8003ab2:	429a      	cmp	r2, r3
 8003ab4:	d30b      	bcc.n	8003ace <HAL_PCD_EP_DB_Transmit+0x63e>
        {
          len = ep->maxpacket;
 8003ab6:	68bb      	ldr	r3, [r7, #8]
 8003ab8:	691b      	ldr	r3, [r3, #16]
 8003aba:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
          ep->xfer_len_db -= len;
 8003abe:	68bb      	ldr	r3, [r7, #8]
 8003ac0:	6a1a      	ldr	r2, [r3, #32]
 8003ac2:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8003ac6:	1ad2      	subs	r2, r2, r3
 8003ac8:	68bb      	ldr	r3, [r7, #8]
 8003aca:	621a      	str	r2, [r3, #32]
 8003acc:	e017      	b.n	8003afe <HAL_PCD_EP_DB_Transmit+0x66e>
        }
        else if (ep->xfer_len_db == 0U)
 8003ace:	68bb      	ldr	r3, [r7, #8]
 8003ad0:	6a1b      	ldr	r3, [r3, #32]
 8003ad2:	2b00      	cmp	r3, #0
 8003ad4:	d108      	bne.n	8003ae8 <HAL_PCD_EP_DB_Transmit+0x658>
        {
          len = TxPctSize;
 8003ad6:	f8b7 3088 	ldrh.w	r3, [r7, #136]	@ 0x88
 8003ada:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
          ep->xfer_fill_db = 0U;
 8003ade:	68bb      	ldr	r3, [r7, #8]
 8003ae0:	2200      	movs	r2, #0
 8003ae2:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
 8003ae6:	e00a      	b.n	8003afe <HAL_PCD_EP_DB_Transmit+0x66e>
        }
        else
        {
          len = ep->xfer_len_db;
 8003ae8:	68bb      	ldr	r3, [r7, #8]
 8003aea:	6a1b      	ldr	r3, [r3, #32]
 8003aec:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
          ep->xfer_len_db = 0U;
 8003af0:	68bb      	ldr	r3, [r7, #8]
 8003af2:	2200      	movs	r2, #0
 8003af4:	621a      	str	r2, [r3, #32]
          ep->xfer_fill_db = 0;
 8003af6:	68bb      	ldr	r3, [r7, #8]
 8003af8:	2200      	movs	r2, #0
 8003afa:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
        }

        /* Set the Double buffer counter for pmabuffer1 */
        PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 8003afe:	68fb      	ldr	r3, [r7, #12]
 8003b00:	681b      	ldr	r3, [r3, #0]
 8003b02:	657b      	str	r3, [r7, #84]	@ 0x54
 8003b04:	68bb      	ldr	r3, [r7, #8]
 8003b06:	785b      	ldrb	r3, [r3, #1]
 8003b08:	2b00      	cmp	r3, #0
 8003b0a:	d165      	bne.n	8003bd8 <HAL_PCD_EP_DB_Transmit+0x748>
 8003b0c:	68fb      	ldr	r3, [r7, #12]
 8003b0e:	681b      	ldr	r3, [r3, #0]
 8003b10:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8003b12:	68fb      	ldr	r3, [r7, #12]
 8003b14:	681b      	ldr	r3, [r3, #0]
 8003b16:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8003b1a:	b29b      	uxth	r3, r3
 8003b1c:	461a      	mov	r2, r3
 8003b1e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003b20:	4413      	add	r3, r2
 8003b22:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8003b24:	68bb      	ldr	r3, [r7, #8]
 8003b26:	781b      	ldrb	r3, [r3, #0]
 8003b28:	00da      	lsls	r2, r3, #3
 8003b2a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003b2c:	4413      	add	r3, r2
 8003b2e:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8003b32:	65bb      	str	r3, [r7, #88]	@ 0x58
 8003b34:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8003b36:	881b      	ldrh	r3, [r3, #0]
 8003b38:	b29b      	uxth	r3, r3
 8003b3a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003b3e:	b29a      	uxth	r2, r3
 8003b40:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8003b42:	801a      	strh	r2, [r3, #0]
 8003b44:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8003b48:	2b00      	cmp	r3, #0
 8003b4a:	d10a      	bne.n	8003b62 <HAL_PCD_EP_DB_Transmit+0x6d2>
 8003b4c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8003b4e:	881b      	ldrh	r3, [r3, #0]
 8003b50:	b29b      	uxth	r3, r3
 8003b52:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8003b56:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8003b5a:	b29a      	uxth	r2, r3
 8003b5c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8003b5e:	801a      	strh	r2, [r3, #0]
 8003b60:	e054      	b.n	8003c0c <HAL_PCD_EP_DB_Transmit+0x77c>
 8003b62:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8003b66:	2b3e      	cmp	r3, #62	@ 0x3e
 8003b68:	d818      	bhi.n	8003b9c <HAL_PCD_EP_DB_Transmit+0x70c>
 8003b6a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8003b6e:	085b      	lsrs	r3, r3, #1
 8003b70:	66bb      	str	r3, [r7, #104]	@ 0x68
 8003b72:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8003b76:	f003 0301 	and.w	r3, r3, #1
 8003b7a:	2b00      	cmp	r3, #0
 8003b7c:	d002      	beq.n	8003b84 <HAL_PCD_EP_DB_Transmit+0x6f4>
 8003b7e:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8003b80:	3301      	adds	r3, #1
 8003b82:	66bb      	str	r3, [r7, #104]	@ 0x68
 8003b84:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8003b86:	881b      	ldrh	r3, [r3, #0]
 8003b88:	b29a      	uxth	r2, r3
 8003b8a:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8003b8c:	b29b      	uxth	r3, r3
 8003b8e:	029b      	lsls	r3, r3, #10
 8003b90:	b29b      	uxth	r3, r3
 8003b92:	4313      	orrs	r3, r2
 8003b94:	b29a      	uxth	r2, r3
 8003b96:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8003b98:	801a      	strh	r2, [r3, #0]
 8003b9a:	e037      	b.n	8003c0c <HAL_PCD_EP_DB_Transmit+0x77c>
 8003b9c:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8003ba0:	095b      	lsrs	r3, r3, #5
 8003ba2:	66bb      	str	r3, [r7, #104]	@ 0x68
 8003ba4:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8003ba8:	f003 031f 	and.w	r3, r3, #31
 8003bac:	2b00      	cmp	r3, #0
 8003bae:	d102      	bne.n	8003bb6 <HAL_PCD_EP_DB_Transmit+0x726>
 8003bb0:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8003bb2:	3b01      	subs	r3, #1
 8003bb4:	66bb      	str	r3, [r7, #104]	@ 0x68
 8003bb6:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8003bb8:	881b      	ldrh	r3, [r3, #0]
 8003bba:	b29a      	uxth	r2, r3
 8003bbc:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8003bbe:	b29b      	uxth	r3, r3
 8003bc0:	029b      	lsls	r3, r3, #10
 8003bc2:	b29b      	uxth	r3, r3
 8003bc4:	4313      	orrs	r3, r2
 8003bc6:	b29b      	uxth	r3, r3
 8003bc8:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8003bcc:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8003bd0:	b29a      	uxth	r2, r3
 8003bd2:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8003bd4:	801a      	strh	r2, [r3, #0]
 8003bd6:	e019      	b.n	8003c0c <HAL_PCD_EP_DB_Transmit+0x77c>
 8003bd8:	68bb      	ldr	r3, [r7, #8]
 8003bda:	785b      	ldrb	r3, [r3, #1]
 8003bdc:	2b01      	cmp	r3, #1
 8003bde:	d115      	bne.n	8003c0c <HAL_PCD_EP_DB_Transmit+0x77c>
 8003be0:	68fb      	ldr	r3, [r7, #12]
 8003be2:	681b      	ldr	r3, [r3, #0]
 8003be4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8003be8:	b29b      	uxth	r3, r3
 8003bea:	461a      	mov	r2, r3
 8003bec:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003bee:	4413      	add	r3, r2
 8003bf0:	657b      	str	r3, [r7, #84]	@ 0x54
 8003bf2:	68bb      	ldr	r3, [r7, #8]
 8003bf4:	781b      	ldrb	r3, [r3, #0]
 8003bf6:	00da      	lsls	r2, r3, #3
 8003bf8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003bfa:	4413      	add	r3, r2
 8003bfc:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8003c00:	653b      	str	r3, [r7, #80]	@ 0x50
 8003c02:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8003c06:	b29a      	uxth	r2, r3
 8003c08:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003c0a:	801a      	strh	r2, [r3, #0]

        /* Copy the user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr1, (uint16_t)len);
 8003c0c:	68fb      	ldr	r3, [r7, #12]
 8003c0e:	6818      	ldr	r0, [r3, #0]
 8003c10:	68bb      	ldr	r3, [r7, #8]
 8003c12:	6959      	ldr	r1, [r3, #20]
 8003c14:	68bb      	ldr	r3, [r7, #8]
 8003c16:	895a      	ldrh	r2, [r3, #10]
 8003c18:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8003c1c:	b29b      	uxth	r3, r3
 8003c1e:	f005 fc8a 	bl	8009536 <USB_WritePMA>
      }
    }
  }

  /*enable endpoint IN*/
  PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_VALID);
 8003c22:	68fb      	ldr	r3, [r7, #12]
 8003c24:	681b      	ldr	r3, [r3, #0]
 8003c26:	461a      	mov	r2, r3
 8003c28:	68bb      	ldr	r3, [r7, #8]
 8003c2a:	781b      	ldrb	r3, [r3, #0]
 8003c2c:	009b      	lsls	r3, r3, #2
 8003c2e:	4413      	add	r3, r2
 8003c30:	881b      	ldrh	r3, [r3, #0]
 8003c32:	b29b      	uxth	r3, r3
 8003c34:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8003c38:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003c3c:	82bb      	strh	r3, [r7, #20]
 8003c3e:	8abb      	ldrh	r3, [r7, #20]
 8003c40:	f083 0310 	eor.w	r3, r3, #16
 8003c44:	82bb      	strh	r3, [r7, #20]
 8003c46:	8abb      	ldrh	r3, [r7, #20]
 8003c48:	f083 0320 	eor.w	r3, r3, #32
 8003c4c:	82bb      	strh	r3, [r7, #20]
 8003c4e:	68fb      	ldr	r3, [r7, #12]
 8003c50:	681b      	ldr	r3, [r3, #0]
 8003c52:	461a      	mov	r2, r3
 8003c54:	68bb      	ldr	r3, [r7, #8]
 8003c56:	781b      	ldrb	r3, [r3, #0]
 8003c58:	009b      	lsls	r3, r3, #2
 8003c5a:	441a      	add	r2, r3
 8003c5c:	8abb      	ldrh	r3, [r7, #20]
 8003c5e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8003c62:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8003c66:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003c6a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003c6e:	b29b      	uxth	r3, r3
 8003c70:	8013      	strh	r3, [r2, #0]

  return HAL_OK;
 8003c72:	2300      	movs	r3, #0
}
 8003c74:	4618      	mov	r0, r3
 8003c76:	3790      	adds	r7, #144	@ 0x90
 8003c78:	46bd      	mov	sp, r7
 8003c7a:	bd80      	pop	{r7, pc}

08003c7c <HAL_PCDEx_PMAConfig>:
  * @retval HAL status
  */

HAL_StatusTypeDef  HAL_PCDEx_PMAConfig(PCD_HandleTypeDef *hpcd, uint16_t ep_addr,
                                       uint16_t ep_kind, uint32_t pmaadress)
{
 8003c7c:	b480      	push	{r7}
 8003c7e:	b087      	sub	sp, #28
 8003c80:	af00      	add	r7, sp, #0
 8003c82:	60f8      	str	r0, [r7, #12]
 8003c84:	607b      	str	r3, [r7, #4]
 8003c86:	460b      	mov	r3, r1
 8003c88:	817b      	strh	r3, [r7, #10]
 8003c8a:	4613      	mov	r3, r2
 8003c8c:	813b      	strh	r3, [r7, #8]
  PCD_EPTypeDef *ep;

  /* initialize ep structure*/
  if ((0x80U & ep_addr) == 0x80U)
 8003c8e:	897b      	ldrh	r3, [r7, #10]
 8003c90:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003c94:	b29b      	uxth	r3, r3
 8003c96:	2b00      	cmp	r3, #0
 8003c98:	d00b      	beq.n	8003cb2 <HAL_PCDEx_PMAConfig+0x36>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003c9a:	897b      	ldrh	r3, [r7, #10]
 8003c9c:	f003 0207 	and.w	r2, r3, #7
 8003ca0:	4613      	mov	r3, r2
 8003ca2:	009b      	lsls	r3, r3, #2
 8003ca4:	4413      	add	r3, r2
 8003ca6:	00db      	lsls	r3, r3, #3
 8003ca8:	3310      	adds	r3, #16
 8003caa:	68fa      	ldr	r2, [r7, #12]
 8003cac:	4413      	add	r3, r2
 8003cae:	617b      	str	r3, [r7, #20]
 8003cb0:	e009      	b.n	8003cc6 <HAL_PCDEx_PMAConfig+0x4a>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8003cb2:	897a      	ldrh	r2, [r7, #10]
 8003cb4:	4613      	mov	r3, r2
 8003cb6:	009b      	lsls	r3, r3, #2
 8003cb8:	4413      	add	r3, r2
 8003cba:	00db      	lsls	r3, r3, #3
 8003cbc:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8003cc0:	68fa      	ldr	r2, [r7, #12]
 8003cc2:	4413      	add	r3, r2
 8003cc4:	617b      	str	r3, [r7, #20]
  }

  /* Here we check if the endpoint is single or double Buffer*/
  if (ep_kind == PCD_SNG_BUF)
 8003cc6:	893b      	ldrh	r3, [r7, #8]
 8003cc8:	2b00      	cmp	r3, #0
 8003cca:	d107      	bne.n	8003cdc <HAL_PCDEx_PMAConfig+0x60>
  {
    /* Single Buffer */
    ep->doublebuffer = 0U;
 8003ccc:	697b      	ldr	r3, [r7, #20]
 8003cce:	2200      	movs	r2, #0
 8003cd0:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaadress = (uint16_t)pmaadress;
 8003cd2:	687b      	ldr	r3, [r7, #4]
 8003cd4:	b29a      	uxth	r2, r3
 8003cd6:	697b      	ldr	r3, [r7, #20]
 8003cd8:	80da      	strh	r2, [r3, #6]
 8003cda:	e00b      	b.n	8003cf4 <HAL_PCDEx_PMAConfig+0x78>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  else /* USB_DBL_BUF */
  {
    /* Double Buffer Endpoint */
    ep->doublebuffer = 1U;
 8003cdc:	697b      	ldr	r3, [r7, #20]
 8003cde:	2201      	movs	r2, #1
 8003ce0:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaaddr0 = (uint16_t)(pmaadress & 0xFFFFU);
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	b29a      	uxth	r2, r3
 8003ce6:	697b      	ldr	r3, [r7, #20]
 8003ce8:	811a      	strh	r2, [r3, #8]
    ep->pmaaddr1 = (uint16_t)((pmaadress & 0xFFFF0000U) >> 16);
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	0c1b      	lsrs	r3, r3, #16
 8003cee:	b29a      	uxth	r2, r3
 8003cf0:	697b      	ldr	r3, [r7, #20]
 8003cf2:	815a      	strh	r2, [r3, #10]
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
 8003cf4:	2300      	movs	r3, #0
}
 8003cf6:	4618      	mov	r0, r3
 8003cf8:	371c      	adds	r7, #28
 8003cfa:	46bd      	mov	sp, r7
 8003cfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d00:	4770      	bx	lr
	...

08003d04 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003d04:	b580      	push	{r7, lr}
 8003d06:	f5ad 7d02 	sub.w	sp, sp, #520	@ 0x208
 8003d0a:	af00      	add	r7, sp, #0
 8003d0c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003d10:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8003d14:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003d16:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003d1a:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8003d1e:	681b      	ldr	r3, [r3, #0]
 8003d20:	2b00      	cmp	r3, #0
 8003d22:	d102      	bne.n	8003d2a <HAL_RCC_OscConfig+0x26>
  {
    return HAL_ERROR;
 8003d24:	2301      	movs	r3, #1
 8003d26:	f001 b80a 	b.w	8004d3e <HAL_RCC_OscConfig+0x103a>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003d2a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003d2e:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8003d32:	681b      	ldr	r3, [r3, #0]
 8003d34:	681b      	ldr	r3, [r3, #0]
 8003d36:	f003 0301 	and.w	r3, r3, #1
 8003d3a:	2b00      	cmp	r3, #0
 8003d3c:	f000 8161 	beq.w	8004002 <HAL_RCC_OscConfig+0x2fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8003d40:	4bae      	ldr	r3, [pc, #696]	@ (8003ffc <HAL_RCC_OscConfig+0x2f8>)
 8003d42:	685b      	ldr	r3, [r3, #4]
 8003d44:	f003 030c 	and.w	r3, r3, #12
 8003d48:	2b04      	cmp	r3, #4
 8003d4a:	d00c      	beq.n	8003d66 <HAL_RCC_OscConfig+0x62>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8003d4c:	4bab      	ldr	r3, [pc, #684]	@ (8003ffc <HAL_RCC_OscConfig+0x2f8>)
 8003d4e:	685b      	ldr	r3, [r3, #4]
 8003d50:	f003 030c 	and.w	r3, r3, #12
 8003d54:	2b08      	cmp	r3, #8
 8003d56:	d157      	bne.n	8003e08 <HAL_RCC_OscConfig+0x104>
 8003d58:	4ba8      	ldr	r3, [pc, #672]	@ (8003ffc <HAL_RCC_OscConfig+0x2f8>)
 8003d5a:	685b      	ldr	r3, [r3, #4]
 8003d5c:	f403 33c0 	and.w	r3, r3, #98304	@ 0x18000
 8003d60:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003d64:	d150      	bne.n	8003e08 <HAL_RCC_OscConfig+0x104>
 8003d66:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8003d6a:	f8c7 31f4 	str.w	r3, [r7, #500]	@ 0x1f4
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003d6e:	f8d7 31f4 	ldr.w	r3, [r7, #500]	@ 0x1f4
 8003d72:	fa93 f3a3 	rbit	r3, r3
 8003d76:	f8c7 31f0 	str.w	r3, [r7, #496]	@ 0x1f0
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8003d7a:	f8d7 31f0 	ldr.w	r3, [r7, #496]	@ 0x1f0
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003d7e:	fab3 f383 	clz	r3, r3
 8003d82:	b2db      	uxtb	r3, r3
 8003d84:	2b3f      	cmp	r3, #63	@ 0x3f
 8003d86:	d802      	bhi.n	8003d8e <HAL_RCC_OscConfig+0x8a>
 8003d88:	4b9c      	ldr	r3, [pc, #624]	@ (8003ffc <HAL_RCC_OscConfig+0x2f8>)
 8003d8a:	681b      	ldr	r3, [r3, #0]
 8003d8c:	e015      	b.n	8003dba <HAL_RCC_OscConfig+0xb6>
 8003d8e:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8003d92:	f8c7 31ec 	str.w	r3, [r7, #492]	@ 0x1ec
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003d96:	f8d7 31ec 	ldr.w	r3, [r7, #492]	@ 0x1ec
 8003d9a:	fa93 f3a3 	rbit	r3, r3
 8003d9e:	f8c7 31e8 	str.w	r3, [r7, #488]	@ 0x1e8
 8003da2:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8003da6:	f8c7 31e4 	str.w	r3, [r7, #484]	@ 0x1e4
 8003daa:	f8d7 31e4 	ldr.w	r3, [r7, #484]	@ 0x1e4
 8003dae:	fa93 f3a3 	rbit	r3, r3
 8003db2:	f8c7 31e0 	str.w	r3, [r7, #480]	@ 0x1e0
 8003db6:	4b91      	ldr	r3, [pc, #580]	@ (8003ffc <HAL_RCC_OscConfig+0x2f8>)
 8003db8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003dba:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8003dbe:	f8c7 21dc 	str.w	r2, [r7, #476]	@ 0x1dc
 8003dc2:	f8d7 21dc 	ldr.w	r2, [r7, #476]	@ 0x1dc
 8003dc6:	fa92 f2a2 	rbit	r2, r2
 8003dca:	f8c7 21d8 	str.w	r2, [r7, #472]	@ 0x1d8
  return result;
 8003dce:	f8d7 21d8 	ldr.w	r2, [r7, #472]	@ 0x1d8
 8003dd2:	fab2 f282 	clz	r2, r2
 8003dd6:	b2d2      	uxtb	r2, r2
 8003dd8:	f042 0220 	orr.w	r2, r2, #32
 8003ddc:	b2d2      	uxtb	r2, r2
 8003dde:	f002 021f 	and.w	r2, r2, #31
 8003de2:	2101      	movs	r1, #1
 8003de4:	fa01 f202 	lsl.w	r2, r1, r2
 8003de8:	4013      	ands	r3, r2
 8003dea:	2b00      	cmp	r3, #0
 8003dec:	f000 8108 	beq.w	8004000 <HAL_RCC_OscConfig+0x2fc>
 8003df0:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003df4:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8003df8:	681b      	ldr	r3, [r3, #0]
 8003dfa:	685b      	ldr	r3, [r3, #4]
 8003dfc:	2b00      	cmp	r3, #0
 8003dfe:	f040 80ff 	bne.w	8004000 <HAL_RCC_OscConfig+0x2fc>
      {
        return HAL_ERROR;
 8003e02:	2301      	movs	r3, #1
 8003e04:	f000 bf9b 	b.w	8004d3e <HAL_RCC_OscConfig+0x103a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003e08:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003e0c:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8003e10:	681b      	ldr	r3, [r3, #0]
 8003e12:	685b      	ldr	r3, [r3, #4]
 8003e14:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003e18:	d106      	bne.n	8003e28 <HAL_RCC_OscConfig+0x124>
 8003e1a:	4b78      	ldr	r3, [pc, #480]	@ (8003ffc <HAL_RCC_OscConfig+0x2f8>)
 8003e1c:	681b      	ldr	r3, [r3, #0]
 8003e1e:	4a77      	ldr	r2, [pc, #476]	@ (8003ffc <HAL_RCC_OscConfig+0x2f8>)
 8003e20:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003e24:	6013      	str	r3, [r2, #0]
 8003e26:	e036      	b.n	8003e96 <HAL_RCC_OscConfig+0x192>
 8003e28:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003e2c:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8003e30:	681b      	ldr	r3, [r3, #0]
 8003e32:	685b      	ldr	r3, [r3, #4]
 8003e34:	2b00      	cmp	r3, #0
 8003e36:	d10c      	bne.n	8003e52 <HAL_RCC_OscConfig+0x14e>
 8003e38:	4b70      	ldr	r3, [pc, #448]	@ (8003ffc <HAL_RCC_OscConfig+0x2f8>)
 8003e3a:	681b      	ldr	r3, [r3, #0]
 8003e3c:	4a6f      	ldr	r2, [pc, #444]	@ (8003ffc <HAL_RCC_OscConfig+0x2f8>)
 8003e3e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003e42:	6013      	str	r3, [r2, #0]
 8003e44:	4b6d      	ldr	r3, [pc, #436]	@ (8003ffc <HAL_RCC_OscConfig+0x2f8>)
 8003e46:	681b      	ldr	r3, [r3, #0]
 8003e48:	4a6c      	ldr	r2, [pc, #432]	@ (8003ffc <HAL_RCC_OscConfig+0x2f8>)
 8003e4a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003e4e:	6013      	str	r3, [r2, #0]
 8003e50:	e021      	b.n	8003e96 <HAL_RCC_OscConfig+0x192>
 8003e52:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003e56:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8003e5a:	681b      	ldr	r3, [r3, #0]
 8003e5c:	685b      	ldr	r3, [r3, #4]
 8003e5e:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003e62:	d10c      	bne.n	8003e7e <HAL_RCC_OscConfig+0x17a>
 8003e64:	4b65      	ldr	r3, [pc, #404]	@ (8003ffc <HAL_RCC_OscConfig+0x2f8>)
 8003e66:	681b      	ldr	r3, [r3, #0]
 8003e68:	4a64      	ldr	r2, [pc, #400]	@ (8003ffc <HAL_RCC_OscConfig+0x2f8>)
 8003e6a:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003e6e:	6013      	str	r3, [r2, #0]
 8003e70:	4b62      	ldr	r3, [pc, #392]	@ (8003ffc <HAL_RCC_OscConfig+0x2f8>)
 8003e72:	681b      	ldr	r3, [r3, #0]
 8003e74:	4a61      	ldr	r2, [pc, #388]	@ (8003ffc <HAL_RCC_OscConfig+0x2f8>)
 8003e76:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003e7a:	6013      	str	r3, [r2, #0]
 8003e7c:	e00b      	b.n	8003e96 <HAL_RCC_OscConfig+0x192>
 8003e7e:	4b5f      	ldr	r3, [pc, #380]	@ (8003ffc <HAL_RCC_OscConfig+0x2f8>)
 8003e80:	681b      	ldr	r3, [r3, #0]
 8003e82:	4a5e      	ldr	r2, [pc, #376]	@ (8003ffc <HAL_RCC_OscConfig+0x2f8>)
 8003e84:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003e88:	6013      	str	r3, [r2, #0]
 8003e8a:	4b5c      	ldr	r3, [pc, #368]	@ (8003ffc <HAL_RCC_OscConfig+0x2f8>)
 8003e8c:	681b      	ldr	r3, [r3, #0]
 8003e8e:	4a5b      	ldr	r2, [pc, #364]	@ (8003ffc <HAL_RCC_OscConfig+0x2f8>)
 8003e90:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003e94:	6013      	str	r3, [r2, #0]
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003e96:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003e9a:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8003e9e:	681b      	ldr	r3, [r3, #0]
 8003ea0:	685b      	ldr	r3, [r3, #4]
 8003ea2:	2b00      	cmp	r3, #0
 8003ea4:	d054      	beq.n	8003f50 <HAL_RCC_OscConfig+0x24c>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003ea6:	f7fd ff9f 	bl	8001de8 <HAL_GetTick>
 8003eaa:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003eae:	e00a      	b.n	8003ec6 <HAL_RCC_OscConfig+0x1c2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003eb0:	f7fd ff9a 	bl	8001de8 <HAL_GetTick>
 8003eb4:	4602      	mov	r2, r0
 8003eb6:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8003eba:	1ad3      	subs	r3, r2, r3
 8003ebc:	2b64      	cmp	r3, #100	@ 0x64
 8003ebe:	d902      	bls.n	8003ec6 <HAL_RCC_OscConfig+0x1c2>
          {
            return HAL_TIMEOUT;
 8003ec0:	2303      	movs	r3, #3
 8003ec2:	f000 bf3c 	b.w	8004d3e <HAL_RCC_OscConfig+0x103a>
 8003ec6:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8003eca:	f8c7 31d4 	str.w	r3, [r7, #468]	@ 0x1d4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003ece:	f8d7 31d4 	ldr.w	r3, [r7, #468]	@ 0x1d4
 8003ed2:	fa93 f3a3 	rbit	r3, r3
 8003ed6:	f8c7 31d0 	str.w	r3, [r7, #464]	@ 0x1d0
  return result;
 8003eda:	f8d7 31d0 	ldr.w	r3, [r7, #464]	@ 0x1d0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003ede:	fab3 f383 	clz	r3, r3
 8003ee2:	b2db      	uxtb	r3, r3
 8003ee4:	2b3f      	cmp	r3, #63	@ 0x3f
 8003ee6:	d802      	bhi.n	8003eee <HAL_RCC_OscConfig+0x1ea>
 8003ee8:	4b44      	ldr	r3, [pc, #272]	@ (8003ffc <HAL_RCC_OscConfig+0x2f8>)
 8003eea:	681b      	ldr	r3, [r3, #0]
 8003eec:	e015      	b.n	8003f1a <HAL_RCC_OscConfig+0x216>
 8003eee:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8003ef2:	f8c7 31cc 	str.w	r3, [r7, #460]	@ 0x1cc
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003ef6:	f8d7 31cc 	ldr.w	r3, [r7, #460]	@ 0x1cc
 8003efa:	fa93 f3a3 	rbit	r3, r3
 8003efe:	f8c7 31c8 	str.w	r3, [r7, #456]	@ 0x1c8
 8003f02:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8003f06:	f8c7 31c4 	str.w	r3, [r7, #452]	@ 0x1c4
 8003f0a:	f8d7 31c4 	ldr.w	r3, [r7, #452]	@ 0x1c4
 8003f0e:	fa93 f3a3 	rbit	r3, r3
 8003f12:	f8c7 31c0 	str.w	r3, [r7, #448]	@ 0x1c0
 8003f16:	4b39      	ldr	r3, [pc, #228]	@ (8003ffc <HAL_RCC_OscConfig+0x2f8>)
 8003f18:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f1a:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8003f1e:	f8c7 21bc 	str.w	r2, [r7, #444]	@ 0x1bc
 8003f22:	f8d7 21bc 	ldr.w	r2, [r7, #444]	@ 0x1bc
 8003f26:	fa92 f2a2 	rbit	r2, r2
 8003f2a:	f8c7 21b8 	str.w	r2, [r7, #440]	@ 0x1b8
  return result;
 8003f2e:	f8d7 21b8 	ldr.w	r2, [r7, #440]	@ 0x1b8
 8003f32:	fab2 f282 	clz	r2, r2
 8003f36:	b2d2      	uxtb	r2, r2
 8003f38:	f042 0220 	orr.w	r2, r2, #32
 8003f3c:	b2d2      	uxtb	r2, r2
 8003f3e:	f002 021f 	and.w	r2, r2, #31
 8003f42:	2101      	movs	r1, #1
 8003f44:	fa01 f202 	lsl.w	r2, r1, r2
 8003f48:	4013      	ands	r3, r2
 8003f4a:	2b00      	cmp	r3, #0
 8003f4c:	d0b0      	beq.n	8003eb0 <HAL_RCC_OscConfig+0x1ac>
 8003f4e:	e058      	b.n	8004002 <HAL_RCC_OscConfig+0x2fe>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003f50:	f7fd ff4a 	bl	8001de8 <HAL_GetTick>
 8003f54:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003f58:	e00a      	b.n	8003f70 <HAL_RCC_OscConfig+0x26c>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003f5a:	f7fd ff45 	bl	8001de8 <HAL_GetTick>
 8003f5e:	4602      	mov	r2, r0
 8003f60:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8003f64:	1ad3      	subs	r3, r2, r3
 8003f66:	2b64      	cmp	r3, #100	@ 0x64
 8003f68:	d902      	bls.n	8003f70 <HAL_RCC_OscConfig+0x26c>
          {
            return HAL_TIMEOUT;
 8003f6a:	2303      	movs	r3, #3
 8003f6c:	f000 bee7 	b.w	8004d3e <HAL_RCC_OscConfig+0x103a>
 8003f70:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8003f74:	f8c7 31b4 	str.w	r3, [r7, #436]	@ 0x1b4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003f78:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
 8003f7c:	fa93 f3a3 	rbit	r3, r3
 8003f80:	f8c7 31b0 	str.w	r3, [r7, #432]	@ 0x1b0
  return result;
 8003f84:	f8d7 31b0 	ldr.w	r3, [r7, #432]	@ 0x1b0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003f88:	fab3 f383 	clz	r3, r3
 8003f8c:	b2db      	uxtb	r3, r3
 8003f8e:	2b3f      	cmp	r3, #63	@ 0x3f
 8003f90:	d802      	bhi.n	8003f98 <HAL_RCC_OscConfig+0x294>
 8003f92:	4b1a      	ldr	r3, [pc, #104]	@ (8003ffc <HAL_RCC_OscConfig+0x2f8>)
 8003f94:	681b      	ldr	r3, [r3, #0]
 8003f96:	e015      	b.n	8003fc4 <HAL_RCC_OscConfig+0x2c0>
 8003f98:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8003f9c:	f8c7 31ac 	str.w	r3, [r7, #428]	@ 0x1ac
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003fa0:	f8d7 31ac 	ldr.w	r3, [r7, #428]	@ 0x1ac
 8003fa4:	fa93 f3a3 	rbit	r3, r3
 8003fa8:	f8c7 31a8 	str.w	r3, [r7, #424]	@ 0x1a8
 8003fac:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8003fb0:	f8c7 31a4 	str.w	r3, [r7, #420]	@ 0x1a4
 8003fb4:	f8d7 31a4 	ldr.w	r3, [r7, #420]	@ 0x1a4
 8003fb8:	fa93 f3a3 	rbit	r3, r3
 8003fbc:	f8c7 31a0 	str.w	r3, [r7, #416]	@ 0x1a0
 8003fc0:	4b0e      	ldr	r3, [pc, #56]	@ (8003ffc <HAL_RCC_OscConfig+0x2f8>)
 8003fc2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003fc4:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8003fc8:	f8c7 219c 	str.w	r2, [r7, #412]	@ 0x19c
 8003fcc:	f8d7 219c 	ldr.w	r2, [r7, #412]	@ 0x19c
 8003fd0:	fa92 f2a2 	rbit	r2, r2
 8003fd4:	f8c7 2198 	str.w	r2, [r7, #408]	@ 0x198
  return result;
 8003fd8:	f8d7 2198 	ldr.w	r2, [r7, #408]	@ 0x198
 8003fdc:	fab2 f282 	clz	r2, r2
 8003fe0:	b2d2      	uxtb	r2, r2
 8003fe2:	f042 0220 	orr.w	r2, r2, #32
 8003fe6:	b2d2      	uxtb	r2, r2
 8003fe8:	f002 021f 	and.w	r2, r2, #31
 8003fec:	2101      	movs	r1, #1
 8003fee:	fa01 f202 	lsl.w	r2, r1, r2
 8003ff2:	4013      	ands	r3, r2
 8003ff4:	2b00      	cmp	r3, #0
 8003ff6:	d1b0      	bne.n	8003f5a <HAL_RCC_OscConfig+0x256>
 8003ff8:	e003      	b.n	8004002 <HAL_RCC_OscConfig+0x2fe>
 8003ffa:	bf00      	nop
 8003ffc:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004000:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004002:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004006:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800400a:	681b      	ldr	r3, [r3, #0]
 800400c:	681b      	ldr	r3, [r3, #0]
 800400e:	f003 0302 	and.w	r3, r3, #2
 8004012:	2b00      	cmp	r3, #0
 8004014:	f000 816d 	beq.w	80042f2 <HAL_RCC_OscConfig+0x5ee>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8004018:	4bcd      	ldr	r3, [pc, #820]	@ (8004350 <HAL_RCC_OscConfig+0x64c>)
 800401a:	685b      	ldr	r3, [r3, #4]
 800401c:	f003 030c 	and.w	r3, r3, #12
 8004020:	2b00      	cmp	r3, #0
 8004022:	d00c      	beq.n	800403e <HAL_RCC_OscConfig+0x33a>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8004024:	4bca      	ldr	r3, [pc, #808]	@ (8004350 <HAL_RCC_OscConfig+0x64c>)
 8004026:	685b      	ldr	r3, [r3, #4]
 8004028:	f003 030c 	and.w	r3, r3, #12
 800402c:	2b08      	cmp	r3, #8
 800402e:	d16e      	bne.n	800410e <HAL_RCC_OscConfig+0x40a>
 8004030:	4bc7      	ldr	r3, [pc, #796]	@ (8004350 <HAL_RCC_OscConfig+0x64c>)
 8004032:	685b      	ldr	r3, [r3, #4]
 8004034:	f403 33c0 	and.w	r3, r3, #98304	@ 0x18000
 8004038:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800403c:	d167      	bne.n	800410e <HAL_RCC_OscConfig+0x40a>
 800403e:	2302      	movs	r3, #2
 8004040:	f8c7 3194 	str.w	r3, [r7, #404]	@ 0x194
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004044:	f8d7 3194 	ldr.w	r3, [r7, #404]	@ 0x194
 8004048:	fa93 f3a3 	rbit	r3, r3
 800404c:	f8c7 3190 	str.w	r3, [r7, #400]	@ 0x190
  return result;
 8004050:	f8d7 3190 	ldr.w	r3, [r7, #400]	@ 0x190
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004054:	fab3 f383 	clz	r3, r3
 8004058:	b2db      	uxtb	r3, r3
 800405a:	2b3f      	cmp	r3, #63	@ 0x3f
 800405c:	d802      	bhi.n	8004064 <HAL_RCC_OscConfig+0x360>
 800405e:	4bbc      	ldr	r3, [pc, #752]	@ (8004350 <HAL_RCC_OscConfig+0x64c>)
 8004060:	681b      	ldr	r3, [r3, #0]
 8004062:	e013      	b.n	800408c <HAL_RCC_OscConfig+0x388>
 8004064:	2302      	movs	r3, #2
 8004066:	f8c7 318c 	str.w	r3, [r7, #396]	@ 0x18c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800406a:	f8d7 318c 	ldr.w	r3, [r7, #396]	@ 0x18c
 800406e:	fa93 f3a3 	rbit	r3, r3
 8004072:	f8c7 3188 	str.w	r3, [r7, #392]	@ 0x188
 8004076:	2302      	movs	r3, #2
 8004078:	f8c7 3184 	str.w	r3, [r7, #388]	@ 0x184
 800407c:	f8d7 3184 	ldr.w	r3, [r7, #388]	@ 0x184
 8004080:	fa93 f3a3 	rbit	r3, r3
 8004084:	f8c7 3180 	str.w	r3, [r7, #384]	@ 0x180
 8004088:	4bb1      	ldr	r3, [pc, #708]	@ (8004350 <HAL_RCC_OscConfig+0x64c>)
 800408a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800408c:	2202      	movs	r2, #2
 800408e:	f8c7 217c 	str.w	r2, [r7, #380]	@ 0x17c
 8004092:	f8d7 217c 	ldr.w	r2, [r7, #380]	@ 0x17c
 8004096:	fa92 f2a2 	rbit	r2, r2
 800409a:	f8c7 2178 	str.w	r2, [r7, #376]	@ 0x178
  return result;
 800409e:	f8d7 2178 	ldr.w	r2, [r7, #376]	@ 0x178
 80040a2:	fab2 f282 	clz	r2, r2
 80040a6:	b2d2      	uxtb	r2, r2
 80040a8:	f042 0220 	orr.w	r2, r2, #32
 80040ac:	b2d2      	uxtb	r2, r2
 80040ae:	f002 021f 	and.w	r2, r2, #31
 80040b2:	2101      	movs	r1, #1
 80040b4:	fa01 f202 	lsl.w	r2, r1, r2
 80040b8:	4013      	ands	r3, r2
 80040ba:	2b00      	cmp	r3, #0
 80040bc:	d00a      	beq.n	80040d4 <HAL_RCC_OscConfig+0x3d0>
 80040be:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80040c2:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 80040c6:	681b      	ldr	r3, [r3, #0]
 80040c8:	68db      	ldr	r3, [r3, #12]
 80040ca:	2b01      	cmp	r3, #1
 80040cc:	d002      	beq.n	80040d4 <HAL_RCC_OscConfig+0x3d0>
      {
        return HAL_ERROR;
 80040ce:	2301      	movs	r3, #1
 80040d0:	f000 be35 	b.w	8004d3e <HAL_RCC_OscConfig+0x103a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80040d4:	4b9e      	ldr	r3, [pc, #632]	@ (8004350 <HAL_RCC_OscConfig+0x64c>)
 80040d6:	681b      	ldr	r3, [r3, #0]
 80040d8:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80040dc:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80040e0:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 80040e4:	681b      	ldr	r3, [r3, #0]
 80040e6:	691b      	ldr	r3, [r3, #16]
 80040e8:	21f8      	movs	r1, #248	@ 0xf8
 80040ea:	f8c7 1174 	str.w	r1, [r7, #372]	@ 0x174
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80040ee:	f8d7 1174 	ldr.w	r1, [r7, #372]	@ 0x174
 80040f2:	fa91 f1a1 	rbit	r1, r1
 80040f6:	f8c7 1170 	str.w	r1, [r7, #368]	@ 0x170
  return result;
 80040fa:	f8d7 1170 	ldr.w	r1, [r7, #368]	@ 0x170
 80040fe:	fab1 f181 	clz	r1, r1
 8004102:	b2c9      	uxtb	r1, r1
 8004104:	408b      	lsls	r3, r1
 8004106:	4992      	ldr	r1, [pc, #584]	@ (8004350 <HAL_RCC_OscConfig+0x64c>)
 8004108:	4313      	orrs	r3, r2
 800410a:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800410c:	e0f1      	b.n	80042f2 <HAL_RCC_OscConfig+0x5ee>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800410e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004112:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8004116:	681b      	ldr	r3, [r3, #0]
 8004118:	68db      	ldr	r3, [r3, #12]
 800411a:	2b00      	cmp	r3, #0
 800411c:	f000 8083 	beq.w	8004226 <HAL_RCC_OscConfig+0x522>
 8004120:	2301      	movs	r3, #1
 8004122:	f8c7 316c 	str.w	r3, [r7, #364]	@ 0x16c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004126:	f8d7 316c 	ldr.w	r3, [r7, #364]	@ 0x16c
 800412a:	fa93 f3a3 	rbit	r3, r3
 800412e:	f8c7 3168 	str.w	r3, [r7, #360]	@ 0x168
  return result;
 8004132:	f8d7 3168 	ldr.w	r3, [r7, #360]	@ 0x168
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004136:	fab3 f383 	clz	r3, r3
 800413a:	b2db      	uxtb	r3, r3
 800413c:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8004140:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8004144:	009b      	lsls	r3, r3, #2
 8004146:	461a      	mov	r2, r3
 8004148:	2301      	movs	r3, #1
 800414a:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800414c:	f7fd fe4c 	bl	8001de8 <HAL_GetTick>
 8004150:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004154:	e00a      	b.n	800416c <HAL_RCC_OscConfig+0x468>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004156:	f7fd fe47 	bl	8001de8 <HAL_GetTick>
 800415a:	4602      	mov	r2, r0
 800415c:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8004160:	1ad3      	subs	r3, r2, r3
 8004162:	2b02      	cmp	r3, #2
 8004164:	d902      	bls.n	800416c <HAL_RCC_OscConfig+0x468>
          {
            return HAL_TIMEOUT;
 8004166:	2303      	movs	r3, #3
 8004168:	f000 bde9 	b.w	8004d3e <HAL_RCC_OscConfig+0x103a>
 800416c:	2302      	movs	r3, #2
 800416e:	f8c7 3164 	str.w	r3, [r7, #356]	@ 0x164
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004172:	f8d7 3164 	ldr.w	r3, [r7, #356]	@ 0x164
 8004176:	fa93 f3a3 	rbit	r3, r3
 800417a:	f8c7 3160 	str.w	r3, [r7, #352]	@ 0x160
  return result;
 800417e:	f8d7 3160 	ldr.w	r3, [r7, #352]	@ 0x160
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004182:	fab3 f383 	clz	r3, r3
 8004186:	b2db      	uxtb	r3, r3
 8004188:	2b3f      	cmp	r3, #63	@ 0x3f
 800418a:	d802      	bhi.n	8004192 <HAL_RCC_OscConfig+0x48e>
 800418c:	4b70      	ldr	r3, [pc, #448]	@ (8004350 <HAL_RCC_OscConfig+0x64c>)
 800418e:	681b      	ldr	r3, [r3, #0]
 8004190:	e013      	b.n	80041ba <HAL_RCC_OscConfig+0x4b6>
 8004192:	2302      	movs	r3, #2
 8004194:	f8c7 315c 	str.w	r3, [r7, #348]	@ 0x15c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004198:	f8d7 315c 	ldr.w	r3, [r7, #348]	@ 0x15c
 800419c:	fa93 f3a3 	rbit	r3, r3
 80041a0:	f8c7 3158 	str.w	r3, [r7, #344]	@ 0x158
 80041a4:	2302      	movs	r3, #2
 80041a6:	f8c7 3154 	str.w	r3, [r7, #340]	@ 0x154
 80041aa:	f8d7 3154 	ldr.w	r3, [r7, #340]	@ 0x154
 80041ae:	fa93 f3a3 	rbit	r3, r3
 80041b2:	f8c7 3150 	str.w	r3, [r7, #336]	@ 0x150
 80041b6:	4b66      	ldr	r3, [pc, #408]	@ (8004350 <HAL_RCC_OscConfig+0x64c>)
 80041b8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80041ba:	2202      	movs	r2, #2
 80041bc:	f8c7 214c 	str.w	r2, [r7, #332]	@ 0x14c
 80041c0:	f8d7 214c 	ldr.w	r2, [r7, #332]	@ 0x14c
 80041c4:	fa92 f2a2 	rbit	r2, r2
 80041c8:	f8c7 2148 	str.w	r2, [r7, #328]	@ 0x148
  return result;
 80041cc:	f8d7 2148 	ldr.w	r2, [r7, #328]	@ 0x148
 80041d0:	fab2 f282 	clz	r2, r2
 80041d4:	b2d2      	uxtb	r2, r2
 80041d6:	f042 0220 	orr.w	r2, r2, #32
 80041da:	b2d2      	uxtb	r2, r2
 80041dc:	f002 021f 	and.w	r2, r2, #31
 80041e0:	2101      	movs	r1, #1
 80041e2:	fa01 f202 	lsl.w	r2, r1, r2
 80041e6:	4013      	ands	r3, r2
 80041e8:	2b00      	cmp	r3, #0
 80041ea:	d0b4      	beq.n	8004156 <HAL_RCC_OscConfig+0x452>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80041ec:	4b58      	ldr	r3, [pc, #352]	@ (8004350 <HAL_RCC_OscConfig+0x64c>)
 80041ee:	681b      	ldr	r3, [r3, #0]
 80041f0:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80041f4:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80041f8:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 80041fc:	681b      	ldr	r3, [r3, #0]
 80041fe:	691b      	ldr	r3, [r3, #16]
 8004200:	21f8      	movs	r1, #248	@ 0xf8
 8004202:	f8c7 1144 	str.w	r1, [r7, #324]	@ 0x144
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004206:	f8d7 1144 	ldr.w	r1, [r7, #324]	@ 0x144
 800420a:	fa91 f1a1 	rbit	r1, r1
 800420e:	f8c7 1140 	str.w	r1, [r7, #320]	@ 0x140
  return result;
 8004212:	f8d7 1140 	ldr.w	r1, [r7, #320]	@ 0x140
 8004216:	fab1 f181 	clz	r1, r1
 800421a:	b2c9      	uxtb	r1, r1
 800421c:	408b      	lsls	r3, r1
 800421e:	494c      	ldr	r1, [pc, #304]	@ (8004350 <HAL_RCC_OscConfig+0x64c>)
 8004220:	4313      	orrs	r3, r2
 8004222:	600b      	str	r3, [r1, #0]
 8004224:	e065      	b.n	80042f2 <HAL_RCC_OscConfig+0x5ee>
 8004226:	2301      	movs	r3, #1
 8004228:	f8c7 313c 	str.w	r3, [r7, #316]	@ 0x13c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800422c:	f8d7 313c 	ldr.w	r3, [r7, #316]	@ 0x13c
 8004230:	fa93 f3a3 	rbit	r3, r3
 8004234:	f8c7 3138 	str.w	r3, [r7, #312]	@ 0x138
  return result;
 8004238:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800423c:	fab3 f383 	clz	r3, r3
 8004240:	b2db      	uxtb	r3, r3
 8004242:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8004246:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 800424a:	009b      	lsls	r3, r3, #2
 800424c:	461a      	mov	r2, r3
 800424e:	2300      	movs	r3, #0
 8004250:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004252:	f7fd fdc9 	bl	8001de8 <HAL_GetTick>
 8004256:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800425a:	e00a      	b.n	8004272 <HAL_RCC_OscConfig+0x56e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800425c:	f7fd fdc4 	bl	8001de8 <HAL_GetTick>
 8004260:	4602      	mov	r2, r0
 8004262:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8004266:	1ad3      	subs	r3, r2, r3
 8004268:	2b02      	cmp	r3, #2
 800426a:	d902      	bls.n	8004272 <HAL_RCC_OscConfig+0x56e>
          {
            return HAL_TIMEOUT;
 800426c:	2303      	movs	r3, #3
 800426e:	f000 bd66 	b.w	8004d3e <HAL_RCC_OscConfig+0x103a>
 8004272:	2302      	movs	r3, #2
 8004274:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004278:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 800427c:	fa93 f3a3 	rbit	r3, r3
 8004280:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
  return result;
 8004284:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004288:	fab3 f383 	clz	r3, r3
 800428c:	b2db      	uxtb	r3, r3
 800428e:	2b3f      	cmp	r3, #63	@ 0x3f
 8004290:	d802      	bhi.n	8004298 <HAL_RCC_OscConfig+0x594>
 8004292:	4b2f      	ldr	r3, [pc, #188]	@ (8004350 <HAL_RCC_OscConfig+0x64c>)
 8004294:	681b      	ldr	r3, [r3, #0]
 8004296:	e013      	b.n	80042c0 <HAL_RCC_OscConfig+0x5bc>
 8004298:	2302      	movs	r3, #2
 800429a:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800429e:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 80042a2:	fa93 f3a3 	rbit	r3, r3
 80042a6:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
 80042aa:	2302      	movs	r3, #2
 80042ac:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
 80042b0:	f8d7 3124 	ldr.w	r3, [r7, #292]	@ 0x124
 80042b4:	fa93 f3a3 	rbit	r3, r3
 80042b8:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
 80042bc:	4b24      	ldr	r3, [pc, #144]	@ (8004350 <HAL_RCC_OscConfig+0x64c>)
 80042be:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80042c0:	2202      	movs	r2, #2
 80042c2:	f8c7 211c 	str.w	r2, [r7, #284]	@ 0x11c
 80042c6:	f8d7 211c 	ldr.w	r2, [r7, #284]	@ 0x11c
 80042ca:	fa92 f2a2 	rbit	r2, r2
 80042ce:	f8c7 2118 	str.w	r2, [r7, #280]	@ 0x118
  return result;
 80042d2:	f8d7 2118 	ldr.w	r2, [r7, #280]	@ 0x118
 80042d6:	fab2 f282 	clz	r2, r2
 80042da:	b2d2      	uxtb	r2, r2
 80042dc:	f042 0220 	orr.w	r2, r2, #32
 80042e0:	b2d2      	uxtb	r2, r2
 80042e2:	f002 021f 	and.w	r2, r2, #31
 80042e6:	2101      	movs	r1, #1
 80042e8:	fa01 f202 	lsl.w	r2, r1, r2
 80042ec:	4013      	ands	r3, r2
 80042ee:	2b00      	cmp	r3, #0
 80042f0:	d1b4      	bne.n	800425c <HAL_RCC_OscConfig+0x558>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80042f2:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80042f6:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 80042fa:	681b      	ldr	r3, [r3, #0]
 80042fc:	681b      	ldr	r3, [r3, #0]
 80042fe:	f003 0308 	and.w	r3, r3, #8
 8004302:	2b00      	cmp	r3, #0
 8004304:	f000 8119 	beq.w	800453a <HAL_RCC_OscConfig+0x836>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004308:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800430c:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8004310:	681b      	ldr	r3, [r3, #0]
 8004312:	695b      	ldr	r3, [r3, #20]
 8004314:	2b00      	cmp	r3, #0
 8004316:	f000 8082 	beq.w	800441e <HAL_RCC_OscConfig+0x71a>
 800431a:	2301      	movs	r3, #1
 800431c:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004320:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004324:	fa93 f3a3 	rbit	r3, r3
 8004328:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
  return result;
 800432c:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004330:	fab3 f383 	clz	r3, r3
 8004334:	b2db      	uxtb	r3, r3
 8004336:	461a      	mov	r2, r3
 8004338:	4b06      	ldr	r3, [pc, #24]	@ (8004354 <HAL_RCC_OscConfig+0x650>)
 800433a:	4413      	add	r3, r2
 800433c:	009b      	lsls	r3, r3, #2
 800433e:	461a      	mov	r2, r3
 8004340:	2301      	movs	r3, #1
 8004342:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004344:	f7fd fd50 	bl	8001de8 <HAL_GetTick>
 8004348:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800434c:	e00f      	b.n	800436e <HAL_RCC_OscConfig+0x66a>
 800434e:	bf00      	nop
 8004350:	40021000 	.word	0x40021000
 8004354:	10908120 	.word	0x10908120
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004358:	f7fd fd46 	bl	8001de8 <HAL_GetTick>
 800435c:	4602      	mov	r2, r0
 800435e:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8004362:	1ad3      	subs	r3, r2, r3
 8004364:	2b02      	cmp	r3, #2
 8004366:	d902      	bls.n	800436e <HAL_RCC_OscConfig+0x66a>
        {
          return HAL_TIMEOUT;
 8004368:	2303      	movs	r3, #3
 800436a:	f000 bce8 	b.w	8004d3e <HAL_RCC_OscConfig+0x103a>
 800436e:	2302      	movs	r3, #2
 8004370:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004374:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8004378:	fa93 f2a3 	rbit	r2, r3
 800437c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004380:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 8004384:	601a      	str	r2, [r3, #0]
 8004386:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800438a:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800438e:	2202      	movs	r2, #2
 8004390:	601a      	str	r2, [r3, #0]
 8004392:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004396:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800439a:	681b      	ldr	r3, [r3, #0]
 800439c:	fa93 f2a3 	rbit	r2, r3
 80043a0:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80043a4:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80043a8:	601a      	str	r2, [r3, #0]
 80043aa:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80043ae:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 80043b2:	2202      	movs	r2, #2
 80043b4:	601a      	str	r2, [r3, #0]
 80043b6:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80043ba:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 80043be:	681b      	ldr	r3, [r3, #0]
 80043c0:	fa93 f2a3 	rbit	r2, r3
 80043c4:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80043c8:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 80043cc:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80043ce:	4bb0      	ldr	r3, [pc, #704]	@ (8004690 <HAL_RCC_OscConfig+0x98c>)
 80043d0:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80043d2:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80043d6:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 80043da:	2102      	movs	r1, #2
 80043dc:	6019      	str	r1, [r3, #0]
 80043de:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80043e2:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 80043e6:	681b      	ldr	r3, [r3, #0]
 80043e8:	fa93 f1a3 	rbit	r1, r3
 80043ec:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80043f0:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 80043f4:	6019      	str	r1, [r3, #0]
  return result;
 80043f6:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80043fa:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 80043fe:	681b      	ldr	r3, [r3, #0]
 8004400:	fab3 f383 	clz	r3, r3
 8004404:	b2db      	uxtb	r3, r3
 8004406:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 800440a:	b2db      	uxtb	r3, r3
 800440c:	f003 031f 	and.w	r3, r3, #31
 8004410:	2101      	movs	r1, #1
 8004412:	fa01 f303 	lsl.w	r3, r1, r3
 8004416:	4013      	ands	r3, r2
 8004418:	2b00      	cmp	r3, #0
 800441a:	d09d      	beq.n	8004358 <HAL_RCC_OscConfig+0x654>
 800441c:	e08d      	b.n	800453a <HAL_RCC_OscConfig+0x836>
 800441e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004422:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8004426:	2201      	movs	r2, #1
 8004428:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800442a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800442e:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8004432:	681b      	ldr	r3, [r3, #0]
 8004434:	fa93 f2a3 	rbit	r2, r3
 8004438:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800443c:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 8004440:	601a      	str	r2, [r3, #0]
  return result;
 8004442:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004446:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 800444a:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800444c:	fab3 f383 	clz	r3, r3
 8004450:	b2db      	uxtb	r3, r3
 8004452:	461a      	mov	r2, r3
 8004454:	4b8f      	ldr	r3, [pc, #572]	@ (8004694 <HAL_RCC_OscConfig+0x990>)
 8004456:	4413      	add	r3, r2
 8004458:	009b      	lsls	r3, r3, #2
 800445a:	461a      	mov	r2, r3
 800445c:	2300      	movs	r3, #0
 800445e:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004460:	f7fd fcc2 	bl	8001de8 <HAL_GetTick>
 8004464:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004468:	e00a      	b.n	8004480 <HAL_RCC_OscConfig+0x77c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800446a:	f7fd fcbd 	bl	8001de8 <HAL_GetTick>
 800446e:	4602      	mov	r2, r0
 8004470:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8004474:	1ad3      	subs	r3, r2, r3
 8004476:	2b02      	cmp	r3, #2
 8004478:	d902      	bls.n	8004480 <HAL_RCC_OscConfig+0x77c>
        {
          return HAL_TIMEOUT;
 800447a:	2303      	movs	r3, #3
 800447c:	f000 bc5f 	b.w	8004d3e <HAL_RCC_OscConfig+0x103a>
 8004480:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004484:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 8004488:	2202      	movs	r2, #2
 800448a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800448c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004490:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 8004494:	681b      	ldr	r3, [r3, #0]
 8004496:	fa93 f2a3 	rbit	r2, r3
 800449a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800449e:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 80044a2:	601a      	str	r2, [r3, #0]
 80044a4:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80044a8:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 80044ac:	2202      	movs	r2, #2
 80044ae:	601a      	str	r2, [r3, #0]
 80044b0:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80044b4:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 80044b8:	681b      	ldr	r3, [r3, #0]
 80044ba:	fa93 f2a3 	rbit	r2, r3
 80044be:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80044c2:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 80044c6:	601a      	str	r2, [r3, #0]
 80044c8:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80044cc:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 80044d0:	2202      	movs	r2, #2
 80044d2:	601a      	str	r2, [r3, #0]
 80044d4:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80044d8:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 80044dc:	681b      	ldr	r3, [r3, #0]
 80044de:	fa93 f2a3 	rbit	r2, r3
 80044e2:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80044e6:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 80044ea:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80044ec:	4b68      	ldr	r3, [pc, #416]	@ (8004690 <HAL_RCC_OscConfig+0x98c>)
 80044ee:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80044f0:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80044f4:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 80044f8:	2102      	movs	r1, #2
 80044fa:	6019      	str	r1, [r3, #0]
 80044fc:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004500:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8004504:	681b      	ldr	r3, [r3, #0]
 8004506:	fa93 f1a3 	rbit	r1, r3
 800450a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800450e:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 8004512:	6019      	str	r1, [r3, #0]
  return result;
 8004514:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004518:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 800451c:	681b      	ldr	r3, [r3, #0]
 800451e:	fab3 f383 	clz	r3, r3
 8004522:	b2db      	uxtb	r3, r3
 8004524:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8004528:	b2db      	uxtb	r3, r3
 800452a:	f003 031f 	and.w	r3, r3, #31
 800452e:	2101      	movs	r1, #1
 8004530:	fa01 f303 	lsl.w	r3, r1, r3
 8004534:	4013      	ands	r3, r2
 8004536:	2b00      	cmp	r3, #0
 8004538:	d197      	bne.n	800446a <HAL_RCC_OscConfig+0x766>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800453a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800453e:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8004542:	681b      	ldr	r3, [r3, #0]
 8004544:	681b      	ldr	r3, [r3, #0]
 8004546:	f003 0304 	and.w	r3, r3, #4
 800454a:	2b00      	cmp	r3, #0
 800454c:	f000 819c 	beq.w	8004888 <HAL_RCC_OscConfig+0xb84>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004550:	2300      	movs	r3, #0
 8004552:	f887 3207 	strb.w	r3, [r7, #519]	@ 0x207
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004556:	4b4e      	ldr	r3, [pc, #312]	@ (8004690 <HAL_RCC_OscConfig+0x98c>)
 8004558:	69db      	ldr	r3, [r3, #28]
 800455a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800455e:	2b00      	cmp	r3, #0
 8004560:	d116      	bne.n	8004590 <HAL_RCC_OscConfig+0x88c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004562:	4b4b      	ldr	r3, [pc, #300]	@ (8004690 <HAL_RCC_OscConfig+0x98c>)
 8004564:	69db      	ldr	r3, [r3, #28]
 8004566:	4a4a      	ldr	r2, [pc, #296]	@ (8004690 <HAL_RCC_OscConfig+0x98c>)
 8004568:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800456c:	61d3      	str	r3, [r2, #28]
 800456e:	4b48      	ldr	r3, [pc, #288]	@ (8004690 <HAL_RCC_OscConfig+0x98c>)
 8004570:	69db      	ldr	r3, [r3, #28]
 8004572:	f003 5280 	and.w	r2, r3, #268435456	@ 0x10000000
 8004576:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800457a:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800457e:	601a      	str	r2, [r3, #0]
 8004580:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004584:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8004588:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 800458a:	2301      	movs	r3, #1
 800458c:	f887 3207 	strb.w	r3, [r7, #519]	@ 0x207
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004590:	4b41      	ldr	r3, [pc, #260]	@ (8004698 <HAL_RCC_OscConfig+0x994>)
 8004592:	681b      	ldr	r3, [r3, #0]
 8004594:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004598:	2b00      	cmp	r3, #0
 800459a:	d11a      	bne.n	80045d2 <HAL_RCC_OscConfig+0x8ce>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800459c:	4b3e      	ldr	r3, [pc, #248]	@ (8004698 <HAL_RCC_OscConfig+0x994>)
 800459e:	681b      	ldr	r3, [r3, #0]
 80045a0:	4a3d      	ldr	r2, [pc, #244]	@ (8004698 <HAL_RCC_OscConfig+0x994>)
 80045a2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80045a6:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80045a8:	f7fd fc1e 	bl	8001de8 <HAL_GetTick>
 80045ac:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80045b0:	e009      	b.n	80045c6 <HAL_RCC_OscConfig+0x8c2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80045b2:	f7fd fc19 	bl	8001de8 <HAL_GetTick>
 80045b6:	4602      	mov	r2, r0
 80045b8:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 80045bc:	1ad3      	subs	r3, r2, r3
 80045be:	2b64      	cmp	r3, #100	@ 0x64
 80045c0:	d901      	bls.n	80045c6 <HAL_RCC_OscConfig+0x8c2>
        {
          return HAL_TIMEOUT;
 80045c2:	2303      	movs	r3, #3
 80045c4:	e3bb      	b.n	8004d3e <HAL_RCC_OscConfig+0x103a>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80045c6:	4b34      	ldr	r3, [pc, #208]	@ (8004698 <HAL_RCC_OscConfig+0x994>)
 80045c8:	681b      	ldr	r3, [r3, #0]
 80045ca:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80045ce:	2b00      	cmp	r3, #0
 80045d0:	d0ef      	beq.n	80045b2 <HAL_RCC_OscConfig+0x8ae>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80045d2:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80045d6:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 80045da:	681b      	ldr	r3, [r3, #0]
 80045dc:	689b      	ldr	r3, [r3, #8]
 80045de:	2b01      	cmp	r3, #1
 80045e0:	d106      	bne.n	80045f0 <HAL_RCC_OscConfig+0x8ec>
 80045e2:	4b2b      	ldr	r3, [pc, #172]	@ (8004690 <HAL_RCC_OscConfig+0x98c>)
 80045e4:	6a1b      	ldr	r3, [r3, #32]
 80045e6:	4a2a      	ldr	r2, [pc, #168]	@ (8004690 <HAL_RCC_OscConfig+0x98c>)
 80045e8:	f043 0301 	orr.w	r3, r3, #1
 80045ec:	6213      	str	r3, [r2, #32]
 80045ee:	e035      	b.n	800465c <HAL_RCC_OscConfig+0x958>
 80045f0:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80045f4:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 80045f8:	681b      	ldr	r3, [r3, #0]
 80045fa:	689b      	ldr	r3, [r3, #8]
 80045fc:	2b00      	cmp	r3, #0
 80045fe:	d10c      	bne.n	800461a <HAL_RCC_OscConfig+0x916>
 8004600:	4b23      	ldr	r3, [pc, #140]	@ (8004690 <HAL_RCC_OscConfig+0x98c>)
 8004602:	6a1b      	ldr	r3, [r3, #32]
 8004604:	4a22      	ldr	r2, [pc, #136]	@ (8004690 <HAL_RCC_OscConfig+0x98c>)
 8004606:	f023 0301 	bic.w	r3, r3, #1
 800460a:	6213      	str	r3, [r2, #32]
 800460c:	4b20      	ldr	r3, [pc, #128]	@ (8004690 <HAL_RCC_OscConfig+0x98c>)
 800460e:	6a1b      	ldr	r3, [r3, #32]
 8004610:	4a1f      	ldr	r2, [pc, #124]	@ (8004690 <HAL_RCC_OscConfig+0x98c>)
 8004612:	f023 0304 	bic.w	r3, r3, #4
 8004616:	6213      	str	r3, [r2, #32]
 8004618:	e020      	b.n	800465c <HAL_RCC_OscConfig+0x958>
 800461a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800461e:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8004622:	681b      	ldr	r3, [r3, #0]
 8004624:	689b      	ldr	r3, [r3, #8]
 8004626:	2b05      	cmp	r3, #5
 8004628:	d10c      	bne.n	8004644 <HAL_RCC_OscConfig+0x940>
 800462a:	4b19      	ldr	r3, [pc, #100]	@ (8004690 <HAL_RCC_OscConfig+0x98c>)
 800462c:	6a1b      	ldr	r3, [r3, #32]
 800462e:	4a18      	ldr	r2, [pc, #96]	@ (8004690 <HAL_RCC_OscConfig+0x98c>)
 8004630:	f043 0304 	orr.w	r3, r3, #4
 8004634:	6213      	str	r3, [r2, #32]
 8004636:	4b16      	ldr	r3, [pc, #88]	@ (8004690 <HAL_RCC_OscConfig+0x98c>)
 8004638:	6a1b      	ldr	r3, [r3, #32]
 800463a:	4a15      	ldr	r2, [pc, #84]	@ (8004690 <HAL_RCC_OscConfig+0x98c>)
 800463c:	f043 0301 	orr.w	r3, r3, #1
 8004640:	6213      	str	r3, [r2, #32]
 8004642:	e00b      	b.n	800465c <HAL_RCC_OscConfig+0x958>
 8004644:	4b12      	ldr	r3, [pc, #72]	@ (8004690 <HAL_RCC_OscConfig+0x98c>)
 8004646:	6a1b      	ldr	r3, [r3, #32]
 8004648:	4a11      	ldr	r2, [pc, #68]	@ (8004690 <HAL_RCC_OscConfig+0x98c>)
 800464a:	f023 0301 	bic.w	r3, r3, #1
 800464e:	6213      	str	r3, [r2, #32]
 8004650:	4b0f      	ldr	r3, [pc, #60]	@ (8004690 <HAL_RCC_OscConfig+0x98c>)
 8004652:	6a1b      	ldr	r3, [r3, #32]
 8004654:	4a0e      	ldr	r2, [pc, #56]	@ (8004690 <HAL_RCC_OscConfig+0x98c>)
 8004656:	f023 0304 	bic.w	r3, r3, #4
 800465a:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800465c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004660:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8004664:	681b      	ldr	r3, [r3, #0]
 8004666:	689b      	ldr	r3, [r3, #8]
 8004668:	2b00      	cmp	r3, #0
 800466a:	f000 8085 	beq.w	8004778 <HAL_RCC_OscConfig+0xa74>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800466e:	f7fd fbbb 	bl	8001de8 <HAL_GetTick>
 8004672:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004676:	e011      	b.n	800469c <HAL_RCC_OscConfig+0x998>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004678:	f7fd fbb6 	bl	8001de8 <HAL_GetTick>
 800467c:	4602      	mov	r2, r0
 800467e:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8004682:	1ad3      	subs	r3, r2, r3
 8004684:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004688:	4293      	cmp	r3, r2
 800468a:	d907      	bls.n	800469c <HAL_RCC_OscConfig+0x998>
        {
          return HAL_TIMEOUT;
 800468c:	2303      	movs	r3, #3
 800468e:	e356      	b.n	8004d3e <HAL_RCC_OscConfig+0x103a>
 8004690:	40021000 	.word	0x40021000
 8004694:	10908120 	.word	0x10908120
 8004698:	40007000 	.word	0x40007000
 800469c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80046a0:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 80046a4:	2202      	movs	r2, #2
 80046a6:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80046a8:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80046ac:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 80046b0:	681b      	ldr	r3, [r3, #0]
 80046b2:	fa93 f2a3 	rbit	r2, r3
 80046b6:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80046ba:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 80046be:	601a      	str	r2, [r3, #0]
 80046c0:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80046c4:	f5a3 73a6 	sub.w	r3, r3, #332	@ 0x14c
 80046c8:	2202      	movs	r2, #2
 80046ca:	601a      	str	r2, [r3, #0]
 80046cc:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80046d0:	f5a3 73a6 	sub.w	r3, r3, #332	@ 0x14c
 80046d4:	681b      	ldr	r3, [r3, #0]
 80046d6:	fa93 f2a3 	rbit	r2, r3
 80046da:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80046de:	f5a3 73a8 	sub.w	r3, r3, #336	@ 0x150
 80046e2:	601a      	str	r2, [r3, #0]
  return result;
 80046e4:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80046e8:	f5a3 73a8 	sub.w	r3, r3, #336	@ 0x150
 80046ec:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80046ee:	fab3 f383 	clz	r3, r3
 80046f2:	b2db      	uxtb	r3, r3
 80046f4:	f023 035f 	bic.w	r3, r3, #95	@ 0x5f
 80046f8:	b2db      	uxtb	r3, r3
 80046fa:	2b00      	cmp	r3, #0
 80046fc:	d102      	bne.n	8004704 <HAL_RCC_OscConfig+0xa00>
 80046fe:	4b98      	ldr	r3, [pc, #608]	@ (8004960 <HAL_RCC_OscConfig+0xc5c>)
 8004700:	6a1b      	ldr	r3, [r3, #32]
 8004702:	e013      	b.n	800472c <HAL_RCC_OscConfig+0xa28>
 8004704:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004708:	f5a3 73aa 	sub.w	r3, r3, #340	@ 0x154
 800470c:	2202      	movs	r2, #2
 800470e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004710:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004714:	f5a3 73aa 	sub.w	r3, r3, #340	@ 0x154
 8004718:	681b      	ldr	r3, [r3, #0]
 800471a:	fa93 f2a3 	rbit	r2, r3
 800471e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004722:	f5a3 73ac 	sub.w	r3, r3, #344	@ 0x158
 8004726:	601a      	str	r2, [r3, #0]
 8004728:	4b8d      	ldr	r3, [pc, #564]	@ (8004960 <HAL_RCC_OscConfig+0xc5c>)
 800472a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800472c:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8004730:	f5a2 72ae 	sub.w	r2, r2, #348	@ 0x15c
 8004734:	2102      	movs	r1, #2
 8004736:	6011      	str	r1, [r2, #0]
 8004738:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 800473c:	f5a2 72ae 	sub.w	r2, r2, #348	@ 0x15c
 8004740:	6812      	ldr	r2, [r2, #0]
 8004742:	fa92 f1a2 	rbit	r1, r2
 8004746:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 800474a:	f5a2 72b0 	sub.w	r2, r2, #352	@ 0x160
 800474e:	6011      	str	r1, [r2, #0]
  return result;
 8004750:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8004754:	f5a2 72b0 	sub.w	r2, r2, #352	@ 0x160
 8004758:	6812      	ldr	r2, [r2, #0]
 800475a:	fab2 f282 	clz	r2, r2
 800475e:	b2d2      	uxtb	r2, r2
 8004760:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8004764:	b2d2      	uxtb	r2, r2
 8004766:	f002 021f 	and.w	r2, r2, #31
 800476a:	2101      	movs	r1, #1
 800476c:	fa01 f202 	lsl.w	r2, r1, r2
 8004770:	4013      	ands	r3, r2
 8004772:	2b00      	cmp	r3, #0
 8004774:	d080      	beq.n	8004678 <HAL_RCC_OscConfig+0x974>
 8004776:	e07d      	b.n	8004874 <HAL_RCC_OscConfig+0xb70>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004778:	f7fd fb36 	bl	8001de8 <HAL_GetTick>
 800477c:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004780:	e00b      	b.n	800479a <HAL_RCC_OscConfig+0xa96>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004782:	f7fd fb31 	bl	8001de8 <HAL_GetTick>
 8004786:	4602      	mov	r2, r0
 8004788:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 800478c:	1ad3      	subs	r3, r2, r3
 800478e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004792:	4293      	cmp	r3, r2
 8004794:	d901      	bls.n	800479a <HAL_RCC_OscConfig+0xa96>
        {
          return HAL_TIMEOUT;
 8004796:	2303      	movs	r3, #3
 8004798:	e2d1      	b.n	8004d3e <HAL_RCC_OscConfig+0x103a>
 800479a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800479e:	f5a3 73b2 	sub.w	r3, r3, #356	@ 0x164
 80047a2:	2202      	movs	r2, #2
 80047a4:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80047a6:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80047aa:	f5a3 73b2 	sub.w	r3, r3, #356	@ 0x164
 80047ae:	681b      	ldr	r3, [r3, #0]
 80047b0:	fa93 f2a3 	rbit	r2, r3
 80047b4:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80047b8:	f5a3 73b4 	sub.w	r3, r3, #360	@ 0x168
 80047bc:	601a      	str	r2, [r3, #0]
 80047be:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80047c2:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 80047c6:	2202      	movs	r2, #2
 80047c8:	601a      	str	r2, [r3, #0]
 80047ca:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80047ce:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 80047d2:	681b      	ldr	r3, [r3, #0]
 80047d4:	fa93 f2a3 	rbit	r2, r3
 80047d8:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80047dc:	f5a3 73b8 	sub.w	r3, r3, #368	@ 0x170
 80047e0:	601a      	str	r2, [r3, #0]
  return result;
 80047e2:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80047e6:	f5a3 73b8 	sub.w	r3, r3, #368	@ 0x170
 80047ea:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80047ec:	fab3 f383 	clz	r3, r3
 80047f0:	b2db      	uxtb	r3, r3
 80047f2:	f023 035f 	bic.w	r3, r3, #95	@ 0x5f
 80047f6:	b2db      	uxtb	r3, r3
 80047f8:	2b00      	cmp	r3, #0
 80047fa:	d102      	bne.n	8004802 <HAL_RCC_OscConfig+0xafe>
 80047fc:	4b58      	ldr	r3, [pc, #352]	@ (8004960 <HAL_RCC_OscConfig+0xc5c>)
 80047fe:	6a1b      	ldr	r3, [r3, #32]
 8004800:	e013      	b.n	800482a <HAL_RCC_OscConfig+0xb26>
 8004802:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004806:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 800480a:	2202      	movs	r2, #2
 800480c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800480e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004812:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8004816:	681b      	ldr	r3, [r3, #0]
 8004818:	fa93 f2a3 	rbit	r2, r3
 800481c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004820:	f5a3 73bc 	sub.w	r3, r3, #376	@ 0x178
 8004824:	601a      	str	r2, [r3, #0]
 8004826:	4b4e      	ldr	r3, [pc, #312]	@ (8004960 <HAL_RCC_OscConfig+0xc5c>)
 8004828:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800482a:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 800482e:	f5a2 72be 	sub.w	r2, r2, #380	@ 0x17c
 8004832:	2102      	movs	r1, #2
 8004834:	6011      	str	r1, [r2, #0]
 8004836:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 800483a:	f5a2 72be 	sub.w	r2, r2, #380	@ 0x17c
 800483e:	6812      	ldr	r2, [r2, #0]
 8004840:	fa92 f1a2 	rbit	r1, r2
 8004844:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8004848:	f5a2 72c0 	sub.w	r2, r2, #384	@ 0x180
 800484c:	6011      	str	r1, [r2, #0]
  return result;
 800484e:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8004852:	f5a2 72c0 	sub.w	r2, r2, #384	@ 0x180
 8004856:	6812      	ldr	r2, [r2, #0]
 8004858:	fab2 f282 	clz	r2, r2
 800485c:	b2d2      	uxtb	r2, r2
 800485e:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8004862:	b2d2      	uxtb	r2, r2
 8004864:	f002 021f 	and.w	r2, r2, #31
 8004868:	2101      	movs	r1, #1
 800486a:	fa01 f202 	lsl.w	r2, r1, r2
 800486e:	4013      	ands	r3, r2
 8004870:	2b00      	cmp	r3, #0
 8004872:	d186      	bne.n	8004782 <HAL_RCC_OscConfig+0xa7e>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8004874:	f897 3207 	ldrb.w	r3, [r7, #519]	@ 0x207
 8004878:	2b01      	cmp	r3, #1
 800487a:	d105      	bne.n	8004888 <HAL_RCC_OscConfig+0xb84>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800487c:	4b38      	ldr	r3, [pc, #224]	@ (8004960 <HAL_RCC_OscConfig+0xc5c>)
 800487e:	69db      	ldr	r3, [r3, #28]
 8004880:	4a37      	ldr	r2, [pc, #220]	@ (8004960 <HAL_RCC_OscConfig+0xc5c>)
 8004882:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004886:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004888:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800488c:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8004890:	681b      	ldr	r3, [r3, #0]
 8004892:	699b      	ldr	r3, [r3, #24]
 8004894:	2b00      	cmp	r3, #0
 8004896:	f000 8251 	beq.w	8004d3c <HAL_RCC_OscConfig+0x1038>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800489a:	4b31      	ldr	r3, [pc, #196]	@ (8004960 <HAL_RCC_OscConfig+0xc5c>)
 800489c:	685b      	ldr	r3, [r3, #4]
 800489e:	f003 030c 	and.w	r3, r3, #12
 80048a2:	2b08      	cmp	r3, #8
 80048a4:	f000 820f 	beq.w	8004cc6 <HAL_RCC_OscConfig+0xfc2>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80048a8:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80048ac:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 80048b0:	681b      	ldr	r3, [r3, #0]
 80048b2:	699b      	ldr	r3, [r3, #24]
 80048b4:	2b02      	cmp	r3, #2
 80048b6:	f040 8165 	bne.w	8004b84 <HAL_RCC_OscConfig+0xe80>
 80048ba:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80048be:	f5a3 73c2 	sub.w	r3, r3, #388	@ 0x184
 80048c2:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 80048c6:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80048c8:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80048cc:	f5a3 73c2 	sub.w	r3, r3, #388	@ 0x184
 80048d0:	681b      	ldr	r3, [r3, #0]
 80048d2:	fa93 f2a3 	rbit	r2, r3
 80048d6:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80048da:	f5a3 73c4 	sub.w	r3, r3, #392	@ 0x188
 80048de:	601a      	str	r2, [r3, #0]
  return result;
 80048e0:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80048e4:	f5a3 73c4 	sub.w	r3, r3, #392	@ 0x188
 80048e8:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80048ea:	fab3 f383 	clz	r3, r3
 80048ee:	b2db      	uxtb	r3, r3
 80048f0:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 80048f4:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 80048f8:	009b      	lsls	r3, r3, #2
 80048fa:	461a      	mov	r2, r3
 80048fc:	2300      	movs	r3, #0
 80048fe:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004900:	f7fd fa72 	bl	8001de8 <HAL_GetTick>
 8004904:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004908:	e009      	b.n	800491e <HAL_RCC_OscConfig+0xc1a>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800490a:	f7fd fa6d 	bl	8001de8 <HAL_GetTick>
 800490e:	4602      	mov	r2, r0
 8004910:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8004914:	1ad3      	subs	r3, r2, r3
 8004916:	2b02      	cmp	r3, #2
 8004918:	d901      	bls.n	800491e <HAL_RCC_OscConfig+0xc1a>
          {
            return HAL_TIMEOUT;
 800491a:	2303      	movs	r3, #3
 800491c:	e20f      	b.n	8004d3e <HAL_RCC_OscConfig+0x103a>
 800491e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004922:	f5a3 73c6 	sub.w	r3, r3, #396	@ 0x18c
 8004926:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 800492a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800492c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004930:	f5a3 73c6 	sub.w	r3, r3, #396	@ 0x18c
 8004934:	681b      	ldr	r3, [r3, #0]
 8004936:	fa93 f2a3 	rbit	r2, r3
 800493a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800493e:	f5a3 73c8 	sub.w	r3, r3, #400	@ 0x190
 8004942:	601a      	str	r2, [r3, #0]
  return result;
 8004944:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004948:	f5a3 73c8 	sub.w	r3, r3, #400	@ 0x190
 800494c:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800494e:	fab3 f383 	clz	r3, r3
 8004952:	b2db      	uxtb	r3, r3
 8004954:	2b3f      	cmp	r3, #63	@ 0x3f
 8004956:	d805      	bhi.n	8004964 <HAL_RCC_OscConfig+0xc60>
 8004958:	4b01      	ldr	r3, [pc, #4]	@ (8004960 <HAL_RCC_OscConfig+0xc5c>)
 800495a:	681b      	ldr	r3, [r3, #0]
 800495c:	e02a      	b.n	80049b4 <HAL_RCC_OscConfig+0xcb0>
 800495e:	bf00      	nop
 8004960:	40021000 	.word	0x40021000
 8004964:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004968:	f5a3 73ca 	sub.w	r3, r3, #404	@ 0x194
 800496c:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8004970:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004972:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004976:	f5a3 73ca 	sub.w	r3, r3, #404	@ 0x194
 800497a:	681b      	ldr	r3, [r3, #0]
 800497c:	fa93 f2a3 	rbit	r2, r3
 8004980:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004984:	f5a3 73cc 	sub.w	r3, r3, #408	@ 0x198
 8004988:	601a      	str	r2, [r3, #0]
 800498a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800498e:	f5a3 73ce 	sub.w	r3, r3, #412	@ 0x19c
 8004992:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8004996:	601a      	str	r2, [r3, #0]
 8004998:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800499c:	f5a3 73ce 	sub.w	r3, r3, #412	@ 0x19c
 80049a0:	681b      	ldr	r3, [r3, #0]
 80049a2:	fa93 f2a3 	rbit	r2, r3
 80049a6:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80049aa:	f5a3 73d0 	sub.w	r3, r3, #416	@ 0x1a0
 80049ae:	601a      	str	r2, [r3, #0]
 80049b0:	4bca      	ldr	r3, [pc, #808]	@ (8004cdc <HAL_RCC_OscConfig+0xfd8>)
 80049b2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80049b4:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 80049b8:	f5a2 72d2 	sub.w	r2, r2, #420	@ 0x1a4
 80049bc:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 80049c0:	6011      	str	r1, [r2, #0]
 80049c2:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 80049c6:	f5a2 72d2 	sub.w	r2, r2, #420	@ 0x1a4
 80049ca:	6812      	ldr	r2, [r2, #0]
 80049cc:	fa92 f1a2 	rbit	r1, r2
 80049d0:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 80049d4:	f5a2 72d4 	sub.w	r2, r2, #424	@ 0x1a8
 80049d8:	6011      	str	r1, [r2, #0]
  return result;
 80049da:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 80049de:	f5a2 72d4 	sub.w	r2, r2, #424	@ 0x1a8
 80049e2:	6812      	ldr	r2, [r2, #0]
 80049e4:	fab2 f282 	clz	r2, r2
 80049e8:	b2d2      	uxtb	r2, r2
 80049ea:	f042 0220 	orr.w	r2, r2, #32
 80049ee:	b2d2      	uxtb	r2, r2
 80049f0:	f002 021f 	and.w	r2, r2, #31
 80049f4:	2101      	movs	r1, #1
 80049f6:	fa01 f202 	lsl.w	r2, r1, r2
 80049fa:	4013      	ands	r3, r2
 80049fc:	2b00      	cmp	r3, #0
 80049fe:	d184      	bne.n	800490a <HAL_RCC_OscConfig+0xc06>
          }
        }

#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004a00:	4bb6      	ldr	r3, [pc, #728]	@ (8004cdc <HAL_RCC_OscConfig+0xfd8>)
 8004a02:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004a04:	f023 020f 	bic.w	r2, r3, #15
 8004a08:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004a0c:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8004a10:	681b      	ldr	r3, [r3, #0]
 8004a12:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004a14:	49b1      	ldr	r1, [pc, #708]	@ (8004cdc <HAL_RCC_OscConfig+0xfd8>)
 8004a16:	4313      	orrs	r3, r2
 8004a18:	62cb      	str	r3, [r1, #44]	@ 0x2c
 8004a1a:	4bb0      	ldr	r3, [pc, #704]	@ (8004cdc <HAL_RCC_OscConfig+0xfd8>)
 8004a1c:	685b      	ldr	r3, [r3, #4]
 8004a1e:	f423 1276 	bic.w	r2, r3, #4030464	@ 0x3d8000
 8004a22:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004a26:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8004a2a:	681b      	ldr	r3, [r3, #0]
 8004a2c:	6a19      	ldr	r1, [r3, #32]
 8004a2e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004a32:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8004a36:	681b      	ldr	r3, [r3, #0]
 8004a38:	69db      	ldr	r3, [r3, #28]
 8004a3a:	430b      	orrs	r3, r1
 8004a3c:	49a7      	ldr	r1, [pc, #668]	@ (8004cdc <HAL_RCC_OscConfig+0xfd8>)
 8004a3e:	4313      	orrs	r3, r2
 8004a40:	604b      	str	r3, [r1, #4]
 8004a42:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004a46:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 8004a4a:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8004a4e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004a50:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004a54:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 8004a58:	681b      	ldr	r3, [r3, #0]
 8004a5a:	fa93 f2a3 	rbit	r2, r3
 8004a5e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004a62:	f5a3 73d8 	sub.w	r3, r3, #432	@ 0x1b0
 8004a66:	601a      	str	r2, [r3, #0]
  return result;
 8004a68:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004a6c:	f5a3 73d8 	sub.w	r3, r3, #432	@ 0x1b0
 8004a70:	681b      	ldr	r3, [r3, #0]
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004a72:	fab3 f383 	clz	r3, r3
 8004a76:	b2db      	uxtb	r3, r3
 8004a78:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8004a7c:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8004a80:	009b      	lsls	r3, r3, #2
 8004a82:	461a      	mov	r2, r3
 8004a84:	2301      	movs	r3, #1
 8004a86:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004a88:	f7fd f9ae 	bl	8001de8 <HAL_GetTick>
 8004a8c:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8004a90:	e009      	b.n	8004aa6 <HAL_RCC_OscConfig+0xda2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004a92:	f7fd f9a9 	bl	8001de8 <HAL_GetTick>
 8004a96:	4602      	mov	r2, r0
 8004a98:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8004a9c:	1ad3      	subs	r3, r2, r3
 8004a9e:	2b02      	cmp	r3, #2
 8004aa0:	d901      	bls.n	8004aa6 <HAL_RCC_OscConfig+0xda2>
          {
            return HAL_TIMEOUT;
 8004aa2:	2303      	movs	r3, #3
 8004aa4:	e14b      	b.n	8004d3e <HAL_RCC_OscConfig+0x103a>
 8004aa6:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004aaa:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 8004aae:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8004ab2:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004ab4:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004ab8:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 8004abc:	681b      	ldr	r3, [r3, #0]
 8004abe:	fa93 f2a3 	rbit	r2, r3
 8004ac2:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004ac6:	f5a3 73dc 	sub.w	r3, r3, #440	@ 0x1b8
 8004aca:	601a      	str	r2, [r3, #0]
  return result;
 8004acc:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004ad0:	f5a3 73dc 	sub.w	r3, r3, #440	@ 0x1b8
 8004ad4:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8004ad6:	fab3 f383 	clz	r3, r3
 8004ada:	b2db      	uxtb	r3, r3
 8004adc:	2b3f      	cmp	r3, #63	@ 0x3f
 8004ade:	d802      	bhi.n	8004ae6 <HAL_RCC_OscConfig+0xde2>
 8004ae0:	4b7e      	ldr	r3, [pc, #504]	@ (8004cdc <HAL_RCC_OscConfig+0xfd8>)
 8004ae2:	681b      	ldr	r3, [r3, #0]
 8004ae4:	e027      	b.n	8004b36 <HAL_RCC_OscConfig+0xe32>
 8004ae6:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004aea:	f5a3 73de 	sub.w	r3, r3, #444	@ 0x1bc
 8004aee:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8004af2:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004af4:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004af8:	f5a3 73de 	sub.w	r3, r3, #444	@ 0x1bc
 8004afc:	681b      	ldr	r3, [r3, #0]
 8004afe:	fa93 f2a3 	rbit	r2, r3
 8004b02:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004b06:	f5a3 73e0 	sub.w	r3, r3, #448	@ 0x1c0
 8004b0a:	601a      	str	r2, [r3, #0]
 8004b0c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004b10:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 8004b14:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8004b18:	601a      	str	r2, [r3, #0]
 8004b1a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004b1e:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 8004b22:	681b      	ldr	r3, [r3, #0]
 8004b24:	fa93 f2a3 	rbit	r2, r3
 8004b28:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004b2c:	f5a3 73e4 	sub.w	r3, r3, #456	@ 0x1c8
 8004b30:	601a      	str	r2, [r3, #0]
 8004b32:	4b6a      	ldr	r3, [pc, #424]	@ (8004cdc <HAL_RCC_OscConfig+0xfd8>)
 8004b34:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004b36:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8004b3a:	f5a2 72e6 	sub.w	r2, r2, #460	@ 0x1cc
 8004b3e:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 8004b42:	6011      	str	r1, [r2, #0]
 8004b44:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8004b48:	f5a2 72e6 	sub.w	r2, r2, #460	@ 0x1cc
 8004b4c:	6812      	ldr	r2, [r2, #0]
 8004b4e:	fa92 f1a2 	rbit	r1, r2
 8004b52:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8004b56:	f5a2 72e8 	sub.w	r2, r2, #464	@ 0x1d0
 8004b5a:	6011      	str	r1, [r2, #0]
  return result;
 8004b5c:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8004b60:	f5a2 72e8 	sub.w	r2, r2, #464	@ 0x1d0
 8004b64:	6812      	ldr	r2, [r2, #0]
 8004b66:	fab2 f282 	clz	r2, r2
 8004b6a:	b2d2      	uxtb	r2, r2
 8004b6c:	f042 0220 	orr.w	r2, r2, #32
 8004b70:	b2d2      	uxtb	r2, r2
 8004b72:	f002 021f 	and.w	r2, r2, #31
 8004b76:	2101      	movs	r1, #1
 8004b78:	fa01 f202 	lsl.w	r2, r1, r2
 8004b7c:	4013      	ands	r3, r2
 8004b7e:	2b00      	cmp	r3, #0
 8004b80:	d087      	beq.n	8004a92 <HAL_RCC_OscConfig+0xd8e>
 8004b82:	e0db      	b.n	8004d3c <HAL_RCC_OscConfig+0x1038>
 8004b84:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004b88:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8004b8c:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8004b90:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004b92:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004b96:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8004b9a:	681b      	ldr	r3, [r3, #0]
 8004b9c:	fa93 f2a3 	rbit	r2, r3
 8004ba0:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004ba4:	f5a3 73ec 	sub.w	r3, r3, #472	@ 0x1d8
 8004ba8:	601a      	str	r2, [r3, #0]
  return result;
 8004baa:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004bae:	f5a3 73ec 	sub.w	r3, r3, #472	@ 0x1d8
 8004bb2:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004bb4:	fab3 f383 	clz	r3, r3
 8004bb8:	b2db      	uxtb	r3, r3
 8004bba:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8004bbe:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8004bc2:	009b      	lsls	r3, r3, #2
 8004bc4:	461a      	mov	r2, r3
 8004bc6:	2300      	movs	r3, #0
 8004bc8:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004bca:	f7fd f90d 	bl	8001de8 <HAL_GetTick>
 8004bce:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004bd2:	e009      	b.n	8004be8 <HAL_RCC_OscConfig+0xee4>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004bd4:	f7fd f908 	bl	8001de8 <HAL_GetTick>
 8004bd8:	4602      	mov	r2, r0
 8004bda:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8004bde:	1ad3      	subs	r3, r2, r3
 8004be0:	2b02      	cmp	r3, #2
 8004be2:	d901      	bls.n	8004be8 <HAL_RCC_OscConfig+0xee4>
          {
            return HAL_TIMEOUT;
 8004be4:	2303      	movs	r3, #3
 8004be6:	e0aa      	b.n	8004d3e <HAL_RCC_OscConfig+0x103a>
 8004be8:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004bec:	f5a3 73ee 	sub.w	r3, r3, #476	@ 0x1dc
 8004bf0:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8004bf4:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004bf6:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004bfa:	f5a3 73ee 	sub.w	r3, r3, #476	@ 0x1dc
 8004bfe:	681b      	ldr	r3, [r3, #0]
 8004c00:	fa93 f2a3 	rbit	r2, r3
 8004c04:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004c08:	f5a3 73f0 	sub.w	r3, r3, #480	@ 0x1e0
 8004c0c:	601a      	str	r2, [r3, #0]
  return result;
 8004c0e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004c12:	f5a3 73f0 	sub.w	r3, r3, #480	@ 0x1e0
 8004c16:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004c18:	fab3 f383 	clz	r3, r3
 8004c1c:	b2db      	uxtb	r3, r3
 8004c1e:	2b3f      	cmp	r3, #63	@ 0x3f
 8004c20:	d802      	bhi.n	8004c28 <HAL_RCC_OscConfig+0xf24>
 8004c22:	4b2e      	ldr	r3, [pc, #184]	@ (8004cdc <HAL_RCC_OscConfig+0xfd8>)
 8004c24:	681b      	ldr	r3, [r3, #0]
 8004c26:	e027      	b.n	8004c78 <HAL_RCC_OscConfig+0xf74>
 8004c28:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004c2c:	f5a3 73f2 	sub.w	r3, r3, #484	@ 0x1e4
 8004c30:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8004c34:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004c36:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004c3a:	f5a3 73f2 	sub.w	r3, r3, #484	@ 0x1e4
 8004c3e:	681b      	ldr	r3, [r3, #0]
 8004c40:	fa93 f2a3 	rbit	r2, r3
 8004c44:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004c48:	f5a3 73f4 	sub.w	r3, r3, #488	@ 0x1e8
 8004c4c:	601a      	str	r2, [r3, #0]
 8004c4e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004c52:	f5a3 73f6 	sub.w	r3, r3, #492	@ 0x1ec
 8004c56:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8004c5a:	601a      	str	r2, [r3, #0]
 8004c5c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004c60:	f5a3 73f6 	sub.w	r3, r3, #492	@ 0x1ec
 8004c64:	681b      	ldr	r3, [r3, #0]
 8004c66:	fa93 f2a3 	rbit	r2, r3
 8004c6a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004c6e:	f5a3 73f8 	sub.w	r3, r3, #496	@ 0x1f0
 8004c72:	601a      	str	r2, [r3, #0]
 8004c74:	4b19      	ldr	r3, [pc, #100]	@ (8004cdc <HAL_RCC_OscConfig+0xfd8>)
 8004c76:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004c78:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8004c7c:	f5a2 72fa 	sub.w	r2, r2, #500	@ 0x1f4
 8004c80:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 8004c84:	6011      	str	r1, [r2, #0]
 8004c86:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8004c8a:	f5a2 72fa 	sub.w	r2, r2, #500	@ 0x1f4
 8004c8e:	6812      	ldr	r2, [r2, #0]
 8004c90:	fa92 f1a2 	rbit	r1, r2
 8004c94:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8004c98:	f5a2 72fc 	sub.w	r2, r2, #504	@ 0x1f8
 8004c9c:	6011      	str	r1, [r2, #0]
  return result;
 8004c9e:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8004ca2:	f5a2 72fc 	sub.w	r2, r2, #504	@ 0x1f8
 8004ca6:	6812      	ldr	r2, [r2, #0]
 8004ca8:	fab2 f282 	clz	r2, r2
 8004cac:	b2d2      	uxtb	r2, r2
 8004cae:	f042 0220 	orr.w	r2, r2, #32
 8004cb2:	b2d2      	uxtb	r2, r2
 8004cb4:	f002 021f 	and.w	r2, r2, #31
 8004cb8:	2101      	movs	r1, #1
 8004cba:	fa01 f202 	lsl.w	r2, r1, r2
 8004cbe:	4013      	ands	r3, r2
 8004cc0:	2b00      	cmp	r3, #0
 8004cc2:	d187      	bne.n	8004bd4 <HAL_RCC_OscConfig+0xed0>
 8004cc4:	e03a      	b.n	8004d3c <HAL_RCC_OscConfig+0x1038>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004cc6:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004cca:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8004cce:	681b      	ldr	r3, [r3, #0]
 8004cd0:	699b      	ldr	r3, [r3, #24]
 8004cd2:	2b01      	cmp	r3, #1
 8004cd4:	d104      	bne.n	8004ce0 <HAL_RCC_OscConfig+0xfdc>
      {
        return HAL_ERROR;
 8004cd6:	2301      	movs	r3, #1
 8004cd8:	e031      	b.n	8004d3e <HAL_RCC_OscConfig+0x103a>
 8004cda:	bf00      	nop
 8004cdc:	40021000 	.word	0x40021000
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8004ce0:	4b19      	ldr	r3, [pc, #100]	@ (8004d48 <HAL_RCC_OscConfig+0x1044>)
 8004ce2:	685b      	ldr	r3, [r3, #4]
 8004ce4:	f8c7 31fc 	str.w	r3, [r7, #508]	@ 0x1fc
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        pll_config2 = RCC->CFGR2;
 8004ce8:	4b17      	ldr	r3, [pc, #92]	@ (8004d48 <HAL_RCC_OscConfig+0x1044>)
 8004cea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004cec:	f8c7 31f8 	str.w	r3, [r7, #504]	@ 0x1f8
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8004cf0:	f8d7 31fc 	ldr.w	r3, [r7, #508]	@ 0x1fc
 8004cf4:	f403 32c0 	and.w	r2, r3, #98304	@ 0x18000
 8004cf8:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004cfc:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8004d00:	681b      	ldr	r3, [r3, #0]
 8004d02:	69db      	ldr	r3, [r3, #28]
 8004d04:	429a      	cmp	r2, r3
 8004d06:	d117      	bne.n	8004d38 <HAL_RCC_OscConfig+0x1034>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
 8004d08:	f8d7 31fc 	ldr.w	r3, [r7, #508]	@ 0x1fc
 8004d0c:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8004d10:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004d14:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8004d18:	681b      	ldr	r3, [r3, #0]
 8004d1a:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8004d1c:	429a      	cmp	r2, r3
 8004d1e:	d10b      	bne.n	8004d38 <HAL_RCC_OscConfig+0x1034>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
 8004d20:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8004d24:	f003 020f 	and.w	r2, r3, #15
 8004d28:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004d2c:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8004d30:	681b      	ldr	r3, [r3, #0]
 8004d32:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
 8004d34:	429a      	cmp	r2, r3
 8004d36:	d001      	beq.n	8004d3c <HAL_RCC_OscConfig+0x1038>
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
#endif
        {
          return HAL_ERROR;
 8004d38:	2301      	movs	r3, #1
 8004d3a:	e000      	b.n	8004d3e <HAL_RCC_OscConfig+0x103a>
        }
      }
    }
  }

  return HAL_OK;
 8004d3c:	2300      	movs	r3, #0
}
 8004d3e:	4618      	mov	r0, r3
 8004d40:	f507 7702 	add.w	r7, r7, #520	@ 0x208
 8004d44:	46bd      	mov	sp, r7
 8004d46:	bd80      	pop	{r7, pc}
 8004d48:	40021000 	.word	0x40021000

08004d4c <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004d4c:	b580      	push	{r7, lr}
 8004d4e:	b09e      	sub	sp, #120	@ 0x78
 8004d50:	af00      	add	r7, sp, #0
 8004d52:	6078      	str	r0, [r7, #4]
 8004d54:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8004d56:	2300      	movs	r3, #0
 8004d58:	677b      	str	r3, [r7, #116]	@ 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8004d5a:	687b      	ldr	r3, [r7, #4]
 8004d5c:	2b00      	cmp	r3, #0
 8004d5e:	d101      	bne.n	8004d64 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8004d60:	2301      	movs	r3, #1
 8004d62:	e154      	b.n	800500e <HAL_RCC_ClockConfig+0x2c2>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004d64:	4b89      	ldr	r3, [pc, #548]	@ (8004f8c <HAL_RCC_ClockConfig+0x240>)
 8004d66:	681b      	ldr	r3, [r3, #0]
 8004d68:	f003 0307 	and.w	r3, r3, #7
 8004d6c:	683a      	ldr	r2, [r7, #0]
 8004d6e:	429a      	cmp	r2, r3
 8004d70:	d910      	bls.n	8004d94 <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004d72:	4b86      	ldr	r3, [pc, #536]	@ (8004f8c <HAL_RCC_ClockConfig+0x240>)
 8004d74:	681b      	ldr	r3, [r3, #0]
 8004d76:	f023 0207 	bic.w	r2, r3, #7
 8004d7a:	4984      	ldr	r1, [pc, #528]	@ (8004f8c <HAL_RCC_ClockConfig+0x240>)
 8004d7c:	683b      	ldr	r3, [r7, #0]
 8004d7e:	4313      	orrs	r3, r2
 8004d80:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004d82:	4b82      	ldr	r3, [pc, #520]	@ (8004f8c <HAL_RCC_ClockConfig+0x240>)
 8004d84:	681b      	ldr	r3, [r3, #0]
 8004d86:	f003 0307 	and.w	r3, r3, #7
 8004d8a:	683a      	ldr	r2, [r7, #0]
 8004d8c:	429a      	cmp	r2, r3
 8004d8e:	d001      	beq.n	8004d94 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8004d90:	2301      	movs	r3, #1
 8004d92:	e13c      	b.n	800500e <HAL_RCC_ClockConfig+0x2c2>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004d94:	687b      	ldr	r3, [r7, #4]
 8004d96:	681b      	ldr	r3, [r3, #0]
 8004d98:	f003 0302 	and.w	r3, r3, #2
 8004d9c:	2b00      	cmp	r3, #0
 8004d9e:	d008      	beq.n	8004db2 <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004da0:	4b7b      	ldr	r3, [pc, #492]	@ (8004f90 <HAL_RCC_ClockConfig+0x244>)
 8004da2:	685b      	ldr	r3, [r3, #4]
 8004da4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004da8:	687b      	ldr	r3, [r7, #4]
 8004daa:	689b      	ldr	r3, [r3, #8]
 8004dac:	4978      	ldr	r1, [pc, #480]	@ (8004f90 <HAL_RCC_ClockConfig+0x244>)
 8004dae:	4313      	orrs	r3, r2
 8004db0:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004db2:	687b      	ldr	r3, [r7, #4]
 8004db4:	681b      	ldr	r3, [r3, #0]
 8004db6:	f003 0301 	and.w	r3, r3, #1
 8004dba:	2b00      	cmp	r3, #0
 8004dbc:	f000 80cd 	beq.w	8004f5a <HAL_RCC_ClockConfig+0x20e>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	685b      	ldr	r3, [r3, #4]
 8004dc4:	2b01      	cmp	r3, #1
 8004dc6:	d137      	bne.n	8004e38 <HAL_RCC_ClockConfig+0xec>
 8004dc8:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8004dcc:	66fb      	str	r3, [r7, #108]	@ 0x6c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004dce:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004dd0:	fa93 f3a3 	rbit	r3, r3
 8004dd4:	673b      	str	r3, [r7, #112]	@ 0x70
  return result;
 8004dd6:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004dd8:	fab3 f383 	clz	r3, r3
 8004ddc:	b2db      	uxtb	r3, r3
 8004dde:	2b3f      	cmp	r3, #63	@ 0x3f
 8004de0:	d802      	bhi.n	8004de8 <HAL_RCC_ClockConfig+0x9c>
 8004de2:	4b6b      	ldr	r3, [pc, #428]	@ (8004f90 <HAL_RCC_ClockConfig+0x244>)
 8004de4:	681b      	ldr	r3, [r3, #0]
 8004de6:	e00f      	b.n	8004e08 <HAL_RCC_ClockConfig+0xbc>
 8004de8:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8004dec:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004dee:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8004df0:	fa93 f3a3 	rbit	r3, r3
 8004df4:	667b      	str	r3, [r7, #100]	@ 0x64
 8004df6:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8004dfa:	663b      	str	r3, [r7, #96]	@ 0x60
 8004dfc:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8004dfe:	fa93 f3a3 	rbit	r3, r3
 8004e02:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8004e04:	4b62      	ldr	r3, [pc, #392]	@ (8004f90 <HAL_RCC_ClockConfig+0x244>)
 8004e06:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004e08:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8004e0c:	65ba      	str	r2, [r7, #88]	@ 0x58
 8004e0e:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8004e10:	fa92 f2a2 	rbit	r2, r2
 8004e14:	657a      	str	r2, [r7, #84]	@ 0x54
  return result;
 8004e16:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8004e18:	fab2 f282 	clz	r2, r2
 8004e1c:	b2d2      	uxtb	r2, r2
 8004e1e:	f042 0220 	orr.w	r2, r2, #32
 8004e22:	b2d2      	uxtb	r2, r2
 8004e24:	f002 021f 	and.w	r2, r2, #31
 8004e28:	2101      	movs	r1, #1
 8004e2a:	fa01 f202 	lsl.w	r2, r1, r2
 8004e2e:	4013      	ands	r3, r2
 8004e30:	2b00      	cmp	r3, #0
 8004e32:	d171      	bne.n	8004f18 <HAL_RCC_ClockConfig+0x1cc>
      {
        return HAL_ERROR;
 8004e34:	2301      	movs	r3, #1
 8004e36:	e0ea      	b.n	800500e <HAL_RCC_ClockConfig+0x2c2>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004e38:	687b      	ldr	r3, [r7, #4]
 8004e3a:	685b      	ldr	r3, [r3, #4]
 8004e3c:	2b02      	cmp	r3, #2
 8004e3e:	d137      	bne.n	8004eb0 <HAL_RCC_ClockConfig+0x164>
 8004e40:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8004e44:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004e46:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004e48:	fa93 f3a3 	rbit	r3, r3
 8004e4c:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 8004e4e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004e50:	fab3 f383 	clz	r3, r3
 8004e54:	b2db      	uxtb	r3, r3
 8004e56:	2b3f      	cmp	r3, #63	@ 0x3f
 8004e58:	d802      	bhi.n	8004e60 <HAL_RCC_ClockConfig+0x114>
 8004e5a:	4b4d      	ldr	r3, [pc, #308]	@ (8004f90 <HAL_RCC_ClockConfig+0x244>)
 8004e5c:	681b      	ldr	r3, [r3, #0]
 8004e5e:	e00f      	b.n	8004e80 <HAL_RCC_ClockConfig+0x134>
 8004e60:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8004e64:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004e66:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004e68:	fa93 f3a3 	rbit	r3, r3
 8004e6c:	647b      	str	r3, [r7, #68]	@ 0x44
 8004e6e:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8004e72:	643b      	str	r3, [r7, #64]	@ 0x40
 8004e74:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004e76:	fa93 f3a3 	rbit	r3, r3
 8004e7a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004e7c:	4b44      	ldr	r3, [pc, #272]	@ (8004f90 <HAL_RCC_ClockConfig+0x244>)
 8004e7e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004e80:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8004e84:	63ba      	str	r2, [r7, #56]	@ 0x38
 8004e86:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8004e88:	fa92 f2a2 	rbit	r2, r2
 8004e8c:	637a      	str	r2, [r7, #52]	@ 0x34
  return result;
 8004e8e:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8004e90:	fab2 f282 	clz	r2, r2
 8004e94:	b2d2      	uxtb	r2, r2
 8004e96:	f042 0220 	orr.w	r2, r2, #32
 8004e9a:	b2d2      	uxtb	r2, r2
 8004e9c:	f002 021f 	and.w	r2, r2, #31
 8004ea0:	2101      	movs	r1, #1
 8004ea2:	fa01 f202 	lsl.w	r2, r1, r2
 8004ea6:	4013      	ands	r3, r2
 8004ea8:	2b00      	cmp	r3, #0
 8004eaa:	d135      	bne.n	8004f18 <HAL_RCC_ClockConfig+0x1cc>
      {
        return HAL_ERROR;
 8004eac:	2301      	movs	r3, #1
 8004eae:	e0ae      	b.n	800500e <HAL_RCC_ClockConfig+0x2c2>
 8004eb0:	2302      	movs	r3, #2
 8004eb2:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004eb4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004eb6:	fa93 f3a3 	rbit	r3, r3
 8004eba:	62fb      	str	r3, [r7, #44]	@ 0x2c
  return result;
 8004ebc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004ebe:	fab3 f383 	clz	r3, r3
 8004ec2:	b2db      	uxtb	r3, r3
 8004ec4:	2b3f      	cmp	r3, #63	@ 0x3f
 8004ec6:	d802      	bhi.n	8004ece <HAL_RCC_ClockConfig+0x182>
 8004ec8:	4b31      	ldr	r3, [pc, #196]	@ (8004f90 <HAL_RCC_ClockConfig+0x244>)
 8004eca:	681b      	ldr	r3, [r3, #0]
 8004ecc:	e00d      	b.n	8004eea <HAL_RCC_ClockConfig+0x19e>
 8004ece:	2302      	movs	r3, #2
 8004ed0:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004ed2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004ed4:	fa93 f3a3 	rbit	r3, r3
 8004ed8:	627b      	str	r3, [r7, #36]	@ 0x24
 8004eda:	2302      	movs	r3, #2
 8004edc:	623b      	str	r3, [r7, #32]
 8004ede:	6a3b      	ldr	r3, [r7, #32]
 8004ee0:	fa93 f3a3 	rbit	r3, r3
 8004ee4:	61fb      	str	r3, [r7, #28]
 8004ee6:	4b2a      	ldr	r3, [pc, #168]	@ (8004f90 <HAL_RCC_ClockConfig+0x244>)
 8004ee8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004eea:	2202      	movs	r2, #2
 8004eec:	61ba      	str	r2, [r7, #24]
 8004eee:	69ba      	ldr	r2, [r7, #24]
 8004ef0:	fa92 f2a2 	rbit	r2, r2
 8004ef4:	617a      	str	r2, [r7, #20]
  return result;
 8004ef6:	697a      	ldr	r2, [r7, #20]
 8004ef8:	fab2 f282 	clz	r2, r2
 8004efc:	b2d2      	uxtb	r2, r2
 8004efe:	f042 0220 	orr.w	r2, r2, #32
 8004f02:	b2d2      	uxtb	r2, r2
 8004f04:	f002 021f 	and.w	r2, r2, #31
 8004f08:	2101      	movs	r1, #1
 8004f0a:	fa01 f202 	lsl.w	r2, r1, r2
 8004f0e:	4013      	ands	r3, r2
 8004f10:	2b00      	cmp	r3, #0
 8004f12:	d101      	bne.n	8004f18 <HAL_RCC_ClockConfig+0x1cc>
      {
        return HAL_ERROR;
 8004f14:	2301      	movs	r3, #1
 8004f16:	e07a      	b.n	800500e <HAL_RCC_ClockConfig+0x2c2>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004f18:	4b1d      	ldr	r3, [pc, #116]	@ (8004f90 <HAL_RCC_ClockConfig+0x244>)
 8004f1a:	685b      	ldr	r3, [r3, #4]
 8004f1c:	f023 0203 	bic.w	r2, r3, #3
 8004f20:	687b      	ldr	r3, [r7, #4]
 8004f22:	685b      	ldr	r3, [r3, #4]
 8004f24:	491a      	ldr	r1, [pc, #104]	@ (8004f90 <HAL_RCC_ClockConfig+0x244>)
 8004f26:	4313      	orrs	r3, r2
 8004f28:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004f2a:	f7fc ff5d 	bl	8001de8 <HAL_GetTick>
 8004f2e:	6778      	str	r0, [r7, #116]	@ 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004f30:	e00a      	b.n	8004f48 <HAL_RCC_ClockConfig+0x1fc>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004f32:	f7fc ff59 	bl	8001de8 <HAL_GetTick>
 8004f36:	4602      	mov	r2, r0
 8004f38:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004f3a:	1ad3      	subs	r3, r2, r3
 8004f3c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004f40:	4293      	cmp	r3, r2
 8004f42:	d901      	bls.n	8004f48 <HAL_RCC_ClockConfig+0x1fc>
      {
        return HAL_TIMEOUT;
 8004f44:	2303      	movs	r3, #3
 8004f46:	e062      	b.n	800500e <HAL_RCC_ClockConfig+0x2c2>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004f48:	4b11      	ldr	r3, [pc, #68]	@ (8004f90 <HAL_RCC_ClockConfig+0x244>)
 8004f4a:	685b      	ldr	r3, [r3, #4]
 8004f4c:	f003 020c 	and.w	r2, r3, #12
 8004f50:	687b      	ldr	r3, [r7, #4]
 8004f52:	685b      	ldr	r3, [r3, #4]
 8004f54:	009b      	lsls	r3, r3, #2
 8004f56:	429a      	cmp	r2, r3
 8004f58:	d1eb      	bne.n	8004f32 <HAL_RCC_ClockConfig+0x1e6>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004f5a:	4b0c      	ldr	r3, [pc, #48]	@ (8004f8c <HAL_RCC_ClockConfig+0x240>)
 8004f5c:	681b      	ldr	r3, [r3, #0]
 8004f5e:	f003 0307 	and.w	r3, r3, #7
 8004f62:	683a      	ldr	r2, [r7, #0]
 8004f64:	429a      	cmp	r2, r3
 8004f66:	d215      	bcs.n	8004f94 <HAL_RCC_ClockConfig+0x248>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004f68:	4b08      	ldr	r3, [pc, #32]	@ (8004f8c <HAL_RCC_ClockConfig+0x240>)
 8004f6a:	681b      	ldr	r3, [r3, #0]
 8004f6c:	f023 0207 	bic.w	r2, r3, #7
 8004f70:	4906      	ldr	r1, [pc, #24]	@ (8004f8c <HAL_RCC_ClockConfig+0x240>)
 8004f72:	683b      	ldr	r3, [r7, #0]
 8004f74:	4313      	orrs	r3, r2
 8004f76:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004f78:	4b04      	ldr	r3, [pc, #16]	@ (8004f8c <HAL_RCC_ClockConfig+0x240>)
 8004f7a:	681b      	ldr	r3, [r3, #0]
 8004f7c:	f003 0307 	and.w	r3, r3, #7
 8004f80:	683a      	ldr	r2, [r7, #0]
 8004f82:	429a      	cmp	r2, r3
 8004f84:	d006      	beq.n	8004f94 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 8004f86:	2301      	movs	r3, #1
 8004f88:	e041      	b.n	800500e <HAL_RCC_ClockConfig+0x2c2>
 8004f8a:	bf00      	nop
 8004f8c:	40022000 	.word	0x40022000
 8004f90:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004f94:	687b      	ldr	r3, [r7, #4]
 8004f96:	681b      	ldr	r3, [r3, #0]
 8004f98:	f003 0304 	and.w	r3, r3, #4
 8004f9c:	2b00      	cmp	r3, #0
 8004f9e:	d008      	beq.n	8004fb2 <HAL_RCC_ClockConfig+0x266>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004fa0:	4b1d      	ldr	r3, [pc, #116]	@ (8005018 <HAL_RCC_ClockConfig+0x2cc>)
 8004fa2:	685b      	ldr	r3, [r3, #4]
 8004fa4:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8004fa8:	687b      	ldr	r3, [r7, #4]
 8004faa:	68db      	ldr	r3, [r3, #12]
 8004fac:	491a      	ldr	r1, [pc, #104]	@ (8005018 <HAL_RCC_ClockConfig+0x2cc>)
 8004fae:	4313      	orrs	r3, r2
 8004fb0:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004fb2:	687b      	ldr	r3, [r7, #4]
 8004fb4:	681b      	ldr	r3, [r3, #0]
 8004fb6:	f003 0308 	and.w	r3, r3, #8
 8004fba:	2b00      	cmp	r3, #0
 8004fbc:	d009      	beq.n	8004fd2 <HAL_RCC_ClockConfig+0x286>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004fbe:	4b16      	ldr	r3, [pc, #88]	@ (8005018 <HAL_RCC_ClockConfig+0x2cc>)
 8004fc0:	685b      	ldr	r3, [r3, #4]
 8004fc2:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8004fc6:	687b      	ldr	r3, [r7, #4]
 8004fc8:	691b      	ldr	r3, [r3, #16]
 8004fca:	00db      	lsls	r3, r3, #3
 8004fcc:	4912      	ldr	r1, [pc, #72]	@ (8005018 <HAL_RCC_ClockConfig+0x2cc>)
 8004fce:	4313      	orrs	r3, r2
 8004fd0:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8004fd2:	f000 f829 	bl	8005028 <HAL_RCC_GetSysClockFreq>
 8004fd6:	4601      	mov	r1, r0
 8004fd8:	4b0f      	ldr	r3, [pc, #60]	@ (8005018 <HAL_RCC_ClockConfig+0x2cc>)
 8004fda:	685b      	ldr	r3, [r3, #4]
 8004fdc:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004fe0:	22f0      	movs	r2, #240	@ 0xf0
 8004fe2:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004fe4:	693a      	ldr	r2, [r7, #16]
 8004fe6:	fa92 f2a2 	rbit	r2, r2
 8004fea:	60fa      	str	r2, [r7, #12]
  return result;
 8004fec:	68fa      	ldr	r2, [r7, #12]
 8004fee:	fab2 f282 	clz	r2, r2
 8004ff2:	b2d2      	uxtb	r2, r2
 8004ff4:	40d3      	lsrs	r3, r2
 8004ff6:	4a09      	ldr	r2, [pc, #36]	@ (800501c <HAL_RCC_ClockConfig+0x2d0>)
 8004ff8:	5cd3      	ldrb	r3, [r2, r3]
 8004ffa:	fa21 f303 	lsr.w	r3, r1, r3
 8004ffe:	4a08      	ldr	r2, [pc, #32]	@ (8005020 <HAL_RCC_ClockConfig+0x2d4>)
 8005000:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 8005002:	4b08      	ldr	r3, [pc, #32]	@ (8005024 <HAL_RCC_ClockConfig+0x2d8>)
 8005004:	681b      	ldr	r3, [r3, #0]
 8005006:	4618      	mov	r0, r3
 8005008:	f7fc feaa 	bl	8001d60 <HAL_InitTick>
  
  return HAL_OK;
 800500c:	2300      	movs	r3, #0
}
 800500e:	4618      	mov	r0, r3
 8005010:	3778      	adds	r7, #120	@ 0x78
 8005012:	46bd      	mov	sp, r7
 8005014:	bd80      	pop	{r7, pc}
 8005016:	bf00      	nop
 8005018:	40021000 	.word	0x40021000
 800501c:	08010870 	.word	0x08010870
 8005020:	20000090 	.word	0x20000090
 8005024:	20000094 	.word	0x20000094

08005028 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005028:	b480      	push	{r7}
 800502a:	b087      	sub	sp, #28
 800502c:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800502e:	2300      	movs	r3, #0
 8005030:	60fb      	str	r3, [r7, #12]
 8005032:	2300      	movs	r3, #0
 8005034:	60bb      	str	r3, [r7, #8]
 8005036:	2300      	movs	r3, #0
 8005038:	617b      	str	r3, [r7, #20]
 800503a:	2300      	movs	r3, #0
 800503c:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 800503e:	2300      	movs	r3, #0
 8005040:	613b      	str	r3, [r7, #16]
  
  tmpreg = RCC->CFGR;
 8005042:	4b1f      	ldr	r3, [pc, #124]	@ (80050c0 <HAL_RCC_GetSysClockFreq+0x98>)
 8005044:	685b      	ldr	r3, [r3, #4]
 8005046:	60fb      	str	r3, [r7, #12]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8005048:	68fb      	ldr	r3, [r7, #12]
 800504a:	f003 030c 	and.w	r3, r3, #12
 800504e:	2b04      	cmp	r3, #4
 8005050:	d002      	beq.n	8005058 <HAL_RCC_GetSysClockFreq+0x30>
 8005052:	2b08      	cmp	r3, #8
 8005054:	d003      	beq.n	800505e <HAL_RCC_GetSysClockFreq+0x36>
 8005056:	e029      	b.n	80050ac <HAL_RCC_GetSysClockFreq+0x84>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8005058:	4b1a      	ldr	r3, [pc, #104]	@ (80050c4 <HAL_RCC_GetSysClockFreq+0x9c>)
 800505a:	613b      	str	r3, [r7, #16]
      break;
 800505c:	e029      	b.n	80050b2 <HAL_RCC_GetSysClockFreq+0x8a>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 800505e:	68fb      	ldr	r3, [r7, #12]
 8005060:	0c9b      	lsrs	r3, r3, #18
 8005062:	f003 030f 	and.w	r3, r3, #15
 8005066:	4a18      	ldr	r2, [pc, #96]	@ (80050c8 <HAL_RCC_GetSysClockFreq+0xa0>)
 8005068:	5cd3      	ldrb	r3, [r2, r3]
 800506a:	607b      	str	r3, [r7, #4]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_Pos];
 800506c:	4b14      	ldr	r3, [pc, #80]	@ (80050c0 <HAL_RCC_GetSysClockFreq+0x98>)
 800506e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005070:	f003 030f 	and.w	r3, r3, #15
 8005074:	4a15      	ldr	r2, [pc, #84]	@ (80050cc <HAL_RCC_GetSysClockFreq+0xa4>)
 8005076:	5cd3      	ldrb	r3, [r2, r3]
 8005078:	60bb      	str	r3, [r7, #8]
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
      }
#else
      if ((tmpreg & RCC_CFGR_PLLSRC_HSE_PREDIV) == RCC_CFGR_PLLSRC_HSE_PREDIV)
 800507a:	68fb      	ldr	r3, [r7, #12]
 800507c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005080:	2b00      	cmp	r3, #0
 8005082:	d008      	beq.n	8005096 <HAL_RCC_GetSysClockFreq+0x6e>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8005084:	4a0f      	ldr	r2, [pc, #60]	@ (80050c4 <HAL_RCC_GetSysClockFreq+0x9c>)
 8005086:	68bb      	ldr	r3, [r7, #8]
 8005088:	fbb2 f2f3 	udiv	r2, r2, r3
 800508c:	687b      	ldr	r3, [r7, #4]
 800508e:	fb02 f303 	mul.w	r3, r2, r3
 8005092:	617b      	str	r3, [r7, #20]
 8005094:	e007      	b.n	80050a6 <HAL_RCC_GetSysClockFreq+0x7e>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8005096:	4a0e      	ldr	r2, [pc, #56]	@ (80050d0 <HAL_RCC_GetSysClockFreq+0xa8>)
 8005098:	68bb      	ldr	r3, [r7, #8]
 800509a:	fbb2 f2f3 	udiv	r2, r2, r3
 800509e:	687b      	ldr	r3, [r7, #4]
 80050a0:	fb02 f303 	mul.w	r3, r2, r3
 80050a4:	617b      	str	r3, [r7, #20]
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 80050a6:	697b      	ldr	r3, [r7, #20]
 80050a8:	613b      	str	r3, [r7, #16]
      break;
 80050aa:	e002      	b.n	80050b2 <HAL_RCC_GetSysClockFreq+0x8a>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80050ac:	4b08      	ldr	r3, [pc, #32]	@ (80050d0 <HAL_RCC_GetSysClockFreq+0xa8>)
 80050ae:	613b      	str	r3, [r7, #16]
      break;
 80050b0:	bf00      	nop
    }
  }
  return sysclockfreq;
 80050b2:	693b      	ldr	r3, [r7, #16]
}
 80050b4:	4618      	mov	r0, r3
 80050b6:	371c      	adds	r7, #28
 80050b8:	46bd      	mov	sp, r7
 80050ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050be:	4770      	bx	lr
 80050c0:	40021000 	.word	0x40021000
 80050c4:	00f42400 	.word	0x00f42400
 80050c8:	08010888 	.word	0x08010888
 80050cc:	08010898 	.word	0x08010898
 80050d0:	007a1200 	.word	0x007a1200

080050d4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80050d4:	b480      	push	{r7}
 80050d6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80050d8:	4b03      	ldr	r3, [pc, #12]	@ (80050e8 <HAL_RCC_GetHCLKFreq+0x14>)
 80050da:	681b      	ldr	r3, [r3, #0]
}
 80050dc:	4618      	mov	r0, r3
 80050de:	46bd      	mov	sp, r7
 80050e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050e4:	4770      	bx	lr
 80050e6:	bf00      	nop
 80050e8:	20000090 	.word	0x20000090

080050ec <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80050ec:	b580      	push	{r7, lr}
 80050ee:	b082      	sub	sp, #8
 80050f0:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 80050f2:	f7ff ffef 	bl	80050d4 <HAL_RCC_GetHCLKFreq>
 80050f6:	4601      	mov	r1, r0
 80050f8:	4b0b      	ldr	r3, [pc, #44]	@ (8005128 <HAL_RCC_GetPCLK1Freq+0x3c>)
 80050fa:	685b      	ldr	r3, [r3, #4]
 80050fc:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8005100:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 8005104:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005106:	687a      	ldr	r2, [r7, #4]
 8005108:	fa92 f2a2 	rbit	r2, r2
 800510c:	603a      	str	r2, [r7, #0]
  return result;
 800510e:	683a      	ldr	r2, [r7, #0]
 8005110:	fab2 f282 	clz	r2, r2
 8005114:	b2d2      	uxtb	r2, r2
 8005116:	40d3      	lsrs	r3, r2
 8005118:	4a04      	ldr	r2, [pc, #16]	@ (800512c <HAL_RCC_GetPCLK1Freq+0x40>)
 800511a:	5cd3      	ldrb	r3, [r2, r3]
 800511c:	fa21 f303 	lsr.w	r3, r1, r3
}    
 8005120:	4618      	mov	r0, r3
 8005122:	3708      	adds	r7, #8
 8005124:	46bd      	mov	sp, r7
 8005126:	bd80      	pop	{r7, pc}
 8005128:	40021000 	.word	0x40021000
 800512c:	08010880 	.word	0x08010880

08005130 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005130:	b580      	push	{r7, lr}
 8005132:	b082      	sub	sp, #8
 8005134:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 8005136:	f7ff ffcd 	bl	80050d4 <HAL_RCC_GetHCLKFreq>
 800513a:	4601      	mov	r1, r0
 800513c:	4b0b      	ldr	r3, [pc, #44]	@ (800516c <HAL_RCC_GetPCLK2Freq+0x3c>)
 800513e:	685b      	ldr	r3, [r3, #4]
 8005140:	f403 5360 	and.w	r3, r3, #14336	@ 0x3800
 8005144:	f44f 5260 	mov.w	r2, #14336	@ 0x3800
 8005148:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800514a:	687a      	ldr	r2, [r7, #4]
 800514c:	fa92 f2a2 	rbit	r2, r2
 8005150:	603a      	str	r2, [r7, #0]
  return result;
 8005152:	683a      	ldr	r2, [r7, #0]
 8005154:	fab2 f282 	clz	r2, r2
 8005158:	b2d2      	uxtb	r2, r2
 800515a:	40d3      	lsrs	r3, r2
 800515c:	4a04      	ldr	r2, [pc, #16]	@ (8005170 <HAL_RCC_GetPCLK2Freq+0x40>)
 800515e:	5cd3      	ldrb	r3, [r2, r3]
 8005160:	fa21 f303 	lsr.w	r3, r1, r3
} 
 8005164:	4618      	mov	r0, r3
 8005166:	3708      	adds	r7, #8
 8005168:	46bd      	mov	sp, r7
 800516a:	bd80      	pop	{r7, pc}
 800516c:	40021000 	.word	0x40021000
 8005170:	08010880 	.word	0x08010880

08005174 <HAL_RCCEx_PeriphCLKConfig>:
  *         When the TIMx clock source is PLL clock, so the TIMx clock is PLL clock x 2.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005174:	b580      	push	{r7, lr}
 8005176:	b092      	sub	sp, #72	@ 0x48
 8005178:	af00      	add	r7, sp, #0
 800517a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800517c:	2300      	movs	r3, #0
 800517e:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t temp_reg = 0U;
 8005180:	2300      	movs	r3, #0
 8005182:	63fb      	str	r3, [r7, #60]	@ 0x3c
  FlagStatus       pwrclkchanged = RESET;
 8005184:	2300      	movs	r3, #0
 8005186:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 800518a:	687b      	ldr	r3, [r7, #4]
 800518c:	681b      	ldr	r3, [r3, #0]
 800518e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005192:	2b00      	cmp	r3, #0
 8005194:	f000 80d2 	beq.w	800533c <HAL_RCCEx_PeriphCLKConfig+0x1c8>


    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005198:	4b4d      	ldr	r3, [pc, #308]	@ (80052d0 <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 800519a:	69db      	ldr	r3, [r3, #28]
 800519c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80051a0:	2b00      	cmp	r3, #0
 80051a2:	d10e      	bne.n	80051c2 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80051a4:	4b4a      	ldr	r3, [pc, #296]	@ (80052d0 <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 80051a6:	69db      	ldr	r3, [r3, #28]
 80051a8:	4a49      	ldr	r2, [pc, #292]	@ (80052d0 <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 80051aa:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80051ae:	61d3      	str	r3, [r2, #28]
 80051b0:	4b47      	ldr	r3, [pc, #284]	@ (80052d0 <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 80051b2:	69db      	ldr	r3, [r3, #28]
 80051b4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80051b8:	60bb      	str	r3, [r7, #8]
 80051ba:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80051bc:	2301      	movs	r3, #1
 80051be:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80051c2:	4b44      	ldr	r3, [pc, #272]	@ (80052d4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80051c4:	681b      	ldr	r3, [r3, #0]
 80051c6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80051ca:	2b00      	cmp	r3, #0
 80051cc:	d118      	bne.n	8005200 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80051ce:	4b41      	ldr	r3, [pc, #260]	@ (80052d4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80051d0:	681b      	ldr	r3, [r3, #0]
 80051d2:	4a40      	ldr	r2, [pc, #256]	@ (80052d4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80051d4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80051d8:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80051da:	f7fc fe05 	bl	8001de8 <HAL_GetTick>
 80051de:	6438      	str	r0, [r7, #64]	@ 0x40
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80051e0:	e008      	b.n	80051f4 <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80051e2:	f7fc fe01 	bl	8001de8 <HAL_GetTick>
 80051e6:	4602      	mov	r2, r0
 80051e8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80051ea:	1ad3      	subs	r3, r2, r3
 80051ec:	2b64      	cmp	r3, #100	@ 0x64
 80051ee:	d901      	bls.n	80051f4 <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 80051f0:	2303      	movs	r3, #3
 80051f2:	e1d4      	b.n	800559e <HAL_RCCEx_PeriphCLKConfig+0x42a>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80051f4:	4b37      	ldr	r3, [pc, #220]	@ (80052d4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80051f6:	681b      	ldr	r3, [r3, #0]
 80051f8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80051fc:	2b00      	cmp	r3, #0
 80051fe:	d0f0      	beq.n	80051e2 <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8005200:	4b33      	ldr	r3, [pc, #204]	@ (80052d0 <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 8005202:	6a1b      	ldr	r3, [r3, #32]
 8005204:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005208:	63fb      	str	r3, [r7, #60]	@ 0x3c
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800520a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800520c:	2b00      	cmp	r3, #0
 800520e:	f000 8082 	beq.w	8005316 <HAL_RCCEx_PeriphCLKConfig+0x1a2>
 8005212:	687b      	ldr	r3, [r7, #4]
 8005214:	685b      	ldr	r3, [r3, #4]
 8005216:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800521a:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800521c:	429a      	cmp	r2, r3
 800521e:	d07a      	beq.n	8005316 <HAL_RCCEx_PeriphCLKConfig+0x1a2>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8005220:	4b2b      	ldr	r3, [pc, #172]	@ (80052d0 <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 8005222:	6a1b      	ldr	r3, [r3, #32]
 8005224:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005228:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800522a:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800522e:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005230:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005232:	fa93 f3a3 	rbit	r3, r3
 8005236:	62fb      	str	r3, [r7, #44]	@ 0x2c
  return result;
 8005238:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800523a:	fab3 f383 	clz	r3, r3
 800523e:	b2db      	uxtb	r3, r3
 8005240:	461a      	mov	r2, r3
 8005242:	4b25      	ldr	r3, [pc, #148]	@ (80052d8 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8005244:	4413      	add	r3, r2
 8005246:	009b      	lsls	r3, r3, #2
 8005248:	461a      	mov	r2, r3
 800524a:	2301      	movs	r3, #1
 800524c:	6013      	str	r3, [r2, #0]
 800524e:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8005252:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005254:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005256:	fa93 f3a3 	rbit	r3, r3
 800525a:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 800525c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
      __HAL_RCC_BACKUPRESET_RELEASE();
 800525e:	fab3 f383 	clz	r3, r3
 8005262:	b2db      	uxtb	r3, r3
 8005264:	461a      	mov	r2, r3
 8005266:	4b1c      	ldr	r3, [pc, #112]	@ (80052d8 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8005268:	4413      	add	r3, r2
 800526a:	009b      	lsls	r3, r3, #2
 800526c:	461a      	mov	r2, r3
 800526e:	2300      	movs	r3, #0
 8005270:	6013      	str	r3, [r2, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8005272:	4a17      	ldr	r2, [pc, #92]	@ (80052d0 <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 8005274:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005276:	6213      	str	r3, [r2, #32]
    
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8005278:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800527a:	f003 0301 	and.w	r3, r3, #1
 800527e:	2b00      	cmp	r3, #0
 8005280:	d049      	beq.n	8005316 <HAL_RCCEx_PeriphCLKConfig+0x1a2>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005282:	f7fc fdb1 	bl	8001de8 <HAL_GetTick>
 8005286:	6438      	str	r0, [r7, #64]	@ 0x40
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005288:	e00a      	b.n	80052a0 <HAL_RCCEx_PeriphCLKConfig+0x12c>
        {
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800528a:	f7fc fdad 	bl	8001de8 <HAL_GetTick>
 800528e:	4602      	mov	r2, r0
 8005290:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005292:	1ad3      	subs	r3, r2, r3
 8005294:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005298:	4293      	cmp	r3, r2
 800529a:	d901      	bls.n	80052a0 <HAL_RCCEx_PeriphCLKConfig+0x12c>
          {
            return HAL_TIMEOUT;
 800529c:	2303      	movs	r3, #3
 800529e:	e17e      	b.n	800559e <HAL_RCCEx_PeriphCLKConfig+0x42a>
 80052a0:	2302      	movs	r3, #2
 80052a2:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80052a4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80052a6:	fa93 f3a3 	rbit	r3, r3
 80052aa:	627b      	str	r3, [r7, #36]	@ 0x24
 80052ac:	2302      	movs	r3, #2
 80052ae:	623b      	str	r3, [r7, #32]
 80052b0:	6a3b      	ldr	r3, [r7, #32]
 80052b2:	fa93 f3a3 	rbit	r3, r3
 80052b6:	61fb      	str	r3, [r7, #28]
  return result;
 80052b8:	69fb      	ldr	r3, [r7, #28]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80052ba:	fab3 f383 	clz	r3, r3
 80052be:	b2db      	uxtb	r3, r3
 80052c0:	f023 035f 	bic.w	r3, r3, #95	@ 0x5f
 80052c4:	b2db      	uxtb	r3, r3
 80052c6:	2b00      	cmp	r3, #0
 80052c8:	d108      	bne.n	80052dc <HAL_RCCEx_PeriphCLKConfig+0x168>
 80052ca:	4b01      	ldr	r3, [pc, #4]	@ (80052d0 <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 80052cc:	6a1b      	ldr	r3, [r3, #32]
 80052ce:	e00d      	b.n	80052ec <HAL_RCCEx_PeriphCLKConfig+0x178>
 80052d0:	40021000 	.word	0x40021000
 80052d4:	40007000 	.word	0x40007000
 80052d8:	10908100 	.word	0x10908100
 80052dc:	2302      	movs	r3, #2
 80052de:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80052e0:	69bb      	ldr	r3, [r7, #24]
 80052e2:	fa93 f3a3 	rbit	r3, r3
 80052e6:	617b      	str	r3, [r7, #20]
 80052e8:	4b9a      	ldr	r3, [pc, #616]	@ (8005554 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80052ea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80052ec:	2202      	movs	r2, #2
 80052ee:	613a      	str	r2, [r7, #16]
 80052f0:	693a      	ldr	r2, [r7, #16]
 80052f2:	fa92 f2a2 	rbit	r2, r2
 80052f6:	60fa      	str	r2, [r7, #12]
  return result;
 80052f8:	68fa      	ldr	r2, [r7, #12]
 80052fa:	fab2 f282 	clz	r2, r2
 80052fe:	b2d2      	uxtb	r2, r2
 8005300:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005304:	b2d2      	uxtb	r2, r2
 8005306:	f002 021f 	and.w	r2, r2, #31
 800530a:	2101      	movs	r1, #1
 800530c:	fa01 f202 	lsl.w	r2, r1, r2
 8005310:	4013      	ands	r3, r2
 8005312:	2b00      	cmp	r3, #0
 8005314:	d0b9      	beq.n	800528a <HAL_RCCEx_PeriphCLKConfig+0x116>
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 8005316:	4b8f      	ldr	r3, [pc, #572]	@ (8005554 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005318:	6a1b      	ldr	r3, [r3, #32]
 800531a:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800531e:	687b      	ldr	r3, [r7, #4]
 8005320:	685b      	ldr	r3, [r3, #4]
 8005322:	498c      	ldr	r1, [pc, #560]	@ (8005554 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005324:	4313      	orrs	r3, r2
 8005326:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8005328:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 800532c:	2b01      	cmp	r3, #1
 800532e:	d105      	bne.n	800533c <HAL_RCCEx_PeriphCLKConfig+0x1c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005330:	4b88      	ldr	r3, [pc, #544]	@ (8005554 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005332:	69db      	ldr	r3, [r3, #28]
 8005334:	4a87      	ldr	r2, [pc, #540]	@ (8005554 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005336:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800533a:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800533c:	687b      	ldr	r3, [r7, #4]
 800533e:	681b      	ldr	r3, [r3, #0]
 8005340:	f003 0301 	and.w	r3, r3, #1
 8005344:	2b00      	cmp	r3, #0
 8005346:	d008      	beq.n	800535a <HAL_RCCEx_PeriphCLKConfig+0x1e6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8005348:	4b82      	ldr	r3, [pc, #520]	@ (8005554 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800534a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800534c:	f023 0203 	bic.w	r2, r3, #3
 8005350:	687b      	ldr	r3, [r7, #4]
 8005352:	689b      	ldr	r3, [r3, #8]
 8005354:	497f      	ldr	r1, [pc, #508]	@ (8005554 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005356:	4313      	orrs	r3, r2
 8005358:	630b      	str	r3, [r1, #48]	@ 0x30
  }

#if defined(RCC_CFGR3_USART2SW)
  /*----------------------------- USART2 Configuration --------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800535a:	687b      	ldr	r3, [r7, #4]
 800535c:	681b      	ldr	r3, [r3, #0]
 800535e:	f003 0302 	and.w	r3, r3, #2
 8005362:	2b00      	cmp	r3, #0
 8005364:	d008      	beq.n	8005378 <HAL_RCCEx_PeriphCLKConfig+0x204>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
    
    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8005366:	4b7b      	ldr	r3, [pc, #492]	@ (8005554 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005368:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800536a:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 800536e:	687b      	ldr	r3, [r7, #4]
 8005370:	68db      	ldr	r3, [r3, #12]
 8005372:	4978      	ldr	r1, [pc, #480]	@ (8005554 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005374:	4313      	orrs	r3, r2
 8005376:	630b      	str	r3, [r1, #48]	@ 0x30
  }
#endif /* RCC_CFGR3_USART2SW */

#if defined(RCC_CFGR3_USART3SW)
  /*------------------------------ USART3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8005378:	687b      	ldr	r3, [r7, #4]
 800537a:	681b      	ldr	r3, [r3, #0]
 800537c:	f003 0304 	and.w	r3, r3, #4
 8005380:	2b00      	cmp	r3, #0
 8005382:	d008      	beq.n	8005396 <HAL_RCCEx_PeriphCLKConfig+0x222>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));
    
    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8005384:	4b73      	ldr	r3, [pc, #460]	@ (8005554 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005386:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005388:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 800538c:	687b      	ldr	r3, [r7, #4]
 800538e:	691b      	ldr	r3, [r3, #16]
 8005390:	4970      	ldr	r1, [pc, #448]	@ (8005554 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005392:	4313      	orrs	r3, r2
 8005394:	630b      	str	r3, [r1, #48]	@ 0x30
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8005396:	687b      	ldr	r3, [r7, #4]
 8005398:	681b      	ldr	r3, [r3, #0]
 800539a:	f003 0320 	and.w	r3, r3, #32
 800539e:	2b00      	cmp	r3, #0
 80053a0:	d008      	beq.n	80053b4 <HAL_RCCEx_PeriphCLKConfig+0x240>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80053a2:	4b6c      	ldr	r3, [pc, #432]	@ (8005554 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80053a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80053a6:	f023 0210 	bic.w	r2, r3, #16
 80053aa:	687b      	ldr	r3, [r7, #4]
 80053ac:	69db      	ldr	r3, [r3, #28]
 80053ae:	4969      	ldr	r1, [pc, #420]	@ (8005554 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80053b0:	4313      	orrs	r3, r2
 80053b2:	630b      	str	r3, [r1, #48]	@ 0x30
#if defined(STM32F302xE) || defined(STM32F303xE)\
 || defined(STM32F302xC) || defined(STM32F303xC)\
 || defined(STM32F302x8)                        \
 || defined(STM32F373xC)
  /*------------------------------ USB Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80053b4:	687b      	ldr	r3, [r7, #4]
 80053b6:	681b      	ldr	r3, [r3, #0]
 80053b8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80053bc:	2b00      	cmp	r3, #0
 80053be:	d008      	beq.n	80053d2 <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->USBClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->USBClockSelection);
 80053c0:	4b64      	ldr	r3, [pc, #400]	@ (8005554 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80053c2:	685b      	ldr	r3, [r3, #4]
 80053c4:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 80053c8:	687b      	ldr	r3, [r7, #4]
 80053ca:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80053cc:	4961      	ldr	r1, [pc, #388]	@ (8005554 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80053ce:	4313      	orrs	r3, r2
 80053d0:	604b      	str	r3, [r1, #4]
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)\
 || defined(STM32F373xC) || defined(STM32F378xx)

  /*------------------------------ I2C2 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80053d2:	687b      	ldr	r3, [r7, #4]
 80053d4:	681b      	ldr	r3, [r3, #0]
 80053d6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80053da:	2b00      	cmp	r3, #0
 80053dc:	d008      	beq.n	80053f0 <HAL_RCCEx_PeriphCLKConfig+0x27c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));
    
    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80053de:	4b5d      	ldr	r3, [pc, #372]	@ (8005554 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80053e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80053e2:	f023 0220 	bic.w	r2, r3, #32
 80053e6:	687b      	ldr	r3, [r7, #4]
 80053e8:	6a1b      	ldr	r3, [r3, #32]
 80053ea:	495a      	ldr	r1, [pc, #360]	@ (8005554 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80053ec:	4313      	orrs	r3, r2
 80053ee:	630b      	str	r3, [r1, #48]	@ 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ I2C3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80053f0:	687b      	ldr	r3, [r7, #4]
 80053f2:	681b      	ldr	r3, [r3, #0]
 80053f4:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80053f8:	2b00      	cmp	r3, #0
 80053fa:	d008      	beq.n	800540e <HAL_RCCEx_PeriphCLKConfig+0x29a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));
    
    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80053fc:	4b55      	ldr	r3, [pc, #340]	@ (8005554 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80053fe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005400:	f023 0240 	bic.w	r2, r3, #64	@ 0x40
 8005404:	687b      	ldr	r3, [r7, #4]
 8005406:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005408:	4952      	ldr	r1, [pc, #328]	@ (8005554 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800540a:	4313      	orrs	r3, r2
 800540c:	630b      	str	r3, [r1, #48]	@ 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ UART4 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800540e:	687b      	ldr	r3, [r7, #4]
 8005410:	681b      	ldr	r3, [r3, #0]
 8005412:	f003 0308 	and.w	r3, r3, #8
 8005416:	2b00      	cmp	r3, #0
 8005418:	d008      	beq.n	800542c <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));
    
    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800541a:	4b4e      	ldr	r3, [pc, #312]	@ (8005554 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800541c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800541e:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8005422:	687b      	ldr	r3, [r7, #4]
 8005424:	695b      	ldr	r3, [r3, #20]
 8005426:	494b      	ldr	r1, [pc, #300]	@ (8005554 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005428:	4313      	orrs	r3, r2
 800542a:	630b      	str	r3, [r1, #48]	@ 0x30
  }

  /*------------------------------ UART5 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800542c:	687b      	ldr	r3, [r7, #4]
 800542e:	681b      	ldr	r3, [r3, #0]
 8005430:	f003 0310 	and.w	r3, r3, #16
 8005434:	2b00      	cmp	r3, #0
 8005436:	d008      	beq.n	800544a <HAL_RCCEx_PeriphCLKConfig+0x2d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));
    
    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8005438:	4b46      	ldr	r3, [pc, #280]	@ (8005554 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800543a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800543c:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8005440:	687b      	ldr	r3, [r7, #4]
 8005442:	699b      	ldr	r3, [r3, #24]
 8005444:	4943      	ldr	r1, [pc, #268]	@ (8005554 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005446:	4313      	orrs	r3, r2
 8005448:	630b      	str	r3, [r1, #48]	@ 0x30

#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)
  /*------------------------------ I2S Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 800544a:	687b      	ldr	r3, [r7, #4]
 800544c:	681b      	ldr	r3, [r3, #0]
 800544e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005452:	2b00      	cmp	r3, #0
 8005454:	d008      	beq.n	8005468 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));
    
    /* Configure the I2S clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8005456:	4b3f      	ldr	r3, [pc, #252]	@ (8005554 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005458:	685b      	ldr	r3, [r3, #4]
 800545a:	f423 0200 	bic.w	r2, r3, #8388608	@ 0x800000
 800545e:	687b      	ldr	r3, [r7, #4]
 8005460:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005462:	493c      	ldr	r1, [pc, #240]	@ (8005554 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005464:	4313      	orrs	r3, r2
 8005466:	604b      	str	r3, [r1, #4]
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)
      
  /*------------------------------ ADC1 & ADC2 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8005468:	687b      	ldr	r3, [r7, #4]
 800546a:	681b      	ldr	r3, [r3, #0]
 800546c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005470:	2b00      	cmp	r3, #0
 8005472:	d008      	beq.n	8005486 <HAL_RCCEx_PeriphCLKConfig+0x312>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12PLLCLK_DIV(PeriphClkInit->Adc12ClockSelection));
    
    /* Configure the ADC12 clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8005474:	4b37      	ldr	r3, [pc, #220]	@ (8005554 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005476:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005478:	f423 72f8 	bic.w	r2, r3, #496	@ 0x1f0
 800547c:	687b      	ldr	r3, [r7, #4]
 800547e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005480:	4934      	ldr	r1, [pc, #208]	@ (8005554 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005482:	4313      	orrs	r3, r2
 8005484:	62cb      	str	r3, [r1, #44]	@ 0x2c
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ ADC3 & ADC4 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC34) == RCC_PERIPHCLK_ADC34)
 8005486:	687b      	ldr	r3, [r7, #4]
 8005488:	681b      	ldr	r3, [r3, #0]
 800548a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800548e:	2b00      	cmp	r3, #0
 8005490:	d008      	beq.n	80054a4 <HAL_RCCEx_PeriphCLKConfig+0x330>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC34PLLCLK_DIV(PeriphClkInit->Adc34ClockSelection));
    
    /* Configure the ADC34 clock source */
    __HAL_RCC_ADC34_CONFIG(PeriphClkInit->Adc34ClockSelection);
 8005492:	4b30      	ldr	r3, [pc, #192]	@ (8005554 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005494:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005496:	f423 5278 	bic.w	r2, r3, #15872	@ 0x3e00
 800549a:	687b      	ldr	r3, [r7, #4]
 800549c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800549e:	492d      	ldr	r1, [pc, #180]	@ (8005554 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80054a0:	4313      	orrs	r3, r2
 80054a2:	62cb      	str	r3, [r1, #44]	@ 0x2c
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 80054a4:	687b      	ldr	r3, [r7, #4]
 80054a6:	681b      	ldr	r3, [r3, #0]
 80054a8:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80054ac:	2b00      	cmp	r3, #0
 80054ae:	d008      	beq.n	80054c2 <HAL_RCCEx_PeriphCLKConfig+0x34e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 80054b0:	4b28      	ldr	r3, [pc, #160]	@ (8005554 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80054b2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80054b4:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80054b8:	687b      	ldr	r3, [r7, #4]
 80054ba:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80054bc:	4925      	ldr	r1, [pc, #148]	@ (8005554 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80054be:	4313      	orrs	r3, r2
 80054c0:	630b      	str	r3, [r1, #48]	@ 0x30
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ TIM8 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM8) == RCC_PERIPHCLK_TIM8)
 80054c2:	687b      	ldr	r3, [r7, #4]
 80054c4:	681b      	ldr	r3, [r3, #0]
 80054c6:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80054ca:	2b00      	cmp	r3, #0
 80054cc:	d008      	beq.n	80054e0 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM8CLKSOURCE(PeriphClkInit->Tim8ClockSelection));
    
    /* Configure the TIM8 clock source */
    __HAL_RCC_TIM8_CONFIG(PeriphClkInit->Tim8ClockSelection);
 80054ce:	4b21      	ldr	r3, [pc, #132]	@ (8005554 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80054d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80054d2:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 80054d6:	687b      	ldr	r3, [r7, #4]
 80054d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80054da:	491e      	ldr	r1, [pc, #120]	@ (8005554 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80054dc:	4313      	orrs	r3, r2
 80054de:	630b      	str	r3, [r1, #48]	@ 0x30
#endif /* STM32F373xC || STM32F378xx */
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)
  
  /*------------------------------ TIM2 clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM2) == RCC_PERIPHCLK_TIM2)
 80054e0:	687b      	ldr	r3, [r7, #4]
 80054e2:	681b      	ldr	r3, [r3, #0]
 80054e4:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80054e8:	2b00      	cmp	r3, #0
 80054ea:	d008      	beq.n	80054fe <HAL_RCCEx_PeriphCLKConfig+0x38a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM2CLKSOURCE(PeriphClkInit->Tim2ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM2_CONFIG(PeriphClkInit->Tim2ClockSelection);
 80054ec:	4b19      	ldr	r3, [pc, #100]	@ (8005554 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80054ee:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80054f0:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 80054f4:	687b      	ldr	r3, [r7, #4]
 80054f6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80054f8:	4916      	ldr	r1, [pc, #88]	@ (8005554 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80054fa:	4313      	orrs	r3, r2
 80054fc:	630b      	str	r3, [r1, #48]	@ 0x30
  }

  /*------------------------------ TIM3 clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM34) == RCC_PERIPHCLK_TIM34)
 80054fe:	687b      	ldr	r3, [r7, #4]
 8005500:	681b      	ldr	r3, [r3, #0]
 8005502:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8005506:	2b00      	cmp	r3, #0
 8005508:	d008      	beq.n	800551c <HAL_RCCEx_PeriphCLKConfig+0x3a8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM3CLKSOURCE(PeriphClkInit->Tim34ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM34_CONFIG(PeriphClkInit->Tim34ClockSelection);
 800550a:	4b12      	ldr	r3, [pc, #72]	@ (8005554 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800550c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800550e:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 8005512:	687b      	ldr	r3, [r7, #4]
 8005514:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005516:	490f      	ldr	r1, [pc, #60]	@ (8005554 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005518:	4313      	orrs	r3, r2
 800551a:	630b      	str	r3, [r1, #48]	@ 0x30
  }

  /*------------------------------ TIM15 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM15) == RCC_PERIPHCLK_TIM15)
 800551c:	687b      	ldr	r3, [r7, #4]
 800551e:	681b      	ldr	r3, [r3, #0]
 8005520:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005524:	2b00      	cmp	r3, #0
 8005526:	d008      	beq.n	800553a <HAL_RCCEx_PeriphCLKConfig+0x3c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM15CLKSOURCE(PeriphClkInit->Tim15ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM15_CONFIG(PeriphClkInit->Tim15ClockSelection);
 8005528:	4b0a      	ldr	r3, [pc, #40]	@ (8005554 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800552a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800552c:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 8005530:	687b      	ldr	r3, [r7, #4]
 8005532:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005534:	4907      	ldr	r1, [pc, #28]	@ (8005554 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005536:	4313      	orrs	r3, r2
 8005538:	630b      	str	r3, [r1, #48]	@ 0x30
  }

  /*------------------------------ TIM16 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM16) == RCC_PERIPHCLK_TIM16)
 800553a:	687b      	ldr	r3, [r7, #4]
 800553c:	681b      	ldr	r3, [r3, #0]
 800553e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8005542:	2b00      	cmp	r3, #0
 8005544:	d00c      	beq.n	8005560 <HAL_RCCEx_PeriphCLKConfig+0x3ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM16CLKSOURCE(PeriphClkInit->Tim16ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM16_CONFIG(PeriphClkInit->Tim16ClockSelection);
 8005546:	4b03      	ldr	r3, [pc, #12]	@ (8005554 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005548:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800554a:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 800554e:	687b      	ldr	r3, [r7, #4]
 8005550:	e002      	b.n	8005558 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
 8005552:	bf00      	nop
 8005554:	40021000 	.word	0x40021000
 8005558:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800555a:	4913      	ldr	r1, [pc, #76]	@ (80055a8 <HAL_RCCEx_PeriphCLKConfig+0x434>)
 800555c:	4313      	orrs	r3, r2
 800555e:	630b      	str	r3, [r1, #48]	@ 0x30
  }

  /*------------------------------ TIM17 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM17) == RCC_PERIPHCLK_TIM17)
 8005560:	687b      	ldr	r3, [r7, #4]
 8005562:	681b      	ldr	r3, [r3, #0]
 8005564:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8005568:	2b00      	cmp	r3, #0
 800556a:	d008      	beq.n	800557e <HAL_RCCEx_PeriphCLKConfig+0x40a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM17CLKSOURCE(PeriphClkInit->Tim17ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM17_CONFIG(PeriphClkInit->Tim17ClockSelection);
 800556c:	4b0e      	ldr	r3, [pc, #56]	@ (80055a8 <HAL_RCCEx_PeriphCLKConfig+0x434>)
 800556e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005570:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8005574:	687b      	ldr	r3, [r7, #4]
 8005576:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005578:	490b      	ldr	r1, [pc, #44]	@ (80055a8 <HAL_RCCEx_PeriphCLKConfig+0x434>)
 800557a:	4313      	orrs	r3, r2
 800557c:	630b      	str	r3, [r1, #48]	@ 0x30

#endif /* STM32F302xE || STM32F303xE || STM32F398xx */  

#if defined(STM32F303xE) || defined(STM32F398xx)
  /*------------------------------ TIM20 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM20) == RCC_PERIPHCLK_TIM20)
 800557e:	687b      	ldr	r3, [r7, #4]
 8005580:	681b      	ldr	r3, [r3, #0]
 8005582:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005586:	2b00      	cmp	r3, #0
 8005588:	d008      	beq.n	800559c <HAL_RCCEx_PeriphCLKConfig+0x428>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM20CLKSOURCE(PeriphClkInit->Tim20ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
 800558a:	4b07      	ldr	r3, [pc, #28]	@ (80055a8 <HAL_RCCEx_PeriphCLKConfig+0x434>)
 800558c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800558e:	f423 4200 	bic.w	r2, r3, #32768	@ 0x8000
 8005592:	687b      	ldr	r3, [r7, #4]
 8005594:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005596:	4904      	ldr	r1, [pc, #16]	@ (80055a8 <HAL_RCCEx_PeriphCLKConfig+0x434>)
 8005598:	4313      	orrs	r3, r2
 800559a:	630b      	str	r3, [r1, #48]	@ 0x30
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 800559c:	2300      	movs	r3, #0
}
 800559e:	4618      	mov	r0, r3
 80055a0:	3748      	adds	r7, #72	@ 0x48
 80055a2:	46bd      	mov	sp, r7
 80055a4:	bd80      	pop	{r7, pc}
 80055a6:	bf00      	nop
 80055a8:	40021000 	.word	0x40021000

080055ac <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80055ac:	b580      	push	{r7, lr}
 80055ae:	b084      	sub	sp, #16
 80055b0:	af00      	add	r7, sp, #0
 80055b2:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80055b4:	687b      	ldr	r3, [r7, #4]
 80055b6:	2b00      	cmp	r3, #0
 80055b8:	d101      	bne.n	80055be <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80055ba:	2301      	movs	r3, #1
 80055bc:	e09d      	b.n	80056fa <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80055be:	687b      	ldr	r3, [r7, #4]
 80055c0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80055c2:	2b00      	cmp	r3, #0
 80055c4:	d108      	bne.n	80055d8 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80055c6:	687b      	ldr	r3, [r7, #4]
 80055c8:	685b      	ldr	r3, [r3, #4]
 80055ca:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80055ce:	d009      	beq.n	80055e4 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80055d0:	687b      	ldr	r3, [r7, #4]
 80055d2:	2200      	movs	r2, #0
 80055d4:	61da      	str	r2, [r3, #28]
 80055d6:	e005      	b.n	80055e4 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80055d8:	687b      	ldr	r3, [r7, #4]
 80055da:	2200      	movs	r2, #0
 80055dc:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80055de:	687b      	ldr	r3, [r7, #4]
 80055e0:	2200      	movs	r2, #0
 80055e2:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80055e4:	687b      	ldr	r3, [r7, #4]
 80055e6:	2200      	movs	r2, #0
 80055e8:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80055ea:	687b      	ldr	r3, [r7, #4]
 80055ec:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80055f0:	b2db      	uxtb	r3, r3
 80055f2:	2b00      	cmp	r3, #0
 80055f4:	d106      	bne.n	8005604 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80055f6:	687b      	ldr	r3, [r7, #4]
 80055f8:	2200      	movs	r2, #0
 80055fa:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80055fe:	6878      	ldr	r0, [r7, #4]
 8005600:	f7fb ff76 	bl	80014f0 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8005604:	687b      	ldr	r3, [r7, #4]
 8005606:	2202      	movs	r2, #2
 8005608:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800560c:	687b      	ldr	r3, [r7, #4]
 800560e:	681b      	ldr	r3, [r3, #0]
 8005610:	681a      	ldr	r2, [r3, #0]
 8005612:	687b      	ldr	r3, [r7, #4]
 8005614:	681b      	ldr	r3, [r3, #0]
 8005616:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800561a:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800561c:	687b      	ldr	r3, [r7, #4]
 800561e:	68db      	ldr	r3, [r3, #12]
 8005620:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8005624:	d902      	bls.n	800562c <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8005626:	2300      	movs	r3, #0
 8005628:	60fb      	str	r3, [r7, #12]
 800562a:	e002      	b.n	8005632 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 800562c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8005630:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8005632:	687b      	ldr	r3, [r7, #4]
 8005634:	68db      	ldr	r3, [r3, #12]
 8005636:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 800563a:	d007      	beq.n	800564c <HAL_SPI_Init+0xa0>
 800563c:	687b      	ldr	r3, [r7, #4]
 800563e:	68db      	ldr	r3, [r3, #12]
 8005640:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8005644:	d002      	beq.n	800564c <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005646:	687b      	ldr	r3, [r7, #4]
 8005648:	2200      	movs	r2, #0
 800564a:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800564c:	687b      	ldr	r3, [r7, #4]
 800564e:	685b      	ldr	r3, [r3, #4]
 8005650:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8005654:	687b      	ldr	r3, [r7, #4]
 8005656:	689b      	ldr	r3, [r3, #8]
 8005658:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 800565c:	431a      	orrs	r2, r3
 800565e:	687b      	ldr	r3, [r7, #4]
 8005660:	691b      	ldr	r3, [r3, #16]
 8005662:	f003 0302 	and.w	r3, r3, #2
 8005666:	431a      	orrs	r2, r3
 8005668:	687b      	ldr	r3, [r7, #4]
 800566a:	695b      	ldr	r3, [r3, #20]
 800566c:	f003 0301 	and.w	r3, r3, #1
 8005670:	431a      	orrs	r2, r3
 8005672:	687b      	ldr	r3, [r7, #4]
 8005674:	699b      	ldr	r3, [r3, #24]
 8005676:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800567a:	431a      	orrs	r2, r3
 800567c:	687b      	ldr	r3, [r7, #4]
 800567e:	69db      	ldr	r3, [r3, #28]
 8005680:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8005684:	431a      	orrs	r2, r3
 8005686:	687b      	ldr	r3, [r7, #4]
 8005688:	6a1b      	ldr	r3, [r3, #32]
 800568a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800568e:	ea42 0103 	orr.w	r1, r2, r3
 8005692:	687b      	ldr	r3, [r7, #4]
 8005694:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005696:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 800569a:	687b      	ldr	r3, [r7, #4]
 800569c:	681b      	ldr	r3, [r3, #0]
 800569e:	430a      	orrs	r2, r1
 80056a0:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 80056a2:	687b      	ldr	r3, [r7, #4]
 80056a4:	699b      	ldr	r3, [r3, #24]
 80056a6:	0c1b      	lsrs	r3, r3, #16
 80056a8:	f003 0204 	and.w	r2, r3, #4
 80056ac:	687b      	ldr	r3, [r7, #4]
 80056ae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80056b0:	f003 0310 	and.w	r3, r3, #16
 80056b4:	431a      	orrs	r2, r3
 80056b6:	687b      	ldr	r3, [r7, #4]
 80056b8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80056ba:	f003 0308 	and.w	r3, r3, #8
 80056be:	431a      	orrs	r2, r3
 80056c0:	687b      	ldr	r3, [r7, #4]
 80056c2:	68db      	ldr	r3, [r3, #12]
 80056c4:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 80056c8:	ea42 0103 	orr.w	r1, r2, r3
 80056cc:	68fb      	ldr	r3, [r7, #12]
 80056ce:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 80056d2:	687b      	ldr	r3, [r7, #4]
 80056d4:	681b      	ldr	r3, [r3, #0]
 80056d6:	430a      	orrs	r2, r1
 80056d8:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80056da:	687b      	ldr	r3, [r7, #4]
 80056dc:	681b      	ldr	r3, [r3, #0]
 80056de:	69da      	ldr	r2, [r3, #28]
 80056e0:	687b      	ldr	r3, [r7, #4]
 80056e2:	681b      	ldr	r3, [r3, #0]
 80056e4:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80056e8:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80056ea:	687b      	ldr	r3, [r7, #4]
 80056ec:	2200      	movs	r2, #0
 80056ee:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 80056f0:	687b      	ldr	r3, [r7, #4]
 80056f2:	2201      	movs	r2, #1
 80056f4:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 80056f8:	2300      	movs	r3, #0
}
 80056fa:	4618      	mov	r0, r3
 80056fc:	3710      	adds	r7, #16
 80056fe:	46bd      	mov	sp, r7
 8005700:	bd80      	pop	{r7, pc}

08005702 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8005702:	b580      	push	{r7, lr}
 8005704:	b082      	sub	sp, #8
 8005706:	af00      	add	r7, sp, #0
 8005708:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800570a:	687b      	ldr	r3, [r7, #4]
 800570c:	2b00      	cmp	r3, #0
 800570e:	d101      	bne.n	8005714 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8005710:	2301      	movs	r3, #1
 8005712:	e049      	b.n	80057a8 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005714:	687b      	ldr	r3, [r7, #4]
 8005716:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800571a:	b2db      	uxtb	r3, r3
 800571c:	2b00      	cmp	r3, #0
 800571e:	d106      	bne.n	800572e <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005720:	687b      	ldr	r3, [r7, #4]
 8005722:	2200      	movs	r2, #0
 8005724:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8005728:	6878      	ldr	r0, [r7, #4]
 800572a:	f7fc f99d 	bl	8001a68 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800572e:	687b      	ldr	r3, [r7, #4]
 8005730:	2202      	movs	r2, #2
 8005732:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005736:	687b      	ldr	r3, [r7, #4]
 8005738:	681a      	ldr	r2, [r3, #0]
 800573a:	687b      	ldr	r3, [r7, #4]
 800573c:	3304      	adds	r3, #4
 800573e:	4619      	mov	r1, r3
 8005740:	4610      	mov	r0, r2
 8005742:	f000 faf1 	bl	8005d28 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005746:	687b      	ldr	r3, [r7, #4]
 8005748:	2201      	movs	r2, #1
 800574a:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800574e:	687b      	ldr	r3, [r7, #4]
 8005750:	2201      	movs	r2, #1
 8005752:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005756:	687b      	ldr	r3, [r7, #4]
 8005758:	2201      	movs	r2, #1
 800575a:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800575e:	687b      	ldr	r3, [r7, #4]
 8005760:	2201      	movs	r2, #1
 8005762:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005766:	687b      	ldr	r3, [r7, #4]
 8005768:	2201      	movs	r2, #1
 800576a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800576e:	687b      	ldr	r3, [r7, #4]
 8005770:	2201      	movs	r2, #1
 8005772:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005776:	687b      	ldr	r3, [r7, #4]
 8005778:	2201      	movs	r2, #1
 800577a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800577e:	687b      	ldr	r3, [r7, #4]
 8005780:	2201      	movs	r2, #1
 8005782:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005786:	687b      	ldr	r3, [r7, #4]
 8005788:	2201      	movs	r2, #1
 800578a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800578e:	687b      	ldr	r3, [r7, #4]
 8005790:	2201      	movs	r2, #1
 8005792:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8005796:	687b      	ldr	r3, [r7, #4]
 8005798:	2201      	movs	r2, #1
 800579a:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800579e:	687b      	ldr	r3, [r7, #4]
 80057a0:	2201      	movs	r2, #1
 80057a2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80057a6:	2300      	movs	r3, #0
}
 80057a8:	4618      	mov	r0, r3
 80057aa:	3708      	adds	r7, #8
 80057ac:	46bd      	mov	sp, r7
 80057ae:	bd80      	pop	{r7, pc}

080057b0 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected (*)
  *         (*) Value not defined for all devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80057b0:	b580      	push	{r7, lr}
 80057b2:	b084      	sub	sp, #16
 80057b4:	af00      	add	r7, sp, #0
 80057b6:	6078      	str	r0, [r7, #4]
 80057b8:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80057ba:	683b      	ldr	r3, [r7, #0]
 80057bc:	2b00      	cmp	r3, #0
 80057be:	d109      	bne.n	80057d4 <HAL_TIM_PWM_Start+0x24>
 80057c0:	687b      	ldr	r3, [r7, #4]
 80057c2:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80057c6:	b2db      	uxtb	r3, r3
 80057c8:	2b01      	cmp	r3, #1
 80057ca:	bf14      	ite	ne
 80057cc:	2301      	movne	r3, #1
 80057ce:	2300      	moveq	r3, #0
 80057d0:	b2db      	uxtb	r3, r3
 80057d2:	e03c      	b.n	800584e <HAL_TIM_PWM_Start+0x9e>
 80057d4:	683b      	ldr	r3, [r7, #0]
 80057d6:	2b04      	cmp	r3, #4
 80057d8:	d109      	bne.n	80057ee <HAL_TIM_PWM_Start+0x3e>
 80057da:	687b      	ldr	r3, [r7, #4]
 80057dc:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 80057e0:	b2db      	uxtb	r3, r3
 80057e2:	2b01      	cmp	r3, #1
 80057e4:	bf14      	ite	ne
 80057e6:	2301      	movne	r3, #1
 80057e8:	2300      	moveq	r3, #0
 80057ea:	b2db      	uxtb	r3, r3
 80057ec:	e02f      	b.n	800584e <HAL_TIM_PWM_Start+0x9e>
 80057ee:	683b      	ldr	r3, [r7, #0]
 80057f0:	2b08      	cmp	r3, #8
 80057f2:	d109      	bne.n	8005808 <HAL_TIM_PWM_Start+0x58>
 80057f4:	687b      	ldr	r3, [r7, #4]
 80057f6:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80057fa:	b2db      	uxtb	r3, r3
 80057fc:	2b01      	cmp	r3, #1
 80057fe:	bf14      	ite	ne
 8005800:	2301      	movne	r3, #1
 8005802:	2300      	moveq	r3, #0
 8005804:	b2db      	uxtb	r3, r3
 8005806:	e022      	b.n	800584e <HAL_TIM_PWM_Start+0x9e>
 8005808:	683b      	ldr	r3, [r7, #0]
 800580a:	2b0c      	cmp	r3, #12
 800580c:	d109      	bne.n	8005822 <HAL_TIM_PWM_Start+0x72>
 800580e:	687b      	ldr	r3, [r7, #4]
 8005810:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005814:	b2db      	uxtb	r3, r3
 8005816:	2b01      	cmp	r3, #1
 8005818:	bf14      	ite	ne
 800581a:	2301      	movne	r3, #1
 800581c:	2300      	moveq	r3, #0
 800581e:	b2db      	uxtb	r3, r3
 8005820:	e015      	b.n	800584e <HAL_TIM_PWM_Start+0x9e>
 8005822:	683b      	ldr	r3, [r7, #0]
 8005824:	2b10      	cmp	r3, #16
 8005826:	d109      	bne.n	800583c <HAL_TIM_PWM_Start+0x8c>
 8005828:	687b      	ldr	r3, [r7, #4]
 800582a:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800582e:	b2db      	uxtb	r3, r3
 8005830:	2b01      	cmp	r3, #1
 8005832:	bf14      	ite	ne
 8005834:	2301      	movne	r3, #1
 8005836:	2300      	moveq	r3, #0
 8005838:	b2db      	uxtb	r3, r3
 800583a:	e008      	b.n	800584e <HAL_TIM_PWM_Start+0x9e>
 800583c:	687b      	ldr	r3, [r7, #4]
 800583e:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8005842:	b2db      	uxtb	r3, r3
 8005844:	2b01      	cmp	r3, #1
 8005846:	bf14      	ite	ne
 8005848:	2301      	movne	r3, #1
 800584a:	2300      	moveq	r3, #0
 800584c:	b2db      	uxtb	r3, r3
 800584e:	2b00      	cmp	r3, #0
 8005850:	d001      	beq.n	8005856 <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 8005852:	2301      	movs	r3, #1
 8005854:	e0a1      	b.n	800599a <HAL_TIM_PWM_Start+0x1ea>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8005856:	683b      	ldr	r3, [r7, #0]
 8005858:	2b00      	cmp	r3, #0
 800585a:	d104      	bne.n	8005866 <HAL_TIM_PWM_Start+0xb6>
 800585c:	687b      	ldr	r3, [r7, #4]
 800585e:	2202      	movs	r2, #2
 8005860:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005864:	e023      	b.n	80058ae <HAL_TIM_PWM_Start+0xfe>
 8005866:	683b      	ldr	r3, [r7, #0]
 8005868:	2b04      	cmp	r3, #4
 800586a:	d104      	bne.n	8005876 <HAL_TIM_PWM_Start+0xc6>
 800586c:	687b      	ldr	r3, [r7, #4]
 800586e:	2202      	movs	r2, #2
 8005870:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005874:	e01b      	b.n	80058ae <HAL_TIM_PWM_Start+0xfe>
 8005876:	683b      	ldr	r3, [r7, #0]
 8005878:	2b08      	cmp	r3, #8
 800587a:	d104      	bne.n	8005886 <HAL_TIM_PWM_Start+0xd6>
 800587c:	687b      	ldr	r3, [r7, #4]
 800587e:	2202      	movs	r2, #2
 8005880:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005884:	e013      	b.n	80058ae <HAL_TIM_PWM_Start+0xfe>
 8005886:	683b      	ldr	r3, [r7, #0]
 8005888:	2b0c      	cmp	r3, #12
 800588a:	d104      	bne.n	8005896 <HAL_TIM_PWM_Start+0xe6>
 800588c:	687b      	ldr	r3, [r7, #4]
 800588e:	2202      	movs	r2, #2
 8005890:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8005894:	e00b      	b.n	80058ae <HAL_TIM_PWM_Start+0xfe>
 8005896:	683b      	ldr	r3, [r7, #0]
 8005898:	2b10      	cmp	r3, #16
 800589a:	d104      	bne.n	80058a6 <HAL_TIM_PWM_Start+0xf6>
 800589c:	687b      	ldr	r3, [r7, #4]
 800589e:	2202      	movs	r2, #2
 80058a0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80058a4:	e003      	b.n	80058ae <HAL_TIM_PWM_Start+0xfe>
 80058a6:	687b      	ldr	r3, [r7, #4]
 80058a8:	2202      	movs	r2, #2
 80058aa:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80058ae:	687b      	ldr	r3, [r7, #4]
 80058b0:	681b      	ldr	r3, [r3, #0]
 80058b2:	2201      	movs	r2, #1
 80058b4:	6839      	ldr	r1, [r7, #0]
 80058b6:	4618      	mov	r0, r3
 80058b8:	f000 fde6 	bl	8006488 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80058bc:	687b      	ldr	r3, [r7, #4]
 80058be:	681b      	ldr	r3, [r3, #0]
 80058c0:	4a38      	ldr	r2, [pc, #224]	@ (80059a4 <HAL_TIM_PWM_Start+0x1f4>)
 80058c2:	4293      	cmp	r3, r2
 80058c4:	d018      	beq.n	80058f8 <HAL_TIM_PWM_Start+0x148>
 80058c6:	687b      	ldr	r3, [r7, #4]
 80058c8:	681b      	ldr	r3, [r3, #0]
 80058ca:	4a37      	ldr	r2, [pc, #220]	@ (80059a8 <HAL_TIM_PWM_Start+0x1f8>)
 80058cc:	4293      	cmp	r3, r2
 80058ce:	d013      	beq.n	80058f8 <HAL_TIM_PWM_Start+0x148>
 80058d0:	687b      	ldr	r3, [r7, #4]
 80058d2:	681b      	ldr	r3, [r3, #0]
 80058d4:	4a35      	ldr	r2, [pc, #212]	@ (80059ac <HAL_TIM_PWM_Start+0x1fc>)
 80058d6:	4293      	cmp	r3, r2
 80058d8:	d00e      	beq.n	80058f8 <HAL_TIM_PWM_Start+0x148>
 80058da:	687b      	ldr	r3, [r7, #4]
 80058dc:	681b      	ldr	r3, [r3, #0]
 80058de:	4a34      	ldr	r2, [pc, #208]	@ (80059b0 <HAL_TIM_PWM_Start+0x200>)
 80058e0:	4293      	cmp	r3, r2
 80058e2:	d009      	beq.n	80058f8 <HAL_TIM_PWM_Start+0x148>
 80058e4:	687b      	ldr	r3, [r7, #4]
 80058e6:	681b      	ldr	r3, [r3, #0]
 80058e8:	4a32      	ldr	r2, [pc, #200]	@ (80059b4 <HAL_TIM_PWM_Start+0x204>)
 80058ea:	4293      	cmp	r3, r2
 80058ec:	d004      	beq.n	80058f8 <HAL_TIM_PWM_Start+0x148>
 80058ee:	687b      	ldr	r3, [r7, #4]
 80058f0:	681b      	ldr	r3, [r3, #0]
 80058f2:	4a31      	ldr	r2, [pc, #196]	@ (80059b8 <HAL_TIM_PWM_Start+0x208>)
 80058f4:	4293      	cmp	r3, r2
 80058f6:	d101      	bne.n	80058fc <HAL_TIM_PWM_Start+0x14c>
 80058f8:	2301      	movs	r3, #1
 80058fa:	e000      	b.n	80058fe <HAL_TIM_PWM_Start+0x14e>
 80058fc:	2300      	movs	r3, #0
 80058fe:	2b00      	cmp	r3, #0
 8005900:	d007      	beq.n	8005912 <HAL_TIM_PWM_Start+0x162>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8005902:	687b      	ldr	r3, [r7, #4]
 8005904:	681b      	ldr	r3, [r3, #0]
 8005906:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005908:	687b      	ldr	r3, [r7, #4]
 800590a:	681b      	ldr	r3, [r3, #0]
 800590c:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8005910:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005912:	687b      	ldr	r3, [r7, #4]
 8005914:	681b      	ldr	r3, [r3, #0]
 8005916:	4a23      	ldr	r2, [pc, #140]	@ (80059a4 <HAL_TIM_PWM_Start+0x1f4>)
 8005918:	4293      	cmp	r3, r2
 800591a:	d01d      	beq.n	8005958 <HAL_TIM_PWM_Start+0x1a8>
 800591c:	687b      	ldr	r3, [r7, #4]
 800591e:	681b      	ldr	r3, [r3, #0]
 8005920:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005924:	d018      	beq.n	8005958 <HAL_TIM_PWM_Start+0x1a8>
 8005926:	687b      	ldr	r3, [r7, #4]
 8005928:	681b      	ldr	r3, [r3, #0]
 800592a:	4a24      	ldr	r2, [pc, #144]	@ (80059bc <HAL_TIM_PWM_Start+0x20c>)
 800592c:	4293      	cmp	r3, r2
 800592e:	d013      	beq.n	8005958 <HAL_TIM_PWM_Start+0x1a8>
 8005930:	687b      	ldr	r3, [r7, #4]
 8005932:	681b      	ldr	r3, [r3, #0]
 8005934:	4a22      	ldr	r2, [pc, #136]	@ (80059c0 <HAL_TIM_PWM_Start+0x210>)
 8005936:	4293      	cmp	r3, r2
 8005938:	d00e      	beq.n	8005958 <HAL_TIM_PWM_Start+0x1a8>
 800593a:	687b      	ldr	r3, [r7, #4]
 800593c:	681b      	ldr	r3, [r3, #0]
 800593e:	4a1a      	ldr	r2, [pc, #104]	@ (80059a8 <HAL_TIM_PWM_Start+0x1f8>)
 8005940:	4293      	cmp	r3, r2
 8005942:	d009      	beq.n	8005958 <HAL_TIM_PWM_Start+0x1a8>
 8005944:	687b      	ldr	r3, [r7, #4]
 8005946:	681b      	ldr	r3, [r3, #0]
 8005948:	4a18      	ldr	r2, [pc, #96]	@ (80059ac <HAL_TIM_PWM_Start+0x1fc>)
 800594a:	4293      	cmp	r3, r2
 800594c:	d004      	beq.n	8005958 <HAL_TIM_PWM_Start+0x1a8>
 800594e:	687b      	ldr	r3, [r7, #4]
 8005950:	681b      	ldr	r3, [r3, #0]
 8005952:	4a19      	ldr	r2, [pc, #100]	@ (80059b8 <HAL_TIM_PWM_Start+0x208>)
 8005954:	4293      	cmp	r3, r2
 8005956:	d115      	bne.n	8005984 <HAL_TIM_PWM_Start+0x1d4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005958:	687b      	ldr	r3, [r7, #4]
 800595a:	681b      	ldr	r3, [r3, #0]
 800595c:	689a      	ldr	r2, [r3, #8]
 800595e:	4b19      	ldr	r3, [pc, #100]	@ (80059c4 <HAL_TIM_PWM_Start+0x214>)
 8005960:	4013      	ands	r3, r2
 8005962:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005964:	68fb      	ldr	r3, [r7, #12]
 8005966:	2b06      	cmp	r3, #6
 8005968:	d015      	beq.n	8005996 <HAL_TIM_PWM_Start+0x1e6>
 800596a:	68fb      	ldr	r3, [r7, #12]
 800596c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005970:	d011      	beq.n	8005996 <HAL_TIM_PWM_Start+0x1e6>
    {
      __HAL_TIM_ENABLE(htim);
 8005972:	687b      	ldr	r3, [r7, #4]
 8005974:	681b      	ldr	r3, [r3, #0]
 8005976:	681a      	ldr	r2, [r3, #0]
 8005978:	687b      	ldr	r3, [r7, #4]
 800597a:	681b      	ldr	r3, [r3, #0]
 800597c:	f042 0201 	orr.w	r2, r2, #1
 8005980:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005982:	e008      	b.n	8005996 <HAL_TIM_PWM_Start+0x1e6>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005984:	687b      	ldr	r3, [r7, #4]
 8005986:	681b      	ldr	r3, [r3, #0]
 8005988:	681a      	ldr	r2, [r3, #0]
 800598a:	687b      	ldr	r3, [r7, #4]
 800598c:	681b      	ldr	r3, [r3, #0]
 800598e:	f042 0201 	orr.w	r2, r2, #1
 8005992:	601a      	str	r2, [r3, #0]
 8005994:	e000      	b.n	8005998 <HAL_TIM_PWM_Start+0x1e8>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005996:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8005998:	2300      	movs	r3, #0
}
 800599a:	4618      	mov	r0, r3
 800599c:	3710      	adds	r7, #16
 800599e:	46bd      	mov	sp, r7
 80059a0:	bd80      	pop	{r7, pc}
 80059a2:	bf00      	nop
 80059a4:	40012c00 	.word	0x40012c00
 80059a8:	40013400 	.word	0x40013400
 80059ac:	40014000 	.word	0x40014000
 80059b0:	40014400 	.word	0x40014400
 80059b4:	40014800 	.word	0x40014800
 80059b8:	40015000 	.word	0x40015000
 80059bc:	40000400 	.word	0x40000400
 80059c0:	40000800 	.word	0x40000800
 80059c4:	00010007 	.word	0x00010007

080059c8 <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected (*)
  *         (*) Value not defined for all devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80059c8:	b580      	push	{r7, lr}
 80059ca:	b082      	sub	sp, #8
 80059cc:	af00      	add	r7, sp, #0
 80059ce:	6078      	str	r0, [r7, #4]
 80059d0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 80059d2:	687b      	ldr	r3, [r7, #4]
 80059d4:	681b      	ldr	r3, [r3, #0]
 80059d6:	2200      	movs	r2, #0
 80059d8:	6839      	ldr	r1, [r7, #0]
 80059da:	4618      	mov	r0, r3
 80059dc:	f000 fd54 	bl	8006488 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80059e0:	687b      	ldr	r3, [r7, #4]
 80059e2:	681b      	ldr	r3, [r3, #0]
 80059e4:	4a40      	ldr	r2, [pc, #256]	@ (8005ae8 <HAL_TIM_PWM_Stop+0x120>)
 80059e6:	4293      	cmp	r3, r2
 80059e8:	d018      	beq.n	8005a1c <HAL_TIM_PWM_Stop+0x54>
 80059ea:	687b      	ldr	r3, [r7, #4]
 80059ec:	681b      	ldr	r3, [r3, #0]
 80059ee:	4a3f      	ldr	r2, [pc, #252]	@ (8005aec <HAL_TIM_PWM_Stop+0x124>)
 80059f0:	4293      	cmp	r3, r2
 80059f2:	d013      	beq.n	8005a1c <HAL_TIM_PWM_Stop+0x54>
 80059f4:	687b      	ldr	r3, [r7, #4]
 80059f6:	681b      	ldr	r3, [r3, #0]
 80059f8:	4a3d      	ldr	r2, [pc, #244]	@ (8005af0 <HAL_TIM_PWM_Stop+0x128>)
 80059fa:	4293      	cmp	r3, r2
 80059fc:	d00e      	beq.n	8005a1c <HAL_TIM_PWM_Stop+0x54>
 80059fe:	687b      	ldr	r3, [r7, #4]
 8005a00:	681b      	ldr	r3, [r3, #0]
 8005a02:	4a3c      	ldr	r2, [pc, #240]	@ (8005af4 <HAL_TIM_PWM_Stop+0x12c>)
 8005a04:	4293      	cmp	r3, r2
 8005a06:	d009      	beq.n	8005a1c <HAL_TIM_PWM_Stop+0x54>
 8005a08:	687b      	ldr	r3, [r7, #4]
 8005a0a:	681b      	ldr	r3, [r3, #0]
 8005a0c:	4a3a      	ldr	r2, [pc, #232]	@ (8005af8 <HAL_TIM_PWM_Stop+0x130>)
 8005a0e:	4293      	cmp	r3, r2
 8005a10:	d004      	beq.n	8005a1c <HAL_TIM_PWM_Stop+0x54>
 8005a12:	687b      	ldr	r3, [r7, #4]
 8005a14:	681b      	ldr	r3, [r3, #0]
 8005a16:	4a39      	ldr	r2, [pc, #228]	@ (8005afc <HAL_TIM_PWM_Stop+0x134>)
 8005a18:	4293      	cmp	r3, r2
 8005a1a:	d101      	bne.n	8005a20 <HAL_TIM_PWM_Stop+0x58>
 8005a1c:	2301      	movs	r3, #1
 8005a1e:	e000      	b.n	8005a22 <HAL_TIM_PWM_Stop+0x5a>
 8005a20:	2300      	movs	r3, #0
 8005a22:	2b00      	cmp	r3, #0
 8005a24:	d017      	beq.n	8005a56 <HAL_TIM_PWM_Stop+0x8e>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 8005a26:	687b      	ldr	r3, [r7, #4]
 8005a28:	681b      	ldr	r3, [r3, #0]
 8005a2a:	6a1a      	ldr	r2, [r3, #32]
 8005a2c:	f241 1311 	movw	r3, #4369	@ 0x1111
 8005a30:	4013      	ands	r3, r2
 8005a32:	2b00      	cmp	r3, #0
 8005a34:	d10f      	bne.n	8005a56 <HAL_TIM_PWM_Stop+0x8e>
 8005a36:	687b      	ldr	r3, [r7, #4]
 8005a38:	681b      	ldr	r3, [r3, #0]
 8005a3a:	6a1a      	ldr	r2, [r3, #32]
 8005a3c:	f240 4344 	movw	r3, #1092	@ 0x444
 8005a40:	4013      	ands	r3, r2
 8005a42:	2b00      	cmp	r3, #0
 8005a44:	d107      	bne.n	8005a56 <HAL_TIM_PWM_Stop+0x8e>
 8005a46:	687b      	ldr	r3, [r7, #4]
 8005a48:	681b      	ldr	r3, [r3, #0]
 8005a4a:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005a4c:	687b      	ldr	r3, [r7, #4]
 8005a4e:	681b      	ldr	r3, [r3, #0]
 8005a50:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8005a54:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8005a56:	687b      	ldr	r3, [r7, #4]
 8005a58:	681b      	ldr	r3, [r3, #0]
 8005a5a:	6a1a      	ldr	r2, [r3, #32]
 8005a5c:	f241 1311 	movw	r3, #4369	@ 0x1111
 8005a60:	4013      	ands	r3, r2
 8005a62:	2b00      	cmp	r3, #0
 8005a64:	d10f      	bne.n	8005a86 <HAL_TIM_PWM_Stop+0xbe>
 8005a66:	687b      	ldr	r3, [r7, #4]
 8005a68:	681b      	ldr	r3, [r3, #0]
 8005a6a:	6a1a      	ldr	r2, [r3, #32]
 8005a6c:	f240 4344 	movw	r3, #1092	@ 0x444
 8005a70:	4013      	ands	r3, r2
 8005a72:	2b00      	cmp	r3, #0
 8005a74:	d107      	bne.n	8005a86 <HAL_TIM_PWM_Stop+0xbe>
 8005a76:	687b      	ldr	r3, [r7, #4]
 8005a78:	681b      	ldr	r3, [r3, #0]
 8005a7a:	681a      	ldr	r2, [r3, #0]
 8005a7c:	687b      	ldr	r3, [r7, #4]
 8005a7e:	681b      	ldr	r3, [r3, #0]
 8005a80:	f022 0201 	bic.w	r2, r2, #1
 8005a84:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8005a86:	683b      	ldr	r3, [r7, #0]
 8005a88:	2b00      	cmp	r3, #0
 8005a8a:	d104      	bne.n	8005a96 <HAL_TIM_PWM_Stop+0xce>
 8005a8c:	687b      	ldr	r3, [r7, #4]
 8005a8e:	2201      	movs	r2, #1
 8005a90:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005a94:	e023      	b.n	8005ade <HAL_TIM_PWM_Stop+0x116>
 8005a96:	683b      	ldr	r3, [r7, #0]
 8005a98:	2b04      	cmp	r3, #4
 8005a9a:	d104      	bne.n	8005aa6 <HAL_TIM_PWM_Stop+0xde>
 8005a9c:	687b      	ldr	r3, [r7, #4]
 8005a9e:	2201      	movs	r2, #1
 8005aa0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005aa4:	e01b      	b.n	8005ade <HAL_TIM_PWM_Stop+0x116>
 8005aa6:	683b      	ldr	r3, [r7, #0]
 8005aa8:	2b08      	cmp	r3, #8
 8005aaa:	d104      	bne.n	8005ab6 <HAL_TIM_PWM_Stop+0xee>
 8005aac:	687b      	ldr	r3, [r7, #4]
 8005aae:	2201      	movs	r2, #1
 8005ab0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005ab4:	e013      	b.n	8005ade <HAL_TIM_PWM_Stop+0x116>
 8005ab6:	683b      	ldr	r3, [r7, #0]
 8005ab8:	2b0c      	cmp	r3, #12
 8005aba:	d104      	bne.n	8005ac6 <HAL_TIM_PWM_Stop+0xfe>
 8005abc:	687b      	ldr	r3, [r7, #4]
 8005abe:	2201      	movs	r2, #1
 8005ac0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8005ac4:	e00b      	b.n	8005ade <HAL_TIM_PWM_Stop+0x116>
 8005ac6:	683b      	ldr	r3, [r7, #0]
 8005ac8:	2b10      	cmp	r3, #16
 8005aca:	d104      	bne.n	8005ad6 <HAL_TIM_PWM_Stop+0x10e>
 8005acc:	687b      	ldr	r3, [r7, #4]
 8005ace:	2201      	movs	r2, #1
 8005ad0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005ad4:	e003      	b.n	8005ade <HAL_TIM_PWM_Stop+0x116>
 8005ad6:	687b      	ldr	r3, [r7, #4]
 8005ad8:	2201      	movs	r2, #1
 8005ada:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Return function status */
  return HAL_OK;
 8005ade:	2300      	movs	r3, #0
}
 8005ae0:	4618      	mov	r0, r3
 8005ae2:	3708      	adds	r7, #8
 8005ae4:	46bd      	mov	sp, r7
 8005ae6:	bd80      	pop	{r7, pc}
 8005ae8:	40012c00 	.word	0x40012c00
 8005aec:	40013400 	.word	0x40013400
 8005af0:	40014000 	.word	0x40014000
 8005af4:	40014400 	.word	0x40014400
 8005af8:	40014800 	.word	0x40014800
 8005afc:	40015000 	.word	0x40015000

08005b00 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8005b00:	b580      	push	{r7, lr}
 8005b02:	b086      	sub	sp, #24
 8005b04:	af00      	add	r7, sp, #0
 8005b06:	60f8      	str	r0, [r7, #12]
 8005b08:	60b9      	str	r1, [r7, #8]
 8005b0a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005b0c:	2300      	movs	r3, #0
 8005b0e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8005b10:	68fb      	ldr	r3, [r7, #12]
 8005b12:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005b16:	2b01      	cmp	r3, #1
 8005b18:	d101      	bne.n	8005b1e <HAL_TIM_PWM_ConfigChannel+0x1e>
 8005b1a:	2302      	movs	r3, #2
 8005b1c:	e0ff      	b.n	8005d1e <HAL_TIM_PWM_ConfigChannel+0x21e>
 8005b1e:	68fb      	ldr	r3, [r7, #12]
 8005b20:	2201      	movs	r2, #1
 8005b22:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8005b26:	687b      	ldr	r3, [r7, #4]
 8005b28:	2b14      	cmp	r3, #20
 8005b2a:	f200 80f0 	bhi.w	8005d0e <HAL_TIM_PWM_ConfigChannel+0x20e>
 8005b2e:	a201      	add	r2, pc, #4	@ (adr r2, 8005b34 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8005b30:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005b34:	08005b89 	.word	0x08005b89
 8005b38:	08005d0f 	.word	0x08005d0f
 8005b3c:	08005d0f 	.word	0x08005d0f
 8005b40:	08005d0f 	.word	0x08005d0f
 8005b44:	08005bc9 	.word	0x08005bc9
 8005b48:	08005d0f 	.word	0x08005d0f
 8005b4c:	08005d0f 	.word	0x08005d0f
 8005b50:	08005d0f 	.word	0x08005d0f
 8005b54:	08005c0b 	.word	0x08005c0b
 8005b58:	08005d0f 	.word	0x08005d0f
 8005b5c:	08005d0f 	.word	0x08005d0f
 8005b60:	08005d0f 	.word	0x08005d0f
 8005b64:	08005c4b 	.word	0x08005c4b
 8005b68:	08005d0f 	.word	0x08005d0f
 8005b6c:	08005d0f 	.word	0x08005d0f
 8005b70:	08005d0f 	.word	0x08005d0f
 8005b74:	08005c8d 	.word	0x08005c8d
 8005b78:	08005d0f 	.word	0x08005d0f
 8005b7c:	08005d0f 	.word	0x08005d0f
 8005b80:	08005d0f 	.word	0x08005d0f
 8005b84:	08005ccd 	.word	0x08005ccd
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8005b88:	68fb      	ldr	r3, [r7, #12]
 8005b8a:	681b      	ldr	r3, [r3, #0]
 8005b8c:	68b9      	ldr	r1, [r7, #8]
 8005b8e:	4618      	mov	r0, r3
 8005b90:	f000 f974 	bl	8005e7c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8005b94:	68fb      	ldr	r3, [r7, #12]
 8005b96:	681b      	ldr	r3, [r3, #0]
 8005b98:	699a      	ldr	r2, [r3, #24]
 8005b9a:	68fb      	ldr	r3, [r7, #12]
 8005b9c:	681b      	ldr	r3, [r3, #0]
 8005b9e:	f042 0208 	orr.w	r2, r2, #8
 8005ba2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8005ba4:	68fb      	ldr	r3, [r7, #12]
 8005ba6:	681b      	ldr	r3, [r3, #0]
 8005ba8:	699a      	ldr	r2, [r3, #24]
 8005baa:	68fb      	ldr	r3, [r7, #12]
 8005bac:	681b      	ldr	r3, [r3, #0]
 8005bae:	f022 0204 	bic.w	r2, r2, #4
 8005bb2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8005bb4:	68fb      	ldr	r3, [r7, #12]
 8005bb6:	681b      	ldr	r3, [r3, #0]
 8005bb8:	6999      	ldr	r1, [r3, #24]
 8005bba:	68bb      	ldr	r3, [r7, #8]
 8005bbc:	691a      	ldr	r2, [r3, #16]
 8005bbe:	68fb      	ldr	r3, [r7, #12]
 8005bc0:	681b      	ldr	r3, [r3, #0]
 8005bc2:	430a      	orrs	r2, r1
 8005bc4:	619a      	str	r2, [r3, #24]
      break;
 8005bc6:	e0a5      	b.n	8005d14 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8005bc8:	68fb      	ldr	r3, [r7, #12]
 8005bca:	681b      	ldr	r3, [r3, #0]
 8005bcc:	68b9      	ldr	r1, [r7, #8]
 8005bce:	4618      	mov	r0, r3
 8005bd0:	f000 f9ee 	bl	8005fb0 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8005bd4:	68fb      	ldr	r3, [r7, #12]
 8005bd6:	681b      	ldr	r3, [r3, #0]
 8005bd8:	699a      	ldr	r2, [r3, #24]
 8005bda:	68fb      	ldr	r3, [r7, #12]
 8005bdc:	681b      	ldr	r3, [r3, #0]
 8005bde:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005be2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8005be4:	68fb      	ldr	r3, [r7, #12]
 8005be6:	681b      	ldr	r3, [r3, #0]
 8005be8:	699a      	ldr	r2, [r3, #24]
 8005bea:	68fb      	ldr	r3, [r7, #12]
 8005bec:	681b      	ldr	r3, [r3, #0]
 8005bee:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005bf2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8005bf4:	68fb      	ldr	r3, [r7, #12]
 8005bf6:	681b      	ldr	r3, [r3, #0]
 8005bf8:	6999      	ldr	r1, [r3, #24]
 8005bfa:	68bb      	ldr	r3, [r7, #8]
 8005bfc:	691b      	ldr	r3, [r3, #16]
 8005bfe:	021a      	lsls	r2, r3, #8
 8005c00:	68fb      	ldr	r3, [r7, #12]
 8005c02:	681b      	ldr	r3, [r3, #0]
 8005c04:	430a      	orrs	r2, r1
 8005c06:	619a      	str	r2, [r3, #24]
      break;
 8005c08:	e084      	b.n	8005d14 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8005c0a:	68fb      	ldr	r3, [r7, #12]
 8005c0c:	681b      	ldr	r3, [r3, #0]
 8005c0e:	68b9      	ldr	r1, [r7, #8]
 8005c10:	4618      	mov	r0, r3
 8005c12:	f000 fa61 	bl	80060d8 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8005c16:	68fb      	ldr	r3, [r7, #12]
 8005c18:	681b      	ldr	r3, [r3, #0]
 8005c1a:	69da      	ldr	r2, [r3, #28]
 8005c1c:	68fb      	ldr	r3, [r7, #12]
 8005c1e:	681b      	ldr	r3, [r3, #0]
 8005c20:	f042 0208 	orr.w	r2, r2, #8
 8005c24:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8005c26:	68fb      	ldr	r3, [r7, #12]
 8005c28:	681b      	ldr	r3, [r3, #0]
 8005c2a:	69da      	ldr	r2, [r3, #28]
 8005c2c:	68fb      	ldr	r3, [r7, #12]
 8005c2e:	681b      	ldr	r3, [r3, #0]
 8005c30:	f022 0204 	bic.w	r2, r2, #4
 8005c34:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8005c36:	68fb      	ldr	r3, [r7, #12]
 8005c38:	681b      	ldr	r3, [r3, #0]
 8005c3a:	69d9      	ldr	r1, [r3, #28]
 8005c3c:	68bb      	ldr	r3, [r7, #8]
 8005c3e:	691a      	ldr	r2, [r3, #16]
 8005c40:	68fb      	ldr	r3, [r7, #12]
 8005c42:	681b      	ldr	r3, [r3, #0]
 8005c44:	430a      	orrs	r2, r1
 8005c46:	61da      	str	r2, [r3, #28]
      break;
 8005c48:	e064      	b.n	8005d14 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8005c4a:	68fb      	ldr	r3, [r7, #12]
 8005c4c:	681b      	ldr	r3, [r3, #0]
 8005c4e:	68b9      	ldr	r1, [r7, #8]
 8005c50:	4618      	mov	r0, r3
 8005c52:	f000 fad3 	bl	80061fc <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8005c56:	68fb      	ldr	r3, [r7, #12]
 8005c58:	681b      	ldr	r3, [r3, #0]
 8005c5a:	69da      	ldr	r2, [r3, #28]
 8005c5c:	68fb      	ldr	r3, [r7, #12]
 8005c5e:	681b      	ldr	r3, [r3, #0]
 8005c60:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005c64:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8005c66:	68fb      	ldr	r3, [r7, #12]
 8005c68:	681b      	ldr	r3, [r3, #0]
 8005c6a:	69da      	ldr	r2, [r3, #28]
 8005c6c:	68fb      	ldr	r3, [r7, #12]
 8005c6e:	681b      	ldr	r3, [r3, #0]
 8005c70:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005c74:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8005c76:	68fb      	ldr	r3, [r7, #12]
 8005c78:	681b      	ldr	r3, [r3, #0]
 8005c7a:	69d9      	ldr	r1, [r3, #28]
 8005c7c:	68bb      	ldr	r3, [r7, #8]
 8005c7e:	691b      	ldr	r3, [r3, #16]
 8005c80:	021a      	lsls	r2, r3, #8
 8005c82:	68fb      	ldr	r3, [r7, #12]
 8005c84:	681b      	ldr	r3, [r3, #0]
 8005c86:	430a      	orrs	r2, r1
 8005c88:	61da      	str	r2, [r3, #28]
      break;
 8005c8a:	e043      	b.n	8005d14 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8005c8c:	68fb      	ldr	r3, [r7, #12]
 8005c8e:	681b      	ldr	r3, [r3, #0]
 8005c90:	68b9      	ldr	r1, [r7, #8]
 8005c92:	4618      	mov	r0, r3
 8005c94:	f000 fb22 	bl	80062dc <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8005c98:	68fb      	ldr	r3, [r7, #12]
 8005c9a:	681b      	ldr	r3, [r3, #0]
 8005c9c:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8005c9e:	68fb      	ldr	r3, [r7, #12]
 8005ca0:	681b      	ldr	r3, [r3, #0]
 8005ca2:	f042 0208 	orr.w	r2, r2, #8
 8005ca6:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8005ca8:	68fb      	ldr	r3, [r7, #12]
 8005caa:	681b      	ldr	r3, [r3, #0]
 8005cac:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8005cae:	68fb      	ldr	r3, [r7, #12]
 8005cb0:	681b      	ldr	r3, [r3, #0]
 8005cb2:	f022 0204 	bic.w	r2, r2, #4
 8005cb6:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8005cb8:	68fb      	ldr	r3, [r7, #12]
 8005cba:	681b      	ldr	r3, [r3, #0]
 8005cbc:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8005cbe:	68bb      	ldr	r3, [r7, #8]
 8005cc0:	691a      	ldr	r2, [r3, #16]
 8005cc2:	68fb      	ldr	r3, [r7, #12]
 8005cc4:	681b      	ldr	r3, [r3, #0]
 8005cc6:	430a      	orrs	r2, r1
 8005cc8:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8005cca:	e023      	b.n	8005d14 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8005ccc:	68fb      	ldr	r3, [r7, #12]
 8005cce:	681b      	ldr	r3, [r3, #0]
 8005cd0:	68b9      	ldr	r1, [r7, #8]
 8005cd2:	4618      	mov	r0, r3
 8005cd4:	f000 fb6c 	bl	80063b0 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8005cd8:	68fb      	ldr	r3, [r7, #12]
 8005cda:	681b      	ldr	r3, [r3, #0]
 8005cdc:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8005cde:	68fb      	ldr	r3, [r7, #12]
 8005ce0:	681b      	ldr	r3, [r3, #0]
 8005ce2:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005ce6:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8005ce8:	68fb      	ldr	r3, [r7, #12]
 8005cea:	681b      	ldr	r3, [r3, #0]
 8005cec:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8005cee:	68fb      	ldr	r3, [r7, #12]
 8005cf0:	681b      	ldr	r3, [r3, #0]
 8005cf2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005cf6:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8005cf8:	68fb      	ldr	r3, [r7, #12]
 8005cfa:	681b      	ldr	r3, [r3, #0]
 8005cfc:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8005cfe:	68bb      	ldr	r3, [r7, #8]
 8005d00:	691b      	ldr	r3, [r3, #16]
 8005d02:	021a      	lsls	r2, r3, #8
 8005d04:	68fb      	ldr	r3, [r7, #12]
 8005d06:	681b      	ldr	r3, [r3, #0]
 8005d08:	430a      	orrs	r2, r1
 8005d0a:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8005d0c:	e002      	b.n	8005d14 <HAL_TIM_PWM_ConfigChannel+0x214>
    }
#endif /* TIM_CCER_CC6E */

    default:
      status = HAL_ERROR;
 8005d0e:	2301      	movs	r3, #1
 8005d10:	75fb      	strb	r3, [r7, #23]
      break;
 8005d12:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8005d14:	68fb      	ldr	r3, [r7, #12]
 8005d16:	2200      	movs	r2, #0
 8005d18:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8005d1c:	7dfb      	ldrb	r3, [r7, #23]
}
 8005d1e:	4618      	mov	r0, r3
 8005d20:	3718      	adds	r7, #24
 8005d22:	46bd      	mov	sp, r7
 8005d24:	bd80      	pop	{r7, pc}
 8005d26:	bf00      	nop

08005d28 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8005d28:	b480      	push	{r7}
 8005d2a:	b085      	sub	sp, #20
 8005d2c:	af00      	add	r7, sp, #0
 8005d2e:	6078      	str	r0, [r7, #4]
 8005d30:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005d32:	687b      	ldr	r3, [r7, #4]
 8005d34:	681b      	ldr	r3, [r3, #0]
 8005d36:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005d38:	687b      	ldr	r3, [r7, #4]
 8005d3a:	4a48      	ldr	r2, [pc, #288]	@ (8005e5c <TIM_Base_SetConfig+0x134>)
 8005d3c:	4293      	cmp	r3, r2
 8005d3e:	d013      	beq.n	8005d68 <TIM_Base_SetConfig+0x40>
 8005d40:	687b      	ldr	r3, [r7, #4]
 8005d42:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005d46:	d00f      	beq.n	8005d68 <TIM_Base_SetConfig+0x40>
 8005d48:	687b      	ldr	r3, [r7, #4]
 8005d4a:	4a45      	ldr	r2, [pc, #276]	@ (8005e60 <TIM_Base_SetConfig+0x138>)
 8005d4c:	4293      	cmp	r3, r2
 8005d4e:	d00b      	beq.n	8005d68 <TIM_Base_SetConfig+0x40>
 8005d50:	687b      	ldr	r3, [r7, #4]
 8005d52:	4a44      	ldr	r2, [pc, #272]	@ (8005e64 <TIM_Base_SetConfig+0x13c>)
 8005d54:	4293      	cmp	r3, r2
 8005d56:	d007      	beq.n	8005d68 <TIM_Base_SetConfig+0x40>
 8005d58:	687b      	ldr	r3, [r7, #4]
 8005d5a:	4a43      	ldr	r2, [pc, #268]	@ (8005e68 <TIM_Base_SetConfig+0x140>)
 8005d5c:	4293      	cmp	r3, r2
 8005d5e:	d003      	beq.n	8005d68 <TIM_Base_SetConfig+0x40>
 8005d60:	687b      	ldr	r3, [r7, #4]
 8005d62:	4a42      	ldr	r2, [pc, #264]	@ (8005e6c <TIM_Base_SetConfig+0x144>)
 8005d64:	4293      	cmp	r3, r2
 8005d66:	d108      	bne.n	8005d7a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005d68:	68fb      	ldr	r3, [r7, #12]
 8005d6a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005d6e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005d70:	683b      	ldr	r3, [r7, #0]
 8005d72:	685b      	ldr	r3, [r3, #4]
 8005d74:	68fa      	ldr	r2, [r7, #12]
 8005d76:	4313      	orrs	r3, r2
 8005d78:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005d7a:	687b      	ldr	r3, [r7, #4]
 8005d7c:	4a37      	ldr	r2, [pc, #220]	@ (8005e5c <TIM_Base_SetConfig+0x134>)
 8005d7e:	4293      	cmp	r3, r2
 8005d80:	d01f      	beq.n	8005dc2 <TIM_Base_SetConfig+0x9a>
 8005d82:	687b      	ldr	r3, [r7, #4]
 8005d84:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005d88:	d01b      	beq.n	8005dc2 <TIM_Base_SetConfig+0x9a>
 8005d8a:	687b      	ldr	r3, [r7, #4]
 8005d8c:	4a34      	ldr	r2, [pc, #208]	@ (8005e60 <TIM_Base_SetConfig+0x138>)
 8005d8e:	4293      	cmp	r3, r2
 8005d90:	d017      	beq.n	8005dc2 <TIM_Base_SetConfig+0x9a>
 8005d92:	687b      	ldr	r3, [r7, #4]
 8005d94:	4a33      	ldr	r2, [pc, #204]	@ (8005e64 <TIM_Base_SetConfig+0x13c>)
 8005d96:	4293      	cmp	r3, r2
 8005d98:	d013      	beq.n	8005dc2 <TIM_Base_SetConfig+0x9a>
 8005d9a:	687b      	ldr	r3, [r7, #4]
 8005d9c:	4a32      	ldr	r2, [pc, #200]	@ (8005e68 <TIM_Base_SetConfig+0x140>)
 8005d9e:	4293      	cmp	r3, r2
 8005da0:	d00f      	beq.n	8005dc2 <TIM_Base_SetConfig+0x9a>
 8005da2:	687b      	ldr	r3, [r7, #4]
 8005da4:	4a32      	ldr	r2, [pc, #200]	@ (8005e70 <TIM_Base_SetConfig+0x148>)
 8005da6:	4293      	cmp	r3, r2
 8005da8:	d00b      	beq.n	8005dc2 <TIM_Base_SetConfig+0x9a>
 8005daa:	687b      	ldr	r3, [r7, #4]
 8005dac:	4a31      	ldr	r2, [pc, #196]	@ (8005e74 <TIM_Base_SetConfig+0x14c>)
 8005dae:	4293      	cmp	r3, r2
 8005db0:	d007      	beq.n	8005dc2 <TIM_Base_SetConfig+0x9a>
 8005db2:	687b      	ldr	r3, [r7, #4]
 8005db4:	4a30      	ldr	r2, [pc, #192]	@ (8005e78 <TIM_Base_SetConfig+0x150>)
 8005db6:	4293      	cmp	r3, r2
 8005db8:	d003      	beq.n	8005dc2 <TIM_Base_SetConfig+0x9a>
 8005dba:	687b      	ldr	r3, [r7, #4]
 8005dbc:	4a2b      	ldr	r2, [pc, #172]	@ (8005e6c <TIM_Base_SetConfig+0x144>)
 8005dbe:	4293      	cmp	r3, r2
 8005dc0:	d108      	bne.n	8005dd4 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005dc2:	68fb      	ldr	r3, [r7, #12]
 8005dc4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005dc8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005dca:	683b      	ldr	r3, [r7, #0]
 8005dcc:	68db      	ldr	r3, [r3, #12]
 8005dce:	68fa      	ldr	r2, [r7, #12]
 8005dd0:	4313      	orrs	r3, r2
 8005dd2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005dd4:	68fb      	ldr	r3, [r7, #12]
 8005dd6:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8005dda:	683b      	ldr	r3, [r7, #0]
 8005ddc:	695b      	ldr	r3, [r3, #20]
 8005dde:	4313      	orrs	r3, r2
 8005de0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005de2:	687b      	ldr	r3, [r7, #4]
 8005de4:	68fa      	ldr	r2, [r7, #12]
 8005de6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005de8:	683b      	ldr	r3, [r7, #0]
 8005dea:	689a      	ldr	r2, [r3, #8]
 8005dec:	687b      	ldr	r3, [r7, #4]
 8005dee:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005df0:	683b      	ldr	r3, [r7, #0]
 8005df2:	681a      	ldr	r2, [r3, #0]
 8005df4:	687b      	ldr	r3, [r7, #4]
 8005df6:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005df8:	687b      	ldr	r3, [r7, #4]
 8005dfa:	4a18      	ldr	r2, [pc, #96]	@ (8005e5c <TIM_Base_SetConfig+0x134>)
 8005dfc:	4293      	cmp	r3, r2
 8005dfe:	d013      	beq.n	8005e28 <TIM_Base_SetConfig+0x100>
 8005e00:	687b      	ldr	r3, [r7, #4]
 8005e02:	4a19      	ldr	r2, [pc, #100]	@ (8005e68 <TIM_Base_SetConfig+0x140>)
 8005e04:	4293      	cmp	r3, r2
 8005e06:	d00f      	beq.n	8005e28 <TIM_Base_SetConfig+0x100>
 8005e08:	687b      	ldr	r3, [r7, #4]
 8005e0a:	4a19      	ldr	r2, [pc, #100]	@ (8005e70 <TIM_Base_SetConfig+0x148>)
 8005e0c:	4293      	cmp	r3, r2
 8005e0e:	d00b      	beq.n	8005e28 <TIM_Base_SetConfig+0x100>
 8005e10:	687b      	ldr	r3, [r7, #4]
 8005e12:	4a18      	ldr	r2, [pc, #96]	@ (8005e74 <TIM_Base_SetConfig+0x14c>)
 8005e14:	4293      	cmp	r3, r2
 8005e16:	d007      	beq.n	8005e28 <TIM_Base_SetConfig+0x100>
 8005e18:	687b      	ldr	r3, [r7, #4]
 8005e1a:	4a17      	ldr	r2, [pc, #92]	@ (8005e78 <TIM_Base_SetConfig+0x150>)
 8005e1c:	4293      	cmp	r3, r2
 8005e1e:	d003      	beq.n	8005e28 <TIM_Base_SetConfig+0x100>
 8005e20:	687b      	ldr	r3, [r7, #4]
 8005e22:	4a12      	ldr	r2, [pc, #72]	@ (8005e6c <TIM_Base_SetConfig+0x144>)
 8005e24:	4293      	cmp	r3, r2
 8005e26:	d103      	bne.n	8005e30 <TIM_Base_SetConfig+0x108>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005e28:	683b      	ldr	r3, [r7, #0]
 8005e2a:	691a      	ldr	r2, [r3, #16]
 8005e2c:	687b      	ldr	r3, [r7, #4]
 8005e2e:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005e30:	687b      	ldr	r3, [r7, #4]
 8005e32:	2201      	movs	r2, #1
 8005e34:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8005e36:	687b      	ldr	r3, [r7, #4]
 8005e38:	691b      	ldr	r3, [r3, #16]
 8005e3a:	f003 0301 	and.w	r3, r3, #1
 8005e3e:	2b01      	cmp	r3, #1
 8005e40:	d105      	bne.n	8005e4e <TIM_Base_SetConfig+0x126>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8005e42:	687b      	ldr	r3, [r7, #4]
 8005e44:	691b      	ldr	r3, [r3, #16]
 8005e46:	f023 0201 	bic.w	r2, r3, #1
 8005e4a:	687b      	ldr	r3, [r7, #4]
 8005e4c:	611a      	str	r2, [r3, #16]
  }
}
 8005e4e:	bf00      	nop
 8005e50:	3714      	adds	r7, #20
 8005e52:	46bd      	mov	sp, r7
 8005e54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e58:	4770      	bx	lr
 8005e5a:	bf00      	nop
 8005e5c:	40012c00 	.word	0x40012c00
 8005e60:	40000400 	.word	0x40000400
 8005e64:	40000800 	.word	0x40000800
 8005e68:	40013400 	.word	0x40013400
 8005e6c:	40015000 	.word	0x40015000
 8005e70:	40014000 	.word	0x40014000
 8005e74:	40014400 	.word	0x40014400
 8005e78:	40014800 	.word	0x40014800

08005e7c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005e7c:	b480      	push	{r7}
 8005e7e:	b087      	sub	sp, #28
 8005e80:	af00      	add	r7, sp, #0
 8005e82:	6078      	str	r0, [r7, #4]
 8005e84:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005e86:	687b      	ldr	r3, [r7, #4]
 8005e88:	6a1b      	ldr	r3, [r3, #32]
 8005e8a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005e8c:	687b      	ldr	r3, [r7, #4]
 8005e8e:	6a1b      	ldr	r3, [r3, #32]
 8005e90:	f023 0201 	bic.w	r2, r3, #1
 8005e94:	687b      	ldr	r3, [r7, #4]
 8005e96:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005e98:	687b      	ldr	r3, [r7, #4]
 8005e9a:	685b      	ldr	r3, [r3, #4]
 8005e9c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005e9e:	687b      	ldr	r3, [r7, #4]
 8005ea0:	699b      	ldr	r3, [r3, #24]
 8005ea2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8005ea4:	68fb      	ldr	r3, [r7, #12]
 8005ea6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005eaa:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005eae:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8005eb0:	68fb      	ldr	r3, [r7, #12]
 8005eb2:	f023 0303 	bic.w	r3, r3, #3
 8005eb6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005eb8:	683b      	ldr	r3, [r7, #0]
 8005eba:	681b      	ldr	r3, [r3, #0]
 8005ebc:	68fa      	ldr	r2, [r7, #12]
 8005ebe:	4313      	orrs	r3, r2
 8005ec0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8005ec2:	697b      	ldr	r3, [r7, #20]
 8005ec4:	f023 0302 	bic.w	r3, r3, #2
 8005ec8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8005eca:	683b      	ldr	r3, [r7, #0]
 8005ecc:	689b      	ldr	r3, [r3, #8]
 8005ece:	697a      	ldr	r2, [r7, #20]
 8005ed0:	4313      	orrs	r3, r2
 8005ed2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8005ed4:	687b      	ldr	r3, [r7, #4]
 8005ed6:	4a30      	ldr	r2, [pc, #192]	@ (8005f98 <TIM_OC1_SetConfig+0x11c>)
 8005ed8:	4293      	cmp	r3, r2
 8005eda:	d013      	beq.n	8005f04 <TIM_OC1_SetConfig+0x88>
 8005edc:	687b      	ldr	r3, [r7, #4]
 8005ede:	4a2f      	ldr	r2, [pc, #188]	@ (8005f9c <TIM_OC1_SetConfig+0x120>)
 8005ee0:	4293      	cmp	r3, r2
 8005ee2:	d00f      	beq.n	8005f04 <TIM_OC1_SetConfig+0x88>
 8005ee4:	687b      	ldr	r3, [r7, #4]
 8005ee6:	4a2e      	ldr	r2, [pc, #184]	@ (8005fa0 <TIM_OC1_SetConfig+0x124>)
 8005ee8:	4293      	cmp	r3, r2
 8005eea:	d00b      	beq.n	8005f04 <TIM_OC1_SetConfig+0x88>
 8005eec:	687b      	ldr	r3, [r7, #4]
 8005eee:	4a2d      	ldr	r2, [pc, #180]	@ (8005fa4 <TIM_OC1_SetConfig+0x128>)
 8005ef0:	4293      	cmp	r3, r2
 8005ef2:	d007      	beq.n	8005f04 <TIM_OC1_SetConfig+0x88>
 8005ef4:	687b      	ldr	r3, [r7, #4]
 8005ef6:	4a2c      	ldr	r2, [pc, #176]	@ (8005fa8 <TIM_OC1_SetConfig+0x12c>)
 8005ef8:	4293      	cmp	r3, r2
 8005efa:	d003      	beq.n	8005f04 <TIM_OC1_SetConfig+0x88>
 8005efc:	687b      	ldr	r3, [r7, #4]
 8005efe:	4a2b      	ldr	r2, [pc, #172]	@ (8005fac <TIM_OC1_SetConfig+0x130>)
 8005f00:	4293      	cmp	r3, r2
 8005f02:	d10c      	bne.n	8005f1e <TIM_OC1_SetConfig+0xa2>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8005f04:	697b      	ldr	r3, [r7, #20]
 8005f06:	f023 0308 	bic.w	r3, r3, #8
 8005f0a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8005f0c:	683b      	ldr	r3, [r7, #0]
 8005f0e:	68db      	ldr	r3, [r3, #12]
 8005f10:	697a      	ldr	r2, [r7, #20]
 8005f12:	4313      	orrs	r3, r2
 8005f14:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8005f16:	697b      	ldr	r3, [r7, #20]
 8005f18:	f023 0304 	bic.w	r3, r3, #4
 8005f1c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005f1e:	687b      	ldr	r3, [r7, #4]
 8005f20:	4a1d      	ldr	r2, [pc, #116]	@ (8005f98 <TIM_OC1_SetConfig+0x11c>)
 8005f22:	4293      	cmp	r3, r2
 8005f24:	d013      	beq.n	8005f4e <TIM_OC1_SetConfig+0xd2>
 8005f26:	687b      	ldr	r3, [r7, #4]
 8005f28:	4a1c      	ldr	r2, [pc, #112]	@ (8005f9c <TIM_OC1_SetConfig+0x120>)
 8005f2a:	4293      	cmp	r3, r2
 8005f2c:	d00f      	beq.n	8005f4e <TIM_OC1_SetConfig+0xd2>
 8005f2e:	687b      	ldr	r3, [r7, #4]
 8005f30:	4a1b      	ldr	r2, [pc, #108]	@ (8005fa0 <TIM_OC1_SetConfig+0x124>)
 8005f32:	4293      	cmp	r3, r2
 8005f34:	d00b      	beq.n	8005f4e <TIM_OC1_SetConfig+0xd2>
 8005f36:	687b      	ldr	r3, [r7, #4]
 8005f38:	4a1a      	ldr	r2, [pc, #104]	@ (8005fa4 <TIM_OC1_SetConfig+0x128>)
 8005f3a:	4293      	cmp	r3, r2
 8005f3c:	d007      	beq.n	8005f4e <TIM_OC1_SetConfig+0xd2>
 8005f3e:	687b      	ldr	r3, [r7, #4]
 8005f40:	4a19      	ldr	r2, [pc, #100]	@ (8005fa8 <TIM_OC1_SetConfig+0x12c>)
 8005f42:	4293      	cmp	r3, r2
 8005f44:	d003      	beq.n	8005f4e <TIM_OC1_SetConfig+0xd2>
 8005f46:	687b      	ldr	r3, [r7, #4]
 8005f48:	4a18      	ldr	r2, [pc, #96]	@ (8005fac <TIM_OC1_SetConfig+0x130>)
 8005f4a:	4293      	cmp	r3, r2
 8005f4c:	d111      	bne.n	8005f72 <TIM_OC1_SetConfig+0xf6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8005f4e:	693b      	ldr	r3, [r7, #16]
 8005f50:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005f54:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8005f56:	693b      	ldr	r3, [r7, #16]
 8005f58:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8005f5c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8005f5e:	683b      	ldr	r3, [r7, #0]
 8005f60:	695b      	ldr	r3, [r3, #20]
 8005f62:	693a      	ldr	r2, [r7, #16]
 8005f64:	4313      	orrs	r3, r2
 8005f66:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8005f68:	683b      	ldr	r3, [r7, #0]
 8005f6a:	699b      	ldr	r3, [r3, #24]
 8005f6c:	693a      	ldr	r2, [r7, #16]
 8005f6e:	4313      	orrs	r3, r2
 8005f70:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005f72:	687b      	ldr	r3, [r7, #4]
 8005f74:	693a      	ldr	r2, [r7, #16]
 8005f76:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005f78:	687b      	ldr	r3, [r7, #4]
 8005f7a:	68fa      	ldr	r2, [r7, #12]
 8005f7c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8005f7e:	683b      	ldr	r3, [r7, #0]
 8005f80:	685a      	ldr	r2, [r3, #4]
 8005f82:	687b      	ldr	r3, [r7, #4]
 8005f84:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005f86:	687b      	ldr	r3, [r7, #4]
 8005f88:	697a      	ldr	r2, [r7, #20]
 8005f8a:	621a      	str	r2, [r3, #32]
}
 8005f8c:	bf00      	nop
 8005f8e:	371c      	adds	r7, #28
 8005f90:	46bd      	mov	sp, r7
 8005f92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f96:	4770      	bx	lr
 8005f98:	40012c00 	.word	0x40012c00
 8005f9c:	40013400 	.word	0x40013400
 8005fa0:	40014000 	.word	0x40014000
 8005fa4:	40014400 	.word	0x40014400
 8005fa8:	40014800 	.word	0x40014800
 8005fac:	40015000 	.word	0x40015000

08005fb0 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005fb0:	b480      	push	{r7}
 8005fb2:	b087      	sub	sp, #28
 8005fb4:	af00      	add	r7, sp, #0
 8005fb6:	6078      	str	r0, [r7, #4]
 8005fb8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005fba:	687b      	ldr	r3, [r7, #4]
 8005fbc:	6a1b      	ldr	r3, [r3, #32]
 8005fbe:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005fc0:	687b      	ldr	r3, [r7, #4]
 8005fc2:	6a1b      	ldr	r3, [r3, #32]
 8005fc4:	f023 0210 	bic.w	r2, r3, #16
 8005fc8:	687b      	ldr	r3, [r7, #4]
 8005fca:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005fcc:	687b      	ldr	r3, [r7, #4]
 8005fce:	685b      	ldr	r3, [r3, #4]
 8005fd0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005fd2:	687b      	ldr	r3, [r7, #4]
 8005fd4:	699b      	ldr	r3, [r3, #24]
 8005fd6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8005fd8:	68fb      	ldr	r3, [r7, #12]
 8005fda:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8005fde:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005fe2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8005fe4:	68fb      	ldr	r3, [r7, #12]
 8005fe6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005fea:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005fec:	683b      	ldr	r3, [r7, #0]
 8005fee:	681b      	ldr	r3, [r3, #0]
 8005ff0:	021b      	lsls	r3, r3, #8
 8005ff2:	68fa      	ldr	r2, [r7, #12]
 8005ff4:	4313      	orrs	r3, r2
 8005ff6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8005ff8:	697b      	ldr	r3, [r7, #20]
 8005ffa:	f023 0320 	bic.w	r3, r3, #32
 8005ffe:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8006000:	683b      	ldr	r3, [r7, #0]
 8006002:	689b      	ldr	r3, [r3, #8]
 8006004:	011b      	lsls	r3, r3, #4
 8006006:	697a      	ldr	r2, [r7, #20]
 8006008:	4313      	orrs	r3, r2
 800600a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800600c:	687b      	ldr	r3, [r7, #4]
 800600e:	4a2c      	ldr	r2, [pc, #176]	@ (80060c0 <TIM_OC2_SetConfig+0x110>)
 8006010:	4293      	cmp	r3, r2
 8006012:	d007      	beq.n	8006024 <TIM_OC2_SetConfig+0x74>
 8006014:	687b      	ldr	r3, [r7, #4]
 8006016:	4a2b      	ldr	r2, [pc, #172]	@ (80060c4 <TIM_OC2_SetConfig+0x114>)
 8006018:	4293      	cmp	r3, r2
 800601a:	d003      	beq.n	8006024 <TIM_OC2_SetConfig+0x74>
 800601c:	687b      	ldr	r3, [r7, #4]
 800601e:	4a2a      	ldr	r2, [pc, #168]	@ (80060c8 <TIM_OC2_SetConfig+0x118>)
 8006020:	4293      	cmp	r3, r2
 8006022:	d10d      	bne.n	8006040 <TIM_OC2_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8006024:	697b      	ldr	r3, [r7, #20]
 8006026:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800602a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800602c:	683b      	ldr	r3, [r7, #0]
 800602e:	68db      	ldr	r3, [r3, #12]
 8006030:	011b      	lsls	r3, r3, #4
 8006032:	697a      	ldr	r2, [r7, #20]
 8006034:	4313      	orrs	r3, r2
 8006036:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8006038:	697b      	ldr	r3, [r7, #20]
 800603a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800603e:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006040:	687b      	ldr	r3, [r7, #4]
 8006042:	4a1f      	ldr	r2, [pc, #124]	@ (80060c0 <TIM_OC2_SetConfig+0x110>)
 8006044:	4293      	cmp	r3, r2
 8006046:	d013      	beq.n	8006070 <TIM_OC2_SetConfig+0xc0>
 8006048:	687b      	ldr	r3, [r7, #4]
 800604a:	4a1e      	ldr	r2, [pc, #120]	@ (80060c4 <TIM_OC2_SetConfig+0x114>)
 800604c:	4293      	cmp	r3, r2
 800604e:	d00f      	beq.n	8006070 <TIM_OC2_SetConfig+0xc0>
 8006050:	687b      	ldr	r3, [r7, #4]
 8006052:	4a1e      	ldr	r2, [pc, #120]	@ (80060cc <TIM_OC2_SetConfig+0x11c>)
 8006054:	4293      	cmp	r3, r2
 8006056:	d00b      	beq.n	8006070 <TIM_OC2_SetConfig+0xc0>
 8006058:	687b      	ldr	r3, [r7, #4]
 800605a:	4a1d      	ldr	r2, [pc, #116]	@ (80060d0 <TIM_OC2_SetConfig+0x120>)
 800605c:	4293      	cmp	r3, r2
 800605e:	d007      	beq.n	8006070 <TIM_OC2_SetConfig+0xc0>
 8006060:	687b      	ldr	r3, [r7, #4]
 8006062:	4a1c      	ldr	r2, [pc, #112]	@ (80060d4 <TIM_OC2_SetConfig+0x124>)
 8006064:	4293      	cmp	r3, r2
 8006066:	d003      	beq.n	8006070 <TIM_OC2_SetConfig+0xc0>
 8006068:	687b      	ldr	r3, [r7, #4]
 800606a:	4a17      	ldr	r2, [pc, #92]	@ (80060c8 <TIM_OC2_SetConfig+0x118>)
 800606c:	4293      	cmp	r3, r2
 800606e:	d113      	bne.n	8006098 <TIM_OC2_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8006070:	693b      	ldr	r3, [r7, #16]
 8006072:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8006076:	613b      	str	r3, [r7, #16]
#if defined(TIM_CR2_OIS2N)
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8006078:	693b      	ldr	r3, [r7, #16]
 800607a:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800607e:	613b      	str	r3, [r7, #16]
#endif /* TIM_CR2_OIS2N */
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8006080:	683b      	ldr	r3, [r7, #0]
 8006082:	695b      	ldr	r3, [r3, #20]
 8006084:	009b      	lsls	r3, r3, #2
 8006086:	693a      	ldr	r2, [r7, #16]
 8006088:	4313      	orrs	r3, r2
 800608a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800608c:	683b      	ldr	r3, [r7, #0]
 800608e:	699b      	ldr	r3, [r3, #24]
 8006090:	009b      	lsls	r3, r3, #2
 8006092:	693a      	ldr	r2, [r7, #16]
 8006094:	4313      	orrs	r3, r2
 8006096:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006098:	687b      	ldr	r3, [r7, #4]
 800609a:	693a      	ldr	r2, [r7, #16]
 800609c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800609e:	687b      	ldr	r3, [r7, #4]
 80060a0:	68fa      	ldr	r2, [r7, #12]
 80060a2:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80060a4:	683b      	ldr	r3, [r7, #0]
 80060a6:	685a      	ldr	r2, [r3, #4]
 80060a8:	687b      	ldr	r3, [r7, #4]
 80060aa:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80060ac:	687b      	ldr	r3, [r7, #4]
 80060ae:	697a      	ldr	r2, [r7, #20]
 80060b0:	621a      	str	r2, [r3, #32]
}
 80060b2:	bf00      	nop
 80060b4:	371c      	adds	r7, #28
 80060b6:	46bd      	mov	sp, r7
 80060b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060bc:	4770      	bx	lr
 80060be:	bf00      	nop
 80060c0:	40012c00 	.word	0x40012c00
 80060c4:	40013400 	.word	0x40013400
 80060c8:	40015000 	.word	0x40015000
 80060cc:	40014000 	.word	0x40014000
 80060d0:	40014400 	.word	0x40014400
 80060d4:	40014800 	.word	0x40014800

080060d8 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80060d8:	b480      	push	{r7}
 80060da:	b087      	sub	sp, #28
 80060dc:	af00      	add	r7, sp, #0
 80060de:	6078      	str	r0, [r7, #4]
 80060e0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80060e2:	687b      	ldr	r3, [r7, #4]
 80060e4:	6a1b      	ldr	r3, [r3, #32]
 80060e6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80060e8:	687b      	ldr	r3, [r7, #4]
 80060ea:	6a1b      	ldr	r3, [r3, #32]
 80060ec:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80060f0:	687b      	ldr	r3, [r7, #4]
 80060f2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80060f4:	687b      	ldr	r3, [r7, #4]
 80060f6:	685b      	ldr	r3, [r3, #4]
 80060f8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80060fa:	687b      	ldr	r3, [r7, #4]
 80060fc:	69db      	ldr	r3, [r3, #28]
 80060fe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8006100:	68fb      	ldr	r3, [r7, #12]
 8006102:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006106:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800610a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800610c:	68fb      	ldr	r3, [r7, #12]
 800610e:	f023 0303 	bic.w	r3, r3, #3
 8006112:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006114:	683b      	ldr	r3, [r7, #0]
 8006116:	681b      	ldr	r3, [r3, #0]
 8006118:	68fa      	ldr	r2, [r7, #12]
 800611a:	4313      	orrs	r3, r2
 800611c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800611e:	697b      	ldr	r3, [r7, #20]
 8006120:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8006124:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8006126:	683b      	ldr	r3, [r7, #0]
 8006128:	689b      	ldr	r3, [r3, #8]
 800612a:	021b      	lsls	r3, r3, #8
 800612c:	697a      	ldr	r2, [r7, #20]
 800612e:	4313      	orrs	r3, r2
 8006130:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8006132:	687b      	ldr	r3, [r7, #4]
 8006134:	4a2b      	ldr	r2, [pc, #172]	@ (80061e4 <TIM_OC3_SetConfig+0x10c>)
 8006136:	4293      	cmp	r3, r2
 8006138:	d007      	beq.n	800614a <TIM_OC3_SetConfig+0x72>
 800613a:	687b      	ldr	r3, [r7, #4]
 800613c:	4a2a      	ldr	r2, [pc, #168]	@ (80061e8 <TIM_OC3_SetConfig+0x110>)
 800613e:	4293      	cmp	r3, r2
 8006140:	d003      	beq.n	800614a <TIM_OC3_SetConfig+0x72>
 8006142:	687b      	ldr	r3, [r7, #4]
 8006144:	4a29      	ldr	r2, [pc, #164]	@ (80061ec <TIM_OC3_SetConfig+0x114>)
 8006146:	4293      	cmp	r3, r2
 8006148:	d10d      	bne.n	8006166 <TIM_OC3_SetConfig+0x8e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800614a:	697b      	ldr	r3, [r7, #20]
 800614c:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8006150:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8006152:	683b      	ldr	r3, [r7, #0]
 8006154:	68db      	ldr	r3, [r3, #12]
 8006156:	021b      	lsls	r3, r3, #8
 8006158:	697a      	ldr	r2, [r7, #20]
 800615a:	4313      	orrs	r3, r2
 800615c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800615e:	697b      	ldr	r3, [r7, #20]
 8006160:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8006164:	617b      	str	r3, [r7, #20]
  }

#if defined(TIM_CR2_OIS3)
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006166:	687b      	ldr	r3, [r7, #4]
 8006168:	4a1e      	ldr	r2, [pc, #120]	@ (80061e4 <TIM_OC3_SetConfig+0x10c>)
 800616a:	4293      	cmp	r3, r2
 800616c:	d013      	beq.n	8006196 <TIM_OC3_SetConfig+0xbe>
 800616e:	687b      	ldr	r3, [r7, #4]
 8006170:	4a1d      	ldr	r2, [pc, #116]	@ (80061e8 <TIM_OC3_SetConfig+0x110>)
 8006172:	4293      	cmp	r3, r2
 8006174:	d00f      	beq.n	8006196 <TIM_OC3_SetConfig+0xbe>
 8006176:	687b      	ldr	r3, [r7, #4]
 8006178:	4a1d      	ldr	r2, [pc, #116]	@ (80061f0 <TIM_OC3_SetConfig+0x118>)
 800617a:	4293      	cmp	r3, r2
 800617c:	d00b      	beq.n	8006196 <TIM_OC3_SetConfig+0xbe>
 800617e:	687b      	ldr	r3, [r7, #4]
 8006180:	4a1c      	ldr	r2, [pc, #112]	@ (80061f4 <TIM_OC3_SetConfig+0x11c>)
 8006182:	4293      	cmp	r3, r2
 8006184:	d007      	beq.n	8006196 <TIM_OC3_SetConfig+0xbe>
 8006186:	687b      	ldr	r3, [r7, #4]
 8006188:	4a1b      	ldr	r2, [pc, #108]	@ (80061f8 <TIM_OC3_SetConfig+0x120>)
 800618a:	4293      	cmp	r3, r2
 800618c:	d003      	beq.n	8006196 <TIM_OC3_SetConfig+0xbe>
 800618e:	687b      	ldr	r3, [r7, #4]
 8006190:	4a16      	ldr	r2, [pc, #88]	@ (80061ec <TIM_OC3_SetConfig+0x114>)
 8006192:	4293      	cmp	r3, r2
 8006194:	d113      	bne.n	80061be <TIM_OC3_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8006196:	693b      	ldr	r3, [r7, #16]
 8006198:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800619c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800619e:	693b      	ldr	r3, [r7, #16]
 80061a0:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80061a4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80061a6:	683b      	ldr	r3, [r7, #0]
 80061a8:	695b      	ldr	r3, [r3, #20]
 80061aa:	011b      	lsls	r3, r3, #4
 80061ac:	693a      	ldr	r2, [r7, #16]
 80061ae:	4313      	orrs	r3, r2
 80061b0:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80061b2:	683b      	ldr	r3, [r7, #0]
 80061b4:	699b      	ldr	r3, [r3, #24]
 80061b6:	011b      	lsls	r3, r3, #4
 80061b8:	693a      	ldr	r2, [r7, #16]
 80061ba:	4313      	orrs	r3, r2
 80061bc:	613b      	str	r3, [r7, #16]
  }
#endif /* TIM_CR2_OIS3 */

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80061be:	687b      	ldr	r3, [r7, #4]
 80061c0:	693a      	ldr	r2, [r7, #16]
 80061c2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80061c4:	687b      	ldr	r3, [r7, #4]
 80061c6:	68fa      	ldr	r2, [r7, #12]
 80061c8:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80061ca:	683b      	ldr	r3, [r7, #0]
 80061cc:	685a      	ldr	r2, [r3, #4]
 80061ce:	687b      	ldr	r3, [r7, #4]
 80061d0:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80061d2:	687b      	ldr	r3, [r7, #4]
 80061d4:	697a      	ldr	r2, [r7, #20]
 80061d6:	621a      	str	r2, [r3, #32]
}
 80061d8:	bf00      	nop
 80061da:	371c      	adds	r7, #28
 80061dc:	46bd      	mov	sp, r7
 80061de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061e2:	4770      	bx	lr
 80061e4:	40012c00 	.word	0x40012c00
 80061e8:	40013400 	.word	0x40013400
 80061ec:	40015000 	.word	0x40015000
 80061f0:	40014000 	.word	0x40014000
 80061f4:	40014400 	.word	0x40014400
 80061f8:	40014800 	.word	0x40014800

080061fc <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80061fc:	b480      	push	{r7}
 80061fe:	b087      	sub	sp, #28
 8006200:	af00      	add	r7, sp, #0
 8006202:	6078      	str	r0, [r7, #4]
 8006204:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006206:	687b      	ldr	r3, [r7, #4]
 8006208:	6a1b      	ldr	r3, [r3, #32]
 800620a:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800620c:	687b      	ldr	r3, [r7, #4]
 800620e:	6a1b      	ldr	r3, [r3, #32]
 8006210:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8006214:	687b      	ldr	r3, [r7, #4]
 8006216:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006218:	687b      	ldr	r3, [r7, #4]
 800621a:	685b      	ldr	r3, [r3, #4]
 800621c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800621e:	687b      	ldr	r3, [r7, #4]
 8006220:	69db      	ldr	r3, [r3, #28]
 8006222:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8006224:	68fb      	ldr	r3, [r7, #12]
 8006226:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800622a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800622e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8006230:	68fb      	ldr	r3, [r7, #12]
 8006232:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006236:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006238:	683b      	ldr	r3, [r7, #0]
 800623a:	681b      	ldr	r3, [r3, #0]
 800623c:	021b      	lsls	r3, r3, #8
 800623e:	68fa      	ldr	r2, [r7, #12]
 8006240:	4313      	orrs	r3, r2
 8006242:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8006244:	693b      	ldr	r3, [r7, #16]
 8006246:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800624a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800624c:	683b      	ldr	r3, [r7, #0]
 800624e:	689b      	ldr	r3, [r3, #8]
 8006250:	031b      	lsls	r3, r3, #12
 8006252:	693a      	ldr	r2, [r7, #16]
 8006254:	4313      	orrs	r3, r2
 8006256:	613b      	str	r3, [r7, #16]

#if defined(TIM_CR2_OIS4)
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006258:	687b      	ldr	r3, [r7, #4]
 800625a:	4a1a      	ldr	r2, [pc, #104]	@ (80062c4 <TIM_OC4_SetConfig+0xc8>)
 800625c:	4293      	cmp	r3, r2
 800625e:	d013      	beq.n	8006288 <TIM_OC4_SetConfig+0x8c>
 8006260:	687b      	ldr	r3, [r7, #4]
 8006262:	4a19      	ldr	r2, [pc, #100]	@ (80062c8 <TIM_OC4_SetConfig+0xcc>)
 8006264:	4293      	cmp	r3, r2
 8006266:	d00f      	beq.n	8006288 <TIM_OC4_SetConfig+0x8c>
 8006268:	687b      	ldr	r3, [r7, #4]
 800626a:	4a18      	ldr	r2, [pc, #96]	@ (80062cc <TIM_OC4_SetConfig+0xd0>)
 800626c:	4293      	cmp	r3, r2
 800626e:	d00b      	beq.n	8006288 <TIM_OC4_SetConfig+0x8c>
 8006270:	687b      	ldr	r3, [r7, #4]
 8006272:	4a17      	ldr	r2, [pc, #92]	@ (80062d0 <TIM_OC4_SetConfig+0xd4>)
 8006274:	4293      	cmp	r3, r2
 8006276:	d007      	beq.n	8006288 <TIM_OC4_SetConfig+0x8c>
 8006278:	687b      	ldr	r3, [r7, #4]
 800627a:	4a16      	ldr	r2, [pc, #88]	@ (80062d4 <TIM_OC4_SetConfig+0xd8>)
 800627c:	4293      	cmp	r3, r2
 800627e:	d003      	beq.n	8006288 <TIM_OC4_SetConfig+0x8c>
 8006280:	687b      	ldr	r3, [r7, #4]
 8006282:	4a15      	ldr	r2, [pc, #84]	@ (80062d8 <TIM_OC4_SetConfig+0xdc>)
 8006284:	4293      	cmp	r3, r2
 8006286:	d109      	bne.n	800629c <TIM_OC4_SetConfig+0xa0>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8006288:	697b      	ldr	r3, [r7, #20]
 800628a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800628e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8006290:	683b      	ldr	r3, [r7, #0]
 8006292:	695b      	ldr	r3, [r3, #20]
 8006294:	019b      	lsls	r3, r3, #6
 8006296:	697a      	ldr	r2, [r7, #20]
 8006298:	4313      	orrs	r3, r2
 800629a:	617b      	str	r3, [r7, #20]
  }
#endif /* TIM_CR2_OIS4 */

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800629c:	687b      	ldr	r3, [r7, #4]
 800629e:	697a      	ldr	r2, [r7, #20]
 80062a0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80062a2:	687b      	ldr	r3, [r7, #4]
 80062a4:	68fa      	ldr	r2, [r7, #12]
 80062a6:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80062a8:	683b      	ldr	r3, [r7, #0]
 80062aa:	685a      	ldr	r2, [r3, #4]
 80062ac:	687b      	ldr	r3, [r7, #4]
 80062ae:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80062b0:	687b      	ldr	r3, [r7, #4]
 80062b2:	693a      	ldr	r2, [r7, #16]
 80062b4:	621a      	str	r2, [r3, #32]
}
 80062b6:	bf00      	nop
 80062b8:	371c      	adds	r7, #28
 80062ba:	46bd      	mov	sp, r7
 80062bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062c0:	4770      	bx	lr
 80062c2:	bf00      	nop
 80062c4:	40012c00 	.word	0x40012c00
 80062c8:	40013400 	.word	0x40013400
 80062cc:	40014000 	.word	0x40014000
 80062d0:	40014400 	.word	0x40014400
 80062d4:	40014800 	.word	0x40014800
 80062d8:	40015000 	.word	0x40015000

080062dc <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 80062dc:	b480      	push	{r7}
 80062de:	b087      	sub	sp, #28
 80062e0:	af00      	add	r7, sp, #0
 80062e2:	6078      	str	r0, [r7, #4]
 80062e4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80062e6:	687b      	ldr	r3, [r7, #4]
 80062e8:	6a1b      	ldr	r3, [r3, #32]
 80062ea:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 80062ec:	687b      	ldr	r3, [r7, #4]
 80062ee:	6a1b      	ldr	r3, [r3, #32]
 80062f0:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 80062f4:	687b      	ldr	r3, [r7, #4]
 80062f6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80062f8:	687b      	ldr	r3, [r7, #4]
 80062fa:	685b      	ldr	r3, [r3, #4]
 80062fc:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80062fe:	687b      	ldr	r3, [r7, #4]
 8006300:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006302:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8006304:	68fb      	ldr	r3, [r7, #12]
 8006306:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800630a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800630e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006310:	683b      	ldr	r3, [r7, #0]
 8006312:	681b      	ldr	r3, [r3, #0]
 8006314:	68fa      	ldr	r2, [r7, #12]
 8006316:	4313      	orrs	r3, r2
 8006318:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800631a:	693b      	ldr	r3, [r7, #16]
 800631c:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8006320:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8006322:	683b      	ldr	r3, [r7, #0]
 8006324:	689b      	ldr	r3, [r3, #8]
 8006326:	041b      	lsls	r3, r3, #16
 8006328:	693a      	ldr	r2, [r7, #16]
 800632a:	4313      	orrs	r3, r2
 800632c:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800632e:	687b      	ldr	r3, [r7, #4]
 8006330:	4a19      	ldr	r2, [pc, #100]	@ (8006398 <TIM_OC5_SetConfig+0xbc>)
 8006332:	4293      	cmp	r3, r2
 8006334:	d013      	beq.n	800635e <TIM_OC5_SetConfig+0x82>
 8006336:	687b      	ldr	r3, [r7, #4]
 8006338:	4a18      	ldr	r2, [pc, #96]	@ (800639c <TIM_OC5_SetConfig+0xc0>)
 800633a:	4293      	cmp	r3, r2
 800633c:	d00f      	beq.n	800635e <TIM_OC5_SetConfig+0x82>
 800633e:	687b      	ldr	r3, [r7, #4]
 8006340:	4a17      	ldr	r2, [pc, #92]	@ (80063a0 <TIM_OC5_SetConfig+0xc4>)
 8006342:	4293      	cmp	r3, r2
 8006344:	d00b      	beq.n	800635e <TIM_OC5_SetConfig+0x82>
 8006346:	687b      	ldr	r3, [r7, #4]
 8006348:	4a16      	ldr	r2, [pc, #88]	@ (80063a4 <TIM_OC5_SetConfig+0xc8>)
 800634a:	4293      	cmp	r3, r2
 800634c:	d007      	beq.n	800635e <TIM_OC5_SetConfig+0x82>
 800634e:	687b      	ldr	r3, [r7, #4]
 8006350:	4a15      	ldr	r2, [pc, #84]	@ (80063a8 <TIM_OC5_SetConfig+0xcc>)
 8006352:	4293      	cmp	r3, r2
 8006354:	d003      	beq.n	800635e <TIM_OC5_SetConfig+0x82>
 8006356:	687b      	ldr	r3, [r7, #4]
 8006358:	4a14      	ldr	r2, [pc, #80]	@ (80063ac <TIM_OC5_SetConfig+0xd0>)
 800635a:	4293      	cmp	r3, r2
 800635c:	d109      	bne.n	8006372 <TIM_OC5_SetConfig+0x96>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800635e:	697b      	ldr	r3, [r7, #20]
 8006360:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006364:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8006366:	683b      	ldr	r3, [r7, #0]
 8006368:	695b      	ldr	r3, [r3, #20]
 800636a:	021b      	lsls	r3, r3, #8
 800636c:	697a      	ldr	r2, [r7, #20]
 800636e:	4313      	orrs	r3, r2
 8006370:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006372:	687b      	ldr	r3, [r7, #4]
 8006374:	697a      	ldr	r2, [r7, #20]
 8006376:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8006378:	687b      	ldr	r3, [r7, #4]
 800637a:	68fa      	ldr	r2, [r7, #12]
 800637c:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800637e:	683b      	ldr	r3, [r7, #0]
 8006380:	685a      	ldr	r2, [r3, #4]
 8006382:	687b      	ldr	r3, [r7, #4]
 8006384:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006386:	687b      	ldr	r3, [r7, #4]
 8006388:	693a      	ldr	r2, [r7, #16]
 800638a:	621a      	str	r2, [r3, #32]
}
 800638c:	bf00      	nop
 800638e:	371c      	adds	r7, #28
 8006390:	46bd      	mov	sp, r7
 8006392:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006396:	4770      	bx	lr
 8006398:	40012c00 	.word	0x40012c00
 800639c:	40013400 	.word	0x40013400
 80063a0:	40014000 	.word	0x40014000
 80063a4:	40014400 	.word	0x40014400
 80063a8:	40014800 	.word	0x40014800
 80063ac:	40015000 	.word	0x40015000

080063b0 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 80063b0:	b480      	push	{r7}
 80063b2:	b087      	sub	sp, #28
 80063b4:	af00      	add	r7, sp, #0
 80063b6:	6078      	str	r0, [r7, #4]
 80063b8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80063ba:	687b      	ldr	r3, [r7, #4]
 80063bc:	6a1b      	ldr	r3, [r3, #32]
 80063be:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 80063c0:	687b      	ldr	r3, [r7, #4]
 80063c2:	6a1b      	ldr	r3, [r3, #32]
 80063c4:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 80063c8:	687b      	ldr	r3, [r7, #4]
 80063ca:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80063cc:	687b      	ldr	r3, [r7, #4]
 80063ce:	685b      	ldr	r3, [r3, #4]
 80063d0:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80063d2:	687b      	ldr	r3, [r7, #4]
 80063d4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80063d6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 80063d8:	68fb      	ldr	r3, [r7, #12]
 80063da:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80063de:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80063e2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80063e4:	683b      	ldr	r3, [r7, #0]
 80063e6:	681b      	ldr	r3, [r3, #0]
 80063e8:	021b      	lsls	r3, r3, #8
 80063ea:	68fa      	ldr	r2, [r7, #12]
 80063ec:	4313      	orrs	r3, r2
 80063ee:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 80063f0:	693b      	ldr	r3, [r7, #16]
 80063f2:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 80063f6:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 80063f8:	683b      	ldr	r3, [r7, #0]
 80063fa:	689b      	ldr	r3, [r3, #8]
 80063fc:	051b      	lsls	r3, r3, #20
 80063fe:	693a      	ldr	r2, [r7, #16]
 8006400:	4313      	orrs	r3, r2
 8006402:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006404:	687b      	ldr	r3, [r7, #4]
 8006406:	4a1a      	ldr	r2, [pc, #104]	@ (8006470 <TIM_OC6_SetConfig+0xc0>)
 8006408:	4293      	cmp	r3, r2
 800640a:	d013      	beq.n	8006434 <TIM_OC6_SetConfig+0x84>
 800640c:	687b      	ldr	r3, [r7, #4]
 800640e:	4a19      	ldr	r2, [pc, #100]	@ (8006474 <TIM_OC6_SetConfig+0xc4>)
 8006410:	4293      	cmp	r3, r2
 8006412:	d00f      	beq.n	8006434 <TIM_OC6_SetConfig+0x84>
 8006414:	687b      	ldr	r3, [r7, #4]
 8006416:	4a18      	ldr	r2, [pc, #96]	@ (8006478 <TIM_OC6_SetConfig+0xc8>)
 8006418:	4293      	cmp	r3, r2
 800641a:	d00b      	beq.n	8006434 <TIM_OC6_SetConfig+0x84>
 800641c:	687b      	ldr	r3, [r7, #4]
 800641e:	4a17      	ldr	r2, [pc, #92]	@ (800647c <TIM_OC6_SetConfig+0xcc>)
 8006420:	4293      	cmp	r3, r2
 8006422:	d007      	beq.n	8006434 <TIM_OC6_SetConfig+0x84>
 8006424:	687b      	ldr	r3, [r7, #4]
 8006426:	4a16      	ldr	r2, [pc, #88]	@ (8006480 <TIM_OC6_SetConfig+0xd0>)
 8006428:	4293      	cmp	r3, r2
 800642a:	d003      	beq.n	8006434 <TIM_OC6_SetConfig+0x84>
 800642c:	687b      	ldr	r3, [r7, #4]
 800642e:	4a15      	ldr	r2, [pc, #84]	@ (8006484 <TIM_OC6_SetConfig+0xd4>)
 8006430:	4293      	cmp	r3, r2
 8006432:	d109      	bne.n	8006448 <TIM_OC6_SetConfig+0x98>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8006434:	697b      	ldr	r3, [r7, #20]
 8006436:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800643a:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 800643c:	683b      	ldr	r3, [r7, #0]
 800643e:	695b      	ldr	r3, [r3, #20]
 8006440:	029b      	lsls	r3, r3, #10
 8006442:	697a      	ldr	r2, [r7, #20]
 8006444:	4313      	orrs	r3, r2
 8006446:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006448:	687b      	ldr	r3, [r7, #4]
 800644a:	697a      	ldr	r2, [r7, #20]
 800644c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800644e:	687b      	ldr	r3, [r7, #4]
 8006450:	68fa      	ldr	r2, [r7, #12]
 8006452:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8006454:	683b      	ldr	r3, [r7, #0]
 8006456:	685a      	ldr	r2, [r3, #4]
 8006458:	687b      	ldr	r3, [r7, #4]
 800645a:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800645c:	687b      	ldr	r3, [r7, #4]
 800645e:	693a      	ldr	r2, [r7, #16]
 8006460:	621a      	str	r2, [r3, #32]
}
 8006462:	bf00      	nop
 8006464:	371c      	adds	r7, #28
 8006466:	46bd      	mov	sp, r7
 8006468:	f85d 7b04 	ldr.w	r7, [sp], #4
 800646c:	4770      	bx	lr
 800646e:	bf00      	nop
 8006470:	40012c00 	.word	0x40012c00
 8006474:	40013400 	.word	0x40013400
 8006478:	40014000 	.word	0x40014000
 800647c:	40014400 	.word	0x40014400
 8006480:	40014800 	.word	0x40014800
 8006484:	40015000 	.word	0x40015000

08006488 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8006488:	b480      	push	{r7}
 800648a:	b087      	sub	sp, #28
 800648c:	af00      	add	r7, sp, #0
 800648e:	60f8      	str	r0, [r7, #12]
 8006490:	60b9      	str	r1, [r7, #8]
 8006492:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8006494:	68bb      	ldr	r3, [r7, #8]
 8006496:	f003 031f 	and.w	r3, r3, #31
 800649a:	2201      	movs	r2, #1
 800649c:	fa02 f303 	lsl.w	r3, r2, r3
 80064a0:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80064a2:	68fb      	ldr	r3, [r7, #12]
 80064a4:	6a1a      	ldr	r2, [r3, #32]
 80064a6:	697b      	ldr	r3, [r7, #20]
 80064a8:	43db      	mvns	r3, r3
 80064aa:	401a      	ands	r2, r3
 80064ac:	68fb      	ldr	r3, [r7, #12]
 80064ae:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80064b0:	68fb      	ldr	r3, [r7, #12]
 80064b2:	6a1a      	ldr	r2, [r3, #32]
 80064b4:	68bb      	ldr	r3, [r7, #8]
 80064b6:	f003 031f 	and.w	r3, r3, #31
 80064ba:	6879      	ldr	r1, [r7, #4]
 80064bc:	fa01 f303 	lsl.w	r3, r1, r3
 80064c0:	431a      	orrs	r2, r3
 80064c2:	68fb      	ldr	r3, [r7, #12]
 80064c4:	621a      	str	r2, [r3, #32]
}
 80064c6:	bf00      	nop
 80064c8:	371c      	adds	r7, #28
 80064ca:	46bd      	mov	sp, r7
 80064cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064d0:	4770      	bx	lr
	...

080064d4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80064d4:	b480      	push	{r7}
 80064d6:	b085      	sub	sp, #20
 80064d8:	af00      	add	r7, sp, #0
 80064da:	6078      	str	r0, [r7, #4]
 80064dc:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80064de:	687b      	ldr	r3, [r7, #4]
 80064e0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80064e4:	2b01      	cmp	r3, #1
 80064e6:	d101      	bne.n	80064ec <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80064e8:	2302      	movs	r3, #2
 80064ea:	e06d      	b.n	80065c8 <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 80064ec:	687b      	ldr	r3, [r7, #4]
 80064ee:	2201      	movs	r2, #1
 80064f0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80064f4:	687b      	ldr	r3, [r7, #4]
 80064f6:	2202      	movs	r2, #2
 80064f8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80064fc:	687b      	ldr	r3, [r7, #4]
 80064fe:	681b      	ldr	r3, [r3, #0]
 8006500:	685b      	ldr	r3, [r3, #4]
 8006502:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006504:	687b      	ldr	r3, [r7, #4]
 8006506:	681b      	ldr	r3, [r3, #0]
 8006508:	689b      	ldr	r3, [r3, #8]
 800650a:	60bb      	str	r3, [r7, #8]

#if defined(TIM_CR2_MMS2)
  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800650c:	687b      	ldr	r3, [r7, #4]
 800650e:	681b      	ldr	r3, [r3, #0]
 8006510:	4a30      	ldr	r2, [pc, #192]	@ (80065d4 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8006512:	4293      	cmp	r3, r2
 8006514:	d009      	beq.n	800652a <HAL_TIMEx_MasterConfigSynchronization+0x56>
 8006516:	687b      	ldr	r3, [r7, #4]
 8006518:	681b      	ldr	r3, [r3, #0]
 800651a:	4a2f      	ldr	r2, [pc, #188]	@ (80065d8 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800651c:	4293      	cmp	r3, r2
 800651e:	d004      	beq.n	800652a <HAL_TIMEx_MasterConfigSynchronization+0x56>
 8006520:	687b      	ldr	r3, [r7, #4]
 8006522:	681b      	ldr	r3, [r3, #0]
 8006524:	4a2d      	ldr	r2, [pc, #180]	@ (80065dc <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8006526:	4293      	cmp	r3, r2
 8006528:	d108      	bne.n	800653c <HAL_TIMEx_MasterConfigSynchronization+0x68>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800652a:	68fb      	ldr	r3, [r7, #12]
 800652c:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8006530:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8006532:	683b      	ldr	r3, [r7, #0]
 8006534:	685b      	ldr	r3, [r3, #4]
 8006536:	68fa      	ldr	r2, [r7, #12]
 8006538:	4313      	orrs	r3, r2
 800653a:	60fb      	str	r3, [r7, #12]
  }
#endif /* TIM_CR2_MMS2 */

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800653c:	68fb      	ldr	r3, [r7, #12]
 800653e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006542:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006544:	683b      	ldr	r3, [r7, #0]
 8006546:	681b      	ldr	r3, [r3, #0]
 8006548:	68fa      	ldr	r2, [r7, #12]
 800654a:	4313      	orrs	r3, r2
 800654c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800654e:	687b      	ldr	r3, [r7, #4]
 8006550:	681b      	ldr	r3, [r3, #0]
 8006552:	68fa      	ldr	r2, [r7, #12]
 8006554:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006556:	687b      	ldr	r3, [r7, #4]
 8006558:	681b      	ldr	r3, [r3, #0]
 800655a:	4a1e      	ldr	r2, [pc, #120]	@ (80065d4 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800655c:	4293      	cmp	r3, r2
 800655e:	d01d      	beq.n	800659c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8006560:	687b      	ldr	r3, [r7, #4]
 8006562:	681b      	ldr	r3, [r3, #0]
 8006564:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006568:	d018      	beq.n	800659c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800656a:	687b      	ldr	r3, [r7, #4]
 800656c:	681b      	ldr	r3, [r3, #0]
 800656e:	4a1c      	ldr	r2, [pc, #112]	@ (80065e0 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8006570:	4293      	cmp	r3, r2
 8006572:	d013      	beq.n	800659c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8006574:	687b      	ldr	r3, [r7, #4]
 8006576:	681b      	ldr	r3, [r3, #0]
 8006578:	4a1a      	ldr	r2, [pc, #104]	@ (80065e4 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 800657a:	4293      	cmp	r3, r2
 800657c:	d00e      	beq.n	800659c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800657e:	687b      	ldr	r3, [r7, #4]
 8006580:	681b      	ldr	r3, [r3, #0]
 8006582:	4a15      	ldr	r2, [pc, #84]	@ (80065d8 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8006584:	4293      	cmp	r3, r2
 8006586:	d009      	beq.n	800659c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8006588:	687b      	ldr	r3, [r7, #4]
 800658a:	681b      	ldr	r3, [r3, #0]
 800658c:	4a16      	ldr	r2, [pc, #88]	@ (80065e8 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800658e:	4293      	cmp	r3, r2
 8006590:	d004      	beq.n	800659c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8006592:	687b      	ldr	r3, [r7, #4]
 8006594:	681b      	ldr	r3, [r3, #0]
 8006596:	4a11      	ldr	r2, [pc, #68]	@ (80065dc <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8006598:	4293      	cmp	r3, r2
 800659a:	d10c      	bne.n	80065b6 <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800659c:	68bb      	ldr	r3, [r7, #8]
 800659e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80065a2:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80065a4:	683b      	ldr	r3, [r7, #0]
 80065a6:	689b      	ldr	r3, [r3, #8]
 80065a8:	68ba      	ldr	r2, [r7, #8]
 80065aa:	4313      	orrs	r3, r2
 80065ac:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80065ae:	687b      	ldr	r3, [r7, #4]
 80065b0:	681b      	ldr	r3, [r3, #0]
 80065b2:	68ba      	ldr	r2, [r7, #8]
 80065b4:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80065b6:	687b      	ldr	r3, [r7, #4]
 80065b8:	2201      	movs	r2, #1
 80065ba:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80065be:	687b      	ldr	r3, [r7, #4]
 80065c0:	2200      	movs	r2, #0
 80065c2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80065c6:	2300      	movs	r3, #0
}
 80065c8:	4618      	mov	r0, r3
 80065ca:	3714      	adds	r7, #20
 80065cc:	46bd      	mov	sp, r7
 80065ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065d2:	4770      	bx	lr
 80065d4:	40012c00 	.word	0x40012c00
 80065d8:	40013400 	.word	0x40013400
 80065dc:	40015000 	.word	0x40015000
 80065e0:	40000400 	.word	0x40000400
 80065e4:	40000800 	.word	0x40000800
 80065e8:	40014000 	.word	0x40014000

080065ec <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 80065ec:	b480      	push	{r7}
 80065ee:	b085      	sub	sp, #20
 80065f0:	af00      	add	r7, sp, #0
 80065f2:	6078      	str	r0, [r7, #4]
 80065f4:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 80065f6:	2300      	movs	r3, #0
 80065f8:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
#endif /* TIM_BDTR_BKF */
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 80065fa:	687b      	ldr	r3, [r7, #4]
 80065fc:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006600:	2b01      	cmp	r3, #1
 8006602:	d101      	bne.n	8006608 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8006604:	2302      	movs	r3, #2
 8006606:	e06a      	b.n	80066de <HAL_TIMEx_ConfigBreakDeadTime+0xf2>
 8006608:	687b      	ldr	r3, [r7, #4]
 800660a:	2201      	movs	r2, #1
 800660c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8006610:	68fb      	ldr	r3, [r7, #12]
 8006612:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 8006616:	683b      	ldr	r3, [r7, #0]
 8006618:	68db      	ldr	r3, [r3, #12]
 800661a:	4313      	orrs	r3, r2
 800661c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800661e:	68fb      	ldr	r3, [r7, #12]
 8006620:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8006624:	683b      	ldr	r3, [r7, #0]
 8006626:	689b      	ldr	r3, [r3, #8]
 8006628:	4313      	orrs	r3, r2
 800662a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800662c:	68fb      	ldr	r3, [r7, #12]
 800662e:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 8006632:	683b      	ldr	r3, [r7, #0]
 8006634:	685b      	ldr	r3, [r3, #4]
 8006636:	4313      	orrs	r3, r2
 8006638:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800663a:	68fb      	ldr	r3, [r7, #12]
 800663c:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8006640:	683b      	ldr	r3, [r7, #0]
 8006642:	681b      	ldr	r3, [r3, #0]
 8006644:	4313      	orrs	r3, r2
 8006646:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8006648:	68fb      	ldr	r3, [r7, #12]
 800664a:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800664e:	683b      	ldr	r3, [r7, #0]
 8006650:	691b      	ldr	r3, [r3, #16]
 8006652:	4313      	orrs	r3, r2
 8006654:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8006656:	68fb      	ldr	r3, [r7, #12]
 8006658:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 800665c:	683b      	ldr	r3, [r7, #0]
 800665e:	695b      	ldr	r3, [r3, #20]
 8006660:	4313      	orrs	r3, r2
 8006662:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8006664:	68fb      	ldr	r3, [r7, #12]
 8006666:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 800666a:	683b      	ldr	r3, [r7, #0]
 800666c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800666e:	4313      	orrs	r3, r2
 8006670:	60fb      	str	r3, [r7, #12]
#if defined(TIM_BDTR_BKF)
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 8006672:	68fb      	ldr	r3, [r7, #12]
 8006674:	f423 2270 	bic.w	r2, r3, #983040	@ 0xf0000
 8006678:	683b      	ldr	r3, [r7, #0]
 800667a:	699b      	ldr	r3, [r3, #24]
 800667c:	041b      	lsls	r3, r3, #16
 800667e:	4313      	orrs	r3, r2
 8006680:	60fb      	str	r3, [r7, #12]
#endif /* TIM_BDTR_BKF */

#if defined(TIM_BDTR_BK2E)
  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 8006682:	687b      	ldr	r3, [r7, #4]
 8006684:	681b      	ldr	r3, [r3, #0]
 8006686:	4a19      	ldr	r2, [pc, #100]	@ (80066ec <HAL_TIMEx_ConfigBreakDeadTime+0x100>)
 8006688:	4293      	cmp	r3, r2
 800668a:	d009      	beq.n	80066a0 <HAL_TIMEx_ConfigBreakDeadTime+0xb4>
 800668c:	687b      	ldr	r3, [r7, #4]
 800668e:	681b      	ldr	r3, [r3, #0]
 8006690:	4a17      	ldr	r2, [pc, #92]	@ (80066f0 <HAL_TIMEx_ConfigBreakDeadTime+0x104>)
 8006692:	4293      	cmp	r3, r2
 8006694:	d004      	beq.n	80066a0 <HAL_TIMEx_ConfigBreakDeadTime+0xb4>
 8006696:	687b      	ldr	r3, [r7, #4]
 8006698:	681b      	ldr	r3, [r3, #0]
 800669a:	4a16      	ldr	r2, [pc, #88]	@ (80066f4 <HAL_TIMEx_ConfigBreakDeadTime+0x108>)
 800669c:	4293      	cmp	r3, r2
 800669e:	d115      	bne.n	80066cc <HAL_TIMEx_ConfigBreakDeadTime+0xe0>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 80066a0:	68fb      	ldr	r3, [r7, #12]
 80066a2:	f423 0270 	bic.w	r2, r3, #15728640	@ 0xf00000
 80066a6:	683b      	ldr	r3, [r7, #0]
 80066a8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80066aa:	051b      	lsls	r3, r3, #20
 80066ac:	4313      	orrs	r3, r2
 80066ae:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 80066b0:	68fb      	ldr	r3, [r7, #12]
 80066b2:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 80066b6:	683b      	ldr	r3, [r7, #0]
 80066b8:	69db      	ldr	r3, [r3, #28]
 80066ba:	4313      	orrs	r3, r2
 80066bc:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 80066be:	68fb      	ldr	r3, [r7, #12]
 80066c0:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 80066c4:	683b      	ldr	r3, [r7, #0]
 80066c6:	6a1b      	ldr	r3, [r3, #32]
 80066c8:	4313      	orrs	r3, r2
 80066ca:	60fb      	str	r3, [r7, #12]
  }
#endif /* TIM_BDTR_BK2E */

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 80066cc:	687b      	ldr	r3, [r7, #4]
 80066ce:	681b      	ldr	r3, [r3, #0]
 80066d0:	68fa      	ldr	r2, [r7, #12]
 80066d2:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 80066d4:	687b      	ldr	r3, [r7, #4]
 80066d6:	2200      	movs	r2, #0
 80066d8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80066dc:	2300      	movs	r3, #0
}
 80066de:	4618      	mov	r0, r3
 80066e0:	3714      	adds	r7, #20
 80066e2:	46bd      	mov	sp, r7
 80066e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066e8:	4770      	bx	lr
 80066ea:	bf00      	nop
 80066ec:	40012c00 	.word	0x40012c00
 80066f0:	40013400 	.word	0x40013400
 80066f4:	40015000 	.word	0x40015000

080066f8 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80066f8:	b580      	push	{r7, lr}
 80066fa:	b082      	sub	sp, #8
 80066fc:	af00      	add	r7, sp, #0
 80066fe:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006700:	687b      	ldr	r3, [r7, #4]
 8006702:	2b00      	cmp	r3, #0
 8006704:	d101      	bne.n	800670a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006706:	2301      	movs	r3, #1
 8006708:	e040      	b.n	800678c <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800670a:	687b      	ldr	r3, [r7, #4]
 800670c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800670e:	2b00      	cmp	r3, #0
 8006710:	d106      	bne.n	8006720 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006712:	687b      	ldr	r3, [r7, #4]
 8006714:	2200      	movs	r2, #0
 8006716:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800671a:	6878      	ldr	r0, [r7, #4]
 800671c:	f7fb fa9e 	bl	8001c5c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006720:	687b      	ldr	r3, [r7, #4]
 8006722:	2224      	movs	r2, #36	@ 0x24
 8006724:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8006726:	687b      	ldr	r3, [r7, #4]
 8006728:	681b      	ldr	r3, [r3, #0]
 800672a:	681a      	ldr	r2, [r3, #0]
 800672c:	687b      	ldr	r3, [r7, #4]
 800672e:	681b      	ldr	r3, [r3, #0]
 8006730:	f022 0201 	bic.w	r2, r2, #1
 8006734:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8006736:	687b      	ldr	r3, [r7, #4]
 8006738:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800673a:	2b00      	cmp	r3, #0
 800673c:	d002      	beq.n	8006744 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 800673e:	6878      	ldr	r0, [r7, #4]
 8006740:	f000 f9fc 	bl	8006b3c <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8006744:	6878      	ldr	r0, [r7, #4]
 8006746:	f000 f825 	bl	8006794 <UART_SetConfig>
 800674a:	4603      	mov	r3, r0
 800674c:	2b01      	cmp	r3, #1
 800674e:	d101      	bne.n	8006754 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8006750:	2301      	movs	r3, #1
 8006752:	e01b      	b.n	800678c <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006754:	687b      	ldr	r3, [r7, #4]
 8006756:	681b      	ldr	r3, [r3, #0]
 8006758:	685a      	ldr	r2, [r3, #4]
 800675a:	687b      	ldr	r3, [r7, #4]
 800675c:	681b      	ldr	r3, [r3, #0]
 800675e:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8006762:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006764:	687b      	ldr	r3, [r7, #4]
 8006766:	681b      	ldr	r3, [r3, #0]
 8006768:	689a      	ldr	r2, [r3, #8]
 800676a:	687b      	ldr	r3, [r7, #4]
 800676c:	681b      	ldr	r3, [r3, #0]
 800676e:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8006772:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8006774:	687b      	ldr	r3, [r7, #4]
 8006776:	681b      	ldr	r3, [r3, #0]
 8006778:	681a      	ldr	r2, [r3, #0]
 800677a:	687b      	ldr	r3, [r7, #4]
 800677c:	681b      	ldr	r3, [r3, #0]
 800677e:	f042 0201 	orr.w	r2, r2, #1
 8006782:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8006784:	6878      	ldr	r0, [r7, #4]
 8006786:	f000 fa7b 	bl	8006c80 <UART_CheckIdleState>
 800678a:	4603      	mov	r3, r0
}
 800678c:	4618      	mov	r0, r3
 800678e:	3708      	adds	r7, #8
 8006790:	46bd      	mov	sp, r7
 8006792:	bd80      	pop	{r7, pc}

08006794 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006794:	b580      	push	{r7, lr}
 8006796:	b088      	sub	sp, #32
 8006798:	af00      	add	r7, sp, #0
 800679a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800679c:	2300      	movs	r3, #0
 800679e:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80067a0:	687b      	ldr	r3, [r7, #4]
 80067a2:	689a      	ldr	r2, [r3, #8]
 80067a4:	687b      	ldr	r3, [r7, #4]
 80067a6:	691b      	ldr	r3, [r3, #16]
 80067a8:	431a      	orrs	r2, r3
 80067aa:	687b      	ldr	r3, [r7, #4]
 80067ac:	695b      	ldr	r3, [r3, #20]
 80067ae:	431a      	orrs	r2, r3
 80067b0:	687b      	ldr	r3, [r7, #4]
 80067b2:	69db      	ldr	r3, [r3, #28]
 80067b4:	4313      	orrs	r3, r2
 80067b6:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80067b8:	687b      	ldr	r3, [r7, #4]
 80067ba:	681b      	ldr	r3, [r3, #0]
 80067bc:	681a      	ldr	r2, [r3, #0]
 80067be:	4b92      	ldr	r3, [pc, #584]	@ (8006a08 <UART_SetConfig+0x274>)
 80067c0:	4013      	ands	r3, r2
 80067c2:	687a      	ldr	r2, [r7, #4]
 80067c4:	6812      	ldr	r2, [r2, #0]
 80067c6:	6979      	ldr	r1, [r7, #20]
 80067c8:	430b      	orrs	r3, r1
 80067ca:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80067cc:	687b      	ldr	r3, [r7, #4]
 80067ce:	681b      	ldr	r3, [r3, #0]
 80067d0:	685b      	ldr	r3, [r3, #4]
 80067d2:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80067d6:	687b      	ldr	r3, [r7, #4]
 80067d8:	68da      	ldr	r2, [r3, #12]
 80067da:	687b      	ldr	r3, [r7, #4]
 80067dc:	681b      	ldr	r3, [r3, #0]
 80067de:	430a      	orrs	r2, r1
 80067e0:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80067e2:	687b      	ldr	r3, [r7, #4]
 80067e4:	699b      	ldr	r3, [r3, #24]
 80067e6:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 80067e8:	687b      	ldr	r3, [r7, #4]
 80067ea:	6a1b      	ldr	r3, [r3, #32]
 80067ec:	697a      	ldr	r2, [r7, #20]
 80067ee:	4313      	orrs	r3, r2
 80067f0:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80067f2:	687b      	ldr	r3, [r7, #4]
 80067f4:	681b      	ldr	r3, [r3, #0]
 80067f6:	689b      	ldr	r3, [r3, #8]
 80067f8:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 80067fc:	687b      	ldr	r3, [r7, #4]
 80067fe:	681b      	ldr	r3, [r3, #0]
 8006800:	697a      	ldr	r2, [r7, #20]
 8006802:	430a      	orrs	r2, r1
 8006804:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8006806:	687b      	ldr	r3, [r7, #4]
 8006808:	681b      	ldr	r3, [r3, #0]
 800680a:	4a80      	ldr	r2, [pc, #512]	@ (8006a0c <UART_SetConfig+0x278>)
 800680c:	4293      	cmp	r3, r2
 800680e:	d120      	bne.n	8006852 <UART_SetConfig+0xbe>
 8006810:	4b7f      	ldr	r3, [pc, #508]	@ (8006a10 <UART_SetConfig+0x27c>)
 8006812:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006814:	f003 0303 	and.w	r3, r3, #3
 8006818:	2b03      	cmp	r3, #3
 800681a:	d817      	bhi.n	800684c <UART_SetConfig+0xb8>
 800681c:	a201      	add	r2, pc, #4	@ (adr r2, 8006824 <UART_SetConfig+0x90>)
 800681e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006822:	bf00      	nop
 8006824:	08006835 	.word	0x08006835
 8006828:	08006841 	.word	0x08006841
 800682c:	08006847 	.word	0x08006847
 8006830:	0800683b 	.word	0x0800683b
 8006834:	2301      	movs	r3, #1
 8006836:	77fb      	strb	r3, [r7, #31]
 8006838:	e0b5      	b.n	80069a6 <UART_SetConfig+0x212>
 800683a:	2302      	movs	r3, #2
 800683c:	77fb      	strb	r3, [r7, #31]
 800683e:	e0b2      	b.n	80069a6 <UART_SetConfig+0x212>
 8006840:	2304      	movs	r3, #4
 8006842:	77fb      	strb	r3, [r7, #31]
 8006844:	e0af      	b.n	80069a6 <UART_SetConfig+0x212>
 8006846:	2308      	movs	r3, #8
 8006848:	77fb      	strb	r3, [r7, #31]
 800684a:	e0ac      	b.n	80069a6 <UART_SetConfig+0x212>
 800684c:	2310      	movs	r3, #16
 800684e:	77fb      	strb	r3, [r7, #31]
 8006850:	e0a9      	b.n	80069a6 <UART_SetConfig+0x212>
 8006852:	687b      	ldr	r3, [r7, #4]
 8006854:	681b      	ldr	r3, [r3, #0]
 8006856:	4a6f      	ldr	r2, [pc, #444]	@ (8006a14 <UART_SetConfig+0x280>)
 8006858:	4293      	cmp	r3, r2
 800685a:	d124      	bne.n	80068a6 <UART_SetConfig+0x112>
 800685c:	4b6c      	ldr	r3, [pc, #432]	@ (8006a10 <UART_SetConfig+0x27c>)
 800685e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006860:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8006864:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8006868:	d011      	beq.n	800688e <UART_SetConfig+0xfa>
 800686a:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800686e:	d817      	bhi.n	80068a0 <UART_SetConfig+0x10c>
 8006870:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006874:	d011      	beq.n	800689a <UART_SetConfig+0x106>
 8006876:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800687a:	d811      	bhi.n	80068a0 <UART_SetConfig+0x10c>
 800687c:	2b00      	cmp	r3, #0
 800687e:	d003      	beq.n	8006888 <UART_SetConfig+0xf4>
 8006880:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006884:	d006      	beq.n	8006894 <UART_SetConfig+0x100>
 8006886:	e00b      	b.n	80068a0 <UART_SetConfig+0x10c>
 8006888:	2300      	movs	r3, #0
 800688a:	77fb      	strb	r3, [r7, #31]
 800688c:	e08b      	b.n	80069a6 <UART_SetConfig+0x212>
 800688e:	2302      	movs	r3, #2
 8006890:	77fb      	strb	r3, [r7, #31]
 8006892:	e088      	b.n	80069a6 <UART_SetConfig+0x212>
 8006894:	2304      	movs	r3, #4
 8006896:	77fb      	strb	r3, [r7, #31]
 8006898:	e085      	b.n	80069a6 <UART_SetConfig+0x212>
 800689a:	2308      	movs	r3, #8
 800689c:	77fb      	strb	r3, [r7, #31]
 800689e:	e082      	b.n	80069a6 <UART_SetConfig+0x212>
 80068a0:	2310      	movs	r3, #16
 80068a2:	77fb      	strb	r3, [r7, #31]
 80068a4:	e07f      	b.n	80069a6 <UART_SetConfig+0x212>
 80068a6:	687b      	ldr	r3, [r7, #4]
 80068a8:	681b      	ldr	r3, [r3, #0]
 80068aa:	4a5b      	ldr	r2, [pc, #364]	@ (8006a18 <UART_SetConfig+0x284>)
 80068ac:	4293      	cmp	r3, r2
 80068ae:	d124      	bne.n	80068fa <UART_SetConfig+0x166>
 80068b0:	4b57      	ldr	r3, [pc, #348]	@ (8006a10 <UART_SetConfig+0x27c>)
 80068b2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80068b4:	f403 2340 	and.w	r3, r3, #786432	@ 0xc0000
 80068b8:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 80068bc:	d011      	beq.n	80068e2 <UART_SetConfig+0x14e>
 80068be:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 80068c2:	d817      	bhi.n	80068f4 <UART_SetConfig+0x160>
 80068c4:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 80068c8:	d011      	beq.n	80068ee <UART_SetConfig+0x15a>
 80068ca:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 80068ce:	d811      	bhi.n	80068f4 <UART_SetConfig+0x160>
 80068d0:	2b00      	cmp	r3, #0
 80068d2:	d003      	beq.n	80068dc <UART_SetConfig+0x148>
 80068d4:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80068d8:	d006      	beq.n	80068e8 <UART_SetConfig+0x154>
 80068da:	e00b      	b.n	80068f4 <UART_SetConfig+0x160>
 80068dc:	2300      	movs	r3, #0
 80068de:	77fb      	strb	r3, [r7, #31]
 80068e0:	e061      	b.n	80069a6 <UART_SetConfig+0x212>
 80068e2:	2302      	movs	r3, #2
 80068e4:	77fb      	strb	r3, [r7, #31]
 80068e6:	e05e      	b.n	80069a6 <UART_SetConfig+0x212>
 80068e8:	2304      	movs	r3, #4
 80068ea:	77fb      	strb	r3, [r7, #31]
 80068ec:	e05b      	b.n	80069a6 <UART_SetConfig+0x212>
 80068ee:	2308      	movs	r3, #8
 80068f0:	77fb      	strb	r3, [r7, #31]
 80068f2:	e058      	b.n	80069a6 <UART_SetConfig+0x212>
 80068f4:	2310      	movs	r3, #16
 80068f6:	77fb      	strb	r3, [r7, #31]
 80068f8:	e055      	b.n	80069a6 <UART_SetConfig+0x212>
 80068fa:	687b      	ldr	r3, [r7, #4]
 80068fc:	681b      	ldr	r3, [r3, #0]
 80068fe:	4a47      	ldr	r2, [pc, #284]	@ (8006a1c <UART_SetConfig+0x288>)
 8006900:	4293      	cmp	r3, r2
 8006902:	d124      	bne.n	800694e <UART_SetConfig+0x1ba>
 8006904:	4b42      	ldr	r3, [pc, #264]	@ (8006a10 <UART_SetConfig+0x27c>)
 8006906:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006908:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
 800690c:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8006910:	d011      	beq.n	8006936 <UART_SetConfig+0x1a2>
 8006912:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8006916:	d817      	bhi.n	8006948 <UART_SetConfig+0x1b4>
 8006918:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800691c:	d011      	beq.n	8006942 <UART_SetConfig+0x1ae>
 800691e:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8006922:	d811      	bhi.n	8006948 <UART_SetConfig+0x1b4>
 8006924:	2b00      	cmp	r3, #0
 8006926:	d003      	beq.n	8006930 <UART_SetConfig+0x19c>
 8006928:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800692c:	d006      	beq.n	800693c <UART_SetConfig+0x1a8>
 800692e:	e00b      	b.n	8006948 <UART_SetConfig+0x1b4>
 8006930:	2300      	movs	r3, #0
 8006932:	77fb      	strb	r3, [r7, #31]
 8006934:	e037      	b.n	80069a6 <UART_SetConfig+0x212>
 8006936:	2302      	movs	r3, #2
 8006938:	77fb      	strb	r3, [r7, #31]
 800693a:	e034      	b.n	80069a6 <UART_SetConfig+0x212>
 800693c:	2304      	movs	r3, #4
 800693e:	77fb      	strb	r3, [r7, #31]
 8006940:	e031      	b.n	80069a6 <UART_SetConfig+0x212>
 8006942:	2308      	movs	r3, #8
 8006944:	77fb      	strb	r3, [r7, #31]
 8006946:	e02e      	b.n	80069a6 <UART_SetConfig+0x212>
 8006948:	2310      	movs	r3, #16
 800694a:	77fb      	strb	r3, [r7, #31]
 800694c:	e02b      	b.n	80069a6 <UART_SetConfig+0x212>
 800694e:	687b      	ldr	r3, [r7, #4]
 8006950:	681b      	ldr	r3, [r3, #0]
 8006952:	4a33      	ldr	r2, [pc, #204]	@ (8006a20 <UART_SetConfig+0x28c>)
 8006954:	4293      	cmp	r3, r2
 8006956:	d124      	bne.n	80069a2 <UART_SetConfig+0x20e>
 8006958:	4b2d      	ldr	r3, [pc, #180]	@ (8006a10 <UART_SetConfig+0x27c>)
 800695a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800695c:	f403 0340 	and.w	r3, r3, #12582912	@ 0xc00000
 8006960:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8006964:	d011      	beq.n	800698a <UART_SetConfig+0x1f6>
 8006966:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 800696a:	d817      	bhi.n	800699c <UART_SetConfig+0x208>
 800696c:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8006970:	d011      	beq.n	8006996 <UART_SetConfig+0x202>
 8006972:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8006976:	d811      	bhi.n	800699c <UART_SetConfig+0x208>
 8006978:	2b00      	cmp	r3, #0
 800697a:	d003      	beq.n	8006984 <UART_SetConfig+0x1f0>
 800697c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8006980:	d006      	beq.n	8006990 <UART_SetConfig+0x1fc>
 8006982:	e00b      	b.n	800699c <UART_SetConfig+0x208>
 8006984:	2300      	movs	r3, #0
 8006986:	77fb      	strb	r3, [r7, #31]
 8006988:	e00d      	b.n	80069a6 <UART_SetConfig+0x212>
 800698a:	2302      	movs	r3, #2
 800698c:	77fb      	strb	r3, [r7, #31]
 800698e:	e00a      	b.n	80069a6 <UART_SetConfig+0x212>
 8006990:	2304      	movs	r3, #4
 8006992:	77fb      	strb	r3, [r7, #31]
 8006994:	e007      	b.n	80069a6 <UART_SetConfig+0x212>
 8006996:	2308      	movs	r3, #8
 8006998:	77fb      	strb	r3, [r7, #31]
 800699a:	e004      	b.n	80069a6 <UART_SetConfig+0x212>
 800699c:	2310      	movs	r3, #16
 800699e:	77fb      	strb	r3, [r7, #31]
 80069a0:	e001      	b.n	80069a6 <UART_SetConfig+0x212>
 80069a2:	2310      	movs	r3, #16
 80069a4:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80069a6:	687b      	ldr	r3, [r7, #4]
 80069a8:	69db      	ldr	r3, [r3, #28]
 80069aa:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80069ae:	d16b      	bne.n	8006a88 <UART_SetConfig+0x2f4>
  {
    switch (clocksource)
 80069b0:	7ffb      	ldrb	r3, [r7, #31]
 80069b2:	2b08      	cmp	r3, #8
 80069b4:	d838      	bhi.n	8006a28 <UART_SetConfig+0x294>
 80069b6:	a201      	add	r2, pc, #4	@ (adr r2, 80069bc <UART_SetConfig+0x228>)
 80069b8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80069bc:	080069e1 	.word	0x080069e1
 80069c0:	080069e9 	.word	0x080069e9
 80069c4:	080069f1 	.word	0x080069f1
 80069c8:	08006a29 	.word	0x08006a29
 80069cc:	080069f7 	.word	0x080069f7
 80069d0:	08006a29 	.word	0x08006a29
 80069d4:	08006a29 	.word	0x08006a29
 80069d8:	08006a29 	.word	0x08006a29
 80069dc:	080069ff 	.word	0x080069ff
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80069e0:	f7fe fb84 	bl	80050ec <HAL_RCC_GetPCLK1Freq>
 80069e4:	61b8      	str	r0, [r7, #24]
        break;
 80069e6:	e024      	b.n	8006a32 <UART_SetConfig+0x29e>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80069e8:	f7fe fba2 	bl	8005130 <HAL_RCC_GetPCLK2Freq>
 80069ec:	61b8      	str	r0, [r7, #24]
        break;
 80069ee:	e020      	b.n	8006a32 <UART_SetConfig+0x29e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80069f0:	4b0c      	ldr	r3, [pc, #48]	@ (8006a24 <UART_SetConfig+0x290>)
 80069f2:	61bb      	str	r3, [r7, #24]
        break;
 80069f4:	e01d      	b.n	8006a32 <UART_SetConfig+0x29e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80069f6:	f7fe fb17 	bl	8005028 <HAL_RCC_GetSysClockFreq>
 80069fa:	61b8      	str	r0, [r7, #24]
        break;
 80069fc:	e019      	b.n	8006a32 <UART_SetConfig+0x29e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80069fe:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006a02:	61bb      	str	r3, [r7, #24]
        break;
 8006a04:	e015      	b.n	8006a32 <UART_SetConfig+0x29e>
 8006a06:	bf00      	nop
 8006a08:	efff69f3 	.word	0xefff69f3
 8006a0c:	40013800 	.word	0x40013800
 8006a10:	40021000 	.word	0x40021000
 8006a14:	40004400 	.word	0x40004400
 8006a18:	40004800 	.word	0x40004800
 8006a1c:	40004c00 	.word	0x40004c00
 8006a20:	40005000 	.word	0x40005000
 8006a24:	007a1200 	.word	0x007a1200
      default:
        pclk = 0U;
 8006a28:	2300      	movs	r3, #0
 8006a2a:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8006a2c:	2301      	movs	r3, #1
 8006a2e:	77bb      	strb	r3, [r7, #30]
        break;
 8006a30:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8006a32:	69bb      	ldr	r3, [r7, #24]
 8006a34:	2b00      	cmp	r3, #0
 8006a36:	d073      	beq.n	8006b20 <UART_SetConfig+0x38c>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8006a38:	69bb      	ldr	r3, [r7, #24]
 8006a3a:	005a      	lsls	r2, r3, #1
 8006a3c:	687b      	ldr	r3, [r7, #4]
 8006a3e:	685b      	ldr	r3, [r3, #4]
 8006a40:	085b      	lsrs	r3, r3, #1
 8006a42:	441a      	add	r2, r3
 8006a44:	687b      	ldr	r3, [r7, #4]
 8006a46:	685b      	ldr	r3, [r3, #4]
 8006a48:	fbb2 f3f3 	udiv	r3, r2, r3
 8006a4c:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006a4e:	693b      	ldr	r3, [r7, #16]
 8006a50:	2b0f      	cmp	r3, #15
 8006a52:	d916      	bls.n	8006a82 <UART_SetConfig+0x2ee>
 8006a54:	693b      	ldr	r3, [r7, #16]
 8006a56:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006a5a:	d212      	bcs.n	8006a82 <UART_SetConfig+0x2ee>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8006a5c:	693b      	ldr	r3, [r7, #16]
 8006a5e:	b29b      	uxth	r3, r3
 8006a60:	f023 030f 	bic.w	r3, r3, #15
 8006a64:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8006a66:	693b      	ldr	r3, [r7, #16]
 8006a68:	085b      	lsrs	r3, r3, #1
 8006a6a:	b29b      	uxth	r3, r3
 8006a6c:	f003 0307 	and.w	r3, r3, #7
 8006a70:	b29a      	uxth	r2, r3
 8006a72:	89fb      	ldrh	r3, [r7, #14]
 8006a74:	4313      	orrs	r3, r2
 8006a76:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8006a78:	687b      	ldr	r3, [r7, #4]
 8006a7a:	681b      	ldr	r3, [r3, #0]
 8006a7c:	89fa      	ldrh	r2, [r7, #14]
 8006a7e:	60da      	str	r2, [r3, #12]
 8006a80:	e04e      	b.n	8006b20 <UART_SetConfig+0x38c>
      }
      else
      {
        ret = HAL_ERROR;
 8006a82:	2301      	movs	r3, #1
 8006a84:	77bb      	strb	r3, [r7, #30]
 8006a86:	e04b      	b.n	8006b20 <UART_SetConfig+0x38c>
      }
    }
  }
  else
  {
    switch (clocksource)
 8006a88:	7ffb      	ldrb	r3, [r7, #31]
 8006a8a:	2b08      	cmp	r3, #8
 8006a8c:	d827      	bhi.n	8006ade <UART_SetConfig+0x34a>
 8006a8e:	a201      	add	r2, pc, #4	@ (adr r2, 8006a94 <UART_SetConfig+0x300>)
 8006a90:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006a94:	08006ab9 	.word	0x08006ab9
 8006a98:	08006ac1 	.word	0x08006ac1
 8006a9c:	08006ac9 	.word	0x08006ac9
 8006aa0:	08006adf 	.word	0x08006adf
 8006aa4:	08006acf 	.word	0x08006acf
 8006aa8:	08006adf 	.word	0x08006adf
 8006aac:	08006adf 	.word	0x08006adf
 8006ab0:	08006adf 	.word	0x08006adf
 8006ab4:	08006ad7 	.word	0x08006ad7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006ab8:	f7fe fb18 	bl	80050ec <HAL_RCC_GetPCLK1Freq>
 8006abc:	61b8      	str	r0, [r7, #24]
        break;
 8006abe:	e013      	b.n	8006ae8 <UART_SetConfig+0x354>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006ac0:	f7fe fb36 	bl	8005130 <HAL_RCC_GetPCLK2Freq>
 8006ac4:	61b8      	str	r0, [r7, #24]
        break;
 8006ac6:	e00f      	b.n	8006ae8 <UART_SetConfig+0x354>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006ac8:	4b1b      	ldr	r3, [pc, #108]	@ (8006b38 <UART_SetConfig+0x3a4>)
 8006aca:	61bb      	str	r3, [r7, #24]
        break;
 8006acc:	e00c      	b.n	8006ae8 <UART_SetConfig+0x354>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006ace:	f7fe faab 	bl	8005028 <HAL_RCC_GetSysClockFreq>
 8006ad2:	61b8      	str	r0, [r7, #24]
        break;
 8006ad4:	e008      	b.n	8006ae8 <UART_SetConfig+0x354>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006ad6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006ada:	61bb      	str	r3, [r7, #24]
        break;
 8006adc:	e004      	b.n	8006ae8 <UART_SetConfig+0x354>
      default:
        pclk = 0U;
 8006ade:	2300      	movs	r3, #0
 8006ae0:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8006ae2:	2301      	movs	r3, #1
 8006ae4:	77bb      	strb	r3, [r7, #30]
        break;
 8006ae6:	bf00      	nop
    }

    if (pclk != 0U)
 8006ae8:	69bb      	ldr	r3, [r7, #24]
 8006aea:	2b00      	cmp	r3, #0
 8006aec:	d018      	beq.n	8006b20 <UART_SetConfig+0x38c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8006aee:	687b      	ldr	r3, [r7, #4]
 8006af0:	685b      	ldr	r3, [r3, #4]
 8006af2:	085a      	lsrs	r2, r3, #1
 8006af4:	69bb      	ldr	r3, [r7, #24]
 8006af6:	441a      	add	r2, r3
 8006af8:	687b      	ldr	r3, [r7, #4]
 8006afa:	685b      	ldr	r3, [r3, #4]
 8006afc:	fbb2 f3f3 	udiv	r3, r2, r3
 8006b00:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006b02:	693b      	ldr	r3, [r7, #16]
 8006b04:	2b0f      	cmp	r3, #15
 8006b06:	d909      	bls.n	8006b1c <UART_SetConfig+0x388>
 8006b08:	693b      	ldr	r3, [r7, #16]
 8006b0a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006b0e:	d205      	bcs.n	8006b1c <UART_SetConfig+0x388>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8006b10:	693b      	ldr	r3, [r7, #16]
 8006b12:	b29a      	uxth	r2, r3
 8006b14:	687b      	ldr	r3, [r7, #4]
 8006b16:	681b      	ldr	r3, [r3, #0]
 8006b18:	60da      	str	r2, [r3, #12]
 8006b1a:	e001      	b.n	8006b20 <UART_SetConfig+0x38c>
      }
      else
      {
        ret = HAL_ERROR;
 8006b1c:	2301      	movs	r3, #1
 8006b1e:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8006b20:	687b      	ldr	r3, [r7, #4]
 8006b22:	2200      	movs	r2, #0
 8006b24:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 8006b26:	687b      	ldr	r3, [r7, #4]
 8006b28:	2200      	movs	r2, #0
 8006b2a:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8006b2c:	7fbb      	ldrb	r3, [r7, #30]
}
 8006b2e:	4618      	mov	r0, r3
 8006b30:	3720      	adds	r7, #32
 8006b32:	46bd      	mov	sp, r7
 8006b34:	bd80      	pop	{r7, pc}
 8006b36:	bf00      	nop
 8006b38:	007a1200 	.word	0x007a1200

08006b3c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8006b3c:	b480      	push	{r7}
 8006b3e:	b083      	sub	sp, #12
 8006b40:	af00      	add	r7, sp, #0
 8006b42:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8006b44:	687b      	ldr	r3, [r7, #4]
 8006b46:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006b48:	f003 0308 	and.w	r3, r3, #8
 8006b4c:	2b00      	cmp	r3, #0
 8006b4e:	d00a      	beq.n	8006b66 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8006b50:	687b      	ldr	r3, [r7, #4]
 8006b52:	681b      	ldr	r3, [r3, #0]
 8006b54:	685b      	ldr	r3, [r3, #4]
 8006b56:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8006b5a:	687b      	ldr	r3, [r7, #4]
 8006b5c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8006b5e:	687b      	ldr	r3, [r7, #4]
 8006b60:	681b      	ldr	r3, [r3, #0]
 8006b62:	430a      	orrs	r2, r1
 8006b64:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8006b66:	687b      	ldr	r3, [r7, #4]
 8006b68:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006b6a:	f003 0301 	and.w	r3, r3, #1
 8006b6e:	2b00      	cmp	r3, #0
 8006b70:	d00a      	beq.n	8006b88 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8006b72:	687b      	ldr	r3, [r7, #4]
 8006b74:	681b      	ldr	r3, [r3, #0]
 8006b76:	685b      	ldr	r3, [r3, #4]
 8006b78:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8006b7c:	687b      	ldr	r3, [r7, #4]
 8006b7e:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8006b80:	687b      	ldr	r3, [r7, #4]
 8006b82:	681b      	ldr	r3, [r3, #0]
 8006b84:	430a      	orrs	r2, r1
 8006b86:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8006b88:	687b      	ldr	r3, [r7, #4]
 8006b8a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006b8c:	f003 0302 	and.w	r3, r3, #2
 8006b90:	2b00      	cmp	r3, #0
 8006b92:	d00a      	beq.n	8006baa <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8006b94:	687b      	ldr	r3, [r7, #4]
 8006b96:	681b      	ldr	r3, [r3, #0]
 8006b98:	685b      	ldr	r3, [r3, #4]
 8006b9a:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8006b9e:	687b      	ldr	r3, [r7, #4]
 8006ba0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006ba2:	687b      	ldr	r3, [r7, #4]
 8006ba4:	681b      	ldr	r3, [r3, #0]
 8006ba6:	430a      	orrs	r2, r1
 8006ba8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8006baa:	687b      	ldr	r3, [r7, #4]
 8006bac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006bae:	f003 0304 	and.w	r3, r3, #4
 8006bb2:	2b00      	cmp	r3, #0
 8006bb4:	d00a      	beq.n	8006bcc <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8006bb6:	687b      	ldr	r3, [r7, #4]
 8006bb8:	681b      	ldr	r3, [r3, #0]
 8006bba:	685b      	ldr	r3, [r3, #4]
 8006bbc:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8006bc0:	687b      	ldr	r3, [r7, #4]
 8006bc2:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8006bc4:	687b      	ldr	r3, [r7, #4]
 8006bc6:	681b      	ldr	r3, [r3, #0]
 8006bc8:	430a      	orrs	r2, r1
 8006bca:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8006bcc:	687b      	ldr	r3, [r7, #4]
 8006bce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006bd0:	f003 0310 	and.w	r3, r3, #16
 8006bd4:	2b00      	cmp	r3, #0
 8006bd6:	d00a      	beq.n	8006bee <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8006bd8:	687b      	ldr	r3, [r7, #4]
 8006bda:	681b      	ldr	r3, [r3, #0]
 8006bdc:	689b      	ldr	r3, [r3, #8]
 8006bde:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8006be2:	687b      	ldr	r3, [r7, #4]
 8006be4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006be6:	687b      	ldr	r3, [r7, #4]
 8006be8:	681b      	ldr	r3, [r3, #0]
 8006bea:	430a      	orrs	r2, r1
 8006bec:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8006bee:	687b      	ldr	r3, [r7, #4]
 8006bf0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006bf2:	f003 0320 	and.w	r3, r3, #32
 8006bf6:	2b00      	cmp	r3, #0
 8006bf8:	d00a      	beq.n	8006c10 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8006bfa:	687b      	ldr	r3, [r7, #4]
 8006bfc:	681b      	ldr	r3, [r3, #0]
 8006bfe:	689b      	ldr	r3, [r3, #8]
 8006c00:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8006c04:	687b      	ldr	r3, [r7, #4]
 8006c06:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8006c08:	687b      	ldr	r3, [r7, #4]
 8006c0a:	681b      	ldr	r3, [r3, #0]
 8006c0c:	430a      	orrs	r2, r1
 8006c0e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8006c10:	687b      	ldr	r3, [r7, #4]
 8006c12:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006c14:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006c18:	2b00      	cmp	r3, #0
 8006c1a:	d01a      	beq.n	8006c52 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8006c1c:	687b      	ldr	r3, [r7, #4]
 8006c1e:	681b      	ldr	r3, [r3, #0]
 8006c20:	685b      	ldr	r3, [r3, #4]
 8006c22:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8006c26:	687b      	ldr	r3, [r7, #4]
 8006c28:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8006c2a:	687b      	ldr	r3, [r7, #4]
 8006c2c:	681b      	ldr	r3, [r3, #0]
 8006c2e:	430a      	orrs	r2, r1
 8006c30:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8006c32:	687b      	ldr	r3, [r7, #4]
 8006c34:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006c36:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006c3a:	d10a      	bne.n	8006c52 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8006c3c:	687b      	ldr	r3, [r7, #4]
 8006c3e:	681b      	ldr	r3, [r3, #0]
 8006c40:	685b      	ldr	r3, [r3, #4]
 8006c42:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8006c46:	687b      	ldr	r3, [r7, #4]
 8006c48:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8006c4a:	687b      	ldr	r3, [r7, #4]
 8006c4c:	681b      	ldr	r3, [r3, #0]
 8006c4e:	430a      	orrs	r2, r1
 8006c50:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8006c52:	687b      	ldr	r3, [r7, #4]
 8006c54:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006c56:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006c5a:	2b00      	cmp	r3, #0
 8006c5c:	d00a      	beq.n	8006c74 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8006c5e:	687b      	ldr	r3, [r7, #4]
 8006c60:	681b      	ldr	r3, [r3, #0]
 8006c62:	685b      	ldr	r3, [r3, #4]
 8006c64:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8006c68:	687b      	ldr	r3, [r7, #4]
 8006c6a:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8006c6c:	687b      	ldr	r3, [r7, #4]
 8006c6e:	681b      	ldr	r3, [r3, #0]
 8006c70:	430a      	orrs	r2, r1
 8006c72:	605a      	str	r2, [r3, #4]
  }
}
 8006c74:	bf00      	nop
 8006c76:	370c      	adds	r7, #12
 8006c78:	46bd      	mov	sp, r7
 8006c7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c7e:	4770      	bx	lr

08006c80 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8006c80:	b580      	push	{r7, lr}
 8006c82:	b098      	sub	sp, #96	@ 0x60
 8006c84:	af02      	add	r7, sp, #8
 8006c86:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006c88:	687b      	ldr	r3, [r7, #4]
 8006c8a:	2200      	movs	r2, #0
 8006c8c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8006c90:	f7fb f8aa 	bl	8001de8 <HAL_GetTick>
 8006c94:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8006c96:	687b      	ldr	r3, [r7, #4]
 8006c98:	681b      	ldr	r3, [r3, #0]
 8006c9a:	681b      	ldr	r3, [r3, #0]
 8006c9c:	f003 0308 	and.w	r3, r3, #8
 8006ca0:	2b08      	cmp	r3, #8
 8006ca2:	d12e      	bne.n	8006d02 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006ca4:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8006ca8:	9300      	str	r3, [sp, #0]
 8006caa:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8006cac:	2200      	movs	r2, #0
 8006cae:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8006cb2:	6878      	ldr	r0, [r7, #4]
 8006cb4:	f000 f88c 	bl	8006dd0 <UART_WaitOnFlagUntilTimeout>
 8006cb8:	4603      	mov	r3, r0
 8006cba:	2b00      	cmp	r3, #0
 8006cbc:	d021      	beq.n	8006d02 <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8006cbe:	687b      	ldr	r3, [r7, #4]
 8006cc0:	681b      	ldr	r3, [r3, #0]
 8006cc2:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006cc4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006cc6:	e853 3f00 	ldrex	r3, [r3]
 8006cca:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8006ccc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006cce:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006cd2:	653b      	str	r3, [r7, #80]	@ 0x50
 8006cd4:	687b      	ldr	r3, [r7, #4]
 8006cd6:	681b      	ldr	r3, [r3, #0]
 8006cd8:	461a      	mov	r2, r3
 8006cda:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006cdc:	647b      	str	r3, [r7, #68]	@ 0x44
 8006cde:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006ce0:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8006ce2:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006ce4:	e841 2300 	strex	r3, r2, [r1]
 8006ce8:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8006cea:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006cec:	2b00      	cmp	r3, #0
 8006cee:	d1e6      	bne.n	8006cbe <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8006cf0:	687b      	ldr	r3, [r7, #4]
 8006cf2:	2220      	movs	r2, #32
 8006cf4:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 8006cf6:	687b      	ldr	r3, [r7, #4]
 8006cf8:	2200      	movs	r2, #0
 8006cfa:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006cfe:	2303      	movs	r3, #3
 8006d00:	e062      	b.n	8006dc8 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8006d02:	687b      	ldr	r3, [r7, #4]
 8006d04:	681b      	ldr	r3, [r3, #0]
 8006d06:	681b      	ldr	r3, [r3, #0]
 8006d08:	f003 0304 	and.w	r3, r3, #4
 8006d0c:	2b04      	cmp	r3, #4
 8006d0e:	d149      	bne.n	8006da4 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006d10:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8006d14:	9300      	str	r3, [sp, #0]
 8006d16:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8006d18:	2200      	movs	r2, #0
 8006d1a:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8006d1e:	6878      	ldr	r0, [r7, #4]
 8006d20:	f000 f856 	bl	8006dd0 <UART_WaitOnFlagUntilTimeout>
 8006d24:	4603      	mov	r3, r0
 8006d26:	2b00      	cmp	r3, #0
 8006d28:	d03c      	beq.n	8006da4 <UART_CheckIdleState+0x124>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006d2a:	687b      	ldr	r3, [r7, #4]
 8006d2c:	681b      	ldr	r3, [r3, #0]
 8006d2e:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006d30:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006d32:	e853 3f00 	ldrex	r3, [r3]
 8006d36:	623b      	str	r3, [r7, #32]
   return(result);
 8006d38:	6a3b      	ldr	r3, [r7, #32]
 8006d3a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006d3e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006d40:	687b      	ldr	r3, [r7, #4]
 8006d42:	681b      	ldr	r3, [r3, #0]
 8006d44:	461a      	mov	r2, r3
 8006d46:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006d48:	633b      	str	r3, [r7, #48]	@ 0x30
 8006d4a:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006d4c:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006d4e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006d50:	e841 2300 	strex	r3, r2, [r1]
 8006d54:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8006d56:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006d58:	2b00      	cmp	r3, #0
 8006d5a:	d1e6      	bne.n	8006d2a <UART_CheckIdleState+0xaa>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006d5c:	687b      	ldr	r3, [r7, #4]
 8006d5e:	681b      	ldr	r3, [r3, #0]
 8006d60:	3308      	adds	r3, #8
 8006d62:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006d64:	693b      	ldr	r3, [r7, #16]
 8006d66:	e853 3f00 	ldrex	r3, [r3]
 8006d6a:	60fb      	str	r3, [r7, #12]
   return(result);
 8006d6c:	68fb      	ldr	r3, [r7, #12]
 8006d6e:	f023 0301 	bic.w	r3, r3, #1
 8006d72:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006d74:	687b      	ldr	r3, [r7, #4]
 8006d76:	681b      	ldr	r3, [r3, #0]
 8006d78:	3308      	adds	r3, #8
 8006d7a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006d7c:	61fa      	str	r2, [r7, #28]
 8006d7e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006d80:	69b9      	ldr	r1, [r7, #24]
 8006d82:	69fa      	ldr	r2, [r7, #28]
 8006d84:	e841 2300 	strex	r3, r2, [r1]
 8006d88:	617b      	str	r3, [r7, #20]
   return(result);
 8006d8a:	697b      	ldr	r3, [r7, #20]
 8006d8c:	2b00      	cmp	r3, #0
 8006d8e:	d1e5      	bne.n	8006d5c <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8006d90:	687b      	ldr	r3, [r7, #4]
 8006d92:	2220      	movs	r2, #32
 8006d94:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 8006d98:	687b      	ldr	r3, [r7, #4]
 8006d9a:	2200      	movs	r2, #0
 8006d9c:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006da0:	2303      	movs	r3, #3
 8006da2:	e011      	b.n	8006dc8 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8006da4:	687b      	ldr	r3, [r7, #4]
 8006da6:	2220      	movs	r2, #32
 8006da8:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8006daa:	687b      	ldr	r3, [r7, #4]
 8006dac:	2220      	movs	r2, #32
 8006dae:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006db2:	687b      	ldr	r3, [r7, #4]
 8006db4:	2200      	movs	r2, #0
 8006db6:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006db8:	687b      	ldr	r3, [r7, #4]
 8006dba:	2200      	movs	r2, #0
 8006dbc:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8006dbe:	687b      	ldr	r3, [r7, #4]
 8006dc0:	2200      	movs	r2, #0
 8006dc2:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 8006dc6:	2300      	movs	r3, #0
}
 8006dc8:	4618      	mov	r0, r3
 8006dca:	3758      	adds	r7, #88	@ 0x58
 8006dcc:	46bd      	mov	sp, r7
 8006dce:	bd80      	pop	{r7, pc}

08006dd0 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8006dd0:	b580      	push	{r7, lr}
 8006dd2:	b084      	sub	sp, #16
 8006dd4:	af00      	add	r7, sp, #0
 8006dd6:	60f8      	str	r0, [r7, #12]
 8006dd8:	60b9      	str	r1, [r7, #8]
 8006dda:	603b      	str	r3, [r7, #0]
 8006ddc:	4613      	mov	r3, r2
 8006dde:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006de0:	e04f      	b.n	8006e82 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006de2:	69bb      	ldr	r3, [r7, #24]
 8006de4:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8006de8:	d04b      	beq.n	8006e82 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006dea:	f7fa fffd 	bl	8001de8 <HAL_GetTick>
 8006dee:	4602      	mov	r2, r0
 8006df0:	683b      	ldr	r3, [r7, #0]
 8006df2:	1ad3      	subs	r3, r2, r3
 8006df4:	69ba      	ldr	r2, [r7, #24]
 8006df6:	429a      	cmp	r2, r3
 8006df8:	d302      	bcc.n	8006e00 <UART_WaitOnFlagUntilTimeout+0x30>
 8006dfa:	69bb      	ldr	r3, [r7, #24]
 8006dfc:	2b00      	cmp	r3, #0
 8006dfe:	d101      	bne.n	8006e04 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8006e00:	2303      	movs	r3, #3
 8006e02:	e04e      	b.n	8006ea2 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8006e04:	68fb      	ldr	r3, [r7, #12]
 8006e06:	681b      	ldr	r3, [r3, #0]
 8006e08:	681b      	ldr	r3, [r3, #0]
 8006e0a:	f003 0304 	and.w	r3, r3, #4
 8006e0e:	2b00      	cmp	r3, #0
 8006e10:	d037      	beq.n	8006e82 <UART_WaitOnFlagUntilTimeout+0xb2>
 8006e12:	68bb      	ldr	r3, [r7, #8]
 8006e14:	2b80      	cmp	r3, #128	@ 0x80
 8006e16:	d034      	beq.n	8006e82 <UART_WaitOnFlagUntilTimeout+0xb2>
 8006e18:	68bb      	ldr	r3, [r7, #8]
 8006e1a:	2b40      	cmp	r3, #64	@ 0x40
 8006e1c:	d031      	beq.n	8006e82 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8006e1e:	68fb      	ldr	r3, [r7, #12]
 8006e20:	681b      	ldr	r3, [r3, #0]
 8006e22:	69db      	ldr	r3, [r3, #28]
 8006e24:	f003 0308 	and.w	r3, r3, #8
 8006e28:	2b08      	cmp	r3, #8
 8006e2a:	d110      	bne.n	8006e4e <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8006e2c:	68fb      	ldr	r3, [r7, #12]
 8006e2e:	681b      	ldr	r3, [r3, #0]
 8006e30:	2208      	movs	r2, #8
 8006e32:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8006e34:	68f8      	ldr	r0, [r7, #12]
 8006e36:	f000 f838 	bl	8006eaa <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8006e3a:	68fb      	ldr	r3, [r7, #12]
 8006e3c:	2208      	movs	r2, #8
 8006e3e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006e42:	68fb      	ldr	r3, [r7, #12]
 8006e44:	2200      	movs	r2, #0
 8006e46:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 8006e4a:	2301      	movs	r3, #1
 8006e4c:	e029      	b.n	8006ea2 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8006e4e:	68fb      	ldr	r3, [r7, #12]
 8006e50:	681b      	ldr	r3, [r3, #0]
 8006e52:	69db      	ldr	r3, [r3, #28]
 8006e54:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006e58:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006e5c:	d111      	bne.n	8006e82 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8006e5e:	68fb      	ldr	r3, [r7, #12]
 8006e60:	681b      	ldr	r3, [r3, #0]
 8006e62:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8006e66:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8006e68:	68f8      	ldr	r0, [r7, #12]
 8006e6a:	f000 f81e 	bl	8006eaa <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8006e6e:	68fb      	ldr	r3, [r7, #12]
 8006e70:	2220      	movs	r2, #32
 8006e72:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006e76:	68fb      	ldr	r3, [r7, #12]
 8006e78:	2200      	movs	r2, #0
 8006e7a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 8006e7e:	2303      	movs	r3, #3
 8006e80:	e00f      	b.n	8006ea2 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006e82:	68fb      	ldr	r3, [r7, #12]
 8006e84:	681b      	ldr	r3, [r3, #0]
 8006e86:	69da      	ldr	r2, [r3, #28]
 8006e88:	68bb      	ldr	r3, [r7, #8]
 8006e8a:	4013      	ands	r3, r2
 8006e8c:	68ba      	ldr	r2, [r7, #8]
 8006e8e:	429a      	cmp	r2, r3
 8006e90:	bf0c      	ite	eq
 8006e92:	2301      	moveq	r3, #1
 8006e94:	2300      	movne	r3, #0
 8006e96:	b2db      	uxtb	r3, r3
 8006e98:	461a      	mov	r2, r3
 8006e9a:	79fb      	ldrb	r3, [r7, #7]
 8006e9c:	429a      	cmp	r2, r3
 8006e9e:	d0a0      	beq.n	8006de2 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8006ea0:	2300      	movs	r3, #0
}
 8006ea2:	4618      	mov	r0, r3
 8006ea4:	3710      	adds	r7, #16
 8006ea6:	46bd      	mov	sp, r7
 8006ea8:	bd80      	pop	{r7, pc}

08006eaa <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8006eaa:	b480      	push	{r7}
 8006eac:	b095      	sub	sp, #84	@ 0x54
 8006eae:	af00      	add	r7, sp, #0
 8006eb0:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006eb2:	687b      	ldr	r3, [r7, #4]
 8006eb4:	681b      	ldr	r3, [r3, #0]
 8006eb6:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006eb8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006eba:	e853 3f00 	ldrex	r3, [r3]
 8006ebe:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8006ec0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006ec2:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006ec6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006ec8:	687b      	ldr	r3, [r7, #4]
 8006eca:	681b      	ldr	r3, [r3, #0]
 8006ecc:	461a      	mov	r2, r3
 8006ece:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006ed0:	643b      	str	r3, [r7, #64]	@ 0x40
 8006ed2:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006ed4:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8006ed6:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8006ed8:	e841 2300 	strex	r3, r2, [r1]
 8006edc:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8006ede:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006ee0:	2b00      	cmp	r3, #0
 8006ee2:	d1e6      	bne.n	8006eb2 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006ee4:	687b      	ldr	r3, [r7, #4]
 8006ee6:	681b      	ldr	r3, [r3, #0]
 8006ee8:	3308      	adds	r3, #8
 8006eea:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006eec:	6a3b      	ldr	r3, [r7, #32]
 8006eee:	e853 3f00 	ldrex	r3, [r3]
 8006ef2:	61fb      	str	r3, [r7, #28]
   return(result);
 8006ef4:	69fb      	ldr	r3, [r7, #28]
 8006ef6:	f023 0301 	bic.w	r3, r3, #1
 8006efa:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006efc:	687b      	ldr	r3, [r7, #4]
 8006efe:	681b      	ldr	r3, [r3, #0]
 8006f00:	3308      	adds	r3, #8
 8006f02:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006f04:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8006f06:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006f08:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006f0a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006f0c:	e841 2300 	strex	r3, r2, [r1]
 8006f10:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8006f12:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006f14:	2b00      	cmp	r3, #0
 8006f16:	d1e5      	bne.n	8006ee4 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006f18:	687b      	ldr	r3, [r7, #4]
 8006f1a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006f1c:	2b01      	cmp	r3, #1
 8006f1e:	d118      	bne.n	8006f52 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006f20:	687b      	ldr	r3, [r7, #4]
 8006f22:	681b      	ldr	r3, [r3, #0]
 8006f24:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006f26:	68fb      	ldr	r3, [r7, #12]
 8006f28:	e853 3f00 	ldrex	r3, [r3]
 8006f2c:	60bb      	str	r3, [r7, #8]
   return(result);
 8006f2e:	68bb      	ldr	r3, [r7, #8]
 8006f30:	f023 0310 	bic.w	r3, r3, #16
 8006f34:	647b      	str	r3, [r7, #68]	@ 0x44
 8006f36:	687b      	ldr	r3, [r7, #4]
 8006f38:	681b      	ldr	r3, [r3, #0]
 8006f3a:	461a      	mov	r2, r3
 8006f3c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006f3e:	61bb      	str	r3, [r7, #24]
 8006f40:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006f42:	6979      	ldr	r1, [r7, #20]
 8006f44:	69ba      	ldr	r2, [r7, #24]
 8006f46:	e841 2300 	strex	r3, r2, [r1]
 8006f4a:	613b      	str	r3, [r7, #16]
   return(result);
 8006f4c:	693b      	ldr	r3, [r7, #16]
 8006f4e:	2b00      	cmp	r3, #0
 8006f50:	d1e6      	bne.n	8006f20 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8006f52:	687b      	ldr	r3, [r7, #4]
 8006f54:	2220      	movs	r2, #32
 8006f56:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006f5a:	687b      	ldr	r3, [r7, #4]
 8006f5c:	2200      	movs	r2, #0
 8006f5e:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8006f60:	687b      	ldr	r3, [r7, #4]
 8006f62:	2200      	movs	r2, #0
 8006f64:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8006f66:	bf00      	nop
 8006f68:	3754      	adds	r7, #84	@ 0x54
 8006f6a:	46bd      	mov	sp, r7
 8006f6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f70:	4770      	bx	lr

08006f72 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_TypeDef *USBx)
{
 8006f72:	b480      	push	{r7}
 8006f74:	b085      	sub	sp, #20
 8006f76:	af00      	add	r7, sp, #0
 8006f78:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 8006f7a:	687b      	ldr	r3, [r7, #4]
 8006f7c:	2200      	movs	r2, #0
 8006f7e:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 8006f82:	f44f 433f 	mov.w	r3, #48896	@ 0xbf00
 8006f86:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM;

  /* Set interrupt mask */
  USBx->CNTR = (uint16_t)winterruptmask;
 8006f88:	68fb      	ldr	r3, [r7, #12]
 8006f8a:	b29a      	uxth	r2, r3
 8006f8c:	687b      	ldr	r3, [r7, #4]
 8006f8e:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 8006f92:	2300      	movs	r3, #0
}
 8006f94:	4618      	mov	r0, r3
 8006f96:	3714      	adds	r7, #20
 8006f98:	46bd      	mov	sp, r7
 8006f9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f9e:	4770      	bx	lr

08006fa0 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_TypeDef *USBx)
{
 8006fa0:	b480      	push	{r7}
 8006fa2:	b085      	sub	sp, #20
 8006fa4:	af00      	add	r7, sp, #0
 8006fa6:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 8006fa8:	f44f 433f 	mov.w	r3, #48896	@ 0xbf00
 8006fac:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM;

  /* Clear interrupt mask */
  USBx->CNTR &= (uint16_t)(~winterruptmask);
 8006fae:	687b      	ldr	r3, [r7, #4]
 8006fb0:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8006fb4:	b29a      	uxth	r2, r3
 8006fb6:	68fb      	ldr	r3, [r7, #12]
 8006fb8:	b29b      	uxth	r3, r3
 8006fba:	43db      	mvns	r3, r3
 8006fbc:	b29b      	uxth	r3, r3
 8006fbe:	4013      	ands	r3, r2
 8006fc0:	b29a      	uxth	r2, r3
 8006fc2:	687b      	ldr	r3, [r7, #4]
 8006fc4:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 8006fc8:	2300      	movs	r3, #0
}
 8006fca:	4618      	mov	r0, r3
 8006fcc:	3714      	adds	r7, #20
 8006fce:	46bd      	mov	sp, r7
 8006fd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fd4:	4770      	bx	lr

08006fd6 <USB_DevInit>:
  * @param  cfg  pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 8006fd6:	b480      	push	{r7}
 8006fd8:	b085      	sub	sp, #20
 8006fda:	af00      	add	r7, sp, #0
 8006fdc:	60f8      	str	r0, [r7, #12]
 8006fde:	1d3b      	adds	r3, r7, #4
 8006fe0:	e883 0006 	stmia.w	r3, {r1, r2}
  /* Prevent unused argument(s) compilation warning */
  UNUSED(cfg);

  /* Init Device */
  /* CNTR_FRES = 1 */
  USBx->CNTR = (uint16_t)USB_CNTR_FRES;
 8006fe4:	68fb      	ldr	r3, [r7, #12]
 8006fe6:	2201      	movs	r2, #1
 8006fe8:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  /* CNTR_FRES = 0 */
  USBx->CNTR = 0U;
 8006fec:	68fb      	ldr	r3, [r7, #12]
 8006fee:	2200      	movs	r2, #0
 8006ff0:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 8006ff4:	68fb      	ldr	r3, [r7, #12]
 8006ff6:	2200      	movs	r2, #0
 8006ff8:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

  /*Set Btable Address*/
  USBx->BTABLE = BTABLE_ADDRESS;
 8006ffc:	68fb      	ldr	r3, [r7, #12]
 8006ffe:	2200      	movs	r2, #0
 8007000:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50

  return HAL_OK;
 8007004:	2300      	movs	r3, #0
}
 8007006:	4618      	mov	r0, r3
 8007008:	3714      	adds	r7, #20
 800700a:	46bd      	mov	sp, r7
 800700c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007010:	4770      	bx	lr
	...

08007014 <USB_ActivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8007014:	b480      	push	{r7}
 8007016:	b09d      	sub	sp, #116	@ 0x74
 8007018:	af00      	add	r7, sp, #0
 800701a:	6078      	str	r0, [r7, #4]
 800701c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef ret = HAL_OK;
 800701e:	2300      	movs	r3, #0
 8007020:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
  uint16_t wEpRegVal;

  wEpRegVal = PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_T_MASK;
 8007024:	687a      	ldr	r2, [r7, #4]
 8007026:	683b      	ldr	r3, [r7, #0]
 8007028:	781b      	ldrb	r3, [r3, #0]
 800702a:	009b      	lsls	r3, r3, #2
 800702c:	4413      	add	r3, r2
 800702e:	881b      	ldrh	r3, [r3, #0]
 8007030:	b29b      	uxth	r3, r3
 8007032:	f423 43ec 	bic.w	r3, r3, #30208	@ 0x7600
 8007036:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800703a:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c

  /* initialize Endpoint */
  switch (ep->type)
 800703e:	683b      	ldr	r3, [r7, #0]
 8007040:	78db      	ldrb	r3, [r3, #3]
 8007042:	2b03      	cmp	r3, #3
 8007044:	d81f      	bhi.n	8007086 <USB_ActivateEndpoint+0x72>
 8007046:	a201      	add	r2, pc, #4	@ (adr r2, 800704c <USB_ActivateEndpoint+0x38>)
 8007048:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800704c:	0800705d 	.word	0x0800705d
 8007050:	08007079 	.word	0x08007079
 8007054:	0800708f 	.word	0x0800708f
 8007058:	0800706b 	.word	0x0800706b
  {
    case EP_TYPE_CTRL:
      wEpRegVal |= USB_EP_CONTROL;
 800705c:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 8007060:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8007064:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
      break;
 8007068:	e012      	b.n	8007090 <USB_ActivateEndpoint+0x7c>
    case EP_TYPE_BULK:
      wEpRegVal |= USB_EP_BULK;
      break;

    case EP_TYPE_INTR:
      wEpRegVal |= USB_EP_INTERRUPT;
 800706a:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 800706e:	f443 63c0 	orr.w	r3, r3, #1536	@ 0x600
 8007072:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
      break;
 8007076:	e00b      	b.n	8007090 <USB_ActivateEndpoint+0x7c>

    case EP_TYPE_ISOC:
      wEpRegVal |= USB_EP_ISOCHRONOUS;
 8007078:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 800707c:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8007080:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
      break;
 8007084:	e004      	b.n	8007090 <USB_ActivateEndpoint+0x7c>

    default:
      ret = HAL_ERROR;
 8007086:	2301      	movs	r3, #1
 8007088:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
      break;
 800708c:	e000      	b.n	8007090 <USB_ActivateEndpoint+0x7c>
      break;
 800708e:	bf00      	nop
  }

  PCD_SET_ENDPOINT(USBx, ep->num, (wEpRegVal | USB_EP_CTR_RX | USB_EP_CTR_TX));
 8007090:	687a      	ldr	r2, [r7, #4]
 8007092:	683b      	ldr	r3, [r7, #0]
 8007094:	781b      	ldrb	r3, [r3, #0]
 8007096:	009b      	lsls	r3, r3, #2
 8007098:	441a      	add	r2, r3
 800709a:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 800709e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80070a2:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80070a6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80070aa:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80070ae:	b29b      	uxth	r3, r3
 80070b0:	8013      	strh	r3, [r2, #0]

  PCD_SET_EP_ADDRESS(USBx, ep->num, ep->num);
 80070b2:	687a      	ldr	r2, [r7, #4]
 80070b4:	683b      	ldr	r3, [r7, #0]
 80070b6:	781b      	ldrb	r3, [r3, #0]
 80070b8:	009b      	lsls	r3, r3, #2
 80070ba:	4413      	add	r3, r2
 80070bc:	881b      	ldrh	r3, [r3, #0]
 80070be:	b29b      	uxth	r3, r3
 80070c0:	b21b      	sxth	r3, r3
 80070c2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80070c6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80070ca:	b21a      	sxth	r2, r3
 80070cc:	683b      	ldr	r3, [r7, #0]
 80070ce:	781b      	ldrb	r3, [r3, #0]
 80070d0:	b21b      	sxth	r3, r3
 80070d2:	4313      	orrs	r3, r2
 80070d4:	b21b      	sxth	r3, r3
 80070d6:	f8a7 3066 	strh.w	r3, [r7, #102]	@ 0x66
 80070da:	687a      	ldr	r2, [r7, #4]
 80070dc:	683b      	ldr	r3, [r7, #0]
 80070de:	781b      	ldrb	r3, [r3, #0]
 80070e0:	009b      	lsls	r3, r3, #2
 80070e2:	441a      	add	r2, r3
 80070e4:	f8b7 3066 	ldrh.w	r3, [r7, #102]	@ 0x66
 80070e8:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80070ec:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80070f0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80070f4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80070f8:	b29b      	uxth	r3, r3
 80070fa:	8013      	strh	r3, [r2, #0]

  if (ep->doublebuffer == 0U)
 80070fc:	683b      	ldr	r3, [r7, #0]
 80070fe:	7b1b      	ldrb	r3, [r3, #12]
 8007100:	2b00      	cmp	r3, #0
 8007102:	f040 8178 	bne.w	80073f6 <USB_ActivateEndpoint+0x3e2>
  {
    if (ep->is_in != 0U)
 8007106:	683b      	ldr	r3, [r7, #0]
 8007108:	785b      	ldrb	r3, [r3, #1]
 800710a:	2b00      	cmp	r3, #0
 800710c:	f000 8084 	beq.w	8007218 <USB_ActivateEndpoint+0x204>
    {
      /*Set the endpoint Transmit buffer address */
      PCD_SET_EP_TX_ADDRESS(USBx, ep->num, ep->pmaadress);
 8007110:	687b      	ldr	r3, [r7, #4]
 8007112:	61bb      	str	r3, [r7, #24]
 8007114:	687b      	ldr	r3, [r7, #4]
 8007116:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800711a:	b29b      	uxth	r3, r3
 800711c:	461a      	mov	r2, r3
 800711e:	69bb      	ldr	r3, [r7, #24]
 8007120:	4413      	add	r3, r2
 8007122:	61bb      	str	r3, [r7, #24]
 8007124:	683b      	ldr	r3, [r7, #0]
 8007126:	781b      	ldrb	r3, [r3, #0]
 8007128:	00da      	lsls	r2, r3, #3
 800712a:	69bb      	ldr	r3, [r7, #24]
 800712c:	4413      	add	r3, r2
 800712e:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8007132:	617b      	str	r3, [r7, #20]
 8007134:	683b      	ldr	r3, [r7, #0]
 8007136:	88db      	ldrh	r3, [r3, #6]
 8007138:	085b      	lsrs	r3, r3, #1
 800713a:	b29b      	uxth	r3, r3
 800713c:	005b      	lsls	r3, r3, #1
 800713e:	b29a      	uxth	r2, r3
 8007140:	697b      	ldr	r3, [r7, #20]
 8007142:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8007144:	687a      	ldr	r2, [r7, #4]
 8007146:	683b      	ldr	r3, [r7, #0]
 8007148:	781b      	ldrb	r3, [r3, #0]
 800714a:	009b      	lsls	r3, r3, #2
 800714c:	4413      	add	r3, r2
 800714e:	881b      	ldrh	r3, [r3, #0]
 8007150:	827b      	strh	r3, [r7, #18]
 8007152:	8a7b      	ldrh	r3, [r7, #18]
 8007154:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007158:	2b00      	cmp	r3, #0
 800715a:	d01b      	beq.n	8007194 <USB_ActivateEndpoint+0x180>
 800715c:	687a      	ldr	r2, [r7, #4]
 800715e:	683b      	ldr	r3, [r7, #0]
 8007160:	781b      	ldrb	r3, [r3, #0]
 8007162:	009b      	lsls	r3, r3, #2
 8007164:	4413      	add	r3, r2
 8007166:	881b      	ldrh	r3, [r3, #0]
 8007168:	b29b      	uxth	r3, r3
 800716a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800716e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007172:	823b      	strh	r3, [r7, #16]
 8007174:	687a      	ldr	r2, [r7, #4]
 8007176:	683b      	ldr	r3, [r7, #0]
 8007178:	781b      	ldrb	r3, [r3, #0]
 800717a:	009b      	lsls	r3, r3, #2
 800717c:	441a      	add	r2, r3
 800717e:	8a3b      	ldrh	r3, [r7, #16]
 8007180:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007184:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007188:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800718c:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8007190:	b29b      	uxth	r3, r3
 8007192:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8007194:	683b      	ldr	r3, [r7, #0]
 8007196:	78db      	ldrb	r3, [r3, #3]
 8007198:	2b01      	cmp	r3, #1
 800719a:	d020      	beq.n	80071de <USB_ActivateEndpoint+0x1ca>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 800719c:	687a      	ldr	r2, [r7, #4]
 800719e:	683b      	ldr	r3, [r7, #0]
 80071a0:	781b      	ldrb	r3, [r3, #0]
 80071a2:	009b      	lsls	r3, r3, #2
 80071a4:	4413      	add	r3, r2
 80071a6:	881b      	ldrh	r3, [r3, #0]
 80071a8:	b29b      	uxth	r3, r3
 80071aa:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80071ae:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80071b2:	81bb      	strh	r3, [r7, #12]
 80071b4:	89bb      	ldrh	r3, [r7, #12]
 80071b6:	f083 0320 	eor.w	r3, r3, #32
 80071ba:	81bb      	strh	r3, [r7, #12]
 80071bc:	687a      	ldr	r2, [r7, #4]
 80071be:	683b      	ldr	r3, [r7, #0]
 80071c0:	781b      	ldrb	r3, [r3, #0]
 80071c2:	009b      	lsls	r3, r3, #2
 80071c4:	441a      	add	r2, r3
 80071c6:	89bb      	ldrh	r3, [r7, #12]
 80071c8:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80071cc:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80071d0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80071d4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80071d8:	b29b      	uxth	r3, r3
 80071da:	8013      	strh	r3, [r2, #0]
 80071dc:	e2d5      	b.n	800778a <USB_ActivateEndpoint+0x776>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 80071de:	687a      	ldr	r2, [r7, #4]
 80071e0:	683b      	ldr	r3, [r7, #0]
 80071e2:	781b      	ldrb	r3, [r3, #0]
 80071e4:	009b      	lsls	r3, r3, #2
 80071e6:	4413      	add	r3, r2
 80071e8:	881b      	ldrh	r3, [r3, #0]
 80071ea:	b29b      	uxth	r3, r3
 80071ec:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80071f0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80071f4:	81fb      	strh	r3, [r7, #14]
 80071f6:	687a      	ldr	r2, [r7, #4]
 80071f8:	683b      	ldr	r3, [r7, #0]
 80071fa:	781b      	ldrb	r3, [r3, #0]
 80071fc:	009b      	lsls	r3, r3, #2
 80071fe:	441a      	add	r2, r3
 8007200:	89fb      	ldrh	r3, [r7, #14]
 8007202:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007206:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800720a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800720e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007212:	b29b      	uxth	r3, r3
 8007214:	8013      	strh	r3, [r2, #0]
 8007216:	e2b8      	b.n	800778a <USB_ActivateEndpoint+0x776>
      }
    }
    else
    {
      /* Set the endpoint Receive buffer address */
      PCD_SET_EP_RX_ADDRESS(USBx, ep->num, ep->pmaadress);
 8007218:	687b      	ldr	r3, [r7, #4]
 800721a:	633b      	str	r3, [r7, #48]	@ 0x30
 800721c:	687b      	ldr	r3, [r7, #4]
 800721e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007222:	b29b      	uxth	r3, r3
 8007224:	461a      	mov	r2, r3
 8007226:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007228:	4413      	add	r3, r2
 800722a:	633b      	str	r3, [r7, #48]	@ 0x30
 800722c:	683b      	ldr	r3, [r7, #0]
 800722e:	781b      	ldrb	r3, [r3, #0]
 8007230:	00da      	lsls	r2, r3, #3
 8007232:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007234:	4413      	add	r3, r2
 8007236:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 800723a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800723c:	683b      	ldr	r3, [r7, #0]
 800723e:	88db      	ldrh	r3, [r3, #6]
 8007240:	085b      	lsrs	r3, r3, #1
 8007242:	b29b      	uxth	r3, r3
 8007244:	005b      	lsls	r3, r3, #1
 8007246:	b29a      	uxth	r2, r3
 8007248:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800724a:	801a      	strh	r2, [r3, #0]

      /* Set the endpoint Receive buffer counter */
      PCD_SET_EP_RX_CNT(USBx, ep->num, ep->maxpacket);
 800724c:	687b      	ldr	r3, [r7, #4]
 800724e:	62bb      	str	r3, [r7, #40]	@ 0x28
 8007250:	687b      	ldr	r3, [r7, #4]
 8007252:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007256:	b29b      	uxth	r3, r3
 8007258:	461a      	mov	r2, r3
 800725a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800725c:	4413      	add	r3, r2
 800725e:	62bb      	str	r3, [r7, #40]	@ 0x28
 8007260:	683b      	ldr	r3, [r7, #0]
 8007262:	781b      	ldrb	r3, [r3, #0]
 8007264:	00da      	lsls	r2, r3, #3
 8007266:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007268:	4413      	add	r3, r2
 800726a:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800726e:	627b      	str	r3, [r7, #36]	@ 0x24
 8007270:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007272:	881b      	ldrh	r3, [r3, #0]
 8007274:	b29b      	uxth	r3, r3
 8007276:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800727a:	b29a      	uxth	r2, r3
 800727c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800727e:	801a      	strh	r2, [r3, #0]
 8007280:	683b      	ldr	r3, [r7, #0]
 8007282:	691b      	ldr	r3, [r3, #16]
 8007284:	2b00      	cmp	r3, #0
 8007286:	d10a      	bne.n	800729e <USB_ActivateEndpoint+0x28a>
 8007288:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800728a:	881b      	ldrh	r3, [r3, #0]
 800728c:	b29b      	uxth	r3, r3
 800728e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007292:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007296:	b29a      	uxth	r2, r3
 8007298:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800729a:	801a      	strh	r2, [r3, #0]
 800729c:	e039      	b.n	8007312 <USB_ActivateEndpoint+0x2fe>
 800729e:	683b      	ldr	r3, [r7, #0]
 80072a0:	691b      	ldr	r3, [r3, #16]
 80072a2:	2b3e      	cmp	r3, #62	@ 0x3e
 80072a4:	d818      	bhi.n	80072d8 <USB_ActivateEndpoint+0x2c4>
 80072a6:	683b      	ldr	r3, [r7, #0]
 80072a8:	691b      	ldr	r3, [r3, #16]
 80072aa:	085b      	lsrs	r3, r3, #1
 80072ac:	66bb      	str	r3, [r7, #104]	@ 0x68
 80072ae:	683b      	ldr	r3, [r7, #0]
 80072b0:	691b      	ldr	r3, [r3, #16]
 80072b2:	f003 0301 	and.w	r3, r3, #1
 80072b6:	2b00      	cmp	r3, #0
 80072b8:	d002      	beq.n	80072c0 <USB_ActivateEndpoint+0x2ac>
 80072ba:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80072bc:	3301      	adds	r3, #1
 80072be:	66bb      	str	r3, [r7, #104]	@ 0x68
 80072c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80072c2:	881b      	ldrh	r3, [r3, #0]
 80072c4:	b29a      	uxth	r2, r3
 80072c6:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80072c8:	b29b      	uxth	r3, r3
 80072ca:	029b      	lsls	r3, r3, #10
 80072cc:	b29b      	uxth	r3, r3
 80072ce:	4313      	orrs	r3, r2
 80072d0:	b29a      	uxth	r2, r3
 80072d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80072d4:	801a      	strh	r2, [r3, #0]
 80072d6:	e01c      	b.n	8007312 <USB_ActivateEndpoint+0x2fe>
 80072d8:	683b      	ldr	r3, [r7, #0]
 80072da:	691b      	ldr	r3, [r3, #16]
 80072dc:	095b      	lsrs	r3, r3, #5
 80072de:	66bb      	str	r3, [r7, #104]	@ 0x68
 80072e0:	683b      	ldr	r3, [r7, #0]
 80072e2:	691b      	ldr	r3, [r3, #16]
 80072e4:	f003 031f 	and.w	r3, r3, #31
 80072e8:	2b00      	cmp	r3, #0
 80072ea:	d102      	bne.n	80072f2 <USB_ActivateEndpoint+0x2de>
 80072ec:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80072ee:	3b01      	subs	r3, #1
 80072f0:	66bb      	str	r3, [r7, #104]	@ 0x68
 80072f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80072f4:	881b      	ldrh	r3, [r3, #0]
 80072f6:	b29a      	uxth	r2, r3
 80072f8:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80072fa:	b29b      	uxth	r3, r3
 80072fc:	029b      	lsls	r3, r3, #10
 80072fe:	b29b      	uxth	r3, r3
 8007300:	4313      	orrs	r3, r2
 8007302:	b29b      	uxth	r3, r3
 8007304:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007308:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800730c:	b29a      	uxth	r2, r3
 800730e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007310:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8007312:	687a      	ldr	r2, [r7, #4]
 8007314:	683b      	ldr	r3, [r7, #0]
 8007316:	781b      	ldrb	r3, [r3, #0]
 8007318:	009b      	lsls	r3, r3, #2
 800731a:	4413      	add	r3, r2
 800731c:	881b      	ldrh	r3, [r3, #0]
 800731e:	847b      	strh	r3, [r7, #34]	@ 0x22
 8007320:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8007322:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8007326:	2b00      	cmp	r3, #0
 8007328:	d01b      	beq.n	8007362 <USB_ActivateEndpoint+0x34e>
 800732a:	687a      	ldr	r2, [r7, #4]
 800732c:	683b      	ldr	r3, [r7, #0]
 800732e:	781b      	ldrb	r3, [r3, #0]
 8007330:	009b      	lsls	r3, r3, #2
 8007332:	4413      	add	r3, r2
 8007334:	881b      	ldrh	r3, [r3, #0]
 8007336:	b29b      	uxth	r3, r3
 8007338:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800733c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007340:	843b      	strh	r3, [r7, #32]
 8007342:	687a      	ldr	r2, [r7, #4]
 8007344:	683b      	ldr	r3, [r7, #0]
 8007346:	781b      	ldrb	r3, [r3, #0]
 8007348:	009b      	lsls	r3, r3, #2
 800734a:	441a      	add	r2, r3
 800734c:	8c3b      	ldrh	r3, [r7, #32]
 800734e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007352:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007356:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800735a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800735e:	b29b      	uxth	r3, r3
 8007360:	8013      	strh	r3, [r2, #0]

      if (ep->num == 0U)
 8007362:	683b      	ldr	r3, [r7, #0]
 8007364:	781b      	ldrb	r3, [r3, #0]
 8007366:	2b00      	cmp	r3, #0
 8007368:	d124      	bne.n	80073b4 <USB_ActivateEndpoint+0x3a0>
      {
        /* Configure VALID status for EP0 */
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800736a:	687a      	ldr	r2, [r7, #4]
 800736c:	683b      	ldr	r3, [r7, #0]
 800736e:	781b      	ldrb	r3, [r3, #0]
 8007370:	009b      	lsls	r3, r3, #2
 8007372:	4413      	add	r3, r2
 8007374:	881b      	ldrh	r3, [r3, #0]
 8007376:	b29b      	uxth	r3, r3
 8007378:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800737c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007380:	83bb      	strh	r3, [r7, #28]
 8007382:	8bbb      	ldrh	r3, [r7, #28]
 8007384:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 8007388:	83bb      	strh	r3, [r7, #28]
 800738a:	8bbb      	ldrh	r3, [r7, #28]
 800738c:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8007390:	83bb      	strh	r3, [r7, #28]
 8007392:	687a      	ldr	r2, [r7, #4]
 8007394:	683b      	ldr	r3, [r7, #0]
 8007396:	781b      	ldrb	r3, [r3, #0]
 8007398:	009b      	lsls	r3, r3, #2
 800739a:	441a      	add	r2, r3
 800739c:	8bbb      	ldrh	r3, [r7, #28]
 800739e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80073a2:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80073a6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80073aa:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80073ae:	b29b      	uxth	r3, r3
 80073b0:	8013      	strh	r3, [r2, #0]
 80073b2:	e1ea      	b.n	800778a <USB_ActivateEndpoint+0x776>
      }
      else
      {
        /* Configure NAK status for OUT Endpoint */
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_NAK);
 80073b4:	687a      	ldr	r2, [r7, #4]
 80073b6:	683b      	ldr	r3, [r7, #0]
 80073b8:	781b      	ldrb	r3, [r3, #0]
 80073ba:	009b      	lsls	r3, r3, #2
 80073bc:	4413      	add	r3, r2
 80073be:	881b      	ldrh	r3, [r3, #0]
 80073c0:	b29b      	uxth	r3, r3
 80073c2:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80073c6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80073ca:	83fb      	strh	r3, [r7, #30]
 80073cc:	8bfb      	ldrh	r3, [r7, #30]
 80073ce:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 80073d2:	83fb      	strh	r3, [r7, #30]
 80073d4:	687a      	ldr	r2, [r7, #4]
 80073d6:	683b      	ldr	r3, [r7, #0]
 80073d8:	781b      	ldrb	r3, [r3, #0]
 80073da:	009b      	lsls	r3, r3, #2
 80073dc:	441a      	add	r2, r3
 80073de:	8bfb      	ldrh	r3, [r7, #30]
 80073e0:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80073e4:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80073e8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80073ec:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80073f0:	b29b      	uxth	r3, r3
 80073f2:	8013      	strh	r3, [r2, #0]
 80073f4:	e1c9      	b.n	800778a <USB_ActivateEndpoint+0x776>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  /* Double Buffer */
  else
  {
    if (ep->type == EP_TYPE_BULK)
 80073f6:	683b      	ldr	r3, [r7, #0]
 80073f8:	78db      	ldrb	r3, [r3, #3]
 80073fa:	2b02      	cmp	r3, #2
 80073fc:	d11e      	bne.n	800743c <USB_ActivateEndpoint+0x428>
    {
      /* Set bulk endpoint as double buffered */
      PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 80073fe:	687a      	ldr	r2, [r7, #4]
 8007400:	683b      	ldr	r3, [r7, #0]
 8007402:	781b      	ldrb	r3, [r3, #0]
 8007404:	009b      	lsls	r3, r3, #2
 8007406:	4413      	add	r3, r2
 8007408:	881b      	ldrh	r3, [r3, #0]
 800740a:	b29b      	uxth	r3, r3
 800740c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007410:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007414:	f8a7 3062 	strh.w	r3, [r7, #98]	@ 0x62
 8007418:	687a      	ldr	r2, [r7, #4]
 800741a:	683b      	ldr	r3, [r7, #0]
 800741c:	781b      	ldrb	r3, [r3, #0]
 800741e:	009b      	lsls	r3, r3, #2
 8007420:	441a      	add	r2, r3
 8007422:	f8b7 3062 	ldrh.w	r3, [r7, #98]	@ 0x62
 8007426:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800742a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800742e:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 8007432:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007436:	b29b      	uxth	r3, r3
 8007438:	8013      	strh	r3, [r2, #0]
 800743a:	e01d      	b.n	8007478 <USB_ActivateEndpoint+0x464>
    }
    else
    {
      /* Set the ISOC endpoint in double buffer mode */
      PCD_CLEAR_EP_KIND(USBx, ep->num);
 800743c:	687a      	ldr	r2, [r7, #4]
 800743e:	683b      	ldr	r3, [r7, #0]
 8007440:	781b      	ldrb	r3, [r3, #0]
 8007442:	009b      	lsls	r3, r3, #2
 8007444:	4413      	add	r3, r2
 8007446:	881b      	ldrh	r3, [r3, #0]
 8007448:	b29b      	uxth	r3, r3
 800744a:	f423 43e2 	bic.w	r3, r3, #28928	@ 0x7100
 800744e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007452:	f8a7 3064 	strh.w	r3, [r7, #100]	@ 0x64
 8007456:	687a      	ldr	r2, [r7, #4]
 8007458:	683b      	ldr	r3, [r7, #0]
 800745a:	781b      	ldrb	r3, [r3, #0]
 800745c:	009b      	lsls	r3, r3, #2
 800745e:	441a      	add	r2, r3
 8007460:	f8b7 3064 	ldrh.w	r3, [r7, #100]	@ 0x64
 8007464:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007468:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800746c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007470:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007474:	b29b      	uxth	r3, r3
 8007476:	8013      	strh	r3, [r2, #0]
    }

    /* Set buffer address for double buffered mode */
    PCD_SET_EP_DBUF_ADDR(USBx, ep->num, ep->pmaaddr0, ep->pmaaddr1);
 8007478:	687b      	ldr	r3, [r7, #4]
 800747a:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800747c:	687b      	ldr	r3, [r7, #4]
 800747e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007482:	b29b      	uxth	r3, r3
 8007484:	461a      	mov	r2, r3
 8007486:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8007488:	4413      	add	r3, r2
 800748a:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800748c:	683b      	ldr	r3, [r7, #0]
 800748e:	781b      	ldrb	r3, [r3, #0]
 8007490:	00da      	lsls	r2, r3, #3
 8007492:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8007494:	4413      	add	r3, r2
 8007496:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800749a:	65bb      	str	r3, [r7, #88]	@ 0x58
 800749c:	683b      	ldr	r3, [r7, #0]
 800749e:	891b      	ldrh	r3, [r3, #8]
 80074a0:	085b      	lsrs	r3, r3, #1
 80074a2:	b29b      	uxth	r3, r3
 80074a4:	005b      	lsls	r3, r3, #1
 80074a6:	b29a      	uxth	r2, r3
 80074a8:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80074aa:	801a      	strh	r2, [r3, #0]
 80074ac:	687b      	ldr	r3, [r7, #4]
 80074ae:	657b      	str	r3, [r7, #84]	@ 0x54
 80074b0:	687b      	ldr	r3, [r7, #4]
 80074b2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80074b6:	b29b      	uxth	r3, r3
 80074b8:	461a      	mov	r2, r3
 80074ba:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80074bc:	4413      	add	r3, r2
 80074be:	657b      	str	r3, [r7, #84]	@ 0x54
 80074c0:	683b      	ldr	r3, [r7, #0]
 80074c2:	781b      	ldrb	r3, [r3, #0]
 80074c4:	00da      	lsls	r2, r3, #3
 80074c6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80074c8:	4413      	add	r3, r2
 80074ca:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 80074ce:	653b      	str	r3, [r7, #80]	@ 0x50
 80074d0:	683b      	ldr	r3, [r7, #0]
 80074d2:	895b      	ldrh	r3, [r3, #10]
 80074d4:	085b      	lsrs	r3, r3, #1
 80074d6:	b29b      	uxth	r3, r3
 80074d8:	005b      	lsls	r3, r3, #1
 80074da:	b29a      	uxth	r2, r3
 80074dc:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80074de:	801a      	strh	r2, [r3, #0]

    if (ep->is_in == 0U)
 80074e0:	683b      	ldr	r3, [r7, #0]
 80074e2:	785b      	ldrb	r3, [r3, #1]
 80074e4:	2b00      	cmp	r3, #0
 80074e6:	f040 8093 	bne.w	8007610 <USB_ActivateEndpoint+0x5fc>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 80074ea:	687a      	ldr	r2, [r7, #4]
 80074ec:	683b      	ldr	r3, [r7, #0]
 80074ee:	781b      	ldrb	r3, [r3, #0]
 80074f0:	009b      	lsls	r3, r3, #2
 80074f2:	4413      	add	r3, r2
 80074f4:	881b      	ldrh	r3, [r3, #0]
 80074f6:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40
 80074fa:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 80074fe:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8007502:	2b00      	cmp	r3, #0
 8007504:	d01b      	beq.n	800753e <USB_ActivateEndpoint+0x52a>
 8007506:	687a      	ldr	r2, [r7, #4]
 8007508:	683b      	ldr	r3, [r7, #0]
 800750a:	781b      	ldrb	r3, [r3, #0]
 800750c:	009b      	lsls	r3, r3, #2
 800750e:	4413      	add	r3, r2
 8007510:	881b      	ldrh	r3, [r3, #0]
 8007512:	b29b      	uxth	r3, r3
 8007514:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007518:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800751c:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 800751e:	687a      	ldr	r2, [r7, #4]
 8007520:	683b      	ldr	r3, [r7, #0]
 8007522:	781b      	ldrb	r3, [r3, #0]
 8007524:	009b      	lsls	r3, r3, #2
 8007526:	441a      	add	r2, r3
 8007528:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 800752a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800752e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007532:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8007536:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800753a:	b29b      	uxth	r3, r3
 800753c:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800753e:	687a      	ldr	r2, [r7, #4]
 8007540:	683b      	ldr	r3, [r7, #0]
 8007542:	781b      	ldrb	r3, [r3, #0]
 8007544:	009b      	lsls	r3, r3, #2
 8007546:	4413      	add	r3, r2
 8007548:	881b      	ldrh	r3, [r3, #0]
 800754a:	87bb      	strh	r3, [r7, #60]	@ 0x3c
 800754c:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 800754e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007552:	2b00      	cmp	r3, #0
 8007554:	d01b      	beq.n	800758e <USB_ActivateEndpoint+0x57a>
 8007556:	687a      	ldr	r2, [r7, #4]
 8007558:	683b      	ldr	r3, [r7, #0]
 800755a:	781b      	ldrb	r3, [r3, #0]
 800755c:	009b      	lsls	r3, r3, #2
 800755e:	4413      	add	r3, r2
 8007560:	881b      	ldrh	r3, [r3, #0]
 8007562:	b29b      	uxth	r3, r3
 8007564:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007568:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800756c:	877b      	strh	r3, [r7, #58]	@ 0x3a
 800756e:	687a      	ldr	r2, [r7, #4]
 8007570:	683b      	ldr	r3, [r7, #0]
 8007572:	781b      	ldrb	r3, [r3, #0]
 8007574:	009b      	lsls	r3, r3, #2
 8007576:	441a      	add	r2, r3
 8007578:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 800757a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800757e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007582:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007586:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800758a:	b29b      	uxth	r3, r3
 800758c:	8013      	strh	r3, [r2, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800758e:	687a      	ldr	r2, [r7, #4]
 8007590:	683b      	ldr	r3, [r7, #0]
 8007592:	781b      	ldrb	r3, [r3, #0]
 8007594:	009b      	lsls	r3, r3, #2
 8007596:	4413      	add	r3, r2
 8007598:	881b      	ldrh	r3, [r3, #0]
 800759a:	b29b      	uxth	r3, r3
 800759c:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80075a0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80075a4:	873b      	strh	r3, [r7, #56]	@ 0x38
 80075a6:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 80075a8:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 80075ac:	873b      	strh	r3, [r7, #56]	@ 0x38
 80075ae:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 80075b0:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 80075b4:	873b      	strh	r3, [r7, #56]	@ 0x38
 80075b6:	687a      	ldr	r2, [r7, #4]
 80075b8:	683b      	ldr	r3, [r7, #0]
 80075ba:	781b      	ldrb	r3, [r3, #0]
 80075bc:	009b      	lsls	r3, r3, #2
 80075be:	441a      	add	r2, r3
 80075c0:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 80075c2:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80075c6:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80075ca:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80075ce:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80075d2:	b29b      	uxth	r3, r3
 80075d4:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 80075d6:	687a      	ldr	r2, [r7, #4]
 80075d8:	683b      	ldr	r3, [r7, #0]
 80075da:	781b      	ldrb	r3, [r3, #0]
 80075dc:	009b      	lsls	r3, r3, #2
 80075de:	4413      	add	r3, r2
 80075e0:	881b      	ldrh	r3, [r3, #0]
 80075e2:	b29b      	uxth	r3, r3
 80075e4:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80075e8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80075ec:	86fb      	strh	r3, [r7, #54]	@ 0x36
 80075ee:	687a      	ldr	r2, [r7, #4]
 80075f0:	683b      	ldr	r3, [r7, #0]
 80075f2:	781b      	ldrb	r3, [r3, #0]
 80075f4:	009b      	lsls	r3, r3, #2
 80075f6:	441a      	add	r2, r3
 80075f8:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 80075fa:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80075fe:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007602:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007606:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800760a:	b29b      	uxth	r3, r3
 800760c:	8013      	strh	r3, [r2, #0]
 800760e:	e0bc      	b.n	800778a <USB_ActivateEndpoint+0x776>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8007610:	687a      	ldr	r2, [r7, #4]
 8007612:	683b      	ldr	r3, [r7, #0]
 8007614:	781b      	ldrb	r3, [r3, #0]
 8007616:	009b      	lsls	r3, r3, #2
 8007618:	4413      	add	r3, r2
 800761a:	881b      	ldrh	r3, [r3, #0]
 800761c:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
 8007620:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 8007624:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8007628:	2b00      	cmp	r3, #0
 800762a:	d01d      	beq.n	8007668 <USB_ActivateEndpoint+0x654>
 800762c:	687a      	ldr	r2, [r7, #4]
 800762e:	683b      	ldr	r3, [r7, #0]
 8007630:	781b      	ldrb	r3, [r3, #0]
 8007632:	009b      	lsls	r3, r3, #2
 8007634:	4413      	add	r3, r2
 8007636:	881b      	ldrh	r3, [r3, #0]
 8007638:	b29b      	uxth	r3, r3
 800763a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800763e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007642:	f8a7 304c 	strh.w	r3, [r7, #76]	@ 0x4c
 8007646:	687a      	ldr	r2, [r7, #4]
 8007648:	683b      	ldr	r3, [r7, #0]
 800764a:	781b      	ldrb	r3, [r3, #0]
 800764c:	009b      	lsls	r3, r3, #2
 800764e:	441a      	add	r2, r3
 8007650:	f8b7 304c 	ldrh.w	r3, [r7, #76]	@ 0x4c
 8007654:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007658:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800765c:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8007660:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007664:	b29b      	uxth	r3, r3
 8007666:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8007668:	687a      	ldr	r2, [r7, #4]
 800766a:	683b      	ldr	r3, [r7, #0]
 800766c:	781b      	ldrb	r3, [r3, #0]
 800766e:	009b      	lsls	r3, r3, #2
 8007670:	4413      	add	r3, r2
 8007672:	881b      	ldrh	r3, [r3, #0]
 8007674:	f8a7 304a 	strh.w	r3, [r7, #74]	@ 0x4a
 8007678:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 800767c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007680:	2b00      	cmp	r3, #0
 8007682:	d01d      	beq.n	80076c0 <USB_ActivateEndpoint+0x6ac>
 8007684:	687a      	ldr	r2, [r7, #4]
 8007686:	683b      	ldr	r3, [r7, #0]
 8007688:	781b      	ldrb	r3, [r3, #0]
 800768a:	009b      	lsls	r3, r3, #2
 800768c:	4413      	add	r3, r2
 800768e:	881b      	ldrh	r3, [r3, #0]
 8007690:	b29b      	uxth	r3, r3
 8007692:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007696:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800769a:	f8a7 3048 	strh.w	r3, [r7, #72]	@ 0x48
 800769e:	687a      	ldr	r2, [r7, #4]
 80076a0:	683b      	ldr	r3, [r7, #0]
 80076a2:	781b      	ldrb	r3, [r3, #0]
 80076a4:	009b      	lsls	r3, r3, #2
 80076a6:	441a      	add	r2, r3
 80076a8:	f8b7 3048 	ldrh.w	r3, [r7, #72]	@ 0x48
 80076ac:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80076b0:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80076b4:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80076b8:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 80076bc:	b29b      	uxth	r3, r3
 80076be:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 80076c0:	683b      	ldr	r3, [r7, #0]
 80076c2:	78db      	ldrb	r3, [r3, #3]
 80076c4:	2b01      	cmp	r3, #1
 80076c6:	d024      	beq.n	8007712 <USB_ActivateEndpoint+0x6fe>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 80076c8:	687a      	ldr	r2, [r7, #4]
 80076ca:	683b      	ldr	r3, [r7, #0]
 80076cc:	781b      	ldrb	r3, [r3, #0]
 80076ce:	009b      	lsls	r3, r3, #2
 80076d0:	4413      	add	r3, r2
 80076d2:	881b      	ldrh	r3, [r3, #0]
 80076d4:	b29b      	uxth	r3, r3
 80076d6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80076da:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80076de:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44
 80076e2:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 80076e6:	f083 0320 	eor.w	r3, r3, #32
 80076ea:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44
 80076ee:	687a      	ldr	r2, [r7, #4]
 80076f0:	683b      	ldr	r3, [r7, #0]
 80076f2:	781b      	ldrb	r3, [r3, #0]
 80076f4:	009b      	lsls	r3, r3, #2
 80076f6:	441a      	add	r2, r3
 80076f8:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 80076fc:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007700:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007704:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007708:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800770c:	b29b      	uxth	r3, r3
 800770e:	8013      	strh	r3, [r2, #0]
 8007710:	e01d      	b.n	800774e <USB_ActivateEndpoint+0x73a>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8007712:	687a      	ldr	r2, [r7, #4]
 8007714:	683b      	ldr	r3, [r7, #0]
 8007716:	781b      	ldrb	r3, [r3, #0]
 8007718:	009b      	lsls	r3, r3, #2
 800771a:	4413      	add	r3, r2
 800771c:	881b      	ldrh	r3, [r3, #0]
 800771e:	b29b      	uxth	r3, r3
 8007720:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007724:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007728:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
 800772c:	687a      	ldr	r2, [r7, #4]
 800772e:	683b      	ldr	r3, [r7, #0]
 8007730:	781b      	ldrb	r3, [r3, #0]
 8007732:	009b      	lsls	r3, r3, #2
 8007734:	441a      	add	r2, r3
 8007736:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800773a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800773e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007742:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007746:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800774a:	b29b      	uxth	r3, r3
 800774c:	8013      	strh	r3, [r2, #0]
      }

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800774e:	687a      	ldr	r2, [r7, #4]
 8007750:	683b      	ldr	r3, [r7, #0]
 8007752:	781b      	ldrb	r3, [r3, #0]
 8007754:	009b      	lsls	r3, r3, #2
 8007756:	4413      	add	r3, r2
 8007758:	881b      	ldrh	r3, [r3, #0]
 800775a:	b29b      	uxth	r3, r3
 800775c:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8007760:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007764:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
 8007768:	687a      	ldr	r2, [r7, #4]
 800776a:	683b      	ldr	r3, [r7, #0]
 800776c:	781b      	ldrb	r3, [r3, #0]
 800776e:	009b      	lsls	r3, r3, #2
 8007770:	441a      	add	r2, r3
 8007772:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 8007776:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800777a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800777e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007782:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007786:	b29b      	uxth	r3, r3
 8007788:	8013      	strh	r3, [r2, #0]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return ret;
 800778a:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
}
 800778e:	4618      	mov	r0, r3
 8007790:	3774      	adds	r7, #116	@ 0x74
 8007792:	46bd      	mov	sp, r7
 8007794:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007798:	4770      	bx	lr
 800779a:	bf00      	nop

0800779c <USB_DeactivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800779c:	b480      	push	{r7}
 800779e:	b08d      	sub	sp, #52	@ 0x34
 80077a0:	af00      	add	r7, sp, #0
 80077a2:	6078      	str	r0, [r7, #4]
 80077a4:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 80077a6:	683b      	ldr	r3, [r7, #0]
 80077a8:	7b1b      	ldrb	r3, [r3, #12]
 80077aa:	2b00      	cmp	r3, #0
 80077ac:	f040 808e 	bne.w	80078cc <USB_DeactivateEndpoint+0x130>
  {
    if (ep->is_in != 0U)
 80077b0:	683b      	ldr	r3, [r7, #0]
 80077b2:	785b      	ldrb	r3, [r3, #1]
 80077b4:	2b00      	cmp	r3, #0
 80077b6:	d044      	beq.n	8007842 <USB_DeactivateEndpoint+0xa6>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 80077b8:	687a      	ldr	r2, [r7, #4]
 80077ba:	683b      	ldr	r3, [r7, #0]
 80077bc:	781b      	ldrb	r3, [r3, #0]
 80077be:	009b      	lsls	r3, r3, #2
 80077c0:	4413      	add	r3, r2
 80077c2:	881b      	ldrh	r3, [r3, #0]
 80077c4:	81bb      	strh	r3, [r7, #12]
 80077c6:	89bb      	ldrh	r3, [r7, #12]
 80077c8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80077cc:	2b00      	cmp	r3, #0
 80077ce:	d01b      	beq.n	8007808 <USB_DeactivateEndpoint+0x6c>
 80077d0:	687a      	ldr	r2, [r7, #4]
 80077d2:	683b      	ldr	r3, [r7, #0]
 80077d4:	781b      	ldrb	r3, [r3, #0]
 80077d6:	009b      	lsls	r3, r3, #2
 80077d8:	4413      	add	r3, r2
 80077da:	881b      	ldrh	r3, [r3, #0]
 80077dc:	b29b      	uxth	r3, r3
 80077de:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80077e2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80077e6:	817b      	strh	r3, [r7, #10]
 80077e8:	687a      	ldr	r2, [r7, #4]
 80077ea:	683b      	ldr	r3, [r7, #0]
 80077ec:	781b      	ldrb	r3, [r3, #0]
 80077ee:	009b      	lsls	r3, r3, #2
 80077f0:	441a      	add	r2, r3
 80077f2:	897b      	ldrh	r3, [r7, #10]
 80077f4:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80077f8:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80077fc:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007800:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8007804:	b29b      	uxth	r3, r3
 8007806:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint */
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8007808:	687a      	ldr	r2, [r7, #4]
 800780a:	683b      	ldr	r3, [r7, #0]
 800780c:	781b      	ldrb	r3, [r3, #0]
 800780e:	009b      	lsls	r3, r3, #2
 8007810:	4413      	add	r3, r2
 8007812:	881b      	ldrh	r3, [r3, #0]
 8007814:	b29b      	uxth	r3, r3
 8007816:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800781a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800781e:	813b      	strh	r3, [r7, #8]
 8007820:	687a      	ldr	r2, [r7, #4]
 8007822:	683b      	ldr	r3, [r7, #0]
 8007824:	781b      	ldrb	r3, [r3, #0]
 8007826:	009b      	lsls	r3, r3, #2
 8007828:	441a      	add	r2, r3
 800782a:	893b      	ldrh	r3, [r7, #8]
 800782c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007830:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007834:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007838:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800783c:	b29b      	uxth	r3, r3
 800783e:	8013      	strh	r3, [r2, #0]
 8007840:	e192      	b.n	8007b68 <USB_DeactivateEndpoint+0x3cc>
    }

    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8007842:	687a      	ldr	r2, [r7, #4]
 8007844:	683b      	ldr	r3, [r7, #0]
 8007846:	781b      	ldrb	r3, [r3, #0]
 8007848:	009b      	lsls	r3, r3, #2
 800784a:	4413      	add	r3, r2
 800784c:	881b      	ldrh	r3, [r3, #0]
 800784e:	827b      	strh	r3, [r7, #18]
 8007850:	8a7b      	ldrh	r3, [r7, #18]
 8007852:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8007856:	2b00      	cmp	r3, #0
 8007858:	d01b      	beq.n	8007892 <USB_DeactivateEndpoint+0xf6>
 800785a:	687a      	ldr	r2, [r7, #4]
 800785c:	683b      	ldr	r3, [r7, #0]
 800785e:	781b      	ldrb	r3, [r3, #0]
 8007860:	009b      	lsls	r3, r3, #2
 8007862:	4413      	add	r3, r2
 8007864:	881b      	ldrh	r3, [r3, #0]
 8007866:	b29b      	uxth	r3, r3
 8007868:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800786c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007870:	823b      	strh	r3, [r7, #16]
 8007872:	687a      	ldr	r2, [r7, #4]
 8007874:	683b      	ldr	r3, [r7, #0]
 8007876:	781b      	ldrb	r3, [r3, #0]
 8007878:	009b      	lsls	r3, r3, #2
 800787a:	441a      	add	r2, r3
 800787c:	8a3b      	ldrh	r3, [r7, #16]
 800787e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007882:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007886:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800788a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800788e:	b29b      	uxth	r3, r3
 8007890:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8007892:	687a      	ldr	r2, [r7, #4]
 8007894:	683b      	ldr	r3, [r7, #0]
 8007896:	781b      	ldrb	r3, [r3, #0]
 8007898:	009b      	lsls	r3, r3, #2
 800789a:	4413      	add	r3, r2
 800789c:	881b      	ldrh	r3, [r3, #0]
 800789e:	b29b      	uxth	r3, r3
 80078a0:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80078a4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80078a8:	81fb      	strh	r3, [r7, #14]
 80078aa:	687a      	ldr	r2, [r7, #4]
 80078ac:	683b      	ldr	r3, [r7, #0]
 80078ae:	781b      	ldrb	r3, [r3, #0]
 80078b0:	009b      	lsls	r3, r3, #2
 80078b2:	441a      	add	r2, r3
 80078b4:	89fb      	ldrh	r3, [r7, #14]
 80078b6:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80078ba:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80078be:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80078c2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80078c6:	b29b      	uxth	r3, r3
 80078c8:	8013      	strh	r3, [r2, #0]
 80078ca:	e14d      	b.n	8007b68 <USB_DeactivateEndpoint+0x3cc>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  /* Double Buffer */
  else
  {
    if (ep->is_in == 0U)
 80078cc:	683b      	ldr	r3, [r7, #0]
 80078ce:	785b      	ldrb	r3, [r3, #1]
 80078d0:	2b00      	cmp	r3, #0
 80078d2:	f040 80a5 	bne.w	8007a20 <USB_DeactivateEndpoint+0x284>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 80078d6:	687a      	ldr	r2, [r7, #4]
 80078d8:	683b      	ldr	r3, [r7, #0]
 80078da:	781b      	ldrb	r3, [r3, #0]
 80078dc:	009b      	lsls	r3, r3, #2
 80078de:	4413      	add	r3, r2
 80078e0:	881b      	ldrh	r3, [r3, #0]
 80078e2:	843b      	strh	r3, [r7, #32]
 80078e4:	8c3b      	ldrh	r3, [r7, #32]
 80078e6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80078ea:	2b00      	cmp	r3, #0
 80078ec:	d01b      	beq.n	8007926 <USB_DeactivateEndpoint+0x18a>
 80078ee:	687a      	ldr	r2, [r7, #4]
 80078f0:	683b      	ldr	r3, [r7, #0]
 80078f2:	781b      	ldrb	r3, [r3, #0]
 80078f4:	009b      	lsls	r3, r3, #2
 80078f6:	4413      	add	r3, r2
 80078f8:	881b      	ldrh	r3, [r3, #0]
 80078fa:	b29b      	uxth	r3, r3
 80078fc:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007900:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007904:	83fb      	strh	r3, [r7, #30]
 8007906:	687a      	ldr	r2, [r7, #4]
 8007908:	683b      	ldr	r3, [r7, #0]
 800790a:	781b      	ldrb	r3, [r3, #0]
 800790c:	009b      	lsls	r3, r3, #2
 800790e:	441a      	add	r2, r3
 8007910:	8bfb      	ldrh	r3, [r7, #30]
 8007912:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007916:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800791a:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800791e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007922:	b29b      	uxth	r3, r3
 8007924:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8007926:	687a      	ldr	r2, [r7, #4]
 8007928:	683b      	ldr	r3, [r7, #0]
 800792a:	781b      	ldrb	r3, [r3, #0]
 800792c:	009b      	lsls	r3, r3, #2
 800792e:	4413      	add	r3, r2
 8007930:	881b      	ldrh	r3, [r3, #0]
 8007932:	83bb      	strh	r3, [r7, #28]
 8007934:	8bbb      	ldrh	r3, [r7, #28]
 8007936:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800793a:	2b00      	cmp	r3, #0
 800793c:	d01b      	beq.n	8007976 <USB_DeactivateEndpoint+0x1da>
 800793e:	687a      	ldr	r2, [r7, #4]
 8007940:	683b      	ldr	r3, [r7, #0]
 8007942:	781b      	ldrb	r3, [r3, #0]
 8007944:	009b      	lsls	r3, r3, #2
 8007946:	4413      	add	r3, r2
 8007948:	881b      	ldrh	r3, [r3, #0]
 800794a:	b29b      	uxth	r3, r3
 800794c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007950:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007954:	837b      	strh	r3, [r7, #26]
 8007956:	687a      	ldr	r2, [r7, #4]
 8007958:	683b      	ldr	r3, [r7, #0]
 800795a:	781b      	ldrb	r3, [r3, #0]
 800795c:	009b      	lsls	r3, r3, #2
 800795e:	441a      	add	r2, r3
 8007960:	8b7b      	ldrh	r3, [r7, #26]
 8007962:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007966:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800796a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800796e:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8007972:	b29b      	uxth	r3, r3
 8007974:	8013      	strh	r3, [r2, #0]

      /* Reset value of the data toggle bits for the endpoint out*/
      PCD_TX_DTOG(USBx, ep->num);
 8007976:	687a      	ldr	r2, [r7, #4]
 8007978:	683b      	ldr	r3, [r7, #0]
 800797a:	781b      	ldrb	r3, [r3, #0]
 800797c:	009b      	lsls	r3, r3, #2
 800797e:	4413      	add	r3, r2
 8007980:	881b      	ldrh	r3, [r3, #0]
 8007982:	b29b      	uxth	r3, r3
 8007984:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007988:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800798c:	833b      	strh	r3, [r7, #24]
 800798e:	687a      	ldr	r2, [r7, #4]
 8007990:	683b      	ldr	r3, [r7, #0]
 8007992:	781b      	ldrb	r3, [r3, #0]
 8007994:	009b      	lsls	r3, r3, #2
 8007996:	441a      	add	r2, r3
 8007998:	8b3b      	ldrh	r3, [r7, #24]
 800799a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800799e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80079a2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80079a6:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 80079aa:	b29b      	uxth	r3, r3
 80079ac:	8013      	strh	r3, [r2, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 80079ae:	687a      	ldr	r2, [r7, #4]
 80079b0:	683b      	ldr	r3, [r7, #0]
 80079b2:	781b      	ldrb	r3, [r3, #0]
 80079b4:	009b      	lsls	r3, r3, #2
 80079b6:	4413      	add	r3, r2
 80079b8:	881b      	ldrh	r3, [r3, #0]
 80079ba:	b29b      	uxth	r3, r3
 80079bc:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80079c0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80079c4:	82fb      	strh	r3, [r7, #22]
 80079c6:	687a      	ldr	r2, [r7, #4]
 80079c8:	683b      	ldr	r3, [r7, #0]
 80079ca:	781b      	ldrb	r3, [r3, #0]
 80079cc:	009b      	lsls	r3, r3, #2
 80079ce:	441a      	add	r2, r3
 80079d0:	8afb      	ldrh	r3, [r7, #22]
 80079d2:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80079d6:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80079da:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80079de:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80079e2:	b29b      	uxth	r3, r3
 80079e4:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 80079e6:	687a      	ldr	r2, [r7, #4]
 80079e8:	683b      	ldr	r3, [r7, #0]
 80079ea:	781b      	ldrb	r3, [r3, #0]
 80079ec:	009b      	lsls	r3, r3, #2
 80079ee:	4413      	add	r3, r2
 80079f0:	881b      	ldrh	r3, [r3, #0]
 80079f2:	b29b      	uxth	r3, r3
 80079f4:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80079f8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80079fc:	82bb      	strh	r3, [r7, #20]
 80079fe:	687a      	ldr	r2, [r7, #4]
 8007a00:	683b      	ldr	r3, [r7, #0]
 8007a02:	781b      	ldrb	r3, [r3, #0]
 8007a04:	009b      	lsls	r3, r3, #2
 8007a06:	441a      	add	r2, r3
 8007a08:	8abb      	ldrh	r3, [r7, #20]
 8007a0a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007a0e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007a12:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007a16:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007a1a:	b29b      	uxth	r3, r3
 8007a1c:	8013      	strh	r3, [r2, #0]
 8007a1e:	e0a3      	b.n	8007b68 <USB_DeactivateEndpoint+0x3cc>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8007a20:	687a      	ldr	r2, [r7, #4]
 8007a22:	683b      	ldr	r3, [r7, #0]
 8007a24:	781b      	ldrb	r3, [r3, #0]
 8007a26:	009b      	lsls	r3, r3, #2
 8007a28:	4413      	add	r3, r2
 8007a2a:	881b      	ldrh	r3, [r3, #0]
 8007a2c:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 8007a2e:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8007a30:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8007a34:	2b00      	cmp	r3, #0
 8007a36:	d01b      	beq.n	8007a70 <USB_DeactivateEndpoint+0x2d4>
 8007a38:	687a      	ldr	r2, [r7, #4]
 8007a3a:	683b      	ldr	r3, [r7, #0]
 8007a3c:	781b      	ldrb	r3, [r3, #0]
 8007a3e:	009b      	lsls	r3, r3, #2
 8007a40:	4413      	add	r3, r2
 8007a42:	881b      	ldrh	r3, [r3, #0]
 8007a44:	b29b      	uxth	r3, r3
 8007a46:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007a4a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007a4e:	85bb      	strh	r3, [r7, #44]	@ 0x2c
 8007a50:	687a      	ldr	r2, [r7, #4]
 8007a52:	683b      	ldr	r3, [r7, #0]
 8007a54:	781b      	ldrb	r3, [r3, #0]
 8007a56:	009b      	lsls	r3, r3, #2
 8007a58:	441a      	add	r2, r3
 8007a5a:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8007a5c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007a60:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007a64:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8007a68:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007a6c:	b29b      	uxth	r3, r3
 8007a6e:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8007a70:	687a      	ldr	r2, [r7, #4]
 8007a72:	683b      	ldr	r3, [r7, #0]
 8007a74:	781b      	ldrb	r3, [r3, #0]
 8007a76:	009b      	lsls	r3, r3, #2
 8007a78:	4413      	add	r3, r2
 8007a7a:	881b      	ldrh	r3, [r3, #0]
 8007a7c:	857b      	strh	r3, [r7, #42]	@ 0x2a
 8007a7e:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8007a80:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007a84:	2b00      	cmp	r3, #0
 8007a86:	d01b      	beq.n	8007ac0 <USB_DeactivateEndpoint+0x324>
 8007a88:	687a      	ldr	r2, [r7, #4]
 8007a8a:	683b      	ldr	r3, [r7, #0]
 8007a8c:	781b      	ldrb	r3, [r3, #0]
 8007a8e:	009b      	lsls	r3, r3, #2
 8007a90:	4413      	add	r3, r2
 8007a92:	881b      	ldrh	r3, [r3, #0]
 8007a94:	b29b      	uxth	r3, r3
 8007a96:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007a9a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007a9e:	853b      	strh	r3, [r7, #40]	@ 0x28
 8007aa0:	687a      	ldr	r2, [r7, #4]
 8007aa2:	683b      	ldr	r3, [r7, #0]
 8007aa4:	781b      	ldrb	r3, [r3, #0]
 8007aa6:	009b      	lsls	r3, r3, #2
 8007aa8:	441a      	add	r2, r3
 8007aaa:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8007aac:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007ab0:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007ab4:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007ab8:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8007abc:	b29b      	uxth	r3, r3
 8007abe:	8013      	strh	r3, [r2, #0]
      PCD_RX_DTOG(USBx, ep->num);
 8007ac0:	687a      	ldr	r2, [r7, #4]
 8007ac2:	683b      	ldr	r3, [r7, #0]
 8007ac4:	781b      	ldrb	r3, [r3, #0]
 8007ac6:	009b      	lsls	r3, r3, #2
 8007ac8:	4413      	add	r3, r2
 8007aca:	881b      	ldrh	r3, [r3, #0]
 8007acc:	b29b      	uxth	r3, r3
 8007ace:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007ad2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007ad6:	84fb      	strh	r3, [r7, #38]	@ 0x26
 8007ad8:	687a      	ldr	r2, [r7, #4]
 8007ada:	683b      	ldr	r3, [r7, #0]
 8007adc:	781b      	ldrb	r3, [r3, #0]
 8007ade:	009b      	lsls	r3, r3, #2
 8007ae0:	441a      	add	r2, r3
 8007ae2:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8007ae4:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007ae8:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007aec:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8007af0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007af4:	b29b      	uxth	r3, r3
 8007af6:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8007af8:	687a      	ldr	r2, [r7, #4]
 8007afa:	683b      	ldr	r3, [r7, #0]
 8007afc:	781b      	ldrb	r3, [r3, #0]
 8007afe:	009b      	lsls	r3, r3, #2
 8007b00:	4413      	add	r3, r2
 8007b02:	881b      	ldrh	r3, [r3, #0]
 8007b04:	b29b      	uxth	r3, r3
 8007b06:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007b0a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007b0e:	84bb      	strh	r3, [r7, #36]	@ 0x24
 8007b10:	687a      	ldr	r2, [r7, #4]
 8007b12:	683b      	ldr	r3, [r7, #0]
 8007b14:	781b      	ldrb	r3, [r3, #0]
 8007b16:	009b      	lsls	r3, r3, #2
 8007b18:	441a      	add	r2, r3
 8007b1a:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8007b1c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007b20:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007b24:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007b28:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007b2c:	b29b      	uxth	r3, r3
 8007b2e:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8007b30:	687a      	ldr	r2, [r7, #4]
 8007b32:	683b      	ldr	r3, [r7, #0]
 8007b34:	781b      	ldrb	r3, [r3, #0]
 8007b36:	009b      	lsls	r3, r3, #2
 8007b38:	4413      	add	r3, r2
 8007b3a:	881b      	ldrh	r3, [r3, #0]
 8007b3c:	b29b      	uxth	r3, r3
 8007b3e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8007b42:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007b46:	847b      	strh	r3, [r7, #34]	@ 0x22
 8007b48:	687a      	ldr	r2, [r7, #4]
 8007b4a:	683b      	ldr	r3, [r7, #0]
 8007b4c:	781b      	ldrb	r3, [r3, #0]
 8007b4e:	009b      	lsls	r3, r3, #2
 8007b50:	441a      	add	r2, r3
 8007b52:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8007b54:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007b58:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007b5c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007b60:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007b64:	b29b      	uxth	r3, r3
 8007b66:	8013      	strh	r3, [r2, #0]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
 8007b68:	2300      	movs	r3, #0
}
 8007b6a:	4618      	mov	r0, r3
 8007b6c:	3734      	adds	r7, #52	@ 0x34
 8007b6e:	46bd      	mov	sp, r7
 8007b70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b74:	4770      	bx	lr

08007b76 <USB_EPStartXfer>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8007b76:	b580      	push	{r7, lr}
 8007b78:	b0c2      	sub	sp, #264	@ 0x108
 8007b7a:	af00      	add	r7, sp, #0
 8007b7c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007b80:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8007b84:	6018      	str	r0, [r3, #0]
 8007b86:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007b8a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007b8e:	6019      	str	r1, [r3, #0]
  uint16_t pmabuffer;
  uint16_t wEPVal;
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  /* IN endpoint */
  if (ep->is_in == 1U)
 8007b90:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007b94:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007b98:	681b      	ldr	r3, [r3, #0]
 8007b9a:	785b      	ldrb	r3, [r3, #1]
 8007b9c:	2b01      	cmp	r3, #1
 8007b9e:	f040 86b7 	bne.w	8008910 <USB_EPStartXfer+0xd9a>
  {
    /*Multi packet transfer*/
    if (ep->xfer_len > ep->maxpacket)
 8007ba2:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007ba6:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007baa:	681b      	ldr	r3, [r3, #0]
 8007bac:	699a      	ldr	r2, [r3, #24]
 8007bae:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007bb2:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007bb6:	681b      	ldr	r3, [r3, #0]
 8007bb8:	691b      	ldr	r3, [r3, #16]
 8007bba:	429a      	cmp	r2, r3
 8007bbc:	d908      	bls.n	8007bd0 <USB_EPStartXfer+0x5a>
    {
      len = ep->maxpacket;
 8007bbe:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007bc2:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007bc6:	681b      	ldr	r3, [r3, #0]
 8007bc8:	691b      	ldr	r3, [r3, #16]
 8007bca:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 8007bce:	e007      	b.n	8007be0 <USB_EPStartXfer+0x6a>
    }
    else
    {
      len = ep->xfer_len;
 8007bd0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007bd4:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007bd8:	681b      	ldr	r3, [r3, #0]
 8007bda:	699b      	ldr	r3, [r3, #24]
 8007bdc:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
    }

    /* configure and validate Tx endpoint */
    if (ep->doublebuffer == 0U)
 8007be0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007be4:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007be8:	681b      	ldr	r3, [r3, #0]
 8007bea:	7b1b      	ldrb	r3, [r3, #12]
 8007bec:	2b00      	cmp	r3, #0
 8007bee:	d13a      	bne.n	8007c66 <USB_EPStartXfer+0xf0>
    {
      USB_WritePMA(USBx, ep->xfer_buff, ep->pmaadress, (uint16_t)len);
 8007bf0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007bf4:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007bf8:	681b      	ldr	r3, [r3, #0]
 8007bfa:	6959      	ldr	r1, [r3, #20]
 8007bfc:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007c00:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007c04:	681b      	ldr	r3, [r3, #0]
 8007c06:	88da      	ldrh	r2, [r3, #6]
 8007c08:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007c0c:	b29b      	uxth	r3, r3
 8007c0e:	f507 7084 	add.w	r0, r7, #264	@ 0x108
 8007c12:	f5a0 7082 	sub.w	r0, r0, #260	@ 0x104
 8007c16:	6800      	ldr	r0, [r0, #0]
 8007c18:	f001 fc8d 	bl	8009536 <USB_WritePMA>
      PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 8007c1c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007c20:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8007c24:	681b      	ldr	r3, [r3, #0]
 8007c26:	613b      	str	r3, [r7, #16]
 8007c28:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007c2c:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8007c30:	681b      	ldr	r3, [r3, #0]
 8007c32:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007c36:	b29b      	uxth	r3, r3
 8007c38:	461a      	mov	r2, r3
 8007c3a:	693b      	ldr	r3, [r7, #16]
 8007c3c:	4413      	add	r3, r2
 8007c3e:	613b      	str	r3, [r7, #16]
 8007c40:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007c44:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007c48:	681b      	ldr	r3, [r3, #0]
 8007c4a:	781b      	ldrb	r3, [r3, #0]
 8007c4c:	00da      	lsls	r2, r3, #3
 8007c4e:	693b      	ldr	r3, [r7, #16]
 8007c50:	4413      	add	r3, r2
 8007c52:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8007c56:	60fb      	str	r3, [r7, #12]
 8007c58:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007c5c:	b29a      	uxth	r2, r3
 8007c5e:	68fb      	ldr	r3, [r7, #12]
 8007c60:	801a      	strh	r2, [r3, #0]
 8007c62:	f000 be1f 	b.w	80088a4 <USB_EPStartXfer+0xd2e>
    }
#if (USE_USB_DOUBLE_BUFFER == 1U)
    else
    {
      /* double buffer bulk management */
      if (ep->type == EP_TYPE_BULK)
 8007c66:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007c6a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007c6e:	681b      	ldr	r3, [r3, #0]
 8007c70:	78db      	ldrb	r3, [r3, #3]
 8007c72:	2b02      	cmp	r3, #2
 8007c74:	f040 8462 	bne.w	800853c <USB_EPStartXfer+0x9c6>
      {
        if (ep->xfer_len_db > ep->maxpacket)
 8007c78:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007c7c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007c80:	681b      	ldr	r3, [r3, #0]
 8007c82:	6a1a      	ldr	r2, [r3, #32]
 8007c84:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007c88:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007c8c:	681b      	ldr	r3, [r3, #0]
 8007c8e:	691b      	ldr	r3, [r3, #16]
 8007c90:	429a      	cmp	r2, r3
 8007c92:	f240 83df 	bls.w	8008454 <USB_EPStartXfer+0x8de>
        {
          /* enable double buffer */
          PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 8007c96:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007c9a:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8007c9e:	681a      	ldr	r2, [r3, #0]
 8007ca0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007ca4:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007ca8:	681b      	ldr	r3, [r3, #0]
 8007caa:	781b      	ldrb	r3, [r3, #0]
 8007cac:	009b      	lsls	r3, r3, #2
 8007cae:	4413      	add	r3, r2
 8007cb0:	881b      	ldrh	r3, [r3, #0]
 8007cb2:	b29b      	uxth	r3, r3
 8007cb4:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007cb8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007cbc:	f8a7 3056 	strh.w	r3, [r7, #86]	@ 0x56
 8007cc0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007cc4:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8007cc8:	681a      	ldr	r2, [r3, #0]
 8007cca:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007cce:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007cd2:	681b      	ldr	r3, [r3, #0]
 8007cd4:	781b      	ldrb	r3, [r3, #0]
 8007cd6:	009b      	lsls	r3, r3, #2
 8007cd8:	441a      	add	r2, r3
 8007cda:	f8b7 3056 	ldrh.w	r3, [r7, #86]	@ 0x56
 8007cde:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007ce2:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007ce6:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 8007cea:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007cee:	b29b      	uxth	r3, r3
 8007cf0:	8013      	strh	r3, [r2, #0]

          /* each Time to write in PMA xfer_len_db will */
          ep->xfer_len_db -= len;
 8007cf2:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007cf6:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007cfa:	681b      	ldr	r3, [r3, #0]
 8007cfc:	6a1a      	ldr	r2, [r3, #32]
 8007cfe:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007d02:	1ad2      	subs	r2, r2, r3
 8007d04:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007d08:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007d0c:	681b      	ldr	r3, [r3, #0]
 8007d0e:	621a      	str	r2, [r3, #32]

          /* Fill the two first buffer in the Buffer0 & Buffer1 */
          if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 8007d10:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007d14:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8007d18:	681a      	ldr	r2, [r3, #0]
 8007d1a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007d1e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007d22:	681b      	ldr	r3, [r3, #0]
 8007d24:	781b      	ldrb	r3, [r3, #0]
 8007d26:	009b      	lsls	r3, r3, #2
 8007d28:	4413      	add	r3, r2
 8007d2a:	881b      	ldrh	r3, [r3, #0]
 8007d2c:	b29b      	uxth	r3, r3
 8007d2e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007d32:	2b00      	cmp	r3, #0
 8007d34:	f000 81c7 	beq.w	80080c6 <USB_EPStartXfer+0x550>
          {
            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8007d38:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007d3c:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8007d40:	681b      	ldr	r3, [r3, #0]
 8007d42:	633b      	str	r3, [r7, #48]	@ 0x30
 8007d44:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007d48:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007d4c:	681b      	ldr	r3, [r3, #0]
 8007d4e:	785b      	ldrb	r3, [r3, #1]
 8007d50:	2b00      	cmp	r3, #0
 8007d52:	d177      	bne.n	8007e44 <USB_EPStartXfer+0x2ce>
 8007d54:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007d58:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8007d5c:	681b      	ldr	r3, [r3, #0]
 8007d5e:	62bb      	str	r3, [r7, #40]	@ 0x28
 8007d60:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007d64:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8007d68:	681b      	ldr	r3, [r3, #0]
 8007d6a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007d6e:	b29b      	uxth	r3, r3
 8007d70:	461a      	mov	r2, r3
 8007d72:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007d74:	4413      	add	r3, r2
 8007d76:	62bb      	str	r3, [r7, #40]	@ 0x28
 8007d78:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007d7c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007d80:	681b      	ldr	r3, [r3, #0]
 8007d82:	781b      	ldrb	r3, [r3, #0]
 8007d84:	00da      	lsls	r2, r3, #3
 8007d86:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007d88:	4413      	add	r3, r2
 8007d8a:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8007d8e:	627b      	str	r3, [r7, #36]	@ 0x24
 8007d90:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007d92:	881b      	ldrh	r3, [r3, #0]
 8007d94:	b29b      	uxth	r3, r3
 8007d96:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8007d9a:	b29a      	uxth	r2, r3
 8007d9c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007d9e:	801a      	strh	r2, [r3, #0]
 8007da0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007da4:	2b00      	cmp	r3, #0
 8007da6:	d10a      	bne.n	8007dbe <USB_EPStartXfer+0x248>
 8007da8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007daa:	881b      	ldrh	r3, [r3, #0]
 8007dac:	b29b      	uxth	r3, r3
 8007dae:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007db2:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007db6:	b29a      	uxth	r2, r3
 8007db8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007dba:	801a      	strh	r2, [r3, #0]
 8007dbc:	e067      	b.n	8007e8e <USB_EPStartXfer+0x318>
 8007dbe:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007dc2:	2b3e      	cmp	r3, #62	@ 0x3e
 8007dc4:	d81c      	bhi.n	8007e00 <USB_EPStartXfer+0x28a>
 8007dc6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007dca:	085b      	lsrs	r3, r3, #1
 8007dcc:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 8007dd0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007dd4:	f003 0301 	and.w	r3, r3, #1
 8007dd8:	2b00      	cmp	r3, #0
 8007dda:	d004      	beq.n	8007de6 <USB_EPStartXfer+0x270>
 8007ddc:	f8d7 3100 	ldr.w	r3, [r7, #256]	@ 0x100
 8007de0:	3301      	adds	r3, #1
 8007de2:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 8007de6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007de8:	881b      	ldrh	r3, [r3, #0]
 8007dea:	b29a      	uxth	r2, r3
 8007dec:	f8d7 3100 	ldr.w	r3, [r7, #256]	@ 0x100
 8007df0:	b29b      	uxth	r3, r3
 8007df2:	029b      	lsls	r3, r3, #10
 8007df4:	b29b      	uxth	r3, r3
 8007df6:	4313      	orrs	r3, r2
 8007df8:	b29a      	uxth	r2, r3
 8007dfa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007dfc:	801a      	strh	r2, [r3, #0]
 8007dfe:	e046      	b.n	8007e8e <USB_EPStartXfer+0x318>
 8007e00:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007e04:	095b      	lsrs	r3, r3, #5
 8007e06:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 8007e0a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007e0e:	f003 031f 	and.w	r3, r3, #31
 8007e12:	2b00      	cmp	r3, #0
 8007e14:	d104      	bne.n	8007e20 <USB_EPStartXfer+0x2aa>
 8007e16:	f8d7 3100 	ldr.w	r3, [r7, #256]	@ 0x100
 8007e1a:	3b01      	subs	r3, #1
 8007e1c:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 8007e20:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007e22:	881b      	ldrh	r3, [r3, #0]
 8007e24:	b29a      	uxth	r2, r3
 8007e26:	f8d7 3100 	ldr.w	r3, [r7, #256]	@ 0x100
 8007e2a:	b29b      	uxth	r3, r3
 8007e2c:	029b      	lsls	r3, r3, #10
 8007e2e:	b29b      	uxth	r3, r3
 8007e30:	4313      	orrs	r3, r2
 8007e32:	b29b      	uxth	r3, r3
 8007e34:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007e38:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007e3c:	b29a      	uxth	r2, r3
 8007e3e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007e40:	801a      	strh	r2, [r3, #0]
 8007e42:	e024      	b.n	8007e8e <USB_EPStartXfer+0x318>
 8007e44:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007e48:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007e4c:	681b      	ldr	r3, [r3, #0]
 8007e4e:	785b      	ldrb	r3, [r3, #1]
 8007e50:	2b01      	cmp	r3, #1
 8007e52:	d11c      	bne.n	8007e8e <USB_EPStartXfer+0x318>
 8007e54:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007e58:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8007e5c:	681b      	ldr	r3, [r3, #0]
 8007e5e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007e62:	b29b      	uxth	r3, r3
 8007e64:	461a      	mov	r2, r3
 8007e66:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007e68:	4413      	add	r3, r2
 8007e6a:	633b      	str	r3, [r7, #48]	@ 0x30
 8007e6c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007e70:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007e74:	681b      	ldr	r3, [r3, #0]
 8007e76:	781b      	ldrb	r3, [r3, #0]
 8007e78:	00da      	lsls	r2, r3, #3
 8007e7a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007e7c:	4413      	add	r3, r2
 8007e7e:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8007e82:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8007e84:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007e88:	b29a      	uxth	r2, r3
 8007e8a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007e8c:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 8007e8e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007e92:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007e96:	681b      	ldr	r3, [r3, #0]
 8007e98:	895b      	ldrh	r3, [r3, #10]
 8007e9a:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8007e9e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007ea2:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007ea6:	681b      	ldr	r3, [r3, #0]
 8007ea8:	6959      	ldr	r1, [r3, #20]
 8007eaa:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007eae:	b29b      	uxth	r3, r3
 8007eb0:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 8007eb4:	f507 7084 	add.w	r0, r7, #264	@ 0x108
 8007eb8:	f5a0 7082 	sub.w	r0, r0, #260	@ 0x104
 8007ebc:	6800      	ldr	r0, [r0, #0]
 8007ebe:	f001 fb3a 	bl	8009536 <USB_WritePMA>
            ep->xfer_buff += len;
 8007ec2:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007ec6:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007eca:	681b      	ldr	r3, [r3, #0]
 8007ecc:	695a      	ldr	r2, [r3, #20]
 8007ece:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007ed2:	441a      	add	r2, r3
 8007ed4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007ed8:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007edc:	681b      	ldr	r3, [r3, #0]
 8007ede:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 8007ee0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007ee4:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007ee8:	681b      	ldr	r3, [r3, #0]
 8007eea:	6a1a      	ldr	r2, [r3, #32]
 8007eec:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007ef0:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007ef4:	681b      	ldr	r3, [r3, #0]
 8007ef6:	691b      	ldr	r3, [r3, #16]
 8007ef8:	429a      	cmp	r2, r3
 8007efa:	d90f      	bls.n	8007f1c <USB_EPStartXfer+0x3a6>
            {
              ep->xfer_len_db -= len;
 8007efc:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007f00:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007f04:	681b      	ldr	r3, [r3, #0]
 8007f06:	6a1a      	ldr	r2, [r3, #32]
 8007f08:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007f0c:	1ad2      	subs	r2, r2, r3
 8007f0e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007f12:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007f16:	681b      	ldr	r3, [r3, #0]
 8007f18:	621a      	str	r2, [r3, #32]
 8007f1a:	e00e      	b.n	8007f3a <USB_EPStartXfer+0x3c4>
            }
            else
            {
              len = ep->xfer_len_db;
 8007f1c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007f20:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007f24:	681b      	ldr	r3, [r3, #0]
 8007f26:	6a1b      	ldr	r3, [r3, #32]
 8007f28:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
              ep->xfer_len_db = 0U;
 8007f2c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007f30:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007f34:	681b      	ldr	r3, [r3, #0]
 8007f36:	2200      	movs	r2, #0
 8007f38:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 8007f3a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007f3e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007f42:	681b      	ldr	r3, [r3, #0]
 8007f44:	785b      	ldrb	r3, [r3, #1]
 8007f46:	2b00      	cmp	r3, #0
 8007f48:	d177      	bne.n	800803a <USB_EPStartXfer+0x4c4>
 8007f4a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007f4e:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8007f52:	681b      	ldr	r3, [r3, #0]
 8007f54:	61bb      	str	r3, [r7, #24]
 8007f56:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007f5a:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8007f5e:	681b      	ldr	r3, [r3, #0]
 8007f60:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007f64:	b29b      	uxth	r3, r3
 8007f66:	461a      	mov	r2, r3
 8007f68:	69bb      	ldr	r3, [r7, #24]
 8007f6a:	4413      	add	r3, r2
 8007f6c:	61bb      	str	r3, [r7, #24]
 8007f6e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007f72:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007f76:	681b      	ldr	r3, [r3, #0]
 8007f78:	781b      	ldrb	r3, [r3, #0]
 8007f7a:	00da      	lsls	r2, r3, #3
 8007f7c:	69bb      	ldr	r3, [r7, #24]
 8007f7e:	4413      	add	r3, r2
 8007f80:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8007f84:	617b      	str	r3, [r7, #20]
 8007f86:	697b      	ldr	r3, [r7, #20]
 8007f88:	881b      	ldrh	r3, [r3, #0]
 8007f8a:	b29b      	uxth	r3, r3
 8007f8c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8007f90:	b29a      	uxth	r2, r3
 8007f92:	697b      	ldr	r3, [r7, #20]
 8007f94:	801a      	strh	r2, [r3, #0]
 8007f96:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007f9a:	2b00      	cmp	r3, #0
 8007f9c:	d10a      	bne.n	8007fb4 <USB_EPStartXfer+0x43e>
 8007f9e:	697b      	ldr	r3, [r7, #20]
 8007fa0:	881b      	ldrh	r3, [r3, #0]
 8007fa2:	b29b      	uxth	r3, r3
 8007fa4:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007fa8:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007fac:	b29a      	uxth	r2, r3
 8007fae:	697b      	ldr	r3, [r7, #20]
 8007fb0:	801a      	strh	r2, [r3, #0]
 8007fb2:	e06d      	b.n	8008090 <USB_EPStartXfer+0x51a>
 8007fb4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007fb8:	2b3e      	cmp	r3, #62	@ 0x3e
 8007fba:	d81c      	bhi.n	8007ff6 <USB_EPStartXfer+0x480>
 8007fbc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007fc0:	085b      	lsrs	r3, r3, #1
 8007fc2:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 8007fc6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007fca:	f003 0301 	and.w	r3, r3, #1
 8007fce:	2b00      	cmp	r3, #0
 8007fd0:	d004      	beq.n	8007fdc <USB_EPStartXfer+0x466>
 8007fd2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007fd6:	3301      	adds	r3, #1
 8007fd8:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 8007fdc:	697b      	ldr	r3, [r7, #20]
 8007fde:	881b      	ldrh	r3, [r3, #0]
 8007fe0:	b29a      	uxth	r2, r3
 8007fe2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007fe6:	b29b      	uxth	r3, r3
 8007fe8:	029b      	lsls	r3, r3, #10
 8007fea:	b29b      	uxth	r3, r3
 8007fec:	4313      	orrs	r3, r2
 8007fee:	b29a      	uxth	r2, r3
 8007ff0:	697b      	ldr	r3, [r7, #20]
 8007ff2:	801a      	strh	r2, [r3, #0]
 8007ff4:	e04c      	b.n	8008090 <USB_EPStartXfer+0x51a>
 8007ff6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007ffa:	095b      	lsrs	r3, r3, #5
 8007ffc:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 8008000:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008004:	f003 031f 	and.w	r3, r3, #31
 8008008:	2b00      	cmp	r3, #0
 800800a:	d104      	bne.n	8008016 <USB_EPStartXfer+0x4a0>
 800800c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8008010:	3b01      	subs	r3, #1
 8008012:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 8008016:	697b      	ldr	r3, [r7, #20]
 8008018:	881b      	ldrh	r3, [r3, #0]
 800801a:	b29a      	uxth	r2, r3
 800801c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8008020:	b29b      	uxth	r3, r3
 8008022:	029b      	lsls	r3, r3, #10
 8008024:	b29b      	uxth	r3, r3
 8008026:	4313      	orrs	r3, r2
 8008028:	b29b      	uxth	r3, r3
 800802a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800802e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008032:	b29a      	uxth	r2, r3
 8008034:	697b      	ldr	r3, [r7, #20]
 8008036:	801a      	strh	r2, [r3, #0]
 8008038:	e02a      	b.n	8008090 <USB_EPStartXfer+0x51a>
 800803a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800803e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008042:	681b      	ldr	r3, [r3, #0]
 8008044:	785b      	ldrb	r3, [r3, #1]
 8008046:	2b01      	cmp	r3, #1
 8008048:	d122      	bne.n	8008090 <USB_EPStartXfer+0x51a>
 800804a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800804e:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8008052:	681b      	ldr	r3, [r3, #0]
 8008054:	623b      	str	r3, [r7, #32]
 8008056:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800805a:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800805e:	681b      	ldr	r3, [r3, #0]
 8008060:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008064:	b29b      	uxth	r3, r3
 8008066:	461a      	mov	r2, r3
 8008068:	6a3b      	ldr	r3, [r7, #32]
 800806a:	4413      	add	r3, r2
 800806c:	623b      	str	r3, [r7, #32]
 800806e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008072:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008076:	681b      	ldr	r3, [r3, #0]
 8008078:	781b      	ldrb	r3, [r3, #0]
 800807a:	00da      	lsls	r2, r3, #3
 800807c:	6a3b      	ldr	r3, [r7, #32]
 800807e:	4413      	add	r3, r2
 8008080:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8008084:	61fb      	str	r3, [r7, #28]
 8008086:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800808a:	b29a      	uxth	r2, r3
 800808c:	69fb      	ldr	r3, [r7, #28]
 800808e:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 8008090:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008094:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008098:	681b      	ldr	r3, [r3, #0]
 800809a:	891b      	ldrh	r3, [r3, #8]
 800809c:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 80080a0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80080a4:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80080a8:	681b      	ldr	r3, [r3, #0]
 80080aa:	6959      	ldr	r1, [r3, #20]
 80080ac:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80080b0:	b29b      	uxth	r3, r3
 80080b2:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 80080b6:	f507 7084 	add.w	r0, r7, #264	@ 0x108
 80080ba:	f5a0 7082 	sub.w	r0, r0, #260	@ 0x104
 80080be:	6800      	ldr	r0, [r0, #0]
 80080c0:	f001 fa39 	bl	8009536 <USB_WritePMA>
 80080c4:	e3ee      	b.n	80088a4 <USB_EPStartXfer+0xd2e>
          }
          else
          {
            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 80080c6:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80080ca:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80080ce:	681b      	ldr	r3, [r3, #0]
 80080d0:	785b      	ldrb	r3, [r3, #1]
 80080d2:	2b00      	cmp	r3, #0
 80080d4:	d177      	bne.n	80081c6 <USB_EPStartXfer+0x650>
 80080d6:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80080da:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80080de:	681b      	ldr	r3, [r3, #0]
 80080e0:	64bb      	str	r3, [r7, #72]	@ 0x48
 80080e2:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80080e6:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80080ea:	681b      	ldr	r3, [r3, #0]
 80080ec:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80080f0:	b29b      	uxth	r3, r3
 80080f2:	461a      	mov	r2, r3
 80080f4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80080f6:	4413      	add	r3, r2
 80080f8:	64bb      	str	r3, [r7, #72]	@ 0x48
 80080fa:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80080fe:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008102:	681b      	ldr	r3, [r3, #0]
 8008104:	781b      	ldrb	r3, [r3, #0]
 8008106:	00da      	lsls	r2, r3, #3
 8008108:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800810a:	4413      	add	r3, r2
 800810c:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8008110:	647b      	str	r3, [r7, #68]	@ 0x44
 8008112:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008114:	881b      	ldrh	r3, [r3, #0]
 8008116:	b29b      	uxth	r3, r3
 8008118:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800811c:	b29a      	uxth	r2, r3
 800811e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008120:	801a      	strh	r2, [r3, #0]
 8008122:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008126:	2b00      	cmp	r3, #0
 8008128:	d10a      	bne.n	8008140 <USB_EPStartXfer+0x5ca>
 800812a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800812c:	881b      	ldrh	r3, [r3, #0]
 800812e:	b29b      	uxth	r3, r3
 8008130:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008134:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008138:	b29a      	uxth	r2, r3
 800813a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800813c:	801a      	strh	r2, [r3, #0]
 800813e:	e06d      	b.n	800821c <USB_EPStartXfer+0x6a6>
 8008140:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008144:	2b3e      	cmp	r3, #62	@ 0x3e
 8008146:	d81c      	bhi.n	8008182 <USB_EPStartXfer+0x60c>
 8008148:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800814c:	085b      	lsrs	r3, r3, #1
 800814e:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 8008152:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008156:	f003 0301 	and.w	r3, r3, #1
 800815a:	2b00      	cmp	r3, #0
 800815c:	d004      	beq.n	8008168 <USB_EPStartXfer+0x5f2>
 800815e:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8008162:	3301      	adds	r3, #1
 8008164:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 8008168:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800816a:	881b      	ldrh	r3, [r3, #0]
 800816c:	b29a      	uxth	r2, r3
 800816e:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8008172:	b29b      	uxth	r3, r3
 8008174:	029b      	lsls	r3, r3, #10
 8008176:	b29b      	uxth	r3, r3
 8008178:	4313      	orrs	r3, r2
 800817a:	b29a      	uxth	r2, r3
 800817c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800817e:	801a      	strh	r2, [r3, #0]
 8008180:	e04c      	b.n	800821c <USB_EPStartXfer+0x6a6>
 8008182:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008186:	095b      	lsrs	r3, r3, #5
 8008188:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 800818c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008190:	f003 031f 	and.w	r3, r3, #31
 8008194:	2b00      	cmp	r3, #0
 8008196:	d104      	bne.n	80081a2 <USB_EPStartXfer+0x62c>
 8008198:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 800819c:	3b01      	subs	r3, #1
 800819e:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 80081a2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80081a4:	881b      	ldrh	r3, [r3, #0]
 80081a6:	b29a      	uxth	r2, r3
 80081a8:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 80081ac:	b29b      	uxth	r3, r3
 80081ae:	029b      	lsls	r3, r3, #10
 80081b0:	b29b      	uxth	r3, r3
 80081b2:	4313      	orrs	r3, r2
 80081b4:	b29b      	uxth	r3, r3
 80081b6:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80081ba:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80081be:	b29a      	uxth	r2, r3
 80081c0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80081c2:	801a      	strh	r2, [r3, #0]
 80081c4:	e02a      	b.n	800821c <USB_EPStartXfer+0x6a6>
 80081c6:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80081ca:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80081ce:	681b      	ldr	r3, [r3, #0]
 80081d0:	785b      	ldrb	r3, [r3, #1]
 80081d2:	2b01      	cmp	r3, #1
 80081d4:	d122      	bne.n	800821c <USB_EPStartXfer+0x6a6>
 80081d6:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80081da:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80081de:	681b      	ldr	r3, [r3, #0]
 80081e0:	653b      	str	r3, [r7, #80]	@ 0x50
 80081e2:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80081e6:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80081ea:	681b      	ldr	r3, [r3, #0]
 80081ec:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80081f0:	b29b      	uxth	r3, r3
 80081f2:	461a      	mov	r2, r3
 80081f4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80081f6:	4413      	add	r3, r2
 80081f8:	653b      	str	r3, [r7, #80]	@ 0x50
 80081fa:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80081fe:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008202:	681b      	ldr	r3, [r3, #0]
 8008204:	781b      	ldrb	r3, [r3, #0]
 8008206:	00da      	lsls	r2, r3, #3
 8008208:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800820a:	4413      	add	r3, r2
 800820c:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8008210:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8008212:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008216:	b29a      	uxth	r2, r3
 8008218:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800821a:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 800821c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008220:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008224:	681b      	ldr	r3, [r3, #0]
 8008226:	891b      	ldrh	r3, [r3, #8]
 8008228:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800822c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008230:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008234:	681b      	ldr	r3, [r3, #0]
 8008236:	6959      	ldr	r1, [r3, #20]
 8008238:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800823c:	b29b      	uxth	r3, r3
 800823e:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 8008242:	f507 7084 	add.w	r0, r7, #264	@ 0x108
 8008246:	f5a0 7082 	sub.w	r0, r0, #260	@ 0x104
 800824a:	6800      	ldr	r0, [r0, #0]
 800824c:	f001 f973 	bl	8009536 <USB_WritePMA>
            ep->xfer_buff += len;
 8008250:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008254:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008258:	681b      	ldr	r3, [r3, #0]
 800825a:	695a      	ldr	r2, [r3, #20]
 800825c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008260:	441a      	add	r2, r3
 8008262:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008266:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800826a:	681b      	ldr	r3, [r3, #0]
 800826c:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 800826e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008272:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008276:	681b      	ldr	r3, [r3, #0]
 8008278:	6a1a      	ldr	r2, [r3, #32]
 800827a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800827e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008282:	681b      	ldr	r3, [r3, #0]
 8008284:	691b      	ldr	r3, [r3, #16]
 8008286:	429a      	cmp	r2, r3
 8008288:	d90f      	bls.n	80082aa <USB_EPStartXfer+0x734>
            {
              ep->xfer_len_db -= len;
 800828a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800828e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008292:	681b      	ldr	r3, [r3, #0]
 8008294:	6a1a      	ldr	r2, [r3, #32]
 8008296:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800829a:	1ad2      	subs	r2, r2, r3
 800829c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80082a0:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80082a4:	681b      	ldr	r3, [r3, #0]
 80082a6:	621a      	str	r2, [r3, #32]
 80082a8:	e00e      	b.n	80082c8 <USB_EPStartXfer+0x752>
            }
            else
            {
              len = ep->xfer_len_db;
 80082aa:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80082ae:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80082b2:	681b      	ldr	r3, [r3, #0]
 80082b4:	6a1b      	ldr	r3, [r3, #32]
 80082b6:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
              ep->xfer_len_db = 0U;
 80082ba:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80082be:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80082c2:	681b      	ldr	r3, [r3, #0]
 80082c4:	2200      	movs	r2, #0
 80082c6:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 80082c8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80082cc:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80082d0:	681b      	ldr	r3, [r3, #0]
 80082d2:	643b      	str	r3, [r7, #64]	@ 0x40
 80082d4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80082d8:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80082dc:	681b      	ldr	r3, [r3, #0]
 80082de:	785b      	ldrb	r3, [r3, #1]
 80082e0:	2b00      	cmp	r3, #0
 80082e2:	d177      	bne.n	80083d4 <USB_EPStartXfer+0x85e>
 80082e4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80082e8:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80082ec:	681b      	ldr	r3, [r3, #0]
 80082ee:	63bb      	str	r3, [r7, #56]	@ 0x38
 80082f0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80082f4:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80082f8:	681b      	ldr	r3, [r3, #0]
 80082fa:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80082fe:	b29b      	uxth	r3, r3
 8008300:	461a      	mov	r2, r3
 8008302:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008304:	4413      	add	r3, r2
 8008306:	63bb      	str	r3, [r7, #56]	@ 0x38
 8008308:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800830c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008310:	681b      	ldr	r3, [r3, #0]
 8008312:	781b      	ldrb	r3, [r3, #0]
 8008314:	00da      	lsls	r2, r3, #3
 8008316:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008318:	4413      	add	r3, r2
 800831a:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800831e:	637b      	str	r3, [r7, #52]	@ 0x34
 8008320:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008322:	881b      	ldrh	r3, [r3, #0]
 8008324:	b29b      	uxth	r3, r3
 8008326:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800832a:	b29a      	uxth	r2, r3
 800832c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800832e:	801a      	strh	r2, [r3, #0]
 8008330:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008334:	2b00      	cmp	r3, #0
 8008336:	d10a      	bne.n	800834e <USB_EPStartXfer+0x7d8>
 8008338:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800833a:	881b      	ldrh	r3, [r3, #0]
 800833c:	b29b      	uxth	r3, r3
 800833e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008342:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008346:	b29a      	uxth	r2, r3
 8008348:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800834a:	801a      	strh	r2, [r3, #0]
 800834c:	e067      	b.n	800841e <USB_EPStartXfer+0x8a8>
 800834e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008352:	2b3e      	cmp	r3, #62	@ 0x3e
 8008354:	d81c      	bhi.n	8008390 <USB_EPStartXfer+0x81a>
 8008356:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800835a:	085b      	lsrs	r3, r3, #1
 800835c:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 8008360:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008364:	f003 0301 	and.w	r3, r3, #1
 8008368:	2b00      	cmp	r3, #0
 800836a:	d004      	beq.n	8008376 <USB_EPStartXfer+0x800>
 800836c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008370:	3301      	adds	r3, #1
 8008372:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 8008376:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008378:	881b      	ldrh	r3, [r3, #0]
 800837a:	b29a      	uxth	r2, r3
 800837c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008380:	b29b      	uxth	r3, r3
 8008382:	029b      	lsls	r3, r3, #10
 8008384:	b29b      	uxth	r3, r3
 8008386:	4313      	orrs	r3, r2
 8008388:	b29a      	uxth	r2, r3
 800838a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800838c:	801a      	strh	r2, [r3, #0]
 800838e:	e046      	b.n	800841e <USB_EPStartXfer+0x8a8>
 8008390:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008394:	095b      	lsrs	r3, r3, #5
 8008396:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 800839a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800839e:	f003 031f 	and.w	r3, r3, #31
 80083a2:	2b00      	cmp	r3, #0
 80083a4:	d104      	bne.n	80083b0 <USB_EPStartXfer+0x83a>
 80083a6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80083aa:	3b01      	subs	r3, #1
 80083ac:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 80083b0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80083b2:	881b      	ldrh	r3, [r3, #0]
 80083b4:	b29a      	uxth	r2, r3
 80083b6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80083ba:	b29b      	uxth	r3, r3
 80083bc:	029b      	lsls	r3, r3, #10
 80083be:	b29b      	uxth	r3, r3
 80083c0:	4313      	orrs	r3, r2
 80083c2:	b29b      	uxth	r3, r3
 80083c4:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80083c8:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80083cc:	b29a      	uxth	r2, r3
 80083ce:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80083d0:	801a      	strh	r2, [r3, #0]
 80083d2:	e024      	b.n	800841e <USB_EPStartXfer+0x8a8>
 80083d4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80083d8:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80083dc:	681b      	ldr	r3, [r3, #0]
 80083de:	785b      	ldrb	r3, [r3, #1]
 80083e0:	2b01      	cmp	r3, #1
 80083e2:	d11c      	bne.n	800841e <USB_EPStartXfer+0x8a8>
 80083e4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80083e8:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80083ec:	681b      	ldr	r3, [r3, #0]
 80083ee:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80083f2:	b29b      	uxth	r3, r3
 80083f4:	461a      	mov	r2, r3
 80083f6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80083f8:	4413      	add	r3, r2
 80083fa:	643b      	str	r3, [r7, #64]	@ 0x40
 80083fc:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008400:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008404:	681b      	ldr	r3, [r3, #0]
 8008406:	781b      	ldrb	r3, [r3, #0]
 8008408:	00da      	lsls	r2, r3, #3
 800840a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800840c:	4413      	add	r3, r2
 800840e:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8008412:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008414:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008418:	b29a      	uxth	r2, r3
 800841a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800841c:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 800841e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008422:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008426:	681b      	ldr	r3, [r3, #0]
 8008428:	895b      	ldrh	r3, [r3, #10]
 800842a:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800842e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008432:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008436:	681b      	ldr	r3, [r3, #0]
 8008438:	6959      	ldr	r1, [r3, #20]
 800843a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800843e:	b29b      	uxth	r3, r3
 8008440:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 8008444:	f507 7084 	add.w	r0, r7, #264	@ 0x108
 8008448:	f5a0 7082 	sub.w	r0, r0, #260	@ 0x104
 800844c:	6800      	ldr	r0, [r0, #0]
 800844e:	f001 f872 	bl	8009536 <USB_WritePMA>
 8008452:	e227      	b.n	80088a4 <USB_EPStartXfer+0xd2e>
          }
        }
        /* auto Switch to single buffer mode when transfer <Mps no need to manage in double buffer */
        else
        {
          len = ep->xfer_len_db;
 8008454:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008458:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800845c:	681b      	ldr	r3, [r3, #0]
 800845e:	6a1b      	ldr	r3, [r3, #32]
 8008460:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104

          /* disable double buffer mode for Bulk endpoint */
          PCD_CLEAR_BULK_EP_DBUF(USBx, ep->num);
 8008464:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008468:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800846c:	681a      	ldr	r2, [r3, #0]
 800846e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008472:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008476:	681b      	ldr	r3, [r3, #0]
 8008478:	781b      	ldrb	r3, [r3, #0]
 800847a:	009b      	lsls	r3, r3, #2
 800847c:	4413      	add	r3, r2
 800847e:	881b      	ldrh	r3, [r3, #0]
 8008480:	b29b      	uxth	r3, r3
 8008482:	f423 43e2 	bic.w	r3, r3, #28928	@ 0x7100
 8008486:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800848a:	f8a7 3062 	strh.w	r3, [r7, #98]	@ 0x62
 800848e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008492:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8008496:	681a      	ldr	r2, [r3, #0]
 8008498:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800849c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80084a0:	681b      	ldr	r3, [r3, #0]
 80084a2:	781b      	ldrb	r3, [r3, #0]
 80084a4:	009b      	lsls	r3, r3, #2
 80084a6:	441a      	add	r2, r3
 80084a8:	f8b7 3062 	ldrh.w	r3, [r7, #98]	@ 0x62
 80084ac:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80084b0:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80084b4:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80084b8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80084bc:	b29b      	uxth	r3, r3
 80084be:	8013      	strh	r3, [r2, #0]

          /* Set Tx count with nbre of byte to be transmitted */
          PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 80084c0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80084c4:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80084c8:	681b      	ldr	r3, [r3, #0]
 80084ca:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80084cc:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80084d0:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80084d4:	681b      	ldr	r3, [r3, #0]
 80084d6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80084da:	b29b      	uxth	r3, r3
 80084dc:	461a      	mov	r2, r3
 80084de:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80084e0:	4413      	add	r3, r2
 80084e2:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80084e4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80084e8:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80084ec:	681b      	ldr	r3, [r3, #0]
 80084ee:	781b      	ldrb	r3, [r3, #0]
 80084f0:	00da      	lsls	r2, r3, #3
 80084f2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80084f4:	4413      	add	r3, r2
 80084f6:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 80084fa:	65bb      	str	r3, [r7, #88]	@ 0x58
 80084fc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008500:	b29a      	uxth	r2, r3
 8008502:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8008504:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 8008506:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800850a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800850e:	681b      	ldr	r3, [r3, #0]
 8008510:	891b      	ldrh	r3, [r3, #8]
 8008512:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8008516:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800851a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800851e:	681b      	ldr	r3, [r3, #0]
 8008520:	6959      	ldr	r1, [r3, #20]
 8008522:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008526:	b29b      	uxth	r3, r3
 8008528:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800852c:	f507 7084 	add.w	r0, r7, #264	@ 0x108
 8008530:	f5a0 7082 	sub.w	r0, r0, #260	@ 0x104
 8008534:	6800      	ldr	r0, [r0, #0]
 8008536:	f000 fffe 	bl	8009536 <USB_WritePMA>
 800853a:	e1b3      	b.n	80088a4 <USB_EPStartXfer+0xd2e>
        }
      }
      else /* manage isochronous double buffer IN mode */
      {
        /* each Time to write in PMA xfer_len_db will */
        ep->xfer_len_db -= len;
 800853c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008540:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008544:	681b      	ldr	r3, [r3, #0]
 8008546:	6a1a      	ldr	r2, [r3, #32]
 8008548:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800854c:	1ad2      	subs	r2, r2, r3
 800854e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008552:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008556:	681b      	ldr	r3, [r3, #0]
 8008558:	621a      	str	r2, [r3, #32]

        /* Fill the data buffer */
        if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 800855a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800855e:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8008562:	681a      	ldr	r2, [r3, #0]
 8008564:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008568:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800856c:	681b      	ldr	r3, [r3, #0]
 800856e:	781b      	ldrb	r3, [r3, #0]
 8008570:	009b      	lsls	r3, r3, #2
 8008572:	4413      	add	r3, r2
 8008574:	881b      	ldrh	r3, [r3, #0]
 8008576:	b29b      	uxth	r3, r3
 8008578:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800857c:	2b00      	cmp	r3, #0
 800857e:	f000 80c6 	beq.w	800870e <USB_EPStartXfer+0xb98>
        {
          /* Set the Double buffer counter for pmabuffer1 */
          PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8008582:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008586:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800858a:	681b      	ldr	r3, [r3, #0]
 800858c:	673b      	str	r3, [r7, #112]	@ 0x70
 800858e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008592:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008596:	681b      	ldr	r3, [r3, #0]
 8008598:	785b      	ldrb	r3, [r3, #1]
 800859a:	2b00      	cmp	r3, #0
 800859c:	d177      	bne.n	800868e <USB_EPStartXfer+0xb18>
 800859e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80085a2:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80085a6:	681b      	ldr	r3, [r3, #0]
 80085a8:	66bb      	str	r3, [r7, #104]	@ 0x68
 80085aa:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80085ae:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80085b2:	681b      	ldr	r3, [r3, #0]
 80085b4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80085b8:	b29b      	uxth	r3, r3
 80085ba:	461a      	mov	r2, r3
 80085bc:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80085be:	4413      	add	r3, r2
 80085c0:	66bb      	str	r3, [r7, #104]	@ 0x68
 80085c2:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80085c6:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80085ca:	681b      	ldr	r3, [r3, #0]
 80085cc:	781b      	ldrb	r3, [r3, #0]
 80085ce:	00da      	lsls	r2, r3, #3
 80085d0:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80085d2:	4413      	add	r3, r2
 80085d4:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 80085d8:	667b      	str	r3, [r7, #100]	@ 0x64
 80085da:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80085dc:	881b      	ldrh	r3, [r3, #0]
 80085de:	b29b      	uxth	r3, r3
 80085e0:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80085e4:	b29a      	uxth	r2, r3
 80085e6:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80085e8:	801a      	strh	r2, [r3, #0]
 80085ea:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80085ee:	2b00      	cmp	r3, #0
 80085f0:	d10a      	bne.n	8008608 <USB_EPStartXfer+0xa92>
 80085f2:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80085f4:	881b      	ldrh	r3, [r3, #0]
 80085f6:	b29b      	uxth	r3, r3
 80085f8:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80085fc:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008600:	b29a      	uxth	r2, r3
 8008602:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8008604:	801a      	strh	r2, [r3, #0]
 8008606:	e067      	b.n	80086d8 <USB_EPStartXfer+0xb62>
 8008608:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800860c:	2b3e      	cmp	r3, #62	@ 0x3e
 800860e:	d81c      	bhi.n	800864a <USB_EPStartXfer+0xad4>
 8008610:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008614:	085b      	lsrs	r3, r3, #1
 8008616:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 800861a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800861e:	f003 0301 	and.w	r3, r3, #1
 8008622:	2b00      	cmp	r3, #0
 8008624:	d004      	beq.n	8008630 <USB_EPStartXfer+0xaba>
 8008626:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 800862a:	3301      	adds	r3, #1
 800862c:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 8008630:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8008632:	881b      	ldrh	r3, [r3, #0]
 8008634:	b29a      	uxth	r2, r3
 8008636:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 800863a:	b29b      	uxth	r3, r3
 800863c:	029b      	lsls	r3, r3, #10
 800863e:	b29b      	uxth	r3, r3
 8008640:	4313      	orrs	r3, r2
 8008642:	b29a      	uxth	r2, r3
 8008644:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8008646:	801a      	strh	r2, [r3, #0]
 8008648:	e046      	b.n	80086d8 <USB_EPStartXfer+0xb62>
 800864a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800864e:	095b      	lsrs	r3, r3, #5
 8008650:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 8008654:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008658:	f003 031f 	and.w	r3, r3, #31
 800865c:	2b00      	cmp	r3, #0
 800865e:	d104      	bne.n	800866a <USB_EPStartXfer+0xaf4>
 8008660:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 8008664:	3b01      	subs	r3, #1
 8008666:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 800866a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800866c:	881b      	ldrh	r3, [r3, #0]
 800866e:	b29a      	uxth	r2, r3
 8008670:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 8008674:	b29b      	uxth	r3, r3
 8008676:	029b      	lsls	r3, r3, #10
 8008678:	b29b      	uxth	r3, r3
 800867a:	4313      	orrs	r3, r2
 800867c:	b29b      	uxth	r3, r3
 800867e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008682:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008686:	b29a      	uxth	r2, r3
 8008688:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800868a:	801a      	strh	r2, [r3, #0]
 800868c:	e024      	b.n	80086d8 <USB_EPStartXfer+0xb62>
 800868e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008692:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008696:	681b      	ldr	r3, [r3, #0]
 8008698:	785b      	ldrb	r3, [r3, #1]
 800869a:	2b01      	cmp	r3, #1
 800869c:	d11c      	bne.n	80086d8 <USB_EPStartXfer+0xb62>
 800869e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80086a2:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80086a6:	681b      	ldr	r3, [r3, #0]
 80086a8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80086ac:	b29b      	uxth	r3, r3
 80086ae:	461a      	mov	r2, r3
 80086b0:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80086b2:	4413      	add	r3, r2
 80086b4:	673b      	str	r3, [r7, #112]	@ 0x70
 80086b6:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80086ba:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80086be:	681b      	ldr	r3, [r3, #0]
 80086c0:	781b      	ldrb	r3, [r3, #0]
 80086c2:	00da      	lsls	r2, r3, #3
 80086c4:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80086c6:	4413      	add	r3, r2
 80086c8:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 80086cc:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80086ce:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80086d2:	b29a      	uxth	r2, r3
 80086d4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80086d6:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr1;
 80086d8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80086dc:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80086e0:	681b      	ldr	r3, [r3, #0]
 80086e2:	895b      	ldrh	r3, [r3, #10]
 80086e4:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 80086e8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80086ec:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80086f0:	681b      	ldr	r3, [r3, #0]
 80086f2:	6959      	ldr	r1, [r3, #20]
 80086f4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80086f8:	b29b      	uxth	r3, r3
 80086fa:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 80086fe:	f507 7084 	add.w	r0, r7, #264	@ 0x108
 8008702:	f5a0 7082 	sub.w	r0, r0, #260	@ 0x104
 8008706:	6800      	ldr	r0, [r0, #0]
 8008708:	f000 ff15 	bl	8009536 <USB_WritePMA>
 800870c:	e0ca      	b.n	80088a4 <USB_EPStartXfer+0xd2e>
        }
        else
        {
          /* Set the Double buffer counter for pmabuffer0 */
          PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 800870e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008712:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008716:	681b      	ldr	r3, [r3, #0]
 8008718:	785b      	ldrb	r3, [r3, #1]
 800871a:	2b00      	cmp	r3, #0
 800871c:	d177      	bne.n	800880e <USB_EPStartXfer+0xc98>
 800871e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008722:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8008726:	681b      	ldr	r3, [r3, #0]
 8008728:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800872a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800872e:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8008732:	681b      	ldr	r3, [r3, #0]
 8008734:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008738:	b29b      	uxth	r3, r3
 800873a:	461a      	mov	r2, r3
 800873c:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800873e:	4413      	add	r3, r2
 8008740:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8008742:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008746:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800874a:	681b      	ldr	r3, [r3, #0]
 800874c:	781b      	ldrb	r3, [r3, #0]
 800874e:	00da      	lsls	r2, r3, #3
 8008750:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8008752:	4413      	add	r3, r2
 8008754:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8008758:	67bb      	str	r3, [r7, #120]	@ 0x78
 800875a:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800875c:	881b      	ldrh	r3, [r3, #0]
 800875e:	b29b      	uxth	r3, r3
 8008760:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8008764:	b29a      	uxth	r2, r3
 8008766:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8008768:	801a      	strh	r2, [r3, #0]
 800876a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800876e:	2b00      	cmp	r3, #0
 8008770:	d10a      	bne.n	8008788 <USB_EPStartXfer+0xc12>
 8008772:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8008774:	881b      	ldrh	r3, [r3, #0]
 8008776:	b29b      	uxth	r3, r3
 8008778:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800877c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008780:	b29a      	uxth	r2, r3
 8008782:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8008784:	801a      	strh	r2, [r3, #0]
 8008786:	e073      	b.n	8008870 <USB_EPStartXfer+0xcfa>
 8008788:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800878c:	2b3e      	cmp	r3, #62	@ 0x3e
 800878e:	d81c      	bhi.n	80087ca <USB_EPStartXfer+0xc54>
 8008790:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008794:	085b      	lsrs	r3, r3, #1
 8008796:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 800879a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800879e:	f003 0301 	and.w	r3, r3, #1
 80087a2:	2b00      	cmp	r3, #0
 80087a4:	d004      	beq.n	80087b0 <USB_EPStartXfer+0xc3a>
 80087a6:	f8d7 30ec 	ldr.w	r3, [r7, #236]	@ 0xec
 80087aa:	3301      	adds	r3, #1
 80087ac:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 80087b0:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80087b2:	881b      	ldrh	r3, [r3, #0]
 80087b4:	b29a      	uxth	r2, r3
 80087b6:	f8d7 30ec 	ldr.w	r3, [r7, #236]	@ 0xec
 80087ba:	b29b      	uxth	r3, r3
 80087bc:	029b      	lsls	r3, r3, #10
 80087be:	b29b      	uxth	r3, r3
 80087c0:	4313      	orrs	r3, r2
 80087c2:	b29a      	uxth	r2, r3
 80087c4:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80087c6:	801a      	strh	r2, [r3, #0]
 80087c8:	e052      	b.n	8008870 <USB_EPStartXfer+0xcfa>
 80087ca:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80087ce:	095b      	lsrs	r3, r3, #5
 80087d0:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 80087d4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80087d8:	f003 031f 	and.w	r3, r3, #31
 80087dc:	2b00      	cmp	r3, #0
 80087de:	d104      	bne.n	80087ea <USB_EPStartXfer+0xc74>
 80087e0:	f8d7 30ec 	ldr.w	r3, [r7, #236]	@ 0xec
 80087e4:	3b01      	subs	r3, #1
 80087e6:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 80087ea:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80087ec:	881b      	ldrh	r3, [r3, #0]
 80087ee:	b29a      	uxth	r2, r3
 80087f0:	f8d7 30ec 	ldr.w	r3, [r7, #236]	@ 0xec
 80087f4:	b29b      	uxth	r3, r3
 80087f6:	029b      	lsls	r3, r3, #10
 80087f8:	b29b      	uxth	r3, r3
 80087fa:	4313      	orrs	r3, r2
 80087fc:	b29b      	uxth	r3, r3
 80087fe:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008802:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008806:	b29a      	uxth	r2, r3
 8008808:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800880a:	801a      	strh	r2, [r3, #0]
 800880c:	e030      	b.n	8008870 <USB_EPStartXfer+0xcfa>
 800880e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008812:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008816:	681b      	ldr	r3, [r3, #0]
 8008818:	785b      	ldrb	r3, [r3, #1]
 800881a:	2b01      	cmp	r3, #1
 800881c:	d128      	bne.n	8008870 <USB_EPStartXfer+0xcfa>
 800881e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008822:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8008826:	681b      	ldr	r3, [r3, #0]
 8008828:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800882c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008830:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8008834:	681b      	ldr	r3, [r3, #0]
 8008836:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800883a:	b29b      	uxth	r3, r3
 800883c:	461a      	mov	r2, r3
 800883e:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8008842:	4413      	add	r3, r2
 8008844:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8008848:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800884c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008850:	681b      	ldr	r3, [r3, #0]
 8008852:	781b      	ldrb	r3, [r3, #0]
 8008854:	00da      	lsls	r2, r3, #3
 8008856:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800885a:	4413      	add	r3, r2
 800885c:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8008860:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8008864:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008868:	b29a      	uxth	r2, r3
 800886a:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800886e:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 8008870:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008874:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008878:	681b      	ldr	r3, [r3, #0]
 800887a:	891b      	ldrh	r3, [r3, #8]
 800887c:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8008880:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008884:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008888:	681b      	ldr	r3, [r3, #0]
 800888a:	6959      	ldr	r1, [r3, #20]
 800888c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008890:	b29b      	uxth	r3, r3
 8008892:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 8008896:	f507 7084 	add.w	r0, r7, #264	@ 0x108
 800889a:	f5a0 7082 	sub.w	r0, r0, #260	@ 0x104
 800889e:	6800      	ldr	r0, [r0, #0]
 80088a0:	f000 fe49 	bl	8009536 <USB_WritePMA>
        }
      }
    }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_VALID);
 80088a4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80088a8:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80088ac:	681a      	ldr	r2, [r3, #0]
 80088ae:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80088b2:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80088b6:	681b      	ldr	r3, [r3, #0]
 80088b8:	781b      	ldrb	r3, [r3, #0]
 80088ba:	009b      	lsls	r3, r3, #2
 80088bc:	4413      	add	r3, r2
 80088be:	881b      	ldrh	r3, [r3, #0]
 80088c0:	b29b      	uxth	r3, r3
 80088c2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80088c6:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80088ca:	817b      	strh	r3, [r7, #10]
 80088cc:	897b      	ldrh	r3, [r7, #10]
 80088ce:	f083 0310 	eor.w	r3, r3, #16
 80088d2:	817b      	strh	r3, [r7, #10]
 80088d4:	897b      	ldrh	r3, [r7, #10]
 80088d6:	f083 0320 	eor.w	r3, r3, #32
 80088da:	817b      	strh	r3, [r7, #10]
 80088dc:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80088e0:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80088e4:	681a      	ldr	r2, [r3, #0]
 80088e6:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80088ea:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80088ee:	681b      	ldr	r3, [r3, #0]
 80088f0:	781b      	ldrb	r3, [r3, #0]
 80088f2:	009b      	lsls	r3, r3, #2
 80088f4:	441a      	add	r2, r3
 80088f6:	897b      	ldrh	r3, [r7, #10]
 80088f8:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80088fc:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008900:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8008904:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008908:	b29b      	uxth	r3, r3
 800890a:	8013      	strh	r3, [r2, #0]
 800890c:	f000 bcdf 	b.w	80092ce <USB_EPStartXfer+0x1758>
  }
  else /* OUT endpoint */
  {
    if (ep->doublebuffer == 0U)
 8008910:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008914:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008918:	681b      	ldr	r3, [r3, #0]
 800891a:	7b1b      	ldrb	r3, [r3, #12]
 800891c:	2b00      	cmp	r3, #0
 800891e:	f040 80bc 	bne.w	8008a9a <USB_EPStartXfer+0xf24>
    {
      /* Multi packet transfer */
      if (ep->xfer_len > ep->maxpacket)
 8008922:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008926:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800892a:	681b      	ldr	r3, [r3, #0]
 800892c:	699a      	ldr	r2, [r3, #24]
 800892e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008932:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008936:	681b      	ldr	r3, [r3, #0]
 8008938:	691b      	ldr	r3, [r3, #16]
 800893a:	429a      	cmp	r2, r3
 800893c:	d917      	bls.n	800896e <USB_EPStartXfer+0xdf8>
      {
        len = ep->maxpacket;
 800893e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008942:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008946:	681b      	ldr	r3, [r3, #0]
 8008948:	691b      	ldr	r3, [r3, #16]
 800894a:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
        ep->xfer_len -= len;
 800894e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008952:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008956:	681b      	ldr	r3, [r3, #0]
 8008958:	699a      	ldr	r2, [r3, #24]
 800895a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800895e:	1ad2      	subs	r2, r2, r3
 8008960:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008964:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008968:	681b      	ldr	r3, [r3, #0]
 800896a:	619a      	str	r2, [r3, #24]
 800896c:	e00e      	b.n	800898c <USB_EPStartXfer+0xe16>
      }
      else
      {
        len = ep->xfer_len;
 800896e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008972:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008976:	681b      	ldr	r3, [r3, #0]
 8008978:	699b      	ldr	r3, [r3, #24]
 800897a:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
        ep->xfer_len = 0U;
 800897e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008982:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008986:	681b      	ldr	r3, [r3, #0]
 8008988:	2200      	movs	r2, #0
 800898a:	619a      	str	r2, [r3, #24]
      }
      /* configure and validate Rx endpoint */
      PCD_SET_EP_RX_CNT(USBx, ep->num, len);
 800898c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008990:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8008994:	681b      	ldr	r3, [r3, #0]
 8008996:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800899a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800899e:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80089a2:	681b      	ldr	r3, [r3, #0]
 80089a4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80089a8:	b29b      	uxth	r3, r3
 80089aa:	461a      	mov	r2, r3
 80089ac:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80089b0:	4413      	add	r3, r2
 80089b2:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80089b6:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80089ba:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80089be:	681b      	ldr	r3, [r3, #0]
 80089c0:	781b      	ldrb	r3, [r3, #0]
 80089c2:	00da      	lsls	r2, r3, #3
 80089c4:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80089c8:	4413      	add	r3, r2
 80089ca:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 80089ce:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 80089d2:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80089d6:	881b      	ldrh	r3, [r3, #0]
 80089d8:	b29b      	uxth	r3, r3
 80089da:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80089de:	b29a      	uxth	r2, r3
 80089e0:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80089e4:	801a      	strh	r2, [r3, #0]
 80089e6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80089ea:	2b00      	cmp	r3, #0
 80089ec:	d10d      	bne.n	8008a0a <USB_EPStartXfer+0xe94>
 80089ee:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80089f2:	881b      	ldrh	r3, [r3, #0]
 80089f4:	b29b      	uxth	r3, r3
 80089f6:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80089fa:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80089fe:	b29a      	uxth	r2, r3
 8008a00:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8008a04:	801a      	strh	r2, [r3, #0]
 8008a06:	f000 bc28 	b.w	800925a <USB_EPStartXfer+0x16e4>
 8008a0a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008a0e:	2b3e      	cmp	r3, #62	@ 0x3e
 8008a10:	d81f      	bhi.n	8008a52 <USB_EPStartXfer+0xedc>
 8008a12:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008a16:	085b      	lsrs	r3, r3, #1
 8008a18:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8008a1c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008a20:	f003 0301 	and.w	r3, r3, #1
 8008a24:	2b00      	cmp	r3, #0
 8008a26:	d004      	beq.n	8008a32 <USB_EPStartXfer+0xebc>
 8008a28:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 8008a2c:	3301      	adds	r3, #1
 8008a2e:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8008a32:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8008a36:	881b      	ldrh	r3, [r3, #0]
 8008a38:	b29a      	uxth	r2, r3
 8008a3a:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 8008a3e:	b29b      	uxth	r3, r3
 8008a40:	029b      	lsls	r3, r3, #10
 8008a42:	b29b      	uxth	r3, r3
 8008a44:	4313      	orrs	r3, r2
 8008a46:	b29a      	uxth	r2, r3
 8008a48:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8008a4c:	801a      	strh	r2, [r3, #0]
 8008a4e:	f000 bc04 	b.w	800925a <USB_EPStartXfer+0x16e4>
 8008a52:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008a56:	095b      	lsrs	r3, r3, #5
 8008a58:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8008a5c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008a60:	f003 031f 	and.w	r3, r3, #31
 8008a64:	2b00      	cmp	r3, #0
 8008a66:	d104      	bne.n	8008a72 <USB_EPStartXfer+0xefc>
 8008a68:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 8008a6c:	3b01      	subs	r3, #1
 8008a6e:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8008a72:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8008a76:	881b      	ldrh	r3, [r3, #0]
 8008a78:	b29a      	uxth	r2, r3
 8008a7a:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 8008a7e:	b29b      	uxth	r3, r3
 8008a80:	029b      	lsls	r3, r3, #10
 8008a82:	b29b      	uxth	r3, r3
 8008a84:	4313      	orrs	r3, r2
 8008a86:	b29b      	uxth	r3, r3
 8008a88:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008a8c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008a90:	b29a      	uxth	r2, r3
 8008a92:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8008a96:	801a      	strh	r2, [r3, #0]
 8008a98:	e3df      	b.n	800925a <USB_EPStartXfer+0x16e4>
#if (USE_USB_DOUBLE_BUFFER == 1U)
    else
    {
      /* First Transfer Coming From HAL_PCD_EP_Receive & From ISR */
      /* Set the Double buffer counter */
      if (ep->type == EP_TYPE_BULK)
 8008a9a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008a9e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008aa2:	681b      	ldr	r3, [r3, #0]
 8008aa4:	78db      	ldrb	r3, [r3, #3]
 8008aa6:	2b02      	cmp	r3, #2
 8008aa8:	f040 8218 	bne.w	8008edc <USB_EPStartXfer+0x1366>
      {
        PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, ep->maxpacket);
 8008aac:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008ab0:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008ab4:	681b      	ldr	r3, [r3, #0]
 8008ab6:	785b      	ldrb	r3, [r3, #1]
 8008ab8:	2b00      	cmp	r3, #0
 8008aba:	f040 809d 	bne.w	8008bf8 <USB_EPStartXfer+0x1082>
 8008abe:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008ac2:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8008ac6:	681b      	ldr	r3, [r3, #0]
 8008ac8:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8008acc:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008ad0:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8008ad4:	681b      	ldr	r3, [r3, #0]
 8008ad6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008ada:	b29b      	uxth	r3, r3
 8008adc:	461a      	mov	r2, r3
 8008ade:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8008ae2:	4413      	add	r3, r2
 8008ae4:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8008ae8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008aec:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008af0:	681b      	ldr	r3, [r3, #0]
 8008af2:	781b      	ldrb	r3, [r3, #0]
 8008af4:	00da      	lsls	r2, r3, #3
 8008af6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8008afa:	4413      	add	r3, r2
 8008afc:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8008b00:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8008b04:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8008b08:	881b      	ldrh	r3, [r3, #0]
 8008b0a:	b29b      	uxth	r3, r3
 8008b0c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8008b10:	b29a      	uxth	r2, r3
 8008b12:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8008b16:	801a      	strh	r2, [r3, #0]
 8008b18:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008b1c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008b20:	681b      	ldr	r3, [r3, #0]
 8008b22:	691b      	ldr	r3, [r3, #16]
 8008b24:	2b00      	cmp	r3, #0
 8008b26:	d10c      	bne.n	8008b42 <USB_EPStartXfer+0xfcc>
 8008b28:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8008b2c:	881b      	ldrh	r3, [r3, #0]
 8008b2e:	b29b      	uxth	r3, r3
 8008b30:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008b34:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008b38:	b29a      	uxth	r2, r3
 8008b3a:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8008b3e:	801a      	strh	r2, [r3, #0]
 8008b40:	e08f      	b.n	8008c62 <USB_EPStartXfer+0x10ec>
 8008b42:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008b46:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008b4a:	681b      	ldr	r3, [r3, #0]
 8008b4c:	691b      	ldr	r3, [r3, #16]
 8008b4e:	2b3e      	cmp	r3, #62	@ 0x3e
 8008b50:	d826      	bhi.n	8008ba0 <USB_EPStartXfer+0x102a>
 8008b52:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008b56:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008b5a:	681b      	ldr	r3, [r3, #0]
 8008b5c:	691b      	ldr	r3, [r3, #16]
 8008b5e:	085b      	lsrs	r3, r3, #1
 8008b60:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8008b64:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008b68:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008b6c:	681b      	ldr	r3, [r3, #0]
 8008b6e:	691b      	ldr	r3, [r3, #16]
 8008b70:	f003 0301 	and.w	r3, r3, #1
 8008b74:	2b00      	cmp	r3, #0
 8008b76:	d004      	beq.n	8008b82 <USB_EPStartXfer+0x100c>
 8008b78:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008b7c:	3301      	adds	r3, #1
 8008b7e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8008b82:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8008b86:	881b      	ldrh	r3, [r3, #0]
 8008b88:	b29a      	uxth	r2, r3
 8008b8a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008b8e:	b29b      	uxth	r3, r3
 8008b90:	029b      	lsls	r3, r3, #10
 8008b92:	b29b      	uxth	r3, r3
 8008b94:	4313      	orrs	r3, r2
 8008b96:	b29a      	uxth	r2, r3
 8008b98:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8008b9c:	801a      	strh	r2, [r3, #0]
 8008b9e:	e060      	b.n	8008c62 <USB_EPStartXfer+0x10ec>
 8008ba0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008ba4:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008ba8:	681b      	ldr	r3, [r3, #0]
 8008baa:	691b      	ldr	r3, [r3, #16]
 8008bac:	095b      	lsrs	r3, r3, #5
 8008bae:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8008bb2:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008bb6:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008bba:	681b      	ldr	r3, [r3, #0]
 8008bbc:	691b      	ldr	r3, [r3, #16]
 8008bbe:	f003 031f 	and.w	r3, r3, #31
 8008bc2:	2b00      	cmp	r3, #0
 8008bc4:	d104      	bne.n	8008bd0 <USB_EPStartXfer+0x105a>
 8008bc6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008bca:	3b01      	subs	r3, #1
 8008bcc:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8008bd0:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8008bd4:	881b      	ldrh	r3, [r3, #0]
 8008bd6:	b29a      	uxth	r2, r3
 8008bd8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008bdc:	b29b      	uxth	r3, r3
 8008bde:	029b      	lsls	r3, r3, #10
 8008be0:	b29b      	uxth	r3, r3
 8008be2:	4313      	orrs	r3, r2
 8008be4:	b29b      	uxth	r3, r3
 8008be6:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008bea:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008bee:	b29a      	uxth	r2, r3
 8008bf0:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8008bf4:	801a      	strh	r2, [r3, #0]
 8008bf6:	e034      	b.n	8008c62 <USB_EPStartXfer+0x10ec>
 8008bf8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008bfc:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008c00:	681b      	ldr	r3, [r3, #0]
 8008c02:	785b      	ldrb	r3, [r3, #1]
 8008c04:	2b01      	cmp	r3, #1
 8008c06:	d12c      	bne.n	8008c62 <USB_EPStartXfer+0x10ec>
 8008c08:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008c0c:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8008c10:	681b      	ldr	r3, [r3, #0]
 8008c12:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8008c16:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008c1a:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8008c1e:	681b      	ldr	r3, [r3, #0]
 8008c20:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008c24:	b29b      	uxth	r3, r3
 8008c26:	461a      	mov	r2, r3
 8008c28:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8008c2c:	4413      	add	r3, r2
 8008c2e:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8008c32:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008c36:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008c3a:	681b      	ldr	r3, [r3, #0]
 8008c3c:	781b      	ldrb	r3, [r3, #0]
 8008c3e:	00da      	lsls	r2, r3, #3
 8008c40:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8008c44:	4413      	add	r3, r2
 8008c46:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8008c4a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8008c4e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008c52:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008c56:	681b      	ldr	r3, [r3, #0]
 8008c58:	691b      	ldr	r3, [r3, #16]
 8008c5a:	b29a      	uxth	r2, r3
 8008c5c:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8008c60:	801a      	strh	r2, [r3, #0]
 8008c62:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008c66:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8008c6a:	681b      	ldr	r3, [r3, #0]
 8008c6c:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8008c70:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008c74:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008c78:	681b      	ldr	r3, [r3, #0]
 8008c7a:	785b      	ldrb	r3, [r3, #1]
 8008c7c:	2b00      	cmp	r3, #0
 8008c7e:	f040 809d 	bne.w	8008dbc <USB_EPStartXfer+0x1246>
 8008c82:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008c86:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8008c8a:	681b      	ldr	r3, [r3, #0]
 8008c8c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8008c90:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008c94:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8008c98:	681b      	ldr	r3, [r3, #0]
 8008c9a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008c9e:	b29b      	uxth	r3, r3
 8008ca0:	461a      	mov	r2, r3
 8008ca2:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8008ca6:	4413      	add	r3, r2
 8008ca8:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8008cac:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008cb0:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008cb4:	681b      	ldr	r3, [r3, #0]
 8008cb6:	781b      	ldrb	r3, [r3, #0]
 8008cb8:	00da      	lsls	r2, r3, #3
 8008cba:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8008cbe:	4413      	add	r3, r2
 8008cc0:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8008cc4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8008cc8:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8008ccc:	881b      	ldrh	r3, [r3, #0]
 8008cce:	b29b      	uxth	r3, r3
 8008cd0:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8008cd4:	b29a      	uxth	r2, r3
 8008cd6:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8008cda:	801a      	strh	r2, [r3, #0]
 8008cdc:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008ce0:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008ce4:	681b      	ldr	r3, [r3, #0]
 8008ce6:	691b      	ldr	r3, [r3, #16]
 8008ce8:	2b00      	cmp	r3, #0
 8008cea:	d10c      	bne.n	8008d06 <USB_EPStartXfer+0x1190>
 8008cec:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8008cf0:	881b      	ldrh	r3, [r3, #0]
 8008cf2:	b29b      	uxth	r3, r3
 8008cf4:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008cf8:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008cfc:	b29a      	uxth	r2, r3
 8008cfe:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8008d02:	801a      	strh	r2, [r3, #0]
 8008d04:	e088      	b.n	8008e18 <USB_EPStartXfer+0x12a2>
 8008d06:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008d0a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008d0e:	681b      	ldr	r3, [r3, #0]
 8008d10:	691b      	ldr	r3, [r3, #16]
 8008d12:	2b3e      	cmp	r3, #62	@ 0x3e
 8008d14:	d826      	bhi.n	8008d64 <USB_EPStartXfer+0x11ee>
 8008d16:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008d1a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008d1e:	681b      	ldr	r3, [r3, #0]
 8008d20:	691b      	ldr	r3, [r3, #16]
 8008d22:	085b      	lsrs	r3, r3, #1
 8008d24:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8008d28:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008d2c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008d30:	681b      	ldr	r3, [r3, #0]
 8008d32:	691b      	ldr	r3, [r3, #16]
 8008d34:	f003 0301 	and.w	r3, r3, #1
 8008d38:	2b00      	cmp	r3, #0
 8008d3a:	d004      	beq.n	8008d46 <USB_EPStartXfer+0x11d0>
 8008d3c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008d40:	3301      	adds	r3, #1
 8008d42:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8008d46:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8008d4a:	881b      	ldrh	r3, [r3, #0]
 8008d4c:	b29a      	uxth	r2, r3
 8008d4e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008d52:	b29b      	uxth	r3, r3
 8008d54:	029b      	lsls	r3, r3, #10
 8008d56:	b29b      	uxth	r3, r3
 8008d58:	4313      	orrs	r3, r2
 8008d5a:	b29a      	uxth	r2, r3
 8008d5c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8008d60:	801a      	strh	r2, [r3, #0]
 8008d62:	e059      	b.n	8008e18 <USB_EPStartXfer+0x12a2>
 8008d64:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008d68:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008d6c:	681b      	ldr	r3, [r3, #0]
 8008d6e:	691b      	ldr	r3, [r3, #16]
 8008d70:	095b      	lsrs	r3, r3, #5
 8008d72:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8008d76:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008d7a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008d7e:	681b      	ldr	r3, [r3, #0]
 8008d80:	691b      	ldr	r3, [r3, #16]
 8008d82:	f003 031f 	and.w	r3, r3, #31
 8008d86:	2b00      	cmp	r3, #0
 8008d88:	d104      	bne.n	8008d94 <USB_EPStartXfer+0x121e>
 8008d8a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008d8e:	3b01      	subs	r3, #1
 8008d90:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8008d94:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8008d98:	881b      	ldrh	r3, [r3, #0]
 8008d9a:	b29a      	uxth	r2, r3
 8008d9c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008da0:	b29b      	uxth	r3, r3
 8008da2:	029b      	lsls	r3, r3, #10
 8008da4:	b29b      	uxth	r3, r3
 8008da6:	4313      	orrs	r3, r2
 8008da8:	b29b      	uxth	r3, r3
 8008daa:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008dae:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008db2:	b29a      	uxth	r2, r3
 8008db4:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8008db8:	801a      	strh	r2, [r3, #0]
 8008dba:	e02d      	b.n	8008e18 <USB_EPStartXfer+0x12a2>
 8008dbc:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008dc0:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008dc4:	681b      	ldr	r3, [r3, #0]
 8008dc6:	785b      	ldrb	r3, [r3, #1]
 8008dc8:	2b01      	cmp	r3, #1
 8008dca:	d125      	bne.n	8008e18 <USB_EPStartXfer+0x12a2>
 8008dcc:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008dd0:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8008dd4:	681b      	ldr	r3, [r3, #0]
 8008dd6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008dda:	b29b      	uxth	r3, r3
 8008ddc:	461a      	mov	r2, r3
 8008dde:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8008de2:	4413      	add	r3, r2
 8008de4:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8008de8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008dec:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008df0:	681b      	ldr	r3, [r3, #0]
 8008df2:	781b      	ldrb	r3, [r3, #0]
 8008df4:	00da      	lsls	r2, r3, #3
 8008df6:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8008dfa:	4413      	add	r3, r2
 8008dfc:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8008e00:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8008e04:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008e08:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008e0c:	681b      	ldr	r3, [r3, #0]
 8008e0e:	691b      	ldr	r3, [r3, #16]
 8008e10:	b29a      	uxth	r2, r3
 8008e12:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8008e16:	801a      	strh	r2, [r3, #0]

        /* Coming from ISR */
        if (ep->xfer_count != 0U)
 8008e18:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008e1c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008e20:	681b      	ldr	r3, [r3, #0]
 8008e22:	69db      	ldr	r3, [r3, #28]
 8008e24:	2b00      	cmp	r3, #0
 8008e26:	f000 8218 	beq.w	800925a <USB_EPStartXfer+0x16e4>
        {
          /* update last value to check if there is blocking state */
          wEPVal = PCD_GET_ENDPOINT(USBx, ep->num);
 8008e2a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008e2e:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8008e32:	681a      	ldr	r2, [r3, #0]
 8008e34:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008e38:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008e3c:	681b      	ldr	r3, [r3, #0]
 8008e3e:	781b      	ldrb	r3, [r3, #0]
 8008e40:	009b      	lsls	r3, r3, #2
 8008e42:	4413      	add	r3, r2
 8008e44:	881b      	ldrh	r3, [r3, #0]
 8008e46:	f8a7 3096 	strh.w	r3, [r7, #150]	@ 0x96

          /*Blocking State */
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 8008e4a:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8008e4e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8008e52:	2b00      	cmp	r3, #0
 8008e54:	d005      	beq.n	8008e62 <USB_EPStartXfer+0x12ec>
 8008e56:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8008e5a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008e5e:	2b00      	cmp	r3, #0
 8008e60:	d10d      	bne.n	8008e7e <USB_EPStartXfer+0x1308>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 8008e62:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8008e66:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 8008e6a:	2b00      	cmp	r3, #0
 8008e6c:	f040 81f5 	bne.w	800925a <USB_EPStartXfer+0x16e4>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 8008e70:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8008e74:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008e78:	2b00      	cmp	r3, #0
 8008e7a:	f040 81ee 	bne.w	800925a <USB_EPStartXfer+0x16e4>
          {
            PCD_FREE_USER_BUFFER(USBx, ep->num, 0U);
 8008e7e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008e82:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8008e86:	681a      	ldr	r2, [r3, #0]
 8008e88:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008e8c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008e90:	681b      	ldr	r3, [r3, #0]
 8008e92:	781b      	ldrb	r3, [r3, #0]
 8008e94:	009b      	lsls	r3, r3, #2
 8008e96:	4413      	add	r3, r2
 8008e98:	881b      	ldrh	r3, [r3, #0]
 8008e9a:	b29b      	uxth	r3, r3
 8008e9c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8008ea0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008ea4:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
 8008ea8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008eac:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8008eb0:	681a      	ldr	r2, [r3, #0]
 8008eb2:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008eb6:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008eba:	681b      	ldr	r3, [r3, #0]
 8008ebc:	781b      	ldrb	r3, [r3, #0]
 8008ebe:	009b      	lsls	r3, r3, #2
 8008ec0:	441a      	add	r2, r3
 8008ec2:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 8008ec6:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008eca:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008ece:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8008ed2:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8008ed6:	b29b      	uxth	r3, r3
 8008ed8:	8013      	strh	r3, [r2, #0]
 8008eda:	e1be      	b.n	800925a <USB_EPStartXfer+0x16e4>
          }
        }
      }
      /* iso out double */
      else if (ep->type == EP_TYPE_ISOC)
 8008edc:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008ee0:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008ee4:	681b      	ldr	r3, [r3, #0]
 8008ee6:	78db      	ldrb	r3, [r3, #3]
 8008ee8:	2b01      	cmp	r3, #1
 8008eea:	f040 81b4 	bne.w	8009256 <USB_EPStartXfer+0x16e0>
      {
        /* Multi packet transfer */
        if (ep->xfer_len > ep->maxpacket)
 8008eee:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008ef2:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008ef6:	681b      	ldr	r3, [r3, #0]
 8008ef8:	699a      	ldr	r2, [r3, #24]
 8008efa:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008efe:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008f02:	681b      	ldr	r3, [r3, #0]
 8008f04:	691b      	ldr	r3, [r3, #16]
 8008f06:	429a      	cmp	r2, r3
 8008f08:	d917      	bls.n	8008f3a <USB_EPStartXfer+0x13c4>
        {
          len = ep->maxpacket;
 8008f0a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008f0e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008f12:	681b      	ldr	r3, [r3, #0]
 8008f14:	691b      	ldr	r3, [r3, #16]
 8008f16:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
          ep->xfer_len -= len;
 8008f1a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008f1e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008f22:	681b      	ldr	r3, [r3, #0]
 8008f24:	699a      	ldr	r2, [r3, #24]
 8008f26:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008f2a:	1ad2      	subs	r2, r2, r3
 8008f2c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008f30:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008f34:	681b      	ldr	r3, [r3, #0]
 8008f36:	619a      	str	r2, [r3, #24]
 8008f38:	e00e      	b.n	8008f58 <USB_EPStartXfer+0x13e2>
        }
        else
        {
          len = ep->xfer_len;
 8008f3a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008f3e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008f42:	681b      	ldr	r3, [r3, #0]
 8008f44:	699b      	ldr	r3, [r3, #24]
 8008f46:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
          ep->xfer_len = 0U;
 8008f4a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008f4e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008f52:	681b      	ldr	r3, [r3, #0]
 8008f54:	2200      	movs	r2, #0
 8008f56:	619a      	str	r2, [r3, #24]
        }
        PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, len);
 8008f58:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008f5c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008f60:	681b      	ldr	r3, [r3, #0]
 8008f62:	785b      	ldrb	r3, [r3, #1]
 8008f64:	2b00      	cmp	r3, #0
 8008f66:	f040 8085 	bne.w	8009074 <USB_EPStartXfer+0x14fe>
 8008f6a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008f6e:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8008f72:	681b      	ldr	r3, [r3, #0]
 8008f74:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8008f78:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008f7c:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8008f80:	681b      	ldr	r3, [r3, #0]
 8008f82:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008f86:	b29b      	uxth	r3, r3
 8008f88:	461a      	mov	r2, r3
 8008f8a:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8008f8e:	4413      	add	r3, r2
 8008f90:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8008f94:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008f98:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008f9c:	681b      	ldr	r3, [r3, #0]
 8008f9e:	781b      	ldrb	r3, [r3, #0]
 8008fa0:	00da      	lsls	r2, r3, #3
 8008fa2:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8008fa6:	4413      	add	r3, r2
 8008fa8:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8008fac:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8008fb0:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8008fb4:	881b      	ldrh	r3, [r3, #0]
 8008fb6:	b29b      	uxth	r3, r3
 8008fb8:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8008fbc:	b29a      	uxth	r2, r3
 8008fbe:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8008fc2:	801a      	strh	r2, [r3, #0]
 8008fc4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008fc8:	2b00      	cmp	r3, #0
 8008fca:	d10c      	bne.n	8008fe6 <USB_EPStartXfer+0x1470>
 8008fcc:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8008fd0:	881b      	ldrh	r3, [r3, #0]
 8008fd2:	b29b      	uxth	r3, r3
 8008fd4:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008fd8:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008fdc:	b29a      	uxth	r2, r3
 8008fde:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8008fe2:	801a      	strh	r2, [r3, #0]
 8008fe4:	e077      	b.n	80090d6 <USB_EPStartXfer+0x1560>
 8008fe6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008fea:	2b3e      	cmp	r3, #62	@ 0x3e
 8008fec:	d81e      	bhi.n	800902c <USB_EPStartXfer+0x14b6>
 8008fee:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008ff2:	085b      	lsrs	r3, r3, #1
 8008ff4:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 8008ff8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008ffc:	f003 0301 	and.w	r3, r3, #1
 8009000:	2b00      	cmp	r3, #0
 8009002:	d004      	beq.n	800900e <USB_EPStartXfer+0x1498>
 8009004:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8009008:	3301      	adds	r3, #1
 800900a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 800900e:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8009012:	881b      	ldrh	r3, [r3, #0]
 8009014:	b29a      	uxth	r2, r3
 8009016:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800901a:	b29b      	uxth	r3, r3
 800901c:	029b      	lsls	r3, r3, #10
 800901e:	b29b      	uxth	r3, r3
 8009020:	4313      	orrs	r3, r2
 8009022:	b29a      	uxth	r2, r3
 8009024:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8009028:	801a      	strh	r2, [r3, #0]
 800902a:	e054      	b.n	80090d6 <USB_EPStartXfer+0x1560>
 800902c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009030:	095b      	lsrs	r3, r3, #5
 8009032:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 8009036:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800903a:	f003 031f 	and.w	r3, r3, #31
 800903e:	2b00      	cmp	r3, #0
 8009040:	d104      	bne.n	800904c <USB_EPStartXfer+0x14d6>
 8009042:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8009046:	3b01      	subs	r3, #1
 8009048:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 800904c:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8009050:	881b      	ldrh	r3, [r3, #0]
 8009052:	b29a      	uxth	r2, r3
 8009054:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8009058:	b29b      	uxth	r3, r3
 800905a:	029b      	lsls	r3, r3, #10
 800905c:	b29b      	uxth	r3, r3
 800905e:	4313      	orrs	r3, r2
 8009060:	b29b      	uxth	r3, r3
 8009062:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8009066:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800906a:	b29a      	uxth	r2, r3
 800906c:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8009070:	801a      	strh	r2, [r3, #0]
 8009072:	e030      	b.n	80090d6 <USB_EPStartXfer+0x1560>
 8009074:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8009078:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800907c:	681b      	ldr	r3, [r3, #0]
 800907e:	785b      	ldrb	r3, [r3, #1]
 8009080:	2b01      	cmp	r3, #1
 8009082:	d128      	bne.n	80090d6 <USB_EPStartXfer+0x1560>
 8009084:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8009088:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800908c:	681b      	ldr	r3, [r3, #0]
 800908e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 8009092:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8009096:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800909a:	681b      	ldr	r3, [r3, #0]
 800909c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80090a0:	b29b      	uxth	r3, r3
 80090a2:	461a      	mov	r2, r3
 80090a4:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80090a8:	4413      	add	r3, r2
 80090aa:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 80090ae:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80090b2:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80090b6:	681b      	ldr	r3, [r3, #0]
 80090b8:	781b      	ldrb	r3, [r3, #0]
 80090ba:	00da      	lsls	r2, r3, #3
 80090bc:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80090c0:	4413      	add	r3, r2
 80090c2:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 80090c6:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80090ca:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80090ce:	b29a      	uxth	r2, r3
 80090d0:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 80090d4:	801a      	strh	r2, [r3, #0]
 80090d6:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80090da:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80090de:	681b      	ldr	r3, [r3, #0]
 80090e0:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80090e4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80090e8:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80090ec:	681b      	ldr	r3, [r3, #0]
 80090ee:	785b      	ldrb	r3, [r3, #1]
 80090f0:	2b00      	cmp	r3, #0
 80090f2:	f040 8085 	bne.w	8009200 <USB_EPStartXfer+0x168a>
 80090f6:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80090fa:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80090fe:	681b      	ldr	r3, [r3, #0]
 8009100:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 8009104:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8009108:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800910c:	681b      	ldr	r3, [r3, #0]
 800910e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8009112:	b29b      	uxth	r3, r3
 8009114:	461a      	mov	r2, r3
 8009116:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 800911a:	4413      	add	r3, r2
 800911c:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 8009120:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8009124:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8009128:	681b      	ldr	r3, [r3, #0]
 800912a:	781b      	ldrb	r3, [r3, #0]
 800912c:	00da      	lsls	r2, r3, #3
 800912e:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8009132:	4413      	add	r3, r2
 8009134:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8009138:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800913c:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8009140:	881b      	ldrh	r3, [r3, #0]
 8009142:	b29b      	uxth	r3, r3
 8009144:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8009148:	b29a      	uxth	r2, r3
 800914a:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800914e:	801a      	strh	r2, [r3, #0]
 8009150:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009154:	2b00      	cmp	r3, #0
 8009156:	d10c      	bne.n	8009172 <USB_EPStartXfer+0x15fc>
 8009158:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800915c:	881b      	ldrh	r3, [r3, #0]
 800915e:	b29b      	uxth	r3, r3
 8009160:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8009164:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8009168:	b29a      	uxth	r2, r3
 800916a:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800916e:	801a      	strh	r2, [r3, #0]
 8009170:	e073      	b.n	800925a <USB_EPStartXfer+0x16e4>
 8009172:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009176:	2b3e      	cmp	r3, #62	@ 0x3e
 8009178:	d81e      	bhi.n	80091b8 <USB_EPStartXfer+0x1642>
 800917a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800917e:	085b      	lsrs	r3, r3, #1
 8009180:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8009184:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009188:	f003 0301 	and.w	r3, r3, #1
 800918c:	2b00      	cmp	r3, #0
 800918e:	d004      	beq.n	800919a <USB_EPStartXfer+0x1624>
 8009190:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8009194:	3301      	adds	r3, #1
 8009196:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800919a:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800919e:	881b      	ldrh	r3, [r3, #0]
 80091a0:	b29a      	uxth	r2, r3
 80091a2:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80091a6:	b29b      	uxth	r3, r3
 80091a8:	029b      	lsls	r3, r3, #10
 80091aa:	b29b      	uxth	r3, r3
 80091ac:	4313      	orrs	r3, r2
 80091ae:	b29a      	uxth	r2, r3
 80091b0:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 80091b4:	801a      	strh	r2, [r3, #0]
 80091b6:	e050      	b.n	800925a <USB_EPStartXfer+0x16e4>
 80091b8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80091bc:	095b      	lsrs	r3, r3, #5
 80091be:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 80091c2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80091c6:	f003 031f 	and.w	r3, r3, #31
 80091ca:	2b00      	cmp	r3, #0
 80091cc:	d104      	bne.n	80091d8 <USB_EPStartXfer+0x1662>
 80091ce:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80091d2:	3b01      	subs	r3, #1
 80091d4:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 80091d8:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 80091dc:	881b      	ldrh	r3, [r3, #0]
 80091de:	b29a      	uxth	r2, r3
 80091e0:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80091e4:	b29b      	uxth	r3, r3
 80091e6:	029b      	lsls	r3, r3, #10
 80091e8:	b29b      	uxth	r3, r3
 80091ea:	4313      	orrs	r3, r2
 80091ec:	b29b      	uxth	r3, r3
 80091ee:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80091f2:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80091f6:	b29a      	uxth	r2, r3
 80091f8:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 80091fc:	801a      	strh	r2, [r3, #0]
 80091fe:	e02c      	b.n	800925a <USB_EPStartXfer+0x16e4>
 8009200:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8009204:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8009208:	681b      	ldr	r3, [r3, #0]
 800920a:	785b      	ldrb	r3, [r3, #1]
 800920c:	2b01      	cmp	r3, #1
 800920e:	d124      	bne.n	800925a <USB_EPStartXfer+0x16e4>
 8009210:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8009214:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8009218:	681b      	ldr	r3, [r3, #0]
 800921a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800921e:	b29b      	uxth	r3, r3
 8009220:	461a      	mov	r2, r3
 8009222:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8009226:	4413      	add	r3, r2
 8009228:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800922c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8009230:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8009234:	681b      	ldr	r3, [r3, #0]
 8009236:	781b      	ldrb	r3, [r3, #0]
 8009238:	00da      	lsls	r2, r3, #3
 800923a:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800923e:	4413      	add	r3, r2
 8009240:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8009244:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8009248:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800924c:	b29a      	uxth	r2, r3
 800924e:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8009252:	801a      	strh	r2, [r3, #0]
 8009254:	e001      	b.n	800925a <USB_EPStartXfer+0x16e4>
      }
      else
      {
        return HAL_ERROR;
 8009256:	2301      	movs	r3, #1
 8009258:	e03a      	b.n	80092d0 <USB_EPStartXfer+0x175a>
      }
    }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800925a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800925e:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8009262:	681a      	ldr	r2, [r3, #0]
 8009264:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8009268:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800926c:	681b      	ldr	r3, [r3, #0]
 800926e:	781b      	ldrb	r3, [r3, #0]
 8009270:	009b      	lsls	r3, r3, #2
 8009272:	4413      	add	r3, r2
 8009274:	881b      	ldrh	r3, [r3, #0]
 8009276:	b29b      	uxth	r3, r3
 8009278:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800927c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009280:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 8009284:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 8009288:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 800928c:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 8009290:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 8009294:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8009298:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 800929c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80092a0:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80092a4:	681a      	ldr	r2, [r3, #0]
 80092a6:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80092aa:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80092ae:	681b      	ldr	r3, [r3, #0]
 80092b0:	781b      	ldrb	r3, [r3, #0]
 80092b2:	009b      	lsls	r3, r3, #2
 80092b4:	441a      	add	r2, r3
 80092b6:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 80092ba:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80092be:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80092c2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80092c6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80092ca:	b29b      	uxth	r3, r3
 80092cc:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 80092ce:	2300      	movs	r3, #0
}
 80092d0:	4618      	mov	r0, r3
 80092d2:	f507 7784 	add.w	r7, r7, #264	@ 0x108
 80092d6:	46bd      	mov	sp, r7
 80092d8:	bd80      	pop	{r7, pc}

080092da <USB_EPSetStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 80092da:	b480      	push	{r7}
 80092dc:	b085      	sub	sp, #20
 80092de:	af00      	add	r7, sp, #0
 80092e0:	6078      	str	r0, [r7, #4]
 80092e2:	6039      	str	r1, [r7, #0]
  if (ep->is_in != 0U)
 80092e4:	683b      	ldr	r3, [r7, #0]
 80092e6:	785b      	ldrb	r3, [r3, #1]
 80092e8:	2b00      	cmp	r3, #0
 80092ea:	d020      	beq.n	800932e <USB_EPSetStall+0x54>
  {
    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_STALL);
 80092ec:	687a      	ldr	r2, [r7, #4]
 80092ee:	683b      	ldr	r3, [r7, #0]
 80092f0:	781b      	ldrb	r3, [r3, #0]
 80092f2:	009b      	lsls	r3, r3, #2
 80092f4:	4413      	add	r3, r2
 80092f6:	881b      	ldrh	r3, [r3, #0]
 80092f8:	b29b      	uxth	r3, r3
 80092fa:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80092fe:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8009302:	81bb      	strh	r3, [r7, #12]
 8009304:	89bb      	ldrh	r3, [r7, #12]
 8009306:	f083 0310 	eor.w	r3, r3, #16
 800930a:	81bb      	strh	r3, [r7, #12]
 800930c:	687a      	ldr	r2, [r7, #4]
 800930e:	683b      	ldr	r3, [r7, #0]
 8009310:	781b      	ldrb	r3, [r3, #0]
 8009312:	009b      	lsls	r3, r3, #2
 8009314:	441a      	add	r2, r3
 8009316:	89bb      	ldrh	r3, [r7, #12]
 8009318:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800931c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8009320:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8009324:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009328:	b29b      	uxth	r3, r3
 800932a:	8013      	strh	r3, [r2, #0]
 800932c:	e01f      	b.n	800936e <USB_EPSetStall+0x94>
  }
  else
  {
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_STALL);
 800932e:	687a      	ldr	r2, [r7, #4]
 8009330:	683b      	ldr	r3, [r7, #0]
 8009332:	781b      	ldrb	r3, [r3, #0]
 8009334:	009b      	lsls	r3, r3, #2
 8009336:	4413      	add	r3, r2
 8009338:	881b      	ldrh	r3, [r3, #0]
 800933a:	b29b      	uxth	r3, r3
 800933c:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8009340:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009344:	81fb      	strh	r3, [r7, #14]
 8009346:	89fb      	ldrh	r3, [r7, #14]
 8009348:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 800934c:	81fb      	strh	r3, [r7, #14]
 800934e:	687a      	ldr	r2, [r7, #4]
 8009350:	683b      	ldr	r3, [r7, #0]
 8009352:	781b      	ldrb	r3, [r3, #0]
 8009354:	009b      	lsls	r3, r3, #2
 8009356:	441a      	add	r2, r3
 8009358:	89fb      	ldrh	r3, [r7, #14]
 800935a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800935e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8009362:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8009366:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800936a:	b29b      	uxth	r3, r3
 800936c:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 800936e:	2300      	movs	r3, #0
}
 8009370:	4618      	mov	r0, r3
 8009372:	3714      	adds	r7, #20
 8009374:	46bd      	mov	sp, r7
 8009376:	f85d 7b04 	ldr.w	r7, [sp], #4
 800937a:	4770      	bx	lr

0800937c <USB_EPClearStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800937c:	b480      	push	{r7}
 800937e:	b087      	sub	sp, #28
 8009380:	af00      	add	r7, sp, #0
 8009382:	6078      	str	r0, [r7, #4]
 8009384:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 8009386:	683b      	ldr	r3, [r7, #0]
 8009388:	7b1b      	ldrb	r3, [r3, #12]
 800938a:	2b00      	cmp	r3, #0
 800938c:	f040 809d 	bne.w	80094ca <USB_EPClearStall+0x14e>
  {
    if (ep->is_in != 0U)
 8009390:	683b      	ldr	r3, [r7, #0]
 8009392:	785b      	ldrb	r3, [r3, #1]
 8009394:	2b00      	cmp	r3, #0
 8009396:	d04c      	beq.n	8009432 <USB_EPClearStall+0xb6>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8009398:	687a      	ldr	r2, [r7, #4]
 800939a:	683b      	ldr	r3, [r7, #0]
 800939c:	781b      	ldrb	r3, [r3, #0]
 800939e:	009b      	lsls	r3, r3, #2
 80093a0:	4413      	add	r3, r2
 80093a2:	881b      	ldrh	r3, [r3, #0]
 80093a4:	823b      	strh	r3, [r7, #16]
 80093a6:	8a3b      	ldrh	r3, [r7, #16]
 80093a8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80093ac:	2b00      	cmp	r3, #0
 80093ae:	d01b      	beq.n	80093e8 <USB_EPClearStall+0x6c>
 80093b0:	687a      	ldr	r2, [r7, #4]
 80093b2:	683b      	ldr	r3, [r7, #0]
 80093b4:	781b      	ldrb	r3, [r3, #0]
 80093b6:	009b      	lsls	r3, r3, #2
 80093b8:	4413      	add	r3, r2
 80093ba:	881b      	ldrh	r3, [r3, #0]
 80093bc:	b29b      	uxth	r3, r3
 80093be:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80093c2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80093c6:	81fb      	strh	r3, [r7, #14]
 80093c8:	687a      	ldr	r2, [r7, #4]
 80093ca:	683b      	ldr	r3, [r7, #0]
 80093cc:	781b      	ldrb	r3, [r3, #0]
 80093ce:	009b      	lsls	r3, r3, #2
 80093d0:	441a      	add	r2, r3
 80093d2:	89fb      	ldrh	r3, [r7, #14]
 80093d4:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80093d8:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80093dc:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80093e0:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 80093e4:	b29b      	uxth	r3, r3
 80093e6:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 80093e8:	683b      	ldr	r3, [r7, #0]
 80093ea:	78db      	ldrb	r3, [r3, #3]
 80093ec:	2b01      	cmp	r3, #1
 80093ee:	d06c      	beq.n	80094ca <USB_EPClearStall+0x14e>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 80093f0:	687a      	ldr	r2, [r7, #4]
 80093f2:	683b      	ldr	r3, [r7, #0]
 80093f4:	781b      	ldrb	r3, [r3, #0]
 80093f6:	009b      	lsls	r3, r3, #2
 80093f8:	4413      	add	r3, r2
 80093fa:	881b      	ldrh	r3, [r3, #0]
 80093fc:	b29b      	uxth	r3, r3
 80093fe:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8009402:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8009406:	81bb      	strh	r3, [r7, #12]
 8009408:	89bb      	ldrh	r3, [r7, #12]
 800940a:	f083 0320 	eor.w	r3, r3, #32
 800940e:	81bb      	strh	r3, [r7, #12]
 8009410:	687a      	ldr	r2, [r7, #4]
 8009412:	683b      	ldr	r3, [r7, #0]
 8009414:	781b      	ldrb	r3, [r3, #0]
 8009416:	009b      	lsls	r3, r3, #2
 8009418:	441a      	add	r2, r3
 800941a:	89bb      	ldrh	r3, [r7, #12]
 800941c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8009420:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8009424:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8009428:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800942c:	b29b      	uxth	r3, r3
 800942e:	8013      	strh	r3, [r2, #0]
 8009430:	e04b      	b.n	80094ca <USB_EPClearStall+0x14e>
      }
    }
    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8009432:	687a      	ldr	r2, [r7, #4]
 8009434:	683b      	ldr	r3, [r7, #0]
 8009436:	781b      	ldrb	r3, [r3, #0]
 8009438:	009b      	lsls	r3, r3, #2
 800943a:	4413      	add	r3, r2
 800943c:	881b      	ldrh	r3, [r3, #0]
 800943e:	82fb      	strh	r3, [r7, #22]
 8009440:	8afb      	ldrh	r3, [r7, #22]
 8009442:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8009446:	2b00      	cmp	r3, #0
 8009448:	d01b      	beq.n	8009482 <USB_EPClearStall+0x106>
 800944a:	687a      	ldr	r2, [r7, #4]
 800944c:	683b      	ldr	r3, [r7, #0]
 800944e:	781b      	ldrb	r3, [r3, #0]
 8009450:	009b      	lsls	r3, r3, #2
 8009452:	4413      	add	r3, r2
 8009454:	881b      	ldrh	r3, [r3, #0]
 8009456:	b29b      	uxth	r3, r3
 8009458:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800945c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009460:	82bb      	strh	r3, [r7, #20]
 8009462:	687a      	ldr	r2, [r7, #4]
 8009464:	683b      	ldr	r3, [r7, #0]
 8009466:	781b      	ldrb	r3, [r3, #0]
 8009468:	009b      	lsls	r3, r3, #2
 800946a:	441a      	add	r2, r3
 800946c:	8abb      	ldrh	r3, [r7, #20]
 800946e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8009472:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8009476:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800947a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800947e:	b29b      	uxth	r3, r3
 8009480:	8013      	strh	r3, [r2, #0]

      /* Configure VALID status for the Endpoint */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8009482:	687a      	ldr	r2, [r7, #4]
 8009484:	683b      	ldr	r3, [r7, #0]
 8009486:	781b      	ldrb	r3, [r3, #0]
 8009488:	009b      	lsls	r3, r3, #2
 800948a:	4413      	add	r3, r2
 800948c:	881b      	ldrh	r3, [r3, #0]
 800948e:	b29b      	uxth	r3, r3
 8009490:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8009494:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009498:	827b      	strh	r3, [r7, #18]
 800949a:	8a7b      	ldrh	r3, [r7, #18]
 800949c:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 80094a0:	827b      	strh	r3, [r7, #18]
 80094a2:	8a7b      	ldrh	r3, [r7, #18]
 80094a4:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 80094a8:	827b      	strh	r3, [r7, #18]
 80094aa:	687a      	ldr	r2, [r7, #4]
 80094ac:	683b      	ldr	r3, [r7, #0]
 80094ae:	781b      	ldrb	r3, [r3, #0]
 80094b0:	009b      	lsls	r3, r3, #2
 80094b2:	441a      	add	r2, r3
 80094b4:	8a7b      	ldrh	r3, [r7, #18]
 80094b6:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80094ba:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80094be:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80094c2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80094c6:	b29b      	uxth	r3, r3
 80094c8:	8013      	strh	r3, [r2, #0]
    }
  }

  return HAL_OK;
 80094ca:	2300      	movs	r3, #0
}
 80094cc:	4618      	mov	r0, r3
 80094ce:	371c      	adds	r7, #28
 80094d0:	46bd      	mov	sp, r7
 80094d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094d6:	4770      	bx	lr

080094d8 <USB_SetDevAddress>:
  * @param  address new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_TypeDef *USBx, uint8_t address)
{
 80094d8:	b480      	push	{r7}
 80094da:	b083      	sub	sp, #12
 80094dc:	af00      	add	r7, sp, #0
 80094de:	6078      	str	r0, [r7, #4]
 80094e0:	460b      	mov	r3, r1
 80094e2:	70fb      	strb	r3, [r7, #3]
  if (address == 0U)
 80094e4:	78fb      	ldrb	r3, [r7, #3]
 80094e6:	2b00      	cmp	r3, #0
 80094e8:	d103      	bne.n	80094f2 <USB_SetDevAddress+0x1a>
  {
    /* set device address and enable function */
    USBx->DADDR = (uint16_t)USB_DADDR_EF;
 80094ea:	687b      	ldr	r3, [r7, #4]
 80094ec:	2280      	movs	r2, #128	@ 0x80
 80094ee:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
  }

  return HAL_OK;
 80094f2:	2300      	movs	r3, #0
}
 80094f4:	4618      	mov	r0, r3
 80094f6:	370c      	adds	r7, #12
 80094f8:	46bd      	mov	sp, r7
 80094fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094fe:	4770      	bx	lr

08009500 <USB_DevConnect>:
  * @brief  USB_DevConnect Connect the USB device by enabling the pull-up/pull-down
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_TypeDef *USBx)
{
 8009500:	b480      	push	{r7}
 8009502:	b083      	sub	sp, #12
 8009504:	af00      	add	r7, sp, #0
 8009506:	6078      	str	r0, [r7, #4]
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */

  return HAL_OK;
 8009508:	2300      	movs	r3, #0
}
 800950a:	4618      	mov	r0, r3
 800950c:	370c      	adds	r7, #12
 800950e:	46bd      	mov	sp, r7
 8009510:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009514:	4770      	bx	lr

08009516 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts return the global USB interrupt status
  * @param  USBx Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_TypeDef const *USBx)
{
 8009516:	b480      	push	{r7}
 8009518:	b085      	sub	sp, #20
 800951a:	af00      	add	r7, sp, #0
 800951c:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->ISTR;
 800951e:	687b      	ldr	r3, [r7, #4]
 8009520:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8009524:	b29b      	uxth	r3, r3
 8009526:	60fb      	str	r3, [r7, #12]
  return tmpreg;
 8009528:	68fb      	ldr	r3, [r7, #12]
}
 800952a:	4618      	mov	r0, r3
 800952c:	3714      	adds	r7, #20
 800952e:	46bd      	mov	sp, r7
 8009530:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009534:	4770      	bx	lr

08009536 <USB_WritePMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_WritePMA(USB_TypeDef const *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 8009536:	b480      	push	{r7}
 8009538:	b08b      	sub	sp, #44	@ 0x2c
 800953a:	af00      	add	r7, sp, #0
 800953c:	60f8      	str	r0, [r7, #12]
 800953e:	60b9      	str	r1, [r7, #8]
 8009540:	4611      	mov	r1, r2
 8009542:	461a      	mov	r2, r3
 8009544:	460b      	mov	r3, r1
 8009546:	80fb      	strh	r3, [r7, #6]
 8009548:	4613      	mov	r3, r2
 800954a:	80bb      	strh	r3, [r7, #4]
  uint32_t n = ((uint32_t)wNBytes + 1U) >> 1;
 800954c:	88bb      	ldrh	r3, [r7, #4]
 800954e:	3301      	adds	r3, #1
 8009550:	085b      	lsrs	r3, r3, #1
 8009552:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 8009554:	68fb      	ldr	r3, [r7, #12]
 8009556:	617b      	str	r3, [r7, #20]
  uint32_t count;
  uint16_t WrVal;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 8009558:	68bb      	ldr	r3, [r7, #8]
 800955a:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 800955c:	88fa      	ldrh	r2, [r7, #6]
 800955e:	697b      	ldr	r3, [r7, #20]
 8009560:	4413      	add	r3, r2
 8009562:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8009566:	623b      	str	r3, [r7, #32]

  for (count = n; count != 0U; count--)
 8009568:	69bb      	ldr	r3, [r7, #24]
 800956a:	627b      	str	r3, [r7, #36]	@ 0x24
 800956c:	e01c      	b.n	80095a8 <USB_WritePMA+0x72>
  {
    WrVal = pBuf[0];
 800956e:	69fb      	ldr	r3, [r7, #28]
 8009570:	781b      	ldrb	r3, [r3, #0]
 8009572:	827b      	strh	r3, [r7, #18]
    WrVal |= (uint16_t)pBuf[1] << 8;
 8009574:	69fb      	ldr	r3, [r7, #28]
 8009576:	3301      	adds	r3, #1
 8009578:	781b      	ldrb	r3, [r3, #0]
 800957a:	b21b      	sxth	r3, r3
 800957c:	021b      	lsls	r3, r3, #8
 800957e:	b21a      	sxth	r2, r3
 8009580:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8009584:	4313      	orrs	r3, r2
 8009586:	b21b      	sxth	r3, r3
 8009588:	827b      	strh	r3, [r7, #18]
    *pdwVal = (WrVal & 0xFFFFU);
 800958a:	6a3b      	ldr	r3, [r7, #32]
 800958c:	8a7a      	ldrh	r2, [r7, #18]
 800958e:	801a      	strh	r2, [r3, #0]
    pdwVal++;
 8009590:	6a3b      	ldr	r3, [r7, #32]
 8009592:	3302      	adds	r3, #2
 8009594:	623b      	str	r3, [r7, #32]

#if PMA_ACCESS > 1U
    pdwVal++;
#endif /* PMA_ACCESS */

    pBuf++;
 8009596:	69fb      	ldr	r3, [r7, #28]
 8009598:	3301      	adds	r3, #1
 800959a:	61fb      	str	r3, [r7, #28]
    pBuf++;
 800959c:	69fb      	ldr	r3, [r7, #28]
 800959e:	3301      	adds	r3, #1
 80095a0:	61fb      	str	r3, [r7, #28]
  for (count = n; count != 0U; count--)
 80095a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80095a4:	3b01      	subs	r3, #1
 80095a6:	627b      	str	r3, [r7, #36]	@ 0x24
 80095a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80095aa:	2b00      	cmp	r3, #0
 80095ac:	d1df      	bne.n	800956e <USB_WritePMA+0x38>
  }
}
 80095ae:	bf00      	nop
 80095b0:	bf00      	nop
 80095b2:	372c      	adds	r7, #44	@ 0x2c
 80095b4:	46bd      	mov	sp, r7
 80095b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095ba:	4770      	bx	lr

080095bc <USB_ReadPMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_ReadPMA(USB_TypeDef const *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 80095bc:	b480      	push	{r7}
 80095be:	b08b      	sub	sp, #44	@ 0x2c
 80095c0:	af00      	add	r7, sp, #0
 80095c2:	60f8      	str	r0, [r7, #12]
 80095c4:	60b9      	str	r1, [r7, #8]
 80095c6:	4611      	mov	r1, r2
 80095c8:	461a      	mov	r2, r3
 80095ca:	460b      	mov	r3, r1
 80095cc:	80fb      	strh	r3, [r7, #6]
 80095ce:	4613      	mov	r3, r2
 80095d0:	80bb      	strh	r3, [r7, #4]
  uint32_t n = (uint32_t)wNBytes >> 1;
 80095d2:	88bb      	ldrh	r3, [r7, #4]
 80095d4:	085b      	lsrs	r3, r3, #1
 80095d6:	b29b      	uxth	r3, r3
 80095d8:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 80095da:	68fb      	ldr	r3, [r7, #12]
 80095dc:	617b      	str	r3, [r7, #20]
  uint32_t count;
  uint32_t RdVal;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 80095de:	68bb      	ldr	r3, [r7, #8]
 80095e0:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 80095e2:	88fa      	ldrh	r2, [r7, #6]
 80095e4:	697b      	ldr	r3, [r7, #20]
 80095e6:	4413      	add	r3, r2
 80095e8:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80095ec:	623b      	str	r3, [r7, #32]

  for (count = n; count != 0U; count--)
 80095ee:	69bb      	ldr	r3, [r7, #24]
 80095f0:	627b      	str	r3, [r7, #36]	@ 0x24
 80095f2:	e018      	b.n	8009626 <USB_ReadPMA+0x6a>
  {
    RdVal = *(__IO uint16_t *)pdwVal;
 80095f4:	6a3b      	ldr	r3, [r7, #32]
 80095f6:	881b      	ldrh	r3, [r3, #0]
 80095f8:	b29b      	uxth	r3, r3
 80095fa:	613b      	str	r3, [r7, #16]
    pdwVal++;
 80095fc:	6a3b      	ldr	r3, [r7, #32]
 80095fe:	3302      	adds	r3, #2
 8009600:	623b      	str	r3, [r7, #32]
    *pBuf = (uint8_t)((RdVal >> 0) & 0xFFU);
 8009602:	693b      	ldr	r3, [r7, #16]
 8009604:	b2da      	uxtb	r2, r3
 8009606:	69fb      	ldr	r3, [r7, #28]
 8009608:	701a      	strb	r2, [r3, #0]
    pBuf++;
 800960a:	69fb      	ldr	r3, [r7, #28]
 800960c:	3301      	adds	r3, #1
 800960e:	61fb      	str	r3, [r7, #28]
    *pBuf = (uint8_t)((RdVal >> 8) & 0xFFU);
 8009610:	693b      	ldr	r3, [r7, #16]
 8009612:	0a1b      	lsrs	r3, r3, #8
 8009614:	b2da      	uxtb	r2, r3
 8009616:	69fb      	ldr	r3, [r7, #28]
 8009618:	701a      	strb	r2, [r3, #0]
    pBuf++;
 800961a:	69fb      	ldr	r3, [r7, #28]
 800961c:	3301      	adds	r3, #1
 800961e:	61fb      	str	r3, [r7, #28]
  for (count = n; count != 0U; count--)
 8009620:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009622:	3b01      	subs	r3, #1
 8009624:	627b      	str	r3, [r7, #36]	@ 0x24
 8009626:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009628:	2b00      	cmp	r3, #0
 800962a:	d1e3      	bne.n	80095f4 <USB_ReadPMA+0x38>
#if PMA_ACCESS > 1U
    pdwVal++;
#endif /* PMA_ACCESS */
  }

  if ((wNBytes % 2U) != 0U)
 800962c:	88bb      	ldrh	r3, [r7, #4]
 800962e:	f003 0301 	and.w	r3, r3, #1
 8009632:	b29b      	uxth	r3, r3
 8009634:	2b00      	cmp	r3, #0
 8009636:	d007      	beq.n	8009648 <USB_ReadPMA+0x8c>
  {
    RdVal = *pdwVal;
 8009638:	6a3b      	ldr	r3, [r7, #32]
 800963a:	881b      	ldrh	r3, [r3, #0]
 800963c:	b29b      	uxth	r3, r3
 800963e:	613b      	str	r3, [r7, #16]
    *pBuf = (uint8_t)((RdVal >> 0) & 0xFFU);
 8009640:	693b      	ldr	r3, [r7, #16]
 8009642:	b2da      	uxtb	r2, r3
 8009644:	69fb      	ldr	r3, [r7, #28]
 8009646:	701a      	strb	r2, [r3, #0]
  }
}
 8009648:	bf00      	nop
 800964a:	372c      	adds	r7, #44	@ 0x2c
 800964c:	46bd      	mov	sp, r7
 800964e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009652:	4770      	bx	lr

08009654 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8009654:	b580      	push	{r7, lr}
 8009656:	b084      	sub	sp, #16
 8009658:	af00      	add	r7, sp, #0
 800965a:	6078      	str	r0, [r7, #4]
 800965c:	460b      	mov	r3, r1
 800965e:	70fb      	strb	r3, [r7, #3]
  uint8_t ret = 0U;
 8009660:	2300      	movs	r3, #0
 8009662:	73fb      	strb	r3, [r7, #15]
  USBD_CDC_HandleTypeDef   *hcdc;

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8009664:	687b      	ldr	r3, [r7, #4]
 8009666:	7c1b      	ldrb	r3, [r3, #16]
 8009668:	2b00      	cmp	r3, #0
 800966a:	d115      	bne.n	8009698 <USBD_CDC_Init+0x44>
  {
    /* Open EP IN */
    USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 800966c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8009670:	2202      	movs	r2, #2
 8009672:	2181      	movs	r1, #129	@ 0x81
 8009674:	6878      	ldr	r0, [r7, #4]
 8009676:	f001 fe98 	bl	800b3aa <USBD_LL_OpenEP>
                   CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 800967a:	687b      	ldr	r3, [r7, #4]
 800967c:	2201      	movs	r2, #1
 800967e:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Open EP OUT */
    USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 8009680:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8009684:	2202      	movs	r2, #2
 8009686:	2101      	movs	r1, #1
 8009688:	6878      	ldr	r0, [r7, #4]
 800968a:	f001 fe8e 	bl	800b3aa <USBD_LL_OpenEP>
                   CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 800968e:	687b      	ldr	r3, [r7, #4]
 8009690:	2201      	movs	r2, #1
 8009692:	f8c3 216c 	str.w	r2, [r3, #364]	@ 0x16c
 8009696:	e012      	b.n	80096be <USBD_CDC_Init+0x6a>

  }
  else
  {
    /* Open EP IN */
    USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 8009698:	2340      	movs	r3, #64	@ 0x40
 800969a:	2202      	movs	r2, #2
 800969c:	2181      	movs	r1, #129	@ 0x81
 800969e:	6878      	ldr	r0, [r7, #4]
 80096a0:	f001 fe83 	bl	800b3aa <USBD_LL_OpenEP>
                   CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 80096a4:	687b      	ldr	r3, [r7, #4]
 80096a6:	2201      	movs	r2, #1
 80096a8:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Open EP OUT */
    USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 80096aa:	2340      	movs	r3, #64	@ 0x40
 80096ac:	2202      	movs	r2, #2
 80096ae:	2101      	movs	r1, #1
 80096b0:	6878      	ldr	r0, [r7, #4]
 80096b2:	f001 fe7a 	bl	800b3aa <USBD_LL_OpenEP>
                   CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 80096b6:	687b      	ldr	r3, [r7, #4]
 80096b8:	2201      	movs	r2, #1
 80096ba:	f8c3 216c 	str.w	r2, [r3, #364]	@ 0x16c
  }
  /* Open Command IN EP */
  USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 80096be:	2308      	movs	r3, #8
 80096c0:	2203      	movs	r2, #3
 80096c2:	2182      	movs	r1, #130	@ 0x82
 80096c4:	6878      	ldr	r0, [r7, #4]
 80096c6:	f001 fe70 	bl	800b3aa <USBD_LL_OpenEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 1U;
 80096ca:	687b      	ldr	r3, [r7, #4]
 80096cc:	2201      	movs	r2, #1
 80096ce:	641a      	str	r2, [r3, #64]	@ 0x40

  pdev->pClassData = USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 80096d0:	f44f 7007 	mov.w	r0, #540	@ 0x21c
 80096d4:	f001 ff90 	bl	800b5f8 <USBD_static_malloc>
 80096d8:	4602      	mov	r2, r0
 80096da:	687b      	ldr	r3, [r7, #4]
 80096dc:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8

  if (pdev->pClassData == NULL)
 80096e0:	687b      	ldr	r3, [r7, #4]
 80096e2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80096e6:	2b00      	cmp	r3, #0
 80096e8:	d102      	bne.n	80096f0 <USBD_CDC_Init+0x9c>
  {
    ret = 1U;
 80096ea:	2301      	movs	r3, #1
 80096ec:	73fb      	strb	r3, [r7, #15]
 80096ee:	e026      	b.n	800973e <USBD_CDC_Init+0xea>
  }
  else
  {
    hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 80096f0:	687b      	ldr	r3, [r7, #4]
 80096f2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80096f6:	60bb      	str	r3, [r7, #8]

    /* Init  physical Interface components */
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 80096f8:	687b      	ldr	r3, [r7, #4]
 80096fa:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 80096fe:	681b      	ldr	r3, [r3, #0]
 8009700:	4798      	blx	r3

    /* Init Xfer states */
    hcdc->TxState = 0U;
 8009702:	68bb      	ldr	r3, [r7, #8]
 8009704:	2200      	movs	r2, #0
 8009706:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
    hcdc->RxState = 0U;
 800970a:	68bb      	ldr	r3, [r7, #8]
 800970c:	2200      	movs	r2, #0
 800970e:	f8c3 2218 	str.w	r2, [r3, #536]	@ 0x218

    if (pdev->dev_speed == USBD_SPEED_HIGH)
 8009712:	687b      	ldr	r3, [r7, #4]
 8009714:	7c1b      	ldrb	r3, [r3, #16]
 8009716:	2b00      	cmp	r3, #0
 8009718:	d109      	bne.n	800972e <USBD_CDC_Init+0xda>
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800971a:	68bb      	ldr	r3, [r7, #8]
 800971c:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8009720:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8009724:	2101      	movs	r1, #1
 8009726:	6878      	ldr	r0, [r7, #4]
 8009728:	f001 ff30 	bl	800b58c <USBD_LL_PrepareReceive>
 800972c:	e007      	b.n	800973e <USBD_CDC_Init+0xea>
                             CDC_DATA_HS_OUT_PACKET_SIZE);
    }
    else
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800972e:	68bb      	ldr	r3, [r7, #8]
 8009730:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8009734:	2340      	movs	r3, #64	@ 0x40
 8009736:	2101      	movs	r1, #1
 8009738:	6878      	ldr	r0, [r7, #4]
 800973a:	f001 ff27 	bl	800b58c <USBD_LL_PrepareReceive>
                             CDC_DATA_FS_OUT_PACKET_SIZE);
    }
  }
  return ret;
 800973e:	7bfb      	ldrb	r3, [r7, #15]
}
 8009740:	4618      	mov	r0, r3
 8009742:	3710      	adds	r7, #16
 8009744:	46bd      	mov	sp, r7
 8009746:	bd80      	pop	{r7, pc}

08009748 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8009748:	b580      	push	{r7, lr}
 800974a:	b084      	sub	sp, #16
 800974c:	af00      	add	r7, sp, #0
 800974e:	6078      	str	r0, [r7, #4]
 8009750:	460b      	mov	r3, r1
 8009752:	70fb      	strb	r3, [r7, #3]
  uint8_t ret = 0U;
 8009754:	2300      	movs	r3, #0
 8009756:	73fb      	strb	r3, [r7, #15]

  /* Close EP IN */
  USBD_LL_CloseEP(pdev, CDC_IN_EP);
 8009758:	2181      	movs	r1, #129	@ 0x81
 800975a:	6878      	ldr	r0, [r7, #4]
 800975c:	f001 fe4b 	bl	800b3f6 <USBD_LL_CloseEP>
  pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 0U;
 8009760:	687b      	ldr	r3, [r7, #4]
 8009762:	2200      	movs	r2, #0
 8009764:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Close EP OUT */
  USBD_LL_CloseEP(pdev, CDC_OUT_EP);
 8009766:	2101      	movs	r1, #1
 8009768:	6878      	ldr	r0, [r7, #4]
 800976a:	f001 fe44 	bl	800b3f6 <USBD_LL_CloseEP>
  pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 0U;
 800976e:	687b      	ldr	r3, [r7, #4]
 8009770:	2200      	movs	r2, #0
 8009772:	f8c3 216c 	str.w	r2, [r3, #364]	@ 0x16c

  /* Close Command IN EP */
  USBD_LL_CloseEP(pdev, CDC_CMD_EP);
 8009776:	2182      	movs	r1, #130	@ 0x82
 8009778:	6878      	ldr	r0, [r7, #4]
 800977a:	f001 fe3c 	bl	800b3f6 <USBD_LL_CloseEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 0U;
 800977e:	687b      	ldr	r3, [r7, #4]
 8009780:	2200      	movs	r2, #0
 8009782:	641a      	str	r2, [r3, #64]	@ 0x40

  /* DeInit  physical Interface components */
  if (pdev->pClassData != NULL)
 8009784:	687b      	ldr	r3, [r7, #4]
 8009786:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800978a:	2b00      	cmp	r3, #0
 800978c:	d00e      	beq.n	80097ac <USBD_CDC_DeInit+0x64>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->DeInit();
 800978e:	687b      	ldr	r3, [r7, #4]
 8009790:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8009794:	685b      	ldr	r3, [r3, #4]
 8009796:	4798      	blx	r3
    USBD_free(pdev->pClassData);
 8009798:	687b      	ldr	r3, [r7, #4]
 800979a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800979e:	4618      	mov	r0, r3
 80097a0:	f001 ff38 	bl	800b614 <USBD_static_free>
    pdev->pClassData = NULL;
 80097a4:	687b      	ldr	r3, [r7, #4]
 80097a6:	2200      	movs	r2, #0
 80097a8:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  }

  return ret;
 80097ac:	7bfb      	ldrb	r3, [r7, #15]
}
 80097ae:	4618      	mov	r0, r3
 80097b0:	3710      	adds	r7, #16
 80097b2:	46bd      	mov	sp, r7
 80097b4:	bd80      	pop	{r7, pc}

080097b6 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t  USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                               USBD_SetupReqTypedef *req)
{
 80097b6:	b580      	push	{r7, lr}
 80097b8:	b086      	sub	sp, #24
 80097ba:	af00      	add	r7, sp, #0
 80097bc:	6078      	str	r0, [r7, #4]
 80097be:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 80097c0:	687b      	ldr	r3, [r7, #4]
 80097c2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80097c6:	613b      	str	r3, [r7, #16]
  uint8_t ifalt = 0U;
 80097c8:	2300      	movs	r3, #0
 80097ca:	73fb      	strb	r3, [r7, #15]
  uint16_t status_info = 0U;
 80097cc:	2300      	movs	r3, #0
 80097ce:	81bb      	strh	r3, [r7, #12]
  uint8_t ret = USBD_OK;
 80097d0:	2300      	movs	r3, #0
 80097d2:	75fb      	strb	r3, [r7, #23]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80097d4:	683b      	ldr	r3, [r7, #0]
 80097d6:	781b      	ldrb	r3, [r3, #0]
 80097d8:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 80097dc:	2b00      	cmp	r3, #0
 80097de:	d039      	beq.n	8009854 <USBD_CDC_Setup+0x9e>
 80097e0:	2b20      	cmp	r3, #32
 80097e2:	d17f      	bne.n	80098e4 <USBD_CDC_Setup+0x12e>
  {
    case USB_REQ_TYPE_CLASS :
      if (req->wLength)
 80097e4:	683b      	ldr	r3, [r7, #0]
 80097e6:	88db      	ldrh	r3, [r3, #6]
 80097e8:	2b00      	cmp	r3, #0
 80097ea:	d029      	beq.n	8009840 <USBD_CDC_Setup+0x8a>
      {
        if (req->bmRequest & 0x80U)
 80097ec:	683b      	ldr	r3, [r7, #0]
 80097ee:	781b      	ldrb	r3, [r3, #0]
 80097f0:	b25b      	sxtb	r3, r3
 80097f2:	2b00      	cmp	r3, #0
 80097f4:	da11      	bge.n	800981a <USBD_CDC_Setup+0x64>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 80097f6:	687b      	ldr	r3, [r7, #4]
 80097f8:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 80097fc:	689b      	ldr	r3, [r3, #8]
 80097fe:	683a      	ldr	r2, [r7, #0]
 8009800:	7850      	ldrb	r0, [r2, #1]
                                                            (uint8_t *)(void *)hcdc->data,
 8009802:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8009804:	683a      	ldr	r2, [r7, #0]
 8009806:	88d2      	ldrh	r2, [r2, #6]
 8009808:	4798      	blx	r3
                                                            req->wLength);

          USBD_CtlSendData(pdev, (uint8_t *)(void *)hcdc->data, req->wLength);
 800980a:	6939      	ldr	r1, [r7, #16]
 800980c:	683b      	ldr	r3, [r7, #0]
 800980e:	88db      	ldrh	r3, [r3, #6]
 8009810:	461a      	mov	r2, r3
 8009812:	6878      	ldr	r0, [r7, #4]
 8009814:	f001 fa10 	bl	800ac38 <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
                                                          (uint8_t *)(void *)req, 0U);
      }
      break;
 8009818:	e06b      	b.n	80098f2 <USBD_CDC_Setup+0x13c>
          hcdc->CmdOpCode = req->bRequest;
 800981a:	683b      	ldr	r3, [r7, #0]
 800981c:	785a      	ldrb	r2, [r3, #1]
 800981e:	693b      	ldr	r3, [r7, #16]
 8009820:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
          hcdc->CmdLength = (uint8_t)req->wLength;
 8009824:	683b      	ldr	r3, [r7, #0]
 8009826:	88db      	ldrh	r3, [r3, #6]
 8009828:	b2da      	uxtb	r2, r3
 800982a:	693b      	ldr	r3, [r7, #16]
 800982c:	f883 2201 	strb.w	r2, [r3, #513]	@ 0x201
          USBD_CtlPrepareRx(pdev, (uint8_t *)(void *)hcdc->data, req->wLength);
 8009830:	6939      	ldr	r1, [r7, #16]
 8009832:	683b      	ldr	r3, [r7, #0]
 8009834:	88db      	ldrh	r3, [r3, #6]
 8009836:	461a      	mov	r2, r3
 8009838:	6878      	ldr	r0, [r7, #4]
 800983a:	f001 fa2b 	bl	800ac94 <USBD_CtlPrepareRx>
      break;
 800983e:	e058      	b.n	80098f2 <USBD_CDC_Setup+0x13c>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8009840:	687b      	ldr	r3, [r7, #4]
 8009842:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8009846:	689b      	ldr	r3, [r3, #8]
 8009848:	683a      	ldr	r2, [r7, #0]
 800984a:	7850      	ldrb	r0, [r2, #1]
 800984c:	2200      	movs	r2, #0
 800984e:	6839      	ldr	r1, [r7, #0]
 8009850:	4798      	blx	r3
      break;
 8009852:	e04e      	b.n	80098f2 <USBD_CDC_Setup+0x13c>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8009854:	683b      	ldr	r3, [r7, #0]
 8009856:	785b      	ldrb	r3, [r3, #1]
 8009858:	2b0b      	cmp	r3, #11
 800985a:	d02e      	beq.n	80098ba <USBD_CDC_Setup+0x104>
 800985c:	2b0b      	cmp	r3, #11
 800985e:	dc38      	bgt.n	80098d2 <USBD_CDC_Setup+0x11c>
 8009860:	2b00      	cmp	r3, #0
 8009862:	d002      	beq.n	800986a <USBD_CDC_Setup+0xb4>
 8009864:	2b0a      	cmp	r3, #10
 8009866:	d014      	beq.n	8009892 <USBD_CDC_Setup+0xdc>
 8009868:	e033      	b.n	80098d2 <USBD_CDC_Setup+0x11c>
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800986a:	687b      	ldr	r3, [r7, #4]
 800986c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009870:	2b03      	cmp	r3, #3
 8009872:	d107      	bne.n	8009884 <USBD_CDC_Setup+0xce>
          {
            USBD_CtlSendData(pdev, (uint8_t *)(void *)&status_info, 2U);
 8009874:	f107 030c 	add.w	r3, r7, #12
 8009878:	2202      	movs	r2, #2
 800987a:	4619      	mov	r1, r3
 800987c:	6878      	ldr	r0, [r7, #4]
 800987e:	f001 f9db 	bl	800ac38 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8009882:	e02e      	b.n	80098e2 <USBD_CDC_Setup+0x12c>
            USBD_CtlError(pdev, req);
 8009884:	6839      	ldr	r1, [r7, #0]
 8009886:	6878      	ldr	r0, [r7, #4]
 8009888:	f001 f96b 	bl	800ab62 <USBD_CtlError>
            ret = USBD_FAIL;
 800988c:	2302      	movs	r3, #2
 800988e:	75fb      	strb	r3, [r7, #23]
          break;
 8009890:	e027      	b.n	80098e2 <USBD_CDC_Setup+0x12c>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009892:	687b      	ldr	r3, [r7, #4]
 8009894:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009898:	2b03      	cmp	r3, #3
 800989a:	d107      	bne.n	80098ac <USBD_CDC_Setup+0xf6>
          {
            USBD_CtlSendData(pdev, &ifalt, 1U);
 800989c:	f107 030f 	add.w	r3, r7, #15
 80098a0:	2201      	movs	r2, #1
 80098a2:	4619      	mov	r1, r3
 80098a4:	6878      	ldr	r0, [r7, #4]
 80098a6:	f001 f9c7 	bl	800ac38 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 80098aa:	e01a      	b.n	80098e2 <USBD_CDC_Setup+0x12c>
            USBD_CtlError(pdev, req);
 80098ac:	6839      	ldr	r1, [r7, #0]
 80098ae:	6878      	ldr	r0, [r7, #4]
 80098b0:	f001 f957 	bl	800ab62 <USBD_CtlError>
            ret = USBD_FAIL;
 80098b4:	2302      	movs	r3, #2
 80098b6:	75fb      	strb	r3, [r7, #23]
          break;
 80098b8:	e013      	b.n	80098e2 <USBD_CDC_Setup+0x12c>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 80098ba:	687b      	ldr	r3, [r7, #4]
 80098bc:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80098c0:	2b03      	cmp	r3, #3
 80098c2:	d00d      	beq.n	80098e0 <USBD_CDC_Setup+0x12a>
          {
            USBD_CtlError(pdev, req);
 80098c4:	6839      	ldr	r1, [r7, #0]
 80098c6:	6878      	ldr	r0, [r7, #4]
 80098c8:	f001 f94b 	bl	800ab62 <USBD_CtlError>
            ret = USBD_FAIL;
 80098cc:	2302      	movs	r3, #2
 80098ce:	75fb      	strb	r3, [r7, #23]
          }
          break;
 80098d0:	e006      	b.n	80098e0 <USBD_CDC_Setup+0x12a>

        default:
          USBD_CtlError(pdev, req);
 80098d2:	6839      	ldr	r1, [r7, #0]
 80098d4:	6878      	ldr	r0, [r7, #4]
 80098d6:	f001 f944 	bl	800ab62 <USBD_CtlError>
          ret = USBD_FAIL;
 80098da:	2302      	movs	r3, #2
 80098dc:	75fb      	strb	r3, [r7, #23]
          break;
 80098de:	e000      	b.n	80098e2 <USBD_CDC_Setup+0x12c>
          break;
 80098e0:	bf00      	nop
      }
      break;
 80098e2:	e006      	b.n	80098f2 <USBD_CDC_Setup+0x13c>

    default:
      USBD_CtlError(pdev, req);
 80098e4:	6839      	ldr	r1, [r7, #0]
 80098e6:	6878      	ldr	r0, [r7, #4]
 80098e8:	f001 f93b 	bl	800ab62 <USBD_CtlError>
      ret = USBD_FAIL;
 80098ec:	2302      	movs	r3, #2
 80098ee:	75fb      	strb	r3, [r7, #23]
      break;
 80098f0:	bf00      	nop
  }

  return ret;
 80098f2:	7dfb      	ldrb	r3, [r7, #23]
}
 80098f4:	4618      	mov	r0, r3
 80098f6:	3718      	adds	r7, #24
 80098f8:	46bd      	mov	sp, r7
 80098fa:	bd80      	pop	{r7, pc}

080098fc <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t  USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 80098fc:	b580      	push	{r7, lr}
 80098fe:	b084      	sub	sp, #16
 8009900:	af00      	add	r7, sp, #0
 8009902:	6078      	str	r0, [r7, #4]
 8009904:	460b      	mov	r3, r1
 8009906:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8009908:	687b      	ldr	r3, [r7, #4]
 800990a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800990e:	60fb      	str	r3, [r7, #12]
  PCD_HandleTypeDef *hpcd = pdev->pData;
 8009910:	687b      	ldr	r3, [r7, #4]
 8009912:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 8009916:	60bb      	str	r3, [r7, #8]

  if (pdev->pClassData != NULL)
 8009918:	687b      	ldr	r3, [r7, #4]
 800991a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800991e:	2b00      	cmp	r3, #0
 8009920:	d03a      	beq.n	8009998 <USBD_CDC_DataIn+0x9c>
  {
    if ((pdev->ep_in[epnum].total_length > 0U) && ((pdev->ep_in[epnum].total_length % hpcd->IN_ep[epnum].maxpacket) == 0U))
 8009922:	78fa      	ldrb	r2, [r7, #3]
 8009924:	6879      	ldr	r1, [r7, #4]
 8009926:	4613      	mov	r3, r2
 8009928:	009b      	lsls	r3, r3, #2
 800992a:	4413      	add	r3, r2
 800992c:	009b      	lsls	r3, r3, #2
 800992e:	440b      	add	r3, r1
 8009930:	331c      	adds	r3, #28
 8009932:	681b      	ldr	r3, [r3, #0]
 8009934:	2b00      	cmp	r3, #0
 8009936:	d029      	beq.n	800998c <USBD_CDC_DataIn+0x90>
 8009938:	78fa      	ldrb	r2, [r7, #3]
 800993a:	6879      	ldr	r1, [r7, #4]
 800993c:	4613      	mov	r3, r2
 800993e:	009b      	lsls	r3, r3, #2
 8009940:	4413      	add	r3, r2
 8009942:	009b      	lsls	r3, r3, #2
 8009944:	440b      	add	r3, r1
 8009946:	331c      	adds	r3, #28
 8009948:	681a      	ldr	r2, [r3, #0]
 800994a:	78f9      	ldrb	r1, [r7, #3]
 800994c:	68b8      	ldr	r0, [r7, #8]
 800994e:	460b      	mov	r3, r1
 8009950:	009b      	lsls	r3, r3, #2
 8009952:	440b      	add	r3, r1
 8009954:	00db      	lsls	r3, r3, #3
 8009956:	4403      	add	r3, r0
 8009958:	3320      	adds	r3, #32
 800995a:	681b      	ldr	r3, [r3, #0]
 800995c:	fbb2 f1f3 	udiv	r1, r2, r3
 8009960:	fb01 f303 	mul.w	r3, r1, r3
 8009964:	1ad3      	subs	r3, r2, r3
 8009966:	2b00      	cmp	r3, #0
 8009968:	d110      	bne.n	800998c <USBD_CDC_DataIn+0x90>
    {
      /* Update the packet total length */
      pdev->ep_in[epnum].total_length = 0U;
 800996a:	78fa      	ldrb	r2, [r7, #3]
 800996c:	6879      	ldr	r1, [r7, #4]
 800996e:	4613      	mov	r3, r2
 8009970:	009b      	lsls	r3, r3, #2
 8009972:	4413      	add	r3, r2
 8009974:	009b      	lsls	r3, r3, #2
 8009976:	440b      	add	r3, r1
 8009978:	331c      	adds	r3, #28
 800997a:	2200      	movs	r2, #0
 800997c:	601a      	str	r2, [r3, #0]

      /* Send ZLP */
      USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 800997e:	78f9      	ldrb	r1, [r7, #3]
 8009980:	2300      	movs	r3, #0
 8009982:	2200      	movs	r2, #0
 8009984:	6878      	ldr	r0, [r7, #4]
 8009986:	f001 fdde 	bl	800b546 <USBD_LL_Transmit>
 800998a:	e003      	b.n	8009994 <USBD_CDC_DataIn+0x98>
    }
    else
    {
      hcdc->TxState = 0U;
 800998c:	68fb      	ldr	r3, [r7, #12]
 800998e:	2200      	movs	r2, #0
 8009990:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
    }
    return USBD_OK;
 8009994:	2300      	movs	r3, #0
 8009996:	e000      	b.n	800999a <USBD_CDC_DataIn+0x9e>
  }
  else
  {
    return USBD_FAIL;
 8009998:	2302      	movs	r3, #2
  }
}
 800999a:	4618      	mov	r0, r3
 800999c:	3710      	adds	r7, #16
 800999e:	46bd      	mov	sp, r7
 80099a0:	bd80      	pop	{r7, pc}

080099a2 <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t  USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 80099a2:	b580      	push	{r7, lr}
 80099a4:	b084      	sub	sp, #16
 80099a6:	af00      	add	r7, sp, #0
 80099a8:	6078      	str	r0, [r7, #4]
 80099aa:	460b      	mov	r3, r1
 80099ac:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 80099ae:	687b      	ldr	r3, [r7, #4]
 80099b0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80099b4:	60fb      	str	r3, [r7, #12]

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 80099b6:	78fb      	ldrb	r3, [r7, #3]
 80099b8:	4619      	mov	r1, r3
 80099ba:	6878      	ldr	r0, [r7, #4]
 80099bc:	f001 fe09 	bl	800b5d2 <USBD_LL_GetRxDataSize>
 80099c0:	4602      	mov	r2, r0
 80099c2:	68fb      	ldr	r3, [r7, #12]
 80099c4:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */
  if (pdev->pClassData != NULL)
 80099c8:	687b      	ldr	r3, [r7, #4]
 80099ca:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80099ce:	2b00      	cmp	r3, #0
 80099d0:	d00d      	beq.n	80099ee <USBD_CDC_DataOut+0x4c>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 80099d2:	687b      	ldr	r3, [r7, #4]
 80099d4:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 80099d8:	68db      	ldr	r3, [r3, #12]
 80099da:	68fa      	ldr	r2, [r7, #12]
 80099dc:	f8d2 0204 	ldr.w	r0, [r2, #516]	@ 0x204
 80099e0:	68fa      	ldr	r2, [r7, #12]
 80099e2:	f502 7203 	add.w	r2, r2, #524	@ 0x20c
 80099e6:	4611      	mov	r1, r2
 80099e8:	4798      	blx	r3

    return USBD_OK;
 80099ea:	2300      	movs	r3, #0
 80099ec:	e000      	b.n	80099f0 <USBD_CDC_DataOut+0x4e>
  }
  else
  {
    return USBD_FAIL;
 80099ee:	2302      	movs	r3, #2
  }
}
 80099f0:	4618      	mov	r0, r3
 80099f2:	3710      	adds	r7, #16
 80099f4:	46bd      	mov	sp, r7
 80099f6:	bd80      	pop	{r7, pc}

080099f8 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t  USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 80099f8:	b580      	push	{r7, lr}
 80099fa:	b084      	sub	sp, #16
 80099fc:	af00      	add	r7, sp, #0
 80099fe:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8009a00:	687b      	ldr	r3, [r7, #4]
 8009a02:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009a06:	60fb      	str	r3, [r7, #12]

  if ((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFFU))
 8009a08:	687b      	ldr	r3, [r7, #4]
 8009a0a:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8009a0e:	2b00      	cmp	r3, #0
 8009a10:	d014      	beq.n	8009a3c <USBD_CDC_EP0_RxReady+0x44>
 8009a12:	68fb      	ldr	r3, [r7, #12]
 8009a14:	f893 3200 	ldrb.w	r3, [r3, #512]	@ 0x200
 8009a18:	2bff      	cmp	r3, #255	@ 0xff
 8009a1a:	d00f      	beq.n	8009a3c <USBD_CDC_EP0_RxReady+0x44>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 8009a1c:	687b      	ldr	r3, [r7, #4]
 8009a1e:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8009a22:	689b      	ldr	r3, [r3, #8]
 8009a24:	68fa      	ldr	r2, [r7, #12]
 8009a26:	f892 0200 	ldrb.w	r0, [r2, #512]	@ 0x200
                                                      (uint8_t *)(void *)hcdc->data,
 8009a2a:	68f9      	ldr	r1, [r7, #12]
                                                      (uint16_t)hcdc->CmdLength);
 8009a2c:	68fa      	ldr	r2, [r7, #12]
 8009a2e:	f892 2201 	ldrb.w	r2, [r2, #513]	@ 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 8009a32:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 8009a34:	68fb      	ldr	r3, [r7, #12]
 8009a36:	22ff      	movs	r2, #255	@ 0xff
 8009a38:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200

  }
  return USBD_OK;
 8009a3c:	2300      	movs	r3, #0
}
 8009a3e:	4618      	mov	r0, r3
 8009a40:	3710      	adds	r7, #16
 8009a42:	46bd      	mov	sp, r7
 8009a44:	bd80      	pop	{r7, pc}
	...

08009a48 <USBD_CDC_GetFSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 8009a48:	b480      	push	{r7}
 8009a4a:	b083      	sub	sp, #12
 8009a4c:	af00      	add	r7, sp, #0
 8009a4e:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_CfgFSDesc);
 8009a50:	687b      	ldr	r3, [r7, #4]
 8009a52:	2243      	movs	r2, #67	@ 0x43
 8009a54:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgFSDesc;
 8009a56:	4b03      	ldr	r3, [pc, #12]	@ (8009a64 <USBD_CDC_GetFSCfgDesc+0x1c>)
}
 8009a58:	4618      	mov	r0, r3
 8009a5a:	370c      	adds	r7, #12
 8009a5c:	46bd      	mov	sp, r7
 8009a5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a62:	4770      	bx	lr
 8009a64:	20000124 	.word	0x20000124

08009a68 <USBD_CDC_GetHSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 8009a68:	b480      	push	{r7}
 8009a6a:	b083      	sub	sp, #12
 8009a6c:	af00      	add	r7, sp, #0
 8009a6e:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_CfgHSDesc);
 8009a70:	687b      	ldr	r3, [r7, #4]
 8009a72:	2243      	movs	r2, #67	@ 0x43
 8009a74:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgHSDesc;
 8009a76:	4b03      	ldr	r3, [pc, #12]	@ (8009a84 <USBD_CDC_GetHSCfgDesc+0x1c>)
}
 8009a78:	4618      	mov	r0, r3
 8009a7a:	370c      	adds	r7, #12
 8009a7c:	46bd      	mov	sp, r7
 8009a7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a82:	4770      	bx	lr
 8009a84:	200000e0 	.word	0x200000e0

08009a88 <USBD_CDC_GetOtherSpeedCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 8009a88:	b480      	push	{r7}
 8009a8a:	b083      	sub	sp, #12
 8009a8c:	af00      	add	r7, sp, #0
 8009a8e:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_OtherSpeedCfgDesc);
 8009a90:	687b      	ldr	r3, [r7, #4]
 8009a92:	2243      	movs	r2, #67	@ 0x43
 8009a94:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_OtherSpeedCfgDesc;
 8009a96:	4b03      	ldr	r3, [pc, #12]	@ (8009aa4 <USBD_CDC_GetOtherSpeedCfgDesc+0x1c>)
}
 8009a98:	4618      	mov	r0, r3
 8009a9a:	370c      	adds	r7, #12
 8009a9c:	46bd      	mov	sp, r7
 8009a9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009aa2:	4770      	bx	lr
 8009aa4:	20000168 	.word	0x20000168

08009aa8 <USBD_CDC_GetDeviceQualifierDescriptor>:
*         return Device Qualifier descriptor
* @param  length : pointer data length
* @retval pointer to descriptor buffer
*/
uint8_t  *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 8009aa8:	b480      	push	{r7}
 8009aaa:	b083      	sub	sp, #12
 8009aac:	af00      	add	r7, sp, #0
 8009aae:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_DeviceQualifierDesc);
 8009ab0:	687b      	ldr	r3, [r7, #4]
 8009ab2:	220a      	movs	r2, #10
 8009ab4:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_DeviceQualifierDesc;
 8009ab6:	4b03      	ldr	r3, [pc, #12]	@ (8009ac4 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 8009ab8:	4618      	mov	r0, r3
 8009aba:	370c      	adds	r7, #12
 8009abc:	46bd      	mov	sp, r7
 8009abe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ac2:	4770      	bx	lr
 8009ac4:	2000009c 	.word	0x2000009c

08009ac8 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t  USBD_CDC_RegisterInterface(USBD_HandleTypeDef   *pdev,
                                    USBD_CDC_ItfTypeDef *fops)
{
 8009ac8:	b480      	push	{r7}
 8009aca:	b085      	sub	sp, #20
 8009acc:	af00      	add	r7, sp, #0
 8009ace:	6078      	str	r0, [r7, #4]
 8009ad0:	6039      	str	r1, [r7, #0]
  uint8_t  ret = USBD_FAIL;
 8009ad2:	2302      	movs	r3, #2
 8009ad4:	73fb      	strb	r3, [r7, #15]

  if (fops != NULL)
 8009ad6:	683b      	ldr	r3, [r7, #0]
 8009ad8:	2b00      	cmp	r3, #0
 8009ada:	d005      	beq.n	8009ae8 <USBD_CDC_RegisterInterface+0x20>
  {
    pdev->pUserData = fops;
 8009adc:	687b      	ldr	r3, [r7, #4]
 8009ade:	683a      	ldr	r2, [r7, #0]
 8009ae0:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
    ret = USBD_OK;
 8009ae4:	2300      	movs	r3, #0
 8009ae6:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 8009ae8:	7bfb      	ldrb	r3, [r7, #15]
}
 8009aea:	4618      	mov	r0, r3
 8009aec:	3714      	adds	r7, #20
 8009aee:	46bd      	mov	sp, r7
 8009af0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009af4:	4770      	bx	lr

08009af6 <USBD_CDC_SetTxBuffer>:
  * @retval status
  */
uint8_t  USBD_CDC_SetTxBuffer(USBD_HandleTypeDef   *pdev,
                              uint8_t  *pbuff,
                              uint16_t length)
{
 8009af6:	b480      	push	{r7}
 8009af8:	b087      	sub	sp, #28
 8009afa:	af00      	add	r7, sp, #0
 8009afc:	60f8      	str	r0, [r7, #12]
 8009afe:	60b9      	str	r1, [r7, #8]
 8009b00:	4613      	mov	r3, r2
 8009b02:	80fb      	strh	r3, [r7, #6]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8009b04:	68fb      	ldr	r3, [r7, #12]
 8009b06:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009b0a:	617b      	str	r3, [r7, #20]

  hcdc->TxBuffer = pbuff;
 8009b0c:	697b      	ldr	r3, [r7, #20]
 8009b0e:	68ba      	ldr	r2, [r7, #8]
 8009b10:	f8c3 2208 	str.w	r2, [r3, #520]	@ 0x208
  hcdc->TxLength = length;
 8009b14:	88fa      	ldrh	r2, [r7, #6]
 8009b16:	697b      	ldr	r3, [r7, #20]
 8009b18:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210

  return USBD_OK;
 8009b1c:	2300      	movs	r3, #0
}
 8009b1e:	4618      	mov	r0, r3
 8009b20:	371c      	adds	r7, #28
 8009b22:	46bd      	mov	sp, r7
 8009b24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b28:	4770      	bx	lr

08009b2a <USBD_CDC_SetRxBuffer>:
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t  USBD_CDC_SetRxBuffer(USBD_HandleTypeDef   *pdev,
                              uint8_t  *pbuff)
{
 8009b2a:	b480      	push	{r7}
 8009b2c:	b085      	sub	sp, #20
 8009b2e:	af00      	add	r7, sp, #0
 8009b30:	6078      	str	r0, [r7, #4]
 8009b32:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8009b34:	687b      	ldr	r3, [r7, #4]
 8009b36:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009b3a:	60fb      	str	r3, [r7, #12]

  hcdc->RxBuffer = pbuff;
 8009b3c:	68fb      	ldr	r3, [r7, #12]
 8009b3e:	683a      	ldr	r2, [r7, #0]
 8009b40:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  return USBD_OK;
 8009b44:	2300      	movs	r3, #0
}
 8009b46:	4618      	mov	r0, r3
 8009b48:	3714      	adds	r7, #20
 8009b4a:	46bd      	mov	sp, r7
 8009b4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b50:	4770      	bx	lr

08009b52 <USBD_CDC_TransmitPacket>:
  *         Transmit packet on IN endpoint
  * @param  pdev: device instance
  * @retval status
  */
uint8_t  USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 8009b52:	b580      	push	{r7, lr}
 8009b54:	b084      	sub	sp, #16
 8009b56:	af00      	add	r7, sp, #0
 8009b58:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8009b5a:	687b      	ldr	r3, [r7, #4]
 8009b5c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009b60:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData != NULL)
 8009b62:	687b      	ldr	r3, [r7, #4]
 8009b64:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009b68:	2b00      	cmp	r3, #0
 8009b6a:	d01c      	beq.n	8009ba6 <USBD_CDC_TransmitPacket+0x54>
  {
    if (hcdc->TxState == 0U)
 8009b6c:	68fb      	ldr	r3, [r7, #12]
 8009b6e:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 8009b72:	2b00      	cmp	r3, #0
 8009b74:	d115      	bne.n	8009ba2 <USBD_CDC_TransmitPacket+0x50>
    {
      /* Tx Transfer in progress */
      hcdc->TxState = 1U;
 8009b76:	68fb      	ldr	r3, [r7, #12]
 8009b78:	2201      	movs	r2, #1
 8009b7a:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

      /* Update the packet total length */
      pdev->ep_in[CDC_IN_EP & 0xFU].total_length = hcdc->TxLength;
 8009b7e:	68fb      	ldr	r3, [r7, #12]
 8009b80:	f8d3 2210 	ldr.w	r2, [r3, #528]	@ 0x210
 8009b84:	687b      	ldr	r3, [r7, #4]
 8009b86:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Transmit next packet */
      USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer,
 8009b88:	68fb      	ldr	r3, [r7, #12]
 8009b8a:	f8d3 2208 	ldr.w	r2, [r3, #520]	@ 0x208
                       (uint16_t)hcdc->TxLength);
 8009b8e:	68fb      	ldr	r3, [r7, #12]
 8009b90:	f8d3 3210 	ldr.w	r3, [r3, #528]	@ 0x210
      USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer,
 8009b94:	b29b      	uxth	r3, r3
 8009b96:	2181      	movs	r1, #129	@ 0x81
 8009b98:	6878      	ldr	r0, [r7, #4]
 8009b9a:	f001 fcd4 	bl	800b546 <USBD_LL_Transmit>

      return USBD_OK;
 8009b9e:	2300      	movs	r3, #0
 8009ba0:	e002      	b.n	8009ba8 <USBD_CDC_TransmitPacket+0x56>
    }
    else
    {
      return USBD_BUSY;
 8009ba2:	2301      	movs	r3, #1
 8009ba4:	e000      	b.n	8009ba8 <USBD_CDC_TransmitPacket+0x56>
    }
  }
  else
  {
    return USBD_FAIL;
 8009ba6:	2302      	movs	r3, #2
  }
}
 8009ba8:	4618      	mov	r0, r3
 8009baa:	3710      	adds	r7, #16
 8009bac:	46bd      	mov	sp, r7
 8009bae:	bd80      	pop	{r7, pc}

08009bb0 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t  USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 8009bb0:	b580      	push	{r7, lr}
 8009bb2:	b084      	sub	sp, #16
 8009bb4:	af00      	add	r7, sp, #0
 8009bb6:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8009bb8:	687b      	ldr	r3, [r7, #4]
 8009bba:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009bbe:	60fb      	str	r3, [r7, #12]

  /* Suspend or Resume USB Out process */
  if (pdev->pClassData != NULL)
 8009bc0:	687b      	ldr	r3, [r7, #4]
 8009bc2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009bc6:	2b00      	cmp	r3, #0
 8009bc8:	d017      	beq.n	8009bfa <USBD_CDC_ReceivePacket+0x4a>
  {
    if (pdev->dev_speed == USBD_SPEED_HIGH)
 8009bca:	687b      	ldr	r3, [r7, #4]
 8009bcc:	7c1b      	ldrb	r3, [r3, #16]
 8009bce:	2b00      	cmp	r3, #0
 8009bd0:	d109      	bne.n	8009be6 <USBD_CDC_ReceivePacket+0x36>
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 8009bd2:	68fb      	ldr	r3, [r7, #12]
 8009bd4:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8009bd8:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8009bdc:	2101      	movs	r1, #1
 8009bde:	6878      	ldr	r0, [r7, #4]
 8009be0:	f001 fcd4 	bl	800b58c <USBD_LL_PrepareReceive>
 8009be4:	e007      	b.n	8009bf6 <USBD_CDC_ReceivePacket+0x46>
                             CDC_DATA_HS_OUT_PACKET_SIZE);
    }
    else
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 8009be6:	68fb      	ldr	r3, [r7, #12]
 8009be8:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8009bec:	2340      	movs	r3, #64	@ 0x40
 8009bee:	2101      	movs	r1, #1
 8009bf0:	6878      	ldr	r0, [r7, #4]
 8009bf2:	f001 fccb 	bl	800b58c <USBD_LL_PrepareReceive>
                             CDC_OUT_EP,
                             hcdc->RxBuffer,
                             CDC_DATA_FS_OUT_PACKET_SIZE);
    }
    return USBD_OK;
 8009bf6:	2300      	movs	r3, #0
 8009bf8:	e000      	b.n	8009bfc <USBD_CDC_ReceivePacket+0x4c>
  }
  else
  {
    return USBD_FAIL;
 8009bfa:	2302      	movs	r3, #2
  }
}
 8009bfc:	4618      	mov	r0, r3
 8009bfe:	3710      	adds	r7, #16
 8009c00:	46bd      	mov	sp, r7
 8009c02:	bd80      	pop	{r7, pc}

08009c04 <USBD_Init>:
* @param  id: Low level core index
* @retval None
*/
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 8009c04:	b580      	push	{r7, lr}
 8009c06:	b084      	sub	sp, #16
 8009c08:	af00      	add	r7, sp, #0
 8009c0a:	60f8      	str	r0, [r7, #12]
 8009c0c:	60b9      	str	r1, [r7, #8]
 8009c0e:	4613      	mov	r3, r2
 8009c10:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 8009c12:	68fb      	ldr	r3, [r7, #12]
 8009c14:	2b00      	cmp	r3, #0
 8009c16:	d101      	bne.n	8009c1c <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif
    return USBD_FAIL;
 8009c18:	2302      	movs	r3, #2
 8009c1a:	e01a      	b.n	8009c52 <USBD_Init+0x4e>
  }

  /* Unlink previous class*/
  if (pdev->pClass != NULL)
 8009c1c:	68fb      	ldr	r3, [r7, #12]
 8009c1e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009c22:	2b00      	cmp	r3, #0
 8009c24:	d003      	beq.n	8009c2e <USBD_Init+0x2a>
  {
    pdev->pClass = NULL;
 8009c26:	68fb      	ldr	r3, [r7, #12]
 8009c28:	2200      	movs	r2, #0
 8009c2a:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 8009c2e:	68bb      	ldr	r3, [r7, #8]
 8009c30:	2b00      	cmp	r3, #0
 8009c32:	d003      	beq.n	8009c3c <USBD_Init+0x38>
  {
    pdev->pDesc = pdesc;
 8009c34:	68fb      	ldr	r3, [r7, #12]
 8009c36:	68ba      	ldr	r2, [r7, #8]
 8009c38:	f8c3 22b0 	str.w	r2, [r3, #688]	@ 0x2b0
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8009c3c:	68fb      	ldr	r3, [r7, #12]
 8009c3e:	2201      	movs	r2, #1
 8009c40:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
 8009c44:	68fb      	ldr	r3, [r7, #12]
 8009c46:	79fa      	ldrb	r2, [r7, #7]
 8009c48:	701a      	strb	r2, [r3, #0]
  /* Initialize low level driver */
  USBD_LL_Init(pdev);
 8009c4a:	68f8      	ldr	r0, [r7, #12]
 8009c4c:	f001 fb36 	bl	800b2bc <USBD_LL_Init>

  return USBD_OK;
 8009c50:	2300      	movs	r3, #0
}
 8009c52:	4618      	mov	r0, r3
 8009c54:	3710      	adds	r7, #16
 8009c56:	46bd      	mov	sp, r7
 8009c58:	bd80      	pop	{r7, pc}

08009c5a <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 8009c5a:	b480      	push	{r7}
 8009c5c:	b085      	sub	sp, #20
 8009c5e:	af00      	add	r7, sp, #0
 8009c60:	6078      	str	r0, [r7, #4]
 8009c62:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef status = USBD_OK;
 8009c64:	2300      	movs	r3, #0
 8009c66:	73fb      	strb	r3, [r7, #15]
  if (pclass != NULL)
 8009c68:	683b      	ldr	r3, [r7, #0]
 8009c6a:	2b00      	cmp	r3, #0
 8009c6c:	d006      	beq.n	8009c7c <USBD_RegisterClass+0x22>
  {
    /* link the class to the USB Device handle */
    pdev->pClass = pclass;
 8009c6e:	687b      	ldr	r3, [r7, #4]
 8009c70:	683a      	ldr	r2, [r7, #0]
 8009c72:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
    status = USBD_OK;
 8009c76:	2300      	movs	r3, #0
 8009c78:	73fb      	strb	r3, [r7, #15]
 8009c7a:	e001      	b.n	8009c80 <USBD_RegisterClass+0x26>
  else
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif
    status = USBD_FAIL;
 8009c7c:	2302      	movs	r3, #2
 8009c7e:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8009c80:	7bfb      	ldrb	r3, [r7, #15]
}
 8009c82:	4618      	mov	r0, r3
 8009c84:	3714      	adds	r7, #20
 8009c86:	46bd      	mov	sp, r7
 8009c88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c8c:	4770      	bx	lr

08009c8e <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_Start(USBD_HandleTypeDef *pdev)
{
 8009c8e:	b580      	push	{r7, lr}
 8009c90:	b082      	sub	sp, #8
 8009c92:	af00      	add	r7, sp, #0
 8009c94:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  USBD_LL_Start(pdev);
 8009c96:	6878      	ldr	r0, [r7, #4]
 8009c98:	f001 fb6c 	bl	800b374 <USBD_LL_Start>

  return USBD_OK;
 8009c9c:	2300      	movs	r3, #0
}
 8009c9e:	4618      	mov	r0, r3
 8009ca0:	3708      	adds	r7, #8
 8009ca2:	46bd      	mov	sp, r7
 8009ca4:	bd80      	pop	{r7, pc}

08009ca6 <USBD_RunTestMode>:
*         Launch test mode process
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef  USBD_RunTestMode(USBD_HandleTypeDef  *pdev)
{
 8009ca6:	b480      	push	{r7}
 8009ca8:	b083      	sub	sp, #12
 8009caa:	af00      	add	r7, sp, #0
 8009cac:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8009cae:	2300      	movs	r3, #0
}
 8009cb0:	4618      	mov	r0, r3
 8009cb2:	370c      	adds	r7, #12
 8009cb4:	46bd      	mov	sp, r7
 8009cb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009cba:	4770      	bx	lr

08009cbc <USBD_SetClassConfig>:
* @param  cfgidx: configuration index
* @retval status
*/

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 8009cbc:	b580      	push	{r7, lr}
 8009cbe:	b084      	sub	sp, #16
 8009cc0:	af00      	add	r7, sp, #0
 8009cc2:	6078      	str	r0, [r7, #4]
 8009cc4:	460b      	mov	r3, r1
 8009cc6:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_FAIL;
 8009cc8:	2302      	movs	r3, #2
 8009cca:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClass != NULL)
 8009ccc:	687b      	ldr	r3, [r7, #4]
 8009cce:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009cd2:	2b00      	cmp	r3, #0
 8009cd4:	d00c      	beq.n	8009cf0 <USBD_SetClassConfig+0x34>
  {
    /* Set configuration  and Start the Class*/
    if (pdev->pClass->Init(pdev, cfgidx) == 0U)
 8009cd6:	687b      	ldr	r3, [r7, #4]
 8009cd8:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009cdc:	681b      	ldr	r3, [r3, #0]
 8009cde:	78fa      	ldrb	r2, [r7, #3]
 8009ce0:	4611      	mov	r1, r2
 8009ce2:	6878      	ldr	r0, [r7, #4]
 8009ce4:	4798      	blx	r3
 8009ce6:	4603      	mov	r3, r0
 8009ce8:	2b00      	cmp	r3, #0
 8009cea:	d101      	bne.n	8009cf0 <USBD_SetClassConfig+0x34>
    {
      ret = USBD_OK;
 8009cec:	2300      	movs	r3, #0
 8009cee:	73fb      	strb	r3, [r7, #15]
    }
  }

  return ret;
 8009cf0:	7bfb      	ldrb	r3, [r7, #15]
}
 8009cf2:	4618      	mov	r0, r3
 8009cf4:	3710      	adds	r7, #16
 8009cf6:	46bd      	mov	sp, r7
 8009cf8:	bd80      	pop	{r7, pc}

08009cfa <USBD_ClrClassConfig>:
* @param  pdev: device instance
* @param  cfgidx: configuration index
* @retval status: USBD_StatusTypeDef
*/
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 8009cfa:	b580      	push	{r7, lr}
 8009cfc:	b082      	sub	sp, #8
 8009cfe:	af00      	add	r7, sp, #0
 8009d00:	6078      	str	r0, [r7, #4]
 8009d02:	460b      	mov	r3, r1
 8009d04:	70fb      	strb	r3, [r7, #3]
  /* Clear configuration  and De-initialize the Class process*/
  pdev->pClass->DeInit(pdev, cfgidx);
 8009d06:	687b      	ldr	r3, [r7, #4]
 8009d08:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009d0c:	685b      	ldr	r3, [r3, #4]
 8009d0e:	78fa      	ldrb	r2, [r7, #3]
 8009d10:	4611      	mov	r1, r2
 8009d12:	6878      	ldr	r0, [r7, #4]
 8009d14:	4798      	blx	r3

  return USBD_OK;
 8009d16:	2300      	movs	r3, #0
}
 8009d18:	4618      	mov	r0, r3
 8009d1a:	3708      	adds	r7, #8
 8009d1c:	46bd      	mov	sp, r7
 8009d1e:	bd80      	pop	{r7, pc}

08009d20 <USBD_LL_SetupStage>:
*         Handle the setup stage
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 8009d20:	b580      	push	{r7, lr}
 8009d22:	b082      	sub	sp, #8
 8009d24:	af00      	add	r7, sp, #0
 8009d26:	6078      	str	r0, [r7, #4]
 8009d28:	6039      	str	r1, [r7, #0]
  USBD_ParseSetupRequest(&pdev->request, psetup);
 8009d2a:	687b      	ldr	r3, [r7, #4]
 8009d2c:	f503 732a 	add.w	r3, r3, #680	@ 0x2a8
 8009d30:	6839      	ldr	r1, [r7, #0]
 8009d32:	4618      	mov	r0, r3
 8009d34:	f000 fedb 	bl	800aaee <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 8009d38:	687b      	ldr	r3, [r7, #4]
 8009d3a:	2201      	movs	r2, #1
 8009d3c:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 8009d40:	687b      	ldr	r3, [r7, #4]
 8009d42:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 8009d46:	461a      	mov	r2, r3
 8009d48:	687b      	ldr	r3, [r7, #4]
 8009d4a:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 8009d4e:	687b      	ldr	r3, [r7, #4]
 8009d50:	f893 32a8 	ldrb.w	r3, [r3, #680]	@ 0x2a8
 8009d54:	f003 031f 	and.w	r3, r3, #31
 8009d58:	2b02      	cmp	r3, #2
 8009d5a:	d016      	beq.n	8009d8a <USBD_LL_SetupStage+0x6a>
 8009d5c:	2b02      	cmp	r3, #2
 8009d5e:	d81c      	bhi.n	8009d9a <USBD_LL_SetupStage+0x7a>
 8009d60:	2b00      	cmp	r3, #0
 8009d62:	d002      	beq.n	8009d6a <USBD_LL_SetupStage+0x4a>
 8009d64:	2b01      	cmp	r3, #1
 8009d66:	d008      	beq.n	8009d7a <USBD_LL_SetupStage+0x5a>
 8009d68:	e017      	b.n	8009d9a <USBD_LL_SetupStage+0x7a>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      USBD_StdDevReq(pdev, &pdev->request);
 8009d6a:	687b      	ldr	r3, [r7, #4]
 8009d6c:	f503 732a 	add.w	r3, r3, #680	@ 0x2a8
 8009d70:	4619      	mov	r1, r3
 8009d72:	6878      	ldr	r0, [r7, #4]
 8009d74:	f000 f9ce 	bl	800a114 <USBD_StdDevReq>
      break;
 8009d78:	e01a      	b.n	8009db0 <USBD_LL_SetupStage+0x90>

    case USB_REQ_RECIPIENT_INTERFACE:
      USBD_StdItfReq(pdev, &pdev->request);
 8009d7a:	687b      	ldr	r3, [r7, #4]
 8009d7c:	f503 732a 	add.w	r3, r3, #680	@ 0x2a8
 8009d80:	4619      	mov	r1, r3
 8009d82:	6878      	ldr	r0, [r7, #4]
 8009d84:	f000 fa30 	bl	800a1e8 <USBD_StdItfReq>
      break;
 8009d88:	e012      	b.n	8009db0 <USBD_LL_SetupStage+0x90>

    case USB_REQ_RECIPIENT_ENDPOINT:
      USBD_StdEPReq(pdev, &pdev->request);
 8009d8a:	687b      	ldr	r3, [r7, #4]
 8009d8c:	f503 732a 	add.w	r3, r3, #680	@ 0x2a8
 8009d90:	4619      	mov	r1, r3
 8009d92:	6878      	ldr	r0, [r7, #4]
 8009d94:	f000 fa70 	bl	800a278 <USBD_StdEPReq>
      break;
 8009d98:	e00a      	b.n	8009db0 <USBD_LL_SetupStage+0x90>

    default:
      USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 8009d9a:	687b      	ldr	r3, [r7, #4]
 8009d9c:	f893 32a8 	ldrb.w	r3, [r3, #680]	@ 0x2a8
 8009da0:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 8009da4:	b2db      	uxtb	r3, r3
 8009da6:	4619      	mov	r1, r3
 8009da8:	6878      	ldr	r0, [r7, #4]
 8009daa:	f001 fb43 	bl	800b434 <USBD_LL_StallEP>
      break;
 8009dae:	bf00      	nop
  }

  return USBD_OK;
 8009db0:	2300      	movs	r3, #0
}
 8009db2:	4618      	mov	r0, r3
 8009db4:	3708      	adds	r7, #8
 8009db6:	46bd      	mov	sp, r7
 8009db8:	bd80      	pop	{r7, pc}

08009dba <USBD_LL_DataOutStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 8009dba:	b580      	push	{r7, lr}
 8009dbc:	b086      	sub	sp, #24
 8009dbe:	af00      	add	r7, sp, #0
 8009dc0:	60f8      	str	r0, [r7, #12]
 8009dc2:	460b      	mov	r3, r1
 8009dc4:	607a      	str	r2, [r7, #4]
 8009dc6:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;

  if (epnum == 0U)
 8009dc8:	7afb      	ldrb	r3, [r7, #11]
 8009dca:	2b00      	cmp	r3, #0
 8009dcc:	d14b      	bne.n	8009e66 <USBD_LL_DataOutStage+0xac>
  {
    pep = &pdev->ep_out[0];
 8009dce:	68fb      	ldr	r3, [r7, #12]
 8009dd0:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 8009dd4:	617b      	str	r3, [r7, #20]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 8009dd6:	68fb      	ldr	r3, [r7, #12]
 8009dd8:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8009ddc:	2b03      	cmp	r3, #3
 8009dde:	d134      	bne.n	8009e4a <USBD_LL_DataOutStage+0x90>
    {
      if (pep->rem_length > pep->maxpacket)
 8009de0:	697b      	ldr	r3, [r7, #20]
 8009de2:	68da      	ldr	r2, [r3, #12]
 8009de4:	697b      	ldr	r3, [r7, #20]
 8009de6:	691b      	ldr	r3, [r3, #16]
 8009de8:	429a      	cmp	r2, r3
 8009dea:	d919      	bls.n	8009e20 <USBD_LL_DataOutStage+0x66>
      {
        pep->rem_length -= pep->maxpacket;
 8009dec:	697b      	ldr	r3, [r7, #20]
 8009dee:	68da      	ldr	r2, [r3, #12]
 8009df0:	697b      	ldr	r3, [r7, #20]
 8009df2:	691b      	ldr	r3, [r3, #16]
 8009df4:	1ad2      	subs	r2, r2, r3
 8009df6:	697b      	ldr	r3, [r7, #20]
 8009df8:	60da      	str	r2, [r3, #12]

        USBD_CtlContinueRx(pdev, pdata,
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 8009dfa:	697b      	ldr	r3, [r7, #20]
 8009dfc:	68da      	ldr	r2, [r3, #12]
 8009dfe:	697b      	ldr	r3, [r7, #20]
 8009e00:	691b      	ldr	r3, [r3, #16]
        USBD_CtlContinueRx(pdev, pdata,
 8009e02:	429a      	cmp	r2, r3
 8009e04:	d203      	bcs.n	8009e0e <USBD_LL_DataOutStage+0x54>
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 8009e06:	697b      	ldr	r3, [r7, #20]
 8009e08:	68db      	ldr	r3, [r3, #12]
        USBD_CtlContinueRx(pdev, pdata,
 8009e0a:	b29b      	uxth	r3, r3
 8009e0c:	e002      	b.n	8009e14 <USBD_LL_DataOutStage+0x5a>
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 8009e0e:	697b      	ldr	r3, [r7, #20]
 8009e10:	691b      	ldr	r3, [r3, #16]
        USBD_CtlContinueRx(pdev, pdata,
 8009e12:	b29b      	uxth	r3, r3
 8009e14:	461a      	mov	r2, r3
 8009e16:	6879      	ldr	r1, [r7, #4]
 8009e18:	68f8      	ldr	r0, [r7, #12]
 8009e1a:	f000 ff59 	bl	800acd0 <USBD_CtlContinueRx>
 8009e1e:	e038      	b.n	8009e92 <USBD_LL_DataOutStage+0xd8>
      }
      else
      {
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 8009e20:	68fb      	ldr	r3, [r7, #12]
 8009e22:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009e26:	691b      	ldr	r3, [r3, #16]
 8009e28:	2b00      	cmp	r3, #0
 8009e2a:	d00a      	beq.n	8009e42 <USBD_LL_DataOutStage+0x88>
            (pdev->dev_state == USBD_STATE_CONFIGURED))
 8009e2c:	68fb      	ldr	r3, [r7, #12]
 8009e2e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 8009e32:	2b03      	cmp	r3, #3
 8009e34:	d105      	bne.n	8009e42 <USBD_LL_DataOutStage+0x88>
        {
          pdev->pClass->EP0_RxReady(pdev);
 8009e36:	68fb      	ldr	r3, [r7, #12]
 8009e38:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009e3c:	691b      	ldr	r3, [r3, #16]
 8009e3e:	68f8      	ldr	r0, [r7, #12]
 8009e40:	4798      	blx	r3
        }
        USBD_CtlSendStatus(pdev);
 8009e42:	68f8      	ldr	r0, [r7, #12]
 8009e44:	f000 ff56 	bl	800acf4 <USBD_CtlSendStatus>
 8009e48:	e023      	b.n	8009e92 <USBD_LL_DataOutStage+0xd8>
      }
    }
    else
    {
      if (pdev->ep0_state == USBD_EP0_STATUS_OUT)
 8009e4a:	68fb      	ldr	r3, [r7, #12]
 8009e4c:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8009e50:	2b05      	cmp	r3, #5
 8009e52:	d11e      	bne.n	8009e92 <USBD_LL_DataOutStage+0xd8>
      {
        /*
         * STATUS PHASE completed, update ep0_state to idle
         */
        pdev->ep0_state = USBD_EP0_IDLE;
 8009e54:	68fb      	ldr	r3, [r7, #12]
 8009e56:	2200      	movs	r2, #0
 8009e58:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
        USBD_LL_StallEP(pdev, 0U);
 8009e5c:	2100      	movs	r1, #0
 8009e5e:	68f8      	ldr	r0, [r7, #12]
 8009e60:	f001 fae8 	bl	800b434 <USBD_LL_StallEP>
 8009e64:	e015      	b.n	8009e92 <USBD_LL_DataOutStage+0xd8>
      }
    }
  }
  else if ((pdev->pClass->DataOut != NULL) &&
 8009e66:	68fb      	ldr	r3, [r7, #12]
 8009e68:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009e6c:	699b      	ldr	r3, [r3, #24]
 8009e6e:	2b00      	cmp	r3, #0
 8009e70:	d00d      	beq.n	8009e8e <USBD_LL_DataOutStage+0xd4>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 8009e72:	68fb      	ldr	r3, [r7, #12]
 8009e74:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
  else if ((pdev->pClass->DataOut != NULL) &&
 8009e78:	2b03      	cmp	r3, #3
 8009e7a:	d108      	bne.n	8009e8e <USBD_LL_DataOutStage+0xd4>
  {
    pdev->pClass->DataOut(pdev, epnum);
 8009e7c:	68fb      	ldr	r3, [r7, #12]
 8009e7e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009e82:	699b      	ldr	r3, [r3, #24]
 8009e84:	7afa      	ldrb	r2, [r7, #11]
 8009e86:	4611      	mov	r1, r2
 8009e88:	68f8      	ldr	r0, [r7, #12]
 8009e8a:	4798      	blx	r3
 8009e8c:	e001      	b.n	8009e92 <USBD_LL_DataOutStage+0xd8>
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 8009e8e:	2302      	movs	r3, #2
 8009e90:	e000      	b.n	8009e94 <USBD_LL_DataOutStage+0xda>
  }

  return USBD_OK;
 8009e92:	2300      	movs	r3, #0
}
 8009e94:	4618      	mov	r0, r3
 8009e96:	3718      	adds	r7, #24
 8009e98:	46bd      	mov	sp, r7
 8009e9a:	bd80      	pop	{r7, pc}

08009e9c <USBD_LL_DataInStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 8009e9c:	b580      	push	{r7, lr}
 8009e9e:	b086      	sub	sp, #24
 8009ea0:	af00      	add	r7, sp, #0
 8009ea2:	60f8      	str	r0, [r7, #12]
 8009ea4:	460b      	mov	r3, r1
 8009ea6:	607a      	str	r2, [r7, #4]
 8009ea8:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;

  if (epnum == 0U)
 8009eaa:	7afb      	ldrb	r3, [r7, #11]
 8009eac:	2b00      	cmp	r3, #0
 8009eae:	d17f      	bne.n	8009fb0 <USBD_LL_DataInStage+0x114>
  {
    pep = &pdev->ep_in[0];
 8009eb0:	68fb      	ldr	r3, [r7, #12]
 8009eb2:	3314      	adds	r3, #20
 8009eb4:	617b      	str	r3, [r7, #20]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 8009eb6:	68fb      	ldr	r3, [r7, #12]
 8009eb8:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8009ebc:	2b02      	cmp	r3, #2
 8009ebe:	d15c      	bne.n	8009f7a <USBD_LL_DataInStage+0xde>
    {
      if (pep->rem_length > pep->maxpacket)
 8009ec0:	697b      	ldr	r3, [r7, #20]
 8009ec2:	68da      	ldr	r2, [r3, #12]
 8009ec4:	697b      	ldr	r3, [r7, #20]
 8009ec6:	691b      	ldr	r3, [r3, #16]
 8009ec8:	429a      	cmp	r2, r3
 8009eca:	d915      	bls.n	8009ef8 <USBD_LL_DataInStage+0x5c>
      {
        pep->rem_length -= pep->maxpacket;
 8009ecc:	697b      	ldr	r3, [r7, #20]
 8009ece:	68da      	ldr	r2, [r3, #12]
 8009ed0:	697b      	ldr	r3, [r7, #20]
 8009ed2:	691b      	ldr	r3, [r3, #16]
 8009ed4:	1ad2      	subs	r2, r2, r3
 8009ed6:	697b      	ldr	r3, [r7, #20]
 8009ed8:	60da      	str	r2, [r3, #12]

        USBD_CtlContinueSendData(pdev, pdata, (uint16_t)pep->rem_length);
 8009eda:	697b      	ldr	r3, [r7, #20]
 8009edc:	68db      	ldr	r3, [r3, #12]
 8009ede:	b29b      	uxth	r3, r3
 8009ee0:	461a      	mov	r2, r3
 8009ee2:	6879      	ldr	r1, [r7, #4]
 8009ee4:	68f8      	ldr	r0, [r7, #12]
 8009ee6:	f000 fec3 	bl	800ac70 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8009eea:	2300      	movs	r3, #0
 8009eec:	2200      	movs	r2, #0
 8009eee:	2100      	movs	r1, #0
 8009ef0:	68f8      	ldr	r0, [r7, #12]
 8009ef2:	f001 fb4b 	bl	800b58c <USBD_LL_PrepareReceive>
 8009ef6:	e04e      	b.n	8009f96 <USBD_LL_DataInStage+0xfa>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->total_length % pep->maxpacket == 0U) &&
 8009ef8:	697b      	ldr	r3, [r7, #20]
 8009efa:	689b      	ldr	r3, [r3, #8]
 8009efc:	697a      	ldr	r2, [r7, #20]
 8009efe:	6912      	ldr	r2, [r2, #16]
 8009f00:	fbb3 f1f2 	udiv	r1, r3, r2
 8009f04:	fb01 f202 	mul.w	r2, r1, r2
 8009f08:	1a9b      	subs	r3, r3, r2
 8009f0a:	2b00      	cmp	r3, #0
 8009f0c:	d11c      	bne.n	8009f48 <USBD_LL_DataInStage+0xac>
            (pep->total_length >= pep->maxpacket) &&
 8009f0e:	697b      	ldr	r3, [r7, #20]
 8009f10:	689a      	ldr	r2, [r3, #8]
 8009f12:	697b      	ldr	r3, [r7, #20]
 8009f14:	691b      	ldr	r3, [r3, #16]
        if ((pep->total_length % pep->maxpacket == 0U) &&
 8009f16:	429a      	cmp	r2, r3
 8009f18:	d316      	bcc.n	8009f48 <USBD_LL_DataInStage+0xac>
            (pep->total_length < pdev->ep0_data_len))
 8009f1a:	697b      	ldr	r3, [r7, #20]
 8009f1c:	689a      	ldr	r2, [r3, #8]
 8009f1e:	68fb      	ldr	r3, [r7, #12]
 8009f20:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 8009f24:	429a      	cmp	r2, r3
 8009f26:	d20f      	bcs.n	8009f48 <USBD_LL_DataInStage+0xac>
        {
          USBD_CtlContinueSendData(pdev, NULL, 0U);
 8009f28:	2200      	movs	r2, #0
 8009f2a:	2100      	movs	r1, #0
 8009f2c:	68f8      	ldr	r0, [r7, #12]
 8009f2e:	f000 fe9f 	bl	800ac70 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 8009f32:	68fb      	ldr	r3, [r7, #12]
 8009f34:	2200      	movs	r2, #0
 8009f36:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8009f3a:	2300      	movs	r3, #0
 8009f3c:	2200      	movs	r2, #0
 8009f3e:	2100      	movs	r1, #0
 8009f40:	68f8      	ldr	r0, [r7, #12]
 8009f42:	f001 fb23 	bl	800b58c <USBD_LL_PrepareReceive>
 8009f46:	e026      	b.n	8009f96 <USBD_LL_DataInStage+0xfa>
        }
        else
        {
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 8009f48:	68fb      	ldr	r3, [r7, #12]
 8009f4a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009f4e:	68db      	ldr	r3, [r3, #12]
 8009f50:	2b00      	cmp	r3, #0
 8009f52:	d00a      	beq.n	8009f6a <USBD_LL_DataInStage+0xce>
              (pdev->dev_state == USBD_STATE_CONFIGURED))
 8009f54:	68fb      	ldr	r3, [r7, #12]
 8009f56:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 8009f5a:	2b03      	cmp	r3, #3
 8009f5c:	d105      	bne.n	8009f6a <USBD_LL_DataInStage+0xce>
          {
            pdev->pClass->EP0_TxSent(pdev);
 8009f5e:	68fb      	ldr	r3, [r7, #12]
 8009f60:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009f64:	68db      	ldr	r3, [r3, #12]
 8009f66:	68f8      	ldr	r0, [r7, #12]
 8009f68:	4798      	blx	r3
          }
          USBD_LL_StallEP(pdev, 0x80U);
 8009f6a:	2180      	movs	r1, #128	@ 0x80
 8009f6c:	68f8      	ldr	r0, [r7, #12]
 8009f6e:	f001 fa61 	bl	800b434 <USBD_LL_StallEP>
          USBD_CtlReceiveStatus(pdev);
 8009f72:	68f8      	ldr	r0, [r7, #12]
 8009f74:	f000 fed1 	bl	800ad1a <USBD_CtlReceiveStatus>
 8009f78:	e00d      	b.n	8009f96 <USBD_LL_DataInStage+0xfa>
        }
      }
    }
    else
    {
      if ((pdev->ep0_state == USBD_EP0_STATUS_IN) ||
 8009f7a:	68fb      	ldr	r3, [r7, #12]
 8009f7c:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8009f80:	2b04      	cmp	r3, #4
 8009f82:	d004      	beq.n	8009f8e <USBD_LL_DataInStage+0xf2>
          (pdev->ep0_state == USBD_EP0_IDLE))
 8009f84:	68fb      	ldr	r3, [r7, #12]
 8009f86:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
      if ((pdev->ep0_state == USBD_EP0_STATUS_IN) ||
 8009f8a:	2b00      	cmp	r3, #0
 8009f8c:	d103      	bne.n	8009f96 <USBD_LL_DataInStage+0xfa>
      {
        USBD_LL_StallEP(pdev, 0x80U);
 8009f8e:	2180      	movs	r1, #128	@ 0x80
 8009f90:	68f8      	ldr	r0, [r7, #12]
 8009f92:	f001 fa4f 	bl	800b434 <USBD_LL_StallEP>
      }
    }

    if (pdev->dev_test_mode == 1U)
 8009f96:	68fb      	ldr	r3, [r7, #12]
 8009f98:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 8009f9c:	2b01      	cmp	r3, #1
 8009f9e:	d11d      	bne.n	8009fdc <USBD_LL_DataInStage+0x140>
    {
      USBD_RunTestMode(pdev);
 8009fa0:	68f8      	ldr	r0, [r7, #12]
 8009fa2:	f7ff fe80 	bl	8009ca6 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 8009fa6:	68fb      	ldr	r3, [r7, #12]
 8009fa8:	2200      	movs	r2, #0
 8009faa:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 8009fae:	e015      	b.n	8009fdc <USBD_LL_DataInStage+0x140>
    }
  }
  else if ((pdev->pClass->DataIn != NULL) &&
 8009fb0:	68fb      	ldr	r3, [r7, #12]
 8009fb2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009fb6:	695b      	ldr	r3, [r3, #20]
 8009fb8:	2b00      	cmp	r3, #0
 8009fba:	d00d      	beq.n	8009fd8 <USBD_LL_DataInStage+0x13c>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 8009fbc:	68fb      	ldr	r3, [r7, #12]
 8009fbe:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
  else if ((pdev->pClass->DataIn != NULL) &&
 8009fc2:	2b03      	cmp	r3, #3
 8009fc4:	d108      	bne.n	8009fd8 <USBD_LL_DataInStage+0x13c>
  {
    pdev->pClass->DataIn(pdev, epnum);
 8009fc6:	68fb      	ldr	r3, [r7, #12]
 8009fc8:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009fcc:	695b      	ldr	r3, [r3, #20]
 8009fce:	7afa      	ldrb	r2, [r7, #11]
 8009fd0:	4611      	mov	r1, r2
 8009fd2:	68f8      	ldr	r0, [r7, #12]
 8009fd4:	4798      	blx	r3
 8009fd6:	e001      	b.n	8009fdc <USBD_LL_DataInStage+0x140>
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 8009fd8:	2302      	movs	r3, #2
 8009fda:	e000      	b.n	8009fde <USBD_LL_DataInStage+0x142>
  }

  return USBD_OK;
 8009fdc:	2300      	movs	r3, #0
}
 8009fde:	4618      	mov	r0, r3
 8009fe0:	3718      	adds	r7, #24
 8009fe2:	46bd      	mov	sp, r7
 8009fe4:	bd80      	pop	{r7, pc}

08009fe6 <USBD_LL_Reset>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 8009fe6:	b580      	push	{r7, lr}
 8009fe8:	b082      	sub	sp, #8
 8009fea:	af00      	add	r7, sp, #0
 8009fec:	6078      	str	r0, [r7, #4]
  /* Open EP0 OUT */
  USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8009fee:	2340      	movs	r3, #64	@ 0x40
 8009ff0:	2200      	movs	r2, #0
 8009ff2:	2100      	movs	r1, #0
 8009ff4:	6878      	ldr	r0, [r7, #4]
 8009ff6:	f001 f9d8 	bl	800b3aa <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 8009ffa:	687b      	ldr	r3, [r7, #4]
 8009ffc:	2201      	movs	r2, #1
 8009ffe:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 800a002:	687b      	ldr	r3, [r7, #4]
 800a004:	2240      	movs	r2, #64	@ 0x40
 800a006:	f8c3 2164 	str.w	r2, [r3, #356]	@ 0x164

  /* Open EP0 IN */
  USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800a00a:	2340      	movs	r3, #64	@ 0x40
 800a00c:	2200      	movs	r2, #0
 800a00e:	2180      	movs	r1, #128	@ 0x80
 800a010:	6878      	ldr	r0, [r7, #4]
 800a012:	f001 f9ca 	bl	800b3aa <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 800a016:	687b      	ldr	r3, [r7, #4]
 800a018:	2201      	movs	r2, #1
 800a01a:	619a      	str	r2, [r3, #24]

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 800a01c:	687b      	ldr	r3, [r7, #4]
 800a01e:	2240      	movs	r2, #64	@ 0x40
 800a020:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800a022:	687b      	ldr	r3, [r7, #4]
 800a024:	2201      	movs	r2, #1
 800a026:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 800a02a:	687b      	ldr	r3, [r7, #4]
 800a02c:	2200      	movs	r2, #0
 800a02e:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 800a032:	687b      	ldr	r3, [r7, #4]
 800a034:	2200      	movs	r2, #0
 800a036:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 800a038:	687b      	ldr	r3, [r7, #4]
 800a03a:	2200      	movs	r2, #0
 800a03c:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4

  if (pdev->pClassData)
 800a040:	687b      	ldr	r3, [r7, #4]
 800a042:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a046:	2b00      	cmp	r3, #0
 800a048:	d009      	beq.n	800a05e <USBD_LL_Reset+0x78>
  {
    pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 800a04a:	687b      	ldr	r3, [r7, #4]
 800a04c:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a050:	685b      	ldr	r3, [r3, #4]
 800a052:	687a      	ldr	r2, [r7, #4]
 800a054:	6852      	ldr	r2, [r2, #4]
 800a056:	b2d2      	uxtb	r2, r2
 800a058:	4611      	mov	r1, r2
 800a05a:	6878      	ldr	r0, [r7, #4]
 800a05c:	4798      	blx	r3
  }

  return USBD_OK;
 800a05e:	2300      	movs	r3, #0
}
 800a060:	4618      	mov	r0, r3
 800a062:	3708      	adds	r7, #8
 800a064:	46bd      	mov	sp, r7
 800a066:	bd80      	pop	{r7, pc}

0800a068 <USBD_LL_SetSpeed>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 800a068:	b480      	push	{r7}
 800a06a:	b083      	sub	sp, #12
 800a06c:	af00      	add	r7, sp, #0
 800a06e:	6078      	str	r0, [r7, #4]
 800a070:	460b      	mov	r3, r1
 800a072:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 800a074:	687b      	ldr	r3, [r7, #4]
 800a076:	78fa      	ldrb	r2, [r7, #3]
 800a078:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 800a07a:	2300      	movs	r3, #0
}
 800a07c:	4618      	mov	r0, r3
 800a07e:	370c      	adds	r7, #12
 800a080:	46bd      	mov	sp, r7
 800a082:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a086:	4770      	bx	lr

0800a088 <USBD_LL_Suspend>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 800a088:	b480      	push	{r7}
 800a08a:	b083      	sub	sp, #12
 800a08c:	af00      	add	r7, sp, #0
 800a08e:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state =  pdev->dev_state;
 800a090:	687b      	ldr	r3, [r7, #4]
 800a092:	f893 229c 	ldrb.w	r2, [r3, #668]	@ 0x29c
 800a096:	687b      	ldr	r3, [r7, #4]
 800a098:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  pdev->dev_state  = USBD_STATE_SUSPENDED;
 800a09c:	687b      	ldr	r3, [r7, #4]
 800a09e:	2204      	movs	r2, #4
 800a0a0:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 800a0a4:	2300      	movs	r3, #0
}
 800a0a6:	4618      	mov	r0, r3
 800a0a8:	370c      	adds	r7, #12
 800a0aa:	46bd      	mov	sp, r7
 800a0ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0b0:	4770      	bx	lr

0800a0b2 <USBD_LL_Resume>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 800a0b2:	b480      	push	{r7}
 800a0b4:	b083      	sub	sp, #12
 800a0b6:	af00      	add	r7, sp, #0
 800a0b8:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 800a0ba:	687b      	ldr	r3, [r7, #4]
 800a0bc:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a0c0:	2b04      	cmp	r3, #4
 800a0c2:	d105      	bne.n	800a0d0 <USBD_LL_Resume+0x1e>
  {
    pdev->dev_state = pdev->dev_old_state;
 800a0c4:	687b      	ldr	r3, [r7, #4]
 800a0c6:	f893 229d 	ldrb.w	r2, [r3, #669]	@ 0x29d
 800a0ca:	687b      	ldr	r3, [r7, #4]
 800a0cc:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 800a0d0:	2300      	movs	r3, #0
}
 800a0d2:	4618      	mov	r0, r3
 800a0d4:	370c      	adds	r7, #12
 800a0d6:	46bd      	mov	sp, r7
 800a0d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0dc:	4770      	bx	lr

0800a0de <USBD_LL_SOF>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 800a0de:	b580      	push	{r7, lr}
 800a0e0:	b082      	sub	sp, #8
 800a0e2:	af00      	add	r7, sp, #0
 800a0e4:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a0e6:	687b      	ldr	r3, [r7, #4]
 800a0e8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a0ec:	2b03      	cmp	r3, #3
 800a0ee:	d10b      	bne.n	800a108 <USBD_LL_SOF+0x2a>
  {
    if (pdev->pClass->SOF != NULL)
 800a0f0:	687b      	ldr	r3, [r7, #4]
 800a0f2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a0f6:	69db      	ldr	r3, [r3, #28]
 800a0f8:	2b00      	cmp	r3, #0
 800a0fa:	d005      	beq.n	800a108 <USBD_LL_SOF+0x2a>
    {
      pdev->pClass->SOF(pdev);
 800a0fc:	687b      	ldr	r3, [r7, #4]
 800a0fe:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a102:	69db      	ldr	r3, [r3, #28]
 800a104:	6878      	ldr	r0, [r7, #4]
 800a106:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800a108:	2300      	movs	r3, #0
}
 800a10a:	4618      	mov	r0, r3
 800a10c:	3708      	adds	r7, #8
 800a10e:	46bd      	mov	sp, r7
 800a110:	bd80      	pop	{r7, pc}
	...

0800a114 <USBD_StdDevReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdDevReq(USBD_HandleTypeDef *pdev,
                                   USBD_SetupReqTypedef *req)
{
 800a114:	b580      	push	{r7, lr}
 800a116:	b084      	sub	sp, #16
 800a118:	af00      	add	r7, sp, #0
 800a11a:	6078      	str	r0, [r7, #4]
 800a11c:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800a11e:	2300      	movs	r3, #0
 800a120:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800a122:	683b      	ldr	r3, [r7, #0]
 800a124:	781b      	ldrb	r3, [r3, #0]
 800a126:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800a12a:	2b40      	cmp	r3, #64	@ 0x40
 800a12c:	d005      	beq.n	800a13a <USBD_StdDevReq+0x26>
 800a12e:	2b40      	cmp	r3, #64	@ 0x40
 800a130:	d84f      	bhi.n	800a1d2 <USBD_StdDevReq+0xbe>
 800a132:	2b00      	cmp	r3, #0
 800a134:	d009      	beq.n	800a14a <USBD_StdDevReq+0x36>
 800a136:	2b20      	cmp	r3, #32
 800a138:	d14b      	bne.n	800a1d2 <USBD_StdDevReq+0xbe>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      pdev->pClass->Setup(pdev, req);
 800a13a:	687b      	ldr	r3, [r7, #4]
 800a13c:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a140:	689b      	ldr	r3, [r3, #8]
 800a142:	6839      	ldr	r1, [r7, #0]
 800a144:	6878      	ldr	r0, [r7, #4]
 800a146:	4798      	blx	r3
      break;
 800a148:	e048      	b.n	800a1dc <USBD_StdDevReq+0xc8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800a14a:	683b      	ldr	r3, [r7, #0]
 800a14c:	785b      	ldrb	r3, [r3, #1]
 800a14e:	2b09      	cmp	r3, #9
 800a150:	d839      	bhi.n	800a1c6 <USBD_StdDevReq+0xb2>
 800a152:	a201      	add	r2, pc, #4	@ (adr r2, 800a158 <USBD_StdDevReq+0x44>)
 800a154:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a158:	0800a1a9 	.word	0x0800a1a9
 800a15c:	0800a1bd 	.word	0x0800a1bd
 800a160:	0800a1c7 	.word	0x0800a1c7
 800a164:	0800a1b3 	.word	0x0800a1b3
 800a168:	0800a1c7 	.word	0x0800a1c7
 800a16c:	0800a18b 	.word	0x0800a18b
 800a170:	0800a181 	.word	0x0800a181
 800a174:	0800a1c7 	.word	0x0800a1c7
 800a178:	0800a19f 	.word	0x0800a19f
 800a17c:	0800a195 	.word	0x0800a195
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 800a180:	6839      	ldr	r1, [r7, #0]
 800a182:	6878      	ldr	r0, [r7, #4]
 800a184:	f000 f9dc 	bl	800a540 <USBD_GetDescriptor>
          break;
 800a188:	e022      	b.n	800a1d0 <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 800a18a:	6839      	ldr	r1, [r7, #0]
 800a18c:	6878      	ldr	r0, [r7, #4]
 800a18e:	f000 fb3f 	bl	800a810 <USBD_SetAddress>
          break;
 800a192:	e01d      	b.n	800a1d0 <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_CONFIGURATION:
          USBD_SetConfig(pdev, req);
 800a194:	6839      	ldr	r1, [r7, #0]
 800a196:	6878      	ldr	r0, [r7, #4]
 800a198:	f000 fb7e 	bl	800a898 <USBD_SetConfig>
          break;
 800a19c:	e018      	b.n	800a1d0 <USBD_StdDevReq+0xbc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 800a19e:	6839      	ldr	r1, [r7, #0]
 800a1a0:	6878      	ldr	r0, [r7, #4]
 800a1a2:	f000 fc07 	bl	800a9b4 <USBD_GetConfig>
          break;
 800a1a6:	e013      	b.n	800a1d0 <USBD_StdDevReq+0xbc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 800a1a8:	6839      	ldr	r1, [r7, #0]
 800a1aa:	6878      	ldr	r0, [r7, #4]
 800a1ac:	f000 fc37 	bl	800aa1e <USBD_GetStatus>
          break;
 800a1b0:	e00e      	b.n	800a1d0 <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 800a1b2:	6839      	ldr	r1, [r7, #0]
 800a1b4:	6878      	ldr	r0, [r7, #4]
 800a1b6:	f000 fc65 	bl	800aa84 <USBD_SetFeature>
          break;
 800a1ba:	e009      	b.n	800a1d0 <USBD_StdDevReq+0xbc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 800a1bc:	6839      	ldr	r1, [r7, #0]
 800a1be:	6878      	ldr	r0, [r7, #4]
 800a1c0:	f000 fc74 	bl	800aaac <USBD_ClrFeature>
          break;
 800a1c4:	e004      	b.n	800a1d0 <USBD_StdDevReq+0xbc>

        default:
          USBD_CtlError(pdev, req);
 800a1c6:	6839      	ldr	r1, [r7, #0]
 800a1c8:	6878      	ldr	r0, [r7, #4]
 800a1ca:	f000 fcca 	bl	800ab62 <USBD_CtlError>
          break;
 800a1ce:	bf00      	nop
      }
      break;
 800a1d0:	e004      	b.n	800a1dc <USBD_StdDevReq+0xc8>

    default:
      USBD_CtlError(pdev, req);
 800a1d2:	6839      	ldr	r1, [r7, #0]
 800a1d4:	6878      	ldr	r0, [r7, #4]
 800a1d6:	f000 fcc4 	bl	800ab62 <USBD_CtlError>
      break;
 800a1da:	bf00      	nop
  }

  return ret;
 800a1dc:	7bfb      	ldrb	r3, [r7, #15]
}
 800a1de:	4618      	mov	r0, r3
 800a1e0:	3710      	adds	r7, #16
 800a1e2:	46bd      	mov	sp, r7
 800a1e4:	bd80      	pop	{r7, pc}
 800a1e6:	bf00      	nop

0800a1e8 <USBD_StdItfReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdItfReq(USBD_HandleTypeDef *pdev,
                                   USBD_SetupReqTypedef  *req)
{
 800a1e8:	b580      	push	{r7, lr}
 800a1ea:	b084      	sub	sp, #16
 800a1ec:	af00      	add	r7, sp, #0
 800a1ee:	6078      	str	r0, [r7, #4]
 800a1f0:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800a1f2:	2300      	movs	r3, #0
 800a1f4:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800a1f6:	683b      	ldr	r3, [r7, #0]
 800a1f8:	781b      	ldrb	r3, [r3, #0]
 800a1fa:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800a1fe:	2b40      	cmp	r3, #64	@ 0x40
 800a200:	d005      	beq.n	800a20e <USBD_StdItfReq+0x26>
 800a202:	2b40      	cmp	r3, #64	@ 0x40
 800a204:	d82e      	bhi.n	800a264 <USBD_StdItfReq+0x7c>
 800a206:	2b00      	cmp	r3, #0
 800a208:	d001      	beq.n	800a20e <USBD_StdItfReq+0x26>
 800a20a:	2b20      	cmp	r3, #32
 800a20c:	d12a      	bne.n	800a264 <USBD_StdItfReq+0x7c>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 800a20e:	687b      	ldr	r3, [r7, #4]
 800a210:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a214:	3b01      	subs	r3, #1
 800a216:	2b02      	cmp	r3, #2
 800a218:	d81d      	bhi.n	800a256 <USBD_StdItfReq+0x6e>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 800a21a:	683b      	ldr	r3, [r7, #0]
 800a21c:	889b      	ldrh	r3, [r3, #4]
 800a21e:	b2db      	uxtb	r3, r3
 800a220:	2b01      	cmp	r3, #1
 800a222:	d813      	bhi.n	800a24c <USBD_StdItfReq+0x64>
          {
            ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800a224:	687b      	ldr	r3, [r7, #4]
 800a226:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a22a:	689b      	ldr	r3, [r3, #8]
 800a22c:	6839      	ldr	r1, [r7, #0]
 800a22e:	6878      	ldr	r0, [r7, #4]
 800a230:	4798      	blx	r3
 800a232:	4603      	mov	r3, r0
 800a234:	73fb      	strb	r3, [r7, #15]

            if ((req->wLength == 0U) && (ret == USBD_OK))
 800a236:	683b      	ldr	r3, [r7, #0]
 800a238:	88db      	ldrh	r3, [r3, #6]
 800a23a:	2b00      	cmp	r3, #0
 800a23c:	d110      	bne.n	800a260 <USBD_StdItfReq+0x78>
 800a23e:	7bfb      	ldrb	r3, [r7, #15]
 800a240:	2b00      	cmp	r3, #0
 800a242:	d10d      	bne.n	800a260 <USBD_StdItfReq+0x78>
            {
              USBD_CtlSendStatus(pdev);
 800a244:	6878      	ldr	r0, [r7, #4]
 800a246:	f000 fd55 	bl	800acf4 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 800a24a:	e009      	b.n	800a260 <USBD_StdItfReq+0x78>
            USBD_CtlError(pdev, req);
 800a24c:	6839      	ldr	r1, [r7, #0]
 800a24e:	6878      	ldr	r0, [r7, #4]
 800a250:	f000 fc87 	bl	800ab62 <USBD_CtlError>
          break;
 800a254:	e004      	b.n	800a260 <USBD_StdItfReq+0x78>

        default:
          USBD_CtlError(pdev, req);
 800a256:	6839      	ldr	r1, [r7, #0]
 800a258:	6878      	ldr	r0, [r7, #4]
 800a25a:	f000 fc82 	bl	800ab62 <USBD_CtlError>
          break;
 800a25e:	e000      	b.n	800a262 <USBD_StdItfReq+0x7a>
          break;
 800a260:	bf00      	nop
      }
      break;
 800a262:	e004      	b.n	800a26e <USBD_StdItfReq+0x86>

    default:
      USBD_CtlError(pdev, req);
 800a264:	6839      	ldr	r1, [r7, #0]
 800a266:	6878      	ldr	r0, [r7, #4]
 800a268:	f000 fc7b 	bl	800ab62 <USBD_CtlError>
      break;
 800a26c:	bf00      	nop
  }

  return USBD_OK;
 800a26e:	2300      	movs	r3, #0
}
 800a270:	4618      	mov	r0, r3
 800a272:	3710      	adds	r7, #16
 800a274:	46bd      	mov	sp, r7
 800a276:	bd80      	pop	{r7, pc}

0800a278 <USBD_StdEPReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdEPReq(USBD_HandleTypeDef *pdev,
                                  USBD_SetupReqTypedef  *req)
{
 800a278:	b580      	push	{r7, lr}
 800a27a:	b084      	sub	sp, #16
 800a27c:	af00      	add	r7, sp, #0
 800a27e:	6078      	str	r0, [r7, #4]
 800a280:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t   ep_addr;
  USBD_StatusTypeDef ret = USBD_OK;
 800a282:	2300      	movs	r3, #0
 800a284:	73fb      	strb	r3, [r7, #15]
  ep_addr  = LOBYTE(req->wIndex);
 800a286:	683b      	ldr	r3, [r7, #0]
 800a288:	889b      	ldrh	r3, [r3, #4]
 800a28a:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800a28c:	683b      	ldr	r3, [r7, #0]
 800a28e:	781b      	ldrb	r3, [r3, #0]
 800a290:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800a294:	2b40      	cmp	r3, #64	@ 0x40
 800a296:	d007      	beq.n	800a2a8 <USBD_StdEPReq+0x30>
 800a298:	2b40      	cmp	r3, #64	@ 0x40
 800a29a:	f200 8146 	bhi.w	800a52a <USBD_StdEPReq+0x2b2>
 800a29e:	2b00      	cmp	r3, #0
 800a2a0:	d00a      	beq.n	800a2b8 <USBD_StdEPReq+0x40>
 800a2a2:	2b20      	cmp	r3, #32
 800a2a4:	f040 8141 	bne.w	800a52a <USBD_StdEPReq+0x2b2>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      pdev->pClass->Setup(pdev, req);
 800a2a8:	687b      	ldr	r3, [r7, #4]
 800a2aa:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a2ae:	689b      	ldr	r3, [r3, #8]
 800a2b0:	6839      	ldr	r1, [r7, #0]
 800a2b2:	6878      	ldr	r0, [r7, #4]
 800a2b4:	4798      	blx	r3
      break;
 800a2b6:	e13d      	b.n	800a534 <USBD_StdEPReq+0x2bc>

    case USB_REQ_TYPE_STANDARD:
      /* Check if it is a class request */
      if ((req->bmRequest & 0x60U) == 0x20U)
 800a2b8:	683b      	ldr	r3, [r7, #0]
 800a2ba:	781b      	ldrb	r3, [r3, #0]
 800a2bc:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800a2c0:	2b20      	cmp	r3, #32
 800a2c2:	d10a      	bne.n	800a2da <USBD_StdEPReq+0x62>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800a2c4:	687b      	ldr	r3, [r7, #4]
 800a2c6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a2ca:	689b      	ldr	r3, [r3, #8]
 800a2cc:	6839      	ldr	r1, [r7, #0]
 800a2ce:	6878      	ldr	r0, [r7, #4]
 800a2d0:	4798      	blx	r3
 800a2d2:	4603      	mov	r3, r0
 800a2d4:	73fb      	strb	r3, [r7, #15]

        return ret;
 800a2d6:	7bfb      	ldrb	r3, [r7, #15]
 800a2d8:	e12d      	b.n	800a536 <USBD_StdEPReq+0x2be>
      }

      switch (req->bRequest)
 800a2da:	683b      	ldr	r3, [r7, #0]
 800a2dc:	785b      	ldrb	r3, [r3, #1]
 800a2de:	2b03      	cmp	r3, #3
 800a2e0:	d007      	beq.n	800a2f2 <USBD_StdEPReq+0x7a>
 800a2e2:	2b03      	cmp	r3, #3
 800a2e4:	f300 811b 	bgt.w	800a51e <USBD_StdEPReq+0x2a6>
 800a2e8:	2b00      	cmp	r3, #0
 800a2ea:	d072      	beq.n	800a3d2 <USBD_StdEPReq+0x15a>
 800a2ec:	2b01      	cmp	r3, #1
 800a2ee:	d03a      	beq.n	800a366 <USBD_StdEPReq+0xee>
 800a2f0:	e115      	b.n	800a51e <USBD_StdEPReq+0x2a6>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 800a2f2:	687b      	ldr	r3, [r7, #4]
 800a2f4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a2f8:	2b02      	cmp	r3, #2
 800a2fa:	d002      	beq.n	800a302 <USBD_StdEPReq+0x8a>
 800a2fc:	2b03      	cmp	r3, #3
 800a2fe:	d015      	beq.n	800a32c <USBD_StdEPReq+0xb4>
 800a300:	e02b      	b.n	800a35a <USBD_StdEPReq+0xe2>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800a302:	7bbb      	ldrb	r3, [r7, #14]
 800a304:	2b00      	cmp	r3, #0
 800a306:	d00c      	beq.n	800a322 <USBD_StdEPReq+0xaa>
 800a308:	7bbb      	ldrb	r3, [r7, #14]
 800a30a:	2b80      	cmp	r3, #128	@ 0x80
 800a30c:	d009      	beq.n	800a322 <USBD_StdEPReq+0xaa>
              {
                USBD_LL_StallEP(pdev, ep_addr);
 800a30e:	7bbb      	ldrb	r3, [r7, #14]
 800a310:	4619      	mov	r1, r3
 800a312:	6878      	ldr	r0, [r7, #4]
 800a314:	f001 f88e 	bl	800b434 <USBD_LL_StallEP>
                USBD_LL_StallEP(pdev, 0x80U);
 800a318:	2180      	movs	r1, #128	@ 0x80
 800a31a:	6878      	ldr	r0, [r7, #4]
 800a31c:	f001 f88a 	bl	800b434 <USBD_LL_StallEP>
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800a320:	e020      	b.n	800a364 <USBD_StdEPReq+0xec>
                USBD_CtlError(pdev, req);
 800a322:	6839      	ldr	r1, [r7, #0]
 800a324:	6878      	ldr	r0, [r7, #4]
 800a326:	f000 fc1c 	bl	800ab62 <USBD_CtlError>
              break;
 800a32a:	e01b      	b.n	800a364 <USBD_StdEPReq+0xec>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800a32c:	683b      	ldr	r3, [r7, #0]
 800a32e:	885b      	ldrh	r3, [r3, #2]
 800a330:	2b00      	cmp	r3, #0
 800a332:	d10e      	bne.n	800a352 <USBD_StdEPReq+0xda>
              {
                if ((ep_addr != 0x00U) &&
 800a334:	7bbb      	ldrb	r3, [r7, #14]
 800a336:	2b00      	cmp	r3, #0
 800a338:	d00b      	beq.n	800a352 <USBD_StdEPReq+0xda>
 800a33a:	7bbb      	ldrb	r3, [r7, #14]
 800a33c:	2b80      	cmp	r3, #128	@ 0x80
 800a33e:	d008      	beq.n	800a352 <USBD_StdEPReq+0xda>
                    (ep_addr != 0x80U) && (req->wLength == 0x00U))
 800a340:	683b      	ldr	r3, [r7, #0]
 800a342:	88db      	ldrh	r3, [r3, #6]
 800a344:	2b00      	cmp	r3, #0
 800a346:	d104      	bne.n	800a352 <USBD_StdEPReq+0xda>
                {
                  USBD_LL_StallEP(pdev, ep_addr);
 800a348:	7bbb      	ldrb	r3, [r7, #14]
 800a34a:	4619      	mov	r1, r3
 800a34c:	6878      	ldr	r0, [r7, #4]
 800a34e:	f001 f871 	bl	800b434 <USBD_LL_StallEP>
                }
              }
              USBD_CtlSendStatus(pdev);
 800a352:	6878      	ldr	r0, [r7, #4]
 800a354:	f000 fcce 	bl	800acf4 <USBD_CtlSendStatus>

              break;
 800a358:	e004      	b.n	800a364 <USBD_StdEPReq+0xec>

            default:
              USBD_CtlError(pdev, req);
 800a35a:	6839      	ldr	r1, [r7, #0]
 800a35c:	6878      	ldr	r0, [r7, #4]
 800a35e:	f000 fc00 	bl	800ab62 <USBD_CtlError>
              break;
 800a362:	bf00      	nop
          }
          break;
 800a364:	e0e0      	b.n	800a528 <USBD_StdEPReq+0x2b0>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 800a366:	687b      	ldr	r3, [r7, #4]
 800a368:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a36c:	2b02      	cmp	r3, #2
 800a36e:	d002      	beq.n	800a376 <USBD_StdEPReq+0xfe>
 800a370:	2b03      	cmp	r3, #3
 800a372:	d015      	beq.n	800a3a0 <USBD_StdEPReq+0x128>
 800a374:	e026      	b.n	800a3c4 <USBD_StdEPReq+0x14c>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800a376:	7bbb      	ldrb	r3, [r7, #14]
 800a378:	2b00      	cmp	r3, #0
 800a37a:	d00c      	beq.n	800a396 <USBD_StdEPReq+0x11e>
 800a37c:	7bbb      	ldrb	r3, [r7, #14]
 800a37e:	2b80      	cmp	r3, #128	@ 0x80
 800a380:	d009      	beq.n	800a396 <USBD_StdEPReq+0x11e>
              {
                USBD_LL_StallEP(pdev, ep_addr);
 800a382:	7bbb      	ldrb	r3, [r7, #14]
 800a384:	4619      	mov	r1, r3
 800a386:	6878      	ldr	r0, [r7, #4]
 800a388:	f001 f854 	bl	800b434 <USBD_LL_StallEP>
                USBD_LL_StallEP(pdev, 0x80U);
 800a38c:	2180      	movs	r1, #128	@ 0x80
 800a38e:	6878      	ldr	r0, [r7, #4]
 800a390:	f001 f850 	bl	800b434 <USBD_LL_StallEP>
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800a394:	e01c      	b.n	800a3d0 <USBD_StdEPReq+0x158>
                USBD_CtlError(pdev, req);
 800a396:	6839      	ldr	r1, [r7, #0]
 800a398:	6878      	ldr	r0, [r7, #4]
 800a39a:	f000 fbe2 	bl	800ab62 <USBD_CtlError>
              break;
 800a39e:	e017      	b.n	800a3d0 <USBD_StdEPReq+0x158>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800a3a0:	683b      	ldr	r3, [r7, #0]
 800a3a2:	885b      	ldrh	r3, [r3, #2]
 800a3a4:	2b00      	cmp	r3, #0
 800a3a6:	d112      	bne.n	800a3ce <USBD_StdEPReq+0x156>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 800a3a8:	7bbb      	ldrb	r3, [r7, #14]
 800a3aa:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800a3ae:	2b00      	cmp	r3, #0
 800a3b0:	d004      	beq.n	800a3bc <USBD_StdEPReq+0x144>
                {
                  USBD_LL_ClearStallEP(pdev, ep_addr);
 800a3b2:	7bbb      	ldrb	r3, [r7, #14]
 800a3b4:	4619      	mov	r1, r3
 800a3b6:	6878      	ldr	r0, [r7, #4]
 800a3b8:	f001 f85b 	bl	800b472 <USBD_LL_ClearStallEP>
                }
                USBD_CtlSendStatus(pdev);
 800a3bc:	6878      	ldr	r0, [r7, #4]
 800a3be:	f000 fc99 	bl	800acf4 <USBD_CtlSendStatus>
              }
              break;
 800a3c2:	e004      	b.n	800a3ce <USBD_StdEPReq+0x156>

            default:
              USBD_CtlError(pdev, req);
 800a3c4:	6839      	ldr	r1, [r7, #0]
 800a3c6:	6878      	ldr	r0, [r7, #4]
 800a3c8:	f000 fbcb 	bl	800ab62 <USBD_CtlError>
              break;
 800a3cc:	e000      	b.n	800a3d0 <USBD_StdEPReq+0x158>
              break;
 800a3ce:	bf00      	nop
          }
          break;
 800a3d0:	e0aa      	b.n	800a528 <USBD_StdEPReq+0x2b0>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 800a3d2:	687b      	ldr	r3, [r7, #4]
 800a3d4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a3d8:	2b02      	cmp	r3, #2
 800a3da:	d002      	beq.n	800a3e2 <USBD_StdEPReq+0x16a>
 800a3dc:	2b03      	cmp	r3, #3
 800a3de:	d032      	beq.n	800a446 <USBD_StdEPReq+0x1ce>
 800a3e0:	e097      	b.n	800a512 <USBD_StdEPReq+0x29a>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800a3e2:	7bbb      	ldrb	r3, [r7, #14]
 800a3e4:	2b00      	cmp	r3, #0
 800a3e6:	d007      	beq.n	800a3f8 <USBD_StdEPReq+0x180>
 800a3e8:	7bbb      	ldrb	r3, [r7, #14]
 800a3ea:	2b80      	cmp	r3, #128	@ 0x80
 800a3ec:	d004      	beq.n	800a3f8 <USBD_StdEPReq+0x180>
              {
                USBD_CtlError(pdev, req);
 800a3ee:	6839      	ldr	r1, [r7, #0]
 800a3f0:	6878      	ldr	r0, [r7, #4]
 800a3f2:	f000 fbb6 	bl	800ab62 <USBD_CtlError>
                break;
 800a3f6:	e091      	b.n	800a51c <USBD_StdEPReq+0x2a4>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800a3f8:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800a3fc:	2b00      	cmp	r3, #0
 800a3fe:	da0b      	bge.n	800a418 <USBD_StdEPReq+0x1a0>
 800a400:	7bbb      	ldrb	r3, [r7, #14]
 800a402:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800a406:	4613      	mov	r3, r2
 800a408:	009b      	lsls	r3, r3, #2
 800a40a:	4413      	add	r3, r2
 800a40c:	009b      	lsls	r3, r3, #2
 800a40e:	3310      	adds	r3, #16
 800a410:	687a      	ldr	r2, [r7, #4]
 800a412:	4413      	add	r3, r2
 800a414:	3304      	adds	r3, #4
 800a416:	e00b      	b.n	800a430 <USBD_StdEPReq+0x1b8>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800a418:	7bbb      	ldrb	r3, [r7, #14]
 800a41a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800a41e:	4613      	mov	r3, r2
 800a420:	009b      	lsls	r3, r3, #2
 800a422:	4413      	add	r3, r2
 800a424:	009b      	lsls	r3, r3, #2
 800a426:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800a42a:	687a      	ldr	r2, [r7, #4]
 800a42c:	4413      	add	r3, r2
 800a42e:	3304      	adds	r3, #4
 800a430:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 800a432:	68bb      	ldr	r3, [r7, #8]
 800a434:	2200      	movs	r2, #0
 800a436:	601a      	str	r2, [r3, #0]

              USBD_CtlSendData(pdev, (uint8_t *)(void *)&pep->status, 2U);
 800a438:	68bb      	ldr	r3, [r7, #8]
 800a43a:	2202      	movs	r2, #2
 800a43c:	4619      	mov	r1, r3
 800a43e:	6878      	ldr	r0, [r7, #4]
 800a440:	f000 fbfa 	bl	800ac38 <USBD_CtlSendData>
              break;
 800a444:	e06a      	b.n	800a51c <USBD_StdEPReq+0x2a4>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 800a446:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800a44a:	2b00      	cmp	r3, #0
 800a44c:	da11      	bge.n	800a472 <USBD_StdEPReq+0x1fa>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800a44e:	7bbb      	ldrb	r3, [r7, #14]
 800a450:	f003 020f 	and.w	r2, r3, #15
 800a454:	6879      	ldr	r1, [r7, #4]
 800a456:	4613      	mov	r3, r2
 800a458:	009b      	lsls	r3, r3, #2
 800a45a:	4413      	add	r3, r2
 800a45c:	009b      	lsls	r3, r3, #2
 800a45e:	440b      	add	r3, r1
 800a460:	3318      	adds	r3, #24
 800a462:	681b      	ldr	r3, [r3, #0]
 800a464:	2b00      	cmp	r3, #0
 800a466:	d117      	bne.n	800a498 <USBD_StdEPReq+0x220>
                {
                  USBD_CtlError(pdev, req);
 800a468:	6839      	ldr	r1, [r7, #0]
 800a46a:	6878      	ldr	r0, [r7, #4]
 800a46c:	f000 fb79 	bl	800ab62 <USBD_CtlError>
                  break;
 800a470:	e054      	b.n	800a51c <USBD_StdEPReq+0x2a4>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 800a472:	7bbb      	ldrb	r3, [r7, #14]
 800a474:	f003 020f 	and.w	r2, r3, #15
 800a478:	6879      	ldr	r1, [r7, #4]
 800a47a:	4613      	mov	r3, r2
 800a47c:	009b      	lsls	r3, r3, #2
 800a47e:	4413      	add	r3, r2
 800a480:	009b      	lsls	r3, r3, #2
 800a482:	440b      	add	r3, r1
 800a484:	f503 73ac 	add.w	r3, r3, #344	@ 0x158
 800a488:	681b      	ldr	r3, [r3, #0]
 800a48a:	2b00      	cmp	r3, #0
 800a48c:	d104      	bne.n	800a498 <USBD_StdEPReq+0x220>
                {
                  USBD_CtlError(pdev, req);
 800a48e:	6839      	ldr	r1, [r7, #0]
 800a490:	6878      	ldr	r0, [r7, #4]
 800a492:	f000 fb66 	bl	800ab62 <USBD_CtlError>
                  break;
 800a496:	e041      	b.n	800a51c <USBD_StdEPReq+0x2a4>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800a498:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800a49c:	2b00      	cmp	r3, #0
 800a49e:	da0b      	bge.n	800a4b8 <USBD_StdEPReq+0x240>
 800a4a0:	7bbb      	ldrb	r3, [r7, #14]
 800a4a2:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800a4a6:	4613      	mov	r3, r2
 800a4a8:	009b      	lsls	r3, r3, #2
 800a4aa:	4413      	add	r3, r2
 800a4ac:	009b      	lsls	r3, r3, #2
 800a4ae:	3310      	adds	r3, #16
 800a4b0:	687a      	ldr	r2, [r7, #4]
 800a4b2:	4413      	add	r3, r2
 800a4b4:	3304      	adds	r3, #4
 800a4b6:	e00b      	b.n	800a4d0 <USBD_StdEPReq+0x258>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800a4b8:	7bbb      	ldrb	r3, [r7, #14]
 800a4ba:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800a4be:	4613      	mov	r3, r2
 800a4c0:	009b      	lsls	r3, r3, #2
 800a4c2:	4413      	add	r3, r2
 800a4c4:	009b      	lsls	r3, r3, #2
 800a4c6:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800a4ca:	687a      	ldr	r2, [r7, #4]
 800a4cc:	4413      	add	r3, r2
 800a4ce:	3304      	adds	r3, #4
 800a4d0:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 800a4d2:	7bbb      	ldrb	r3, [r7, #14]
 800a4d4:	2b00      	cmp	r3, #0
 800a4d6:	d002      	beq.n	800a4de <USBD_StdEPReq+0x266>
 800a4d8:	7bbb      	ldrb	r3, [r7, #14]
 800a4da:	2b80      	cmp	r3, #128	@ 0x80
 800a4dc:	d103      	bne.n	800a4e6 <USBD_StdEPReq+0x26e>
              {
                pep->status = 0x0000U;
 800a4de:	68bb      	ldr	r3, [r7, #8]
 800a4e0:	2200      	movs	r2, #0
 800a4e2:	601a      	str	r2, [r3, #0]
 800a4e4:	e00e      	b.n	800a504 <USBD_StdEPReq+0x28c>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr))
 800a4e6:	7bbb      	ldrb	r3, [r7, #14]
 800a4e8:	4619      	mov	r1, r3
 800a4ea:	6878      	ldr	r0, [r7, #4]
 800a4ec:	f000 ffe0 	bl	800b4b0 <USBD_LL_IsStallEP>
 800a4f0:	4603      	mov	r3, r0
 800a4f2:	2b00      	cmp	r3, #0
 800a4f4:	d003      	beq.n	800a4fe <USBD_StdEPReq+0x286>
              {
                pep->status = 0x0001U;
 800a4f6:	68bb      	ldr	r3, [r7, #8]
 800a4f8:	2201      	movs	r2, #1
 800a4fa:	601a      	str	r2, [r3, #0]
 800a4fc:	e002      	b.n	800a504 <USBD_StdEPReq+0x28c>
              }
              else
              {
                pep->status = 0x0000U;
 800a4fe:	68bb      	ldr	r3, [r7, #8]
 800a500:	2200      	movs	r2, #0
 800a502:	601a      	str	r2, [r3, #0]
              }

              USBD_CtlSendData(pdev, (uint8_t *)(void *)&pep->status, 2U);
 800a504:	68bb      	ldr	r3, [r7, #8]
 800a506:	2202      	movs	r2, #2
 800a508:	4619      	mov	r1, r3
 800a50a:	6878      	ldr	r0, [r7, #4]
 800a50c:	f000 fb94 	bl	800ac38 <USBD_CtlSendData>
              break;
 800a510:	e004      	b.n	800a51c <USBD_StdEPReq+0x2a4>

            default:
              USBD_CtlError(pdev, req);
 800a512:	6839      	ldr	r1, [r7, #0]
 800a514:	6878      	ldr	r0, [r7, #4]
 800a516:	f000 fb24 	bl	800ab62 <USBD_CtlError>
              break;
 800a51a:	bf00      	nop
          }
          break;
 800a51c:	e004      	b.n	800a528 <USBD_StdEPReq+0x2b0>

        default:
          USBD_CtlError(pdev, req);
 800a51e:	6839      	ldr	r1, [r7, #0]
 800a520:	6878      	ldr	r0, [r7, #4]
 800a522:	f000 fb1e 	bl	800ab62 <USBD_CtlError>
          break;
 800a526:	bf00      	nop
      }
      break;
 800a528:	e004      	b.n	800a534 <USBD_StdEPReq+0x2bc>

    default:
      USBD_CtlError(pdev, req);
 800a52a:	6839      	ldr	r1, [r7, #0]
 800a52c:	6878      	ldr	r0, [r7, #4]
 800a52e:	f000 fb18 	bl	800ab62 <USBD_CtlError>
      break;
 800a532:	bf00      	nop
  }

  return ret;
 800a534:	7bfb      	ldrb	r3, [r7, #15]
}
 800a536:	4618      	mov	r0, r3
 800a538:	3710      	adds	r7, #16
 800a53a:	46bd      	mov	sp, r7
 800a53c:	bd80      	pop	{r7, pc}
	...

0800a540 <USBD_GetDescriptor>:
* @param  req: usb request
* @retval status
*/
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev,
                               USBD_SetupReqTypedef *req)
{
 800a540:	b580      	push	{r7, lr}
 800a542:	b084      	sub	sp, #16
 800a544:	af00      	add	r7, sp, #0
 800a546:	6078      	str	r0, [r7, #4]
 800a548:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800a54a:	2300      	movs	r3, #0
 800a54c:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 800a54e:	2300      	movs	r3, #0
 800a550:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 800a552:	2300      	movs	r3, #0
 800a554:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 800a556:	683b      	ldr	r3, [r7, #0]
 800a558:	885b      	ldrh	r3, [r3, #2]
 800a55a:	0a1b      	lsrs	r3, r3, #8
 800a55c:	b29b      	uxth	r3, r3
 800a55e:	3b01      	subs	r3, #1
 800a560:	2b06      	cmp	r3, #6
 800a562:	f200 8128 	bhi.w	800a7b6 <USBD_GetDescriptor+0x276>
 800a566:	a201      	add	r2, pc, #4	@ (adr r2, 800a56c <USBD_GetDescriptor+0x2c>)
 800a568:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a56c:	0800a589 	.word	0x0800a589
 800a570:	0800a5a1 	.word	0x0800a5a1
 800a574:	0800a5e1 	.word	0x0800a5e1
 800a578:	0800a7b7 	.word	0x0800a7b7
 800a57c:	0800a7b7 	.word	0x0800a7b7
 800a580:	0800a757 	.word	0x0800a757
 800a584:	0800a783 	.word	0x0800a783
        err++;
      }
      break;
#endif
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 800a588:	687b      	ldr	r3, [r7, #4]
 800a58a:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 800a58e:	681b      	ldr	r3, [r3, #0]
 800a590:	687a      	ldr	r2, [r7, #4]
 800a592:	7c12      	ldrb	r2, [r2, #16]
 800a594:	f107 0108 	add.w	r1, r7, #8
 800a598:	4610      	mov	r0, r2
 800a59a:	4798      	blx	r3
 800a59c:	60f8      	str	r0, [r7, #12]
      break;
 800a59e:	e112      	b.n	800a7c6 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800a5a0:	687b      	ldr	r3, [r7, #4]
 800a5a2:	7c1b      	ldrb	r3, [r3, #16]
 800a5a4:	2b00      	cmp	r3, #0
 800a5a6:	d10d      	bne.n	800a5c4 <USBD_GetDescriptor+0x84>
      {
        pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 800a5a8:	687b      	ldr	r3, [r7, #4]
 800a5aa:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a5ae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a5b0:	f107 0208 	add.w	r2, r7, #8
 800a5b4:	4610      	mov	r0, r2
 800a5b6:	4798      	blx	r3
 800a5b8:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800a5ba:	68fb      	ldr	r3, [r7, #12]
 800a5bc:	3301      	adds	r3, #1
 800a5be:	2202      	movs	r2, #2
 800a5c0:	701a      	strb	r2, [r3, #0]
      else
      {
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 800a5c2:	e100      	b.n	800a7c6 <USBD_GetDescriptor+0x286>
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 800a5c4:	687b      	ldr	r3, [r7, #4]
 800a5c6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a5ca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a5cc:	f107 0208 	add.w	r2, r7, #8
 800a5d0:	4610      	mov	r0, r2
 800a5d2:	4798      	blx	r3
 800a5d4:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800a5d6:	68fb      	ldr	r3, [r7, #12]
 800a5d8:	3301      	adds	r3, #1
 800a5da:	2202      	movs	r2, #2
 800a5dc:	701a      	strb	r2, [r3, #0]
      break;
 800a5de:	e0f2      	b.n	800a7c6 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 800a5e0:	683b      	ldr	r3, [r7, #0]
 800a5e2:	885b      	ldrh	r3, [r3, #2]
 800a5e4:	b2db      	uxtb	r3, r3
 800a5e6:	2b05      	cmp	r3, #5
 800a5e8:	f200 80ac 	bhi.w	800a744 <USBD_GetDescriptor+0x204>
 800a5ec:	a201      	add	r2, pc, #4	@ (adr r2, 800a5f4 <USBD_GetDescriptor+0xb4>)
 800a5ee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a5f2:	bf00      	nop
 800a5f4:	0800a60d 	.word	0x0800a60d
 800a5f8:	0800a641 	.word	0x0800a641
 800a5fc:	0800a675 	.word	0x0800a675
 800a600:	0800a6a9 	.word	0x0800a6a9
 800a604:	0800a6dd 	.word	0x0800a6dd
 800a608:	0800a711 	.word	0x0800a711
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 800a60c:	687b      	ldr	r3, [r7, #4]
 800a60e:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 800a612:	685b      	ldr	r3, [r3, #4]
 800a614:	2b00      	cmp	r3, #0
 800a616:	d00b      	beq.n	800a630 <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 800a618:	687b      	ldr	r3, [r7, #4]
 800a61a:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 800a61e:	685b      	ldr	r3, [r3, #4]
 800a620:	687a      	ldr	r2, [r7, #4]
 800a622:	7c12      	ldrb	r2, [r2, #16]
 800a624:	f107 0108 	add.w	r1, r7, #8
 800a628:	4610      	mov	r0, r2
 800a62a:	4798      	blx	r3
 800a62c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800a62e:	e091      	b.n	800a754 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800a630:	6839      	ldr	r1, [r7, #0]
 800a632:	6878      	ldr	r0, [r7, #4]
 800a634:	f000 fa95 	bl	800ab62 <USBD_CtlError>
            err++;
 800a638:	7afb      	ldrb	r3, [r7, #11]
 800a63a:	3301      	adds	r3, #1
 800a63c:	72fb      	strb	r3, [r7, #11]
          break;
 800a63e:	e089      	b.n	800a754 <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 800a640:	687b      	ldr	r3, [r7, #4]
 800a642:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 800a646:	689b      	ldr	r3, [r3, #8]
 800a648:	2b00      	cmp	r3, #0
 800a64a:	d00b      	beq.n	800a664 <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 800a64c:	687b      	ldr	r3, [r7, #4]
 800a64e:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 800a652:	689b      	ldr	r3, [r3, #8]
 800a654:	687a      	ldr	r2, [r7, #4]
 800a656:	7c12      	ldrb	r2, [r2, #16]
 800a658:	f107 0108 	add.w	r1, r7, #8
 800a65c:	4610      	mov	r0, r2
 800a65e:	4798      	blx	r3
 800a660:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800a662:	e077      	b.n	800a754 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800a664:	6839      	ldr	r1, [r7, #0]
 800a666:	6878      	ldr	r0, [r7, #4]
 800a668:	f000 fa7b 	bl	800ab62 <USBD_CtlError>
            err++;
 800a66c:	7afb      	ldrb	r3, [r7, #11]
 800a66e:	3301      	adds	r3, #1
 800a670:	72fb      	strb	r3, [r7, #11]
          break;
 800a672:	e06f      	b.n	800a754 <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 800a674:	687b      	ldr	r3, [r7, #4]
 800a676:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 800a67a:	68db      	ldr	r3, [r3, #12]
 800a67c:	2b00      	cmp	r3, #0
 800a67e:	d00b      	beq.n	800a698 <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 800a680:	687b      	ldr	r3, [r7, #4]
 800a682:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 800a686:	68db      	ldr	r3, [r3, #12]
 800a688:	687a      	ldr	r2, [r7, #4]
 800a68a:	7c12      	ldrb	r2, [r2, #16]
 800a68c:	f107 0108 	add.w	r1, r7, #8
 800a690:	4610      	mov	r0, r2
 800a692:	4798      	blx	r3
 800a694:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800a696:	e05d      	b.n	800a754 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800a698:	6839      	ldr	r1, [r7, #0]
 800a69a:	6878      	ldr	r0, [r7, #4]
 800a69c:	f000 fa61 	bl	800ab62 <USBD_CtlError>
            err++;
 800a6a0:	7afb      	ldrb	r3, [r7, #11]
 800a6a2:	3301      	adds	r3, #1
 800a6a4:	72fb      	strb	r3, [r7, #11]
          break;
 800a6a6:	e055      	b.n	800a754 <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 800a6a8:	687b      	ldr	r3, [r7, #4]
 800a6aa:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 800a6ae:	691b      	ldr	r3, [r3, #16]
 800a6b0:	2b00      	cmp	r3, #0
 800a6b2:	d00b      	beq.n	800a6cc <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 800a6b4:	687b      	ldr	r3, [r7, #4]
 800a6b6:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 800a6ba:	691b      	ldr	r3, [r3, #16]
 800a6bc:	687a      	ldr	r2, [r7, #4]
 800a6be:	7c12      	ldrb	r2, [r2, #16]
 800a6c0:	f107 0108 	add.w	r1, r7, #8
 800a6c4:	4610      	mov	r0, r2
 800a6c6:	4798      	blx	r3
 800a6c8:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800a6ca:	e043      	b.n	800a754 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800a6cc:	6839      	ldr	r1, [r7, #0]
 800a6ce:	6878      	ldr	r0, [r7, #4]
 800a6d0:	f000 fa47 	bl	800ab62 <USBD_CtlError>
            err++;
 800a6d4:	7afb      	ldrb	r3, [r7, #11]
 800a6d6:	3301      	adds	r3, #1
 800a6d8:	72fb      	strb	r3, [r7, #11]
          break;
 800a6da:	e03b      	b.n	800a754 <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 800a6dc:	687b      	ldr	r3, [r7, #4]
 800a6de:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 800a6e2:	695b      	ldr	r3, [r3, #20]
 800a6e4:	2b00      	cmp	r3, #0
 800a6e6:	d00b      	beq.n	800a700 <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 800a6e8:	687b      	ldr	r3, [r7, #4]
 800a6ea:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 800a6ee:	695b      	ldr	r3, [r3, #20]
 800a6f0:	687a      	ldr	r2, [r7, #4]
 800a6f2:	7c12      	ldrb	r2, [r2, #16]
 800a6f4:	f107 0108 	add.w	r1, r7, #8
 800a6f8:	4610      	mov	r0, r2
 800a6fa:	4798      	blx	r3
 800a6fc:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800a6fe:	e029      	b.n	800a754 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800a700:	6839      	ldr	r1, [r7, #0]
 800a702:	6878      	ldr	r0, [r7, #4]
 800a704:	f000 fa2d 	bl	800ab62 <USBD_CtlError>
            err++;
 800a708:	7afb      	ldrb	r3, [r7, #11]
 800a70a:	3301      	adds	r3, #1
 800a70c:	72fb      	strb	r3, [r7, #11]
          break;
 800a70e:	e021      	b.n	800a754 <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 800a710:	687b      	ldr	r3, [r7, #4]
 800a712:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 800a716:	699b      	ldr	r3, [r3, #24]
 800a718:	2b00      	cmp	r3, #0
 800a71a:	d00b      	beq.n	800a734 <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 800a71c:	687b      	ldr	r3, [r7, #4]
 800a71e:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 800a722:	699b      	ldr	r3, [r3, #24]
 800a724:	687a      	ldr	r2, [r7, #4]
 800a726:	7c12      	ldrb	r2, [r2, #16]
 800a728:	f107 0108 	add.w	r1, r7, #8
 800a72c:	4610      	mov	r0, r2
 800a72e:	4798      	blx	r3
 800a730:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800a732:	e00f      	b.n	800a754 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800a734:	6839      	ldr	r1, [r7, #0]
 800a736:	6878      	ldr	r0, [r7, #4]
 800a738:	f000 fa13 	bl	800ab62 <USBD_CtlError>
            err++;
 800a73c:	7afb      	ldrb	r3, [r7, #11]
 800a73e:	3301      	adds	r3, #1
 800a740:	72fb      	strb	r3, [r7, #11]
          break;
 800a742:	e007      	b.n	800a754 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
#else
          USBD_CtlError(pdev, req);
 800a744:	6839      	ldr	r1, [r7, #0]
 800a746:	6878      	ldr	r0, [r7, #4]
 800a748:	f000 fa0b 	bl	800ab62 <USBD_CtlError>
          err++;
 800a74c:	7afb      	ldrb	r3, [r7, #11]
 800a74e:	3301      	adds	r3, #1
 800a750:	72fb      	strb	r3, [r7, #11]
#endif
      }
      break;
 800a752:	e038      	b.n	800a7c6 <USBD_GetDescriptor+0x286>
 800a754:	e037      	b.n	800a7c6 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800a756:	687b      	ldr	r3, [r7, #4]
 800a758:	7c1b      	ldrb	r3, [r3, #16]
 800a75a:	2b00      	cmp	r3, #0
 800a75c:	d109      	bne.n	800a772 <USBD_GetDescriptor+0x232>
      {
        pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 800a75e:	687b      	ldr	r3, [r7, #4]
 800a760:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a764:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a766:	f107 0208 	add.w	r2, r7, #8
 800a76a:	4610      	mov	r0, r2
 800a76c:	4798      	blx	r3
 800a76e:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800a770:	e029      	b.n	800a7c6 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800a772:	6839      	ldr	r1, [r7, #0]
 800a774:	6878      	ldr	r0, [r7, #4]
 800a776:	f000 f9f4 	bl	800ab62 <USBD_CtlError>
        err++;
 800a77a:	7afb      	ldrb	r3, [r7, #11]
 800a77c:	3301      	adds	r3, #1
 800a77e:	72fb      	strb	r3, [r7, #11]
      break;
 800a780:	e021      	b.n	800a7c6 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800a782:	687b      	ldr	r3, [r7, #4]
 800a784:	7c1b      	ldrb	r3, [r3, #16]
 800a786:	2b00      	cmp	r3, #0
 800a788:	d10d      	bne.n	800a7a6 <USBD_GetDescriptor+0x266>
      {
        pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 800a78a:	687b      	ldr	r3, [r7, #4]
 800a78c:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a790:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a792:	f107 0208 	add.w	r2, r7, #8
 800a796:	4610      	mov	r0, r2
 800a798:	4798      	blx	r3
 800a79a:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 800a79c:	68fb      	ldr	r3, [r7, #12]
 800a79e:	3301      	adds	r3, #1
 800a7a0:	2207      	movs	r2, #7
 800a7a2:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800a7a4:	e00f      	b.n	800a7c6 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800a7a6:	6839      	ldr	r1, [r7, #0]
 800a7a8:	6878      	ldr	r0, [r7, #4]
 800a7aa:	f000 f9da 	bl	800ab62 <USBD_CtlError>
        err++;
 800a7ae:	7afb      	ldrb	r3, [r7, #11]
 800a7b0:	3301      	adds	r3, #1
 800a7b2:	72fb      	strb	r3, [r7, #11]
      break;
 800a7b4:	e007      	b.n	800a7c6 <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 800a7b6:	6839      	ldr	r1, [r7, #0]
 800a7b8:	6878      	ldr	r0, [r7, #4]
 800a7ba:	f000 f9d2 	bl	800ab62 <USBD_CtlError>
      err++;
 800a7be:	7afb      	ldrb	r3, [r7, #11]
 800a7c0:	3301      	adds	r3, #1
 800a7c2:	72fb      	strb	r3, [r7, #11]
      break;
 800a7c4:	bf00      	nop
  }

  if (err != 0U)
 800a7c6:	7afb      	ldrb	r3, [r7, #11]
 800a7c8:	2b00      	cmp	r3, #0
 800a7ca:	d11c      	bne.n	800a806 <USBD_GetDescriptor+0x2c6>
  {
    return;
  }
  else
  {
    if ((len != 0U) && (req->wLength != 0U))
 800a7cc:	893b      	ldrh	r3, [r7, #8]
 800a7ce:	2b00      	cmp	r3, #0
 800a7d0:	d011      	beq.n	800a7f6 <USBD_GetDescriptor+0x2b6>
 800a7d2:	683b      	ldr	r3, [r7, #0]
 800a7d4:	88db      	ldrh	r3, [r3, #6]
 800a7d6:	2b00      	cmp	r3, #0
 800a7d8:	d00d      	beq.n	800a7f6 <USBD_GetDescriptor+0x2b6>
    {
      len = MIN(len, req->wLength);
 800a7da:	683b      	ldr	r3, [r7, #0]
 800a7dc:	88da      	ldrh	r2, [r3, #6]
 800a7de:	893b      	ldrh	r3, [r7, #8]
 800a7e0:	4293      	cmp	r3, r2
 800a7e2:	bf28      	it	cs
 800a7e4:	4613      	movcs	r3, r2
 800a7e6:	b29b      	uxth	r3, r3
 800a7e8:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 800a7ea:	893b      	ldrh	r3, [r7, #8]
 800a7ec:	461a      	mov	r2, r3
 800a7ee:	68f9      	ldr	r1, [r7, #12]
 800a7f0:	6878      	ldr	r0, [r7, #4]
 800a7f2:	f000 fa21 	bl	800ac38 <USBD_CtlSendData>
    }

    if (req->wLength == 0U)
 800a7f6:	683b      	ldr	r3, [r7, #0]
 800a7f8:	88db      	ldrh	r3, [r3, #6]
 800a7fa:	2b00      	cmp	r3, #0
 800a7fc:	d104      	bne.n	800a808 <USBD_GetDescriptor+0x2c8>
    {
      (void)USBD_CtlSendStatus(pdev);
 800a7fe:	6878      	ldr	r0, [r7, #4]
 800a800:	f000 fa78 	bl	800acf4 <USBD_CtlSendStatus>
 800a804:	e000      	b.n	800a808 <USBD_GetDescriptor+0x2c8>
    return;
 800a806:	bf00      	nop
    }
  }
}
 800a808:	3710      	adds	r7, #16
 800a80a:	46bd      	mov	sp, r7
 800a80c:	bd80      	pop	{r7, pc}
 800a80e:	bf00      	nop

0800a810 <USBD_SetAddress>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetAddress(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 800a810:	b580      	push	{r7, lr}
 800a812:	b084      	sub	sp, #16
 800a814:	af00      	add	r7, sp, #0
 800a816:	6078      	str	r0, [r7, #4]
 800a818:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800a81a:	683b      	ldr	r3, [r7, #0]
 800a81c:	889b      	ldrh	r3, [r3, #4]
 800a81e:	2b00      	cmp	r3, #0
 800a820:	d130      	bne.n	800a884 <USBD_SetAddress+0x74>
 800a822:	683b      	ldr	r3, [r7, #0]
 800a824:	88db      	ldrh	r3, [r3, #6]
 800a826:	2b00      	cmp	r3, #0
 800a828:	d12c      	bne.n	800a884 <USBD_SetAddress+0x74>
 800a82a:	683b      	ldr	r3, [r7, #0]
 800a82c:	885b      	ldrh	r3, [r3, #2]
 800a82e:	2b7f      	cmp	r3, #127	@ 0x7f
 800a830:	d828      	bhi.n	800a884 <USBD_SetAddress+0x74>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800a832:	683b      	ldr	r3, [r7, #0]
 800a834:	885b      	ldrh	r3, [r3, #2]
 800a836:	b2db      	uxtb	r3, r3
 800a838:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800a83c:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a83e:	687b      	ldr	r3, [r7, #4]
 800a840:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a844:	2b03      	cmp	r3, #3
 800a846:	d104      	bne.n	800a852 <USBD_SetAddress+0x42>
    {
      USBD_CtlError(pdev, req);
 800a848:	6839      	ldr	r1, [r7, #0]
 800a84a:	6878      	ldr	r0, [r7, #4]
 800a84c:	f000 f989 	bl	800ab62 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a850:	e01d      	b.n	800a88e <USBD_SetAddress+0x7e>
    }
    else
    {
      pdev->dev_address = dev_addr;
 800a852:	687b      	ldr	r3, [r7, #4]
 800a854:	7bfa      	ldrb	r2, [r7, #15]
 800a856:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      USBD_LL_SetUSBAddress(pdev, dev_addr);
 800a85a:	7bfb      	ldrb	r3, [r7, #15]
 800a85c:	4619      	mov	r1, r3
 800a85e:	6878      	ldr	r0, [r7, #4]
 800a860:	f000 fe52 	bl	800b508 <USBD_LL_SetUSBAddress>
      USBD_CtlSendStatus(pdev);
 800a864:	6878      	ldr	r0, [r7, #4]
 800a866:	f000 fa45 	bl	800acf4 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 800a86a:	7bfb      	ldrb	r3, [r7, #15]
 800a86c:	2b00      	cmp	r3, #0
 800a86e:	d004      	beq.n	800a87a <USBD_SetAddress+0x6a>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800a870:	687b      	ldr	r3, [r7, #4]
 800a872:	2202      	movs	r2, #2
 800a874:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a878:	e009      	b.n	800a88e <USBD_SetAddress+0x7e>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 800a87a:	687b      	ldr	r3, [r7, #4]
 800a87c:	2201      	movs	r2, #1
 800a87e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a882:	e004      	b.n	800a88e <USBD_SetAddress+0x7e>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 800a884:	6839      	ldr	r1, [r7, #0]
 800a886:	6878      	ldr	r0, [r7, #4]
 800a888:	f000 f96b 	bl	800ab62 <USBD_CtlError>
  }
}
 800a88c:	bf00      	nop
 800a88e:	bf00      	nop
 800a890:	3710      	adds	r7, #16
 800a892:	46bd      	mov	sp, r7
 800a894:	bd80      	pop	{r7, pc}
	...

0800a898 <USBD_SetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a898:	b580      	push	{r7, lr}
 800a89a:	b082      	sub	sp, #8
 800a89c:	af00      	add	r7, sp, #0
 800a89e:	6078      	str	r0, [r7, #4]
 800a8a0:	6039      	str	r1, [r7, #0]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 800a8a2:	683b      	ldr	r3, [r7, #0]
 800a8a4:	885b      	ldrh	r3, [r3, #2]
 800a8a6:	b2da      	uxtb	r2, r3
 800a8a8:	4b41      	ldr	r3, [pc, #260]	@ (800a9b0 <USBD_SetConfig+0x118>)
 800a8aa:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 800a8ac:	4b40      	ldr	r3, [pc, #256]	@ (800a9b0 <USBD_SetConfig+0x118>)
 800a8ae:	781b      	ldrb	r3, [r3, #0]
 800a8b0:	2b01      	cmp	r3, #1
 800a8b2:	d904      	bls.n	800a8be <USBD_SetConfig+0x26>
  {
    USBD_CtlError(pdev, req);
 800a8b4:	6839      	ldr	r1, [r7, #0]
 800a8b6:	6878      	ldr	r0, [r7, #4]
 800a8b8:	f000 f953 	bl	800ab62 <USBD_CtlError>
 800a8bc:	e075      	b.n	800a9aa <USBD_SetConfig+0x112>
  }
  else
  {
    switch (pdev->dev_state)
 800a8be:	687b      	ldr	r3, [r7, #4]
 800a8c0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a8c4:	2b02      	cmp	r3, #2
 800a8c6:	d002      	beq.n	800a8ce <USBD_SetConfig+0x36>
 800a8c8:	2b03      	cmp	r3, #3
 800a8ca:	d023      	beq.n	800a914 <USBD_SetConfig+0x7c>
 800a8cc:	e062      	b.n	800a994 <USBD_SetConfig+0xfc>
    {
      case USBD_STATE_ADDRESSED:
        if (cfgidx)
 800a8ce:	4b38      	ldr	r3, [pc, #224]	@ (800a9b0 <USBD_SetConfig+0x118>)
 800a8d0:	781b      	ldrb	r3, [r3, #0]
 800a8d2:	2b00      	cmp	r3, #0
 800a8d4:	d01a      	beq.n	800a90c <USBD_SetConfig+0x74>
        {
          pdev->dev_config = cfgidx;
 800a8d6:	4b36      	ldr	r3, [pc, #216]	@ (800a9b0 <USBD_SetConfig+0x118>)
 800a8d8:	781b      	ldrb	r3, [r3, #0]
 800a8da:	461a      	mov	r2, r3
 800a8dc:	687b      	ldr	r3, [r7, #4]
 800a8de:	605a      	str	r2, [r3, #4]
          pdev->dev_state = USBD_STATE_CONFIGURED;
 800a8e0:	687b      	ldr	r3, [r7, #4]
 800a8e2:	2203      	movs	r2, #3
 800a8e4:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
          if (USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL)
 800a8e8:	4b31      	ldr	r3, [pc, #196]	@ (800a9b0 <USBD_SetConfig+0x118>)
 800a8ea:	781b      	ldrb	r3, [r3, #0]
 800a8ec:	4619      	mov	r1, r3
 800a8ee:	6878      	ldr	r0, [r7, #4]
 800a8f0:	f7ff f9e4 	bl	8009cbc <USBD_SetClassConfig>
 800a8f4:	4603      	mov	r3, r0
 800a8f6:	2b02      	cmp	r3, #2
 800a8f8:	d104      	bne.n	800a904 <USBD_SetConfig+0x6c>
          {
            USBD_CtlError(pdev, req);
 800a8fa:	6839      	ldr	r1, [r7, #0]
 800a8fc:	6878      	ldr	r0, [r7, #4]
 800a8fe:	f000 f930 	bl	800ab62 <USBD_CtlError>
            return;
 800a902:	e052      	b.n	800a9aa <USBD_SetConfig+0x112>
          }
          USBD_CtlSendStatus(pdev);
 800a904:	6878      	ldr	r0, [r7, #4]
 800a906:	f000 f9f5 	bl	800acf4 <USBD_CtlSendStatus>
        }
        else
        {
          USBD_CtlSendStatus(pdev);
        }
        break;
 800a90a:	e04e      	b.n	800a9aa <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 800a90c:	6878      	ldr	r0, [r7, #4]
 800a90e:	f000 f9f1 	bl	800acf4 <USBD_CtlSendStatus>
        break;
 800a912:	e04a      	b.n	800a9aa <USBD_SetConfig+0x112>

      case USBD_STATE_CONFIGURED:
        if (cfgidx == 0U)
 800a914:	4b26      	ldr	r3, [pc, #152]	@ (800a9b0 <USBD_SetConfig+0x118>)
 800a916:	781b      	ldrb	r3, [r3, #0]
 800a918:	2b00      	cmp	r3, #0
 800a91a:	d112      	bne.n	800a942 <USBD_SetConfig+0xaa>
        {
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800a91c:	687b      	ldr	r3, [r7, #4]
 800a91e:	2202      	movs	r2, #2
 800a920:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
          pdev->dev_config = cfgidx;
 800a924:	4b22      	ldr	r3, [pc, #136]	@ (800a9b0 <USBD_SetConfig+0x118>)
 800a926:	781b      	ldrb	r3, [r3, #0]
 800a928:	461a      	mov	r2, r3
 800a92a:	687b      	ldr	r3, [r7, #4]
 800a92c:	605a      	str	r2, [r3, #4]
          USBD_ClrClassConfig(pdev, cfgidx);
 800a92e:	4b20      	ldr	r3, [pc, #128]	@ (800a9b0 <USBD_SetConfig+0x118>)
 800a930:	781b      	ldrb	r3, [r3, #0]
 800a932:	4619      	mov	r1, r3
 800a934:	6878      	ldr	r0, [r7, #4]
 800a936:	f7ff f9e0 	bl	8009cfa <USBD_ClrClassConfig>
          USBD_CtlSendStatus(pdev);
 800a93a:	6878      	ldr	r0, [r7, #4]
 800a93c:	f000 f9da 	bl	800acf4 <USBD_CtlSendStatus>
        }
        else
        {
          USBD_CtlSendStatus(pdev);
        }
        break;
 800a940:	e033      	b.n	800a9aa <USBD_SetConfig+0x112>
        else if (cfgidx != pdev->dev_config)
 800a942:	4b1b      	ldr	r3, [pc, #108]	@ (800a9b0 <USBD_SetConfig+0x118>)
 800a944:	781b      	ldrb	r3, [r3, #0]
 800a946:	461a      	mov	r2, r3
 800a948:	687b      	ldr	r3, [r7, #4]
 800a94a:	685b      	ldr	r3, [r3, #4]
 800a94c:	429a      	cmp	r2, r3
 800a94e:	d01d      	beq.n	800a98c <USBD_SetConfig+0xf4>
          USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800a950:	687b      	ldr	r3, [r7, #4]
 800a952:	685b      	ldr	r3, [r3, #4]
 800a954:	b2db      	uxtb	r3, r3
 800a956:	4619      	mov	r1, r3
 800a958:	6878      	ldr	r0, [r7, #4]
 800a95a:	f7ff f9ce 	bl	8009cfa <USBD_ClrClassConfig>
          pdev->dev_config = cfgidx;
 800a95e:	4b14      	ldr	r3, [pc, #80]	@ (800a9b0 <USBD_SetConfig+0x118>)
 800a960:	781b      	ldrb	r3, [r3, #0]
 800a962:	461a      	mov	r2, r3
 800a964:	687b      	ldr	r3, [r7, #4]
 800a966:	605a      	str	r2, [r3, #4]
          if (USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL)
 800a968:	4b11      	ldr	r3, [pc, #68]	@ (800a9b0 <USBD_SetConfig+0x118>)
 800a96a:	781b      	ldrb	r3, [r3, #0]
 800a96c:	4619      	mov	r1, r3
 800a96e:	6878      	ldr	r0, [r7, #4]
 800a970:	f7ff f9a4 	bl	8009cbc <USBD_SetClassConfig>
 800a974:	4603      	mov	r3, r0
 800a976:	2b02      	cmp	r3, #2
 800a978:	d104      	bne.n	800a984 <USBD_SetConfig+0xec>
            USBD_CtlError(pdev, req);
 800a97a:	6839      	ldr	r1, [r7, #0]
 800a97c:	6878      	ldr	r0, [r7, #4]
 800a97e:	f000 f8f0 	bl	800ab62 <USBD_CtlError>
            return;
 800a982:	e012      	b.n	800a9aa <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 800a984:	6878      	ldr	r0, [r7, #4]
 800a986:	f000 f9b5 	bl	800acf4 <USBD_CtlSendStatus>
        break;
 800a98a:	e00e      	b.n	800a9aa <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 800a98c:	6878      	ldr	r0, [r7, #4]
 800a98e:	f000 f9b1 	bl	800acf4 <USBD_CtlSendStatus>
        break;
 800a992:	e00a      	b.n	800a9aa <USBD_SetConfig+0x112>

      default:
        USBD_CtlError(pdev, req);
 800a994:	6839      	ldr	r1, [r7, #0]
 800a996:	6878      	ldr	r0, [r7, #4]
 800a998:	f000 f8e3 	bl	800ab62 <USBD_CtlError>
        USBD_ClrClassConfig(pdev, cfgidx);
 800a99c:	4b04      	ldr	r3, [pc, #16]	@ (800a9b0 <USBD_SetConfig+0x118>)
 800a99e:	781b      	ldrb	r3, [r3, #0]
 800a9a0:	4619      	mov	r1, r3
 800a9a2:	6878      	ldr	r0, [r7, #4]
 800a9a4:	f7ff f9a9 	bl	8009cfa <USBD_ClrClassConfig>
        break;
 800a9a8:	bf00      	nop
    }
  }
}
 800a9aa:	3708      	adds	r7, #8
 800a9ac:	46bd      	mov	sp, r7
 800a9ae:	bd80      	pop	{r7, pc}
 800a9b0:	200006ec 	.word	0x200006ec

0800a9b4 <USBD_GetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a9b4:	b580      	push	{r7, lr}
 800a9b6:	b082      	sub	sp, #8
 800a9b8:	af00      	add	r7, sp, #0
 800a9ba:	6078      	str	r0, [r7, #4]
 800a9bc:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 800a9be:	683b      	ldr	r3, [r7, #0]
 800a9c0:	88db      	ldrh	r3, [r3, #6]
 800a9c2:	2b01      	cmp	r3, #1
 800a9c4:	d004      	beq.n	800a9d0 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 800a9c6:	6839      	ldr	r1, [r7, #0]
 800a9c8:	6878      	ldr	r0, [r7, #4]
 800a9ca:	f000 f8ca 	bl	800ab62 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 800a9ce:	e022      	b.n	800aa16 <USBD_GetConfig+0x62>
    switch (pdev->dev_state)
 800a9d0:	687b      	ldr	r3, [r7, #4]
 800a9d2:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a9d6:	2b02      	cmp	r3, #2
 800a9d8:	dc02      	bgt.n	800a9e0 <USBD_GetConfig+0x2c>
 800a9da:	2b00      	cmp	r3, #0
 800a9dc:	dc03      	bgt.n	800a9e6 <USBD_GetConfig+0x32>
 800a9de:	e015      	b.n	800aa0c <USBD_GetConfig+0x58>
 800a9e0:	2b03      	cmp	r3, #3
 800a9e2:	d00b      	beq.n	800a9fc <USBD_GetConfig+0x48>
 800a9e4:	e012      	b.n	800aa0c <USBD_GetConfig+0x58>
        pdev->dev_default_config = 0U;
 800a9e6:	687b      	ldr	r3, [r7, #4]
 800a9e8:	2200      	movs	r2, #0
 800a9ea:	609a      	str	r2, [r3, #8]
        USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_default_config, 1U);
 800a9ec:	687b      	ldr	r3, [r7, #4]
 800a9ee:	3308      	adds	r3, #8
 800a9f0:	2201      	movs	r2, #1
 800a9f2:	4619      	mov	r1, r3
 800a9f4:	6878      	ldr	r0, [r7, #4]
 800a9f6:	f000 f91f 	bl	800ac38 <USBD_CtlSendData>
        break;
 800a9fa:	e00c      	b.n	800aa16 <USBD_GetConfig+0x62>
        USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_config, 1U);
 800a9fc:	687b      	ldr	r3, [r7, #4]
 800a9fe:	3304      	adds	r3, #4
 800aa00:	2201      	movs	r2, #1
 800aa02:	4619      	mov	r1, r3
 800aa04:	6878      	ldr	r0, [r7, #4]
 800aa06:	f000 f917 	bl	800ac38 <USBD_CtlSendData>
        break;
 800aa0a:	e004      	b.n	800aa16 <USBD_GetConfig+0x62>
        USBD_CtlError(pdev, req);
 800aa0c:	6839      	ldr	r1, [r7, #0]
 800aa0e:	6878      	ldr	r0, [r7, #4]
 800aa10:	f000 f8a7 	bl	800ab62 <USBD_CtlError>
        break;
 800aa14:	bf00      	nop
}
 800aa16:	bf00      	nop
 800aa18:	3708      	adds	r7, #8
 800aa1a:	46bd      	mov	sp, r7
 800aa1c:	bd80      	pop	{r7, pc}

0800aa1e <USBD_GetStatus>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800aa1e:	b580      	push	{r7, lr}
 800aa20:	b082      	sub	sp, #8
 800aa22:	af00      	add	r7, sp, #0
 800aa24:	6078      	str	r0, [r7, #4]
 800aa26:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800aa28:	687b      	ldr	r3, [r7, #4]
 800aa2a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800aa2e:	3b01      	subs	r3, #1
 800aa30:	2b02      	cmp	r3, #2
 800aa32:	d81e      	bhi.n	800aa72 <USBD_GetStatus+0x54>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 800aa34:	683b      	ldr	r3, [r7, #0]
 800aa36:	88db      	ldrh	r3, [r3, #6]
 800aa38:	2b02      	cmp	r3, #2
 800aa3a:	d004      	beq.n	800aa46 <USBD_GetStatus+0x28>
      {
        USBD_CtlError(pdev, req);
 800aa3c:	6839      	ldr	r1, [r7, #0]
 800aa3e:	6878      	ldr	r0, [r7, #4]
 800aa40:	f000 f88f 	bl	800ab62 <USBD_CtlError>
        break;
 800aa44:	e01a      	b.n	800aa7c <USBD_GetStatus+0x5e>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800aa46:	687b      	ldr	r3, [r7, #4]
 800aa48:	2201      	movs	r2, #1
 800aa4a:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif

      if (pdev->dev_remote_wakeup)
 800aa4c:	687b      	ldr	r3, [r7, #4]
 800aa4e:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 800aa52:	2b00      	cmp	r3, #0
 800aa54:	d005      	beq.n	800aa62 <USBD_GetStatus+0x44>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800aa56:	687b      	ldr	r3, [r7, #4]
 800aa58:	68db      	ldr	r3, [r3, #12]
 800aa5a:	f043 0202 	orr.w	r2, r3, #2
 800aa5e:	687b      	ldr	r3, [r7, #4]
 800aa60:	60da      	str	r2, [r3, #12]
      }

      USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_config_status, 2U);
 800aa62:	687b      	ldr	r3, [r7, #4]
 800aa64:	330c      	adds	r3, #12
 800aa66:	2202      	movs	r2, #2
 800aa68:	4619      	mov	r1, r3
 800aa6a:	6878      	ldr	r0, [r7, #4]
 800aa6c:	f000 f8e4 	bl	800ac38 <USBD_CtlSendData>
      break;
 800aa70:	e004      	b.n	800aa7c <USBD_GetStatus+0x5e>

    default:
      USBD_CtlError(pdev, req);
 800aa72:	6839      	ldr	r1, [r7, #0]
 800aa74:	6878      	ldr	r0, [r7, #4]
 800aa76:	f000 f874 	bl	800ab62 <USBD_CtlError>
      break;
 800aa7a:	bf00      	nop
  }
}
 800aa7c:	bf00      	nop
 800aa7e:	3708      	adds	r7, #8
 800aa80:	46bd      	mov	sp, r7
 800aa82:	bd80      	pop	{r7, pc}

0800aa84 <USBD_SetFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetFeature(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 800aa84:	b580      	push	{r7, lr}
 800aa86:	b082      	sub	sp, #8
 800aa88:	af00      	add	r7, sp, #0
 800aa8a:	6078      	str	r0, [r7, #4]
 800aa8c:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800aa8e:	683b      	ldr	r3, [r7, #0]
 800aa90:	885b      	ldrh	r3, [r3, #2]
 800aa92:	2b01      	cmp	r3, #1
 800aa94:	d106      	bne.n	800aaa4 <USBD_SetFeature+0x20>
  {
    pdev->dev_remote_wakeup = 1U;
 800aa96:	687b      	ldr	r3, [r7, #4]
 800aa98:	2201      	movs	r2, #1
 800aa9a:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    USBD_CtlSendStatus(pdev);
 800aa9e:	6878      	ldr	r0, [r7, #4]
 800aaa0:	f000 f928 	bl	800acf4 <USBD_CtlSendStatus>
  }
}
 800aaa4:	bf00      	nop
 800aaa6:	3708      	adds	r7, #8
 800aaa8:	46bd      	mov	sp, r7
 800aaaa:	bd80      	pop	{r7, pc}

0800aaac <USBD_ClrFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 800aaac:	b580      	push	{r7, lr}
 800aaae:	b082      	sub	sp, #8
 800aab0:	af00      	add	r7, sp, #0
 800aab2:	6078      	str	r0, [r7, #4]
 800aab4:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800aab6:	687b      	ldr	r3, [r7, #4]
 800aab8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800aabc:	3b01      	subs	r3, #1
 800aabe:	2b02      	cmp	r3, #2
 800aac0:	d80b      	bhi.n	800aada <USBD_ClrFeature+0x2e>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800aac2:	683b      	ldr	r3, [r7, #0]
 800aac4:	885b      	ldrh	r3, [r3, #2]
 800aac6:	2b01      	cmp	r3, #1
 800aac8:	d10c      	bne.n	800aae4 <USBD_ClrFeature+0x38>
      {
        pdev->dev_remote_wakeup = 0U;
 800aaca:	687b      	ldr	r3, [r7, #4]
 800aacc:	2200      	movs	r2, #0
 800aace:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        USBD_CtlSendStatus(pdev);
 800aad2:	6878      	ldr	r0, [r7, #4]
 800aad4:	f000 f90e 	bl	800acf4 <USBD_CtlSendStatus>
      }
      break;
 800aad8:	e004      	b.n	800aae4 <USBD_ClrFeature+0x38>

    default:
      USBD_CtlError(pdev, req);
 800aada:	6839      	ldr	r1, [r7, #0]
 800aadc:	6878      	ldr	r0, [r7, #4]
 800aade:	f000 f840 	bl	800ab62 <USBD_CtlError>
      break;
 800aae2:	e000      	b.n	800aae6 <USBD_ClrFeature+0x3a>
      break;
 800aae4:	bf00      	nop
  }
}
 800aae6:	bf00      	nop
 800aae8:	3708      	adds	r7, #8
 800aaea:	46bd      	mov	sp, r7
 800aaec:	bd80      	pop	{r7, pc}

0800aaee <USBD_ParseSetupRequest>:
* @param  req: usb request
* @retval None
*/

void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 800aaee:	b480      	push	{r7}
 800aaf0:	b083      	sub	sp, #12
 800aaf2:	af00      	add	r7, sp, #0
 800aaf4:	6078      	str	r0, [r7, #4]
 800aaf6:	6039      	str	r1, [r7, #0]
  req->bmRequest = *(uint8_t *)(pdata);
 800aaf8:	683b      	ldr	r3, [r7, #0]
 800aafa:	781a      	ldrb	r2, [r3, #0]
 800aafc:	687b      	ldr	r3, [r7, #4]
 800aafe:	701a      	strb	r2, [r3, #0]
  req->bRequest = *(uint8_t *)(pdata + 1U);
 800ab00:	683b      	ldr	r3, [r7, #0]
 800ab02:	785a      	ldrb	r2, [r3, #1]
 800ab04:	687b      	ldr	r3, [r7, #4]
 800ab06:	705a      	strb	r2, [r3, #1]
  req->wValue = SWAPBYTE(pdata + 2U);
 800ab08:	683b      	ldr	r3, [r7, #0]
 800ab0a:	3302      	adds	r3, #2
 800ab0c:	781b      	ldrb	r3, [r3, #0]
 800ab0e:	461a      	mov	r2, r3
 800ab10:	683b      	ldr	r3, [r7, #0]
 800ab12:	3303      	adds	r3, #3
 800ab14:	781b      	ldrb	r3, [r3, #0]
 800ab16:	021b      	lsls	r3, r3, #8
 800ab18:	b29b      	uxth	r3, r3
 800ab1a:	4413      	add	r3, r2
 800ab1c:	b29a      	uxth	r2, r3
 800ab1e:	687b      	ldr	r3, [r7, #4]
 800ab20:	805a      	strh	r2, [r3, #2]
  req->wIndex = SWAPBYTE(pdata + 4U);
 800ab22:	683b      	ldr	r3, [r7, #0]
 800ab24:	3304      	adds	r3, #4
 800ab26:	781b      	ldrb	r3, [r3, #0]
 800ab28:	461a      	mov	r2, r3
 800ab2a:	683b      	ldr	r3, [r7, #0]
 800ab2c:	3305      	adds	r3, #5
 800ab2e:	781b      	ldrb	r3, [r3, #0]
 800ab30:	021b      	lsls	r3, r3, #8
 800ab32:	b29b      	uxth	r3, r3
 800ab34:	4413      	add	r3, r2
 800ab36:	b29a      	uxth	r2, r3
 800ab38:	687b      	ldr	r3, [r7, #4]
 800ab3a:	809a      	strh	r2, [r3, #4]
  req->wLength = SWAPBYTE(pdata + 6U);
 800ab3c:	683b      	ldr	r3, [r7, #0]
 800ab3e:	3306      	adds	r3, #6
 800ab40:	781b      	ldrb	r3, [r3, #0]
 800ab42:	461a      	mov	r2, r3
 800ab44:	683b      	ldr	r3, [r7, #0]
 800ab46:	3307      	adds	r3, #7
 800ab48:	781b      	ldrb	r3, [r3, #0]
 800ab4a:	021b      	lsls	r3, r3, #8
 800ab4c:	b29b      	uxth	r3, r3
 800ab4e:	4413      	add	r3, r2
 800ab50:	b29a      	uxth	r2, r3
 800ab52:	687b      	ldr	r3, [r7, #4]
 800ab54:	80da      	strh	r2, [r3, #6]

}
 800ab56:	bf00      	nop
 800ab58:	370c      	adds	r7, #12
 800ab5a:	46bd      	mov	sp, r7
 800ab5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab60:	4770      	bx	lr

0800ab62 <USBD_CtlError>:
* @retval None
*/

void USBD_CtlError(USBD_HandleTypeDef *pdev,
                   USBD_SetupReqTypedef *req)
{
 800ab62:	b580      	push	{r7, lr}
 800ab64:	b082      	sub	sp, #8
 800ab66:	af00      	add	r7, sp, #0
 800ab68:	6078      	str	r0, [r7, #4]
 800ab6a:	6039      	str	r1, [r7, #0]
  USBD_LL_StallEP(pdev, 0x80U);
 800ab6c:	2180      	movs	r1, #128	@ 0x80
 800ab6e:	6878      	ldr	r0, [r7, #4]
 800ab70:	f000 fc60 	bl	800b434 <USBD_LL_StallEP>
  USBD_LL_StallEP(pdev, 0U);
 800ab74:	2100      	movs	r1, #0
 800ab76:	6878      	ldr	r0, [r7, #4]
 800ab78:	f000 fc5c 	bl	800b434 <USBD_LL_StallEP>
}
 800ab7c:	bf00      	nop
 800ab7e:	3708      	adds	r7, #8
 800ab80:	46bd      	mov	sp, r7
 800ab82:	bd80      	pop	{r7, pc}

0800ab84 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 800ab84:	b580      	push	{r7, lr}
 800ab86:	b086      	sub	sp, #24
 800ab88:	af00      	add	r7, sp, #0
 800ab8a:	60f8      	str	r0, [r7, #12]
 800ab8c:	60b9      	str	r1, [r7, #8]
 800ab8e:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 800ab90:	2300      	movs	r3, #0
 800ab92:	75fb      	strb	r3, [r7, #23]

  if (desc != NULL)
 800ab94:	68fb      	ldr	r3, [r7, #12]
 800ab96:	2b00      	cmp	r3, #0
 800ab98:	d032      	beq.n	800ac00 <USBD_GetString+0x7c>
  {
    *len = (uint16_t)USBD_GetLen(desc) * 2U + 2U;
 800ab9a:	68f8      	ldr	r0, [r7, #12]
 800ab9c:	f000 f834 	bl	800ac08 <USBD_GetLen>
 800aba0:	4603      	mov	r3, r0
 800aba2:	3301      	adds	r3, #1
 800aba4:	b29b      	uxth	r3, r3
 800aba6:	005b      	lsls	r3, r3, #1
 800aba8:	b29a      	uxth	r2, r3
 800abaa:	687b      	ldr	r3, [r7, #4]
 800abac:	801a      	strh	r2, [r3, #0]
    unicode[idx++] = *(uint8_t *)(void *)len;
 800abae:	7dfb      	ldrb	r3, [r7, #23]
 800abb0:	1c5a      	adds	r2, r3, #1
 800abb2:	75fa      	strb	r2, [r7, #23]
 800abb4:	461a      	mov	r2, r3
 800abb6:	68bb      	ldr	r3, [r7, #8]
 800abb8:	4413      	add	r3, r2
 800abba:	687a      	ldr	r2, [r7, #4]
 800abbc:	7812      	ldrb	r2, [r2, #0]
 800abbe:	701a      	strb	r2, [r3, #0]
    unicode[idx++] = USB_DESC_TYPE_STRING;
 800abc0:	7dfb      	ldrb	r3, [r7, #23]
 800abc2:	1c5a      	adds	r2, r3, #1
 800abc4:	75fa      	strb	r2, [r7, #23]
 800abc6:	461a      	mov	r2, r3
 800abc8:	68bb      	ldr	r3, [r7, #8]
 800abca:	4413      	add	r3, r2
 800abcc:	2203      	movs	r2, #3
 800abce:	701a      	strb	r2, [r3, #0]

    while (*desc != '\0')
 800abd0:	e012      	b.n	800abf8 <USBD_GetString+0x74>
    {
      unicode[idx++] = *desc++;
 800abd2:	68fb      	ldr	r3, [r7, #12]
 800abd4:	1c5a      	adds	r2, r3, #1
 800abd6:	60fa      	str	r2, [r7, #12]
 800abd8:	7dfa      	ldrb	r2, [r7, #23]
 800abda:	1c51      	adds	r1, r2, #1
 800abdc:	75f9      	strb	r1, [r7, #23]
 800abde:	4611      	mov	r1, r2
 800abe0:	68ba      	ldr	r2, [r7, #8]
 800abe2:	440a      	add	r2, r1
 800abe4:	781b      	ldrb	r3, [r3, #0]
 800abe6:	7013      	strb	r3, [r2, #0]
      unicode[idx++] =  0U;
 800abe8:	7dfb      	ldrb	r3, [r7, #23]
 800abea:	1c5a      	adds	r2, r3, #1
 800abec:	75fa      	strb	r2, [r7, #23]
 800abee:	461a      	mov	r2, r3
 800abf0:	68bb      	ldr	r3, [r7, #8]
 800abf2:	4413      	add	r3, r2
 800abf4:	2200      	movs	r2, #0
 800abf6:	701a      	strb	r2, [r3, #0]
    while (*desc != '\0')
 800abf8:	68fb      	ldr	r3, [r7, #12]
 800abfa:	781b      	ldrb	r3, [r3, #0]
 800abfc:	2b00      	cmp	r3, #0
 800abfe:	d1e8      	bne.n	800abd2 <USBD_GetString+0x4e>
    }
  }
}
 800ac00:	bf00      	nop
 800ac02:	3718      	adds	r7, #24
 800ac04:	46bd      	mov	sp, r7
 800ac06:	bd80      	pop	{r7, pc}

0800ac08 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 800ac08:	b480      	push	{r7}
 800ac0a:	b085      	sub	sp, #20
 800ac0c:	af00      	add	r7, sp, #0
 800ac0e:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 800ac10:	2300      	movs	r3, #0
 800ac12:	73fb      	strb	r3, [r7, #15]

  while (*buf != '\0')
 800ac14:	e005      	b.n	800ac22 <USBD_GetLen+0x1a>
  {
    len++;
 800ac16:	7bfb      	ldrb	r3, [r7, #15]
 800ac18:	3301      	adds	r3, #1
 800ac1a:	73fb      	strb	r3, [r7, #15]
    buf++;
 800ac1c:	687b      	ldr	r3, [r7, #4]
 800ac1e:	3301      	adds	r3, #1
 800ac20:	607b      	str	r3, [r7, #4]
  while (*buf != '\0')
 800ac22:	687b      	ldr	r3, [r7, #4]
 800ac24:	781b      	ldrb	r3, [r3, #0]
 800ac26:	2b00      	cmp	r3, #0
 800ac28:	d1f5      	bne.n	800ac16 <USBD_GetLen+0xe>
  }

  return len;
 800ac2a:	7bfb      	ldrb	r3, [r7, #15]
}
 800ac2c:	4618      	mov	r0, r3
 800ac2e:	3714      	adds	r7, #20
 800ac30:	46bd      	mov	sp, r7
 800ac32:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac36:	4770      	bx	lr

0800ac38 <USBD_CtlSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint16_t len)
{
 800ac38:	b580      	push	{r7, lr}
 800ac3a:	b084      	sub	sp, #16
 800ac3c:	af00      	add	r7, sp, #0
 800ac3e:	60f8      	str	r0, [r7, #12]
 800ac40:	60b9      	str	r1, [r7, #8]
 800ac42:	4613      	mov	r3, r2
 800ac44:	80fb      	strh	r3, [r7, #6]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800ac46:	68fb      	ldr	r3, [r7, #12]
 800ac48:	2202      	movs	r2, #2
 800ac4a:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 800ac4e:	88fa      	ldrh	r2, [r7, #6]
 800ac50:	68fb      	ldr	r3, [r7, #12]
 800ac52:	61da      	str	r2, [r3, #28]
  pdev->ep_in[0].rem_length   = len;
 800ac54:	88fa      	ldrh	r2, [r7, #6]
 800ac56:	68fb      	ldr	r3, [r7, #12]
 800ac58:	621a      	str	r2, [r3, #32]

  /* Start the transfer */
  USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800ac5a:	88fb      	ldrh	r3, [r7, #6]
 800ac5c:	68ba      	ldr	r2, [r7, #8]
 800ac5e:	2100      	movs	r1, #0
 800ac60:	68f8      	ldr	r0, [r7, #12]
 800ac62:	f000 fc70 	bl	800b546 <USBD_LL_Transmit>

  return USBD_OK;
 800ac66:	2300      	movs	r3, #0
}
 800ac68:	4618      	mov	r0, r3
 800ac6a:	3710      	adds	r7, #16
 800ac6c:	46bd      	mov	sp, r7
 800ac6e:	bd80      	pop	{r7, pc}

0800ac70 <USBD_CtlContinueSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint16_t len)
{
 800ac70:	b580      	push	{r7, lr}
 800ac72:	b084      	sub	sp, #16
 800ac74:	af00      	add	r7, sp, #0
 800ac76:	60f8      	str	r0, [r7, #12]
 800ac78:	60b9      	str	r1, [r7, #8]
 800ac7a:	4613      	mov	r3, r2
 800ac7c:	80fb      	strh	r3, [r7, #6]
  /* Start the next transfer */
  USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800ac7e:	88fb      	ldrh	r3, [r7, #6]
 800ac80:	68ba      	ldr	r2, [r7, #8]
 800ac82:	2100      	movs	r1, #0
 800ac84:	68f8      	ldr	r0, [r7, #12]
 800ac86:	f000 fc5e 	bl	800b546 <USBD_LL_Transmit>

  return USBD_OK;
 800ac8a:	2300      	movs	r3, #0
}
 800ac8c:	4618      	mov	r0, r3
 800ac8e:	3710      	adds	r7, #16
 800ac90:	46bd      	mov	sp, r7
 800ac92:	bd80      	pop	{r7, pc}

0800ac94 <USBD_CtlPrepareRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint16_t len)
{
 800ac94:	b580      	push	{r7, lr}
 800ac96:	b084      	sub	sp, #16
 800ac98:	af00      	add	r7, sp, #0
 800ac9a:	60f8      	str	r0, [r7, #12]
 800ac9c:	60b9      	str	r1, [r7, #8]
 800ac9e:	4613      	mov	r3, r2
 800aca0:	80fb      	strh	r3, [r7, #6]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 800aca2:	68fb      	ldr	r3, [r7, #12]
 800aca4:	2203      	movs	r2, #3
 800aca6:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_out[0].total_length = len;
 800acaa:	88fa      	ldrh	r2, [r7, #6]
 800acac:	68fb      	ldr	r3, [r7, #12]
 800acae:	f8c3 215c 	str.w	r2, [r3, #348]	@ 0x15c
  pdev->ep_out[0].rem_length   = len;
 800acb2:	88fa      	ldrh	r2, [r7, #6]
 800acb4:	68fb      	ldr	r3, [r7, #12]
 800acb6:	f8c3 2160 	str.w	r2, [r3, #352]	@ 0x160

  /* Start the transfer */
  USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800acba:	88fb      	ldrh	r3, [r7, #6]
 800acbc:	68ba      	ldr	r2, [r7, #8]
 800acbe:	2100      	movs	r1, #0
 800acc0:	68f8      	ldr	r0, [r7, #12]
 800acc2:	f000 fc63 	bl	800b58c <USBD_LL_PrepareReceive>

  return USBD_OK;
 800acc6:	2300      	movs	r3, #0
}
 800acc8:	4618      	mov	r0, r3
 800acca:	3710      	adds	r7, #16
 800accc:	46bd      	mov	sp, r7
 800acce:	bd80      	pop	{r7, pc}

0800acd0 <USBD_CtlContinueRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint16_t len)
{
 800acd0:	b580      	push	{r7, lr}
 800acd2:	b084      	sub	sp, #16
 800acd4:	af00      	add	r7, sp, #0
 800acd6:	60f8      	str	r0, [r7, #12]
 800acd8:	60b9      	str	r1, [r7, #8]
 800acda:	4613      	mov	r3, r2
 800acdc:	80fb      	strh	r3, [r7, #6]
  USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800acde:	88fb      	ldrh	r3, [r7, #6]
 800ace0:	68ba      	ldr	r2, [r7, #8]
 800ace2:	2100      	movs	r1, #0
 800ace4:	68f8      	ldr	r0, [r7, #12]
 800ace6:	f000 fc51 	bl	800b58c <USBD_LL_PrepareReceive>

  return USBD_OK;
 800acea:	2300      	movs	r3, #0
}
 800acec:	4618      	mov	r0, r3
 800acee:	3710      	adds	r7, #16
 800acf0:	46bd      	mov	sp, r7
 800acf2:	bd80      	pop	{r7, pc}

0800acf4 <USBD_CtlSendStatus>:
*         send zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 800acf4:	b580      	push	{r7, lr}
 800acf6:	b082      	sub	sp, #8
 800acf8:	af00      	add	r7, sp, #0
 800acfa:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800acfc:	687b      	ldr	r3, [r7, #4]
 800acfe:	2204      	movs	r2, #4
 800ad00:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800ad04:	2300      	movs	r3, #0
 800ad06:	2200      	movs	r2, #0
 800ad08:	2100      	movs	r1, #0
 800ad0a:	6878      	ldr	r0, [r7, #4]
 800ad0c:	f000 fc1b 	bl	800b546 <USBD_LL_Transmit>

  return USBD_OK;
 800ad10:	2300      	movs	r3, #0
}
 800ad12:	4618      	mov	r0, r3
 800ad14:	3708      	adds	r7, #8
 800ad16:	46bd      	mov	sp, r7
 800ad18:	bd80      	pop	{r7, pc}

0800ad1a <USBD_CtlReceiveStatus>:
*         receive zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800ad1a:	b580      	push	{r7, lr}
 800ad1c:	b082      	sub	sp, #8
 800ad1e:	af00      	add	r7, sp, #0
 800ad20:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800ad22:	687b      	ldr	r3, [r7, #4]
 800ad24:	2205      	movs	r2, #5
 800ad26:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800ad2a:	2300      	movs	r3, #0
 800ad2c:	2200      	movs	r2, #0
 800ad2e:	2100      	movs	r1, #0
 800ad30:	6878      	ldr	r0, [r7, #4]
 800ad32:	f000 fc2b 	bl	800b58c <USBD_LL_PrepareReceive>

  return USBD_OK;
 800ad36:	2300      	movs	r3, #0
}
 800ad38:	4618      	mov	r0, r3
 800ad3a:	3708      	adds	r7, #8
 800ad3c:	46bd      	mov	sp, r7
 800ad3e:	bd80      	pop	{r7, pc}

0800ad40 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 800ad40:	b580      	push	{r7, lr}
 800ad42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 800ad44:	2200      	movs	r2, #0
 800ad46:	4912      	ldr	r1, [pc, #72]	@ (800ad90 <MX_USB_DEVICE_Init+0x50>)
 800ad48:	4812      	ldr	r0, [pc, #72]	@ (800ad94 <MX_USB_DEVICE_Init+0x54>)
 800ad4a:	f7fe ff5b 	bl	8009c04 <USBD_Init>
 800ad4e:	4603      	mov	r3, r0
 800ad50:	2b00      	cmp	r3, #0
 800ad52:	d001      	beq.n	800ad58 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 800ad54:	f7f6 f9cc 	bl	80010f0 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 800ad58:	490f      	ldr	r1, [pc, #60]	@ (800ad98 <MX_USB_DEVICE_Init+0x58>)
 800ad5a:	480e      	ldr	r0, [pc, #56]	@ (800ad94 <MX_USB_DEVICE_Init+0x54>)
 800ad5c:	f7fe ff7d 	bl	8009c5a <USBD_RegisterClass>
 800ad60:	4603      	mov	r3, r0
 800ad62:	2b00      	cmp	r3, #0
 800ad64:	d001      	beq.n	800ad6a <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 800ad66:	f7f6 f9c3 	bl	80010f0 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 800ad6a:	490c      	ldr	r1, [pc, #48]	@ (800ad9c <MX_USB_DEVICE_Init+0x5c>)
 800ad6c:	4809      	ldr	r0, [pc, #36]	@ (800ad94 <MX_USB_DEVICE_Init+0x54>)
 800ad6e:	f7fe feab 	bl	8009ac8 <USBD_CDC_RegisterInterface>
 800ad72:	4603      	mov	r3, r0
 800ad74:	2b00      	cmp	r3, #0
 800ad76:	d001      	beq.n	800ad7c <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 800ad78:	f7f6 f9ba 	bl	80010f0 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 800ad7c:	4805      	ldr	r0, [pc, #20]	@ (800ad94 <MX_USB_DEVICE_Init+0x54>)
 800ad7e:	f7fe ff86 	bl	8009c8e <USBD_Start>
 800ad82:	4603      	mov	r3, r0
 800ad84:	2b00      	cmp	r3, #0
 800ad86:	d001      	beq.n	800ad8c <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 800ad88:	f7f6 f9b2 	bl	80010f0 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 800ad8c:	bf00      	nop
 800ad8e:	bd80      	pop	{r7, pc}
 800ad90:	200001bc 	.word	0x200001bc
 800ad94:	200006f0 	.word	0x200006f0
 800ad98:	200000a8 	.word	0x200000a8
 800ad9c:	200001ac 	.word	0x200001ac

0800ada0 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 800ada0:	b580      	push	{r7, lr}
 800ada2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 800ada4:	2200      	movs	r2, #0
 800ada6:	4905      	ldr	r1, [pc, #20]	@ (800adbc <CDC_Init_FS+0x1c>)
 800ada8:	4805      	ldr	r0, [pc, #20]	@ (800adc0 <CDC_Init_FS+0x20>)
 800adaa:	f7fe fea4 	bl	8009af6 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 800adae:	4905      	ldr	r1, [pc, #20]	@ (800adc4 <CDC_Init_FS+0x24>)
 800adb0:	4803      	ldr	r0, [pc, #12]	@ (800adc0 <CDC_Init_FS+0x20>)
 800adb2:	f7fe feba 	bl	8009b2a <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 800adb6:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 800adb8:	4618      	mov	r0, r3
 800adba:	bd80      	pop	{r7, pc}
 800adbc:	20000db4 	.word	0x20000db4
 800adc0:	200006f0 	.word	0x200006f0
 800adc4:	200009b4 	.word	0x200009b4

0800adc8 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 800adc8:	b480      	push	{r7}
 800adca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 800adcc:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 800adce:	4618      	mov	r0, r3
 800add0:	46bd      	mov	sp, r7
 800add2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800add6:	4770      	bx	lr

0800add8 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 800add8:	b480      	push	{r7}
 800adda:	b083      	sub	sp, #12
 800addc:	af00      	add	r7, sp, #0
 800adde:	4603      	mov	r3, r0
 800ade0:	6039      	str	r1, [r7, #0]
 800ade2:	71fb      	strb	r3, [r7, #7]
 800ade4:	4613      	mov	r3, r2
 800ade6:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 800ade8:	79fb      	ldrb	r3, [r7, #7]
 800adea:	2b23      	cmp	r3, #35	@ 0x23
 800adec:	d84a      	bhi.n	800ae84 <CDC_Control_FS+0xac>
 800adee:	a201      	add	r2, pc, #4	@ (adr r2, 800adf4 <CDC_Control_FS+0x1c>)
 800adf0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800adf4:	0800ae85 	.word	0x0800ae85
 800adf8:	0800ae85 	.word	0x0800ae85
 800adfc:	0800ae85 	.word	0x0800ae85
 800ae00:	0800ae85 	.word	0x0800ae85
 800ae04:	0800ae85 	.word	0x0800ae85
 800ae08:	0800ae85 	.word	0x0800ae85
 800ae0c:	0800ae85 	.word	0x0800ae85
 800ae10:	0800ae85 	.word	0x0800ae85
 800ae14:	0800ae85 	.word	0x0800ae85
 800ae18:	0800ae85 	.word	0x0800ae85
 800ae1c:	0800ae85 	.word	0x0800ae85
 800ae20:	0800ae85 	.word	0x0800ae85
 800ae24:	0800ae85 	.word	0x0800ae85
 800ae28:	0800ae85 	.word	0x0800ae85
 800ae2c:	0800ae85 	.word	0x0800ae85
 800ae30:	0800ae85 	.word	0x0800ae85
 800ae34:	0800ae85 	.word	0x0800ae85
 800ae38:	0800ae85 	.word	0x0800ae85
 800ae3c:	0800ae85 	.word	0x0800ae85
 800ae40:	0800ae85 	.word	0x0800ae85
 800ae44:	0800ae85 	.word	0x0800ae85
 800ae48:	0800ae85 	.word	0x0800ae85
 800ae4c:	0800ae85 	.word	0x0800ae85
 800ae50:	0800ae85 	.word	0x0800ae85
 800ae54:	0800ae85 	.word	0x0800ae85
 800ae58:	0800ae85 	.word	0x0800ae85
 800ae5c:	0800ae85 	.word	0x0800ae85
 800ae60:	0800ae85 	.word	0x0800ae85
 800ae64:	0800ae85 	.word	0x0800ae85
 800ae68:	0800ae85 	.word	0x0800ae85
 800ae6c:	0800ae85 	.word	0x0800ae85
 800ae70:	0800ae85 	.word	0x0800ae85
 800ae74:	0800ae85 	.word	0x0800ae85
 800ae78:	0800ae85 	.word	0x0800ae85
 800ae7c:	0800ae85 	.word	0x0800ae85
 800ae80:	0800ae85 	.word	0x0800ae85
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 800ae84:	bf00      	nop
  }

  return (USBD_OK);
 800ae86:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 800ae88:	4618      	mov	r0, r3
 800ae8a:	370c      	adds	r7, #12
 800ae8c:	46bd      	mov	sp, r7
 800ae8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae92:	4770      	bx	lr

0800ae94 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 800ae94:	b580      	push	{r7, lr}
 800ae96:	b082      	sub	sp, #8
 800ae98:	af00      	add	r7, sp, #0
 800ae9a:	6078      	str	r0, [r7, #4]
 800ae9c:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */

   Receive_CmdVel(Buf, *Len, &cmd_vel_data);
 800ae9e:	683b      	ldr	r3, [r7, #0]
 800aea0:	681b      	ldr	r3, [r3, #0]
 800aea2:	4a08      	ldr	r2, [pc, #32]	@ (800aec4 <CDC_Receive_FS+0x30>)
 800aea4:	4619      	mov	r1, r3
 800aea6:	6878      	ldr	r0, [r7, #4]
 800aea8:	f7f5 ff2c 	bl	8000d04 <Receive_CmdVel>

  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 800aeac:	6879      	ldr	r1, [r7, #4]
 800aeae:	4806      	ldr	r0, [pc, #24]	@ (800aec8 <CDC_Receive_FS+0x34>)
 800aeb0:	f7fe fe3b 	bl	8009b2a <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 800aeb4:	4804      	ldr	r0, [pc, #16]	@ (800aec8 <CDC_Receive_FS+0x34>)
 800aeb6:	f7fe fe7b 	bl	8009bb0 <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 800aeba:	2300      	movs	r3, #0




  /* USER CODE END 6 */
}
 800aebc:	4618      	mov	r0, r3
 800aebe:	3708      	adds	r7, #8
 800aec0:	46bd      	mov	sp, r7
 800aec2:	bd80      	pop	{r7, pc}
 800aec4:	200004f4 	.word	0x200004f4
 800aec8:	200006f0 	.word	0x200006f0

0800aecc <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 800aecc:	b580      	push	{r7, lr}
 800aece:	b084      	sub	sp, #16
 800aed0:	af00      	add	r7, sp, #0
 800aed2:	6078      	str	r0, [r7, #4]
 800aed4:	460b      	mov	r3, r1
 800aed6:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 800aed8:	2300      	movs	r3, #0
 800aeda:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 800aedc:	4b0d      	ldr	r3, [pc, #52]	@ (800af14 <CDC_Transmit_FS+0x48>)
 800aede:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800aee2:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 800aee4:	68bb      	ldr	r3, [r7, #8]
 800aee6:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 800aeea:	2b00      	cmp	r3, #0
 800aeec:	d001      	beq.n	800aef2 <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 800aeee:	2301      	movs	r3, #1
 800aef0:	e00b      	b.n	800af0a <CDC_Transmit_FS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 800aef2:	887b      	ldrh	r3, [r7, #2]
 800aef4:	461a      	mov	r2, r3
 800aef6:	6879      	ldr	r1, [r7, #4]
 800aef8:	4806      	ldr	r0, [pc, #24]	@ (800af14 <CDC_Transmit_FS+0x48>)
 800aefa:	f7fe fdfc 	bl	8009af6 <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 800aefe:	4805      	ldr	r0, [pc, #20]	@ (800af14 <CDC_Transmit_FS+0x48>)
 800af00:	f7fe fe27 	bl	8009b52 <USBD_CDC_TransmitPacket>
 800af04:	4603      	mov	r3, r0
 800af06:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 800af08:	7bfb      	ldrb	r3, [r7, #15]
}
 800af0a:	4618      	mov	r0, r3
 800af0c:	3710      	adds	r7, #16
 800af0e:	46bd      	mov	sp, r7
 800af10:	bd80      	pop	{r7, pc}
 800af12:	bf00      	nop
 800af14:	200006f0 	.word	0x200006f0

0800af18 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800af18:	b480      	push	{r7}
 800af1a:	b083      	sub	sp, #12
 800af1c:	af00      	add	r7, sp, #0
 800af1e:	4603      	mov	r3, r0
 800af20:	6039      	str	r1, [r7, #0]
 800af22:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 800af24:	683b      	ldr	r3, [r7, #0]
 800af26:	2212      	movs	r2, #18
 800af28:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 800af2a:	4b03      	ldr	r3, [pc, #12]	@ (800af38 <USBD_FS_DeviceDescriptor+0x20>)
}
 800af2c:	4618      	mov	r0, r3
 800af2e:	370c      	adds	r7, #12
 800af30:	46bd      	mov	sp, r7
 800af32:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af36:	4770      	bx	lr
 800af38:	200001d8 	.word	0x200001d8

0800af3c <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800af3c:	b480      	push	{r7}
 800af3e:	b083      	sub	sp, #12
 800af40:	af00      	add	r7, sp, #0
 800af42:	4603      	mov	r3, r0
 800af44:	6039      	str	r1, [r7, #0]
 800af46:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 800af48:	683b      	ldr	r3, [r7, #0]
 800af4a:	2204      	movs	r2, #4
 800af4c:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 800af4e:	4b03      	ldr	r3, [pc, #12]	@ (800af5c <USBD_FS_LangIDStrDescriptor+0x20>)
}
 800af50:	4618      	mov	r0, r3
 800af52:	370c      	adds	r7, #12
 800af54:	46bd      	mov	sp, r7
 800af56:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af5a:	4770      	bx	lr
 800af5c:	200001ec 	.word	0x200001ec

0800af60 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800af60:	b580      	push	{r7, lr}
 800af62:	b082      	sub	sp, #8
 800af64:	af00      	add	r7, sp, #0
 800af66:	4603      	mov	r3, r0
 800af68:	6039      	str	r1, [r7, #0]
 800af6a:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800af6c:	79fb      	ldrb	r3, [r7, #7]
 800af6e:	2b00      	cmp	r3, #0
 800af70:	d105      	bne.n	800af7e <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800af72:	683a      	ldr	r2, [r7, #0]
 800af74:	4907      	ldr	r1, [pc, #28]	@ (800af94 <USBD_FS_ProductStrDescriptor+0x34>)
 800af76:	4808      	ldr	r0, [pc, #32]	@ (800af98 <USBD_FS_ProductStrDescriptor+0x38>)
 800af78:	f7ff fe04 	bl	800ab84 <USBD_GetString>
 800af7c:	e004      	b.n	800af88 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800af7e:	683a      	ldr	r2, [r7, #0]
 800af80:	4904      	ldr	r1, [pc, #16]	@ (800af94 <USBD_FS_ProductStrDescriptor+0x34>)
 800af82:	4805      	ldr	r0, [pc, #20]	@ (800af98 <USBD_FS_ProductStrDescriptor+0x38>)
 800af84:	f7ff fdfe 	bl	800ab84 <USBD_GetString>
  }
  return USBD_StrDesc;
 800af88:	4b02      	ldr	r3, [pc, #8]	@ (800af94 <USBD_FS_ProductStrDescriptor+0x34>)
}
 800af8a:	4618      	mov	r0, r3
 800af8c:	3708      	adds	r7, #8
 800af8e:	46bd      	mov	sp, r7
 800af90:	bd80      	pop	{r7, pc}
 800af92:	bf00      	nop
 800af94:	200011b4 	.word	0x200011b4
 800af98:	0801081c 	.word	0x0801081c

0800af9c <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800af9c:	b580      	push	{r7, lr}
 800af9e:	b082      	sub	sp, #8
 800afa0:	af00      	add	r7, sp, #0
 800afa2:	4603      	mov	r3, r0
 800afa4:	6039      	str	r1, [r7, #0]
 800afa6:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 800afa8:	683a      	ldr	r2, [r7, #0]
 800afaa:	4904      	ldr	r1, [pc, #16]	@ (800afbc <USBD_FS_ManufacturerStrDescriptor+0x20>)
 800afac:	4804      	ldr	r0, [pc, #16]	@ (800afc0 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 800afae:	f7ff fde9 	bl	800ab84 <USBD_GetString>
  return USBD_StrDesc;
 800afb2:	4b02      	ldr	r3, [pc, #8]	@ (800afbc <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 800afb4:	4618      	mov	r0, r3
 800afb6:	3708      	adds	r7, #8
 800afb8:	46bd      	mov	sp, r7
 800afba:	bd80      	pop	{r7, pc}
 800afbc:	200011b4 	.word	0x200011b4
 800afc0:	08010834 	.word	0x08010834

0800afc4 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800afc4:	b580      	push	{r7, lr}
 800afc6:	b082      	sub	sp, #8
 800afc8:	af00      	add	r7, sp, #0
 800afca:	4603      	mov	r3, r0
 800afcc:	6039      	str	r1, [r7, #0]
 800afce:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 800afd0:	683b      	ldr	r3, [r7, #0]
 800afd2:	221a      	movs	r2, #26
 800afd4:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 800afd6:	f000 f843 	bl	800b060 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 800afda:	4b02      	ldr	r3, [pc, #8]	@ (800afe4 <USBD_FS_SerialStrDescriptor+0x20>)
}
 800afdc:	4618      	mov	r0, r3
 800afde:	3708      	adds	r7, #8
 800afe0:	46bd      	mov	sp, r7
 800afe2:	bd80      	pop	{r7, pc}
 800afe4:	200001f0 	.word	0x200001f0

0800afe8 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800afe8:	b580      	push	{r7, lr}
 800afea:	b082      	sub	sp, #8
 800afec:	af00      	add	r7, sp, #0
 800afee:	4603      	mov	r3, r0
 800aff0:	6039      	str	r1, [r7, #0]
 800aff2:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 800aff4:	79fb      	ldrb	r3, [r7, #7]
 800aff6:	2b00      	cmp	r3, #0
 800aff8:	d105      	bne.n	800b006 <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800affa:	683a      	ldr	r2, [r7, #0]
 800affc:	4907      	ldr	r1, [pc, #28]	@ (800b01c <USBD_FS_ConfigStrDescriptor+0x34>)
 800affe:	4808      	ldr	r0, [pc, #32]	@ (800b020 <USBD_FS_ConfigStrDescriptor+0x38>)
 800b000:	f7ff fdc0 	bl	800ab84 <USBD_GetString>
 800b004:	e004      	b.n	800b010 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800b006:	683a      	ldr	r2, [r7, #0]
 800b008:	4904      	ldr	r1, [pc, #16]	@ (800b01c <USBD_FS_ConfigStrDescriptor+0x34>)
 800b00a:	4805      	ldr	r0, [pc, #20]	@ (800b020 <USBD_FS_ConfigStrDescriptor+0x38>)
 800b00c:	f7ff fdba 	bl	800ab84 <USBD_GetString>
  }
  return USBD_StrDesc;
 800b010:	4b02      	ldr	r3, [pc, #8]	@ (800b01c <USBD_FS_ConfigStrDescriptor+0x34>)
}
 800b012:	4618      	mov	r0, r3
 800b014:	3708      	adds	r7, #8
 800b016:	46bd      	mov	sp, r7
 800b018:	bd80      	pop	{r7, pc}
 800b01a:	bf00      	nop
 800b01c:	200011b4 	.word	0x200011b4
 800b020:	08010848 	.word	0x08010848

0800b024 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800b024:	b580      	push	{r7, lr}
 800b026:	b082      	sub	sp, #8
 800b028:	af00      	add	r7, sp, #0
 800b02a:	4603      	mov	r3, r0
 800b02c:	6039      	str	r1, [r7, #0]
 800b02e:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800b030:	79fb      	ldrb	r3, [r7, #7]
 800b032:	2b00      	cmp	r3, #0
 800b034:	d105      	bne.n	800b042 <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800b036:	683a      	ldr	r2, [r7, #0]
 800b038:	4907      	ldr	r1, [pc, #28]	@ (800b058 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800b03a:	4808      	ldr	r0, [pc, #32]	@ (800b05c <USBD_FS_InterfaceStrDescriptor+0x38>)
 800b03c:	f7ff fda2 	bl	800ab84 <USBD_GetString>
 800b040:	e004      	b.n	800b04c <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800b042:	683a      	ldr	r2, [r7, #0]
 800b044:	4904      	ldr	r1, [pc, #16]	@ (800b058 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800b046:	4805      	ldr	r0, [pc, #20]	@ (800b05c <USBD_FS_InterfaceStrDescriptor+0x38>)
 800b048:	f7ff fd9c 	bl	800ab84 <USBD_GetString>
  }
  return USBD_StrDesc;
 800b04c:	4b02      	ldr	r3, [pc, #8]	@ (800b058 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 800b04e:	4618      	mov	r0, r3
 800b050:	3708      	adds	r7, #8
 800b052:	46bd      	mov	sp, r7
 800b054:	bd80      	pop	{r7, pc}
 800b056:	bf00      	nop
 800b058:	200011b4 	.word	0x200011b4
 800b05c:	08010854 	.word	0x08010854

0800b060 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 800b060:	b580      	push	{r7, lr}
 800b062:	b084      	sub	sp, #16
 800b064:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800b066:	4b0f      	ldr	r3, [pc, #60]	@ (800b0a4 <Get_SerialNum+0x44>)
 800b068:	681b      	ldr	r3, [r3, #0]
 800b06a:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 800b06c:	4b0e      	ldr	r3, [pc, #56]	@ (800b0a8 <Get_SerialNum+0x48>)
 800b06e:	681b      	ldr	r3, [r3, #0]
 800b070:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 800b072:	4b0e      	ldr	r3, [pc, #56]	@ (800b0ac <Get_SerialNum+0x4c>)
 800b074:	681b      	ldr	r3, [r3, #0]
 800b076:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 800b078:	68fa      	ldr	r2, [r7, #12]
 800b07a:	687b      	ldr	r3, [r7, #4]
 800b07c:	4413      	add	r3, r2
 800b07e:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 800b080:	68fb      	ldr	r3, [r7, #12]
 800b082:	2b00      	cmp	r3, #0
 800b084:	d009      	beq.n	800b09a <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 800b086:	2208      	movs	r2, #8
 800b088:	4909      	ldr	r1, [pc, #36]	@ (800b0b0 <Get_SerialNum+0x50>)
 800b08a:	68f8      	ldr	r0, [r7, #12]
 800b08c:	f000 f814 	bl	800b0b8 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 800b090:	2204      	movs	r2, #4
 800b092:	4908      	ldr	r1, [pc, #32]	@ (800b0b4 <Get_SerialNum+0x54>)
 800b094:	68b8      	ldr	r0, [r7, #8]
 800b096:	f000 f80f 	bl	800b0b8 <IntToUnicode>
  }
}
 800b09a:	bf00      	nop
 800b09c:	3710      	adds	r7, #16
 800b09e:	46bd      	mov	sp, r7
 800b0a0:	bd80      	pop	{r7, pc}
 800b0a2:	bf00      	nop
 800b0a4:	1ffff7ac 	.word	0x1ffff7ac
 800b0a8:	1ffff7b0 	.word	0x1ffff7b0
 800b0ac:	1ffff7b4 	.word	0x1ffff7b4
 800b0b0:	200001f2 	.word	0x200001f2
 800b0b4:	20000202 	.word	0x20000202

0800b0b8 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 800b0b8:	b480      	push	{r7}
 800b0ba:	b087      	sub	sp, #28
 800b0bc:	af00      	add	r7, sp, #0
 800b0be:	60f8      	str	r0, [r7, #12]
 800b0c0:	60b9      	str	r1, [r7, #8]
 800b0c2:	4613      	mov	r3, r2
 800b0c4:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 800b0c6:	2300      	movs	r3, #0
 800b0c8:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 800b0ca:	2300      	movs	r3, #0
 800b0cc:	75fb      	strb	r3, [r7, #23]
 800b0ce:	e027      	b.n	800b120 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 800b0d0:	68fb      	ldr	r3, [r7, #12]
 800b0d2:	0f1b      	lsrs	r3, r3, #28
 800b0d4:	2b09      	cmp	r3, #9
 800b0d6:	d80b      	bhi.n	800b0f0 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 800b0d8:	68fb      	ldr	r3, [r7, #12]
 800b0da:	0f1b      	lsrs	r3, r3, #28
 800b0dc:	b2da      	uxtb	r2, r3
 800b0de:	7dfb      	ldrb	r3, [r7, #23]
 800b0e0:	005b      	lsls	r3, r3, #1
 800b0e2:	4619      	mov	r1, r3
 800b0e4:	68bb      	ldr	r3, [r7, #8]
 800b0e6:	440b      	add	r3, r1
 800b0e8:	3230      	adds	r2, #48	@ 0x30
 800b0ea:	b2d2      	uxtb	r2, r2
 800b0ec:	701a      	strb	r2, [r3, #0]
 800b0ee:	e00a      	b.n	800b106 <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800b0f0:	68fb      	ldr	r3, [r7, #12]
 800b0f2:	0f1b      	lsrs	r3, r3, #28
 800b0f4:	b2da      	uxtb	r2, r3
 800b0f6:	7dfb      	ldrb	r3, [r7, #23]
 800b0f8:	005b      	lsls	r3, r3, #1
 800b0fa:	4619      	mov	r1, r3
 800b0fc:	68bb      	ldr	r3, [r7, #8]
 800b0fe:	440b      	add	r3, r1
 800b100:	3237      	adds	r2, #55	@ 0x37
 800b102:	b2d2      	uxtb	r2, r2
 800b104:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 800b106:	68fb      	ldr	r3, [r7, #12]
 800b108:	011b      	lsls	r3, r3, #4
 800b10a:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 800b10c:	7dfb      	ldrb	r3, [r7, #23]
 800b10e:	005b      	lsls	r3, r3, #1
 800b110:	3301      	adds	r3, #1
 800b112:	68ba      	ldr	r2, [r7, #8]
 800b114:	4413      	add	r3, r2
 800b116:	2200      	movs	r2, #0
 800b118:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 800b11a:	7dfb      	ldrb	r3, [r7, #23]
 800b11c:	3301      	adds	r3, #1
 800b11e:	75fb      	strb	r3, [r7, #23]
 800b120:	7dfa      	ldrb	r2, [r7, #23]
 800b122:	79fb      	ldrb	r3, [r7, #7]
 800b124:	429a      	cmp	r2, r3
 800b126:	d3d3      	bcc.n	800b0d0 <IntToUnicode+0x18>
  }
}
 800b128:	bf00      	nop
 800b12a:	bf00      	nop
 800b12c:	371c      	adds	r7, #28
 800b12e:	46bd      	mov	sp, r7
 800b130:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b134:	4770      	bx	lr
	...

0800b138 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 800b138:	b580      	push	{r7, lr}
 800b13a:	b084      	sub	sp, #16
 800b13c:	af00      	add	r7, sp, #0
 800b13e:	6078      	str	r0, [r7, #4]
  if(pcdHandle->Instance==USB)
 800b140:	687b      	ldr	r3, [r7, #4]
 800b142:	681b      	ldr	r3, [r3, #0]
 800b144:	4a0d      	ldr	r2, [pc, #52]	@ (800b17c <HAL_PCD_MspInit+0x44>)
 800b146:	4293      	cmp	r3, r2
 800b148:	d113      	bne.n	800b172 <HAL_PCD_MspInit+0x3a>
  {
  /* USER CODE BEGIN USB_MspInit 0 */

  /* USER CODE END USB_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USB_CLK_ENABLE();
 800b14a:	4b0d      	ldr	r3, [pc, #52]	@ (800b180 <HAL_PCD_MspInit+0x48>)
 800b14c:	69db      	ldr	r3, [r3, #28]
 800b14e:	4a0c      	ldr	r2, [pc, #48]	@ (800b180 <HAL_PCD_MspInit+0x48>)
 800b150:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800b154:	61d3      	str	r3, [r2, #28]
 800b156:	4b0a      	ldr	r3, [pc, #40]	@ (800b180 <HAL_PCD_MspInit+0x48>)
 800b158:	69db      	ldr	r3, [r3, #28]
 800b15a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800b15e:	60fb      	str	r3, [r7, #12]
 800b160:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(USB_LP_CAN_RX0_IRQn, 0, 0);
 800b162:	2200      	movs	r2, #0
 800b164:	2100      	movs	r1, #0
 800b166:	2014      	movs	r0, #20
 800b168:	f7f6 ff25 	bl	8001fb6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_LP_CAN_RX0_IRQn);
 800b16c:	2014      	movs	r0, #20
 800b16e:	f7f6 ff3e 	bl	8001fee <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_MspInit 1 */

  /* USER CODE END USB_MspInit 1 */
  }
}
 800b172:	bf00      	nop
 800b174:	3710      	adds	r7, #16
 800b176:	46bd      	mov	sp, r7
 800b178:	bd80      	pop	{r7, pc}
 800b17a:	bf00      	nop
 800b17c:	40005c00 	.word	0x40005c00
 800b180:	40021000 	.word	0x40021000

0800b184 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b184:	b580      	push	{r7, lr}
 800b186:	b082      	sub	sp, #8
 800b188:	af00      	add	r7, sp, #0
 800b18a:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 800b18c:	687b      	ldr	r3, [r7, #4]
 800b18e:	f8d3 22d0 	ldr.w	r2, [r3, #720]	@ 0x2d0
 800b192:	687b      	ldr	r3, [r7, #4]
 800b194:	f503 7326 	add.w	r3, r3, #664	@ 0x298
 800b198:	4619      	mov	r1, r3
 800b19a:	4610      	mov	r0, r2
 800b19c:	f7fe fdc0 	bl	8009d20 <USBD_LL_SetupStage>
}
 800b1a0:	bf00      	nop
 800b1a2:	3708      	adds	r7, #8
 800b1a4:	46bd      	mov	sp, r7
 800b1a6:	bd80      	pop	{r7, pc}

0800b1a8 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b1a8:	b580      	push	{r7, lr}
 800b1aa:	b082      	sub	sp, #8
 800b1ac:	af00      	add	r7, sp, #0
 800b1ae:	6078      	str	r0, [r7, #4]
 800b1b0:	460b      	mov	r3, r1
 800b1b2:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 800b1b4:	687b      	ldr	r3, [r7, #4]
 800b1b6:	f8d3 02d0 	ldr.w	r0, [r3, #720]	@ 0x2d0
 800b1ba:	78fa      	ldrb	r2, [r7, #3]
 800b1bc:	6879      	ldr	r1, [r7, #4]
 800b1be:	4613      	mov	r3, r2
 800b1c0:	009b      	lsls	r3, r3, #2
 800b1c2:	4413      	add	r3, r2
 800b1c4:	00db      	lsls	r3, r3, #3
 800b1c6:	440b      	add	r3, r1
 800b1c8:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 800b1cc:	681a      	ldr	r2, [r3, #0]
 800b1ce:	78fb      	ldrb	r3, [r7, #3]
 800b1d0:	4619      	mov	r1, r3
 800b1d2:	f7fe fdf2 	bl	8009dba <USBD_LL_DataOutStage>
}
 800b1d6:	bf00      	nop
 800b1d8:	3708      	adds	r7, #8
 800b1da:	46bd      	mov	sp, r7
 800b1dc:	bd80      	pop	{r7, pc}

0800b1de <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b1de:	b580      	push	{r7, lr}
 800b1e0:	b082      	sub	sp, #8
 800b1e2:	af00      	add	r7, sp, #0
 800b1e4:	6078      	str	r0, [r7, #4]
 800b1e6:	460b      	mov	r3, r1
 800b1e8:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800b1ea:	687b      	ldr	r3, [r7, #4]
 800b1ec:	f8d3 02d0 	ldr.w	r0, [r3, #720]	@ 0x2d0
 800b1f0:	78fa      	ldrb	r2, [r7, #3]
 800b1f2:	6879      	ldr	r1, [r7, #4]
 800b1f4:	4613      	mov	r3, r2
 800b1f6:	009b      	lsls	r3, r3, #2
 800b1f8:	4413      	add	r3, r2
 800b1fa:	00db      	lsls	r3, r3, #3
 800b1fc:	440b      	add	r3, r1
 800b1fe:	3324      	adds	r3, #36	@ 0x24
 800b200:	681a      	ldr	r2, [r3, #0]
 800b202:	78fb      	ldrb	r3, [r7, #3]
 800b204:	4619      	mov	r1, r3
 800b206:	f7fe fe49 	bl	8009e9c <USBD_LL_DataInStage>
}
 800b20a:	bf00      	nop
 800b20c:	3708      	adds	r7, #8
 800b20e:	46bd      	mov	sp, r7
 800b210:	bd80      	pop	{r7, pc}

0800b212 <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b212:	b580      	push	{r7, lr}
 800b214:	b082      	sub	sp, #8
 800b216:	af00      	add	r7, sp, #0
 800b218:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800b21a:	687b      	ldr	r3, [r7, #4]
 800b21c:	f8d3 32d0 	ldr.w	r3, [r3, #720]	@ 0x2d0
 800b220:	4618      	mov	r0, r3
 800b222:	f7fe ff5c 	bl	800a0de <USBD_LL_SOF>
}
 800b226:	bf00      	nop
 800b228:	3708      	adds	r7, #8
 800b22a:	46bd      	mov	sp, r7
 800b22c:	bd80      	pop	{r7, pc}

0800b22e <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b22e:	b580      	push	{r7, lr}
 800b230:	b084      	sub	sp, #16
 800b232:	af00      	add	r7, sp, #0
 800b234:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800b236:	2301      	movs	r3, #1
 800b238:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 800b23a:	687b      	ldr	r3, [r7, #4]
 800b23c:	795b      	ldrb	r3, [r3, #5]
 800b23e:	2b02      	cmp	r3, #2
 800b240:	d001      	beq.n	800b246 <HAL_PCD_ResetCallback+0x18>
  {
    Error_Handler();
 800b242:	f7f5 ff55 	bl	80010f0 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800b246:	687b      	ldr	r3, [r7, #4]
 800b248:	f8d3 32d0 	ldr.w	r3, [r3, #720]	@ 0x2d0
 800b24c:	7bfa      	ldrb	r2, [r7, #15]
 800b24e:	4611      	mov	r1, r2
 800b250:	4618      	mov	r0, r3
 800b252:	f7fe ff09 	bl	800a068 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800b256:	687b      	ldr	r3, [r7, #4]
 800b258:	f8d3 32d0 	ldr.w	r3, [r3, #720]	@ 0x2d0
 800b25c:	4618      	mov	r0, r3
 800b25e:	f7fe fec2 	bl	8009fe6 <USBD_LL_Reset>
}
 800b262:	bf00      	nop
 800b264:	3710      	adds	r7, #16
 800b266:	46bd      	mov	sp, r7
 800b268:	bd80      	pop	{r7, pc}
	...

0800b26c <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b26c:	b580      	push	{r7, lr}
 800b26e:	b082      	sub	sp, #8
 800b270:	af00      	add	r7, sp, #0
 800b272:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 800b274:	687b      	ldr	r3, [r7, #4]
 800b276:	f8d3 32d0 	ldr.w	r3, [r3, #720]	@ 0x2d0
 800b27a:	4618      	mov	r0, r3
 800b27c:	f7fe ff04 	bl	800a088 <USBD_LL_Suspend>
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 800b280:	687b      	ldr	r3, [r7, #4]
 800b282:	7a5b      	ldrb	r3, [r3, #9]
 800b284:	2b00      	cmp	r3, #0
 800b286:	d005      	beq.n	800b294 <HAL_PCD_SuspendCallback+0x28>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800b288:	4b04      	ldr	r3, [pc, #16]	@ (800b29c <HAL_PCD_SuspendCallback+0x30>)
 800b28a:	691b      	ldr	r3, [r3, #16]
 800b28c:	4a03      	ldr	r2, [pc, #12]	@ (800b29c <HAL_PCD_SuspendCallback+0x30>)
 800b28e:	f043 0306 	orr.w	r3, r3, #6
 800b292:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 800b294:	bf00      	nop
 800b296:	3708      	adds	r7, #8
 800b298:	46bd      	mov	sp, r7
 800b29a:	bd80      	pop	{r7, pc}
 800b29c:	e000ed00 	.word	0xe000ed00

0800b2a0 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b2a0:	b580      	push	{r7, lr}
 800b2a2:	b082      	sub	sp, #8
 800b2a4:	af00      	add	r7, sp, #0
 800b2a6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 800b2a8:	687b      	ldr	r3, [r7, #4]
 800b2aa:	f8d3 32d0 	ldr.w	r3, [r3, #720]	@ 0x2d0
 800b2ae:	4618      	mov	r0, r3
 800b2b0:	f7fe feff 	bl	800a0b2 <USBD_LL_Resume>
}
 800b2b4:	bf00      	nop
 800b2b6:	3708      	adds	r7, #8
 800b2b8:	46bd      	mov	sp, r7
 800b2ba:	bd80      	pop	{r7, pc}

0800b2bc <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 800b2bc:	b580      	push	{r7, lr}
 800b2be:	b082      	sub	sp, #8
 800b2c0:	af00      	add	r7, sp, #0
 800b2c2:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  /* Link the driver to the stack. */
  hpcd_USB_FS.pData = pdev;
 800b2c4:	4a29      	ldr	r2, [pc, #164]	@ (800b36c <USBD_LL_Init+0xb0>)
 800b2c6:	687b      	ldr	r3, [r7, #4]
 800b2c8:	f8c2 32d0 	str.w	r3, [r2, #720]	@ 0x2d0
  pdev->pData = &hpcd_USB_FS;
 800b2cc:	687b      	ldr	r3, [r7, #4]
 800b2ce:	4a27      	ldr	r2, [pc, #156]	@ (800b36c <USBD_LL_Init+0xb0>)
 800b2d0:	f8c3 22c0 	str.w	r2, [r3, #704]	@ 0x2c0

  hpcd_USB_FS.Instance = USB;
 800b2d4:	4b25      	ldr	r3, [pc, #148]	@ (800b36c <USBD_LL_Init+0xb0>)
 800b2d6:	4a26      	ldr	r2, [pc, #152]	@ (800b370 <USBD_LL_Init+0xb4>)
 800b2d8:	601a      	str	r2, [r3, #0]
  hpcd_USB_FS.Init.dev_endpoints = 8;
 800b2da:	4b24      	ldr	r3, [pc, #144]	@ (800b36c <USBD_LL_Init+0xb0>)
 800b2dc:	2208      	movs	r2, #8
 800b2de:	711a      	strb	r2, [r3, #4]
  hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
 800b2e0:	4b22      	ldr	r3, [pc, #136]	@ (800b36c <USBD_LL_Init+0xb0>)
 800b2e2:	2202      	movs	r2, #2
 800b2e4:	715a      	strb	r2, [r3, #5]
  hpcd_USB_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800b2e6:	4b21      	ldr	r3, [pc, #132]	@ (800b36c <USBD_LL_Init+0xb0>)
 800b2e8:	2202      	movs	r2, #2
 800b2ea:	71da      	strb	r2, [r3, #7]
  hpcd_USB_FS.Init.low_power_enable = DISABLE;
 800b2ec:	4b1f      	ldr	r3, [pc, #124]	@ (800b36c <USBD_LL_Init+0xb0>)
 800b2ee:	2200      	movs	r2, #0
 800b2f0:	725a      	strb	r2, [r3, #9]
  hpcd_USB_FS.Init.lpm_enable = DISABLE;
 800b2f2:	4b1e      	ldr	r3, [pc, #120]	@ (800b36c <USBD_LL_Init+0xb0>)
 800b2f4:	2200      	movs	r2, #0
 800b2f6:	729a      	strb	r2, [r3, #10]
  hpcd_USB_FS.Init.battery_charging_enable = DISABLE;
 800b2f8:	4b1c      	ldr	r3, [pc, #112]	@ (800b36c <USBD_LL_Init+0xb0>)
 800b2fa:	2200      	movs	r2, #0
 800b2fc:	72da      	strb	r2, [r3, #11]
  if (HAL_PCD_Init(&hpcd_USB_FS) != HAL_OK)
 800b2fe:	481b      	ldr	r0, [pc, #108]	@ (800b36c <USBD_LL_Init+0xb0>)
 800b300:	f7f7 f84c 	bl	800239c <HAL_PCD_Init>
 800b304:	4603      	mov	r3, r0
 800b306:	2b00      	cmp	r3, #0
 800b308:	d001      	beq.n	800b30e <USBD_LL_Init+0x52>
  {
    Error_Handler( );
 800b30a:	f7f5 fef1 	bl	80010f0 <Error_Handler>
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  /* USER CODE BEGIN EndPoint_Configuration */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x00 , PCD_SNG_BUF, 0x18);
 800b30e:	687b      	ldr	r3, [r7, #4]
 800b310:	f8d3 02c0 	ldr.w	r0, [r3, #704]	@ 0x2c0
 800b314:	2318      	movs	r3, #24
 800b316:	2200      	movs	r2, #0
 800b318:	2100      	movs	r1, #0
 800b31a:	f7f8 fcaf 	bl	8003c7c <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x80 , PCD_SNG_BUF, 0x58);
 800b31e:	687b      	ldr	r3, [r7, #4]
 800b320:	f8d3 02c0 	ldr.w	r0, [r3, #704]	@ 0x2c0
 800b324:	2358      	movs	r3, #88	@ 0x58
 800b326:	2200      	movs	r2, #0
 800b328:	2180      	movs	r1, #128	@ 0x80
 800b32a:	f7f8 fca7 	bl	8003c7c <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration */
  /* USER CODE BEGIN EndPoint_Configuration_CDC */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x81 , PCD_SNG_BUF, 0xC0);
 800b32e:	687b      	ldr	r3, [r7, #4]
 800b330:	f8d3 02c0 	ldr.w	r0, [r3, #704]	@ 0x2c0
 800b334:	23c0      	movs	r3, #192	@ 0xc0
 800b336:	2200      	movs	r2, #0
 800b338:	2181      	movs	r1, #129	@ 0x81
 800b33a:	f7f8 fc9f 	bl	8003c7c <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x01 , PCD_SNG_BUF, 0x110);
 800b33e:	687b      	ldr	r3, [r7, #4]
 800b340:	f8d3 02c0 	ldr.w	r0, [r3, #704]	@ 0x2c0
 800b344:	f44f 7388 	mov.w	r3, #272	@ 0x110
 800b348:	2200      	movs	r2, #0
 800b34a:	2101      	movs	r1, #1
 800b34c:	f7f8 fc96 	bl	8003c7c <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x82 , PCD_SNG_BUF, 0x100);
 800b350:	687b      	ldr	r3, [r7, #4]
 800b352:	f8d3 02c0 	ldr.w	r0, [r3, #704]	@ 0x2c0
 800b356:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800b35a:	2200      	movs	r2, #0
 800b35c:	2182      	movs	r1, #130	@ 0x82
 800b35e:	f7f8 fc8d 	bl	8003c7c <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration_CDC */
  return USBD_OK;
 800b362:	2300      	movs	r3, #0
}
 800b364:	4618      	mov	r0, r3
 800b366:	3708      	adds	r7, #8
 800b368:	46bd      	mov	sp, r7
 800b36a:	bd80      	pop	{r7, pc}
 800b36c:	200013b4 	.word	0x200013b4
 800b370:	40005c00 	.word	0x40005c00

0800b374 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 800b374:	b580      	push	{r7, lr}
 800b376:	b084      	sub	sp, #16
 800b378:	af00      	add	r7, sp, #0
 800b37a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b37c:	2300      	movs	r3, #0
 800b37e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b380:	2300      	movs	r3, #0
 800b382:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 800b384:	687b      	ldr	r3, [r7, #4]
 800b386:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800b38a:	4618      	mov	r0, r3
 800b38c:	f7f7 f8cd 	bl	800252a <HAL_PCD_Start>
 800b390:	4603      	mov	r3, r0
 800b392:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800b394:	7bfb      	ldrb	r3, [r7, #15]
 800b396:	4618      	mov	r0, r3
 800b398:	f000 f952 	bl	800b640 <USBD_Get_USB_Status>
 800b39c:	4603      	mov	r3, r0
 800b39e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800b3a0:	7bbb      	ldrb	r3, [r7, #14]
}
 800b3a2:	4618      	mov	r0, r3
 800b3a4:	3710      	adds	r7, #16
 800b3a6:	46bd      	mov	sp, r7
 800b3a8:	bd80      	pop	{r7, pc}

0800b3aa <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 800b3aa:	b580      	push	{r7, lr}
 800b3ac:	b084      	sub	sp, #16
 800b3ae:	af00      	add	r7, sp, #0
 800b3b0:	6078      	str	r0, [r7, #4]
 800b3b2:	4608      	mov	r0, r1
 800b3b4:	4611      	mov	r1, r2
 800b3b6:	461a      	mov	r2, r3
 800b3b8:	4603      	mov	r3, r0
 800b3ba:	70fb      	strb	r3, [r7, #3]
 800b3bc:	460b      	mov	r3, r1
 800b3be:	70bb      	strb	r3, [r7, #2]
 800b3c0:	4613      	mov	r3, r2
 800b3c2:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b3c4:	2300      	movs	r3, #0
 800b3c6:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b3c8:	2300      	movs	r3, #0
 800b3ca:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800b3cc:	687b      	ldr	r3, [r7, #4]
 800b3ce:	f8d3 02c0 	ldr.w	r0, [r3, #704]	@ 0x2c0
 800b3d2:	78bb      	ldrb	r3, [r7, #2]
 800b3d4:	883a      	ldrh	r2, [r7, #0]
 800b3d6:	78f9      	ldrb	r1, [r7, #3]
 800b3d8:	f7f7 f9c5 	bl	8002766 <HAL_PCD_EP_Open>
 800b3dc:	4603      	mov	r3, r0
 800b3de:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800b3e0:	7bfb      	ldrb	r3, [r7, #15]
 800b3e2:	4618      	mov	r0, r3
 800b3e4:	f000 f92c 	bl	800b640 <USBD_Get_USB_Status>
 800b3e8:	4603      	mov	r3, r0
 800b3ea:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800b3ec:	7bbb      	ldrb	r3, [r7, #14]
}
 800b3ee:	4618      	mov	r0, r3
 800b3f0:	3710      	adds	r7, #16
 800b3f2:	46bd      	mov	sp, r7
 800b3f4:	bd80      	pop	{r7, pc}

0800b3f6 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800b3f6:	b580      	push	{r7, lr}
 800b3f8:	b084      	sub	sp, #16
 800b3fa:	af00      	add	r7, sp, #0
 800b3fc:	6078      	str	r0, [r7, #4]
 800b3fe:	460b      	mov	r3, r1
 800b400:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b402:	2300      	movs	r3, #0
 800b404:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b406:	2300      	movs	r3, #0
 800b408:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800b40a:	687b      	ldr	r3, [r7, #4]
 800b40c:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800b410:	78fa      	ldrb	r2, [r7, #3]
 800b412:	4611      	mov	r1, r2
 800b414:	4618      	mov	r0, r3
 800b416:	f7f7 fa03 	bl	8002820 <HAL_PCD_EP_Close>
 800b41a:	4603      	mov	r3, r0
 800b41c:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800b41e:	7bfb      	ldrb	r3, [r7, #15]
 800b420:	4618      	mov	r0, r3
 800b422:	f000 f90d 	bl	800b640 <USBD_Get_USB_Status>
 800b426:	4603      	mov	r3, r0
 800b428:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800b42a:	7bbb      	ldrb	r3, [r7, #14]
}
 800b42c:	4618      	mov	r0, r3
 800b42e:	3710      	adds	r7, #16
 800b430:	46bd      	mov	sp, r7
 800b432:	bd80      	pop	{r7, pc}

0800b434 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800b434:	b580      	push	{r7, lr}
 800b436:	b084      	sub	sp, #16
 800b438:	af00      	add	r7, sp, #0
 800b43a:	6078      	str	r0, [r7, #4]
 800b43c:	460b      	mov	r3, r1
 800b43e:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b440:	2300      	movs	r3, #0
 800b442:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b444:	2300      	movs	r3, #0
 800b446:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800b448:	687b      	ldr	r3, [r7, #4]
 800b44a:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800b44e:	78fa      	ldrb	r2, [r7, #3]
 800b450:	4611      	mov	r1, r2
 800b452:	4618      	mov	r0, r3
 800b454:	f7f7 faac 	bl	80029b0 <HAL_PCD_EP_SetStall>
 800b458:	4603      	mov	r3, r0
 800b45a:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800b45c:	7bfb      	ldrb	r3, [r7, #15]
 800b45e:	4618      	mov	r0, r3
 800b460:	f000 f8ee 	bl	800b640 <USBD_Get_USB_Status>
 800b464:	4603      	mov	r3, r0
 800b466:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800b468:	7bbb      	ldrb	r3, [r7, #14]
}
 800b46a:	4618      	mov	r0, r3
 800b46c:	3710      	adds	r7, #16
 800b46e:	46bd      	mov	sp, r7
 800b470:	bd80      	pop	{r7, pc}

0800b472 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800b472:	b580      	push	{r7, lr}
 800b474:	b084      	sub	sp, #16
 800b476:	af00      	add	r7, sp, #0
 800b478:	6078      	str	r0, [r7, #4]
 800b47a:	460b      	mov	r3, r1
 800b47c:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b47e:	2300      	movs	r3, #0
 800b480:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b482:	2300      	movs	r3, #0
 800b484:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800b486:	687b      	ldr	r3, [r7, #4]
 800b488:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800b48c:	78fa      	ldrb	r2, [r7, #3]
 800b48e:	4611      	mov	r1, r2
 800b490:	4618      	mov	r0, r3
 800b492:	f7f7 fadf 	bl	8002a54 <HAL_PCD_EP_ClrStall>
 800b496:	4603      	mov	r3, r0
 800b498:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800b49a:	7bfb      	ldrb	r3, [r7, #15]
 800b49c:	4618      	mov	r0, r3
 800b49e:	f000 f8cf 	bl	800b640 <USBD_Get_USB_Status>
 800b4a2:	4603      	mov	r3, r0
 800b4a4:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800b4a6:	7bbb      	ldrb	r3, [r7, #14]
}
 800b4a8:	4618      	mov	r0, r3
 800b4aa:	3710      	adds	r7, #16
 800b4ac:	46bd      	mov	sp, r7
 800b4ae:	bd80      	pop	{r7, pc}

0800b4b0 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800b4b0:	b480      	push	{r7}
 800b4b2:	b085      	sub	sp, #20
 800b4b4:	af00      	add	r7, sp, #0
 800b4b6:	6078      	str	r0, [r7, #4]
 800b4b8:	460b      	mov	r3, r1
 800b4ba:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 800b4bc:	687b      	ldr	r3, [r7, #4]
 800b4be:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800b4c2:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 800b4c4:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800b4c8:	2b00      	cmp	r3, #0
 800b4ca:	da0b      	bge.n	800b4e4 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 800b4cc:	78fb      	ldrb	r3, [r7, #3]
 800b4ce:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800b4d2:	68f9      	ldr	r1, [r7, #12]
 800b4d4:	4613      	mov	r3, r2
 800b4d6:	009b      	lsls	r3, r3, #2
 800b4d8:	4413      	add	r3, r2
 800b4da:	00db      	lsls	r3, r3, #3
 800b4dc:	440b      	add	r3, r1
 800b4de:	3312      	adds	r3, #18
 800b4e0:	781b      	ldrb	r3, [r3, #0]
 800b4e2:	e00b      	b.n	800b4fc <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 800b4e4:	78fb      	ldrb	r3, [r7, #3]
 800b4e6:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800b4ea:	68f9      	ldr	r1, [r7, #12]
 800b4ec:	4613      	mov	r3, r2
 800b4ee:	009b      	lsls	r3, r3, #2
 800b4f0:	4413      	add	r3, r2
 800b4f2:	00db      	lsls	r3, r3, #3
 800b4f4:	440b      	add	r3, r1
 800b4f6:	f503 73a9 	add.w	r3, r3, #338	@ 0x152
 800b4fa:	781b      	ldrb	r3, [r3, #0]
  }
}
 800b4fc:	4618      	mov	r0, r3
 800b4fe:	3714      	adds	r7, #20
 800b500:	46bd      	mov	sp, r7
 800b502:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b506:	4770      	bx	lr

0800b508 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 800b508:	b580      	push	{r7, lr}
 800b50a:	b084      	sub	sp, #16
 800b50c:	af00      	add	r7, sp, #0
 800b50e:	6078      	str	r0, [r7, #4]
 800b510:	460b      	mov	r3, r1
 800b512:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b514:	2300      	movs	r3, #0
 800b516:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b518:	2300      	movs	r3, #0
 800b51a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800b51c:	687b      	ldr	r3, [r7, #4]
 800b51e:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800b522:	78fa      	ldrb	r2, [r7, #3]
 800b524:	4611      	mov	r1, r2
 800b526:	4618      	mov	r0, r3
 800b528:	f7f7 f8f9 	bl	800271e <HAL_PCD_SetAddress>
 800b52c:	4603      	mov	r3, r0
 800b52e:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800b530:	7bfb      	ldrb	r3, [r7, #15]
 800b532:	4618      	mov	r0, r3
 800b534:	f000 f884 	bl	800b640 <USBD_Get_USB_Status>
 800b538:	4603      	mov	r3, r0
 800b53a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800b53c:	7bbb      	ldrb	r3, [r7, #14]
}
 800b53e:	4618      	mov	r0, r3
 800b540:	3710      	adds	r7, #16
 800b542:	46bd      	mov	sp, r7
 800b544:	bd80      	pop	{r7, pc}

0800b546 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 800b546:	b580      	push	{r7, lr}
 800b548:	b086      	sub	sp, #24
 800b54a:	af00      	add	r7, sp, #0
 800b54c:	60f8      	str	r0, [r7, #12]
 800b54e:	607a      	str	r2, [r7, #4]
 800b550:	461a      	mov	r2, r3
 800b552:	460b      	mov	r3, r1
 800b554:	72fb      	strb	r3, [r7, #11]
 800b556:	4613      	mov	r3, r2
 800b558:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b55a:	2300      	movs	r3, #0
 800b55c:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b55e:	2300      	movs	r3, #0
 800b560:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800b562:	68fb      	ldr	r3, [r7, #12]
 800b564:	f8d3 02c0 	ldr.w	r0, [r3, #704]	@ 0x2c0
 800b568:	893b      	ldrh	r3, [r7, #8]
 800b56a:	7af9      	ldrb	r1, [r7, #11]
 800b56c:	687a      	ldr	r2, [r7, #4]
 800b56e:	f7f7 f9e8 	bl	8002942 <HAL_PCD_EP_Transmit>
 800b572:	4603      	mov	r3, r0
 800b574:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800b576:	7dfb      	ldrb	r3, [r7, #23]
 800b578:	4618      	mov	r0, r3
 800b57a:	f000 f861 	bl	800b640 <USBD_Get_USB_Status>
 800b57e:	4603      	mov	r3, r0
 800b580:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800b582:	7dbb      	ldrb	r3, [r7, #22]
}
 800b584:	4618      	mov	r0, r3
 800b586:	3718      	adds	r7, #24
 800b588:	46bd      	mov	sp, r7
 800b58a:	bd80      	pop	{r7, pc}

0800b58c <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 800b58c:	b580      	push	{r7, lr}
 800b58e:	b086      	sub	sp, #24
 800b590:	af00      	add	r7, sp, #0
 800b592:	60f8      	str	r0, [r7, #12]
 800b594:	607a      	str	r2, [r7, #4]
 800b596:	461a      	mov	r2, r3
 800b598:	460b      	mov	r3, r1
 800b59a:	72fb      	strb	r3, [r7, #11]
 800b59c:	4613      	mov	r3, r2
 800b59e:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b5a0:	2300      	movs	r3, #0
 800b5a2:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b5a4:	2300      	movs	r3, #0
 800b5a6:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800b5a8:	68fb      	ldr	r3, [r7, #12]
 800b5aa:	f8d3 02c0 	ldr.w	r0, [r3, #704]	@ 0x2c0
 800b5ae:	893b      	ldrh	r3, [r7, #8]
 800b5b0:	7af9      	ldrb	r1, [r7, #11]
 800b5b2:	687a      	ldr	r2, [r7, #4]
 800b5b4:	f7f7 f97c 	bl	80028b0 <HAL_PCD_EP_Receive>
 800b5b8:	4603      	mov	r3, r0
 800b5ba:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800b5bc:	7dfb      	ldrb	r3, [r7, #23]
 800b5be:	4618      	mov	r0, r3
 800b5c0:	f000 f83e 	bl	800b640 <USBD_Get_USB_Status>
 800b5c4:	4603      	mov	r3, r0
 800b5c6:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800b5c8:	7dbb      	ldrb	r3, [r7, #22]
}
 800b5ca:	4618      	mov	r0, r3
 800b5cc:	3718      	adds	r7, #24
 800b5ce:	46bd      	mov	sp, r7
 800b5d0:	bd80      	pop	{r7, pc}

0800b5d2 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800b5d2:	b580      	push	{r7, lr}
 800b5d4:	b082      	sub	sp, #8
 800b5d6:	af00      	add	r7, sp, #0
 800b5d8:	6078      	str	r0, [r7, #4]
 800b5da:	460b      	mov	r3, r1
 800b5dc:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 800b5de:	687b      	ldr	r3, [r7, #4]
 800b5e0:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800b5e4:	78fa      	ldrb	r2, [r7, #3]
 800b5e6:	4611      	mov	r1, r2
 800b5e8:	4618      	mov	r0, r3
 800b5ea:	f7f7 f992 	bl	8002912 <HAL_PCD_EP_GetRxCount>
 800b5ee:	4603      	mov	r3, r0
}
 800b5f0:	4618      	mov	r0, r3
 800b5f2:	3708      	adds	r7, #8
 800b5f4:	46bd      	mov	sp, r7
 800b5f6:	bd80      	pop	{r7, pc}

0800b5f8 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 800b5f8:	b480      	push	{r7}
 800b5fa:	b083      	sub	sp, #12
 800b5fc:	af00      	add	r7, sp, #0
 800b5fe:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 800b600:	4b03      	ldr	r3, [pc, #12]	@ (800b610 <USBD_static_malloc+0x18>)
}
 800b602:	4618      	mov	r0, r3
 800b604:	370c      	adds	r7, #12
 800b606:	46bd      	mov	sp, r7
 800b608:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b60c:	4770      	bx	lr
 800b60e:	bf00      	nop
 800b610:	20001688 	.word	0x20001688

0800b614 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 800b614:	b480      	push	{r7}
 800b616:	b083      	sub	sp, #12
 800b618:	af00      	add	r7, sp, #0
 800b61a:	6078      	str	r0, [r7, #4]

}
 800b61c:	bf00      	nop
 800b61e:	370c      	adds	r7, #12
 800b620:	46bd      	mov	sp, r7
 800b622:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b626:	4770      	bx	lr

0800b628 <HAL_PCDEx_SetConnectionState>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
void PCDEx_SetConnectionState(PCD_HandleTypeDef *hpcd, uint8_t state)
#else
void HAL_PCDEx_SetConnectionState(PCD_HandleTypeDef *hpcd, uint8_t state)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b628:	b480      	push	{r7}
 800b62a:	b083      	sub	sp, #12
 800b62c:	af00      	add	r7, sp, #0
 800b62e:	6078      	str	r0, [r7, #4]
 800b630:	460b      	mov	r3, r1
 800b632:	70fb      	strb	r3, [r7, #3]
  {
    /* Configure High connection state. */

  }
  /* USER CODE END 6 */
}
 800b634:	bf00      	nop
 800b636:	370c      	adds	r7, #12
 800b638:	46bd      	mov	sp, r7
 800b63a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b63e:	4770      	bx	lr

0800b640 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800b640:	b480      	push	{r7}
 800b642:	b085      	sub	sp, #20
 800b644:	af00      	add	r7, sp, #0
 800b646:	4603      	mov	r3, r0
 800b648:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b64a:	2300      	movs	r3, #0
 800b64c:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800b64e:	79fb      	ldrb	r3, [r7, #7]
 800b650:	2b03      	cmp	r3, #3
 800b652:	d817      	bhi.n	800b684 <USBD_Get_USB_Status+0x44>
 800b654:	a201      	add	r2, pc, #4	@ (adr r2, 800b65c <USBD_Get_USB_Status+0x1c>)
 800b656:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b65a:	bf00      	nop
 800b65c:	0800b66d 	.word	0x0800b66d
 800b660:	0800b673 	.word	0x0800b673
 800b664:	0800b679 	.word	0x0800b679
 800b668:	0800b67f 	.word	0x0800b67f
  {
    case HAL_OK :
      usb_status = USBD_OK;
 800b66c:	2300      	movs	r3, #0
 800b66e:	73fb      	strb	r3, [r7, #15]
    break;
 800b670:	e00b      	b.n	800b68a <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800b672:	2302      	movs	r3, #2
 800b674:	73fb      	strb	r3, [r7, #15]
    break;
 800b676:	e008      	b.n	800b68a <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800b678:	2301      	movs	r3, #1
 800b67a:	73fb      	strb	r3, [r7, #15]
    break;
 800b67c:	e005      	b.n	800b68a <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800b67e:	2302      	movs	r3, #2
 800b680:	73fb      	strb	r3, [r7, #15]
    break;
 800b682:	e002      	b.n	800b68a <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 800b684:	2302      	movs	r3, #2
 800b686:	73fb      	strb	r3, [r7, #15]
    break;
 800b688:	bf00      	nop
  }
  return usb_status;
 800b68a:	7bfb      	ldrb	r3, [r7, #15]
}
 800b68c:	4618      	mov	r0, r3
 800b68e:	3714      	adds	r7, #20
 800b690:	46bd      	mov	sp, r7
 800b692:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b696:	4770      	bx	lr

0800b698 <__cvt>:
 800b698:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800b69c:	ec57 6b10 	vmov	r6, r7, d0
 800b6a0:	2f00      	cmp	r7, #0
 800b6a2:	460c      	mov	r4, r1
 800b6a4:	4619      	mov	r1, r3
 800b6a6:	463b      	mov	r3, r7
 800b6a8:	bfbb      	ittet	lt
 800b6aa:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 800b6ae:	461f      	movlt	r7, r3
 800b6b0:	2300      	movge	r3, #0
 800b6b2:	232d      	movlt	r3, #45	@ 0x2d
 800b6b4:	700b      	strb	r3, [r1, #0]
 800b6b6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800b6b8:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 800b6bc:	4691      	mov	r9, r2
 800b6be:	f023 0820 	bic.w	r8, r3, #32
 800b6c2:	bfbc      	itt	lt
 800b6c4:	4632      	movlt	r2, r6
 800b6c6:	4616      	movlt	r6, r2
 800b6c8:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800b6cc:	d005      	beq.n	800b6da <__cvt+0x42>
 800b6ce:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800b6d2:	d100      	bne.n	800b6d6 <__cvt+0x3e>
 800b6d4:	3401      	adds	r4, #1
 800b6d6:	2102      	movs	r1, #2
 800b6d8:	e000      	b.n	800b6dc <__cvt+0x44>
 800b6da:	2103      	movs	r1, #3
 800b6dc:	ab03      	add	r3, sp, #12
 800b6de:	9301      	str	r3, [sp, #4]
 800b6e0:	ab02      	add	r3, sp, #8
 800b6e2:	9300      	str	r3, [sp, #0]
 800b6e4:	ec47 6b10 	vmov	d0, r6, r7
 800b6e8:	4653      	mov	r3, sl
 800b6ea:	4622      	mov	r2, r4
 800b6ec:	f001 f8e8 	bl	800c8c0 <_dtoa_r>
 800b6f0:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 800b6f4:	4605      	mov	r5, r0
 800b6f6:	d119      	bne.n	800b72c <__cvt+0x94>
 800b6f8:	f019 0f01 	tst.w	r9, #1
 800b6fc:	d00e      	beq.n	800b71c <__cvt+0x84>
 800b6fe:	eb00 0904 	add.w	r9, r0, r4
 800b702:	2200      	movs	r2, #0
 800b704:	2300      	movs	r3, #0
 800b706:	4630      	mov	r0, r6
 800b708:	4639      	mov	r1, r7
 800b70a:	f7f5 f9e5 	bl	8000ad8 <__aeabi_dcmpeq>
 800b70e:	b108      	cbz	r0, 800b714 <__cvt+0x7c>
 800b710:	f8cd 900c 	str.w	r9, [sp, #12]
 800b714:	2230      	movs	r2, #48	@ 0x30
 800b716:	9b03      	ldr	r3, [sp, #12]
 800b718:	454b      	cmp	r3, r9
 800b71a:	d31e      	bcc.n	800b75a <__cvt+0xc2>
 800b71c:	9b03      	ldr	r3, [sp, #12]
 800b71e:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800b720:	1b5b      	subs	r3, r3, r5
 800b722:	4628      	mov	r0, r5
 800b724:	6013      	str	r3, [r2, #0]
 800b726:	b004      	add	sp, #16
 800b728:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b72c:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800b730:	eb00 0904 	add.w	r9, r0, r4
 800b734:	d1e5      	bne.n	800b702 <__cvt+0x6a>
 800b736:	7803      	ldrb	r3, [r0, #0]
 800b738:	2b30      	cmp	r3, #48	@ 0x30
 800b73a:	d10a      	bne.n	800b752 <__cvt+0xba>
 800b73c:	2200      	movs	r2, #0
 800b73e:	2300      	movs	r3, #0
 800b740:	4630      	mov	r0, r6
 800b742:	4639      	mov	r1, r7
 800b744:	f7f5 f9c8 	bl	8000ad8 <__aeabi_dcmpeq>
 800b748:	b918      	cbnz	r0, 800b752 <__cvt+0xba>
 800b74a:	f1c4 0401 	rsb	r4, r4, #1
 800b74e:	f8ca 4000 	str.w	r4, [sl]
 800b752:	f8da 3000 	ldr.w	r3, [sl]
 800b756:	4499      	add	r9, r3
 800b758:	e7d3      	b.n	800b702 <__cvt+0x6a>
 800b75a:	1c59      	adds	r1, r3, #1
 800b75c:	9103      	str	r1, [sp, #12]
 800b75e:	701a      	strb	r2, [r3, #0]
 800b760:	e7d9      	b.n	800b716 <__cvt+0x7e>

0800b762 <__exponent>:
 800b762:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800b764:	2900      	cmp	r1, #0
 800b766:	bfba      	itte	lt
 800b768:	4249      	neglt	r1, r1
 800b76a:	232d      	movlt	r3, #45	@ 0x2d
 800b76c:	232b      	movge	r3, #43	@ 0x2b
 800b76e:	2909      	cmp	r1, #9
 800b770:	7002      	strb	r2, [r0, #0]
 800b772:	7043      	strb	r3, [r0, #1]
 800b774:	dd29      	ble.n	800b7ca <__exponent+0x68>
 800b776:	f10d 0307 	add.w	r3, sp, #7
 800b77a:	461d      	mov	r5, r3
 800b77c:	270a      	movs	r7, #10
 800b77e:	461a      	mov	r2, r3
 800b780:	fbb1 f6f7 	udiv	r6, r1, r7
 800b784:	fb07 1416 	mls	r4, r7, r6, r1
 800b788:	3430      	adds	r4, #48	@ 0x30
 800b78a:	f802 4c01 	strb.w	r4, [r2, #-1]
 800b78e:	460c      	mov	r4, r1
 800b790:	2c63      	cmp	r4, #99	@ 0x63
 800b792:	f103 33ff 	add.w	r3, r3, #4294967295	@ 0xffffffff
 800b796:	4631      	mov	r1, r6
 800b798:	dcf1      	bgt.n	800b77e <__exponent+0x1c>
 800b79a:	3130      	adds	r1, #48	@ 0x30
 800b79c:	1e94      	subs	r4, r2, #2
 800b79e:	f803 1c01 	strb.w	r1, [r3, #-1]
 800b7a2:	1c41      	adds	r1, r0, #1
 800b7a4:	4623      	mov	r3, r4
 800b7a6:	42ab      	cmp	r3, r5
 800b7a8:	d30a      	bcc.n	800b7c0 <__exponent+0x5e>
 800b7aa:	f10d 0309 	add.w	r3, sp, #9
 800b7ae:	1a9b      	subs	r3, r3, r2
 800b7b0:	42ac      	cmp	r4, r5
 800b7b2:	bf88      	it	hi
 800b7b4:	2300      	movhi	r3, #0
 800b7b6:	3302      	adds	r3, #2
 800b7b8:	4403      	add	r3, r0
 800b7ba:	1a18      	subs	r0, r3, r0
 800b7bc:	b003      	add	sp, #12
 800b7be:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b7c0:	f813 6b01 	ldrb.w	r6, [r3], #1
 800b7c4:	f801 6f01 	strb.w	r6, [r1, #1]!
 800b7c8:	e7ed      	b.n	800b7a6 <__exponent+0x44>
 800b7ca:	2330      	movs	r3, #48	@ 0x30
 800b7cc:	3130      	adds	r1, #48	@ 0x30
 800b7ce:	7083      	strb	r3, [r0, #2]
 800b7d0:	70c1      	strb	r1, [r0, #3]
 800b7d2:	1d03      	adds	r3, r0, #4
 800b7d4:	e7f1      	b.n	800b7ba <__exponent+0x58>
	...

0800b7d8 <_printf_float>:
 800b7d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b7dc:	b08d      	sub	sp, #52	@ 0x34
 800b7de:	460c      	mov	r4, r1
 800b7e0:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 800b7e4:	4616      	mov	r6, r2
 800b7e6:	461f      	mov	r7, r3
 800b7e8:	4605      	mov	r5, r0
 800b7ea:	f000 ff63 	bl	800c6b4 <_localeconv_r>
 800b7ee:	6803      	ldr	r3, [r0, #0]
 800b7f0:	9304      	str	r3, [sp, #16]
 800b7f2:	4618      	mov	r0, r3
 800b7f4:	f7f4 fd44 	bl	8000280 <strlen>
 800b7f8:	2300      	movs	r3, #0
 800b7fa:	930a      	str	r3, [sp, #40]	@ 0x28
 800b7fc:	f8d8 3000 	ldr.w	r3, [r8]
 800b800:	9005      	str	r0, [sp, #20]
 800b802:	3307      	adds	r3, #7
 800b804:	f023 0307 	bic.w	r3, r3, #7
 800b808:	f103 0208 	add.w	r2, r3, #8
 800b80c:	f894 a018 	ldrb.w	sl, [r4, #24]
 800b810:	f8d4 b000 	ldr.w	fp, [r4]
 800b814:	f8c8 2000 	str.w	r2, [r8]
 800b818:	e9d3 8900 	ldrd	r8, r9, [r3]
 800b81c:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 800b820:	9307      	str	r3, [sp, #28]
 800b822:	f8cd 8018 	str.w	r8, [sp, #24]
 800b826:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800b82a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800b82e:	4b9c      	ldr	r3, [pc, #624]	@ (800baa0 <_printf_float+0x2c8>)
 800b830:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800b834:	f7f5 f982 	bl	8000b3c <__aeabi_dcmpun>
 800b838:	bb70      	cbnz	r0, 800b898 <_printf_float+0xc0>
 800b83a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800b83e:	4b98      	ldr	r3, [pc, #608]	@ (800baa0 <_printf_float+0x2c8>)
 800b840:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800b844:	f7f5 f95c 	bl	8000b00 <__aeabi_dcmple>
 800b848:	bb30      	cbnz	r0, 800b898 <_printf_float+0xc0>
 800b84a:	2200      	movs	r2, #0
 800b84c:	2300      	movs	r3, #0
 800b84e:	4640      	mov	r0, r8
 800b850:	4649      	mov	r1, r9
 800b852:	f7f5 f94b 	bl	8000aec <__aeabi_dcmplt>
 800b856:	b110      	cbz	r0, 800b85e <_printf_float+0x86>
 800b858:	232d      	movs	r3, #45	@ 0x2d
 800b85a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800b85e:	4a91      	ldr	r2, [pc, #580]	@ (800baa4 <_printf_float+0x2cc>)
 800b860:	4b91      	ldr	r3, [pc, #580]	@ (800baa8 <_printf_float+0x2d0>)
 800b862:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800b866:	bf8c      	ite	hi
 800b868:	4690      	movhi	r8, r2
 800b86a:	4698      	movls	r8, r3
 800b86c:	2303      	movs	r3, #3
 800b86e:	6123      	str	r3, [r4, #16]
 800b870:	f02b 0304 	bic.w	r3, fp, #4
 800b874:	6023      	str	r3, [r4, #0]
 800b876:	f04f 0900 	mov.w	r9, #0
 800b87a:	9700      	str	r7, [sp, #0]
 800b87c:	4633      	mov	r3, r6
 800b87e:	aa0b      	add	r2, sp, #44	@ 0x2c
 800b880:	4621      	mov	r1, r4
 800b882:	4628      	mov	r0, r5
 800b884:	f000 f9d2 	bl	800bc2c <_printf_common>
 800b888:	3001      	adds	r0, #1
 800b88a:	f040 808d 	bne.w	800b9a8 <_printf_float+0x1d0>
 800b88e:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800b892:	b00d      	add	sp, #52	@ 0x34
 800b894:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b898:	4642      	mov	r2, r8
 800b89a:	464b      	mov	r3, r9
 800b89c:	4640      	mov	r0, r8
 800b89e:	4649      	mov	r1, r9
 800b8a0:	f7f5 f94c 	bl	8000b3c <__aeabi_dcmpun>
 800b8a4:	b140      	cbz	r0, 800b8b8 <_printf_float+0xe0>
 800b8a6:	464b      	mov	r3, r9
 800b8a8:	2b00      	cmp	r3, #0
 800b8aa:	bfbc      	itt	lt
 800b8ac:	232d      	movlt	r3, #45	@ 0x2d
 800b8ae:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800b8b2:	4a7e      	ldr	r2, [pc, #504]	@ (800baac <_printf_float+0x2d4>)
 800b8b4:	4b7e      	ldr	r3, [pc, #504]	@ (800bab0 <_printf_float+0x2d8>)
 800b8b6:	e7d4      	b.n	800b862 <_printf_float+0x8a>
 800b8b8:	6863      	ldr	r3, [r4, #4]
 800b8ba:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 800b8be:	9206      	str	r2, [sp, #24]
 800b8c0:	1c5a      	adds	r2, r3, #1
 800b8c2:	d13b      	bne.n	800b93c <_printf_float+0x164>
 800b8c4:	2306      	movs	r3, #6
 800b8c6:	6063      	str	r3, [r4, #4]
 800b8c8:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 800b8cc:	2300      	movs	r3, #0
 800b8ce:	6022      	str	r2, [r4, #0]
 800b8d0:	9303      	str	r3, [sp, #12]
 800b8d2:	ab0a      	add	r3, sp, #40	@ 0x28
 800b8d4:	e9cd a301 	strd	sl, r3, [sp, #4]
 800b8d8:	ab09      	add	r3, sp, #36	@ 0x24
 800b8da:	9300      	str	r3, [sp, #0]
 800b8dc:	6861      	ldr	r1, [r4, #4]
 800b8de:	ec49 8b10 	vmov	d0, r8, r9
 800b8e2:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 800b8e6:	4628      	mov	r0, r5
 800b8e8:	f7ff fed6 	bl	800b698 <__cvt>
 800b8ec:	9b06      	ldr	r3, [sp, #24]
 800b8ee:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800b8f0:	2b47      	cmp	r3, #71	@ 0x47
 800b8f2:	4680      	mov	r8, r0
 800b8f4:	d129      	bne.n	800b94a <_printf_float+0x172>
 800b8f6:	1cc8      	adds	r0, r1, #3
 800b8f8:	db02      	blt.n	800b900 <_printf_float+0x128>
 800b8fa:	6863      	ldr	r3, [r4, #4]
 800b8fc:	4299      	cmp	r1, r3
 800b8fe:	dd41      	ble.n	800b984 <_printf_float+0x1ac>
 800b900:	f1aa 0a02 	sub.w	sl, sl, #2
 800b904:	fa5f fa8a 	uxtb.w	sl, sl
 800b908:	3901      	subs	r1, #1
 800b90a:	4652      	mov	r2, sl
 800b90c:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800b910:	9109      	str	r1, [sp, #36]	@ 0x24
 800b912:	f7ff ff26 	bl	800b762 <__exponent>
 800b916:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800b918:	1813      	adds	r3, r2, r0
 800b91a:	2a01      	cmp	r2, #1
 800b91c:	4681      	mov	r9, r0
 800b91e:	6123      	str	r3, [r4, #16]
 800b920:	dc02      	bgt.n	800b928 <_printf_float+0x150>
 800b922:	6822      	ldr	r2, [r4, #0]
 800b924:	07d2      	lsls	r2, r2, #31
 800b926:	d501      	bpl.n	800b92c <_printf_float+0x154>
 800b928:	3301      	adds	r3, #1
 800b92a:	6123      	str	r3, [r4, #16]
 800b92c:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 800b930:	2b00      	cmp	r3, #0
 800b932:	d0a2      	beq.n	800b87a <_printf_float+0xa2>
 800b934:	232d      	movs	r3, #45	@ 0x2d
 800b936:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800b93a:	e79e      	b.n	800b87a <_printf_float+0xa2>
 800b93c:	9a06      	ldr	r2, [sp, #24]
 800b93e:	2a47      	cmp	r2, #71	@ 0x47
 800b940:	d1c2      	bne.n	800b8c8 <_printf_float+0xf0>
 800b942:	2b00      	cmp	r3, #0
 800b944:	d1c0      	bne.n	800b8c8 <_printf_float+0xf0>
 800b946:	2301      	movs	r3, #1
 800b948:	e7bd      	b.n	800b8c6 <_printf_float+0xee>
 800b94a:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800b94e:	d9db      	bls.n	800b908 <_printf_float+0x130>
 800b950:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 800b954:	d118      	bne.n	800b988 <_printf_float+0x1b0>
 800b956:	2900      	cmp	r1, #0
 800b958:	6863      	ldr	r3, [r4, #4]
 800b95a:	dd0b      	ble.n	800b974 <_printf_float+0x19c>
 800b95c:	6121      	str	r1, [r4, #16]
 800b95e:	b913      	cbnz	r3, 800b966 <_printf_float+0x18e>
 800b960:	6822      	ldr	r2, [r4, #0]
 800b962:	07d0      	lsls	r0, r2, #31
 800b964:	d502      	bpl.n	800b96c <_printf_float+0x194>
 800b966:	3301      	adds	r3, #1
 800b968:	440b      	add	r3, r1
 800b96a:	6123      	str	r3, [r4, #16]
 800b96c:	65a1      	str	r1, [r4, #88]	@ 0x58
 800b96e:	f04f 0900 	mov.w	r9, #0
 800b972:	e7db      	b.n	800b92c <_printf_float+0x154>
 800b974:	b913      	cbnz	r3, 800b97c <_printf_float+0x1a4>
 800b976:	6822      	ldr	r2, [r4, #0]
 800b978:	07d2      	lsls	r2, r2, #31
 800b97a:	d501      	bpl.n	800b980 <_printf_float+0x1a8>
 800b97c:	3302      	adds	r3, #2
 800b97e:	e7f4      	b.n	800b96a <_printf_float+0x192>
 800b980:	2301      	movs	r3, #1
 800b982:	e7f2      	b.n	800b96a <_printf_float+0x192>
 800b984:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 800b988:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b98a:	4299      	cmp	r1, r3
 800b98c:	db05      	blt.n	800b99a <_printf_float+0x1c2>
 800b98e:	6823      	ldr	r3, [r4, #0]
 800b990:	6121      	str	r1, [r4, #16]
 800b992:	07d8      	lsls	r0, r3, #31
 800b994:	d5ea      	bpl.n	800b96c <_printf_float+0x194>
 800b996:	1c4b      	adds	r3, r1, #1
 800b998:	e7e7      	b.n	800b96a <_printf_float+0x192>
 800b99a:	2900      	cmp	r1, #0
 800b99c:	bfd4      	ite	le
 800b99e:	f1c1 0202 	rsble	r2, r1, #2
 800b9a2:	2201      	movgt	r2, #1
 800b9a4:	4413      	add	r3, r2
 800b9a6:	e7e0      	b.n	800b96a <_printf_float+0x192>
 800b9a8:	6823      	ldr	r3, [r4, #0]
 800b9aa:	055a      	lsls	r2, r3, #21
 800b9ac:	d407      	bmi.n	800b9be <_printf_float+0x1e6>
 800b9ae:	6923      	ldr	r3, [r4, #16]
 800b9b0:	4642      	mov	r2, r8
 800b9b2:	4631      	mov	r1, r6
 800b9b4:	4628      	mov	r0, r5
 800b9b6:	47b8      	blx	r7
 800b9b8:	3001      	adds	r0, #1
 800b9ba:	d12b      	bne.n	800ba14 <_printf_float+0x23c>
 800b9bc:	e767      	b.n	800b88e <_printf_float+0xb6>
 800b9be:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800b9c2:	f240 80dd 	bls.w	800bb80 <_printf_float+0x3a8>
 800b9c6:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800b9ca:	2200      	movs	r2, #0
 800b9cc:	2300      	movs	r3, #0
 800b9ce:	f7f5 f883 	bl	8000ad8 <__aeabi_dcmpeq>
 800b9d2:	2800      	cmp	r0, #0
 800b9d4:	d033      	beq.n	800ba3e <_printf_float+0x266>
 800b9d6:	4a37      	ldr	r2, [pc, #220]	@ (800bab4 <_printf_float+0x2dc>)
 800b9d8:	2301      	movs	r3, #1
 800b9da:	4631      	mov	r1, r6
 800b9dc:	4628      	mov	r0, r5
 800b9de:	47b8      	blx	r7
 800b9e0:	3001      	adds	r0, #1
 800b9e2:	f43f af54 	beq.w	800b88e <_printf_float+0xb6>
 800b9e6:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800b9ea:	4543      	cmp	r3, r8
 800b9ec:	db02      	blt.n	800b9f4 <_printf_float+0x21c>
 800b9ee:	6823      	ldr	r3, [r4, #0]
 800b9f0:	07d8      	lsls	r0, r3, #31
 800b9f2:	d50f      	bpl.n	800ba14 <_printf_float+0x23c>
 800b9f4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b9f8:	4631      	mov	r1, r6
 800b9fa:	4628      	mov	r0, r5
 800b9fc:	47b8      	blx	r7
 800b9fe:	3001      	adds	r0, #1
 800ba00:	f43f af45 	beq.w	800b88e <_printf_float+0xb6>
 800ba04:	f04f 0900 	mov.w	r9, #0
 800ba08:	f108 38ff 	add.w	r8, r8, #4294967295	@ 0xffffffff
 800ba0c:	f104 0a1a 	add.w	sl, r4, #26
 800ba10:	45c8      	cmp	r8, r9
 800ba12:	dc09      	bgt.n	800ba28 <_printf_float+0x250>
 800ba14:	6823      	ldr	r3, [r4, #0]
 800ba16:	079b      	lsls	r3, r3, #30
 800ba18:	f100 8103 	bmi.w	800bc22 <_printf_float+0x44a>
 800ba1c:	68e0      	ldr	r0, [r4, #12]
 800ba1e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800ba20:	4298      	cmp	r0, r3
 800ba22:	bfb8      	it	lt
 800ba24:	4618      	movlt	r0, r3
 800ba26:	e734      	b.n	800b892 <_printf_float+0xba>
 800ba28:	2301      	movs	r3, #1
 800ba2a:	4652      	mov	r2, sl
 800ba2c:	4631      	mov	r1, r6
 800ba2e:	4628      	mov	r0, r5
 800ba30:	47b8      	blx	r7
 800ba32:	3001      	adds	r0, #1
 800ba34:	f43f af2b 	beq.w	800b88e <_printf_float+0xb6>
 800ba38:	f109 0901 	add.w	r9, r9, #1
 800ba3c:	e7e8      	b.n	800ba10 <_printf_float+0x238>
 800ba3e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ba40:	2b00      	cmp	r3, #0
 800ba42:	dc39      	bgt.n	800bab8 <_printf_float+0x2e0>
 800ba44:	4a1b      	ldr	r2, [pc, #108]	@ (800bab4 <_printf_float+0x2dc>)
 800ba46:	2301      	movs	r3, #1
 800ba48:	4631      	mov	r1, r6
 800ba4a:	4628      	mov	r0, r5
 800ba4c:	47b8      	blx	r7
 800ba4e:	3001      	adds	r0, #1
 800ba50:	f43f af1d 	beq.w	800b88e <_printf_float+0xb6>
 800ba54:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 800ba58:	ea59 0303 	orrs.w	r3, r9, r3
 800ba5c:	d102      	bne.n	800ba64 <_printf_float+0x28c>
 800ba5e:	6823      	ldr	r3, [r4, #0]
 800ba60:	07d9      	lsls	r1, r3, #31
 800ba62:	d5d7      	bpl.n	800ba14 <_printf_float+0x23c>
 800ba64:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800ba68:	4631      	mov	r1, r6
 800ba6a:	4628      	mov	r0, r5
 800ba6c:	47b8      	blx	r7
 800ba6e:	3001      	adds	r0, #1
 800ba70:	f43f af0d 	beq.w	800b88e <_printf_float+0xb6>
 800ba74:	f04f 0a00 	mov.w	sl, #0
 800ba78:	f104 0b1a 	add.w	fp, r4, #26
 800ba7c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ba7e:	425b      	negs	r3, r3
 800ba80:	4553      	cmp	r3, sl
 800ba82:	dc01      	bgt.n	800ba88 <_printf_float+0x2b0>
 800ba84:	464b      	mov	r3, r9
 800ba86:	e793      	b.n	800b9b0 <_printf_float+0x1d8>
 800ba88:	2301      	movs	r3, #1
 800ba8a:	465a      	mov	r2, fp
 800ba8c:	4631      	mov	r1, r6
 800ba8e:	4628      	mov	r0, r5
 800ba90:	47b8      	blx	r7
 800ba92:	3001      	adds	r0, #1
 800ba94:	f43f aefb 	beq.w	800b88e <_printf_float+0xb6>
 800ba98:	f10a 0a01 	add.w	sl, sl, #1
 800ba9c:	e7ee      	b.n	800ba7c <_printf_float+0x2a4>
 800ba9e:	bf00      	nop
 800baa0:	7fefffff 	.word	0x7fefffff
 800baa4:	080108ac 	.word	0x080108ac
 800baa8:	080108a8 	.word	0x080108a8
 800baac:	080108b4 	.word	0x080108b4
 800bab0:	080108b0 	.word	0x080108b0
 800bab4:	080109ee 	.word	0x080109ee
 800bab8:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800baba:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800babe:	4553      	cmp	r3, sl
 800bac0:	bfa8      	it	ge
 800bac2:	4653      	movge	r3, sl
 800bac4:	2b00      	cmp	r3, #0
 800bac6:	4699      	mov	r9, r3
 800bac8:	dc36      	bgt.n	800bb38 <_printf_float+0x360>
 800baca:	f04f 0b00 	mov.w	fp, #0
 800bace:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800bad2:	f104 021a 	add.w	r2, r4, #26
 800bad6:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800bad8:	9306      	str	r3, [sp, #24]
 800bada:	eba3 0309 	sub.w	r3, r3, r9
 800bade:	455b      	cmp	r3, fp
 800bae0:	dc31      	bgt.n	800bb46 <_printf_float+0x36e>
 800bae2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bae4:	459a      	cmp	sl, r3
 800bae6:	dc3a      	bgt.n	800bb5e <_printf_float+0x386>
 800bae8:	6823      	ldr	r3, [r4, #0]
 800baea:	07da      	lsls	r2, r3, #31
 800baec:	d437      	bmi.n	800bb5e <_printf_float+0x386>
 800baee:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800baf0:	ebaa 0903 	sub.w	r9, sl, r3
 800baf4:	9b06      	ldr	r3, [sp, #24]
 800baf6:	ebaa 0303 	sub.w	r3, sl, r3
 800bafa:	4599      	cmp	r9, r3
 800bafc:	bfa8      	it	ge
 800bafe:	4699      	movge	r9, r3
 800bb00:	f1b9 0f00 	cmp.w	r9, #0
 800bb04:	dc33      	bgt.n	800bb6e <_printf_float+0x396>
 800bb06:	f04f 0800 	mov.w	r8, #0
 800bb0a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800bb0e:	f104 0b1a 	add.w	fp, r4, #26
 800bb12:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bb14:	ebaa 0303 	sub.w	r3, sl, r3
 800bb18:	eba3 0309 	sub.w	r3, r3, r9
 800bb1c:	4543      	cmp	r3, r8
 800bb1e:	f77f af79 	ble.w	800ba14 <_printf_float+0x23c>
 800bb22:	2301      	movs	r3, #1
 800bb24:	465a      	mov	r2, fp
 800bb26:	4631      	mov	r1, r6
 800bb28:	4628      	mov	r0, r5
 800bb2a:	47b8      	blx	r7
 800bb2c:	3001      	adds	r0, #1
 800bb2e:	f43f aeae 	beq.w	800b88e <_printf_float+0xb6>
 800bb32:	f108 0801 	add.w	r8, r8, #1
 800bb36:	e7ec      	b.n	800bb12 <_printf_float+0x33a>
 800bb38:	4642      	mov	r2, r8
 800bb3a:	4631      	mov	r1, r6
 800bb3c:	4628      	mov	r0, r5
 800bb3e:	47b8      	blx	r7
 800bb40:	3001      	adds	r0, #1
 800bb42:	d1c2      	bne.n	800baca <_printf_float+0x2f2>
 800bb44:	e6a3      	b.n	800b88e <_printf_float+0xb6>
 800bb46:	2301      	movs	r3, #1
 800bb48:	4631      	mov	r1, r6
 800bb4a:	4628      	mov	r0, r5
 800bb4c:	9206      	str	r2, [sp, #24]
 800bb4e:	47b8      	blx	r7
 800bb50:	3001      	adds	r0, #1
 800bb52:	f43f ae9c 	beq.w	800b88e <_printf_float+0xb6>
 800bb56:	9a06      	ldr	r2, [sp, #24]
 800bb58:	f10b 0b01 	add.w	fp, fp, #1
 800bb5c:	e7bb      	b.n	800bad6 <_printf_float+0x2fe>
 800bb5e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800bb62:	4631      	mov	r1, r6
 800bb64:	4628      	mov	r0, r5
 800bb66:	47b8      	blx	r7
 800bb68:	3001      	adds	r0, #1
 800bb6a:	d1c0      	bne.n	800baee <_printf_float+0x316>
 800bb6c:	e68f      	b.n	800b88e <_printf_float+0xb6>
 800bb6e:	9a06      	ldr	r2, [sp, #24]
 800bb70:	464b      	mov	r3, r9
 800bb72:	4442      	add	r2, r8
 800bb74:	4631      	mov	r1, r6
 800bb76:	4628      	mov	r0, r5
 800bb78:	47b8      	blx	r7
 800bb7a:	3001      	adds	r0, #1
 800bb7c:	d1c3      	bne.n	800bb06 <_printf_float+0x32e>
 800bb7e:	e686      	b.n	800b88e <_printf_float+0xb6>
 800bb80:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800bb84:	f1ba 0f01 	cmp.w	sl, #1
 800bb88:	dc01      	bgt.n	800bb8e <_printf_float+0x3b6>
 800bb8a:	07db      	lsls	r3, r3, #31
 800bb8c:	d536      	bpl.n	800bbfc <_printf_float+0x424>
 800bb8e:	2301      	movs	r3, #1
 800bb90:	4642      	mov	r2, r8
 800bb92:	4631      	mov	r1, r6
 800bb94:	4628      	mov	r0, r5
 800bb96:	47b8      	blx	r7
 800bb98:	3001      	adds	r0, #1
 800bb9a:	f43f ae78 	beq.w	800b88e <_printf_float+0xb6>
 800bb9e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800bba2:	4631      	mov	r1, r6
 800bba4:	4628      	mov	r0, r5
 800bba6:	47b8      	blx	r7
 800bba8:	3001      	adds	r0, #1
 800bbaa:	f43f ae70 	beq.w	800b88e <_printf_float+0xb6>
 800bbae:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800bbb2:	2200      	movs	r2, #0
 800bbb4:	2300      	movs	r3, #0
 800bbb6:	f10a 3aff 	add.w	sl, sl, #4294967295	@ 0xffffffff
 800bbba:	f7f4 ff8d 	bl	8000ad8 <__aeabi_dcmpeq>
 800bbbe:	b9c0      	cbnz	r0, 800bbf2 <_printf_float+0x41a>
 800bbc0:	4653      	mov	r3, sl
 800bbc2:	f108 0201 	add.w	r2, r8, #1
 800bbc6:	4631      	mov	r1, r6
 800bbc8:	4628      	mov	r0, r5
 800bbca:	47b8      	blx	r7
 800bbcc:	3001      	adds	r0, #1
 800bbce:	d10c      	bne.n	800bbea <_printf_float+0x412>
 800bbd0:	e65d      	b.n	800b88e <_printf_float+0xb6>
 800bbd2:	2301      	movs	r3, #1
 800bbd4:	465a      	mov	r2, fp
 800bbd6:	4631      	mov	r1, r6
 800bbd8:	4628      	mov	r0, r5
 800bbda:	47b8      	blx	r7
 800bbdc:	3001      	adds	r0, #1
 800bbde:	f43f ae56 	beq.w	800b88e <_printf_float+0xb6>
 800bbe2:	f108 0801 	add.w	r8, r8, #1
 800bbe6:	45d0      	cmp	r8, sl
 800bbe8:	dbf3      	blt.n	800bbd2 <_printf_float+0x3fa>
 800bbea:	464b      	mov	r3, r9
 800bbec:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800bbf0:	e6df      	b.n	800b9b2 <_printf_float+0x1da>
 800bbf2:	f04f 0800 	mov.w	r8, #0
 800bbf6:	f104 0b1a 	add.w	fp, r4, #26
 800bbfa:	e7f4      	b.n	800bbe6 <_printf_float+0x40e>
 800bbfc:	2301      	movs	r3, #1
 800bbfe:	4642      	mov	r2, r8
 800bc00:	e7e1      	b.n	800bbc6 <_printf_float+0x3ee>
 800bc02:	2301      	movs	r3, #1
 800bc04:	464a      	mov	r2, r9
 800bc06:	4631      	mov	r1, r6
 800bc08:	4628      	mov	r0, r5
 800bc0a:	47b8      	blx	r7
 800bc0c:	3001      	adds	r0, #1
 800bc0e:	f43f ae3e 	beq.w	800b88e <_printf_float+0xb6>
 800bc12:	f108 0801 	add.w	r8, r8, #1
 800bc16:	68e3      	ldr	r3, [r4, #12]
 800bc18:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800bc1a:	1a5b      	subs	r3, r3, r1
 800bc1c:	4543      	cmp	r3, r8
 800bc1e:	dcf0      	bgt.n	800bc02 <_printf_float+0x42a>
 800bc20:	e6fc      	b.n	800ba1c <_printf_float+0x244>
 800bc22:	f04f 0800 	mov.w	r8, #0
 800bc26:	f104 0919 	add.w	r9, r4, #25
 800bc2a:	e7f4      	b.n	800bc16 <_printf_float+0x43e>

0800bc2c <_printf_common>:
 800bc2c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800bc30:	4616      	mov	r6, r2
 800bc32:	4698      	mov	r8, r3
 800bc34:	688a      	ldr	r2, [r1, #8]
 800bc36:	690b      	ldr	r3, [r1, #16]
 800bc38:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800bc3c:	4293      	cmp	r3, r2
 800bc3e:	bfb8      	it	lt
 800bc40:	4613      	movlt	r3, r2
 800bc42:	6033      	str	r3, [r6, #0]
 800bc44:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800bc48:	4607      	mov	r7, r0
 800bc4a:	460c      	mov	r4, r1
 800bc4c:	b10a      	cbz	r2, 800bc52 <_printf_common+0x26>
 800bc4e:	3301      	adds	r3, #1
 800bc50:	6033      	str	r3, [r6, #0]
 800bc52:	6823      	ldr	r3, [r4, #0]
 800bc54:	0699      	lsls	r1, r3, #26
 800bc56:	bf42      	ittt	mi
 800bc58:	6833      	ldrmi	r3, [r6, #0]
 800bc5a:	3302      	addmi	r3, #2
 800bc5c:	6033      	strmi	r3, [r6, #0]
 800bc5e:	6825      	ldr	r5, [r4, #0]
 800bc60:	f015 0506 	ands.w	r5, r5, #6
 800bc64:	d106      	bne.n	800bc74 <_printf_common+0x48>
 800bc66:	f104 0a19 	add.w	sl, r4, #25
 800bc6a:	68e3      	ldr	r3, [r4, #12]
 800bc6c:	6832      	ldr	r2, [r6, #0]
 800bc6e:	1a9b      	subs	r3, r3, r2
 800bc70:	42ab      	cmp	r3, r5
 800bc72:	dc26      	bgt.n	800bcc2 <_printf_common+0x96>
 800bc74:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800bc78:	6822      	ldr	r2, [r4, #0]
 800bc7a:	3b00      	subs	r3, #0
 800bc7c:	bf18      	it	ne
 800bc7e:	2301      	movne	r3, #1
 800bc80:	0692      	lsls	r2, r2, #26
 800bc82:	d42b      	bmi.n	800bcdc <_printf_common+0xb0>
 800bc84:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800bc88:	4641      	mov	r1, r8
 800bc8a:	4638      	mov	r0, r7
 800bc8c:	47c8      	blx	r9
 800bc8e:	3001      	adds	r0, #1
 800bc90:	d01e      	beq.n	800bcd0 <_printf_common+0xa4>
 800bc92:	6823      	ldr	r3, [r4, #0]
 800bc94:	6922      	ldr	r2, [r4, #16]
 800bc96:	f003 0306 	and.w	r3, r3, #6
 800bc9a:	2b04      	cmp	r3, #4
 800bc9c:	bf02      	ittt	eq
 800bc9e:	68e5      	ldreq	r5, [r4, #12]
 800bca0:	6833      	ldreq	r3, [r6, #0]
 800bca2:	1aed      	subeq	r5, r5, r3
 800bca4:	68a3      	ldr	r3, [r4, #8]
 800bca6:	bf0c      	ite	eq
 800bca8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800bcac:	2500      	movne	r5, #0
 800bcae:	4293      	cmp	r3, r2
 800bcb0:	bfc4      	itt	gt
 800bcb2:	1a9b      	subgt	r3, r3, r2
 800bcb4:	18ed      	addgt	r5, r5, r3
 800bcb6:	2600      	movs	r6, #0
 800bcb8:	341a      	adds	r4, #26
 800bcba:	42b5      	cmp	r5, r6
 800bcbc:	d11a      	bne.n	800bcf4 <_printf_common+0xc8>
 800bcbe:	2000      	movs	r0, #0
 800bcc0:	e008      	b.n	800bcd4 <_printf_common+0xa8>
 800bcc2:	2301      	movs	r3, #1
 800bcc4:	4652      	mov	r2, sl
 800bcc6:	4641      	mov	r1, r8
 800bcc8:	4638      	mov	r0, r7
 800bcca:	47c8      	blx	r9
 800bccc:	3001      	adds	r0, #1
 800bcce:	d103      	bne.n	800bcd8 <_printf_common+0xac>
 800bcd0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800bcd4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800bcd8:	3501      	adds	r5, #1
 800bcda:	e7c6      	b.n	800bc6a <_printf_common+0x3e>
 800bcdc:	18e1      	adds	r1, r4, r3
 800bcde:	1c5a      	adds	r2, r3, #1
 800bce0:	2030      	movs	r0, #48	@ 0x30
 800bce2:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800bce6:	4422      	add	r2, r4
 800bce8:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800bcec:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800bcf0:	3302      	adds	r3, #2
 800bcf2:	e7c7      	b.n	800bc84 <_printf_common+0x58>
 800bcf4:	2301      	movs	r3, #1
 800bcf6:	4622      	mov	r2, r4
 800bcf8:	4641      	mov	r1, r8
 800bcfa:	4638      	mov	r0, r7
 800bcfc:	47c8      	blx	r9
 800bcfe:	3001      	adds	r0, #1
 800bd00:	d0e6      	beq.n	800bcd0 <_printf_common+0xa4>
 800bd02:	3601      	adds	r6, #1
 800bd04:	e7d9      	b.n	800bcba <_printf_common+0x8e>
	...

0800bd08 <_printf_i>:
 800bd08:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800bd0c:	7e0f      	ldrb	r7, [r1, #24]
 800bd0e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800bd10:	2f78      	cmp	r7, #120	@ 0x78
 800bd12:	4691      	mov	r9, r2
 800bd14:	4680      	mov	r8, r0
 800bd16:	460c      	mov	r4, r1
 800bd18:	469a      	mov	sl, r3
 800bd1a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800bd1e:	d807      	bhi.n	800bd30 <_printf_i+0x28>
 800bd20:	2f62      	cmp	r7, #98	@ 0x62
 800bd22:	d80a      	bhi.n	800bd3a <_printf_i+0x32>
 800bd24:	2f00      	cmp	r7, #0
 800bd26:	f000 80d1 	beq.w	800becc <_printf_i+0x1c4>
 800bd2a:	2f58      	cmp	r7, #88	@ 0x58
 800bd2c:	f000 80b8 	beq.w	800bea0 <_printf_i+0x198>
 800bd30:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800bd34:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800bd38:	e03a      	b.n	800bdb0 <_printf_i+0xa8>
 800bd3a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800bd3e:	2b15      	cmp	r3, #21
 800bd40:	d8f6      	bhi.n	800bd30 <_printf_i+0x28>
 800bd42:	a101      	add	r1, pc, #4	@ (adr r1, 800bd48 <_printf_i+0x40>)
 800bd44:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800bd48:	0800bda1 	.word	0x0800bda1
 800bd4c:	0800bdb5 	.word	0x0800bdb5
 800bd50:	0800bd31 	.word	0x0800bd31
 800bd54:	0800bd31 	.word	0x0800bd31
 800bd58:	0800bd31 	.word	0x0800bd31
 800bd5c:	0800bd31 	.word	0x0800bd31
 800bd60:	0800bdb5 	.word	0x0800bdb5
 800bd64:	0800bd31 	.word	0x0800bd31
 800bd68:	0800bd31 	.word	0x0800bd31
 800bd6c:	0800bd31 	.word	0x0800bd31
 800bd70:	0800bd31 	.word	0x0800bd31
 800bd74:	0800beb3 	.word	0x0800beb3
 800bd78:	0800bddf 	.word	0x0800bddf
 800bd7c:	0800be6d 	.word	0x0800be6d
 800bd80:	0800bd31 	.word	0x0800bd31
 800bd84:	0800bd31 	.word	0x0800bd31
 800bd88:	0800bed5 	.word	0x0800bed5
 800bd8c:	0800bd31 	.word	0x0800bd31
 800bd90:	0800bddf 	.word	0x0800bddf
 800bd94:	0800bd31 	.word	0x0800bd31
 800bd98:	0800bd31 	.word	0x0800bd31
 800bd9c:	0800be75 	.word	0x0800be75
 800bda0:	6833      	ldr	r3, [r6, #0]
 800bda2:	1d1a      	adds	r2, r3, #4
 800bda4:	681b      	ldr	r3, [r3, #0]
 800bda6:	6032      	str	r2, [r6, #0]
 800bda8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800bdac:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800bdb0:	2301      	movs	r3, #1
 800bdb2:	e09c      	b.n	800beee <_printf_i+0x1e6>
 800bdb4:	6833      	ldr	r3, [r6, #0]
 800bdb6:	6820      	ldr	r0, [r4, #0]
 800bdb8:	1d19      	adds	r1, r3, #4
 800bdba:	6031      	str	r1, [r6, #0]
 800bdbc:	0606      	lsls	r6, r0, #24
 800bdbe:	d501      	bpl.n	800bdc4 <_printf_i+0xbc>
 800bdc0:	681d      	ldr	r5, [r3, #0]
 800bdc2:	e003      	b.n	800bdcc <_printf_i+0xc4>
 800bdc4:	0645      	lsls	r5, r0, #25
 800bdc6:	d5fb      	bpl.n	800bdc0 <_printf_i+0xb8>
 800bdc8:	f9b3 5000 	ldrsh.w	r5, [r3]
 800bdcc:	2d00      	cmp	r5, #0
 800bdce:	da03      	bge.n	800bdd8 <_printf_i+0xd0>
 800bdd0:	232d      	movs	r3, #45	@ 0x2d
 800bdd2:	426d      	negs	r5, r5
 800bdd4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800bdd8:	4858      	ldr	r0, [pc, #352]	@ (800bf3c <_printf_i+0x234>)
 800bdda:	230a      	movs	r3, #10
 800bddc:	e011      	b.n	800be02 <_printf_i+0xfa>
 800bdde:	6821      	ldr	r1, [r4, #0]
 800bde0:	6833      	ldr	r3, [r6, #0]
 800bde2:	0608      	lsls	r0, r1, #24
 800bde4:	f853 5b04 	ldr.w	r5, [r3], #4
 800bde8:	d402      	bmi.n	800bdf0 <_printf_i+0xe8>
 800bdea:	0649      	lsls	r1, r1, #25
 800bdec:	bf48      	it	mi
 800bdee:	b2ad      	uxthmi	r5, r5
 800bdf0:	2f6f      	cmp	r7, #111	@ 0x6f
 800bdf2:	4852      	ldr	r0, [pc, #328]	@ (800bf3c <_printf_i+0x234>)
 800bdf4:	6033      	str	r3, [r6, #0]
 800bdf6:	bf14      	ite	ne
 800bdf8:	230a      	movne	r3, #10
 800bdfa:	2308      	moveq	r3, #8
 800bdfc:	2100      	movs	r1, #0
 800bdfe:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800be02:	6866      	ldr	r6, [r4, #4]
 800be04:	60a6      	str	r6, [r4, #8]
 800be06:	2e00      	cmp	r6, #0
 800be08:	db05      	blt.n	800be16 <_printf_i+0x10e>
 800be0a:	6821      	ldr	r1, [r4, #0]
 800be0c:	432e      	orrs	r6, r5
 800be0e:	f021 0104 	bic.w	r1, r1, #4
 800be12:	6021      	str	r1, [r4, #0]
 800be14:	d04b      	beq.n	800beae <_printf_i+0x1a6>
 800be16:	4616      	mov	r6, r2
 800be18:	fbb5 f1f3 	udiv	r1, r5, r3
 800be1c:	fb03 5711 	mls	r7, r3, r1, r5
 800be20:	5dc7      	ldrb	r7, [r0, r7]
 800be22:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800be26:	462f      	mov	r7, r5
 800be28:	42bb      	cmp	r3, r7
 800be2a:	460d      	mov	r5, r1
 800be2c:	d9f4      	bls.n	800be18 <_printf_i+0x110>
 800be2e:	2b08      	cmp	r3, #8
 800be30:	d10b      	bne.n	800be4a <_printf_i+0x142>
 800be32:	6823      	ldr	r3, [r4, #0]
 800be34:	07df      	lsls	r7, r3, #31
 800be36:	d508      	bpl.n	800be4a <_printf_i+0x142>
 800be38:	6923      	ldr	r3, [r4, #16]
 800be3a:	6861      	ldr	r1, [r4, #4]
 800be3c:	4299      	cmp	r1, r3
 800be3e:	bfde      	ittt	le
 800be40:	2330      	movle	r3, #48	@ 0x30
 800be42:	f806 3c01 	strble.w	r3, [r6, #-1]
 800be46:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 800be4a:	1b92      	subs	r2, r2, r6
 800be4c:	6122      	str	r2, [r4, #16]
 800be4e:	f8cd a000 	str.w	sl, [sp]
 800be52:	464b      	mov	r3, r9
 800be54:	aa03      	add	r2, sp, #12
 800be56:	4621      	mov	r1, r4
 800be58:	4640      	mov	r0, r8
 800be5a:	f7ff fee7 	bl	800bc2c <_printf_common>
 800be5e:	3001      	adds	r0, #1
 800be60:	d14a      	bne.n	800bef8 <_printf_i+0x1f0>
 800be62:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800be66:	b004      	add	sp, #16
 800be68:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800be6c:	6823      	ldr	r3, [r4, #0]
 800be6e:	f043 0320 	orr.w	r3, r3, #32
 800be72:	6023      	str	r3, [r4, #0]
 800be74:	4832      	ldr	r0, [pc, #200]	@ (800bf40 <_printf_i+0x238>)
 800be76:	2778      	movs	r7, #120	@ 0x78
 800be78:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800be7c:	6823      	ldr	r3, [r4, #0]
 800be7e:	6831      	ldr	r1, [r6, #0]
 800be80:	061f      	lsls	r7, r3, #24
 800be82:	f851 5b04 	ldr.w	r5, [r1], #4
 800be86:	d402      	bmi.n	800be8e <_printf_i+0x186>
 800be88:	065f      	lsls	r7, r3, #25
 800be8a:	bf48      	it	mi
 800be8c:	b2ad      	uxthmi	r5, r5
 800be8e:	6031      	str	r1, [r6, #0]
 800be90:	07d9      	lsls	r1, r3, #31
 800be92:	bf44      	itt	mi
 800be94:	f043 0320 	orrmi.w	r3, r3, #32
 800be98:	6023      	strmi	r3, [r4, #0]
 800be9a:	b11d      	cbz	r5, 800bea4 <_printf_i+0x19c>
 800be9c:	2310      	movs	r3, #16
 800be9e:	e7ad      	b.n	800bdfc <_printf_i+0xf4>
 800bea0:	4826      	ldr	r0, [pc, #152]	@ (800bf3c <_printf_i+0x234>)
 800bea2:	e7e9      	b.n	800be78 <_printf_i+0x170>
 800bea4:	6823      	ldr	r3, [r4, #0]
 800bea6:	f023 0320 	bic.w	r3, r3, #32
 800beaa:	6023      	str	r3, [r4, #0]
 800beac:	e7f6      	b.n	800be9c <_printf_i+0x194>
 800beae:	4616      	mov	r6, r2
 800beb0:	e7bd      	b.n	800be2e <_printf_i+0x126>
 800beb2:	6833      	ldr	r3, [r6, #0]
 800beb4:	6825      	ldr	r5, [r4, #0]
 800beb6:	6961      	ldr	r1, [r4, #20]
 800beb8:	1d18      	adds	r0, r3, #4
 800beba:	6030      	str	r0, [r6, #0]
 800bebc:	062e      	lsls	r6, r5, #24
 800bebe:	681b      	ldr	r3, [r3, #0]
 800bec0:	d501      	bpl.n	800bec6 <_printf_i+0x1be>
 800bec2:	6019      	str	r1, [r3, #0]
 800bec4:	e002      	b.n	800becc <_printf_i+0x1c4>
 800bec6:	0668      	lsls	r0, r5, #25
 800bec8:	d5fb      	bpl.n	800bec2 <_printf_i+0x1ba>
 800beca:	8019      	strh	r1, [r3, #0]
 800becc:	2300      	movs	r3, #0
 800bece:	6123      	str	r3, [r4, #16]
 800bed0:	4616      	mov	r6, r2
 800bed2:	e7bc      	b.n	800be4e <_printf_i+0x146>
 800bed4:	6833      	ldr	r3, [r6, #0]
 800bed6:	1d1a      	adds	r2, r3, #4
 800bed8:	6032      	str	r2, [r6, #0]
 800beda:	681e      	ldr	r6, [r3, #0]
 800bedc:	6862      	ldr	r2, [r4, #4]
 800bede:	2100      	movs	r1, #0
 800bee0:	4630      	mov	r0, r6
 800bee2:	f7f4 f97d 	bl	80001e0 <memchr>
 800bee6:	b108      	cbz	r0, 800beec <_printf_i+0x1e4>
 800bee8:	1b80      	subs	r0, r0, r6
 800beea:	6060      	str	r0, [r4, #4]
 800beec:	6863      	ldr	r3, [r4, #4]
 800beee:	6123      	str	r3, [r4, #16]
 800bef0:	2300      	movs	r3, #0
 800bef2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800bef6:	e7aa      	b.n	800be4e <_printf_i+0x146>
 800bef8:	6923      	ldr	r3, [r4, #16]
 800befa:	4632      	mov	r2, r6
 800befc:	4649      	mov	r1, r9
 800befe:	4640      	mov	r0, r8
 800bf00:	47d0      	blx	sl
 800bf02:	3001      	adds	r0, #1
 800bf04:	d0ad      	beq.n	800be62 <_printf_i+0x15a>
 800bf06:	6823      	ldr	r3, [r4, #0]
 800bf08:	079b      	lsls	r3, r3, #30
 800bf0a:	d413      	bmi.n	800bf34 <_printf_i+0x22c>
 800bf0c:	68e0      	ldr	r0, [r4, #12]
 800bf0e:	9b03      	ldr	r3, [sp, #12]
 800bf10:	4298      	cmp	r0, r3
 800bf12:	bfb8      	it	lt
 800bf14:	4618      	movlt	r0, r3
 800bf16:	e7a6      	b.n	800be66 <_printf_i+0x15e>
 800bf18:	2301      	movs	r3, #1
 800bf1a:	4632      	mov	r2, r6
 800bf1c:	4649      	mov	r1, r9
 800bf1e:	4640      	mov	r0, r8
 800bf20:	47d0      	blx	sl
 800bf22:	3001      	adds	r0, #1
 800bf24:	d09d      	beq.n	800be62 <_printf_i+0x15a>
 800bf26:	3501      	adds	r5, #1
 800bf28:	68e3      	ldr	r3, [r4, #12]
 800bf2a:	9903      	ldr	r1, [sp, #12]
 800bf2c:	1a5b      	subs	r3, r3, r1
 800bf2e:	42ab      	cmp	r3, r5
 800bf30:	dcf2      	bgt.n	800bf18 <_printf_i+0x210>
 800bf32:	e7eb      	b.n	800bf0c <_printf_i+0x204>
 800bf34:	2500      	movs	r5, #0
 800bf36:	f104 0619 	add.w	r6, r4, #25
 800bf3a:	e7f5      	b.n	800bf28 <_printf_i+0x220>
 800bf3c:	080108b8 	.word	0x080108b8
 800bf40:	080108c9 	.word	0x080108c9

0800bf44 <_scanf_float>:
 800bf44:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bf48:	b087      	sub	sp, #28
 800bf4a:	4691      	mov	r9, r2
 800bf4c:	9303      	str	r3, [sp, #12]
 800bf4e:	688b      	ldr	r3, [r1, #8]
 800bf50:	1e5a      	subs	r2, r3, #1
 800bf52:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 800bf56:	bf81      	itttt	hi
 800bf58:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 800bf5c:	eb03 0b05 	addhi.w	fp, r3, r5
 800bf60:	f240 135d 	movwhi	r3, #349	@ 0x15d
 800bf64:	608b      	strhi	r3, [r1, #8]
 800bf66:	680b      	ldr	r3, [r1, #0]
 800bf68:	460a      	mov	r2, r1
 800bf6a:	f04f 0500 	mov.w	r5, #0
 800bf6e:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 800bf72:	f842 3b1c 	str.w	r3, [r2], #28
 800bf76:	e9cd 5504 	strd	r5, r5, [sp, #16]
 800bf7a:	4680      	mov	r8, r0
 800bf7c:	460c      	mov	r4, r1
 800bf7e:	bf98      	it	ls
 800bf80:	f04f 0b00 	movls.w	fp, #0
 800bf84:	9201      	str	r2, [sp, #4]
 800bf86:	4616      	mov	r6, r2
 800bf88:	46aa      	mov	sl, r5
 800bf8a:	462f      	mov	r7, r5
 800bf8c:	9502      	str	r5, [sp, #8]
 800bf8e:	68a2      	ldr	r2, [r4, #8]
 800bf90:	b15a      	cbz	r2, 800bfaa <_scanf_float+0x66>
 800bf92:	f8d9 3000 	ldr.w	r3, [r9]
 800bf96:	781b      	ldrb	r3, [r3, #0]
 800bf98:	2b4e      	cmp	r3, #78	@ 0x4e
 800bf9a:	d863      	bhi.n	800c064 <_scanf_float+0x120>
 800bf9c:	2b40      	cmp	r3, #64	@ 0x40
 800bf9e:	d83b      	bhi.n	800c018 <_scanf_float+0xd4>
 800bfa0:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 800bfa4:	b2c8      	uxtb	r0, r1
 800bfa6:	280e      	cmp	r0, #14
 800bfa8:	d939      	bls.n	800c01e <_scanf_float+0xda>
 800bfaa:	b11f      	cbz	r7, 800bfb4 <_scanf_float+0x70>
 800bfac:	6823      	ldr	r3, [r4, #0]
 800bfae:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800bfb2:	6023      	str	r3, [r4, #0]
 800bfb4:	f10a 3aff 	add.w	sl, sl, #4294967295	@ 0xffffffff
 800bfb8:	f1ba 0f01 	cmp.w	sl, #1
 800bfbc:	f200 8114 	bhi.w	800c1e8 <_scanf_float+0x2a4>
 800bfc0:	9b01      	ldr	r3, [sp, #4]
 800bfc2:	429e      	cmp	r6, r3
 800bfc4:	f200 8105 	bhi.w	800c1d2 <_scanf_float+0x28e>
 800bfc8:	2001      	movs	r0, #1
 800bfca:	b007      	add	sp, #28
 800bfcc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bfd0:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 800bfd4:	2a0d      	cmp	r2, #13
 800bfd6:	d8e8      	bhi.n	800bfaa <_scanf_float+0x66>
 800bfd8:	a101      	add	r1, pc, #4	@ (adr r1, 800bfe0 <_scanf_float+0x9c>)
 800bfda:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800bfde:	bf00      	nop
 800bfe0:	0800c129 	.word	0x0800c129
 800bfe4:	0800bfab 	.word	0x0800bfab
 800bfe8:	0800bfab 	.word	0x0800bfab
 800bfec:	0800bfab 	.word	0x0800bfab
 800bff0:	0800c185 	.word	0x0800c185
 800bff4:	0800c15f 	.word	0x0800c15f
 800bff8:	0800bfab 	.word	0x0800bfab
 800bffc:	0800bfab 	.word	0x0800bfab
 800c000:	0800c137 	.word	0x0800c137
 800c004:	0800bfab 	.word	0x0800bfab
 800c008:	0800bfab 	.word	0x0800bfab
 800c00c:	0800bfab 	.word	0x0800bfab
 800c010:	0800bfab 	.word	0x0800bfab
 800c014:	0800c0f3 	.word	0x0800c0f3
 800c018:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 800c01c:	e7da      	b.n	800bfd4 <_scanf_float+0x90>
 800c01e:	290e      	cmp	r1, #14
 800c020:	d8c3      	bhi.n	800bfaa <_scanf_float+0x66>
 800c022:	a001      	add	r0, pc, #4	@ (adr r0, 800c028 <_scanf_float+0xe4>)
 800c024:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 800c028:	0800c0e3 	.word	0x0800c0e3
 800c02c:	0800bfab 	.word	0x0800bfab
 800c030:	0800c0e3 	.word	0x0800c0e3
 800c034:	0800c173 	.word	0x0800c173
 800c038:	0800bfab 	.word	0x0800bfab
 800c03c:	0800c085 	.word	0x0800c085
 800c040:	0800c0c9 	.word	0x0800c0c9
 800c044:	0800c0c9 	.word	0x0800c0c9
 800c048:	0800c0c9 	.word	0x0800c0c9
 800c04c:	0800c0c9 	.word	0x0800c0c9
 800c050:	0800c0c9 	.word	0x0800c0c9
 800c054:	0800c0c9 	.word	0x0800c0c9
 800c058:	0800c0c9 	.word	0x0800c0c9
 800c05c:	0800c0c9 	.word	0x0800c0c9
 800c060:	0800c0c9 	.word	0x0800c0c9
 800c064:	2b6e      	cmp	r3, #110	@ 0x6e
 800c066:	d809      	bhi.n	800c07c <_scanf_float+0x138>
 800c068:	2b60      	cmp	r3, #96	@ 0x60
 800c06a:	d8b1      	bhi.n	800bfd0 <_scanf_float+0x8c>
 800c06c:	2b54      	cmp	r3, #84	@ 0x54
 800c06e:	d07b      	beq.n	800c168 <_scanf_float+0x224>
 800c070:	2b59      	cmp	r3, #89	@ 0x59
 800c072:	d19a      	bne.n	800bfaa <_scanf_float+0x66>
 800c074:	2d07      	cmp	r5, #7
 800c076:	d198      	bne.n	800bfaa <_scanf_float+0x66>
 800c078:	2508      	movs	r5, #8
 800c07a:	e02f      	b.n	800c0dc <_scanf_float+0x198>
 800c07c:	2b74      	cmp	r3, #116	@ 0x74
 800c07e:	d073      	beq.n	800c168 <_scanf_float+0x224>
 800c080:	2b79      	cmp	r3, #121	@ 0x79
 800c082:	e7f6      	b.n	800c072 <_scanf_float+0x12e>
 800c084:	6821      	ldr	r1, [r4, #0]
 800c086:	05c8      	lsls	r0, r1, #23
 800c088:	d51e      	bpl.n	800c0c8 <_scanf_float+0x184>
 800c08a:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 800c08e:	6021      	str	r1, [r4, #0]
 800c090:	3701      	adds	r7, #1
 800c092:	f1bb 0f00 	cmp.w	fp, #0
 800c096:	d003      	beq.n	800c0a0 <_scanf_float+0x15c>
 800c098:	3201      	adds	r2, #1
 800c09a:	f10b 3bff 	add.w	fp, fp, #4294967295	@ 0xffffffff
 800c09e:	60a2      	str	r2, [r4, #8]
 800c0a0:	68a3      	ldr	r3, [r4, #8]
 800c0a2:	3b01      	subs	r3, #1
 800c0a4:	60a3      	str	r3, [r4, #8]
 800c0a6:	6923      	ldr	r3, [r4, #16]
 800c0a8:	3301      	adds	r3, #1
 800c0aa:	6123      	str	r3, [r4, #16]
 800c0ac:	f8d9 3004 	ldr.w	r3, [r9, #4]
 800c0b0:	3b01      	subs	r3, #1
 800c0b2:	2b00      	cmp	r3, #0
 800c0b4:	f8c9 3004 	str.w	r3, [r9, #4]
 800c0b8:	f340 8082 	ble.w	800c1c0 <_scanf_float+0x27c>
 800c0bc:	f8d9 3000 	ldr.w	r3, [r9]
 800c0c0:	3301      	adds	r3, #1
 800c0c2:	f8c9 3000 	str.w	r3, [r9]
 800c0c6:	e762      	b.n	800bf8e <_scanf_float+0x4a>
 800c0c8:	eb1a 0105 	adds.w	r1, sl, r5
 800c0cc:	f47f af6d 	bne.w	800bfaa <_scanf_float+0x66>
 800c0d0:	6822      	ldr	r2, [r4, #0]
 800c0d2:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 800c0d6:	6022      	str	r2, [r4, #0]
 800c0d8:	460d      	mov	r5, r1
 800c0da:	468a      	mov	sl, r1
 800c0dc:	f806 3b01 	strb.w	r3, [r6], #1
 800c0e0:	e7de      	b.n	800c0a0 <_scanf_float+0x15c>
 800c0e2:	6822      	ldr	r2, [r4, #0]
 800c0e4:	0610      	lsls	r0, r2, #24
 800c0e6:	f57f af60 	bpl.w	800bfaa <_scanf_float+0x66>
 800c0ea:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800c0ee:	6022      	str	r2, [r4, #0]
 800c0f0:	e7f4      	b.n	800c0dc <_scanf_float+0x198>
 800c0f2:	f1ba 0f00 	cmp.w	sl, #0
 800c0f6:	d10c      	bne.n	800c112 <_scanf_float+0x1ce>
 800c0f8:	b977      	cbnz	r7, 800c118 <_scanf_float+0x1d4>
 800c0fa:	6822      	ldr	r2, [r4, #0]
 800c0fc:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 800c100:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 800c104:	d108      	bne.n	800c118 <_scanf_float+0x1d4>
 800c106:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800c10a:	6022      	str	r2, [r4, #0]
 800c10c:	f04f 0a01 	mov.w	sl, #1
 800c110:	e7e4      	b.n	800c0dc <_scanf_float+0x198>
 800c112:	f1ba 0f02 	cmp.w	sl, #2
 800c116:	d050      	beq.n	800c1ba <_scanf_float+0x276>
 800c118:	2d01      	cmp	r5, #1
 800c11a:	d002      	beq.n	800c122 <_scanf_float+0x1de>
 800c11c:	2d04      	cmp	r5, #4
 800c11e:	f47f af44 	bne.w	800bfaa <_scanf_float+0x66>
 800c122:	3501      	adds	r5, #1
 800c124:	b2ed      	uxtb	r5, r5
 800c126:	e7d9      	b.n	800c0dc <_scanf_float+0x198>
 800c128:	f1ba 0f01 	cmp.w	sl, #1
 800c12c:	f47f af3d 	bne.w	800bfaa <_scanf_float+0x66>
 800c130:	f04f 0a02 	mov.w	sl, #2
 800c134:	e7d2      	b.n	800c0dc <_scanf_float+0x198>
 800c136:	b975      	cbnz	r5, 800c156 <_scanf_float+0x212>
 800c138:	2f00      	cmp	r7, #0
 800c13a:	f47f af37 	bne.w	800bfac <_scanf_float+0x68>
 800c13e:	6822      	ldr	r2, [r4, #0]
 800c140:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 800c144:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 800c148:	f040 8103 	bne.w	800c352 <_scanf_float+0x40e>
 800c14c:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800c150:	6022      	str	r2, [r4, #0]
 800c152:	2501      	movs	r5, #1
 800c154:	e7c2      	b.n	800c0dc <_scanf_float+0x198>
 800c156:	2d03      	cmp	r5, #3
 800c158:	d0e3      	beq.n	800c122 <_scanf_float+0x1de>
 800c15a:	2d05      	cmp	r5, #5
 800c15c:	e7df      	b.n	800c11e <_scanf_float+0x1da>
 800c15e:	2d02      	cmp	r5, #2
 800c160:	f47f af23 	bne.w	800bfaa <_scanf_float+0x66>
 800c164:	2503      	movs	r5, #3
 800c166:	e7b9      	b.n	800c0dc <_scanf_float+0x198>
 800c168:	2d06      	cmp	r5, #6
 800c16a:	f47f af1e 	bne.w	800bfaa <_scanf_float+0x66>
 800c16e:	2507      	movs	r5, #7
 800c170:	e7b4      	b.n	800c0dc <_scanf_float+0x198>
 800c172:	6822      	ldr	r2, [r4, #0]
 800c174:	0591      	lsls	r1, r2, #22
 800c176:	f57f af18 	bpl.w	800bfaa <_scanf_float+0x66>
 800c17a:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 800c17e:	6022      	str	r2, [r4, #0]
 800c180:	9702      	str	r7, [sp, #8]
 800c182:	e7ab      	b.n	800c0dc <_scanf_float+0x198>
 800c184:	6822      	ldr	r2, [r4, #0]
 800c186:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 800c18a:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 800c18e:	d005      	beq.n	800c19c <_scanf_float+0x258>
 800c190:	0550      	lsls	r0, r2, #21
 800c192:	f57f af0a 	bpl.w	800bfaa <_scanf_float+0x66>
 800c196:	2f00      	cmp	r7, #0
 800c198:	f000 80db 	beq.w	800c352 <_scanf_float+0x40e>
 800c19c:	0591      	lsls	r1, r2, #22
 800c19e:	bf58      	it	pl
 800c1a0:	9902      	ldrpl	r1, [sp, #8]
 800c1a2:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800c1a6:	bf58      	it	pl
 800c1a8:	1a79      	subpl	r1, r7, r1
 800c1aa:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 800c1ae:	bf58      	it	pl
 800c1b0:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 800c1b4:	6022      	str	r2, [r4, #0]
 800c1b6:	2700      	movs	r7, #0
 800c1b8:	e790      	b.n	800c0dc <_scanf_float+0x198>
 800c1ba:	f04f 0a03 	mov.w	sl, #3
 800c1be:	e78d      	b.n	800c0dc <_scanf_float+0x198>
 800c1c0:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 800c1c4:	4649      	mov	r1, r9
 800c1c6:	4640      	mov	r0, r8
 800c1c8:	4798      	blx	r3
 800c1ca:	2800      	cmp	r0, #0
 800c1cc:	f43f aedf 	beq.w	800bf8e <_scanf_float+0x4a>
 800c1d0:	e6eb      	b.n	800bfaa <_scanf_float+0x66>
 800c1d2:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800c1d6:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800c1da:	464a      	mov	r2, r9
 800c1dc:	4640      	mov	r0, r8
 800c1de:	4798      	blx	r3
 800c1e0:	6923      	ldr	r3, [r4, #16]
 800c1e2:	3b01      	subs	r3, #1
 800c1e4:	6123      	str	r3, [r4, #16]
 800c1e6:	e6eb      	b.n	800bfc0 <_scanf_float+0x7c>
 800c1e8:	1e6b      	subs	r3, r5, #1
 800c1ea:	2b06      	cmp	r3, #6
 800c1ec:	d824      	bhi.n	800c238 <_scanf_float+0x2f4>
 800c1ee:	2d02      	cmp	r5, #2
 800c1f0:	d836      	bhi.n	800c260 <_scanf_float+0x31c>
 800c1f2:	9b01      	ldr	r3, [sp, #4]
 800c1f4:	429e      	cmp	r6, r3
 800c1f6:	f67f aee7 	bls.w	800bfc8 <_scanf_float+0x84>
 800c1fa:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800c1fe:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800c202:	464a      	mov	r2, r9
 800c204:	4640      	mov	r0, r8
 800c206:	4798      	blx	r3
 800c208:	6923      	ldr	r3, [r4, #16]
 800c20a:	3b01      	subs	r3, #1
 800c20c:	6123      	str	r3, [r4, #16]
 800c20e:	e7f0      	b.n	800c1f2 <_scanf_float+0x2ae>
 800c210:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800c214:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 800c218:	464a      	mov	r2, r9
 800c21a:	4640      	mov	r0, r8
 800c21c:	4798      	blx	r3
 800c21e:	6923      	ldr	r3, [r4, #16]
 800c220:	3b01      	subs	r3, #1
 800c222:	6123      	str	r3, [r4, #16]
 800c224:	f10a 3aff 	add.w	sl, sl, #4294967295	@ 0xffffffff
 800c228:	fa5f fa8a 	uxtb.w	sl, sl
 800c22c:	f1ba 0f02 	cmp.w	sl, #2
 800c230:	d1ee      	bne.n	800c210 <_scanf_float+0x2cc>
 800c232:	3d03      	subs	r5, #3
 800c234:	b2ed      	uxtb	r5, r5
 800c236:	1b76      	subs	r6, r6, r5
 800c238:	6823      	ldr	r3, [r4, #0]
 800c23a:	05da      	lsls	r2, r3, #23
 800c23c:	d530      	bpl.n	800c2a0 <_scanf_float+0x35c>
 800c23e:	055b      	lsls	r3, r3, #21
 800c240:	d511      	bpl.n	800c266 <_scanf_float+0x322>
 800c242:	9b01      	ldr	r3, [sp, #4]
 800c244:	429e      	cmp	r6, r3
 800c246:	f67f aebf 	bls.w	800bfc8 <_scanf_float+0x84>
 800c24a:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800c24e:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800c252:	464a      	mov	r2, r9
 800c254:	4640      	mov	r0, r8
 800c256:	4798      	blx	r3
 800c258:	6923      	ldr	r3, [r4, #16]
 800c25a:	3b01      	subs	r3, #1
 800c25c:	6123      	str	r3, [r4, #16]
 800c25e:	e7f0      	b.n	800c242 <_scanf_float+0x2fe>
 800c260:	46aa      	mov	sl, r5
 800c262:	46b3      	mov	fp, r6
 800c264:	e7de      	b.n	800c224 <_scanf_float+0x2e0>
 800c266:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 800c26a:	6923      	ldr	r3, [r4, #16]
 800c26c:	2965      	cmp	r1, #101	@ 0x65
 800c26e:	f103 33ff 	add.w	r3, r3, #4294967295	@ 0xffffffff
 800c272:	f106 35ff 	add.w	r5, r6, #4294967295	@ 0xffffffff
 800c276:	6123      	str	r3, [r4, #16]
 800c278:	d00c      	beq.n	800c294 <_scanf_float+0x350>
 800c27a:	2945      	cmp	r1, #69	@ 0x45
 800c27c:	d00a      	beq.n	800c294 <_scanf_float+0x350>
 800c27e:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800c282:	464a      	mov	r2, r9
 800c284:	4640      	mov	r0, r8
 800c286:	4798      	blx	r3
 800c288:	6923      	ldr	r3, [r4, #16]
 800c28a:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 800c28e:	3b01      	subs	r3, #1
 800c290:	1eb5      	subs	r5, r6, #2
 800c292:	6123      	str	r3, [r4, #16]
 800c294:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800c298:	464a      	mov	r2, r9
 800c29a:	4640      	mov	r0, r8
 800c29c:	4798      	blx	r3
 800c29e:	462e      	mov	r6, r5
 800c2a0:	6822      	ldr	r2, [r4, #0]
 800c2a2:	f012 0210 	ands.w	r2, r2, #16
 800c2a6:	d001      	beq.n	800c2ac <_scanf_float+0x368>
 800c2a8:	2000      	movs	r0, #0
 800c2aa:	e68e      	b.n	800bfca <_scanf_float+0x86>
 800c2ac:	7032      	strb	r2, [r6, #0]
 800c2ae:	6823      	ldr	r3, [r4, #0]
 800c2b0:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800c2b4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800c2b8:	d125      	bne.n	800c306 <_scanf_float+0x3c2>
 800c2ba:	9b02      	ldr	r3, [sp, #8]
 800c2bc:	429f      	cmp	r7, r3
 800c2be:	d00a      	beq.n	800c2d6 <_scanf_float+0x392>
 800c2c0:	1bda      	subs	r2, r3, r7
 800c2c2:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 800c2c6:	429e      	cmp	r6, r3
 800c2c8:	bf28      	it	cs
 800c2ca:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 800c2ce:	4922      	ldr	r1, [pc, #136]	@ (800c358 <_scanf_float+0x414>)
 800c2d0:	4630      	mov	r0, r6
 800c2d2:	f000 f93d 	bl	800c550 <siprintf>
 800c2d6:	9901      	ldr	r1, [sp, #4]
 800c2d8:	2200      	movs	r2, #0
 800c2da:	4640      	mov	r0, r8
 800c2dc:	f002 fc6c 	bl	800ebb8 <_strtod_r>
 800c2e0:	9b03      	ldr	r3, [sp, #12]
 800c2e2:	6821      	ldr	r1, [r4, #0]
 800c2e4:	681b      	ldr	r3, [r3, #0]
 800c2e6:	f011 0f02 	tst.w	r1, #2
 800c2ea:	ec57 6b10 	vmov	r6, r7, d0
 800c2ee:	f103 0204 	add.w	r2, r3, #4
 800c2f2:	d015      	beq.n	800c320 <_scanf_float+0x3dc>
 800c2f4:	9903      	ldr	r1, [sp, #12]
 800c2f6:	600a      	str	r2, [r1, #0]
 800c2f8:	681b      	ldr	r3, [r3, #0]
 800c2fa:	e9c3 6700 	strd	r6, r7, [r3]
 800c2fe:	68e3      	ldr	r3, [r4, #12]
 800c300:	3301      	adds	r3, #1
 800c302:	60e3      	str	r3, [r4, #12]
 800c304:	e7d0      	b.n	800c2a8 <_scanf_float+0x364>
 800c306:	9b04      	ldr	r3, [sp, #16]
 800c308:	2b00      	cmp	r3, #0
 800c30a:	d0e4      	beq.n	800c2d6 <_scanf_float+0x392>
 800c30c:	9905      	ldr	r1, [sp, #20]
 800c30e:	230a      	movs	r3, #10
 800c310:	3101      	adds	r1, #1
 800c312:	4640      	mov	r0, r8
 800c314:	f002 fcd0 	bl	800ecb8 <_strtol_r>
 800c318:	9b04      	ldr	r3, [sp, #16]
 800c31a:	9e05      	ldr	r6, [sp, #20]
 800c31c:	1ac2      	subs	r2, r0, r3
 800c31e:	e7d0      	b.n	800c2c2 <_scanf_float+0x37e>
 800c320:	f011 0f04 	tst.w	r1, #4
 800c324:	9903      	ldr	r1, [sp, #12]
 800c326:	600a      	str	r2, [r1, #0]
 800c328:	d1e6      	bne.n	800c2f8 <_scanf_float+0x3b4>
 800c32a:	681d      	ldr	r5, [r3, #0]
 800c32c:	4632      	mov	r2, r6
 800c32e:	463b      	mov	r3, r7
 800c330:	4630      	mov	r0, r6
 800c332:	4639      	mov	r1, r7
 800c334:	f7f4 fc02 	bl	8000b3c <__aeabi_dcmpun>
 800c338:	b128      	cbz	r0, 800c346 <_scanf_float+0x402>
 800c33a:	4808      	ldr	r0, [pc, #32]	@ (800c35c <_scanf_float+0x418>)
 800c33c:	f000 fa32 	bl	800c7a4 <nanf>
 800c340:	ed85 0a00 	vstr	s0, [r5]
 800c344:	e7db      	b.n	800c2fe <_scanf_float+0x3ba>
 800c346:	4630      	mov	r0, r6
 800c348:	4639      	mov	r1, r7
 800c34a:	f7f4 fc55 	bl	8000bf8 <__aeabi_d2f>
 800c34e:	6028      	str	r0, [r5, #0]
 800c350:	e7d5      	b.n	800c2fe <_scanf_float+0x3ba>
 800c352:	2700      	movs	r7, #0
 800c354:	e62e      	b.n	800bfb4 <_scanf_float+0x70>
 800c356:	bf00      	nop
 800c358:	080108da 	.word	0x080108da
 800c35c:	08010a36 	.word	0x08010a36

0800c360 <std>:
 800c360:	2300      	movs	r3, #0
 800c362:	b510      	push	{r4, lr}
 800c364:	4604      	mov	r4, r0
 800c366:	e9c0 3300 	strd	r3, r3, [r0]
 800c36a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800c36e:	6083      	str	r3, [r0, #8]
 800c370:	8181      	strh	r1, [r0, #12]
 800c372:	6643      	str	r3, [r0, #100]	@ 0x64
 800c374:	81c2      	strh	r2, [r0, #14]
 800c376:	6183      	str	r3, [r0, #24]
 800c378:	4619      	mov	r1, r3
 800c37a:	2208      	movs	r2, #8
 800c37c:	305c      	adds	r0, #92	@ 0x5c
 800c37e:	f000 f97a 	bl	800c676 <memset>
 800c382:	4b0d      	ldr	r3, [pc, #52]	@ (800c3b8 <std+0x58>)
 800c384:	6263      	str	r3, [r4, #36]	@ 0x24
 800c386:	4b0d      	ldr	r3, [pc, #52]	@ (800c3bc <std+0x5c>)
 800c388:	62a3      	str	r3, [r4, #40]	@ 0x28
 800c38a:	4b0d      	ldr	r3, [pc, #52]	@ (800c3c0 <std+0x60>)
 800c38c:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800c38e:	4b0d      	ldr	r3, [pc, #52]	@ (800c3c4 <std+0x64>)
 800c390:	6323      	str	r3, [r4, #48]	@ 0x30
 800c392:	4b0d      	ldr	r3, [pc, #52]	@ (800c3c8 <std+0x68>)
 800c394:	6224      	str	r4, [r4, #32]
 800c396:	429c      	cmp	r4, r3
 800c398:	d006      	beq.n	800c3a8 <std+0x48>
 800c39a:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800c39e:	4294      	cmp	r4, r2
 800c3a0:	d002      	beq.n	800c3a8 <std+0x48>
 800c3a2:	33d0      	adds	r3, #208	@ 0xd0
 800c3a4:	429c      	cmp	r4, r3
 800c3a6:	d105      	bne.n	800c3b4 <std+0x54>
 800c3a8:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800c3ac:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800c3b0:	f000 b9f4 	b.w	800c79c <__retarget_lock_init_recursive>
 800c3b4:	bd10      	pop	{r4, pc}
 800c3b6:	bf00      	nop
 800c3b8:	0800c5ed 	.word	0x0800c5ed
 800c3bc:	0800c613 	.word	0x0800c613
 800c3c0:	0800c64b 	.word	0x0800c64b
 800c3c4:	0800c66f 	.word	0x0800c66f
 800c3c8:	200018a8 	.word	0x200018a8

0800c3cc <stdio_exit_handler>:
 800c3cc:	4a02      	ldr	r2, [pc, #8]	@ (800c3d8 <stdio_exit_handler+0xc>)
 800c3ce:	4903      	ldr	r1, [pc, #12]	@ (800c3dc <stdio_exit_handler+0x10>)
 800c3d0:	4803      	ldr	r0, [pc, #12]	@ (800c3e0 <stdio_exit_handler+0x14>)
 800c3d2:	f000 b869 	b.w	800c4a8 <_fwalk_sglue>
 800c3d6:	bf00      	nop
 800c3d8:	2000020c 	.word	0x2000020c
 800c3dc:	0800f6b1 	.word	0x0800f6b1
 800c3e0:	2000021c 	.word	0x2000021c

0800c3e4 <cleanup_stdio>:
 800c3e4:	6841      	ldr	r1, [r0, #4]
 800c3e6:	4b0c      	ldr	r3, [pc, #48]	@ (800c418 <cleanup_stdio+0x34>)
 800c3e8:	4299      	cmp	r1, r3
 800c3ea:	b510      	push	{r4, lr}
 800c3ec:	4604      	mov	r4, r0
 800c3ee:	d001      	beq.n	800c3f4 <cleanup_stdio+0x10>
 800c3f0:	f003 f95e 	bl	800f6b0 <_fflush_r>
 800c3f4:	68a1      	ldr	r1, [r4, #8]
 800c3f6:	4b09      	ldr	r3, [pc, #36]	@ (800c41c <cleanup_stdio+0x38>)
 800c3f8:	4299      	cmp	r1, r3
 800c3fa:	d002      	beq.n	800c402 <cleanup_stdio+0x1e>
 800c3fc:	4620      	mov	r0, r4
 800c3fe:	f003 f957 	bl	800f6b0 <_fflush_r>
 800c402:	68e1      	ldr	r1, [r4, #12]
 800c404:	4b06      	ldr	r3, [pc, #24]	@ (800c420 <cleanup_stdio+0x3c>)
 800c406:	4299      	cmp	r1, r3
 800c408:	d004      	beq.n	800c414 <cleanup_stdio+0x30>
 800c40a:	4620      	mov	r0, r4
 800c40c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800c410:	f003 b94e 	b.w	800f6b0 <_fflush_r>
 800c414:	bd10      	pop	{r4, pc}
 800c416:	bf00      	nop
 800c418:	200018a8 	.word	0x200018a8
 800c41c:	20001910 	.word	0x20001910
 800c420:	20001978 	.word	0x20001978

0800c424 <global_stdio_init.part.0>:
 800c424:	b510      	push	{r4, lr}
 800c426:	4b0b      	ldr	r3, [pc, #44]	@ (800c454 <global_stdio_init.part.0+0x30>)
 800c428:	4c0b      	ldr	r4, [pc, #44]	@ (800c458 <global_stdio_init.part.0+0x34>)
 800c42a:	4a0c      	ldr	r2, [pc, #48]	@ (800c45c <global_stdio_init.part.0+0x38>)
 800c42c:	601a      	str	r2, [r3, #0]
 800c42e:	4620      	mov	r0, r4
 800c430:	2200      	movs	r2, #0
 800c432:	2104      	movs	r1, #4
 800c434:	f7ff ff94 	bl	800c360 <std>
 800c438:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800c43c:	2201      	movs	r2, #1
 800c43e:	2109      	movs	r1, #9
 800c440:	f7ff ff8e 	bl	800c360 <std>
 800c444:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800c448:	2202      	movs	r2, #2
 800c44a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800c44e:	2112      	movs	r1, #18
 800c450:	f7ff bf86 	b.w	800c360 <std>
 800c454:	200019e0 	.word	0x200019e0
 800c458:	200018a8 	.word	0x200018a8
 800c45c:	0800c3cd 	.word	0x0800c3cd

0800c460 <__sfp_lock_acquire>:
 800c460:	4801      	ldr	r0, [pc, #4]	@ (800c468 <__sfp_lock_acquire+0x8>)
 800c462:	f000 b99c 	b.w	800c79e <__retarget_lock_acquire_recursive>
 800c466:	bf00      	nop
 800c468:	200019e9 	.word	0x200019e9

0800c46c <__sfp_lock_release>:
 800c46c:	4801      	ldr	r0, [pc, #4]	@ (800c474 <__sfp_lock_release+0x8>)
 800c46e:	f000 b997 	b.w	800c7a0 <__retarget_lock_release_recursive>
 800c472:	bf00      	nop
 800c474:	200019e9 	.word	0x200019e9

0800c478 <__sinit>:
 800c478:	b510      	push	{r4, lr}
 800c47a:	4604      	mov	r4, r0
 800c47c:	f7ff fff0 	bl	800c460 <__sfp_lock_acquire>
 800c480:	6a23      	ldr	r3, [r4, #32]
 800c482:	b11b      	cbz	r3, 800c48c <__sinit+0x14>
 800c484:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800c488:	f7ff bff0 	b.w	800c46c <__sfp_lock_release>
 800c48c:	4b04      	ldr	r3, [pc, #16]	@ (800c4a0 <__sinit+0x28>)
 800c48e:	6223      	str	r3, [r4, #32]
 800c490:	4b04      	ldr	r3, [pc, #16]	@ (800c4a4 <__sinit+0x2c>)
 800c492:	681b      	ldr	r3, [r3, #0]
 800c494:	2b00      	cmp	r3, #0
 800c496:	d1f5      	bne.n	800c484 <__sinit+0xc>
 800c498:	f7ff ffc4 	bl	800c424 <global_stdio_init.part.0>
 800c49c:	e7f2      	b.n	800c484 <__sinit+0xc>
 800c49e:	bf00      	nop
 800c4a0:	0800c3e5 	.word	0x0800c3e5
 800c4a4:	200019e0 	.word	0x200019e0

0800c4a8 <_fwalk_sglue>:
 800c4a8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c4ac:	4607      	mov	r7, r0
 800c4ae:	4688      	mov	r8, r1
 800c4b0:	4614      	mov	r4, r2
 800c4b2:	2600      	movs	r6, #0
 800c4b4:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800c4b8:	f1b9 0901 	subs.w	r9, r9, #1
 800c4bc:	d505      	bpl.n	800c4ca <_fwalk_sglue+0x22>
 800c4be:	6824      	ldr	r4, [r4, #0]
 800c4c0:	2c00      	cmp	r4, #0
 800c4c2:	d1f7      	bne.n	800c4b4 <_fwalk_sglue+0xc>
 800c4c4:	4630      	mov	r0, r6
 800c4c6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c4ca:	89ab      	ldrh	r3, [r5, #12]
 800c4cc:	2b01      	cmp	r3, #1
 800c4ce:	d907      	bls.n	800c4e0 <_fwalk_sglue+0x38>
 800c4d0:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800c4d4:	3301      	adds	r3, #1
 800c4d6:	d003      	beq.n	800c4e0 <_fwalk_sglue+0x38>
 800c4d8:	4629      	mov	r1, r5
 800c4da:	4638      	mov	r0, r7
 800c4dc:	47c0      	blx	r8
 800c4de:	4306      	orrs	r6, r0
 800c4e0:	3568      	adds	r5, #104	@ 0x68
 800c4e2:	e7e9      	b.n	800c4b8 <_fwalk_sglue+0x10>

0800c4e4 <sniprintf>:
 800c4e4:	b40c      	push	{r2, r3}
 800c4e6:	b530      	push	{r4, r5, lr}
 800c4e8:	4b18      	ldr	r3, [pc, #96]	@ (800c54c <sniprintf+0x68>)
 800c4ea:	1e0c      	subs	r4, r1, #0
 800c4ec:	681d      	ldr	r5, [r3, #0]
 800c4ee:	b09d      	sub	sp, #116	@ 0x74
 800c4f0:	da08      	bge.n	800c504 <sniprintf+0x20>
 800c4f2:	238b      	movs	r3, #139	@ 0x8b
 800c4f4:	602b      	str	r3, [r5, #0]
 800c4f6:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800c4fa:	b01d      	add	sp, #116	@ 0x74
 800c4fc:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800c500:	b002      	add	sp, #8
 800c502:	4770      	bx	lr
 800c504:	f44f 7302 	mov.w	r3, #520	@ 0x208
 800c508:	f8ad 3014 	strh.w	r3, [sp, #20]
 800c50c:	f04f 0300 	mov.w	r3, #0
 800c510:	931b      	str	r3, [sp, #108]	@ 0x6c
 800c512:	bf14      	ite	ne
 800c514:	f104 33ff 	addne.w	r3, r4, #4294967295	@ 0xffffffff
 800c518:	4623      	moveq	r3, r4
 800c51a:	9304      	str	r3, [sp, #16]
 800c51c:	9307      	str	r3, [sp, #28]
 800c51e:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800c522:	9002      	str	r0, [sp, #8]
 800c524:	9006      	str	r0, [sp, #24]
 800c526:	f8ad 3016 	strh.w	r3, [sp, #22]
 800c52a:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800c52c:	ab21      	add	r3, sp, #132	@ 0x84
 800c52e:	a902      	add	r1, sp, #8
 800c530:	4628      	mov	r0, r5
 800c532:	9301      	str	r3, [sp, #4]
 800c534:	f002 fc1e 	bl	800ed74 <_svfiprintf_r>
 800c538:	1c43      	adds	r3, r0, #1
 800c53a:	bfbc      	itt	lt
 800c53c:	238b      	movlt	r3, #139	@ 0x8b
 800c53e:	602b      	strlt	r3, [r5, #0]
 800c540:	2c00      	cmp	r4, #0
 800c542:	d0da      	beq.n	800c4fa <sniprintf+0x16>
 800c544:	9b02      	ldr	r3, [sp, #8]
 800c546:	2200      	movs	r2, #0
 800c548:	701a      	strb	r2, [r3, #0]
 800c54a:	e7d6      	b.n	800c4fa <sniprintf+0x16>
 800c54c:	20000218 	.word	0x20000218

0800c550 <siprintf>:
 800c550:	b40e      	push	{r1, r2, r3}
 800c552:	b510      	push	{r4, lr}
 800c554:	b09d      	sub	sp, #116	@ 0x74
 800c556:	ab1f      	add	r3, sp, #124	@ 0x7c
 800c558:	9002      	str	r0, [sp, #8]
 800c55a:	9006      	str	r0, [sp, #24]
 800c55c:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800c560:	480a      	ldr	r0, [pc, #40]	@ (800c58c <siprintf+0x3c>)
 800c562:	9107      	str	r1, [sp, #28]
 800c564:	9104      	str	r1, [sp, #16]
 800c566:	490a      	ldr	r1, [pc, #40]	@ (800c590 <siprintf+0x40>)
 800c568:	f853 2b04 	ldr.w	r2, [r3], #4
 800c56c:	9105      	str	r1, [sp, #20]
 800c56e:	2400      	movs	r4, #0
 800c570:	a902      	add	r1, sp, #8
 800c572:	6800      	ldr	r0, [r0, #0]
 800c574:	9301      	str	r3, [sp, #4]
 800c576:	941b      	str	r4, [sp, #108]	@ 0x6c
 800c578:	f002 fbfc 	bl	800ed74 <_svfiprintf_r>
 800c57c:	9b02      	ldr	r3, [sp, #8]
 800c57e:	701c      	strb	r4, [r3, #0]
 800c580:	b01d      	add	sp, #116	@ 0x74
 800c582:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800c586:	b003      	add	sp, #12
 800c588:	4770      	bx	lr
 800c58a:	bf00      	nop
 800c58c:	20000218 	.word	0x20000218
 800c590:	ffff0208 	.word	0xffff0208

0800c594 <siscanf>:
 800c594:	b40e      	push	{r1, r2, r3}
 800c596:	b570      	push	{r4, r5, r6, lr}
 800c598:	b09d      	sub	sp, #116	@ 0x74
 800c59a:	ac21      	add	r4, sp, #132	@ 0x84
 800c59c:	2500      	movs	r5, #0
 800c59e:	f44f 7201 	mov.w	r2, #516	@ 0x204
 800c5a2:	f854 6b04 	ldr.w	r6, [r4], #4
 800c5a6:	f8ad 2014 	strh.w	r2, [sp, #20]
 800c5aa:	951b      	str	r5, [sp, #108]	@ 0x6c
 800c5ac:	9002      	str	r0, [sp, #8]
 800c5ae:	9006      	str	r0, [sp, #24]
 800c5b0:	f7f3 fe66 	bl	8000280 <strlen>
 800c5b4:	4b0b      	ldr	r3, [pc, #44]	@ (800c5e4 <siscanf+0x50>)
 800c5b6:	9003      	str	r0, [sp, #12]
 800c5b8:	9007      	str	r0, [sp, #28]
 800c5ba:	480b      	ldr	r0, [pc, #44]	@ (800c5e8 <siscanf+0x54>)
 800c5bc:	930b      	str	r3, [sp, #44]	@ 0x2c
 800c5be:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800c5c2:	f8ad 3016 	strh.w	r3, [sp, #22]
 800c5c6:	4632      	mov	r2, r6
 800c5c8:	4623      	mov	r3, r4
 800c5ca:	a902      	add	r1, sp, #8
 800c5cc:	6800      	ldr	r0, [r0, #0]
 800c5ce:	950f      	str	r5, [sp, #60]	@ 0x3c
 800c5d0:	9514      	str	r5, [sp, #80]	@ 0x50
 800c5d2:	9401      	str	r4, [sp, #4]
 800c5d4:	f002 fd24 	bl	800f020 <__ssvfiscanf_r>
 800c5d8:	b01d      	add	sp, #116	@ 0x74
 800c5da:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800c5de:	b003      	add	sp, #12
 800c5e0:	4770      	bx	lr
 800c5e2:	bf00      	nop
 800c5e4:	0800c60f 	.word	0x0800c60f
 800c5e8:	20000218 	.word	0x20000218

0800c5ec <__sread>:
 800c5ec:	b510      	push	{r4, lr}
 800c5ee:	460c      	mov	r4, r1
 800c5f0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c5f4:	f000 f884 	bl	800c700 <_read_r>
 800c5f8:	2800      	cmp	r0, #0
 800c5fa:	bfab      	itete	ge
 800c5fc:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800c5fe:	89a3      	ldrhlt	r3, [r4, #12]
 800c600:	181b      	addge	r3, r3, r0
 800c602:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800c606:	bfac      	ite	ge
 800c608:	6563      	strge	r3, [r4, #84]	@ 0x54
 800c60a:	81a3      	strhlt	r3, [r4, #12]
 800c60c:	bd10      	pop	{r4, pc}

0800c60e <__seofread>:
 800c60e:	2000      	movs	r0, #0
 800c610:	4770      	bx	lr

0800c612 <__swrite>:
 800c612:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c616:	461f      	mov	r7, r3
 800c618:	898b      	ldrh	r3, [r1, #12]
 800c61a:	05db      	lsls	r3, r3, #23
 800c61c:	4605      	mov	r5, r0
 800c61e:	460c      	mov	r4, r1
 800c620:	4616      	mov	r6, r2
 800c622:	d505      	bpl.n	800c630 <__swrite+0x1e>
 800c624:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c628:	2302      	movs	r3, #2
 800c62a:	2200      	movs	r2, #0
 800c62c:	f000 f856 	bl	800c6dc <_lseek_r>
 800c630:	89a3      	ldrh	r3, [r4, #12]
 800c632:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800c636:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800c63a:	81a3      	strh	r3, [r4, #12]
 800c63c:	4632      	mov	r2, r6
 800c63e:	463b      	mov	r3, r7
 800c640:	4628      	mov	r0, r5
 800c642:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800c646:	f000 b86d 	b.w	800c724 <_write_r>

0800c64a <__sseek>:
 800c64a:	b510      	push	{r4, lr}
 800c64c:	460c      	mov	r4, r1
 800c64e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c652:	f000 f843 	bl	800c6dc <_lseek_r>
 800c656:	1c43      	adds	r3, r0, #1
 800c658:	89a3      	ldrh	r3, [r4, #12]
 800c65a:	bf15      	itete	ne
 800c65c:	6560      	strne	r0, [r4, #84]	@ 0x54
 800c65e:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800c662:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800c666:	81a3      	strheq	r3, [r4, #12]
 800c668:	bf18      	it	ne
 800c66a:	81a3      	strhne	r3, [r4, #12]
 800c66c:	bd10      	pop	{r4, pc}

0800c66e <__sclose>:
 800c66e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c672:	f000 b823 	b.w	800c6bc <_close_r>

0800c676 <memset>:
 800c676:	4402      	add	r2, r0
 800c678:	4603      	mov	r3, r0
 800c67a:	4293      	cmp	r3, r2
 800c67c:	d100      	bne.n	800c680 <memset+0xa>
 800c67e:	4770      	bx	lr
 800c680:	f803 1b01 	strb.w	r1, [r3], #1
 800c684:	e7f9      	b.n	800c67a <memset+0x4>

0800c686 <strstr>:
 800c686:	780a      	ldrb	r2, [r1, #0]
 800c688:	b570      	push	{r4, r5, r6, lr}
 800c68a:	b96a      	cbnz	r2, 800c6a8 <strstr+0x22>
 800c68c:	bd70      	pop	{r4, r5, r6, pc}
 800c68e:	429a      	cmp	r2, r3
 800c690:	d109      	bne.n	800c6a6 <strstr+0x20>
 800c692:	460c      	mov	r4, r1
 800c694:	4605      	mov	r5, r0
 800c696:	f814 3f01 	ldrb.w	r3, [r4, #1]!
 800c69a:	2b00      	cmp	r3, #0
 800c69c:	d0f6      	beq.n	800c68c <strstr+0x6>
 800c69e:	f815 6f01 	ldrb.w	r6, [r5, #1]!
 800c6a2:	429e      	cmp	r6, r3
 800c6a4:	d0f7      	beq.n	800c696 <strstr+0x10>
 800c6a6:	3001      	adds	r0, #1
 800c6a8:	7803      	ldrb	r3, [r0, #0]
 800c6aa:	2b00      	cmp	r3, #0
 800c6ac:	d1ef      	bne.n	800c68e <strstr+0x8>
 800c6ae:	4618      	mov	r0, r3
 800c6b0:	e7ec      	b.n	800c68c <strstr+0x6>
	...

0800c6b4 <_localeconv_r>:
 800c6b4:	4800      	ldr	r0, [pc, #0]	@ (800c6b8 <_localeconv_r+0x4>)
 800c6b6:	4770      	bx	lr
 800c6b8:	20000358 	.word	0x20000358

0800c6bc <_close_r>:
 800c6bc:	b538      	push	{r3, r4, r5, lr}
 800c6be:	4d06      	ldr	r5, [pc, #24]	@ (800c6d8 <_close_r+0x1c>)
 800c6c0:	2300      	movs	r3, #0
 800c6c2:	4604      	mov	r4, r0
 800c6c4:	4608      	mov	r0, r1
 800c6c6:	602b      	str	r3, [r5, #0]
 800c6c8:	f7f5 f810 	bl	80016ec <_close>
 800c6cc:	1c43      	adds	r3, r0, #1
 800c6ce:	d102      	bne.n	800c6d6 <_close_r+0x1a>
 800c6d0:	682b      	ldr	r3, [r5, #0]
 800c6d2:	b103      	cbz	r3, 800c6d6 <_close_r+0x1a>
 800c6d4:	6023      	str	r3, [r4, #0]
 800c6d6:	bd38      	pop	{r3, r4, r5, pc}
 800c6d8:	200019e4 	.word	0x200019e4

0800c6dc <_lseek_r>:
 800c6dc:	b538      	push	{r3, r4, r5, lr}
 800c6de:	4d07      	ldr	r5, [pc, #28]	@ (800c6fc <_lseek_r+0x20>)
 800c6e0:	4604      	mov	r4, r0
 800c6e2:	4608      	mov	r0, r1
 800c6e4:	4611      	mov	r1, r2
 800c6e6:	2200      	movs	r2, #0
 800c6e8:	602a      	str	r2, [r5, #0]
 800c6ea:	461a      	mov	r2, r3
 800c6ec:	f7f5 f825 	bl	800173a <_lseek>
 800c6f0:	1c43      	adds	r3, r0, #1
 800c6f2:	d102      	bne.n	800c6fa <_lseek_r+0x1e>
 800c6f4:	682b      	ldr	r3, [r5, #0]
 800c6f6:	b103      	cbz	r3, 800c6fa <_lseek_r+0x1e>
 800c6f8:	6023      	str	r3, [r4, #0]
 800c6fa:	bd38      	pop	{r3, r4, r5, pc}
 800c6fc:	200019e4 	.word	0x200019e4

0800c700 <_read_r>:
 800c700:	b538      	push	{r3, r4, r5, lr}
 800c702:	4d07      	ldr	r5, [pc, #28]	@ (800c720 <_read_r+0x20>)
 800c704:	4604      	mov	r4, r0
 800c706:	4608      	mov	r0, r1
 800c708:	4611      	mov	r1, r2
 800c70a:	2200      	movs	r2, #0
 800c70c:	602a      	str	r2, [r5, #0]
 800c70e:	461a      	mov	r2, r3
 800c710:	f7f4 ffb3 	bl	800167a <_read>
 800c714:	1c43      	adds	r3, r0, #1
 800c716:	d102      	bne.n	800c71e <_read_r+0x1e>
 800c718:	682b      	ldr	r3, [r5, #0]
 800c71a:	b103      	cbz	r3, 800c71e <_read_r+0x1e>
 800c71c:	6023      	str	r3, [r4, #0]
 800c71e:	bd38      	pop	{r3, r4, r5, pc}
 800c720:	200019e4 	.word	0x200019e4

0800c724 <_write_r>:
 800c724:	b538      	push	{r3, r4, r5, lr}
 800c726:	4d07      	ldr	r5, [pc, #28]	@ (800c744 <_write_r+0x20>)
 800c728:	4604      	mov	r4, r0
 800c72a:	4608      	mov	r0, r1
 800c72c:	4611      	mov	r1, r2
 800c72e:	2200      	movs	r2, #0
 800c730:	602a      	str	r2, [r5, #0]
 800c732:	461a      	mov	r2, r3
 800c734:	f7f4 ffbe 	bl	80016b4 <_write>
 800c738:	1c43      	adds	r3, r0, #1
 800c73a:	d102      	bne.n	800c742 <_write_r+0x1e>
 800c73c:	682b      	ldr	r3, [r5, #0]
 800c73e:	b103      	cbz	r3, 800c742 <_write_r+0x1e>
 800c740:	6023      	str	r3, [r4, #0]
 800c742:	bd38      	pop	{r3, r4, r5, pc}
 800c744:	200019e4 	.word	0x200019e4

0800c748 <__errno>:
 800c748:	4b01      	ldr	r3, [pc, #4]	@ (800c750 <__errno+0x8>)
 800c74a:	6818      	ldr	r0, [r3, #0]
 800c74c:	4770      	bx	lr
 800c74e:	bf00      	nop
 800c750:	20000218 	.word	0x20000218

0800c754 <__libc_init_array>:
 800c754:	b570      	push	{r4, r5, r6, lr}
 800c756:	4d0d      	ldr	r5, [pc, #52]	@ (800c78c <__libc_init_array+0x38>)
 800c758:	4c0d      	ldr	r4, [pc, #52]	@ (800c790 <__libc_init_array+0x3c>)
 800c75a:	1b64      	subs	r4, r4, r5
 800c75c:	10a4      	asrs	r4, r4, #2
 800c75e:	2600      	movs	r6, #0
 800c760:	42a6      	cmp	r6, r4
 800c762:	d109      	bne.n	800c778 <__libc_init_array+0x24>
 800c764:	4d0b      	ldr	r5, [pc, #44]	@ (800c794 <__libc_init_array+0x40>)
 800c766:	4c0c      	ldr	r4, [pc, #48]	@ (800c798 <__libc_init_array+0x44>)
 800c768:	f003 ffd0 	bl	801070c <_init>
 800c76c:	1b64      	subs	r4, r4, r5
 800c76e:	10a4      	asrs	r4, r4, #2
 800c770:	2600      	movs	r6, #0
 800c772:	42a6      	cmp	r6, r4
 800c774:	d105      	bne.n	800c782 <__libc_init_array+0x2e>
 800c776:	bd70      	pop	{r4, r5, r6, pc}
 800c778:	f855 3b04 	ldr.w	r3, [r5], #4
 800c77c:	4798      	blx	r3
 800c77e:	3601      	adds	r6, #1
 800c780:	e7ee      	b.n	800c760 <__libc_init_array+0xc>
 800c782:	f855 3b04 	ldr.w	r3, [r5], #4
 800c786:	4798      	blx	r3
 800c788:	3601      	adds	r6, #1
 800c78a:	e7f2      	b.n	800c772 <__libc_init_array+0x1e>
 800c78c:	08010cf4 	.word	0x08010cf4
 800c790:	08010cf4 	.word	0x08010cf4
 800c794:	08010cf4 	.word	0x08010cf4
 800c798:	08010cf8 	.word	0x08010cf8

0800c79c <__retarget_lock_init_recursive>:
 800c79c:	4770      	bx	lr

0800c79e <__retarget_lock_acquire_recursive>:
 800c79e:	4770      	bx	lr

0800c7a0 <__retarget_lock_release_recursive>:
 800c7a0:	4770      	bx	lr
	...

0800c7a4 <nanf>:
 800c7a4:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 800c7ac <nanf+0x8>
 800c7a8:	4770      	bx	lr
 800c7aa:	bf00      	nop
 800c7ac:	7fc00000 	.word	0x7fc00000

0800c7b0 <quorem>:
 800c7b0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c7b4:	6903      	ldr	r3, [r0, #16]
 800c7b6:	690c      	ldr	r4, [r1, #16]
 800c7b8:	42a3      	cmp	r3, r4
 800c7ba:	4607      	mov	r7, r0
 800c7bc:	db7e      	blt.n	800c8bc <quorem+0x10c>
 800c7be:	3c01      	subs	r4, #1
 800c7c0:	f101 0814 	add.w	r8, r1, #20
 800c7c4:	00a3      	lsls	r3, r4, #2
 800c7c6:	f100 0514 	add.w	r5, r0, #20
 800c7ca:	9300      	str	r3, [sp, #0]
 800c7cc:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800c7d0:	9301      	str	r3, [sp, #4]
 800c7d2:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800c7d6:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800c7da:	3301      	adds	r3, #1
 800c7dc:	429a      	cmp	r2, r3
 800c7de:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800c7e2:	fbb2 f6f3 	udiv	r6, r2, r3
 800c7e6:	d32e      	bcc.n	800c846 <quorem+0x96>
 800c7e8:	f04f 0a00 	mov.w	sl, #0
 800c7ec:	46c4      	mov	ip, r8
 800c7ee:	46ae      	mov	lr, r5
 800c7f0:	46d3      	mov	fp, sl
 800c7f2:	f85c 3b04 	ldr.w	r3, [ip], #4
 800c7f6:	b298      	uxth	r0, r3
 800c7f8:	fb06 a000 	mla	r0, r6, r0, sl
 800c7fc:	0c02      	lsrs	r2, r0, #16
 800c7fe:	0c1b      	lsrs	r3, r3, #16
 800c800:	fb06 2303 	mla	r3, r6, r3, r2
 800c804:	f8de 2000 	ldr.w	r2, [lr]
 800c808:	b280      	uxth	r0, r0
 800c80a:	b292      	uxth	r2, r2
 800c80c:	1a12      	subs	r2, r2, r0
 800c80e:	445a      	add	r2, fp
 800c810:	f8de 0000 	ldr.w	r0, [lr]
 800c814:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800c818:	b29b      	uxth	r3, r3
 800c81a:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800c81e:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800c822:	b292      	uxth	r2, r2
 800c824:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800c828:	45e1      	cmp	r9, ip
 800c82a:	f84e 2b04 	str.w	r2, [lr], #4
 800c82e:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800c832:	d2de      	bcs.n	800c7f2 <quorem+0x42>
 800c834:	9b00      	ldr	r3, [sp, #0]
 800c836:	58eb      	ldr	r3, [r5, r3]
 800c838:	b92b      	cbnz	r3, 800c846 <quorem+0x96>
 800c83a:	9b01      	ldr	r3, [sp, #4]
 800c83c:	3b04      	subs	r3, #4
 800c83e:	429d      	cmp	r5, r3
 800c840:	461a      	mov	r2, r3
 800c842:	d32f      	bcc.n	800c8a4 <quorem+0xf4>
 800c844:	613c      	str	r4, [r7, #16]
 800c846:	4638      	mov	r0, r7
 800c848:	f001 f9c6 	bl	800dbd8 <__mcmp>
 800c84c:	2800      	cmp	r0, #0
 800c84e:	db25      	blt.n	800c89c <quorem+0xec>
 800c850:	4629      	mov	r1, r5
 800c852:	2000      	movs	r0, #0
 800c854:	f858 2b04 	ldr.w	r2, [r8], #4
 800c858:	f8d1 c000 	ldr.w	ip, [r1]
 800c85c:	fa1f fe82 	uxth.w	lr, r2
 800c860:	fa1f f38c 	uxth.w	r3, ip
 800c864:	eba3 030e 	sub.w	r3, r3, lr
 800c868:	4403      	add	r3, r0
 800c86a:	0c12      	lsrs	r2, r2, #16
 800c86c:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800c870:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800c874:	b29b      	uxth	r3, r3
 800c876:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800c87a:	45c1      	cmp	r9, r8
 800c87c:	f841 3b04 	str.w	r3, [r1], #4
 800c880:	ea4f 4022 	mov.w	r0, r2, asr #16
 800c884:	d2e6      	bcs.n	800c854 <quorem+0xa4>
 800c886:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800c88a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800c88e:	b922      	cbnz	r2, 800c89a <quorem+0xea>
 800c890:	3b04      	subs	r3, #4
 800c892:	429d      	cmp	r5, r3
 800c894:	461a      	mov	r2, r3
 800c896:	d30b      	bcc.n	800c8b0 <quorem+0x100>
 800c898:	613c      	str	r4, [r7, #16]
 800c89a:	3601      	adds	r6, #1
 800c89c:	4630      	mov	r0, r6
 800c89e:	b003      	add	sp, #12
 800c8a0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c8a4:	6812      	ldr	r2, [r2, #0]
 800c8a6:	3b04      	subs	r3, #4
 800c8a8:	2a00      	cmp	r2, #0
 800c8aa:	d1cb      	bne.n	800c844 <quorem+0x94>
 800c8ac:	3c01      	subs	r4, #1
 800c8ae:	e7c6      	b.n	800c83e <quorem+0x8e>
 800c8b0:	6812      	ldr	r2, [r2, #0]
 800c8b2:	3b04      	subs	r3, #4
 800c8b4:	2a00      	cmp	r2, #0
 800c8b6:	d1ef      	bne.n	800c898 <quorem+0xe8>
 800c8b8:	3c01      	subs	r4, #1
 800c8ba:	e7ea      	b.n	800c892 <quorem+0xe2>
 800c8bc:	2000      	movs	r0, #0
 800c8be:	e7ee      	b.n	800c89e <quorem+0xee>

0800c8c0 <_dtoa_r>:
 800c8c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c8c4:	69c7      	ldr	r7, [r0, #28]
 800c8c6:	b097      	sub	sp, #92	@ 0x5c
 800c8c8:	ed8d 0b04 	vstr	d0, [sp, #16]
 800c8cc:	ec55 4b10 	vmov	r4, r5, d0
 800c8d0:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 800c8d2:	9107      	str	r1, [sp, #28]
 800c8d4:	4681      	mov	r9, r0
 800c8d6:	920c      	str	r2, [sp, #48]	@ 0x30
 800c8d8:	9311      	str	r3, [sp, #68]	@ 0x44
 800c8da:	b97f      	cbnz	r7, 800c8fc <_dtoa_r+0x3c>
 800c8dc:	2010      	movs	r0, #16
 800c8de:	f000 fe09 	bl	800d4f4 <malloc>
 800c8e2:	4602      	mov	r2, r0
 800c8e4:	f8c9 001c 	str.w	r0, [r9, #28]
 800c8e8:	b920      	cbnz	r0, 800c8f4 <_dtoa_r+0x34>
 800c8ea:	4ba9      	ldr	r3, [pc, #676]	@ (800cb90 <_dtoa_r+0x2d0>)
 800c8ec:	21ef      	movs	r1, #239	@ 0xef
 800c8ee:	48a9      	ldr	r0, [pc, #676]	@ (800cb94 <_dtoa_r+0x2d4>)
 800c8f0:	f002 ffce 	bl	800f890 <__assert_func>
 800c8f4:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800c8f8:	6007      	str	r7, [r0, #0]
 800c8fa:	60c7      	str	r7, [r0, #12]
 800c8fc:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800c900:	6819      	ldr	r1, [r3, #0]
 800c902:	b159      	cbz	r1, 800c91c <_dtoa_r+0x5c>
 800c904:	685a      	ldr	r2, [r3, #4]
 800c906:	604a      	str	r2, [r1, #4]
 800c908:	2301      	movs	r3, #1
 800c90a:	4093      	lsls	r3, r2
 800c90c:	608b      	str	r3, [r1, #8]
 800c90e:	4648      	mov	r0, r9
 800c910:	f000 fee6 	bl	800d6e0 <_Bfree>
 800c914:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800c918:	2200      	movs	r2, #0
 800c91a:	601a      	str	r2, [r3, #0]
 800c91c:	1e2b      	subs	r3, r5, #0
 800c91e:	bfb9      	ittee	lt
 800c920:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800c924:	9305      	strlt	r3, [sp, #20]
 800c926:	2300      	movge	r3, #0
 800c928:	6033      	strge	r3, [r6, #0]
 800c92a:	9f05      	ldr	r7, [sp, #20]
 800c92c:	4b9a      	ldr	r3, [pc, #616]	@ (800cb98 <_dtoa_r+0x2d8>)
 800c92e:	bfbc      	itt	lt
 800c930:	2201      	movlt	r2, #1
 800c932:	6032      	strlt	r2, [r6, #0]
 800c934:	43bb      	bics	r3, r7
 800c936:	d112      	bne.n	800c95e <_dtoa_r+0x9e>
 800c938:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800c93a:	f242 730f 	movw	r3, #9999	@ 0x270f
 800c93e:	6013      	str	r3, [r2, #0]
 800c940:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800c944:	4323      	orrs	r3, r4
 800c946:	f000 855a 	beq.w	800d3fe <_dtoa_r+0xb3e>
 800c94a:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800c94c:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 800cbac <_dtoa_r+0x2ec>
 800c950:	2b00      	cmp	r3, #0
 800c952:	f000 855c 	beq.w	800d40e <_dtoa_r+0xb4e>
 800c956:	f10a 0303 	add.w	r3, sl, #3
 800c95a:	f000 bd56 	b.w	800d40a <_dtoa_r+0xb4a>
 800c95e:	ed9d 7b04 	vldr	d7, [sp, #16]
 800c962:	2200      	movs	r2, #0
 800c964:	ec51 0b17 	vmov	r0, r1, d7
 800c968:	2300      	movs	r3, #0
 800c96a:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 800c96e:	f7f4 f8b3 	bl	8000ad8 <__aeabi_dcmpeq>
 800c972:	4680      	mov	r8, r0
 800c974:	b158      	cbz	r0, 800c98e <_dtoa_r+0xce>
 800c976:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800c978:	2301      	movs	r3, #1
 800c97a:	6013      	str	r3, [r2, #0]
 800c97c:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800c97e:	b113      	cbz	r3, 800c986 <_dtoa_r+0xc6>
 800c980:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800c982:	4b86      	ldr	r3, [pc, #536]	@ (800cb9c <_dtoa_r+0x2dc>)
 800c984:	6013      	str	r3, [r2, #0]
 800c986:	f8df a228 	ldr.w	sl, [pc, #552]	@ 800cbb0 <_dtoa_r+0x2f0>
 800c98a:	f000 bd40 	b.w	800d40e <_dtoa_r+0xb4e>
 800c98e:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 800c992:	aa14      	add	r2, sp, #80	@ 0x50
 800c994:	a915      	add	r1, sp, #84	@ 0x54
 800c996:	4648      	mov	r0, r9
 800c998:	f001 fa3e 	bl	800de18 <__d2b>
 800c99c:	f3c7 560a 	ubfx	r6, r7, #20, #11
 800c9a0:	9002      	str	r0, [sp, #8]
 800c9a2:	2e00      	cmp	r6, #0
 800c9a4:	d078      	beq.n	800ca98 <_dtoa_r+0x1d8>
 800c9a6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800c9a8:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 800c9ac:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800c9b0:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800c9b4:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 800c9b8:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800c9bc:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 800c9c0:	4619      	mov	r1, r3
 800c9c2:	2200      	movs	r2, #0
 800c9c4:	4b76      	ldr	r3, [pc, #472]	@ (800cba0 <_dtoa_r+0x2e0>)
 800c9c6:	f7f3 fc67 	bl	8000298 <__aeabi_dsub>
 800c9ca:	a36b      	add	r3, pc, #428	@ (adr r3, 800cb78 <_dtoa_r+0x2b8>)
 800c9cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c9d0:	f7f3 fe1a 	bl	8000608 <__aeabi_dmul>
 800c9d4:	a36a      	add	r3, pc, #424	@ (adr r3, 800cb80 <_dtoa_r+0x2c0>)
 800c9d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c9da:	f7f3 fc5f 	bl	800029c <__adddf3>
 800c9de:	4604      	mov	r4, r0
 800c9e0:	4630      	mov	r0, r6
 800c9e2:	460d      	mov	r5, r1
 800c9e4:	f7f3 fda6 	bl	8000534 <__aeabi_i2d>
 800c9e8:	a367      	add	r3, pc, #412	@ (adr r3, 800cb88 <_dtoa_r+0x2c8>)
 800c9ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c9ee:	f7f3 fe0b 	bl	8000608 <__aeabi_dmul>
 800c9f2:	4602      	mov	r2, r0
 800c9f4:	460b      	mov	r3, r1
 800c9f6:	4620      	mov	r0, r4
 800c9f8:	4629      	mov	r1, r5
 800c9fa:	f7f3 fc4f 	bl	800029c <__adddf3>
 800c9fe:	4604      	mov	r4, r0
 800ca00:	460d      	mov	r5, r1
 800ca02:	f7f4 f8b1 	bl	8000b68 <__aeabi_d2iz>
 800ca06:	2200      	movs	r2, #0
 800ca08:	4607      	mov	r7, r0
 800ca0a:	2300      	movs	r3, #0
 800ca0c:	4620      	mov	r0, r4
 800ca0e:	4629      	mov	r1, r5
 800ca10:	f7f4 f86c 	bl	8000aec <__aeabi_dcmplt>
 800ca14:	b140      	cbz	r0, 800ca28 <_dtoa_r+0x168>
 800ca16:	4638      	mov	r0, r7
 800ca18:	f7f3 fd8c 	bl	8000534 <__aeabi_i2d>
 800ca1c:	4622      	mov	r2, r4
 800ca1e:	462b      	mov	r3, r5
 800ca20:	f7f4 f85a 	bl	8000ad8 <__aeabi_dcmpeq>
 800ca24:	b900      	cbnz	r0, 800ca28 <_dtoa_r+0x168>
 800ca26:	3f01      	subs	r7, #1
 800ca28:	2f16      	cmp	r7, #22
 800ca2a:	d852      	bhi.n	800cad2 <_dtoa_r+0x212>
 800ca2c:	4b5d      	ldr	r3, [pc, #372]	@ (800cba4 <_dtoa_r+0x2e4>)
 800ca2e:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800ca32:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ca36:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800ca3a:	f7f4 f857 	bl	8000aec <__aeabi_dcmplt>
 800ca3e:	2800      	cmp	r0, #0
 800ca40:	d049      	beq.n	800cad6 <_dtoa_r+0x216>
 800ca42:	3f01      	subs	r7, #1
 800ca44:	2300      	movs	r3, #0
 800ca46:	9310      	str	r3, [sp, #64]	@ 0x40
 800ca48:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800ca4a:	1b9b      	subs	r3, r3, r6
 800ca4c:	1e5a      	subs	r2, r3, #1
 800ca4e:	bf45      	ittet	mi
 800ca50:	f1c3 0301 	rsbmi	r3, r3, #1
 800ca54:	9300      	strmi	r3, [sp, #0]
 800ca56:	2300      	movpl	r3, #0
 800ca58:	2300      	movmi	r3, #0
 800ca5a:	9206      	str	r2, [sp, #24]
 800ca5c:	bf54      	ite	pl
 800ca5e:	9300      	strpl	r3, [sp, #0]
 800ca60:	9306      	strmi	r3, [sp, #24]
 800ca62:	2f00      	cmp	r7, #0
 800ca64:	db39      	blt.n	800cada <_dtoa_r+0x21a>
 800ca66:	9b06      	ldr	r3, [sp, #24]
 800ca68:	970d      	str	r7, [sp, #52]	@ 0x34
 800ca6a:	443b      	add	r3, r7
 800ca6c:	9306      	str	r3, [sp, #24]
 800ca6e:	2300      	movs	r3, #0
 800ca70:	9308      	str	r3, [sp, #32]
 800ca72:	9b07      	ldr	r3, [sp, #28]
 800ca74:	2b09      	cmp	r3, #9
 800ca76:	d863      	bhi.n	800cb40 <_dtoa_r+0x280>
 800ca78:	2b05      	cmp	r3, #5
 800ca7a:	bfc4      	itt	gt
 800ca7c:	3b04      	subgt	r3, #4
 800ca7e:	9307      	strgt	r3, [sp, #28]
 800ca80:	9b07      	ldr	r3, [sp, #28]
 800ca82:	f1a3 0302 	sub.w	r3, r3, #2
 800ca86:	bfcc      	ite	gt
 800ca88:	2400      	movgt	r4, #0
 800ca8a:	2401      	movle	r4, #1
 800ca8c:	2b03      	cmp	r3, #3
 800ca8e:	d863      	bhi.n	800cb58 <_dtoa_r+0x298>
 800ca90:	e8df f003 	tbb	[pc, r3]
 800ca94:	2b375452 	.word	0x2b375452
 800ca98:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 800ca9c:	441e      	add	r6, r3
 800ca9e:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800caa2:	2b20      	cmp	r3, #32
 800caa4:	bfc1      	itttt	gt
 800caa6:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800caaa:	409f      	lslgt	r7, r3
 800caac:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800cab0:	fa24 f303 	lsrgt.w	r3, r4, r3
 800cab4:	bfd6      	itet	le
 800cab6:	f1c3 0320 	rsble	r3, r3, #32
 800caba:	ea47 0003 	orrgt.w	r0, r7, r3
 800cabe:	fa04 f003 	lslle.w	r0, r4, r3
 800cac2:	f7f3 fd27 	bl	8000514 <__aeabi_ui2d>
 800cac6:	2201      	movs	r2, #1
 800cac8:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800cacc:	3e01      	subs	r6, #1
 800cace:	9212      	str	r2, [sp, #72]	@ 0x48
 800cad0:	e776      	b.n	800c9c0 <_dtoa_r+0x100>
 800cad2:	2301      	movs	r3, #1
 800cad4:	e7b7      	b.n	800ca46 <_dtoa_r+0x186>
 800cad6:	9010      	str	r0, [sp, #64]	@ 0x40
 800cad8:	e7b6      	b.n	800ca48 <_dtoa_r+0x188>
 800cada:	9b00      	ldr	r3, [sp, #0]
 800cadc:	1bdb      	subs	r3, r3, r7
 800cade:	9300      	str	r3, [sp, #0]
 800cae0:	427b      	negs	r3, r7
 800cae2:	9308      	str	r3, [sp, #32]
 800cae4:	2300      	movs	r3, #0
 800cae6:	930d      	str	r3, [sp, #52]	@ 0x34
 800cae8:	e7c3      	b.n	800ca72 <_dtoa_r+0x1b2>
 800caea:	2301      	movs	r3, #1
 800caec:	9309      	str	r3, [sp, #36]	@ 0x24
 800caee:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800caf0:	eb07 0b03 	add.w	fp, r7, r3
 800caf4:	f10b 0301 	add.w	r3, fp, #1
 800caf8:	2b01      	cmp	r3, #1
 800cafa:	9303      	str	r3, [sp, #12]
 800cafc:	bfb8      	it	lt
 800cafe:	2301      	movlt	r3, #1
 800cb00:	e006      	b.n	800cb10 <_dtoa_r+0x250>
 800cb02:	2301      	movs	r3, #1
 800cb04:	9309      	str	r3, [sp, #36]	@ 0x24
 800cb06:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800cb08:	2b00      	cmp	r3, #0
 800cb0a:	dd28      	ble.n	800cb5e <_dtoa_r+0x29e>
 800cb0c:	469b      	mov	fp, r3
 800cb0e:	9303      	str	r3, [sp, #12]
 800cb10:	f8d9 001c 	ldr.w	r0, [r9, #28]
 800cb14:	2100      	movs	r1, #0
 800cb16:	2204      	movs	r2, #4
 800cb18:	f102 0514 	add.w	r5, r2, #20
 800cb1c:	429d      	cmp	r5, r3
 800cb1e:	d926      	bls.n	800cb6e <_dtoa_r+0x2ae>
 800cb20:	6041      	str	r1, [r0, #4]
 800cb22:	4648      	mov	r0, r9
 800cb24:	f000 fd9c 	bl	800d660 <_Balloc>
 800cb28:	4682      	mov	sl, r0
 800cb2a:	2800      	cmp	r0, #0
 800cb2c:	d142      	bne.n	800cbb4 <_dtoa_r+0x2f4>
 800cb2e:	4b1e      	ldr	r3, [pc, #120]	@ (800cba8 <_dtoa_r+0x2e8>)
 800cb30:	4602      	mov	r2, r0
 800cb32:	f240 11af 	movw	r1, #431	@ 0x1af
 800cb36:	e6da      	b.n	800c8ee <_dtoa_r+0x2e>
 800cb38:	2300      	movs	r3, #0
 800cb3a:	e7e3      	b.n	800cb04 <_dtoa_r+0x244>
 800cb3c:	2300      	movs	r3, #0
 800cb3e:	e7d5      	b.n	800caec <_dtoa_r+0x22c>
 800cb40:	2401      	movs	r4, #1
 800cb42:	2300      	movs	r3, #0
 800cb44:	9307      	str	r3, [sp, #28]
 800cb46:	9409      	str	r4, [sp, #36]	@ 0x24
 800cb48:	f04f 3bff 	mov.w	fp, #4294967295	@ 0xffffffff
 800cb4c:	2200      	movs	r2, #0
 800cb4e:	f8cd b00c 	str.w	fp, [sp, #12]
 800cb52:	2312      	movs	r3, #18
 800cb54:	920c      	str	r2, [sp, #48]	@ 0x30
 800cb56:	e7db      	b.n	800cb10 <_dtoa_r+0x250>
 800cb58:	2301      	movs	r3, #1
 800cb5a:	9309      	str	r3, [sp, #36]	@ 0x24
 800cb5c:	e7f4      	b.n	800cb48 <_dtoa_r+0x288>
 800cb5e:	f04f 0b01 	mov.w	fp, #1
 800cb62:	f8cd b00c 	str.w	fp, [sp, #12]
 800cb66:	465b      	mov	r3, fp
 800cb68:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 800cb6c:	e7d0      	b.n	800cb10 <_dtoa_r+0x250>
 800cb6e:	3101      	adds	r1, #1
 800cb70:	0052      	lsls	r2, r2, #1
 800cb72:	e7d1      	b.n	800cb18 <_dtoa_r+0x258>
 800cb74:	f3af 8000 	nop.w
 800cb78:	636f4361 	.word	0x636f4361
 800cb7c:	3fd287a7 	.word	0x3fd287a7
 800cb80:	8b60c8b3 	.word	0x8b60c8b3
 800cb84:	3fc68a28 	.word	0x3fc68a28
 800cb88:	509f79fb 	.word	0x509f79fb
 800cb8c:	3fd34413 	.word	0x3fd34413
 800cb90:	080108ec 	.word	0x080108ec
 800cb94:	08010903 	.word	0x08010903
 800cb98:	7ff00000 	.word	0x7ff00000
 800cb9c:	080109ef 	.word	0x080109ef
 800cba0:	3ff80000 	.word	0x3ff80000
 800cba4:	08010ad0 	.word	0x08010ad0
 800cba8:	0801095b 	.word	0x0801095b
 800cbac:	080108e8 	.word	0x080108e8
 800cbb0:	080109ee 	.word	0x080109ee
 800cbb4:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800cbb8:	6018      	str	r0, [r3, #0]
 800cbba:	9b03      	ldr	r3, [sp, #12]
 800cbbc:	2b0e      	cmp	r3, #14
 800cbbe:	f200 80a1 	bhi.w	800cd04 <_dtoa_r+0x444>
 800cbc2:	2c00      	cmp	r4, #0
 800cbc4:	f000 809e 	beq.w	800cd04 <_dtoa_r+0x444>
 800cbc8:	2f00      	cmp	r7, #0
 800cbca:	dd33      	ble.n	800cc34 <_dtoa_r+0x374>
 800cbcc:	4b9c      	ldr	r3, [pc, #624]	@ (800ce40 <_dtoa_r+0x580>)
 800cbce:	f007 020f 	and.w	r2, r7, #15
 800cbd2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800cbd6:	ed93 7b00 	vldr	d7, [r3]
 800cbda:	05f8      	lsls	r0, r7, #23
 800cbdc:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 800cbe0:	ea4f 1427 	mov.w	r4, r7, asr #4
 800cbe4:	d516      	bpl.n	800cc14 <_dtoa_r+0x354>
 800cbe6:	4b97      	ldr	r3, [pc, #604]	@ (800ce44 <_dtoa_r+0x584>)
 800cbe8:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800cbec:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800cbf0:	f7f3 fe34 	bl	800085c <__aeabi_ddiv>
 800cbf4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800cbf8:	f004 040f 	and.w	r4, r4, #15
 800cbfc:	2603      	movs	r6, #3
 800cbfe:	4d91      	ldr	r5, [pc, #580]	@ (800ce44 <_dtoa_r+0x584>)
 800cc00:	b954      	cbnz	r4, 800cc18 <_dtoa_r+0x358>
 800cc02:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800cc06:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800cc0a:	f7f3 fe27 	bl	800085c <__aeabi_ddiv>
 800cc0e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800cc12:	e028      	b.n	800cc66 <_dtoa_r+0x3a6>
 800cc14:	2602      	movs	r6, #2
 800cc16:	e7f2      	b.n	800cbfe <_dtoa_r+0x33e>
 800cc18:	07e1      	lsls	r1, r4, #31
 800cc1a:	d508      	bpl.n	800cc2e <_dtoa_r+0x36e>
 800cc1c:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800cc20:	e9d5 2300 	ldrd	r2, r3, [r5]
 800cc24:	f7f3 fcf0 	bl	8000608 <__aeabi_dmul>
 800cc28:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800cc2c:	3601      	adds	r6, #1
 800cc2e:	1064      	asrs	r4, r4, #1
 800cc30:	3508      	adds	r5, #8
 800cc32:	e7e5      	b.n	800cc00 <_dtoa_r+0x340>
 800cc34:	f000 80af 	beq.w	800cd96 <_dtoa_r+0x4d6>
 800cc38:	427c      	negs	r4, r7
 800cc3a:	4b81      	ldr	r3, [pc, #516]	@ (800ce40 <_dtoa_r+0x580>)
 800cc3c:	4d81      	ldr	r5, [pc, #516]	@ (800ce44 <_dtoa_r+0x584>)
 800cc3e:	f004 020f 	and.w	r2, r4, #15
 800cc42:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800cc46:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cc4a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800cc4e:	f7f3 fcdb 	bl	8000608 <__aeabi_dmul>
 800cc52:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800cc56:	1124      	asrs	r4, r4, #4
 800cc58:	2300      	movs	r3, #0
 800cc5a:	2602      	movs	r6, #2
 800cc5c:	2c00      	cmp	r4, #0
 800cc5e:	f040 808f 	bne.w	800cd80 <_dtoa_r+0x4c0>
 800cc62:	2b00      	cmp	r3, #0
 800cc64:	d1d3      	bne.n	800cc0e <_dtoa_r+0x34e>
 800cc66:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800cc68:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800cc6c:	2b00      	cmp	r3, #0
 800cc6e:	f000 8094 	beq.w	800cd9a <_dtoa_r+0x4da>
 800cc72:	4b75      	ldr	r3, [pc, #468]	@ (800ce48 <_dtoa_r+0x588>)
 800cc74:	2200      	movs	r2, #0
 800cc76:	4620      	mov	r0, r4
 800cc78:	4629      	mov	r1, r5
 800cc7a:	f7f3 ff37 	bl	8000aec <__aeabi_dcmplt>
 800cc7e:	2800      	cmp	r0, #0
 800cc80:	f000 808b 	beq.w	800cd9a <_dtoa_r+0x4da>
 800cc84:	9b03      	ldr	r3, [sp, #12]
 800cc86:	2b00      	cmp	r3, #0
 800cc88:	f000 8087 	beq.w	800cd9a <_dtoa_r+0x4da>
 800cc8c:	f1bb 0f00 	cmp.w	fp, #0
 800cc90:	dd34      	ble.n	800ccfc <_dtoa_r+0x43c>
 800cc92:	4620      	mov	r0, r4
 800cc94:	4b6d      	ldr	r3, [pc, #436]	@ (800ce4c <_dtoa_r+0x58c>)
 800cc96:	2200      	movs	r2, #0
 800cc98:	4629      	mov	r1, r5
 800cc9a:	f7f3 fcb5 	bl	8000608 <__aeabi_dmul>
 800cc9e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800cca2:	f107 38ff 	add.w	r8, r7, #4294967295	@ 0xffffffff
 800cca6:	3601      	adds	r6, #1
 800cca8:	465c      	mov	r4, fp
 800ccaa:	4630      	mov	r0, r6
 800ccac:	f7f3 fc42 	bl	8000534 <__aeabi_i2d>
 800ccb0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800ccb4:	f7f3 fca8 	bl	8000608 <__aeabi_dmul>
 800ccb8:	4b65      	ldr	r3, [pc, #404]	@ (800ce50 <_dtoa_r+0x590>)
 800ccba:	2200      	movs	r2, #0
 800ccbc:	f7f3 faee 	bl	800029c <__adddf3>
 800ccc0:	4605      	mov	r5, r0
 800ccc2:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800ccc6:	2c00      	cmp	r4, #0
 800ccc8:	d16a      	bne.n	800cda0 <_dtoa_r+0x4e0>
 800ccca:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800ccce:	4b61      	ldr	r3, [pc, #388]	@ (800ce54 <_dtoa_r+0x594>)
 800ccd0:	2200      	movs	r2, #0
 800ccd2:	f7f3 fae1 	bl	8000298 <__aeabi_dsub>
 800ccd6:	4602      	mov	r2, r0
 800ccd8:	460b      	mov	r3, r1
 800ccda:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800ccde:	462a      	mov	r2, r5
 800cce0:	4633      	mov	r3, r6
 800cce2:	f7f3 ff21 	bl	8000b28 <__aeabi_dcmpgt>
 800cce6:	2800      	cmp	r0, #0
 800cce8:	f040 8298 	bne.w	800d21c <_dtoa_r+0x95c>
 800ccec:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800ccf0:	462a      	mov	r2, r5
 800ccf2:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800ccf6:	f7f3 fef9 	bl	8000aec <__aeabi_dcmplt>
 800ccfa:	bb38      	cbnz	r0, 800cd4c <_dtoa_r+0x48c>
 800ccfc:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 800cd00:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800cd04:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800cd06:	2b00      	cmp	r3, #0
 800cd08:	f2c0 8157 	blt.w	800cfba <_dtoa_r+0x6fa>
 800cd0c:	2f0e      	cmp	r7, #14
 800cd0e:	f300 8154 	bgt.w	800cfba <_dtoa_r+0x6fa>
 800cd12:	4b4b      	ldr	r3, [pc, #300]	@ (800ce40 <_dtoa_r+0x580>)
 800cd14:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800cd18:	ed93 7b00 	vldr	d7, [r3]
 800cd1c:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800cd1e:	2b00      	cmp	r3, #0
 800cd20:	ed8d 7b00 	vstr	d7, [sp]
 800cd24:	f280 80e5 	bge.w	800cef2 <_dtoa_r+0x632>
 800cd28:	9b03      	ldr	r3, [sp, #12]
 800cd2a:	2b00      	cmp	r3, #0
 800cd2c:	f300 80e1 	bgt.w	800cef2 <_dtoa_r+0x632>
 800cd30:	d10c      	bne.n	800cd4c <_dtoa_r+0x48c>
 800cd32:	4b48      	ldr	r3, [pc, #288]	@ (800ce54 <_dtoa_r+0x594>)
 800cd34:	2200      	movs	r2, #0
 800cd36:	ec51 0b17 	vmov	r0, r1, d7
 800cd3a:	f7f3 fc65 	bl	8000608 <__aeabi_dmul>
 800cd3e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800cd42:	f7f3 fee7 	bl	8000b14 <__aeabi_dcmpge>
 800cd46:	2800      	cmp	r0, #0
 800cd48:	f000 8266 	beq.w	800d218 <_dtoa_r+0x958>
 800cd4c:	2400      	movs	r4, #0
 800cd4e:	4625      	mov	r5, r4
 800cd50:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800cd52:	4656      	mov	r6, sl
 800cd54:	ea6f 0803 	mvn.w	r8, r3
 800cd58:	2700      	movs	r7, #0
 800cd5a:	4621      	mov	r1, r4
 800cd5c:	4648      	mov	r0, r9
 800cd5e:	f000 fcbf 	bl	800d6e0 <_Bfree>
 800cd62:	2d00      	cmp	r5, #0
 800cd64:	f000 80bd 	beq.w	800cee2 <_dtoa_r+0x622>
 800cd68:	b12f      	cbz	r7, 800cd76 <_dtoa_r+0x4b6>
 800cd6a:	42af      	cmp	r7, r5
 800cd6c:	d003      	beq.n	800cd76 <_dtoa_r+0x4b6>
 800cd6e:	4639      	mov	r1, r7
 800cd70:	4648      	mov	r0, r9
 800cd72:	f000 fcb5 	bl	800d6e0 <_Bfree>
 800cd76:	4629      	mov	r1, r5
 800cd78:	4648      	mov	r0, r9
 800cd7a:	f000 fcb1 	bl	800d6e0 <_Bfree>
 800cd7e:	e0b0      	b.n	800cee2 <_dtoa_r+0x622>
 800cd80:	07e2      	lsls	r2, r4, #31
 800cd82:	d505      	bpl.n	800cd90 <_dtoa_r+0x4d0>
 800cd84:	e9d5 2300 	ldrd	r2, r3, [r5]
 800cd88:	f7f3 fc3e 	bl	8000608 <__aeabi_dmul>
 800cd8c:	3601      	adds	r6, #1
 800cd8e:	2301      	movs	r3, #1
 800cd90:	1064      	asrs	r4, r4, #1
 800cd92:	3508      	adds	r5, #8
 800cd94:	e762      	b.n	800cc5c <_dtoa_r+0x39c>
 800cd96:	2602      	movs	r6, #2
 800cd98:	e765      	b.n	800cc66 <_dtoa_r+0x3a6>
 800cd9a:	9c03      	ldr	r4, [sp, #12]
 800cd9c:	46b8      	mov	r8, r7
 800cd9e:	e784      	b.n	800ccaa <_dtoa_r+0x3ea>
 800cda0:	4b27      	ldr	r3, [pc, #156]	@ (800ce40 <_dtoa_r+0x580>)
 800cda2:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800cda4:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800cda8:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800cdac:	4454      	add	r4, sl
 800cdae:	2900      	cmp	r1, #0
 800cdb0:	d054      	beq.n	800ce5c <_dtoa_r+0x59c>
 800cdb2:	4929      	ldr	r1, [pc, #164]	@ (800ce58 <_dtoa_r+0x598>)
 800cdb4:	2000      	movs	r0, #0
 800cdb6:	f7f3 fd51 	bl	800085c <__aeabi_ddiv>
 800cdba:	4633      	mov	r3, r6
 800cdbc:	462a      	mov	r2, r5
 800cdbe:	f7f3 fa6b 	bl	8000298 <__aeabi_dsub>
 800cdc2:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800cdc6:	4656      	mov	r6, sl
 800cdc8:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800cdcc:	f7f3 fecc 	bl	8000b68 <__aeabi_d2iz>
 800cdd0:	4605      	mov	r5, r0
 800cdd2:	f7f3 fbaf 	bl	8000534 <__aeabi_i2d>
 800cdd6:	4602      	mov	r2, r0
 800cdd8:	460b      	mov	r3, r1
 800cdda:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800cdde:	f7f3 fa5b 	bl	8000298 <__aeabi_dsub>
 800cde2:	3530      	adds	r5, #48	@ 0x30
 800cde4:	4602      	mov	r2, r0
 800cde6:	460b      	mov	r3, r1
 800cde8:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800cdec:	f806 5b01 	strb.w	r5, [r6], #1
 800cdf0:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800cdf4:	f7f3 fe7a 	bl	8000aec <__aeabi_dcmplt>
 800cdf8:	2800      	cmp	r0, #0
 800cdfa:	d172      	bne.n	800cee2 <_dtoa_r+0x622>
 800cdfc:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800ce00:	4911      	ldr	r1, [pc, #68]	@ (800ce48 <_dtoa_r+0x588>)
 800ce02:	2000      	movs	r0, #0
 800ce04:	f7f3 fa48 	bl	8000298 <__aeabi_dsub>
 800ce08:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800ce0c:	f7f3 fe6e 	bl	8000aec <__aeabi_dcmplt>
 800ce10:	2800      	cmp	r0, #0
 800ce12:	f040 80b4 	bne.w	800cf7e <_dtoa_r+0x6be>
 800ce16:	42a6      	cmp	r6, r4
 800ce18:	f43f af70 	beq.w	800ccfc <_dtoa_r+0x43c>
 800ce1c:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800ce20:	4b0a      	ldr	r3, [pc, #40]	@ (800ce4c <_dtoa_r+0x58c>)
 800ce22:	2200      	movs	r2, #0
 800ce24:	f7f3 fbf0 	bl	8000608 <__aeabi_dmul>
 800ce28:	4b08      	ldr	r3, [pc, #32]	@ (800ce4c <_dtoa_r+0x58c>)
 800ce2a:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800ce2e:	2200      	movs	r2, #0
 800ce30:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800ce34:	f7f3 fbe8 	bl	8000608 <__aeabi_dmul>
 800ce38:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800ce3c:	e7c4      	b.n	800cdc8 <_dtoa_r+0x508>
 800ce3e:	bf00      	nop
 800ce40:	08010ad0 	.word	0x08010ad0
 800ce44:	08010aa8 	.word	0x08010aa8
 800ce48:	3ff00000 	.word	0x3ff00000
 800ce4c:	40240000 	.word	0x40240000
 800ce50:	401c0000 	.word	0x401c0000
 800ce54:	40140000 	.word	0x40140000
 800ce58:	3fe00000 	.word	0x3fe00000
 800ce5c:	4631      	mov	r1, r6
 800ce5e:	4628      	mov	r0, r5
 800ce60:	f7f3 fbd2 	bl	8000608 <__aeabi_dmul>
 800ce64:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800ce68:	9413      	str	r4, [sp, #76]	@ 0x4c
 800ce6a:	4656      	mov	r6, sl
 800ce6c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800ce70:	f7f3 fe7a 	bl	8000b68 <__aeabi_d2iz>
 800ce74:	4605      	mov	r5, r0
 800ce76:	f7f3 fb5d 	bl	8000534 <__aeabi_i2d>
 800ce7a:	4602      	mov	r2, r0
 800ce7c:	460b      	mov	r3, r1
 800ce7e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800ce82:	f7f3 fa09 	bl	8000298 <__aeabi_dsub>
 800ce86:	3530      	adds	r5, #48	@ 0x30
 800ce88:	f806 5b01 	strb.w	r5, [r6], #1
 800ce8c:	4602      	mov	r2, r0
 800ce8e:	460b      	mov	r3, r1
 800ce90:	42a6      	cmp	r6, r4
 800ce92:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800ce96:	f04f 0200 	mov.w	r2, #0
 800ce9a:	d124      	bne.n	800cee6 <_dtoa_r+0x626>
 800ce9c:	4baf      	ldr	r3, [pc, #700]	@ (800d15c <_dtoa_r+0x89c>)
 800ce9e:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800cea2:	f7f3 f9fb 	bl	800029c <__adddf3>
 800cea6:	4602      	mov	r2, r0
 800cea8:	460b      	mov	r3, r1
 800ceaa:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800ceae:	f7f3 fe3b 	bl	8000b28 <__aeabi_dcmpgt>
 800ceb2:	2800      	cmp	r0, #0
 800ceb4:	d163      	bne.n	800cf7e <_dtoa_r+0x6be>
 800ceb6:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800ceba:	49a8      	ldr	r1, [pc, #672]	@ (800d15c <_dtoa_r+0x89c>)
 800cebc:	2000      	movs	r0, #0
 800cebe:	f7f3 f9eb 	bl	8000298 <__aeabi_dsub>
 800cec2:	4602      	mov	r2, r0
 800cec4:	460b      	mov	r3, r1
 800cec6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800ceca:	f7f3 fe0f 	bl	8000aec <__aeabi_dcmplt>
 800cece:	2800      	cmp	r0, #0
 800ced0:	f43f af14 	beq.w	800ccfc <_dtoa_r+0x43c>
 800ced4:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 800ced6:	1e73      	subs	r3, r6, #1
 800ced8:	9313      	str	r3, [sp, #76]	@ 0x4c
 800ceda:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800cede:	2b30      	cmp	r3, #48	@ 0x30
 800cee0:	d0f8      	beq.n	800ced4 <_dtoa_r+0x614>
 800cee2:	4647      	mov	r7, r8
 800cee4:	e03b      	b.n	800cf5e <_dtoa_r+0x69e>
 800cee6:	4b9e      	ldr	r3, [pc, #632]	@ (800d160 <_dtoa_r+0x8a0>)
 800cee8:	f7f3 fb8e 	bl	8000608 <__aeabi_dmul>
 800ceec:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800cef0:	e7bc      	b.n	800ce6c <_dtoa_r+0x5ac>
 800cef2:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800cef6:	4656      	mov	r6, sl
 800cef8:	e9dd 2300 	ldrd	r2, r3, [sp]
 800cefc:	4620      	mov	r0, r4
 800cefe:	4629      	mov	r1, r5
 800cf00:	f7f3 fcac 	bl	800085c <__aeabi_ddiv>
 800cf04:	f7f3 fe30 	bl	8000b68 <__aeabi_d2iz>
 800cf08:	4680      	mov	r8, r0
 800cf0a:	f7f3 fb13 	bl	8000534 <__aeabi_i2d>
 800cf0e:	e9dd 2300 	ldrd	r2, r3, [sp]
 800cf12:	f7f3 fb79 	bl	8000608 <__aeabi_dmul>
 800cf16:	4602      	mov	r2, r0
 800cf18:	460b      	mov	r3, r1
 800cf1a:	4620      	mov	r0, r4
 800cf1c:	4629      	mov	r1, r5
 800cf1e:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800cf22:	f7f3 f9b9 	bl	8000298 <__aeabi_dsub>
 800cf26:	f806 4b01 	strb.w	r4, [r6], #1
 800cf2a:	9d03      	ldr	r5, [sp, #12]
 800cf2c:	eba6 040a 	sub.w	r4, r6, sl
 800cf30:	42a5      	cmp	r5, r4
 800cf32:	4602      	mov	r2, r0
 800cf34:	460b      	mov	r3, r1
 800cf36:	d133      	bne.n	800cfa0 <_dtoa_r+0x6e0>
 800cf38:	f7f3 f9b0 	bl	800029c <__adddf3>
 800cf3c:	e9dd 2300 	ldrd	r2, r3, [sp]
 800cf40:	4604      	mov	r4, r0
 800cf42:	460d      	mov	r5, r1
 800cf44:	f7f3 fdf0 	bl	8000b28 <__aeabi_dcmpgt>
 800cf48:	b9c0      	cbnz	r0, 800cf7c <_dtoa_r+0x6bc>
 800cf4a:	e9dd 2300 	ldrd	r2, r3, [sp]
 800cf4e:	4620      	mov	r0, r4
 800cf50:	4629      	mov	r1, r5
 800cf52:	f7f3 fdc1 	bl	8000ad8 <__aeabi_dcmpeq>
 800cf56:	b110      	cbz	r0, 800cf5e <_dtoa_r+0x69e>
 800cf58:	f018 0f01 	tst.w	r8, #1
 800cf5c:	d10e      	bne.n	800cf7c <_dtoa_r+0x6bc>
 800cf5e:	9902      	ldr	r1, [sp, #8]
 800cf60:	4648      	mov	r0, r9
 800cf62:	f000 fbbd 	bl	800d6e0 <_Bfree>
 800cf66:	2300      	movs	r3, #0
 800cf68:	7033      	strb	r3, [r6, #0]
 800cf6a:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800cf6c:	3701      	adds	r7, #1
 800cf6e:	601f      	str	r7, [r3, #0]
 800cf70:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800cf72:	2b00      	cmp	r3, #0
 800cf74:	f000 824b 	beq.w	800d40e <_dtoa_r+0xb4e>
 800cf78:	601e      	str	r6, [r3, #0]
 800cf7a:	e248      	b.n	800d40e <_dtoa_r+0xb4e>
 800cf7c:	46b8      	mov	r8, r7
 800cf7e:	4633      	mov	r3, r6
 800cf80:	461e      	mov	r6, r3
 800cf82:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800cf86:	2a39      	cmp	r2, #57	@ 0x39
 800cf88:	d106      	bne.n	800cf98 <_dtoa_r+0x6d8>
 800cf8a:	459a      	cmp	sl, r3
 800cf8c:	d1f8      	bne.n	800cf80 <_dtoa_r+0x6c0>
 800cf8e:	2230      	movs	r2, #48	@ 0x30
 800cf90:	f108 0801 	add.w	r8, r8, #1
 800cf94:	f88a 2000 	strb.w	r2, [sl]
 800cf98:	781a      	ldrb	r2, [r3, #0]
 800cf9a:	3201      	adds	r2, #1
 800cf9c:	701a      	strb	r2, [r3, #0]
 800cf9e:	e7a0      	b.n	800cee2 <_dtoa_r+0x622>
 800cfa0:	4b6f      	ldr	r3, [pc, #444]	@ (800d160 <_dtoa_r+0x8a0>)
 800cfa2:	2200      	movs	r2, #0
 800cfa4:	f7f3 fb30 	bl	8000608 <__aeabi_dmul>
 800cfa8:	2200      	movs	r2, #0
 800cfaa:	2300      	movs	r3, #0
 800cfac:	4604      	mov	r4, r0
 800cfae:	460d      	mov	r5, r1
 800cfb0:	f7f3 fd92 	bl	8000ad8 <__aeabi_dcmpeq>
 800cfb4:	2800      	cmp	r0, #0
 800cfb6:	d09f      	beq.n	800cef8 <_dtoa_r+0x638>
 800cfb8:	e7d1      	b.n	800cf5e <_dtoa_r+0x69e>
 800cfba:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800cfbc:	2a00      	cmp	r2, #0
 800cfbe:	f000 80ea 	beq.w	800d196 <_dtoa_r+0x8d6>
 800cfc2:	9a07      	ldr	r2, [sp, #28]
 800cfc4:	2a01      	cmp	r2, #1
 800cfc6:	f300 80cd 	bgt.w	800d164 <_dtoa_r+0x8a4>
 800cfca:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800cfcc:	2a00      	cmp	r2, #0
 800cfce:	f000 80c1 	beq.w	800d154 <_dtoa_r+0x894>
 800cfd2:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800cfd6:	9c08      	ldr	r4, [sp, #32]
 800cfd8:	9e00      	ldr	r6, [sp, #0]
 800cfda:	9a00      	ldr	r2, [sp, #0]
 800cfdc:	441a      	add	r2, r3
 800cfde:	9200      	str	r2, [sp, #0]
 800cfe0:	9a06      	ldr	r2, [sp, #24]
 800cfe2:	2101      	movs	r1, #1
 800cfe4:	441a      	add	r2, r3
 800cfe6:	4648      	mov	r0, r9
 800cfe8:	9206      	str	r2, [sp, #24]
 800cfea:	f000 fc77 	bl	800d8dc <__i2b>
 800cfee:	4605      	mov	r5, r0
 800cff0:	b166      	cbz	r6, 800d00c <_dtoa_r+0x74c>
 800cff2:	9b06      	ldr	r3, [sp, #24]
 800cff4:	2b00      	cmp	r3, #0
 800cff6:	dd09      	ble.n	800d00c <_dtoa_r+0x74c>
 800cff8:	42b3      	cmp	r3, r6
 800cffa:	9a00      	ldr	r2, [sp, #0]
 800cffc:	bfa8      	it	ge
 800cffe:	4633      	movge	r3, r6
 800d000:	1ad2      	subs	r2, r2, r3
 800d002:	9200      	str	r2, [sp, #0]
 800d004:	9a06      	ldr	r2, [sp, #24]
 800d006:	1af6      	subs	r6, r6, r3
 800d008:	1ad3      	subs	r3, r2, r3
 800d00a:	9306      	str	r3, [sp, #24]
 800d00c:	9b08      	ldr	r3, [sp, #32]
 800d00e:	b30b      	cbz	r3, 800d054 <_dtoa_r+0x794>
 800d010:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d012:	2b00      	cmp	r3, #0
 800d014:	f000 80c6 	beq.w	800d1a4 <_dtoa_r+0x8e4>
 800d018:	2c00      	cmp	r4, #0
 800d01a:	f000 80c0 	beq.w	800d19e <_dtoa_r+0x8de>
 800d01e:	4629      	mov	r1, r5
 800d020:	4622      	mov	r2, r4
 800d022:	4648      	mov	r0, r9
 800d024:	f000 fd12 	bl	800da4c <__pow5mult>
 800d028:	9a02      	ldr	r2, [sp, #8]
 800d02a:	4601      	mov	r1, r0
 800d02c:	4605      	mov	r5, r0
 800d02e:	4648      	mov	r0, r9
 800d030:	f000 fc6a 	bl	800d908 <__multiply>
 800d034:	9902      	ldr	r1, [sp, #8]
 800d036:	4680      	mov	r8, r0
 800d038:	4648      	mov	r0, r9
 800d03a:	f000 fb51 	bl	800d6e0 <_Bfree>
 800d03e:	9b08      	ldr	r3, [sp, #32]
 800d040:	1b1b      	subs	r3, r3, r4
 800d042:	9308      	str	r3, [sp, #32]
 800d044:	f000 80b1 	beq.w	800d1aa <_dtoa_r+0x8ea>
 800d048:	9a08      	ldr	r2, [sp, #32]
 800d04a:	4641      	mov	r1, r8
 800d04c:	4648      	mov	r0, r9
 800d04e:	f000 fcfd 	bl	800da4c <__pow5mult>
 800d052:	9002      	str	r0, [sp, #8]
 800d054:	2101      	movs	r1, #1
 800d056:	4648      	mov	r0, r9
 800d058:	f000 fc40 	bl	800d8dc <__i2b>
 800d05c:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800d05e:	4604      	mov	r4, r0
 800d060:	2b00      	cmp	r3, #0
 800d062:	f000 81d8 	beq.w	800d416 <_dtoa_r+0xb56>
 800d066:	461a      	mov	r2, r3
 800d068:	4601      	mov	r1, r0
 800d06a:	4648      	mov	r0, r9
 800d06c:	f000 fcee 	bl	800da4c <__pow5mult>
 800d070:	9b07      	ldr	r3, [sp, #28]
 800d072:	2b01      	cmp	r3, #1
 800d074:	4604      	mov	r4, r0
 800d076:	f300 809f 	bgt.w	800d1b8 <_dtoa_r+0x8f8>
 800d07a:	9b04      	ldr	r3, [sp, #16]
 800d07c:	2b00      	cmp	r3, #0
 800d07e:	f040 8097 	bne.w	800d1b0 <_dtoa_r+0x8f0>
 800d082:	9b05      	ldr	r3, [sp, #20]
 800d084:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800d088:	2b00      	cmp	r3, #0
 800d08a:	f040 8093 	bne.w	800d1b4 <_dtoa_r+0x8f4>
 800d08e:	9b05      	ldr	r3, [sp, #20]
 800d090:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800d094:	0d1b      	lsrs	r3, r3, #20
 800d096:	051b      	lsls	r3, r3, #20
 800d098:	b133      	cbz	r3, 800d0a8 <_dtoa_r+0x7e8>
 800d09a:	9b00      	ldr	r3, [sp, #0]
 800d09c:	3301      	adds	r3, #1
 800d09e:	9300      	str	r3, [sp, #0]
 800d0a0:	9b06      	ldr	r3, [sp, #24]
 800d0a2:	3301      	adds	r3, #1
 800d0a4:	9306      	str	r3, [sp, #24]
 800d0a6:	2301      	movs	r3, #1
 800d0a8:	9308      	str	r3, [sp, #32]
 800d0aa:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800d0ac:	2b00      	cmp	r3, #0
 800d0ae:	f000 81b8 	beq.w	800d422 <_dtoa_r+0xb62>
 800d0b2:	6923      	ldr	r3, [r4, #16]
 800d0b4:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800d0b8:	6918      	ldr	r0, [r3, #16]
 800d0ba:	f000 fbc3 	bl	800d844 <__hi0bits>
 800d0be:	f1c0 0020 	rsb	r0, r0, #32
 800d0c2:	9b06      	ldr	r3, [sp, #24]
 800d0c4:	4418      	add	r0, r3
 800d0c6:	f010 001f 	ands.w	r0, r0, #31
 800d0ca:	f000 8082 	beq.w	800d1d2 <_dtoa_r+0x912>
 800d0ce:	f1c0 0320 	rsb	r3, r0, #32
 800d0d2:	2b04      	cmp	r3, #4
 800d0d4:	dd73      	ble.n	800d1be <_dtoa_r+0x8fe>
 800d0d6:	9b00      	ldr	r3, [sp, #0]
 800d0d8:	f1c0 001c 	rsb	r0, r0, #28
 800d0dc:	4403      	add	r3, r0
 800d0de:	9300      	str	r3, [sp, #0]
 800d0e0:	9b06      	ldr	r3, [sp, #24]
 800d0e2:	4403      	add	r3, r0
 800d0e4:	4406      	add	r6, r0
 800d0e6:	9306      	str	r3, [sp, #24]
 800d0e8:	9b00      	ldr	r3, [sp, #0]
 800d0ea:	2b00      	cmp	r3, #0
 800d0ec:	dd05      	ble.n	800d0fa <_dtoa_r+0x83a>
 800d0ee:	9902      	ldr	r1, [sp, #8]
 800d0f0:	461a      	mov	r2, r3
 800d0f2:	4648      	mov	r0, r9
 800d0f4:	f000 fd04 	bl	800db00 <__lshift>
 800d0f8:	9002      	str	r0, [sp, #8]
 800d0fa:	9b06      	ldr	r3, [sp, #24]
 800d0fc:	2b00      	cmp	r3, #0
 800d0fe:	dd05      	ble.n	800d10c <_dtoa_r+0x84c>
 800d100:	4621      	mov	r1, r4
 800d102:	461a      	mov	r2, r3
 800d104:	4648      	mov	r0, r9
 800d106:	f000 fcfb 	bl	800db00 <__lshift>
 800d10a:	4604      	mov	r4, r0
 800d10c:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800d10e:	2b00      	cmp	r3, #0
 800d110:	d061      	beq.n	800d1d6 <_dtoa_r+0x916>
 800d112:	9802      	ldr	r0, [sp, #8]
 800d114:	4621      	mov	r1, r4
 800d116:	f000 fd5f 	bl	800dbd8 <__mcmp>
 800d11a:	2800      	cmp	r0, #0
 800d11c:	da5b      	bge.n	800d1d6 <_dtoa_r+0x916>
 800d11e:	2300      	movs	r3, #0
 800d120:	9902      	ldr	r1, [sp, #8]
 800d122:	220a      	movs	r2, #10
 800d124:	4648      	mov	r0, r9
 800d126:	f000 fafd 	bl	800d724 <__multadd>
 800d12a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d12c:	9002      	str	r0, [sp, #8]
 800d12e:	f107 38ff 	add.w	r8, r7, #4294967295	@ 0xffffffff
 800d132:	2b00      	cmp	r3, #0
 800d134:	f000 8177 	beq.w	800d426 <_dtoa_r+0xb66>
 800d138:	4629      	mov	r1, r5
 800d13a:	2300      	movs	r3, #0
 800d13c:	220a      	movs	r2, #10
 800d13e:	4648      	mov	r0, r9
 800d140:	f000 faf0 	bl	800d724 <__multadd>
 800d144:	f1bb 0f00 	cmp.w	fp, #0
 800d148:	4605      	mov	r5, r0
 800d14a:	dc6f      	bgt.n	800d22c <_dtoa_r+0x96c>
 800d14c:	9b07      	ldr	r3, [sp, #28]
 800d14e:	2b02      	cmp	r3, #2
 800d150:	dc49      	bgt.n	800d1e6 <_dtoa_r+0x926>
 800d152:	e06b      	b.n	800d22c <_dtoa_r+0x96c>
 800d154:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800d156:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800d15a:	e73c      	b.n	800cfd6 <_dtoa_r+0x716>
 800d15c:	3fe00000 	.word	0x3fe00000
 800d160:	40240000 	.word	0x40240000
 800d164:	9b03      	ldr	r3, [sp, #12]
 800d166:	1e5c      	subs	r4, r3, #1
 800d168:	9b08      	ldr	r3, [sp, #32]
 800d16a:	42a3      	cmp	r3, r4
 800d16c:	db09      	blt.n	800d182 <_dtoa_r+0x8c2>
 800d16e:	1b1c      	subs	r4, r3, r4
 800d170:	9b03      	ldr	r3, [sp, #12]
 800d172:	2b00      	cmp	r3, #0
 800d174:	f6bf af30 	bge.w	800cfd8 <_dtoa_r+0x718>
 800d178:	9b00      	ldr	r3, [sp, #0]
 800d17a:	9a03      	ldr	r2, [sp, #12]
 800d17c:	1a9e      	subs	r6, r3, r2
 800d17e:	2300      	movs	r3, #0
 800d180:	e72b      	b.n	800cfda <_dtoa_r+0x71a>
 800d182:	9b08      	ldr	r3, [sp, #32]
 800d184:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800d186:	9408      	str	r4, [sp, #32]
 800d188:	1ae3      	subs	r3, r4, r3
 800d18a:	441a      	add	r2, r3
 800d18c:	9e00      	ldr	r6, [sp, #0]
 800d18e:	9b03      	ldr	r3, [sp, #12]
 800d190:	920d      	str	r2, [sp, #52]	@ 0x34
 800d192:	2400      	movs	r4, #0
 800d194:	e721      	b.n	800cfda <_dtoa_r+0x71a>
 800d196:	9c08      	ldr	r4, [sp, #32]
 800d198:	9e00      	ldr	r6, [sp, #0]
 800d19a:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 800d19c:	e728      	b.n	800cff0 <_dtoa_r+0x730>
 800d19e:	f8dd 8008 	ldr.w	r8, [sp, #8]
 800d1a2:	e751      	b.n	800d048 <_dtoa_r+0x788>
 800d1a4:	9a08      	ldr	r2, [sp, #32]
 800d1a6:	9902      	ldr	r1, [sp, #8]
 800d1a8:	e750      	b.n	800d04c <_dtoa_r+0x78c>
 800d1aa:	f8cd 8008 	str.w	r8, [sp, #8]
 800d1ae:	e751      	b.n	800d054 <_dtoa_r+0x794>
 800d1b0:	2300      	movs	r3, #0
 800d1b2:	e779      	b.n	800d0a8 <_dtoa_r+0x7e8>
 800d1b4:	9b04      	ldr	r3, [sp, #16]
 800d1b6:	e777      	b.n	800d0a8 <_dtoa_r+0x7e8>
 800d1b8:	2300      	movs	r3, #0
 800d1ba:	9308      	str	r3, [sp, #32]
 800d1bc:	e779      	b.n	800d0b2 <_dtoa_r+0x7f2>
 800d1be:	d093      	beq.n	800d0e8 <_dtoa_r+0x828>
 800d1c0:	9a00      	ldr	r2, [sp, #0]
 800d1c2:	331c      	adds	r3, #28
 800d1c4:	441a      	add	r2, r3
 800d1c6:	9200      	str	r2, [sp, #0]
 800d1c8:	9a06      	ldr	r2, [sp, #24]
 800d1ca:	441a      	add	r2, r3
 800d1cc:	441e      	add	r6, r3
 800d1ce:	9206      	str	r2, [sp, #24]
 800d1d0:	e78a      	b.n	800d0e8 <_dtoa_r+0x828>
 800d1d2:	4603      	mov	r3, r0
 800d1d4:	e7f4      	b.n	800d1c0 <_dtoa_r+0x900>
 800d1d6:	9b03      	ldr	r3, [sp, #12]
 800d1d8:	2b00      	cmp	r3, #0
 800d1da:	46b8      	mov	r8, r7
 800d1dc:	dc20      	bgt.n	800d220 <_dtoa_r+0x960>
 800d1de:	469b      	mov	fp, r3
 800d1e0:	9b07      	ldr	r3, [sp, #28]
 800d1e2:	2b02      	cmp	r3, #2
 800d1e4:	dd1e      	ble.n	800d224 <_dtoa_r+0x964>
 800d1e6:	f1bb 0f00 	cmp.w	fp, #0
 800d1ea:	f47f adb1 	bne.w	800cd50 <_dtoa_r+0x490>
 800d1ee:	4621      	mov	r1, r4
 800d1f0:	465b      	mov	r3, fp
 800d1f2:	2205      	movs	r2, #5
 800d1f4:	4648      	mov	r0, r9
 800d1f6:	f000 fa95 	bl	800d724 <__multadd>
 800d1fa:	4601      	mov	r1, r0
 800d1fc:	4604      	mov	r4, r0
 800d1fe:	9802      	ldr	r0, [sp, #8]
 800d200:	f000 fcea 	bl	800dbd8 <__mcmp>
 800d204:	2800      	cmp	r0, #0
 800d206:	f77f ada3 	ble.w	800cd50 <_dtoa_r+0x490>
 800d20a:	4656      	mov	r6, sl
 800d20c:	2331      	movs	r3, #49	@ 0x31
 800d20e:	f806 3b01 	strb.w	r3, [r6], #1
 800d212:	f108 0801 	add.w	r8, r8, #1
 800d216:	e59f      	b.n	800cd58 <_dtoa_r+0x498>
 800d218:	9c03      	ldr	r4, [sp, #12]
 800d21a:	46b8      	mov	r8, r7
 800d21c:	4625      	mov	r5, r4
 800d21e:	e7f4      	b.n	800d20a <_dtoa_r+0x94a>
 800d220:	f8dd b00c 	ldr.w	fp, [sp, #12]
 800d224:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d226:	2b00      	cmp	r3, #0
 800d228:	f000 8101 	beq.w	800d42e <_dtoa_r+0xb6e>
 800d22c:	2e00      	cmp	r6, #0
 800d22e:	dd05      	ble.n	800d23c <_dtoa_r+0x97c>
 800d230:	4629      	mov	r1, r5
 800d232:	4632      	mov	r2, r6
 800d234:	4648      	mov	r0, r9
 800d236:	f000 fc63 	bl	800db00 <__lshift>
 800d23a:	4605      	mov	r5, r0
 800d23c:	9b08      	ldr	r3, [sp, #32]
 800d23e:	2b00      	cmp	r3, #0
 800d240:	d05c      	beq.n	800d2fc <_dtoa_r+0xa3c>
 800d242:	6869      	ldr	r1, [r5, #4]
 800d244:	4648      	mov	r0, r9
 800d246:	f000 fa0b 	bl	800d660 <_Balloc>
 800d24a:	4606      	mov	r6, r0
 800d24c:	b928      	cbnz	r0, 800d25a <_dtoa_r+0x99a>
 800d24e:	4b82      	ldr	r3, [pc, #520]	@ (800d458 <_dtoa_r+0xb98>)
 800d250:	4602      	mov	r2, r0
 800d252:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800d256:	f7ff bb4a 	b.w	800c8ee <_dtoa_r+0x2e>
 800d25a:	692a      	ldr	r2, [r5, #16]
 800d25c:	3202      	adds	r2, #2
 800d25e:	0092      	lsls	r2, r2, #2
 800d260:	f105 010c 	add.w	r1, r5, #12
 800d264:	300c      	adds	r0, #12
 800d266:	f002 fafb 	bl	800f860 <memcpy>
 800d26a:	2201      	movs	r2, #1
 800d26c:	4631      	mov	r1, r6
 800d26e:	4648      	mov	r0, r9
 800d270:	f000 fc46 	bl	800db00 <__lshift>
 800d274:	f10a 0301 	add.w	r3, sl, #1
 800d278:	9300      	str	r3, [sp, #0]
 800d27a:	eb0a 030b 	add.w	r3, sl, fp
 800d27e:	9308      	str	r3, [sp, #32]
 800d280:	9b04      	ldr	r3, [sp, #16]
 800d282:	f003 0301 	and.w	r3, r3, #1
 800d286:	462f      	mov	r7, r5
 800d288:	9306      	str	r3, [sp, #24]
 800d28a:	4605      	mov	r5, r0
 800d28c:	9b00      	ldr	r3, [sp, #0]
 800d28e:	9802      	ldr	r0, [sp, #8]
 800d290:	4621      	mov	r1, r4
 800d292:	f103 3bff 	add.w	fp, r3, #4294967295	@ 0xffffffff
 800d296:	f7ff fa8b 	bl	800c7b0 <quorem>
 800d29a:	4603      	mov	r3, r0
 800d29c:	3330      	adds	r3, #48	@ 0x30
 800d29e:	9003      	str	r0, [sp, #12]
 800d2a0:	4639      	mov	r1, r7
 800d2a2:	9802      	ldr	r0, [sp, #8]
 800d2a4:	9309      	str	r3, [sp, #36]	@ 0x24
 800d2a6:	f000 fc97 	bl	800dbd8 <__mcmp>
 800d2aa:	462a      	mov	r2, r5
 800d2ac:	9004      	str	r0, [sp, #16]
 800d2ae:	4621      	mov	r1, r4
 800d2b0:	4648      	mov	r0, r9
 800d2b2:	f000 fcad 	bl	800dc10 <__mdiff>
 800d2b6:	68c2      	ldr	r2, [r0, #12]
 800d2b8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d2ba:	4606      	mov	r6, r0
 800d2bc:	bb02      	cbnz	r2, 800d300 <_dtoa_r+0xa40>
 800d2be:	4601      	mov	r1, r0
 800d2c0:	9802      	ldr	r0, [sp, #8]
 800d2c2:	f000 fc89 	bl	800dbd8 <__mcmp>
 800d2c6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d2c8:	4602      	mov	r2, r0
 800d2ca:	4631      	mov	r1, r6
 800d2cc:	4648      	mov	r0, r9
 800d2ce:	920c      	str	r2, [sp, #48]	@ 0x30
 800d2d0:	9309      	str	r3, [sp, #36]	@ 0x24
 800d2d2:	f000 fa05 	bl	800d6e0 <_Bfree>
 800d2d6:	9b07      	ldr	r3, [sp, #28]
 800d2d8:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800d2da:	9e00      	ldr	r6, [sp, #0]
 800d2dc:	ea42 0103 	orr.w	r1, r2, r3
 800d2e0:	9b06      	ldr	r3, [sp, #24]
 800d2e2:	4319      	orrs	r1, r3
 800d2e4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d2e6:	d10d      	bne.n	800d304 <_dtoa_r+0xa44>
 800d2e8:	2b39      	cmp	r3, #57	@ 0x39
 800d2ea:	d027      	beq.n	800d33c <_dtoa_r+0xa7c>
 800d2ec:	9a04      	ldr	r2, [sp, #16]
 800d2ee:	2a00      	cmp	r2, #0
 800d2f0:	dd01      	ble.n	800d2f6 <_dtoa_r+0xa36>
 800d2f2:	9b03      	ldr	r3, [sp, #12]
 800d2f4:	3331      	adds	r3, #49	@ 0x31
 800d2f6:	f88b 3000 	strb.w	r3, [fp]
 800d2fa:	e52e      	b.n	800cd5a <_dtoa_r+0x49a>
 800d2fc:	4628      	mov	r0, r5
 800d2fe:	e7b9      	b.n	800d274 <_dtoa_r+0x9b4>
 800d300:	2201      	movs	r2, #1
 800d302:	e7e2      	b.n	800d2ca <_dtoa_r+0xa0a>
 800d304:	9904      	ldr	r1, [sp, #16]
 800d306:	2900      	cmp	r1, #0
 800d308:	db04      	blt.n	800d314 <_dtoa_r+0xa54>
 800d30a:	9807      	ldr	r0, [sp, #28]
 800d30c:	4301      	orrs	r1, r0
 800d30e:	9806      	ldr	r0, [sp, #24]
 800d310:	4301      	orrs	r1, r0
 800d312:	d120      	bne.n	800d356 <_dtoa_r+0xa96>
 800d314:	2a00      	cmp	r2, #0
 800d316:	ddee      	ble.n	800d2f6 <_dtoa_r+0xa36>
 800d318:	9902      	ldr	r1, [sp, #8]
 800d31a:	9300      	str	r3, [sp, #0]
 800d31c:	2201      	movs	r2, #1
 800d31e:	4648      	mov	r0, r9
 800d320:	f000 fbee 	bl	800db00 <__lshift>
 800d324:	4621      	mov	r1, r4
 800d326:	9002      	str	r0, [sp, #8]
 800d328:	f000 fc56 	bl	800dbd8 <__mcmp>
 800d32c:	2800      	cmp	r0, #0
 800d32e:	9b00      	ldr	r3, [sp, #0]
 800d330:	dc02      	bgt.n	800d338 <_dtoa_r+0xa78>
 800d332:	d1e0      	bne.n	800d2f6 <_dtoa_r+0xa36>
 800d334:	07da      	lsls	r2, r3, #31
 800d336:	d5de      	bpl.n	800d2f6 <_dtoa_r+0xa36>
 800d338:	2b39      	cmp	r3, #57	@ 0x39
 800d33a:	d1da      	bne.n	800d2f2 <_dtoa_r+0xa32>
 800d33c:	2339      	movs	r3, #57	@ 0x39
 800d33e:	f88b 3000 	strb.w	r3, [fp]
 800d342:	4633      	mov	r3, r6
 800d344:	461e      	mov	r6, r3
 800d346:	3b01      	subs	r3, #1
 800d348:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800d34c:	2a39      	cmp	r2, #57	@ 0x39
 800d34e:	d04e      	beq.n	800d3ee <_dtoa_r+0xb2e>
 800d350:	3201      	adds	r2, #1
 800d352:	701a      	strb	r2, [r3, #0]
 800d354:	e501      	b.n	800cd5a <_dtoa_r+0x49a>
 800d356:	2a00      	cmp	r2, #0
 800d358:	dd03      	ble.n	800d362 <_dtoa_r+0xaa2>
 800d35a:	2b39      	cmp	r3, #57	@ 0x39
 800d35c:	d0ee      	beq.n	800d33c <_dtoa_r+0xa7c>
 800d35e:	3301      	adds	r3, #1
 800d360:	e7c9      	b.n	800d2f6 <_dtoa_r+0xa36>
 800d362:	9a00      	ldr	r2, [sp, #0]
 800d364:	9908      	ldr	r1, [sp, #32]
 800d366:	f802 3c01 	strb.w	r3, [r2, #-1]
 800d36a:	428a      	cmp	r2, r1
 800d36c:	d028      	beq.n	800d3c0 <_dtoa_r+0xb00>
 800d36e:	9902      	ldr	r1, [sp, #8]
 800d370:	2300      	movs	r3, #0
 800d372:	220a      	movs	r2, #10
 800d374:	4648      	mov	r0, r9
 800d376:	f000 f9d5 	bl	800d724 <__multadd>
 800d37a:	42af      	cmp	r7, r5
 800d37c:	9002      	str	r0, [sp, #8]
 800d37e:	f04f 0300 	mov.w	r3, #0
 800d382:	f04f 020a 	mov.w	r2, #10
 800d386:	4639      	mov	r1, r7
 800d388:	4648      	mov	r0, r9
 800d38a:	d107      	bne.n	800d39c <_dtoa_r+0xadc>
 800d38c:	f000 f9ca 	bl	800d724 <__multadd>
 800d390:	4607      	mov	r7, r0
 800d392:	4605      	mov	r5, r0
 800d394:	9b00      	ldr	r3, [sp, #0]
 800d396:	3301      	adds	r3, #1
 800d398:	9300      	str	r3, [sp, #0]
 800d39a:	e777      	b.n	800d28c <_dtoa_r+0x9cc>
 800d39c:	f000 f9c2 	bl	800d724 <__multadd>
 800d3a0:	4629      	mov	r1, r5
 800d3a2:	4607      	mov	r7, r0
 800d3a4:	2300      	movs	r3, #0
 800d3a6:	220a      	movs	r2, #10
 800d3a8:	4648      	mov	r0, r9
 800d3aa:	f000 f9bb 	bl	800d724 <__multadd>
 800d3ae:	4605      	mov	r5, r0
 800d3b0:	e7f0      	b.n	800d394 <_dtoa_r+0xad4>
 800d3b2:	f1bb 0f00 	cmp.w	fp, #0
 800d3b6:	bfcc      	ite	gt
 800d3b8:	465e      	movgt	r6, fp
 800d3ba:	2601      	movle	r6, #1
 800d3bc:	4456      	add	r6, sl
 800d3be:	2700      	movs	r7, #0
 800d3c0:	9902      	ldr	r1, [sp, #8]
 800d3c2:	9300      	str	r3, [sp, #0]
 800d3c4:	2201      	movs	r2, #1
 800d3c6:	4648      	mov	r0, r9
 800d3c8:	f000 fb9a 	bl	800db00 <__lshift>
 800d3cc:	4621      	mov	r1, r4
 800d3ce:	9002      	str	r0, [sp, #8]
 800d3d0:	f000 fc02 	bl	800dbd8 <__mcmp>
 800d3d4:	2800      	cmp	r0, #0
 800d3d6:	dcb4      	bgt.n	800d342 <_dtoa_r+0xa82>
 800d3d8:	d102      	bne.n	800d3e0 <_dtoa_r+0xb20>
 800d3da:	9b00      	ldr	r3, [sp, #0]
 800d3dc:	07db      	lsls	r3, r3, #31
 800d3de:	d4b0      	bmi.n	800d342 <_dtoa_r+0xa82>
 800d3e0:	4633      	mov	r3, r6
 800d3e2:	461e      	mov	r6, r3
 800d3e4:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800d3e8:	2a30      	cmp	r2, #48	@ 0x30
 800d3ea:	d0fa      	beq.n	800d3e2 <_dtoa_r+0xb22>
 800d3ec:	e4b5      	b.n	800cd5a <_dtoa_r+0x49a>
 800d3ee:	459a      	cmp	sl, r3
 800d3f0:	d1a8      	bne.n	800d344 <_dtoa_r+0xa84>
 800d3f2:	2331      	movs	r3, #49	@ 0x31
 800d3f4:	f108 0801 	add.w	r8, r8, #1
 800d3f8:	f88a 3000 	strb.w	r3, [sl]
 800d3fc:	e4ad      	b.n	800cd5a <_dtoa_r+0x49a>
 800d3fe:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800d400:	f8df a058 	ldr.w	sl, [pc, #88]	@ 800d45c <_dtoa_r+0xb9c>
 800d404:	b11b      	cbz	r3, 800d40e <_dtoa_r+0xb4e>
 800d406:	f10a 0308 	add.w	r3, sl, #8
 800d40a:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800d40c:	6013      	str	r3, [r2, #0]
 800d40e:	4650      	mov	r0, sl
 800d410:	b017      	add	sp, #92	@ 0x5c
 800d412:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d416:	9b07      	ldr	r3, [sp, #28]
 800d418:	2b01      	cmp	r3, #1
 800d41a:	f77f ae2e 	ble.w	800d07a <_dtoa_r+0x7ba>
 800d41e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800d420:	9308      	str	r3, [sp, #32]
 800d422:	2001      	movs	r0, #1
 800d424:	e64d      	b.n	800d0c2 <_dtoa_r+0x802>
 800d426:	f1bb 0f00 	cmp.w	fp, #0
 800d42a:	f77f aed9 	ble.w	800d1e0 <_dtoa_r+0x920>
 800d42e:	4656      	mov	r6, sl
 800d430:	9802      	ldr	r0, [sp, #8]
 800d432:	4621      	mov	r1, r4
 800d434:	f7ff f9bc 	bl	800c7b0 <quorem>
 800d438:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 800d43c:	f806 3b01 	strb.w	r3, [r6], #1
 800d440:	eba6 020a 	sub.w	r2, r6, sl
 800d444:	4593      	cmp	fp, r2
 800d446:	ddb4      	ble.n	800d3b2 <_dtoa_r+0xaf2>
 800d448:	9902      	ldr	r1, [sp, #8]
 800d44a:	2300      	movs	r3, #0
 800d44c:	220a      	movs	r2, #10
 800d44e:	4648      	mov	r0, r9
 800d450:	f000 f968 	bl	800d724 <__multadd>
 800d454:	9002      	str	r0, [sp, #8]
 800d456:	e7eb      	b.n	800d430 <_dtoa_r+0xb70>
 800d458:	0801095b 	.word	0x0801095b
 800d45c:	080108df 	.word	0x080108df

0800d460 <_free_r>:
 800d460:	b538      	push	{r3, r4, r5, lr}
 800d462:	4605      	mov	r5, r0
 800d464:	2900      	cmp	r1, #0
 800d466:	d041      	beq.n	800d4ec <_free_r+0x8c>
 800d468:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800d46c:	1f0c      	subs	r4, r1, #4
 800d46e:	2b00      	cmp	r3, #0
 800d470:	bfb8      	it	lt
 800d472:	18e4      	addlt	r4, r4, r3
 800d474:	f000 f8e8 	bl	800d648 <__malloc_lock>
 800d478:	4a1d      	ldr	r2, [pc, #116]	@ (800d4f0 <_free_r+0x90>)
 800d47a:	6813      	ldr	r3, [r2, #0]
 800d47c:	b933      	cbnz	r3, 800d48c <_free_r+0x2c>
 800d47e:	6063      	str	r3, [r4, #4]
 800d480:	6014      	str	r4, [r2, #0]
 800d482:	4628      	mov	r0, r5
 800d484:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800d488:	f000 b8e4 	b.w	800d654 <__malloc_unlock>
 800d48c:	42a3      	cmp	r3, r4
 800d48e:	d908      	bls.n	800d4a2 <_free_r+0x42>
 800d490:	6820      	ldr	r0, [r4, #0]
 800d492:	1821      	adds	r1, r4, r0
 800d494:	428b      	cmp	r3, r1
 800d496:	bf01      	itttt	eq
 800d498:	6819      	ldreq	r1, [r3, #0]
 800d49a:	685b      	ldreq	r3, [r3, #4]
 800d49c:	1809      	addeq	r1, r1, r0
 800d49e:	6021      	streq	r1, [r4, #0]
 800d4a0:	e7ed      	b.n	800d47e <_free_r+0x1e>
 800d4a2:	461a      	mov	r2, r3
 800d4a4:	685b      	ldr	r3, [r3, #4]
 800d4a6:	b10b      	cbz	r3, 800d4ac <_free_r+0x4c>
 800d4a8:	42a3      	cmp	r3, r4
 800d4aa:	d9fa      	bls.n	800d4a2 <_free_r+0x42>
 800d4ac:	6811      	ldr	r1, [r2, #0]
 800d4ae:	1850      	adds	r0, r2, r1
 800d4b0:	42a0      	cmp	r0, r4
 800d4b2:	d10b      	bne.n	800d4cc <_free_r+0x6c>
 800d4b4:	6820      	ldr	r0, [r4, #0]
 800d4b6:	4401      	add	r1, r0
 800d4b8:	1850      	adds	r0, r2, r1
 800d4ba:	4283      	cmp	r3, r0
 800d4bc:	6011      	str	r1, [r2, #0]
 800d4be:	d1e0      	bne.n	800d482 <_free_r+0x22>
 800d4c0:	6818      	ldr	r0, [r3, #0]
 800d4c2:	685b      	ldr	r3, [r3, #4]
 800d4c4:	6053      	str	r3, [r2, #4]
 800d4c6:	4408      	add	r0, r1
 800d4c8:	6010      	str	r0, [r2, #0]
 800d4ca:	e7da      	b.n	800d482 <_free_r+0x22>
 800d4cc:	d902      	bls.n	800d4d4 <_free_r+0x74>
 800d4ce:	230c      	movs	r3, #12
 800d4d0:	602b      	str	r3, [r5, #0]
 800d4d2:	e7d6      	b.n	800d482 <_free_r+0x22>
 800d4d4:	6820      	ldr	r0, [r4, #0]
 800d4d6:	1821      	adds	r1, r4, r0
 800d4d8:	428b      	cmp	r3, r1
 800d4da:	bf04      	itt	eq
 800d4dc:	6819      	ldreq	r1, [r3, #0]
 800d4de:	685b      	ldreq	r3, [r3, #4]
 800d4e0:	6063      	str	r3, [r4, #4]
 800d4e2:	bf04      	itt	eq
 800d4e4:	1809      	addeq	r1, r1, r0
 800d4e6:	6021      	streq	r1, [r4, #0]
 800d4e8:	6054      	str	r4, [r2, #4]
 800d4ea:	e7ca      	b.n	800d482 <_free_r+0x22>
 800d4ec:	bd38      	pop	{r3, r4, r5, pc}
 800d4ee:	bf00      	nop
 800d4f0:	200019f0 	.word	0x200019f0

0800d4f4 <malloc>:
 800d4f4:	4b02      	ldr	r3, [pc, #8]	@ (800d500 <malloc+0xc>)
 800d4f6:	4601      	mov	r1, r0
 800d4f8:	6818      	ldr	r0, [r3, #0]
 800d4fa:	f000 b825 	b.w	800d548 <_malloc_r>
 800d4fe:	bf00      	nop
 800d500:	20000218 	.word	0x20000218

0800d504 <sbrk_aligned>:
 800d504:	b570      	push	{r4, r5, r6, lr}
 800d506:	4e0f      	ldr	r6, [pc, #60]	@ (800d544 <sbrk_aligned+0x40>)
 800d508:	460c      	mov	r4, r1
 800d50a:	6831      	ldr	r1, [r6, #0]
 800d50c:	4605      	mov	r5, r0
 800d50e:	b911      	cbnz	r1, 800d516 <sbrk_aligned+0x12>
 800d510:	f002 f996 	bl	800f840 <_sbrk_r>
 800d514:	6030      	str	r0, [r6, #0]
 800d516:	4621      	mov	r1, r4
 800d518:	4628      	mov	r0, r5
 800d51a:	f002 f991 	bl	800f840 <_sbrk_r>
 800d51e:	1c43      	adds	r3, r0, #1
 800d520:	d103      	bne.n	800d52a <sbrk_aligned+0x26>
 800d522:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 800d526:	4620      	mov	r0, r4
 800d528:	bd70      	pop	{r4, r5, r6, pc}
 800d52a:	1cc4      	adds	r4, r0, #3
 800d52c:	f024 0403 	bic.w	r4, r4, #3
 800d530:	42a0      	cmp	r0, r4
 800d532:	d0f8      	beq.n	800d526 <sbrk_aligned+0x22>
 800d534:	1a21      	subs	r1, r4, r0
 800d536:	4628      	mov	r0, r5
 800d538:	f002 f982 	bl	800f840 <_sbrk_r>
 800d53c:	3001      	adds	r0, #1
 800d53e:	d1f2      	bne.n	800d526 <sbrk_aligned+0x22>
 800d540:	e7ef      	b.n	800d522 <sbrk_aligned+0x1e>
 800d542:	bf00      	nop
 800d544:	200019ec 	.word	0x200019ec

0800d548 <_malloc_r>:
 800d548:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d54c:	1ccd      	adds	r5, r1, #3
 800d54e:	f025 0503 	bic.w	r5, r5, #3
 800d552:	3508      	adds	r5, #8
 800d554:	2d0c      	cmp	r5, #12
 800d556:	bf38      	it	cc
 800d558:	250c      	movcc	r5, #12
 800d55a:	2d00      	cmp	r5, #0
 800d55c:	4606      	mov	r6, r0
 800d55e:	db01      	blt.n	800d564 <_malloc_r+0x1c>
 800d560:	42a9      	cmp	r1, r5
 800d562:	d904      	bls.n	800d56e <_malloc_r+0x26>
 800d564:	230c      	movs	r3, #12
 800d566:	6033      	str	r3, [r6, #0]
 800d568:	2000      	movs	r0, #0
 800d56a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d56e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800d644 <_malloc_r+0xfc>
 800d572:	f000 f869 	bl	800d648 <__malloc_lock>
 800d576:	f8d8 3000 	ldr.w	r3, [r8]
 800d57a:	461c      	mov	r4, r3
 800d57c:	bb44      	cbnz	r4, 800d5d0 <_malloc_r+0x88>
 800d57e:	4629      	mov	r1, r5
 800d580:	4630      	mov	r0, r6
 800d582:	f7ff ffbf 	bl	800d504 <sbrk_aligned>
 800d586:	1c43      	adds	r3, r0, #1
 800d588:	4604      	mov	r4, r0
 800d58a:	d158      	bne.n	800d63e <_malloc_r+0xf6>
 800d58c:	f8d8 4000 	ldr.w	r4, [r8]
 800d590:	4627      	mov	r7, r4
 800d592:	2f00      	cmp	r7, #0
 800d594:	d143      	bne.n	800d61e <_malloc_r+0xd6>
 800d596:	2c00      	cmp	r4, #0
 800d598:	d04b      	beq.n	800d632 <_malloc_r+0xea>
 800d59a:	6823      	ldr	r3, [r4, #0]
 800d59c:	4639      	mov	r1, r7
 800d59e:	4630      	mov	r0, r6
 800d5a0:	eb04 0903 	add.w	r9, r4, r3
 800d5a4:	f002 f94c 	bl	800f840 <_sbrk_r>
 800d5a8:	4581      	cmp	r9, r0
 800d5aa:	d142      	bne.n	800d632 <_malloc_r+0xea>
 800d5ac:	6821      	ldr	r1, [r4, #0]
 800d5ae:	1a6d      	subs	r5, r5, r1
 800d5b0:	4629      	mov	r1, r5
 800d5b2:	4630      	mov	r0, r6
 800d5b4:	f7ff ffa6 	bl	800d504 <sbrk_aligned>
 800d5b8:	3001      	adds	r0, #1
 800d5ba:	d03a      	beq.n	800d632 <_malloc_r+0xea>
 800d5bc:	6823      	ldr	r3, [r4, #0]
 800d5be:	442b      	add	r3, r5
 800d5c0:	6023      	str	r3, [r4, #0]
 800d5c2:	f8d8 3000 	ldr.w	r3, [r8]
 800d5c6:	685a      	ldr	r2, [r3, #4]
 800d5c8:	bb62      	cbnz	r2, 800d624 <_malloc_r+0xdc>
 800d5ca:	f8c8 7000 	str.w	r7, [r8]
 800d5ce:	e00f      	b.n	800d5f0 <_malloc_r+0xa8>
 800d5d0:	6822      	ldr	r2, [r4, #0]
 800d5d2:	1b52      	subs	r2, r2, r5
 800d5d4:	d420      	bmi.n	800d618 <_malloc_r+0xd0>
 800d5d6:	2a0b      	cmp	r2, #11
 800d5d8:	d917      	bls.n	800d60a <_malloc_r+0xc2>
 800d5da:	1961      	adds	r1, r4, r5
 800d5dc:	42a3      	cmp	r3, r4
 800d5de:	6025      	str	r5, [r4, #0]
 800d5e0:	bf18      	it	ne
 800d5e2:	6059      	strne	r1, [r3, #4]
 800d5e4:	6863      	ldr	r3, [r4, #4]
 800d5e6:	bf08      	it	eq
 800d5e8:	f8c8 1000 	streq.w	r1, [r8]
 800d5ec:	5162      	str	r2, [r4, r5]
 800d5ee:	604b      	str	r3, [r1, #4]
 800d5f0:	4630      	mov	r0, r6
 800d5f2:	f000 f82f 	bl	800d654 <__malloc_unlock>
 800d5f6:	f104 000b 	add.w	r0, r4, #11
 800d5fa:	1d23      	adds	r3, r4, #4
 800d5fc:	f020 0007 	bic.w	r0, r0, #7
 800d600:	1ac2      	subs	r2, r0, r3
 800d602:	bf1c      	itt	ne
 800d604:	1a1b      	subne	r3, r3, r0
 800d606:	50a3      	strne	r3, [r4, r2]
 800d608:	e7af      	b.n	800d56a <_malloc_r+0x22>
 800d60a:	6862      	ldr	r2, [r4, #4]
 800d60c:	42a3      	cmp	r3, r4
 800d60e:	bf0c      	ite	eq
 800d610:	f8c8 2000 	streq.w	r2, [r8]
 800d614:	605a      	strne	r2, [r3, #4]
 800d616:	e7eb      	b.n	800d5f0 <_malloc_r+0xa8>
 800d618:	4623      	mov	r3, r4
 800d61a:	6864      	ldr	r4, [r4, #4]
 800d61c:	e7ae      	b.n	800d57c <_malloc_r+0x34>
 800d61e:	463c      	mov	r4, r7
 800d620:	687f      	ldr	r7, [r7, #4]
 800d622:	e7b6      	b.n	800d592 <_malloc_r+0x4a>
 800d624:	461a      	mov	r2, r3
 800d626:	685b      	ldr	r3, [r3, #4]
 800d628:	42a3      	cmp	r3, r4
 800d62a:	d1fb      	bne.n	800d624 <_malloc_r+0xdc>
 800d62c:	2300      	movs	r3, #0
 800d62e:	6053      	str	r3, [r2, #4]
 800d630:	e7de      	b.n	800d5f0 <_malloc_r+0xa8>
 800d632:	230c      	movs	r3, #12
 800d634:	6033      	str	r3, [r6, #0]
 800d636:	4630      	mov	r0, r6
 800d638:	f000 f80c 	bl	800d654 <__malloc_unlock>
 800d63c:	e794      	b.n	800d568 <_malloc_r+0x20>
 800d63e:	6005      	str	r5, [r0, #0]
 800d640:	e7d6      	b.n	800d5f0 <_malloc_r+0xa8>
 800d642:	bf00      	nop
 800d644:	200019f0 	.word	0x200019f0

0800d648 <__malloc_lock>:
 800d648:	4801      	ldr	r0, [pc, #4]	@ (800d650 <__malloc_lock+0x8>)
 800d64a:	f7ff b8a8 	b.w	800c79e <__retarget_lock_acquire_recursive>
 800d64e:	bf00      	nop
 800d650:	200019e8 	.word	0x200019e8

0800d654 <__malloc_unlock>:
 800d654:	4801      	ldr	r0, [pc, #4]	@ (800d65c <__malloc_unlock+0x8>)
 800d656:	f7ff b8a3 	b.w	800c7a0 <__retarget_lock_release_recursive>
 800d65a:	bf00      	nop
 800d65c:	200019e8 	.word	0x200019e8

0800d660 <_Balloc>:
 800d660:	b570      	push	{r4, r5, r6, lr}
 800d662:	69c6      	ldr	r6, [r0, #28]
 800d664:	4604      	mov	r4, r0
 800d666:	460d      	mov	r5, r1
 800d668:	b976      	cbnz	r6, 800d688 <_Balloc+0x28>
 800d66a:	2010      	movs	r0, #16
 800d66c:	f7ff ff42 	bl	800d4f4 <malloc>
 800d670:	4602      	mov	r2, r0
 800d672:	61e0      	str	r0, [r4, #28]
 800d674:	b920      	cbnz	r0, 800d680 <_Balloc+0x20>
 800d676:	4b18      	ldr	r3, [pc, #96]	@ (800d6d8 <_Balloc+0x78>)
 800d678:	4818      	ldr	r0, [pc, #96]	@ (800d6dc <_Balloc+0x7c>)
 800d67a:	216b      	movs	r1, #107	@ 0x6b
 800d67c:	f002 f908 	bl	800f890 <__assert_func>
 800d680:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800d684:	6006      	str	r6, [r0, #0]
 800d686:	60c6      	str	r6, [r0, #12]
 800d688:	69e6      	ldr	r6, [r4, #28]
 800d68a:	68f3      	ldr	r3, [r6, #12]
 800d68c:	b183      	cbz	r3, 800d6b0 <_Balloc+0x50>
 800d68e:	69e3      	ldr	r3, [r4, #28]
 800d690:	68db      	ldr	r3, [r3, #12]
 800d692:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800d696:	b9b8      	cbnz	r0, 800d6c8 <_Balloc+0x68>
 800d698:	2101      	movs	r1, #1
 800d69a:	fa01 f605 	lsl.w	r6, r1, r5
 800d69e:	1d72      	adds	r2, r6, #5
 800d6a0:	0092      	lsls	r2, r2, #2
 800d6a2:	4620      	mov	r0, r4
 800d6a4:	f002 f912 	bl	800f8cc <_calloc_r>
 800d6a8:	b160      	cbz	r0, 800d6c4 <_Balloc+0x64>
 800d6aa:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800d6ae:	e00e      	b.n	800d6ce <_Balloc+0x6e>
 800d6b0:	2221      	movs	r2, #33	@ 0x21
 800d6b2:	2104      	movs	r1, #4
 800d6b4:	4620      	mov	r0, r4
 800d6b6:	f002 f909 	bl	800f8cc <_calloc_r>
 800d6ba:	69e3      	ldr	r3, [r4, #28]
 800d6bc:	60f0      	str	r0, [r6, #12]
 800d6be:	68db      	ldr	r3, [r3, #12]
 800d6c0:	2b00      	cmp	r3, #0
 800d6c2:	d1e4      	bne.n	800d68e <_Balloc+0x2e>
 800d6c4:	2000      	movs	r0, #0
 800d6c6:	bd70      	pop	{r4, r5, r6, pc}
 800d6c8:	6802      	ldr	r2, [r0, #0]
 800d6ca:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800d6ce:	2300      	movs	r3, #0
 800d6d0:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800d6d4:	e7f7      	b.n	800d6c6 <_Balloc+0x66>
 800d6d6:	bf00      	nop
 800d6d8:	080108ec 	.word	0x080108ec
 800d6dc:	0801096c 	.word	0x0801096c

0800d6e0 <_Bfree>:
 800d6e0:	b570      	push	{r4, r5, r6, lr}
 800d6e2:	69c6      	ldr	r6, [r0, #28]
 800d6e4:	4605      	mov	r5, r0
 800d6e6:	460c      	mov	r4, r1
 800d6e8:	b976      	cbnz	r6, 800d708 <_Bfree+0x28>
 800d6ea:	2010      	movs	r0, #16
 800d6ec:	f7ff ff02 	bl	800d4f4 <malloc>
 800d6f0:	4602      	mov	r2, r0
 800d6f2:	61e8      	str	r0, [r5, #28]
 800d6f4:	b920      	cbnz	r0, 800d700 <_Bfree+0x20>
 800d6f6:	4b09      	ldr	r3, [pc, #36]	@ (800d71c <_Bfree+0x3c>)
 800d6f8:	4809      	ldr	r0, [pc, #36]	@ (800d720 <_Bfree+0x40>)
 800d6fa:	218f      	movs	r1, #143	@ 0x8f
 800d6fc:	f002 f8c8 	bl	800f890 <__assert_func>
 800d700:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800d704:	6006      	str	r6, [r0, #0]
 800d706:	60c6      	str	r6, [r0, #12]
 800d708:	b13c      	cbz	r4, 800d71a <_Bfree+0x3a>
 800d70a:	69eb      	ldr	r3, [r5, #28]
 800d70c:	6862      	ldr	r2, [r4, #4]
 800d70e:	68db      	ldr	r3, [r3, #12]
 800d710:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800d714:	6021      	str	r1, [r4, #0]
 800d716:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800d71a:	bd70      	pop	{r4, r5, r6, pc}
 800d71c:	080108ec 	.word	0x080108ec
 800d720:	0801096c 	.word	0x0801096c

0800d724 <__multadd>:
 800d724:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d728:	690d      	ldr	r5, [r1, #16]
 800d72a:	4607      	mov	r7, r0
 800d72c:	460c      	mov	r4, r1
 800d72e:	461e      	mov	r6, r3
 800d730:	f101 0c14 	add.w	ip, r1, #20
 800d734:	2000      	movs	r0, #0
 800d736:	f8dc 3000 	ldr.w	r3, [ip]
 800d73a:	b299      	uxth	r1, r3
 800d73c:	fb02 6101 	mla	r1, r2, r1, r6
 800d740:	0c1e      	lsrs	r6, r3, #16
 800d742:	0c0b      	lsrs	r3, r1, #16
 800d744:	fb02 3306 	mla	r3, r2, r6, r3
 800d748:	b289      	uxth	r1, r1
 800d74a:	3001      	adds	r0, #1
 800d74c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800d750:	4285      	cmp	r5, r0
 800d752:	f84c 1b04 	str.w	r1, [ip], #4
 800d756:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800d75a:	dcec      	bgt.n	800d736 <__multadd+0x12>
 800d75c:	b30e      	cbz	r6, 800d7a2 <__multadd+0x7e>
 800d75e:	68a3      	ldr	r3, [r4, #8]
 800d760:	42ab      	cmp	r3, r5
 800d762:	dc19      	bgt.n	800d798 <__multadd+0x74>
 800d764:	6861      	ldr	r1, [r4, #4]
 800d766:	4638      	mov	r0, r7
 800d768:	3101      	adds	r1, #1
 800d76a:	f7ff ff79 	bl	800d660 <_Balloc>
 800d76e:	4680      	mov	r8, r0
 800d770:	b928      	cbnz	r0, 800d77e <__multadd+0x5a>
 800d772:	4602      	mov	r2, r0
 800d774:	4b0c      	ldr	r3, [pc, #48]	@ (800d7a8 <__multadd+0x84>)
 800d776:	480d      	ldr	r0, [pc, #52]	@ (800d7ac <__multadd+0x88>)
 800d778:	21ba      	movs	r1, #186	@ 0xba
 800d77a:	f002 f889 	bl	800f890 <__assert_func>
 800d77e:	6922      	ldr	r2, [r4, #16]
 800d780:	3202      	adds	r2, #2
 800d782:	f104 010c 	add.w	r1, r4, #12
 800d786:	0092      	lsls	r2, r2, #2
 800d788:	300c      	adds	r0, #12
 800d78a:	f002 f869 	bl	800f860 <memcpy>
 800d78e:	4621      	mov	r1, r4
 800d790:	4638      	mov	r0, r7
 800d792:	f7ff ffa5 	bl	800d6e0 <_Bfree>
 800d796:	4644      	mov	r4, r8
 800d798:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800d79c:	3501      	adds	r5, #1
 800d79e:	615e      	str	r6, [r3, #20]
 800d7a0:	6125      	str	r5, [r4, #16]
 800d7a2:	4620      	mov	r0, r4
 800d7a4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d7a8:	0801095b 	.word	0x0801095b
 800d7ac:	0801096c 	.word	0x0801096c

0800d7b0 <__s2b>:
 800d7b0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d7b4:	460c      	mov	r4, r1
 800d7b6:	4615      	mov	r5, r2
 800d7b8:	461f      	mov	r7, r3
 800d7ba:	2209      	movs	r2, #9
 800d7bc:	3308      	adds	r3, #8
 800d7be:	4606      	mov	r6, r0
 800d7c0:	fb93 f3f2 	sdiv	r3, r3, r2
 800d7c4:	2100      	movs	r1, #0
 800d7c6:	2201      	movs	r2, #1
 800d7c8:	429a      	cmp	r2, r3
 800d7ca:	db09      	blt.n	800d7e0 <__s2b+0x30>
 800d7cc:	4630      	mov	r0, r6
 800d7ce:	f7ff ff47 	bl	800d660 <_Balloc>
 800d7d2:	b940      	cbnz	r0, 800d7e6 <__s2b+0x36>
 800d7d4:	4602      	mov	r2, r0
 800d7d6:	4b19      	ldr	r3, [pc, #100]	@ (800d83c <__s2b+0x8c>)
 800d7d8:	4819      	ldr	r0, [pc, #100]	@ (800d840 <__s2b+0x90>)
 800d7da:	21d3      	movs	r1, #211	@ 0xd3
 800d7dc:	f002 f858 	bl	800f890 <__assert_func>
 800d7e0:	0052      	lsls	r2, r2, #1
 800d7e2:	3101      	adds	r1, #1
 800d7e4:	e7f0      	b.n	800d7c8 <__s2b+0x18>
 800d7e6:	9b08      	ldr	r3, [sp, #32]
 800d7e8:	6143      	str	r3, [r0, #20]
 800d7ea:	2d09      	cmp	r5, #9
 800d7ec:	f04f 0301 	mov.w	r3, #1
 800d7f0:	6103      	str	r3, [r0, #16]
 800d7f2:	dd16      	ble.n	800d822 <__s2b+0x72>
 800d7f4:	f104 0909 	add.w	r9, r4, #9
 800d7f8:	46c8      	mov	r8, r9
 800d7fa:	442c      	add	r4, r5
 800d7fc:	f818 3b01 	ldrb.w	r3, [r8], #1
 800d800:	4601      	mov	r1, r0
 800d802:	3b30      	subs	r3, #48	@ 0x30
 800d804:	220a      	movs	r2, #10
 800d806:	4630      	mov	r0, r6
 800d808:	f7ff ff8c 	bl	800d724 <__multadd>
 800d80c:	45a0      	cmp	r8, r4
 800d80e:	d1f5      	bne.n	800d7fc <__s2b+0x4c>
 800d810:	f1a5 0408 	sub.w	r4, r5, #8
 800d814:	444c      	add	r4, r9
 800d816:	1b2d      	subs	r5, r5, r4
 800d818:	1963      	adds	r3, r4, r5
 800d81a:	42bb      	cmp	r3, r7
 800d81c:	db04      	blt.n	800d828 <__s2b+0x78>
 800d81e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d822:	340a      	adds	r4, #10
 800d824:	2509      	movs	r5, #9
 800d826:	e7f6      	b.n	800d816 <__s2b+0x66>
 800d828:	f814 3b01 	ldrb.w	r3, [r4], #1
 800d82c:	4601      	mov	r1, r0
 800d82e:	3b30      	subs	r3, #48	@ 0x30
 800d830:	220a      	movs	r2, #10
 800d832:	4630      	mov	r0, r6
 800d834:	f7ff ff76 	bl	800d724 <__multadd>
 800d838:	e7ee      	b.n	800d818 <__s2b+0x68>
 800d83a:	bf00      	nop
 800d83c:	0801095b 	.word	0x0801095b
 800d840:	0801096c 	.word	0x0801096c

0800d844 <__hi0bits>:
 800d844:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800d848:	4603      	mov	r3, r0
 800d84a:	bf36      	itet	cc
 800d84c:	0403      	lslcc	r3, r0, #16
 800d84e:	2000      	movcs	r0, #0
 800d850:	2010      	movcc	r0, #16
 800d852:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800d856:	bf3c      	itt	cc
 800d858:	021b      	lslcc	r3, r3, #8
 800d85a:	3008      	addcc	r0, #8
 800d85c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800d860:	bf3c      	itt	cc
 800d862:	011b      	lslcc	r3, r3, #4
 800d864:	3004      	addcc	r0, #4
 800d866:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800d86a:	bf3c      	itt	cc
 800d86c:	009b      	lslcc	r3, r3, #2
 800d86e:	3002      	addcc	r0, #2
 800d870:	2b00      	cmp	r3, #0
 800d872:	db05      	blt.n	800d880 <__hi0bits+0x3c>
 800d874:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800d878:	f100 0001 	add.w	r0, r0, #1
 800d87c:	bf08      	it	eq
 800d87e:	2020      	moveq	r0, #32
 800d880:	4770      	bx	lr

0800d882 <__lo0bits>:
 800d882:	6803      	ldr	r3, [r0, #0]
 800d884:	4602      	mov	r2, r0
 800d886:	f013 0007 	ands.w	r0, r3, #7
 800d88a:	d00b      	beq.n	800d8a4 <__lo0bits+0x22>
 800d88c:	07d9      	lsls	r1, r3, #31
 800d88e:	d421      	bmi.n	800d8d4 <__lo0bits+0x52>
 800d890:	0798      	lsls	r0, r3, #30
 800d892:	bf49      	itett	mi
 800d894:	085b      	lsrmi	r3, r3, #1
 800d896:	089b      	lsrpl	r3, r3, #2
 800d898:	2001      	movmi	r0, #1
 800d89a:	6013      	strmi	r3, [r2, #0]
 800d89c:	bf5c      	itt	pl
 800d89e:	6013      	strpl	r3, [r2, #0]
 800d8a0:	2002      	movpl	r0, #2
 800d8a2:	4770      	bx	lr
 800d8a4:	b299      	uxth	r1, r3
 800d8a6:	b909      	cbnz	r1, 800d8ac <__lo0bits+0x2a>
 800d8a8:	0c1b      	lsrs	r3, r3, #16
 800d8aa:	2010      	movs	r0, #16
 800d8ac:	b2d9      	uxtb	r1, r3
 800d8ae:	b909      	cbnz	r1, 800d8b4 <__lo0bits+0x32>
 800d8b0:	3008      	adds	r0, #8
 800d8b2:	0a1b      	lsrs	r3, r3, #8
 800d8b4:	0719      	lsls	r1, r3, #28
 800d8b6:	bf04      	itt	eq
 800d8b8:	091b      	lsreq	r3, r3, #4
 800d8ba:	3004      	addeq	r0, #4
 800d8bc:	0799      	lsls	r1, r3, #30
 800d8be:	bf04      	itt	eq
 800d8c0:	089b      	lsreq	r3, r3, #2
 800d8c2:	3002      	addeq	r0, #2
 800d8c4:	07d9      	lsls	r1, r3, #31
 800d8c6:	d403      	bmi.n	800d8d0 <__lo0bits+0x4e>
 800d8c8:	085b      	lsrs	r3, r3, #1
 800d8ca:	f100 0001 	add.w	r0, r0, #1
 800d8ce:	d003      	beq.n	800d8d8 <__lo0bits+0x56>
 800d8d0:	6013      	str	r3, [r2, #0]
 800d8d2:	4770      	bx	lr
 800d8d4:	2000      	movs	r0, #0
 800d8d6:	4770      	bx	lr
 800d8d8:	2020      	movs	r0, #32
 800d8da:	4770      	bx	lr

0800d8dc <__i2b>:
 800d8dc:	b510      	push	{r4, lr}
 800d8de:	460c      	mov	r4, r1
 800d8e0:	2101      	movs	r1, #1
 800d8e2:	f7ff febd 	bl	800d660 <_Balloc>
 800d8e6:	4602      	mov	r2, r0
 800d8e8:	b928      	cbnz	r0, 800d8f6 <__i2b+0x1a>
 800d8ea:	4b05      	ldr	r3, [pc, #20]	@ (800d900 <__i2b+0x24>)
 800d8ec:	4805      	ldr	r0, [pc, #20]	@ (800d904 <__i2b+0x28>)
 800d8ee:	f240 1145 	movw	r1, #325	@ 0x145
 800d8f2:	f001 ffcd 	bl	800f890 <__assert_func>
 800d8f6:	2301      	movs	r3, #1
 800d8f8:	6144      	str	r4, [r0, #20]
 800d8fa:	6103      	str	r3, [r0, #16]
 800d8fc:	bd10      	pop	{r4, pc}
 800d8fe:	bf00      	nop
 800d900:	0801095b 	.word	0x0801095b
 800d904:	0801096c 	.word	0x0801096c

0800d908 <__multiply>:
 800d908:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d90c:	4617      	mov	r7, r2
 800d90e:	690a      	ldr	r2, [r1, #16]
 800d910:	693b      	ldr	r3, [r7, #16]
 800d912:	429a      	cmp	r2, r3
 800d914:	bfa8      	it	ge
 800d916:	463b      	movge	r3, r7
 800d918:	4689      	mov	r9, r1
 800d91a:	bfa4      	itt	ge
 800d91c:	460f      	movge	r7, r1
 800d91e:	4699      	movge	r9, r3
 800d920:	693d      	ldr	r5, [r7, #16]
 800d922:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800d926:	68bb      	ldr	r3, [r7, #8]
 800d928:	6879      	ldr	r1, [r7, #4]
 800d92a:	eb05 060a 	add.w	r6, r5, sl
 800d92e:	42b3      	cmp	r3, r6
 800d930:	b085      	sub	sp, #20
 800d932:	bfb8      	it	lt
 800d934:	3101      	addlt	r1, #1
 800d936:	f7ff fe93 	bl	800d660 <_Balloc>
 800d93a:	b930      	cbnz	r0, 800d94a <__multiply+0x42>
 800d93c:	4602      	mov	r2, r0
 800d93e:	4b41      	ldr	r3, [pc, #260]	@ (800da44 <__multiply+0x13c>)
 800d940:	4841      	ldr	r0, [pc, #260]	@ (800da48 <__multiply+0x140>)
 800d942:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800d946:	f001 ffa3 	bl	800f890 <__assert_func>
 800d94a:	f100 0414 	add.w	r4, r0, #20
 800d94e:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 800d952:	4623      	mov	r3, r4
 800d954:	2200      	movs	r2, #0
 800d956:	4573      	cmp	r3, lr
 800d958:	d320      	bcc.n	800d99c <__multiply+0x94>
 800d95a:	f107 0814 	add.w	r8, r7, #20
 800d95e:	f109 0114 	add.w	r1, r9, #20
 800d962:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 800d966:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 800d96a:	9302      	str	r3, [sp, #8]
 800d96c:	1beb      	subs	r3, r5, r7
 800d96e:	3b15      	subs	r3, #21
 800d970:	f023 0303 	bic.w	r3, r3, #3
 800d974:	3304      	adds	r3, #4
 800d976:	3715      	adds	r7, #21
 800d978:	42bd      	cmp	r5, r7
 800d97a:	bf38      	it	cc
 800d97c:	2304      	movcc	r3, #4
 800d97e:	9301      	str	r3, [sp, #4]
 800d980:	9b02      	ldr	r3, [sp, #8]
 800d982:	9103      	str	r1, [sp, #12]
 800d984:	428b      	cmp	r3, r1
 800d986:	d80c      	bhi.n	800d9a2 <__multiply+0x9a>
 800d988:	2e00      	cmp	r6, #0
 800d98a:	dd03      	ble.n	800d994 <__multiply+0x8c>
 800d98c:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800d990:	2b00      	cmp	r3, #0
 800d992:	d055      	beq.n	800da40 <__multiply+0x138>
 800d994:	6106      	str	r6, [r0, #16]
 800d996:	b005      	add	sp, #20
 800d998:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d99c:	f843 2b04 	str.w	r2, [r3], #4
 800d9a0:	e7d9      	b.n	800d956 <__multiply+0x4e>
 800d9a2:	f8b1 a000 	ldrh.w	sl, [r1]
 800d9a6:	f1ba 0f00 	cmp.w	sl, #0
 800d9aa:	d01f      	beq.n	800d9ec <__multiply+0xe4>
 800d9ac:	46c4      	mov	ip, r8
 800d9ae:	46a1      	mov	r9, r4
 800d9b0:	2700      	movs	r7, #0
 800d9b2:	f85c 2b04 	ldr.w	r2, [ip], #4
 800d9b6:	f8d9 3000 	ldr.w	r3, [r9]
 800d9ba:	fa1f fb82 	uxth.w	fp, r2
 800d9be:	b29b      	uxth	r3, r3
 800d9c0:	fb0a 330b 	mla	r3, sl, fp, r3
 800d9c4:	443b      	add	r3, r7
 800d9c6:	f8d9 7000 	ldr.w	r7, [r9]
 800d9ca:	0c12      	lsrs	r2, r2, #16
 800d9cc:	0c3f      	lsrs	r7, r7, #16
 800d9ce:	fb0a 7202 	mla	r2, sl, r2, r7
 800d9d2:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 800d9d6:	b29b      	uxth	r3, r3
 800d9d8:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800d9dc:	4565      	cmp	r5, ip
 800d9de:	f849 3b04 	str.w	r3, [r9], #4
 800d9e2:	ea4f 4712 	mov.w	r7, r2, lsr #16
 800d9e6:	d8e4      	bhi.n	800d9b2 <__multiply+0xaa>
 800d9e8:	9b01      	ldr	r3, [sp, #4]
 800d9ea:	50e7      	str	r7, [r4, r3]
 800d9ec:	9b03      	ldr	r3, [sp, #12]
 800d9ee:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800d9f2:	3104      	adds	r1, #4
 800d9f4:	f1b9 0f00 	cmp.w	r9, #0
 800d9f8:	d020      	beq.n	800da3c <__multiply+0x134>
 800d9fa:	6823      	ldr	r3, [r4, #0]
 800d9fc:	4647      	mov	r7, r8
 800d9fe:	46a4      	mov	ip, r4
 800da00:	f04f 0a00 	mov.w	sl, #0
 800da04:	f8b7 b000 	ldrh.w	fp, [r7]
 800da08:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 800da0c:	fb09 220b 	mla	r2, r9, fp, r2
 800da10:	4452      	add	r2, sl
 800da12:	b29b      	uxth	r3, r3
 800da14:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800da18:	f84c 3b04 	str.w	r3, [ip], #4
 800da1c:	f857 3b04 	ldr.w	r3, [r7], #4
 800da20:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800da24:	f8bc 3000 	ldrh.w	r3, [ip]
 800da28:	fb09 330a 	mla	r3, r9, sl, r3
 800da2c:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 800da30:	42bd      	cmp	r5, r7
 800da32:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800da36:	d8e5      	bhi.n	800da04 <__multiply+0xfc>
 800da38:	9a01      	ldr	r2, [sp, #4]
 800da3a:	50a3      	str	r3, [r4, r2]
 800da3c:	3404      	adds	r4, #4
 800da3e:	e79f      	b.n	800d980 <__multiply+0x78>
 800da40:	3e01      	subs	r6, #1
 800da42:	e7a1      	b.n	800d988 <__multiply+0x80>
 800da44:	0801095b 	.word	0x0801095b
 800da48:	0801096c 	.word	0x0801096c

0800da4c <__pow5mult>:
 800da4c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800da50:	4615      	mov	r5, r2
 800da52:	f012 0203 	ands.w	r2, r2, #3
 800da56:	4607      	mov	r7, r0
 800da58:	460e      	mov	r6, r1
 800da5a:	d007      	beq.n	800da6c <__pow5mult+0x20>
 800da5c:	4c25      	ldr	r4, [pc, #148]	@ (800daf4 <__pow5mult+0xa8>)
 800da5e:	3a01      	subs	r2, #1
 800da60:	2300      	movs	r3, #0
 800da62:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800da66:	f7ff fe5d 	bl	800d724 <__multadd>
 800da6a:	4606      	mov	r6, r0
 800da6c:	10ad      	asrs	r5, r5, #2
 800da6e:	d03d      	beq.n	800daec <__pow5mult+0xa0>
 800da70:	69fc      	ldr	r4, [r7, #28]
 800da72:	b97c      	cbnz	r4, 800da94 <__pow5mult+0x48>
 800da74:	2010      	movs	r0, #16
 800da76:	f7ff fd3d 	bl	800d4f4 <malloc>
 800da7a:	4602      	mov	r2, r0
 800da7c:	61f8      	str	r0, [r7, #28]
 800da7e:	b928      	cbnz	r0, 800da8c <__pow5mult+0x40>
 800da80:	4b1d      	ldr	r3, [pc, #116]	@ (800daf8 <__pow5mult+0xac>)
 800da82:	481e      	ldr	r0, [pc, #120]	@ (800dafc <__pow5mult+0xb0>)
 800da84:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800da88:	f001 ff02 	bl	800f890 <__assert_func>
 800da8c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800da90:	6004      	str	r4, [r0, #0]
 800da92:	60c4      	str	r4, [r0, #12]
 800da94:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800da98:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800da9c:	b94c      	cbnz	r4, 800dab2 <__pow5mult+0x66>
 800da9e:	f240 2171 	movw	r1, #625	@ 0x271
 800daa2:	4638      	mov	r0, r7
 800daa4:	f7ff ff1a 	bl	800d8dc <__i2b>
 800daa8:	2300      	movs	r3, #0
 800daaa:	f8c8 0008 	str.w	r0, [r8, #8]
 800daae:	4604      	mov	r4, r0
 800dab0:	6003      	str	r3, [r0, #0]
 800dab2:	f04f 0900 	mov.w	r9, #0
 800dab6:	07eb      	lsls	r3, r5, #31
 800dab8:	d50a      	bpl.n	800dad0 <__pow5mult+0x84>
 800daba:	4631      	mov	r1, r6
 800dabc:	4622      	mov	r2, r4
 800dabe:	4638      	mov	r0, r7
 800dac0:	f7ff ff22 	bl	800d908 <__multiply>
 800dac4:	4631      	mov	r1, r6
 800dac6:	4680      	mov	r8, r0
 800dac8:	4638      	mov	r0, r7
 800daca:	f7ff fe09 	bl	800d6e0 <_Bfree>
 800dace:	4646      	mov	r6, r8
 800dad0:	106d      	asrs	r5, r5, #1
 800dad2:	d00b      	beq.n	800daec <__pow5mult+0xa0>
 800dad4:	6820      	ldr	r0, [r4, #0]
 800dad6:	b938      	cbnz	r0, 800dae8 <__pow5mult+0x9c>
 800dad8:	4622      	mov	r2, r4
 800dada:	4621      	mov	r1, r4
 800dadc:	4638      	mov	r0, r7
 800dade:	f7ff ff13 	bl	800d908 <__multiply>
 800dae2:	6020      	str	r0, [r4, #0]
 800dae4:	f8c0 9000 	str.w	r9, [r0]
 800dae8:	4604      	mov	r4, r0
 800daea:	e7e4      	b.n	800dab6 <__pow5mult+0x6a>
 800daec:	4630      	mov	r0, r6
 800daee:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800daf2:	bf00      	nop
 800daf4:	08010a98 	.word	0x08010a98
 800daf8:	080108ec 	.word	0x080108ec
 800dafc:	0801096c 	.word	0x0801096c

0800db00 <__lshift>:
 800db00:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800db04:	460c      	mov	r4, r1
 800db06:	6849      	ldr	r1, [r1, #4]
 800db08:	6923      	ldr	r3, [r4, #16]
 800db0a:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800db0e:	68a3      	ldr	r3, [r4, #8]
 800db10:	4607      	mov	r7, r0
 800db12:	4691      	mov	r9, r2
 800db14:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800db18:	f108 0601 	add.w	r6, r8, #1
 800db1c:	42b3      	cmp	r3, r6
 800db1e:	db0b      	blt.n	800db38 <__lshift+0x38>
 800db20:	4638      	mov	r0, r7
 800db22:	f7ff fd9d 	bl	800d660 <_Balloc>
 800db26:	4605      	mov	r5, r0
 800db28:	b948      	cbnz	r0, 800db3e <__lshift+0x3e>
 800db2a:	4602      	mov	r2, r0
 800db2c:	4b28      	ldr	r3, [pc, #160]	@ (800dbd0 <__lshift+0xd0>)
 800db2e:	4829      	ldr	r0, [pc, #164]	@ (800dbd4 <__lshift+0xd4>)
 800db30:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800db34:	f001 feac 	bl	800f890 <__assert_func>
 800db38:	3101      	adds	r1, #1
 800db3a:	005b      	lsls	r3, r3, #1
 800db3c:	e7ee      	b.n	800db1c <__lshift+0x1c>
 800db3e:	2300      	movs	r3, #0
 800db40:	f100 0114 	add.w	r1, r0, #20
 800db44:	f100 0210 	add.w	r2, r0, #16
 800db48:	4618      	mov	r0, r3
 800db4a:	4553      	cmp	r3, sl
 800db4c:	db33      	blt.n	800dbb6 <__lshift+0xb6>
 800db4e:	6920      	ldr	r0, [r4, #16]
 800db50:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800db54:	f104 0314 	add.w	r3, r4, #20
 800db58:	f019 091f 	ands.w	r9, r9, #31
 800db5c:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800db60:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800db64:	d02b      	beq.n	800dbbe <__lshift+0xbe>
 800db66:	f1c9 0e20 	rsb	lr, r9, #32
 800db6a:	468a      	mov	sl, r1
 800db6c:	2200      	movs	r2, #0
 800db6e:	6818      	ldr	r0, [r3, #0]
 800db70:	fa00 f009 	lsl.w	r0, r0, r9
 800db74:	4310      	orrs	r0, r2
 800db76:	f84a 0b04 	str.w	r0, [sl], #4
 800db7a:	f853 2b04 	ldr.w	r2, [r3], #4
 800db7e:	459c      	cmp	ip, r3
 800db80:	fa22 f20e 	lsr.w	r2, r2, lr
 800db84:	d8f3      	bhi.n	800db6e <__lshift+0x6e>
 800db86:	ebac 0304 	sub.w	r3, ip, r4
 800db8a:	3b15      	subs	r3, #21
 800db8c:	f023 0303 	bic.w	r3, r3, #3
 800db90:	3304      	adds	r3, #4
 800db92:	f104 0015 	add.w	r0, r4, #21
 800db96:	4560      	cmp	r0, ip
 800db98:	bf88      	it	hi
 800db9a:	2304      	movhi	r3, #4
 800db9c:	50ca      	str	r2, [r1, r3]
 800db9e:	b10a      	cbz	r2, 800dba4 <__lshift+0xa4>
 800dba0:	f108 0602 	add.w	r6, r8, #2
 800dba4:	3e01      	subs	r6, #1
 800dba6:	4638      	mov	r0, r7
 800dba8:	612e      	str	r6, [r5, #16]
 800dbaa:	4621      	mov	r1, r4
 800dbac:	f7ff fd98 	bl	800d6e0 <_Bfree>
 800dbb0:	4628      	mov	r0, r5
 800dbb2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800dbb6:	f842 0f04 	str.w	r0, [r2, #4]!
 800dbba:	3301      	adds	r3, #1
 800dbbc:	e7c5      	b.n	800db4a <__lshift+0x4a>
 800dbbe:	3904      	subs	r1, #4
 800dbc0:	f853 2b04 	ldr.w	r2, [r3], #4
 800dbc4:	f841 2f04 	str.w	r2, [r1, #4]!
 800dbc8:	459c      	cmp	ip, r3
 800dbca:	d8f9      	bhi.n	800dbc0 <__lshift+0xc0>
 800dbcc:	e7ea      	b.n	800dba4 <__lshift+0xa4>
 800dbce:	bf00      	nop
 800dbd0:	0801095b 	.word	0x0801095b
 800dbd4:	0801096c 	.word	0x0801096c

0800dbd8 <__mcmp>:
 800dbd8:	690a      	ldr	r2, [r1, #16]
 800dbda:	4603      	mov	r3, r0
 800dbdc:	6900      	ldr	r0, [r0, #16]
 800dbde:	1a80      	subs	r0, r0, r2
 800dbe0:	b530      	push	{r4, r5, lr}
 800dbe2:	d10e      	bne.n	800dc02 <__mcmp+0x2a>
 800dbe4:	3314      	adds	r3, #20
 800dbe6:	3114      	adds	r1, #20
 800dbe8:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800dbec:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800dbf0:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800dbf4:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800dbf8:	4295      	cmp	r5, r2
 800dbfa:	d003      	beq.n	800dc04 <__mcmp+0x2c>
 800dbfc:	d205      	bcs.n	800dc0a <__mcmp+0x32>
 800dbfe:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800dc02:	bd30      	pop	{r4, r5, pc}
 800dc04:	42a3      	cmp	r3, r4
 800dc06:	d3f3      	bcc.n	800dbf0 <__mcmp+0x18>
 800dc08:	e7fb      	b.n	800dc02 <__mcmp+0x2a>
 800dc0a:	2001      	movs	r0, #1
 800dc0c:	e7f9      	b.n	800dc02 <__mcmp+0x2a>
	...

0800dc10 <__mdiff>:
 800dc10:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800dc14:	4689      	mov	r9, r1
 800dc16:	4606      	mov	r6, r0
 800dc18:	4611      	mov	r1, r2
 800dc1a:	4648      	mov	r0, r9
 800dc1c:	4614      	mov	r4, r2
 800dc1e:	f7ff ffdb 	bl	800dbd8 <__mcmp>
 800dc22:	1e05      	subs	r5, r0, #0
 800dc24:	d112      	bne.n	800dc4c <__mdiff+0x3c>
 800dc26:	4629      	mov	r1, r5
 800dc28:	4630      	mov	r0, r6
 800dc2a:	f7ff fd19 	bl	800d660 <_Balloc>
 800dc2e:	4602      	mov	r2, r0
 800dc30:	b928      	cbnz	r0, 800dc3e <__mdiff+0x2e>
 800dc32:	4b3f      	ldr	r3, [pc, #252]	@ (800dd30 <__mdiff+0x120>)
 800dc34:	f240 2137 	movw	r1, #567	@ 0x237
 800dc38:	483e      	ldr	r0, [pc, #248]	@ (800dd34 <__mdiff+0x124>)
 800dc3a:	f001 fe29 	bl	800f890 <__assert_func>
 800dc3e:	2301      	movs	r3, #1
 800dc40:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800dc44:	4610      	mov	r0, r2
 800dc46:	b003      	add	sp, #12
 800dc48:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800dc4c:	bfbc      	itt	lt
 800dc4e:	464b      	movlt	r3, r9
 800dc50:	46a1      	movlt	r9, r4
 800dc52:	4630      	mov	r0, r6
 800dc54:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800dc58:	bfba      	itte	lt
 800dc5a:	461c      	movlt	r4, r3
 800dc5c:	2501      	movlt	r5, #1
 800dc5e:	2500      	movge	r5, #0
 800dc60:	f7ff fcfe 	bl	800d660 <_Balloc>
 800dc64:	4602      	mov	r2, r0
 800dc66:	b918      	cbnz	r0, 800dc70 <__mdiff+0x60>
 800dc68:	4b31      	ldr	r3, [pc, #196]	@ (800dd30 <__mdiff+0x120>)
 800dc6a:	f240 2145 	movw	r1, #581	@ 0x245
 800dc6e:	e7e3      	b.n	800dc38 <__mdiff+0x28>
 800dc70:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800dc74:	6926      	ldr	r6, [r4, #16]
 800dc76:	60c5      	str	r5, [r0, #12]
 800dc78:	f109 0310 	add.w	r3, r9, #16
 800dc7c:	f109 0514 	add.w	r5, r9, #20
 800dc80:	f104 0e14 	add.w	lr, r4, #20
 800dc84:	f100 0b14 	add.w	fp, r0, #20
 800dc88:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800dc8c:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800dc90:	9301      	str	r3, [sp, #4]
 800dc92:	46d9      	mov	r9, fp
 800dc94:	f04f 0c00 	mov.w	ip, #0
 800dc98:	9b01      	ldr	r3, [sp, #4]
 800dc9a:	f85e 0b04 	ldr.w	r0, [lr], #4
 800dc9e:	f853 af04 	ldr.w	sl, [r3, #4]!
 800dca2:	9301      	str	r3, [sp, #4]
 800dca4:	fa1f f38a 	uxth.w	r3, sl
 800dca8:	4619      	mov	r1, r3
 800dcaa:	b283      	uxth	r3, r0
 800dcac:	1acb      	subs	r3, r1, r3
 800dcae:	0c00      	lsrs	r0, r0, #16
 800dcb0:	4463      	add	r3, ip
 800dcb2:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800dcb6:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800dcba:	b29b      	uxth	r3, r3
 800dcbc:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800dcc0:	4576      	cmp	r6, lr
 800dcc2:	f849 3b04 	str.w	r3, [r9], #4
 800dcc6:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800dcca:	d8e5      	bhi.n	800dc98 <__mdiff+0x88>
 800dccc:	1b33      	subs	r3, r6, r4
 800dcce:	3b15      	subs	r3, #21
 800dcd0:	f023 0303 	bic.w	r3, r3, #3
 800dcd4:	3415      	adds	r4, #21
 800dcd6:	3304      	adds	r3, #4
 800dcd8:	42a6      	cmp	r6, r4
 800dcda:	bf38      	it	cc
 800dcdc:	2304      	movcc	r3, #4
 800dcde:	441d      	add	r5, r3
 800dce0:	445b      	add	r3, fp
 800dce2:	461e      	mov	r6, r3
 800dce4:	462c      	mov	r4, r5
 800dce6:	4544      	cmp	r4, r8
 800dce8:	d30e      	bcc.n	800dd08 <__mdiff+0xf8>
 800dcea:	f108 0103 	add.w	r1, r8, #3
 800dcee:	1b49      	subs	r1, r1, r5
 800dcf0:	f021 0103 	bic.w	r1, r1, #3
 800dcf4:	3d03      	subs	r5, #3
 800dcf6:	45a8      	cmp	r8, r5
 800dcf8:	bf38      	it	cc
 800dcfa:	2100      	movcc	r1, #0
 800dcfc:	440b      	add	r3, r1
 800dcfe:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800dd02:	b191      	cbz	r1, 800dd2a <__mdiff+0x11a>
 800dd04:	6117      	str	r7, [r2, #16]
 800dd06:	e79d      	b.n	800dc44 <__mdiff+0x34>
 800dd08:	f854 1b04 	ldr.w	r1, [r4], #4
 800dd0c:	46e6      	mov	lr, ip
 800dd0e:	0c08      	lsrs	r0, r1, #16
 800dd10:	fa1c fc81 	uxtah	ip, ip, r1
 800dd14:	4471      	add	r1, lr
 800dd16:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800dd1a:	b289      	uxth	r1, r1
 800dd1c:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800dd20:	f846 1b04 	str.w	r1, [r6], #4
 800dd24:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800dd28:	e7dd      	b.n	800dce6 <__mdiff+0xd6>
 800dd2a:	3f01      	subs	r7, #1
 800dd2c:	e7e7      	b.n	800dcfe <__mdiff+0xee>
 800dd2e:	bf00      	nop
 800dd30:	0801095b 	.word	0x0801095b
 800dd34:	0801096c 	.word	0x0801096c

0800dd38 <__ulp>:
 800dd38:	b082      	sub	sp, #8
 800dd3a:	ed8d 0b00 	vstr	d0, [sp]
 800dd3e:	9a01      	ldr	r2, [sp, #4]
 800dd40:	4b0f      	ldr	r3, [pc, #60]	@ (800dd80 <__ulp+0x48>)
 800dd42:	4013      	ands	r3, r2
 800dd44:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 800dd48:	2b00      	cmp	r3, #0
 800dd4a:	dc08      	bgt.n	800dd5e <__ulp+0x26>
 800dd4c:	425b      	negs	r3, r3
 800dd4e:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 800dd52:	ea4f 5223 	mov.w	r2, r3, asr #20
 800dd56:	da04      	bge.n	800dd62 <__ulp+0x2a>
 800dd58:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 800dd5c:	4113      	asrs	r3, r2
 800dd5e:	2200      	movs	r2, #0
 800dd60:	e008      	b.n	800dd74 <__ulp+0x3c>
 800dd62:	f1a2 0314 	sub.w	r3, r2, #20
 800dd66:	2b1e      	cmp	r3, #30
 800dd68:	bfda      	itte	le
 800dd6a:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 800dd6e:	40da      	lsrle	r2, r3
 800dd70:	2201      	movgt	r2, #1
 800dd72:	2300      	movs	r3, #0
 800dd74:	4619      	mov	r1, r3
 800dd76:	4610      	mov	r0, r2
 800dd78:	ec41 0b10 	vmov	d0, r0, r1
 800dd7c:	b002      	add	sp, #8
 800dd7e:	4770      	bx	lr
 800dd80:	7ff00000 	.word	0x7ff00000

0800dd84 <__b2d>:
 800dd84:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800dd88:	6906      	ldr	r6, [r0, #16]
 800dd8a:	f100 0814 	add.w	r8, r0, #20
 800dd8e:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 800dd92:	1f37      	subs	r7, r6, #4
 800dd94:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800dd98:	4610      	mov	r0, r2
 800dd9a:	f7ff fd53 	bl	800d844 <__hi0bits>
 800dd9e:	f1c0 0320 	rsb	r3, r0, #32
 800dda2:	280a      	cmp	r0, #10
 800dda4:	600b      	str	r3, [r1, #0]
 800dda6:	491b      	ldr	r1, [pc, #108]	@ (800de14 <__b2d+0x90>)
 800dda8:	dc15      	bgt.n	800ddd6 <__b2d+0x52>
 800ddaa:	f1c0 0c0b 	rsb	ip, r0, #11
 800ddae:	fa22 f30c 	lsr.w	r3, r2, ip
 800ddb2:	45b8      	cmp	r8, r7
 800ddb4:	ea43 0501 	orr.w	r5, r3, r1
 800ddb8:	bf34      	ite	cc
 800ddba:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800ddbe:	2300      	movcs	r3, #0
 800ddc0:	3015      	adds	r0, #21
 800ddc2:	fa02 f000 	lsl.w	r0, r2, r0
 800ddc6:	fa23 f30c 	lsr.w	r3, r3, ip
 800ddca:	4303      	orrs	r3, r0
 800ddcc:	461c      	mov	r4, r3
 800ddce:	ec45 4b10 	vmov	d0, r4, r5
 800ddd2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ddd6:	45b8      	cmp	r8, r7
 800ddd8:	bf3a      	itte	cc
 800ddda:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800ddde:	f1a6 0708 	subcc.w	r7, r6, #8
 800dde2:	2300      	movcs	r3, #0
 800dde4:	380b      	subs	r0, #11
 800dde6:	d012      	beq.n	800de0e <__b2d+0x8a>
 800dde8:	f1c0 0120 	rsb	r1, r0, #32
 800ddec:	fa23 f401 	lsr.w	r4, r3, r1
 800ddf0:	4082      	lsls	r2, r0
 800ddf2:	4322      	orrs	r2, r4
 800ddf4:	4547      	cmp	r7, r8
 800ddf6:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 800ddfa:	bf8c      	ite	hi
 800ddfc:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 800de00:	2200      	movls	r2, #0
 800de02:	4083      	lsls	r3, r0
 800de04:	40ca      	lsrs	r2, r1
 800de06:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 800de0a:	4313      	orrs	r3, r2
 800de0c:	e7de      	b.n	800ddcc <__b2d+0x48>
 800de0e:	ea42 0501 	orr.w	r5, r2, r1
 800de12:	e7db      	b.n	800ddcc <__b2d+0x48>
 800de14:	3ff00000 	.word	0x3ff00000

0800de18 <__d2b>:
 800de18:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800de1c:	460f      	mov	r7, r1
 800de1e:	2101      	movs	r1, #1
 800de20:	ec59 8b10 	vmov	r8, r9, d0
 800de24:	4616      	mov	r6, r2
 800de26:	f7ff fc1b 	bl	800d660 <_Balloc>
 800de2a:	4604      	mov	r4, r0
 800de2c:	b930      	cbnz	r0, 800de3c <__d2b+0x24>
 800de2e:	4602      	mov	r2, r0
 800de30:	4b23      	ldr	r3, [pc, #140]	@ (800dec0 <__d2b+0xa8>)
 800de32:	4824      	ldr	r0, [pc, #144]	@ (800dec4 <__d2b+0xac>)
 800de34:	f240 310f 	movw	r1, #783	@ 0x30f
 800de38:	f001 fd2a 	bl	800f890 <__assert_func>
 800de3c:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800de40:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800de44:	b10d      	cbz	r5, 800de4a <__d2b+0x32>
 800de46:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800de4a:	9301      	str	r3, [sp, #4]
 800de4c:	f1b8 0300 	subs.w	r3, r8, #0
 800de50:	d023      	beq.n	800de9a <__d2b+0x82>
 800de52:	4668      	mov	r0, sp
 800de54:	9300      	str	r3, [sp, #0]
 800de56:	f7ff fd14 	bl	800d882 <__lo0bits>
 800de5a:	e9dd 1200 	ldrd	r1, r2, [sp]
 800de5e:	b1d0      	cbz	r0, 800de96 <__d2b+0x7e>
 800de60:	f1c0 0320 	rsb	r3, r0, #32
 800de64:	fa02 f303 	lsl.w	r3, r2, r3
 800de68:	430b      	orrs	r3, r1
 800de6a:	40c2      	lsrs	r2, r0
 800de6c:	6163      	str	r3, [r4, #20]
 800de6e:	9201      	str	r2, [sp, #4]
 800de70:	9b01      	ldr	r3, [sp, #4]
 800de72:	61a3      	str	r3, [r4, #24]
 800de74:	2b00      	cmp	r3, #0
 800de76:	bf0c      	ite	eq
 800de78:	2201      	moveq	r2, #1
 800de7a:	2202      	movne	r2, #2
 800de7c:	6122      	str	r2, [r4, #16]
 800de7e:	b1a5      	cbz	r5, 800deaa <__d2b+0x92>
 800de80:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800de84:	4405      	add	r5, r0
 800de86:	603d      	str	r5, [r7, #0]
 800de88:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800de8c:	6030      	str	r0, [r6, #0]
 800de8e:	4620      	mov	r0, r4
 800de90:	b003      	add	sp, #12
 800de92:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800de96:	6161      	str	r1, [r4, #20]
 800de98:	e7ea      	b.n	800de70 <__d2b+0x58>
 800de9a:	a801      	add	r0, sp, #4
 800de9c:	f7ff fcf1 	bl	800d882 <__lo0bits>
 800dea0:	9b01      	ldr	r3, [sp, #4]
 800dea2:	6163      	str	r3, [r4, #20]
 800dea4:	3020      	adds	r0, #32
 800dea6:	2201      	movs	r2, #1
 800dea8:	e7e8      	b.n	800de7c <__d2b+0x64>
 800deaa:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800deae:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800deb2:	6038      	str	r0, [r7, #0]
 800deb4:	6918      	ldr	r0, [r3, #16]
 800deb6:	f7ff fcc5 	bl	800d844 <__hi0bits>
 800deba:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800debe:	e7e5      	b.n	800de8c <__d2b+0x74>
 800dec0:	0801095b 	.word	0x0801095b
 800dec4:	0801096c 	.word	0x0801096c

0800dec8 <__ratio>:
 800dec8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800decc:	b085      	sub	sp, #20
 800dece:	e9cd 1000 	strd	r1, r0, [sp]
 800ded2:	a902      	add	r1, sp, #8
 800ded4:	f7ff ff56 	bl	800dd84 <__b2d>
 800ded8:	9800      	ldr	r0, [sp, #0]
 800deda:	a903      	add	r1, sp, #12
 800dedc:	ec55 4b10 	vmov	r4, r5, d0
 800dee0:	f7ff ff50 	bl	800dd84 <__b2d>
 800dee4:	9b01      	ldr	r3, [sp, #4]
 800dee6:	6919      	ldr	r1, [r3, #16]
 800dee8:	9b00      	ldr	r3, [sp, #0]
 800deea:	691b      	ldr	r3, [r3, #16]
 800deec:	1ac9      	subs	r1, r1, r3
 800deee:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 800def2:	1a9b      	subs	r3, r3, r2
 800def4:	ec5b ab10 	vmov	sl, fp, d0
 800def8:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 800defc:	2b00      	cmp	r3, #0
 800defe:	bfce      	itee	gt
 800df00:	462a      	movgt	r2, r5
 800df02:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800df06:	465a      	movle	r2, fp
 800df08:	462f      	mov	r7, r5
 800df0a:	46d9      	mov	r9, fp
 800df0c:	bfcc      	ite	gt
 800df0e:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800df12:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 800df16:	464b      	mov	r3, r9
 800df18:	4652      	mov	r2, sl
 800df1a:	4620      	mov	r0, r4
 800df1c:	4639      	mov	r1, r7
 800df1e:	f7f2 fc9d 	bl	800085c <__aeabi_ddiv>
 800df22:	ec41 0b10 	vmov	d0, r0, r1
 800df26:	b005      	add	sp, #20
 800df28:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800df2c <__copybits>:
 800df2c:	3901      	subs	r1, #1
 800df2e:	b570      	push	{r4, r5, r6, lr}
 800df30:	1149      	asrs	r1, r1, #5
 800df32:	6914      	ldr	r4, [r2, #16]
 800df34:	3101      	adds	r1, #1
 800df36:	f102 0314 	add.w	r3, r2, #20
 800df3a:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800df3e:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800df42:	1f05      	subs	r5, r0, #4
 800df44:	42a3      	cmp	r3, r4
 800df46:	d30c      	bcc.n	800df62 <__copybits+0x36>
 800df48:	1aa3      	subs	r3, r4, r2
 800df4a:	3b11      	subs	r3, #17
 800df4c:	f023 0303 	bic.w	r3, r3, #3
 800df50:	3211      	adds	r2, #17
 800df52:	42a2      	cmp	r2, r4
 800df54:	bf88      	it	hi
 800df56:	2300      	movhi	r3, #0
 800df58:	4418      	add	r0, r3
 800df5a:	2300      	movs	r3, #0
 800df5c:	4288      	cmp	r0, r1
 800df5e:	d305      	bcc.n	800df6c <__copybits+0x40>
 800df60:	bd70      	pop	{r4, r5, r6, pc}
 800df62:	f853 6b04 	ldr.w	r6, [r3], #4
 800df66:	f845 6f04 	str.w	r6, [r5, #4]!
 800df6a:	e7eb      	b.n	800df44 <__copybits+0x18>
 800df6c:	f840 3b04 	str.w	r3, [r0], #4
 800df70:	e7f4      	b.n	800df5c <__copybits+0x30>

0800df72 <__any_on>:
 800df72:	f100 0214 	add.w	r2, r0, #20
 800df76:	6900      	ldr	r0, [r0, #16]
 800df78:	114b      	asrs	r3, r1, #5
 800df7a:	4298      	cmp	r0, r3
 800df7c:	b510      	push	{r4, lr}
 800df7e:	db11      	blt.n	800dfa4 <__any_on+0x32>
 800df80:	dd0a      	ble.n	800df98 <__any_on+0x26>
 800df82:	f011 011f 	ands.w	r1, r1, #31
 800df86:	d007      	beq.n	800df98 <__any_on+0x26>
 800df88:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800df8c:	fa24 f001 	lsr.w	r0, r4, r1
 800df90:	fa00 f101 	lsl.w	r1, r0, r1
 800df94:	428c      	cmp	r4, r1
 800df96:	d10b      	bne.n	800dfb0 <__any_on+0x3e>
 800df98:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800df9c:	4293      	cmp	r3, r2
 800df9e:	d803      	bhi.n	800dfa8 <__any_on+0x36>
 800dfa0:	2000      	movs	r0, #0
 800dfa2:	bd10      	pop	{r4, pc}
 800dfa4:	4603      	mov	r3, r0
 800dfa6:	e7f7      	b.n	800df98 <__any_on+0x26>
 800dfa8:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800dfac:	2900      	cmp	r1, #0
 800dfae:	d0f5      	beq.n	800df9c <__any_on+0x2a>
 800dfb0:	2001      	movs	r0, #1
 800dfb2:	e7f6      	b.n	800dfa2 <__any_on+0x30>

0800dfb4 <sulp>:
 800dfb4:	b570      	push	{r4, r5, r6, lr}
 800dfb6:	4604      	mov	r4, r0
 800dfb8:	460d      	mov	r5, r1
 800dfba:	ec45 4b10 	vmov	d0, r4, r5
 800dfbe:	4616      	mov	r6, r2
 800dfc0:	f7ff feba 	bl	800dd38 <__ulp>
 800dfc4:	ec51 0b10 	vmov	r0, r1, d0
 800dfc8:	b17e      	cbz	r6, 800dfea <sulp+0x36>
 800dfca:	f3c5 530a 	ubfx	r3, r5, #20, #11
 800dfce:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800dfd2:	2b00      	cmp	r3, #0
 800dfd4:	dd09      	ble.n	800dfea <sulp+0x36>
 800dfd6:	051b      	lsls	r3, r3, #20
 800dfd8:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 800dfdc:	2400      	movs	r4, #0
 800dfde:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 800dfe2:	4622      	mov	r2, r4
 800dfe4:	462b      	mov	r3, r5
 800dfe6:	f7f2 fb0f 	bl	8000608 <__aeabi_dmul>
 800dfea:	ec41 0b10 	vmov	d0, r0, r1
 800dfee:	bd70      	pop	{r4, r5, r6, pc}

0800dff0 <_strtod_l>:
 800dff0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800dff4:	b09f      	sub	sp, #124	@ 0x7c
 800dff6:	460c      	mov	r4, r1
 800dff8:	9217      	str	r2, [sp, #92]	@ 0x5c
 800dffa:	2200      	movs	r2, #0
 800dffc:	921a      	str	r2, [sp, #104]	@ 0x68
 800dffe:	9005      	str	r0, [sp, #20]
 800e000:	f04f 0a00 	mov.w	sl, #0
 800e004:	f04f 0b00 	mov.w	fp, #0
 800e008:	460a      	mov	r2, r1
 800e00a:	9219      	str	r2, [sp, #100]	@ 0x64
 800e00c:	7811      	ldrb	r1, [r2, #0]
 800e00e:	292b      	cmp	r1, #43	@ 0x2b
 800e010:	d04a      	beq.n	800e0a8 <_strtod_l+0xb8>
 800e012:	d838      	bhi.n	800e086 <_strtod_l+0x96>
 800e014:	290d      	cmp	r1, #13
 800e016:	d832      	bhi.n	800e07e <_strtod_l+0x8e>
 800e018:	2908      	cmp	r1, #8
 800e01a:	d832      	bhi.n	800e082 <_strtod_l+0x92>
 800e01c:	2900      	cmp	r1, #0
 800e01e:	d03b      	beq.n	800e098 <_strtod_l+0xa8>
 800e020:	2200      	movs	r2, #0
 800e022:	920e      	str	r2, [sp, #56]	@ 0x38
 800e024:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 800e026:	782a      	ldrb	r2, [r5, #0]
 800e028:	2a30      	cmp	r2, #48	@ 0x30
 800e02a:	f040 80b2 	bne.w	800e192 <_strtod_l+0x1a2>
 800e02e:	786a      	ldrb	r2, [r5, #1]
 800e030:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800e034:	2a58      	cmp	r2, #88	@ 0x58
 800e036:	d16e      	bne.n	800e116 <_strtod_l+0x126>
 800e038:	9302      	str	r3, [sp, #8]
 800e03a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800e03c:	9301      	str	r3, [sp, #4]
 800e03e:	ab1a      	add	r3, sp, #104	@ 0x68
 800e040:	9300      	str	r3, [sp, #0]
 800e042:	4a8f      	ldr	r2, [pc, #572]	@ (800e280 <_strtod_l+0x290>)
 800e044:	9805      	ldr	r0, [sp, #20]
 800e046:	ab1b      	add	r3, sp, #108	@ 0x6c
 800e048:	a919      	add	r1, sp, #100	@ 0x64
 800e04a:	f001 fcbb 	bl	800f9c4 <__gethex>
 800e04e:	f010 060f 	ands.w	r6, r0, #15
 800e052:	4604      	mov	r4, r0
 800e054:	d005      	beq.n	800e062 <_strtod_l+0x72>
 800e056:	2e06      	cmp	r6, #6
 800e058:	d128      	bne.n	800e0ac <_strtod_l+0xbc>
 800e05a:	3501      	adds	r5, #1
 800e05c:	2300      	movs	r3, #0
 800e05e:	9519      	str	r5, [sp, #100]	@ 0x64
 800e060:	930e      	str	r3, [sp, #56]	@ 0x38
 800e062:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800e064:	2b00      	cmp	r3, #0
 800e066:	f040 858e 	bne.w	800eb86 <_strtod_l+0xb96>
 800e06a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800e06c:	b1cb      	cbz	r3, 800e0a2 <_strtod_l+0xb2>
 800e06e:	4652      	mov	r2, sl
 800e070:	f10b 4300 	add.w	r3, fp, #2147483648	@ 0x80000000
 800e074:	ec43 2b10 	vmov	d0, r2, r3
 800e078:	b01f      	add	sp, #124	@ 0x7c
 800e07a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e07e:	2920      	cmp	r1, #32
 800e080:	d1ce      	bne.n	800e020 <_strtod_l+0x30>
 800e082:	3201      	adds	r2, #1
 800e084:	e7c1      	b.n	800e00a <_strtod_l+0x1a>
 800e086:	292d      	cmp	r1, #45	@ 0x2d
 800e088:	d1ca      	bne.n	800e020 <_strtod_l+0x30>
 800e08a:	2101      	movs	r1, #1
 800e08c:	910e      	str	r1, [sp, #56]	@ 0x38
 800e08e:	1c51      	adds	r1, r2, #1
 800e090:	9119      	str	r1, [sp, #100]	@ 0x64
 800e092:	7852      	ldrb	r2, [r2, #1]
 800e094:	2a00      	cmp	r2, #0
 800e096:	d1c5      	bne.n	800e024 <_strtod_l+0x34>
 800e098:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800e09a:	9419      	str	r4, [sp, #100]	@ 0x64
 800e09c:	2b00      	cmp	r3, #0
 800e09e:	f040 8570 	bne.w	800eb82 <_strtod_l+0xb92>
 800e0a2:	4652      	mov	r2, sl
 800e0a4:	465b      	mov	r3, fp
 800e0a6:	e7e5      	b.n	800e074 <_strtod_l+0x84>
 800e0a8:	2100      	movs	r1, #0
 800e0aa:	e7ef      	b.n	800e08c <_strtod_l+0x9c>
 800e0ac:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800e0ae:	b13a      	cbz	r2, 800e0c0 <_strtod_l+0xd0>
 800e0b0:	2135      	movs	r1, #53	@ 0x35
 800e0b2:	a81c      	add	r0, sp, #112	@ 0x70
 800e0b4:	f7ff ff3a 	bl	800df2c <__copybits>
 800e0b8:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800e0ba:	9805      	ldr	r0, [sp, #20]
 800e0bc:	f7ff fb10 	bl	800d6e0 <_Bfree>
 800e0c0:	3e01      	subs	r6, #1
 800e0c2:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 800e0c4:	2e04      	cmp	r6, #4
 800e0c6:	d806      	bhi.n	800e0d6 <_strtod_l+0xe6>
 800e0c8:	e8df f006 	tbb	[pc, r6]
 800e0cc:	201d0314 	.word	0x201d0314
 800e0d0:	14          	.byte	0x14
 800e0d1:	00          	.byte	0x00
 800e0d2:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 800e0d6:	05e1      	lsls	r1, r4, #23
 800e0d8:	bf48      	it	mi
 800e0da:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 800e0de:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800e0e2:	0d1b      	lsrs	r3, r3, #20
 800e0e4:	051b      	lsls	r3, r3, #20
 800e0e6:	2b00      	cmp	r3, #0
 800e0e8:	d1bb      	bne.n	800e062 <_strtod_l+0x72>
 800e0ea:	f7fe fb2d 	bl	800c748 <__errno>
 800e0ee:	2322      	movs	r3, #34	@ 0x22
 800e0f0:	6003      	str	r3, [r0, #0]
 800e0f2:	e7b6      	b.n	800e062 <_strtod_l+0x72>
 800e0f4:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 800e0f8:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 800e0fc:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 800e100:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 800e104:	e7e7      	b.n	800e0d6 <_strtod_l+0xe6>
 800e106:	f8df b180 	ldr.w	fp, [pc, #384]	@ 800e288 <_strtod_l+0x298>
 800e10a:	e7e4      	b.n	800e0d6 <_strtod_l+0xe6>
 800e10c:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 800e110:	f04f 3aff 	mov.w	sl, #4294967295	@ 0xffffffff
 800e114:	e7df      	b.n	800e0d6 <_strtod_l+0xe6>
 800e116:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800e118:	1c5a      	adds	r2, r3, #1
 800e11a:	9219      	str	r2, [sp, #100]	@ 0x64
 800e11c:	785b      	ldrb	r3, [r3, #1]
 800e11e:	2b30      	cmp	r3, #48	@ 0x30
 800e120:	d0f9      	beq.n	800e116 <_strtod_l+0x126>
 800e122:	2b00      	cmp	r3, #0
 800e124:	d09d      	beq.n	800e062 <_strtod_l+0x72>
 800e126:	2301      	movs	r3, #1
 800e128:	2700      	movs	r7, #0
 800e12a:	9308      	str	r3, [sp, #32]
 800e12c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800e12e:	930c      	str	r3, [sp, #48]	@ 0x30
 800e130:	970b      	str	r7, [sp, #44]	@ 0x2c
 800e132:	46b9      	mov	r9, r7
 800e134:	220a      	movs	r2, #10
 800e136:	9819      	ldr	r0, [sp, #100]	@ 0x64
 800e138:	7805      	ldrb	r5, [r0, #0]
 800e13a:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 800e13e:	b2d9      	uxtb	r1, r3
 800e140:	2909      	cmp	r1, #9
 800e142:	d928      	bls.n	800e196 <_strtod_l+0x1a6>
 800e144:	494f      	ldr	r1, [pc, #316]	@ (800e284 <_strtod_l+0x294>)
 800e146:	2201      	movs	r2, #1
 800e148:	f001 fb67 	bl	800f81a <strncmp>
 800e14c:	2800      	cmp	r0, #0
 800e14e:	d032      	beq.n	800e1b6 <_strtod_l+0x1c6>
 800e150:	2000      	movs	r0, #0
 800e152:	462a      	mov	r2, r5
 800e154:	900a      	str	r0, [sp, #40]	@ 0x28
 800e156:	464d      	mov	r5, r9
 800e158:	4603      	mov	r3, r0
 800e15a:	2a65      	cmp	r2, #101	@ 0x65
 800e15c:	d001      	beq.n	800e162 <_strtod_l+0x172>
 800e15e:	2a45      	cmp	r2, #69	@ 0x45
 800e160:	d114      	bne.n	800e18c <_strtod_l+0x19c>
 800e162:	b91d      	cbnz	r5, 800e16c <_strtod_l+0x17c>
 800e164:	9a08      	ldr	r2, [sp, #32]
 800e166:	4302      	orrs	r2, r0
 800e168:	d096      	beq.n	800e098 <_strtod_l+0xa8>
 800e16a:	2500      	movs	r5, #0
 800e16c:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 800e16e:	1c62      	adds	r2, r4, #1
 800e170:	9219      	str	r2, [sp, #100]	@ 0x64
 800e172:	7862      	ldrb	r2, [r4, #1]
 800e174:	2a2b      	cmp	r2, #43	@ 0x2b
 800e176:	d07a      	beq.n	800e26e <_strtod_l+0x27e>
 800e178:	2a2d      	cmp	r2, #45	@ 0x2d
 800e17a:	d07e      	beq.n	800e27a <_strtod_l+0x28a>
 800e17c:	f04f 0c00 	mov.w	ip, #0
 800e180:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 800e184:	2909      	cmp	r1, #9
 800e186:	f240 8085 	bls.w	800e294 <_strtod_l+0x2a4>
 800e18a:	9419      	str	r4, [sp, #100]	@ 0x64
 800e18c:	f04f 0800 	mov.w	r8, #0
 800e190:	e0a5      	b.n	800e2de <_strtod_l+0x2ee>
 800e192:	2300      	movs	r3, #0
 800e194:	e7c8      	b.n	800e128 <_strtod_l+0x138>
 800e196:	f1b9 0f08 	cmp.w	r9, #8
 800e19a:	bfd8      	it	le
 800e19c:	990b      	ldrle	r1, [sp, #44]	@ 0x2c
 800e19e:	f100 0001 	add.w	r0, r0, #1
 800e1a2:	bfda      	itte	le
 800e1a4:	fb02 3301 	mlale	r3, r2, r1, r3
 800e1a8:	930b      	strle	r3, [sp, #44]	@ 0x2c
 800e1aa:	fb02 3707 	mlagt	r7, r2, r7, r3
 800e1ae:	f109 0901 	add.w	r9, r9, #1
 800e1b2:	9019      	str	r0, [sp, #100]	@ 0x64
 800e1b4:	e7bf      	b.n	800e136 <_strtod_l+0x146>
 800e1b6:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800e1b8:	1c5a      	adds	r2, r3, #1
 800e1ba:	9219      	str	r2, [sp, #100]	@ 0x64
 800e1bc:	785a      	ldrb	r2, [r3, #1]
 800e1be:	f1b9 0f00 	cmp.w	r9, #0
 800e1c2:	d03b      	beq.n	800e23c <_strtod_l+0x24c>
 800e1c4:	900a      	str	r0, [sp, #40]	@ 0x28
 800e1c6:	464d      	mov	r5, r9
 800e1c8:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 800e1cc:	2b09      	cmp	r3, #9
 800e1ce:	d912      	bls.n	800e1f6 <_strtod_l+0x206>
 800e1d0:	2301      	movs	r3, #1
 800e1d2:	e7c2      	b.n	800e15a <_strtod_l+0x16a>
 800e1d4:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800e1d6:	1c5a      	adds	r2, r3, #1
 800e1d8:	9219      	str	r2, [sp, #100]	@ 0x64
 800e1da:	785a      	ldrb	r2, [r3, #1]
 800e1dc:	3001      	adds	r0, #1
 800e1de:	2a30      	cmp	r2, #48	@ 0x30
 800e1e0:	d0f8      	beq.n	800e1d4 <_strtod_l+0x1e4>
 800e1e2:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 800e1e6:	2b08      	cmp	r3, #8
 800e1e8:	f200 84d2 	bhi.w	800eb90 <_strtod_l+0xba0>
 800e1ec:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800e1ee:	900a      	str	r0, [sp, #40]	@ 0x28
 800e1f0:	2000      	movs	r0, #0
 800e1f2:	930c      	str	r3, [sp, #48]	@ 0x30
 800e1f4:	4605      	mov	r5, r0
 800e1f6:	3a30      	subs	r2, #48	@ 0x30
 800e1f8:	f100 0301 	add.w	r3, r0, #1
 800e1fc:	d018      	beq.n	800e230 <_strtod_l+0x240>
 800e1fe:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800e200:	4419      	add	r1, r3
 800e202:	910a      	str	r1, [sp, #40]	@ 0x28
 800e204:	462e      	mov	r6, r5
 800e206:	f04f 0e0a 	mov.w	lr, #10
 800e20a:	1c71      	adds	r1, r6, #1
 800e20c:	eba1 0c05 	sub.w	ip, r1, r5
 800e210:	4563      	cmp	r3, ip
 800e212:	dc15      	bgt.n	800e240 <_strtod_l+0x250>
 800e214:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
 800e218:	182b      	adds	r3, r5, r0
 800e21a:	2b08      	cmp	r3, #8
 800e21c:	f105 0501 	add.w	r5, r5, #1
 800e220:	4405      	add	r5, r0
 800e222:	dc1a      	bgt.n	800e25a <_strtod_l+0x26a>
 800e224:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800e226:	230a      	movs	r3, #10
 800e228:	fb03 2301 	mla	r3, r3, r1, r2
 800e22c:	930b      	str	r3, [sp, #44]	@ 0x2c
 800e22e:	2300      	movs	r3, #0
 800e230:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800e232:	1c51      	adds	r1, r2, #1
 800e234:	9119      	str	r1, [sp, #100]	@ 0x64
 800e236:	7852      	ldrb	r2, [r2, #1]
 800e238:	4618      	mov	r0, r3
 800e23a:	e7c5      	b.n	800e1c8 <_strtod_l+0x1d8>
 800e23c:	4648      	mov	r0, r9
 800e23e:	e7ce      	b.n	800e1de <_strtod_l+0x1ee>
 800e240:	2e08      	cmp	r6, #8
 800e242:	dc05      	bgt.n	800e250 <_strtod_l+0x260>
 800e244:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 800e246:	fb0e f606 	mul.w	r6, lr, r6
 800e24a:	960b      	str	r6, [sp, #44]	@ 0x2c
 800e24c:	460e      	mov	r6, r1
 800e24e:	e7dc      	b.n	800e20a <_strtod_l+0x21a>
 800e250:	2910      	cmp	r1, #16
 800e252:	bfd8      	it	le
 800e254:	fb0e f707 	mulle.w	r7, lr, r7
 800e258:	e7f8      	b.n	800e24c <_strtod_l+0x25c>
 800e25a:	2b0f      	cmp	r3, #15
 800e25c:	bfdc      	itt	le
 800e25e:	230a      	movle	r3, #10
 800e260:	fb03 2707 	mlale	r7, r3, r7, r2
 800e264:	e7e3      	b.n	800e22e <_strtod_l+0x23e>
 800e266:	2300      	movs	r3, #0
 800e268:	930a      	str	r3, [sp, #40]	@ 0x28
 800e26a:	2301      	movs	r3, #1
 800e26c:	e77a      	b.n	800e164 <_strtod_l+0x174>
 800e26e:	f04f 0c00 	mov.w	ip, #0
 800e272:	1ca2      	adds	r2, r4, #2
 800e274:	9219      	str	r2, [sp, #100]	@ 0x64
 800e276:	78a2      	ldrb	r2, [r4, #2]
 800e278:	e782      	b.n	800e180 <_strtod_l+0x190>
 800e27a:	f04f 0c01 	mov.w	ip, #1
 800e27e:	e7f8      	b.n	800e272 <_strtod_l+0x282>
 800e280:	08010bac 	.word	0x08010bac
 800e284:	080109c5 	.word	0x080109c5
 800e288:	7ff00000 	.word	0x7ff00000
 800e28c:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800e28e:	1c51      	adds	r1, r2, #1
 800e290:	9119      	str	r1, [sp, #100]	@ 0x64
 800e292:	7852      	ldrb	r2, [r2, #1]
 800e294:	2a30      	cmp	r2, #48	@ 0x30
 800e296:	d0f9      	beq.n	800e28c <_strtod_l+0x29c>
 800e298:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 800e29c:	2908      	cmp	r1, #8
 800e29e:	f63f af75 	bhi.w	800e18c <_strtod_l+0x19c>
 800e2a2:	3a30      	subs	r2, #48	@ 0x30
 800e2a4:	9209      	str	r2, [sp, #36]	@ 0x24
 800e2a6:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800e2a8:	920f      	str	r2, [sp, #60]	@ 0x3c
 800e2aa:	f04f 080a 	mov.w	r8, #10
 800e2ae:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800e2b0:	1c56      	adds	r6, r2, #1
 800e2b2:	9619      	str	r6, [sp, #100]	@ 0x64
 800e2b4:	7852      	ldrb	r2, [r2, #1]
 800e2b6:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 800e2ba:	f1be 0f09 	cmp.w	lr, #9
 800e2be:	d939      	bls.n	800e334 <_strtod_l+0x344>
 800e2c0:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 800e2c2:	1a76      	subs	r6, r6, r1
 800e2c4:	2e08      	cmp	r6, #8
 800e2c6:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 800e2ca:	dc03      	bgt.n	800e2d4 <_strtod_l+0x2e4>
 800e2cc:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800e2ce:	4588      	cmp	r8, r1
 800e2d0:	bfa8      	it	ge
 800e2d2:	4688      	movge	r8, r1
 800e2d4:	f1bc 0f00 	cmp.w	ip, #0
 800e2d8:	d001      	beq.n	800e2de <_strtod_l+0x2ee>
 800e2da:	f1c8 0800 	rsb	r8, r8, #0
 800e2de:	2d00      	cmp	r5, #0
 800e2e0:	d14e      	bne.n	800e380 <_strtod_l+0x390>
 800e2e2:	9908      	ldr	r1, [sp, #32]
 800e2e4:	4308      	orrs	r0, r1
 800e2e6:	f47f aebc 	bne.w	800e062 <_strtod_l+0x72>
 800e2ea:	2b00      	cmp	r3, #0
 800e2ec:	f47f aed4 	bne.w	800e098 <_strtod_l+0xa8>
 800e2f0:	2a69      	cmp	r2, #105	@ 0x69
 800e2f2:	d028      	beq.n	800e346 <_strtod_l+0x356>
 800e2f4:	dc25      	bgt.n	800e342 <_strtod_l+0x352>
 800e2f6:	2a49      	cmp	r2, #73	@ 0x49
 800e2f8:	d025      	beq.n	800e346 <_strtod_l+0x356>
 800e2fa:	2a4e      	cmp	r2, #78	@ 0x4e
 800e2fc:	f47f aecc 	bne.w	800e098 <_strtod_l+0xa8>
 800e300:	499a      	ldr	r1, [pc, #616]	@ (800e56c <_strtod_l+0x57c>)
 800e302:	a819      	add	r0, sp, #100	@ 0x64
 800e304:	f001 fd80 	bl	800fe08 <__match>
 800e308:	2800      	cmp	r0, #0
 800e30a:	f43f aec5 	beq.w	800e098 <_strtod_l+0xa8>
 800e30e:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800e310:	781b      	ldrb	r3, [r3, #0]
 800e312:	2b28      	cmp	r3, #40	@ 0x28
 800e314:	d12e      	bne.n	800e374 <_strtod_l+0x384>
 800e316:	4996      	ldr	r1, [pc, #600]	@ (800e570 <_strtod_l+0x580>)
 800e318:	aa1c      	add	r2, sp, #112	@ 0x70
 800e31a:	a819      	add	r0, sp, #100	@ 0x64
 800e31c:	f001 fd88 	bl	800fe30 <__hexnan>
 800e320:	2805      	cmp	r0, #5
 800e322:	d127      	bne.n	800e374 <_strtod_l+0x384>
 800e324:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800e326:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 800e32a:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 800e32e:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 800e332:	e696      	b.n	800e062 <_strtod_l+0x72>
 800e334:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800e336:	fb08 2101 	mla	r1, r8, r1, r2
 800e33a:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 800e33e:	9209      	str	r2, [sp, #36]	@ 0x24
 800e340:	e7b5      	b.n	800e2ae <_strtod_l+0x2be>
 800e342:	2a6e      	cmp	r2, #110	@ 0x6e
 800e344:	e7da      	b.n	800e2fc <_strtod_l+0x30c>
 800e346:	498b      	ldr	r1, [pc, #556]	@ (800e574 <_strtod_l+0x584>)
 800e348:	a819      	add	r0, sp, #100	@ 0x64
 800e34a:	f001 fd5d 	bl	800fe08 <__match>
 800e34e:	2800      	cmp	r0, #0
 800e350:	f43f aea2 	beq.w	800e098 <_strtod_l+0xa8>
 800e354:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800e356:	4988      	ldr	r1, [pc, #544]	@ (800e578 <_strtod_l+0x588>)
 800e358:	3b01      	subs	r3, #1
 800e35a:	a819      	add	r0, sp, #100	@ 0x64
 800e35c:	9319      	str	r3, [sp, #100]	@ 0x64
 800e35e:	f001 fd53 	bl	800fe08 <__match>
 800e362:	b910      	cbnz	r0, 800e36a <_strtod_l+0x37a>
 800e364:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800e366:	3301      	adds	r3, #1
 800e368:	9319      	str	r3, [sp, #100]	@ 0x64
 800e36a:	f8df b21c 	ldr.w	fp, [pc, #540]	@ 800e588 <_strtod_l+0x598>
 800e36e:	f04f 0a00 	mov.w	sl, #0
 800e372:	e676      	b.n	800e062 <_strtod_l+0x72>
 800e374:	4881      	ldr	r0, [pc, #516]	@ (800e57c <_strtod_l+0x58c>)
 800e376:	f001 fa83 	bl	800f880 <nan>
 800e37a:	ec5b ab10 	vmov	sl, fp, d0
 800e37e:	e670      	b.n	800e062 <_strtod_l+0x72>
 800e380:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800e382:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 800e384:	eba8 0303 	sub.w	r3, r8, r3
 800e388:	f1b9 0f00 	cmp.w	r9, #0
 800e38c:	bf08      	it	eq
 800e38e:	46a9      	moveq	r9, r5
 800e390:	2d10      	cmp	r5, #16
 800e392:	9309      	str	r3, [sp, #36]	@ 0x24
 800e394:	462c      	mov	r4, r5
 800e396:	bfa8      	it	ge
 800e398:	2410      	movge	r4, #16
 800e39a:	f7f2 f8bb 	bl	8000514 <__aeabi_ui2d>
 800e39e:	2d09      	cmp	r5, #9
 800e3a0:	4682      	mov	sl, r0
 800e3a2:	468b      	mov	fp, r1
 800e3a4:	dc13      	bgt.n	800e3ce <_strtod_l+0x3de>
 800e3a6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e3a8:	2b00      	cmp	r3, #0
 800e3aa:	f43f ae5a 	beq.w	800e062 <_strtod_l+0x72>
 800e3ae:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e3b0:	dd78      	ble.n	800e4a4 <_strtod_l+0x4b4>
 800e3b2:	2b16      	cmp	r3, #22
 800e3b4:	dc5f      	bgt.n	800e476 <_strtod_l+0x486>
 800e3b6:	4972      	ldr	r1, [pc, #456]	@ (800e580 <_strtod_l+0x590>)
 800e3b8:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800e3bc:	e9d1 0100 	ldrd	r0, r1, [r1]
 800e3c0:	4652      	mov	r2, sl
 800e3c2:	465b      	mov	r3, fp
 800e3c4:	f7f2 f920 	bl	8000608 <__aeabi_dmul>
 800e3c8:	4682      	mov	sl, r0
 800e3ca:	468b      	mov	fp, r1
 800e3cc:	e649      	b.n	800e062 <_strtod_l+0x72>
 800e3ce:	4b6c      	ldr	r3, [pc, #432]	@ (800e580 <_strtod_l+0x590>)
 800e3d0:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800e3d4:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 800e3d8:	f7f2 f916 	bl	8000608 <__aeabi_dmul>
 800e3dc:	4682      	mov	sl, r0
 800e3de:	4638      	mov	r0, r7
 800e3e0:	468b      	mov	fp, r1
 800e3e2:	f7f2 f897 	bl	8000514 <__aeabi_ui2d>
 800e3e6:	4602      	mov	r2, r0
 800e3e8:	460b      	mov	r3, r1
 800e3ea:	4650      	mov	r0, sl
 800e3ec:	4659      	mov	r1, fp
 800e3ee:	f7f1 ff55 	bl	800029c <__adddf3>
 800e3f2:	2d0f      	cmp	r5, #15
 800e3f4:	4682      	mov	sl, r0
 800e3f6:	468b      	mov	fp, r1
 800e3f8:	ddd5      	ble.n	800e3a6 <_strtod_l+0x3b6>
 800e3fa:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e3fc:	1b2c      	subs	r4, r5, r4
 800e3fe:	441c      	add	r4, r3
 800e400:	2c00      	cmp	r4, #0
 800e402:	f340 8093 	ble.w	800e52c <_strtod_l+0x53c>
 800e406:	f014 030f 	ands.w	r3, r4, #15
 800e40a:	d00a      	beq.n	800e422 <_strtod_l+0x432>
 800e40c:	495c      	ldr	r1, [pc, #368]	@ (800e580 <_strtod_l+0x590>)
 800e40e:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800e412:	4652      	mov	r2, sl
 800e414:	465b      	mov	r3, fp
 800e416:	e9d1 0100 	ldrd	r0, r1, [r1]
 800e41a:	f7f2 f8f5 	bl	8000608 <__aeabi_dmul>
 800e41e:	4682      	mov	sl, r0
 800e420:	468b      	mov	fp, r1
 800e422:	f034 040f 	bics.w	r4, r4, #15
 800e426:	d073      	beq.n	800e510 <_strtod_l+0x520>
 800e428:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 800e42c:	dd49      	ble.n	800e4c2 <_strtod_l+0x4d2>
 800e42e:	2400      	movs	r4, #0
 800e430:	46a0      	mov	r8, r4
 800e432:	940b      	str	r4, [sp, #44]	@ 0x2c
 800e434:	46a1      	mov	r9, r4
 800e436:	9a05      	ldr	r2, [sp, #20]
 800e438:	f8df b14c 	ldr.w	fp, [pc, #332]	@ 800e588 <_strtod_l+0x598>
 800e43c:	2322      	movs	r3, #34	@ 0x22
 800e43e:	6013      	str	r3, [r2, #0]
 800e440:	f04f 0a00 	mov.w	sl, #0
 800e444:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800e446:	2b00      	cmp	r3, #0
 800e448:	f43f ae0b 	beq.w	800e062 <_strtod_l+0x72>
 800e44c:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800e44e:	9805      	ldr	r0, [sp, #20]
 800e450:	f7ff f946 	bl	800d6e0 <_Bfree>
 800e454:	9805      	ldr	r0, [sp, #20]
 800e456:	4649      	mov	r1, r9
 800e458:	f7ff f942 	bl	800d6e0 <_Bfree>
 800e45c:	9805      	ldr	r0, [sp, #20]
 800e45e:	4641      	mov	r1, r8
 800e460:	f7ff f93e 	bl	800d6e0 <_Bfree>
 800e464:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800e466:	9805      	ldr	r0, [sp, #20]
 800e468:	f7ff f93a 	bl	800d6e0 <_Bfree>
 800e46c:	9805      	ldr	r0, [sp, #20]
 800e46e:	4621      	mov	r1, r4
 800e470:	f7ff f936 	bl	800d6e0 <_Bfree>
 800e474:	e5f5      	b.n	800e062 <_strtod_l+0x72>
 800e476:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800e478:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 800e47c:	4293      	cmp	r3, r2
 800e47e:	dbbc      	blt.n	800e3fa <_strtod_l+0x40a>
 800e480:	4c3f      	ldr	r4, [pc, #252]	@ (800e580 <_strtod_l+0x590>)
 800e482:	f1c5 050f 	rsb	r5, r5, #15
 800e486:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 800e48a:	4652      	mov	r2, sl
 800e48c:	465b      	mov	r3, fp
 800e48e:	e9d1 0100 	ldrd	r0, r1, [r1]
 800e492:	f7f2 f8b9 	bl	8000608 <__aeabi_dmul>
 800e496:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e498:	1b5d      	subs	r5, r3, r5
 800e49a:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 800e49e:	e9d4 2300 	ldrd	r2, r3, [r4]
 800e4a2:	e78f      	b.n	800e3c4 <_strtod_l+0x3d4>
 800e4a4:	3316      	adds	r3, #22
 800e4a6:	dba8      	blt.n	800e3fa <_strtod_l+0x40a>
 800e4a8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800e4aa:	eba3 0808 	sub.w	r8, r3, r8
 800e4ae:	4b34      	ldr	r3, [pc, #208]	@ (800e580 <_strtod_l+0x590>)
 800e4b0:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 800e4b4:	e9d8 2300 	ldrd	r2, r3, [r8]
 800e4b8:	4650      	mov	r0, sl
 800e4ba:	4659      	mov	r1, fp
 800e4bc:	f7f2 f9ce 	bl	800085c <__aeabi_ddiv>
 800e4c0:	e782      	b.n	800e3c8 <_strtod_l+0x3d8>
 800e4c2:	2300      	movs	r3, #0
 800e4c4:	4f2f      	ldr	r7, [pc, #188]	@ (800e584 <_strtod_l+0x594>)
 800e4c6:	1124      	asrs	r4, r4, #4
 800e4c8:	4650      	mov	r0, sl
 800e4ca:	4659      	mov	r1, fp
 800e4cc:	461e      	mov	r6, r3
 800e4ce:	2c01      	cmp	r4, #1
 800e4d0:	dc21      	bgt.n	800e516 <_strtod_l+0x526>
 800e4d2:	b10b      	cbz	r3, 800e4d8 <_strtod_l+0x4e8>
 800e4d4:	4682      	mov	sl, r0
 800e4d6:	468b      	mov	fp, r1
 800e4d8:	492a      	ldr	r1, [pc, #168]	@ (800e584 <_strtod_l+0x594>)
 800e4da:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 800e4de:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 800e4e2:	4652      	mov	r2, sl
 800e4e4:	465b      	mov	r3, fp
 800e4e6:	e9d1 0100 	ldrd	r0, r1, [r1]
 800e4ea:	f7f2 f88d 	bl	8000608 <__aeabi_dmul>
 800e4ee:	4b26      	ldr	r3, [pc, #152]	@ (800e588 <_strtod_l+0x598>)
 800e4f0:	460a      	mov	r2, r1
 800e4f2:	400b      	ands	r3, r1
 800e4f4:	4925      	ldr	r1, [pc, #148]	@ (800e58c <_strtod_l+0x59c>)
 800e4f6:	428b      	cmp	r3, r1
 800e4f8:	4682      	mov	sl, r0
 800e4fa:	d898      	bhi.n	800e42e <_strtod_l+0x43e>
 800e4fc:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 800e500:	428b      	cmp	r3, r1
 800e502:	bf86      	itte	hi
 800e504:	f8df b088 	ldrhi.w	fp, [pc, #136]	@ 800e590 <_strtod_l+0x5a0>
 800e508:	f04f 3aff 	movhi.w	sl, #4294967295	@ 0xffffffff
 800e50c:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 800e510:	2300      	movs	r3, #0
 800e512:	9308      	str	r3, [sp, #32]
 800e514:	e076      	b.n	800e604 <_strtod_l+0x614>
 800e516:	07e2      	lsls	r2, r4, #31
 800e518:	d504      	bpl.n	800e524 <_strtod_l+0x534>
 800e51a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800e51e:	f7f2 f873 	bl	8000608 <__aeabi_dmul>
 800e522:	2301      	movs	r3, #1
 800e524:	3601      	adds	r6, #1
 800e526:	1064      	asrs	r4, r4, #1
 800e528:	3708      	adds	r7, #8
 800e52a:	e7d0      	b.n	800e4ce <_strtod_l+0x4de>
 800e52c:	d0f0      	beq.n	800e510 <_strtod_l+0x520>
 800e52e:	4264      	negs	r4, r4
 800e530:	f014 020f 	ands.w	r2, r4, #15
 800e534:	d00a      	beq.n	800e54c <_strtod_l+0x55c>
 800e536:	4b12      	ldr	r3, [pc, #72]	@ (800e580 <_strtod_l+0x590>)
 800e538:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800e53c:	4650      	mov	r0, sl
 800e53e:	4659      	mov	r1, fp
 800e540:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e544:	f7f2 f98a 	bl	800085c <__aeabi_ddiv>
 800e548:	4682      	mov	sl, r0
 800e54a:	468b      	mov	fp, r1
 800e54c:	1124      	asrs	r4, r4, #4
 800e54e:	d0df      	beq.n	800e510 <_strtod_l+0x520>
 800e550:	2c1f      	cmp	r4, #31
 800e552:	dd1f      	ble.n	800e594 <_strtod_l+0x5a4>
 800e554:	2400      	movs	r4, #0
 800e556:	46a0      	mov	r8, r4
 800e558:	940b      	str	r4, [sp, #44]	@ 0x2c
 800e55a:	46a1      	mov	r9, r4
 800e55c:	9a05      	ldr	r2, [sp, #20]
 800e55e:	2322      	movs	r3, #34	@ 0x22
 800e560:	f04f 0a00 	mov.w	sl, #0
 800e564:	f04f 0b00 	mov.w	fp, #0
 800e568:	6013      	str	r3, [r2, #0]
 800e56a:	e76b      	b.n	800e444 <_strtod_l+0x454>
 800e56c:	080108b5 	.word	0x080108b5
 800e570:	08010b98 	.word	0x08010b98
 800e574:	080108ad 	.word	0x080108ad
 800e578:	080108e2 	.word	0x080108e2
 800e57c:	08010a36 	.word	0x08010a36
 800e580:	08010ad0 	.word	0x08010ad0
 800e584:	08010aa8 	.word	0x08010aa8
 800e588:	7ff00000 	.word	0x7ff00000
 800e58c:	7ca00000 	.word	0x7ca00000
 800e590:	7fefffff 	.word	0x7fefffff
 800e594:	f014 0310 	ands.w	r3, r4, #16
 800e598:	bf18      	it	ne
 800e59a:	236a      	movne	r3, #106	@ 0x6a
 800e59c:	4ea9      	ldr	r6, [pc, #676]	@ (800e844 <_strtod_l+0x854>)
 800e59e:	9308      	str	r3, [sp, #32]
 800e5a0:	4650      	mov	r0, sl
 800e5a2:	4659      	mov	r1, fp
 800e5a4:	2300      	movs	r3, #0
 800e5a6:	07e7      	lsls	r7, r4, #31
 800e5a8:	d504      	bpl.n	800e5b4 <_strtod_l+0x5c4>
 800e5aa:	e9d6 2300 	ldrd	r2, r3, [r6]
 800e5ae:	f7f2 f82b 	bl	8000608 <__aeabi_dmul>
 800e5b2:	2301      	movs	r3, #1
 800e5b4:	1064      	asrs	r4, r4, #1
 800e5b6:	f106 0608 	add.w	r6, r6, #8
 800e5ba:	d1f4      	bne.n	800e5a6 <_strtod_l+0x5b6>
 800e5bc:	b10b      	cbz	r3, 800e5c2 <_strtod_l+0x5d2>
 800e5be:	4682      	mov	sl, r0
 800e5c0:	468b      	mov	fp, r1
 800e5c2:	9b08      	ldr	r3, [sp, #32]
 800e5c4:	b1b3      	cbz	r3, 800e5f4 <_strtod_l+0x604>
 800e5c6:	f3cb 520a 	ubfx	r2, fp, #20, #11
 800e5ca:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 800e5ce:	2b00      	cmp	r3, #0
 800e5d0:	4659      	mov	r1, fp
 800e5d2:	dd0f      	ble.n	800e5f4 <_strtod_l+0x604>
 800e5d4:	2b1f      	cmp	r3, #31
 800e5d6:	dd56      	ble.n	800e686 <_strtod_l+0x696>
 800e5d8:	2b34      	cmp	r3, #52	@ 0x34
 800e5da:	bfde      	ittt	le
 800e5dc:	f04f 33ff 	movle.w	r3, #4294967295	@ 0xffffffff
 800e5e0:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 800e5e4:	4093      	lslle	r3, r2
 800e5e6:	f04f 0a00 	mov.w	sl, #0
 800e5ea:	bfcc      	ite	gt
 800e5ec:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 800e5f0:	ea03 0b01 	andle.w	fp, r3, r1
 800e5f4:	2200      	movs	r2, #0
 800e5f6:	2300      	movs	r3, #0
 800e5f8:	4650      	mov	r0, sl
 800e5fa:	4659      	mov	r1, fp
 800e5fc:	f7f2 fa6c 	bl	8000ad8 <__aeabi_dcmpeq>
 800e600:	2800      	cmp	r0, #0
 800e602:	d1a7      	bne.n	800e554 <_strtod_l+0x564>
 800e604:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800e606:	9300      	str	r3, [sp, #0]
 800e608:	990c      	ldr	r1, [sp, #48]	@ 0x30
 800e60a:	9805      	ldr	r0, [sp, #20]
 800e60c:	462b      	mov	r3, r5
 800e60e:	464a      	mov	r2, r9
 800e610:	f7ff f8ce 	bl	800d7b0 <__s2b>
 800e614:	900b      	str	r0, [sp, #44]	@ 0x2c
 800e616:	2800      	cmp	r0, #0
 800e618:	f43f af09 	beq.w	800e42e <_strtod_l+0x43e>
 800e61c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800e61e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800e620:	2a00      	cmp	r2, #0
 800e622:	eba3 0308 	sub.w	r3, r3, r8
 800e626:	bfa8      	it	ge
 800e628:	2300      	movge	r3, #0
 800e62a:	9312      	str	r3, [sp, #72]	@ 0x48
 800e62c:	2400      	movs	r4, #0
 800e62e:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 800e632:	9316      	str	r3, [sp, #88]	@ 0x58
 800e634:	46a0      	mov	r8, r4
 800e636:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800e638:	9805      	ldr	r0, [sp, #20]
 800e63a:	6859      	ldr	r1, [r3, #4]
 800e63c:	f7ff f810 	bl	800d660 <_Balloc>
 800e640:	4681      	mov	r9, r0
 800e642:	2800      	cmp	r0, #0
 800e644:	f43f aef7 	beq.w	800e436 <_strtod_l+0x446>
 800e648:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800e64a:	691a      	ldr	r2, [r3, #16]
 800e64c:	3202      	adds	r2, #2
 800e64e:	f103 010c 	add.w	r1, r3, #12
 800e652:	0092      	lsls	r2, r2, #2
 800e654:	300c      	adds	r0, #12
 800e656:	f001 f903 	bl	800f860 <memcpy>
 800e65a:	ec4b ab10 	vmov	d0, sl, fp
 800e65e:	9805      	ldr	r0, [sp, #20]
 800e660:	aa1c      	add	r2, sp, #112	@ 0x70
 800e662:	a91b      	add	r1, sp, #108	@ 0x6c
 800e664:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 800e668:	f7ff fbd6 	bl	800de18 <__d2b>
 800e66c:	901a      	str	r0, [sp, #104]	@ 0x68
 800e66e:	2800      	cmp	r0, #0
 800e670:	f43f aee1 	beq.w	800e436 <_strtod_l+0x446>
 800e674:	9805      	ldr	r0, [sp, #20]
 800e676:	2101      	movs	r1, #1
 800e678:	f7ff f930 	bl	800d8dc <__i2b>
 800e67c:	4680      	mov	r8, r0
 800e67e:	b948      	cbnz	r0, 800e694 <_strtod_l+0x6a4>
 800e680:	f04f 0800 	mov.w	r8, #0
 800e684:	e6d7      	b.n	800e436 <_strtod_l+0x446>
 800e686:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800e68a:	fa02 f303 	lsl.w	r3, r2, r3
 800e68e:	ea03 0a0a 	and.w	sl, r3, sl
 800e692:	e7af      	b.n	800e5f4 <_strtod_l+0x604>
 800e694:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 800e696:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 800e698:	2d00      	cmp	r5, #0
 800e69a:	bfab      	itete	ge
 800e69c:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 800e69e:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 800e6a0:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 800e6a2:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 800e6a4:	bfac      	ite	ge
 800e6a6:	18ef      	addge	r7, r5, r3
 800e6a8:	1b5e      	sublt	r6, r3, r5
 800e6aa:	9b08      	ldr	r3, [sp, #32]
 800e6ac:	1aed      	subs	r5, r5, r3
 800e6ae:	4415      	add	r5, r2
 800e6b0:	4b65      	ldr	r3, [pc, #404]	@ (800e848 <_strtod_l+0x858>)
 800e6b2:	3d01      	subs	r5, #1
 800e6b4:	429d      	cmp	r5, r3
 800e6b6:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 800e6ba:	da50      	bge.n	800e75e <_strtod_l+0x76e>
 800e6bc:	1b5b      	subs	r3, r3, r5
 800e6be:	2b1f      	cmp	r3, #31
 800e6c0:	eba2 0203 	sub.w	r2, r2, r3
 800e6c4:	f04f 0101 	mov.w	r1, #1
 800e6c8:	dc3d      	bgt.n	800e746 <_strtod_l+0x756>
 800e6ca:	fa01 f303 	lsl.w	r3, r1, r3
 800e6ce:	9313      	str	r3, [sp, #76]	@ 0x4c
 800e6d0:	2300      	movs	r3, #0
 800e6d2:	9310      	str	r3, [sp, #64]	@ 0x40
 800e6d4:	18bd      	adds	r5, r7, r2
 800e6d6:	9b08      	ldr	r3, [sp, #32]
 800e6d8:	42af      	cmp	r7, r5
 800e6da:	4416      	add	r6, r2
 800e6dc:	441e      	add	r6, r3
 800e6de:	463b      	mov	r3, r7
 800e6e0:	bfa8      	it	ge
 800e6e2:	462b      	movge	r3, r5
 800e6e4:	42b3      	cmp	r3, r6
 800e6e6:	bfa8      	it	ge
 800e6e8:	4633      	movge	r3, r6
 800e6ea:	2b00      	cmp	r3, #0
 800e6ec:	bfc2      	ittt	gt
 800e6ee:	1aed      	subgt	r5, r5, r3
 800e6f0:	1af6      	subgt	r6, r6, r3
 800e6f2:	1aff      	subgt	r7, r7, r3
 800e6f4:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800e6f6:	2b00      	cmp	r3, #0
 800e6f8:	dd16      	ble.n	800e728 <_strtod_l+0x738>
 800e6fa:	4641      	mov	r1, r8
 800e6fc:	9805      	ldr	r0, [sp, #20]
 800e6fe:	461a      	mov	r2, r3
 800e700:	f7ff f9a4 	bl	800da4c <__pow5mult>
 800e704:	4680      	mov	r8, r0
 800e706:	2800      	cmp	r0, #0
 800e708:	d0ba      	beq.n	800e680 <_strtod_l+0x690>
 800e70a:	4601      	mov	r1, r0
 800e70c:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800e70e:	9805      	ldr	r0, [sp, #20]
 800e710:	f7ff f8fa 	bl	800d908 <__multiply>
 800e714:	900a      	str	r0, [sp, #40]	@ 0x28
 800e716:	2800      	cmp	r0, #0
 800e718:	f43f ae8d 	beq.w	800e436 <_strtod_l+0x446>
 800e71c:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800e71e:	9805      	ldr	r0, [sp, #20]
 800e720:	f7fe ffde 	bl	800d6e0 <_Bfree>
 800e724:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800e726:	931a      	str	r3, [sp, #104]	@ 0x68
 800e728:	2d00      	cmp	r5, #0
 800e72a:	dc1d      	bgt.n	800e768 <_strtod_l+0x778>
 800e72c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e72e:	2b00      	cmp	r3, #0
 800e730:	dd23      	ble.n	800e77a <_strtod_l+0x78a>
 800e732:	4649      	mov	r1, r9
 800e734:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 800e736:	9805      	ldr	r0, [sp, #20]
 800e738:	f7ff f988 	bl	800da4c <__pow5mult>
 800e73c:	4681      	mov	r9, r0
 800e73e:	b9e0      	cbnz	r0, 800e77a <_strtod_l+0x78a>
 800e740:	f04f 0900 	mov.w	r9, #0
 800e744:	e677      	b.n	800e436 <_strtod_l+0x446>
 800e746:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 800e74a:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 800e74e:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 800e752:	35e2      	adds	r5, #226	@ 0xe2
 800e754:	fa01 f305 	lsl.w	r3, r1, r5
 800e758:	9310      	str	r3, [sp, #64]	@ 0x40
 800e75a:	9113      	str	r1, [sp, #76]	@ 0x4c
 800e75c:	e7ba      	b.n	800e6d4 <_strtod_l+0x6e4>
 800e75e:	2300      	movs	r3, #0
 800e760:	9310      	str	r3, [sp, #64]	@ 0x40
 800e762:	2301      	movs	r3, #1
 800e764:	9313      	str	r3, [sp, #76]	@ 0x4c
 800e766:	e7b5      	b.n	800e6d4 <_strtod_l+0x6e4>
 800e768:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800e76a:	9805      	ldr	r0, [sp, #20]
 800e76c:	462a      	mov	r2, r5
 800e76e:	f7ff f9c7 	bl	800db00 <__lshift>
 800e772:	901a      	str	r0, [sp, #104]	@ 0x68
 800e774:	2800      	cmp	r0, #0
 800e776:	d1d9      	bne.n	800e72c <_strtod_l+0x73c>
 800e778:	e65d      	b.n	800e436 <_strtod_l+0x446>
 800e77a:	2e00      	cmp	r6, #0
 800e77c:	dd07      	ble.n	800e78e <_strtod_l+0x79e>
 800e77e:	4649      	mov	r1, r9
 800e780:	9805      	ldr	r0, [sp, #20]
 800e782:	4632      	mov	r2, r6
 800e784:	f7ff f9bc 	bl	800db00 <__lshift>
 800e788:	4681      	mov	r9, r0
 800e78a:	2800      	cmp	r0, #0
 800e78c:	d0d8      	beq.n	800e740 <_strtod_l+0x750>
 800e78e:	2f00      	cmp	r7, #0
 800e790:	dd08      	ble.n	800e7a4 <_strtod_l+0x7b4>
 800e792:	4641      	mov	r1, r8
 800e794:	9805      	ldr	r0, [sp, #20]
 800e796:	463a      	mov	r2, r7
 800e798:	f7ff f9b2 	bl	800db00 <__lshift>
 800e79c:	4680      	mov	r8, r0
 800e79e:	2800      	cmp	r0, #0
 800e7a0:	f43f ae49 	beq.w	800e436 <_strtod_l+0x446>
 800e7a4:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800e7a6:	9805      	ldr	r0, [sp, #20]
 800e7a8:	464a      	mov	r2, r9
 800e7aa:	f7ff fa31 	bl	800dc10 <__mdiff>
 800e7ae:	4604      	mov	r4, r0
 800e7b0:	2800      	cmp	r0, #0
 800e7b2:	f43f ae40 	beq.w	800e436 <_strtod_l+0x446>
 800e7b6:	68c3      	ldr	r3, [r0, #12]
 800e7b8:	930f      	str	r3, [sp, #60]	@ 0x3c
 800e7ba:	2300      	movs	r3, #0
 800e7bc:	60c3      	str	r3, [r0, #12]
 800e7be:	4641      	mov	r1, r8
 800e7c0:	f7ff fa0a 	bl	800dbd8 <__mcmp>
 800e7c4:	2800      	cmp	r0, #0
 800e7c6:	da45      	bge.n	800e854 <_strtod_l+0x864>
 800e7c8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800e7ca:	ea53 030a 	orrs.w	r3, r3, sl
 800e7ce:	d16b      	bne.n	800e8a8 <_strtod_l+0x8b8>
 800e7d0:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800e7d4:	2b00      	cmp	r3, #0
 800e7d6:	d167      	bne.n	800e8a8 <_strtod_l+0x8b8>
 800e7d8:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800e7dc:	0d1b      	lsrs	r3, r3, #20
 800e7de:	051b      	lsls	r3, r3, #20
 800e7e0:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800e7e4:	d960      	bls.n	800e8a8 <_strtod_l+0x8b8>
 800e7e6:	6963      	ldr	r3, [r4, #20]
 800e7e8:	b913      	cbnz	r3, 800e7f0 <_strtod_l+0x800>
 800e7ea:	6923      	ldr	r3, [r4, #16]
 800e7ec:	2b01      	cmp	r3, #1
 800e7ee:	dd5b      	ble.n	800e8a8 <_strtod_l+0x8b8>
 800e7f0:	4621      	mov	r1, r4
 800e7f2:	2201      	movs	r2, #1
 800e7f4:	9805      	ldr	r0, [sp, #20]
 800e7f6:	f7ff f983 	bl	800db00 <__lshift>
 800e7fa:	4641      	mov	r1, r8
 800e7fc:	4604      	mov	r4, r0
 800e7fe:	f7ff f9eb 	bl	800dbd8 <__mcmp>
 800e802:	2800      	cmp	r0, #0
 800e804:	dd50      	ble.n	800e8a8 <_strtod_l+0x8b8>
 800e806:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800e80a:	9a08      	ldr	r2, [sp, #32]
 800e80c:	0d1b      	lsrs	r3, r3, #20
 800e80e:	051b      	lsls	r3, r3, #20
 800e810:	2a00      	cmp	r2, #0
 800e812:	d06a      	beq.n	800e8ea <_strtod_l+0x8fa>
 800e814:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800e818:	d867      	bhi.n	800e8ea <_strtod_l+0x8fa>
 800e81a:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 800e81e:	f67f ae9d 	bls.w	800e55c <_strtod_l+0x56c>
 800e822:	4b0a      	ldr	r3, [pc, #40]	@ (800e84c <_strtod_l+0x85c>)
 800e824:	4650      	mov	r0, sl
 800e826:	4659      	mov	r1, fp
 800e828:	2200      	movs	r2, #0
 800e82a:	f7f1 feed 	bl	8000608 <__aeabi_dmul>
 800e82e:	4b08      	ldr	r3, [pc, #32]	@ (800e850 <_strtod_l+0x860>)
 800e830:	400b      	ands	r3, r1
 800e832:	4682      	mov	sl, r0
 800e834:	468b      	mov	fp, r1
 800e836:	2b00      	cmp	r3, #0
 800e838:	f47f ae08 	bne.w	800e44c <_strtod_l+0x45c>
 800e83c:	9a05      	ldr	r2, [sp, #20]
 800e83e:	2322      	movs	r3, #34	@ 0x22
 800e840:	6013      	str	r3, [r2, #0]
 800e842:	e603      	b.n	800e44c <_strtod_l+0x45c>
 800e844:	08010bc0 	.word	0x08010bc0
 800e848:	fffffc02 	.word	0xfffffc02
 800e84c:	39500000 	.word	0x39500000
 800e850:	7ff00000 	.word	0x7ff00000
 800e854:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 800e858:	d165      	bne.n	800e926 <_strtod_l+0x936>
 800e85a:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800e85c:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800e860:	b35a      	cbz	r2, 800e8ba <_strtod_l+0x8ca>
 800e862:	4a9f      	ldr	r2, [pc, #636]	@ (800eae0 <_strtod_l+0xaf0>)
 800e864:	4293      	cmp	r3, r2
 800e866:	d12b      	bne.n	800e8c0 <_strtod_l+0x8d0>
 800e868:	9b08      	ldr	r3, [sp, #32]
 800e86a:	4651      	mov	r1, sl
 800e86c:	b303      	cbz	r3, 800e8b0 <_strtod_l+0x8c0>
 800e86e:	4b9d      	ldr	r3, [pc, #628]	@ (800eae4 <_strtod_l+0xaf4>)
 800e870:	465a      	mov	r2, fp
 800e872:	4013      	ands	r3, r2
 800e874:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 800e878:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800e87c:	d81b      	bhi.n	800e8b6 <_strtod_l+0x8c6>
 800e87e:	0d1b      	lsrs	r3, r3, #20
 800e880:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800e884:	fa02 f303 	lsl.w	r3, r2, r3
 800e888:	4299      	cmp	r1, r3
 800e88a:	d119      	bne.n	800e8c0 <_strtod_l+0x8d0>
 800e88c:	4b96      	ldr	r3, [pc, #600]	@ (800eae8 <_strtod_l+0xaf8>)
 800e88e:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800e890:	429a      	cmp	r2, r3
 800e892:	d102      	bne.n	800e89a <_strtod_l+0x8aa>
 800e894:	3101      	adds	r1, #1
 800e896:	f43f adce 	beq.w	800e436 <_strtod_l+0x446>
 800e89a:	4b92      	ldr	r3, [pc, #584]	@ (800eae4 <_strtod_l+0xaf4>)
 800e89c:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800e89e:	401a      	ands	r2, r3
 800e8a0:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 800e8a4:	f04f 0a00 	mov.w	sl, #0
 800e8a8:	9b08      	ldr	r3, [sp, #32]
 800e8aa:	2b00      	cmp	r3, #0
 800e8ac:	d1b9      	bne.n	800e822 <_strtod_l+0x832>
 800e8ae:	e5cd      	b.n	800e44c <_strtod_l+0x45c>
 800e8b0:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800e8b4:	e7e8      	b.n	800e888 <_strtod_l+0x898>
 800e8b6:	4613      	mov	r3, r2
 800e8b8:	e7e6      	b.n	800e888 <_strtod_l+0x898>
 800e8ba:	ea53 030a 	orrs.w	r3, r3, sl
 800e8be:	d0a2      	beq.n	800e806 <_strtod_l+0x816>
 800e8c0:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800e8c2:	b1db      	cbz	r3, 800e8fc <_strtod_l+0x90c>
 800e8c4:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800e8c6:	4213      	tst	r3, r2
 800e8c8:	d0ee      	beq.n	800e8a8 <_strtod_l+0x8b8>
 800e8ca:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800e8cc:	9a08      	ldr	r2, [sp, #32]
 800e8ce:	4650      	mov	r0, sl
 800e8d0:	4659      	mov	r1, fp
 800e8d2:	b1bb      	cbz	r3, 800e904 <_strtod_l+0x914>
 800e8d4:	f7ff fb6e 	bl	800dfb4 <sulp>
 800e8d8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800e8dc:	ec53 2b10 	vmov	r2, r3, d0
 800e8e0:	f7f1 fcdc 	bl	800029c <__adddf3>
 800e8e4:	4682      	mov	sl, r0
 800e8e6:	468b      	mov	fp, r1
 800e8e8:	e7de      	b.n	800e8a8 <_strtod_l+0x8b8>
 800e8ea:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 800e8ee:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 800e8f2:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800e8f6:	f04f 3aff 	mov.w	sl, #4294967295	@ 0xffffffff
 800e8fa:	e7d5      	b.n	800e8a8 <_strtod_l+0x8b8>
 800e8fc:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800e8fe:	ea13 0f0a 	tst.w	r3, sl
 800e902:	e7e1      	b.n	800e8c8 <_strtod_l+0x8d8>
 800e904:	f7ff fb56 	bl	800dfb4 <sulp>
 800e908:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800e90c:	ec53 2b10 	vmov	r2, r3, d0
 800e910:	f7f1 fcc2 	bl	8000298 <__aeabi_dsub>
 800e914:	2200      	movs	r2, #0
 800e916:	2300      	movs	r3, #0
 800e918:	4682      	mov	sl, r0
 800e91a:	468b      	mov	fp, r1
 800e91c:	f7f2 f8dc 	bl	8000ad8 <__aeabi_dcmpeq>
 800e920:	2800      	cmp	r0, #0
 800e922:	d0c1      	beq.n	800e8a8 <_strtod_l+0x8b8>
 800e924:	e61a      	b.n	800e55c <_strtod_l+0x56c>
 800e926:	4641      	mov	r1, r8
 800e928:	4620      	mov	r0, r4
 800e92a:	f7ff facd 	bl	800dec8 <__ratio>
 800e92e:	ec57 6b10 	vmov	r6, r7, d0
 800e932:	2200      	movs	r2, #0
 800e934:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800e938:	4630      	mov	r0, r6
 800e93a:	4639      	mov	r1, r7
 800e93c:	f7f2 f8e0 	bl	8000b00 <__aeabi_dcmple>
 800e940:	2800      	cmp	r0, #0
 800e942:	d06f      	beq.n	800ea24 <_strtod_l+0xa34>
 800e944:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800e946:	2b00      	cmp	r3, #0
 800e948:	d17a      	bne.n	800ea40 <_strtod_l+0xa50>
 800e94a:	f1ba 0f00 	cmp.w	sl, #0
 800e94e:	d158      	bne.n	800ea02 <_strtod_l+0xa12>
 800e950:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800e952:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800e956:	2b00      	cmp	r3, #0
 800e958:	d15a      	bne.n	800ea10 <_strtod_l+0xa20>
 800e95a:	4b64      	ldr	r3, [pc, #400]	@ (800eaec <_strtod_l+0xafc>)
 800e95c:	2200      	movs	r2, #0
 800e95e:	4630      	mov	r0, r6
 800e960:	4639      	mov	r1, r7
 800e962:	f7f2 f8c3 	bl	8000aec <__aeabi_dcmplt>
 800e966:	2800      	cmp	r0, #0
 800e968:	d159      	bne.n	800ea1e <_strtod_l+0xa2e>
 800e96a:	4630      	mov	r0, r6
 800e96c:	4639      	mov	r1, r7
 800e96e:	4b60      	ldr	r3, [pc, #384]	@ (800eaf0 <_strtod_l+0xb00>)
 800e970:	2200      	movs	r2, #0
 800e972:	f7f1 fe49 	bl	8000608 <__aeabi_dmul>
 800e976:	4606      	mov	r6, r0
 800e978:	460f      	mov	r7, r1
 800e97a:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 800e97e:	9606      	str	r6, [sp, #24]
 800e980:	9307      	str	r3, [sp, #28]
 800e982:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800e986:	4d57      	ldr	r5, [pc, #348]	@ (800eae4 <_strtod_l+0xaf4>)
 800e988:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800e98c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800e98e:	401d      	ands	r5, r3
 800e990:	4b58      	ldr	r3, [pc, #352]	@ (800eaf4 <_strtod_l+0xb04>)
 800e992:	429d      	cmp	r5, r3
 800e994:	f040 80b2 	bne.w	800eafc <_strtod_l+0xb0c>
 800e998:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800e99a:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 800e99e:	ec4b ab10 	vmov	d0, sl, fp
 800e9a2:	f7ff f9c9 	bl	800dd38 <__ulp>
 800e9a6:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800e9aa:	ec51 0b10 	vmov	r0, r1, d0
 800e9ae:	f7f1 fe2b 	bl	8000608 <__aeabi_dmul>
 800e9b2:	4652      	mov	r2, sl
 800e9b4:	465b      	mov	r3, fp
 800e9b6:	f7f1 fc71 	bl	800029c <__adddf3>
 800e9ba:	460b      	mov	r3, r1
 800e9bc:	4949      	ldr	r1, [pc, #292]	@ (800eae4 <_strtod_l+0xaf4>)
 800e9be:	4a4e      	ldr	r2, [pc, #312]	@ (800eaf8 <_strtod_l+0xb08>)
 800e9c0:	4019      	ands	r1, r3
 800e9c2:	4291      	cmp	r1, r2
 800e9c4:	4682      	mov	sl, r0
 800e9c6:	d942      	bls.n	800ea4e <_strtod_l+0xa5e>
 800e9c8:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800e9ca:	4b47      	ldr	r3, [pc, #284]	@ (800eae8 <_strtod_l+0xaf8>)
 800e9cc:	429a      	cmp	r2, r3
 800e9ce:	d103      	bne.n	800e9d8 <_strtod_l+0x9e8>
 800e9d0:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800e9d2:	3301      	adds	r3, #1
 800e9d4:	f43f ad2f 	beq.w	800e436 <_strtod_l+0x446>
 800e9d8:	f8df b10c 	ldr.w	fp, [pc, #268]	@ 800eae8 <_strtod_l+0xaf8>
 800e9dc:	f04f 3aff 	mov.w	sl, #4294967295	@ 0xffffffff
 800e9e0:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800e9e2:	9805      	ldr	r0, [sp, #20]
 800e9e4:	f7fe fe7c 	bl	800d6e0 <_Bfree>
 800e9e8:	9805      	ldr	r0, [sp, #20]
 800e9ea:	4649      	mov	r1, r9
 800e9ec:	f7fe fe78 	bl	800d6e0 <_Bfree>
 800e9f0:	9805      	ldr	r0, [sp, #20]
 800e9f2:	4641      	mov	r1, r8
 800e9f4:	f7fe fe74 	bl	800d6e0 <_Bfree>
 800e9f8:	9805      	ldr	r0, [sp, #20]
 800e9fa:	4621      	mov	r1, r4
 800e9fc:	f7fe fe70 	bl	800d6e0 <_Bfree>
 800ea00:	e619      	b.n	800e636 <_strtod_l+0x646>
 800ea02:	f1ba 0f01 	cmp.w	sl, #1
 800ea06:	d103      	bne.n	800ea10 <_strtod_l+0xa20>
 800ea08:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800ea0a:	2b00      	cmp	r3, #0
 800ea0c:	f43f ada6 	beq.w	800e55c <_strtod_l+0x56c>
 800ea10:	ed9f 7b2b 	vldr	d7, [pc, #172]	@ 800eac0 <_strtod_l+0xad0>
 800ea14:	4f35      	ldr	r7, [pc, #212]	@ (800eaec <_strtod_l+0xafc>)
 800ea16:	ed8d 7b06 	vstr	d7, [sp, #24]
 800ea1a:	2600      	movs	r6, #0
 800ea1c:	e7b1      	b.n	800e982 <_strtod_l+0x992>
 800ea1e:	4f34      	ldr	r7, [pc, #208]	@ (800eaf0 <_strtod_l+0xb00>)
 800ea20:	2600      	movs	r6, #0
 800ea22:	e7aa      	b.n	800e97a <_strtod_l+0x98a>
 800ea24:	4b32      	ldr	r3, [pc, #200]	@ (800eaf0 <_strtod_l+0xb00>)
 800ea26:	4630      	mov	r0, r6
 800ea28:	4639      	mov	r1, r7
 800ea2a:	2200      	movs	r2, #0
 800ea2c:	f7f1 fdec 	bl	8000608 <__aeabi_dmul>
 800ea30:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800ea32:	4606      	mov	r6, r0
 800ea34:	460f      	mov	r7, r1
 800ea36:	2b00      	cmp	r3, #0
 800ea38:	d09f      	beq.n	800e97a <_strtod_l+0x98a>
 800ea3a:	e9cd 6706 	strd	r6, r7, [sp, #24]
 800ea3e:	e7a0      	b.n	800e982 <_strtod_l+0x992>
 800ea40:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 800eac8 <_strtod_l+0xad8>
 800ea44:	ed8d 7b06 	vstr	d7, [sp, #24]
 800ea48:	ec57 6b17 	vmov	r6, r7, d7
 800ea4c:	e799      	b.n	800e982 <_strtod_l+0x992>
 800ea4e:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 800ea52:	9b08      	ldr	r3, [sp, #32]
 800ea54:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 800ea58:	2b00      	cmp	r3, #0
 800ea5a:	d1c1      	bne.n	800e9e0 <_strtod_l+0x9f0>
 800ea5c:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800ea60:	0d1b      	lsrs	r3, r3, #20
 800ea62:	051b      	lsls	r3, r3, #20
 800ea64:	429d      	cmp	r5, r3
 800ea66:	d1bb      	bne.n	800e9e0 <_strtod_l+0x9f0>
 800ea68:	4630      	mov	r0, r6
 800ea6a:	4639      	mov	r1, r7
 800ea6c:	f7f2 f914 	bl	8000c98 <__aeabi_d2lz>
 800ea70:	f7f1 fd9c 	bl	80005ac <__aeabi_l2d>
 800ea74:	4602      	mov	r2, r0
 800ea76:	460b      	mov	r3, r1
 800ea78:	4630      	mov	r0, r6
 800ea7a:	4639      	mov	r1, r7
 800ea7c:	f7f1 fc0c 	bl	8000298 <__aeabi_dsub>
 800ea80:	460b      	mov	r3, r1
 800ea82:	4602      	mov	r2, r0
 800ea84:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 800ea88:	f3cb 0613 	ubfx	r6, fp, #0, #20
 800ea8c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800ea8e:	ea46 060a 	orr.w	r6, r6, sl
 800ea92:	431e      	orrs	r6, r3
 800ea94:	d06f      	beq.n	800eb76 <_strtod_l+0xb86>
 800ea96:	a30e      	add	r3, pc, #56	@ (adr r3, 800ead0 <_strtod_l+0xae0>)
 800ea98:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ea9c:	f7f2 f826 	bl	8000aec <__aeabi_dcmplt>
 800eaa0:	2800      	cmp	r0, #0
 800eaa2:	f47f acd3 	bne.w	800e44c <_strtod_l+0x45c>
 800eaa6:	a30c      	add	r3, pc, #48	@ (adr r3, 800ead8 <_strtod_l+0xae8>)
 800eaa8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800eaac:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800eab0:	f7f2 f83a 	bl	8000b28 <__aeabi_dcmpgt>
 800eab4:	2800      	cmp	r0, #0
 800eab6:	d093      	beq.n	800e9e0 <_strtod_l+0x9f0>
 800eab8:	e4c8      	b.n	800e44c <_strtod_l+0x45c>
 800eaba:	bf00      	nop
 800eabc:	f3af 8000 	nop.w
 800eac0:	00000000 	.word	0x00000000
 800eac4:	bff00000 	.word	0xbff00000
 800eac8:	00000000 	.word	0x00000000
 800eacc:	3ff00000 	.word	0x3ff00000
 800ead0:	94a03595 	.word	0x94a03595
 800ead4:	3fdfffff 	.word	0x3fdfffff
 800ead8:	35afe535 	.word	0x35afe535
 800eadc:	3fe00000 	.word	0x3fe00000
 800eae0:	000fffff 	.word	0x000fffff
 800eae4:	7ff00000 	.word	0x7ff00000
 800eae8:	7fefffff 	.word	0x7fefffff
 800eaec:	3ff00000 	.word	0x3ff00000
 800eaf0:	3fe00000 	.word	0x3fe00000
 800eaf4:	7fe00000 	.word	0x7fe00000
 800eaf8:	7c9fffff 	.word	0x7c9fffff
 800eafc:	9b08      	ldr	r3, [sp, #32]
 800eafe:	b323      	cbz	r3, 800eb4a <_strtod_l+0xb5a>
 800eb00:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 800eb04:	d821      	bhi.n	800eb4a <_strtod_l+0xb5a>
 800eb06:	a328      	add	r3, pc, #160	@ (adr r3, 800eba8 <_strtod_l+0xbb8>)
 800eb08:	e9d3 2300 	ldrd	r2, r3, [r3]
 800eb0c:	4630      	mov	r0, r6
 800eb0e:	4639      	mov	r1, r7
 800eb10:	f7f1 fff6 	bl	8000b00 <__aeabi_dcmple>
 800eb14:	b1a0      	cbz	r0, 800eb40 <_strtod_l+0xb50>
 800eb16:	4639      	mov	r1, r7
 800eb18:	4630      	mov	r0, r6
 800eb1a:	f7f2 f84d 	bl	8000bb8 <__aeabi_d2uiz>
 800eb1e:	2801      	cmp	r0, #1
 800eb20:	bf38      	it	cc
 800eb22:	2001      	movcc	r0, #1
 800eb24:	f7f1 fcf6 	bl	8000514 <__aeabi_ui2d>
 800eb28:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800eb2a:	4606      	mov	r6, r0
 800eb2c:	460f      	mov	r7, r1
 800eb2e:	b9fb      	cbnz	r3, 800eb70 <_strtod_l+0xb80>
 800eb30:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800eb34:	9014      	str	r0, [sp, #80]	@ 0x50
 800eb36:	9315      	str	r3, [sp, #84]	@ 0x54
 800eb38:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 800eb3c:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800eb40:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800eb42:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 800eb46:	1b5b      	subs	r3, r3, r5
 800eb48:	9311      	str	r3, [sp, #68]	@ 0x44
 800eb4a:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 800eb4e:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 800eb52:	f7ff f8f1 	bl	800dd38 <__ulp>
 800eb56:	4650      	mov	r0, sl
 800eb58:	ec53 2b10 	vmov	r2, r3, d0
 800eb5c:	4659      	mov	r1, fp
 800eb5e:	f7f1 fd53 	bl	8000608 <__aeabi_dmul>
 800eb62:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 800eb66:	f7f1 fb99 	bl	800029c <__adddf3>
 800eb6a:	4682      	mov	sl, r0
 800eb6c:	468b      	mov	fp, r1
 800eb6e:	e770      	b.n	800ea52 <_strtod_l+0xa62>
 800eb70:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 800eb74:	e7e0      	b.n	800eb38 <_strtod_l+0xb48>
 800eb76:	a30e      	add	r3, pc, #56	@ (adr r3, 800ebb0 <_strtod_l+0xbc0>)
 800eb78:	e9d3 2300 	ldrd	r2, r3, [r3]
 800eb7c:	f7f1 ffb6 	bl	8000aec <__aeabi_dcmplt>
 800eb80:	e798      	b.n	800eab4 <_strtod_l+0xac4>
 800eb82:	2300      	movs	r3, #0
 800eb84:	930e      	str	r3, [sp, #56]	@ 0x38
 800eb86:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 800eb88:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800eb8a:	6013      	str	r3, [r2, #0]
 800eb8c:	f7ff ba6d 	b.w	800e06a <_strtod_l+0x7a>
 800eb90:	2a65      	cmp	r2, #101	@ 0x65
 800eb92:	f43f ab68 	beq.w	800e266 <_strtod_l+0x276>
 800eb96:	2a45      	cmp	r2, #69	@ 0x45
 800eb98:	f43f ab65 	beq.w	800e266 <_strtod_l+0x276>
 800eb9c:	2301      	movs	r3, #1
 800eb9e:	f7ff bba0 	b.w	800e2e2 <_strtod_l+0x2f2>
 800eba2:	bf00      	nop
 800eba4:	f3af 8000 	nop.w
 800eba8:	ffc00000 	.word	0xffc00000
 800ebac:	41dfffff 	.word	0x41dfffff
 800ebb0:	94a03595 	.word	0x94a03595
 800ebb4:	3fcfffff 	.word	0x3fcfffff

0800ebb8 <_strtod_r>:
 800ebb8:	4b01      	ldr	r3, [pc, #4]	@ (800ebc0 <_strtod_r+0x8>)
 800ebba:	f7ff ba19 	b.w	800dff0 <_strtod_l>
 800ebbe:	bf00      	nop
 800ebc0:	20000268 	.word	0x20000268

0800ebc4 <_strtol_l.isra.0>:
 800ebc4:	2b24      	cmp	r3, #36	@ 0x24
 800ebc6:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ebca:	4686      	mov	lr, r0
 800ebcc:	4690      	mov	r8, r2
 800ebce:	d801      	bhi.n	800ebd4 <_strtol_l.isra.0+0x10>
 800ebd0:	2b01      	cmp	r3, #1
 800ebd2:	d106      	bne.n	800ebe2 <_strtol_l.isra.0+0x1e>
 800ebd4:	f7fd fdb8 	bl	800c748 <__errno>
 800ebd8:	2316      	movs	r3, #22
 800ebda:	6003      	str	r3, [r0, #0]
 800ebdc:	2000      	movs	r0, #0
 800ebde:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ebe2:	4834      	ldr	r0, [pc, #208]	@ (800ecb4 <_strtol_l.isra.0+0xf0>)
 800ebe4:	460d      	mov	r5, r1
 800ebe6:	462a      	mov	r2, r5
 800ebe8:	f815 4b01 	ldrb.w	r4, [r5], #1
 800ebec:	5d06      	ldrb	r6, [r0, r4]
 800ebee:	f016 0608 	ands.w	r6, r6, #8
 800ebf2:	d1f8      	bne.n	800ebe6 <_strtol_l.isra.0+0x22>
 800ebf4:	2c2d      	cmp	r4, #45	@ 0x2d
 800ebf6:	d110      	bne.n	800ec1a <_strtol_l.isra.0+0x56>
 800ebf8:	782c      	ldrb	r4, [r5, #0]
 800ebfa:	2601      	movs	r6, #1
 800ebfc:	1c95      	adds	r5, r2, #2
 800ebfe:	f033 0210 	bics.w	r2, r3, #16
 800ec02:	d115      	bne.n	800ec30 <_strtol_l.isra.0+0x6c>
 800ec04:	2c30      	cmp	r4, #48	@ 0x30
 800ec06:	d10d      	bne.n	800ec24 <_strtol_l.isra.0+0x60>
 800ec08:	782a      	ldrb	r2, [r5, #0]
 800ec0a:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800ec0e:	2a58      	cmp	r2, #88	@ 0x58
 800ec10:	d108      	bne.n	800ec24 <_strtol_l.isra.0+0x60>
 800ec12:	786c      	ldrb	r4, [r5, #1]
 800ec14:	3502      	adds	r5, #2
 800ec16:	2310      	movs	r3, #16
 800ec18:	e00a      	b.n	800ec30 <_strtol_l.isra.0+0x6c>
 800ec1a:	2c2b      	cmp	r4, #43	@ 0x2b
 800ec1c:	bf04      	itt	eq
 800ec1e:	782c      	ldrbeq	r4, [r5, #0]
 800ec20:	1c95      	addeq	r5, r2, #2
 800ec22:	e7ec      	b.n	800ebfe <_strtol_l.isra.0+0x3a>
 800ec24:	2b00      	cmp	r3, #0
 800ec26:	d1f6      	bne.n	800ec16 <_strtol_l.isra.0+0x52>
 800ec28:	2c30      	cmp	r4, #48	@ 0x30
 800ec2a:	bf14      	ite	ne
 800ec2c:	230a      	movne	r3, #10
 800ec2e:	2308      	moveq	r3, #8
 800ec30:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 800ec34:	f10c 3cff 	add.w	ip, ip, #4294967295	@ 0xffffffff
 800ec38:	2200      	movs	r2, #0
 800ec3a:	fbbc f9f3 	udiv	r9, ip, r3
 800ec3e:	4610      	mov	r0, r2
 800ec40:	fb03 ca19 	mls	sl, r3, r9, ip
 800ec44:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 800ec48:	2f09      	cmp	r7, #9
 800ec4a:	d80f      	bhi.n	800ec6c <_strtol_l.isra.0+0xa8>
 800ec4c:	463c      	mov	r4, r7
 800ec4e:	42a3      	cmp	r3, r4
 800ec50:	dd1b      	ble.n	800ec8a <_strtol_l.isra.0+0xc6>
 800ec52:	1c57      	adds	r7, r2, #1
 800ec54:	d007      	beq.n	800ec66 <_strtol_l.isra.0+0xa2>
 800ec56:	4581      	cmp	r9, r0
 800ec58:	d314      	bcc.n	800ec84 <_strtol_l.isra.0+0xc0>
 800ec5a:	d101      	bne.n	800ec60 <_strtol_l.isra.0+0x9c>
 800ec5c:	45a2      	cmp	sl, r4
 800ec5e:	db11      	blt.n	800ec84 <_strtol_l.isra.0+0xc0>
 800ec60:	fb00 4003 	mla	r0, r0, r3, r4
 800ec64:	2201      	movs	r2, #1
 800ec66:	f815 4b01 	ldrb.w	r4, [r5], #1
 800ec6a:	e7eb      	b.n	800ec44 <_strtol_l.isra.0+0x80>
 800ec6c:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 800ec70:	2f19      	cmp	r7, #25
 800ec72:	d801      	bhi.n	800ec78 <_strtol_l.isra.0+0xb4>
 800ec74:	3c37      	subs	r4, #55	@ 0x37
 800ec76:	e7ea      	b.n	800ec4e <_strtol_l.isra.0+0x8a>
 800ec78:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 800ec7c:	2f19      	cmp	r7, #25
 800ec7e:	d804      	bhi.n	800ec8a <_strtol_l.isra.0+0xc6>
 800ec80:	3c57      	subs	r4, #87	@ 0x57
 800ec82:	e7e4      	b.n	800ec4e <_strtol_l.isra.0+0x8a>
 800ec84:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800ec88:	e7ed      	b.n	800ec66 <_strtol_l.isra.0+0xa2>
 800ec8a:	1c53      	adds	r3, r2, #1
 800ec8c:	d108      	bne.n	800eca0 <_strtol_l.isra.0+0xdc>
 800ec8e:	2322      	movs	r3, #34	@ 0x22
 800ec90:	f8ce 3000 	str.w	r3, [lr]
 800ec94:	4660      	mov	r0, ip
 800ec96:	f1b8 0f00 	cmp.w	r8, #0
 800ec9a:	d0a0      	beq.n	800ebde <_strtol_l.isra.0+0x1a>
 800ec9c:	1e69      	subs	r1, r5, #1
 800ec9e:	e006      	b.n	800ecae <_strtol_l.isra.0+0xea>
 800eca0:	b106      	cbz	r6, 800eca4 <_strtol_l.isra.0+0xe0>
 800eca2:	4240      	negs	r0, r0
 800eca4:	f1b8 0f00 	cmp.w	r8, #0
 800eca8:	d099      	beq.n	800ebde <_strtol_l.isra.0+0x1a>
 800ecaa:	2a00      	cmp	r2, #0
 800ecac:	d1f6      	bne.n	800ec9c <_strtol_l.isra.0+0xd8>
 800ecae:	f8c8 1000 	str.w	r1, [r8]
 800ecb2:	e794      	b.n	800ebde <_strtol_l.isra.0+0x1a>
 800ecb4:	08010be9 	.word	0x08010be9

0800ecb8 <_strtol_r>:
 800ecb8:	f7ff bf84 	b.w	800ebc4 <_strtol_l.isra.0>

0800ecbc <__ssputs_r>:
 800ecbc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ecc0:	688e      	ldr	r6, [r1, #8]
 800ecc2:	461f      	mov	r7, r3
 800ecc4:	42be      	cmp	r6, r7
 800ecc6:	680b      	ldr	r3, [r1, #0]
 800ecc8:	4682      	mov	sl, r0
 800ecca:	460c      	mov	r4, r1
 800eccc:	4690      	mov	r8, r2
 800ecce:	d82d      	bhi.n	800ed2c <__ssputs_r+0x70>
 800ecd0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800ecd4:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800ecd8:	d026      	beq.n	800ed28 <__ssputs_r+0x6c>
 800ecda:	6965      	ldr	r5, [r4, #20]
 800ecdc:	6909      	ldr	r1, [r1, #16]
 800ecde:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800ece2:	eba3 0901 	sub.w	r9, r3, r1
 800ece6:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800ecea:	1c7b      	adds	r3, r7, #1
 800ecec:	444b      	add	r3, r9
 800ecee:	106d      	asrs	r5, r5, #1
 800ecf0:	429d      	cmp	r5, r3
 800ecf2:	bf38      	it	cc
 800ecf4:	461d      	movcc	r5, r3
 800ecf6:	0553      	lsls	r3, r2, #21
 800ecf8:	d527      	bpl.n	800ed4a <__ssputs_r+0x8e>
 800ecfa:	4629      	mov	r1, r5
 800ecfc:	f7fe fc24 	bl	800d548 <_malloc_r>
 800ed00:	4606      	mov	r6, r0
 800ed02:	b360      	cbz	r0, 800ed5e <__ssputs_r+0xa2>
 800ed04:	6921      	ldr	r1, [r4, #16]
 800ed06:	464a      	mov	r2, r9
 800ed08:	f000 fdaa 	bl	800f860 <memcpy>
 800ed0c:	89a3      	ldrh	r3, [r4, #12]
 800ed0e:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800ed12:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800ed16:	81a3      	strh	r3, [r4, #12]
 800ed18:	6126      	str	r6, [r4, #16]
 800ed1a:	6165      	str	r5, [r4, #20]
 800ed1c:	444e      	add	r6, r9
 800ed1e:	eba5 0509 	sub.w	r5, r5, r9
 800ed22:	6026      	str	r6, [r4, #0]
 800ed24:	60a5      	str	r5, [r4, #8]
 800ed26:	463e      	mov	r6, r7
 800ed28:	42be      	cmp	r6, r7
 800ed2a:	d900      	bls.n	800ed2e <__ssputs_r+0x72>
 800ed2c:	463e      	mov	r6, r7
 800ed2e:	6820      	ldr	r0, [r4, #0]
 800ed30:	4632      	mov	r2, r6
 800ed32:	4641      	mov	r1, r8
 800ed34:	f000 fd57 	bl	800f7e6 <memmove>
 800ed38:	68a3      	ldr	r3, [r4, #8]
 800ed3a:	1b9b      	subs	r3, r3, r6
 800ed3c:	60a3      	str	r3, [r4, #8]
 800ed3e:	6823      	ldr	r3, [r4, #0]
 800ed40:	4433      	add	r3, r6
 800ed42:	6023      	str	r3, [r4, #0]
 800ed44:	2000      	movs	r0, #0
 800ed46:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ed4a:	462a      	mov	r2, r5
 800ed4c:	f001 f91d 	bl	800ff8a <_realloc_r>
 800ed50:	4606      	mov	r6, r0
 800ed52:	2800      	cmp	r0, #0
 800ed54:	d1e0      	bne.n	800ed18 <__ssputs_r+0x5c>
 800ed56:	6921      	ldr	r1, [r4, #16]
 800ed58:	4650      	mov	r0, sl
 800ed5a:	f7fe fb81 	bl	800d460 <_free_r>
 800ed5e:	230c      	movs	r3, #12
 800ed60:	f8ca 3000 	str.w	r3, [sl]
 800ed64:	89a3      	ldrh	r3, [r4, #12]
 800ed66:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800ed6a:	81a3      	strh	r3, [r4, #12]
 800ed6c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800ed70:	e7e9      	b.n	800ed46 <__ssputs_r+0x8a>
	...

0800ed74 <_svfiprintf_r>:
 800ed74:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ed78:	4698      	mov	r8, r3
 800ed7a:	898b      	ldrh	r3, [r1, #12]
 800ed7c:	061b      	lsls	r3, r3, #24
 800ed7e:	b09d      	sub	sp, #116	@ 0x74
 800ed80:	4607      	mov	r7, r0
 800ed82:	460d      	mov	r5, r1
 800ed84:	4614      	mov	r4, r2
 800ed86:	d510      	bpl.n	800edaa <_svfiprintf_r+0x36>
 800ed88:	690b      	ldr	r3, [r1, #16]
 800ed8a:	b973      	cbnz	r3, 800edaa <_svfiprintf_r+0x36>
 800ed8c:	2140      	movs	r1, #64	@ 0x40
 800ed8e:	f7fe fbdb 	bl	800d548 <_malloc_r>
 800ed92:	6028      	str	r0, [r5, #0]
 800ed94:	6128      	str	r0, [r5, #16]
 800ed96:	b930      	cbnz	r0, 800eda6 <_svfiprintf_r+0x32>
 800ed98:	230c      	movs	r3, #12
 800ed9a:	603b      	str	r3, [r7, #0]
 800ed9c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800eda0:	b01d      	add	sp, #116	@ 0x74
 800eda2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800eda6:	2340      	movs	r3, #64	@ 0x40
 800eda8:	616b      	str	r3, [r5, #20]
 800edaa:	2300      	movs	r3, #0
 800edac:	9309      	str	r3, [sp, #36]	@ 0x24
 800edae:	2320      	movs	r3, #32
 800edb0:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800edb4:	f8cd 800c 	str.w	r8, [sp, #12]
 800edb8:	2330      	movs	r3, #48	@ 0x30
 800edba:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800ef58 <_svfiprintf_r+0x1e4>
 800edbe:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800edc2:	f04f 0901 	mov.w	r9, #1
 800edc6:	4623      	mov	r3, r4
 800edc8:	469a      	mov	sl, r3
 800edca:	f813 2b01 	ldrb.w	r2, [r3], #1
 800edce:	b10a      	cbz	r2, 800edd4 <_svfiprintf_r+0x60>
 800edd0:	2a25      	cmp	r2, #37	@ 0x25
 800edd2:	d1f9      	bne.n	800edc8 <_svfiprintf_r+0x54>
 800edd4:	ebba 0b04 	subs.w	fp, sl, r4
 800edd8:	d00b      	beq.n	800edf2 <_svfiprintf_r+0x7e>
 800edda:	465b      	mov	r3, fp
 800eddc:	4622      	mov	r2, r4
 800edde:	4629      	mov	r1, r5
 800ede0:	4638      	mov	r0, r7
 800ede2:	f7ff ff6b 	bl	800ecbc <__ssputs_r>
 800ede6:	3001      	adds	r0, #1
 800ede8:	f000 80a7 	beq.w	800ef3a <_svfiprintf_r+0x1c6>
 800edec:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800edee:	445a      	add	r2, fp
 800edf0:	9209      	str	r2, [sp, #36]	@ 0x24
 800edf2:	f89a 3000 	ldrb.w	r3, [sl]
 800edf6:	2b00      	cmp	r3, #0
 800edf8:	f000 809f 	beq.w	800ef3a <_svfiprintf_r+0x1c6>
 800edfc:	2300      	movs	r3, #0
 800edfe:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800ee02:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800ee06:	f10a 0a01 	add.w	sl, sl, #1
 800ee0a:	9304      	str	r3, [sp, #16]
 800ee0c:	9307      	str	r3, [sp, #28]
 800ee0e:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800ee12:	931a      	str	r3, [sp, #104]	@ 0x68
 800ee14:	4654      	mov	r4, sl
 800ee16:	2205      	movs	r2, #5
 800ee18:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ee1c:	484e      	ldr	r0, [pc, #312]	@ (800ef58 <_svfiprintf_r+0x1e4>)
 800ee1e:	f7f1 f9df 	bl	80001e0 <memchr>
 800ee22:	9a04      	ldr	r2, [sp, #16]
 800ee24:	b9d8      	cbnz	r0, 800ee5e <_svfiprintf_r+0xea>
 800ee26:	06d0      	lsls	r0, r2, #27
 800ee28:	bf44      	itt	mi
 800ee2a:	2320      	movmi	r3, #32
 800ee2c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800ee30:	0711      	lsls	r1, r2, #28
 800ee32:	bf44      	itt	mi
 800ee34:	232b      	movmi	r3, #43	@ 0x2b
 800ee36:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800ee3a:	f89a 3000 	ldrb.w	r3, [sl]
 800ee3e:	2b2a      	cmp	r3, #42	@ 0x2a
 800ee40:	d015      	beq.n	800ee6e <_svfiprintf_r+0xfa>
 800ee42:	9a07      	ldr	r2, [sp, #28]
 800ee44:	4654      	mov	r4, sl
 800ee46:	2000      	movs	r0, #0
 800ee48:	f04f 0c0a 	mov.w	ip, #10
 800ee4c:	4621      	mov	r1, r4
 800ee4e:	f811 3b01 	ldrb.w	r3, [r1], #1
 800ee52:	3b30      	subs	r3, #48	@ 0x30
 800ee54:	2b09      	cmp	r3, #9
 800ee56:	d94b      	bls.n	800eef0 <_svfiprintf_r+0x17c>
 800ee58:	b1b0      	cbz	r0, 800ee88 <_svfiprintf_r+0x114>
 800ee5a:	9207      	str	r2, [sp, #28]
 800ee5c:	e014      	b.n	800ee88 <_svfiprintf_r+0x114>
 800ee5e:	eba0 0308 	sub.w	r3, r0, r8
 800ee62:	fa09 f303 	lsl.w	r3, r9, r3
 800ee66:	4313      	orrs	r3, r2
 800ee68:	9304      	str	r3, [sp, #16]
 800ee6a:	46a2      	mov	sl, r4
 800ee6c:	e7d2      	b.n	800ee14 <_svfiprintf_r+0xa0>
 800ee6e:	9b03      	ldr	r3, [sp, #12]
 800ee70:	1d19      	adds	r1, r3, #4
 800ee72:	681b      	ldr	r3, [r3, #0]
 800ee74:	9103      	str	r1, [sp, #12]
 800ee76:	2b00      	cmp	r3, #0
 800ee78:	bfbb      	ittet	lt
 800ee7a:	425b      	neglt	r3, r3
 800ee7c:	f042 0202 	orrlt.w	r2, r2, #2
 800ee80:	9307      	strge	r3, [sp, #28]
 800ee82:	9307      	strlt	r3, [sp, #28]
 800ee84:	bfb8      	it	lt
 800ee86:	9204      	strlt	r2, [sp, #16]
 800ee88:	7823      	ldrb	r3, [r4, #0]
 800ee8a:	2b2e      	cmp	r3, #46	@ 0x2e
 800ee8c:	d10a      	bne.n	800eea4 <_svfiprintf_r+0x130>
 800ee8e:	7863      	ldrb	r3, [r4, #1]
 800ee90:	2b2a      	cmp	r3, #42	@ 0x2a
 800ee92:	d132      	bne.n	800eefa <_svfiprintf_r+0x186>
 800ee94:	9b03      	ldr	r3, [sp, #12]
 800ee96:	1d1a      	adds	r2, r3, #4
 800ee98:	681b      	ldr	r3, [r3, #0]
 800ee9a:	9203      	str	r2, [sp, #12]
 800ee9c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800eea0:	3402      	adds	r4, #2
 800eea2:	9305      	str	r3, [sp, #20]
 800eea4:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800ef68 <_svfiprintf_r+0x1f4>
 800eea8:	7821      	ldrb	r1, [r4, #0]
 800eeaa:	2203      	movs	r2, #3
 800eeac:	4650      	mov	r0, sl
 800eeae:	f7f1 f997 	bl	80001e0 <memchr>
 800eeb2:	b138      	cbz	r0, 800eec4 <_svfiprintf_r+0x150>
 800eeb4:	9b04      	ldr	r3, [sp, #16]
 800eeb6:	eba0 000a 	sub.w	r0, r0, sl
 800eeba:	2240      	movs	r2, #64	@ 0x40
 800eebc:	4082      	lsls	r2, r0
 800eebe:	4313      	orrs	r3, r2
 800eec0:	3401      	adds	r4, #1
 800eec2:	9304      	str	r3, [sp, #16]
 800eec4:	f814 1b01 	ldrb.w	r1, [r4], #1
 800eec8:	4824      	ldr	r0, [pc, #144]	@ (800ef5c <_svfiprintf_r+0x1e8>)
 800eeca:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800eece:	2206      	movs	r2, #6
 800eed0:	f7f1 f986 	bl	80001e0 <memchr>
 800eed4:	2800      	cmp	r0, #0
 800eed6:	d036      	beq.n	800ef46 <_svfiprintf_r+0x1d2>
 800eed8:	4b21      	ldr	r3, [pc, #132]	@ (800ef60 <_svfiprintf_r+0x1ec>)
 800eeda:	bb1b      	cbnz	r3, 800ef24 <_svfiprintf_r+0x1b0>
 800eedc:	9b03      	ldr	r3, [sp, #12]
 800eede:	3307      	adds	r3, #7
 800eee0:	f023 0307 	bic.w	r3, r3, #7
 800eee4:	3308      	adds	r3, #8
 800eee6:	9303      	str	r3, [sp, #12]
 800eee8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800eeea:	4433      	add	r3, r6
 800eeec:	9309      	str	r3, [sp, #36]	@ 0x24
 800eeee:	e76a      	b.n	800edc6 <_svfiprintf_r+0x52>
 800eef0:	fb0c 3202 	mla	r2, ip, r2, r3
 800eef4:	460c      	mov	r4, r1
 800eef6:	2001      	movs	r0, #1
 800eef8:	e7a8      	b.n	800ee4c <_svfiprintf_r+0xd8>
 800eefa:	2300      	movs	r3, #0
 800eefc:	3401      	adds	r4, #1
 800eefe:	9305      	str	r3, [sp, #20]
 800ef00:	4619      	mov	r1, r3
 800ef02:	f04f 0c0a 	mov.w	ip, #10
 800ef06:	4620      	mov	r0, r4
 800ef08:	f810 2b01 	ldrb.w	r2, [r0], #1
 800ef0c:	3a30      	subs	r2, #48	@ 0x30
 800ef0e:	2a09      	cmp	r2, #9
 800ef10:	d903      	bls.n	800ef1a <_svfiprintf_r+0x1a6>
 800ef12:	2b00      	cmp	r3, #0
 800ef14:	d0c6      	beq.n	800eea4 <_svfiprintf_r+0x130>
 800ef16:	9105      	str	r1, [sp, #20]
 800ef18:	e7c4      	b.n	800eea4 <_svfiprintf_r+0x130>
 800ef1a:	fb0c 2101 	mla	r1, ip, r1, r2
 800ef1e:	4604      	mov	r4, r0
 800ef20:	2301      	movs	r3, #1
 800ef22:	e7f0      	b.n	800ef06 <_svfiprintf_r+0x192>
 800ef24:	ab03      	add	r3, sp, #12
 800ef26:	9300      	str	r3, [sp, #0]
 800ef28:	462a      	mov	r2, r5
 800ef2a:	4b0e      	ldr	r3, [pc, #56]	@ (800ef64 <_svfiprintf_r+0x1f0>)
 800ef2c:	a904      	add	r1, sp, #16
 800ef2e:	4638      	mov	r0, r7
 800ef30:	f7fc fc52 	bl	800b7d8 <_printf_float>
 800ef34:	1c42      	adds	r2, r0, #1
 800ef36:	4606      	mov	r6, r0
 800ef38:	d1d6      	bne.n	800eee8 <_svfiprintf_r+0x174>
 800ef3a:	89ab      	ldrh	r3, [r5, #12]
 800ef3c:	065b      	lsls	r3, r3, #25
 800ef3e:	f53f af2d 	bmi.w	800ed9c <_svfiprintf_r+0x28>
 800ef42:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800ef44:	e72c      	b.n	800eda0 <_svfiprintf_r+0x2c>
 800ef46:	ab03      	add	r3, sp, #12
 800ef48:	9300      	str	r3, [sp, #0]
 800ef4a:	462a      	mov	r2, r5
 800ef4c:	4b05      	ldr	r3, [pc, #20]	@ (800ef64 <_svfiprintf_r+0x1f0>)
 800ef4e:	a904      	add	r1, sp, #16
 800ef50:	4638      	mov	r0, r7
 800ef52:	f7fc fed9 	bl	800bd08 <_printf_i>
 800ef56:	e7ed      	b.n	800ef34 <_svfiprintf_r+0x1c0>
 800ef58:	080109c7 	.word	0x080109c7
 800ef5c:	080109d1 	.word	0x080109d1
 800ef60:	0800b7d9 	.word	0x0800b7d9
 800ef64:	0800ecbd 	.word	0x0800ecbd
 800ef68:	080109cd 	.word	0x080109cd

0800ef6c <_sungetc_r>:
 800ef6c:	b538      	push	{r3, r4, r5, lr}
 800ef6e:	1c4b      	adds	r3, r1, #1
 800ef70:	4614      	mov	r4, r2
 800ef72:	d103      	bne.n	800ef7c <_sungetc_r+0x10>
 800ef74:	f04f 35ff 	mov.w	r5, #4294967295	@ 0xffffffff
 800ef78:	4628      	mov	r0, r5
 800ef7a:	bd38      	pop	{r3, r4, r5, pc}
 800ef7c:	8993      	ldrh	r3, [r2, #12]
 800ef7e:	f023 0320 	bic.w	r3, r3, #32
 800ef82:	8193      	strh	r3, [r2, #12]
 800ef84:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800ef86:	6852      	ldr	r2, [r2, #4]
 800ef88:	b2cd      	uxtb	r5, r1
 800ef8a:	b18b      	cbz	r3, 800efb0 <_sungetc_r+0x44>
 800ef8c:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 800ef8e:	4293      	cmp	r3, r2
 800ef90:	dd08      	ble.n	800efa4 <_sungetc_r+0x38>
 800ef92:	6823      	ldr	r3, [r4, #0]
 800ef94:	1e5a      	subs	r2, r3, #1
 800ef96:	6022      	str	r2, [r4, #0]
 800ef98:	f803 5c01 	strb.w	r5, [r3, #-1]
 800ef9c:	6863      	ldr	r3, [r4, #4]
 800ef9e:	3301      	adds	r3, #1
 800efa0:	6063      	str	r3, [r4, #4]
 800efa2:	e7e9      	b.n	800ef78 <_sungetc_r+0xc>
 800efa4:	4621      	mov	r1, r4
 800efa6:	f000 fbe4 	bl	800f772 <__submore>
 800efaa:	2800      	cmp	r0, #0
 800efac:	d0f1      	beq.n	800ef92 <_sungetc_r+0x26>
 800efae:	e7e1      	b.n	800ef74 <_sungetc_r+0x8>
 800efb0:	6921      	ldr	r1, [r4, #16]
 800efb2:	6823      	ldr	r3, [r4, #0]
 800efb4:	b151      	cbz	r1, 800efcc <_sungetc_r+0x60>
 800efb6:	4299      	cmp	r1, r3
 800efb8:	d208      	bcs.n	800efcc <_sungetc_r+0x60>
 800efba:	f813 1c01 	ldrb.w	r1, [r3, #-1]
 800efbe:	42a9      	cmp	r1, r5
 800efc0:	d104      	bne.n	800efcc <_sungetc_r+0x60>
 800efc2:	3b01      	subs	r3, #1
 800efc4:	3201      	adds	r2, #1
 800efc6:	6023      	str	r3, [r4, #0]
 800efc8:	6062      	str	r2, [r4, #4]
 800efca:	e7d5      	b.n	800ef78 <_sungetc_r+0xc>
 800efcc:	e9c4 320f 	strd	r3, r2, [r4, #60]	@ 0x3c
 800efd0:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800efd4:	6363      	str	r3, [r4, #52]	@ 0x34
 800efd6:	2303      	movs	r3, #3
 800efd8:	63a3      	str	r3, [r4, #56]	@ 0x38
 800efda:	4623      	mov	r3, r4
 800efdc:	f803 5f46 	strb.w	r5, [r3, #70]!
 800efe0:	6023      	str	r3, [r4, #0]
 800efe2:	2301      	movs	r3, #1
 800efe4:	e7dc      	b.n	800efa0 <_sungetc_r+0x34>

0800efe6 <__ssrefill_r>:
 800efe6:	b510      	push	{r4, lr}
 800efe8:	460c      	mov	r4, r1
 800efea:	6b49      	ldr	r1, [r1, #52]	@ 0x34
 800efec:	b169      	cbz	r1, 800f00a <__ssrefill_r+0x24>
 800efee:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800eff2:	4299      	cmp	r1, r3
 800eff4:	d001      	beq.n	800effa <__ssrefill_r+0x14>
 800eff6:	f7fe fa33 	bl	800d460 <_free_r>
 800effa:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800effc:	6063      	str	r3, [r4, #4]
 800effe:	2000      	movs	r0, #0
 800f000:	6360      	str	r0, [r4, #52]	@ 0x34
 800f002:	b113      	cbz	r3, 800f00a <__ssrefill_r+0x24>
 800f004:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 800f006:	6023      	str	r3, [r4, #0]
 800f008:	bd10      	pop	{r4, pc}
 800f00a:	6923      	ldr	r3, [r4, #16]
 800f00c:	6023      	str	r3, [r4, #0]
 800f00e:	2300      	movs	r3, #0
 800f010:	6063      	str	r3, [r4, #4]
 800f012:	89a3      	ldrh	r3, [r4, #12]
 800f014:	f043 0320 	orr.w	r3, r3, #32
 800f018:	81a3      	strh	r3, [r4, #12]
 800f01a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800f01e:	e7f3      	b.n	800f008 <__ssrefill_r+0x22>

0800f020 <__ssvfiscanf_r>:
 800f020:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f024:	460c      	mov	r4, r1
 800f026:	f5ad 7d23 	sub.w	sp, sp, #652	@ 0x28c
 800f02a:	2100      	movs	r1, #0
 800f02c:	e9cd 1144 	strd	r1, r1, [sp, #272]	@ 0x110
 800f030:	49a6      	ldr	r1, [pc, #664]	@ (800f2cc <__ssvfiscanf_r+0x2ac>)
 800f032:	91a0      	str	r1, [sp, #640]	@ 0x280
 800f034:	f10d 0804 	add.w	r8, sp, #4
 800f038:	49a5      	ldr	r1, [pc, #660]	@ (800f2d0 <__ssvfiscanf_r+0x2b0>)
 800f03a:	4fa6      	ldr	r7, [pc, #664]	@ (800f2d4 <__ssvfiscanf_r+0x2b4>)
 800f03c:	f8cd 8118 	str.w	r8, [sp, #280]	@ 0x118
 800f040:	4606      	mov	r6, r0
 800f042:	91a1      	str	r1, [sp, #644]	@ 0x284
 800f044:	9300      	str	r3, [sp, #0]
 800f046:	f892 9000 	ldrb.w	r9, [r2]
 800f04a:	f1b9 0f00 	cmp.w	r9, #0
 800f04e:	f000 8158 	beq.w	800f302 <__ssvfiscanf_r+0x2e2>
 800f052:	f817 3009 	ldrb.w	r3, [r7, r9]
 800f056:	f013 0308 	ands.w	r3, r3, #8
 800f05a:	f102 0501 	add.w	r5, r2, #1
 800f05e:	d019      	beq.n	800f094 <__ssvfiscanf_r+0x74>
 800f060:	6863      	ldr	r3, [r4, #4]
 800f062:	2b00      	cmp	r3, #0
 800f064:	dd0f      	ble.n	800f086 <__ssvfiscanf_r+0x66>
 800f066:	6823      	ldr	r3, [r4, #0]
 800f068:	781a      	ldrb	r2, [r3, #0]
 800f06a:	5cba      	ldrb	r2, [r7, r2]
 800f06c:	0712      	lsls	r2, r2, #28
 800f06e:	d401      	bmi.n	800f074 <__ssvfiscanf_r+0x54>
 800f070:	462a      	mov	r2, r5
 800f072:	e7e8      	b.n	800f046 <__ssvfiscanf_r+0x26>
 800f074:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 800f076:	3201      	adds	r2, #1
 800f078:	9245      	str	r2, [sp, #276]	@ 0x114
 800f07a:	6862      	ldr	r2, [r4, #4]
 800f07c:	3301      	adds	r3, #1
 800f07e:	3a01      	subs	r2, #1
 800f080:	6062      	str	r2, [r4, #4]
 800f082:	6023      	str	r3, [r4, #0]
 800f084:	e7ec      	b.n	800f060 <__ssvfiscanf_r+0x40>
 800f086:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 800f088:	4621      	mov	r1, r4
 800f08a:	4630      	mov	r0, r6
 800f08c:	4798      	blx	r3
 800f08e:	2800      	cmp	r0, #0
 800f090:	d0e9      	beq.n	800f066 <__ssvfiscanf_r+0x46>
 800f092:	e7ed      	b.n	800f070 <__ssvfiscanf_r+0x50>
 800f094:	f1b9 0f25 	cmp.w	r9, #37	@ 0x25
 800f098:	f040 8085 	bne.w	800f1a6 <__ssvfiscanf_r+0x186>
 800f09c:	9341      	str	r3, [sp, #260]	@ 0x104
 800f09e:	9343      	str	r3, [sp, #268]	@ 0x10c
 800f0a0:	7853      	ldrb	r3, [r2, #1]
 800f0a2:	2b2a      	cmp	r3, #42	@ 0x2a
 800f0a4:	bf02      	ittt	eq
 800f0a6:	2310      	moveq	r3, #16
 800f0a8:	1c95      	addeq	r5, r2, #2
 800f0aa:	9341      	streq	r3, [sp, #260]	@ 0x104
 800f0ac:	220a      	movs	r2, #10
 800f0ae:	46aa      	mov	sl, r5
 800f0b0:	f81a 1b01 	ldrb.w	r1, [sl], #1
 800f0b4:	f1a1 0330 	sub.w	r3, r1, #48	@ 0x30
 800f0b8:	2b09      	cmp	r3, #9
 800f0ba:	d91e      	bls.n	800f0fa <__ssvfiscanf_r+0xda>
 800f0bc:	f8df b218 	ldr.w	fp, [pc, #536]	@ 800f2d8 <__ssvfiscanf_r+0x2b8>
 800f0c0:	2203      	movs	r2, #3
 800f0c2:	4658      	mov	r0, fp
 800f0c4:	f7f1 f88c 	bl	80001e0 <memchr>
 800f0c8:	b138      	cbz	r0, 800f0da <__ssvfiscanf_r+0xba>
 800f0ca:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 800f0cc:	eba0 000b 	sub.w	r0, r0, fp
 800f0d0:	2301      	movs	r3, #1
 800f0d2:	4083      	lsls	r3, r0
 800f0d4:	4313      	orrs	r3, r2
 800f0d6:	9341      	str	r3, [sp, #260]	@ 0x104
 800f0d8:	4655      	mov	r5, sl
 800f0da:	f815 3b01 	ldrb.w	r3, [r5], #1
 800f0de:	2b78      	cmp	r3, #120	@ 0x78
 800f0e0:	d806      	bhi.n	800f0f0 <__ssvfiscanf_r+0xd0>
 800f0e2:	2b57      	cmp	r3, #87	@ 0x57
 800f0e4:	d810      	bhi.n	800f108 <__ssvfiscanf_r+0xe8>
 800f0e6:	2b25      	cmp	r3, #37	@ 0x25
 800f0e8:	d05d      	beq.n	800f1a6 <__ssvfiscanf_r+0x186>
 800f0ea:	d857      	bhi.n	800f19c <__ssvfiscanf_r+0x17c>
 800f0ec:	2b00      	cmp	r3, #0
 800f0ee:	d075      	beq.n	800f1dc <__ssvfiscanf_r+0x1bc>
 800f0f0:	2303      	movs	r3, #3
 800f0f2:	9347      	str	r3, [sp, #284]	@ 0x11c
 800f0f4:	230a      	movs	r3, #10
 800f0f6:	9342      	str	r3, [sp, #264]	@ 0x108
 800f0f8:	e088      	b.n	800f20c <__ssvfiscanf_r+0x1ec>
 800f0fa:	9b43      	ldr	r3, [sp, #268]	@ 0x10c
 800f0fc:	fb02 1103 	mla	r1, r2, r3, r1
 800f100:	3930      	subs	r1, #48	@ 0x30
 800f102:	9143      	str	r1, [sp, #268]	@ 0x10c
 800f104:	4655      	mov	r5, sl
 800f106:	e7d2      	b.n	800f0ae <__ssvfiscanf_r+0x8e>
 800f108:	f1a3 0258 	sub.w	r2, r3, #88	@ 0x58
 800f10c:	2a20      	cmp	r2, #32
 800f10e:	d8ef      	bhi.n	800f0f0 <__ssvfiscanf_r+0xd0>
 800f110:	a101      	add	r1, pc, #4	@ (adr r1, 800f118 <__ssvfiscanf_r+0xf8>)
 800f112:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800f116:	bf00      	nop
 800f118:	0800f1eb 	.word	0x0800f1eb
 800f11c:	0800f0f1 	.word	0x0800f0f1
 800f120:	0800f0f1 	.word	0x0800f0f1
 800f124:	0800f245 	.word	0x0800f245
 800f128:	0800f0f1 	.word	0x0800f0f1
 800f12c:	0800f0f1 	.word	0x0800f0f1
 800f130:	0800f0f1 	.word	0x0800f0f1
 800f134:	0800f0f1 	.word	0x0800f0f1
 800f138:	0800f0f1 	.word	0x0800f0f1
 800f13c:	0800f0f1 	.word	0x0800f0f1
 800f140:	0800f0f1 	.word	0x0800f0f1
 800f144:	0800f25b 	.word	0x0800f25b
 800f148:	0800f241 	.word	0x0800f241
 800f14c:	0800f1a3 	.word	0x0800f1a3
 800f150:	0800f1a3 	.word	0x0800f1a3
 800f154:	0800f1a3 	.word	0x0800f1a3
 800f158:	0800f0f1 	.word	0x0800f0f1
 800f15c:	0800f1fd 	.word	0x0800f1fd
 800f160:	0800f0f1 	.word	0x0800f0f1
 800f164:	0800f0f1 	.word	0x0800f0f1
 800f168:	0800f0f1 	.word	0x0800f0f1
 800f16c:	0800f0f1 	.word	0x0800f0f1
 800f170:	0800f26b 	.word	0x0800f26b
 800f174:	0800f205 	.word	0x0800f205
 800f178:	0800f1e3 	.word	0x0800f1e3
 800f17c:	0800f0f1 	.word	0x0800f0f1
 800f180:	0800f0f1 	.word	0x0800f0f1
 800f184:	0800f267 	.word	0x0800f267
 800f188:	0800f0f1 	.word	0x0800f0f1
 800f18c:	0800f241 	.word	0x0800f241
 800f190:	0800f0f1 	.word	0x0800f0f1
 800f194:	0800f0f1 	.word	0x0800f0f1
 800f198:	0800f1eb 	.word	0x0800f1eb
 800f19c:	3b45      	subs	r3, #69	@ 0x45
 800f19e:	2b02      	cmp	r3, #2
 800f1a0:	d8a6      	bhi.n	800f0f0 <__ssvfiscanf_r+0xd0>
 800f1a2:	2305      	movs	r3, #5
 800f1a4:	e031      	b.n	800f20a <__ssvfiscanf_r+0x1ea>
 800f1a6:	6863      	ldr	r3, [r4, #4]
 800f1a8:	2b00      	cmp	r3, #0
 800f1aa:	dd0d      	ble.n	800f1c8 <__ssvfiscanf_r+0x1a8>
 800f1ac:	6823      	ldr	r3, [r4, #0]
 800f1ae:	781a      	ldrb	r2, [r3, #0]
 800f1b0:	454a      	cmp	r2, r9
 800f1b2:	f040 80a6 	bne.w	800f302 <__ssvfiscanf_r+0x2e2>
 800f1b6:	3301      	adds	r3, #1
 800f1b8:	6862      	ldr	r2, [r4, #4]
 800f1ba:	6023      	str	r3, [r4, #0]
 800f1bc:	9b45      	ldr	r3, [sp, #276]	@ 0x114
 800f1be:	3a01      	subs	r2, #1
 800f1c0:	3301      	adds	r3, #1
 800f1c2:	6062      	str	r2, [r4, #4]
 800f1c4:	9345      	str	r3, [sp, #276]	@ 0x114
 800f1c6:	e753      	b.n	800f070 <__ssvfiscanf_r+0x50>
 800f1c8:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 800f1ca:	4621      	mov	r1, r4
 800f1cc:	4630      	mov	r0, r6
 800f1ce:	4798      	blx	r3
 800f1d0:	2800      	cmp	r0, #0
 800f1d2:	d0eb      	beq.n	800f1ac <__ssvfiscanf_r+0x18c>
 800f1d4:	9844      	ldr	r0, [sp, #272]	@ 0x110
 800f1d6:	2800      	cmp	r0, #0
 800f1d8:	f040 808b 	bne.w	800f2f2 <__ssvfiscanf_r+0x2d2>
 800f1dc:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800f1e0:	e08b      	b.n	800f2fa <__ssvfiscanf_r+0x2da>
 800f1e2:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 800f1e4:	f042 0220 	orr.w	r2, r2, #32
 800f1e8:	9241      	str	r2, [sp, #260]	@ 0x104
 800f1ea:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 800f1ec:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800f1f0:	9241      	str	r2, [sp, #260]	@ 0x104
 800f1f2:	2210      	movs	r2, #16
 800f1f4:	2b6e      	cmp	r3, #110	@ 0x6e
 800f1f6:	9242      	str	r2, [sp, #264]	@ 0x108
 800f1f8:	d902      	bls.n	800f200 <__ssvfiscanf_r+0x1e0>
 800f1fa:	e005      	b.n	800f208 <__ssvfiscanf_r+0x1e8>
 800f1fc:	2300      	movs	r3, #0
 800f1fe:	9342      	str	r3, [sp, #264]	@ 0x108
 800f200:	2303      	movs	r3, #3
 800f202:	e002      	b.n	800f20a <__ssvfiscanf_r+0x1ea>
 800f204:	2308      	movs	r3, #8
 800f206:	9342      	str	r3, [sp, #264]	@ 0x108
 800f208:	2304      	movs	r3, #4
 800f20a:	9347      	str	r3, [sp, #284]	@ 0x11c
 800f20c:	6863      	ldr	r3, [r4, #4]
 800f20e:	2b00      	cmp	r3, #0
 800f210:	dd39      	ble.n	800f286 <__ssvfiscanf_r+0x266>
 800f212:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 800f214:	0659      	lsls	r1, r3, #25
 800f216:	d404      	bmi.n	800f222 <__ssvfiscanf_r+0x202>
 800f218:	6823      	ldr	r3, [r4, #0]
 800f21a:	781a      	ldrb	r2, [r3, #0]
 800f21c:	5cba      	ldrb	r2, [r7, r2]
 800f21e:	0712      	lsls	r2, r2, #28
 800f220:	d438      	bmi.n	800f294 <__ssvfiscanf_r+0x274>
 800f222:	9b47      	ldr	r3, [sp, #284]	@ 0x11c
 800f224:	2b02      	cmp	r3, #2
 800f226:	dc47      	bgt.n	800f2b8 <__ssvfiscanf_r+0x298>
 800f228:	466b      	mov	r3, sp
 800f22a:	4622      	mov	r2, r4
 800f22c:	a941      	add	r1, sp, #260	@ 0x104
 800f22e:	4630      	mov	r0, r6
 800f230:	f000 f86c 	bl	800f30c <_scanf_chars>
 800f234:	2801      	cmp	r0, #1
 800f236:	d064      	beq.n	800f302 <__ssvfiscanf_r+0x2e2>
 800f238:	2802      	cmp	r0, #2
 800f23a:	f47f af19 	bne.w	800f070 <__ssvfiscanf_r+0x50>
 800f23e:	e7c9      	b.n	800f1d4 <__ssvfiscanf_r+0x1b4>
 800f240:	220a      	movs	r2, #10
 800f242:	e7d7      	b.n	800f1f4 <__ssvfiscanf_r+0x1d4>
 800f244:	4629      	mov	r1, r5
 800f246:	4640      	mov	r0, r8
 800f248:	f000 fa5a 	bl	800f700 <__sccl>
 800f24c:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 800f24e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800f252:	9341      	str	r3, [sp, #260]	@ 0x104
 800f254:	4605      	mov	r5, r0
 800f256:	2301      	movs	r3, #1
 800f258:	e7d7      	b.n	800f20a <__ssvfiscanf_r+0x1ea>
 800f25a:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 800f25c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800f260:	9341      	str	r3, [sp, #260]	@ 0x104
 800f262:	2300      	movs	r3, #0
 800f264:	e7d1      	b.n	800f20a <__ssvfiscanf_r+0x1ea>
 800f266:	2302      	movs	r3, #2
 800f268:	e7cf      	b.n	800f20a <__ssvfiscanf_r+0x1ea>
 800f26a:	9841      	ldr	r0, [sp, #260]	@ 0x104
 800f26c:	06c3      	lsls	r3, r0, #27
 800f26e:	f53f aeff 	bmi.w	800f070 <__ssvfiscanf_r+0x50>
 800f272:	9b00      	ldr	r3, [sp, #0]
 800f274:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 800f276:	1d19      	adds	r1, r3, #4
 800f278:	9100      	str	r1, [sp, #0]
 800f27a:	681b      	ldr	r3, [r3, #0]
 800f27c:	07c0      	lsls	r0, r0, #31
 800f27e:	bf4c      	ite	mi
 800f280:	801a      	strhmi	r2, [r3, #0]
 800f282:	601a      	strpl	r2, [r3, #0]
 800f284:	e6f4      	b.n	800f070 <__ssvfiscanf_r+0x50>
 800f286:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 800f288:	4621      	mov	r1, r4
 800f28a:	4630      	mov	r0, r6
 800f28c:	4798      	blx	r3
 800f28e:	2800      	cmp	r0, #0
 800f290:	d0bf      	beq.n	800f212 <__ssvfiscanf_r+0x1f2>
 800f292:	e79f      	b.n	800f1d4 <__ssvfiscanf_r+0x1b4>
 800f294:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 800f296:	3201      	adds	r2, #1
 800f298:	9245      	str	r2, [sp, #276]	@ 0x114
 800f29a:	6862      	ldr	r2, [r4, #4]
 800f29c:	3a01      	subs	r2, #1
 800f29e:	2a00      	cmp	r2, #0
 800f2a0:	6062      	str	r2, [r4, #4]
 800f2a2:	dd02      	ble.n	800f2aa <__ssvfiscanf_r+0x28a>
 800f2a4:	3301      	adds	r3, #1
 800f2a6:	6023      	str	r3, [r4, #0]
 800f2a8:	e7b6      	b.n	800f218 <__ssvfiscanf_r+0x1f8>
 800f2aa:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 800f2ac:	4621      	mov	r1, r4
 800f2ae:	4630      	mov	r0, r6
 800f2b0:	4798      	blx	r3
 800f2b2:	2800      	cmp	r0, #0
 800f2b4:	d0b0      	beq.n	800f218 <__ssvfiscanf_r+0x1f8>
 800f2b6:	e78d      	b.n	800f1d4 <__ssvfiscanf_r+0x1b4>
 800f2b8:	2b04      	cmp	r3, #4
 800f2ba:	dc0f      	bgt.n	800f2dc <__ssvfiscanf_r+0x2bc>
 800f2bc:	466b      	mov	r3, sp
 800f2be:	4622      	mov	r2, r4
 800f2c0:	a941      	add	r1, sp, #260	@ 0x104
 800f2c2:	4630      	mov	r0, r6
 800f2c4:	f000 f87c 	bl	800f3c0 <_scanf_i>
 800f2c8:	e7b4      	b.n	800f234 <__ssvfiscanf_r+0x214>
 800f2ca:	bf00      	nop
 800f2cc:	0800ef6d 	.word	0x0800ef6d
 800f2d0:	0800efe7 	.word	0x0800efe7
 800f2d4:	08010be9 	.word	0x08010be9
 800f2d8:	080109cd 	.word	0x080109cd
 800f2dc:	4b0a      	ldr	r3, [pc, #40]	@ (800f308 <__ssvfiscanf_r+0x2e8>)
 800f2de:	2b00      	cmp	r3, #0
 800f2e0:	f43f aec6 	beq.w	800f070 <__ssvfiscanf_r+0x50>
 800f2e4:	466b      	mov	r3, sp
 800f2e6:	4622      	mov	r2, r4
 800f2e8:	a941      	add	r1, sp, #260	@ 0x104
 800f2ea:	4630      	mov	r0, r6
 800f2ec:	f7fc fe2a 	bl	800bf44 <_scanf_float>
 800f2f0:	e7a0      	b.n	800f234 <__ssvfiscanf_r+0x214>
 800f2f2:	89a3      	ldrh	r3, [r4, #12]
 800f2f4:	065b      	lsls	r3, r3, #25
 800f2f6:	f53f af71 	bmi.w	800f1dc <__ssvfiscanf_r+0x1bc>
 800f2fa:	f50d 7d23 	add.w	sp, sp, #652	@ 0x28c
 800f2fe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f302:	9844      	ldr	r0, [sp, #272]	@ 0x110
 800f304:	e7f9      	b.n	800f2fa <__ssvfiscanf_r+0x2da>
 800f306:	bf00      	nop
 800f308:	0800bf45 	.word	0x0800bf45

0800f30c <_scanf_chars>:
 800f30c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800f310:	4615      	mov	r5, r2
 800f312:	688a      	ldr	r2, [r1, #8]
 800f314:	4680      	mov	r8, r0
 800f316:	460c      	mov	r4, r1
 800f318:	b932      	cbnz	r2, 800f328 <_scanf_chars+0x1c>
 800f31a:	698a      	ldr	r2, [r1, #24]
 800f31c:	2a00      	cmp	r2, #0
 800f31e:	bf14      	ite	ne
 800f320:	f04f 32ff 	movne.w	r2, #4294967295	@ 0xffffffff
 800f324:	2201      	moveq	r2, #1
 800f326:	608a      	str	r2, [r1, #8]
 800f328:	6822      	ldr	r2, [r4, #0]
 800f32a:	f8df 9090 	ldr.w	r9, [pc, #144]	@ 800f3bc <_scanf_chars+0xb0>
 800f32e:	06d1      	lsls	r1, r2, #27
 800f330:	bf5f      	itttt	pl
 800f332:	681a      	ldrpl	r2, [r3, #0]
 800f334:	1d11      	addpl	r1, r2, #4
 800f336:	6019      	strpl	r1, [r3, #0]
 800f338:	6816      	ldrpl	r6, [r2, #0]
 800f33a:	2700      	movs	r7, #0
 800f33c:	69a0      	ldr	r0, [r4, #24]
 800f33e:	b188      	cbz	r0, 800f364 <_scanf_chars+0x58>
 800f340:	2801      	cmp	r0, #1
 800f342:	d107      	bne.n	800f354 <_scanf_chars+0x48>
 800f344:	682b      	ldr	r3, [r5, #0]
 800f346:	781a      	ldrb	r2, [r3, #0]
 800f348:	6963      	ldr	r3, [r4, #20]
 800f34a:	5c9b      	ldrb	r3, [r3, r2]
 800f34c:	b953      	cbnz	r3, 800f364 <_scanf_chars+0x58>
 800f34e:	2f00      	cmp	r7, #0
 800f350:	d031      	beq.n	800f3b6 <_scanf_chars+0xaa>
 800f352:	e022      	b.n	800f39a <_scanf_chars+0x8e>
 800f354:	2802      	cmp	r0, #2
 800f356:	d120      	bne.n	800f39a <_scanf_chars+0x8e>
 800f358:	682b      	ldr	r3, [r5, #0]
 800f35a:	781b      	ldrb	r3, [r3, #0]
 800f35c:	f819 3003 	ldrb.w	r3, [r9, r3]
 800f360:	071b      	lsls	r3, r3, #28
 800f362:	d41a      	bmi.n	800f39a <_scanf_chars+0x8e>
 800f364:	6823      	ldr	r3, [r4, #0]
 800f366:	06da      	lsls	r2, r3, #27
 800f368:	bf5e      	ittt	pl
 800f36a:	682b      	ldrpl	r3, [r5, #0]
 800f36c:	781b      	ldrbpl	r3, [r3, #0]
 800f36e:	f806 3b01 	strbpl.w	r3, [r6], #1
 800f372:	682a      	ldr	r2, [r5, #0]
 800f374:	686b      	ldr	r3, [r5, #4]
 800f376:	3201      	adds	r2, #1
 800f378:	602a      	str	r2, [r5, #0]
 800f37a:	68a2      	ldr	r2, [r4, #8]
 800f37c:	3b01      	subs	r3, #1
 800f37e:	3a01      	subs	r2, #1
 800f380:	606b      	str	r3, [r5, #4]
 800f382:	3701      	adds	r7, #1
 800f384:	60a2      	str	r2, [r4, #8]
 800f386:	b142      	cbz	r2, 800f39a <_scanf_chars+0x8e>
 800f388:	2b00      	cmp	r3, #0
 800f38a:	dcd7      	bgt.n	800f33c <_scanf_chars+0x30>
 800f38c:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 800f390:	4629      	mov	r1, r5
 800f392:	4640      	mov	r0, r8
 800f394:	4798      	blx	r3
 800f396:	2800      	cmp	r0, #0
 800f398:	d0d0      	beq.n	800f33c <_scanf_chars+0x30>
 800f39a:	6823      	ldr	r3, [r4, #0]
 800f39c:	f013 0310 	ands.w	r3, r3, #16
 800f3a0:	d105      	bne.n	800f3ae <_scanf_chars+0xa2>
 800f3a2:	68e2      	ldr	r2, [r4, #12]
 800f3a4:	3201      	adds	r2, #1
 800f3a6:	60e2      	str	r2, [r4, #12]
 800f3a8:	69a2      	ldr	r2, [r4, #24]
 800f3aa:	b102      	cbz	r2, 800f3ae <_scanf_chars+0xa2>
 800f3ac:	7033      	strb	r3, [r6, #0]
 800f3ae:	6923      	ldr	r3, [r4, #16]
 800f3b0:	443b      	add	r3, r7
 800f3b2:	6123      	str	r3, [r4, #16]
 800f3b4:	2000      	movs	r0, #0
 800f3b6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800f3ba:	bf00      	nop
 800f3bc:	08010be9 	.word	0x08010be9

0800f3c0 <_scanf_i>:
 800f3c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f3c4:	4698      	mov	r8, r3
 800f3c6:	4b74      	ldr	r3, [pc, #464]	@ (800f598 <_scanf_i+0x1d8>)
 800f3c8:	460c      	mov	r4, r1
 800f3ca:	4682      	mov	sl, r0
 800f3cc:	4616      	mov	r6, r2
 800f3ce:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800f3d2:	b087      	sub	sp, #28
 800f3d4:	ab03      	add	r3, sp, #12
 800f3d6:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 800f3da:	4b70      	ldr	r3, [pc, #448]	@ (800f59c <_scanf_i+0x1dc>)
 800f3dc:	69a1      	ldr	r1, [r4, #24]
 800f3de:	4a70      	ldr	r2, [pc, #448]	@ (800f5a0 <_scanf_i+0x1e0>)
 800f3e0:	2903      	cmp	r1, #3
 800f3e2:	bf08      	it	eq
 800f3e4:	461a      	moveq	r2, r3
 800f3e6:	68a3      	ldr	r3, [r4, #8]
 800f3e8:	9201      	str	r2, [sp, #4]
 800f3ea:	1e5a      	subs	r2, r3, #1
 800f3ec:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 800f3f0:	bf88      	it	hi
 800f3f2:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 800f3f6:	4627      	mov	r7, r4
 800f3f8:	bf82      	ittt	hi
 800f3fa:	eb03 0905 	addhi.w	r9, r3, r5
 800f3fe:	f240 135d 	movwhi	r3, #349	@ 0x15d
 800f402:	60a3      	strhi	r3, [r4, #8]
 800f404:	f857 3b1c 	ldr.w	r3, [r7], #28
 800f408:	f443 6350 	orr.w	r3, r3, #3328	@ 0xd00
 800f40c:	bf98      	it	ls
 800f40e:	f04f 0900 	movls.w	r9, #0
 800f412:	6023      	str	r3, [r4, #0]
 800f414:	463d      	mov	r5, r7
 800f416:	f04f 0b00 	mov.w	fp, #0
 800f41a:	6831      	ldr	r1, [r6, #0]
 800f41c:	ab03      	add	r3, sp, #12
 800f41e:	7809      	ldrb	r1, [r1, #0]
 800f420:	f853 002b 	ldr.w	r0, [r3, fp, lsl #2]
 800f424:	2202      	movs	r2, #2
 800f426:	f7f0 fedb 	bl	80001e0 <memchr>
 800f42a:	b328      	cbz	r0, 800f478 <_scanf_i+0xb8>
 800f42c:	f1bb 0f01 	cmp.w	fp, #1
 800f430:	d159      	bne.n	800f4e6 <_scanf_i+0x126>
 800f432:	6862      	ldr	r2, [r4, #4]
 800f434:	b92a      	cbnz	r2, 800f442 <_scanf_i+0x82>
 800f436:	6822      	ldr	r2, [r4, #0]
 800f438:	2108      	movs	r1, #8
 800f43a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800f43e:	6061      	str	r1, [r4, #4]
 800f440:	6022      	str	r2, [r4, #0]
 800f442:	6822      	ldr	r2, [r4, #0]
 800f444:	f422 62a0 	bic.w	r2, r2, #1280	@ 0x500
 800f448:	6022      	str	r2, [r4, #0]
 800f44a:	68a2      	ldr	r2, [r4, #8]
 800f44c:	1e51      	subs	r1, r2, #1
 800f44e:	60a1      	str	r1, [r4, #8]
 800f450:	b192      	cbz	r2, 800f478 <_scanf_i+0xb8>
 800f452:	6832      	ldr	r2, [r6, #0]
 800f454:	1c51      	adds	r1, r2, #1
 800f456:	6031      	str	r1, [r6, #0]
 800f458:	7812      	ldrb	r2, [r2, #0]
 800f45a:	f805 2b01 	strb.w	r2, [r5], #1
 800f45e:	6872      	ldr	r2, [r6, #4]
 800f460:	3a01      	subs	r2, #1
 800f462:	2a00      	cmp	r2, #0
 800f464:	6072      	str	r2, [r6, #4]
 800f466:	dc07      	bgt.n	800f478 <_scanf_i+0xb8>
 800f468:	f8d4 2180 	ldr.w	r2, [r4, #384]	@ 0x180
 800f46c:	4631      	mov	r1, r6
 800f46e:	4650      	mov	r0, sl
 800f470:	4790      	blx	r2
 800f472:	2800      	cmp	r0, #0
 800f474:	f040 8085 	bne.w	800f582 <_scanf_i+0x1c2>
 800f478:	f10b 0b01 	add.w	fp, fp, #1
 800f47c:	f1bb 0f03 	cmp.w	fp, #3
 800f480:	d1cb      	bne.n	800f41a <_scanf_i+0x5a>
 800f482:	6863      	ldr	r3, [r4, #4]
 800f484:	b90b      	cbnz	r3, 800f48a <_scanf_i+0xca>
 800f486:	230a      	movs	r3, #10
 800f488:	6063      	str	r3, [r4, #4]
 800f48a:	6863      	ldr	r3, [r4, #4]
 800f48c:	4945      	ldr	r1, [pc, #276]	@ (800f5a4 <_scanf_i+0x1e4>)
 800f48e:	6960      	ldr	r0, [r4, #20]
 800f490:	1ac9      	subs	r1, r1, r3
 800f492:	f000 f935 	bl	800f700 <__sccl>
 800f496:	f04f 0b00 	mov.w	fp, #0
 800f49a:	68a3      	ldr	r3, [r4, #8]
 800f49c:	6822      	ldr	r2, [r4, #0]
 800f49e:	2b00      	cmp	r3, #0
 800f4a0:	d03d      	beq.n	800f51e <_scanf_i+0x15e>
 800f4a2:	6831      	ldr	r1, [r6, #0]
 800f4a4:	6960      	ldr	r0, [r4, #20]
 800f4a6:	f891 c000 	ldrb.w	ip, [r1]
 800f4aa:	f810 000c 	ldrb.w	r0, [r0, ip]
 800f4ae:	2800      	cmp	r0, #0
 800f4b0:	d035      	beq.n	800f51e <_scanf_i+0x15e>
 800f4b2:	f1bc 0f30 	cmp.w	ip, #48	@ 0x30
 800f4b6:	d124      	bne.n	800f502 <_scanf_i+0x142>
 800f4b8:	0510      	lsls	r0, r2, #20
 800f4ba:	d522      	bpl.n	800f502 <_scanf_i+0x142>
 800f4bc:	f10b 0b01 	add.w	fp, fp, #1
 800f4c0:	f1b9 0f00 	cmp.w	r9, #0
 800f4c4:	d003      	beq.n	800f4ce <_scanf_i+0x10e>
 800f4c6:	3301      	adds	r3, #1
 800f4c8:	f109 39ff 	add.w	r9, r9, #4294967295	@ 0xffffffff
 800f4cc:	60a3      	str	r3, [r4, #8]
 800f4ce:	6873      	ldr	r3, [r6, #4]
 800f4d0:	3b01      	subs	r3, #1
 800f4d2:	2b00      	cmp	r3, #0
 800f4d4:	6073      	str	r3, [r6, #4]
 800f4d6:	dd1b      	ble.n	800f510 <_scanf_i+0x150>
 800f4d8:	6833      	ldr	r3, [r6, #0]
 800f4da:	3301      	adds	r3, #1
 800f4dc:	6033      	str	r3, [r6, #0]
 800f4de:	68a3      	ldr	r3, [r4, #8]
 800f4e0:	3b01      	subs	r3, #1
 800f4e2:	60a3      	str	r3, [r4, #8]
 800f4e4:	e7d9      	b.n	800f49a <_scanf_i+0xda>
 800f4e6:	f1bb 0f02 	cmp.w	fp, #2
 800f4ea:	d1ae      	bne.n	800f44a <_scanf_i+0x8a>
 800f4ec:	6822      	ldr	r2, [r4, #0]
 800f4ee:	f402 61c0 	and.w	r1, r2, #1536	@ 0x600
 800f4f2:	f5b1 7f00 	cmp.w	r1, #512	@ 0x200
 800f4f6:	d1c4      	bne.n	800f482 <_scanf_i+0xc2>
 800f4f8:	2110      	movs	r1, #16
 800f4fa:	6061      	str	r1, [r4, #4]
 800f4fc:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800f500:	e7a2      	b.n	800f448 <_scanf_i+0x88>
 800f502:	f422 6210 	bic.w	r2, r2, #2304	@ 0x900
 800f506:	6022      	str	r2, [r4, #0]
 800f508:	780b      	ldrb	r3, [r1, #0]
 800f50a:	f805 3b01 	strb.w	r3, [r5], #1
 800f50e:	e7de      	b.n	800f4ce <_scanf_i+0x10e>
 800f510:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 800f514:	4631      	mov	r1, r6
 800f516:	4650      	mov	r0, sl
 800f518:	4798      	blx	r3
 800f51a:	2800      	cmp	r0, #0
 800f51c:	d0df      	beq.n	800f4de <_scanf_i+0x11e>
 800f51e:	6823      	ldr	r3, [r4, #0]
 800f520:	05d9      	lsls	r1, r3, #23
 800f522:	d50d      	bpl.n	800f540 <_scanf_i+0x180>
 800f524:	42bd      	cmp	r5, r7
 800f526:	d909      	bls.n	800f53c <_scanf_i+0x17c>
 800f528:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 800f52c:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800f530:	4632      	mov	r2, r6
 800f532:	4650      	mov	r0, sl
 800f534:	4798      	blx	r3
 800f536:	f105 39ff 	add.w	r9, r5, #4294967295	@ 0xffffffff
 800f53a:	464d      	mov	r5, r9
 800f53c:	42bd      	cmp	r5, r7
 800f53e:	d028      	beq.n	800f592 <_scanf_i+0x1d2>
 800f540:	6822      	ldr	r2, [r4, #0]
 800f542:	f012 0210 	ands.w	r2, r2, #16
 800f546:	d113      	bne.n	800f570 <_scanf_i+0x1b0>
 800f548:	702a      	strb	r2, [r5, #0]
 800f54a:	6863      	ldr	r3, [r4, #4]
 800f54c:	9e01      	ldr	r6, [sp, #4]
 800f54e:	4639      	mov	r1, r7
 800f550:	4650      	mov	r0, sl
 800f552:	47b0      	blx	r6
 800f554:	f8d8 3000 	ldr.w	r3, [r8]
 800f558:	6821      	ldr	r1, [r4, #0]
 800f55a:	1d1a      	adds	r2, r3, #4
 800f55c:	f8c8 2000 	str.w	r2, [r8]
 800f560:	f011 0f20 	tst.w	r1, #32
 800f564:	681b      	ldr	r3, [r3, #0]
 800f566:	d00f      	beq.n	800f588 <_scanf_i+0x1c8>
 800f568:	6018      	str	r0, [r3, #0]
 800f56a:	68e3      	ldr	r3, [r4, #12]
 800f56c:	3301      	adds	r3, #1
 800f56e:	60e3      	str	r3, [r4, #12]
 800f570:	6923      	ldr	r3, [r4, #16]
 800f572:	1bed      	subs	r5, r5, r7
 800f574:	445d      	add	r5, fp
 800f576:	442b      	add	r3, r5
 800f578:	6123      	str	r3, [r4, #16]
 800f57a:	2000      	movs	r0, #0
 800f57c:	b007      	add	sp, #28
 800f57e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f582:	f04f 0b00 	mov.w	fp, #0
 800f586:	e7ca      	b.n	800f51e <_scanf_i+0x15e>
 800f588:	07ca      	lsls	r2, r1, #31
 800f58a:	bf4c      	ite	mi
 800f58c:	8018      	strhmi	r0, [r3, #0]
 800f58e:	6018      	strpl	r0, [r3, #0]
 800f590:	e7eb      	b.n	800f56a <_scanf_i+0x1aa>
 800f592:	2001      	movs	r0, #1
 800f594:	e7f2      	b.n	800f57c <_scanf_i+0x1bc>
 800f596:	bf00      	nop
 800f598:	08010864 	.word	0x08010864
 800f59c:	0800ecb9 	.word	0x0800ecb9
 800f5a0:	080100c5 	.word	0x080100c5
 800f5a4:	080109e8 	.word	0x080109e8

0800f5a8 <__sflush_r>:
 800f5a8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800f5ac:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f5b0:	0716      	lsls	r6, r2, #28
 800f5b2:	4605      	mov	r5, r0
 800f5b4:	460c      	mov	r4, r1
 800f5b6:	d454      	bmi.n	800f662 <__sflush_r+0xba>
 800f5b8:	684b      	ldr	r3, [r1, #4]
 800f5ba:	2b00      	cmp	r3, #0
 800f5bc:	dc02      	bgt.n	800f5c4 <__sflush_r+0x1c>
 800f5be:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800f5c0:	2b00      	cmp	r3, #0
 800f5c2:	dd48      	ble.n	800f656 <__sflush_r+0xae>
 800f5c4:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800f5c6:	2e00      	cmp	r6, #0
 800f5c8:	d045      	beq.n	800f656 <__sflush_r+0xae>
 800f5ca:	2300      	movs	r3, #0
 800f5cc:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800f5d0:	682f      	ldr	r7, [r5, #0]
 800f5d2:	6a21      	ldr	r1, [r4, #32]
 800f5d4:	602b      	str	r3, [r5, #0]
 800f5d6:	d030      	beq.n	800f63a <__sflush_r+0x92>
 800f5d8:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800f5da:	89a3      	ldrh	r3, [r4, #12]
 800f5dc:	0759      	lsls	r1, r3, #29
 800f5de:	d505      	bpl.n	800f5ec <__sflush_r+0x44>
 800f5e0:	6863      	ldr	r3, [r4, #4]
 800f5e2:	1ad2      	subs	r2, r2, r3
 800f5e4:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800f5e6:	b10b      	cbz	r3, 800f5ec <__sflush_r+0x44>
 800f5e8:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800f5ea:	1ad2      	subs	r2, r2, r3
 800f5ec:	2300      	movs	r3, #0
 800f5ee:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800f5f0:	6a21      	ldr	r1, [r4, #32]
 800f5f2:	4628      	mov	r0, r5
 800f5f4:	47b0      	blx	r6
 800f5f6:	1c43      	adds	r3, r0, #1
 800f5f8:	89a3      	ldrh	r3, [r4, #12]
 800f5fa:	d106      	bne.n	800f60a <__sflush_r+0x62>
 800f5fc:	6829      	ldr	r1, [r5, #0]
 800f5fe:	291d      	cmp	r1, #29
 800f600:	d82b      	bhi.n	800f65a <__sflush_r+0xb2>
 800f602:	4a2a      	ldr	r2, [pc, #168]	@ (800f6ac <__sflush_r+0x104>)
 800f604:	40ca      	lsrs	r2, r1
 800f606:	07d6      	lsls	r6, r2, #31
 800f608:	d527      	bpl.n	800f65a <__sflush_r+0xb2>
 800f60a:	2200      	movs	r2, #0
 800f60c:	6062      	str	r2, [r4, #4]
 800f60e:	04d9      	lsls	r1, r3, #19
 800f610:	6922      	ldr	r2, [r4, #16]
 800f612:	6022      	str	r2, [r4, #0]
 800f614:	d504      	bpl.n	800f620 <__sflush_r+0x78>
 800f616:	1c42      	adds	r2, r0, #1
 800f618:	d101      	bne.n	800f61e <__sflush_r+0x76>
 800f61a:	682b      	ldr	r3, [r5, #0]
 800f61c:	b903      	cbnz	r3, 800f620 <__sflush_r+0x78>
 800f61e:	6560      	str	r0, [r4, #84]	@ 0x54
 800f620:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800f622:	602f      	str	r7, [r5, #0]
 800f624:	b1b9      	cbz	r1, 800f656 <__sflush_r+0xae>
 800f626:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800f62a:	4299      	cmp	r1, r3
 800f62c:	d002      	beq.n	800f634 <__sflush_r+0x8c>
 800f62e:	4628      	mov	r0, r5
 800f630:	f7fd ff16 	bl	800d460 <_free_r>
 800f634:	2300      	movs	r3, #0
 800f636:	6363      	str	r3, [r4, #52]	@ 0x34
 800f638:	e00d      	b.n	800f656 <__sflush_r+0xae>
 800f63a:	2301      	movs	r3, #1
 800f63c:	4628      	mov	r0, r5
 800f63e:	47b0      	blx	r6
 800f640:	4602      	mov	r2, r0
 800f642:	1c50      	adds	r0, r2, #1
 800f644:	d1c9      	bne.n	800f5da <__sflush_r+0x32>
 800f646:	682b      	ldr	r3, [r5, #0]
 800f648:	2b00      	cmp	r3, #0
 800f64a:	d0c6      	beq.n	800f5da <__sflush_r+0x32>
 800f64c:	2b1d      	cmp	r3, #29
 800f64e:	d001      	beq.n	800f654 <__sflush_r+0xac>
 800f650:	2b16      	cmp	r3, #22
 800f652:	d11e      	bne.n	800f692 <__sflush_r+0xea>
 800f654:	602f      	str	r7, [r5, #0]
 800f656:	2000      	movs	r0, #0
 800f658:	e022      	b.n	800f6a0 <__sflush_r+0xf8>
 800f65a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800f65e:	b21b      	sxth	r3, r3
 800f660:	e01b      	b.n	800f69a <__sflush_r+0xf2>
 800f662:	690f      	ldr	r7, [r1, #16]
 800f664:	2f00      	cmp	r7, #0
 800f666:	d0f6      	beq.n	800f656 <__sflush_r+0xae>
 800f668:	0793      	lsls	r3, r2, #30
 800f66a:	680e      	ldr	r6, [r1, #0]
 800f66c:	bf08      	it	eq
 800f66e:	694b      	ldreq	r3, [r1, #20]
 800f670:	600f      	str	r7, [r1, #0]
 800f672:	bf18      	it	ne
 800f674:	2300      	movne	r3, #0
 800f676:	eba6 0807 	sub.w	r8, r6, r7
 800f67a:	608b      	str	r3, [r1, #8]
 800f67c:	f1b8 0f00 	cmp.w	r8, #0
 800f680:	dde9      	ble.n	800f656 <__sflush_r+0xae>
 800f682:	6a21      	ldr	r1, [r4, #32]
 800f684:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800f686:	4643      	mov	r3, r8
 800f688:	463a      	mov	r2, r7
 800f68a:	4628      	mov	r0, r5
 800f68c:	47b0      	blx	r6
 800f68e:	2800      	cmp	r0, #0
 800f690:	dc08      	bgt.n	800f6a4 <__sflush_r+0xfc>
 800f692:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800f696:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800f69a:	81a3      	strh	r3, [r4, #12]
 800f69c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800f6a0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f6a4:	4407      	add	r7, r0
 800f6a6:	eba8 0800 	sub.w	r8, r8, r0
 800f6aa:	e7e7      	b.n	800f67c <__sflush_r+0xd4>
 800f6ac:	20400001 	.word	0x20400001

0800f6b0 <_fflush_r>:
 800f6b0:	b538      	push	{r3, r4, r5, lr}
 800f6b2:	690b      	ldr	r3, [r1, #16]
 800f6b4:	4605      	mov	r5, r0
 800f6b6:	460c      	mov	r4, r1
 800f6b8:	b913      	cbnz	r3, 800f6c0 <_fflush_r+0x10>
 800f6ba:	2500      	movs	r5, #0
 800f6bc:	4628      	mov	r0, r5
 800f6be:	bd38      	pop	{r3, r4, r5, pc}
 800f6c0:	b118      	cbz	r0, 800f6ca <_fflush_r+0x1a>
 800f6c2:	6a03      	ldr	r3, [r0, #32]
 800f6c4:	b90b      	cbnz	r3, 800f6ca <_fflush_r+0x1a>
 800f6c6:	f7fc fed7 	bl	800c478 <__sinit>
 800f6ca:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800f6ce:	2b00      	cmp	r3, #0
 800f6d0:	d0f3      	beq.n	800f6ba <_fflush_r+0xa>
 800f6d2:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800f6d4:	07d0      	lsls	r0, r2, #31
 800f6d6:	d404      	bmi.n	800f6e2 <_fflush_r+0x32>
 800f6d8:	0599      	lsls	r1, r3, #22
 800f6da:	d402      	bmi.n	800f6e2 <_fflush_r+0x32>
 800f6dc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800f6de:	f7fd f85e 	bl	800c79e <__retarget_lock_acquire_recursive>
 800f6e2:	4628      	mov	r0, r5
 800f6e4:	4621      	mov	r1, r4
 800f6e6:	f7ff ff5f 	bl	800f5a8 <__sflush_r>
 800f6ea:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800f6ec:	07da      	lsls	r2, r3, #31
 800f6ee:	4605      	mov	r5, r0
 800f6f0:	d4e4      	bmi.n	800f6bc <_fflush_r+0xc>
 800f6f2:	89a3      	ldrh	r3, [r4, #12]
 800f6f4:	059b      	lsls	r3, r3, #22
 800f6f6:	d4e1      	bmi.n	800f6bc <_fflush_r+0xc>
 800f6f8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800f6fa:	f7fd f851 	bl	800c7a0 <__retarget_lock_release_recursive>
 800f6fe:	e7dd      	b.n	800f6bc <_fflush_r+0xc>

0800f700 <__sccl>:
 800f700:	b570      	push	{r4, r5, r6, lr}
 800f702:	780b      	ldrb	r3, [r1, #0]
 800f704:	4604      	mov	r4, r0
 800f706:	2b5e      	cmp	r3, #94	@ 0x5e
 800f708:	bf0b      	itete	eq
 800f70a:	784b      	ldrbeq	r3, [r1, #1]
 800f70c:	1c4a      	addne	r2, r1, #1
 800f70e:	1c8a      	addeq	r2, r1, #2
 800f710:	2100      	movne	r1, #0
 800f712:	bf08      	it	eq
 800f714:	2101      	moveq	r1, #1
 800f716:	3801      	subs	r0, #1
 800f718:	f104 05ff 	add.w	r5, r4, #255	@ 0xff
 800f71c:	f800 1f01 	strb.w	r1, [r0, #1]!
 800f720:	42a8      	cmp	r0, r5
 800f722:	d1fb      	bne.n	800f71c <__sccl+0x1c>
 800f724:	b90b      	cbnz	r3, 800f72a <__sccl+0x2a>
 800f726:	1e50      	subs	r0, r2, #1
 800f728:	bd70      	pop	{r4, r5, r6, pc}
 800f72a:	f081 0101 	eor.w	r1, r1, #1
 800f72e:	54e1      	strb	r1, [r4, r3]
 800f730:	4610      	mov	r0, r2
 800f732:	4602      	mov	r2, r0
 800f734:	f812 5b01 	ldrb.w	r5, [r2], #1
 800f738:	2d2d      	cmp	r5, #45	@ 0x2d
 800f73a:	d005      	beq.n	800f748 <__sccl+0x48>
 800f73c:	2d5d      	cmp	r5, #93	@ 0x5d
 800f73e:	d016      	beq.n	800f76e <__sccl+0x6e>
 800f740:	2d00      	cmp	r5, #0
 800f742:	d0f1      	beq.n	800f728 <__sccl+0x28>
 800f744:	462b      	mov	r3, r5
 800f746:	e7f2      	b.n	800f72e <__sccl+0x2e>
 800f748:	7846      	ldrb	r6, [r0, #1]
 800f74a:	2e5d      	cmp	r6, #93	@ 0x5d
 800f74c:	d0fa      	beq.n	800f744 <__sccl+0x44>
 800f74e:	42b3      	cmp	r3, r6
 800f750:	dcf8      	bgt.n	800f744 <__sccl+0x44>
 800f752:	3002      	adds	r0, #2
 800f754:	461a      	mov	r2, r3
 800f756:	3201      	adds	r2, #1
 800f758:	4296      	cmp	r6, r2
 800f75a:	54a1      	strb	r1, [r4, r2]
 800f75c:	dcfb      	bgt.n	800f756 <__sccl+0x56>
 800f75e:	1af2      	subs	r2, r6, r3
 800f760:	3a01      	subs	r2, #1
 800f762:	1c5d      	adds	r5, r3, #1
 800f764:	42b3      	cmp	r3, r6
 800f766:	bfa8      	it	ge
 800f768:	2200      	movge	r2, #0
 800f76a:	18ab      	adds	r3, r5, r2
 800f76c:	e7e1      	b.n	800f732 <__sccl+0x32>
 800f76e:	4610      	mov	r0, r2
 800f770:	e7da      	b.n	800f728 <__sccl+0x28>

0800f772 <__submore>:
 800f772:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f776:	460c      	mov	r4, r1
 800f778:	6b49      	ldr	r1, [r1, #52]	@ 0x34
 800f77a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800f77e:	4299      	cmp	r1, r3
 800f780:	d11d      	bne.n	800f7be <__submore+0x4c>
 800f782:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800f786:	f7fd fedf 	bl	800d548 <_malloc_r>
 800f78a:	b918      	cbnz	r0, 800f794 <__submore+0x22>
 800f78c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800f790:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f794:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800f798:	63a3      	str	r3, [r4, #56]	@ 0x38
 800f79a:	f894 3046 	ldrb.w	r3, [r4, #70]	@ 0x46
 800f79e:	6360      	str	r0, [r4, #52]	@ 0x34
 800f7a0:	f880 33ff 	strb.w	r3, [r0, #1023]	@ 0x3ff
 800f7a4:	f894 3045 	ldrb.w	r3, [r4, #69]	@ 0x45
 800f7a8:	f880 33fe 	strb.w	r3, [r0, #1022]	@ 0x3fe
 800f7ac:	f894 3044 	ldrb.w	r3, [r4, #68]	@ 0x44
 800f7b0:	f880 33fd 	strb.w	r3, [r0, #1021]	@ 0x3fd
 800f7b4:	f200 30fd 	addw	r0, r0, #1021	@ 0x3fd
 800f7b8:	6020      	str	r0, [r4, #0]
 800f7ba:	2000      	movs	r0, #0
 800f7bc:	e7e8      	b.n	800f790 <__submore+0x1e>
 800f7be:	6ba6      	ldr	r6, [r4, #56]	@ 0x38
 800f7c0:	0077      	lsls	r7, r6, #1
 800f7c2:	463a      	mov	r2, r7
 800f7c4:	f000 fbe1 	bl	800ff8a <_realloc_r>
 800f7c8:	4605      	mov	r5, r0
 800f7ca:	2800      	cmp	r0, #0
 800f7cc:	d0de      	beq.n	800f78c <__submore+0x1a>
 800f7ce:	eb00 0806 	add.w	r8, r0, r6
 800f7d2:	4601      	mov	r1, r0
 800f7d4:	4632      	mov	r2, r6
 800f7d6:	4640      	mov	r0, r8
 800f7d8:	f000 f842 	bl	800f860 <memcpy>
 800f7dc:	e9c4 570d 	strd	r5, r7, [r4, #52]	@ 0x34
 800f7e0:	f8c4 8000 	str.w	r8, [r4]
 800f7e4:	e7e9      	b.n	800f7ba <__submore+0x48>

0800f7e6 <memmove>:
 800f7e6:	4288      	cmp	r0, r1
 800f7e8:	b510      	push	{r4, lr}
 800f7ea:	eb01 0402 	add.w	r4, r1, r2
 800f7ee:	d902      	bls.n	800f7f6 <memmove+0x10>
 800f7f0:	4284      	cmp	r4, r0
 800f7f2:	4623      	mov	r3, r4
 800f7f4:	d807      	bhi.n	800f806 <memmove+0x20>
 800f7f6:	1e43      	subs	r3, r0, #1
 800f7f8:	42a1      	cmp	r1, r4
 800f7fa:	d008      	beq.n	800f80e <memmove+0x28>
 800f7fc:	f811 2b01 	ldrb.w	r2, [r1], #1
 800f800:	f803 2f01 	strb.w	r2, [r3, #1]!
 800f804:	e7f8      	b.n	800f7f8 <memmove+0x12>
 800f806:	4402      	add	r2, r0
 800f808:	4601      	mov	r1, r0
 800f80a:	428a      	cmp	r2, r1
 800f80c:	d100      	bne.n	800f810 <memmove+0x2a>
 800f80e:	bd10      	pop	{r4, pc}
 800f810:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800f814:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800f818:	e7f7      	b.n	800f80a <memmove+0x24>

0800f81a <strncmp>:
 800f81a:	b510      	push	{r4, lr}
 800f81c:	b16a      	cbz	r2, 800f83a <strncmp+0x20>
 800f81e:	3901      	subs	r1, #1
 800f820:	1884      	adds	r4, r0, r2
 800f822:	f810 2b01 	ldrb.w	r2, [r0], #1
 800f826:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 800f82a:	429a      	cmp	r2, r3
 800f82c:	d103      	bne.n	800f836 <strncmp+0x1c>
 800f82e:	42a0      	cmp	r0, r4
 800f830:	d001      	beq.n	800f836 <strncmp+0x1c>
 800f832:	2a00      	cmp	r2, #0
 800f834:	d1f5      	bne.n	800f822 <strncmp+0x8>
 800f836:	1ad0      	subs	r0, r2, r3
 800f838:	bd10      	pop	{r4, pc}
 800f83a:	4610      	mov	r0, r2
 800f83c:	e7fc      	b.n	800f838 <strncmp+0x1e>
	...

0800f840 <_sbrk_r>:
 800f840:	b538      	push	{r3, r4, r5, lr}
 800f842:	4d06      	ldr	r5, [pc, #24]	@ (800f85c <_sbrk_r+0x1c>)
 800f844:	2300      	movs	r3, #0
 800f846:	4604      	mov	r4, r0
 800f848:	4608      	mov	r0, r1
 800f84a:	602b      	str	r3, [r5, #0]
 800f84c:	f7f1 ff82 	bl	8001754 <_sbrk>
 800f850:	1c43      	adds	r3, r0, #1
 800f852:	d102      	bne.n	800f85a <_sbrk_r+0x1a>
 800f854:	682b      	ldr	r3, [r5, #0]
 800f856:	b103      	cbz	r3, 800f85a <_sbrk_r+0x1a>
 800f858:	6023      	str	r3, [r4, #0]
 800f85a:	bd38      	pop	{r3, r4, r5, pc}
 800f85c:	200019e4 	.word	0x200019e4

0800f860 <memcpy>:
 800f860:	440a      	add	r2, r1
 800f862:	4291      	cmp	r1, r2
 800f864:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 800f868:	d100      	bne.n	800f86c <memcpy+0xc>
 800f86a:	4770      	bx	lr
 800f86c:	b510      	push	{r4, lr}
 800f86e:	f811 4b01 	ldrb.w	r4, [r1], #1
 800f872:	f803 4f01 	strb.w	r4, [r3, #1]!
 800f876:	4291      	cmp	r1, r2
 800f878:	d1f9      	bne.n	800f86e <memcpy+0xe>
 800f87a:	bd10      	pop	{r4, pc}
 800f87c:	0000      	movs	r0, r0
	...

0800f880 <nan>:
 800f880:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 800f888 <nan+0x8>
 800f884:	4770      	bx	lr
 800f886:	bf00      	nop
 800f888:	00000000 	.word	0x00000000
 800f88c:	7ff80000 	.word	0x7ff80000

0800f890 <__assert_func>:
 800f890:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800f892:	4614      	mov	r4, r2
 800f894:	461a      	mov	r2, r3
 800f896:	4b09      	ldr	r3, [pc, #36]	@ (800f8bc <__assert_func+0x2c>)
 800f898:	681b      	ldr	r3, [r3, #0]
 800f89a:	4605      	mov	r5, r0
 800f89c:	68d8      	ldr	r0, [r3, #12]
 800f89e:	b14c      	cbz	r4, 800f8b4 <__assert_func+0x24>
 800f8a0:	4b07      	ldr	r3, [pc, #28]	@ (800f8c0 <__assert_func+0x30>)
 800f8a2:	9100      	str	r1, [sp, #0]
 800f8a4:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800f8a8:	4906      	ldr	r1, [pc, #24]	@ (800f8c4 <__assert_func+0x34>)
 800f8aa:	462b      	mov	r3, r5
 800f8ac:	f000 fc1a 	bl	80100e4 <fiprintf>
 800f8b0:	f000 fc2a 	bl	8010108 <abort>
 800f8b4:	4b04      	ldr	r3, [pc, #16]	@ (800f8c8 <__assert_func+0x38>)
 800f8b6:	461c      	mov	r4, r3
 800f8b8:	e7f3      	b.n	800f8a2 <__assert_func+0x12>
 800f8ba:	bf00      	nop
 800f8bc:	20000218 	.word	0x20000218
 800f8c0:	080109fb 	.word	0x080109fb
 800f8c4:	08010a08 	.word	0x08010a08
 800f8c8:	08010a36 	.word	0x08010a36

0800f8cc <_calloc_r>:
 800f8cc:	b570      	push	{r4, r5, r6, lr}
 800f8ce:	fba1 5402 	umull	r5, r4, r1, r2
 800f8d2:	b934      	cbnz	r4, 800f8e2 <_calloc_r+0x16>
 800f8d4:	4629      	mov	r1, r5
 800f8d6:	f7fd fe37 	bl	800d548 <_malloc_r>
 800f8da:	4606      	mov	r6, r0
 800f8dc:	b928      	cbnz	r0, 800f8ea <_calloc_r+0x1e>
 800f8de:	4630      	mov	r0, r6
 800f8e0:	bd70      	pop	{r4, r5, r6, pc}
 800f8e2:	220c      	movs	r2, #12
 800f8e4:	6002      	str	r2, [r0, #0]
 800f8e6:	2600      	movs	r6, #0
 800f8e8:	e7f9      	b.n	800f8de <_calloc_r+0x12>
 800f8ea:	462a      	mov	r2, r5
 800f8ec:	4621      	mov	r1, r4
 800f8ee:	f7fc fec2 	bl	800c676 <memset>
 800f8f2:	e7f4      	b.n	800f8de <_calloc_r+0x12>

0800f8f4 <rshift>:
 800f8f4:	6903      	ldr	r3, [r0, #16]
 800f8f6:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800f8fa:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800f8fe:	ea4f 1261 	mov.w	r2, r1, asr #5
 800f902:	f100 0414 	add.w	r4, r0, #20
 800f906:	dd45      	ble.n	800f994 <rshift+0xa0>
 800f908:	f011 011f 	ands.w	r1, r1, #31
 800f90c:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800f910:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800f914:	d10c      	bne.n	800f930 <rshift+0x3c>
 800f916:	f100 0710 	add.w	r7, r0, #16
 800f91a:	4629      	mov	r1, r5
 800f91c:	42b1      	cmp	r1, r6
 800f91e:	d334      	bcc.n	800f98a <rshift+0x96>
 800f920:	1a9b      	subs	r3, r3, r2
 800f922:	009b      	lsls	r3, r3, #2
 800f924:	1eea      	subs	r2, r5, #3
 800f926:	4296      	cmp	r6, r2
 800f928:	bf38      	it	cc
 800f92a:	2300      	movcc	r3, #0
 800f92c:	4423      	add	r3, r4
 800f92e:	e015      	b.n	800f95c <rshift+0x68>
 800f930:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800f934:	f1c1 0820 	rsb	r8, r1, #32
 800f938:	40cf      	lsrs	r7, r1
 800f93a:	f105 0e04 	add.w	lr, r5, #4
 800f93e:	46a1      	mov	r9, r4
 800f940:	4576      	cmp	r6, lr
 800f942:	46f4      	mov	ip, lr
 800f944:	d815      	bhi.n	800f972 <rshift+0x7e>
 800f946:	1a9a      	subs	r2, r3, r2
 800f948:	0092      	lsls	r2, r2, #2
 800f94a:	3a04      	subs	r2, #4
 800f94c:	3501      	adds	r5, #1
 800f94e:	42ae      	cmp	r6, r5
 800f950:	bf38      	it	cc
 800f952:	2200      	movcc	r2, #0
 800f954:	18a3      	adds	r3, r4, r2
 800f956:	50a7      	str	r7, [r4, r2]
 800f958:	b107      	cbz	r7, 800f95c <rshift+0x68>
 800f95a:	3304      	adds	r3, #4
 800f95c:	1b1a      	subs	r2, r3, r4
 800f95e:	42a3      	cmp	r3, r4
 800f960:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800f964:	bf08      	it	eq
 800f966:	2300      	moveq	r3, #0
 800f968:	6102      	str	r2, [r0, #16]
 800f96a:	bf08      	it	eq
 800f96c:	6143      	streq	r3, [r0, #20]
 800f96e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800f972:	f8dc c000 	ldr.w	ip, [ip]
 800f976:	fa0c fc08 	lsl.w	ip, ip, r8
 800f97a:	ea4c 0707 	orr.w	r7, ip, r7
 800f97e:	f849 7b04 	str.w	r7, [r9], #4
 800f982:	f85e 7b04 	ldr.w	r7, [lr], #4
 800f986:	40cf      	lsrs	r7, r1
 800f988:	e7da      	b.n	800f940 <rshift+0x4c>
 800f98a:	f851 cb04 	ldr.w	ip, [r1], #4
 800f98e:	f847 cf04 	str.w	ip, [r7, #4]!
 800f992:	e7c3      	b.n	800f91c <rshift+0x28>
 800f994:	4623      	mov	r3, r4
 800f996:	e7e1      	b.n	800f95c <rshift+0x68>

0800f998 <__hexdig_fun>:
 800f998:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 800f99c:	2b09      	cmp	r3, #9
 800f99e:	d802      	bhi.n	800f9a6 <__hexdig_fun+0xe>
 800f9a0:	3820      	subs	r0, #32
 800f9a2:	b2c0      	uxtb	r0, r0
 800f9a4:	4770      	bx	lr
 800f9a6:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 800f9aa:	2b05      	cmp	r3, #5
 800f9ac:	d801      	bhi.n	800f9b2 <__hexdig_fun+0x1a>
 800f9ae:	3847      	subs	r0, #71	@ 0x47
 800f9b0:	e7f7      	b.n	800f9a2 <__hexdig_fun+0xa>
 800f9b2:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 800f9b6:	2b05      	cmp	r3, #5
 800f9b8:	d801      	bhi.n	800f9be <__hexdig_fun+0x26>
 800f9ba:	3827      	subs	r0, #39	@ 0x27
 800f9bc:	e7f1      	b.n	800f9a2 <__hexdig_fun+0xa>
 800f9be:	2000      	movs	r0, #0
 800f9c0:	4770      	bx	lr
	...

0800f9c4 <__gethex>:
 800f9c4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f9c8:	b085      	sub	sp, #20
 800f9ca:	468a      	mov	sl, r1
 800f9cc:	9302      	str	r3, [sp, #8]
 800f9ce:	680b      	ldr	r3, [r1, #0]
 800f9d0:	9001      	str	r0, [sp, #4]
 800f9d2:	4690      	mov	r8, r2
 800f9d4:	1c9c      	adds	r4, r3, #2
 800f9d6:	46a1      	mov	r9, r4
 800f9d8:	f814 0b01 	ldrb.w	r0, [r4], #1
 800f9dc:	2830      	cmp	r0, #48	@ 0x30
 800f9de:	d0fa      	beq.n	800f9d6 <__gethex+0x12>
 800f9e0:	eba9 0303 	sub.w	r3, r9, r3
 800f9e4:	f1a3 0b02 	sub.w	fp, r3, #2
 800f9e8:	f7ff ffd6 	bl	800f998 <__hexdig_fun>
 800f9ec:	4605      	mov	r5, r0
 800f9ee:	2800      	cmp	r0, #0
 800f9f0:	d168      	bne.n	800fac4 <__gethex+0x100>
 800f9f2:	49a0      	ldr	r1, [pc, #640]	@ (800fc74 <__gethex+0x2b0>)
 800f9f4:	2201      	movs	r2, #1
 800f9f6:	4648      	mov	r0, r9
 800f9f8:	f7ff ff0f 	bl	800f81a <strncmp>
 800f9fc:	4607      	mov	r7, r0
 800f9fe:	2800      	cmp	r0, #0
 800fa00:	d167      	bne.n	800fad2 <__gethex+0x10e>
 800fa02:	f899 0001 	ldrb.w	r0, [r9, #1]
 800fa06:	4626      	mov	r6, r4
 800fa08:	f7ff ffc6 	bl	800f998 <__hexdig_fun>
 800fa0c:	2800      	cmp	r0, #0
 800fa0e:	d062      	beq.n	800fad6 <__gethex+0x112>
 800fa10:	4623      	mov	r3, r4
 800fa12:	7818      	ldrb	r0, [r3, #0]
 800fa14:	2830      	cmp	r0, #48	@ 0x30
 800fa16:	4699      	mov	r9, r3
 800fa18:	f103 0301 	add.w	r3, r3, #1
 800fa1c:	d0f9      	beq.n	800fa12 <__gethex+0x4e>
 800fa1e:	f7ff ffbb 	bl	800f998 <__hexdig_fun>
 800fa22:	fab0 f580 	clz	r5, r0
 800fa26:	096d      	lsrs	r5, r5, #5
 800fa28:	f04f 0b01 	mov.w	fp, #1
 800fa2c:	464a      	mov	r2, r9
 800fa2e:	4616      	mov	r6, r2
 800fa30:	3201      	adds	r2, #1
 800fa32:	7830      	ldrb	r0, [r6, #0]
 800fa34:	f7ff ffb0 	bl	800f998 <__hexdig_fun>
 800fa38:	2800      	cmp	r0, #0
 800fa3a:	d1f8      	bne.n	800fa2e <__gethex+0x6a>
 800fa3c:	498d      	ldr	r1, [pc, #564]	@ (800fc74 <__gethex+0x2b0>)
 800fa3e:	2201      	movs	r2, #1
 800fa40:	4630      	mov	r0, r6
 800fa42:	f7ff feea 	bl	800f81a <strncmp>
 800fa46:	2800      	cmp	r0, #0
 800fa48:	d13f      	bne.n	800faca <__gethex+0x106>
 800fa4a:	b944      	cbnz	r4, 800fa5e <__gethex+0x9a>
 800fa4c:	1c74      	adds	r4, r6, #1
 800fa4e:	4622      	mov	r2, r4
 800fa50:	4616      	mov	r6, r2
 800fa52:	3201      	adds	r2, #1
 800fa54:	7830      	ldrb	r0, [r6, #0]
 800fa56:	f7ff ff9f 	bl	800f998 <__hexdig_fun>
 800fa5a:	2800      	cmp	r0, #0
 800fa5c:	d1f8      	bne.n	800fa50 <__gethex+0x8c>
 800fa5e:	1ba4      	subs	r4, r4, r6
 800fa60:	00a7      	lsls	r7, r4, #2
 800fa62:	7833      	ldrb	r3, [r6, #0]
 800fa64:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 800fa68:	2b50      	cmp	r3, #80	@ 0x50
 800fa6a:	d13e      	bne.n	800faea <__gethex+0x126>
 800fa6c:	7873      	ldrb	r3, [r6, #1]
 800fa6e:	2b2b      	cmp	r3, #43	@ 0x2b
 800fa70:	d033      	beq.n	800fada <__gethex+0x116>
 800fa72:	2b2d      	cmp	r3, #45	@ 0x2d
 800fa74:	d034      	beq.n	800fae0 <__gethex+0x11c>
 800fa76:	1c71      	adds	r1, r6, #1
 800fa78:	2400      	movs	r4, #0
 800fa7a:	7808      	ldrb	r0, [r1, #0]
 800fa7c:	f7ff ff8c 	bl	800f998 <__hexdig_fun>
 800fa80:	1e43      	subs	r3, r0, #1
 800fa82:	b2db      	uxtb	r3, r3
 800fa84:	2b18      	cmp	r3, #24
 800fa86:	d830      	bhi.n	800faea <__gethex+0x126>
 800fa88:	f1a0 0210 	sub.w	r2, r0, #16
 800fa8c:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800fa90:	f7ff ff82 	bl	800f998 <__hexdig_fun>
 800fa94:	f100 3cff 	add.w	ip, r0, #4294967295	@ 0xffffffff
 800fa98:	fa5f fc8c 	uxtb.w	ip, ip
 800fa9c:	f1bc 0f18 	cmp.w	ip, #24
 800faa0:	f04f 030a 	mov.w	r3, #10
 800faa4:	d91e      	bls.n	800fae4 <__gethex+0x120>
 800faa6:	b104      	cbz	r4, 800faaa <__gethex+0xe6>
 800faa8:	4252      	negs	r2, r2
 800faaa:	4417      	add	r7, r2
 800faac:	f8ca 1000 	str.w	r1, [sl]
 800fab0:	b1ed      	cbz	r5, 800faee <__gethex+0x12a>
 800fab2:	f1bb 0f00 	cmp.w	fp, #0
 800fab6:	bf0c      	ite	eq
 800fab8:	2506      	moveq	r5, #6
 800faba:	2500      	movne	r5, #0
 800fabc:	4628      	mov	r0, r5
 800fabe:	b005      	add	sp, #20
 800fac0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800fac4:	2500      	movs	r5, #0
 800fac6:	462c      	mov	r4, r5
 800fac8:	e7b0      	b.n	800fa2c <__gethex+0x68>
 800faca:	2c00      	cmp	r4, #0
 800facc:	d1c7      	bne.n	800fa5e <__gethex+0x9a>
 800face:	4627      	mov	r7, r4
 800fad0:	e7c7      	b.n	800fa62 <__gethex+0x9e>
 800fad2:	464e      	mov	r6, r9
 800fad4:	462f      	mov	r7, r5
 800fad6:	2501      	movs	r5, #1
 800fad8:	e7c3      	b.n	800fa62 <__gethex+0x9e>
 800fada:	2400      	movs	r4, #0
 800fadc:	1cb1      	adds	r1, r6, #2
 800fade:	e7cc      	b.n	800fa7a <__gethex+0xb6>
 800fae0:	2401      	movs	r4, #1
 800fae2:	e7fb      	b.n	800fadc <__gethex+0x118>
 800fae4:	fb03 0002 	mla	r0, r3, r2, r0
 800fae8:	e7ce      	b.n	800fa88 <__gethex+0xc4>
 800faea:	4631      	mov	r1, r6
 800faec:	e7de      	b.n	800faac <__gethex+0xe8>
 800faee:	eba6 0309 	sub.w	r3, r6, r9
 800faf2:	3b01      	subs	r3, #1
 800faf4:	4629      	mov	r1, r5
 800faf6:	2b07      	cmp	r3, #7
 800faf8:	dc0a      	bgt.n	800fb10 <__gethex+0x14c>
 800fafa:	9801      	ldr	r0, [sp, #4]
 800fafc:	f7fd fdb0 	bl	800d660 <_Balloc>
 800fb00:	4604      	mov	r4, r0
 800fb02:	b940      	cbnz	r0, 800fb16 <__gethex+0x152>
 800fb04:	4b5c      	ldr	r3, [pc, #368]	@ (800fc78 <__gethex+0x2b4>)
 800fb06:	4602      	mov	r2, r0
 800fb08:	21e4      	movs	r1, #228	@ 0xe4
 800fb0a:	485c      	ldr	r0, [pc, #368]	@ (800fc7c <__gethex+0x2b8>)
 800fb0c:	f7ff fec0 	bl	800f890 <__assert_func>
 800fb10:	3101      	adds	r1, #1
 800fb12:	105b      	asrs	r3, r3, #1
 800fb14:	e7ef      	b.n	800faf6 <__gethex+0x132>
 800fb16:	f100 0a14 	add.w	sl, r0, #20
 800fb1a:	2300      	movs	r3, #0
 800fb1c:	4655      	mov	r5, sl
 800fb1e:	469b      	mov	fp, r3
 800fb20:	45b1      	cmp	r9, r6
 800fb22:	d337      	bcc.n	800fb94 <__gethex+0x1d0>
 800fb24:	f845 bb04 	str.w	fp, [r5], #4
 800fb28:	eba5 050a 	sub.w	r5, r5, sl
 800fb2c:	10ad      	asrs	r5, r5, #2
 800fb2e:	6125      	str	r5, [r4, #16]
 800fb30:	4658      	mov	r0, fp
 800fb32:	f7fd fe87 	bl	800d844 <__hi0bits>
 800fb36:	016d      	lsls	r5, r5, #5
 800fb38:	f8d8 6000 	ldr.w	r6, [r8]
 800fb3c:	1a2d      	subs	r5, r5, r0
 800fb3e:	42b5      	cmp	r5, r6
 800fb40:	dd54      	ble.n	800fbec <__gethex+0x228>
 800fb42:	1bad      	subs	r5, r5, r6
 800fb44:	4629      	mov	r1, r5
 800fb46:	4620      	mov	r0, r4
 800fb48:	f7fe fa13 	bl	800df72 <__any_on>
 800fb4c:	4681      	mov	r9, r0
 800fb4e:	b178      	cbz	r0, 800fb70 <__gethex+0x1ac>
 800fb50:	1e6b      	subs	r3, r5, #1
 800fb52:	1159      	asrs	r1, r3, #5
 800fb54:	f003 021f 	and.w	r2, r3, #31
 800fb58:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 800fb5c:	f04f 0901 	mov.w	r9, #1
 800fb60:	fa09 f202 	lsl.w	r2, r9, r2
 800fb64:	420a      	tst	r2, r1
 800fb66:	d003      	beq.n	800fb70 <__gethex+0x1ac>
 800fb68:	454b      	cmp	r3, r9
 800fb6a:	dc36      	bgt.n	800fbda <__gethex+0x216>
 800fb6c:	f04f 0902 	mov.w	r9, #2
 800fb70:	4629      	mov	r1, r5
 800fb72:	4620      	mov	r0, r4
 800fb74:	f7ff febe 	bl	800f8f4 <rshift>
 800fb78:	442f      	add	r7, r5
 800fb7a:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800fb7e:	42bb      	cmp	r3, r7
 800fb80:	da42      	bge.n	800fc08 <__gethex+0x244>
 800fb82:	9801      	ldr	r0, [sp, #4]
 800fb84:	4621      	mov	r1, r4
 800fb86:	f7fd fdab 	bl	800d6e0 <_Bfree>
 800fb8a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800fb8c:	2300      	movs	r3, #0
 800fb8e:	6013      	str	r3, [r2, #0]
 800fb90:	25a3      	movs	r5, #163	@ 0xa3
 800fb92:	e793      	b.n	800fabc <__gethex+0xf8>
 800fb94:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 800fb98:	2a2e      	cmp	r2, #46	@ 0x2e
 800fb9a:	d012      	beq.n	800fbc2 <__gethex+0x1fe>
 800fb9c:	2b20      	cmp	r3, #32
 800fb9e:	d104      	bne.n	800fbaa <__gethex+0x1e6>
 800fba0:	f845 bb04 	str.w	fp, [r5], #4
 800fba4:	f04f 0b00 	mov.w	fp, #0
 800fba8:	465b      	mov	r3, fp
 800fbaa:	7830      	ldrb	r0, [r6, #0]
 800fbac:	9303      	str	r3, [sp, #12]
 800fbae:	f7ff fef3 	bl	800f998 <__hexdig_fun>
 800fbb2:	9b03      	ldr	r3, [sp, #12]
 800fbb4:	f000 000f 	and.w	r0, r0, #15
 800fbb8:	4098      	lsls	r0, r3
 800fbba:	ea4b 0b00 	orr.w	fp, fp, r0
 800fbbe:	3304      	adds	r3, #4
 800fbc0:	e7ae      	b.n	800fb20 <__gethex+0x15c>
 800fbc2:	45b1      	cmp	r9, r6
 800fbc4:	d8ea      	bhi.n	800fb9c <__gethex+0x1d8>
 800fbc6:	492b      	ldr	r1, [pc, #172]	@ (800fc74 <__gethex+0x2b0>)
 800fbc8:	9303      	str	r3, [sp, #12]
 800fbca:	2201      	movs	r2, #1
 800fbcc:	4630      	mov	r0, r6
 800fbce:	f7ff fe24 	bl	800f81a <strncmp>
 800fbd2:	9b03      	ldr	r3, [sp, #12]
 800fbd4:	2800      	cmp	r0, #0
 800fbd6:	d1e1      	bne.n	800fb9c <__gethex+0x1d8>
 800fbd8:	e7a2      	b.n	800fb20 <__gethex+0x15c>
 800fbda:	1ea9      	subs	r1, r5, #2
 800fbdc:	4620      	mov	r0, r4
 800fbde:	f7fe f9c8 	bl	800df72 <__any_on>
 800fbe2:	2800      	cmp	r0, #0
 800fbe4:	d0c2      	beq.n	800fb6c <__gethex+0x1a8>
 800fbe6:	f04f 0903 	mov.w	r9, #3
 800fbea:	e7c1      	b.n	800fb70 <__gethex+0x1ac>
 800fbec:	da09      	bge.n	800fc02 <__gethex+0x23e>
 800fbee:	1b75      	subs	r5, r6, r5
 800fbf0:	4621      	mov	r1, r4
 800fbf2:	9801      	ldr	r0, [sp, #4]
 800fbf4:	462a      	mov	r2, r5
 800fbf6:	f7fd ff83 	bl	800db00 <__lshift>
 800fbfa:	1b7f      	subs	r7, r7, r5
 800fbfc:	4604      	mov	r4, r0
 800fbfe:	f100 0a14 	add.w	sl, r0, #20
 800fc02:	f04f 0900 	mov.w	r9, #0
 800fc06:	e7b8      	b.n	800fb7a <__gethex+0x1b6>
 800fc08:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800fc0c:	42bd      	cmp	r5, r7
 800fc0e:	dd6f      	ble.n	800fcf0 <__gethex+0x32c>
 800fc10:	1bed      	subs	r5, r5, r7
 800fc12:	42ae      	cmp	r6, r5
 800fc14:	dc34      	bgt.n	800fc80 <__gethex+0x2bc>
 800fc16:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800fc1a:	2b02      	cmp	r3, #2
 800fc1c:	d022      	beq.n	800fc64 <__gethex+0x2a0>
 800fc1e:	2b03      	cmp	r3, #3
 800fc20:	d024      	beq.n	800fc6c <__gethex+0x2a8>
 800fc22:	2b01      	cmp	r3, #1
 800fc24:	d115      	bne.n	800fc52 <__gethex+0x28e>
 800fc26:	42ae      	cmp	r6, r5
 800fc28:	d113      	bne.n	800fc52 <__gethex+0x28e>
 800fc2a:	2e01      	cmp	r6, #1
 800fc2c:	d10b      	bne.n	800fc46 <__gethex+0x282>
 800fc2e:	9a02      	ldr	r2, [sp, #8]
 800fc30:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800fc34:	6013      	str	r3, [r2, #0]
 800fc36:	2301      	movs	r3, #1
 800fc38:	6123      	str	r3, [r4, #16]
 800fc3a:	f8ca 3000 	str.w	r3, [sl]
 800fc3e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800fc40:	2562      	movs	r5, #98	@ 0x62
 800fc42:	601c      	str	r4, [r3, #0]
 800fc44:	e73a      	b.n	800fabc <__gethex+0xf8>
 800fc46:	1e71      	subs	r1, r6, #1
 800fc48:	4620      	mov	r0, r4
 800fc4a:	f7fe f992 	bl	800df72 <__any_on>
 800fc4e:	2800      	cmp	r0, #0
 800fc50:	d1ed      	bne.n	800fc2e <__gethex+0x26a>
 800fc52:	9801      	ldr	r0, [sp, #4]
 800fc54:	4621      	mov	r1, r4
 800fc56:	f7fd fd43 	bl	800d6e0 <_Bfree>
 800fc5a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800fc5c:	2300      	movs	r3, #0
 800fc5e:	6013      	str	r3, [r2, #0]
 800fc60:	2550      	movs	r5, #80	@ 0x50
 800fc62:	e72b      	b.n	800fabc <__gethex+0xf8>
 800fc64:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800fc66:	2b00      	cmp	r3, #0
 800fc68:	d1f3      	bne.n	800fc52 <__gethex+0x28e>
 800fc6a:	e7e0      	b.n	800fc2e <__gethex+0x26a>
 800fc6c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800fc6e:	2b00      	cmp	r3, #0
 800fc70:	d1dd      	bne.n	800fc2e <__gethex+0x26a>
 800fc72:	e7ee      	b.n	800fc52 <__gethex+0x28e>
 800fc74:	080109c5 	.word	0x080109c5
 800fc78:	0801095b 	.word	0x0801095b
 800fc7c:	08010a37 	.word	0x08010a37
 800fc80:	1e6f      	subs	r7, r5, #1
 800fc82:	f1b9 0f00 	cmp.w	r9, #0
 800fc86:	d130      	bne.n	800fcea <__gethex+0x326>
 800fc88:	b127      	cbz	r7, 800fc94 <__gethex+0x2d0>
 800fc8a:	4639      	mov	r1, r7
 800fc8c:	4620      	mov	r0, r4
 800fc8e:	f7fe f970 	bl	800df72 <__any_on>
 800fc92:	4681      	mov	r9, r0
 800fc94:	117a      	asrs	r2, r7, #5
 800fc96:	2301      	movs	r3, #1
 800fc98:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 800fc9c:	f007 071f 	and.w	r7, r7, #31
 800fca0:	40bb      	lsls	r3, r7
 800fca2:	4213      	tst	r3, r2
 800fca4:	4629      	mov	r1, r5
 800fca6:	4620      	mov	r0, r4
 800fca8:	bf18      	it	ne
 800fcaa:	f049 0902 	orrne.w	r9, r9, #2
 800fcae:	f7ff fe21 	bl	800f8f4 <rshift>
 800fcb2:	f8d8 7004 	ldr.w	r7, [r8, #4]
 800fcb6:	1b76      	subs	r6, r6, r5
 800fcb8:	2502      	movs	r5, #2
 800fcba:	f1b9 0f00 	cmp.w	r9, #0
 800fcbe:	d047      	beq.n	800fd50 <__gethex+0x38c>
 800fcc0:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800fcc4:	2b02      	cmp	r3, #2
 800fcc6:	d015      	beq.n	800fcf4 <__gethex+0x330>
 800fcc8:	2b03      	cmp	r3, #3
 800fcca:	d017      	beq.n	800fcfc <__gethex+0x338>
 800fccc:	2b01      	cmp	r3, #1
 800fcce:	d109      	bne.n	800fce4 <__gethex+0x320>
 800fcd0:	f019 0f02 	tst.w	r9, #2
 800fcd4:	d006      	beq.n	800fce4 <__gethex+0x320>
 800fcd6:	f8da 3000 	ldr.w	r3, [sl]
 800fcda:	ea49 0903 	orr.w	r9, r9, r3
 800fcde:	f019 0f01 	tst.w	r9, #1
 800fce2:	d10e      	bne.n	800fd02 <__gethex+0x33e>
 800fce4:	f045 0510 	orr.w	r5, r5, #16
 800fce8:	e032      	b.n	800fd50 <__gethex+0x38c>
 800fcea:	f04f 0901 	mov.w	r9, #1
 800fcee:	e7d1      	b.n	800fc94 <__gethex+0x2d0>
 800fcf0:	2501      	movs	r5, #1
 800fcf2:	e7e2      	b.n	800fcba <__gethex+0x2f6>
 800fcf4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800fcf6:	f1c3 0301 	rsb	r3, r3, #1
 800fcfa:	930f      	str	r3, [sp, #60]	@ 0x3c
 800fcfc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800fcfe:	2b00      	cmp	r3, #0
 800fd00:	d0f0      	beq.n	800fce4 <__gethex+0x320>
 800fd02:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800fd06:	f104 0314 	add.w	r3, r4, #20
 800fd0a:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800fd0e:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800fd12:	f04f 0c00 	mov.w	ip, #0
 800fd16:	4618      	mov	r0, r3
 800fd18:	f853 2b04 	ldr.w	r2, [r3], #4
 800fd1c:	f1b2 3fff 	cmp.w	r2, #4294967295	@ 0xffffffff
 800fd20:	d01b      	beq.n	800fd5a <__gethex+0x396>
 800fd22:	3201      	adds	r2, #1
 800fd24:	6002      	str	r2, [r0, #0]
 800fd26:	2d02      	cmp	r5, #2
 800fd28:	f104 0314 	add.w	r3, r4, #20
 800fd2c:	d13c      	bne.n	800fda8 <__gethex+0x3e4>
 800fd2e:	f8d8 2000 	ldr.w	r2, [r8]
 800fd32:	3a01      	subs	r2, #1
 800fd34:	42b2      	cmp	r2, r6
 800fd36:	d109      	bne.n	800fd4c <__gethex+0x388>
 800fd38:	1171      	asrs	r1, r6, #5
 800fd3a:	2201      	movs	r2, #1
 800fd3c:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800fd40:	f006 061f 	and.w	r6, r6, #31
 800fd44:	fa02 f606 	lsl.w	r6, r2, r6
 800fd48:	421e      	tst	r6, r3
 800fd4a:	d13a      	bne.n	800fdc2 <__gethex+0x3fe>
 800fd4c:	f045 0520 	orr.w	r5, r5, #32
 800fd50:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800fd52:	601c      	str	r4, [r3, #0]
 800fd54:	9b02      	ldr	r3, [sp, #8]
 800fd56:	601f      	str	r7, [r3, #0]
 800fd58:	e6b0      	b.n	800fabc <__gethex+0xf8>
 800fd5a:	4299      	cmp	r1, r3
 800fd5c:	f843 cc04 	str.w	ip, [r3, #-4]
 800fd60:	d8d9      	bhi.n	800fd16 <__gethex+0x352>
 800fd62:	68a3      	ldr	r3, [r4, #8]
 800fd64:	459b      	cmp	fp, r3
 800fd66:	db17      	blt.n	800fd98 <__gethex+0x3d4>
 800fd68:	6861      	ldr	r1, [r4, #4]
 800fd6a:	9801      	ldr	r0, [sp, #4]
 800fd6c:	3101      	adds	r1, #1
 800fd6e:	f7fd fc77 	bl	800d660 <_Balloc>
 800fd72:	4681      	mov	r9, r0
 800fd74:	b918      	cbnz	r0, 800fd7e <__gethex+0x3ba>
 800fd76:	4b1a      	ldr	r3, [pc, #104]	@ (800fde0 <__gethex+0x41c>)
 800fd78:	4602      	mov	r2, r0
 800fd7a:	2184      	movs	r1, #132	@ 0x84
 800fd7c:	e6c5      	b.n	800fb0a <__gethex+0x146>
 800fd7e:	6922      	ldr	r2, [r4, #16]
 800fd80:	3202      	adds	r2, #2
 800fd82:	f104 010c 	add.w	r1, r4, #12
 800fd86:	0092      	lsls	r2, r2, #2
 800fd88:	300c      	adds	r0, #12
 800fd8a:	f7ff fd69 	bl	800f860 <memcpy>
 800fd8e:	4621      	mov	r1, r4
 800fd90:	9801      	ldr	r0, [sp, #4]
 800fd92:	f7fd fca5 	bl	800d6e0 <_Bfree>
 800fd96:	464c      	mov	r4, r9
 800fd98:	6923      	ldr	r3, [r4, #16]
 800fd9a:	1c5a      	adds	r2, r3, #1
 800fd9c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800fda0:	6122      	str	r2, [r4, #16]
 800fda2:	2201      	movs	r2, #1
 800fda4:	615a      	str	r2, [r3, #20]
 800fda6:	e7be      	b.n	800fd26 <__gethex+0x362>
 800fda8:	6922      	ldr	r2, [r4, #16]
 800fdaa:	455a      	cmp	r2, fp
 800fdac:	dd0b      	ble.n	800fdc6 <__gethex+0x402>
 800fdae:	2101      	movs	r1, #1
 800fdb0:	4620      	mov	r0, r4
 800fdb2:	f7ff fd9f 	bl	800f8f4 <rshift>
 800fdb6:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800fdba:	3701      	adds	r7, #1
 800fdbc:	42bb      	cmp	r3, r7
 800fdbe:	f6ff aee0 	blt.w	800fb82 <__gethex+0x1be>
 800fdc2:	2501      	movs	r5, #1
 800fdc4:	e7c2      	b.n	800fd4c <__gethex+0x388>
 800fdc6:	f016 061f 	ands.w	r6, r6, #31
 800fdca:	d0fa      	beq.n	800fdc2 <__gethex+0x3fe>
 800fdcc:	4453      	add	r3, sl
 800fdce:	f1c6 0620 	rsb	r6, r6, #32
 800fdd2:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800fdd6:	f7fd fd35 	bl	800d844 <__hi0bits>
 800fdda:	42b0      	cmp	r0, r6
 800fddc:	dbe7      	blt.n	800fdae <__gethex+0x3ea>
 800fdde:	e7f0      	b.n	800fdc2 <__gethex+0x3fe>
 800fde0:	0801095b 	.word	0x0801095b

0800fde4 <L_shift>:
 800fde4:	f1c2 0208 	rsb	r2, r2, #8
 800fde8:	0092      	lsls	r2, r2, #2
 800fdea:	b570      	push	{r4, r5, r6, lr}
 800fdec:	f1c2 0620 	rsb	r6, r2, #32
 800fdf0:	6843      	ldr	r3, [r0, #4]
 800fdf2:	6804      	ldr	r4, [r0, #0]
 800fdf4:	fa03 f506 	lsl.w	r5, r3, r6
 800fdf8:	432c      	orrs	r4, r5
 800fdfa:	40d3      	lsrs	r3, r2
 800fdfc:	6004      	str	r4, [r0, #0]
 800fdfe:	f840 3f04 	str.w	r3, [r0, #4]!
 800fe02:	4288      	cmp	r0, r1
 800fe04:	d3f4      	bcc.n	800fdf0 <L_shift+0xc>
 800fe06:	bd70      	pop	{r4, r5, r6, pc}

0800fe08 <__match>:
 800fe08:	b530      	push	{r4, r5, lr}
 800fe0a:	6803      	ldr	r3, [r0, #0]
 800fe0c:	3301      	adds	r3, #1
 800fe0e:	f811 4b01 	ldrb.w	r4, [r1], #1
 800fe12:	b914      	cbnz	r4, 800fe1a <__match+0x12>
 800fe14:	6003      	str	r3, [r0, #0]
 800fe16:	2001      	movs	r0, #1
 800fe18:	bd30      	pop	{r4, r5, pc}
 800fe1a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800fe1e:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 800fe22:	2d19      	cmp	r5, #25
 800fe24:	bf98      	it	ls
 800fe26:	3220      	addls	r2, #32
 800fe28:	42a2      	cmp	r2, r4
 800fe2a:	d0f0      	beq.n	800fe0e <__match+0x6>
 800fe2c:	2000      	movs	r0, #0
 800fe2e:	e7f3      	b.n	800fe18 <__match+0x10>

0800fe30 <__hexnan>:
 800fe30:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fe34:	680b      	ldr	r3, [r1, #0]
 800fe36:	6801      	ldr	r1, [r0, #0]
 800fe38:	115e      	asrs	r6, r3, #5
 800fe3a:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800fe3e:	f013 031f 	ands.w	r3, r3, #31
 800fe42:	b087      	sub	sp, #28
 800fe44:	bf18      	it	ne
 800fe46:	3604      	addne	r6, #4
 800fe48:	2500      	movs	r5, #0
 800fe4a:	1f37      	subs	r7, r6, #4
 800fe4c:	4682      	mov	sl, r0
 800fe4e:	4690      	mov	r8, r2
 800fe50:	9301      	str	r3, [sp, #4]
 800fe52:	f846 5c04 	str.w	r5, [r6, #-4]
 800fe56:	46b9      	mov	r9, r7
 800fe58:	463c      	mov	r4, r7
 800fe5a:	9502      	str	r5, [sp, #8]
 800fe5c:	46ab      	mov	fp, r5
 800fe5e:	784a      	ldrb	r2, [r1, #1]
 800fe60:	1c4b      	adds	r3, r1, #1
 800fe62:	9303      	str	r3, [sp, #12]
 800fe64:	b342      	cbz	r2, 800feb8 <__hexnan+0x88>
 800fe66:	4610      	mov	r0, r2
 800fe68:	9105      	str	r1, [sp, #20]
 800fe6a:	9204      	str	r2, [sp, #16]
 800fe6c:	f7ff fd94 	bl	800f998 <__hexdig_fun>
 800fe70:	2800      	cmp	r0, #0
 800fe72:	d151      	bne.n	800ff18 <__hexnan+0xe8>
 800fe74:	9a04      	ldr	r2, [sp, #16]
 800fe76:	9905      	ldr	r1, [sp, #20]
 800fe78:	2a20      	cmp	r2, #32
 800fe7a:	d818      	bhi.n	800feae <__hexnan+0x7e>
 800fe7c:	9b02      	ldr	r3, [sp, #8]
 800fe7e:	459b      	cmp	fp, r3
 800fe80:	dd13      	ble.n	800feaa <__hexnan+0x7a>
 800fe82:	454c      	cmp	r4, r9
 800fe84:	d206      	bcs.n	800fe94 <__hexnan+0x64>
 800fe86:	2d07      	cmp	r5, #7
 800fe88:	dc04      	bgt.n	800fe94 <__hexnan+0x64>
 800fe8a:	462a      	mov	r2, r5
 800fe8c:	4649      	mov	r1, r9
 800fe8e:	4620      	mov	r0, r4
 800fe90:	f7ff ffa8 	bl	800fde4 <L_shift>
 800fe94:	4544      	cmp	r4, r8
 800fe96:	d952      	bls.n	800ff3e <__hexnan+0x10e>
 800fe98:	2300      	movs	r3, #0
 800fe9a:	f1a4 0904 	sub.w	r9, r4, #4
 800fe9e:	f844 3c04 	str.w	r3, [r4, #-4]
 800fea2:	f8cd b008 	str.w	fp, [sp, #8]
 800fea6:	464c      	mov	r4, r9
 800fea8:	461d      	mov	r5, r3
 800feaa:	9903      	ldr	r1, [sp, #12]
 800feac:	e7d7      	b.n	800fe5e <__hexnan+0x2e>
 800feae:	2a29      	cmp	r2, #41	@ 0x29
 800feb0:	d157      	bne.n	800ff62 <__hexnan+0x132>
 800feb2:	3102      	adds	r1, #2
 800feb4:	f8ca 1000 	str.w	r1, [sl]
 800feb8:	f1bb 0f00 	cmp.w	fp, #0
 800febc:	d051      	beq.n	800ff62 <__hexnan+0x132>
 800febe:	454c      	cmp	r4, r9
 800fec0:	d206      	bcs.n	800fed0 <__hexnan+0xa0>
 800fec2:	2d07      	cmp	r5, #7
 800fec4:	dc04      	bgt.n	800fed0 <__hexnan+0xa0>
 800fec6:	462a      	mov	r2, r5
 800fec8:	4649      	mov	r1, r9
 800feca:	4620      	mov	r0, r4
 800fecc:	f7ff ff8a 	bl	800fde4 <L_shift>
 800fed0:	4544      	cmp	r4, r8
 800fed2:	d936      	bls.n	800ff42 <__hexnan+0x112>
 800fed4:	f1a8 0204 	sub.w	r2, r8, #4
 800fed8:	4623      	mov	r3, r4
 800feda:	f853 1b04 	ldr.w	r1, [r3], #4
 800fede:	f842 1f04 	str.w	r1, [r2, #4]!
 800fee2:	429f      	cmp	r7, r3
 800fee4:	d2f9      	bcs.n	800feda <__hexnan+0xaa>
 800fee6:	1b3b      	subs	r3, r7, r4
 800fee8:	f023 0303 	bic.w	r3, r3, #3
 800feec:	3304      	adds	r3, #4
 800feee:	3401      	adds	r4, #1
 800fef0:	3e03      	subs	r6, #3
 800fef2:	42b4      	cmp	r4, r6
 800fef4:	bf88      	it	hi
 800fef6:	2304      	movhi	r3, #4
 800fef8:	4443      	add	r3, r8
 800fefa:	2200      	movs	r2, #0
 800fefc:	f843 2b04 	str.w	r2, [r3], #4
 800ff00:	429f      	cmp	r7, r3
 800ff02:	d2fb      	bcs.n	800fefc <__hexnan+0xcc>
 800ff04:	683b      	ldr	r3, [r7, #0]
 800ff06:	b91b      	cbnz	r3, 800ff10 <__hexnan+0xe0>
 800ff08:	4547      	cmp	r7, r8
 800ff0a:	d128      	bne.n	800ff5e <__hexnan+0x12e>
 800ff0c:	2301      	movs	r3, #1
 800ff0e:	603b      	str	r3, [r7, #0]
 800ff10:	2005      	movs	r0, #5
 800ff12:	b007      	add	sp, #28
 800ff14:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ff18:	3501      	adds	r5, #1
 800ff1a:	2d08      	cmp	r5, #8
 800ff1c:	f10b 0b01 	add.w	fp, fp, #1
 800ff20:	dd06      	ble.n	800ff30 <__hexnan+0x100>
 800ff22:	4544      	cmp	r4, r8
 800ff24:	d9c1      	bls.n	800feaa <__hexnan+0x7a>
 800ff26:	2300      	movs	r3, #0
 800ff28:	f844 3c04 	str.w	r3, [r4, #-4]
 800ff2c:	2501      	movs	r5, #1
 800ff2e:	3c04      	subs	r4, #4
 800ff30:	6822      	ldr	r2, [r4, #0]
 800ff32:	f000 000f 	and.w	r0, r0, #15
 800ff36:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800ff3a:	6020      	str	r0, [r4, #0]
 800ff3c:	e7b5      	b.n	800feaa <__hexnan+0x7a>
 800ff3e:	2508      	movs	r5, #8
 800ff40:	e7b3      	b.n	800feaa <__hexnan+0x7a>
 800ff42:	9b01      	ldr	r3, [sp, #4]
 800ff44:	2b00      	cmp	r3, #0
 800ff46:	d0dd      	beq.n	800ff04 <__hexnan+0xd4>
 800ff48:	f1c3 0320 	rsb	r3, r3, #32
 800ff4c:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800ff50:	40da      	lsrs	r2, r3
 800ff52:	f856 3c04 	ldr.w	r3, [r6, #-4]
 800ff56:	4013      	ands	r3, r2
 800ff58:	f846 3c04 	str.w	r3, [r6, #-4]
 800ff5c:	e7d2      	b.n	800ff04 <__hexnan+0xd4>
 800ff5e:	3f04      	subs	r7, #4
 800ff60:	e7d0      	b.n	800ff04 <__hexnan+0xd4>
 800ff62:	2004      	movs	r0, #4
 800ff64:	e7d5      	b.n	800ff12 <__hexnan+0xe2>

0800ff66 <__ascii_mbtowc>:
 800ff66:	b082      	sub	sp, #8
 800ff68:	b901      	cbnz	r1, 800ff6c <__ascii_mbtowc+0x6>
 800ff6a:	a901      	add	r1, sp, #4
 800ff6c:	b142      	cbz	r2, 800ff80 <__ascii_mbtowc+0x1a>
 800ff6e:	b14b      	cbz	r3, 800ff84 <__ascii_mbtowc+0x1e>
 800ff70:	7813      	ldrb	r3, [r2, #0]
 800ff72:	600b      	str	r3, [r1, #0]
 800ff74:	7812      	ldrb	r2, [r2, #0]
 800ff76:	1e10      	subs	r0, r2, #0
 800ff78:	bf18      	it	ne
 800ff7a:	2001      	movne	r0, #1
 800ff7c:	b002      	add	sp, #8
 800ff7e:	4770      	bx	lr
 800ff80:	4610      	mov	r0, r2
 800ff82:	e7fb      	b.n	800ff7c <__ascii_mbtowc+0x16>
 800ff84:	f06f 0001 	mvn.w	r0, #1
 800ff88:	e7f8      	b.n	800ff7c <__ascii_mbtowc+0x16>

0800ff8a <_realloc_r>:
 800ff8a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ff8e:	4607      	mov	r7, r0
 800ff90:	4614      	mov	r4, r2
 800ff92:	460d      	mov	r5, r1
 800ff94:	b921      	cbnz	r1, 800ffa0 <_realloc_r+0x16>
 800ff96:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800ff9a:	4611      	mov	r1, r2
 800ff9c:	f7fd bad4 	b.w	800d548 <_malloc_r>
 800ffa0:	b92a      	cbnz	r2, 800ffae <_realloc_r+0x24>
 800ffa2:	f7fd fa5d 	bl	800d460 <_free_r>
 800ffa6:	4625      	mov	r5, r4
 800ffa8:	4628      	mov	r0, r5
 800ffaa:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ffae:	f000 f8b2 	bl	8010116 <_malloc_usable_size_r>
 800ffb2:	4284      	cmp	r4, r0
 800ffb4:	4606      	mov	r6, r0
 800ffb6:	d802      	bhi.n	800ffbe <_realloc_r+0x34>
 800ffb8:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800ffbc:	d8f4      	bhi.n	800ffa8 <_realloc_r+0x1e>
 800ffbe:	4621      	mov	r1, r4
 800ffc0:	4638      	mov	r0, r7
 800ffc2:	f7fd fac1 	bl	800d548 <_malloc_r>
 800ffc6:	4680      	mov	r8, r0
 800ffc8:	b908      	cbnz	r0, 800ffce <_realloc_r+0x44>
 800ffca:	4645      	mov	r5, r8
 800ffcc:	e7ec      	b.n	800ffa8 <_realloc_r+0x1e>
 800ffce:	42b4      	cmp	r4, r6
 800ffd0:	4622      	mov	r2, r4
 800ffd2:	4629      	mov	r1, r5
 800ffd4:	bf28      	it	cs
 800ffd6:	4632      	movcs	r2, r6
 800ffd8:	f7ff fc42 	bl	800f860 <memcpy>
 800ffdc:	4629      	mov	r1, r5
 800ffde:	4638      	mov	r0, r7
 800ffe0:	f7fd fa3e 	bl	800d460 <_free_r>
 800ffe4:	e7f1      	b.n	800ffca <_realloc_r+0x40>
	...

0800ffe8 <_strtoul_l.isra.0>:
 800ffe8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800ffec:	4e34      	ldr	r6, [pc, #208]	@ (80100c0 <_strtoul_l.isra.0+0xd8>)
 800ffee:	4686      	mov	lr, r0
 800fff0:	460d      	mov	r5, r1
 800fff2:	4628      	mov	r0, r5
 800fff4:	f815 4b01 	ldrb.w	r4, [r5], #1
 800fff8:	5d37      	ldrb	r7, [r6, r4]
 800fffa:	f017 0708 	ands.w	r7, r7, #8
 800fffe:	d1f8      	bne.n	800fff2 <_strtoul_l.isra.0+0xa>
 8010000:	2c2d      	cmp	r4, #45	@ 0x2d
 8010002:	d110      	bne.n	8010026 <_strtoul_l.isra.0+0x3e>
 8010004:	782c      	ldrb	r4, [r5, #0]
 8010006:	2701      	movs	r7, #1
 8010008:	1c85      	adds	r5, r0, #2
 801000a:	f033 0010 	bics.w	r0, r3, #16
 801000e:	d115      	bne.n	801003c <_strtoul_l.isra.0+0x54>
 8010010:	2c30      	cmp	r4, #48	@ 0x30
 8010012:	d10d      	bne.n	8010030 <_strtoul_l.isra.0+0x48>
 8010014:	7828      	ldrb	r0, [r5, #0]
 8010016:	f000 00df 	and.w	r0, r0, #223	@ 0xdf
 801001a:	2858      	cmp	r0, #88	@ 0x58
 801001c:	d108      	bne.n	8010030 <_strtoul_l.isra.0+0x48>
 801001e:	786c      	ldrb	r4, [r5, #1]
 8010020:	3502      	adds	r5, #2
 8010022:	2310      	movs	r3, #16
 8010024:	e00a      	b.n	801003c <_strtoul_l.isra.0+0x54>
 8010026:	2c2b      	cmp	r4, #43	@ 0x2b
 8010028:	bf04      	itt	eq
 801002a:	782c      	ldrbeq	r4, [r5, #0]
 801002c:	1c85      	addeq	r5, r0, #2
 801002e:	e7ec      	b.n	801000a <_strtoul_l.isra.0+0x22>
 8010030:	2b00      	cmp	r3, #0
 8010032:	d1f6      	bne.n	8010022 <_strtoul_l.isra.0+0x3a>
 8010034:	2c30      	cmp	r4, #48	@ 0x30
 8010036:	bf14      	ite	ne
 8010038:	230a      	movne	r3, #10
 801003a:	2308      	moveq	r3, #8
 801003c:	f04f 38ff 	mov.w	r8, #4294967295	@ 0xffffffff
 8010040:	2600      	movs	r6, #0
 8010042:	fbb8 f8f3 	udiv	r8, r8, r3
 8010046:	fb03 f908 	mul.w	r9, r3, r8
 801004a:	ea6f 0909 	mvn.w	r9, r9
 801004e:	4630      	mov	r0, r6
 8010050:	f1a4 0c30 	sub.w	ip, r4, #48	@ 0x30
 8010054:	f1bc 0f09 	cmp.w	ip, #9
 8010058:	d810      	bhi.n	801007c <_strtoul_l.isra.0+0x94>
 801005a:	4664      	mov	r4, ip
 801005c:	42a3      	cmp	r3, r4
 801005e:	dd1e      	ble.n	801009e <_strtoul_l.isra.0+0xb6>
 8010060:	f1b6 3fff 	cmp.w	r6, #4294967295	@ 0xffffffff
 8010064:	d007      	beq.n	8010076 <_strtoul_l.isra.0+0x8e>
 8010066:	4580      	cmp	r8, r0
 8010068:	d316      	bcc.n	8010098 <_strtoul_l.isra.0+0xb0>
 801006a:	d101      	bne.n	8010070 <_strtoul_l.isra.0+0x88>
 801006c:	45a1      	cmp	r9, r4
 801006e:	db13      	blt.n	8010098 <_strtoul_l.isra.0+0xb0>
 8010070:	fb00 4003 	mla	r0, r0, r3, r4
 8010074:	2601      	movs	r6, #1
 8010076:	f815 4b01 	ldrb.w	r4, [r5], #1
 801007a:	e7e9      	b.n	8010050 <_strtoul_l.isra.0+0x68>
 801007c:	f1a4 0c41 	sub.w	ip, r4, #65	@ 0x41
 8010080:	f1bc 0f19 	cmp.w	ip, #25
 8010084:	d801      	bhi.n	801008a <_strtoul_l.isra.0+0xa2>
 8010086:	3c37      	subs	r4, #55	@ 0x37
 8010088:	e7e8      	b.n	801005c <_strtoul_l.isra.0+0x74>
 801008a:	f1a4 0c61 	sub.w	ip, r4, #97	@ 0x61
 801008e:	f1bc 0f19 	cmp.w	ip, #25
 8010092:	d804      	bhi.n	801009e <_strtoul_l.isra.0+0xb6>
 8010094:	3c57      	subs	r4, #87	@ 0x57
 8010096:	e7e1      	b.n	801005c <_strtoul_l.isra.0+0x74>
 8010098:	f04f 36ff 	mov.w	r6, #4294967295	@ 0xffffffff
 801009c:	e7eb      	b.n	8010076 <_strtoul_l.isra.0+0x8e>
 801009e:	1c73      	adds	r3, r6, #1
 80100a0:	d106      	bne.n	80100b0 <_strtoul_l.isra.0+0xc8>
 80100a2:	2322      	movs	r3, #34	@ 0x22
 80100a4:	f8ce 3000 	str.w	r3, [lr]
 80100a8:	4630      	mov	r0, r6
 80100aa:	b932      	cbnz	r2, 80100ba <_strtoul_l.isra.0+0xd2>
 80100ac:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80100b0:	b107      	cbz	r7, 80100b4 <_strtoul_l.isra.0+0xcc>
 80100b2:	4240      	negs	r0, r0
 80100b4:	2a00      	cmp	r2, #0
 80100b6:	d0f9      	beq.n	80100ac <_strtoul_l.isra.0+0xc4>
 80100b8:	b106      	cbz	r6, 80100bc <_strtoul_l.isra.0+0xd4>
 80100ba:	1e69      	subs	r1, r5, #1
 80100bc:	6011      	str	r1, [r2, #0]
 80100be:	e7f5      	b.n	80100ac <_strtoul_l.isra.0+0xc4>
 80100c0:	08010be9 	.word	0x08010be9

080100c4 <_strtoul_r>:
 80100c4:	f7ff bf90 	b.w	800ffe8 <_strtoul_l.isra.0>

080100c8 <__ascii_wctomb>:
 80100c8:	4603      	mov	r3, r0
 80100ca:	4608      	mov	r0, r1
 80100cc:	b141      	cbz	r1, 80100e0 <__ascii_wctomb+0x18>
 80100ce:	2aff      	cmp	r2, #255	@ 0xff
 80100d0:	d904      	bls.n	80100dc <__ascii_wctomb+0x14>
 80100d2:	228a      	movs	r2, #138	@ 0x8a
 80100d4:	601a      	str	r2, [r3, #0]
 80100d6:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80100da:	4770      	bx	lr
 80100dc:	700a      	strb	r2, [r1, #0]
 80100de:	2001      	movs	r0, #1
 80100e0:	4770      	bx	lr
	...

080100e4 <fiprintf>:
 80100e4:	b40e      	push	{r1, r2, r3}
 80100e6:	b503      	push	{r0, r1, lr}
 80100e8:	4601      	mov	r1, r0
 80100ea:	ab03      	add	r3, sp, #12
 80100ec:	4805      	ldr	r0, [pc, #20]	@ (8010104 <fiprintf+0x20>)
 80100ee:	f853 2b04 	ldr.w	r2, [r3], #4
 80100f2:	6800      	ldr	r0, [r0, #0]
 80100f4:	9301      	str	r3, [sp, #4]
 80100f6:	f000 f83f 	bl	8010178 <_vfiprintf_r>
 80100fa:	b002      	add	sp, #8
 80100fc:	f85d eb04 	ldr.w	lr, [sp], #4
 8010100:	b003      	add	sp, #12
 8010102:	4770      	bx	lr
 8010104:	20000218 	.word	0x20000218

08010108 <abort>:
 8010108:	b508      	push	{r3, lr}
 801010a:	2006      	movs	r0, #6
 801010c:	f000 fa08 	bl	8010520 <raise>
 8010110:	2001      	movs	r0, #1
 8010112:	f7f1 faa7 	bl	8001664 <_exit>

08010116 <_malloc_usable_size_r>:
 8010116:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801011a:	1f18      	subs	r0, r3, #4
 801011c:	2b00      	cmp	r3, #0
 801011e:	bfbc      	itt	lt
 8010120:	580b      	ldrlt	r3, [r1, r0]
 8010122:	18c0      	addlt	r0, r0, r3
 8010124:	4770      	bx	lr

08010126 <__sfputc_r>:
 8010126:	6893      	ldr	r3, [r2, #8]
 8010128:	3b01      	subs	r3, #1
 801012a:	2b00      	cmp	r3, #0
 801012c:	b410      	push	{r4}
 801012e:	6093      	str	r3, [r2, #8]
 8010130:	da08      	bge.n	8010144 <__sfputc_r+0x1e>
 8010132:	6994      	ldr	r4, [r2, #24]
 8010134:	42a3      	cmp	r3, r4
 8010136:	db01      	blt.n	801013c <__sfputc_r+0x16>
 8010138:	290a      	cmp	r1, #10
 801013a:	d103      	bne.n	8010144 <__sfputc_r+0x1e>
 801013c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8010140:	f000 b932 	b.w	80103a8 <__swbuf_r>
 8010144:	6813      	ldr	r3, [r2, #0]
 8010146:	1c58      	adds	r0, r3, #1
 8010148:	6010      	str	r0, [r2, #0]
 801014a:	7019      	strb	r1, [r3, #0]
 801014c:	4608      	mov	r0, r1
 801014e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8010152:	4770      	bx	lr

08010154 <__sfputs_r>:
 8010154:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010156:	4606      	mov	r6, r0
 8010158:	460f      	mov	r7, r1
 801015a:	4614      	mov	r4, r2
 801015c:	18d5      	adds	r5, r2, r3
 801015e:	42ac      	cmp	r4, r5
 8010160:	d101      	bne.n	8010166 <__sfputs_r+0x12>
 8010162:	2000      	movs	r0, #0
 8010164:	e007      	b.n	8010176 <__sfputs_r+0x22>
 8010166:	f814 1b01 	ldrb.w	r1, [r4], #1
 801016a:	463a      	mov	r2, r7
 801016c:	4630      	mov	r0, r6
 801016e:	f7ff ffda 	bl	8010126 <__sfputc_r>
 8010172:	1c43      	adds	r3, r0, #1
 8010174:	d1f3      	bne.n	801015e <__sfputs_r+0xa>
 8010176:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08010178 <_vfiprintf_r>:
 8010178:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801017c:	460d      	mov	r5, r1
 801017e:	b09d      	sub	sp, #116	@ 0x74
 8010180:	4614      	mov	r4, r2
 8010182:	4698      	mov	r8, r3
 8010184:	4606      	mov	r6, r0
 8010186:	b118      	cbz	r0, 8010190 <_vfiprintf_r+0x18>
 8010188:	6a03      	ldr	r3, [r0, #32]
 801018a:	b90b      	cbnz	r3, 8010190 <_vfiprintf_r+0x18>
 801018c:	f7fc f974 	bl	800c478 <__sinit>
 8010190:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8010192:	07d9      	lsls	r1, r3, #31
 8010194:	d405      	bmi.n	80101a2 <_vfiprintf_r+0x2a>
 8010196:	89ab      	ldrh	r3, [r5, #12]
 8010198:	059a      	lsls	r2, r3, #22
 801019a:	d402      	bmi.n	80101a2 <_vfiprintf_r+0x2a>
 801019c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801019e:	f7fc fafe 	bl	800c79e <__retarget_lock_acquire_recursive>
 80101a2:	89ab      	ldrh	r3, [r5, #12]
 80101a4:	071b      	lsls	r3, r3, #28
 80101a6:	d501      	bpl.n	80101ac <_vfiprintf_r+0x34>
 80101a8:	692b      	ldr	r3, [r5, #16]
 80101aa:	b99b      	cbnz	r3, 80101d4 <_vfiprintf_r+0x5c>
 80101ac:	4629      	mov	r1, r5
 80101ae:	4630      	mov	r0, r6
 80101b0:	f000 f938 	bl	8010424 <__swsetup_r>
 80101b4:	b170      	cbz	r0, 80101d4 <_vfiprintf_r+0x5c>
 80101b6:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80101b8:	07dc      	lsls	r4, r3, #31
 80101ba:	d504      	bpl.n	80101c6 <_vfiprintf_r+0x4e>
 80101bc:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80101c0:	b01d      	add	sp, #116	@ 0x74
 80101c2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80101c6:	89ab      	ldrh	r3, [r5, #12]
 80101c8:	0598      	lsls	r0, r3, #22
 80101ca:	d4f7      	bmi.n	80101bc <_vfiprintf_r+0x44>
 80101cc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80101ce:	f7fc fae7 	bl	800c7a0 <__retarget_lock_release_recursive>
 80101d2:	e7f3      	b.n	80101bc <_vfiprintf_r+0x44>
 80101d4:	2300      	movs	r3, #0
 80101d6:	9309      	str	r3, [sp, #36]	@ 0x24
 80101d8:	2320      	movs	r3, #32
 80101da:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80101de:	f8cd 800c 	str.w	r8, [sp, #12]
 80101e2:	2330      	movs	r3, #48	@ 0x30
 80101e4:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8010394 <_vfiprintf_r+0x21c>
 80101e8:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80101ec:	f04f 0901 	mov.w	r9, #1
 80101f0:	4623      	mov	r3, r4
 80101f2:	469a      	mov	sl, r3
 80101f4:	f813 2b01 	ldrb.w	r2, [r3], #1
 80101f8:	b10a      	cbz	r2, 80101fe <_vfiprintf_r+0x86>
 80101fa:	2a25      	cmp	r2, #37	@ 0x25
 80101fc:	d1f9      	bne.n	80101f2 <_vfiprintf_r+0x7a>
 80101fe:	ebba 0b04 	subs.w	fp, sl, r4
 8010202:	d00b      	beq.n	801021c <_vfiprintf_r+0xa4>
 8010204:	465b      	mov	r3, fp
 8010206:	4622      	mov	r2, r4
 8010208:	4629      	mov	r1, r5
 801020a:	4630      	mov	r0, r6
 801020c:	f7ff ffa2 	bl	8010154 <__sfputs_r>
 8010210:	3001      	adds	r0, #1
 8010212:	f000 80a7 	beq.w	8010364 <_vfiprintf_r+0x1ec>
 8010216:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8010218:	445a      	add	r2, fp
 801021a:	9209      	str	r2, [sp, #36]	@ 0x24
 801021c:	f89a 3000 	ldrb.w	r3, [sl]
 8010220:	2b00      	cmp	r3, #0
 8010222:	f000 809f 	beq.w	8010364 <_vfiprintf_r+0x1ec>
 8010226:	2300      	movs	r3, #0
 8010228:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 801022c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8010230:	f10a 0a01 	add.w	sl, sl, #1
 8010234:	9304      	str	r3, [sp, #16]
 8010236:	9307      	str	r3, [sp, #28]
 8010238:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 801023c:	931a      	str	r3, [sp, #104]	@ 0x68
 801023e:	4654      	mov	r4, sl
 8010240:	2205      	movs	r2, #5
 8010242:	f814 1b01 	ldrb.w	r1, [r4], #1
 8010246:	4853      	ldr	r0, [pc, #332]	@ (8010394 <_vfiprintf_r+0x21c>)
 8010248:	f7ef ffca 	bl	80001e0 <memchr>
 801024c:	9a04      	ldr	r2, [sp, #16]
 801024e:	b9d8      	cbnz	r0, 8010288 <_vfiprintf_r+0x110>
 8010250:	06d1      	lsls	r1, r2, #27
 8010252:	bf44      	itt	mi
 8010254:	2320      	movmi	r3, #32
 8010256:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801025a:	0713      	lsls	r3, r2, #28
 801025c:	bf44      	itt	mi
 801025e:	232b      	movmi	r3, #43	@ 0x2b
 8010260:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8010264:	f89a 3000 	ldrb.w	r3, [sl]
 8010268:	2b2a      	cmp	r3, #42	@ 0x2a
 801026a:	d015      	beq.n	8010298 <_vfiprintf_r+0x120>
 801026c:	9a07      	ldr	r2, [sp, #28]
 801026e:	4654      	mov	r4, sl
 8010270:	2000      	movs	r0, #0
 8010272:	f04f 0c0a 	mov.w	ip, #10
 8010276:	4621      	mov	r1, r4
 8010278:	f811 3b01 	ldrb.w	r3, [r1], #1
 801027c:	3b30      	subs	r3, #48	@ 0x30
 801027e:	2b09      	cmp	r3, #9
 8010280:	d94b      	bls.n	801031a <_vfiprintf_r+0x1a2>
 8010282:	b1b0      	cbz	r0, 80102b2 <_vfiprintf_r+0x13a>
 8010284:	9207      	str	r2, [sp, #28]
 8010286:	e014      	b.n	80102b2 <_vfiprintf_r+0x13a>
 8010288:	eba0 0308 	sub.w	r3, r0, r8
 801028c:	fa09 f303 	lsl.w	r3, r9, r3
 8010290:	4313      	orrs	r3, r2
 8010292:	9304      	str	r3, [sp, #16]
 8010294:	46a2      	mov	sl, r4
 8010296:	e7d2      	b.n	801023e <_vfiprintf_r+0xc6>
 8010298:	9b03      	ldr	r3, [sp, #12]
 801029a:	1d19      	adds	r1, r3, #4
 801029c:	681b      	ldr	r3, [r3, #0]
 801029e:	9103      	str	r1, [sp, #12]
 80102a0:	2b00      	cmp	r3, #0
 80102a2:	bfbb      	ittet	lt
 80102a4:	425b      	neglt	r3, r3
 80102a6:	f042 0202 	orrlt.w	r2, r2, #2
 80102aa:	9307      	strge	r3, [sp, #28]
 80102ac:	9307      	strlt	r3, [sp, #28]
 80102ae:	bfb8      	it	lt
 80102b0:	9204      	strlt	r2, [sp, #16]
 80102b2:	7823      	ldrb	r3, [r4, #0]
 80102b4:	2b2e      	cmp	r3, #46	@ 0x2e
 80102b6:	d10a      	bne.n	80102ce <_vfiprintf_r+0x156>
 80102b8:	7863      	ldrb	r3, [r4, #1]
 80102ba:	2b2a      	cmp	r3, #42	@ 0x2a
 80102bc:	d132      	bne.n	8010324 <_vfiprintf_r+0x1ac>
 80102be:	9b03      	ldr	r3, [sp, #12]
 80102c0:	1d1a      	adds	r2, r3, #4
 80102c2:	681b      	ldr	r3, [r3, #0]
 80102c4:	9203      	str	r2, [sp, #12]
 80102c6:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80102ca:	3402      	adds	r4, #2
 80102cc:	9305      	str	r3, [sp, #20]
 80102ce:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 80103a4 <_vfiprintf_r+0x22c>
 80102d2:	7821      	ldrb	r1, [r4, #0]
 80102d4:	2203      	movs	r2, #3
 80102d6:	4650      	mov	r0, sl
 80102d8:	f7ef ff82 	bl	80001e0 <memchr>
 80102dc:	b138      	cbz	r0, 80102ee <_vfiprintf_r+0x176>
 80102de:	9b04      	ldr	r3, [sp, #16]
 80102e0:	eba0 000a 	sub.w	r0, r0, sl
 80102e4:	2240      	movs	r2, #64	@ 0x40
 80102e6:	4082      	lsls	r2, r0
 80102e8:	4313      	orrs	r3, r2
 80102ea:	3401      	adds	r4, #1
 80102ec:	9304      	str	r3, [sp, #16]
 80102ee:	f814 1b01 	ldrb.w	r1, [r4], #1
 80102f2:	4829      	ldr	r0, [pc, #164]	@ (8010398 <_vfiprintf_r+0x220>)
 80102f4:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80102f8:	2206      	movs	r2, #6
 80102fa:	f7ef ff71 	bl	80001e0 <memchr>
 80102fe:	2800      	cmp	r0, #0
 8010300:	d03f      	beq.n	8010382 <_vfiprintf_r+0x20a>
 8010302:	4b26      	ldr	r3, [pc, #152]	@ (801039c <_vfiprintf_r+0x224>)
 8010304:	bb1b      	cbnz	r3, 801034e <_vfiprintf_r+0x1d6>
 8010306:	9b03      	ldr	r3, [sp, #12]
 8010308:	3307      	adds	r3, #7
 801030a:	f023 0307 	bic.w	r3, r3, #7
 801030e:	3308      	adds	r3, #8
 8010310:	9303      	str	r3, [sp, #12]
 8010312:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8010314:	443b      	add	r3, r7
 8010316:	9309      	str	r3, [sp, #36]	@ 0x24
 8010318:	e76a      	b.n	80101f0 <_vfiprintf_r+0x78>
 801031a:	fb0c 3202 	mla	r2, ip, r2, r3
 801031e:	460c      	mov	r4, r1
 8010320:	2001      	movs	r0, #1
 8010322:	e7a8      	b.n	8010276 <_vfiprintf_r+0xfe>
 8010324:	2300      	movs	r3, #0
 8010326:	3401      	adds	r4, #1
 8010328:	9305      	str	r3, [sp, #20]
 801032a:	4619      	mov	r1, r3
 801032c:	f04f 0c0a 	mov.w	ip, #10
 8010330:	4620      	mov	r0, r4
 8010332:	f810 2b01 	ldrb.w	r2, [r0], #1
 8010336:	3a30      	subs	r2, #48	@ 0x30
 8010338:	2a09      	cmp	r2, #9
 801033a:	d903      	bls.n	8010344 <_vfiprintf_r+0x1cc>
 801033c:	2b00      	cmp	r3, #0
 801033e:	d0c6      	beq.n	80102ce <_vfiprintf_r+0x156>
 8010340:	9105      	str	r1, [sp, #20]
 8010342:	e7c4      	b.n	80102ce <_vfiprintf_r+0x156>
 8010344:	fb0c 2101 	mla	r1, ip, r1, r2
 8010348:	4604      	mov	r4, r0
 801034a:	2301      	movs	r3, #1
 801034c:	e7f0      	b.n	8010330 <_vfiprintf_r+0x1b8>
 801034e:	ab03      	add	r3, sp, #12
 8010350:	9300      	str	r3, [sp, #0]
 8010352:	462a      	mov	r2, r5
 8010354:	4b12      	ldr	r3, [pc, #72]	@ (80103a0 <_vfiprintf_r+0x228>)
 8010356:	a904      	add	r1, sp, #16
 8010358:	4630      	mov	r0, r6
 801035a:	f7fb fa3d 	bl	800b7d8 <_printf_float>
 801035e:	4607      	mov	r7, r0
 8010360:	1c78      	adds	r0, r7, #1
 8010362:	d1d6      	bne.n	8010312 <_vfiprintf_r+0x19a>
 8010364:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8010366:	07d9      	lsls	r1, r3, #31
 8010368:	d405      	bmi.n	8010376 <_vfiprintf_r+0x1fe>
 801036a:	89ab      	ldrh	r3, [r5, #12]
 801036c:	059a      	lsls	r2, r3, #22
 801036e:	d402      	bmi.n	8010376 <_vfiprintf_r+0x1fe>
 8010370:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8010372:	f7fc fa15 	bl	800c7a0 <__retarget_lock_release_recursive>
 8010376:	89ab      	ldrh	r3, [r5, #12]
 8010378:	065b      	lsls	r3, r3, #25
 801037a:	f53f af1f 	bmi.w	80101bc <_vfiprintf_r+0x44>
 801037e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8010380:	e71e      	b.n	80101c0 <_vfiprintf_r+0x48>
 8010382:	ab03      	add	r3, sp, #12
 8010384:	9300      	str	r3, [sp, #0]
 8010386:	462a      	mov	r2, r5
 8010388:	4b05      	ldr	r3, [pc, #20]	@ (80103a0 <_vfiprintf_r+0x228>)
 801038a:	a904      	add	r1, sp, #16
 801038c:	4630      	mov	r0, r6
 801038e:	f7fb fcbb 	bl	800bd08 <_printf_i>
 8010392:	e7e4      	b.n	801035e <_vfiprintf_r+0x1e6>
 8010394:	080109c7 	.word	0x080109c7
 8010398:	080109d1 	.word	0x080109d1
 801039c:	0800b7d9 	.word	0x0800b7d9
 80103a0:	08010155 	.word	0x08010155
 80103a4:	080109cd 	.word	0x080109cd

080103a8 <__swbuf_r>:
 80103a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80103aa:	460e      	mov	r6, r1
 80103ac:	4614      	mov	r4, r2
 80103ae:	4605      	mov	r5, r0
 80103b0:	b118      	cbz	r0, 80103ba <__swbuf_r+0x12>
 80103b2:	6a03      	ldr	r3, [r0, #32]
 80103b4:	b90b      	cbnz	r3, 80103ba <__swbuf_r+0x12>
 80103b6:	f7fc f85f 	bl	800c478 <__sinit>
 80103ba:	69a3      	ldr	r3, [r4, #24]
 80103bc:	60a3      	str	r3, [r4, #8]
 80103be:	89a3      	ldrh	r3, [r4, #12]
 80103c0:	071a      	lsls	r2, r3, #28
 80103c2:	d501      	bpl.n	80103c8 <__swbuf_r+0x20>
 80103c4:	6923      	ldr	r3, [r4, #16]
 80103c6:	b943      	cbnz	r3, 80103da <__swbuf_r+0x32>
 80103c8:	4621      	mov	r1, r4
 80103ca:	4628      	mov	r0, r5
 80103cc:	f000 f82a 	bl	8010424 <__swsetup_r>
 80103d0:	b118      	cbz	r0, 80103da <__swbuf_r+0x32>
 80103d2:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 80103d6:	4638      	mov	r0, r7
 80103d8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80103da:	6823      	ldr	r3, [r4, #0]
 80103dc:	6922      	ldr	r2, [r4, #16]
 80103de:	1a98      	subs	r0, r3, r2
 80103e0:	6963      	ldr	r3, [r4, #20]
 80103e2:	b2f6      	uxtb	r6, r6
 80103e4:	4283      	cmp	r3, r0
 80103e6:	4637      	mov	r7, r6
 80103e8:	dc05      	bgt.n	80103f6 <__swbuf_r+0x4e>
 80103ea:	4621      	mov	r1, r4
 80103ec:	4628      	mov	r0, r5
 80103ee:	f7ff f95f 	bl	800f6b0 <_fflush_r>
 80103f2:	2800      	cmp	r0, #0
 80103f4:	d1ed      	bne.n	80103d2 <__swbuf_r+0x2a>
 80103f6:	68a3      	ldr	r3, [r4, #8]
 80103f8:	3b01      	subs	r3, #1
 80103fa:	60a3      	str	r3, [r4, #8]
 80103fc:	6823      	ldr	r3, [r4, #0]
 80103fe:	1c5a      	adds	r2, r3, #1
 8010400:	6022      	str	r2, [r4, #0]
 8010402:	701e      	strb	r6, [r3, #0]
 8010404:	6962      	ldr	r2, [r4, #20]
 8010406:	1c43      	adds	r3, r0, #1
 8010408:	429a      	cmp	r2, r3
 801040a:	d004      	beq.n	8010416 <__swbuf_r+0x6e>
 801040c:	89a3      	ldrh	r3, [r4, #12]
 801040e:	07db      	lsls	r3, r3, #31
 8010410:	d5e1      	bpl.n	80103d6 <__swbuf_r+0x2e>
 8010412:	2e0a      	cmp	r6, #10
 8010414:	d1df      	bne.n	80103d6 <__swbuf_r+0x2e>
 8010416:	4621      	mov	r1, r4
 8010418:	4628      	mov	r0, r5
 801041a:	f7ff f949 	bl	800f6b0 <_fflush_r>
 801041e:	2800      	cmp	r0, #0
 8010420:	d0d9      	beq.n	80103d6 <__swbuf_r+0x2e>
 8010422:	e7d6      	b.n	80103d2 <__swbuf_r+0x2a>

08010424 <__swsetup_r>:
 8010424:	b538      	push	{r3, r4, r5, lr}
 8010426:	4b29      	ldr	r3, [pc, #164]	@ (80104cc <__swsetup_r+0xa8>)
 8010428:	4605      	mov	r5, r0
 801042a:	6818      	ldr	r0, [r3, #0]
 801042c:	460c      	mov	r4, r1
 801042e:	b118      	cbz	r0, 8010438 <__swsetup_r+0x14>
 8010430:	6a03      	ldr	r3, [r0, #32]
 8010432:	b90b      	cbnz	r3, 8010438 <__swsetup_r+0x14>
 8010434:	f7fc f820 	bl	800c478 <__sinit>
 8010438:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801043c:	0719      	lsls	r1, r3, #28
 801043e:	d422      	bmi.n	8010486 <__swsetup_r+0x62>
 8010440:	06da      	lsls	r2, r3, #27
 8010442:	d407      	bmi.n	8010454 <__swsetup_r+0x30>
 8010444:	2209      	movs	r2, #9
 8010446:	602a      	str	r2, [r5, #0]
 8010448:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801044c:	81a3      	strh	r3, [r4, #12]
 801044e:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8010452:	e033      	b.n	80104bc <__swsetup_r+0x98>
 8010454:	0758      	lsls	r0, r3, #29
 8010456:	d512      	bpl.n	801047e <__swsetup_r+0x5a>
 8010458:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 801045a:	b141      	cbz	r1, 801046e <__swsetup_r+0x4a>
 801045c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8010460:	4299      	cmp	r1, r3
 8010462:	d002      	beq.n	801046a <__swsetup_r+0x46>
 8010464:	4628      	mov	r0, r5
 8010466:	f7fc fffb 	bl	800d460 <_free_r>
 801046a:	2300      	movs	r3, #0
 801046c:	6363      	str	r3, [r4, #52]	@ 0x34
 801046e:	89a3      	ldrh	r3, [r4, #12]
 8010470:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8010474:	81a3      	strh	r3, [r4, #12]
 8010476:	2300      	movs	r3, #0
 8010478:	6063      	str	r3, [r4, #4]
 801047a:	6923      	ldr	r3, [r4, #16]
 801047c:	6023      	str	r3, [r4, #0]
 801047e:	89a3      	ldrh	r3, [r4, #12]
 8010480:	f043 0308 	orr.w	r3, r3, #8
 8010484:	81a3      	strh	r3, [r4, #12]
 8010486:	6923      	ldr	r3, [r4, #16]
 8010488:	b94b      	cbnz	r3, 801049e <__swsetup_r+0x7a>
 801048a:	89a3      	ldrh	r3, [r4, #12]
 801048c:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8010490:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8010494:	d003      	beq.n	801049e <__swsetup_r+0x7a>
 8010496:	4621      	mov	r1, r4
 8010498:	4628      	mov	r0, r5
 801049a:	f000 f883 	bl	80105a4 <__smakebuf_r>
 801049e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80104a2:	f013 0201 	ands.w	r2, r3, #1
 80104a6:	d00a      	beq.n	80104be <__swsetup_r+0x9a>
 80104a8:	2200      	movs	r2, #0
 80104aa:	60a2      	str	r2, [r4, #8]
 80104ac:	6962      	ldr	r2, [r4, #20]
 80104ae:	4252      	negs	r2, r2
 80104b0:	61a2      	str	r2, [r4, #24]
 80104b2:	6922      	ldr	r2, [r4, #16]
 80104b4:	b942      	cbnz	r2, 80104c8 <__swsetup_r+0xa4>
 80104b6:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 80104ba:	d1c5      	bne.n	8010448 <__swsetup_r+0x24>
 80104bc:	bd38      	pop	{r3, r4, r5, pc}
 80104be:	0799      	lsls	r1, r3, #30
 80104c0:	bf58      	it	pl
 80104c2:	6962      	ldrpl	r2, [r4, #20]
 80104c4:	60a2      	str	r2, [r4, #8]
 80104c6:	e7f4      	b.n	80104b2 <__swsetup_r+0x8e>
 80104c8:	2000      	movs	r0, #0
 80104ca:	e7f7      	b.n	80104bc <__swsetup_r+0x98>
 80104cc:	20000218 	.word	0x20000218

080104d0 <_raise_r>:
 80104d0:	291f      	cmp	r1, #31
 80104d2:	b538      	push	{r3, r4, r5, lr}
 80104d4:	4605      	mov	r5, r0
 80104d6:	460c      	mov	r4, r1
 80104d8:	d904      	bls.n	80104e4 <_raise_r+0x14>
 80104da:	2316      	movs	r3, #22
 80104dc:	6003      	str	r3, [r0, #0]
 80104de:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80104e2:	bd38      	pop	{r3, r4, r5, pc}
 80104e4:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 80104e6:	b112      	cbz	r2, 80104ee <_raise_r+0x1e>
 80104e8:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80104ec:	b94b      	cbnz	r3, 8010502 <_raise_r+0x32>
 80104ee:	4628      	mov	r0, r5
 80104f0:	f000 f830 	bl	8010554 <_getpid_r>
 80104f4:	4622      	mov	r2, r4
 80104f6:	4601      	mov	r1, r0
 80104f8:	4628      	mov	r0, r5
 80104fa:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80104fe:	f000 b817 	b.w	8010530 <_kill_r>
 8010502:	2b01      	cmp	r3, #1
 8010504:	d00a      	beq.n	801051c <_raise_r+0x4c>
 8010506:	1c59      	adds	r1, r3, #1
 8010508:	d103      	bne.n	8010512 <_raise_r+0x42>
 801050a:	2316      	movs	r3, #22
 801050c:	6003      	str	r3, [r0, #0]
 801050e:	2001      	movs	r0, #1
 8010510:	e7e7      	b.n	80104e2 <_raise_r+0x12>
 8010512:	2100      	movs	r1, #0
 8010514:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8010518:	4620      	mov	r0, r4
 801051a:	4798      	blx	r3
 801051c:	2000      	movs	r0, #0
 801051e:	e7e0      	b.n	80104e2 <_raise_r+0x12>

08010520 <raise>:
 8010520:	4b02      	ldr	r3, [pc, #8]	@ (801052c <raise+0xc>)
 8010522:	4601      	mov	r1, r0
 8010524:	6818      	ldr	r0, [r3, #0]
 8010526:	f7ff bfd3 	b.w	80104d0 <_raise_r>
 801052a:	bf00      	nop
 801052c:	20000218 	.word	0x20000218

08010530 <_kill_r>:
 8010530:	b538      	push	{r3, r4, r5, lr}
 8010532:	4d07      	ldr	r5, [pc, #28]	@ (8010550 <_kill_r+0x20>)
 8010534:	2300      	movs	r3, #0
 8010536:	4604      	mov	r4, r0
 8010538:	4608      	mov	r0, r1
 801053a:	4611      	mov	r1, r2
 801053c:	602b      	str	r3, [r5, #0]
 801053e:	f7f1 f881 	bl	8001644 <_kill>
 8010542:	1c43      	adds	r3, r0, #1
 8010544:	d102      	bne.n	801054c <_kill_r+0x1c>
 8010546:	682b      	ldr	r3, [r5, #0]
 8010548:	b103      	cbz	r3, 801054c <_kill_r+0x1c>
 801054a:	6023      	str	r3, [r4, #0]
 801054c:	bd38      	pop	{r3, r4, r5, pc}
 801054e:	bf00      	nop
 8010550:	200019e4 	.word	0x200019e4

08010554 <_getpid_r>:
 8010554:	f7f1 b86e 	b.w	8001634 <_getpid>

08010558 <__swhatbuf_r>:
 8010558:	b570      	push	{r4, r5, r6, lr}
 801055a:	460c      	mov	r4, r1
 801055c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8010560:	2900      	cmp	r1, #0
 8010562:	b096      	sub	sp, #88	@ 0x58
 8010564:	4615      	mov	r5, r2
 8010566:	461e      	mov	r6, r3
 8010568:	da0d      	bge.n	8010586 <__swhatbuf_r+0x2e>
 801056a:	89a3      	ldrh	r3, [r4, #12]
 801056c:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8010570:	f04f 0100 	mov.w	r1, #0
 8010574:	bf14      	ite	ne
 8010576:	2340      	movne	r3, #64	@ 0x40
 8010578:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 801057c:	2000      	movs	r0, #0
 801057e:	6031      	str	r1, [r6, #0]
 8010580:	602b      	str	r3, [r5, #0]
 8010582:	b016      	add	sp, #88	@ 0x58
 8010584:	bd70      	pop	{r4, r5, r6, pc}
 8010586:	466a      	mov	r2, sp
 8010588:	f000 f848 	bl	801061c <_fstat_r>
 801058c:	2800      	cmp	r0, #0
 801058e:	dbec      	blt.n	801056a <__swhatbuf_r+0x12>
 8010590:	9901      	ldr	r1, [sp, #4]
 8010592:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8010596:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 801059a:	4259      	negs	r1, r3
 801059c:	4159      	adcs	r1, r3
 801059e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80105a2:	e7eb      	b.n	801057c <__swhatbuf_r+0x24>

080105a4 <__smakebuf_r>:
 80105a4:	898b      	ldrh	r3, [r1, #12]
 80105a6:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80105a8:	079d      	lsls	r5, r3, #30
 80105aa:	4606      	mov	r6, r0
 80105ac:	460c      	mov	r4, r1
 80105ae:	d507      	bpl.n	80105c0 <__smakebuf_r+0x1c>
 80105b0:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 80105b4:	6023      	str	r3, [r4, #0]
 80105b6:	6123      	str	r3, [r4, #16]
 80105b8:	2301      	movs	r3, #1
 80105ba:	6163      	str	r3, [r4, #20]
 80105bc:	b003      	add	sp, #12
 80105be:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80105c0:	ab01      	add	r3, sp, #4
 80105c2:	466a      	mov	r2, sp
 80105c4:	f7ff ffc8 	bl	8010558 <__swhatbuf_r>
 80105c8:	9f00      	ldr	r7, [sp, #0]
 80105ca:	4605      	mov	r5, r0
 80105cc:	4639      	mov	r1, r7
 80105ce:	4630      	mov	r0, r6
 80105d0:	f7fc ffba 	bl	800d548 <_malloc_r>
 80105d4:	b948      	cbnz	r0, 80105ea <__smakebuf_r+0x46>
 80105d6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80105da:	059a      	lsls	r2, r3, #22
 80105dc:	d4ee      	bmi.n	80105bc <__smakebuf_r+0x18>
 80105de:	f023 0303 	bic.w	r3, r3, #3
 80105e2:	f043 0302 	orr.w	r3, r3, #2
 80105e6:	81a3      	strh	r3, [r4, #12]
 80105e8:	e7e2      	b.n	80105b0 <__smakebuf_r+0xc>
 80105ea:	89a3      	ldrh	r3, [r4, #12]
 80105ec:	6020      	str	r0, [r4, #0]
 80105ee:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80105f2:	81a3      	strh	r3, [r4, #12]
 80105f4:	9b01      	ldr	r3, [sp, #4]
 80105f6:	e9c4 0704 	strd	r0, r7, [r4, #16]
 80105fa:	b15b      	cbz	r3, 8010614 <__smakebuf_r+0x70>
 80105fc:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8010600:	4630      	mov	r0, r6
 8010602:	f000 f81d 	bl	8010640 <_isatty_r>
 8010606:	b128      	cbz	r0, 8010614 <__smakebuf_r+0x70>
 8010608:	89a3      	ldrh	r3, [r4, #12]
 801060a:	f023 0303 	bic.w	r3, r3, #3
 801060e:	f043 0301 	orr.w	r3, r3, #1
 8010612:	81a3      	strh	r3, [r4, #12]
 8010614:	89a3      	ldrh	r3, [r4, #12]
 8010616:	431d      	orrs	r5, r3
 8010618:	81a5      	strh	r5, [r4, #12]
 801061a:	e7cf      	b.n	80105bc <__smakebuf_r+0x18>

0801061c <_fstat_r>:
 801061c:	b538      	push	{r3, r4, r5, lr}
 801061e:	4d07      	ldr	r5, [pc, #28]	@ (801063c <_fstat_r+0x20>)
 8010620:	2300      	movs	r3, #0
 8010622:	4604      	mov	r4, r0
 8010624:	4608      	mov	r0, r1
 8010626:	4611      	mov	r1, r2
 8010628:	602b      	str	r3, [r5, #0]
 801062a:	f7f1 f86b 	bl	8001704 <_fstat>
 801062e:	1c43      	adds	r3, r0, #1
 8010630:	d102      	bne.n	8010638 <_fstat_r+0x1c>
 8010632:	682b      	ldr	r3, [r5, #0]
 8010634:	b103      	cbz	r3, 8010638 <_fstat_r+0x1c>
 8010636:	6023      	str	r3, [r4, #0]
 8010638:	bd38      	pop	{r3, r4, r5, pc}
 801063a:	bf00      	nop
 801063c:	200019e4 	.word	0x200019e4

08010640 <_isatty_r>:
 8010640:	b538      	push	{r3, r4, r5, lr}
 8010642:	4d06      	ldr	r5, [pc, #24]	@ (801065c <_isatty_r+0x1c>)
 8010644:	2300      	movs	r3, #0
 8010646:	4604      	mov	r4, r0
 8010648:	4608      	mov	r0, r1
 801064a:	602b      	str	r3, [r5, #0]
 801064c:	f7f1 f86a 	bl	8001724 <_isatty>
 8010650:	1c43      	adds	r3, r0, #1
 8010652:	d102      	bne.n	801065a <_isatty_r+0x1a>
 8010654:	682b      	ldr	r3, [r5, #0]
 8010656:	b103      	cbz	r3, 801065a <_isatty_r+0x1a>
 8010658:	6023      	str	r3, [r4, #0]
 801065a:	bd38      	pop	{r3, r4, r5, pc}
 801065c:	200019e4 	.word	0x200019e4

08010660 <fmaxf>:
 8010660:	b508      	push	{r3, lr}
 8010662:	ed2d 8b02 	vpush	{d8}
 8010666:	eeb0 8a40 	vmov.f32	s16, s0
 801066a:	eef0 8a60 	vmov.f32	s17, s1
 801066e:	f000 f831 	bl	80106d4 <__fpclassifyf>
 8010672:	b930      	cbnz	r0, 8010682 <fmaxf+0x22>
 8010674:	eeb0 8a68 	vmov.f32	s16, s17
 8010678:	eeb0 0a48 	vmov.f32	s0, s16
 801067c:	ecbd 8b02 	vpop	{d8}
 8010680:	bd08      	pop	{r3, pc}
 8010682:	eeb0 0a68 	vmov.f32	s0, s17
 8010686:	f000 f825 	bl	80106d4 <__fpclassifyf>
 801068a:	2800      	cmp	r0, #0
 801068c:	d0f4      	beq.n	8010678 <fmaxf+0x18>
 801068e:	eeb4 8ae8 	vcmpe.f32	s16, s17
 8010692:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010696:	dded      	ble.n	8010674 <fmaxf+0x14>
 8010698:	e7ee      	b.n	8010678 <fmaxf+0x18>

0801069a <fminf>:
 801069a:	b508      	push	{r3, lr}
 801069c:	ed2d 8b02 	vpush	{d8}
 80106a0:	eeb0 8a40 	vmov.f32	s16, s0
 80106a4:	eef0 8a60 	vmov.f32	s17, s1
 80106a8:	f000 f814 	bl	80106d4 <__fpclassifyf>
 80106ac:	b930      	cbnz	r0, 80106bc <fminf+0x22>
 80106ae:	eeb0 8a68 	vmov.f32	s16, s17
 80106b2:	eeb0 0a48 	vmov.f32	s0, s16
 80106b6:	ecbd 8b02 	vpop	{d8}
 80106ba:	bd08      	pop	{r3, pc}
 80106bc:	eeb0 0a68 	vmov.f32	s0, s17
 80106c0:	f000 f808 	bl	80106d4 <__fpclassifyf>
 80106c4:	2800      	cmp	r0, #0
 80106c6:	d0f4      	beq.n	80106b2 <fminf+0x18>
 80106c8:	eeb4 8ae8 	vcmpe.f32	s16, s17
 80106cc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80106d0:	d5ed      	bpl.n	80106ae <fminf+0x14>
 80106d2:	e7ee      	b.n	80106b2 <fminf+0x18>

080106d4 <__fpclassifyf>:
 80106d4:	ee10 3a10 	vmov	r3, s0
 80106d8:	f033 4000 	bics.w	r0, r3, #2147483648	@ 0x80000000
 80106dc:	d00d      	beq.n	80106fa <__fpclassifyf+0x26>
 80106de:	f5a0 0300 	sub.w	r3, r0, #8388608	@ 0x800000
 80106e2:	f1b3 4ffe 	cmp.w	r3, #2130706432	@ 0x7f000000
 80106e6:	d30a      	bcc.n	80106fe <__fpclassifyf+0x2a>
 80106e8:	4b07      	ldr	r3, [pc, #28]	@ (8010708 <__fpclassifyf+0x34>)
 80106ea:	1e42      	subs	r2, r0, #1
 80106ec:	429a      	cmp	r2, r3
 80106ee:	d908      	bls.n	8010702 <__fpclassifyf+0x2e>
 80106f0:	f1a0 43ff 	sub.w	r3, r0, #2139095040	@ 0x7f800000
 80106f4:	4258      	negs	r0, r3
 80106f6:	4158      	adcs	r0, r3
 80106f8:	4770      	bx	lr
 80106fa:	2002      	movs	r0, #2
 80106fc:	4770      	bx	lr
 80106fe:	2004      	movs	r0, #4
 8010700:	4770      	bx	lr
 8010702:	2003      	movs	r0, #3
 8010704:	4770      	bx	lr
 8010706:	bf00      	nop
 8010708:	007ffffe 	.word	0x007ffffe

0801070c <_init>:
 801070c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801070e:	bf00      	nop
 8010710:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8010712:	bc08      	pop	{r3}
 8010714:	469e      	mov	lr, r3
 8010716:	4770      	bx	lr

08010718 <_fini>:
 8010718:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801071a:	bf00      	nop
 801071c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801071e:	bc08      	pop	{r3}
 8010720:	469e      	mov	lr, r3
 8010722:	4770      	bx	lr
