read_verilog example.v
synth_xilinx -top example -family xc6s -ise
write_edif -pvector bra example.edif
