<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>inbmphyreg.h source code [netbsd/sys/dev/mii/inbmphyreg.h] - Woboq Code Browser</title>
<link rel="stylesheet" href="https://code.woboq.org/data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="https://code.woboq.org/data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery-ui.min.js"></script>
<script>var file = 'netbsd/sys/dev/mii/inbmphyreg.h'; var root_path = '../../../..'; var data_path = 'https://code.woboq.org/data'; var ecma_script_api_version = 2;</script>
<script src='https://code.woboq.org/data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../..'>netbsd</a>/<a href='../..'>sys</a>/<a href='..'>dev</a>/<a href='./'>mii</a>/<a href='inbmphyreg.h.html'>inbmphyreg.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>/*	$NetBSD: inbmphyreg.h,v 1.18 2019/01/31 15:30:23 msaitoh Exp $	*/</i></td></tr>
<tr><th id="2">2</th><td><i>/*******************************************************************************</i></td></tr>
<tr><th id="3">3</th><td><i>Copyright (c) 2001-2015, Intel Corporation </i></td></tr>
<tr><th id="4">4</th><td><i>All rights reserved.</i></td></tr>
<tr><th id="5">5</th><td><i></i></td></tr>
<tr><th id="6">6</th><td><i>Redistribution and use in source and binary forms, with or without </i></td></tr>
<tr><th id="7">7</th><td><i>modification, are permitted provided that the following conditions are met:</i></td></tr>
<tr><th id="8">8</th><td><i></i></td></tr>
<tr><th id="9">9</th><td><i> 1. Redistributions of source code must retain the above copyright notice, </i></td></tr>
<tr><th id="10">10</th><td><i>    this list of conditions and the following disclaimer.</i></td></tr>
<tr><th id="11">11</th><td><i></i></td></tr>
<tr><th id="12">12</th><td><i> 2. Redistributions in binary form must reproduce the above copyright </i></td></tr>
<tr><th id="13">13</th><td><i>    notice, this list of conditions and the following disclaimer in the </i></td></tr>
<tr><th id="14">14</th><td><i>    documentation and/or other materials provided with the distribution.</i></td></tr>
<tr><th id="15">15</th><td><i></i></td></tr>
<tr><th id="16">16</th><td><i> 3. Neither the name of the Intel Corporation nor the names of its </i></td></tr>
<tr><th id="17">17</th><td><i>    contributors may be used to endorse or promote products derived from </i></td></tr>
<tr><th id="18">18</th><td><i>    this software without specific prior written permission.</i></td></tr>
<tr><th id="19">19</th><td><i></i></td></tr>
<tr><th id="20">20</th><td><i>THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"</i></td></tr>
<tr><th id="21">21</th><td><i>AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE </i></td></tr>
<tr><th id="22">22</th><td><i>IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE </i></td></tr>
<tr><th id="23">23</th><td><i>ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE </i></td></tr>
<tr><th id="24">24</th><td><i>LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR </i></td></tr>
<tr><th id="25">25</th><td><i>CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF </i></td></tr>
<tr><th id="26">26</th><td><i>SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS </i></td></tr>
<tr><th id="27">27</th><td><i>INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN </i></td></tr>
<tr><th id="28">28</th><td><i>CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) </i></td></tr>
<tr><th id="29">29</th><td><i>ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE</i></td></tr>
<tr><th id="30">30</th><td><i>POSSIBILITY OF SUCH DAMAGE.</i></td></tr>
<tr><th id="31">31</th><td><i>*******************************************************************************/</i></td></tr>
<tr><th id="32">32</th><td></td></tr>
<tr><th id="33">33</th><td><i>/*</i></td></tr>
<tr><th id="34">34</th><td><i> * Copied from the Intel code, and then modified to match NetBSD</i></td></tr>
<tr><th id="35">35</th><td><i> * style for MII registers more.</i></td></tr>
<tr><th id="36">36</th><td><i> */</i></td></tr>
<tr><th id="37">37</th><td></td></tr>
<tr><th id="38">38</th><td><u>#<span data-ppcond="38">ifndef</span> <span class="macro" data-ref="_M/_DEV_MII_INBMPHYREG_H_">_DEV_MII_INBMPHYREG_H_</span></u></td></tr>
<tr><th id="39">39</th><td><u>#define	<dfn class="macro" id="_M/_DEV_MII_INBMPHYREG_H_" data-ref="_M/_DEV_MII_INBMPHYREG_H_">_DEV_MII_INBMPHYREG_H_</dfn></u></td></tr>
<tr><th id="40">40</th><td></td></tr>
<tr><th id="41">41</th><td><i>/* Bits...</i></td></tr>
<tr><th id="42">42</th><td><i> * 31-16: register offset (high)</i></td></tr>
<tr><th id="43">43</th><td><i> * 15-5:  page</i></td></tr>
<tr><th id="44">44</th><td><i> * 4-0:   register offset (low)</i></td></tr>
<tr><th id="45">45</th><td><i> */</i></td></tr>
<tr><th id="46">46</th><td><u>#define <dfn class="macro" id="_M/BME1000_PAGE_SHIFT" data-ref="_M/BME1000_PAGE_SHIFT">BME1000_PAGE_SHIFT</dfn>	5</u></td></tr>
<tr><th id="47">47</th><td><u>#define <dfn class="macro" id="_M/BM_PHY_UPPER_SHIFT" data-ref="_M/BM_PHY_UPPER_SHIFT">BM_PHY_UPPER_SHIFT</dfn>	21</u></td></tr>
<tr><th id="48">48</th><td><u>#define <dfn class="macro" id="_M/BME1000_REG" data-ref="_M/BME1000_REG">BME1000_REG</dfn>(page, reg)    \</u></td></tr>
<tr><th id="49">49</th><td><u>        (((reg) &amp; MII_ADDRMASK) | 			\</u></td></tr>
<tr><th id="50">50</th><td><u>	    (((page) &amp; 0xffff) &lt;&lt; BME1000_PAGE_SHIFT) |	\</u></td></tr>
<tr><th id="51">51</th><td><u>	    (((reg) &amp; ~MII_ADDRMASK) &lt;&lt; (BM_PHY_UPPER_SHIFT - BME1000_PAGE_SHIFT)))</u></td></tr>
<tr><th id="52">52</th><td></td></tr>
<tr><th id="53">53</th><td><u>#define <dfn class="macro" id="_M/BME1000_MAX_MULTI_PAGE_REG" data-ref="_M/BME1000_MAX_MULTI_PAGE_REG">BME1000_MAX_MULTI_PAGE_REG</dfn>     0xf   /* Registers equal on all pages */</u></td></tr>
<tr><th id="54">54</th><td></td></tr>
<tr><th id="55">55</th><td><u>#define	<dfn class="macro" id="_M/BM_PHY_REG_PAGE" data-ref="_M/BM_PHY_REG_PAGE">BM_PHY_REG_PAGE</dfn>(offset)			\</u></td></tr>
<tr><th id="56">56</th><td><u>	((uint16_t)(((offset) &gt;&gt; BME1000_PAGE_SHIFT) &amp; 0xffff))</u></td></tr>
<tr><th id="57">57</th><td><u>#define	<dfn class="macro" id="_M/BM_PHY_REG_NUM" data-ref="_M/BM_PHY_REG_NUM">BM_PHY_REG_NUM</dfn>(offset)				\</u></td></tr>
<tr><th id="58">58</th><td><u>	((uint16_t)((offset) &amp; MII_ADDRMASK)		\</u></td></tr>
<tr><th id="59">59</th><td><u>	| (((offset) &gt;&gt; (BM_PHY_UPPER_SHIFT - BME1000_PAGE_SHIFT)) &amp; ~MII_ADDRMASK))</u></td></tr>
<tr><th id="60">60</th><td></td></tr>
<tr><th id="61">61</th><td><i>/* BME1000 Specific Registers */</i></td></tr>
<tr><th id="62">62</th><td><u>#define <dfn class="macro" id="_M/BME1000_PHY_SPEC_CTRL" data-ref="_M/BME1000_PHY_SPEC_CTRL">BME1000_PHY_SPEC_CTRL</dfn>	BME1000_REG(0, 16) /* PHY Specific Control */</u></td></tr>
<tr><th id="63">63</th><td><u>#define <dfn class="macro" id="_M/BME1000_PSCR_DISABLE_JABBER" data-ref="_M/BME1000_PSCR_DISABLE_JABBER">BME1000_PSCR_DISABLE_JABBER</dfn>             0x0001 /* 1=Disable Jabber */</u></td></tr>
<tr><th id="64">64</th><td><u>#define <dfn class="macro" id="_M/BME1000_PSCR_POLARITY_REVERSAL_DISABLE" data-ref="_M/BME1000_PSCR_POLARITY_REVERSAL_DISABLE">BME1000_PSCR_POLARITY_REVERSAL_DISABLE</dfn>  0x0002 /* 1=Polarity Reversal Disabled */</u></td></tr>
<tr><th id="65">65</th><td><u>#define <dfn class="macro" id="_M/BME1000_PSCR_POWER_DOWN" data-ref="_M/BME1000_PSCR_POWER_DOWN">BME1000_PSCR_POWER_DOWN</dfn>                 0x0004 /* 1=Power Down */</u></td></tr>
<tr><th id="66">66</th><td><u>#define <dfn class="macro" id="_M/BME1000_PSCR_COPPER_TRANSMITER_DISABLE" data-ref="_M/BME1000_PSCR_COPPER_TRANSMITER_DISABLE">BME1000_PSCR_COPPER_TRANSMITER_DISABLE</dfn>  0x0008 /* 1=Transmitter Disabled */</u></td></tr>
<tr><th id="67">67</th><td><u>#define <dfn class="macro" id="_M/BME1000_PSCR_CROSSOVER_MODE_MASK" data-ref="_M/BME1000_PSCR_CROSSOVER_MODE_MASK">BME1000_PSCR_CROSSOVER_MODE_MASK</dfn>        0x0060</u></td></tr>
<tr><th id="68">68</th><td><u>#define <dfn class="macro" id="_M/BME1000_PSCR_CROSSOVER_MODE_MDI" data-ref="_M/BME1000_PSCR_CROSSOVER_MODE_MDI">BME1000_PSCR_CROSSOVER_MODE_MDI</dfn>         0x0000 /* 00=Manual MDI configuration */</u></td></tr>
<tr><th id="69">69</th><td><u>#define <dfn class="macro" id="_M/BME1000_PSCR_CROSSOVER_MODE_MDIX" data-ref="_M/BME1000_PSCR_CROSSOVER_MODE_MDIX">BME1000_PSCR_CROSSOVER_MODE_MDIX</dfn>        0x0020 /* 01=Manual MDIX configuration */</u></td></tr>
<tr><th id="70">70</th><td><u>#define <dfn class="macro" id="_M/BME1000_PSCR_CROSSOVER_MODE_AUTO" data-ref="_M/BME1000_PSCR_CROSSOVER_MODE_AUTO">BME1000_PSCR_CROSSOVER_MODE_AUTO</dfn>        0x0060 /* 11=Automatic crossover */</u></td></tr>
<tr><th id="71">71</th><td><u>#define <dfn class="macro" id="_M/BME1000_PSCR_ENALBE_EXTENDED_DISTANCE" data-ref="_M/BME1000_PSCR_ENALBE_EXTENDED_DISTANCE">BME1000_PSCR_ENALBE_EXTENDED_DISTANCE</dfn>   0x0080 /* 1=Enable Extended Distance */</u></td></tr>
<tr><th id="72">72</th><td><u>#define <dfn class="macro" id="_M/BME1000_PSCR_ENERGY_DETECT_MASK" data-ref="_M/BME1000_PSCR_ENERGY_DETECT_MASK">BME1000_PSCR_ENERGY_DETECT_MASK</dfn>         0x0300</u></td></tr>
<tr><th id="73">73</th><td><u>#define <dfn class="macro" id="_M/BME1000_PSCR_ENERGY_DETECT_OFF" data-ref="_M/BME1000_PSCR_ENERGY_DETECT_OFF">BME1000_PSCR_ENERGY_DETECT_OFF</dfn>          0x0000 /* 00,01=Off */</u></td></tr>
<tr><th id="74">74</th><td><u>#define <dfn class="macro" id="_M/BME1000_PSCR_ENERGY_DETECT_RX" data-ref="_M/BME1000_PSCR_ENERGY_DETECT_RX">BME1000_PSCR_ENERGY_DETECT_RX</dfn>           0x0200 /* 10=Sense on Rx only (Energy Detect) */</u></td></tr>
<tr><th id="75">75</th><td><u>#define <dfn class="macro" id="_M/BME1000_PSCR_ENERGY_DETECT_RX_TM" data-ref="_M/BME1000_PSCR_ENERGY_DETECT_RX_TM">BME1000_PSCR_ENERGY_DETECT_RX_TM</dfn>        0x0300 /* 11=Sense and Tx NLP */</u></td></tr>
<tr><th id="76">76</th><td><u>#define <dfn class="macro" id="_M/BME1000_PSCR_FORCE_LINK_GOOD" data-ref="_M/BME1000_PSCR_FORCE_LINK_GOOD">BME1000_PSCR_FORCE_LINK_GOOD</dfn>            0x0400 /* 1=Force Link Good */</u></td></tr>
<tr><th id="77">77</th><td><u>#define <dfn class="macro" id="_M/BME1000_PSCR_DOWNSHIFT_ENABLE" data-ref="_M/BME1000_PSCR_DOWNSHIFT_ENABLE">BME1000_PSCR_DOWNSHIFT_ENABLE</dfn>           0x0800 /* 1=Enable Downshift */</u></td></tr>
<tr><th id="78">78</th><td><u>#define <dfn class="macro" id="_M/BME1000_PSCR_DOWNSHIFT_COUNTER_MASK" data-ref="_M/BME1000_PSCR_DOWNSHIFT_COUNTER_MASK">BME1000_PSCR_DOWNSHIFT_COUNTER_MASK</dfn>     0x7000</u></td></tr>
<tr><th id="79">79</th><td><u>#define <dfn class="macro" id="_M/BME1000_PSCR_DOWNSHIFT_COUNTER_SHIFT" data-ref="_M/BME1000_PSCR_DOWNSHIFT_COUNTER_SHIFT">BME1000_PSCR_DOWNSHIFT_COUNTER_SHIFT</dfn>    12</u></td></tr>
<tr><th id="80">80</th><td></td></tr>
<tr><th id="81">81</th><td><i>/* Extended Management Interface (EMI) Registers */</i></td></tr>
<tr><th id="82">82</th><td><u>#define <dfn class="macro" id="_M/I82579_EMI_ADDR" data-ref="_M/I82579_EMI_ADDR">I82579_EMI_ADDR</dfn>	0x10</u></td></tr>
<tr><th id="83">83</th><td><u>#define <dfn class="macro" id="_M/I82579_EMI_DATA" data-ref="_M/I82579_EMI_DATA">I82579_EMI_DATA</dfn>	0x11</u></td></tr>
<tr><th id="84">84</th><td><u>#define <dfn class="macro" id="_M/I82579_LPI_UPDATE_TIMER" data-ref="_M/I82579_LPI_UPDATE_TIMER">I82579_LPI_UPDATE_TIMER</dfn>	0x4805 /* in 40ns units + 40 ns base value */</u></td></tr>
<tr><th id="85">85</th><td><u>#define <dfn class="macro" id="_M/I82579_MSE_THRESHOLD" data-ref="_M/I82579_MSE_THRESHOLD">I82579_MSE_THRESHOLD</dfn>	0x084F /* 82579 Mean Square Error Threshold */</u></td></tr>
<tr><th id="86">86</th><td><u>#define <dfn class="macro" id="_M/I82577_MSE_THRESHOLD" data-ref="_M/I82577_MSE_THRESHOLD">I82577_MSE_THRESHOLD</dfn>	0x0887 /* 82577 Mean Square Error Threshold */</u></td></tr>
<tr><th id="87">87</th><td><u>#define <dfn class="macro" id="_M/I82579_MSE_LINK_DOWN" data-ref="_M/I82579_MSE_LINK_DOWN">I82579_MSE_LINK_DOWN</dfn>	0x2411 /* MSE count before dropping link */</u></td></tr>
<tr><th id="88">88</th><td><u>#define <dfn class="macro" id="_M/I82579_EEE_ADVERTISEMENT" data-ref="_M/I82579_EEE_ADVERTISEMENT">I82579_EEE_ADVERTISEMENT</dfn> 0x040e  /* IEEE MMD Register 7.60 */</u></td></tr>
<tr><th id="89">89</th><td><u>#define <dfn class="macro" id="_M/I82579_EEE_LP_ABILITY" data-ref="_M/I82579_EEE_LP_ABILITY">I82579_EEE_LP_ABILITY</dfn>	0x040f   /* IEEE MMD Register 7.61 */</u></td></tr>
<tr><th id="90">90</th><td><u>#define <dfn class="macro" id="_M/I82579_EEE_PCS_STATUS" data-ref="_M/I82579_EEE_PCS_STATUS">I82579_EEE_PCS_STATUS</dfn>	0x182e</u></td></tr>
<tr><th id="91">91</th><td><u>#define <dfn class="macro" id="_M/I82579_RX_CONFIG" data-ref="_M/I82579_RX_CONFIG">I82579_RX_CONFIG</dfn>	0x3412 /* Receive configuration */</u></td></tr>
<tr><th id="92">92</th><td><u>#define <dfn class="macro" id="_M/I82579_LPI_PLL_SHUT" data-ref="_M/I82579_LPI_PLL_SHUT">I82579_LPI_PLL_SHUT</dfn>	0x4412</u></td></tr>
<tr><th id="93">93</th><td><u>#define <dfn class="macro" id="_M/I82579_LPI_PLL_SHUT_100" data-ref="_M/I82579_LPI_PLL_SHUT_100">I82579_LPI_PLL_SHUT_100</dfn>	__BIT(2) /* 100M LPI PLL Shut Enable */</u></td></tr>
<tr><th id="94">94</th><td><u>#define <dfn class="macro" id="_M/I217_EEE_PCS_STATUS" data-ref="_M/I217_EEE_PCS_STATUS">I217_EEE_PCS_STATUS</dfn>	0x9401   /* IEEE MMD Register 3.1 */</u></td></tr>
<tr><th id="95">95</th><td><u>#define <dfn class="macro" id="_M/I217_EEE_CAPABILITY" data-ref="_M/I217_EEE_CAPABILITY">I217_EEE_CAPABILITY</dfn>	0x8000   /* IEEE MMD Register 3.20 */</u></td></tr>
<tr><th id="96">96</th><td><u>#define <dfn class="macro" id="_M/I217_EEE_ADVERTISEMENT" data-ref="_M/I217_EEE_ADVERTISEMENT">I217_EEE_ADVERTISEMENT</dfn>	0x8001   /* IEEE MMD Register 7.60 */</u></td></tr>
<tr><th id="97">97</th><td><u>#define <dfn class="macro" id="_M/I217_EEE_LP_ABILITY" data-ref="_M/I217_EEE_LP_ABILITY">I217_EEE_LP_ABILITY</dfn>	0x8002   /* IEEE MMD Register 7.61 */</u></td></tr>
<tr><th id="98">98</th><td><u>#define <dfn class="macro" id="_M/I217_RX_CONFIG" data-ref="_M/I217_RX_CONFIG">I217_RX_CONFIG</dfn>		0xb20c   /* Receive configuration */</u></td></tr>
<tr><th id="99">99</th><td></td></tr>
<tr><th id="100">100</th><td><i>/* BM PHY Copper Specific Status */</i></td></tr>
<tr><th id="101">101</th><td><u>#define <dfn class="macro" id="_M/BM_CS_STATUS" data-ref="_M/BM_CS_STATUS">BM_CS_STATUS</dfn>		BME1000_REG(0, 17)</u></td></tr>
<tr><th id="102">102</th><td><u>#define <dfn class="macro" id="_M/BM_CS_STATUS_LINK_UP" data-ref="_M/BM_CS_STATUS_LINK_UP">BM_CS_STATUS_LINK_UP</dfn>	0x0400</u></td></tr>
<tr><th id="103">103</th><td><u>#define <dfn class="macro" id="_M/BM_CS_STATUS_RESOLVED" data-ref="_M/BM_CS_STATUS_RESOLVED">BM_CS_STATUS_RESOLVED</dfn>	0x0800</u></td></tr>
<tr><th id="104">104</th><td><u>#define <dfn class="macro" id="_M/BM_CS_STATUS_SPEED_MASK" data-ref="_M/BM_CS_STATUS_SPEED_MASK">BM_CS_STATUS_SPEED_MASK</dfn>	0xC000</u></td></tr>
<tr><th id="105">105</th><td><u>#define <dfn class="macro" id="_M/BM_CS_STATUS_SPEED_1000" data-ref="_M/BM_CS_STATUS_SPEED_1000">BM_CS_STATUS_SPEED_1000</dfn>	0x8000</u></td></tr>
<tr><th id="106">106</th><td></td></tr>
<tr><th id="107">107</th><td><u>#define <dfn class="macro" id="_M/BME1000_PHY_PAGE_SELECT" data-ref="_M/BME1000_PHY_PAGE_SELECT">BME1000_PHY_PAGE_SELECT</dfn>	BME1000_REG(0, 22) /* Page Select */</u></td></tr>
<tr><th id="108">108</th><td></td></tr>
<tr><th id="109">109</th><td><u>#define <dfn class="macro" id="_M/BME1000_BIAS_SETTING" data-ref="_M/BME1000_BIAS_SETTING">BME1000_BIAS_SETTING</dfn>	29</u></td></tr>
<tr><th id="110">110</th><td><u>#define <dfn class="macro" id="_M/BME1000_BIAS_SETTING2" data-ref="_M/BME1000_BIAS_SETTING2">BME1000_BIAS_SETTING2</dfn>	30</u></td></tr>
<tr><th id="111">111</th><td></td></tr>
<tr><th id="112">112</th><td><u>#define	<dfn class="macro" id="_M/I82578_ADDR_REG" data-ref="_M/I82578_ADDR_REG">I82578_ADDR_REG</dfn>		29</u></td></tr>
<tr><th id="113">113</th><td><u>#define	<dfn class="macro" id="_M/I82577_ADDR_REG" data-ref="_M/I82577_ADDR_REG">I82577_ADDR_REG</dfn>		16</u></td></tr>
<tr><th id="114">114</th><td><u>#define	<dfn class="macro" id="_M/I82577_CFG_REG" data-ref="_M/I82577_CFG_REG">I82577_CFG_REG</dfn>		22</u></td></tr>
<tr><th id="115">115</th><td></td></tr>
<tr><th id="116">116</th><td><u>#define <dfn class="macro" id="_M/HV_INTC_FC_PAGE_START" data-ref="_M/HV_INTC_FC_PAGE_START">HV_INTC_FC_PAGE_START</dfn>	768</u></td></tr>
<tr><th id="117">117</th><td><u>#define	<dfn class="macro" id="_M/BM_PORT_CTRL_PAGE" data-ref="_M/BM_PORT_CTRL_PAGE">BM_PORT_CTRL_PAGE</dfn>	769</u></td></tr>
<tr><th id="118">118</th><td></td></tr>
<tr><th id="119">119</th><td><u>#define <dfn class="macro" id="_M/HV_OEM_BITS" data-ref="_M/HV_OEM_BITS">HV_OEM_BITS</dfn>		BME1000_REG(0, 25)</u></td></tr>
<tr><th id="120">120</th><td><u>#define <dfn class="macro" id="_M/HV_OEM_BITS_LPLU" data-ref="_M/HV_OEM_BITS_LPLU">HV_OEM_BITS_LPLU</dfn>	(1 &lt;&lt; 2)</u></td></tr>
<tr><th id="121">121</th><td><u>#define <dfn class="macro" id="_M/HV_OEM_BITS_A1KDIS" data-ref="_M/HV_OEM_BITS_A1KDIS">HV_OEM_BITS_A1KDIS</dfn>	(1 &lt;&lt; 6)</u></td></tr>
<tr><th id="122">122</th><td><u>#define <dfn class="macro" id="_M/HV_OEM_BITS_ANEGNOW" data-ref="_M/HV_OEM_BITS_ANEGNOW">HV_OEM_BITS_ANEGNOW</dfn>	(1 &lt;&lt; 10)</u></td></tr>
<tr><th id="123">123</th><td></td></tr>
<tr><th id="124">124</th><td><i>/* 82577 Mobile Phy Status Register */</i></td></tr>
<tr><th id="125">125</th><td><u>#define <dfn class="macro" id="_M/HV_M_STATUS" data-ref="_M/HV_M_STATUS">HV_M_STATUS</dfn>		BME1000_REG(0, 26)</u></td></tr>
<tr><th id="126">126</th><td><u>#define <dfn class="macro" id="_M/HV_M_STATUS_AUTONEG_COMPLETE" data-ref="_M/HV_M_STATUS_AUTONEG_COMPLETE">HV_M_STATUS_AUTONEG_COMPLETE</dfn> 0x1000</u></td></tr>
<tr><th id="127">127</th><td><u>#define <dfn class="macro" id="_M/HV_M_STATUS_SPEED_MASK" data-ref="_M/HV_M_STATUS_SPEED_MASK">HV_M_STATUS_SPEED_MASK</dfn>	0x0300</u></td></tr>
<tr><th id="128">128</th><td><u>#define <dfn class="macro" id="_M/HV_M_STATUS_SPEED_1000" data-ref="_M/HV_M_STATUS_SPEED_1000">HV_M_STATUS_SPEED_1000</dfn>	0x0200</u></td></tr>
<tr><th id="129">129</th><td><u>#define <dfn class="macro" id="_M/HV_M_STATUS_SPEED_100" data-ref="_M/HV_M_STATUS_SPEED_100">HV_M_STATUS_SPEED_100</dfn>	0x0100</u></td></tr>
<tr><th id="130">130</th><td><u>#define <dfn class="macro" id="_M/HV_M_STATUS_LINK_UP" data-ref="_M/HV_M_STATUS_LINK_UP">HV_M_STATUS_LINK_UP</dfn>	0x0040</u></td></tr>
<tr><th id="131">131</th><td></td></tr>
<tr><th id="132">132</th><td><u>#define <dfn class="macro" id="_M/HV_LED_CONFIG" data-ref="_M/HV_LED_CONFIG">HV_LED_CONFIG</dfn>		BME1000_REG(0, 30)</u></td></tr>
<tr><th id="133">133</th><td></td></tr>
<tr><th id="134">134</th><td><u>#define	<dfn class="macro" id="_M/HV_KMRN_MODE_CTRL" data-ref="_M/HV_KMRN_MODE_CTRL">HV_KMRN_MODE_CTRL</dfn>	BME1000_REG(BM_PORT_CTRL_PAGE, 16)</u></td></tr>
<tr><th id="135">135</th><td><u>#define	<dfn class="macro" id="_M/HV_KMRN_MDIO_SLOW" data-ref="_M/HV_KMRN_MDIO_SLOW">HV_KMRN_MDIO_SLOW</dfn>	0x0400</u></td></tr>
<tr><th id="136">136</th><td></td></tr>
<tr><th id="137">137</th><td><u>#define	<dfn class="macro" id="_M/BM_PORT_GEN_CFG" data-ref="_M/BM_PORT_GEN_CFG">BM_PORT_GEN_CFG</dfn>		BME1000_REG(BM_PORT_CTRL_PAGE, 17)</u></td></tr>
<tr><th id="138">138</th><td></td></tr>
<tr><th id="139">139</th><td><u>#define	<dfn class="macro" id="_M/CV_SMB_CTRL" data-ref="_M/CV_SMB_CTRL">CV_SMB_CTRL</dfn>		BME1000_REG(BM_PORT_CTRL_PAGE, 23)</u></td></tr>
<tr><th id="140">140</th><td><u>#define	<dfn class="macro" id="_M/CV_SMB_CTRL_FORCE_SMBUS" data-ref="_M/CV_SMB_CTRL_FORCE_SMBUS">CV_SMB_CTRL_FORCE_SMBUS</dfn>	__BIT(0)</u></td></tr>
<tr><th id="141">141</th><td></td></tr>
<tr><th id="142">142</th><td><u>#define	<dfn class="macro" id="_M/BM_RATE_ADAPTATION_CTRL" data-ref="_M/BM_RATE_ADAPTATION_CTRL">BM_RATE_ADAPTATION_CTRL</dfn>	BME1000_REG(BM_PORT_CTRL_PAGE, 25)</u></td></tr>
<tr><th id="143">143</th><td><u>#define	<dfn class="macro" id="_M/BM_RATE_ADAPTATION_CTRL_RX_RXDV_PRE" data-ref="_M/BM_RATE_ADAPTATION_CTRL_RX_RXDV_PRE">BM_RATE_ADAPTATION_CTRL_RX_RXDV_PRE</dfn>	__BIT(8)</u></td></tr>
<tr><th id="144">144</th><td><u>#define	<dfn class="macro" id="_M/BM_RATE_ADAPTATION_CTRL_RX_CRS_PRE" data-ref="_M/BM_RATE_ADAPTATION_CTRL_RX_CRS_PRE">BM_RATE_ADAPTATION_CTRL_RX_CRS_PRE</dfn>	__BIT(7)</u></td></tr>
<tr><th id="145">145</th><td></td></tr>
<tr><th id="146">146</th><td><i>/* KMRN FIFO Control and Status */</i></td></tr>
<tr><th id="147">147</th><td><u>#define <dfn class="macro" id="_M/HV_KMRN_FIFO_CTRLSTA" data-ref="_M/HV_KMRN_FIFO_CTRLSTA">HV_KMRN_FIFO_CTRLSTA</dfn>			BME1000_REG(770, 16)</u></td></tr>
<tr><th id="148">148</th><td><u>#define <dfn class="macro" id="_M/HV_KMRN_FIFO_CTRLSTA_PREAMBLE_MASK" data-ref="_M/HV_KMRN_FIFO_CTRLSTA_PREAMBLE_MASK">HV_KMRN_FIFO_CTRLSTA_PREAMBLE_MASK</dfn>	0x7000</u></td></tr>
<tr><th id="149">149</th><td><u>#define <dfn class="macro" id="_M/HV_KMRN_FIFO_CTRLSTA_PREAMBLE_SHIFT" data-ref="_M/HV_KMRN_FIFO_CTRLSTA_PREAMBLE_SHIFT">HV_KMRN_FIFO_CTRLSTA_PREAMBLE_SHIFT</dfn>	12</u></td></tr>
<tr><th id="150">150</th><td></td></tr>
<tr><th id="151">151</th><td><u>#define	<dfn class="macro" id="_M/HV_PM_CTRL" data-ref="_M/HV_PM_CTRL">HV_PM_CTRL</dfn>		BME1000_REG(770, 17)</u></td></tr>
<tr><th id="152">152</th><td><u>#define <dfn class="macro" id="_M/HV_PM_CTRL_K1_CLK_REQ" data-ref="_M/HV_PM_CTRL_K1_CLK_REQ">HV_PM_CTRL_K1_CLK_REQ</dfn>	__BIT(9)</u></td></tr>
<tr><th id="153">153</th><td><u>#define	<dfn class="macro" id="_M/HV_PM_CTRL_K1_ENA" data-ref="_M/HV_PM_CTRL_K1_ENA">HV_PM_CTRL_K1_ENA</dfn>	__BIT(14)</u></td></tr>
<tr><th id="154">154</th><td></td></tr>
<tr><th id="155">155</th><td><u>#define	<dfn class="macro" id="_M/I217_INBAND_CTRL" data-ref="_M/I217_INBAND_CTRL">I217_INBAND_CTRL</dfn>	BME1000_REG(770, 18)</u></td></tr>
<tr><th id="156">156</th><td><u>#define	<dfn class="macro" id="_M/I217_INBAND_CTRL_LINK_STAT_TX_TIMEOUT_MASK" data-ref="_M/I217_INBAND_CTRL_LINK_STAT_TX_TIMEOUT_MASK">I217_INBAND_CTRL_LINK_STAT_TX_TIMEOUT_MASK</dfn>	0x3f00</u></td></tr>
<tr><th id="157">157</th><td><u>#define	<dfn class="macro" id="_M/I217_INBAND_CTRL_LINK_STAT_TX_TIMEOUT_SHIFT" data-ref="_M/I217_INBAND_CTRL_LINK_STAT_TX_TIMEOUT_SHIFT">I217_INBAND_CTRL_LINK_STAT_TX_TIMEOUT_SHIFT</dfn>	8</u></td></tr>
<tr><th id="158">158</th><td></td></tr>
<tr><th id="159">159</th><td><u>#define	<dfn class="macro" id="_M/IGP3_KMRN_DIAG" data-ref="_M/IGP3_KMRN_DIAG">IGP3_KMRN_DIAG</dfn>		BME1000_REG(770, 19)</u></td></tr>
<tr><th id="160">160</th><td><u>#define	<dfn class="macro" id="_M/IGP3_KMRN_DIAG_PCS_LOCK_LOSS" data-ref="_M/IGP3_KMRN_DIAG_PCS_LOCK_LOSS">IGP3_KMRN_DIAG_PCS_LOCK_LOSS</dfn>	(1 &lt;&lt; 1)</u></td></tr>
<tr><th id="161">161</th><td></td></tr>
<tr><th id="162">162</th><td><u>#define	<dfn class="macro" id="_M/I217_LPI_GPIO_CTRL" data-ref="_M/I217_LPI_GPIO_CTRL">I217_LPI_GPIO_CTRL</dfn>	BME1000_REG(772, 18)</u></td></tr>
<tr><th id="163">163</th><td><u>#define	<dfn class="macro" id="_M/I217_LPI_GPIO_CTRL_AUTO_EN_LPI" data-ref="_M/I217_LPI_GPIO_CTRL_AUTO_EN_LPI">I217_LPI_GPIO_CTRL_AUTO_EN_LPI</dfn>	__BIT(11)</u></td></tr>
<tr><th id="164">164</th><td></td></tr>
<tr><th id="165">165</th><td><u>#define	<dfn class="macro" id="_M/I82579_LPI_CTRL" data-ref="_M/I82579_LPI_CTRL">I82579_LPI_CTRL</dfn>		BME1000_REG(772, 20)</u></td></tr>
<tr><th id="166">166</th><td><u>#define	<dfn class="macro" id="_M/I82579_LPI_CTRL_ENABLE" data-ref="_M/I82579_LPI_CTRL_ENABLE">I82579_LPI_CTRL_ENABLE</dfn>	__BITS(14, 13)</u></td></tr>
<tr><th id="167">167</th><td><u>#define	<dfn class="macro" id="_M/I82579_LPI_CTRL_EN_100" data-ref="_M/I82579_LPI_CTRL_EN_100">I82579_LPI_CTRL_EN_100</dfn>	__BIT(13)</u></td></tr>
<tr><th id="168">168</th><td><u>#define	<dfn class="macro" id="_M/I82579_LPI_CTRL_EN_1000" data-ref="_M/I82579_LPI_CTRL_EN_1000">I82579_LPI_CTRL_EN_1000</dfn>	__BIT(14)</u></td></tr>
<tr><th id="169">169</th><td></td></tr>
<tr><th id="170">170</th><td><u>#define	<dfn class="macro" id="_M/I217_MEMPWR" data-ref="_M/I217_MEMPWR">I217_MEMPWR</dfn>		BME1000_REG(772, 26)</u></td></tr>
<tr><th id="171">171</th><td><u>#define	<dfn class="macro" id="_M/I217_MEMPWR_DISABLE_SMB_RELEASE" data-ref="_M/I217_MEMPWR_DISABLE_SMB_RELEASE">I217_MEMPWR_DISABLE_SMB_RELEASE</dfn>		0x0010</u></td></tr>
<tr><th id="172">172</th><td></td></tr>
<tr><th id="173">173</th><td><u>#define <dfn class="macro" id="_M/I217_PLL_CLOCK_GATE_REG" data-ref="_M/I217_PLL_CLOCK_GATE_REG">I217_PLL_CLOCK_GATE_REG</dfn>	BME1000_REG(772, 28)</u></td></tr>
<tr><th id="174">174</th><td><u>#define <dfn class="macro" id="_M/I217_PLL_CLOCK_GATE_MASK" data-ref="_M/I217_PLL_CLOCK_GATE_MASK">I217_PLL_CLOCK_GATE_MASK</dfn>	0x07FF</u></td></tr>
<tr><th id="175">175</th><td></td></tr>
<tr><th id="176">176</th><td><u>#define	<dfn class="macro" id="_M/I217_CFGREG" data-ref="_M/I217_CFGREG">I217_CFGREG</dfn>		BME1000_REG(772, 29)</u></td></tr>
<tr><th id="177">177</th><td><u>#define <dfn class="macro" id="_M/I217_CGFREG_ENABLE_MTA_RESET" data-ref="_M/I217_CGFREG_ENABLE_MTA_RESET">I217_CGFREG_ENABLE_MTA_RESET</dfn>	0x0002</u></td></tr>
<tr><th id="178">178</th><td></td></tr>
<tr><th id="179">179</th><td><u>#define <dfn class="macro" id="_M/HV_MUX_DATA_CTRL" data-ref="_M/HV_MUX_DATA_CTRL">HV_MUX_DATA_CTRL</dfn>	BME1000_REG(776, 16)</u></td></tr>
<tr><th id="180">180</th><td><u>#define <dfn class="macro" id="_M/HV_MUX_DATA_CTRL_FORCE_SPEED" data-ref="_M/HV_MUX_DATA_CTRL_FORCE_SPEED">HV_MUX_DATA_CTRL_FORCE_SPEED</dfn>	(1 &lt;&lt; 2)</u></td></tr>
<tr><th id="181">181</th><td><u>#define <dfn class="macro" id="_M/HV_MUX_DATA_CTRL_GEN_TO_MAC" data-ref="_M/HV_MUX_DATA_CTRL_GEN_TO_MAC">HV_MUX_DATA_CTRL_GEN_TO_MAC</dfn>	(1 &lt;&lt; 10)</u></td></tr>
<tr><th id="182">182</th><td></td></tr>
<tr><th id="183">183</th><td><u>#define <dfn class="macro" id="_M/I219_UNKNOWN1" data-ref="_M/I219_UNKNOWN1">I219_UNKNOWN1</dfn>		BME1000_REG(776, 20)</u></td></tr>
<tr><th id="184">184</th><td></td></tr>
<tr><th id="185">185</th><td><u>#define <dfn class="macro" id="_M/I218_ULP_CONFIG1" data-ref="_M/I218_ULP_CONFIG1">I218_ULP_CONFIG1</dfn>	BME1000_REG(779, 16)</u></td></tr>
<tr><th id="186">186</th><td><u>#define <dfn class="macro" id="_M/I218_ULP_CONFIG1_START" data-ref="_M/I218_ULP_CONFIG1_START">I218_ULP_CONFIG1_START</dfn>		__BIT(0)</u></td></tr>
<tr><th id="187">187</th><td><u>#define <dfn class="macro" id="_M/I218_ULP_CONFIG1_IND" data-ref="_M/I218_ULP_CONFIG1_IND">I218_ULP_CONFIG1_IND</dfn>		__BIT(2)</u></td></tr>
<tr><th id="188">188</th><td><u>#define <dfn class="macro" id="_M/I218_ULP_CONFIG1_STICKY_ULP" data-ref="_M/I218_ULP_CONFIG1_STICKY_ULP">I218_ULP_CONFIG1_STICKY_ULP</dfn>	__BIT(4)</u></td></tr>
<tr><th id="189">189</th><td><u>#define <dfn class="macro" id="_M/I218_ULP_CONFIG1_INBAND_EXIT" data-ref="_M/I218_ULP_CONFIG1_INBAND_EXIT">I218_ULP_CONFIG1_INBAND_EXIT</dfn>	__BIT(5)</u></td></tr>
<tr><th id="190">190</th><td><u>#define <dfn class="macro" id="_M/I218_ULP_CONFIG1_WOL_HOST" data-ref="_M/I218_ULP_CONFIG1_WOL_HOST">I218_ULP_CONFIG1_WOL_HOST</dfn>	__BIT(6)</u></td></tr>
<tr><th id="191">191</th><td><u>#define <dfn class="macro" id="_M/I218_ULP_CONFIG1_RESET_TO_SMBUS" data-ref="_M/I218_ULP_CONFIG1_RESET_TO_SMBUS">I218_ULP_CONFIG1_RESET_TO_SMBUS</dfn>	__BIT(8)</u></td></tr>
<tr><th id="192">192</th><td><u>#define <dfn class="macro" id="_M/I218_ULP_CONFIG1_EN_ULP_LANPHYPC" data-ref="_M/I218_ULP_CONFIG1_EN_ULP_LANPHYPC">I218_ULP_CONFIG1_EN_ULP_LANPHYPC</dfn> __BIT(10)</u></td></tr>
<tr><th id="193">193</th><td><u>#define <dfn class="macro" id="_M/I218_ULP_CONFIG1_DIS_CLR_STICKY_ON_PERST" data-ref="_M/I218_ULP_CONFIG1_DIS_CLR_STICKY_ON_PERST">I218_ULP_CONFIG1_DIS_CLR_STICKY_ON_PERST</dfn> __BIT(11)</u></td></tr>
<tr><th id="194">194</th><td><u>#define <dfn class="macro" id="_M/I218_ULP_CONFIG1_DIS_SMB_PERST" data-ref="_M/I218_ULP_CONFIG1_DIS_SMB_PERST">I218_ULP_CONFIG1_DIS_SMB_PERST</dfn>	__BIT(12)</u></td></tr>
<tr><th id="195">195</th><td></td></tr>
<tr><th id="196">196</th><td><u>#define	<dfn class="macro" id="_M/BM_WUC_PAGE" data-ref="_M/BM_WUC_PAGE">BM_WUC_PAGE</dfn>		800</u></td></tr>
<tr><th id="197">197</th><td></td></tr>
<tr><th id="198">198</th><td><u>#define	<dfn class="macro" id="_M/BM_RCTL" data-ref="_M/BM_RCTL">BM_RCTL</dfn>			BME1000_REG(BM_WUC_PAGE, 0)</u></td></tr>
<tr><th id="199">199</th><td><u>#define <dfn class="macro" id="_M/BM_RCTL_UPE" data-ref="_M/BM_RCTL_UPE">BM_RCTL_UPE</dfn>		0x0001 /* Unicast Promiscuous Mode */</u></td></tr>
<tr><th id="200">200</th><td><u>#define <dfn class="macro" id="_M/BM_RCTL_MPE" data-ref="_M/BM_RCTL_MPE">BM_RCTL_MPE</dfn>		0x0002 /* Multicast Promiscuous Mode */</u></td></tr>
<tr><th id="201">201</th><td><u>#define <dfn class="macro" id="_M/BM_RCTL_MO_SHIFT" data-ref="_M/BM_RCTL_MO_SHIFT">BM_RCTL_MO_SHIFT</dfn>	3      /* Multicast Offset Shift */</u></td></tr>
<tr><th id="202">202</th><td><u>#define <dfn class="macro" id="_M/BM_RCTL_MO_MASK" data-ref="_M/BM_RCTL_MO_MASK">BM_RCTL_MO_MASK</dfn>		(3 &lt;&lt; 3) /* Multicast Offset Mask */</u></td></tr>
<tr><th id="203">203</th><td><u>#define <dfn class="macro" id="_M/BM_RCTL_BAM" data-ref="_M/BM_RCTL_BAM">BM_RCTL_BAM</dfn>		0x0020 /* Broadcast Accept Mode */</u></td></tr>
<tr><th id="204">204</th><td><u>#define <dfn class="macro" id="_M/BM_RCTL_PMCF" data-ref="_M/BM_RCTL_PMCF">BM_RCTL_PMCF</dfn>		0x0040 /* Pass MAC Control Frames */</u></td></tr>
<tr><th id="205">205</th><td><u>#define <dfn class="macro" id="_M/BM_RCTL_RFCE" data-ref="_M/BM_RCTL_RFCE">BM_RCTL_RFCE</dfn>		0x0080 /* Rx Flow Control Enable */</u></td></tr>
<tr><th id="206">206</th><td></td></tr>
<tr><th id="207">207</th><td><u>#define	<dfn class="macro" id="_M/BM_WUC" data-ref="_M/BM_WUC">BM_WUC</dfn>			BME1000_REG(BM_WUC_PAGE, 1)</u></td></tr>
<tr><th id="208">208</th><td><u>#define	<dfn class="macro" id="_M/BM_WUC_ADDRESS_OPCODE" data-ref="_M/BM_WUC_ADDRESS_OPCODE">BM_WUC_ADDRESS_OPCODE</dfn>	0x11</u></td></tr>
<tr><th id="209">209</th><td><u>#define	<dfn class="macro" id="_M/BM_WUC_DATA_OPCODE" data-ref="_M/BM_WUC_DATA_OPCODE">BM_WUC_DATA_OPCODE</dfn>	0x12</u></td></tr>
<tr><th id="210">210</th><td><u>#define	<dfn class="macro" id="_M/BM_WUC_ENABLE_PAGE" data-ref="_M/BM_WUC_ENABLE_PAGE">BM_WUC_ENABLE_PAGE</dfn>	BM_PORT_CTRL_PAGE</u></td></tr>
<tr><th id="211">211</th><td><u>#define	<dfn class="macro" id="_M/BM_WUC_ENABLE_REG" data-ref="_M/BM_WUC_ENABLE_REG">BM_WUC_ENABLE_REG</dfn>	17</u></td></tr>
<tr><th id="212">212</th><td><u>#define	<dfn class="macro" id="_M/BM_WUC_ENABLE_BIT" data-ref="_M/BM_WUC_ENABLE_BIT">BM_WUC_ENABLE_BIT</dfn>	(1 &lt;&lt; 2)</u></td></tr>
<tr><th id="213">213</th><td><u>#define	<dfn class="macro" id="_M/BM_WUC_HOST_WU_BIT" data-ref="_M/BM_WUC_HOST_WU_BIT">BM_WUC_HOST_WU_BIT</dfn>	(1 &lt;&lt; 4)</u></td></tr>
<tr><th id="214">214</th><td><u>#define	<dfn class="macro" id="_M/BM_WUC_ME_WU_BIT" data-ref="_M/BM_WUC_ME_WU_BIT">BM_WUC_ME_WU_BIT</dfn>	(1 &lt;&lt; 5)</u></td></tr>
<tr><th id="215">215</th><td></td></tr>
<tr><th id="216">216</th><td><u>#define	<dfn class="macro" id="_M/BM_WUFC" data-ref="_M/BM_WUFC">BM_WUFC</dfn>			BME1000_REG(BM_WUC_PAGE, 2)</u></td></tr>
<tr><th id="217">217</th><td></td></tr>
<tr><th id="218">218</th><td><u>#define	<dfn class="macro" id="_M/I217_PROXY_CTRL" data-ref="_M/I217_PROXY_CTRL">I217_PROXY_CTRL</dfn>		BME1000_REG(BM_WUC_PAGE, 70)</u></td></tr>
<tr><th id="219">219</th><td><u>#define <dfn class="macro" id="_M/I217_PROXY_CTRL_AUTO_DISABLE" data-ref="_M/I217_PROXY_CTRL_AUTO_DISABLE">I217_PROXY_CTRL_AUTO_DISABLE</dfn>	0x0080</u></td></tr>
<tr><th id="220">220</th><td></td></tr>
<tr><th id="221">221</th><td><u>#define <dfn class="macro" id="_M/BM_RAR_L" data-ref="_M/BM_RAR_L">BM_RAR_L</dfn>(_i)		(BME1000_REG(BM_WUC_PAGE, 16 + ((_i) &lt;&lt; 2)))</u></td></tr>
<tr><th id="222">222</th><td><u>#define <dfn class="macro" id="_M/BM_RAR_M" data-ref="_M/BM_RAR_M">BM_RAR_M</dfn>(_i)		(BME1000_REG(BM_WUC_PAGE, 17 + ((_i) &lt;&lt; 2)))</u></td></tr>
<tr><th id="223">223</th><td><u>#define <dfn class="macro" id="_M/BM_RAR_H" data-ref="_M/BM_RAR_H">BM_RAR_H</dfn>(_i)		(BME1000_REG(BM_WUC_PAGE, 18 + ((_i) &lt;&lt; 2)))</u></td></tr>
<tr><th id="224">224</th><td><u>#define <dfn class="macro" id="_M/BM_RAR_CTRL" data-ref="_M/BM_RAR_CTRL">BM_RAR_CTRL</dfn>(_i)		(BME1000_REG(BM_WUC_PAGE, 19 + ((_i) &lt;&lt; 2)))</u></td></tr>
<tr><th id="225">225</th><td><u>#define <dfn class="macro" id="_M/BM_MTA" data-ref="_M/BM_MTA">BM_MTA</dfn>(_i)		(BME1000_REG(BM_WUC_PAGE, 128 + ((_i) &lt;&lt; 1)))</u></td></tr>
<tr><th id="226">226</th><td></td></tr>
<tr><th id="227">227</th><td><u>#<span data-ppcond="38">endif</span> /* _DEV_MII_INBMPHYREG_H_ */</u></td></tr>
<tr><th id="228">228</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='ihphy.c.html'>netbsd/sys/dev/mii/ihphy.c</a><br/>Generated on <em>2019-Jul-19</em> from project netbsd revision <em>f9da89e0d</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
