#! /usr/local/Cellar/icarus-verilog/10.3/bin/vvp
:ivl_version "10.3 (stable)" "(v10_3)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7fce97616900 .scope module, "MEMtage_Sim" "MEMtage_Sim" 2 3;
 .timescale 0 0;
P_0x7fce9760b810 .param/l "finish_time" 0 2 5, +C4<00000000000000000000001011101110>;
P_0x7fce9760b850 .param/l "half_period" 0 2 4, +C4<00000000000000000000000000110010>;
v0x7fce9760b940_0 .var "EXMEMALUResult", 31 0;
v0x7fce9762bdf0_0 .net "EXMEMALUResultOut", 31 0, L_0x7fce9762cd30;  1 drivers
v0x7fce9762be90_0 .var "EXMEMDst", 4 0;
v0x7fce9762bf60_0 .net "EXMEMDstOut", 4 0, L_0x7fce9762cc40;  1 drivers
v0x7fce9762c010_0 .var "EXMEMMemRead", 0 0;
v0x7fce9762c120_0 .net "EXMEMMemReadOut", 0 0, L_0x7fce9762c3a0;  1 drivers
v0x7fce9762c1b0_0 .var "EXMEMMemWrite", 0 0;
v0x7fce9762c280_0 .var "EXMEMMemtoReg", 0 0;
v0x7fce9762c310_0 .var "EXMEMRegWrite", 0 0;
v0x7fce9762c420_0 .net "EXMEMRegWriteOut", 0 0, L_0x7fce9762cb50;  1 drivers
v0x7fce9762c4b0_0 .var "EXMEMWriteData", 31 0;
v0x7fce9762c580_0 .net "MEMWBALUResult", 31 0, v0x7fce9762b7b0_0;  1 drivers
v0x7fce9762c610_0 .net "MEMWBDst", 4 0, v0x7fce9762b840_0;  1 drivers
v0x7fce9762c6a0_0 .net "MEMWBMemtoReg", 0 0, v0x7fce9762b8e0_0;  1 drivers
v0x7fce9762c750_0 .net "MEMWBReadData", 31 0, v0x7fce9762b980_0;  1 drivers
v0x7fce9762c800_0 .net "MEMWBRegWrite", 0 0, v0x7fce9762ba30_0;  1 drivers
v0x7fce9762c8b0_0 .var "clock", 0 0;
v0x7fce9762ca80_0 .var/i "i", 31 0;
S_0x7fce976165d0 .scope module, "MEM" "MEMStage" 2 18, 3 3 0, S_0x7fce97616900;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "EXMEMDst"
    .port_info 1 /INPUT 1 "EXMEMMemWrite"
    .port_info 2 /INPUT 1 "EXMEMMemRead"
    .port_info 3 /INPUT 1 "EXMEMRegWrite"
    .port_info 4 /INPUT 1 "EXMEMMemtoReg"
    .port_info 5 /INPUT 32 "EXMEMWriteData"
    .port_info 6 /INPUT 32 "EXMEMALUResult"
    .port_info 7 /OUTPUT 1 "EXMEMMemReadOut"
    .port_info 8 /OUTPUT 1 "EXMEMRegWriteOut"
    .port_info 9 /OUTPUT 5 "EXMEMDstOut"
    .port_info 10 /OUTPUT 1 "MEMWBRegWrite"
    .port_info 11 /OUTPUT 1 "MEMWBMemtoReg"
    .port_info 12 /OUTPUT 32 "MEMWBReadData"
    .port_info 13 /OUTPUT 32 "MEMWBALUResult"
    .port_info 14 /OUTPUT 5 "MEMWBDst"
    .port_info 15 /OUTPUT 32 "EXMEMALUResultOut"
    .port_info 16 /INPUT 1 "clock"
L_0x7fce9762c3a0 .functor BUFZ 1, v0x7fce9762c010_0, C4<0>, C4<0>, C4<0>;
L_0x7fce9762cb50 .functor BUFZ 1, v0x7fce9762c310_0, C4<0>, C4<0>, C4<0>;
L_0x7fce9762cc40 .functor BUFZ 5, v0x7fce9762be90_0, C4<00000>, C4<00000>, C4<00000>;
L_0x7fce9762cd30 .functor BUFZ 32, v0x7fce9760b940_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7fce9762af90_0 .net "EXMEMALUResult", 31 0, v0x7fce9760b940_0;  1 drivers
v0x7fce9762b020_0 .net "EXMEMALUResultOut", 31 0, L_0x7fce9762cd30;  alias, 1 drivers
v0x7fce9762b0b0_0 .net "EXMEMDst", 4 0, v0x7fce9762be90_0;  1 drivers
v0x7fce9762b150_0 .net "EXMEMDstOut", 4 0, L_0x7fce9762cc40;  alias, 1 drivers
v0x7fce9762b200_0 .net "EXMEMMemRead", 0 0, v0x7fce9762c010_0;  1 drivers
v0x7fce9762b2d0_0 .net "EXMEMMemReadOut", 0 0, L_0x7fce9762c3a0;  alias, 1 drivers
v0x7fce9762b360_0 .net "EXMEMMemWrite", 0 0, v0x7fce9762c1b0_0;  1 drivers
v0x7fce9762b410_0 .net "EXMEMMemtoReg", 0 0, v0x7fce9762c280_0;  1 drivers
v0x7fce9762b4a0_0 .net "EXMEMRegWrite", 0 0, v0x7fce9762c310_0;  1 drivers
v0x7fce9762b5c0_0 .net "EXMEMRegWriteOut", 0 0, L_0x7fce9762cb50;  alias, 1 drivers
v0x7fce9762b660_0 .net "EXMEMWriteData", 31 0, v0x7fce9762c4b0_0;  1 drivers
v0x7fce9762b720_0 .net "MEMReadData", 31 0, v0x7fce9762a9b0_0;  1 drivers
v0x7fce9762b7b0_0 .var "MEMWBALUResult", 31 0;
v0x7fce9762b840_0 .var "MEMWBDst", 4 0;
v0x7fce9762b8e0_0 .var "MEMWBMemtoReg", 0 0;
v0x7fce9762b980_0 .var "MEMWBReadData", 31 0;
v0x7fce9762ba30_0 .var "MEMWBRegWrite", 0 0;
v0x7fce9762bbd0_0 .net "clock", 0 0, v0x7fce9762c8b0_0;  1 drivers
E_0x7fce97616730 .event posedge, v0x7fce9762acb0_0;
S_0x7fce976162a0 .scope module, "dm" "Data_Memory" 3 31, 4 1 0, S_0x7fce976165d0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "Address"
    .port_info 1 /INPUT 32 "WriteData"
    .port_info 2 /INPUT 1 "MemWrite"
    .port_info 3 /INPUT 1 "MemRead"
    .port_info 4 /OUTPUT 32 "ReadData"
    .port_info 5 /INPUT 1 "clock"
v0x7fce9760b6d0_0 .net "Address", 31 0, v0x7fce9760b940_0;  alias, 1 drivers
v0x7fce9762a860_0 .net "MemRead", 0 0, v0x7fce9762c010_0;  alias, 1 drivers
v0x7fce9762a900_0 .net "MemWrite", 0 0, v0x7fce9762c1b0_0;  alias, 1 drivers
v0x7fce9762a9b0_0 .var "ReadData", 31 0;
v0x7fce9762aa60_0 .net "WriteData", 31 0, v0x7fce9762c4b0_0;  alias, 1 drivers
v0x7fce9762ab50_0 .net *"_s5", 31 0, L_0x7fce9762cde0;  1 drivers
v0x7fce9762ac00_0 .net *"_s8", 29 0, L_0x7fce9762ce80;  1 drivers
v0x7fce9762acb0_0 .net "clock", 0 0, v0x7fce9762c8b0_0;  alias, 1 drivers
v0x7fce9762ad50 .array "dataMem", 1023 0, 31 0;
v0x7fce9762ae60_0 .var/i "i", 31 0;
E_0x7fce97616a60 .event edge, L_0x7fce9762cde0, v0x7fce9762a860_0, v0x7fce9760b6d0_0;
E_0x7fce9761a500 .event negedge, v0x7fce9762acb0_0;
L_0x7fce9762cde0 .array/port v0x7fce9762ad50, L_0x7fce9762ce80;
L_0x7fce9762ce80 .part v0x7fce9760b940_0, 2, 30;
    .scope S_0x7fce976162a0;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fce9762a9b0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fce9762ae60_0, 0, 32;
T_0.0 ;
    %load/vec4 v0x7fce9762ae60_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_0.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x7fce9762ae60_0;
    %store/vec4a v0x7fce9762ad50, 4, 0;
    %load/vec4 v0x7fce9762ae60_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fce9762ae60_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %end;
    .thread T_0;
    .scope S_0x7fce976162a0;
T_1 ;
    %wait E_0x7fce9761a500;
    %load/vec4 v0x7fce9762a900_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0x7fce9762aa60_0;
    %load/vec4 v0x7fce9760b6d0_0;
    %parti/s 30, 2, 3;
    %ix/vec4 4;
    %store/vec4a v0x7fce9762ad50, 4, 0;
T_1.0 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x7fce976162a0;
T_2 ;
    %wait E_0x7fce97616a60;
    %load/vec4 v0x7fce9762a860_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v0x7fce9760b6d0_0;
    %parti/s 30, 2, 3;
    %ix/vec4 4;
    %load/vec4a v0x7fce9762ad50, 4;
    %store/vec4 v0x7fce9762a9b0_0, 0, 32;
    %jmp T_2.1;
T_2.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fce9762a9b0_0, 0, 32;
T_2.1 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x7fce976165d0;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fce9762ba30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fce9762b8e0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fce9762b980_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fce9762b7b0_0, 0, 32;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7fce9762b840_0, 0, 5;
    %end;
    .thread T_3;
    .scope S_0x7fce976165d0;
T_4 ;
    %wait E_0x7fce97616730;
    %load/vec4 v0x7fce9762b4a0_0;
    %store/vec4 v0x7fce9762ba30_0, 0, 1;
    %load/vec4 v0x7fce9762b410_0;
    %store/vec4 v0x7fce9762b8e0_0, 0, 1;
    %load/vec4 v0x7fce9762b720_0;
    %store/vec4 v0x7fce9762b980_0, 0, 32;
    %load/vec4 v0x7fce9762af90_0;
    %store/vec4 v0x7fce9762b7b0_0, 0, 32;
    %load/vec4 v0x7fce9762b0b0_0;
    %store/vec4 v0x7fce9762b840_0, 0, 5;
    %jmp T_4;
    .thread T_4;
    .scope S_0x7fce97616900;
T_5 ;
    %delay 0, 0;
    %pushi/vec4 10, 0, 5;
    %store/vec4 v0x7fce9762be90_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fce9762c1b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fce9762c010_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fce9762c310_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fce9762c280_0, 0, 1;
    %pushi/vec4 305432421, 0, 32;
    %store/vec4 v0x7fce9762c4b0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fce9760b940_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fce9762c8b0_0, 0, 1;
    %delay 140, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fce9762c1b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fce9762c010_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fce9762c310_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fce9762c280_0, 0, 1;
    %pushi/vec4 12, 0, 32;
    %store/vec4 v0x7fce9760b940_0, 0, 32;
    %end;
    .thread T_5;
    .scope S_0x7fce97616900;
T_6 ;
    %delay 50, 0;
    %load/vec4 v0x7fce9762c8b0_0;
    %inv;
    %store/vec4 v0x7fce9762c8b0_0, 0, 1;
    %jmp T_6;
    .thread T_6;
    .scope S_0x7fce97616900;
T_7 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fce9762ca80_0, 0, 32;
    %end;
    .thread T_7;
    .scope S_0x7fce97616900;
T_8 ;
    %wait E_0x7fce97616730;
    %load/vec4 v0x7fce9762ca80_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fce9762ca80_0, 0, 32;
    %delay 50, 0;
    %load/vec4 v0x7fce9762ca80_0;
    %subi 1, 0, 32;
    %vpi_call 2 40 "$display", "between %d and %d clock, EXMEMDstOut = %b, MEM.EXMEMDst = %b, EXMEMMemReadOut = %b, EXMEMMemRead = %b, MEM.EXMEMMemRead = %b, EXMEMRegWriteOut = %b, MEMWBRegWrite = %b, MEMWBMemtoReg = %b, MEMWBReadData = %h, MEMWBALUResult = %h, MEMWBDst = %b, EXMEMALUResultOut = %h", S<0,vec4,s32>, v0x7fce9762ca80_0, v0x7fce9762bf60_0, v0x7fce9762b0b0_0, v0x7fce9762c120_0, v0x7fce9762c010_0, v0x7fce9762b200_0, v0x7fce9762c420_0, v0x7fce9762c800_0, v0x7fce9762c6a0_0, v0x7fce9762c750_0, v0x7fce9762c580_0, v0x7fce9762c610_0, v0x7fce9762bdf0_0 {1 0 0};
    %jmp T_8;
    .thread T_8;
    .scope S_0x7fce97616900;
T_9 ;
    %delay 750, 0;
    %vpi_call 2 46 "$finish" {0 0 0};
    %end;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "MEMStage_Sim.v";
    "./MEMStage.v";
    "./Data_Memory.v";
