<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p867" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_867{left:96px;bottom:47px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t2_867{left:808px;bottom:47px;letter-spacing:0.17px;}
#t3_867{left:96px;bottom:1116px;letter-spacing:-0.17px;word-spacing:2.66px;}
#t4_867{left:684px;bottom:1116px;letter-spacing:-0.17px;word-spacing:0.06px;}
#t5_867{left:96px;bottom:1038px;letter-spacing:0.12px;word-spacing:-0.44px;}
#t6_867{left:96px;bottom:1017px;letter-spacing:0.11px;word-spacing:-0.47px;}
#t7_867{left:96px;bottom:996px;letter-spacing:0.13px;word-spacing:-0.58px;}
#t8_867{left:96px;bottom:974px;letter-spacing:0.13px;word-spacing:-0.45px;}
#t9_867{left:96px;bottom:939px;letter-spacing:0.13px;word-spacing:-0.45px;}
#ta_867{left:96px;bottom:918px;letter-spacing:0.1px;word-spacing:-0.93px;}
#tb_867{left:96px;bottom:896px;letter-spacing:0.13px;word-spacing:-0.82px;}
#tc_867{left:96px;bottom:875px;letter-spacing:0.13px;word-spacing:-0.44px;}
#td_867{left:96px;bottom:853px;letter-spacing:0.12px;word-spacing:-0.45px;}
#te_867{left:559px;bottom:853px;letter-spacing:0.13px;word-spacing:-0.44px;}
#tf_867{left:96px;bottom:832px;letter-spacing:0.13px;word-spacing:-0.4px;}
#tg_867{left:96px;bottom:811px;letter-spacing:0.13px;word-spacing:-0.45px;}
#th_867{left:96px;bottom:789px;letter-spacing:0.06px;word-spacing:-0.42px;}
#ti_867{left:96px;bottom:754px;letter-spacing:0.12px;word-spacing:-0.93px;}
#tj_867{left:96px;bottom:733px;letter-spacing:0.12px;word-spacing:-0.51px;}
#tk_867{left:96px;bottom:711px;letter-spacing:0.13px;word-spacing:-0.42px;}
#tl_867{left:96px;bottom:690px;letter-spacing:0.13px;word-spacing:-0.47px;}
#tm_867{left:96px;bottom:668px;letter-spacing:0.11px;word-spacing:-0.47px;}
#tn_867{left:96px;bottom:647px;letter-spacing:0.13px;word-spacing:-0.45px;}
#to_867{left:96px;bottom:612px;letter-spacing:0.13px;word-spacing:-0.46px;}
#tp_867{left:96px;bottom:591px;letter-spacing:0.13px;word-spacing:-1.11px;}
#tq_867{left:96px;bottom:569px;letter-spacing:0.13px;word-spacing:-0.48px;}
#tr_867{left:96px;bottom:548px;letter-spacing:0.12px;word-spacing:-0.47px;}
#ts_867{left:96px;bottom:526px;letter-spacing:0.13px;word-spacing:-0.45px;}
#tt_867{left:96px;bottom:505px;letter-spacing:0.13px;word-spacing:-0.47px;}
#tu_867{left:96px;bottom:484px;letter-spacing:0.13px;word-spacing:-0.47px;}
#tv_867{left:96px;bottom:444px;letter-spacing:0.16px;word-spacing:0.01px;}
#tw_867{left:96px;bottom:415px;letter-spacing:0.13px;word-spacing:-0.45px;}
#tx_867{left:505px;bottom:415px;}
#ty_867{left:514px;bottom:415px;letter-spacing:0.12px;word-spacing:-0.45px;}
#tz_867{left:96px;bottom:393px;letter-spacing:0.13px;word-spacing:-0.6px;}
#t10_867{left:96px;bottom:372px;letter-spacing:0.13px;word-spacing:-0.45px;}
#t11_867{left:96px;bottom:351px;letter-spacing:0.12px;word-spacing:-0.34px;}
#t12_867{left:330px;bottom:351px;}
#t13_867{left:336px;bottom:351px;letter-spacing:0.09px;word-spacing:-0.42px;}
#t14_867{left:396px;bottom:12px;letter-spacing:0.16px;}

.s1_867{font-size:17px;font-family:Arial-Italic_62c;color:#000;}
.s2_867{font-size:18px;font-family:Arial-BoldItalic_623;color:#000;}
.s3_867{font-size:17px;font-family:Arial-BoldItalic_623;color:#000;}
.s4_867{font-size:18px;font-family:TimesNewRoman_61y;color:#000;}
.s5_867{font-size:18px;font-family:TimesNewRoman-Italic_626;color:#000;}
.s6_867{font-size:18px;font-family:Arial-Bold_61q;color:#000;}
.s7_867{font-size:18px;font-family:TimesNewRoman_627;color:#000;}
.s8_867{font-size:18px;font-family:Arial_62w;color:#00AB00;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts867" type="text/css" >

@font-face {
	font-family: Arial-BoldItalic_623;
	src: url("fonts/Arial-BoldItalic_623.woff") format("woff");
}

@font-face {
	font-family: Arial-Bold_61q;
	src: url("fonts/Arial-Bold_61q.woff") format("woff");
}

@font-face {
	font-family: Arial-Italic_62c;
	src: url("fonts/Arial-Italic_62c.woff") format("woff");
}

@font-face {
	font-family: Arial_62w;
	src: url("fonts/Arial_62w.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman-Italic_626;
	src: url("fonts/TimesNewRoman-Italic_626.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_61y;
	src: url("fonts/TimesNewRoman_61y.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_627;
	src: url("fonts/TimesNewRoman_627.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg867Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg867" style="-webkit-user-select: none;"><object width="935" height="1210" data="867/867.svg" type="image/svg+xml" id="pdf867" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_867" class="t s1_867">Software Debug and Performance Resources </span><span id="t2_867" class="t s2_867">412 </span>
<span id="t3_867" class="t s3_867">24593—Rev. 3.41—June 2023 </span><span id="t4_867" class="t s3_867">AMD64 Technology </span>
<span id="t5_867" class="t s4_867">For a given processor, all implemented performance counter registers can be read and written by </span>
<span id="t6_867" class="t s4_867">system software running at CPL = 0 using the RDMSR and WRMSR instructions, respectively. The </span>
<span id="t7_867" class="t s4_867">architecture also provides an instruction, RDPMC, which may be employed by user-mode software to </span>
<span id="t8_867" class="t s4_867">read the architected core, Northbridge, and L2 performance counters. </span>
<span id="t9_867" class="t s4_867">The RDPMC instruction loads the contents of the architected performance counter register specified </span>
<span id="ta_867" class="t s4_867">by the index value contained in the ECX register, into the EDX register and the EAX register. The high </span>
<span id="tb_867" class="t s4_867">32 bits are returned in EDX, and the low 32 bits are returned in EAX. RDPMC can be executed only at </span>
<span id="tc_867" class="t s4_867">CPL = 0, unless system software enables use of the instruction at all privilege levels. RDPMC can be </span>
<span id="td_867" class="t s4_867">enabled for use at all privilege levels by setting CR4[PCE] (the </span><span id="te_867" class="t s5_867">performance-monitor counter-enable </span>
<span id="tf_867" class="t s4_867">bit) to 1. When CR4[PCE] = 0 and CPL &gt; 0, attempts to execute RDPMC result in a general- </span>
<span id="tg_867" class="t s4_867">protection exception (#GP). For more information on the RDPMC instruction, see the instruction </span>
<span id="th_867" class="t s4_867">reference page in Volume 3 of this manual. </span>
<span id="ti_867" class="t s4_867">Writing the performance counters can be useful if software wants to count a specific number of events, </span>
<span id="tj_867" class="t s4_867">and then trigger an interrupt when that count is reached. An interrupt can be triggered when a </span>
<span id="tk_867" class="t s4_867">performance counter overflows (see “Counter Overflow” on page 421 for additional information). </span>
<span id="tl_867" class="t s4_867">Software should use the WRMSR instruction to load the count as a two’s-complement negative </span>
<span id="tm_867" class="t s4_867">number into the performance counter. This causes the counter to overflow after counting the </span>
<span id="tn_867" class="t s4_867">appropriate number of times. </span>
<span id="to_867" class="t s4_867">The performance counters are not guaranteed to produce identical measurements each time they are </span>
<span id="tp_867" class="t s4_867">used to measure a particular instruction sequence, and they should not be used to take measurements of </span>
<span id="tq_867" class="t s4_867">very small instruction sequences. The RDPMC instruction is not serializing, and it can be executed </span>
<span id="tr_867" class="t s4_867">out-of-order with respect to other instructions around it. Even when bound by serializing instructions, </span>
<span id="ts_867" class="t s4_867">the system environment at the time the instruction is executed can cause events to be counted before </span>
<span id="tt_867" class="t s4_867">the counter value is loaded into EDX:EAX. The following sections describe the core performance </span>
<span id="tu_867" class="t s4_867">event-select and the Northbridge performance event-select registers. </span>
<span id="tv_867" class="t s6_867">Core Performance Event-Select Registers </span>
<span id="tw_867" class="t s4_867">The core performance event-select registers (PerfEvtSel</span><span id="tx_867" class="t s5_867">n</span><span id="ty_867" class="t s4_867">) are 64-bit registers used to specify the </span>
<span id="tz_867" class="t s4_867">events counted by the core performance counters, and to control other aspects of their operation. Each </span>
<span id="t10_867" class="t s4_867">performance counter supported by the implementation has a corresponding event-select register that </span>
<span id="t11_867" class="t s4_867">controls its operation. Figure 13</span><span id="t12_867" class="t s7_867">-</span><span id="t13_867" class="t s4_867">11 below shows the format of the core PerfEvtSel register. </span>
<span id="t14_867" class="t s8_867">[AMD Public Use] </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
