# RISCV 32-bit RTL CPU Design

This repository contains the RTL design of a **32-bit single-cycle CPU**, implemented in Verilog and verified using Xilinx Vivado. The processor is inspired by MIPS/RISC-V architecture principles and supports a subset of R-type and I-type instructions.

# RISCV_32_RTL

![CPU_synthesis_picture](https://github.com/user-attachments/assets/47b53ce0-1d1e-4cbc-953d-b07b1fb17403)
