platform=xilinx_u200_xdma_201830_2
debug=1
save-temps=1
profile_kernel=data:all:all:all

[connectivity]
nk=spdmm:18:spdmm_1_1.spdmm_1_2.spdmm_1_3.spdmm_1_4.spdmm_1_5.spdmm_1_6.spdmm_1_7.spdmm_2_1.spdmm_2_2.spdmm_2_3.spdmm_2_4.spdmm_3_1.spdmm_3_2.spdmm_3_3.spdmm_3_4.spdmm_3_5.spdmm_3_6.spdmm_3_7

sp=spdmm_1_1.m_axi_gmem0:DDR[0]
sp=spdmm_1_1.m_axi_gmem1:DDR[0]
sp=spdmm_1_1.m_axi_gmem2:DDR[0]

sp=spdmm_1_2.m_axi_gmem0:DDR[0]
sp=spdmm_1_2.m_axi_gmem1:DDR[0]
sp=spdmm_1_2.m_axi_gmem2:DDR[0]

sp=spdmm_1_3.m_axi_gmem0:DDR[0]
sp=spdmm_1_3.m_axi_gmem1:DDR[0]
sp=spdmm_1_3.m_axi_gmem2:DDR[0]

sp=spdmm_1_4.m_axi_gmem0:DDR[0]
sp=spdmm_1_4.m_axi_gmem1:PLRAM[0]
sp=spdmm_1_4.m_axi_gmem2:DDR[0]

sp=spdmm_1_5.m_axi_gmem0:DDR[0]
sp=spdmm_1_5.m_axi_gmem1:PLRAM[0]
sp=spdmm_1_5.m_axi_gmem2:DDR[0]

sp=spdmm_1_6.m_axi_gmem0:DDR[1]
sp=spdmm_1_6.m_axi_gmem1:DDR[1]
sp=spdmm_1_6.m_axi_gmem2:DDR[1]

sp=spdmm_1_7.m_axi_gmem0:DDR[1]
sp=spdmm_1_7.m_axi_gmem1:DDR[1]
sp=spdmm_1_7.m_axi_gmem2:DDR[1]

sp=spdmm_2_1.m_axi_gmem0:DDR[1]
sp=spdmm_2_1.m_axi_gmem1:DDR[1]
sp=spdmm_2_1.m_axi_gmem2:DDR[1]

sp=spdmm_2_2.m_axi_gmem0:DDR[2]
sp=spdmm_2_2.m_axi_gmem1:DDR[2]
sp=spdmm_2_2.m_axi_gmem2:DDR[2]

sp=spdmm_2_3.m_axi_gmem0:DDR[2]
sp=spdmm_2_3.m_axi_gmem1:DDR[2]
sp=spdmm_2_3.m_axi_gmem2:DDR[2]

sp=spdmm_2_4.m_axi_gmem0:DDR[2]
sp=spdmm_2_4.m_axi_gmem1:DDR[2]
sp=spdmm_2_4.m_axi_gmem2:DDR[2]


sp=spdmm_3_1.m_axi_gmem0:DDR[2]
sp=spdmm_3_1.m_axi_gmem1:DDR[2]
sp=spdmm_3_1.m_axi_gmem2:DDR[2]

sp=spdmm_3_2.m_axi_gmem0:DDR[2]
sp=spdmm_3_2.m_axi_gmem1:DDR[2]
sp=spdmm_3_2.m_axi_gmem2:DDR[2]

sp=spdmm_3_3.m_axi_gmem0:DDR[3]
sp=spdmm_3_3.m_axi_gmem1:DDR[3]
sp=spdmm_3_3.m_axi_gmem2:DDR[3]

sp=spdmm_3_4.m_axi_gmem0:DDR[3]
sp=spdmm_3_4.m_axi_gmem1:DDR[3]
sp=spdmm_3_4.m_axi_gmem2:DDR[3]

sp=spdmm_3_5.m_axi_gmem0:DDR[3]
sp=spdmm_3_5.m_axi_gmem1:DDR[3]
sp=spdmm_3_5.m_axi_gmem2:DDR[3]

sp=spdmm_3_6.m_axi_gmem0:DDR[3]
sp=spdmm_3_6.m_axi_gmem1:PLRAM[2]
sp=spdmm_3_6.m_axi_gmem2:DDR[3]

sp=spdmm_3_7.m_axi_gmem0:DDR[3]
sp=spdmm_3_7.m_axi_gmem1:PLRAM[2]
sp=spdmm_3_7.m_axi_gmem2:DDR[3]


slr=spdmm_1_1:SLR0
slr=spdmm_1_2:SLR0
slr=spdmm_1_3:SLR0
slr=spdmm_1_4:SLR0
slr=spdmm_1_5:SLR0
slr=spdmm_1_6:SLR0
slr=spdmm_1_7:SLR0
slr=spdmm_2_1:SLR1
slr=spdmm_2_2:SLR1
slr=spdmm_2_3:SLR1
slr=spdmm_2_4:SLR1
slr=spdmm_3_1:SLR2
slr=spdmm_3_2:SLR2
slr=spdmm_3_3:SLR2
slr=spdmm_3_4:SLR2
slr=spdmm_3_5:SLR2
slr=spdmm_3_6:SLR2
slr=spdmm_3_7:SLR2

nk=mmult:2:mmult_1.mmult_2

sp=mmult_1.m_axi_gmem0:DDR[0]
sp=mmult_2.m_axi_gmem0:DDR[3]

slr=mmult_1:SLR0
slr=mmult_2:SLR2

[hls]

clock=250000000:spdmm_1_1
clock=250000000:spdmm_1_2
clock=250000000:spdmm_1_3
clock=250000000:spdmm_1_4
clock=250000000:spdmm_1_5
clock=250000000:spdmm_1_6
clock=250000000:spdmm_1_7
clock=250000000:spdmm_2_1
clock=250000000:spdmm_2_2
clock=250000000:spdmm_2_3
clock=250000000:spdmm_2_4
clock=250000000:spdmm_3_1
clock=250000000:spdmm_3_2
clock=250000000:spdmm_3_3
clock=250000000:spdmm_3_4
clock=250000000:spdmm_3_5
clock=250000000:spdmm_3_6
clock=250000000:spdmm_3_7

clock=250000000:mmult_1
clock=250000000:mmult_2

[vivado]
prop=run.impl_1.STEPS.PLACE_DESIGN.ARGS.DIRECTIVE=AltSpreadLogic_high
