
../netlist/top_pipe_syn.v

-v ../model/SRAM256x32s_m.v


-v /usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v
