`timescale 1ps / 1ps
module module_0 (
    id_1,
    id_2,
    id_3
);
  input id_3;
  output id_2;
  input id_1;
  id_4 id_5 (
      .id_1((id_3)),
      .id_1(id_2),
      .id_3(id_3),
      .id_2(id_1)
  );
  logic id_6;
endmodule
