$date
	Sat Oct 22 22:24:42 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#722489
b1101 !
1"
#722490
b1101 &
b1101 %
1$
#722491
0"
#722494
b101000 &
b101000 %
#722498
b10100 &
b10100 %
#722502
b1010 &
b1010 %
#722506
b101 &
b101 %
#722510
b10000 &
b10000 %
#722514
b1000 &
b1000 %
#722518
b100 &
b100 %
#722522
b10 &
b10 %
#722526
b1 &
1#
b1 %
#722530
b0 &
b0 %
0#
0$
#1769440
b11110 !
1"
#1769442
b11110 &
b11110 %
1$
#1769443
0"
#1769446
b1111 &
b1111 %
#1769450
b101110 &
b101110 %
#1769454
b10111 &
b10111 %
#1769458
b1000110 &
b1000110 %
#1769462
b100011 &
b100011 %
#1769466
b1101010 &
b1101010 %
#1769470
b110101 &
b110101 %
#1769474
b10100000 &
b10100000 %
#1769478
b1010000 &
b1010000 %
#1769482
b101000 &
b101000 %
#1769486
b10100 &
b10100 %
#1769490
b1010 &
b1010 %
#1769494
b101 &
b101 %
#1769498
b10000 &
b10000 %
#1769502
b1000 &
b1000 %
#1769506
b100 &
b100 %
#1769510
b10 &
b10 %
#1769514
b1 &
b1 %
1#
#1769518
b0 &
0#
b0 %
0$
#2766671
b1010 !
1"
#2766674
b1010 &
b1010 %
1$
#2766675
0"
#2766678
b101 &
b101 %
#2766682
b10000 &
b10000 %
#2766686
b1000 &
b1000 %
#2766690
b100 &
b100 %
#2766694
b10 &
b10 %
#2766698
b1 &
b1 %
1#
#2766702
b0 &
0#
b0 %
0$
#4500012
