{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1598197974529 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1598197974536 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Aug 23 10:52:54 2020 " "Processing started: Sun Aug 23 10:52:54 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1598197974536 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598197974536 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off square_mpt_test -c square_mpt_test " "Command: quartus_map --read_settings_files=on --write_settings_files=off square_mpt_test -c square_mpt_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598197974536 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "16 " "Parallel compilation is enabled and will use up to 16 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1598197975909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/shuai/onedrive - uw-madison/fumpy/test/4_square_mtp_test/rtl/uart/posedgedect_single.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/shuai/onedrive - uw-madison/fumpy/test/4_square_mtp_test/rtl/uart/posedgedect_single.v" { { "Info" "ISGN_ENTITY_NAME" "1 posedgeDect_single " "Found entity 1: posedgeDect_single" {  } { { "../rtl/UART/posedgeDect_single.v" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/rtl/UART/posedgeDect_single.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598197982386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598197982386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/shuai/onedrive - uw-madison/fumpy/test/4_square_mtp_test/rtl/square_mpt_test.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/shuai/onedrive - uw-madison/fumpy/test/4_square_mtp_test/rtl/square_mpt_test.sv" { { "Info" "ISGN_ENTITY_NAME" "1 square_mpt_test " "Found entity 1: square_mpt_test" {  } { { "../rtl/square_mpt_test.sv" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/rtl/square_mpt_test.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598197982404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598197982404 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "FSM_ram_interface_ctrl.sv(90) " "Verilog HDL information at FSM_ram_interface_ctrl.sv(90): always construct contains both blocking and non-blocking assignments" {  } { { "../rtl/FSM_top/FSM_ram_interface_ctrl.sv" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/rtl/FSM_top/FSM_ram_interface_ctrl.sv" 90 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1598197982462 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/shuai/onedrive - uw-madison/fumpy/test/4_square_mtp_test/rtl/fsm_top/fsm.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/shuai/onedrive - uw-madison/fumpy/test/4_square_mtp_test/rtl/fsm_top/fsm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FSM " "Found entity 1: FSM" {  } { { "../rtl/FSM_top/FSM.sv" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/rtl/FSM_top/FSM.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598197982467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598197982467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/shuai/onedrive - uw-madison/fumpy/test/4_square_mtp_test/rtl/uart/uart_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/shuai/onedrive - uw-madison/fumpy/test/4_square_mtp_test/rtl/uart/uart_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_TX " "Found entity 1: uart_TX" {  } { { "../rtl/UART/uart_TX.v" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/rtl/UART/uart_TX.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598197982482 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598197982482 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/shuai/onedrive - uw-madison/fumpy/test/4_square_mtp_test/rtl/uart/uart_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/shuai/onedrive - uw-madison/fumpy/test/4_square_mtp_test/rtl/uart/uart_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_RX " "Found entity 1: uart_RX" {  } { { "../rtl/UART/uart_RX.v" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/rtl/UART/uart_RX.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598197982497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598197982497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/shuai/onedrive - uw-madison/fumpy/test/4_square_mtp_test/rtl/uart/uart.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/shuai/onedrive - uw-madison/fumpy/test/4_square_mtp_test/rtl/uart/uart.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart " "Found entity 1: uart" {  } { { "../rtl/UART/uart.sv" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/rtl/UART/uart.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598197982512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598197982512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/shuai/onedrive - uw-madison/fumpy/test/4_square_mtp_test/rtl/uart/posedgedect.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/shuai/onedrive - uw-madison/fumpy/test/4_square_mtp_test/rtl/uart/posedgedect.v" { { "Info" "ISGN_ENTITY_NAME" "1 posedgeDect " "Found entity 1: posedgeDect" {  } { { "../rtl/UART/posedgeDect.v" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/rtl/UART/posedgeDect.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598197982527 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598197982527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/shuai/onedrive - uw-madison/fumpy/test/4_square_mtp_test/rtl/uart/negedgedect.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/shuai/onedrive - uw-madison/fumpy/test/4_square_mtp_test/rtl/uart/negedgedect.v" { { "Info" "ISGN_ENTITY_NAME" "1 negedgeDect " "Found entity 1: negedgeDect" {  } { { "../rtl/UART/negedgeDect.v" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/rtl/UART/negedgeDect.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598197982542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598197982542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/shuai/onedrive - uw-madison/fumpy/test/4_square_mtp_test/rtl/seg/seg_led_static.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/shuai/onedrive - uw-madison/fumpy/test/4_square_mtp_test/rtl/seg/seg_led_static.sv" { { "Info" "ISGN_ENTITY_NAME" "1 seg_led_static " "Found entity 1: seg_led_static" {  } { { "../rtl/Seg/seg_led_static.sv" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/rtl/Seg/seg_led_static.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598197982556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598197982556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/shuai/onedrive - uw-madison/fumpy/test/4_square_mtp_test/rtl/pe/systolic_arr_ctrl.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/shuai/onedrive - uw-madison/fumpy/test/4_square_mtp_test/rtl/pe/systolic_arr_ctrl.sv" { { "Info" "ISGN_ENTITY_NAME" "1 systolic_arr_ctrl " "Found entity 1: systolic_arr_ctrl" {  } { { "../rtl/PE/systolic_arr_ctrl.sv" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/rtl/PE/systolic_arr_ctrl.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598197982577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598197982577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/shuai/onedrive - uw-madison/fumpy/test/4_square_mtp_test/rtl/pe/systolic_arr.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/shuai/onedrive - uw-madison/fumpy/test/4_square_mtp_test/rtl/pe/systolic_arr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 systolic_arr " "Found entity 1: systolic_arr" {  } { { "../rtl/PE/systolic_arr.sv" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/rtl/PE/systolic_arr.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598197982598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598197982598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/shuai/onedrive - uw-madison/fumpy/test/4_square_mtp_test/rtl/pe/mult.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/shuai/onedrive - uw-madison/fumpy/test/4_square_mtp_test/rtl/pe/mult.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mult " "Found entity 1: mult" {  } { { "../rtl/PE/mult.sv" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/rtl/PE/mult.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598197982612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598197982612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/shuai/onedrive - uw-madison/fumpy/test/4_square_mtp_test/rtl/pe/mac.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/shuai/onedrive - uw-madison/fumpy/test/4_square_mtp_test/rtl/pe/mac.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MAC " "Found entity 1: MAC" {  } { { "../rtl/PE/MAC.sv" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/rtl/PE/MAC.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598197982625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598197982625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/shuai/onedrive - uw-madison/fumpy/test/4_square_mtp_test/rtl/pe/fpmult.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/shuai/onedrive - uw-madison/fumpy/test/4_square_mtp_test/rtl/pe/fpmult.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FPmult " "Found entity 1: FPmult" {  } { { "../rtl/PE/FPmult.sv" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/rtl/PE/FPmult.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598197982640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598197982640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/shuai/onedrive - uw-madison/fumpy/test/4_square_mtp_test/rtl/pe/fpadd.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/shuai/onedrive - uw-madison/fumpy/test/4_square_mtp_test/rtl/pe/fpadd.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FPadd " "Found entity 1: FPadd" {  } { { "../rtl/PE/FPadd.sv" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/rtl/PE/FPadd.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598197982655 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598197982655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/shuai/onedrive - uw-madison/fumpy/test/4_square_mtp_test/rtl/pe/accum.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/shuai/onedrive - uw-madison/fumpy/test/4_square_mtp_test/rtl/pe/accum.sv" { { "Info" "ISGN_ENTITY_NAME" "1 accum " "Found entity 1: accum" {  } { { "../rtl/PE/accum.sv" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/rtl/PE/accum.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598197982671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598197982671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/shuai/onedrive - uw-madison/fumpy/test/4_square_mtp_test/rtl/dff/dff_32b.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/shuai/onedrive - uw-madison/fumpy/test/4_square_mtp_test/rtl/dff/dff_32b.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dff_32b " "Found entity 1: dff_32b" {  } { { "../rtl/DFF/dff_32b.sv" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/rtl/DFF/dff_32b.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598197982686 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598197982686 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/shuai/onedrive - uw-madison/fumpy/test/4_square_mtp_test/rtl/fp/fp32_mult.v 2 2 " "Found 2 design units, including 2 entities, in source file /users/shuai/onedrive - uw-madison/fumpy/test/4_square_mtp_test/rtl/fp/fp32_mult.v" { { "Info" "ISGN_ENTITY_NAME" "1 FP32_mult_altfp_mult_buo " "Found entity 1: FP32_mult_altfp_mult_buo" {  } { { "../rtl/FP/FP32_mult.v" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/rtl/FP/FP32_mult.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598197982738 ""} { "Info" "ISGN_ENTITY_NAME" "2 FP32_mult " "Found entity 2: FP32_mult" {  } { { "../rtl/FP/FP32_mult.v" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/rtl/FP/FP32_mult.v" 518 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598197982738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598197982738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/shuai/onedrive - uw-madison/fumpy/test/4_square_mtp_test/rtl/fp/fp32_add.v 22 22 " "Found 22 design units, including 22 entities, in source file /users/shuai/onedrive - uw-madison/fumpy/test/4_square_mtp_test/rtl/fp/fp32_add.v" { { "Info" "ISGN_ENTITY_NAME" "1 FP32_add_altbarrel_shift_35e " "Found entity 1: FP32_add_altbarrel_shift_35e" {  } { { "../rtl/FP/FP32_add.v" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/rtl/FP/FP32_add.v" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598197982884 ""} { "Info" "ISGN_ENTITY_NAME" "2 FP32_add_altbarrel_shift_olb " "Found entity 2: FP32_add_altbarrel_shift_olb" {  } { { "../rtl/FP/FP32_add.v" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/rtl/FP/FP32_add.v" 115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598197982884 ""} { "Info" "ISGN_ENTITY_NAME" "3 FP32_add_altpriority_encoder_3v7 " "Found entity 3: FP32_add_altpriority_encoder_3v7" {  } { { "../rtl/FP/FP32_add.v" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/rtl/FP/FP32_add.v" 165 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598197982884 ""} { "Info" "ISGN_ENTITY_NAME" "4 FP32_add_altpriority_encoder_3e8 " "Found entity 4: FP32_add_altpriority_encoder_3e8" {  } { { "../rtl/FP/FP32_add.v" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/rtl/FP/FP32_add.v" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598197982884 ""} { "Info" "ISGN_ENTITY_NAME" "5 FP32_add_altpriority_encoder_6v7 " "Found entity 5: FP32_add_altpriority_encoder_6v7" {  } { { "../rtl/FP/FP32_add.v" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/rtl/FP/FP32_add.v" 204 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598197982884 ""} { "Info" "ISGN_ENTITY_NAME" "6 FP32_add_altpriority_encoder_6e8 " "Found entity 6: FP32_add_altpriority_encoder_6e8" {  } { { "../rtl/FP/FP32_add.v" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/rtl/FP/FP32_add.v" 236 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598197982884 ""} { "Info" "ISGN_ENTITY_NAME" "7 FP32_add_altpriority_encoder_bv7 " "Found entity 7: FP32_add_altpriority_encoder_bv7" {  } { { "../rtl/FP/FP32_add.v" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/rtl/FP/FP32_add.v" 269 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598197982884 ""} { "Info" "ISGN_ENTITY_NAME" "8 FP32_add_altpriority_encoder_be8 " "Found entity 8: FP32_add_altpriority_encoder_be8" {  } { { "../rtl/FP/FP32_add.v" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/rtl/FP/FP32_add.v" 301 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598197982884 ""} { "Info" "ISGN_ENTITY_NAME" "9 FP32_add_altpriority_encoder_r08 " "Found entity 9: FP32_add_altpriority_encoder_r08" {  } { { "../rtl/FP/FP32_add.v" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/rtl/FP/FP32_add.v" 334 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598197982884 ""} { "Info" "ISGN_ENTITY_NAME" "10 FP32_add_altpriority_encoder_rf8 " "Found entity 10: FP32_add_altpriority_encoder_rf8" {  } { { "../rtl/FP/FP32_add.v" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/rtl/FP/FP32_add.v" 366 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598197982884 ""} { "Info" "ISGN_ENTITY_NAME" "11 FP32_add_altpriority_encoder_qb6 " "Found entity 11: FP32_add_altpriority_encoder_qb6" {  } { { "../rtl/FP/FP32_add.v" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/rtl/FP/FP32_add.v" 399 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598197982884 ""} { "Info" "ISGN_ENTITY_NAME" "12 FP32_add_altpriority_encoder_nh8 " "Found entity 12: FP32_add_altpriority_encoder_nh8" {  } { { "../rtl/FP/FP32_add.v" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/rtl/FP/FP32_add.v" 447 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598197982884 ""} { "Info" "ISGN_ENTITY_NAME" "13 FP32_add_altpriority_encoder_qh8 " "Found entity 13: FP32_add_altpriority_encoder_qh8" {  } { { "../rtl/FP/FP32_add.v" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/rtl/FP/FP32_add.v" 466 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598197982884 ""} { "Info" "ISGN_ENTITY_NAME" "14 FP32_add_altpriority_encoder_vh8 " "Found entity 14: FP32_add_altpriority_encoder_vh8" {  } { { "../rtl/FP/FP32_add.v" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/rtl/FP/FP32_add.v" 499 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598197982884 ""} { "Info" "ISGN_ENTITY_NAME" "15 FP32_add_altpriority_encoder_fj8 " "Found entity 15: FP32_add_altpriority_encoder_fj8" {  } { { "../rtl/FP/FP32_add.v" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/rtl/FP/FP32_add.v" 532 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598197982884 ""} { "Info" "ISGN_ENTITY_NAME" "16 FP32_add_altpriority_encoder_n28 " "Found entity 16: FP32_add_altpriority_encoder_n28" {  } { { "../rtl/FP/FP32_add.v" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/rtl/FP/FP32_add.v" 581 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598197982884 ""} { "Info" "ISGN_ENTITY_NAME" "17 FP32_add_altpriority_encoder_q28 " "Found entity 17: FP32_add_altpriority_encoder_q28" {  } { { "../rtl/FP/FP32_add.v" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/rtl/FP/FP32_add.v" 597 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598197982884 ""} { "Info" "ISGN_ENTITY_NAME" "18 FP32_add_altpriority_encoder_v28 " "Found entity 18: FP32_add_altpriority_encoder_v28" {  } { { "../rtl/FP/FP32_add.v" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/rtl/FP/FP32_add.v" 625 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598197982884 ""} { "Info" "ISGN_ENTITY_NAME" "19 FP32_add_altpriority_encoder_f48 " "Found entity 19: FP32_add_altpriority_encoder_f48" {  } { { "../rtl/FP/FP32_add.v" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/rtl/FP/FP32_add.v" 653 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598197982884 ""} { "Info" "ISGN_ENTITY_NAME" "20 FP32_add_altpriority_encoder_e48 " "Found entity 20: FP32_add_altpriority_encoder_e48" {  } { { "../rtl/FP/FP32_add.v" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/rtl/FP/FP32_add.v" 681 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598197982884 ""} { "Info" "ISGN_ENTITY_NAME" "21 FP32_add_altfp_add_sub_s3k " "Found entity 21: FP32_add_altfp_add_sub_s3k" {  } { { "../rtl/FP/FP32_add.v" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/rtl/FP/FP32_add.v" 709 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598197982884 ""} { "Info" "ISGN_ENTITY_NAME" "22 FP32_add " "Found entity 22: FP32_add" {  } { { "../rtl/FP/FP32_add.v" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/rtl/FP/FP32_add.v" 2607 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598197982884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598197982884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/shuai/onedrive - uw-madison/fumpy/test/4_square_mtp_test/rtl/ram/ram_32b_256.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/shuai/onedrive - uw-madison/fumpy/test/4_square_mtp_test/rtl/ram/ram_32b_256.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM_32b_256 " "Found entity 1: RAM_32b_256" {  } { { "../rtl/RAM/RAM_32b_256.v" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/rtl/RAM/RAM_32b_256.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598197982901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598197982901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/shuai/onedrive - uw-madison/fumpy/test/4_square_mtp_test/rtl/pll/pll.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/shuai/onedrive - uw-madison/fumpy/test/4_square_mtp_test/rtl/pll/pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "../rtl/PLL/pll.v" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/rtl/PLL/pll.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598197982917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598197982917 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "FSM_uart_data_load.sv(67) " "Verilog HDL or VHDL warning at FSM_uart_data_load.sv(67): conditional expression evaluates to a constant" {  } { { "../rtl/FSM_top/FSM_uart_data_load.sv" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/rtl/FSM_top/FSM_uart_data_load.sv" 67 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1598197982920 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "FSM_uart_data_load.sv(69) " "Verilog HDL or VHDL warning at FSM_uart_data_load.sv(69): conditional expression evaluates to a constant" {  } { { "../rtl/FSM_top/FSM_uart_data_load.sv" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/rtl/FSM_top/FSM_uart_data_load.sv" 69 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1598197982921 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "square_mpt_test " "Elaborating entity \"square_mpt_test\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1598197983088 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "a_in square_mpt_test.sv(58) " "Verilog HDL warning at square_mpt_test.sv(58): object a_in used but never assigned" {  } { { "../rtl/square_mpt_test.sv" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/rtl/square_mpt_test.sv" 58 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1598197983089 "|square_mpt_test"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "w_in square_mpt_test.sv(59) " "Verilog HDL warning at square_mpt_test.sv(59): object w_in used but never assigned" {  } { { "../rtl/square_mpt_test.sv" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/rtl/square_mpt_test.sv" 59 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1598197983089 "|square_mpt_test"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c_out square_mpt_test.sv(60) " "Verilog HDL or VHDL warning at square_mpt_test.sv(60): object \"c_out\" assigned a value but never read" {  } { { "../rtl/square_mpt_test.sv" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/rtl/square_mpt_test.sv" 60 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1598197983089 "|square_mpt_test"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "a_in 0 square_mpt_test.sv(58) " "Net \"a_in\" at square_mpt_test.sv(58) has no driver or initial value, using a default initial value '0'" {  } { { "../rtl/square_mpt_test.sv" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/rtl/square_mpt_test.sv" 58 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1598197983091 "|square_mpt_test"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "w_in 0 square_mpt_test.sv(59) " "Net \"w_in\" at square_mpt_test.sv(59) has no driver or initial value, using a default initial value '0'" {  } { { "../rtl/square_mpt_test.sv" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/rtl/square_mpt_test.sv" 59 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1598197983091 "|square_mpt_test"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "en_mult 0 square_mpt_test.sv(63) " "Net \"en_mult\" at square_mpt_test.sv(63) has no driver or initial value, using a default initial value '0'" {  } { { "../rtl/square_mpt_test.sv" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/rtl/square_mpt_test.sv" 63 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1598197983091 "|square_mpt_test"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "clr_mult 0 square_mpt_test.sv(64) " "Net \"clr_mult\" at square_mpt_test.sv(64) has no driver or initial value, using a default initial value '0'" {  } { { "../rtl/square_mpt_test.sv" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/rtl/square_mpt_test.sv" 64 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1598197983091 "|square_mpt_test"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "en_accum 0 square_mpt_test.sv(65) " "Net \"en_accum\" at square_mpt_test.sv(65) has no driver or initial value, using a default initial value '0'" {  } { { "../rtl/square_mpt_test.sv" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/rtl/square_mpt_test.sv" 65 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1598197983091 "|square_mpt_test"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "clr_accum 0 square_mpt_test.sv(66) " "Net \"clr_accum\" at square_mpt_test.sv(66) has no driver or initial value, using a default initial value '0'" {  } { { "../rtl/square_mpt_test.sv" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/rtl/square_mpt_test.sv" 66 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1598197983091 "|square_mpt_test"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "c_out " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"c_out\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1598197983093 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll pll:myPLL " "Elaborating entity \"pll\" for hierarchy \"pll:myPLL\"" {  } { { "../rtl/square_mpt_test.sv" "myPLL" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/rtl/square_mpt_test.sv" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598197983151 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll:myPLL\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll:myPLL\|altpll:altpll_component\"" {  } { { "../rtl/PLL/pll.v" "altpll_component" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/rtl/PLL/pll.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598197983306 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll:myPLL\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll:myPLL\|altpll:altpll_component\"" {  } { { "../rtl/PLL/pll.v" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/rtl/PLL/pll.v" 103 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598197983325 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll:myPLL\|altpll:altpll_component " "Instantiated megafunction \"pll:myPLL\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598197983325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598197983325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598197983325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598197983325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598197983325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598197983325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598197983325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598197983325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598197983325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598197983325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598197983325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598197983325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598197983325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598197983325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598197983325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598197983325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598197983325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598197983325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598197983325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598197983325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598197983325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598197983325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598197983325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598197983325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598197983325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598197983325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598197983325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598197983325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598197983325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598197983325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598197983325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598197983325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598197983325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598197983325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598197983325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598197983325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598197983325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598197983325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598197983325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598197983325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598197983325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598197983325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598197983325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598197983325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598197983325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598197983325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598197983325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598197983325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598197983325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598197983325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598197983325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598197983325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598197983325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598197983325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598197983325 ""}  } { { "../rtl/PLL/pll.v" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/rtl/PLL/pll.v" 103 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1598197983325 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_altpll " "Found entity 1: pll_altpll" {  } { { "db/pll_altpll.v" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/par/db/pll_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598197983423 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598197983423 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_altpll pll:myPLL\|altpll:altpll_component\|pll_altpll:auto_generated " "Elaborating entity \"pll_altpll\" for hierarchy \"pll:myPLL\|altpll:altpll_component\|pll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598197983430 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg_led_static seg_led_static:seg_display " "Elaborating entity \"seg_led_static\" for hierarchy \"seg_led_static:seg_display\"" {  } { { "../rtl/square_mpt_test.sv" "seg_display" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/rtl/square_mpt_test.sv" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598197983469 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart uart:myUART " "Elaborating entity \"uart\" for hierarchy \"uart:myUART\"" {  } { { "../rtl/square_mpt_test.sv" "myUART" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/rtl/square_mpt_test.sv" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598197983487 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_RX uart:myUART\|uart_RX:myRX " "Elaborating entity \"uart_RX\" for hierarchy \"uart:myUART\|uart_RX:myRX\"" {  } { { "../rtl/UART/uart.sv" "myRX" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/rtl/UART/uart.sv" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598197983507 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_TX uart:myUART\|uart_TX:myTX " "Elaborating entity \"uart_TX\" for hierarchy \"uart:myUART\|uart_TX:myTX\"" {  } { { "../rtl/UART/uart.sv" "myTX" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/rtl/UART/uart.sv" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598197983532 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "posedgeDect posedgeDect:uart_rx_posedgeDect " "Elaborating entity \"posedgeDect\" for hierarchy \"posedgeDect:uart_rx_posedgeDect\"" {  } { { "../rtl/square_mpt_test.sv" "uart_rx_posedgeDect" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/rtl/square_mpt_test.sv" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598197983556 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM_32b_256 RAM_32b_256:ram_w0 " "Elaborating entity \"RAM_32b_256\" for hierarchy \"RAM_32b_256:ram_w0\"" {  } { { "../rtl/square_mpt_test.sv" "ram_w0" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/rtl/square_mpt_test.sv" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598197983580 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram RAM_32b_256:ram_w0\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"RAM_32b_256:ram_w0\|altsyncram:altsyncram_component\"" {  } { { "../rtl/RAM/RAM_32b_256.v" "altsyncram_component" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/rtl/RAM/RAM_32b_256.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598197983792 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RAM_32b_256:ram_w0\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"RAM_32b_256:ram_w0\|altsyncram:altsyncram_component\"" {  } { { "../rtl/RAM/RAM_32b_256.v" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/rtl/RAM/RAM_32b_256.v" 88 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598197983812 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RAM_32b_256:ram_w0\|altsyncram:altsyncram_component " "Instantiated megafunction \"RAM_32b_256:ram_w0\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598197983812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598197983812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598197983812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=MAT " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=MAT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598197983812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598197983812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598197983812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598197983812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598197983812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598197983812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598197983812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598197983812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598197983812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598197983812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598197983812 ""}  } { { "../rtl/RAM/RAM_32b_256.v" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/rtl/RAM/RAM_32b_256.v" 88 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1598197983812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_alh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_alh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_alh1 " "Found entity 1: altsyncram_alh1" {  } { { "db/altsyncram_alh1.tdf" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/par/db/altsyncram_alh1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598197983913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598197983913 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_alh1 RAM_32b_256:ram_w0\|altsyncram:altsyncram_component\|altsyncram_alh1:auto_generated " "Elaborating entity \"altsyncram_alh1\" for hierarchy \"RAM_32b_256:ram_w0\|altsyncram:altsyncram_component\|altsyncram_alh1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598197983920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_i292.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_i292.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_i292 " "Found entity 1: altsyncram_i292" {  } { { "db/altsyncram_i292.tdf" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/par/db/altsyncram_i292.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598197984016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598197984016 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_i292 RAM_32b_256:ram_w0\|altsyncram:altsyncram_component\|altsyncram_alh1:auto_generated\|altsyncram_i292:altsyncram1 " "Elaborating entity \"altsyncram_i292\" for hierarchy \"RAM_32b_256:ram_w0\|altsyncram:altsyncram_component\|altsyncram_alh1:auto_generated\|altsyncram_i292:altsyncram1\"" {  } { { "db/altsyncram_alh1.tdf" "altsyncram1" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/par/db/altsyncram_alh1.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598197984026 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom RAM_32b_256:ram_w0\|altsyncram:altsyncram_component\|altsyncram_alh1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"RAM_32b_256:ram_w0\|altsyncram:altsyncram_component\|altsyncram_alh1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_alh1.tdf" "mgl_prim2" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/par/db/altsyncram_alh1.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598197984740 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RAM_32b_256:ram_w0\|altsyncram:altsyncram_component\|altsyncram_alh1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"RAM_32b_256:ram_w0\|altsyncram:altsyncram_component\|altsyncram_alh1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_alh1.tdf" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/par/db/altsyncram_alh1.tdf" 38 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598197984767 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RAM_32b_256:ram_w0\|altsyncram:altsyncram_component\|altsyncram_alh1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"RAM_32b_256:ram_w0\|altsyncram:altsyncram_component\|altsyncram_alh1:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 00000000000000000000000000000000 " "Parameter \"CVALUE\" = \"00000000000000000000000000000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598197984767 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598197984767 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598197984767 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 1296126976 " "Parameter \"NODE_NAME\" = \"1296126976\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598197984767 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 256 " "Parameter \"NUMWORDS\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598197984767 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 6 " "Parameter \"SHIFT_COUNT_BITS\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598197984767 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 32 " "Parameter \"WIDTH_WORD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598197984767 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 8 " "Parameter \"WIDTHAD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598197984767 ""}  } { { "db/altsyncram_alh1.tdf" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/par/db/altsyncram_alh1.tdf" 38 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1598197984767 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter RAM_32b_256:ram_w0\|altsyncram:altsyncram_component\|altsyncram_alh1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"RAM_32b_256:ram_w0\|altsyncram:altsyncram_component\|altsyncram_alh1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_mod_ram_rom.vhd" "jtag_signal_adapter" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598197984932 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl RAM_32b_256:ram_w0\|altsyncram:altsyncram_component\|altsyncram_alh1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"RAM_32b_256:ram_w0\|altsyncram:altsyncram_component\|altsyncram_alh1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598197985116 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_rom_sr RAM_32b_256:ram_w0\|altsyncram:altsyncram_component\|altsyncram_alh1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr " "Elaborating entity \"sld_rom_sr\" for hierarchy \"RAM_32b_256:ram_w0\|altsyncram:altsyncram_component\|altsyncram_alh1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr\"" {  } { { "sld_mod_ram_rom.vhd" "\\ram_rom_logic_gen:name_gen:info_rom_sr" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 828 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598197985298 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSM FSM:fsm_core " "Elaborating entity \"FSM\" for hierarchy \"FSM:fsm_core\"" {  } { { "../rtl/square_mpt_test.sv" "fsm_core" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/rtl/square_mpt_test.sv" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598197985869 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "calc_start FSM_wire_define.sv(185) " "Verilog HDL or VHDL warning at FSM_wire_define.sv(185): object \"calc_start\" assigned a value but never read" {  } { { "../rtl/FSM_top/FSM_wire_define.sv" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/rtl/FSM_top/FSM_wire_define.sv" 185 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1598197985870 "|square_mpt_test|FSM:fsm_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "matrix_3_snd_start FSM_wire_define.sv(186) " "Verilog HDL or VHDL warning at FSM_wire_define.sv(186): object \"matrix_3_snd_start\" assigned a value but never read" {  } { { "../rtl/FSM_top/FSM_wire_define.sv" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/rtl/FSM_top/FSM_wire_define.sv" 186 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1598197985871 "|square_mpt_test|FSM:fsm_core"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "calc_done FSM_wire_define.sv(190) " "Verilog HDL warning at FSM_wire_define.sv(190): object calc_done used but never assigned" {  } { { "../rtl/FSM_top/FSM_wire_define.sv" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/rtl/FSM_top/FSM_wire_define.sv" 190 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1598197985871 "|square_mpt_test|FSM:fsm_core"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "matrix_3_snd_done FSM_wire_define.sv(191) " "Verilog HDL warning at FSM_wire_define.sv(191): object matrix_3_snd_done used but never assigned" {  } { { "../rtl/FSM_top/FSM_wire_define.sv" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/rtl/FSM_top/FSM_wire_define.sv" 191 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1598197985871 "|square_mpt_test|FSM:fsm_core"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 FSM_counter_update.sv(30) " "Verilog HDL assignment warning at FSM_counter_update.sv(30): truncated value with size 32 to match size of target (8)" {  } { { "../rtl/FSM_top/FSM_counter_update.sv" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/rtl/FSM_top/FSM_counter_update.sv" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1598197985873 "|square_mpt_test|FSM:fsm_core"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 FSM_counter_update.sv(46) " "Verilog HDL assignment warning at FSM_counter_update.sv(46): truncated value with size 32 to match size of target (8)" {  } { { "../rtl/FSM_top/FSM_counter_update.sv" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/rtl/FSM_top/FSM_counter_update.sv" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1598197985874 "|square_mpt_test|FSM:fsm_core"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 FSM_counter_update.sv(58) " "Verilog HDL assignment warning at FSM_counter_update.sv(58): truncated value with size 32 to match size of target (8)" {  } { { "../rtl/FSM_top/FSM_counter_update.sv" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/rtl/FSM_top/FSM_counter_update.sv" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1598197985874 "|square_mpt_test|FSM:fsm_core"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 FSM_counter_update.sv(72) " "Verilog HDL assignment warning at FSM_counter_update.sv(72): truncated value with size 32 to match size of target (8)" {  } { { "../rtl/FSM_top/FSM_counter_update.sv" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/rtl/FSM_top/FSM_counter_update.sv" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1598197985874 "|square_mpt_test|FSM:fsm_core"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 FSM_ram_interface_ctrl.sv(42) " "Verilog HDL assignment warning at FSM_ram_interface_ctrl.sv(42): truncated value with size 32 to match size of target (8)" {  } { { "../rtl/FSM_top/FSM_ram_interface_ctrl.sv" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/rtl/FSM_top/FSM_ram_interface_ctrl.sv" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1598197985874 "|square_mpt_test|FSM:fsm_core"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 FSM_ram_interface_ctrl.sv(43) " "Verilog HDL assignment warning at FSM_ram_interface_ctrl.sv(43): truncated value with size 32 to match size of target (8)" {  } { { "../rtl/FSM_top/FSM_ram_interface_ctrl.sv" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/rtl/FSM_top/FSM_ram_interface_ctrl.sv" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1598197985875 "|square_mpt_test|FSM:fsm_core"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 FSM_ram_interface_ctrl.sv(54) " "Verilog HDL assignment warning at FSM_ram_interface_ctrl.sv(54): truncated value with size 32 to match size of target (8)" {  } { { "../rtl/FSM_top/FSM_ram_interface_ctrl.sv" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/rtl/FSM_top/FSM_ram_interface_ctrl.sv" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1598197985875 "|square_mpt_test|FSM:fsm_core"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 FSM_ram_interface_ctrl.sv(58) " "Verilog HDL assignment warning at FSM_ram_interface_ctrl.sv(58): truncated value with size 32 to match size of target (8)" {  } { { "../rtl/FSM_top/FSM_ram_interface_ctrl.sv" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/rtl/FSM_top/FSM_ram_interface_ctrl.sv" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1598197985875 "|square_mpt_test|FSM:fsm_core"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 FSM_ram_interface_ctrl.sv(96) " "Verilog HDL assignment warning at FSM_ram_interface_ctrl.sv(96): truncated value with size 32 to match size of target (8)" {  } { { "../rtl/FSM_top/FSM_ram_interface_ctrl.sv" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/rtl/FSM_top/FSM_ram_interface_ctrl.sv" 96 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1598197985875 "|square_mpt_test|FSM:fsm_core"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 FSM_ram_interface_ctrl.sv(97) " "Verilog HDL assignment warning at FSM_ram_interface_ctrl.sv(97): truncated value with size 32 to match size of target (8)" {  } { { "../rtl/FSM_top/FSM_ram_interface_ctrl.sv" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/rtl/FSM_top/FSM_ram_interface_ctrl.sv" 97 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1598197985875 "|square_mpt_test|FSM:fsm_core"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 FSM_ram_interface_ctrl.sv(101) " "Verilog HDL assignment warning at FSM_ram_interface_ctrl.sv(101): truncated value with size 32 to match size of target (8)" {  } { { "../rtl/FSM_top/FSM_ram_interface_ctrl.sv" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/rtl/FSM_top/FSM_ram_interface_ctrl.sv" 101 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1598197985876 "|square_mpt_test|FSM:fsm_core"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 FSM_ram_interface_ctrl.sv(102) " "Verilog HDL assignment warning at FSM_ram_interface_ctrl.sv(102): truncated value with size 32 to match size of target (8)" {  } { { "../rtl/FSM_top/FSM_ram_interface_ctrl.sv" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/rtl/FSM_top/FSM_ram_interface_ctrl.sv" 102 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1598197985876 "|square_mpt_test|FSM:fsm_core"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "calc_done 0 FSM_wire_define.sv(190) " "Net \"calc_done\" at FSM_wire_define.sv(190) has no driver or initial value, using a default initial value '0'" {  } { { "../rtl/FSM_top/FSM_wire_define.sv" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/rtl/FSM_top/FSM_wire_define.sv" 190 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1598197985879 "|square_mpt_test|FSM:fsm_core"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "matrix_3_snd_done 0 FSM_wire_define.sv(191) " "Net \"matrix_3_snd_done\" at FSM_wire_define.sv(191) has no driver or initial value, using a default initial value '0'" {  } { { "../rtl/FSM_top/FSM_wire_define.sv" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/rtl/FSM_top/FSM_wire_define.sv" 191 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1598197985879 "|square_mpt_test|FSM:fsm_core"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ram_w0_rden FSM.sv(30) " "Output port \"ram_w0_rden\" at FSM.sv(30) has no driver" {  } { { "../rtl/FSM_top/FSM.sv" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/rtl/FSM_top/FSM.sv" 30 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1598197985879 "|square_mpt_test|FSM:fsm_core"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ram_w1_rden FSM.sv(31) " "Output port \"ram_w1_rden\" at FSM.sv(31) has no driver" {  } { { "../rtl/FSM_top/FSM.sv" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/rtl/FSM_top/FSM.sv" 31 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1598197985879 "|square_mpt_test|FSM:fsm_core"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ram_a0_rden FSM.sv(32) " "Output port \"ram_a0_rden\" at FSM.sv(32) has no driver" {  } { { "../rtl/FSM_top/FSM.sv" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/rtl/FSM_top/FSM.sv" 32 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1598197985879 "|square_mpt_test|FSM:fsm_core"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ram_a1_rden FSM.sv(33) " "Output port \"ram_a1_rden\" at FSM.sv(33) has no driver" {  } { { "../rtl/FSM_top/FSM.sv" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/rtl/FSM_top/FSM.sv" 33 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1598197985879 "|square_mpt_test|FSM:fsm_core"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "systolic_arr systolic_arr:sys_arr " "Elaborating entity \"systolic_arr\" for hierarchy \"systolic_arr:sys_arr\"" {  } { { "../rtl/square_mpt_test.sv" "sys_arr" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/rtl/square_mpt_test.sv" 209 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598197985947 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "c_out " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"c_out\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1598197985953 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "a " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"a\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1598197985953 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "w " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"w\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1598197985953 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "c_out " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"c_out\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1598197985953 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dff_32b systolic_arr:sys_arr\|dff_32b:a1DelayReg_1 " "Elaborating entity \"dff_32b\" for hierarchy \"systolic_arr:sys_arr\|dff_32b:a1DelayReg_1\"" {  } { { "../rtl/PE/systolic_arr.sv" "a1DelayReg_1" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/rtl/PE/systolic_arr.sv" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598197985977 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MAC systolic_arr:sys_arr\|MAC:MAC_00 " "Elaborating entity \"MAC\" for hierarchy \"systolic_arr:sys_arr\|MAC:MAC_00\"" {  } { { "../rtl/PE/systolic_arr.sv" "MAC_00" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/rtl/PE/systolic_arr.sv" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598197986003 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult systolic_arr:sys_arr\|MAC:MAC_00\|mult:mult_inst " "Elaborating entity \"mult\" for hierarchy \"systolic_arr:sys_arr\|MAC:MAC_00\|mult:mult_inst\"" {  } { { "../rtl/PE/MAC.sv" "mult_inst" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/rtl/PE/MAC.sv" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598197986026 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FPmult systolic_arr:sys_arr\|MAC:MAC_00\|mult:mult_inst\|FPmult:FPmult_inst " "Elaborating entity \"FPmult\" for hierarchy \"systolic_arr:sys_arr\|MAC:MAC_00\|mult:mult_inst\|FPmult:FPmult_inst\"" {  } { { "../rtl/PE/mult.sv" "FPmult_inst" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/rtl/PE/mult.sv" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598197986044 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FP32_mult systolic_arr:sys_arr\|MAC:MAC_00\|mult:mult_inst\|FPmult:FPmult_inst\|FP32_mult:FP32_mult_inst " "Elaborating entity \"FP32_mult\" for hierarchy \"systolic_arr:sys_arr\|MAC:MAC_00\|mult:mult_inst\|FPmult:FPmult_inst\|FP32_mult:FP32_mult_inst\"" {  } { { "../rtl/PE/FPmult.sv" "FP32_mult_inst" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/rtl/PE/FPmult.sv" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598197986071 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FP32_mult_altfp_mult_buo systolic_arr:sys_arr\|MAC:MAC_00\|mult:mult_inst\|FPmult:FPmult_inst\|FP32_mult:FP32_mult_inst\|FP32_mult_altfp_mult_buo:FP32_mult_altfp_mult_buo_component " "Elaborating entity \"FP32_mult_altfp_mult_buo\" for hierarchy \"systolic_arr:sys_arr\|MAC:MAC_00\|mult:mult_inst\|FPmult:FPmult_inst\|FP32_mult:FP32_mult_inst\|FP32_mult_altfp_mult_buo:FP32_mult_altfp_mult_buo_component\"" {  } { { "../rtl/FP/FP32_mult.v" "FP32_mult_altfp_mult_buo_component" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/rtl/FP/FP32_mult.v" 542 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598197986097 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub systolic_arr:sys_arr\|MAC:MAC_00\|mult:mult_inst\|FPmult:FPmult_inst\|FP32_mult:FP32_mult_inst\|FP32_mult_altfp_mult_buo:FP32_mult_altfp_mult_buo_component\|lpm_add_sub:exp_add_adder " "Elaborating entity \"lpm_add_sub\" for hierarchy \"systolic_arr:sys_arr\|MAC:MAC_00\|mult:mult_inst\|FPmult:FPmult_inst\|FP32_mult:FP32_mult_inst\|FP32_mult_altfp_mult_buo:FP32_mult_altfp_mult_buo_component\|lpm_add_sub:exp_add_adder\"" {  } { { "../rtl/FP/FP32_mult.v" "exp_add_adder" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/rtl/FP/FP32_mult.v" 385 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598197986316 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "systolic_arr:sys_arr\|MAC:MAC_00\|mult:mult_inst\|FPmult:FPmult_inst\|FP32_mult:FP32_mult_inst\|FP32_mult_altfp_mult_buo:FP32_mult_altfp_mult_buo_component\|lpm_add_sub:exp_add_adder " "Elaborated megafunction instantiation \"systolic_arr:sys_arr\|MAC:MAC_00\|mult:mult_inst\|FPmult:FPmult_inst\|FP32_mult:FP32_mult_inst\|FP32_mult_altfp_mult_buo:FP32_mult_altfp_mult_buo_component\|lpm_add_sub:exp_add_adder\"" {  } { { "../rtl/FP/FP32_mult.v" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/rtl/FP/FP32_mult.v" 385 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598197986332 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "systolic_arr:sys_arr\|MAC:MAC_00\|mult:mult_inst\|FPmult:FPmult_inst\|FP32_mult:FP32_mult_inst\|FP32_mult_altfp_mult_buo:FP32_mult_altfp_mult_buo_component\|lpm_add_sub:exp_add_adder " "Instantiated megafunction \"systolic_arr:sys_arr\|MAC:MAC_00\|mult:mult_inst\|FPmult:FPmult_inst\|FP32_mult:FP32_mult_inst\|FP32_mult_altfp_mult_buo:FP32_mult_altfp_mult_buo_component\|lpm_add_sub:exp_add_adder\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598197986332 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 9 " "Parameter \"lpm_width\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598197986332 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598197986332 ""}  } { { "../rtl/FP/FP32_mult.v" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/rtl/FP/FP32_mult.v" 385 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1598197986332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_1od.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_1od.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_1od " "Found entity 1: add_sub_1od" {  } { { "db/add_sub_1od.tdf" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/par/db/add_sub_1od.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598197986439 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598197986439 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_1od systolic_arr:sys_arr\|MAC:MAC_00\|mult:mult_inst\|FPmult:FPmult_inst\|FP32_mult:FP32_mult_inst\|FP32_mult_altfp_mult_buo:FP32_mult_altfp_mult_buo_component\|lpm_add_sub:exp_add_adder\|add_sub_1od:auto_generated " "Elaborating entity \"add_sub_1od\" for hierarchy \"systolic_arr:sys_arr\|MAC:MAC_00\|mult:mult_inst\|FPmult:FPmult_inst\|FP32_mult:FP32_mult_inst\|FP32_mult_altfp_mult_buo:FP32_mult_altfp_mult_buo_component\|lpm_add_sub:exp_add_adder\|add_sub_1od:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598197986447 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub systolic_arr:sys_arr\|MAC:MAC_00\|mult:mult_inst\|FPmult:FPmult_inst\|FP32_mult:FP32_mult_inst\|FP32_mult_altfp_mult_buo:FP32_mult_altfp_mult_buo_component\|lpm_add_sub:exp_adj_adder " "Elaborating entity \"lpm_add_sub\" for hierarchy \"systolic_arr:sys_arr\|MAC:MAC_00\|mult:mult_inst\|FPmult:FPmult_inst\|FP32_mult:FP32_mult_inst\|FP32_mult_altfp_mult_buo:FP32_mult_altfp_mult_buo_component\|lpm_add_sub:exp_adj_adder\"" {  } { { "../rtl/FP/FP32_mult.v" "exp_adj_adder" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/rtl/FP/FP32_mult.v" 409 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598197986517 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "systolic_arr:sys_arr\|MAC:MAC_00\|mult:mult_inst\|FPmult:FPmult_inst\|FP32_mult:FP32_mult_inst\|FP32_mult_altfp_mult_buo:FP32_mult_altfp_mult_buo_component\|lpm_add_sub:exp_adj_adder " "Elaborated megafunction instantiation \"systolic_arr:sys_arr\|MAC:MAC_00\|mult:mult_inst\|FPmult:FPmult_inst\|FP32_mult:FP32_mult_inst\|FP32_mult_altfp_mult_buo:FP32_mult_altfp_mult_buo_component\|lpm_add_sub:exp_adj_adder\"" {  } { { "../rtl/FP/FP32_mult.v" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/rtl/FP/FP32_mult.v" 409 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598197986531 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "systolic_arr:sys_arr\|MAC:MAC_00\|mult:mult_inst\|FPmult:FPmult_inst\|FP32_mult:FP32_mult_inst\|FP32_mult_altfp_mult_buo:FP32_mult_altfp_mult_buo_component\|lpm_add_sub:exp_adj_adder " "Instantiated megafunction \"systolic_arr:sys_arr\|MAC:MAC_00\|mult:mult_inst\|FPmult:FPmult_inst\|FP32_mult:FP32_mult_inst\|FP32_mult_altfp_mult_buo:FP32_mult_altfp_mult_buo_component\|lpm_add_sub:exp_adj_adder\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 10 " "Parameter \"lpm_width\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598197986531 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598197986531 ""}  } { { "../rtl/FP/FP32_mult.v" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/rtl/FP/FP32_mult.v" 409 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1598197986531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_2sa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_2sa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_2sa " "Found entity 1: add_sub_2sa" {  } { { "db/add_sub_2sa.tdf" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/par/db/add_sub_2sa.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598197986634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598197986634 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_2sa systolic_arr:sys_arr\|MAC:MAC_00\|mult:mult_inst\|FPmult:FPmult_inst\|FP32_mult:FP32_mult_inst\|FP32_mult_altfp_mult_buo:FP32_mult_altfp_mult_buo_component\|lpm_add_sub:exp_adj_adder\|add_sub_2sa:auto_generated " "Elaborating entity \"add_sub_2sa\" for hierarchy \"systolic_arr:sys_arr\|MAC:MAC_00\|mult:mult_inst\|FPmult:FPmult_inst\|FP32_mult:FP32_mult_inst\|FP32_mult_altfp_mult_buo:FP32_mult_altfp_mult_buo_component\|lpm_add_sub:exp_adj_adder\|add_sub_2sa:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598197986641 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub systolic_arr:sys_arr\|MAC:MAC_00\|mult:mult_inst\|FPmult:FPmult_inst\|FP32_mult:FP32_mult_inst\|FP32_mult_altfp_mult_buo:FP32_mult_altfp_mult_buo_component\|lpm_add_sub:exp_bias_subtr " "Elaborating entity \"lpm_add_sub\" for hierarchy \"systolic_arr:sys_arr\|MAC:MAC_00\|mult:mult_inst\|FPmult:FPmult_inst\|FP32_mult:FP32_mult_inst\|FP32_mult_altfp_mult_buo:FP32_mult_altfp_mult_buo_component\|lpm_add_sub:exp_bias_subtr\"" {  } { { "../rtl/FP/FP32_mult.v" "exp_bias_subtr" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/rtl/FP/FP32_mult.v" 432 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598197986702 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "systolic_arr:sys_arr\|MAC:MAC_00\|mult:mult_inst\|FPmult:FPmult_inst\|FP32_mult:FP32_mult_inst\|FP32_mult_altfp_mult_buo:FP32_mult_altfp_mult_buo_component\|lpm_add_sub:exp_bias_subtr " "Elaborated megafunction instantiation \"systolic_arr:sys_arr\|MAC:MAC_00\|mult:mult_inst\|FPmult:FPmult_inst\|FP32_mult:FP32_mult_inst\|FP32_mult_altfp_mult_buo:FP32_mult_altfp_mult_buo_component\|lpm_add_sub:exp_bias_subtr\"" {  } { { "../rtl/FP/FP32_mult.v" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/rtl/FP/FP32_mult.v" 432 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598197986717 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "systolic_arr:sys_arr\|MAC:MAC_00\|mult:mult_inst\|FPmult:FPmult_inst\|FP32_mult:FP32_mult_inst\|FP32_mult_altfp_mult_buo:FP32_mult_altfp_mult_buo_component\|lpm_add_sub:exp_bias_subtr " "Instantiated megafunction \"systolic_arr:sys_arr\|MAC:MAC_00\|mult:mult_inst\|FPmult:FPmult_inst\|FP32_mult:FP32_mult_inst\|FP32_mult_altfp_mult_buo:FP32_mult_altfp_mult_buo_component\|lpm_add_sub:exp_bias_subtr\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction SUB " "Parameter \"lpm_direction\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598197986717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 0 " "Parameter \"lpm_pipeline\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598197986717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598197986717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 10 " "Parameter \"lpm_width\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598197986717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598197986717 ""}  } { { "../rtl/FP/FP32_mult.v" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/rtl/FP/FP32_mult.v" 432 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1598197986717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_0lg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_0lg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_0lg " "Found entity 1: add_sub_0lg" {  } { { "db/add_sub_0lg.tdf" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/par/db/add_sub_0lg.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598197986818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598197986818 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_0lg systolic_arr:sys_arr\|MAC:MAC_00\|mult:mult_inst\|FPmult:FPmult_inst\|FP32_mult:FP32_mult_inst\|FP32_mult_altfp_mult_buo:FP32_mult_altfp_mult_buo_component\|lpm_add_sub:exp_bias_subtr\|add_sub_0lg:auto_generated " "Elaborating entity \"add_sub_0lg\" for hierarchy \"systolic_arr:sys_arr\|MAC:MAC_00\|mult:mult_inst\|FPmult:FPmult_inst\|FP32_mult:FP32_mult_inst\|FP32_mult_altfp_mult_buo:FP32_mult_altfp_mult_buo_component\|lpm_add_sub:exp_bias_subtr\|add_sub_0lg:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598197986826 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub systolic_arr:sys_arr\|MAC:MAC_00\|mult:mult_inst\|FPmult:FPmult_inst\|FP32_mult:FP32_mult_inst\|FP32_mult_altfp_mult_buo:FP32_mult_altfp_mult_buo_component\|lpm_add_sub:man_round_adder " "Elaborating entity \"lpm_add_sub\" for hierarchy \"systolic_arr:sys_arr\|MAC:MAC_00\|mult:mult_inst\|FPmult:FPmult_inst\|FP32_mult:FP32_mult_inst\|FP32_mult_altfp_mult_buo:FP32_mult_altfp_mult_buo_component\|lpm_add_sub:man_round_adder\"" {  } { { "../rtl/FP/FP32_mult.v" "man_round_adder" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/rtl/FP/FP32_mult.v" 458 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598197986885 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "systolic_arr:sys_arr\|MAC:MAC_00\|mult:mult_inst\|FPmult:FPmult_inst\|FP32_mult:FP32_mult_inst\|FP32_mult_altfp_mult_buo:FP32_mult_altfp_mult_buo_component\|lpm_add_sub:man_round_adder " "Elaborated megafunction instantiation \"systolic_arr:sys_arr\|MAC:MAC_00\|mult:mult_inst\|FPmult:FPmult_inst\|FP32_mult:FP32_mult_inst\|FP32_mult_altfp_mult_buo:FP32_mult_altfp_mult_buo_component\|lpm_add_sub:man_round_adder\"" {  } { { "../rtl/FP/FP32_mult.v" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/rtl/FP/FP32_mult.v" 458 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598197986900 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "systolic_arr:sys_arr\|MAC:MAC_00\|mult:mult_inst\|FPmult:FPmult_inst\|FP32_mult:FP32_mult_inst\|FP32_mult_altfp_mult_buo:FP32_mult_altfp_mult_buo_component\|lpm_add_sub:man_round_adder " "Instantiated megafunction \"systolic_arr:sys_arr\|MAC:MAC_00\|mult:mult_inst\|FPmult:FPmult_inst\|FP32_mult:FP32_mult_inst\|FP32_mult_altfp_mult_buo:FP32_mult_altfp_mult_buo_component\|lpm_add_sub:man_round_adder\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 0 " "Parameter \"lpm_pipeline\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598197986900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 25 " "Parameter \"lpm_width\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598197986900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598197986900 ""}  } { { "../rtl/FP/FP32_mult.v" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/rtl/FP/FP32_mult.v" 458 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1598197986900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_ptb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_ptb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_ptb " "Found entity 1: add_sub_ptb" {  } { { "db/add_sub_ptb.tdf" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/par/db/add_sub_ptb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598197987004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598197987004 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_ptb systolic_arr:sys_arr\|MAC:MAC_00\|mult:mult_inst\|FPmult:FPmult_inst\|FP32_mult:FP32_mult_inst\|FP32_mult_altfp_mult_buo:FP32_mult_altfp_mult_buo_component\|lpm_add_sub:man_round_adder\|add_sub_ptb:auto_generated " "Elaborating entity \"add_sub_ptb\" for hierarchy \"systolic_arr:sys_arr\|MAC:MAC_00\|mult:mult_inst\|FPmult:FPmult_inst\|FP32_mult:FP32_mult_inst\|FP32_mult_altfp_mult_buo:FP32_mult_altfp_mult_buo_component\|lpm_add_sub:man_round_adder\|add_sub_ptb:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598197987013 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult systolic_arr:sys_arr\|MAC:MAC_00\|mult:mult_inst\|FPmult:FPmult_inst\|FP32_mult:FP32_mult_inst\|FP32_mult_altfp_mult_buo:FP32_mult_altfp_mult_buo_component\|lpm_mult:man_product2_mult " "Elaborating entity \"lpm_mult\" for hierarchy \"systolic_arr:sys_arr\|MAC:MAC_00\|mult:mult_inst\|FPmult:FPmult_inst\|FP32_mult:FP32_mult_inst\|FP32_mult_altfp_mult_buo:FP32_mult_altfp_mult_buo_component\|lpm_mult:man_product2_mult\"" {  } { { "../rtl/FP/FP32_mult.v" "man_product2_mult" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/rtl/FP/FP32_mult.v" 480 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598197987215 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "systolic_arr:sys_arr\|MAC:MAC_00\|mult:mult_inst\|FPmult:FPmult_inst\|FP32_mult:FP32_mult_inst\|FP32_mult_altfp_mult_buo:FP32_mult_altfp_mult_buo_component\|lpm_mult:man_product2_mult " "Elaborated megafunction instantiation \"systolic_arr:sys_arr\|MAC:MAC_00\|mult:mult_inst\|FPmult:FPmult_inst\|FP32_mult:FP32_mult_inst\|FP32_mult_altfp_mult_buo:FP32_mult_altfp_mult_buo_component\|lpm_mult:man_product2_mult\"" {  } { { "../rtl/FP/FP32_mult.v" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/rtl/FP/FP32_mult.v" 480 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598197987228 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "systolic_arr:sys_arr\|MAC:MAC_00\|mult:mult_inst\|FPmult:FPmult_inst\|FP32_mult:FP32_mult_inst\|FP32_mult_altfp_mult_buo:FP32_mult_altfp_mult_buo_component\|lpm_mult:man_product2_mult " "Instantiated megafunction \"systolic_arr:sys_arr\|MAC:MAC_00\|mult:mult_inst\|FPmult:FPmult_inst\|FP32_mult:FP32_mult_inst\|FP32_mult_altfp_mult_buo:FP32_mult_altfp_mult_buo_component\|lpm_mult:man_product2_mult\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 2 " "Parameter \"lpm_pipeline\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598197987228 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598197987228 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widtha 24 " "Parameter \"lpm_widtha\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598197987228 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthb 24 " "Parameter \"lpm_widthb\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598197987228 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthp 48 " "Parameter \"lpm_widthp\" = \"48\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598197987228 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widths 1 " "Parameter \"lpm_widths\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598197987228 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_mult " "Parameter \"lpm_type\" = \"lpm_mult\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598197987228 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint DEDICATED_MULTIPLIER_CIRCUITRY=YES " "Parameter \"lpm_hint\" = \"DEDICATED_MULTIPLIER_CIRCUITRY=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598197987228 ""}  } { { "../rtl/FP/FP32_mult.v" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/rtl/FP/FP32_mult.v" 480 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1598197987228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_kjt.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_kjt.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_kjt " "Found entity 1: mult_kjt" {  } { { "db/mult_kjt.tdf" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/par/db/mult_kjt.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598197987331 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598197987331 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_kjt systolic_arr:sys_arr\|MAC:MAC_00\|mult:mult_inst\|FPmult:FPmult_inst\|FP32_mult:FP32_mult_inst\|FP32_mult_altfp_mult_buo:FP32_mult_altfp_mult_buo_component\|lpm_mult:man_product2_mult\|mult_kjt:auto_generated " "Elaborating entity \"mult_kjt\" for hierarchy \"systolic_arr:sys_arr\|MAC:MAC_00\|mult:mult_inst\|FPmult:FPmult_inst\|FP32_mult:FP32_mult_inst\|FP32_mult_altfp_mult_buo:FP32_mult_altfp_mult_buo_component\|lpm_mult:man_product2_mult\|mult_kjt:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598197987340 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "accum systolic_arr:sys_arr\|MAC:MAC_00\|accum:accum_inst " "Elaborating entity \"accum\" for hierarchy \"systolic_arr:sys_arr\|MAC:MAC_00\|accum:accum_inst\"" {  } { { "../rtl/PE/MAC.sv" "accum_inst" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/rtl/PE/MAC.sv" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598197987402 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FPadd systolic_arr:sys_arr\|MAC:MAC_00\|accum:accum_inst\|FPadd:FPadd_inst " "Elaborating entity \"FPadd\" for hierarchy \"systolic_arr:sys_arr\|MAC:MAC_00\|accum:accum_inst\|FPadd:FPadd_inst\"" {  } { { "../rtl/PE/accum.sv" "FPadd_inst" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/rtl/PE/accum.sv" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598197987428 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FP32_add systolic_arr:sys_arr\|MAC:MAC_00\|accum:accum_inst\|FPadd:FPadd_inst\|FP32_add:FP32_add_inst " "Elaborating entity \"FP32_add\" for hierarchy \"systolic_arr:sys_arr\|MAC:MAC_00\|accum:accum_inst\|FPadd:FPadd_inst\|FP32_add:FP32_add_inst\"" {  } { { "../rtl/PE/FPadd.sv" "FP32_add_inst" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/rtl/PE/FPadd.sv" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598197987453 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FP32_add_altfp_add_sub_s3k systolic_arr:sys_arr\|MAC:MAC_00\|accum:accum_inst\|FPadd:FPadd_inst\|FP32_add:FP32_add_inst\|FP32_add_altfp_add_sub_s3k:FP32_add_altfp_add_sub_s3k_component " "Elaborating entity \"FP32_add_altfp_add_sub_s3k\" for hierarchy \"systolic_arr:sys_arr\|MAC:MAC_00\|accum:accum_inst\|FPadd:FPadd_inst\|FP32_add:FP32_add_inst\|FP32_add_altfp_add_sub_s3k:FP32_add_altfp_add_sub_s3k_component\"" {  } { { "../rtl/FP/FP32_add.v" "FP32_add_altfp_add_sub_s3k_component" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/rtl/FP/FP32_add.v" 2631 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598197987478 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FP32_add_altbarrel_shift_35e systolic_arr:sys_arr\|MAC:MAC_00\|accum:accum_inst\|FPadd:FPadd_inst\|FP32_add:FP32_add_inst\|FP32_add_altfp_add_sub_s3k:FP32_add_altfp_add_sub_s3k_component\|FP32_add_altbarrel_shift_35e:lbarrel_shift " "Elaborating entity \"FP32_add_altbarrel_shift_35e\" for hierarchy \"systolic_arr:sys_arr\|MAC:MAC_00\|accum:accum_inst\|FPadd:FPadd_inst\|FP32_add:FP32_add_inst\|FP32_add_altfp_add_sub_s3k:FP32_add_altfp_add_sub_s3k_component\|FP32_add_altbarrel_shift_35e:lbarrel_shift\"" {  } { { "../rtl/FP/FP32_add.v" "lbarrel_shift" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/rtl/FP/FP32_add.v" 1326 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598197987561 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FP32_add_altbarrel_shift_olb systolic_arr:sys_arr\|MAC:MAC_00\|accum:accum_inst\|FPadd:FPadd_inst\|FP32_add:FP32_add_inst\|FP32_add_altfp_add_sub_s3k:FP32_add_altfp_add_sub_s3k_component\|FP32_add_altbarrel_shift_olb:rbarrel_shift " "Elaborating entity \"FP32_add_altbarrel_shift_olb\" for hierarchy \"systolic_arr:sys_arr\|MAC:MAC_00\|accum:accum_inst\|FPadd:FPadd_inst\|FP32_add:FP32_add_inst\|FP32_add_altfp_add_sub_s3k:FP32_add_altfp_add_sub_s3k_component\|FP32_add_altbarrel_shift_olb:rbarrel_shift\"" {  } { { "../rtl/FP/FP32_add.v" "rbarrel_shift" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/rtl/FP/FP32_add.v" 1331 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598197987595 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FP32_add_altpriority_encoder_qb6 systolic_arr:sys_arr\|MAC:MAC_00\|accum:accum_inst\|FPadd:FPadd_inst\|FP32_add:FP32_add_inst\|FP32_add_altfp_add_sub_s3k:FP32_add_altfp_add_sub_s3k_component\|FP32_add_altpriority_encoder_qb6:leading_zeroes_cnt " "Elaborating entity \"FP32_add_altpriority_encoder_qb6\" for hierarchy \"systolic_arr:sys_arr\|MAC:MAC_00\|accum:accum_inst\|FPadd:FPadd_inst\|FP32_add:FP32_add_inst\|FP32_add_altfp_add_sub_s3k:FP32_add_altfp_add_sub_s3k_component\|FP32_add_altpriority_encoder_qb6:leading_zeroes_cnt\"" {  } { { "../rtl/FP/FP32_add.v" "leading_zeroes_cnt" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/rtl/FP/FP32_add.v" 1335 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598197987624 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FP32_add_altpriority_encoder_r08 systolic_arr:sys_arr\|MAC:MAC_00\|accum:accum_inst\|FPadd:FPadd_inst\|FP32_add:FP32_add_inst\|FP32_add_altfp_add_sub_s3k:FP32_add_altfp_add_sub_s3k_component\|FP32_add_altpriority_encoder_qb6:leading_zeroes_cnt\|FP32_add_altpriority_encoder_r08:altpriority_encoder10 " "Elaborating entity \"FP32_add_altpriority_encoder_r08\" for hierarchy \"systolic_arr:sys_arr\|MAC:MAC_00\|accum:accum_inst\|FPadd:FPadd_inst\|FP32_add:FP32_add_inst\|FP32_add_altfp_add_sub_s3k:FP32_add_altfp_add_sub_s3k_component\|FP32_add_altpriority_encoder_qb6:leading_zeroes_cnt\|FP32_add_altpriority_encoder_r08:altpriority_encoder10\"" {  } { { "../rtl/FP/FP32_add.v" "altpriority_encoder10" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/rtl/FP/FP32_add.v" 413 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598197987651 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FP32_add_altpriority_encoder_bv7 systolic_arr:sys_arr\|MAC:MAC_00\|accum:accum_inst\|FPadd:FPadd_inst\|FP32_add:FP32_add_inst\|FP32_add_altfp_add_sub_s3k:FP32_add_altfp_add_sub_s3k_component\|FP32_add_altpriority_encoder_qb6:leading_zeroes_cnt\|FP32_add_altpriority_encoder_r08:altpriority_encoder10\|FP32_add_altpriority_encoder_bv7:altpriority_encoder12 " "Elaborating entity \"FP32_add_altpriority_encoder_bv7\" for hierarchy \"systolic_arr:sys_arr\|MAC:MAC_00\|accum:accum_inst\|FPadd:FPadd_inst\|FP32_add:FP32_add_inst\|FP32_add_altfp_add_sub_s3k:FP32_add_altfp_add_sub_s3k_component\|FP32_add_altpriority_encoder_qb6:leading_zeroes_cnt\|FP32_add_altpriority_encoder_r08:altpriority_encoder10\|FP32_add_altpriority_encoder_bv7:altpriority_encoder12\"" {  } { { "../rtl/FP/FP32_add.v" "altpriority_encoder12" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/rtl/FP/FP32_add.v" 348 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598197987677 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FP32_add_altpriority_encoder_6v7 systolic_arr:sys_arr\|MAC:MAC_00\|accum:accum_inst\|FPadd:FPadd_inst\|FP32_add:FP32_add_inst\|FP32_add_altfp_add_sub_s3k:FP32_add_altfp_add_sub_s3k_component\|FP32_add_altpriority_encoder_qb6:leading_zeroes_cnt\|FP32_add_altpriority_encoder_r08:altpriority_encoder10\|FP32_add_altpriority_encoder_bv7:altpriority_encoder12\|FP32_add_altpriority_encoder_6v7:altpriority_encoder14 " "Elaborating entity \"FP32_add_altpriority_encoder_6v7\" for hierarchy \"systolic_arr:sys_arr\|MAC:MAC_00\|accum:accum_inst\|FPadd:FPadd_inst\|FP32_add:FP32_add_inst\|FP32_add_altfp_add_sub_s3k:FP32_add_altfp_add_sub_s3k_component\|FP32_add_altpriority_encoder_qb6:leading_zeroes_cnt\|FP32_add_altpriority_encoder_r08:altpriority_encoder10\|FP32_add_altpriority_encoder_bv7:altpriority_encoder12\|FP32_add_altpriority_encoder_6v7:altpriority_encoder14\"" {  } { { "../rtl/FP/FP32_add.v" "altpriority_encoder14" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/rtl/FP/FP32_add.v" 283 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598197987705 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FP32_add_altpriority_encoder_3v7 systolic_arr:sys_arr\|MAC:MAC_00\|accum:accum_inst\|FPadd:FPadd_inst\|FP32_add:FP32_add_inst\|FP32_add_altfp_add_sub_s3k:FP32_add_altfp_add_sub_s3k_component\|FP32_add_altpriority_encoder_qb6:leading_zeroes_cnt\|FP32_add_altpriority_encoder_r08:altpriority_encoder10\|FP32_add_altpriority_encoder_bv7:altpriority_encoder12\|FP32_add_altpriority_encoder_6v7:altpriority_encoder14\|FP32_add_altpriority_encoder_3v7:altpriority_encoder16 " "Elaborating entity \"FP32_add_altpriority_encoder_3v7\" for hierarchy \"systolic_arr:sys_arr\|MAC:MAC_00\|accum:accum_inst\|FPadd:FPadd_inst\|FP32_add:FP32_add_inst\|FP32_add_altfp_add_sub_s3k:FP32_add_altfp_add_sub_s3k_component\|FP32_add_altpriority_encoder_qb6:leading_zeroes_cnt\|FP32_add_altpriority_encoder_r08:altpriority_encoder10\|FP32_add_altpriority_encoder_bv7:altpriority_encoder12\|FP32_add_altpriority_encoder_6v7:altpriority_encoder14\|FP32_add_altpriority_encoder_3v7:altpriority_encoder16\"" {  } { { "../rtl/FP/FP32_add.v" "altpriority_encoder16" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/rtl/FP/FP32_add.v" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598197987729 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FP32_add_altpriority_encoder_3e8 systolic_arr:sys_arr\|MAC:MAC_00\|accum:accum_inst\|FPadd:FPadd_inst\|FP32_add:FP32_add_inst\|FP32_add_altfp_add_sub_s3k:FP32_add_altfp_add_sub_s3k_component\|FP32_add_altpriority_encoder_qb6:leading_zeroes_cnt\|FP32_add_altpriority_encoder_r08:altpriority_encoder10\|FP32_add_altpriority_encoder_bv7:altpriority_encoder12\|FP32_add_altpriority_encoder_6v7:altpriority_encoder14\|FP32_add_altpriority_encoder_3e8:altpriority_encoder17 " "Elaborating entity \"FP32_add_altpriority_encoder_3e8\" for hierarchy \"systolic_arr:sys_arr\|MAC:MAC_00\|accum:accum_inst\|FPadd:FPadd_inst\|FP32_add:FP32_add_inst\|FP32_add_altfp_add_sub_s3k:FP32_add_altfp_add_sub_s3k_component\|FP32_add_altpriority_encoder_qb6:leading_zeroes_cnt\|FP32_add_altpriority_encoder_r08:altpriority_encoder10\|FP32_add_altpriority_encoder_bv7:altpriority_encoder12\|FP32_add_altpriority_encoder_6v7:altpriority_encoder14\|FP32_add_altpriority_encoder_3e8:altpriority_encoder17\"" {  } { { "../rtl/FP/FP32_add.v" "altpriority_encoder17" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/rtl/FP/FP32_add.v" 223 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598197987751 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FP32_add_altpriority_encoder_6e8 systolic_arr:sys_arr\|MAC:MAC_00\|accum:accum_inst\|FPadd:FPadd_inst\|FP32_add:FP32_add_inst\|FP32_add_altfp_add_sub_s3k:FP32_add_altfp_add_sub_s3k_component\|FP32_add_altpriority_encoder_qb6:leading_zeroes_cnt\|FP32_add_altpriority_encoder_r08:altpriority_encoder10\|FP32_add_altpriority_encoder_bv7:altpriority_encoder12\|FP32_add_altpriority_encoder_6e8:altpriority_encoder15 " "Elaborating entity \"FP32_add_altpriority_encoder_6e8\" for hierarchy \"systolic_arr:sys_arr\|MAC:MAC_00\|accum:accum_inst\|FPadd:FPadd_inst\|FP32_add:FP32_add_inst\|FP32_add_altfp_add_sub_s3k:FP32_add_altfp_add_sub_s3k_component\|FP32_add_altpriority_encoder_qb6:leading_zeroes_cnt\|FP32_add_altpriority_encoder_r08:altpriority_encoder10\|FP32_add_altpriority_encoder_bv7:altpriority_encoder12\|FP32_add_altpriority_encoder_6e8:altpriority_encoder15\"" {  } { { "../rtl/FP/FP32_add.v" "altpriority_encoder15" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/rtl/FP/FP32_add.v" 288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598197987785 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FP32_add_altpriority_encoder_be8 systolic_arr:sys_arr\|MAC:MAC_00\|accum:accum_inst\|FPadd:FPadd_inst\|FP32_add:FP32_add_inst\|FP32_add_altfp_add_sub_s3k:FP32_add_altfp_add_sub_s3k_component\|FP32_add_altpriority_encoder_qb6:leading_zeroes_cnt\|FP32_add_altpriority_encoder_r08:altpriority_encoder10\|FP32_add_altpriority_encoder_be8:altpriority_encoder13 " "Elaborating entity \"FP32_add_altpriority_encoder_be8\" for hierarchy \"systolic_arr:sys_arr\|MAC:MAC_00\|accum:accum_inst\|FPadd:FPadd_inst\|FP32_add:FP32_add_inst\|FP32_add_altfp_add_sub_s3k:FP32_add_altfp_add_sub_s3k_component\|FP32_add_altpriority_encoder_qb6:leading_zeroes_cnt\|FP32_add_altpriority_encoder_r08:altpriority_encoder10\|FP32_add_altpriority_encoder_be8:altpriority_encoder13\"" {  } { { "../rtl/FP/FP32_add.v" "altpriority_encoder13" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/rtl/FP/FP32_add.v" 353 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598197987841 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FP32_add_altpriority_encoder_rf8 systolic_arr:sys_arr\|MAC:MAC_00\|accum:accum_inst\|FPadd:FPadd_inst\|FP32_add:FP32_add_inst\|FP32_add_altfp_add_sub_s3k:FP32_add_altfp_add_sub_s3k_component\|FP32_add_altpriority_encoder_qb6:leading_zeroes_cnt\|FP32_add_altpriority_encoder_rf8:altpriority_encoder11 " "Elaborating entity \"FP32_add_altpriority_encoder_rf8\" for hierarchy \"systolic_arr:sys_arr\|MAC:MAC_00\|accum:accum_inst\|FPadd:FPadd_inst\|FP32_add:FP32_add_inst\|FP32_add_altfp_add_sub_s3k:FP32_add_altfp_add_sub_s3k_component\|FP32_add_altpriority_encoder_qb6:leading_zeroes_cnt\|FP32_add_altpriority_encoder_rf8:altpriority_encoder11\"" {  } { { "../rtl/FP/FP32_add.v" "altpriority_encoder11" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/rtl/FP/FP32_add.v" 418 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598197987953 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FP32_add_altpriority_encoder_e48 systolic_arr:sys_arr\|MAC:MAC_00\|accum:accum_inst\|FPadd:FPadd_inst\|FP32_add:FP32_add_inst\|FP32_add_altfp_add_sub_s3k:FP32_add_altfp_add_sub_s3k_component\|FP32_add_altpriority_encoder_e48:trailing_zeros_cnt " "Elaborating entity \"FP32_add_altpriority_encoder_e48\" for hierarchy \"systolic_arr:sys_arr\|MAC:MAC_00\|accum:accum_inst\|FPadd:FPadd_inst\|FP32_add:FP32_add_inst\|FP32_add_altfp_add_sub_s3k:FP32_add_altfp_add_sub_s3k_component\|FP32_add_altpriority_encoder_e48:trailing_zeros_cnt\"" {  } { { "../rtl/FP/FP32_add.v" "trailing_zeros_cnt" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/rtl/FP/FP32_add.v" 1339 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598197988183 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FP32_add_altpriority_encoder_fj8 systolic_arr:sys_arr\|MAC:MAC_00\|accum:accum_inst\|FPadd:FPadd_inst\|FP32_add:FP32_add_inst\|FP32_add_altfp_add_sub_s3k:FP32_add_altfp_add_sub_s3k_component\|FP32_add_altpriority_encoder_e48:trailing_zeros_cnt\|FP32_add_altpriority_encoder_fj8:altpriority_encoder24 " "Elaborating entity \"FP32_add_altpriority_encoder_fj8\" for hierarchy \"systolic_arr:sys_arr\|MAC:MAC_00\|accum:accum_inst\|FPadd:FPadd_inst\|FP32_add:FP32_add_inst\|FP32_add_altfp_add_sub_s3k:FP32_add_altfp_add_sub_s3k_component\|FP32_add_altpriority_encoder_e48:trailing_zeros_cnt\|FP32_add_altpriority_encoder_fj8:altpriority_encoder24\"" {  } { { "../rtl/FP/FP32_add.v" "altpriority_encoder24" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/rtl/FP/FP32_add.v" 696 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598197988209 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FP32_add_altpriority_encoder_vh8 systolic_arr:sys_arr\|MAC:MAC_00\|accum:accum_inst\|FPadd:FPadd_inst\|FP32_add:FP32_add_inst\|FP32_add_altfp_add_sub_s3k:FP32_add_altfp_add_sub_s3k_component\|FP32_add_altpriority_encoder_e48:trailing_zeros_cnt\|FP32_add_altpriority_encoder_fj8:altpriority_encoder24\|FP32_add_altpriority_encoder_vh8:altpriority_encoder26 " "Elaborating entity \"FP32_add_altpriority_encoder_vh8\" for hierarchy \"systolic_arr:sys_arr\|MAC:MAC_00\|accum:accum_inst\|FPadd:FPadd_inst\|FP32_add:FP32_add_inst\|FP32_add_altfp_add_sub_s3k:FP32_add_altfp_add_sub_s3k_component\|FP32_add_altpriority_encoder_e48:trailing_zeros_cnt\|FP32_add_altpriority_encoder_fj8:altpriority_encoder24\|FP32_add_altpriority_encoder_vh8:altpriority_encoder26\"" {  } { { "../rtl/FP/FP32_add.v" "altpriority_encoder26" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/rtl/FP/FP32_add.v" 550 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598197988235 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FP32_add_altpriority_encoder_qh8 systolic_arr:sys_arr\|MAC:MAC_00\|accum:accum_inst\|FPadd:FPadd_inst\|FP32_add:FP32_add_inst\|FP32_add_altfp_add_sub_s3k:FP32_add_altfp_add_sub_s3k_component\|FP32_add_altpriority_encoder_e48:trailing_zeros_cnt\|FP32_add_altpriority_encoder_fj8:altpriority_encoder24\|FP32_add_altpriority_encoder_vh8:altpriority_encoder26\|FP32_add_altpriority_encoder_qh8:altpriority_encoder28 " "Elaborating entity \"FP32_add_altpriority_encoder_qh8\" for hierarchy \"systolic_arr:sys_arr\|MAC:MAC_00\|accum:accum_inst\|FPadd:FPadd_inst\|FP32_add:FP32_add_inst\|FP32_add_altfp_add_sub_s3k:FP32_add_altfp_add_sub_s3k_component\|FP32_add_altpriority_encoder_e48:trailing_zeros_cnt\|FP32_add_altpriority_encoder_fj8:altpriority_encoder24\|FP32_add_altpriority_encoder_vh8:altpriority_encoder26\|FP32_add_altpriority_encoder_qh8:altpriority_encoder28\"" {  } { { "../rtl/FP/FP32_add.v" "altpriority_encoder28" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/rtl/FP/FP32_add.v" 517 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598197988260 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FP32_add_altpriority_encoder_nh8 systolic_arr:sys_arr\|MAC:MAC_00\|accum:accum_inst\|FPadd:FPadd_inst\|FP32_add:FP32_add_inst\|FP32_add_altfp_add_sub_s3k:FP32_add_altfp_add_sub_s3k_component\|FP32_add_altpriority_encoder_e48:trailing_zeros_cnt\|FP32_add_altpriority_encoder_fj8:altpriority_encoder24\|FP32_add_altpriority_encoder_vh8:altpriority_encoder26\|FP32_add_altpriority_encoder_qh8:altpriority_encoder28\|FP32_add_altpriority_encoder_nh8:altpriority_encoder30 " "Elaborating entity \"FP32_add_altpriority_encoder_nh8\" for hierarchy \"systolic_arr:sys_arr\|MAC:MAC_00\|accum:accum_inst\|FPadd:FPadd_inst\|FP32_add:FP32_add_inst\|FP32_add_altfp_add_sub_s3k:FP32_add_altfp_add_sub_s3k_component\|FP32_add_altpriority_encoder_e48:trailing_zeros_cnt\|FP32_add_altpriority_encoder_fj8:altpriority_encoder24\|FP32_add_altpriority_encoder_vh8:altpriority_encoder26\|FP32_add_altpriority_encoder_qh8:altpriority_encoder28\|FP32_add_altpriority_encoder_nh8:altpriority_encoder30\"" {  } { { "../rtl/FP/FP32_add.v" "altpriority_encoder30" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/rtl/FP/FP32_add.v" 484 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598197988284 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FP32_add_altpriority_encoder_f48 systolic_arr:sys_arr\|MAC:MAC_00\|accum:accum_inst\|FPadd:FPadd_inst\|FP32_add:FP32_add_inst\|FP32_add_altfp_add_sub_s3k:FP32_add_altfp_add_sub_s3k_component\|FP32_add_altpriority_encoder_e48:trailing_zeros_cnt\|FP32_add_altpriority_encoder_f48:altpriority_encoder25 " "Elaborating entity \"FP32_add_altpriority_encoder_f48\" for hierarchy \"systolic_arr:sys_arr\|MAC:MAC_00\|accum:accum_inst\|FPadd:FPadd_inst\|FP32_add:FP32_add_inst\|FP32_add_altfp_add_sub_s3k:FP32_add_altfp_add_sub_s3k_component\|FP32_add_altpriority_encoder_e48:trailing_zeros_cnt\|FP32_add_altpriority_encoder_f48:altpriority_encoder25\"" {  } { { "../rtl/FP/FP32_add.v" "altpriority_encoder25" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/rtl/FP/FP32_add.v" 700 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598197988469 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FP32_add_altpriority_encoder_v28 systolic_arr:sys_arr\|MAC:MAC_00\|accum:accum_inst\|FPadd:FPadd_inst\|FP32_add:FP32_add_inst\|FP32_add_altfp_add_sub_s3k:FP32_add_altfp_add_sub_s3k_component\|FP32_add_altpriority_encoder_e48:trailing_zeros_cnt\|FP32_add_altpriority_encoder_f48:altpriority_encoder25\|FP32_add_altpriority_encoder_v28:altpriority_encoder33 " "Elaborating entity \"FP32_add_altpriority_encoder_v28\" for hierarchy \"systolic_arr:sys_arr\|MAC:MAC_00\|accum:accum_inst\|FPadd:FPadd_inst\|FP32_add:FP32_add_inst\|FP32_add_altfp_add_sub_s3k:FP32_add_altfp_add_sub_s3k_component\|FP32_add_altpriority_encoder_e48:trailing_zeros_cnt\|FP32_add_altpriority_encoder_f48:altpriority_encoder25\|FP32_add_altpriority_encoder_v28:altpriority_encoder33\"" {  } { { "../rtl/FP/FP32_add.v" "altpriority_encoder33" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/rtl/FP/FP32_add.v" 672 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598197988594 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FP32_add_altpriority_encoder_q28 systolic_arr:sys_arr\|MAC:MAC_00\|accum:accum_inst\|FPadd:FPadd_inst\|FP32_add:FP32_add_inst\|FP32_add_altfp_add_sub_s3k:FP32_add_altfp_add_sub_s3k_component\|FP32_add_altpriority_encoder_e48:trailing_zeros_cnt\|FP32_add_altpriority_encoder_f48:altpriority_encoder25\|FP32_add_altpriority_encoder_v28:altpriority_encoder33\|FP32_add_altpriority_encoder_q28:altpriority_encoder35 " "Elaborating entity \"FP32_add_altpriority_encoder_q28\" for hierarchy \"systolic_arr:sys_arr\|MAC:MAC_00\|accum:accum_inst\|FPadd:FPadd_inst\|FP32_add:FP32_add_inst\|FP32_add_altfp_add_sub_s3k:FP32_add_altfp_add_sub_s3k_component\|FP32_add_altpriority_encoder_e48:trailing_zeros_cnt\|FP32_add_altpriority_encoder_f48:altpriority_encoder25\|FP32_add_altpriority_encoder_v28:altpriority_encoder33\|FP32_add_altpriority_encoder_q28:altpriority_encoder35\"" {  } { { "../rtl/FP/FP32_add.v" "altpriority_encoder35" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/rtl/FP/FP32_add.v" 644 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598197988668 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FP32_add_altpriority_encoder_n28 systolic_arr:sys_arr\|MAC:MAC_00\|accum:accum_inst\|FPadd:FPadd_inst\|FP32_add:FP32_add_inst\|FP32_add_altfp_add_sub_s3k:FP32_add_altfp_add_sub_s3k_component\|FP32_add_altpriority_encoder_e48:trailing_zeros_cnt\|FP32_add_altpriority_encoder_f48:altpriority_encoder25\|FP32_add_altpriority_encoder_v28:altpriority_encoder33\|FP32_add_altpriority_encoder_q28:altpriority_encoder35\|FP32_add_altpriority_encoder_n28:altpriority_encoder37 " "Elaborating entity \"FP32_add_altpriority_encoder_n28\" for hierarchy \"systolic_arr:sys_arr\|MAC:MAC_00\|accum:accum_inst\|FPadd:FPadd_inst\|FP32_add:FP32_add_inst\|FP32_add_altfp_add_sub_s3k:FP32_add_altfp_add_sub_s3k_component\|FP32_add_altpriority_encoder_e48:trailing_zeros_cnt\|FP32_add_altpriority_encoder_f48:altpriority_encoder25\|FP32_add_altpriority_encoder_v28:altpriority_encoder33\|FP32_add_altpriority_encoder_q28:altpriority_encoder35\|FP32_add_altpriority_encoder_n28:altpriority_encoder37\"" {  } { { "../rtl/FP/FP32_add.v" "altpriority_encoder37" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/rtl/FP/FP32_add.v" 616 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598197988707 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub systolic_arr:sys_arr\|MAC:MAC_00\|accum:accum_inst\|FPadd:FPadd_inst\|FP32_add:FP32_add_inst\|FP32_add_altfp_add_sub_s3k:FP32_add_altfp_add_sub_s3k_component\|lpm_add_sub:add_sub1 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"systolic_arr:sys_arr\|MAC:MAC_00\|accum:accum_inst\|FPadd:FPadd_inst\|FP32_add:FP32_add_inst\|FP32_add_altfp_add_sub_s3k:FP32_add_altfp_add_sub_s3k_component\|lpm_add_sub:add_sub1\"" {  } { { "../rtl/FP/FP32_add.v" "add_sub1" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/rtl/FP/FP32_add.v" 1877 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598197988738 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "systolic_arr:sys_arr\|MAC:MAC_00\|accum:accum_inst\|FPadd:FPadd_inst\|FP32_add:FP32_add_inst\|FP32_add_altfp_add_sub_s3k:FP32_add_altfp_add_sub_s3k_component\|lpm_add_sub:add_sub1 " "Elaborated megafunction instantiation \"systolic_arr:sys_arr\|MAC:MAC_00\|accum:accum_inst\|FPadd:FPadd_inst\|FP32_add:FP32_add_inst\|FP32_add_altfp_add_sub_s3k:FP32_add_altfp_add_sub_s3k_component\|lpm_add_sub:add_sub1\"" {  } { { "../rtl/FP/FP32_add.v" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/rtl/FP/FP32_add.v" 1877 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598197988753 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "systolic_arr:sys_arr\|MAC:MAC_00\|accum:accum_inst\|FPadd:FPadd_inst\|FP32_add:FP32_add_inst\|FP32_add_altfp_add_sub_s3k:FP32_add_altfp_add_sub_s3k_component\|lpm_add_sub:add_sub1 " "Instantiated megafunction \"systolic_arr:sys_arr\|MAC:MAC_00\|accum:accum_inst\|FPadd:FPadd_inst\|FP32_add:FP32_add_inst\|FP32_add_altfp_add_sub_s3k:FP32_add_altfp_add_sub_s3k_component\|lpm_add_sub:add_sub1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction SUB " "Parameter \"lpm_direction\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598197988753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598197988753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598197988753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 9 " "Parameter \"lpm_width\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598197988753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598197988753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint USE_WYS=ON " "Parameter \"lpm_hint\" = \"USE_WYS=ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598197988753 ""}  } { { "../rtl/FP/FP32_add.v" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/rtl/FP/FP32_add.v" 1877 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1598197988753 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_u1j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_u1j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_u1j " "Found entity 1: add_sub_u1j" {  } { { "db/add_sub_u1j.tdf" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/par/db/add_sub_u1j.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598197988857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598197988857 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_u1j systolic_arr:sys_arr\|MAC:MAC_00\|accum:accum_inst\|FPadd:FPadd_inst\|FP32_add:FP32_add_inst\|FP32_add_altfp_add_sub_s3k:FP32_add_altfp_add_sub_s3k_component\|lpm_add_sub:add_sub1\|add_sub_u1j:auto_generated " "Elaborating entity \"add_sub_u1j\" for hierarchy \"systolic_arr:sys_arr\|MAC:MAC_00\|accum:accum_inst\|FPadd:FPadd_inst\|FP32_add:FP32_add_inst\|FP32_add_altfp_add_sub_s3k:FP32_add_altfp_add_sub_s3k_component\|lpm_add_sub:add_sub1\|add_sub_u1j:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598197988865 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub systolic_arr:sys_arr\|MAC:MAC_00\|accum:accum_inst\|FPadd:FPadd_inst\|FP32_add:FP32_add_inst\|FP32_add_altfp_add_sub_s3k:FP32_add_altfp_add_sub_s3k_component\|lpm_add_sub:add_sub3 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"systolic_arr:sys_arr\|MAC:MAC_00\|accum:accum_inst\|FPadd:FPadd_inst\|FP32_add:FP32_add_inst\|FP32_add_altfp_add_sub_s3k:FP32_add_altfp_add_sub_s3k_component\|lpm_add_sub:add_sub3\"" {  } { { "../rtl/FP/FP32_add.v" "add_sub3" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/rtl/FP/FP32_add.v" 1931 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598197988985 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "systolic_arr:sys_arr\|MAC:MAC_00\|accum:accum_inst\|FPadd:FPadd_inst\|FP32_add:FP32_add_inst\|FP32_add_altfp_add_sub_s3k:FP32_add_altfp_add_sub_s3k_component\|lpm_add_sub:add_sub3 " "Elaborated megafunction instantiation \"systolic_arr:sys_arr\|MAC:MAC_00\|accum:accum_inst\|FPadd:FPadd_inst\|FP32_add:FP32_add_inst\|FP32_add_altfp_add_sub_s3k:FP32_add_altfp_add_sub_s3k_component\|lpm_add_sub:add_sub3\"" {  } { { "../rtl/FP/FP32_add.v" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/rtl/FP/FP32_add.v" 1931 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598197989003 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "systolic_arr:sys_arr\|MAC:MAC_00\|accum:accum_inst\|FPadd:FPadd_inst\|FP32_add:FP32_add_inst\|FP32_add_altfp_add_sub_s3k:FP32_add_altfp_add_sub_s3k_component\|lpm_add_sub:add_sub3 " "Instantiated megafunction \"systolic_arr:sys_arr\|MAC:MAC_00\|accum:accum_inst\|FPadd:FPadd_inst\|FP32_add:FP32_add_inst\|FP32_add_altfp_add_sub_s3k:FP32_add_altfp_add_sub_s3k_component\|lpm_add_sub:add_sub3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction SUB " "Parameter \"lpm_direction\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598197989004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598197989004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 6 " "Parameter \"lpm_width\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598197989004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598197989004 ""}  } { { "../rtl/FP/FP32_add.v" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/rtl/FP/FP32_add.v" 1931 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1598197989004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_70f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_70f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_70f " "Found entity 1: add_sub_70f" {  } { { "db/add_sub_70f.tdf" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/par/db/add_sub_70f.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598197989105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598197989105 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_70f systolic_arr:sys_arr\|MAC:MAC_00\|accum:accum_inst\|FPadd:FPadd_inst\|FP32_add:FP32_add_inst\|FP32_add_altfp_add_sub_s3k:FP32_add_altfp_add_sub_s3k_component\|lpm_add_sub:add_sub3\|add_sub_70f:auto_generated " "Elaborating entity \"add_sub_70f\" for hierarchy \"systolic_arr:sys_arr\|MAC:MAC_00\|accum:accum_inst\|FPadd:FPadd_inst\|FP32_add:FP32_add_inst\|FP32_add_altfp_add_sub_s3k:FP32_add_altfp_add_sub_s3k_component\|lpm_add_sub:add_sub3\|add_sub_70f:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598197989114 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub systolic_arr:sys_arr\|MAC:MAC_00\|accum:accum_inst\|FPadd:FPadd_inst\|FP32_add:FP32_add_inst\|FP32_add_altfp_add_sub_s3k:FP32_add_altfp_add_sub_s3k_component\|lpm_add_sub:add_sub4 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"systolic_arr:sys_arr\|MAC:MAC_00\|accum:accum_inst\|FPadd:FPadd_inst\|FP32_add:FP32_add_inst\|FP32_add_altfp_add_sub_s3k:FP32_add_altfp_add_sub_s3k_component\|lpm_add_sub:add_sub4\"" {  } { { "../rtl/FP/FP32_add.v" "add_sub4" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/rtl/FP/FP32_add.v" 1948 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598197989171 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "systolic_arr:sys_arr\|MAC:MAC_00\|accum:accum_inst\|FPadd:FPadd_inst\|FP32_add:FP32_add_inst\|FP32_add_altfp_add_sub_s3k:FP32_add_altfp_add_sub_s3k_component\|lpm_add_sub:add_sub4 " "Elaborated megafunction instantiation \"systolic_arr:sys_arr\|MAC:MAC_00\|accum:accum_inst\|FPadd:FPadd_inst\|FP32_add:FP32_add_inst\|FP32_add_altfp_add_sub_s3k:FP32_add_altfp_add_sub_s3k_component\|lpm_add_sub:add_sub4\"" {  } { { "../rtl/FP/FP32_add.v" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/rtl/FP/FP32_add.v" 1948 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598197989190 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "systolic_arr:sys_arr\|MAC:MAC_00\|accum:accum_inst\|FPadd:FPadd_inst\|FP32_add:FP32_add_inst\|FP32_add_altfp_add_sub_s3k:FP32_add_altfp_add_sub_s3k_component\|lpm_add_sub:add_sub4 " "Instantiated megafunction \"systolic_arr:sys_arr\|MAC:MAC_00\|accum:accum_inst\|FPadd:FPadd_inst\|FP32_add:FP32_add_inst\|FP32_add_altfp_add_sub_s3k:FP32_add_altfp_add_sub_s3k_component\|lpm_add_sub:add_sub4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598197989191 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598197989191 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 28 " "Parameter \"lpm_width\" = \"28\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598197989191 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598197989191 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint USE_WYS=ON " "Parameter \"lpm_hint\" = \"USE_WYS=ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598197989191 ""}  } { { "../rtl/FP/FP32_add.v" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/rtl/FP/FP32_add.v" 1948 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1598197989191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7bi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7bi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7bi " "Found entity 1: add_sub_7bi" {  } { { "db/add_sub_7bi.tdf" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/par/db/add_sub_7bi.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598197989293 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598197989293 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_7bi systolic_arr:sys_arr\|MAC:MAC_00\|accum:accum_inst\|FPadd:FPadd_inst\|FP32_add:FP32_add_inst\|FP32_add_altfp_add_sub_s3k:FP32_add_altfp_add_sub_s3k_component\|lpm_add_sub:add_sub4\|add_sub_7bi:auto_generated " "Elaborating entity \"add_sub_7bi\" for hierarchy \"systolic_arr:sys_arr\|MAC:MAC_00\|accum:accum_inst\|FPadd:FPadd_inst\|FP32_add:FP32_add_inst\|FP32_add_altfp_add_sub_s3k:FP32_add_altfp_add_sub_s3k_component\|lpm_add_sub:add_sub4\|add_sub_7bi:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598197989302 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub systolic_arr:sys_arr\|MAC:MAC_00\|accum:accum_inst\|FPadd:FPadd_inst\|FP32_add:FP32_add_inst\|FP32_add_altfp_add_sub_s3k:FP32_add_altfp_add_sub_s3k_component\|lpm_add_sub:add_sub6 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"systolic_arr:sys_arr\|MAC:MAC_00\|accum:accum_inst\|FPadd:FPadd_inst\|FP32_add:FP32_add_inst\|FP32_add_altfp_add_sub_s3k:FP32_add_altfp_add_sub_s3k_component\|lpm_add_sub:add_sub6\"" {  } { { "../rtl/FP/FP32_add.v" "add_sub6" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/rtl/FP/FP32_add.v" 1992 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598197989422 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "systolic_arr:sys_arr\|MAC:MAC_00\|accum:accum_inst\|FPadd:FPadd_inst\|FP32_add:FP32_add_inst\|FP32_add_altfp_add_sub_s3k:FP32_add_altfp_add_sub_s3k_component\|lpm_add_sub:add_sub6 " "Elaborated megafunction instantiation \"systolic_arr:sys_arr\|MAC:MAC_00\|accum:accum_inst\|FPadd:FPadd_inst\|FP32_add:FP32_add_inst\|FP32_add_altfp_add_sub_s3k:FP32_add_altfp_add_sub_s3k_component\|lpm_add_sub:add_sub6\"" {  } { { "../rtl/FP/FP32_add.v" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/rtl/FP/FP32_add.v" 1992 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598197989440 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "systolic_arr:sys_arr\|MAC:MAC_00\|accum:accum_inst\|FPadd:FPadd_inst\|FP32_add:FP32_add_inst\|FP32_add_altfp_add_sub_s3k:FP32_add_altfp_add_sub_s3k_component\|lpm_add_sub:add_sub6 " "Instantiated megafunction \"systolic_arr:sys_arr\|MAC:MAC_00\|accum:accum_inst\|FPadd:FPadd_inst\|FP32_add:FP32_add_inst\|FP32_add_altfp_add_sub_s3k:FP32_add_altfp_add_sub_s3k_component\|lpm_add_sub:add_sub6\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598197989440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598197989440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 9 " "Parameter \"lpm_width\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598197989440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598197989440 ""}  } { { "../rtl/FP/FP32_add.v" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/rtl/FP/FP32_add.v" 1992 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1598197989440 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_9ve.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_9ve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_9ve " "Found entity 1: add_sub_9ve" {  } { { "db/add_sub_9ve.tdf" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/par/db/add_sub_9ve.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598197989543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598197989543 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_9ve systolic_arr:sys_arr\|MAC:MAC_00\|accum:accum_inst\|FPadd:FPadd_inst\|FP32_add:FP32_add_inst\|FP32_add_altfp_add_sub_s3k:FP32_add_altfp_add_sub_s3k_component\|lpm_add_sub:add_sub6\|add_sub_9ve:auto_generated " "Elaborating entity \"add_sub_9ve\" for hierarchy \"systolic_arr:sys_arr\|MAC:MAC_00\|accum:accum_inst\|FPadd:FPadd_inst\|FP32_add:FP32_add_inst\|FP32_add_altfp_add_sub_s3k:FP32_add_altfp_add_sub_s3k_component\|lpm_add_sub:add_sub6\|add_sub_9ve:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598197989552 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub systolic_arr:sys_arr\|MAC:MAC_00\|accum:accum_inst\|FPadd:FPadd_inst\|FP32_add:FP32_add_inst\|FP32_add_altfp_add_sub_s3k:FP32_add_altfp_add_sub_s3k_component\|lpm_add_sub:add_sub7 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"systolic_arr:sys_arr\|MAC:MAC_00\|accum:accum_inst\|FPadd:FPadd_inst\|FP32_add:FP32_add_inst\|FP32_add_altfp_add_sub_s3k:FP32_add_altfp_add_sub_s3k_component\|lpm_add_sub:add_sub7\"" {  } { { "../rtl/FP/FP32_add.v" "add_sub7" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/rtl/FP/FP32_add.v" 2017 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598197989609 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "systolic_arr:sys_arr\|MAC:MAC_00\|accum:accum_inst\|FPadd:FPadd_inst\|FP32_add:FP32_add_inst\|FP32_add_altfp_add_sub_s3k:FP32_add_altfp_add_sub_s3k_component\|lpm_add_sub:add_sub7 " "Elaborated megafunction instantiation \"systolic_arr:sys_arr\|MAC:MAC_00\|accum:accum_inst\|FPadd:FPadd_inst\|FP32_add:FP32_add_inst\|FP32_add_altfp_add_sub_s3k:FP32_add_altfp_add_sub_s3k_component\|lpm_add_sub:add_sub7\"" {  } { { "../rtl/FP/FP32_add.v" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/rtl/FP/FP32_add.v" 2017 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598197989624 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "systolic_arr:sys_arr\|MAC:MAC_00\|accum:accum_inst\|FPadd:FPadd_inst\|FP32_add:FP32_add_inst\|FP32_add_altfp_add_sub_s3k:FP32_add_altfp_add_sub_s3k_component\|lpm_add_sub:add_sub7 " "Instantiated megafunction \"systolic_arr:sys_arr\|MAC:MAC_00\|accum:accum_inst\|FPadd:FPadd_inst\|FP32_add:FP32_add_inst\|FP32_add_altfp_add_sub_s3k:FP32_add_altfp_add_sub_s3k_component\|lpm_add_sub:add_sub7\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598197989625 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598197989625 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598197989625 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 9 " "Parameter \"lpm_width\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598197989625 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598197989625 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint USE_WYS=ON " "Parameter \"lpm_hint\" = \"USE_WYS=ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598197989625 ""}  } { { "../rtl/FP/FP32_add.v" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/rtl/FP/FP32_add.v" 2017 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1598197989625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_t0j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_t0j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_t0j " "Found entity 1: add_sub_t0j" {  } { { "db/add_sub_t0j.tdf" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/par/db/add_sub_t0j.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598197989727 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598197989727 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_t0j systolic_arr:sys_arr\|MAC:MAC_00\|accum:accum_inst\|FPadd:FPadd_inst\|FP32_add:FP32_add_inst\|FP32_add_altfp_add_sub_s3k:FP32_add_altfp_add_sub_s3k_component\|lpm_add_sub:add_sub7\|add_sub_t0j:auto_generated " "Elaborating entity \"add_sub_t0j\" for hierarchy \"systolic_arr:sys_arr\|MAC:MAC_00\|accum:accum_inst\|FPadd:FPadd_inst\|FP32_add:FP32_add_inst\|FP32_add_altfp_add_sub_s3k:FP32_add_altfp_add_sub_s3k_component\|lpm_add_sub:add_sub7\|add_sub_t0j:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598197989735 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub systolic_arr:sys_arr\|MAC:MAC_00\|accum:accum_inst\|FPadd:FPadd_inst\|FP32_add:FP32_add_inst\|FP32_add_altfp_add_sub_s3k:FP32_add_altfp_add_sub_s3k_component\|lpm_add_sub:add_sub8 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"systolic_arr:sys_arr\|MAC:MAC_00\|accum:accum_inst\|FPadd:FPadd_inst\|FP32_add:FP32_add_inst\|FP32_add_altfp_add_sub_s3k:FP32_add_altfp_add_sub_s3k_component\|lpm_add_sub:add_sub8\"" {  } { { "../rtl/FP/FP32_add.v" "add_sub8" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/rtl/FP/FP32_add.v" 2044 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598197989797 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "systolic_arr:sys_arr\|MAC:MAC_00\|accum:accum_inst\|FPadd:FPadd_inst\|FP32_add:FP32_add_inst\|FP32_add_altfp_add_sub_s3k:FP32_add_altfp_add_sub_s3k_component\|lpm_add_sub:add_sub8 " "Elaborated megafunction instantiation \"systolic_arr:sys_arr\|MAC:MAC_00\|accum:accum_inst\|FPadd:FPadd_inst\|FP32_add:FP32_add_inst\|FP32_add_altfp_add_sub_s3k:FP32_add_altfp_add_sub_s3k_component\|lpm_add_sub:add_sub8\"" {  } { { "../rtl/FP/FP32_add.v" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/rtl/FP/FP32_add.v" 2044 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598197989812 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "systolic_arr:sys_arr\|MAC:MAC_00\|accum:accum_inst\|FPadd:FPadd_inst\|FP32_add:FP32_add_inst\|FP32_add_altfp_add_sub_s3k:FP32_add_altfp_add_sub_s3k_component\|lpm_add_sub:add_sub8 " "Instantiated megafunction \"systolic_arr:sys_arr\|MAC:MAC_00\|accum:accum_inst\|FPadd:FPadd_inst\|FP32_add:FP32_add_inst\|FP32_add_altfp_add_sub_s3k:FP32_add_altfp_add_sub_s3k_component\|lpm_add_sub:add_sub8\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598197989812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598197989812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 26 " "Parameter \"lpm_width\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598197989812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598197989812 ""}  } { { "../rtl/FP/FP32_add.v" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/rtl/FP/FP32_add.v" 2044 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1598197989812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_o0f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_o0f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_o0f " "Found entity 1: add_sub_o0f" {  } { { "db/add_sub_o0f.tdf" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/par/db/add_sub_o0f.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598197989916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598197989916 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_o0f systolic_arr:sys_arr\|MAC:MAC_00\|accum:accum_inst\|FPadd:FPadd_inst\|FP32_add:FP32_add_inst\|FP32_add_altfp_add_sub_s3k:FP32_add_altfp_add_sub_s3k_component\|lpm_add_sub:add_sub8\|add_sub_o0f:auto_generated " "Elaborating entity \"add_sub_o0f\" for hierarchy \"systolic_arr:sys_arr\|MAC:MAC_00\|accum:accum_inst\|FPadd:FPadd_inst\|FP32_add:FP32_add_inst\|FP32_add_altfp_add_sub_s3k:FP32_add_altfp_add_sub_s3k_component\|lpm_add_sub:add_sub8\|add_sub_o0f:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598197989925 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare systolic_arr:sys_arr\|MAC:MAC_00\|accum:accum_inst\|FPadd:FPadd_inst\|FP32_add:FP32_add_inst\|FP32_add_altfp_add_sub_s3k:FP32_add_altfp_add_sub_s3k_component\|lpm_compare:trailing_zeros_limit_comparator " "Elaborating entity \"lpm_compare\" for hierarchy \"systolic_arr:sys_arr\|MAC:MAC_00\|accum:accum_inst\|FPadd:FPadd_inst\|FP32_add:FP32_add_inst\|FP32_add_altfp_add_sub_s3k:FP32_add_altfp_add_sub_s3k_component\|lpm_compare:trailing_zeros_limit_comparator\"" {  } { { "../rtl/FP/FP32_add.v" "trailing_zeros_limit_comparator" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/rtl/FP/FP32_add.v" 2095 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598197990153 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "systolic_arr:sys_arr\|MAC:MAC_00\|accum:accum_inst\|FPadd:FPadd_inst\|FP32_add:FP32_add_inst\|FP32_add_altfp_add_sub_s3k:FP32_add_altfp_add_sub_s3k_component\|lpm_compare:trailing_zeros_limit_comparator " "Elaborated megafunction instantiation \"systolic_arr:sys_arr\|MAC:MAC_00\|accum:accum_inst\|FPadd:FPadd_inst\|FP32_add:FP32_add_inst\|FP32_add_altfp_add_sub_s3k:FP32_add_altfp_add_sub_s3k_component\|lpm_compare:trailing_zeros_limit_comparator\"" {  } { { "../rtl/FP/FP32_add.v" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/rtl/FP/FP32_add.v" 2095 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598197990168 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "systolic_arr:sys_arr\|MAC:MAC_00\|accum:accum_inst\|FPadd:FPadd_inst\|FP32_add:FP32_add_inst\|FP32_add_altfp_add_sub_s3k:FP32_add_altfp_add_sub_s3k_component\|lpm_compare:trailing_zeros_limit_comparator " "Instantiated megafunction \"systolic_arr:sys_arr\|MAC:MAC_00\|accum:accum_inst\|FPadd:FPadd_inst\|FP32_add:FP32_add_inst\|FP32_add_altfp_add_sub_s3k:FP32_add_altfp_add_sub_s3k_component\|lpm_compare:trailing_zeros_limit_comparator\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598197990168 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 6 " "Parameter \"lpm_width\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598197990168 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_compare " "Parameter \"lpm_type\" = \"lpm_compare\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598197990168 ""}  } { { "../rtl/FP/FP32_add.v" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/rtl/FP/FP32_add.v" 2095 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1598197990168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_seg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_seg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_seg " "Found entity 1: cmpr_seg" {  } { { "db/cmpr_seg.tdf" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/par/db/cmpr_seg.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598197990261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598197990261 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_seg systolic_arr:sys_arr\|MAC:MAC_00\|accum:accum_inst\|FPadd:FPadd_inst\|FP32_add:FP32_add_inst\|FP32_add_altfp_add_sub_s3k:FP32_add_altfp_add_sub_s3k_component\|lpm_compare:trailing_zeros_limit_comparator\|cmpr_seg:auto_generated " "Elaborating entity \"cmpr_seg\" for hierarchy \"systolic_arr:sys_arr\|MAC:MAC_00\|accum:accum_inst\|FPadd:FPadd_inst\|FP32_add:FP32_add_inst\|FP32_add_altfp_add_sub_s3k:FP32_add_altfp_add_sub_s3k_component\|lpm_compare:trailing_zeros_limit_comparator\|cmpr_seg:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598197990270 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1598197996498 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2020.08.23.10:53:19 Progress: Loading sld3f74d1a2/alt_sld_fab_wrapper_hw.tcl " "2020.08.23.10:53:19 Progress: Loading sld3f74d1a2/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598197999242 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598198001359 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598198001487 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598198004144 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598198004223 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598198004305 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598198004413 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598198004417 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598198004417 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1598198005109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld3f74d1a2/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld3f74d1a2/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld3f74d1a2/alt_sld_fab.v" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/par/db/ip/sld3f74d1a2/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598198005343 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598198005343 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld3f74d1a2/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld3f74d1a2/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld3f74d1a2/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/par/db/ip/sld3f74d1a2/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598198005462 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598198005462 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld3f74d1a2/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld3f74d1a2/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld3f74d1a2/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/par/db/ip/sld3f74d1a2/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598198005494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598198005494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld3f74d1a2/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld3f74d1a2/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld3f74d1a2/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/par/db/ip/sld3f74d1a2/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598198005565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598198005565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld3f74d1a2/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld3f74d1a2/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld3f74d1a2/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/par/db/ip/sld3f74d1a2/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 222 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598198005664 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld3f74d1a2/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/par/db/ip/sld3f74d1a2/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598198005664 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598198005664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld3f74d1a2/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld3f74d1a2/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld3f74d1a2/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/par/db/ip/sld3f74d1a2/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598198005746 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598198005746 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "DSP element " "Synthesized away the following DSP element node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "systolic_arr:sys_arr\|MAC:MAC_11\|mult:mult_inst\|FPmult:FPmult_inst\|FP32_mult:FP32_mult_inst\|FP32_mult_altfp_mult_buo:FP32_mult_altfp_mult_buo_component\|lpm_mult:man_product2_mult\|mult_kjt:auto_generated\|mac_mult1 " "Synthesized away node \"systolic_arr:sys_arr\|MAC:MAC_11\|mult:mult_inst\|FPmult:FPmult_inst\|FP32_mult:FP32_mult_inst\|FP32_mult_altfp_mult_buo:FP32_mult_altfp_mult_buo_component\|lpm_mult:man_product2_mult\|mult_kjt:auto_generated\|mac_mult1\"" {  } { { "db/mult_kjt.tdf" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/par/db/mult_kjt.tdf" 45 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "../rtl/FP/FP32_mult.v" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/rtl/FP/FP32_mult.v" 480 0 0 } } { "../rtl/FP/FP32_mult.v" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/rtl/FP/FP32_mult.v" 542 0 0 } } { "../rtl/PE/FPmult.sv" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/rtl/PE/FPmult.sv" 17 0 0 } } { "../rtl/PE/mult.sv" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/rtl/PE/mult.sv" 18 0 0 } } { "../rtl/PE/MAC.sv" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/rtl/PE/MAC.sv" 34 0 0 } } { "../rtl/PE/systolic_arr.sv" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/rtl/PE/systolic_arr.sv" 102 0 0 } } { "../rtl/square_mpt_test.sv" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/rtl/square_mpt_test.sv" 209 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1598198007432 "|square_mpt_test|systolic_arr:sys_arr|MAC:MAC_11|mult:mult_inst|FPmult:FPmult_inst|FP32_mult:FP32_mult_inst|FP32_mult_altfp_mult_buo:FP32_mult_altfp_mult_buo_component|lpm_mult:man_product2_mult|mult_kjt:auto_generated|mac_mult1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "systolic_arr:sys_arr\|MAC:MAC_11\|mult:mult_inst\|FPmult:FPmult_inst\|FP32_mult:FP32_mult_inst\|FP32_mult_altfp_mult_buo:FP32_mult_altfp_mult_buo_component\|lpm_mult:man_product2_mult\|mult_kjt:auto_generated\|mac_mult3 " "Synthesized away node \"systolic_arr:sys_arr\|MAC:MAC_11\|mult:mult_inst\|FPmult:FPmult_inst\|FP32_mult:FP32_mult_inst\|FP32_mult_altfp_mult_buo:FP32_mult_altfp_mult_buo_component\|lpm_mult:man_product2_mult\|mult_kjt:auto_generated\|mac_mult3\"" {  } { { "db/mult_kjt.tdf" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/par/db/mult_kjt.tdf" 54 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "../rtl/FP/FP32_mult.v" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/rtl/FP/FP32_mult.v" 480 0 0 } } { "../rtl/FP/FP32_mult.v" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/rtl/FP/FP32_mult.v" 542 0 0 } } { "../rtl/PE/FPmult.sv" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/rtl/PE/FPmult.sv" 17 0 0 } } { "../rtl/PE/mult.sv" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/rtl/PE/mult.sv" 18 0 0 } } { "../rtl/PE/MAC.sv" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/rtl/PE/MAC.sv" 34 0 0 } } { "../rtl/PE/systolic_arr.sv" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/rtl/PE/systolic_arr.sv" 102 0 0 } } { "../rtl/square_mpt_test.sv" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/rtl/square_mpt_test.sv" 209 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1598198007432 "|square_mpt_test|systolic_arr:sys_arr|MAC:MAC_11|mult:mult_inst|FPmult:FPmult_inst|FP32_mult:FP32_mult_inst|FP32_mult_altfp_mult_buo:FP32_mult_altfp_mult_buo_component|lpm_mult:man_product2_mult|mult_kjt:auto_generated|mac_mult3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "systolic_arr:sys_arr\|MAC:MAC_11\|mult:mult_inst\|FPmult:FPmult_inst\|FP32_mult:FP32_mult_inst\|FP32_mult_altfp_mult_buo:FP32_mult_altfp_mult_buo_component\|lpm_mult:man_product2_mult\|mult_kjt:auto_generated\|mac_mult5 " "Synthesized away node \"systolic_arr:sys_arr\|MAC:MAC_11\|mult:mult_inst\|FPmult:FPmult_inst\|FP32_mult:FP32_mult_inst\|FP32_mult_altfp_mult_buo:FP32_mult_altfp_mult_buo_component\|lpm_mult:man_product2_mult\|mult_kjt:auto_generated\|mac_mult5\"" {  } { { "db/mult_kjt.tdf" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/par/db/mult_kjt.tdf" 63 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "../rtl/FP/FP32_mult.v" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/rtl/FP/FP32_mult.v" 480 0 0 } } { "../rtl/FP/FP32_mult.v" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/rtl/FP/FP32_mult.v" 542 0 0 } } { "../rtl/PE/FPmult.sv" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/rtl/PE/FPmult.sv" 17 0 0 } } { "../rtl/PE/mult.sv" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/rtl/PE/mult.sv" 18 0 0 } } { "../rtl/PE/MAC.sv" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/rtl/PE/MAC.sv" 34 0 0 } } { "../rtl/PE/systolic_arr.sv" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/rtl/PE/systolic_arr.sv" 102 0 0 } } { "../rtl/square_mpt_test.sv" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/rtl/square_mpt_test.sv" 209 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1598198007432 "|square_mpt_test|systolic_arr:sys_arr|MAC:MAC_11|mult:mult_inst|FPmult:FPmult_inst|FP32_mult:FP32_mult_inst|FP32_mult_altfp_mult_buo:FP32_mult_altfp_mult_buo_component|lpm_mult:man_product2_mult|mult_kjt:auto_generated|mac_mult5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "systolic_arr:sys_arr\|MAC:MAC_11\|mult:mult_inst\|FPmult:FPmult_inst\|FP32_mult:FP32_mult_inst\|FP32_mult_altfp_mult_buo:FP32_mult_altfp_mult_buo_component\|lpm_mult:man_product2_mult\|mult_kjt:auto_generated\|mac_mult7 " "Synthesized away node \"systolic_arr:sys_arr\|MAC:MAC_11\|mult:mult_inst\|FPmult:FPmult_inst\|FP32_mult:FP32_mult_inst\|FP32_mult_altfp_mult_buo:FP32_mult_altfp_mult_buo_component\|lpm_mult:man_product2_mult\|mult_kjt:auto_generated\|mac_mult7\"" {  } { { "db/mult_kjt.tdf" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/par/db/mult_kjt.tdf" 72 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "../rtl/FP/FP32_mult.v" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/rtl/FP/FP32_mult.v" 480 0 0 } } { "../rtl/FP/FP32_mult.v" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/rtl/FP/FP32_mult.v" 542 0 0 } } { "../rtl/PE/FPmult.sv" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/rtl/PE/FPmult.sv" 17 0 0 } } { "../rtl/PE/mult.sv" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/rtl/PE/mult.sv" 18 0 0 } } { "../rtl/PE/MAC.sv" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/rtl/PE/MAC.sv" 34 0 0 } } { "../rtl/PE/systolic_arr.sv" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/rtl/PE/systolic_arr.sv" 102 0 0 } } { "../rtl/square_mpt_test.sv" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/rtl/square_mpt_test.sv" 209 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1598198007432 "|square_mpt_test|systolic_arr:sys_arr|MAC:MAC_11|mult:mult_inst|FPmult:FPmult_inst|FP32_mult:FP32_mult_inst|FP32_mult_altfp_mult_buo:FP32_mult_altfp_mult_buo_component|lpm_mult:man_product2_mult|mult_kjt:auto_generated|mac_mult7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "systolic_arr:sys_arr\|MAC:MAC_11\|mult:mult_inst\|FPmult:FPmult_inst\|FP32_mult:FP32_mult_inst\|FP32_mult_altfp_mult_buo:FP32_mult_altfp_mult_buo_component\|lpm_mult:man_product2_mult\|mult_kjt:auto_generated\|mac_out2 " "Synthesized away node \"systolic_arr:sys_arr\|MAC:MAC_11\|mult:mult_inst\|FPmult:FPmult_inst\|FP32_mult:FP32_mult_inst\|FP32_mult_altfp_mult_buo:FP32_mult_altfp_mult_buo_component\|lpm_mult:man_product2_mult\|mult_kjt:auto_generated\|mac_out2\"" {  } { { "db/mult_kjt.tdf" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/par/db/mult_kjt.tdf" 81 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "../rtl/FP/FP32_mult.v" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/rtl/FP/FP32_mult.v" 480 0 0 } } { "../rtl/FP/FP32_mult.v" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/rtl/FP/FP32_mult.v" 542 0 0 } } { "../rtl/PE/FPmult.sv" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/rtl/PE/FPmult.sv" 17 0 0 } } { "../rtl/PE/mult.sv" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/rtl/PE/mult.sv" 18 0 0 } } { "../rtl/PE/MAC.sv" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/rtl/PE/MAC.sv" 34 0 0 } } { "../rtl/PE/systolic_arr.sv" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/rtl/PE/systolic_arr.sv" 102 0 0 } } { "../rtl/square_mpt_test.sv" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/rtl/square_mpt_test.sv" 209 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1598198007432 "|square_mpt_test|systolic_arr:sys_arr|MAC:MAC_11|mult:mult_inst|FPmult:FPmult_inst|FP32_mult:FP32_mult_inst|FP32_mult_altfp_mult_buo:FP32_mult_altfp_mult_buo_component|lpm_mult:man_product2_mult|mult_kjt:auto_generated|mac_out2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "systolic_arr:sys_arr\|MAC:MAC_11\|mult:mult_inst\|FPmult:FPmult_inst\|FP32_mult:FP32_mult_inst\|FP32_mult_altfp_mult_buo:FP32_mult_altfp_mult_buo_component\|lpm_mult:man_product2_mult\|mult_kjt:auto_generated\|mac_out4 " "Synthesized away node \"systolic_arr:sys_arr\|MAC:MAC_11\|mult:mult_inst\|FPmult:FPmult_inst\|FP32_mult:FP32_mult_inst\|FP32_mult_altfp_mult_buo:FP32_mult_altfp_mult_buo_component\|lpm_mult:man_product2_mult\|mult_kjt:auto_generated\|mac_out4\"" {  } { { "db/mult_kjt.tdf" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/par/db/mult_kjt.tdf" 86 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "../rtl/FP/FP32_mult.v" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/rtl/FP/FP32_mult.v" 480 0 0 } } { "../rtl/FP/FP32_mult.v" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/rtl/FP/FP32_mult.v" 542 0 0 } } { "../rtl/PE/FPmult.sv" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/rtl/PE/FPmult.sv" 17 0 0 } } { "../rtl/PE/mult.sv" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/rtl/PE/mult.sv" 18 0 0 } } { "../rtl/PE/MAC.sv" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/rtl/PE/MAC.sv" 34 0 0 } } { "../rtl/PE/systolic_arr.sv" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/rtl/PE/systolic_arr.sv" 102 0 0 } } { "../rtl/square_mpt_test.sv" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/rtl/square_mpt_test.sv" 209 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1598198007432 "|square_mpt_test|systolic_arr:sys_arr|MAC:MAC_11|mult:mult_inst|FPmult:FPmult_inst|FP32_mult:FP32_mult_inst|FP32_mult_altfp_mult_buo:FP32_mult_altfp_mult_buo_component|lpm_mult:man_product2_mult|mult_kjt:auto_generated|mac_out4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "systolic_arr:sys_arr\|MAC:MAC_11\|mult:mult_inst\|FPmult:FPmult_inst\|FP32_mult:FP32_mult_inst\|FP32_mult_altfp_mult_buo:FP32_mult_altfp_mult_buo_component\|lpm_mult:man_product2_mult\|mult_kjt:auto_generated\|mac_out6 " "Synthesized away node \"systolic_arr:sys_arr\|MAC:MAC_11\|mult:mult_inst\|FPmult:FPmult_inst\|FP32_mult:FP32_mult_inst\|FP32_mult_altfp_mult_buo:FP32_mult_altfp_mult_buo_component\|lpm_mult:man_product2_mult\|mult_kjt:auto_generated\|mac_out6\"" {  } { { "db/mult_kjt.tdf" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/par/db/mult_kjt.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "../rtl/FP/FP32_mult.v" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/rtl/FP/FP32_mult.v" 480 0 0 } } { "../rtl/FP/FP32_mult.v" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/rtl/FP/FP32_mult.v" 542 0 0 } } { "../rtl/PE/FPmult.sv" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/rtl/PE/FPmult.sv" 17 0 0 } } { "../rtl/PE/mult.sv" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/rtl/PE/mult.sv" 18 0 0 } } { "../rtl/PE/MAC.sv" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/rtl/PE/MAC.sv" 34 0 0 } } { "../rtl/PE/systolic_arr.sv" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/rtl/PE/systolic_arr.sv" 102 0 0 } } { "../rtl/square_mpt_test.sv" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/rtl/square_mpt_test.sv" 209 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1598198007432 "|square_mpt_test|systolic_arr:sys_arr|MAC:MAC_11|mult:mult_inst|FPmult:FPmult_inst|FP32_mult:FP32_mult_inst|FP32_mult_altfp_mult_buo:FP32_mult_altfp_mult_buo_component|lpm_mult:man_product2_mult|mult_kjt:auto_generated|mac_out6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "systolic_arr:sys_arr\|MAC:MAC_11\|mult:mult_inst\|FPmult:FPmult_inst\|FP32_mult:FP32_mult_inst\|FP32_mult_altfp_mult_buo:FP32_mult_altfp_mult_buo_component\|lpm_mult:man_product2_mult\|mult_kjt:auto_generated\|mac_out8 " "Synthesized away node \"systolic_arr:sys_arr\|MAC:MAC_11\|mult:mult_inst\|FPmult:FPmult_inst\|FP32_mult:FP32_mult_inst\|FP32_mult_altfp_mult_buo:FP32_mult_altfp_mult_buo_component\|lpm_mult:man_product2_mult\|mult_kjt:auto_generated\|mac_out8\"" {  } { { "db/mult_kjt.tdf" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/par/db/mult_kjt.tdf" 96 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "../rtl/FP/FP32_mult.v" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/rtl/FP/FP32_mult.v" 480 0 0 } } { "../rtl/FP/FP32_mult.v" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/rtl/FP/FP32_mult.v" 542 0 0 } } { "../rtl/PE/FPmult.sv" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/rtl/PE/FPmult.sv" 17 0 0 } } { "../rtl/PE/mult.sv" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/rtl/PE/mult.sv" 18 0 0 } } { "../rtl/PE/MAC.sv" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/rtl/PE/MAC.sv" 34 0 0 } } { "../rtl/PE/systolic_arr.sv" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/rtl/PE/systolic_arr.sv" 102 0 0 } } { "../rtl/square_mpt_test.sv" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/rtl/square_mpt_test.sv" 209 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1598198007432 "|square_mpt_test|systolic_arr:sys_arr|MAC:MAC_11|mult:mult_inst|FPmult:FPmult_inst|FP32_mult:FP32_mult_inst|FP32_mult_altfp_mult_buo:FP32_mult_altfp_mult_buo_component|lpm_mult:man_product2_mult|mult_kjt:auto_generated|mac_out8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "systolic_arr:sys_arr\|MAC:MAC_10\|mult:mult_inst\|FPmult:FPmult_inst\|FP32_mult:FP32_mult_inst\|FP32_mult_altfp_mult_buo:FP32_mult_altfp_mult_buo_component\|lpm_mult:man_product2_mult\|mult_kjt:auto_generated\|mac_mult1 " "Synthesized away node \"systolic_arr:sys_arr\|MAC:MAC_10\|mult:mult_inst\|FPmult:FPmult_inst\|FP32_mult:FP32_mult_inst\|FP32_mult_altfp_mult_buo:FP32_mult_altfp_mult_buo_component\|lpm_mult:man_product2_mult\|mult_kjt:auto_generated\|mac_mult1\"" {  } { { "db/mult_kjt.tdf" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/par/db/mult_kjt.tdf" 45 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "../rtl/FP/FP32_mult.v" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/rtl/FP/FP32_mult.v" 480 0 0 } } { "../rtl/FP/FP32_mult.v" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/rtl/FP/FP32_mult.v" 542 0 0 } } { "../rtl/PE/FPmult.sv" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/rtl/PE/FPmult.sv" 17 0 0 } } { "../rtl/PE/mult.sv" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/rtl/PE/mult.sv" 18 0 0 } } { "../rtl/PE/MAC.sv" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/rtl/PE/MAC.sv" 34 0 0 } } { "../rtl/PE/systolic_arr.sv" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/rtl/PE/systolic_arr.sv" 88 0 0 } } { "../rtl/square_mpt_test.sv" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/rtl/square_mpt_test.sv" 209 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1598198007432 "|square_mpt_test|systolic_arr:sys_arr|MAC:MAC_10|mult:mult_inst|FPmult:FPmult_inst|FP32_mult:FP32_mult_inst|FP32_mult_altfp_mult_buo:FP32_mult_altfp_mult_buo_component|lpm_mult:man_product2_mult|mult_kjt:auto_generated|mac_mult1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "systolic_arr:sys_arr\|MAC:MAC_10\|mult:mult_inst\|FPmult:FPmult_inst\|FP32_mult:FP32_mult_inst\|FP32_mult_altfp_mult_buo:FP32_mult_altfp_mult_buo_component\|lpm_mult:man_product2_mult\|mult_kjt:auto_generated\|mac_mult3 " "Synthesized away node \"systolic_arr:sys_arr\|MAC:MAC_10\|mult:mult_inst\|FPmult:FPmult_inst\|FP32_mult:FP32_mult_inst\|FP32_mult_altfp_mult_buo:FP32_mult_altfp_mult_buo_component\|lpm_mult:man_product2_mult\|mult_kjt:auto_generated\|mac_mult3\"" {  } { { "db/mult_kjt.tdf" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/par/db/mult_kjt.tdf" 54 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "../rtl/FP/FP32_mult.v" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/rtl/FP/FP32_mult.v" 480 0 0 } } { "../rtl/FP/FP32_mult.v" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/rtl/FP/FP32_mult.v" 542 0 0 } } { "../rtl/PE/FPmult.sv" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/rtl/PE/FPmult.sv" 17 0 0 } } { "../rtl/PE/mult.sv" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/rtl/PE/mult.sv" 18 0 0 } } { "../rtl/PE/MAC.sv" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/rtl/PE/MAC.sv" 34 0 0 } } { "../rtl/PE/systolic_arr.sv" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/rtl/PE/systolic_arr.sv" 88 0 0 } } { "../rtl/square_mpt_test.sv" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/rtl/square_mpt_test.sv" 209 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1598198007432 "|square_mpt_test|systolic_arr:sys_arr|MAC:MAC_10|mult:mult_inst|FPmult:FPmult_inst|FP32_mult:FP32_mult_inst|FP32_mult_altfp_mult_buo:FP32_mult_altfp_mult_buo_component|lpm_mult:man_product2_mult|mult_kjt:auto_generated|mac_mult3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "systolic_arr:sys_arr\|MAC:MAC_10\|mult:mult_inst\|FPmult:FPmult_inst\|FP32_mult:FP32_mult_inst\|FP32_mult_altfp_mult_buo:FP32_mult_altfp_mult_buo_component\|lpm_mult:man_product2_mult\|mult_kjt:auto_generated\|mac_mult5 " "Synthesized away node \"systolic_arr:sys_arr\|MAC:MAC_10\|mult:mult_inst\|FPmult:FPmult_inst\|FP32_mult:FP32_mult_inst\|FP32_mult_altfp_mult_buo:FP32_mult_altfp_mult_buo_component\|lpm_mult:man_product2_mult\|mult_kjt:auto_generated\|mac_mult5\"" {  } { { "db/mult_kjt.tdf" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/par/db/mult_kjt.tdf" 63 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "../rtl/FP/FP32_mult.v" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/rtl/FP/FP32_mult.v" 480 0 0 } } { "../rtl/FP/FP32_mult.v" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/rtl/FP/FP32_mult.v" 542 0 0 } } { "../rtl/PE/FPmult.sv" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/rtl/PE/FPmult.sv" 17 0 0 } } { "../rtl/PE/mult.sv" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/rtl/PE/mult.sv" 18 0 0 } } { "../rtl/PE/MAC.sv" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/rtl/PE/MAC.sv" 34 0 0 } } { "../rtl/PE/systolic_arr.sv" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/rtl/PE/systolic_arr.sv" 88 0 0 } } { "../rtl/square_mpt_test.sv" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/rtl/square_mpt_test.sv" 209 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1598198007432 "|square_mpt_test|systolic_arr:sys_arr|MAC:MAC_10|mult:mult_inst|FPmult:FPmult_inst|FP32_mult:FP32_mult_inst|FP32_mult_altfp_mult_buo:FP32_mult_altfp_mult_buo_component|lpm_mult:man_product2_mult|mult_kjt:auto_generated|mac_mult5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "systolic_arr:sys_arr\|MAC:MAC_10\|mult:mult_inst\|FPmult:FPmult_inst\|FP32_mult:FP32_mult_inst\|FP32_mult_altfp_mult_buo:FP32_mult_altfp_mult_buo_component\|lpm_mult:man_product2_mult\|mult_kjt:auto_generated\|mac_mult7 " "Synthesized away node \"systolic_arr:sys_arr\|MAC:MAC_10\|mult:mult_inst\|FPmult:FPmult_inst\|FP32_mult:FP32_mult_inst\|FP32_mult_altfp_mult_buo:FP32_mult_altfp_mult_buo_component\|lpm_mult:man_product2_mult\|mult_kjt:auto_generated\|mac_mult7\"" {  } { { "db/mult_kjt.tdf" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/par/db/mult_kjt.tdf" 72 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "../rtl/FP/FP32_mult.v" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/rtl/FP/FP32_mult.v" 480 0 0 } } { "../rtl/FP/FP32_mult.v" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/rtl/FP/FP32_mult.v" 542 0 0 } } { "../rtl/PE/FPmult.sv" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/rtl/PE/FPmult.sv" 17 0 0 } } { "../rtl/PE/mult.sv" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/rtl/PE/mult.sv" 18 0 0 } } { "../rtl/PE/MAC.sv" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/rtl/PE/MAC.sv" 34 0 0 } } { "../rtl/PE/systolic_arr.sv" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/rtl/PE/systolic_arr.sv" 88 0 0 } } { "../rtl/square_mpt_test.sv" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/rtl/square_mpt_test.sv" 209 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1598198007432 "|square_mpt_test|systolic_arr:sys_arr|MAC:MAC_10|mult:mult_inst|FPmult:FPmult_inst|FP32_mult:FP32_mult_inst|FP32_mult_altfp_mult_buo:FP32_mult_altfp_mult_buo_component|lpm_mult:man_product2_mult|mult_kjt:auto_generated|mac_mult7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "systolic_arr:sys_arr\|MAC:MAC_10\|mult:mult_inst\|FPmult:FPmult_inst\|FP32_mult:FP32_mult_inst\|FP32_mult_altfp_mult_buo:FP32_mult_altfp_mult_buo_component\|lpm_mult:man_product2_mult\|mult_kjt:auto_generated\|mac_out2 " "Synthesized away node \"systolic_arr:sys_arr\|MAC:MAC_10\|mult:mult_inst\|FPmult:FPmult_inst\|FP32_mult:FP32_mult_inst\|FP32_mult_altfp_mult_buo:FP32_mult_altfp_mult_buo_component\|lpm_mult:man_product2_mult\|mult_kjt:auto_generated\|mac_out2\"" {  } { { "db/mult_kjt.tdf" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/par/db/mult_kjt.tdf" 81 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "../rtl/FP/FP32_mult.v" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/rtl/FP/FP32_mult.v" 480 0 0 } } { "../rtl/FP/FP32_mult.v" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/rtl/FP/FP32_mult.v" 542 0 0 } } { "../rtl/PE/FPmult.sv" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/rtl/PE/FPmult.sv" 17 0 0 } } { "../rtl/PE/mult.sv" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/rtl/PE/mult.sv" 18 0 0 } } { "../rtl/PE/MAC.sv" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/rtl/PE/MAC.sv" 34 0 0 } } { "../rtl/PE/systolic_arr.sv" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/rtl/PE/systolic_arr.sv" 88 0 0 } } { "../rtl/square_mpt_test.sv" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/rtl/square_mpt_test.sv" 209 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1598198007432 "|square_mpt_test|systolic_arr:sys_arr|MAC:MAC_10|mult:mult_inst|FPmult:FPmult_inst|FP32_mult:FP32_mult_inst|FP32_mult_altfp_mult_buo:FP32_mult_altfp_mult_buo_component|lpm_mult:man_product2_mult|mult_kjt:auto_generated|mac_out2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "systolic_arr:sys_arr\|MAC:MAC_10\|mult:mult_inst\|FPmult:FPmult_inst\|FP32_mult:FP32_mult_inst\|FP32_mult_altfp_mult_buo:FP32_mult_altfp_mult_buo_component\|lpm_mult:man_product2_mult\|mult_kjt:auto_generated\|mac_out4 " "Synthesized away node \"systolic_arr:sys_arr\|MAC:MAC_10\|mult:mult_inst\|FPmult:FPmult_inst\|FP32_mult:FP32_mult_inst\|FP32_mult_altfp_mult_buo:FP32_mult_altfp_mult_buo_component\|lpm_mult:man_product2_mult\|mult_kjt:auto_generated\|mac_out4\"" {  } { { "db/mult_kjt.tdf" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/par/db/mult_kjt.tdf" 86 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "../rtl/FP/FP32_mult.v" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/rtl/FP/FP32_mult.v" 480 0 0 } } { "../rtl/FP/FP32_mult.v" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/rtl/FP/FP32_mult.v" 542 0 0 } } { "../rtl/PE/FPmult.sv" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/rtl/PE/FPmult.sv" 17 0 0 } } { "../rtl/PE/mult.sv" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/rtl/PE/mult.sv" 18 0 0 } } { "../rtl/PE/MAC.sv" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/rtl/PE/MAC.sv" 34 0 0 } } { "../rtl/PE/systolic_arr.sv" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/rtl/PE/systolic_arr.sv" 88 0 0 } } { "../rtl/square_mpt_test.sv" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/rtl/square_mpt_test.sv" 209 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1598198007432 "|square_mpt_test|systolic_arr:sys_arr|MAC:MAC_10|mult:mult_inst|FPmult:FPmult_inst|FP32_mult:FP32_mult_inst|FP32_mult_altfp_mult_buo:FP32_mult_altfp_mult_buo_component|lpm_mult:man_product2_mult|mult_kjt:auto_generated|mac_out4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "systolic_arr:sys_arr\|MAC:MAC_10\|mult:mult_inst\|FPmult:FPmult_inst\|FP32_mult:FP32_mult_inst\|FP32_mult_altfp_mult_buo:FP32_mult_altfp_mult_buo_component\|lpm_mult:man_product2_mult\|mult_kjt:auto_generated\|mac_out6 " "Synthesized away node \"systolic_arr:sys_arr\|MAC:MAC_10\|mult:mult_inst\|FPmult:FPmult_inst\|FP32_mult:FP32_mult_inst\|FP32_mult_altfp_mult_buo:FP32_mult_altfp_mult_buo_component\|lpm_mult:man_product2_mult\|mult_kjt:auto_generated\|mac_out6\"" {  } { { "db/mult_kjt.tdf" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/par/db/mult_kjt.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "../rtl/FP/FP32_mult.v" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/rtl/FP/FP32_mult.v" 480 0 0 } } { "../rtl/FP/FP32_mult.v" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/rtl/FP/FP32_mult.v" 542 0 0 } } { "../rtl/PE/FPmult.sv" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/rtl/PE/FPmult.sv" 17 0 0 } } { "../rtl/PE/mult.sv" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/rtl/PE/mult.sv" 18 0 0 } } { "../rtl/PE/MAC.sv" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/rtl/PE/MAC.sv" 34 0 0 } } { "../rtl/PE/systolic_arr.sv" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/rtl/PE/systolic_arr.sv" 88 0 0 } } { "../rtl/square_mpt_test.sv" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/rtl/square_mpt_test.sv" 209 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1598198007432 "|square_mpt_test|systolic_arr:sys_arr|MAC:MAC_10|mult:mult_inst|FPmult:FPmult_inst|FP32_mult:FP32_mult_inst|FP32_mult_altfp_mult_buo:FP32_mult_altfp_mult_buo_component|lpm_mult:man_product2_mult|mult_kjt:auto_generated|mac_out6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "systolic_arr:sys_arr\|MAC:MAC_10\|mult:mult_inst\|FPmult:FPmult_inst\|FP32_mult:FP32_mult_inst\|FP32_mult_altfp_mult_buo:FP32_mult_altfp_mult_buo_component\|lpm_mult:man_product2_mult\|mult_kjt:auto_generated\|mac_out8 " "Synthesized away node \"systolic_arr:sys_arr\|MAC:MAC_10\|mult:mult_inst\|FPmult:FPmult_inst\|FP32_mult:FP32_mult_inst\|FP32_mult_altfp_mult_buo:FP32_mult_altfp_mult_buo_component\|lpm_mult:man_product2_mult\|mult_kjt:auto_generated\|mac_out8\"" {  } { { "db/mult_kjt.tdf" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/par/db/mult_kjt.tdf" 96 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "../rtl/FP/FP32_mult.v" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/rtl/FP/FP32_mult.v" 480 0 0 } } { "../rtl/FP/FP32_mult.v" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/rtl/FP/FP32_mult.v" 542 0 0 } } { "../rtl/PE/FPmult.sv" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/rtl/PE/FPmult.sv" 17 0 0 } } { "../rtl/PE/mult.sv" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/rtl/PE/mult.sv" 18 0 0 } } { "../rtl/PE/MAC.sv" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/rtl/PE/MAC.sv" 34 0 0 } } { "../rtl/PE/systolic_arr.sv" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/rtl/PE/systolic_arr.sv" 88 0 0 } } { "../rtl/square_mpt_test.sv" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/rtl/square_mpt_test.sv" 209 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1598198007432 "|square_mpt_test|systolic_arr:sys_arr|MAC:MAC_10|mult:mult_inst|FPmult:FPmult_inst|FP32_mult:FP32_mult_inst|FP32_mult_altfp_mult_buo:FP32_mult_altfp_mult_buo_component|lpm_mult:man_product2_mult|mult_kjt:auto_generated|mac_out8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "systolic_arr:sys_arr\|MAC:MAC_01\|mult:mult_inst\|FPmult:FPmult_inst\|FP32_mult:FP32_mult_inst\|FP32_mult_altfp_mult_buo:FP32_mult_altfp_mult_buo_component\|lpm_mult:man_product2_mult\|mult_kjt:auto_generated\|mac_mult1 " "Synthesized away node \"systolic_arr:sys_arr\|MAC:MAC_01\|mult:mult_inst\|FPmult:FPmult_inst\|FP32_mult:FP32_mult_inst\|FP32_mult_altfp_mult_buo:FP32_mult_altfp_mult_buo_component\|lpm_mult:man_product2_mult\|mult_kjt:auto_generated\|mac_mult1\"" {  } { { "db/mult_kjt.tdf" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/par/db/mult_kjt.tdf" 45 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "../rtl/FP/FP32_mult.v" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/rtl/FP/FP32_mult.v" 480 0 0 } } { "../rtl/FP/FP32_mult.v" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/rtl/FP/FP32_mult.v" 542 0 0 } } { "../rtl/PE/FPmult.sv" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/rtl/PE/FPmult.sv" 17 0 0 } } { "../rtl/PE/mult.sv" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/rtl/PE/mult.sv" 18 0 0 } } { "../rtl/PE/MAC.sv" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/rtl/PE/MAC.sv" 34 0 0 } } { "../rtl/PE/systolic_arr.sv" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/rtl/PE/systolic_arr.sv" 74 0 0 } } { "../rtl/square_mpt_test.sv" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/rtl/square_mpt_test.sv" 209 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1598198007432 "|square_mpt_test|systolic_arr:sys_arr|MAC:MAC_01|mult:mult_inst|FPmult:FPmult_inst|FP32_mult:FP32_mult_inst|FP32_mult_altfp_mult_buo:FP32_mult_altfp_mult_buo_component|lpm_mult:man_product2_mult|mult_kjt:auto_generated|mac_mult1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "systolic_arr:sys_arr\|MAC:MAC_01\|mult:mult_inst\|FPmult:FPmult_inst\|FP32_mult:FP32_mult_inst\|FP32_mult_altfp_mult_buo:FP32_mult_altfp_mult_buo_component\|lpm_mult:man_product2_mult\|mult_kjt:auto_generated\|mac_mult3 " "Synthesized away node \"systolic_arr:sys_arr\|MAC:MAC_01\|mult:mult_inst\|FPmult:FPmult_inst\|FP32_mult:FP32_mult_inst\|FP32_mult_altfp_mult_buo:FP32_mult_altfp_mult_buo_component\|lpm_mult:man_product2_mult\|mult_kjt:auto_generated\|mac_mult3\"" {  } { { "db/mult_kjt.tdf" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/par/db/mult_kjt.tdf" 54 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "../rtl/FP/FP32_mult.v" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/rtl/FP/FP32_mult.v" 480 0 0 } } { "../rtl/FP/FP32_mult.v" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/rtl/FP/FP32_mult.v" 542 0 0 } } { "../rtl/PE/FPmult.sv" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/rtl/PE/FPmult.sv" 17 0 0 } } { "../rtl/PE/mult.sv" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/rtl/PE/mult.sv" 18 0 0 } } { "../rtl/PE/MAC.sv" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/rtl/PE/MAC.sv" 34 0 0 } } { "../rtl/PE/systolic_arr.sv" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/rtl/PE/systolic_arr.sv" 74 0 0 } } { "../rtl/square_mpt_test.sv" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/rtl/square_mpt_test.sv" 209 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1598198007432 "|square_mpt_test|systolic_arr:sys_arr|MAC:MAC_01|mult:mult_inst|FPmult:FPmult_inst|FP32_mult:FP32_mult_inst|FP32_mult_altfp_mult_buo:FP32_mult_altfp_mult_buo_component|lpm_mult:man_product2_mult|mult_kjt:auto_generated|mac_mult3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "systolic_arr:sys_arr\|MAC:MAC_01\|mult:mult_inst\|FPmult:FPmult_inst\|FP32_mult:FP32_mult_inst\|FP32_mult_altfp_mult_buo:FP32_mult_altfp_mult_buo_component\|lpm_mult:man_product2_mult\|mult_kjt:auto_generated\|mac_mult5 " "Synthesized away node \"systolic_arr:sys_arr\|MAC:MAC_01\|mult:mult_inst\|FPmult:FPmult_inst\|FP32_mult:FP32_mult_inst\|FP32_mult_altfp_mult_buo:FP32_mult_altfp_mult_buo_component\|lpm_mult:man_product2_mult\|mult_kjt:auto_generated\|mac_mult5\"" {  } { { "db/mult_kjt.tdf" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/par/db/mult_kjt.tdf" 63 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "../rtl/FP/FP32_mult.v" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/rtl/FP/FP32_mult.v" 480 0 0 } } { "../rtl/FP/FP32_mult.v" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/rtl/FP/FP32_mult.v" 542 0 0 } } { "../rtl/PE/FPmult.sv" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/rtl/PE/FPmult.sv" 17 0 0 } } { "../rtl/PE/mult.sv" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/rtl/PE/mult.sv" 18 0 0 } } { "../rtl/PE/MAC.sv" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/rtl/PE/MAC.sv" 34 0 0 } } { "../rtl/PE/systolic_arr.sv" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/rtl/PE/systolic_arr.sv" 74 0 0 } } { "../rtl/square_mpt_test.sv" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/rtl/square_mpt_test.sv" 209 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1598198007432 "|square_mpt_test|systolic_arr:sys_arr|MAC:MAC_01|mult:mult_inst|FPmult:FPmult_inst|FP32_mult:FP32_mult_inst|FP32_mult_altfp_mult_buo:FP32_mult_altfp_mult_buo_component|lpm_mult:man_product2_mult|mult_kjt:auto_generated|mac_mult5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "systolic_arr:sys_arr\|MAC:MAC_01\|mult:mult_inst\|FPmult:FPmult_inst\|FP32_mult:FP32_mult_inst\|FP32_mult_altfp_mult_buo:FP32_mult_altfp_mult_buo_component\|lpm_mult:man_product2_mult\|mult_kjt:auto_generated\|mac_mult7 " "Synthesized away node \"systolic_arr:sys_arr\|MAC:MAC_01\|mult:mult_inst\|FPmult:FPmult_inst\|FP32_mult:FP32_mult_inst\|FP32_mult_altfp_mult_buo:FP32_mult_altfp_mult_buo_component\|lpm_mult:man_product2_mult\|mult_kjt:auto_generated\|mac_mult7\"" {  } { { "db/mult_kjt.tdf" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/par/db/mult_kjt.tdf" 72 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "../rtl/FP/FP32_mult.v" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/rtl/FP/FP32_mult.v" 480 0 0 } } { "../rtl/FP/FP32_mult.v" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/rtl/FP/FP32_mult.v" 542 0 0 } } { "../rtl/PE/FPmult.sv" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/rtl/PE/FPmult.sv" 17 0 0 } } { "../rtl/PE/mult.sv" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/rtl/PE/mult.sv" 18 0 0 } } { "../rtl/PE/MAC.sv" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/rtl/PE/MAC.sv" 34 0 0 } } { "../rtl/PE/systolic_arr.sv" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/rtl/PE/systolic_arr.sv" 74 0 0 } } { "../rtl/square_mpt_test.sv" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/rtl/square_mpt_test.sv" 209 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1598198007432 "|square_mpt_test|systolic_arr:sys_arr|MAC:MAC_01|mult:mult_inst|FPmult:FPmult_inst|FP32_mult:FP32_mult_inst|FP32_mult_altfp_mult_buo:FP32_mult_altfp_mult_buo_component|lpm_mult:man_product2_mult|mult_kjt:auto_generated|mac_mult7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "systolic_arr:sys_arr\|MAC:MAC_01\|mult:mult_inst\|FPmult:FPmult_inst\|FP32_mult:FP32_mult_inst\|FP32_mult_altfp_mult_buo:FP32_mult_altfp_mult_buo_component\|lpm_mult:man_product2_mult\|mult_kjt:auto_generated\|mac_out2 " "Synthesized away node \"systolic_arr:sys_arr\|MAC:MAC_01\|mult:mult_inst\|FPmult:FPmult_inst\|FP32_mult:FP32_mult_inst\|FP32_mult_altfp_mult_buo:FP32_mult_altfp_mult_buo_component\|lpm_mult:man_product2_mult\|mult_kjt:auto_generated\|mac_out2\"" {  } { { "db/mult_kjt.tdf" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/par/db/mult_kjt.tdf" 81 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "../rtl/FP/FP32_mult.v" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/rtl/FP/FP32_mult.v" 480 0 0 } } { "../rtl/FP/FP32_mult.v" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/rtl/FP/FP32_mult.v" 542 0 0 } } { "../rtl/PE/FPmult.sv" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/rtl/PE/FPmult.sv" 17 0 0 } } { "../rtl/PE/mult.sv" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/rtl/PE/mult.sv" 18 0 0 } } { "../rtl/PE/MAC.sv" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/rtl/PE/MAC.sv" 34 0 0 } } { "../rtl/PE/systolic_arr.sv" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/rtl/PE/systolic_arr.sv" 74 0 0 } } { "../rtl/square_mpt_test.sv" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/rtl/square_mpt_test.sv" 209 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1598198007432 "|square_mpt_test|systolic_arr:sys_arr|MAC:MAC_01|mult:mult_inst|FPmult:FPmult_inst|FP32_mult:FP32_mult_inst|FP32_mult_altfp_mult_buo:FP32_mult_altfp_mult_buo_component|lpm_mult:man_product2_mult|mult_kjt:auto_generated|mac_out2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "systolic_arr:sys_arr\|MAC:MAC_01\|mult:mult_inst\|FPmult:FPmult_inst\|FP32_mult:FP32_mult_inst\|FP32_mult_altfp_mult_buo:FP32_mult_altfp_mult_buo_component\|lpm_mult:man_product2_mult\|mult_kjt:auto_generated\|mac_out4 " "Synthesized away node \"systolic_arr:sys_arr\|MAC:MAC_01\|mult:mult_inst\|FPmult:FPmult_inst\|FP32_mult:FP32_mult_inst\|FP32_mult_altfp_mult_buo:FP32_mult_altfp_mult_buo_component\|lpm_mult:man_product2_mult\|mult_kjt:auto_generated\|mac_out4\"" {  } { { "db/mult_kjt.tdf" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/par/db/mult_kjt.tdf" 86 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "../rtl/FP/FP32_mult.v" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/rtl/FP/FP32_mult.v" 480 0 0 } } { "../rtl/FP/FP32_mult.v" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/rtl/FP/FP32_mult.v" 542 0 0 } } { "../rtl/PE/FPmult.sv" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/rtl/PE/FPmult.sv" 17 0 0 } } { "../rtl/PE/mult.sv" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/rtl/PE/mult.sv" 18 0 0 } } { "../rtl/PE/MAC.sv" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/rtl/PE/MAC.sv" 34 0 0 } } { "../rtl/PE/systolic_arr.sv" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/rtl/PE/systolic_arr.sv" 74 0 0 } } { "../rtl/square_mpt_test.sv" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/rtl/square_mpt_test.sv" 209 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1598198007432 "|square_mpt_test|systolic_arr:sys_arr|MAC:MAC_01|mult:mult_inst|FPmult:FPmult_inst|FP32_mult:FP32_mult_inst|FP32_mult_altfp_mult_buo:FP32_mult_altfp_mult_buo_component|lpm_mult:man_product2_mult|mult_kjt:auto_generated|mac_out4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "systolic_arr:sys_arr\|MAC:MAC_01\|mult:mult_inst\|FPmult:FPmult_inst\|FP32_mult:FP32_mult_inst\|FP32_mult_altfp_mult_buo:FP32_mult_altfp_mult_buo_component\|lpm_mult:man_product2_mult\|mult_kjt:auto_generated\|mac_out6 " "Synthesized away node \"systolic_arr:sys_arr\|MAC:MAC_01\|mult:mult_inst\|FPmult:FPmult_inst\|FP32_mult:FP32_mult_inst\|FP32_mult_altfp_mult_buo:FP32_mult_altfp_mult_buo_component\|lpm_mult:man_product2_mult\|mult_kjt:auto_generated\|mac_out6\"" {  } { { "db/mult_kjt.tdf" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/par/db/mult_kjt.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "../rtl/FP/FP32_mult.v" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/rtl/FP/FP32_mult.v" 480 0 0 } } { "../rtl/FP/FP32_mult.v" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/rtl/FP/FP32_mult.v" 542 0 0 } } { "../rtl/PE/FPmult.sv" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/rtl/PE/FPmult.sv" 17 0 0 } } { "../rtl/PE/mult.sv" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/rtl/PE/mult.sv" 18 0 0 } } { "../rtl/PE/MAC.sv" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/rtl/PE/MAC.sv" 34 0 0 } } { "../rtl/PE/systolic_arr.sv" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/rtl/PE/systolic_arr.sv" 74 0 0 } } { "../rtl/square_mpt_test.sv" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/rtl/square_mpt_test.sv" 209 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1598198007432 "|square_mpt_test|systolic_arr:sys_arr|MAC:MAC_01|mult:mult_inst|FPmult:FPmult_inst|FP32_mult:FP32_mult_inst|FP32_mult_altfp_mult_buo:FP32_mult_altfp_mult_buo_component|lpm_mult:man_product2_mult|mult_kjt:auto_generated|mac_out6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "systolic_arr:sys_arr\|MAC:MAC_01\|mult:mult_inst\|FPmult:FPmult_inst\|FP32_mult:FP32_mult_inst\|FP32_mult_altfp_mult_buo:FP32_mult_altfp_mult_buo_component\|lpm_mult:man_product2_mult\|mult_kjt:auto_generated\|mac_out8 " "Synthesized away node \"systolic_arr:sys_arr\|MAC:MAC_01\|mult:mult_inst\|FPmult:FPmult_inst\|FP32_mult:FP32_mult_inst\|FP32_mult_altfp_mult_buo:FP32_mult_altfp_mult_buo_component\|lpm_mult:man_product2_mult\|mult_kjt:auto_generated\|mac_out8\"" {  } { { "db/mult_kjt.tdf" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/par/db/mult_kjt.tdf" 96 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "../rtl/FP/FP32_mult.v" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/rtl/FP/FP32_mult.v" 480 0 0 } } { "../rtl/FP/FP32_mult.v" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/rtl/FP/FP32_mult.v" 542 0 0 } } { "../rtl/PE/FPmult.sv" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/rtl/PE/FPmult.sv" 17 0 0 } } { "../rtl/PE/mult.sv" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/rtl/PE/mult.sv" 18 0 0 } } { "../rtl/PE/MAC.sv" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/rtl/PE/MAC.sv" 34 0 0 } } { "../rtl/PE/systolic_arr.sv" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/rtl/PE/systolic_arr.sv" 74 0 0 } } { "../rtl/square_mpt_test.sv" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/rtl/square_mpt_test.sv" 209 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1598198007432 "|square_mpt_test|systolic_arr:sys_arr|MAC:MAC_01|mult:mult_inst|FPmult:FPmult_inst|FP32_mult:FP32_mult_inst|FP32_mult_altfp_mult_buo:FP32_mult_altfp_mult_buo_component|lpm_mult:man_product2_mult|mult_kjt:auto_generated|mac_out8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "systolic_arr:sys_arr\|MAC:MAC_00\|mult:mult_inst\|FPmult:FPmult_inst\|FP32_mult:FP32_mult_inst\|FP32_mult_altfp_mult_buo:FP32_mult_altfp_mult_buo_component\|lpm_mult:man_product2_mult\|mult_kjt:auto_generated\|mac_mult1 " "Synthesized away node \"systolic_arr:sys_arr\|MAC:MAC_00\|mult:mult_inst\|FPmult:FPmult_inst\|FP32_mult:FP32_mult_inst\|FP32_mult_altfp_mult_buo:FP32_mult_altfp_mult_buo_component\|lpm_mult:man_product2_mult\|mult_kjt:auto_generated\|mac_mult1\"" {  } { { "db/mult_kjt.tdf" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/par/db/mult_kjt.tdf" 45 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "../rtl/FP/FP32_mult.v" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/rtl/FP/FP32_mult.v" 480 0 0 } } { "../rtl/FP/FP32_mult.v" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/rtl/FP/FP32_mult.v" 542 0 0 } } { "../rtl/PE/FPmult.sv" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/rtl/PE/FPmult.sv" 17 0 0 } } { "../rtl/PE/mult.sv" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/rtl/PE/mult.sv" 18 0 0 } } { "../rtl/PE/MAC.sv" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/rtl/PE/MAC.sv" 34 0 0 } } { "../rtl/PE/systolic_arr.sv" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/rtl/PE/systolic_arr.sv" 60 0 0 } } { "../rtl/square_mpt_test.sv" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/rtl/square_mpt_test.sv" 209 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1598198007432 "|square_mpt_test|systolic_arr:sys_arr|MAC:MAC_00|mult:mult_inst|FPmult:FPmult_inst|FP32_mult:FP32_mult_inst|FP32_mult_altfp_mult_buo:FP32_mult_altfp_mult_buo_component|lpm_mult:man_product2_mult|mult_kjt:auto_generated|mac_mult1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "systolic_arr:sys_arr\|MAC:MAC_00\|mult:mult_inst\|FPmult:FPmult_inst\|FP32_mult:FP32_mult_inst\|FP32_mult_altfp_mult_buo:FP32_mult_altfp_mult_buo_component\|lpm_mult:man_product2_mult\|mult_kjt:auto_generated\|mac_mult3 " "Synthesized away node \"systolic_arr:sys_arr\|MAC:MAC_00\|mult:mult_inst\|FPmult:FPmult_inst\|FP32_mult:FP32_mult_inst\|FP32_mult_altfp_mult_buo:FP32_mult_altfp_mult_buo_component\|lpm_mult:man_product2_mult\|mult_kjt:auto_generated\|mac_mult3\"" {  } { { "db/mult_kjt.tdf" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/par/db/mult_kjt.tdf" 54 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "../rtl/FP/FP32_mult.v" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/rtl/FP/FP32_mult.v" 480 0 0 } } { "../rtl/FP/FP32_mult.v" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/rtl/FP/FP32_mult.v" 542 0 0 } } { "../rtl/PE/FPmult.sv" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/rtl/PE/FPmult.sv" 17 0 0 } } { "../rtl/PE/mult.sv" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/rtl/PE/mult.sv" 18 0 0 } } { "../rtl/PE/MAC.sv" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/rtl/PE/MAC.sv" 34 0 0 } } { "../rtl/PE/systolic_arr.sv" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/rtl/PE/systolic_arr.sv" 60 0 0 } } { "../rtl/square_mpt_test.sv" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/rtl/square_mpt_test.sv" 209 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1598198007432 "|square_mpt_test|systolic_arr:sys_arr|MAC:MAC_00|mult:mult_inst|FPmult:FPmult_inst|FP32_mult:FP32_mult_inst|FP32_mult_altfp_mult_buo:FP32_mult_altfp_mult_buo_component|lpm_mult:man_product2_mult|mult_kjt:auto_generated|mac_mult3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "systolic_arr:sys_arr\|MAC:MAC_00\|mult:mult_inst\|FPmult:FPmult_inst\|FP32_mult:FP32_mult_inst\|FP32_mult_altfp_mult_buo:FP32_mult_altfp_mult_buo_component\|lpm_mult:man_product2_mult\|mult_kjt:auto_generated\|mac_mult5 " "Synthesized away node \"systolic_arr:sys_arr\|MAC:MAC_00\|mult:mult_inst\|FPmult:FPmult_inst\|FP32_mult:FP32_mult_inst\|FP32_mult_altfp_mult_buo:FP32_mult_altfp_mult_buo_component\|lpm_mult:man_product2_mult\|mult_kjt:auto_generated\|mac_mult5\"" {  } { { "db/mult_kjt.tdf" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/par/db/mult_kjt.tdf" 63 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "../rtl/FP/FP32_mult.v" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/rtl/FP/FP32_mult.v" 480 0 0 } } { "../rtl/FP/FP32_mult.v" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/rtl/FP/FP32_mult.v" 542 0 0 } } { "../rtl/PE/FPmult.sv" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/rtl/PE/FPmult.sv" 17 0 0 } } { "../rtl/PE/mult.sv" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/rtl/PE/mult.sv" 18 0 0 } } { "../rtl/PE/MAC.sv" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/rtl/PE/MAC.sv" 34 0 0 } } { "../rtl/PE/systolic_arr.sv" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/rtl/PE/systolic_arr.sv" 60 0 0 } } { "../rtl/square_mpt_test.sv" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/rtl/square_mpt_test.sv" 209 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1598198007432 "|square_mpt_test|systolic_arr:sys_arr|MAC:MAC_00|mult:mult_inst|FPmult:FPmult_inst|FP32_mult:FP32_mult_inst|FP32_mult_altfp_mult_buo:FP32_mult_altfp_mult_buo_component|lpm_mult:man_product2_mult|mult_kjt:auto_generated|mac_mult5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "systolic_arr:sys_arr\|MAC:MAC_00\|mult:mult_inst\|FPmult:FPmult_inst\|FP32_mult:FP32_mult_inst\|FP32_mult_altfp_mult_buo:FP32_mult_altfp_mult_buo_component\|lpm_mult:man_product2_mult\|mult_kjt:auto_generated\|mac_mult7 " "Synthesized away node \"systolic_arr:sys_arr\|MAC:MAC_00\|mult:mult_inst\|FPmult:FPmult_inst\|FP32_mult:FP32_mult_inst\|FP32_mult_altfp_mult_buo:FP32_mult_altfp_mult_buo_component\|lpm_mult:man_product2_mult\|mult_kjt:auto_generated\|mac_mult7\"" {  } { { "db/mult_kjt.tdf" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/par/db/mult_kjt.tdf" 72 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "../rtl/FP/FP32_mult.v" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/rtl/FP/FP32_mult.v" 480 0 0 } } { "../rtl/FP/FP32_mult.v" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/rtl/FP/FP32_mult.v" 542 0 0 } } { "../rtl/PE/FPmult.sv" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/rtl/PE/FPmult.sv" 17 0 0 } } { "../rtl/PE/mult.sv" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/rtl/PE/mult.sv" 18 0 0 } } { "../rtl/PE/MAC.sv" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/rtl/PE/MAC.sv" 34 0 0 } } { "../rtl/PE/systolic_arr.sv" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/rtl/PE/systolic_arr.sv" 60 0 0 } } { "../rtl/square_mpt_test.sv" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/rtl/square_mpt_test.sv" 209 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1598198007432 "|square_mpt_test|systolic_arr:sys_arr|MAC:MAC_00|mult:mult_inst|FPmult:FPmult_inst|FP32_mult:FP32_mult_inst|FP32_mult_altfp_mult_buo:FP32_mult_altfp_mult_buo_component|lpm_mult:man_product2_mult|mult_kjt:auto_generated|mac_mult7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "systolic_arr:sys_arr\|MAC:MAC_00\|mult:mult_inst\|FPmult:FPmult_inst\|FP32_mult:FP32_mult_inst\|FP32_mult_altfp_mult_buo:FP32_mult_altfp_mult_buo_component\|lpm_mult:man_product2_mult\|mult_kjt:auto_generated\|mac_out2 " "Synthesized away node \"systolic_arr:sys_arr\|MAC:MAC_00\|mult:mult_inst\|FPmult:FPmult_inst\|FP32_mult:FP32_mult_inst\|FP32_mult_altfp_mult_buo:FP32_mult_altfp_mult_buo_component\|lpm_mult:man_product2_mult\|mult_kjt:auto_generated\|mac_out2\"" {  } { { "db/mult_kjt.tdf" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/par/db/mult_kjt.tdf" 81 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "../rtl/FP/FP32_mult.v" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/rtl/FP/FP32_mult.v" 480 0 0 } } { "../rtl/FP/FP32_mult.v" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/rtl/FP/FP32_mult.v" 542 0 0 } } { "../rtl/PE/FPmult.sv" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/rtl/PE/FPmult.sv" 17 0 0 } } { "../rtl/PE/mult.sv" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/rtl/PE/mult.sv" 18 0 0 } } { "../rtl/PE/MAC.sv" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/rtl/PE/MAC.sv" 34 0 0 } } { "../rtl/PE/systolic_arr.sv" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/rtl/PE/systolic_arr.sv" 60 0 0 } } { "../rtl/square_mpt_test.sv" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/rtl/square_mpt_test.sv" 209 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1598198007432 "|square_mpt_test|systolic_arr:sys_arr|MAC:MAC_00|mult:mult_inst|FPmult:FPmult_inst|FP32_mult:FP32_mult_inst|FP32_mult_altfp_mult_buo:FP32_mult_altfp_mult_buo_component|lpm_mult:man_product2_mult|mult_kjt:auto_generated|mac_out2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "systolic_arr:sys_arr\|MAC:MAC_00\|mult:mult_inst\|FPmult:FPmult_inst\|FP32_mult:FP32_mult_inst\|FP32_mult_altfp_mult_buo:FP32_mult_altfp_mult_buo_component\|lpm_mult:man_product2_mult\|mult_kjt:auto_generated\|mac_out4 " "Synthesized away node \"systolic_arr:sys_arr\|MAC:MAC_00\|mult:mult_inst\|FPmult:FPmult_inst\|FP32_mult:FP32_mult_inst\|FP32_mult_altfp_mult_buo:FP32_mult_altfp_mult_buo_component\|lpm_mult:man_product2_mult\|mult_kjt:auto_generated\|mac_out4\"" {  } { { "db/mult_kjt.tdf" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/par/db/mult_kjt.tdf" 86 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "../rtl/FP/FP32_mult.v" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/rtl/FP/FP32_mult.v" 480 0 0 } } { "../rtl/FP/FP32_mult.v" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/rtl/FP/FP32_mult.v" 542 0 0 } } { "../rtl/PE/FPmult.sv" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/rtl/PE/FPmult.sv" 17 0 0 } } { "../rtl/PE/mult.sv" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/rtl/PE/mult.sv" 18 0 0 } } { "../rtl/PE/MAC.sv" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/rtl/PE/MAC.sv" 34 0 0 } } { "../rtl/PE/systolic_arr.sv" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/rtl/PE/systolic_arr.sv" 60 0 0 } } { "../rtl/square_mpt_test.sv" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/rtl/square_mpt_test.sv" 209 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1598198007432 "|square_mpt_test|systolic_arr:sys_arr|MAC:MAC_00|mult:mult_inst|FPmult:FPmult_inst|FP32_mult:FP32_mult_inst|FP32_mult_altfp_mult_buo:FP32_mult_altfp_mult_buo_component|lpm_mult:man_product2_mult|mult_kjt:auto_generated|mac_out4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "systolic_arr:sys_arr\|MAC:MAC_00\|mult:mult_inst\|FPmult:FPmult_inst\|FP32_mult:FP32_mult_inst\|FP32_mult_altfp_mult_buo:FP32_mult_altfp_mult_buo_component\|lpm_mult:man_product2_mult\|mult_kjt:auto_generated\|mac_out6 " "Synthesized away node \"systolic_arr:sys_arr\|MAC:MAC_00\|mult:mult_inst\|FPmult:FPmult_inst\|FP32_mult:FP32_mult_inst\|FP32_mult_altfp_mult_buo:FP32_mult_altfp_mult_buo_component\|lpm_mult:man_product2_mult\|mult_kjt:auto_generated\|mac_out6\"" {  } { { "db/mult_kjt.tdf" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/par/db/mult_kjt.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "../rtl/FP/FP32_mult.v" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/rtl/FP/FP32_mult.v" 480 0 0 } } { "../rtl/FP/FP32_mult.v" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/rtl/FP/FP32_mult.v" 542 0 0 } } { "../rtl/PE/FPmult.sv" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/rtl/PE/FPmult.sv" 17 0 0 } } { "../rtl/PE/mult.sv" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/rtl/PE/mult.sv" 18 0 0 } } { "../rtl/PE/MAC.sv" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/rtl/PE/MAC.sv" 34 0 0 } } { "../rtl/PE/systolic_arr.sv" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/rtl/PE/systolic_arr.sv" 60 0 0 } } { "../rtl/square_mpt_test.sv" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/rtl/square_mpt_test.sv" 209 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1598198007432 "|square_mpt_test|systolic_arr:sys_arr|MAC:MAC_00|mult:mult_inst|FPmult:FPmult_inst|FP32_mult:FP32_mult_inst|FP32_mult_altfp_mult_buo:FP32_mult_altfp_mult_buo_component|lpm_mult:man_product2_mult|mult_kjt:auto_generated|mac_out6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "systolic_arr:sys_arr\|MAC:MAC_00\|mult:mult_inst\|FPmult:FPmult_inst\|FP32_mult:FP32_mult_inst\|FP32_mult_altfp_mult_buo:FP32_mult_altfp_mult_buo_component\|lpm_mult:man_product2_mult\|mult_kjt:auto_generated\|mac_out8 " "Synthesized away node \"systolic_arr:sys_arr\|MAC:MAC_00\|mult:mult_inst\|FPmult:FPmult_inst\|FP32_mult:FP32_mult_inst\|FP32_mult_altfp_mult_buo:FP32_mult_altfp_mult_buo_component\|lpm_mult:man_product2_mult\|mult_kjt:auto_generated\|mac_out8\"" {  } { { "db/mult_kjt.tdf" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/par/db/mult_kjt.tdf" 96 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "../rtl/FP/FP32_mult.v" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/rtl/FP/FP32_mult.v" 480 0 0 } } { "../rtl/FP/FP32_mult.v" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/rtl/FP/FP32_mult.v" 542 0 0 } } { "../rtl/PE/FPmult.sv" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/rtl/PE/FPmult.sv" 17 0 0 } } { "../rtl/PE/mult.sv" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/rtl/PE/mult.sv" 18 0 0 } } { "../rtl/PE/MAC.sv" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/rtl/PE/MAC.sv" 34 0 0 } } { "../rtl/PE/systolic_arr.sv" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/rtl/PE/systolic_arr.sv" 60 0 0 } } { "../rtl/square_mpt_test.sv" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/rtl/square_mpt_test.sv" 209 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1598198007432 "|square_mpt_test|systolic_arr:sys_arr|MAC:MAC_00|mult:mult_inst|FPmult:FPmult_inst|FP32_mult:FP32_mult_inst|FP32_mult_altfp_mult_buo:FP32_mult_altfp_mult_buo_component|lpm_mult:man_product2_mult|mult_kjt:auto_generated|mac_out8"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1598198007432 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1598198007432 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "FSM:fsm_core\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FSM:fsm_core\|Mult0\"" {  } { { "../rtl/FSM_top/FSM_wire_define.sv" "Mult0" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/rtl/FSM_top/FSM_wire_define.sv" 178 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1598198008032 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1598198008032 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FSM:fsm_core\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FSM:fsm_core\|lpm_mult:Mult0\"" {  } { { "../rtl/FSM_top/FSM_wire_define.sv" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/rtl/FSM_top/FSM_wire_define.sv" 178 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598198008079 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FSM:fsm_core\|lpm_mult:Mult0 " "Instantiated megafunction \"FSM:fsm_core\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598198008079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 32 " "Parameter \"LPM_WIDTHB\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598198008079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 40 " "Parameter \"LPM_WIDTHP\" = \"40\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598198008079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 40 " "Parameter \"LPM_WIDTHR\" = \"40\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598198008079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598198008079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598198008079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598198008079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598198008079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598198008079 ""}  } { { "../rtl/FSM_top/FSM_wire_define.sv" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/rtl/FSM_top/FSM_wire_define.sv" 178 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1598198008079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_kbt.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_kbt.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_kbt " "Found entity 1: mult_kbt" {  } { { "db/mult_kbt.tdf" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/par/db/mult_kbt.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598198008184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598198008184 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "36 " "Ignored 36 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "36 " "Ignored 36 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1598198008749 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1598198008749 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../rtl/UART/uart_TX.v" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/rtl/UART/uart_TX.v" 7 -1 0 } } { "../rtl/Seg/seg_led_static.sv" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/rtl/Seg/seg_led_static.sv" 22 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1598198008755 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1598198008755 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598198009099 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2067 " "2067 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1598198009796 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/par/output_files/square_mpt_test.map.smsg " "Generated suppressed messages file C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/par/output_files/square_mpt_test.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598198011964 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1598198013844 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598198013844 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1268 " "Implemented 1268 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1598198014194 ""} { "Info" "ICUT_CUT_TM_OPINS" "18 " "Implemented 18 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1598198014194 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1110 " "Implemented 1110 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1598198014194 ""} { "Info" "ICUT_CUT_TM_RAMS" "128 " "Implemented 128 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1598198014194 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1598198014194 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "4 " "Implemented 4 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1598198014194 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1598198014194 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 67 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 67 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4936 " "Peak virtual memory: 4936 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1598198014275 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Aug 23 10:53:34 2020 " "Processing ended: Sun Aug 23 10:53:34 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1598198014275 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:40 " "Elapsed time: 00:00:40" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1598198014275 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:59 " "Total CPU time (on all processors): 00:00:59" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1598198014275 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1598198014275 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1598198015790 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1598198015797 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Aug 23 10:53:35 2020 " "Processing started: Sun Aug 23 10:53:35 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1598198015797 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1598198015797 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off square_mpt_test -c square_mpt_test " "Command: quartus_fit --read_settings_files=off --write_settings_files=off square_mpt_test -c square_mpt_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1598198015797 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1598198016062 ""}
{ "Info" "0" "" "Project  = square_mpt_test" {  } {  } 0 0 "Project  = square_mpt_test" 0 0 "Fitter" 0 0 1598198016062 ""}
{ "Info" "0" "" "Revision = square_mpt_test" {  } {  } 0 0 "Revision = square_mpt_test" 0 0 "Fitter" 0 0 1598198016062 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "16 " "Parallel compilation is enabled and will use up to 16 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Fitter" 0 -1 1598198016205 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "square_mpt_test EP4CE10F17C8 " "Selected device EP4CE10F17C8 for design \"square_mpt_test\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1598198016240 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1598198016289 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1598198016289 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "pll:myPLL\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"pll:myPLL\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll:myPLL\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] 1 1 0 0 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of 0 degrees (0 ps) for pll:myPLL\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll_altpll.v" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/par/db/pll_altpll.v" 50 -1 0 } } { "" "" { Generic "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/par/" { { 0 { 0 ""} 0 1085 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1598198016333 ""}  } { { "db/pll_altpll.v" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/par/db/pll_altpll.v" 50 -1 0 } } { "" "" { Generic "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/par/" { { 0 { 0 ""} 0 1085 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1598198016333 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1598198016414 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C8 " "Device EP4CE6F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1598198017159 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C8 " "Device EP4CE15F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1598198017159 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22F17C8 " "Device EP4CE22F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1598198017159 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1598198017159 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/par/" { { 0 { 0 ""} 0 6682 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1598198017164 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/par/" { { 0 { 0 ""} 0 6684 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1598198017164 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/par/" { { 0 { 0 ""} 0 6686 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1598198017164 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/par/" { { 0 { 0 ""} 0 6688 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1598198017164 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/par/" { { 0 { 0 ""} 0 6690 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1598198017164 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1598198017164 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1598198017165 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1598198017195 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1598198017683 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1598198017683 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1598198017683 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1598198017683 ""}
{ "Info" "ISTA_SDC_FOUND" "../rtl/square_mpt_test.sdc " "Reading SDC File: '../rtl/square_mpt_test.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1598198017690 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "osc_clk " "Node: osc_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register RAM_32b_256:ram_a0\|altsyncram:altsyncram_component\|altsyncram_alh1:auto_generated\|altsyncram_i292:altsyncram1\|ram_block3a31~porta_we_reg osc_clk " "Register RAM_32b_256:ram_a0\|altsyncram:altsyncram_component\|altsyncram_alh1:auto_generated\|altsyncram_i292:altsyncram1\|ram_block3a31~porta_we_reg is being clocked by osc_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1598198017696 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1598198017696 "|square_mpt_test|osc_clk"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: myPLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: myPLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1598198017706 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1598198017706 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1598198017706 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1598198017706 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1598198017706 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1598198017707 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1598198017707 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1598198017707 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1598198017707 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1598198017707 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll:myPLL\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node pll:myPLL\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1598198017848 ""}  } { { "db/pll_altpll.v" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/par/db/pll_altpll.v" 92 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/par/" { { 0 { 0 ""} 0 1085 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1598198017848 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1598198017848 ""}  } { { "temporary_test_loc" "" { Generic "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/par/" { { 0 { 0 ""} 0 5892 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1598198017848 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "but_rst_n~input (placed in PIN M1 (CLK3, DIFFCLK_1n)) " "Automatically promoted node but_rst_n~input (placed in PIN M1 (CLK3, DIFFCLK_1n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G0 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G0" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1598198017848 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "rst_n~0 " "Destination node rst_n~0" {  } { { "../rtl/square_mpt_test.sv" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/rtl/square_mpt_test.sv" 25 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/par/" { { 0 { 0 ""} 0 1849 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1598198017848 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1598198017848 ""}  } { { "../rtl/square_mpt_test.sv" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/rtl/square_mpt_test.sv" 7 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/par/" { { 0 { 0 ""} 0 6665 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1598198017848 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rst_n~0  " "Automatically promoted node rst_n~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1598198017848 ""}  } { { "../rtl/square_mpt_test.sv" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/rtl/square_mpt_test.sv" 25 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/par/" { { 0 { 0 ""} 0 1849 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1598198017848 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1598198018146 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1598198018147 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1598198018148 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1598198018150 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1598198018154 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1598198018157 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1598198018224 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "16 Embedded multiplier block " "Packed 16 registers into blocks of type Embedded multiplier block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1598198018226 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "16 " "Created 16 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1598198018226 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1598198018226 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1598198018301 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1598198018311 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1598198018805 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1598198019002 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1598198019024 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1598198019532 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1598198019532 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1598198019891 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "3 " "Router estimated average interconnect usage is 3% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "13 X11_Y12 X22_Y24 " "Router estimated peak interconnect usage is 13% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24" {  } { { "loc" "" { Generic "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/par/" { { 1 { 0 "Router estimated peak interconnect usage is 13% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24"} { { 12 { 0 ""} 11 12 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1598198020644 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1598198020644 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1598198020744 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1598198020744 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1598198020744 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1598198020747 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.43 " "Total time spent on timing analysis during the Fitter is 0.43 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1598198020878 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1598198020897 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1598198021072 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1598198021072 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1598198021348 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1598198021842 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/par/output_files/square_mpt_test.fit.smsg " "Generated suppressed messages file C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/par/output_files/square_mpt_test.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1598198022194 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6541 " "Peak virtual memory: 6541 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1598198023109 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Aug 23 10:53:43 2020 " "Processing ended: Sun Aug 23 10:53:43 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1598198023109 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1598198023109 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1598198023109 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1598198023109 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1598198024188 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1598198024194 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Aug 23 10:53:44 2020 " "Processing started: Sun Aug 23 10:53:44 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1598198024194 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1598198024194 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off square_mpt_test -c square_mpt_test " "Command: quartus_asm --read_settings_files=off --write_settings_files=off square_mpt_test -c square_mpt_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1598198024194 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1598198025313 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1598198025333 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4676 " "Peak virtual memory: 4676 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1598198025651 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Aug 23 10:53:45 2020 " "Processing ended: Sun Aug 23 10:53:45 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1598198025651 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1598198025651 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1598198025651 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1598198025651 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1598198026301 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1598198027087 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1598198027093 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Aug 23 10:53:46 2020 " "Processing started: Sun Aug 23 10:53:46 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1598198027093 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1598198027093 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta square_mpt_test -c square_mpt_test " "Command: quartus_sta square_mpt_test -c square_mpt_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1598198027093 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1598198027361 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "16 " "Parallel compilation is enabled and will use up to 16 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Timing Analyzer" 0 -1 1598198028455 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1598198028498 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1598198028498 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1598198028694 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1598198028694 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1598198028694 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1598198028694 ""}
{ "Info" "ISTA_SDC_FOUND" "../rtl/square_mpt_test.sdc " "Reading SDC File: '../rtl/square_mpt_test.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1598198028699 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "osc_clk " "Node: osc_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register RAM_32b_256:ram_a1\|altsyncram:altsyncram_component\|altsyncram_alh1:auto_generated\|altsyncram_i292:altsyncram1\|ram_block3a0~porta_we_reg osc_clk " "Register RAM_32b_256:ram_a1\|altsyncram:altsyncram_component\|altsyncram_alh1:auto_generated\|altsyncram_i292:altsyncram1\|ram_block3a0~porta_we_reg is being clocked by osc_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1598198028710 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1598198028710 "|square_mpt_test|osc_clk"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: myPLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: myPLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1598198028714 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1598198028714 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1598198028714 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1598198028714 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1598198028714 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1598198028715 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1598198028731 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 41.408 " "Worst-case setup slack is 41.408" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598198028779 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598198028779 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   41.408               0.000 altera_reserved_tck  " "   41.408               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598198028779 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1598198028779 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.452 " "Worst-case hold slack is 0.452" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598198028788 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598198028788 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.452               0.000 altera_reserved_tck  " "    0.452               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598198028788 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1598198028788 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 96.563 " "Worst-case recovery slack is 96.563" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598198028795 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598198028795 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   96.563               0.000 altera_reserved_tck  " "   96.563               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598198028795 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1598198028795 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.396 " "Worst-case removal slack is 1.396" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598198028801 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598198028801 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.396               0.000 altera_reserved_tck  " "    1.396               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598198028801 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1598198028801 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.461 " "Worst-case minimum pulse width slack is 49.461" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598198028818 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598198028818 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.461               0.000 altera_reserved_tck  " "   49.461               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598198028818 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1598198028818 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1598198028875 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 1 " "Number of Synchronizer Chains Found: 1" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1598198028875 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 5 Registers " "Shortest Synchronizer Chain: 5 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1598198028875 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1598198028875 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 342.663 ns " "Worst Case Available Settling Time: 342.663 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1598198028875 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1598198028875 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1598198028875 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1598198028882 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1598198028904 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1598198029199 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "osc_clk " "Node: osc_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register RAM_32b_256:ram_a1\|altsyncram:altsyncram_component\|altsyncram_alh1:auto_generated\|altsyncram_i292:altsyncram1\|ram_block3a0~porta_we_reg osc_clk " "Register RAM_32b_256:ram_a1\|altsyncram:altsyncram_component\|altsyncram_alh1:auto_generated\|altsyncram_i292:altsyncram1\|ram_block3a0~porta_we_reg is being clocked by osc_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1598198029310 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1598198029310 "|square_mpt_test|osc_clk"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: myPLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: myPLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1598198029311 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1598198029311 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1598198029311 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1598198029311 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1598198029311 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 42.020 " "Worst-case setup slack is 42.020" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598198029332 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598198029332 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   42.020               0.000 altera_reserved_tck  " "   42.020               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598198029332 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1598198029332 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.400 " "Worst-case hold slack is 0.400" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598198029340 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598198029340 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.400               0.000 altera_reserved_tck  " "    0.400               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598198029340 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1598198029340 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 96.757 " "Worst-case recovery slack is 96.757" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598198029347 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598198029347 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   96.757               0.000 altera_reserved_tck  " "   96.757               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598198029347 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1598198029347 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.295 " "Worst-case removal slack is 1.295" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598198029355 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598198029355 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.295               0.000 altera_reserved_tck  " "    1.295               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598198029355 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1598198029355 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.319 " "Worst-case minimum pulse width slack is 49.319" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598198029363 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598198029363 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.319               0.000 altera_reserved_tck  " "   49.319               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598198029363 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1598198029363 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1598198029420 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 1 " "Number of Synchronizer Chains Found: 1" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1598198029420 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 5 Registers " "Shortest Synchronizer Chain: 5 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1598198029420 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1598198029420 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 343.306 ns " "Worst Case Available Settling Time: 343.306 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1598198029420 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1598198029420 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1598198029420 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1598198029439 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "osc_clk " "Node: osc_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register RAM_32b_256:ram_a1\|altsyncram:altsyncram_component\|altsyncram_alh1:auto_generated\|altsyncram_i292:altsyncram1\|ram_block3a0~porta_we_reg osc_clk " "Register RAM_32b_256:ram_a1\|altsyncram:altsyncram_component\|altsyncram_alh1:auto_generated\|altsyncram_i292:altsyncram1\|ram_block3a0~porta_we_reg is being clocked by osc_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1598198029569 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1598198029569 "|square_mpt_test|osc_clk"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: myPLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: myPLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1598198029571 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1598198029571 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1598198029571 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1598198029571 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1598198029571 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 46.466 " "Worst-case setup slack is 46.466" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598198029581 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598198029581 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   46.466               0.000 altera_reserved_tck  " "   46.466               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598198029581 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1598198029581 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.183 " "Worst-case hold slack is 0.183" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598198029590 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598198029590 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.183               0.000 altera_reserved_tck  " "    0.183               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598198029590 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1598198029590 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 98.462 " "Worst-case recovery slack is 98.462" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598198029598 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598198029598 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   98.462               0.000 altera_reserved_tck  " "   98.462               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598198029598 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1598198029598 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.587 " "Worst-case removal slack is 0.587" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598198029606 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598198029606 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.587               0.000 altera_reserved_tck  " "    0.587               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598198029606 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1598198029606 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.447 " "Worst-case minimum pulse width slack is 49.447" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598198029613 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598198029613 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.447               0.000 altera_reserved_tck  " "   49.447               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598198029613 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1598198029613 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1598198029676 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 1 " "Number of Synchronizer Chains Found: 1" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1598198029676 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 5 Registers " "Shortest Synchronizer Chain: 5 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1598198029676 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1598198029676 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 347.059 ns " "Worst Case Available Settling Time: 347.059 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1598198029676 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1598198029676 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1598198029676 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1598198029998 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1598198029999 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 18 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 18 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4914 " "Peak virtual memory: 4914 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1598198030099 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Aug 23 10:53:50 2020 " "Processing ended: Sun Aug 23 10:53:50 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1598198030099 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1598198030099 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1598198030099 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1598198030099 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1598198031177 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1598198031184 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Aug 23 10:53:51 2020 " "Processing started: Sun Aug 23 10:53:51 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1598198031184 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1598198031184 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off square_mpt_test -c square_mpt_test " "Command: quartus_eda --read_settings_files=off --write_settings_files=off square_mpt_test -c square_mpt_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1598198031184 ""}
{ "Warning" "WVLGO_INVALID_TIMESCALE_SELECTED_FOR_PLL_DESIGN" "" "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." {  } {  } 0 202000 "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." 0 0 "EDA Netlist Writer" 0 -1 1598198033109 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "square_mpt_test_8_1200mv_85c_slow.svo C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/sim/ simulation " "Generated file square_mpt_test_8_1200mv_85c_slow.svo in folder \"C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/sim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1598198033188 ""}
{ "Warning" "WVLGO_INVALID_TIMESCALE_SELECTED_FOR_PLL_DESIGN" "" "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." {  } {  } 0 202000 "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." 0 0 "EDA Netlist Writer" 0 -1 1598198033371 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "square_mpt_test_8_1200mv_0c_slow.svo C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/sim/ simulation " "Generated file square_mpt_test_8_1200mv_0c_slow.svo in folder \"C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/sim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1598198033449 ""}
{ "Warning" "WVLGO_INVALID_TIMESCALE_SELECTED_FOR_PLL_DESIGN" "" "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." {  } {  } 0 202000 "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." 0 0 "EDA Netlist Writer" 0 -1 1598198033633 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "square_mpt_test_min_1200mv_0c_fast.svo C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/sim/ simulation " "Generated file square_mpt_test_min_1200mv_0c_fast.svo in folder \"C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/sim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1598198033709 ""}
{ "Warning" "WVLGO_INVALID_TIMESCALE_SELECTED_FOR_PLL_DESIGN" "" "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." {  } {  } 0 202000 "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." 0 0 "EDA Netlist Writer" 0 -1 1598198033892 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "square_mpt_test.svo C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/sim/ simulation " "Generated file square_mpt_test.svo in folder \"C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/sim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1598198033971 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "square_mpt_test_8_1200mv_85c_v_slow.sdo C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/sim/ simulation " "Generated file square_mpt_test_8_1200mv_85c_v_slow.sdo in folder \"C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/sim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1598198034260 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "square_mpt_test_8_1200mv_0c_v_slow.sdo C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/sim/ simulation " "Generated file square_mpt_test_8_1200mv_0c_v_slow.sdo in folder \"C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/sim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1598198034547 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "square_mpt_test_min_1200mv_0c_v_fast.sdo C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/sim/ simulation " "Generated file square_mpt_test_min_1200mv_0c_v_fast.sdo in folder \"C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/sim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1598198034836 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "square_mpt_test_v.sdo C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/sim/ simulation " "Generated file square_mpt_test_v.sdo in folder \"C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/4_square_mtp_test/sim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1598198035126 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 4 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4663 " "Peak virtual memory: 4663 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1598198035935 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Aug 23 10:53:55 2020 " "Processing ended: Sun Aug 23 10:53:55 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1598198035935 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1598198035935 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1598198035935 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1598198035935 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 96 s " "Quartus Prime Full Compilation was successful. 0 errors, 96 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1598198036576 ""}
