 
****************************************
Report : area
Design : ascon_top
Version: R-2020.09-SP2
Date   : Fri Sep 12 15:37:19 2025
****************************************

Library(s) Used:

    tcbn65lplvttc (File: /software/dk/tsmc65/digital/Front_End/timing_power_noise/NLDM/tcbn65lplvt_220a/tcbn65lplvttc.db)

Number of ports:                         7290
Number of nets:                         17133
Number of cells:                        12286
Number of combinational cells:           9871
Number of sequential cells:              2386
Number of macros/black boxes:               0
Number of buf/inv:                       1916
Number of references:                      83

Combinational area:              25257.240264
Buf/Inv area:                     2125.080083
Noncombinational area:           18304.920449
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (Wire load has zero net area)

Total cell area:                 43562.160713
Total area:                 undefined

Hierarchical area distribution
------------------------------

                                  Global cell area            Local cell area
                                  -------------------  ------------------------------ 
Hierarchical cell                 Absolute    Percent  Combi-      Noncombi-   Black-
                                  Total       Total    national    national    boxes   Design
--------------------------------  ----------  -------  ----------  ----------  ------  ----------------
ascon_top                         43562.1607    100.0  13323.2401   2188.8000  0.0000  ascon_top
gen_cog.gen_sbox[0].u_sbox          613.4400      1.4    305.6400    307.8000  0.0000  ascon_sbox_d2_21
gen_cog.gen_sbox[10].u_sbox         613.4400      1.4    305.6400    307.8000  0.0000  ascon_sbox_d2_11
gen_cog.gen_sbox[11].u_sbox         613.4400      1.4    305.6400    307.8000  0.0000  ascon_sbox_d2_10
gen_cog.gen_sbox[12].u_sbox         613.4400      1.4    305.6400    307.8000  0.0000  ascon_sbox_d2_9
gen_cog.gen_sbox[13].u_sbox         613.4400      1.4    305.6400    307.8000  0.0000  ascon_sbox_d2_8
gen_cog.gen_sbox[14].u_sbox         613.4400      1.4    305.6400    307.8000  0.0000  ascon_sbox_d2_7
gen_cog.gen_sbox[15].u_sbox         613.4400      1.4    305.6400    307.8000  0.0000  ascon_sbox_d2_6
gen_cog.gen_sbox[16].u_sbox         613.4400      1.4    305.6400    307.8000  0.0000  ascon_sbox_d2_5
gen_cog.gen_sbox[17].u_sbox         613.4400      1.4    305.6400    307.8000  0.0000  ascon_sbox_d2_4
gen_cog.gen_sbox[18].u_sbox         613.4400      1.4    305.6400    307.8000  0.0000  ascon_sbox_d2_3
gen_cog.gen_sbox[19].u_sbox         613.4400      1.4    305.6400    307.8000  0.0000  ascon_sbox_d2_2
gen_cog.gen_sbox[1].u_sbox          613.4400      1.4    305.6400    307.8000  0.0000  ascon_sbox_d2_20
gen_cog.gen_sbox[20].u_sbox         423.7200      1.0    204.8400    218.8800  0.0000  ascon_sbox_d2_1
gen_cog.gen_sbox[21].u_sbox         423.7200      1.0    204.8400    218.8800  0.0000  ascon_sbox_d2_0
gen_cog.gen_sbox[2].u_sbox          613.4400      1.4    305.6400    307.8000  0.0000  ascon_sbox_d2_19
gen_cog.gen_sbox[3].u_sbox          613.4400      1.4    305.6400    307.8000  0.0000  ascon_sbox_d2_18
gen_cog.gen_sbox[4].u_sbox          613.4400      1.4    305.6400    307.8000  0.0000  ascon_sbox_d2_17
gen_cog.gen_sbox[5].u_sbox          613.4400      1.4    305.6400    307.8000  0.0000  ascon_sbox_d2_16
gen_cog.gen_sbox[6].u_sbox          613.4400      1.4    305.6400    307.8000  0.0000  ascon_sbox_d2_15
gen_cog.gen_sbox[7].u_sbox          613.4400      1.4    305.6400    307.8000  0.0000  ascon_sbox_d2_14
gen_cog.gen_sbox[8].u_sbox          613.4400      1.4    305.6400    307.8000  0.0000  ascon_sbox_d2_13
gen_cog.gen_sbox[9].u_sbox          613.4400      1.4    305.6400    307.8000  0.0000  ascon_sbox_d2_12
gen_state_regs[0].state_reg_share  5203.4400     11.9   2666.1600   2537.2800  0.0000  state_register_2
gen_state_regs[1].state_reg_share  3965.4001      9.1   1222.9200   2742.4801  0.0000  state_register_1
gen_state_regs[2].state_reg_share  3960.0001      9.1   1221.1200   2738.8801  0.0000  state_register_0
key1_reg                            698.4000      1.6      7.2000    691.2000  0.0000  register_1
key2_reg                            696.9600      1.6      5.7600    691.2000  0.0000  register_0
mealy_fsm                           409.6800      0.9    288.3600    121.3200  0.0000  fsm
share_creator                         0.0000      0.0      0.0000      0.0000  0.0000  shareCreator
--------------------------------  ----------  -------  ----------  ----------  ------  ----------------
Total                                                  25257.2403  18304.9204  0.0000

1
