# Yosys synthesis script for O_SERDES_primitive_inst
# Read source files
read_verilog -sv  ../../../yosys-rs-plugin/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v
verilog_defines 
read_verilog ./synthesis/dfrnt_sigs_shared_ports_post_synth.v

# Technology mapping
hierarchy -top dfrnt_sigs_shared_ports

plugin -i design-edit
design_edit -tech genesis3 -sdc pin_constraints.pin -json ./tmp/io_config.json -w ./tmp/wrapper_dfrnt_sigs_shared_ports_verilog.v ./tmp/wrapper_dfrnt_sigs_shared_ports_verilog.eblif
write_verilog -noexpr -nodec -norename -v ./tmp/fabric_dfrnt_sigs_shared_ports_verilog.v
write_blif -param ./tmp/fabric_dfrnt_sigs_shared_ports_verilog.eblif