$date
	Sun Oct 23 04:08:31 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#565164
b10111 !
1"
#565166
b10111 &
b10111 %
1$
#565167
0"
#565170
b1000110 &
b1000110 %
#565174
b100011 &
b100011 %
#565178
b1101010 &
b1101010 %
#565182
b110101 &
b110101 %
#565186
b10100000 &
b10100000 %
#565190
b1010000 &
b1010000 %
#565194
b101000 &
b101000 %
#565198
b10100 &
b10100 %
#565202
b1010 &
b1010 %
#565206
b101 &
b101 %
#565210
b10000 &
b10000 %
#565214
b1000 &
b1000 %
#565218
b100 &
b100 %
#565222
b10 &
b10 %
#565226
b1 &
b1 %
1#
#565230
b0 &
0#
b0 %
0$
#1566390
b11000 &
b11000 %
1$
b11000 !
1"
#1566391
0"
#1566394
b1100 &
b1100 %
#1566398
b110 &
b110 %
#1566402
b11 &
b11 %
#1566406
b1010 &
b1010 %
#1566410
b101 &
b101 %
#1566414
b10000 &
b10000 %
#1566418
b1000 &
b1000 %
#1566422
b100 &
b100 %
#1566426
b10 &
b10 %
#1566430
b1 &
1#
b1 %
#1566434
b0 &
b0 %
0#
0$
#2554475
1"
#2554478
b11000 &
b11000 %
1$
#2554479
0"
#2554482
b1100 &
b1100 %
#2554486
b110 &
b110 %
#2554490
b11 &
b11 %
#2554494
b1010 &
b1010 %
#2554498
b101 &
b101 %
#2554502
b10000 &
b10000 %
#2554506
b1000 &
b1000 %
#2554510
b100 &
b100 %
#2554514
b10 &
b10 %
#2554518
b1 &
1#
b1 %
#2554522
b0 &
b0 %
0#
0$
#4500012
