Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date              : Tue Mar 15 19:00:16 2022
| Host              : lepus running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command           : report_timing_summary -file ./output/fc2_18/report/timing-summary.rpt
| Design            : top
| Device            : xcvu9p-flga2104
| Speed File        : -2L  PRODUCTION 1.27 02-28-2020
| Temperature Grade : E
--------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (10)
6. checking no_output_delay (22)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (22)
--------------------------------
 There are 22 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.008        0.000                      0                 1155        0.008        0.000                      0                 1155        2.161        0.000                       0                  1135  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
vclock  {0.000 2.437}        4.873           205.212         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
vclock              0.008        0.000                      0                 1155        0.008        0.000                      0                 1155        2.161        0.000                       0                  1135  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  vclock
  To Clock:  vclock

Setup :            0  Failing Endpoints,  Worst Slack        0.008ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.008ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.161ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.008ns  (required time - arrival time)
  Source:                 genblk1[77].reg_in/reg_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.437ns period=4.873ns})
  Destination:            reg_out/reg_out_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.437ns period=4.873ns})
  Path Group:             vclock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.873ns  (vclock rise@4.873ns - vclock rise@0.000ns)
  Data Path Delay:        4.687ns  (logic 1.939ns (41.370%)  route 2.748ns (58.630%))
  Logic Levels:           16  (CARRY8=10 LUT2=6)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.330ns = ( 6.203 - 4.873 ) 
    Source Clock Delay      (SCD):    1.706ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.760ns (routing 0.001ns, distribution 0.759ns)
  Clock Net Delay (Destination): 0.674ns (routing 0.001ns, distribution 0.673ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vclock rise edge)     0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.595     0.595 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.595    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.595 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.918    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.946 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=1134, routed)        0.760     1.706    genblk1[77].reg_in/clk_IBUF_BUFG
    SLICE_X113Y516       FDRE                                         r  genblk1[77].reg_in/reg_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y516       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     1.782 r  genblk1[77].reg_in/reg_out_reg[0]/Q
                         net (fo=3, routed)           0.284     2.066    conv/mul40/O78[0]
    SLICE_X113Y517       CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[0])
                                                      0.065     2.131 r  conv/mul40/reg_out_reg[1]_i_171/O[0]
                         net (fo=4, routed)           0.393     2.524    conv/add000067/out0_7[0]
    SLICE_X114Y516       CARRY8 (Prop_CARRY8_SLICEL_DI[0]_O[1])
                                                      0.078     2.602 r  conv/add000067/reg_out_reg[1]_i_87/O[1]
                         net (fo=2, routed)           0.471     3.073    conv/add000067/reg_out_reg[1]_i_87_n_14
    SLICE_X116Y517       CARRY8 (Prop_CARRY8_SLICEM_DI[2]_O[5])
                                                      0.186     3.259 r  conv/add000067/reg_out_reg[1]_i_40/O[5]
                         net (fo=2, routed)           0.238     3.497    conv/add000067/reg_out_reg[1]_i_40_n_10
    SLICE_X119Y517       LUT2 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.148     3.645 r  conv/add000067/reg_out[1]_i_81/O
                         net (fo=1, routed)           0.022     3.667    conv/add000067/reg_out[1]_i_81_n_0
    SLICE_X119Y517       CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.159     3.826 r  conv/add000067/reg_out_reg[1]_i_39/CO[7]
                         net (fo=1, routed)           0.026     3.852    conv/add000067/reg_out_reg[1]_i_39_n_0
    SLICE_X119Y518       CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.076     3.928 r  conv/add000067/reg_out_reg[21]_i_84/O[1]
                         net (fo=1, routed)           0.251     4.179    conv/add000067/reg_out_reg[21]_i_84_n_14
    SLICE_X121Y520       LUT2 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.088     4.267 r  conv/add000067/reg_out[16]_i_71/O
                         net (fo=1, routed)           0.021     4.288    conv/add000067/reg_out[16]_i_71_n_0
    SLICE_X121Y520       CARRY8 (Prop_CARRY8_SLICEM_S[2]_O[4])
                                                      0.167     4.455 r  conv/add000067/reg_out_reg[16]_i_40/O[4]
                         net (fo=2, routed)           0.234     4.689    conv/add000067/reg_out_reg[16]_i_40_n_11
    SLICE_X120Y519       LUT2 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.036     4.725 r  conv/add000067/reg_out[16]_i_45/O
                         net (fo=1, routed)           0.009     4.734    conv/add000067/reg_out[16]_i_45_n_0
    SLICE_X120Y519       CARRY8 (Prop_CARRY8_SLICEL_S[3]_O[5])
                                                      0.180     4.914 r  conv/add000067/reg_out_reg[16]_i_29/O[5]
                         net (fo=1, routed)           0.187     5.101    conv/add000067/reg_out_reg[16]_i_29_n_10
    SLICE_X120Y522       LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.123     5.224 r  conv/add000067/reg_out[16]_i_14/O
                         net (fo=1, routed)           0.011     5.235    conv/add000067/reg_out[16]_i_14_n_0
    SLICE_X120Y522       CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.155     5.390 r  conv/add000067/reg_out_reg[16]_i_2/CO[7]
                         net (fo=1, routed)           0.026     5.416    conv/add000067/reg_out_reg[16]_i_2_n_0
    SLICE_X120Y523       CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.076     5.492 r  conv/add000067/reg_out_reg[21]_i_3/O[1]
                         net (fo=1, routed)           0.214     5.706    conv/add000067/reg_out_reg[21]_i_3_n_14
    SLICE_X119Y522       LUT2 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.052     5.758 r  conv/add000067/reg_out[21]_i_8/O
                         net (fo=1, routed)           0.016     5.774    conv/add000067/reg_out[21]_i_8_n_0
    SLICE_X119Y522       CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[5])
                                                      0.237     6.011 r  conv/add000067/reg_out_reg[21]_i_2/O[5]
                         net (fo=2, routed)           0.137     6.148    reg_out/a[21]
    SLICE_X119Y523       LUT2 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.037     6.185 r  reg_out/reg_out[21]_i_1/O
                         net (fo=21, routed)          0.208     6.393    reg_out/reg_out[21]_i_1_n_0
    SLICE_X120Y523       FDRE                                         r  reg_out/reg_out_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock vclock rise edge)     4.873     4.873 r  
    AP13                                              0.000     4.873 r  clk (IN)
                         net (fo=0)                   0.000     4.873    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.345     5.218 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.218    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.218 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     5.505    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.529 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=1134, routed)        0.674     6.203    reg_out/clk_IBUF_BUFG
    SLICE_X120Y523       FDRE                                         r  reg_out/reg_out_reg[10]/C
                         clock pessimism              0.308     6.510    
                         clock uncertainty           -0.035     6.475    
    SLICE_X120Y523       FDRE (Setup_AFF2_SLICEL_C_R)
                                                     -0.074     6.401    reg_out/reg_out_reg[10]
  -------------------------------------------------------------------
                         required time                          6.401    
                         arrival time                          -6.393    
  -------------------------------------------------------------------
                         slack                                  0.008    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.008ns  (arrival time - required time)
  Source:                 demux/genblk1[108].z_reg[108][0]/C
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.437ns period=4.873ns})
  Destination:            genblk1[108].reg_in/reg_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.437ns period=4.873ns})
  Path Group:             vclock
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (vclock rise@0.000ns - vclock rise@0.000ns)
  Data Path Delay:        0.156ns  (logic 0.059ns (37.821%)  route 0.097ns (62.179%))
  Logic Levels:           0  
  Clock Path Skew:        0.086ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.700ns
    Source Clock Delay      (SCD):    1.307ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Net Delay (Source):      0.651ns (routing 0.001ns, distribution 0.650ns)
  Clock Net Delay (Destination): 0.754ns (routing 0.001ns, distribution 0.753ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vclock rise edge)     0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.345     0.345 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.345    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.345 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     0.632    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.656 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=1134, routed)        0.651     1.307    demux/clk_IBUF_BUFG
    SLICE_X114Y512       FDRE                                         r  demux/genblk1[108].z_reg[108][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y512       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.059     1.366 r  demux/genblk1[108].z_reg[108][0]/Q
                         net (fo=1, routed)           0.097     1.463    genblk1[108].reg_in/D[0]
    SLICE_X115Y512       FDRE                                         r  genblk1[108].reg_in/reg_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vclock rise edge)     0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.595     0.595 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.595    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.595 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.918    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.946 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=1134, routed)        0.754     1.700    genblk1[108].reg_in/clk_IBUF_BUFG
    SLICE_X115Y512       FDRE                                         r  genblk1[108].reg_in/reg_out_reg[0]/C
                         clock pessimism             -0.308     1.392    
    SLICE_X115Y512       FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.062     1.454    genblk1[108].reg_in/reg_out_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.454    
                         arrival time                           1.463    
  -------------------------------------------------------------------
                         slack                                  0.008    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         vclock
Waveform(ns):       { 0.000 2.437 }
Period(ns):         4.873
Sources:            { clk }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFGCE/I  n/a            1.290         4.873       3.583      BUFGCE_X1Y194   clk_IBUF_BUFG_inst/I
Low Pulse Width   Slow    FDRE/C    n/a            0.275         2.436       2.161      SLICE_X109Y507  genblk1[119].reg_in/reg_out_reg[1]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         2.437       2.161      SLICE_X108Y508  genblk1[119].reg_in/reg_out_reg[0]/C



