m255
K4
z2
!s11f vlog 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/Users/RF-PC/Documents/GitHub/risc-proj/src/verilog
vALU
Z1 !s110 1660447683
!i10b 1
!s100 P]ZQR4MGF<BFkCiL[V3=?0
Z2 !s11b Dg1SIo80bB@j0V0VzS_@n1
IdgNBzZ<idQTlOh@oFdnAP0
Z3 VDg1SIo80bB@j0V0VzS_@n1
R0
w1659232174
8C:/Users/RF-PC/Documents/GitHub/risc-proj/src/verilog/ALU.v
FC:/Users/RF-PC/Documents/GitHub/risc-proj/src/verilog/ALU.v
!i122 39
L0 8 55
Z4 OV;L;2020.1;71
r1
!s85 0
31
Z5 !s108 1660447683.000000
!s107 define.vh|C:/Users/RF-PC/Documents/GitHub/risc-proj/src/verilog/ALU.v|
!s90 -reportprogress|300|-work|work|C:/Users/RF-PC/Documents/GitHub/risc-proj/src/verilog/ALU.v|
!i113 1
Z6 o-work work
Z7 tCvgOpt 0
n@a@l@u
vdecoder
R1
!i10b 1
!s100 PN2WTBYXhf>[?U9HjZoJe0
R2
IVYW0^IfhfDOn_HkI1PlH51
R3
R0
Z8 w1660441674
8C:/Users/RF-PC/Documents/GitHub/risc-proj/src/verilog/decoder.v
FC:/Users/RF-PC/Documents/GitHub/risc-proj/src/verilog/decoder.v
!i122 41
L0 2 378
R4
r1
!s85 0
31
R5
!s107 define.vh|C:/Users/RF-PC/Documents/GitHub/risc-proj/src/verilog/decoder.v|
!s90 -reportprogress|300|-work|work|C:/Users/RF-PC/Documents/GitHub/risc-proj/src/verilog/decoder.v|
!i113 1
R6
R7
vinstmem_tb
R1
!i10b 1
!s100 ESWdmc_SSCa=>A`i5]Blc3
R2
IYlkQ[9MmUii9:oDf=9nd@0
R3
R0
w1660444866
8C:/Users/RF-PC/Documents/GitHub/risc-proj/src/verilog/instmem_tb.v
FC:/Users/RF-PC/Documents/GitHub/risc-proj/src/verilog/instmem_tb.v
!i122 43
L0 10 22
R4
r1
!s85 0
31
R5
Z9 !s107 inst_mem.v|C:/Users/RF-PC/Documents/GitHub/risc-proj/src/verilog/instmem_tb.v|
Z10 !s90 -reportprogress|300|-work|work|C:/Users/RF-PC/Documents/GitHub/risc-proj/src/verilog/instmem_tb.v|
!i113 1
R6
R7
vjump_controller
R1
!i10b 1
!s100 Wn<7Bh0I=9;Eg`=d0ocXe1
R2
I3efUfgSJciVH^6lnm>M743
R3
R0
R8
8C:/Users/RF-PC/Documents/GitHub/risc-proj/src/verilog/jump_controller.v
FC:/Users/RF-PC/Documents/GitHub/risc-proj/src/verilog/jump_controller.v
!i122 44
L0 2 54
R4
r1
!s85 0
31
R5
!s107 define.vh|C:/Users/RF-PC/Documents/GitHub/risc-proj/src/verilog/jump_controller.v|
!s90 -reportprogress|300|-work|work|C:/Users/RF-PC/Documents/GitHub/risc-proj/src/verilog/jump_controller.v|
!i113 1
R6
R7
vmem
R1
!i10b 1
!s100 hP4Ad`hfJEYLi;=@h7X6c1
R2
I62ZYT24o8Zezc86ZBFX3d2
R3
R0
w1660444590
8inst_mem.v
Finst_mem.v
!i122 43
L0 2 22
R4
r1
!s85 0
31
R5
R9
R10
!i113 1
R6
R7
vPC
Z11 !s110 1660447684
!i10b 1
!s100 :bIcL`FM49M@<CzIzQ4o70
R2
I^>Lgfm<TX4YRzG_2@TI:61
R3
R0
w1660447555
8C:/Users/RF-PC/Documents/GitHub/risc-proj/src/verilog/pc.v
FC:/Users/RF-PC/Documents/GitHub/risc-proj/src/verilog/pc.v
!i122 45
L0 1 18
R4
r1
!s85 0
31
Z12 !s108 1660447684.000000
!s107 C:/Users/RF-PC/Documents/GitHub/risc-proj/src/verilog/pc.v|
!s90 -reportprogress|300|-work|work|C:/Users/RF-PC/Documents/GitHub/risc-proj/src/verilog/pc.v|
!i113 1
R6
R7
n@p@c
vreg_decode_reg_file
R11
!i10b 1
!s100 c<c<OH;S4B2c67ibHSd9B0
R2
IQh^J74fQFNdfIC=8Vg44o1
R3
R0
w1660447656
8C:/Users/RF-PC/Documents/GitHub/risc-proj/src/verilog/reg_decode_reg_file.v
FC:/Users/RF-PC/Documents/GitHub/risc-proj/src/verilog/reg_decode_reg_file.v
!i122 46
L0 2 52
R4
r1
!s85 0
31
R12
!s107 define.vh|C:/Users/RF-PC/Documents/GitHub/risc-proj/src/verilog/reg_decode_reg_file.v|
!s90 -reportprogress|300|-work|work|C:/Users/RF-PC/Documents/GitHub/risc-proj/src/verilog/reg_decode_reg_file.v|
!i113 1
R6
R7
