{
  "description": "Add the contents of **WREG** and the carry bit to file register `f`.\n- `d = 0` → result is stored in **WREG**.\n- `d = 1` → result is stored back into register `f`.\n- `a = 0` → Access‑bank addressing.\n- `a = 1` → Banked addressing.\n- The carry flag is updated based on the result.",
  "examples": [
    "; d=0, a=0  → result in WREG, Access bank\nADDWFC 0x20, 0, 0   ; W = W + 0x20 + C",
    "; d=0, a=1  → result in WREG, Banked address\nADDWFC 0x20, 0, 1   ; W = W + 0x20 + C",
    "; d=1, a=0  → result back to file register, Access bank\nADDWFC 0x20, 1, 0   ; 0x20 = 0x20 + W + C",
    "; d=1, a=1  → result back to file register, Banked address\nADDWFC 0x20, 1, 1   ; 0x20 = 0x20 + W + C",
    "; Load literal into WREG then add, result in WREG (Access bank)\nMOVLW 0x10\nADDWFC 0x20, 0, 0   ; W = W + 0x20 + C"
  ]
}
