;redcode
;assert 1
	SPL 0, <753
	CMP -207, <-120
	MOV -1, <-30
	MOV -7, <-20
	DJN -1, @-20
	SUB @400, @-5
	ADD #23, -330
	DJN 32, 909
	SUB #72, @200
	SUB #72, @200
	SPL -2, <633
	ADD <170, 90
	ADD #160, 0
	ADD #160, 0
	SPL 0, <753
	CMP @5, 72
	CMP @5, 72
	DJN 32, 909
	DJN 32, 909
	SUB @21, 103
	ADD #160, 0
	SUB @400, @-5
	SLT 270, 0
	MOV -1, <-30
	JMP 375, <90
	SUB @400, @-5
	MOV <20, @4
	SUB <121, 106
	MOV <20, @4
	SUB <121, 106
	JMP 370, 60
	SUB <121, 106
	DAT #-2, <633
	SUB <121, 106
	DJN <-30, 9
	SUB @21, 103
	ADD #160, 0
	SPL 0, <753
	MOV -1, <-30
	DJN 32, 909
	DJN 32, 909
	SUB <121, 106
	JMZ 210, @30
	MOV 700, @600
	SPL -2, <633
	SPL -2, <633
	MOV 40, -0
	DJN 32, 909
	SUB @400, @-5
	SLT 280, 860
	JMP 370, 60
