Task "Create Project" successful.
Generated logfile: 

****** Vivado v2020.1.1 (64-bit)
  **** SW Build 2960000 on Wed Aug  5 22:57:21 MDT 2020
  **** IP Build 2956692 on Thu Aug  6 01:41:30 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source bit_mapping_Xilinx_Vivado_run.tcl -notrace
### Open existing Xilinx Vivado 2020.1.1 project <a href="matlab:downstream.handle('Model','bit_mapping_model').openTargetTool;">/home/wardo/Documents/DVBS2/DVBS2/src/transmitter/4-Mapping/synthesis_reports/vivado_prj/bit_mapping_vivado.xpr</a>
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-3] Default IP Output Path : Could not find the directory '/home/wardo/Documents/DVBS2/DVBS2/src/transmitter/4-Mapping/synthesis_reports/vivado_prj/bit_mapping_vivado.srcs/sources_1'.
### Set Xilinx Vivado 2020.1.1 project properties
### Update Xilinx Vivado 2020.1.1 project with HDL source files
WARNING: [Vivado 12-818] No files matched '*.tcl'
### Close Xilinx Vivado 2020.1.1 project.
INFO: [Common 17-206] Exiting Vivado at Fri Feb  5 02:32:20 2021...

Elapsed time is 11.3273 seconds.
