;redcode
;assert 1
	SPL 0, <-2
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	ADD 210, 30
	SPL 80, -33
	SUB 124, 176
	DJN 0, <-2
	SUB #80, -33
	DJN 300, 90
	SUB #80, -33
	DJN 300, 90
	DJN 300, 90
	SPL 3, #20
	SUB @121, 106
	SUB #0, -0
	SPL 0, <-2
	DJN 300, 90
	SUB #80, -33
	SPL 800, <330
	ADD #270, <1
	SPL 300, 90
	ADD #270, <1
	SPL 0, <-2
	SUB @29, 106
	SUB @0, @2
	SUB 2, -125
	SUB #102, -101
	SPL 0, <-2
	SUB @13, 0
	JMP 0, <2
	SUB @121, 106
	SPL <124, 106
	SUB @0, @2
	SUB @121, 106
	SPL -700, -602
	SPL 500, <-302
	ADD 270, 60
	MOV -4, <-20
	JMZ -1, @-20
	SUB #12, @200
	JMN -1, @-20
	ADD 130, 9
	JMP <-302
	ADD 130, 9
	SPL 0, <-0
	SPL 0, <-2
	SUB #0, -33
	ADD 3, @20
