(* use_dsp48="no" *) (* use_dsp="no" *) module top
#(parameter param12 = ({(~|(-(8'had)))} ? ((((8'h9d) ? (8'hac) : (8'h9c)) ? (^~(8'ha2)) : ((8'ha4) ? (8'hab) : (8'ha3))) ~^ (~^(-(8'ha4)))) : {(((8'ha4) ? (8'h9c) : (8'haf)) > {(8'ha0)})}))
(y, clk, wire3, wire2, wire1, wire0);
  output wire [(32'h3b):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire [(2'h3):(1'h0)] wire3;
  input wire [(4'h9):(1'h0)] wire2;
  input wire signed [(2'h2):(1'h0)] wire1;
  input wire [(3'h5):(1'h0)] wire0;
  wire signed [(3'h7):(1'h0)] wire11;
  wire [(3'h4):(1'h0)] wire10;
  wire signed [(3'h7):(1'h0)] wire9;
  wire [(3'h4):(1'h0)] wire8;
  wire [(4'ha):(1'h0)] wire7;
  wire [(4'hb):(1'h0)] wire6;
  wire signed [(4'ha):(1'h0)] wire5;
  wire signed [(3'h5):(1'h0)] wire4;
  assign y = {wire11, wire10, wire9, wire8, wire7, wire6, wire5, wire4, (1'h0)};
  assign wire4 = ($unsigned(($signed((8'ha4)) & wire2)) * (8'ha2));
  assign wire5 = wire4;
  assign wire6 = $unsigned(($unsigned(wire5[(3'h6):(1'h0)]) ?
                     wire3[(1'h1):(1'h1)] : $signed($signed(wire1))));
  assign wire7 = $signed(wire5);
  assign wire8 = wire4[(1'h0):(1'h0)];
  assign wire9 = (~(wire3[(1'h0):(1'h0)] | $signed((|wire4))));
  assign wire10 = ((((wire6 ? wire7 : wire6) ?
                              (wire2 != wire5) : wire5[(3'h4):(1'h0)]) ?
                          (8'ha6) : $signed((wire8 && wire1))) ?
                      wire3 : $signed($unsigned((wire5 >>> wire6))));
  assign wire11 = $signed($unsigned($unsigned((8'h9e))));
endmodule