

================================================================
== Vitis HLS Report for 'srcnn'
================================================================
* Date:           Mon Oct  9 14:51:30 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.016 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +------------+------------+------------+------------+------------+------------+---------+
    |     Latency (cycles)    |    Latency (absolute)   |         Interval        | Pipeline|
    |     min    |     max    |     min    |     max    |     min    |     max    |   Type  |
    +------------+------------+------------+------------+------------+------------+---------+
    |  4829781636|  4829781636|  48.298 sec|  48.298 sec|  4829781637|  4829781637|       no|
    +------------+------------+------------+------------+------------+------------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------------+------------+------------+----------+-----------+-----------+------+----------+
        |                          |     Latency (cycles)    | Iteration|  Initiation Interval  | Trip |          |
        |         Loop Name        |     min    |     max    |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------------+------------+------------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_18_1         |  3142040832|  3142040832|  49094388|          -|          -|    64|        no|
        | + VITIS_LOOP_22_2        |    49094385|    49094385|    192527|          -|          -|   255|        no|
        |  ++ VITIS_LOOP_23_3      |      192525|      192525|       755|          -|          -|   255|        no|
        |   +++ VITIS_LOOP_26_4    |         747|         747|        83|          -|          -|     9|        no|
        |    ++++ VITIS_LOOP_27_5  |          81|          81|         9|          -|          -|     9|        no|
        |- VITIS_LOOP_17_1         |  1215203616|  1215203616|  37975113|          -|          -|    32|        no|
        | + VITIS_LOOP_21_2        |    37975110|    37975110|    148922|          -|          -|   255|        no|
        |  ++ VITIS_LOOP_22_3      |      148920|      148920|       584|          -|          -|   255|        no|
        |   +++ VITIS_LOOP_33_6    |         576|         576|         9|          -|          -|    64|        no|
        |- VITIS_LOOP_21_2         |   472537185|   472537185|   1853087|          -|          -|   255|        no|
        | + VITIS_LOOP_22_3        |     1853085|     1853085|      7267|          -|          -|   255|        no|
        |  ++ VITIS_LOOP_25_4      |        7260|        7260|      1452|          -|          -|     5|        no|
        |   +++ VITIS_LOOP_26_5    |        1450|        1450|       290|          -|          -|     5|        no|
        |    ++++ VITIS_LOOP_33_6  |         288|         288|         9|          -|          -|    32|        no|
        +--------------------------+------------+------------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 58
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 22 
3 --> 4 
4 --> 5 2 
5 --> 6 4 
6 --> 7 
7 --> 17 8 
8 --> 9 7 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 8 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 5 
22 --> 23 41 
23 --> 24 
24 --> 25 22 
25 --> 26 24 
26 --> 27 
27 --> 28 36 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 27 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 25 
41 --> 42 
42 --> 43 41 
43 --> 44 
44 --> 55 45 
45 --> 46 44 
46 --> 47 45 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 46 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 42 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.42>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%n1 = alloca i32 1"   --->   Operation 59 'alloca' 'n1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%spectopmodule_ln4 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_2" [src/srcnn.cpp:4]   --->   Operation 60 'spectopmodule' 'spectopmodule_ln4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %input_ftmap, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 61 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %input_ftmap"   --->   Operation 62 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv1_weights, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 63 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %conv1_weights"   --->   Operation 64 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv1_biases, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 65 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %conv1_biases"   --->   Operation 66 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv2_weights, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 67 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %conv2_weights"   --->   Operation 68 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv2_biases, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 69 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %conv2_biases"   --->   Operation 70 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv3_weights, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 71 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %conv3_weights"   --->   Operation 72 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %conv3_biases"   --->   Operation 73 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv3_biases, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 74 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %output_ftmap, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 75 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %output_ftmap"   --->   Operation 76 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.42ns)   --->   "%store_ln18 = store i7 0, i7 %n1" [src/conv1.cpp:18->src/srcnn.cpp:19]   --->   Operation 77 'store' 'store_ln18' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%br_ln18 = br void %VITIS_LOOP_22_2.i" [src/conv1.cpp:18->src/srcnn.cpp:19]   --->   Operation 78 'br' 'br_ln18' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.23>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%n1_2 = load i7 %n1" [src/conv1.cpp:18->src/srcnn.cpp:19]   --->   Operation 79 'load' 'n1_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%zext_ln18 = zext i7 %n1_2" [src/conv1.cpp:18->src/srcnn.cpp:19]   --->   Operation 80 'zext' 'zext_ln18' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%n1_cast14 = zext i7 %n1_2" [src/conv1.cpp:18->src/srcnn.cpp:19]   --->   Operation 81 'zext' 'n1_cast14' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%n1_cast = zext i7 %n1_2" [src/conv1.cpp:18->src/srcnn.cpp:19]   --->   Operation 82 'zext' 'n1_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%tmp_5 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i7.i8, i7 %n1_2, i8 0" [src/conv1.cpp:18->src/srcnn.cpp:19]   --->   Operation 83 'bitconcatenate' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%tmp_5_cast = zext i15 %tmp_5" [src/conv1.cpp:18->src/srcnn.cpp:19]   --->   Operation 84 'zext' 'tmp_5_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (0.84ns)   --->   "%empty = sub i16 %tmp_5_cast, i16 %n1_cast" [src/conv1.cpp:18->src/srcnn.cpp:19]   --->   Operation 85 'sub' 'empty' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%sext_ln35 = sext i16 %empty" [src/conv1.cpp:35->src/srcnn.cpp:19]   --->   Operation 86 'sext' 'sext_ln35' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%tmp_6 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i7.i3, i7 %n1_2, i3 0" [src/conv1.cpp:35->src/srcnn.cpp:19]   --->   Operation 87 'bitconcatenate' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%zext_ln35 = zext i10 %tmp_6" [src/conv1.cpp:35->src/srcnn.cpp:19]   --->   Operation 88 'zext' 'zext_ln35' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (0.78ns)   --->   "%add_ln35 = add i11 %zext_ln35, i11 %n1_cast14" [src/conv1.cpp:35->src/srcnn.cpp:19]   --->   Operation 89 'add' 'add_ln35' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 90 [1/1] (0.77ns)   --->   "%icmp_ln18 = icmp_eq  i7 %n1_2, i7 64" [src/conv1.cpp:18->src/srcnn.cpp:19]   --->   Operation 90 'icmp' 'icmp_ln18' <Predicate = true> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 91 [1/1] (0.77ns)   --->   "%add_ln18 = add i7 %n1_2, i7 1" [src/conv1.cpp:18->src/srcnn.cpp:19]   --->   Operation 91 'add' 'add_ln18' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%br_ln18 = br i1 %icmp_ln18, void %VITIS_LOOP_22_2.i.split, void %VITIS_LOOP_21_2.i.preheader" [src/conv1.cpp:18->src/srcnn.cpp:19]   --->   Operation 92 'br' 'br_ln18' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%conv1_biases_addr = getelementptr i32 %conv1_biases, i64 0, i64 %zext_ln18" [src/conv1.cpp:18->src/srcnn.cpp:19]   --->   Operation 93 'getelementptr' 'conv1_biases_addr' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_2 : Operation 94 [2/2] (1.23ns)   --->   "%conv1_biases_load = load i6 %conv1_biases_addr" [src/conv1.cpp:18->src/srcnn.cpp:19]   --->   Operation 94 'load' 'conv1_biases_load' <Predicate = (!icmp_ln18)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "%n2 = alloca i32 1"   --->   Operation 95 'alloca' 'n2' <Predicate = (icmp_ln18)> <Delay = 0.00>
ST_2 : Operation 96 [1/1] (0.42ns)   --->   "%store_ln17 = store i6 0, i6 %n2" [src/conv2.cpp:17->src/srcnn.cpp:23]   --->   Operation 96 'store' 'store_ln17' <Predicate = (icmp_ln18)> <Delay = 0.42>
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "%br_ln17 = br void %VITIS_LOOP_21_2.i" [src/conv2.cpp:17->src/srcnn.cpp:23]   --->   Operation 97 'br' 'br_ln17' <Predicate = (icmp_ln18)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.23>
ST_3 : Operation 98 [1/1] (0.00ns)   --->   "%speclooptripcount_ln18 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64" [src/conv1.cpp:18->src/srcnn.cpp:19]   --->   Operation 98 'speclooptripcount' 'speclooptripcount_ln18' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 99 [1/1] (0.00ns)   --->   "%specloopname_ln18 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13" [src/conv1.cpp:18->src/srcnn.cpp:19]   --->   Operation 99 'specloopname' 'specloopname_ln18' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 100 [1/2] (1.23ns)   --->   "%conv1_biases_load = load i6 %conv1_biases_addr" [src/conv1.cpp:18->src/srcnn.cpp:19]   --->   Operation 100 'load' 'conv1_biases_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 101 [1/1] (0.00ns)   --->   "%empty_19 = bitcast i32 %conv1_biases_load" [src/conv1.cpp:18->src/srcnn.cpp:19]   --->   Operation 101 'bitcast' 'empty_19' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 102 [1/1] (0.42ns)   --->   "%br_ln22 = br void %VITIS_LOOP_23_3.i" [src/conv1.cpp:22->src/srcnn.cpp:19]   --->   Operation 102 'br' 'br_ln22' <Predicate = true> <Delay = 0.42>

State 4 <SV = 3> <Delay = 1.76>
ST_4 : Operation 103 [1/1] (0.00ns)   --->   "%h = phi i8 %add_ln22, void %for.inc80.i, i8 0, void %VITIS_LOOP_22_2.i.split" [src/conv1.cpp:22->src/srcnn.cpp:19]   --->   Operation 103 'phi' 'h' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 104 [1/1] (0.00ns)   --->   "%h_cast = zext i8 %h" [src/conv1.cpp:22->src/srcnn.cpp:19]   --->   Operation 104 'zext' 'h_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 105 [1/1] (0.85ns)   --->   "%empty_20 = add i17 %sext_ln35, i17 %h_cast" [src/conv1.cpp:35->src/srcnn.cpp:19]   --->   Operation 105 'add' 'empty_20' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 106 [1/1] (0.00ns)   --->   "%p_cast16 = sext i17 %empty_20" [src/conv1.cpp:35->src/srcnn.cpp:19]   --->   Operation 106 'sext' 'p_cast16' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 107 [1/1] (0.00ns)   --->   "%empty_21 = trunc i17 %empty_20" [src/conv1.cpp:35->src/srcnn.cpp:19]   --->   Operation 107 'trunc' 'empty_21' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 108 [1/1] (0.00ns)   --->   "%p_shl2 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i14.i8, i14 %empty_21, i8 0" [src/conv1.cpp:35->src/srcnn.cpp:19]   --->   Operation 108 'bitconcatenate' 'p_shl2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 109 [1/1] (0.91ns)   --->   "%empty_22 = sub i22 %p_shl2, i22 %p_cast16" [src/conv1.cpp:35->src/srcnn.cpp:19]   --->   Operation 109 'sub' 'empty_22' <Predicate = true> <Delay = 0.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 110 [1/1] (0.00ns)   --->   "%zext_ln22 = zext i8 %h" [src/conv1.cpp:22->src/srcnn.cpp:19]   --->   Operation 110 'zext' 'zext_ln22' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 111 [1/1] (0.76ns)   --->   "%icmp_ln22 = icmp_eq  i8 %h, i8 255" [src/conv1.cpp:22->src/srcnn.cpp:19]   --->   Operation 111 'icmp' 'icmp_ln22' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 112 [1/1] (0.76ns)   --->   "%add_ln22 = add i8 %h, i8 1" [src/conv1.cpp:22->src/srcnn.cpp:19]   --->   Operation 112 'add' 'add_ln22' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 113 [1/1] (0.00ns)   --->   "%br_ln22 = br i1 %icmp_ln22, void %VITIS_LOOP_23_3.i.split, void %for.inc83.i" [src/conv1.cpp:22->src/srcnn.cpp:19]   --->   Operation 113 'br' 'br_ln22' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 114 [1/1] (0.00ns)   --->   "%speclooptripcount_ln22 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 255, i64 255, i64 255" [src/conv1.cpp:22->src/srcnn.cpp:19]   --->   Operation 114 'speclooptripcount' 'speclooptripcount_ln22' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_4 : Operation 115 [1/1] (0.00ns)   --->   "%specloopname_ln22 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12" [src/conv1.cpp:22->src/srcnn.cpp:19]   --->   Operation 115 'specloopname' 'specloopname_ln22' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_4 : Operation 116 [1/1] (0.42ns)   --->   "%br_ln23 = br void %VITIS_LOOP_26_4.i" [src/conv1.cpp:23->src/srcnn.cpp:19]   --->   Operation 116 'br' 'br_ln23' <Predicate = (!icmp_ln22)> <Delay = 0.42>
ST_4 : Operation 117 [1/1] (0.42ns)   --->   "%store_ln18 = store i7 %add_ln18, i7 %n1" [src/conv1.cpp:18->src/srcnn.cpp:19]   --->   Operation 117 'store' 'store_ln18' <Predicate = (icmp_ln22)> <Delay = 0.42>
ST_4 : Operation 118 [1/1] (0.00ns)   --->   "%br_ln18 = br void %VITIS_LOOP_22_2.i" [src/conv1.cpp:18->src/srcnn.cpp:19]   --->   Operation 118 'br' 'br_ln18' <Predicate = (icmp_ln22)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 2.15>
ST_5 : Operation 119 [1/1] (0.00ns)   --->   "%w = phi i8 %add_ln23, void %for.end48.i, i8 0, void %VITIS_LOOP_23_3.i.split" [src/conv1.cpp:31->src/srcnn.cpp:19]   --->   Operation 119 'phi' 'w' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 120 [1/1] (0.00ns)   --->   "%w_cast = zext i8 %w" [src/conv1.cpp:31->src/srcnn.cpp:19]   --->   Operation 120 'zext' 'w_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 121 [1/1] (0.91ns)   --->   "%empty_23 = add i22 %empty_22, i22 %w_cast" [src/conv1.cpp:35->src/srcnn.cpp:19]   --->   Operation 121 'add' 'empty_23' <Predicate = true> <Delay = 0.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 122 [1/1] (0.00ns)   --->   "%p_cast29 = zext i22 %empty_23" [src/conv1.cpp:35->src/srcnn.cpp:19]   --->   Operation 122 'zext' 'p_cast29' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 123 [1/1] (0.00ns)   --->   "%conv1_output_ftmap_addr = getelementptr i32 %conv1_output_ftmap, i64 0, i64 %p_cast29" [src/conv1.cpp:35->src/srcnn.cpp:19]   --->   Operation 123 'getelementptr' 'conv1_output_ftmap_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 124 [1/1] (0.00ns)   --->   "%zext_ln23 = zext i8 %w" [src/conv1.cpp:23->src/srcnn.cpp:19]   --->   Operation 124 'zext' 'zext_ln23' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 125 [1/1] (0.76ns)   --->   "%icmp_ln23 = icmp_eq  i8 %w, i8 255" [src/conv1.cpp:23->src/srcnn.cpp:19]   --->   Operation 125 'icmp' 'icmp_ln23' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 126 [1/1] (0.76ns)   --->   "%add_ln23 = add i8 %w, i8 1" [src/conv1.cpp:23->src/srcnn.cpp:19]   --->   Operation 126 'add' 'add_ln23' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 127 [1/1] (0.00ns)   --->   "%br_ln23 = br i1 %icmp_ln23, void %VITIS_LOOP_26_4.i.split, void %for.inc80.i" [src/conv1.cpp:23->src/srcnn.cpp:19]   --->   Operation 127 'br' 'br_ln23' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 128 [2/2] (1.23ns)   --->   "%conv1_output_ftmap_load = load i22 %conv1_output_ftmap_addr" [src/conv1.cpp:35->src/srcnn.cpp:19]   --->   Operation 128 'load' 'conv1_output_ftmap_load' <Predicate = (!icmp_ln23)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4161600> <RAM>
ST_5 : Operation 129 [1/1] (0.00ns)   --->   "%br_ln22 = br void %VITIS_LOOP_23_3.i" [src/conv1.cpp:22->src/srcnn.cpp:19]   --->   Operation 129 'br' 'br_ln22' <Predicate = (icmp_ln23)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 1.23>
ST_6 : Operation 130 [1/1] (0.00ns)   --->   "%speclooptripcount_ln23 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 255, i64 255, i64 255" [src/conv1.cpp:23->src/srcnn.cpp:19]   --->   Operation 130 'speclooptripcount' 'speclooptripcount_ln23' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 131 [1/1] (0.00ns)   --->   "%specloopname_ln23 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11" [src/conv1.cpp:23->src/srcnn.cpp:19]   --->   Operation 131 'specloopname' 'specloopname_ln23' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 132 [1/2] (1.23ns)   --->   "%conv1_output_ftmap_load = load i22 %conv1_output_ftmap_addr" [src/conv1.cpp:35->src/srcnn.cpp:19]   --->   Operation 132 'load' 'conv1_output_ftmap_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4161600> <RAM>
ST_6 : Operation 133 [1/1] (0.42ns)   --->   "%br_ln26 = br void %VITIS_LOOP_27_5.i" [src/conv1.cpp:26->src/srcnn.cpp:19]   --->   Operation 133 'br' 'br_ln26' <Predicate = true> <Delay = 0.42>

State 7 <SV = 6> <Delay = 6.81>
ST_7 : Operation 134 [1/1] (0.00ns)   --->   "%f1h = phi i4 %add_ln26, void %for.inc46.i, i4 0, void %VITIS_LOOP_26_4.i.split" [src/conv1.cpp:26->src/srcnn.cpp:19]   --->   Operation 134 'phi' 'f1h' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 135 [1/1] (0.00ns)   --->   "%add42_lcssa_lcssa29_i = phi i32 %add42_lcssa28_i, void %for.inc46.i, i32 %conv1_output_ftmap_load, void %VITIS_LOOP_26_4.i.split" [src/conv1.cpp:35->src/srcnn.cpp:19]   --->   Operation 135 'phi' 'add42_lcssa_lcssa29_i' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 136 [1/1] (0.00ns)   --->   "%zext_ln35_1 = zext i4 %f1h" [src/conv1.cpp:35->src/srcnn.cpp:19]   --->   Operation 136 'zext' 'zext_ln35_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 137 [1/1] (0.79ns)   --->   "%add_ln35_1 = add i11 %add_ln35, i11 %zext_ln35_1" [src/conv1.cpp:35->src/srcnn.cpp:19]   --->   Operation 137 'add' 'add_ln35_1' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 138 [1/1] (0.00ns)   --->   "%zext_ln35_2 = zext i11 %add_ln35_1" [src/conv1.cpp:35->src/srcnn.cpp:19]   --->   Operation 138 'zext' 'zext_ln35_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 139 [1/1] (0.00ns)   --->   "%trunc_ln35 = trunc i11 %add_ln35_1" [src/conv1.cpp:35->src/srcnn.cpp:19]   --->   Operation 139 'trunc' 'trunc_ln35' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 140 [1/1] (0.00ns)   --->   "%p_shl3 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i10.i3, i10 %trunc_ln35, i3 0" [src/conv1.cpp:35->src/srcnn.cpp:19]   --->   Operation 140 'bitconcatenate' 'p_shl3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 141 [1/1] (0.82ns)   --->   "%add_ln35_2 = add i13 %p_shl3, i13 %zext_ln35_2" [src/conv1.cpp:35->src/srcnn.cpp:19]   --->   Operation 141 'add' 'add_ln35_2' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 142 [1/1] (0.79ns)   --->   "%icmp_ln26 = icmp_eq  i4 %f1h, i4 9" [src/conv1.cpp:26->src/srcnn.cpp:19]   --->   Operation 142 'icmp' 'icmp_ln26' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 143 [1/1] (0.79ns)   --->   "%add_ln26 = add i4 %f1h, i4 1" [src/conv1.cpp:26->src/srcnn.cpp:19]   --->   Operation 143 'add' 'add_ln26' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 144 [1/1] (0.00ns)   --->   "%br_ln26 = br i1 %icmp_ln26, void %VITIS_LOOP_27_5.i.split, void %for.end48.i" [src/conv1.cpp:26->src/srcnn.cpp:19]   --->   Operation 144 'br' 'br_ln26' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 145 [1/1] (0.00ns)   --->   "%speclooptripcount_ln26 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 9, i64 9, i64 9" [src/conv1.cpp:26->src/srcnn.cpp:19]   --->   Operation 145 'speclooptripcount' 'speclooptripcount_ln26' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_7 : Operation 146 [1/1] (0.00ns)   --->   "%specloopname_ln26 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10" [src/conv1.cpp:26->src/srcnn.cpp:19]   --->   Operation 146 'specloopname' 'specloopname_ln26' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_7 : Operation 147 [1/1] (0.79ns)   --->   "%tmp = add i4 %f1h, i4 12" [src/conv1.cpp:26->src/srcnn.cpp:19]   --->   Operation 147 'add' 'tmp' <Predicate = (!icmp_ln26)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 148 [1/1] (0.00ns)   --->   "%tmp_cast = sext i4 %tmp" [src/conv1.cpp:26->src/srcnn.cpp:19]   --->   Operation 148 'sext' 'tmp_cast' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_7 : Operation 149 [1/1] (0.76ns)   --->   "%empty_24 = add i10 %tmp_cast, i10 %zext_ln22" [src/conv1.cpp:26->src/srcnn.cpp:19]   --->   Operation 149 'add' 'empty_24' <Predicate = (!icmp_ln26)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 150 [1/1] (0.00ns)   --->   "%tmp_9 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %empty_24, i32 9" [src/util.cpp:83->src/conv1.cpp:30->src/srcnn.cpp:19]   --->   Operation 150 'bitselect' 'tmp_9' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_7 : Operation 151 [1/1] (0.78ns)   --->   "%icmp_ln84 = icmp_sgt  i10 %empty_24, i10 254" [src/util.cpp:84->src/conv1.cpp:30->src/srcnn.cpp:19]   --->   Operation 151 'icmp' 'icmp_ln84' <Predicate = (!icmp_ln26)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 152 [1/1] (0.00ns)   --->   "%sext_ln84 = sext i4 %tmp" [src/util.cpp:84->src/conv1.cpp:30->src/srcnn.cpp:19]   --->   Operation 152 'sext' 'sext_ln84' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_7 : Operation 153 [1/1] (0.76ns)   --->   "%add_ln84 = add i8 %sext_ln84, i8 %h" [src/util.cpp:84->src/conv1.cpp:30->src/srcnn.cpp:19]   --->   Operation 153 'add' 'add_ln84' <Predicate = (!icmp_ln26)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 154 [1/1] (0.00ns) (grouped into LUT with out node yPixelClamped_1)   --->   "%select_ln83 = select i1 %tmp_9, i8 0, i8 254" [src/util.cpp:83->src/conv1.cpp:30->src/srcnn.cpp:19]   --->   Operation 154 'select' 'select_ln83' <Predicate = (!icmp_ln26)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 155 [1/1] (0.00ns) (grouped into LUT with out node yPixelClamped_1)   --->   "%or_ln83 = or i1 %tmp_9, i1 %icmp_ln84" [src/util.cpp:83->src/conv1.cpp:30->src/srcnn.cpp:19]   --->   Operation 155 'or' 'or_ln83' <Predicate = (!icmp_ln26)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 156 [1/1] (0.39ns) (out node of the LUT)   --->   "%yPixelClamped_1 = select i1 %or_ln83, i8 %select_ln83, i8 %add_ln84" [src/util.cpp:83->src/conv1.cpp:30->src/srcnn.cpp:19]   --->   Operation 156 'select' 'yPixelClamped_1' <Predicate = (!icmp_ln26)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 157 [1/1] (0.00ns)   --->   "%zext_ln35_3 = zext i8 %yPixelClamped_1" [src/conv1.cpp:35->src/srcnn.cpp:19]   --->   Operation 157 'zext' 'zext_ln35_3' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_7 : Operation 158 [1/1] (0.00ns)   --->   "%tmp_10 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %yPixelClamped_1, i8 0" [src/conv1.cpp:35->src/srcnn.cpp:19]   --->   Operation 158 'bitconcatenate' 'tmp_10' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_7 : Operation 159 [1/1] (0.85ns)   --->   "%sub_ln35 = sub i16 %tmp_10, i16 %zext_ln35_3" [src/conv1.cpp:35->src/srcnn.cpp:19]   --->   Operation 159 'sub' 'sub_ln35' <Predicate = (!icmp_ln26)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 160 [1/1] (0.42ns)   --->   "%br_ln27 = br void %VITIS_LOOP_34_6.i" [src/conv1.cpp:27->src/srcnn.cpp:19]   --->   Operation 160 'br' 'br_ln27' <Predicate = (!icmp_ln26)> <Delay = 0.42>
ST_7 : [1/1] (0.62ns)   --->   Input mux for Operation 161 '%add57_i = fadd i32 %add42_lcssa_lcssa29_i, i32 %empty_19'
ST_7 : Operation 161 [4/4] (6.18ns)   --->   "%add57_i = fadd i32 %add42_lcssa_lcssa29_i, i32 %empty_19" [src/conv1.cpp:41->src/srcnn.cpp:19]   --->   Operation 161 'fadd' 'add57_i' <Predicate = (icmp_ln26)> <Delay = 6.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 4.43>
ST_8 : Operation 162 [1/1] (0.00ns)   --->   "%f1w = phi i4 %add_ln27, void %VITIS_LOOP_34_6.i.split, i4 0, void %VITIS_LOOP_27_5.i.split" [src/conv1.cpp:31->src/srcnn.cpp:19]   --->   Operation 162 'phi' 'f1w' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 163 [1/1] (0.00ns)   --->   "%add42_lcssa28_i = phi i32 %add42_i, void %VITIS_LOOP_34_6.i.split, i32 %add42_lcssa_lcssa29_i, void %VITIS_LOOP_27_5.i.split" [src/conv1.cpp:35->src/srcnn.cpp:19]   --->   Operation 163 'phi' 'add42_lcssa28_i' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 164 [1/1] (0.00ns)   --->   "%zext_ln35_4 = zext i4 %f1w" [src/conv1.cpp:35->src/srcnn.cpp:19]   --->   Operation 164 'zext' 'zext_ln35_4' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 165 [1/1] (0.82ns)   --->   "%add_ln35_3 = add i13 %add_ln35_2, i13 %zext_ln35_4" [src/conv1.cpp:35->src/srcnn.cpp:19]   --->   Operation 165 'add' 'add_ln35_3' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 166 [1/1] (0.00ns)   --->   "%zext_ln35_5 = zext i13 %add_ln35_3" [src/conv1.cpp:35->src/srcnn.cpp:19]   --->   Operation 166 'zext' 'zext_ln35_5' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 167 [1/1] (0.00ns)   --->   "%conv1_weights_addr = getelementptr i32 %conv1_weights, i64 0, i64 %zext_ln35_5" [src/conv1.cpp:35->src/srcnn.cpp:19]   --->   Operation 167 'getelementptr' 'conv1_weights_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 168 [1/1] (0.79ns)   --->   "%icmp_ln27 = icmp_eq  i4 %f1w, i4 9" [src/conv1.cpp:27->src/srcnn.cpp:19]   --->   Operation 168 'icmp' 'icmp_ln27' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 169 [1/1] (0.79ns)   --->   "%add_ln27 = add i4 %f1w, i4 1" [src/conv1.cpp:27->src/srcnn.cpp:19]   --->   Operation 169 'add' 'add_ln27' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 170 [1/1] (0.00ns)   --->   "%br_ln27 = br i1 %icmp_ln27, void %VITIS_LOOP_34_6.i.split, void %for.inc46.i" [src/conv1.cpp:27->src/srcnn.cpp:19]   --->   Operation 170 'br' 'br_ln27' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 171 [1/1] (0.79ns)   --->   "%add_ln31 = add i4 %f1w, i4 12" [src/conv1.cpp:31->src/srcnn.cpp:19]   --->   Operation 171 'add' 'add_ln31' <Predicate = (!icmp_ln27)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 172 [1/1] (0.00ns)   --->   "%sext_ln31 = sext i4 %add_ln31" [src/conv1.cpp:31->src/srcnn.cpp:19]   --->   Operation 172 'sext' 'sext_ln31' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_8 : Operation 173 [1/1] (0.76ns)   --->   "%add_ln31_1 = add i10 %sext_ln31, i10 %zext_ln23" [src/conv1.cpp:31->src/srcnn.cpp:19]   --->   Operation 173 'add' 'add_ln31_1' <Predicate = (!icmp_ln27)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 174 [1/1] (0.00ns) (grouped into LUT with out node add_ln35_4)   --->   "%tmp_14 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %add_ln31_1, i32 9" [src/util.cpp:83->src/conv1.cpp:31->src/srcnn.cpp:19]   --->   Operation 174 'bitselect' 'tmp_14' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_8 : Operation 175 [1/1] (0.78ns)   --->   "%icmp_ln84_2 = icmp_sgt  i10 %add_ln31_1, i10 254" [src/util.cpp:84->src/conv1.cpp:31->src/srcnn.cpp:19]   --->   Operation 175 'icmp' 'icmp_ln84_2' <Predicate = (!icmp_ln27)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 176 [1/1] (0.00ns) (grouped into LUT with out node add_ln35_4)   --->   "%tmp_15 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %add_ln31_1, i32 9" [src/util.cpp:83->src/conv1.cpp:31->src/srcnn.cpp:19]   --->   Operation 176 'bitselect' 'tmp_15' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_8 : Operation 177 [1/1] (0.00ns) (grouped into LUT with out node add_ln35_4)   --->   "%select_ln83_4 = select i1 %tmp_15, i10 0, i10 254" [src/util.cpp:83->src/conv1.cpp:31->src/srcnn.cpp:19]   --->   Operation 177 'select' 'select_ln83_4' <Predicate = (!icmp_ln27)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 178 [1/1] (0.00ns) (grouped into LUT with out node add_ln35_4)   --->   "%or_ln83_2 = or i1 %tmp_14, i1 %icmp_ln84_2" [src/util.cpp:83->src/conv1.cpp:31->src/srcnn.cpp:19]   --->   Operation 178 'or' 'or_ln83_2' <Predicate = (!icmp_ln27)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 179 [1/1] (0.00ns) (grouped into LUT with out node add_ln35_4)   --->   "%xPixelClamped_1 = select i1 %or_ln83_2, i10 %select_ln83_4, i10 %add_ln31_1" [src/util.cpp:83->src/conv1.cpp:31->src/srcnn.cpp:19]   --->   Operation 179 'select' 'xPixelClamped_1' <Predicate = (!icmp_ln27)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 180 [1/1] (0.00ns) (grouped into LUT with out node add_ln35_4)   --->   "%sext_ln35_1 = sext i10 %xPixelClamped_1" [src/conv1.cpp:35->src/srcnn.cpp:19]   --->   Operation 180 'sext' 'sext_ln35_1' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_8 : Operation 181 [1/1] (0.85ns) (out node of the LUT)   --->   "%add_ln35_4 = add i16 %sub_ln35, i16 %sext_ln35_1" [src/conv1.cpp:35->src/srcnn.cpp:19]   --->   Operation 181 'add' 'add_ln35_4' <Predicate = (!icmp_ln27)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 182 [1/1] (0.00ns)   --->   "%zext_ln35_6 = zext i16 %add_ln35_4" [src/conv1.cpp:35->src/srcnn.cpp:19]   --->   Operation 182 'zext' 'zext_ln35_6' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_8 : Operation 183 [1/1] (0.00ns)   --->   "%input_ftmap_addr = getelementptr i32 %input_ftmap, i64 0, i64 %zext_ln35_6" [src/conv1.cpp:35->src/srcnn.cpp:19]   --->   Operation 183 'getelementptr' 'input_ftmap_addr' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_8 : Operation 184 [2/2] (1.23ns)   --->   "%conv1_weights_load = load i13 %conv1_weights_addr" [src/conv1.cpp:35->src/srcnn.cpp:19]   --->   Operation 184 'load' 'conv1_weights_load' <Predicate = (!icmp_ln27)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5184> <RAM>
ST_8 : Operation 185 [2/2] (1.23ns)   --->   "%input_ftmap_load = load i16 %input_ftmap_addr" [src/conv1.cpp:35->src/srcnn.cpp:19]   --->   Operation 185 'load' 'input_ftmap_load' <Predicate = (!icmp_ln27)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65025> <RAM>
ST_8 : Operation 186 [1/1] (0.00ns)   --->   "%br_ln26 = br void %VITIS_LOOP_27_5.i" [src/conv1.cpp:26->src/srcnn.cpp:19]   --->   Operation 186 'br' 'br_ln26' <Predicate = (icmp_ln27)> <Delay = 0.00>

State 9 <SV = 8> <Delay = 1.23>
ST_9 : Operation 187 [1/2] (1.23ns)   --->   "%conv1_weights_load = load i13 %conv1_weights_addr" [src/conv1.cpp:35->src/srcnn.cpp:19]   --->   Operation 187 'load' 'conv1_weights_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5184> <RAM>
ST_9 : Operation 188 [1/2] (1.23ns)   --->   "%input_ftmap_load = load i16 %input_ftmap_addr" [src/conv1.cpp:35->src/srcnn.cpp:19]   --->   Operation 188 'load' 'input_ftmap_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65025> <RAM>

State 10 <SV = 9> <Delay = 7.01>
ST_10 : Operation 189 [1/1] (0.00ns)   --->   "%bitcast_ln35 = bitcast i32 %conv1_weights_load" [src/conv1.cpp:35->src/srcnn.cpp:19]   --->   Operation 189 'bitcast' 'bitcast_ln35' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 190 [1/1] (0.00ns)   --->   "%bitcast_ln35_1 = bitcast i32 %input_ftmap_load" [src/conv1.cpp:35->src/srcnn.cpp:19]   --->   Operation 190 'bitcast' 'bitcast_ln35_1' <Predicate = true> <Delay = 0.00>
ST_10 : [1/1] (0.47ns)   --->   Input mux for Operation 191 '%mul_i = fmul i32 %bitcast_ln35, i32 %bitcast_ln35_1'
ST_10 : Operation 191 [3/3] (6.54ns)   --->   "%mul_i = fmul i32 %bitcast_ln35, i32 %bitcast_ln35_1" [src/conv1.cpp:35->src/srcnn.cpp:19]   --->   Operation 191 'fmul' 'mul_i' <Predicate = true> <Delay = 6.54> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 7.01>
ST_11 : Operation 192 [2/3] (7.01ns)   --->   "%mul_i = fmul i32 %bitcast_ln35, i32 %bitcast_ln35_1" [src/conv1.cpp:35->src/srcnn.cpp:19]   --->   Operation 192 'fmul' 'mul_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 7.01>
ST_12 : Operation 193 [1/3] (7.01ns)   --->   "%mul_i = fmul i32 %bitcast_ln35, i32 %bitcast_ln35_1" [src/conv1.cpp:35->src/srcnn.cpp:19]   --->   Operation 193 'fmul' 'mul_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 6.81>
ST_13 : [1/1] (0.62ns)   --->   Input mux for Operation 194 '%add42_i = fadd i32 %add42_lcssa28_i, i32 %mul_i'
ST_13 : Operation 194 [4/4] (6.18ns)   --->   "%add42_i = fadd i32 %add42_lcssa28_i, i32 %mul_i" [src/conv1.cpp:35->src/srcnn.cpp:19]   --->   Operation 194 'fadd' 'add42_i' <Predicate = true> <Delay = 6.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 6.43>
ST_14 : Operation 195 [3/4] (6.43ns)   --->   "%add42_i = fadd i32 %add42_lcssa28_i, i32 %mul_i" [src/conv1.cpp:35->src/srcnn.cpp:19]   --->   Operation 195 'fadd' 'add42_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 6.43>
ST_15 : Operation 196 [2/4] (6.43ns)   --->   "%add42_i = fadd i32 %add42_lcssa28_i, i32 %mul_i" [src/conv1.cpp:35->src/srcnn.cpp:19]   --->   Operation 196 'fadd' 'add42_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 6.43>
ST_16 : Operation 197 [1/1] (0.00ns)   --->   "%speclooptripcount_ln27 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 9, i64 9, i64 9" [src/conv1.cpp:27->src/srcnn.cpp:19]   --->   Operation 197 'speclooptripcount' 'speclooptripcount_ln27' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 198 [1/1] (0.00ns)   --->   "%specloopname_ln27 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9" [src/conv1.cpp:27->src/srcnn.cpp:19]   --->   Operation 198 'specloopname' 'specloopname_ln27' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 199 [1/4] (6.43ns)   --->   "%add42_i = fadd i32 %add42_lcssa28_i, i32 %mul_i" [src/conv1.cpp:35->src/srcnn.cpp:19]   --->   Operation 199 'fadd' 'add42_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 200 [1/1] (0.00ns)   --->   "%br_ln27 = br void %VITIS_LOOP_34_6.i" [src/conv1.cpp:27->src/srcnn.cpp:19]   --->   Operation 200 'br' 'br_ln27' <Predicate = true> <Delay = 0.00>

State 17 <SV = 7> <Delay = 6.43>
ST_17 : Operation 201 [3/4] (6.43ns)   --->   "%add57_i = fadd i32 %add42_lcssa_lcssa29_i, i32 %empty_19" [src/conv1.cpp:41->src/srcnn.cpp:19]   --->   Operation 201 'fadd' 'add57_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 8> <Delay = 6.43>
ST_18 : Operation 202 [2/4] (6.43ns)   --->   "%add57_i = fadd i32 %add42_lcssa_lcssa29_i, i32 %empty_19" [src/conv1.cpp:41->src/srcnn.cpp:19]   --->   Operation 202 'fadd' 'add57_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 9> <Delay = 6.43>
ST_19 : Operation 203 [1/4] (6.43ns)   --->   "%add57_i = fadd i32 %add42_lcssa_lcssa29_i, i32 %empty_19" [src/conv1.cpp:41->src/srcnn.cpp:19]   --->   Operation 203 'fadd' 'add57_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 10> <Delay = 2.78>
ST_20 : [1/1] (0.42ns)   --->   Input mux for Operation 204 '%tmp_2 = fcmp_olt  i32 %add57_i, i32 0'
ST_20 : Operation 204 [2/2] (2.35ns)   --->   "%tmp_2 = fcmp_olt  i32 %add57_i, i32 0" [src/conv1.cpp:42->src/srcnn.cpp:19]   --->   Operation 204 'fcmp' 'tmp_2' <Predicate = true> <Delay = 2.35> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 11> <Delay = 4.46>
ST_21 : Operation 205 [1/1] (0.00ns)   --->   "%bitcast_ln42 = bitcast i32 %add57_i" [src/conv1.cpp:42->src/srcnn.cpp:19]   --->   Operation 205 'bitcast' 'bitcast_ln42' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 206 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln42, i32 23, i32 30" [src/conv1.cpp:42->src/srcnn.cpp:19]   --->   Operation 206 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 207 [1/1] (0.00ns)   --->   "%trunc_ln42 = trunc i32 %bitcast_ln42" [src/conv1.cpp:42->src/srcnn.cpp:19]   --->   Operation 207 'trunc' 'trunc_ln42' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 208 [1/1] (0.76ns)   --->   "%icmp_ln42 = icmp_ne  i8 %tmp_1, i8 255" [src/conv1.cpp:42->src/srcnn.cpp:19]   --->   Operation 208 'icmp' 'icmp_ln42' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 209 [1/1] (0.92ns)   --->   "%icmp_ln42_1 = icmp_eq  i23 %trunc_ln42, i23 0" [src/conv1.cpp:42->src/srcnn.cpp:19]   --->   Operation 209 'icmp' 'icmp_ln42_1' <Predicate = true> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 210 [1/1] (0.00ns) (grouped into LUT with out node select_ln42)   --->   "%or_ln42 = or i1 %icmp_ln42_1, i1 %icmp_ln42" [src/conv1.cpp:42->src/srcnn.cpp:19]   --->   Operation 210 'or' 'or_ln42' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 211 [1/2] (2.78ns)   --->   "%tmp_2 = fcmp_olt  i32 %add57_i, i32 0" [src/conv1.cpp:42->src/srcnn.cpp:19]   --->   Operation 211 'fcmp' 'tmp_2' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 212 [1/1] (0.00ns) (grouped into LUT with out node select_ln42)   --->   "%and_ln42 = and i1 %or_ln42, i1 %tmp_2" [src/conv1.cpp:42->src/srcnn.cpp:19]   --->   Operation 212 'and' 'and_ln42' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 213 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln42 = select i1 %and_ln42, i32 0, i32 %add57_i" [src/conv1.cpp:42->src/srcnn.cpp:19]   --->   Operation 213 'select' 'select_ln42' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 214 [1/1] (1.23ns)   --->   "%store_ln41 = store i32 %select_ln42, i22 %conv1_output_ftmap_addr" [src/conv1.cpp:41->src/srcnn.cpp:19]   --->   Operation 214 'store' 'store_ln41' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4161600> <RAM>
ST_21 : Operation 215 [1/1] (0.00ns)   --->   "%br_ln23 = br void %VITIS_LOOP_26_4.i" [src/conv1.cpp:23->src/srcnn.cpp:19]   --->   Operation 215 'br' 'br_ln23' <Predicate = true> <Delay = 0.00>

State 22 <SV = 2> <Delay = 1.23>
ST_22 : Operation 216 [1/1] (0.00ns)   --->   "%n2_2 = load i6 %n2" [src/conv2.cpp:17->src/srcnn.cpp:23]   --->   Operation 216 'load' 'n2_2' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 217 [1/1] (0.00ns)   --->   "%trunc_ln17 = trunc i6 %n2_2" [src/conv2.cpp:17->src/srcnn.cpp:23]   --->   Operation 217 'trunc' 'trunc_ln17' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 218 [1/1] (0.00ns)   --->   "%zext_ln17 = zext i6 %n2_2" [src/conv2.cpp:17->src/srcnn.cpp:23]   --->   Operation 218 'zext' 'zext_ln17' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 219 [1/1] (0.00ns)   --->   "%n2_cast = zext i6 %n2_2" [src/conv2.cpp:17->src/srcnn.cpp:23]   --->   Operation 219 'zext' 'n2_cast' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 220 [1/1] (0.00ns)   --->   "%tmp_7 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i6.i8, i6 %n2_2, i8 0" [src/conv2.cpp:17->src/srcnn.cpp:23]   --->   Operation 220 'bitconcatenate' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 221 [1/1] (0.00ns)   --->   "%tmp_7_cast = zext i14 %tmp_7" [src/conv2.cpp:17->src/srcnn.cpp:23]   --->   Operation 221 'zext' 'tmp_7_cast' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 222 [1/1] (0.83ns)   --->   "%empty_25 = sub i15 %tmp_7_cast, i15 %n2_cast" [src/conv2.cpp:17->src/srcnn.cpp:23]   --->   Operation 222 'sub' 'empty_25' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 223 [1/1] (0.00ns)   --->   "%sext_ln34 = sext i15 %empty_25" [src/conv2.cpp:34->src/srcnn.cpp:23]   --->   Operation 223 'sext' 'sext_ln34' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 224 [1/1] (0.00ns)   --->   "%tmp_8 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i5.i6, i5 %trunc_ln17, i6 0" [src/conv2.cpp:34->src/srcnn.cpp:23]   --->   Operation 224 'bitconcatenate' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 225 [1/1] (0.78ns)   --->   "%icmp_ln17 = icmp_eq  i6 %n2_2, i6 32" [src/conv2.cpp:17->src/srcnn.cpp:23]   --->   Operation 225 'icmp' 'icmp_ln17' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 226 [1/1] (0.78ns)   --->   "%add_ln17 = add i6 %n2_2, i6 1" [src/conv2.cpp:17->src/srcnn.cpp:23]   --->   Operation 226 'add' 'add_ln17' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 227 [1/1] (0.00ns)   --->   "%br_ln17 = br i1 %icmp_ln17, void %VITIS_LOOP_21_2.i.split, void %_Z5conv2PA255_A255_fPA64_A1_A1_fPfS1_.exit" [src/conv2.cpp:17->src/srcnn.cpp:23]   --->   Operation 227 'br' 'br_ln17' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 228 [1/1] (0.00ns)   --->   "%conv2_biases_addr = getelementptr i32 %conv2_biases, i64 0, i64 %zext_ln17" [src/conv2.cpp:17->src/srcnn.cpp:23]   --->   Operation 228 'getelementptr' 'conv2_biases_addr' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_22 : Operation 229 [2/2] (1.23ns)   --->   "%conv2_biases_load = load i5 %conv2_biases_addr" [src/conv2.cpp:17->src/srcnn.cpp:23]   --->   Operation 229 'load' 'conv2_biases_load' <Predicate = (!icmp_ln17)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_22 : Operation 230 [1/1] (0.00ns)   --->   "%h_1 = alloca i32 1"   --->   Operation 230 'alloca' 'h_1' <Predicate = (icmp_ln17)> <Delay = 0.00>
ST_22 : Operation 231 [1/1] (0.00ns)   --->   "%conv3_biases_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %conv3_biases"   --->   Operation 231 'read' 'conv3_biases_read' <Predicate = (icmp_ln17)> <Delay = 0.00>
ST_22 : Operation 232 [1/1] (0.00ns)   --->   "%empty_31 = bitcast i32 %conv3_biases_read"   --->   Operation 232 'bitcast' 'empty_31' <Predicate = (icmp_ln17)> <Delay = 0.00>
ST_22 : Operation 233 [1/1] (0.42ns)   --->   "%store_ln21 = store i8 0, i8 %h_1" [src/conv3.cpp:21->src/srcnn.cpp:26]   --->   Operation 233 'store' 'store_ln21' <Predicate = (icmp_ln17)> <Delay = 0.42>
ST_22 : Operation 234 [1/1] (0.00ns)   --->   "%br_ln21 = br void %VITIS_LOOP_22_3.i28" [src/conv3.cpp:21->src/srcnn.cpp:26]   --->   Operation 234 'br' 'br_ln21' <Predicate = (icmp_ln17)> <Delay = 0.00>

State 23 <SV = 3> <Delay = 1.23>
ST_23 : Operation 235 [1/1] (0.00ns)   --->   "%speclooptripcount_ln17 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32" [src/conv2.cpp:17->src/srcnn.cpp:23]   --->   Operation 235 'speclooptripcount' 'speclooptripcount_ln17' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 236 [1/1] (0.00ns)   --->   "%specloopname_ln17 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8" [src/conv2.cpp:17->src/srcnn.cpp:23]   --->   Operation 236 'specloopname' 'specloopname_ln17' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 237 [1/2] (1.23ns)   --->   "%conv2_biases_load = load i5 %conv2_biases_addr" [src/conv2.cpp:17->src/srcnn.cpp:23]   --->   Operation 237 'load' 'conv2_biases_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_23 : Operation 238 [1/1] (0.00ns)   --->   "%empty_26 = bitcast i32 %conv2_biases_load" [src/conv2.cpp:17->src/srcnn.cpp:23]   --->   Operation 238 'bitcast' 'empty_26' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 239 [1/1] (0.42ns)   --->   "%br_ln21 = br void %VITIS_LOOP_22_3.i" [src/conv2.cpp:21->src/srcnn.cpp:23]   --->   Operation 239 'br' 'br_ln21' <Predicate = true> <Delay = 0.42>

State 24 <SV = 4> <Delay = 1.74>
ST_24 : Operation 240 [1/1] (0.00ns)   --->   "%h_4 = phi i8 %add_ln21_1, void %for.inc80.i23, i8 0, void %VITIS_LOOP_21_2.i.split" [src/conv2.cpp:21->src/srcnn.cpp:23]   --->   Operation 240 'phi' 'h_4' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 241 [1/1] (0.00ns)   --->   "%h_3_cast19 = zext i8 %h_4" [src/conv2.cpp:21->src/srcnn.cpp:23]   --->   Operation 241 'zext' 'h_3_cast19' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 242 [1/1] (0.00ns)   --->   "%h_3_cast = zext i8 %h_4" [src/conv2.cpp:21->src/srcnn.cpp:23]   --->   Operation 242 'zext' 'h_3_cast' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 243 [1/1] (0.84ns)   --->   "%empty_27 = add i16 %sext_ln34, i16 %h_3_cast" [src/conv2.cpp:34->src/srcnn.cpp:23]   --->   Operation 243 'add' 'empty_27' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 244 [1/1] (0.00ns)   --->   "%p_cast18 = sext i16 %empty_27" [src/conv2.cpp:34->src/srcnn.cpp:23]   --->   Operation 244 'sext' 'p_cast18' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 245 [1/1] (0.00ns)   --->   "%empty_28 = trunc i16 %empty_27" [src/conv2.cpp:34->src/srcnn.cpp:23]   --->   Operation 245 'trunc' 'empty_28' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 246 [1/1] (0.00ns)   --->   "%p_shl6 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i13.i8, i13 %empty_28, i8 0" [src/conv2.cpp:34->src/srcnn.cpp:23]   --->   Operation 246 'bitconcatenate' 'p_shl6' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 247 [1/1] (0.90ns)   --->   "%empty_29 = sub i21 %p_shl6, i21 %p_cast18" [src/conv2.cpp:34->src/srcnn.cpp:23]   --->   Operation 247 'sub' 'empty_29' <Predicate = true> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 248 [1/1] (0.76ns)   --->   "%icmp_ln21_1 = icmp_eq  i8 %h_4, i8 255" [src/conv2.cpp:21->src/srcnn.cpp:23]   --->   Operation 248 'icmp' 'icmp_ln21_1' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 249 [1/1] (0.76ns)   --->   "%add_ln21_1 = add i8 %h_4, i8 1" [src/conv2.cpp:21->src/srcnn.cpp:23]   --->   Operation 249 'add' 'add_ln21_1' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 250 [1/1] (0.00ns)   --->   "%br_ln21 = br i1 %icmp_ln21_1, void %VITIS_LOOP_22_3.i.split, void %for.inc83.i26" [src/conv2.cpp:21->src/srcnn.cpp:23]   --->   Operation 250 'br' 'br_ln21' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 251 [1/1] (0.00ns)   --->   "%speclooptripcount_ln21 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 255, i64 255, i64 255" [src/conv2.cpp:21->src/srcnn.cpp:23]   --->   Operation 251 'speclooptripcount' 'speclooptripcount_ln21' <Predicate = (!icmp_ln21_1)> <Delay = 0.00>
ST_24 : Operation 252 [1/1] (0.00ns)   --->   "%specloopname_ln21 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7" [src/conv2.cpp:21->src/srcnn.cpp:23]   --->   Operation 252 'specloopname' 'specloopname_ln21' <Predicate = (!icmp_ln21_1)> <Delay = 0.00>
ST_24 : Operation 253 [1/1] (0.42ns)   --->   "%br_ln22 = br void %VITIS_LOOP_25_4.i" [src/conv2.cpp:22->src/srcnn.cpp:23]   --->   Operation 253 'br' 'br_ln22' <Predicate = (!icmp_ln21_1)> <Delay = 0.42>
ST_24 : Operation 254 [1/1] (0.42ns)   --->   "%store_ln17 = store i6 %add_ln17, i6 %n2" [src/conv2.cpp:17->src/srcnn.cpp:23]   --->   Operation 254 'store' 'store_ln17' <Predicate = (icmp_ln21_1)> <Delay = 0.42>
ST_24 : Operation 255 [1/1] (0.00ns)   --->   "%br_ln17 = br void %VITIS_LOOP_21_2.i" [src/conv2.cpp:17->src/srcnn.cpp:23]   --->   Operation 255 'br' 'br_ln17' <Predicate = (icmp_ln21_1)> <Delay = 0.00>

State 25 <SV = 5> <Delay = 2.14>
ST_25 : Operation 256 [1/1] (0.00ns)   --->   "%w_3 = phi i8 %add_ln22_2, void %for.end48.i16, i8 0, void %VITIS_LOOP_22_3.i.split" [src/conv2.cpp:22->src/srcnn.cpp:23]   --->   Operation 256 'phi' 'w_3' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 257 [1/1] (0.00ns)   --->   "%w_3_cast20 = zext i8 %w_3" [src/conv2.cpp:22->src/srcnn.cpp:23]   --->   Operation 257 'zext' 'w_3_cast20' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 258 [1/1] (0.00ns)   --->   "%w_3_cast = zext i8 %w_3" [src/conv2.cpp:22->src/srcnn.cpp:23]   --->   Operation 258 'zext' 'w_3_cast' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 259 [1/1] (0.90ns)   --->   "%empty_30 = add i21 %empty_29, i21 %w_3_cast" [src/conv2.cpp:34->src/srcnn.cpp:23]   --->   Operation 259 'add' 'empty_30' <Predicate = true> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 260 [1/1] (0.00ns)   --->   "%p_cast32 = zext i21 %empty_30" [src/conv2.cpp:34->src/srcnn.cpp:23]   --->   Operation 260 'zext' 'p_cast32' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 261 [1/1] (0.00ns)   --->   "%conv2_output_ftmap_addr = getelementptr i32 %conv2_output_ftmap, i64 0, i64 %p_cast32" [src/conv2.cpp:34->src/srcnn.cpp:23]   --->   Operation 261 'getelementptr' 'conv2_output_ftmap_addr' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 262 [1/1] (0.76ns)   --->   "%icmp_ln22_2 = icmp_eq  i8 %w_3, i8 255" [src/conv2.cpp:22->src/srcnn.cpp:23]   --->   Operation 262 'icmp' 'icmp_ln22_2' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 263 [1/1] (0.76ns)   --->   "%add_ln22_2 = add i8 %w_3, i8 1" [src/conv2.cpp:22->src/srcnn.cpp:23]   --->   Operation 263 'add' 'add_ln22_2' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 264 [1/1] (0.00ns)   --->   "%br_ln22 = br i1 %icmp_ln22_2, void %VITIS_LOOP_25_4.i.split, void %for.inc80.i23" [src/conv2.cpp:22->src/srcnn.cpp:23]   --->   Operation 264 'br' 'br_ln22' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 265 [2/2] (1.23ns)   --->   "%conv2_output_ftmap_load = load i21 %conv2_output_ftmap_addr" [src/conv2.cpp:34->src/srcnn.cpp:23]   --->   Operation 265 'load' 'conv2_output_ftmap_load' <Predicate = (!icmp_ln22_2)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2080800> <RAM>
ST_25 : Operation 266 [1/1] (0.00ns)   --->   "%br_ln21 = br void %VITIS_LOOP_22_3.i" [src/conv2.cpp:21->src/srcnn.cpp:23]   --->   Operation 266 'br' 'br_ln21' <Predicate = (icmp_ln22_2)> <Delay = 0.00>

State 26 <SV = 6> <Delay = 1.23>
ST_26 : Operation 267 [1/1] (0.00ns)   --->   "%speclooptripcount_ln22 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 255, i64 255, i64 255" [src/conv2.cpp:22->src/srcnn.cpp:23]   --->   Operation 267 'speclooptripcount' 'speclooptripcount_ln22' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 268 [1/1] (0.00ns)   --->   "%specloopname_ln22 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [src/conv2.cpp:22->src/srcnn.cpp:23]   --->   Operation 268 'specloopname' 'specloopname_ln22' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 269 [1/2] (1.23ns)   --->   "%conv2_output_ftmap_load = load i21 %conv2_output_ftmap_addr" [src/conv2.cpp:34->src/srcnn.cpp:23]   --->   Operation 269 'load' 'conv2_output_ftmap_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2080800> <RAM>
ST_26 : Operation 270 [1/1] (0.42ns)   --->   "%br_ln33 = br void %for.inc.i" [src/conv2.cpp:33->src/srcnn.cpp:23]   --->   Operation 270 'br' 'br_ln33' <Predicate = true> <Delay = 0.42>

State 27 <SV = 7> <Delay = 6.81>
ST_27 : Operation 271 [1/1] (0.00ns)   --->   "%n1_1 = phi i7 %add_ln33, void %for.inc.i.split, i7 0, void %VITIS_LOOP_25_4.i.split" [src/conv2.cpp:33->src/srcnn.cpp:23]   --->   Operation 271 'phi' 'n1_1' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 272 [1/1] (0.00ns)   --->   "%add4227_i = phi i32 %add42_i1, void %for.inc.i.split, i32 %conv2_output_ftmap_load, void %VITIS_LOOP_25_4.i.split" [src/conv2.cpp:34->src/srcnn.cpp:23]   --->   Operation 272 'phi' 'add4227_i' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 273 [1/1] (0.00ns)   --->   "%zext_ln34_3 = zext i7 %n1_1" [src/conv2.cpp:34->src/srcnn.cpp:23]   --->   Operation 273 'zext' 'zext_ln34_3' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 274 [1/1] (0.00ns)   --->   "%zext_ln34_4 = zext i7 %n1_1" [src/conv2.cpp:34->src/srcnn.cpp:23]   --->   Operation 274 'zext' 'zext_ln34_4' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 275 [1/1] (0.00ns)   --->   "%tmp_11 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i7.i8, i7 %n1_1, i8 0" [src/conv2.cpp:34->src/srcnn.cpp:23]   --->   Operation 275 'bitconcatenate' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 276 [1/1] (0.00ns)   --->   "%zext_ln34_5 = zext i15 %tmp_11" [src/conv2.cpp:34->src/srcnn.cpp:23]   --->   Operation 276 'zext' 'zext_ln34_5' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 277 [1/1] (0.84ns)   --->   "%sub_ln34_1 = sub i16 %zext_ln34_5, i16 %zext_ln34_4" [src/conv2.cpp:34->src/srcnn.cpp:23]   --->   Operation 277 'sub' 'sub_ln34_1' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 278 [1/1] (0.00ns)   --->   "%sext_ln34_1 = sext i16 %sub_ln34_1" [src/conv2.cpp:34->src/srcnn.cpp:23]   --->   Operation 278 'sext' 'sext_ln34_1' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 279 [1/1] (0.85ns)   --->   "%add_ln34_1 = add i17 %sext_ln34_1, i17 %h_3_cast19" [src/conv2.cpp:34->src/srcnn.cpp:23]   --->   Operation 279 'add' 'add_ln34_1' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 280 [1/1] (0.00ns)   --->   "%sext_ln34_2 = sext i17 %add_ln34_1" [src/conv2.cpp:34->src/srcnn.cpp:23]   --->   Operation 280 'sext' 'sext_ln34_2' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 281 [1/1] (0.00ns)   --->   "%trunc_ln34 = trunc i17 %add_ln34_1" [src/conv2.cpp:34->src/srcnn.cpp:23]   --->   Operation 281 'trunc' 'trunc_ln34' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 282 [1/1] (0.00ns)   --->   "%p_shl7 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i14.i8, i14 %trunc_ln34, i8 0" [src/conv2.cpp:34->src/srcnn.cpp:23]   --->   Operation 282 'bitconcatenate' 'p_shl7' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 283 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln34_2 = sub i22 %p_shl7, i22 %sext_ln34_2" [src/conv2.cpp:34->src/srcnn.cpp:23]   --->   Operation 283 'sub' 'sub_ln34_2' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.48> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 284 [1/1] (0.70ns) (root node of TernaryAdder)   --->   "%add_ln34_2 = add i22 %sub_ln34_2, i22 %w_3_cast20" [src/conv2.cpp:34->src/srcnn.cpp:23]   --->   Operation 284 'add' 'add_ln34_2' <Predicate = true> <Delay = 0.70> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.48> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 285 [1/1] (0.00ns)   --->   "%zext_ln34_6 = zext i22 %add_ln34_2" [src/conv2.cpp:34->src/srcnn.cpp:23]   --->   Operation 285 'zext' 'zext_ln34_6' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 286 [1/1] (0.00ns)   --->   "%conv1_output_ftmap_addr_1 = getelementptr i32 %conv1_output_ftmap, i64 0, i64 %zext_ln34_6" [src/conv2.cpp:34->src/srcnn.cpp:23]   --->   Operation 286 'getelementptr' 'conv1_output_ftmap_addr_1' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 287 [1/1] (0.79ns)   --->   "%add_ln34_3 = add i11 %tmp_8, i11 %zext_ln34_3" [src/conv2.cpp:34->src/srcnn.cpp:23]   --->   Operation 287 'add' 'add_ln34_3' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 288 [1/1] (0.00ns)   --->   "%zext_ln34_7 = zext i11 %add_ln34_3" [src/conv2.cpp:34->src/srcnn.cpp:23]   --->   Operation 288 'zext' 'zext_ln34_7' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 289 [1/1] (0.00ns)   --->   "%conv2_weights_addr = getelementptr i32 %conv2_weights, i64 0, i64 %zext_ln34_7" [src/conv2.cpp:34->src/srcnn.cpp:23]   --->   Operation 289 'getelementptr' 'conv2_weights_addr' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 290 [1/1] (0.77ns)   --->   "%icmp_ln33 = icmp_eq  i7 %n1_1, i7 64" [src/conv2.cpp:33->src/srcnn.cpp:23]   --->   Operation 290 'icmp' 'icmp_ln33' <Predicate = true> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 291 [1/1] (0.77ns)   --->   "%add_ln33 = add i7 %n1_1, i7 1" [src/conv2.cpp:33->src/srcnn.cpp:23]   --->   Operation 291 'add' 'add_ln33' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 292 [1/1] (0.00ns)   --->   "%br_ln33 = br i1 %icmp_ln33, void %for.inc.i.split, void %for.end48.i16" [src/conv2.cpp:33->src/srcnn.cpp:23]   --->   Operation 292 'br' 'br_ln33' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 293 [2/2] (1.23ns)   --->   "%conv2_weights_load = load i11 %conv2_weights_addr" [src/conv2.cpp:34->src/srcnn.cpp:23]   --->   Operation 293 'load' 'conv2_weights_load' <Predicate = (!icmp_ln33)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_27 : Operation 294 [2/2] (1.23ns)   --->   "%conv1_output_ftmap_load_1 = load i22 %conv1_output_ftmap_addr_1" [src/conv2.cpp:34->src/srcnn.cpp:23]   --->   Operation 294 'load' 'conv1_output_ftmap_load_1' <Predicate = (!icmp_ln33)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4161600> <RAM>
ST_27 : [1/1] (0.62ns)   --->   Input mux for Operation 295 '%add57_i2 = fadd i32 %add4227_i, i32 %empty_26'
ST_27 : Operation 295 [4/4] (6.18ns)   --->   "%add57_i2 = fadd i32 %add4227_i, i32 %empty_26" [src/conv2.cpp:40->src/srcnn.cpp:23]   --->   Operation 295 'fadd' 'add57_i2' <Predicate = (icmp_ln33)> <Delay = 6.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 8> <Delay = 1.23>
ST_28 : Operation 296 [1/2] (1.23ns)   --->   "%conv2_weights_load = load i11 %conv2_weights_addr" [src/conv2.cpp:34->src/srcnn.cpp:23]   --->   Operation 296 'load' 'conv2_weights_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_28 : Operation 297 [1/2] (1.23ns)   --->   "%conv1_output_ftmap_load_1 = load i22 %conv1_output_ftmap_addr_1" [src/conv2.cpp:34->src/srcnn.cpp:23]   --->   Operation 297 'load' 'conv1_output_ftmap_load_1' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4161600> <RAM>

State 29 <SV = 9> <Delay = 7.01>
ST_29 : Operation 298 [1/1] (0.00ns)   --->   "%bitcast_ln34_1 = bitcast i32 %conv2_weights_load" [src/conv2.cpp:34->src/srcnn.cpp:23]   --->   Operation 298 'bitcast' 'bitcast_ln34_1' <Predicate = true> <Delay = 0.00>
ST_29 : [1/1] (0.47ns)   --->   Input mux for Operation 299 '%mul_i1 = fmul i32 %bitcast_ln34_1, i32 %conv1_output_ftmap_load_1'
ST_29 : Operation 299 [3/3] (6.54ns)   --->   "%mul_i1 = fmul i32 %bitcast_ln34_1, i32 %conv1_output_ftmap_load_1" [src/conv2.cpp:34->src/srcnn.cpp:23]   --->   Operation 299 'fmul' 'mul_i1' <Predicate = true> <Delay = 6.54> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 10> <Delay = 7.01>
ST_30 : Operation 300 [2/3] (7.01ns)   --->   "%mul_i1 = fmul i32 %bitcast_ln34_1, i32 %conv1_output_ftmap_load_1" [src/conv2.cpp:34->src/srcnn.cpp:23]   --->   Operation 300 'fmul' 'mul_i1' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 11> <Delay = 7.01>
ST_31 : Operation 301 [1/3] (7.01ns)   --->   "%mul_i1 = fmul i32 %bitcast_ln34_1, i32 %conv1_output_ftmap_load_1" [src/conv2.cpp:34->src/srcnn.cpp:23]   --->   Operation 301 'fmul' 'mul_i1' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 12> <Delay = 6.81>
ST_32 : [1/1] (0.62ns)   --->   Input mux for Operation 302 '%add42_i1 = fadd i32 %add4227_i, i32 %mul_i1'
ST_32 : Operation 302 [4/4] (6.18ns)   --->   "%add42_i1 = fadd i32 %add4227_i, i32 %mul_i1" [src/conv2.cpp:34->src/srcnn.cpp:23]   --->   Operation 302 'fadd' 'add42_i1' <Predicate = true> <Delay = 6.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 13> <Delay = 6.43>
ST_33 : Operation 303 [3/4] (6.43ns)   --->   "%add42_i1 = fadd i32 %add4227_i, i32 %mul_i1" [src/conv2.cpp:34->src/srcnn.cpp:23]   --->   Operation 303 'fadd' 'add42_i1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 14> <Delay = 6.43>
ST_34 : Operation 304 [2/4] (6.43ns)   --->   "%add42_i1 = fadd i32 %add4227_i, i32 %mul_i1" [src/conv2.cpp:34->src/srcnn.cpp:23]   --->   Operation 304 'fadd' 'add42_i1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 15> <Delay = 6.43>
ST_35 : Operation 305 [1/1] (0.00ns)   --->   "%speclooptripcount_ln33 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64" [src/conv2.cpp:33->src/srcnn.cpp:23]   --->   Operation 305 'speclooptripcount' 'speclooptripcount_ln33' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 306 [1/1] (0.00ns)   --->   "%specloopname_ln33 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [src/conv2.cpp:33->src/srcnn.cpp:23]   --->   Operation 306 'specloopname' 'specloopname_ln33' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 307 [1/4] (6.43ns)   --->   "%add42_i1 = fadd i32 %add4227_i, i32 %mul_i1" [src/conv2.cpp:34->src/srcnn.cpp:23]   --->   Operation 307 'fadd' 'add42_i1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 308 [1/1] (0.00ns)   --->   "%br_ln33 = br void %for.inc.i" [src/conv2.cpp:33->src/srcnn.cpp:23]   --->   Operation 308 'br' 'br_ln33' <Predicate = true> <Delay = 0.00>

State 36 <SV = 8> <Delay = 6.43>
ST_36 : Operation 309 [3/4] (6.43ns)   --->   "%add57_i2 = fadd i32 %add4227_i, i32 %empty_26" [src/conv2.cpp:40->src/srcnn.cpp:23]   --->   Operation 309 'fadd' 'add57_i2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 9> <Delay = 6.43>
ST_37 : Operation 310 [2/4] (6.43ns)   --->   "%add57_i2 = fadd i32 %add4227_i, i32 %empty_26" [src/conv2.cpp:40->src/srcnn.cpp:23]   --->   Operation 310 'fadd' 'add57_i2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 10> <Delay = 6.43>
ST_38 : Operation 311 [1/4] (6.43ns)   --->   "%add57_i2 = fadd i32 %add4227_i, i32 %empty_26" [src/conv2.cpp:40->src/srcnn.cpp:23]   --->   Operation 311 'fadd' 'add57_i2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 11> <Delay = 2.78>
ST_39 : [1/1] (0.42ns)   --->   Input mux for Operation 312 '%tmp_4 = fcmp_olt  i32 %add57_i2, i32 0'
ST_39 : Operation 312 [2/2] (2.35ns)   --->   "%tmp_4 = fcmp_olt  i32 %add57_i2, i32 0" [src/conv2.cpp:41->src/srcnn.cpp:23]   --->   Operation 312 'fcmp' 'tmp_4' <Predicate = true> <Delay = 2.35> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 12> <Delay = 4.46>
ST_40 : Operation 313 [1/1] (0.00ns)   --->   "%bitcast_ln41 = bitcast i32 %add57_i2" [src/conv2.cpp:41->src/srcnn.cpp:23]   --->   Operation 313 'bitcast' 'bitcast_ln41' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 314 [1/1] (0.00ns)   --->   "%tmp_3 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln41, i32 23, i32 30" [src/conv2.cpp:41->src/srcnn.cpp:23]   --->   Operation 314 'partselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 315 [1/1] (0.00ns)   --->   "%trunc_ln41 = trunc i32 %bitcast_ln41" [src/conv2.cpp:41->src/srcnn.cpp:23]   --->   Operation 315 'trunc' 'trunc_ln41' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 316 [1/1] (0.76ns)   --->   "%icmp_ln41 = icmp_ne  i8 %tmp_3, i8 255" [src/conv2.cpp:41->src/srcnn.cpp:23]   --->   Operation 316 'icmp' 'icmp_ln41' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 317 [1/1] (0.92ns)   --->   "%icmp_ln41_1 = icmp_eq  i23 %trunc_ln41, i23 0" [src/conv2.cpp:41->src/srcnn.cpp:23]   --->   Operation 317 'icmp' 'icmp_ln41_1' <Predicate = true> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 318 [1/1] (0.00ns) (grouped into LUT with out node select_ln41)   --->   "%or_ln41 = or i1 %icmp_ln41_1, i1 %icmp_ln41" [src/conv2.cpp:41->src/srcnn.cpp:23]   --->   Operation 318 'or' 'or_ln41' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 319 [1/2] (2.78ns)   --->   "%tmp_4 = fcmp_olt  i32 %add57_i2, i32 0" [src/conv2.cpp:41->src/srcnn.cpp:23]   --->   Operation 319 'fcmp' 'tmp_4' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 320 [1/1] (0.00ns) (grouped into LUT with out node select_ln41)   --->   "%and_ln41 = and i1 %or_ln41, i1 %tmp_4" [src/conv2.cpp:41->src/srcnn.cpp:23]   --->   Operation 320 'and' 'and_ln41' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 321 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln41 = select i1 %and_ln41, i32 0, i32 %add57_i2" [src/conv2.cpp:41->src/srcnn.cpp:23]   --->   Operation 321 'select' 'select_ln41' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_40 : Operation 322 [1/1] (1.23ns)   --->   "%store_ln40 = store i32 %select_ln41, i21 %conv2_output_ftmap_addr" [src/conv2.cpp:40->src/srcnn.cpp:23]   --->   Operation 322 'store' 'store_ln40' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2080800> <RAM>
ST_40 : Operation 323 [1/1] (0.00ns)   --->   "%br_ln22 = br void %VITIS_LOOP_25_4.i" [src/conv2.cpp:22->src/srcnn.cpp:23]   --->   Operation 323 'br' 'br_ln22' <Predicate = true> <Delay = 0.00>

State 41 <SV = 3> <Delay = 0.85>
ST_41 : Operation 324 [1/1] (0.00ns)   --->   "%h_2 = load i8 %h_1" [src/conv3.cpp:21->src/srcnn.cpp:26]   --->   Operation 324 'load' 'h_2' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 325 [1/1] (0.00ns)   --->   "%zext_ln34 = zext i8 %h_2" [src/conv3.cpp:34->src/srcnn.cpp:26]   --->   Operation 325 'zext' 'zext_ln34' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 326 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %h_2, i8 0" [src/conv3.cpp:34->src/srcnn.cpp:26]   --->   Operation 326 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 327 [1/1] (0.85ns)   --->   "%sub_ln34 = sub i16 %tmp_s, i16 %zext_ln34" [src/conv3.cpp:34->src/srcnn.cpp:26]   --->   Operation 327 'sub' 'sub_ln34' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 328 [1/1] (0.00ns)   --->   "%zext_ln21 = zext i8 %h_2" [src/conv3.cpp:21->src/srcnn.cpp:26]   --->   Operation 328 'zext' 'zext_ln21' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 329 [1/1] (0.76ns)   --->   "%icmp_ln21 = icmp_eq  i8 %h_2, i8 255" [src/conv3.cpp:21->src/srcnn.cpp:26]   --->   Operation 329 'icmp' 'icmp_ln21' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 330 [1/1] (0.76ns)   --->   "%add_ln21 = add i8 %h_2, i8 1" [src/conv3.cpp:21->src/srcnn.cpp:26]   --->   Operation 330 'add' 'add_ln21' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 331 [1/1] (0.00ns)   --->   "%br_ln21 = br i1 %icmp_ln21, void %VITIS_LOOP_22_3.i28.split, void %_Z5conv3PA255_A255_fPA32_A5_A5_fPfS1_.exit" [src/conv3.cpp:21->src/srcnn.cpp:26]   --->   Operation 331 'br' 'br_ln21' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 332 [1/1] (0.00ns)   --->   "%speclooptripcount_ln21 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 255, i64 255, i64 255" [src/conv3.cpp:21->src/srcnn.cpp:26]   --->   Operation 332 'speclooptripcount' 'speclooptripcount_ln21' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_41 : Operation 333 [1/1] (0.00ns)   --->   "%specloopname_ln21 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7" [src/conv3.cpp:21->src/srcnn.cpp:26]   --->   Operation 333 'specloopname' 'specloopname_ln21' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_41 : Operation 334 [1/1] (0.42ns)   --->   "%br_ln22 = br void %VITIS_LOOP_25_4.i30" [src/conv3.cpp:22->src/srcnn.cpp:26]   --->   Operation 334 'br' 'br_ln22' <Predicate = (!icmp_ln21)> <Delay = 0.42>
ST_41 : Operation 335 [1/1] (0.00ns)   --->   "%ret_ln28 = ret" [src/srcnn.cpp:28]   --->   Operation 335 'ret' 'ret_ln28' <Predicate = (icmp_ln21)> <Delay = 0.00>

State 42 <SV = 4> <Delay = 2.09>
ST_42 : Operation 336 [1/1] (0.00ns)   --->   "%w_1 = phi i8 %add_ln22_1, void %for.inc64.i, i8 0, void %VITIS_LOOP_22_3.i28.split" [src/conv3.cpp:30->src/srcnn.cpp:26]   --->   Operation 336 'phi' 'w_1' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 337 [1/1] (0.00ns)   --->   "%zext_ln34_1 = zext i8 %w_1" [src/conv3.cpp:34->src/srcnn.cpp:26]   --->   Operation 337 'zext' 'zext_ln34_1' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 338 [1/1] (0.85ns)   --->   "%add_ln34 = add i16 %sub_ln34, i16 %zext_ln34_1" [src/conv3.cpp:34->src/srcnn.cpp:26]   --->   Operation 338 'add' 'add_ln34' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 339 [1/1] (0.00ns)   --->   "%zext_ln34_2 = zext i16 %add_ln34" [src/conv3.cpp:34->src/srcnn.cpp:26]   --->   Operation 339 'zext' 'zext_ln34_2' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 340 [1/1] (0.00ns)   --->   "%output_ftmap_addr = getelementptr i32 %output_ftmap, i64 0, i64 %zext_ln34_2" [src/conv3.cpp:34->src/srcnn.cpp:26]   --->   Operation 340 'getelementptr' 'output_ftmap_addr' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 341 [1/1] (0.00ns)   --->   "%zext_ln22_1 = zext i8 %w_1" [src/conv3.cpp:22->src/srcnn.cpp:26]   --->   Operation 341 'zext' 'zext_ln22_1' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 342 [1/1] (0.76ns)   --->   "%icmp_ln22_1 = icmp_eq  i8 %w_1, i8 255" [src/conv3.cpp:22->src/srcnn.cpp:26]   --->   Operation 342 'icmp' 'icmp_ln22_1' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 343 [1/1] (0.76ns)   --->   "%add_ln22_1 = add i8 %w_1, i8 1" [src/conv3.cpp:22->src/srcnn.cpp:26]   --->   Operation 343 'add' 'add_ln22_1' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 344 [1/1] (0.00ns)   --->   "%br_ln22 = br i1 %icmp_ln22_1, void %VITIS_LOOP_25_4.i30.split, void %for.inc67.i" [src/conv3.cpp:22->src/srcnn.cpp:26]   --->   Operation 344 'br' 'br_ln22' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 345 [2/2] (1.23ns)   --->   "%output_ftmap_load = load i16 %output_ftmap_addr" [src/conv3.cpp:34->src/srcnn.cpp:26]   --->   Operation 345 'load' 'output_ftmap_load' <Predicate = (!icmp_ln22_1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65025> <RAM>
ST_42 : Operation 346 [1/1] (0.42ns)   --->   "%store_ln21 = store i8 %add_ln21, i8 %h_1" [src/conv3.cpp:21->src/srcnn.cpp:26]   --->   Operation 346 'store' 'store_ln21' <Predicate = (icmp_ln22_1)> <Delay = 0.42>
ST_42 : Operation 347 [1/1] (0.00ns)   --->   "%br_ln21 = br void %VITIS_LOOP_22_3.i28" [src/conv3.cpp:21->src/srcnn.cpp:26]   --->   Operation 347 'br' 'br_ln21' <Predicate = (icmp_ln22_1)> <Delay = 0.00>

State 43 <SV = 5> <Delay = 1.23>
ST_43 : Operation 348 [1/1] (0.00ns)   --->   "%speclooptripcount_ln22 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 255, i64 255, i64 255" [src/conv3.cpp:22->src/srcnn.cpp:26]   --->   Operation 348 'speclooptripcount' 'speclooptripcount_ln22' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 349 [1/1] (0.00ns)   --->   "%specloopname_ln22 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [src/conv3.cpp:22->src/srcnn.cpp:26]   --->   Operation 349 'specloopname' 'specloopname_ln22' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 350 [1/2] (1.23ns)   --->   "%output_ftmap_load = load i16 %output_ftmap_addr" [src/conv3.cpp:34->src/srcnn.cpp:26]   --->   Operation 350 'load' 'output_ftmap_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65025> <RAM>
ST_43 : Operation 351 [1/1] (0.00ns)   --->   "%bitcast_ln34 = bitcast i32 %output_ftmap_load" [src/conv3.cpp:34->src/srcnn.cpp:26]   --->   Operation 351 'bitcast' 'bitcast_ln34' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 352 [1/1] (0.42ns)   --->   "%br_ln25 = br void %VITIS_LOOP_26_5.i" [src/conv3.cpp:25->src/srcnn.cpp:26]   --->   Operation 352 'br' 'br_ln25' <Predicate = true> <Delay = 0.42>

State 44 <SV = 6> <Delay = 6.81>
ST_44 : Operation 353 [1/1] (0.00ns)   --->   "%f3h = phi i3 %add_ln25, void %for.inc46.i53, i3 0, void %VITIS_LOOP_25_4.i30.split" [src/conv3.cpp:25->src/srcnn.cpp:26]   --->   Operation 353 'phi' 'f3h' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 354 [1/1] (0.00ns)   --->   "%add42_lcssa_lcssa21_i = phi i32 %add42_lcssa20_i, void %for.inc46.i53, i32 %bitcast_ln34, void %VITIS_LOOP_25_4.i30.split" [src/conv3.cpp:34->src/srcnn.cpp:26]   --->   Operation 354 'phi' 'add42_lcssa_lcssa21_i' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 355 [1/1] (0.00ns)   --->   "%zext_ln25 = zext i3 %f3h" [src/conv3.cpp:25->src/srcnn.cpp:26]   --->   Operation 355 'zext' 'zext_ln25' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 356 [1/1] (0.67ns)   --->   "%icmp_ln25 = icmp_eq  i3 %f3h, i3 5" [src/conv3.cpp:25->src/srcnn.cpp:26]   --->   Operation 356 'icmp' 'icmp_ln25' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 357 [1/1] (0.67ns)   --->   "%add_ln25 = add i3 %f3h, i3 1" [src/conv3.cpp:25->src/srcnn.cpp:26]   --->   Operation 357 'add' 'add_ln25' <Predicate = true> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 358 [1/1] (0.00ns)   --->   "%br_ln25 = br i1 %icmp_ln25, void %VITIS_LOOP_26_5.i.split, void %for.inc64.i" [src/conv3.cpp:25->src/srcnn.cpp:26]   --->   Operation 358 'br' 'br_ln25' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 359 [1/1] (0.00ns)   --->   "%speclooptripcount_ln25 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 5, i64 5, i64 5" [src/conv3.cpp:25->src/srcnn.cpp:26]   --->   Operation 359 'speclooptripcount' 'speclooptripcount_ln25' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_44 : Operation 360 [1/1] (0.00ns)   --->   "%specloopname_ln25 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [src/conv3.cpp:25->src/srcnn.cpp:26]   --->   Operation 360 'specloopname' 'specloopname_ln25' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_44 : Operation 361 [1/1] (0.67ns)   --->   "%tmp4 = add i3 %f3h, i3 6" [src/conv3.cpp:25->src/srcnn.cpp:26]   --->   Operation 361 'add' 'tmp4' <Predicate = (!icmp_ln25)> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 362 [1/1] (0.00ns)   --->   "%tmp4_cast = sext i3 %tmp4" [src/conv3.cpp:25->src/srcnn.cpp:26]   --->   Operation 362 'sext' 'tmp4_cast' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_44 : Operation 363 [1/1] (0.76ns)   --->   "%empty_32 = add i10 %tmp4_cast, i10 %zext_ln21" [src/conv3.cpp:25->src/srcnn.cpp:26]   --->   Operation 363 'add' 'empty_32' <Predicate = (!icmp_ln25)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 364 [1/1] (0.00ns) (grouped into LUT with out node yPixelClamped_2)   --->   "%tmp_12 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %empty_32, i32 9" [src/util.cpp:83->src/conv3.cpp:29->src/srcnn.cpp:26]   --->   Operation 364 'bitselect' 'tmp_12' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_44 : Operation 365 [1/1] (0.78ns)   --->   "%icmp_ln84_1 = icmp_sgt  i10 %empty_32, i10 254" [src/util.cpp:84->src/conv3.cpp:29->src/srcnn.cpp:26]   --->   Operation 365 'icmp' 'icmp_ln84_1' <Predicate = (!icmp_ln25)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 366 [1/1] (0.00ns) (grouped into LUT with out node yPixelClamped_2)   --->   "%tmp_13 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %empty_32, i32 9" [src/util.cpp:83->src/conv3.cpp:29->src/srcnn.cpp:26]   --->   Operation 366 'bitselect' 'tmp_13' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_44 : Operation 367 [1/1] (0.00ns) (grouped into LUT with out node yPixelClamped_2)   --->   "%select_ln83_2 = select i1 %tmp_13, i10 0, i10 254" [src/util.cpp:83->src/conv3.cpp:29->src/srcnn.cpp:26]   --->   Operation 367 'select' 'select_ln83_2' <Predicate = (!icmp_ln25)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_44 : Operation 368 [1/1] (0.00ns) (grouped into LUT with out node yPixelClamped_2)   --->   "%or_ln83_1 = or i1 %tmp_12, i1 %icmp_ln84_1" [src/util.cpp:83->src/conv3.cpp:29->src/srcnn.cpp:26]   --->   Operation 368 'or' 'or_ln83_1' <Predicate = (!icmp_ln25)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 369 [1/1] (0.40ns) (out node of the LUT)   --->   "%yPixelClamped_2 = select i1 %or_ln83_1, i10 %select_ln83_2, i10 %empty_32" [src/util.cpp:83->src/conv3.cpp:29->src/srcnn.cpp:26]   --->   Operation 369 'select' 'yPixelClamped_2' <Predicate = (!icmp_ln25)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_44 : Operation 370 [1/1] (0.00ns)   --->   "%sext_ln26 = sext i10 %yPixelClamped_2" [src/conv3.cpp:26->src/srcnn.cpp:26]   --->   Operation 370 'sext' 'sext_ln26' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_44 : Operation 371 [1/1] (0.42ns)   --->   "%br_ln26 = br void %VITIS_LOOP_33_6.i" [src/conv3.cpp:26->src/srcnn.cpp:26]   --->   Operation 371 'br' 'br_ln26' <Predicate = (!icmp_ln25)> <Delay = 0.42>
ST_44 : [1/1] (0.62ns)   --->   Input mux for Operation 372 '%add57_i1 = fadd i32 %add42_lcssa_lcssa21_i, i32 %empty_31'
ST_44 : Operation 372 [4/4] (6.18ns)   --->   "%add57_i1 = fadd i32 %add42_lcssa_lcssa21_i, i32 %empty_31" [src/conv3.cpp:40->src/srcnn.cpp:26]   --->   Operation 372 'fadd' 'add57_i1' <Predicate = (icmp_ln25)> <Delay = 6.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 7> <Delay = 2.62>
ST_45 : Operation 373 [1/1] (0.00ns)   --->   "%f3w = phi i3 %add_ln26_1, void %for.inc43.i, i3 0, void %VITIS_LOOP_26_5.i.split" [src/conv3.cpp:30->src/srcnn.cpp:26]   --->   Operation 373 'phi' 'f3w' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 374 [1/1] (0.00ns)   --->   "%add42_lcssa20_i = phi i32 %empty_33, void %for.inc43.i, i32 %add42_lcssa_lcssa21_i, void %VITIS_LOOP_26_5.i.split" [src/conv3.cpp:34->src/srcnn.cpp:26]   --->   Operation 374 'phi' 'add42_lcssa20_i' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 375 [1/1] (0.00ns)   --->   "%zext_ln26 = zext i3 %f3w" [src/conv3.cpp:26->src/srcnn.cpp:26]   --->   Operation 375 'zext' 'zext_ln26' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 376 [1/1] (0.67ns)   --->   "%icmp_ln26_1 = icmp_eq  i3 %f3w, i3 5" [src/conv3.cpp:26->src/srcnn.cpp:26]   --->   Operation 376 'icmp' 'icmp_ln26_1' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 377 [1/1] (0.67ns)   --->   "%add_ln26_1 = add i3 %f3w, i3 1" [src/conv3.cpp:26->src/srcnn.cpp:26]   --->   Operation 377 'add' 'add_ln26_1' <Predicate = true> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 378 [1/1] (0.00ns)   --->   "%br_ln26 = br i1 %icmp_ln26_1, void %VITIS_LOOP_33_6.i.split, void %for.inc46.i53" [src/conv3.cpp:26->src/srcnn.cpp:26]   --->   Operation 378 'br' 'br_ln26' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 379 [1/1] (0.00ns)   --->   "%speclooptripcount_ln26 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 5, i64 5, i64 5" [src/conv3.cpp:26->src/srcnn.cpp:26]   --->   Operation 379 'speclooptripcount' 'speclooptripcount_ln26' <Predicate = (!icmp_ln26_1)> <Delay = 0.00>
ST_45 : Operation 380 [1/1] (0.00ns)   --->   "%specloopname_ln26 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [src/conv3.cpp:26->src/srcnn.cpp:26]   --->   Operation 380 'specloopname' 'specloopname_ln26' <Predicate = (!icmp_ln26_1)> <Delay = 0.00>
ST_45 : Operation 381 [1/1] (0.67ns)   --->   "%add_ln30 = add i3 %f3w, i3 6" [src/conv3.cpp:30->src/srcnn.cpp:26]   --->   Operation 381 'add' 'add_ln30' <Predicate = (!icmp_ln26_1)> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 382 [1/1] (0.00ns)   --->   "%sext_ln30 = sext i3 %add_ln30" [src/conv3.cpp:30->src/srcnn.cpp:26]   --->   Operation 382 'sext' 'sext_ln30' <Predicate = (!icmp_ln26_1)> <Delay = 0.00>
ST_45 : Operation 383 [1/1] (0.76ns)   --->   "%add_ln30_1 = add i10 %sext_ln30, i10 %zext_ln22_1" [src/conv3.cpp:30->src/srcnn.cpp:26]   --->   Operation 383 'add' 'add_ln30_1' <Predicate = (!icmp_ln26_1)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 384 [1/1] (0.00ns) (grouped into LUT with out node xPixelClamped_2)   --->   "%tmp_17 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %add_ln30_1, i32 9" [src/util.cpp:83->src/conv3.cpp:30->src/srcnn.cpp:26]   --->   Operation 384 'bitselect' 'tmp_17' <Predicate = (!icmp_ln26_1)> <Delay = 0.00>
ST_45 : Operation 385 [1/1] (0.78ns)   --->   "%icmp_ln84_3 = icmp_sgt  i10 %add_ln30_1, i10 254" [src/util.cpp:84->src/conv3.cpp:30->src/srcnn.cpp:26]   --->   Operation 385 'icmp' 'icmp_ln84_3' <Predicate = (!icmp_ln26_1)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 386 [1/1] (0.00ns) (grouped into LUT with out node xPixelClamped_2)   --->   "%tmp_19 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %add_ln30_1, i32 9" [src/util.cpp:83->src/conv3.cpp:30->src/srcnn.cpp:26]   --->   Operation 386 'bitselect' 'tmp_19' <Predicate = (!icmp_ln26_1)> <Delay = 0.00>
ST_45 : Operation 387 [1/1] (0.00ns) (grouped into LUT with out node xPixelClamped_2)   --->   "%select_ln83_6 = select i1 %tmp_19, i10 0, i10 254" [src/util.cpp:83->src/conv3.cpp:30->src/srcnn.cpp:26]   --->   Operation 387 'select' 'select_ln83_6' <Predicate = (!icmp_ln26_1)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_45 : Operation 388 [1/1] (0.00ns) (grouped into LUT with out node xPixelClamped_2)   --->   "%or_ln83_3 = or i1 %tmp_17, i1 %icmp_ln84_3" [src/util.cpp:83->src/conv3.cpp:30->src/srcnn.cpp:26]   --->   Operation 388 'or' 'or_ln83_3' <Predicate = (!icmp_ln26_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 389 [1/1] (0.40ns) (out node of the LUT)   --->   "%xPixelClamped_2 = select i1 %or_ln83_3, i10 %select_ln83_6, i10 %add_ln30_1" [src/util.cpp:83->src/conv3.cpp:30->src/srcnn.cpp:26]   --->   Operation 389 'select' 'xPixelClamped_2' <Predicate = (!icmp_ln26_1)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_45 : Operation 390 [1/1] (0.00ns)   --->   "%sext_ln33 = sext i10 %xPixelClamped_2" [src/conv3.cpp:33->src/srcnn.cpp:26]   --->   Operation 390 'sext' 'sext_ln33' <Predicate = (!icmp_ln26_1)> <Delay = 0.00>
ST_45 : Operation 391 [1/1] (0.42ns)   --->   "%br_ln33 = br void %for.inc.i48" [src/conv3.cpp:33->src/srcnn.cpp:26]   --->   Operation 391 'br' 'br_ln33' <Predicate = (!icmp_ln26_1)> <Delay = 0.42>
ST_45 : Operation 392 [1/1] (0.00ns)   --->   "%br_ln25 = br void %VITIS_LOOP_26_5.i" [src/conv3.cpp:25->src/srcnn.cpp:26]   --->   Operation 392 'br' 'br_ln25' <Predicate = (icmp_ln26_1)> <Delay = 0.00>

State 46 <SV = 8> <Delay = 3.61>
ST_46 : Operation 393 [1/1] (0.00ns)   --->   "%n2_1 = phi i6 %add_ln33_1, void %for.inc.i48.split, i6 0, void %VITIS_LOOP_33_6.i.split" [src/conv3.cpp:33->src/srcnn.cpp:26]   --->   Operation 393 'phi' 'n2_1' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 394 [1/1] (0.00ns)   --->   "%empty_33 = phi i32 %add42_i2, void %for.inc.i48.split, i32 %add42_lcssa20_i, void %VITIS_LOOP_33_6.i.split" [src/conv3.cpp:34->src/srcnn.cpp:26]   --->   Operation 394 'phi' 'empty_33' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 395 [1/1] (0.00ns)   --->   "%zext_ln34_8 = zext i6 %n2_1" [src/conv3.cpp:34->src/srcnn.cpp:26]   --->   Operation 395 'zext' 'zext_ln34_8' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 396 [1/1] (0.00ns)   --->   "%zext_ln34_9 = zext i6 %n2_1" [src/conv3.cpp:34->src/srcnn.cpp:26]   --->   Operation 396 'zext' 'zext_ln34_9' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 397 [1/1] (0.00ns)   --->   "%tmp_16 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i6.i8, i6 %n2_1, i8 0" [src/conv3.cpp:34->src/srcnn.cpp:26]   --->   Operation 397 'bitconcatenate' 'tmp_16' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 398 [1/1] (0.00ns)   --->   "%zext_ln34_10 = zext i14 %tmp_16" [src/conv3.cpp:34->src/srcnn.cpp:26]   --->   Operation 398 'zext' 'zext_ln34_10' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 399 [1/1] (0.83ns)   --->   "%sub_ln34_3 = sub i15 %zext_ln34_10, i15 %zext_ln34_9" [src/conv3.cpp:34->src/srcnn.cpp:26]   --->   Operation 399 'sub' 'sub_ln34_3' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 400 [1/1] (0.00ns)   --->   "%sext_ln34_3 = sext i15 %sub_ln34_3" [src/conv3.cpp:34->src/srcnn.cpp:26]   --->   Operation 400 'sext' 'sext_ln34_3' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 401 [1/1] (0.84ns)   --->   "%add_ln34_4 = add i16 %sext_ln34_3, i16 %sext_ln26" [src/conv3.cpp:34->src/srcnn.cpp:26]   --->   Operation 401 'add' 'add_ln34_4' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 402 [1/1] (0.00ns)   --->   "%sext_ln34_4 = sext i16 %add_ln34_4" [src/conv3.cpp:34->src/srcnn.cpp:26]   --->   Operation 402 'sext' 'sext_ln34_4' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 403 [1/1] (0.00ns)   --->   "%trunc_ln34_1 = trunc i16 %add_ln34_4" [src/conv3.cpp:34->src/srcnn.cpp:26]   --->   Operation 403 'trunc' 'trunc_ln34_1' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 404 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i13.i8, i13 %trunc_ln34_1, i8 0" [src/conv3.cpp:34->src/srcnn.cpp:26]   --->   Operation 404 'bitconcatenate' 'p_shl' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 405 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln34_4 = sub i21 %p_shl, i21 %sext_ln34_4" [src/conv3.cpp:34->src/srcnn.cpp:26]   --->   Operation 405 'sub' 'sub_ln34_4' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.48> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_46 : Operation 406 [1/1] (0.70ns) (root node of TernaryAdder)   --->   "%add_ln34_5 = add i21 %sub_ln34_4, i21 %sext_ln33" [src/conv3.cpp:34->src/srcnn.cpp:26]   --->   Operation 406 'add' 'add_ln34_5' <Predicate = true> <Delay = 0.70> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.48> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_46 : Operation 407 [1/1] (0.00ns)   --->   "%zext_ln34_11 = zext i21 %add_ln34_5" [src/conv3.cpp:34->src/srcnn.cpp:26]   --->   Operation 407 'zext' 'zext_ln34_11' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 408 [1/1] (0.00ns)   --->   "%conv2_output_ftmap_addr_1 = getelementptr i32 %conv2_output_ftmap, i64 0, i64 %zext_ln34_11" [src/conv3.cpp:34->src/srcnn.cpp:26]   --->   Operation 408 'getelementptr' 'conv2_output_ftmap_addr_1' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 409 [1/1] (0.00ns)   --->   "%tmp_18 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %n2_1, i2 0" [src/conv3.cpp:34->src/srcnn.cpp:26]   --->   Operation 409 'bitconcatenate' 'tmp_18' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 410 [1/1] (0.00ns)   --->   "%zext_ln34_12 = zext i8 %tmp_18" [src/conv3.cpp:34->src/srcnn.cpp:26]   --->   Operation 410 'zext' 'zext_ln34_12' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 411 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln34_6 = add i9 %zext_ln34_12, i9 %zext_ln34_8" [src/conv3.cpp:34->src/srcnn.cpp:26]   --->   Operation 411 'add' 'add_ln34_6' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.48> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_46 : Operation 412 [1/1] (1.00ns) (root node of TernaryAdder)   --->   "%add_ln34_7 = add i9 %add_ln34_6, i9 %zext_ln25" [src/conv3.cpp:34->src/srcnn.cpp:26]   --->   Operation 412 'add' 'add_ln34_7' <Predicate = true> <Delay = 1.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.48> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_46 : Operation 413 [1/1] (0.00ns)   --->   "%zext_ln34_13 = zext i9 %add_ln34_7" [src/conv3.cpp:34->src/srcnn.cpp:26]   --->   Operation 413 'zext' 'zext_ln34_13' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 414 [1/1] (0.00ns)   --->   "%trunc_ln34_2 = trunc i9 %add_ln34_7" [src/conv3.cpp:34->src/srcnn.cpp:26]   --->   Operation 414 'trunc' 'trunc_ln34_2' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 415 [1/1] (0.00ns)   --->   "%p_shl4 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %trunc_ln34_2, i2 0" [src/conv3.cpp:34->src/srcnn.cpp:26]   --->   Operation 415 'bitconcatenate' 'p_shl4' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 416 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln34_8 = add i10 %p_shl4, i10 %zext_ln34_13" [src/conv3.cpp:34->src/srcnn.cpp:26]   --->   Operation 416 'add' 'add_ln34_8' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.48> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_46 : Operation 417 [1/1] (0.96ns) (root node of TernaryAdder)   --->   "%add_ln34_9 = add i10 %add_ln34_8, i10 %zext_ln26" [src/conv3.cpp:34->src/srcnn.cpp:26]   --->   Operation 417 'add' 'add_ln34_9' <Predicate = true> <Delay = 0.96> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.48> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_46 : Operation 418 [1/1] (0.00ns)   --->   "%zext_ln34_14 = zext i10 %add_ln34_9" [src/conv3.cpp:34->src/srcnn.cpp:26]   --->   Operation 418 'zext' 'zext_ln34_14' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 419 [1/1] (0.00ns)   --->   "%conv3_weights_addr = getelementptr i32 %conv3_weights, i64 0, i64 %zext_ln34_14" [src/conv3.cpp:34->src/srcnn.cpp:26]   --->   Operation 419 'getelementptr' 'conv3_weights_addr' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 420 [1/1] (0.78ns)   --->   "%icmp_ln33_1 = icmp_eq  i6 %n2_1, i6 32" [src/conv3.cpp:33->src/srcnn.cpp:26]   --->   Operation 420 'icmp' 'icmp_ln33_1' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 421 [1/1] (0.78ns)   --->   "%add_ln33_1 = add i6 %n2_1, i6 1" [src/conv3.cpp:33->src/srcnn.cpp:26]   --->   Operation 421 'add' 'add_ln33_1' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 422 [1/1] (0.00ns)   --->   "%br_ln33 = br i1 %icmp_ln33_1, void %for.inc.i48.split, void %for.inc43.i" [src/conv3.cpp:33->src/srcnn.cpp:26]   --->   Operation 422 'br' 'br_ln33' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 423 [2/2] (1.23ns)   --->   "%conv3_weights_load = load i10 %conv3_weights_addr" [src/conv3.cpp:34->src/srcnn.cpp:26]   --->   Operation 423 'load' 'conv3_weights_load' <Predicate = (!icmp_ln33_1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 800> <RAM>
ST_46 : Operation 424 [2/2] (1.23ns)   --->   "%conv2_output_ftmap_load_1 = load i21 %conv2_output_ftmap_addr_1" [src/conv3.cpp:34->src/srcnn.cpp:26]   --->   Operation 424 'load' 'conv2_output_ftmap_load_1' <Predicate = (!icmp_ln33_1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2080800> <RAM>
ST_46 : Operation 425 [1/1] (0.00ns)   --->   "%br_ln26 = br void %VITIS_LOOP_33_6.i" [src/conv3.cpp:26->src/srcnn.cpp:26]   --->   Operation 425 'br' 'br_ln26' <Predicate = (icmp_ln33_1)> <Delay = 0.00>

State 47 <SV = 9> <Delay = 1.23>
ST_47 : Operation 426 [1/2] (1.23ns)   --->   "%conv3_weights_load = load i10 %conv3_weights_addr" [src/conv3.cpp:34->src/srcnn.cpp:26]   --->   Operation 426 'load' 'conv3_weights_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 800> <RAM>
ST_47 : Operation 427 [1/2] (1.23ns)   --->   "%conv2_output_ftmap_load_1 = load i21 %conv2_output_ftmap_addr_1" [src/conv3.cpp:34->src/srcnn.cpp:26]   --->   Operation 427 'load' 'conv2_output_ftmap_load_1' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2080800> <RAM>

State 48 <SV = 10> <Delay = 7.01>
ST_48 : Operation 428 [1/1] (0.00ns)   --->   "%bitcast_ln34_2 = bitcast i32 %conv3_weights_load" [src/conv3.cpp:34->src/srcnn.cpp:26]   --->   Operation 428 'bitcast' 'bitcast_ln34_2' <Predicate = true> <Delay = 0.00>
ST_48 : [1/1] (0.47ns)   --->   Input mux for Operation 429 '%mul_i2 = fmul i32 %bitcast_ln34_2, i32 %conv2_output_ftmap_load_1'
ST_48 : Operation 429 [3/3] (6.54ns)   --->   "%mul_i2 = fmul i32 %bitcast_ln34_2, i32 %conv2_output_ftmap_load_1" [src/conv3.cpp:34->src/srcnn.cpp:26]   --->   Operation 429 'fmul' 'mul_i2' <Predicate = true> <Delay = 6.54> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 11> <Delay = 7.01>
ST_49 : Operation 430 [2/3] (7.01ns)   --->   "%mul_i2 = fmul i32 %bitcast_ln34_2, i32 %conv2_output_ftmap_load_1" [src/conv3.cpp:34->src/srcnn.cpp:26]   --->   Operation 430 'fmul' 'mul_i2' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 12> <Delay = 7.01>
ST_50 : Operation 431 [1/3] (7.01ns)   --->   "%mul_i2 = fmul i32 %bitcast_ln34_2, i32 %conv2_output_ftmap_load_1" [src/conv3.cpp:34->src/srcnn.cpp:26]   --->   Operation 431 'fmul' 'mul_i2' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 13> <Delay = 6.81>
ST_51 : [1/1] (0.62ns)   --->   Input mux for Operation 432 '%add42_i2 = fadd i32 %empty_33, i32 %mul_i2'
ST_51 : Operation 432 [4/4] (6.18ns)   --->   "%add42_i2 = fadd i32 %empty_33, i32 %mul_i2" [src/conv3.cpp:34->src/srcnn.cpp:26]   --->   Operation 432 'fadd' 'add42_i2' <Predicate = true> <Delay = 6.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 14> <Delay = 6.43>
ST_52 : Operation 433 [3/4] (6.43ns)   --->   "%add42_i2 = fadd i32 %empty_33, i32 %mul_i2" [src/conv3.cpp:34->src/srcnn.cpp:26]   --->   Operation 433 'fadd' 'add42_i2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 15> <Delay = 6.43>
ST_53 : Operation 434 [2/4] (6.43ns)   --->   "%add42_i2 = fadd i32 %empty_33, i32 %mul_i2" [src/conv3.cpp:34->src/srcnn.cpp:26]   --->   Operation 434 'fadd' 'add42_i2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 16> <Delay = 6.43>
ST_54 : Operation 435 [1/1] (0.00ns)   --->   "%speclooptripcount_ln33 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32" [src/conv3.cpp:33->src/srcnn.cpp:26]   --->   Operation 435 'speclooptripcount' 'speclooptripcount_ln33' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 436 [1/1] (0.00ns)   --->   "%specloopname_ln33 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [src/conv3.cpp:33->src/srcnn.cpp:26]   --->   Operation 436 'specloopname' 'specloopname_ln33' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 437 [1/4] (6.43ns)   --->   "%add42_i2 = fadd i32 %empty_33, i32 %mul_i2" [src/conv3.cpp:34->src/srcnn.cpp:26]   --->   Operation 437 'fadd' 'add42_i2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 438 [1/1] (0.00ns)   --->   "%br_ln33 = br void %for.inc.i48" [src/conv3.cpp:33->src/srcnn.cpp:26]   --->   Operation 438 'br' 'br_ln33' <Predicate = true> <Delay = 0.00>

State 55 <SV = 7> <Delay = 6.43>
ST_55 : Operation 439 [3/4] (6.43ns)   --->   "%add57_i1 = fadd i32 %add42_lcssa_lcssa21_i, i32 %empty_31" [src/conv3.cpp:40->src/srcnn.cpp:26]   --->   Operation 439 'fadd' 'add57_i1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 8> <Delay = 6.43>
ST_56 : Operation 440 [2/4] (6.43ns)   --->   "%add57_i1 = fadd i32 %add42_lcssa_lcssa21_i, i32 %empty_31" [src/conv3.cpp:40->src/srcnn.cpp:26]   --->   Operation 440 'fadd' 'add57_i1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 9> <Delay = 6.43>
ST_57 : Operation 441 [1/4] (6.43ns)   --->   "%add57_i1 = fadd i32 %add42_lcssa_lcssa21_i, i32 %empty_31" [src/conv3.cpp:40->src/srcnn.cpp:26]   --->   Operation 441 'fadd' 'add57_i1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 10> <Delay = 1.23>
ST_58 : Operation 442 [1/1] (0.00ns)   --->   "%bitcast_ln40 = bitcast i32 %add57_i1" [src/conv3.cpp:40->src/srcnn.cpp:26]   --->   Operation 442 'bitcast' 'bitcast_ln40' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 443 [1/1] (1.23ns)   --->   "%store_ln40 = store i32 %bitcast_ln40, i16 %output_ftmap_addr" [src/conv3.cpp:40->src/srcnn.cpp:26]   --->   Operation 443 'store' 'store_ln40' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65025> <RAM>
ST_58 : Operation 444 [1/1] (0.00ns)   --->   "%br_ln22 = br void %VITIS_LOOP_25_4.i30" [src/conv3.cpp:22->src/srcnn.cpp:26]   --->   Operation 444 'br' 'br_ln22' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_ftmap]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv1_weights]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv1_biases]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv2_weights]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv2_biases]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv3_weights]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv3_biases]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_ftmap]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ conv1_output_ftmap]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ conv2_output_ftmap]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
n1                        (alloca           ) [ 01111111111111111111110000000000000000000000000000000000000]
spectopmodule_ln4         (spectopmodule    ) [ 00000000000000000000000000000000000000000000000000000000000]
specinterface_ln0         (specinterface    ) [ 00000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0           (specbitsmap      ) [ 00000000000000000000000000000000000000000000000000000000000]
specinterface_ln0         (specinterface    ) [ 00000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0           (specbitsmap      ) [ 00000000000000000000000000000000000000000000000000000000000]
specinterface_ln0         (specinterface    ) [ 00000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0           (specbitsmap      ) [ 00000000000000000000000000000000000000000000000000000000000]
specinterface_ln0         (specinterface    ) [ 00000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0           (specbitsmap      ) [ 00000000000000000000000000000000000000000000000000000000000]
specinterface_ln0         (specinterface    ) [ 00000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0           (specbitsmap      ) [ 00000000000000000000000000000000000000000000000000000000000]
specinterface_ln0         (specinterface    ) [ 00000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0           (specbitsmap      ) [ 00000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0           (specbitsmap      ) [ 00000000000000000000000000000000000000000000000000000000000]
specinterface_ln0         (specinterface    ) [ 00000000000000000000000000000000000000000000000000000000000]
specinterface_ln0         (specinterface    ) [ 00000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0           (specbitsmap      ) [ 00000000000000000000000000000000000000000000000000000000000]
store_ln18                (store            ) [ 00000000000000000000000000000000000000000000000000000000000]
br_ln18                   (br               ) [ 00000000000000000000000000000000000000000000000000000000000]
n1_2                      (load             ) [ 00000000000000000000000000000000000000000000000000000000000]
zext_ln18                 (zext             ) [ 00000000000000000000000000000000000000000000000000000000000]
n1_cast14                 (zext             ) [ 00000000000000000000000000000000000000000000000000000000000]
n1_cast                   (zext             ) [ 00000000000000000000000000000000000000000000000000000000000]
tmp_5                     (bitconcatenate   ) [ 00000000000000000000000000000000000000000000000000000000000]
tmp_5_cast                (zext             ) [ 00000000000000000000000000000000000000000000000000000000000]
empty                     (sub              ) [ 00000000000000000000000000000000000000000000000000000000000]
sext_ln35                 (sext             ) [ 00011111111111111111110000000000000000000000000000000000000]
tmp_6                     (bitconcatenate   ) [ 00000000000000000000000000000000000000000000000000000000000]
zext_ln35                 (zext             ) [ 00000000000000000000000000000000000000000000000000000000000]
add_ln35                  (add              ) [ 00011111111111111111110000000000000000000000000000000000000]
icmp_ln18                 (icmp             ) [ 00111111111111111111110000000000000000000000000000000000000]
add_ln18                  (add              ) [ 00011111111111111111110000000000000000000000000000000000000]
br_ln18                   (br               ) [ 00000000000000000000000000000000000000000000000000000000000]
conv1_biases_addr         (getelementptr    ) [ 00010000000000000000000000000000000000000000000000000000000]
n2                        (alloca           ) [ 00111111111111111111111111111111111111111000000000000000000]
store_ln17                (store            ) [ 00000000000000000000000000000000000000000000000000000000000]
br_ln17                   (br               ) [ 00000000000000000000000000000000000000000000000000000000000]
speclooptripcount_ln18    (speclooptripcount) [ 00000000000000000000000000000000000000000000000000000000000]
specloopname_ln18         (specloopname     ) [ 00000000000000000000000000000000000000000000000000000000000]
conv1_biases_load         (load             ) [ 00000000000000000000000000000000000000000000000000000000000]
empty_19                  (bitcast          ) [ 00001111111111111111110000000000000000000000000000000000000]
br_ln22                   (br               ) [ 00111111111111111111110000000000000000000000000000000000000]
h                         (phi              ) [ 00001011111111111000000000000000000000000000000000000000000]
h_cast                    (zext             ) [ 00000000000000000000000000000000000000000000000000000000000]
empty_20                  (add              ) [ 00000000000000000000000000000000000000000000000000000000000]
p_cast16                  (sext             ) [ 00000000000000000000000000000000000000000000000000000000000]
empty_21                  (trunc            ) [ 00000000000000000000000000000000000000000000000000000000000]
p_shl2                    (bitconcatenate   ) [ 00000000000000000000000000000000000000000000000000000000000]
empty_22                  (sub              ) [ 00000111111111111111110000000000000000000000000000000000000]
zext_ln22                 (zext             ) [ 00000111111111111111110000000000000000000000000000000000000]
icmp_ln22                 (icmp             ) [ 00111111111111111111110000000000000000000000000000000000000]
add_ln22                  (add              ) [ 00111111111111111111110000000000000000000000000000000000000]
br_ln22                   (br               ) [ 00000000000000000000000000000000000000000000000000000000000]
speclooptripcount_ln22    (speclooptripcount) [ 00000000000000000000000000000000000000000000000000000000000]
specloopname_ln22         (specloopname     ) [ 00000000000000000000000000000000000000000000000000000000000]
br_ln23                   (br               ) [ 00111111111111111111110000000000000000000000000000000000000]
store_ln18                (store            ) [ 00000000000000000000000000000000000000000000000000000000000]
br_ln18                   (br               ) [ 00000000000000000000000000000000000000000000000000000000000]
w                         (phi              ) [ 00000100000000000000000000000000000000000000000000000000000]
w_cast                    (zext             ) [ 00000000000000000000000000000000000000000000000000000000000]
empty_23                  (add              ) [ 00000000000000000000000000000000000000000000000000000000000]
p_cast29                  (zext             ) [ 00000000000000000000000000000000000000000000000000000000000]
conv1_output_ftmap_addr   (getelementptr    ) [ 00000011111111111111110000000000000000000000000000000000000]
zext_ln23                 (zext             ) [ 00000011111111111000000000000000000000000000000000000000000]
icmp_ln23                 (icmp             ) [ 00111111111111111111110000000000000000000000000000000000000]
add_ln23                  (add              ) [ 00111111111111111111110000000000000000000000000000000000000]
br_ln23                   (br               ) [ 00000000000000000000000000000000000000000000000000000000000]
br_ln22                   (br               ) [ 00111111111111111111110000000000000000000000000000000000000]
speclooptripcount_ln23    (speclooptripcount) [ 00000000000000000000000000000000000000000000000000000000000]
specloopname_ln23         (specloopname     ) [ 00000000000000000000000000000000000000000000000000000000000]
conv1_output_ftmap_load   (load             ) [ 00111111111111111111110000000000000000000000000000000000000]
br_ln26                   (br               ) [ 00111111111111111111110000000000000000000000000000000000000]
f1h                       (phi              ) [ 00000001000000000000000000000000000000000000000000000000000]
add42_lcssa_lcssa29_i     (phi              ) [ 00000001111111111111000000000000000000000000000000000000000]
zext_ln35_1               (zext             ) [ 00000000000000000000000000000000000000000000000000000000000]
add_ln35_1                (add              ) [ 00000000000000000000000000000000000000000000000000000000000]
zext_ln35_2               (zext             ) [ 00000000000000000000000000000000000000000000000000000000000]
trunc_ln35                (trunc            ) [ 00000000000000000000000000000000000000000000000000000000000]
p_shl3                    (bitconcatenate   ) [ 00000000000000000000000000000000000000000000000000000000000]
add_ln35_2                (add              ) [ 00000000111111111000000000000000000000000000000000000000000]
icmp_ln26                 (icmp             ) [ 00111111111111111111110000000000000000000000000000000000000]
add_ln26                  (add              ) [ 00111111111111111111110000000000000000000000000000000000000]
br_ln26                   (br               ) [ 00000000000000000000000000000000000000000000000000000000000]
speclooptripcount_ln26    (speclooptripcount) [ 00000000000000000000000000000000000000000000000000000000000]
specloopname_ln26         (specloopname     ) [ 00000000000000000000000000000000000000000000000000000000000]
tmp                       (add              ) [ 00000000000000000000000000000000000000000000000000000000000]
tmp_cast                  (sext             ) [ 00000000000000000000000000000000000000000000000000000000000]
empty_24                  (add              ) [ 00000000000000000000000000000000000000000000000000000000000]
tmp_9                     (bitselect        ) [ 00000000000000000000000000000000000000000000000000000000000]
icmp_ln84                 (icmp             ) [ 00000000000000000000000000000000000000000000000000000000000]
sext_ln84                 (sext             ) [ 00000000000000000000000000000000000000000000000000000000000]
add_ln84                  (add              ) [ 00000000000000000000000000000000000000000000000000000000000]
select_ln83               (select           ) [ 00000000000000000000000000000000000000000000000000000000000]
or_ln83                   (or               ) [ 00000000000000000000000000000000000000000000000000000000000]
yPixelClamped_1           (select           ) [ 00000000000000000000000000000000000000000000000000000000000]
zext_ln35_3               (zext             ) [ 00000000000000000000000000000000000000000000000000000000000]
tmp_10                    (bitconcatenate   ) [ 00000000000000000000000000000000000000000000000000000000000]
sub_ln35                  (sub              ) [ 00000000111111111000000000000000000000000000000000000000000]
br_ln27                   (br               ) [ 00111111111111111111110000000000000000000000000000000000000]
f1w                       (phi              ) [ 00000000100000000000000000000000000000000000000000000000000]
add42_lcssa28_i           (phi              ) [ 00111111111111111111110000000000000000000000000000000000000]
zext_ln35_4               (zext             ) [ 00000000000000000000000000000000000000000000000000000000000]
add_ln35_3                (add              ) [ 00000000000000000000000000000000000000000000000000000000000]
zext_ln35_5               (zext             ) [ 00000000000000000000000000000000000000000000000000000000000]
conv1_weights_addr        (getelementptr    ) [ 00000000010000000000000000000000000000000000000000000000000]
icmp_ln27                 (icmp             ) [ 00111111111111111111110000000000000000000000000000000000000]
add_ln27                  (add              ) [ 00111111111111111111110000000000000000000000000000000000000]
br_ln27                   (br               ) [ 00000000000000000000000000000000000000000000000000000000000]
add_ln31                  (add              ) [ 00000000000000000000000000000000000000000000000000000000000]
sext_ln31                 (sext             ) [ 00000000000000000000000000000000000000000000000000000000000]
add_ln31_1                (add              ) [ 00000000000000000000000000000000000000000000000000000000000]
tmp_14                    (bitselect        ) [ 00000000000000000000000000000000000000000000000000000000000]
icmp_ln84_2               (icmp             ) [ 00000000000000000000000000000000000000000000000000000000000]
tmp_15                    (bitselect        ) [ 00000000000000000000000000000000000000000000000000000000000]
select_ln83_4             (select           ) [ 00000000000000000000000000000000000000000000000000000000000]
or_ln83_2                 (or               ) [ 00000000000000000000000000000000000000000000000000000000000]
xPixelClamped_1           (select           ) [ 00000000000000000000000000000000000000000000000000000000000]
sext_ln35_1               (sext             ) [ 00000000000000000000000000000000000000000000000000000000000]
add_ln35_4                (add              ) [ 00000000000000000000000000000000000000000000000000000000000]
zext_ln35_6               (zext             ) [ 00000000000000000000000000000000000000000000000000000000000]
input_ftmap_addr          (getelementptr    ) [ 00000000010000000000000000000000000000000000000000000000000]
br_ln26                   (br               ) [ 00111111111111111111110000000000000000000000000000000000000]
conv1_weights_load        (load             ) [ 00000000001000000000000000000000000000000000000000000000000]
input_ftmap_load          (load             ) [ 00000000001000000000000000000000000000000000000000000000000]
bitcast_ln35              (bitcast          ) [ 00000000000110000000000000000000000000000000000000000000000]
bitcast_ln35_1            (bitcast          ) [ 00000000000110000000000000000000000000000000000000000000000]
mul_i                     (fmul             ) [ 00000000000001111000000000000000000000000000000000000000000]
speclooptripcount_ln27    (speclooptripcount) [ 00000000000000000000000000000000000000000000000000000000000]
specloopname_ln27         (specloopname     ) [ 00000000000000000000000000000000000000000000000000000000000]
add42_i                   (fadd             ) [ 00111111111111111111110000000000000000000000000000000000000]
br_ln27                   (br               ) [ 00111111111111111111110000000000000000000000000000000000000]
add57_i                   (fadd             ) [ 00000000000000000000110000000000000000000000000000000000000]
bitcast_ln42              (bitcast          ) [ 00000000000000000000000000000000000000000000000000000000000]
tmp_1                     (partselect       ) [ 00000000000000000000000000000000000000000000000000000000000]
trunc_ln42                (trunc            ) [ 00000000000000000000000000000000000000000000000000000000000]
icmp_ln42                 (icmp             ) [ 00000000000000000000000000000000000000000000000000000000000]
icmp_ln42_1               (icmp             ) [ 00000000000000000000000000000000000000000000000000000000000]
or_ln42                   (or               ) [ 00000000000000000000000000000000000000000000000000000000000]
tmp_2                     (fcmp             ) [ 00000000000000000000000000000000000000000000000000000000000]
and_ln42                  (and              ) [ 00000000000000000000000000000000000000000000000000000000000]
select_ln42               (select           ) [ 00000000000000000000000000000000000000000000000000000000000]
store_ln41                (store            ) [ 00000000000000000000000000000000000000000000000000000000000]
br_ln23                   (br               ) [ 00111111111111111111110000000000000000000000000000000000000]
n2_2                      (load             ) [ 00000000000000000000000000000000000000000000000000000000000]
trunc_ln17                (trunc            ) [ 00000000000000000000000000000000000000000000000000000000000]
zext_ln17                 (zext             ) [ 00000000000000000000000000000000000000000000000000000000000]
n2_cast                   (zext             ) [ 00000000000000000000000000000000000000000000000000000000000]
tmp_7                     (bitconcatenate   ) [ 00000000000000000000000000000000000000000000000000000000000]
tmp_7_cast                (zext             ) [ 00000000000000000000000000000000000000000000000000000000000]
empty_25                  (sub              ) [ 00000000000000000000000000000000000000000000000000000000000]
sext_ln34                 (sext             ) [ 00000000000000000000000111111111111111111000000000000000000]
tmp_8                     (bitconcatenate   ) [ 00000000000000000000000111111111111111111000000000000000000]
icmp_ln17                 (icmp             ) [ 00000000000000000000001111111111111111111000000000000000000]
add_ln17                  (add              ) [ 00000000000000000000000111111111111111111000000000000000000]
br_ln17                   (br               ) [ 00000000000000000000000000000000000000000000000000000000000]
conv2_biases_addr         (getelementptr    ) [ 00000000000000000000000100000000000000000000000000000000000]
h_1                       (alloca           ) [ 00000000000000000000001111111111111111111111111111111111111]
conv3_biases_read         (read             ) [ 00000000000000000000000000000000000000000000000000000000000]
empty_31                  (bitcast          ) [ 00000000000000000000000000000000000000000111111111111111111]
store_ln21                (store            ) [ 00000000000000000000000000000000000000000000000000000000000]
br_ln21                   (br               ) [ 00000000000000000000000000000000000000000000000000000000000]
speclooptripcount_ln17    (speclooptripcount) [ 00000000000000000000000000000000000000000000000000000000000]
specloopname_ln17         (specloopname     ) [ 00000000000000000000000000000000000000000000000000000000000]
conv2_biases_load         (load             ) [ 00000000000000000000000000000000000000000000000000000000000]
empty_26                  (bitcast          ) [ 00000000000000000000000011111111111111111000000000000000000]
br_ln21                   (br               ) [ 00000000000000000000001111111111111111111000000000000000000]
h_4                       (phi              ) [ 00000000000000000000000010000000000000000000000000000000000]
h_3_cast19                (zext             ) [ 00000000000000000000000001111111111111111000000000000000000]
h_3_cast                  (zext             ) [ 00000000000000000000000000000000000000000000000000000000000]
empty_27                  (add              ) [ 00000000000000000000000000000000000000000000000000000000000]
p_cast18                  (sext             ) [ 00000000000000000000000000000000000000000000000000000000000]
empty_28                  (trunc            ) [ 00000000000000000000000000000000000000000000000000000000000]
p_shl6                    (bitconcatenate   ) [ 00000000000000000000000000000000000000000000000000000000000]
empty_29                  (sub              ) [ 00000000000000000000000001111111111111111000000000000000000]
icmp_ln21_1               (icmp             ) [ 00000000000000000000001111111111111111111000000000000000000]
add_ln21_1                (add              ) [ 00000000000000000000001111111111111111111000000000000000000]
br_ln21                   (br               ) [ 00000000000000000000000000000000000000000000000000000000000]
speclooptripcount_ln21    (speclooptripcount) [ 00000000000000000000000000000000000000000000000000000000000]
specloopname_ln21         (specloopname     ) [ 00000000000000000000000000000000000000000000000000000000000]
br_ln22                   (br               ) [ 00000000000000000000001111111111111111111000000000000000000]
store_ln17                (store            ) [ 00000000000000000000000000000000000000000000000000000000000]
br_ln17                   (br               ) [ 00000000000000000000000000000000000000000000000000000000000]
w_3                       (phi              ) [ 00000000000000000000000001000000000000000000000000000000000]
w_3_cast20                (zext             ) [ 00000000000000000000000000111111111100000000000000000000000]
w_3_cast                  (zext             ) [ 00000000000000000000000000000000000000000000000000000000000]
empty_30                  (add              ) [ 00000000000000000000000000000000000000000000000000000000000]
p_cast32                  (zext             ) [ 00000000000000000000000000000000000000000000000000000000000]
conv2_output_ftmap_addr   (getelementptr    ) [ 00000000000000000000000000111111111111111000000000000000000]
icmp_ln22_2               (icmp             ) [ 00000000000000000000001111111111111111111000000000000000000]
add_ln22_2                (add              ) [ 00000000000000000000001111111111111111111000000000000000000]
br_ln22                   (br               ) [ 00000000000000000000000000000000000000000000000000000000000]
br_ln21                   (br               ) [ 00000000000000000000001111111111111111111000000000000000000]
speclooptripcount_ln22    (speclooptripcount) [ 00000000000000000000000000000000000000000000000000000000000]
specloopname_ln22         (specloopname     ) [ 00000000000000000000000000000000000000000000000000000000000]
conv2_output_ftmap_load   (load             ) [ 00000000000000000000001111111111111111111000000000000000000]
br_ln33                   (br               ) [ 00000000000000000000001111111111111111111000000000000000000]
n1_1                      (phi              ) [ 00000000000000000000000000010000000000000000000000000000000]
add4227_i                 (phi              ) [ 00000000000000000000000000011111111111100000000000000000000]
zext_ln34_3               (zext             ) [ 00000000000000000000000000000000000000000000000000000000000]
zext_ln34_4               (zext             ) [ 00000000000000000000000000000000000000000000000000000000000]
tmp_11                    (bitconcatenate   ) [ 00000000000000000000000000000000000000000000000000000000000]
zext_ln34_5               (zext             ) [ 00000000000000000000000000000000000000000000000000000000000]
sub_ln34_1                (sub              ) [ 00000000000000000000000000000000000000000000000000000000000]
sext_ln34_1               (sext             ) [ 00000000000000000000000000000000000000000000000000000000000]
add_ln34_1                (add              ) [ 00000000000000000000000000000000000000000000000000000000000]
sext_ln34_2               (sext             ) [ 00000000000000000000000000000000000000000000000000000000000]
trunc_ln34                (trunc            ) [ 00000000000000000000000000000000000000000000000000000000000]
p_shl7                    (bitconcatenate   ) [ 00000000000000000000000000000000000000000000000000000000000]
sub_ln34_2                (sub              ) [ 00000000000000000000000000000000000000000000000000000000000]
add_ln34_2                (add              ) [ 00000000000000000000000000000000000000000000000000000000000]
zext_ln34_6               (zext             ) [ 00000000000000000000000000000000000000000000000000000000000]
conv1_output_ftmap_addr_1 (getelementptr    ) [ 00000000000000000000000000001000000000000000000000000000000]
add_ln34_3                (add              ) [ 00000000000000000000000000000000000000000000000000000000000]
zext_ln34_7               (zext             ) [ 00000000000000000000000000000000000000000000000000000000000]
conv2_weights_addr        (getelementptr    ) [ 00000000000000000000000000001000000000000000000000000000000]
icmp_ln33                 (icmp             ) [ 00000000000000000000001111111111111111111000000000000000000]
add_ln33                  (add              ) [ 00000000000000000000001111111111111111111000000000000000000]
br_ln33                   (br               ) [ 00000000000000000000000000000000000000000000000000000000000]
conv2_weights_load        (load             ) [ 00000000000000000000000000000100000000000000000000000000000]
conv1_output_ftmap_load_1 (load             ) [ 00000000000000000000000000000111000000000000000000000000000]
bitcast_ln34_1            (bitcast          ) [ 00000000000000000000000000000011000000000000000000000000000]
mul_i1                    (fmul             ) [ 00000000000000000000000000000000111100000000000000000000000]
speclooptripcount_ln33    (speclooptripcount) [ 00000000000000000000000000000000000000000000000000000000000]
specloopname_ln33         (specloopname     ) [ 00000000000000000000000000000000000000000000000000000000000]
add42_i1                  (fadd             ) [ 00000000000000000000001111111111111111111000000000000000000]
br_ln33                   (br               ) [ 00000000000000000000001111111111111111111000000000000000000]
add57_i2                  (fadd             ) [ 00000000000000000000000000000000000000011000000000000000000]
bitcast_ln41              (bitcast          ) [ 00000000000000000000000000000000000000000000000000000000000]
tmp_3                     (partselect       ) [ 00000000000000000000000000000000000000000000000000000000000]
trunc_ln41                (trunc            ) [ 00000000000000000000000000000000000000000000000000000000000]
icmp_ln41                 (icmp             ) [ 00000000000000000000000000000000000000000000000000000000000]
icmp_ln41_1               (icmp             ) [ 00000000000000000000000000000000000000000000000000000000000]
or_ln41                   (or               ) [ 00000000000000000000000000000000000000000000000000000000000]
tmp_4                     (fcmp             ) [ 00000000000000000000000000000000000000000000000000000000000]
and_ln41                  (and              ) [ 00000000000000000000000000000000000000000000000000000000000]
select_ln41               (select           ) [ 00000000000000000000000000000000000000000000000000000000000]
store_ln40                (store            ) [ 00000000000000000000000000000000000000000000000000000000000]
br_ln22                   (br               ) [ 00000000000000000000001111111111111111111000000000000000000]
h_2                       (load             ) [ 00000000000000000000000000000000000000000000000000000000000]
zext_ln34                 (zext             ) [ 00000000000000000000000000000000000000000000000000000000000]
tmp_s                     (bitconcatenate   ) [ 00000000000000000000000000000000000000000000000000000000000]
sub_ln34                  (sub              ) [ 00000000000000000000000000000000000000000011111111111111111]
zext_ln21                 (zext             ) [ 00000000000000000000000000000000000000000011111111111111111]
icmp_ln21                 (icmp             ) [ 00000000000000000000000000000000000000000111111111111111111]
add_ln21                  (add              ) [ 00000000000000000000000000000000000000000011111111111111111]
br_ln21                   (br               ) [ 00000000000000000000000000000000000000000000000000000000000]
speclooptripcount_ln21    (speclooptripcount) [ 00000000000000000000000000000000000000000000000000000000000]
specloopname_ln21         (specloopname     ) [ 00000000000000000000000000000000000000000000000000000000000]
br_ln22                   (br               ) [ 00000000000000000000000000000000000000000111111111111111111]
ret_ln28                  (ret              ) [ 00000000000000000000000000000000000000000000000000000000000]
w_1                       (phi              ) [ 00000000000000000000000000000000000000000010000000000000000]
zext_ln34_1               (zext             ) [ 00000000000000000000000000000000000000000000000000000000000]
add_ln34                  (add              ) [ 00000000000000000000000000000000000000000000000000000000000]
zext_ln34_2               (zext             ) [ 00000000000000000000000000000000000000000000000000000000000]
output_ftmap_addr         (getelementptr    ) [ 00000000000000000000000000000000000000000001111111111111111]
zext_ln22_1               (zext             ) [ 00000000000000000000000000000000000000000001111111111110000]
icmp_ln22_1               (icmp             ) [ 00000000000000000000000000000000000000000111111111111111111]
add_ln22_1                (add              ) [ 00000000000000000000000000000000000000000111111111111111111]
br_ln22                   (br               ) [ 00000000000000000000000000000000000000000000000000000000000]
store_ln21                (store            ) [ 00000000000000000000000000000000000000000000000000000000000]
br_ln21                   (br               ) [ 00000000000000000000000000000000000000000000000000000000000]
speclooptripcount_ln22    (speclooptripcount) [ 00000000000000000000000000000000000000000000000000000000000]
specloopname_ln22         (specloopname     ) [ 00000000000000000000000000000000000000000000000000000000000]
output_ftmap_load         (load             ) [ 00000000000000000000000000000000000000000000000000000000000]
bitcast_ln34              (bitcast          ) [ 00000000000000000000000000000000000000000111111111111111111]
br_ln25                   (br               ) [ 00000000000000000000000000000000000000000111111111111111111]
f3h                       (phi              ) [ 00000000000000000000000000000000000000000000100000000000000]
add42_lcssa_lcssa21_i     (phi              ) [ 00000000000000000000000000000000000000000000111111111111110]
zext_ln25                 (zext             ) [ 00000000000000000000000000000000000000000000011111111110000]
icmp_ln25                 (icmp             ) [ 00000000000000000000000000000000000000000111111111111111111]
add_ln25                  (add              ) [ 00000000000000000000000000000000000000000111111111111111111]
br_ln25                   (br               ) [ 00000000000000000000000000000000000000000000000000000000000]
speclooptripcount_ln25    (speclooptripcount) [ 00000000000000000000000000000000000000000000000000000000000]
specloopname_ln25         (specloopname     ) [ 00000000000000000000000000000000000000000000000000000000000]
tmp4                      (add              ) [ 00000000000000000000000000000000000000000000000000000000000]
tmp4_cast                 (sext             ) [ 00000000000000000000000000000000000000000000000000000000000]
empty_32                  (add              ) [ 00000000000000000000000000000000000000000000000000000000000]
tmp_12                    (bitselect        ) [ 00000000000000000000000000000000000000000000000000000000000]
icmp_ln84_1               (icmp             ) [ 00000000000000000000000000000000000000000000000000000000000]
tmp_13                    (bitselect        ) [ 00000000000000000000000000000000000000000000000000000000000]
select_ln83_2             (select           ) [ 00000000000000000000000000000000000000000000000000000000000]
or_ln83_1                 (or               ) [ 00000000000000000000000000000000000000000000000000000000000]
yPixelClamped_2           (select           ) [ 00000000000000000000000000000000000000000000000000000000000]
sext_ln26                 (sext             ) [ 00000000000000000000000000000000000000000000011111111110000]
br_ln26                   (br               ) [ 00000000000000000000000000000000000000000111111111111111111]
f3w                       (phi              ) [ 00000000000000000000000000000000000000000000010000000000000]
add42_lcssa20_i           (phi              ) [ 00000000000000000000000000000000000000000111111111111111111]
zext_ln26                 (zext             ) [ 00000000000000000000000000000000000000000000001111111110000]
icmp_ln26_1               (icmp             ) [ 00000000000000000000000000000000000000000111111111111111111]
add_ln26_1                (add              ) [ 00000000000000000000000000000000000000000111111111111111111]
br_ln26                   (br               ) [ 00000000000000000000000000000000000000000000000000000000000]
speclooptripcount_ln26    (speclooptripcount) [ 00000000000000000000000000000000000000000000000000000000000]
specloopname_ln26         (specloopname     ) [ 00000000000000000000000000000000000000000000000000000000000]
add_ln30                  (add              ) [ 00000000000000000000000000000000000000000000000000000000000]
sext_ln30                 (sext             ) [ 00000000000000000000000000000000000000000000000000000000000]
add_ln30_1                (add              ) [ 00000000000000000000000000000000000000000000000000000000000]
tmp_17                    (bitselect        ) [ 00000000000000000000000000000000000000000000000000000000000]
icmp_ln84_3               (icmp             ) [ 00000000000000000000000000000000000000000000000000000000000]
tmp_19                    (bitselect        ) [ 00000000000000000000000000000000000000000000000000000000000]
select_ln83_6             (select           ) [ 00000000000000000000000000000000000000000000000000000000000]
or_ln83_3                 (or               ) [ 00000000000000000000000000000000000000000000000000000000000]
xPixelClamped_2           (select           ) [ 00000000000000000000000000000000000000000000000000000000000]
sext_ln33                 (sext             ) [ 00000000000000000000000000000000000000000000001111111110000]
br_ln33                   (br               ) [ 00000000000000000000000000000000000000000111111111111111111]
br_ln25                   (br               ) [ 00000000000000000000000000000000000000000111111111111111111]
n2_1                      (phi              ) [ 00000000000000000000000000000000000000000000001000000000000]
empty_33                  (phi              ) [ 00000000000000000000000000000000000000000111111111111111111]
zext_ln34_8               (zext             ) [ 00000000000000000000000000000000000000000000000000000000000]
zext_ln34_9               (zext             ) [ 00000000000000000000000000000000000000000000000000000000000]
tmp_16                    (bitconcatenate   ) [ 00000000000000000000000000000000000000000000000000000000000]
zext_ln34_10              (zext             ) [ 00000000000000000000000000000000000000000000000000000000000]
sub_ln34_3                (sub              ) [ 00000000000000000000000000000000000000000000000000000000000]
sext_ln34_3               (sext             ) [ 00000000000000000000000000000000000000000000000000000000000]
add_ln34_4                (add              ) [ 00000000000000000000000000000000000000000000000000000000000]
sext_ln34_4               (sext             ) [ 00000000000000000000000000000000000000000000000000000000000]
trunc_ln34_1              (trunc            ) [ 00000000000000000000000000000000000000000000000000000000000]
p_shl                     (bitconcatenate   ) [ 00000000000000000000000000000000000000000000000000000000000]
sub_ln34_4                (sub              ) [ 00000000000000000000000000000000000000000000000000000000000]
add_ln34_5                (add              ) [ 00000000000000000000000000000000000000000000000000000000000]
zext_ln34_11              (zext             ) [ 00000000000000000000000000000000000000000000000000000000000]
conv2_output_ftmap_addr_1 (getelementptr    ) [ 00000000000000000000000000000000000000000000000100000000000]
tmp_18                    (bitconcatenate   ) [ 00000000000000000000000000000000000000000000000000000000000]
zext_ln34_12              (zext             ) [ 00000000000000000000000000000000000000000000000000000000000]
add_ln34_6                (add              ) [ 00000000000000000000000000000000000000000000000000000000000]
add_ln34_7                (add              ) [ 00000000000000000000000000000000000000000000000000000000000]
zext_ln34_13              (zext             ) [ 00000000000000000000000000000000000000000000000000000000000]
trunc_ln34_2              (trunc            ) [ 00000000000000000000000000000000000000000000000000000000000]
p_shl4                    (bitconcatenate   ) [ 00000000000000000000000000000000000000000000000000000000000]
add_ln34_8                (add              ) [ 00000000000000000000000000000000000000000000000000000000000]
add_ln34_9                (add              ) [ 00000000000000000000000000000000000000000000000000000000000]
zext_ln34_14              (zext             ) [ 00000000000000000000000000000000000000000000000000000000000]
conv3_weights_addr        (getelementptr    ) [ 00000000000000000000000000000000000000000000000100000000000]
icmp_ln33_1               (icmp             ) [ 00000000000000000000000000000000000000000111111111111111111]
add_ln33_1                (add              ) [ 00000000000000000000000000000000000000000111111111111111111]
br_ln33                   (br               ) [ 00000000000000000000000000000000000000000000000000000000000]
br_ln26                   (br               ) [ 00000000000000000000000000000000000000000111111111111111111]
conv3_weights_load        (load             ) [ 00000000000000000000000000000000000000000000000010000000000]
conv2_output_ftmap_load_1 (load             ) [ 00000000000000000000000000000000000000000000000011100000000]
bitcast_ln34_2            (bitcast          ) [ 00000000000000000000000000000000000000000000000001100000000]
mul_i2                    (fmul             ) [ 00000000000000000000000000000000000000000000000000011110000]
speclooptripcount_ln33    (speclooptripcount) [ 00000000000000000000000000000000000000000000000000000000000]
specloopname_ln33         (specloopname     ) [ 00000000000000000000000000000000000000000000000000000000000]
add42_i2                  (fadd             ) [ 00000000000000000000000000000000000000000111111111111111111]
br_ln33                   (br               ) [ 00000000000000000000000000000000000000000111111111111111111]
add57_i1                  (fadd             ) [ 00000000000000000000000000000000000000000000000000000000001]
bitcast_ln40              (bitcast          ) [ 00000000000000000000000000000000000000000000000000000000000]
store_ln40                (store            ) [ 00000000000000000000000000000000000000000000000000000000000]
br_ln22                   (br               ) [ 00000000000000000000000000000000000000000111111111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_ftmap">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_ftmap"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="conv1_weights">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_weights"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="conv1_biases">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_biases"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="conv2_weights">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_weights"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="conv2_biases">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_biases"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="conv3_weights">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv3_weights"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="conv3_biases">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv3_biases"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="output_ftmap">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_ftmap"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="conv1_output_ftmap">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_output_ftmap"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="conv2_output_ftmap">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_output_ftmap"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i15.i7.i8"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i7.i3"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i22.i14.i8"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i13.i10.i3"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i10.i32"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i16.i8.i8"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i14.i6.i8"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i5.i6"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i21.i13.i8"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i6.i2"/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i8.i2"/></StgValue>
</bind>
</comp>

<comp id="156" class="1004" name="n1_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="1" slack="0"/>
<pin id="158" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="n1/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="n2_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="1" slack="0"/>
<pin id="162" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="n2/2 "/>
</bind>
</comp>

<comp id="164" class="1004" name="h_1_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="1" slack="0"/>
<pin id="166" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="h_1/22 "/>
</bind>
</comp>

<comp id="168" class="1004" name="conv3_biases_read_read_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="32" slack="0"/>
<pin id="170" dir="0" index="1" bw="32" slack="0"/>
<pin id="171" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv3_biases_read/22 "/>
</bind>
</comp>

<comp id="174" class="1004" name="conv1_biases_addr_gep_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="32" slack="0"/>
<pin id="176" dir="0" index="1" bw="1" slack="0"/>
<pin id="177" dir="0" index="2" bw="7" slack="0"/>
<pin id="178" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv1_biases_addr/2 "/>
</bind>
</comp>

<comp id="181" class="1004" name="grp_access_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="6" slack="0"/>
<pin id="183" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="184" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="185" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv1_biases_load/2 "/>
</bind>
</comp>

<comp id="187" class="1004" name="conv1_output_ftmap_addr_gep_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="32" slack="0"/>
<pin id="189" dir="0" index="1" bw="1" slack="0"/>
<pin id="190" dir="0" index="2" bw="22" slack="0"/>
<pin id="191" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv1_output_ftmap_addr/5 "/>
</bind>
</comp>

<comp id="194" class="1004" name="grp_access_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="22" slack="0"/>
<pin id="196" dir="0" index="1" bw="32" slack="0"/>
<pin id="197" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="198" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="conv1_output_ftmap_load/5 store_ln41/21 conv1_output_ftmap_load_1/27 "/>
</bind>
</comp>

<comp id="200" class="1004" name="conv1_weights_addr_gep_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="32" slack="0"/>
<pin id="202" dir="0" index="1" bw="1" slack="0"/>
<pin id="203" dir="0" index="2" bw="13" slack="0"/>
<pin id="204" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv1_weights_addr/8 "/>
</bind>
</comp>

<comp id="207" class="1004" name="input_ftmap_addr_gep_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="32" slack="0"/>
<pin id="209" dir="0" index="1" bw="1" slack="0"/>
<pin id="210" dir="0" index="2" bw="16" slack="0"/>
<pin id="211" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_ftmap_addr/8 "/>
</bind>
</comp>

<comp id="214" class="1004" name="grp_access_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="13" slack="0"/>
<pin id="216" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="217" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="218" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv1_weights_load/8 "/>
</bind>
</comp>

<comp id="220" class="1004" name="grp_access_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="16" slack="0"/>
<pin id="222" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="223" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="224" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_ftmap_load/8 "/>
</bind>
</comp>

<comp id="226" class="1004" name="conv2_biases_addr_gep_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="32" slack="0"/>
<pin id="228" dir="0" index="1" bw="1" slack="0"/>
<pin id="229" dir="0" index="2" bw="6" slack="0"/>
<pin id="230" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv2_biases_addr/22 "/>
</bind>
</comp>

<comp id="233" class="1004" name="grp_access_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="5" slack="0"/>
<pin id="235" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="236" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="237" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv2_biases_load/22 "/>
</bind>
</comp>

<comp id="239" class="1004" name="conv2_output_ftmap_addr_gep_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="32" slack="0"/>
<pin id="241" dir="0" index="1" bw="1" slack="0"/>
<pin id="242" dir="0" index="2" bw="21" slack="0"/>
<pin id="243" dir="1" index="3" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv2_output_ftmap_addr/25 "/>
</bind>
</comp>

<comp id="246" class="1004" name="grp_access_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="21" slack="0"/>
<pin id="248" dir="0" index="1" bw="32" slack="0"/>
<pin id="249" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="250" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="conv2_output_ftmap_load/25 store_ln40/40 conv2_output_ftmap_load_1/46 "/>
</bind>
</comp>

<comp id="252" class="1004" name="conv1_output_ftmap_addr_1_gep_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="32" slack="0"/>
<pin id="254" dir="0" index="1" bw="1" slack="0"/>
<pin id="255" dir="0" index="2" bw="22" slack="0"/>
<pin id="256" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv1_output_ftmap_addr_1/27 "/>
</bind>
</comp>

<comp id="259" class="1004" name="conv2_weights_addr_gep_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="32" slack="0"/>
<pin id="261" dir="0" index="1" bw="1" slack="0"/>
<pin id="262" dir="0" index="2" bw="11" slack="0"/>
<pin id="263" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv2_weights_addr/27 "/>
</bind>
</comp>

<comp id="266" class="1004" name="grp_access_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="11" slack="0"/>
<pin id="268" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="269" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="270" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv2_weights_load/27 "/>
</bind>
</comp>

<comp id="273" class="1004" name="output_ftmap_addr_gep_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="32" slack="0"/>
<pin id="275" dir="0" index="1" bw="1" slack="0"/>
<pin id="276" dir="0" index="2" bw="16" slack="0"/>
<pin id="277" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_ftmap_addr/42 "/>
</bind>
</comp>

<comp id="280" class="1004" name="grp_access_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="16" slack="0"/>
<pin id="282" dir="0" index="1" bw="32" slack="0"/>
<pin id="283" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="284" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="output_ftmap_load/42 store_ln40/58 "/>
</bind>
</comp>

<comp id="286" class="1004" name="conv2_output_ftmap_addr_1_gep_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="32" slack="0"/>
<pin id="288" dir="0" index="1" bw="1" slack="0"/>
<pin id="289" dir="0" index="2" bw="21" slack="0"/>
<pin id="290" dir="1" index="3" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv2_output_ftmap_addr_1/46 "/>
</bind>
</comp>

<comp id="293" class="1004" name="conv3_weights_addr_gep_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="32" slack="0"/>
<pin id="295" dir="0" index="1" bw="1" slack="0"/>
<pin id="296" dir="0" index="2" bw="10" slack="0"/>
<pin id="297" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv3_weights_addr/46 "/>
</bind>
</comp>

<comp id="300" class="1004" name="grp_access_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="10" slack="0"/>
<pin id="302" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="303" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="304" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv3_weights_load/46 "/>
</bind>
</comp>

<comp id="307" class="1005" name="h_reg_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="8" slack="1"/>
<pin id="309" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="h (phireg) "/>
</bind>
</comp>

<comp id="311" class="1004" name="h_phi_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="8" slack="0"/>
<pin id="313" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="314" dir="0" index="2" bw="1" slack="1"/>
<pin id="315" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="316" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="h/4 "/>
</bind>
</comp>

<comp id="319" class="1005" name="w_reg_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="8" slack="1"/>
<pin id="321" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="w (phireg) "/>
</bind>
</comp>

<comp id="323" class="1004" name="w_phi_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="8" slack="0"/>
<pin id="325" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="326" dir="0" index="2" bw="1" slack="1"/>
<pin id="327" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="328" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="w/5 "/>
</bind>
</comp>

<comp id="330" class="1005" name="f1h_reg_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="4" slack="1"/>
<pin id="332" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="f1h (phireg) "/>
</bind>
</comp>

<comp id="334" class="1004" name="f1h_phi_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="4" slack="0"/>
<pin id="336" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="337" dir="0" index="2" bw="1" slack="1"/>
<pin id="338" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="339" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="f1h/7 "/>
</bind>
</comp>

<comp id="341" class="1005" name="add42_lcssa_lcssa29_i_reg_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="32" slack="1"/>
<pin id="343" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add42_lcssa_lcssa29_i (phireg) "/>
</bind>
</comp>

<comp id="344" class="1004" name="add42_lcssa_lcssa29_i_phi_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="32" slack="1"/>
<pin id="346" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="347" dir="0" index="2" bw="32" slack="1"/>
<pin id="348" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="349" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="add42_lcssa_lcssa29_i/7 "/>
</bind>
</comp>

<comp id="351" class="1005" name="f1w_reg_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="4" slack="1"/>
<pin id="353" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="f1w (phireg) "/>
</bind>
</comp>

<comp id="355" class="1004" name="f1w_phi_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="4" slack="0"/>
<pin id="357" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="358" dir="0" index="2" bw="1" slack="1"/>
<pin id="359" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="360" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="f1w/8 "/>
</bind>
</comp>

<comp id="362" class="1005" name="add42_lcssa28_i_reg_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="32" slack="1"/>
<pin id="364" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add42_lcssa28_i (phireg) "/>
</bind>
</comp>

<comp id="366" class="1004" name="add42_lcssa28_i_phi_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="32" slack="1"/>
<pin id="368" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="369" dir="0" index="2" bw="32" slack="1"/>
<pin id="370" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="371" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="add42_lcssa28_i/8 "/>
</bind>
</comp>

<comp id="374" class="1005" name="h_4_reg_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="8" slack="1"/>
<pin id="376" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="h_4 (phireg) "/>
</bind>
</comp>

<comp id="378" class="1004" name="h_4_phi_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="8" slack="0"/>
<pin id="380" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="381" dir="0" index="2" bw="1" slack="1"/>
<pin id="382" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="383" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="h_4/24 "/>
</bind>
</comp>

<comp id="385" class="1005" name="w_3_reg_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="8" slack="1"/>
<pin id="387" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="w_3 (phireg) "/>
</bind>
</comp>

<comp id="389" class="1004" name="w_3_phi_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="8" slack="0"/>
<pin id="391" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="392" dir="0" index="2" bw="1" slack="1"/>
<pin id="393" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="394" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="w_3/25 "/>
</bind>
</comp>

<comp id="396" class="1005" name="n1_1_reg_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="7" slack="1"/>
<pin id="398" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="n1_1 (phireg) "/>
</bind>
</comp>

<comp id="400" class="1004" name="n1_1_phi_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="7" slack="0"/>
<pin id="402" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="403" dir="0" index="2" bw="1" slack="1"/>
<pin id="404" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="405" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="n1_1/27 "/>
</bind>
</comp>

<comp id="407" class="1005" name="add4227_i_reg_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="32" slack="1"/>
<pin id="409" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="add4227_i (phireg) "/>
</bind>
</comp>

<comp id="410" class="1004" name="add4227_i_phi_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="32" slack="1"/>
<pin id="412" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="413" dir="0" index="2" bw="32" slack="1"/>
<pin id="414" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="415" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="add4227_i/27 "/>
</bind>
</comp>

<comp id="417" class="1005" name="w_1_reg_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="8" slack="1"/>
<pin id="419" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="w_1 (phireg) "/>
</bind>
</comp>

<comp id="421" class="1004" name="w_1_phi_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="8" slack="0"/>
<pin id="423" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="424" dir="0" index="2" bw="1" slack="1"/>
<pin id="425" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="426" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="w_1/42 "/>
</bind>
</comp>

<comp id="428" class="1005" name="f3h_reg_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="3" slack="1"/>
<pin id="430" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="f3h (phireg) "/>
</bind>
</comp>

<comp id="432" class="1004" name="f3h_phi_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="3" slack="0"/>
<pin id="434" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="435" dir="0" index="2" bw="1" slack="1"/>
<pin id="436" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="437" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="f3h/44 "/>
</bind>
</comp>

<comp id="439" class="1005" name="add42_lcssa_lcssa21_i_reg_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="32" slack="1"/>
<pin id="441" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add42_lcssa_lcssa21_i (phireg) "/>
</bind>
</comp>

<comp id="442" class="1004" name="add42_lcssa_lcssa21_i_phi_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="32" slack="1"/>
<pin id="444" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="445" dir="0" index="2" bw="32" slack="1"/>
<pin id="446" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="447" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="add42_lcssa_lcssa21_i/44 "/>
</bind>
</comp>

<comp id="449" class="1005" name="f3w_reg_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="3" slack="1"/>
<pin id="451" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="f3w (phireg) "/>
</bind>
</comp>

<comp id="453" class="1004" name="f3w_phi_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="3" slack="0"/>
<pin id="455" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="456" dir="0" index="2" bw="1" slack="1"/>
<pin id="457" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="458" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="f3w/45 "/>
</bind>
</comp>

<comp id="460" class="1005" name="add42_lcssa20_i_reg_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="32" slack="1"/>
<pin id="462" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add42_lcssa20_i (phireg) "/>
</bind>
</comp>

<comp id="464" class="1004" name="add42_lcssa20_i_phi_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="32" slack="1"/>
<pin id="466" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="467" dir="0" index="2" bw="32" slack="1"/>
<pin id="468" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="469" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="add42_lcssa20_i/45 "/>
</bind>
</comp>

<comp id="472" class="1005" name="n2_1_reg_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="6" slack="1"/>
<pin id="474" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="n2_1 (phireg) "/>
</bind>
</comp>

<comp id="476" class="1004" name="n2_1_phi_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="6" slack="0"/>
<pin id="478" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="479" dir="0" index="2" bw="1" slack="1"/>
<pin id="480" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="481" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="n2_1/46 "/>
</bind>
</comp>

<comp id="483" class="1005" name="empty_33_reg_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="32" slack="1"/>
<pin id="485" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="empty_33 (phireg) "/>
</bind>
</comp>

<comp id="487" class="1004" name="empty_33_phi_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="32" slack="1"/>
<pin id="489" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="490" dir="0" index="2" bw="32" slack="1"/>
<pin id="491" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="492" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="empty_33/46 "/>
</bind>
</comp>

<comp id="495" class="1004" name="grp_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="32" slack="0"/>
<pin id="497" dir="0" index="1" bw="32" slack="1"/>
<pin id="498" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add57_i/7 add42_i/13 add57_i2/27 add42_i1/32 add57_i1/44 add42_i2/51 "/>
</bind>
</comp>

<comp id="505" class="1004" name="grp_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="32" slack="0"/>
<pin id="507" dir="0" index="1" bw="32" slack="0"/>
<pin id="508" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul_i/10 mul_i1/29 mul_i2/48 "/>
</bind>
</comp>

<comp id="509" class="1004" name="grp_fu_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="32" slack="1"/>
<pin id="511" dir="0" index="1" bw="32" slack="0"/>
<pin id="512" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_2/20 tmp_4/39 "/>
</bind>
</comp>

<comp id="514" class="1005" name="reg_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="32" slack="1"/>
<pin id="516" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="conv1_output_ftmap_load conv1_output_ftmap_load_1 "/>
</bind>
</comp>

<comp id="520" class="1005" name="reg_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="32" slack="1"/>
<pin id="522" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_i mul_i1 mul_i2 "/>
</bind>
</comp>

<comp id="525" class="1005" name="reg_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="32" slack="1"/>
<pin id="527" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add42_i add42_i1 add42_i2 "/>
</bind>
</comp>

<comp id="532" class="1005" name="reg_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="32" slack="1"/>
<pin id="534" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add57_i add57_i2 add57_i1 "/>
</bind>
</comp>

<comp id="537" class="1005" name="reg_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="32" slack="1"/>
<pin id="539" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="conv2_output_ftmap_load conv2_output_ftmap_load_1 "/>
</bind>
</comp>

<comp id="543" class="1004" name="store_ln18_store_fu_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="1" slack="0"/>
<pin id="545" dir="0" index="1" bw="7" slack="0"/>
<pin id="546" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln18/1 "/>
</bind>
</comp>

<comp id="548" class="1004" name="n1_2_load_fu_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="7" slack="1"/>
<pin id="550" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="n1_2/2 "/>
</bind>
</comp>

<comp id="551" class="1004" name="zext_ln18_fu_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="7" slack="0"/>
<pin id="553" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln18/2 "/>
</bind>
</comp>

<comp id="556" class="1004" name="n1_cast14_fu_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="7" slack="0"/>
<pin id="558" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="n1_cast14/2 "/>
</bind>
</comp>

<comp id="560" class="1004" name="n1_cast_fu_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="7" slack="0"/>
<pin id="562" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="n1_cast/2 "/>
</bind>
</comp>

<comp id="564" class="1004" name="tmp_5_fu_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="15" slack="0"/>
<pin id="566" dir="0" index="1" bw="7" slack="0"/>
<pin id="567" dir="0" index="2" bw="1" slack="0"/>
<pin id="568" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_5/2 "/>
</bind>
</comp>

<comp id="572" class="1004" name="tmp_5_cast_fu_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="15" slack="0"/>
<pin id="574" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_5_cast/2 "/>
</bind>
</comp>

<comp id="576" class="1004" name="empty_fu_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="15" slack="0"/>
<pin id="578" dir="0" index="1" bw="7" slack="0"/>
<pin id="579" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="empty/2 "/>
</bind>
</comp>

<comp id="582" class="1004" name="sext_ln35_fu_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="16" slack="0"/>
<pin id="584" dir="1" index="1" bw="17" slack="2"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln35/2 "/>
</bind>
</comp>

<comp id="586" class="1004" name="tmp_6_fu_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="10" slack="0"/>
<pin id="588" dir="0" index="1" bw="7" slack="0"/>
<pin id="589" dir="0" index="2" bw="1" slack="0"/>
<pin id="590" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_6/2 "/>
</bind>
</comp>

<comp id="594" class="1004" name="zext_ln35_fu_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="10" slack="0"/>
<pin id="596" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln35/2 "/>
</bind>
</comp>

<comp id="598" class="1004" name="add_ln35_fu_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="10" slack="0"/>
<pin id="600" dir="0" index="1" bw="7" slack="0"/>
<pin id="601" dir="1" index="2" bw="11" slack="5"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln35/2 "/>
</bind>
</comp>

<comp id="604" class="1004" name="icmp_ln18_fu_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="7" slack="0"/>
<pin id="606" dir="0" index="1" bw="7" slack="0"/>
<pin id="607" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln18/2 "/>
</bind>
</comp>

<comp id="610" class="1004" name="add_ln18_fu_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="7" slack="0"/>
<pin id="612" dir="0" index="1" bw="1" slack="0"/>
<pin id="613" dir="1" index="2" bw="7" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln18/2 "/>
</bind>
</comp>

<comp id="616" class="1004" name="store_ln17_store_fu_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="1" slack="0"/>
<pin id="618" dir="0" index="1" bw="6" slack="0"/>
<pin id="619" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln17/2 "/>
</bind>
</comp>

<comp id="621" class="1004" name="empty_19_fu_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="32" slack="0"/>
<pin id="623" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="empty_19/3 "/>
</bind>
</comp>

<comp id="625" class="1004" name="h_cast_fu_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="8" slack="0"/>
<pin id="627" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="h_cast/4 "/>
</bind>
</comp>

<comp id="629" class="1004" name="empty_20_fu_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="16" slack="2"/>
<pin id="631" dir="0" index="1" bw="8" slack="0"/>
<pin id="632" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_20/4 "/>
</bind>
</comp>

<comp id="634" class="1004" name="p_cast16_fu_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="17" slack="0"/>
<pin id="636" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_cast16/4 "/>
</bind>
</comp>

<comp id="638" class="1004" name="empty_21_fu_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="17" slack="0"/>
<pin id="640" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_21/4 "/>
</bind>
</comp>

<comp id="642" class="1004" name="p_shl2_fu_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="22" slack="0"/>
<pin id="644" dir="0" index="1" bw="14" slack="0"/>
<pin id="645" dir="0" index="2" bw="1" slack="0"/>
<pin id="646" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl2/4 "/>
</bind>
</comp>

<comp id="650" class="1004" name="empty_22_fu_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="22" slack="0"/>
<pin id="652" dir="0" index="1" bw="17" slack="0"/>
<pin id="653" dir="1" index="2" bw="22" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="empty_22/4 "/>
</bind>
</comp>

<comp id="656" class="1004" name="zext_ln22_fu_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="8" slack="0"/>
<pin id="658" dir="1" index="1" bw="10" slack="3"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln22/4 "/>
</bind>
</comp>

<comp id="660" class="1004" name="icmp_ln22_fu_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="8" slack="0"/>
<pin id="662" dir="0" index="1" bw="1" slack="0"/>
<pin id="663" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln22/4 "/>
</bind>
</comp>

<comp id="666" class="1004" name="add_ln22_fu_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="8" slack="0"/>
<pin id="668" dir="0" index="1" bw="1" slack="0"/>
<pin id="669" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln22/4 "/>
</bind>
</comp>

<comp id="672" class="1004" name="store_ln18_store_fu_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="7" slack="2"/>
<pin id="674" dir="0" index="1" bw="7" slack="3"/>
<pin id="675" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln18/4 "/>
</bind>
</comp>

<comp id="676" class="1004" name="w_cast_fu_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="8" slack="0"/>
<pin id="678" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="w_cast/5 "/>
</bind>
</comp>

<comp id="680" class="1004" name="empty_23_fu_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="22" slack="1"/>
<pin id="682" dir="0" index="1" bw="8" slack="0"/>
<pin id="683" dir="1" index="2" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_23/5 "/>
</bind>
</comp>

<comp id="685" class="1004" name="p_cast29_fu_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="22" slack="0"/>
<pin id="687" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast29/5 "/>
</bind>
</comp>

<comp id="690" class="1004" name="zext_ln23_fu_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="8" slack="0"/>
<pin id="692" dir="1" index="1" bw="10" slack="3"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln23/5 "/>
</bind>
</comp>

<comp id="694" class="1004" name="icmp_ln23_fu_694">
<pin_list>
<pin id="695" dir="0" index="0" bw="8" slack="0"/>
<pin id="696" dir="0" index="1" bw="1" slack="0"/>
<pin id="697" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln23/5 "/>
</bind>
</comp>

<comp id="700" class="1004" name="add_ln23_fu_700">
<pin_list>
<pin id="701" dir="0" index="0" bw="8" slack="0"/>
<pin id="702" dir="0" index="1" bw="1" slack="0"/>
<pin id="703" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln23/5 "/>
</bind>
</comp>

<comp id="706" class="1004" name="zext_ln35_1_fu_706">
<pin_list>
<pin id="707" dir="0" index="0" bw="4" slack="0"/>
<pin id="708" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln35_1/7 "/>
</bind>
</comp>

<comp id="710" class="1004" name="add_ln35_1_fu_710">
<pin_list>
<pin id="711" dir="0" index="0" bw="11" slack="5"/>
<pin id="712" dir="0" index="1" bw="4" slack="0"/>
<pin id="713" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln35_1/7 "/>
</bind>
</comp>

<comp id="715" class="1004" name="zext_ln35_2_fu_715">
<pin_list>
<pin id="716" dir="0" index="0" bw="11" slack="0"/>
<pin id="717" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln35_2/7 "/>
</bind>
</comp>

<comp id="719" class="1004" name="trunc_ln35_fu_719">
<pin_list>
<pin id="720" dir="0" index="0" bw="11" slack="0"/>
<pin id="721" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln35/7 "/>
</bind>
</comp>

<comp id="723" class="1004" name="p_shl3_fu_723">
<pin_list>
<pin id="724" dir="0" index="0" bw="13" slack="0"/>
<pin id="725" dir="0" index="1" bw="10" slack="0"/>
<pin id="726" dir="0" index="2" bw="1" slack="0"/>
<pin id="727" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl3/7 "/>
</bind>
</comp>

<comp id="731" class="1004" name="add_ln35_2_fu_731">
<pin_list>
<pin id="732" dir="0" index="0" bw="13" slack="0"/>
<pin id="733" dir="0" index="1" bw="11" slack="0"/>
<pin id="734" dir="1" index="2" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln35_2/7 "/>
</bind>
</comp>

<comp id="737" class="1004" name="icmp_ln26_fu_737">
<pin_list>
<pin id="738" dir="0" index="0" bw="4" slack="0"/>
<pin id="739" dir="0" index="1" bw="4" slack="0"/>
<pin id="740" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln26/7 "/>
</bind>
</comp>

<comp id="743" class="1004" name="add_ln26_fu_743">
<pin_list>
<pin id="744" dir="0" index="0" bw="4" slack="0"/>
<pin id="745" dir="0" index="1" bw="1" slack="0"/>
<pin id="746" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26/7 "/>
</bind>
</comp>

<comp id="749" class="1004" name="tmp_fu_749">
<pin_list>
<pin id="750" dir="0" index="0" bw="4" slack="0"/>
<pin id="751" dir="0" index="1" bw="3" slack="0"/>
<pin id="752" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp/7 "/>
</bind>
</comp>

<comp id="755" class="1004" name="tmp_cast_fu_755">
<pin_list>
<pin id="756" dir="0" index="0" bw="4" slack="0"/>
<pin id="757" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_cast/7 "/>
</bind>
</comp>

<comp id="759" class="1004" name="empty_24_fu_759">
<pin_list>
<pin id="760" dir="0" index="0" bw="4" slack="0"/>
<pin id="761" dir="0" index="1" bw="8" slack="3"/>
<pin id="762" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_24/7 "/>
</bind>
</comp>

<comp id="764" class="1004" name="tmp_9_fu_764">
<pin_list>
<pin id="765" dir="0" index="0" bw="1" slack="0"/>
<pin id="766" dir="0" index="1" bw="10" slack="0"/>
<pin id="767" dir="0" index="2" bw="5" slack="0"/>
<pin id="768" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_9/7 "/>
</bind>
</comp>

<comp id="772" class="1004" name="icmp_ln84_fu_772">
<pin_list>
<pin id="773" dir="0" index="0" bw="10" slack="0"/>
<pin id="774" dir="0" index="1" bw="9" slack="0"/>
<pin id="775" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln84/7 "/>
</bind>
</comp>

<comp id="778" class="1004" name="sext_ln84_fu_778">
<pin_list>
<pin id="779" dir="0" index="0" bw="4" slack="0"/>
<pin id="780" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln84/7 "/>
</bind>
</comp>

<comp id="782" class="1004" name="add_ln84_fu_782">
<pin_list>
<pin id="783" dir="0" index="0" bw="4" slack="0"/>
<pin id="784" dir="0" index="1" bw="8" slack="3"/>
<pin id="785" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln84/7 "/>
</bind>
</comp>

<comp id="788" class="1004" name="select_ln83_fu_788">
<pin_list>
<pin id="789" dir="0" index="0" bw="1" slack="0"/>
<pin id="790" dir="0" index="1" bw="1" slack="0"/>
<pin id="791" dir="0" index="2" bw="2" slack="0"/>
<pin id="792" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln83/7 "/>
</bind>
</comp>

<comp id="796" class="1004" name="or_ln83_fu_796">
<pin_list>
<pin id="797" dir="0" index="0" bw="1" slack="0"/>
<pin id="798" dir="0" index="1" bw="1" slack="0"/>
<pin id="799" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln83/7 "/>
</bind>
</comp>

<comp id="802" class="1004" name="yPixelClamped_1_fu_802">
<pin_list>
<pin id="803" dir="0" index="0" bw="1" slack="0"/>
<pin id="804" dir="0" index="1" bw="2" slack="0"/>
<pin id="805" dir="0" index="2" bw="8" slack="0"/>
<pin id="806" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="yPixelClamped_1/7 "/>
</bind>
</comp>

<comp id="810" class="1004" name="zext_ln35_3_fu_810">
<pin_list>
<pin id="811" dir="0" index="0" bw="8" slack="0"/>
<pin id="812" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln35_3/7 "/>
</bind>
</comp>

<comp id="814" class="1004" name="tmp_10_fu_814">
<pin_list>
<pin id="815" dir="0" index="0" bw="16" slack="0"/>
<pin id="816" dir="0" index="1" bw="8" slack="0"/>
<pin id="817" dir="0" index="2" bw="1" slack="0"/>
<pin id="818" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_10/7 "/>
</bind>
</comp>

<comp id="822" class="1004" name="sub_ln35_fu_822">
<pin_list>
<pin id="823" dir="0" index="0" bw="16" slack="0"/>
<pin id="824" dir="0" index="1" bw="8" slack="0"/>
<pin id="825" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln35/7 "/>
</bind>
</comp>

<comp id="828" class="1004" name="zext_ln35_4_fu_828">
<pin_list>
<pin id="829" dir="0" index="0" bw="4" slack="0"/>
<pin id="830" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln35_4/8 "/>
</bind>
</comp>

<comp id="832" class="1004" name="add_ln35_3_fu_832">
<pin_list>
<pin id="833" dir="0" index="0" bw="13" slack="1"/>
<pin id="834" dir="0" index="1" bw="4" slack="0"/>
<pin id="835" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln35_3/8 "/>
</bind>
</comp>

<comp id="837" class="1004" name="zext_ln35_5_fu_837">
<pin_list>
<pin id="838" dir="0" index="0" bw="13" slack="0"/>
<pin id="839" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln35_5/8 "/>
</bind>
</comp>

<comp id="842" class="1004" name="icmp_ln27_fu_842">
<pin_list>
<pin id="843" dir="0" index="0" bw="4" slack="0"/>
<pin id="844" dir="0" index="1" bw="4" slack="0"/>
<pin id="845" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln27/8 "/>
</bind>
</comp>

<comp id="848" class="1004" name="add_ln27_fu_848">
<pin_list>
<pin id="849" dir="0" index="0" bw="4" slack="0"/>
<pin id="850" dir="0" index="1" bw="1" slack="0"/>
<pin id="851" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln27/8 "/>
</bind>
</comp>

<comp id="854" class="1004" name="add_ln31_fu_854">
<pin_list>
<pin id="855" dir="0" index="0" bw="4" slack="0"/>
<pin id="856" dir="0" index="1" bw="3" slack="0"/>
<pin id="857" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln31/8 "/>
</bind>
</comp>

<comp id="860" class="1004" name="sext_ln31_fu_860">
<pin_list>
<pin id="861" dir="0" index="0" bw="4" slack="0"/>
<pin id="862" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln31/8 "/>
</bind>
</comp>

<comp id="864" class="1004" name="add_ln31_1_fu_864">
<pin_list>
<pin id="865" dir="0" index="0" bw="4" slack="0"/>
<pin id="866" dir="0" index="1" bw="8" slack="3"/>
<pin id="867" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln31_1/8 "/>
</bind>
</comp>

<comp id="869" class="1004" name="tmp_14_fu_869">
<pin_list>
<pin id="870" dir="0" index="0" bw="1" slack="0"/>
<pin id="871" dir="0" index="1" bw="10" slack="0"/>
<pin id="872" dir="0" index="2" bw="5" slack="0"/>
<pin id="873" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_14/8 "/>
</bind>
</comp>

<comp id="877" class="1004" name="icmp_ln84_2_fu_877">
<pin_list>
<pin id="878" dir="0" index="0" bw="10" slack="0"/>
<pin id="879" dir="0" index="1" bw="9" slack="0"/>
<pin id="880" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln84_2/8 "/>
</bind>
</comp>

<comp id="883" class="1004" name="tmp_15_fu_883">
<pin_list>
<pin id="884" dir="0" index="0" bw="1" slack="0"/>
<pin id="885" dir="0" index="1" bw="10" slack="0"/>
<pin id="886" dir="0" index="2" bw="5" slack="0"/>
<pin id="887" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_15/8 "/>
</bind>
</comp>

<comp id="891" class="1004" name="select_ln83_4_fu_891">
<pin_list>
<pin id="892" dir="0" index="0" bw="1" slack="0"/>
<pin id="893" dir="0" index="1" bw="1" slack="0"/>
<pin id="894" dir="0" index="2" bw="9" slack="0"/>
<pin id="895" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln83_4/8 "/>
</bind>
</comp>

<comp id="899" class="1004" name="or_ln83_2_fu_899">
<pin_list>
<pin id="900" dir="0" index="0" bw="1" slack="0"/>
<pin id="901" dir="0" index="1" bw="1" slack="0"/>
<pin id="902" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln83_2/8 "/>
</bind>
</comp>

<comp id="905" class="1004" name="xPixelClamped_1_fu_905">
<pin_list>
<pin id="906" dir="0" index="0" bw="1" slack="0"/>
<pin id="907" dir="0" index="1" bw="9" slack="0"/>
<pin id="908" dir="0" index="2" bw="10" slack="0"/>
<pin id="909" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="xPixelClamped_1/8 "/>
</bind>
</comp>

<comp id="913" class="1004" name="sext_ln35_1_fu_913">
<pin_list>
<pin id="914" dir="0" index="0" bw="10" slack="0"/>
<pin id="915" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln35_1/8 "/>
</bind>
</comp>

<comp id="917" class="1004" name="add_ln35_4_fu_917">
<pin_list>
<pin id="918" dir="0" index="0" bw="16" slack="1"/>
<pin id="919" dir="0" index="1" bw="10" slack="0"/>
<pin id="920" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln35_4/8 "/>
</bind>
</comp>

<comp id="922" class="1004" name="zext_ln35_6_fu_922">
<pin_list>
<pin id="923" dir="0" index="0" bw="16" slack="0"/>
<pin id="924" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln35_6/8 "/>
</bind>
</comp>

<comp id="927" class="1004" name="bitcast_ln35_fu_927">
<pin_list>
<pin id="928" dir="0" index="0" bw="32" slack="1"/>
<pin id="929" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln35/10 "/>
</bind>
</comp>

<comp id="931" class="1004" name="bitcast_ln35_1_fu_931">
<pin_list>
<pin id="932" dir="0" index="0" bw="32" slack="1"/>
<pin id="933" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln35_1/10 "/>
</bind>
</comp>

<comp id="935" class="1004" name="bitcast_ln42_fu_935">
<pin_list>
<pin id="936" dir="0" index="0" bw="32" slack="2"/>
<pin id="937" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln42/21 "/>
</bind>
</comp>

<comp id="939" class="1004" name="tmp_1_fu_939">
<pin_list>
<pin id="940" dir="0" index="0" bw="8" slack="0"/>
<pin id="941" dir="0" index="1" bw="32" slack="0"/>
<pin id="942" dir="0" index="2" bw="6" slack="0"/>
<pin id="943" dir="0" index="3" bw="6" slack="0"/>
<pin id="944" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/21 "/>
</bind>
</comp>

<comp id="949" class="1004" name="trunc_ln42_fu_949">
<pin_list>
<pin id="950" dir="0" index="0" bw="32" slack="0"/>
<pin id="951" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln42/21 "/>
</bind>
</comp>

<comp id="953" class="1004" name="icmp_ln42_fu_953">
<pin_list>
<pin id="954" dir="0" index="0" bw="8" slack="0"/>
<pin id="955" dir="0" index="1" bw="1" slack="0"/>
<pin id="956" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln42/21 "/>
</bind>
</comp>

<comp id="959" class="1004" name="icmp_ln42_1_fu_959">
<pin_list>
<pin id="960" dir="0" index="0" bw="23" slack="0"/>
<pin id="961" dir="0" index="1" bw="1" slack="0"/>
<pin id="962" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln42_1/21 "/>
</bind>
</comp>

<comp id="965" class="1004" name="or_ln42_fu_965">
<pin_list>
<pin id="966" dir="0" index="0" bw="1" slack="0"/>
<pin id="967" dir="0" index="1" bw="1" slack="0"/>
<pin id="968" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln42/21 "/>
</bind>
</comp>

<comp id="971" class="1004" name="and_ln42_fu_971">
<pin_list>
<pin id="972" dir="0" index="0" bw="1" slack="0"/>
<pin id="973" dir="0" index="1" bw="1" slack="0"/>
<pin id="974" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln42/21 "/>
</bind>
</comp>

<comp id="977" class="1004" name="select_ln42_fu_977">
<pin_list>
<pin id="978" dir="0" index="0" bw="1" slack="0"/>
<pin id="979" dir="0" index="1" bw="32" slack="0"/>
<pin id="980" dir="0" index="2" bw="32" slack="2"/>
<pin id="981" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln42/21 "/>
</bind>
</comp>

<comp id="986" class="1004" name="n2_2_load_fu_986">
<pin_list>
<pin id="987" dir="0" index="0" bw="6" slack="1"/>
<pin id="988" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="n2_2/22 "/>
</bind>
</comp>

<comp id="989" class="1004" name="trunc_ln17_fu_989">
<pin_list>
<pin id="990" dir="0" index="0" bw="6" slack="0"/>
<pin id="991" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln17/22 "/>
</bind>
</comp>

<comp id="993" class="1004" name="zext_ln17_fu_993">
<pin_list>
<pin id="994" dir="0" index="0" bw="6" slack="0"/>
<pin id="995" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln17/22 "/>
</bind>
</comp>

<comp id="998" class="1004" name="n2_cast_fu_998">
<pin_list>
<pin id="999" dir="0" index="0" bw="6" slack="0"/>
<pin id="1000" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="n2_cast/22 "/>
</bind>
</comp>

<comp id="1002" class="1004" name="tmp_7_fu_1002">
<pin_list>
<pin id="1003" dir="0" index="0" bw="14" slack="0"/>
<pin id="1004" dir="0" index="1" bw="6" slack="0"/>
<pin id="1005" dir="0" index="2" bw="1" slack="0"/>
<pin id="1006" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_7/22 "/>
</bind>
</comp>

<comp id="1010" class="1004" name="tmp_7_cast_fu_1010">
<pin_list>
<pin id="1011" dir="0" index="0" bw="14" slack="0"/>
<pin id="1012" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_7_cast/22 "/>
</bind>
</comp>

<comp id="1014" class="1004" name="empty_25_fu_1014">
<pin_list>
<pin id="1015" dir="0" index="0" bw="14" slack="0"/>
<pin id="1016" dir="0" index="1" bw="6" slack="0"/>
<pin id="1017" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="empty_25/22 "/>
</bind>
</comp>

<comp id="1020" class="1004" name="sext_ln34_fu_1020">
<pin_list>
<pin id="1021" dir="0" index="0" bw="15" slack="0"/>
<pin id="1022" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln34/22 "/>
</bind>
</comp>

<comp id="1024" class="1004" name="tmp_8_fu_1024">
<pin_list>
<pin id="1025" dir="0" index="0" bw="11" slack="0"/>
<pin id="1026" dir="0" index="1" bw="5" slack="0"/>
<pin id="1027" dir="0" index="2" bw="1" slack="0"/>
<pin id="1028" dir="1" index="3" bw="11" slack="5"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_8/22 "/>
</bind>
</comp>

<comp id="1032" class="1004" name="icmp_ln17_fu_1032">
<pin_list>
<pin id="1033" dir="0" index="0" bw="6" slack="0"/>
<pin id="1034" dir="0" index="1" bw="6" slack="0"/>
<pin id="1035" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln17/22 "/>
</bind>
</comp>

<comp id="1038" class="1004" name="add_ln17_fu_1038">
<pin_list>
<pin id="1039" dir="0" index="0" bw="6" slack="0"/>
<pin id="1040" dir="0" index="1" bw="1" slack="0"/>
<pin id="1041" dir="1" index="2" bw="6" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln17/22 "/>
</bind>
</comp>

<comp id="1044" class="1004" name="empty_31_fu_1044">
<pin_list>
<pin id="1045" dir="0" index="0" bw="32" slack="0"/>
<pin id="1046" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="empty_31/22 "/>
</bind>
</comp>

<comp id="1048" class="1004" name="store_ln21_store_fu_1048">
<pin_list>
<pin id="1049" dir="0" index="0" bw="1" slack="0"/>
<pin id="1050" dir="0" index="1" bw="8" slack="0"/>
<pin id="1051" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln21/22 "/>
</bind>
</comp>

<comp id="1053" class="1004" name="empty_26_fu_1053">
<pin_list>
<pin id="1054" dir="0" index="0" bw="32" slack="0"/>
<pin id="1055" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="empty_26/23 "/>
</bind>
</comp>

<comp id="1057" class="1004" name="h_3_cast19_fu_1057">
<pin_list>
<pin id="1058" dir="0" index="0" bw="8" slack="0"/>
<pin id="1059" dir="1" index="1" bw="17" slack="3"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="h_3_cast19/24 "/>
</bind>
</comp>

<comp id="1061" class="1004" name="h_3_cast_fu_1061">
<pin_list>
<pin id="1062" dir="0" index="0" bw="8" slack="0"/>
<pin id="1063" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="h_3_cast/24 "/>
</bind>
</comp>

<comp id="1065" class="1004" name="empty_27_fu_1065">
<pin_list>
<pin id="1066" dir="0" index="0" bw="15" slack="2"/>
<pin id="1067" dir="0" index="1" bw="8" slack="0"/>
<pin id="1068" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_27/24 "/>
</bind>
</comp>

<comp id="1070" class="1004" name="p_cast18_fu_1070">
<pin_list>
<pin id="1071" dir="0" index="0" bw="16" slack="0"/>
<pin id="1072" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_cast18/24 "/>
</bind>
</comp>

<comp id="1074" class="1004" name="empty_28_fu_1074">
<pin_list>
<pin id="1075" dir="0" index="0" bw="16" slack="0"/>
<pin id="1076" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_28/24 "/>
</bind>
</comp>

<comp id="1078" class="1004" name="p_shl6_fu_1078">
<pin_list>
<pin id="1079" dir="0" index="0" bw="21" slack="0"/>
<pin id="1080" dir="0" index="1" bw="13" slack="0"/>
<pin id="1081" dir="0" index="2" bw="1" slack="0"/>
<pin id="1082" dir="1" index="3" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl6/24 "/>
</bind>
</comp>

<comp id="1086" class="1004" name="empty_29_fu_1086">
<pin_list>
<pin id="1087" dir="0" index="0" bw="21" slack="0"/>
<pin id="1088" dir="0" index="1" bw="16" slack="0"/>
<pin id="1089" dir="1" index="2" bw="21" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="empty_29/24 "/>
</bind>
</comp>

<comp id="1092" class="1004" name="icmp_ln21_1_fu_1092">
<pin_list>
<pin id="1093" dir="0" index="0" bw="8" slack="0"/>
<pin id="1094" dir="0" index="1" bw="1" slack="0"/>
<pin id="1095" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln21_1/24 "/>
</bind>
</comp>

<comp id="1098" class="1004" name="add_ln21_1_fu_1098">
<pin_list>
<pin id="1099" dir="0" index="0" bw="8" slack="0"/>
<pin id="1100" dir="0" index="1" bw="1" slack="0"/>
<pin id="1101" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln21_1/24 "/>
</bind>
</comp>

<comp id="1104" class="1004" name="store_ln17_store_fu_1104">
<pin_list>
<pin id="1105" dir="0" index="0" bw="6" slack="2"/>
<pin id="1106" dir="0" index="1" bw="6" slack="3"/>
<pin id="1107" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln17/24 "/>
</bind>
</comp>

<comp id="1108" class="1004" name="w_3_cast20_fu_1108">
<pin_list>
<pin id="1109" dir="0" index="0" bw="8" slack="0"/>
<pin id="1110" dir="1" index="1" bw="22" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="w_3_cast20/25 "/>
</bind>
</comp>

<comp id="1112" class="1004" name="w_3_cast_fu_1112">
<pin_list>
<pin id="1113" dir="0" index="0" bw="8" slack="0"/>
<pin id="1114" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="w_3_cast/25 "/>
</bind>
</comp>

<comp id="1116" class="1004" name="empty_30_fu_1116">
<pin_list>
<pin id="1117" dir="0" index="0" bw="21" slack="1"/>
<pin id="1118" dir="0" index="1" bw="8" slack="0"/>
<pin id="1119" dir="1" index="2" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_30/25 "/>
</bind>
</comp>

<comp id="1121" class="1004" name="p_cast32_fu_1121">
<pin_list>
<pin id="1122" dir="0" index="0" bw="21" slack="0"/>
<pin id="1123" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast32/25 "/>
</bind>
</comp>

<comp id="1126" class="1004" name="icmp_ln22_2_fu_1126">
<pin_list>
<pin id="1127" dir="0" index="0" bw="8" slack="0"/>
<pin id="1128" dir="0" index="1" bw="1" slack="0"/>
<pin id="1129" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln22_2/25 "/>
</bind>
</comp>

<comp id="1132" class="1004" name="add_ln22_2_fu_1132">
<pin_list>
<pin id="1133" dir="0" index="0" bw="8" slack="0"/>
<pin id="1134" dir="0" index="1" bw="1" slack="0"/>
<pin id="1135" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln22_2/25 "/>
</bind>
</comp>

<comp id="1138" class="1004" name="zext_ln34_3_fu_1138">
<pin_list>
<pin id="1139" dir="0" index="0" bw="7" slack="0"/>
<pin id="1140" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln34_3/27 "/>
</bind>
</comp>

<comp id="1142" class="1004" name="zext_ln34_4_fu_1142">
<pin_list>
<pin id="1143" dir="0" index="0" bw="7" slack="0"/>
<pin id="1144" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln34_4/27 "/>
</bind>
</comp>

<comp id="1146" class="1004" name="tmp_11_fu_1146">
<pin_list>
<pin id="1147" dir="0" index="0" bw="15" slack="0"/>
<pin id="1148" dir="0" index="1" bw="7" slack="0"/>
<pin id="1149" dir="0" index="2" bw="1" slack="0"/>
<pin id="1150" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_11/27 "/>
</bind>
</comp>

<comp id="1154" class="1004" name="zext_ln34_5_fu_1154">
<pin_list>
<pin id="1155" dir="0" index="0" bw="15" slack="0"/>
<pin id="1156" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln34_5/27 "/>
</bind>
</comp>

<comp id="1158" class="1004" name="sub_ln34_1_fu_1158">
<pin_list>
<pin id="1159" dir="0" index="0" bw="15" slack="0"/>
<pin id="1160" dir="0" index="1" bw="7" slack="0"/>
<pin id="1161" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln34_1/27 "/>
</bind>
</comp>

<comp id="1164" class="1004" name="sext_ln34_1_fu_1164">
<pin_list>
<pin id="1165" dir="0" index="0" bw="16" slack="0"/>
<pin id="1166" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln34_1/27 "/>
</bind>
</comp>

<comp id="1168" class="1004" name="add_ln34_1_fu_1168">
<pin_list>
<pin id="1169" dir="0" index="0" bw="16" slack="0"/>
<pin id="1170" dir="0" index="1" bw="8" slack="3"/>
<pin id="1171" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln34_1/27 "/>
</bind>
</comp>

<comp id="1173" class="1004" name="sext_ln34_2_fu_1173">
<pin_list>
<pin id="1174" dir="0" index="0" bw="17" slack="0"/>
<pin id="1175" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln34_2/27 "/>
</bind>
</comp>

<comp id="1177" class="1004" name="trunc_ln34_fu_1177">
<pin_list>
<pin id="1178" dir="0" index="0" bw="17" slack="0"/>
<pin id="1179" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln34/27 "/>
</bind>
</comp>

<comp id="1181" class="1004" name="p_shl7_fu_1181">
<pin_list>
<pin id="1182" dir="0" index="0" bw="22" slack="0"/>
<pin id="1183" dir="0" index="1" bw="14" slack="0"/>
<pin id="1184" dir="0" index="2" bw="1" slack="0"/>
<pin id="1185" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl7/27 "/>
</bind>
</comp>

<comp id="1189" class="1004" name="sub_ln34_2_fu_1189">
<pin_list>
<pin id="1190" dir="0" index="0" bw="22" slack="0"/>
<pin id="1191" dir="0" index="1" bw="17" slack="0"/>
<pin id="1192" dir="1" index="2" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln34_2/27 "/>
</bind>
</comp>

<comp id="1195" class="1004" name="add_ln34_2_fu_1195">
<pin_list>
<pin id="1196" dir="0" index="0" bw="22" slack="0"/>
<pin id="1197" dir="0" index="1" bw="8" slack="2"/>
<pin id="1198" dir="1" index="2" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln34_2/27 "/>
</bind>
</comp>

<comp id="1200" class="1004" name="zext_ln34_6_fu_1200">
<pin_list>
<pin id="1201" dir="0" index="0" bw="22" slack="0"/>
<pin id="1202" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln34_6/27 "/>
</bind>
</comp>

<comp id="1205" class="1004" name="add_ln34_3_fu_1205">
<pin_list>
<pin id="1206" dir="0" index="0" bw="11" slack="5"/>
<pin id="1207" dir="0" index="1" bw="7" slack="0"/>
<pin id="1208" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln34_3/27 "/>
</bind>
</comp>

<comp id="1210" class="1004" name="zext_ln34_7_fu_1210">
<pin_list>
<pin id="1211" dir="0" index="0" bw="11" slack="0"/>
<pin id="1212" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln34_7/27 "/>
</bind>
</comp>

<comp id="1215" class="1004" name="icmp_ln33_fu_1215">
<pin_list>
<pin id="1216" dir="0" index="0" bw="7" slack="0"/>
<pin id="1217" dir="0" index="1" bw="7" slack="0"/>
<pin id="1218" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln33/27 "/>
</bind>
</comp>

<comp id="1221" class="1004" name="add_ln33_fu_1221">
<pin_list>
<pin id="1222" dir="0" index="0" bw="7" slack="0"/>
<pin id="1223" dir="0" index="1" bw="1" slack="0"/>
<pin id="1224" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln33/27 "/>
</bind>
</comp>

<comp id="1227" class="1004" name="bitcast_ln34_1_fu_1227">
<pin_list>
<pin id="1228" dir="0" index="0" bw="32" slack="1"/>
<pin id="1229" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln34_1/29 "/>
</bind>
</comp>

<comp id="1231" class="1004" name="bitcast_ln41_fu_1231">
<pin_list>
<pin id="1232" dir="0" index="0" bw="32" slack="2"/>
<pin id="1233" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln41/40 "/>
</bind>
</comp>

<comp id="1235" class="1004" name="tmp_3_fu_1235">
<pin_list>
<pin id="1236" dir="0" index="0" bw="8" slack="0"/>
<pin id="1237" dir="0" index="1" bw="32" slack="0"/>
<pin id="1238" dir="0" index="2" bw="6" slack="0"/>
<pin id="1239" dir="0" index="3" bw="6" slack="0"/>
<pin id="1240" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_3/40 "/>
</bind>
</comp>

<comp id="1245" class="1004" name="trunc_ln41_fu_1245">
<pin_list>
<pin id="1246" dir="0" index="0" bw="32" slack="0"/>
<pin id="1247" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln41/40 "/>
</bind>
</comp>

<comp id="1249" class="1004" name="icmp_ln41_fu_1249">
<pin_list>
<pin id="1250" dir="0" index="0" bw="8" slack="0"/>
<pin id="1251" dir="0" index="1" bw="1" slack="0"/>
<pin id="1252" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln41/40 "/>
</bind>
</comp>

<comp id="1255" class="1004" name="icmp_ln41_1_fu_1255">
<pin_list>
<pin id="1256" dir="0" index="0" bw="23" slack="0"/>
<pin id="1257" dir="0" index="1" bw="1" slack="0"/>
<pin id="1258" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln41_1/40 "/>
</bind>
</comp>

<comp id="1261" class="1004" name="or_ln41_fu_1261">
<pin_list>
<pin id="1262" dir="0" index="0" bw="1" slack="0"/>
<pin id="1263" dir="0" index="1" bw="1" slack="0"/>
<pin id="1264" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln41/40 "/>
</bind>
</comp>

<comp id="1267" class="1004" name="and_ln41_fu_1267">
<pin_list>
<pin id="1268" dir="0" index="0" bw="1" slack="0"/>
<pin id="1269" dir="0" index="1" bw="1" slack="0"/>
<pin id="1270" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln41/40 "/>
</bind>
</comp>

<comp id="1273" class="1004" name="select_ln41_fu_1273">
<pin_list>
<pin id="1274" dir="0" index="0" bw="1" slack="0"/>
<pin id="1275" dir="0" index="1" bw="32" slack="0"/>
<pin id="1276" dir="0" index="2" bw="32" slack="2"/>
<pin id="1277" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln41/40 "/>
</bind>
</comp>

<comp id="1282" class="1004" name="h_2_load_fu_1282">
<pin_list>
<pin id="1283" dir="0" index="0" bw="8" slack="1"/>
<pin id="1284" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="h_2/41 "/>
</bind>
</comp>

<comp id="1285" class="1004" name="zext_ln34_fu_1285">
<pin_list>
<pin id="1286" dir="0" index="0" bw="8" slack="0"/>
<pin id="1287" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln34/41 "/>
</bind>
</comp>

<comp id="1289" class="1004" name="tmp_s_fu_1289">
<pin_list>
<pin id="1290" dir="0" index="0" bw="16" slack="0"/>
<pin id="1291" dir="0" index="1" bw="8" slack="0"/>
<pin id="1292" dir="0" index="2" bw="1" slack="0"/>
<pin id="1293" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/41 "/>
</bind>
</comp>

<comp id="1297" class="1004" name="sub_ln34_fu_1297">
<pin_list>
<pin id="1298" dir="0" index="0" bw="16" slack="0"/>
<pin id="1299" dir="0" index="1" bw="8" slack="0"/>
<pin id="1300" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln34/41 "/>
</bind>
</comp>

<comp id="1303" class="1004" name="zext_ln21_fu_1303">
<pin_list>
<pin id="1304" dir="0" index="0" bw="8" slack="0"/>
<pin id="1305" dir="1" index="1" bw="10" slack="3"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln21/41 "/>
</bind>
</comp>

<comp id="1307" class="1004" name="icmp_ln21_fu_1307">
<pin_list>
<pin id="1308" dir="0" index="0" bw="8" slack="0"/>
<pin id="1309" dir="0" index="1" bw="1" slack="0"/>
<pin id="1310" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln21/41 "/>
</bind>
</comp>

<comp id="1313" class="1004" name="add_ln21_fu_1313">
<pin_list>
<pin id="1314" dir="0" index="0" bw="8" slack="0"/>
<pin id="1315" dir="0" index="1" bw="1" slack="0"/>
<pin id="1316" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln21/41 "/>
</bind>
</comp>

<comp id="1319" class="1004" name="zext_ln34_1_fu_1319">
<pin_list>
<pin id="1320" dir="0" index="0" bw="8" slack="0"/>
<pin id="1321" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln34_1/42 "/>
</bind>
</comp>

<comp id="1323" class="1004" name="add_ln34_fu_1323">
<pin_list>
<pin id="1324" dir="0" index="0" bw="16" slack="1"/>
<pin id="1325" dir="0" index="1" bw="8" slack="0"/>
<pin id="1326" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln34/42 "/>
</bind>
</comp>

<comp id="1328" class="1004" name="zext_ln34_2_fu_1328">
<pin_list>
<pin id="1329" dir="0" index="0" bw="16" slack="0"/>
<pin id="1330" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln34_2/42 "/>
</bind>
</comp>

<comp id="1333" class="1004" name="zext_ln22_1_fu_1333">
<pin_list>
<pin id="1334" dir="0" index="0" bw="8" slack="0"/>
<pin id="1335" dir="1" index="1" bw="10" slack="3"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln22_1/42 "/>
</bind>
</comp>

<comp id="1337" class="1004" name="icmp_ln22_1_fu_1337">
<pin_list>
<pin id="1338" dir="0" index="0" bw="8" slack="0"/>
<pin id="1339" dir="0" index="1" bw="1" slack="0"/>
<pin id="1340" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln22_1/42 "/>
</bind>
</comp>

<comp id="1343" class="1004" name="add_ln22_1_fu_1343">
<pin_list>
<pin id="1344" dir="0" index="0" bw="8" slack="0"/>
<pin id="1345" dir="0" index="1" bw="1" slack="0"/>
<pin id="1346" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln22_1/42 "/>
</bind>
</comp>

<comp id="1349" class="1004" name="store_ln21_store_fu_1349">
<pin_list>
<pin id="1350" dir="0" index="0" bw="8" slack="1"/>
<pin id="1351" dir="0" index="1" bw="8" slack="2"/>
<pin id="1352" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln21/42 "/>
</bind>
</comp>

<comp id="1353" class="1004" name="bitcast_ln34_fu_1353">
<pin_list>
<pin id="1354" dir="0" index="0" bw="32" slack="0"/>
<pin id="1355" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln34/43 "/>
</bind>
</comp>

<comp id="1357" class="1004" name="zext_ln25_fu_1357">
<pin_list>
<pin id="1358" dir="0" index="0" bw="3" slack="0"/>
<pin id="1359" dir="1" index="1" bw="9" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln25/44 "/>
</bind>
</comp>

<comp id="1361" class="1004" name="icmp_ln25_fu_1361">
<pin_list>
<pin id="1362" dir="0" index="0" bw="3" slack="0"/>
<pin id="1363" dir="0" index="1" bw="3" slack="0"/>
<pin id="1364" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln25/44 "/>
</bind>
</comp>

<comp id="1367" class="1004" name="add_ln25_fu_1367">
<pin_list>
<pin id="1368" dir="0" index="0" bw="3" slack="0"/>
<pin id="1369" dir="0" index="1" bw="1" slack="0"/>
<pin id="1370" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln25/44 "/>
</bind>
</comp>

<comp id="1373" class="1004" name="tmp4_fu_1373">
<pin_list>
<pin id="1374" dir="0" index="0" bw="3" slack="0"/>
<pin id="1375" dir="0" index="1" bw="2" slack="0"/>
<pin id="1376" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp4/44 "/>
</bind>
</comp>

<comp id="1379" class="1004" name="tmp4_cast_fu_1379">
<pin_list>
<pin id="1380" dir="0" index="0" bw="3" slack="0"/>
<pin id="1381" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp4_cast/44 "/>
</bind>
</comp>

<comp id="1383" class="1004" name="empty_32_fu_1383">
<pin_list>
<pin id="1384" dir="0" index="0" bw="3" slack="0"/>
<pin id="1385" dir="0" index="1" bw="8" slack="3"/>
<pin id="1386" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_32/44 "/>
</bind>
</comp>

<comp id="1388" class="1004" name="tmp_12_fu_1388">
<pin_list>
<pin id="1389" dir="0" index="0" bw="1" slack="0"/>
<pin id="1390" dir="0" index="1" bw="10" slack="0"/>
<pin id="1391" dir="0" index="2" bw="5" slack="0"/>
<pin id="1392" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_12/44 "/>
</bind>
</comp>

<comp id="1396" class="1004" name="icmp_ln84_1_fu_1396">
<pin_list>
<pin id="1397" dir="0" index="0" bw="10" slack="0"/>
<pin id="1398" dir="0" index="1" bw="9" slack="0"/>
<pin id="1399" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln84_1/44 "/>
</bind>
</comp>

<comp id="1402" class="1004" name="tmp_13_fu_1402">
<pin_list>
<pin id="1403" dir="0" index="0" bw="1" slack="0"/>
<pin id="1404" dir="0" index="1" bw="10" slack="0"/>
<pin id="1405" dir="0" index="2" bw="5" slack="0"/>
<pin id="1406" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_13/44 "/>
</bind>
</comp>

<comp id="1410" class="1004" name="select_ln83_2_fu_1410">
<pin_list>
<pin id="1411" dir="0" index="0" bw="1" slack="0"/>
<pin id="1412" dir="0" index="1" bw="1" slack="0"/>
<pin id="1413" dir="0" index="2" bw="9" slack="0"/>
<pin id="1414" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln83_2/44 "/>
</bind>
</comp>

<comp id="1418" class="1004" name="or_ln83_1_fu_1418">
<pin_list>
<pin id="1419" dir="0" index="0" bw="1" slack="0"/>
<pin id="1420" dir="0" index="1" bw="1" slack="0"/>
<pin id="1421" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln83_1/44 "/>
</bind>
</comp>

<comp id="1424" class="1004" name="yPixelClamped_2_fu_1424">
<pin_list>
<pin id="1425" dir="0" index="0" bw="1" slack="0"/>
<pin id="1426" dir="0" index="1" bw="9" slack="0"/>
<pin id="1427" dir="0" index="2" bw="10" slack="0"/>
<pin id="1428" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="yPixelClamped_2/44 "/>
</bind>
</comp>

<comp id="1432" class="1004" name="sext_ln26_fu_1432">
<pin_list>
<pin id="1433" dir="0" index="0" bw="10" slack="0"/>
<pin id="1434" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln26/44 "/>
</bind>
</comp>

<comp id="1436" class="1004" name="zext_ln26_fu_1436">
<pin_list>
<pin id="1437" dir="0" index="0" bw="3" slack="0"/>
<pin id="1438" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26/45 "/>
</bind>
</comp>

<comp id="1440" class="1004" name="icmp_ln26_1_fu_1440">
<pin_list>
<pin id="1441" dir="0" index="0" bw="3" slack="0"/>
<pin id="1442" dir="0" index="1" bw="3" slack="0"/>
<pin id="1443" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln26_1/45 "/>
</bind>
</comp>

<comp id="1446" class="1004" name="add_ln26_1_fu_1446">
<pin_list>
<pin id="1447" dir="0" index="0" bw="3" slack="0"/>
<pin id="1448" dir="0" index="1" bw="1" slack="0"/>
<pin id="1449" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26_1/45 "/>
</bind>
</comp>

<comp id="1452" class="1004" name="add_ln30_fu_1452">
<pin_list>
<pin id="1453" dir="0" index="0" bw="3" slack="0"/>
<pin id="1454" dir="0" index="1" bw="2" slack="0"/>
<pin id="1455" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln30/45 "/>
</bind>
</comp>

<comp id="1458" class="1004" name="sext_ln30_fu_1458">
<pin_list>
<pin id="1459" dir="0" index="0" bw="3" slack="0"/>
<pin id="1460" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln30/45 "/>
</bind>
</comp>

<comp id="1462" class="1004" name="add_ln30_1_fu_1462">
<pin_list>
<pin id="1463" dir="0" index="0" bw="3" slack="0"/>
<pin id="1464" dir="0" index="1" bw="8" slack="3"/>
<pin id="1465" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln30_1/45 "/>
</bind>
</comp>

<comp id="1467" class="1004" name="tmp_17_fu_1467">
<pin_list>
<pin id="1468" dir="0" index="0" bw="1" slack="0"/>
<pin id="1469" dir="0" index="1" bw="10" slack="0"/>
<pin id="1470" dir="0" index="2" bw="5" slack="0"/>
<pin id="1471" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_17/45 "/>
</bind>
</comp>

<comp id="1475" class="1004" name="icmp_ln84_3_fu_1475">
<pin_list>
<pin id="1476" dir="0" index="0" bw="10" slack="0"/>
<pin id="1477" dir="0" index="1" bw="9" slack="0"/>
<pin id="1478" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln84_3/45 "/>
</bind>
</comp>

<comp id="1481" class="1004" name="tmp_19_fu_1481">
<pin_list>
<pin id="1482" dir="0" index="0" bw="1" slack="0"/>
<pin id="1483" dir="0" index="1" bw="10" slack="0"/>
<pin id="1484" dir="0" index="2" bw="5" slack="0"/>
<pin id="1485" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_19/45 "/>
</bind>
</comp>

<comp id="1489" class="1004" name="select_ln83_6_fu_1489">
<pin_list>
<pin id="1490" dir="0" index="0" bw="1" slack="0"/>
<pin id="1491" dir="0" index="1" bw="1" slack="0"/>
<pin id="1492" dir="0" index="2" bw="9" slack="0"/>
<pin id="1493" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln83_6/45 "/>
</bind>
</comp>

<comp id="1497" class="1004" name="or_ln83_3_fu_1497">
<pin_list>
<pin id="1498" dir="0" index="0" bw="1" slack="0"/>
<pin id="1499" dir="0" index="1" bw="1" slack="0"/>
<pin id="1500" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln83_3/45 "/>
</bind>
</comp>

<comp id="1503" class="1004" name="xPixelClamped_2_fu_1503">
<pin_list>
<pin id="1504" dir="0" index="0" bw="1" slack="0"/>
<pin id="1505" dir="0" index="1" bw="9" slack="0"/>
<pin id="1506" dir="0" index="2" bw="10" slack="0"/>
<pin id="1507" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="xPixelClamped_2/45 "/>
</bind>
</comp>

<comp id="1511" class="1004" name="sext_ln33_fu_1511">
<pin_list>
<pin id="1512" dir="0" index="0" bw="10" slack="0"/>
<pin id="1513" dir="1" index="1" bw="21" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln33/45 "/>
</bind>
</comp>

<comp id="1515" class="1004" name="zext_ln34_8_fu_1515">
<pin_list>
<pin id="1516" dir="0" index="0" bw="6" slack="0"/>
<pin id="1517" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln34_8/46 "/>
</bind>
</comp>

<comp id="1519" class="1004" name="zext_ln34_9_fu_1519">
<pin_list>
<pin id="1520" dir="0" index="0" bw="6" slack="0"/>
<pin id="1521" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln34_9/46 "/>
</bind>
</comp>

<comp id="1523" class="1004" name="tmp_16_fu_1523">
<pin_list>
<pin id="1524" dir="0" index="0" bw="14" slack="0"/>
<pin id="1525" dir="0" index="1" bw="6" slack="0"/>
<pin id="1526" dir="0" index="2" bw="1" slack="0"/>
<pin id="1527" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_16/46 "/>
</bind>
</comp>

<comp id="1531" class="1004" name="zext_ln34_10_fu_1531">
<pin_list>
<pin id="1532" dir="0" index="0" bw="14" slack="0"/>
<pin id="1533" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln34_10/46 "/>
</bind>
</comp>

<comp id="1535" class="1004" name="sub_ln34_3_fu_1535">
<pin_list>
<pin id="1536" dir="0" index="0" bw="14" slack="0"/>
<pin id="1537" dir="0" index="1" bw="6" slack="0"/>
<pin id="1538" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln34_3/46 "/>
</bind>
</comp>

<comp id="1541" class="1004" name="sext_ln34_3_fu_1541">
<pin_list>
<pin id="1542" dir="0" index="0" bw="15" slack="0"/>
<pin id="1543" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln34_3/46 "/>
</bind>
</comp>

<comp id="1545" class="1004" name="add_ln34_4_fu_1545">
<pin_list>
<pin id="1546" dir="0" index="0" bw="15" slack="0"/>
<pin id="1547" dir="0" index="1" bw="10" slack="2"/>
<pin id="1548" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln34_4/46 "/>
</bind>
</comp>

<comp id="1550" class="1004" name="sext_ln34_4_fu_1550">
<pin_list>
<pin id="1551" dir="0" index="0" bw="16" slack="0"/>
<pin id="1552" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln34_4/46 "/>
</bind>
</comp>

<comp id="1554" class="1004" name="trunc_ln34_1_fu_1554">
<pin_list>
<pin id="1555" dir="0" index="0" bw="16" slack="0"/>
<pin id="1556" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln34_1/46 "/>
</bind>
</comp>

<comp id="1558" class="1004" name="p_shl_fu_1558">
<pin_list>
<pin id="1559" dir="0" index="0" bw="21" slack="0"/>
<pin id="1560" dir="0" index="1" bw="13" slack="0"/>
<pin id="1561" dir="0" index="2" bw="1" slack="0"/>
<pin id="1562" dir="1" index="3" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl/46 "/>
</bind>
</comp>

<comp id="1566" class="1004" name="sub_ln34_4_fu_1566">
<pin_list>
<pin id="1567" dir="0" index="0" bw="21" slack="0"/>
<pin id="1568" dir="0" index="1" bw="16" slack="0"/>
<pin id="1569" dir="1" index="2" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln34_4/46 "/>
</bind>
</comp>

<comp id="1572" class="1004" name="add_ln34_5_fu_1572">
<pin_list>
<pin id="1573" dir="0" index="0" bw="21" slack="0"/>
<pin id="1574" dir="0" index="1" bw="10" slack="1"/>
<pin id="1575" dir="1" index="2" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln34_5/46 "/>
</bind>
</comp>

<comp id="1577" class="1004" name="zext_ln34_11_fu_1577">
<pin_list>
<pin id="1578" dir="0" index="0" bw="21" slack="0"/>
<pin id="1579" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln34_11/46 "/>
</bind>
</comp>

<comp id="1582" class="1004" name="tmp_18_fu_1582">
<pin_list>
<pin id="1583" dir="0" index="0" bw="8" slack="0"/>
<pin id="1584" dir="0" index="1" bw="6" slack="0"/>
<pin id="1585" dir="0" index="2" bw="1" slack="0"/>
<pin id="1586" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_18/46 "/>
</bind>
</comp>

<comp id="1590" class="1004" name="zext_ln34_12_fu_1590">
<pin_list>
<pin id="1591" dir="0" index="0" bw="8" slack="0"/>
<pin id="1592" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln34_12/46 "/>
</bind>
</comp>

<comp id="1594" class="1004" name="add_ln34_6_fu_1594">
<pin_list>
<pin id="1595" dir="0" index="0" bw="8" slack="0"/>
<pin id="1596" dir="0" index="1" bw="6" slack="0"/>
<pin id="1597" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln34_6/46 "/>
</bind>
</comp>

<comp id="1600" class="1004" name="add_ln34_7_fu_1600">
<pin_list>
<pin id="1601" dir="0" index="0" bw="9" slack="0"/>
<pin id="1602" dir="0" index="1" bw="3" slack="2"/>
<pin id="1603" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln34_7/46 "/>
</bind>
</comp>

<comp id="1605" class="1004" name="zext_ln34_13_fu_1605">
<pin_list>
<pin id="1606" dir="0" index="0" bw="9" slack="0"/>
<pin id="1607" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln34_13/46 "/>
</bind>
</comp>

<comp id="1609" class="1004" name="trunc_ln34_2_fu_1609">
<pin_list>
<pin id="1610" dir="0" index="0" bw="9" slack="0"/>
<pin id="1611" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln34_2/46 "/>
</bind>
</comp>

<comp id="1613" class="1004" name="p_shl4_fu_1613">
<pin_list>
<pin id="1614" dir="0" index="0" bw="10" slack="0"/>
<pin id="1615" dir="0" index="1" bw="8" slack="0"/>
<pin id="1616" dir="0" index="2" bw="1" slack="0"/>
<pin id="1617" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl4/46 "/>
</bind>
</comp>

<comp id="1621" class="1004" name="add_ln34_8_fu_1621">
<pin_list>
<pin id="1622" dir="0" index="0" bw="10" slack="0"/>
<pin id="1623" dir="0" index="1" bw="9" slack="0"/>
<pin id="1624" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln34_8/46 "/>
</bind>
</comp>

<comp id="1627" class="1004" name="add_ln34_9_fu_1627">
<pin_list>
<pin id="1628" dir="0" index="0" bw="10" slack="0"/>
<pin id="1629" dir="0" index="1" bw="3" slack="1"/>
<pin id="1630" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln34_9/46 "/>
</bind>
</comp>

<comp id="1632" class="1004" name="zext_ln34_14_fu_1632">
<pin_list>
<pin id="1633" dir="0" index="0" bw="10" slack="0"/>
<pin id="1634" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln34_14/46 "/>
</bind>
</comp>

<comp id="1637" class="1004" name="icmp_ln33_1_fu_1637">
<pin_list>
<pin id="1638" dir="0" index="0" bw="6" slack="0"/>
<pin id="1639" dir="0" index="1" bw="6" slack="0"/>
<pin id="1640" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln33_1/46 "/>
</bind>
</comp>

<comp id="1643" class="1004" name="add_ln33_1_fu_1643">
<pin_list>
<pin id="1644" dir="0" index="0" bw="6" slack="0"/>
<pin id="1645" dir="0" index="1" bw="1" slack="0"/>
<pin id="1646" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln33_1/46 "/>
</bind>
</comp>

<comp id="1649" class="1004" name="bitcast_ln34_2_fu_1649">
<pin_list>
<pin id="1650" dir="0" index="0" bw="32" slack="1"/>
<pin id="1651" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln34_2/48 "/>
</bind>
</comp>

<comp id="1653" class="1004" name="bitcast_ln40_fu_1653">
<pin_list>
<pin id="1654" dir="0" index="0" bw="32" slack="1"/>
<pin id="1655" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln40/58 "/>
</bind>
</comp>

<comp id="1658" class="1005" name="n1_reg_1658">
<pin_list>
<pin id="1659" dir="0" index="0" bw="7" slack="0"/>
<pin id="1660" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="n1 "/>
</bind>
</comp>

<comp id="1665" class="1005" name="sext_ln35_reg_1665">
<pin_list>
<pin id="1666" dir="0" index="0" bw="17" slack="2"/>
<pin id="1667" dir="1" index="1" bw="17" slack="2"/>
</pin_list>
<bind>
<opset="sext_ln35 "/>
</bind>
</comp>

<comp id="1670" class="1005" name="add_ln35_reg_1670">
<pin_list>
<pin id="1671" dir="0" index="0" bw="11" slack="5"/>
<pin id="1672" dir="1" index="1" bw="11" slack="5"/>
</pin_list>
<bind>
<opset="add_ln35 "/>
</bind>
</comp>

<comp id="1678" class="1005" name="add_ln18_reg_1678">
<pin_list>
<pin id="1679" dir="0" index="0" bw="7" slack="2"/>
<pin id="1680" dir="1" index="1" bw="7" slack="2"/>
</pin_list>
<bind>
<opset="add_ln18 "/>
</bind>
</comp>

<comp id="1683" class="1005" name="conv1_biases_addr_reg_1683">
<pin_list>
<pin id="1684" dir="0" index="0" bw="6" slack="1"/>
<pin id="1685" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="conv1_biases_addr "/>
</bind>
</comp>

<comp id="1688" class="1005" name="n2_reg_1688">
<pin_list>
<pin id="1689" dir="0" index="0" bw="6" slack="0"/>
<pin id="1690" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="n2 "/>
</bind>
</comp>

<comp id="1695" class="1005" name="empty_19_reg_1695">
<pin_list>
<pin id="1696" dir="0" index="0" bw="32" slack="4"/>
<pin id="1697" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="empty_19 "/>
</bind>
</comp>

<comp id="1700" class="1005" name="empty_22_reg_1700">
<pin_list>
<pin id="1701" dir="0" index="0" bw="22" slack="1"/>
<pin id="1702" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="empty_22 "/>
</bind>
</comp>

<comp id="1705" class="1005" name="zext_ln22_reg_1705">
<pin_list>
<pin id="1706" dir="0" index="0" bw="10" slack="3"/>
<pin id="1707" dir="1" index="1" bw="10" slack="3"/>
</pin_list>
<bind>
<opset="zext_ln22 "/>
</bind>
</comp>

<comp id="1713" class="1005" name="add_ln22_reg_1713">
<pin_list>
<pin id="1714" dir="0" index="0" bw="8" slack="0"/>
<pin id="1715" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="add_ln22 "/>
</bind>
</comp>

<comp id="1718" class="1005" name="conv1_output_ftmap_addr_reg_1718">
<pin_list>
<pin id="1719" dir="0" index="0" bw="22" slack="1"/>
<pin id="1720" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="conv1_output_ftmap_addr "/>
</bind>
</comp>

<comp id="1723" class="1005" name="zext_ln23_reg_1723">
<pin_list>
<pin id="1724" dir="0" index="0" bw="10" slack="3"/>
<pin id="1725" dir="1" index="1" bw="10" slack="3"/>
</pin_list>
<bind>
<opset="zext_ln23 "/>
</bind>
</comp>

<comp id="1731" class="1005" name="add_ln23_reg_1731">
<pin_list>
<pin id="1732" dir="0" index="0" bw="8" slack="0"/>
<pin id="1733" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="add_ln23 "/>
</bind>
</comp>

<comp id="1736" class="1005" name="add_ln35_2_reg_1736">
<pin_list>
<pin id="1737" dir="0" index="0" bw="13" slack="1"/>
<pin id="1738" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="add_ln35_2 "/>
</bind>
</comp>

<comp id="1744" class="1005" name="add_ln26_reg_1744">
<pin_list>
<pin id="1745" dir="0" index="0" bw="4" slack="0"/>
<pin id="1746" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="add_ln26 "/>
</bind>
</comp>

<comp id="1749" class="1005" name="sub_ln35_reg_1749">
<pin_list>
<pin id="1750" dir="0" index="0" bw="16" slack="1"/>
<pin id="1751" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln35 "/>
</bind>
</comp>

<comp id="1754" class="1005" name="conv1_weights_addr_reg_1754">
<pin_list>
<pin id="1755" dir="0" index="0" bw="13" slack="1"/>
<pin id="1756" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="conv1_weights_addr "/>
</bind>
</comp>

<comp id="1762" class="1005" name="add_ln27_reg_1762">
<pin_list>
<pin id="1763" dir="0" index="0" bw="4" slack="0"/>
<pin id="1764" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="add_ln27 "/>
</bind>
</comp>

<comp id="1767" class="1005" name="input_ftmap_addr_reg_1767">
<pin_list>
<pin id="1768" dir="0" index="0" bw="16" slack="1"/>
<pin id="1769" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="input_ftmap_addr "/>
</bind>
</comp>

<comp id="1772" class="1005" name="conv1_weights_load_reg_1772">
<pin_list>
<pin id="1773" dir="0" index="0" bw="32" slack="1"/>
<pin id="1774" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="conv1_weights_load "/>
</bind>
</comp>

<comp id="1777" class="1005" name="input_ftmap_load_reg_1777">
<pin_list>
<pin id="1778" dir="0" index="0" bw="32" slack="1"/>
<pin id="1779" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="input_ftmap_load "/>
</bind>
</comp>

<comp id="1782" class="1005" name="bitcast_ln35_reg_1782">
<pin_list>
<pin id="1783" dir="0" index="0" bw="32" slack="1"/>
<pin id="1784" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln35 "/>
</bind>
</comp>

<comp id="1787" class="1005" name="bitcast_ln35_1_reg_1787">
<pin_list>
<pin id="1788" dir="0" index="0" bw="32" slack="1"/>
<pin id="1789" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln35_1 "/>
</bind>
</comp>

<comp id="1792" class="1005" name="sext_ln34_reg_1792">
<pin_list>
<pin id="1793" dir="0" index="0" bw="16" slack="2"/>
<pin id="1794" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="sext_ln34 "/>
</bind>
</comp>

<comp id="1797" class="1005" name="tmp_8_reg_1797">
<pin_list>
<pin id="1798" dir="0" index="0" bw="11" slack="5"/>
<pin id="1799" dir="1" index="1" bw="11" slack="5"/>
</pin_list>
<bind>
<opset="tmp_8 "/>
</bind>
</comp>

<comp id="1805" class="1005" name="add_ln17_reg_1805">
<pin_list>
<pin id="1806" dir="0" index="0" bw="6" slack="2"/>
<pin id="1807" dir="1" index="1" bw="6" slack="2"/>
</pin_list>
<bind>
<opset="add_ln17 "/>
</bind>
</comp>

<comp id="1810" class="1005" name="conv2_biases_addr_reg_1810">
<pin_list>
<pin id="1811" dir="0" index="0" bw="5" slack="1"/>
<pin id="1812" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="conv2_biases_addr "/>
</bind>
</comp>

<comp id="1815" class="1005" name="h_1_reg_1815">
<pin_list>
<pin id="1816" dir="0" index="0" bw="8" slack="0"/>
<pin id="1817" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="h_1 "/>
</bind>
</comp>

<comp id="1822" class="1005" name="empty_31_reg_1822">
<pin_list>
<pin id="1823" dir="0" index="0" bw="32" slack="4"/>
<pin id="1824" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="empty_31 "/>
</bind>
</comp>

<comp id="1827" class="1005" name="empty_26_reg_1827">
<pin_list>
<pin id="1828" dir="0" index="0" bw="32" slack="4"/>
<pin id="1829" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="empty_26 "/>
</bind>
</comp>

<comp id="1832" class="1005" name="h_3_cast19_reg_1832">
<pin_list>
<pin id="1833" dir="0" index="0" bw="17" slack="3"/>
<pin id="1834" dir="1" index="1" bw="17" slack="3"/>
</pin_list>
<bind>
<opset="h_3_cast19 "/>
</bind>
</comp>

<comp id="1837" class="1005" name="empty_29_reg_1837">
<pin_list>
<pin id="1838" dir="0" index="0" bw="21" slack="1"/>
<pin id="1839" dir="1" index="1" bw="21" slack="1"/>
</pin_list>
<bind>
<opset="empty_29 "/>
</bind>
</comp>

<comp id="1845" class="1005" name="add_ln21_1_reg_1845">
<pin_list>
<pin id="1846" dir="0" index="0" bw="8" slack="0"/>
<pin id="1847" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="add_ln21_1 "/>
</bind>
</comp>

<comp id="1850" class="1005" name="w_3_cast20_reg_1850">
<pin_list>
<pin id="1851" dir="0" index="0" bw="22" slack="2"/>
<pin id="1852" dir="1" index="1" bw="22" slack="2"/>
</pin_list>
<bind>
<opset="w_3_cast20 "/>
</bind>
</comp>

<comp id="1855" class="1005" name="conv2_output_ftmap_addr_reg_1855">
<pin_list>
<pin id="1856" dir="0" index="0" bw="21" slack="1"/>
<pin id="1857" dir="1" index="1" bw="21" slack="1"/>
</pin_list>
<bind>
<opset="conv2_output_ftmap_addr "/>
</bind>
</comp>

<comp id="1863" class="1005" name="add_ln22_2_reg_1863">
<pin_list>
<pin id="1864" dir="0" index="0" bw="8" slack="0"/>
<pin id="1865" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="add_ln22_2 "/>
</bind>
</comp>

<comp id="1868" class="1005" name="conv1_output_ftmap_addr_1_reg_1868">
<pin_list>
<pin id="1869" dir="0" index="0" bw="22" slack="1"/>
<pin id="1870" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="conv1_output_ftmap_addr_1 "/>
</bind>
</comp>

<comp id="1873" class="1005" name="conv2_weights_addr_reg_1873">
<pin_list>
<pin id="1874" dir="0" index="0" bw="11" slack="1"/>
<pin id="1875" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="conv2_weights_addr "/>
</bind>
</comp>

<comp id="1881" class="1005" name="add_ln33_reg_1881">
<pin_list>
<pin id="1882" dir="0" index="0" bw="7" slack="0"/>
<pin id="1883" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="add_ln33 "/>
</bind>
</comp>

<comp id="1886" class="1005" name="conv2_weights_load_reg_1886">
<pin_list>
<pin id="1887" dir="0" index="0" bw="32" slack="1"/>
<pin id="1888" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="conv2_weights_load "/>
</bind>
</comp>

<comp id="1891" class="1005" name="bitcast_ln34_1_reg_1891">
<pin_list>
<pin id="1892" dir="0" index="0" bw="32" slack="1"/>
<pin id="1893" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln34_1 "/>
</bind>
</comp>

<comp id="1896" class="1005" name="sub_ln34_reg_1896">
<pin_list>
<pin id="1897" dir="0" index="0" bw="16" slack="1"/>
<pin id="1898" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln34 "/>
</bind>
</comp>

<comp id="1901" class="1005" name="zext_ln21_reg_1901">
<pin_list>
<pin id="1902" dir="0" index="0" bw="10" slack="3"/>
<pin id="1903" dir="1" index="1" bw="10" slack="3"/>
</pin_list>
<bind>
<opset="zext_ln21 "/>
</bind>
</comp>

<comp id="1909" class="1005" name="add_ln21_reg_1909">
<pin_list>
<pin id="1910" dir="0" index="0" bw="8" slack="1"/>
<pin id="1911" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="add_ln21 "/>
</bind>
</comp>

<comp id="1914" class="1005" name="output_ftmap_addr_reg_1914">
<pin_list>
<pin id="1915" dir="0" index="0" bw="16" slack="1"/>
<pin id="1916" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="output_ftmap_addr "/>
</bind>
</comp>

<comp id="1919" class="1005" name="zext_ln22_1_reg_1919">
<pin_list>
<pin id="1920" dir="0" index="0" bw="10" slack="3"/>
<pin id="1921" dir="1" index="1" bw="10" slack="3"/>
</pin_list>
<bind>
<opset="zext_ln22_1 "/>
</bind>
</comp>

<comp id="1927" class="1005" name="add_ln22_1_reg_1927">
<pin_list>
<pin id="1928" dir="0" index="0" bw="8" slack="0"/>
<pin id="1929" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="add_ln22_1 "/>
</bind>
</comp>

<comp id="1932" class="1005" name="bitcast_ln34_reg_1932">
<pin_list>
<pin id="1933" dir="0" index="0" bw="32" slack="1"/>
<pin id="1934" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln34 "/>
</bind>
</comp>

<comp id="1937" class="1005" name="zext_ln25_reg_1937">
<pin_list>
<pin id="1938" dir="0" index="0" bw="9" slack="2"/>
<pin id="1939" dir="1" index="1" bw="9" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln25 "/>
</bind>
</comp>

<comp id="1945" class="1005" name="add_ln25_reg_1945">
<pin_list>
<pin id="1946" dir="0" index="0" bw="3" slack="0"/>
<pin id="1947" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="add_ln25 "/>
</bind>
</comp>

<comp id="1950" class="1005" name="sext_ln26_reg_1950">
<pin_list>
<pin id="1951" dir="0" index="0" bw="16" slack="2"/>
<pin id="1952" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="sext_ln26 "/>
</bind>
</comp>

<comp id="1955" class="1005" name="zext_ln26_reg_1955">
<pin_list>
<pin id="1956" dir="0" index="0" bw="10" slack="1"/>
<pin id="1957" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln26 "/>
</bind>
</comp>

<comp id="1963" class="1005" name="add_ln26_1_reg_1963">
<pin_list>
<pin id="1964" dir="0" index="0" bw="3" slack="0"/>
<pin id="1965" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="add_ln26_1 "/>
</bind>
</comp>

<comp id="1968" class="1005" name="sext_ln33_reg_1968">
<pin_list>
<pin id="1969" dir="0" index="0" bw="21" slack="1"/>
<pin id="1970" dir="1" index="1" bw="21" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln33 "/>
</bind>
</comp>

<comp id="1973" class="1005" name="conv2_output_ftmap_addr_1_reg_1973">
<pin_list>
<pin id="1974" dir="0" index="0" bw="21" slack="1"/>
<pin id="1975" dir="1" index="1" bw="21" slack="1"/>
</pin_list>
<bind>
<opset="conv2_output_ftmap_addr_1 "/>
</bind>
</comp>

<comp id="1978" class="1005" name="conv3_weights_addr_reg_1978">
<pin_list>
<pin id="1979" dir="0" index="0" bw="10" slack="1"/>
<pin id="1980" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="conv3_weights_addr "/>
</bind>
</comp>

<comp id="1986" class="1005" name="add_ln33_1_reg_1986">
<pin_list>
<pin id="1987" dir="0" index="0" bw="6" slack="0"/>
<pin id="1988" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="add_ln33_1 "/>
</bind>
</comp>

<comp id="1991" class="1005" name="conv3_weights_load_reg_1991">
<pin_list>
<pin id="1992" dir="0" index="0" bw="32" slack="1"/>
<pin id="1993" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="conv3_weights_load "/>
</bind>
</comp>

<comp id="1996" class="1005" name="bitcast_ln34_2_reg_1996">
<pin_list>
<pin id="1997" dir="0" index="0" bw="32" slack="1"/>
<pin id="1998" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln34_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="159"><net_src comp="20" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="163"><net_src comp="20" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="167"><net_src comp="20" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="172"><net_src comp="124" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="173"><net_src comp="12" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="179"><net_src comp="4" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="180"><net_src comp="54" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="186"><net_src comp="174" pin="3"/><net_sink comp="181" pin=0"/></net>

<net id="192"><net_src comp="16" pin="0"/><net_sink comp="187" pin=0"/></net>

<net id="193"><net_src comp="54" pin="0"/><net_sink comp="187" pin=1"/></net>

<net id="199"><net_src comp="187" pin="3"/><net_sink comp="194" pin=0"/></net>

<net id="205"><net_src comp="2" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="206"><net_src comp="54" pin="0"/><net_sink comp="200" pin=1"/></net>

<net id="212"><net_src comp="0" pin="0"/><net_sink comp="207" pin=0"/></net>

<net id="213"><net_src comp="54" pin="0"/><net_sink comp="207" pin=1"/></net>

<net id="219"><net_src comp="200" pin="3"/><net_sink comp="214" pin=0"/></net>

<net id="225"><net_src comp="207" pin="3"/><net_sink comp="220" pin=0"/></net>

<net id="231"><net_src comp="8" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="232"><net_src comp="54" pin="0"/><net_sink comp="226" pin=1"/></net>

<net id="238"><net_src comp="226" pin="3"/><net_sink comp="233" pin=0"/></net>

<net id="244"><net_src comp="18" pin="0"/><net_sink comp="239" pin=0"/></net>

<net id="245"><net_src comp="54" pin="0"/><net_sink comp="239" pin=1"/></net>

<net id="251"><net_src comp="239" pin="3"/><net_sink comp="246" pin=0"/></net>

<net id="257"><net_src comp="16" pin="0"/><net_sink comp="252" pin=0"/></net>

<net id="258"><net_src comp="54" pin="0"/><net_sink comp="252" pin=1"/></net>

<net id="264"><net_src comp="6" pin="0"/><net_sink comp="259" pin=0"/></net>

<net id="265"><net_src comp="54" pin="0"/><net_sink comp="259" pin=1"/></net>

<net id="271"><net_src comp="259" pin="3"/><net_sink comp="266" pin=0"/></net>

<net id="272"><net_src comp="252" pin="3"/><net_sink comp="194" pin=0"/></net>

<net id="278"><net_src comp="14" pin="0"/><net_sink comp="273" pin=0"/></net>

<net id="279"><net_src comp="54" pin="0"/><net_sink comp="273" pin=1"/></net>

<net id="285"><net_src comp="273" pin="3"/><net_sink comp="280" pin=0"/></net>

<net id="291"><net_src comp="18" pin="0"/><net_sink comp="286" pin=0"/></net>

<net id="292"><net_src comp="54" pin="0"/><net_sink comp="286" pin=1"/></net>

<net id="298"><net_src comp="10" pin="0"/><net_sink comp="293" pin=0"/></net>

<net id="299"><net_src comp="54" pin="0"/><net_sink comp="293" pin=1"/></net>

<net id="305"><net_src comp="293" pin="3"/><net_sink comp="300" pin=0"/></net>

<net id="306"><net_src comp="286" pin="3"/><net_sink comp="246" pin=0"/></net>

<net id="310"><net_src comp="44" pin="0"/><net_sink comp="307" pin=0"/></net>

<net id="317"><net_src comp="307" pin="1"/><net_sink comp="311" pin=2"/></net>

<net id="318"><net_src comp="311" pin="4"/><net_sink comp="307" pin=0"/></net>

<net id="322"><net_src comp="44" pin="0"/><net_sink comp="319" pin=0"/></net>

<net id="329"><net_src comp="319" pin="1"/><net_sink comp="323" pin=2"/></net>

<net id="333"><net_src comp="78" pin="0"/><net_sink comp="330" pin=0"/></net>

<net id="340"><net_src comp="330" pin="1"/><net_sink comp="334" pin=2"/></net>

<net id="350"><net_src comp="344" pin="4"/><net_sink comp="341" pin=0"/></net>

<net id="354"><net_src comp="78" pin="0"/><net_sink comp="351" pin=0"/></net>

<net id="361"><net_src comp="351" pin="1"/><net_sink comp="355" pin=2"/></net>

<net id="365"><net_src comp="362" pin="1"/><net_sink comp="344" pin=0"/></net>

<net id="372"><net_src comp="341" pin="1"/><net_sink comp="366" pin=2"/></net>

<net id="373"><net_src comp="366" pin="4"/><net_sink comp="362" pin=0"/></net>

<net id="377"><net_src comp="44" pin="0"/><net_sink comp="374" pin=0"/></net>

<net id="384"><net_src comp="374" pin="1"/><net_sink comp="378" pin=2"/></net>

<net id="388"><net_src comp="44" pin="0"/><net_sink comp="385" pin=0"/></net>

<net id="395"><net_src comp="385" pin="1"/><net_sink comp="389" pin=2"/></net>

<net id="399"><net_src comp="40" pin="0"/><net_sink comp="396" pin=0"/></net>

<net id="406"><net_src comp="396" pin="1"/><net_sink comp="400" pin=2"/></net>

<net id="416"><net_src comp="410" pin="4"/><net_sink comp="407" pin=0"/></net>

<net id="420"><net_src comp="44" pin="0"/><net_sink comp="417" pin=0"/></net>

<net id="427"><net_src comp="417" pin="1"/><net_sink comp="421" pin=2"/></net>

<net id="431"><net_src comp="48" pin="0"/><net_sink comp="428" pin=0"/></net>

<net id="438"><net_src comp="428" pin="1"/><net_sink comp="432" pin=2"/></net>

<net id="448"><net_src comp="442" pin="4"/><net_sink comp="439" pin=0"/></net>

<net id="452"><net_src comp="48" pin="0"/><net_sink comp="449" pin=0"/></net>

<net id="459"><net_src comp="449" pin="1"/><net_sink comp="453" pin=2"/></net>

<net id="463"><net_src comp="460" pin="1"/><net_sink comp="442" pin=0"/></net>

<net id="470"><net_src comp="439" pin="1"/><net_sink comp="464" pin=2"/></net>

<net id="471"><net_src comp="464" pin="4"/><net_sink comp="460" pin=0"/></net>

<net id="475"><net_src comp="56" pin="0"/><net_sink comp="472" pin=0"/></net>

<net id="482"><net_src comp="472" pin="1"/><net_sink comp="476" pin=2"/></net>

<net id="486"><net_src comp="483" pin="1"/><net_sink comp="464" pin=0"/></net>

<net id="493"><net_src comp="460" pin="1"/><net_sink comp="487" pin=2"/></net>

<net id="494"><net_src comp="487" pin="4"/><net_sink comp="483" pin=0"/></net>

<net id="499"><net_src comp="344" pin="4"/><net_sink comp="495" pin=0"/></net>

<net id="500"><net_src comp="362" pin="1"/><net_sink comp="495" pin=0"/></net>

<net id="501"><net_src comp="410" pin="4"/><net_sink comp="495" pin=0"/></net>

<net id="502"><net_src comp="407" pin="1"/><net_sink comp="495" pin=0"/></net>

<net id="503"><net_src comp="442" pin="4"/><net_sink comp="495" pin=0"/></net>

<net id="504"><net_src comp="483" pin="1"/><net_sink comp="495" pin=0"/></net>

<net id="513"><net_src comp="106" pin="0"/><net_sink comp="509" pin=1"/></net>

<net id="517"><net_src comp="194" pin="3"/><net_sink comp="514" pin=0"/></net>

<net id="518"><net_src comp="514" pin="1"/><net_sink comp="344" pin=2"/></net>

<net id="519"><net_src comp="514" pin="1"/><net_sink comp="505" pin=1"/></net>

<net id="523"><net_src comp="505" pin="2"/><net_sink comp="520" pin=0"/></net>

<net id="524"><net_src comp="520" pin="1"/><net_sink comp="495" pin=1"/></net>

<net id="528"><net_src comp="495" pin="2"/><net_sink comp="525" pin=0"/></net>

<net id="529"><net_src comp="525" pin="1"/><net_sink comp="366" pin=0"/></net>

<net id="530"><net_src comp="525" pin="1"/><net_sink comp="410" pin=0"/></net>

<net id="531"><net_src comp="525" pin="1"/><net_sink comp="487" pin=0"/></net>

<net id="535"><net_src comp="495" pin="2"/><net_sink comp="532" pin=0"/></net>

<net id="536"><net_src comp="532" pin="1"/><net_sink comp="509" pin=0"/></net>

<net id="540"><net_src comp="246" pin="3"/><net_sink comp="537" pin=0"/></net>

<net id="541"><net_src comp="537" pin="1"/><net_sink comp="410" pin=2"/></net>

<net id="542"><net_src comp="537" pin="1"/><net_sink comp="505" pin=1"/></net>

<net id="547"><net_src comp="40" pin="0"/><net_sink comp="543" pin=0"/></net>

<net id="554"><net_src comp="548" pin="1"/><net_sink comp="551" pin=0"/></net>

<net id="555"><net_src comp="551" pin="1"/><net_sink comp="174" pin=2"/></net>

<net id="559"><net_src comp="548" pin="1"/><net_sink comp="556" pin=0"/></net>

<net id="563"><net_src comp="548" pin="1"/><net_sink comp="560" pin=0"/></net>

<net id="569"><net_src comp="42" pin="0"/><net_sink comp="564" pin=0"/></net>

<net id="570"><net_src comp="548" pin="1"/><net_sink comp="564" pin=1"/></net>

<net id="571"><net_src comp="44" pin="0"/><net_sink comp="564" pin=2"/></net>

<net id="575"><net_src comp="564" pin="3"/><net_sink comp="572" pin=0"/></net>

<net id="580"><net_src comp="572" pin="1"/><net_sink comp="576" pin=0"/></net>

<net id="581"><net_src comp="560" pin="1"/><net_sink comp="576" pin=1"/></net>

<net id="585"><net_src comp="576" pin="2"/><net_sink comp="582" pin=0"/></net>

<net id="591"><net_src comp="46" pin="0"/><net_sink comp="586" pin=0"/></net>

<net id="592"><net_src comp="548" pin="1"/><net_sink comp="586" pin=1"/></net>

<net id="593"><net_src comp="48" pin="0"/><net_sink comp="586" pin=2"/></net>

<net id="597"><net_src comp="586" pin="3"/><net_sink comp="594" pin=0"/></net>

<net id="602"><net_src comp="594" pin="1"/><net_sink comp="598" pin=0"/></net>

<net id="603"><net_src comp="556" pin="1"/><net_sink comp="598" pin=1"/></net>

<net id="608"><net_src comp="548" pin="1"/><net_sink comp="604" pin=0"/></net>

<net id="609"><net_src comp="50" pin="0"/><net_sink comp="604" pin=1"/></net>

<net id="614"><net_src comp="548" pin="1"/><net_sink comp="610" pin=0"/></net>

<net id="615"><net_src comp="52" pin="0"/><net_sink comp="610" pin=1"/></net>

<net id="620"><net_src comp="56" pin="0"/><net_sink comp="616" pin=0"/></net>

<net id="624"><net_src comp="181" pin="3"/><net_sink comp="621" pin=0"/></net>

<net id="628"><net_src comp="311" pin="4"/><net_sink comp="625" pin=0"/></net>

<net id="633"><net_src comp="625" pin="1"/><net_sink comp="629" pin=1"/></net>

<net id="637"><net_src comp="629" pin="2"/><net_sink comp="634" pin=0"/></net>

<net id="641"><net_src comp="629" pin="2"/><net_sink comp="638" pin=0"/></net>

<net id="647"><net_src comp="66" pin="0"/><net_sink comp="642" pin=0"/></net>

<net id="648"><net_src comp="638" pin="1"/><net_sink comp="642" pin=1"/></net>

<net id="649"><net_src comp="44" pin="0"/><net_sink comp="642" pin=2"/></net>

<net id="654"><net_src comp="642" pin="3"/><net_sink comp="650" pin=0"/></net>

<net id="655"><net_src comp="634" pin="1"/><net_sink comp="650" pin=1"/></net>

<net id="659"><net_src comp="311" pin="4"/><net_sink comp="656" pin=0"/></net>

<net id="664"><net_src comp="311" pin="4"/><net_sink comp="660" pin=0"/></net>

<net id="665"><net_src comp="68" pin="0"/><net_sink comp="660" pin=1"/></net>

<net id="670"><net_src comp="311" pin="4"/><net_sink comp="666" pin=0"/></net>

<net id="671"><net_src comp="70" pin="0"/><net_sink comp="666" pin=1"/></net>

<net id="679"><net_src comp="323" pin="4"/><net_sink comp="676" pin=0"/></net>

<net id="684"><net_src comp="676" pin="1"/><net_sink comp="680" pin=1"/></net>

<net id="688"><net_src comp="680" pin="2"/><net_sink comp="685" pin=0"/></net>

<net id="689"><net_src comp="685" pin="1"/><net_sink comp="187" pin=2"/></net>

<net id="693"><net_src comp="323" pin="4"/><net_sink comp="690" pin=0"/></net>

<net id="698"><net_src comp="323" pin="4"/><net_sink comp="694" pin=0"/></net>

<net id="699"><net_src comp="68" pin="0"/><net_sink comp="694" pin=1"/></net>

<net id="704"><net_src comp="323" pin="4"/><net_sink comp="700" pin=0"/></net>

<net id="705"><net_src comp="70" pin="0"/><net_sink comp="700" pin=1"/></net>

<net id="709"><net_src comp="334" pin="4"/><net_sink comp="706" pin=0"/></net>

<net id="714"><net_src comp="706" pin="1"/><net_sink comp="710" pin=1"/></net>

<net id="718"><net_src comp="710" pin="2"/><net_sink comp="715" pin=0"/></net>

<net id="722"><net_src comp="710" pin="2"/><net_sink comp="719" pin=0"/></net>

<net id="728"><net_src comp="80" pin="0"/><net_sink comp="723" pin=0"/></net>

<net id="729"><net_src comp="719" pin="1"/><net_sink comp="723" pin=1"/></net>

<net id="730"><net_src comp="48" pin="0"/><net_sink comp="723" pin=2"/></net>

<net id="735"><net_src comp="723" pin="3"/><net_sink comp="731" pin=0"/></net>

<net id="736"><net_src comp="715" pin="1"/><net_sink comp="731" pin=1"/></net>

<net id="741"><net_src comp="334" pin="4"/><net_sink comp="737" pin=0"/></net>

<net id="742"><net_src comp="82" pin="0"/><net_sink comp="737" pin=1"/></net>

<net id="747"><net_src comp="334" pin="4"/><net_sink comp="743" pin=0"/></net>

<net id="748"><net_src comp="84" pin="0"/><net_sink comp="743" pin=1"/></net>

<net id="753"><net_src comp="334" pin="4"/><net_sink comp="749" pin=0"/></net>

<net id="754"><net_src comp="90" pin="0"/><net_sink comp="749" pin=1"/></net>

<net id="758"><net_src comp="749" pin="2"/><net_sink comp="755" pin=0"/></net>

<net id="763"><net_src comp="755" pin="1"/><net_sink comp="759" pin=0"/></net>

<net id="769"><net_src comp="92" pin="0"/><net_sink comp="764" pin=0"/></net>

<net id="770"><net_src comp="759" pin="2"/><net_sink comp="764" pin=1"/></net>

<net id="771"><net_src comp="94" pin="0"/><net_sink comp="764" pin=2"/></net>

<net id="776"><net_src comp="759" pin="2"/><net_sink comp="772" pin=0"/></net>

<net id="777"><net_src comp="96" pin="0"/><net_sink comp="772" pin=1"/></net>

<net id="781"><net_src comp="749" pin="2"/><net_sink comp="778" pin=0"/></net>

<net id="786"><net_src comp="778" pin="1"/><net_sink comp="782" pin=0"/></net>

<net id="787"><net_src comp="307" pin="1"/><net_sink comp="782" pin=1"/></net>

<net id="793"><net_src comp="764" pin="3"/><net_sink comp="788" pin=0"/></net>

<net id="794"><net_src comp="44" pin="0"/><net_sink comp="788" pin=1"/></net>

<net id="795"><net_src comp="98" pin="0"/><net_sink comp="788" pin=2"/></net>

<net id="800"><net_src comp="764" pin="3"/><net_sink comp="796" pin=0"/></net>

<net id="801"><net_src comp="772" pin="2"/><net_sink comp="796" pin=1"/></net>

<net id="807"><net_src comp="796" pin="2"/><net_sink comp="802" pin=0"/></net>

<net id="808"><net_src comp="788" pin="3"/><net_sink comp="802" pin=1"/></net>

<net id="809"><net_src comp="782" pin="2"/><net_sink comp="802" pin=2"/></net>

<net id="813"><net_src comp="802" pin="3"/><net_sink comp="810" pin=0"/></net>

<net id="819"><net_src comp="100" pin="0"/><net_sink comp="814" pin=0"/></net>

<net id="820"><net_src comp="802" pin="3"/><net_sink comp="814" pin=1"/></net>

<net id="821"><net_src comp="44" pin="0"/><net_sink comp="814" pin=2"/></net>

<net id="826"><net_src comp="814" pin="3"/><net_sink comp="822" pin=0"/></net>

<net id="827"><net_src comp="810" pin="1"/><net_sink comp="822" pin=1"/></net>

<net id="831"><net_src comp="355" pin="4"/><net_sink comp="828" pin=0"/></net>

<net id="836"><net_src comp="828" pin="1"/><net_sink comp="832" pin=1"/></net>

<net id="840"><net_src comp="832" pin="2"/><net_sink comp="837" pin=0"/></net>

<net id="841"><net_src comp="837" pin="1"/><net_sink comp="200" pin=2"/></net>

<net id="846"><net_src comp="355" pin="4"/><net_sink comp="842" pin=0"/></net>

<net id="847"><net_src comp="82" pin="0"/><net_sink comp="842" pin=1"/></net>

<net id="852"><net_src comp="355" pin="4"/><net_sink comp="848" pin=0"/></net>

<net id="853"><net_src comp="84" pin="0"/><net_sink comp="848" pin=1"/></net>

<net id="858"><net_src comp="355" pin="4"/><net_sink comp="854" pin=0"/></net>

<net id="859"><net_src comp="90" pin="0"/><net_sink comp="854" pin=1"/></net>

<net id="863"><net_src comp="854" pin="2"/><net_sink comp="860" pin=0"/></net>

<net id="868"><net_src comp="860" pin="1"/><net_sink comp="864" pin=0"/></net>

<net id="874"><net_src comp="92" pin="0"/><net_sink comp="869" pin=0"/></net>

<net id="875"><net_src comp="864" pin="2"/><net_sink comp="869" pin=1"/></net>

<net id="876"><net_src comp="94" pin="0"/><net_sink comp="869" pin=2"/></net>

<net id="881"><net_src comp="864" pin="2"/><net_sink comp="877" pin=0"/></net>

<net id="882"><net_src comp="96" pin="0"/><net_sink comp="877" pin=1"/></net>

<net id="888"><net_src comp="92" pin="0"/><net_sink comp="883" pin=0"/></net>

<net id="889"><net_src comp="864" pin="2"/><net_sink comp="883" pin=1"/></net>

<net id="890"><net_src comp="94" pin="0"/><net_sink comp="883" pin=2"/></net>

<net id="896"><net_src comp="883" pin="3"/><net_sink comp="891" pin=0"/></net>

<net id="897"><net_src comp="102" pin="0"/><net_sink comp="891" pin=1"/></net>

<net id="898"><net_src comp="96" pin="0"/><net_sink comp="891" pin=2"/></net>

<net id="903"><net_src comp="869" pin="3"/><net_sink comp="899" pin=0"/></net>

<net id="904"><net_src comp="877" pin="2"/><net_sink comp="899" pin=1"/></net>

<net id="910"><net_src comp="899" pin="2"/><net_sink comp="905" pin=0"/></net>

<net id="911"><net_src comp="891" pin="3"/><net_sink comp="905" pin=1"/></net>

<net id="912"><net_src comp="864" pin="2"/><net_sink comp="905" pin=2"/></net>

<net id="916"><net_src comp="905" pin="3"/><net_sink comp="913" pin=0"/></net>

<net id="921"><net_src comp="913" pin="1"/><net_sink comp="917" pin=1"/></net>

<net id="925"><net_src comp="917" pin="2"/><net_sink comp="922" pin=0"/></net>

<net id="926"><net_src comp="922" pin="1"/><net_sink comp="207" pin=2"/></net>

<net id="930"><net_src comp="927" pin="1"/><net_sink comp="505" pin=0"/></net>

<net id="934"><net_src comp="931" pin="1"/><net_sink comp="505" pin=1"/></net>

<net id="938"><net_src comp="532" pin="1"/><net_sink comp="935" pin=0"/></net>

<net id="945"><net_src comp="108" pin="0"/><net_sink comp="939" pin=0"/></net>

<net id="946"><net_src comp="935" pin="1"/><net_sink comp="939" pin=1"/></net>

<net id="947"><net_src comp="110" pin="0"/><net_sink comp="939" pin=2"/></net>

<net id="948"><net_src comp="112" pin="0"/><net_sink comp="939" pin=3"/></net>

<net id="952"><net_src comp="935" pin="1"/><net_sink comp="949" pin=0"/></net>

<net id="957"><net_src comp="939" pin="4"/><net_sink comp="953" pin=0"/></net>

<net id="958"><net_src comp="68" pin="0"/><net_sink comp="953" pin=1"/></net>

<net id="963"><net_src comp="949" pin="1"/><net_sink comp="959" pin=0"/></net>

<net id="964"><net_src comp="114" pin="0"/><net_sink comp="959" pin=1"/></net>

<net id="969"><net_src comp="959" pin="2"/><net_sink comp="965" pin=0"/></net>

<net id="970"><net_src comp="953" pin="2"/><net_sink comp="965" pin=1"/></net>

<net id="975"><net_src comp="965" pin="2"/><net_sink comp="971" pin=0"/></net>

<net id="976"><net_src comp="509" pin="2"/><net_sink comp="971" pin=1"/></net>

<net id="982"><net_src comp="971" pin="2"/><net_sink comp="977" pin=0"/></net>

<net id="983"><net_src comp="106" pin="0"/><net_sink comp="977" pin=1"/></net>

<net id="984"><net_src comp="532" pin="1"/><net_sink comp="977" pin=2"/></net>

<net id="985"><net_src comp="977" pin="3"/><net_sink comp="194" pin=1"/></net>

<net id="992"><net_src comp="986" pin="1"/><net_sink comp="989" pin=0"/></net>

<net id="996"><net_src comp="986" pin="1"/><net_sink comp="993" pin=0"/></net>

<net id="997"><net_src comp="993" pin="1"/><net_sink comp="226" pin=2"/></net>

<net id="1001"><net_src comp="986" pin="1"/><net_sink comp="998" pin=0"/></net>

<net id="1007"><net_src comp="116" pin="0"/><net_sink comp="1002" pin=0"/></net>

<net id="1008"><net_src comp="986" pin="1"/><net_sink comp="1002" pin=1"/></net>

<net id="1009"><net_src comp="44" pin="0"/><net_sink comp="1002" pin=2"/></net>

<net id="1013"><net_src comp="1002" pin="3"/><net_sink comp="1010" pin=0"/></net>

<net id="1018"><net_src comp="1010" pin="1"/><net_sink comp="1014" pin=0"/></net>

<net id="1019"><net_src comp="998" pin="1"/><net_sink comp="1014" pin=1"/></net>

<net id="1023"><net_src comp="1014" pin="2"/><net_sink comp="1020" pin=0"/></net>

<net id="1029"><net_src comp="118" pin="0"/><net_sink comp="1024" pin=0"/></net>

<net id="1030"><net_src comp="989" pin="1"/><net_sink comp="1024" pin=1"/></net>

<net id="1031"><net_src comp="56" pin="0"/><net_sink comp="1024" pin=2"/></net>

<net id="1036"><net_src comp="986" pin="1"/><net_sink comp="1032" pin=0"/></net>

<net id="1037"><net_src comp="120" pin="0"/><net_sink comp="1032" pin=1"/></net>

<net id="1042"><net_src comp="986" pin="1"/><net_sink comp="1038" pin=0"/></net>

<net id="1043"><net_src comp="122" pin="0"/><net_sink comp="1038" pin=1"/></net>

<net id="1047"><net_src comp="168" pin="2"/><net_sink comp="1044" pin=0"/></net>

<net id="1052"><net_src comp="44" pin="0"/><net_sink comp="1048" pin=0"/></net>

<net id="1056"><net_src comp="233" pin="3"/><net_sink comp="1053" pin=0"/></net>

<net id="1060"><net_src comp="378" pin="4"/><net_sink comp="1057" pin=0"/></net>

<net id="1064"><net_src comp="378" pin="4"/><net_sink comp="1061" pin=0"/></net>

<net id="1069"><net_src comp="1061" pin="1"/><net_sink comp="1065" pin=1"/></net>

<net id="1073"><net_src comp="1065" pin="2"/><net_sink comp="1070" pin=0"/></net>

<net id="1077"><net_src comp="1065" pin="2"/><net_sink comp="1074" pin=0"/></net>

<net id="1083"><net_src comp="130" pin="0"/><net_sink comp="1078" pin=0"/></net>

<net id="1084"><net_src comp="1074" pin="1"/><net_sink comp="1078" pin=1"/></net>

<net id="1085"><net_src comp="44" pin="0"/><net_sink comp="1078" pin=2"/></net>

<net id="1090"><net_src comp="1078" pin="3"/><net_sink comp="1086" pin=0"/></net>

<net id="1091"><net_src comp="1070" pin="1"/><net_sink comp="1086" pin=1"/></net>

<net id="1096"><net_src comp="378" pin="4"/><net_sink comp="1092" pin=0"/></net>

<net id="1097"><net_src comp="68" pin="0"/><net_sink comp="1092" pin=1"/></net>

<net id="1102"><net_src comp="378" pin="4"/><net_sink comp="1098" pin=0"/></net>

<net id="1103"><net_src comp="70" pin="0"/><net_sink comp="1098" pin=1"/></net>

<net id="1111"><net_src comp="389" pin="4"/><net_sink comp="1108" pin=0"/></net>

<net id="1115"><net_src comp="389" pin="4"/><net_sink comp="1112" pin=0"/></net>

<net id="1120"><net_src comp="1112" pin="1"/><net_sink comp="1116" pin=1"/></net>

<net id="1124"><net_src comp="1116" pin="2"/><net_sink comp="1121" pin=0"/></net>

<net id="1125"><net_src comp="1121" pin="1"/><net_sink comp="239" pin=2"/></net>

<net id="1130"><net_src comp="389" pin="4"/><net_sink comp="1126" pin=0"/></net>

<net id="1131"><net_src comp="68" pin="0"/><net_sink comp="1126" pin=1"/></net>

<net id="1136"><net_src comp="389" pin="4"/><net_sink comp="1132" pin=0"/></net>

<net id="1137"><net_src comp="70" pin="0"/><net_sink comp="1132" pin=1"/></net>

<net id="1141"><net_src comp="400" pin="4"/><net_sink comp="1138" pin=0"/></net>

<net id="1145"><net_src comp="400" pin="4"/><net_sink comp="1142" pin=0"/></net>

<net id="1151"><net_src comp="42" pin="0"/><net_sink comp="1146" pin=0"/></net>

<net id="1152"><net_src comp="400" pin="4"/><net_sink comp="1146" pin=1"/></net>

<net id="1153"><net_src comp="44" pin="0"/><net_sink comp="1146" pin=2"/></net>

<net id="1157"><net_src comp="1146" pin="3"/><net_sink comp="1154" pin=0"/></net>

<net id="1162"><net_src comp="1154" pin="1"/><net_sink comp="1158" pin=0"/></net>

<net id="1163"><net_src comp="1142" pin="1"/><net_sink comp="1158" pin=1"/></net>

<net id="1167"><net_src comp="1158" pin="2"/><net_sink comp="1164" pin=0"/></net>

<net id="1172"><net_src comp="1164" pin="1"/><net_sink comp="1168" pin=0"/></net>

<net id="1176"><net_src comp="1168" pin="2"/><net_sink comp="1173" pin=0"/></net>

<net id="1180"><net_src comp="1168" pin="2"/><net_sink comp="1177" pin=0"/></net>

<net id="1186"><net_src comp="66" pin="0"/><net_sink comp="1181" pin=0"/></net>

<net id="1187"><net_src comp="1177" pin="1"/><net_sink comp="1181" pin=1"/></net>

<net id="1188"><net_src comp="44" pin="0"/><net_sink comp="1181" pin=2"/></net>

<net id="1193"><net_src comp="1181" pin="3"/><net_sink comp="1189" pin=0"/></net>

<net id="1194"><net_src comp="1173" pin="1"/><net_sink comp="1189" pin=1"/></net>

<net id="1199"><net_src comp="1189" pin="2"/><net_sink comp="1195" pin=0"/></net>

<net id="1203"><net_src comp="1195" pin="2"/><net_sink comp="1200" pin=0"/></net>

<net id="1204"><net_src comp="1200" pin="1"/><net_sink comp="252" pin=2"/></net>

<net id="1209"><net_src comp="1138" pin="1"/><net_sink comp="1205" pin=1"/></net>

<net id="1213"><net_src comp="1205" pin="2"/><net_sink comp="1210" pin=0"/></net>

<net id="1214"><net_src comp="1210" pin="1"/><net_sink comp="259" pin=2"/></net>

<net id="1219"><net_src comp="400" pin="4"/><net_sink comp="1215" pin=0"/></net>

<net id="1220"><net_src comp="50" pin="0"/><net_sink comp="1215" pin=1"/></net>

<net id="1225"><net_src comp="400" pin="4"/><net_sink comp="1221" pin=0"/></net>

<net id="1226"><net_src comp="52" pin="0"/><net_sink comp="1221" pin=1"/></net>

<net id="1230"><net_src comp="1227" pin="1"/><net_sink comp="505" pin=0"/></net>

<net id="1234"><net_src comp="532" pin="1"/><net_sink comp="1231" pin=0"/></net>

<net id="1241"><net_src comp="108" pin="0"/><net_sink comp="1235" pin=0"/></net>

<net id="1242"><net_src comp="1231" pin="1"/><net_sink comp="1235" pin=1"/></net>

<net id="1243"><net_src comp="110" pin="0"/><net_sink comp="1235" pin=2"/></net>

<net id="1244"><net_src comp="112" pin="0"/><net_sink comp="1235" pin=3"/></net>

<net id="1248"><net_src comp="1231" pin="1"/><net_sink comp="1245" pin=0"/></net>

<net id="1253"><net_src comp="1235" pin="4"/><net_sink comp="1249" pin=0"/></net>

<net id="1254"><net_src comp="68" pin="0"/><net_sink comp="1249" pin=1"/></net>

<net id="1259"><net_src comp="1245" pin="1"/><net_sink comp="1255" pin=0"/></net>

<net id="1260"><net_src comp="114" pin="0"/><net_sink comp="1255" pin=1"/></net>

<net id="1265"><net_src comp="1255" pin="2"/><net_sink comp="1261" pin=0"/></net>

<net id="1266"><net_src comp="1249" pin="2"/><net_sink comp="1261" pin=1"/></net>

<net id="1271"><net_src comp="1261" pin="2"/><net_sink comp="1267" pin=0"/></net>

<net id="1272"><net_src comp="509" pin="2"/><net_sink comp="1267" pin=1"/></net>

<net id="1278"><net_src comp="1267" pin="2"/><net_sink comp="1273" pin=0"/></net>

<net id="1279"><net_src comp="106" pin="0"/><net_sink comp="1273" pin=1"/></net>

<net id="1280"><net_src comp="532" pin="1"/><net_sink comp="1273" pin=2"/></net>

<net id="1281"><net_src comp="1273" pin="3"/><net_sink comp="246" pin=1"/></net>

<net id="1288"><net_src comp="1282" pin="1"/><net_sink comp="1285" pin=0"/></net>

<net id="1294"><net_src comp="100" pin="0"/><net_sink comp="1289" pin=0"/></net>

<net id="1295"><net_src comp="1282" pin="1"/><net_sink comp="1289" pin=1"/></net>

<net id="1296"><net_src comp="44" pin="0"/><net_sink comp="1289" pin=2"/></net>

<net id="1301"><net_src comp="1289" pin="3"/><net_sink comp="1297" pin=0"/></net>

<net id="1302"><net_src comp="1285" pin="1"/><net_sink comp="1297" pin=1"/></net>

<net id="1306"><net_src comp="1282" pin="1"/><net_sink comp="1303" pin=0"/></net>

<net id="1311"><net_src comp="1282" pin="1"/><net_sink comp="1307" pin=0"/></net>

<net id="1312"><net_src comp="68" pin="0"/><net_sink comp="1307" pin=1"/></net>

<net id="1317"><net_src comp="1282" pin="1"/><net_sink comp="1313" pin=0"/></net>

<net id="1318"><net_src comp="70" pin="0"/><net_sink comp="1313" pin=1"/></net>

<net id="1322"><net_src comp="421" pin="4"/><net_sink comp="1319" pin=0"/></net>

<net id="1327"><net_src comp="1319" pin="1"/><net_sink comp="1323" pin=1"/></net>

<net id="1331"><net_src comp="1323" pin="2"/><net_sink comp="1328" pin=0"/></net>

<net id="1332"><net_src comp="1328" pin="1"/><net_sink comp="273" pin=2"/></net>

<net id="1336"><net_src comp="421" pin="4"/><net_sink comp="1333" pin=0"/></net>

<net id="1341"><net_src comp="421" pin="4"/><net_sink comp="1337" pin=0"/></net>

<net id="1342"><net_src comp="68" pin="0"/><net_sink comp="1337" pin=1"/></net>

<net id="1347"><net_src comp="421" pin="4"/><net_sink comp="1343" pin=0"/></net>

<net id="1348"><net_src comp="70" pin="0"/><net_sink comp="1343" pin=1"/></net>

<net id="1356"><net_src comp="280" pin="3"/><net_sink comp="1353" pin=0"/></net>

<net id="1360"><net_src comp="432" pin="4"/><net_sink comp="1357" pin=0"/></net>

<net id="1365"><net_src comp="432" pin="4"/><net_sink comp="1361" pin=0"/></net>

<net id="1366"><net_src comp="138" pin="0"/><net_sink comp="1361" pin=1"/></net>

<net id="1371"><net_src comp="432" pin="4"/><net_sink comp="1367" pin=0"/></net>

<net id="1372"><net_src comp="140" pin="0"/><net_sink comp="1367" pin=1"/></net>

<net id="1377"><net_src comp="432" pin="4"/><net_sink comp="1373" pin=0"/></net>

<net id="1378"><net_src comp="146" pin="0"/><net_sink comp="1373" pin=1"/></net>

<net id="1382"><net_src comp="1373" pin="2"/><net_sink comp="1379" pin=0"/></net>

<net id="1387"><net_src comp="1379" pin="1"/><net_sink comp="1383" pin=0"/></net>

<net id="1393"><net_src comp="92" pin="0"/><net_sink comp="1388" pin=0"/></net>

<net id="1394"><net_src comp="1383" pin="2"/><net_sink comp="1388" pin=1"/></net>

<net id="1395"><net_src comp="94" pin="0"/><net_sink comp="1388" pin=2"/></net>

<net id="1400"><net_src comp="1383" pin="2"/><net_sink comp="1396" pin=0"/></net>

<net id="1401"><net_src comp="96" pin="0"/><net_sink comp="1396" pin=1"/></net>

<net id="1407"><net_src comp="92" pin="0"/><net_sink comp="1402" pin=0"/></net>

<net id="1408"><net_src comp="1383" pin="2"/><net_sink comp="1402" pin=1"/></net>

<net id="1409"><net_src comp="94" pin="0"/><net_sink comp="1402" pin=2"/></net>

<net id="1415"><net_src comp="1402" pin="3"/><net_sink comp="1410" pin=0"/></net>

<net id="1416"><net_src comp="102" pin="0"/><net_sink comp="1410" pin=1"/></net>

<net id="1417"><net_src comp="96" pin="0"/><net_sink comp="1410" pin=2"/></net>

<net id="1422"><net_src comp="1388" pin="3"/><net_sink comp="1418" pin=0"/></net>

<net id="1423"><net_src comp="1396" pin="2"/><net_sink comp="1418" pin=1"/></net>

<net id="1429"><net_src comp="1418" pin="2"/><net_sink comp="1424" pin=0"/></net>

<net id="1430"><net_src comp="1410" pin="3"/><net_sink comp="1424" pin=1"/></net>

<net id="1431"><net_src comp="1383" pin="2"/><net_sink comp="1424" pin=2"/></net>

<net id="1435"><net_src comp="1424" pin="3"/><net_sink comp="1432" pin=0"/></net>

<net id="1439"><net_src comp="453" pin="4"/><net_sink comp="1436" pin=0"/></net>

<net id="1444"><net_src comp="453" pin="4"/><net_sink comp="1440" pin=0"/></net>

<net id="1445"><net_src comp="138" pin="0"/><net_sink comp="1440" pin=1"/></net>

<net id="1450"><net_src comp="453" pin="4"/><net_sink comp="1446" pin=0"/></net>

<net id="1451"><net_src comp="140" pin="0"/><net_sink comp="1446" pin=1"/></net>

<net id="1456"><net_src comp="453" pin="4"/><net_sink comp="1452" pin=0"/></net>

<net id="1457"><net_src comp="146" pin="0"/><net_sink comp="1452" pin=1"/></net>

<net id="1461"><net_src comp="1452" pin="2"/><net_sink comp="1458" pin=0"/></net>

<net id="1466"><net_src comp="1458" pin="1"/><net_sink comp="1462" pin=0"/></net>

<net id="1472"><net_src comp="92" pin="0"/><net_sink comp="1467" pin=0"/></net>

<net id="1473"><net_src comp="1462" pin="2"/><net_sink comp="1467" pin=1"/></net>

<net id="1474"><net_src comp="94" pin="0"/><net_sink comp="1467" pin=2"/></net>

<net id="1479"><net_src comp="1462" pin="2"/><net_sink comp="1475" pin=0"/></net>

<net id="1480"><net_src comp="96" pin="0"/><net_sink comp="1475" pin=1"/></net>

<net id="1486"><net_src comp="92" pin="0"/><net_sink comp="1481" pin=0"/></net>

<net id="1487"><net_src comp="1462" pin="2"/><net_sink comp="1481" pin=1"/></net>

<net id="1488"><net_src comp="94" pin="0"/><net_sink comp="1481" pin=2"/></net>

<net id="1494"><net_src comp="1481" pin="3"/><net_sink comp="1489" pin=0"/></net>

<net id="1495"><net_src comp="102" pin="0"/><net_sink comp="1489" pin=1"/></net>

<net id="1496"><net_src comp="96" pin="0"/><net_sink comp="1489" pin=2"/></net>

<net id="1501"><net_src comp="1467" pin="3"/><net_sink comp="1497" pin=0"/></net>

<net id="1502"><net_src comp="1475" pin="2"/><net_sink comp="1497" pin=1"/></net>

<net id="1508"><net_src comp="1497" pin="2"/><net_sink comp="1503" pin=0"/></net>

<net id="1509"><net_src comp="1489" pin="3"/><net_sink comp="1503" pin=1"/></net>

<net id="1510"><net_src comp="1462" pin="2"/><net_sink comp="1503" pin=2"/></net>

<net id="1514"><net_src comp="1503" pin="3"/><net_sink comp="1511" pin=0"/></net>

<net id="1518"><net_src comp="476" pin="4"/><net_sink comp="1515" pin=0"/></net>

<net id="1522"><net_src comp="476" pin="4"/><net_sink comp="1519" pin=0"/></net>

<net id="1528"><net_src comp="116" pin="0"/><net_sink comp="1523" pin=0"/></net>

<net id="1529"><net_src comp="476" pin="4"/><net_sink comp="1523" pin=1"/></net>

<net id="1530"><net_src comp="44" pin="0"/><net_sink comp="1523" pin=2"/></net>

<net id="1534"><net_src comp="1523" pin="3"/><net_sink comp="1531" pin=0"/></net>

<net id="1539"><net_src comp="1531" pin="1"/><net_sink comp="1535" pin=0"/></net>

<net id="1540"><net_src comp="1519" pin="1"/><net_sink comp="1535" pin=1"/></net>

<net id="1544"><net_src comp="1535" pin="2"/><net_sink comp="1541" pin=0"/></net>

<net id="1549"><net_src comp="1541" pin="1"/><net_sink comp="1545" pin=0"/></net>

<net id="1553"><net_src comp="1545" pin="2"/><net_sink comp="1550" pin=0"/></net>

<net id="1557"><net_src comp="1545" pin="2"/><net_sink comp="1554" pin=0"/></net>

<net id="1563"><net_src comp="130" pin="0"/><net_sink comp="1558" pin=0"/></net>

<net id="1564"><net_src comp="1554" pin="1"/><net_sink comp="1558" pin=1"/></net>

<net id="1565"><net_src comp="44" pin="0"/><net_sink comp="1558" pin=2"/></net>

<net id="1570"><net_src comp="1558" pin="3"/><net_sink comp="1566" pin=0"/></net>

<net id="1571"><net_src comp="1550" pin="1"/><net_sink comp="1566" pin=1"/></net>

<net id="1576"><net_src comp="1566" pin="2"/><net_sink comp="1572" pin=0"/></net>

<net id="1580"><net_src comp="1572" pin="2"/><net_sink comp="1577" pin=0"/></net>

<net id="1581"><net_src comp="1577" pin="1"/><net_sink comp="286" pin=2"/></net>

<net id="1587"><net_src comp="150" pin="0"/><net_sink comp="1582" pin=0"/></net>

<net id="1588"><net_src comp="476" pin="4"/><net_sink comp="1582" pin=1"/></net>

<net id="1589"><net_src comp="152" pin="0"/><net_sink comp="1582" pin=2"/></net>

<net id="1593"><net_src comp="1582" pin="3"/><net_sink comp="1590" pin=0"/></net>

<net id="1598"><net_src comp="1590" pin="1"/><net_sink comp="1594" pin=0"/></net>

<net id="1599"><net_src comp="1515" pin="1"/><net_sink comp="1594" pin=1"/></net>

<net id="1604"><net_src comp="1594" pin="2"/><net_sink comp="1600" pin=0"/></net>

<net id="1608"><net_src comp="1600" pin="2"/><net_sink comp="1605" pin=0"/></net>

<net id="1612"><net_src comp="1600" pin="2"/><net_sink comp="1609" pin=0"/></net>

<net id="1618"><net_src comp="154" pin="0"/><net_sink comp="1613" pin=0"/></net>

<net id="1619"><net_src comp="1609" pin="1"/><net_sink comp="1613" pin=1"/></net>

<net id="1620"><net_src comp="152" pin="0"/><net_sink comp="1613" pin=2"/></net>

<net id="1625"><net_src comp="1613" pin="3"/><net_sink comp="1621" pin=0"/></net>

<net id="1626"><net_src comp="1605" pin="1"/><net_sink comp="1621" pin=1"/></net>

<net id="1631"><net_src comp="1621" pin="2"/><net_sink comp="1627" pin=0"/></net>

<net id="1635"><net_src comp="1627" pin="2"/><net_sink comp="1632" pin=0"/></net>

<net id="1636"><net_src comp="1632" pin="1"/><net_sink comp="293" pin=2"/></net>

<net id="1641"><net_src comp="476" pin="4"/><net_sink comp="1637" pin=0"/></net>

<net id="1642"><net_src comp="120" pin="0"/><net_sink comp="1637" pin=1"/></net>

<net id="1647"><net_src comp="476" pin="4"/><net_sink comp="1643" pin=0"/></net>

<net id="1648"><net_src comp="122" pin="0"/><net_sink comp="1643" pin=1"/></net>

<net id="1652"><net_src comp="1649" pin="1"/><net_sink comp="505" pin=0"/></net>

<net id="1656"><net_src comp="532" pin="1"/><net_sink comp="1653" pin=0"/></net>

<net id="1657"><net_src comp="1653" pin="1"/><net_sink comp="280" pin=1"/></net>

<net id="1661"><net_src comp="156" pin="1"/><net_sink comp="1658" pin=0"/></net>

<net id="1662"><net_src comp="1658" pin="1"/><net_sink comp="543" pin=1"/></net>

<net id="1663"><net_src comp="1658" pin="1"/><net_sink comp="548" pin=0"/></net>

<net id="1664"><net_src comp="1658" pin="1"/><net_sink comp="672" pin=1"/></net>

<net id="1668"><net_src comp="582" pin="1"/><net_sink comp="1665" pin=0"/></net>

<net id="1669"><net_src comp="1665" pin="1"/><net_sink comp="629" pin=0"/></net>

<net id="1673"><net_src comp="598" pin="2"/><net_sink comp="1670" pin=0"/></net>

<net id="1674"><net_src comp="1670" pin="1"/><net_sink comp="710" pin=0"/></net>

<net id="1681"><net_src comp="610" pin="2"/><net_sink comp="1678" pin=0"/></net>

<net id="1682"><net_src comp="1678" pin="1"/><net_sink comp="672" pin=0"/></net>

<net id="1686"><net_src comp="174" pin="3"/><net_sink comp="1683" pin=0"/></net>

<net id="1687"><net_src comp="1683" pin="1"/><net_sink comp="181" pin=0"/></net>

<net id="1691"><net_src comp="160" pin="1"/><net_sink comp="1688" pin=0"/></net>

<net id="1692"><net_src comp="1688" pin="1"/><net_sink comp="616" pin=1"/></net>

<net id="1693"><net_src comp="1688" pin="1"/><net_sink comp="986" pin=0"/></net>

<net id="1694"><net_src comp="1688" pin="1"/><net_sink comp="1104" pin=1"/></net>

<net id="1698"><net_src comp="621" pin="1"/><net_sink comp="1695" pin=0"/></net>

<net id="1699"><net_src comp="1695" pin="1"/><net_sink comp="495" pin=1"/></net>

<net id="1703"><net_src comp="650" pin="2"/><net_sink comp="1700" pin=0"/></net>

<net id="1704"><net_src comp="1700" pin="1"/><net_sink comp="680" pin=0"/></net>

<net id="1708"><net_src comp="656" pin="1"/><net_sink comp="1705" pin=0"/></net>

<net id="1709"><net_src comp="1705" pin="1"/><net_sink comp="759" pin=1"/></net>

<net id="1716"><net_src comp="666" pin="2"/><net_sink comp="1713" pin=0"/></net>

<net id="1717"><net_src comp="1713" pin="1"/><net_sink comp="311" pin=0"/></net>

<net id="1721"><net_src comp="187" pin="3"/><net_sink comp="1718" pin=0"/></net>

<net id="1722"><net_src comp="1718" pin="1"/><net_sink comp="194" pin=0"/></net>

<net id="1726"><net_src comp="690" pin="1"/><net_sink comp="1723" pin=0"/></net>

<net id="1727"><net_src comp="1723" pin="1"/><net_sink comp="864" pin=1"/></net>

<net id="1734"><net_src comp="700" pin="2"/><net_sink comp="1731" pin=0"/></net>

<net id="1735"><net_src comp="1731" pin="1"/><net_sink comp="323" pin=0"/></net>

<net id="1739"><net_src comp="731" pin="2"/><net_sink comp="1736" pin=0"/></net>

<net id="1740"><net_src comp="1736" pin="1"/><net_sink comp="832" pin=0"/></net>

<net id="1747"><net_src comp="743" pin="2"/><net_sink comp="1744" pin=0"/></net>

<net id="1748"><net_src comp="1744" pin="1"/><net_sink comp="334" pin=0"/></net>

<net id="1752"><net_src comp="822" pin="2"/><net_sink comp="1749" pin=0"/></net>

<net id="1753"><net_src comp="1749" pin="1"/><net_sink comp="917" pin=0"/></net>

<net id="1757"><net_src comp="200" pin="3"/><net_sink comp="1754" pin=0"/></net>

<net id="1758"><net_src comp="1754" pin="1"/><net_sink comp="214" pin=0"/></net>

<net id="1765"><net_src comp="848" pin="2"/><net_sink comp="1762" pin=0"/></net>

<net id="1766"><net_src comp="1762" pin="1"/><net_sink comp="355" pin=0"/></net>

<net id="1770"><net_src comp="207" pin="3"/><net_sink comp="1767" pin=0"/></net>

<net id="1771"><net_src comp="1767" pin="1"/><net_sink comp="220" pin=0"/></net>

<net id="1775"><net_src comp="214" pin="3"/><net_sink comp="1772" pin=0"/></net>

<net id="1776"><net_src comp="1772" pin="1"/><net_sink comp="927" pin=0"/></net>

<net id="1780"><net_src comp="220" pin="3"/><net_sink comp="1777" pin=0"/></net>

<net id="1781"><net_src comp="1777" pin="1"/><net_sink comp="931" pin=0"/></net>

<net id="1785"><net_src comp="927" pin="1"/><net_sink comp="1782" pin=0"/></net>

<net id="1786"><net_src comp="1782" pin="1"/><net_sink comp="505" pin=0"/></net>

<net id="1790"><net_src comp="931" pin="1"/><net_sink comp="1787" pin=0"/></net>

<net id="1791"><net_src comp="1787" pin="1"/><net_sink comp="505" pin=1"/></net>

<net id="1795"><net_src comp="1020" pin="1"/><net_sink comp="1792" pin=0"/></net>

<net id="1796"><net_src comp="1792" pin="1"/><net_sink comp="1065" pin=0"/></net>

<net id="1800"><net_src comp="1024" pin="3"/><net_sink comp="1797" pin=0"/></net>

<net id="1801"><net_src comp="1797" pin="1"/><net_sink comp="1205" pin=0"/></net>

<net id="1808"><net_src comp="1038" pin="2"/><net_sink comp="1805" pin=0"/></net>

<net id="1809"><net_src comp="1805" pin="1"/><net_sink comp="1104" pin=0"/></net>

<net id="1813"><net_src comp="226" pin="3"/><net_sink comp="1810" pin=0"/></net>

<net id="1814"><net_src comp="1810" pin="1"/><net_sink comp="233" pin=0"/></net>

<net id="1818"><net_src comp="164" pin="1"/><net_sink comp="1815" pin=0"/></net>

<net id="1819"><net_src comp="1815" pin="1"/><net_sink comp="1048" pin=1"/></net>

<net id="1820"><net_src comp="1815" pin="1"/><net_sink comp="1282" pin=0"/></net>

<net id="1821"><net_src comp="1815" pin="1"/><net_sink comp="1349" pin=1"/></net>

<net id="1825"><net_src comp="1044" pin="1"/><net_sink comp="1822" pin=0"/></net>

<net id="1826"><net_src comp="1822" pin="1"/><net_sink comp="495" pin=1"/></net>

<net id="1830"><net_src comp="1053" pin="1"/><net_sink comp="1827" pin=0"/></net>

<net id="1831"><net_src comp="1827" pin="1"/><net_sink comp="495" pin=1"/></net>

<net id="1835"><net_src comp="1057" pin="1"/><net_sink comp="1832" pin=0"/></net>

<net id="1836"><net_src comp="1832" pin="1"/><net_sink comp="1168" pin=1"/></net>

<net id="1840"><net_src comp="1086" pin="2"/><net_sink comp="1837" pin=0"/></net>

<net id="1841"><net_src comp="1837" pin="1"/><net_sink comp="1116" pin=0"/></net>

<net id="1848"><net_src comp="1098" pin="2"/><net_sink comp="1845" pin=0"/></net>

<net id="1849"><net_src comp="1845" pin="1"/><net_sink comp="378" pin=0"/></net>

<net id="1853"><net_src comp="1108" pin="1"/><net_sink comp="1850" pin=0"/></net>

<net id="1854"><net_src comp="1850" pin="1"/><net_sink comp="1195" pin=1"/></net>

<net id="1858"><net_src comp="239" pin="3"/><net_sink comp="1855" pin=0"/></net>

<net id="1859"><net_src comp="1855" pin="1"/><net_sink comp="246" pin=0"/></net>

<net id="1866"><net_src comp="1132" pin="2"/><net_sink comp="1863" pin=0"/></net>

<net id="1867"><net_src comp="1863" pin="1"/><net_sink comp="389" pin=0"/></net>

<net id="1871"><net_src comp="252" pin="3"/><net_sink comp="1868" pin=0"/></net>

<net id="1872"><net_src comp="1868" pin="1"/><net_sink comp="194" pin=0"/></net>

<net id="1876"><net_src comp="259" pin="3"/><net_sink comp="1873" pin=0"/></net>

<net id="1877"><net_src comp="1873" pin="1"/><net_sink comp="266" pin=0"/></net>

<net id="1884"><net_src comp="1221" pin="2"/><net_sink comp="1881" pin=0"/></net>

<net id="1885"><net_src comp="1881" pin="1"/><net_sink comp="400" pin=0"/></net>

<net id="1889"><net_src comp="266" pin="3"/><net_sink comp="1886" pin=0"/></net>

<net id="1890"><net_src comp="1886" pin="1"/><net_sink comp="1227" pin=0"/></net>

<net id="1894"><net_src comp="1227" pin="1"/><net_sink comp="1891" pin=0"/></net>

<net id="1895"><net_src comp="1891" pin="1"/><net_sink comp="505" pin=0"/></net>

<net id="1899"><net_src comp="1297" pin="2"/><net_sink comp="1896" pin=0"/></net>

<net id="1900"><net_src comp="1896" pin="1"/><net_sink comp="1323" pin=0"/></net>

<net id="1904"><net_src comp="1303" pin="1"/><net_sink comp="1901" pin=0"/></net>

<net id="1905"><net_src comp="1901" pin="1"/><net_sink comp="1383" pin=1"/></net>

<net id="1912"><net_src comp="1313" pin="2"/><net_sink comp="1909" pin=0"/></net>

<net id="1913"><net_src comp="1909" pin="1"/><net_sink comp="1349" pin=0"/></net>

<net id="1917"><net_src comp="273" pin="3"/><net_sink comp="1914" pin=0"/></net>

<net id="1918"><net_src comp="1914" pin="1"/><net_sink comp="280" pin=0"/></net>

<net id="1922"><net_src comp="1333" pin="1"/><net_sink comp="1919" pin=0"/></net>

<net id="1923"><net_src comp="1919" pin="1"/><net_sink comp="1462" pin=1"/></net>

<net id="1930"><net_src comp="1343" pin="2"/><net_sink comp="1927" pin=0"/></net>

<net id="1931"><net_src comp="1927" pin="1"/><net_sink comp="421" pin=0"/></net>

<net id="1935"><net_src comp="1353" pin="1"/><net_sink comp="1932" pin=0"/></net>

<net id="1936"><net_src comp="1932" pin="1"/><net_sink comp="442" pin=2"/></net>

<net id="1940"><net_src comp="1357" pin="1"/><net_sink comp="1937" pin=0"/></net>

<net id="1941"><net_src comp="1937" pin="1"/><net_sink comp="1600" pin=1"/></net>

<net id="1948"><net_src comp="1367" pin="2"/><net_sink comp="1945" pin=0"/></net>

<net id="1949"><net_src comp="1945" pin="1"/><net_sink comp="432" pin=0"/></net>

<net id="1953"><net_src comp="1432" pin="1"/><net_sink comp="1950" pin=0"/></net>

<net id="1954"><net_src comp="1950" pin="1"/><net_sink comp="1545" pin=1"/></net>

<net id="1958"><net_src comp="1436" pin="1"/><net_sink comp="1955" pin=0"/></net>

<net id="1959"><net_src comp="1955" pin="1"/><net_sink comp="1627" pin=1"/></net>

<net id="1966"><net_src comp="1446" pin="2"/><net_sink comp="1963" pin=0"/></net>

<net id="1967"><net_src comp="1963" pin="1"/><net_sink comp="453" pin=0"/></net>

<net id="1971"><net_src comp="1511" pin="1"/><net_sink comp="1968" pin=0"/></net>

<net id="1972"><net_src comp="1968" pin="1"/><net_sink comp="1572" pin=1"/></net>

<net id="1976"><net_src comp="286" pin="3"/><net_sink comp="1973" pin=0"/></net>

<net id="1977"><net_src comp="1973" pin="1"/><net_sink comp="246" pin=0"/></net>

<net id="1981"><net_src comp="293" pin="3"/><net_sink comp="1978" pin=0"/></net>

<net id="1982"><net_src comp="1978" pin="1"/><net_sink comp="300" pin=0"/></net>

<net id="1989"><net_src comp="1643" pin="2"/><net_sink comp="1986" pin=0"/></net>

<net id="1990"><net_src comp="1986" pin="1"/><net_sink comp="476" pin=0"/></net>

<net id="1994"><net_src comp="300" pin="3"/><net_sink comp="1991" pin=0"/></net>

<net id="1995"><net_src comp="1991" pin="1"/><net_sink comp="1649" pin=0"/></net>

<net id="1999"><net_src comp="1649" pin="1"/><net_sink comp="1996" pin=0"/></net>

<net id="2000"><net_src comp="1996" pin="1"/><net_sink comp="505" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_ftmap | {58 }
	Port: conv1_output_ftmap | {21 }
	Port: conv2_output_ftmap | {40 }
 - Input state : 
	Port: srcnn : input_ftmap | {8 9 }
	Port: srcnn : conv1_weights | {8 9 }
	Port: srcnn : conv1_biases | {2 3 }
	Port: srcnn : conv2_weights | {27 28 }
	Port: srcnn : conv2_biases | {22 23 }
	Port: srcnn : conv3_weights | {46 47 }
	Port: srcnn : conv3_biases | {22 }
	Port: srcnn : output_ftmap | {42 43 }
	Port: srcnn : conv1_output_ftmap | {5 6 27 28 }
	Port: srcnn : conv2_output_ftmap | {25 26 46 47 }
  - Chain level:
	State 1
		store_ln18 : 1
	State 2
		zext_ln18 : 1
		n1_cast14 : 1
		n1_cast : 1
		tmp_5 : 1
		tmp_5_cast : 2
		empty : 3
		sext_ln35 : 4
		tmp_6 : 1
		zext_ln35 : 2
		add_ln35 : 3
		icmp_ln18 : 1
		add_ln18 : 1
		br_ln18 : 2
		conv1_biases_addr : 2
		conv1_biases_load : 3
		store_ln17 : 1
	State 3
		empty_19 : 1
	State 4
		h_cast : 1
		empty_20 : 2
		p_cast16 : 3
		empty_21 : 3
		p_shl2 : 4
		empty_22 : 5
		zext_ln22 : 1
		icmp_ln22 : 1
		add_ln22 : 1
		br_ln22 : 2
	State 5
		w_cast : 1
		empty_23 : 2
		p_cast29 : 3
		conv1_output_ftmap_addr : 4
		zext_ln23 : 1
		icmp_ln23 : 1
		add_ln23 : 1
		br_ln23 : 2
		conv1_output_ftmap_load : 5
	State 6
	State 7
		zext_ln35_1 : 1
		add_ln35_1 : 2
		zext_ln35_2 : 3
		trunc_ln35 : 3
		p_shl3 : 4
		add_ln35_2 : 5
		icmp_ln26 : 1
		add_ln26 : 1
		br_ln26 : 2
		tmp : 1
		tmp_cast : 2
		empty_24 : 3
		tmp_9 : 4
		icmp_ln84 : 4
		sext_ln84 : 2
		add_ln84 : 3
		select_ln83 : 5
		or_ln83 : 5
		yPixelClamped_1 : 5
		zext_ln35_3 : 6
		tmp_10 : 6
		sub_ln35 : 7
		add57_i : 1
	State 8
		zext_ln35_4 : 1
		add_ln35_3 : 2
		zext_ln35_5 : 3
		conv1_weights_addr : 4
		icmp_ln27 : 1
		add_ln27 : 1
		br_ln27 : 2
		add_ln31 : 1
		sext_ln31 : 2
		add_ln31_1 : 3
		tmp_14 : 4
		icmp_ln84_2 : 4
		tmp_15 : 4
		select_ln83_4 : 5
		or_ln83_2 : 5
		xPixelClamped_1 : 6
		sext_ln35_1 : 7
		add_ln35_4 : 8
		zext_ln35_6 : 9
		input_ftmap_addr : 10
		conv1_weights_load : 5
		input_ftmap_load : 11
	State 9
	State 10
		mul_i : 1
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
		tmp_1 : 1
		trunc_ln42 : 1
		icmp_ln42 : 2
		icmp_ln42_1 : 2
		or_ln42 : 3
		and_ln42 : 3
		select_ln42 : 3
		store_ln41 : 4
	State 22
		trunc_ln17 : 1
		zext_ln17 : 1
		n2_cast : 1
		tmp_7 : 1
		tmp_7_cast : 2
		empty_25 : 3
		sext_ln34 : 4
		tmp_8 : 2
		icmp_ln17 : 1
		add_ln17 : 1
		br_ln17 : 2
		conv2_biases_addr : 2
		conv2_biases_load : 3
		store_ln21 : 1
	State 23
		empty_26 : 1
	State 24
		h_3_cast19 : 1
		h_3_cast : 1
		empty_27 : 2
		p_cast18 : 3
		empty_28 : 3
		p_shl6 : 4
		empty_29 : 5
		icmp_ln21_1 : 1
		add_ln21_1 : 1
		br_ln21 : 2
	State 25
		w_3_cast20 : 1
		w_3_cast : 1
		empty_30 : 2
		p_cast32 : 3
		conv2_output_ftmap_addr : 4
		icmp_ln22_2 : 1
		add_ln22_2 : 1
		br_ln22 : 2
		conv2_output_ftmap_load : 5
	State 26
	State 27
		zext_ln34_3 : 1
		zext_ln34_4 : 1
		tmp_11 : 1
		zext_ln34_5 : 2
		sub_ln34_1 : 3
		sext_ln34_1 : 4
		add_ln34_1 : 5
		sext_ln34_2 : 6
		trunc_ln34 : 6
		p_shl7 : 7
		sub_ln34_2 : 8
		add_ln34_2 : 9
		zext_ln34_6 : 10
		conv1_output_ftmap_addr_1 : 11
		add_ln34_3 : 2
		zext_ln34_7 : 3
		conv2_weights_addr : 4
		icmp_ln33 : 1
		add_ln33 : 1
		br_ln33 : 2
		conv2_weights_load : 5
		conv1_output_ftmap_load_1 : 12
		add57_i2 : 1
	State 28
	State 29
		mul_i1 : 1
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
		tmp_3 : 1
		trunc_ln41 : 1
		icmp_ln41 : 2
		icmp_ln41_1 : 2
		or_ln41 : 3
		and_ln41 : 3
		select_ln41 : 3
		store_ln40 : 4
	State 41
		zext_ln34 : 1
		tmp_s : 1
		sub_ln34 : 2
		zext_ln21 : 1
		icmp_ln21 : 1
		add_ln21 : 1
		br_ln21 : 2
	State 42
		zext_ln34_1 : 1
		add_ln34 : 2
		zext_ln34_2 : 3
		output_ftmap_addr : 4
		zext_ln22_1 : 1
		icmp_ln22_1 : 1
		add_ln22_1 : 1
		br_ln22 : 2
		output_ftmap_load : 5
	State 43
		bitcast_ln34 : 1
	State 44
		zext_ln25 : 1
		icmp_ln25 : 1
		add_ln25 : 1
		br_ln25 : 2
		tmp4 : 1
		tmp4_cast : 2
		empty_32 : 3
		tmp_12 : 4
		icmp_ln84_1 : 4
		tmp_13 : 4
		select_ln83_2 : 5
		or_ln83_1 : 5
		yPixelClamped_2 : 6
		sext_ln26 : 7
		add57_i1 : 1
	State 45
		zext_ln26 : 1
		icmp_ln26_1 : 1
		add_ln26_1 : 1
		br_ln26 : 2
		add_ln30 : 1
		sext_ln30 : 2
		add_ln30_1 : 3
		tmp_17 : 4
		icmp_ln84_3 : 4
		tmp_19 : 4
		select_ln83_6 : 5
		or_ln83_3 : 5
		xPixelClamped_2 : 6
		sext_ln33 : 7
	State 46
		zext_ln34_8 : 1
		zext_ln34_9 : 1
		tmp_16 : 1
		zext_ln34_10 : 2
		sub_ln34_3 : 3
		sext_ln34_3 : 4
		add_ln34_4 : 5
		sext_ln34_4 : 6
		trunc_ln34_1 : 6
		p_shl : 7
		sub_ln34_4 : 8
		add_ln34_5 : 9
		zext_ln34_11 : 10
		conv2_output_ftmap_addr_1 : 11
		tmp_18 : 1
		zext_ln34_12 : 2
		add_ln34_6 : 3
		add_ln34_7 : 4
		zext_ln34_13 : 5
		trunc_ln34_2 : 5
		p_shl4 : 6
		add_ln34_8 : 7
		add_ln34_9 : 8
		zext_ln34_14 : 9
		conv3_weights_addr : 10
		icmp_ln33_1 : 1
		add_ln33_1 : 1
		br_ln33 : 2
		conv3_weights_load : 11
		conv2_output_ftmap_load_1 : 12
	State 47
	State 48
		mul_i2 : 1
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
		store_ln40 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|---------|
| Operation|        Functional Unit        |   DSP   |    FF   |   LUT   |
|----------|-------------------------------|---------|---------|---------|
|          |        add_ln35_fu_598        |    0    |    0    |    17   |
|          |        add_ln18_fu_610        |    0    |    0    |    14   |
|          |        empty_20_fu_629        |    0    |    0    |    23   |
|          |        add_ln22_fu_666        |    0    |    0    |    15   |
|          |        empty_23_fu_680        |    0    |    0    |    29   |
|          |        add_ln23_fu_700        |    0    |    0    |    15   |
|          |       add_ln35_1_fu_710       |    0    |    0    |    18   |
|          |       add_ln35_2_fu_731       |    0    |    0    |    20   |
|          |        add_ln26_fu_743        |    0    |    0    |    12   |
|          |           tmp_fu_749          |    0    |    0    |    12   |
|          |        empty_24_fu_759        |    0    |    0    |    15   |
|          |        add_ln84_fu_782        |    0    |    0    |    15   |
|          |       add_ln35_3_fu_832       |    0    |    0    |    20   |
|          |        add_ln27_fu_848        |    0    |    0    |    12   |
|          |        add_ln31_fu_854        |    0    |    0    |    12   |
|          |       add_ln31_1_fu_864       |    0    |    0    |    15   |
|          |       add_ln35_4_fu_917       |    0    |    0    |    23   |
|          |        add_ln17_fu_1038       |    0    |    0    |    13   |
|          |        empty_27_fu_1065       |    0    |    0    |    22   |
|          |       add_ln21_1_fu_1098      |    0    |    0    |    15   |
|    add   |        empty_30_fu_1116       |    0    |    0    |    28   |
|          |       add_ln22_2_fu_1132      |    0    |    0    |    15   |
|          |       add_ln34_1_fu_1168      |    0    |    0    |    23   |
|          |       add_ln34_2_fu_1195      |    0    |    0    |    22   |
|          |       add_ln34_3_fu_1205      |    0    |    0    |    18   |
|          |        add_ln33_fu_1221       |    0    |    0    |    14   |
|          |        add_ln21_fu_1313       |    0    |    0    |    15   |
|          |        add_ln34_fu_1323       |    0    |    0    |    23   |
|          |       add_ln22_1_fu_1343      |    0    |    0    |    15   |
|          |        add_ln25_fu_1367       |    0    |    0    |    10   |
|          |          tmp4_fu_1373         |    0    |    0    |    10   |
|          |        empty_32_fu_1383       |    0    |    0    |    15   |
|          |       add_ln26_1_fu_1446      |    0    |    0    |    10   |
|          |        add_ln30_fu_1452       |    0    |    0    |    10   |
|          |       add_ln30_1_fu_1462      |    0    |    0    |    15   |
|          |       add_ln34_4_fu_1545      |    0    |    0    |    22   |
|          |       add_ln34_5_fu_1572      |    0    |    0    |    21   |
|          |       add_ln34_6_fu_1594      |    0    |    0    |    19   |
|          |       add_ln34_7_fu_1600      |    0    |    0    |    18   |
|          |       add_ln34_8_fu_1621      |    0    |    0    |    18   |
|          |       add_ln34_9_fu_1627      |    0    |    0    |    18   |
|          |       add_ln33_1_fu_1643      |    0    |    0    |    13   |
|----------|-------------------------------|---------|---------|---------|
|   fadd   |           grp_fu_495          |    2    |   227   |   214   |
|----------|-------------------------------|---------|---------|---------|
|          |        icmp_ln18_fu_604       |    0    |    0    |    14   |
|          |        icmp_ln22_fu_660       |    0    |    0    |    15   |
|          |        icmp_ln23_fu_694       |    0    |    0    |    15   |
|          |        icmp_ln26_fu_737       |    0    |    0    |    12   |
|          |        icmp_ln84_fu_772       |    0    |    0    |    17   |
|          |        icmp_ln27_fu_842       |    0    |    0    |    12   |
|          |       icmp_ln84_2_fu_877      |    0    |    0    |    17   |
|          |        icmp_ln42_fu_953       |    0    |    0    |    15   |
|          |       icmp_ln42_1_fu_959      |    0    |    0    |    30   |
|          |       icmp_ln17_fu_1032       |    0    |    0    |    13   |
|   icmp   |      icmp_ln21_1_fu_1092      |    0    |    0    |    15   |
|          |      icmp_ln22_2_fu_1126      |    0    |    0    |    15   |
|          |       icmp_ln33_fu_1215       |    0    |    0    |    14   |
|          |       icmp_ln41_fu_1249       |    0    |    0    |    15   |
|          |      icmp_ln41_1_fu_1255      |    0    |    0    |    30   |
|          |       icmp_ln21_fu_1307       |    0    |    0    |    15   |
|          |      icmp_ln22_1_fu_1337      |    0    |    0    |    15   |
|          |       icmp_ln25_fu_1361       |    0    |    0    |    10   |
|          |      icmp_ln84_1_fu_1396      |    0    |    0    |    17   |
|          |      icmp_ln26_1_fu_1440      |    0    |    0    |    10   |
|          |      icmp_ln84_3_fu_1475      |    0    |    0    |    17   |
|          |      icmp_ln33_1_fu_1637      |    0    |    0    |    13   |
|----------|-------------------------------|---------|---------|---------|
|   fmul   |           grp_fu_505          |    3    |   128   |   135   |
|----------|-------------------------------|---------|---------|---------|
|          |          empty_fu_576         |    0    |    0    |    22   |
|          |        empty_22_fu_650        |    0    |    0    |    29   |
|          |        sub_ln35_fu_822        |    0    |    0    |    23   |
|          |        empty_25_fu_1014       |    0    |    0    |    21   |
|    sub   |        empty_29_fu_1086       |    0    |    0    |    28   |
|          |       sub_ln34_1_fu_1158      |    0    |    0    |    22   |
|          |       sub_ln34_2_fu_1189      |    0    |    0    |    22   |
|          |        sub_ln34_fu_1297       |    0    |    0    |    23   |
|          |       sub_ln34_3_fu_1535      |    0    |    0    |    21   |
|          |       sub_ln34_4_fu_1566      |    0    |    0    |    21   |
|----------|-------------------------------|---------|---------|---------|
|          |       select_ln83_fu_788      |    0    |    0    |    2    |
|          |     yPixelClamped_1_fu_802    |    0    |    0    |    8    |
|          |      select_ln83_4_fu_891     |    0    |    0    |    9    |
|          |     xPixelClamped_1_fu_905    |    0    |    0    |    10   |
|  select  |       select_ln42_fu_977      |    0    |    0    |    32   |
|          |      select_ln41_fu_1273      |    0    |    0    |    32   |
|          |     select_ln83_2_fu_1410     |    0    |    0    |    9    |
|          |    yPixelClamped_2_fu_1424    |    0    |    0    |    10   |
|          |     select_ln83_6_fu_1489     |    0    |    0    |    9    |
|          |    xPixelClamped_2_fu_1503    |    0    |    0    |    10   |
|----------|-------------------------------|---------|---------|---------|
|          |         or_ln83_fu_796        |    0    |    0    |    2    |
|          |        or_ln83_2_fu_899       |    0    |    0    |    2    |
|    or    |         or_ln42_fu_965        |    0    |    0    |    2    |
|          |        or_ln41_fu_1261        |    0    |    0    |    2    |
|          |       or_ln83_1_fu_1418       |    0    |    0    |    2    |
|          |       or_ln83_3_fu_1497       |    0    |    0    |    2    |
|----------|-------------------------------|---------|---------|---------|
|    and   |        and_ln42_fu_971        |    0    |    0    |    2    |
|          |        and_ln41_fu_1267       |    0    |    0    |    2    |
|----------|-------------------------------|---------|---------|---------|
|   read   | conv3_biases_read_read_fu_168 |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|   fcmp   |           grp_fu_509          |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |        zext_ln18_fu_551       |    0    |    0    |    0    |
|          |        n1_cast14_fu_556       |    0    |    0    |    0    |
|          |         n1_cast_fu_560        |    0    |    0    |    0    |
|          |       tmp_5_cast_fu_572       |    0    |    0    |    0    |
|          |        zext_ln35_fu_594       |    0    |    0    |    0    |
|          |         h_cast_fu_625         |    0    |    0    |    0    |
|          |        zext_ln22_fu_656       |    0    |    0    |    0    |
|          |         w_cast_fu_676         |    0    |    0    |    0    |
|          |        p_cast29_fu_685        |    0    |    0    |    0    |
|          |        zext_ln23_fu_690       |    0    |    0    |    0    |
|          |       zext_ln35_1_fu_706      |    0    |    0    |    0    |
|          |       zext_ln35_2_fu_715      |    0    |    0    |    0    |
|          |       zext_ln35_3_fu_810      |    0    |    0    |    0    |
|          |       zext_ln35_4_fu_828      |    0    |    0    |    0    |
|          |       zext_ln35_5_fu_837      |    0    |    0    |    0    |
|          |       zext_ln35_6_fu_922      |    0    |    0    |    0    |
|          |        zext_ln17_fu_993       |    0    |    0    |    0    |
|          |         n2_cast_fu_998        |    0    |    0    |    0    |
|          |       tmp_7_cast_fu_1010      |    0    |    0    |    0    |
|          |       h_3_cast19_fu_1057      |    0    |    0    |    0    |
|          |        h_3_cast_fu_1061       |    0    |    0    |    0    |
|   zext   |       w_3_cast20_fu_1108      |    0    |    0    |    0    |
|          |        w_3_cast_fu_1112       |    0    |    0    |    0    |
|          |        p_cast32_fu_1121       |    0    |    0    |    0    |
|          |      zext_ln34_3_fu_1138      |    0    |    0    |    0    |
|          |      zext_ln34_4_fu_1142      |    0    |    0    |    0    |
|          |      zext_ln34_5_fu_1154      |    0    |    0    |    0    |
|          |      zext_ln34_6_fu_1200      |    0    |    0    |    0    |
|          |      zext_ln34_7_fu_1210      |    0    |    0    |    0    |
|          |       zext_ln34_fu_1285       |    0    |    0    |    0    |
|          |       zext_ln21_fu_1303       |    0    |    0    |    0    |
|          |      zext_ln34_1_fu_1319      |    0    |    0    |    0    |
|          |      zext_ln34_2_fu_1328      |    0    |    0    |    0    |
|          |      zext_ln22_1_fu_1333      |    0    |    0    |    0    |
|          |       zext_ln25_fu_1357       |    0    |    0    |    0    |
|          |       zext_ln26_fu_1436       |    0    |    0    |    0    |
|          |      zext_ln34_8_fu_1515      |    0    |    0    |    0    |
|          |      zext_ln34_9_fu_1519      |    0    |    0    |    0    |
|          |      zext_ln34_10_fu_1531     |    0    |    0    |    0    |
|          |      zext_ln34_11_fu_1577     |    0    |    0    |    0    |
|          |      zext_ln34_12_fu_1590     |    0    |    0    |    0    |
|          |      zext_ln34_13_fu_1605     |    0    |    0    |    0    |
|          |      zext_ln34_14_fu_1632     |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |          tmp_5_fu_564         |    0    |    0    |    0    |
|          |          tmp_6_fu_586         |    0    |    0    |    0    |
|          |         p_shl2_fu_642         |    0    |    0    |    0    |
|          |         p_shl3_fu_723         |    0    |    0    |    0    |
|          |         tmp_10_fu_814         |    0    |    0    |    0    |
|          |         tmp_7_fu_1002         |    0    |    0    |    0    |
|          |         tmp_8_fu_1024         |    0    |    0    |    0    |
|bitconcatenate|         p_shl6_fu_1078        |    0    |    0    |    0    |
|          |         tmp_11_fu_1146        |    0    |    0    |    0    |
|          |         p_shl7_fu_1181        |    0    |    0    |    0    |
|          |         tmp_s_fu_1289         |    0    |    0    |    0    |
|          |         tmp_16_fu_1523        |    0    |    0    |    0    |
|          |         p_shl_fu_1558         |    0    |    0    |    0    |
|          |         tmp_18_fu_1582        |    0    |    0    |    0    |
|          |         p_shl4_fu_1613        |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |        sext_ln35_fu_582       |    0    |    0    |    0    |
|          |        p_cast16_fu_634        |    0    |    0    |    0    |
|          |        tmp_cast_fu_755        |    0    |    0    |    0    |
|          |        sext_ln84_fu_778       |    0    |    0    |    0    |
|          |        sext_ln31_fu_860       |    0    |    0    |    0    |
|          |       sext_ln35_1_fu_913      |    0    |    0    |    0    |
|          |       sext_ln34_fu_1020       |    0    |    0    |    0    |
|   sext   |        p_cast18_fu_1070       |    0    |    0    |    0    |
|          |      sext_ln34_1_fu_1164      |    0    |    0    |    0    |
|          |      sext_ln34_2_fu_1173      |    0    |    0    |    0    |
|          |       tmp4_cast_fu_1379       |    0    |    0    |    0    |
|          |       sext_ln26_fu_1432       |    0    |    0    |    0    |
|          |       sext_ln30_fu_1458       |    0    |    0    |    0    |
|          |       sext_ln33_fu_1511       |    0    |    0    |    0    |
|          |      sext_ln34_3_fu_1541      |    0    |    0    |    0    |
|          |      sext_ln34_4_fu_1550      |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |        empty_21_fu_638        |    0    |    0    |    0    |
|          |       trunc_ln35_fu_719       |    0    |    0    |    0    |
|          |       trunc_ln42_fu_949       |    0    |    0    |    0    |
|          |       trunc_ln17_fu_989       |    0    |    0    |    0    |
|   trunc  |        empty_28_fu_1074       |    0    |    0    |    0    |
|          |       trunc_ln34_fu_1177      |    0    |    0    |    0    |
|          |       trunc_ln41_fu_1245      |    0    |    0    |    0    |
|          |      trunc_ln34_1_fu_1554     |    0    |    0    |    0    |
|          |      trunc_ln34_2_fu_1609     |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |          tmp_9_fu_764         |    0    |    0    |    0    |
|          |         tmp_14_fu_869         |    0    |    0    |    0    |
|          |         tmp_15_fu_883         |    0    |    0    |    0    |
| bitselect|         tmp_12_fu_1388        |    0    |    0    |    0    |
|          |         tmp_13_fu_1402        |    0    |    0    |    0    |
|          |         tmp_17_fu_1467        |    0    |    0    |    0    |
|          |         tmp_19_fu_1481        |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|partselect|          tmp_1_fu_939         |    0    |    0    |    0    |
|          |         tmp_3_fu_1235         |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|   Total  |                               |    5    |   355   |   1783  |
|----------|-------------------------------|---------|---------|---------|

Memories:
+------------------+--------+--------+--------+--------+
|                  |  BRAM  |   FF   |   LUT  |  URAM  |
+------------------+--------+--------+--------+--------+
|conv1_output_ftmap|  7374  |    0   |    0   |    0   |
|conv2_output_ftmap|  3690  |    0   |    0   |    0   |
+------------------+--------+--------+--------+--------+
|       Total      |  11064 |    0   |    0   |    0   |
+------------------+--------+--------+--------+--------+

* Register list:
+----------------------------------+--------+
|                                  |   FF   |
+----------------------------------+--------+
|         add4227_i_reg_407        |   32   |
|      add42_lcssa20_i_reg_460     |   32   |
|      add42_lcssa28_i_reg_362     |   32   |
|   add42_lcssa_lcssa21_i_reg_439  |   32   |
|   add42_lcssa_lcssa29_i_reg_341  |   32   |
|         add_ln17_reg_1805        |    6   |
|         add_ln18_reg_1678        |    7   |
|        add_ln21_1_reg_1845       |    8   |
|         add_ln21_reg_1909        |    8   |
|        add_ln22_1_reg_1927       |    8   |
|        add_ln22_2_reg_1863       |    8   |
|         add_ln22_reg_1713        |    8   |
|         add_ln23_reg_1731        |    8   |
|         add_ln25_reg_1945        |    3   |
|        add_ln26_1_reg_1963       |    3   |
|         add_ln26_reg_1744        |    4   |
|         add_ln27_reg_1762        |    4   |
|        add_ln33_1_reg_1986       |    6   |
|         add_ln33_reg_1881        |    7   |
|        add_ln35_2_reg_1736       |   13   |
|         add_ln35_reg_1670        |   11   |
|      bitcast_ln34_1_reg_1891     |   32   |
|      bitcast_ln34_2_reg_1996     |   32   |
|       bitcast_ln34_reg_1932      |   32   |
|      bitcast_ln35_1_reg_1787     |   32   |
|       bitcast_ln35_reg_1782      |   32   |
|    conv1_biases_addr_reg_1683    |    6   |
|conv1_output_ftmap_addr_1_reg_1868|   22   |
| conv1_output_ftmap_addr_reg_1718 |   22   |
|    conv1_weights_addr_reg_1754   |   13   |
|    conv1_weights_load_reg_1772   |   32   |
|    conv2_biases_addr_reg_1810    |    5   |
|conv2_output_ftmap_addr_1_reg_1973|   21   |
| conv2_output_ftmap_addr_reg_1855 |   21   |
|    conv2_weights_addr_reg_1873   |   11   |
|    conv2_weights_load_reg_1886   |   32   |
|    conv3_weights_addr_reg_1978   |   10   |
|    conv3_weights_load_reg_1991   |   32   |
|         empty_19_reg_1695        |   32   |
|         empty_22_reg_1700        |   22   |
|         empty_26_reg_1827        |   32   |
|         empty_29_reg_1837        |   21   |
|         empty_31_reg_1822        |   32   |
|         empty_33_reg_483         |   32   |
|            f1h_reg_330           |    4   |
|            f1w_reg_351           |    4   |
|            f3h_reg_428           |    3   |
|            f3w_reg_449           |    3   |
|           h_1_reg_1815           |    8   |
|        h_3_cast19_reg_1832       |   17   |
|            h_4_reg_374           |    8   |
|             h_reg_307            |    8   |
|     input_ftmap_addr_reg_1767    |   16   |
|     input_ftmap_load_reg_1777    |   32   |
|           n1_1_reg_396           |    7   |
|            n1_reg_1658           |    7   |
|           n2_1_reg_472           |    6   |
|            n2_reg_1688           |    6   |
|    output_ftmap_addr_reg_1914    |   16   |
|              reg_514             |   32   |
|              reg_520             |   32   |
|              reg_525             |   32   |
|              reg_532             |   32   |
|              reg_537             |   32   |
|        sext_ln26_reg_1950        |   16   |
|        sext_ln33_reg_1968        |   21   |
|        sext_ln34_reg_1792        |   16   |
|        sext_ln35_reg_1665        |   17   |
|         sub_ln34_reg_1896        |   16   |
|         sub_ln35_reg_1749        |   16   |
|          tmp_8_reg_1797          |   11   |
|            w_1_reg_417           |    8   |
|        w_3_cast20_reg_1850       |   22   |
|            w_3_reg_385           |    8   |
|             w_reg_319            |    8   |
|        zext_ln21_reg_1901        |   10   |
|       zext_ln22_1_reg_1919       |   10   |
|        zext_ln22_reg_1705        |   10   |
|        zext_ln23_reg_1723        |   10   |
|        zext_ln25_reg_1937        |    9   |
|        zext_ln26_reg_1955        |   10   |
+----------------------------------+--------+
|               Total              |  1353  |
+----------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_181 |  p0  |   2  |   6  |   12   ||    9    |
| grp_access_fu_194 |  p0  |   4  |  22  |   88   ||    20   |
| grp_access_fu_214 |  p0  |   2  |  13  |   26   ||    9    |
| grp_access_fu_220 |  p0  |   2  |  16  |   32   ||    9    |
| grp_access_fu_233 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_246 |  p0  |   4  |  21  |   84   ||    20   |
| grp_access_fu_266 |  p0  |   2  |  11  |   22   ||    9    |
| grp_access_fu_280 |  p0  |   2  |  16  |   32   ||    9    |
| grp_access_fu_300 |  p0  |   2  |  10  |   20   ||    9    |
|     h_reg_307     |  p0  |   2  |   8  |   16   ||    9    |
|     grp_fu_495    |  p0  |   6  |  32  |   192  ||    31   |
|     grp_fu_495    |  p1  |   4  |  32  |   128  ||    20   |
|     grp_fu_505    |  p0  |   6  |  32  |   192  ||    31   |
|     grp_fu_505    |  p1  |   4  |  32  |   128  ||    20   |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   982  ||  6.762  ||   214   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |    5   |    -   |   355  |  1783  |    -   |
|   Memory  |  11064 |    -   |    -   |    0   |    0   |    0   |
|Multiplexer|    -   |    -   |    6   |    -   |   214  |    -   |
|  Register |    -   |    -   |    -   |  1353  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |  11064 |    5   |    6   |  1708  |  1997  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
