m255
K3
13
cModel Technology
Z0 dC:\intelFPGA_lite\17.1\project\pll_test_31\simulation\modelsim
T_opt
VdDi<o:Sz?]mNZ5n`V1_`z0
04 14 4 work pll_test_31_tb fast 0
=1-6018952d3ac1-6158fec5-147-4194
o-quiet -auto_acc_if_foreign -work work -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work +acc
n@_opt
OL;O;10.1c;51
vpll
IXWn_U6DeP=eAEnlBleKh40
V4@5lWA_Qe>3l3HjGOH[jk1
Z1 dC:\intelFPGA_lite\17.1\project\pll_test_31\simulation\modelsim
w1633221652
8C:/intelFPGA_lite/17.1/project/pll_test_31/ipcore/pll.v
FC:/intelFPGA_lite/17.1/project/pll_test_31/ipcore/pll.v
L0 39
Z2 OL;L;10.1c;51
r1
31
Z3 o-vlog01compat -work work -L mtiAvm -L mtiOvm -L mtiUvm -L mtiUPF
!i10b 1
!s100 ba@4WSYQUTHhK`QjZkNWD1
!s85 0
!s108 1633222340.952000
!s107 C:/intelFPGA_lite/17.1/project/pll_test_31/ipcore/pll.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/intelFPGA_lite/17.1/project/pll_test_31/ipcore|C:/intelFPGA_lite/17.1/project/pll_test_31/ipcore/pll.v|
!s92 -vlog01compat -work work +incdir+C:/intelFPGA_lite/17.1/project/pll_test_31/ipcore -L mtiAvm -L mtiOvm -L mtiUvm -L mtiUPF
vpll_altpll
I1fnjMTH?1f>9d2I=RUG>N2
V?DF8j=RJ_EcKZlDzF;fMW0
R1
w1633222104
8C:/intelFPGA_lite/17.1/project/pll_test_31/db/pll_altpll.v
FC:/intelFPGA_lite/17.1/project/pll_test_31/db/pll_altpll.v
L0 30
R2
r1
31
R3
!i10b 1
!s100 m>ZEVH5o<n:`08b1ig>0g3
!s85 0
!s108 1633222341.000000
!s107 C:/intelFPGA_lite/17.1/project/pll_test_31/db/pll_altpll.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/intelFPGA_lite/17.1/project/pll_test_31/db|C:/intelFPGA_lite/17.1/project/pll_test_31/db/pll_altpll.v|
!s92 -vlog01compat -work work +incdir+C:/intelFPGA_lite/17.1/project/pll_test_31/db -L mtiAvm -L mtiOvm -L mtiUvm -L mtiUPF
vpll_test_31
ITkJgBZ;KYXcO_]>T5n3jN1
V;@YOR:ozT1RQAHX_RekT93
R1
w1633222093
8C:/intelFPGA_lite/17.1/project/pll_test_31/pll_test_31.v
FC:/intelFPGA_lite/17.1/project/pll_test_31/pll_test_31.v
L0 1
R2
r1
31
R3
Z4 !s92 -vlog01compat -work work +incdir+C:/intelFPGA_lite/17.1/project/pll_test_31 -L mtiAvm -L mtiOvm -L mtiUvm -L mtiUPF
!i10b 1
!s100 kKCdF9zhFFCn_26LgWDi41
!s85 0
!s108 1633222340.899000
!s107 C:/intelFPGA_lite/17.1/project/pll_test_31/pll_test_31.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/intelFPGA_lite/17.1/project/pll_test_31|C:/intelFPGA_lite/17.1/project/pll_test_31/pll_test_31.v|
vpll_test_31_tb
I6UFA`@f1mCUfg[39[QUmH2
VY048K]HHlLaSEJ6?JoE>G0
R1
w1633222299
8C:/intelFPGA_lite/17.1/project/pll_test_31/pll_test_31_tb.v
FC:/intelFPGA_lite/17.1/project/pll_test_31/pll_test_31_tb.v
L0 2
R2
r1
31
R3
R4
!i10b 1
!s100 TOcR9DEM2zB3=G3XBjKbc1
!s85 0
!s108 1633222341.044000
!s107 C:/intelFPGA_lite/17.1/project/pll_test_31/pll_test_31_tb.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/intelFPGA_lite/17.1/project/pll_test_31|C:/intelFPGA_lite/17.1/project/pll_test_31/pll_test_31_tb.v|
