library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use work.alu_pkg.all;

entity adder_4bit is
    Port ( A, B : in STD_LOGIC_VECTOR (3 downto 0);
           Cin  : in STD_LOGIC;
           S    : out STD_LOGIC_VECTOR (3 downto 0);
           Cout : out STD_LOGIC);
end adder_4bit;

architecture structural of adder_4bit is
    signal c1, c2, c3 : STD_LOGIC;
begin
    FA0: full_adder port map (A(0), B(0), Cin, S(0), c1);
    FA1: full_adder port map (A(1), B(1), c1,  S(1), c2);
    FA2: full_adder port map (A(2), B(2), c2,  S(2), c3);
    FA3: full_adder port map (A(3), B(3), c3,  S(3), Cout);
end structural;