
---------- Begin Simulation Statistics ----------
final_tick                                 1919034800                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 198049                       # Simulator instruction rate (inst/s)
host_mem_usage                                4406836                       # Number of bytes of host memory used
host_op_rate                                   362194                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    22.47                       # Real time elapsed on the host
host_tick_rate                               85418810                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     4449337                       # Number of instructions simulated
sim_ops                                       8137104                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.001919                       # Number of seconds simulated
sim_ticks                                  1919034800                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               902394                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  6                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             37276                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            923151                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             483597                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          902394                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           418797                       # Number of indirect misses.
system.cpu.branchPred.lookups                 1025651                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   50098                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        20346                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                   4991511                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  3512176                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts             37379                       # The number of times a branch was mispredicted
system.cpu.commit.branches                     825806                       # Number of branches committed
system.cpu.commit.bw_lim_events               1295338                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             748                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts         1170683                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts              4449337                       # Number of instructions committed
system.cpu.commit.committedOps                8137104                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples      4308521                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.888607                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.683299                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      1496005     34.72%     34.72% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       587435     13.63%     48.36% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       420912      9.77%     58.13% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       508831     11.81%     69.94% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4      1295338     30.06%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      4308521                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                     223155                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                45994                       # Number of function calls committed.
system.cpu.commit.int_insts                   7955192                       # Number of committed integer instructions.
system.cpu.commit.loads                       1032070                       # Number of loads committed
system.cpu.commit.membars                           1                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass        36813      0.45%      0.45% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          6324401     77.72%     78.18% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult           27783      0.34%     78.52% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv            38375      0.47%     78.99% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd           8995      0.11%     79.10% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     79.10% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt           1216      0.01%     79.11% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     79.11% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     79.11% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     79.11% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     79.11% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     79.11% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd            6238      0.08%     79.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     79.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu           35825      0.44%     79.63% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     79.63% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt           36744      0.45%     80.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc          61844      0.76%     80.84% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     80.84% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     80.84% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift          1184      0.01%     80.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     80.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     80.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     80.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     80.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     80.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     80.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     80.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     80.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     80.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     80.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     80.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     80.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     80.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     80.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     80.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     80.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     80.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     80.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     80.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     80.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     80.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     80.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     80.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     80.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     80.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     80.86% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          996464     12.25%     93.10% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         509409      6.26%     99.36% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead        35606      0.44%     99.80% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite        16207      0.20%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           8137104                       # Class of committed instruction
system.cpu.commit.refs                        1557686                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                     4449337                       # Number of Instructions Simulated
system.cpu.committedOps                       8137104                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.078270                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.078270                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued         8089                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit        34455                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified        49873                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage          4503                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles               1114923                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                9629681                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                   838109                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                   2525737                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                  37473                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                111317                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                     1143268                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                          1975                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                      553704                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                           150                       # TLB misses on write requests
system.cpu.fetch.Branches                     1025651                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                    672140                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       3723703                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                  5886                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                        5441088                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                  128                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles            8                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles           750                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                   74946                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.213785                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles             865497                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches             533695                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.134130                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples            4627559                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.147992                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.897097                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  1849275     39.96%     39.96% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   250754      5.42%     45.38% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   130296      2.82%     48.20% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   160323      3.46%     51.66% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                  2236911     48.34%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              4627559                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                    375164                       # number of floating regfile reads
system.cpu.fp_regfile_writes                   198520                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)    459696000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)    459696000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)    459696000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)    459696000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)    459696000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)    459695600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)     14012400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)     14012400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)      1172400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)      1172400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)      1171600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)      1171600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)     15111200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)     14358800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)     15104000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)     15042000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)    172006000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)    172201600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)    172062800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)    172123200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total     3538898000                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                          170029                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                43585                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   869010                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.841545                       # Inst execution rate
system.cpu.iew.exec_refs                      1697937                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     552736                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  761521                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               1194918                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts               1215                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts               547                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               576958                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts             9307728                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               1145201                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             58279                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               8834972                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   3361                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                  9087                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  37473                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 15285                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked           621                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads            67518                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses          270                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation          108                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads           60                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads       162846                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores        51341                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents            108                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        32124                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect          11461                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  11137839                       # num instructions consuming a value
system.cpu.iew.wb_count                       8804599                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.593815                       # average fanout of values written-back
system.cpu.iew.wb_producers                   6613818                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.835214                       # insts written-back per cycle
system.cpu.iew.wb_sent                        8813264                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 13457515                       # number of integer regfile reads
system.cpu.int_regfile_writes                 7276377                       # number of integer regfile writes
system.cpu.ipc                               0.927411                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.927411                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass             46006      0.52%      0.52% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               6895440     77.54%     78.05% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                27804      0.31%     78.37% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                 42258      0.48%     78.84% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd               10462      0.12%     78.96% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     78.96% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                1258      0.01%     78.97% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     78.97% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     78.97% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     78.97% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     78.97% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     78.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 6821      0.08%     79.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     79.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                39294      0.44%     79.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     79.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                38369      0.43%     79.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc               62391      0.70%     80.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     80.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     80.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               2165      0.02%     80.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     80.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     80.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     80.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     80.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     80.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     80.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     80.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     80.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     80.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     80.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     80.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     80.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     80.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     80.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     80.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     80.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     80.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     80.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     80.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     80.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     80.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     80.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     80.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     80.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     80.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     80.65% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              1121885     12.62%     93.26% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              540312      6.08%     99.34% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           41315      0.46%     99.80% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          17474      0.20%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                8893254                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                  239010                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads              479335                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses       235648                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes             278457                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                8608238                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           21959066                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses      8568951                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          10199990                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                    9305804                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   8893254                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                1924                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined         1170613                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             24337                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved           1176                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      1732121                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       4627559                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.921802                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.612321                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             1517514     32.79%     32.79% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              476038     10.29%     43.08% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              666157     14.40%     57.48% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              786498     17.00%     74.47% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             1181352     25.53%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         4627559                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.853693                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                      672261                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           375                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads             33894                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             8504                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              1194918                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              576958                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 3505158                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    684                       # number of misc regfile writes
system.cpu.numCycles                          4797588                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                     63                       # Number of system calls
system.cpu.rename.BlockCycles                  910356                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps              10200865                       # Number of HB maps that are committed
system.cpu.rename.FullRegisterEvents               75                       # Number of times there has been no free registers
system.cpu.rename.IQFullEvents                  58238                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                   903685                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                  14007                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                  3945                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              24543944                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                9527404                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands            11980126                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                   2559442                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                  77889                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                  37473                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                196029                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                  1779238                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups            409083                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups         14735732                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles          20574                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                893                       # count of serializing insts renamed
system.cpu.rename.skidInsts                    248650                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            946                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                     12320970                       # The number of ROB reads
system.cpu.rob.rob_writes                    18935627                       # The number of ROB writes
system.cpu.timesIdled                            5633                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests           11                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests        23050                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops          442                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests          47380                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops              442                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued          713                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified            713                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage               83                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         9614                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         23356                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED   1919034800                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              12214                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         1338                       # Transaction distribution
system.membus.trans_dist::CleanEvict             8276                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1528                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1528                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         12214                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port        37098                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total        37098                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  37098                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port       965120                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total       965120                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  965120                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             13742                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   13742    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               13742                       # Request fanout histogram
system.membus.reqLayer2.occupancy            11517662                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.6                       # Layer utilization (%)
system.membus.respLayer0.occupancy           29794838                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              1.6                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED   1919034800                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp               22017                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty          4314                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict             28448                       # Transaction distribution
system.l2bus.trans_dist::HardPFReq               1006                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq               2313                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp              2313                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq          22017                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side        20904                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side        50804                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                   71708                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side       451328                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side      1296128                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                  1747456                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                             10720                       # Total snoops (count)
system.l2bus.snoopTraffic                       85760                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples              35048                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.012925                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.112953                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                    34595     98.71%     98.71% # Request fanout histogram
system.l2bus.snoop_fanout::1                      453      1.29%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                35048                       # Request fanout histogram
system.l2bus.respLayer1.occupancy            20732796                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               1.1                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy             22765483                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                1.2                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy             8465199                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.4                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON      1919034800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   1919034800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       664401                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           664401                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       664401                       # number of overall hits
system.cpu.icache.overall_hits::total          664401                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         7738                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           7738                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         7738                       # number of overall misses
system.cpu.icache.overall_misses::total          7738                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    222044400                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    222044400                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    222044400                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    222044400                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       672139                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       672139                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       672139                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       672139                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.011512                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.011512                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.011512                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.011512                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 28695.321789                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 28695.321789                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 28695.321789                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 28695.321789                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs           63                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 3                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           21                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst          684                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          684                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          684                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          684                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         7054                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         7054                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         7054                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         7054                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    185115200                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    185115200                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    185115200                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    185115200                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.010495                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.010495                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.010495                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.010495                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 26242.585767                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 26242.585767                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 26242.585767                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 26242.585767                       # average overall mshr miss latency
system.cpu.icache.replacements                   6798                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       664401                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          664401                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         7738                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          7738                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    222044400                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    222044400                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       672139                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       672139                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.011512                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.011512                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 28695.321789                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 28695.321789                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          684                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          684                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         7054                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         7054                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    185115200                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    185115200                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.010495                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.010495                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 26242.585767                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 26242.585767                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1919034800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   1919034800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           254.538804                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              466380                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              6798                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             68.605472                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             66400                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   254.538804                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.994292                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.994292                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          101                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            5                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          144                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1351332                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1351332                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   1919034800                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   1919034800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   1919034800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1566009                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1566009                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1566009                       # number of overall hits
system.cpu.dcache.overall_hits::total         1566009                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        35206                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          35206                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        35206                       # number of overall misses
system.cpu.dcache.overall_misses::total         35206                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   1712091999                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1712091999                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   1712091999                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1712091999                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1601215                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1601215                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1601215                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1601215                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.021987                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.021987                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.021987                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.021987                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 48630.687923                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 48630.687923                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 48630.687923                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 48630.687923                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        29380                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          265                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               743                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               3                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    39.542396                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    88.333333                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches              1790                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks         2976                       # number of writebacks
system.cpu.dcache.writebacks::total              2976                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        22313                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        22313                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        22313                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        22313                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        12893                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        12893                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        12893                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher         4383                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        17276                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    591949599                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    591949599                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    591949599                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher    248442548                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    840392147                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.008052                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.008052                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.008052                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.010789                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 45912.479563                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 45912.479563                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 45912.479563                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 56683.218800                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 48645.065235                       # average overall mshr miss latency
system.cpu.dcache.replacements                  16252                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      1041776                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1041776                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        32856                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         32856                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1594060000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1594060000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      1074632                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      1074632                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.030574                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.030574                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 48516.557098                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 48516.557098                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        22276                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        22276                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        10580                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        10580                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    477298800                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    477298800                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.009845                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.009845                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 45113.308129                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 45113.308129                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       524233                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         524233                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         2350                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         2350                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    118031999                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    118031999                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       526583                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       526583                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004463                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004463                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 50226.382553                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 50226.382553                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           37                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           37                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         2313                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         2313                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    114650799                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    114650799                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.004392                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.004392                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 49568.006485                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 49568.006485                       # average WriteReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher         4383                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total         4383                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher    248442548                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total    248442548                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 56683.218800                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 56683.218800                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1919034800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   1919034800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           996.130746                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              662591                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             16252                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             40.769813                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            141600                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   757.715550                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   238.415196                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.739957                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.232827                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.972784                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          219                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          805                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::0            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2          214                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::3            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           71                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            5                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          726                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.213867                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.786133                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           3219706                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          3219706                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED   1919034800                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst            5087                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data            5097                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher          962                       # number of demand (read+write) hits
system.l2cache.demand_hits::total               11146                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst           5087                       # number of overall hits
system.l2cache.overall_hits::.cpu.data           5097                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher          962                       # number of overall hits
system.l2cache.overall_hits::total              11146                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst          1965                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data          7796                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.dcache.prefetcher         3421                       # number of demand (read+write) misses
system.l2cache.demand_misses::total             13182                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst         1965                       # number of overall misses
system.l2cache.overall_misses::.cpu.data         7796                       # number of overall misses
system.l2cache.overall_misses::.cpu.dcache.prefetcher         3421                       # number of overall misses
system.l2cache.overall_misses::total            13182                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst    133892000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data    533320000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.dcache.prefetcher    237906496                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total    905118496                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst    133892000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data    533320000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.dcache.prefetcher    237906496                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total    905118496                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst         7052                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data        12893                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher         4383                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total           24328                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst         7052                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data        12893                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher         4383                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total          24328                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.278644                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.604669                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.780516                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.541845                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.278644                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.604669                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.780516                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.541845                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 68138.422392                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 68409.440739                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher 69542.968723                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 68663.214687                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 68138.422392                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 68409.440739                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher 69542.968723                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 68663.214687                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks           1338                       # number of writebacks
system.l2cache.writebacks::total                 1338                       # number of writebacks
system.l2cache.demand_mshr_hits::.cpu.data            8                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::.cpu.dcache.prefetcher           26                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::total             34                       # number of demand (read+write) MSHR hits
system.l2cache.overall_mshr_hits::.cpu.data            8                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::.cpu.dcache.prefetcher           26                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::total            34                       # number of overall MSHR hits
system.l2cache.demand_mshr_misses::.cpu.inst         1965                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data         7788                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher         3395                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total        13148                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst         1965                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data         7788                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher         3395                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.l2cache.prefetcher          594                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total        13742                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst    118172000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data    470623600                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher    209636121                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total    798431721                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst    118172000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data    470623600                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher    209636121                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.l2cache.prefetcher     36093008                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total    834524729                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.278644                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.604049                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.774584                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.540447                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.278644                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.604049                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.774584                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.564864                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 60138.422392                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 60429.327170                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61748.489249                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 60726.477107                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 60138.422392                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 60429.327170                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61748.489249                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.l2cache.prefetcher 60762.639731                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 60728.040242                       # average overall mshr miss latency
system.l2cache.replacements                      9712                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks         2976                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total         2976                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks         2976                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total         2976                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks          344                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total          344                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.HardPFReq_mshr_misses::.l2cache.prefetcher          594                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_misses::total          594                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_miss_latency::.l2cache.prefetcher     36093008                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_latency::total     36093008                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_avg_mshr_miss_latency::.l2cache.prefetcher 60762.639731                       # average HardPFReq mshr miss latency
system.l2cache.HardPFReq_avg_mshr_miss_latency::total 60762.639731                       # average HardPFReq mshr miss latency
system.l2cache.ReadExReq_hits::.cpu.data          784                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total              784                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data         1529                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total           1529                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data    105214400                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total    105214400                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data         2313                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total         2313                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.661046                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.661046                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 68812.557227                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 68812.557227                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_hits::.cpu.data            1                       # number of ReadExReq MSHR hits
system.l2cache.ReadExReq_mshr_hits::total            1                       # number of ReadExReq MSHR hits
system.l2cache.ReadExReq_mshr_misses::.cpu.data         1528                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total         1528                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data     92818000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total     92818000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.660614                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.660614                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 60744.764398                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 60744.764398                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst         5087                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data         4313                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher          962                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total        10362                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst         1965                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data         6267                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher         3421                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total        11653                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst    133892000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data    428105600                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher    237906496                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total    799904096                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst         7052                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data        10580                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher         4383                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total        22015                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.278644                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.592344                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.780516                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.529321                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 68138.422392                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 68311.089836                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 69542.968723                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 68643.619325                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_hits::.cpu.data            7                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::.cpu.dcache.prefetcher           26                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::total           33                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst         1965                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data         6260                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher         3395                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total        11620                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst    118172000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data    377805600                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher    209636121                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total    705613721                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.278644                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.591682                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.774584                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.527822                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 60138.422392                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 60352.332268                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61748.489249                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 60724.072375                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1919034800                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED   1919034800                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse             3872.124827                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  26573                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 9712                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 2.736100                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                58000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    22.907244                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst   587.007350                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  2174.743398                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher   930.623119                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher   156.843716                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.005593                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.143312                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.530943                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.227203                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.038292                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.945343                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         1107                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         2989                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::0            2                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::2          703                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3          402                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0           65                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1            5                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         1905                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3         1014                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.270264                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.729736                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses               392752                       # Number of tag accesses
system.l2cache.tags.data_accesses              392752                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED   1919034800                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst          125760                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data          498432                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.dcache.prefetcher       217280                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.l2cache.prefetcher        38016                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total              879488                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst       125760                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total         125760                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks        85632                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total            85632                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst             1965                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data             7788                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.dcache.prefetcher         3395                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.l2cache.prefetcher          594                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                13742                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks          1338                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                1338                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst           65532944                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data          259730569                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.dcache.prefetcher    113223585                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.l2cache.prefetcher     19809959                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              458297056                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst      65532944                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total          65532944                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks        44622432                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total              44622432                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks        44622432                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst          65532944                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data         259730569                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.dcache.prefetcher    113223585                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.l2cache.prefetcher     19809959                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             502919488                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                 5703048400                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 306718                       # Simulator instruction rate (inst/s)
host_mem_usage                                4407860                       # Number of bytes of host memory used
host_op_rate                                   543765                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    48.43                       # Real time elapsed on the host
host_tick_rate                               78137627                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    14853581                       # Number of instructions simulated
sim_ops                                      26333195                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.003784                       # Number of seconds simulated
sim_ticks                                  3784013600                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              1447624                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             59649                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           1502280                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits            1229876                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups         1447624                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           217748                       # Number of indirect misses.
system.cpu.branchPred.lookups                 1835889                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  157663                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          628                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                  15640043                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  8845305                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts             59649                       # The number of times a branch was mispredicted
system.cpu.commit.branches                    1344087                       # Number of branches committed
system.cpu.commit.bw_lim_events               2868039                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls              19                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts         4381282                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts             10404244                       # Number of instructions committed
system.cpu.commit.committedOps               18196091                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples      8339659                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     2.181875                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.455541                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       641542      7.69%      7.69% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      3421079     41.02%     48.71% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       924141     11.08%     59.80% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       484858      5.81%     65.61% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4      2868039     34.39%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      8339659                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                     156053                       # Number of committed floating point instructions.
system.cpu.commit.function_calls               117697                       # Number of function calls committed.
system.cpu.commit.int_insts                  17709080                       # Number of committed integer instructions.
system.cpu.commit.loads                       1729689                       # Number of loads committed
system.cpu.commit.membars                           1                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass       376954      2.07%      2.07% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu         13338529     73.30%     75.38% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult               0      0.00%     75.38% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv          1635557      8.99%     84.36% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd           2505      0.01%     84.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     84.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt             32      0.00%     84.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     84.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     84.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     84.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     84.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     84.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd           38312      0.21%     84.59% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     84.59% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              42      0.00%     84.59% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     84.59% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt              52      0.00%     84.59% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc           5000      0.03%     84.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     84.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     84.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift            30      0.00%     84.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     84.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     84.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     84.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     84.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     84.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     84.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     84.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     84.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     84.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     84.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     84.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     84.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     84.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     84.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     84.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     84.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     84.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     84.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     84.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     84.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     84.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     84.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     84.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     84.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     84.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     84.62% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead         1717132      9.44%     94.05% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite        1036005      5.69%     99.75% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead        12557      0.07%     99.82% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite        33384      0.18%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          18196091                       # Class of committed instruction
system.cpu.commit.refs                        2799078                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                    10404244                       # Number of Instructions Simulated
system.cpu.committedOps                      18196091                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.909248                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.909248                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued           32                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified           32                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles               2157207                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts               23113216                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                  1081307                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                   5519030                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                  59717                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                639493                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                     1979427                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                            13                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                     1112574                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             1                       # TLB misses on write requests
system.cpu.fetch.Branches                     1835889                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                   1604214                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       7794039                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                  7226                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                       13330555                       # Number of instructions fetch has processed
system.cpu.fetch.SquashCycles                  119434                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.194068                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles            1602998                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches            1387539                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.409145                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples            9456754                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.516527                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.771073                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  2641217     27.93%     27.93% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   581587      6.15%     34.08% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   630711      6.67%     40.75% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   457784      4.84%     45.59% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                  5145455     54.41%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              9456754                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                    289839                       # number of floating regfile reads
system.cpu.fp_regfile_writes                   124160                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)    996398400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)    996398400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)    996398400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)    996398400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)    996398400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)    996398800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)    345077600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)    345077600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)       256800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)       256800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)       257200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)       257200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)      4364400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)      4362400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)      4361600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)      4364400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)    310071200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)    309977200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)    310152000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)    309977200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total     7927204400                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                            3280                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                60088                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  1525998                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     2.131349                       # Inst execution rate
system.cpu.iew.exec_refs                      3091995                       # number of memory reference insts executed
system.cpu.iew.exec_stores                    1112574                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                 1058910                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               2153762                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 20                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts              1732                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts              1368667                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            22577372                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               1979421                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             43453                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              20162633                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                     29                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                     0                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  59717                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                    52                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads           227504                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses          883                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           72                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads       424073                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores       299279                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             72                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        26478                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect          33610                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  37148181                       # num instructions consuming a value
system.cpu.iew.wb_count                      20157093                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.433543                       # average fanout of values written-back
system.cpu.iew.wb_producers                  16105343                       # num instructions producing a value
system.cpu.iew.wb_rate                       2.130763                       # insts written-back per cycle
system.cpu.iew.wb_sent                       20158045                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 38590519                       # number of integer regfile reads
system.cpu.int_regfile_writes                20793923                       # number of integer regfile writes
system.cpu.ipc                               1.099810                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.099810                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass            388075      1.92%      1.92% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              14945977     73.97%     75.89% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   26      0.00%     75.89% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv               1725362      8.54%     84.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                2538      0.01%     84.44% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     84.44% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  32      0.00%     84.44% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     84.44% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     84.44% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     84.44% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     84.44% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     84.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                38331      0.19%     84.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     84.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  120      0.00%     84.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     84.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                  103      0.00%     84.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                5024      0.02%     84.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     84.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     84.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                 54      0.00%     84.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     84.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     84.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     84.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     84.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     84.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     84.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     84.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     84.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     84.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     84.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     84.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     84.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     84.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     84.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     84.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     84.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     84.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     84.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     84.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     84.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     84.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     84.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     84.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     84.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     84.66% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              1975078      9.77%     94.43% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             1079259      5.34%     99.77% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           12712      0.06%     99.83% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          33394      0.17%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               20206085                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                  157689                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads              315410                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses       157614                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes             159847                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               19660321                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           49559944                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     19999479                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          26798879                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   22577351                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  20206085                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                  21                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined         4381282                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued              6429                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved              2                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      9308724                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       9456754                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.136683                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.408888                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             1549178     16.38%     16.38% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             1861179     19.68%     36.06% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             2113287     22.35%     58.41% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             1614108     17.07%     75.48% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             2319002     24.52%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         9456754                       # Number of insts issued each cycle
system.cpu.iq.rate                           2.135942                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                     1604214                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads            534411                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           359877                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              2153762                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             1368667                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 6160382                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     18                       # number of misc regfile writes
system.cpu.numCycles                          9460034                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                      0                       # Number of system calls
system.cpu.rename.BlockCycles                 1234838                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps              27441020                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                 777798                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                  1400236                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                     35                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                    13                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              71207544                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts               22912669                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands            34432426                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                   5759677                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                   2774                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                  59717                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles               1001942                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                  6991411                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups            293086                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups         45914238                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles            344                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                 21                       # count of serializing insts renamed
system.cpu.rename.skidInsts                   1820044                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts             22                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                     28048993                       # The number of ROB reads
system.cpu.rob.rob_writes                    46271840                       # The number of ROB writes
system.cpu.timesIdled                              30                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests          179                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops            2                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests            359                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops                2                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued           16                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified             16                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage                0                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests           89                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests           177                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED   3784013600                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                 70                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           14                       # Transaction distribution
system.membus.trans_dist::CleanEvict               75                       # Transaction distribution
system.membus.trans_dist::ReadExReq                18                       # Transaction distribution
system.membus.trans_dist::ReadExResp               18                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq            70                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port          265                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total          265                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                    265                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port         6528                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total         6528                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                    6528                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples                88                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                      88    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                  88                       # Request fanout histogram
system.membus.reqLayer2.occupancy               94796                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy             188704                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.0                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED   3784013600                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                 157                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty            91                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict               177                       # Transaction distribution
system.l2bus.trans_dist::HardPFReq                 18                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq                 22                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp                22                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq            158                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side          166                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side          372                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                     538                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side         3520                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side        12864                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                    16384                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                               107                       # Total snoops (count)
system.l2bus.snoopTraffic                         896                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples                287                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.006969                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.083332                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                      285     99.30%     99.30% # Request fanout histogram
system.l2bus.snoop_fanout::1                        2      0.70%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                  287                       # Request fanout histogram
system.l2bus.respLayer1.occupancy              148800                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy               212780                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy               66000                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON      3784013600                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   3784013600                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1604149                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1604149                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1604149                       # number of overall hits
system.cpu.icache.overall_hits::total         1604149                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst           65                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             65                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst           65                       # number of overall misses
system.cpu.icache.overall_misses::total            65                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst      2988800                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      2988800                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst      2988800                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      2988800                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1604214                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1604214                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1604214                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1604214                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000041                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000041                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000041                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000041                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 45981.538462                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 45981.538462                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 45981.538462                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 45981.538462                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst            9                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total            9                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst            9                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total            9                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst           56                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           56                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst           56                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           56                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst      2703600                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      2703600                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst      2703600                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      2703600                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000035                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000035                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000035                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000035                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 48278.571429                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 48278.571429                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 48278.571429                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 48278.571429                       # average overall mshr miss latency
system.cpu.icache.replacements                     55                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1604149                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1604149                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst           65                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            65                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst      2988800                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      2988800                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1604214                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1604214                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000041                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000041                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 45981.538462                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 45981.538462                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst            9                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total            9                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst           56                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           56                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst      2703600                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      2703600                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000035                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000035                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 48278.571429                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 48278.571429                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED   3784013600                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   3784013600                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  256                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               48609                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                55                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            883.800000                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          256                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          256                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3208483                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3208483                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   3784013600                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   3784013600                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   3784013600                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      2821171                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          2821171                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      2821171                       # number of overall hits
system.cpu.dcache.overall_hits::total         2821171                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          138                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            138                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          138                       # number of overall misses
system.cpu.dcache.overall_misses::total           138                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data      5476000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total      5476000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data      5476000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total      5476000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      2821309                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      2821309                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      2821309                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      2821309                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.000049                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000049                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.000049                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000049                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 39681.159420                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 39681.159420                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 39681.159420                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 39681.159420                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches                 2                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks           77                       # number of writebacks
system.cpu.dcache.writebacks::total                77                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data           44                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           44                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data           44                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           44                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data           94                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total           94                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data           94                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher           30                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          124                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data      3183200                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total      3183200                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data      3183200                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher       501577                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total      3684777                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000033                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000033                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000033                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000044                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 33863.829787                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 33863.829787                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 33863.829787                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 16719.233333                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 29715.943548                       # average overall mshr miss latency
system.cpu.dcache.replacements                    124                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      1751804                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1751804                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          116                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           116                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data      4173600                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      4173600                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      1751920                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      1751920                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000066                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000066                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 35979.310345                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 35979.310345                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           44                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           44                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data           72                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total           72                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      1898400                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      1898400                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000041                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000041                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 26366.666667                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 26366.666667                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      1069367                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1069367                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data           22                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total           22                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data      1302400                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      1302400                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      1069389                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1069389                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.000021                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000021                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data        59200                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total        59200                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data           22                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           22                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      1284800                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      1284800                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data        58400                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total        58400                       # average WriteReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher           30                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total           30                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher       501577                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total       501577                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 16719.233333                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 16719.233333                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED   3784013600                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   3784013600                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs               45014                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               124                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            363.016129                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   789.138663                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   234.861337                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.770643                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.229357                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          235                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          789                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::3          235                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          789                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.229492                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.770508                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           5642742                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          5642742                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED   3784013600                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst              17                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data              59                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher           26                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                 102                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst             17                       # number of overall hits
system.l2cache.overall_hits::.cpu.data             59                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher           26                       # number of overall hits
system.l2cache.overall_hits::total                102                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst            39                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data            35                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.dcache.prefetcher            4                       # number of demand (read+write) misses
system.l2cache.demand_misses::total                78                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst           39                       # number of overall misses
system.l2cache.overall_misses::.cpu.data           35                       # number of overall misses
system.l2cache.overall_misses::.cpu.dcache.prefetcher            4                       # number of overall misses
system.l2cache.overall_misses::total               78                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst      2494400                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data      2568800                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.dcache.prefetcher       253600                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total      5316800                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst      2494400                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data      2568800                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.dcache.prefetcher       253600                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total      5316800                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst           56                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data           94                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher           30                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total             180                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst           56                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data           94                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher           30                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total            180                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.696429                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.372340                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.133333                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.433333                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.696429                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.372340                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.133333                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.433333                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 63958.974359                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 73394.285714                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher        63400                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 68164.102564                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 63958.974359                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 73394.285714                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher        63400                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 68164.102564                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks             14                       # number of writebacks
system.l2cache.writebacks::total                   14                       # number of writebacks
system.l2cache.demand_mshr_misses::.cpu.inst           39                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data           35                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher            4                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total           78                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst           39                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data           35                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher            4                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.l2cache.prefetcher           11                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total           89                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst      2190400                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data      2288800                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher       221600                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total      4700800                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst      2190400                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data      2288800                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher       221600                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.l2cache.prefetcher       645584                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total      5346384                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.696429                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.372340                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.133333                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.433333                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.696429                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.372340                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.133333                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.494444                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 56164.102564                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 65394.285714                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher        55400                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 60266.666667                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 56164.102564                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 65394.285714                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher        55400                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.l2cache.prefetcher 58689.454545                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 60071.730337                       # average overall mshr miss latency
system.l2cache.replacements                        89                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks           77                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total           77                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks           77                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total           77                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks            2                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total            2                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.HardPFReq_mshr_misses::.l2cache.prefetcher           11                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_misses::total           11                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_miss_latency::.l2cache.prefetcher       645584                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_latency::total       645584                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_avg_mshr_miss_latency::.l2cache.prefetcher 58689.454545                       # average HardPFReq mshr miss latency
system.l2cache.HardPFReq_avg_mshr_miss_latency::total 58689.454545                       # average HardPFReq mshr miss latency
system.l2cache.ReadExReq_hits::.cpu.data            4                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total                4                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data           18                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total             18                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data      1222000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total      1222000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data           22                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total           22                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.818182                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.818182                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 67888.888889                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 67888.888889                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_misses::.cpu.data           18                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total           18                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data      1078000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total      1078000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.818182                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.818182                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 59888.888889                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 59888.888889                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst           17                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data           55                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher           26                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total           98                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst           39                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data           17                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher            4                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total           60                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst      2494400                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data      1346800                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher       253600                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total      4094800                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst           56                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data           72                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher           30                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total          158                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.696429                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.236111                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.133333                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.379747                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 63958.974359                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 79223.529412                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher        63400                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 68246.666667                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst           39                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data           17                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher            4                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total           60                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst      2190400                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data      1210800                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher       221600                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total      3622800                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.696429                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.236111                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.133333                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.379747                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 56164.102564                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 71223.529412                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher        55400                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total        60380                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED   3784013600                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED   3784013600                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse                    4096                       # Cycle average of tags in use
system.l2cache.tags.total_refs                    315                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                   89                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 3.539326                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    38.991660                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst  1043.937548                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  1917.066461                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher   909.014867                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher   186.989464                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.009519                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.254868                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.468034                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.221927                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.045652                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         1099                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         2997                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3         1099                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3         2997                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.268311                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.731689                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                 2961                       # Number of tag accesses
system.l2cache.tags.data_accesses                2961                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED   3784013600                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst            2432                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data            2240                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.dcache.prefetcher          256                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.l2cache.prefetcher          704                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total                5632                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst         2432                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total           2432                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks          896                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total              896                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst               38                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data               35                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.dcache.prefetcher            4                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.l2cache.prefetcher           11                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                   88                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks            14                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                  14                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst             642704                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data             591964                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.dcache.prefetcher        67653                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.l2cache.prefetcher       186046                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total                1488367                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst        642704                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total            642704                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks          236786                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total                236786                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks          236786                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst            642704                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data            591964                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.dcache.prefetcher        67653                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.l2cache.prefetcher       186046                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total               1725152                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                 6490686800                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                1556379                       # Simulator instruction rate (inst/s)
host_mem_usage                                4412980                       # Number of bytes of host memory used
host_op_rate                                  2789390                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    11.05                       # Real time elapsed on the host
host_tick_rate                               71277410                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    17198374                       # Number of instructions simulated
sim_ops                                      30823619                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000788                       # Number of seconds simulated
sim_ticks                                   787638400                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               440164                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  5                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              9822                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            438478                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             222988                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          440164                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           217176                       # Number of indirect misses.
system.cpu.branchPred.lookups                  510444                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   36405                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         8427                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                   2588501                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  1507325                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts              9874                       # The number of times a branch was mispredicted
system.cpu.commit.branches                     478005                       # Number of branches committed
system.cpu.commit.bw_lim_events                725304                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             135                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts          141492                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts              2344793                       # Number of instructions committed
system.cpu.commit.committedOps                4490424                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples      1900346                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     2.362951                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.550785                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       325257     17.12%     17.12% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       364331     19.17%     36.29% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       231485     12.18%     48.47% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       253969     13.36%     61.83% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       725304     38.17%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      1900346                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                     152253                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                35057                       # Number of function calls committed.
system.cpu.commit.int_insts                   4362269                       # Number of committed integer instructions.
system.cpu.commit.loads                        538477                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass        16686      0.37%      0.37% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          3445165     76.72%     77.09% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult           26524      0.59%     77.68% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv              269      0.01%     77.69% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd           6284      0.14%     77.83% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     77.83% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt            224      0.00%     77.84% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     77.84% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     77.84% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     77.84% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     77.84% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     77.84% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             108      0.00%     77.84% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     77.84% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu           24783      0.55%     78.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     78.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt           24864      0.55%     78.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc          55532      1.24%     80.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     80.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     80.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           108      0.00%     80.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     80.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     80.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     80.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     80.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     80.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     80.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     80.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     80.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     80.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     80.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     80.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     80.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     80.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     80.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     80.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     80.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     80.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     80.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     80.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     80.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     80.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     80.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     80.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     80.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     80.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     80.18% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          521258     11.61%     91.79% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         346748      7.72%     99.51% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead        17219      0.38%     99.90% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite         4652      0.10%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           4490424                       # Class of committed instruction
system.cpu.commit.refs                         889877                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                     2344793                       # Number of Instructions Simulated
system.cpu.committedOps                       4490424                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.839774                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.839774                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued          160                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit          240                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified          484                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage            44                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles                 54433                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                4701730                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                   533412                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                   1329712                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                   9919                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                 13564                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                      551480                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                           100                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                      358474                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             4                       # TLB misses on write requests
system.cpu.fetch.Branches                      510444                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                    391504                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       1426481                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                   565                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                        2471088                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                   57                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles            6                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles           336                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                   19838                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.259228                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles             504241                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches             259393                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.254935                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples            1941040                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.440519                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.817900                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   583052     30.04%     30.04% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   164623      8.48%     38.52% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    61932      3.19%     41.71% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    77074      3.97%     45.68% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                  1054359     54.32%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              1941040                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                    259856                       # number of floating regfile reads
system.cpu.fp_regfile_writes                   135480                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)    234170000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)    234170000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)    234169600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)    234169600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)    234169600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)    234169600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)      5370800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)      5370000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)       660800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)       660800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)       660400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)       660400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)     10777200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)     10777600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)     10778400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)      9960400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)     91764800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)     91679600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)     91808400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)     91634800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total     1827582800                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                           28056                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                11528                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   483261                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     2.320552                       # Inst execution rate
system.cpu.iew.exec_refs                       908917                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     357454                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                   36149                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                562326                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                211                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                48                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               366299                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts             4631905                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                551463                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             20028                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               4569389                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                     32                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                   609                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                   9919                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                   669                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             1                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads            29870                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses           16                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           47                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            2                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads        23851                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores        14899                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             47                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        10209                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect           1319                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                   5195668                       # num instructions consuming a value
system.cpu.iew.wb_count                       4560900                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.620514                       # average fanout of values written-back
system.cpu.iew.wb_producers                   3223986                       # num instructions producing a value
system.cpu.iew.wb_rate                       2.316241                       # insts written-back per cycle
system.cpu.iew.wb_sent                        4563234                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                  6893176                       # number of integer regfile reads
system.cpu.int_regfile_writes                 3599915                       # number of integer regfile writes
system.cpu.ipc                               1.190797                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.190797                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass             20460      0.45%      0.45% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               3512545     76.54%     76.98% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                26525      0.58%     77.56% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                   327      0.01%     77.57% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                6370      0.14%     77.71% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     77.71% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                 236      0.01%     77.71% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     77.71% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     77.71% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     77.71% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     77.71% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     77.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  131      0.00%     77.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     77.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                24927      0.54%     78.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     78.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                24938      0.54%     78.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc               55562      1.21%     80.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     80.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     80.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                176      0.00%     80.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     80.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     80.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     80.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     80.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     80.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     80.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     80.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     80.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     80.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     80.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     80.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     80.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     80.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     80.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     80.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     80.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     80.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     80.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     80.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     80.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     80.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     80.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     80.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     80.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     80.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     80.01% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               539617     11.76%     91.77% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              355329      7.74%     99.51% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           17496      0.38%     99.90% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite           4776      0.10%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                4589415                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                  153102                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads              306249                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses       152932                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes             154953                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                4415853                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           10818368                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses      4407968                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes           4618489                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                    4631582                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   4589415                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 323                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          141490                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued              4745                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            188                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined       197099                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       1941040                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.364410                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.438747                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              307347     15.83%     15.83% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              276320     14.24%     30.07% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              344845     17.77%     47.84% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              426707     21.98%     69.82% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              585821     30.18%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         1941040                       # Number of insts issued each cycle
system.cpu.iq.rate                           2.330722                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                      391561                       # TLB accesses on write requests
system.cpu.itb.wrMisses                            87                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads             20442                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             2469                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads               562326                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              366299                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 1891340                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    126                       # number of misc regfile writes
system.cpu.numCycles                          1969096                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                      9                       # Number of system calls
system.cpu.rename.BlockCycles                   40201                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps               5175949                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                   5359                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                   540980                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                    421                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                   203                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              11961369                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                4688206                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands             5362484                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                   1334456                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                   2398                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                   9919                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                 13036                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                   186553                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups            261412                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups          7074584                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles           2448                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                154                       # count of serializing insts renamed
system.cpu.rename.skidInsts                     19015                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            166                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                      5806958                       # The number of ROB reads
system.cpu.rob.rob_writes                     9304593                       # The number of ROB writes
system.cpu.timesIdled                            4408                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests         5267                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops           29                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests          10528                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops               29                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified              0                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage                0                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          422                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests           854                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED    787638400                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                414                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           39                       # Transaction distribution
system.membus.trans_dist::CleanEvict              383                       # Transaction distribution
system.membus.trans_dist::ReadExReq                18                       # Transaction distribution
system.membus.trans_dist::ReadExResp               18                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           414                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port         1286                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total         1286                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   1286                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port        30144                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total        30144                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   30144                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               432                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     432    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 432                       # Request fanout histogram
system.membus.reqLayer2.occupancy              404034                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer0.occupancy             930266                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.1                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED    787638400                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                5120                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty           377                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict              5327                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq                144                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp               144                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq           5120                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side        14154                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side         1638                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                   15792                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side       301952                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side        56576                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                   358528                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                               440                       # Total snoops (count)
system.l2bus.snoopTraffic                        2496                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples               5704                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.005610                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.074697                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                     5672     99.44%     99.44% # Request fanout histogram
system.l2bus.snoop_fanout::1                       32      0.56%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                 5704                       # Request fanout histogram
system.l2bus.respLayer1.occupancy              655200                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.1                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy              4501929                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                0.6                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy             5661999                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.7                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON       787638400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED    787638400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       386668                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           386668                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       386668                       # number of overall hits
system.cpu.icache.overall_hits::total          386668                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         4836                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           4836                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         4836                       # number of overall misses
system.cpu.icache.overall_misses::total          4836                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     68963600                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     68963600                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     68963600                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     68963600                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       391504                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       391504                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       391504                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       391504                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.012352                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.012352                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.012352                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.012352                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 14260.463193                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 14260.463193                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 14260.463193                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 14260.463193                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs           33                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 1                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           33                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst          118                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          118                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          118                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          118                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         4718                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         4718                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         4718                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         4718                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     60280800                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     60280800                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     60280800                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     60280800                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.012051                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.012051                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.012051                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.012051                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 12776.769818                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 12776.769818                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 12776.769818                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 12776.769818                       # average overall mshr miss latency
system.cpu.icache.replacements                   4718                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       386668                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          386668                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         4836                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          4836                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     68963600                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     68963600                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       391504                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       391504                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.012352                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.012352                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 14260.463193                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 14260.463193                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          118                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          118                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         4718                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         4718                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     60280800                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     60280800                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.012051                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.012051                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 12776.769818                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 12776.769818                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED    787638400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED    787638400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  256                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             2152056                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              4974                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            432.661037                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          256                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          116                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           59                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           42                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           39                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            787726                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           787726                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED    787638400                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED    787638400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED    787638400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       873205                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           873205                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       873205                       # number of overall hits
system.cpu.dcache.overall_hits::total          873205                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          786                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            786                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          786                       # number of overall misses
system.cpu.dcache.overall_misses::total           786                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     25094000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     25094000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     25094000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     25094000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       873991                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       873991                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       873991                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       873991                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.000899                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000899                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.000899                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000899                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 31926.208651                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 31926.208651                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 31926.208651                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 31926.208651                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs           92                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 2                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs           46                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches                45                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks          338                       # number of writebacks
system.cpu.dcache.writebacks::total               338                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          317                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          317                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          317                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          317                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          469                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          469                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          469                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher           77                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          546                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     13034400                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     13034400                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     13034400                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher      2711522                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     15745922                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000537                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000537                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000537                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000625                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 27791.897655                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 27791.897655                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 27791.897655                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 35214.571429                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 28838.684982                       # average overall mshr miss latency
system.cpu.dcache.replacements                    546                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       520929                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          520929                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          642                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           642                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     22537200                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     22537200                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       521571                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       521571                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.001231                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001231                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 35104.672897                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 35104.672897                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          317                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          317                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          325                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          325                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     10592800                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     10592800                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000623                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000623                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 32593.230769                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 32593.230769                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       352276                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         352276                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          144                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          144                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data      2556800                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      2556800                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       352420                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       352420                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.000409                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000409                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 17755.555556                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 17755.555556                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          144                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          144                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      2441600                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      2441600                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000409                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000409                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 16955.555556                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 16955.555556                       # average WriteReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher           77                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total           77                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher      2711522                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total      2711522                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 35214.571429                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 35214.571429                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED    787638400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED    787638400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             4570726                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1570                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs           2911.290446                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   819.522807                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   204.477193                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.800315                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.199685                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          174                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          850                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::0           12                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1            9                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2           20                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::3          133                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          111                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           96                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           97                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          546                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.169922                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.830078                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1748528                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1748528                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED    787638400                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst            4464                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data             324                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher           44                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                4832                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst           4464                       # number of overall hits
system.l2cache.overall_hits::.cpu.data            324                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher           44                       # number of overall hits
system.l2cache.overall_hits::total               4832                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst           254                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data           145                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.dcache.prefetcher           33                       # number of demand (read+write) misses
system.l2cache.demand_misses::total               432                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst          254                       # number of overall misses
system.l2cache.overall_misses::.cpu.data          145                       # number of overall misses
system.l2cache.overall_misses::.cpu.dcache.prefetcher           33                       # number of overall misses
system.l2cache.overall_misses::total              432                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst     17114000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data      9722000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.dcache.prefetcher      2287965                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total     29123965                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst     17114000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data      9722000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.dcache.prefetcher      2287965                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total     29123965                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst         4718                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data          469                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher           77                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total            5264                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst         4718                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data          469                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher           77                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total           5264                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.053836                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.309168                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.428571                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.082067                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.053836                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.309168                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.428571                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.082067                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 67377.952756                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 67048.275862                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher 69332.272727                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 67416.585648                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 67377.952756                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 67048.275862                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher 69332.272727                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 67416.585648                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks             39                       # number of writebacks
system.l2cache.writebacks::total                   39                       # number of writebacks
system.l2cache.demand_mshr_misses::.cpu.inst          254                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data          145                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher           33                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total          432                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst          254                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data          145                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher           33                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total          432                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst     15082000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data      8562000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher      2023965                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total     25667965                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst     15082000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data      8562000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher      2023965                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total     25667965                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.053836                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.309168                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.428571                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.082067                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.053836                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.309168                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.428571                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.082067                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 59377.952756                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 59048.275862                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61332.272727                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 59416.585648                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 59377.952756                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 59048.275862                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61332.272727                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 59416.585648                       # average overall mshr miss latency
system.l2cache.replacements                       440                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks          338                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total          338                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks          338                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total          338                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks           11                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total           11                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.ReadExReq_hits::.cpu.data          126                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total              126                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data           18                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total             18                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data      1205600                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total      1205600                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data          144                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total          144                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.125000                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.125000                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 66977.777778                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 66977.777778                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_misses::.cpu.data           18                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total           18                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data      1061600                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total      1061600                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.125000                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.125000                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 58977.777778                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 58977.777778                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst         4464                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data          198                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher           44                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total         4706                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst          254                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data          127                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher           33                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total          414                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst     17114000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data      8516400                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher      2287965                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total     27918365                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst         4718                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data          325                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher           77                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total         5120                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.053836                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.390769                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.428571                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.080859                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 67377.952756                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 67058.267717                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 69332.272727                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 67435.664251                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst          254                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data          127                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher           33                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total          414                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst     15082000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data      7500400                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher      2023965                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total     24606365                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.053836                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.390769                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.428571                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.080859                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 59377.952756                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 59058.267717                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61332.272727                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 59435.664251                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED    787638400                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED    787638400                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse                    4096                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  31580                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 4536                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 6.962081                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    42.017426                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst  1087.701841                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  1893.058142                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher   889.330662                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher   183.891930                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.010258                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.265552                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.462172                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.217122                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.044895                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         1009                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         3087                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::0            8                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::1            2                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::2           25                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3          974                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0          168                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1          112                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2          125                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3         2682                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.246338                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.753662                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                84664                       # Number of tag accesses
system.l2cache.tags.data_accesses               84664                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED    787638400                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst           16256                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data            9280                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.dcache.prefetcher         2112                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total               27648                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst        16256                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total          16256                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks         2496                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total             2496                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst              254                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data              145                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.dcache.prefetcher           33                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                  432                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks            39                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                  39                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst           20638912                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data           11782056                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.dcache.prefetcher      2681434                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total               35102402                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst      20638912                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total          20638912                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks         3168967                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total               3168967                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks         3168967                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst          20638912                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data          11782056                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.dcache.prefetcher      2681434                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total              38271369                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------
