<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.18"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Portapack-Carnage: hackrf/firmware/libopencm3/include/libopencm3/stm32/common/spi_common_all.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Portapack-Carnage
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.18 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_058e36947c3cf533e97e824a8b7160bb.html">hackrf</a></li><li class="navelem"><a class="el" href="dir_81af4042361f7868d1d2c33b7cfad7a7.html">firmware</a></li><li class="navelem"><a class="el" href="dir_7a8769f6a00dd4373d36b29db60cf3ac.html">libopencm3</a></li><li class="navelem"><a class="el" href="dir_ce590350cfa1da80e6880a9f80b10493.html">include</a></li><li class="navelem"><a class="el" href="dir_f1270f6817dc250d066454fa92fd2c39.html">libopencm3</a></li><li class="navelem"><a class="el" href="dir_91d6961c23d1925ab11e3cac75ab2f24.html">stm32</a></li><li class="navelem"><a class="el" href="dir_d036b259221d33ec28a0df4f51b4e9af.html">common</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">spi_common_all.h</div>  </div>
</div><!--header-->
<div class="contents">
<div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160; </div>
<div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"> * This file is part of the libopencm3 project.</span></div>
<div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"> * Copyright (C) 2009 Uwe Hermann &lt;uwe@hermann-uwe.de&gt;</span></div>
<div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> * This library is free software: you can redistribute it and/or modify</span></div>
<div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"> * it under the terms of the GNU Lesser General Public License as published by</span></div>
<div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"> * the Free Software Foundation, either version 3 of the License, or</span></div>
<div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"> * (at your option) any later version.</span></div>
<div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment"> * This library is distributed in the hope that it will be useful,</span></div>
<div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment"> * but WITHOUT ANY WARRANTY; without even the implied warranty of</span></div>
<div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment"> * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the</span></div>
<div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment"> * GNU Lesser General Public License for more details.</span></div>
<div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment"> * You should have received a copy of the GNU Lesser General Public License</span></div>
<div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment"> * along with this library.  If not, see &lt;http://www.gnu.org/licenses/&gt;.</span></div>
<div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160; </div>
<div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment">/* THIS FILE SHOULD NOT BE INCLUDED DIRECTLY, BUT ONLY VIA SPI.H</span></div>
<div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment">The order of header inclusion is important. spi.h includes the device</span></div>
<div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment">specific memorymap.h header before including this header file.*/</span></div>
<div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160; </div>
<div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="preprocessor">#if defined(LIBOPENCM3_SPI_H) || defined(LIBOPENCM3_SPI_COMMON_F24_H)</span></div>
<div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160; </div>
<div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="preprocessor">#ifndef LIBOPENCM3_SPI_COMMON_ALL_H</span></div>
<div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="preprocessor">#define LIBOPENCM3_SPI_COMMON_ALL_H</span></div>
<div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160; </div>
<div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="preprocessor">#include &lt;libopencm3/cm3/common.h&gt;</span></div>
<div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160; </div>
<div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="comment">/* Registers can be accessed as 16bit or 32bit values. */</span></div>
<div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160; </div>
<div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="comment">/* --- Convenience macros -------------------------------------------------- */</span></div>
<div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160; </div>
<div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="comment">/****************************************************************************/</span></div>
<div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="preprocessor">#define SPI1                SPI1_BASE</span></div>
<div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="preprocessor">#define SPI2                SPI2_I2S_BASE</span></div>
<div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="preprocessor">#define SPI3                SPI3_I2S_BASE</span></div>
<div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160; </div>
<div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="comment">/* --- SPI registers ------------------------------------------------------- */</span></div>
<div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160; </div>
<div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="comment">/* Control register 1 (SPIx_CR1) */</span></div>
<div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="comment">/* Note: Not used in I2S mode. */</span></div>
<div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="preprocessor">#define SPI_CR1(spi_base)       MMIO32(spi_base + 0x00)</span></div>
<div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="preprocessor">#define SPI1_CR1            SPI_CR1(SPI1_BASE)</span></div>
<div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="preprocessor">#define SPI2_CR1            SPI_CR1(SPI2_I2S_BASE)</span></div>
<div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="preprocessor">#define SPI3_CR1            SPI_CR1(SPI3_I2S_BASE)</span></div>
<div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160; </div>
<div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="comment">/* Control register 2 (SPIx_CR2) */</span></div>
<div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="preprocessor">#define SPI_CR2(spi_base)       MMIO32(spi_base + 0x04)</span></div>
<div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="preprocessor">#define SPI1_CR2            SPI_CR2(SPI1_BASE)</span></div>
<div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="preprocessor">#define SPI2_CR2            SPI_CR2(SPI2_I2S_BASE)</span></div>
<div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="preprocessor">#define SPI3_CR2            SPI_CR2(SPI3_I2S_BASE)</span></div>
<div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160; </div>
<div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="comment">/* Status register (SPIx_SR) */</span></div>
<div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="preprocessor">#define SPI_SR(spi_base)        MMIO32(spi_base + 0x08)</span></div>
<div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;<span class="preprocessor">#define SPI1_SR             SPI_SR(SPI1_BASE)</span></div>
<div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;<span class="preprocessor">#define SPI2_SR             SPI_SR(SPI2_I2S_BASE)</span></div>
<div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;<span class="preprocessor">#define SPI3_SR             SPI_SR(SPI3_I2S_BASE)</span></div>
<div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160; </div>
<div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;<span class="comment">/* Data register (SPIx_DR) */</span></div>
<div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;<span class="preprocessor">#define SPI_DR(spi_base)        MMIO32(spi_base + 0x0c)</span></div>
<div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;<span class="preprocessor">#define SPI1_DR             SPI_DR(SPI1_BASE)</span></div>
<div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;<span class="preprocessor">#define SPI2_DR             SPI_DR(SPI2_I2S_BASE)</span></div>
<div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;<span class="preprocessor">#define SPI3_DR             SPI_DR(SPI3_I2S_BASE)</span></div>
<div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160; </div>
<div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;<span class="comment">/* CRC polynomial register (SPIx_CRCPR) */</span></div>
<div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;<span class="comment">/* Note: Not used in I2S mode. */</span></div>
<div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;<span class="preprocessor">#define SPI_CRCPR(spi_base)     MMIO32(spi_base + 0x10)</span></div>
<div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;<span class="preprocessor">#define SPI1_CRCPR          SPI_CRCPR(SPI1_BASE)</span></div>
<div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;<span class="preprocessor">#define SPI2_CRCPR          SPI_CRCPR(SPI2_I2S_BASE)</span></div>
<div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;<span class="preprocessor">#define SPI3_CRCPR          SPI_CRCPR(SPI3_I2S_BASE)</span></div>
<div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160; </div>
<div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;<span class="comment">/* RX CRC register (SPIx_RXCRCR) */</span></div>
<div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;<span class="comment">/* Note: Not used in I2S mode. */</span></div>
<div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;<span class="preprocessor">#define SPI_RXCRCR(spi_base)        MMIO32(spi_base + 0x14)</span></div>
<div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;<span class="preprocessor">#define SPI1_RXCRCR         SPI_RXCRCR(SPI1_BASE)</span></div>
<div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;<span class="preprocessor">#define SPI2_RXCRCR         SPI_RXCRCR(SPI2_I2S_BASE)</span></div>
<div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;<span class="preprocessor">#define SPI3_RXCRCR         SPI_RXCRCR(SPI3_I2S_BASE)</span></div>
<div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160; </div>
<div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;<span class="comment">/* TX CRC register (SPIx_RXCRCR) */</span></div>
<div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;<span class="comment">/* Note: Not used in I2S mode. */</span></div>
<div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;<span class="preprocessor">#define SPI_TXCRCR(spi_base)        MMIO32(spi_base + 0x18)</span></div>
<div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;<span class="preprocessor">#define SPI1_TXCRCR         SPI_TXCRCR(SPI1_BASE)</span></div>
<div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;<span class="preprocessor">#define SPI2_TXCRCR         SPI_TXCRCR(SPI2_I2S_BASE)</span></div>
<div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;<span class="preprocessor">#define SPI3_TXCRCR         SPI_TXCRCR(SPI3_I2S_BASE)</span></div>
<div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160; </div>
<div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;<span class="comment">/* I2S configuration register (SPIx_I2SCFGR) */</span></div>
<div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;<span class="preprocessor">#define SPI_I2SCFGR(spi_base)       MMIO32(spi_base + 0x1c)</span></div>
<div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;<span class="preprocessor">#define SPI1_I2SCFGR            SPI_I2SCFGR(SPI1_BASE)</span></div>
<div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;<span class="preprocessor">#define SPI2_I2SCFGR            SPI_I2SCFGR(SPI2_I2S_BASE)</span></div>
<div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;<span class="preprocessor">#define SPI3_I2SCFGR            SPI_I2SCFGR(SPI3_I2S_BASE)</span></div>
<div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160; </div>
<div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;<span class="comment">/* I2S prescaler register (SPIx_I2SPR) */</span></div>
<div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;<span class="preprocessor">#define SPI_I2SPR(spi_base)     MMIO32(spi_base + 0x20)</span></div>
<div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;<span class="preprocessor">#define SPI1_I2SPR          SPI_I2SPR(SPI1_BASE)</span></div>
<div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;<span class="preprocessor">#define SPI2_I2SPR          SPI_I2SPR(SPI2_I2S_BASE)</span></div>
<div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;<span class="preprocessor">#define SPI3_I2SPR          SPI_I2SPR(SPI3_I2S_BASE)</span></div>
<div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160; </div>
<div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;<span class="comment">/* --- SPI_CR1 values ------------------------------------------------------ */</span></div>
<div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160; </div>
<div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;<span class="comment">/* Note: None of the CR1 bits are used in I2S mode. */</span></div>
<div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160; </div>
<div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;<span class="comment">/* BIDIMODE: Bidirectional data mode enable */</span></div>
<div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;<span class="preprocessor">#define SPI_CR1_BIDIMODE_2LINE_UNIDIR   (0 &lt;&lt; 15)</span></div>
<div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;<span class="preprocessor">#define SPI_CR1_BIDIMODE_1LINE_BIDIR    (1 &lt;&lt; 15)</span></div>
<div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;<span class="preprocessor">#define SPI_CR1_BIDIMODE        (1 &lt;&lt; 15)</span></div>
<div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160; </div>
<div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;<span class="comment">/* BIDIOE: Output enable in bidirectional mode */</span></div>
<div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;<span class="preprocessor">#define SPI_CR1_BIDIOE          (1 &lt;&lt; 14)</span></div>
<div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160; </div>
<div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;<span class="comment">/* CRCEN: Hardware CRC calculation enable */</span></div>
<div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;<span class="preprocessor">#define SPI_CR1_CRCEN           (1 &lt;&lt; 13)</span></div>
<div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160; </div>
<div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;<span class="comment">/* CRCNEXT: Transmit CRC next */</span></div>
<div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;<span class="preprocessor">#define SPI_CR1_CRCNEXT         (1 &lt;&lt; 12)</span></div>
<div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160; </div>
<div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;<span class="comment">/* RXONLY: Receive only */</span></div>
<div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;<span class="preprocessor">#define SPI_CR1_RXONLY          (1 &lt;&lt; 10)</span></div>
<div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160; </div>
<div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;<span class="comment">/* SSM: Software slave management */</span></div>
<div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;<span class="preprocessor">#define SPI_CR1_SSM         (1 &lt;&lt; 9)</span></div>
<div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160; </div>
<div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;<span class="comment">/* SSI: Internal slave select */</span></div>
<div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;<span class="preprocessor">#define SPI_CR1_SSI         (1 &lt;&lt; 8)</span></div>
<div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160; </div>
<div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;<span class="comment">/* LSBFIRST: Frame format */</span></div>
<div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;<span class="comment">/****************************************************************************/</span></div>
<div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;<span class="preprocessor">#define SPI_CR1_MSBFIRST        (0 &lt;&lt; 7)</span></div>
<div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;<span class="preprocessor">#define SPI_CR1_LSBFIRST        (1 &lt;&lt; 7)</span></div>
<div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160; </div>
<div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;<span class="comment">/* SPE: SPI enable */</span></div>
<div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;<span class="preprocessor">#define SPI_CR1_SPE         (1 &lt;&lt; 6)</span></div>
<div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160; </div>
<div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;<span class="comment">/* BR[2:0]: Baud rate control */</span></div>
<div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;<span class="comment">/****************************************************************************/</span></div>
<div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;<span class="preprocessor">#define SPI_CR1_BAUDRATE_FPCLK_DIV_2    (0x00 &lt;&lt; 3)</span></div>
<div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;<span class="preprocessor">#define SPI_CR1_BAUDRATE_FPCLK_DIV_4    (0x01 &lt;&lt; 3)</span></div>
<div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;<span class="preprocessor">#define SPI_CR1_BAUDRATE_FPCLK_DIV_8    (0x02 &lt;&lt; 3)</span></div>
<div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;<span class="preprocessor">#define SPI_CR1_BAUDRATE_FPCLK_DIV_16   (0x03 &lt;&lt; 3)</span></div>
<div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;<span class="preprocessor">#define SPI_CR1_BAUDRATE_FPCLK_DIV_32   (0x04 &lt;&lt; 3)</span></div>
<div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;<span class="preprocessor">#define SPI_CR1_BAUDRATE_FPCLK_DIV_64   (0x05 &lt;&lt; 3)</span></div>
<div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;<span class="preprocessor">#define SPI_CR1_BAUDRATE_FPCLK_DIV_128  (0x06 &lt;&lt; 3)</span></div>
<div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;<span class="preprocessor">#define SPI_CR1_BAUDRATE_FPCLK_DIV_256  (0x07 &lt;&lt; 3)</span></div>
<div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160; </div>
<div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;<span class="comment">/****************************************************************************/</span></div>
<div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;<span class="preprocessor">#define SPI_CR1_BR_FPCLK_DIV_2      0x0</span></div>
<div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;<span class="preprocessor">#define SPI_CR1_BR_FPCLK_DIV_4      0x1</span></div>
<div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;<span class="preprocessor">#define SPI_CR1_BR_FPCLK_DIV_8      0x2</span></div>
<div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;<span class="preprocessor">#define SPI_CR1_BR_FPCLK_DIV_16     0x3</span></div>
<div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;<span class="preprocessor">#define SPI_CR1_BR_FPCLK_DIV_32     0x4</span></div>
<div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;<span class="preprocessor">#define SPI_CR1_BR_FPCLK_DIV_64     0x5</span></div>
<div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;<span class="preprocessor">#define SPI_CR1_BR_FPCLK_DIV_128    0x6</span></div>
<div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;<span class="preprocessor">#define SPI_CR1_BR_FPCLK_DIV_256    0x7</span></div>
<div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160; </div>
<div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;<span class="comment">/* MSTR: Master selection */</span></div>
<div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;<span class="preprocessor">#define SPI_CR1_MSTR            (1 &lt;&lt; 2)</span></div>
<div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160; </div>
<div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;<span class="comment">/* CPOL: Clock polarity */</span></div>
<div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;<span class="comment">/****************************************************************************/</span></div>
<div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;<span class="preprocessor">#define SPI_CR1_CPOL_CLK_TO_0_WHEN_IDLE (0 &lt;&lt; 1)</span></div>
<div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;<span class="preprocessor">#define SPI_CR1_CPOL_CLK_TO_1_WHEN_IDLE (1 &lt;&lt; 1)</span></div>
<div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160; </div>
<div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;<span class="preprocessor">#define SPI_CR1_CPOL            (1 &lt;&lt; 1)</span></div>
<div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160; </div>
<div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;<span class="comment">/* CPHA: Clock phase */</span></div>
<div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;<span class="comment">/****************************************************************************/</span></div>
<div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;<span class="preprocessor">#define SPI_CR1_CPHA_CLK_TRANSITION_1   (0 &lt;&lt; 0)</span></div>
<div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;<span class="preprocessor">#define SPI_CR1_CPHA_CLK_TRANSITION_2   (1 &lt;&lt; 0)</span></div>
<div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160; </div>
<div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;<span class="preprocessor">#define SPI_CR1_CPHA            (1 &lt;&lt; 0)</span></div>
<div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160; </div>
<div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;<span class="comment">/* --- SPI_CR2 values ------------------------------------------------------ */</span></div>
<div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160; </div>
<div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;<span class="comment">/* Bits [15:8]: Reserved. Forced to 0 by hardware. Used on F3. */</span></div>
<div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160; </div>
<div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;<span class="comment">/* TXEIE: Tx buffer empty interrupt enable */</span></div>
<div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;<span class="preprocessor">#define SPI_CR2_TXEIE           (1 &lt;&lt; 7)</span></div>
<div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160; </div>
<div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;<span class="comment">/* RXNEIE: Rx buffer not empty interrupt enable */</span></div>
<div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;<span class="preprocessor">#define SPI_CR2_RXNEIE          (1 &lt;&lt; 6)</span></div>
<div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160; </div>
<div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;<span class="comment">/* ERRIE: Error interrupt enable */</span></div>
<div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;<span class="preprocessor">#define SPI_CR2_ERRIE           (1 &lt;&lt; 5)</span></div>
<div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160; </div>
<div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;<span class="comment">/* Bits [4:3]: Reserved. Forced to 0 by hardware. */</span></div>
<div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160; </div>
<div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;<span class="comment">/* SSOE: SS output enable */</span></div>
<div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;<span class="comment">/* Note: Not used in I2S mode. */</span></div>
<div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;<span class="preprocessor">#define SPI_CR2_SSOE            (1 &lt;&lt; 2)</span></div>
<div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160; </div>
<div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;<span class="comment">/* TXDMAEN: Tx buffer DMA enable */</span></div>
<div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;<span class="preprocessor">#define SPI_CR2_TXDMAEN         (1 &lt;&lt; 1)</span></div>
<div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160; </div>
<div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;<span class="comment">/* RXDMAEN: Rx buffer DMA enable */</span></div>
<div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;<span class="preprocessor">#define SPI_CR2_RXDMAEN         (1 &lt;&lt; 0)</span></div>
<div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160; </div>
<div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;<span class="comment">/* --- SPI_SR values ------------------------------------------------------- */</span></div>
<div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160; </div>
<div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;<span class="comment">/* Bits [15:8]: Reserved. Forced to 0 by hardware. Used on F3. */</span></div>
<div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160; </div>
<div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;<span class="comment">/* BSY: Busy flag */</span></div>
<div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;<span class="preprocessor">#define SPI_SR_BSY          (1 &lt;&lt; 7)</span></div>
<div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160; </div>
<div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;<span class="comment">/* OVR: Overrun flag */</span></div>
<div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;<span class="preprocessor">#define SPI_SR_OVR          (1 &lt;&lt; 6)</span></div>
<div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160; </div>
<div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;<span class="comment">/* MODF: Mode fault */</span></div>
<div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;<span class="comment">/* Note: Not used in I2S mode. */</span></div>
<div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;<span class="preprocessor">#define SPI_SR_MODF         (1 &lt;&lt; 5)</span></div>
<div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160; </div>
<div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;<span class="comment">/* CRCERR: CRC error flag */</span></div>
<div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;<span class="comment">/* Note: Not used in I2S mode. */</span></div>
<div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;<span class="preprocessor">#define SPI_SR_CRCERR           (1 &lt;&lt; 4)</span></div>
<div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160; </div>
<div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;<span class="comment">/* UDR: Underrun flag */</span></div>
<div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;<span class="comment">/* Note: Not used in SPI mode. */</span></div>
<div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;<span class="preprocessor">#define SPI_SR_UDR          (1 &lt;&lt; 3)</span></div>
<div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160; </div>
<div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;<span class="comment">/* CHSIDE: Channel side */</span></div>
<div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;<span class="comment">/* Note: Not used in SPI mode. No meaning in PCM mode. */</span></div>
<div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;<span class="preprocessor">#define SPI_SR_CHSIDE           (1 &lt;&lt; 2)</span></div>
<div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160; </div>
<div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;<span class="comment">/* TXE: Transmit buffer empty */</span></div>
<div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;<span class="preprocessor">#define SPI_SR_TXE          (1 &lt;&lt; 1)</span></div>
<div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160; </div>
<div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;<span class="comment">/* RXNE: Receive buffer not empty */</span></div>
<div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;<span class="preprocessor">#define SPI_SR_RXNE         (1 &lt;&lt; 0)</span></div>
<div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160; </div>
<div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;<span class="comment">/* --- SPI_DR values ------------------------------------------------------- */</span></div>
<div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160; </div>
<div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;<span class="comment">/* SPI_DR[15:0]: Data Register. */</span></div>
<div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160; </div>
<div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;<span class="comment">/* --- SPI_CRCPR values ---------------------------------------------------- */</span></div>
<div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160; </div>
<div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;<span class="comment">/* Note: Not used in I2S mode. */</span></div>
<div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;<span class="comment">/* SPI_CRCPR [15:0]: CRC Polynomial Register. */</span></div>
<div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160; </div>
<div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;<span class="comment">/* --- SPI_RXCRCR values --------------------------------------------------- */</span></div>
<div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160; </div>
<div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;<span class="comment">/* Note: Not used in I2S mode. */</span></div>
<div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;<span class="comment">/* SPI_RXCRCR [15:0]: RX CRC Register. */</span></div>
<div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160; </div>
<div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;<span class="comment">/* --- SPI_TXCRCR values --------------------------------------------------- */</span></div>
<div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160; </div>
<div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;<span class="comment">/* Note: Not used in I2S mode. */</span></div>
<div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;<span class="comment">/* SPI_TXCRCR [15:0]: TX CRC Register. */</span></div>
<div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160; </div>
<div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;<span class="comment">/* --- SPI_I2SCFGR values -------------------------------------------------- */</span></div>
<div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160; </div>
<div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;<span class="comment">/* Note: None of these bits are used in SPI mode. */</span></div>
<div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160; </div>
<div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;<span class="comment">/* Bits [15:12]: Reserved. Forced to 0 by hardware. */</span></div>
<div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160; </div>
<div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;<span class="comment">/* I2SMOD: I2S mode selection */</span></div>
<div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;<span class="preprocessor">#define SPI_I2SCFGR_I2SMOD          (1 &lt;&lt; 11)</span></div>
<div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160; </div>
<div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;<span class="comment">/* I2SE: I2S enable */</span></div>
<div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;<span class="preprocessor">#define SPI_I2SCFGR_I2SE            (1 &lt;&lt; 10)</span></div>
<div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160; </div>
<div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;<span class="comment">/* I2SCFG[9:8]: I2S configuration mode */</span></div>
<div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;<span class="preprocessor">#define SPI_I2SCFGR_I2SCFG_LSB          8</span></div>
<div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;<span class="preprocessor">#define SPI_I2SCFGR_I2SCFG_SLAVE_TRANSMIT   0x0</span></div>
<div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;<span class="preprocessor">#define SPI_I2SCFGR_I2SCFG_SLAVE_RECEIVE    0x1</span></div>
<div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;<span class="preprocessor">#define SPI_I2SCFGR_I2SCFG_MASTER_TRANSMIT  0x2</span></div>
<div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;<span class="preprocessor">#define SPI_I2SCFGR_I2SCFG_MASTER_RECEIVE   0x3</span></div>
<div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160; </div>
<div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;<span class="comment">/* PCMSYNC: PCM frame synchronization */</span></div>
<div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;<span class="preprocessor">#define SPI_I2SCFGR_PCMSYNC         (1 &lt;&lt; 7)</span></div>
<div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160; </div>
<div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;<span class="comment">/* Bit 6: Reserved. Forced to 0 by hardware. */</span></div>
<div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160; </div>
<div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;<span class="comment">/* I2SSTD[5:4]: I2S standard selection */</span></div>
<div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;<span class="preprocessor">#define SPI_I2SCFGR_I2SSTD_LSB          4</span></div>
<div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;<span class="preprocessor">#define SPI_I2SCFGR_I2SSTD_I2S_PHILLIPS     0x0</span></div>
<div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;<span class="preprocessor">#define SPI_I2SCFGR_I2SSTD_MSB_JUSTIFIED    0x1</span></div>
<div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;<span class="preprocessor">#define SPI_I2SCFGR_I2SSTD_LSB_JUSTIFIED    0x2</span></div>
<div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;<span class="preprocessor">#define SPI_I2SCFGR_I2SSTD_PCM          0x3</span></div>
<div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160; </div>
<div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;<span class="comment">/* CKPOL: Steady state clock polarity */</span></div>
<div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;<span class="preprocessor">#define SPI_I2SCFGR_CKPOL           (1 &lt;&lt; 3)</span></div>
<div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160; </div>
<div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;<span class="comment">/* DATLEN[2:1]: Data length to be transferred */</span></div>
<div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;<span class="preprocessor">#define SPI_I2SCFGR_DATLEN_LSB          1</span></div>
<div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;<span class="preprocessor">#define SPI_I2SCFGR_DATLEN_16BIT        0x0</span></div>
<div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;<span class="preprocessor">#define SPI_I2SCFGR_DATLEN_24BIT        0x1</span></div>
<div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;<span class="preprocessor">#define SPI_I2SCFGR_DATLEN_32BIT        0x2</span></div>
<div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160; </div>
<div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;<span class="comment">/* CHLEN: Channel length */</span></div>
<div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;<span class="preprocessor">#define SPI_I2SCFGR_CHLEN           (1 &lt;&lt; 0)</span></div>
<div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160; </div>
<div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;<span class="comment">/* --- SPI_I2SPR values ---------------------------------------------------- */</span></div>
<div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160; </div>
<div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;<span class="comment">/* Note: None of these bits are used in SPI mode. */</span></div>
<div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160; </div>
<div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;<span class="comment">/* Bits [15:10]: Reserved. Forced to 0 by hardware. */</span></div>
<div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160; </div>
<div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;<span class="comment">/* MCKOE: Master clock output enable */</span></div>
<div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;<span class="preprocessor">#define SPI_I2SPR_MCKOE             (1 &lt;&lt; 9)</span></div>
<div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160; </div>
<div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;<span class="comment">/* ODD: Odd factor for the prescaler */</span></div>
<div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;<span class="preprocessor">#define SPI_I2SPR_ODD               (1 &lt;&lt; 8)</span></div>
<div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160; </div>
<div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;<span class="comment">/* I2SDIV[7:0]: I2S linear prescaler */</span></div>
<div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;<span class="comment">/* 0 and 1 are forbidden values */</span></div>
<div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160; </div>
<div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;<span class="comment">/* --- Function prototypes ------------------------------------------------- */</span></div>
<div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160; </div>
<div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;BEGIN_DECLS</div>
<div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160; </div>
<div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__spi__defines_gab21e2f1ba483dcb060f3587dbb661609.html#gab21e2f1ba483dcb060f3587dbb661609">spi_reset</a>(uint32_t spi_peripheral);</div>
<div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;<span class="keywordtype">int</span> <a class="code" href="group__spi__defines_gaa963b02acbae0939ec4537a8136873ed.html#gaa963b02acbae0939ec4537a8136873ed">spi_init_master</a>(uint32_t spi, uint32_t br, uint32_t cpol, uint32_t cpha,</div>
<div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;            uint32_t dff, uint32_t lsbfirst);</div>
<div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__spi__defines_ga33fbdd2e4f6b876273a2b3f0e05eb6b4.html#ga33fbdd2e4f6b876273a2b3f0e05eb6b4">spi_enable</a>(uint32_t spi);</div>
<div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__spi__defines_ga3a67a664d96e95e80d3308b7d53736e6.html#ga3a67a664d96e95e80d3308b7d53736e6">spi_disable</a>(uint32_t spi);</div>
<div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;uint16_t <a class="code" href="group__spi__defines_gaf76785dab1741f75d4fc2f03793b57d9.html#gaf76785dab1741f75d4fc2f03793b57d9">spi_clean_disable</a>(uint32_t spi);</div>
<div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__spi__defines_ga6c3dfa86916c2c38d4a1957f4704bb47.html#ga6c3dfa86916c2c38d4a1957f4704bb47">spi_write</a>(uint32_t spi, uint16_t data);</div>
<div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__spi__defines_ga1fcf7661af69bcf8999ae3f6d102fd8b.html#ga1fcf7661af69bcf8999ae3f6d102fd8b">spi_send</a>(uint32_t spi, uint16_t data);</div>
<div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;uint16_t <a class="code" href="group__spi__defines_ga1bfe6bd4512dc398cb7f680feec01b20.html#ga1bfe6bd4512dc398cb7f680feec01b20">spi_read</a>(uint32_t spi);</div>
<div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;uint16_t <a class="code" href="group__spi__defines_gae453ac946166bc51a42c35738d9d005b.html#gae453ac946166bc51a42c35738d9d005b">spi_xfer</a>(uint32_t spi, uint16_t data);</div>
<div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__spi__defines_gaf0088037e6a1aa78a9ed4c4e261a55ac.html#gaf0088037e6a1aa78a9ed4c4e261a55ac">spi_set_bidirectional_mode</a>(uint32_t spi);</div>
<div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__spi__defines_ga25ed748ce16f85c263594198b702d949.html#ga25ed748ce16f85c263594198b702d949">spi_set_unidirectional_mode</a>(uint32_t spi);</div>
<div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__spi__defines_gaf27f88063c2cb644a2935490d61202c5.html#gaf27f88063c2cb644a2935490d61202c5">spi_set_bidirectional_receive_only_mode</a>(uint32_t spi);</div>
<div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__spi__defines_ga8ad1268a257456a854b960f8aa73b1ce.html#ga8ad1268a257456a854b960f8aa73b1ce">spi_set_bidirectional_transmit_only_mode</a>(uint32_t spi);</div>
<div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__spi__defines_ga3993016e02c92b696c8661840e602a00.html#ga3993016e02c92b696c8661840e602a00">spi_enable_crc</a>(uint32_t spi);</div>
<div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__spi__defines_ga168934fcc518d617447514ca06a48b3c.html#ga168934fcc518d617447514ca06a48b3c">spi_disable_crc</a>(uint32_t spi);</div>
<div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__spi__defines_ga0f70abf18588bb5bbe24da6457cb9ff7.html#ga0f70abf18588bb5bbe24da6457cb9ff7">spi_set_next_tx_from_buffer</a>(uint32_t spi);</div>
<div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__spi__defines_gaabd95475b2fe0fab2a7c22c5ae50aa14.html#gaabd95475b2fe0fab2a7c22c5ae50aa14">spi_set_next_tx_from_crc</a>(uint32_t spi);</div>
<div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__spi__defines_ga715bcb5541f2908d16a661b0a6a07014.html#ga715bcb5541f2908d16a661b0a6a07014">spi_set_dff_8bit</a>(uint32_t spi);</div>
<div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__spi__defines_ga6665731fd5d37e5dfb00f29f859e6c9c.html#ga6665731fd5d37e5dfb00f29f859e6c9c">spi_set_dff_16bit</a>(uint32_t spi);</div>
<div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__spi__defines_ga714f48c6586abf8ce6e3e118f6303708.html#ga714f48c6586abf8ce6e3e118f6303708">spi_set_full_duplex_mode</a>(uint32_t spi);</div>
<div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__spi__defines_gaacdf55f39a2de0f53ac356233cc34cbb.html#gaacdf55f39a2de0f53ac356233cc34cbb">spi_set_receive_only_mode</a>(uint32_t spi);</div>
<div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__spi__defines_ga4cf9bda5fa58c220e6d45d6a809737c4.html#ga4cf9bda5fa58c220e6d45d6a809737c4">spi_disable_software_slave_management</a>(uint32_t spi);</div>
<div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__spi__defines_gab3cb4176148e6f3602a0b238f32eb83b.html#gab3cb4176148e6f3602a0b238f32eb83b">spi_enable_software_slave_management</a>(uint32_t spi);</div>
<div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__spi__defines_gad86076b9c51c2ce18f844d42053ed8cc.html#gad86076b9c51c2ce18f844d42053ed8cc">spi_set_nss_high</a>(uint32_t spi);</div>
<div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__spi__defines_ga47838ebf43d91e96b65338b6b0a50786.html#ga47838ebf43d91e96b65338b6b0a50786">spi_set_nss_low</a>(uint32_t spi);</div>
<div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__spi__defines_ga9f834ea1e68b2c23a4b0866f96f38578.html#ga9f834ea1e68b2c23a4b0866f96f38578">spi_send_lsb_first</a>(uint32_t spi);</div>
<div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__spi__defines_gae19e92c8051fe49e4eac918ee51feeac.html#gae19e92c8051fe49e4eac918ee51feeac">spi_send_msb_first</a>(uint32_t spi);</div>
<div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__spi__defines_ga69a60fb0cd832d3b9a16ce4411328e64.html#ga69a60fb0cd832d3b9a16ce4411328e64">spi_set_baudrate_prescaler</a>(uint32_t spi, uint8_t baudrate);</div>
<div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__spi__defines_gafca8671510322b29ef82b291dec68dc7.html#gafca8671510322b29ef82b291dec68dc7">spi_set_master_mode</a>(uint32_t spi);</div>
<div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__spi__defines_gae9700a3a5f8301b5b3a8442d257d75dd.html#gae9700a3a5f8301b5b3a8442d257d75dd">spi_set_slave_mode</a>(uint32_t spi);</div>
<div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__spi__defines_ga379382439ed44f061ab6fd4232d47319.html#ga379382439ed44f061ab6fd4232d47319">spi_set_clock_polarity_1</a>(uint32_t spi);</div>
<div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__spi__defines_ga683b0840af6f7bee227ccb31d57dc36a.html#ga683b0840af6f7bee227ccb31d57dc36a">spi_set_clock_polarity_0</a>(uint32_t spi);</div>
<div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__spi__defines_gacd6b278668088bce197d6401787c4e62.html#gacd6b278668088bce197d6401787c4e62">spi_set_clock_phase_1</a>(uint32_t spi);</div>
<div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__spi__defines_gac01452c132ec4c5ffc5d281d43d975d7.html#gac01452c132ec4c5ffc5d281d43d975d7">spi_set_clock_phase_0</a>(uint32_t spi);</div>
<div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__spi__defines_ga4c552fab799a9009bc541a3fb41061fe.html#ga4c552fab799a9009bc541a3fb41061fe">spi_enable_tx_buffer_empty_interrupt</a>(uint32_t spi);</div>
<div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__spi__defines_gac803fac4d999f49c7ecbda22aa5b7221.html#gac803fac4d999f49c7ecbda22aa5b7221">spi_disable_tx_buffer_empty_interrupt</a>(uint32_t spi);</div>
<div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__spi__defines_gad05d3885fad620fc84d284fc9b42554e.html#gad05d3885fad620fc84d284fc9b42554e">spi_enable_rx_buffer_not_empty_interrupt</a>(uint32_t spi);</div>
<div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__spi__defines_gada77b72d4924b55840e73ed14a325978.html#gada77b72d4924b55840e73ed14a325978">spi_disable_rx_buffer_not_empty_interrupt</a>(uint32_t spi);</div>
<div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__spi__defines_gaedf50e8ee8ec6f033231a2c49b4ac1a1.html#gaedf50e8ee8ec6f033231a2c49b4ac1a1">spi_enable_error_interrupt</a>(uint32_t spi);</div>
<div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__spi__defines_gaa84513c1f4d95c7de20b9416447c2148.html#gaa84513c1f4d95c7de20b9416447c2148">spi_disable_error_interrupt</a>(uint32_t spi);</div>
<div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__spi__defines_gada533027af13ff16aceb7daad049c4e4.html#gada533027af13ff16aceb7daad049c4e4">spi_enable_ss_output</a>(uint32_t spi);</div>
<div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__spi__defines_ga8cd024f5b5f4806bbeeec58e8e79162b.html#ga8cd024f5b5f4806bbeeec58e8e79162b">spi_disable_ss_output</a>(uint32_t spi);</div>
<div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__spi__defines_ga74726047b7cad9c11465a3cf4d0fd090.html#ga74726047b7cad9c11465a3cf4d0fd090">spi_enable_tx_dma</a>(uint32_t spi);</div>
<div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__spi__defines_gafc90aaa52298179b5190ee677ac5d4cc.html#gafc90aaa52298179b5190ee677ac5d4cc">spi_disable_tx_dma</a>(uint32_t spi);</div>
<div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__spi__defines_gac860af47e3356336e01495554de5e506.html#gac860af47e3356336e01495554de5e506">spi_enable_rx_dma</a>(uint32_t spi);</div>
<div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__spi__defines_ga010e94503b79a98060a9920fd8f50806.html#ga010e94503b79a98060a9920fd8f50806">spi_disable_rx_dma</a>(uint32_t spi);</div>
<div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160; </div>
<div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;END_DECLS</div>
<div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160; </div>
<div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160; </div>
<div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;<span class="preprocessor">#else</span></div>
<div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;<span class="preprocessor">#warning &quot;spi_common_all.h should not be included explicitly, only via spi.h&quot;</span></div>
<div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160; </div>
</div><!-- fragment --></div><!-- contents -->
<div class="ttc" id="agroup__spi__defines_ga6665731fd5d37e5dfb00f29f859e6c9c_html_ga6665731fd5d37e5dfb00f29f859e6c9c"><div class="ttname"><a href="group__spi__defines_ga6665731fd5d37e5dfb00f29f859e6c9c.html#ga6665731fd5d37e5dfb00f29f859e6c9c">spi_set_dff_16bit</a></div><div class="ttdeci">void spi_set_dff_16bit(uint32_t spi)</div><div class="ttdoc">SPI Set Data Frame Format to 16 bits.</div><div class="ttdef"><b>Definition:</b> spi_common_f124.c:132</div></div>
<div class="ttc" id="agroup__spi__defines_ga4cf9bda5fa58c220e6d45d6a809737c4_html_ga4cf9bda5fa58c220e6d45d6a809737c4"><div class="ttname"><a href="group__spi__defines_ga4cf9bda5fa58c220e6d45d6a809737c4.html#ga4cf9bda5fa58c220e6d45d6a809737c4">spi_disable_software_slave_management</a></div><div class="ttdeci">void spi_disable_software_slave_management(uint32_t spi)</div><div class="ttdoc">SPI Enable Slave Management by Hardware.</div><div class="ttdef"><b>Definition:</b> spi_common_all.c:390</div></div>
<div class="ttc" id="agroup__spi__defines_ga714f48c6586abf8ce6e3e118f6303708_html_ga714f48c6586abf8ce6e3e118f6303708"><div class="ttname"><a href="group__spi__defines_ga714f48c6586abf8ce6e3e118f6303708.html#ga714f48c6586abf8ce6e3e118f6303708">spi_set_full_duplex_mode</a></div><div class="ttdeci">void spi_set_full_duplex_mode(uint32_t spi)</div><div class="ttdoc">SPI Set Full Duplex (3-wire) Mode.</div><div class="ttdef"><b>Definition:</b> spi_common_all.c:365</div></div>
<div class="ttc" id="agroup__spi__defines_gafca8671510322b29ef82b291dec68dc7_html_gafca8671510322b29ef82b291dec68dc7"><div class="ttname"><a href="group__spi__defines_gafca8671510322b29ef82b291dec68dc7.html#gafca8671510322b29ef82b291dec68dc7">spi_set_master_mode</a></div><div class="ttdeci">void spi_set_master_mode(uint32_t spi)</div><div class="ttdoc">SPI Set to Master Mode.</div><div class="ttdef"><b>Definition:</b> spi_common_all.c:491</div></div>
<div class="ttc" id="agroup__spi__defines_ga379382439ed44f061ab6fd4232d47319_html_ga379382439ed44f061ab6fd4232d47319"><div class="ttname"><a href="group__spi__defines_ga379382439ed44f061ab6fd4232d47319.html#ga379382439ed44f061ab6fd4232d47319">spi_set_clock_polarity_1</a></div><div class="ttdeci">void spi_set_clock_polarity_1(uint32_t spi)</div><div class="ttdoc">SPI Set the Clock Polarity to High when Idle.</div><div class="ttdef"><b>Definition:</b> spi_common_all.c:513</div></div>
<div class="ttc" id="agroup__spi__defines_ga9f834ea1e68b2c23a4b0866f96f38578_html_ga9f834ea1e68b2c23a4b0866f96f38578"><div class="ttname"><a href="group__spi__defines_ga9f834ea1e68b2c23a4b0866f96f38578.html#ga9f834ea1e68b2c23a4b0866f96f38578">spi_send_lsb_first</a></div><div class="ttdeci">void spi_send_lsb_first(uint32_t spi)</div><div class="ttdoc">SPI Set to Send LSB First.</div><div class="ttdef"><b>Definition:</b> spi_common_all.c:446</div></div>
<div class="ttc" id="agroup__spi__defines_gaacdf55f39a2de0f53ac356233cc34cbb_html_gaacdf55f39a2de0f53ac356233cc34cbb"><div class="ttname"><a href="group__spi__defines_gaacdf55f39a2de0f53ac356233cc34cbb.html#gaacdf55f39a2de0f53ac356233cc34cbb">spi_set_receive_only_mode</a></div><div class="ttdeci">void spi_set_receive_only_mode(uint32_t spi)</div><div class="ttdoc">SPI Set Receive Only Mode for Simplex (2-wire) Unidirectional Transfers.</div><div class="ttdef"><b>Definition:</b> spi_common_all.c:377</div></div>
<div class="ttc" id="agroup__spi__defines_gacd6b278668088bce197d6401787c4e62_html_gacd6b278668088bce197d6401787c4e62"><div class="ttname"><a href="group__spi__defines_gacd6b278668088bce197d6401787c4e62.html#gacd6b278668088bce197d6401787c4e62">spi_set_clock_phase_1</a></div><div class="ttdeci">void spi_set_clock_phase_1(uint32_t spi)</div><div class="ttdoc">SPI Set the Clock Phase to Capture on Trailing Edge.</div><div class="ttdef"><b>Definition:</b> spi_common_all.c:535</div></div>
<div class="ttc" id="agroup__spi__defines_ga4c552fab799a9009bc541a3fb41061fe_html_ga4c552fab799a9009bc541a3fb41061fe"><div class="ttname"><a href="group__spi__defines_ga4c552fab799a9009bc541a3fb41061fe.html#ga4c552fab799a9009bc541a3fb41061fe">spi_enable_tx_buffer_empty_interrupt</a></div><div class="ttdeci">void spi_enable_tx_buffer_empty_interrupt(uint32_t spi)</div><div class="ttdoc">SPI Enable the Transmit Buffer Empty Interrupt.</div><div class="ttdef"><b>Definition:</b> spi_common_all.c:557</div></div>
<div class="ttc" id="agroup__spi__defines_ga683b0840af6f7bee227ccb31d57dc36a_html_ga683b0840af6f7bee227ccb31d57dc36a"><div class="ttname"><a href="group__spi__defines_ga683b0840af6f7bee227ccb31d57dc36a.html#ga683b0840af6f7bee227ccb31d57dc36a">spi_set_clock_polarity_0</a></div><div class="ttdeci">void spi_set_clock_polarity_0(uint32_t spi)</div><div class="ttdoc">SPI Set the Clock Polarity to Low when Idle.</div><div class="ttdef"><b>Definition:</b> spi_common_all.c:524</div></div>
<div class="ttc" id="agroup__spi__defines_gaedf50e8ee8ec6f033231a2c49b4ac1a1_html_gaedf50e8ee8ec6f033231a2c49b4ac1a1"><div class="ttname"><a href="group__spi__defines_gaedf50e8ee8ec6f033231a2c49b4ac1a1.html#gaedf50e8ee8ec6f033231a2c49b4ac1a1">spi_enable_error_interrupt</a></div><div class="ttdeci">void spi_enable_error_interrupt(uint32_t spi)</div><div class="ttdoc">SPI Enable the Error Interrupt.</div><div class="ttdef"><b>Definition:</b> spi_common_all.c:601</div></div>
<div class="ttc" id="agroup__spi__defines_ga1fcf7661af69bcf8999ae3f6d102fd8b_html_ga1fcf7661af69bcf8999ae3f6d102fd8b"><div class="ttname"><a href="group__spi__defines_ga1fcf7661af69bcf8999ae3f6d102fd8b.html#ga1fcf7661af69bcf8999ae3f6d102fd8b">spi_send</a></div><div class="ttdeci">void spi_send(uint32_t spi, uint16_t data)</div><div class="ttdoc">SPI Data Write with Blocking.</div><div class="ttdef"><b>Definition:</b> spi_common_all.c:195</div></div>
<div class="ttc" id="agroup__spi__defines_gaf0088037e6a1aa78a9ed4c4e261a55ac_html_gaf0088037e6a1aa78a9ed4c4e261a55ac"><div class="ttname"><a href="group__spi__defines_gaf0088037e6a1aa78a9ed4c4e261a55ac.html#gaf0088037e6a1aa78a9ed4c4e261a55ac">spi_set_bidirectional_mode</a></div><div class="ttdeci">void spi_set_bidirectional_mode(uint32_t spi)</div><div class="ttdoc">SPI Set Bidirectional Simplex Mode.</div><div class="ttdef"><b>Definition:</b> spi_common_all.c:253</div></div>
<div class="ttc" id="agroup__spi__defines_gae453ac946166bc51a42c35738d9d005b_html_gae453ac946166bc51a42c35738d9d005b"><div class="ttname"><a href="group__spi__defines_gae453ac946166bc51a42c35738d9d005b.html#gae453ac946166bc51a42c35738d9d005b">spi_xfer</a></div><div class="ttdeci">uint16_t spi_xfer(uint32_t spi, uint16_t data)</div><div class="ttdoc">SPI Data Write and Read Exchange.</div><div class="ttdef"><b>Definition:</b> spi_common_all.c:233</div></div>
<div class="ttc" id="agroup__spi__defines_gada533027af13ff16aceb7daad049c4e4_html_gada533027af13ff16aceb7daad049c4e4"><div class="ttname"><a href="group__spi__defines_gada533027af13ff16aceb7daad049c4e4.html#gada533027af13ff16aceb7daad049c4e4">spi_enable_ss_output</a></div><div class="ttdeci">void spi_enable_ss_output(uint32_t spi)</div><div class="ttdoc">SPI Set the NSS Pin as an Output.</div><div class="ttdef"><b>Definition:</b> spi_common_all.c:626</div></div>
<div class="ttc" id="agroup__spi__defines_gad86076b9c51c2ce18f844d42053ed8cc_html_gad86076b9c51c2ce18f844d42053ed8cc"><div class="ttname"><a href="group__spi__defines_gad86076b9c51c2ce18f844d42053ed8cc.html#gad86076b9c51c2ce18f844d42053ed8cc">spi_set_nss_high</a></div><div class="ttdeci">void spi_set_nss_high(uint32_t spi)</div><div class="ttdoc">SPI Set the Software NSS Signal High.</div><div class="ttdef"><b>Definition:</b> spi_common_all.c:421</div></div>
<div class="ttc" id="agroup__spi__defines_gad05d3885fad620fc84d284fc9b42554e_html_gad05d3885fad620fc84d284fc9b42554e"><div class="ttname"><a href="group__spi__defines_gad05d3885fad620fc84d284fc9b42554e.html#gad05d3885fad620fc84d284fc9b42554e">spi_enable_rx_buffer_not_empty_interrupt</a></div><div class="ttdeci">void spi_enable_rx_buffer_not_empty_interrupt(uint32_t spi)</div><div class="ttdoc">SPI Enable the Receive Buffer Ready Interrupt.</div><div class="ttdef"><b>Definition:</b> spi_common_all.c:579</div></div>
<div class="ttc" id="agroup__spi__defines_ga8cd024f5b5f4806bbeeec58e8e79162b_html_ga8cd024f5b5f4806bbeeec58e8e79162b"><div class="ttname"><a href="group__spi__defines_ga8cd024f5b5f4806bbeeec58e8e79162b.html#ga8cd024f5b5f4806bbeeec58e8e79162b">spi_disable_ss_output</a></div><div class="ttdeci">void spi_disable_ss_output(uint32_t spi)</div><div class="ttdoc">SPI Set the NSS Pin as an Input.</div><div class="ttdef"><b>Definition:</b> spi_common_all.c:641</div></div>
<div class="ttc" id="agroup__spi__defines_gaa84513c1f4d95c7de20b9416447c2148_html_gaa84513c1f4d95c7de20b9416447c2148"><div class="ttname"><a href="group__spi__defines_gaa84513c1f4d95c7de20b9416447c2148.html#gaa84513c1f4d95c7de20b9416447c2148">spi_disable_error_interrupt</a></div><div class="ttdeci">void spi_disable_error_interrupt(uint32_t spi)</div><div class="ttdoc">SPI Disable the Error Interrupt.</div><div class="ttdef"><b>Definition:</b> spi_common_all.c:612</div></div>
<div class="ttc" id="agroup__spi__defines_ga25ed748ce16f85c263594198b702d949_html_ga25ed748ce16f85c263594198b702d949"><div class="ttname"><a href="group__spi__defines_ga25ed748ce16f85c263594198b702d949.html#ga25ed748ce16f85c263594198b702d949">spi_set_unidirectional_mode</a></div><div class="ttdeci">void spi_set_unidirectional_mode(uint32_t spi)</div><div class="ttdoc">SPI Set Unidirectional Mode.</div><div class="ttdef"><b>Definition:</b> spi_common_all.c:268</div></div>
<div class="ttc" id="agroup__spi__defines_ga8ad1268a257456a854b960f8aa73b1ce_html_ga8ad1268a257456a854b960f8aa73b1ce"><div class="ttname"><a href="group__spi__defines_ga8ad1268a257456a854b960f8aa73b1ce.html#ga8ad1268a257456a854b960f8aa73b1ce">spi_set_bidirectional_transmit_only_mode</a></div><div class="ttdeci">void spi_set_bidirectional_transmit_only_mode(uint32_t spi)</div><div class="ttdoc">SPI Set Bidirectional Simplex Receive Only Mode.</div><div class="ttdef"><b>Definition:</b> spi_common_all.c:299</div></div>
<div class="ttc" id="agroup__spi__defines_gaabd95475b2fe0fab2a7c22c5ae50aa14_html_gaabd95475b2fe0fab2a7c22c5ae50aa14"><div class="ttname"><a href="group__spi__defines_gaabd95475b2fe0fab2a7c22c5ae50aa14.html#gaabd95475b2fe0fab2a7c22c5ae50aa14">spi_set_next_tx_from_crc</a></div><div class="ttdeci">void spi_set_next_tx_from_crc(uint32_t spi)</div><div class="ttdoc">SPI Next Transmit is a CRC Word.</div><div class="ttdef"><b>Definition:</b> spi_common_all.c:354</div></div>
<div class="ttc" id="agroup__spi__defines_gafc90aaa52298179b5190ee677ac5d4cc_html_gafc90aaa52298179b5190ee677ac5d4cc"><div class="ttname"><a href="group__spi__defines_gafc90aaa52298179b5190ee677ac5d4cc.html#gafc90aaa52298179b5190ee677ac5d4cc">spi_disable_tx_dma</a></div><div class="ttdeci">void spi_disable_tx_dma(uint32_t spi)</div><div class="ttdoc">SPI Disable Transmit Transfers via DMA.</div><div class="ttdef"><b>Definition:</b> spi_common_all.c:667</div></div>
<div class="ttc" id="agroup__spi__defines_gada77b72d4924b55840e73ed14a325978_html_gada77b72d4924b55840e73ed14a325978"><div class="ttname"><a href="group__spi__defines_gada77b72d4924b55840e73ed14a325978.html#gada77b72d4924b55840e73ed14a325978">spi_disable_rx_buffer_not_empty_interrupt</a></div><div class="ttdeci">void spi_disable_rx_buffer_not_empty_interrupt(uint32_t spi)</div><div class="ttdoc">SPI Disable the Receive Buffer Ready Interrupt.</div><div class="ttdef"><b>Definition:</b> spi_common_all.c:590</div></div>
<div class="ttc" id="agroup__spi__defines_gac860af47e3356336e01495554de5e506_html_gac860af47e3356336e01495554de5e506"><div class="ttname"><a href="group__spi__defines_gac860af47e3356336e01495554de5e506.html#gac860af47e3356336e01495554de5e506">spi_enable_rx_dma</a></div><div class="ttdeci">void spi_enable_rx_dma(uint32_t spi)</div><div class="ttdoc">SPI Enable Receive Transfers via DMA.</div><div class="ttdef"><b>Definition:</b> spi_common_all.c:682</div></div>
<div class="ttc" id="agroup__spi__defines_ga0f70abf18588bb5bbe24da6457cb9ff7_html_ga0f70abf18588bb5bbe24da6457cb9ff7"><div class="ttname"><a href="group__spi__defines_ga0f70abf18588bb5bbe24da6457cb9ff7.html#ga0f70abf18588bb5bbe24da6457cb9ff7">spi_set_next_tx_from_buffer</a></div><div class="ttdeci">void spi_set_next_tx_from_buffer(uint32_t spi)</div><div class="ttdoc">SPI Next Transmit is a Data Word.</div><div class="ttdef"><b>Definition:</b> spi_common_all.c:339</div></div>
<div class="ttc" id="agroup__spi__defines_ga69a60fb0cd832d3b9a16ce4411328e64_html_ga69a60fb0cd832d3b9a16ce4411328e64"><div class="ttname"><a href="group__spi__defines_ga69a60fb0cd832d3b9a16ce4411328e64.html#ga69a60fb0cd832d3b9a16ce4411328e64">spi_set_baudrate_prescaler</a></div><div class="ttdeci">void spi_set_baudrate_prescaler(uint32_t spi, uint8_t baudrate)</div><div class="ttdoc">SPI Set the Baudrate Prescaler.</div><div class="ttdef"><b>Definition:</b> spi_common_all.c:472</div></div>
<div class="ttc" id="agroup__spi__defines_ga6c3dfa86916c2c38d4a1957f4704bb47_html_ga6c3dfa86916c2c38d4a1957f4704bb47"><div class="ttname"><a href="group__spi__defines_ga6c3dfa86916c2c38d4a1957f4704bb47.html#ga6c3dfa86916c2c38d4a1957f4704bb47">spi_write</a></div><div class="ttdeci">void spi_write(uint32_t spi, uint16_t data)</div><div class="ttdoc">SPI Data Write.</div><div class="ttdef"><b>Definition:</b> spi_common_all.c:179</div></div>
<div class="ttc" id="agroup__spi__defines_ga3993016e02c92b696c8661840e602a00_html_ga3993016e02c92b696c8661840e602a00"><div class="ttname"><a href="group__spi__defines_ga3993016e02c92b696c8661840e602a00.html#ga3993016e02c92b696c8661840e602a00">spi_enable_crc</a></div><div class="ttdeci">void spi_enable_crc(uint32_t spi)</div><div class="ttdoc">SPI Enable the CRC.</div><div class="ttdef"><b>Definition:</b> spi_common_all.c:313</div></div>
<div class="ttc" id="agroup__spi__defines_gac01452c132ec4c5ffc5d281d43d975d7_html_gac01452c132ec4c5ffc5d281d43d975d7"><div class="ttname"><a href="group__spi__defines_gac01452c132ec4c5ffc5d281d43d975d7.html#gac01452c132ec4c5ffc5d281d43d975d7">spi_set_clock_phase_0</a></div><div class="ttdeci">void spi_set_clock_phase_0(uint32_t spi)</div><div class="ttdoc">SPI Set the Clock Phase to Capture on Leading Edge.</div><div class="ttdef"><b>Definition:</b> spi_common_all.c:546</div></div>
<div class="ttc" id="agroup__spi__defines_gab21e2f1ba483dcb060f3587dbb661609_html_gab21e2f1ba483dcb060f3587dbb661609"><div class="ttname"><a href="group__spi__defines_gab21e2f1ba483dcb060f3587dbb661609.html#gab21e2f1ba483dcb060f3587dbb661609">spi_reset</a></div><div class="ttdeci">BEGIN_DECLS void spi_reset(uint32_t spi_peripheral)</div><div class="ttdoc">SPI Reset.</div><div class="ttdef"><b>Definition:</b> spi_common_all.c:82</div></div>
<div class="ttc" id="agroup__spi__defines_gab3cb4176148e6f3602a0b238f32eb83b_html_gab3cb4176148e6f3602a0b238f32eb83b"><div class="ttname"><a href="group__spi__defines_gab3cb4176148e6f3602a0b238f32eb83b.html#gab3cb4176148e6f3602a0b238f32eb83b">spi_enable_software_slave_management</a></div><div class="ttdeci">void spi_enable_software_slave_management(uint32_t spi)</div><div class="ttdoc">SPI Enable Slave Management by Software.</div><div class="ttdef"><b>Definition:</b> spi_common_all.c:404</div></div>
<div class="ttc" id="agroup__spi__defines_gae9700a3a5f8301b5b3a8442d257d75dd_html_gae9700a3a5f8301b5b3a8442d257d75dd"><div class="ttname"><a href="group__spi__defines_gae9700a3a5f8301b5b3a8442d257d75dd.html#gae9700a3a5f8301b5b3a8442d257d75dd">spi_set_slave_mode</a></div><div class="ttdeci">void spi_set_slave_mode(uint32_t spi)</div><div class="ttdoc">SPI Set to Slave Mode.</div><div class="ttdef"><b>Definition:</b> spi_common_all.c:502</div></div>
<div class="ttc" id="agroup__spi__defines_gaf76785dab1741f75d4fc2f03793b57d9_html_gaf76785dab1741f75d4fc2f03793b57d9"><div class="ttname"><a href="group__spi__defines_gaf76785dab1741f75d4fc2f03793b57d9.html#gaf76785dab1741f75d4fc2f03793b57d9">spi_clean_disable</a></div><div class="ttdeci">uint16_t spi_clean_disable(uint32_t spi)</div><div class="ttdoc">SPI Clean Disable.</div><div class="ttdef"><b>Definition:</b> spi_common_all.c:152</div></div>
<div class="ttc" id="agroup__spi__defines_gac803fac4d999f49c7ecbda22aa5b7221_html_gac803fac4d999f49c7ecbda22aa5b7221"><div class="ttname"><a href="group__spi__defines_gac803fac4d999f49c7ecbda22aa5b7221.html#gac803fac4d999f49c7ecbda22aa5b7221">spi_disable_tx_buffer_empty_interrupt</a></div><div class="ttdeci">void spi_disable_tx_buffer_empty_interrupt(uint32_t spi)</div><div class="ttdoc">SPI Disable the Transmit Buffer Empty Interrupt.</div><div class="ttdef"><b>Definition:</b> spi_common_all.c:568</div></div>
<div class="ttc" id="agroup__spi__defines_ga168934fcc518d617447514ca06a48b3c_html_ga168934fcc518d617447514ca06a48b3c"><div class="ttname"><a href="group__spi__defines_ga168934fcc518d617447514ca06a48b3c.html#ga168934fcc518d617447514ca06a48b3c">spi_disable_crc</a></div><div class="ttdeci">void spi_disable_crc(uint32_t spi)</div><div class="ttdoc">SPI Disable the CRC.</div><div class="ttdef"><b>Definition:</b> spi_common_all.c:324</div></div>
<div class="ttc" id="agroup__spi__defines_gaf27f88063c2cb644a2935490d61202c5_html_gaf27f88063c2cb644a2935490d61202c5"><div class="ttname"><a href="group__spi__defines_gaf27f88063c2cb644a2935490d61202c5.html#gaf27f88063c2cb644a2935490d61202c5">spi_set_bidirectional_receive_only_mode</a></div><div class="ttdeci">void spi_set_bidirectional_receive_only_mode(uint32_t spi)</div><div class="ttdoc">SPI Set Bidirectional Simplex Receive Only Mode.</div><div class="ttdef"><b>Definition:</b> spi_common_all.c:283</div></div>
<div class="ttc" id="agroup__spi__defines_ga74726047b7cad9c11465a3cf4d0fd090_html_ga74726047b7cad9c11465a3cf4d0fd090"><div class="ttname"><a href="group__spi__defines_ga74726047b7cad9c11465a3cf4d0fd090.html#ga74726047b7cad9c11465a3cf4d0fd090">spi_enable_tx_dma</a></div><div class="ttdeci">void spi_enable_tx_dma(uint32_t spi)</div><div class="ttdoc">SPI Enable Transmit Transfers via DMA.</div><div class="ttdef"><b>Definition:</b> spi_common_all.c:656</div></div>
<div class="ttc" id="agroup__spi__defines_ga010e94503b79a98060a9920fd8f50806_html_ga010e94503b79a98060a9920fd8f50806"><div class="ttname"><a href="group__spi__defines_ga010e94503b79a98060a9920fd8f50806.html#ga010e94503b79a98060a9920fd8f50806">spi_disable_rx_dma</a></div><div class="ttdeci">void spi_disable_rx_dma(uint32_t spi)</div><div class="ttdoc">SPI Disable Receive Transfers via DMA.</div><div class="ttdef"><b>Definition:</b> spi_common_all.c:693</div></div>
<div class="ttc" id="agroup__spi__defines_gae19e92c8051fe49e4eac918ee51feeac_html_gae19e92c8051fe49e4eac918ee51feeac"><div class="ttname"><a href="group__spi__defines_gae19e92c8051fe49e4eac918ee51feeac.html#gae19e92c8051fe49e4eac918ee51feeac">spi_send_msb_first</a></div><div class="ttdeci">void spi_send_msb_first(uint32_t spi)</div><div class="ttdoc">SPI Set to Send MSB First.</div><div class="ttdef"><b>Definition:</b> spi_common_all.c:457</div></div>
<div class="ttc" id="agroup__spi__defines_gaa963b02acbae0939ec4537a8136873ed_html_gaa963b02acbae0939ec4537a8136873ed"><div class="ttname"><a href="group__spi__defines_gaa963b02acbae0939ec4537a8136873ed.html#gaa963b02acbae0939ec4537a8136873ed">spi_init_master</a></div><div class="ttdeci">int spi_init_master(uint32_t spi, uint32_t br, uint32_t cpol, uint32_t cpha, uint32_t dff, uint32_t lsbfirst)</div><div class="ttdoc">Configure the SPI as Master.</div><div class="ttdef"><b>Definition:</b> spi_common_f124.c:92</div></div>
<div class="ttc" id="agroup__spi__defines_ga715bcb5541f2908d16a661b0a6a07014_html_ga715bcb5541f2908d16a661b0a6a07014"><div class="ttname"><a href="group__spi__defines_ga715bcb5541f2908d16a661b0a6a07014.html#ga715bcb5541f2908d16a661b0a6a07014">spi_set_dff_8bit</a></div><div class="ttdeci">void spi_set_dff_8bit(uint32_t spi)</div><div class="ttdoc">SPI Set Data Frame Format to 8 bits.</div><div class="ttdef"><b>Definition:</b> spi_common_f124.c:121</div></div>
<div class="ttc" id="agroup__spi__defines_ga47838ebf43d91e96b65338b6b0a50786_html_ga47838ebf43d91e96b65338b6b0a50786"><div class="ttname"><a href="group__spi__defines_ga47838ebf43d91e96b65338b6b0a50786.html#ga47838ebf43d91e96b65338b6b0a50786">spi_set_nss_low</a></div><div class="ttdeci">void spi_set_nss_low(uint32_t spi)</div><div class="ttdoc">SPI Set the Software NSS Signal Low.</div><div class="ttdef"><b>Definition:</b> spi_common_all.c:435</div></div>
<div class="ttc" id="agroup__spi__defines_ga3a67a664d96e95e80d3308b7d53736e6_html_ga3a67a664d96e95e80d3308b7d53736e6"><div class="ttname"><a href="group__spi__defines_ga3a67a664d96e95e80d3308b7d53736e6.html#ga3a67a664d96e95e80d3308b7d53736e6">spi_disable</a></div><div class="ttdeci">void spi_disable(uint32_t spi)</div><div class="ttdoc">SPI Disable.</div><div class="ttdef"><b>Definition:</b> spi_common_all.c:132</div></div>
<div class="ttc" id="agroup__spi__defines_ga1bfe6bd4512dc398cb7f680feec01b20_html_ga1bfe6bd4512dc398cb7f680feec01b20"><div class="ttname"><a href="group__spi__defines_ga1bfe6bd4512dc398cb7f680feec01b20.html#ga1bfe6bd4512dc398cb7f680feec01b20">spi_read</a></div><div class="ttdeci">uint16_t spi_read(uint32_t spi)</div><div class="ttdoc">SPI Data Read.</div><div class="ttdef"><b>Definition:</b> spi_common_all.c:213</div></div>
<div class="ttc" id="agroup__spi__defines_ga33fbdd2e4f6b876273a2b3f0e05eb6b4_html_ga33fbdd2e4f6b876273a2b3f0e05eb6b4"><div class="ttname"><a href="group__spi__defines_ga33fbdd2e4f6b876273a2b3f0e05eb6b4.html#ga33fbdd2e4f6b876273a2b3f0e05eb6b4">spi_enable</a></div><div class="ttdeci">void spi_enable(uint32_t spi)</div><div class="ttdoc">SPI Enable.</div><div class="ttdef"><b>Definition:</b> spi_common_all.c:118</div></div>
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.18
</small></address>
</body>
</html>
