-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
-- Version: 2021.2
-- Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity myproject_axi_decision_function_46 is
port (
    ap_ready : OUT STD_LOGIC;
    p_read1 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_read2 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_read3 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_read4 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_read5 : IN STD_LOGIC_VECTOR (31 downto 0);
    ap_return : OUT STD_LOGIC_VECTOR (31 downto 0) );
end;


architecture behav of myproject_axi_decision_function_46 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_FFFF5040 : STD_LOGIC_VECTOR (31 downto 0) := "11111111111111110101000001000000";
    constant ap_const_lv32_10E71 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000010000111001110001";
    constant ap_const_lv32_111AD : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000010001000110101101";
    constant ap_const_lv32_FFFED608 : STD_LOGIC_VECTOR (31 downto 0) := "11111111111111101101011000001000";
    constant ap_const_lv32_3AEC : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000011101011101100";
    constant ap_const_lv32_FFFE9D91 : STD_LOGIC_VECTOR (31 downto 0) := "11111111111111101001110110010001";
    constant ap_const_lv32_7BE5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000111101111100101";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv2_2 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv2_3 : STD_LOGIC_VECTOR (1 downto 0) := "11";
    constant ap_const_lv3_4 : STD_LOGIC_VECTOR (2 downto 0) := "100";
    constant ap_const_lv3_5 : STD_LOGIC_VECTOR (2 downto 0) := "101";
    constant ap_const_lv3_6 : STD_LOGIC_VECTOR (2 downto 0) := "110";
    constant ap_const_lv3_7 : STD_LOGIC_VECTOR (2 downto 0) := "111";
    constant ap_const_lv32_1224D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000010010001001001101";
    constant ap_const_lv32_217B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000010000101111011";
    constant ap_const_lv32_A174 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000001010000101110100";
    constant ap_const_lv32_190A4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000011001000010100100";
    constant ap_const_lv32_8DF9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000001000110111111001";
    constant ap_const_lv32_FFFFA4FE : STD_LOGIC_VECTOR (31 downto 0) := "11111111111111111010010011111110";
    constant ap_const_lv32_3D0F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000011110100001111";
    constant ap_const_lv32_1104E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000010001000001001110";
    constant ap_const_logic_0 : STD_LOGIC := '0';

attribute shreg_extract : string;
    signal comparison_fu_96_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal comparison_43_fu_102_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal comparison_44_fu_108_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal activation_56_fu_138_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal comparison_45_fu_114_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal activation_57_fu_144_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal comparison_46_fu_120_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln195_fu_150_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln193_fu_174_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal comparison_47_fu_126_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal activation_58_fu_156_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal comparison_48_fu_132_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln193_44_fu_192_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln195_17_fu_162_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal activation_fu_168_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln208_fu_204_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal activation_59_fu_180_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln208_fu_210_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal or_ln208_fu_214_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln208_fu_220_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal select_ln208_34_fu_228_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal activation_60_fu_186_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln208_9_fu_236_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal or_ln208_29_fu_240_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln208_35_fu_246_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal or_ln208_30_fu_254_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal activation_61_fu_198_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln208_36_fu_260_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal or_ln208_31_fu_268_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln208_37_fu_274_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal agg_result_fu_290_p9 : STD_LOGIC_VECTOR (2 downto 0);
    signal agg_result_fu_290_p10 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_ce_reg : STD_LOGIC;

    component myproject_axi_mux_83_32_1_1_x0 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        din4_WIDTH : INTEGER;
        din5_WIDTH : INTEGER;
        din6_WIDTH : INTEGER;
        din7_WIDTH : INTEGER;
        din8_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        din2 : IN STD_LOGIC_VECTOR (31 downto 0);
        din3 : IN STD_LOGIC_VECTOR (31 downto 0);
        din4 : IN STD_LOGIC_VECTOR (31 downto 0);
        din5 : IN STD_LOGIC_VECTOR (31 downto 0);
        din6 : IN STD_LOGIC_VECTOR (31 downto 0);
        din7 : IN STD_LOGIC_VECTOR (31 downto 0);
        din8 : IN STD_LOGIC_VECTOR (2 downto 0);
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;



begin
    mux_83_32_1_1_x0_U93 : component myproject_axi_mux_83_32_1_1_x0
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        din2_WIDTH => 32,
        din3_WIDTH => 32,
        din4_WIDTH => 32,
        din5_WIDTH => 32,
        din6_WIDTH => 32,
        din7_WIDTH => 32,
        din8_WIDTH => 3,
        dout_WIDTH => 32)
    port map (
        din0 => ap_const_lv32_1224D,
        din1 => ap_const_lv32_217B,
        din2 => ap_const_lv32_A174,
        din3 => ap_const_lv32_190A4,
        din4 => ap_const_lv32_8DF9,
        din5 => ap_const_lv32_FFFFA4FE,
        din6 => ap_const_lv32_3D0F,
        din7 => ap_const_lv32_1104E,
        din8 => agg_result_fu_290_p9,
        dout => agg_result_fu_290_p10);




    activation_56_fu_138_p2 <= (comparison_fu_96_p2 xor ap_const_lv1_1);
    activation_57_fu_144_p2 <= (comparison_fu_96_p2 and comparison_43_fu_102_p2);
    activation_58_fu_156_p2 <= (comparison_44_fu_108_p2 and activation_56_fu_138_p2);
    activation_59_fu_180_p2 <= (comparison_fu_96_p2 and and_ln193_fu_174_p2);
    activation_60_fu_186_p2 <= (comparison_47_fu_126_p2 and activation_58_fu_156_p2);
    activation_61_fu_198_p2 <= (xor_ln195_17_fu_162_p2 and and_ln193_44_fu_192_p2);
    activation_fu_168_p2 <= (comparison_45_fu_114_p2 and activation_57_fu_144_p2);
    agg_result_fu_290_p9 <= 
        select_ln208_37_fu_274_p3 when (or_ln208_31_fu_268_p2(0) = '1') else 
        ap_const_lv3_7;
    and_ln193_44_fu_192_p2 <= (comparison_48_fu_132_p2 and activation_56_fu_138_p2);
    and_ln193_fu_174_p2 <= (xor_ln195_fu_150_p2 and comparison_46_fu_120_p2);
    ap_ready <= ap_const_logic_1;
    ap_return <= agg_result_fu_290_p10;
    comparison_43_fu_102_p2 <= "1" when (signed(p_read5) < signed(ap_const_lv32_10E71)) else "0";
    comparison_44_fu_108_p2 <= "1" when (signed(p_read1) < signed(ap_const_lv32_111AD)) else "0";
    comparison_45_fu_114_p2 <= "1" when (signed(p_read5) < signed(ap_const_lv32_FFFED608)) else "0";
    comparison_46_fu_120_p2 <= "1" when (signed(p_read2) < signed(ap_const_lv32_3AEC)) else "0";
    comparison_47_fu_126_p2 <= "1" when (signed(p_read4) < signed(ap_const_lv32_FFFE9D91)) else "0";
    comparison_48_fu_132_p2 <= "1" when (signed(p_read3) < signed(ap_const_lv32_7BE5)) else "0";
    comparison_fu_96_p2 <= "1" when (signed(p_read1) < signed(ap_const_lv32_FFFF5040)) else "0";
    or_ln208_29_fu_240_p2 <= (comparison_fu_96_p2 or activation_60_fu_186_p2);
    or_ln208_30_fu_254_p2 <= (comparison_fu_96_p2 or activation_58_fu_156_p2);
    or_ln208_31_fu_268_p2 <= (or_ln208_30_fu_254_p2 or activation_61_fu_198_p2);
    or_ln208_fu_214_p2 <= (activation_59_fu_180_p2 or activation_57_fu_144_p2);
    select_ln208_34_fu_228_p3 <= 
        select_ln208_fu_220_p3 when (or_ln208_fu_214_p2(0) = '1') else 
        ap_const_lv2_3;
    select_ln208_35_fu_246_p3 <= 
        zext_ln208_9_fu_236_p1 when (comparison_fu_96_p2(0) = '1') else 
        ap_const_lv3_4;
    select_ln208_36_fu_260_p3 <= 
        select_ln208_35_fu_246_p3 when (or_ln208_29_fu_240_p2(0) = '1') else 
        ap_const_lv3_5;
    select_ln208_37_fu_274_p3 <= 
        select_ln208_36_fu_260_p3 when (or_ln208_30_fu_254_p2(0) = '1') else 
        ap_const_lv3_6;
    select_ln208_fu_220_p3 <= 
        zext_ln208_fu_210_p1 when (activation_57_fu_144_p2(0) = '1') else 
        ap_const_lv2_2;
    xor_ln195_17_fu_162_p2 <= (comparison_44_fu_108_p2 xor ap_const_lv1_1);
    xor_ln195_fu_150_p2 <= (comparison_43_fu_102_p2 xor ap_const_lv1_1);
    xor_ln208_fu_204_p2 <= (ap_const_lv1_1 xor activation_fu_168_p2);
    zext_ln208_9_fu_236_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln208_34_fu_228_p3),3));
    zext_ln208_fu_210_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(xor_ln208_fu_204_p2),2));
end behav;
