(kicad_pcb (version 20221006) (generator pcbnew)

  (general
    (thickness 1.6)
    (drawings 10)
    (tracks 50)
    (zones 0)
    (modules 18)
    (nets 20)
  )

  (page A4)

  (layers
    (0 "F.Cu" signal)
    (31 "B.Cu" signal)
    (32 "F.Adhes" user)
    (33 "B.Adhes" user)
    (34 "F.Paste" user)
    (35 "B.Paste" user)
    (36 "F.SilkS" user)
    (37 "B.SilkS" user)
    (38 "F.Mask" user)
    (39 "B.Mask" user)
    (40 "Dwgs.User" user)
    (41 "Cmts.User" user)
    (42 "Eco1.User" user)
    (43 "Eco2.User" user)
    (44 "Edge.Cuts" user)
    (45 "Margin" user)
    (46 "F.CrtYd" user)
    (47 "B.CrtYd" user)
    (48 "F.Fab" user)
    (49 "B.Fab" user)
  )

  (setup
    (last_trace_width 0.25)
    (trace_clearance 0.2)
    (zone_clearance 0.3)
    (zone_45_only no)
    (trace_min 0.2)
    (via_min_size 0.6)
    (via_min_drill 0.3)
    (via_max_size 0.8)
    (via_max_drill 0.4)
    (edge_width 0.15)
    (segment_width 0.25)
    (pcb_text_width 0.3)
    (pcb_text_size 1.5 1.5)
    (pad_to_mask_clearance 0.05)
    (aux_axis_origin 0 0)
    (grid_origin 0 0)
    (pads_per_hole no)
    (allow_fabrication no)
  )

  (net_class "Default" (via_dia 0.6) (via_drill 0.3) (trace_width 0.25) (clearance 0.2)
    (add_net "VCC")
    (add_net "GND")
    (add_net "PCIe_Lane1")
    (add_net "PCIe_Lane2")
    (add_net "USB_Data")
    (add_net "DDR4_CLK")
    (add_net "DDR4_Data")
  )

  (module "Core_1" (layer "F.Cu")
    (at 10 10)
    (pad "1" thru_hole rect (at 0 0) (size 1.5 1.5) (drill 0.8) (layers *.Cu *.Mask))
    (pad "2" thru_hole rect (at 2 0) (size 1.5 1.5) (drill 0.8) (layers *.Cu *.Mask))
  )

  (module "DDR4_Controller" (layer "F.Cu")
    (at 20 10)
    (pad "1" thru_hole circle (at 0 0) (size 1.2 1.2) (drill 0.6) (layers *.Cu *.Mask))
    (pad "2" thru_hole circle (at 2 0) (size 1.2 1.2) (drill 0.6) (layers *.Cu *.Mask))
  )

  (module "L3_Cache" (layer "F.Cu")
    (at 15 15)
    (pad "1" thru_hole oval (at 0 0) (size 2.0 1.5) (drill 1.0) (layers *.Cu *.Mask))
    (pad "2" thru_hole oval (at 3 0) (size 2.0 1.5) (drill 1.0) (layers *.Cu *.Mask))
  )

  (module "PCIe_Controller" (layer "F.Cu")
    (at 10 20)
    (pad "1" smd rect (at 0 0) (size 1.0 1.0) (layers "F.Cu"))
    (pad "2" smd rect (at 2 0) (size 1.0 1.0) (layers "F.Cu"))
  )

  (module "USB_Controller" (layer "F.Cu")
    (at 25 20)
    (pad "1" smd circle (at 0 0) (size 1.5 1.5) (layers "F.Cu"))
    (pad "2" smd circle (at 3 0) (size 1.5 1.5) (layers "F.Cu"))
  )

  (gr_line (start 0 0) (end 50 0) (layer "Edge.Cuts") (width 0.15))
  (gr_line (start 50 0) (end 50 50) (layer "Edge.Cuts") (width 0.15))
  (gr_line (start 50 50) (end 0 50) (layer "Edge.Cuts") (width 0.15))
  (gr_line (start 0 50) (end 0 0) (layer "Edge.Cuts") (width 0.15))
)
