SYNC_INST SIMD, START, EXEC, 0, 53, 52
DTYPE_CFG 32FXP, 16, 16, 16
LD_CONFIG_BASE_ADDR LSB, VMEM1, 0, 0
LD_CONFIG_BASE_ADDR MSB, VMEM1, 0, 0
ST_CONFIG_BASE_ADDR LSB, VMEM2, 0, 0
ST_CONFIG_BASE_ADDR MSB, VMEM2, 0, 0
LD_CONFIG_BASE_LOOP_ITER 0, VMEM1, 0, 0
LD_CONFIG_BASE_LOOP_STRIDE LSB, VMEM1, 0, 0
LD_CONFIG_BASE_LOOP_STRIDE MSB, VMEM1, 0, 1
ST_CONFIG_BASE_LOOP_ITER 0, VMEM2, 0, 0
ST_CONFIG_BASE_LOOP_STRIDE LSB, VMEM2, 0, 0
ST_CONFIG_BASE_LOOP_STRIDE MSB, VMEM2, 0, 1
	LD_CONFIG_BASE_LOOP_ITER 0, VMEM1, 1, 1
	LD_CONFIG_BASE_LOOP_STRIDE LSB, VMEM1, 1, 256
	LD_CONFIG_BASE_LOOP_STRIDE MSB, VMEM1, 1, 0
	ST_CONFIG_BASE_LOOP_ITER 0, VMEM2, 1, 1
	ST_CONFIG_BASE_LOOP_STRIDE LSB, VMEM2, 1, 32768
	ST_CONFIG_BASE_LOOP_STRIDE MSB, VMEM2, 1, 0
		LD_CONFIG_BASE_LOOP_ITER 0, VMEM1, 2, 0
		LD_CONFIG_BASE_LOOP_STRIDE LSB, VMEM1, 2, 0
		LD_CONFIG_BASE_LOOP_STRIDE MSB, VMEM1, 2, 1
		ST_CONFIG_BASE_LOOP_ITER 0, VMEM2, 2, 0
		ST_CONFIG_BASE_LOOP_STRIDE LSB, VMEM2, 2, 512
		ST_CONFIG_BASE_LOOP_STRIDE MSB, VMEM2, 2, 0
			LD_CONFIG_TILE_ADDR LSB, VMEM1, 0, 0
			LD_CONFIG_TILE_ADDR MSB, VMEM1, 0, 0
			LD_CONFIG_TILE_LOOP_ITER 0, VMEM1, 6, 127
			LD_CONFIG_TILE_LOOP_STRIDE LSB, VMEM1, 6, 512
			LD_CONFIG_TILE_LOOP_STRIDE MSB, VMEM1, 6, 0
				LD_CONFIG_TILE_LOOP_ITER 0, VMEM1, 7, 0
				LD_CONFIG_TILE_LOOP_STRIDE LSB, VMEM1, 7, 256
				LD_CONFIG_TILE_LOOP_STRIDE MSB, VMEM1, 7, 0
						LD_START 0, VMEM1, 31, 16
			NOP 0, 0, 0, 0, 0, 0
			PERM_SET_BASE_ADDR WR, 0, 0
			PERM_SET_LOOP_STRIDE WR, 1, 1
			PERM_SET_LOOP_ITER WR, 1, 1
			PERM_SET_LOOP_STRIDE WR, 2, 1
			PERM_SET_LOOP_ITER WR, 2, 1
			PERM_SET_LOOP_STRIDE WR, 3, 1
			PERM_SET_LOOP_ITER WR, 3, 1
								PERM_START VMEM2, 0, VMEM1, 0, DO_SHUFFLE
			ST_CONFIG_TILE_ADDR LSB, VMEM2, 0, 0
			ST_CONFIG_TILE_ADDR MSB, VMEM2, 0, 0
			ST_CONFIG_TILE_LOOP_ITER 0, VMEM2, 7, 0
			ST_CONFIG_TILE_LOOP_STRIDE LSB, VMEM2, 7, 0
			ST_CONFIG_TILE_LOOP_STRIDE MSB, VMEM2, 7, 1
				ST_CONFIG_TILE_LOOP_ITER 0, VMEM2, 8, 0
				ST_CONFIG_TILE_LOOP_STRIDE LSB, VMEM2, 8, 32768
				ST_CONFIG_TILE_LOOP_STRIDE MSB, VMEM2, 8, 0
						ST_START 0, VMEM2, 31, 2048
			NOP 0, 0, 0, 0, 0, 0
SYNC_INST SIMD, END, EXEC, 0, 53, 0
SET_BASE_ADDR LOW, IMEM, IBUF, 0, 0
SET_BASE_ADDR HIGH, IMEM, IBUF, 0, 0
LD_ST LD, IMEM, IBUF, 0, 70
BLOCK_END 0