

================================================================
== Vitis HLS Report for 'TinyYOLOHW'
================================================================
* Date:           Sat Feb  7 23:51:35 2026

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        prj
* Solution:       sol (Vitis Kernel Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  1.918 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |        ?|        ?|         ?|         ?|    0|    0|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_96_1  |        ?|        ?|         2|          1|          1|     ?|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.91>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%spectopmodule_ln109 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1" [../TinyYOLOHW_cmodel.cpp:109]   --->   Operation 5 'spectopmodule' 'spectopmodule_ln109' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln109 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_12, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5, i32 4294967295, i32 0, i32 0" [../TinyYOLOHW_cmodel.cpp:109]   --->   Operation 6 'specinterface' 'specinterface_ln109' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %img_width"   --->   Operation 7 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %img_width, void @empty_4, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_6, void @empty_7, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5, i32 4294967295, i32 0, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %img_width, void @empty, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5, i32 4294967295, i32 0, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %in_channels"   --->   Operation 10 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %in_channels, void @empty_4, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_6, void @empty_0, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5, i32 4294967295, i32 0, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %in_channels, void @empty, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5, i32 4294967295, i32 0, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %out_channels"   --->   Operation 13 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %out_channels, void @empty_4, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_6, void @empty_2, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5, i32 4294967295, i32 0, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %out_channels, void @empty, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5, i32 4294967295, i32 0, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %quant_M"   --->   Operation 16 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %quant_M, void @empty_4, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_6, void @empty_10, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5, i32 4294967295, i32 0, i32 0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %quant_M, void @empty, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5, i32 4294967295, i32 0, i32 0"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %quant_n"   --->   Operation 19 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %quant_n, void @empty_4, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_6, void @empty_3, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5, i32 4294967295, i32 0, i32 0"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %quant_n, void @empty, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5, i32 4294967295, i32 0, i32 0"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %isMaxpool"   --->   Operation 22 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %isMaxpool, void @empty_4, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_6, void @empty_14, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5, i32 4294967295, i32 0, i32 0"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %isMaxpool, void @empty, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5, i32 4294967295, i32 0, i32 0"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %is_1x1"   --->   Operation 25 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %is_1x1, void @empty_4, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_6, void @empty_15, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5, i32 4294967295, i32 0, i32 0"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %is_1x1, void @empty, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5, i32 4294967295, i32 0, i32 0"   --->   Operation 27 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %stride"   --->   Operation 28 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %stride, void @empty_4, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_6, void @empty_16, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5, i32 4294967295, i32 0, i32 0"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %stride, void @empty, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5, i32 4294967295, i32 0, i32 0"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %axi_in_V_data_V, i64 %axi_in_V_keep_V, i64 %axi_in_V_strb_V, i1 %axi_in_V_last_V, void @empty_17, i32 1, i32 1, void @empty_8, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5, i32 4294967295, i32 0, i32 0"   --->   Operation 31 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i512 %axi_in_V_data_V"   --->   Operation 32 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %axi_in_V_keep_V"   --->   Operation 33 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %axi_in_V_strb_V"   --->   Operation 34 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %axi_in_V_last_V"   --->   Operation 35 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %axi_out_V_data_V, i64 %axi_out_V_keep_V, i64 %axi_out_V_strb_V, i1 %axi_out_V_last_V, void @empty_17, i32 1, i32 1, void @empty_8, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5, i32 4294967295, i32 0, i32 0"   --->   Operation 36 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i512 %axi_out_V_data_V"   --->   Operation 37 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %axi_out_V_keep_V"   --->   Operation 38 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %axi_out_V_strb_V"   --->   Operation 39 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %axi_out_V_last_V"   --->   Operation 40 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_4, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_6, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5, i32 4294967295, i32 0, i32 0"   --->   Operation 41 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln96 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i512 %axi_out_V_data_V, i64 %axi_out_V_keep_V, i64 %axi_out_V_strb_V, i1 0, i1 %axi_out_V_last_V, i1 0, i1 0, void @empty_9" [../TinyYOLOHW_cmodel.cpp:96->../TinyYOLOHW_cmodel.cpp:141]   --->   Operation 42 'specaxissidechannel' 'specaxissidechannel_ln96' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln96 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i512 %axi_in_V_data_V, i64 %axi_in_V_keep_V, i64 %axi_in_V_strb_V, i1 0, i1 %axi_in_V_last_V, i1 0, i1 0, void @empty_11" [../TinyYOLOHW_cmodel.cpp:96->../TinyYOLOHW_cmodel.cpp:141]   --->   Operation 43 'specaxissidechannel' 'specaxissidechannel_ln96' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln0 = br void %while.body.i"   --->   Operation 44 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.07ns)   --->   "%empty = read i641 @_ssdm_op_Read.axis.volatile.i512P0A.i64P0A.i64P0A.i1P0A, i512 %axi_in_V_data_V, i64 %axi_in_V_keep_V, i64 %axi_in_V_strb_V, i1 %axi_in_V_last_V" [../TinyYOLOHW_cmodel.cpp:36->../TinyYOLOHW_cmodel.cpp:99->../TinyYOLOHW_cmodel.cpp:141]   --->   Operation 45 'read' 'empty' <Predicate = true> <Delay = 0.07> <CoreInst = "regslice">   --->   Core 147 'regslice' <Latency = 0> <II = 1> <Delay = 0.97> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%streamin_data = extractvalue i641 %empty" [../TinyYOLOHW_cmodel.cpp:36->../TinyYOLOHW_cmodel.cpp:99->../TinyYOLOHW_cmodel.cpp:141]   --->   Operation 46 'extractvalue' 'streamin_data' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%streamin_keep = extractvalue i641 %empty" [../TinyYOLOHW_cmodel.cpp:36->../TinyYOLOHW_cmodel.cpp:99->../TinyYOLOHW_cmodel.cpp:141]   --->   Operation 47 'extractvalue' 'streamin_keep' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%streamin_last = extractvalue i641 %empty" [../TinyYOLOHW_cmodel.cpp:36->../TinyYOLOHW_cmodel.cpp:99->../TinyYOLOHW_cmodel.cpp:141]   --->   Operation 48 'extractvalue' 'streamin_last' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%trunc_ln82 = trunc i512 %streamin_data" [../TinyYOLOHW_cmodel.cpp:82->../TinyYOLOHW_cmodel.cpp:100->../TinyYOLOHW_cmodel.cpp:141]   --->   Operation 49 'trunc' 'trunc_ln82' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (1.01ns)   --->   "%add_ln82 = add i32 %trunc_ln82, i32 1" [../TinyYOLOHW_cmodel.cpp:82->../TinyYOLOHW_cmodel.cpp:100->../TinyYOLOHW_cmodel.cpp:141]   --->   Operation 50 'add' 'add_ln82' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32, i512 %streamin_data, i32 32" [../TinyYOLOHW_cmodel.cpp:82->../TinyYOLOHW_cmodel.cpp:100->../TinyYOLOHW_cmodel.cpp:141]   --->   Operation 51 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (1.01ns)   --->   "%add_ln82_1 = add i32 %tmp_2, i32 1" [../TinyYOLOHW_cmodel.cpp:82->../TinyYOLOHW_cmodel.cpp:100->../TinyYOLOHW_cmodel.cpp:141]   --->   Operation 52 'add' 'add_ln82_1' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%tmp_4 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32, i512 %streamin_data, i32 64" [../TinyYOLOHW_cmodel.cpp:82->../TinyYOLOHW_cmodel.cpp:100->../TinyYOLOHW_cmodel.cpp:141]   --->   Operation 53 'partselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (1.01ns)   --->   "%add_ln82_2 = add i32 %tmp_4, i32 1" [../TinyYOLOHW_cmodel.cpp:82->../TinyYOLOHW_cmodel.cpp:100->../TinyYOLOHW_cmodel.cpp:141]   --->   Operation 54 'add' 'add_ln82_2' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%tmp_6 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32, i512 %streamin_data, i32 96" [../TinyYOLOHW_cmodel.cpp:82->../TinyYOLOHW_cmodel.cpp:100->../TinyYOLOHW_cmodel.cpp:141]   --->   Operation 55 'partselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (1.01ns)   --->   "%add_ln82_3 = add i32 %tmp_6, i32 1" [../TinyYOLOHW_cmodel.cpp:82->../TinyYOLOHW_cmodel.cpp:100->../TinyYOLOHW_cmodel.cpp:141]   --->   Operation 56 'add' 'add_ln82_3' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%tmp_8 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32, i512 %streamin_data, i32 128" [../TinyYOLOHW_cmodel.cpp:82->../TinyYOLOHW_cmodel.cpp:100->../TinyYOLOHW_cmodel.cpp:141]   --->   Operation 57 'partselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (1.01ns)   --->   "%add_ln82_4 = add i32 %tmp_8, i32 1" [../TinyYOLOHW_cmodel.cpp:82->../TinyYOLOHW_cmodel.cpp:100->../TinyYOLOHW_cmodel.cpp:141]   --->   Operation 58 'add' 'add_ln82_4' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%tmp_s = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32, i512 %streamin_data, i32 160" [../TinyYOLOHW_cmodel.cpp:82->../TinyYOLOHW_cmodel.cpp:100->../TinyYOLOHW_cmodel.cpp:141]   --->   Operation 59 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (1.01ns)   --->   "%add_ln82_5 = add i32 %tmp_s, i32 1" [../TinyYOLOHW_cmodel.cpp:82->../TinyYOLOHW_cmodel.cpp:100->../TinyYOLOHW_cmodel.cpp:141]   --->   Operation 60 'add' 'add_ln82_5' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32, i512 %streamin_data, i32 192" [../TinyYOLOHW_cmodel.cpp:82->../TinyYOLOHW_cmodel.cpp:100->../TinyYOLOHW_cmodel.cpp:141]   --->   Operation 61 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (1.01ns)   --->   "%add_ln82_6 = add i32 %tmp_1, i32 1" [../TinyYOLOHW_cmodel.cpp:82->../TinyYOLOHW_cmodel.cpp:100->../TinyYOLOHW_cmodel.cpp:141]   --->   Operation 62 'add' 'add_ln82_6' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%tmp_3 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32, i512 %streamin_data, i32 224" [../TinyYOLOHW_cmodel.cpp:82->../TinyYOLOHW_cmodel.cpp:100->../TinyYOLOHW_cmodel.cpp:141]   --->   Operation 63 'partselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (1.01ns)   --->   "%add_ln82_7 = add i32 %tmp_3, i32 1" [../TinyYOLOHW_cmodel.cpp:82->../TinyYOLOHW_cmodel.cpp:100->../TinyYOLOHW_cmodel.cpp:141]   --->   Operation 64 'add' 'add_ln82_7' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_5 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32, i512 %streamin_data, i32 256" [../TinyYOLOHW_cmodel.cpp:82->../TinyYOLOHW_cmodel.cpp:100->../TinyYOLOHW_cmodel.cpp:141]   --->   Operation 65 'partselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (1.01ns)   --->   "%add_ln82_8 = add i32 %tmp_5, i32 1" [../TinyYOLOHW_cmodel.cpp:82->../TinyYOLOHW_cmodel.cpp:100->../TinyYOLOHW_cmodel.cpp:141]   --->   Operation 66 'add' 'add_ln82_8' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%tmp_7 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32, i512 %streamin_data, i32 288" [../TinyYOLOHW_cmodel.cpp:82->../TinyYOLOHW_cmodel.cpp:100->../TinyYOLOHW_cmodel.cpp:141]   --->   Operation 67 'partselect' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (1.01ns)   --->   "%add_ln82_9 = add i32 %tmp_7, i32 1" [../TinyYOLOHW_cmodel.cpp:82->../TinyYOLOHW_cmodel.cpp:100->../TinyYOLOHW_cmodel.cpp:141]   --->   Operation 68 'add' 'add_ln82_9' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%tmp_9 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32, i512 %streamin_data, i32 320" [../TinyYOLOHW_cmodel.cpp:82->../TinyYOLOHW_cmodel.cpp:100->../TinyYOLOHW_cmodel.cpp:141]   --->   Operation 69 'partselect' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (1.01ns)   --->   "%add_ln82_10 = add i32 %tmp_9, i32 1" [../TinyYOLOHW_cmodel.cpp:82->../TinyYOLOHW_cmodel.cpp:100->../TinyYOLOHW_cmodel.cpp:141]   --->   Operation 70 'add' 'add_ln82_10' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%tmp_10 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32, i512 %streamin_data, i32 352" [../TinyYOLOHW_cmodel.cpp:82->../TinyYOLOHW_cmodel.cpp:100->../TinyYOLOHW_cmodel.cpp:141]   --->   Operation 71 'partselect' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (1.01ns)   --->   "%add_ln82_11 = add i32 %tmp_10, i32 1" [../TinyYOLOHW_cmodel.cpp:82->../TinyYOLOHW_cmodel.cpp:100->../TinyYOLOHW_cmodel.cpp:141]   --->   Operation 72 'add' 'add_ln82_11' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%tmp_11 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32, i512 %streamin_data, i32 384" [../TinyYOLOHW_cmodel.cpp:82->../TinyYOLOHW_cmodel.cpp:100->../TinyYOLOHW_cmodel.cpp:141]   --->   Operation 73 'partselect' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (1.01ns)   --->   "%add_ln82_12 = add i32 %tmp_11, i32 1" [../TinyYOLOHW_cmodel.cpp:82->../TinyYOLOHW_cmodel.cpp:100->../TinyYOLOHW_cmodel.cpp:141]   --->   Operation 74 'add' 'add_ln82_12' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%tmp_12 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32, i512 %streamin_data, i32 416" [../TinyYOLOHW_cmodel.cpp:82->../TinyYOLOHW_cmodel.cpp:100->../TinyYOLOHW_cmodel.cpp:141]   --->   Operation 75 'partselect' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (1.01ns)   --->   "%add_ln82_13 = add i32 %tmp_12, i32 1" [../TinyYOLOHW_cmodel.cpp:82->../TinyYOLOHW_cmodel.cpp:100->../TinyYOLOHW_cmodel.cpp:141]   --->   Operation 76 'add' 'add_ln82_13' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%tmp_13 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32, i512 %streamin_data, i32 448" [../TinyYOLOHW_cmodel.cpp:82->../TinyYOLOHW_cmodel.cpp:100->../TinyYOLOHW_cmodel.cpp:141]   --->   Operation 77 'partselect' 'tmp_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (1.01ns)   --->   "%add_ln82_14 = add i32 %tmp_13, i32 1" [../TinyYOLOHW_cmodel.cpp:82->../TinyYOLOHW_cmodel.cpp:100->../TinyYOLOHW_cmodel.cpp:141]   --->   Operation 78 'add' 'add_ln82_14' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%tmp_14 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32, i512 %streamin_data, i32 480" [../TinyYOLOHW_cmodel.cpp:82->../TinyYOLOHW_cmodel.cpp:100->../TinyYOLOHW_cmodel.cpp:141]   --->   Operation 79 'partselect' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (1.01ns)   --->   "%add_ln82_15 = add i32 %tmp_14, i32 1" [../TinyYOLOHW_cmodel.cpp:82->../TinyYOLOHW_cmodel.cpp:100->../TinyYOLOHW_cmodel.cpp:141]   --->   Operation 80 'add' 'add_ln82_15' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%streamout_data = bitconcatenate i512 @_ssdm_op_BitConcatenate.i512.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32, i32 %add_ln82_15, i32 %add_ln82_14, i32 %add_ln82_13, i32 %add_ln82_12, i32 %add_ln82_11, i32 %add_ln82_10, i32 %add_ln82_9, i32 %add_ln82_8, i32 %add_ln82_7, i32 %add_ln82_6, i32 %add_ln82_5, i32 %add_ln82_4, i32 %add_ln82_3, i32 %add_ln82_2, i32 %add_ln82_1, i32 %add_ln82" [../TinyYOLOHW_cmodel.cpp:57->../TinyYOLOHW_cmodel.cpp:101->../TinyYOLOHW_cmodel.cpp:141]   --->   Operation 81 'bitconcatenate' 'streamout_data' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [2/2] (0.82ns)   --->   "%write_ln70 = write void @_ssdm_op_Write.axis.volatile.i512P0A.i64P0A.i64P0A.i1P0A, i512 %axi_out_V_data_V, i64 %axi_out_V_keep_V, i64 %axi_out_V_strb_V, i1 %axi_out_V_last_V, i512 %streamout_data, i64 %streamin_keep, i64 0, i1 %streamin_last" [../TinyYOLOHW_cmodel.cpp:70->../TinyYOLOHW_cmodel.cpp:101->../TinyYOLOHW_cmodel.cpp:141]   --->   Operation 82 'write' 'write_ln70' <Predicate = true> <Delay = 0.82> <CoreInst = "regslice">   --->   Core 147 'regslice' <Latency = 0> <II = 1> <Delay = 0.97> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%br_ln96 = br i1 %streamin_last, void %while.body.i, void %_Z20example_stream_plus1ILi512ELi512ELi0ELi0ELi0EEvRN3hls6streamINS0_4axisI7ap_uintIXT_EEXT1_EXT2_EXT3_ELh56ELb0EEELi0EEERNS1_INS2_IS3_IXT0_EEXT1_EXT2_EXT3_ELh56ELb0EEELi0EEEj.exit" [../TinyYOLOHW_cmodel.cpp:96->../TinyYOLOHW_cmodel.cpp:141]   --->   Operation 83 'br' 'br_ln96' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 0.82>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%specpipeline_ln29 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_5" [../TinyYOLOHW_cmodel.cpp:29->../TinyYOLOHW_cmodel.cpp:99->../TinyYOLOHW_cmodel.cpp:141]   --->   Operation 84 'specpipeline' 'specpipeline_ln29' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%specloopname_ln96 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13" [../TinyYOLOHW_cmodel.cpp:96->../TinyYOLOHW_cmodel.cpp:141]   --->   Operation 85 'specloopname' 'specloopname_ln96' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 86 [1/2] (0.82ns)   --->   "%write_ln70 = write void @_ssdm_op_Write.axis.volatile.i512P0A.i64P0A.i64P0A.i1P0A, i512 %axi_out_V_data_V, i64 %axi_out_V_keep_V, i64 %axi_out_V_strb_V, i1 %axi_out_V_last_V, i512 %streamout_data, i64 %streamin_keep, i64 0, i1 %streamin_last" [../TinyYOLOHW_cmodel.cpp:70->../TinyYOLOHW_cmodel.cpp:101->../TinyYOLOHW_cmodel.cpp:141]   --->   Operation 86 'write' 'write_ln70' <Predicate = true> <Delay = 0.82> <CoreInst = "regslice">   --->   Core 147 'regslice' <Latency = 0> <II = 1> <Delay = 0.97> <Adapter> <Opcode : 'read' 'write'>
ST_2 : Operation 87 [1/1] (0.42ns)   --->   "%ret_ln144 = ret" [../TinyYOLOHW_cmodel.cpp:144]   --->   Operation 87 'ret' 'ret_ln144' <Predicate = (streamin_last)> <Delay = 0.42>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 1.918ns
The critical path consists of the following:
	axis read operation ('empty', ../TinyYOLOHW_cmodel.cpp:36->../TinyYOLOHW_cmodel.cpp:99->../TinyYOLOHW_cmodel.cpp:141) on port 'axi_in_V_data_V' (../TinyYOLOHW_cmodel.cpp:36->../TinyYOLOHW_cmodel.cpp:99->../TinyYOLOHW_cmodel.cpp:141) [60]  (0.078 ns)
	'add' operation 32 bit ('add_ln82_8', ../TinyYOLOHW_cmodel.cpp:82->../TinyYOLOHW_cmodel.cpp:100->../TinyYOLOHW_cmodel.cpp:141) [81]  (1.016 ns)
	axis write operation ('write_ln70', ../TinyYOLOHW_cmodel.cpp:70->../TinyYOLOHW_cmodel.cpp:101->../TinyYOLOHW_cmodel.cpp:141) on port 'axi_out_V_data_V' (../TinyYOLOHW_cmodel.cpp:70->../TinyYOLOHW_cmodel.cpp:101->../TinyYOLOHW_cmodel.cpp:141) [97]  (0.824 ns)

 <State 2>: 0.824ns
The critical path consists of the following:
	axis write operation ('write_ln70', ../TinyYOLOHW_cmodel.cpp:70->../TinyYOLOHW_cmodel.cpp:101->../TinyYOLOHW_cmodel.cpp:141) on port 'axi_out_V_data_V' (../TinyYOLOHW_cmodel.cpp:70->../TinyYOLOHW_cmodel.cpp:101->../TinyYOLOHW_cmodel.cpp:141) [97]  (0.824 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
