M. A. Alam and S. Mahapatra. 2005. A comprehensive model of pmos nbti degradation. Microelectron. Reliab. 45, 1, 71--81.
Rajive Bagrodia , Yu-an Chen , Vikas Jha , Nicki Sonpar, Parallel gate-level circuit simulation on shared memory architectures, Proceedings of the ninth workshop on Parallel and distributed simulation, p.170-174, June 13-16, 1995, Lake Placid, New York, USA[doi>10.1145/214282.214336]
R. Baranowski, S. Di Carlo, N. Hatami, M. E. Imhof, M. A. Kochte, P. Prinetto, H. J. Wunderlich, and C. G. Zoellin. 2011. Efficient multi-level fault simulation of hw/sw systems for structural faults. Sci. China Inf. Sci. 54, 9, 1784--1796.
J. B. Bernstein, M. Gurfinkel, X. Li, J. Walters, Y. Shapira, and M. Talmor. 2006. electronic circuit reliability modeling. Microelectron. Reliab. 46, 12, 1957--1979.
S. Bhardwaj, W. Wang, R. Vattikonda, Y. Cao, and S. Vrudhula. 2006. Predictive modeling of the nbti effect for reliable design. In Proceedings of the Custom Integrated Circuits Conference (CICC'06). 189--192.
David Brooks , Vivek Tiwari , Margaret Martonosi, Wattch: a framework for architectural-level power analysis and optimizations, ACM SIGARCH Computer Architecture News, v.28 n.2, p.83-94, May 2000[doi>10.1145/342001.339657]
Yu Cao, Predictive Technology Model for Robust Nanoelectronic Design, Springer Publishing Company, Incorporated, 2013
Roger D. Chamberlain, Parallel logic simulation of VLSI systems, Proceedings of the 32nd annual ACM/IEEE Design Automation Conference, p.139-143, June 12-16, 1995, San Francisco, California, USA[doi>10.1145/217474.217520]
Debapriya Chatterjee , Andrew DeOrio , Valeria Bertacco, Event-driven gate-level simulation with GP-GPUs, Proceedings of the 46th Annual Design Automation Conference, July 26-31, 2009, San Francisco, California[doi>10.1145/1629911.1630056]
Jifeng Chen , Shuo Wang , Mohammad Tehranipoor, Efficient selection and analysis of critical-reliability paths and gates, Proceedings of the great lakes symposium on VLSI, May 03-04, 2012, Salt Lake City, Utah, USA[doi>10.1145/2206781.2206793]
Michael DeBole , Ramakrishnan Krishnan , Varsha Balakrishnan , Wenping Wang , Hong Luo , Yu Wang , Yuan Xie , Yu Cao , N. Vijaykrishnan, New-age: a negative bias temperature instability-estimation framework for microarchitectural components, International Journal of Parallel Programming, v.37 n.4, p.417-431, August 2009[doi>10.1007/s10766-009-0104-y]
T. English, K. L. Man, E. Popovici, and M. P. Schellekens. 2008. HotSpot: Visualizing dynamic power consumption in RTL designs. In Proceedings of the East-West Design and Test Symposium (EWDTS'08). 45--48.
Richard M. Fujimoto, Parallel discrete event simulation, Communications of the ACM, v.33 n.10, p.30-53, Oct. 1990[doi>10.1145/84537.84545]
Frank Ghenassia, Transaction-Level Modeling with Systemc: Tlm Concepts and Applications for Embedded Systems, Springer-Verlag New York, Inc., Secaucus, NJ, 2006
A. Ghosh , S. Devadas , K. Keutzer , J. White, Estimation of average switching activity in combinational and sequential circuits, Proceedings of the 29th ACM/IEEE Design Automation Conference, p.253-259, June 08-12, 1992, Anaheim, California, USA
M. Glinz. 2007. On non-functional requirements. In Proceedings of the International Requirements Engineering Conference (RE'07). 21--26.
N. Hatami, R. Baranowski, P. Prinetto, and H. Wunderlich. 2012. Efficient system-level aging prediction. In Proceedings of the European Test Symposium (ETS'12). 1--6.
Wei Huang , Shougata Ghosh , Siva Velusamy , Karthik Sankaranarayanan , Kevin Skadron , Mircea R. Stan, Hotspot: acompact thermal modeling methodology for early-stage VLSI design, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.14 n.5, p.501-513, May 2006[doi>10.1109/TVLSI.2006.876103]
Wei Huang , Mircea R. Stan , Kevin Skadron , Karthik Sankaranarayanan , Shougata Ghosh , Sivakumar Velusam, Compact thermal modeling for temperature-aware design, Proceedings of the 41st annual Design Automation Conference, June 07-11, 2004, San Diego, CA, USA[doi>10.1145/996566.996800]
John Keane , Tae-Hyoung Kim , Chris H. Kim, An on-chip NBTI sensor for measuring pMOS threshold voltage degradation, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.18 n.6, p.947-956, June 2010[doi>10.1109/TVLSI.2009.2017751]
D. Kim, M. Ciesielski, and S. Yang. 2011a. A new distributed event-driven gate-level HDL simulation by accurate prediction. In Proceedings of the Design, Automation, and Test in Europe Conference (DATE'11). 1--4.
D. Kim, M. Ciesielski, K. Shim, and S. Yang. 2011b. Temporal parallel simulation: A fast gate-level HDL simulation using higher level models. In Proceedings of the Design, Automation, and Test in Europe Conference (DATE'11). 1584--1589.
A. L.-C. Kwong, B. F. Cockburn, and D. G. Elliott. 1999. Dynamic combined pattern-parallel and fault-parallel fault simulation on computational RAM. In Proceedings of the Canadian Conference on Electrical and Computer Engineering. 438--445.
D. Lachenal , F. Monsieur , Y. Rey-Tauriac , A. Bravaix, HCI degradation model based on the diffusion equation including the MVHR model, Microelectronic Engineering, v.84 n.9-10, p.1921-1924, September, 2007[doi>10.1016/j.mee.2007.04.022]
W. Lang. 1990. Heat transport from a chip. IEEE Trans. Electron. Devices 37, 4, 958--963.
Sheng Li , Jung Ho Ahn , Richard D. Strong , Jay B. Brockman , Dean M. Tullsen , Norman P. Jouppi, McPAT: an integrated power, area, and timing modeling framework for multicore and manycore architectures, Proceedings of the 42nd Annual IEEE/ACM International Symposium on Microarchitecture, December 12-16, 2009, New York, New York[doi>10.1145/1669112.1669172]
D. Lorenz, M. Barke, and U. Schlichtmann. 2012. efficiently analyzing the impact of aging effects on large integrated circuits. Microelectron. Reliab. 52, 8, 1546--1552.
D. Lorenz, G. Georgakos, and U. Schlichtmann. 2009. Aging analysis of circuit timing considering NBTI and hci. In Proceedings of the International On-Line Testing Symposium (IOLTS'09). 3--8.
K. L. Man, J. Ma, T. T. Jeong, C.-U. Lei, Y. Wu, S.-U. Guan, J. K. Seon, and Y. Lee. 2011. Design, analysis, tools and applications for programmable high-speed and power-aware 4g processors. In Proceedings of the International SoC Design Conference (ISOCC'11). 321--324.
Shubhendu S. Mukherjee , Christopher Weaver , Joel Emer , Steven K. Reinhardt , Todd Austin, A Systematic Methodology to Compute the Architectural Vulnerability Factors for a High-Performance Microprocessor, Proceedings of the 36th annual IEEE/ACM International Symposium on Microarchitecture, p.29, December 03-05, 2003
M. Noda, S. Kajihara, Y. Sato, K. Miyase, X. Wen, and Y. Miura. 2010. On estimation of NBTI-induced delay degradation. In Proceedings of the European Test Symposium (ETS'10). 107--111.
Fabian Oboril , Mehdi B. Tahoori, ExtraTime: Modeling and analysis of wearout due to transistor aging at microarchitecture-level, Proceedings of the 2012 42nd Annual IEEE/IFIP International Conference on Dependable Systems and Networks (DSN), p.1-12, June 25-28, 2012
Pierre Paulin , Chuck Pilkington , Essaid Bensoudane, StepNP: A System-Level Exploration Platform for Network Processors, IEEE Design & Test, v.19 n.6, p.17-26, November 2002[doi>10.1109/MDT.2002.1047740]
M. Pedram, and S. Nazarian. 2006. Thermal modeling, analysis, and management in VLSI circuits: Principles and methods. Proc. IEEE 94, 8, 1487--1501.
M. Radetzki , R. Salimi Khaligh, Accuracy-adaptive simulation of transaction level models, Proceedings of the conference on Design, automation and test in Europe, March 10-14, 2008, Munich, Germany[doi>10.1145/1403375.1403566]
Jaume Segura , Charles F. Hawkins, CMOS Electronics: How It Works, How It Fails, John Wiley & Sons, 2004
K. Shim, I. K. Oh, S. M. Hong, B. S. Ryu, K. Y. Lee, and T. W. Cho. 1999. A multi-level approach to low power MAC design. In Proceedings of the IEEE Workshop on Signal Processing Systems (SiPS'99). 723-- 731.
Jayanth Srinivasan , Sarita V. Adve , Pradip Bose , Jude A. Rivers, The Impact of Technology Scaling on Lifetime Reliability, Proceedings of the 2004 International Conference on Dependable Systems and Networks, p.177, June 28-July 01, 2004
Dam Sunwoo , Hassan Al-Sukhni , Jim Holt , Derek Chiou, Early Models for System-Level Power Estimation, Proceedings of the 2007 Eighth International Workshop on Microprocessor Test and Verification, p.8-14, December 05-06, 2007[doi>10.1109/MTV.2007.8]
A. Viehl, B. Sander, O. Bringmann, and W. Rosenstiel. 2009. Analysis of non-functional properties of MPSoC designs. In Languages for Embedded Systems and their Applications, M. Radetzki, Ed. Springer, 309--324.
Feng Wang , Yuan Xie, Soft Error Rate Analysis for Combinational Logic Using an Accurate Electrical Masking Model, IEEE Transactions on Dependable and Secure Computing, v.8 n.1, p.137-146, January 2011[doi>10.1109/TDSC.2009.29]
Yu Wang , Hong Luo , Ku He , Rong Luo , Huazhong Yang , Yuan Xie, Temperature-aware NBTI modeling and the impact of input vector control on performance degradation, Proceedings of the conference on Design, automation and test in Europe, April 16-20, 2007, Nice, France
W. Wang, V. Reddy, A. T. Krishnan, R. Vattikonda, S. Krishnan, and Y. Cao. 2007b. Compact modeling and simulation of circuit reliability for 65-nm CMOS technology. IEEE Trans. Device Materials Reliab. 7, 4, 509--517.
Wenping Wang , Zile Wei , Shengqi Yang , Yu Cao, An efficient method to identify critical gates under circuit aging, Proceedings of the 2007 IEEE/ACM international conference on Computer-aided design, November 05-08, 2007, San Jose, California
Wenping Wang , Shengqi Yang , Sarvesh Bhardwaj , Rakesh Vattikonda , Sarma Vrudhula , Frank Liu , Yu Cao, The impact of NBTI on the performance of combinational and sequential circuits, Proceedings of the 44th annual Design Automation Conference, June 04-08, 2007, San Diego, California[doi>10.1145/1278480.1278573]
Wenping Wang , Shengqi Yang , Sarvesh Bhardwaj , Sarma Vrudhula , Frank Liu , Yu Cao, The impact of NBTI effect on combinational circuit: modeling, simulation, and analysis, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.18 n.2, p.173-183, February 2010[doi>10.1109/TVLSI.2008.2008810]
