<HTML>
<HEAD>
<TITLE>Synthesis Report</TITLE>
<link href="file:///C:/lscc/radiant/2023.1/data/theme/css/light/report.css" rel="stylesheet" type="text/css" media="screen"/>
<link href="file:///C:/lscc/radiant/2023.1/data/theme/css/print/report.css" rel="stylesheet" type="text/css" media="print"/>
<style type="text/css">
#toc {
  position: fixed;
  right: 2px;
  top: 2px;
  padding: 2px 5px 2px 5px;
  background-color:rgba(210,210,210,0.1);
  border-style: solid;
  border-color: rgba(192,192,192,0.8);
  border-width:1px;
}
#toc_list {
  display: none;
  }
</style>

<script type="text/javascript">
<!--
function showTocList() {
var a = document.getElementById("toc_list");
a.style.display = "block";
}

function hideTocList() {
var a = document.getElementById("toc_list");
if (a)
    a.style.display = "none";
}

//-->
</script>

</HEAD>

<BODY>

<DIV id="content" onclick="hideTocList()"><PRE>
<A name="Syn"></A><B><U><big>Synthesis Report</big></U></B>
#Build: Synplify Pro (R) U-2023.03LR-1, Build 098R, May 29 2023
#install: C:\lscc\radiant\2023.1\synpbase
#OS: Windows 10 or later
#Hostname: H109W18

# Wed Apr 16 23:48:03 2025

#Implementation: impl_1


Copyright (C) 1994-2023 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: U-2023.03LR-1
Install: C:\lscc\radiant\2023.1\synpbase
OS: Windows 10 or later
Hostname: H109W18

Implementation : impl_1
Synopsys HDL Compiler, Version comp202303synp1, Build 100R, Built May 29 2023 11:23:06, @

@N|Running in 64-bit mode
###########################################################[

Copyright (C) 1994-2023 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: U-2023.03LR-1
Install: C:\lscc\radiant\2023.1\synpbase
OS: Windows 10 or later
Hostname: H109W18

Implementation : impl_1
Synopsys VHDL Compiler, Version comp202303synp1, Build 100R, Built May 29 2023 11:23:06, @

@N|Running in 64-bit mode
@N:Can&apos;t find top module!
Top entity isn&apos;t set yet!
@N: CD140 :	| Using the VHDL 1993 Standard for file &apos;C:\lscc\radiant\2023.1\ip\pmi\pmi_iCE40UP.vhd&apos;.
VHDL syntax check successful!

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 87MB peak: 88MB)


Process completed successfully.
# Wed Apr 16 23:48:04 2025

###########################################################]
###########################################################[

Copyright (C) 1994-2023 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: U-2023.03LR-1
Install: C:\lscc\radiant\2023.1\synpbase
OS: Windows 10 or later
Hostname: H109W18

Implementation : impl_1
Synopsys Verilog Compiler, Version comp202303synp1, Build 100R, Built May 29 2023 11:23:06, @

@N|Running in 64-bit mode
@I::&quot;C:\lscc\radiant\2023.1\synpbase\lib\generic\ice40up.v&quot; (library work)
@I::&quot;C:\lscc\radiant\2023.1\synpbase\lib\vlog\hypermods.v&quot; (library __hyper__lib__)
@I::&quot;C:\lscc\radiant\2023.1\synpbase\lib\vlog\scemi_objects.v&quot; (library snps_haps)
@I::&quot;C:\lscc\radiant\2023.1\synpbase\lib\vlog\scemi_pipes.svh&quot; (library snps_haps)
@I::&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_iCE40UP.v&quot; (library work)
@I:&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_iCE40UP.v&quot;:&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_addsub.v&quot; (library work)
@I:&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_addsub.v&quot;:&quot;C:\lscc\radiant\2023.1\ip\pmi\../common/adder_subtractor/rtl\lscc_add_sub.v&quot; (library work)
@N: CG334 :&quot;C:\lscc\radiant\2023.1\ip\pmi\../common/adder_subtractor/rtl\lscc_add_sub.v&quot;:313:13:313:25|Read directive translate_off.
@N: CG333 :&quot;C:\lscc\radiant\2023.1\ip\pmi\../common/adder_subtractor/rtl\lscc_add_sub.v&quot;:333:13:333:24|Read directive translate_on.
@I:&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_iCE40UP.v&quot;:&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_add.v&quot; (library work)
@I:&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_add.v&quot;:&quot;C:\lscc\radiant\2023.1\ip\pmi\../common/adder/rtl\lscc_adder.v&quot; (library work)
@I:&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_iCE40UP.v&quot;:&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_complex_mult.v&quot; (library work)
@I:&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_complex_mult.v&quot;:&quot;C:\lscc\radiant\2023.1\ip\pmi\../common/complex_mult/rtl\lscc_complex_mult.v&quot; (library work)
@N: CG334 :&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_complex_mult.v&quot;:92:11:92:23|Read directive translate_off.
@N: CG333 :&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_complex_mult.v&quot;:101:11:101:22|Read directive translate_on.
@I:&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_iCE40UP.v&quot;:&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_counter.v&quot; (library work)
@I:&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_counter.v&quot;:&quot;C:\lscc\radiant\2023.1\ip\pmi\../common/counter/rtl\lscc_cntr.v&quot; (library work)
@N: CG334 :&quot;C:\lscc\radiant\2023.1\ip\pmi\../common/counter/rtl\lscc_cntr.v&quot;:129:13:129:25|Read directive translate_off.
@N: CG333 :&quot;C:\lscc\radiant\2023.1\ip\pmi\../common/counter/rtl\lscc_cntr.v&quot;:143:13:143:24|Read directive translate_on.
@I:&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_iCE40UP.v&quot;:&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_fifo.v&quot; (library work)
@I:&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_fifo.v&quot;:&quot;C:\lscc\radiant\2023.1\ip\pmi\../avant/fifo/rtl\lscc_fifo.v&quot; (library work)
@N: CG334 :&quot;C:\lscc\radiant\2023.1\ip\pmi\../avant/fifo/rtl\lscc_fifo.v&quot;:3267:17:3267:29|Read directive translate_off.
@N: CG333 :&quot;C:\lscc\radiant\2023.1\ip\pmi\../avant/fifo/rtl\lscc_fifo.v&quot;:3274:17:3274:28|Read directive translate_on.
@I:&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_iCE40UP.v&quot;:&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_fifo_dc.v&quot; (library work)
@I:&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_fifo_dc.v&quot;:&quot;C:\lscc\radiant\2023.1\ip\pmi\../avant/fifo_dc/rtl\lscc_fifo_dc.v&quot; (library work)
@N: CG334 :&quot;C:\lscc\radiant\2023.1\ip\pmi\../avant/fifo_dc/rtl\lscc_fifo_dc.v&quot;:4907:25:4907:37|Read directive translate_off.
@N: CG333 :&quot;C:\lscc\radiant\2023.1\ip\pmi\../avant/fifo_dc/rtl\lscc_fifo_dc.v&quot;:4911:25:4911:36|Read directive translate_on.
@N: CG334 :&quot;C:\lscc\radiant\2023.1\ip\pmi\../avant/fifo_dc/rtl\lscc_fifo_dc.v&quot;:4942:29:4942:41|Read directive translate_off.
@N: CG333 :&quot;C:\lscc\radiant\2023.1\ip\pmi\../avant/fifo_dc/rtl\lscc_fifo_dc.v&quot;:4946:29:4946:40|Read directive translate_on.
@I:&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_iCE40UP.v&quot;:&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_mac.v&quot; (library work)
@I:&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_mac.v&quot;:&quot;C:\lscc\radiant\2023.1\ip\pmi\../common/mult_accumulate/rtl\lscc_mult_accumulate.v&quot; (library work)
@N: CG334 :&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_mac.v&quot;:94:11:94:23|Read directive translate_off.
@N: CG333 :&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_mac.v&quot;:109:11:109:22|Read directive translate_on.
@I:&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_iCE40UP.v&quot;:&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_multaddsubsum.v&quot; (library work)
@I:&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_multaddsubsum.v&quot;:&quot;C:\lscc\radiant\2023.1\ip\pmi\../common/mult_add_sub_sum/rtl\lscc_mult_add_sub_sum.v&quot; (library work)
@N: CG334 :&quot;C:\lscc\radiant\2023.1\ip\pmi\../common/mult_add_sub_sum/rtl\lscc_mult_add_sub_sum.v&quot;:210:13:210:25|Read directive translate_off.
@N: CG333 :&quot;C:\lscc\radiant\2023.1\ip\pmi\../common/mult_add_sub_sum/rtl\lscc_mult_add_sub_sum.v&quot;:227:13:227:24|Read directive translate_on.
@N: CG334 :&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_multaddsubsum.v&quot;:84:11:84:23|Read directive translate_off.
@N: CG333 :&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_multaddsubsum.v&quot;:93:11:93:22|Read directive translate_on.
@I:&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_iCE40UP.v&quot;:&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_multaddsub.v&quot; (library work)
@I:&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_multaddsub.v&quot;:&quot;C:\lscc\radiant\2023.1\ip\pmi\../common/mult_add_sub/rtl\lscc_mult_add_sub.v&quot; (library work)
@N: CG334 :&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_multaddsub.v&quot;:91:11:91:23|Read directive translate_off.
@N: CG333 :&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_multaddsub.v&quot;:100:11:100:22|Read directive translate_on.
@I:&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_iCE40UP.v&quot;:&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_mult.v&quot; (library work)
@I:&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_mult.v&quot;:&quot;C:\lscc\radiant\2023.1\ip\pmi\../common/multiplier/rtl\lscc_multiplier.v&quot; (library work)
@N: CG334 :&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_mult.v&quot;:87:11:87:23|Read directive translate_off.
@N: CG333 :&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_mult.v&quot;:96:11:96:22|Read directive translate_on.
@I:&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_iCE40UP.v&quot;:&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_ram_dp.v&quot; (library work)
@I:&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_ram_dp.v&quot;:&quot;C:\lscc\radiant\2023.1\ip\pmi\../avant/ram_dp/rtl\lscc_ram_dp.v&quot; (library work)
@N: CG334 :&quot;C:\lscc\radiant\2023.1\ip\pmi\../avant/ram_dp/rtl\lscc_ram_dp.v&quot;:1059:25:1059:37|Read directive translate_off.
@N: CG333 :&quot;C:\lscc\radiant\2023.1\ip\pmi\../avant/ram_dp/rtl\lscc_ram_dp.v&quot;:1063:25:1063:36|Read directive translate_on.
@N: CG334 :&quot;C:\lscc\radiant\2023.1\ip\pmi\../avant/ram_dp/rtl\lscc_ram_dp.v&quot;:1094:29:1094:41|Read directive translate_off.
@N: CG333 :&quot;C:\lscc\radiant\2023.1\ip\pmi\../avant/ram_dp/rtl\lscc_ram_dp.v&quot;:1098:29:1098:40|Read directive translate_on.
@I:&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_iCE40UP.v&quot;:&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_ram_dq.v&quot; (library work)
@I:&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_ram_dq.v&quot;:&quot;C:\lscc\radiant\2023.1\ip\pmi\../avant/ram_dq/rtl\lscc_ram_dq.v&quot; (library work)
@N: CG334 :&quot;C:\lscc\radiant\2023.1\ip\pmi\../avant/ram_dq/rtl\lscc_ram_dq.v&quot;:1481:25:1481:37|Read directive translate_off.
@N: CG333 :&quot;C:\lscc\radiant\2023.1\ip\pmi\../avant/ram_dq/rtl\lscc_ram_dq.v&quot;:1487:25:1487:36|Read directive translate_on.
@I:&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_iCE40UP.v&quot;:&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_rom.v&quot; (library work)
@I:&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_rom.v&quot;:&quot;C:\lscc\radiant\2023.1\ip\pmi\../avant/rom/rtl\lscc_rom.v&quot; (library work)
@N: CG334 :&quot;C:\lscc\radiant\2023.1\ip\pmi\../avant/rom/rtl\lscc_rom.v&quot;:969:25:969:37|Read directive translate_off.
@N: CG333 :&quot;C:\lscc\radiant\2023.1\ip\pmi\../avant/rom/rtl\lscc_rom.v&quot;:975:25:975:36|Read directive translate_on.
@I:&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_iCE40UP.v&quot;:&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_sub.v&quot; (library work)
@I:&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_sub.v&quot;:&quot;C:\lscc\radiant\2023.1\ip\pmi\../common/subtractor/rtl\lscc_subtractor.v&quot; (library work)
@I:&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_iCE40UP.v&quot;:&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_ram_dp_be.v&quot; (library work)
@N: CG334 :&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_ram_dp_be.v&quot;:146:11:146:23|Read directive translate_off.
@N: CG333 :&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_ram_dp_be.v&quot;:155:11:155:22|Read directive translate_on.
@I:&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_iCE40UP.v&quot;:&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_ram_dq_be.v&quot; (library work)
@N: CG334 :&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_ram_dq_be.v&quot;:87:11:87:23|Read directive translate_off.
@N: CG333 :&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_ram_dq_be.v&quot;:95:11:95:22|Read directive translate_on.
@I:&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_iCE40UP.v&quot;:&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_dsp.v&quot; (library work)
@I::&quot;Z:\senior_design\0v7670_Verilog\full_vga\source\impl_1\camera_read.v&quot; (library work)
@I::&quot;Z:\senior_design\0v7670_Verilog\full_vga\source\impl_1\single_capture.v&quot; (library work)
@I::&quot;Z:\senior_design\0v7670_Verilog\full_vga\source\impl_1\vga.v&quot; (library work)
@I::&quot;Z:\senior_design\0v7670_Verilog\full_vga\mypll\rtl\mypll.v&quot; (library work)
Verilog syntax check successful!

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 111MB peak: 111MB)


Process completed successfully.
# Wed Apr 16 23:48:04 2025

###########################################################]
###########################################################[
@I::&quot;C:\lscc\radiant\2023.1\synpbase\lib\generic\ice40up.v&quot; (library work)
@I::&quot;C:\lscc\radiant\2023.1\synpbase\lib\vlog\hypermods.v&quot; (library __hyper__lib__)
@I::&quot;C:\lscc\radiant\2023.1\synpbase\lib\vlog\scemi_objects.v&quot; (library snps_haps)
@I::&quot;C:\lscc\radiant\2023.1\synpbase\lib\vlog\scemi_pipes.svh&quot; (library snps_haps)
@I::&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_iCE40UP.v&quot; (library work)
@I:&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_iCE40UP.v&quot;:&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_addsub.v&quot; (library work)
@I:&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_addsub.v&quot;:&quot;C:\lscc\radiant\2023.1\ip\pmi\../common/adder_subtractor/rtl\lscc_add_sub.v&quot; (library work)
@N: CG334 :&quot;C:\lscc\radiant\2023.1\ip\pmi\../common/adder_subtractor/rtl\lscc_add_sub.v&quot;:313:13:313:25|Read directive translate_off.
@N: CG333 :&quot;C:\lscc\radiant\2023.1\ip\pmi\../common/adder_subtractor/rtl\lscc_add_sub.v&quot;:333:13:333:24|Read directive translate_on.
@I:&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_iCE40UP.v&quot;:&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_add.v&quot; (library work)
@I:&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_add.v&quot;:&quot;C:\lscc\radiant\2023.1\ip\pmi\../common/adder/rtl\lscc_adder.v&quot; (library work)
@I:&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_iCE40UP.v&quot;:&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_complex_mult.v&quot; (library work)
@I:&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_complex_mult.v&quot;:&quot;C:\lscc\radiant\2023.1\ip\pmi\../common/complex_mult/rtl\lscc_complex_mult.v&quot; (library work)
@N: CG334 :&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_complex_mult.v&quot;:92:11:92:23|Read directive translate_off.
@N: CG333 :&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_complex_mult.v&quot;:101:11:101:22|Read directive translate_on.
@I:&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_iCE40UP.v&quot;:&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_counter.v&quot; (library work)
@I:&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_counter.v&quot;:&quot;C:\lscc\radiant\2023.1\ip\pmi\../common/counter/rtl\lscc_cntr.v&quot; (library work)
@N: CG334 :&quot;C:\lscc\radiant\2023.1\ip\pmi\../common/counter/rtl\lscc_cntr.v&quot;:129:13:129:25|Read directive translate_off.
@N: CG333 :&quot;C:\lscc\radiant\2023.1\ip\pmi\../common/counter/rtl\lscc_cntr.v&quot;:143:13:143:24|Read directive translate_on.
@I:&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_iCE40UP.v&quot;:&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_fifo.v&quot; (library work)
@I:&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_fifo.v&quot;:&quot;C:\lscc\radiant\2023.1\ip\pmi\../avant/fifo/rtl\lscc_fifo.v&quot; (library work)
@N: CG334 :&quot;C:\lscc\radiant\2023.1\ip\pmi\../avant/fifo/rtl\lscc_fifo.v&quot;:3267:17:3267:29|Read directive translate_off.
@N: CG333 :&quot;C:\lscc\radiant\2023.1\ip\pmi\../avant/fifo/rtl\lscc_fifo.v&quot;:3274:17:3274:28|Read directive translate_on.
@I:&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_iCE40UP.v&quot;:&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_fifo_dc.v&quot; (library work)
@I:&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_fifo_dc.v&quot;:&quot;C:\lscc\radiant\2023.1\ip\pmi\../avant/fifo_dc/rtl\lscc_fifo_dc.v&quot; (library work)
@N: CG334 :&quot;C:\lscc\radiant\2023.1\ip\pmi\../avant/fifo_dc/rtl\lscc_fifo_dc.v&quot;:4907:25:4907:37|Read directive translate_off.
@N: CG333 :&quot;C:\lscc\radiant\2023.1\ip\pmi\../avant/fifo_dc/rtl\lscc_fifo_dc.v&quot;:4911:25:4911:36|Read directive translate_on.
@N: CG334 :&quot;C:\lscc\radiant\2023.1\ip\pmi\../avant/fifo_dc/rtl\lscc_fifo_dc.v&quot;:4942:29:4942:41|Read directive translate_off.
@N: CG333 :&quot;C:\lscc\radiant\2023.1\ip\pmi\../avant/fifo_dc/rtl\lscc_fifo_dc.v&quot;:4946:29:4946:40|Read directive translate_on.
@I:&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_iCE40UP.v&quot;:&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_mac.v&quot; (library work)
@I:&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_mac.v&quot;:&quot;C:\lscc\radiant\2023.1\ip\pmi\../common/mult_accumulate/rtl\lscc_mult_accumulate.v&quot; (library work)
@N: CG334 :&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_mac.v&quot;:94:11:94:23|Read directive translate_off.
@N: CG333 :&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_mac.v&quot;:109:11:109:22|Read directive translate_on.
@I:&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_iCE40UP.v&quot;:&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_multaddsubsum.v&quot; (library work)
@I:&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_multaddsubsum.v&quot;:&quot;C:\lscc\radiant\2023.1\ip\pmi\../common/mult_add_sub_sum/rtl\lscc_mult_add_sub_sum.v&quot; (library work)
@N: CG334 :&quot;C:\lscc\radiant\2023.1\ip\pmi\../common/mult_add_sub_sum/rtl\lscc_mult_add_sub_sum.v&quot;:210:13:210:25|Read directive translate_off.
@N: CG333 :&quot;C:\lscc\radiant\2023.1\ip\pmi\../common/mult_add_sub_sum/rtl\lscc_mult_add_sub_sum.v&quot;:227:13:227:24|Read directive translate_on.
@N: CG334 :&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_multaddsubsum.v&quot;:84:11:84:23|Read directive translate_off.
@N: CG333 :&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_multaddsubsum.v&quot;:93:11:93:22|Read directive translate_on.
@I:&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_iCE40UP.v&quot;:&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_multaddsub.v&quot; (library work)
@I:&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_multaddsub.v&quot;:&quot;C:\lscc\radiant\2023.1\ip\pmi\../common/mult_add_sub/rtl\lscc_mult_add_sub.v&quot; (library work)
@N: CG334 :&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_multaddsub.v&quot;:91:11:91:23|Read directive translate_off.
@N: CG333 :&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_multaddsub.v&quot;:100:11:100:22|Read directive translate_on.
@I:&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_iCE40UP.v&quot;:&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_mult.v&quot; (library work)
@I:&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_mult.v&quot;:&quot;C:\lscc\radiant\2023.1\ip\pmi\../common/multiplier/rtl\lscc_multiplier.v&quot; (library work)
@N: CG334 :&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_mult.v&quot;:87:11:87:23|Read directive translate_off.
@N: CG333 :&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_mult.v&quot;:96:11:96:22|Read directive translate_on.
@I:&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_iCE40UP.v&quot;:&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_ram_dp.v&quot; (library work)
@I:&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_ram_dp.v&quot;:&quot;C:\lscc\radiant\2023.1\ip\pmi\../avant/ram_dp/rtl\lscc_ram_dp.v&quot; (library work)
@N: CG334 :&quot;C:\lscc\radiant\2023.1\ip\pmi\../avant/ram_dp/rtl\lscc_ram_dp.v&quot;:1059:25:1059:37|Read directive translate_off.
@N: CG333 :&quot;C:\lscc\radiant\2023.1\ip\pmi\../avant/ram_dp/rtl\lscc_ram_dp.v&quot;:1063:25:1063:36|Read directive translate_on.
@N: CG334 :&quot;C:\lscc\radiant\2023.1\ip\pmi\../avant/ram_dp/rtl\lscc_ram_dp.v&quot;:1094:29:1094:41|Read directive translate_off.
@N: CG333 :&quot;C:\lscc\radiant\2023.1\ip\pmi\../avant/ram_dp/rtl\lscc_ram_dp.v&quot;:1098:29:1098:40|Read directive translate_on.
@I:&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_iCE40UP.v&quot;:&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_ram_dq.v&quot; (library work)
@I:&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_ram_dq.v&quot;:&quot;C:\lscc\radiant\2023.1\ip\pmi\../avant/ram_dq/rtl\lscc_ram_dq.v&quot; (library work)
@N: CG334 :&quot;C:\lscc\radiant\2023.1\ip\pmi\../avant/ram_dq/rtl\lscc_ram_dq.v&quot;:1481:25:1481:37|Read directive translate_off.
@N: CG333 :&quot;C:\lscc\radiant\2023.1\ip\pmi\../avant/ram_dq/rtl\lscc_ram_dq.v&quot;:1487:25:1487:36|Read directive translate_on.
@I:&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_iCE40UP.v&quot;:&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_rom.v&quot; (library work)
@I:&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_rom.v&quot;:&quot;C:\lscc\radiant\2023.1\ip\pmi\../avant/rom/rtl\lscc_rom.v&quot; (library work)
@N: CG334 :&quot;C:\lscc\radiant\2023.1\ip\pmi\../avant/rom/rtl\lscc_rom.v&quot;:969:25:969:37|Read directive translate_off.
@N: CG333 :&quot;C:\lscc\radiant\2023.1\ip\pmi\../avant/rom/rtl\lscc_rom.v&quot;:975:25:975:36|Read directive translate_on.
@I:&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_iCE40UP.v&quot;:&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_sub.v&quot; (library work)
@I:&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_sub.v&quot;:&quot;C:\lscc\radiant\2023.1\ip\pmi\../common/subtractor/rtl\lscc_subtractor.v&quot; (library work)
@I:&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_iCE40UP.v&quot;:&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_ram_dp_be.v&quot; (library work)
@N: CG334 :&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_ram_dp_be.v&quot;:146:11:146:23|Read directive translate_off.
@N: CG333 :&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_ram_dp_be.v&quot;:155:11:155:22|Read directive translate_on.
@I:&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_iCE40UP.v&quot;:&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_ram_dq_be.v&quot; (library work)
@N: CG334 :&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_ram_dq_be.v&quot;:87:11:87:23|Read directive translate_off.
@N: CG333 :&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_ram_dq_be.v&quot;:95:11:95:22|Read directive translate_on.
@I:&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_iCE40UP.v&quot;:&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_dsp.v&quot; (library work)
@I::&quot;Z:\senior_design\0v7670_Verilog\full_vga\source\impl_1\camera_read.v&quot; (library work)
@I::&quot;Z:\senior_design\0v7670_Verilog\full_vga\source\impl_1\single_capture.v&quot; (library work)
@I::&quot;Z:\senior_design\0v7670_Verilog\full_vga\source\impl_1\vga.v&quot; (library work)
@I::&quot;Z:\senior_design\0v7670_Verilog\full_vga\mypll\rtl\mypll.v&quot; (library work)
Verilog syntax check successful!
File Z:\senior_design\0v7670_Verilog\full_vga\source\impl_1\single_capture.v changed - recompiling
@N: CG364 :&quot;C:\lscc\radiant\2023.1\synpbase\lib\generic\ice40up.v&quot;:438:7:438:11|Synthesizing module PLL_B in library work.
Running optimization stage 1 on PLL_B .......
Finished optimization stage 1 on PLL_B (CPU Time 0h:00m:00s, Memory Used current: 112MB peak: 112MB)
@N: CG364 :&quot;Z:\senior_design\0v7670_Verilog\full_vga\mypll\rtl\mypll.v&quot;:105:7:105:26|Synthesizing module mypll_ipgen_lscc_pll in library work.

	DIVR=8&apos;b00110000
	DIVF=16&apos;b0011011000110110
	DIVQ=8&apos;b00110101
	DELAY_PORT_WIDTH=32&apos;b00000000000000000000000000000100
	FEEDBACK_PATH=48&apos;b010100110100100101001101010100000100110001000101
	FILTER_RANGE=8&apos;b00110001
	DELAY_ADJUSTMENT_MODE_FEEDBACK=40&apos;b0100011001001001010110000100010101000100
	FDA_FEEDBACK=8&apos;b00110000
	DELAY_ADJUSTMENT_MODE_RELATIVE=40&apos;b0100011001001001010110000100010101000100
	FDA_RELATIVE=8&apos;b00110000
	SHIFTREG_DIV_MODE=8&apos;b00110000
	PLLOUT_SELECT_PORTA=48&apos;b010001110100010101001110010000110100110001001011
	PLLOUT_SELECT_PORTB=48&apos;b010001110100010101001110010000110100110001001011
	EXTERNAL_DIVIDE_FACTOR=32&apos;b01001110010011110100111001000101
	ENABLE_ICEGATE_PORTA=8&apos;b00110000
	ENABLE_ICEGATE_PORTB=8&apos;b00110000
	FREQUENCY_PIN_REFERENCECLK=72&apos;b001100010011001000101110001100000011000000110000001100000011000000110000
   Generated name = mypll_ipgen_lscc_pll_Z1_layer0
Running optimization stage 1 on mypll_ipgen_lscc_pll_Z1_layer0 .......
Finished optimization stage 1 on mypll_ipgen_lscc_pll_Z1_layer0 (CPU Time 0h:00m:00s, Memory Used current: 112MB peak: 113MB)
@N: CG364 :&quot;Z:\senior_design\0v7670_Verilog\full_vga\mypll\rtl\mypll.v&quot;:11:7:11:11|Synthesizing module mypll in library work.
@W: CG781 :&quot;Z:\senior_design\0v7670_Verilog\full_vga\mypll\rtl\mypll.v&quot;:46:23:46:23|Input sclk_i on instance lscc_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :&quot;Z:\senior_design\0v7670_Verilog\full_vga\mypll\rtl\mypll.v&quot;:47:22:47:22|Input sdi_i on instance lscc_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
Running optimization stage 1 on mypll .......
Finished optimization stage 1 on mypll (CPU Time 0h:00m:00s, Memory Used current: 112MB peak: 113MB)
@N: CG364 :&quot;Z:\senior_design\0v7670_Verilog\full_vga\source\impl_1\camera_read.v&quot;:3:7:3:17|Synthesizing module camera_read in library work.
Running optimization stage 1 on camera_read .......
Finished optimization stage 1 on camera_read (CPU Time 0h:00m:00s, Memory Used current: 113MB peak: 113MB)
@N: CG364 :&quot;Z:\senior_design\0v7670_Verilog\full_vga\source\impl_1\vga.v&quot;:1:7:1:9|Synthesizing module vga in library work.
Running optimization stage 1 on vga .......
Finished optimization stage 1 on vga (CPU Time 0h:00m:00s, Memory Used current: 113MB peak: 113MB)
@N: CG364 :&quot;C:\lscc\radiant\2023.1\synpbase\lib\generic\ice40up.v&quot;:753:7:753:12|Synthesizing module SP256K in library work.
Running optimization stage 1 on SP256K .......
Finished optimization stage 1 on SP256K (CPU Time 0h:00m:00s, Memory Used current: 113MB peak: 113MB)
@N: CG364 :&quot;Z:\senior_design\0v7670_Verilog\full_vga\source\impl_1\single_capture.v&quot;:1:7:1:9|Synthesizing module top in library work.
Running optimization stage 1 on top .......
Finished optimization stage 1 on top (CPU Time 0h:00m:00s, Memory Used current: 114MB peak: 114MB)
Running optimization stage 2 on top .......
@N: CL201 :&quot;Z:\senior_design\0v7670_Verilog\full_vga\source\impl_1\single_capture.v&quot;:189:4:189:9|Trying to extract state machine for register fsm_state.
Finished optimization stage 2 on top (CPU Time 0h:00m:00s, Memory Used current: 115MB peak: 115MB)
Running optimization stage 2 on SP256K .......
Finished optimization stage 2 on SP256K (CPU Time 0h:00m:00s, Memory Used current: 115MB peak: 115MB)
Running optimization stage 2 on vga .......
Finished optimization stage 2 on vga (CPU Time 0h:00m:00s, Memory Used current: 115MB peak: 115MB)
Running optimization stage 2 on camera_read .......
@N: CL201 :&quot;Z:\senior_design\0v7670_Verilog\full_vga\source\impl_1\camera_read.v&quot;:20:1:20:6|Trying to extract state machine for register FSM_state.
Finished optimization stage 2 on camera_read (CPU Time 0h:00m:00s, Memory Used current: 115MB peak: 115MB)
Running optimization stage 2 on mypll .......
Finished optimization stage 2 on mypll (CPU Time 0h:00m:00s, Memory Used current: 115MB peak: 115MB)
Running optimization stage 2 on mypll_ipgen_lscc_pll_Z1_layer0 .......
@N: CL159 :&quot;Z:\senior_design\0v7670_Verilog\full_vga\mypll\rtl\mypll.v&quot;:130:10:130:19|Input feedback_i is unused.
@N: CL159 :&quot;Z:\senior_design\0v7670_Verilog\full_vga\mypll\rtl\mypll.v&quot;:131:37:131:51|Input dynamic_delay_i is unused.
Finished optimization stage 2 on mypll_ipgen_lscc_pll_Z1_layer0 (CPU Time 0h:00m:00s, Memory Used current: 115MB peak: 115MB)
Running optimization stage 2 on PLL_B .......
Finished optimization stage 2 on PLL_B (CPU Time 0h:00m:00s, Memory Used current: 115MB peak: 115MB)

For a summary of runtime per design unit, please see file:
==========================================================
@L: Z:\senior_design\0v7670_Verilog\full_vga\impl_1\synwork\layer0.duruntime



At c_ver Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 115MB peak: 115MB)


Process completed successfully.
# Wed Apr 16 23:48:06 2025

###########################################################]
###########################################################[

Copyright (C) 1994-2023 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: U-2023.03LR-1
Install: C:\lscc\radiant\2023.1\synpbase
OS: Windows 10 or later
Hostname: H109W18

Implementation : impl_1
Synopsys Synopsys Netlist Linker, Version comp202303synp1, Build 100R, Built May 29 2023 11:23:06, @

@N|Running in 64-bit mode

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 91MB peak: 91MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Apr 16 23:48:06 2025

###########################################################]

For a summary of runtime and memory usage for all design units, please see file:
==========================================================
@L: Z:\senior_design\0v7670_Verilog\full_vga\impl_1\synwork\full_vga_impl_1_comp.rt.csv

@END

At c_hdl Exit (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 23MB peak: 24MB)

Process took 0h:00m:02s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Apr 16 23:48:07 2025

###########################################################]
###########################################################[

Copyright (C) 1994-2023 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: U-2023.03LR-1
Install: C:\lscc\radiant\2023.1\synpbase
OS: Windows 10 or later
Hostname: H109W18

Implementation : impl_1
Synopsys Synopsys Netlist Linker, Version comp202303synp1, Build 100R, Built May 29 2023 11:23:06, @

@N|Running in 64-bit mode
File Z:\senior_design\0v7670_Verilog\full_vga\impl_1\synwork\full_vga_impl_1_comp.srs changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 91MB peak: 91MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Apr 16 23:48:08 2025

###########################################################]
# Wed Apr 16 23:48:09 2025


Copyright (C) 1994-2023 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: U-2023.03LR-1
Install: C:\lscc\radiant\2023.1\synpbase
OS: Windows 10 or later
Hostname: H109W18

Implementation : impl_1
Synopsys Lattice Technology Pre-mapping, Version map202303lat, Build 062R, Built May 29 2023 11:06:50, @


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 124MB peak: 124MB)


Done reading skeleton netlist (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 128MB peak: 138MB)

Reading constraint file: Z:\senior_design\0v7670_Verilog\full_vga\impl_1\full_vga_impl_1_cpe.ldc
@L: Z:\senior_design\0v7670_Verilog\full_vga\impl_1\full_vga_impl_1_scck.rpt 
See clock summary report &quot;Z:\senior_design\0v7670_Verilog\full_vga\impl_1\full_vga_impl_1_scck.rpt&quot;
@N: MF916 |Option synthesis_strategy=base is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF667 |Clock conversion disabled. (Command &quot;set_option -fix_gated_and_generated_clocks 0&quot; in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 138MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 138MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 138MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 138MB)

NConnInternalConnection caching is on
@W: FX1172 :&quot;z:\senior_design\0v7670_verilog\full_vga\source\impl_1\camera_read.v&quot;:20:1:20:6|User-specified initial value defined for instance reader.FSM_state[1:0] is being ignored due to limitations in architecture. 
@W: FX1172 :&quot;z:\senior_design\0v7670_verilog\full_vga\source\impl_1\camera_read.v&quot;:20:1:20:6|User-specified initial value defined for instance reader.pixel_data[15:0] is being ignored due to limitations in architecture. 
@W: FX1172 :&quot;z:\senior_design\0v7670_verilog\full_vga\source\impl_1\camera_read.v&quot;:20:1:20:6|User-specified initial value defined for instance reader.pixel_half is being ignored due to limitations in architecture. 
@W: FX1172 :&quot;z:\senior_design\0v7670_verilog\full_vga\source\impl_1\camera_read.v&quot;:20:1:20:6|User-specified initial value defined for instance reader.frame_done is being ignored due to limitations in architecture. 
@W: FX1172 :&quot;z:\senior_design\0v7670_verilog\full_vga\source\impl_1\camera_read.v&quot;:20:1:20:6|User-specified initial value defined for instance reader.pixel_valid is being ignored due to limitations in architecture. 
@W: FX1172 :&quot;z:\senior_design\0v7670_verilog\full_vga\source\impl_1\single_capture.v&quot;:189:4:189:9|User-specified initial value defined for instance fsm_state[2:0] is being ignored due to limitations in architecture. 
@W: FX1172 :&quot;z:\senior_design\0v7670_verilog\full_vga\source\impl_1\single_capture.v&quot;:189:4:189:9|User-specified initial value defined for instance pixel_accum[15:0] is being ignored due to limitations in architecture. 
@W: FX1172 :&quot;z:\senior_design\0v7670_verilog\full_vga\source\impl_1\single_capture.v&quot;:189:4:189:9|User-specified initial value defined for instance bit_count[3:0] is being ignored due to limitations in architecture. 
@W: BN114 :&quot;z:\senior_design\0v7670_verilog\full_vga\source\impl_1\single_capture.v&quot;:160:8:160:13|Removing instance SPRAM3 (in view: work.top(verilog)) because it does not drive other instances.

Starting HSTDM IP insertion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 187MB peak: 187MB)


Finished HSTDM IP insertion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 187MB peak: 187MB)


Started DisTri Cleanup (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 187MB peak: 187MB)


Finished DisTri Cleanup (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 187MB peak: 187MB)

@N: BN362 :&quot;z:\senior_design\0v7670_verilog\full_vga\source\impl_1\camera_read.v&quot;:20:1:20:6|Removing sequential instance frame_done (in view: work.camera_read(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.

Starting clock optimization report phase (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 189MB peak: 189MB)


Finished clock optimization report phase (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 189MB peak: 189MB)

@N: FX1184 |Applying syn_allowed_resources blockrams=30 on top level netlist top 

Finished netlist restructuring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 189MB peak: 189MB)



Clock Summary
******************

          Start                                                       Requested     Requested     Clock        Clock                     Clock
Level     Clock                                                       Frequency     Period        Type         Group                     Load 
----------------------------------------------------------------------------------------------------------------------------------------------
0 -       System                                                      200.0 MHz     5.000         system       system_clkgroup           0    
                                                                                                                                              
0 -       mypll_ipgen_lscc_pll_Z1_layer0|outcore_o_inferred_clock     200.0 MHz     5.000         inferred     Inferred_clkgroup_0_1     82   
                                                                                                                                              
0 -       top|CAMERA_PCLOCK                                           200.0 MHz     5.000         inferred     Inferred_clkgroup_0_2     20   
==============================================================================================================================================



Clock Load Summary
***********************

                                                            Clock     Source                                          Clock Pin                Non-clock Pin     Non-clock Pin
Clock                                                       Load      Pin                                             Seq Example              Seq Example       Comb Example 
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                                                      0         -                                               -                        -                 -            
                                                                                                                                                                              
mypll_ipgen_lscc_pll_Z1_layer0|outcore_o_inferred_clock     82        my_pll.lscc_pll_inst.u_PLL_B.OUTCORE(PLL_B)     prev_pixel_valid.C       -                 -            
                                                                                                                                                                              
top|CAMERA_PCLOCK                                           20        CAMERA_PCLOCK(port)                             reader.pixel_valid.C     -                 -            
==============================================================================================================================================================================

@W: MT530 :&quot;z:\senior_design\0v7670_verilog\full_vga\source\impl_1\vga.v&quot;:10:4:10:9|Found inferred clock mypll_ipgen_lscc_pll_Z1_layer0|outcore_o_inferred_clock which controls 82 sequential elements including vga_inst.row[9:0]. This clock has no specified timing constraint which may adversely impact design performance. 
@W: MT530 :&quot;z:\senior_design\0v7670_verilog\full_vga\source\impl_1\camera_read.v&quot;:20:1:20:6|Found inferred clock top|CAMERA_PCLOCK which controls 20 sequential elements including reader.FSM_state[1:0]. This clock has no specified timing constraint which may adversely impact design performance. 

ICG Latch Removal Summary:
Number of ICG latches removed: 0
Number of ICG latches not removed:	0


@S |Clock Optimization Summary



#### START OF PREMAP CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 20 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 82 clock pin(s) of sequential element(s)
0 instances converted, 82 sequential instances remain driven by gated/generated clocks

============================== Non-Gated/Non-Generated Clocks ===============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance      
---------------------------------------------------------------------------------------------
@KP:ckid0_2       CAMERA_PCLOCK       port                   20         reader.FSM_state[1:0]
=============================================================================================
=================================================================== Gated/Generated Clocks ====================================================================
Clock Tree ID     Driving Element                          Drive Element Type     Unconverted Fanout     Sample Instance         Explanation                   
---------------------------------------------------------------------------------------------------------------------------------------------------------------
@KP:ckid0_1       my_pll.lscc_pll_inst.u_PLL_B.OUTCORE     PLL_B                  82                     write_address[19:0]     Clock Optimization not enabled
===============================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######

@N: FX1143 |Skipping assigning INTERNAL_VREF to iobanks, because the table of mapping from pin to iobank is not initialized.
Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file Z:\senior_design\0v7670_Verilog\full_vga\impl_1\full_vga_impl_1.sap.

Starting constraint checker (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 190MB peak: 190MB)


Finished constraint checker preprocessing (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 190MB peak: 190MB)


Finished constraint checker (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 191MB peak: 191MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 102MB peak: 192MB)

Process took 0h:00m:02s realtime, 0h:00m:01s cputime
# Wed Apr 16 23:48:11 2025

###########################################################]
Map &amp; Optimize Report

# Wed Apr 16 23:48:11 2025


Copyright (C) 1994-2023 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: U-2023.03LR-1
Install: C:\lscc\radiant\2023.1\synpbase
OS: Windows 10 or later
Hostname: H109W18

Implementation : impl_1
Synopsys Lattice Technology Mapper, Version map202303lat, Build 062R, Built May 29 2023 11:06:50, @


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 124MB peak: 124MB)

@N: MF916 |Option synthesis_strategy=base is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF667 |Clock conversion disabled. (Command &quot;set_option -fix_gated_and_generated_clocks 0&quot; in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 126MB peak: 138MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 126MB peak: 138MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 127MB peak: 138MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 129MB peak: 138MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 185MB peak: 185MB)


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 190MB peak: 190MB)

@N: BN362 :&quot;z:\senior_design\0v7670_verilog\full_vga\source\impl_1\camera_read.v&quot;:20:1:20:6|Removing sequential instance FSM_state[1] (in view: work.camera_read(verilog)) because it does not drive other instances.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 191MB peak: 191MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 195MB peak: 195MB)


Available hyper_sources - for debug and ip models
	None Found

NConnInternalConnection caching is on

Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 195MB peak: 195MB)

@N: BN362 :&quot;z:\senior_design\0v7670_verilog\full_vga\source\impl_1\camera_read.v&quot;:20:1:20:6|Removing sequential instance reader.pixel_data[8] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :&quot;z:\senior_design\0v7670_verilog\full_vga\source\impl_1\camera_read.v&quot;:20:1:20:6|Removing sequential instance reader.pixel_data[9] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :&quot;z:\senior_design\0v7670_verilog\full_vga\source\impl_1\camera_read.v&quot;:20:1:20:6|Removing sequential instance reader.pixel_data[10] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :&quot;z:\senior_design\0v7670_verilog\full_vga\source\impl_1\camera_read.v&quot;:20:1:20:6|Removing sequential instance reader.pixel_data[11] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :&quot;z:\senior_design\0v7670_verilog\full_vga\source\impl_1\camera_read.v&quot;:20:1:20:6|Removing sequential instance reader.pixel_data[12] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :&quot;z:\senior_design\0v7670_verilog\full_vga\source\impl_1\camera_read.v&quot;:20:1:20:6|Removing sequential instance reader.pixel_data[13] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :&quot;z:\senior_design\0v7670_verilog\full_vga\source\impl_1\camera_read.v&quot;:20:1:20:6|Removing sequential instance reader.pixel_data[14] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :&quot;z:\senior_design\0v7670_verilog\full_vga\source\impl_1\camera_read.v&quot;:20:1:20:6|Removing sequential instance reader.pixel_data[15] (in view: work.top(verilog)) because it does not drive other instances.

Starting Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 196MB peak: 196MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 196MB peak: 196MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 196MB peak: 196MB)


Finished preparing to map (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 196MB peak: 196MB)


Finished technology mapping (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 201MB peak: 201MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:01s		    -7.75ns		 229 /        93
   2		0h:00m:01s		    -7.75ns		 227 /        93
@N: FX271 :&quot;z:\senior_design\0v7670_verilog\full_vga\source\impl_1\single_capture.v&quot;:189:4:189:9|Replicating instance fsm_state[0] (in view: work.top(verilog)) with 20 loads 2 times to improve timing.
@N: FX271 :&quot;z:\senior_design\0v7670_verilog\full_vga\source\impl_1\single_capture.v&quot;:189:4:189:9|Replicating instance bit_count[0] (in view: work.top(verilog)) with 8 loads 1 time to improve timing.
@N: FX271 :&quot;z:\senior_design\0v7670_verilog\full_vga\source\impl_1\single_capture.v&quot;:189:4:189:9|Replicating instance write_address[18] (in view: work.top(verilog)) with 9 loads 1 time to improve timing.
@N: FX271 :&quot;z:\senior_design\0v7670_verilog\full_vga\source\impl_1\single_capture.v&quot;:189:4:189:9|Replicating instance bit_count[3] (in view: work.top(verilog)) with 18 loads 1 time to improve timing.
Timing driven replication report
Added 5 Registers via timing driven replication
Added 4 LUTs via timing driven replication

   3		0h:00m:01s		    -4.98ns		 247 /        98
   4		0h:00m:01s		    -4.98ns		 248 /        98
@N: FX271 :&quot;z:\senior_design\0v7670_verilog\full_vga\source\impl_1\single_capture.v&quot;:189:4:189:9|Replicating instance fsm_state[1] (in view: work.top(verilog)) with 40 loads 2 times to improve timing.
Timing driven replication report
Added 2 Registers via timing driven replication
Added 2 LUTs via timing driven replication

@N: FX271 :&quot;z:\senior_design\0v7670_verilog\full_vga\source\impl_1\single_capture.v&quot;:189:4:189:9|Replicating instance bit_count[2] (in view: work.top(verilog)) with 20 loads 1 time to improve timing.
Timing driven replication report
Added 1 Registers via timing driven replication
Added 0 LUTs via timing driven replication

   5		0h:00m:01s		    -4.98ns		 251 /       101

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 203MB peak: 203MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 203MB peak: 203MB)


Starting CDBProcessSetClockGroups... (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 203MB peak: 203MB)


Finished with CDBProcessSetClockGroups (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 203MB peak: 204MB)


Start Writing Netlists (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 156MB peak: 204MB)

Writing Analyst data base Z:\senior_design\0v7670_Verilog\full_vga\impl_1\synwork\full_vga_impl_1_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 203MB peak: 204MB)

Writing Verilog Simulation files

Writing scf file... (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 204MB peak: 204MB)

@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 

Finished Writing Verilog Simulation files (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 204MB peak: 204MB)


Finished Writing Netlists (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 204MB peak: 204MB)


Start final timing analysis (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 202MB peak: 204MB)

@W: MT246 :&quot;z:\senior_design\0v7670_verilog\full_vga\source\impl_1\single_capture.v&quot;:147:8:147:13|Blackbox SP256K is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@W: MT246 :&quot;z:\senior_design\0v7670_verilog\full_vga\mypll\rtl\mypll.v&quot;:202:69:202:75|Blackbox PLL_B is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@W: MT420 |Found inferred clock mypll_ipgen_lscc_pll_Z1_layer0|outcore_o_inferred_clock with period 5.00ns. Please declare a user-defined clock on net my_pll.lscc_pll_inst.clk_25MHz_c.
@W: MT420 |Found inferred clock top|CAMERA_PCLOCK with period 5.00ns. Please declare a user-defined clock on port CAMERA_PCLOCK.


##### START OF TIMING REPORT #####[
# Timing report written on Wed Apr 16 23:48:15 2025
#


Top view:               top
Requested Frequency:    200.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    Z:\senior_design\0v7670_Verilog\full_vga\impl_1\full_vga_impl_1_cpe.ldc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -23.369

                                                            Requested     Estimated     Requested     Estimated                 Clock        Clock                
Starting Clock                                              Frequency     Frequency     Period        Period        Slack       Type         Group                
------------------------------------------------------------------------------------------------------------------------------------------------------------------
mypll_ipgen_lscc_pll_Z1_layer0|outcore_o_inferred_clock     200.0 MHz     92.5 MHz      5.000         10.816        -5.816      inferred     Inferred_clkgroup_0_1
top|CAMERA_PCLOCK                                           200.0 MHz     NA            5.000         NA            NA          inferred     Inferred_clkgroup_0_2
System                                                      200.0 MHz     49.8 MHz      5.000         20.076        -15.075     system       system_clkgroup      
==================================================================================================================================================================
Estimated period and frequency reported as NA means no slack depends directly on the clock waveform





Clock Relationships
*******************

Clocks                                                                                                            |    rise  to  rise     |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                                                 Ending                                                   |  constraint  slack    |  constraint  slack  |  constraint  slack  |  constraint  slack
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                                                   System                                                   |  5.000       -15.075  |  No paths    -      |  No paths    -      |  No paths    -    
System                                                   mypll_ipgen_lscc_pll_Z1_layer0|outcore_o_inferred_clock  |  5.000       -7.723   |  No paths    -      |  No paths    -      |  No paths    -    
mypll_ipgen_lscc_pll_Z1_layer0|outcore_o_inferred_clock  System                                                   |  5.000       -23.369  |  No paths    -      |  No paths    -      |  No paths    -    
mypll_ipgen_lscc_pll_Z1_layer0|outcore_o_inferred_clock  mypll_ipgen_lscc_pll_Z1_layer0|outcore_o_inferred_clock  |  5.000       -5.816   |  No paths    -      |  No paths    -      |  No paths    -    
==========================================================================================================================================================================================================
 Note: &apos;No paths&apos; indicates there are no paths in the design for that pair of clock edges.
       &apos;Diff grp&apos; indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: mypll_ipgen_lscc_pll_Z1_layer0|outcore_o_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                    Starting                                                                                   Arrival            
Instance            Reference                                                   Type        Pin     Net        Time        Slack  
                    Clock                                                                                                         
----------------------------------------------------------------------------------------------------------------------------------
vga_inst.row[2]     mypll_ipgen_lscc_pll_Z1_layer0|outcore_o_inferred_clock     FD1P3DZ     Q       row[2]     0.796       -23.369
vga_inst.col[9]     mypll_ipgen_lscc_pll_Z1_layer0|outcore_o_inferred_clock     FD1P3DZ     Q       col[9]     0.796       -23.297
vga_inst.row[0]     mypll_ipgen_lscc_pll_Z1_layer0|outcore_o_inferred_clock     FD1P3DZ     Q       row[0]     0.796       -23.266
vga_inst.row[1]     mypll_ipgen_lscc_pll_Z1_layer0|outcore_o_inferred_clock     FD1P3DZ     Q       row[1]     0.796       -23.077
vga_inst.row[3]     mypll_ipgen_lscc_pll_Z1_layer0|outcore_o_inferred_clock     FD1P3DZ     Q       row[3]     0.796       -23.005
vga_inst.row[4]     mypll_ipgen_lscc_pll_Z1_layer0|outcore_o_inferred_clock     FD1P3DZ     Q       row[4]     0.796       -22.881
vga_inst.row[5]     mypll_ipgen_lscc_pll_Z1_layer0|outcore_o_inferred_clock     FD1P3DZ     Q       row[5]     0.796       -22.713
vga_inst.row[6]     mypll_ipgen_lscc_pll_Z1_layer0|outcore_o_inferred_clock     FD1P3DZ     Q       row[6]     0.796       -22.589
vga_inst.row[7]     mypll_ipgen_lscc_pll_Z1_layer0|outcore_o_inferred_clock     FD1P3DZ     Q       row[7]     0.796       -22.421
vga_inst.row[8]     mypll_ipgen_lscc_pll_Z1_layer0|outcore_o_inferred_clock     FD1P3DZ     Q       row[8]     0.796       -22.297
==================================================================================================================================


Ending Points with Worst Slack
******************************

                      Starting                                                                                                 Required            
Instance              Reference                                                   Type        Pin     Net                      Time         Slack  
                      Clock                                                                                                                        
---------------------------------------------------------------------------------------------------------------------------------------------------
RGB_obuf[4]           mypll_ipgen_lscc_pll_Z1_layer0|outcore_o_inferred_clock     OB          I       N_60_i                   5.000        -23.369
RGB_obuf[5]           mypll_ipgen_lscc_pll_Z1_layer0|outcore_o_inferred_clock     OB          I       N_60_i                   5.000        -23.369
RGB_obuf[0]           mypll_ipgen_lscc_pll_Z1_layer0|outcore_o_inferred_clock     OB          I       N_64_i                   5.000        -21.430
RGB_obuf[1]           mypll_ipgen_lscc_pll_Z1_layer0|outcore_o_inferred_clock     OB          I       N_64_i                   5.000        -21.430
RGB_obuf[2]           mypll_ipgen_lscc_pll_Z1_layer0|outcore_o_inferred_clock     OB          I       N_62_i                   5.000        -21.357
RGB_obuf[3]           mypll_ipgen_lscc_pll_Z1_layer0|outcore_o_inferred_clock     OB          I       N_62_i                   5.000        -21.357
fsm_state[2]          mypll_ipgen_lscc_pll_Z1_layer0|outcore_o_inferred_clock     FD1P3DZ     D       fsm_state                4.845        -5.816 
bit_count[2]          mypll_ipgen_lscc_pll_Z1_layer0|outcore_o_inferred_clock     FD1P3DZ     D       bit_count                4.845        -5.444 
bit_count_fast[2]     mypll_ipgen_lscc_pll_Z1_layer0|outcore_o_inferred_clock     FD1P3DZ     D       bit_count                4.845        -5.444 
VGA_VSYNC_obuf        mypll_ipgen_lscc_pll_Z1_layer0|outcore_o_inferred_clock     OB          I       vga_inst.un1_VSYNC_i     5.000        -5.317 
===================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      5.000
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         5.000

    - Propagation time:                      28.369
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -23.369

    Number of logic level(s):                17
    Starting point:                          vga_inst.row[2] / Q
    Ending point:                            RGB_obuf[4] / I
    The start point is clocked by            mypll_ipgen_lscc_pll_Z1_layer0|outcore_o_inferred_clock [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK
    The end   point is clocked by            System [rising]

Instance / Net                                  Pin      Pin               Arrival      No. of    
Name                                Type        Name     Dir     Delay     Time         Fan Out(s)
--------------------------------------------------------------------------------------------------
vga_inst.row[2]                     FD1P3DZ     Q        Out     0.796     0.796 r      -         
row[2]                              Net         -        -       1.599     -            8         
read_address_cry_1_c_0_RNO          LUT4        A        In      -         2.395 r      -         
read_address_cry_1_c_0_RNO          LUT4        Z        Out     0.661     3.056 r      -         
read_address_axb_2                  Net         -        -       0.905     -            1         
read_address_cry_1_c_0              CCU2_B      B1       In      -         3.961 r      -         
read_address_cry_1_c_0              CCU2_B      COUT     Out     0.358     4.319 r      -         
read_address_cry_2                  Net         -        -       0.014     -            1         
read_address_cry_3_c_0              CCU2_B      CIN      In      -         4.333 r      -         
read_address_cry_3_c_0              CCU2_B      COUT     Out     0.278     4.611 r      -         
read_address_cry_4                  Net         -        -       0.014     -            1         
read_address_cry_5_0_c_0            CCU2_B      CIN      In      -         4.625 r      -         
read_address_cry_5_0_c_0            CCU2_B      COUT     Out     0.278     4.903 r      -         
read_address_cry_6                  Net         -        -       0.014     -            1         
read_address_cry_7_0_c_0            CCU2_B      CIN      In      -         4.917 r      -         
read_address_cry_7_0_c_0            CCU2_B      COUT     Out     0.278     5.195 r      -         
read_address_cry_8                  Net         -        -       0.014     -            1         
read_address_cry_9_0_c_0            CCU2_B      CIN      In      -         5.209 r      -         
read_address_cry_9_0_c_0            CCU2_B      COUT     Out     0.278     5.487 r      -         
read_address_cry_10                 Net         -        -       0.014     -            1         
read_address_cry_11_c_0             CCU2_B      CIN      In      -         5.501 r      -         
read_address_cry_11_c_0             CCU2_B      S0       Out     0.477     5.978 r      -         
read_address[18]                    Net         -        -       0.386     -            4         
vga_inst.spram_address[18]          LUT4        A        In      -         6.364 r      -         
vga_inst.spram_address[18]          LUT4        Z        Out     0.661     7.026 r      -         
spram_address[18]                   Net         -        -       1.371     -            16        
vga_inst.spram_data_out_0[7]        LUT4        C        In      -         8.397 r      -         
vga_inst.spram_data_out_0[7]        LUT4        Z        Out     0.558     8.955 r      -         
N_50                                Net         -        -       1.371     -            1         
vga_inst.spram_data_out_i_m2[7]     LUT4        A        In      -         10.326 r     -         
vga_inst.spram_data_out_i_m2[7]     LUT4        Z        Out     0.661     10.988 r     -         
N_149                               Net         -        -       1.371     -            1         
vga_inst.col_RNIG6356_2[3]          LUT4        A        In      -         12.358 r     -         
vga_inst.col_RNIG6356_2[3]          LUT4        Z        Out     0.661     13.020 r     -         
N_362                               Net         -        -       1.371     -            1         
vga_inst.col_RNIHH4KC_2[2]          LUT4        A        In      -         14.391 r     -         
vga_inst.col_RNIHH4KC_2[2]          LUT4        Z        Out     0.661     15.053 r     -         
N_143                               Net         -        -       1.371     -            1         
vga_inst.col_RNIH57IP_0[0]          LUT4        A        In      -         16.424 r     -         
vga_inst.col_RNIH57IP_0[0]          LUT4        Z        Out     0.661     17.085 r     -         
N_165                               Net         -        -       1.371     -            1         
vga_inst.col_RNIIECEJ1[1]           LUT4        A        In      -         18.456 r     -         
vga_inst.col_RNIIECEJ1[1]           LUT4        Z        Out     0.661     19.117 r     -         
N_168                               Net         -        -       1.371     -            2         
vga_inst.col_RNI4JQJK1[1]           LUT4        A        In      -         20.488 r     -         
vga_inst.col_RNI4JQJK1[1]           LUT4        Z        Out     0.569     21.057 f     -         
N_361                               Net         -        -       1.371     -            2         
vga_inst.col_RNIKEMLK1[1]           LUT4        A        In      -         22.428 f     -         
vga_inst.col_RNIKEMLK1[1]           LUT4        Z        Out     0.569     22.997 f     -         
N_196                               Net         -        -       1.371     -            1         
vga_inst.col_RNI6J4RL1[9]           LUT4        A        In      -         24.367 f     -         
vga_inst.col_RNI6J4RL1[9]           LUT4        Z        Out     0.661     25.029 r     -         
N_60_i                              Net         -        -       3.340     -            2         
RGB_obuf[4]                         OB          I        In      -         28.369 r     -         
==================================================================================================
Total path delay (propagation time + setup) of 28.369 is 9.730(34.3%) logic and 18.639(65.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      5.000
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         5.000

    - Propagation time:                      28.369
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -23.369

    Number of logic level(s):                17
    Starting point:                          vga_inst.row[2] / Q
    Ending point:                            RGB_obuf[5] / I
    The start point is clocked by            mypll_ipgen_lscc_pll_Z1_layer0|outcore_o_inferred_clock [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK
    The end   point is clocked by            System [rising]

Instance / Net                                  Pin      Pin               Arrival      No. of    
Name                                Type        Name     Dir     Delay     Time         Fan Out(s)
--------------------------------------------------------------------------------------------------
vga_inst.row[2]                     FD1P3DZ     Q        Out     0.796     0.796 r      -         
row[2]                              Net         -        -       1.599     -            8         
read_address_cry_1_c_0_RNO          LUT4        A        In      -         2.395 r      -         
read_address_cry_1_c_0_RNO          LUT4        Z        Out     0.661     3.056 r      -         
read_address_axb_2                  Net         -        -       0.905     -            1         
read_address_cry_1_c_0              CCU2_B      B1       In      -         3.961 r      -         
read_address_cry_1_c_0              CCU2_B      COUT     Out     0.358     4.319 r      -         
read_address_cry_2                  Net         -        -       0.014     -            1         
read_address_cry_3_c_0              CCU2_B      CIN      In      -         4.333 r      -         
read_address_cry_3_c_0              CCU2_B      COUT     Out     0.278     4.611 r      -         
read_address_cry_4                  Net         -        -       0.014     -            1         
read_address_cry_5_0_c_0            CCU2_B      CIN      In      -         4.625 r      -         
read_address_cry_5_0_c_0            CCU2_B      COUT     Out     0.278     4.903 r      -         
read_address_cry_6                  Net         -        -       0.014     -            1         
read_address_cry_7_0_c_0            CCU2_B      CIN      In      -         4.917 r      -         
read_address_cry_7_0_c_0            CCU2_B      COUT     Out     0.278     5.195 r      -         
read_address_cry_8                  Net         -        -       0.014     -            1         
read_address_cry_9_0_c_0            CCU2_B      CIN      In      -         5.209 r      -         
read_address_cry_9_0_c_0            CCU2_B      COUT     Out     0.278     5.487 r      -         
read_address_cry_10                 Net         -        -       0.014     -            1         
read_address_cry_11_c_0             CCU2_B      CIN      In      -         5.501 r      -         
read_address_cry_11_c_0             CCU2_B      S0       Out     0.477     5.978 r      -         
read_address[18]                    Net         -        -       0.386     -            4         
vga_inst.spram_address[18]          LUT4        A        In      -         6.364 r      -         
vga_inst.spram_address[18]          LUT4        Z        Out     0.661     7.026 r      -         
spram_address[18]                   Net         -        -       1.371     -            16        
vga_inst.spram_data_out_0[7]        LUT4        C        In      -         8.397 r      -         
vga_inst.spram_data_out_0[7]        LUT4        Z        Out     0.558     8.955 r      -         
N_50                                Net         -        -       1.371     -            1         
vga_inst.spram_data_out_i_m2[7]     LUT4        A        In      -         10.326 r     -         
vga_inst.spram_data_out_i_m2[7]     LUT4        Z        Out     0.661     10.988 r     -         
N_149                               Net         -        -       1.371     -            1         
vga_inst.col_RNIG6356_2[3]          LUT4        A        In      -         12.358 r     -         
vga_inst.col_RNIG6356_2[3]          LUT4        Z        Out     0.661     13.020 r     -         
N_362                               Net         -        -       1.371     -            1         
vga_inst.col_RNIHH4KC_2[2]          LUT4        A        In      -         14.391 r     -         
vga_inst.col_RNIHH4KC_2[2]          LUT4        Z        Out     0.661     15.053 r     -         
N_143                               Net         -        -       1.371     -            1         
vga_inst.col_RNIH57IP_0[0]          LUT4        A        In      -         16.424 r     -         
vga_inst.col_RNIH57IP_0[0]          LUT4        Z        Out     0.661     17.085 r     -         
N_165                               Net         -        -       1.371     -            1         
vga_inst.col_RNIIECEJ1[1]           LUT4        A        In      -         18.456 r     -         
vga_inst.col_RNIIECEJ1[1]           LUT4        Z        Out     0.661     19.117 r     -         
N_168                               Net         -        -       1.371     -            2         
vga_inst.col_RNI4JQJK1[1]           LUT4        A        In      -         20.488 r     -         
vga_inst.col_RNI4JQJK1[1]           LUT4        Z        Out     0.569     21.057 f     -         
N_361                               Net         -        -       1.371     -            2         
vga_inst.col_RNIKEMLK1[1]           LUT4        A        In      -         22.428 f     -         
vga_inst.col_RNIKEMLK1[1]           LUT4        Z        Out     0.569     22.997 f     -         
N_196                               Net         -        -       1.371     -            1         
vga_inst.col_RNI6J4RL1[9]           LUT4        A        In      -         24.367 f     -         
vga_inst.col_RNI6J4RL1[9]           LUT4        Z        Out     0.661     25.029 r     -         
N_60_i                              Net         -        -       3.340     -            2         
RGB_obuf[5]                         OB          I        In      -         28.369 r     -         
==================================================================================================
Total path delay (propagation time + setup) of 28.369 is 9.730(34.3%) logic and 18.639(65.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      5.000
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         5.000

    - Propagation time:                      28.297
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -23.297

    Number of logic level(s):                17
    Starting point:                          vga_inst.col[9] / Q
    Ending point:                            RGB_obuf[4] / I
    The start point is clocked by            mypll_ipgen_lscc_pll_Z1_layer0|outcore_o_inferred_clock [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK
    The end   point is clocked by            System [rising]

Instance / Net                                  Pin      Pin               Arrival      No. of    
Name                                Type        Name     Dir     Delay     Time         Fan Out(s)
--------------------------------------------------------------------------------------------------
vga_inst.col[9]                     FD1P3DZ     Q        Out     0.796     0.796 r      -         
col[9]                              Net         -        -       1.599     -            6         
read_address_cry_1_c_0_RNO          LUT4        B        In      -         2.395 r      -         
read_address_cry_1_c_0_RNO          LUT4        Z        Out     0.589     2.984 r      -         
read_address_axb_2                  Net         -        -       0.905     -            1         
read_address_cry_1_c_0              CCU2_B      B1       In      -         3.889 r      -         
read_address_cry_1_c_0              CCU2_B      COUT     Out     0.358     4.247 r      -         
read_address_cry_2                  Net         -        -       0.014     -            1         
read_address_cry_3_c_0              CCU2_B      CIN      In      -         4.261 r      -         
read_address_cry_3_c_0              CCU2_B      COUT     Out     0.278     4.539 r      -         
read_address_cry_4                  Net         -        -       0.014     -            1         
read_address_cry_5_0_c_0            CCU2_B      CIN      In      -         4.553 r      -         
read_address_cry_5_0_c_0            CCU2_B      COUT     Out     0.278     4.831 r      -         
read_address_cry_6                  Net         -        -       0.014     -            1         
read_address_cry_7_0_c_0            CCU2_B      CIN      In      -         4.845 r      -         
read_address_cry_7_0_c_0            CCU2_B      COUT     Out     0.278     5.123 r      -         
read_address_cry_8                  Net         -        -       0.014     -            1         
read_address_cry_9_0_c_0            CCU2_B      CIN      In      -         5.137 r      -         
read_address_cry_9_0_c_0            CCU2_B      COUT     Out     0.278     5.415 r      -         
read_address_cry_10                 Net         -        -       0.014     -            1         
read_address_cry_11_c_0             CCU2_B      CIN      In      -         5.429 r      -         
read_address_cry_11_c_0             CCU2_B      S0       Out     0.477     5.906 r      -         
read_address[18]                    Net         -        -       0.386     -            4         
vga_inst.spram_address[18]          LUT4        A        In      -         6.292 r      -         
vga_inst.spram_address[18]          LUT4        Z        Out     0.661     6.954 r      -         
spram_address[18]                   Net         -        -       1.371     -            16        
vga_inst.spram_data_out_0[7]        LUT4        C        In      -         8.325 r      -         
vga_inst.spram_data_out_0[7]        LUT4        Z        Out     0.558     8.883 r      -         
N_50                                Net         -        -       1.371     -            1         
vga_inst.spram_data_out_i_m2[7]     LUT4        A        In      -         10.254 r     -         
vga_inst.spram_data_out_i_m2[7]     LUT4        Z        Out     0.661     10.915 r     -         
N_149                               Net         -        -       1.371     -            1         
vga_inst.col_RNIG6356_2[3]          LUT4        A        In      -         12.286 r     -         
vga_inst.col_RNIG6356_2[3]          LUT4        Z        Out     0.661     12.948 r     -         
N_362                               Net         -        -       1.371     -            1         
vga_inst.col_RNIHH4KC_2[2]          LUT4        A        In      -         14.319 r     -         
vga_inst.col_RNIHH4KC_2[2]          LUT4        Z        Out     0.661     14.980 r     -         
N_143                               Net         -        -       1.371     -            1         
vga_inst.col_RNIH57IP_0[0]          LUT4        A        In      -         16.351 r     -         
vga_inst.col_RNIH57IP_0[0]          LUT4        Z        Out     0.661     17.013 r     -         
N_165                               Net         -        -       1.371     -            1         
vga_inst.col_RNIIECEJ1[1]           LUT4        A        In      -         18.384 r     -         
vga_inst.col_RNIIECEJ1[1]           LUT4        Z        Out     0.661     19.045 r     -         
N_168                               Net         -        -       1.371     -            2         
vga_inst.col_RNI4JQJK1[1]           LUT4        A        In      -         20.416 r     -         
vga_inst.col_RNI4JQJK1[1]           LUT4        Z        Out     0.569     20.985 f     -         
N_361                               Net         -        -       1.371     -            2         
vga_inst.col_RNIKEMLK1[1]           LUT4        A        In      -         22.356 f     -         
vga_inst.col_RNIKEMLK1[1]           LUT4        Z        Out     0.569     22.924 f     -         
N_196                               Net         -        -       1.371     -            1         
vga_inst.col_RNI6J4RL1[9]           LUT4        A        In      -         24.295 f     -         
vga_inst.col_RNI6J4RL1[9]           LUT4        Z        Out     0.661     24.957 r     -         
N_60_i                              Net         -        -       3.340     -            2         
RGB_obuf[4]                         OB          I        In      -         28.297 r     -         
==================================================================================================
Total path delay (propagation time + setup) of 28.297 is 9.658(34.1%) logic and 18.639(65.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      5.000
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         5.000

    - Propagation time:                      28.297
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -23.297

    Number of logic level(s):                17
    Starting point:                          vga_inst.row[2] / Q
    Ending point:                            RGB_obuf[4] / I
    The start point is clocked by            mypll_ipgen_lscc_pll_Z1_layer0|outcore_o_inferred_clock [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK
    The end   point is clocked by            System [rising]

Instance / Net                                  Pin      Pin               Arrival      No. of    
Name                                Type        Name     Dir     Delay     Time         Fan Out(s)
--------------------------------------------------------------------------------------------------
vga_inst.row[2]                     FD1P3DZ     Q        Out     0.796     0.796 r      -         
row[2]                              Net         -        -       1.599     -            8         
read_address_cry_1_c_0_RNO          LUT4        A        In      -         2.395 r      -         
read_address_cry_1_c_0_RNO          LUT4        Z        Out     0.661     3.056 r      -         
read_address_axb_2                  Net         -        -       0.905     -            1         
read_address_cry_1_c_0              CCU2_B      B1       In      -         3.961 r      -         
read_address_cry_1_c_0              CCU2_B      COUT     Out     0.358     4.319 r      -         
read_address_cry_2                  Net         -        -       0.014     -            1         
read_address_cry_3_c_0              CCU2_B      CIN      In      -         4.333 r      -         
read_address_cry_3_c_0              CCU2_B      COUT     Out     0.278     4.611 r      -         
read_address_cry_4                  Net         -        -       0.014     -            1         
read_address_cry_5_0_c_0            CCU2_B      CIN      In      -         4.625 r      -         
read_address_cry_5_0_c_0            CCU2_B      COUT     Out     0.278     4.903 r      -         
read_address_cry_6                  Net         -        -       0.014     -            1         
read_address_cry_7_0_c_0            CCU2_B      CIN      In      -         4.917 r      -         
read_address_cry_7_0_c_0            CCU2_B      COUT     Out     0.278     5.195 r      -         
read_address_cry_8                  Net         -        -       0.014     -            1         
read_address_cry_9_0_c_0            CCU2_B      CIN      In      -         5.209 r      -         
read_address_cry_9_0_c_0            CCU2_B      COUT     Out     0.278     5.487 r      -         
read_address_cry_10                 Net         -        -       0.014     -            1         
read_address_cry_11_c_0             CCU2_B      CIN      In      -         5.501 r      -         
read_address_cry_11_c_0             CCU2_B      S0       Out     0.477     5.978 r      -         
read_address[18]                    Net         -        -       0.386     -            4         
vga_inst.spram_address[18]          LUT4        A        In      -         6.364 r      -         
vga_inst.spram_address[18]          LUT4        Z        Out     0.661     7.026 r      -         
spram_address[18]                   Net         -        -       1.371     -            16        
vga_inst.spram_data_out_0[3]        LUT4        C        In      -         8.397 r      -         
vga_inst.spram_data_out_0[3]        LUT4        Z        Out     0.558     8.955 r      -         
N_46                                Net         -        -       1.371     -            1         
vga_inst.spram_data_out_i_m2[3]     LUT4        A        In      -         10.326 r     -         
vga_inst.spram_data_out_i_m2[3]     LUT4        Z        Out     0.661     10.988 r     -         
N_153                               Net         -        -       1.371     -            1         
vga_inst.col_RNIG6356_0[3]          LUT4        A        In      -         12.358 r     -         
vga_inst.col_RNIG6356_0[3]          LUT4        Z        Out     0.661     13.020 r     -         
N_363                               Net         -        -       1.371     -            1         
vga_inst.col_RNIHH4KC_2[2]          LUT4        B        In      -         14.391 r     -         
vga_inst.col_RNIHH4KC_2[2]          LUT4        Z        Out     0.589     14.980 r     -         
N_143                               Net         -        -       1.371     -            1         
vga_inst.col_RNIH57IP_0[0]          LUT4        A        In      -         16.351 r     -         
vga_inst.col_RNIH57IP_0[0]          LUT4        Z        Out     0.661     17.013 r     -         
N_165                               Net         -        -       1.371     -            1         
vga_inst.col_RNIIECEJ1[1]           LUT4        A        In      -         18.384 r     -         
vga_inst.col_RNIIECEJ1[1]           LUT4        Z        Out     0.661     19.045 r     -         
N_168                               Net         -        -       1.371     -            2         
vga_inst.col_RNI4JQJK1[1]           LUT4        A        In      -         20.416 r     -         
vga_inst.col_RNI4JQJK1[1]           LUT4        Z        Out     0.569     20.985 f     -         
N_361                               Net         -        -       1.371     -            2         
vga_inst.col_RNIKEMLK1[1]           LUT4        A        In      -         22.356 f     -         
vga_inst.col_RNIKEMLK1[1]           LUT4        Z        Out     0.569     22.924 f     -         
N_196                               Net         -        -       1.371     -            1         
vga_inst.col_RNI6J4RL1[9]           LUT4        A        In      -         24.295 f     -         
vga_inst.col_RNI6J4RL1[9]           LUT4        Z        Out     0.661     24.957 r     -         
N_60_i                              Net         -        -       3.340     -            2         
RGB_obuf[4]                         OB          I        In      -         28.297 r     -         
==================================================================================================
Total path delay (propagation time + setup) of 28.297 is 9.658(34.1%) logic and 18.639(65.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      5.000
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         5.000

    - Propagation time:                      28.297
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -23.297

    Number of logic level(s):                17
    Starting point:                          vga_inst.row[2] / Q
    Ending point:                            RGB_obuf[4] / I
    The start point is clocked by            mypll_ipgen_lscc_pll_Z1_layer0|outcore_o_inferred_clock [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK
    The end   point is clocked by            System [rising]

Instance / Net                                     Pin      Pin               Arrival      No. of    
Name                                   Type        Name     Dir     Delay     Time         Fan Out(s)
-----------------------------------------------------------------------------------------------------
vga_inst.row[2]                        FD1P3DZ     Q        Out     0.796     0.796 r      -         
row[2]                                 Net         -        -       1.599     -            8         
read_address_cry_1_c_0_RNO             LUT4        A        In      -         2.395 r      -         
read_address_cry_1_c_0_RNO             LUT4        Z        Out     0.661     3.056 r      -         
read_address_axb_2                     Net         -        -       0.905     -            1         
read_address_cry_1_c_0                 CCU2_B      B1       In      -         3.961 r      -         
read_address_cry_1_c_0                 CCU2_B      COUT     Out     0.358     4.319 r      -         
read_address_cry_2                     Net         -        -       0.014     -            1         
read_address_cry_3_c_0                 CCU2_B      CIN      In      -         4.333 r      -         
read_address_cry_3_c_0                 CCU2_B      COUT     Out     0.278     4.611 r      -         
read_address_cry_4                     Net         -        -       0.014     -            1         
read_address_cry_5_0_c_0               CCU2_B      CIN      In      -         4.625 r      -         
read_address_cry_5_0_c_0               CCU2_B      COUT     Out     0.278     4.903 r      -         
read_address_cry_6                     Net         -        -       0.014     -            1         
read_address_cry_7_0_c_0               CCU2_B      CIN      In      -         4.917 r      -         
read_address_cry_7_0_c_0               CCU2_B      COUT     Out     0.278     5.195 r      -         
read_address_cry_8                     Net         -        -       0.014     -            1         
read_address_cry_9_0_c_0               CCU2_B      CIN      In      -         5.209 r      -         
read_address_cry_9_0_c_0               CCU2_B      COUT     Out     0.278     5.487 r      -         
read_address_cry_10                    Net         -        -       0.014     -            1         
read_address_cry_11_c_0                CCU2_B      CIN      In      -         5.501 r      -         
read_address_cry_11_c_0                CCU2_B      S0       Out     0.477     5.978 r      -         
read_address[18]                       Net         -        -       0.386     -            4         
vga_inst.spram_address[18]             LUT4        A        In      -         6.364 r      -         
vga_inst.spram_address[18]             LUT4        Z        Out     0.661     7.026 r      -         
spram_address[18]                      Net         -        -       1.371     -            16        
vga_inst.spram_data_out_0_i_m2[14]     LUT4        C        In      -         8.397 r      -         
vga_inst.spram_data_out_0_i_m2[14]     LUT4        Z        Out     0.558     8.955 r      -         
N_156                                  Net         -        -       1.371     -            1         
vga_inst.spram_data_out_i_m2[14]       LUT4        A        In      -         10.326 r     -         
vga_inst.spram_data_out_i_m2[14]       LUT4        Z        Out     0.661     10.988 r     -         
N_145                                  Net         -        -       1.371     -            1         
vga_inst.col_RNIG6356_5[3]             LUT4        A        In      -         12.358 r     -         
vga_inst.col_RNIG6356_5[3]             LUT4        Z        Out     0.661     13.020 r     -         
N_364                                  Net         -        -       1.371     -            1         
vga_inst.col_RNIHH4KC_0[2]             LUT4        A        In      -         14.391 r     -         
vga_inst.col_RNIHH4KC_0[2]             LUT4        Z        Out     0.661     15.053 r     -         
N_372                                  Net         -        -       1.371     -            1         
vga_inst.col_RNIH57IP_0[0]             LUT4        B        In      -         16.424 r     -         
vga_inst.col_RNIH57IP_0[0]             LUT4        Z        Out     0.589     17.013 r     -         
N_165                                  Net         -        -       1.371     -            1         
vga_inst.col_RNIIECEJ1[1]              LUT4        A        In      -         18.384 r     -         
vga_inst.col_RNIIECEJ1[1]              LUT4        Z        Out     0.661     19.045 r     -         
N_168                                  Net         -        -       1.371     -            2         
vga_inst.col_RNI4JQJK1[1]              LUT4        A        In      -         20.416 r     -         
vga_inst.col_RNI4JQJK1[1]              LUT4        Z        Out     0.569     20.985 f     -         
N_361                                  Net         -        -       1.371     -            2         
vga_inst.col_RNIKEMLK1[1]              LUT4        A        In      -         22.356 f     -         
vga_inst.col_RNIKEMLK1[1]              LUT4        Z        Out     0.569     22.924 f     -         
N_196                                  Net         -        -       1.371     -            1         
vga_inst.col_RNI6J4RL1[9]              LUT4        A        In      -         24.295 f     -         
vga_inst.col_RNI6J4RL1[9]              LUT4        Z        Out     0.661     24.957 r     -         
N_60_i                                 Net         -        -       3.340     -            2         
RGB_obuf[4]                            OB          I        In      -         28.297 r     -         
=====================================================================================================
Total path delay (propagation time + setup) of 28.297 is 9.658(34.1%) logic and 18.639(65.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: System
====================================



Starting Points with Worst Slack
********************************

             Starting                                              Arrival            
Instance     Reference     Type       Pin        Net               Time        Slack  
             Clock                                                                    
--------------------------------------------------------------------------------------
SPRAM0       System        SP256K     DO[7]      data_out0[7]      0.000       -15.075
SPRAM0       System        SP256K     DO[3]      data_out0[3]      0.000       -15.003
SPRAM0       System        SP256K     DO[12]     data_out0[12]     0.000       -15.003
SPRAM0       System        SP256K     DO[14]     data_out0[14]     0.000       -15.003
SPRAM1       System        SP256K     DO[7]      data_out1[7]      0.000       -15.003
SPRAM0       System        SP256K     DO[15]     data_out0[15]     0.000       -14.972
SPRAM0       System        SP256K     DO[4]      data_out0[4]      0.000       -14.931
SPRAM0       System        SP256K     DO[5]      data_out0[5]      0.000       -14.931
SPRAM0       System        SP256K     DO[6]      data_out0[6]      0.000       -14.931
SPRAM0       System        SP256K     DO[8]      data_out0[8]      0.000       -14.931
======================================================================================


Ending Points with Worst Slack
******************************

                      Starting                                               Required            
Instance              Reference     Type        Pin     Net                  Time         Slack  
                      Clock                                                                      
-------------------------------------------------------------------------------------------------
RGB_obuf[4]           System        OB          I       N_60_i               5.000        -15.075
RGB_obuf[5]           System        OB          I       N_60_i               5.000        -15.075
RGB_obuf[0]           System        OB          I       N_64_i               5.000        -13.136
RGB_obuf[1]           System        OB          I       N_64_i               5.000        -13.136
RGB_obuf[2]           System        OB          I       N_62_i               5.000        -13.064
RGB_obuf[3]           System        OB          I       N_62_i               5.000        -13.064
fsm_state[0]          System        FD1P3DZ     D       fsm_state_1          4.845        -7.723 
fsm_state_0_rep1      System        FD1P3DZ     D       fsm_state_1_rep1     4.845        -7.723 
fsm_state_fast[0]     System        FD1P3DZ     D       fsm_state_1_fast     4.845        -7.723 
fsm_state[1]          System        FD1P3DZ     D       fsm_state_0          4.845        -7.599 
=================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      5.000
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         5.000

    - Propagation time:                      20.076
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -15.076

    Number of logic level(s):                9
    Starting point:                          SPRAM0 / DO[7]
    Ending point:                            RGB_obuf[4] / I
    The start point is clocked by            System [rising]
    The end   point is clocked by            System [rising]

Instance / Net                                 Pin       Pin               Arrival      No. of    
Name                                Type       Name      Dir     Delay     Time         Fan Out(s)
--------------------------------------------------------------------------------------------------
SPRAM0                              SP256K     DO[7]     Out     0.000     0.000 r      -         
data_out0[7]                        Net        -         -       0.000     -            1         
vga_inst.spram_data_out_0[7]        LUT4       A         In      -         0.000 r      -         
vga_inst.spram_data_out_0[7]        LUT4       Z         Out     0.661     0.661 r      -         
N_50                                Net        -         -       1.371     -            1         
vga_inst.spram_data_out_i_m2[7]     LUT4       A         In      -         2.033 r      -         
vga_inst.spram_data_out_i_m2[7]     LUT4       Z         Out     0.661     2.694 r      -         
N_149                               Net        -         -       1.371     -            1         
vga_inst.col_RNIG6356_2[3]          LUT4       A         In      -         4.065 r      -         
vga_inst.col_RNIG6356_2[3]          LUT4       Z         Out     0.661     4.726 r      -         
N_362                               Net        -         -       1.371     -            1         
vga_inst.col_RNIHH4KC_2[2]          LUT4       A         In      -         6.098 r      -         
vga_inst.col_RNIHH4KC_2[2]          LUT4       Z         Out     0.661     6.759 r      -         
N_143                               Net        -         -       1.371     -            1         
vga_inst.col_RNIH57IP_0[0]          LUT4       A         In      -         8.130 r      -         
vga_inst.col_RNIH57IP_0[0]          LUT4       Z         Out     0.661     8.791 r      -         
N_165                               Net        -         -       1.371     -            1         
vga_inst.col_RNIIECEJ1[1]           LUT4       A         In      -         10.162 r     -         
vga_inst.col_RNIIECEJ1[1]           LUT4       Z         Out     0.661     10.824 r     -         
N_168                               Net        -         -       1.371     -            2         
vga_inst.col_RNI4JQJK1[1]           LUT4       A         In      -         12.195 r     -         
vga_inst.col_RNI4JQJK1[1]           LUT4       Z         Out     0.569     12.764 f     -         
N_361                               Net        -         -       1.371     -            2         
vga_inst.col_RNIKEMLK1[1]           LUT4       A         In      -         14.134 f     -         
vga_inst.col_RNIKEMLK1[1]           LUT4       Z         Out     0.569     14.703 f     -         
N_196                               Net        -         -       1.371     -            1         
vga_inst.col_RNI6J4RL1[9]           LUT4       A         In      -         16.074 f     -         
vga_inst.col_RNI6J4RL1[9]           LUT4       Z         Out     0.661     16.735 r     -         
N_60_i                              Net        -         -       3.340     -            2         
RGB_obuf[4]                         OB         I         In      -         20.076 r     -         
==================================================================================================
Total path delay (propagation time + setup) of 20.076 is 5.768(28.7%) logic and 14.308(71.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      5.000
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         5.000

    - Propagation time:                      20.076
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -15.076

    Number of logic level(s):                9
    Starting point:                          SPRAM0 / DO[7]
    Ending point:                            RGB_obuf[5] / I
    The start point is clocked by            System [rising]
    The end   point is clocked by            System [rising]

Instance / Net                                 Pin       Pin               Arrival      No. of    
Name                                Type       Name      Dir     Delay     Time         Fan Out(s)
--------------------------------------------------------------------------------------------------
SPRAM0                              SP256K     DO[7]     Out     0.000     0.000 r      -         
data_out0[7]                        Net        -         -       0.000     -            1         
vga_inst.spram_data_out_0[7]        LUT4       A         In      -         0.000 r      -         
vga_inst.spram_data_out_0[7]        LUT4       Z         Out     0.661     0.661 r      -         
N_50                                Net        -         -       1.371     -            1         
vga_inst.spram_data_out_i_m2[7]     LUT4       A         In      -         2.033 r      -         
vga_inst.spram_data_out_i_m2[7]     LUT4       Z         Out     0.661     2.694 r      -         
N_149                               Net        -         -       1.371     -            1         
vga_inst.col_RNIG6356_2[3]          LUT4       A         In      -         4.065 r      -         
vga_inst.col_RNIG6356_2[3]          LUT4       Z         Out     0.661     4.726 r      -         
N_362                               Net        -         -       1.371     -            1         
vga_inst.col_RNIHH4KC_2[2]          LUT4       A         In      -         6.098 r      -         
vga_inst.col_RNIHH4KC_2[2]          LUT4       Z         Out     0.661     6.759 r      -         
N_143                               Net        -         -       1.371     -            1         
vga_inst.col_RNIH57IP_0[0]          LUT4       A         In      -         8.130 r      -         
vga_inst.col_RNIH57IP_0[0]          LUT4       Z         Out     0.661     8.791 r      -         
N_165                               Net        -         -       1.371     -            1         
vga_inst.col_RNIIECEJ1[1]           LUT4       A         In      -         10.162 r     -         
vga_inst.col_RNIIECEJ1[1]           LUT4       Z         Out     0.661     10.824 r     -         
N_168                               Net        -         -       1.371     -            2         
vga_inst.col_RNI4JQJK1[1]           LUT4       A         In      -         12.195 r     -         
vga_inst.col_RNI4JQJK1[1]           LUT4       Z         Out     0.569     12.764 f     -         
N_361                               Net        -         -       1.371     -            2         
vga_inst.col_RNIKEMLK1[1]           LUT4       A         In      -         14.134 f     -         
vga_inst.col_RNIKEMLK1[1]           LUT4       Z         Out     0.569     14.703 f     -         
N_196                               Net        -         -       1.371     -            1         
vga_inst.col_RNI6J4RL1[9]           LUT4       A         In      -         16.074 f     -         
vga_inst.col_RNI6J4RL1[9]           LUT4       Z         Out     0.661     16.735 r     -         
N_60_i                              Net        -         -       3.340     -            2         
RGB_obuf[5]                         OB         I         In      -         20.076 r     -         
==================================================================================================
Total path delay (propagation time + setup) of 20.076 is 5.768(28.7%) logic and 14.308(71.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      5.000
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         5.000

    - Propagation time:                      20.003
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -15.003

    Number of logic level(s):                9
    Starting point:                          SPRAM0 / DO[3]
    Ending point:                            RGB_obuf[4] / I
    The start point is clocked by            System [rising]
    The end   point is clocked by            System [rising]

Instance / Net                                 Pin       Pin               Arrival      No. of    
Name                                Type       Name      Dir     Delay     Time         Fan Out(s)
--------------------------------------------------------------------------------------------------
SPRAM0                              SP256K     DO[3]     Out     0.000     0.000 r      -         
data_out0[3]                        Net        -         -       0.000     -            1         
vga_inst.spram_data_out_0[3]        LUT4       A         In      -         0.000 r      -         
vga_inst.spram_data_out_0[3]        LUT4       Z         Out     0.661     0.661 r      -         
N_46                                Net        -         -       1.371     -            1         
vga_inst.spram_data_out_i_m2[3]     LUT4       A         In      -         2.033 r      -         
vga_inst.spram_data_out_i_m2[3]     LUT4       Z         Out     0.661     2.694 r      -         
N_153                               Net        -         -       1.371     -            1         
vga_inst.col_RNIG6356_0[3]          LUT4       A         In      -         4.065 r      -         
vga_inst.col_RNIG6356_0[3]          LUT4       Z         Out     0.661     4.726 r      -         
N_363                               Net        -         -       1.371     -            1         
vga_inst.col_RNIHH4KC_2[2]          LUT4       B         In      -         6.098 r      -         
vga_inst.col_RNIHH4KC_2[2]          LUT4       Z         Out     0.589     6.687 r      -         
N_143                               Net        -         -       1.371     -            1         
vga_inst.col_RNIH57IP_0[0]          LUT4       A         In      -         8.058 r      -         
vga_inst.col_RNIH57IP_0[0]          LUT4       Z         Out     0.661     8.719 r      -         
N_165                               Net        -         -       1.371     -            1         
vga_inst.col_RNIIECEJ1[1]           LUT4       A         In      -         10.090 r     -         
vga_inst.col_RNIIECEJ1[1]           LUT4       Z         Out     0.661     10.752 r     -         
N_168                               Net        -         -       1.371     -            2         
vga_inst.col_RNI4JQJK1[1]           LUT4       A         In      -         12.123 r     -         
vga_inst.col_RNI4JQJK1[1]           LUT4       Z         Out     0.569     12.691 f     -         
N_361                               Net        -         -       1.371     -            2         
vga_inst.col_RNIKEMLK1[1]           LUT4       A         In      -         14.062 f     -         
vga_inst.col_RNIKEMLK1[1]           LUT4       Z         Out     0.569     14.631 f     -         
N_196                               Net        -         -       1.371     -            1         
vga_inst.col_RNI6J4RL1[9]           LUT4       A         In      -         16.002 f     -         
vga_inst.col_RNI6J4RL1[9]           LUT4       Z         Out     0.661     16.663 r     -         
N_60_i                              Net        -         -       3.340     -            2         
RGB_obuf[4]                         OB         I         In      -         20.003 r     -         
==================================================================================================
Total path delay (propagation time + setup) of 20.003 is 5.695(28.5%) logic and 14.308(71.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      5.000
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         5.000

    - Propagation time:                      20.003
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -15.003

    Number of logic level(s):                9
    Starting point:                          SPRAM0 / DO[12]
    Ending point:                            RGB_obuf[4] / I
    The start point is clocked by            System [rising]
    The end   point is clocked by            System [rising]

Instance / Net                                    Pin        Pin               Arrival      No. of    
Name                                   Type       Name       Dir     Delay     Time         Fan Out(s)
------------------------------------------------------------------------------------------------------
SPRAM0                                 SP256K     DO[12]     Out     0.000     0.000 r      -         
data_out0[12]                          Net        -          -       0.000     -            1         
vga_inst.spram_data_out_0_i_m2[12]     LUT4       A          In      -         0.000 r      -         
vga_inst.spram_data_out_0_i_m2[12]     LUT4       Z          Out     0.661     0.661 r      -         
N_157                                  Net        -          -       1.371     -            1         
vga_inst.spram_data_out_i_m2[12]       LUT4       A          In      -         2.033 r      -         
vga_inst.spram_data_out_i_m2[12]       LUT4       Z          Out     0.661     2.694 r      -         
N_146                                  Net        -          -       1.371     -            1         
vga_inst.col_RNIG6356_6[3]             LUT4       A          In      -         4.065 r      -         
vga_inst.col_RNIG6356_6[3]             LUT4       Z          Out     0.661     4.726 r      -         
N_368                                  Net        -          -       1.371     -            1         
vga_inst.col_RNIHH4KC_1[2]             LUT4       A          In      -         6.098 r      -         
vga_inst.col_RNIHH4KC_1[2]             LUT4       Z          Out     0.661     6.759 r      -         
N_370                                  Net        -          -       1.371     -            1         
vga_inst.col_RNIH57IP[0]               LUT4       A          In      -         8.130 r      -         
vga_inst.col_RNIH57IP[0]               LUT4       Z          Out     0.661     8.791 r      -         
N_166                                  Net        -          -       1.371     -            1         
vga_inst.col_RNIIECEJ1[1]              LUT4       B          In      -         10.162 r     -         
vga_inst.col_RNIIECEJ1[1]              LUT4       Z          Out     0.589     10.752 r     -         
N_168                                  Net        -          -       1.371     -            2         
vga_inst.col_RNI4JQJK1[1]              LUT4       A          In      -         12.123 r     -         
vga_inst.col_RNI4JQJK1[1]              LUT4       Z          Out     0.569     12.691 f     -         
N_361                                  Net        -          -       1.371     -            2         
vga_inst.col_RNIKEMLK1[1]              LUT4       A          In      -         14.062 f     -         
vga_inst.col_RNIKEMLK1[1]              LUT4       Z          Out     0.569     14.631 f     -         
N_196                                  Net        -          -       1.371     -            1         
vga_inst.col_RNI6J4RL1[9]              LUT4       A          In      -         16.002 f     -         
vga_inst.col_RNI6J4RL1[9]              LUT4       Z          Out     0.661     16.663 r     -         
N_60_i                                 Net        -          -       3.340     -            2         
RGB_obuf[4]                            OB         I          In      -         20.003 r     -         
======================================================================================================
Total path delay (propagation time + setup) of 20.003 is 5.695(28.5%) logic and 14.308(71.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      5.000
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         5.000

    - Propagation time:                      20.003
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -15.003

    Number of logic level(s):                9
    Starting point:                          SPRAM0 / DO[14]
    Ending point:                            RGB_obuf[4] / I
    The start point is clocked by            System [rising]
    The end   point is clocked by            System [rising]

Instance / Net                                    Pin        Pin               Arrival      No. of    
Name                                   Type       Name       Dir     Delay     Time         Fan Out(s)
------------------------------------------------------------------------------------------------------
SPRAM0                                 SP256K     DO[14]     Out     0.000     0.000 r      -         
data_out0[14]                          Net        -          -       0.000     -            1         
vga_inst.spram_data_out_0_i_m2[14]     LUT4       A          In      -         0.000 r      -         
vga_inst.spram_data_out_0_i_m2[14]     LUT4       Z          Out     0.661     0.661 r      -         
N_156                                  Net        -          -       1.371     -            1         
vga_inst.spram_data_out_i_m2[14]       LUT4       A          In      -         2.033 r      -         
vga_inst.spram_data_out_i_m2[14]       LUT4       Z          Out     0.661     2.694 r      -         
N_145                                  Net        -          -       1.371     -            1         
vga_inst.col_RNIG6356_5[3]             LUT4       A          In      -         4.065 r      -         
vga_inst.col_RNIG6356_5[3]             LUT4       Z          Out     0.661     4.726 r      -         
N_364                                  Net        -          -       1.371     -            1         
vga_inst.col_RNIHH4KC_0[2]             LUT4       A          In      -         6.098 r      -         
vga_inst.col_RNIHH4KC_0[2]             LUT4       Z          Out     0.661     6.759 r      -         
N_372                                  Net        -          -       1.371     -            1         
vga_inst.col_RNIH57IP_0[0]             LUT4       B          In      -         8.130 r      -         
vga_inst.col_RNIH57IP_0[0]             LUT4       Z          Out     0.589     8.719 r      -         
N_165                                  Net        -          -       1.371     -            1         
vga_inst.col_RNIIECEJ1[1]              LUT4       A          In      -         10.090 r     -         
vga_inst.col_RNIIECEJ1[1]              LUT4       Z          Out     0.661     10.752 r     -         
N_168                                  Net        -          -       1.371     -            2         
vga_inst.col_RNI4JQJK1[1]              LUT4       A          In      -         12.123 r     -         
vga_inst.col_RNI4JQJK1[1]              LUT4       Z          Out     0.569     12.691 f     -         
N_361                                  Net        -          -       1.371     -            2         
vga_inst.col_RNIKEMLK1[1]              LUT4       A          In      -         14.062 f     -         
vga_inst.col_RNIKEMLK1[1]              LUT4       Z          Out     0.569     14.631 f     -         
N_196                                  Net        -          -       1.371     -            1         
vga_inst.col_RNI6J4RL1[9]              LUT4       A          In      -         16.002 f     -         
vga_inst.col_RNI6J4RL1[9]              LUT4       Z          Out     0.661     16.663 r     -         
N_60_i                                 Net        -          -       3.340     -            2         
RGB_obuf[4]                            OB         I          In      -         20.003 r     -         
======================================================================================================
Total path delay (propagation time + setup) of 20.003 is 5.695(28.5%) logic and 14.308(71.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied

Finished final timing analysis (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 203MB peak: 204MB)


Finished timing report (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 203MB peak: 204MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40up5ksg48i-6
Cell usage:
CCU2_B          28 uses
FD1P3DZ         78 uses
FD1P3IZ         23 uses
PLL_B           1 use
SP256K          3 uses
VHI             5 uses
VLO             5 uses
LUT4            212 uses

I/O ports: 24
I/O primitives: 24
IB             13 uses
OB             11 uses

I/O Register bits:                  0
Register bits not including I/Os:   101 of 5280 (1%)
Total load per clock:
   mypll_ipgen_lscc_pll_Z1_layer0|outcore_o_inferred_clock: 94
   top|CAMERA_PCLOCK: 1

@S |Mapping Summary:
Total  LUTs: 212 (4%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed LUTs 212 = 212 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 67MB peak: 204MB)

Process took 0h:00m:03s realtime, 0h:00m:02s cputime
# Wed Apr 16 23:48:15 2025

###########################################################]



<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></DIV>

<button id="back_to_top" class="radiant" onclick="scrollToTop()">&lt;</button>
<script type="text/javascript">
<!--
var scrollStep = 0;
function scrollToTop(){
  var funScroll = function() {
    var top = document.body.scrollTop;
    if (top == 0) {
      scrollStep = 0;
      return;
    }
    if (scrollStep == 0)
      scrollStep = top/20 + 1;
    top -= scrollStep;
    if (top < 0)
      top = 0;
    document.body.scrollTop = top;
    requestAnimationFrame(funScroll);
  };
  funScroll();
}

window.addEventListener('scroll', function(e) {
  var backToTop = document.getElementById('back_to_top')
  if (document.body.scrollTop > 0) {
    backToTop.style.display = 'block';
  } else {	backToTop.style.display = 'none'  }});

//-->
</script>

<style type="text/css">
#back_to_top {
  bottom:20px; right:20px;
  width:30px; height:30px;
  font-size: 20px;
  padding: 2px 5px 2px 5px;
  position:fixed;
  background-color:rgba(210,210,210,0.1);
  border-style: solid;
  border-color: rgba(192,192,192,0.8);
  border-width:1px;
  display:none;
  -webkit-transform: rotate(90deg);
  -webkit-transform-origin:50% 50%;
}
#back_to_top:focus {
  outline-width:0px;
}
</style>

</BODY>

