// Seed: 2617255692
`timescale 1ps / 1ps
module module_0 (
    input logic id_0,
    output reg id_1
    , id_5,
    input id_2,
    output id_3,
    input wire id_4
);
  initial id_1 = 1'd0;
  always @(posedge id_0) id_1 <= #id_4 1;
  always @(posedge 1 or posedge 1) id_3 = 1;
  assign id_1 = (id_5);
  logic id_6;
  reg   id_7;
  always @(negedge 1) id_7 <= id_4[1 : 1] === id_0 + 1;
  logic id_8;
  logic id_9 = id_6;
  logic id_10, id_11;
  assign id_1 = 1;
endmodule
