set ::env(PDK) "sky130A"
set ::env(PDKPATH) "/home/admin1/.ciel/sky130A"
set ::env(STD_CELL_LIBRARY) "sky130_fd_sc_hd"
set ::env(SCLPATH) "/home/admin1/.ciel/sky130A/sky130_fd_sc_hd"
set ::env(DESIGN_DIR) "/openlane/designs/hexbs"
set ::env(DESIGN_NAME) "hexbs_top"
set ::env(VERILOG_FILES) "/openlane/designs/hexbs/src/me_hexbs_topB.v"
set ::env(CLOCK_PORT) "clk"
set ::env(CLOCK_NET) "clk"
set ::env(CLOCK_PERIOD) "20.0"
set ::env(FP_SIZING) "relative"
set ::env(FP_CORE_UTIL) "20"
set ::env(PL_TARGET_DENSITY) "0.25"
set ::env(pdk) "sky130A"
set ::env(RT_MAX_LAYER) "met4"
set ::env(DIODE_INSERTION_STRATEGY) "3"
set ::env(RUN_LVS) "1"
set ::env(RUN_MAGIC) "1"
