Running: D:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib secureip -o D:/STUDIA/V semestr/UCISW/Lab_5/Translator_Tablica/testTablicowytestBenchtr_isim_beh.exe -prj D:/STUDIA/V semestr/UCISW/Lab_5/Translator_Tablica/testTablicowytestBenchtr_beh.prj work.testTablicowytestBenchtr 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Parsing VHDL file "D:/STUDIA/V semestr/UCISW/Lab_5/Translator_Tablica/tablicowaTranslator.vhd" into library work
Parsing VHDL file "D:/STUDIA/V semestr/UCISW/Lab_5/Translator_Tablica/testTablicowytestBenchtr.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling architecture behavioral of entity tablicowaTranslator [tablicowatranslator_default]
Compiling architecture behavior of entity testtablicowytestbenchtr
Time Resolution for simulation is 1ps.
Compiled 5 VHDL Units
Built simulation executable D:/STUDIA/V semestr/UCISW/Lab_5/Translator_Tablica/testTablicowytestBenchtr_isim_beh.exe
Fuse Memory Usage: 30152 KB
Fuse CPU Usage: 374 ms
