onerror {resume}
quietly WaveActivateNextPane {} 0
add wave -noupdate /CPU_TestBench/cpu/InsFetch/clk
add wave -noupdate /CPU_TestBench/cpu/InsFetch/reset
add wave -noupdate -group Fetch /CPU_TestBench/cpu/InsFetch/enablePC
add wave -noupdate -group Fetch /CPU_TestBench/cpu/InsFetch/branchFlag
add wave -noupdate -group Fetch /CPU_TestBench/cpu/InsFetch/branchTarget
add wave -noupdate -group Fetch /CPU_TestBench/cpu/InsFetch/mem
add wave -noupdate -group Fetch -radix decimal /CPU_TestBench/cpu/InsFetch/address
add wave -noupdate -group Fetch -radix decimal /CPU_TestBench/cpu/InsFetch/PC
add wave -noupdate -group Fetch -radix binary /CPU_TestBench/cpu/InsFetch/instruction1
add wave -noupdate -group Fetch -radix binary /CPU_TestBench/cpu/InsFetch/instruction2
add wave -noupdate -group IF_ID /CPU_TestBench/cpu/if_id/clk
add wave -noupdate -group IF_ID /CPU_TestBench/cpu/if_id/stall
add wave -noupdate -group IF_ID /CPU_TestBench/cpu/if_id/flush
add wave -noupdate -group IF_ID /CPU_TestBench/cpu/if_id/instruction1_IF
add wave -noupdate -group IF_ID /CPU_TestBench/cpu/if_id/instruction2_IF
add wave -noupdate -group IF_ID /CPU_TestBench/cpu/if_id/instruction1_ID
add wave -noupdate -group IF_ID /CPU_TestBench/cpu/if_id/instruction2_ID
add wave -noupdate -group Decoder -radix hexadecimal /CPU_TestBench/cpu/firstInstruction/instruction
add wave -noupdate -group Decoder /CPU_TestBench/cpu/firstInstruction/reset
add wave -noupdate -group Decoder /CPU_TestBench/cpu/firstInstruction/isFour
add wave -noupdate -group Decoder /CPU_TestBench/cpu/firstInstruction/isSeven
add wave -noupdate -group Decoder /CPU_TestBench/cpu/firstInstruction/isEight
add wave -noupdate -group Decoder /CPU_TestBench/cpu/firstInstruction/isNine
add wave -noupdate -group Decoder /CPU_TestBench/cpu/firstInstruction/isEleven
add wave -noupdate -group Decoder /CPU_TestBench/cpu/firstInstruction/opcode_found
add wave -noupdate -group Decoder /CPU_TestBench/cpu/firstInstruction/readRegisterRA
add wave -noupdate -group Decoder /CPU_TestBench/cpu/firstInstruction/readRegisterRB
add wave -noupdate -group Decoder /CPU_TestBench/cpu/firstInstruction/readRegisterRC
add wave -noupdate -group Decoder -radix decimal /CPU_TestBench/cpu/firstInstruction/readRegisterRT
add wave -noupdate -group Decoder /CPU_TestBench/cpu/firstInstruction/imm7
add wave -noupdate -group Decoder /CPU_TestBench/cpu/firstInstruction/imm10
add wave -noupdate -group Decoder -radix unsigned -childformat {{{/CPU_TestBench/cpu/firstInstruction/imm16[15]} -radix unsigned} {{/CPU_TestBench/cpu/firstInstruction/imm16[14]} -radix unsigned} {{/CPU_TestBench/cpu/firstInstruction/imm16[13]} -radix unsigned} {{/CPU_TestBench/cpu/firstInstruction/imm16[12]} -radix unsigned} {{/CPU_TestBench/cpu/firstInstruction/imm16[11]} -radix unsigned} {{/CPU_TestBench/cpu/firstInstruction/imm16[10]} -radix unsigned} {{/CPU_TestBench/cpu/firstInstruction/imm16[9]} -radix unsigned} {{/CPU_TestBench/cpu/firstInstruction/imm16[8]} -radix unsigned} {{/CPU_TestBench/cpu/firstInstruction/imm16[7]} -radix unsigned} {{/CPU_TestBench/cpu/firstInstruction/imm16[6]} -radix unsigned} {{/CPU_TestBench/cpu/firstInstruction/imm16[5]} -radix unsigned} {{/CPU_TestBench/cpu/firstInstruction/imm16[4]} -radix unsigned} {{/CPU_TestBench/cpu/firstInstruction/imm16[3]} -radix unsigned} {{/CPU_TestBench/cpu/firstInstruction/imm16[2]} -radix unsigned} {{/CPU_TestBench/cpu/firstInstruction/imm16[1]} -radix unsigned} {{/CPU_TestBench/cpu/firstInstruction/imm16[0]} -radix unsigned}} -subitemconfig {{/CPU_TestBench/cpu/firstInstruction/imm16[15]} {-height 15 -radix unsigned} {/CPU_TestBench/cpu/firstInstruction/imm16[14]} {-height 15 -radix unsigned} {/CPU_TestBench/cpu/firstInstruction/imm16[13]} {-height 15 -radix unsigned} {/CPU_TestBench/cpu/firstInstruction/imm16[12]} {-height 15 -radix unsigned} {/CPU_TestBench/cpu/firstInstruction/imm16[11]} {-height 15 -radix unsigned} {/CPU_TestBench/cpu/firstInstruction/imm16[10]} {-height 15 -radix unsigned} {/CPU_TestBench/cpu/firstInstruction/imm16[9]} {-height 15 -radix unsigned} {/CPU_TestBench/cpu/firstInstruction/imm16[8]} {-height 15 -radix unsigned} {/CPU_TestBench/cpu/firstInstruction/imm16[7]} {-height 15 -radix unsigned} {/CPU_TestBench/cpu/firstInstruction/imm16[6]} {-height 15 -radix unsigned} {/CPU_TestBench/cpu/firstInstruction/imm16[5]} {-height 15 -radix unsigned} {/CPU_TestBench/cpu/firstInstruction/imm16[4]} {-height 15 -radix unsigned} {/CPU_TestBench/cpu/firstInstruction/imm16[3]} {-height 15 -radix unsigned} {/CPU_TestBench/cpu/firstInstruction/imm16[2]} {-height 15 -radix unsigned} {/CPU_TestBench/cpu/firstInstruction/imm16[1]} {-height 15 -radix unsigned} {/CPU_TestBench/cpu/firstInstruction/imm16[0]} {-height 15 -radix unsigned}} /CPU_TestBench/cpu/firstInstruction/imm16
add wave -noupdate -group Decoder /CPU_TestBench/cpu/firstInstruction/imm18
add wave -noupdate -group Decoder /CPU_TestBench/cpu/firstInstruction/useRA
add wave -noupdate -group Decoder /CPU_TestBench/cpu/firstInstruction/useRB
add wave -noupdate -group Decoder /CPU_TestBench/cpu/firstInstruction/useRC
add wave -noupdate -group Decoder /CPU_TestBench/cpu/firstInstruction/latency
add wave -noupdate -group Decoder /CPU_TestBench/cpu/firstInstruction/unitID
add wave -noupdate -group Decoder /CPU_TestBench/cpu/firstInstruction/isEven
add wave -noupdate -group Decoder /CPU_TestBench/cpu/firstInstruction/opcode
add wave -noupdate -group Decoder -radix hexadecimal /CPU_TestBench/cpu/secondInstruction/instruction
add wave -noupdate -group Decoder /CPU_TestBench/cpu/secondInstruction/reset
add wave -noupdate -group Decoder /CPU_TestBench/cpu/secondInstruction/isFour
add wave -noupdate -group Decoder /CPU_TestBench/cpu/secondInstruction/isSeven
add wave -noupdate -group Decoder /CPU_TestBench/cpu/secondInstruction/isEight
add wave -noupdate -group Decoder /CPU_TestBench/cpu/secondInstruction/isNine
add wave -noupdate -group Decoder /CPU_TestBench/cpu/secondInstruction/isEleven
add wave -noupdate -group Decoder /CPU_TestBench/cpu/secondInstruction/opcode_found
add wave -noupdate -group Decoder /CPU_TestBench/cpu/secondInstruction/readRegisterRA
add wave -noupdate -group Decoder /CPU_TestBench/cpu/secondInstruction/readRegisterRB
add wave -noupdate -group Decoder /CPU_TestBench/cpu/secondInstruction/readRegisterRC
add wave -noupdate -group Decoder -radix unsigned /CPU_TestBench/cpu/secondInstruction/readRegisterRT
add wave -noupdate -group Decoder /CPU_TestBench/cpu/secondInstruction/imm7
add wave -noupdate -group Decoder /CPU_TestBench/cpu/secondInstruction/imm10
add wave -noupdate -group Decoder -radix unsigned /CPU_TestBench/cpu/secondInstruction/imm16
add wave -noupdate -group Decoder /CPU_TestBench/cpu/secondInstruction/imm18
add wave -noupdate -group Decoder /CPU_TestBench/cpu/secondInstruction/useRA
add wave -noupdate -group Decoder /CPU_TestBench/cpu/secondInstruction/useRB
add wave -noupdate -group Decoder /CPU_TestBench/cpu/secondInstruction/useRC
add wave -noupdate -group Decoder /CPU_TestBench/cpu/secondInstruction/latency
add wave -noupdate -group Decoder /CPU_TestBench/cpu/secondInstruction/unitID
add wave -noupdate -group Decoder /CPU_TestBench/cpu/secondInstruction/isEven
add wave -noupdate -group Decoder /CPU_TestBench/cpu/secondInstruction/opcode
add wave -noupdate -group ID_REG /CPU_TestBench/cpu/id_reg/clk
add wave -noupdate -group ID_REG /CPU_TestBench/cpu/id_reg/stall
add wave -noupdate -group ID_REG /CPU_TestBench/cpu/id_reg/flush
add wave -noupdate -group ID_REG /CPU_TestBench/cpu/id_reg/isEven1
add wave -noupdate -group ID_REG /CPU_TestBench/cpu/id_reg/isEven2
add wave -noupdate -group ID_REG /CPU_TestBench/cpu/id_reg/regWriteEnable_ID1
add wave -noupdate -group ID_REG /CPU_TestBench/cpu/id_reg/regWriteEnable_ID2
add wave -noupdate -group ID_REG /CPU_TestBench/cpu/id_reg/opcode_ID1
add wave -noupdate -group ID_REG /CPU_TestBench/cpu/id_reg/opcode_ID2
add wave -noupdate -group ID_REG -radix decimal /CPU_TestBench/cpu/id_reg/unitID_ID1
add wave -noupdate -group ID_REG -radix decimal /CPU_TestBench/cpu/id_reg/unitID_ID2
add wave -noupdate -group ID_REG /CPU_TestBench/cpu/id_reg/readRegisterRA_ID1
add wave -noupdate -group ID_REG /CPU_TestBench/cpu/id_reg/readRegisterRB_ID1
add wave -noupdate -group ID_REG /CPU_TestBench/cpu/id_reg/readRegisterRC_ID1
add wave -noupdate -group ID_REG -radix decimal /CPU_TestBench/cpu/id_reg/readRegisterRT_ID1
add wave -noupdate -group ID_REG /CPU_TestBench/cpu/id_reg/readRegisterRA_ID2
add wave -noupdate -group ID_REG /CPU_TestBench/cpu/id_reg/readRegisterRB_ID2
add wave -noupdate -group ID_REG /CPU_TestBench/cpu/id_reg/readRegisterRC_ID2
add wave -noupdate -group ID_REG -radix decimal /CPU_TestBench/cpu/id_reg/readRegisterRT_ID2
add wave -noupdate -group ID_REG /CPU_TestBench/cpu/id_reg/immediate7BIT_ID1
add wave -noupdate -group ID_REG /CPU_TestBench/cpu/id_reg/immediate7BIT_ID2
add wave -noupdate -group ID_REG /CPU_TestBench/cpu/id_reg/immediate10BIT_ID1
add wave -noupdate -group ID_REG /CPU_TestBench/cpu/id_reg/immediate10BIT_ID2
add wave -noupdate -group ID_REG -radix decimal /CPU_TestBench/cpu/id_reg/immediate16BIT_ID1
add wave -noupdate -group ID_REG -radix decimal /CPU_TestBench/cpu/id_reg/immediate16BIT_ID2
add wave -noupdate -group ID_REG /CPU_TestBench/cpu/id_reg/immediate18BIT_ID1
add wave -noupdate -group ID_REG /CPU_TestBench/cpu/id_reg/immediate18BIT_ID2
add wave -noupdate -group ID_REG /CPU_TestBench/cpu/id_reg/forwardDataRA_ID1
add wave -noupdate -group ID_REG /CPU_TestBench/cpu/id_reg/forwardDataRB_ID1
add wave -noupdate -group ID_REG /CPU_TestBench/cpu/id_reg/forwardDataRC_ID1
add wave -noupdate -group ID_REG /CPU_TestBench/cpu/id_reg/forwardDataRA_ID2
add wave -noupdate -group ID_REG /CPU_TestBench/cpu/id_reg/forwardDataRB_ID2
add wave -noupdate -group ID_REG /CPU_TestBench/cpu/id_reg/forwardDataRC_ID2
add wave -noupdate -group ID_REG /CPU_TestBench/cpu/id_reg/selectForwardRA_ID1
add wave -noupdate -group ID_REG /CPU_TestBench/cpu/id_reg/selectForwardRB_ID1
add wave -noupdate -group ID_REG /CPU_TestBench/cpu/id_reg/selectForwardRC_ID1
add wave -noupdate -group ID_REG /CPU_TestBench/cpu/id_reg/selectForwardRA_ID2
add wave -noupdate -group ID_REG /CPU_TestBench/cpu/id_reg/selectForwardRB_ID2
add wave -noupdate -group ID_REG /CPU_TestBench/cpu/id_reg/selectForwardRC_ID2
add wave -noupdate -group ID_REG /CPU_TestBench/cpu/id_reg/selectInst
add wave -noupdate -group ID_REG /CPU_TestBench/cpu/id_reg/stallOut
add wave -noupdate -group ID_REG /CPU_TestBench/cpu/id_reg/regWriteEnable_REG1
add wave -noupdate -group ID_REG /CPU_TestBench/cpu/id_reg/regWriteEnable_REG2
add wave -noupdate -group ID_REG -radix binary /CPU_TestBench/cpu/id_reg/opcode_REG1
add wave -noupdate -group ID_REG -radix binary /CPU_TestBench/cpu/id_reg/opcode_REG2
add wave -noupdate -group ID_REG -radix decimal /CPU_TestBench/cpu/id_reg/unitID_REG1
add wave -noupdate -group ID_REG /CPU_TestBench/cpu/id_reg/unitID_REG2
add wave -noupdate -group ID_REG /CPU_TestBench/cpu/id_reg/readRegisterRA_REG1
add wave -noupdate -group ID_REG /CPU_TestBench/cpu/id_reg/readRegisterRB_REG1
add wave -noupdate -group ID_REG /CPU_TestBench/cpu/id_reg/readRegisterRC_REG1
add wave -noupdate -group ID_REG -radix decimal /CPU_TestBench/cpu/id_reg/readRegisterRT_REG1
add wave -noupdate -group ID_REG /CPU_TestBench/cpu/id_reg/readRegisterRA_REG2
add wave -noupdate -group ID_REG /CPU_TestBench/cpu/id_reg/readRegisterRB_REG2
add wave -noupdate -group ID_REG /CPU_TestBench/cpu/id_reg/readRegisterRC_REG2
add wave -noupdate -group ID_REG /CPU_TestBench/cpu/id_reg/readRegisterRT_REG2
add wave -noupdate -group ID_REG /CPU_TestBench/cpu/id_reg/immediate7BIT_REG1
add wave -noupdate -group ID_REG /CPU_TestBench/cpu/id_reg/immediate7BIT_REG2
add wave -noupdate -group ID_REG /CPU_TestBench/cpu/id_reg/immediate10BIT_REG1
add wave -noupdate -group ID_REG /CPU_TestBench/cpu/id_reg/immediate10BIT_REG2
add wave -noupdate -group ID_REG -radix decimal /CPU_TestBench/cpu/id_reg/immediate16BIT_REG1
add wave -noupdate -group ID_REG /CPU_TestBench/cpu/id_reg/immediate16BIT_REG2
add wave -noupdate -group ID_REG /CPU_TestBench/cpu/id_reg/immediate18BIT_REG1
add wave -noupdate -group ID_REG /CPU_TestBench/cpu/id_reg/immediate18BIT_REG2
add wave -noupdate -group ID_REG /CPU_TestBench/cpu/id_reg/forwardDataRA_REG1
add wave -noupdate -group ID_REG /CPU_TestBench/cpu/id_reg/forwardDataRB_REG1
add wave -noupdate -group ID_REG /CPU_TestBench/cpu/id_reg/forwardDataRC_REG1
add wave -noupdate -group ID_REG /CPU_TestBench/cpu/id_reg/forwardDataRA_REG2
add wave -noupdate -group ID_REG /CPU_TestBench/cpu/id_reg/forwardDataRB_REG2
add wave -noupdate -group ID_REG /CPU_TestBench/cpu/id_reg/forwardDataRC_REG2
add wave -noupdate -group ID_REG /CPU_TestBench/cpu/id_reg/selectForwardRA_REG1
add wave -noupdate -group ID_REG /CPU_TestBench/cpu/id_reg/selectForwardRB_REG1
add wave -noupdate -group ID_REG /CPU_TestBench/cpu/id_reg/selectForwardRC_REG1
add wave -noupdate -group ID_REG /CPU_TestBench/cpu/id_reg/selectForwardRA_REG2
add wave -noupdate -group ID_REG /CPU_TestBench/cpu/id_reg/selectForwardRB_REG2
add wave -noupdate -group ID_REG /CPU_TestBench/cpu/id_reg/selectForwardRC_REG2
add wave -noupdate -group Registers -radix decimal /CPU_TestBench/cpu/regist/readRegisterRA_REG1
add wave -noupdate -group Registers -radix decimal /CPU_TestBench/cpu/regist/readRegisterRA_REG2
add wave -noupdate -group Registers -radix decimal /CPU_TestBench/cpu/regist/readRegisterRB_REG1
add wave -noupdate -group Registers -radix decimal /CPU_TestBench/cpu/regist/readRegisterRB_REG2
add wave -noupdate -group Registers -radix decimal /CPU_TestBench/cpu/regist/readRegisterRC_REG1
add wave -noupdate -group Registers -radix decimal /CPU_TestBench/cpu/regist/readRegisterRC_REG2
add wave -noupdate -group Registers -radix decimal /CPU_TestBench/cpu/regist/readRegisterRT_WB1
add wave -noupdate -group Registers -radix decimal /CPU_TestBench/cpu/regist/readRegisterRT_WB2
add wave -noupdate -group Registers -radix decimal /CPU_TestBench/cpu/regist/writeData_WB1
add wave -noupdate -group Registers -radix decimal /CPU_TestBench/cpu/regist/writeData_WB2
add wave -noupdate -group Registers -radix decimal /CPU_TestBench/cpu/regist/regWriteEnable_WB1
add wave -noupdate -group Registers -radix decimal /CPU_TestBench/cpu/regist/regWriteEnable_WB2
add wave -noupdate -group Registers -radix decimal /CPU_TestBench/cpu/regist/readDataRA_REG1
add wave -noupdate -group Registers -radix decimal /CPU_TestBench/cpu/regist/readDataRA_REG2
add wave -noupdate -group Registers -radix decimal /CPU_TestBench/cpu/regist/readDataRB_REG1
add wave -noupdate -group Registers -radix decimal /CPU_TestBench/cpu/regist/readDataRB_REG2
add wave -noupdate -group Registers -radix decimal /CPU_TestBench/cpu/regist/readDataRC_REG1
add wave -noupdate -group Registers -radix decimal /CPU_TestBench/cpu/regist/readDataRC_REG2
add wave -noupdate -group Registers -radix decimal {/CPU_TestBench/cpu/regist/Memory_Register[5]}
add wave -noupdate -group Registers -radix decimal -childformat {{{/CPU_TestBench/cpu/regist/Memory_Register[0]} -radix decimal} {{/CPU_TestBench/cpu/regist/Memory_Register[1]} -radix decimal} {{/CPU_TestBench/cpu/regist/Memory_Register[2]} -radix decimal} {{/CPU_TestBench/cpu/regist/Memory_Register[3]} -radix decimal} {{/CPU_TestBench/cpu/regist/Memory_Register[4]} -radix decimal} {{/CPU_TestBench/cpu/regist/Memory_Register[5]} -radix decimal} {{/CPU_TestBench/cpu/regist/Memory_Register[6]} -radix decimal} {{/CPU_TestBench/cpu/regist/Memory_Register[7]} -radix decimal} {{/CPU_TestBench/cpu/regist/Memory_Register[8]} -radix decimal} {{/CPU_TestBench/cpu/regist/Memory_Register[9]} -radix decimal} {{/CPU_TestBench/cpu/regist/Memory_Register[10]} -radix decimal} {{/CPU_TestBench/cpu/regist/Memory_Register[11]} -radix decimal} {{/CPU_TestBench/cpu/regist/Memory_Register[12]} -radix decimal} {{/CPU_TestBench/cpu/regist/Memory_Register[13]} -radix decimal} {{/CPU_TestBench/cpu/regist/Memory_Register[14]} -radix decimal} {{/CPU_TestBench/cpu/regist/Memory_Register[15]} -radix decimal} {{/CPU_TestBench/cpu/regist/Memory_Register[16]} -radix decimal} {{/CPU_TestBench/cpu/regist/Memory_Register[17]} -radix decimal} {{/CPU_TestBench/cpu/regist/Memory_Register[18]} -radix decimal} {{/CPU_TestBench/cpu/regist/Memory_Register[19]} -radix decimal} {{/CPU_TestBench/cpu/regist/Memory_Register[20]} -radix decimal} {{/CPU_TestBench/cpu/regist/Memory_Register[21]} -radix decimal} {{/CPU_TestBench/cpu/regist/Memory_Register[22]} -radix decimal} {{/CPU_TestBench/cpu/regist/Memory_Register[23]} -radix decimal} {{/CPU_TestBench/cpu/regist/Memory_Register[24]} -radix decimal} {{/CPU_TestBench/cpu/regist/Memory_Register[25]} -radix decimal} {{/CPU_TestBench/cpu/regist/Memory_Register[26]} -radix decimal} {{/CPU_TestBench/cpu/regist/Memory_Register[27]} -radix decimal} {{/CPU_TestBench/cpu/regist/Memory_Register[28]} -radix decimal} {{/CPU_TestBench/cpu/regist/Memory_Register[29]} -radix decimal} {{/CPU_TestBench/cpu/regist/Memory_Register[30]} -radix decimal} {{/CPU_TestBench/cpu/regist/Memory_Register[31]} -radix decimal} {{/CPU_TestBench/cpu/regist/Memory_Register[32]} -radix decimal} {{/CPU_TestBench/cpu/regist/Memory_Register[33]} -radix decimal} {{/CPU_TestBench/cpu/regist/Memory_Register[34]} -radix decimal} {{/CPU_TestBench/cpu/regist/Memory_Register[35]} -radix decimal} {{/CPU_TestBench/cpu/regist/Memory_Register[36]} -radix decimal} {{/CPU_TestBench/cpu/regist/Memory_Register[37]} -radix decimal} {{/CPU_TestBench/cpu/regist/Memory_Register[38]} -radix decimal} {{/CPU_TestBench/cpu/regist/Memory_Register[39]} -radix decimal} {{/CPU_TestBench/cpu/regist/Memory_Register[40]} -radix decimal} {{/CPU_TestBench/cpu/regist/Memory_Register[41]} -radix decimal} {{/CPU_TestBench/cpu/regist/Memory_Register[42]} -radix decimal} {{/CPU_TestBench/cpu/regist/Memory_Register[43]} -radix decimal} {{/CPU_TestBench/cpu/regist/Memory_Register[44]} -radix decimal} {{/CPU_TestBench/cpu/regist/Memory_Register[45]} -radix decimal} {{/CPU_TestBench/cpu/regist/Memory_Register[46]} -radix decimal} {{/CPU_TestBench/cpu/regist/Memory_Register[47]} -radix decimal} {{/CPU_TestBench/cpu/regist/Memory_Register[48]} -radix decimal} {{/CPU_TestBench/cpu/regist/Memory_Register[49]} -radix decimal} {{/CPU_TestBench/cpu/regist/Memory_Register[50]} -radix decimal} {{/CPU_TestBench/cpu/regist/Memory_Register[51]} -radix decimal} {{/CPU_TestBench/cpu/regist/Memory_Register[52]} -radix decimal} {{/CPU_TestBench/cpu/regist/Memory_Register[53]} -radix decimal} {{/CPU_TestBench/cpu/regist/Memory_Register[54]} -radix decimal} {{/CPU_TestBench/cpu/regist/Memory_Register[55]} -radix decimal} {{/CPU_TestBench/cpu/regist/Memory_Register[56]} -radix decimal} {{/CPU_TestBench/cpu/regist/Memory_Register[57]} -radix decimal} {{/CPU_TestBench/cpu/regist/Memory_Register[58]} -radix decimal} {{/CPU_TestBench/cpu/regist/Memory_Register[59]} -radix decimal} {{/CPU_TestBench/cpu/regist/Memory_Register[60]} -radix decimal} {{/CPU_TestBench/cpu/regist/Memory_Register[61]} -radix decimal} {{/CPU_TestBench/cpu/regist/Memory_Register[62]} -radix decimal} {{/CPU_TestBench/cpu/regist/Memory_Register[63]} -radix decimal} {{/CPU_TestBench/cpu/regist/Memory_Register[64]} -radix decimal} {{/CPU_TestBench/cpu/regist/Memory_Register[65]} -radix decimal} {{/CPU_TestBench/cpu/regist/Memory_Register[66]} -radix decimal} {{/CPU_TestBench/cpu/regist/Memory_Register[67]} -radix decimal} {{/CPU_TestBench/cpu/regist/Memory_Register[68]} -radix decimal} {{/CPU_TestBench/cpu/regist/Memory_Register[69]} -radix decimal} {{/CPU_TestBench/cpu/regist/Memory_Register[70]} -radix decimal} {{/CPU_TestBench/cpu/regist/Memory_Register[71]} -radix decimal} {{/CPU_TestBench/cpu/regist/Memory_Register[72]} -radix decimal} {{/CPU_TestBench/cpu/regist/Memory_Register[73]} -radix decimal} {{/CPU_TestBench/cpu/regist/Memory_Register[74]} -radix decimal} {{/CPU_TestBench/cpu/regist/Memory_Register[75]} -radix decimal} {{/CPU_TestBench/cpu/regist/Memory_Register[76]} -radix decimal} {{/CPU_TestBench/cpu/regist/Memory_Register[77]} -radix decimal} {{/CPU_TestBench/cpu/regist/Memory_Register[78]} -radix decimal} {{/CPU_TestBench/cpu/regist/Memory_Register[79]} -radix decimal} {{/CPU_TestBench/cpu/regist/Memory_Register[80]} -radix decimal} {{/CPU_TestBench/cpu/regist/Memory_Register[81]} -radix decimal} {{/CPU_TestBench/cpu/regist/Memory_Register[82]} -radix decimal} {{/CPU_TestBench/cpu/regist/Memory_Register[83]} -radix decimal} {{/CPU_TestBench/cpu/regist/Memory_Register[84]} -radix decimal} {{/CPU_TestBench/cpu/regist/Memory_Register[85]} -radix decimal} {{/CPU_TestBench/cpu/regist/Memory_Register[86]} -radix decimal} {{/CPU_TestBench/cpu/regist/Memory_Register[87]} -radix decimal} {{/CPU_TestBench/cpu/regist/Memory_Register[88]} -radix decimal} {{/CPU_TestBench/cpu/regist/Memory_Register[89]} -radix decimal} {{/CPU_TestBench/cpu/regist/Memory_Register[90]} -radix decimal} {{/CPU_TestBench/cpu/regist/Memory_Register[91]} -radix decimal} {{/CPU_TestBench/cpu/regist/Memory_Register[92]} -radix decimal} {{/CPU_TestBench/cpu/regist/Memory_Register[93]} -radix decimal} {{/CPU_TestBench/cpu/regist/Memory_Register[94]} -radix decimal} {{/CPU_TestBench/cpu/regist/Memory_Register[95]} -radix decimal} {{/CPU_TestBench/cpu/regist/Memory_Register[96]} -radix decimal} {{/CPU_TestBench/cpu/regist/Memory_Register[97]} -radix decimal} {{/CPU_TestBench/cpu/regist/Memory_Register[98]} -radix decimal} {{/CPU_TestBench/cpu/regist/Memory_Register[99]} -radix decimal} {{/CPU_TestBench/cpu/regist/Memory_Register[100]} -radix decimal} {{/CPU_TestBench/cpu/regist/Memory_Register[101]} -radix decimal} {{/CPU_TestBench/cpu/regist/Memory_Register[102]} -radix decimal} {{/CPU_TestBench/cpu/regist/Memory_Register[103]} -radix decimal} {{/CPU_TestBench/cpu/regist/Memory_Register[104]} -radix decimal} {{/CPU_TestBench/cpu/regist/Memory_Register[105]} -radix decimal} {{/CPU_TestBench/cpu/regist/Memory_Register[106]} -radix decimal} {{/CPU_TestBench/cpu/regist/Memory_Register[107]} -radix decimal} {{/CPU_TestBench/cpu/regist/Memory_Register[108]} -radix decimal} {{/CPU_TestBench/cpu/regist/Memory_Register[109]} -radix decimal} {{/CPU_TestBench/cpu/regist/Memory_Register[110]} -radix decimal} {{/CPU_TestBench/cpu/regist/Memory_Register[111]} -radix decimal} {{/CPU_TestBench/cpu/regist/Memory_Register[112]} -radix decimal} {{/CPU_TestBench/cpu/regist/Memory_Register[113]} -radix decimal} {{/CPU_TestBench/cpu/regist/Memory_Register[114]} -radix decimal} {{/CPU_TestBench/cpu/regist/Memory_Register[115]} -radix decimal} {{/CPU_TestBench/cpu/regist/Memory_Register[116]} -radix decimal} {{/CPU_TestBench/cpu/regist/Memory_Register[117]} -radix decimal} {{/CPU_TestBench/cpu/regist/Memory_Register[118]} -radix decimal} {{/CPU_TestBench/cpu/regist/Memory_Register[119]} -radix decimal} {{/CPU_TestBench/cpu/regist/Memory_Register[120]} -radix decimal} {{/CPU_TestBench/cpu/regist/Memory_Register[121]} -radix decimal} {{/CPU_TestBench/cpu/regist/Memory_Register[122]} -radix decimal} {{/CPU_TestBench/cpu/regist/Memory_Register[123]} -radix decimal} {{/CPU_TestBench/cpu/regist/Memory_Register[124]} -radix decimal} {{/CPU_TestBench/cpu/regist/Memory_Register[125]} -radix decimal} {{/CPU_TestBench/cpu/regist/Memory_Register[126]} -radix decimal} {{/CPU_TestBench/cpu/regist/Memory_Register[127]} -radix decimal}} -subitemconfig {{/CPU_TestBench/cpu/regist/Memory_Register[0]} {-height 15 -radix decimal} {/CPU_TestBench/cpu/regist/Memory_Register[1]} {-height 15 -radix decimal} {/CPU_TestBench/cpu/regist/Memory_Register[2]} {-height 15 -radix decimal} {/CPU_TestBench/cpu/regist/Memory_Register[3]} {-height 15 -radix decimal} {/CPU_TestBench/cpu/regist/Memory_Register[4]} {-height 15 -radix decimal} {/CPU_TestBench/cpu/regist/Memory_Register[5]} {-height 15 -radix decimal} {/CPU_TestBench/cpu/regist/Memory_Register[6]} {-height 15 -radix decimal} {/CPU_TestBench/cpu/regist/Memory_Register[7]} {-height 15 -radix decimal} {/CPU_TestBench/cpu/regist/Memory_Register[8]} {-height 15 -radix decimal} {/CPU_TestBench/cpu/regist/Memory_Register[9]} {-height 15 -radix decimal} {/CPU_TestBench/cpu/regist/Memory_Register[10]} {-height 15 -radix decimal} {/CPU_TestBench/cpu/regist/Memory_Register[11]} {-height 15 -radix decimal} {/CPU_TestBench/cpu/regist/Memory_Register[12]} {-height 15 -radix decimal} {/CPU_TestBench/cpu/regist/Memory_Register[13]} {-height 15 -radix decimal} {/CPU_TestBench/cpu/regist/Memory_Register[14]} {-height 15 -radix decimal} {/CPU_TestBench/cpu/regist/Memory_Register[15]} {-height 15 -radix decimal} {/CPU_TestBench/cpu/regist/Memory_Register[16]} {-height 15 -radix decimal} {/CPU_TestBench/cpu/regist/Memory_Register[17]} {-height 15 -radix decimal} {/CPU_TestBench/cpu/regist/Memory_Register[18]} {-height 15 -radix decimal} {/CPU_TestBench/cpu/regist/Memory_Register[19]} {-height 15 -radix decimal} {/CPU_TestBench/cpu/regist/Memory_Register[20]} {-height 15 -radix decimal} {/CPU_TestBench/cpu/regist/Memory_Register[21]} {-height 15 -radix decimal} {/CPU_TestBench/cpu/regist/Memory_Register[22]} {-height 15 -radix decimal} {/CPU_TestBench/cpu/regist/Memory_Register[23]} {-height 15 -radix decimal} {/CPU_TestBench/cpu/regist/Memory_Register[24]} {-height 15 -radix decimal} {/CPU_TestBench/cpu/regist/Memory_Register[25]} {-height 15 -radix decimal} {/CPU_TestBench/cpu/regist/Memory_Register[26]} {-height 15 -radix decimal} {/CPU_TestBench/cpu/regist/Memory_Register[27]} {-height 15 -radix decimal} {/CPU_TestBench/cpu/regist/Memory_Register[28]} {-height 15 -radix decimal} {/CPU_TestBench/cpu/regist/Memory_Register[29]} {-height 15 -radix decimal} {/CPU_TestBench/cpu/regist/Memory_Register[30]} {-height 15 -radix decimal} {/CPU_TestBench/cpu/regist/Memory_Register[31]} {-height 15 -radix decimal} {/CPU_TestBench/cpu/regist/Memory_Register[32]} {-height 15 -radix decimal} {/CPU_TestBench/cpu/regist/Memory_Register[33]} {-height 15 -radix decimal} {/CPU_TestBench/cpu/regist/Memory_Register[34]} {-height 15 -radix decimal} {/CPU_TestBench/cpu/regist/Memory_Register[35]} {-height 15 -radix decimal} {/CPU_TestBench/cpu/regist/Memory_Register[36]} {-height 15 -radix decimal} {/CPU_TestBench/cpu/regist/Memory_Register[37]} {-height 15 -radix decimal} {/CPU_TestBench/cpu/regist/Memory_Register[38]} {-height 15 -radix decimal} {/CPU_TestBench/cpu/regist/Memory_Register[39]} {-height 15 -radix decimal} {/CPU_TestBench/cpu/regist/Memory_Register[40]} {-height 15 -radix decimal} {/CPU_TestBench/cpu/regist/Memory_Register[41]} {-height 15 -radix decimal} {/CPU_TestBench/cpu/regist/Memory_Register[42]} {-height 15 -radix decimal} {/CPU_TestBench/cpu/regist/Memory_Register[43]} {-height 15 -radix decimal} {/CPU_TestBench/cpu/regist/Memory_Register[44]} {-height 15 -radix decimal} {/CPU_TestBench/cpu/regist/Memory_Register[45]} {-height 15 -radix decimal} {/CPU_TestBench/cpu/regist/Memory_Register[46]} {-height 15 -radix decimal} {/CPU_TestBench/cpu/regist/Memory_Register[47]} {-height 15 -radix decimal} {/CPU_TestBench/cpu/regist/Memory_Register[48]} {-height 15 -radix decimal} {/CPU_TestBench/cpu/regist/Memory_Register[49]} {-height 15 -radix decimal} {/CPU_TestBench/cpu/regist/Memory_Register[50]} {-height 15 -radix decimal} {/CPU_TestBench/cpu/regist/Memory_Register[51]} {-height 15 -radix decimal} {/CPU_TestBench/cpu/regist/Memory_Register[52]} {-height 15 -radix decimal} {/CPU_TestBench/cpu/regist/Memory_Register[53]} {-height 15 -radix decimal} {/CPU_TestBench/cpu/regist/Memory_Register[54]} {-height 15 -radix decimal} {/CPU_TestBench/cpu/regist/Memory_Register[55]} {-height 15 -radix decimal} {/CPU_TestBench/cpu/regist/Memory_Register[56]} {-height 15 -radix decimal} {/CPU_TestBench/cpu/regist/Memory_Register[57]} {-height 15 -radix decimal} {/CPU_TestBench/cpu/regist/Memory_Register[58]} {-height 15 -radix decimal} {/CPU_TestBench/cpu/regist/Memory_Register[59]} {-height 15 -radix decimal} {/CPU_TestBench/cpu/regist/Memory_Register[60]} {-height 15 -radix decimal} {/CPU_TestBench/cpu/regist/Memory_Register[61]} {-height 15 -radix decimal} {/CPU_TestBench/cpu/regist/Memory_Register[62]} {-height 15 -radix decimal} {/CPU_TestBench/cpu/regist/Memory_Register[63]} {-height 15 -radix decimal} {/CPU_TestBench/cpu/regist/Memory_Register[64]} {-height 15 -radix decimal} {/CPU_TestBench/cpu/regist/Memory_Register[65]} {-height 15 -radix decimal} {/CPU_TestBench/cpu/regist/Memory_Register[66]} {-height 15 -radix decimal} {/CPU_TestBench/cpu/regist/Memory_Register[67]} {-height 15 -radix decimal} {/CPU_TestBench/cpu/regist/Memory_Register[68]} {-height 15 -radix decimal} {/CPU_TestBench/cpu/regist/Memory_Register[69]} {-height 15 -radix decimal} {/CPU_TestBench/cpu/regist/Memory_Register[70]} {-height 15 -radix decimal} {/CPU_TestBench/cpu/regist/Memory_Register[71]} {-height 15 -radix decimal} {/CPU_TestBench/cpu/regist/Memory_Register[72]} {-height 15 -radix decimal} {/CPU_TestBench/cpu/regist/Memory_Register[73]} {-height 15 -radix decimal} {/CPU_TestBench/cpu/regist/Memory_Register[74]} {-height 15 -radix decimal} {/CPU_TestBench/cpu/regist/Memory_Register[75]} {-height 15 -radix decimal} {/CPU_TestBench/cpu/regist/Memory_Register[76]} {-height 15 -radix decimal} {/CPU_TestBench/cpu/regist/Memory_Register[77]} {-height 15 -radix decimal} {/CPU_TestBench/cpu/regist/Memory_Register[78]} {-height 15 -radix decimal} {/CPU_TestBench/cpu/regist/Memory_Register[79]} {-height 15 -radix decimal} {/CPU_TestBench/cpu/regist/Memory_Register[80]} {-height 15 -radix decimal} {/CPU_TestBench/cpu/regist/Memory_Register[81]} {-height 15 -radix decimal} {/CPU_TestBench/cpu/regist/Memory_Register[82]} {-height 15 -radix decimal} {/CPU_TestBench/cpu/regist/Memory_Register[83]} {-height 15 -radix decimal} {/CPU_TestBench/cpu/regist/Memory_Register[84]} {-height 15 -radix decimal} {/CPU_TestBench/cpu/regist/Memory_Register[85]} {-height 15 -radix decimal} {/CPU_TestBench/cpu/regist/Memory_Register[86]} {-height 15 -radix decimal} {/CPU_TestBench/cpu/regist/Memory_Register[87]} {-height 15 -radix decimal} {/CPU_TestBench/cpu/regist/Memory_Register[88]} {-height 15 -radix decimal} {/CPU_TestBench/cpu/regist/Memory_Register[89]} {-height 15 -radix decimal} {/CPU_TestBench/cpu/regist/Memory_Register[90]} {-height 15 -radix decimal} {/CPU_TestBench/cpu/regist/Memory_Register[91]} {-height 15 -radix decimal} {/CPU_TestBench/cpu/regist/Memory_Register[92]} {-height 15 -radix decimal} {/CPU_TestBench/cpu/regist/Memory_Register[93]} {-height 15 -radix decimal} {/CPU_TestBench/cpu/regist/Memory_Register[94]} {-height 15 -radix decimal} {/CPU_TestBench/cpu/regist/Memory_Register[95]} {-height 15 -radix decimal} {/CPU_TestBench/cpu/regist/Memory_Register[96]} {-height 15 -radix decimal} {/CPU_TestBench/cpu/regist/Memory_Register[97]} {-height 15 -radix decimal} {/CPU_TestBench/cpu/regist/Memory_Register[98]} {-height 15 -radix decimal} {/CPU_TestBench/cpu/regist/Memory_Register[99]} {-height 15 -radix decimal} {/CPU_TestBench/cpu/regist/Memory_Register[100]} {-height 15 -radix decimal} {/CPU_TestBench/cpu/regist/Memory_Register[101]} {-height 15 -radix decimal} {/CPU_TestBench/cpu/regist/Memory_Register[102]} {-height 15 -radix decimal} {/CPU_TestBench/cpu/regist/Memory_Register[103]} {-height 15 -radix decimal} {/CPU_TestBench/cpu/regist/Memory_Register[104]} {-height 15 -radix decimal} {/CPU_TestBench/cpu/regist/Memory_Register[105]} {-height 15 -radix decimal} {/CPU_TestBench/cpu/regist/Memory_Register[106]} {-height 15 -radix decimal} {/CPU_TestBench/cpu/regist/Memory_Register[107]} {-height 15 -radix decimal} {/CPU_TestBench/cpu/regist/Memory_Register[108]} {-height 15 -radix decimal} {/CPU_TestBench/cpu/regist/Memory_Register[109]} {-height 15 -radix decimal} {/CPU_TestBench/cpu/regist/Memory_Register[110]} {-height 15 -radix decimal} {/CPU_TestBench/cpu/regist/Memory_Register[111]} {-height 15 -radix decimal} {/CPU_TestBench/cpu/regist/Memory_Register[112]} {-height 15 -radix decimal} {/CPU_TestBench/cpu/regist/Memory_Register[113]} {-height 15 -radix decimal} {/CPU_TestBench/cpu/regist/Memory_Register[114]} {-height 15 -radix decimal} {/CPU_TestBench/cpu/regist/Memory_Register[115]} {-height 15 -radix decimal} {/CPU_TestBench/cpu/regist/Memory_Register[116]} {-height 15 -radix decimal} {/CPU_TestBench/cpu/regist/Memory_Register[117]} {-height 15 -radix decimal} {/CPU_TestBench/cpu/regist/Memory_Register[118]} {-height 15 -radix decimal} {/CPU_TestBench/cpu/regist/Memory_Register[119]} {-height 15 -radix decimal} {/CPU_TestBench/cpu/regist/Memory_Register[120]} {-height 15 -radix decimal} {/CPU_TestBench/cpu/regist/Memory_Register[121]} {-height 15 -radix decimal} {/CPU_TestBench/cpu/regist/Memory_Register[122]} {-height 15 -radix decimal} {/CPU_TestBench/cpu/regist/Memory_Register[123]} {-height 15 -radix decimal} {/CPU_TestBench/cpu/regist/Memory_Register[124]} {-height 15 -radix decimal} {/CPU_TestBench/cpu/regist/Memory_Register[125]} {-height 15 -radix decimal} {/CPU_TestBench/cpu/regist/Memory_Register[126]} {-height 15 -radix decimal} {/CPU_TestBench/cpu/regist/Memory_Register[127]} {-height 15 -radix decimal}} /CPU_TestBench/cpu/regist/Memory_Register
add wave -noupdate -group REG_EX /CPU_TestBench/cpu/reg_ex/clk
add wave -noupdate -group REG_EX /CPU_TestBench/cpu/reg_ex/stall
add wave -noupdate -group REG_EX /CPU_TestBench/cpu/reg_ex/flush
add wave -noupdate -group REG_EX /CPU_TestBench/cpu/reg_ex/regWriteEnable_REG1
add wave -noupdate -group REG_EX /CPU_TestBench/cpu/reg_ex/regWriteEnable_REG2
add wave -noupdate -group REG_EX /CPU_TestBench/cpu/reg_ex/opcode_REG1
add wave -noupdate -group REG_EX /CPU_TestBench/cpu/reg_ex/opcode_REG2
add wave -noupdate -group REG_EX -radix decimal /CPU_TestBench/cpu/reg_ex/unitID_REG1
add wave -noupdate -group REG_EX -radix decimal /CPU_TestBench/cpu/reg_ex/unitID_REG2
add wave -noupdate -group REG_EX /CPU_TestBench/cpu/reg_ex/readDataRA_REG1
add wave -noupdate -group REG_EX /CPU_TestBench/cpu/reg_ex/readDataRB_REG1
add wave -noupdate -group REG_EX /CPU_TestBench/cpu/reg_ex/readDataRC_REG1
add wave -noupdate -group REG_EX /CPU_TestBench/cpu/reg_ex/readDataRA_REG2
add wave -noupdate -group REG_EX /CPU_TestBench/cpu/reg_ex/readDataRB_REG2
add wave -noupdate -group REG_EX /CPU_TestBench/cpu/reg_ex/readDataRC_REG2
add wave -noupdate -group REG_EX /CPU_TestBench/cpu/reg_ex/readRegisterRA_REG1
add wave -noupdate -group REG_EX -radix decimal /CPU_TestBench/cpu/reg_ex/readRegisterRB_REG1
add wave -noupdate -group REG_EX -radix decimal /CPU_TestBench/cpu/reg_ex/readRegisterRT_REG1
add wave -noupdate -group REG_EX /CPU_TestBench/cpu/reg_ex/readRegisterRA_REG2
add wave -noupdate -group REG_EX /CPU_TestBench/cpu/reg_ex/readRegisterRB_REG2
add wave -noupdate -group REG_EX /CPU_TestBench/cpu/reg_ex/readRegisterRT_REG2
add wave -noupdate -group REG_EX /CPU_TestBench/cpu/reg_ex/immediate7BIT_REG1
add wave -noupdate -group REG_EX /CPU_TestBench/cpu/reg_ex/immediate7BIT_REG2
add wave -noupdate -group REG_EX /CPU_TestBench/cpu/reg_ex/immediate10BIT_REG1
add wave -noupdate -group REG_EX /CPU_TestBench/cpu/reg_ex/immediate10BIT_REG2
add wave -noupdate -group REG_EX -radix decimal /CPU_TestBench/cpu/reg_ex/immediate16BIT_REG1
add wave -noupdate -group REG_EX /CPU_TestBench/cpu/reg_ex/immediate16BIT_REG2
add wave -noupdate -group REG_EX /CPU_TestBench/cpu/reg_ex/immediate18BIT_REG1
add wave -noupdate -group REG_EX /CPU_TestBench/cpu/reg_ex/immediate18BIT_REG2
add wave -noupdate -group REG_EX /CPU_TestBench/cpu/reg_ex/forwardDataRA_REG1
add wave -noupdate -group REG_EX /CPU_TestBench/cpu/reg_ex/forwardDataRB_REG1
add wave -noupdate -group REG_EX /CPU_TestBench/cpu/reg_ex/forwardDataRC_REG1
add wave -noupdate -group REG_EX /CPU_TestBench/cpu/reg_ex/forwardDataRA_REG2
add wave -noupdate -group REG_EX /CPU_TestBench/cpu/reg_ex/forwardDataRB_REG2
add wave -noupdate -group REG_EX /CPU_TestBench/cpu/reg_ex/forwardDataRC_REG2
add wave -noupdate -group REG_EX /CPU_TestBench/cpu/reg_ex/selectForwardRA_REG1
add wave -noupdate -group REG_EX /CPU_TestBench/cpu/reg_ex/selectForwardRB_REG1
add wave -noupdate -group REG_EX /CPU_TestBench/cpu/reg_ex/selectForwardRC_REG1
add wave -noupdate -group REG_EX /CPU_TestBench/cpu/reg_ex/selectForwardRA_REG2
add wave -noupdate -group REG_EX /CPU_TestBench/cpu/reg_ex/selectForwardRB_REG2
add wave -noupdate -group REG_EX /CPU_TestBench/cpu/reg_ex/selectForwardRC_REG2
add wave -noupdate -group REG_EX /CPU_TestBench/cpu/reg_ex/regWriteEnable_EX1
add wave -noupdate -group REG_EX /CPU_TestBench/cpu/reg_ex/regWriteEnable_EX2
add wave -noupdate -group REG_EX /CPU_TestBench/cpu/reg_ex/opcode_EX1
add wave -noupdate -group REG_EX /CPU_TestBench/cpu/reg_ex/opcode_EX2
add wave -noupdate -group REG_EX -radix decimal /CPU_TestBench/cpu/reg_ex/unitID_EX1
add wave -noupdate -group REG_EX -radix decimal /CPU_TestBench/cpu/reg_ex/unitID_EX2
add wave -noupdate -group REG_EX /CPU_TestBench/cpu/reg_ex/readDataRA_EX1
add wave -noupdate -group REG_EX /CPU_TestBench/cpu/reg_ex/readDataRB_EX1
add wave -noupdate -group REG_EX /CPU_TestBench/cpu/reg_ex/readDataRC_EX1
add wave -noupdate -group REG_EX /CPU_TestBench/cpu/reg_ex/readDataRA_EX2
add wave -noupdate -group REG_EX /CPU_TestBench/cpu/reg_ex/readDataRB_EX2
add wave -noupdate -group REG_EX /CPU_TestBench/cpu/reg_ex/readDataRC_EX2
add wave -noupdate -group REG_EX /CPU_TestBench/cpu/reg_ex/readRegisterRA_EX1
add wave -noupdate -group REG_EX /CPU_TestBench/cpu/reg_ex/readRegisterRB_EX1
add wave -noupdate -group REG_EX -radix decimal /CPU_TestBench/cpu/reg_ex/readRegisterRT_EX1
add wave -noupdate -group REG_EX /CPU_TestBench/cpu/reg_ex/readRegisterRA_EX2
add wave -noupdate -group REG_EX /CPU_TestBench/cpu/reg_ex/readRegisterRB_EX2
add wave -noupdate -group REG_EX /CPU_TestBench/cpu/reg_ex/readRegisterRT_EX2
add wave -noupdate -group REG_EX /CPU_TestBench/cpu/reg_ex/immediate7BIT_EX1
add wave -noupdate -group REG_EX /CPU_TestBench/cpu/reg_ex/immediate7BIT_EX2
add wave -noupdate -group REG_EX /CPU_TestBench/cpu/reg_ex/immediate10BIT_EX1
add wave -noupdate -group REG_EX /CPU_TestBench/cpu/reg_ex/immediate10BIT_EX2
add wave -noupdate -group REG_EX -radix decimal /CPU_TestBench/cpu/reg_ex/immediate16BIT_EX1
add wave -noupdate -group REG_EX /CPU_TestBench/cpu/reg_ex/immediate16BIT_EX2
add wave -noupdate -group REG_EX /CPU_TestBench/cpu/reg_ex/immediate18BIT_EX1
add wave -noupdate -group REG_EX /CPU_TestBench/cpu/reg_ex/immediate18BIT_EX2
add wave -noupdate -group REG_EX /CPU_TestBench/cpu/reg_ex/forwardDataRA_EX1
add wave -noupdate -group REG_EX /CPU_TestBench/cpu/reg_ex/forwardDataRB_EX1
add wave -noupdate -group REG_EX /CPU_TestBench/cpu/reg_ex/forwardDataRC_EX1
add wave -noupdate -group REG_EX /CPU_TestBench/cpu/reg_ex/forwardDataRA_EX2
add wave -noupdate -group REG_EX /CPU_TestBench/cpu/reg_ex/forwardDataRB_EX2
add wave -noupdate -group REG_EX /CPU_TestBench/cpu/reg_ex/forwardDataRC_EX2
add wave -noupdate -group REG_EX /CPU_TestBench/cpu/reg_ex/selectForwardRA_EX1
add wave -noupdate -group REG_EX /CPU_TestBench/cpu/reg_ex/selectForwardRB_EX1
add wave -noupdate -group REG_EX /CPU_TestBench/cpu/reg_ex/selectForwardRC_EX1
add wave -noupdate -group REG_EX /CPU_TestBench/cpu/reg_ex/selectForwardRA_EX2
add wave -noupdate -group REG_EX /CPU_TestBench/cpu/reg_ex/selectForwardRB_EX2
add wave -noupdate -group REG_EX /CPU_TestBench/cpu/reg_ex/selectForwardRC_EX2
add wave -noupdate -expand -group Execute /CPU_TestBench/cpu/exEven/readDataRA_EX
add wave -noupdate -expand -group Execute /CPU_TestBench/cpu/exEven/readDataRB_EX
add wave -noupdate -expand -group Execute /CPU_TestBench/cpu/exEven/readDataRC_EX
add wave -noupdate -expand -group Execute /CPU_TestBench/cpu/exEven/opcode_EX
add wave -noupdate -expand -group Execute /CPU_TestBench/cpu/exEven/imm7
add wave -noupdate -expand -group Execute /CPU_TestBench/cpu/exEven/imm10
add wave -noupdate -expand -group Execute /CPU_TestBench/cpu/exEven/imm16
add wave -noupdate -expand -group Execute /CPU_TestBench/cpu/exEven/imm18
add wave -noupdate -expand -group Execute /CPU_TestBench/cpu/exEven/branch_PC
add wave -noupdate -expand -group Execute /CPU_TestBench/cpu/exEven/local_store_address
add wave -noupdate -expand -group Execute -radix decimal /CPU_TestBench/cpu/exEven/branch_PC_p1
add wave -noupdate -expand -group Execute /CPU_TestBench/cpu/exEven/branch_PC_p2
add wave -noupdate -expand -group Execute /CPU_TestBench/cpu/exEven/temp_b
add wave -noupdate -expand -group Execute /CPU_TestBench/cpu/exEven/temp_c
add wave -noupdate -expand -group Execute /CPU_TestBench/cpu/exEven/temp_bbbb
add wave -noupdate -expand -group Execute /CPU_TestBench/cpu/exEven/temp_r
add wave -noupdate -expand -group Execute /CPU_TestBench/cpu/exEven/temp_s
add wave -noupdate -expand -group Execute /CPU_TestBench/cpu/exEven/temp_k
add wave -noupdate -expand -group Execute -radix decimal -childformat {{{/CPU_TestBench/cpu/exEven/result_EX[127]} -radix decimal} {{/CPU_TestBench/cpu/exEven/result_EX[126]} -radix decimal} {{/CPU_TestBench/cpu/exEven/result_EX[125]} -radix decimal} {{/CPU_TestBench/cpu/exEven/result_EX[124]} -radix decimal} {{/CPU_TestBench/cpu/exEven/result_EX[123]} -radix decimal} {{/CPU_TestBench/cpu/exEven/result_EX[122]} -radix decimal} {{/CPU_TestBench/cpu/exEven/result_EX[121]} -radix decimal} {{/CPU_TestBench/cpu/exEven/result_EX[120]} -radix decimal} {{/CPU_TestBench/cpu/exEven/result_EX[119]} -radix decimal} {{/CPU_TestBench/cpu/exEven/result_EX[118]} -radix decimal} {{/CPU_TestBench/cpu/exEven/result_EX[117]} -radix decimal} {{/CPU_TestBench/cpu/exEven/result_EX[116]} -radix decimal} {{/CPU_TestBench/cpu/exEven/result_EX[115]} -radix decimal} {{/CPU_TestBench/cpu/exEven/result_EX[114]} -radix decimal} {{/CPU_TestBench/cpu/exEven/result_EX[113]} -radix decimal} {{/CPU_TestBench/cpu/exEven/result_EX[112]} -radix decimal} {{/CPU_TestBench/cpu/exEven/result_EX[111]} -radix decimal} {{/CPU_TestBench/cpu/exEven/result_EX[110]} -radix decimal} {{/CPU_TestBench/cpu/exEven/result_EX[109]} -radix decimal} {{/CPU_TestBench/cpu/exEven/result_EX[108]} -radix decimal} {{/CPU_TestBench/cpu/exEven/result_EX[107]} -radix decimal} {{/CPU_TestBench/cpu/exEven/result_EX[106]} -radix decimal} {{/CPU_TestBench/cpu/exEven/result_EX[105]} -radix decimal} {{/CPU_TestBench/cpu/exEven/result_EX[104]} -radix decimal} {{/CPU_TestBench/cpu/exEven/result_EX[103]} -radix decimal} {{/CPU_TestBench/cpu/exEven/result_EX[102]} -radix decimal} {{/CPU_TestBench/cpu/exEven/result_EX[101]} -radix decimal} {{/CPU_TestBench/cpu/exEven/result_EX[100]} -radix decimal} {{/CPU_TestBench/cpu/exEven/result_EX[99]} -radix decimal} {{/CPU_TestBench/cpu/exEven/result_EX[98]} -radix decimal} {{/CPU_TestBench/cpu/exEven/result_EX[97]} -radix decimal} {{/CPU_TestBench/cpu/exEven/result_EX[96]} -radix decimal} {{/CPU_TestBench/cpu/exEven/result_EX[95]} -radix decimal} {{/CPU_TestBench/cpu/exEven/result_EX[94]} -radix decimal} {{/CPU_TestBench/cpu/exEven/result_EX[93]} -radix decimal} {{/CPU_TestBench/cpu/exEven/result_EX[92]} -radix decimal} {{/CPU_TestBench/cpu/exEven/result_EX[91]} -radix decimal} {{/CPU_TestBench/cpu/exEven/result_EX[90]} -radix decimal} {{/CPU_TestBench/cpu/exEven/result_EX[89]} -radix decimal} {{/CPU_TestBench/cpu/exEven/result_EX[88]} -radix decimal} {{/CPU_TestBench/cpu/exEven/result_EX[87]} -radix decimal} {{/CPU_TestBench/cpu/exEven/result_EX[86]} -radix decimal} {{/CPU_TestBench/cpu/exEven/result_EX[85]} -radix decimal} {{/CPU_TestBench/cpu/exEven/result_EX[84]} -radix decimal} {{/CPU_TestBench/cpu/exEven/result_EX[83]} -radix decimal} {{/CPU_TestBench/cpu/exEven/result_EX[82]} -radix decimal} {{/CPU_TestBench/cpu/exEven/result_EX[81]} -radix decimal} {{/CPU_TestBench/cpu/exEven/result_EX[80]} -radix decimal} {{/CPU_TestBench/cpu/exEven/result_EX[79]} -radix decimal} {{/CPU_TestBench/cpu/exEven/result_EX[78]} -radix decimal} {{/CPU_TestBench/cpu/exEven/result_EX[77]} -radix decimal} {{/CPU_TestBench/cpu/exEven/result_EX[76]} -radix decimal} {{/CPU_TestBench/cpu/exEven/result_EX[75]} -radix decimal} {{/CPU_TestBench/cpu/exEven/result_EX[74]} -radix decimal} {{/CPU_TestBench/cpu/exEven/result_EX[73]} -radix decimal} {{/CPU_TestBench/cpu/exEven/result_EX[72]} -radix decimal} {{/CPU_TestBench/cpu/exEven/result_EX[71]} -radix decimal} {{/CPU_TestBench/cpu/exEven/result_EX[70]} -radix decimal} {{/CPU_TestBench/cpu/exEven/result_EX[69]} -radix decimal} {{/CPU_TestBench/cpu/exEven/result_EX[68]} -radix decimal} {{/CPU_TestBench/cpu/exEven/result_EX[67]} -radix decimal} {{/CPU_TestBench/cpu/exEven/result_EX[66]} -radix decimal} {{/CPU_TestBench/cpu/exEven/result_EX[65]} -radix decimal} {{/CPU_TestBench/cpu/exEven/result_EX[64]} -radix decimal} {{/CPU_TestBench/cpu/exEven/result_EX[63]} -radix decimal} {{/CPU_TestBench/cpu/exEven/result_EX[62]} -radix decimal} {{/CPU_TestBench/cpu/exEven/result_EX[61]} -radix decimal} {{/CPU_TestBench/cpu/exEven/result_EX[60]} -radix decimal} {{/CPU_TestBench/cpu/exEven/result_EX[59]} -radix decimal} {{/CPU_TestBench/cpu/exEven/result_EX[58]} -radix decimal} {{/CPU_TestBench/cpu/exEven/result_EX[57]} -radix decimal} {{/CPU_TestBench/cpu/exEven/result_EX[56]} -radix decimal} {{/CPU_TestBench/cpu/exEven/result_EX[55]} -radix decimal} {{/CPU_TestBench/cpu/exEven/result_EX[54]} -radix decimal} {{/CPU_TestBench/cpu/exEven/result_EX[53]} -radix decimal} {{/CPU_TestBench/cpu/exEven/result_EX[52]} -radix decimal} {{/CPU_TestBench/cpu/exEven/result_EX[51]} -radix decimal} {{/CPU_TestBench/cpu/exEven/result_EX[50]} -radix decimal} {{/CPU_TestBench/cpu/exEven/result_EX[49]} -radix decimal} {{/CPU_TestBench/cpu/exEven/result_EX[48]} -radix decimal} {{/CPU_TestBench/cpu/exEven/result_EX[47]} -radix decimal} {{/CPU_TestBench/cpu/exEven/result_EX[46]} -radix decimal} {{/CPU_TestBench/cpu/exEven/result_EX[45]} -radix decimal} {{/CPU_TestBench/cpu/exEven/result_EX[44]} -radix decimal} {{/CPU_TestBench/cpu/exEven/result_EX[43]} -radix decimal} {{/CPU_TestBench/cpu/exEven/result_EX[42]} -radix decimal} {{/CPU_TestBench/cpu/exEven/result_EX[41]} -radix decimal} {{/CPU_TestBench/cpu/exEven/result_EX[40]} -radix decimal} {{/CPU_TestBench/cpu/exEven/result_EX[39]} -radix decimal} {{/CPU_TestBench/cpu/exEven/result_EX[38]} -radix decimal} {{/CPU_TestBench/cpu/exEven/result_EX[37]} -radix decimal} {{/CPU_TestBench/cpu/exEven/result_EX[36]} -radix decimal} {{/CPU_TestBench/cpu/exEven/result_EX[35]} -radix decimal} {{/CPU_TestBench/cpu/exEven/result_EX[34]} -radix decimal} {{/CPU_TestBench/cpu/exEven/result_EX[33]} -radix decimal} {{/CPU_TestBench/cpu/exEven/result_EX[32]} -radix decimal} {{/CPU_TestBench/cpu/exEven/result_EX[31]} -radix decimal} {{/CPU_TestBench/cpu/exEven/result_EX[30]} -radix decimal} {{/CPU_TestBench/cpu/exEven/result_EX[29]} -radix decimal} {{/CPU_TestBench/cpu/exEven/result_EX[28]} -radix decimal} {{/CPU_TestBench/cpu/exEven/result_EX[27]} -radix decimal} {{/CPU_TestBench/cpu/exEven/result_EX[26]} -radix decimal} {{/CPU_TestBench/cpu/exEven/result_EX[25]} -radix decimal} {{/CPU_TestBench/cpu/exEven/result_EX[24]} -radix decimal} {{/CPU_TestBench/cpu/exEven/result_EX[23]} -radix decimal} {{/CPU_TestBench/cpu/exEven/result_EX[22]} -radix decimal} {{/CPU_TestBench/cpu/exEven/result_EX[21]} -radix decimal} {{/CPU_TestBench/cpu/exEven/result_EX[20]} -radix decimal} {{/CPU_TestBench/cpu/exEven/result_EX[19]} -radix decimal} {{/CPU_TestBench/cpu/exEven/result_EX[18]} -radix decimal} {{/CPU_TestBench/cpu/exEven/result_EX[17]} -radix decimal} {{/CPU_TestBench/cpu/exEven/result_EX[16]} -radix decimal} {{/CPU_TestBench/cpu/exEven/result_EX[15]} -radix decimal} {{/CPU_TestBench/cpu/exEven/result_EX[14]} -radix decimal} {{/CPU_TestBench/cpu/exEven/result_EX[13]} -radix decimal} {{/CPU_TestBench/cpu/exEven/result_EX[12]} -radix decimal} {{/CPU_TestBench/cpu/exEven/result_EX[11]} -radix decimal} {{/CPU_TestBench/cpu/exEven/result_EX[10]} -radix decimal} {{/CPU_TestBench/cpu/exEven/result_EX[9]} -radix decimal} {{/CPU_TestBench/cpu/exEven/result_EX[8]} -radix decimal} {{/CPU_TestBench/cpu/exEven/result_EX[7]} -radix decimal} {{/CPU_TestBench/cpu/exEven/result_EX[6]} -radix decimal} {{/CPU_TestBench/cpu/exEven/result_EX[5]} -radix decimal} {{/CPU_TestBench/cpu/exEven/result_EX[4]} -radix decimal} {{/CPU_TestBench/cpu/exEven/result_EX[3]} -radix decimal} {{/CPU_TestBench/cpu/exEven/result_EX[2]} -radix decimal} {{/CPU_TestBench/cpu/exEven/result_EX[1]} -radix decimal} {{/CPU_TestBench/cpu/exEven/result_EX[0]} -radix decimal}} -subitemconfig {{/CPU_TestBench/cpu/exEven/result_EX[127]} {-height 15 -radix decimal} {/CPU_TestBench/cpu/exEven/result_EX[126]} {-height 15 -radix decimal} {/CPU_TestBench/cpu/exEven/result_EX[125]} {-height 15 -radix decimal} {/CPU_TestBench/cpu/exEven/result_EX[124]} {-height 15 -radix decimal} {/CPU_TestBench/cpu/exEven/result_EX[123]} {-height 15 -radix decimal} {/CPU_TestBench/cpu/exEven/result_EX[122]} {-height 15 -radix decimal} {/CPU_TestBench/cpu/exEven/result_EX[121]} {-height 15 -radix decimal} {/CPU_TestBench/cpu/exEven/result_EX[120]} {-height 15 -radix decimal} {/CPU_TestBench/cpu/exEven/result_EX[119]} {-height 15 -radix decimal} {/CPU_TestBench/cpu/exEven/result_EX[118]} {-height 15 -radix decimal} {/CPU_TestBench/cpu/exEven/result_EX[117]} {-height 15 -radix decimal} {/CPU_TestBench/cpu/exEven/result_EX[116]} {-height 15 -radix decimal} {/CPU_TestBench/cpu/exEven/result_EX[115]} {-height 15 -radix decimal} {/CPU_TestBench/cpu/exEven/result_EX[114]} {-height 15 -radix decimal} {/CPU_TestBench/cpu/exEven/result_EX[113]} {-height 15 -radix decimal} {/CPU_TestBench/cpu/exEven/result_EX[112]} {-height 15 -radix decimal} {/CPU_TestBench/cpu/exEven/result_EX[111]} {-height 15 -radix decimal} {/CPU_TestBench/cpu/exEven/result_EX[110]} {-height 15 -radix decimal} {/CPU_TestBench/cpu/exEven/result_EX[109]} {-height 15 -radix decimal} {/CPU_TestBench/cpu/exEven/result_EX[108]} {-height 15 -radix decimal} {/CPU_TestBench/cpu/exEven/result_EX[107]} {-height 15 -radix decimal} {/CPU_TestBench/cpu/exEven/result_EX[106]} {-height 15 -radix decimal} {/CPU_TestBench/cpu/exEven/result_EX[105]} {-height 15 -radix decimal} {/CPU_TestBench/cpu/exEven/result_EX[104]} {-height 15 -radix decimal} {/CPU_TestBench/cpu/exEven/result_EX[103]} {-height 15 -radix decimal} {/CPU_TestBench/cpu/exEven/result_EX[102]} {-height 15 -radix decimal} {/CPU_TestBench/cpu/exEven/result_EX[101]} {-height 15 -radix decimal} {/CPU_TestBench/cpu/exEven/result_EX[100]} {-height 15 -radix decimal} {/CPU_TestBench/cpu/exEven/result_EX[99]} {-height 15 -radix decimal} {/CPU_TestBench/cpu/exEven/result_EX[98]} {-height 15 -radix decimal} {/CPU_TestBench/cpu/exEven/result_EX[97]} {-height 15 -radix decimal} {/CPU_TestBench/cpu/exEven/result_EX[96]} {-height 15 -radix decimal} {/CPU_TestBench/cpu/exEven/result_EX[95]} {-height 15 -radix decimal} {/CPU_TestBench/cpu/exEven/result_EX[94]} {-height 15 -radix decimal} {/CPU_TestBench/cpu/exEven/result_EX[93]} {-height 15 -radix decimal} {/CPU_TestBench/cpu/exEven/result_EX[92]} {-height 15 -radix decimal} {/CPU_TestBench/cpu/exEven/result_EX[91]} {-height 15 -radix decimal} {/CPU_TestBench/cpu/exEven/result_EX[90]} {-height 15 -radix decimal} {/CPU_TestBench/cpu/exEven/result_EX[89]} {-height 15 -radix decimal} {/CPU_TestBench/cpu/exEven/result_EX[88]} {-height 15 -radix decimal} {/CPU_TestBench/cpu/exEven/result_EX[87]} {-height 15 -radix decimal} {/CPU_TestBench/cpu/exEven/result_EX[86]} {-height 15 -radix decimal} {/CPU_TestBench/cpu/exEven/result_EX[85]} {-height 15 -radix decimal} {/CPU_TestBench/cpu/exEven/result_EX[84]} {-height 15 -radix decimal} {/CPU_TestBench/cpu/exEven/result_EX[83]} {-height 15 -radix decimal} {/CPU_TestBench/cpu/exEven/result_EX[82]} {-height 15 -radix decimal} {/CPU_TestBench/cpu/exEven/result_EX[81]} {-height 15 -radix decimal} {/CPU_TestBench/cpu/exEven/result_EX[80]} {-height 15 -radix decimal} {/CPU_TestBench/cpu/exEven/result_EX[79]} {-height 15 -radix decimal} {/CPU_TestBench/cpu/exEven/result_EX[78]} {-height 15 -radix decimal} {/CPU_TestBench/cpu/exEven/result_EX[77]} {-height 15 -radix decimal} {/CPU_TestBench/cpu/exEven/result_EX[76]} {-height 15 -radix decimal} {/CPU_TestBench/cpu/exEven/result_EX[75]} {-height 15 -radix decimal} {/CPU_TestBench/cpu/exEven/result_EX[74]} {-height 15 -radix decimal} {/CPU_TestBench/cpu/exEven/result_EX[73]} {-height 15 -radix decimal} {/CPU_TestBench/cpu/exEven/result_EX[72]} {-height 15 -radix decimal} {/CPU_TestBench/cpu/exEven/result_EX[71]} {-height 15 -radix decimal} {/CPU_TestBench/cpu/exEven/result_EX[70]} {-height 15 -radix decimal} {/CPU_TestBench/cpu/exEven/result_EX[69]} {-height 15 -radix decimal} {/CPU_TestBench/cpu/exEven/result_EX[68]} {-height 15 -radix decimal} {/CPU_TestBench/cpu/exEven/result_EX[67]} {-height 15 -radix decimal} {/CPU_TestBench/cpu/exEven/result_EX[66]} {-height 15 -radix decimal} {/CPU_TestBench/cpu/exEven/result_EX[65]} {-height 15 -radix decimal} {/CPU_TestBench/cpu/exEven/result_EX[64]} {-height 15 -radix decimal} {/CPU_TestBench/cpu/exEven/result_EX[63]} {-height 15 -radix decimal} {/CPU_TestBench/cpu/exEven/result_EX[62]} {-height 15 -radix decimal} {/CPU_TestBench/cpu/exEven/result_EX[61]} {-height 15 -radix decimal} {/CPU_TestBench/cpu/exEven/result_EX[60]} {-height 15 -radix decimal} {/CPU_TestBench/cpu/exEven/result_EX[59]} {-height 15 -radix decimal} {/CPU_TestBench/cpu/exEven/result_EX[58]} {-height 15 -radix decimal} {/CPU_TestBench/cpu/exEven/result_EX[57]} {-height 15 -radix decimal} {/CPU_TestBench/cpu/exEven/result_EX[56]} {-height 15 -radix decimal} {/CPU_TestBench/cpu/exEven/result_EX[55]} {-height 15 -radix decimal} {/CPU_TestBench/cpu/exEven/result_EX[54]} {-height 15 -radix decimal} {/CPU_TestBench/cpu/exEven/result_EX[53]} {-height 15 -radix decimal} {/CPU_TestBench/cpu/exEven/result_EX[52]} {-height 15 -radix decimal} {/CPU_TestBench/cpu/exEven/result_EX[51]} {-height 15 -radix decimal} {/CPU_TestBench/cpu/exEven/result_EX[50]} {-height 15 -radix decimal} {/CPU_TestBench/cpu/exEven/result_EX[49]} {-height 15 -radix decimal} {/CPU_TestBench/cpu/exEven/result_EX[48]} {-height 15 -radix decimal} {/CPU_TestBench/cpu/exEven/result_EX[47]} {-height 15 -radix decimal} {/CPU_TestBench/cpu/exEven/result_EX[46]} {-height 15 -radix decimal} {/CPU_TestBench/cpu/exEven/result_EX[45]} {-height 15 -radix decimal} {/CPU_TestBench/cpu/exEven/result_EX[44]} {-height 15 -radix decimal} {/CPU_TestBench/cpu/exEven/result_EX[43]} {-height 15 -radix decimal} {/CPU_TestBench/cpu/exEven/result_EX[42]} {-height 15 -radix decimal} {/CPU_TestBench/cpu/exEven/result_EX[41]} {-height 15 -radix decimal} {/CPU_TestBench/cpu/exEven/result_EX[40]} {-height 15 -radix decimal} {/CPU_TestBench/cpu/exEven/result_EX[39]} {-height 15 -radix decimal} {/CPU_TestBench/cpu/exEven/result_EX[38]} {-height 15 -radix decimal} {/CPU_TestBench/cpu/exEven/result_EX[37]} {-height 15 -radix decimal} {/CPU_TestBench/cpu/exEven/result_EX[36]} {-height 15 -radix decimal} {/CPU_TestBench/cpu/exEven/result_EX[35]} {-height 15 -radix decimal} {/CPU_TestBench/cpu/exEven/result_EX[34]} {-height 15 -radix decimal} {/CPU_TestBench/cpu/exEven/result_EX[33]} {-height 15 -radix decimal} {/CPU_TestBench/cpu/exEven/result_EX[32]} {-height 15 -radix decimal} {/CPU_TestBench/cpu/exEven/result_EX[31]} {-height 15 -radix decimal} {/CPU_TestBench/cpu/exEven/result_EX[30]} {-height 15 -radix decimal} {/CPU_TestBench/cpu/exEven/result_EX[29]} {-height 15 -radix decimal} {/CPU_TestBench/cpu/exEven/result_EX[28]} {-height 15 -radix decimal} {/CPU_TestBench/cpu/exEven/result_EX[27]} {-height 15 -radix decimal} {/CPU_TestBench/cpu/exEven/result_EX[26]} {-height 15 -radix decimal} {/CPU_TestBench/cpu/exEven/result_EX[25]} {-height 15 -radix decimal} {/CPU_TestBench/cpu/exEven/result_EX[24]} {-height 15 -radix decimal} {/CPU_TestBench/cpu/exEven/result_EX[23]} {-height 15 -radix decimal} {/CPU_TestBench/cpu/exEven/result_EX[22]} {-height 15 -radix decimal} {/CPU_TestBench/cpu/exEven/result_EX[21]} {-height 15 -radix decimal} {/CPU_TestBench/cpu/exEven/result_EX[20]} {-height 15 -radix decimal} {/CPU_TestBench/cpu/exEven/result_EX[19]} {-height 15 -radix decimal} {/CPU_TestBench/cpu/exEven/result_EX[18]} {-height 15 -radix decimal} {/CPU_TestBench/cpu/exEven/result_EX[17]} {-height 15 -radix decimal} {/CPU_TestBench/cpu/exEven/result_EX[16]} {-height 15 -radix decimal} {/CPU_TestBench/cpu/exEven/result_EX[15]} {-height 15 -radix decimal} {/CPU_TestBench/cpu/exEven/result_EX[14]} {-height 15 -radix decimal} {/CPU_TestBench/cpu/exEven/result_EX[13]} {-height 15 -radix decimal} {/CPU_TestBench/cpu/exEven/result_EX[12]} {-height 15 -radix decimal} {/CPU_TestBench/cpu/exEven/result_EX[11]} {-height 15 -radix decimal} {/CPU_TestBench/cpu/exEven/result_EX[10]} {-height 15 -radix decimal} {/CPU_TestBench/cpu/exEven/result_EX[9]} {-height 15 -radix decimal} {/CPU_TestBench/cpu/exEven/result_EX[8]} {-height 15 -radix decimal} {/CPU_TestBench/cpu/exEven/result_EX[7]} {-height 15 -radix decimal} {/CPU_TestBench/cpu/exEven/result_EX[6]} {-height 15 -radix decimal} {/CPU_TestBench/cpu/exEven/result_EX[5]} {-height 15 -radix decimal} {/CPU_TestBench/cpu/exEven/result_EX[4]} {-height 15 -radix decimal} {/CPU_TestBench/cpu/exEven/result_EX[3]} {-height 15 -radix decimal} {/CPU_TestBench/cpu/exEven/result_EX[2]} {-height 15 -radix decimal} {/CPU_TestBench/cpu/exEven/result_EX[1]} {-height 15 -radix decimal} {/CPU_TestBench/cpu/exEven/result_EX[0]} {-height 15 -radix decimal}} /CPU_TestBench/cpu/exEven/result_EX
add wave -noupdate -expand -group Execute -radix decimal /CPU_TestBench/cpu/exEven/latency_EX
add wave -noupdate -expand -group Execute /CPU_TestBench/cpu/exEven/branch_flag
add wave -noupdate -expand -group Execute -radix unsigned -childformat {{{/CPU_TestBench/cpu/exEven/RT[127]} -radix unsigned} {{/CPU_TestBench/cpu/exEven/RT[126]} -radix unsigned} {{/CPU_TestBench/cpu/exEven/RT[125]} -radix unsigned} {{/CPU_TestBench/cpu/exEven/RT[124]} -radix unsigned} {{/CPU_TestBench/cpu/exEven/RT[123]} -radix unsigned} {{/CPU_TestBench/cpu/exEven/RT[122]} -radix unsigned} {{/CPU_TestBench/cpu/exEven/RT[121]} -radix unsigned} {{/CPU_TestBench/cpu/exEven/RT[120]} -radix unsigned} {{/CPU_TestBench/cpu/exEven/RT[119]} -radix unsigned} {{/CPU_TestBench/cpu/exEven/RT[118]} -radix unsigned} {{/CPU_TestBench/cpu/exEven/RT[117]} -radix unsigned} {{/CPU_TestBench/cpu/exEven/RT[116]} -radix unsigned} {{/CPU_TestBench/cpu/exEven/RT[115]} -radix unsigned} {{/CPU_TestBench/cpu/exEven/RT[114]} -radix unsigned} {{/CPU_TestBench/cpu/exEven/RT[113]} -radix unsigned} {{/CPU_TestBench/cpu/exEven/RT[112]} -radix unsigned} {{/CPU_TestBench/cpu/exEven/RT[111]} -radix unsigned} {{/CPU_TestBench/cpu/exEven/RT[110]} -radix unsigned} {{/CPU_TestBench/cpu/exEven/RT[109]} -radix unsigned} {{/CPU_TestBench/cpu/exEven/RT[108]} -radix unsigned} {{/CPU_TestBench/cpu/exEven/RT[107]} -radix unsigned} {{/CPU_TestBench/cpu/exEven/RT[106]} -radix unsigned} {{/CPU_TestBench/cpu/exEven/RT[105]} -radix unsigned} {{/CPU_TestBench/cpu/exEven/RT[104]} -radix unsigned} {{/CPU_TestBench/cpu/exEven/RT[103]} -radix unsigned} {{/CPU_TestBench/cpu/exEven/RT[102]} -radix unsigned} {{/CPU_TestBench/cpu/exEven/RT[101]} -radix unsigned} {{/CPU_TestBench/cpu/exEven/RT[100]} -radix unsigned} {{/CPU_TestBench/cpu/exEven/RT[99]} -radix unsigned} {{/CPU_TestBench/cpu/exEven/RT[98]} -radix unsigned} {{/CPU_TestBench/cpu/exEven/RT[97]} -radix unsigned} {{/CPU_TestBench/cpu/exEven/RT[96]} -radix unsigned} {{/CPU_TestBench/cpu/exEven/RT[95]} -radix unsigned} {{/CPU_TestBench/cpu/exEven/RT[94]} -radix unsigned} {{/CPU_TestBench/cpu/exEven/RT[93]} -radix unsigned} {{/CPU_TestBench/cpu/exEven/RT[92]} -radix unsigned} {{/CPU_TestBench/cpu/exEven/RT[91]} -radix unsigned} {{/CPU_TestBench/cpu/exEven/RT[90]} -radix unsigned} {{/CPU_TestBench/cpu/exEven/RT[89]} -radix unsigned} {{/CPU_TestBench/cpu/exEven/RT[88]} -radix unsigned} {{/CPU_TestBench/cpu/exEven/RT[87]} -radix unsigned} {{/CPU_TestBench/cpu/exEven/RT[86]} -radix unsigned} {{/CPU_TestBench/cpu/exEven/RT[85]} -radix unsigned} {{/CPU_TestBench/cpu/exEven/RT[84]} -radix unsigned} {{/CPU_TestBench/cpu/exEven/RT[83]} -radix unsigned} {{/CPU_TestBench/cpu/exEven/RT[82]} -radix unsigned} {{/CPU_TestBench/cpu/exEven/RT[81]} -radix unsigned} {{/CPU_TestBench/cpu/exEven/RT[80]} -radix unsigned} {{/CPU_TestBench/cpu/exEven/RT[79]} -radix unsigned} {{/CPU_TestBench/cpu/exEven/RT[78]} -radix unsigned} {{/CPU_TestBench/cpu/exEven/RT[77]} -radix unsigned} {{/CPU_TestBench/cpu/exEven/RT[76]} -radix unsigned} {{/CPU_TestBench/cpu/exEven/RT[75]} -radix unsigned} {{/CPU_TestBench/cpu/exEven/RT[74]} -radix unsigned} {{/CPU_TestBench/cpu/exEven/RT[73]} -radix unsigned} {{/CPU_TestBench/cpu/exEven/RT[72]} -radix unsigned} {{/CPU_TestBench/cpu/exEven/RT[71]} -radix unsigned} {{/CPU_TestBench/cpu/exEven/RT[70]} -radix unsigned} {{/CPU_TestBench/cpu/exEven/RT[69]} -radix unsigned} {{/CPU_TestBench/cpu/exEven/RT[68]} -radix unsigned} {{/CPU_TestBench/cpu/exEven/RT[67]} -radix unsigned} {{/CPU_TestBench/cpu/exEven/RT[66]} -radix unsigned} {{/CPU_TestBench/cpu/exEven/RT[65]} -radix unsigned} {{/CPU_TestBench/cpu/exEven/RT[64]} -radix unsigned} {{/CPU_TestBench/cpu/exEven/RT[63]} -radix unsigned} {{/CPU_TestBench/cpu/exEven/RT[62]} -radix unsigned} {{/CPU_TestBench/cpu/exEven/RT[61]} -radix unsigned} {{/CPU_TestBench/cpu/exEven/RT[60]} -radix unsigned} {{/CPU_TestBench/cpu/exEven/RT[59]} -radix unsigned} {{/CPU_TestBench/cpu/exEven/RT[58]} -radix unsigned} {{/CPU_TestBench/cpu/exEven/RT[57]} -radix unsigned} {{/CPU_TestBench/cpu/exEven/RT[56]} -radix unsigned} {{/CPU_TestBench/cpu/exEven/RT[55]} -radix unsigned} {{/CPU_TestBench/cpu/exEven/RT[54]} -radix unsigned} {{/CPU_TestBench/cpu/exEven/RT[53]} -radix unsigned} {{/CPU_TestBench/cpu/exEven/RT[52]} -radix unsigned} {{/CPU_TestBench/cpu/exEven/RT[51]} -radix unsigned} {{/CPU_TestBench/cpu/exEven/RT[50]} -radix unsigned} {{/CPU_TestBench/cpu/exEven/RT[49]} -radix unsigned} {{/CPU_TestBench/cpu/exEven/RT[48]} -radix unsigned} {{/CPU_TestBench/cpu/exEven/RT[47]} -radix unsigned} {{/CPU_TestBench/cpu/exEven/RT[46]} -radix unsigned} {{/CPU_TestBench/cpu/exEven/RT[45]} -radix unsigned} {{/CPU_TestBench/cpu/exEven/RT[44]} -radix unsigned} {{/CPU_TestBench/cpu/exEven/RT[43]} -radix unsigned} {{/CPU_TestBench/cpu/exEven/RT[42]} -radix unsigned} {{/CPU_TestBench/cpu/exEven/RT[41]} -radix unsigned} {{/CPU_TestBench/cpu/exEven/RT[40]} -radix unsigned} {{/CPU_TestBench/cpu/exEven/RT[39]} -radix unsigned} {{/CPU_TestBench/cpu/exEven/RT[38]} -radix unsigned} {{/CPU_TestBench/cpu/exEven/RT[37]} -radix unsigned} {{/CPU_TestBench/cpu/exEven/RT[36]} -radix unsigned} {{/CPU_TestBench/cpu/exEven/RT[35]} -radix unsigned} {{/CPU_TestBench/cpu/exEven/RT[34]} -radix unsigned} {{/CPU_TestBench/cpu/exEven/RT[33]} -radix unsigned} {{/CPU_TestBench/cpu/exEven/RT[32]} -radix unsigned} {{/CPU_TestBench/cpu/exEven/RT[31]} -radix unsigned} {{/CPU_TestBench/cpu/exEven/RT[30]} -radix unsigned} {{/CPU_TestBench/cpu/exEven/RT[29]} -radix unsigned} {{/CPU_TestBench/cpu/exEven/RT[28]} -radix unsigned} {{/CPU_TestBench/cpu/exEven/RT[27]} -radix unsigned} {{/CPU_TestBench/cpu/exEven/RT[26]} -radix unsigned} {{/CPU_TestBench/cpu/exEven/RT[25]} -radix unsigned} {{/CPU_TestBench/cpu/exEven/RT[24]} -radix unsigned} {{/CPU_TestBench/cpu/exEven/RT[23]} -radix unsigned} {{/CPU_TestBench/cpu/exEven/RT[22]} -radix unsigned} {{/CPU_TestBench/cpu/exEven/RT[21]} -radix unsigned} {{/CPU_TestBench/cpu/exEven/RT[20]} -radix unsigned} {{/CPU_TestBench/cpu/exEven/RT[19]} -radix unsigned} {{/CPU_TestBench/cpu/exEven/RT[18]} -radix unsigned} {{/CPU_TestBench/cpu/exEven/RT[17]} -radix unsigned} {{/CPU_TestBench/cpu/exEven/RT[16]} -radix unsigned} {{/CPU_TestBench/cpu/exEven/RT[15]} -radix unsigned} {{/CPU_TestBench/cpu/exEven/RT[14]} -radix unsigned} {{/CPU_TestBench/cpu/exEven/RT[13]} -radix unsigned} {{/CPU_TestBench/cpu/exEven/RT[12]} -radix unsigned} {{/CPU_TestBench/cpu/exEven/RT[11]} -radix unsigned} {{/CPU_TestBench/cpu/exEven/RT[10]} -radix unsigned} {{/CPU_TestBench/cpu/exEven/RT[9]} -radix unsigned} {{/CPU_TestBench/cpu/exEven/RT[8]} -radix unsigned} {{/CPU_TestBench/cpu/exEven/RT[7]} -radix unsigned} {{/CPU_TestBench/cpu/exEven/RT[6]} -radix unsigned} {{/CPU_TestBench/cpu/exEven/RT[5]} -radix unsigned} {{/CPU_TestBench/cpu/exEven/RT[4]} -radix unsigned} {{/CPU_TestBench/cpu/exEven/RT[3]} -radix unsigned} {{/CPU_TestBench/cpu/exEven/RT[2]} -radix unsigned} {{/CPU_TestBench/cpu/exEven/RT[1]} -radix unsigned} {{/CPU_TestBench/cpu/exEven/RT[0]} -radix unsigned}} -subitemconfig {{/CPU_TestBench/cpu/exEven/RT[127]} {-height 15 -radix unsigned} {/CPU_TestBench/cpu/exEven/RT[126]} {-height 15 -radix unsigned} {/CPU_TestBench/cpu/exEven/RT[125]} {-height 15 -radix unsigned} {/CPU_TestBench/cpu/exEven/RT[124]} {-height 15 -radix unsigned} {/CPU_TestBench/cpu/exEven/RT[123]} {-height 15 -radix unsigned} {/CPU_TestBench/cpu/exEven/RT[122]} {-height 15 -radix unsigned} {/CPU_TestBench/cpu/exEven/RT[121]} {-height 15 -radix unsigned} {/CPU_TestBench/cpu/exEven/RT[120]} {-height 15 -radix unsigned} {/CPU_TestBench/cpu/exEven/RT[119]} {-height 15 -radix unsigned} {/CPU_TestBench/cpu/exEven/RT[118]} {-height 15 -radix unsigned} {/CPU_TestBench/cpu/exEven/RT[117]} {-height 15 -radix unsigned} {/CPU_TestBench/cpu/exEven/RT[116]} {-height 15 -radix unsigned} {/CPU_TestBench/cpu/exEven/RT[115]} {-height 15 -radix unsigned} {/CPU_TestBench/cpu/exEven/RT[114]} {-height 15 -radix unsigned} {/CPU_TestBench/cpu/exEven/RT[113]} {-height 15 -radix unsigned} {/CPU_TestBench/cpu/exEven/RT[112]} {-height 15 -radix unsigned} {/CPU_TestBench/cpu/exEven/RT[111]} {-height 15 -radix unsigned} {/CPU_TestBench/cpu/exEven/RT[110]} {-height 15 -radix unsigned} {/CPU_TestBench/cpu/exEven/RT[109]} {-height 15 -radix unsigned} {/CPU_TestBench/cpu/exEven/RT[108]} {-height 15 -radix unsigned} {/CPU_TestBench/cpu/exEven/RT[107]} {-height 15 -radix unsigned} {/CPU_TestBench/cpu/exEven/RT[106]} {-height 15 -radix unsigned} {/CPU_TestBench/cpu/exEven/RT[105]} {-height 15 -radix unsigned} {/CPU_TestBench/cpu/exEven/RT[104]} {-height 15 -radix unsigned} {/CPU_TestBench/cpu/exEven/RT[103]} {-height 15 -radix unsigned} {/CPU_TestBench/cpu/exEven/RT[102]} {-height 15 -radix unsigned} {/CPU_TestBench/cpu/exEven/RT[101]} {-height 15 -radix unsigned} {/CPU_TestBench/cpu/exEven/RT[100]} {-height 15 -radix unsigned} {/CPU_TestBench/cpu/exEven/RT[99]} {-height 15 -radix unsigned} {/CPU_TestBench/cpu/exEven/RT[98]} {-height 15 -radix unsigned} {/CPU_TestBench/cpu/exEven/RT[97]} {-height 15 -radix unsigned} {/CPU_TestBench/cpu/exEven/RT[96]} {-height 15 -radix unsigned} {/CPU_TestBench/cpu/exEven/RT[95]} {-height 15 -radix unsigned} {/CPU_TestBench/cpu/exEven/RT[94]} {-height 15 -radix unsigned} {/CPU_TestBench/cpu/exEven/RT[93]} {-height 15 -radix unsigned} {/CPU_TestBench/cpu/exEven/RT[92]} {-height 15 -radix unsigned} {/CPU_TestBench/cpu/exEven/RT[91]} {-height 15 -radix unsigned} {/CPU_TestBench/cpu/exEven/RT[90]} {-height 15 -radix unsigned} {/CPU_TestBench/cpu/exEven/RT[89]} {-height 15 -radix unsigned} {/CPU_TestBench/cpu/exEven/RT[88]} {-height 15 -radix unsigned} {/CPU_TestBench/cpu/exEven/RT[87]} {-height 15 -radix unsigned} {/CPU_TestBench/cpu/exEven/RT[86]} {-height 15 -radix unsigned} {/CPU_TestBench/cpu/exEven/RT[85]} {-height 15 -radix unsigned} {/CPU_TestBench/cpu/exEven/RT[84]} {-height 15 -radix unsigned} {/CPU_TestBench/cpu/exEven/RT[83]} {-height 15 -radix unsigned} {/CPU_TestBench/cpu/exEven/RT[82]} {-height 15 -radix unsigned} {/CPU_TestBench/cpu/exEven/RT[81]} {-height 15 -radix unsigned} {/CPU_TestBench/cpu/exEven/RT[80]} {-height 15 -radix unsigned} {/CPU_TestBench/cpu/exEven/RT[79]} {-height 15 -radix unsigned} {/CPU_TestBench/cpu/exEven/RT[78]} {-height 15 -radix unsigned} {/CPU_TestBench/cpu/exEven/RT[77]} {-height 15 -radix unsigned} {/CPU_TestBench/cpu/exEven/RT[76]} {-height 15 -radix unsigned} {/CPU_TestBench/cpu/exEven/RT[75]} {-height 15 -radix unsigned} {/CPU_TestBench/cpu/exEven/RT[74]} {-height 15 -radix unsigned} {/CPU_TestBench/cpu/exEven/RT[73]} {-height 15 -radix unsigned} {/CPU_TestBench/cpu/exEven/RT[72]} {-height 15 -radix unsigned} {/CPU_TestBench/cpu/exEven/RT[71]} {-height 15 -radix unsigned} {/CPU_TestBench/cpu/exEven/RT[70]} {-height 15 -radix unsigned} {/CPU_TestBench/cpu/exEven/RT[69]} {-height 15 -radix unsigned} {/CPU_TestBench/cpu/exEven/RT[68]} {-height 15 -radix unsigned} {/CPU_TestBench/cpu/exEven/RT[67]} {-height 15 -radix unsigned} {/CPU_TestBench/cpu/exEven/RT[66]} {-height 15 -radix unsigned} {/CPU_TestBench/cpu/exEven/RT[65]} {-height 15 -radix unsigned} {/CPU_TestBench/cpu/exEven/RT[64]} {-height 15 -radix unsigned} {/CPU_TestBench/cpu/exEven/RT[63]} {-height 15 -radix unsigned} {/CPU_TestBench/cpu/exEven/RT[62]} {-height 15 -radix unsigned} {/CPU_TestBench/cpu/exEven/RT[61]} {-height 15 -radix unsigned} {/CPU_TestBench/cpu/exEven/RT[60]} {-height 15 -radix unsigned} {/CPU_TestBench/cpu/exEven/RT[59]} {-height 15 -radix unsigned} {/CPU_TestBench/cpu/exEven/RT[58]} {-height 15 -radix unsigned} {/CPU_TestBench/cpu/exEven/RT[57]} {-height 15 -radix unsigned} {/CPU_TestBench/cpu/exEven/RT[56]} {-height 15 -radix unsigned} {/CPU_TestBench/cpu/exEven/RT[55]} {-height 15 -radix unsigned} {/CPU_TestBench/cpu/exEven/RT[54]} {-height 15 -radix unsigned} {/CPU_TestBench/cpu/exEven/RT[53]} {-height 15 -radix unsigned} {/CPU_TestBench/cpu/exEven/RT[52]} {-height 15 -radix unsigned} {/CPU_TestBench/cpu/exEven/RT[51]} {-height 15 -radix unsigned} {/CPU_TestBench/cpu/exEven/RT[50]} {-height 15 -radix unsigned} {/CPU_TestBench/cpu/exEven/RT[49]} {-height 15 -radix unsigned} {/CPU_TestBench/cpu/exEven/RT[48]} {-height 15 -radix unsigned} {/CPU_TestBench/cpu/exEven/RT[47]} {-height 15 -radix unsigned} {/CPU_TestBench/cpu/exEven/RT[46]} {-height 15 -radix unsigned} {/CPU_TestBench/cpu/exEven/RT[45]} {-height 15 -radix unsigned} {/CPU_TestBench/cpu/exEven/RT[44]} {-height 15 -radix unsigned} {/CPU_TestBench/cpu/exEven/RT[43]} {-height 15 -radix unsigned} {/CPU_TestBench/cpu/exEven/RT[42]} {-height 15 -radix unsigned} {/CPU_TestBench/cpu/exEven/RT[41]} {-height 15 -radix unsigned} {/CPU_TestBench/cpu/exEven/RT[40]} {-height 15 -radix unsigned} {/CPU_TestBench/cpu/exEven/RT[39]} {-height 15 -radix unsigned} {/CPU_TestBench/cpu/exEven/RT[38]} {-height 15 -radix unsigned} {/CPU_TestBench/cpu/exEven/RT[37]} {-height 15 -radix unsigned} {/CPU_TestBench/cpu/exEven/RT[36]} {-height 15 -radix unsigned} {/CPU_TestBench/cpu/exEven/RT[35]} {-height 15 -radix unsigned} {/CPU_TestBench/cpu/exEven/RT[34]} {-height 15 -radix unsigned} {/CPU_TestBench/cpu/exEven/RT[33]} {-height 15 -radix unsigned} {/CPU_TestBench/cpu/exEven/RT[32]} {-height 15 -radix unsigned} {/CPU_TestBench/cpu/exEven/RT[31]} {-height 15 -radix unsigned} {/CPU_TestBench/cpu/exEven/RT[30]} {-height 15 -radix unsigned} {/CPU_TestBench/cpu/exEven/RT[29]} {-height 15 -radix unsigned} {/CPU_TestBench/cpu/exEven/RT[28]} {-height 15 -radix unsigned} {/CPU_TestBench/cpu/exEven/RT[27]} {-height 15 -radix unsigned} {/CPU_TestBench/cpu/exEven/RT[26]} {-height 15 -radix unsigned} {/CPU_TestBench/cpu/exEven/RT[25]} {-height 15 -radix unsigned} {/CPU_TestBench/cpu/exEven/RT[24]} {-height 15 -radix unsigned} {/CPU_TestBench/cpu/exEven/RT[23]} {-height 15 -radix unsigned} {/CPU_TestBench/cpu/exEven/RT[22]} {-height 15 -radix unsigned} {/CPU_TestBench/cpu/exEven/RT[21]} {-height 15 -radix unsigned} {/CPU_TestBench/cpu/exEven/RT[20]} {-height 15 -radix unsigned} {/CPU_TestBench/cpu/exEven/RT[19]} {-height 15 -radix unsigned} {/CPU_TestBench/cpu/exEven/RT[18]} {-height 15 -radix unsigned} {/CPU_TestBench/cpu/exEven/RT[17]} {-height 15 -radix unsigned} {/CPU_TestBench/cpu/exEven/RT[16]} {-height 15 -radix unsigned} {/CPU_TestBench/cpu/exEven/RT[15]} {-height 15 -radix unsigned} {/CPU_TestBench/cpu/exEven/RT[14]} {-height 15 -radix unsigned} {/CPU_TestBench/cpu/exEven/RT[13]} {-height 15 -radix unsigned} {/CPU_TestBench/cpu/exEven/RT[12]} {-height 15 -radix unsigned} {/CPU_TestBench/cpu/exEven/RT[11]} {-height 15 -radix unsigned} {/CPU_TestBench/cpu/exEven/RT[10]} {-height 15 -radix unsigned} {/CPU_TestBench/cpu/exEven/RT[9]} {-height 15 -radix unsigned} {/CPU_TestBench/cpu/exEven/RT[8]} {-height 15 -radix unsigned} {/CPU_TestBench/cpu/exEven/RT[7]} {-height 15 -radix unsigned} {/CPU_TestBench/cpu/exEven/RT[6]} {-height 15 -radix unsigned} {/CPU_TestBench/cpu/exEven/RT[5]} {-height 15 -radix unsigned} {/CPU_TestBench/cpu/exEven/RT[4]} {-height 15 -radix unsigned} {/CPU_TestBench/cpu/exEven/RT[3]} {-height 15 -radix unsigned} {/CPU_TestBench/cpu/exEven/RT[2]} {-height 15 -radix unsigned} {/CPU_TestBench/cpu/exEven/RT[1]} {-height 15 -radix unsigned} {/CPU_TestBench/cpu/exEven/RT[0]} {-height 15 -radix unsigned}} /CPU_TestBench/cpu/exEven/RT
add wave -noupdate -expand -group Execute /CPU_TestBench/cpu/exEven/RA
add wave -noupdate -expand -group Execute /CPU_TestBench/cpu/exEven/RB
add wave -noupdate -expand -group Execute /CPU_TestBench/cpu/exEven/RC
add wave -noupdate -expand -group Execute /CPU_TestBench/cpu/exEven/unsigned_RA
add wave -noupdate -expand -group Execute /CPU_TestBench/cpu/exEven/unsigned_RB
add wave -noupdate -expand -group Execute /CPU_TestBench/cpu/exEven/unsigned_RC
add wave -noupdate -expand -group Execute /CPU_TestBench/cpu/exEven/float_RA
add wave -noupdate -expand -group Execute /CPU_TestBench/cpu/exEven/float_RB
add wave -noupdate -expand -group Execute /CPU_TestBench/cpu/exEven/float_RC
add wave -noupdate -expand -group Execute /CPU_TestBench/cpu/exEven/imm_extended
add wave -noupdate -expand -group Execute -radix decimal -childformat {{{/CPU_TestBench/cpu/exEven/imm_extended_32[31]} -radix decimal} {{/CPU_TestBench/cpu/exEven/imm_extended_32[30]} -radix decimal} {{/CPU_TestBench/cpu/exEven/imm_extended_32[29]} -radix decimal} {{/CPU_TestBench/cpu/exEven/imm_extended_32[28]} -radix decimal} {{/CPU_TestBench/cpu/exEven/imm_extended_32[27]} -radix decimal} {{/CPU_TestBench/cpu/exEven/imm_extended_32[26]} -radix decimal} {{/CPU_TestBench/cpu/exEven/imm_extended_32[25]} -radix decimal} {{/CPU_TestBench/cpu/exEven/imm_extended_32[24]} -radix decimal} {{/CPU_TestBench/cpu/exEven/imm_extended_32[23]} -radix decimal} {{/CPU_TestBench/cpu/exEven/imm_extended_32[22]} -radix decimal} {{/CPU_TestBench/cpu/exEven/imm_extended_32[21]} -radix decimal} {{/CPU_TestBench/cpu/exEven/imm_extended_32[20]} -radix decimal} {{/CPU_TestBench/cpu/exEven/imm_extended_32[19]} -radix decimal} {{/CPU_TestBench/cpu/exEven/imm_extended_32[18]} -radix decimal} {{/CPU_TestBench/cpu/exEven/imm_extended_32[17]} -radix decimal} {{/CPU_TestBench/cpu/exEven/imm_extended_32[16]} -radix decimal} {{/CPU_TestBench/cpu/exEven/imm_extended_32[15]} -radix decimal} {{/CPU_TestBench/cpu/exEven/imm_extended_32[14]} -radix decimal} {{/CPU_TestBench/cpu/exEven/imm_extended_32[13]} -radix decimal} {{/CPU_TestBench/cpu/exEven/imm_extended_32[12]} -radix decimal} {{/CPU_TestBench/cpu/exEven/imm_extended_32[11]} -radix decimal} {{/CPU_TestBench/cpu/exEven/imm_extended_32[10]} -radix decimal} {{/CPU_TestBench/cpu/exEven/imm_extended_32[9]} -radix decimal} {{/CPU_TestBench/cpu/exEven/imm_extended_32[8]} -radix decimal} {{/CPU_TestBench/cpu/exEven/imm_extended_32[7]} -radix decimal} {{/CPU_TestBench/cpu/exEven/imm_extended_32[6]} -radix decimal} {{/CPU_TestBench/cpu/exEven/imm_extended_32[5]} -radix decimal} {{/CPU_TestBench/cpu/exEven/imm_extended_32[4]} -radix decimal} {{/CPU_TestBench/cpu/exEven/imm_extended_32[3]} -radix decimal} {{/CPU_TestBench/cpu/exEven/imm_extended_32[2]} -radix decimal} {{/CPU_TestBench/cpu/exEven/imm_extended_32[1]} -radix decimal} {{/CPU_TestBench/cpu/exEven/imm_extended_32[0]} -radix decimal}} -subitemconfig {{/CPU_TestBench/cpu/exEven/imm_extended_32[31]} {-height 15 -radix decimal} {/CPU_TestBench/cpu/exEven/imm_extended_32[30]} {-height 15 -radix decimal} {/CPU_TestBench/cpu/exEven/imm_extended_32[29]} {-height 15 -radix decimal} {/CPU_TestBench/cpu/exEven/imm_extended_32[28]} {-height 15 -radix decimal} {/CPU_TestBench/cpu/exEven/imm_extended_32[27]} {-height 15 -radix decimal} {/CPU_TestBench/cpu/exEven/imm_extended_32[26]} {-height 15 -radix decimal} {/CPU_TestBench/cpu/exEven/imm_extended_32[25]} {-height 15 -radix decimal} {/CPU_TestBench/cpu/exEven/imm_extended_32[24]} {-height 15 -radix decimal} {/CPU_TestBench/cpu/exEven/imm_extended_32[23]} {-height 15 -radix decimal} {/CPU_TestBench/cpu/exEven/imm_extended_32[22]} {-height 15 -radix decimal} {/CPU_TestBench/cpu/exEven/imm_extended_32[21]} {-height 15 -radix decimal} {/CPU_TestBench/cpu/exEven/imm_extended_32[20]} {-height 15 -radix decimal} {/CPU_TestBench/cpu/exEven/imm_extended_32[19]} {-height 15 -radix decimal} {/CPU_TestBench/cpu/exEven/imm_extended_32[18]} {-height 15 -radix decimal} {/CPU_TestBench/cpu/exEven/imm_extended_32[17]} {-height 15 -radix decimal} {/CPU_TestBench/cpu/exEven/imm_extended_32[16]} {-height 15 -radix decimal} {/CPU_TestBench/cpu/exEven/imm_extended_32[15]} {-height 15 -radix decimal} {/CPU_TestBench/cpu/exEven/imm_extended_32[14]} {-height 15 -radix decimal} {/CPU_TestBench/cpu/exEven/imm_extended_32[13]} {-height 15 -radix decimal} {/CPU_TestBench/cpu/exEven/imm_extended_32[12]} {-height 15 -radix decimal} {/CPU_TestBench/cpu/exEven/imm_extended_32[11]} {-height 15 -radix decimal} {/CPU_TestBench/cpu/exEven/imm_extended_32[10]} {-height 15 -radix decimal} {/CPU_TestBench/cpu/exEven/imm_extended_32[9]} {-height 15 -radix decimal} {/CPU_TestBench/cpu/exEven/imm_extended_32[8]} {-height 15 -radix decimal} {/CPU_TestBench/cpu/exEven/imm_extended_32[7]} {-height 15 -radix decimal} {/CPU_TestBench/cpu/exEven/imm_extended_32[6]} {-height 15 -radix decimal} {/CPU_TestBench/cpu/exEven/imm_extended_32[5]} {-height 15 -radix decimal} {/CPU_TestBench/cpu/exEven/imm_extended_32[4]} {-height 15 -radix decimal} {/CPU_TestBench/cpu/exEven/imm_extended_32[3]} {-height 15 -radix decimal} {/CPU_TestBench/cpu/exEven/imm_extended_32[2]} {-height 15 -radix decimal} {/CPU_TestBench/cpu/exEven/imm_extended_32[1]} {-height 15 -radix decimal} {/CPU_TestBench/cpu/exEven/imm_extended_32[0]} {-height 15 -radix decimal}} /CPU_TestBench/cpu/exEven/imm_extended_32
add wave -noupdate -expand -group Execute /CPU_TestBench/cpu/exEven/temp_32
add wave -noupdate -expand -group Execute /CPU_TestBench/cpu/exEven/temp_u
add wave -noupdate -expand -group Execute -radix decimal /CPU_TestBench/cpu/exEven/temp_t
add wave -noupdate -expand -group Execute /CPU_TestBench/cpu/exEven/temp_t1
add wave -noupdate -expand -group Execute /CPU_TestBench/cpu/exEven/temp_t2
add wave -noupdate -expand -group Execute /CPU_TestBench/cpu/exEven/temp_t3
add wave -noupdate -expand -group Execute /CPU_TestBench/cpu/exEven/unsigned_imm_extended
add wave -noupdate -expand -group Execute /CPU_TestBench/cpu/exEven/unsigned_imm_extended_32
add wave -noupdate -group EX_STAGE2 -radix decimal /CPU_TestBench/cpu/EX_STAGE2/clk
add wave -noupdate -group EX_STAGE2 -radix decimal /CPU_TestBench/cpu/EX_STAGE2/reset
add wave -noupdate -group EX_STAGE2 -radix decimal /CPU_TestBench/cpu/EX_STAGE2/regWriteEnable_in1
add wave -noupdate -group EX_STAGE2 -radix decimal /CPU_TestBench/cpu/EX_STAGE2/regWriteEnable_in2
add wave -noupdate -group EX_STAGE2 -radix decimal /CPU_TestBench/cpu/EX_STAGE2/result_in1
add wave -noupdate -group EX_STAGE2 -radix decimal /CPU_TestBench/cpu/EX_STAGE2/result_in2
add wave -noupdate -group EX_STAGE2 -radix decimal /CPU_TestBench/cpu/EX_STAGE2/readRegisterRT_in1
add wave -noupdate -group EX_STAGE2 -radix decimal /CPU_TestBench/cpu/EX_STAGE2/readRegisterRT_in2
add wave -noupdate -group EX_STAGE2 -radix decimal /CPU_TestBench/cpu/EX_STAGE2/unitID_in1
add wave -noupdate -group EX_STAGE2 -radix decimal /CPU_TestBench/cpu/EX_STAGE2/unitID_in2
add wave -noupdate -group EX_STAGE2 -radix decimal /CPU_TestBench/cpu/EX_STAGE2/latency_in1
add wave -noupdate -group EX_STAGE2 -radix decimal /CPU_TestBench/cpu/EX_STAGE2/latency_in2
add wave -noupdate -group EX_STAGE2 -radix decimal /CPU_TestBench/cpu/EX_STAGE2/readDataRC_in2
add wave -noupdate -group EX_STAGE2 -radix decimal /CPU_TestBench/cpu/EX_STAGE2/LSA_in2
add wave -noupdate -group EX_STAGE2 -radix decimal /CPU_TestBench/cpu/EX_STAGE2/regWriteEnable_out1
add wave -noupdate -group EX_STAGE2 -radix decimal /CPU_TestBench/cpu/EX_STAGE2/regWriteEnable_out2
add wave -noupdate -group EX_STAGE2 -radix decimal /CPU_TestBench/cpu/EX_STAGE2/result_out1
add wave -noupdate -group EX_STAGE2 -radix decimal /CPU_TestBench/cpu/EX_STAGE2/result_out2
add wave -noupdate -group EX_STAGE2 -radix decimal /CPU_TestBench/cpu/EX_STAGE2/readRegisterRT_out1
add wave -noupdate -group EX_STAGE2 -radix decimal /CPU_TestBench/cpu/EX_STAGE2/readRegisterRT_out2
add wave -noupdate -group EX_STAGE2 -radix decimal /CPU_TestBench/cpu/EX_STAGE2/unitID_out1
add wave -noupdate -group EX_STAGE2 -radix decimal /CPU_TestBench/cpu/EX_STAGE2/unitID_out2
add wave -noupdate -group EX_STAGE2 -radix decimal /CPU_TestBench/cpu/EX_STAGE2/latency_out1
add wave -noupdate -group EX_STAGE2 -radix decimal /CPU_TestBench/cpu/EX_STAGE2/latency_out2
add wave -noupdate -group EX_STAGE2 -radix decimal /CPU_TestBench/cpu/EX_STAGE2/readDataRC_out2
add wave -noupdate -group EX_STAGE2 -radix decimal /CPU_TestBench/cpu/EX_STAGE2/LSA_out2
add wave -noupdate -group STAGE2_STAGE3 -radix decimal /CPU_TestBench/cpu/STAGE2_STAGE3/clk
add wave -noupdate -group STAGE2_STAGE3 -radix decimal /CPU_TestBench/cpu/STAGE2_STAGE3/reset
add wave -noupdate -group STAGE2_STAGE3 -radix decimal /CPU_TestBench/cpu/STAGE2_STAGE3/regWriteEnable_in1
add wave -noupdate -group STAGE2_STAGE3 -radix decimal /CPU_TestBench/cpu/STAGE2_STAGE3/regWriteEnable_in2
add wave -noupdate -group STAGE2_STAGE3 -radix decimal /CPU_TestBench/cpu/STAGE2_STAGE3/result_in1
add wave -noupdate -group STAGE2_STAGE3 -radix decimal /CPU_TestBench/cpu/STAGE2_STAGE3/result_in2
add wave -noupdate -group STAGE2_STAGE3 -radix decimal /CPU_TestBench/cpu/STAGE2_STAGE3/readRegisterRT_in1
add wave -noupdate -group STAGE2_STAGE3 -radix decimal /CPU_TestBench/cpu/STAGE2_STAGE3/readRegisterRT_in2
add wave -noupdate -group STAGE2_STAGE3 -radix decimal /CPU_TestBench/cpu/STAGE2_STAGE3/unitID_in1
add wave -noupdate -group STAGE2_STAGE3 -radix decimal /CPU_TestBench/cpu/STAGE2_STAGE3/unitID_in2
add wave -noupdate -group STAGE2_STAGE3 -radix decimal /CPU_TestBench/cpu/STAGE2_STAGE3/latency_in1
add wave -noupdate -group STAGE2_STAGE3 -radix decimal /CPU_TestBench/cpu/STAGE2_STAGE3/latency_in2
add wave -noupdate -group STAGE2_STAGE3 -radix decimal /CPU_TestBench/cpu/STAGE2_STAGE3/readDataRC_in2
add wave -noupdate -group STAGE2_STAGE3 -radix decimal /CPU_TestBench/cpu/STAGE2_STAGE3/LSA_in2
add wave -noupdate -group STAGE2_STAGE3 -radix decimal /CPU_TestBench/cpu/STAGE2_STAGE3/regWriteEnable_out1
add wave -noupdate -group STAGE2_STAGE3 -radix decimal /CPU_TestBench/cpu/STAGE2_STAGE3/regWriteEnable_out2
add wave -noupdate -group STAGE2_STAGE3 -radix decimal /CPU_TestBench/cpu/STAGE2_STAGE3/result_out1
add wave -noupdate -group STAGE2_STAGE3 -radix decimal /CPU_TestBench/cpu/STAGE2_STAGE3/result_out2
add wave -noupdate -group STAGE2_STAGE3 -radix decimal /CPU_TestBench/cpu/STAGE2_STAGE3/readRegisterRT_out1
add wave -noupdate -group STAGE2_STAGE3 -radix decimal /CPU_TestBench/cpu/STAGE2_STAGE3/readRegisterRT_out2
add wave -noupdate -group STAGE2_STAGE3 -radix decimal /CPU_TestBench/cpu/STAGE2_STAGE3/unitID_out1
add wave -noupdate -group STAGE2_STAGE3 -radix decimal /CPU_TestBench/cpu/STAGE2_STAGE3/unitID_out2
add wave -noupdate -group STAGE2_STAGE3 -radix decimal /CPU_TestBench/cpu/STAGE2_STAGE3/latency_out1
add wave -noupdate -group STAGE2_STAGE3 -radix decimal /CPU_TestBench/cpu/STAGE2_STAGE3/latency_out2
add wave -noupdate -group STAGE2_STAGE3 -radix decimal /CPU_TestBench/cpu/STAGE2_STAGE3/readDataRC_out2
add wave -noupdate -group STAGE2_STAGE3 -radix decimal /CPU_TestBench/cpu/STAGE2_STAGE3/LSA_out2
add wave -noupdate -group STAGE3_STAGE4 -radix decimal /CPU_TestBench/cpu/STAGE3_STAGE4/clk
add wave -noupdate -group STAGE3_STAGE4 -radix decimal /CPU_TestBench/cpu/STAGE3_STAGE4/reset
add wave -noupdate -group STAGE3_STAGE4 -radix decimal /CPU_TestBench/cpu/STAGE3_STAGE4/regWriteEnable_in1
add wave -noupdate -group STAGE3_STAGE4 -radix decimal /CPU_TestBench/cpu/STAGE3_STAGE4/regWriteEnable_in2
add wave -noupdate -group STAGE3_STAGE4 -radix decimal /CPU_TestBench/cpu/STAGE3_STAGE4/result_in1
add wave -noupdate -group STAGE3_STAGE4 -radix decimal /CPU_TestBench/cpu/STAGE3_STAGE4/result_in2
add wave -noupdate -group STAGE3_STAGE4 -radix decimal /CPU_TestBench/cpu/STAGE3_STAGE4/readRegisterRT_in1
add wave -noupdate -group STAGE3_STAGE4 -radix decimal /CPU_TestBench/cpu/STAGE3_STAGE4/readRegisterRT_in2
add wave -noupdate -group STAGE3_STAGE4 -radix decimal /CPU_TestBench/cpu/STAGE3_STAGE4/unitID_in1
add wave -noupdate -group STAGE3_STAGE4 -radix decimal /CPU_TestBench/cpu/STAGE3_STAGE4/unitID_in2
add wave -noupdate -group STAGE3_STAGE4 -radix decimal /CPU_TestBench/cpu/STAGE3_STAGE4/latency_in1
add wave -noupdate -group STAGE3_STAGE4 -radix decimal /CPU_TestBench/cpu/STAGE3_STAGE4/latency_in2
add wave -noupdate -group STAGE3_STAGE4 -radix decimal /CPU_TestBench/cpu/STAGE3_STAGE4/readDataRC_in2
add wave -noupdate -group STAGE3_STAGE4 -radix decimal /CPU_TestBench/cpu/STAGE3_STAGE4/LSA_in2
add wave -noupdate -group STAGE3_STAGE4 -radix decimal /CPU_TestBench/cpu/STAGE3_STAGE4/regWriteEnable_out1
add wave -noupdate -group STAGE3_STAGE4 -radix decimal /CPU_TestBench/cpu/STAGE3_STAGE4/regWriteEnable_out2
add wave -noupdate -group STAGE3_STAGE4 -radix decimal /CPU_TestBench/cpu/STAGE3_STAGE4/result_out1
add wave -noupdate -group STAGE3_STAGE4 -radix decimal /CPU_TestBench/cpu/STAGE3_STAGE4/result_out2
add wave -noupdate -group STAGE3_STAGE4 -radix decimal /CPU_TestBench/cpu/STAGE3_STAGE4/readRegisterRT_out1
add wave -noupdate -group STAGE3_STAGE4 -radix decimal /CPU_TestBench/cpu/STAGE3_STAGE4/readRegisterRT_out2
add wave -noupdate -group STAGE3_STAGE4 -radix decimal /CPU_TestBench/cpu/STAGE3_STAGE4/unitID_out1
add wave -noupdate -group STAGE3_STAGE4 -radix decimal /CPU_TestBench/cpu/STAGE3_STAGE4/unitID_out2
add wave -noupdate -group STAGE3_STAGE4 -radix decimal /CPU_TestBench/cpu/STAGE3_STAGE4/latency_out1
add wave -noupdate -group STAGE3_STAGE4 -radix decimal /CPU_TestBench/cpu/STAGE3_STAGE4/latency_out2
add wave -noupdate -group STAGE3_STAGE4 -radix decimal /CPU_TestBench/cpu/STAGE3_STAGE4/readDataRC_out2
add wave -noupdate -group STAGE3_STAGE4 -radix decimal /CPU_TestBench/cpu/STAGE3_STAGE4/LSA_out2
add wave -noupdate -group STAGE4_STAGE5 -radix decimal /CPU_TestBench/cpu/STAGE4_STAGE5/clk
add wave -noupdate -group STAGE4_STAGE5 -radix decimal /CPU_TestBench/cpu/STAGE4_STAGE5/reset
add wave -noupdate -group STAGE4_STAGE5 -radix decimal /CPU_TestBench/cpu/STAGE4_STAGE5/regWriteEnable_in1
add wave -noupdate -group STAGE4_STAGE5 -radix decimal /CPU_TestBench/cpu/STAGE4_STAGE5/regWriteEnable_in2
add wave -noupdate -group STAGE4_STAGE5 -radix decimal /CPU_TestBench/cpu/STAGE4_STAGE5/result_in1
add wave -noupdate -group STAGE4_STAGE5 -radix decimal /CPU_TestBench/cpu/STAGE4_STAGE5/result_in2
add wave -noupdate -group STAGE4_STAGE5 -radix decimal /CPU_TestBench/cpu/STAGE4_STAGE5/readRegisterRT_in1
add wave -noupdate -group STAGE4_STAGE5 -radix decimal /CPU_TestBench/cpu/STAGE4_STAGE5/readRegisterRT_in2
add wave -noupdate -group STAGE4_STAGE5 -radix decimal /CPU_TestBench/cpu/STAGE4_STAGE5/unitID_in1
add wave -noupdate -group STAGE4_STAGE5 -radix decimal /CPU_TestBench/cpu/STAGE4_STAGE5/unitID_in2
add wave -noupdate -group STAGE4_STAGE5 -radix decimal /CPU_TestBench/cpu/STAGE4_STAGE5/latency_in1
add wave -noupdate -group STAGE4_STAGE5 -radix decimal /CPU_TestBench/cpu/STAGE4_STAGE5/latency_in2
add wave -noupdate -group STAGE4_STAGE5 -radix decimal /CPU_TestBench/cpu/STAGE4_STAGE5/readDataRC_in2
add wave -noupdate -group STAGE4_STAGE5 -radix decimal /CPU_TestBench/cpu/STAGE4_STAGE5/LSA_in2
add wave -noupdate -group STAGE4_STAGE5 -radix decimal /CPU_TestBench/cpu/STAGE4_STAGE5/regWriteEnable_out1
add wave -noupdate -group STAGE4_STAGE5 -radix decimal /CPU_TestBench/cpu/STAGE4_STAGE5/regWriteEnable_out2
add wave -noupdate -group STAGE4_STAGE5 -radix decimal /CPU_TestBench/cpu/STAGE4_STAGE5/result_out1
add wave -noupdate -group STAGE4_STAGE5 -radix decimal /CPU_TestBench/cpu/STAGE4_STAGE5/result_out2
add wave -noupdate -group STAGE4_STAGE5 -radix decimal /CPU_TestBench/cpu/STAGE4_STAGE5/readRegisterRT_out1
add wave -noupdate -group STAGE4_STAGE5 -radix decimal /CPU_TestBench/cpu/STAGE4_STAGE5/readRegisterRT_out2
add wave -noupdate -group STAGE4_STAGE5 -radix decimal /CPU_TestBench/cpu/STAGE4_STAGE5/unitID_out1
add wave -noupdate -group STAGE4_STAGE5 -radix decimal /CPU_TestBench/cpu/STAGE4_STAGE5/unitID_out2
add wave -noupdate -group STAGE4_STAGE5 -radix decimal /CPU_TestBench/cpu/STAGE4_STAGE5/latency_out1
add wave -noupdate -group STAGE4_STAGE5 -radix decimal /CPU_TestBench/cpu/STAGE4_STAGE5/latency_out2
add wave -noupdate -group STAGE4_STAGE5 -radix decimal /CPU_TestBench/cpu/STAGE4_STAGE5/readDataRC_out2
add wave -noupdate -group STAGE4_STAGE5 -radix decimal /CPU_TestBench/cpu/STAGE4_STAGE5/LSA_out2
add wave -noupdate -group STAGE5_STAGE6 -radix decimal /CPU_TestBench/cpu/STAGE5_STAGE6/clk
add wave -noupdate -group STAGE5_STAGE6 -radix decimal /CPU_TestBench/cpu/STAGE5_STAGE6/reset
add wave -noupdate -group STAGE5_STAGE6 -radix decimal /CPU_TestBench/cpu/STAGE5_STAGE6/regWriteEnable_in1
add wave -noupdate -group STAGE5_STAGE6 -radix decimal /CPU_TestBench/cpu/STAGE5_STAGE6/regWriteEnable_in2
add wave -noupdate -group STAGE5_STAGE6 -radix decimal /CPU_TestBench/cpu/STAGE5_STAGE6/result_in1
add wave -noupdate -group STAGE5_STAGE6 -radix decimal /CPU_TestBench/cpu/STAGE5_STAGE6/result_in2
add wave -noupdate -group STAGE5_STAGE6 -radix decimal /CPU_TestBench/cpu/STAGE5_STAGE6/readRegisterRT_in1
add wave -noupdate -group STAGE5_STAGE6 -radix decimal /CPU_TestBench/cpu/STAGE5_STAGE6/readRegisterRT_in2
add wave -noupdate -group STAGE5_STAGE6 -radix decimal /CPU_TestBench/cpu/STAGE5_STAGE6/unitID_in1
add wave -noupdate -group STAGE5_STAGE6 -radix decimal /CPU_TestBench/cpu/STAGE5_STAGE6/unitID_in2
add wave -noupdate -group STAGE5_STAGE6 -radix decimal /CPU_TestBench/cpu/STAGE5_STAGE6/latency_in1
add wave -noupdate -group STAGE5_STAGE6 -radix decimal /CPU_TestBench/cpu/STAGE5_STAGE6/latency_in2
add wave -noupdate -group STAGE5_STAGE6 -radix decimal /CPU_TestBench/cpu/STAGE5_STAGE6/readDataRC_in2
add wave -noupdate -group STAGE5_STAGE6 -radix decimal /CPU_TestBench/cpu/STAGE5_STAGE6/LSA_in2
add wave -noupdate -group STAGE5_STAGE6 -radix decimal /CPU_TestBench/cpu/STAGE5_STAGE6/regWriteEnable_out1
add wave -noupdate -group STAGE5_STAGE6 -radix decimal /CPU_TestBench/cpu/STAGE5_STAGE6/regWriteEnable_out2
add wave -noupdate -group STAGE5_STAGE6 -radix decimal /CPU_TestBench/cpu/STAGE5_STAGE6/result_out1
add wave -noupdate -group STAGE5_STAGE6 -radix decimal /CPU_TestBench/cpu/STAGE5_STAGE6/result_out2
add wave -noupdate -group STAGE5_STAGE6 -radix decimal /CPU_TestBench/cpu/STAGE5_STAGE6/readRegisterRT_out1
add wave -noupdate -group STAGE5_STAGE6 -radix decimal /CPU_TestBench/cpu/STAGE5_STAGE6/readRegisterRT_out2
add wave -noupdate -group STAGE5_STAGE6 -radix decimal /CPU_TestBench/cpu/STAGE5_STAGE6/unitID_out1
add wave -noupdate -group STAGE5_STAGE6 -radix decimal /CPU_TestBench/cpu/STAGE5_STAGE6/unitID_out2
add wave -noupdate -group STAGE5_STAGE6 -radix decimal /CPU_TestBench/cpu/STAGE5_STAGE6/latency_out1
add wave -noupdate -group STAGE5_STAGE6 -radix decimal /CPU_TestBench/cpu/STAGE5_STAGE6/latency_out2
add wave -noupdate -group STAGE5_STAGE6 -radix decimal /CPU_TestBench/cpu/STAGE5_STAGE6/readDataRC_out2
add wave -noupdate -group STAGE5_STAGE6 -radix decimal /CPU_TestBench/cpu/STAGE5_STAGE6/LSA_out2
add wave -noupdate -group STAGE6_STAGE7 -radix decimal /CPU_TestBench/cpu/STAGE6_STAGE7/clk
add wave -noupdate -group STAGE6_STAGE7 -radix decimal /CPU_TestBench/cpu/STAGE6_STAGE7/reset
add wave -noupdate -group STAGE6_STAGE7 -radix decimal /CPU_TestBench/cpu/STAGE6_STAGE7/regWriteEnable_in1
add wave -noupdate -group STAGE6_STAGE7 -radix decimal /CPU_TestBench/cpu/STAGE6_STAGE7/regWriteEnable_in2
add wave -noupdate -group STAGE6_STAGE7 -radix decimal /CPU_TestBench/cpu/STAGE6_STAGE7/result_in1
add wave -noupdate -group STAGE6_STAGE7 -radix decimal /CPU_TestBench/cpu/STAGE6_STAGE7/result_in2
add wave -noupdate -group STAGE6_STAGE7 -radix decimal /CPU_TestBench/cpu/STAGE6_STAGE7/readRegisterRT_in1
add wave -noupdate -group STAGE6_STAGE7 -radix decimal /CPU_TestBench/cpu/STAGE6_STAGE7/readRegisterRT_in2
add wave -noupdate -group STAGE6_STAGE7 -radix decimal /CPU_TestBench/cpu/STAGE6_STAGE7/unitID_in1
add wave -noupdate -group STAGE6_STAGE7 -radix decimal /CPU_TestBench/cpu/STAGE6_STAGE7/unitID_in2
add wave -noupdate -group STAGE6_STAGE7 -radix decimal /CPU_TestBench/cpu/STAGE6_STAGE7/latency_in1
add wave -noupdate -group STAGE6_STAGE7 -radix decimal /CPU_TestBench/cpu/STAGE6_STAGE7/latency_in2
add wave -noupdate -group STAGE6_STAGE7 -radix decimal /CPU_TestBench/cpu/STAGE6_STAGE7/readDataRC_in2
add wave -noupdate -group STAGE6_STAGE7 -radix decimal /CPU_TestBench/cpu/STAGE6_STAGE7/LSA_in2
add wave -noupdate -group STAGE6_STAGE7 -radix decimal /CPU_TestBench/cpu/STAGE6_STAGE7/regWriteEnable_out1
add wave -noupdate -group STAGE6_STAGE7 -radix decimal /CPU_TestBench/cpu/STAGE6_STAGE7/regWriteEnable_out2
add wave -noupdate -group STAGE6_STAGE7 -radix decimal /CPU_TestBench/cpu/STAGE6_STAGE7/result_out1
add wave -noupdate -group STAGE6_STAGE7 -radix decimal /CPU_TestBench/cpu/STAGE6_STAGE7/result_out2
add wave -noupdate -group STAGE6_STAGE7 -radix decimal /CPU_TestBench/cpu/STAGE6_STAGE7/readRegisterRT_out1
add wave -noupdate -group STAGE6_STAGE7 -radix decimal /CPU_TestBench/cpu/STAGE6_STAGE7/readRegisterRT_out2
add wave -noupdate -group STAGE6_STAGE7 -radix decimal /CPU_TestBench/cpu/STAGE6_STAGE7/unitID_out1
add wave -noupdate -group STAGE6_STAGE7 -radix decimal /CPU_TestBench/cpu/STAGE6_STAGE7/unitID_out2
add wave -noupdate -group STAGE6_STAGE7 -radix decimal /CPU_TestBench/cpu/STAGE6_STAGE7/latency_out1
add wave -noupdate -group STAGE6_STAGE7 -radix decimal /CPU_TestBench/cpu/STAGE6_STAGE7/latency_out2
add wave -noupdate -group STAGE6_STAGE7 -radix decimal /CPU_TestBench/cpu/STAGE6_STAGE7/readDataRC_out2
add wave -noupdate -group STAGE6_STAGE7 -radix decimal /CPU_TestBench/cpu/STAGE6_STAGE7/LSA_out2
add wave -noupdate -group STAGE7_STAGEWB -radix decimal /CPU_TestBench/cpu/STAGE7_WB/clk
add wave -noupdate -group STAGE7_STAGEWB -radix decimal /CPU_TestBench/cpu/STAGE7_WB/reset
add wave -noupdate -group STAGE7_STAGEWB -radix decimal /CPU_TestBench/cpu/STAGE7_WB/regWriteEnable_in1
add wave -noupdate -group STAGE7_STAGEWB -radix decimal /CPU_TestBench/cpu/STAGE7_WB/regWriteEnable_in2
add wave -noupdate -group STAGE7_STAGEWB -radix decimal /CPU_TestBench/cpu/STAGE7_WB/result_in1
add wave -noupdate -group STAGE7_STAGEWB -radix decimal /CPU_TestBench/cpu/STAGE7_WB/result_in2
add wave -noupdate -group STAGE7_STAGEWB -radix decimal /CPU_TestBench/cpu/STAGE7_WB/readRegisterRT_in1
add wave -noupdate -group STAGE7_STAGEWB -radix decimal /CPU_TestBench/cpu/STAGE7_WB/readRegisterRT_in2
add wave -noupdate -group STAGE7_STAGEWB -radix decimal /CPU_TestBench/cpu/STAGE7_WB/unitID_in1
add wave -noupdate -group STAGE7_STAGEWB -radix decimal /CPU_TestBench/cpu/STAGE7_WB/unitID_in2
add wave -noupdate -group STAGE7_STAGEWB -radix decimal /CPU_TestBench/cpu/STAGE7_WB/latency_in1
add wave -noupdate -group STAGE7_STAGEWB -radix decimal /CPU_TestBench/cpu/STAGE7_WB/latency_in2
add wave -noupdate -group STAGE7_STAGEWB -radix decimal /CPU_TestBench/cpu/STAGE7_WB/readDataRC_in2
add wave -noupdate -group STAGE7_STAGEWB -radix decimal /CPU_TestBench/cpu/STAGE7_WB/LSA_in2
add wave -noupdate -group STAGE7_STAGEWB -radix decimal /CPU_TestBench/cpu/STAGE7_WB/regWriteEnable_out1
add wave -noupdate -group STAGE7_STAGEWB -radix decimal /CPU_TestBench/cpu/STAGE7_WB/regWriteEnable_out2
add wave -noupdate -group STAGE7_STAGEWB -radix decimal /CPU_TestBench/cpu/STAGE7_WB/result_out1
add wave -noupdate -group STAGE7_STAGEWB -radix decimal /CPU_TestBench/cpu/STAGE7_WB/result_out2
add wave -noupdate -group STAGE7_STAGEWB -radix decimal /CPU_TestBench/cpu/STAGE7_WB/readRegisterRT_out1
add wave -noupdate -group STAGE7_STAGEWB -radix decimal /CPU_TestBench/cpu/STAGE7_WB/readRegisterRT_out2
add wave -noupdate -group STAGE7_STAGEWB -radix decimal /CPU_TestBench/cpu/STAGE7_WB/unitID_out1
add wave -noupdate -group STAGE7_STAGEWB -radix decimal /CPU_TestBench/cpu/STAGE7_WB/unitID_out2
add wave -noupdate -group STAGE7_STAGEWB -radix decimal /CPU_TestBench/cpu/STAGE7_WB/latency_out1
add wave -noupdate -group STAGE7_STAGEWB -radix decimal /CPU_TestBench/cpu/STAGE7_WB/latency_out2
add wave -noupdate -group STAGE7_STAGEWB -radix decimal /CPU_TestBench/cpu/STAGE7_WB/readDataRC_out2
add wave -noupdate -group STAGE7_STAGEWB -radix decimal /CPU_TestBench/cpu/STAGE7_WB/LSA_out2
TreeUpdate [SetDefaultTree]
WaveRestoreCursors {{Cursor 1} {15 ps} 0}
quietly wave cursor active 1
configure wave -namecolwidth 354
configure wave -valuecolwidth 124
configure wave -justifyvalue left
configure wave -signalnamewidth 0
configure wave -snapdistance 10
configure wave -datasetprefix 0
configure wave -rowmargin 4
configure wave -childrowmargin 2
configure wave -gridoffset 0
configure wave -gridperiod 1
configure wave -griddelta 40
configure wave -timeline 0
configure wave -timelineunits ps
update
WaveRestoreZoom {0 ps} {239 ps}
