#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sun Mar 17 13:30:33 2019
# Process ID: 6368
# Current directory: C:/FPGAJosieVivian/ZynqComputerExtended
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent8720 C:\FPGAJosieVivian\ZynqComputerExtended\ZynqComputer.xpr
# Log file: C:/FPGAJosieVivian/ZynqComputerExtended/vivado.log
# Journal file: C:/FPGAJosieVivian/ZynqComputerExtended\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/FPGAJosieVivian/ZynqComputerExtended/ZynqComputer.xpr
update_compile_order -fileset sources_1
create_peripheral virginia.edu user rtl_multiplier 1.0 -dir C:/FPGAJosieVivian/ZynqComputerExtended/../ip_repo
add_peripheral_interface S00_AXI -interface_mode slave -axi_type lite [ipx::find_open_core virginia.edu:user:rtl_multiplier:1.0]
generate_peripheral -driver -bfm_example_design -debug_hw_example_design [ipx::find_open_core virginia.edu:user:rtl_multiplier:1.0]
write_peripheral [ipx::find_open_core virginia.edu:user:rtl_multiplier:1.0]
set_property  ip_repo_paths  C:/FPGAJosieVivian/ZynqComputerExtended/../ip_repo/rtl_multiplier_1.0 [current_project]
update_ip_catalog -rebuild
ipx::edit_ip_in_project -upgrade true -name edit_rtl_multiplier_v1_0 -directory C:/FPGAJosieVivian/ZynqComputerExtended/../ip_repo c:/FPGAJosieVivian/ip_repo/rtl_multiplier_1.0/component.xml
update_compile_order -fileset sources_1
add_files -norecurse -copy_to c:/FPGAJosieVivian/ip_repo/rtl_multiplier_1.0/src C:/FPGAJosieVivian/ip_repo/src/rtl_multiplier.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
ipx::merge_project_changes files [ipx::current_core]
set_property core_revision 2 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path c:/FPGAJosieVivian/ip_repo/rtl_multiplier_1.0
open_bd_design {C:/FPGAJosieVivian/ZynqComputerExtended/ZynqComputer.srcs/sources_1/bd/Zynq_CPU/Zynq_CPU.bd}
startgroup
create_bd_cell -type ip -vlnv virginia.edu:user:rtl_multiplier:1.0 rtl_multiplier_0
endgroup
set_property location {2 282 177} [get_bd_cells rtl_multiplier_0]
set_property location {1 373 333} [get_bd_cells rtl_multiplier_0]
set_property location {1 401 184} [get_bd_cells rtl_multiplier_0]
set_property location {1 400 230} [get_bd_cells rtl_multiplier_0]
set_property location {1 399 209} [get_bd_cells rtl_multiplier_0]
set_property location {1 399 195} [get_bd_cells rtl_multiplier_0]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {Auto} Clk_xbar {Auto} Master {/processing_system7_0/M_AXI_GP0} Slave {/rtl_multiplier_0/S00_AXI} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins rtl_multiplier_0/S00_AXI]
regenerate_bd_layout
delete_bd_objs [get_bd_nets rst_ps7_0_100M_peripheral_aresetn]
connect_bd_net [get_bd_pins rst_ps7_0_100M/interconnect_aresetn] [get_bd_pins ps7_0_axi_periph/ARESETN]
connect_bd_net [get_bd_pins rst_ps7_0_100M/peripheral_aresetn] [get_bd_pins ps7_0_axi_periph/S00_ARESETN]
connect_bd_net [get_bd_pins rst_ps7_0_100M/peripheral_aresetn] [get_bd_pins ps7_0_axi_periph/M00_ARESETN]
connect_bd_net [get_bd_pins rtl_multiplier_0/s00_axi_aresetn] [get_bd_pins rst_ps7_0_100M/peripheral_aresetn]
regenerate_bd_layout
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
wait_on_run impl_1
open_run impl_1
file copy -force C:/FPGAJosieVivian/ZynqComputerExtended/ZynqComputer.runs/impl_1/Zynq_CPU_wrapper.sysdef C:/FPGAJosieVivian/ZynqComputerExtended/ZynqComputer.sdk/Zynq_CPU_wrapper.hdf

launch_sdk -workspace C:/FPGAJosieVivian/ZynqComputerExtended/ZynqComputer.sdk -hwspec C:/FPGAJosieVivian/ZynqComputerExtended/ZynqComputer.sdk/Zynq_CPU_wrapper.hdf
report_utilization -name utilization_1
launch_sdk -workspace C:/FPGAJosieVivian/ZynqComputerExtended/ZynqComputer.sdk -hwspec C:/FPGAJosieVivian/ZynqComputerExtended/ZynqComputer.sdk/Zynq_CPU_wrapper.hdf
launch_sdk -workspace C:/FPGAJosieVivian/ZynqComputerExtended/ZynqComputer.sdk -hwspec C:/FPGAJosieVivian/ZynqComputerExtended/ZynqComputer.sdk/Zynq_CPU_wrapper.hdf
launch_sdk -workspace C:/FPGAJosieVivian/ZynqComputerExtended/ZynqComputer.sdk -hwspec C:/FPGAJosieVivian/ZynqComputerExtended/ZynqComputer.sdk/Zynq_CPU_wrapper.hdf
launch_sdk -workspace C:/FPGAJosieVivian/ZynqComputerExtended/ZynqComputer.sdk -hwspec C:/FPGAJosieVivian/ZynqComputerExtended/ZynqComputer.sdk/Zynq_CPU_wrapper.hdf
file copy -force C:/FPGAJosieVivian/ZynqComputerExtended/ZynqComputer.runs/impl_1/Zynq_CPU_wrapper.sysdef C:/FPGAJosieVivian/ZynqComputerExtended/ZynqComputer.sdk/Zynq_CPU_wrapper.hdf

launch_sdk -workspace C:/FPGAJosieVivian/ZynqComputerExtended/ZynqComputer.sdk -hwspec C:/FPGAJosieVivian/ZynqComputerExtended/ZynqComputer.sdk/Zynq_CPU_wrapper.hdf
