<!-- PROJECT LOGO -->
<br />

<div align="center">
   <img src='https://user-images.githubusercontent.com/73131499/166115643-d3187f47-d38f-41b2-ae42-5ecbbc60de14.png' />


<h3 align="center">SURE Trust - Skill Upgradation for Rural-youth Empowerment Trust</h3>
  <h2>VLSI Front-End</h2>
</div>

# Course Report

## Name: DIBYA JYOTI MOHANTY

## Qualifications: Pursuing 4th Year B.Tech

Welcome to the course report for the VLSI Front-End! This README document provides an overview of the course, its mini projects and final project.

### Mini Projects and Final Project

Below is a table summarizing the mini projects and final project completed during the course:

| Description                               | Link                                    |
|-------------------------------------------|-----------------------------------------|
| Mini Projects:Design of control system of automatic Wasing Machine using Verilog ,design and verification of USR using System Verilog    | [click here](https://github.com/sure-trust/G15-VLSI_Frontend/tree/main/Mini%20Projects/DibyaJyothi)                       |
| Final Project: Design and Verification of Wishbone Protocol    | [click here](https://github.com/sure-trust/G15-VLSI_Frontend/tree/main/Final%20Capstone%20Project/DibyaJyothi)                        |
