// Seed: 64782769
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  input wire id_2;
  output wire id_1;
endmodule
module module_1 #(
    parameter id_9 = 32'd4
) (
    output logic   id_0,
    input  supply0 id_1,
    output logic   id_2
);
  wire [-1 : 1] id_4;
  tri id_5, id_6, id_7;
  logic id_8;
  ;
  assign id_2 = id_5 ^ 1'd0;
  _id_9 :
  assert property (@* "") id_0 = !id_8 & -1;
  else id_8 <= #1 id_8;
  localparam id_10 = 1;
  wor id_11;
  assign id_5 = -1;
  module_0 modCall_1 (
      id_10,
      id_5,
      id_4
  );
  assign id_2 = id_1;
  initial begin : LABEL_0
    id_2 = -1'b0;
  end
  assign id_11 = -1;
  wire [id_9 : 1] id_12;
  logic id_13;
  wire id_14;
endmodule
