

================================================================
== Vitis HLS Report for 'streamtoparallelwithburst'
================================================================
* Date:           Fri May 24 01:07:42 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        hls_userdma.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------------------------+----------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                               |                                                    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                            Instance                           |                       Module                       |   min   |   max   |    min   |    max   | min | max |   Type  |
        +---------------------------------------------------------------+----------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_27_2_fu_117  |streamtoparallelwithburst_Pipeline_VITIS_LOOP_27_2  |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        +---------------------------------------------------------------+----------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_24_1  |        ?|        ?|         ?|          -|          -|     ?|        no|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    294|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|     355|    507|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    124|    -|
|Register         |        -|    -|     249|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     604|    925|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------------------------------+----------------------------------------------------+---------+----+-----+-----+-----+
    |                            Instance                           |                       Module                       | BRAM_18K| DSP|  FF | LUT | URAM|
    +---------------------------------------------------------------+----------------------------------------------------+---------+----+-----+-----+-----+
    |grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_27_2_fu_117  |streamtoparallelwithburst_Pipeline_VITIS_LOOP_27_2  |        0|   0|  355|  507|    0|
    +---------------------------------------------------------------+----------------------------------------------------+---------+----+-----+-----+-----+
    |Total                                                          |                                                    |        0|   0|  355|  507|    0|
    +---------------------------------------------------------------+----------------------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+----+---+----+------------+------------+
    |          Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |add_ln45_fu_251_p2               |         +|   0|  0|  71|          64|          64|
    |add_ln46_fu_233_p2               |         +|   0|  0|  43|          36|          15|
    |final_s2m_len_V_3_fu_203_p2      |         +|   0|  0|  39|          32|          32|
    |icmp_fu_172_p2                   |      icmp|   0|  0|  14|          22|           1|
    |icmp_ln1065_fu_228_p2            |      icmp|   0|  0|  18|          32|          11|
    |icmp_ln1073_fu_256_p2            |      icmp|   0|  0|  18|          32|          32|
    |out_sts_fu_268_p2                |      icmp|   0|  0|  18|          32|          32|
    |ap_block_state1                  |        or|   0|  0|   2|           1|           1|
    |brmerge_fu_178_p2                |        or|   0|  0|   2|           1|           1|
    |select_ln11_cast_cast_fu_138_p3  |    select|   0|  0|  12|           1|          11|
    |select_ln45_fu_239_p3            |    select|   0|  0|  36|           1|          36|
    |shl_ln32_fu_197_p2               |       shl|   0|  0|  17|           4|           8|
    |xor_ln27_fu_187_p2               |       xor|   0|  0|   4|           3|           4|
    +---------------------------------+----------+----+---+----+------------+------------+
    |Total                            |          |   0|  0| 294|         261|         248|
    +---------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  25|          5|    1|          5|
    |ap_done                  |   9|          2|    1|          2|
    |final_s2m_len_V_fu_88    |   9|          2|   32|         64|
    |inbuf_read               |   9|          2|    1|          2|
    |incount25_blk_n          |   9|          2|    1|          2|
    |kernel_mode_blk_n        |   9|          2|    1|          2|
    |m_axi_gmem0_AWVALID      |   9|          2|    1|          2|
    |m_axi_gmem0_BREADY       |   9|          2|    1|          2|
    |m_axi_gmem0_WVALID       |   9|          2|    1|          2|
    |out_memory_assign_fu_84  |   9|          2|   64|        128|
    |out_memory_blk_n         |   9|          2|    1|          2|
    |s2m_buf_sts              |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 124|         27|  106|        215|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------------------------------+----+----+-----+-----------+
    |                                    Name                                    | FF | LUT| Bits| Const Bits|
    +----------------------------------------------------------------------------+----+----+-----+-----------+
    |add_ln45_reg_335                                                            |  64|   0|   64|          0|
    |ap_CS_fsm                                                                   |   4|   0|    4|          0|
    |ap_done_reg                                                                 |   1|   0|    1|          0|
    |brmerge_reg_307                                                             |   1|   0|    1|          0|
    |final_s2m_len_V_3_reg_322                                                   |  32|   0|   32|          0|
    |final_s2m_len_V_fu_88                                                       |  32|   0|   32|          0|
    |grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_27_2_fu_117_ap_start_reg  |   1|   0|    1|          0|
    |out_memory_assign_fu_84                                                     |  64|   0|   64|          0|
    |s2m_buf_sts_preg                                                            |   1|   0|    1|          0|
    |select_ln11_cast_cast_reg_292                                               |   2|   0|   32|         30|
    |shl_ln32_1_reg_330                                                          |   3|   0|    6|          3|
    |shl_ln32_reg_317                                                            |   8|   0|    8|          0|
    |tmp_3_reg_301                                                               |  32|   0|   32|          0|
    |tmp_reg_287                                                                 |   1|   0|    1|          0|
    |xor_ln27_reg_312                                                            |   3|   0|    3|          0|
    +----------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                       | 249|   0|  282|         33|
    +----------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------+-----+-----+------------+---------------------------+--------------+
|          RTL Ports         | Dir | Bits|  Protocol  |       Source Object       |    C Type    |
+----------------------------+-----+-----+------------+---------------------------+--------------+
|ap_clk                      |   in|    1|  ap_ctrl_hs|  streamtoparallelwithburst|  return value|
|ap_rst                      |   in|    1|  ap_ctrl_hs|  streamtoparallelwithburst|  return value|
|ap_start                    |   in|    1|  ap_ctrl_hs|  streamtoparallelwithburst|  return value|
|ap_done                     |  out|    1|  ap_ctrl_hs|  streamtoparallelwithburst|  return value|
|ap_continue                 |   in|    1|  ap_ctrl_hs|  streamtoparallelwithburst|  return value|
|ap_idle                     |  out|    1|  ap_ctrl_hs|  streamtoparallelwithburst|  return value|
|ap_ready                    |  out|    1|  ap_ctrl_hs|  streamtoparallelwithburst|  return value|
|inbuf_dout                  |   in|   33|     ap_fifo|                      inbuf|       pointer|
|inbuf_num_data_valid        |   in|    7|     ap_fifo|                      inbuf|       pointer|
|inbuf_fifo_cap              |   in|    7|     ap_fifo|                      inbuf|       pointer|
|inbuf_empty_n               |   in|    1|     ap_fifo|                      inbuf|       pointer|
|inbuf_read                  |  out|    1|     ap_fifo|                      inbuf|       pointer|
|incount25_dout              |   in|   32|     ap_fifo|                  incount25|       pointer|
|incount25_num_data_valid    |   in|    2|     ap_fifo|                  incount25|       pointer|
|incount25_fifo_cap          |   in|    2|     ap_fifo|                  incount25|       pointer|
|incount25_empty_n           |   in|    1|     ap_fifo|                  incount25|       pointer|
|incount25_read              |  out|    1|     ap_fifo|                  incount25|       pointer|
|s2m_buf_sts                 |  out|    1|      ap_vld|                s2m_buf_sts|       pointer|
|s2m_buf_sts_ap_vld          |  out|    1|      ap_vld|                s2m_buf_sts|       pointer|
|kernel_mode_dout            |   in|    2|     ap_fifo|                kernel_mode|       pointer|
|kernel_mode_num_data_valid  |   in|    2|     ap_fifo|                kernel_mode|       pointer|
|kernel_mode_fifo_cap        |   in|    2|     ap_fifo|                kernel_mode|       pointer|
|kernel_mode_empty_n         |   in|    1|     ap_fifo|                kernel_mode|       pointer|
|kernel_mode_read            |  out|    1|     ap_fifo|                kernel_mode|       pointer|
|m_axi_gmem0_AWVALID         |  out|    1|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_AWREADY         |   in|    1|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_AWADDR          |  out|   64|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_AWID            |  out|    1|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_AWLEN           |  out|   32|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_AWSIZE          |  out|    3|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_AWBURST         |  out|    2|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_AWLOCK          |  out|    2|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_AWCACHE         |  out|    4|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_AWPROT          |  out|    3|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_AWQOS           |  out|    4|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_AWREGION        |  out|    4|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_AWUSER          |  out|    1|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_WVALID          |  out|    1|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_WREADY          |   in|    1|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_WDATA           |  out|   64|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_WSTRB           |  out|    8|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_WLAST           |  out|    1|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_WID             |  out|    1|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_WUSER           |  out|    1|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_ARVALID         |  out|    1|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_ARREADY         |   in|    1|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_ARADDR          |  out|   64|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_ARID            |  out|    1|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_ARLEN           |  out|   32|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_ARSIZE          |  out|    3|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_ARBURST         |  out|    2|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_ARLOCK          |  out|    2|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_ARCACHE         |  out|    4|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_ARPROT          |  out|    3|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_ARQOS           |  out|    4|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_ARREGION        |  out|    4|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_ARUSER          |  out|    1|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_RVALID          |   in|    1|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_RREADY          |  out|    1|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_RDATA           |   in|   64|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_RLAST           |   in|    1|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_RID             |   in|    1|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_RFIFONUM        |   in|    9|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_RUSER           |   in|    1|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_RRESP           |   in|    2|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_BVALID          |   in|    1|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_BREADY          |  out|    1|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_BRESP           |   in|    2|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_BID             |   in|    1|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_BUSER           |   in|    1|       m_axi|                      gmem0|       pointer|
|out_memory_dout             |   in|   64|     ap_fifo|                 out_memory|       pointer|
|out_memory_num_data_valid   |   in|    3|     ap_fifo|                 out_memory|       pointer|
|out_memory_fifo_cap         |   in|    3|     ap_fifo|                 out_memory|       pointer|
|out_memory_empty_n          |   in|    1|     ap_fifo|                 out_memory|       pointer|
|out_memory_read             |  out|    1|     ap_fifo|                 out_memory|       pointer|
+----------------------------+-----+-----+------------+---------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.22>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%out_memory_assign = alloca i32 1"   --->   Operation 5 'alloca' 'out_memory_assign' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%final_s2m_len_V = alloca i32 1"   --->   Operation 6 'alloca' 'final_s2m_len_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %out_memory, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (3.63ns)   --->   "%out_memory_read = read i64 @_ssdm_op_Read.ap_fifo.i64P0A, i64 %out_memory"   --->   Operation 8 'read' 'out_memory_read' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 3> <FIFO>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i2 %kernel_mode, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (3.63ns)   --->   "%kernel_mode_read = read i2 @_ssdm_op_Read.ap_fifo.i2P0A, i2 %kernel_mode"   --->   Operation 10 'read' 'kernel_mode_read' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 2> <Depth = 2> <FIFO>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %incount25, void @empty_16, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %inbuf, void @empty_16, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %gmem0, void @empty_4, i32 0, i32 0, void @empty_3, i32 10, i32 1024, void @empty_2, void @empty_1, void @empty_3, i32 16, i32 16, i32 16, i32 32, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i2.i32, i2 %kernel_mode_read, i32 1" [userdma.cpp:13]   --->   Operation 14 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.69ns)   --->   "%select_ln11_cast_cast = select i1 %tmp, i32 1024, i32 2048" [userdma.cpp:13]   --->   Operation 15 'select' 'select_ln11_cast_cast' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (1.58ns)   --->   "%store_ln24 = store i32 0, i32 %final_s2m_len_V" [userdma.cpp:24]   --->   Operation 16 'store' 'store_ln24' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 17 [1/1] (1.58ns)   --->   "%store_ln24 = store i64 %out_memory_read, i64 %out_memory_assign" [userdma.cpp:24]   --->   Operation 17 'store' 'store_ln24' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln24 = br void %VITIS_LOOP_27_2" [userdma.cpp:24]   --->   Operation 18 'br' 'br_ln24' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 6.18>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%out_memory_assign_load = load i64 %out_memory_assign" [userdma.cpp:27]   --->   Operation 19 'load' 'out_memory_assign_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%final_s2m_len_V_2 = load i32 %final_s2m_len_V"   --->   Operation 20 'load' 'final_s2m_len_V_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (3.63ns)   --->   "%tmp_3 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %incount25" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 21 'read' 'tmp_3' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i22 @_ssdm_op_PartSelect.i22.i32.i32.i32, i32 %final_s2m_len_V_2, i32 10, i32 31"   --->   Operation 22 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (2.44ns)   --->   "%icmp = icmp_eq  i22 %tmp_2, i22 0"   --->   Operation 23 'icmp' 'icmp' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.97ns)   --->   "%brmerge = or i1 %icmp, i1 %tmp" [userdma.cpp:13]   --->   Operation 24 'or' 'brmerge' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%trunc_ln27 = trunc i64 %out_memory_assign_load" [userdma.cpp:27]   --->   Operation 25 'trunc' 'trunc_ln27' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.96ns)   --->   "%xor_ln27 = xor i3 %trunc_ln27, i3 4" [userdma.cpp:27]   --->   Operation 26 'xor' 'xor_ln27' <Predicate = true> <Delay = 0.96> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln32 = zext i3 %xor_ln27" [userdma.cpp:32]   --->   Operation 27 'zext' 'zext_ln32' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (2.66ns)   --->   "%shl_ln32 = shl i8 15, i8 %zext_ln32" [userdma.cpp:32]   --->   Operation 28 'shl' 'shl_ln32' <Predicate = true> <Delay = 2.66> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 3.14> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (2.55ns)   --->   "%final_s2m_len_V_3 = add i32 %tmp_3, i32 %final_s2m_len_V_2"   --->   Operation 29 'add' 'final_s2m_len_V_3' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 6.19>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%shl_ln32_1 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %xor_ln27, i3 0" [userdma.cpp:32]   --->   Operation 30 'bitconcatenate' 'shl_ln32_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%empty = wait i32 @_ssdm_op_Wait"   --->   Operation 31 'wait' 'empty' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [2/2] (4.06ns)   --->   "%call_ln145 = call void @streamtoparallelwithburst_Pipeline_VITIS_LOOP_27_2, i32 %tmp_3, i6 %shl_ln32_1, i64 %gmem0, i8 %shl_ln32, i33 %inbuf, i64 %out_memory_assign_load, i1 %brmerge" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 32 'call' 'call_ln145' <Predicate = true> <Delay = 4.06> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i32.i3, i32 %tmp_3, i3 0" [userdma.cpp:38]   --->   Operation 33 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%sext_ln886 = sext i35 %shl_ln"   --->   Operation 34 'sext' 'sext_ln886' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (2.47ns)   --->   "%icmp_ln1065 = icmp_eq  i32 %final_s2m_len_V_3, i32 1024"   --->   Operation 35 'icmp' 'icmp_ln1065' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 36 [1/1] (2.67ns)   --->   "%add_ln46 = add i36 %sext_ln886, i36 68719468544" [userdma.cpp:46]   --->   Operation 36 'add' 'add_ln46' <Predicate = true> <Delay = 2.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node add_ln45)   --->   "%select_ln45 = select i1 %icmp_ln1065, i36 %add_ln46, i36 %sext_ln886" [userdma.cpp:45]   --->   Operation 37 'select' 'select_ln45' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node add_ln45)   --->   "%sext_ln45 = sext i36 %select_ln45" [userdma.cpp:45]   --->   Operation 38 'sext' 'sext_ln45' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (3.52ns) (out node of the LUT)   --->   "%add_ln45 = add i64 %sext_ln45, i64 %out_memory_assign_load" [userdma.cpp:45]   --->   Operation 39 'add' 'add_ln45' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 4.06>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%specloopname_ln10 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7" [userdma.cpp:10]   --->   Operation 40 'specloopname' 'specloopname_ln10' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 41 [1/2] (0.00ns)   --->   "%call_ln145 = call void @streamtoparallelwithburst_Pipeline_VITIS_LOOP_27_2, i32 %tmp_3, i6 %shl_ln32_1, i64 %gmem0, i8 %shl_ln32, i33 %inbuf, i64 %out_memory_assign_load, i1 %brmerge" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 41 'call' 'call_ln145' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 42 [1/1] (2.47ns)   --->   "%icmp_ln1073 = icmp_ult  i32 %final_s2m_len_V_3, i32 %select_ln11_cast_cast"   --->   Operation 42 'icmp' 'icmp_ln1073' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln56 = br i1 %icmp_ln1073, void %do.end, void %VITIS_LOOP_27_2.VITIS_LOOP_27_2_crit_edge" [userdma.cpp:56]   --->   Operation 43 'br' 'br_ln56' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (1.58ns)   --->   "%store_ln56 = store i32 %final_s2m_len_V_3, i32 %final_s2m_len_V" [userdma.cpp:56]   --->   Operation 44 'store' 'store_ln56' <Predicate = (icmp_ln1073)> <Delay = 1.58>
ST_4 : Operation 45 [1/1] (1.58ns)   --->   "%store_ln56 = store i64 %add_ln45, i64 %out_memory_assign" [userdma.cpp:56]   --->   Operation 45 'store' 'store_ln56' <Predicate = (icmp_ln1073)> <Delay = 1.58>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%br_ln56 = br void %VITIS_LOOP_27_2" [userdma.cpp:56]   --->   Operation 46 'br' 'br_ln56' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (2.47ns)   --->   "%out_sts = icmp_eq  i32 %final_s2m_len_V_3, i32 %select_ln11_cast_cast"   --->   Operation 47 'icmp' 'out_sts' <Predicate = (!icmp_ln1073)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%write_ln54 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %s2m_buf_sts, i1 %out_sts" [userdma.cpp:54]   --->   Operation 48 'write' 'write_ln54' <Predicate = (!icmp_ln1073)> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%ret_ln66 = ret" [userdma.cpp:66]   --->   Operation 49 'ret' 'ret_ln66' <Predicate = (!icmp_ln1073)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ inbuf]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ incount25]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ s2m_buf_sts]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ kernel_mode]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ gmem0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ out_memory]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
out_memory_assign      (alloca        ) [ 01111]
final_s2m_len_V        (alloca        ) [ 01111]
specinterface_ln0      (specinterface ) [ 00000]
out_memory_read        (read          ) [ 00000]
specinterface_ln0      (specinterface ) [ 00000]
kernel_mode_read       (read          ) [ 00000]
specinterface_ln0      (specinterface ) [ 00000]
specinterface_ln0      (specinterface ) [ 00000]
specinterface_ln0      (specinterface ) [ 00000]
tmp                    (bitselect     ) [ 00111]
select_ln11_cast_cast  (select        ) [ 00111]
store_ln24             (store         ) [ 00000]
store_ln24             (store         ) [ 00000]
br_ln24                (br            ) [ 00000]
out_memory_assign_load (load          ) [ 00011]
final_s2m_len_V_2      (load          ) [ 00000]
tmp_3                  (read          ) [ 00011]
tmp_2                  (partselect    ) [ 00000]
icmp                   (icmp          ) [ 00000]
brmerge                (or            ) [ 00011]
trunc_ln27             (trunc         ) [ 00000]
xor_ln27               (xor           ) [ 00010]
zext_ln32              (zext          ) [ 00000]
shl_ln32               (shl           ) [ 00011]
final_s2m_len_V_3      (add           ) [ 00011]
shl_ln32_1             (bitconcatenate) [ 00001]
empty                  (wait          ) [ 00000]
shl_ln                 (bitconcatenate) [ 00000]
sext_ln886             (sext          ) [ 00000]
icmp_ln1065            (icmp          ) [ 00000]
add_ln46               (add           ) [ 00000]
select_ln45            (select        ) [ 00000]
sext_ln45              (sext          ) [ 00000]
add_ln45               (add           ) [ 00001]
specloopname_ln10      (specloopname  ) [ 00000]
call_ln145             (call          ) [ 00000]
icmp_ln1073            (icmp          ) [ 00111]
br_ln56                (br            ) [ 00000]
store_ln56             (store         ) [ 00000]
store_ln56             (store         ) [ 00000]
br_ln56                (br            ) [ 00000]
out_sts                (icmp          ) [ 00000]
write_ln54             (write         ) [ 00000]
ret_ln66               (ret           ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="inbuf">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inbuf"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="incount25">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="incount25"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="s2m_buf_sts">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s2m_buf_sts"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="kernel_mode">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_mode"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="gmem0">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem0"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="out_memory">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_memory"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i64P0A"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i2P0A"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_16"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i2.i32"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i22.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i3.i3"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Wait"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="streamtoparallelwithburst_Pipeline_VITIS_LOOP_27_2"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i35.i32.i3"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="84" class="1004" name="out_memory_assign_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="out_memory_assign/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="final_s2m_len_V_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="final_s2m_len_V/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="out_memory_read_read_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="64" slack="0"/>
<pin id="94" dir="0" index="1" bw="64" slack="0"/>
<pin id="95" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="out_memory_read/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="kernel_mode_read_read_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="2" slack="0"/>
<pin id="100" dir="0" index="1" bw="2" slack="0"/>
<pin id="101" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="kernel_mode_read/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="tmp_3_read_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="32" slack="0"/>
<pin id="106" dir="0" index="1" bw="32" slack="0"/>
<pin id="107" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_3/2 "/>
</bind>
</comp>

<comp id="110" class="1004" name="write_ln54_write_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="0" slack="0"/>
<pin id="112" dir="0" index="1" bw="1" slack="0"/>
<pin id="113" dir="0" index="2" bw="1" slack="0"/>
<pin id="114" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln54/4 "/>
</bind>
</comp>

<comp id="117" class="1004" name="grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_27_2_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="0" slack="0"/>
<pin id="119" dir="0" index="1" bw="32" slack="1"/>
<pin id="120" dir="0" index="2" bw="6" slack="0"/>
<pin id="121" dir="0" index="3" bw="64" slack="0"/>
<pin id="122" dir="0" index="4" bw="8" slack="1"/>
<pin id="123" dir="0" index="5" bw="33" slack="0"/>
<pin id="124" dir="0" index="6" bw="64" slack="2147483647"/>
<pin id="125" dir="0" index="7" bw="1" slack="1"/>
<pin id="126" dir="1" index="8" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln145/3 "/>
</bind>
</comp>

<comp id="130" class="1004" name="tmp_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="1" slack="0"/>
<pin id="132" dir="0" index="1" bw="2" slack="0"/>
<pin id="133" dir="0" index="2" bw="1" slack="0"/>
<pin id="134" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="select_ln11_cast_cast_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="1" slack="0"/>
<pin id="140" dir="0" index="1" bw="32" slack="0"/>
<pin id="141" dir="0" index="2" bw="32" slack="0"/>
<pin id="142" dir="1" index="3" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln11_cast_cast/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="store_ln24_store_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="1" slack="0"/>
<pin id="148" dir="0" index="1" bw="32" slack="0"/>
<pin id="149" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln24/1 "/>
</bind>
</comp>

<comp id="151" class="1004" name="store_ln24_store_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="64" slack="0"/>
<pin id="153" dir="0" index="1" bw="64" slack="0"/>
<pin id="154" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln24/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="out_memory_assign_load_load_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="64" slack="1"/>
<pin id="158" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="out_memory_assign_load/2 "/>
</bind>
</comp>

<comp id="159" class="1004" name="final_s2m_len_V_2_load_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="32" slack="1"/>
<pin id="161" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="final_s2m_len_V_2/2 "/>
</bind>
</comp>

<comp id="162" class="1004" name="tmp_2_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="22" slack="0"/>
<pin id="164" dir="0" index="1" bw="32" slack="0"/>
<pin id="165" dir="0" index="2" bw="5" slack="0"/>
<pin id="166" dir="0" index="3" bw="6" slack="0"/>
<pin id="167" dir="1" index="4" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_2/2 "/>
</bind>
</comp>

<comp id="172" class="1004" name="icmp_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="22" slack="0"/>
<pin id="174" dir="0" index="1" bw="22" slack="0"/>
<pin id="175" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp/2 "/>
</bind>
</comp>

<comp id="178" class="1004" name="brmerge_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="1" slack="0"/>
<pin id="180" dir="0" index="1" bw="1" slack="1"/>
<pin id="181" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="brmerge/2 "/>
</bind>
</comp>

<comp id="183" class="1004" name="trunc_ln27_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="64" slack="0"/>
<pin id="185" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln27/2 "/>
</bind>
</comp>

<comp id="187" class="1004" name="xor_ln27_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="3" slack="0"/>
<pin id="189" dir="0" index="1" bw="3" slack="0"/>
<pin id="190" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln27/2 "/>
</bind>
</comp>

<comp id="193" class="1004" name="zext_ln32_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="3" slack="0"/>
<pin id="195" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln32/2 "/>
</bind>
</comp>

<comp id="197" class="1004" name="shl_ln32_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="5" slack="0"/>
<pin id="199" dir="0" index="1" bw="3" slack="0"/>
<pin id="200" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln32/2 "/>
</bind>
</comp>

<comp id="203" class="1004" name="final_s2m_len_V_3_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="32" slack="0"/>
<pin id="205" dir="0" index="1" bw="32" slack="0"/>
<pin id="206" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="final_s2m_len_V_3/2 "/>
</bind>
</comp>

<comp id="209" class="1004" name="shl_ln32_1_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="6" slack="0"/>
<pin id="211" dir="0" index="1" bw="3" slack="1"/>
<pin id="212" dir="0" index="2" bw="1" slack="0"/>
<pin id="213" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln32_1/3 "/>
</bind>
</comp>

<comp id="217" class="1004" name="shl_ln_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="35" slack="0"/>
<pin id="219" dir="0" index="1" bw="32" slack="1"/>
<pin id="220" dir="0" index="2" bw="1" slack="0"/>
<pin id="221" dir="1" index="3" bw="35" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/3 "/>
</bind>
</comp>

<comp id="224" class="1004" name="sext_ln886_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="35" slack="0"/>
<pin id="226" dir="1" index="1" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln886/3 "/>
</bind>
</comp>

<comp id="228" class="1004" name="icmp_ln1065_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="32" slack="1"/>
<pin id="230" dir="0" index="1" bw="32" slack="0"/>
<pin id="231" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1065/3 "/>
</bind>
</comp>

<comp id="233" class="1004" name="add_ln46_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="35" slack="0"/>
<pin id="235" dir="0" index="1" bw="14" slack="0"/>
<pin id="236" dir="1" index="2" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln46/3 "/>
</bind>
</comp>

<comp id="239" class="1004" name="select_ln45_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="1" slack="0"/>
<pin id="241" dir="0" index="1" bw="36" slack="0"/>
<pin id="242" dir="0" index="2" bw="36" slack="0"/>
<pin id="243" dir="1" index="3" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln45/3 "/>
</bind>
</comp>

<comp id="247" class="1004" name="sext_ln45_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="36" slack="0"/>
<pin id="249" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln45/3 "/>
</bind>
</comp>

<comp id="251" class="1004" name="add_ln45_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="36" slack="0"/>
<pin id="253" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="254" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln45/3 "/>
</bind>
</comp>

<comp id="256" class="1004" name="icmp_ln1073_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="32" slack="2"/>
<pin id="258" dir="0" index="1" bw="32" slack="3"/>
<pin id="259" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1073/4 "/>
</bind>
</comp>

<comp id="260" class="1004" name="store_ln56_store_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="32" slack="2"/>
<pin id="262" dir="0" index="1" bw="32" slack="3"/>
<pin id="263" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln56/4 "/>
</bind>
</comp>

<comp id="264" class="1004" name="store_ln56_store_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="64" slack="1"/>
<pin id="266" dir="0" index="1" bw="64" slack="3"/>
<pin id="267" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln56/4 "/>
</bind>
</comp>

<comp id="268" class="1004" name="out_sts_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="32" slack="2"/>
<pin id="270" dir="0" index="1" bw="32" slack="3"/>
<pin id="271" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="out_sts/4 "/>
</bind>
</comp>

<comp id="273" class="1005" name="out_memory_assign_reg_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="64" slack="0"/>
<pin id="275" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="out_memory_assign "/>
</bind>
</comp>

<comp id="280" class="1005" name="final_s2m_len_V_reg_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="32" slack="0"/>
<pin id="282" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="final_s2m_len_V "/>
</bind>
</comp>

<comp id="287" class="1005" name="tmp_reg_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="1" slack="1"/>
<pin id="289" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="292" class="1005" name="select_ln11_cast_cast_reg_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="32" slack="3"/>
<pin id="294" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="select_ln11_cast_cast "/>
</bind>
</comp>

<comp id="301" class="1005" name="tmp_3_reg_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="32" slack="1"/>
<pin id="303" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

<comp id="307" class="1005" name="brmerge_reg_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="1" slack="1"/>
<pin id="309" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="brmerge "/>
</bind>
</comp>

<comp id="312" class="1005" name="xor_ln27_reg_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="3" slack="1"/>
<pin id="314" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln27 "/>
</bind>
</comp>

<comp id="317" class="1005" name="shl_ln32_reg_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="8" slack="1"/>
<pin id="319" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln32 "/>
</bind>
</comp>

<comp id="322" class="1005" name="final_s2m_len_V_3_reg_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="32" slack="1"/>
<pin id="324" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="final_s2m_len_V_3 "/>
</bind>
</comp>

<comp id="330" class="1005" name="shl_ln32_1_reg_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="6" slack="1"/>
<pin id="332" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln32_1 "/>
</bind>
</comp>

<comp id="335" class="1005" name="add_ln45_reg_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="64" slack="1"/>
<pin id="337" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="add_ln45 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="87"><net_src comp="12" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="91"><net_src comp="12" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="96"><net_src comp="30" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="97"><net_src comp="10" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="102"><net_src comp="32" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="103"><net_src comp="6" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="108"><net_src comp="54" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="109"><net_src comp="2" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="115"><net_src comp="82" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="116"><net_src comp="4" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="127"><net_src comp="72" pin="0"/><net_sink comp="117" pin=0"/></net>

<net id="128"><net_src comp="8" pin="0"/><net_sink comp="117" pin=3"/></net>

<net id="129"><net_src comp="0" pin="0"/><net_sink comp="117" pin=5"/></net>

<net id="135"><net_src comp="50" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="136"><net_src comp="98" pin="2"/><net_sink comp="130" pin=1"/></net>

<net id="137"><net_src comp="12" pin="0"/><net_sink comp="130" pin=2"/></net>

<net id="143"><net_src comp="130" pin="3"/><net_sink comp="138" pin=0"/></net>

<net id="144"><net_src comp="42" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="145"><net_src comp="52" pin="0"/><net_sink comp="138" pin=2"/></net>

<net id="150"><net_src comp="18" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="155"><net_src comp="92" pin="2"/><net_sink comp="151" pin=0"/></net>

<net id="168"><net_src comp="56" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="169"><net_src comp="159" pin="1"/><net_sink comp="162" pin=1"/></net>

<net id="170"><net_src comp="40" pin="0"/><net_sink comp="162" pin=2"/></net>

<net id="171"><net_src comp="58" pin="0"/><net_sink comp="162" pin=3"/></net>

<net id="176"><net_src comp="162" pin="4"/><net_sink comp="172" pin=0"/></net>

<net id="177"><net_src comp="60" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="182"><net_src comp="172" pin="2"/><net_sink comp="178" pin=0"/></net>

<net id="186"><net_src comp="156" pin="1"/><net_sink comp="183" pin=0"/></net>

<net id="191"><net_src comp="183" pin="1"/><net_sink comp="187" pin=0"/></net>

<net id="192"><net_src comp="62" pin="0"/><net_sink comp="187" pin=1"/></net>

<net id="196"><net_src comp="187" pin="2"/><net_sink comp="193" pin=0"/></net>

<net id="201"><net_src comp="64" pin="0"/><net_sink comp="197" pin=0"/></net>

<net id="202"><net_src comp="193" pin="1"/><net_sink comp="197" pin=1"/></net>

<net id="207"><net_src comp="104" pin="2"/><net_sink comp="203" pin=0"/></net>

<net id="208"><net_src comp="159" pin="1"/><net_sink comp="203" pin=1"/></net>

<net id="214"><net_src comp="66" pin="0"/><net_sink comp="209" pin=0"/></net>

<net id="215"><net_src comp="68" pin="0"/><net_sink comp="209" pin=2"/></net>

<net id="216"><net_src comp="209" pin="3"/><net_sink comp="117" pin=2"/></net>

<net id="222"><net_src comp="74" pin="0"/><net_sink comp="217" pin=0"/></net>

<net id="223"><net_src comp="68" pin="0"/><net_sink comp="217" pin=2"/></net>

<net id="227"><net_src comp="217" pin="3"/><net_sink comp="224" pin=0"/></net>

<net id="232"><net_src comp="42" pin="0"/><net_sink comp="228" pin=1"/></net>

<net id="237"><net_src comp="224" pin="1"/><net_sink comp="233" pin=0"/></net>

<net id="238"><net_src comp="76" pin="0"/><net_sink comp="233" pin=1"/></net>

<net id="244"><net_src comp="228" pin="2"/><net_sink comp="239" pin=0"/></net>

<net id="245"><net_src comp="233" pin="2"/><net_sink comp="239" pin=1"/></net>

<net id="246"><net_src comp="224" pin="1"/><net_sink comp="239" pin=2"/></net>

<net id="250"><net_src comp="239" pin="3"/><net_sink comp="247" pin=0"/></net>

<net id="255"><net_src comp="247" pin="1"/><net_sink comp="251" pin=0"/></net>

<net id="272"><net_src comp="268" pin="2"/><net_sink comp="110" pin=2"/></net>

<net id="276"><net_src comp="84" pin="1"/><net_sink comp="273" pin=0"/></net>

<net id="277"><net_src comp="273" pin="1"/><net_sink comp="151" pin=1"/></net>

<net id="278"><net_src comp="273" pin="1"/><net_sink comp="156" pin=0"/></net>

<net id="279"><net_src comp="273" pin="1"/><net_sink comp="264" pin=1"/></net>

<net id="283"><net_src comp="88" pin="1"/><net_sink comp="280" pin=0"/></net>

<net id="284"><net_src comp="280" pin="1"/><net_sink comp="146" pin=1"/></net>

<net id="285"><net_src comp="280" pin="1"/><net_sink comp="159" pin=0"/></net>

<net id="286"><net_src comp="280" pin="1"/><net_sink comp="260" pin=1"/></net>

<net id="290"><net_src comp="130" pin="3"/><net_sink comp="287" pin=0"/></net>

<net id="291"><net_src comp="287" pin="1"/><net_sink comp="178" pin=1"/></net>

<net id="295"><net_src comp="138" pin="3"/><net_sink comp="292" pin=0"/></net>

<net id="296"><net_src comp="292" pin="1"/><net_sink comp="256" pin=1"/></net>

<net id="297"><net_src comp="292" pin="1"/><net_sink comp="268" pin=1"/></net>

<net id="304"><net_src comp="104" pin="2"/><net_sink comp="301" pin=0"/></net>

<net id="305"><net_src comp="301" pin="1"/><net_sink comp="117" pin=1"/></net>

<net id="306"><net_src comp="301" pin="1"/><net_sink comp="217" pin=1"/></net>

<net id="310"><net_src comp="178" pin="2"/><net_sink comp="307" pin=0"/></net>

<net id="311"><net_src comp="307" pin="1"/><net_sink comp="117" pin=7"/></net>

<net id="315"><net_src comp="187" pin="2"/><net_sink comp="312" pin=0"/></net>

<net id="316"><net_src comp="312" pin="1"/><net_sink comp="209" pin=1"/></net>

<net id="320"><net_src comp="197" pin="2"/><net_sink comp="317" pin=0"/></net>

<net id="321"><net_src comp="317" pin="1"/><net_sink comp="117" pin=4"/></net>

<net id="325"><net_src comp="203" pin="2"/><net_sink comp="322" pin=0"/></net>

<net id="326"><net_src comp="322" pin="1"/><net_sink comp="228" pin=0"/></net>

<net id="327"><net_src comp="322" pin="1"/><net_sink comp="256" pin=0"/></net>

<net id="328"><net_src comp="322" pin="1"/><net_sink comp="260" pin=0"/></net>

<net id="329"><net_src comp="322" pin="1"/><net_sink comp="268" pin=0"/></net>

<net id="333"><net_src comp="209" pin="3"/><net_sink comp="330" pin=0"/></net>

<net id="334"><net_src comp="330" pin="1"/><net_sink comp="117" pin=2"/></net>

<net id="338"><net_src comp="251" pin="2"/><net_sink comp="335" pin=0"/></net>

<net id="339"><net_src comp="335" pin="1"/><net_sink comp="264" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: s2m_buf_sts | {4 }
	Port: gmem0 | {3 4 }
 - Input state : 
	Port: streamtoparallelwithburst : inbuf | {3 4 }
	Port: streamtoparallelwithburst : incount25 | {2 }
	Port: streamtoparallelwithburst : s2m_buf_sts | {}
	Port: streamtoparallelwithburst : kernel_mode | {1 }
	Port: streamtoparallelwithburst : gmem0 | {}
	Port: streamtoparallelwithburst : out_memory | {1 }
  - Chain level:
	State 1
		select_ln11_cast_cast : 1
		store_ln24 : 1
	State 2
		tmp_2 : 1
		icmp : 2
		brmerge : 3
		trunc_ln27 : 1
		xor_ln27 : 2
		zext_ln32 : 2
		shl_ln32 : 3
	State 3
		call_ln145 : 1
		sext_ln886 : 1
		add_ln46 : 2
		select_ln45 : 3
		sext_ln45 : 4
		add_ln45 : 5
	State 4
		br_ln56 : 1
		write_ln54 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------------------------------------|---------|---------|---------|
| Operation|                        Functional Unit                        |  Delay  |    FF   |   LUT   |
|----------|---------------------------------------------------------------|---------|---------|---------|
|   call   | grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_27_2_fu_117 |  6.352  |   612   |   317   |
|----------|---------------------------------------------------------------|---------|---------|---------|
|          |                    final_s2m_len_V_3_fu_203                   |    0    |    0    |    39   |
|    add   |                        add_ln46_fu_233                        |    0    |    0    |    42   |
|          |                        add_ln45_fu_251                        |    0    |    0    |    71   |
|----------|---------------------------------------------------------------|---------|---------|---------|
|  select  |                  select_ln11_cast_cast_fu_138                 |    0    |    0    |    32   |
|          |                       select_ln45_fu_239                      |    0    |    0    |    36   |
|----------|---------------------------------------------------------------|---------|---------|---------|
|          |                          icmp_fu_172                          |    0    |    0    |    14   |
|   icmp   |                       icmp_ln1065_fu_228                      |    0    |    0    |    18   |
|          |                       icmp_ln1073_fu_256                      |    0    |    0    |    18   |
|          |                         out_sts_fu_268                        |    0    |    0    |    18   |
|----------|---------------------------------------------------------------|---------|---------|---------|
|    shl   |                        shl_ln32_fu_197                        |    0    |    0    |    11   |
|----------|---------------------------------------------------------------|---------|---------|---------|
|    xor   |                        xor_ln27_fu_187                        |    0    |    0    |    3    |
|----------|---------------------------------------------------------------|---------|---------|---------|
|    or    |                         brmerge_fu_178                        |    0    |    0    |    2    |
|----------|---------------------------------------------------------------|---------|---------|---------|
|          |                   out_memory_read_read_fu_92                  |    0    |    0    |    0    |
|   read   |                  kernel_mode_read_read_fu_98                  |    0    |    0    |    0    |
|          |                       tmp_3_read_fu_104                       |    0    |    0    |    0    |
|----------|---------------------------------------------------------------|---------|---------|---------|
|   write  |                    write_ln54_write_fu_110                    |    0    |    0    |    0    |
|----------|---------------------------------------------------------------|---------|---------|---------|
| bitselect|                           tmp_fu_130                          |    0    |    0    |    0    |
|----------|---------------------------------------------------------------|---------|---------|---------|
|partselect|                          tmp_2_fu_162                         |    0    |    0    |    0    |
|----------|---------------------------------------------------------------|---------|---------|---------|
|   trunc  |                       trunc_ln27_fu_183                       |    0    |    0    |    0    |
|----------|---------------------------------------------------------------|---------|---------|---------|
|   zext   |                        zext_ln32_fu_193                       |    0    |    0    |    0    |
|----------|---------------------------------------------------------------|---------|---------|---------|
|bitconcatenate|                       shl_ln32_1_fu_209                       |    0    |    0    |    0    |
|          |                         shl_ln_fu_217                         |    0    |    0    |    0    |
|----------|---------------------------------------------------------------|---------|---------|---------|
|   sext   |                       sext_ln886_fu_224                       |    0    |    0    |    0    |
|          |                        sext_ln45_fu_247                       |    0    |    0    |    0    |
|----------|---------------------------------------------------------------|---------|---------|---------|
|   Total  |                                                               |  6.352  |   612   |   621   |
|----------|---------------------------------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|       add_ln45_reg_335      |   64   |
|       brmerge_reg_307       |    1   |
|  final_s2m_len_V_3_reg_322  |   32   |
|   final_s2m_len_V_reg_280   |   32   |
|  out_memory_assign_reg_273  |   64   |
|select_ln11_cast_cast_reg_292|   32   |
|      shl_ln32_1_reg_330     |    6   |
|       shl_ln32_reg_317      |    8   |
|        tmp_3_reg_301        |   32   |
|         tmp_reg_287         |    1   |
|       xor_ln27_reg_312      |    3   |
+-----------------------------+--------+
|            Total            |   275  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|---------------------------------------------------------------|------|------|------|--------||---------||---------|
|                              Comp                             |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|---------------------------------------------------------------|------|------|------|--------||---------||---------|
| grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_27_2_fu_117 |  p2  |   2  |   6  |   12   ||    9    |
|---------------------------------------------------------------|------|------|------|--------||---------||---------|
|                             Total                             |      |      |      |   12   ||  1.588  ||    9    |
|---------------------------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    6   |   612  |   621  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |    9   |
|  Register |    -   |   275  |    -   |
+-----------+--------+--------+--------+
|   Total   |    7   |   887  |   630  |
+-----------+--------+--------+--------+
