#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x6464e97d32f0 .scope module, "TopModule_tb" "TopModule_tb" 2 3;
 .timescale -9 -12;
v0x6464e97f2ad0_0 .var "CLK", 0 0;
v0x6464e97f2b70_0 .var "RST", 0 0;
S_0x6464e977eab0 .scope module, "uut" "TopModule" 2 10, 3 1 0, S_0x6464e97d32f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "RST";
v0x6464e97f1280_0 .net "ALUControl", 2 0, v0x6464e97cd460_0;  1 drivers
v0x6464e97f13b0_0 .net "ALUOp", 1 0, v0x6464e97ed470_0;  1 drivers
v0x6464e97f14c0_0 .net "ALUResult", 31 0, v0x6464e97a98b0_0;  1 drivers
v0x6464e97f1560_0 .net "ALUSrc", 0 0, v0x6464e97ed550_0;  1 drivers
v0x6464e97f1650_0 .net "Branch", 0 0, v0x6464e97ed5f0_0;  1 drivers
v0x6464e97f1790_0 .net "CLK", 0 0, v0x6464e97f2ad0_0;  1 drivers
v0x6464e97f1830_0 .net "ImmExt", 31 0, v0x6464e97eca10_0;  1 drivers
v0x6464e97f18f0_0 .net "ImmSrc", 1 0, v0x6464e97ed6f0_0;  1 drivers
v0x6464e97f1a00_0 .net "MemWrite", 0 0, v0x6464e97ed7c0_0;  1 drivers
v0x6464e97f1b30_0 .net "PC", 31 0, v0x6464e97edeb0_0;  1 drivers
v0x6464e97f1c80_0 .net "PCNext", 31 0, v0x6464e97ee410_0;  1 drivers
v0x6464e97f1d40_0 .net "PCPlus4", 31 0, v0x6464e97eeb50_0;  1 drivers
v0x6464e97f1e50_0 .net "PCSrc", 0 0, v0x6464e97eb510_0;  1 drivers
v0x6464e97f1f40_0 .net "PCTarget", 31 0, v0x6464e97ef080_0;  1 drivers
v0x6464e97f2050_0 .net "RD", 31 0, v0x6464e97ecfd0_0;  1 drivers
v0x6464e97f2110_0 .net "RD1", 31 0, v0x6464e97efa10_0;  1 drivers
v0x6464e97f2200_0 .net "RD2", 31 0, v0x6464e97efb20_0;  1 drivers
v0x6464e97f23d0_0 .net "RD3", 31 0, v0x6464e97ebc20_0;  1 drivers
v0x6464e97f24e0_0 .net "RST", 0 0, v0x6464e97f2b70_0;  1 drivers
v0x6464e97f2580_0 .net "RegWrite", 0 0, v0x6464e97ed8b0_0;  1 drivers
v0x6464e97f2670_0 .net "ResultSrc", 0 0, v0x6464e97ed950_0;  1 drivers
v0x6464e97f2760_0 .net "SrcB", 31 0, v0x6464e97f1130_0;  1 drivers
v0x6464e97f2870_0 .net "WD3", 31 0, v0x6464e97f0970_0;  1 drivers
v0x6464e97f2980_0 .net "Zero", 0 0, v0x6464e97cc7b0_0;  1 drivers
L_0x6464e97f2cc0 .part v0x6464e97ecfd0_0, 12, 3;
L_0x6464e97f2d60 .part v0x6464e97ecfd0_0, 25, 7;
L_0x6464e97f2e00 .part v0x6464e97ecfd0_0, 0, 7;
L_0x6464e97f2f30 .part v0x6464e97ecfd0_0, 7, 25;
L_0x6464e97f2fd0 .part v0x6464e97ecfd0_0, 0, 7;
L_0x6464e97f3070 .part v0x6464e97ecfd0_0, 15, 5;
L_0x6464e97f3150 .part v0x6464e97ecfd0_0, 20, 5;
L_0x6464e97f3300 .part v0x6464e97ecfd0_0, 7, 5;
S_0x6464e978a6a0 .scope module, "ALU1" "ALU" 3 47, 4 1 0, S_0x6464e977eab0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "SrcA";
    .port_info 1 /INPUT 32 "SrcB";
    .port_info 2 /INPUT 3 "ALUControl";
    .port_info 3 /OUTPUT 32 "ALUResult";
    .port_info 4 /OUTPUT 1 "Zero";
v0x6464e979c7d0_0 .net "ALUControl", 2 0, v0x6464e97cd460_0;  alias, 1 drivers
v0x6464e97a98b0_0 .var "ALUResult", 31 0;
v0x6464e97c1880_0 .net "SrcA", 31 0, v0x6464e97efa10_0;  alias, 1 drivers
v0x6464e97d11b0_0 .net "SrcB", 31 0, v0x6464e97f1130_0;  alias, 1 drivers
v0x6464e97cc7b0_0 .var "Zero", 0 0;
E_0x6464e97538d0 .event edge, v0x6464e979c7d0_0, v0x6464e97c1880_0, v0x6464e97d11b0_0, v0x6464e97a98b0_0;
S_0x6464e97eab20 .scope module, "ALUDecoder1" "ALUDecoder" 3 56, 5 1 0, S_0x6464e977eab0;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "funct3";
    .port_info 1 /INPUT 7 "funct7";
    .port_info 2 /INPUT 7 "op";
    .port_info 3 /INPUT 2 "ALUOp";
    .port_info 4 /OUTPUT 3 "ALUControl";
v0x6464e97cd460_0 .var "ALUControl", 2 0;
v0x6464e97ead90_0 .net "ALUOp", 1 0, v0x6464e97ed470_0;  alias, 1 drivers
v0x6464e97eae50_0 .net "funct3", 2 0, L_0x6464e97f2cc0;  1 drivers
v0x6464e97eaf10_0 .net "funct7", 6 0, L_0x6464e97f2d60;  1 drivers
v0x6464e97eaff0_0 .net "op", 6 0, L_0x6464e97f2e00;  1 drivers
E_0x6464e978c550 .event edge, v0x6464e97ead90_0, v0x6464e97eae50_0, v0x6464e97eaff0_0, v0x6464e97eaf10_0;
S_0x6464e97eb1c0 .scope module, "BranchJump1" "BranchJump" 3 65, 6 1 0, S_0x6464e977eab0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Branch";
    .port_info 1 /INPUT 1 "Zero";
    .port_info 2 /OUTPUT 1 "PCSrc";
v0x6464e97eb430_0 .net "Branch", 0 0, v0x6464e97ed5f0_0;  alias, 1 drivers
v0x6464e97eb510_0 .var "PCSrc", 0 0;
v0x6464e97eb5d0_0 .net "Zero", 0 0, v0x6464e97cc7b0_0;  alias, 1 drivers
E_0x6464e9776c90 .event edge, v0x6464e97eb430_0, v0x6464e97cc7b0_0;
S_0x6464e97eb6b0 .scope module, "DataMemory1" "DataMemory" 3 72, 7 1 0, S_0x6464e977eab0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "WE";
    .port_info 2 /INPUT 32 "A_DM";
    .port_info 3 /INPUT 32 "WD";
    .port_info 4 /INPUT 1 "RST";
    .port_info 5 /OUTPUT 32 "RD3";
v0x6464e97ebaa0_0 .net "A_DM", 31 0, v0x6464e97a98b0_0;  alias, 1 drivers
v0x6464e97ebb80_0 .net "CLK", 0 0, v0x6464e97f2ad0_0;  alias, 1 drivers
v0x6464e97ebc20_0 .var "RD3", 31 0;
v0x6464e97ebce0_0 .net "RST", 0 0, v0x6464e97f2b70_0;  alias, 1 drivers
v0x6464e97ebda0_0 .net "WD", 31 0, v0x6464e97efb20_0;  alias, 1 drivers
v0x6464e97ebed0_0 .net "WE", 0 0, v0x6464e97ed7c0_0;  alias, 1 drivers
v0x6464e97ebf90_0 .var/i "i", 31 0;
v0x6464e97ec070 .array "x", 0 31, 31 0;
E_0x6464e97d36f0 .event posedge, v0x6464e97ebb80_0;
v0x6464e97ec070_0 .array/port v0x6464e97ec070, 0;
v0x6464e97ec070_1 .array/port v0x6464e97ec070, 1;
v0x6464e97ec070_2 .array/port v0x6464e97ec070, 2;
E_0x6464e97eb950/0 .event edge, v0x6464e97a98b0_0, v0x6464e97ec070_0, v0x6464e97ec070_1, v0x6464e97ec070_2;
v0x6464e97ec070_3 .array/port v0x6464e97ec070, 3;
v0x6464e97ec070_4 .array/port v0x6464e97ec070, 4;
v0x6464e97ec070_5 .array/port v0x6464e97ec070, 5;
v0x6464e97ec070_6 .array/port v0x6464e97ec070, 6;
E_0x6464e97eb950/1 .event edge, v0x6464e97ec070_3, v0x6464e97ec070_4, v0x6464e97ec070_5, v0x6464e97ec070_6;
v0x6464e97ec070_7 .array/port v0x6464e97ec070, 7;
v0x6464e97ec070_8 .array/port v0x6464e97ec070, 8;
v0x6464e97ec070_9 .array/port v0x6464e97ec070, 9;
v0x6464e97ec070_10 .array/port v0x6464e97ec070, 10;
E_0x6464e97eb950/2 .event edge, v0x6464e97ec070_7, v0x6464e97ec070_8, v0x6464e97ec070_9, v0x6464e97ec070_10;
v0x6464e97ec070_11 .array/port v0x6464e97ec070, 11;
v0x6464e97ec070_12 .array/port v0x6464e97ec070, 12;
v0x6464e97ec070_13 .array/port v0x6464e97ec070, 13;
v0x6464e97ec070_14 .array/port v0x6464e97ec070, 14;
E_0x6464e97eb950/3 .event edge, v0x6464e97ec070_11, v0x6464e97ec070_12, v0x6464e97ec070_13, v0x6464e97ec070_14;
v0x6464e97ec070_15 .array/port v0x6464e97ec070, 15;
v0x6464e97ec070_16 .array/port v0x6464e97ec070, 16;
v0x6464e97ec070_17 .array/port v0x6464e97ec070, 17;
v0x6464e97ec070_18 .array/port v0x6464e97ec070, 18;
E_0x6464e97eb950/4 .event edge, v0x6464e97ec070_15, v0x6464e97ec070_16, v0x6464e97ec070_17, v0x6464e97ec070_18;
v0x6464e97ec070_19 .array/port v0x6464e97ec070, 19;
v0x6464e97ec070_20 .array/port v0x6464e97ec070, 20;
v0x6464e97ec070_21 .array/port v0x6464e97ec070, 21;
v0x6464e97ec070_22 .array/port v0x6464e97ec070, 22;
E_0x6464e97eb950/5 .event edge, v0x6464e97ec070_19, v0x6464e97ec070_20, v0x6464e97ec070_21, v0x6464e97ec070_22;
v0x6464e97ec070_23 .array/port v0x6464e97ec070, 23;
v0x6464e97ec070_24 .array/port v0x6464e97ec070, 24;
v0x6464e97ec070_25 .array/port v0x6464e97ec070, 25;
v0x6464e97ec070_26 .array/port v0x6464e97ec070, 26;
E_0x6464e97eb950/6 .event edge, v0x6464e97ec070_23, v0x6464e97ec070_24, v0x6464e97ec070_25, v0x6464e97ec070_26;
v0x6464e97ec070_27 .array/port v0x6464e97ec070, 27;
v0x6464e97ec070_28 .array/port v0x6464e97ec070, 28;
v0x6464e97ec070_29 .array/port v0x6464e97ec070, 29;
v0x6464e97ec070_30 .array/port v0x6464e97ec070, 30;
E_0x6464e97eb950/7 .event edge, v0x6464e97ec070_27, v0x6464e97ec070_28, v0x6464e97ec070_29, v0x6464e97ec070_30;
v0x6464e97ec070_31 .array/port v0x6464e97ec070, 31;
E_0x6464e97eb950/8 .event edge, v0x6464e97ec070_31;
E_0x6464e97eb950 .event/or E_0x6464e97eb950/0, E_0x6464e97eb950/1, E_0x6464e97eb950/2, E_0x6464e97eb950/3, E_0x6464e97eb950/4, E_0x6464e97eb950/5, E_0x6464e97eb950/6, E_0x6464e97eb950/7, E_0x6464e97eb950/8;
S_0x6464e97ec630 .scope module, "Extend1" "Extend" 3 82, 8 1 0, S_0x6464e977eab0;
 .timescale 0 0;
    .port_info 0 /INPUT 25 "Imm";
    .port_info 1 /INPUT 2 "ImmSrc";
    .port_info 2 /OUTPUT 32 "ImmExt";
v0x6464e97ec910_0 .net "Imm", 24 0, L_0x6464e97f2f30;  1 drivers
v0x6464e97eca10_0 .var "ImmExt", 31 0;
v0x6464e97ecaf0_0 .net "ImmSrc", 1 0, v0x6464e97ed6f0_0;  alias, 1 drivers
E_0x6464e97d36b0 .event edge, v0x6464e97ecaf0_0, v0x6464e97ec910_0;
S_0x6464e97ecc30 .scope module, "InstructionMemory1" "InstructionMemory" 3 89, 9 1 0, S_0x6464e977eab0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /OUTPUT 32 "RD";
v0x6464e97eced0_0 .net "A", 31 0, v0x6464e97edeb0_0;  alias, 1 drivers
v0x6464e97ecfd0_0 .var "RD", 31 0;
E_0x6464e97ece50 .event edge, v0x6464e97eced0_0;
S_0x6464e97ed110 .scope module, "MainDecoder1" "MainDecoder" 3 98, 10 1 0, S_0x6464e977eab0;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "op";
    .port_info 1 /OUTPUT 1 "ResultSrc";
    .port_info 2 /OUTPUT 1 "MemWrite";
    .port_info 3 /OUTPUT 2 "ALUOp";
    .port_info 4 /OUTPUT 1 "ALUSrc";
    .port_info 5 /OUTPUT 2 "ImmSrc";
    .port_info 6 /OUTPUT 1 "RegWrite";
    .port_info 7 /OUTPUT 1 "Branch";
v0x6464e97ed470_0 .var "ALUOp", 1 0;
v0x6464e97ed550_0 .var "ALUSrc", 0 0;
v0x6464e97ed5f0_0 .var "Branch", 0 0;
v0x6464e97ed6f0_0 .var "ImmSrc", 1 0;
v0x6464e97ed7c0_0 .var "MemWrite", 0 0;
v0x6464e97ed8b0_0 .var "RegWrite", 0 0;
v0x6464e97ed950_0 .var "ResultSrc", 0 0;
v0x6464e97ed9f0_0 .net "op", 6 0, L_0x6464e97f2fd0;  1 drivers
E_0x6464e97ed410 .event edge, v0x6464e97ed9f0_0;
S_0x6464e97edc00 .scope module, "PC1" "PC" 3 131, 11 2 0, S_0x6464e977eab0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "RST";
    .port_info 2 /INPUT 32 "PCNext";
    .port_info 3 /OUTPUT 32 "PC";
v0x6464e97eddc0_0 .net "CLK", 0 0, v0x6464e97f2ad0_0;  alias, 1 drivers
v0x6464e97edeb0_0 .var "PC", 31 0;
v0x6464e97edf80_0 .net "PCNext", 31 0, v0x6464e97ee410_0;  alias, 1 drivers
v0x6464e97ee050_0 .net "RST", 0 0, v0x6464e97f2b70_0;  alias, 1 drivers
S_0x6464e97ee1b0 .scope module, "PCMux1" "PCMux" 3 110, 12 2 0, S_0x6464e977eab0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "PCSrc";
    .port_info 1 /INPUT 32 "PCPlus4";
    .port_info 2 /INPUT 32 "PCTarget";
    .port_info 3 /OUTPUT 32 "PCNext";
v0x6464e97ee410_0 .var "PCNext", 31 0;
v0x6464e97ee520_0 .net "PCPlus4", 31 0, v0x6464e97eeb50_0;  alias, 1 drivers
v0x6464e97ee5e0_0 .net "PCSrc", 0 0, v0x6464e97eb510_0;  alias, 1 drivers
v0x6464e97ee6e0_0 .net "PCTarget", 31 0, v0x6464e97ef080_0;  alias, 1 drivers
E_0x6464e97ee390 .event edge, v0x6464e97eb510_0, v0x6464e97ee520_0, v0x6464e97ee6e0_0;
S_0x6464e97ee830 .scope module, "PCPlus41" "PCPlus4" 3 118, 13 2 0, S_0x6464e977eab0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "PC";
    .port_info 1 /OUTPUT 32 "PCPlus4";
v0x6464e97eea20_0 .net "PC", 31 0, v0x6464e97edeb0_0;  alias, 1 drivers
v0x6464e97eeb50_0 .var "PCPlus4", 31 0;
S_0x6464e97eec50 .scope module, "PCPlusImm1" "PCPlusImm" 3 124, 14 1 0, S_0x6464e977eab0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "PC";
    .port_info 1 /INPUT 32 "ImmExt";
    .port_info 2 /OUTPUT 32 "PCTarget";
v0x6464e97eef00_0 .net "ImmExt", 31 0, v0x6464e97eca10_0;  alias, 1 drivers
v0x6464e97eefe0_0 .net "PC", 31 0, v0x6464e97edeb0_0;  alias, 1 drivers
v0x6464e97ef080_0 .var "PCTarget", 31 0;
E_0x6464e97eee80 .event edge, v0x6464e97eced0_0, v0x6464e97eca10_0;
S_0x6464e97ef1e0 .scope module, "RegisterFile1" "RegisterFile" 3 138, 15 1 0, S_0x6464e977eab0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "RST";
    .port_info 2 /INPUT 1 "WE3";
    .port_info 3 /INPUT 5 "A1";
    .port_info 4 /INPUT 5 "A2";
    .port_info 5 /INPUT 5 "A3";
    .port_info 6 /INPUT 32 "WD3";
    .port_info 7 /OUTPUT 32 "RD1";
    .port_info 8 /OUTPUT 32 "RD2";
v0x6464e97ef650_0 .net "A1", 4 0, L_0x6464e97f3070;  1 drivers
v0x6464e97ef750_0 .net "A2", 4 0, L_0x6464e97f3150;  1 drivers
v0x6464e97ef830_0 .net "A3", 4 0, L_0x6464e97f3300;  1 drivers
v0x6464e97ef920_0 .net "CLK", 0 0, v0x6464e97f2ad0_0;  alias, 1 drivers
v0x6464e97efa10_0 .var "RD1", 31 0;
v0x6464e97efb20_0 .var "RD2", 31 0;
v0x6464e97efbc0_0 .net "RST", 0 0, v0x6464e97f2b70_0;  alias, 1 drivers
v0x6464e97efcb0_0 .net "WD3", 31 0, v0x6464e97f0970_0;  alias, 1 drivers
v0x6464e97efd70_0 .net "WE3", 0 0, v0x6464e97ed8b0_0;  alias, 1 drivers
v0x6464e97efea0_0 .var/i "i", 31 0;
v0x6464e97eff60 .array "x", 0 31, 31 0;
v0x6464e97eff60_0 .array/port v0x6464e97eff60, 0;
v0x6464e97eff60_1 .array/port v0x6464e97eff60, 1;
v0x6464e97eff60_2 .array/port v0x6464e97eff60, 2;
E_0x6464e97ef4f0/0 .event edge, v0x6464e97ef650_0, v0x6464e97eff60_0, v0x6464e97eff60_1, v0x6464e97eff60_2;
v0x6464e97eff60_3 .array/port v0x6464e97eff60, 3;
v0x6464e97eff60_4 .array/port v0x6464e97eff60, 4;
v0x6464e97eff60_5 .array/port v0x6464e97eff60, 5;
v0x6464e97eff60_6 .array/port v0x6464e97eff60, 6;
E_0x6464e97ef4f0/1 .event edge, v0x6464e97eff60_3, v0x6464e97eff60_4, v0x6464e97eff60_5, v0x6464e97eff60_6;
v0x6464e97eff60_7 .array/port v0x6464e97eff60, 7;
v0x6464e97eff60_8 .array/port v0x6464e97eff60, 8;
v0x6464e97eff60_9 .array/port v0x6464e97eff60, 9;
v0x6464e97eff60_10 .array/port v0x6464e97eff60, 10;
E_0x6464e97ef4f0/2 .event edge, v0x6464e97eff60_7, v0x6464e97eff60_8, v0x6464e97eff60_9, v0x6464e97eff60_10;
v0x6464e97eff60_11 .array/port v0x6464e97eff60, 11;
v0x6464e97eff60_12 .array/port v0x6464e97eff60, 12;
v0x6464e97eff60_13 .array/port v0x6464e97eff60, 13;
v0x6464e97eff60_14 .array/port v0x6464e97eff60, 14;
E_0x6464e97ef4f0/3 .event edge, v0x6464e97eff60_11, v0x6464e97eff60_12, v0x6464e97eff60_13, v0x6464e97eff60_14;
v0x6464e97eff60_15 .array/port v0x6464e97eff60, 15;
v0x6464e97eff60_16 .array/port v0x6464e97eff60, 16;
v0x6464e97eff60_17 .array/port v0x6464e97eff60, 17;
v0x6464e97eff60_18 .array/port v0x6464e97eff60, 18;
E_0x6464e97ef4f0/4 .event edge, v0x6464e97eff60_15, v0x6464e97eff60_16, v0x6464e97eff60_17, v0x6464e97eff60_18;
v0x6464e97eff60_19 .array/port v0x6464e97eff60, 19;
v0x6464e97eff60_20 .array/port v0x6464e97eff60, 20;
v0x6464e97eff60_21 .array/port v0x6464e97eff60, 21;
v0x6464e97eff60_22 .array/port v0x6464e97eff60, 22;
E_0x6464e97ef4f0/5 .event edge, v0x6464e97eff60_19, v0x6464e97eff60_20, v0x6464e97eff60_21, v0x6464e97eff60_22;
v0x6464e97eff60_23 .array/port v0x6464e97eff60, 23;
v0x6464e97eff60_24 .array/port v0x6464e97eff60, 24;
v0x6464e97eff60_25 .array/port v0x6464e97eff60, 25;
v0x6464e97eff60_26 .array/port v0x6464e97eff60, 26;
E_0x6464e97ef4f0/6 .event edge, v0x6464e97eff60_23, v0x6464e97eff60_24, v0x6464e97eff60_25, v0x6464e97eff60_26;
v0x6464e97eff60_27 .array/port v0x6464e97eff60, 27;
v0x6464e97eff60_28 .array/port v0x6464e97eff60, 28;
v0x6464e97eff60_29 .array/port v0x6464e97eff60, 29;
v0x6464e97eff60_30 .array/port v0x6464e97eff60, 30;
E_0x6464e97ef4f0/7 .event edge, v0x6464e97eff60_27, v0x6464e97eff60_28, v0x6464e97eff60_29, v0x6464e97eff60_30;
v0x6464e97eff60_31 .array/port v0x6464e97eff60, 31;
E_0x6464e97ef4f0/8 .event edge, v0x6464e97eff60_31, v0x6464e97ef750_0;
E_0x6464e97ef4f0 .event/or E_0x6464e97ef4f0/0, E_0x6464e97ef4f0/1, E_0x6464e97ef4f0/2, E_0x6464e97ef4f0/3, E_0x6464e97ef4f0/4, E_0x6464e97ef4f0/5, E_0x6464e97ef4f0/6, E_0x6464e97ef4f0/7, E_0x6464e97ef4f0/8;
S_0x6464e97f0540 .scope module, "ResultMux1" "ResultMux" 3 157, 16 1 0, S_0x6464e977eab0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ALUResult";
    .port_info 1 /INPUT 32 "ReadData";
    .port_info 2 /INPUT 1 "ResultSrc";
    .port_info 3 /OUTPUT 32 "Result";
v0x6464e97f0780_0 .net "ALUResult", 31 0, v0x6464e97a98b0_0;  alias, 1 drivers
v0x6464e97f08b0_0 .net "ReadData", 31 0, v0x6464e97ebc20_0;  alias, 1 drivers
v0x6464e97f0970_0 .var "Result", 31 0;
v0x6464e97f0a70_0 .net "ResultSrc", 0 0, v0x6464e97ed950_0;  alias, 1 drivers
E_0x6464e97f0700 .event edge, v0x6464e97ed950_0, v0x6464e97a98b0_0, v0x6464e97ebc20_0;
S_0x6464e97f0b90 .scope module, "SrcBMux1" "SrcBMux" 3 150, 17 1 0, S_0x6464e977eab0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "RD2";
    .port_info 1 /INPUT 32 "ImmExt";
    .port_info 2 /INPUT 1 "ALUSrc";
    .port_info 3 /OUTPUT 32 "SrcB";
v0x6464e97f0e60_0 .net "ALUSrc", 0 0, v0x6464e97ed550_0;  alias, 1 drivers
v0x6464e97f0f50_0 .net "ImmExt", 31 0, v0x6464e97eca10_0;  alias, 1 drivers
v0x6464e97f1040_0 .net "RD2", 31 0, v0x6464e97efb20_0;  alias, 1 drivers
v0x6464e97f1130_0 .var "SrcB", 31 0;
E_0x6464e97f0de0 .event edge, v0x6464e97ed550_0, v0x6464e97ebda0_0, v0x6464e97eca10_0;
    .scope S_0x6464e978a6a0;
T_0 ;
    %wait E_0x6464e97538d0;
    %load/vec4 v0x6464e979c7d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6464e97a98b0_0, 0, 32;
    %jmp T_0.6;
T_0.0 ;
    %load/vec4 v0x6464e97c1880_0;
    %load/vec4 v0x6464e97d11b0_0;
    %add;
    %store/vec4 v0x6464e97a98b0_0, 0, 32;
    %jmp T_0.6;
T_0.1 ;
    %load/vec4 v0x6464e97c1880_0;
    %load/vec4 v0x6464e97d11b0_0;
    %sub;
    %store/vec4 v0x6464e97a98b0_0, 0, 32;
    %jmp T_0.6;
T_0.2 ;
    %load/vec4 v0x6464e97c1880_0;
    %load/vec4 v0x6464e97d11b0_0;
    %and;
    %store/vec4 v0x6464e97a98b0_0, 0, 32;
    %jmp T_0.6;
T_0.3 ;
    %load/vec4 v0x6464e97c1880_0;
    %load/vec4 v0x6464e97d11b0_0;
    %or;
    %store/vec4 v0x6464e97a98b0_0, 0, 32;
    %jmp T_0.6;
T_0.4 ;
    %load/vec4 v0x6464e97c1880_0;
    %load/vec4 v0x6464e97d11b0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_0.7, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_0.8, 8;
T_0.7 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_0.8, 8;
 ; End of false expr.
    %blend;
T_0.8;
    %store/vec4 v0x6464e97a98b0_0, 0, 32;
    %jmp T_0.6;
T_0.6 ;
    %pop/vec4 1;
    %load/vec4 v0x6464e97a98b0_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_0.9, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_0.10, 8;
T_0.9 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_0.10, 8;
 ; End of false expr.
    %blend;
T_0.10;
    %pad/s 1;
    %store/vec4 v0x6464e97cc7b0_0, 0, 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x6464e97eab20;
T_1 ;
    %wait E_0x6464e978c550;
    %load/vec4 v0x6464e97ead90_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x6464e97cd460_0, 0, 3;
    %jmp T_1.4;
T_1.0 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x6464e97cd460_0, 0, 3;
    %jmp T_1.4;
T_1.1 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x6464e97cd460_0, 0, 3;
    %jmp T_1.4;
T_1.2 ;
    %load/vec4 v0x6464e97eae50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_1.8, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x6464e97cd460_0, 0, 3;
    %jmp T_1.10;
T_1.5 ;
    %load/vec4 v0x6464e97eaff0_0;
    %parti/s 1, 5, 4;
    %load/vec4 v0x6464e97eaf10_0;
    %parti/s 1, 5, 4;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_1.11, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_1.12, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_1.13, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_1.14, 6;
    %jmp T_1.15;
T_1.11 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x6464e97cd460_0, 0, 3;
    %jmp T_1.15;
T_1.12 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x6464e97cd460_0, 0, 3;
    %jmp T_1.15;
T_1.13 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x6464e97cd460_0, 0, 3;
    %jmp T_1.15;
T_1.14 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x6464e97cd460_0, 0, 3;
    %jmp T_1.15;
T_1.15 ;
    %pop/vec4 1;
    %jmp T_1.10;
T_1.6 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x6464e97cd460_0, 0, 3;
    %jmp T_1.10;
T_1.7 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x6464e97cd460_0, 0, 3;
    %jmp T_1.10;
T_1.8 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x6464e97cd460_0, 0, 3;
    %jmp T_1.10;
T_1.10 ;
    %pop/vec4 1;
    %jmp T_1.4;
T_1.4 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x6464e97eb1c0;
T_2 ;
    %wait E_0x6464e9776c90;
    %load/vec4 v0x6464e97eb430_0;
    %load/vec4 v0x6464e97eb5d0_0;
    %and;
    %store/vec4 v0x6464e97eb510_0, 0, 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x6464e97eb6b0;
T_3 ;
    %wait E_0x6464e97eb950;
    %load/vec4 v0x6464e97ebaa0_0;
    %parti/s 5, 0, 2;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x6464e97ec070, 4;
    %store/vec4 v0x6464e97ebc20_0, 0, 32;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x6464e97eb6b0;
T_4 ;
    %wait E_0x6464e97d36f0;
    %load/vec4 v0x6464e97ebce0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6464e97ebf90_0, 0, 32;
T_4.2 ;
    %load/vec4 v0x6464e97ebf90_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 10, 0, 32;
    %ix/getv/s 3, v0x6464e97ebf90_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6464e97ec070, 0, 4;
    %load/vec4 v0x6464e97ebf90_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6464e97ebf90_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x6464e97ebed0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v0x6464e97ebda0_0;
    %load/vec4 v0x6464e97ebaa0_0;
    %parti/s 5, 0, 2;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6464e97ec070, 0, 4;
T_4.4 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x6464e97ec630;
T_5 ;
    %wait E_0x6464e97d36b0;
    %load/vec4 v0x6464e97ecaf0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6464e97eca10_0, 0, 32;
    %jmp T_5.4;
T_5.0 ;
    %load/vec4 v0x6464e97ec910_0;
    %parti/s 1, 24, 6;
    %replicate 20;
    %load/vec4 v0x6464e97ec910_0;
    %parti/s 12, 13, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x6464e97eca10_0, 0, 32;
    %jmp T_5.4;
T_5.1 ;
    %load/vec4 v0x6464e97ec910_0;
    %parti/s 1, 24, 6;
    %replicate 20;
    %load/vec4 v0x6464e97ec910_0;
    %parti/s 7, 18, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x6464e97ec910_0;
    %parti/s 5, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x6464e97eca10_0, 0, 32;
    %jmp T_5.4;
T_5.2 ;
    %load/vec4 v0x6464e97ec910_0;
    %parti/s 1, 24, 6;
    %replicate 19;
    %load/vec4 v0x6464e97ec910_0;
    %parti/s 1, 0, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x6464e97ec910_0;
    %parti/s 6, 18, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x6464e97ec910_0;
    %parti/s 4, 1, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %pad/u 32;
    %store/vec4 v0x6464e97eca10_0, 0, 32;
    %jmp T_5.4;
T_5.4 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x6464e97ecc30;
T_6 ;
    %wait E_0x6464e97ece50;
    %load/vec4 v0x6464e97eced0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 32;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 32;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 32;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 32;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 32;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %jmp T_6.6;
T_6.0 ;
    %pushi/vec4 4202627, 0, 32;
    %store/vec4 v0x6464e97ecfd0_0, 0, 32;
    %jmp T_6.6;
T_6.1 ;
    %pushi/vec4 8397059, 0, 32;
    %store/vec4 v0x6464e97ecfd0_0, 0, 32;
    %jmp T_6.6;
T_6.2 ;
    %pushi/vec4 1114547, 0, 32;
    %store/vec4 v0x6464e97ecfd0_0, 0, 32;
    %jmp T_6.6;
T_6.3 ;
    %pushi/vec4 3155491, 0, 32;
    %store/vec4 v0x6464e97ecfd0_0, 0, 32;
    %jmp T_6.6;
T_6.4 ;
    %pushi/vec4 2131043, 0, 32;
    %store/vec4 v0x6464e97ecfd0_0, 0, 32;
    %jmp T_6.6;
T_6.5 ;
    %pushi/vec4 4202627, 0, 32;
    %store/vec4 v0x6464e97ecfd0_0, 0, 32;
    %jmp T_6.6;
T_6.6 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x6464e97ed110;
T_7 ;
    %wait E_0x6464e97ed410;
    %load/vec4 v0x6464e97ed9f0_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %jmp T_7.4;
T_7.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6464e97ed8b0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x6464e97ed6f0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6464e97ed7c0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x6464e97ed470_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6464e97ed550_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6464e97ed950_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6464e97ed5f0_0, 0, 1;
    %jmp T_7.4;
T_7.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6464e97ed8b0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x6464e97ed6f0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6464e97ed7c0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x6464e97ed470_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6464e97ed550_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6464e97ed5f0_0, 0, 1;
    %jmp T_7.4;
T_7.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6464e97ed8b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6464e97ed7c0_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x6464e97ed470_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6464e97ed5f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6464e97ed550_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6464e97ed950_0, 0, 1;
    %jmp T_7.4;
T_7.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6464e97ed8b0_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x6464e97ed6f0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6464e97ed550_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6464e97ed7c0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x6464e97ed470_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6464e97ed5f0_0, 0, 1;
    %jmp T_7.4;
T_7.4 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x6464e97ee1b0;
T_8 ;
    %wait E_0x6464e97ee390;
    %load/vec4 v0x6464e97ee5e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %load/vec4 v0x6464e97ee520_0;
    %assign/vec4 v0x6464e97ee410_0, 0;
    %jmp T_8.3;
T_8.0 ;
    %load/vec4 v0x6464e97ee520_0;
    %assign/vec4 v0x6464e97ee410_0, 0;
    %jmp T_8.3;
T_8.1 ;
    %load/vec4 v0x6464e97ee6e0_0;
    %assign/vec4 v0x6464e97ee410_0, 0;
    %jmp T_8.3;
T_8.3 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x6464e97ee830;
T_9 ;
    %wait E_0x6464e97ece50;
    %load/vec4 v0x6464e97eea20_0;
    %addi 4, 0, 32;
    %store/vec4 v0x6464e97eeb50_0, 0, 32;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x6464e97eec50;
T_10 ;
    %wait E_0x6464e97eee80;
    %load/vec4 v0x6464e97eefe0_0;
    %load/vec4 v0x6464e97eef00_0;
    %add;
    %store/vec4 v0x6464e97ef080_0, 0, 32;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x6464e97edc00;
T_11 ;
    %wait E_0x6464e97d36f0;
    %load/vec4 v0x6464e97ee050_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6464e97edeb0_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x6464e97edf80_0;
    %assign/vec4 v0x6464e97edeb0_0, 0;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x6464e97ef1e0;
T_12 ;
    %wait E_0x6464e97ef4f0;
    %load/vec4 v0x6464e97ef650_0;
    %cmpi/e 0, 0, 5;
    %flag_mov 8, 4;
    %jmp/0 T_12.0, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_12.1, 8;
T_12.0 ; End of true expr.
    %load/vec4 v0x6464e97ef650_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x6464e97eff60, 4;
    %jmp/0 T_12.1, 8;
 ; End of false expr.
    %blend;
T_12.1;
    %store/vec4 v0x6464e97efa10_0, 0, 32;
    %load/vec4 v0x6464e97ef750_0;
    %cmpi/e 0, 0, 5;
    %flag_mov 8, 4;
    %jmp/0 T_12.2, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_12.3, 8;
T_12.2 ; End of true expr.
    %load/vec4 v0x6464e97ef750_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x6464e97eff60, 4;
    %jmp/0 T_12.3, 8;
 ; End of false expr.
    %blend;
T_12.3;
    %store/vec4 v0x6464e97efb20_0, 0, 32;
    %pushi/vec4 8196, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6464e97eff60, 0, 4;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x6464e97ef1e0;
T_13 ;
    %wait E_0x6464e97d36f0;
    %load/vec4 v0x6464e97efbc0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6464e97efea0_0, 0, 32;
T_13.2 ;
    %load/vec4 v0x6464e97efea0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_13.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x6464e97efea0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6464e97eff60, 0, 4;
    %load/vec4 v0x6464e97efea0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6464e97efea0_0, 0, 32;
    %jmp T_13.2;
T_13.3 ;
    %pushi/vec4 8196, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6464e97eff60, 4, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x6464e97efd70_0;
    %load/vec4 v0x6464e97ef830_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.4, 8;
    %load/vec4 v0x6464e97efcb0_0;
    %load/vec4 v0x6464e97ef830_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6464e97eff60, 0, 4;
T_13.4 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x6464e97f0b90;
T_14 ;
    %wait E_0x6464e97f0de0;
    %load/vec4 v0x6464e97f0e60_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_14.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_14.1, 6;
    %load/vec4 v0x6464e97f1040_0;
    %assign/vec4 v0x6464e97f1130_0, 0;
    %jmp T_14.3;
T_14.0 ;
    %load/vec4 v0x6464e97f1040_0;
    %assign/vec4 v0x6464e97f1130_0, 0;
    %jmp T_14.3;
T_14.1 ;
    %load/vec4 v0x6464e97f0f50_0;
    %assign/vec4 v0x6464e97f1130_0, 0;
    %jmp T_14.3;
T_14.3 ;
    %pop/vec4 1;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0x6464e97f0540;
T_15 ;
    %wait E_0x6464e97f0700;
    %load/vec4 v0x6464e97f0a70_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_15.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_15.1, 6;
    %load/vec4 v0x6464e97f0780_0;
    %store/vec4 v0x6464e97f0970_0, 0, 32;
    %jmp T_15.3;
T_15.0 ;
    %load/vec4 v0x6464e97f0780_0;
    %store/vec4 v0x6464e97f0970_0, 0, 32;
    %jmp T_15.3;
T_15.1 ;
    %load/vec4 v0x6464e97f08b0_0;
    %store/vec4 v0x6464e97f0970_0, 0, 32;
    %jmp T_15.3;
T_15.3 ;
    %pop/vec4 1;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0x6464e97d32f0;
T_16 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6464e97f2ad0_0, 0, 1;
T_16.0 ;
    %delay 5000, 0;
    %load/vec4 v0x6464e97f2ad0_0;
    %inv;
    %store/vec4 v0x6464e97f2ad0_0, 0, 1;
    %jmp T_16.0;
    %end;
    .thread T_16;
    .scope S_0x6464e97d32f0;
T_17 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6464e97f2b70_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6464e97f2b70_0, 0, 1;
    %delay 60000, 0;
    %vpi_call 2 33 "$finish" {0 0 0};
    %end;
    .thread T_17;
    .scope S_0x6464e97d32f0;
T_18 ;
    %vpi_call 2 37 "$dumpfile", "waveform.vcd" {0 0 0};
    %vpi_call 2 38 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x6464e977eab0 {0 0 0};
    %end;
    .thread T_18;
# The file index is used to find the file name in the following table.
:file_names 18;
    "N/A";
    "<interactive>";
    "testbench.v";
    "TopModule.v";
    "ALU.v";
    "ALUDecoder.v";
    "BranchJump.v";
    "DataMemory.v";
    "Extend.v";
    "InstructionMemory.v";
    "MainDecoder.v";
    "PC.v";
    "PCMux.v";
    "PCPlus4.v";
    "PCPlusImm.v";
    "RegisterFile.v";
    "ResultMux.v";
    "SrcBMux.v";
