vendor_name = ModelSim
source_file = 1, C:/Users/Isabelle/Documents/UBC_ELEC/CPEN311/Labs/Labs/lab5/Lab5_template_de1soc/LFSR.sv
source_file = 1, C:/Users/Isabelle/Documents/UBC_ELEC/CPEN311/Labs/Labs/lab5/Lab5_template_de1soc/fast_to_slow_synchronizer.sv
source_file = 1, C:/Users/Isabelle/Documents/UBC_ELEC/CPEN311/Labs/Labs/lab5/Lab5_template_de1soc/DDS_selector.sv
source_file = 1, C:/Users/Isabelle/Documents/UBC_ELEC/CPEN311/Labs/Labs/lab5/Lab5_template_de1soc/clock_divider.sv
source_file = 1, C:/Users/Isabelle/Documents/UBC_ELEC/CPEN311/Labs/Labs/lab5/Lab5_template_de1soc/audio_subsystem_w_histogram.qxp
source_file = 1, C:/Users/Isabelle/Documents/UBC_ELEC/CPEN311/Labs/Labs/lab5/Lab5_template_de1soc/audio_subsystem_no_histogram.qxp
source_file = 1, C:/Users/Isabelle/Documents/UBC_ELEC/CPEN311/Labs/Labs/lab5/Lab5_template_de1soc/var_clk_div32.qxp
source_file = 1, C:/Users/Isabelle/Documents/UBC_ELEC/CPEN311/Labs/Labs/lab5/Lab5_template_de1soc/waveform_gen.vhd
source_file = 1, C:/Users/Isabelle/Documents/UBC_ELEC/CPEN311/Labs/Labs/lab5/Lab5_template_de1soc/sincos_lut.vhd
source_file = 1, C:/Users/Isabelle/Documents/UBC_ELEC/CPEN311/Labs/Labs/lab5/Lab5_template_de1soc/sdram1.v
source_file = 1, C:/Users/Isabelle/Documents/UBC_ELEC/CPEN311/Labs/Labs/lab5/Lab5_template_de1soc/plot_graph.v
source_file = 1, frecGen.v
source_file = 1, C:/Users/Isabelle/Documents/UBC_ELEC/CPEN311/Labs/Labs/lab5/Lab5_template_de1soc/FFXII_LB_Cursor2.v
source_file = 1, C:/Users/Isabelle/Documents/UBC_ELEC/CPEN311/Labs/Labs/lab5/Lab5_template_de1soc/FFXII_LB_Cursor.v
source_file = 1, C:/Users/Isabelle/Documents/UBC_ELEC/CPEN311/Labs/Labs/lab5/Lab5_template_de1soc/Cursor.v
source_file = 1, C:/Users/Isabelle/Documents/UBC_ELEC/CPEN311/Labs/Labs/lab5/Lab5_template_de1soc/hack_ltm_sincronization.v
source_file = 1, C:/Users/Isabelle/Documents/UBC_ELEC/CPEN311/Labs/Labs/lab5/Lab5_template_de1soc/ScanCodeToEvent.v
source_file = 1, C:/Users/Isabelle/Documents/UBC_ELEC/CPEN311/Labs/Labs/lab5/Lab5_template_de1soc/PS2_ScanCodeReader.v
source_file = 1, C:/Users/Isabelle/Documents/UBC_ELEC/CPEN311/Labs/Labs/lab5/Lab5_template_de1soc/Keyboard_Controller.v
source_file = 1, C:/Users/Isabelle/Documents/UBC_ELEC/CPEN311/Labs/Labs/lab5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.qip
source_file = 1, C:/Users/Isabelle/Documents/UBC_ELEC/CPEN311/Labs/Labs/lab5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v
source_file = 1, C:/Users/Isabelle/Documents/UBC_ELEC/CPEN311/Labs/Labs/lab5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/altera_reset_controller.v
source_file = 1, C:/Users/Isabelle/Documents/UBC_ELEC/CPEN311/Labs/Labs/lab5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/altera_reset_synchronizer.v
source_file = 1, C:/Users/Isabelle/Documents/UBC_ELEC/CPEN311/Labs/Labs/lab5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/altera_reset_controller.sdc
source_file = 1, C:/Users/Isabelle/Documents/UBC_ELEC/CPEN311/Labs/Labs/lab5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/altera_irq_clock_crosser.sv
source_file = 1, C:/Users/Isabelle/Documents/UBC_ELEC/CPEN311/Labs/Labs/lab5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_irq_mapper.sv
source_file = 1, C:/Users/Isabelle/Documents/UBC_ELEC/CPEN311/Labs/Labs/lab5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v
source_file = 1, C:/Users/Isabelle/Documents/UBC_ELEC/CPEN311/Labs/Labs/lab5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/altera_avalon_st_pipeline_stage.sv
source_file = 1, C:/Users/Isabelle/Documents/UBC_ELEC/CPEN311/Labs/Labs/lab5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/altera_avalon_st_pipeline_base.v
source_file = 1, C:/Users/Isabelle/Documents/UBC_ELEC/CPEN311/Labs/Labs/lab5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v
source_file = 1, C:/Users/Isabelle/Documents/UBC_ELEC/CPEN311/Labs/Labs/lab5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/altera_avalon_st_clock_crosser.v
source_file = 1, C:/Users/Isabelle/Documents/UBC_ELEC/CPEN311/Labs/Labs/lab5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_width_adapter.sv
source_file = 1, C:/Users/Isabelle/Documents/UBC_ELEC/CPEN311/Labs/Labs/lab5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_address_alignment.sv
source_file = 1, C:/Users/Isabelle/Documents/UBC_ELEC/CPEN311/Labs/Labs/lab5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_burst_uncompressor.sv
source_file = 1, C:/Users/Isabelle/Documents/UBC_ELEC/CPEN311/Labs/Labs/lab5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv
source_file = 1, C:/Users/Isabelle/Documents/UBC_ELEC/CPEN311/Labs/Labs/lab5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_rsp_mux_002.sv
source_file = 1, C:/Users/Isabelle/Documents/UBC_ELEC/CPEN311/Labs/Labs/lab5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_rsp_mux_001.sv
source_file = 1, C:/Users/Isabelle/Documents/UBC_ELEC/CPEN311/Labs/Labs/lab5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_rsp_mux.sv
source_file = 1, C:/Users/Isabelle/Documents/UBC_ELEC/CPEN311/Labs/Labs/lab5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_rsp_demux_016.sv
source_file = 1, C:/Users/Isabelle/Documents/UBC_ELEC/CPEN311/Labs/Labs/lab5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_rsp_demux_015.sv
source_file = 1, C:/Users/Isabelle/Documents/UBC_ELEC/CPEN311/Labs/Labs/lab5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_rsp_demux_010.sv
source_file = 1, C:/Users/Isabelle/Documents/UBC_ELEC/CPEN311/Labs/Labs/lab5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_rsp_demux.sv
source_file = 1, C:/Users/Isabelle/Documents/UBC_ELEC/CPEN311/Labs/Labs/lab5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_cmd_mux_010.sv
source_file = 1, C:/Users/Isabelle/Documents/UBC_ELEC/CPEN311/Labs/Labs/lab5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_cmd_mux_006.sv
source_file = 1, C:/Users/Isabelle/Documents/UBC_ELEC/CPEN311/Labs/Labs/lab5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_cmd_mux.sv
source_file = 1, C:/Users/Isabelle/Documents/UBC_ELEC/CPEN311/Labs/Labs/lab5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_cmd_demux_002.sv
source_file = 1, C:/Users/Isabelle/Documents/UBC_ELEC/CPEN311/Labs/Labs/lab5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_cmd_demux_001.sv
source_file = 1, C:/Users/Isabelle/Documents/UBC_ELEC/CPEN311/Labs/Labs/lab5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_cmd_demux.sv
source_file = 1, C:/Users/Isabelle/Documents/UBC_ELEC/CPEN311/Labs/Labs/lab5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_burst_adapter.sv
source_file = 1, C:/Users/Isabelle/Documents/UBC_ELEC/CPEN311/Labs/Labs/lab5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv
source_file = 1, C:/Users/Isabelle/Documents/UBC_ELEC/CPEN311/Labs/Labs/lab5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv
source_file = 1, C:/Users/Isabelle/Documents/UBC_ELEC/CPEN311/Labs/Labs/lab5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_burst_adapter_new.sv
source_file = 1, C:/Users/Isabelle/Documents/UBC_ELEC/CPEN311/Labs/Labs/lab5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/altera_incr_burst_converter.sv
source_file = 1, C:/Users/Isabelle/Documents/UBC_ELEC/CPEN311/Labs/Labs/lab5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/altera_wrap_burst_converter.sv
source_file = 1, C:/Users/Isabelle/Documents/UBC_ELEC/CPEN311/Labs/Labs/lab5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/altera_default_burst_converter.sv
source_file = 1, C:/Users/Isabelle/Documents/UBC_ELEC/CPEN311/Labs/Labs/lab5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_traffic_limiter.sv
source_file = 1, C:/Users/Isabelle/Documents/UBC_ELEC/CPEN311/Labs/Labs/lab5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_reorder_memory.sv
source_file = 1, C:/Users/Isabelle/Documents/UBC_ELEC/CPEN311/Labs/Labs/lab5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/altera_avalon_sc_fifo.v
source_file = 1, C:/Users/Isabelle/Documents/UBC_ELEC/CPEN311/Labs/Labs/lab5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_router_013.sv
source_file = 1, C:/Users/Isabelle/Documents/UBC_ELEC/CPEN311/Labs/Labs/lab5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_router_009.sv
source_file = 1, C:/Users/Isabelle/Documents/UBC_ELEC/CPEN311/Labs/Labs/lab5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_router_003.sv
source_file = 1, C:/Users/Isabelle/Documents/UBC_ELEC/CPEN311/Labs/Labs/lab5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_router_002.sv
source_file = 1, C:/Users/Isabelle/Documents/UBC_ELEC/CPEN311/Labs/Labs/lab5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_router_001.sv
source_file = 1, C:/Users/Isabelle/Documents/UBC_ELEC/CPEN311/Labs/Labs/lab5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_router.sv
source_file = 1, C:/Users/Isabelle/Documents/UBC_ELEC/CPEN311/Labs/Labs/lab5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_slave_agent.sv
source_file = 1, C:/Users/Isabelle/Documents/UBC_ELEC/CPEN311/Labs/Labs/lab5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_master_agent.sv
source_file = 1, C:/Users/Isabelle/Documents/UBC_ELEC/CPEN311/Labs/Labs/lab5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_slave_translator.sv
source_file = 1, C:/Users/Isabelle/Documents/UBC_ELEC/CPEN311/Labs/Labs/lab5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_master_translator.sv
source_file = 1, C:/Users/Isabelle/Documents/UBC_ELEC/CPEN311/Labs/Labs/lab5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_vga.v
source_file = 1, C:/Users/Isabelle/Documents/UBC_ELEC/CPEN311/Labs/Labs/lab5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_vga_vga_clk.v
source_file = 1, C:/Users/Isabelle/Documents/UBC_ELEC/CPEN311/Labs/Labs/lab5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_vga_vga_clk.qip
source_file = 1, C:/Users/Isabelle/Documents/UBC_ELEC/CPEN311/Labs/Labs/lab5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr.v
source_file = 1, C:/Users/Isabelle/Documents/UBC_ELEC/CPEN311/Labs/Labs/lab5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_controller.v
source_file = 1, C:/Users/Isabelle/Documents/UBC_ELEC/CPEN311/Labs/Labs/lab5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v
source_file = 1, C:/Users/Isabelle/Documents/UBC_ELEC/CPEN311/Labs/Labs/lab5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc.v
source_file = 1, C:/Users/Isabelle/Documents/UBC_ELEC/CPEN311/Labs/Labs/lab5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc_core.v
source_file = 1, C:/Users/Isabelle/Documents/UBC_ELEC/CPEN311/Labs/Labs/lab5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc_read_master.v
source_file = 1, C:/Users/Isabelle/Documents/UBC_ELEC/CPEN311/Labs/Labs/lab5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_package.vhd
source_file = 1, C:/Users/Isabelle/Documents/UBC_ELEC/CPEN311/Labs/Labs/lab5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd
source_file = 1, C:/Users/Isabelle/Documents/UBC_ELEC/CPEN311/Labs/Labs/lab5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_master.v
source_file = 1, C:/Users/Isabelle/Documents/UBC_ELEC/CPEN311/Labs/Labs/lab5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_unpack_data.v
source_file = 1, C:/Users/Isabelle/Documents/UBC_ELEC/CPEN311/Labs/Labs/lab5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v
source_file = 1, C:/Users/Isabelle/Documents/UBC_ELEC/CPEN311/Labs/Labs/lab5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_stream_output.v
source_file = 1, C:/Users/Isabelle/Documents/UBC_ELEC/CPEN311/Labs/Labs/lab5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_pulling_width_adapter.vhd
source_file = 1, C:/Users/Isabelle/Documents/UBC_ELEC/CPEN311/Labs/Labs/lab5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd
source_file = 1, C:/Users/Isabelle/Documents/UBC_ELEC/CPEN311/Labs/Labs/lab5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_fifo_usedw_calculator.vhd
source_file = 1, C:/Users/Isabelle/Documents/UBC_ELEC/CPEN311/Labs/Labs/lab5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_gray_clock_crosser.vhd
source_file = 1, C:/Users/Isabelle/Documents/UBC_ELEC/CPEN311/Labs/Labs/lab5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_std_logic_vector_delay.vhd
source_file = 1, C:/Users/Isabelle/Documents/UBC_ELEC/CPEN311/Labs/Labs/lab5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_one_bit_delay.vhd
source_file = 1, C:/Users/Isabelle/Documents/UBC_ELEC/CPEN311/Labs/Labs/lab5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_logic_fifo.vhd
source_file = 1, C:/Users/Isabelle/Documents/UBC_ELEC/CPEN311/Labs/Labs/lab5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd
source_file = 1, C:/Users/Isabelle/Documents/UBC_ELEC/CPEN311/Labs/Labs/lab5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr.sdc
source_file = 1, C:/Users/Isabelle/Documents/UBC_ELEC/CPEN311/Labs/Labs/lab5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid.sv
source_file = 1, C:/Users/Isabelle/Documents/UBC_ELEC/CPEN311/Labs/Labs/lab5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid_sync_compare.v
source_file = 1, C:/Users/Isabelle/Documents/UBC_ELEC/CPEN311/Labs/Labs/lab5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid_calculate_mode.v
source_file = 1, C:/Users/Isabelle/Documents/UBC_ELEC/CPEN311/Labs/Labs/lab5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid_control.v
source_file = 1, C:/Users/Isabelle/Documents/UBC_ELEC/CPEN311/Labs/Labs/lab5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid_mode_banks.sv
source_file = 1, C:/Users/Isabelle/Documents/UBC_ELEC/CPEN311/Labs/Labs/lab5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid_statemachine.v
source_file = 1, C:/Users/Isabelle/Documents/UBC_ELEC/CPEN311/Labs/Labs/lab5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_common_fifo.v
source_file = 1, C:/Users/Isabelle/Documents/UBC_ELEC/CPEN311/Labs/Labs/lab5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_common_generic_count.v
source_file = 1, C:/Users/Isabelle/Documents/UBC_ELEC/CPEN311/Labs/Labs/lab5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_common_to_binary.v
source_file = 1, C:/Users/Isabelle/Documents/UBC_ELEC/CPEN311/Labs/Labs/lab5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_common_sync.v
source_file = 1, C:/Users/Isabelle/Documents/UBC_ELEC/CPEN311/Labs/Labs/lab5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_common_trigger_sync.v
source_file = 1, C:/Users/Isabelle/Documents/UBC_ELEC/CPEN311/Labs/Labs/lab5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_common_sync_generation.v
source_file = 1, C:/Users/Isabelle/Documents/UBC_ELEC/CPEN311/Labs/Labs/lab5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_common_frame_counter.v
source_file = 1, C:/Users/Isabelle/Documents/UBC_ELEC/CPEN311/Labs/Labs/lab5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_common_sample_counter.v
source_file = 1, C:/Users/Isabelle/Documents/UBC_ELEC/CPEN311/Labs/Labs/lab5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc
source_file = 1, C:/Users/Isabelle/Documents/UBC_ELEC/CPEN311/Labs/Labs/lab5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_timer.v
source_file = 1, C:/Users/Isabelle/Documents/UBC_ELEC/CPEN311/Labs/Labs/lab5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_sysid_qsys.v
source_file = 1, C:/Users/Isabelle/Documents/UBC_ELEC/CPEN311/Labs/Labs/lab5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_signal_selector.v
source_file = 1, C:/Users/Isabelle/Documents/UBC_ELEC/CPEN311/Labs/Labs/lab5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_sdram.v
source_file = 1, C:/Users/Isabelle/Documents/UBC_ELEC/CPEN311/Labs/Labs/lab5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_sdram_test_component.v
source_file = 1, C:/Users/Isabelle/Documents/UBC_ELEC/CPEN311/Labs/Labs/lab5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_pll.v
source_file = 1, C:/Users/Isabelle/Documents/UBC_ELEC/CPEN311/Labs/Labs/lab5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_pll.qip
source_file = 1, C:/Users/Isabelle/Documents/UBC_ELEC/CPEN311/Labs/Labs/lab5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mouse_pos.v
source_file = 1, C:/Users/Isabelle/Documents/UBC_ELEC/CPEN311/Labs/Labs/lab5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_modulation_selector.v
source_file = 1, C:/Users/Isabelle/Documents/UBC_ELEC/CPEN311/Labs/Labs/lab5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_lfsr_val.v
source_file = 1, C:/Users/Isabelle/Documents/UBC_ELEC/CPEN311/Labs/Labs/lab5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_lfsr_clk_interrupt_gen.v
source_file = 1, C:/Users/Isabelle/Documents/UBC_ELEC/CPEN311/Labs/Labs/lab5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_keyboard_keys.v
source_file = 1, C:/Users/Isabelle/Documents/UBC_ELEC/CPEN311/Labs/Labs/lab5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_key.v
source_file = 1, C:/Users/Isabelle/Documents/UBC_ELEC/CPEN311/Labs/Labs/lab5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_jtag_uart.v
source_file = 1, C:/Users/Isabelle/Documents/UBC_ELEC/CPEN311/Labs/Labs/lab5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_dds_increment.v
source_file = 1, C:/Users/Isabelle/Documents/UBC_ELEC/CPEN311/Labs/Labs/lab5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.ocp
source_file = 1, C:/Users/Isabelle/Documents/UBC_ELEC/CPEN311/Labs/Labs/lab5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.sdc
source_file = 1, C:/Users/Isabelle/Documents/UBC_ELEC/CPEN311/Labs/Labs/lab5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v
source_file = 1, C:/Users/Isabelle/Documents/UBC_ELEC/CPEN311/Labs/Labs/lab5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu_bht_ram.mif
source_file = 1, C:/Users/Isabelle/Documents/UBC_ELEC/CPEN311/Labs/Labs/lab5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu_dc_tag_ram.mif
source_file = 1, C:/Users/Isabelle/Documents/UBC_ELEC/CPEN311/Labs/Labs/lab5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu_ic_tag_ram.mif
source_file = 1, C:/Users/Isabelle/Documents/UBC_ELEC/CPEN311/Labs/Labs/lab5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu_jtag_debug_module_sysclk.v
source_file = 1, C:/Users/Isabelle/Documents/UBC_ELEC/CPEN311/Labs/Labs/lab5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu_jtag_debug_module_tck.v
source_file = 1, C:/Users/Isabelle/Documents/UBC_ELEC/CPEN311/Labs/Labs/lab5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper.v
source_file = 1, C:/Users/Isabelle/Documents/UBC_ELEC/CPEN311/Labs/Labs/lab5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu_mult_cell.v
source_file = 1, C:/Users/Isabelle/Documents/UBC_ELEC/CPEN311/Labs/Labs/lab5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu_ociram_default_contents.mif
source_file = 1, C:/Users/Isabelle/Documents/UBC_ELEC/CPEN311/Labs/Labs/lab5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu_oci_test_bench.v
source_file = 1, C:/Users/Isabelle/Documents/UBC_ELEC/CPEN311/Labs/Labs/lab5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu_rf_ram_a.mif
source_file = 1, C:/Users/Isabelle/Documents/UBC_ELEC/CPEN311/Labs/Labs/lab5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu_rf_ram_b.mif
source_file = 1, C:/Users/Isabelle/Documents/UBC_ELEC/CPEN311/Labs/Labs/lab5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu_test_bench.v
source_file = 1, C:/Users/Isabelle/Documents/UBC_ELEC/CPEN311/Labs/Labs/lab5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_audio_sel.v
source_file = 1, C:/Users/Isabelle/Documents/UBC_ELEC/CPEN311/Labs/Labs/lab5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_audio.v
source_file = 1, C:/Users/Isabelle/Documents/UBC_ELEC/CPEN311/Labs/Labs/lab5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_audio_fifo_used.v
source_file = 1, C:/Users/Isabelle/Documents/UBC_ELEC/CPEN311/Labs/Labs/lab5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_audio_OUT_PAUSE.v
source_file = 1, C:/Users/Isabelle/Documents/UBC_ELEC/CPEN311/Labs/Labs/lab5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_audio_EMPTY.v
source_file = 1, C:/Users/Isabelle/Documents/UBC_ELEC/CPEN311/Labs/Labs/lab5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_audio_DATA_FREGEN.v
source_file = 1, C:/Users/Isabelle/Documents/UBC_ELEC/CPEN311/Labs/Labs/lab5/Lab5_template_de1soc/dds_and_nios_lab.sdc
source_file = 1, C:/Users/Isabelle/Documents/UBC_ELEC/CPEN311/Labs/Labs/lab5/Lab5_template_de1soc/dds_selector_wf.vwf
source_file = 1, C:/Users/Isabelle/Documents/UBC_ELEC/CPEN311/Labs/Labs/lab5/Lab5_template_de1soc/db/dds_and_nios_lab.work.audio_subsystem_w_histogram.qxp.txt
source_file = 1, C:/Users/Isabelle/Documents/UBC_ELEC/CPEN311/Labs/Labs/lab5/Lab5_template_de1soc/db/dds_and_nios_lab.work.audio_subsystem_no_histogram.qxp.txt
source_file = 1, C:/Users/Isabelle/Documents/UBC_ELEC/CPEN311/Labs/Labs/lab5/Lab5_template_de1soc/db/dds_and_nios_lab.work.var_clk_div32.qxp.txt
source_file = 1, C:/Users/Isabelle/Documents/UBC_ELEC/CPEN311/Labs/Labs/lab5/Lab5_template_de1soc/scan_events.h
source_file = 1, c:/altera/14.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/altera/14.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/altera/14.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/altera/14.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, c:/altera/14.1/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, c:/altera/14.1/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, c:/altera/14.1/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, c:/altera/14.1/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, c:/altera/14.1/quartus/libraries/megafunctions/aglobal141.inc
source_file = 1, c:/altera/14.1/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, c:/altera/14.1/quartus/libraries/megafunctions/altrom.inc
source_file = 1, c:/altera/14.1/quartus/libraries/megafunctions/altram.inc
source_file = 1, c:/altera/14.1/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, c:/altera/14.1/quartus/libraries/megafunctions/cbx.lst
source_file = 1, C:/Users/Isabelle/Documents/UBC_ELEC/CPEN311/Labs/Labs/lab5/Lab5_template_de1soc/db/altsyncram_c4e1.tdf
source_file = 1, C:/Users/Isabelle/Documents/UBC_ELEC/CPEN311/Labs/Labs/lab5/Lab5_template_de1soc/db/dds_and_nios_lab.dds_selector0.rtl.mif
design_name = DDS_selector
instance = comp, \sig_out[0]~output , sig_out[0]~output, DDS_selector, 1
instance = comp, \sig_out[1]~output , sig_out[1]~output, DDS_selector, 1
instance = comp, \sig_out[2]~output , sig_out[2]~output, DDS_selector, 1
instance = comp, \sig_out[3]~output , sig_out[3]~output, DDS_selector, 1
instance = comp, \sig_out[4]~output , sig_out[4]~output, DDS_selector, 1
instance = comp, \sig_out[5]~output , sig_out[5]~output, DDS_selector, 1
instance = comp, \sig_out[6]~output , sig_out[6]~output, DDS_selector, 1
instance = comp, \sig_out[7]~output , sig_out[7]~output, DDS_selector, 1
instance = comp, \sig_out[8]~output , sig_out[8]~output, DDS_selector, 1
instance = comp, \sig_out[9]~output , sig_out[9]~output, DDS_selector, 1
instance = comp, \sig_out[10]~output , sig_out[10]~output, DDS_selector, 1
instance = comp, \sig_out[11]~output , sig_out[11]~output, DDS_selector, 1
instance = comp, \mod_out[0]~output , mod_out[0]~output, DDS_selector, 1
instance = comp, \mod_out[1]~output , mod_out[1]~output, DDS_selector, 1
instance = comp, \mod_out[2]~output , mod_out[2]~output, DDS_selector, 1
instance = comp, \mod_out[3]~output , mod_out[3]~output, DDS_selector, 1
instance = comp, \mod_out[4]~output , mod_out[4]~output, DDS_selector, 1
instance = comp, \mod_out[5]~output , mod_out[5]~output, DDS_selector, 1
instance = comp, \mod_out[6]~output , mod_out[6]~output, DDS_selector, 1
instance = comp, \mod_out[7]~output , mod_out[7]~output, DDS_selector, 1
instance = comp, \mod_out[8]~output , mod_out[8]~output, DDS_selector, 1
instance = comp, \mod_out[9]~output , mod_out[9]~output, DDS_selector, 1
instance = comp, \mod_out[10]~output , mod_out[10]~output, DDS_selector, 1
instance = comp, \mod_out[11]~output , mod_out[11]~output, DDS_selector, 1
instance = comp, \clk~input , clk~input, DDS_selector, 1
instance = comp, \clk~inputCLKENA0 , clk~inputCLKENA0, DDS_selector, 1
instance = comp, \en~input , en~input, DDS_selector, 1
instance = comp, \fsk_phase_inc[20]~input , fsk_phase_inc[20]~input, DDS_selector, 1
instance = comp, \tuning_word[20]~feeder , tuning_word[20]~feeder, DDS_selector, 1
instance = comp, \phase_inc[20]~input , phase_inc[20]~input, DDS_selector, 1
instance = comp, \mod_sel[2]~input , mod_sel[2]~input, DDS_selector, 1
instance = comp, \mod_sel[3]~input , mod_sel[3]~input, DDS_selector, 1
instance = comp, \mod_sel[0]~input , mod_sel[0]~input, DDS_selector, 1
instance = comp, \tuning_word~0 , tuning_word~0, DDS_selector, 1
instance = comp, \tuning_word[20] , tuning_word[20], DDS_selector, 1
instance = comp, \fsk_phase_inc[19]~input , fsk_phase_inc[19]~input, DDS_selector, 1
instance = comp, \tuning_word[19]~feeder , tuning_word[19]~feeder, DDS_selector, 1
instance = comp, \phase_inc[19]~input , phase_inc[19]~input, DDS_selector, 1
instance = comp, \tuning_word[19] , tuning_word[19], DDS_selector, 1
instance = comp, \fsk_phase_inc[18]~input , fsk_phase_inc[18]~input, DDS_selector, 1
instance = comp, \tuning_word[18]~feeder , tuning_word[18]~feeder, DDS_selector, 1
instance = comp, \phase_inc[18]~input , phase_inc[18]~input, DDS_selector, 1
instance = comp, \tuning_word[18] , tuning_word[18], DDS_selector, 1
instance = comp, \fsk_phase_inc[17]~input , fsk_phase_inc[17]~input, DDS_selector, 1
instance = comp, \tuning_word[17]~feeder , tuning_word[17]~feeder, DDS_selector, 1
instance = comp, \phase_inc[17]~input , phase_inc[17]~input, DDS_selector, 1
instance = comp, \tuning_word[17] , tuning_word[17], DDS_selector, 1
instance = comp, \fsk_phase_inc[16]~input , fsk_phase_inc[16]~input, DDS_selector, 1
instance = comp, \tuning_word[16]~feeder , tuning_word[16]~feeder, DDS_selector, 1
instance = comp, \phase_inc[16]~input , phase_inc[16]~input, DDS_selector, 1
instance = comp, \tuning_word[16] , tuning_word[16], DDS_selector, 1
instance = comp, \fsk_phase_inc[15]~input , fsk_phase_inc[15]~input, DDS_selector, 1
instance = comp, \tuning_word[15]~feeder , tuning_word[15]~feeder, DDS_selector, 1
instance = comp, \phase_inc[15]~input , phase_inc[15]~input, DDS_selector, 1
instance = comp, \tuning_word[15] , tuning_word[15], DDS_selector, 1
instance = comp, \fsk_phase_inc[14]~input , fsk_phase_inc[14]~input, DDS_selector, 1
instance = comp, \tuning_word[14]~feeder , tuning_word[14]~feeder, DDS_selector, 1
instance = comp, \phase_inc[14]~input , phase_inc[14]~input, DDS_selector, 1
instance = comp, \tuning_word[14] , tuning_word[14], DDS_selector, 1
instance = comp, \fsk_phase_inc[13]~input , fsk_phase_inc[13]~input, DDS_selector, 1
instance = comp, \tuning_word[13]~feeder , tuning_word[13]~feeder, DDS_selector, 1
instance = comp, \phase_inc[13]~input , phase_inc[13]~input, DDS_selector, 1
instance = comp, \tuning_word[13] , tuning_word[13], DDS_selector, 1
instance = comp, \fsk_phase_inc[12]~input , fsk_phase_inc[12]~input, DDS_selector, 1
instance = comp, \tuning_word[12]~feeder , tuning_word[12]~feeder, DDS_selector, 1
instance = comp, \phase_inc[12]~input , phase_inc[12]~input, DDS_selector, 1
instance = comp, \tuning_word[12] , tuning_word[12], DDS_selector, 1
instance = comp, \fsk_phase_inc[11]~input , fsk_phase_inc[11]~input, DDS_selector, 1
instance = comp, \tuning_word[11]~feeder , tuning_word[11]~feeder, DDS_selector, 1
instance = comp, \phase_inc[11]~input , phase_inc[11]~input, DDS_selector, 1
instance = comp, \tuning_word[11] , tuning_word[11], DDS_selector, 1
instance = comp, \fsk_phase_inc[10]~input , fsk_phase_inc[10]~input, DDS_selector, 1
instance = comp, \tuning_word[10]~feeder , tuning_word[10]~feeder, DDS_selector, 1
instance = comp, \phase_inc[10]~input , phase_inc[10]~input, DDS_selector, 1
instance = comp, \tuning_word[10] , tuning_word[10], DDS_selector, 1
instance = comp, \fsk_phase_inc[9]~input , fsk_phase_inc[9]~input, DDS_selector, 1
instance = comp, \tuning_word[9]~feeder , tuning_word[9]~feeder, DDS_selector, 1
instance = comp, \phase_inc[9]~input , phase_inc[9]~input, DDS_selector, 1
instance = comp, \tuning_word[9] , tuning_word[9], DDS_selector, 1
instance = comp, \fsk_phase_inc[8]~input , fsk_phase_inc[8]~input, DDS_selector, 1
instance = comp, \tuning_word[8]~feeder , tuning_word[8]~feeder, DDS_selector, 1
instance = comp, \phase_inc[8]~input , phase_inc[8]~input, DDS_selector, 1
instance = comp, \tuning_word[8] , tuning_word[8], DDS_selector, 1
instance = comp, \fsk_phase_inc[7]~input , fsk_phase_inc[7]~input, DDS_selector, 1
instance = comp, \tuning_word[7]~feeder , tuning_word[7]~feeder, DDS_selector, 1
instance = comp, \phase_inc[7]~input , phase_inc[7]~input, DDS_selector, 1
instance = comp, \tuning_word[7] , tuning_word[7], DDS_selector, 1
instance = comp, \fsk_phase_inc[6]~input , fsk_phase_inc[6]~input, DDS_selector, 1
instance = comp, \tuning_word[6]~feeder , tuning_word[6]~feeder, DDS_selector, 1
instance = comp, \phase_inc[6]~input , phase_inc[6]~input, DDS_selector, 1
instance = comp, \tuning_word[6] , tuning_word[6], DDS_selector, 1
instance = comp, \fsk_phase_inc[5]~input , fsk_phase_inc[5]~input, DDS_selector, 1
instance = comp, \tuning_word[5]~feeder , tuning_word[5]~feeder, DDS_selector, 1
instance = comp, \phase_inc[5]~input , phase_inc[5]~input, DDS_selector, 1
instance = comp, \tuning_word[5] , tuning_word[5], DDS_selector, 1
instance = comp, \fsk_phase_inc[4]~input , fsk_phase_inc[4]~input, DDS_selector, 1
instance = comp, \tuning_word[4]~feeder , tuning_word[4]~feeder, DDS_selector, 1
instance = comp, \phase_inc[4]~input , phase_inc[4]~input, DDS_selector, 1
instance = comp, \tuning_word[4] , tuning_word[4], DDS_selector, 1
instance = comp, \fsk_phase_inc[3]~input , fsk_phase_inc[3]~input, DDS_selector, 1
instance = comp, \tuning_word[3]~feeder , tuning_word[3]~feeder, DDS_selector, 1
instance = comp, \phase_inc[3]~input , phase_inc[3]~input, DDS_selector, 1
instance = comp, \tuning_word[3] , tuning_word[3], DDS_selector, 1
instance = comp, \fsk_phase_inc[2]~input , fsk_phase_inc[2]~input, DDS_selector, 1
instance = comp, \tuning_word[2]~feeder , tuning_word[2]~feeder, DDS_selector, 1
instance = comp, \phase_inc[2]~input , phase_inc[2]~input, DDS_selector, 1
instance = comp, \tuning_word[2] , tuning_word[2], DDS_selector, 1
instance = comp, \fsk_phase_inc[1]~input , fsk_phase_inc[1]~input, DDS_selector, 1
instance = comp, \tuning_word[1]~feeder , tuning_word[1]~feeder, DDS_selector, 1
instance = comp, \phase_inc[1]~input , phase_inc[1]~input, DDS_selector, 1
instance = comp, \tuning_word[1] , tuning_word[1], DDS_selector, 1
instance = comp, \fsk_phase_inc[0]~input , fsk_phase_inc[0]~input, DDS_selector, 1
instance = comp, \tuning_word[0]~feeder , tuning_word[0]~feeder, DDS_selector, 1
instance = comp, \phase_inc[0]~input , phase_inc[0]~input, DDS_selector, 1
instance = comp, \tuning_word[0] , tuning_word[0], DDS_selector, 1
instance = comp, \waveform|Add0~125 , waveform|Add0~125, DDS_selector, 1
instance = comp, \reset~input , reset~input, DDS_selector, 1
instance = comp, \waveform|phase_acc[0] , waveform|phase_acc[0], DDS_selector, 1
instance = comp, \waveform|Add0~121 , waveform|Add0~121, DDS_selector, 1
instance = comp, \waveform|phase_acc[1] , waveform|phase_acc[1], DDS_selector, 1
instance = comp, \waveform|Add0~117 , waveform|Add0~117, DDS_selector, 1
instance = comp, \waveform|phase_acc[2] , waveform|phase_acc[2], DDS_selector, 1
instance = comp, \waveform|Add0~113 , waveform|Add0~113, DDS_selector, 1
instance = comp, \waveform|phase_acc[3] , waveform|phase_acc[3], DDS_selector, 1
instance = comp, \waveform|Add0~109 , waveform|Add0~109, DDS_selector, 1
instance = comp, \waveform|phase_acc[4] , waveform|phase_acc[4], DDS_selector, 1
instance = comp, \waveform|Add0~105 , waveform|Add0~105, DDS_selector, 1
instance = comp, \waveform|phase_acc[5] , waveform|phase_acc[5], DDS_selector, 1
instance = comp, \waveform|Add0~101 , waveform|Add0~101, DDS_selector, 1
instance = comp, \waveform|phase_acc[6] , waveform|phase_acc[6], DDS_selector, 1
instance = comp, \waveform|Add0~97 , waveform|Add0~97, DDS_selector, 1
instance = comp, \waveform|phase_acc[7] , waveform|phase_acc[7], DDS_selector, 1
instance = comp, \waveform|Add0~93 , waveform|Add0~93, DDS_selector, 1
instance = comp, \waveform|phase_acc[8] , waveform|phase_acc[8], DDS_selector, 1
instance = comp, \waveform|Add0~89 , waveform|Add0~89, DDS_selector, 1
instance = comp, \waveform|phase_acc[9] , waveform|phase_acc[9], DDS_selector, 1
instance = comp, \waveform|Add0~85 , waveform|Add0~85, DDS_selector, 1
instance = comp, \waveform|phase_acc[10] , waveform|phase_acc[10], DDS_selector, 1
instance = comp, \waveform|Add0~81 , waveform|Add0~81, DDS_selector, 1
instance = comp, \waveform|phase_acc[11] , waveform|phase_acc[11], DDS_selector, 1
instance = comp, \waveform|Add0~77 , waveform|Add0~77, DDS_selector, 1
instance = comp, \waveform|phase_acc[12] , waveform|phase_acc[12], DDS_selector, 1
instance = comp, \waveform|Add0~73 , waveform|Add0~73, DDS_selector, 1
instance = comp, \waveform|phase_acc[13] , waveform|phase_acc[13], DDS_selector, 1
instance = comp, \waveform|Add0~69 , waveform|Add0~69, DDS_selector, 1
instance = comp, \waveform|phase_acc[14] , waveform|phase_acc[14], DDS_selector, 1
instance = comp, \waveform|Add0~65 , waveform|Add0~65, DDS_selector, 1
instance = comp, \waveform|phase_acc[15] , waveform|phase_acc[15], DDS_selector, 1
instance = comp, \waveform|Add0~61 , waveform|Add0~61, DDS_selector, 1
instance = comp, \waveform|phase_acc[16] , waveform|phase_acc[16], DDS_selector, 1
instance = comp, \waveform|Add0~57 , waveform|Add0~57, DDS_selector, 1
instance = comp, \waveform|phase_acc[17] , waveform|phase_acc[17], DDS_selector, 1
instance = comp, \waveform|Add0~53 , waveform|Add0~53, DDS_selector, 1
instance = comp, \waveform|phase_acc[18] , waveform|phase_acc[18], DDS_selector, 1
instance = comp, \waveform|Add0~49 , waveform|Add0~49, DDS_selector, 1
instance = comp, \waveform|phase_acc[19] , waveform|phase_acc[19], DDS_selector, 1
instance = comp, \waveform|Add0~1 , waveform|Add0~1, DDS_selector, 1
instance = comp, \waveform|phase_acc[20] , waveform|phase_acc[20], DDS_selector, 1
instance = comp, \fsk_phase_inc[21]~input , fsk_phase_inc[21]~input, DDS_selector, 1
instance = comp, \tuning_word[21]~feeder , tuning_word[21]~feeder, DDS_selector, 1
instance = comp, \phase_inc[21]~input , phase_inc[21]~input, DDS_selector, 1
instance = comp, \tuning_word[21] , tuning_word[21], DDS_selector, 1
instance = comp, \waveform|Add0~5 , waveform|Add0~5, DDS_selector, 1
instance = comp, \waveform|phase_acc[21] , waveform|phase_acc[21], DDS_selector, 1
instance = comp, \fsk_phase_inc[22]~input , fsk_phase_inc[22]~input, DDS_selector, 1
instance = comp, \tuning_word[22]~feeder , tuning_word[22]~feeder, DDS_selector, 1
instance = comp, \phase_inc[22]~input , phase_inc[22]~input, DDS_selector, 1
instance = comp, \tuning_word[22] , tuning_word[22], DDS_selector, 1
instance = comp, \waveform|Add0~9 , waveform|Add0~9, DDS_selector, 1
instance = comp, \waveform|phase_acc[22] , waveform|phase_acc[22], DDS_selector, 1
instance = comp, \fsk_phase_inc[23]~input , fsk_phase_inc[23]~input, DDS_selector, 1
instance = comp, \tuning_word[23]~feeder , tuning_word[23]~feeder, DDS_selector, 1
instance = comp, \phase_inc[23]~input , phase_inc[23]~input, DDS_selector, 1
instance = comp, \tuning_word[23] , tuning_word[23], DDS_selector, 1
instance = comp, \waveform|Add0~13 , waveform|Add0~13, DDS_selector, 1
instance = comp, \waveform|phase_acc[23] , waveform|phase_acc[23], DDS_selector, 1
instance = comp, \fsk_phase_inc[24]~input , fsk_phase_inc[24]~input, DDS_selector, 1
instance = comp, \tuning_word[24]~feeder , tuning_word[24]~feeder, DDS_selector, 1
instance = comp, \phase_inc[24]~input , phase_inc[24]~input, DDS_selector, 1
instance = comp, \tuning_word[24] , tuning_word[24], DDS_selector, 1
instance = comp, \waveform|Add0~17 , waveform|Add0~17, DDS_selector, 1
instance = comp, \waveform|phase_acc[24] , waveform|phase_acc[24], DDS_selector, 1
instance = comp, \fsk_phase_inc[25]~input , fsk_phase_inc[25]~input, DDS_selector, 1
instance = comp, \tuning_word[25]~feeder , tuning_word[25]~feeder, DDS_selector, 1
instance = comp, \phase_inc[25]~input , phase_inc[25]~input, DDS_selector, 1
instance = comp, \tuning_word[25] , tuning_word[25], DDS_selector, 1
instance = comp, \waveform|Add0~21 , waveform|Add0~21, DDS_selector, 1
instance = comp, \waveform|phase_acc[25] , waveform|phase_acc[25], DDS_selector, 1
instance = comp, \fsk_phase_inc[26]~input , fsk_phase_inc[26]~input, DDS_selector, 1
instance = comp, \tuning_word[26]~feeder , tuning_word[26]~feeder, DDS_selector, 1
instance = comp, \phase_inc[26]~input , phase_inc[26]~input, DDS_selector, 1
instance = comp, \tuning_word[26] , tuning_word[26], DDS_selector, 1
instance = comp, \waveform|Add0~25 , waveform|Add0~25, DDS_selector, 1
instance = comp, \waveform|phase_acc[26] , waveform|phase_acc[26], DDS_selector, 1
instance = comp, \fsk_phase_inc[27]~input , fsk_phase_inc[27]~input, DDS_selector, 1
instance = comp, \tuning_word[27]~feeder , tuning_word[27]~feeder, DDS_selector, 1
instance = comp, \phase_inc[27]~input , phase_inc[27]~input, DDS_selector, 1
instance = comp, \tuning_word[27] , tuning_word[27], DDS_selector, 1
instance = comp, \waveform|Add0~29 , waveform|Add0~29, DDS_selector, 1
instance = comp, \waveform|phase_acc[27] , waveform|phase_acc[27], DDS_selector, 1
instance = comp, \fsk_phase_inc[28]~input , fsk_phase_inc[28]~input, DDS_selector, 1
instance = comp, \tuning_word[28]~feeder , tuning_word[28]~feeder, DDS_selector, 1
instance = comp, \phase_inc[28]~input , phase_inc[28]~input, DDS_selector, 1
instance = comp, \tuning_word[28] , tuning_word[28], DDS_selector, 1
instance = comp, \waveform|Add0~33 , waveform|Add0~33, DDS_selector, 1
instance = comp, \waveform|phase_acc[28] , waveform|phase_acc[28], DDS_selector, 1
instance = comp, \fsk_phase_inc[29]~input , fsk_phase_inc[29]~input, DDS_selector, 1
instance = comp, \tuning_word[29]~feeder , tuning_word[29]~feeder, DDS_selector, 1
instance = comp, \phase_inc[29]~input , phase_inc[29]~input, DDS_selector, 1
instance = comp, \tuning_word[29] , tuning_word[29], DDS_selector, 1
instance = comp, \waveform|Add0~37 , waveform|Add0~37, DDS_selector, 1
instance = comp, \waveform|phase_acc[29] , waveform|phase_acc[29], DDS_selector, 1
instance = comp, \fsk_phase_inc[30]~input , fsk_phase_inc[30]~input, DDS_selector, 1
instance = comp, \tuning_word[30]~feeder , tuning_word[30]~feeder, DDS_selector, 1
instance = comp, \phase_inc[30]~input , phase_inc[30]~input, DDS_selector, 1
instance = comp, \tuning_word[30] , tuning_word[30], DDS_selector, 1
instance = comp, \waveform|Add0~41 , waveform|Add0~41, DDS_selector, 1
instance = comp, \waveform|phase_acc[30] , waveform|phase_acc[30], DDS_selector, 1
instance = comp, \fsk_phase_inc[31]~input , fsk_phase_inc[31]~input, DDS_selector, 1
instance = comp, \tuning_word[31]~feeder , tuning_word[31]~feeder, DDS_selector, 1
instance = comp, \phase_inc[31]~input , phase_inc[31]~input, DDS_selector, 1
instance = comp, \tuning_word[31] , tuning_word[31], DDS_selector, 1
instance = comp, \waveform|Add0~45 , waveform|Add0~45, DDS_selector, 1
instance = comp, \waveform|phase_acc[31] , waveform|phase_acc[31], DDS_selector, 1
instance = comp, \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a22 , waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a22, DDS_selector, 1
instance = comp, \sig_sel[1]~input , sig_sel[1]~input, DDS_selector, 1
instance = comp, \sig_sel[0]~input , sig_sel[0]~input, DDS_selector, 1
instance = comp, \waveform|lut_addr_reg[0] , waveform|lut_addr_reg[0], DDS_selector, 1
instance = comp, \waveform|lut_addr_reg[11]~feeder , waveform|lut_addr_reg[11]~feeder, DDS_selector, 1
instance = comp, \waveform|lut_addr_reg[11] , waveform|lut_addr_reg[11], DDS_selector, 1
instance = comp, \Selector11~0 , Selector11~0, DDS_selector, 1
instance = comp, \sig_sel[4]~input , sig_sel[4]~input, DDS_selector, 1
instance = comp, \sig_sel[7]~input , sig_sel[7]~input, DDS_selector, 1
instance = comp, \sig_sel[3]~input , sig_sel[3]~input, DDS_selector, 1
instance = comp, \sig_sel[5]~input , sig_sel[5]~input, DDS_selector, 1
instance = comp, \sig_sel[6]~input , sig_sel[6]~input, DDS_selector, 1
instance = comp, \sig_sel[2]~input , sig_sel[2]~input, DDS_selector, 1
instance = comp, \sig_out[1]~0 , sig_out[1]~0, DDS_selector, 1
instance = comp, \sig_out[0]~reg0 , sig_out[0]~reg0, DDS_selector, 1
instance = comp, \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a0 , waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a0, DDS_selector, 1
instance = comp, \waveform|lut_addr_reg[1]~feeder , waveform|lut_addr_reg[1]~feeder, DDS_selector, 1
instance = comp, \waveform|lut_addr_reg[1] , waveform|lut_addr_reg[1], DDS_selector, 1
instance = comp, \Selector10~0 , Selector10~0, DDS_selector, 1
instance = comp, \sig_out[1]~reg0 , sig_out[1]~reg0, DDS_selector, 1
instance = comp, \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a1 , waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a1, DDS_selector, 1
instance = comp, \waveform|lut_addr_reg[2]~feeder , waveform|lut_addr_reg[2]~feeder, DDS_selector, 1
instance = comp, \waveform|lut_addr_reg[2] , waveform|lut_addr_reg[2], DDS_selector, 1
instance = comp, \Selector9~0 , Selector9~0, DDS_selector, 1
instance = comp, \sig_out[2]~reg0 , sig_out[2]~reg0, DDS_selector, 1
instance = comp, \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a2 , waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a2, DDS_selector, 1
instance = comp, \waveform|lut_addr_reg[3] , waveform|lut_addr_reg[3], DDS_selector, 1
instance = comp, \Selector8~0 , Selector8~0, DDS_selector, 1
instance = comp, \sig_out[3]~reg0 , sig_out[3]~reg0, DDS_selector, 1
instance = comp, \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a3 , waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a3, DDS_selector, 1
instance = comp, \waveform|lut_addr_reg[4]~feeder , waveform|lut_addr_reg[4]~feeder, DDS_selector, 1
instance = comp, \waveform|lut_addr_reg[4] , waveform|lut_addr_reg[4], DDS_selector, 1
instance = comp, \Selector7~0 , Selector7~0, DDS_selector, 1
instance = comp, \sig_out[4]~reg0 , sig_out[4]~reg0, DDS_selector, 1
instance = comp, \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a4 , waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a4, DDS_selector, 1
instance = comp, \waveform|lut_addr_reg[5] , waveform|lut_addr_reg[5], DDS_selector, 1
instance = comp, \Selector6~0 , Selector6~0, DDS_selector, 1
instance = comp, \sig_out[5]~reg0 , sig_out[5]~reg0, DDS_selector, 1
instance = comp, \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a5 , waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a5, DDS_selector, 1
instance = comp, \waveform|lut_addr_reg[6]~feeder , waveform|lut_addr_reg[6]~feeder, DDS_selector, 1
instance = comp, \waveform|lut_addr_reg[6] , waveform|lut_addr_reg[6], DDS_selector, 1
instance = comp, \Selector5~0 , Selector5~0, DDS_selector, 1
instance = comp, \sig_out[6]~reg0 , sig_out[6]~reg0, DDS_selector, 1
instance = comp, \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a6 , waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a6, DDS_selector, 1
instance = comp, \waveform|lut_addr_reg[7] , waveform|lut_addr_reg[7], DDS_selector, 1
instance = comp, \Selector4~0 , Selector4~0, DDS_selector, 1
instance = comp, \sig_out[7]~reg0 , sig_out[7]~reg0, DDS_selector, 1
instance = comp, \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a7 , waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a7, DDS_selector, 1
instance = comp, \waveform|lut_addr_reg[8] , waveform|lut_addr_reg[8], DDS_selector, 1
instance = comp, \Selector3~0 , Selector3~0, DDS_selector, 1
instance = comp, \sig_out[8]~reg0 , sig_out[8]~reg0, DDS_selector, 1
instance = comp, \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a8 , waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a8, DDS_selector, 1
instance = comp, \waveform|lut_addr_reg[9] , waveform|lut_addr_reg[9], DDS_selector, 1
instance = comp, \Selector2~0 , Selector2~0, DDS_selector, 1
instance = comp, \sig_out[9]~reg0 , sig_out[9]~reg0, DDS_selector, 1
instance = comp, \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a9 , waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a9, DDS_selector, 1
instance = comp, \waveform|lut_addr_reg[10] , waveform|lut_addr_reg[10], DDS_selector, 1
instance = comp, \Selector1~0 , Selector1~0, DDS_selector, 1
instance = comp, \sig_out[10]~reg0 , sig_out[10]~reg0, DDS_selector, 1
instance = comp, \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a10 , waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a10, DDS_selector, 1
instance = comp, \Selector0~0 , Selector0~0, DDS_selector, 1
instance = comp, \sig_out[11]~reg0 , sig_out[11]~reg0, DDS_selector, 1
instance = comp, \lfsr~input , lfsr~input, DDS_selector, 1
instance = comp, \Add0~1 , Add0~1, DDS_selector, 1
instance = comp, \mod_sel[1]~input , mod_sel[1]~input, DDS_selector, 1
instance = comp, \mod_out[2]~0 , mod_out[2]~0, DDS_selector, 1
instance = comp, \mod_out[0]~reg0 , mod_out[0]~reg0, DDS_selector, 1
instance = comp, \Add0~5 , Add0~5, DDS_selector, 1
instance = comp, \mod_out[1]~reg0 , mod_out[1]~reg0, DDS_selector, 1
instance = comp, \Add0~9 , Add0~9, DDS_selector, 1
instance = comp, \mod_out[2]~reg0 , mod_out[2]~reg0, DDS_selector, 1
instance = comp, \Add0~13 , Add0~13, DDS_selector, 1
instance = comp, \mod_out[3]~reg0 , mod_out[3]~reg0, DDS_selector, 1
instance = comp, \Add0~17 , Add0~17, DDS_selector, 1
instance = comp, \mod_out[4]~reg0 , mod_out[4]~reg0, DDS_selector, 1
instance = comp, \Add0~21 , Add0~21, DDS_selector, 1
instance = comp, \mod_out[5]~reg0 , mod_out[5]~reg0, DDS_selector, 1
instance = comp, \Add0~25 , Add0~25, DDS_selector, 1
instance = comp, \mod_out[6]~reg0 , mod_out[6]~reg0, DDS_selector, 1
instance = comp, \Add0~29 , Add0~29, DDS_selector, 1
instance = comp, \mod_out[7]~reg0 , mod_out[7]~reg0, DDS_selector, 1
instance = comp, \Add0~33 , Add0~33, DDS_selector, 1
instance = comp, \mod_out[8]~reg0 , mod_out[8]~reg0, DDS_selector, 1
instance = comp, \Add0~37 , Add0~37, DDS_selector, 1
instance = comp, \mod_out[9]~reg0 , mod_out[9]~reg0, DDS_selector, 1
instance = comp, \Add0~41 , Add0~41, DDS_selector, 1
instance = comp, \mod_out[10]~reg0 , mod_out[10]~reg0, DDS_selector, 1
instance = comp, \Add0~45 , Add0~45, DDS_selector, 1
instance = comp, \Mux0~0 , Mux0~0, DDS_selector, 1
instance = comp, \mod_out[11]~reg0 , mod_out[11]~reg0, DDS_selector, 1
instance = comp, \~QUARTUS_CREATED_GND~I , ~QUARTUS_CREATED_GND~I, DDS_selector, 1
