"CLKIN4DDR = 2 * %d / %d * %lu / %d = %lu\n"	,	L_33
CONFIG_OMAP2_DSS_COLLECT_IRQ_STATS	,	F_266
functions	,	V_302
status_reg	,	V_137
reqdata	,	V_414
"dsi pll source = %s\n"	,	L_48
MIPI_DSI_RX_ACKNOWLEDGE_AND_ERROR_REPORT	,	V_382
framedone_data	,	V_491
"Could not find suitable clock settings.\n"	,	L_26
ddr2ns	,	F_138
dsi_packet_sent_handler_data	,	V_369
dsi_display_uninit_dispc	,	F_232
dsi_vc_generic_write_0	,	F_180
dsi_vc_generic_write_2	,	F_183
dsi_vc_generic_write_1	,	F_182
"Failed to set dsi_vc_enable to %d\n"	,	L_88
size	,	V_368
isr_table	,	V_122
pll_locked	,	V_151
IRQ_NONE	,	V_128
dsi_register_isr_vc	,	F_64
"dsi_display_enable\n"	,	L_172
"Failed to set dsi_if_enable to %d\n"	,	L_18
debug_irq	,	V_111
file_operations	,	V_269
mask_p	,	V_338
MIPI_DSI_DCS_READ	,	V_413
word_count	,	V_477
ddr_clk	,	V_328
mask_n	,	V_339
cache_cinfo	,	V_214
tclk_zero	,	V_336
dsi_unregister_isr	,	F_63
vdds_dsi_enabled	,	V_250
a	,	V_217
dsi_vc_config_source	,	F_161
clkin	,	V_194
b	,	V_218
e	,	V_147
f	,	V_223
dsi_runtime_resume	,	F_285
h	,	V_482
i	,	V_101
irq	,	V_125
dsi_set_stop_state_counter	,	F_196
MIPI_DSI_GENERIC_READ_REQUEST_1_PARAM	,	V_417
l	,	V_153
CS	,	V_69
p	,	V_341
r	,	V_146
s	,	V_257
t	,	V_25
dss_mgr_disable	,	F_207
dsi_create_debugfs_files_irq	,	F_121
v	,	V_367
w	,	V_423
x	,	T_4
DSI_TX_FIFO_VC_SIZE	,	V_281
vp_hsync_pol	,	V_443
dsi_configure_dispc_clocks	,	F_235
omapdss_dsi_enable_te	,	F_249
setup_time	,	V_38
use_sys_clk	,	V_193
DSI_COMPLEXIO_IRQ_STATUS	,	V_130
isr	,	V_118
dss_clk	,	V_169
dev_dbg	,	F_278
highfreq	,	V_195
"Virtual Channel not allocated to display %s\n"	,	L_181
packet_len	,	V_488
x16	,	V_429
"OMAP DSI rev %d.%d\n"	,	L_191
"illegal lane config"	,	L_170
dsi_enable_scp_clk	,	F_90
polarity	,	V_322
dsi_pll_set_clock_div	,	F_99
add	,	V_366
data2_lane	,	V_310
rev	,	V_534
dss_mgr_enable	,	F_205
vp_data	,	V_370
dsi_get_pll_hsdiv_dsi_rate	,	F_84
OMAP_DSS_DSI_CMD_MODE	,	V_499
DSI_PLL_POWER_ON_ALL	,	V_181
regm_dsi_start	,	V_230
DSI_CLK_TIMING	,	V_280
spin_unlock_irqrestore	,	F_58
dsi_lane_function	,	V_301
"pclkfree"	,	L_32
debug_fops	,	V_270
init_timer	,	F_270
isr_array_size	,	V_116
"HS busy when enabling ULPS\n"	,	L_146
MIPI_DSI_RX_DCS_LONG_READ_RESPONSE	,	V_385
"\tDCS long response, len %d\n"	,	L_114
"dsi1_irqs"	,	L_66
DECLARE_COMPLETION_ONSTACK	,	F_153
dsi_clock_info	,	V_183
dsi_cio_disable_lane_override	,	F_141
dss_dsi_content_type	,	V_398
ERRSYNCESC1	,	V_78
"CIO PWR clock domain not coming out of reset.\n"	,	L_81
ERRSYNCESC2	,	V_79
dsi2_dump_irqs	,	F_120
ERRSYNCESC3	,	V_80
VERBOSE_IRQ	,	F_34
"dsi_vc_write_common(ch %d, cmd 0x%02x, len %d) failed\n"	,	L_127
sys_clk	,	V_150
timings	,	V_438
lp_clk_div	,	V_171
pck	,	V_220
dss_select_dispc_clk_source	,	F_239
regn_start	,	V_224
DISPC_IRQ_FRAMEDONE2	,	V_504
dsi1_dump_regs	,	F_130
hbp_blanking_mode	,	V_452
spin_unlock	,	F_41
"%s (%s) not active\n"	,	L_182
"can't get IORESOURCE_MEM DSI\n"	,	L_187
req_pck	,	V_201
DSI_FIFO_SIZE_32	,	V_455
dsi_data	,	V_1
"DSI CIO error, cio irqstatus %x\n"	,	L_9
data_type	,	V_390
max_dss_fck	,	V_211
"\t\tSoT Sync Error\n"	,	L_96
dsi_proto_config	,	F_201
dsi_vc_source	,	V_379
FEAT_PARAM_DSIPLL_FINT	,	V_527
err_get_dss	,	V_548
ths_eot	,	V_464
channel	,	V_67
"%u bytes, %u kbytes/sec\n"	,	L_2
cache_clk_freq	,	V_222
dss_runtime_put	,	F_284
_dsi_initialize_irq	,	F_56
"VC(%d) busy when trying to configure it!\n"	,	L_90
"-- CIO interrupts --\n"	,	L_65
vp_hsync_end	,	V_449
clk_put	,	F_260
tclk_trail	,	V_335
DSI_LANE_UNUSED	,	V_320
omap_dss_device	,	V_5
debug_write	,	V_386
clk	,	V_529
regulator_disable	,	F_111
dss_feat_get_param_max	,	F_97
omap_dispc_unregister_isr	,	F_233
IRQ_HANDLED	,	V_134
dss_get_dispc_clk_source	,	F_114
clocks	,	V_173
ECC_NO_CORR	,	V_75
driver	,	V_497
"-- DSI%d interrupts --\n"	,	L_63
dsi_vc_flush_long_data	,	F_164
OMAP_DSS_DSI_FMT_RGB565	,	V_34
enable_hsclk	,	V_244
"cannot lock PLL\n"	,	L_39
dsi_calc_clock_param_ranges	,	F_256
dsi_vc_dcs_write_nosync	,	F_174
vc_id	,	V_394
"can't get sys_clk\n"	,	L_186
wait	,	V_24
errors_lock	,	V_109
ddr_clk_post	,	V_461
vsa	,	V_469
DSI_TX_FIFO_VC_EMPTINESS	,	V_286
DSI_RX_FIFO_VC_SIZE	,	V_282
dsi_calc_clock_rates	,	F_94
vsw	,	V_501
regm_dispc_start	,	V_228
"dsi_vc_send_long, %d bytes\n"	,	L_120
dss_select_lcd_clk_source	,	F_241
err	,	V_243
dss_feat_get_reg_field	,	F_103
" failed\n"	,	L_130
"LP_RX_TO %lu ticks (%#x%s%s) = %lu ns\n"	,	L_149
"tclk_prepare %u (%uns)\n"	,	L_76
ndl	,	V_465
LDO_POWER_GOOD	,	V_65
dsi_vc_send_null	,	F_163
omap_dsi_isr_t	,	T_6
dsi_handle_irq_errors	,	F_42
vcstatus	,	V_99
phy	,	V_8
best_dispc	,	V_207
MIPI_DSI_GENERIC_READ_REQUEST_2_PARAM	,	V_418
"\t\tDSI Protocol Violation\n"	,	L_110
ciostatus	,	V_100
data1_lane	,	V_309
err_cio_pwr	,	V_351
dsi_dump_dsidev_regs	,	F_123
dsi_cio_timings	,	F_139
DSI_CTRL	,	V_161
num_lanes_used	,	V_323
"\tunknown datatype 0x%02x\n"	,	L_115
function	,	V_319
dsi_fclk	,	V_170
PLL_UNLOCK	,	V_57
"OMAP2_DSS_MIN_FCK_PER_PCK setting. Turning "	,	L_23
dsi_clk_src	,	V_260
dsi_handle_isrs	,	F_45
dss_has_feature	,	F_80
"regm_dispc = %d, %s (%s) = %lu\n"	,	L_36
dispc_mgr_enable_fifohandcheck	,	F_228
lane_number	,	V_326
mod_timer	,	F_212
DSI_VC_SOURCE_VP	,	V_376
"TX_STOP bit not going down\n"	,	L_84
"dsi_vc_generic_read_2(ch %d) failed\n"	,	L_145
"DSI resets: "	,	L_13
devm_kzalloc	,	F_263
"request_irq failed\n"	,	L_190
dsi_fclk_src	,	V_510
sema_init	,	F_268
dsi_pix_fmt	,	V_435
old_mask	,	V_138
board_data	,	V_540
MIPI_DSI_PACKED_PIXEL_STREAM_16	,	V_481
dsi_get_pll_hsdiv_dispc_rate	,	F_83
MIPI_DSI_PACKED_PIXEL_STREAM_18	,	V_480
dsi_vc_read_rx_fifo	,	F_186
dsi_dump_clocks	,	F_116
DSSERR	,	F_43
dsi_pll_power_state	,	V_177
DSI_IRQENABLE	,	V_139
regm_dispc_end	,	V_229
ths_exit	,	V_333
omap_dsi_update	,	F_222
"DSI VC(%d) error, vc irqstatus %x\n"	,	L_8
"\t\tInvalid Transmission Length\n"	,	L_108
"PLL init done\n"	,	L_45
dsi_mem	,	V_536
err_get_dsi	,	V_516
MIPI_DSI_PACKED_PIXEL_STREAM_24	,	V_478
IS_ERR	,	F_107
devm_request_irq	,	F_275
update_bytes	,	V_45
offsets_new	,	V_345
MIPI_DSI_RX_DCS_SHORT_READ_RESPONSE_1BYTE	,	V_383
omapdss_dsi_vc_enable_hs	,	F_162
spin_lock_init	,	F_265
DIV_ROUND_UP	,	F_203
" x4"	,	L_150
dsi_vc_dcs_write_0	,	F_179
dsi_vc_dcs_write_1	,	F_181
DSI_VC_IRQENABLE	,	F_54
ULPSACTIVENOT_ALL0	,	V_96
len	,	V_391
ULPSACTIVENOT_ALL1	,	V_97
stats	,	V_265
lanes	,	V_297
dsi_vc_generic_read_2	,	F_191
dsi_vc_generic_read_0	,	F_189
DSI_CIO_IRQ_ULPSACTIVENOT_ALL0	,	V_425
state	,	V_178
dsi_vc_generic_read_1	,	F_190
"cannot lock PLL when enabling clocks\n"	,	L_12
ths_prepare_ths_zero	,	V_331
dsi_display_uninit_dsi	,	F_242
dsi_pll_power	,	F_92
"dss_sys_clk"	,	L_31
DSI_REVISION	,	V_272
DSI_SYSSTATUS	,	V_274
"\t\tEoT Sync Error\n"	,	L_97
perf_setup_time	,	V_35
tclk_post	,	V_458
wait_for_completion_timeout	,	F_154
"\tsending remainder bytes %d\n"	,	L_123
BTA	,	V_74
"DSI_PLL_HSDIV_DISPC (%s)\t%-16luregm_dispc %u\t(%s)\n"	,	L_51
"the constraint off.\n"	,	L_24
free_idx	,	V_143
lptxscp_start	,	V_340
GFP_KERNEL	,	V_537
dsi_wait_pll_hsdiv_dispc_active	,	F_254
cur	,	V_205
STATEULPS3	,	V_89
mutex_init	,	F_267
STATEULPS2	,	V_88
STATEULPS1	,	V_87
debug_read	,	V_387
mutex_unlock	,	F_246
found	,	V_221
"DSI IRQ: 0x%x: "	,	L_3
dsi_sync_vc	,	F_157
BUG	,	F_25
"Failed to complete previous frame transfer\n"	,	L_85
arg	,	V_119
"\t%s short response, 1 byte: %02x\n"	,	L_135
dss_get_dsi_clk_source	,	F_87
DSI_COMPLEXIO_POWER_ULPS	,	V_426
"clkin (%s) rate %ld, highfreq %d\n"	,	L_30
bitnum	,	V_21
OMAP_DSS_DSI_VIDEO_MODE	,	V_356
"Error while sending BTA: %x\n"	,	L_119
dsi_init_display	,	F_250
omapdss_dsi_display_disable	,	F_248
"LP busy when enabling ULPS\n"	,	L_147
seq_file	,	V_256
omap_dispc_register_isr	,	F_226
regm	,	V_187
dsi_get_dsidev_from_dssdev	,	F_3
regn	,	V_185
regn_end	,	V_225
del_timer	,	F_50
"can't get fck\n"	,	L_184
num_line_buffers	,	V_433
dsi1_dump_irqs	,	F_119
mutex_lock	,	F_244
dsi_if_enable	,	F_81
"dsi_vc_enable_hs(%d, %d)\n"	,	L_92
"RX fifo empty when trying to read.\n"	,	L_133
tlpx_half	,	V_334
DSS_DSI_CONTENT_DCS	,	V_399
tclk_pre	,	V_457
dsi_collect_irq_stats	,	F_38
dsi2_dump_regs	,	F_131
bytespp	,	V_483
bytespl	,	V_484
dsi_packet_sent_handler_vp	,	F_151
line_buf_size	,	V_436
source	,	V_375
OMAP_DSS_CLK_SRC_DSI2_PLL_HSDIV_DISPC	,	V_261
"dsi_vc_generic_send_read_request(ch %d, reqlen %d)"	,	L_132
bytespf	,	V_485
"%d\n"	,	L_71
__cancel_delayed_work	,	F_219
"tlpx_half %u (%uns), tclk_trail %u (%uns), "	,	L_74
"dsi_vc_dcs_send_read_request(ch%d, dcs_cmd %x)\n"	,	L_128
DSI_TIMING2	,	V_276
DSI_TIMING1	,	V_275
"out of reset\n"	,	L_78
x_res	,	V_439
platform_get_irq	,	F_274
OMAP_DSS_DSI_FMT_RGB666_PACKED	,	V_33
trans_time	,	V_39
DSI_VC_IRQ_BTA	,	V_388
clk_get_rate	,	F_88
DSI_COMPLEXIO_IRQ_ENABLE	,	V_141
DSI_VC_CTRL	,	F_125
ETIMEDOUT	,	V_494
FEAT_PARAM_DSIPLL_REGN	,	V_523
dispc	,	V_507
"- DSI%d PLL -\n"	,	L_47
dsi_vc_write_long_payload	,	F_170
FEAT_PARAM_DSIPLL_REGM	,	V_524
hbp	,	V_468
name	,	V_37
omap_dsi_set_vc_id	,	F_252
LP_RX_TIMEOUT	,	V_61
HS_TX_TIMEOUT	,	V_60
isr_table_cio	,	V_124
"\t\t(reserved7)\n"	,	L_102
vsync_pol	,	V_444
"DISPC"	,	L_163
ktime_to_us	,	F_31
caps	,	V_519
"on"	,	L_53
vp_vsync_pol	,	V_445
dsi_write_reg	,	F_6
dsi_bus_lock	,	F_10
dsi_vm_data	,	V_357
DSI_CATCH_MISSING_TE	,	F_49
clk_pol	,	V_313
get_resolution	,	V_498
ERRCONTENTIONLP0_2	,	V_92
ERRCONTENTIONLP0_1	,	V_90
ERRESC3	,	V_83
ERRESC2	,	V_82
ERRCONTENTIONLP0_3	,	V_94
"TA_TO %lu ticks (%#x%s%s) = %lu ns\n"	,	L_153
omap_dsihw_probe	,	F_262
ERRESC1	,	V_81
FEAT_PARAM_DSIPLL_REGM_DSI	,	V_526
DSI_PLL_STATUS	,	V_152
dsi_cio_power	,	F_133
vdds_dsi	,	V_249
"Failed to set dispc clocks\n"	,	L_169
"dsi2_irqs"	,	L_67
"\tACK with ERROR (%#x):\n"	,	L_94
start	,	V_544
_omap_dsi_configure_irqs	,	F_51
"DSI VC(%d) IRQ 0x%x: "	,	L_5
"ERROR FIFO FULL, aborting transfer\n"	,	L_125
DSI_IRQ_COMPLEXIO_ERR	,	V_129
dsi_completion_handler	,	F_15
"dsi_display_enable FAILED\n"	,	L_175
DSI_IRQ_CHANNEL_MASK	,	V_48
cur_dispc	,	V_219
regulator_enable	,	F_109
DSI_COMPLEXIO_POWER_OFF	,	V_359
regm_end	,	V_227
pm_runtime_put_sync	,	F_74
dsi_get_line_buf_size	,	F_134
enable_reg	,	V_136
PLL_RECALL	,	V_58
regm_start	,	V_226
"dsi_vc_read_rx_fifo(ch %d type %s) failed\n"	,	L_141
"rx fifo not empty when sending BTA, dumping data:\n"	,	L_117
"HBP: %d, HFP: %d, HSA: %d, TL: %d TXBYTECLKHS\n"	,	L_159
default_mask	,	V_135
pck_div	,	V_508
WAKEUP	,	V_54
update_channel	,	V_371
MIPI_DSI_GENERIC_SHORT_WRITE_2_PARAM	,	V_404
SYNC_LOST	,	V_64
buswidth	,	V_454
VC0	,	V_50
VC2	,	V_52
VC1	,	V_51
vc_irqs	,	V_106
VC3	,	V_53
clk_enable	,	F_76
dsi_disable_video_output	,	F_206
dcs_cmd	,	V_408
dsi_get_dsidrv_data	,	F_1
hfp	,	V_467
hfp_blanking_mode	,	V_451
dsi_bus_is_locked	,	F_14
DSI_LANE_CLK	,	V_303
"\t\tECC Error, multi-bit (not corrected)\n"	,	L_104
err3	,	V_512
err2	,	V_389
err1	,	V_252
err0	,	V_251
lcd_clk_src	,	V_511
flags	,	V_142
dsi_get_txbyteclkhs	,	F_85
dispc_find_clk_divs	,	F_98
dsi_call_isrs	,	F_44
"Failed to calc dispc clocks\n"	,	L_168
fck	,	V_430
dsi_cio_init	,	F_144
pm_runtime_disable	,	F_279
vp_vsync_end	,	V_447
dsi_vc_send_short	,	F_172
dsi_runtime_get	,	F_69
dsi_register_isr_cio	,	F_66
MIPI_DSI_RX_GENERIC_SHORT_READ_RESPONSE_1BYTE	,	V_420
DSI_VC_IRQ_PACKET_SENT	,	V_68
dispc_mgr_set_clock_div	,	F_237
"dsi fclk source = %s (%s)\n"	,	L_56
"\n"	,	L_4
"DSI(%s): %u us + %u us = %u us (%uHz), "	,	L_1
omap_dsihw_driver	,	V_550
DSI_DSIPHY_CFG10	,	V_342
scp_clk_refcount	,	V_176
num	,	V_321
DISPC_IRQ_FRAMEDONE	,	V_503
lck_div	,	V_506
dispc_runtime_put	,	F_283
ktime_t	,	T_2
dsi_irqs	,	V_105
OMAP_DSS_CLK_SRC_FCK	,	V_168
te_enabled	,	V_373
MIPI_DSI_RX_DCS_SHORT_READ_RESPONSE_2BYTE	,	V_384
cio_irqs	,	V_107
dsi_create_debugfs_files_reg	,	F_132
num_lanes	,	V_300
" x16"	,	L_152
"can't ioremap DSI\n"	,	L_188
"dsi_vc_dcs_send_read_request(ch %d, cmd 0x%02x)"	,	L_129
"dsi_if_enable(%d)\n"	,	L_17
DSSDBG	,	F_70
dsi_pll_calc_clock_div_pck	,	F_96
"\tDCS short response, 1 byte: %#x\n"	,	L_112
MIPI_DSI_GENERIC_SHORT_WRITE_1_PARAM	,	V_402
FEAT_DSI_VC_OCP_WIDTH	,	V_378
omap_dsihw_remove	,	F_280
schedule_hrtimeout	,	F_23
FIFO_TX_OVF	,	V_72
REG_FLD_MOD	,	F_82
"Failed to complete previous l4 transfer\n"	,	L_86
dsi_isr_data	,	V_114
isr_data	,	V_117
dsi_update_screen_dispc	,	F_208
"DSI Fint %ld\n"	,	L_29
OMAP_DSS_DISPLAY_CAP_MANUAL_UPDATE	,	V_520
dsi_config_vp_sync_events	,	F_199
"\t\tHS Receive Timeout Error\n"	,	L_100
trans_us	,	V_42
MIPI_DSI_GENERIC_SHORT_WRITE_0_PARAM	,	V_400
regm_dsi_max	,	V_192
DSI_VC_LONG_PACKET_HEADER	,	F_127
"%d"	,	L_89
_dsi_register_isr	,	F_59
DSI_VC_SHORT_PACKET_HEADER	,	F_129
IORESOURCE_MEM	,	V_543
isr_tables_copy	,	V_133
pm_runtime_enable	,	F_277
dispc_enable_sidle	,	F_215
ns2ddr	,	F_137
dsi_pll_init	,	F_105
devm_ioremap	,	F_272
ECC_CORR	,	V_70
WARN_ON	,	F_72
irq_stats_lock	,	V_102
TA_TIMEOUT	,	V_66
cache_req_pck	,	V_213
tclk_prepare	,	V_337
dsi_get_pixel_size	,	F_24
dispc_calc_clock_rates	,	F_236
dsi_enable_video_output	,	F_204
ddr	,	V_329
dsi_vc_send_bta	,	F_167
ktime_sub	,	F_30
dsi_vc_set_max_rx_packet_size	,	F_192
"failed to set complexio power state to "	,	L_70
_omap_dsi_set_irqs_cio	,	F_55
PLL_LOCK	,	V_56
omap_dsi_request_vc	,	F_251
"DSI_FCLK\t%lu\n"	,	L_57
dispc_disable_sidle	,	F_209
dss_debug	,	V_157
err_runtime_get	,	V_546
dsi_register_isr	,	F_62
disable_pads	,	V_360
b0	,	V_154
b1	,	V_155
b2	,	V_156
data1_pol	,	V_314
b3	,	V_395
b4	,	V_396
dev	,	V_4
dsi_module	,	V_167
time_before	,	F_20
total_bytes	,	V_40
print_irq_status	,	F_33
omap_dss_stop_device	,	F_247
omap_dsi_release_vc	,	F_253
"enter_hs_mode_lat %u, exit_hs_mode_lat %u\n"	,	L_158
dsi_packet_sent_handler_l4	,	F_155
ARRAY_SIZE	,	F_46
MIPI_DSI_SET_MAXIMUM_RETURN_PACKET_SIZE	,	V_424
"platform_get_irq failed\n"	,	L_189
"DSI init\n"	,	L_177
EIO	,	V_162
FEAT_PARAM_DSIPLL_LPDIV	,	V_528
"dsi_pll_calc\n"	,	L_25
total_us	,	V_43
dsi_init_platform_driver	,	F_288
"manual ulps exit\n"	,	L_80
""	,	L_151
_omap_dsi_set_irqs_vc	,	F_53
"LP_CLK\t\t%lu\n"	,	L_60
dispc_runtime_get	,	F_287
EBUSY	,	V_145
FIFO_TX_UDF	,	V_76
MIPI_DSI_PIXEL_STREAM_3BYTE_18	,	V_479
err_cio_pwr_dom	,	V_352
panel	,	V_354
__raw_readl	,	F_9
completion	,	V_20
_dsi_unregister_isr	,	F_61
"can't get VDDS_DSI regulator\n"	,	L_43
dsi_parse_lane_config	,	F_135
disconnect_lanes	,	V_255
dsi_irq_stats	,	V_264
print_irq_status_cio	,	F_37
dsi_pll_uninit	,	F_112
vsync_end	,	V_446
jiffies	,	V_26
current_cinfo	,	V_163
dsi_wait_pll_hsdiv_dsi_active	,	F_255
"vc(%d) busy when trying to config for VP\n"	,	L_91
platform_device	,	V_2
"\t\tFalse Control Error\n"	,	L_101
dss_plat_data	,	V_531
ktime_get	,	F_27
dh	,	V_496
data2_pol	,	V_315
fmt	,	V_30
down	,	F_11
ths_prepare	,	V_330
"DSI clock info found from cache\n"	,	L_21
dt	,	V_381
OMAP_DSS_CLK_SRC_DSI_PLL_HSDIV_DSI	,	V_233
dw	,	V_495
dsi_bus_unlock	,	F_12
in_interrupt	,	F_158
set_current_state	,	F_22
DUMPREG	,	F_124
bus_lock	,	V_16
num_lanes_supported	,	V_318
t_he	,	V_474
framedone_callback	,	V_490
irqstatus	,	V_98
dsi_cio_wait_tx_clk_esc_reset	,	F_142
"CIO (%d) "	,	L_15
dsi_read_reg	,	F_8
count	,	V_17
FEAT_DSI_PLL_FREQSEL	,	V_240
"Illegal FIFO configuration\n"	,	L_83
dsi_reg	,	V_12
RESYNC	,	V_55
dsi_sync_vc_vp	,	F_152
"dsi pll go bit not going down.\n"	,	L_38
dsi_vc_dcs_send_read_request	,	F_184
hsa	,	V_466
regm_dispc	,	V_189
_dsi_print_reset_status	,	F_78
platform_get_resource	,	F_271
dsi_perf_mark_start	,	F_28
omap_dsi_irq_handler	,	F_47
pwstate	,	V_246
work_struct	,	V_492
"PLL (%d) "	,	L_14
"failed to start device\n"	,	L_174
"GENERIC"	,	L_136
DSI_VC_IRQSTATUS	,	F_48
DSI_PLL_POWER_OFF	,	V_254
print_irq_status_vc	,	F_36
hsw	,	V_500
timeout	,	V_23
dsi_enable_pll_clock	,	F_75
"dsi_vc_send_short(ch%d, dt %#x, b1 %#x, b2 %#x)\n"	,	L_124
DSI_PLL_GO	,	V_242
dsi_vc_dcs_write	,	F_177
omap_video_timings	,	V_437
enter_ulps	,	V_513
ths_trail	,	V_332
"- DSI%d -\n"	,	L_55
retry	,	V_216
"dsi_vc_generic_read_0(ch %d) failed\n"	,	L_143
MIPI_DSI_RX_GENERIC_SHORT_READ_RESPONSE_2BYTE	,	V_421
CONFIG_OMAP2_DSS_FAKE_VSYNC	,	F_220
ticks	,	V_427
"Fint\t\t%-16luregn %u\n"	,	L_49
dsi_pll_hsdiv_dispc_clk	,	V_164
"Data rate on 1 DSI lane %ld Mbps\n"	,	L_34
dsi_enter_ulps	,	F_193
MIPI_DSI_RX_GENERIC_LONG_READ_RESPONSE	,	V_422
dsi_cio_enable_lane_override	,	F_140
omapdss_dsi_display_enable	,	F_243
FEAT_PARAM_DSIPLL_REGM_DISPC	,	V_525
reqlen	,	V_415
clk_disable	,	F_77
dispc_mgr_set_tft_data_lines	,	F_231
"dsi_update_screen_dispc(%dx%d)\n"	,	L_161
ENOMEM	,	V_538
dev_get_drvdata	,	F_2
"PLL uninit done\n"	,	L_46
DSI_SYSCONFIG	,	V_273
"DDR_CLK\t\t%lu\n"	,	L_58
bit	,	V_372
y_res	,	V_476
err_scp_clk_dom	,	V_348
regm_dispc_max	,	V_190
"dsi_display_disable\n"	,	L_176
perf_start_time	,	V_36
lock	,	V_514
err_get_dispc	,	V_549
id	,	V_11
dsi_disable_scp_clk	,	F_91
total_ticks	,	V_431
ERRCONTROL1	,	V_84
PACKET_SENT	,	V_71
ERRCONTROL3	,	V_86
ERRCONTROL2	,	V_85
DSI_COMPLEXIO_CFG1	,	V_159
DSI_COMPLEXIO_CFG2	,	V_283
dss_feat_get_clk_source_name	,	F_102
ENOSPC	,	V_522
"\t\tEscape Mode Entry Command Error\n"	,	L_98
dsi_vc_generic_write_nosync	,	F_175
dsidev	,	V_3
"VBP: %d, VFP: %d, VSA: %d, VACT: %d lines\n"	,	L_160
FEAT_DSI_REVERSE_TXCLKESC	,	V_160
data3_pol	,	V_316
omap_display_platform_data	,	V_530
"\t\t(reserved14)\n"	,	L_109
"\t\tData type not recognized\n"	,	L_106
dsi_dump_dsidev_clocks	,	F_113
dsi_vc_initial_config	,	F_160
FEAT_REG_DSIPLL_REGM_DISPC	,	V_236
status	,	V_47
"trying again.\n"	,	L_28
OMAP_DSS_CLK_SRC_DSI_PLL_HSDIV_DISPC	,	V_232
lp_clk	,	V_172
"period %u ms\n"	,	L_61
"dsi_vc_dcs_read(ch %d, cmd 0x%02x) failed\n"	,	L_142
data4_lane	,	V_312
dispc_clock_info	,	V_203
DSI_VC_IRQ_ERROR_MASK	,	V_112
dispc_cinfo	,	V_204
dss_runtime_get	,	F_286
FEAT_PARAM_DSS_FCK	,	V_212
u16	,	T_7
err_start_dev	,	V_515
"HS_TX_TO %lu ticks (%#x%s%s) = %lu ns\n"	,	L_156
"Turning FCK/PCK constraint off and"	,	L_27
vp_de_pol	,	V_441
dsi_set_lane_config	,	F_136
regm_max	,	V_188
dsi_set_hs_tx_timeout	,	F_197
HRTIMER_MODE_REL	,	V_28
PIS	,	F_35
complete	,	F_16
DSI_COMPLEXIO_POWER_ON	,	V_350
dsi_vc_flush_receive_data	,	F_166
fint_max	,	V_198
hsync_end	,	V_448
"dsi_vc_enable channel %d, enable %d\n"	,	L_87
dsi_get_clocks	,	F_258
min_fck_per_pck	,	V_208
" x8"	,	L_154
dsi_vc_dcs_read	,	F_187
last_reset	,	V_266
pdev	,	V_148
enter_hs_mode_lat	,	V_462
u32	,	T_1
DSI_STOPCLK_TIMING	,	V_290
lpdiv_max	,	V_174
dsi_enable_pads	,	V_541
dsi_config_blanking_modes	,	F_200
"off"	,	L_52
enable_pads	,	V_347
dsi_cio_uninit	,	F_145
dsi_perf	,	V_44
"TxByteClkHS\t%lu\n"	,	L_59
"DSI error, irqstatus %x\n"	,	L_7
debugfs_dir	,	V_268
dsi_proto_timings	,	F_202
spin_lock_irqsave	,	F_57
regulator_put	,	F_281
data4_pol	,	V_317
"Framedone not received for 250ms!\n"	,	L_164
MIPI_DSI_NULL_PACKET	,	V_397
dsi	,	V_9
dsi_set_lp_clk_divisor	,	F_89
dispc_fclk_src	,	V_509
OMAP_DSS_DSI_FMT_RGB888	,	V_31
errors	,	V_110
"TE not received for 250ms!\n"	,	L_162
polarities	,	V_299
dsi_disable_pads	,	V_542
irq_count	,	V_104
KERN_INFO	,	V_46
ns	,	V_327
isr_table_vc	,	V_123
DSI_CLK_CTRL	,	V_175
dsi_get_dsidev_id	,	F_5
DSI_VC_LONG_PACKET_PAYLOAD	,	F_128
best	,	V_206
"failed to enable display: no manager\n"	,	L_173
dsi_vc_write_nosync_common	,	F_173
ok	,	V_346
DSI_PLL_POWER_ON_DIV	,	V_180
"CIO TXCLKESC%d domain not coming "	,	L_77
schedule_delayed_work	,	F_210
clk_get	,	F_259
regm_dsi	,	V_191
dev_name	,	F_276
bpp	,	V_434
dsi_isr_tables	,	V_120
fint	,	V_197
FEAT_REG_DSIPLL_REGN	,	V_234
FEAT_REG_DSIPLL_REGM	,	V_235
DEBUG	,	F_224
param1	,	V_411
param2	,	V_412
de_pol	,	V_440
container_of	,	F_217
offsets	,	V_324
isr_tables	,	V_121
"\t\tSoT Error\n"	,	L_95
callback	,	F_223
err_init_dispc	,	V_517
"cannot get VC for display %s"	,	L_178
OMAP_DSS_DSI_FMT_RGB666	,	V_32
err_tx_clk_esc_rst	,	V_353
OMAP_DSS_DISPLAY_CAP_TEAR_ELIM	,	V_521
is_tft	,	V_200
omap_dss_clk_source	,	V_258
in_use	,	V_343
platform_driver_unregister	,	F_291
DSI_VC_SOURCE_L4	,	V_377
dispc_mgr_pclk_rate	,	F_95
INIT_DELAYED_WORK_DEFERRABLE	,	F_269
exit_hs_mode_lat	,	V_463
omap_dss_dsi_pixel_format	,	V_29
DSI_PLL_POWER_ON_HSCLK	,	V_253
"sys_clk"	,	L_185
"Requested pixel clock not possible with the current "	,	L_22
module	,	V_10
"PLL OK\n"	,	L_171
dsi_get_lane_mask	,	F_143
setup_us	,	V_41
cinfo	,	V_184
dss_feat_get_param_min	,	F_257
"PLL not coming out of reset.\n"	,	L_44
device	,	V_547
"irqs %d\n"	,	L_62
regm_dsi_end	,	V_231
ACK_TRIGGER	,	V_63
DSI_PLL_CONFIGURATION2	,	V_241
MIPI_DSI_GENERIC_READ_REQUEST_0_PARAM	,	V_416
seq_printf	,	F_115
blanking_mode	,	V_450
dsi_runtime_suspend	,	F_282
MIPI_DSI_DCS_SHORT_WRITE	,	V_403
FEAT_DSI_PLL_PWR_BUG	,	V_179
DSI_CIO_IRQ_ERROR_MASK	,	V_113
DSI_PLL_CONFIGURATION1	,	V_239
framedone_timeout_work	,	V_489
dispc_clk_src	,	V_259
u8	,	T_3
manager	,	V_196
MAX_NUM_DSI	,	V_263
dsi_vc_write_common	,	F_176
dss_mgr_start_update	,	F_211
pm_runtime_get_sync	,	F_71
dsi_vc_send_long	,	F_171
"\t\tLP Transmit Sync Error\n"	,	L_99
buf	,	V_410
dsi_unregister_isr_cio	,	F_67
"CLKIN4DDR\t%-16luregm %u\n"	,	L_50
dsi_fclk_rate	,	F_86
"dsi_runtime_put\n"	,	L_11
tl	,	V_473
te_timer	,	V_132
regulator_get	,	F_106
DSS_DSI_CONTENT_GENERIC	,	V_401
irq_lock	,	V_126
dsi_config_tx_fifo	,	F_146
clkin4ddr	,	V_166
ddr_clk_always_on	,	V_358
"regm_dsi = %d, %s (%s) = %lu\n"	,	L_37
"-- VC interrupts --\n"	,	L_64
offsets_old	,	V_344
dsi_handle_framedone	,	F_214
FEAT_REG_DSIPLL_REGM_DSI	,	V_237
DSI_VC_TE	,	F_126
ns_to_ktime	,	F_21
irq_stats	,	V_103
dsi_perf_show	,	F_29
dsi_display_init_dispc	,	F_225
ERRCONTENTIONLP1_1	,	V_91
up	,	F_13
"CIO SCP Clock domain not coming out of reset.\n"	,	L_79
ERRCONTENTIONLP1_3	,	V_95
"rx fifo not empty after write, dumping data:\n"	,	L_126
ERRCONTENTIONLP1_2	,	V_93
"\t\tChecksum Error\n"	,	L_105
"\t\t%02x %02x %02x %02x\n"	,	L_140
fifo_size	,	V_361
"\tDCS short response, 2 byte: %#x\n"	,	L_113
"\t%s short response, 2 byte: %04x\n"	,	L_138
err_init_dsi	,	V_518
dsi_perf_mark_setup	,	F_26
enable_hsdiv	,	V_245
vc	,	V_140
"DSI_PLL_HSDIV_DSI (%s)\t%-16luregm_dsi %u\t(%s)\n"	,	L_54
"\t\tb1 %#02x b2 %#02x b3 %#02x b4 %#02x\n"	,	L_93
fint_min	,	V_199
tlpx	,	V_456
regulator	,	V_248
idx	,	V_13
x4	,	V_428
dispc_mgr_enable_stallmode	,	F_227
DSI_IRQ_TE_TRIGGER	,	V_131
dev_set_drvdata	,	F_264
DSI_LANE_DATA4	,	V_307
"\t%s long response, len %d\n"	,	L_139
x8	,	V_432
omap_dss_board_info	,	V_532
FEAT_DSI_GNQ	,	V_295
FEAT_DSI_DCS_CMD_CONFIG_VC	,	V_380
BUG_ON	,	F_60
DSI_LANE_DATA1	,	V_304
DSI_LANE_DATA2	,	V_305
width_bytes	,	V_475
DSI_LANE_DATA3	,	V_306
printk	,	F_32
dsi_put_clocks	,	F_261
ddr_clk_pre	,	V_460
dsi_config_rx_fifo	,	F_148
size3	,	V_364
"Failed to receive BTA\n"	,	L_118
size4	,	V_365
param	,	V_409
board_info	,	V_533
size1	,	V_362
size2	,	V_363
mask	,	V_19
DSI_GNQ	,	V_296
DSI_DSIPHY_CFG5	,	V_158
dispc_pck_free_enable	,	F_110
DSI_DSIPHY_CFG1	,	V_292
"Failed to set dsi clocks\n"	,	L_167
DSI_DSIPHY_CFG2	,	V_293
regn_max	,	V_186
dentry	,	V_267
dsi_config_vp_num_line_buffers	,	F_198
"PLL config done\n"	,	L_40
dsi_cio_power_state	,	V_294
dsi_mode	,	V_355
data3_lane	,	V_311
ulps_enabled	,	V_349
"PHY (%x%x%x, %d, %d, %d)\n"	,	L_16
DSSDBGF	,	F_100
MIPI_DSI_DCS_LONG_WRITE	,	V_407
dsi_vc_send_bta_sync	,	F_168
dssdev	,	V_6
base	,	V_15
dsi_set_ta_timeout	,	F_195
total_len	,	V_486
l4_data	,	V_374
dsi_show_rx_ack_with_err	,	F_165
dsi_vc_generic_read	,	F_188
dsi_get_errors	,	F_68
hsync_pol	,	V_442
jiffies_to_msecs	,	F_118
FLD_VAL	,	F_147
_omap_dsi_set_irqs	,	F_52
dsi_uninit_platform_driver	,	F_290
"dsi_runtime_get\n"	,	L_10
enable	,	V_149
buflen	,	V_419
DSI_DSIPHY_CFG0	,	V_291
val	,	V_14
dsi_vc_generic_send_read_request	,	F_185
work	,	V_493
dsi_runtime_put	,	F_73
"CIO init done\n"	,	L_82
"DSI CIO IRQ 0x%x: "	,	L_6
"ULPS enable timeout\n"	,	L_148
ths_zero	,	V_459
"can't get FRAMEDONE irq\n"	,	L_165
COMPLEXIO_ERR	,	V_59
DSI_IRQ_ERROR_MASK	,	V_108
PP_BUSY_CHANGE	,	V_77
"\tsending full packet %d\n"	,	L_122
"\trawval %#08x\n"	,	L_111
wait_for_bit_change	,	F_17
dispc_mgr_set_lcd_display_type	,	F_230
hsa_blanking_mode	,	V_453
dsi_sync_vc_l4	,	F_156
FLD_GET	,	F_79
dss_sys_clk	,	V_210
"\theader: %08x\n"	,	L_134
dsi_dump_dsidev_irqs	,	F_117
ENODEV	,	V_182
OMAP_DSS_CHANNEL_LCD	,	V_502
vbp	,	V_471
packet_payload	,	V_487
debugfs_create_file	,	F_122
"dsi2_regs"	,	L_69
"dsi_vc_generic_send_read_request(ch %d, reqlen %d)\n"	,	L_131
"dsi_vc_generic_read_1(ch %d) failed\n"	,	L_144
DSI_VM_TIMING5	,	V_287
DSI_VM_TIMING6	,	V_288
OMAP_DSS_LCD_DISPLAY_TFT	,	V_505
DSI_VM_TIMING7	,	V_289
dsi_set_lp_rx_timeout	,	F_194
__raw_writel	,	F_7
vdds_dsi_reg	,	V_247
dsi_framedone_timeout_work_callback	,	F_216
DSI_VM_TIMING1	,	V_277
DSI_VM_TIMING2	,	V_278
"LP_CLK_DIV %u, LP_CLK %lu\n"	,	L_19
DSI_VM_TIMING3	,	V_279
DSI_VM_TIMING4	,	V_285
"\t\tECC Error, single-bit (corrected)\n"	,	L_103
DSI_MAX_NR_LANES	,	V_298
CONFIG_OMAP2_DSS_MIN_FCK_PER_PCK	,	V_215
"\t\tInvalid VC ID\n"	,	L_107
DSI_IRQSTATUS	,	V_127
dss_collect_irq_stats	,	F_40
EINVAL	,	V_144
TASK_UNINTERRUPTIBLE	,	V_27
"dsi1_regs"	,	L_68
TE_TRIGGER	,	V_62
dsi_get_dsidev_from_id	,	F_4
REG_GET	,	F_18
udelay	,	F_93
"PLL init\n"	,	L_41
data	,	V_18
ecc	,	V_392
isr_array	,	V_115
dsi_display_init_dsi	,	F_238
dsi_vc_generic_write	,	F_178
dsi_te_timeout	,	F_213
dsi_framedone_irq_callback	,	F_218
dispc_mgr_set_lcd_timings	,	F_229
DSI_PLL_CONTROL	,	V_238
"Failed to set DSI PLL power mode to %d\n"	,	L_20
FIFO_RX_OVF	,	V_73
dsi_vc_is_enabled	,	F_150
DSI_RX_FIFO_VC_FULLNESS	,	V_284
MIPI_DSI_GENERIC_LONG_WRITE	,	V_406
S_IRUGO	,	V_271
offset	,	V_325
resource	,	V_535
platform_driver_register	,	F_289
dss_select_dsi_clk_source	,	F_240
window_sync	,	V_472
OMAP_DSS_CLK_SRC_DSI2_PLL_HSDIV_DSI	,	V_262
PTR_ERR	,	F_108
dispc_fake_vsync_irq	,	F_221
"fck"	,	L_183
dsi_pdev_map	,	V_7
dsi_vc_write_long_header	,	F_169
dsi_vc_enable	,	F_159
"Virtual Channel out of range\n"	,	L_180
vfp	,	V_470
dsi_configure_dsi_clocks	,	F_234
dsi_force_tx_stop_mode_io	,	F_149
"ths_prepare %u (%uns), ths_prepare_ths_zero %u (%uns)\n"	,	L_72
"vdds_dsi"	,	L_42
clk_lane	,	V_308
msecs_to_jiffies	,	F_19
"dsi_vc_send_bta %d\n"	,	L_116
"STOP_STATE_COUNTER %lu ticks (%#x%s%s) = %lu ns\n"	,	L_155
data_id	,	V_393
"tclk_zero %u (%uns)\n"	,	L_75
"Failed to calc dsi clocks\n"	,	L_166
"VC ID out of range\n"	,	L_179
IRQF_SHARED	,	V_545
spin_lock	,	F_39
dsi_pll_hsdiv_dsi_clk	,	V_165
value	,	V_22
dsi_cinfo	,	V_202
"ddr_clk_pre %u, ddr_clk_post %u\n"	,	L_157
dsi_unregister_isr_vc	,	F_65
dss_get_generic_clk_source_name	,	F_101
"ths_trail %u (%uns), ths_exit %u (%uns)\n"	,	L_73
"Clock lane freq %ld Hz\n"	,	L_35
irqreturn_t	,	T_5
match	,	V_209
FLD_MOD	,	F_104
MIPI_DSI_DCS_SHORT_WRITE_PARAM	,	V_405
"DCS"	,	L_137
omap_dss_start_device	,	F_245
resource_size	,	F_273
platform_data	,	V_539
KERN_DEBUG	,	V_49
"unable to send long packet: packet too long.\n"	,	L_121
