/*
 * $QNXLicenseC:
 * Copyright 2007, QNX Software Systems. All Rights Reserved.
 * 
 * You must obtain a written license from and pay applicable license fees to QNX 
 * Software Systems before you may reproduce, modify or distribute this software, 
 * or any work that includes all or part of this software.   Free development 
 * licenses are available for evaluation and non-commercial purposes.  For more 
 * information visit http://licensing.qnx.com or email licensing@qnx.com.
 *  
 * This file may contain contributions from others.  Please review this entire 
 * file for other proprietary rights or license notices, as well as the QNX 
 * Development Suite License Guide at http://licensing.qnx.com/license-guide/ 
 * for other information.
 * $
 */


/*
 * BCM1250 interrupt number definitions
 *
 */
#ifndef __MIPS_BCM1250INTR_H_INCLUDED
#define __MIPS_BCM1250INTR_H_INCLUDED

#include <mips/intr.h>

#define BCM1x80_INTR_CLASS		(0x8005UL<<16)
/*#define BCM1x80_INTR_CASCADE	(BCM1x80_INTR_CLASS +  0) RESERVED */
#define BCM1x80_INTR_ADDR_TRAP	(BCM1x80_INTR_CLASS +  1)
#define BCM1x80_INTR_RESV1		(BCM1x80_INTR_CLASS +  2) /* RESERVED */
#define BCM1x80_INTR_RESV2		(BCM1x80_INTR_CLASS +  3) /* RESERVED */
#define BCM1x80_INTR_GPIO0		(BCM1x80_INTR_CLASS +  4)
#define BCM1x80_INTR_GPIO1		(BCM1x80_INTR_CLASS +  5)
#define BCM1x80_INTR_GPIO2		(BCM1x80_INTR_CLASS +  6)
#define BCM1x80_INTR_GPIO3		(BCM1x80_INTR_CLASS +  7)
#define BCM1x80_INTR_PCI_INTA	(BCM1x80_INTR_CLASS +  8)
#define BCM1x80_INTR_PCI_INTB	(BCM1x80_INTR_CLASS +  9)
#define BCM1x80_INTR_PCI_INTC	(BCM1x80_INTR_CLASS +  10)
#define BCM1x80_INTR_PCI_INTD	(BCM1x80_INTR_CLASS +  11)
#define BCM1x80_INTR_CYCLE_CP0	(BCM1x80_INTR_CLASS +  12)
#define BCM1x80_INTR_CYCLE_CP1	(BCM1x80_INTR_CLASS +  13)
#define BCM1x80_INTR_CYCLE_CP2	(BCM1x80_INTR_CLASS +  14)
#define BCM1x80_INTR_CYCLE_CP3	(BCM1x80_INTR_CLASS +  15)
#define BCM1x80_INTR_RESV3		(BCM1x80_INTR_CLASS +  16) /* RESERVED */
#define BCM1x80_INTR_RESV4		(BCM1x80_INTR_CLASS +  17) /* RESERVED */
#define BCM1x80_INTR_RESV5		(BCM1x80_INTR_CLASS +  18) /* RESERVED */
#define BCM1x80_INTR_RESV6		(BCM1x80_INTR_CLASS +  19) /* RESERVED */
#define BCM1x80_INTR_TIMER0		(BCM1x80_INTR_CLASS +  20)
#define BCM1x80_INTR_TIMER1		(BCM1x80_INTR_CLASS +  21)
#define BCM1x80_INTR_TIMER2		(BCM1x80_INTR_CLASS +  22)
#define BCM1x80_INTR_TIMER3		(BCM1x80_INTR_CLASS +  23)
#define BCM1x80_INTR_RESV7		(BCM1x80_INTR_CLASS +  24) /* RESERVED */
#define BCM1x80_INTR_RESV8		(BCM1x80_INTR_CLASS +  25) /* RESERVED */
#define BCM1x80_INTR_RESV9		(BCM1x80_INTR_CLASS +  26) /* RESERVED */
#define BCM1x80_INTR_RESV10		(BCM1x80_INTR_CLASS +  27) /* RESERVED */
#define BCM1x80_INTR_DMA_CH0	(BCM1x80_INTR_CLASS +  28)
#define BCM1x80_INTR_DMA_CH1	(BCM1x80_INTR_CLASS +  29)
#define BCM1x80_INTR_DMA_CH2	(BCM1x80_INTR_CLASS +  30)
#define BCM1x80_INTR_DMA_CH3	(BCM1x80_INTR_CLASS +  31)
#define BCM1x80_INTR_RESV11		(BCM1x80_INTR_CLASS +  32) /* RESERVED */
#define BCM1x80_INTR_RESV12		(BCM1x80_INTR_CLASS +  33) /* RESERVED */
#define BCM1x80_INTR_RESV13		(BCM1x80_INTR_CLASS +  34) /* RESERVED */
#define BCM1x80_INTR_RESV14		(BCM1x80_INTR_CLASS +  35) /* RESERVED */
#define BCM1x80_INTR_MAC0		(BCM1x80_INTR_CLASS +  36)
#define BCM1x80_INTR_MAC0_CH1	(BCM1x80_INTR_CLASS +  37)
#define BCM1x80_INTR_MAC1		(BCM1x80_INTR_CLASS +  38)
#define BCM1x80_INTR_MAC1_CH1	(BCM1x80_INTR_CLASS +  39)
#define BCM1x80_INTR_MAC2		(BCM1x80_INTR_CLASS +  40)
#define BCM1x80_INTR_MAC2_CH1	(BCM1x80_INTR_CLASS +  41)
#define BCM1x80_INTR_MAC3		(BCM1x80_INTR_CLASS +  42)
#define BCM1x80_INTR_MAC3_CH1	(BCM1x80_INTR_CLASS +  43)
#define BCM1x80_INTR_RESV15		(BCM1x80_INTR_CLASS +  44) /* RESERVED */
#define BCM1x80_INTR_RESV16		(BCM1x80_INTR_CLASS +  45) /* RESERVED */
#define BCM1x80_INTR_RESV17		(BCM1x80_INTR_CLASS +  46) /* RESERVED */
#define BCM1x80_INTR_RESV18		(BCM1x80_INTR_CLASS +  47) /* RESERVED */
#define BCM1x80_INTR_RESV19		(BCM1x80_INTR_CLASS +  48) /* RESERVED */
#define BCM1x80_INTR_RESV20		(BCM1x80_INTR_CLASS +  49) /* RESERVED */
#define BCM1x80_INTR_RESV21		(BCM1x80_INTR_CLASS +  50) /* RESERVED */
#define BCM1x80_INTR_RESV22		(BCM1x80_INTR_CLASS +  51) /* RESERVED */
#define BCM1x80_INTR_PMI_LOW	(BCM1x80_INTR_CLASS +  52)
#define BCM1x80_INTR_PMI_HIGH	(BCM1x80_INTR_CLASS +  53)
#define BCM1x80_INTR_PMO_LOW	(BCM1x80_INTR_CLASS +  54)
#define BCM1x80_INTR_PMO_HIGH	(BCM1x80_INTR_CLASS +  55)
#define BCM1x80_INTR_MBOX0_INT0	(BCM1x80_INTR_CLASS +  56)
#define BCM1x80_INTR_MBOX0_INT1	(BCM1x80_INTR_CLASS +  57)
#define BCM1x80_INTR_MBOX0_INT2	(BCM1x80_INTR_CLASS +  58)
#define BCM1x80_INTR_MBOX0_INT3	(BCM1x80_INTR_CLASS +  59)
#define BCM1x80_INTR_MBOX1_INT0	(BCM1x80_INTR_CLASS +  60)
#define BCM1x80_INTR_MBOX1_INT1	(BCM1x80_INTR_CLASS +  61)
#define BCM1x80_INTR_MBOX1_INT2	(BCM1x80_INTR_CLASS +  62)
#define BCM1x80_INTR_MBOX1_INT3	(BCM1x80_INTR_CLASS +  63)
#define BCM1x80_INTR_RESV23		(BCM1x80_INTR_CLASS +  64) /* RESERVED */
#define BCM1x80_INTR_BAD_ECC	(BCM1x80_INTR_CLASS +  65)
#define BCM1x80_INTR_COR_ECC	(BCM1x80_INTR_CLASS +  66)
#define BCM1x80_INTR_IO_BUS		(BCM1x80_INTR_CLASS +  67)
#define BCM1x80_INTR_PERF_CNT	(BCM1x80_INTR_CLASS +  68)
#define BCM1x80_INTR_S_PERF_CNT	(BCM1x80_INTR_CLASS +  69)
#define BCM1x80_INTR_TRC_CNT	(BCM1x80_INTR_CLASS +  70)
#define BCM1x80_INTR_SW_TRC_CNT	(BCM1x80_INTR_CLASS +  71)
#define BCM1x80_INTR_WD0		(BCM1x80_INTR_CLASS +  72)
#define BCM1x80_INTR_WD1		(BCM1x80_INTR_CLASS +  73)
#define BCM1x80_INTR_WD2		(BCM1x80_INTR_CLASS +  74)
#define BCM1x80_INTR_WD3		(BCM1x80_INTR_CLASS +  75)
#define BCM1x80_INTR_RESV24		(BCM1x80_INTR_CLASS +  76) /* RESERVED */
#define BCM1x80_INTR_RESV25		(BCM1x80_INTR_CLASS +  77) /* RESERVED */
#define BCM1x80_INTR_RESV26		(BCM1x80_INTR_CLASS +  78) /* RESERVED */
#define BCM1x80_INTR_RESV27		(BCM1x80_INTR_CLASS +  79) /* RESERVED */
#define BCM1x80_INTR_PCI_ERR	(BCM1x80_INTR_CLASS +  80)
#define BCM1x80_INTR_PCI_RESET	(BCM1x80_INTR_CLASS +  81)
#define BCM1x80_INTR_NODE_CTRL	(BCM1x80_INTR_CLASS +  82)
#define BCM1x80_INTR_HOST_BRG	(BCM1x80_INTR_CLASS +  83)
#define BCM1x80_INTR_PORT0_F	(BCM1x80_INTR_CLASS +  84)
#define BCM1x80_INTR_PORT0_NF	(BCM1x80_INTR_CLASS +  85)
#define BCM1x80_INTR_PORT1_F	(BCM1x80_INTR_CLASS +  86)
#define BCM1x80_INTR_PORT1_NF	(BCM1x80_INTR_CLASS +  87)
#define BCM1x80_INTR_PORT2_F	(BCM1x80_INTR_CLASS +  88)
#define BCM1x80_INTR_PORT2_NF	(BCM1x80_INTR_CLASS +  89)
#define BCM1x80_INTR_RESV28		(BCM1x80_INTR_CLASS +  90) /* RESERVED */
#define BCM1x80_INTR_RESV29		(BCM1x80_INTR_CLASS +  91) /* RESERVED */
#define BCM1x80_INTR_RESV30		(BCM1x80_INTR_CLASS +  92) /* RESERVED */
#define BCM1x80_INTR_RESV31		(BCM1x80_INTR_CLASS +  93) /* RESERVED */
#define BCM1x80_INTR_RESV32		(BCM1x80_INTR_CLASS +  94) /* RESERVED */
#define BCM1x80_INTR_RESV33		(BCM1x80_INTR_CLASS +  95) /* RESERVED */
#define BCM1x80_INTR_LDT_SMI	(BCM1x80_INTR_CLASS +  96)
#define BCM1x80_INTR_LDT_NMI	(BCM1x80_INTR_CLASS +  97)
#define BCM1x80_INTR_LDT_INI	(BCM1x80_INTR_CLASS +  98)
#define BCM1x80_INTR_LDT_START	(BCM1x80_INTR_CLASS +  99)
#define BCM1x80_INTR_LDT_EXT	(BCM1x80_INTR_CLASS +  100)
#define BCM1x80_INTR_RESV34		(BCM1x80_INTR_CLASS +  101) /* RESERVED */
#define BCM1x80_INTR_RESV35		(BCM1x80_INTR_CLASS +  102) /* RESERVED */
#define BCM1x80_INTR_RESV36		(BCM1x80_INTR_CLASS +  103) /* RESERVED */
#define BCM1x80_INTR_SMB0		(BCM1x80_INTR_CLASS +  104)
#define BCM1x80_INTR_SMB1		(BCM1x80_INTR_CLASS +  105)
#define BCM1x80_INTR_PCMCIA		(BCM1x80_INTR_CLASS +  106)
#define BCM1x80_INTR_RESV37		(BCM1x80_INTR_CLASS +  107) /* RESERVED */
#define BCM1x80_INTR_UART0		(BCM1x80_INTR_CLASS +  108)
#define BCM1x80_INTR_UART1		(BCM1x80_INTR_CLASS +  109)
#define BCM1x80_INTR_UART2		(BCM1x80_INTR_CLASS +  110)
#define BCM1x80_INTR_UART3		(BCM1x80_INTR_CLASS +  111)
#define BCM1x80_INTR_RESV38		(BCM1x80_INTR_CLASS +  112) /* RESERVED */
#define BCM1x80_INTR_RESV39		(BCM1x80_INTR_CLASS +  113) /* RESERVED */
#define BCM1x80_INTR_RESV40		(BCM1x80_INTR_CLASS +  114) /* RESERVED */
#define BCM1x80_INTR_RESV41		(BCM1x80_INTR_CLASS +  115) /* RESERVED */
#define BCM1x80_INTR_GPIO4		(BCM1x80_INTR_CLASS +  116)
#define BCM1x80_INTR_GPIO5		(BCM1x80_INTR_CLASS +  117)
#define BCM1x80_INTR_GPIO6		(BCM1x80_INTR_CLASS +  118)
#define BCM1x80_INTR_GPIO7		(BCM1x80_INTR_CLASS +  119)
#define BCM1x80_INTR_GPIO8		(BCM1x80_INTR_CLASS +  120)
#define BCM1x80_INTR_GPIO9		(BCM1x80_INTR_CLASS +  121)
#define BCM1x80_INTR_GPIO10		(BCM1x80_INTR_CLASS +  122)
#define BCM1x80_INTR_GPIO11		(BCM1x80_INTR_CLASS +  123)
#define BCM1x80_INTR_GPIO12		(BCM1x80_INTR_CLASS +  124)
#define BCM1x80_INTR_GPIO13		(BCM1x80_INTR_CLASS +  125)
#define BCM1x80_INTR_GPIO14		(BCM1x80_INTR_CLASS +  126)
#define BCM1x80_INTR_GPIO15		(BCM1x80_INTR_CLASS +  127)

#endif

/* __SRCVERSION("bcm1x80intr.h $Rev: 152112 $"); */
