{
  "Top": "EVMUXDataToXYTSStream",
  "RtlTop": "EVMUXDataToXYTSStream",
  "RtlPrefix": "",
  "SourceLanguage": "cpp",
  "ResetStyle": "control",
  "GenerateBdFiles": "1",
  "HostMachineBits": "64",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z045",
    "Package": "ffg900",
    "Speed": "-1"
  },
  "HlsSolution": {
    
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "IsCombLogic": "0",
    "II": "1",
    "Latency": "1",
    "Uncertainty": "1.25"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "EVMUXDataToXYTSStream",
    "Version": "1.0",
    "DisplayName": "Evmuxdatatoxytsstream",
    "Revision": "",
    "Description": "An IP generated by Vivado HLS",
    "Taxonomy": "\/VIVADO_HLS_IP"
  },
  "Files": {
    "CSource": [
      "..\/src\/protocolTest.c",
      "..\/src\/main.cpp"
    ],
    "Vhdl": [
      "impl\/vhdl\/EVMUXDataToXYTSStream_config_s_axi.vhd",
      "impl\/vhdl\/EVMUXDataToXYTSStream.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/EVMUXDataToXYTSStream_config_s_axi.v",
      "impl\/verilog\/EVMUXDataToXYTSStream.v"
    ],
    "SwDriver": [
      "impl\/misc\/drivers\/EVMUXDataToXYTSStream_v1_0\/data\/EVMUXDataToXYTSStream.mdd",
      "impl\/misc\/drivers\/EVMUXDataToXYTSStream_v1_0\/data\/EVMUXDataToXYTSStream.tcl",
      "impl\/misc\/drivers\/EVMUXDataToXYTSStream_v1_0\/src\/Makefile",
      "impl\/misc\/drivers\/EVMUXDataToXYTSStream_v1_0\/src\/xevmuxdatatoxytsstream.c",
      "impl\/misc\/drivers\/EVMUXDataToXYTSStream_v1_0\/src\/xevmuxdatatoxytsstream.h",
      "impl\/misc\/drivers\/EVMUXDataToXYTSStream_v1_0\/src\/xevmuxdatatoxytsstream_hw.h",
      "impl\/misc\/drivers\/EVMUXDataToXYTSStream_v1_0\/src\/xevmuxdatatoxytsstream_linux.c",
      "impl\/misc\/drivers\/EVMUXDataToXYTSStream_v1_0\/src\/xevmuxdatatoxytsstream_sinit.c"
    ],
    "Misc": ["impl\/misc\/logo.png"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "IP": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "ctype": {"CLK": {"Type": "bool"}},
      "buses": "s_axi_config tsStreamOut_V_V yStreamOut_V_V xStreamOut_V_V polStreamOut_V_V",
      "reset": "ap_rst_n"
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "ctrl_ports": "ap_start ap_done ap_idle ap_ready",
      "ctype": {
        "start": {"Type": "bool"},
        "done": {"Type": "bool"},
        "idle": {"Type": "bool"},
        "ready": {"Type": "bool"}
      }
    },
    "ap_rst_n": {
      "type": "reset",
      "polarity": "ACTIVE_LOW",
      "ctype": {"RST": {"Type": "bool"}}
    },
    "dataReg_V": {
      "type": "data",
      "dir": "out",
      "width": "16",
      "ctype": {"DATA": {
          "Type": "integer unsigned",
          "Width": "16"
        }}
    },
    "eventFIFODataValid_V": {
      "type": "data",
      "dir": "in",
      "width": "1",
      "ctype": {"DATA": {
          "Type": "integer unsigned",
          "Width": "1"
        }}
    },
    "eventFIFOIn_V": {
      "type": "data",
      "dir": "in",
      "width": "16",
      "ctype": {"DATA": {
          "Type": "integer unsigned",
          "Width": "16"
        }}
    },
    "polRegReg_V": {
      "type": "data",
      "dir": "out",
      "width": "1",
      "ctype": {"DATA": {
          "Type": "integer unsigned",
          "Width": "1"
        }}
    },
    "polStreamOut_V_V": {
      "type": "axi4stream",
      "mode": "master",
      "port_prefix": "polStreamOut_V_V",
      "has_tready": "1",
      "ctype": {
        "TREADY": {"Type": "bool"},
        "TDATA": {
          "Type": "integer unsigned",
          "Width": "1",
          "Bits": "8"
        },
        "TVALID": {"Type": "bool"}
      },
      "port_width": {"TDATA": "8"}
    },
    "s_axi_config": {
      "type": "axi4lite",
      "is_adaptor": "true",
      "mode": "slave",
      "port_prefix": "s_axi_config",
      "param_prefix": "C_S_AXI_CONFIG",
      "addr_bits": "6",
      "registers": [
        {
          "offset": "0x10",
          "name": "status_rowNum_1",
          "access": "R",
          "reset_value": "0x0",
          "description": "Data signal of status_rowNum",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "status_rowNum",
              "access": "R",
              "reset_value": "0",
              "description": "Bit 31 to 0 Data signal of status_rowNum"
            }]
        },
        {
          "offset": "0x14",
          "name": "status_rowNum_2",
          "access": "R",
          "reset_value": "0x0",
          "description": "Data signal of status_rowNum",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "status_rowNum",
              "access": "R",
              "reset_value": "0",
              "description": "Bit 63 to 32 Data signal of status_rowNum"
            }]
        },
        {
          "offset": "0x18",
          "name": "status_rowNum_ctrl",
          "access": "R",
          "reset_value": "0x0",
          "description": "Control signal of status_rowNum",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "status_rowNum_ap_vld",
              "access": "R",
              "reset_value": "0",
              "description": "Control signal status_rowNum_ap_vld"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x1c",
          "name": "status_colNum_1",
          "access": "R",
          "reset_value": "0x0",
          "description": "Data signal of status_colNum",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "status_colNum",
              "access": "R",
              "reset_value": "0",
              "description": "Bit 31 to 0 Data signal of status_colNum"
            }]
        },
        {
          "offset": "0x20",
          "name": "status_colNum_2",
          "access": "R",
          "reset_value": "0x0",
          "description": "Data signal of status_colNum",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "status_colNum",
              "access": "R",
              "reset_value": "0",
              "description": "Bit 63 to 32 Data signal of status_colNum"
            }]
        },
        {
          "offset": "0x24",
          "name": "status_colNum_ctrl",
          "access": "R",
          "reset_value": "0x0",
          "description": "Control signal of status_colNum",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "status_colNum_ap_vld",
              "access": "R",
              "reset_value": "0",
              "description": "Control signal status_colNum_ap_vld"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        }
      ],
      "memories": "",
      "ctype": {
        "AWVALID": {"Type": "bool"},
        "AWREADY": {"Type": "bool"},
        "WVALID": {"Type": "bool"},
        "WREADY": {"Type": "bool"},
        "BVALID": {"Type": "bool"},
        "BREADY": {"Type": "bool"},
        "BRESP": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "ARVALID": {"Type": "bool"},
        "ARREADY": {"Type": "bool"},
        "RVALID": {"Type": "bool"},
        "RREADY": {"Type": "bool"},
        "RRESP": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "AWADDR": {
          "Type": "integer unsigned",
          "Width": "6"
        },
        "WDATA": {
          "Type": "integer signed",
          "Width": "64"
        },
        "WSTRB": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "ARADDR": {
          "Type": "integer unsigned",
          "Width": "6"
        },
        "RDATA": {
          "Type": "integer signed",
          "Width": "64"
        }
      },
      "data_width": "32",
      "port_width": {
        "ARADDR": "6",
        "AWADDR": "6",
        "RDATA": "32",
        "WDATA": "32",
        "WSTRB": "4"
      }
    },
    "tsRegReg_V": {
      "type": "data",
      "dir": "out",
      "width": "64",
      "ctype": {"DATA": {
          "Type": "integer unsigned",
          "Width": "64"
        }}
    },
    "tsStreamOut_V_V": {
      "type": "axi4stream",
      "mode": "master",
      "port_prefix": "tsStreamOut_V_V",
      "has_tready": "1",
      "ctype": {
        "TREADY": {"Type": "bool"},
        "TDATA": {
          "Type": "integer unsigned",
          "Width": "64"
        },
        "TVALID": {"Type": "bool"}
      },
      "port_width": {"TDATA": "64"}
    },
    "tsWrapRegReg_V": {
      "type": "data",
      "dir": "out",
      "width": "48",
      "ctype": {"DATA": {
          "Type": "integer unsigned",
          "Width": "48"
        }}
    },
    "xRegReg_V": {
      "type": "data",
      "dir": "out",
      "width": "16",
      "ctype": {"DATA": {
          "Type": "integer unsigned",
          "Width": "16"
        }}
    },
    "xStreamOut_V_V": {
      "type": "axi4stream",
      "mode": "master",
      "port_prefix": "xStreamOut_V_V",
      "has_tready": "1",
      "ctype": {
        "TREADY": {"Type": "bool"},
        "TDATA": {
          "Type": "integer unsigned",
          "Width": "16"
        },
        "TVALID": {"Type": "bool"}
      },
      "port_width": {"TDATA": "16"}
    },
    "yRegReg_V": {
      "type": "data",
      "dir": "out",
      "width": "16",
      "ctype": {"DATA": {
          "Type": "integer unsigned",
          "Width": "16"
        }}
    },
    "yStreamOut_V_V": {
      "type": "axi4stream",
      "mode": "master",
      "port_prefix": "yStreamOut_V_V",
      "has_tready": "1",
      "ctype": {
        "TREADY": {"Type": "bool"},
        "TDATA": {
          "Type": "integer unsigned",
          "Width": "16"
        },
        "TVALID": {"Type": "bool"}
      },
      "port_width": {"TDATA": "16"}
    }
  },
  "RtlPorts": {
    "s_axi_config_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_config_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_config_AWADDR": {
      "dir": "in",
      "width": "6"
    },
    "s_axi_config_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_config_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_config_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_config_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_config_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_config_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_config_ARADDR": {
      "dir": "in",
      "width": "6"
    },
    "s_axi_config_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_config_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_config_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_config_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_config_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_config_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_config_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "tsStreamOut_V_V_TREADY": {
      "dir": "in",
      "width": "1"
    },
    "tsStreamOut_V_V_TDATA": {
      "dir": "out",
      "width": "64"
    },
    "tsStreamOut_V_V_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "yStreamOut_V_V_TREADY": {
      "dir": "in",
      "width": "1"
    },
    "yStreamOut_V_V_TDATA": {
      "dir": "out",
      "width": "16"
    },
    "yStreamOut_V_V_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "xStreamOut_V_V_TREADY": {
      "dir": "in",
      "width": "1"
    },
    "xStreamOut_V_V_TDATA": {
      "dir": "out",
      "width": "16"
    },
    "xStreamOut_V_V_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "polStreamOut_V_V_TREADY": {
      "dir": "in",
      "width": "1"
    },
    "polStreamOut_V_V_TDATA": {
      "dir": "out",
      "width": "8"
    },
    "polStreamOut_V_V_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "eventFIFOIn_V": {
      "dir": "in",
      "width": "16"
    },
    "eventFIFODataValid_V": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "dataReg_V": {
      "dir": "out",
      "width": "16"
    },
    "dataReg_V_ap_vld": {
      "dir": "out",
      "width": "1"
    },
    "xRegReg_V": {
      "dir": "out",
      "width": "16"
    },
    "xRegReg_V_ap_vld": {
      "dir": "out",
      "width": "1"
    },
    "yRegReg_V": {
      "dir": "out",
      "width": "16"
    },
    "yRegReg_V_ap_vld": {
      "dir": "out",
      "width": "1"
    },
    "tsRegReg_V": {
      "dir": "out",
      "width": "64"
    },
    "tsRegReg_V_ap_vld": {
      "dir": "out",
      "width": "1"
    },
    "polRegReg_V": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "polRegReg_V_ap_vld": {
      "dir": "out",
      "width": "1"
    },
    "tsWrapRegReg_V": {
      "dir": "out",
      "width": "48"
    },
    "tsWrapRegReg_V_ap_vld": {
      "dir": "out",
      "width": "1"
    }
  },
  "CPorts": {
    "status_rowNum": {
      "interfaceRef": "s_axi_config",
      "dir": "out",
      "offset": "16",
      "statusOffset": "24",
      "handshakeRef": "ap_vld",
      "Object": "config",
      "firstOutLatency": "0"
    },
    "status_colNum": {
      "interfaceRef": "s_axi_config",
      "dir": "out",
      "offset": "28",
      "statusOffset": "36",
      "handshakeRef": "ap_vld",
      "Object": "config",
      "firstOutLatency": "0"
    },
    "ap_ctrl": {
      "interfaceRef": "ap_ctrl",
      "dir": "out"
    },
    "tsStreamOut_V_V": {
      "interfaceRef": "tsStreamOut_V_V",
      "dir": "out",
      "firstOutLatency": "0"
    },
    "yStreamOut_V_V": {
      "interfaceRef": "yStreamOut_V_V",
      "dir": "out",
      "firstOutLatency": "0"
    },
    "xStreamOut_V_V": {
      "interfaceRef": "xStreamOut_V_V",
      "dir": "out",
      "firstOutLatency": "0"
    },
    "polStreamOut_V_V": {
      "interfaceRef": "polStreamOut_V_V",
      "dir": "out",
      "firstOutLatency": "0"
    },
    "eventFIFOIn_V": {
      "interfaceRef": "eventFIFOIn_V",
      "dir": "in",
      "dataWidth": "16",
      "handshakeRef": "ap_none"
    },
    "eventFIFODataValid_V": {
      "interfaceRef": "eventFIFODataValid_V",
      "dir": "in",
      "dataWidth": "1",
      "handshakeRef": "ap_none"
    },
    "dataReg_V": {
      "interfaceRef": "dataReg_V",
      "dir": "out",
      "dataWidth": "16",
      "handshakeRef": "ap_vld",
      "firstOutLatency": "1"
    },
    "xRegReg_V": {
      "interfaceRef": "xRegReg_V",
      "dir": "out",
      "dataWidth": "16",
      "handshakeRef": "ap_vld",
      "firstOutLatency": "1"
    },
    "yRegReg_V": {
      "interfaceRef": "yRegReg_V",
      "dir": "out",
      "dataWidth": "16",
      "handshakeRef": "ap_vld",
      "firstOutLatency": "1"
    },
    "tsRegReg_V": {
      "interfaceRef": "tsRegReg_V",
      "dir": "out",
      "dataWidth": "64",
      "handshakeRef": "ap_vld",
      "firstOutLatency": "1"
    },
    "polRegReg_V": {
      "interfaceRef": "polRegReg_V",
      "dir": "out",
      "dataWidth": "1",
      "handshakeRef": "ap_vld",
      "firstOutLatency": "1"
    },
    "tsWrapRegReg_V": {
      "interfaceRef": "tsWrapRegReg_V",
      "dir": "out",
      "dataWidth": "48",
      "handshakeRef": "ap_vld",
      "firstOutLatency": "1"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {"ModuleName": "EVMUXDataToXYTSStream"},
    "Metrics": {"EVMUXDataToXYTSStream": {
        "Latency": {
          "LatencyBest": "1",
          "LatencyAvg": "1",
          "LatencyWorst": "1",
          "PipelineII": "1",
          "PipelineDepth": "2",
          "PipelineType": "function"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "6.29"
        },
        "Area": {
          "BRAM_18K": "0",
          "FF": "909",
          "LUT": "819",
          "DSP48E": "0"
        }
      }}
  },
  "GenData": {
    "DataVersion": "0.1",
    "Time": "2019-11-05 09:52:59 +0100",
    "ToolName": "vivado_hls",
    "ToolVersion": "2018.1"
  }
}
