{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1767104071887 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1767104071888 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 30 11:14:31 2025 " "Processing started: Tue Dec 30 11:14:31 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1767104071888 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767104071888 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Compressor72_16bits_CLA -c Compressor72_16bits_CLA " "Command: quartus_map --read_settings_files=on --write_settings_files=off Compressor72_16bits_CLA -c Compressor72_16bits_CLA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767104071888 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1767104072060 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1767104072060 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_level_compressor_7x2_16b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file top_level_compressor_7x2_16b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top_level_compressor_7x2_16b-Behavioral " "Found design unit 1: top_level_compressor_7x2_16b-Behavioral" {  } { { "top_level_compressor_7x2_16b.vhd" "" { Text "F:/github_projects/New JICS/Compressor72_16bits/compressor_CLA/top_level_compressor_7x2_16b.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767104077665 ""} { "Info" "ISGN_ENTITY_NAME" "1 top_level_compressor_7x2_16b " "Found entity 1: top_level_compressor_7x2_16b" {  } { { "top_level_compressor_7x2_16b.vhd" "" { Text "F:/github_projects/New JICS/Compressor72_16bits/compressor_CLA/top_level_compressor_7x2_16b.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767104077665 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767104077665 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ff_d3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ff_d3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FF_D3-rtl " "Found design unit 1: FF_D3-rtl" {  } { { "FF_D3.vhd" "" { Text "F:/github_projects/New JICS/Compressor72_16bits/compressor_CLA/FF_D3.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767104077667 ""} { "Info" "ISGN_ENTITY_NAME" "1 FF_D3 " "Found entity 1: FF_D3" {  } { { "FF_D3.vhd" "" { Text "F:/github_projects/New JICS/Compressor72_16bits/compressor_CLA/FF_D3.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767104077667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767104077667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ff_d16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ff_d16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FF_D16-rtl " "Found design unit 1: FF_D16-rtl" {  } { { "FF_D16.vhd" "" { Text "F:/github_projects/New JICS/Compressor72_16bits/compressor_CLA/FF_D16.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767104077669 ""} { "Info" "ISGN_ENTITY_NAME" "1 FF_D16 " "Found entity 1: FF_D16" {  } { { "FF_D16.vhd" "" { Text "F:/github_projects/New JICS/Compressor72_16bits/compressor_CLA/FF_D16.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767104077669 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767104077669 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compressor_7x2_16b_cla.vhd 18 8 " "Found 18 design units, including 8 entities, in source file compressor_7x2_16b_cla.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux21ab-circuito " "Found design unit 1: Mux21ab-circuito" {  } { { "compressor_7x2_16b_CLA.vhd" "" { Text "F:/github_projects/New JICS/Compressor72_16bits/compressor_CLA/compressor_7x2_16b_CLA.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767104077678 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 half_adder_a-soma " "Found design unit 2: half_adder_a-soma" {  } { { "compressor_7x2_16b_CLA.vhd" "" { Text "F:/github_projects/New JICS/Compressor72_16bits/compressor_CLA/compressor_7x2_16b_CLA.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767104077678 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 full_adder_a-comportamento " "Found design unit 3: full_adder_a-comportamento" {  } { { "compressor_7x2_16b_CLA.vhd" "" { Text "F:/github_projects/New JICS/Compressor72_16bits/compressor_CLA/compressor_7x2_16b_CLA.vhd" 47 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767104077678 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 cgen-arq " "Found design unit 4: cgen-arq" {  } { { "compressor_7x2_16b_CLA.vhd" "" { Text "F:/github_projects/New JICS/Compressor72_16bits/compressor_CLA/compressor_7x2_16b_CLA.vhd" 70 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767104077678 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 cla_15b-rtl " "Found design unit 5: cla_15b-rtl" {  } { { "compressor_7x2_16b_CLA.vhd" "" { Text "F:/github_projects/New JICS/Compressor72_16bits/compressor_CLA/compressor_7x2_16b_CLA.vhd" 90 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767104077678 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 my_componentsa1 " "Found design unit 6: my_componentsa1" {  } { { "compressor_7x2_16b_CLA.vhd" "" { Text "F:/github_projects/New JICS/Compressor72_16bits/compressor_CLA/compressor_7x2_16b_CLA.vhd" 242 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767104077678 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 compressor_4entradas1-comportamento " "Found design unit 7: compressor_4entradas1-comportamento" {  } { { "compressor_7x2_16b_CLA.vhd" "" { Text "F:/github_projects/New JICS/Compressor72_16bits/compressor_CLA/compressor_7x2_16b_CLA.vhd" 293 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767104077678 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "8 compressor_7entradas1a-circuito " "Found design unit 8: compressor_7entradas1a-circuito" {  } { { "compressor_7x2_16b_CLA.vhd" "" { Text "F:/github_projects/New JICS/Compressor72_16bits/compressor_CLA/compressor_7x2_16b_CLA.vhd" 329 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767104077678 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "9 my_componentsb1 " "Found design unit 9: my_componentsb1" {  } { { "compressor_7x2_16b_CLA.vhd" "" { Text "F:/github_projects/New JICS/Compressor72_16bits/compressor_CLA/compressor_7x2_16b_CLA.vhd" 362 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767104077678 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "10 compressor_7x2_16b_CLA-behavior " "Found design unit 10: compressor_7x2_16b_CLA-behavior" {  } { { "compressor_7x2_16b_CLA.vhd" "" { Text "F:/github_projects/New JICS/Compressor72_16bits/compressor_CLA/compressor_7x2_16b_CLA.vhd" 398 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767104077678 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux21ab " "Found entity 1: Mux21ab" {  } { { "compressor_7x2_16b_CLA.vhd" "" { Text "F:/github_projects/New JICS/Compressor72_16bits/compressor_CLA/compressor_7x2_16b_CLA.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767104077678 ""} { "Info" "ISGN_ENTITY_NAME" "2 half_adder_a " "Found entity 2: half_adder_a" {  } { { "compressor_7x2_16b_CLA.vhd" "" { Text "F:/github_projects/New JICS/Compressor72_16bits/compressor_CLA/compressor_7x2_16b_CLA.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767104077678 ""} { "Info" "ISGN_ENTITY_NAME" "3 full_adder_a " "Found entity 3: full_adder_a" {  } { { "compressor_7x2_16b_CLA.vhd" "" { Text "F:/github_projects/New JICS/Compressor72_16bits/compressor_CLA/compressor_7x2_16b_CLA.vhd" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767104077678 ""} { "Info" "ISGN_ENTITY_NAME" "4 cgen " "Found entity 4: cgen" {  } { { "compressor_7x2_16b_CLA.vhd" "" { Text "F:/github_projects/New JICS/Compressor72_16bits/compressor_CLA/compressor_7x2_16b_CLA.vhd" 63 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767104077678 ""} { "Info" "ISGN_ENTITY_NAME" "5 cla_15b " "Found entity 5: cla_15b" {  } { { "compressor_7x2_16b_CLA.vhd" "" { Text "F:/github_projects/New JICS/Compressor72_16bits/compressor_CLA/compressor_7x2_16b_CLA.vhd" 80 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767104077678 ""} { "Info" "ISGN_ENTITY_NAME" "6 compressor_4entradas1 " "Found entity 6: compressor_4entradas1" {  } { { "compressor_7x2_16b_CLA.vhd" "" { Text "F:/github_projects/New JICS/Compressor72_16bits/compressor_CLA/compressor_7x2_16b_CLA.vhd" 287 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767104077678 ""} { "Info" "ISGN_ENTITY_NAME" "7 compressor_7entradas1a " "Found entity 7: compressor_7entradas1a" {  } { { "compressor_7x2_16b_CLA.vhd" "" { Text "F:/github_projects/New JICS/Compressor72_16bits/compressor_CLA/compressor_7x2_16b_CLA.vhd" 322 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767104077678 ""} { "Info" "ISGN_ENTITY_NAME" "8 compressor_7x2_16b_CLA " "Found entity 8: compressor_7x2_16b_CLA" {  } { { "compressor_7x2_16b_CLA.vhd" "" { Text "F:/github_projects/New JICS/Compressor72_16bits/compressor_CLA/compressor_7x2_16b_CLA.vhd" 392 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767104077678 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767104077678 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_level_compressor_7x2_16b " "Elaborating entity \"top_level_compressor_7x2_16b\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1767104077697 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FF_D16 FF_D16:ff_a " "Elaborating entity \"FF_D16\" for hierarchy \"FF_D16:ff_a\"" {  } { { "top_level_compressor_7x2_16b.vhd" "ff_a" { Text "F:/github_projects/New JICS/Compressor72_16bits/compressor_CLA/top_level_compressor_7x2_16b.vhd" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767104077709 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "compressor_7x2_16b_CLA compressor_7x2_16b_CLA:u_compressor " "Elaborating entity \"compressor_7x2_16b_CLA\" for hierarchy \"compressor_7x2_16b_CLA:u_compressor\"" {  } { { "top_level_compressor_7x2_16b.vhd" "u_compressor" { Text "F:/github_projects/New JICS/Compressor72_16bits/compressor_CLA/top_level_compressor_7x2_16b.vhd" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767104077714 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "compressor_7entradas1a compressor_7x2_16b_CLA:u_compressor\|compressor_7entradas1a:stage_0 " "Elaborating entity \"compressor_7entradas1a\" for hierarchy \"compressor_7x2_16b_CLA:u_compressor\|compressor_7entradas1a:stage_0\"" {  } { { "compressor_7x2_16b_CLA.vhd" "stage_0" { Text "F:/github_projects/New JICS/Compressor72_16bits/compressor_CLA/compressor_7x2_16b_CLA.vhd" 410 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767104077722 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cout2 compressor_7x2_16b_CLA.vhd(354) " "Inferred latch for \"cout2\" at compressor_7x2_16b_CLA.vhd(354)" {  } { { "compressor_7x2_16b_CLA.vhd" "" { Text "F:/github_projects/New JICS/Compressor72_16bits/compressor_CLA/compressor_7x2_16b_CLA.vhd" 354 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1767104077723 "|top_level_compressor_7x2_16b|compressor_7x2_16b_CLA:u_compressor|compressor_7entradas1a:stage_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "carry compressor_7x2_16b_CLA.vhd(349) " "Inferred latch for \"carry\" at compressor_7x2_16b_CLA.vhd(349)" {  } { { "compressor_7x2_16b_CLA.vhd" "" { Text "F:/github_projects/New JICS/Compressor72_16bits/compressor_CLA/compressor_7x2_16b_CLA.vhd" 349 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1767104077723 "|top_level_compressor_7x2_16b|compressor_7x2_16b_CLA:u_compressor|compressor_7entradas1a:stage_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cgen compressor_7x2_16b_CLA:u_compressor\|compressor_7entradas1a:stage_0\|cgen:cgen1 " "Elaborating entity \"cgen\" for hierarchy \"compressor_7x2_16b_CLA:u_compressor\|compressor_7entradas1a:stage_0\|cgen:cgen1\"" {  } { { "compressor_7x2_16b_CLA.vhd" "cgen1" { Text "F:/github_projects/New JICS/Compressor72_16bits/compressor_CLA/compressor_7x2_16b_CLA.vhd" 337 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767104077727 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cla_15b compressor_7x2_16b_CLA:u_compressor\|cla_15b:stage_16 " "Elaborating entity \"cla_15b\" for hierarchy \"compressor_7x2_16b_CLA:u_compressor\|cla_15b:stage_16\"" {  } { { "compressor_7x2_16b_CLA.vhd" "stage_16" { Text "F:/github_projects/New JICS/Compressor72_16bits/compressor_CLA/compressor_7x2_16b_CLA.vhd" 427 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767104077743 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "compressor_4entradas1 compressor_7x2_16b_CLA:u_compressor\|compressor_4entradas1:stage_17 " "Elaborating entity \"compressor_4entradas1\" for hierarchy \"compressor_7x2_16b_CLA:u_compressor\|compressor_4entradas1:stage_17\"" {  } { { "compressor_7x2_16b_CLA.vhd" "stage_17" { Text "F:/github_projects/New JICS/Compressor72_16bits/compressor_CLA/compressor_7x2_16b_CLA.vhd" 429 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767104077751 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux21ab compressor_7x2_16b_CLA:u_compressor\|compressor_4entradas1:stage_17\|Mux21ab:s0 " "Elaborating entity \"Mux21ab\" for hierarchy \"compressor_7x2_16b_CLA:u_compressor\|compressor_4entradas1:stage_17\|Mux21ab:s0\"" {  } { { "compressor_7x2_16b_CLA.vhd" "s0" { Text "F:/github_projects/New JICS/Compressor72_16bits/compressor_CLA/compressor_7x2_16b_CLA.vhd" 308 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767104077755 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder_a compressor_7x2_16b_CLA:u_compressor\|full_adder_a:stage_18 " "Elaborating entity \"full_adder_a\" for hierarchy \"compressor_7x2_16b_CLA:u_compressor\|full_adder_a:stage_18\"" {  } { { "compressor_7x2_16b_CLA.vhd" "stage_18" { Text "F:/github_projects/New JICS/Compressor72_16bits/compressor_CLA/compressor_7x2_16b_CLA.vhd" 430 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767104077760 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FF_D3 FF_D3:ff_c_out " "Elaborating entity \"FF_D3\" for hierarchy \"FF_D3:ff_c_out\"" {  } { { "top_level_compressor_7x2_16b.vhd" "ff_c_out" { Text "F:/github_projects/New JICS/Compressor72_16bits/compressor_CLA/top_level_compressor_7x2_16b.vhd" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767104077763 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1767104078435 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1767104078915 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767104078915 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "491 " "Implemented 491 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "114 " "Implemented 114 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1767104078954 ""} { "Info" "ICUT_CUT_TM_OPINS" "19 " "Implemented 19 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1767104078954 ""} { "Info" "ICUT_CUT_TM_LCELLS" "358 " "Implemented 358 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1767104078954 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1767104078954 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4854 " "Peak virtual memory: 4854 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1767104078963 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 30 11:14:38 2025 " "Processing ended: Tue Dec 30 11:14:38 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1767104078963 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1767104078963 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1767104078963 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1767104078963 ""}
