 
cpldfit:  version P.20131013                        Xilinx Inc.
                                  Fitter Report
Design Name: top                                 Date: 12-27-2020, 11:26PM
Device Used: XC9572XL-10-CS48
Fitting Status: Successful

*************************  Mapped Resource Summary  **************************

Macrocells     Product Terms    Function Block   Registers      Pins           
Used/Tot       Used/Tot         Inps Used/Tot    Used/Tot       Used/Tot       
9  /72  ( 12%) 30  /360  (  8%) 35 /216 ( 16%)   0  /72  (  0%) 22 /38  ( 58%)

** Function Block Resources **

Function    Mcells      FB Inps     Pterms      IO          
Block       Used/Tot    Used/Tot    Used/Tot    Used/Tot    
FB1           3/18       10/54        8/90       6/10
FB2           2/18        8/54        4/90       5/ 9
FB3           2/18        9/54       12/90       5/11
FB4           2/18        8/54        6/90       6/ 8
             -----       -----       -----      -----    
              9/72       35/216      30/360     22/38 

* - Resource is exhausted

** Global Control Resources **

Global clock net(s) unused.
Global output enable net(s) unused.
Global set/reset net(s) unused.

** Pin Resources **

Signal Type    Required     Mapped  |  Pin Type            Used    Total 
------------------------------------|------------------------------------
Input         :   15          15    |  I/O              :    19      32
Output        :    7           7    |  GCK/IO           :     2       3
Bidirectional :    0           0    |  GTS/IO           :     0       2
GCK           :    0           0    |  GSR/IO           :     1       1
GTS           :    0           0    |
GSR           :    0           0    |
                 ----        ----
        Total     22          22

** Power Data **

There are 9 macrocells in high performance mode (MCHP).
There are 0 macrocells in low power mode (MCLP).
End of Mapped Resource Summary
**************************  Errors and Warnings  ***************************

WARNING:Cpld - Unable to retrieve the path to the iSE Project Repository. Will
   use the default filename of 'top.ise'.
INFO:Cpld - Inferring BUFG constraint for signal 'Addr<3>' based upon the LOC
   constraint 'A7'. It is recommended that you declare this BUFG explicitedly in
   your design. Note that for certain device families the output of a BUFG
   constraint can not drive a gated clock, and the BUFG constraint will be
   ignored.
INFO:Cpld - Inferring BUFG constraint for signal 'Addr<4>' based upon the LOC
   constraint 'B7'. It is recommended that you declare this BUFG explicitedly in
   your design. Note that for certain device families the output of a BUFG
   constraint can not drive a gated clock, and the BUFG constraint will be
   ignored.
WARNING:Cpld:1239 - The global clock designation (BUFG) on signal 'Addr_4_IBUF'
   is ignored. Most likely the signal is gated and therefore cannot be used as a
   global control signal.
WARNING:Cpld:1239 - The global clock designation (BUFG) on signal 'Addr_3_IBUF'
   is ignored. Most likely the signal is gated and therefore cannot be used as a
   global control signal.
WARNING:Cpld - The signal(s) '_old_bank_1<1>' are in combinational feedback
   loops.
   These signals may cause hazards/glitches. Apply the NOREDUCE parameter to the
   hazard reduction circuitry.
   Timing analysis of paths involving this node may be inaccurate or incomplete.
WARNING:Cpld - The signal(s) '_old_bank_1<0>' are in combinational feedback
   loops.
   These signals may cause hazards/glitches. Apply the NOREDUCE parameter to the
   hazard reduction circuitry.
   Timing analysis of paths involving this node may be inaccurate or incomplete.
*************************  Summary of Mapped Logic  ************************

** 7 Outputs **

Signal              Total Total Loc     Pin  Pin     Pin     Pwr  Slew Reg Init
Name                Pts   Inps          No.  Type    Use     Mode Rate State
RAM_A1514<1>        2     6     FB1_2   D7~  I/O     O       STD  FAST 
RAM_A1514<0>        2     7     FB1_5   D6~  I/O     O       STD  FAST 
led1                4     8     FB1_6   C7~  I/O     O       STD  FAST 
RAM_WE_N            2     8     FB2_2   F4~  I/O     O       STD  FAST 
led2                2     8     FB2_15  E7~  I/O     O       STD  FAST 
RAM_CS_N            4     8     FB4_2   E1~  I/O     O       STD  FAST 
RAM_OE_N            2     8     FB4_8   F1~  I/O     O       STD  FAST 

** 2 Buried Nodes **

Signal              Total Total Loc     Pwr  Reg Init
Name                Pts   Inps          Mode State
_old_bank_1<1>      6     7     FB3_17  STD  
_old_bank_1<0>      6     8     FB3_18  STD  

** 15 Inputs **

Signal              Loc     Pin  Pin     Pin     
Name                        No.  Type    Use     
Addr<4>             FB1_9   B7~  GCK/I/O I
Addr<3>             FB1_14  A7~  GCK/I/O I
Addr<2>             FB1_15  A6~  I/O     I
AddrIO<2>           FB2_6   F5   I/O     I
AddrIO<3>           FB2_8   G6   I/O     I
D1D0<0>             FB2_9   G7   GSR/I/O I
WR_N                FB3_2   B5~  I/O     I
Addr<1>             FB3_5   A4~  I/O     I
RD_N                FB3_8   B4~  I/O     I
Addr<0>             FB3_9   A3~  I/O     I
IORQ_N              FB3_15  C2~  I/O     I
MREQ_N              FB4_5   E2~  I/O     I
D1D0<1>             FB4_14  F2   I/O     I
AddrIO<1>           FB4_15  E3   I/O     I
AddrIO<0>           FB4_17  G4   I/O     I

Legend:
Pin No. - ~ - User Assigned
**************************  Function Block Details  ************************
Legend:
Total Pt     - Total product terms used by the macrocell signal
Imp Pt       - Product terms imported from other macrocells
Exp Pt       - Product terms exported to other macrocells
               in direction shown
Unused Pt    - Unused local product terms remaining in macrocell
Loc          - Location where logic was mapped in device
Pin Type/Use - I  - Input             GCK - Global Clock
               O  - Output            GTS - Global Output Enable
              (b) - Buried macrocell  GSR - Global Set/Reset
X            - Signal used as input to the macrocell logic.
Pin No.      - ~  - User Assigned
*********************************** FB1  ***********************************
Number of function block inputs used/remaining:               10/44
Number of signals used by logic mapping into function block:  10
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0     0   5     FB1_1         (b)     
RAM_A1514<1>          2       0     0   3     FB1_2   D7~   I/O     O
(unused)              0       0     0   5     FB1_3   D4    I/O     
(unused)              0       0     0   5     FB1_4         (b)     
RAM_A1514<0>          2       0     0   3     FB1_5   D6~   I/O     O
led1                  4       0     0   1     FB1_6   C7~   I/O     O
(unused)              0       0     0   5     FB1_7         (b)     
(unused)              0       0     0   5     FB1_8   C6    I/O     
(unused)              0       0     0   5     FB1_9   B7    GCK/I/O I
(unused)              0       0     0   5     FB1_10        (b)     
(unused)              0       0     0   5     FB1_11  B6    GCK/I/O 
(unused)              0       0     0   5     FB1_12        (b)     
(unused)              0       0     0   5     FB1_13        (b)     
(unused)              0       0     0   5     FB1_14  A7    GCK/I/O I
(unused)              0       0     0   5     FB1_15  A6    I/O     I
(unused)              0       0     0   5     FB1_16        (b)     
(unused)              0       0     0   5     FB1_17  C5    I/O     
(unused)              0       0     0   5     FB1_18        (b)     

Signals Used by Logic in Function Block
  1: Addr<0>            5: Addr<4>            8: WR_N 
  2: Addr<1>            6: MREQ_N             9: _old_bank_1<0> 
  3: Addr<2>            7: RD_N              10: _old_bank_1<1> 
  4: Addr<3>          

Signal                        1         2         3         4 FB
Name                0----+----0----+----0----+----0----+----0 Inputs
RAM_A1514<1>         XXXXX....X.............................. 6
RAM_A1514<0>         XXXXX...XX.............................. 7
led1                 XXXXXXXX................................ 8
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*********************************** FB2  ***********************************
Number of function block inputs used/remaining:               8/46
Number of signals used by logic mapping into function block:  8
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0     0   5     FB2_1         (b)     
RAM_WE_N              2       0     0   3     FB2_2   F4~   I/O     O
(unused)              0       0     0   5     FB2_3         (b)     
(unused)              0       0     0   5     FB2_4         (b)     
(unused)              0       0     0   5     FB2_5   G5    I/O     
(unused)              0       0     0   5     FB2_6   F5    I/O     I
(unused)              0       0     0   5     FB2_7         (b)     
(unused)              0       0     0   5     FB2_8   G6    I/O     I
(unused)              0       0     0   5     FB2_9   G7    GSR/I/O I
(unused)              0       0     0   5     FB2_10        (b)     
(unused)              0       0     0   5     FB2_11  F6    GTS/I/O 
(unused)              0       0     0   5     FB2_12        (b)     
(unused)              0       0     0   5     FB2_13        (b)     
(unused)              0       0     0   5     FB2_14  E6    GTS/I/O 
led2                  2       0     0   3     FB2_15  E7~   I/O     O
(unused)              0       0     0   5     FB2_16        (b)     
(unused)              0       0     0   5     FB2_17  E5    I/O     
(unused)              0       0     0   5     FB2_18        (b)     

Signals Used by Logic in Function Block
  1: Addr<0>            4: Addr<3>            7: RD_N 
  2: Addr<1>            5: Addr<4>            8: WR_N 
  3: Addr<2>            6: MREQ_N           

Signal                        1         2         3         4 FB
Name                0----+----0----+----0----+----0----+----0 Inputs
RAM_WE_N             XXXXXXXX................................ 8
led2                 XXXXXXXX................................ 8
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*********************************** FB3  ***********************************
Number of function block inputs used/remaining:               9/45
Number of signals used by logic mapping into function block:  9
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0   /\1   4     FB3_1         (b)     (b)
(unused)              0       0     0   5     FB3_2   B5    I/O     I
(unused)              0       0     0   5     FB3_3   C4    I/O     
(unused)              0       0     0   5     FB3_4         (b)     
(unused)              0       0     0   5     FB3_5   A4    I/O     I
(unused)              0       0     0   5     FB3_6         (b)     
(unused)              0       0     0   5     FB3_7         (b)     
(unused)              0       0     0   5     FB3_8   B4    I/O     I
(unused)              0       0     0   5     FB3_9   A3    I/O     I
(unused)              0       0     0   5     FB3_10  D3    I/O     
(unused)              0       0     0   5     FB3_11  B2    I/O     
(unused)              0       0     0   5     FB3_12        (b)     
(unused)              0       0     0   5     FB3_13        (b)     
(unused)              0       0     0   5     FB3_14  B1    I/O     
(unused)              0       0     0   5     FB3_15  C2    I/O     I
(unused)              0       0   \/1   4     FB3_16  D2    I/O     (b)
_old_bank_1<1>        6       1<-   0   0     FB3_17  C3    I/O     (b)
_old_bank_1<0>        6       1<-   0   0     FB3_18        (b)     (b)

Signals Used by Logic in Function Block
  1: AddrIO<0>          4: AddrIO<3>          7: IORQ_N 
  2: AddrIO<1>          5: D1D0<0>            8: _old_bank_1<0> 
  3: AddrIO<2>          6: D1D0<1>            9: _old_bank_1<1> 

Signal                        1         2         3         4 FB
Name                0----+----0----+----0----+----0----+----0 Inputs
_old_bank_1<1>       XXXX.XX.X............................... 7
_old_bank_1<0>       XXXXX.XXX............................... 8
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*********************************** FB4  ***********************************
Number of function block inputs used/remaining:               8/46
Number of signals used by logic mapping into function block:  8
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0     0   5     FB4_1         (b)     
RAM_CS_N              4       0     0   1     FB4_2   E1~   I/O     O
(unused)              0       0     0   5     FB4_3         (b)     
(unused)              0       0     0   5     FB4_4         (b)     
(unused)              0       0     0   5     FB4_5   E2    I/O     I
(unused)              0       0     0   5     FB4_6   E4    I/O     
(unused)              0       0     0   5     FB4_7         (b)     
RAM_OE_N              2       0     0   3     FB4_8   F1~   I/O     O
(unused)              0       0     0   5     FB4_9         (b)     
(unused)              0       0     0   5     FB4_10        (b)     
(unused)              0       0     0   5     FB4_11  G1    I/O     
(unused)              0       0     0   5     FB4_12        (b)     
(unused)              0       0     0   5     FB4_13        (b)     
(unused)              0       0     0   5     FB4_14  F2    I/O     I
(unused)              0       0     0   5     FB4_15  E3    I/O     I
(unused)              0       0     0   5     FB4_16        (b)     
(unused)              0       0     0   5     FB4_17  G4    I/O     I
(unused)              0       0     0   5     FB4_18        (b)     

Signals Used by Logic in Function Block
  1: Addr<0>            4: Addr<3>            7: RD_N 
  2: Addr<1>            5: Addr<4>            8: WR_N 
  3: Addr<2>            6: MREQ_N           

Signal                        1         2         3         4 FB
Name                0----+----0----+----0----+----0----+----0 Inputs
RAM_CS_N             XXXXXXXX................................ 8
RAM_OE_N             XXXXXXXX................................ 8
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*******************************  Equations  ********************************

********** Mapped Logic **********






RAM_A1514(0) <= NOT (((_old_bank_1(1) AND _old_bank_1(0))
	OR (Addr(4) AND Addr(2) AND Addr(1) AND Addr(0) AND 
	NOT Addr(3))));


RAM_A1514(1) <= NOT (((NOT _old_bank_1(1))
	OR (Addr(4) AND Addr(2) AND Addr(1) AND Addr(0) AND 
	NOT Addr(3))));


RAM_CS_N <= NOT (((Addr(4) AND WR_N AND Addr(3) AND NOT RD_N AND NOT MREQ_N)
	OR (Addr(4) AND NOT WR_N AND Addr(3) AND RD_N AND NOT MREQ_N)
	OR (Addr(4) AND Addr(2) AND Addr(1) AND Addr(0) AND WR_N AND 
	NOT RD_N AND NOT MREQ_N)
	OR (Addr(4) AND Addr(2) AND Addr(1) AND Addr(0) AND NOT WR_N AND 
	RD_N AND NOT MREQ_N)));


RAM_OE_N <= NOT (((Addr(4) AND WR_N AND Addr(3) AND NOT RD_N AND NOT MREQ_N)
	OR (Addr(4) AND Addr(2) AND Addr(1) AND Addr(0) AND WR_N AND 
	NOT RD_N AND NOT MREQ_N)));


RAM_WE_N <= NOT (((Addr(4) AND NOT WR_N AND Addr(3) AND RD_N AND NOT MREQ_N)
	OR (Addr(4) AND Addr(2) AND Addr(1) AND Addr(0) AND NOT WR_N AND 
	RD_N AND NOT MREQ_N)));


_old_bank_1(0) <= ((NOT AddrIO(3) AND NOT D1D0(0) AND AddrIO(1) AND AddrIO(0) AND 
	AddrIO(2) AND NOT IORQ_N)
	OR (AddrIO(3) AND _old_bank_1(1) AND _old_bank_1(0))
	OR (_old_bank_1(1) AND _old_bank_1(0) AND NOT AddrIO(1))
	OR (_old_bank_1(1) AND _old_bank_1(0) AND NOT AddrIO(0))
	OR (_old_bank_1(1) AND _old_bank_1(0) AND NOT AddrIO(2))
	OR (_old_bank_1(1) AND _old_bank_1(0) AND IORQ_N));


_old_bank_1(1) <= ((NOT AddrIO(3) AND D1D0(1) AND AddrIO(1) AND AddrIO(0) AND 
	AddrIO(2) AND NOT IORQ_N)
	OR (AddrIO(3) AND _old_bank_1(1))
	OR (_old_bank_1(1) AND NOT AddrIO(1))
	OR (_old_bank_1(1) AND NOT AddrIO(0))
	OR (_old_bank_1(1) AND NOT AddrIO(2))
	OR (_old_bank_1(1) AND IORQ_N));


led1 <= ((Addr(4) AND WR_N AND Addr(3) AND NOT RD_N AND NOT MREQ_N)
	OR (Addr(4) AND NOT WR_N AND Addr(3) AND RD_N AND NOT MREQ_N)
	OR (Addr(4) AND Addr(2) AND Addr(1) AND Addr(0) AND WR_N AND 
	NOT RD_N AND NOT MREQ_N)
	OR (Addr(4) AND Addr(2) AND Addr(1) AND Addr(0) AND NOT WR_N AND 
	RD_N AND NOT MREQ_N));


led2 <= ((Addr(4) AND NOT WR_N AND Addr(3) AND RD_N AND NOT MREQ_N)
	OR (Addr(4) AND Addr(2) AND Addr(1) AND Addr(0) AND NOT WR_N AND 
	RD_N AND NOT MREQ_N));

Register Legend:
 FDCPE (Q,D,C,CLR,PRE,CE); 
 FTCPE (Q,D,C,CLR,PRE,CE); 
 LDCP  (Q,D,G,CLR,PRE); 

******************************  Device Pin Out *****************************

Device : XC9572XL-10-CS48


                     _____________________________
                    /                             \
                   1|  o   o   o   o   o   o   o  |
                    |                             |
                   2|  o   o   o   o   o   o   o  |
                    |                             |
                   3|  o   o   o   o   o   o   o  |
                    |                             |
                   4|  o   o   o   o   o   o   o  |
                    |                             |
                   5|  o   o   o       o   o   o  |
                    |                             |
                   6|  o   o   o   o   o   o   o  |
                    |                             |
                   7|  o   o   o   o   o   o   o  |
                    \_____________________________/
                       A   B   C   D   E   F   G   

Pin Signal                         Pin Signal                        
No. Name                           No. Name                          
 A1 TCK                              D4 KPR                           
 A2 TMS                              D6 RAM_A1514<0>                  
 A3 Addr<0>                          D7 RAM_A1514<1>                  
 A4 Addr<1>                          E1 RAM_CS_N                      
 A5 GND                              E2 MREQ_N                        
 A6 Addr<2>                          E3 AddrIO<1>                     
 A7 Addr<3>                          E4 KPR                           
 B1 KPR                              E5 KPR                           
 B2 KPR                              E6 KPR                           
 B3 TDI                              E7 led2                          
 B4 RD_N                             F1 RAM_OE_N                      
 B5 WR_N                             F2 D1D0<1>                       
 B6 KPR                              F3 GND                           
 B7 Addr<4>                          F4 RAM_WE_N                      
 C1 VCC                              F5 AddrIO<2>                     
 C2 IORQ_N                           F6 KPR                           
 C3 KPR                              F7 VCC                           
 C4 KPR                              G1 KPR                           
 C5 KPR                              G2 TDO                           
 C6 KPR                              G3 VCC                           
 C7 led1                             G4 AddrIO<0>                     
 D1 GND                              G5 KPR                           
 D2 KPR                              G6 AddrIO<3>                     
 D3 KPR                              G7 D1D0<0>                       


Legend :  NC  = Not Connected, unbonded pin
         PGND = Unused I/O configured as additional Ground pin
         TIE  = Unused I/O floating -- must tie to VCC, GND or other signal
         KPR  = Unused I/O with weak keeper (leave unconnected)
         VCC  = Dedicated Power Pin
         GND  = Dedicated Ground Pin
         TDI  = Test Data In, JTAG pin
         TDO  = Test Data Out, JTAG pin
         TCK  = Test Clock, JTAG pin
         TMS  = Test Mode Select, JTAG pin
  PROHIBITED  = User reserved pin
****************************  Compiler Options  ****************************

Following is a list of all global compiler options used by the fitter run.

Device(s) Specified                         : xc9572xl-10-CS48
Optimization Method                         : SPEED
Multi-Level Logic Optimization              : ON
Ignore Timing Specifications                : OFF
Default Register Power Up Value             : LOW
Keep User Location Constraints              : ON
What-You-See-Is-What-You-Get                : OFF
Exhaustive Fitting                          : OFF
Keep Unused Inputs                          : OFF
Slew Rate                                   : FAST
Power Mode                                  : STD
Ground on Unused IOs                        : OFF
Set I/O Pin Termination                     : KEEPER
Global Clock Optimization                   : ON
Global Set/Reset Optimization               : ON
Global Ouput Enable Optimization            : ON
Input Limit                                 : 54
Pterm Limit                                 : 25
