// Seed: 3406004992
module module_0 (
    input tri1 id_0,
    input supply1 id_1,
    output tri1 id_2
);
  assign id_2 = ~id_0;
endmodule
module module_1 (
    input supply1 id_0,
    output tri id_1,
    output supply0 id_2,
    input supply1 id_3,
    input wand id_4,
    input supply1 id_5
);
  supply0 id_7, id_8, id_9, id_10;
  assign id_10 = 1'd0;
  assign id_7  = 1;
  module_0(
      id_5, id_5, id_1
  );
endmodule
module module_0 (
    input wire id_0,
    output wor id_1,
    input uwire id_2,
    input supply0 id_3,
    input wand id_4,
    input wor id_5,
    input tri1 id_6,
    input tri0 id_7,
    input wire id_8,
    input uwire id_9,
    output uwire id_10,
    input tri1 id_11,
    output wire id_12,
    input tri0 id_13,
    output tri0 id_14,
    input supply0 id_15,
    output uwire id_16,
    input supply0 id_17,
    output supply0 module_2,
    output wire id_19,
    output wire id_20,
    input tri id_21,
    input wor id_22,
    input supply0 id_23,
    input wand id_24,
    input tri id_25
);
  assign id_16 = 1'b0;
  module_0(
      id_21, id_9, id_19
  );
  supply1 id_27 = 1'b0;
  uwire   id_28 = 1;
endmodule
