{
  "module_name": "cgx_fw_if.h",
  "hash_id": "908c25067f83de9c4702a1e1396e417b3ea14c162711d146d3b254406f0d9e2d",
  "original_prompt": "Ingested from linux-6.6.14/drivers/net/ethernet/marvell/octeontx2/af/cgx_fw_if.h",
  "human_readable_source": " \n \n\n#ifndef __CGX_FW_INTF_H__\n#define __CGX_FW_INTF_H__\n\n#include <linux/bitops.h>\n#include <linux/bitfield.h>\n\n#define CGX_FIRMWARE_MAJOR_VER\t\t1\n#define CGX_FIRMWARE_MINOR_VER\t\t0\n\n#define CGX_EVENT_ACK                   1UL\n\n \nenum cgx_error_type {\n\tCGX_ERR_NONE,\n\tCGX_ERR_LMAC_NOT_ENABLED,\n\tCGX_ERR_LMAC_MODE_INVALID,\n\tCGX_ERR_REQUEST_ID_INVALID,\n\tCGX_ERR_PREV_ACK_NOT_CLEAR,\n\tCGX_ERR_PHY_LINK_DOWN,\n\tCGX_ERR_PCS_RESET_FAIL,\n\tCGX_ERR_AN_CPT_FAIL,\n\tCGX_ERR_TX_NOT_IDLE,\n\tCGX_ERR_RX_NOT_IDLE,\n\tCGX_ERR_SPUX_BR_BLKLOCK_FAIL,\n\tCGX_ERR_SPUX_RX_ALIGN_FAIL,\n\tCGX_ERR_SPUX_TX_FAULT,\n\tCGX_ERR_SPUX_RX_FAULT,\n\tCGX_ERR_SPUX_RESET_FAIL,\n\tCGX_ERR_SPUX_AN_RESET_FAIL,\n\tCGX_ERR_SPUX_USX_AN_RESET_FAIL,\n\tCGX_ERR_SMUX_RX_LINK_NOT_OK,\n\tCGX_ERR_PCS_RECV_LINK_FAIL,\n\tCGX_ERR_TRAINING_FAIL,\n\tCGX_ERR_RX_EQU_FAIL,\n\tCGX_ERR_SPUX_BER_FAIL,\n\tCGX_ERR_SPUX_RSFEC_ALGN_FAIL,\n\tCGX_ERR_SPUX_MARKER_LOCK_FAIL,\n\tCGX_ERR_SET_FEC_INVALID,\n\tCGX_ERR_SET_FEC_FAIL,\n\tCGX_ERR_MODULE_INVALID,\n\tCGX_ERR_MODULE_NOT_PRESENT,\n\tCGX_ERR_SPEED_CHANGE_INVALID,\n};\n\n \nenum cgx_link_speed {\n\tCGX_LINK_NONE,\n\tCGX_LINK_10M,\n\tCGX_LINK_100M,\n\tCGX_LINK_1G,\n\tCGX_LINK_2HG,\n\tCGX_LINK_5G,\n\tCGX_LINK_10G,\n\tCGX_LINK_20G,\n\tCGX_LINK_25G,\n\tCGX_LINK_40G,\n\tCGX_LINK_50G,\n\tCGX_LINK_80G,\n\tCGX_LINK_100G,\n\tCGX_LINK_SPEED_MAX,\n};\n\nenum CGX_MODE_ {\n\tCGX_MODE_SGMII,\n\tCGX_MODE_1000_BASEX,\n\tCGX_MODE_QSGMII,\n\tCGX_MODE_10G_C2C,\n\tCGX_MODE_10G_C2M,\n\tCGX_MODE_10G_KR,\n\tCGX_MODE_20G_C2C,\n\tCGX_MODE_25G_C2C,\n\tCGX_MODE_25G_C2M,\n\tCGX_MODE_25G_2_C2C,\n\tCGX_MODE_25G_CR,\n\tCGX_MODE_25G_KR,\n\tCGX_MODE_40G_C2C,\n\tCGX_MODE_40G_C2M,\n\tCGX_MODE_40G_CR4,\n\tCGX_MODE_40G_KR4,\n\tCGX_MODE_40GAUI_C2C,\n\tCGX_MODE_50G_C2C,\n\tCGX_MODE_50G_C2M,\n\tCGX_MODE_50G_4_C2C,\n\tCGX_MODE_50G_CR,\n\tCGX_MODE_50G_KR,\n\tCGX_MODE_80GAUI_C2C,\n\tCGX_MODE_100G_C2C,\n\tCGX_MODE_100G_C2M,\n\tCGX_MODE_100G_CR4,\n\tCGX_MODE_100G_KR4,\n\tCGX_MODE_MAX  \n};\n \nenum cgx_cmd_id {\n\tCGX_CMD_NONE,\n\tCGX_CMD_GET_FW_VER,\n\tCGX_CMD_GET_MAC_ADDR,\n\tCGX_CMD_SET_MTU,\n\tCGX_CMD_GET_LINK_STS,\t\t \n\tCGX_CMD_LINK_BRING_UP,\n\tCGX_CMD_LINK_BRING_DOWN,\n\tCGX_CMD_INTERNAL_LBK,\n\tCGX_CMD_EXTERNAL_LBK,\n\tCGX_CMD_HIGIG,\n\tCGX_CMD_LINK_STAT_CHANGE,\n\tCGX_CMD_MODE_CHANGE,\t\t \n\tCGX_CMD_INTF_SHUTDOWN,\n\tCGX_CMD_GET_MKEX_PRFL_SIZE,\n\tCGX_CMD_GET_MKEX_PRFL_ADDR,\n\tCGX_CMD_GET_FWD_BASE,\t\t \n\tCGX_CMD_GET_LINK_MODES,\t\t \n\tCGX_CMD_SET_LINK_MODE,\n\tCGX_CMD_GET_SUPPORTED_FEC,\n\tCGX_CMD_SET_FEC,\n\tCGX_CMD_GET_AN,\n\tCGX_CMD_SET_AN,\n\tCGX_CMD_GET_ADV_LINK_MODES,\n\tCGX_CMD_GET_ADV_FEC,\n\tCGX_CMD_GET_PHY_MOD_TYPE,  \n\tCGX_CMD_SET_PHY_MOD_TYPE,\n\tCGX_CMD_PRBS,\n\tCGX_CMD_DISPLAY_EYE,\n\tCGX_CMD_GET_PHY_FEC_STATS,\n};\n\n \nenum cgx_evt_id {\n\tCGX_EVT_NONE,\n\tCGX_EVT_LINK_CHANGE,\n};\n\n \nenum cgx_evt_type {\n\tCGX_EVT_ASYNC,\n\tCGX_EVT_CMD_RESP\n};\n\nenum cgx_stat {\n\tCGX_STAT_SUCCESS,\n\tCGX_STAT_FAIL\n};\n\nenum cgx_cmd_own {\n\tCGX_CMD_OWN_NS,\n\tCGX_CMD_OWN_FIRMWARE,\n};\n\n \n#define FIELD_SET(m, y, x)\t\t\\\n\t(((x) & ~(m)) |\t\t\t\\\n\tFIELD_PREP((m), (y)))\n\n \n#define EVTREG_ACK\t\tBIT_ULL(0)\n#define EVTREG_EVT_TYPE\t\tBIT_ULL(1)\n#define EVTREG_STAT\t\tBIT_ULL(2)\n#define EVTREG_ID\t\tGENMASK_ULL(8, 3)\n\n \n#define EVTREG_ERRTYPE\t\tGENMASK_ULL(18, 9)\n\n \n#define RESP_MAJOR_VER\t\tGENMASK_ULL(12, 9)\n#define RESP_MINOR_VER\t\tGENMASK_ULL(16, 13)\n\n \n#define RESP_MAC_ADDR\t\tGENMASK_ULL(56, 9)\n\n \n#define RESP_MKEX_PRFL_SIZE\t\tGENMASK_ULL(63, 9)\n\n \n#define RESP_MKEX_PRFL_ADDR\t\tGENMASK_ULL(63, 9)\n\n \n#define RESP_FWD_BASE\t\tGENMASK_ULL(56, 9)\n#define RESP_LINKSTAT_LMAC_TYPE                GENMASK_ULL(35, 28)\n\n \nstruct cgx_lnk_sts {\n\tuint64_t reserved1:9;\n\tuint64_t link_up:1;\n\tuint64_t full_duplex:1;\n\tuint64_t speed:4;\t\t \n\tuint64_t err_type:10;\n\tuint64_t an:1;\t\t\t \n\tuint64_t fec:2;\t\t\t \n\tuint64_t port:8;\n\tuint64_t reserved2:28;\n};\n\n#define RESP_LINKSTAT_UP\t\tGENMASK_ULL(9, 9)\n#define RESP_LINKSTAT_FDUPLEX\t\tGENMASK_ULL(10, 10)\n#define RESP_LINKSTAT_SPEED\t\tGENMASK_ULL(14, 11)\n#define RESP_LINKSTAT_ERRTYPE\t\tGENMASK_ULL(24, 15)\n#define RESP_LINKSTAT_AN\t\tGENMASK_ULL(25, 25)\n#define RESP_LINKSTAT_FEC\t\tGENMASK_ULL(27, 26)\n#define RESP_LINKSTAT_PORT\t\tGENMASK_ULL(35, 28)\n\n \n#define CMDREG_OWN\tBIT_ULL(0)\n#define CMDREG_ID\tGENMASK_ULL(7, 2)\n\n \n#define CMDREG_ENABLE\tBIT_ULL(8)\n\n \n#define CMDMTU_SIZE\tGENMASK_ULL(23, 8)\n\n \n#define CMDLINKCHANGE_LINKUP\tBIT_ULL(8)\n#define CMDLINKCHANGE_FULLDPLX\tBIT_ULL(9)\n#define CMDLINKCHANGE_SPEED\tGENMASK_ULL(13, 10)\n\n#define CMDSETFEC\t\t\tGENMASK_ULL(9, 8)\n \n#define CMDMODECHANGE_SPEED\t\tGENMASK_ULL(11, 8)\n#define CMDMODECHANGE_DUPLEX\t\tGENMASK_ULL(12, 12)\n#define CMDMODECHANGE_AN\t\tGENMASK_ULL(13, 13)\n#define CMDMODECHANGE_PORT\t\tGENMASK_ULL(21, 14)\n#define CMDMODECHANGE_FLAGS\t\tGENMASK_ULL(63, 22)\n\n \n#define LINKCFG_TIMEOUT\t\tGENMASK_ULL(21, 8)\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}