$date
	Wed Nov 13 12:02:24 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module not_gate $end
$scope module not_gate $end
$var wire 1 ! a $end
$var wire 1 " y $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1"
0!
$end
#5
0"
1!
