<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>/home/arielo/repos/SD/Proyecto_Paint/main/impl/gwsynthesis/project.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>/home/arielo/repos/SD/Proyecto_Paint/main/constraints/sipeed_tang_primer_25k.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>/home/arielo/repos/SD/Proyecto_Paint/main/constraints/sipeed_tang_primer_25k.sdc</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.12</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW5A-LV25MG121NC1/I0</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW5A-25</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>A</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Tue Dec  9 08:05:50 2025
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2025 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.855V 0C C1/I0</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 0.945V 85C C1/I0</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>958</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>1035</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>145</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>1</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">NO.</th>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>clk </td>
</tr>
<tr>
<td>2</td>
<td>clk1</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>clk1_s2/Q </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>50.000(MHz)</td>
<td>128.824(MHz)</td>
<td>8</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>clk1</td>
<td>100.000(MHz)</td>
<td>145.600(MHz)</td>
<td>5</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk1</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk1</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>1.566</td>
<td>count_col/outc_5_s0/Q</td>
<td>ctrl0/state_0_s0/D</td>
<td>clk1:[F]</td>
<td>clk1:[R]</td>
<td>5.000</td>
<td>0.003</td>
<td>3.368</td>
</tr>
<tr>
<td>2</td>
<td>1.982</td>
<td>cnt_delay/outc_7_s0/Q</td>
<td>ctrl0/state_3_s0/D</td>
<td>clk1:[F]</td>
<td>clk1:[R]</td>
<td>5.000</td>
<td>-0.049</td>
<td>3.004</td>
</tr>
<tr>
<td>3</td>
<td>2.043</td>
<td>cnt_delay/outc_7_s0/Q</td>
<td>ctrl0/state_2_s0/D</td>
<td>clk1:[F]</td>
<td>clk1:[R]</td>
<td>5.000</td>
<td>-0.040</td>
<td>2.934</td>
</tr>
<tr>
<td>4</td>
<td>2.153</td>
<td>ctrl0/state_1_s0/Q</td>
<td>count_index/outc_0_s0/RESET</td>
<td>clk1:[R]</td>
<td>clk1:[F]</td>
<td>5.000</td>
<td>0.068</td>
<td>2.461</td>
</tr>
<tr>
<td>5</td>
<td>2.349</td>
<td>ctrl0/state_1_s0/Q</td>
<td>count_index/outc_1_s0/RESET</td>
<td>clk1:[R]</td>
<td>clk1:[F]</td>
<td>5.000</td>
<td>0.062</td>
<td>2.271</td>
</tr>
<tr>
<td>6</td>
<td>2.352</td>
<td>ctrl0/state_2_s0/Q</td>
<td>count_index/outc_0_s0/CE</td>
<td>clk1:[R]</td>
<td>clk1:[F]</td>
<td>5.000</td>
<td>0.055</td>
<td>2.336</td>
</tr>
<tr>
<td>7</td>
<td>2.524</td>
<td>ctrl0/state_3_s0/Q</td>
<td>count_col/outc_5_s0/RESET</td>
<td>clk1:[R]</td>
<td>clk1:[F]</td>
<td>5.000</td>
<td>-0.003</td>
<td>2.161</td>
</tr>
<tr>
<td>8</td>
<td>2.524</td>
<td>ctrl0/state_3_s0/Q</td>
<td>count_col/outc_0_s0/RESET</td>
<td>clk1:[R]</td>
<td>clk1:[F]</td>
<td>5.000</td>
<td>-0.003</td>
<td>2.161</td>
</tr>
<tr>
<td>9</td>
<td>2.524</td>
<td>ctrl0/state_3_s0/Q</td>
<td>count_col/outc_1_s0/RESET</td>
<td>clk1:[R]</td>
<td>clk1:[F]</td>
<td>5.000</td>
<td>-0.003</td>
<td>2.161</td>
</tr>
<tr>
<td>10</td>
<td>2.524</td>
<td>ctrl0/state_3_s0/Q</td>
<td>count_col/outc_2_s0/RESET</td>
<td>clk1:[R]</td>
<td>clk1:[F]</td>
<td>5.000</td>
<td>-0.003</td>
<td>2.161</td>
</tr>
<tr>
<td>11</td>
<td>2.524</td>
<td>ctrl0/state_3_s0/Q</td>
<td>count_col/outc_3_s0/RESET</td>
<td>clk1:[R]</td>
<td>clk1:[F]</td>
<td>5.000</td>
<td>-0.003</td>
<td>2.161</td>
</tr>
<tr>
<td>12</td>
<td>2.524</td>
<td>ctrl0/state_3_s0/Q</td>
<td>count_col/outc_4_s0/RESET</td>
<td>clk1:[R]</td>
<td>clk1:[F]</td>
<td>5.000</td>
<td>-0.003</td>
<td>2.161</td>
</tr>
<tr>
<td>13</td>
<td>2.548</td>
<td>ctrl0/state_2_s0/Q</td>
<td>count_index/outc_1_s0/CE</td>
<td>clk1:[R]</td>
<td>clk1:[F]</td>
<td>5.000</td>
<td>0.049</td>
<td>2.146</td>
</tr>
<tr>
<td>14</td>
<td>2.583</td>
<td>ctrl0/state_3_s0/Q</td>
<td>count_col/outc_5_s0/CE</td>
<td>clk1:[R]</td>
<td>clk1:[F]</td>
<td>5.000</td>
<td>-0.003</td>
<td>2.164</td>
</tr>
<tr>
<td>15</td>
<td>2.583</td>
<td>ctrl0/state_3_s0/Q</td>
<td>count_col/outc_0_s0/CE</td>
<td>clk1:[R]</td>
<td>clk1:[F]</td>
<td>5.000</td>
<td>-0.003</td>
<td>2.164</td>
</tr>
<tr>
<td>16</td>
<td>2.583</td>
<td>ctrl0/state_3_s0/Q</td>
<td>count_col/outc_1_s0/CE</td>
<td>clk1:[R]</td>
<td>clk1:[F]</td>
<td>5.000</td>
<td>-0.003</td>
<td>2.164</td>
</tr>
<tr>
<td>17</td>
<td>2.583</td>
<td>ctrl0/state_3_s0/Q</td>
<td>count_col/outc_2_s0/CE</td>
<td>clk1:[R]</td>
<td>clk1:[F]</td>
<td>5.000</td>
<td>-0.003</td>
<td>2.164</td>
</tr>
<tr>
<td>18</td>
<td>2.583</td>
<td>ctrl0/state_3_s0/Q</td>
<td>count_col/outc_3_s0/CE</td>
<td>clk1:[R]</td>
<td>clk1:[F]</td>
<td>5.000</td>
<td>-0.003</td>
<td>2.164</td>
</tr>
<tr>
<td>19</td>
<td>2.583</td>
<td>ctrl0/state_3_s0/Q</td>
<td>count_col/outc_4_s0/CE</td>
<td>clk1:[R]</td>
<td>clk1:[F]</td>
<td>5.000</td>
<td>-0.003</td>
<td>2.164</td>
</tr>
<tr>
<td>20</td>
<td>2.887</td>
<td>ctrl0/state_2_s0/Q</td>
<td>count_row/outc_4_s0/CE</td>
<td>clk1:[R]</td>
<td>clk1:[F]</td>
<td>5.000</td>
<td>0.037</td>
<td>1.820</td>
</tr>
<tr>
<td>21</td>
<td>2.887</td>
<td>ctrl0/state_2_s0/Q</td>
<td>count_row/outc_0_s0/CE</td>
<td>clk1:[R]</td>
<td>clk1:[F]</td>
<td>5.000</td>
<td>0.037</td>
<td>1.820</td>
</tr>
<tr>
<td>22</td>
<td>2.887</td>
<td>ctrl0/state_2_s0/Q</td>
<td>count_row/outc_1_s0/CE</td>
<td>clk1:[R]</td>
<td>clk1:[F]</td>
<td>5.000</td>
<td>0.037</td>
<td>1.820</td>
</tr>
<tr>
<td>23</td>
<td>2.887</td>
<td>ctrl0/state_2_s0/Q</td>
<td>count_row/outc_2_s0/CE</td>
<td>clk1:[R]</td>
<td>clk1:[F]</td>
<td>5.000</td>
<td>0.037</td>
<td>1.820</td>
</tr>
<tr>
<td>24</td>
<td>2.887</td>
<td>ctrl0/state_2_s0/Q</td>
<td>count_row/outc_3_s0/CE</td>
<td>clk1:[R]</td>
<td>clk1:[F]</td>
<td>5.000</td>
<td>0.037</td>
<td>1.820</td>
</tr>
<tr>
<td>25</td>
<td>2.957</td>
<td>ctrl0/state_1_s0/Q</td>
<td>cnt_delay/outc_10_s0/RESET</td>
<td>clk1:[R]</td>
<td>clk1:[F]</td>
<td>5.000</td>
<td>0.053</td>
<td>1.672</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-1.397</td>
<td>count_row/n4_s3/I2</td>
<td>clk1_s2/D</td>
<td>clk1:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-1.496</td>
<td>0.159</td>
</tr>
<tr>
<td>2</td>
<td>0.255</td>
<td>paint0/address_10_s0/Q</td>
<td>mem0/MEM1_MEM1_0_1_s/ADA[13]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.004</td>
<td>0.287</td>
</tr>
<tr>
<td>3</td>
<td>0.257</td>
<td>paint0/wdata_6_s0/Q</td>
<td>mem0/B_MEM0_B_MEM0_0_0_s/DI[6]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.002</td>
<td>0.292</td>
</tr>
<tr>
<td>4</td>
<td>0.275</td>
<td>uart0/uart_inst/enable16_counter_0_s0/Q</td>
<td>uart0/uart_inst/enable16_counter_0_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>5</td>
<td>0.275</td>
<td>uart0/timeout_counter_13_s3/Q</td>
<td>uart0/timeout_counter_13_s3/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>6</td>
<td>0.278</td>
<td>ctrl0/state_1_s0/Q</td>
<td>ctrl0/state_1_s0/D</td>
<td>clk1:[R]</td>
<td>clk1:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.303</td>
</tr>
<tr>
<td>7</td>
<td>0.278</td>
<td>uart0/uart_inst/rx_avail_s5/Q</td>
<td>uart0/uart_inst/rx_avail_s5/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.303</td>
</tr>
<tr>
<td>8</td>
<td>0.278</td>
<td>uart0/uart_inst/rx_bitcount_2_s0/Q</td>
<td>uart0/uart_inst/rx_bitcount_2_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.303</td>
</tr>
<tr>
<td>9</td>
<td>0.278</td>
<td>uart0/timeout_counter_6_s3/Q</td>
<td>uart0/timeout_counter_6_s3/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.303</td>
</tr>
<tr>
<td>10</td>
<td>0.278</td>
<td>uart0/timeout_counter_9_s3/Q</td>
<td>uart0/timeout_counter_9_s3/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.303</td>
</tr>
<tr>
<td>11</td>
<td>0.278</td>
<td>uart0/timeout_counter_18_s3/Q</td>
<td>uart0/timeout_counter_18_s3/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.303</td>
</tr>
<tr>
<td>12</td>
<td>0.278</td>
<td>uart0/timeout_counter_19_s3/Q</td>
<td>uart0/timeout_counter_19_s3/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.303</td>
</tr>
<tr>
<td>13</td>
<td>0.278</td>
<td>uart0/timeout_counter_21_s3/Q</td>
<td>uart0/timeout_counter_21_s3/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.303</td>
</tr>
<tr>
<td>14</td>
<td>0.279</td>
<td>count_index/outc_1_s0/Q</td>
<td>count_index/outc_1_s0/D</td>
<td>clk1:[F]</td>
<td>clk1:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.321</td>
</tr>
<tr>
<td>15</td>
<td>0.281</td>
<td>paint0/estado_0_s0/Q</td>
<td>paint0/estado_0_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.306</td>
</tr>
<tr>
<td>16</td>
<td>0.281</td>
<td>uart0/uart_inst/rx_bitcount_1_s0/Q</td>
<td>uart0/uart_inst/rx_bitcount_1_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.306</td>
</tr>
<tr>
<td>17</td>
<td>0.281</td>
<td>uart0/state_0_s0/Q</td>
<td>uart0/state_0_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.306</td>
</tr>
<tr>
<td>18</td>
<td>0.284</td>
<td>paint0/wdata_10_s0/Q</td>
<td>mem0/MEM0_MEM0_0_1_s/DI[2]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-0.010</td>
<td>0.331</td>
</tr>
<tr>
<td>19</td>
<td>0.287</td>
<td>count_index/outc_0_s0/Q</td>
<td>count_index/outc_0_s0/D</td>
<td>clk1:[F]</td>
<td>clk1:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.329</td>
</tr>
<tr>
<td>20</td>
<td>0.289</td>
<td>paint0/wdata_10_s0/Q</td>
<td>mem0/MEM1_MEM1_0_1_s/DI[2]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-0.006</td>
<td>0.332</td>
</tr>
<tr>
<td>21</td>
<td>0.298</td>
<td>paint0/address_2_s0/Q</td>
<td>mem0/MEM0_MEM0_0_1_s/ADA[5]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.002</td>
<td>0.333</td>
</tr>
<tr>
<td>22</td>
<td>0.298</td>
<td>paint0/address_6_s0/Q</td>
<td>mem0/MEM0_MEM0_0_0_s/ADA[9]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.002</td>
<td>0.333</td>
</tr>
<tr>
<td>23</td>
<td>0.309</td>
<td>paint0/address_6_s0/Q</td>
<td>mem0/MEM0_MEM0_0_1_s/ADA[9]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-0.002</td>
<td>0.348</td>
</tr>
<tr>
<td>24</td>
<td>0.309</td>
<td>paint0/wdata_6_s0/Q</td>
<td>mem0/B_MEM0_921_DIAREG_G_6_s/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.334</td>
</tr>
<tr>
<td>25</td>
<td>0.321</td>
<td>paint0/address_2_s0/Q</td>
<td>mem0/MEM0_MEM0_0_0_s/ADA[5]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.006</td>
<td>0.352</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>3.167</td>
<td>3.417</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>clk1</td>
<td>count_col/outc_4_s0</td>
</tr>
<tr>
<td>2</td>
<td>3.167</td>
<td>3.417</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>clk1</td>
<td>count_col/outc_3_s0</td>
</tr>
<tr>
<td>3</td>
<td>3.167</td>
<td>3.417</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>clk1</td>
<td>count_col/outc_2_s0</td>
</tr>
<tr>
<td>4</td>
<td>3.167</td>
<td>3.417</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>clk1</td>
<td>count_col/outc_1_s0</td>
</tr>
<tr>
<td>5</td>
<td>3.167</td>
<td>3.417</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>clk1</td>
<td>count_col/outc_5_s0</td>
</tr>
<tr>
<td>6</td>
<td>3.167</td>
<td>3.417</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>clk1</td>
<td>count_col/outc_0_s0</td>
</tr>
<tr>
<td>7</td>
<td>3.183</td>
<td>3.433</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>clk1</td>
<td>lsr0/s_A_9_s0</td>
</tr>
<tr>
<td>8</td>
<td>3.183</td>
<td>3.433</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>clk1</td>
<td>lsr0/s_A_10_s0</td>
</tr>
<tr>
<td>9</td>
<td>3.183</td>
<td>3.433</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>clk1</td>
<td>lsr0/s_A_8_s0</td>
</tr>
<tr>
<td>10</td>
<td>3.184</td>
<td>3.434</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>clk1</td>
<td>lsr0/s_A_7_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.566</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.023</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.589</td>
</tr>
<tr>
<td class="label">From</td>
<td>count_col/outc_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ctrl0/state_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk1:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>40</td>
<td>R20C36[0][A]</td>
<td>clk1_s2/Q</td>
</tr>
<tr>
<td>7.655</td>
<td>2.655</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C35[2][A]</td>
<td>count_col/outc_5_s0/CLK</td>
</tr>
<tr>
<td>8.089</td>
<td>0.434</td>
<td>tC2Q</td>
<td>FR</td>
<td>6</td>
<td>R20C35[2][A]</td>
<td style=" font-weight:bold;">count_col/outc_5_s0/Q</td>
</tr>
<tr>
<td>8.455</td>
<td>0.366</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C35[1][B]</td>
<td>ctrl0/n14_s33/I3</td>
</tr>
<tr>
<td>8.982</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C35[1][B]</td>
<td style=" background: #97FFFF;">ctrl0/n14_s33/F</td>
</tr>
<tr>
<td>8.984</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C35[3][B]</td>
<td>ctrl0/n14_s31/I1</td>
</tr>
<tr>
<td>9.505</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C35[3][B]</td>
<td style=" background: #97FFFF;">ctrl0/n14_s31/F</td>
</tr>
<tr>
<td>9.833</td>
<td>0.327</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C36[1][B]</td>
<td>ctrl0/n14_s29/I1</td>
</tr>
<tr>
<td>10.349</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C36[1][B]</td>
<td style=" background: #97FFFF;">ctrl0/n14_s29/F</td>
</tr>
<tr>
<td>10.507</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C36[0][B]</td>
<td>ctrl0/n14_s26/I3</td>
</tr>
<tr>
<td>11.023</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C36[0][B]</td>
<td style=" background: #97FFFF;">ctrl0/n14_s26/F</td>
</tr>
<tr>
<td>11.023</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C36[0][B]</td>
<td style=" font-weight:bold;">ctrl0/state_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>40</td>
<td>R20C36[0][A]</td>
<td>clk1_s2/Q</td>
</tr>
<tr>
<td>12.653</td>
<td>2.653</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C36[0][B]</td>
<td>ctrl0/state_0_s0/CLK</td>
</tr>
<tr>
<td>12.589</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C36[0][B]</td>
<td>ctrl0/state_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.003</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.655, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.080, 61.767%; route: 0.854, 25.353%; tC2Q: 0.434, 12.880%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.653, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.982</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.607</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.589</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_delay/outc_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ctrl0/state_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk1:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>40</td>
<td>R20C36[0][A]</td>
<td>clk1_s2/Q</td>
</tr>
<tr>
<td>7.603</td>
<td>2.603</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C38[0][A]</td>
<td>cnt_delay/outc_7_s0/CLK</td>
</tr>
<tr>
<td>8.037</td>
<td>0.434</td>
<td>tC2Q</td>
<td>FR</td>
<td>2</td>
<td>R15C38[0][A]</td>
<td style=" font-weight:bold;">cnt_delay/outc_7_s0/Q</td>
</tr>
<tr>
<td>8.412</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C37[2][A]</td>
<td>ctrl0/n12_s33/I3</td>
</tr>
<tr>
<td>8.928</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C37[2][A]</td>
<td style=" background: #97FFFF;">ctrl0/n12_s33/F</td>
</tr>
<tr>
<td>9.086</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C36[2][B]</td>
<td>ctrl0/n12_s30/I1</td>
</tr>
<tr>
<td>9.612</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R16C36[2][B]</td>
<td style=" background: #97FFFF;">ctrl0/n12_s30/F</td>
</tr>
<tr>
<td>9.617</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C36[2][A]</td>
<td>ctrl0/n11_s24/I1</td>
</tr>
<tr>
<td>10.143</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C36[2][A]</td>
<td style=" background: #97FFFF;">ctrl0/n11_s24/F</td>
</tr>
<tr>
<td>10.146</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C36[0][A]</td>
<td>ctrl0/n11_s22/I1</td>
</tr>
<tr>
<td>10.607</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C36[0][A]</td>
<td style=" background: #97FFFF;">ctrl0/n11_s22/F</td>
</tr>
<tr>
<td>10.607</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C36[0][A]</td>
<td style=" font-weight:bold;">ctrl0/state_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>40</td>
<td>R20C36[0][A]</td>
<td>clk1_s2/Q</td>
</tr>
<tr>
<td>12.653</td>
<td>2.653</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C36[0][A]</td>
<td>ctrl0/state_3_s0/CLK</td>
</tr>
<tr>
<td>12.589</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C36[0][A]</td>
<td>ctrl0/state_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.049</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.603, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.030, 67.582%; route: 0.540, 17.978%; tC2Q: 0.434, 14.440%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.653, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.043</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.537</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.579</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_delay/outc_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ctrl0/state_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk1:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>40</td>
<td>R20C36[0][A]</td>
<td>clk1_s2/Q</td>
</tr>
<tr>
<td>7.603</td>
<td>2.603</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C38[0][A]</td>
<td>cnt_delay/outc_7_s0/CLK</td>
</tr>
<tr>
<td>8.037</td>
<td>0.434</td>
<td>tC2Q</td>
<td>FR</td>
<td>2</td>
<td>R15C38[0][A]</td>
<td style=" font-weight:bold;">cnt_delay/outc_7_s0/Q</td>
</tr>
<tr>
<td>8.412</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C37[2][A]</td>
<td>ctrl0/n12_s33/I3</td>
</tr>
<tr>
<td>8.928</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C37[2][A]</td>
<td style=" background: #97FFFF;">ctrl0/n12_s33/F</td>
</tr>
<tr>
<td>9.086</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C36[2][B]</td>
<td>ctrl0/n12_s30/I1</td>
</tr>
<tr>
<td>9.612</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R16C36[2][B]</td>
<td style=" background: #97FFFF;">ctrl0/n12_s30/F</td>
</tr>
<tr>
<td>9.617</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C36[3][A]</td>
<td>ctrl0/n12_s26/I0</td>
</tr>
<tr>
<td>10.114</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R16C36[3][A]</td>
<td style=" background: #97FFFF;">ctrl0/n12_s26/F</td>
</tr>
<tr>
<td>10.274</td>
<td>0.160</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C37[2][B]</td>
<td>ctrl0/n12_s25/I0</td>
</tr>
<tr>
<td>10.537</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C37[2][B]</td>
<td style=" background: #97FFFF;">ctrl0/n12_s25/F</td>
</tr>
<tr>
<td>10.537</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C37[2][B]</td>
<td style=" font-weight:bold;">ctrl0/state_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>40</td>
<td>R20C36[0][A]</td>
<td>clk1_s2/Q</td>
</tr>
<tr>
<td>12.643</td>
<td>2.643</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C37[2][B]</td>
<td>ctrl0/state_2_s0/CLK</td>
</tr>
<tr>
<td>12.579</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C37[2][B]</td>
<td>ctrl0/state_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.040</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.603, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.803, 61.440%; route: 0.697, 23.775%; tC2Q: 0.434, 14.785%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.643, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.153</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.117</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.270</td>
</tr>
<tr>
<td class="label">From</td>
<td>ctrl0/state_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>count_index/outc_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk1:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>40</td>
<td>R20C36[0][A]</td>
<td>clk1_s2/Q</td>
</tr>
<tr>
<td>2.656</td>
<td>2.656</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C36[0][A]</td>
<td>ctrl0/state_1_s0/CLK</td>
</tr>
<tr>
<td>3.039</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>21</td>
<td>R18C36[0][A]</td>
<td style=" font-weight:bold;">ctrl0/state_1_s0/Q</td>
</tr>
<tr>
<td>3.734</td>
<td>0.695</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C35[0][A]</td>
<td>ctrl0/w_RST_I_s1/I3</td>
</tr>
<tr>
<td>4.250</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R15C35[0][A]</td>
<td style=" background: #97FFFF;">ctrl0/w_RST_I_s1/F</td>
</tr>
<tr>
<td>5.117</td>
<td>0.867</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C29[0][A]</td>
<td style=" font-weight:bold;">count_index/outc_0_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>40</td>
<td>R20C36[0][A]</td>
<td>clk1_s2/Q</td>
</tr>
<tr>
<td>7.588</td>
<td>2.588</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C29[0][A]</td>
<td>count_index/outc_0_s0/CLK</td>
</tr>
<tr>
<td>7.270</td>
<td>-0.317</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C29[0][A]</td>
<td>count_index/outc_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.068</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.656, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.516, 20.975%; route: 1.562, 63.484%; tC2Q: 0.382, 15.541%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.588, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.349</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.927</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.276</td>
</tr>
<tr>
<td class="label">From</td>
<td>ctrl0/state_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>count_index/outc_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk1:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>40</td>
<td>R20C36[0][A]</td>
<td>clk1_s2/Q</td>
</tr>
<tr>
<td>2.656</td>
<td>2.656</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C36[0][A]</td>
<td>ctrl0/state_1_s0/CLK</td>
</tr>
<tr>
<td>3.039</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>21</td>
<td>R18C36[0][A]</td>
<td style=" font-weight:bold;">ctrl0/state_1_s0/Q</td>
</tr>
<tr>
<td>3.734</td>
<td>0.695</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C35[0][A]</td>
<td>ctrl0/w_RST_I_s1/I3</td>
</tr>
<tr>
<td>4.250</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R15C35[0][A]</td>
<td style=" background: #97FFFF;">ctrl0/w_RST_I_s1/F</td>
</tr>
<tr>
<td>4.927</td>
<td>0.677</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C29[0][A]</td>
<td style=" font-weight:bold;">count_index/outc_1_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>40</td>
<td>R20C36[0][A]</td>
<td>clk1_s2/Q</td>
</tr>
<tr>
<td>7.594</td>
<td>2.594</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C29[0][A]</td>
<td>count_index/outc_1_s0/CLK</td>
</tr>
<tr>
<td>7.276</td>
<td>-0.317</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C29[0][A]</td>
<td>count_index/outc_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.062</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.656, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.516, 22.730%; route: 1.372, 60.429%; tC2Q: 0.382, 16.841%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.594, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.352</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.979</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.332</td>
</tr>
<tr>
<td class="label">From</td>
<td>ctrl0/state_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>count_index/outc_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk1:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>40</td>
<td>R20C36[0][A]</td>
<td>clk1_s2/Q</td>
</tr>
<tr>
<td>2.643</td>
<td>2.643</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C37[2][B]</td>
<td>ctrl0/state_2_s0/CLK</td>
</tr>
<tr>
<td>3.026</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>20</td>
<td>R16C37[2][B]</td>
<td style=" font-weight:bold;">ctrl0/state_2_s0/Q</td>
</tr>
<tr>
<td>3.594</td>
<td>0.569</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C35[3][B]</td>
<td>ctrl0/w_INC_I_s2/I0</td>
</tr>
<tr>
<td>4.092</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R14C35[3][B]</td>
<td style=" background: #97FFFF;">ctrl0/w_INC_I_s2/F</td>
</tr>
<tr>
<td>4.979</td>
<td>0.887</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C29[0][A]</td>
<td style=" font-weight:bold;">count_index/outc_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>40</td>
<td>R20C36[0][A]</td>
<td>clk1_s2/Q</td>
</tr>
<tr>
<td>7.588</td>
<td>2.588</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C29[0][A]</td>
<td>count_index/outc_0_s0/CLK</td>
</tr>
<tr>
<td>7.332</td>
<td>-0.256</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C29[0][A]</td>
<td>count_index/outc_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.055</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.643, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.498, 21.295%; route: 1.456, 62.333%; tC2Q: 0.382, 16.372%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.588, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.524</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.814</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.338</td>
</tr>
<tr>
<td class="label">From</td>
<td>ctrl0/state_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>count_col/outc_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk1:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>40</td>
<td>R20C36[0][A]</td>
<td>clk1_s2/Q</td>
</tr>
<tr>
<td>2.653</td>
<td>2.653</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C36[0][A]</td>
<td>ctrl0/state_3_s0/CLK</td>
</tr>
<tr>
<td>3.035</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>19</td>
<td>R16C36[0][A]</td>
<td style=" font-weight:bold;">ctrl0/state_3_s0/Q</td>
</tr>
<tr>
<td>3.771</td>
<td>0.736</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C35[3][A]</td>
<td>count_col/n21_s2/I3</td>
</tr>
<tr>
<td>4.186</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R20C35[3][A]</td>
<td style=" background: #97FFFF;">count_col/n21_s2/F</td>
</tr>
<tr>
<td>4.814</td>
<td>0.627</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C35[2][A]</td>
<td style=" font-weight:bold;">count_col/outc_5_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>40</td>
<td>R20C36[0][A]</td>
<td>clk1_s2/Q</td>
</tr>
<tr>
<td>7.655</td>
<td>2.655</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C35[2][A]</td>
<td>count_col/outc_5_s0/CLK</td>
</tr>
<tr>
<td>7.338</td>
<td>-0.317</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C35[2][A]</td>
<td>count_col/outc_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.003</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.653, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.415, 19.202%; route: 1.364, 63.100%; tC2Q: 0.382, 17.698%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.655, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.524</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.814</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.338</td>
</tr>
<tr>
<td class="label">From</td>
<td>ctrl0/state_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>count_col/outc_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk1:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>40</td>
<td>R20C36[0][A]</td>
<td>clk1_s2/Q</td>
</tr>
<tr>
<td>2.653</td>
<td>2.653</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C36[0][A]</td>
<td>ctrl0/state_3_s0/CLK</td>
</tr>
<tr>
<td>3.035</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>19</td>
<td>R16C36[0][A]</td>
<td style=" font-weight:bold;">ctrl0/state_3_s0/Q</td>
</tr>
<tr>
<td>3.771</td>
<td>0.736</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C35[3][A]</td>
<td>count_col/n21_s2/I3</td>
</tr>
<tr>
<td>4.186</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R20C35[3][A]</td>
<td style=" background: #97FFFF;">count_col/n21_s2/F</td>
</tr>
<tr>
<td>4.814</td>
<td>0.627</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C35[2][B]</td>
<td style=" font-weight:bold;">count_col/outc_0_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>40</td>
<td>R20C36[0][A]</td>
<td>clk1_s2/Q</td>
</tr>
<tr>
<td>7.655</td>
<td>2.655</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C35[2][B]</td>
<td>count_col/outc_0_s0/CLK</td>
</tr>
<tr>
<td>7.338</td>
<td>-0.317</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C35[2][B]</td>
<td>count_col/outc_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.003</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.653, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.415, 19.202%; route: 1.364, 63.100%; tC2Q: 0.382, 17.698%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.655, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.524</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.814</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.338</td>
</tr>
<tr>
<td class="label">From</td>
<td>ctrl0/state_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>count_col/outc_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk1:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>40</td>
<td>R20C36[0][A]</td>
<td>clk1_s2/Q</td>
</tr>
<tr>
<td>2.653</td>
<td>2.653</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C36[0][A]</td>
<td>ctrl0/state_3_s0/CLK</td>
</tr>
<tr>
<td>3.035</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>19</td>
<td>R16C36[0][A]</td>
<td style=" font-weight:bold;">ctrl0/state_3_s0/Q</td>
</tr>
<tr>
<td>3.771</td>
<td>0.736</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C35[3][A]</td>
<td>count_col/n21_s2/I3</td>
</tr>
<tr>
<td>4.186</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R20C35[3][A]</td>
<td style=" background: #97FFFF;">count_col/n21_s2/F</td>
</tr>
<tr>
<td>4.814</td>
<td>0.627</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C35[0][A]</td>
<td style=" font-weight:bold;">count_col/outc_1_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>40</td>
<td>R20C36[0][A]</td>
<td>clk1_s2/Q</td>
</tr>
<tr>
<td>7.655</td>
<td>2.655</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C35[0][A]</td>
<td>count_col/outc_1_s0/CLK</td>
</tr>
<tr>
<td>7.338</td>
<td>-0.317</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C35[0][A]</td>
<td>count_col/outc_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.003</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.653, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.415, 19.202%; route: 1.364, 63.100%; tC2Q: 0.382, 17.698%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.655, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.524</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.814</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.338</td>
</tr>
<tr>
<td class="label">From</td>
<td>ctrl0/state_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>count_col/outc_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk1:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>40</td>
<td>R20C36[0][A]</td>
<td>clk1_s2/Q</td>
</tr>
<tr>
<td>2.653</td>
<td>2.653</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C36[0][A]</td>
<td>ctrl0/state_3_s0/CLK</td>
</tr>
<tr>
<td>3.035</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>19</td>
<td>R16C36[0][A]</td>
<td style=" font-weight:bold;">ctrl0/state_3_s0/Q</td>
</tr>
<tr>
<td>3.771</td>
<td>0.736</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C35[3][A]</td>
<td>count_col/n21_s2/I3</td>
</tr>
<tr>
<td>4.186</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R20C35[3][A]</td>
<td style=" background: #97FFFF;">count_col/n21_s2/F</td>
</tr>
<tr>
<td>4.814</td>
<td>0.627</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C35[0][B]</td>
<td style=" font-weight:bold;">count_col/outc_2_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>40</td>
<td>R20C36[0][A]</td>
<td>clk1_s2/Q</td>
</tr>
<tr>
<td>7.655</td>
<td>2.655</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C35[0][B]</td>
<td>count_col/outc_2_s0/CLK</td>
</tr>
<tr>
<td>7.338</td>
<td>-0.317</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C35[0][B]</td>
<td>count_col/outc_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.003</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.653, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.415, 19.202%; route: 1.364, 63.100%; tC2Q: 0.382, 17.698%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.655, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.524</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.814</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.338</td>
</tr>
<tr>
<td class="label">From</td>
<td>ctrl0/state_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>count_col/outc_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk1:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>40</td>
<td>R20C36[0][A]</td>
<td>clk1_s2/Q</td>
</tr>
<tr>
<td>2.653</td>
<td>2.653</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C36[0][A]</td>
<td>ctrl0/state_3_s0/CLK</td>
</tr>
<tr>
<td>3.035</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>19</td>
<td>R16C36[0][A]</td>
<td style=" font-weight:bold;">ctrl0/state_3_s0/Q</td>
</tr>
<tr>
<td>3.771</td>
<td>0.736</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C35[3][A]</td>
<td>count_col/n21_s2/I3</td>
</tr>
<tr>
<td>4.186</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R20C35[3][A]</td>
<td style=" background: #97FFFF;">count_col/n21_s2/F</td>
</tr>
<tr>
<td>4.814</td>
<td>0.627</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C35[1][A]</td>
<td style=" font-weight:bold;">count_col/outc_3_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>40</td>
<td>R20C36[0][A]</td>
<td>clk1_s2/Q</td>
</tr>
<tr>
<td>7.655</td>
<td>2.655</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C35[1][A]</td>
<td>count_col/outc_3_s0/CLK</td>
</tr>
<tr>
<td>7.338</td>
<td>-0.317</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C35[1][A]</td>
<td>count_col/outc_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.003</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.653, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.415, 19.202%; route: 1.364, 63.100%; tC2Q: 0.382, 17.698%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.655, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.524</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.814</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.338</td>
</tr>
<tr>
<td class="label">From</td>
<td>ctrl0/state_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>count_col/outc_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk1:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>40</td>
<td>R20C36[0][A]</td>
<td>clk1_s2/Q</td>
</tr>
<tr>
<td>2.653</td>
<td>2.653</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C36[0][A]</td>
<td>ctrl0/state_3_s0/CLK</td>
</tr>
<tr>
<td>3.035</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>19</td>
<td>R16C36[0][A]</td>
<td style=" font-weight:bold;">ctrl0/state_3_s0/Q</td>
</tr>
<tr>
<td>3.771</td>
<td>0.736</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C35[3][A]</td>
<td>count_col/n21_s2/I3</td>
</tr>
<tr>
<td>4.186</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R20C35[3][A]</td>
<td style=" background: #97FFFF;">count_col/n21_s2/F</td>
</tr>
<tr>
<td>4.814</td>
<td>0.627</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C35[1][B]</td>
<td style=" font-weight:bold;">count_col/outc_4_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>40</td>
<td>R20C36[0][A]</td>
<td>clk1_s2/Q</td>
</tr>
<tr>
<td>7.655</td>
<td>2.655</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C35[1][B]</td>
<td>count_col/outc_4_s0/CLK</td>
</tr>
<tr>
<td>7.338</td>
<td>-0.317</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C35[1][B]</td>
<td>count_col/outc_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.003</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.653, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.415, 19.202%; route: 1.364, 63.100%; tC2Q: 0.382, 17.698%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.655, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.548</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.789</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.338</td>
</tr>
<tr>
<td class="label">From</td>
<td>ctrl0/state_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>count_index/outc_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk1:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>40</td>
<td>R20C36[0][A]</td>
<td>clk1_s2/Q</td>
</tr>
<tr>
<td>2.643</td>
<td>2.643</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C37[2][B]</td>
<td>ctrl0/state_2_s0/CLK</td>
</tr>
<tr>
<td>3.026</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>20</td>
<td>R16C37[2][B]</td>
<td style=" font-weight:bold;">ctrl0/state_2_s0/Q</td>
</tr>
<tr>
<td>3.594</td>
<td>0.569</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C35[3][B]</td>
<td>ctrl0/w_INC_I_s2/I0</td>
</tr>
<tr>
<td>4.092</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R14C35[3][B]</td>
<td style=" background: #97FFFF;">ctrl0/w_INC_I_s2/F</td>
</tr>
<tr>
<td>4.789</td>
<td>0.697</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C29[0][A]</td>
<td style=" font-weight:bold;">count_index/outc_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>40</td>
<td>R20C36[0][A]</td>
<td>clk1_s2/Q</td>
</tr>
<tr>
<td>7.594</td>
<td>2.594</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C29[0][A]</td>
<td>count_index/outc_1_s0/CLK</td>
</tr>
<tr>
<td>7.338</td>
<td>-0.256</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C29[0][A]</td>
<td>count_index/outc_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.049</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.643, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.498, 23.180%; route: 1.266, 58.998%; tC2Q: 0.382, 17.822%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.594, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.583</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.816</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.399</td>
</tr>
<tr>
<td class="label">From</td>
<td>ctrl0/state_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>count_col/outc_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk1:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>40</td>
<td>R20C36[0][A]</td>
<td>clk1_s2/Q</td>
</tr>
<tr>
<td>2.653</td>
<td>2.653</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C36[0][A]</td>
<td>ctrl0/state_3_s0/CLK</td>
</tr>
<tr>
<td>3.035</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>19</td>
<td>R16C36[0][A]</td>
<td style=" font-weight:bold;">ctrl0/state_3_s0/Q</td>
</tr>
<tr>
<td>3.771</td>
<td>0.736</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C35[3][B]</td>
<td>ctrl0/w_INC_C_s/I1</td>
</tr>
<tr>
<td>4.186</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R20C35[3][B]</td>
<td style=" background: #97FFFF;">ctrl0/w_INC_C_s/F</td>
</tr>
<tr>
<td>4.816</td>
<td>0.630</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C35[2][A]</td>
<td style=" font-weight:bold;">count_col/outc_5_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>40</td>
<td>R20C36[0][A]</td>
<td>clk1_s2/Q</td>
</tr>
<tr>
<td>7.655</td>
<td>2.655</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C35[2][A]</td>
<td>count_col/outc_5_s0/CLK</td>
</tr>
<tr>
<td>7.399</td>
<td>-0.256</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C35[2][A]</td>
<td>count_col/outc_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.003</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.653, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.415, 19.180%; route: 1.366, 63.143%; tC2Q: 0.382, 17.678%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.655, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.583</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.816</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.399</td>
</tr>
<tr>
<td class="label">From</td>
<td>ctrl0/state_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>count_col/outc_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk1:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>40</td>
<td>R20C36[0][A]</td>
<td>clk1_s2/Q</td>
</tr>
<tr>
<td>2.653</td>
<td>2.653</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C36[0][A]</td>
<td>ctrl0/state_3_s0/CLK</td>
</tr>
<tr>
<td>3.035</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>19</td>
<td>R16C36[0][A]</td>
<td style=" font-weight:bold;">ctrl0/state_3_s0/Q</td>
</tr>
<tr>
<td>3.771</td>
<td>0.736</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C35[3][B]</td>
<td>ctrl0/w_INC_C_s/I1</td>
</tr>
<tr>
<td>4.186</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R20C35[3][B]</td>
<td style=" background: #97FFFF;">ctrl0/w_INC_C_s/F</td>
</tr>
<tr>
<td>4.816</td>
<td>0.630</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C35[2][B]</td>
<td style=" font-weight:bold;">count_col/outc_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>40</td>
<td>R20C36[0][A]</td>
<td>clk1_s2/Q</td>
</tr>
<tr>
<td>7.655</td>
<td>2.655</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C35[2][B]</td>
<td>count_col/outc_0_s0/CLK</td>
</tr>
<tr>
<td>7.399</td>
<td>-0.256</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C35[2][B]</td>
<td>count_col/outc_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.003</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.653, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.415, 19.180%; route: 1.366, 63.143%; tC2Q: 0.382, 17.678%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.655, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.583</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.816</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.399</td>
</tr>
<tr>
<td class="label">From</td>
<td>ctrl0/state_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>count_col/outc_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk1:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>40</td>
<td>R20C36[0][A]</td>
<td>clk1_s2/Q</td>
</tr>
<tr>
<td>2.653</td>
<td>2.653</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C36[0][A]</td>
<td>ctrl0/state_3_s0/CLK</td>
</tr>
<tr>
<td>3.035</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>19</td>
<td>R16C36[0][A]</td>
<td style=" font-weight:bold;">ctrl0/state_3_s0/Q</td>
</tr>
<tr>
<td>3.771</td>
<td>0.736</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C35[3][B]</td>
<td>ctrl0/w_INC_C_s/I1</td>
</tr>
<tr>
<td>4.186</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R20C35[3][B]</td>
<td style=" background: #97FFFF;">ctrl0/w_INC_C_s/F</td>
</tr>
<tr>
<td>4.816</td>
<td>0.630</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C35[0][A]</td>
<td style=" font-weight:bold;">count_col/outc_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>40</td>
<td>R20C36[0][A]</td>
<td>clk1_s2/Q</td>
</tr>
<tr>
<td>7.655</td>
<td>2.655</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C35[0][A]</td>
<td>count_col/outc_1_s0/CLK</td>
</tr>
<tr>
<td>7.399</td>
<td>-0.256</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C35[0][A]</td>
<td>count_col/outc_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.003</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.653, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.415, 19.180%; route: 1.366, 63.143%; tC2Q: 0.382, 17.678%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.655, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.583</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.816</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.399</td>
</tr>
<tr>
<td class="label">From</td>
<td>ctrl0/state_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>count_col/outc_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk1:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>40</td>
<td>R20C36[0][A]</td>
<td>clk1_s2/Q</td>
</tr>
<tr>
<td>2.653</td>
<td>2.653</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C36[0][A]</td>
<td>ctrl0/state_3_s0/CLK</td>
</tr>
<tr>
<td>3.035</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>19</td>
<td>R16C36[0][A]</td>
<td style=" font-weight:bold;">ctrl0/state_3_s0/Q</td>
</tr>
<tr>
<td>3.771</td>
<td>0.736</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C35[3][B]</td>
<td>ctrl0/w_INC_C_s/I1</td>
</tr>
<tr>
<td>4.186</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R20C35[3][B]</td>
<td style=" background: #97FFFF;">ctrl0/w_INC_C_s/F</td>
</tr>
<tr>
<td>4.816</td>
<td>0.630</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C35[0][B]</td>
<td style=" font-weight:bold;">count_col/outc_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>40</td>
<td>R20C36[0][A]</td>
<td>clk1_s2/Q</td>
</tr>
<tr>
<td>7.655</td>
<td>2.655</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C35[0][B]</td>
<td>count_col/outc_2_s0/CLK</td>
</tr>
<tr>
<td>7.399</td>
<td>-0.256</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C35[0][B]</td>
<td>count_col/outc_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.003</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.653, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.415, 19.180%; route: 1.366, 63.143%; tC2Q: 0.382, 17.678%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.655, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.583</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.816</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.399</td>
</tr>
<tr>
<td class="label">From</td>
<td>ctrl0/state_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>count_col/outc_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk1:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>40</td>
<td>R20C36[0][A]</td>
<td>clk1_s2/Q</td>
</tr>
<tr>
<td>2.653</td>
<td>2.653</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C36[0][A]</td>
<td>ctrl0/state_3_s0/CLK</td>
</tr>
<tr>
<td>3.035</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>19</td>
<td>R16C36[0][A]</td>
<td style=" font-weight:bold;">ctrl0/state_3_s0/Q</td>
</tr>
<tr>
<td>3.771</td>
<td>0.736</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C35[3][B]</td>
<td>ctrl0/w_INC_C_s/I1</td>
</tr>
<tr>
<td>4.186</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R20C35[3][B]</td>
<td style=" background: #97FFFF;">ctrl0/w_INC_C_s/F</td>
</tr>
<tr>
<td>4.816</td>
<td>0.630</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C35[1][A]</td>
<td style=" font-weight:bold;">count_col/outc_3_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>40</td>
<td>R20C36[0][A]</td>
<td>clk1_s2/Q</td>
</tr>
<tr>
<td>7.655</td>
<td>2.655</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C35[1][A]</td>
<td>count_col/outc_3_s0/CLK</td>
</tr>
<tr>
<td>7.399</td>
<td>-0.256</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C35[1][A]</td>
<td>count_col/outc_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.003</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.653, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.415, 19.180%; route: 1.366, 63.143%; tC2Q: 0.382, 17.678%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.655, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.583</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.816</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.399</td>
</tr>
<tr>
<td class="label">From</td>
<td>ctrl0/state_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>count_col/outc_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk1:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>40</td>
<td>R20C36[0][A]</td>
<td>clk1_s2/Q</td>
</tr>
<tr>
<td>2.653</td>
<td>2.653</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C36[0][A]</td>
<td>ctrl0/state_3_s0/CLK</td>
</tr>
<tr>
<td>3.035</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>19</td>
<td>R16C36[0][A]</td>
<td style=" font-weight:bold;">ctrl0/state_3_s0/Q</td>
</tr>
<tr>
<td>3.771</td>
<td>0.736</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C35[3][B]</td>
<td>ctrl0/w_INC_C_s/I1</td>
</tr>
<tr>
<td>4.186</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R20C35[3][B]</td>
<td style=" background: #97FFFF;">ctrl0/w_INC_C_s/F</td>
</tr>
<tr>
<td>4.816</td>
<td>0.630</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C35[1][B]</td>
<td style=" font-weight:bold;">count_col/outc_4_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>40</td>
<td>R20C36[0][A]</td>
<td>clk1_s2/Q</td>
</tr>
<tr>
<td>7.655</td>
<td>2.655</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C35[1][B]</td>
<td>count_col/outc_4_s0/CLK</td>
</tr>
<tr>
<td>7.399</td>
<td>-0.256</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C35[1][B]</td>
<td>count_col/outc_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.003</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.653, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.415, 19.180%; route: 1.366, 63.143%; tC2Q: 0.382, 17.678%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.655, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.887</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.463</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.350</td>
</tr>
<tr>
<td class="label">From</td>
<td>ctrl0/state_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>count_row/outc_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk1:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>40</td>
<td>R20C36[0][A]</td>
<td>clk1_s2/Q</td>
</tr>
<tr>
<td>2.643</td>
<td>2.643</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C37[2][B]</td>
<td>ctrl0/state_2_s0/CLK</td>
</tr>
<tr>
<td>3.026</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>20</td>
<td>R16C37[2][B]</td>
<td style=" font-weight:bold;">ctrl0/state_2_s0/Q</td>
</tr>
<tr>
<td>3.594</td>
<td>0.569</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C36[0][A]</td>
<td>ctrl0/w_INC_R_s0/I3</td>
</tr>
<tr>
<td>4.111</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R14C36[0][A]</td>
<td style=" background: #97FFFF;">ctrl0/w_INC_R_s0/F</td>
</tr>
<tr>
<td>4.463</td>
<td>0.352</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C35[1][B]</td>
<td style=" font-weight:bold;">count_row/outc_4_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>40</td>
<td>R20C36[0][A]</td>
<td>clk1_s2/Q</td>
</tr>
<tr>
<td>7.607</td>
<td>2.607</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C35[1][B]</td>
<td>count_row/outc_4_s0/CLK</td>
</tr>
<tr>
<td>7.350</td>
<td>-0.256</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C35[1][B]</td>
<td>count_row/outc_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.037</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.643, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.516, 28.365%; route: 0.921, 50.618%; tC2Q: 0.382, 21.016%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.607, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.887</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.463</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.350</td>
</tr>
<tr>
<td class="label">From</td>
<td>ctrl0/state_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>count_row/outc_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk1:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>40</td>
<td>R20C36[0][A]</td>
<td>clk1_s2/Q</td>
</tr>
<tr>
<td>2.643</td>
<td>2.643</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C37[2][B]</td>
<td>ctrl0/state_2_s0/CLK</td>
</tr>
<tr>
<td>3.026</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>20</td>
<td>R16C37[2][B]</td>
<td style=" font-weight:bold;">ctrl0/state_2_s0/Q</td>
</tr>
<tr>
<td>3.594</td>
<td>0.569</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C36[0][A]</td>
<td>ctrl0/w_INC_R_s0/I3</td>
</tr>
<tr>
<td>4.111</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R14C36[0][A]</td>
<td style=" background: #97FFFF;">ctrl0/w_INC_R_s0/F</td>
</tr>
<tr>
<td>4.463</td>
<td>0.352</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C35[2][A]</td>
<td style=" font-weight:bold;">count_row/outc_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>40</td>
<td>R20C36[0][A]</td>
<td>clk1_s2/Q</td>
</tr>
<tr>
<td>7.607</td>
<td>2.607</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C35[2][A]</td>
<td>count_row/outc_0_s0/CLK</td>
</tr>
<tr>
<td>7.350</td>
<td>-0.256</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C35[2][A]</td>
<td>count_row/outc_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.037</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.643, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.516, 28.365%; route: 0.921, 50.618%; tC2Q: 0.382, 21.016%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.607, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.887</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.463</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.350</td>
</tr>
<tr>
<td class="label">From</td>
<td>ctrl0/state_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>count_row/outc_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk1:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>40</td>
<td>R20C36[0][A]</td>
<td>clk1_s2/Q</td>
</tr>
<tr>
<td>2.643</td>
<td>2.643</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C37[2][B]</td>
<td>ctrl0/state_2_s0/CLK</td>
</tr>
<tr>
<td>3.026</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>20</td>
<td>R16C37[2][B]</td>
<td style=" font-weight:bold;">ctrl0/state_2_s0/Q</td>
</tr>
<tr>
<td>3.594</td>
<td>0.569</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C36[0][A]</td>
<td>ctrl0/w_INC_R_s0/I3</td>
</tr>
<tr>
<td>4.111</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R14C36[0][A]</td>
<td style=" background: #97FFFF;">ctrl0/w_INC_R_s0/F</td>
</tr>
<tr>
<td>4.463</td>
<td>0.352</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C35[0][A]</td>
<td style=" font-weight:bold;">count_row/outc_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>40</td>
<td>R20C36[0][A]</td>
<td>clk1_s2/Q</td>
</tr>
<tr>
<td>7.607</td>
<td>2.607</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C35[0][A]</td>
<td>count_row/outc_1_s0/CLK</td>
</tr>
<tr>
<td>7.350</td>
<td>-0.256</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C35[0][A]</td>
<td>count_row/outc_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.037</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.643, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.516, 28.365%; route: 0.921, 50.618%; tC2Q: 0.382, 21.016%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.607, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.887</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.463</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.350</td>
</tr>
<tr>
<td class="label">From</td>
<td>ctrl0/state_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>count_row/outc_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk1:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>40</td>
<td>R20C36[0][A]</td>
<td>clk1_s2/Q</td>
</tr>
<tr>
<td>2.643</td>
<td>2.643</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C37[2][B]</td>
<td>ctrl0/state_2_s0/CLK</td>
</tr>
<tr>
<td>3.026</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>20</td>
<td>R16C37[2][B]</td>
<td style=" font-weight:bold;">ctrl0/state_2_s0/Q</td>
</tr>
<tr>
<td>3.594</td>
<td>0.569</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C36[0][A]</td>
<td>ctrl0/w_INC_R_s0/I3</td>
</tr>
<tr>
<td>4.111</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R14C36[0][A]</td>
<td style=" background: #97FFFF;">ctrl0/w_INC_R_s0/F</td>
</tr>
<tr>
<td>4.463</td>
<td>0.352</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C35[0][B]</td>
<td style=" font-weight:bold;">count_row/outc_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>40</td>
<td>R20C36[0][A]</td>
<td>clk1_s2/Q</td>
</tr>
<tr>
<td>7.607</td>
<td>2.607</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C35[0][B]</td>
<td>count_row/outc_2_s0/CLK</td>
</tr>
<tr>
<td>7.350</td>
<td>-0.256</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C35[0][B]</td>
<td>count_row/outc_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.037</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.643, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.516, 28.365%; route: 0.921, 50.618%; tC2Q: 0.382, 21.016%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.607, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.887</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.463</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.350</td>
</tr>
<tr>
<td class="label">From</td>
<td>ctrl0/state_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>count_row/outc_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk1:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>40</td>
<td>R20C36[0][A]</td>
<td>clk1_s2/Q</td>
</tr>
<tr>
<td>2.643</td>
<td>2.643</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C37[2][B]</td>
<td>ctrl0/state_2_s0/CLK</td>
</tr>
<tr>
<td>3.026</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>20</td>
<td>R16C37[2][B]</td>
<td style=" font-weight:bold;">ctrl0/state_2_s0/Q</td>
</tr>
<tr>
<td>3.594</td>
<td>0.569</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C36[0][A]</td>
<td>ctrl0/w_INC_R_s0/I3</td>
</tr>
<tr>
<td>4.111</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R14C36[0][A]</td>
<td style=" background: #97FFFF;">ctrl0/w_INC_R_s0/F</td>
</tr>
<tr>
<td>4.463</td>
<td>0.352</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C35[1][A]</td>
<td style=" font-weight:bold;">count_row/outc_3_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>40</td>
<td>R20C36[0][A]</td>
<td>clk1_s2/Q</td>
</tr>
<tr>
<td>7.607</td>
<td>2.607</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C35[1][A]</td>
<td>count_row/outc_3_s0/CLK</td>
</tr>
<tr>
<td>7.350</td>
<td>-0.256</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C35[1][A]</td>
<td>count_row/outc_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.037</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.643, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.516, 28.365%; route: 0.921, 50.618%; tC2Q: 0.382, 21.016%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.607, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.957</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.329</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.286</td>
</tr>
<tr>
<td class="label">From</td>
<td>ctrl0/state_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cnt_delay/outc_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk1:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>40</td>
<td>R20C36[0][A]</td>
<td>clk1_s2/Q</td>
</tr>
<tr>
<td>2.656</td>
<td>2.656</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C36[0][A]</td>
<td>ctrl0/state_1_s0/CLK</td>
</tr>
<tr>
<td>3.024</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>21</td>
<td>R18C36[0][A]</td>
<td style=" font-weight:bold;">ctrl0/state_1_s0/Q</td>
</tr>
<tr>
<td>3.691</td>
<td>0.667</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C37[3][B]</td>
<td>cnt_delay/n31_s2/I1</td>
</tr>
<tr>
<td>4.106</td>
<td>0.415</td>
<td>tINS</td>
<td>FR</td>
<td>11</td>
<td>R15C37[3][B]</td>
<td style=" background: #97FFFF;">cnt_delay/n31_s2/F</td>
</tr>
<tr>
<td>4.329</td>
<td>0.222</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C38[1][B]</td>
<td style=" font-weight:bold;">cnt_delay/outc_10_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>40</td>
<td>R20C36[0][A]</td>
<td>clk1_s2/Q</td>
</tr>
<tr>
<td>7.603</td>
<td>2.603</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C38[1][B]</td>
<td>cnt_delay/outc_10_s0/CLK</td>
</tr>
<tr>
<td>7.286</td>
<td>-0.317</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C38[1][B]</td>
<td>cnt_delay/outc_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.053</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.656, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.415, 24.813%; route: 0.890, 53.214%; tC2Q: 0.368, 21.973%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.603, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.397</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.159</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.556</td>
</tr>
<tr>
<td class="label">From</td>
<td>count_row/n4_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>clk1_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>40</td>
<td>R20C36[0][A]</td>
<td>clk1_s2/Q</td>
</tr>
<tr>
<td>20.006</td>
<td>0.006</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C36[0][A]</td>
<td style=" font-weight:bold;">count_row/n4_s3/I2</td>
</tr>
<tr>
<td>20.159</td>
<td>0.153</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C36[0][A]</td>
<td style=" background: #97FFFF;">count_row/n4_s3/F</td>
</tr>
<tr>
<td>20.159</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C36[0][A]</td>
<td style=" font-weight:bold;">clk1_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.773</td>
<td>0.773</td>
<td>tINS</td>
<td>RR</td>
<td>217</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.496</td>
<td>0.723</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C36[0][A]</td>
<td>clk1_s2/CLK</td>
</tr>
<tr>
<td>21.531</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>21.556</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C36[0][A]</td>
<td>clk1_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.496</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 96.226%; route: 0.000, 0.000%; tC2Q: 0.006, 3.774%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.773, 51.684%; route: 0.723, 48.316%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.255</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.764</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.509</td>
</tr>
<tr>
<td class="label">From</td>
<td>paint0/address_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mem0/MEM1_MEM1_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.773</td>
<td>0.773</td>
<td>tINS</td>
<td>RR</td>
<td>217</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.477</td>
<td>0.704</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C33[1][B]</td>
<td>paint0/address_10_s0/CLK</td>
</tr>
<tr>
<td>1.618</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>10</td>
<td>R17C33[1][B]</td>
<td style=" font-weight:bold;">paint0/address_10_s0/Q</td>
</tr>
<tr>
<td>1.764</td>
<td>0.146</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[9]</td>
<td style=" font-weight:bold;">mem0/MEM1_MEM1_0_1_s/ADA[13]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.773</td>
<td>0.773</td>
<td>tINS</td>
<td>RR</td>
<td>217</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.472</td>
<td>0.699</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[9]</td>
<td>mem0/MEM1_MEM1_0_1_s/CLKA</td>
</tr>
<tr>
<td>1.509</td>
<td>0.037</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[9]</td>
<td>mem0/MEM1_MEM1_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.773, 52.358%; route: 0.704, 47.642%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.146, 50.871%; tC2Q: 0.141, 49.129%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.773, 52.518%; route: 0.699, 47.482%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.257</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.766</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.509</td>
</tr>
<tr>
<td class="label">From</td>
<td>paint0/wdata_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mem0/B_MEM0_B_MEM0_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.773</td>
<td>0.773</td>
<td>tINS</td>
<td>RR</td>
<td>217</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.474</td>
<td>0.701</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C32[3][A]</td>
<td>paint0/wdata_6_s0/CLK</td>
</tr>
<tr>
<td>1.618</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R18C32[3][A]</td>
<td style=" font-weight:bold;">paint0/wdata_6_s0/Q</td>
</tr>
<tr>
<td>1.766</td>
<td>0.148</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[9]</td>
<td style=" font-weight:bold;">mem0/B_MEM0_B_MEM0_0_0_s/DI[6]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.773</td>
<td>0.773</td>
<td>tINS</td>
<td>RR</td>
<td>217</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.472</td>
<td>0.699</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[9]</td>
<td>mem0/B_MEM0_B_MEM0_0_0_s/CLKA</td>
</tr>
<tr>
<td>1.509</td>
<td>0.037</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[9]</td>
<td>mem0/B_MEM0_B_MEM0_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.002</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.773, 52.455%; route: 0.701, 47.545%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.148, 50.685%; tC2Q: 0.144, 49.315%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.773, 52.518%; route: 0.699, 47.482%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.794</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.519</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart0/uart_inst/enable16_counter_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart0/uart_inst/enable16_counter_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.773</td>
<td>0.773</td>
<td>tINS</td>
<td>RR</td>
<td>217</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.494</td>
<td>0.721</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C30[0][A]</td>
<td>uart0/uart_inst/enable16_counter_0_s0/CLK</td>
</tr>
<tr>
<td>1.635</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R21C30[0][A]</td>
<td style=" font-weight:bold;">uart0/uart_inst/enable16_counter_0_s0/Q</td>
</tr>
<tr>
<td>1.641</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C30[0][A]</td>
<td>uart0/uart_inst/n23_s2/I0</td>
</tr>
<tr>
<td>1.794</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C30[0][A]</td>
<td style=" background: #97FFFF;">uart0/uart_inst/n23_s2/F</td>
</tr>
<tr>
<td>1.794</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C30[0][A]</td>
<td style=" font-weight:bold;">uart0/uart_inst/enable16_counter_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.773</td>
<td>0.773</td>
<td>tINS</td>
<td>RR</td>
<td>217</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.494</td>
<td>0.721</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C30[0][A]</td>
<td>uart0/uart_inst/enable16_counter_0_s0/CLK</td>
</tr>
<tr>
<td>1.519</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C30[0][A]</td>
<td>uart0/uart_inst/enable16_counter_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.773, 51.744%; route: 0.721, 48.256%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.773, 51.744%; route: 0.721, 48.256%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.789</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.514</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart0/timeout_counter_13_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart0/timeout_counter_13_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.773</td>
<td>0.773</td>
<td>tINS</td>
<td>RR</td>
<td>217</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.489</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C28[1][A]</td>
<td>uart0/timeout_counter_13_s3/CLK</td>
</tr>
<tr>
<td>1.630</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R24C28[1][A]</td>
<td style=" font-weight:bold;">uart0/timeout_counter_13_s3/Q</td>
</tr>
<tr>
<td>1.636</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C28[1][A]</td>
<td>uart0/n237_s12/I1</td>
</tr>
<tr>
<td>1.789</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C28[1][A]</td>
<td style=" background: #97FFFF;">uart0/n237_s12/F</td>
</tr>
<tr>
<td>1.789</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C28[1][A]</td>
<td style=" font-weight:bold;">uart0/timeout_counter_13_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.773</td>
<td>0.773</td>
<td>tINS</td>
<td>RR</td>
<td>217</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.489</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C28[1][A]</td>
<td>uart0/timeout_counter_13_s3/CLK</td>
</tr>
<tr>
<td>1.514</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C28[1][A]</td>
<td>uart0/timeout_counter_13_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.773, 51.927%; route: 0.716, 48.073%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.773, 51.927%; route: 0.716, 48.073%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.278</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.350</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.072</td>
</tr>
<tr>
<td class="label">From</td>
<td>ctrl0/state_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ctrl0/state_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>40</td>
<td>R20C36[0][A]</td>
<td>clk1_s2/Q</td>
</tr>
<tr>
<td>1.047</td>
<td>1.047</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C36[0][A]</td>
<td>ctrl0/state_1_s0/CLK</td>
</tr>
<tr>
<td>1.188</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>21</td>
<td>R18C36[0][A]</td>
<td style=" font-weight:bold;">ctrl0/state_1_s0/Q</td>
</tr>
<tr>
<td>1.197</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C36[0][A]</td>
<td>ctrl0/n13_s16/I1</td>
</tr>
<tr>
<td>1.350</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C36[0][A]</td>
<td style=" background: #97FFFF;">ctrl0/n13_s16/F</td>
</tr>
<tr>
<td>1.350</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C36[0][A]</td>
<td style=" font-weight:bold;">ctrl0/state_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>40</td>
<td>R20C36[0][A]</td>
<td>clk1_s2/Q</td>
</tr>
<tr>
<td>1.047</td>
<td>1.047</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C36[0][A]</td>
<td>ctrl0/state_1_s0/CLK</td>
</tr>
<tr>
<td>1.072</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C36[0][A]</td>
<td>ctrl0/state_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.047, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 50.495%; route: 0.009, 2.970%; tC2Q: 0.141, 46.535%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.047, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.278</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.793</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.515</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart0/uart_inst/rx_avail_s5</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart0/uart_inst/rx_avail_s5</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.773</td>
<td>0.773</td>
<td>tINS</td>
<td>RR</td>
<td>217</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.490</td>
<td>0.717</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C31[0][A]</td>
<td>uart0/uart_inst/rx_avail_s5/CLK</td>
</tr>
<tr>
<td>1.631</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>10</td>
<td>R21C31[0][A]</td>
<td style=" font-weight:bold;">uart0/uart_inst/rx_avail_s5/Q</td>
</tr>
<tr>
<td>1.640</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C31[0][A]</td>
<td>uart0/uart_inst/n633_s4/I1</td>
</tr>
<tr>
<td>1.793</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C31[0][A]</td>
<td style=" background: #97FFFF;">uart0/uart_inst/n633_s4/F</td>
</tr>
<tr>
<td>1.793</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C31[0][A]</td>
<td style=" font-weight:bold;">uart0/uart_inst/rx_avail_s5/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.773</td>
<td>0.773</td>
<td>tINS</td>
<td>RR</td>
<td>217</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.490</td>
<td>0.717</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C31[0][A]</td>
<td>uart0/uart_inst/rx_avail_s5/CLK</td>
</tr>
<tr>
<td>1.515</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C31[0][A]</td>
<td>uart0/uart_inst/rx_avail_s5</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.773, 51.883%; route: 0.717, 48.117%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 50.495%; route: 0.009, 2.970%; tC2Q: 0.141, 46.535%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.773, 51.883%; route: 0.717, 48.117%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.278</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.793</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.515</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart0/uart_inst/rx_bitcount_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart0/uart_inst/rx_bitcount_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.773</td>
<td>0.773</td>
<td>tINS</td>
<td>RR</td>
<td>217</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.490</td>
<td>0.717</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C31[1][A]</td>
<td>uart0/uart_inst/rx_bitcount_2_s0/CLK</td>
</tr>
<tr>
<td>1.631</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R21C31[1][A]</td>
<td style=" font-weight:bold;">uart0/uart_inst/rx_bitcount_2_s0/Q</td>
</tr>
<tr>
<td>1.640</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C31[1][A]</td>
<td>uart0/uart_inst/n198_s3/I0</td>
</tr>
<tr>
<td>1.793</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C31[1][A]</td>
<td style=" background: #97FFFF;">uart0/uart_inst/n198_s3/F</td>
</tr>
<tr>
<td>1.793</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C31[1][A]</td>
<td style=" font-weight:bold;">uart0/uart_inst/rx_bitcount_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.773</td>
<td>0.773</td>
<td>tINS</td>
<td>RR</td>
<td>217</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.490</td>
<td>0.717</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C31[1][A]</td>
<td>uart0/uart_inst/rx_bitcount_2_s0/CLK</td>
</tr>
<tr>
<td>1.515</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C31[1][A]</td>
<td>uart0/uart_inst/rx_bitcount_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.773, 51.883%; route: 0.717, 48.117%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 50.495%; route: 0.009, 2.970%; tC2Q: 0.141, 46.535%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.773, 51.883%; route: 0.717, 48.117%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.278</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.797</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.519</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart0/timeout_counter_6_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart0/timeout_counter_6_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.773</td>
<td>0.773</td>
<td>tINS</td>
<td>RR</td>
<td>217</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.494</td>
<td>0.721</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C28[1][A]</td>
<td>uart0/timeout_counter_6_s3/CLK</td>
</tr>
<tr>
<td>1.635</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R21C28[1][A]</td>
<td style=" font-weight:bold;">uart0/timeout_counter_6_s3/Q</td>
</tr>
<tr>
<td>1.644</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C28[1][A]</td>
<td>uart0/n244_s12/I1</td>
</tr>
<tr>
<td>1.797</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C28[1][A]</td>
<td style=" background: #97FFFF;">uart0/n244_s12/F</td>
</tr>
<tr>
<td>1.797</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C28[1][A]</td>
<td style=" font-weight:bold;">uart0/timeout_counter_6_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.773</td>
<td>0.773</td>
<td>tINS</td>
<td>RR</td>
<td>217</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.494</td>
<td>0.721</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C28[1][A]</td>
<td>uart0/timeout_counter_6_s3/CLK</td>
</tr>
<tr>
<td>1.519</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C28[1][A]</td>
<td>uart0/timeout_counter_6_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.773, 51.744%; route: 0.721, 48.256%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 50.495%; route: 0.009, 2.970%; tC2Q: 0.141, 46.535%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.773, 51.744%; route: 0.721, 48.256%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.278</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.792</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.514</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart0/timeout_counter_9_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart0/timeout_counter_9_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.773</td>
<td>0.773</td>
<td>tINS</td>
<td>RR</td>
<td>217</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.489</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C28[0][A]</td>
<td>uart0/timeout_counter_9_s3/CLK</td>
</tr>
<tr>
<td>1.630</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R24C28[0][A]</td>
<td style=" font-weight:bold;">uart0/timeout_counter_9_s3/Q</td>
</tr>
<tr>
<td>1.639</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C28[0][A]</td>
<td>uart0/n241_s12/I3</td>
</tr>
<tr>
<td>1.792</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C28[0][A]</td>
<td style=" background: #97FFFF;">uart0/n241_s12/F</td>
</tr>
<tr>
<td>1.792</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C28[0][A]</td>
<td style=" font-weight:bold;">uart0/timeout_counter_9_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.773</td>
<td>0.773</td>
<td>tINS</td>
<td>RR</td>
<td>217</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.489</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C28[0][A]</td>
<td>uart0/timeout_counter_9_s3/CLK</td>
</tr>
<tr>
<td>1.514</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C28[0][A]</td>
<td>uart0/timeout_counter_9_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.773, 51.927%; route: 0.716, 48.073%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 50.495%; route: 0.009, 2.970%; tC2Q: 0.141, 46.535%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.773, 51.927%; route: 0.716, 48.073%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.278</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.793</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.515</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart0/timeout_counter_18_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart0/timeout_counter_18_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.773</td>
<td>0.773</td>
<td>tINS</td>
<td>RR</td>
<td>217</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.490</td>
<td>0.717</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C27[1][A]</td>
<td>uart0/timeout_counter_18_s3/CLK</td>
</tr>
<tr>
<td>1.631</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R21C27[1][A]</td>
<td style=" font-weight:bold;">uart0/timeout_counter_18_s3/Q</td>
</tr>
<tr>
<td>1.640</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C27[1][A]</td>
<td>uart0/n232_s12/I1</td>
</tr>
<tr>
<td>1.793</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C27[1][A]</td>
<td style=" background: #97FFFF;">uart0/n232_s12/F</td>
</tr>
<tr>
<td>1.793</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C27[1][A]</td>
<td style=" font-weight:bold;">uart0/timeout_counter_18_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.773</td>
<td>0.773</td>
<td>tINS</td>
<td>RR</td>
<td>217</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.490</td>
<td>0.717</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C27[1][A]</td>
<td>uart0/timeout_counter_18_s3/CLK</td>
</tr>
<tr>
<td>1.515</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C27[1][A]</td>
<td>uart0/timeout_counter_18_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.773, 51.883%; route: 0.717, 48.117%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 50.495%; route: 0.009, 2.970%; tC2Q: 0.141, 46.535%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.773, 51.883%; route: 0.717, 48.117%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.278</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.794</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.516</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart0/timeout_counter_19_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart0/timeout_counter_19_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.773</td>
<td>0.773</td>
<td>tINS</td>
<td>RR</td>
<td>217</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.491</td>
<td>0.718</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C28[0][A]</td>
<td>uart0/timeout_counter_19_s3/CLK</td>
</tr>
<tr>
<td>1.632</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R23C28[0][A]</td>
<td style=" font-weight:bold;">uart0/timeout_counter_19_s3/Q</td>
</tr>
<tr>
<td>1.641</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C28[0][A]</td>
<td>uart0/n231_s12/I3</td>
</tr>
<tr>
<td>1.794</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C28[0][A]</td>
<td style=" background: #97FFFF;">uart0/n231_s12/F</td>
</tr>
<tr>
<td>1.794</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C28[0][A]</td>
<td style=" font-weight:bold;">uart0/timeout_counter_19_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.773</td>
<td>0.773</td>
<td>tINS</td>
<td>RR</td>
<td>217</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.491</td>
<td>0.718</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C28[0][A]</td>
<td>uart0/timeout_counter_19_s3/CLK</td>
</tr>
<tr>
<td>1.516</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C28[0][A]</td>
<td>uart0/timeout_counter_19_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.773, 51.866%; route: 0.718, 48.134%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 50.495%; route: 0.009, 2.970%; tC2Q: 0.141, 46.535%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.773, 51.866%; route: 0.718, 48.134%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.278</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.791</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart0/timeout_counter_21_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart0/timeout_counter_21_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.773</td>
<td>0.773</td>
<td>tINS</td>
<td>RR</td>
<td>217</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.488</td>
<td>0.715</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C27[0][A]</td>
<td>uart0/timeout_counter_21_s3/CLK</td>
</tr>
<tr>
<td>1.629</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R22C27[0][A]</td>
<td style=" font-weight:bold;">uart0/timeout_counter_21_s3/Q</td>
</tr>
<tr>
<td>1.638</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C27[0][A]</td>
<td>uart0/n229_s15/I0</td>
</tr>
<tr>
<td>1.791</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C27[0][A]</td>
<td style=" background: #97FFFF;">uart0/n229_s15/F</td>
</tr>
<tr>
<td>1.791</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C27[0][A]</td>
<td style=" font-weight:bold;">uart0/timeout_counter_21_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.773</td>
<td>0.773</td>
<td>tINS</td>
<td>RR</td>
<td>217</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.488</td>
<td>0.715</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C27[0][A]</td>
<td>uart0/timeout_counter_21_s3/CLK</td>
</tr>
<tr>
<td>1.513</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C27[0][A]</td>
<td>uart0/timeout_counter_21_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.773, 51.944%; route: 0.715, 48.056%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 50.495%; route: 0.009, 2.970%; tC2Q: 0.141, 46.535%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.773, 51.944%; route: 0.715, 48.056%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.279</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.463</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.184</td>
</tr>
<tr>
<td class="label">From</td>
<td>count_index/outc_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>count_index/outc_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk1:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk1:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>40</td>
<td>R20C36[0][A]</td>
<td>clk1_s2/Q</td>
</tr>
<tr>
<td>6.142</td>
<td>1.142</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C29[0][A]</td>
<td>count_index/outc_1_s0/CLK</td>
</tr>
<tr>
<td>6.298</td>
<td>0.156</td>
<td>tC2Q</td>
<td>FF</td>
<td>7</td>
<td>R15C29[0][A]</td>
<td style=" font-weight:bold;">count_index/outc_1_s0/Q</td>
</tr>
<tr>
<td>6.310</td>
<td>0.012</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C29[0][A]</td>
<td>count_index/n8_s3/I1</td>
</tr>
<tr>
<td>6.463</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C29[0][A]</td>
<td style=" background: #97FFFF;">count_index/n8_s3/F</td>
</tr>
<tr>
<td>6.463</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C29[0][A]</td>
<td style=" font-weight:bold;">count_index/outc_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>40</td>
<td>R20C36[0][A]</td>
<td>clk1_s2/Q</td>
</tr>
<tr>
<td>6.142</td>
<td>1.142</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C29[0][A]</td>
<td>count_index/outc_1_s0/CLK</td>
</tr>
<tr>
<td>6.184</td>
<td>0.042</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C29[0][A]</td>
<td>count_index/outc_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.142, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 47.664%; route: 0.012, 3.738%; tC2Q: 0.156, 48.598%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.142, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.281</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.775</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.494</td>
</tr>
<tr>
<td class="label">From</td>
<td>paint0/estado_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>paint0/estado_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.773</td>
<td>0.773</td>
<td>tINS</td>
<td>RR</td>
<td>217</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.469</td>
<td>0.696</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C27[0][A]</td>
<td>paint0/estado_0_s0/CLK</td>
</tr>
<tr>
<td>1.610</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>25</td>
<td>R17C27[0][A]</td>
<td style=" font-weight:bold;">paint0/estado_0_s0/Q</td>
</tr>
<tr>
<td>1.622</td>
<td>0.012</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C27[0][A]</td>
<td>paint0/n116_s9/I3</td>
</tr>
<tr>
<td>1.775</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C27[0][A]</td>
<td style=" background: #97FFFF;">paint0/n116_s9/F</td>
</tr>
<tr>
<td>1.775</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C27[0][A]</td>
<td style=" font-weight:bold;">paint0/estado_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.773</td>
<td>0.773</td>
<td>tINS</td>
<td>RR</td>
<td>217</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.469</td>
<td>0.696</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C27[0][A]</td>
<td>paint0/estado_0_s0/CLK</td>
</tr>
<tr>
<td>1.494</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C27[0][A]</td>
<td>paint0/estado_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.773, 52.643%; route: 0.696, 47.357%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 50.000%; route: 0.012, 3.922%; tC2Q: 0.141, 46.078%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.773, 52.643%; route: 0.696, 47.357%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.281</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.794</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart0/uart_inst/rx_bitcount_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart0/uart_inst/rx_bitcount_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.773</td>
<td>0.773</td>
<td>tINS</td>
<td>RR</td>
<td>217</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.488</td>
<td>0.715</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C31[0][A]</td>
<td>uart0/uart_inst/rx_bitcount_1_s0/CLK</td>
</tr>
<tr>
<td>1.629</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R22C31[0][A]</td>
<td style=" font-weight:bold;">uart0/uart_inst/rx_bitcount_1_s0/Q</td>
</tr>
<tr>
<td>1.641</td>
<td>0.012</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C31[0][A]</td>
<td>uart0/uart_inst/n199_s1/I1</td>
</tr>
<tr>
<td>1.794</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C31[0][A]</td>
<td style=" background: #97FFFF;">uart0/uart_inst/n199_s1/F</td>
</tr>
<tr>
<td>1.794</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C31[0][A]</td>
<td style=" font-weight:bold;">uart0/uart_inst/rx_bitcount_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.773</td>
<td>0.773</td>
<td>tINS</td>
<td>RR</td>
<td>217</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.488</td>
<td>0.715</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C31[0][A]</td>
<td>uart0/uart_inst/rx_bitcount_1_s0/CLK</td>
</tr>
<tr>
<td>1.513</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C31[0][A]</td>
<td>uart0/uart_inst/rx_bitcount_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.773, 51.944%; route: 0.715, 48.056%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 50.000%; route: 0.012, 3.922%; tC2Q: 0.141, 46.078%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.773, 51.944%; route: 0.715, 48.056%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.281</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.804</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.523</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart0/state_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart0/state_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.773</td>
<td>0.773</td>
<td>tINS</td>
<td>RR</td>
<td>217</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.498</td>
<td>0.725</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C29[0][A]</td>
<td>uart0/state_0_s0/CLK</td>
</tr>
<tr>
<td>1.639</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>11</td>
<td>R21C29[0][A]</td>
<td style=" font-weight:bold;">uart0/state_0_s0/Q</td>
</tr>
<tr>
<td>1.651</td>
<td>0.012</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C29[0][A]</td>
<td>uart0/n201_s5/I2</td>
</tr>
<tr>
<td>1.804</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C29[0][A]</td>
<td style=" background: #97FFFF;">uart0/n201_s5/F</td>
</tr>
<tr>
<td>1.804</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C29[0][A]</td>
<td style=" font-weight:bold;">uart0/state_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.773</td>
<td>0.773</td>
<td>tINS</td>
<td>RR</td>
<td>217</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.498</td>
<td>0.725</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C29[0][A]</td>
<td>uart0/state_0_s0/CLK</td>
</tr>
<tr>
<td>1.523</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C29[0][A]</td>
<td>uart0/state_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.773, 51.606%; route: 0.725, 48.394%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 50.000%; route: 0.012, 3.922%; tC2Q: 0.141, 46.078%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.773, 51.606%; route: 0.725, 48.394%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.284</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.797</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>paint0/wdata_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mem0/MEM0_MEM0_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.773</td>
<td>0.773</td>
<td>tINS</td>
<td>RR</td>
<td>217</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.466</td>
<td>0.693</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C31[0][A]</td>
<td>paint0/wdata_10_s0/CLK</td>
</tr>
<tr>
<td>1.610</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R15C31[0][A]</td>
<td style=" font-weight:bold;">paint0/wdata_10_s0/Q</td>
</tr>
<tr>
<td>1.797</td>
<td>0.187</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[8]</td>
<td style=" font-weight:bold;">mem0/MEM0_MEM0_0_1_s/DI[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.773</td>
<td>0.773</td>
<td>tINS</td>
<td>RR</td>
<td>217</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.476</td>
<td>0.703</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[8]</td>
<td>mem0/MEM0_MEM0_0_1_s/CLKA</td>
</tr>
<tr>
<td>1.513</td>
<td>0.037</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[8]</td>
<td>mem0/MEM0_MEM0_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.010</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.773, 52.733%; route: 0.693, 47.267%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.187, 56.495%; tC2Q: 0.144, 43.505%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.773, 52.375%; route: 0.703, 47.625%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.287</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.467</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.180</td>
</tr>
<tr>
<td class="label">From</td>
<td>count_index/outc_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>count_index/outc_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk1:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk1:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>40</td>
<td>R20C36[0][A]</td>
<td>clk1_s2/Q</td>
</tr>
<tr>
<td>6.138</td>
<td>1.138</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C29[0][A]</td>
<td>count_index/outc_0_s0/CLK</td>
</tr>
<tr>
<td>6.296</td>
<td>0.158</td>
<td>tC2Q</td>
<td>FR</td>
<td>14</td>
<td>R14C29[0][A]</td>
<td style=" font-weight:bold;">count_index/outc_0_s0/Q</td>
</tr>
<tr>
<td>6.314</td>
<td>0.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C29[0][A]</td>
<td>count_index/n9_s2/I0</td>
</tr>
<tr>
<td>6.467</td>
<td>0.153</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C29[0][A]</td>
<td style=" background: #97FFFF;">count_index/n9_s2/F</td>
</tr>
<tr>
<td>6.467</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C29[0][A]</td>
<td style=" font-weight:bold;">count_index/outc_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>40</td>
<td>R20C36[0][A]</td>
<td>clk1_s2/Q</td>
</tr>
<tr>
<td>6.138</td>
<td>1.138</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C29[0][A]</td>
<td>count_index/outc_0_s0/CLK</td>
</tr>
<tr>
<td>6.180</td>
<td>0.042</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C29[0][A]</td>
<td>count_index/outc_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.138, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 46.505%; route: 0.018, 5.471%; tC2Q: 0.158, 48.024%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.138, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.289</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.798</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.509</td>
</tr>
<tr>
<td class="label">From</td>
<td>paint0/wdata_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mem0/MEM1_MEM1_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.773</td>
<td>0.773</td>
<td>tINS</td>
<td>RR</td>
<td>217</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.466</td>
<td>0.693</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C31[0][A]</td>
<td>paint0/wdata_10_s0/CLK</td>
</tr>
<tr>
<td>1.610</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R15C31[0][A]</td>
<td style=" font-weight:bold;">paint0/wdata_10_s0/Q</td>
</tr>
<tr>
<td>1.798</td>
<td>0.188</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[9]</td>
<td style=" font-weight:bold;">mem0/MEM1_MEM1_0_1_s/DI[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.773</td>
<td>0.773</td>
<td>tINS</td>
<td>RR</td>
<td>217</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.472</td>
<td>0.699</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[9]</td>
<td>mem0/MEM1_MEM1_0_1_s/CLKA</td>
</tr>
<tr>
<td>1.509</td>
<td>0.037</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[9]</td>
<td>mem0/MEM1_MEM1_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.006</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.773, 52.733%; route: 0.693, 47.267%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.188, 56.627%; tC2Q: 0.144, 43.373%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.773, 52.518%; route: 0.699, 47.482%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.298</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.811</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>paint0/address_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mem0/MEM0_MEM0_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.773</td>
<td>0.773</td>
<td>tINS</td>
<td>RR</td>
<td>217</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.478</td>
<td>0.705</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C29[2][B]</td>
<td>paint0/address_2_s0/CLK</td>
</tr>
<tr>
<td>1.622</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>10</td>
<td>R18C29[2][B]</td>
<td style=" font-weight:bold;">paint0/address_2_s0/Q</td>
</tr>
<tr>
<td>1.811</td>
<td>0.189</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[8]</td>
<td style=" font-weight:bold;">mem0/MEM0_MEM0_0_1_s/ADA[5]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.773</td>
<td>0.773</td>
<td>tINS</td>
<td>RR</td>
<td>217</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.476</td>
<td>0.703</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[8]</td>
<td>mem0/MEM0_MEM0_0_1_s/CLKA</td>
</tr>
<tr>
<td>1.513</td>
<td>0.037</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[8]</td>
<td>mem0/MEM0_MEM0_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.002</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.773, 52.313%; route: 0.705, 47.687%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.189, 56.757%; tC2Q: 0.144, 43.243%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.773, 52.375%; route: 0.703, 47.625%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.298</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.807</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.509</td>
</tr>
<tr>
<td class="label">From</td>
<td>paint0/address_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mem0/MEM0_MEM0_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.773</td>
<td>0.773</td>
<td>tINS</td>
<td>RR</td>
<td>217</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.474</td>
<td>0.701</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C28[2][B]</td>
<td>paint0/address_6_s0/CLK</td>
</tr>
<tr>
<td>1.618</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>10</td>
<td>R18C28[2][B]</td>
<td style=" font-weight:bold;">paint0/address_6_s0/Q</td>
</tr>
<tr>
<td>1.807</td>
<td>0.189</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[7]</td>
<td style=" font-weight:bold;">mem0/MEM0_MEM0_0_0_s/ADA[9]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.773</td>
<td>0.773</td>
<td>tINS</td>
<td>RR</td>
<td>217</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.472</td>
<td>0.699</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[7]</td>
<td>mem0/MEM0_MEM0_0_0_s/CLKA</td>
</tr>
<tr>
<td>1.509</td>
<td>0.037</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[7]</td>
<td>mem0/MEM0_MEM0_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.002</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.773, 52.455%; route: 0.701, 47.545%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.189, 56.757%; tC2Q: 0.144, 43.243%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.773, 52.518%; route: 0.699, 47.482%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.309</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.822</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>paint0/address_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mem0/MEM0_MEM0_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.773</td>
<td>0.773</td>
<td>tINS</td>
<td>RR</td>
<td>217</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.474</td>
<td>0.701</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C28[2][B]</td>
<td>paint0/address_6_s0/CLK</td>
</tr>
<tr>
<td>1.618</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>10</td>
<td>R18C28[2][B]</td>
<td style=" font-weight:bold;">paint0/address_6_s0/Q</td>
</tr>
<tr>
<td>1.822</td>
<td>0.204</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[8]</td>
<td style=" font-weight:bold;">mem0/MEM0_MEM0_0_1_s/ADA[9]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.773</td>
<td>0.773</td>
<td>tINS</td>
<td>RR</td>
<td>217</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.476</td>
<td>0.703</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[8]</td>
<td>mem0/MEM0_MEM0_0_1_s/CLKA</td>
</tr>
<tr>
<td>1.513</td>
<td>0.037</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[8]</td>
<td>mem0/MEM0_MEM0_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.002</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.773, 52.455%; route: 0.701, 47.545%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.204, 58.621%; tC2Q: 0.144, 41.379%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.773, 52.375%; route: 0.703, 47.625%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.309</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.808</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.499</td>
</tr>
<tr>
<td class="label">From</td>
<td>paint0/wdata_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mem0/B_MEM0_921_DIAREG_G_6_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.773</td>
<td>0.773</td>
<td>tINS</td>
<td>RR</td>
<td>217</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.474</td>
<td>0.701</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C32[3][A]</td>
<td>paint0/wdata_6_s0/CLK</td>
</tr>
<tr>
<td>1.615</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R18C32[3][A]</td>
<td style=" font-weight:bold;">paint0/wdata_6_s0/Q</td>
</tr>
<tr>
<td>1.808</td>
<td>0.193</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C32[0][B]</td>
<td style=" font-weight:bold;">mem0/B_MEM0_921_DIAREG_G_6_s/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.773</td>
<td>0.773</td>
<td>tINS</td>
<td>RR</td>
<td>217</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.474</td>
<td>0.701</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C32[0][B]</td>
<td>mem0/B_MEM0_921_DIAREG_G_6_s/CLK</td>
</tr>
<tr>
<td>1.499</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C32[0][B]</td>
<td>mem0/B_MEM0_921_DIAREG_G_6_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.773, 52.455%; route: 0.701, 47.545%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.193, 57.784%; tC2Q: 0.141, 42.216%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.773, 52.455%; route: 0.701, 47.545%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.321</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.830</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.509</td>
</tr>
<tr>
<td class="label">From</td>
<td>paint0/address_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mem0/MEM0_MEM0_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.773</td>
<td>0.773</td>
<td>tINS</td>
<td>RR</td>
<td>217</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.478</td>
<td>0.705</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C29[2][B]</td>
<td>paint0/address_2_s0/CLK</td>
</tr>
<tr>
<td>1.622</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>10</td>
<td>R18C29[2][B]</td>
<td style=" font-weight:bold;">paint0/address_2_s0/Q</td>
</tr>
<tr>
<td>1.830</td>
<td>0.208</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[7]</td>
<td style=" font-weight:bold;">mem0/MEM0_MEM0_0_0_s/ADA[5]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.773</td>
<td>0.773</td>
<td>tINS</td>
<td>RR</td>
<td>217</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.472</td>
<td>0.699</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[7]</td>
<td>mem0/MEM0_MEM0_0_0_s/CLKA</td>
</tr>
<tr>
<td>1.509</td>
<td>0.037</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[7]</td>
<td>mem0/MEM0_MEM0_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.006</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.773, 52.313%; route: 0.705, 47.687%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.208, 59.091%; tC2Q: 0.144, 40.909%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.773, 52.518%; route: 0.699, 47.482%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.167</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.417</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk1</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>count_col/outc_4_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk1</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk1_s2/Q</td>
</tr>
<tr>
<td>7.655</td>
<td>2.655</td>
<td>tNET</td>
<td>FF</td>
<td>count_col/outc_4_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk1</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk1_s2/Q</td>
</tr>
<tr>
<td>11.073</td>
<td>1.073</td>
<td>tNET</td>
<td>RR</td>
<td>count_col/outc_4_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.167</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.417</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk1</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>count_col/outc_3_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk1</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk1_s2/Q</td>
</tr>
<tr>
<td>7.655</td>
<td>2.655</td>
<td>tNET</td>
<td>FF</td>
<td>count_col/outc_3_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk1</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk1_s2/Q</td>
</tr>
<tr>
<td>11.073</td>
<td>1.073</td>
<td>tNET</td>
<td>RR</td>
<td>count_col/outc_3_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.167</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.417</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk1</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>count_col/outc_2_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk1</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk1_s2/Q</td>
</tr>
<tr>
<td>7.655</td>
<td>2.655</td>
<td>tNET</td>
<td>FF</td>
<td>count_col/outc_2_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk1</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk1_s2/Q</td>
</tr>
<tr>
<td>11.073</td>
<td>1.073</td>
<td>tNET</td>
<td>RR</td>
<td>count_col/outc_2_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.167</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.417</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk1</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>count_col/outc_1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk1</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk1_s2/Q</td>
</tr>
<tr>
<td>7.655</td>
<td>2.655</td>
<td>tNET</td>
<td>FF</td>
<td>count_col/outc_1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk1</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk1_s2/Q</td>
</tr>
<tr>
<td>11.073</td>
<td>1.073</td>
<td>tNET</td>
<td>RR</td>
<td>count_col/outc_1_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.167</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.417</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk1</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>count_col/outc_5_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk1</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk1_s2/Q</td>
</tr>
<tr>
<td>7.655</td>
<td>2.655</td>
<td>tNET</td>
<td>FF</td>
<td>count_col/outc_5_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk1</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk1_s2/Q</td>
</tr>
<tr>
<td>11.073</td>
<td>1.073</td>
<td>tNET</td>
<td>RR</td>
<td>count_col/outc_5_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.167</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.417</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk1</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>count_col/outc_0_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk1</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk1_s2/Q</td>
</tr>
<tr>
<td>7.655</td>
<td>2.655</td>
<td>tNET</td>
<td>FF</td>
<td>count_col/outc_0_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk1</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk1_s2/Q</td>
</tr>
<tr>
<td>11.073</td>
<td>1.073</td>
<td>tNET</td>
<td>RR</td>
<td>count_col/outc_0_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.183</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.433</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk1</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>lsr0/s_A_9_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk1</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk1_s2/Q</td>
</tr>
<tr>
<td>7.616</td>
<td>2.616</td>
<td>tNET</td>
<td>FF</td>
<td>lsr0/s_A_9_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk1</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk1_s2/Q</td>
</tr>
<tr>
<td>11.050</td>
<td>1.050</td>
<td>tNET</td>
<td>RR</td>
<td>lsr0/s_A_9_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.183</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.433</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk1</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>lsr0/s_A_10_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk1</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk1_s2/Q</td>
</tr>
<tr>
<td>7.616</td>
<td>2.616</td>
<td>tNET</td>
<td>FF</td>
<td>lsr0/s_A_10_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk1</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk1_s2/Q</td>
</tr>
<tr>
<td>11.050</td>
<td>1.050</td>
<td>tNET</td>
<td>RR</td>
<td>lsr0/s_A_10_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.183</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.433</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk1</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>lsr0/s_A_8_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk1</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk1_s2/Q</td>
</tr>
<tr>
<td>7.616</td>
<td>2.616</td>
<td>tNET</td>
<td>FF</td>
<td>lsr0/s_A_8_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk1</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk1_s2/Q</td>
</tr>
<tr>
<td>11.050</td>
<td>1.050</td>
<td>tNET</td>
<td>RR</td>
<td>lsr0/s_A_8_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.184</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.434</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk1</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>lsr0/s_A_7_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk1</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk1_s2/Q</td>
</tr>
<tr>
<td>7.614</td>
<td>2.614</td>
<td>tNET</td>
<td>FF</td>
<td>lsr0/s_A_7_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk1</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk1_s2/Q</td>
</tr>
<tr>
<td>11.048</td>
<td>1.048</td>
<td>tNET</td>
<td>RR</td>
<td>lsr0/s_A_7_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>217</td>
<td>clk_d</td>
<td>12.237</td>
<td>1.972</td>
</tr>
<tr>
<td>48</td>
<td>paint0/estado[1]</td>
<td>14.369</td>
<td>0.969</td>
</tr>
<tr>
<td>40</td>
<td>clk1</td>
<td>2.153</td>
<td>2.874</td>
</tr>
<tr>
<td>37</td>
<td>paint0/address_10_8</td>
<td>14.337</td>
<td>1.891</td>
</tr>
<tr>
<td>25</td>
<td>paint0/estado[0]</td>
<td>14.337</td>
<td>0.936</td>
</tr>
<tr>
<td>21</td>
<td>uart0/n250_16</td>
<td>16.108</td>
<td>0.520</td>
</tr>
<tr>
<td>21</td>
<td>state[0]</td>
<td>2.542</td>
<td>0.571</td>
</tr>
<tr>
<td>21</td>
<td>state[1]</td>
<td>2.153</td>
<td>0.766</td>
</tr>
<tr>
<td>20</td>
<td>state[2]</td>
<td>2.352</td>
<td>0.581</td>
</tr>
<tr>
<td>19</td>
<td>state[3]</td>
<td>2.470</td>
<td>0.761</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R2C2</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C3</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C10</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C11</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C27</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C59</td>
<td>100.00%</td>
</tr>
<tr>
<td>R3C33</td>
<td>100.00%</td>
</tr>
<tr>
<td>R4C71</td>
<td>100.00%</td>
</tr>
<tr>
<td>R7C56</td>
<td>100.00%</td>
</tr>
<tr>
<td>R13C85</td>
<td>100.00%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name clk -period 20.0 [get_ports {clk}]</td>
</tr>
</table>
</div><!-- content -->
</body>
</html>
