{
  "schema": "xilinx.com:schema:json_instance:1.0",
  "ip_inst": {
    "xci_name": "RTL8211_Config_IP_0",
    "component_reference": "xilinx.com:user:RTL8211_Config_IP:1.0",
    "ip_revision": "2",
    "gen_directory": "../../../../project_3.gen/sources_1/ip/RTL8211_Config_IP_0",
    "parameters": {
      "component_parameters": {
        "CLK_DIV": [ { "value": "50", "resolve_type": "user", "usage": "all" } ],
        "tx_delay_en": [ { "value": "1", "value_src": "user", "resolve_type": "user", "usage": "all" } ],
        "rx_delay_en": [ { "value": "0", "resolve_type": "user", "usage": "all" } ],
        "Component_Name": [ { "value": "RTL8211_Config_IP_0", "resolve_type": "user", "usage": "all" } ]
      },
      "model_parameters": {
        "CLK_DIV": [ { "value": "50", "resolve_type": "generated", "usage": "all" } ],
        "tx_delay_en": [ { "value": "1", "resolve_type": "generated", "usage": "all" } ],
        "rx_delay_en": [ { "value": "0", "resolve_type": "generated", "usage": "all" } ]
      },
      "project_parameters": {
        "ARCHITECTURE": [ { "value": "artix7" } ],
        "BASE_BOARD_PART": [ { "value": "" } ],
        "BOARD_CONNECTIONS": [ { "value": "" } ],
        "DEVICE": [ { "value": "xc7a35t" } ],
        "PACKAGE": [ { "value": "fgg484" } ],
        "PREFHDL": [ { "value": "VERILOG" } ],
        "SILICON_REVISION": [ { "value": "" } ],
        "SIMULATOR_LANGUAGE": [ { "value": "MIXED" } ],
        "SPEEDGRADE": [ { "value": "-2" } ],
        "STATIC_POWER": [ { "value": "" } ],
        "TEMPERATURE_GRADE": [ { "value": "" } ]
      },
      "runtime_parameters": {
        "IPCONTEXT": [ { "value": "IP_Flow" } ],
        "IPREVISION": [ { "value": "2" } ],
        "MANAGED": [ { "value": "TRUE" } ],
        "OUTPUTDIR": [ { "value": "../../../../project_3.gen/sources_1/ip/RTL8211_Config_IP_0" } ],
        "SELECTEDSIMMODEL": [ { "value": "" } ],
        "SHAREDDIR": [ { "value": "." } ],
        "SWVERSION": [ { "value": "2019.1" } ],
        "SYNTHESISFLOW": [ { "value": "GLOBAL" } ]
      }
    },
    "boundary": {
      "ports": {
        "sys_clk": [ { "direction": "in" } ],
        "sys_rstn": [ { "direction": "in" } ],
        "eth_mdc": [ { "direction": "out" } ],
        "eth_mdio": [ { "direction": "inout" } ],
        "led": [ { "direction": "out", "size_left": "1", "size_right": "0" } ]
      }
    }
  }
}