set tool_name "ModelSim (Verilog)"
set corner_file_list {
	{{"Slow Model"} {demFF.vo demFF_v.sdo}}
	{{"Fast Model"} {demFF_fast.vo demFF_v_fast.sdo}}
}
