

Microchip MPLAB XC8 Assembler V2.32 build 20210201212658 
                                                                                               Mon Oct 25 12:33:38 2021

Microchip MPLAB XC8 C Compiler v2.32 (Free license) build 20210201212658 Og1 
     1                           	processor	18F4550
     2                           	fnconf	rparam,??,?,0
     3                           	pagewidth 120
     4                           	opt	flic
     5                           	psect	cinit,global,reloc=2,class=CODE,delta=1
     6                           	psect	cstackCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     7                           	psect	text0,global,reloc=2,class=CODE,delta=1
     8                           	psect	text1,global,reloc=2,class=CODE,delta=1
     9                           	psect	intsave_regs,global,class=BIGRAM,space=1,delta=1,noexec
    10                           	psect	rparam,global,class=COMRAM,space=1,delta=1,noexec
    11                           	psect	idloc,global,abs,ovrld,class=IDLOC,space=5,delta=1,noexec
    12                           	psect	config,global,abs,ovrld,class=CONFIG,space=4,delta=1,noexec
    13  0000                     
    14                           ; Version 2.20
    15                           ; Generated 12/02/2020 GMT
    16                           ; 
    17                           ; Copyright Â© 2020, Microchip Technology Inc. and its subsidiaries ("Microchip")
    18                           ; All rights reserved.
    19                           ; 
    20                           ; This software is developed by Microchip Technology Inc. and its subsidiaries ("Microch
      +                          ip").
    21                           ; 
    22                           ; Redistribution and use in source and binary forms, with or without modification, are
    23                           ; permitted provided that the following conditions are met:
    24                           ; 
    25                           ;     1. Redistributions of source code must retain the above copyright notice, this lis
      +                          t of
    26                           ;        conditions and the following disclaimer.
    27                           ; 
    28                           ;     2. Redistributions in binary form must reproduce the above copyright notice, this 
      +                          list
    29                           ;        of conditions and the following disclaimer in the documentation and/or other
    30                           ;        materials provided with the distribution.
    31                           ; 
    32                           ;     3. Microchip's name may not be used to endorse or promote products derived from th
      +                          is
    33                           ;        software without specific prior written permission.
    34                           ; 
    35                           ; THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
    36                           ; INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS F
      +                          OR
    37                           ; PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIREC
      +                          T,
    38                           ; INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
    39                           ; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
    40                           ; INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, ST
      +                          RICT
    41                           ; LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE U
      +                          SE OF
    42                           ; THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
    43                           ; 
    44                           ; 
    45                           ; Code-generator required, PIC18F4550 Definitions
    46                           ; 
    47                           ; SFR Addresses
    48  0000                     _INTCONbits	set	4082
    49  0000                     _TMR0L	set	4054
    50  0000                     _LATEbits	set	3981
    51  0000                     _T0CON	set	4053
    52  0000                     _TRISEbits	set	3990
    53  0000                     _ADCON1	set	4033
    54                           
    55                           ; #config settings
    56                           
    57                           	psect	cinit
    58  007F8E                     __pcinit:
    59                           	callstack 0
    60  007F8E                     start_initialization:
    61                           	callstack 0
    62  007F8E                     __initialization:
    63                           	callstack 0
    64  007F8E                     end_of_initialization:
    65                           	callstack 0
    66  007F8E                     __end_of__initialization:
    67                           	callstack 0
    68  007F8E  0100               	movlb	0
    69  007F90  EFD0  F03F         	goto	_main	;jump to C main() function
    70                           
    71                           	psect	cstackCOMRAM
    72  000001                     __pcstackCOMRAM:
    73                           	callstack 0
    74  000001                     ??_main:
    75                           
    76                           ; 1 bytes @ 0x0
    77  000001                     	ds	2
    78  000003                     main@x:
    79                           	callstack 0
    80                           
    81                           ; 2 bytes @ 0x2
    82  000003                     	ds	2
    83                           
    84 ;;
    85 ;;Main: autosize = 0, tempsize = 2, incstack = 0, save=0
    86 ;;
    87 ;; *************** function _main *****************
    88 ;; Defined at:
    89 ;;		line 11 in file "maincode5.c"
    90 ;; Parameters:    Size  Location     Type
    91 ;;		None
    92 ;; Auto vars:     Size  Location     Type
    93 ;;  x               2    2[COMRAM] unsigned int 
    94 ;; Return value:  Size  Location     Type
    95 ;;                  1    wreg      void 
    96 ;; Registers used:
    97 ;;		wreg, status,2, status,0, cstack
    98 ;; Tracked objects:
    99 ;;		On entry : 0/0
   100 ;;		On exit  : 0/0
   101 ;;		Unchanged: 0/0
   102 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7
   103 ;;      Params:         0       0       0       0       0       0       0       0       0
   104 ;;      Locals:         2       0       0       0       0       0       0       0       0
   105 ;;      Temps:          2       0       0       0       0       0       0       0       0
   106 ;;      Totals:         4       0       0       0       0       0       0       0       0
   107 ;;Total ram usage:        4 bytes
   108 ;; Hardware stack levels required when called: 1
   109 ;; This function calls:
   110 ;;		_configuracion
   111 ;; This function is called by:
   112 ;;		Startup code after reset
   113 ;; This function uses a non-reentrant model
   114 ;;
   115                           
   116                           	psect	text0
   117  007FA0                     __ptext0:
   118                           	callstack 0
   119  007FA0                     _main:
   120                           	callstack 30
   121  007FA0                     
   122                           ;maincode5.c: 12:     configuracion();
   123  007FA0  ECCA  F03F         	call	_configuracion	;wreg free
   124  007FA4                     l712:
   125  007FA4                     
   126                           ;maincode5.c: 15:         for(x=68;x<163;x++){
   127  007FA4  0E00               	movlw	0
   128  007FA6  6E04               	movwf	(main@x+1)^0,c
   129  007FA8  0E44               	movlw	68
   130  007FAA  6E03               	movwf	main@x^0,c
   131  007FAC                     l23:
   132                           
   133                           ;maincode5.c: 16:             LATEbits.LE0 = 1;
   134  007FAC  808D               	bsf	141,0,c	;volatile
   135  007FAE                     
   136                           ;maincode5.c: 17:             TMR0L = 256 - x;
   137  007FAE  5003               	movf	main@x^0,w,c
   138  007FB0  0800               	sublw	0
   139  007FB2  6ED6               	movwf	214,c	;volatile
   140  007FB4                     l25:
   141  007FB4  A4F2               	btfss	242,2,c	;volatile
   142  007FB6  EFDF  F03F         	goto	u11
   143  007FBA  EFE1  F03F         	goto	u10
   144  007FBE                     u11:
   145  007FBE  EFDA  F03F         	goto	l25
   146  007FC2                     u10:
   147  007FC2                     
   148                           ;maincode5.c: 19:             LATEbits.LE0 = 0;
   149  007FC2  908D               	bcf	141,0,c	;volatile
   150  007FC4                     
   151                           ;maincode5.c: 20:             _delay((unsigned long)((20)*(48000000UL/4000.0)));
   152  007FC4  0E02               	movlw	2
   153  007FC6  6E02               	movwf	(??_main+1)^0,c
   154  007FC8  0E38               	movlw	56
   155  007FCA  6E01               	movwf	??_main^0,c
   156  007FCC  0EAD               	movlw	173
   157  007FCE                     u37:
   158  007FCE  2EE8               	decfsz	wreg,f,c
   159  007FD0  D7FE               	bra	u37
   160  007FD2  2E01               	decfsz	??_main^0,f,c
   161  007FD4  D7FC               	bra	u37
   162  007FD6  2E02               	decfsz	(??_main+1)^0,f,c
   163  007FD8  D7FA               	bra	u37
   164  007FDA  F000               	nop	
   165  007FDC                     
   166                           ;maincode5.c: 21:             INTCONbits.TMR0IF = 0;
   167  007FDC  94F2               	bcf	242,2,c	;volatile
   168  007FDE                     
   169                           ;maincode5.c: 22:         }
   170  007FDE  4A03               	infsnz	main@x^0,f,c
   171  007FE0  2A04               	incf	(main@x+1)^0,f,c
   172  007FE2  5004               	movf	(main@x+1)^0,w,c
   173  007FE4  E109               	bnz	u20
   174  007FE6  0EA3               	movlw	163
   175  007FE8  5C03               	subwf	main@x^0,w,c
   176  007FEA  A0D8               	btfss	status,0,c
   177  007FEC  EFFA  F03F         	goto	u21
   178  007FF0  EFFC  F03F         	goto	u20
   179  007FF4                     u21:
   180  007FF4  EFD6  F03F         	goto	l23
   181  007FF8                     u20:
   182  007FF8  EFD2  F03F         	goto	l712
   183  007FFC  EF00  F000         	goto	start
   184  008000                     __end_of_main:
   185                           	callstack 0
   186                           
   187 ;; *************** function _configuracion *****************
   188 ;; Defined at:
   189 ;;		line 5 in file "maincode5.c"
   190 ;; Parameters:    Size  Location     Type
   191 ;;		None
   192 ;; Auto vars:     Size  Location     Type
   193 ;;		None
   194 ;; Return value:  Size  Location     Type
   195 ;;                  1    wreg      void 
   196 ;; Registers used:
   197 ;;		wreg, status,2
   198 ;; Tracked objects:
   199 ;;		On entry : 0/0
   200 ;;		On exit  : 0/0
   201 ;;		Unchanged: 0/0
   202 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7
   203 ;;      Params:         0       0       0       0       0       0       0       0       0
   204 ;;      Locals:         0       0       0       0       0       0       0       0       0
   205 ;;      Temps:          0       0       0       0       0       0       0       0       0
   206 ;;      Totals:         0       0       0       0       0       0       0       0       0
   207 ;;Total ram usage:        0 bytes
   208 ;; Hardware stack levels used: 1
   209 ;; This function calls:
   210 ;;		Nothing
   211 ;; This function is called by:
   212 ;;		_main
   213 ;; This function uses a non-reentrant model
   214 ;;
   215                           
   216                           	psect	text1
   217  007F94                     __ptext1:
   218                           	callstack 0
   219  007F94                     _configuracion:
   220                           	callstack 30
   221  007F94                     
   222                           ;maincode5.c: 6:     ADCON1 = 0x0F;
   223  007F94  0E0F               	movlw	15
   224  007F96  6EC1               	movwf	193,c	;volatile
   225  007F98                     
   226                           ;maincode5.c: 7:     TRISEbits.RE0 = 0;
   227  007F98  9096               	bcf	150,0,c	;volatile
   228                           
   229                           ;maincode5.c: 8:     T0CON = 0xC6;
   230  007F9A  0EC6               	movlw	198
   231  007F9C  6ED5               	movwf	213,c	;volatile
   232  007F9E  0012               	return		;funcret
   233  007FA0                     __end_of_configuracion:
   234                           	callstack 0
   235  0000                     
   236                           	psect	rparam
   237  0000                     
   238                           	psect	idloc
   239                           
   240                           ;Config register IDLOC0 @ 0x200000
   241                           ;	unspecified, using default values
   242  200000                     	org	2097152
   243  200000  FF                 	db	255
   244                           
   245                           ;Config register IDLOC1 @ 0x200001
   246                           ;	unspecified, using default values
   247  200001                     	org	2097153
   248  200001  FF                 	db	255
   249                           
   250                           ;Config register IDLOC2 @ 0x200002
   251                           ;	unspecified, using default values
   252  200002                     	org	2097154
   253  200002  FF                 	db	255
   254                           
   255                           ;Config register IDLOC3 @ 0x200003
   256                           ;	unspecified, using default values
   257  200003                     	org	2097155
   258  200003  FF                 	db	255
   259                           
   260                           ;Config register IDLOC4 @ 0x200004
   261                           ;	unspecified, using default values
   262  200004                     	org	2097156
   263  200004  FF                 	db	255
   264                           
   265                           ;Config register IDLOC5 @ 0x200005
   266                           ;	unspecified, using default values
   267  200005                     	org	2097157
   268  200005  FF                 	db	255
   269                           
   270                           ;Config register IDLOC6 @ 0x200006
   271                           ;	unspecified, using default values
   272  200006                     	org	2097158
   273  200006  FF                 	db	255
   274                           
   275                           ;Config register IDLOC7 @ 0x200007
   276                           ;	unspecified, using default values
   277  200007                     	org	2097159
   278  200007  FF                 	db	255
   279                           
   280                           	psect	config
   281                           
   282                           ;Config register CONFIG1L @ 0x300000
   283                           ;	PLL Prescaler Selection bits
   284                           ;	PLLDIV = 1, No prescale (4 MHz oscillator input drives PLL directly)
   285                           ;	System Clock Postscaler Selection bits
   286                           ;	CPUDIV = OSC1_PLL2, [Primary Oscillator Src: /1][96 MHz PLL Src: /2]
   287                           ;	USB Clock Selection bit (used in Full-Speed USB mode only; UCFG:FSEN = 1)
   288                           ;	USBDIV = 1, USB clock source comes directly from the primary oscillator block with no 
      +                          postscale
   289  300000                     	org	3145728
   290  300000  00                 	db	0
   291                           
   292                           ;Config register CONFIG1H @ 0x300001
   293                           ;	Oscillator Selection bits
   294                           ;	FOSC = XTPLL_XT, XT oscillator, PLL enabled (XTPLL)
   295                           ;	Fail-Safe Clock Monitor Enable bit
   296                           ;	FCMEN = OFF, Fail-Safe Clock Monitor disabled
   297                           ;	Internal/External Oscillator Switchover bit
   298                           ;	IESO = OFF, Oscillator Switchover mode disabled
   299  300001                     	org	3145729
   300  300001  02                 	db	2
   301                           
   302                           ;Config register CONFIG2L @ 0x300002
   303                           ;	Power-up Timer Enable bit
   304                           ;	PWRT = ON, PWRT enabled
   305                           ;	Brown-out Reset Enable bits
   306                           ;	BOR = OFF, Brown-out Reset disabled in hardware and software
   307                           ;	Brown-out Reset Voltage bits
   308                           ;	BORV = 3, Minimum setting 2.05V
   309                           ;	USB Voltage Regulator Enable bit
   310                           ;	VREGEN = OFF, USB voltage regulator disabled
   311  300002                     	org	3145730
   312  300002  18                 	db	24
   313                           
   314                           ;Config register CONFIG2H @ 0x300003
   315                           ;	Watchdog Timer Enable bit
   316                           ;	WDT = OFF, WDT disabled (control is placed on the SWDTEN bit)
   317                           ;	Watchdog Timer Postscale Select bits
   318                           ;	WDTPS = 32768, 1:32768
   319  300003                     	org	3145731
   320  300003  1E                 	db	30
   321                           
   322                           ; Padding undefined space
   323  300004                     	org	3145732
   324  300004  FF                 	db	255
   325                           
   326                           ;Config register CONFIG3H @ 0x300005
   327                           ;	CCP2 MUX bit
   328                           ;	CCP2MX = ON, CCP2 input/output is multiplexed with RC1
   329                           ;	PORTB A/D Enable bit
   330                           ;	PBADEN = OFF, PORTB<4:0> pins are configured as digital I/O on Reset
   331                           ;	Low-Power Timer 1 Oscillator Enable bit
   332                           ;	LPT1OSC = OFF, Timer1 configured for higher power operation
   333                           ;	MCLR Pin Enable bit
   334                           ;	MCLRE = ON, MCLR pin enabled; RE3 input pin disabled
   335  300005                     	org	3145733
   336  300005  81                 	db	129
   337                           
   338                           ;Config register CONFIG4L @ 0x300006
   339                           ;	Stack Full/Underflow Reset Enable bit
   340                           ;	STVREN = ON, Stack full/underflow will cause Reset
   341                           ;	Single-Supply ICSP Enable bit
   342                           ;	LVP = OFF, Single-Supply ICSP disabled
   343                           ;	Dedicated In-Circuit Debug/Programming Port (ICPORT) Enable bit
   344                           ;	ICPRT = OFF, ICPORT disabled
   345                           ;	Extended Instruction Set Enable bit
   346                           ;	XINST = OFF, Instruction set extension and Indexed Addressing mode disabled (Legacy mo
      +                          de)
   347                           ;	Background Debugger Enable bit
   348                           ;	DEBUG = 0x1, unprogrammed default
   349  300006                     	org	3145734
   350  300006  81                 	db	129
   351                           
   352                           ; Padding undefined space
   353  300007                     	org	3145735
   354  300007  FF                 	db	255
   355                           
   356                           ;Config register CONFIG5L @ 0x300008
   357                           ;	Code Protection bit
   358                           ;	CP0 = OFF, Block 0 (000800-001FFFh) is not code-protected
   359                           ;	Code Protection bit
   360                           ;	CP1 = OFF, Block 1 (002000-003FFFh) is not code-protected
   361                           ;	Code Protection bit
   362                           ;	CP2 = OFF, Block 2 (004000-005FFFh) is not code-protected
   363                           ;	Code Protection bit
   364                           ;	CP3 = OFF, Block 3 (006000-007FFFh) is not code-protected
   365  300008                     	org	3145736
   366  300008  0F                 	db	15
   367                           
   368                           ;Config register CONFIG5H @ 0x300009
   369                           ;	Boot Block Code Protection bit
   370                           ;	CPB = OFF, Boot block (000000-0007FFh) is not code-protected
   371                           ;	Data EEPROM Code Protection bit
   372                           ;	CPD = OFF, Data EEPROM is not code-protected
   373  300009                     	org	3145737
   374  300009  C0                 	db	192
   375                           
   376                           ;Config register CONFIG6L @ 0x30000A
   377                           ;	Write Protection bit
   378                           ;	WRT0 = OFF, Block 0 (000800-001FFFh) is not write-protected
   379                           ;	Write Protection bit
   380                           ;	WRT1 = OFF, Block 1 (002000-003FFFh) is not write-protected
   381                           ;	Write Protection bit
   382                           ;	WRT2 = OFF, Block 2 (004000-005FFFh) is not write-protected
   383                           ;	Write Protection bit
   384                           ;	WRT3 = OFF, Block 3 (006000-007FFFh) is not write-protected
   385  30000A                     	org	3145738
   386  30000A  0F                 	db	15
   387                           
   388                           ;Config register CONFIG6H @ 0x30000B
   389                           ;	Configuration Register Write Protection bit
   390                           ;	WRTC = OFF, Configuration registers (300000-3000FFh) are not write-protected
   391                           ;	Boot Block Write Protection bit
   392                           ;	WRTB = OFF, Boot block (000000-0007FFh) is not write-protected
   393                           ;	Data EEPROM Write Protection bit
   394                           ;	WRTD = OFF, Data EEPROM is not write-protected
   395  30000B                     	org	3145739
   396  30000B  E0                 	db	224
   397                           
   398                           ;Config register CONFIG7L @ 0x30000C
   399                           ;	Table Read Protection bit
   400                           ;	EBTR0 = OFF, Block 0 (000800-001FFFh) is not protected from table reads executed in ot
      +                          her blocks
   401                           ;	Table Read Protection bit
   402                           ;	EBTR1 = OFF, Block 1 (002000-003FFFh) is not protected from table reads executed in ot
      +                          her blocks
   403                           ;	Table Read Protection bit
   404                           ;	EBTR2 = OFF, Block 2 (004000-005FFFh) is not protected from table reads executed in ot
      +                          her blocks
   405                           ;	Table Read Protection bit
   406                           ;	EBTR3 = OFF, Block 3 (006000-007FFFh) is not protected from table reads executed in ot
      +                          her blocks
   407  30000C                     	org	3145740
   408  30000C  0F                 	db	15
   409                           
   410                           ;Config register CONFIG7H @ 0x30000D
   411                           ;	Boot Block Table Read Protection bit
   412                           ;	EBTRB = OFF, Boot block (000000-0007FFh) is not protected from table reads executed in
      +                           other blocks
   413  30000D                     	org	3145741
   414  30000D  40                 	db	64
   415                           tosu	equ	0xFFF
   416                           tosh	equ	0xFFE
   417                           tosl	equ	0xFFD
   418                           stkptr	equ	0xFFC
   419                           pclatu	equ	0xFFB
   420                           pclath	equ	0xFFA
   421                           pcl	equ	0xFF9
   422                           tblptru	equ	0xFF8
   423                           tblptrh	equ	0xFF7
   424                           tblptrl	equ	0xFF6
   425                           tablat	equ	0xFF5
   426                           prodh	equ	0xFF4
   427                           prodl	equ	0xFF3
   428                           indf0	equ	0xFEF
   429                           postinc0	equ	0xFEE
   430                           postdec0	equ	0xFED
   431                           preinc0	equ	0xFEC
   432                           plusw0	equ	0xFEB
   433                           fsr0h	equ	0xFEA
   434                           fsr0l	equ	0xFE9
   435                           wreg	equ	0xFE8
   436                           indf1	equ	0xFE7
   437                           postinc1	equ	0xFE6
   438                           postdec1	equ	0xFE5
   439                           preinc1	equ	0xFE4
   440                           plusw1	equ	0xFE3
   441                           fsr1h	equ	0xFE2
   442                           fsr1l	equ	0xFE1
   443                           bsr	equ	0xFE0
   444                           indf2	equ	0xFDF
   445                           postinc2	equ	0xFDE
   446                           postdec2	equ	0xFDD
   447                           preinc2	equ	0xFDC
   448                           plusw2	equ	0xFDB
   449                           fsr2h	equ	0xFDA
   450                           fsr2l	equ	0xFD9
   451                           status	equ	0xFD8

Data Sizes:
    Strings     0
    Constant    0
    Data        0
    BSS         0
    Persistent  0
    Stack       0

Auto Spaces:
    Space          Size  Autos    Used
    COMRAM           95      4       4
    BANK0           160      0       0
    BANK1           256      0       0
    BANK2           256      0       0
    BANK3           256      0       0
    BANK4           256      0       0
    BANK5           256      0       0
    BANK6           256      0       0
    BANK7           256      0       0

Pointer List with Targets:

    None.

Critical Paths under _main in COMRAM

    None.

Critical Paths under _main in BANK0

    None.

Critical Paths under _main in BANK1

    None.

Critical Paths under _main in BANK2

    None.

Critical Paths under _main in BANK3

    None.

Critical Paths under _main in BANK4

    None.

Critical Paths under _main in BANK5

    None.

Critical Paths under _main in BANK6

    None.

Critical Paths under _main in BANK7

    None.

Call Graph Tables:

 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (0) _main                                                 4     4      0      45
                                              0 COMRAM     4     4      0
                      _configuracion
 ---------------------------------------------------------------------------------
 (1) _configuracion                                        0     0      0       0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 1
 ---------------------------------------------------------------------------------

 Call Graph Graphs:

 _main (ROOT)
   _configuracion

 Address spaces:
Name               Size   Autos  Total    Cost      Usage
BITCOMRAM           5F      0       0       0        0.0%
EEDATA             100      0       0       0        0.0%
NULL                 0      0       0       0        0.0%
CODE                 0      0       0       0        0.0%
COMRAM              5F      4       4       1        4.2%
STACK                0      0       0       2        0.0%
DATA                 0      0       0       3        0.0%
BITBANK0            A0      0       0       4        0.0%
BANK0               A0      0       0       5        0.0%
BITBANK1           100      0       0       6        0.0%
BANK1              100      0       0       7        0.0%
BITBANK2           100      0       0       8        0.0%
BANK2              100      0       0       9        0.0%
BITBANK3           100      0       0      10        0.0%
BANK3              100      0       0      11        0.0%
BITBANK4           100      0       0      12        0.0%
BANK4              100      0       0      13        0.0%
BITBANK5           100      0       0      14        0.0%
BANK5              100      0       0      15        0.0%
BITBANK6           100      0       0      16        0.0%
BANK6              100      0       0      17        0.0%
BITBANK7           100      0       0      18        0.0%
BANK7              100      0       0      19        0.0%
ABS                  0      0       0      20        0.0%
BIGRAM             7FF      0       0      21        0.0%
BITSFR               0      0       0     200        0.0%
SFR                  0      0       0     200        0.0%


Microchip Technology PIC18 Macro Assembler V2.32 build 20210201212658 
Symbol Table                                                                                   Mon Oct 25 12:33:38 2021

                     l23 7FAC                       l17 7F9E                       l25 7FB4  
                     l27 7FC2                       u10 7FC2                       u11 7FBE  
                     u20 7FF8                       u21 7FF4                       u37 7FCE  
         ?_configuracion 0001                      l710 7FA0                      l720 7FAE  
                    l712 7FA4                      l706 7F94                      l722 7FC4  
                    l714 7FA4                      l708 7F98                      l724 7FDC  
                    l726 7FDE                      wreg 000FE8                     _main 7FA0  
                   start 0000             ___param_bank 000000                    ?_main 0001  
                  _T0CON 000FD5                    _TMR0L 000FD6                    main@x 0003  
                  status 000FD8          __initialization 7F8E             __end_of_main 8000  
        ??_configuracion 0001                   ??_main 0001            __activetblptr 000000  
                 _ADCON1 000FC1                   isa$std 000001               __accesstop 0060  
__end_of__initialization 7F8E            ___rparam_used 000001           __pcstackCOMRAM 0001  
                __Hparam 0000                  __Lparam 0000                  __pcinit 7F8E  
                __ramtop 0800                  __ptext0 7FA0                  __ptext1 7F94  
   end_of_initialization 7F8E    __end_of_configuracion 7FA0                _TRISEbits 000F96  
    start_initialization 7F8E                 _LATEbits 000F8D                 __Hrparam 0000  
               __Lrparam 0000   __size_of_configuracion 000C            __size_of_main 0060  
               isa$xinst 000000               _INTCONbits 000FF2            _configuracion 7F94  
