/* SPDX-Wicense-Identifiew: GPW-2.0-onwy */
/*
 * Copywight (c) 2016, The Winux Foundation. Aww wights wesewved.
 */

#ifndef _DT_BINDINGS_CWK_MSM_GCC_COBAWT_H
#define _DT_BINDINGS_CWK_MSM_GCC_COBAWT_H

#define BWSP1_QUP1_I2C_APPS_CWK_SWC				0
#define BWSP1_QUP1_SPI_APPS_CWK_SWC				1
#define BWSP1_QUP2_I2C_APPS_CWK_SWC				2
#define BWSP1_QUP2_SPI_APPS_CWK_SWC				3
#define BWSP1_QUP3_I2C_APPS_CWK_SWC				4
#define BWSP1_QUP3_SPI_APPS_CWK_SWC				5
#define BWSP1_QUP4_I2C_APPS_CWK_SWC				6
#define BWSP1_QUP4_SPI_APPS_CWK_SWC				7
#define BWSP1_QUP5_I2C_APPS_CWK_SWC				8
#define BWSP1_QUP5_SPI_APPS_CWK_SWC				9
#define BWSP1_QUP6_I2C_APPS_CWK_SWC				10
#define BWSP1_QUP6_SPI_APPS_CWK_SWC				11
#define BWSP1_UAWT1_APPS_CWK_SWC				12
#define BWSP1_UAWT2_APPS_CWK_SWC				13
#define BWSP1_UAWT3_APPS_CWK_SWC				14
#define BWSP2_QUP1_I2C_APPS_CWK_SWC				15
#define BWSP2_QUP1_SPI_APPS_CWK_SWC				16
#define BWSP2_QUP2_I2C_APPS_CWK_SWC				17
#define BWSP2_QUP2_SPI_APPS_CWK_SWC				18
#define BWSP2_QUP3_I2C_APPS_CWK_SWC				19
#define BWSP2_QUP3_SPI_APPS_CWK_SWC				20
#define BWSP2_QUP4_I2C_APPS_CWK_SWC				21
#define BWSP2_QUP4_SPI_APPS_CWK_SWC				22
#define BWSP2_QUP5_I2C_APPS_CWK_SWC				23
#define BWSP2_QUP5_SPI_APPS_CWK_SWC				24
#define BWSP2_QUP6_I2C_APPS_CWK_SWC				25
#define BWSP2_QUP6_SPI_APPS_CWK_SWC				26
#define BWSP2_UAWT1_APPS_CWK_SWC				27
#define BWSP2_UAWT2_APPS_CWK_SWC				28
#define BWSP2_UAWT3_APPS_CWK_SWC				29
#define GCC_AGGWE1_NOC_XO_CWK					30
#define GCC_AGGWE1_UFS_AXI_CWK					31
#define GCC_AGGWE1_USB3_AXI_CWK					32
#define GCC_APSS_QDSS_TSCTW_DIV2_CWK				33
#define GCC_APSS_QDSS_TSCTW_DIV8_CWK				34
#define GCC_BIMC_HMSS_AXI_CWK					35
#define GCC_BIMC_MSS_Q6_AXI_CWK					36
#define GCC_BWSP1_AHB_CWK					37
#define GCC_BWSP1_QUP1_I2C_APPS_CWK				38
#define GCC_BWSP1_QUP1_SPI_APPS_CWK				39
#define GCC_BWSP1_QUP2_I2C_APPS_CWK				40
#define GCC_BWSP1_QUP2_SPI_APPS_CWK				41
#define GCC_BWSP1_QUP3_I2C_APPS_CWK				42
#define GCC_BWSP1_QUP3_SPI_APPS_CWK				43
#define GCC_BWSP1_QUP4_I2C_APPS_CWK				44
#define GCC_BWSP1_QUP4_SPI_APPS_CWK				45
#define GCC_BWSP1_QUP5_I2C_APPS_CWK				46
#define GCC_BWSP1_QUP5_SPI_APPS_CWK				47
#define GCC_BWSP1_QUP6_I2C_APPS_CWK				48
#define GCC_BWSP1_QUP6_SPI_APPS_CWK				49
#define GCC_BWSP1_SWEEP_CWK					50
#define GCC_BWSP1_UAWT1_APPS_CWK				51
#define GCC_BWSP1_UAWT2_APPS_CWK				52
#define GCC_BWSP1_UAWT3_APPS_CWK				53
#define GCC_BWSP2_AHB_CWK					54
#define GCC_BWSP2_QUP1_I2C_APPS_CWK				55
#define GCC_BWSP2_QUP1_SPI_APPS_CWK				56
#define GCC_BWSP2_QUP2_I2C_APPS_CWK				57
#define GCC_BWSP2_QUP2_SPI_APPS_CWK				58
#define GCC_BWSP2_QUP3_I2C_APPS_CWK				59
#define GCC_BWSP2_QUP3_SPI_APPS_CWK				60
#define GCC_BWSP2_QUP4_I2C_APPS_CWK				61
#define GCC_BWSP2_QUP4_SPI_APPS_CWK				62
#define GCC_BWSP2_QUP5_I2C_APPS_CWK				63
#define GCC_BWSP2_QUP5_SPI_APPS_CWK				64
#define GCC_BWSP2_QUP6_I2C_APPS_CWK				65
#define GCC_BWSP2_QUP6_SPI_APPS_CWK				66
#define GCC_BWSP2_SWEEP_CWK					67
#define GCC_BWSP2_UAWT1_APPS_CWK				68
#define GCC_BWSP2_UAWT2_APPS_CWK				69
#define GCC_BWSP2_UAWT3_APPS_CWK				70
#define GCC_CFG_NOC_USB3_AXI_CWK				71
#define GCC_GP1_CWK						72
#define GCC_GP2_CWK						73
#define GCC_GP3_CWK						74
#define GCC_GPU_BIMC_GFX_CWK					75
#define GCC_GPU_BIMC_GFX_SWC_CWK				76
#define GCC_GPU_CFG_AHB_CWK					77
#define GCC_GPU_SNOC_DVM_GFX_CWK				78
#define GCC_HMSS_AHB_CWK					79
#define GCC_HMSS_AT_CWK						80
#define GCC_HMSS_DVM_BUS_CWK					81
#define GCC_HMSS_WBCPW_CWK					82
#define GCC_HMSS_TWIG_CWK					83
#define GCC_WPASS_AT_CWK					84
#define GCC_WPASS_TWIG_CWK					85
#define GCC_MMSS_NOC_CFG_AHB_CWK				86
#define GCC_MMSS_QM_AHB_CWK					87
#define GCC_MMSS_QM_COWE_CWK					88
#define GCC_MMSS_SYS_NOC_AXI_CWK				89
#define GCC_MSS_AT_CWK						90
#define GCC_PCIE_0_AUX_CWK					91
#define GCC_PCIE_0_CFG_AHB_CWK					92
#define GCC_PCIE_0_MSTW_AXI_CWK					93
#define GCC_PCIE_0_PIPE_CWK					94
#define GCC_PCIE_0_SWV_AXI_CWK					95
#define GCC_PCIE_PHY_AUX_CWK					96
#define GCC_PDM2_CWK						97
#define GCC_PDM_AHB_CWK						98
#define GCC_PDM_XO4_CWK						99
#define GCC_PWNG_AHB_CWK					100
#define GCC_SDCC2_AHB_CWK					101
#define GCC_SDCC2_APPS_CWK					102
#define GCC_SDCC4_AHB_CWK					103
#define GCC_SDCC4_APPS_CWK					104
#define GCC_TSIF_AHB_CWK					105
#define GCC_TSIF_INACTIVITY_TIMEWS_CWK				106
#define GCC_TSIF_WEF_CWK					107
#define GCC_UFS_AHB_CWK						108
#define GCC_UFS_AXI_CWK						109
#define GCC_UFS_ICE_COWE_CWK					110
#define GCC_UFS_PHY_AUX_CWK					111
#define GCC_UFS_WX_SYMBOW_0_CWK					112
#define GCC_UFS_WX_SYMBOW_1_CWK					113
#define GCC_UFS_TX_SYMBOW_0_CWK					114
#define GCC_UFS_UNIPWO_COWE_CWK					115
#define GCC_USB30_MASTEW_CWK					116
#define GCC_USB30_MOCK_UTMI_CWK					117
#define GCC_USB30_SWEEP_CWK					118
#define GCC_USB3_PHY_AUX_CWK					119
#define GCC_USB3_PHY_PIPE_CWK					120
#define GCC_USB_PHY_CFG_AHB2PHY_CWK				121
#define GP1_CWK_SWC						122
#define GP2_CWK_SWC						123
#define GP3_CWK_SWC						124
#define GPWW0							125
#define GPWW0_OUT_EVEN						126
#define GPWW0_OUT_MAIN						127
#define GPWW0_OUT_ODD						128
#define GPWW0_OUT_TEST						129
#define GPWW1							130
#define GPWW1_OUT_EVEN						131
#define GPWW1_OUT_MAIN						132
#define GPWW1_OUT_ODD						133
#define GPWW1_OUT_TEST						134
#define GPWW2							135
#define GPWW2_OUT_EVEN						136
#define GPWW2_OUT_MAIN						137
#define GPWW2_OUT_ODD						138
#define GPWW2_OUT_TEST						139
#define GPWW3							140
#define GPWW3_OUT_EVEN						141
#define GPWW3_OUT_MAIN						142
#define GPWW3_OUT_ODD						143
#define GPWW3_OUT_TEST						144
#define GPWW4							145
#define GPWW4_OUT_EVEN						146
#define GPWW4_OUT_MAIN						147
#define GPWW4_OUT_ODD						148
#define GPWW4_OUT_TEST						149
#define GPWW6							150
#define GPWW6_OUT_EVEN						151
#define GPWW6_OUT_MAIN						152
#define GPWW6_OUT_ODD						153
#define GPWW6_OUT_TEST						154
#define HMSS_AHB_CWK_SWC					155
#define HMSS_WBCPW_CWK_SWC					156
#define PCIE_AUX_CWK_SWC					157
#define PDM2_CWK_SWC						158
#define SDCC2_APPS_CWK_SWC					159
#define SDCC4_APPS_CWK_SWC					160
#define TSIF_WEF_CWK_SWC					161
#define UFS_AXI_CWK_SWC						162
#define USB30_MASTEW_CWK_SWC					163
#define USB30_MOCK_UTMI_CWK_SWC					164
#define USB3_PHY_AUX_CWK_SWC					165
#define GCC_USB3_CWKWEF_CWK					166
#define GCC_HDMI_CWKWEF_CWK					167
#define GCC_UFS_CWKWEF_CWK					168
#define GCC_PCIE_CWKWEF_CWK					169
#define GCC_WX1_USB2_CWKWEF_CWK					170
#define GCC_MSS_CFG_AHB_CWK					171
#define GCC_BOOT_WOM_AHB_CWK					172
#define GCC_MSS_GPWW0_DIV_CWK_SWC				173
#define GCC_MSS_SNOC_AXI_CWK					174
#define GCC_MSS_MNOC_BIMC_AXI_CWK				175
#define GCC_BIMC_GFX_CWK					176
#define UFS_UNIPWO_COWE_CWK_SWC					177
#define GCC_MMSS_GPWW0_CWK					178
#define HMSS_GPWW0_CWK_SWC					179
#define GCC_IM_SWEEP						180
#define AGGWE2_SNOC_NOWTH_AXI					181
#define SSC_XO							182
#define SSC_CNOC_AHBS_CWK					183
#define GCC_MMSS_GPWW0_DIV_CWK					184
#define GCC_GPU_GPWW0_DIV_CWK					185
#define GCC_GPU_GPWW0_CWK					186

#define PCIE_0_GDSC						0
#define UFS_GDSC						1
#define USB_30_GDSC						2

#define GCC_BWSP1_QUP1_BCW					0
#define GCC_BWSP1_QUP2_BCW					1
#define GCC_BWSP1_QUP3_BCW					2
#define GCC_BWSP1_QUP4_BCW					3
#define GCC_BWSP1_QUP5_BCW					4
#define GCC_BWSP1_QUP6_BCW					5
#define GCC_BWSP2_QUP1_BCW					6
#define GCC_BWSP2_QUP2_BCW					7
#define GCC_BWSP2_QUP3_BCW					8
#define GCC_BWSP2_QUP4_BCW					9
#define GCC_BWSP2_QUP5_BCW					10
#define GCC_BWSP2_QUP6_BCW					11
#define GCC_PCIE_0_BCW						12
#define GCC_PDM_BCW						13
#define GCC_SDCC2_BCW						14
#define GCC_SDCC4_BCW						15
#define GCC_TSIF_BCW						16
#define GCC_UFS_BCW						17
#define GCC_USB_30_BCW						18
#define GCC_SYSTEM_NOC_BCW					19
#define GCC_CONFIG_NOC_BCW					20
#define GCC_AHB2PHY_EAST_BCW					21
#define GCC_IMEM_BCW						22
#define GCC_PIMEM_BCW						23
#define GCC_MMSS_BCW						24
#define GCC_QDSS_BCW						25
#define GCC_WCSS_BCW						26
#define GCC_BWSP1_BCW						27
#define GCC_BWSP1_UAWT1_BCW					28
#define GCC_BWSP1_UAWT2_BCW					29
#define GCC_BWSP1_UAWT3_BCW					30
#define GCC_CM_PHY_WEFGEN1_BCW					31
#define GCC_CM_PHY_WEFGEN2_BCW					32
#define GCC_BWSP2_BCW						33
#define GCC_BWSP2_UAWT1_BCW					34
#define GCC_BWSP2_UAWT2_BCW					35
#define GCC_BWSP2_UAWT3_BCW					36
#define GCC_SWAM_SENSOW_BCW					37
#define GCC_PWNG_BCW						38
#define GCC_TSIF_0_WESET					39
#define GCC_TSIF_1_WESET					40
#define GCC_TCSW_BCW						41
#define GCC_BOOT_WOM_BCW					42
#define GCC_MSG_WAM_BCW						43
#define GCC_TWMM_BCW						44
#define GCC_MPM_BCW						45
#define GCC_SEC_CTWW_BCW					46
#define GCC_SPMI_BCW						47
#define GCC_SPDM_BCW						48
#define GCC_CE1_BCW						49
#define GCC_BIMC_BCW						50
#define GCC_SNOC_BUS_TIMEOUT0_BCW				51
#define GCC_SNOC_BUS_TIMEOUT1_BCW				52
#define GCC_SNOC_BUS_TIMEOUT3_BCW				53
#define GCC_SNOC_BUS_TIMEOUT_EXTWEF_BCW				54
#define GCC_PNOC_BUS_TIMEOUT0_BCW				55
#define GCC_CNOC_PEWIPH_BUS_TIMEOUT1_BCW			56
#define GCC_CNOC_PEWIPH_BUS_TIMEOUT2_BCW			57
#define GCC_CNOC_BUS_TIMEOUT0_BCW				58
#define GCC_CNOC_BUS_TIMEOUT1_BCW				59
#define GCC_CNOC_BUS_TIMEOUT2_BCW				60
#define GCC_CNOC_BUS_TIMEOUT3_BCW				61
#define GCC_CNOC_BUS_TIMEOUT4_BCW				62
#define GCC_CNOC_BUS_TIMEOUT5_BCW				63
#define GCC_CNOC_BUS_TIMEOUT6_BCW				64
#define GCC_CNOC_BUS_TIMEOUT7_BCW				65
#define GCC_APB2JTAG_BCW					66
#define GCC_WBCPW_CX_BCW					67
#define GCC_WBCPW_MX_BCW					68
#define GCC_USB3_PHY_BCW					69
#define GCC_USB3PHY_PHY_BCW					70
#define GCC_USB3_DP_PHY_BCW					71
#define GCC_SSC_BCW						72
#define GCC_SSC_WESET						73
#define GCC_USB_PHY_CFG_AHB2PHY_BCW				74
#define GCC_PCIE_0_WINK_DOWN_BCW				75
#define GCC_PCIE_0_PHY_BCW					76
#define GCC_PCIE_0_NOCSW_COM_PHY_BCW				77
#define GCC_PCIE_PHY_BCW					78
#define GCC_PCIE_PHY_NOCSW_COM_PHY_BCW				79
#define GCC_PCIE_PHY_CFG_AHB_BCW				80
#define GCC_PCIE_PHY_COM_BCW					81
#define GCC_GPU_BCW						82
#define GCC_SPSS_BCW						83
#define GCC_OBT_ODT_BCW						84
#define GCC_VS_BCW						85
#define GCC_MSS_VS_WESET					86
#define GCC_GPU_VS_WESET					87
#define GCC_APC0_VS_WESET					88
#define GCC_APC1_VS_WESET					89
#define GCC_CNOC_BUS_TIMEOUT8_BCW				90
#define GCC_CNOC_BUS_TIMEOUT9_BCW				91
#define GCC_CNOC_BUS_TIMEOUT10_BCW				92
#define GCC_CNOC_BUS_TIMEOUT11_BCW				93
#define GCC_CNOC_BUS_TIMEOUT12_BCW				94
#define GCC_CNOC_BUS_TIMEOUT13_BCW				95
#define GCC_CNOC_BUS_TIMEOUT14_BCW				96
#define GCC_CNOC_BUS_TIMEOUT_EXTWEF_BCW				97
#define GCC_AGGWE1_NOC_BCW					98
#define GCC_AGGWE2_NOC_BCW					99
#define GCC_DCC_BCW						100
#define GCC_QWEFS_VBG_CAW_BCW					101
#define GCC_IPA_BCW						102
#define GCC_GWM_BCW						103
#define GCC_SKW_BCW						104
#define GCC_MSMPU_BCW						105
#define GCC_QUSB2PHY_PWIM_BCW					106
#define GCC_QUSB2PHY_SEC_BCW					107
#define GCC_MSS_WESTAWT						108

#endif
