{
 "2016.05.21": {
  "meta": {
   "description": "Place and route tool for FPGAs",
   "homepage": "https://github.com/cseed/arachne-pnr",
   "license": {
    "fullName": "GNU General Public License v2.0 only",
    "shortName": "gpl2",
    "spdxId": "GPL-2.0",
    "url": "http://spdx.org/licenses/GPL-2.0"
   },
   "long_description": "Arachne-pnr implements the place and route step of\nthe hardware compilation process for FPGAs. It\naccepts as input a technology-mapped netlist in BLIF\nformat, as output by the Yosys [0] synthesis suite\nfor example. It currently targets the Lattice\nSemiconductor iCE40 family of FPGAs [1]. Its output\nis a textual bitstream representation for assembly by\nthe IceStorm [2] icepack command.\n",
   "maintainers": [
    "Shell Turner <cam.turn@gmail.com>"
   ],
   "name": "arachne-pnr",
   "platforms": null,
   "position": "pkgs/development/compilers/arachne-pnr/default.nix:20"
  },
  "revs": [
   "0000d4029e264262dcf45a822ccf3b48bcacf209",
   "0000d4029e264262dcf45a822ccf3b48bcacf209"
  ]
 },
 "2018.09.08": {
  "meta": {
   "description": "Place and route tool for FPGAs",
   "homepage": "https://github.com/cseed/arachne-pnr",
   "license": {
    "fullName": "MIT License",
    "shortName": "mit",
    "spdxId": "MIT",
    "url": "http://spdx.org/licenses/MIT.html"
   },
   "long_description": "Arachne-pnr implements the place and route step of\nthe hardware compilation process for FPGAs. It\naccepts as input a technology-mapped netlist in BLIF\nformat, as output by the Yosys [0] synthesis suite\nfor example. It currently targets the Lattice\nSemiconductor iCE40 family of FPGAs [1]. Its output\nis a textual bitstream representation for assembly by\nthe IceStorm [2] icepack command.\n",
   "maintainers": [
    {
     "email": "cam.turn@gmail.com",
     "github": "VShell",
     "name": "Shell Turner"
    },
    {
     "email": "aseipp@pobox.com",
     "github": "thoughtpolice",
     "name": "Austin Seipp"
    }
   ],
   "name": "arachne-pnr",
   "platforms": [
    {
     "kernel": {
      "_type": "kernel",
      "execFormat": {
       "_type": "exec-format",
       "name": "elf"
      },
      "families": {},
      "name": "linux"
     }
    }
   ],
   "position": "pkgs/development/compilers/arachne-pnr/default.nix:28"
  },
  "revs": [
   "00005ce0bdbc3c13804adc9a7fd71a02cc0b8db2",
   "000463186d471107324c67faecb5c85e9f06521a"
  ]
 },
 "2019.07.29": {
  "meta": {
   "description": "Place and route tool for FPGAs",
   "homepage": "https://github.com/cseed/arachne-pnr",
   "license": {
    "fullName": "MIT License",
    "shortName": "mit",
    "spdxId": "MIT",
    "url": "https://spdx.org/licenses/MIT.html"
   },
   "long_description": "Arachne-pnr implements the place and route step of\nthe hardware compilation process for FPGAs. It\naccepts as input a technology-mapped netlist in BLIF\nformat, as output by the Yosys [0] synthesis suite\nfor example. It currently targets the Lattice\nSemiconductor iCE40 family of FPGAs [1]. Its output\nis a textual bitstream representation for assembly by\nthe IceStorm [2] icepack command.\n",
   "maintainers": [
    {
     "email": "cam.turn@gmail.com",
     "github": "VShell",
     "githubId": 251028,
     "name": "Shell Turner"
    },
    {
     "email": "aseipp@pobox.com",
     "github": "thoughtpolice",
     "githubId": 3416,
     "name": "Austin Seipp"
    }
   ],
   "name": "arachne-pnr",
   "platforms": [
    "aarch64-linux",
    "armv5tel-linux",
    "armv6l-linux",
    "armv7a-linux",
    "armv7l-linux",
    "mipsel-linux",
    "i686-linux",
    "x86_64-linux",
    "powerpc64le-linux",
    "riscv32-linux",
    "riscv64-linux"
   ],
   "position": "pkgs/development/compilers/arachne-pnr/default.nix:28"
  },
  "revs": [
   "00022fbeda385d7b6ae2eee44f07eecfc6d92015",
   "000404944c6da404f013111563bcc0084b270e28"
  ]
 }
}