{
  "design": {
    "design_info": {
      "boundary_crc": "0xCC6CFA533DC59CAD",
      "device": "xc7z020clg400-1",
      "gen_directory": "../../../../MIDI_Interface.gen/sources_1/bd/zynq_system",
      "name": "zynq_system",
      "pfm_name": "xilinx:board:Midi:0.0",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2021.1",
      "validated": "true"
    },
    "design_tree": {
      "processing_system7_0": "",
      "ps7_0_axi_periph": {
        "s00_couplers": {
          "auto_pc": ""
        }
      },
      "rst_ps7_0_100M": "",
      "hier_0": "",
      "envelope_stub_0": "",
      "oscilator_stub_0": ""
    },
    "interface_ports": {
      "DDR": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:ddrx:1.0",
        "vlnv": "xilinx.com:interface:ddrx_rtl:1.0",
        "parameters": {
          "AXI_ARBITRATION_SCHEME": {
            "value": "TDM",
            "value_src": "default"
          },
          "BURST_LENGTH": {
            "value": "8",
            "value_src": "default"
          },
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "CAS_LATENCY": {
            "value": "11",
            "value_src": "default"
          },
          "CAS_WRITE_LATENCY": {
            "value": "11",
            "value_src": "default"
          },
          "CS_ENABLED": {
            "value": "true",
            "value_src": "default"
          },
          "DATA_MASK_ENABLED": {
            "value": "true",
            "value_src": "default"
          },
          "DATA_WIDTH": {
            "value": "8",
            "value_src": "default"
          },
          "MEMORY_TYPE": {
            "value": "COMPONENTS",
            "value_src": "default"
          },
          "MEM_ADDR_MAP": {
            "value": "ROW_COLUMN_BANK",
            "value_src": "default"
          },
          "SLOT": {
            "value": "Single",
            "value_src": "default"
          },
          "TIMEPERIOD_PS": {
            "value": "1250",
            "value_src": "default"
          }
        }
      },
      "FIXED_IO": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:display_processing_system7:fixedio:1.0",
        "vlnv": "xilinx.com:display_processing_system7:fixedio_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          }
        }
      }
    },
    "components": {
      "processing_system7_0": {
        "vlnv": "xilinx.com:ip:processing_system7:5.5",
        "xci_name": "zynq_system_processing_system7_0_1",
        "xci_path": "ip\\zynq_system_processing_system7_0_1\\zynq_system_processing_system7_0_1.xci",
        "inst_hier_path": "processing_system7_0",
        "parameters": {
          "PCW_ACT_APU_PERIPHERAL_FREQMHZ": {
            "value": "666.666687"
          },
          "PCW_ACT_CAN_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_DCI_PERIPHERAL_FREQMHZ": {
            "value": "10.158730"
          },
          "PCW_ACT_ENET0_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_ENET1_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_FPGA0_PERIPHERAL_FREQMHZ": {
            "value": "100.000000"
          },
          "PCW_ACT_FPGA1_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_FPGA2_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_FPGA3_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_PCAP_PERIPHERAL_FREQMHZ": {
            "value": "200.000000"
          },
          "PCW_ACT_QSPI_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_SDIO_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_SMC_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_SPI_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_TPIU_PERIPHERAL_FREQMHZ": {
            "value": "200.000000"
          },
          "PCW_ACT_TTC0_CLK0_PERIPHERAL_FREQMHZ": {
            "value": "111.111115"
          },
          "PCW_ACT_TTC0_CLK1_PERIPHERAL_FREQMHZ": {
            "value": "111.111115"
          },
          "PCW_ACT_TTC0_CLK2_PERIPHERAL_FREQMHZ": {
            "value": "111.111115"
          },
          "PCW_ACT_TTC1_CLK0_PERIPHERAL_FREQMHZ": {
            "value": "111.111115"
          },
          "PCW_ACT_TTC1_CLK1_PERIPHERAL_FREQMHZ": {
            "value": "111.111115"
          },
          "PCW_ACT_TTC1_CLK2_PERIPHERAL_FREQMHZ": {
            "value": "111.111115"
          },
          "PCW_ACT_UART_PERIPHERAL_FREQMHZ": {
            "value": "100.000000"
          },
          "PCW_ACT_WDT_PERIPHERAL_FREQMHZ": {
            "value": "111.111115"
          },
          "PCW_CLK0_FREQ": {
            "value": "100000000"
          },
          "PCW_CLK1_FREQ": {
            "value": "10000000"
          },
          "PCW_CLK2_FREQ": {
            "value": "10000000"
          },
          "PCW_CLK3_FREQ": {
            "value": "10000000"
          },
          "PCW_DDR_RAM_HIGHADDR": {
            "value": "0x1FFFFFFF"
          },
          "PCW_EN_CLK1_PORT": {
            "value": "0"
          },
          "PCW_EN_UART1": {
            "value": "1"
          },
          "PCW_FPGA0_PERIPHERAL_FREQMHZ": {
            "value": "100"
          },
          "PCW_FPGA_FCLK0_ENABLE": {
            "value": "1"
          },
          "PCW_MIO_48_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_48_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_48_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_49_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_49_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_49_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_8_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_8_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_9_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_9_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_9_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_TREE_PERIPHERALS": {
            "value": "unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#UART 1#UART 1#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned"
          },
          "PCW_MIO_TREE_SIGNALS": {
            "value": "unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#tx#rx#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned"
          },
          "PCW_M_AXI_GP0_ENABLE_STATIC_REMAP": {
            "value": "1"
          },
          "PCW_M_AXI_GP0_THREAD_ID_WIDTH": {
            "value": "6"
          },
          "PCW_UART1_GRP_FULL_ENABLE": {
            "value": "0"
          },
          "PCW_UART1_PERIPHERAL_ENABLE": {
            "value": "1"
          },
          "PCW_UART1_UART1_IO": {
            "value": "MIO 8 .. 9"
          },
          "PCW_UART_PERIPHERAL_FREQMHZ": {
            "value": "100"
          },
          "PCW_UART_PERIPHERAL_VALID": {
            "value": "1"
          },
          "PCW_UIPARAM_ACT_DDR_FREQ_MHZ": {
            "value": "533.333374"
          },
          "PCW_UIPARAM_GENERATE_SUMMARY": {
            "value": "NONE"
          },
          "PCW_USE_AXI_FABRIC_IDLE": {
            "value": "0"
          },
          "PCW_USE_AXI_NONSECURE": {
            "value": "0"
          },
          "PCW_USE_FABRIC_INTERRUPT": {
            "value": "0"
          },
          "PCW_USE_M_AXI_GP0": {
            "value": "1"
          },
          "PCW_USE_M_AXI_GP1": {
            "value": "0"
          },
          "PCW_USE_PROC_EVENT_BUS": {
            "value": "0"
          },
          "PCW_USE_S_AXI_ACP": {
            "value": "0"
          },
          "PCW_USE_S_AXI_GP0": {
            "value": "0"
          }
        },
        "interface_ports": {
          "M_AXI_GP0": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "Data",
            "base_address": {
              "minimum": "0x40000000",
              "maximum": "0x7FFFFFFF",
              "width": "32"
            }
          }
        },
        "addressing": {
          "address_spaces": {
            "Data": {
              "range": "4G",
              "width": "32",
              "local_memory_map": {
                "name": "Data",
                "description": "Address Space Segments",
                "address_blocks": {
                  "segment1": {
                    "name": "segment1",
                    "display_name": "segment1",
                    "base_address": "0x00000000",
                    "range": "256K",
                    "width": "18",
                    "usage": "register"
                  },
                  "segment2": {
                    "name": "segment2",
                    "display_name": "segment2",
                    "base_address": "0x00040000",
                    "range": "256K",
                    "width": "19",
                    "usage": "register"
                  },
                  "segment3": {
                    "name": "segment3",
                    "display_name": "segment3",
                    "base_address": "0x00080000",
                    "range": "512K",
                    "width": "20",
                    "usage": "register"
                  },
                  "segment4": {
                    "name": "segment4",
                    "display_name": "segment4",
                    "base_address": "0x00100000",
                    "range": "1023M",
                    "width": "30",
                    "usage": "register"
                  },
                  "M_AXI_GP0": {
                    "name": "M_AXI_GP0",
                    "display_name": "M_AXI_GP0",
                    "base_address": "0x40000000",
                    "range": "1G",
                    "width": "31",
                    "usage": "register"
                  },
                  "M_AXI_GP1": {
                    "name": "M_AXI_GP1",
                    "display_name": "M_AXI_GP1",
                    "base_address": "0x80000000",
                    "range": "1G",
                    "width": "32",
                    "usage": "register"
                  },
                  "IO_Peripheral_Registers": {
                    "name": "IO_Peripheral_Registers",
                    "display_name": "IO Peripheral Registers",
                    "base_address": "0xE0000000",
                    "range": "3M",
                    "width": "32",
                    "usage": "register"
                  },
                  "SMC_Memories": {
                    "name": "SMC_Memories",
                    "display_name": "SMC Memories",
                    "base_address": "0xE1000000",
                    "range": "80M",
                    "width": "32",
                    "usage": "register"
                  },
                  "SLCR_Registers": {
                    "name": "SLCR_Registers",
                    "display_name": "SLCR Registers",
                    "base_address": "0xF8000000",
                    "range": "3K",
                    "width": "32",
                    "usage": "register"
                  },
                  "PS_System_Registers": {
                    "name": "PS_System_Registers",
                    "display_name": "PS System Registers",
                    "base_address": "0xF8001000",
                    "range": "8252K",
                    "width": "32",
                    "usage": "register"
                  },
                  "CPU_Private_Registers": {
                    "name": "CPU_Private_Registers",
                    "display_name": "CPU Private Registers",
                    "base_address": "0xF8900000",
                    "range": "6156K",
                    "width": "32",
                    "usage": "register"
                  },
                  "segment5": {
                    "name": "segment5",
                    "display_name": "segment5",
                    "base_address": "0xFC000000",
                    "range": "32M",
                    "width": "32",
                    "usage": "register"
                  },
                  "segment6": {
                    "name": "segment6",
                    "display_name": "segment6",
                    "base_address": "0xFFFC0000",
                    "range": "256K",
                    "width": "32",
                    "usage": "register"
                  }
                }
              }
            }
          }
        },
        "pfm_attributes": {
          "AXI_PORT": "M_AXI_GP1 {memport \"M_AXI_GP\" sptag \"\" memory \"\" is_range \"false\"}",
          "CLOCK": "FCLK_CLK0 {id \"1\" is_default \"true\" proc_sys_reset \"/rst_ps7_0_100M\" status \"fixed\" freq_hz \"100000000\"}"
        }
      },
      "ps7_0_axi_periph": {
        "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
        "xci_path": "ip\\zynq_system_ps7_0_axi_periph_1\\zynq_system_ps7_0_axi_periph_1.xci",
        "inst_hier_path": "ps7_0_axi_periph",
        "xci_name": "zynq_system_ps7_0_axi_periph_1",
        "parameters": {
          "ENABLE_ADVANCED_OPTIONS": {
            "value": "0"
          },
          "M00_SECURE": {
            "value": "1"
          },
          "NUM_MI": {
            "value": "1"
          },
          "S00_HAS_DATA_FIFO": {
            "value": "0"
          },
          "S00_HAS_REGSLICE": {
            "value": "3"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "ARESETN"
              }
            }
          },
          "ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S00_ARESETN"
              }
            }
          },
          "S00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M00_ARESETN"
              }
            }
          },
          "M00_ARESETN": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "s00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_pc": {
                "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                "xci_name": "zynq_system_auto_pc_0",
                "xci_path": "ip\\zynq_system_auto_pc_0\\zynq_system_auto_pc_0.xci",
                "inst_hier_path": "ps7_0_axi_periph/s00_couplers/auto_pc",
                "parameters": {
                  "MI_PROTOCOL": {
                    "value": "AXI4LITE"
                  },
                  "SI_PROTOCOL": {
                    "value": "AXI3"
                  }
                },
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "auto_pc_to_s00_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_pc/M_AXI"
                ]
              },
              "s00_couplers_to_auto_pc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_pc/S_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_pc/aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_pc/aresetn"
                ]
              }
            }
          }
        },
        "interface_nets": {
          "ps7_0_axi_periph_to_s00_couplers": {
            "interface_ports": [
              "S00_AXI",
              "s00_couplers/S_AXI"
            ]
          },
          "s00_couplers_to_ps7_0_axi_periph": {
            "interface_ports": [
              "M00_AXI",
              "s00_couplers/M_AXI"
            ]
          }
        },
        "nets": {
          "S00_ACLK_1": {
            "ports": [
              "S00_ACLK",
              "s00_couplers/S_ACLK"
            ]
          },
          "S00_ARESETN_1": {
            "ports": [
              "S00_ARESETN",
              "s00_couplers/S_ARESETN"
            ]
          },
          "ps7_0_axi_periph_ACLK_net": {
            "ports": [
              "M00_ACLK",
              "s00_couplers/M_ACLK"
            ]
          },
          "ps7_0_axi_periph_ARESETN_net": {
            "ports": [
              "M00_ARESETN",
              "s00_couplers/M_ARESETN"
            ]
          }
        }
      },
      "rst_ps7_0_100M": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "xci_name": "zynq_system_rst_ps7_0_100M_1",
        "xci_path": "ip\\zynq_system_rst_ps7_0_100M_1\\zynq_system_rst_ps7_0_100M_1.xci",
        "inst_hier_path": "rst_ps7_0_100M"
      },
      "hier_0": {
        "parameters": {
          "ACTIVE_SIM_BD": {
            "value": "group_0.bd"
          },
          "ACTIVE_SYNTH_BD": {
            "value": "group_0.bd"
          },
          "ENABLE_DFX": {
            "value": "0"
          },
          "LIST_SIM_BD": {
            "value": "group_0.bd"
          },
          "LIST_SYNTH_BD": {
            "value": "group_0.bd"
          },
          "LOCK_PROPAGATE": {
            "value": "0"
          }
        },
        "interface_ports": {
          "S_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "ADDR_WIDTH": {
                "value": "32",
                "value_src": "user_prop"
              },
              "ARUSER_WIDTH": {
                "value": "0",
                "value_src": "const_prop"
              },
              "AWUSER_WIDTH": {
                "value": "0",
                "value_src": "const_prop"
              },
              "BUSER_WIDTH": {
                "value": "0",
                "value_src": "const_prop"
              },
              "CLK_DOMAIN": {
                "value": "zynq_system_processing_system7_0_1_FCLK_CLK0",
                "value_src": "default_prop"
              },
              "DATA_WIDTH": {
                "value": "32",
                "value_src": "user_prop"
              },
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "user_prop"
              },
              "HAS_BRESP": {
                "value": "1",
                "value_src": "auto_prop"
              },
              "HAS_BURST": {
                "value": "1",
                "value_src": "auto_prop"
              },
              "HAS_CACHE": {
                "value": "1",
                "value_src": "auto_prop"
              },
              "HAS_LOCK": {
                "value": "1",
                "value_src": "auto_prop"
              },
              "HAS_PROT": {
                "value": "1",
                "value_src": "auto_prop"
              },
              "HAS_QOS": {
                "value": "1",
                "value_src": "auto_prop"
              },
              "HAS_REGION": {
                "value": "0",
                "value_src": "const_prop"
              },
              "HAS_RRESP": {
                "value": "1",
                "value_src": "auto_prop"
              },
              "HAS_WSTRB": {
                "value": "1",
                "value_src": "auto_prop"
              },
              "ID_WIDTH": {
                "value": "0",
                "value_src": "ip_prop"
              },
              "INSERT_VIP": {
                "value": "0",
                "value_src": "strong"
              },
              "MAX_BURST_LENGTH": {
                "value": "1",
                "value_src": "ip_prop"
              },
              "NUM_READ_OUTSTANDING": {
                "value": "8",
                "value_src": "const_prop"
              },
              "NUM_READ_THREADS": {
                "value": "4",
                "value_src": "const_prop"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "8",
                "value_src": "const_prop"
              },
              "NUM_WRITE_THREADS": {
                "value": "4",
                "value_src": "const_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "default_prop"
              },
              "PROTOCOL": {
                "value": "AXI4LITE",
                "value_src": "user_prop"
              },
              "READ_WRITE_MODE": {
                "value": "READ_WRITE",
                "value_src": "user_prop"
              },
              "RUSER_BITS_PER_BYTE": {
                "value": "0",
                "value_src": "default_prop"
              },
              "RUSER_WIDTH": {
                "value": "0",
                "value_src": "const_prop"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "0",
                "value_src": "ip_prop"
              },
              "WUSER_BITS_PER_BYTE": {
                "value": "0",
                "value_src": "default_prop"
              },
              "WUSER_WIDTH": {
                "value": "0",
                "value_src": "const_prop"
              }
            }
          }
        },
        "ports": {
          "S_AXI_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S_AXI",
                "value_src": "strong"
              },
              "ASSOCIATED_RESET": {
                "value": "rst:S_AXI_ARESETN",
                "value_src": "strong"
              },
              "CLK_DOMAIN": {
                "value": "zynq_system_processing_system7_0_1_FCLK_CLK0",
                "value_src": "default_prop"
              },
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "user_prop"
              },
              "FREQ_TOLERANCE_HZ": {
                "value": "0",
                "value_src": "strong"
              },
              "INSERT_VIP": {
                "value": "0",
                "value_src": "strong"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "default_prop"
              }
            }
          },
          "S_AXI_ARESETN": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "INSERT_VIP": {
                "value": "0",
                "value_src": "strong"
              },
              "POLARITY": {
                "value": "ACTIVE_LOW",
                "value_src": "const_prop"
              }
            }
          },
          "count_0": {
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "data_valid_0": {
            "direction": "O"
          },
          "mod_adsr_0": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "note_off_0": {
            "direction": "O"
          },
          "note_on_0": {
            "direction": "O"
          },
          "pop_ctrl_0": {
            "direction": "I"
          },
          "pop_ctrl_en_0": {
            "direction": "I"
          },
          "rst": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "INSERT_VIP": {
                "value": "0",
                "value_src": "strong"
              },
              "POLARITY": {
                "value": "ACTIVE_HIGH",
                "value_src": "const_prop"
              }
            }
          },
          "trigger_0": {
            "direction": "O"
          },
          "vca_adsr_0": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "vcf_adsr_0": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "velocity_0": {
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "waveform_sel_0": {
            "direction": "O",
            "left": "1",
            "right": "0"
          },
          "note_index": {
            "direction": "O",
            "left": "6",
            "right": "0"
          }
        },
        "post_compiled_compname": "group_0_inst_0",
        "architecture": "zynq",
        "variant_info": {
          "group_0.bd": {
            "scoped_diagram": "group_0_inst_0.bd",
            "design_checksum": "0xE2084E3E",
            "ref_name": "group_0",
            "ref_subinst_path": "zynq_system_group_0_0",
            "ref_type": "Block Design",
            "source_type": "all",
            "active": "all"
          }
        }
      },
      "envelope_stub_0": {
        "vlnv": "xilinx.com:module_ref:envelope_stub:1.0",
        "xci_name": "zynq_system_envelope_stub_0_0",
        "xci_path": "ip\\zynq_system_envelope_stub_0_0\\zynq_system_envelope_stub_0_0.xci",
        "inst_hier_path": "envelope_stub_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "envelope_stub",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "rst",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "user_prop"
              },
              "CLK_DOMAIN": {
                "value": "zynq_system_processing_system7_0_1_FCLK_CLK0",
                "value_src": "default_prop"
              }
            }
          },
          "rst": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_LOW",
                "value_src": "const_prop"
              }
            }
          },
          "note_on": {
            "direction": "I"
          },
          "note_off": {
            "direction": "I"
          },
          "trigger": {
            "direction": "I"
          },
          "vca_adsr": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "vcf_adsr": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "mod_adsr": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "vca_out": {
            "direction": "O",
            "left": "23",
            "right": "0"
          },
          "vcf_out": {
            "direction": "O",
            "left": "23",
            "right": "0"
          },
          "mod_out": {
            "direction": "O",
            "left": "23",
            "right": "0"
          }
        }
      },
      "oscilator_stub_0": {
        "vlnv": "xilinx.com:module_ref:oscilator_stub:1.0",
        "xci_name": "zynq_system_oscilator_stub_0_0",
        "xci_path": "ip\\zynq_system_oscilator_stub_0_0\\zynq_system_oscilator_stub_0_0.xci",
        "inst_hier_path": "oscilator_stub_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "oscilator_stub",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "rst",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "user_prop"
              },
              "CLK_DOMAIN": {
                "value": "zynq_system_processing_system7_0_1_FCLK_CLK0",
                "value_src": "default_prop"
              }
            }
          },
          "rst": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_LOW",
                "value_src": "const_prop"
              }
            }
          },
          "note_on": {
            "direction": "I"
          },
          "note_off": {
            "direction": "I"
          },
          "trigger": {
            "direction": "I"
          },
          "waveform_sel": {
            "direction": "I",
            "left": "1",
            "right": "0"
          },
          "note_index": {
            "direction": "I",
            "left": "6",
            "right": "0"
          },
          "outout_oscilator": {
            "direction": "O",
            "left": "23",
            "right": "0"
          }
        }
      }
    },
    "interface_nets": {
      "processing_system7_0_DDR": {
        "interface_ports": [
          "DDR",
          "processing_system7_0/DDR"
        ]
      },
      "processing_system7_0_FIXED_IO": {
        "interface_ports": [
          "FIXED_IO",
          "processing_system7_0/FIXED_IO"
        ]
      },
      "processing_system7_0_M_AXI_GP0": {
        "interface_ports": [
          "processing_system7_0/M_AXI_GP0",
          "ps7_0_axi_periph/S00_AXI"
        ]
      },
      "ps7_0_axi_periph_M00_AXI": {
        "interface_ports": [
          "ps7_0_axi_periph/M00_AXI",
          "hier_0/S_AXI"
        ]
      }
    },
    "nets": {
      "fifo_reader_0_note_off": {
        "ports": [
          "hier_0/note_off_0",
          "envelope_stub_0/note_off",
          "oscilator_stub_0/note_off"
        ]
      },
      "fifo_reader_0_trigger": {
        "ports": [
          "hier_0/trigger_0",
          "envelope_stub_0/trigger",
          "oscilator_stub_0/trigger"
        ]
      },
      "hier_0_mod_adsr_0": {
        "ports": [
          "hier_0/mod_adsr_0",
          "envelope_stub_0/mod_adsr"
        ]
      },
      "hier_0_note_index": {
        "ports": [
          "hier_0/note_index",
          "oscilator_stub_0/note_index"
        ]
      },
      "hier_0_note_on_0": {
        "ports": [
          "hier_0/note_on_0",
          "oscilator_stub_0/note_on",
          "envelope_stub_0/note_on"
        ]
      },
      "hier_0_vca_adsr_0": {
        "ports": [
          "hier_0/vca_adsr_0",
          "envelope_stub_0/vca_adsr"
        ]
      },
      "hier_0_vcf_adsr_0": {
        "ports": [
          "hier_0/vcf_adsr_0",
          "envelope_stub_0/vcf_adsr"
        ]
      },
      "hier_0_waveform_sel_0": {
        "ports": [
          "hier_0/waveform_sel_0",
          "oscilator_stub_0/waveform_sel"
        ]
      },
      "processing_system7_0_FCLK_CLK0": {
        "ports": [
          "processing_system7_0/FCLK_CLK0",
          "ps7_0_axi_periph/M00_ACLK",
          "rst_ps7_0_100M/slowest_sync_clk",
          "ps7_0_axi_periph/S00_ACLK",
          "ps7_0_axi_periph/ACLK",
          "processing_system7_0/M_AXI_GP0_ACLK",
          "hier_0/S_AXI_ACLK",
          "envelope_stub_0/clk",
          "oscilator_stub_0/clk"
        ]
      },
      "processing_system7_0_FCLK_RESET0_N": {
        "ports": [
          "processing_system7_0/FCLK_RESET0_N",
          "rst_ps7_0_100M/ext_reset_in"
        ]
      },
      "rst_ps7_0_100M_peripheral_aresetn": {
        "ports": [
          "rst_ps7_0_100M/peripheral_aresetn",
          "ps7_0_axi_periph/M00_ARESETN",
          "ps7_0_axi_periph/S00_ARESETN",
          "ps7_0_axi_periph/ARESETN",
          "hier_0/S_AXI_ARESETN",
          "envelope_stub_0/rst",
          "oscilator_stub_0/rst"
        ]
      },
      "rst_ps7_0_100M_peripheral_reset": {
        "ports": [
          "rst_ps7_0_100M/peripheral_reset",
          "hier_0/rst"
        ]
      }
    },
    "addressing": {
      "/processing_system7_0": {
        "address_spaces": {
          "Data": {
            "segments": {
              "SEG_axi_regmap_0_reg0": {
                "address_block": "/hier_0/axi_regmap_0/S_AXI/reg0",
                "offset": "0x43C00000",
                "range": "64K"
              }
            }
          }
        }
      }
    }
  }
}