{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 10.0 Build 218 06/27/2010 SJ Web Edition " "Info: Version 10.0 Build 218 06/27/2010 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 15 16:15:33 2011 " "Info: Processing started: Wed Jun 15 16:15:33 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off projet_VHDL -c projet_VHDL " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off projet_VHDL -c projet_VHDL" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "projet_VHDL EP2C70F896C6 " "Info: Selected device EP2C70F896C6 for design \"projet_VHDL\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 0 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" {  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "2 " "Info: Fitter converted 2 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ G7 " "Info: Pin ~ASDO~ is reserved at location G7" {  } { { "/usr/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/quartus/linux64/pin_planner.ppl" { ~ASDO~ } } } { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/disk/svr216/sdc1/nfi/gaetan.renaudeau/vhdl-projet/src/" 0 { } { { 0 { 0 ""} 0 1729 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ K9 " "Info: Pin ~nCSO~ is reserved at location K9" {  } { { "/usr/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/quartus/linux64/pin_planner.ppl" { ~nCSO~ } } } { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/disk/svr216/sdc1/nfi/gaetan.renaudeau/vhdl-projet/src/" 0 { } { { 0 { 0 ""} 0 1730 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Timing-driven compilation is using the Classic Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Warning" "WTAN_TAN_IS_DEPRECATED" "" "Warning: Classic Timing Analyzer will not be available in a future release of the Quartus II software. Use the TimeQuest Timing Analyzer to run timing analysis on your design. Convert all the project settings and the timing constraints to TimeQuest Timing Analyzer equivalents." {  } {  } 0 0 "Classic Timing Analyzer will not be available in a future release of the Quartus II software. Use the TimeQuest Timing Analyzer to run timing analysis on your design. Convert all the project settings and the timing constraints to TimeQuest Timing Analyzer equivalents." 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK (placed in PIN AD15 (CLK13, LVDSCLK6p, Input)) " "Info: Automatically promoted node CLK (placed in PIN AD15 (CLK13, LVDSCLK6p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G14 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G14" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "/usr/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/quartus/linux64/pin_planner.ppl" { CLK } } } { "/usr/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/quartus/linux64/Assignment Editor.qase" 1 { { 0 "CLK" } } } } { "Schema.bdf" "" { Schematic "/disk/svr216/sdc1/nfi/gaetan.renaudeau/vhdl-projet/src/Schema.bdf" { { 216 -352 -184 232 "CLK" "" } } } } { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/disk/svr216/sdc1/nfi/gaetan.renaudeau/vhdl-projet/src/" 0 { } { { 0 { 0 ""} 0 51 4858 5830 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "24 Embedded multiplier block " "Extra Info: Packed 24 registers into blocks of type Embedded multiplier block" {  } {  } 1 0 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "" 0 -1} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "24 " "Extra Info: Created 24 register duplicates" {  } {  } 1 0 "Created %1!d! register duplicates" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Info: Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Info: Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "9.581 ns register register " "Info: Estimated most critical path is register to register delay of 9.581 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns racine:inst10\|i\[1\]~_Duplicate_2 1 REG LAB_X74_Y22 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X74_Y22; Fanout = 4; REG Node = 'racine:inst10\|i\[1\]~_Duplicate_2'" {  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "" { racine:inst10|i[1]~_Duplicate_2 } "NODE_NAME" } } { "racine.vhd" "" { Text "/disk/svr216/sdc1/nfi/gaetan.renaudeau/vhdl-projet/src/racine.vhd" 95 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.455 ns) + CELL(0.414 ns) 0.869 ns racine:inst10\|Add1~1 2 COMB LAB_X74_Y22 2 " "Info: 2: + IC(0.455 ns) + CELL(0.414 ns) = 0.869 ns; Loc. = LAB_X74_Y22; Fanout = 2; COMB Node = 'racine:inst10\|Add1~1'" {  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "0.869 ns" { racine:inst10|i[1]~_Duplicate_2 racine:inst10|Add1~1 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "/usr/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1311 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 0.940 ns racine:inst10\|Add1~3 3 COMB LAB_X74_Y22 2 " "Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 0.940 ns; Loc. = LAB_X74_Y22; Fanout = 2; COMB Node = 'racine:inst10\|Add1~3'" {  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "0.071 ns" { racine:inst10|Add1~1 racine:inst10|Add1~3 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "/usr/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1311 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.011 ns racine:inst10\|Add1~5 4 COMB LAB_X74_Y22 2 " "Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 1.011 ns; Loc. = LAB_X74_Y22; Fanout = 2; COMB Node = 'racine:inst10\|Add1~5'" {  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "0.071 ns" { racine:inst10|Add1~3 racine:inst10|Add1~5 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "/usr/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1311 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.082 ns racine:inst10\|Add1~7 5 COMB LAB_X74_Y22 2 " "Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 1.082 ns; Loc. = LAB_X74_Y22; Fanout = 2; COMB Node = 'racine:inst10\|Add1~7'" {  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "0.071 ns" { racine:inst10|Add1~5 racine:inst10|Add1~7 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "/usr/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1311 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.153 ns racine:inst10\|Add1~9 6 COMB LAB_X74_Y22 2 " "Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 1.153 ns; Loc. = LAB_X74_Y22; Fanout = 2; COMB Node = 'racine:inst10\|Add1~9'" {  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "0.071 ns" { racine:inst10|Add1~7 racine:inst10|Add1~9 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "/usr/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1311 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.224 ns racine:inst10\|Add1~11 7 COMB LAB_X74_Y22 2 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 1.224 ns; Loc. = LAB_X74_Y22; Fanout = 2; COMB Node = 'racine:inst10\|Add1~11'" {  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "0.071 ns" { racine:inst10|Add1~9 racine:inst10|Add1~11 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "/usr/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1311 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.295 ns racine:inst10\|Add1~13 8 COMB LAB_X74_Y22 2 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 1.295 ns; Loc. = LAB_X74_Y22; Fanout = 2; COMB Node = 'racine:inst10\|Add1~13'" {  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "0.071 ns" { racine:inst10|Add1~11 racine:inst10|Add1~13 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "/usr/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1311 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.366 ns racine:inst10\|Add1~15 9 COMB LAB_X74_Y22 2 " "Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 1.366 ns; Loc. = LAB_X74_Y22; Fanout = 2; COMB Node = 'racine:inst10\|Add1~15'" {  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "0.071 ns" { racine:inst10|Add1~13 racine:inst10|Add1~15 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "/usr/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1311 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.437 ns racine:inst10\|Add1~17 10 COMB LAB_X74_Y22 2 " "Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 1.437 ns; Loc. = LAB_X74_Y22; Fanout = 2; COMB Node = 'racine:inst10\|Add1~17'" {  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "0.071 ns" { racine:inst10|Add1~15 racine:inst10|Add1~17 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "/usr/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1311 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.508 ns racine:inst10\|Add1~19 11 COMB LAB_X74_Y22 1 " "Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 1.508 ns; Loc. = LAB_X74_Y22; Fanout = 1; COMB Node = 'racine:inst10\|Add1~19'" {  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "0.071 ns" { racine:inst10|Add1~17 racine:inst10|Add1~19 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "/usr/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1311 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 1.918 ns racine:inst10\|Add1~20 12 COMB LAB_X74_Y22 28 " "Info: 12: + IC(0.000 ns) + CELL(0.410 ns) = 1.918 ns; Loc. = LAB_X74_Y22; Fanout = 28; COMB Node = 'racine:inst10\|Add1~20'" {  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "0.410 ns" { racine:inst10|Add1~19 racine:inst10|Add1~20 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "/usr/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1311 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.440 ns) + CELL(2.679 ns) 5.037 ns racine:inst10\|lpm_mult:Mult0\|mult_d8t:auto_generated\|mac_mult1~DATAOUT23 13 COMB DSPMULT_X73_Y22_N0 1 " "Info: 13: + IC(0.440 ns) + CELL(2.679 ns) = 5.037 ns; Loc. = DSPMULT_X73_Y22_N0; Fanout = 1; COMB Node = 'racine:inst10\|lpm_mult:Mult0\|mult_d8t:auto_generated\|mac_mult1~DATAOUT23'" {  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "3.119 ns" { racine:inst10|Add1~20 racine:inst10|lpm_mult:Mult0|mult_d8t:auto_generated|mac_mult1~DATAOUT23 } "NODE_NAME" } } { "db/mult_d8t.tdf" "" { Text "/disk/svr216/sdc1/nfi/gaetan.renaudeau/vhdl-projet/src/db/mult_d8t.tdf" 35 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.224 ns) 5.261 ns racine:inst10\|lpm_mult:Mult0\|mult_d8t:auto_generated\|mac_out2~DATAOUT23 14 COMB DSPOUT_X73_Y22_N2 1 " "Info: 14: + IC(0.000 ns) + CELL(0.224 ns) = 5.261 ns; Loc. = DSPOUT_X73_Y22_N2; Fanout = 1; COMB Node = 'racine:inst10\|lpm_mult:Mult0\|mult_d8t:auto_generated\|mac_out2~DATAOUT23'" {  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "0.224 ns" { racine:inst10|lpm_mult:Mult0|mult_d8t:auto_generated|mac_mult1~DATAOUT23 racine:inst10|lpm_mult:Mult0|mult_d8t:auto_generated|mac_out2~DATAOUT23 } "NODE_NAME" } } { "db/mult_d8t.tdf" "" { Text "/disk/svr216/sdc1/nfi/gaetan.renaudeau/vhdl-projet/src/db/mult_d8t.tdf" 44 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.539 ns) + CELL(0.437 ns) 6.237 ns racine:inst10\|Equal0~13 15 COMB LAB_X71_Y22 1 " "Info: 15: + IC(0.539 ns) + CELL(0.437 ns) = 6.237 ns; Loc. = LAB_X71_Y22; Fanout = 1; COMB Node = 'racine:inst10\|Equal0~13'" {  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "0.976 ns" { racine:inst10|lpm_mult:Mult0|mult_d8t:auto_generated|mac_out2~DATAOUT23 racine:inst10|Equal0~13 } "NODE_NAME" } } { "racine.vhd" "" { Text "/disk/svr216/sdc1/nfi/gaetan.renaudeau/vhdl-projet/src/racine.vhd" 82 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.415 ns) + CELL(0.150 ns) 6.802 ns racine:inst10\|Equal0~14 16 COMB LAB_X71_Y22 1 " "Info: 16: + IC(0.415 ns) + CELL(0.150 ns) = 6.802 ns; Loc. = LAB_X71_Y22; Fanout = 1; COMB Node = 'racine:inst10\|Equal0~14'" {  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "0.565 ns" { racine:inst10|Equal0~13 racine:inst10|Equal0~14 } "NODE_NAME" } } { "racine.vhd" "" { Text "/disk/svr216/sdc1/nfi/gaetan.renaudeau/vhdl-projet/src/racine.vhd" 82 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.290 ns) + CELL(0.275 ns) 7.367 ns racine:inst10\|Equal0~15 17 COMB LAB_X71_Y22 2 " "Info: 17: + IC(0.290 ns) + CELL(0.275 ns) = 7.367 ns; Loc. = LAB_X71_Y22; Fanout = 2; COMB Node = 'racine:inst10\|Equal0~15'" {  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "0.565 ns" { racine:inst10|Equal0~14 racine:inst10|Equal0~15 } "NODE_NAME" } } { "racine.vhd" "" { Text "/disk/svr216/sdc1/nfi/gaetan.renaudeau/vhdl-projet/src/racine.vhd" 82 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.596 ns) + CELL(0.414 ns) 8.377 ns guess:inst4\|data\[12\]~13 18 COMB LAB_X70_Y22 2 " "Info: 18: + IC(0.596 ns) + CELL(0.414 ns) = 8.377 ns; Loc. = LAB_X70_Y22; Fanout = 2; COMB Node = 'guess:inst4\|data\[12\]~13'" {  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "1.010 ns" { racine:inst10|Equal0~15 guess:inst4|data[12]~13 } "NODE_NAME" } } { "guess.vhd" "" { Text "/disk/svr216/sdc1/nfi/gaetan.renaudeau/vhdl-projet/src/guess.vhd" 146 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.448 ns guess:inst4\|data\[13\]~15 19 COMB LAB_X70_Y22 2 " "Info: 19: + IC(0.000 ns) + CELL(0.071 ns) = 8.448 ns; Loc. = LAB_X70_Y22; Fanout = 2; COMB Node = 'guess:inst4\|data\[13\]~15'" {  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "0.071 ns" { guess:inst4|data[12]~13 guess:inst4|data[13]~15 } "NODE_NAME" } } { "guess.vhd" "" { Text "/disk/svr216/sdc1/nfi/gaetan.renaudeau/vhdl-projet/src/guess.vhd" 146 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.519 ns guess:inst4\|data\[14\]~17 20 COMB LAB_X70_Y22 2 " "Info: 20: + IC(0.000 ns) + CELL(0.071 ns) = 8.519 ns; Loc. = LAB_X70_Y22; Fanout = 2; COMB Node = 'guess:inst4\|data\[14\]~17'" {  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "0.071 ns" { guess:inst4|data[13]~15 guess:inst4|data[14]~17 } "NODE_NAME" } } { "guess.vhd" "" { Text "/disk/svr216/sdc1/nfi/gaetan.renaudeau/vhdl-projet/src/guess.vhd" 146 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.590 ns guess:inst4\|data\[15\]~19 21 COMB LAB_X70_Y22 2 " "Info: 21: + IC(0.000 ns) + CELL(0.071 ns) = 8.590 ns; Loc. = LAB_X70_Y22; Fanout = 2; COMB Node = 'guess:inst4\|data\[15\]~19'" {  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "0.071 ns" { guess:inst4|data[14]~17 guess:inst4|data[15]~19 } "NODE_NAME" } } { "guess.vhd" "" { Text "/disk/svr216/sdc1/nfi/gaetan.renaudeau/vhdl-projet/src/guess.vhd" 146 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.661 ns guess:inst4\|data\[16\]~21 22 COMB LAB_X70_Y22 2 " "Info: 22: + IC(0.000 ns) + CELL(0.071 ns) = 8.661 ns; Loc. = LAB_X70_Y22; Fanout = 2; COMB Node = 'guess:inst4\|data\[16\]~21'" {  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "0.071 ns" { guess:inst4|data[15]~19 guess:inst4|data[16]~21 } "NODE_NAME" } } { "guess.vhd" "" { Text "/disk/svr216/sdc1/nfi/gaetan.renaudeau/vhdl-projet/src/guess.vhd" 146 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.732 ns guess:inst4\|data\[17\]~23 23 COMB LAB_X70_Y22 2 " "Info: 23: + IC(0.000 ns) + CELL(0.071 ns) = 8.732 ns; Loc. = LAB_X70_Y22; Fanout = 2; COMB Node = 'guess:inst4\|data\[17\]~23'" {  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "0.071 ns" { guess:inst4|data[16]~21 guess:inst4|data[17]~23 } "NODE_NAME" } } { "guess.vhd" "" { Text "/disk/svr216/sdc1/nfi/gaetan.renaudeau/vhdl-projet/src/guess.vhd" 146 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.803 ns guess:inst4\|data\[18\]~25 24 COMB LAB_X70_Y22 2 " "Info: 24: + IC(0.000 ns) + CELL(0.071 ns) = 8.803 ns; Loc. = LAB_X70_Y22; Fanout = 2; COMB Node = 'guess:inst4\|data\[18\]~25'" {  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "0.071 ns" { guess:inst4|data[17]~23 guess:inst4|data[18]~25 } "NODE_NAME" } } { "guess.vhd" "" { Text "/disk/svr216/sdc1/nfi/gaetan.renaudeau/vhdl-projet/src/guess.vhd" 146 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.874 ns guess:inst4\|data\[19\]~27 25 COMB LAB_X70_Y22 2 " "Info: 25: + IC(0.000 ns) + CELL(0.071 ns) = 8.874 ns; Loc. = LAB_X70_Y22; Fanout = 2; COMB Node = 'guess:inst4\|data\[19\]~27'" {  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "0.071 ns" { guess:inst4|data[18]~25 guess:inst4|data[19]~27 } "NODE_NAME" } } { "guess.vhd" "" { Text "/disk/svr216/sdc1/nfi/gaetan.renaudeau/vhdl-projet/src/guess.vhd" 146 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.945 ns guess:inst4\|data\[20\]~29 26 COMB LAB_X70_Y22 2 " "Info: 26: + IC(0.000 ns) + CELL(0.071 ns) = 8.945 ns; Loc. = LAB_X70_Y22; Fanout = 2; COMB Node = 'guess:inst4\|data\[20\]~29'" {  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "0.071 ns" { guess:inst4|data[19]~27 guess:inst4|data[20]~29 } "NODE_NAME" } } { "guess.vhd" "" { Text "/disk/svr216/sdc1/nfi/gaetan.renaudeau/vhdl-projet/src/guess.vhd" 146 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 9.016 ns guess:inst4\|data\[21\]~31 27 COMB LAB_X70_Y22 2 " "Info: 27: + IC(0.000 ns) + CELL(0.071 ns) = 9.016 ns; Loc. = LAB_X70_Y22; Fanout = 2; COMB Node = 'guess:inst4\|data\[21\]~31'" {  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "0.071 ns" { guess:inst4|data[20]~29 guess:inst4|data[21]~31 } "NODE_NAME" } } { "guess.vhd" "" { Text "/disk/svr216/sdc1/nfi/gaetan.renaudeau/vhdl-projet/src/guess.vhd" 146 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 9.087 ns guess:inst4\|data\[22\]~33 28 COMB LAB_X70_Y22 1 " "Info: 28: + IC(0.000 ns) + CELL(0.071 ns) = 9.087 ns; Loc. = LAB_X70_Y22; Fanout = 1; COMB Node = 'guess:inst4\|data\[22\]~33'" {  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "0.071 ns" { guess:inst4|data[21]~31 guess:inst4|data[22]~33 } "NODE_NAME" } } { "guess.vhd" "" { Text "/disk/svr216/sdc1/nfi/gaetan.renaudeau/vhdl-projet/src/guess.vhd" 146 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 9.497 ns guess:inst4\|data\[23\]~34 29 COMB LAB_X70_Y22 1 " "Info: 29: + IC(0.000 ns) + CELL(0.410 ns) = 9.497 ns; Loc. = LAB_X70_Y22; Fanout = 1; COMB Node = 'guess:inst4\|data\[23\]~34'" {  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "0.410 ns" { guess:inst4|data[22]~33 guess:inst4|data[23]~34 } "NODE_NAME" } } { "guess.vhd" "" { Text "/disk/svr216/sdc1/nfi/gaetan.renaudeau/vhdl-projet/src/guess.vhd" 146 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 9.581 ns guess:inst4\|data\[23\] 30 REG LAB_X70_Y22 1 " "Info: 30: + IC(0.000 ns) + CELL(0.084 ns) = 9.581 ns; Loc. = LAB_X70_Y22; Fanout = 1; REG Node = 'guess:inst4\|data\[23\]'" {  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "0.084 ns" { guess:inst4|data[23]~34 guess:inst4|data[23] } "NODE_NAME" } } { "guess.vhd" "" { Text "/disk/svr216/sdc1/nfi/gaetan.renaudeau/vhdl-projet/src/guess.vhd" 146 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.846 ns ( 71.45 % ) " "Info: Total cell delay = 6.846 ns ( 71.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.735 ns ( 28.55 % ) " "Info: Total interconnect delay = 2.735 ns ( 28.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "9.581 ns" { racine:inst10|i[1]~_Duplicate_2 racine:inst10|Add1~1 racine:inst10|Add1~3 racine:inst10|Add1~5 racine:inst10|Add1~7 racine:inst10|Add1~9 racine:inst10|Add1~11 racine:inst10|Add1~13 racine:inst10|Add1~15 racine:inst10|Add1~17 racine:inst10|Add1~19 racine:inst10|Add1~20 racine:inst10|lpm_mult:Mult0|mult_d8t:auto_generated|mac_mult1~DATAOUT23 racine:inst10|lpm_mult:Mult0|mult_d8t:auto_generated|mac_out2~DATAOUT23 racine:inst10|Equal0~13 racine:inst10|Equal0~14 racine:inst10|Equal0~15 guess:inst4|data[12]~13 guess:inst4|data[13]~15 guess:inst4|data[14]~17 guess:inst4|data[15]~19 guess:inst4|data[16]~21 guess:inst4|data[17]~23 guess:inst4|data[18]~25 guess:inst4|data[19]~27 guess:inst4|data[20]~29 guess:inst4|data[21]~31 guess:inst4|data[22]~33 guess:inst4|data[23]~34 guess:inst4|data[23] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "5 X60_Y13 X71_Y25 " "Info: Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X60_Y13 to location X71_Y25" {  } {  } 0 0 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Info: Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "21 " "Warning: Found 21 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Tx 0 " "Info: Pin \"Tx\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "diode_inf 0 " "Info: Pin \"diode_inf\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "diode_sup 0 " "Info: Pin \"diode_sup\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "diode_running 0 " "Info: Pin \"diode_running\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "solution\[17\] 0 " "Info: Pin \"solution\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "solution\[16\] 0 " "Info: Pin \"solution\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "solution\[15\] 0 " "Info: Pin \"solution\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "solution\[14\] 0 " "Info: Pin \"solution\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "solution\[13\] 0 " "Info: Pin \"solution\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "solution\[12\] 0 " "Info: Pin \"solution\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "solution\[11\] 0 " "Info: Pin \"solution\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "solution\[10\] 0 " "Info: Pin \"solution\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "solution\[9\] 0 " "Info: Pin \"solution\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "solution\[8\] 0 " "Info: Pin \"solution\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "solution\[7\] 0 " "Info: Pin \"solution\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "solution\[6\] 0 " "Info: Pin \"solution\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "solution\[5\] 0 " "Info: Pin \"solution\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "solution\[4\] 0 " "Info: Pin \"solution\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "solution\[3\] 0 " "Info: Pin \"solution\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "solution\[2\] 0 " "Info: Pin \"solution\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "solution\[1\] 0 " "Info: Pin \"solution\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "452 " "Info: Peak virtual memory: 452 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 15 16:16:00 2011 " "Info: Processing ended: Wed Jun 15 16:16:00 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:27 " "Info: Elapsed time: 00:00:27" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Info: Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
