[global_config]
TOP   = dteg_upm_top 
PASS  = PIC
UPF_FILE = $WORKAREA/src/upf/dteg_upm_top.upf
[ip_config]
#currently using 1278 lib 
[parameters]
[defines]
[genfilelist]
TOP_MODULE_NAME             = dteg_upm_top 
TOP_IP_NAME                 = dteg_upm_top
#CTECH_PATH_RTL              = /p/hdk/cad/stdcells/lib783_i0m_180h_50pp/pdk001_r1v0p0_ev2/ctech/source/v
#CTECH_PATH_SYN              = /p/hdk/cad/stdcells/lib783_i0m_180h_50pp/pdk001_r1v0p0_ev2/ctech/source/lib782/180h_i0m_50pp/lvt
CTECH_PATH_RTL              = /p/hdk/cad/stdcells/lib783_i0s_160h_50pp/pdk001_r1v0p0_ev2/ctech/source/v
CTECH_PATH_SYN              = /p/hdk/cad/stdcells/lib783_i0s_160h_50pp/pdk001_r1v0p0_ev2/ctech/source/lib782/160h_i0s_50pp/lvt
#
[vcs]
TOP_MODULE_NAME             = dteg_upm_top 
TOP_IP_NAME                 = dteg_upm_top
PASS                  	    =  PIC
#VERILOG_ANALYZE_OPTS        = -sverilog -full64 -assert svaext +libext+.v+.sv+.vs -kdb +define+INTEL_SIMONLY +define+INTEL_INST_ON +error+10000 -timescale=1ns/1ps
VERILOG_ANALYZE_OPTS        = -sverilog -full64 -assert svaext +libext+.v+.sv+.vs -kdb +define+INTEL_NO_PWR_PINS +define+INTEL_INST_ON +error+10000  -timescale=1ps/1ps 
ELAB_OPTS_SWITCH            = -parameters $WORKAREA/verif/vcs/parameters/vcs_run_parameters.sv
UPF_FILE                    =
POWER_TOP                   =
DEBUG_SWITCH				= false
MACRO_OVERRIDES				= true
VCS_FULL64                  = true
DUT                         =
CTH_QUIET_MODE              = false 
CTH_GK_MODE                 = false
MULTI_THREADING             = 0
TOP_COMPILE_LIB             =
ADDITIONAL_SIM_SETUP_FILE   =
#CTECH_PATH_RTL              = /p/hdk/cad/stdcells/lib783_i0m_180h_50pp/pdk001_r1v0p0_ev2/ctech/source/v
#CTECH_PATH_SYN              = /p/hdk/cad/stdcells/lib783_i0m_180h_50pp/pdk001_r1v0p0_ev2/ctech/source/lib782/180h_i0s_50pp/lvt
#
#
#
#
[vclp]
TOP_IP_NAME                 = dteg_upm_top
TOP_MODULE_NAME             = dteg_upm_top
UPF_FILE                    = $WORKAREA/src/upf/dteg_upm_top.upf
LIBLIST                     = $WORKAREA/static/vclp/liblist_1278_3_vclp.f
VCLP_WAIVER_FILE            = 
VERILOG_ANALYZE_OPTS        =
VCLP_ELAB_OPTS              = 
VCS_ELAB_OPTS               = 
#
#
##
#
#
[collage]
TOP_MODULE_NAME             = dteg_upm_top 
TOP_IP_NAME                 = dteg_upm_top
DUT                         =
PASS                        = PIC
#CFG_PROJECT                 = shdk74
TOP_RUN_FILE                = build/builder.dteg_upm_top.tcl
#COLLAGE_VERSION          = 5.48
#CORE_TOOLS_VERSION       = T-2022.06
#COLLAGE_INTF_DEF_VERSION = 3.9.7
#
#
#
#
[defacto]
TOP_IP_NAME                 = dteg_upm_top
TOP_MODULE_NAME             = dteg_upm_top
DUT                         =
TOP_RUN_FILE =
#CFG_PROJECT                = shdk74
#QUEUE_NAME                  = 
#QUEUE_SLOT                  = 
#CLASS                       = 
PASS						= PIC
RUN_NETBATCH                = false
CTECH_PATH_RTL              = /p/tech1/s14rf/tech-release/v0.9.21/ctech_c4v21ww17a_hdk162_lib/c4v21ww17a_hdk162/source/v
#CTECH_PATH_SYN              = /p/tech1/s14rf/tech-release/v0.9.21/ctech_c4v21ww17a_hdk162_lib/c4v21ww17a_hdk162/source/s14rf/A9PP84/lvt_c14
#CTECH_EXP_PATH_RTL          =
#UPF_MESSAGE_DOWNGRADE		=
#INTGMSTR_VERSION         = 1.71
#DEFACTO_VERSION          = SoC_Compiler_9.0.00.358r
COPY_CODEGEN_FILES   = true
PACKAGE_CSV_FILE            =  $WORKAREA/integration/collage/script/dteg_upm_top.package.csv
PACKAGE_INPUT_FILELIST      =  $WORKAREA/output/DTEG_UPM_TOP_1278/collage/PIC/work/packages/dteg_upm_top/package.f
CUSTOM_INTF_DEF          = $WORKAREA/integration/collage/
UPF_EXTRACT_DISABLE   = 1
DEFACTO_HOME_PATH   = /p/hdk/rtl/cad/x86-64_linux26/defacto/STAR
TOOL_VENDOR               = defacto
##
##
#
##
#
#
[sglint]
TOP_IP_NAME                 = dteg_upm_top
TOP_MODULE_NAME             = dteg_upm_top
LINT_WAIVER_FILE             = $WORKAREA/static/sglint/inputs/waivers/dteg_upm_top_waivers.awl
PASS                         = PIC 
#LINT_SPYGLASS_VERSION       = 
#LINT_METHODOLOGY_VERSION    =
#LINT_GOALS                  = SpyglassConvergedLintSOC 
LINT_GOALS                  = SpyglassOpenLatch
#LINT_GOALS                   = SpyglassConvergedLintSOC 
LINT_RUN_OPT                 = $WORKAREA/static/sglint/inputs/hip_parameter.tcl
VERILOG_ANALYZE_OPTS         = $WORKAREA/static/sglint/inputs/analyze.tcl
LINT_SUB_WAIVER_DET          =
#CFG_PROJECT                  = sip
#CTECH_PATH_RTL              = /p/hdk/cad/stdcells/lib783_i0m_180h_50pp/pdk001_r1v0p0_ev2/ctech/source/v
#CTECH_PATH_SYN              = /p/hdk/cad/stdcells/lib783_i0m_180h_50pp/pdk001_r1v0p0_ev2/ctech/source/lib782/180h_i0m_50pp/lvt
#CTECH_EXP_PATH_RTL           =
#LINT_SPYGLASS_VERSION        = R-2020.12-SP2-8
#LINT_METHODOLOGY_VERSION     = 3.05.08.22ww22
#
#
#
#
[sgol]
TOP                         = dteg_upm_top
LINT_WAIVER_FILE            = $WORKAREA/static/sglint/inputs/waivers/dteg_upm_top_sgol_waivers.awl
PASS                        = PIC 
#LINT_SPYGLASS_VERSION      = 
#LINT_METHODOLOGY_VERSION   = 
LINT_GOALS                  = SpyglassOpenLatch 
VERILOG_ANALYZE_OPTS        =
LINT_RUN_OPT                =
LINT_SUB_WAIVER_DET         =
CFG_PROJECT                 = 
CTECH_PATH_RTL              = /p/hdk/cad/stdcells/lib783_i0m_180h_50pp/pdk001_r1v0p0_ev2/ctech/source/v
#CTECH_PATH_SYN             = /p/hdk/cad/stdcells/lib783_i0m_180h_50pp/pdk001_r1v0p0_ev2/ctech/source/lib782/180h_i0m_50pp/lvt
CTECH_EXP_PATH_RTL          =
#
#
#

[sgcdc]
TOP_IP_NAME                 = dteg_upm_top
TOP_MODULE_NAME				= dteg_upm_top
PASS                        = PIC
#CDC_SPYGLASS_VERSION        = P-2019.06-SP2-10-T-20210118 
#CDC_METHODOLOGY_VERSION     =
CDC_GOALS                   = cdc_verify_struct rdc_verify_struct
CDC_TOP_CON                 = $WORKAREA/static/sgcdc/inputs/constraints/dteg_upm_top.sgdc 
CDC_WAIVER_FILE             = $WORKAREA/static/sgcdc/inputs/waivers/dteg_upm_top.awl 
CDC_RUN_OPT                 = $WORKAREA/static/sgcdc/inputs/run_cth2_bare_ip.tcl
VERILOG_ANALYZE_OPTS        = $WORKAREA/static/sgcdc/inputs/analyze.tcl
CDC_STD_BMOD                = $WORKAREA/static/sgcdc/inputs/std_cell_bmod_1278_3.f
POST_PROCESSING_FILE =  /p/hdk/pu_tu/prd/proj_dbin/ipg/22.02.006/cdc_utils/postProcess
[% IF upm_variables.DFX_UPM_SYS_CTRL_EN == 1 %]
CDC_MULTI_MODE              = SYSTEM IJTAG
CDC_MODAL_MAX_PROCESSES     = 2
RUN_NETBATCH                = false
[% END %]
#CDC_MULTI_MODE              = SYSTEM IJTAG
#CDC_MODAL_MAX_PROCESSES     = 2
#RUN_NETBATCH                = false
#QUEUE_NAME                  = iind_normal  
#QUEUE_SLOT                  = /pesg/dteg
#CLASS                       = SLES12&&20G
#COPY_CODEGEN_FILES          = true
#
#
#
#
[sgdft]
TOP_IP_NAME                 = dteg_upm_top
TOP_MODULE_NAME				= dteg_upm_top
LIBLIST                     = $WORKAREA/static/sgdft/inputs/liblist_1278_3_sgdft.f
DFT_WAIVER_FILE             = $WORKAREA/static/sgdft/inputs/waivers/dteg_upm_top_sgdft_waivers.awl
PASS                        = PIC
#DFT_SPYGLASS_VERSION       = 
DFT_GOALS                   = SIP_RTL_1.0
DFT_POST_PROCESS            = true
VERILOG_ANALYZE_OPTS        =
DFT_RUN_OPT                 =
DFT_SUB_WAIVER_DET          =
DFT_TOP_CON                 = $WORKAREA/static/sgdft/inputs/constraints/dteg_upm_top.sgdc
#
[dc]
TOP_MODULE_NAME             = dteg_upm_top
LIBLIST                     = $WORKAREA/syn/dc/liblist_1278_nldmdb.f
DC_TIMING_CON               = $WORKAREA/syn/dc/inputs/constraints/dteg_upm_top/dteg_upm_top_constraints.tcl
TOP                         = dteg_upm_top
PASS                        = PIC
COMPILE_OPTION              = compile_ultra  -no_seq_output_inversion -no_autoungroup -no_boundary_optimization
#DC_UPF_CON                  = $WORKAREA/src/upf/dteg_upm_top.upf
CFG_PROJECT                 = shdk74
#CTECH_PATH_RTL              = /p/hdk/cad/stdcells/lib783_i0m_180h_50pp/pdk001_r1v0p0_ev2/ctech/source/v
CTECH_PATH_SYN             = /p/hdk/cad/stdcells/lib783_i0m_180h_50pp/pdk001_r1v0p0_ev2/ctech/source/lib782/180h_i0m_50pp/lvt
VERILOG_ANALYZE_OPTS        = +define+INTEL_SVA_OFF
HIP_LIBLIST                 = 
CLEAN_GENFILE               = false
H2B_TCL_FILE                = $WORKAREA/output/DTEG_UPM_TOP/h2b/PIC/fe_collateral/rtl_list_2stage.tcl
DC_AFTER_ELAB               = $WORKAREA/syn/dc/inputs/after_elab.tcl
#DC_AFTER_SYNTH              = $WORKAREA/syn/dc/inputs/after_synth.tcl
#DC_TOPO                    = false 
#DC_VERSION                 = S-2021.06
[lec]
TOP_IP_NAME                         = dteg_upm_top 
TOP_MODULE_NAME = dteg_upm_top
LIBLIST                     = $WORKAREA/static/lec/liblist_1278_3_conformal.f
HIP_LIBLIST                 =
#CTECH_PATH_RTL              = /p/hdk/cad/stdcells/lib783_i0s_160h_50pp/pdk001_r1v0p0_ev2/ctech/source/v
#CTECH_PATH_SYN              = /p/hdk/cad/stdcells/lib783_i0s_160h_50pp/pdk001_r1v0p0_ev2/ctech/source/lib782/160h_i0s_50pp/lvt
#LEC_NETLIST                 = $WORKAREA/output/DTEG_UPM_TOP_1278/fc/PIC/synth_run/fc_output/dteg_upm_top_initial_map_synth.v
VERILOG_ANALYZE_OPTS        =
#CTECH_EXP_PATH_RTL          =
#CTH_QUIET_MODE              = false 
#CTH_GK_MODE                = 
#CFG_PROJECT                 = sip
LEC_TYPE                    = rtl2nl
LEC_UPF                     = $WORKAREA/src/upf/dteg_upm_top.upf
LEC_UPF_REVISED             = $WORKAREA/output/DTEG_UPM_TOP_1278/fc/PIC/synth_run/fc_output/dteg_upm_top.after_synth.upf
LEC_CUSTOM_SCRIPTS_DIR      = $WORKAREA/static/lec/inputs/
[caliber]
 TOP                        = dteg_upm_top 
PASS                        = PIC
CFG_PROJECT                 = shdk74
#Caliber options
#PROCESS_NAME                = 1278
#TECHLIB_DIR				    = /p/hdk/cad/pdk/pdk783_r0.3.1HP1_22ww41.3/
#CIM_DB                     =  /p/hdk/cad/stdcells/lib783_i0s_160h_50pp/pdk001_r1v0p0_ev2/base_lvt/cim/lib783_i0s_160h_50pp_base_lvt_cim.db.tcl:\
#/p/hdk/cad/stdcells/lib783_i0s_160h_50pp/pdk001_r1v0p0_ev2/core_lvt/cim/lib783_i0s_160h_50pp_core_lvt_cim.db.tcl:\
#/p/hdk/cad/stdcells/lib783_i0s_160h_50pp/pdk001_r1v0p0_ev2/dsimain_lvt/cim/lib783_i0s_160h_50pp_dsimain_lvt_cim.db.tcl:\
#/p/hdk/cad/stdcells/lib783_i0s_160h_50pp/pdk001_r1v0p0_ev2/hs_lvt/cim/lib783_i0s_160h_50pp_hs_lvt_cim.db.tcl:\
#/p/hdk/cad/stdcells/lib783_i0s_160h_50pp/pdk001_r1v0p0_ev2/lvl_lvt/cim/lib783_i0s_160h_50pp_lvl_lvt_cim.db.tcl:\
#/p/hdk/cad/stdcells/lib783_i0s_160h_50pp/pdk001_r1v0p0_ev2/pwm_lvt/cim/lib783_i0s_160h_50pp_pwm_lvt_cim.db.tcl:\
#/p/hdk/cad/stdcells/lib783_i0s_160h_50pp/pdk001_r1v0p0_ev2/seq_lvt/cim/lib783_i0s_160h_50pp_seq_lvt_cim.db.tcl:\
#/p/hdk/cad/stdcells/lib783_i0s_160h_50pp/pdk001_r1v0p0_ev2/spcl_lvt/cim/lib783_i0s_160h_50pp_spcl_lvt_cim.db.tcl
##
##
#CIM_CFG 					    =	/p/hdk/cad/stdcells/lib783_i0s_160h_50pp/pdk001_r1v0p0_ev2/base_lvt/cim/lib783_i0s_160h_50pp_base_lvt_cim.cfg.tcl:\
#/p/hdk/cad/stdcells/lib783_i0s_160h_50pp/pdk001_r1v0p0_ev2/core_lvt/cim/lib783_i0s_160h_50pp_core_lvt_cim.cfg.tcl:\
#/p/hdk/cad/stdcells/lib783_i0s_160h_50pp/pdk001_r1v0p0_ev2/dsimain_lvt/cim/lib783_i0s_160h_50pp_dsimain_lvt_cim.cfg.tcl:\
#/p/hdk/cad/stdcells/lib783_i0s_160h_50pp/pdk001_r1v0p0_ev2/hs_lvt/cim/lib783_i0s_160h_50pp_hs_lvt_cim.cfg.tcl:\
#/p/hdk/cad/stdcells/lib783_i0s_160h_50pp/pdk001_r1v0p0_ev2/lvl_lvt/cim/lib783_i0s_160h_50pp_lvl_lvt_cim.cfg.tcl:\
#/p/hdk/cad/stdcells/lib783_i0s_160h_50pp/pdk001_r1v0p0_ev2/pwm_lvt/cim/lib783_i0s_160h_50pp_pwm_lvt_cim.cfg.tcl:\
#/p/hdk/cad/stdcells/lib783_i0s_160h_50pp/pdk001_r1v0p0_ev2/seq_lvt/cim/lib783_i0s_160h_50pp_seq_lvt_cim.cfg.tcl:\
#/p/hdk/cad/stdcells/lib783_i0s_160h_50pp/pdk001_r1v0p0_ev2/spcl_lvt/cim/lib783_i0s_160h_50pp_spcl_lvt_cim.cfg.tcl


#UPF_FILE                   = 
#UPF_HIER_FILE              =  
NETLIST 					= $WORKAREA/syn/fc/output/PIC/synth_run/fc_output/dteg_upm_top_initial_map_synth.v
TIMING_CONSTRAINTS          = $WORKAREA/syn/fc/output/PIC/synth_run/fc_output/dteg_upm_top.sdc
LIBLIST                     = $WORKAREA/handoff/caliber/inputs/liblist_1278_3_caliber.f
#RESTORE_SESSION_PATH        = $WORKAREA/output/DTEG_UPM_TOP/caliber/PIC/dteg_upm_top/work/sessions
PT_DEBUG                    = false
CALIBER_RULESET             =
RUN_DUET                    = false
WAIVER_DIR                 = 
BLOCK_LIST                  =
[fishtail]
TOP                         = dteg_upm_top 
TOP_IP_NAME                 =
TOP_MODULE_NAME             = dteg_upm_top
FT_CONSTRAINT_FILE          = $WORKAREA/static/fishtail/inputs/constraints/dteg_upm_top/dteg_upm_top_constraints.tcl
LIBLIST                     = $WORKAREA/static/fishtail/inputs/liblist_1278_nldmdb.f
BLOCK_NAME                  =
BLOCK_MODULE_NAME           =
TOP_LIB_NAME                =
PASS                        = PIC
FT_WAIVE_SDC                = waiver.sdc
FT_WAIVE_TCL                = waiver.tcl
FT_ACTION_TYPE              = rtl_verification
FT_EQVALENCE_CHECK          = 
FT_SKIP_PHASE               =
FT_REPORT_TYPE              =
VERILOG_ANALYZE_OPTS        =
FT_CUSTOM_TCL_FILE          =
ELAB_OPTS_SWITCH            =
CTECH_PATH_RTL              = /p/hdk/cad/stdcells/lib783_i0m_180h_50pp/pdk001_r1v0p0_ev2/ctech/source/v
#CTECH_PATH_SYN             = /p/hdk/cad/stdcells/lib783_i0m_180h_50pp/pdk001_r1v0p0_ev2/ctech/source/lib782/180h_i0m_50pp/lvt
CTECH_EXP_PATH_RTL          =
CTH_QUIET_MODE              = false 
#CTH_GK_MODE                 = 
CFG_PROJECT                 = sip
[atpg]
TOP                         = dteg_upm_top 
NETLIST                     = $WORKAREA/output/DTEG_UPM_TOP/dc/PIC/synth_run/report/dteg_upm_top_synth.v
SPF_FILE                    = 
LIBLIST_SAGE                = 
LIBLIST                     = $WORKAREA/static/fishtail/inputs/liblist_1278_nldmdb.f
PASS                        = PIC 
TESENT_VERSION              = 2020.1
CFG_PROJECT                 = shdk74
ATPG_VIEW_STEP_EXECUTION    = 1
ATPG_INTERACTIVE_MODE       = off 
DFT_SIGNAL_FILE             = 
DFT_SCAN_PATH               = 
SCAN_CONFIG_NON_SCAN        = 
ATPG_FLOW_HOME              = /p/hdk/pu_tu/prd/sage/1.13.7
#ATPG_SAGE_FLOW_OPTS         = ATPG_FAULT_MODE=stuckat 
ATPG_SAGE_FLOW_OPTS         = ATPG_FAULT_MODE=atspeed
#
#
[h2b]
TOP_IP_NAME                 = dteg_upm_top 
TOP_MODULE_NAME                 = dteg_upm_top 
PASS                        = PIC 
ENABLE_CTECH                = false
CTECH_PATH_RTL              = /p/hdk/cad/stdcells/lib783_i0s_160h_50pp/pdk001_r1v0p0_ev2/ctech/source/v
CTECH_PATH_SYN              = /p/hdk/cad/stdcells/lib783_i0s_160h_50pp/pdk001_r1v0p0_ev2/ctech/source/lib782/160h_i0s_50pp/lvt
CTECH_EXP_PATH_RTL	        = 
CTECH_EXP_PATH_SYN	        = 
HIP_TYPE                    = ipx
DB_ROOT                     = /p/hdk/rtl/proj_tools/db_root
CFG_PROJECT                 = shdk74
IP_LIB_ROOT_PATH            = $WORKAREA/subip/hip_i1278_3/i1278/ip783_idv_lib/
LDB_SEARCH_PATTERN          = lib/nldm/p1278d3/*.ldb
LIB_SEARCH_PATTERN          = lib/nldm/p1278d3/*.lib
#DB_SEARCH_PATTERN           = collateral/ebb/lib/<hip>_*.db:collateral/ebb/lib/<hip>*.db
#MW_SEARCH_PATTERN           =  <hip>_mw:<bicpath>/<hip>_mw:<db_root>/<project>/<lib>_<project>/tdc/<tag>/<lib>_<project>_tdc/<hip>_mw:<db_root>/<project>/<lib>_<project>/lay/<tag>/<lib>_<project>_lay/<hip>_mw
#NDM_SEARCH_PATTERN          = <hip>_ndm*:ndm/*.ndm:<bicpath>/<hip>_ndm:<bicpath>/ndm:<db_root>/<project>/<lib>_<project>/tdc/<tag>/<lib>_<project>_tdc/<hip>_ndm:<db_root>/<project>/<lib>_<project>/tdc/<tag>/<lib>_<project>_tdc/ndm
NDM_SEARCH_PATTERN			= ndm/*.ndm
#STM_SEARCH_PATTERN          = <bicpath>/stm/<hip>.stm:<db_root>/<project>/<lib>_<project>/tdc/<tag>/<lib>_<project>_tdc/stm/<hip>.stm
NO_MW                       = true
NO_NDM                      = false
NO_DB                       = true
NO_LIB                      = false
NO_TCL                      = false
PACKAGE_CFG_FILE            = package.cfg
#
#
#
[effm_veloce]
TOP_IP_NAME                         = dteg_upm_top 
TOP_MODULE_NAME              = dteg_upm_top
VERILOG_ANALYZE_OPTS        = -Xveloce_opt=rtlc -allow_4ST -full64  +error+1000 -Xveloce_opt=enable_hwtop_ports -timescale=1ps/1ps -sv +librescan  -mfcu -all_file_cunit_scope -sv31acompat -vcs_compat +define+EMULATION
ELAB_OPTS                   = -full64 -liblist_nocelldiff +error+1000 -Xveloce_opt=enable_hwtop_ports -liblist_work -Xveloce_opt=rtlc -allow_4ST 
PASS                        = PIC 
#UPF_FILES                   = 
#UPF_TOP_MODULE              = effm_veloce_upf_set_vlt.tcl
VELOCE_CFG_FILE             = $WORKAREA/static/effm_veloce/veloce.config
#VELOCE_CFG_FILE             = veloce.config
PLATFORM                    = D2
#
#
#
[effm_fpga]
TOP_IP_NAME                 = dteg_upm_top
TOP_MODULE_NAME             = dteg_upm_top
 VERILOG_ANALYZE_OPTS       = -Xveloce_opt=rtlc -allow_4ST -sverilog -full64  +error+1000 -Xvelo   +define+EMULATION   -timescale=1ps/1ps -sv +librescan  -mfcu -all_file_cunit_sco     -sv31acompat -vcs_compat
AUTO_GEN_DW                 = true
ELAB_OPTS                   = -full64 -liblist_nocelldiff +error+1000 -sverilog -Xveloce_opt=enable_hwtop_ports -liblist_work -Xveloce_opt=rtlc -allow_4ST
EFFM_CHECK_LEVEL            = 1
TOP_COMPILE_LIB             =
PASS                        = PIC
UNIFIED_COMPILE             = true


[effm_zebu]
TOP_IP_NAME                 = dteg_upm_top
TOP_MODULE_NAME             = dteg_upm_top
VERILOG_ANALYZE_OPTS        = -full64 -sverilog -liblist_nocelldiff +error+1000 -Xzebu_opt=enable_hwtop_ports  -timescale=1ns/100ps +define+EMULATION 
VHDL_ANALYZE_OPTS           = -full64 -timescale=1ns/100ps 
AUTO_GEN_DW                 = true 
ELAB_OPTS                   = -full64 -liblist_nocelldiff +error+1000 -Xzebu_opt=enable_hwtop_ports -timescale=1ns/100ps
#CUSTOM_RUN_TCL              = 
NUMBER_OF_BOARDS            = 1 
EFFM_CHECK_LEVEL            = 1
TOP_COMPILE_LIB             = 
PASS                        = PIC
NLP = true
#CTECH_PATH_RTL              = /p/hdk/cad/stdcells/lib783_i0m_180h_50pp/pdk001_r1v0p0_ev2/ctech/source/v
#CTECH_PATH_SYN             = /p/hdk/cad/stdcells/lib783_i0m_180h_50pp/pdk001_r1v0p0_ev2/ctech/source/lib782/180h_i0m_50pp/lvt
#CTECH_EXP_PATH_RTL          =
#CFG_PROJECT                 = shdk74
#
#
#
[fc]
TOP_IP_NAME                         = dteg_upm_top
TOP_MODULE_NAME                         = dteg_upm_top
MODE            			= FUNC_NOMINAL
CORNER          			= FUNC_NOMINAL_SETUP
NDM_LIBLIST                 = $WORKAREA/syn/fc/inputs/liblist_1278_3_nmd.f
TECH_FILE                   = $WORKAREA/syn/fc/inputs/tech_file.tcl
LAYMAP_FILE                 = $WORKAREA/syn/fc/inputs/layermap.tcl
TLU_MAX_FILE                = $WORKAREA/syn/fc/inputs/nxtgrd.tcl
TLU_MIN_FILE                = $WORKAREA/syn/fc/inputs/nxtgrd.tcl
ROUTE_DIRECTION             = $WORKAREA/syn/fc/inputs/route_direction.tcl
FILELIST_LIST               =
TOP_COMPILE_LIB             =
PASS                        = PIC
VERILOG_ANALYZE_OPTS        = +define+INTEL_SVA_OFF +define+INTEL_DC 
TIMING_CONSTRAINTS          = $WORKAREA/syn/fc/inputs/constraints/dteg_upm_top/dteg_upm_top_constraint.tcl
POWER_CONSTRAINTS           =
FC_BEFORE_ANALYZE           = 
FC_BEFORE_ELAB              = $WORKAREA/syn/fc/inputs/before_elab.tcl
FC_AFTER_ELAB               =
FC_AFTER_LOAD_UPF           =
#EARLY_RTL_AF                = true 
#FC_VERSION                  = 
#FC_HOME_PATH                =
#READ_HIP_RTL                = true 
CTH_GK_MODE                 = false
HIP_LIBLIST                 = $WORKAREA/syn/fc/inputs/hipliblist.f
BLOCK                       = 
DUT                         =
#H2B_TCL_FILE                =
#SYNTH_STAGE                 =
FC_BEFORE_INITIAL_MAP       = $WORKAREA/syn/fc/inputs/after_analyze.tcl 
NOEXIT_SYN                  = true
FC_RTO_EXTRACT              = false
FC_RTO_LINT                 = 1
H2B_TCL_FILE                = $WORKAREA/output/DTEG_UPM_TOP_1278/h2b/PIC/fe_collateral/rtl_list_2stage.tcl
#
#

#
[ipqc]
TOP_IP_NAME                 = dteg_upm_top 
TOP_MODULE_NAME             = dteg_upm_top
#DESIGN_STAGE                = rtl 
PASS                        = PIC 
#CTH_QUIET_MODE              = 
#IPQC_FLOWS                  = 
#CATEGORY                    = CDC RTL+Lint
#IPQC_VERSION                = 3.1.1
#IPQC_RULES_VERSION          = 3.1.1
#OUTPUT_DIR_OVERRIDE         = 
DSSMSID                     = 16017457515
IP_CONFIG_ID 		        = 16013632501
APP                         = SIP 
#APP                        = SubSystem 
#MODEL_ROOT_ZQA		        = $WORKAREA 
OVF                         = $WORKAREA/handoff/ipqc/override.ini
#VERBOSE		    	        = -verbose		
MILESTONE		            = FV
IP_DASHUPLOAD               = false
EXTUPLOAD                   =  false
#
#
#
#
[genus]
TOP                      = dteg_upm_top 
PASS                     = PIC
FILELIST_LIST            =
DUT                      =
#VERILOG_ANALYZE_OPTS    = +define+INTEL_SVA_OFF 
VERILOG_ANALYZE_OPTS     = 
VHDL_ANALYZE_OPTS        = 
LIBLIST                  = $WORKAREA/syn/genus/inputs/lib.list
TIMING_CONSTRAINTS       = $WORKAREA/syn/genus/inputs/constraints/dteg_upm_top/dteg_upm_top_constraints.sdc
POWER_CONSTRAINTS        = 
GENUS_BEFORE_ANALYZE     = 
GENUS_BEFORE_ELAB        =
GENUS_AFTER_ELAB         =
GENUS_BEFORE_SYN_GEN     =  
GENUS_BEFORE_SYN_MAP     = 
GENUS_BEFORE_SYN_OPT     = 
GENUS_LEC_FLOW           = true
CUSTOM_GENUS_SETTING     = 
CLEAN_COMPILE            = false
RUN_NETBATCH             = false
QUEUE_NAME               = sc_normal  
QUEUE_SLOT               = /pds/fast
CLASS                    = SLES11&&10G
CFG_PROJECT              =
#GENUS_VERSION            =
#GENUS_HOME_PATH          =
#CTECH_PATH_RTL              = /p/hdk/cad/stdcells/lib783_i0m_180h_50pp/pdk001_r1v0p0_ev2/ctech/source/v
CTECH_PATH_SYN             = /p/hdk/cad/stdcells/lib783_i0m_180h_50pp/pdk001_r1v0p0_ev2/ctech/source/lib782/180h_i0m_50pp/lvt
CTECH_EXP_PATH_SYN       = 
CTH_GK_MODE              = false
CTH_QUIET_MODE           = false
BLOCK                    =
H2B_TCL_FILE             =  $WORKAREA/output/DTEG_UPM_TOP/h2b/PIC/fe_collateral/rtl_list_2stage.tcl

[powerartist]
TOP_MODULE_NAME                =  dteg_upm_top
TOP_IP_NAME                    =  dteg_upm_top
#
PASS                           = PIC
# provide powerartist version
#POWERARTIST_VERSION            = 2019.R2.3p3
# provide library file path in a file
PA_LIB_LIST                    = $WORKAREA/power/powerartist/inputs/liblist_1278_3.f
# provide SDC file for extract clock information 
PA_SDC_FILE                    = $WORKAREA/power/powerartist/dteg_upm_top_clocks.tcl 
# provide ClockBuffer,Buffer,clockgatingstyle infomation
PA_POWER_SETUP_FILE            = 
# provide powerartist run mode
PA_MODE				           = vectorless
#MODE = VECTORLESS AVGPOWER REDUCEPOWER
FSDB_INFO                      =
#FSDB = FSDB_FILE_NAME:START_TIME:END_TIME
# provide stimulas activity file for vectorless run
VECTORLESS_INPUT_FILE          =
# fsdb top instance name 
TOP_INSTANCE                   =
# provide upf file path
#UPF_FILE                       = 
# user can provide extra powerartist command in 
# tcl format file which will present in the mention
# directory <dir>/<target_name>.pre.tcl 
# provide DefineRoot command for upf run
SET_ROOT_SUPPLIES              =
# auto black box the design if option is true
AUTO_BLACK_BOX                 = true
## Netbatch related options
RUN_NETBATCH                   = false
RUN_PARALLEL                   = false
## in GB memory requirement   
MEMORY_REQUIREMENT             = 10
CFG_PROJECT                    = shdk74
#LM_PROJECT = DTEG
DEFAULT_CLOCK_TRANSITION_TIME  = 20e-12
# provide DefineMemory, DefineCell option in tcl format
# which will source in elab and power run
COMMON_POWER_SETUP_TCL		   = $WORKAREA/power/powerartist/inputs/power_setup.tcl
# specify run command option for CompileFile command
VERILOG_ANALYZE_OPTS           =
# specify run command option for CompileFile command for VHDL
VHDL_ANALYZE_OPTS              =
CTH_GK_MODE                    = false
DUT                            = 
# extracted clock information can be provided
# ex- SetClockNet information
SDC_CLOCK_DEFINITION_FILE      = 
# to provide pace technology file 
#CFG_PROJECT                 = shdk74
PACE_TECH_FILE                 = 

