    IF :LNOT::DEF:INCLUDED_CYFITTERRV_INC
INCLUDED_CYFITTERRV_INC EQU 1
    GET cydevicerv_trm.inc

; UART_BLE_rx
UART_BLE_rx__0__DR EQU CYREG_GPIO_PRT3_DR
UART_BLE_rx__0__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
UART_BLE_rx__0__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
UART_BLE_rx__0__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
UART_BLE_rx__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
UART_BLE_rx__0__HSIOM_MASK EQU 0x0000000F
UART_BLE_rx__0__HSIOM_SHIFT EQU 0
UART_BLE_rx__0__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
UART_BLE_rx__0__INTR EQU CYREG_GPIO_PRT3_INTR
UART_BLE_rx__0__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
UART_BLE_rx__0__INTSTAT EQU CYREG_GPIO_PRT3_INTR
UART_BLE_rx__0__MASK EQU 0x01
UART_BLE_rx__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
UART_BLE_rx__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
UART_BLE_rx__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
UART_BLE_rx__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
UART_BLE_rx__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
UART_BLE_rx__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
UART_BLE_rx__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
UART_BLE_rx__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
UART_BLE_rx__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
UART_BLE_rx__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
UART_BLE_rx__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
UART_BLE_rx__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
UART_BLE_rx__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
UART_BLE_rx__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
UART_BLE_rx__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
UART_BLE_rx__0__PC EQU CYREG_GPIO_PRT3_PC
UART_BLE_rx__0__PC2 EQU CYREG_GPIO_PRT3_PC2
UART_BLE_rx__0__PORT EQU 3
UART_BLE_rx__0__PS EQU CYREG_GPIO_PRT3_PS
UART_BLE_rx__0__SHIFT EQU 0
UART_BLE_rx__DR EQU CYREG_GPIO_PRT3_DR
UART_BLE_rx__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
UART_BLE_rx__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
UART_BLE_rx__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
UART_BLE_rx__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
UART_BLE_rx__INTR EQU CYREG_GPIO_PRT3_INTR
UART_BLE_rx__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
UART_BLE_rx__INTSTAT EQU CYREG_GPIO_PRT3_INTR
UART_BLE_rx__MASK EQU 0x01
UART_BLE_rx__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
UART_BLE_rx__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
UART_BLE_rx__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
UART_BLE_rx__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
UART_BLE_rx__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
UART_BLE_rx__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
UART_BLE_rx__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
UART_BLE_rx__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
UART_BLE_rx__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
UART_BLE_rx__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
UART_BLE_rx__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
UART_BLE_rx__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
UART_BLE_rx__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
UART_BLE_rx__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
UART_BLE_rx__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
UART_BLE_rx__PC EQU CYREG_GPIO_PRT3_PC
UART_BLE_rx__PC2 EQU CYREG_GPIO_PRT3_PC2
UART_BLE_rx__PORT EQU 3
UART_BLE_rx__PS EQU CYREG_GPIO_PRT3_PS
UART_BLE_rx__SHIFT EQU 0

; UART_BLE_RX_ISR
UART_BLE_RX_ISR__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
UART_BLE_RX_ISR__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
UART_BLE_RX_ISR__INTC_MASK EQU 0x200
UART_BLE_RX_ISR__INTC_NUMBER EQU 9
UART_BLE_RX_ISR__INTC_PRIOR_MASK EQU 0xC000
UART_BLE_RX_ISR__INTC_PRIOR_NUM EQU 3
UART_BLE_RX_ISR__INTC_PRIOR_REG EQU CYREG_CM0_IPR2
UART_BLE_RX_ISR__INTC_SET_EN_REG EQU CYREG_CM0_ISER
UART_BLE_RX_ISR__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

; UART_BLE_SCB
UART_BLE_SCB__CTRL EQU CYREG_SCB1_CTRL
UART_BLE_SCB__EZ_DATA0 EQU CYREG_SCB1_EZ_DATA0
UART_BLE_SCB__EZ_DATA1 EQU CYREG_SCB1_EZ_DATA1
UART_BLE_SCB__EZ_DATA10 EQU CYREG_SCB1_EZ_DATA10
UART_BLE_SCB__EZ_DATA11 EQU CYREG_SCB1_EZ_DATA11
UART_BLE_SCB__EZ_DATA12 EQU CYREG_SCB1_EZ_DATA12
UART_BLE_SCB__EZ_DATA13 EQU CYREG_SCB1_EZ_DATA13
UART_BLE_SCB__EZ_DATA14 EQU CYREG_SCB1_EZ_DATA14
UART_BLE_SCB__EZ_DATA15 EQU CYREG_SCB1_EZ_DATA15
UART_BLE_SCB__EZ_DATA16 EQU CYREG_SCB1_EZ_DATA16
UART_BLE_SCB__EZ_DATA17 EQU CYREG_SCB1_EZ_DATA17
UART_BLE_SCB__EZ_DATA18 EQU CYREG_SCB1_EZ_DATA18
UART_BLE_SCB__EZ_DATA19 EQU CYREG_SCB1_EZ_DATA19
UART_BLE_SCB__EZ_DATA2 EQU CYREG_SCB1_EZ_DATA2
UART_BLE_SCB__EZ_DATA20 EQU CYREG_SCB1_EZ_DATA20
UART_BLE_SCB__EZ_DATA21 EQU CYREG_SCB1_EZ_DATA21
UART_BLE_SCB__EZ_DATA22 EQU CYREG_SCB1_EZ_DATA22
UART_BLE_SCB__EZ_DATA23 EQU CYREG_SCB1_EZ_DATA23
UART_BLE_SCB__EZ_DATA24 EQU CYREG_SCB1_EZ_DATA24
UART_BLE_SCB__EZ_DATA25 EQU CYREG_SCB1_EZ_DATA25
UART_BLE_SCB__EZ_DATA26 EQU CYREG_SCB1_EZ_DATA26
UART_BLE_SCB__EZ_DATA27 EQU CYREG_SCB1_EZ_DATA27
UART_BLE_SCB__EZ_DATA28 EQU CYREG_SCB1_EZ_DATA28
UART_BLE_SCB__EZ_DATA29 EQU CYREG_SCB1_EZ_DATA29
UART_BLE_SCB__EZ_DATA3 EQU CYREG_SCB1_EZ_DATA3
UART_BLE_SCB__EZ_DATA30 EQU CYREG_SCB1_EZ_DATA30
UART_BLE_SCB__EZ_DATA31 EQU CYREG_SCB1_EZ_DATA31
UART_BLE_SCB__EZ_DATA4 EQU CYREG_SCB1_EZ_DATA4
UART_BLE_SCB__EZ_DATA5 EQU CYREG_SCB1_EZ_DATA5
UART_BLE_SCB__EZ_DATA6 EQU CYREG_SCB1_EZ_DATA6
UART_BLE_SCB__EZ_DATA7 EQU CYREG_SCB1_EZ_DATA7
UART_BLE_SCB__EZ_DATA8 EQU CYREG_SCB1_EZ_DATA8
UART_BLE_SCB__EZ_DATA9 EQU CYREG_SCB1_EZ_DATA9
UART_BLE_SCB__I2C_CFG EQU CYREG_SCB1_I2C_CFG
UART_BLE_SCB__I2C_CTRL EQU CYREG_SCB1_I2C_CTRL
UART_BLE_SCB__I2C_M_CMD EQU CYREG_SCB1_I2C_M_CMD
UART_BLE_SCB__I2C_S_CMD EQU CYREG_SCB1_I2C_S_CMD
UART_BLE_SCB__I2C_STATUS EQU CYREG_SCB1_I2C_STATUS
UART_BLE_SCB__INTR_CAUSE EQU CYREG_SCB1_INTR_CAUSE
UART_BLE_SCB__INTR_I2C_EC EQU CYREG_SCB1_INTR_I2C_EC
UART_BLE_SCB__INTR_I2C_EC_MASK EQU CYREG_SCB1_INTR_I2C_EC_MASK
UART_BLE_SCB__INTR_I2C_EC_MASKED EQU CYREG_SCB1_INTR_I2C_EC_MASKED
UART_BLE_SCB__INTR_M EQU CYREG_SCB1_INTR_M
UART_BLE_SCB__INTR_M_MASK EQU CYREG_SCB1_INTR_M_MASK
UART_BLE_SCB__INTR_M_MASKED EQU CYREG_SCB1_INTR_M_MASKED
UART_BLE_SCB__INTR_M_SET EQU CYREG_SCB1_INTR_M_SET
UART_BLE_SCB__INTR_RX EQU CYREG_SCB1_INTR_RX
UART_BLE_SCB__INTR_RX_MASK EQU CYREG_SCB1_INTR_RX_MASK
UART_BLE_SCB__INTR_RX_MASKED EQU CYREG_SCB1_INTR_RX_MASKED
UART_BLE_SCB__INTR_RX_SET EQU CYREG_SCB1_INTR_RX_SET
UART_BLE_SCB__INTR_S EQU CYREG_SCB1_INTR_S
UART_BLE_SCB__INTR_S_MASK EQU CYREG_SCB1_INTR_S_MASK
UART_BLE_SCB__INTR_S_MASKED EQU CYREG_SCB1_INTR_S_MASKED
UART_BLE_SCB__INTR_S_SET EQU CYREG_SCB1_INTR_S_SET
UART_BLE_SCB__INTR_SPI_EC EQU CYREG_SCB1_INTR_SPI_EC
UART_BLE_SCB__INTR_SPI_EC_MASK EQU CYREG_SCB1_INTR_SPI_EC_MASK
UART_BLE_SCB__INTR_SPI_EC_MASKED EQU CYREG_SCB1_INTR_SPI_EC_MASKED
UART_BLE_SCB__INTR_TX EQU CYREG_SCB1_INTR_TX
UART_BLE_SCB__INTR_TX_MASK EQU CYREG_SCB1_INTR_TX_MASK
UART_BLE_SCB__INTR_TX_MASKED EQU CYREG_SCB1_INTR_TX_MASKED
UART_BLE_SCB__INTR_TX_SET EQU CYREG_SCB1_INTR_TX_SET
UART_BLE_SCB__RX_CTRL EQU CYREG_SCB1_RX_CTRL
UART_BLE_SCB__RX_FIFO_CTRL EQU CYREG_SCB1_RX_FIFO_CTRL
UART_BLE_SCB__RX_FIFO_RD EQU CYREG_SCB1_RX_FIFO_RD
UART_BLE_SCB__RX_FIFO_RD_SILENT EQU CYREG_SCB1_RX_FIFO_RD_SILENT
UART_BLE_SCB__RX_FIFO_STATUS EQU CYREG_SCB1_RX_FIFO_STATUS
UART_BLE_SCB__RX_MATCH EQU CYREG_SCB1_RX_MATCH
UART_BLE_SCB__SPI_CTRL EQU CYREG_SCB1_SPI_CTRL
UART_BLE_SCB__SPI_STATUS EQU CYREG_SCB1_SPI_STATUS
UART_BLE_SCB__SS0_POSISTION EQU 0
UART_BLE_SCB__SS1_POSISTION EQU 1
UART_BLE_SCB__SS2_POSISTION EQU 2
UART_BLE_SCB__SS3_POSISTION EQU 3
UART_BLE_SCB__STATUS EQU CYREG_SCB1_STATUS
UART_BLE_SCB__TX_CTRL EQU CYREG_SCB1_TX_CTRL
UART_BLE_SCB__TX_FIFO_CTRL EQU CYREG_SCB1_TX_FIFO_CTRL
UART_BLE_SCB__TX_FIFO_STATUS EQU CYREG_SCB1_TX_FIFO_STATUS
UART_BLE_SCB__TX_FIFO_WR EQU CYREG_SCB1_TX_FIFO_WR
UART_BLE_SCB__UART_CTRL EQU CYREG_SCB1_UART_CTRL
UART_BLE_SCB__UART_FLOW_CTRL EQU CYREG_SCB1_UART_FLOW_CTRL
UART_BLE_SCB__UART_RX_CTRL EQU CYREG_SCB1_UART_RX_CTRL
UART_BLE_SCB__UART_RX_STATUS EQU CYREG_SCB1_UART_RX_STATUS
UART_BLE_SCB__UART_TX_CTRL EQU CYREG_SCB1_UART_TX_CTRL

; UART_BLE_SCBCLK
UART_BLE_SCBCLK__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL3
UART_BLE_SCBCLK__DIV_ID EQU 0x00000041
UART_BLE_SCBCLK__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL1
UART_BLE_SCBCLK__PA_DIV_ID EQU 0x000000FF

; UART_BLE_tx
UART_BLE_tx__0__DR EQU CYREG_GPIO_PRT3_DR
UART_BLE_tx__0__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
UART_BLE_tx__0__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
UART_BLE_tx__0__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
UART_BLE_tx__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
UART_BLE_tx__0__HSIOM_MASK EQU 0x000000F0
UART_BLE_tx__0__HSIOM_SHIFT EQU 4
UART_BLE_tx__0__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
UART_BLE_tx__0__INTR EQU CYREG_GPIO_PRT3_INTR
UART_BLE_tx__0__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
UART_BLE_tx__0__INTSTAT EQU CYREG_GPIO_PRT3_INTR
UART_BLE_tx__0__MASK EQU 0x02
UART_BLE_tx__0__OUT_SEL EQU CYREG_UDB_PA3_CFG10
UART_BLE_tx__0__OUT_SEL_SHIFT EQU 2
UART_BLE_tx__0__OUT_SEL_VAL EQU -1
UART_BLE_tx__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
UART_BLE_tx__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
UART_BLE_tx__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
UART_BLE_tx__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
UART_BLE_tx__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
UART_BLE_tx__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
UART_BLE_tx__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
UART_BLE_tx__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
UART_BLE_tx__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
UART_BLE_tx__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
UART_BLE_tx__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
UART_BLE_tx__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
UART_BLE_tx__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
UART_BLE_tx__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
UART_BLE_tx__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
UART_BLE_tx__0__PC EQU CYREG_GPIO_PRT3_PC
UART_BLE_tx__0__PC2 EQU CYREG_GPIO_PRT3_PC2
UART_BLE_tx__0__PORT EQU 3
UART_BLE_tx__0__PS EQU CYREG_GPIO_PRT3_PS
UART_BLE_tx__0__SHIFT EQU 1
UART_BLE_tx__DR EQU CYREG_GPIO_PRT3_DR
UART_BLE_tx__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
UART_BLE_tx__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
UART_BLE_tx__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
UART_BLE_tx__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
UART_BLE_tx__INTR EQU CYREG_GPIO_PRT3_INTR
UART_BLE_tx__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
UART_BLE_tx__INTSTAT EQU CYREG_GPIO_PRT3_INTR
UART_BLE_tx__MASK EQU 0x02
UART_BLE_tx__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
UART_BLE_tx__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
UART_BLE_tx__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
UART_BLE_tx__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
UART_BLE_tx__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
UART_BLE_tx__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
UART_BLE_tx__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
UART_BLE_tx__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
UART_BLE_tx__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
UART_BLE_tx__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
UART_BLE_tx__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
UART_BLE_tx__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
UART_BLE_tx__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
UART_BLE_tx__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
UART_BLE_tx__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
UART_BLE_tx__PC EQU CYREG_GPIO_PRT3_PC
UART_BLE_tx__PC2 EQU CYREG_GPIO_PRT3_PC2
UART_BLE_tx__PORT EQU 3
UART_BLE_tx__PS EQU CYREG_GPIO_PRT3_PS
UART_BLE_tx__SHIFT EQU 1

; UART_rx
UART_rx__0__DR EQU CYREG_GPIO_PRT7_DR
UART_rx__0__DR_CLR EQU CYREG_GPIO_PRT7_DR_CLR
UART_rx__0__DR_INV EQU CYREG_GPIO_PRT7_DR_INV
UART_rx__0__DR_SET EQU CYREG_GPIO_PRT7_DR_SET
UART_rx__0__HSIOM EQU CYREG_HSIOM_PORT_SEL7
UART_rx__0__HSIOM_MASK EQU 0x0000000F
UART_rx__0__HSIOM_SHIFT EQU 0
UART_rx__0__INTCFG EQU CYREG_GPIO_PRT7_INTR_CFG
UART_rx__0__INTR EQU CYREG_GPIO_PRT7_INTR
UART_rx__0__INTR_CFG EQU CYREG_GPIO_PRT7_INTR_CFG
UART_rx__0__INTSTAT EQU CYREG_GPIO_PRT7_INTR
UART_rx__0__MASK EQU 0x01
UART_rx__0__PC EQU CYREG_GPIO_PRT7_PC
UART_rx__0__PC2 EQU CYREG_GPIO_PRT7_PC2
UART_rx__0__PORT EQU 7
UART_rx__0__PS EQU CYREG_GPIO_PRT7_PS
UART_rx__0__SHIFT EQU 0
UART_rx__DR EQU CYREG_GPIO_PRT7_DR
UART_rx__DR_CLR EQU CYREG_GPIO_PRT7_DR_CLR
UART_rx__DR_INV EQU CYREG_GPIO_PRT7_DR_INV
UART_rx__DR_SET EQU CYREG_GPIO_PRT7_DR_SET
UART_rx__INTCFG EQU CYREG_GPIO_PRT7_INTR_CFG
UART_rx__INTR EQU CYREG_GPIO_PRT7_INTR
UART_rx__INTR_CFG EQU CYREG_GPIO_PRT7_INTR_CFG
UART_rx__INTSTAT EQU CYREG_GPIO_PRT7_INTR
UART_rx__MASK EQU 0x01
UART_rx__PC EQU CYREG_GPIO_PRT7_PC
UART_rx__PC2 EQU CYREG_GPIO_PRT7_PC2
UART_rx__PORT EQU 7
UART_rx__PS EQU CYREG_GPIO_PRT7_PS
UART_rx__SHIFT EQU 0

; UART_RX_ISR
UART_RX_ISR__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
UART_RX_ISR__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
UART_RX_ISR__INTC_MASK EQU 0x800
UART_RX_ISR__INTC_NUMBER EQU 11
UART_RX_ISR__INTC_PRIOR_MASK EQU 0xC0000000
UART_RX_ISR__INTC_PRIOR_NUM EQU 3
UART_RX_ISR__INTC_PRIOR_REG EQU CYREG_CM0_IPR2
UART_RX_ISR__INTC_SET_EN_REG EQU CYREG_CM0_ISER
UART_RX_ISR__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

; UART_SCB
UART_SCB__CTRL EQU CYREG_SCB3_CTRL
UART_SCB__EZ_DATA0 EQU CYREG_SCB3_EZ_DATA0
UART_SCB__EZ_DATA1 EQU CYREG_SCB3_EZ_DATA1
UART_SCB__EZ_DATA10 EQU CYREG_SCB3_EZ_DATA10
UART_SCB__EZ_DATA11 EQU CYREG_SCB3_EZ_DATA11
UART_SCB__EZ_DATA12 EQU CYREG_SCB3_EZ_DATA12
UART_SCB__EZ_DATA13 EQU CYREG_SCB3_EZ_DATA13
UART_SCB__EZ_DATA14 EQU CYREG_SCB3_EZ_DATA14
UART_SCB__EZ_DATA15 EQU CYREG_SCB3_EZ_DATA15
UART_SCB__EZ_DATA16 EQU CYREG_SCB3_EZ_DATA16
UART_SCB__EZ_DATA17 EQU CYREG_SCB3_EZ_DATA17
UART_SCB__EZ_DATA18 EQU CYREG_SCB3_EZ_DATA18
UART_SCB__EZ_DATA19 EQU CYREG_SCB3_EZ_DATA19
UART_SCB__EZ_DATA2 EQU CYREG_SCB3_EZ_DATA2
UART_SCB__EZ_DATA20 EQU CYREG_SCB3_EZ_DATA20
UART_SCB__EZ_DATA21 EQU CYREG_SCB3_EZ_DATA21
UART_SCB__EZ_DATA22 EQU CYREG_SCB3_EZ_DATA22
UART_SCB__EZ_DATA23 EQU CYREG_SCB3_EZ_DATA23
UART_SCB__EZ_DATA24 EQU CYREG_SCB3_EZ_DATA24
UART_SCB__EZ_DATA25 EQU CYREG_SCB3_EZ_DATA25
UART_SCB__EZ_DATA26 EQU CYREG_SCB3_EZ_DATA26
UART_SCB__EZ_DATA27 EQU CYREG_SCB3_EZ_DATA27
UART_SCB__EZ_DATA28 EQU CYREG_SCB3_EZ_DATA28
UART_SCB__EZ_DATA29 EQU CYREG_SCB3_EZ_DATA29
UART_SCB__EZ_DATA3 EQU CYREG_SCB3_EZ_DATA3
UART_SCB__EZ_DATA30 EQU CYREG_SCB3_EZ_DATA30
UART_SCB__EZ_DATA31 EQU CYREG_SCB3_EZ_DATA31
UART_SCB__EZ_DATA4 EQU CYREG_SCB3_EZ_DATA4
UART_SCB__EZ_DATA5 EQU CYREG_SCB3_EZ_DATA5
UART_SCB__EZ_DATA6 EQU CYREG_SCB3_EZ_DATA6
UART_SCB__EZ_DATA7 EQU CYREG_SCB3_EZ_DATA7
UART_SCB__EZ_DATA8 EQU CYREG_SCB3_EZ_DATA8
UART_SCB__EZ_DATA9 EQU CYREG_SCB3_EZ_DATA9
UART_SCB__I2C_CFG EQU CYREG_SCB3_I2C_CFG
UART_SCB__I2C_CTRL EQU CYREG_SCB3_I2C_CTRL
UART_SCB__I2C_M_CMD EQU CYREG_SCB3_I2C_M_CMD
UART_SCB__I2C_S_CMD EQU CYREG_SCB3_I2C_S_CMD
UART_SCB__I2C_STATUS EQU CYREG_SCB3_I2C_STATUS
UART_SCB__INTR_CAUSE EQU CYREG_SCB3_INTR_CAUSE
UART_SCB__INTR_I2C_EC EQU CYREG_SCB3_INTR_I2C_EC
UART_SCB__INTR_I2C_EC_MASK EQU CYREG_SCB3_INTR_I2C_EC_MASK
UART_SCB__INTR_I2C_EC_MASKED EQU CYREG_SCB3_INTR_I2C_EC_MASKED
UART_SCB__INTR_M EQU CYREG_SCB3_INTR_M
UART_SCB__INTR_M_MASK EQU CYREG_SCB3_INTR_M_MASK
UART_SCB__INTR_M_MASKED EQU CYREG_SCB3_INTR_M_MASKED
UART_SCB__INTR_M_SET EQU CYREG_SCB3_INTR_M_SET
UART_SCB__INTR_RX EQU CYREG_SCB3_INTR_RX
UART_SCB__INTR_RX_MASK EQU CYREG_SCB3_INTR_RX_MASK
UART_SCB__INTR_RX_MASKED EQU CYREG_SCB3_INTR_RX_MASKED
UART_SCB__INTR_RX_SET EQU CYREG_SCB3_INTR_RX_SET
UART_SCB__INTR_S EQU CYREG_SCB3_INTR_S
UART_SCB__INTR_S_MASK EQU CYREG_SCB3_INTR_S_MASK
UART_SCB__INTR_S_MASKED EQU CYREG_SCB3_INTR_S_MASKED
UART_SCB__INTR_S_SET EQU CYREG_SCB3_INTR_S_SET
UART_SCB__INTR_SPI_EC EQU CYREG_SCB3_INTR_SPI_EC
UART_SCB__INTR_SPI_EC_MASK EQU CYREG_SCB3_INTR_SPI_EC_MASK
UART_SCB__INTR_SPI_EC_MASKED EQU CYREG_SCB3_INTR_SPI_EC_MASKED
UART_SCB__INTR_TX EQU CYREG_SCB3_INTR_TX
UART_SCB__INTR_TX_MASK EQU CYREG_SCB3_INTR_TX_MASK
UART_SCB__INTR_TX_MASKED EQU CYREG_SCB3_INTR_TX_MASKED
UART_SCB__INTR_TX_SET EQU CYREG_SCB3_INTR_TX_SET
UART_SCB__RX_CTRL EQU CYREG_SCB3_RX_CTRL
UART_SCB__RX_FIFO_CTRL EQU CYREG_SCB3_RX_FIFO_CTRL
UART_SCB__RX_FIFO_RD EQU CYREG_SCB3_RX_FIFO_RD
UART_SCB__RX_FIFO_RD_SILENT EQU CYREG_SCB3_RX_FIFO_RD_SILENT
UART_SCB__RX_FIFO_STATUS EQU CYREG_SCB3_RX_FIFO_STATUS
UART_SCB__RX_MATCH EQU CYREG_SCB3_RX_MATCH
UART_SCB__SPI_CTRL EQU CYREG_SCB3_SPI_CTRL
UART_SCB__SPI_STATUS EQU CYREG_SCB3_SPI_STATUS
UART_SCB__SS0_POSISTION EQU 0
UART_SCB__SS1_POSISTION EQU 1
UART_SCB__SS2_POSISTION EQU 2
UART_SCB__SS3_POSISTION EQU 3
UART_SCB__STATUS EQU CYREG_SCB3_STATUS
UART_SCB__TX_CTRL EQU CYREG_SCB3_TX_CTRL
UART_SCB__TX_FIFO_CTRL EQU CYREG_SCB3_TX_FIFO_CTRL
UART_SCB__TX_FIFO_STATUS EQU CYREG_SCB3_TX_FIFO_STATUS
UART_SCB__TX_FIFO_WR EQU CYREG_SCB3_TX_FIFO_WR
UART_SCB__UART_CTRL EQU CYREG_SCB3_UART_CTRL
UART_SCB__UART_FLOW_CTRL EQU CYREG_SCB3_UART_FLOW_CTRL
UART_SCB__UART_RX_CTRL EQU CYREG_SCB3_UART_RX_CTRL
UART_SCB__UART_RX_STATUS EQU CYREG_SCB3_UART_RX_STATUS
UART_SCB__UART_TX_CTRL EQU CYREG_SCB3_UART_TX_CTRL

; UART_SCBCLK
UART_SCBCLK__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL5
UART_SCBCLK__DIV_ID EQU 0x00000040
UART_SCBCLK__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL0
UART_SCBCLK__PA_DIV_ID EQU 0x000000FF

; UART_tx
UART_tx__0__DR EQU CYREG_GPIO_PRT7_DR
UART_tx__0__DR_CLR EQU CYREG_GPIO_PRT7_DR_CLR
UART_tx__0__DR_INV EQU CYREG_GPIO_PRT7_DR_INV
UART_tx__0__DR_SET EQU CYREG_GPIO_PRT7_DR_SET
UART_tx__0__HSIOM EQU CYREG_HSIOM_PORT_SEL7
UART_tx__0__HSIOM_MASK EQU 0x000000F0
UART_tx__0__HSIOM_SHIFT EQU 4
UART_tx__0__INTCFG EQU CYREG_GPIO_PRT7_INTR_CFG
UART_tx__0__INTR EQU CYREG_GPIO_PRT7_INTR
UART_tx__0__INTR_CFG EQU CYREG_GPIO_PRT7_INTR_CFG
UART_tx__0__INTSTAT EQU CYREG_GPIO_PRT7_INTR
UART_tx__0__MASK EQU 0x02
UART_tx__0__PC EQU CYREG_GPIO_PRT7_PC
UART_tx__0__PC2 EQU CYREG_GPIO_PRT7_PC2
UART_tx__0__PORT EQU 7
UART_tx__0__PS EQU CYREG_GPIO_PRT7_PS
UART_tx__0__SHIFT EQU 1
UART_tx__DR EQU CYREG_GPIO_PRT7_DR
UART_tx__DR_CLR EQU CYREG_GPIO_PRT7_DR_CLR
UART_tx__DR_INV EQU CYREG_GPIO_PRT7_DR_INV
UART_tx__DR_SET EQU CYREG_GPIO_PRT7_DR_SET
UART_tx__INTCFG EQU CYREG_GPIO_PRT7_INTR_CFG
UART_tx__INTR EQU CYREG_GPIO_PRT7_INTR
UART_tx__INTR_CFG EQU CYREG_GPIO_PRT7_INTR_CFG
UART_tx__INTSTAT EQU CYREG_GPIO_PRT7_INTR
UART_tx__MASK EQU 0x02
UART_tx__PC EQU CYREG_GPIO_PRT7_PC
UART_tx__PC2 EQU CYREG_GPIO_PRT7_PC2
UART_tx__PORT EQU 7
UART_tx__PS EQU CYREG_GPIO_PRT7_PS
UART_tx__SHIFT EQU 1

; Timer_cy_m0s8_tcpwm_1
Timer_cy_m0s8_tcpwm_1__CC EQU CYREG_TCPWM_CNT0_CC
Timer_cy_m0s8_tcpwm_1__CC_BUFF EQU CYREG_TCPWM_CNT0_CC_BUFF
Timer_cy_m0s8_tcpwm_1__COUNTER EQU CYREG_TCPWM_CNT0_COUNTER
Timer_cy_m0s8_tcpwm_1__CTRL EQU CYREG_TCPWM_CNT0_CTRL
Timer_cy_m0s8_tcpwm_1__INTR EQU CYREG_TCPWM_CNT0_INTR
Timer_cy_m0s8_tcpwm_1__INTR_MASK EQU CYREG_TCPWM_CNT0_INTR_MASK
Timer_cy_m0s8_tcpwm_1__INTR_MASKED EQU CYREG_TCPWM_CNT0_INTR_MASKED
Timer_cy_m0s8_tcpwm_1__INTR_SET EQU CYREG_TCPWM_CNT0_INTR_SET
Timer_cy_m0s8_tcpwm_1__PERIOD EQU CYREG_TCPWM_CNT0_PERIOD
Timer_cy_m0s8_tcpwm_1__PERIOD_BUFF EQU CYREG_TCPWM_CNT0_PERIOD_BUFF
Timer_cy_m0s8_tcpwm_1__STATUS EQU CYREG_TCPWM_CNT0_STATUS
Timer_cy_m0s8_tcpwm_1__TCPWM_CMD EQU CYREG_TCPWM_CMD
Timer_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK EQU 0x01
Timer_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT EQU 0
Timer_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK EQU 0x100
Timer_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT EQU 8
Timer_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK EQU 0x1000000
Timer_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT EQU 24
Timer_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK EQU 0x10000
Timer_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT EQU 16
Timer_cy_m0s8_tcpwm_1__TCPWM_CTRL EQU CYREG_TCPWM_CTRL
Timer_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK EQU 0x01
Timer_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT EQU 0
Timer_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE EQU CYREG_TCPWM_INTR_CAUSE
Timer_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK EQU 0x01
Timer_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT EQU 0
Timer_cy_m0s8_tcpwm_1__TCPWM_NUMBER EQU 0
Timer_cy_m0s8_tcpwm_1__TR_CTRL0 EQU CYREG_TCPWM_CNT0_TR_CTRL0
Timer_cy_m0s8_tcpwm_1__TR_CTRL1 EQU CYREG_TCPWM_CNT0_TR_CTRL1
Timer_cy_m0s8_tcpwm_1__TR_CTRL2 EQU CYREG_TCPWM_CNT0_TR_CTRL2

; Timer_ISR
Timer_ISR__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
Timer_ISR__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
Timer_ISR__INTC_MASK EQU 0x80000
Timer_ISR__INTC_NUMBER EQU 19
Timer_ISR__INTC_PRIOR_MASK EQU 0xC0000000
Timer_ISR__INTC_PRIOR_NUM EQU 3
Timer_ISR__INTC_PRIOR_REG EQU CYREG_CM0_IPR4
Timer_ISR__INTC_SET_EN_REG EQU CYREG_CM0_ISER
Timer_ISR__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

; Clock_1
Clock_1__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL11
Clock_1__DIV_ID EQU 0x00000042
Clock_1__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL2
Clock_1__PA_DIV_ID EQU 0x000000FF

; Measure_When_Low
Measure_When_Low_Sync_ctrl_reg__0__MASK EQU 0x01
Measure_When_Low_Sync_ctrl_reg__0__POS EQU 0
Measure_When_Low_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL0
Measure_When_Low_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_UDB_W16_CTL0
Measure_When_Low_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_UDB_W16_CTL0
Measure_When_Low_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_UDB_W16_CTL0
Measure_When_Low_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_UDB_W16_CTL0
Measure_When_Low_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_UDB_W16_MSK0
Measure_When_Low_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_UDB_W16_MSK0
Measure_When_Low_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_UDB_W16_MSK0
Measure_When_Low_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_UDB_W16_MSK0
Measure_When_Low_Sync_ctrl_reg__32BIT_CONTROL_AUX_CTL_REG EQU CYREG_UDB_W32_ACTL
Measure_When_Low_Sync_ctrl_reg__32BIT_CONTROL_REG EQU CYREG_UDB_W32_CTL
Measure_When_Low_Sync_ctrl_reg__32BIT_COUNT_REG EQU CYREG_UDB_W32_CTL
Measure_When_Low_Sync_ctrl_reg__32BIT_PERIOD_REG EQU CYREG_UDB_W32_MSK
Measure_When_Low_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL0
Measure_When_Low_Sync_ctrl_reg__CONTROL_REG EQU CYREG_UDB_W8_CTL0
Measure_When_Low_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_UDB_CAT16_CTL_ST0
Measure_When_Low_Sync_ctrl_reg__COUNT_REG EQU CYREG_UDB_W8_CTL0
Measure_When_Low_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_UDB_CAT16_CTL_ST0
Measure_When_Low_Sync_ctrl_reg__MASK EQU 0x01
Measure_When_Low_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK0
Measure_When_Low_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK0
Measure_When_Low_Sync_ctrl_reg__PERIOD_REG EQU CYREG_UDB_W8_MSK0

; Miscellaneous
CYDEV_BCLK__HFCLK__HZ EQU 48000000
CYDEV_BCLK__HFCLK__KHZ EQU 48000
CYDEV_BCLK__HFCLK__MHZ EQU 48
CYDEV_BCLK__SYSCLK__HZ EQU 48000000
CYDEV_BCLK__SYSCLK__KHZ EQU 48000
CYDEV_BCLK__SYSCLK__MHZ EQU 48
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PANTHER EQU 18
CYDEV_CHIP_DIE_PSOC4A EQU 10
CYDEV_CHIP_DIE_PSOC5LP EQU 17
CYDEV_CHIP_DIE_TMA4 EQU 2
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC4
CYDEV_CHIP_JTAG_ID EQU 0x112D11A1
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 10
CYDEV_CHIP_MEMBER_4C EQU 15
CYDEV_CHIP_MEMBER_4D EQU 6
CYDEV_CHIP_MEMBER_4E EQU 4
CYDEV_CHIP_MEMBER_4F EQU 11
CYDEV_CHIP_MEMBER_4G EQU 2
CYDEV_CHIP_MEMBER_4H EQU 9
CYDEV_CHIP_MEMBER_4I EQU 14
CYDEV_CHIP_MEMBER_4J EQU 7
CYDEV_CHIP_MEMBER_4K EQU 8
CYDEV_CHIP_MEMBER_4L EQU 13
CYDEV_CHIP_MEMBER_4M EQU 12
CYDEV_CHIP_MEMBER_4N EQU 5
CYDEV_CHIP_MEMBER_4U EQU 3
CYDEV_CHIP_MEMBER_5A EQU 17
CYDEV_CHIP_MEMBER_5B EQU 16
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_4M
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PANTHER_ES0 EQU 0
CYDEV_CHIP_REV_PANTHER_ES1 EQU 1
CYDEV_CHIP_REV_PANTHER_PRODUCTION EQU 1
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4C_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_4M_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_READ_ACCELERATOR EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_PROTECT_KILL EQU 4
CYDEV_DEBUG_PROTECT_OPEN EQU 1
CYDEV_DEBUG_PROTECT EQU CYDEV_DEBUG_PROTECT_OPEN
CYDEV_DEBUG_PROTECT_PROTECTED EQU 2
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DFT_SELECT_CLK0 EQU 10
CYDEV_DFT_SELECT_CLK1 EQU 11
CYDEV_DMA_CHANNELS_AVAILABLE EQU 8
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_IMO_TRIMMED_BY_USB EQU 0
CYDEV_IMO_TRIMMED_BY_WCO EQU 0
CYDEV_INTR_NUMBER_DMA EQU 13
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 1
CYDEV_VDDA_MV EQU 3300
CYDEV_VDDD_MV EQU 3300
CYDEV_VDDIO_MV EQU 3300
CYDEV_WDT_GENERATE_ISR EQU 1
CYIPBLOCK_m0s8can_VERSION EQU 1
CYIPBLOCK_m0s8cpussv2_VERSION EQU 1
CYIPBLOCK_m0s8csd_VERSION EQU 1
CYIPBLOCK_m0s8ioss_VERSION EQU 1
CYIPBLOCK_m0s8lcd_VERSION EQU 2
CYIPBLOCK_m0s8lpcomp_VERSION EQU 2
CYIPBLOCK_m0s8peri_VERSION EQU 1
CYIPBLOCK_m0s8scb_VERSION EQU 2
CYIPBLOCK_m0s8srssv2_VERSION EQU 1
CYIPBLOCK_m0s8tcpwm_VERSION EQU 2
CYIPBLOCK_m0s8udbif_VERSION EQU 1
CYIPBLOCK_m0s8wco_VERSION EQU 1
CYIPBLOCK_s8pass4al_VERSION EQU 1
DMA_CHANNELS_USED__MASK EQU 0
CYDEV_BOOTLOADER_ENABLE EQU 0
    ENDIF
    END
