{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1727506450850 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1727506450850 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Sep 28 12:24:10 2024 " "Processing started: Sat Sep 28 12:24:10 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1727506450850 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727506450850 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off t1a_fs_pwm -c t1a_fs_pwm " "Command: quartus_map --read_settings_files=on --write_settings_files=off t1a_fs_pwm -c t1a_fs_pwm" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727506450850 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1727506450945 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1727506450945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/t1a_fs_pwm_bdf.v 1 1 " "Found 1 design units, including 1 entities, in source file code/t1a_fs_pwm_bdf.v" { { "Info" "ISGN_ENTITY_NAME" "1 t1a_fs_pwm_bdf " "Found entity 1: t1a_fs_pwm_bdf" {  } { { "code/t1a_fs_pwm_bdf.v" "" { Text "/home/eyantra/Documents/t1a_fs_pwm/code/t1a_fs_pwm_bdf.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727506454806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727506454806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/pwm_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file code/pwm_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 pwm_generator " "Found entity 1: pwm_generator" {  } { { "code/pwm_generator.v" "" { Text "/home/eyantra/Documents/t1a_fs_pwm/code/pwm_generator.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727506454807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727506454807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/frequency_scaler.v 1 1 " "Found 1 design units, including 1 entities, in source file code/frequency_scaler.v" { { "Info" "ISGN_ENTITY_NAME" "1 frequency_scaler " "Found entity 1: frequency_scaler" {  } { { "code/frequency_scaler.v" "" { Text "/home/eyantra/Documents/t1a_fs_pwm/code/frequency_scaler.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727506454807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727506454807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/t1a_fs_pwm.bdf 1 1 " "Found 1 design units, including 1 entities, in source file code/t1a_fs_pwm.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 t1a_fs_pwm " "Found entity 1: t1a_fs_pwm" {  } { { "code/t1a_fs_pwm.bdf" "" { Schematic "/home/eyantra/Documents/t1a_fs_pwm/code/t1a_fs_pwm.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727506454807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727506454807 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "t1a_fs_pwm_bdf " "Elaborating entity \"t1a_fs_pwm_bdf\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1727506454828 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frequency_scaler frequency_scaler:b2v_inst " "Elaborating entity \"frequency_scaler\" for hierarchy \"frequency_scaler:b2v_inst\"" {  } { { "code/t1a_fs_pwm_bdf.v" "b2v_inst" { Text "/home/eyantra/Documents/t1a_fs_pwm/code/t1a_fs_pwm_bdf.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727506454831 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pwm_generator pwm_generator:b2v_inst1 " "Elaborating entity \"pwm_generator\" for hierarchy \"pwm_generator:b2v_inst1\"" {  } { { "code/t1a_fs_pwm_bdf.v" "b2v_inst1" { Text "/home/eyantra/Documents/t1a_fs_pwm/code/t1a_fs_pwm_bdf.v" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727506454833 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 pwm_generator.v(42) " "Verilog HDL assignment warning at pwm_generator.v(42): truncated value with size 32 to match size of target (2)" {  } { { "code/pwm_generator.v" "" { Text "/home/eyantra/Documents/t1a_fs_pwm/code/pwm_generator.v" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1727506454833 "|t1a_fs_pwm_bdf|pwm_generator:b2v_inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 pwm_generator.v(62) " "Verilog HDL assignment warning at pwm_generator.v(62): truncated value with size 32 to match size of target (5)" {  } { { "code/pwm_generator.v" "" { Text "/home/eyantra/Documents/t1a_fs_pwm/code/pwm_generator.v" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1727506454833 "|t1a_fs_pwm_bdf|pwm_generator:b2v_inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 pwm_generator.v(67) " "Verilog HDL assignment warning at pwm_generator.v(67): truncated value with size 32 to match size of target (7)" {  } { { "code/pwm_generator.v" "" { Text "/home/eyantra/Documents/t1a_fs_pwm/code/pwm_generator.v" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1727506454833 "|t1a_fs_pwm_bdf|pwm_generator:b2v_inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 pwm_generator.v(68) " "Verilog HDL assignment warning at pwm_generator.v(68): truncated value with size 32 to match size of target (10)" {  } { { "code/pwm_generator.v" "" { Text "/home/eyantra/Documents/t1a_fs_pwm/code/pwm_generator.v" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1727506454833 "|t1a_fs_pwm_bdf|pwm_generator:b2v_inst1"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1727506455194 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1727506455536 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727506455536 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "56 " "Implemented 56 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1727506455551 ""} { "Info" "ICUT_CUT_TM_OPINS" "3 " "Implemented 3 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1727506455551 ""} { "Info" "ICUT_CUT_TM_LCELLS" "48 " "Implemented 48 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1727506455551 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1727506455551 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "496 " "Peak virtual memory: 496 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1727506455556 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Sep 28 12:24:15 2024 " "Processing ended: Sat Sep 28 12:24:15 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1727506455556 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1727506455556 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1727506455556 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1727506455556 ""}
