extDirs ".v"
libDirs ""
libFiles ""
langName "Verilog"
libName ""
viewName "module"
