{
  "module_name": "mme3_rtr_regs.h",
  "hash_id": "4e7ddff483d01e06cbbace3ec828f7c9cf7705922fe2c2aba1763b3e9f647761",
  "original_prompt": "Ingested from linux-6.6.14/drivers/accel/habanalabs/include/goya/asic_reg/mme3_rtr_regs.h",
  "human_readable_source": " \n\n \n\n#ifndef ASIC_REG_MME3_RTR_REGS_H_\n#define ASIC_REG_MME3_RTR_REGS_H_\n\n \n\n#define mmMME3_RTR_HBW_RD_RQ_E_ARB                                   0xC0100\n\n#define mmMME3_RTR_HBW_RD_RQ_W_ARB                                   0xC0104\n\n#define mmMME3_RTR_HBW_RD_RQ_N_ARB                                   0xC0108\n\n#define mmMME3_RTR_HBW_RD_RQ_S_ARB                                   0xC010C\n\n#define mmMME3_RTR_HBW_RD_RQ_L_ARB                                   0xC0110\n\n#define mmMME3_RTR_HBW_E_ARB_MAX                                     0xC0120\n\n#define mmMME3_RTR_HBW_W_ARB_MAX                                     0xC0124\n\n#define mmMME3_RTR_HBW_N_ARB_MAX                                     0xC0128\n\n#define mmMME3_RTR_HBW_S_ARB_MAX                                     0xC012C\n\n#define mmMME3_RTR_HBW_L_ARB_MAX                                     0xC0130\n\n#define mmMME3_RTR_HBW_RD_RS_MAX_CREDIT                              0xC0140\n\n#define mmMME3_RTR_HBW_WR_RQ_MAX_CREDIT                              0xC0144\n\n#define mmMME3_RTR_HBW_RD_RQ_MAX_CREDIT                              0xC0148\n\n#define mmMME3_RTR_HBW_RD_RS_E_ARB                                   0xC0150\n\n#define mmMME3_RTR_HBW_RD_RS_W_ARB                                   0xC0154\n\n#define mmMME3_RTR_HBW_RD_RS_N_ARB                                   0xC0158\n\n#define mmMME3_RTR_HBW_RD_RS_S_ARB                                   0xC015C\n\n#define mmMME3_RTR_HBW_RD_RS_L_ARB                                   0xC0160\n\n#define mmMME3_RTR_HBW_WR_RQ_E_ARB                                   0xC0170\n\n#define mmMME3_RTR_HBW_WR_RQ_W_ARB                                   0xC0174\n\n#define mmMME3_RTR_HBW_WR_RQ_N_ARB                                   0xC0178\n\n#define mmMME3_RTR_HBW_WR_RQ_S_ARB                                   0xC017C\n\n#define mmMME3_RTR_HBW_WR_RQ_L_ARB                                   0xC0180\n\n#define mmMME3_RTR_HBW_WR_RS_E_ARB                                   0xC0190\n\n#define mmMME3_RTR_HBW_WR_RS_W_ARB                                   0xC0194\n\n#define mmMME3_RTR_HBW_WR_RS_N_ARB                                   0xC0198\n\n#define mmMME3_RTR_HBW_WR_RS_S_ARB                                   0xC019C\n\n#define mmMME3_RTR_HBW_WR_RS_L_ARB                                   0xC01A0\n\n#define mmMME3_RTR_LBW_RD_RQ_E_ARB                                   0xC0200\n\n#define mmMME3_RTR_LBW_RD_RQ_W_ARB                                   0xC0204\n\n#define mmMME3_RTR_LBW_RD_RQ_N_ARB                                   0xC0208\n\n#define mmMME3_RTR_LBW_RD_RQ_S_ARB                                   0xC020C\n\n#define mmMME3_RTR_LBW_RD_RQ_L_ARB                                   0xC0210\n\n#define mmMME3_RTR_LBW_E_ARB_MAX                                     0xC0220\n\n#define mmMME3_RTR_LBW_W_ARB_MAX                                     0xC0224\n\n#define mmMME3_RTR_LBW_N_ARB_MAX                                     0xC0228\n\n#define mmMME3_RTR_LBW_S_ARB_MAX                                     0xC022C\n\n#define mmMME3_RTR_LBW_L_ARB_MAX                                     0xC0230\n\n#define mmMME3_RTR_LBW_SRAM_MAX_CREDIT                               0xC0240\n\n#define mmMME3_RTR_LBW_RD_RS_E_ARB                                   0xC0250\n\n#define mmMME3_RTR_LBW_RD_RS_W_ARB                                   0xC0254\n\n#define mmMME3_RTR_LBW_RD_RS_N_ARB                                   0xC0258\n\n#define mmMME3_RTR_LBW_RD_RS_S_ARB                                   0xC025C\n\n#define mmMME3_RTR_LBW_RD_RS_L_ARB                                   0xC0260\n\n#define mmMME3_RTR_LBW_WR_RQ_E_ARB                                   0xC0270\n\n#define mmMME3_RTR_LBW_WR_RQ_W_ARB                                   0xC0274\n\n#define mmMME3_RTR_LBW_WR_RQ_N_ARB                                   0xC0278\n\n#define mmMME3_RTR_LBW_WR_RQ_S_ARB                                   0xC027C\n\n#define mmMME3_RTR_LBW_WR_RQ_L_ARB                                   0xC0280\n\n#define mmMME3_RTR_LBW_WR_RS_E_ARB                                   0xC0290\n\n#define mmMME3_RTR_LBW_WR_RS_W_ARB                                   0xC0294\n\n#define mmMME3_RTR_LBW_WR_RS_N_ARB                                   0xC0298\n\n#define mmMME3_RTR_LBW_WR_RS_S_ARB                                   0xC029C\n\n#define mmMME3_RTR_LBW_WR_RS_L_ARB                                   0xC02A0\n\n#define mmMME3_RTR_DBG_E_ARB                                         0xC0300\n\n#define mmMME3_RTR_DBG_W_ARB                                         0xC0304\n\n#define mmMME3_RTR_DBG_N_ARB                                         0xC0308\n\n#define mmMME3_RTR_DBG_S_ARB                                         0xC030C\n\n#define mmMME3_RTR_DBG_L_ARB                                         0xC0310\n\n#define mmMME3_RTR_DBG_E_ARB_MAX                                     0xC0320\n\n#define mmMME3_RTR_DBG_W_ARB_MAX                                     0xC0324\n\n#define mmMME3_RTR_DBG_N_ARB_MAX                                     0xC0328\n\n#define mmMME3_RTR_DBG_S_ARB_MAX                                     0xC032C\n\n#define mmMME3_RTR_DBG_L_ARB_MAX                                     0xC0330\n\n#define mmMME3_RTR_SPLIT_COEF_0                                      0xC0400\n\n#define mmMME3_RTR_SPLIT_COEF_1                                      0xC0404\n\n#define mmMME3_RTR_SPLIT_COEF_2                                      0xC0408\n\n#define mmMME3_RTR_SPLIT_COEF_3                                      0xC040C\n\n#define mmMME3_RTR_SPLIT_COEF_4                                      0xC0410\n\n#define mmMME3_RTR_SPLIT_COEF_5                                      0xC0414\n\n#define mmMME3_RTR_SPLIT_COEF_6                                      0xC0418\n\n#define mmMME3_RTR_SPLIT_COEF_7                                      0xC041C\n\n#define mmMME3_RTR_SPLIT_COEF_8                                      0xC0420\n\n#define mmMME3_RTR_SPLIT_COEF_9                                      0xC0424\n\n#define mmMME3_RTR_SPLIT_CFG                                         0xC0440\n\n#define mmMME3_RTR_SPLIT_RD_SAT                                      0xC0444\n\n#define mmMME3_RTR_SPLIT_RD_RST_TOKEN                                0xC0448\n\n#define mmMME3_RTR_SPLIT_RD_TIMEOUT_0                                0xC044C\n\n#define mmMME3_RTR_SPLIT_RD_TIMEOUT_1                                0xC0450\n\n#define mmMME3_RTR_SPLIT_WR_SAT                                      0xC0454\n\n#define mmMME3_RTR_WPLIT_WR_TST_TOLEN                                0xC0458\n\n#define mmMME3_RTR_SPLIT_WR_TIMEOUT_0                                0xC045C\n\n#define mmMME3_RTR_SPLIT_WR_TIMEOUT_1                                0xC0460\n\n#define mmMME3_RTR_HBW_RANGE_HIT                                     0xC0470\n\n#define mmMME3_RTR_HBW_RANGE_MASK_L_0                                0xC0480\n\n#define mmMME3_RTR_HBW_RANGE_MASK_L_1                                0xC0484\n\n#define mmMME3_RTR_HBW_RANGE_MASK_L_2                                0xC0488\n\n#define mmMME3_RTR_HBW_RANGE_MASK_L_3                                0xC048C\n\n#define mmMME3_RTR_HBW_RANGE_MASK_L_4                                0xC0490\n\n#define mmMME3_RTR_HBW_RANGE_MASK_L_5                                0xC0494\n\n#define mmMME3_RTR_HBW_RANGE_MASK_L_6                                0xC0498\n\n#define mmMME3_RTR_HBW_RANGE_MASK_L_7                                0xC049C\n\n#define mmMME3_RTR_HBW_RANGE_MASK_H_0                                0xC04A0\n\n#define mmMME3_RTR_HBW_RANGE_MASK_H_1                                0xC04A4\n\n#define mmMME3_RTR_HBW_RANGE_MASK_H_2                                0xC04A8\n\n#define mmMME3_RTR_HBW_RANGE_MASK_H_3                                0xC04AC\n\n#define mmMME3_RTR_HBW_RANGE_MASK_H_4                                0xC04B0\n\n#define mmMME3_RTR_HBW_RANGE_MASK_H_5                                0xC04B4\n\n#define mmMME3_RTR_HBW_RANGE_MASK_H_6                                0xC04B8\n\n#define mmMME3_RTR_HBW_RANGE_MASK_H_7                                0xC04BC\n\n#define mmMME3_RTR_HBW_RANGE_BASE_L_0                                0xC04C0\n\n#define mmMME3_RTR_HBW_RANGE_BASE_L_1                                0xC04C4\n\n#define mmMME3_RTR_HBW_RANGE_BASE_L_2                                0xC04C8\n\n#define mmMME3_RTR_HBW_RANGE_BASE_L_3                                0xC04CC\n\n#define mmMME3_RTR_HBW_RANGE_BASE_L_4                                0xC04D0\n\n#define mmMME3_RTR_HBW_RANGE_BASE_L_5                                0xC04D4\n\n#define mmMME3_RTR_HBW_RANGE_BASE_L_6                                0xC04D8\n\n#define mmMME3_RTR_HBW_RANGE_BASE_L_7                                0xC04DC\n\n#define mmMME3_RTR_HBW_RANGE_BASE_H_0                                0xC04E0\n\n#define mmMME3_RTR_HBW_RANGE_BASE_H_1                                0xC04E4\n\n#define mmMME3_RTR_HBW_RANGE_BASE_H_2                                0xC04E8\n\n#define mmMME3_RTR_HBW_RANGE_BASE_H_3                                0xC04EC\n\n#define mmMME3_RTR_HBW_RANGE_BASE_H_4                                0xC04F0\n\n#define mmMME3_RTR_HBW_RANGE_BASE_H_5                                0xC04F4\n\n#define mmMME3_RTR_HBW_RANGE_BASE_H_6                                0xC04F8\n\n#define mmMME3_RTR_HBW_RANGE_BASE_H_7                                0xC04FC\n\n#define mmMME3_RTR_LBW_RANGE_HIT                                     0xC0500\n\n#define mmMME3_RTR_LBW_RANGE_MASK_0                                  0xC0510\n\n#define mmMME3_RTR_LBW_RANGE_MASK_1                                  0xC0514\n\n#define mmMME3_RTR_LBW_RANGE_MASK_2                                  0xC0518\n\n#define mmMME3_RTR_LBW_RANGE_MASK_3                                  0xC051C\n\n#define mmMME3_RTR_LBW_RANGE_MASK_4                                  0xC0520\n\n#define mmMME3_RTR_LBW_RANGE_MASK_5                                  0xC0524\n\n#define mmMME3_RTR_LBW_RANGE_MASK_6                                  0xC0528\n\n#define mmMME3_RTR_LBW_RANGE_MASK_7                                  0xC052C\n\n#define mmMME3_RTR_LBW_RANGE_MASK_8                                  0xC0530\n\n#define mmMME3_RTR_LBW_RANGE_MASK_9                                  0xC0534\n\n#define mmMME3_RTR_LBW_RANGE_MASK_10                                 0xC0538\n\n#define mmMME3_RTR_LBW_RANGE_MASK_11                                 0xC053C\n\n#define mmMME3_RTR_LBW_RANGE_MASK_12                                 0xC0540\n\n#define mmMME3_RTR_LBW_RANGE_MASK_13                                 0xC0544\n\n#define mmMME3_RTR_LBW_RANGE_MASK_14                                 0xC0548\n\n#define mmMME3_RTR_LBW_RANGE_MASK_15                                 0xC054C\n\n#define mmMME3_RTR_LBW_RANGE_BASE_0                                  0xC0550\n\n#define mmMME3_RTR_LBW_RANGE_BASE_1                                  0xC0554\n\n#define mmMME3_RTR_LBW_RANGE_BASE_2                                  0xC0558\n\n#define mmMME3_RTR_LBW_RANGE_BASE_3                                  0xC055C\n\n#define mmMME3_RTR_LBW_RANGE_BASE_4                                  0xC0560\n\n#define mmMME3_RTR_LBW_RANGE_BASE_5                                  0xC0564\n\n#define mmMME3_RTR_LBW_RANGE_BASE_6                                  0xC0568\n\n#define mmMME3_RTR_LBW_RANGE_BASE_7                                  0xC056C\n\n#define mmMME3_RTR_LBW_RANGE_BASE_8                                  0xC0570\n\n#define mmMME3_RTR_LBW_RANGE_BASE_9                                  0xC0574\n\n#define mmMME3_RTR_LBW_RANGE_BASE_10                                 0xC0578\n\n#define mmMME3_RTR_LBW_RANGE_BASE_11                                 0xC057C\n\n#define mmMME3_RTR_LBW_RANGE_BASE_12                                 0xC0580\n\n#define mmMME3_RTR_LBW_RANGE_BASE_13                                 0xC0584\n\n#define mmMME3_RTR_LBW_RANGE_BASE_14                                 0xC0588\n\n#define mmMME3_RTR_LBW_RANGE_BASE_15                                 0xC058C\n\n#define mmMME3_RTR_RGLTR                                             0xC0590\n\n#define mmMME3_RTR_RGLTR_WR_RESULT                                   0xC0594\n\n#define mmMME3_RTR_RGLTR_RD_RESULT                                   0xC0598\n\n#define mmMME3_RTR_SCRAMB_EN                                         0xC0600\n\n#define mmMME3_RTR_NON_LIN_SCRAMB                                    0xC0604\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}