Info: Starting: Create testbench Platform Designer system
Info: /home/vboxuser/dj_driver/hw/dj/testbench/dj.ipx
Info: qsys-generate /home/vboxuser/dj_driver/hw/dj.qsys --testbench=STANDARD --output-directory=/home/vboxuser/dj_driver/hw --family="Cyclone V" --part=5CEBA2F17A7
Progress: Loading hw/dj.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 23.1]
Progress: Parameterizing module clk_0
Progress: Adding sc_fifo_0 [altera_avalon_sc_fifo 23.1]
Progress: Parameterizing module sc_fifo_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Warning: dj.sc_fifo_0: sc_fifo_0.csr must be connected to an Avalon-MM master
Info: qsys-generate succeeded.
Info: Loading IP catalog for testbench.
Progress: 
Progress: 
Progress: 
Progress: (2) searching /home/vboxuser/intelFPGA_lite/23.1std/quartus/sopc_builder/bin/root_components.ipx (ipx file)
Info: Reading index /home/vboxuser/intelFPGA_lite/23.1std/quartus/sopc_builder/bin/root_components.ipx
Info: /home/vboxuser/intelFPGA_lite/23.1std/quartus/sopc_builder/bin/root_components.ipx: Loading now from components.ipx
Info: Reading index /home/vboxuser/intelFPGA_lite/23.1std/quartus/sopc_builder/bin/ip_component_categories.ipx
Info: /home/vboxuser/intelFPGA_lite/23.1std/quartus/sopc_builder/bin/ip_component_categories.ipx described 0 plugins, 0 paths, in 0.00 seconds
Info: /home/vboxuser/intelFPGA_lite/23.1std/quartus/sopc_builder/bin/ip_component_categories.ipx matched 1 files in 0.21 seconds
Info: /home/vboxuser/dj_driver/hw/dj/testbench/ip/**/* matched 0 files in 0.00 seconds
Info: Reading index /home/vboxuser/dj_driver/hw/dj/testbench/dj.ipx
Progress: Loading hw/dj.qsys
Info: /home/vboxuser/dj_driver/hw/* matched 4 files in 0.00 seconds
Info: /home/vboxuser/dj_driver/hw/ip/**/* matched 0 files in 0.00 seconds
Info: /home/vboxuser/dj_driver/hw/*/* matched 10 files in 0.00 seconds
Info: /home/vboxuser/dj_driver/hw/dj/testbench/dj.ipx described 0 plugins, 3 paths, in 0.00 seconds
Info: /home/vboxuser/dj_driver/hw/dj/testbench/* matched 4 files in 0.00 seconds
Info: /home/vboxuser/dj_driver/hw/dj/testbench/*/* matched 0 files in 0.00 seconds
Info: /home/vboxuser/.altera.quartus/ip/23.1/**/* matched 0 files in 0.00 seconds
Info: /home/vboxuser/intelFPGA_lite/23.1std/quartus/sopc_builder/bin/$$QUARTUS_IP_PROJECTDIR/* matched 0 files in 0.00 seconds
Info: /home/vboxuser/intelFPGA_lite/23.1std/quartus/sopc_builder/bin/$$QUARTUS_IP_USERDIR/* matched 0 files in 0.00 seconds
Info: /home/vboxuser/intelFPGA_lite/23.1std/quartus/sopc_builder/bin/$$QUARTUS_IP_GLOBALDIR/* matched 0 files in 0.00 seconds
Info: Reading index /home/vboxuser/intelFPGA_lite/23.1std/ip/altera/altera_components.ipx
Info: /home/vboxuser/intelFPGA_lite/23.1std/ip/altera/altera_components.ipx described 1982 plugins, 0 paths, in 0.10 seconds
Info: /home/vboxuser/intelFPGA_lite/23.1std/ip/**/* matched 108 files in 0.10 seconds
Info: /home/vboxuser/intelFPGA_lite/ip/**/* matched 0 files in 0.00 seconds
Info: Reading index /home/vboxuser/intelFPGA_lite/23.1std/quartus/sopc_builder/builtin.ipx
Info: /home/vboxuser/intelFPGA_lite/23.1std/quartus/sopc_builder/builtin.ipx described 87 plugins, 0 paths, in 0.00 seconds
Info: /home/vboxuser/intelFPGA_lite/23.1std/quartus/sopc_builder/**/* matched 9 files in 0.00 seconds
Info: /home/vboxuser/intelFPGA_lite/23.1std/quartus/common/librarian/factories/**/* matched 0 files in 0.00 seconds
Info: /home/vboxuser/intelFPGA_lite/23.1std/quartus/sopc_builder/bin/$IP_IPX_PATH matched 1 files in 0.00 seconds
Info: /home/vboxuser/intelFPGA_lite/23.1std/quartus/sopc_builder/bin/root_components.ipx described 0 plugins, 13 paths, in 0.31 seconds
Info: /home/vboxuser/intelFPGA_lite/23.1std/quartus/sopc_builder/bin/root_components.ipx matched 1 files in 0.31 seconds
Progress: 
Progress: 
Progress: 
Info: Running script /home/vboxuser/intelFPGA_lite/23.1std/quartus/sopc_builder/bin/tbgen.tcl
Info: send_message Info TB_Gen: QSYS Testbench Generator Rev: $Revision: #1 $
Info: TB_Gen: QSYS Testbench Generator Rev: $Revision: #1 $
Info: get_module_property NAME
Info: send_message Info TB_Gen: System design is: dj
Info: TB_Gen: System design is: dj
Info: get_interfaces 
Info: get_connections 
Info: get_interface_property clk EXPORT_OF
Info: get_instance_property clk_0 CLASS_NAME
Info: get_instance_assignment clk_0 testbench.partner.map.clk_in
Info: get_interface_property reset EXPORT_OF
Info: get_instance_property clk_0 CLASS_NAME
Info: get_instance_assignment clk_0 testbench.partner.map.clk_in_reset
Info: get_interface_property sc_fifo_0_almost_empty EXPORT_OF
Info: get_instance_property sc_fifo_0 CLASS_NAME
Info: get_instance_assignment sc_fifo_0 testbench.partner.map.almost_empty
Info: get_interface_property sc_fifo_0_almost_full EXPORT_OF
Info: get_instance_property sc_fifo_0 CLASS_NAME
Info: get_instance_assignment sc_fifo_0 testbench.partner.map.almost_full
Info: get_interface_property sc_fifo_0_in EXPORT_OF
Info: get_instance_property sc_fifo_0 CLASS_NAME
Info: get_instance_assignment sc_fifo_0 testbench.partner.map.in
Info: get_interface_property sc_fifo_0_out EXPORT_OF
Info: get_instance_property sc_fifo_0 CLASS_NAME
Info: get_instance_assignment sc_fifo_0 testbench.partner.map.out
Info: send_message Info TB_Gen: Creating testbench system : dj_tb with all standard BFMs
Info: TB_Gen: Creating testbench system : dj_tb with all standard BFMs
Info: create_system dj_tb
Info: add_instance dj_inst dj 
Info: set_use_testbench_naming_pattern true dj
Info: get_instance_interfaces dj_inst
Info: get_instance_interface_property dj_inst clk CLASS_NAME
Info: get_instance_interface_property dj_inst reset CLASS_NAME
Info: get_instance_interface_property dj_inst sc_fifo_0_almost_empty CLASS_NAME
Info: get_instance_interface_property dj_inst sc_fifo_0_almost_full CLASS_NAME
Info: get_instance_interface_property dj_inst sc_fifo_0_in CLASS_NAME
Info: get_instance_interface_property dj_inst sc_fifo_0_out CLASS_NAME
Info: get_instance_interface_property dj_inst clk CLASS_NAME
Info: send_message Info TB_Gen: clock_sink found: clk
Info: TB_Gen: clock_sink found: clk
Info: get_instance_interface_property dj_inst clk CLASS_NAME
Info: add_instance dj_inst_clk_bfm altera_avalon_clock_source 
Info: get_instance_property dj_inst_clk_bfm CLASS_NAME
Info: get_instance_interface_parameter_value dj_inst clk clockRate
Info: set_instance_parameter_value dj_inst_clk_bfm CLOCK_RATE 50000000.0
Info: set_instance_parameter_value dj_inst_clk_bfm CLOCK_UNIT 1
Info: get_instance_property dj_inst_clk_bfm CLASS_NAME
Info: get_instance_interface_property dj_inst clk CLASS_NAME
Info: get_instance_interfaces dj_inst_clk_bfm
Info: get_instance_interface_property dj_inst_clk_bfm clk CLASS_NAME
Info: add_connection dj_inst_clk_bfm.clk dj_inst.clk
Info: get_instance_interface_property dj_inst reset CLASS_NAME
Info: send_message Info TB_Gen: reset_sink found: reset
Info: TB_Gen: reset_sink found: reset
Info: get_instance_interface_property dj_inst reset CLASS_NAME
Info: add_instance dj_inst_reset_bfm altera_avalon_reset_source 
Info: get_instance_property dj_inst_reset_bfm CLASS_NAME
Info: get_instance_interface_ports dj_inst reset
Info: get_instance_interface_port_property dj_inst reset reset_reset_n ROLE
Info: get_instance_interface_port_property dj_inst reset reset_reset_n ROLE
Info: set_instance_parameter_value dj_inst_reset_bfm ASSERT_HIGH_RESET 0
Info: set_instance_parameter_value dj_inst_reset_bfm INITIAL_RESET_CYCLES 50
Info: get_instance_property dj_inst_reset_bfm CLASS_NAME
Info: get_instance_interfaces dj_inst_reset_bfm
Info: get_instance_interface_property dj_inst_reset_bfm clk CLASS_NAME
Info: get_instance_interface_property dj_inst_reset_bfm reset CLASS_NAME
Info: get_instance_property dj_inst_reset_bfm CLASS_NAME
Info: get_instance_interface_parameter_value dj_inst reset associatedClock
Info: get_instance_interfaces dj_inst_clk_bfm
Info: get_instance_interface_property dj_inst_clk_bfm clk CLASS_NAME
Info: send_message Warning TB_Gen: dj_inst_reset_bfm is not associated to any clock; connecting dj_inst_reset_bfm to 'dj_inst_clk_bfm.clk'
Warning: TB_Gen: dj_inst_reset_bfm is not associated to any clock; connecting dj_inst_reset_bfm to 'dj_inst_clk_bfm.clk'
Info: add_connection dj_inst_clk_bfm.clk dj_inst_reset_bfm.clk
Info: get_instance_interface_property dj_inst reset CLASS_NAME
Info: get_instance_interfaces dj_inst_reset_bfm
Info: get_instance_interface_property dj_inst_reset_bfm clk CLASS_NAME
Info: get_instance_interface_property dj_inst_reset_bfm reset CLASS_NAME
Info: add_connection dj_inst_reset_bfm.reset dj_inst.reset
Info: get_instance_interface_property dj_inst sc_fifo_0_almost_empty CLASS_NAME
Info: send_message Info TB_Gen: avalon_streaming_source found: sc_fifo_0_almost_empty
Info: TB_Gen: avalon_streaming_source found: sc_fifo_0_almost_empty
Info: get_instance_interface_property dj_inst sc_fifo_0_almost_empty CLASS_NAME
Info: add_instance dj_inst_sc_fifo_0_almost_empty_bfm altera_avalon_st_sink_bfm 
Info: get_instance_property dj_inst_sc_fifo_0_almost_empty_bfm CLASS_NAME
Info: get_instance_interface_parameter_value dj_inst sc_fifo_0_almost_empty dataBitsPerSymbol
Info: get_instance_interface_parameter_value dj_inst sc_fifo_0_almost_empty beatsPerCycle
Info: get_instance_interface_parameter_value dj_inst sc_fifo_0_almost_empty symbolsPerBeat
Info: get_instance_interface_parameter_value dj_inst sc_fifo_0_almost_empty maxChannel
Info: get_instance_interface_parameter_value dj_inst sc_fifo_0_almost_empty readyLatency
Info: get_instance_interface_parameter_value dj_inst sc_fifo_0_almost_empty errorDescriptor
Info: get_instance_interface_ports dj_inst sc_fifo_0_almost_empty
Info: get_instance_interface_port_property dj_inst sc_fifo_0_almost_empty sc_fifo_0_almost_empty_data ROLE
Info: get_instance_interface_port_property dj_inst sc_fifo_0_almost_empty sc_fifo_0_almost_empty_data WIDTH
Info: set_instance_parameter_value dj_inst_sc_fifo_0_almost_empty_bfm ST_NUMSYMBOLS 1
Info: set_instance_parameter_value dj_inst_sc_fifo_0_almost_empty_bfm ST_SYMBOL_W 1
Info: set_instance_parameter_value dj_inst_sc_fifo_0_almost_empty_bfm ST_MAX_CHANNELS 0
Info: set_instance_parameter_value dj_inst_sc_fifo_0_almost_empty_bfm ST_BEATSPERCYCLE 1
Info: set_instance_parameter_value dj_inst_sc_fifo_0_almost_empty_bfm ST_READY_LATENCY 0
Info: set_instance_parameter_value dj_inst_sc_fifo_0_almost_empty_bfm ST_ERROR_DESCRIPTOR 
Info: set_instance_parameter_value dj_inst_sc_fifo_0_almost_empty_bfm ST_CHANNEL_W 1
Info: set_instance_parameter_value dj_inst_sc_fifo_0_almost_empty_bfm ST_EMPTY_W 1
Info: set_instance_parameter_value dj_inst_sc_fifo_0_almost_empty_bfm ST_ERROR_W 1
Info: set_instance_parameter_value dj_inst_sc_fifo_0_almost_empty_bfm USE_PACKET 0
Info: set_instance_parameter_value dj_inst_sc_fifo_0_almost_empty_bfm USE_CHANNEL 0
Info: set_instance_parameter_value dj_inst_sc_fifo_0_almost_empty_bfm USE_ERROR 0
Info: set_instance_parameter_value dj_inst_sc_fifo_0_almost_empty_bfm USE_READY 0
Info: set_instance_parameter_value dj_inst_sc_fifo_0_almost_empty_bfm USE_VALID 0
Info: set_instance_parameter_value dj_inst_sc_fifo_0_almost_empty_bfm USE_EMPTY 0
Info: set_instance_parameter_value dj_inst_sc_fifo_0_almost_empty_bfm VHDL_ID 0
Info: get_instance_property dj_inst_sc_fifo_0_almost_empty_bfm CLASS_NAME
Info: get_instance_interfaces dj_inst_sc_fifo_0_almost_empty_bfm
Info: get_instance_interface_property dj_inst_sc_fifo_0_almost_empty_bfm clk CLASS_NAME
Info: get_instance_interface_property dj_inst_sc_fifo_0_almost_empty_bfm clk_reset CLASS_NAME
Info: get_instance_interface_property dj_inst_sc_fifo_0_almost_empty_bfm sink CLASS_NAME
Info: get_instance_property dj_inst_sc_fifo_0_almost_empty_bfm CLASS_NAME
Info: get_instance_interface_parameter_value dj_inst sc_fifo_0_almost_empty associatedClock
Info: get_instance_interface_property dj_inst clk CLASS_NAME
Info: get_instance_interfaces dj_inst_clk_bfm
Info: get_instance_interface_property dj_inst_clk_bfm clk CLASS_NAME
Info: add_connection dj_inst_clk_bfm.clk dj_inst_sc_fifo_0_almost_empty_bfm.clk
Info: get_instance_interfaces dj_inst_sc_fifo_0_almost_empty_bfm
Info: get_instance_interface_property dj_inst_sc_fifo_0_almost_empty_bfm clk CLASS_NAME
Info: get_instance_interface_property dj_inst_sc_fifo_0_almost_empty_bfm clk_reset CLASS_NAME
Info: get_instance_interface_property dj_inst_sc_fifo_0_almost_empty_bfm sink CLASS_NAME
Info: get_instance_property dj_inst_sc_fifo_0_almost_empty_bfm CLASS_NAME
Info: get_instance_interface_parameter_value dj_inst sc_fifo_0_almost_empty associatedReset
Info: get_instance_interface_property dj_inst reset CLASS_NAME
Info: get_instance_interfaces dj_inst_reset_bfm
Info: get_instance_interface_property dj_inst_reset_bfm clk CLASS_NAME
Info: get_instance_interface_property dj_inst_reset_bfm reset CLASS_NAME
Info: add_connection dj_inst_reset_bfm.reset dj_inst_sc_fifo_0_almost_empty_bfm.clk_reset
Info: get_instance_interface_property dj_inst sc_fifo_0_almost_empty CLASS_NAME
Info: get_instance_interfaces dj_inst_sc_fifo_0_almost_empty_bfm
Info: get_instance_interface_property dj_inst_sc_fifo_0_almost_empty_bfm clk CLASS_NAME
Info: get_instance_interface_property dj_inst_sc_fifo_0_almost_empty_bfm clk_reset CLASS_NAME
Info: get_instance_interface_property dj_inst_sc_fifo_0_almost_empty_bfm sink CLASS_NAME
Info: add_connection dj_inst.sc_fifo_0_almost_empty dj_inst_sc_fifo_0_almost_empty_bfm.sink
Info: get_instance_interface_property dj_inst sc_fifo_0_almost_full CLASS_NAME
Info: send_message Info TB_Gen: avalon_streaming_source found: sc_fifo_0_almost_full
Info: TB_Gen: avalon_streaming_source found: sc_fifo_0_almost_full
Info: get_instance_interface_property dj_inst sc_fifo_0_almost_full CLASS_NAME
Info: add_instance dj_inst_sc_fifo_0_almost_full_bfm altera_avalon_st_sink_bfm 
Info: get_instance_property dj_inst_sc_fifo_0_almost_full_bfm CLASS_NAME
Info: get_instance_interface_parameter_value dj_inst sc_fifo_0_almost_full dataBitsPerSymbol
Info: get_instance_interface_parameter_value dj_inst sc_fifo_0_almost_full beatsPerCycle
Info: get_instance_interface_parameter_value dj_inst sc_fifo_0_almost_full symbolsPerBeat
Info: get_instance_interface_parameter_value dj_inst sc_fifo_0_almost_full maxChannel
Info: get_instance_interface_parameter_value dj_inst sc_fifo_0_almost_full readyLatency
Info: get_instance_interface_parameter_value dj_inst sc_fifo_0_almost_full errorDescriptor
Info: get_instance_interface_ports dj_inst sc_fifo_0_almost_full
Info: get_instance_interface_port_property dj_inst sc_fifo_0_almost_full sc_fifo_0_almost_full_data ROLE
Info: get_instance_interface_port_property dj_inst sc_fifo_0_almost_full sc_fifo_0_almost_full_data WIDTH
Info: set_instance_parameter_value dj_inst_sc_fifo_0_almost_full_bfm ST_NUMSYMBOLS 1
Info: set_instance_parameter_value dj_inst_sc_fifo_0_almost_full_bfm ST_SYMBOL_W 1
Info: set_instance_parameter_value dj_inst_sc_fifo_0_almost_full_bfm ST_MAX_CHANNELS 0
Info: set_instance_parameter_value dj_inst_sc_fifo_0_almost_full_bfm ST_BEATSPERCYCLE 1
Info: set_instance_parameter_value dj_inst_sc_fifo_0_almost_full_bfm ST_READY_LATENCY 0
Info: set_instance_parameter_value dj_inst_sc_fifo_0_almost_full_bfm ST_ERROR_DESCRIPTOR 
Info: set_instance_parameter_value dj_inst_sc_fifo_0_almost_full_bfm ST_CHANNEL_W 1
Info: set_instance_parameter_value dj_inst_sc_fifo_0_almost_full_bfm ST_EMPTY_W 1
Info: set_instance_parameter_value dj_inst_sc_fifo_0_almost_full_bfm ST_ERROR_W 1
Info: set_instance_parameter_value dj_inst_sc_fifo_0_almost_full_bfm USE_PACKET 0
Info: set_instance_parameter_value dj_inst_sc_fifo_0_almost_full_bfm USE_CHANNEL 0
Info: set_instance_parameter_value dj_inst_sc_fifo_0_almost_full_bfm USE_ERROR 0
Info: set_instance_parameter_value dj_inst_sc_fifo_0_almost_full_bfm USE_READY 0
Info: set_instance_parameter_value dj_inst_sc_fifo_0_almost_full_bfm USE_VALID 0
Info: set_instance_parameter_value dj_inst_sc_fifo_0_almost_full_bfm USE_EMPTY 0
Info: set_instance_parameter_value dj_inst_sc_fifo_0_almost_full_bfm VHDL_ID 1
Info: get_instance_property dj_inst_sc_fifo_0_almost_full_bfm CLASS_NAME
Info: get_instance_interfaces dj_inst_sc_fifo_0_almost_full_bfm
Info: get_instance_interface_property dj_inst_sc_fifo_0_almost_full_bfm clk CLASS_NAME
Info: get_instance_interface_property dj_inst_sc_fifo_0_almost_full_bfm clk_reset CLASS_NAME
Info: get_instance_interface_property dj_inst_sc_fifo_0_almost_full_bfm sink CLASS_NAME
Info: get_instance_property dj_inst_sc_fifo_0_almost_full_bfm CLASS_NAME
Info: get_instance_interface_parameter_value dj_inst sc_fifo_0_almost_full associatedClock
Info: get_instance_interface_property dj_inst clk CLASS_NAME
Info: get_instance_interfaces dj_inst_clk_bfm
Info: get_instance_interface_property dj_inst_clk_bfm clk CLASS_NAME
Info: add_connection dj_inst_clk_bfm.clk dj_inst_sc_fifo_0_almost_full_bfm.clk
Info: get_instance_interfaces dj_inst_sc_fifo_0_almost_full_bfm
Info: get_instance_interface_property dj_inst_sc_fifo_0_almost_full_bfm clk CLASS_NAME
Info: get_instance_interface_property dj_inst_sc_fifo_0_almost_full_bfm clk_reset CLASS_NAME
Info: get_instance_interface_property dj_inst_sc_fifo_0_almost_full_bfm sink CLASS_NAME
Info: get_instance_property dj_inst_sc_fifo_0_almost_full_bfm CLASS_NAME
Info: get_instance_interface_parameter_value dj_inst sc_fifo_0_almost_full associatedReset
Info: get_instance_interface_property dj_inst reset CLASS_NAME
Info: get_instance_interfaces dj_inst_reset_bfm
Info: get_instance_interface_property dj_inst_reset_bfm clk CLASS_NAME
Info: get_instance_interface_property dj_inst_reset_bfm reset CLASS_NAME
Info: add_connection dj_inst_reset_bfm.reset dj_inst_sc_fifo_0_almost_full_bfm.clk_reset
Info: get_instance_interface_property dj_inst sc_fifo_0_almost_full CLASS_NAME
Info: get_instance_interfaces dj_inst_sc_fifo_0_almost_full_bfm
Info: get_instance_interface_property dj_inst_sc_fifo_0_almost_full_bfm clk CLASS_NAME
Info: get_instance_interface_property dj_inst_sc_fifo_0_almost_full_bfm clk_reset CLASS_NAME
Info: get_instance_interface_property dj_inst_sc_fifo_0_almost_full_bfm sink CLASS_NAME
Info: add_connection dj_inst.sc_fifo_0_almost_full dj_inst_sc_fifo_0_almost_full_bfm.sink
Info: get_instance_interface_property dj_inst sc_fifo_0_in CLASS_NAME
Info: send_message Info TB_Gen: avalon_streaming_sink found: sc_fifo_0_in
Info: TB_Gen: avalon_streaming_sink found: sc_fifo_0_in
Info: get_instance_interface_property dj_inst sc_fifo_0_in CLASS_NAME
Info: add_instance dj_inst_sc_fifo_0_in_bfm altera_avalon_st_source_bfm 
Info: get_instance_property dj_inst_sc_fifo_0_in_bfm CLASS_NAME
Info: get_instance_interface_parameter_value dj_inst sc_fifo_0_in dataBitsPerSymbol
Info: get_instance_interface_parameter_value dj_inst sc_fifo_0_in beatsPerCycle
Info: get_instance_interface_parameter_value dj_inst sc_fifo_0_in symbolsPerBeat
Info: get_instance_interface_parameter_value dj_inst sc_fifo_0_in maxChannel
Info: get_instance_interface_parameter_value dj_inst sc_fifo_0_in readyLatency
Info: get_instance_interface_parameter_value dj_inst sc_fifo_0_in errorDescriptor
Info: get_instance_interface_ports dj_inst sc_fifo_0_in
Info: get_instance_interface_port_property dj_inst sc_fifo_0_in sc_fifo_0_in_data ROLE
Info: get_instance_interface_port_property dj_inst sc_fifo_0_in sc_fifo_0_in_data WIDTH
Info: get_instance_interface_port_property dj_inst sc_fifo_0_in sc_fifo_0_in_ready ROLE
Info: get_instance_interface_port_property dj_inst sc_fifo_0_in sc_fifo_0_in_valid ROLE
Info: set_instance_parameter_value dj_inst_sc_fifo_0_in_bfm ST_NUMSYMBOLS 2
Info: set_instance_parameter_value dj_inst_sc_fifo_0_in_bfm ST_SYMBOL_W 8
Info: set_instance_parameter_value dj_inst_sc_fifo_0_in_bfm ST_MAX_CHANNELS 0
Info: set_instance_parameter_value dj_inst_sc_fifo_0_in_bfm ST_BEATSPERCYCLE 1
Info: set_instance_parameter_value dj_inst_sc_fifo_0_in_bfm ST_READY_LATENCY 0
Info: set_instance_parameter_value dj_inst_sc_fifo_0_in_bfm ST_ERROR_DESCRIPTOR 
Info: set_instance_parameter_value dj_inst_sc_fifo_0_in_bfm ST_CHANNEL_W 1
Info: set_instance_parameter_value dj_inst_sc_fifo_0_in_bfm ST_EMPTY_W 1
Info: set_instance_parameter_value dj_inst_sc_fifo_0_in_bfm ST_ERROR_W 1
Info: set_instance_parameter_value dj_inst_sc_fifo_0_in_bfm USE_PACKET 0
Info: set_instance_parameter_value dj_inst_sc_fifo_0_in_bfm USE_CHANNEL 0
Info: set_instance_parameter_value dj_inst_sc_fifo_0_in_bfm USE_ERROR 0
Info: set_instance_parameter_value dj_inst_sc_fifo_0_in_bfm USE_READY 1
Info: set_instance_parameter_value dj_inst_sc_fifo_0_in_bfm USE_VALID 1
Info: set_instance_parameter_value dj_inst_sc_fifo_0_in_bfm USE_EMPTY 0
Info: set_instance_parameter_value dj_inst_sc_fifo_0_in_bfm VHDL_ID 0
Info: get_instance_property dj_inst_sc_fifo_0_in_bfm CLASS_NAME
Info: get_instance_interfaces dj_inst_sc_fifo_0_in_bfm
Info: get_instance_interface_property dj_inst_sc_fifo_0_in_bfm clk CLASS_NAME
Info: get_instance_interface_property dj_inst_sc_fifo_0_in_bfm clk_reset CLASS_NAME
Info: get_instance_interface_property dj_inst_sc_fifo_0_in_bfm src CLASS_NAME
Info: get_instance_property dj_inst_sc_fifo_0_in_bfm CLASS_NAME
Info: get_instance_interface_parameter_value dj_inst sc_fifo_0_in associatedClock
Info: get_instance_interface_property dj_inst clk CLASS_NAME
Info: get_instance_interfaces dj_inst_clk_bfm
Info: get_instance_interface_property dj_inst_clk_bfm clk CLASS_NAME
Info: add_connection dj_inst_clk_bfm.clk dj_inst_sc_fifo_0_in_bfm.clk
Info: get_instance_interfaces dj_inst_sc_fifo_0_in_bfm
Info: get_instance_interface_property dj_inst_sc_fifo_0_in_bfm clk CLASS_NAME
Info: get_instance_interface_property dj_inst_sc_fifo_0_in_bfm clk_reset CLASS_NAME
Info: get_instance_interface_property dj_inst_sc_fifo_0_in_bfm src CLASS_NAME
Info: get_instance_property dj_inst_sc_fifo_0_in_bfm CLASS_NAME
Info: get_instance_interface_parameter_value dj_inst sc_fifo_0_in associatedReset
Info: get_instance_interface_property dj_inst reset CLASS_NAME
Info: get_instance_interfaces dj_inst_reset_bfm
Info: get_instance_interface_property dj_inst_reset_bfm clk CLASS_NAME
Info: get_instance_interface_property dj_inst_reset_bfm reset CLASS_NAME
Info: add_connection dj_inst_reset_bfm.reset dj_inst_sc_fifo_0_in_bfm.clk_reset
Info: get_instance_interface_property dj_inst sc_fifo_0_in CLASS_NAME
Info: get_instance_interfaces dj_inst_sc_fifo_0_in_bfm
Info: get_instance_interface_property dj_inst_sc_fifo_0_in_bfm clk CLASS_NAME
Info: get_instance_interface_property dj_inst_sc_fifo_0_in_bfm clk_reset CLASS_NAME
Info: get_instance_interface_property dj_inst_sc_fifo_0_in_bfm src CLASS_NAME
Info: add_connection dj_inst_sc_fifo_0_in_bfm.src dj_inst.sc_fifo_0_in
Info: get_instance_interface_property dj_inst sc_fifo_0_out CLASS_NAME
Info: send_message Info TB_Gen: avalon_streaming_source found: sc_fifo_0_out
Info: TB_Gen: avalon_streaming_source found: sc_fifo_0_out
Info: get_instance_interface_property dj_inst sc_fifo_0_out CLASS_NAME
Info: add_instance dj_inst_sc_fifo_0_out_bfm altera_avalon_st_sink_bfm 
Info: get_instance_property dj_inst_sc_fifo_0_out_bfm CLASS_NAME
Info: get_instance_interface_parameter_value dj_inst sc_fifo_0_out dataBitsPerSymbol
Info: get_instance_interface_parameter_value dj_inst sc_fifo_0_out beatsPerCycle
Info: get_instance_interface_parameter_value dj_inst sc_fifo_0_out symbolsPerBeat
Info: get_instance_interface_parameter_value dj_inst sc_fifo_0_out maxChannel
Info: get_instance_interface_parameter_value dj_inst sc_fifo_0_out readyLatency
Info: get_instance_interface_parameter_value dj_inst sc_fifo_0_out errorDescriptor
Info: get_instance_interface_ports dj_inst sc_fifo_0_out
Info: get_instance_interface_port_property dj_inst sc_fifo_0_out sc_fifo_0_out_data ROLE
Info: get_instance_interface_port_property dj_inst sc_fifo_0_out sc_fifo_0_out_data WIDTH
Info: get_instance_interface_port_property dj_inst sc_fifo_0_out sc_fifo_0_out_ready ROLE
Info: get_instance_interface_port_property dj_inst sc_fifo_0_out sc_fifo_0_out_valid ROLE
Info: set_instance_parameter_value dj_inst_sc_fifo_0_out_bfm ST_NUMSYMBOLS 2
Info: set_instance_parameter_value dj_inst_sc_fifo_0_out_bfm ST_SYMBOL_W 8
Info: set_instance_parameter_value dj_inst_sc_fifo_0_out_bfm ST_MAX_CHANNELS 0
Info: set_instance_parameter_value dj_inst_sc_fifo_0_out_bfm ST_BEATSPERCYCLE 1
Info: set_instance_parameter_value dj_inst_sc_fifo_0_out_bfm ST_READY_LATENCY 0
Info: set_instance_parameter_value dj_inst_sc_fifo_0_out_bfm ST_ERROR_DESCRIPTOR 
Info: set_instance_parameter_value dj_inst_sc_fifo_0_out_bfm ST_CHANNEL_W 1
Info: set_instance_parameter_value dj_inst_sc_fifo_0_out_bfm ST_EMPTY_W 1
Info: set_instance_parameter_value dj_inst_sc_fifo_0_out_bfm ST_ERROR_W 1
Info: set_instance_parameter_value dj_inst_sc_fifo_0_out_bfm USE_PACKET 0
Info: set_instance_parameter_value dj_inst_sc_fifo_0_out_bfm USE_CHANNEL 0
Info: set_instance_parameter_value dj_inst_sc_fifo_0_out_bfm USE_ERROR 0
Info: set_instance_parameter_value dj_inst_sc_fifo_0_out_bfm USE_READY 1
Info: set_instance_parameter_value dj_inst_sc_fifo_0_out_bfm USE_VALID 1
Info: set_instance_parameter_value dj_inst_sc_fifo_0_out_bfm USE_EMPTY 0
Info: set_instance_parameter_value dj_inst_sc_fifo_0_out_bfm VHDL_ID 2
Info: get_instance_property dj_inst_sc_fifo_0_out_bfm CLASS_NAME
Info: get_instance_interfaces dj_inst_sc_fifo_0_out_bfm
Info: get_instance_interface_property dj_inst_sc_fifo_0_out_bfm clk CLASS_NAME
Info: get_instance_interface_property dj_inst_sc_fifo_0_out_bfm clk_reset CLASS_NAME
Info: get_instance_interface_property dj_inst_sc_fifo_0_out_bfm sink CLASS_NAME
Info: get_instance_property dj_inst_sc_fifo_0_out_bfm CLASS_NAME
Info: get_instance_interface_parameter_value dj_inst sc_fifo_0_out associatedClock
Info: get_instance_interface_property dj_inst clk CLASS_NAME
Info: get_instance_interfaces dj_inst_clk_bfm
Info: get_instance_interface_property dj_inst_clk_bfm clk CLASS_NAME
Info: add_connection dj_inst_clk_bfm.clk dj_inst_sc_fifo_0_out_bfm.clk
Info: get_instance_interfaces dj_inst_sc_fifo_0_out_bfm
Info: get_instance_interface_property dj_inst_sc_fifo_0_out_bfm clk CLASS_NAME
Info: get_instance_interface_property dj_inst_sc_fifo_0_out_bfm clk_reset CLASS_NAME
Info: get_instance_interface_property dj_inst_sc_fifo_0_out_bfm sink CLASS_NAME
Info: get_instance_property dj_inst_sc_fifo_0_out_bfm CLASS_NAME
Info: get_instance_interface_parameter_value dj_inst sc_fifo_0_out associatedReset
Info: get_instance_interface_property dj_inst reset CLASS_NAME
Info: get_instance_interfaces dj_inst_reset_bfm
Info: get_instance_interface_property dj_inst_reset_bfm clk CLASS_NAME
Info: get_instance_interface_property dj_inst_reset_bfm reset CLASS_NAME
Info: add_connection dj_inst_reset_bfm.reset dj_inst_sc_fifo_0_out_bfm.clk_reset
Info: get_instance_interface_property dj_inst sc_fifo_0_out CLASS_NAME
Info: get_instance_interfaces dj_inst_sc_fifo_0_out_bfm
Info: get_instance_interface_property dj_inst_sc_fifo_0_out_bfm clk CLASS_NAME
Info: get_instance_interface_property dj_inst_sc_fifo_0_out_bfm clk_reset CLASS_NAME
Info: get_instance_interface_property dj_inst_sc_fifo_0_out_bfm sink CLASS_NAME
Info: add_connection dj_inst.sc_fifo_0_out dj_inst_sc_fifo_0_out_bfm.sink
Info: send_message Info TB_Gen: Saving testbench system: dj_tb.qsys
Info: TB_Gen: Saving testbench system: dj_tb.qsys
Info: save_system dj_tb.qsys
Info: send_message Info TB_Gen: TBGEN SUCCESSFUL
Info: TB_Gen: TBGEN SUCCESSFUL
Info: Testbench system: /home/vboxuser/dj_driver/hw/dj/testbench/dj_tb.qsys
Info: Done
Info: qsys-generate /home/vboxuser/dj_driver/hw/dj.qsys --simulation=VERILOG --allow-mixed-language-simulation --testbench=STANDARD --testbench-simulation=VERILOG --allow-mixed-language-testbench-simulation --output-directory=/home/vboxuser/dj_driver/hw/dj/testbench/dj_tb/simulation --family="Cyclone V" --part=5CEBA2F17A7
Progress: Loading testbench/dj_tb.qsys
Progress: Reading input file
Progress: Adding dj_inst [dj 1.0]
Progress: Parameterizing module dj_inst
Progress: Adding dj_inst_clk_bfm [altera_avalon_clock_source 23.1]
Progress: Parameterizing module dj_inst_clk_bfm
Progress: Adding dj_inst_reset_bfm [altera_avalon_reset_source 23.1]
Progress: Parameterizing module dj_inst_reset_bfm
Progress: Adding dj_inst_sc_fifo_0_almost_empty_bfm [altera_avalon_st_sink_bfm 23.1]
Progress: Parameterizing module dj_inst_sc_fifo_0_almost_empty_bfm
Progress: Adding dj_inst_sc_fifo_0_almost_full_bfm [altera_avalon_st_sink_bfm 23.1]
Progress: Parameterizing module dj_inst_sc_fifo_0_almost_full_bfm
Progress: Adding dj_inst_sc_fifo_0_in_bfm [altera_avalon_st_source_bfm 23.1]
Progress: Parameterizing module dj_inst_sc_fifo_0_in_bfm
Progress: Adding dj_inst_sc_fifo_0_out_bfm [altera_avalon_st_sink_bfm 23.1]
Progress: Parameterizing module dj_inst_sc_fifo_0_out_bfm
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Warning: dj_tb.dj_inst.sc_fifo_0: sc_fifo_0.csr must be connected to an Avalon-MM master
Info: dj_tb.dj_inst_clk_bfm: Elaborate: altera_clock_source
Info: dj_tb.dj_inst_clk_bfm:            $Revision: #1 $
Info: dj_tb.dj_inst_clk_bfm:            $Date: 2022/10/30 $
Info: dj_tb.dj_inst_reset_bfm: Elaborate: altera_reset_source
Info: dj_tb.dj_inst_reset_bfm:            $Revision: #1 $
Info: dj_tb.dj_inst_reset_bfm:            $Date: 2022/10/30 $
Info: dj_tb.dj_inst_reset_bfm: Reset is negatively asserted.
Info: dj_tb.dj_inst_sc_fifo_0_almost_empty_bfm: Use Valid set to zero - omitting sink_valid port
Info: dj_tb.dj_inst_sc_fifo_0_almost_empty_bfm: Use Ready set to zero - omitting sink_ready port
Info: dj_tb.dj_inst_sc_fifo_0_almost_empty_bfm: Use Packets set to zero - omitting sink_startofpacket, sink_endofpacket and sink_empty ports
Info: dj_tb.dj_inst_sc_fifo_0_almost_empty_bfm: Use Empty set to zero - omitting sink_empty port
Info: dj_tb.dj_inst_sc_fifo_0_almost_empty_bfm: Use Channels set to zero - omitting sink_channel port
Info: dj_tb.dj_inst_sc_fifo_0_almost_empty_bfm: Use Error set to zero - omitting sink_error port
Info: dj_tb.dj_inst_sc_fifo_0_almost_full_bfm: Use Valid set to zero - omitting sink_valid port
Info: dj_tb.dj_inst_sc_fifo_0_almost_full_bfm: Use Ready set to zero - omitting sink_ready port
Info: dj_tb.dj_inst_sc_fifo_0_almost_full_bfm: Use Packets set to zero - omitting sink_startofpacket, sink_endofpacket and sink_empty ports
Info: dj_tb.dj_inst_sc_fifo_0_almost_full_bfm: Use Empty set to zero - omitting sink_empty port
Info: dj_tb.dj_inst_sc_fifo_0_almost_full_bfm: Use Channels set to zero - omitting sink_channel port
Info: dj_tb.dj_inst_sc_fifo_0_almost_full_bfm: Use Error set to zero - omitting sink_error port
Info: dj_tb.dj_inst_sc_fifo_0_in_bfm: Use Packets set to zero - omitting src_startofpacket, src_endofpacket and src_empty ports
Info: dj_tb.dj_inst_sc_fifo_0_in_bfm: Use Empty set to zero - omitting src_empty port
Info: dj_tb.dj_inst_sc_fifo_0_in_bfm: Use Channels set to zero - omitting src_channel port
Info: dj_tb.dj_inst_sc_fifo_0_in_bfm: Use Error set to zero - omitting src_error port
Info: dj_tb.dj_inst_sc_fifo_0_out_bfm: Use Packets set to zero - omitting sink_startofpacket, sink_endofpacket and sink_empty ports
Info: dj_tb.dj_inst_sc_fifo_0_out_bfm: Use Empty set to zero - omitting sink_empty port
Info: dj_tb.dj_inst_sc_fifo_0_out_bfm: Use Channels set to zero - omitting sink_channel port
Info: dj_tb.dj_inst_sc_fifo_0_out_bfm: Use Error set to zero - omitting sink_error port
Info: dj_tb: Generating dj_tb "dj_tb" for SIM_VERILOG
Info: dj_inst: "dj_tb" instantiated dj "dj_inst"
Info: dj_inst_clk_bfm: "dj_tb" instantiated altera_avalon_clock_source "dj_inst_clk_bfm"
Info: dj_inst_reset_bfm: "dj_tb" instantiated altera_avalon_reset_source "dj_inst_reset_bfm"
Info: Reusing file /home/vboxuser/dj_driver/hw/dj/testbench/dj_tb/simulation/submodules/verbosity_pkg.sv
Info: dj_inst_sc_fifo_0_almost_empty_bfm: "dj_tb" instantiated altera_avalon_st_sink_bfm "dj_inst_sc_fifo_0_almost_empty_bfm"
Info: Reusing file /home/vboxuser/dj_driver/hw/dj/testbench/dj_tb/simulation/submodules/verbosity_pkg.sv
Info: dj_inst_sc_fifo_0_in_bfm: "dj_tb" instantiated altera_avalon_st_source_bfm "dj_inst_sc_fifo_0_in_bfm"
Info: Reusing file /home/vboxuser/dj_driver/hw/dj/testbench/dj_tb/simulation/submodules/verbosity_pkg.sv
Info: Reusing file /home/vboxuser/dj_driver/hw/dj/testbench/dj_tb/simulation/submodules/avalon_utilities_pkg.sv
Info: sc_fifo_0: "dj_inst" instantiated altera_avalon_sc_fifo "sc_fifo_0"
Info: rst_controller: "dj_inst" instantiated altera_reset_controller "rst_controller"
Info: dj_tb: Done "dj_tb" with 8 modules, 12 files
Info: qsys-generate succeeded.
Info: sim-script-gen --spd=/home/vboxuser/dj_driver/hw/dj_tb.spd --output-directory=/home/vboxuser/dj_driver/hw/dj/testbench/ --use-relative-paths=true
Info: Doing: ip-make-simscript --spd=/home/vboxuser/dj_driver/hw/dj_tb.spd --output-directory=/home/vboxuser/dj_driver/hw/dj/testbench/ --use-relative-paths=true
Info: Generating the following file(s) for XCELIUM simulator in /home/vboxuser/dj_driver/hw/dj/testbench/ directory:
Info: 	xcelium/cds.lib
Info: 	xcelium/hdl.var
Info: 	xcelium/xcelium_setup.sh
Info: 	8 .cds.lib files in xcelium/cds_libs/ directory
Info: Generating the following file(s) for MODELSIM simulator in /home/vboxuser/dj_driver/hw/dj/testbench/ directory:
Info: 	mentor/msim_setup.tcl
Info: Generating the following file(s) for VCSMX simulator in /home/vboxuser/dj_driver/hw/dj/testbench/ directory:
Info: 	synopsys/vcsmx/synopsys_sim.setup
Info: 	synopsys/vcsmx/vcsmx_setup.sh
Info: Generating the following file(s) for RIVIERA simulator in /home/vboxuser/dj_driver/hw/dj/testbench/ directory:
Info: 	aldec/rivierapro_setup.tcl
Info: Generating the following file(s) for VCS simulator in /home/vboxuser/dj_driver/hw/dj/testbench/ directory:
Info: 	synopsys/vcs/vcs_setup.sh
Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under /home/vboxuser/dj_driver/hw/dj/testbench/.
Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info: Finished: Create testbench Platform Designer system
