###############################################################
#  Generated by:      Cadence First Encounter 08.10-p004_1
#  OS:                Linux x86_64(Host ID localhost.localdomain)
#  Generated on:      Fri Oct 10 13:04:32 2025
#  Command:           optDesign -postCTS -hold
###############################################################
Path 1: MET Setup Check with Pin ALU/\ALU_OUT_reg[0] /CK 
Endpoint:   ALU/\ALU_OUT_reg[0] /D          (v) checked with  leading edge of 
'ALU_CLK'
Beginpoint: REGISTER/\Reg_File_reg[1][7] /Q (^) triggered by  leading edge of 
'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.650
- Setup                         0.417
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.033
- Arrival Time                 17.399
= Slack Time                    2.633
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                      |              |            |       |       |  Time   |   Time   | 
     |--------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                      | REF_CLK ^    |            | 0.000 |       |   0.000 |    2.633 | 
     | REF_CLK__L1_I0                       | A ^ -> Y v   | CLKINVX40M | 0.019 | 0.023 |   0.023 |    2.656 | 
     | REF_CLK__L2_I0                       | A v -> Y ^   | CLKINVX8M  | 0.030 | 0.028 |   0.051 |    2.684 | 
     | U0_mux2X1/U1                         | A ^ -> Y ^   | MX2X6M     | 0.069 | 0.153 |   0.204 |    2.837 | 
     | CLK_M__L1_I0                         | A ^ -> Y ^   | CLKBUFX12M | 0.095 | 0.141 |   0.345 |    2.978 | 
     | CLK_M__L2_I0                         | A ^ -> Y ^   | CLKBUFX40M | 0.097 | 0.154 |   0.498 |    3.131 | 
     | CLK_M__L3_I1                         | A ^ -> Y v   | CLKINVX40M | 0.092 | 0.089 |   0.588 |    3.221 | 
     | CLK_M__L4_I3                         | A v -> Y ^   | CLKINVX40M | 0.085 | 0.078 |   0.665 |    3.298 | 
     | REGISTER/\Reg_File_reg[1][7]         | CK ^ -> Q ^  | SDFFRQX2M  | 0.732 | 0.742 |   1.407 |    4.040 | 
     | ALU/div_56/U71                       | B ^ -> Y v   | NOR2X1M    | 0.204 | 0.188 |   1.596 |    4.229 | 
     | ALU/div_56/U68                       | A v -> Y v   | AND3X1M    | 0.102 | 0.258 |   1.854 |    4.487 | 
     | ALU/div_56/U66                       | A v -> Y v   | AND2X1M    | 0.100 | 0.203 |   2.057 |    4.690 | 
     | ALU/div_56/U63                       | B v -> Y v   | AND4X1M    | 0.143 | 0.295 |   2.352 |    4.985 | 
     | ALU/div_56/U41                       | S0 v -> Y ^  | CLKMX2X2M  | 0.120 | 0.244 |   2.596 |    5.230 | 
     | ALU/div_56/\u_div/u_fa_PartRem_0_6_1 | A ^ -> CO ^  | ADDFX2M    | 0.122 | 0.491 |   3.087 |    5.720 | 
     | ALU/div_56/U64                       | C ^ -> Y ^   | AND3X1M    | 0.250 | 0.308 |   3.395 |    6.028 | 
     | ALU/div_56/U47                       | S0 ^ -> Y v  | CLKMX2X2M  | 0.143 | 0.291 |   3.685 |    6.319 | 
     | ALU/div_56/\u_div/u_fa_PartRem_0_5_1 | A v -> CO v  | ADDFX2M    | 0.132 | 0.474 |   4.160 |    6.793 | 
     | ALU/div_56/\u_div/u_fa_PartRem_0_5_2 | CI v -> CO v | ADDFX2M    | 0.115 | 0.315 |   4.474 |    7.108 | 
     | ALU/div_56/U65                       | A v -> Y v   | AND2X1M    | 0.213 | 0.287 |   4.761 |    7.394 | 
     | ALU/div_56/U52                       | S0 v -> Y v  | CLKMX2X2M  | 0.137 | 0.258 |   5.019 |    7.652 | 
     | ALU/div_56/\u_div/u_fa_PartRem_0_4_1 | A v -> CO v  | ADDFX2M    | 0.131 | 0.472 |   5.491 |    8.124 | 
     | ALU/div_56/\u_div/u_fa_PartRem_0_4_2 | CI v -> CO v | ADDFX2M    | 0.134 | 0.344 |   5.834 |    8.468 | 
     | ALU/div_56/\u_div/u_fa_PartRem_0_4_3 | CI v -> CO v | ADDFX2M    | 0.113 | 0.313 |   6.148 |    8.781 | 
     | ALU/div_56/U67                       | A v -> Y v   | AND2X1M    | 0.246 | 0.308 |   6.455 |    9.089 | 
     | ALU/div_56/U56                       | S0 v -> Y v  | CLKMX2X2M  | 0.150 | 0.277 |   6.732 |    9.365 | 
     | ALU/div_56/\u_div/u_fa_PartRem_0_3_1 | A v -> CO v  | ADDFX2M    | 0.133 | 0.478 |   7.211 |    9.844 | 
     | ALU/div_56/\u_div/u_fa_PartRem_0_3_2 | CI v -> CO v | ADDFX2M    | 0.130 | 0.339 |   7.550 |   10.183 | 
     | ALU/div_56/\u_div/u_fa_PartRem_0_3_3 | CI v -> CO v | ADDFX2M    | 0.131 | 0.340 |   7.890 |   10.523 | 
     | ALU/div_56/\u_div/u_fa_PartRem_0_3_4 | CI v -> CO v | ADDFX2M    | 0.116 | 0.316 |   8.206 |   10.839 | 
     | ALU/div_56/U69                       | C v -> Y v   | AND3X1M    | 0.288 | 0.420 |   8.626 |   11.259 | 
     | ALU/div_56/U59                       | S0 v -> Y v  | CLKMX2X2M  | 0.130 | 0.271 |   8.897 |   11.530 | 
     | ALU/div_56/\u_div/u_fa_PartRem_0_2_1 | A v -> CO v  | ADDFX2M    | 0.136 | 0.477 |   9.373 |   12.007 | 
     | ALU/div_56/\u_div/u_fa_PartRem_0_2_2 | CI v -> CO v | ADDFX2M    | 0.130 | 0.340 |   9.713 |   12.346 | 
     | ALU/div_56/\u_div/u_fa_PartRem_0_2_3 | CI v -> CO v | ADDFX2M    | 0.129 | 0.336 |  10.049 |   12.682 | 
     | ALU/div_56/\u_div/u_fa_PartRem_0_2_4 | CI v -> CO v | ADDFX2M    | 0.129 | 0.336 |  10.385 |   13.019 | 
     | ALU/div_56/\u_div/u_fa_PartRem_0_2_5 | CI v -> CO v | ADDFX2M    | 0.117 | 0.318 |  10.703 |   13.337 | 
     | ALU/div_56/U70                       | A v -> Y v   | AND2X1M    | 0.355 | 0.375 |  11.079 |   13.712 | 
     | ALU/div_56/U61                       | S0 v -> Y v  | CLKMX2X2M  | 0.133 | 0.290 |  11.369 |   14.002 | 
     | ALU/div_56/\u_div/u_fa_PartRem_0_1_1 | A v -> CO v  | ADDFX2M    | 0.132 | 0.472 |  11.841 |   14.474 | 
     | ALU/div_56/\u_div/u_fa_PartRem_0_1_2 | CI v -> CO v | ADDFX2M    | 0.132 | 0.342 |  12.183 |   14.817 | 
     | ALU/div_56/\u_div/u_fa_PartRem_0_1_3 | CI v -> CO v | ADDFX2M    | 0.135 | 0.346 |  12.529 |   15.162 | 
     | ALU/div_56/\u_div/u_fa_PartRem_0_1_4 | CI v -> CO v | ADDFX2M    | 0.131 | 0.341 |  12.871 |   15.504 | 
     | ALU/div_56/\u_div/u_fa_PartRem_0_1_5 | CI v -> CO v | ADDFX2M    | 0.130 | 0.338 |  13.209 |   15.842 | 
     | ALU/div_56/\u_div/u_fa_PartRem_0_1_6 | CI v -> CO v | ADDFX2M    | 0.118 | 0.320 |  13.528 |   16.161 | 
     | ALU/div_56/U72                       | A v -> Y v   | AND2X1M    | 0.458 | 0.438 |  13.966 |   16.599 | 
     | ALU/div_56/U62                       | S0 v -> Y v  | CLKMX2X2M  | 0.103 | 0.286 |  14.252 |   16.886 | 
     | ALU/div_56/\u_div/u_fa_PartRem_0_0_1 | A v -> CO v  | ADDFX2M    | 0.134 | 0.466 |  14.718 |   17.351 | 
     | ALU/div_56/\u_div/u_fa_PartRem_0_0_2 | CI v -> CO v | ADDFX2M    | 0.131 | 0.341 |  15.059 |   17.693 | 
     | ALU/div_56/\u_div/u_fa_PartRem_0_0_3 | CI v -> CO v | ADDFX2M    | 0.132 | 0.342 |  15.401 |   18.034 | 
     | ALU/div_56/\u_div/u_fa_PartRem_0_0_4 | CI v -> CO v | ADDFX2M    | 0.134 | 0.345 |  15.745 |   18.379 | 
     | ALU/div_56/\u_div/u_fa_PartRem_0_0_5 | CI v -> CO v | ADDFX2M    | 0.130 | 0.339 |  16.084 |   18.717 | 
     | ALU/div_56/\u_div/u_fa_PartRem_0_0_6 | CI v -> CO v | ADDFX2M    | 0.133 | 0.342 |  16.427 |   19.060 | 
     | ALU/div_56/\u_div/u_fa_PartRem_0_0_7 | CI v -> CO v | ADDFX2M    | 0.154 | 0.374 |  16.801 |   19.434 | 
     | ALU/U119                             | A0N v -> Y v | OAI2BB1X2M | 0.094 | 0.213 |  17.014 |   19.647 | 
     | ALU/U75                              | B0 v -> Y ^  | AOI211X2M  | 0.333 | 0.226 |  17.239 |   19.873 | 
     | ALU/U73                              | A2 ^ -> Y v  | AOI31X2M   | 0.185 | 0.160 |  17.399 |   20.032 | 
     | ALU/\ALU_OUT_reg[0]                  | D v          | SDFFRQX2M  | 0.185 | 0.000 |  17.399 |   20.033 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |        Instance         |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                         |               |             |       |       |  Time   |   Time   | 
     |-------------------------+---------------+-------------+-------+-------+---------+----------| 
     |                         | REF_CLK ^     |             | 0.000 |       |   0.000 |   -2.633 | 
     | REF_CLK__L1_I0          | A ^ -> Y v    | CLKINVX40M  | 0.019 | 0.023 |   0.023 |   -2.610 | 
     | REF_CLK__L2_I0          | A v -> Y ^    | CLKINVX8M   | 0.030 | 0.028 |   0.051 |   -2.582 | 
     | U0_mux2X1/U1            | A ^ -> Y ^    | MX2X6M      | 0.069 | 0.153 |   0.204 |   -2.429 | 
     | CLK_M__L1_I0            | A ^ -> Y ^    | CLKBUFX12M  | 0.095 | 0.141 |   0.345 |   -2.288 | 
     | CLK_GATE/U0_TLATNCAX12M | CK ^ -> ECK ^ | TLATNCAX12M | 0.095 | 0.164 |   0.509 |   -2.125 | 
     | CLK_GATE                | GATED_CLK ^   | CLK_GATE    |       |       |   0.509 |   -2.125 | 
     | ALU_CLK__L1_I0          | A ^ -> Y ^    | CLKBUFX20M  | 0.080 | 0.141 |   0.649 |   -1.984 | 
     | ALU/\ALU_OUT_reg[0]     | CK ^          | SDFFRQX2M   | 0.080 | 0.001 |   0.650 |   -1.983 | 
     +--------------------------------------------------------------------------------------------+ 
Path 2: MET Setup Check with Pin ALU/\ALU_OUT_reg[1] /CK 
Endpoint:   ALU/\ALU_OUT_reg[1] /D          (v) checked with  leading edge of 
'ALU_CLK'
Beginpoint: REGISTER/\Reg_File_reg[1][7] /Q (^) triggered by  leading edge of 
'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.651
- Setup                         0.421
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.030
- Arrival Time                 14.641
= Slack Time                    5.389
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                      |              |            |       |       |  Time   |   Time   | 
     |--------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                      | REF_CLK ^    |            | 0.000 |       |   0.000 |    5.389 | 
     | REF_CLK__L1_I0                       | A ^ -> Y v   | CLKINVX40M | 0.019 | 0.023 |   0.023 |    5.412 | 
     | REF_CLK__L2_I0                       | A v -> Y ^   | CLKINVX8M  | 0.030 | 0.028 |   0.051 |    5.440 | 
     | U0_mux2X1/U1                         | A ^ -> Y ^   | MX2X6M     | 0.069 | 0.153 |   0.204 |    5.594 | 
     | CLK_M__L1_I0                         | A ^ -> Y ^   | CLKBUFX12M | 0.095 | 0.141 |   0.345 |    5.734 | 
     | CLK_M__L2_I0                         | A ^ -> Y ^   | CLKBUFX40M | 0.097 | 0.154 |   0.498 |    5.888 | 
     | CLK_M__L3_I1                         | A ^ -> Y v   | CLKINVX40M | 0.092 | 0.089 |   0.588 |    5.977 | 
     | CLK_M__L4_I3                         | A v -> Y ^   | CLKINVX40M | 0.085 | 0.078 |   0.665 |    6.055 | 
     | REGISTER/\Reg_File_reg[1][7]         | CK ^ -> Q ^  | SDFFRQX2M  | 0.732 | 0.742 |   1.407 |    6.797 | 
     | ALU/div_56/U71                       | B ^ -> Y v   | NOR2X1M    | 0.204 | 0.188 |   1.596 |    6.985 | 
     | ALU/div_56/U68                       | A v -> Y v   | AND3X1M    | 0.102 | 0.258 |   1.854 |    7.243 | 
     | ALU/div_56/U66                       | A v -> Y v   | AND2X1M    | 0.100 | 0.203 |   2.057 |    7.446 | 
     | ALU/div_56/U63                       | B v -> Y v   | AND4X1M    | 0.143 | 0.295 |   2.352 |    7.741 | 
     | ALU/div_56/U41                       | S0 v -> Y ^  | CLKMX2X2M  | 0.120 | 0.244 |   2.596 |    7.986 | 
     | ALU/div_56/\u_div/u_fa_PartRem_0_6_1 | A ^ -> CO ^  | ADDFX2M    | 0.122 | 0.491 |   3.087 |    8.476 | 
     | ALU/div_56/U64                       | C ^ -> Y ^   | AND3X1M    | 0.250 | 0.308 |   3.395 |    8.784 | 
     | ALU/div_56/U47                       | S0 ^ -> Y v  | CLKMX2X2M  | 0.143 | 0.291 |   3.686 |    9.075 | 
     | ALU/div_56/\u_div/u_fa_PartRem_0_5_1 | A v -> CO v  | ADDFX2M    | 0.132 | 0.474 |   4.160 |    9.549 | 
     | ALU/div_56/\u_div/u_fa_PartRem_0_5_2 | CI v -> CO v | ADDFX2M    | 0.115 | 0.315 |   4.474 |    9.864 | 
     | ALU/div_56/U65                       | A v -> Y v   | AND2X1M    | 0.213 | 0.287 |   4.761 |   10.150 | 
     | ALU/div_56/U52                       | S0 v -> Y v  | CLKMX2X2M  | 0.137 | 0.258 |   5.019 |   10.408 | 
     | ALU/div_56/\u_div/u_fa_PartRem_0_4_1 | A v -> CO v  | ADDFX2M    | 0.131 | 0.472 |   5.491 |   10.880 | 
     | ALU/div_56/\u_div/u_fa_PartRem_0_4_2 | CI v -> CO v | ADDFX2M    | 0.134 | 0.344 |   5.835 |   11.224 | 
     | ALU/div_56/\u_div/u_fa_PartRem_0_4_3 | CI v -> CO v | ADDFX2M    | 0.113 | 0.313 |   6.148 |   11.537 | 
     | ALU/div_56/U67                       | A v -> Y v   | AND2X1M    | 0.246 | 0.308 |   6.456 |   11.845 | 
     | ALU/div_56/U56                       | S0 v -> Y v  | CLKMX2X2M  | 0.150 | 0.277 |   6.732 |   12.122 | 
     | ALU/div_56/\u_div/u_fa_PartRem_0_3_1 | A v -> CO v  | ADDFX2M    | 0.133 | 0.478 |   7.211 |   12.600 | 
     | ALU/div_56/\u_div/u_fa_PartRem_0_3_2 | CI v -> CO v | ADDFX2M    | 0.130 | 0.339 |   7.550 |   12.940 | 
     | ALU/div_56/\u_div/u_fa_PartRem_0_3_3 | CI v -> CO v | ADDFX2M    | 0.131 | 0.340 |   7.890 |   13.280 | 
     | ALU/div_56/\u_div/u_fa_PartRem_0_3_4 | CI v -> CO v | ADDFX2M    | 0.116 | 0.316 |   8.206 |   13.596 | 
     | ALU/div_56/U69                       | C v -> Y v   | AND3X1M    | 0.288 | 0.420 |   8.626 |   14.015 | 
     | ALU/div_56/U59                       | S0 v -> Y v  | CLKMX2X2M  | 0.130 | 0.271 |   8.897 |   14.286 | 
     | ALU/div_56/\u_div/u_fa_PartRem_0_2_1 | A v -> CO v  | ADDFX2M    | 0.136 | 0.477 |   9.373 |   14.763 | 
     | ALU/div_56/\u_div/u_fa_PartRem_0_2_2 | CI v -> CO v | ADDFX2M    | 0.130 | 0.340 |   9.713 |   15.102 | 
     | ALU/div_56/\u_div/u_fa_PartRem_0_2_3 | CI v -> CO v | ADDFX2M    | 0.129 | 0.336 |  10.049 |   15.438 | 
     | ALU/div_56/\u_div/u_fa_PartRem_0_2_4 | CI v -> CO v | ADDFX2M    | 0.129 | 0.336 |  10.385 |   15.775 | 
     | ALU/div_56/\u_div/u_fa_PartRem_0_2_5 | CI v -> CO v | ADDFX2M    | 0.117 | 0.318 |  10.703 |   16.093 | 
     | ALU/div_56/U70                       | A v -> Y v   | AND2X1M    | 0.355 | 0.375 |  11.079 |   16.468 | 
     | ALU/div_56/U61                       | S0 v -> Y v  | CLKMX2X2M  | 0.133 | 0.290 |  11.369 |   16.758 | 
     | ALU/div_56/\u_div/u_fa_PartRem_0_1_1 | A v -> CO v  | ADDFX2M    | 0.132 | 0.472 |  11.841 |   17.230 | 
     | ALU/div_56/\u_div/u_fa_PartRem_0_1_2 | CI v -> CO v | ADDFX2M    | 0.132 | 0.342 |  12.183 |   17.573 | 
     | ALU/div_56/\u_div/u_fa_PartRem_0_1_3 | CI v -> CO v | ADDFX2M    | 0.135 | 0.346 |  12.529 |   17.919 | 
     | ALU/div_56/\u_div/u_fa_PartRem_0_1_4 | CI v -> CO v | ADDFX2M    | 0.131 | 0.341 |  12.871 |   18.260 | 
     | ALU/div_56/\u_div/u_fa_PartRem_0_1_5 | CI v -> CO v | ADDFX2M    | 0.130 | 0.338 |  13.209 |   18.598 | 
     | ALU/div_56/\u_div/u_fa_PartRem_0_1_6 | CI v -> CO v | ADDFX2M    | 0.118 | 0.320 |  13.528 |   18.918 | 
     | ALU/div_56/U72                       | A v -> Y v   | AND2X1M    | 0.458 | 0.438 |  13.966 |   19.355 | 
     | ALU/U123                             | A0N v -> Y v | OAI2BB1X2M | 0.092 | 0.302 |  14.268 |   19.657 | 
     | ALU/U78                              | B0 v -> Y ^  | AOI211X2M  | 0.328 | 0.222 |  14.490 |   19.879 | 
     | ALU/U77                              | A2 ^ -> Y v  | AOI31X2M   | 0.204 | 0.151 |  14.641 |   20.030 | 
     | ALU/\ALU_OUT_reg[1]                  | D v          | SDFFRQX2M  | 0.204 | 0.000 |  14.641 |   20.030 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |        Instance         |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                         |               |             |       |       |  Time   |   Time   | 
     |-------------------------+---------------+-------------+-------+-------+---------+----------| 
     |                         | REF_CLK ^     |             | 0.000 |       |   0.000 |   -5.389 | 
     | REF_CLK__L1_I0          | A ^ -> Y v    | CLKINVX40M  | 0.019 | 0.023 |   0.023 |   -5.366 | 
     | REF_CLK__L2_I0          | A v -> Y ^    | CLKINVX8M   | 0.030 | 0.028 |   0.051 |   -5.338 | 
     | U0_mux2X1/U1            | A ^ -> Y ^    | MX2X6M      | 0.069 | 0.153 |   0.204 |   -5.185 | 
     | CLK_M__L1_I0            | A ^ -> Y ^    | CLKBUFX12M  | 0.095 | 0.141 |   0.345 |   -5.044 | 
     | CLK_GATE/U0_TLATNCAX12M | CK ^ -> ECK ^ | TLATNCAX12M | 0.095 | 0.164 |   0.509 |   -4.881 | 
     | CLK_GATE                | GATED_CLK ^   | CLK_GATE    |       |       |   0.509 |   -4.881 | 
     | ALU_CLK__L1_I0          | A ^ -> Y ^    | CLKBUFX20M  | 0.080 | 0.141 |   0.649 |   -4.740 | 
     | ALU/\ALU_OUT_reg[1]     | CK ^          | SDFFRQX2M   | 0.080 | 0.002 |   0.651 |   -4.738 | 
     +--------------------------------------------------------------------------------------------+ 
Path 3: MET Setup Check with Pin ALU/\ALU_OUT_reg[2] /CK 
Endpoint:   ALU/\ALU_OUT_reg[2] /D          (v) checked with  leading edge of 
'ALU_CLK'
Beginpoint: REGISTER/\Reg_File_reg[1][7] /Q (^) triggered by  leading edge of 
'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.652
- Setup                         0.419
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.034
- Arrival Time                 11.989
= Slack Time                    8.045
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                      |              |            |       |       |  Time   |   Time   | 
     |--------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                      | REF_CLK ^    |            | 0.000 |       |   0.000 |    8.045 | 
     | REF_CLK__L1_I0                       | A ^ -> Y v   | CLKINVX40M | 0.019 | 0.023 |   0.023 |    8.068 | 
     | REF_CLK__L2_I0                       | A v -> Y ^   | CLKINVX8M  | 0.030 | 0.028 |   0.051 |    8.096 | 
     | U0_mux2X1/U1                         | A ^ -> Y ^   | MX2X6M     | 0.069 | 0.153 |   0.204 |    8.249 | 
     | CLK_M__L1_I0                         | A ^ -> Y ^   | CLKBUFX12M | 0.095 | 0.141 |   0.345 |    8.390 | 
     | CLK_M__L2_I0                         | A ^ -> Y ^   | CLKBUFX40M | 0.097 | 0.154 |   0.498 |    8.543 | 
     | CLK_M__L3_I1                         | A ^ -> Y v   | CLKINVX40M | 0.092 | 0.089 |   0.588 |    8.632 | 
     | CLK_M__L4_I3                         | A v -> Y ^   | CLKINVX40M | 0.085 | 0.078 |   0.665 |    8.710 | 
     | REGISTER/\Reg_File_reg[1][7]         | CK ^ -> Q ^  | SDFFRQX2M  | 0.732 | 0.742 |   1.407 |    9.452 | 
     | ALU/div_56/U71                       | B ^ -> Y v   | NOR2X1M    | 0.204 | 0.188 |   1.596 |    9.640 | 
     | ALU/div_56/U68                       | A v -> Y v   | AND3X1M    | 0.102 | 0.258 |   1.854 |    9.899 | 
     | ALU/div_56/U66                       | A v -> Y v   | AND2X1M    | 0.100 | 0.203 |   2.057 |   10.101 | 
     | ALU/div_56/U63                       | B v -> Y v   | AND4X1M    | 0.143 | 0.295 |   2.352 |   10.397 | 
     | ALU/div_56/U41                       | S0 v -> Y ^  | CLKMX2X2M  | 0.120 | 0.244 |   2.596 |   10.641 | 
     | ALU/div_56/\u_div/u_fa_PartRem_0_6_1 | A ^ -> CO ^  | ADDFX2M    | 0.122 | 0.491 |   3.087 |   11.132 | 
     | ALU/div_56/U64                       | C ^ -> Y ^   | AND3X1M    | 0.250 | 0.308 |   3.395 |   11.440 | 
     | ALU/div_56/U47                       | S0 ^ -> Y v  | CLKMX2X2M  | 0.143 | 0.291 |   3.685 |   11.730 | 
     | ALU/div_56/\u_div/u_fa_PartRem_0_5_1 | A v -> CO v  | ADDFX2M    | 0.132 | 0.474 |   4.160 |   12.205 | 
     | ALU/div_56/\u_div/u_fa_PartRem_0_5_2 | CI v -> CO v | ADDFX2M    | 0.115 | 0.315 |   4.474 |   12.519 | 
     | ALU/div_56/U65                       | A v -> Y v   | AND2X1M    | 0.213 | 0.287 |   4.761 |   12.806 | 
     | ALU/div_56/U52                       | S0 v -> Y v  | CLKMX2X2M  | 0.137 | 0.258 |   5.019 |   13.064 | 
     | ALU/div_56/\u_div/u_fa_PartRem_0_4_1 | A v -> CO v  | ADDFX2M    | 0.131 | 0.472 |   5.491 |   13.535 | 
     | ALU/div_56/\u_div/u_fa_PartRem_0_4_2 | CI v -> CO v | ADDFX2M    | 0.134 | 0.344 |   5.834 |   13.879 | 
     | ALU/div_56/\u_div/u_fa_PartRem_0_4_3 | CI v -> CO v | ADDFX2M    | 0.113 | 0.313 |   6.148 |   14.192 | 
     | ALU/div_56/U67                       | A v -> Y v   | AND2X1M    | 0.246 | 0.308 |   6.455 |   14.500 | 
     | ALU/div_56/U56                       | S0 v -> Y v  | CLKMX2X2M  | 0.150 | 0.277 |   6.732 |   14.777 | 
     | ALU/div_56/\u_div/u_fa_PartRem_0_3_1 | A v -> CO v  | ADDFX2M    | 0.133 | 0.478 |   7.211 |   15.256 | 
     | ALU/div_56/\u_div/u_fa_PartRem_0_3_2 | CI v -> CO v | ADDFX2M    | 0.130 | 0.339 |   7.550 |   15.595 | 
     | ALU/div_56/\u_div/u_fa_PartRem_0_3_3 | CI v -> CO v | ADDFX2M    | 0.131 | 0.340 |   7.890 |   15.935 | 
     | ALU/div_56/\u_div/u_fa_PartRem_0_3_4 | CI v -> CO v | ADDFX2M    | 0.116 | 0.316 |   8.206 |   16.251 | 
     | ALU/div_56/U69                       | C v -> Y v   | AND3X1M    | 0.288 | 0.420 |   8.626 |   16.671 | 
     | ALU/div_56/U59                       | S0 v -> Y v  | CLKMX2X2M  | 0.130 | 0.271 |   8.897 |   16.941 | 
     | ALU/div_56/\u_div/u_fa_PartRem_0_2_1 | A v -> CO v  | ADDFX2M    | 0.136 | 0.477 |   9.373 |   17.418 | 
     | ALU/div_56/\u_div/u_fa_PartRem_0_2_2 | CI v -> CO v | ADDFX2M    | 0.130 | 0.340 |   9.713 |   17.758 | 
     | ALU/div_56/\u_div/u_fa_PartRem_0_2_3 | CI v -> CO v | ADDFX2M    | 0.129 | 0.336 |  10.049 |   18.094 | 
     | ALU/div_56/\u_div/u_fa_PartRem_0_2_4 | CI v -> CO v | ADDFX2M    | 0.129 | 0.336 |  10.385 |   18.430 | 
     | ALU/div_56/\u_div/u_fa_PartRem_0_2_5 | CI v -> CO v | ADDFX2M    | 0.117 | 0.318 |  10.703 |   18.748 | 
     | ALU/div_56/U70                       | A v -> Y v   | AND2X1M    | 0.355 | 0.375 |  11.079 |   19.124 | 
     | ALU/U93                              | A0 v -> Y ^  | AOI22X1M   | 0.255 | 0.236 |  11.315 |   19.360 | 
     | ALU/U92                              | B0 ^ -> Y v  | OAI21X2M   | 0.136 | 0.114 |  11.429 |   19.474 | 
     | ALU/U83                              | C0 v -> Y ^  | AOI221XLM  | 0.596 | 0.364 |  11.793 |   19.837 | 
     | ALU/U81                              | A2 ^ -> Y v  | AOI31X2M   | 0.190 | 0.196 |  11.989 |   20.033 | 
     | ALU/\ALU_OUT_reg[2]                  | D v          | SDFFRQX2M  | 0.190 | 0.000 |  11.989 |   20.034 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |        Instance         |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                         |               |             |       |       |  Time   |   Time   | 
     |-------------------------+---------------+-------------+-------+-------+---------+----------| 
     |                         | REF_CLK ^     |             | 0.000 |       |   0.000 |   -8.045 | 
     | REF_CLK__L1_I0          | A ^ -> Y v    | CLKINVX40M  | 0.019 | 0.023 |   0.023 |   -8.022 | 
     | REF_CLK__L2_I0          | A v -> Y ^    | CLKINVX8M   | 0.030 | 0.028 |   0.051 |   -7.994 | 
     | U0_mux2X1/U1            | A ^ -> Y ^    | MX2X6M      | 0.069 | 0.153 |   0.204 |   -7.840 | 
     | CLK_M__L1_I0            | A ^ -> Y ^    | CLKBUFX12M  | 0.095 | 0.141 |   0.345 |   -7.700 | 
     | CLK_GATE/U0_TLATNCAX12M | CK ^ -> ECK ^ | TLATNCAX12M | 0.095 | 0.164 |   0.508 |   -7.536 | 
     | CLK_GATE                | GATED_CLK ^   | CLK_GATE    |       |       |   0.508 |   -7.536 | 
     | ALU_CLK__L1_I0          | A ^ -> Y ^    | CLKBUFX20M  | 0.080 | 0.141 |   0.649 |   -7.396 | 
     | ALU/\ALU_OUT_reg[2]     | CK ^          | SDFFRQX2M   | 0.080 | 0.003 |   0.652 |   -7.393 | 
     +--------------------------------------------------------------------------------------------+ 
Path 4: MET Setup Check with Pin ALU/\ALU_OUT_reg[3] /CK 
Endpoint:   ALU/\ALU_OUT_reg[3] /D          (v) checked with  leading edge of 
'ALU_CLK'
Beginpoint: REGISTER/\Reg_File_reg[1][7] /Q (^) triggered by  leading edge of 
'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.653
- Setup                         0.416
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.037
- Arrival Time                  9.518
= Slack Time                   10.519
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                      |              |            |       |       |  Time   |   Time   | 
     |--------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                      | REF_CLK ^    |            | 0.000 |       |   0.000 |   10.519 | 
     | REF_CLK__L1_I0                       | A ^ -> Y v   | CLKINVX40M | 0.019 | 0.023 |   0.023 |   10.542 | 
     | REF_CLK__L2_I0                       | A v -> Y ^   | CLKINVX8M  | 0.030 | 0.028 |   0.051 |   10.570 | 
     | U0_mux2X1/U1                         | A ^ -> Y ^   | MX2X6M     | 0.069 | 0.153 |   0.204 |   10.724 | 
     | CLK_M__L1_I0                         | A ^ -> Y ^   | CLKBUFX12M | 0.095 | 0.141 |   0.345 |   10.864 | 
     | CLK_M__L2_I0                         | A ^ -> Y ^   | CLKBUFX40M | 0.097 | 0.154 |   0.498 |   11.018 | 
     | CLK_M__L3_I1                         | A ^ -> Y v   | CLKINVX40M | 0.092 | 0.089 |   0.588 |   11.107 | 
     | CLK_M__L4_I3                         | A v -> Y ^   | CLKINVX40M | 0.085 | 0.078 |   0.665 |   11.185 | 
     | REGISTER/\Reg_File_reg[1][7]         | CK ^ -> Q ^  | SDFFRQX2M  | 0.732 | 0.742 |   1.407 |   11.927 | 
     | ALU/div_56/U71                       | B ^ -> Y v   | NOR2X1M    | 0.204 | 0.188 |   1.596 |   12.115 | 
     | ALU/div_56/U68                       | A v -> Y v   | AND3X1M    | 0.102 | 0.258 |   1.854 |   12.373 | 
     | ALU/div_56/U66                       | A v -> Y v   | AND2X1M    | 0.100 | 0.203 |   2.057 |   12.576 | 
     | ALU/div_56/U63                       | B v -> Y v   | AND4X1M    | 0.143 | 0.295 |   2.352 |   12.871 | 
     | ALU/div_56/U41                       | S0 v -> Y ^  | CLKMX2X2M  | 0.120 | 0.244 |   2.596 |   13.116 | 
     | ALU/div_56/\u_div/u_fa_PartRem_0_6_1 | A ^ -> CO ^  | ADDFX2M    | 0.122 | 0.491 |   3.087 |   13.606 | 
     | ALU/div_56/U64                       | C ^ -> Y ^   | AND3X1M    | 0.250 | 0.308 |   3.395 |   13.914 | 
     | ALU/div_56/U47                       | S0 ^ -> Y v  | CLKMX2X2M  | 0.143 | 0.291 |   3.685 |   14.205 | 
     | ALU/div_56/\u_div/u_fa_PartRem_0_5_1 | A v -> CO v  | ADDFX2M    | 0.132 | 0.474 |   4.160 |   14.679 | 
     | ALU/div_56/\u_div/u_fa_PartRem_0_5_2 | CI v -> CO v | ADDFX2M    | 0.115 | 0.315 |   4.474 |   14.994 | 
     | ALU/div_56/U65                       | A v -> Y v   | AND2X1M    | 0.213 | 0.287 |   4.761 |   15.280 | 
     | ALU/div_56/U52                       | S0 v -> Y v  | CLKMX2X2M  | 0.137 | 0.258 |   5.019 |   15.538 | 
     | ALU/div_56/\u_div/u_fa_PartRem_0_4_1 | A v -> CO v  | ADDFX2M    | 0.131 | 0.472 |   5.491 |   16.010 | 
     | ALU/div_56/\u_div/u_fa_PartRem_0_4_2 | CI v -> CO v | ADDFX2M    | 0.134 | 0.344 |   5.835 |   16.354 | 
     | ALU/div_56/\u_div/u_fa_PartRem_0_4_3 | CI v -> CO v | ADDFX2M    | 0.113 | 0.313 |   6.148 |   16.667 | 
     | ALU/div_56/U67                       | A v -> Y v   | AND2X1M    | 0.246 | 0.308 |   6.456 |   16.975 | 
     | ALU/div_56/U56                       | S0 v -> Y v  | CLKMX2X2M  | 0.150 | 0.277 |   6.732 |   17.252 | 
     | ALU/div_56/\u_div/u_fa_PartRem_0_3_1 | A v -> CO v  | ADDFX2M    | 0.133 | 0.478 |   7.211 |   17.730 | 
     | ALU/div_56/\u_div/u_fa_PartRem_0_3_2 | CI v -> CO v | ADDFX2M    | 0.130 | 0.339 |   7.550 |   18.070 | 
     | ALU/div_56/\u_div/u_fa_PartRem_0_3_3 | CI v -> CO v | ADDFX2M    | 0.131 | 0.340 |   7.890 |   18.410 | 
     | ALU/div_56/\u_div/u_fa_PartRem_0_3_4 | CI v -> CO v | ADDFX2M    | 0.116 | 0.316 |   8.206 |   18.726 | 
     | ALU/div_56/U69                       | C v -> Y v   | AND3X1M    | 0.288 | 0.420 |   8.626 |   19.145 | 
     | ALU/U97                              | A0 v -> Y ^  | AOI22X1M   | 0.262 | 0.221 |   8.847 |   19.366 | 
     | ALU/U96                              | B0 ^ -> Y v  | OAI21X2M   | 0.123 | 0.105 |   8.951 |   19.471 | 
     | ALU/U87                              | C0 v -> Y ^  | AOI221XLM  | 0.633 | 0.382 |   9.333 |   19.852 | 
     | ALU/U85                              | A2 ^ -> Y v  | AOI31X2M   | 0.176 | 0.184 |   9.517 |   20.037 | 
     | ALU/\ALU_OUT_reg[3]                  | D v          | SDFFRQX2M  | 0.176 | 0.000 |   9.518 |   20.037 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |        Instance         |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                         |               |             |       |       |  Time   |   Time   | 
     |-------------------------+---------------+-------------+-------+-------+---------+----------| 
     |                         | REF_CLK ^     |             | 0.000 |       |   0.000 |  -10.519 | 
     | REF_CLK__L1_I0          | A ^ -> Y v    | CLKINVX40M  | 0.019 | 0.023 |   0.023 |  -10.496 | 
     | REF_CLK__L2_I0          | A v -> Y ^    | CLKINVX8M   | 0.030 | 0.028 |   0.051 |  -10.468 | 
     | U0_mux2X1/U1            | A ^ -> Y ^    | MX2X6M      | 0.069 | 0.153 |   0.204 |  -10.315 | 
     | CLK_M__L1_I0            | A ^ -> Y ^    | CLKBUFX12M  | 0.095 | 0.141 |   0.345 |  -10.175 | 
     | CLK_GATE/U0_TLATNCAX12M | CK ^ -> ECK ^ | TLATNCAX12M | 0.095 | 0.164 |   0.508 |  -10.011 | 
     | CLK_GATE                | GATED_CLK ^   | CLK_GATE    |       |       |   0.508 |  -10.011 | 
     | ALU_CLK__L1_I0          | A ^ -> Y ^    | CLKBUFX20M  | 0.080 | 0.141 |   0.649 |   -9.870 | 
     | ALU/\ALU_OUT_reg[3]     | CK ^          | SDFFRQX2M   | 0.080 | 0.004 |   0.653 |   -9.867 | 
     +--------------------------------------------------------------------------------------------+ 
Path 5: MET Setup Check with Pin ALU/\ALU_OUT_reg[15] /CK 
Endpoint:   ALU/\ALU_OUT_reg[15] /D         (v) checked with  leading edge of 
'ALU_CLK'
Beginpoint: REGISTER/\Reg_File_reg[0][0] /Q (^) triggered by  leading edge of 
'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.654
- Setup                         0.400
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.054
- Arrival Time                  7.977
= Slack Time                   12.078
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |              |            |       |       |  Time   |   Time   | 
     |------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^    |            | 0.000 |       |   0.000 |   12.078 | 
     | REF_CLK__L1_I0               | A ^ -> Y v   | CLKINVX40M | 0.019 | 0.023 |   0.023 |   12.101 | 
     | REF_CLK__L2_I0               | A v -> Y ^   | CLKINVX8M  | 0.030 | 0.028 |   0.051 |   12.129 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^   | MX2X6M     | 0.069 | 0.153 |   0.204 |   12.282 | 
     | CLK_M__L1_I0                 | A ^ -> Y ^   | CLKBUFX12M | 0.095 | 0.141 |   0.345 |   12.422 | 
     | CLK_M__L2_I0                 | A ^ -> Y ^   | CLKBUFX40M | 0.097 | 0.154 |   0.498 |   12.576 | 
     | CLK_M__L3_I1                 | A ^ -> Y v   | CLKINVX40M | 0.092 | 0.089 |   0.588 |   12.665 | 
     | CLK_M__L4_I3                 | A v -> Y ^   | CLKINVX40M | 0.085 | 0.078 |   0.665 |   12.743 | 
     | REGISTER/\Reg_File_reg[0][0] | CK ^ -> Q ^  | SDFFRQX2M  | 0.751 | 0.761 |   1.426 |   13.504 | 
     | ALU/mult_49/U40              | A ^ -> Y v   | INVX2M     | 0.270 | 0.271 |   1.697 |   13.774 | 
     | ALU/mult_49/U114             | B v -> Y ^   | NOR2X1M    | 0.261 | 0.226 |   1.923 |   14.000 | 
     | ALU/mult_49/U5               | A ^ -> Y ^   | AND2X2M    | 0.079 | 0.172 |   2.094 |   14.172 | 
     | ALU/mult_49/S2_2_2           | B ^ -> CO ^  | ADDFX2M    | 0.117 | 0.550 |   2.644 |   14.722 | 
     | ALU/mult_49/S2_3_2           | B ^ -> CO ^  | ADDFX2M    | 0.129 | 0.569 |   3.213 |   15.291 | 
     | ALU/mult_49/S2_4_2           | B ^ -> CO ^  | ADDFX2M    | 0.118 | 0.562 |   3.775 |   15.853 | 
     | ALU/mult_49/S2_5_2           | B ^ -> CO ^  | ADDFX2M    | 0.124 | 0.565 |   4.340 |   16.418 | 
     | ALU/mult_49/S2_6_2           | B ^ -> CO ^  | ADDFX2M    | 0.124 | 0.566 |   4.907 |   16.984 | 
     | ALU/mult_49/S4_2             | B ^ -> S v   | ADDFX2M    | 0.161 | 0.599 |   5.506 |   17.584 | 
     | ALU/mult_49/U10              | B v -> Y ^   | CLKXOR2X2M | 0.131 | 0.328 |   5.834 |   17.912 | 
     | ALU/mult_49/FS_1/U3          | A ^ -> Y v   | NAND2X2M   | 0.081 | 0.083 |   5.917 |   17.995 | 
     | ALU/mult_49/FS_1/U31         | A0 v -> Y v  | OA21X1M    | 0.135 | 0.385 |   6.301 |   18.379 | 
     | ALU/mult_49/FS_1/U28         | A0N v -> Y v | AOI2BB1X1M | 0.110 | 0.272 |   6.574 |   18.651 | 
     | ALU/mult_49/FS_1/U26         | A1 v -> Y v  | OA21X1M    | 0.147 | 0.416 |   6.989 |   19.067 | 
     | ALU/mult_49/FS_1/U21         | A1 v -> Y ^  | OAI21BX1M  | 0.414 | 0.299 |   7.289 |   19.366 | 
     | ALU/mult_49/FS_1/U19         | A1 ^ -> Y v  | OAI21X1M   | 0.121 | 0.143 |   7.432 |   19.509 | 
     | ALU/mult_49/FS_1/U2          | B0N v -> Y v | AOI21BX2M  | 0.061 | 0.180 |   7.611 |   19.689 | 
     | ALU/mult_49/FS_1/U6          | B v -> Y v   | XNOR2X2M   | 0.112 | 0.164 |   7.775 |   19.853 | 
     | ALU/U40                      | A0N v -> Y v | OAI2BB1X2M | 0.098 | 0.201 |   7.976 |   20.054 | 
     | ALU/\ALU_OUT_reg[15]         | D v          | SDFFRQX2M  | 0.098 | 0.000 |   7.977 |   20.054 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |        Instance         |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                         |               |             |       |       |  Time   |   Time   | 
     |-------------------------+---------------+-------------+-------+-------+---------+----------| 
     |                         | REF_CLK ^     |             | 0.000 |       |   0.000 |  -12.078 | 
     | REF_CLK__L1_I0          | A ^ -> Y v    | CLKINVX40M  | 0.019 | 0.023 |   0.023 |  -12.055 | 
     | REF_CLK__L2_I0          | A v -> Y ^    | CLKINVX8M   | 0.030 | 0.028 |   0.051 |  -12.027 | 
     | U0_mux2X1/U1            | A ^ -> Y ^    | MX2X6M      | 0.069 | 0.153 |   0.204 |  -11.873 | 
     | CLK_M__L1_I0            | A ^ -> Y ^    | CLKBUFX12M  | 0.095 | 0.141 |   0.345 |  -11.733 | 
     | CLK_GATE/U0_TLATNCAX12M | CK ^ -> ECK ^ | TLATNCAX12M | 0.095 | 0.164 |   0.509 |  -11.569 | 
     | CLK_GATE                | GATED_CLK ^   | CLK_GATE    |       |       |   0.509 |  -11.569 | 
     | ALU_CLK__L1_I0          | A ^ -> Y ^    | CLKBUFX20M  | 0.080 | 0.141 |   0.649 |  -11.428 | 
     | ALU/\ALU_OUT_reg[15]    | CK ^          | SDFFRQX2M   | 0.080 | 0.005 |   0.654 |  -11.424 | 
     +--------------------------------------------------------------------------------------------+ 
Path 6: MET Setup Check with Pin ALU/\ALU_OUT_reg[14] /CK 
Endpoint:   ALU/\ALU_OUT_reg[14] /D         (v) checked with  leading edge of 
'ALU_CLK'
Beginpoint: REGISTER/\Reg_File_reg[0][0] /Q (^) triggered by  leading edge of 
'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.654
- Setup                         0.396
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.059
- Arrival Time                  7.755
= Slack Time                   12.304
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |              |            |       |       |  Time   |   Time   | 
     |------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^    |            | 0.000 |       |   0.000 |   12.304 | 
     | REF_CLK__L1_I0               | A ^ -> Y v   | CLKINVX40M | 0.019 | 0.023 |   0.023 |   12.327 | 
     | REF_CLK__L2_I0               | A v -> Y ^   | CLKINVX8M  | 0.030 | 0.028 |   0.051 |   12.355 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^   | MX2X6M     | 0.069 | 0.153 |   0.204 |   12.508 | 
     | CLK_M__L1_I0                 | A ^ -> Y ^   | CLKBUFX12M | 0.095 | 0.141 |   0.345 |   12.649 | 
     | CLK_M__L2_I0                 | A ^ -> Y ^   | CLKBUFX40M | 0.097 | 0.154 |   0.498 |   12.802 | 
     | CLK_M__L3_I1                 | A ^ -> Y v   | CLKINVX40M | 0.092 | 0.089 |   0.588 |   12.892 | 
     | CLK_M__L4_I3                 | A v -> Y ^   | CLKINVX40M | 0.085 | 0.078 |   0.665 |   12.969 | 
     | REGISTER/\Reg_File_reg[0][0] | CK ^ -> Q ^  | SDFFRQX2M  | 0.751 | 0.761 |   1.426 |   13.730 | 
     | ALU/mult_49/U40              | A ^ -> Y v   | INVX2M     | 0.270 | 0.271 |   1.697 |   14.001 | 
     | ALU/mult_49/U114             | B v -> Y ^   | NOR2X1M    | 0.261 | 0.226 |   1.923 |   14.227 | 
     | ALU/mult_49/U5               | A ^ -> Y ^   | AND2X2M    | 0.079 | 0.172 |   2.094 |   14.398 | 
     | ALU/mult_49/S2_2_2           | B ^ -> CO ^  | ADDFX2M    | 0.117 | 0.550 |   2.644 |   14.948 | 
     | ALU/mult_49/S2_3_2           | B ^ -> CO ^  | ADDFX2M    | 0.129 | 0.569 |   3.213 |   15.517 | 
     | ALU/mult_49/S2_4_2           | B ^ -> CO ^  | ADDFX2M    | 0.118 | 0.562 |   3.775 |   16.079 | 
     | ALU/mult_49/S2_5_2           | B ^ -> CO ^  | ADDFX2M    | 0.124 | 0.565 |   4.340 |   16.644 | 
     | ALU/mult_49/S2_6_2           | B ^ -> CO ^  | ADDFX2M    | 0.124 | 0.566 |   4.907 |   17.211 | 
     | ALU/mult_49/S4_2             | B ^ -> S v   | ADDFX2M    | 0.161 | 0.599 |   5.506 |   17.810 | 
     | ALU/mult_49/U10              | B v -> Y ^   | CLKXOR2X2M | 0.131 | 0.328 |   5.834 |   18.138 | 
     | ALU/mult_49/FS_1/U3          | A ^ -> Y v   | NAND2X2M   | 0.081 | 0.083 |   5.917 |   18.221 | 
     | ALU/mult_49/FS_1/U31         | A0 v -> Y v  | OA21X1M    | 0.135 | 0.385 |   6.301 |   18.605 | 
     | ALU/mult_49/FS_1/U28         | A0N v -> Y v | AOI2BB1X1M | 0.110 | 0.272 |   6.574 |   18.878 | 
     | ALU/mult_49/FS_1/U26         | A1 v -> Y v  | OA21X1M    | 0.147 | 0.416 |   6.989 |   19.293 | 
     | ALU/mult_49/FS_1/U21         | A1 v -> Y ^  | OAI21BX1M  | 0.414 | 0.299 |   7.289 |   19.593 | 
     | ALU/mult_49/FS_1/U20         | C ^ -> Y v   | XOR3XLM    | 0.162 | 0.267 |   7.555 |   19.859 | 
     | ALU/U39                      | A0N v -> Y v | OAI2BB1X2M | 0.078 | 0.199 |   7.755 |   20.059 | 
     | ALU/\ALU_OUT_reg[14]         | D v          | SDFFRQX2M  | 0.078 | 0.000 |   7.755 |   20.059 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |        Instance         |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                         |               |             |       |       |  Time   |   Time   | 
     |-------------------------+---------------+-------------+-------+-------+---------+----------| 
     |                         | REF_CLK ^     |             | 0.000 |       |   0.000 |  -12.304 | 
     | REF_CLK__L1_I0          | A ^ -> Y v    | CLKINVX40M  | 0.019 | 0.023 |   0.023 |  -12.281 | 
     | REF_CLK__L2_I0          | A v -> Y ^    | CLKINVX8M   | 0.030 | 0.028 |   0.051 |  -12.253 | 
     | U0_mux2X1/U1            | A ^ -> Y ^    | MX2X6M      | 0.069 | 0.153 |   0.204 |  -12.100 | 
     | CLK_M__L1_I0            | A ^ -> Y ^    | CLKBUFX12M  | 0.095 | 0.141 |   0.345 |  -11.959 | 
     | CLK_GATE/U0_TLATNCAX12M | CK ^ -> ECK ^ | TLATNCAX12M | 0.095 | 0.164 |   0.508 |  -11.795 | 
     | CLK_GATE                | GATED_CLK ^   | CLK_GATE    |       |       |   0.508 |  -11.795 | 
     | ALU_CLK__L1_I0          | A ^ -> Y ^    | CLKBUFX20M  | 0.080 | 0.141 |   0.649 |  -11.655 | 
     | ALU/\ALU_OUT_reg[14]    | CK ^          | SDFFRQX2M   | 0.080 | 0.005 |   0.654 |  -11.650 | 
     +--------------------------------------------------------------------------------------------+ 
Path 7: MET Setup Check with Pin ALU/\ALU_OUT_reg[4] /CK 
Endpoint:   ALU/\ALU_OUT_reg[4] /D          (v) checked with  leading edge of 
'ALU_CLK'
Beginpoint: REGISTER/\Reg_File_reg[1][7] /Q (^) triggered by  leading edge of 
'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.654
- Setup                         0.415
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.039
- Arrival Time                  7.330
= Slack Time                   12.708
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                      |              |            |       |       |  Time   |   Time   | 
     |--------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                      | REF_CLK ^    |            | 0.000 |       |   0.000 |   12.708 | 
     | REF_CLK__L1_I0                       | A ^ -> Y v   | CLKINVX40M | 0.019 | 0.023 |   0.023 |   12.731 | 
     | REF_CLK__L2_I0                       | A v -> Y ^   | CLKINVX8M  | 0.030 | 0.028 |   0.051 |   12.759 | 
     | U0_mux2X1/U1                         | A ^ -> Y ^   | MX2X6M     | 0.069 | 0.153 |   0.204 |   12.913 | 
     | CLK_M__L1_I0                         | A ^ -> Y ^   | CLKBUFX12M | 0.095 | 0.141 |   0.345 |   13.053 | 
     | CLK_M__L2_I0                         | A ^ -> Y ^   | CLKBUFX40M | 0.097 | 0.154 |   0.498 |   13.207 | 
     | CLK_M__L3_I1                         | A ^ -> Y v   | CLKINVX40M | 0.092 | 0.089 |   0.588 |   13.296 | 
     | CLK_M__L4_I3                         | A v -> Y ^   | CLKINVX40M | 0.085 | 0.078 |   0.665 |   13.374 | 
     | REGISTER/\Reg_File_reg[1][7]         | CK ^ -> Q ^  | SDFFRQX2M  | 0.732 | 0.742 |   1.407 |   14.116 | 
     | ALU/div_56/U71                       | B ^ -> Y v   | NOR2X1M    | 0.204 | 0.188 |   1.596 |   14.304 | 
     | ALU/div_56/U68                       | A v -> Y v   | AND3X1M    | 0.102 | 0.258 |   1.854 |   14.563 | 
     | ALU/div_56/U66                       | A v -> Y v   | AND2X1M    | 0.100 | 0.203 |   2.057 |   14.765 | 
     | ALU/div_56/U63                       | B v -> Y v   | AND4X1M    | 0.143 | 0.295 |   2.352 |   15.061 | 
     | ALU/div_56/U41                       | S0 v -> Y ^  | CLKMX2X2M  | 0.120 | 0.244 |   2.596 |   15.305 | 
     | ALU/div_56/\u_div/u_fa_PartRem_0_6_1 | A ^ -> CO ^  | ADDFX2M    | 0.122 | 0.491 |   3.087 |   15.796 | 
     | ALU/div_56/U64                       | C ^ -> Y ^   | AND3X1M    | 0.250 | 0.308 |   3.395 |   16.103 | 
     | ALU/div_56/U47                       | S0 ^ -> Y v  | CLKMX2X2M  | 0.143 | 0.291 |   3.686 |   16.394 | 
     | ALU/div_56/\u_div/u_fa_PartRem_0_5_1 | A v -> CO v  | ADDFX2M    | 0.132 | 0.474 |   4.160 |   16.868 | 
     | ALU/div_56/\u_div/u_fa_PartRem_0_5_2 | CI v -> CO v | ADDFX2M    | 0.115 | 0.315 |   4.474 |   17.183 | 
     | ALU/div_56/U65                       | A v -> Y v   | AND2X1M    | 0.213 | 0.287 |   4.761 |   17.469 | 
     | ALU/div_56/U52                       | S0 v -> Y v  | CLKMX2X2M  | 0.137 | 0.258 |   5.019 |   17.727 | 
     | ALU/div_56/\u_div/u_fa_PartRem_0_4_1 | A v -> CO v  | ADDFX2M    | 0.131 | 0.472 |   5.491 |   18.199 | 
     | ALU/div_56/\u_div/u_fa_PartRem_0_4_2 | CI v -> CO v | ADDFX2M    | 0.134 | 0.344 |   5.834 |   18.543 | 
     | ALU/div_56/\u_div/u_fa_PartRem_0_4_3 | CI v -> CO v | ADDFX2M    | 0.113 | 0.313 |   6.148 |   18.856 | 
     | ALU/div_56/U67                       | A v -> Y v   | AND2X1M    | 0.246 | 0.308 |   6.455 |   19.164 | 
     | ALU/U101                             | A0 v -> Y ^  | AOI22X1M   | 0.260 | 0.208 |   6.664 |   19.372 | 
     | ALU/U100                             | B0 ^ -> Y v  | OAI21X2M   | 0.138 | 0.118 |   6.781 |   19.490 | 
     | ALU/U63                              | C0 v -> Y ^  | AOI221XLM  | 0.606 | 0.369 |   7.151 |   19.859 | 
     | ALU/U61                              | A2 ^ -> Y v  | AOI31X2M   | 0.172 | 0.180 |   7.330 |   20.039 | 
     | ALU/\ALU_OUT_reg[4]                  | D v          | SDFFRQX2M  | 0.172 | 0.000 |   7.330 |   20.039 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |        Instance         |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                         |               |             |       |       |  Time   |   Time   | 
     |-------------------------+---------------+-------------+-------+-------+---------+----------| 
     |                         | REF_CLK ^     |             | 0.000 |       |   0.000 |  -12.708 | 
     | REF_CLK__L1_I0          | A ^ -> Y v    | CLKINVX40M  | 0.019 | 0.023 |   0.023 |  -12.685 | 
     | REF_CLK__L2_I0          | A v -> Y ^    | CLKINVX8M   | 0.030 | 0.028 |   0.051 |  -12.657 | 
     | U0_mux2X1/U1            | A ^ -> Y ^    | MX2X6M      | 0.069 | 0.153 |   0.204 |  -12.504 | 
     | CLK_M__L1_I0            | A ^ -> Y ^    | CLKBUFX12M  | 0.095 | 0.141 |   0.345 |  -12.364 | 
     | CLK_GATE/U0_TLATNCAX12M | CK ^ -> ECK ^ | TLATNCAX12M | 0.095 | 0.164 |   0.508 |  -12.200 | 
     | CLK_GATE                | GATED_CLK ^   | CLK_GATE    |       |       |   0.508 |  -12.200 | 
     | ALU_CLK__L1_I0          | A ^ -> Y ^    | CLKBUFX20M  | 0.080 | 0.141 |   0.649 |  -12.059 | 
     | ALU/\ALU_OUT_reg[4]     | CK ^          | SDFFRQX2M   | 0.080 | 0.004 |   0.654 |  -12.055 | 
     +--------------------------------------------------------------------------------------------+ 
Path 8: MET Setup Check with Pin ALU/\ALU_OUT_reg[13] /CK 
Endpoint:   ALU/\ALU_OUT_reg[13] /D         (v) checked with  leading edge of 
'ALU_CLK'
Beginpoint: REGISTER/\Reg_File_reg[0][0] /Q (^) triggered by  leading edge of 
'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.654
- Setup                         0.396
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.058
- Arrival Time                  7.347
= Slack Time                   12.710
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |              |            |       |       |  Time   |   Time   | 
     |------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^    |            | 0.000 |       |   0.000 |   12.710 | 
     | REF_CLK__L1_I0               | A ^ -> Y v   | CLKINVX40M | 0.019 | 0.023 |   0.023 |   12.733 | 
     | REF_CLK__L2_I0               | A v -> Y ^   | CLKINVX8M  | 0.030 | 0.028 |   0.051 |   12.761 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^   | MX2X6M     | 0.069 | 0.153 |   0.204 |   12.915 | 
     | CLK_M__L1_I0                 | A ^ -> Y ^   | CLKBUFX12M | 0.095 | 0.141 |   0.345 |   13.055 | 
     | CLK_M__L2_I0                 | A ^ -> Y ^   | CLKBUFX40M | 0.097 | 0.154 |   0.498 |   13.209 | 
     | CLK_M__L3_I1                 | A ^ -> Y v   | CLKINVX40M | 0.092 | 0.089 |   0.588 |   13.298 | 
     | CLK_M__L4_I3                 | A v -> Y ^   | CLKINVX40M | 0.085 | 0.078 |   0.665 |   13.376 | 
     | REGISTER/\Reg_File_reg[0][0] | CK ^ -> Q ^  | SDFFRQX2M  | 0.751 | 0.761 |   1.426 |   14.136 | 
     | ALU/mult_49/U40              | A ^ -> Y v   | INVX2M     | 0.270 | 0.271 |   1.697 |   14.407 | 
     | ALU/mult_49/U114             | B v -> Y ^   | NOR2X1M    | 0.261 | 0.226 |   1.923 |   14.633 | 
     | ALU/mult_49/U5               | A ^ -> Y ^   | AND2X2M    | 0.079 | 0.172 |   2.094 |   14.805 | 
     | ALU/mult_49/S2_2_2           | B ^ -> CO ^  | ADDFX2M    | 0.117 | 0.550 |   2.644 |   15.355 | 
     | ALU/mult_49/S2_3_2           | B ^ -> CO ^  | ADDFX2M    | 0.129 | 0.569 |   3.213 |   15.924 | 
     | ALU/mult_49/S2_4_2           | B ^ -> CO ^  | ADDFX2M    | 0.118 | 0.562 |   3.775 |   16.486 | 
     | ALU/mult_49/S2_5_2           | B ^ -> CO ^  | ADDFX2M    | 0.124 | 0.565 |   4.340 |   17.051 | 
     | ALU/mult_49/S2_6_2           | B ^ -> CO ^  | ADDFX2M    | 0.124 | 0.566 |   4.907 |   17.617 | 
     | ALU/mult_49/S4_2             | B ^ -> S v   | ADDFX2M    | 0.161 | 0.599 |   5.506 |   18.217 | 
     | ALU/mult_49/U10              | B v -> Y ^   | CLKXOR2X2M | 0.131 | 0.328 |   5.834 |   18.544 | 
     | ALU/mult_49/FS_1/U3          | A ^ -> Y v   | NAND2X2M   | 0.081 | 0.083 |   5.917 |   18.627 | 
     | ALU/mult_49/FS_1/U31         | A0 v -> Y v  | OA21X1M    | 0.135 | 0.385 |   6.301 |   19.012 | 
     | ALU/mult_49/FS_1/U28         | A0N v -> Y v | AOI2BB1X1M | 0.110 | 0.272 |   6.574 |   19.284 | 
     | ALU/mult_49/FS_1/U26         | A1 v -> Y v  | OA21X1M    | 0.147 | 0.416 |   6.989 |   19.700 | 
     | ALU/mult_49/FS_1/U22         | A v -> Y v   | XNOR2X1M   | 0.128 | 0.165 |   7.154 |   19.865 | 
     | ALU/U38                      | A0N v -> Y v | OAI2BB1X2M | 0.082 | 0.193 |   7.347 |   20.057 | 
     | ALU/\ALU_OUT_reg[13]         | D v          | SDFFRQX2M  | 0.082 | 0.000 |   7.347 |   20.058 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |        Instance         |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                         |               |             |       |       |  Time   |   Time   | 
     |-------------------------+---------------+-------------+-------+-------+---------+----------| 
     |                         | REF_CLK ^     |             | 0.000 |       |   0.000 |  -12.710 | 
     | REF_CLK__L1_I0          | A ^ -> Y v    | CLKINVX40M  | 0.019 | 0.023 |   0.023 |  -12.687 | 
     | REF_CLK__L2_I0          | A v -> Y ^    | CLKINVX8M   | 0.030 | 0.028 |   0.051 |  -12.659 | 
     | U0_mux2X1/U1            | A ^ -> Y ^    | MX2X6M      | 0.069 | 0.153 |   0.204 |  -12.506 | 
     | CLK_M__L1_I0            | A ^ -> Y ^    | CLKBUFX12M  | 0.095 | 0.141 |   0.345 |  -12.366 | 
     | CLK_GATE/U0_TLATNCAX12M | CK ^ -> ECK ^ | TLATNCAX12M | 0.095 | 0.164 |   0.509 |  -12.202 | 
     | CLK_GATE                | GATED_CLK ^   | CLK_GATE    |       |       |   0.509 |  -12.202 | 
     | ALU_CLK__L1_I0          | A ^ -> Y ^    | CLKBUFX20M  | 0.080 | 0.141 |   0.649 |  -12.061 | 
     | ALU/\ALU_OUT_reg[13]    | CK ^          | SDFFRQX2M   | 0.080 | 0.005 |   0.654 |  -12.056 | 
     +--------------------------------------------------------------------------------------------+ 
Path 9: MET Setup Check with Pin ALU/\ALU_OUT_reg[12] /CK 
Endpoint:   ALU/\ALU_OUT_reg[12] /D         (v) checked with  leading edge of 
'ALU_CLK'
Beginpoint: REGISTER/\Reg_File_reg[0][0] /Q (^) triggered by  leading edge of 
'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.654
- Setup                         0.395
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.059
- Arrival Time                  6.988
= Slack Time                   13.071
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |              |            |       |       |  Time   |   Time   | 
     |------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^    |            | 0.000 |       |   0.000 |   13.071 | 
     | REF_CLK__L1_I0               | A ^ -> Y v   | CLKINVX40M | 0.019 | 0.023 |   0.023 |   13.094 | 
     | REF_CLK__L2_I0               | A v -> Y ^   | CLKINVX8M  | 0.030 | 0.028 |   0.051 |   13.122 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^   | MX2X6M     | 0.069 | 0.153 |   0.204 |   13.275 | 
     | CLK_M__L1_I0                 | A ^ -> Y ^   | CLKBUFX12M | 0.095 | 0.141 |   0.345 |   13.416 | 
     | CLK_M__L2_I0                 | A ^ -> Y ^   | CLKBUFX40M | 0.097 | 0.154 |   0.498 |   13.569 | 
     | CLK_M__L3_I1                 | A ^ -> Y v   | CLKINVX40M | 0.092 | 0.089 |   0.588 |   13.659 | 
     | CLK_M__L4_I3                 | A v -> Y ^   | CLKINVX40M | 0.085 | 0.078 |   0.665 |   13.736 | 
     | REGISTER/\Reg_File_reg[0][0] | CK ^ -> Q ^  | SDFFRQX2M  | 0.751 | 0.761 |   1.426 |   14.497 | 
     | ALU/mult_49/U40              | A ^ -> Y v   | INVX2M     | 0.270 | 0.271 |   1.697 |   14.768 | 
     | ALU/mult_49/U114             | B v -> Y ^   | NOR2X1M    | 0.261 | 0.226 |   1.923 |   14.994 | 
     | ALU/mult_49/U5               | A ^ -> Y ^   | AND2X2M    | 0.079 | 0.172 |   2.094 |   15.165 | 
     | ALU/mult_49/S2_2_2           | B ^ -> CO ^  | ADDFX2M    | 0.117 | 0.550 |   2.644 |   15.715 | 
     | ALU/mult_49/S2_3_2           | B ^ -> CO ^  | ADDFX2M    | 0.129 | 0.569 |   3.213 |   16.284 | 
     | ALU/mult_49/S2_4_2           | B ^ -> CO ^  | ADDFX2M    | 0.118 | 0.562 |   3.775 |   16.847 | 
     | ALU/mult_49/S2_5_2           | B ^ -> CO ^  | ADDFX2M    | 0.124 | 0.565 |   4.340 |   17.411 | 
     | ALU/mult_49/S2_6_2           | B ^ -> CO ^  | ADDFX2M    | 0.124 | 0.566 |   4.907 |   17.978 | 
     | ALU/mult_49/S4_2             | B ^ -> S v   | ADDFX2M    | 0.161 | 0.599 |   5.506 |   18.577 | 
     | ALU/mult_49/U10              | B v -> Y ^   | CLKXOR2X2M | 0.131 | 0.328 |   5.834 |   18.905 | 
     | ALU/mult_49/FS_1/U3          | A ^ -> Y v   | NAND2X2M   | 0.081 | 0.083 |   5.917 |   18.988 | 
     | ALU/mult_49/FS_1/U31         | A0 v -> Y v  | OA21X1M    | 0.135 | 0.385 |   6.301 |   19.372 | 
     | ALU/mult_49/FS_1/U28         | A0N v -> Y v | AOI2BB1X1M | 0.110 | 0.272 |   6.574 |   19.645 | 
     | ALU/mult_49/FS_1/U27         | B v -> Y v   | CLKXOR2X2M | 0.094 | 0.236 |   6.810 |   19.881 | 
     | ALU/U37                      | A0N v -> Y v | OAI2BB1X2M | 0.076 | 0.178 |   6.988 |   20.059 | 
     | ALU/\ALU_OUT_reg[12]         | D v          | SDFFRQX2M  | 0.076 | 0.000 |   6.988 |   20.059 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |        Instance         |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                         |               |             |       |       |  Time   |   Time   | 
     |-------------------------+---------------+-------------+-------+-------+---------+----------| 
     |                         | REF_CLK ^     |             | 0.000 |       |   0.000 |  -13.071 | 
     | REF_CLK__L1_I0          | A ^ -> Y v    | CLKINVX40M  | 0.019 | 0.023 |   0.023 |  -13.048 | 
     | REF_CLK__L2_I0          | A v -> Y ^    | CLKINVX8M   | 0.030 | 0.028 |   0.051 |  -13.020 | 
     | U0_mux2X1/U1            | A ^ -> Y ^    | MX2X6M      | 0.069 | 0.153 |   0.204 |  -12.867 | 
     | CLK_M__L1_I0            | A ^ -> Y ^    | CLKBUFX12M  | 0.095 | 0.141 |   0.345 |  -12.726 | 
     | CLK_GATE/U0_TLATNCAX12M | CK ^ -> ECK ^ | TLATNCAX12M | 0.095 | 0.164 |   0.509 |  -12.563 | 
     | CLK_GATE                | GATED_CLK ^   | CLK_GATE    |       |       |   0.509 |  -12.563 | 
     | ALU_CLK__L1_I0          | A ^ -> Y ^    | CLKBUFX20M  | 0.080 | 0.141 |   0.649 |  -12.422 | 
     | ALU/\ALU_OUT_reg[12]    | CK ^          | SDFFRQX2M   | 0.080 | 0.005 |   0.654 |  -12.417 | 
     +--------------------------------------------------------------------------------------------+ 
Path 10: MET Setup Check with Pin ALU/\ALU_OUT_reg[11] /CK 
Endpoint:   ALU/\ALU_OUT_reg[11] /D         (v) checked with  leading edge of 
'ALU_CLK'
Beginpoint: REGISTER/\Reg_File_reg[0][0] /Q (^) triggered by  leading edge of 
'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.654
- Setup                         0.395
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.059
- Arrival Time                  6.633
= Slack Time                   13.426
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |              |            |       |       |  Time   |   Time   | 
     |------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^    |            | 0.000 |       |   0.000 |   13.426 | 
     | REF_CLK__L1_I0               | A ^ -> Y v   | CLKINVX40M | 0.019 | 0.023 |   0.023 |   13.449 | 
     | REF_CLK__L2_I0               | A v -> Y ^   | CLKINVX8M  | 0.030 | 0.028 |   0.051 |   13.477 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^   | MX2X6M     | 0.069 | 0.153 |   0.204 |   13.631 | 
     | CLK_M__L1_I0                 | A ^ -> Y ^   | CLKBUFX12M | 0.095 | 0.141 |   0.345 |   13.771 | 
     | CLK_M__L2_I0                 | A ^ -> Y ^   | CLKBUFX40M | 0.097 | 0.154 |   0.498 |   13.925 | 
     | CLK_M__L3_I1                 | A ^ -> Y v   | CLKINVX40M | 0.092 | 0.089 |   0.588 |   14.014 | 
     | CLK_M__L4_I3                 | A v -> Y ^   | CLKINVX40M | 0.085 | 0.078 |   0.665 |   14.092 | 
     | REGISTER/\Reg_File_reg[0][0] | CK ^ -> Q ^  | SDFFRQX2M  | 0.751 | 0.761 |   1.426 |   14.852 | 
     | ALU/mult_49/U40              | A ^ -> Y v   | INVX2M     | 0.270 | 0.271 |   1.697 |   15.123 | 
     | ALU/mult_49/U114             | B v -> Y ^   | NOR2X1M    | 0.261 | 0.226 |   1.923 |   15.349 | 
     | ALU/mult_49/U5               | A ^ -> Y ^   | AND2X2M    | 0.079 | 0.172 |   2.094 |   15.521 | 
     | ALU/mult_49/S2_2_2           | B ^ -> CO ^  | ADDFX2M    | 0.117 | 0.550 |   2.644 |   16.071 | 
     | ALU/mult_49/S2_3_2           | B ^ -> CO ^  | ADDFX2M    | 0.129 | 0.569 |   3.213 |   16.640 | 
     | ALU/mult_49/S2_4_2           | B ^ -> CO ^  | ADDFX2M    | 0.118 | 0.562 |   3.775 |   17.202 | 
     | ALU/mult_49/S2_5_2           | B ^ -> CO ^  | ADDFX2M    | 0.124 | 0.565 |   4.340 |   17.767 | 
     | ALU/mult_49/S2_6_2           | B ^ -> CO ^  | ADDFX2M    | 0.124 | 0.566 |   4.907 |   18.333 | 
     | ALU/mult_49/S4_2             | B ^ -> S v   | ADDFX2M    | 0.161 | 0.599 |   5.506 |   18.933 | 
     | ALU/mult_49/U10              | B v -> Y ^   | CLKXOR2X2M | 0.131 | 0.328 |   5.834 |   19.261 | 
     | ALU/mult_49/FS_1/U3          | A ^ -> Y v   | NAND2X2M   | 0.081 | 0.083 |   5.917 |   19.343 | 
     | ALU/mult_49/FS_1/U31         | A0 v -> Y v  | OA21X1M    | 0.135 | 0.385 |   6.301 |   19.728 | 
     | ALU/mult_49/FS_1/U15         | A v -> Y v   | XNOR2X1M   | 0.109 | 0.150 |   6.451 |   19.878 | 
     | ALU/U36                      | A0N v -> Y v | OAI2BB1X2M | 0.075 | 0.181 |   6.633 |   20.059 | 
     | ALU/\ALU_OUT_reg[11]         | D v          | SDFFRQX2M  | 0.075 | 0.000 |   6.633 |   20.059 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |        Instance         |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                         |               |             |       |       |  Time   |   Time   | 
     |-------------------------+---------------+-------------+-------+-------+---------+----------| 
     |                         | REF_CLK ^     |             | 0.000 |       |   0.000 |  -13.426 | 
     | REF_CLK__L1_I0          | A ^ -> Y v    | CLKINVX40M  | 0.019 | 0.023 |   0.023 |  -13.403 | 
     | REF_CLK__L2_I0          | A v -> Y ^    | CLKINVX8M   | 0.030 | 0.028 |   0.051 |  -13.375 | 
     | U0_mux2X1/U1            | A ^ -> Y ^    | MX2X6M      | 0.069 | 0.153 |   0.204 |  -13.222 | 
     | CLK_M__L1_I0            | A ^ -> Y ^    | CLKBUFX12M  | 0.095 | 0.141 |   0.345 |  -13.082 | 
     | CLK_GATE/U0_TLATNCAX12M | CK ^ -> ECK ^ | TLATNCAX12M | 0.095 | 0.164 |   0.509 |  -12.918 | 
     | CLK_GATE                | GATED_CLK ^   | CLK_GATE    |       |       |   0.509 |  -12.918 | 
     | ALU_CLK__L1_I0          | A ^ -> Y ^    | CLKBUFX20M  | 0.080 | 0.141 |   0.649 |  -12.777 | 
     | ALU/\ALU_OUT_reg[11]    | CK ^          | SDFFRQX2M   | 0.080 | 0.005 |   0.654 |  -12.772 | 
     +--------------------------------------------------------------------------------------------+ 
Path 11: MET Setup Check with Pin ALU/\ALU_OUT_reg[10] /CK 
Endpoint:   ALU/\ALU_OUT_reg[10] /D         (v) checked with  leading edge of 
'ALU_CLK'
Beginpoint: REGISTER/\Reg_File_reg[0][0] /Q (^) triggered by  leading edge of 
'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.654
- Setup                         0.396
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.058
- Arrival Time                  6.485
= Slack Time                   13.574
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |              |            |       |       |  Time   |   Time   | 
     |------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^    |            | 0.000 |       |   0.000 |   13.574 | 
     | REF_CLK__L1_I0               | A ^ -> Y v   | CLKINVX40M | 0.019 | 0.023 |   0.023 |   13.597 | 
     | REF_CLK__L2_I0               | A v -> Y ^   | CLKINVX8M  | 0.030 | 0.028 |   0.051 |   13.625 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^   | MX2X6M     | 0.069 | 0.153 |   0.204 |   13.778 | 
     | CLK_M__L1_I0                 | A ^ -> Y ^   | CLKBUFX12M | 0.095 | 0.141 |   0.345 |   13.919 | 
     | CLK_M__L2_I0                 | A ^ -> Y ^   | CLKBUFX40M | 0.097 | 0.154 |   0.498 |   14.072 | 
     | CLK_M__L3_I1                 | A ^ -> Y v   | CLKINVX40M | 0.092 | 0.089 |   0.588 |   14.161 | 
     | CLK_M__L4_I3                 | A v -> Y ^   | CLKINVX40M | 0.085 | 0.078 |   0.665 |   14.239 | 
     | REGISTER/\Reg_File_reg[0][0] | CK ^ -> Q ^  | SDFFRQX2M  | 0.751 | 0.761 |   1.426 |   15.000 | 
     | ALU/mult_49/U40              | A ^ -> Y v   | INVX2M     | 0.270 | 0.271 |   1.697 |   15.271 | 
     | ALU/mult_49/U113             | B v -> Y ^   | NOR2X1M    | 0.257 | 0.224 |   1.921 |   15.495 | 
     | ALU/mult_49/U4               | A ^ -> Y ^   | AND2X2M    | 0.082 | 0.174 |   2.095 |   15.668 | 
     | ALU/mult_49/S2_2_3           | B ^ -> CO ^  | ADDFX2M    | 0.114 | 0.548 |   2.642 |   16.216 | 
     | ALU/mult_49/S2_3_3           | B ^ -> CO ^  | ADDFX2M    | 0.119 | 0.560 |   3.202 |   16.776 | 
     | ALU/mult_49/S2_4_3           | B ^ -> CO ^  | ADDFX2M    | 0.123 | 0.564 |   3.766 |   17.340 | 
     | ALU/mult_49/S2_5_3           | B ^ -> CO ^  | ADDFX2M    | 0.119 | 0.562 |   4.328 |   17.902 | 
     | ALU/mult_49/S2_6_3           | B ^ -> CO ^  | ADDFX2M    | 0.125 | 0.566 |   4.894 |   18.468 | 
     | ALU/mult_49/S4_3             | B ^ -> S v   | ADDFX2M    | 0.163 | 0.602 |   5.497 |   19.070 | 
     | ALU/mult_49/U13              | B v -> Y v   | CLKXOR2X2M | 0.134 | 0.285 |   5.781 |   19.355 | 
     | ALU/mult_49/FS_1/U33         | B v -> Y ^   | NOR2X1M    | 0.183 | 0.157 |   5.938 |   19.512 | 
     | ALU/mult_49/FS_1/U18         | AN ^ -> Y ^  | NAND2BX1M  | 0.111 | 0.159 |   6.097 |   19.671 | 
     | ALU/mult_49/FS_1/U17         | A ^ -> Y v   | CLKXOR2X2M | 0.086 | 0.211 |   6.308 |   19.881 | 
     | ALU/U35                      | A0N v -> Y v | OAI2BB1X2M | 0.078 | 0.177 |   6.485 |   20.058 | 
     | ALU/\ALU_OUT_reg[10]         | D v          | SDFFRQX2M  | 0.078 | 0.000 |   6.485 |   20.058 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |        Instance         |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                         |               |             |       |       |  Time   |   Time   | 
     |-------------------------+---------------+-------------+-------+-------+---------+----------| 
     |                         | REF_CLK ^     |             | 0.000 |       |   0.000 |  -13.574 | 
     | REF_CLK__L1_I0          | A ^ -> Y v    | CLKINVX40M  | 0.019 | 0.023 |   0.023 |  -13.551 | 
     | REF_CLK__L2_I0          | A v -> Y ^    | CLKINVX8M   | 0.030 | 0.028 |   0.051 |  -13.523 | 
     | U0_mux2X1/U1            | A ^ -> Y ^    | MX2X6M      | 0.069 | 0.153 |   0.204 |  -13.369 | 
     | CLK_M__L1_I0            | A ^ -> Y ^    | CLKBUFX12M  | 0.095 | 0.141 |   0.345 |  -13.229 | 
     | CLK_GATE/U0_TLATNCAX12M | CK ^ -> ECK ^ | TLATNCAX12M | 0.095 | 0.164 |   0.509 |  -13.065 | 
     | CLK_GATE                | GATED_CLK ^   | CLK_GATE    |       |       |   0.509 |  -13.065 | 
     | ALU_CLK__L1_I0          | A ^ -> Y ^    | CLKBUFX20M  | 0.080 | 0.141 |   0.649 |  -12.924 | 
     | ALU/\ALU_OUT_reg[10]    | CK ^          | SDFFRQX2M   | 0.080 | 0.005 |   0.654 |  -12.920 | 
     +--------------------------------------------------------------------------------------------+ 
Path 12: MET Setup Check with Pin ALU/\ALU_OUT_reg[7] /CK 
Endpoint:   ALU/\ALU_OUT_reg[7] /D          (v) checked with  leading edge of 
'ALU_CLK'
Beginpoint: REGISTER/\Reg_File_reg[0][1] /Q (^) triggered by  leading edge of 
'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.653
- Setup                         0.416
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.037
- Arrival Time                  6.429
= Slack Time                   13.608
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |              |            |       |       |  Time   |   Time   | 
     |------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^    |            | 0.000 |       |   0.000 |   13.608 | 
     | REF_CLK__L1_I0               | A ^ -> Y v   | CLKINVX40M | 0.019 | 0.023 |   0.023 |   13.631 | 
     | REF_CLK__L2_I0               | A v -> Y ^   | CLKINVX8M  | 0.030 | 0.028 |   0.051 |   13.659 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^   | MX2X6M     | 0.069 | 0.153 |   0.204 |   13.812 | 
     | CLK_M__L1_I0                 | A ^ -> Y ^   | CLKBUFX12M | 0.095 | 0.141 |   0.345 |   13.953 | 
     | CLK_M__L2_I0                 | A ^ -> Y ^   | CLKBUFX40M | 0.097 | 0.154 |   0.498 |   14.106 | 
     | CLK_M__L3_I1                 | A ^ -> Y v   | CLKINVX40M | 0.092 | 0.089 |   0.588 |   14.196 | 
     | CLK_M__L4_I3                 | A v -> Y ^   | CLKINVX40M | 0.085 | 0.078 |   0.665 |   14.273 | 
     | REGISTER/\Reg_File_reg[0][1] | CK ^ -> Q ^  | SDFFRQX2M  | 0.719 | 0.739 |   1.404 |   15.012 | 
     | ALU/mult_49/U39              | A ^ -> Y v   | INVX2M     | 0.270 | 0.274 |   1.678 |   15.286 | 
     | ALU/mult_49/U109             | B v -> Y ^   | NOR2X1M    | 0.297 | 0.247 |   1.925 |   15.533 | 
     | ALU/mult_49/U8               | B ^ -> Y ^   | AND2X2M    | 0.080 | 0.174 |   2.099 |   15.707 | 
     | ALU/mult_49/S1_2_0           | B ^ -> CO ^  | ADDFX2M    | 0.117 | 0.550 |   2.649 |   16.257 | 
     | ALU/mult_49/S1_3_0           | B ^ -> CO ^  | ADDFX2M    | 0.114 | 0.556 |   3.204 |   16.812 | 
     | ALU/mult_49/S1_4_0           | B ^ -> CO ^  | ADDFX2M    | 0.140 | 0.577 |   3.781 |   17.389 | 
     | ALU/mult_49/S1_5_0           | B ^ -> CO ^  | ADDFX2M    | 0.125 | 0.571 |   4.352 |   17.960 | 
     | ALU/mult_49/S1_6_0           | B ^ -> CO ^  | ADDFX2M    | 0.123 | 0.566 |   4.918 |   18.526 | 
     | ALU/mult_49/S4_0             | B ^ -> S v   | ADDFX2M    | 0.158 | 0.595 |   5.512 |   19.120 | 
     | ALU/mult_49/FS_1/U14         | A v -> Y v   | BUFX2M     | 0.050 | 0.159 |   5.671 |   19.279 | 
     | ALU/U53                      | A0N v -> Y v | OAI2BB2X1M | 0.124 | 0.239 |   5.910 |   19.518 | 
     | ALU/U143                     | C0 v -> Y ^  | AOI221XLM  | 0.597 | 0.361 |   6.271 |   19.879 | 
     | ALU/U141                     | A2 ^ -> Y v  | AOI31X2M   | 0.178 | 0.158 |   6.429 |   20.037 | 
     | ALU/\ALU_OUT_reg[7]          | D v          | SDFFRQX2M  | 0.178 | 0.000 |   6.429 |   20.037 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |        Instance         |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                         |               |             |       |       |  Time   |   Time   | 
     |-------------------------+---------------+-------------+-------+-------+---------+----------| 
     |                         | REF_CLK ^     |             | 0.000 |       |   0.000 |  -13.608 | 
     | REF_CLK__L1_I0          | A ^ -> Y v    | CLKINVX40M  | 0.019 | 0.023 |   0.023 |  -13.585 | 
     | REF_CLK__L2_I0          | A v -> Y ^    | CLKINVX8M   | 0.030 | 0.028 |   0.051 |  -13.557 | 
     | U0_mux2X1/U1            | A ^ -> Y ^    | MX2X6M      | 0.069 | 0.153 |   0.204 |  -13.404 | 
     | CLK_M__L1_I0            | A ^ -> Y ^    | CLKBUFX12M  | 0.095 | 0.141 |   0.345 |  -13.263 | 
     | CLK_GATE/U0_TLATNCAX12M | CK ^ -> ECK ^ | TLATNCAX12M | 0.095 | 0.164 |   0.509 |  -13.100 | 
     | CLK_GATE                | GATED_CLK ^   | CLK_GATE    |       |       |   0.509 |  -13.100 | 
     | ALU_CLK__L1_I0          | A ^ -> Y ^    | CLKBUFX20M  | 0.080 | 0.141 |   0.649 |  -12.959 | 
     | ALU/\ALU_OUT_reg[7]     | CK ^          | SDFFRQX2M   | 0.080 | 0.004 |   0.653 |  -12.955 | 
     +--------------------------------------------------------------------------------------------+ 
Path 13: MET Setup Check with Pin ALU/\ALU_OUT_reg[8] /CK 
Endpoint:   ALU/\ALU_OUT_reg[8] /D          (v) checked with  leading edge of 
'ALU_CLK'
Beginpoint: REGISTER/\Reg_File_reg[0][0] /Q (^) triggered by  leading edge of 
'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.654
- Setup                         0.405
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.049
- Arrival Time                  6.130
= Slack Time                   13.919
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |             |            |       |       |  Time   |   Time   | 
     |------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^   |            | 0.000 |       |   0.000 |   13.919 | 
     | REF_CLK__L1_I0               | A ^ -> Y v  | CLKINVX40M | 0.019 | 0.023 |   0.023 |   13.942 | 
     | REF_CLK__L2_I0               | A v -> Y ^  | CLKINVX8M  | 0.030 | 0.028 |   0.051 |   13.970 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^  | MX2X6M     | 0.069 | 0.153 |   0.204 |   14.123 | 
     | CLK_M__L1_I0                 | A ^ -> Y ^  | CLKBUFX12M | 0.095 | 0.141 |   0.345 |   14.263 | 
     | CLK_M__L2_I0                 | A ^ -> Y ^  | CLKBUFX40M | 0.097 | 0.154 |   0.498 |   14.417 | 
     | CLK_M__L3_I1                 | A ^ -> Y v  | CLKINVX40M | 0.092 | 0.089 |   0.588 |   14.506 | 
     | CLK_M__L4_I3                 | A v -> Y ^  | CLKINVX40M | 0.085 | 0.078 |   0.665 |   14.584 | 
     | REGISTER/\Reg_File_reg[0][0] | CK ^ -> Q ^ | SDFFRQX2M  | 0.751 | 0.761 |   1.426 |   15.345 | 
     | ALU/mult_49/U40              | A ^ -> Y v  | INVX2M     | 0.270 | 0.271 |   1.697 |   15.615 | 
     | ALU/mult_49/U115             | B v -> Y ^  | NOR2X1M    | 0.247 | 0.217 |   1.914 |   15.833 | 
     | ALU/mult_49/U6               | A ^ -> Y ^  | AND2X2M    | 0.084 | 0.173 |   2.088 |   16.006 | 
     | ALU/mult_49/S2_2_1           | B ^ -> CO ^ | ADDFX2M    | 0.118 | 0.552 |   2.640 |   16.558 | 
     | ALU/mult_49/S2_3_1           | B ^ -> CO ^ | ADDFX2M    | 0.119 | 0.561 |   3.201 |   17.119 | 
     | ALU/mult_49/S2_4_1           | B ^ -> CO ^ | ADDFX2M    | 0.130 | 0.570 |   3.771 |   17.690 | 
     | ALU/mult_49/S2_5_1           | B ^ -> CO ^ | ADDFX2M    | 0.122 | 0.566 |   4.337 |   18.256 | 
     | ALU/mult_49/S2_6_1           | B ^ -> CO ^ | ADDFX2M    | 0.124 | 0.566 |   4.903 |   18.822 | 
     | ALU/mult_49/S4_1             | B ^ -> S v  | ADDFX2M    | 0.161 | 0.600 |   5.503 |   19.422 | 
     | ALU/mult_49/U24              | A v -> Y ^  | INVX2M     | 0.080 | 0.086 |   5.590 |   19.508 | 
     | ALU/mult_49/U23              | B ^ -> Y v  | XNOR2X2M   | 0.113 | 0.101 |   5.690 |   19.609 | 
     | ALU/mult_49/FS_1/U7          | A v -> Y ^  | INVX2M     | 0.066 | 0.072 |   5.762 |   19.680 | 
     | ALU/mult_49/FS_1/U8          | A ^ -> Y v  | INVX2M     | 0.036 | 0.042 |   5.804 |   19.723 | 
     | ALU/U91                      | B0 v -> Y ^ | AOI22X1M   | 0.269 | 0.205 |   6.009 |   19.928 | 
     | ALU/U89                      | A2 ^ -> Y v | AOI31X2M   | 0.124 | 0.121 |   6.130 |   20.049 | 
     | ALU/\ALU_OUT_reg[8]          | D v         | SDFFRQX2M  | 0.124 | 0.000 |   6.130 |   20.049 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |        Instance         |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                         |               |             |       |       |  Time   |   Time   | 
     |-------------------------+---------------+-------------+-------+-------+---------+----------| 
     |                         | REF_CLK ^     |             | 0.000 |       |   0.000 |  -13.919 | 
     | REF_CLK__L1_I0          | A ^ -> Y v    | CLKINVX40M  | 0.019 | 0.023 |   0.023 |  -13.896 | 
     | REF_CLK__L2_I0          | A v -> Y ^    | CLKINVX8M   | 0.030 | 0.028 |   0.051 |  -13.868 | 
     | U0_mux2X1/U1            | A ^ -> Y ^    | MX2X6M      | 0.069 | 0.153 |   0.204 |  -13.714 | 
     | CLK_M__L1_I0            | A ^ -> Y ^    | CLKBUFX12M  | 0.095 | 0.141 |   0.345 |  -13.574 | 
     | CLK_GATE/U0_TLATNCAX12M | CK ^ -> ECK ^ | TLATNCAX12M | 0.095 | 0.164 |   0.508 |  -13.410 | 
     | CLK_GATE                | GATED_CLK ^   | CLK_GATE    |       |       |   0.508 |  -13.410 | 
     | ALU_CLK__L1_I0          | A ^ -> Y ^    | CLKBUFX20M  | 0.080 | 0.141 |   0.649 |  -13.269 | 
     | ALU/\ALU_OUT_reg[8]     | CK ^          | SDFFRQX2M   | 0.080 | 0.004 |   0.654 |  -13.265 | 
     +--------------------------------------------------------------------------------------------+ 
Path 14: MET Setup Check with Pin ALU/\ALU_OUT_reg[9] /CK 
Endpoint:   ALU/\ALU_OUT_reg[9] /D          (v) checked with  leading edge of 
'ALU_CLK'
Beginpoint: REGISTER/\Reg_File_reg[0][0] /Q (^) triggered by  leading edge of 
'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.654
- Setup                         0.397
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.056
- Arrival Time                  6.125
= Slack Time                   13.931
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |              |            |       |       |  Time   |   Time   | 
     |------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^    |            | 0.000 |       |   0.000 |   13.931 | 
     | REF_CLK__L1_I0               | A ^ -> Y v   | CLKINVX40M | 0.019 | 0.023 |   0.023 |   13.954 | 
     | REF_CLK__L2_I0               | A v -> Y ^   | CLKINVX8M  | 0.030 | 0.028 |   0.051 |   13.982 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^   | MX2X6M     | 0.069 | 0.153 |   0.204 |   14.135 | 
     | CLK_M__L1_I0                 | A ^ -> Y ^   | CLKBUFX12M | 0.095 | 0.141 |   0.345 |   14.276 | 
     | CLK_M__L2_I0                 | A ^ -> Y ^   | CLKBUFX40M | 0.097 | 0.154 |   0.498 |   14.429 | 
     | CLK_M__L3_I1                 | A ^ -> Y v   | CLKINVX40M | 0.092 | 0.089 |   0.588 |   14.519 | 
     | CLK_M__L4_I3                 | A v -> Y ^   | CLKINVX40M | 0.085 | 0.078 |   0.665 |   14.596 | 
     | REGISTER/\Reg_File_reg[0][0] | CK ^ -> Q ^  | SDFFRQX2M  | 0.751 | 0.761 |   1.426 |   15.357 | 
     | ALU/mult_49/U40              | A ^ -> Y v   | INVX2M     | 0.270 | 0.271 |   1.697 |   15.628 | 
     | ALU/mult_49/U114             | B v -> Y ^   | NOR2X1M    | 0.261 | 0.226 |   1.923 |   15.854 | 
     | ALU/mult_49/U5               | A ^ -> Y ^   | AND2X2M    | 0.079 | 0.172 |   2.094 |   16.025 | 
     | ALU/mult_49/S2_2_2           | B ^ -> CO ^  | ADDFX2M    | 0.117 | 0.550 |   2.644 |   16.575 | 
     | ALU/mult_49/S2_3_2           | B ^ -> CO ^  | ADDFX2M    | 0.129 | 0.569 |   3.213 |   17.144 | 
     | ALU/mult_49/S2_4_2           | B ^ -> CO ^  | ADDFX2M    | 0.118 | 0.562 |   3.775 |   17.707 | 
     | ALU/mult_49/S2_5_2           | B ^ -> CO ^  | ADDFX2M    | 0.124 | 0.565 |   4.340 |   18.272 | 
     | ALU/mult_49/S2_6_2           | B ^ -> CO ^  | ADDFX2M    | 0.124 | 0.566 |   4.907 |   18.838 | 
     | ALU/mult_49/S4_2             | B ^ -> S v   | ADDFX2M    | 0.161 | 0.599 |   5.506 |   19.437 | 
     | ALU/mult_49/U10              | B v -> Y v   | CLKXOR2X2M | 0.146 | 0.294 |   5.800 |   19.731 | 
     | ALU/mult_49/FS_1/U4          | A v -> Y v   | XNOR2X2M   | 0.098 | 0.138 |   5.938 |   19.869 | 
     | ALU/U34                      | A0N v -> Y v | OAI2BB1X2M | 0.087 | 0.187 |   6.125 |   20.056 | 
     | ALU/\ALU_OUT_reg[9]          | D v          | SDFFRQX2M  | 0.087 | 0.000 |   6.125 |   20.056 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |        Instance         |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                         |               |             |       |       |  Time   |   Time   | 
     |-------------------------+---------------+-------------+-------+-------+---------+----------| 
     |                         | REF_CLK ^     |             | 0.000 |       |   0.000 |  -13.931 | 
     | REF_CLK__L1_I0          | A ^ -> Y v    | CLKINVX40M  | 0.019 | 0.023 |   0.023 |  -13.908 | 
     | REF_CLK__L2_I0          | A v -> Y ^    | CLKINVX8M   | 0.030 | 0.028 |   0.051 |  -13.880 | 
     | U0_mux2X1/U1            | A ^ -> Y ^    | MX2X6M      | 0.069 | 0.153 |   0.204 |  -13.727 | 
     | CLK_M__L1_I0            | A ^ -> Y ^    | CLKBUFX12M  | 0.095 | 0.141 |   0.345 |  -13.586 | 
     | CLK_GATE/U0_TLATNCAX12M | CK ^ -> ECK ^ | TLATNCAX12M | 0.095 | 0.164 |   0.509 |  -13.423 | 
     | CLK_GATE                | GATED_CLK ^   | CLK_GATE    |       |       |   0.509 |  -13.423 | 
     | ALU_CLK__L1_I0          | A ^ -> Y ^    | CLKBUFX20M  | 0.080 | 0.141 |   0.649 |  -13.282 | 
     | ALU/\ALU_OUT_reg[9]     | CK ^          | SDFFRQX2M   | 0.080 | 0.005 |   0.654 |  -13.277 | 
     +--------------------------------------------------------------------------------------------+ 
Path 15: MET Setup Check with Pin ALU/\ALU_OUT_reg[5] /CK 
Endpoint:   ALU/\ALU_OUT_reg[5] /D          (v) checked with  leading edge of 
'ALU_CLK'
Beginpoint: REGISTER/\Reg_File_reg[1][7] /Q (^) triggered by  leading edge of 
'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.653
- Setup                         0.411
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.042
- Arrival Time                  5.608
= Slack Time                   14.434
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                      |              |            |       |       |  Time   |   Time   | 
     |--------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                      | REF_CLK ^    |            | 0.000 |       |   0.000 |   14.434 | 
     | REF_CLK__L1_I0                       | A ^ -> Y v   | CLKINVX40M | 0.019 | 0.023 |   0.023 |   14.457 | 
     | REF_CLK__L2_I0                       | A v -> Y ^   | CLKINVX8M  | 0.030 | 0.028 |   0.051 |   14.485 | 
     | U0_mux2X1/U1                         | A ^ -> Y ^   | MX2X6M     | 0.069 | 0.153 |   0.204 |   14.639 | 
     | CLK_M__L1_I0                         | A ^ -> Y ^   | CLKBUFX12M | 0.095 | 0.141 |   0.345 |   14.779 | 
     | CLK_M__L2_I0                         | A ^ -> Y ^   | CLKBUFX40M | 0.097 | 0.154 |   0.498 |   14.933 | 
     | CLK_M__L3_I1                         | A ^ -> Y v   | CLKINVX40M | 0.092 | 0.089 |   0.588 |   15.022 | 
     | CLK_M__L4_I3                         | A v -> Y ^   | CLKINVX40M | 0.085 | 0.078 |   0.665 |   15.100 | 
     | REGISTER/\Reg_File_reg[1][7]         | CK ^ -> Q ^  | SDFFRQX2M  | 0.732 | 0.742 |   1.407 |   15.842 | 
     | ALU/div_56/U71                       | B ^ -> Y v   | NOR2X1M    | 0.204 | 0.188 |   1.596 |   16.030 | 
     | ALU/div_56/U68                       | A v -> Y v   | AND3X1M    | 0.102 | 0.258 |   1.854 |   16.288 | 
     | ALU/div_56/U66                       | A v -> Y v   | AND2X1M    | 0.100 | 0.203 |   2.057 |   16.491 | 
     | ALU/div_56/U63                       | B v -> Y v   | AND4X1M    | 0.143 | 0.295 |   2.352 |   16.786 | 
     | ALU/div_56/U41                       | S0 v -> Y ^  | CLKMX2X2M  | 0.120 | 0.244 |   2.596 |   17.031 | 
     | ALU/div_56/\u_div/u_fa_PartRem_0_6_1 | A ^ -> CO ^  | ADDFX2M    | 0.122 | 0.491 |   3.087 |   17.521 | 
     | ALU/div_56/U64                       | C ^ -> Y ^   | AND3X1M    | 0.250 | 0.308 |   3.395 |   17.829 | 
     | ALU/div_56/U47                       | S0 ^ -> Y v  | CLKMX2X2M  | 0.143 | 0.291 |   3.686 |   18.120 | 
     | ALU/div_56/\u_div/u_fa_PartRem_0_5_1 | A v -> CO v  | ADDFX2M    | 0.132 | 0.474 |   4.160 |   18.594 | 
     | ALU/div_56/\u_div/u_fa_PartRem_0_5_2 | CI v -> CO v | ADDFX2M    | 0.115 | 0.315 |   4.474 |   18.909 | 
     | ALU/div_56/U65                       | A v -> Y v   | AND2X1M    | 0.213 | 0.287 |   4.761 |   19.195 | 
     | ALU/U105                             | A0 v -> Y ^  | AOI22X1M   | 0.260 | 0.199 |   4.960 |   19.395 | 
     | ALU/U104                             | B0 ^ -> Y v  | OAI21X2M   | 0.124 | 0.105 |   5.066 |   19.500 | 
     | ALU/U67                              | C0 v -> Y ^  | AOI221XLM  | 0.624 | 0.377 |   5.442 |   19.876 | 
     | ALU/U65                              | A2 ^ -> Y v  | AOI31X2M   | 0.154 | 0.166 |   5.608 |   20.042 | 
     | ALU/\ALU_OUT_reg[5]                  | D v          | SDFFRQX2M  | 0.154 | 0.000 |   5.608 |   20.042 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |        Instance         |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                         |               |             |       |       |  Time   |   Time   | 
     |-------------------------+---------------+-------------+-------+-------+---------+----------| 
     |                         | REF_CLK ^     |             | 0.000 |       |   0.000 |  -14.434 | 
     | REF_CLK__L1_I0          | A ^ -> Y v    | CLKINVX40M  | 0.019 | 0.023 |   0.023 |  -14.411 | 
     | REF_CLK__L2_I0          | A v -> Y ^    | CLKINVX8M   | 0.030 | 0.028 |   0.051 |  -14.383 | 
     | U0_mux2X1/U1            | A ^ -> Y ^    | MX2X6M      | 0.069 | 0.153 |   0.204 |  -14.230 | 
     | CLK_M__L1_I0            | A ^ -> Y ^    | CLKBUFX12M  | 0.095 | 0.141 |   0.345 |  -14.089 | 
     | CLK_GATE/U0_TLATNCAX12M | CK ^ -> ECK ^ | TLATNCAX12M | 0.095 | 0.164 |   0.509 |  -13.926 | 
     | CLK_GATE                | GATED_CLK ^   | CLK_GATE    |       |       |   0.509 |  -13.926 | 
     | ALU_CLK__L1_I0          | A ^ -> Y ^    | CLKBUFX20M  | 0.080 | 0.141 |   0.649 |  -13.785 | 
     | ALU/\ALU_OUT_reg[5]     | CK ^          | SDFFRQX2M   | 0.080 | 0.004 |   0.653 |  -13.781 | 
     +--------------------------------------------------------------------------------------------+ 
Path 16: MET Setup Check with Pin ALU/\ALU_OUT_reg[6] /CK 
Endpoint:   ALU/\ALU_OUT_reg[6] /D          (v) checked with  leading edge of 
'ALU_CLK'
Beginpoint: REGISTER/\Reg_File_reg[0][1] /Q (^) triggered by  leading edge of 
'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.653
- Setup                         0.412
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.042
- Arrival Time                  5.516
= Slack Time                   14.526
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |             |            |       |       |  Time   |   Time   | 
     |------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^   |            | 0.000 |       |   0.000 |   14.526 | 
     | REF_CLK__L1_I0               | A ^ -> Y v  | CLKINVX40M | 0.019 | 0.023 |   0.023 |   14.549 | 
     | REF_CLK__L2_I0               | A v -> Y ^  | CLKINVX8M  | 0.030 | 0.028 |   0.051 |   14.577 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^  | MX2X6M     | 0.069 | 0.153 |   0.204 |   14.730 | 
     | CLK_M__L1_I0                 | A ^ -> Y ^  | CLKBUFX12M | 0.095 | 0.141 |   0.345 |   14.870 | 
     | CLK_M__L2_I0                 | A ^ -> Y ^  | CLKBUFX40M | 0.097 | 0.154 |   0.498 |   15.024 | 
     | CLK_M__L3_I1                 | A ^ -> Y v  | CLKINVX40M | 0.092 | 0.089 |   0.588 |   15.113 | 
     | CLK_M__L4_I3                 | A v -> Y ^  | CLKINVX40M | 0.085 | 0.078 |   0.665 |   15.191 | 
     | REGISTER/\Reg_File_reg[0][1] | CK ^ -> Q ^ | SDFFRQX2M  | 0.719 | 0.739 |   1.404 |   15.930 | 
     | ALU/mult_49/U39              | A ^ -> Y v  | INVX2M     | 0.270 | 0.274 |   1.678 |   16.204 | 
     | ALU/mult_49/U109             | B v -> Y ^  | NOR2X1M    | 0.297 | 0.247 |   1.925 |   16.451 | 
     | ALU/mult_49/U8               | B ^ -> Y ^  | AND2X2M    | 0.080 | 0.174 |   2.099 |   16.624 | 
     | ALU/mult_49/S1_2_0           | B ^ -> CO ^ | ADDFX2M    | 0.117 | 0.550 |   2.649 |   17.174 | 
     | ALU/mult_49/S1_3_0           | B ^ -> CO ^ | ADDFX2M    | 0.114 | 0.556 |   3.204 |   17.730 | 
     | ALU/mult_49/S1_4_0           | B ^ -> CO ^ | ADDFX2M    | 0.140 | 0.577 |   3.781 |   18.307 | 
     | ALU/mult_49/S1_5_0           | B ^ -> CO ^ | ADDFX2M    | 0.125 | 0.571 |   4.352 |   18.878 | 
     | ALU/mult_49/S1_6_0           | B ^ -> S v  | ADDFX2M    | 0.145 | 0.577 |   4.929 |   19.454 | 
     | ALU/mult_49/FS_1/U13         | A v -> Y v  | BUFX2M     | 0.055 | 0.159 |   5.088 |   19.614 | 
     | ALU/U72                      | A0 v -> Y ^ | AOI222X1M  | 0.512 | 0.271 |   5.359 |   19.884 | 
     | ALU/U69                      | A1 ^ -> Y v | AOI31X2M   | 0.155 | 0.158 |   5.516 |   20.042 | 
     | ALU/\ALU_OUT_reg[6]          | D v         | SDFFRQX2M  | 0.155 | 0.000 |   5.516 |   20.042 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |        Instance         |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                         |               |             |       |       |  Time   |   Time   | 
     |-------------------------+---------------+-------------+-------+-------+---------+----------| 
     |                         | REF_CLK ^     |             | 0.000 |       |   0.000 |  -14.526 | 
     | REF_CLK__L1_I0          | A ^ -> Y v    | CLKINVX40M  | 0.019 | 0.023 |   0.023 |  -14.503 | 
     | REF_CLK__L2_I0          | A v -> Y ^    | CLKINVX8M   | 0.030 | 0.028 |   0.051 |  -14.475 | 
     | U0_mux2X1/U1            | A ^ -> Y ^    | MX2X6M      | 0.069 | 0.153 |   0.204 |  -14.321 | 
     | CLK_M__L1_I0            | A ^ -> Y ^    | CLKBUFX12M  | 0.095 | 0.141 |   0.345 |  -14.181 | 
     | CLK_GATE/U0_TLATNCAX12M | CK ^ -> ECK ^ | TLATNCAX12M | 0.095 | 0.164 |   0.509 |  -14.017 | 
     | CLK_GATE                | GATED_CLK ^   | CLK_GATE    |       |       |   0.509 |  -14.017 | 
     | ALU_CLK__L1_I0          | A ^ -> Y ^    | CLKBUFX20M  | 0.080 | 0.141 |   0.649 |  -13.876 | 
     | ALU/\ALU_OUT_reg[6]     | CK ^          | SDFFRQX2M   | 0.080 | 0.004 |   0.653 |  -13.872 | 
     +--------------------------------------------------------------------------------------------+ 
Path 17: MET Setup Check with Pin REGISTER/\RdData_reg[6] /CK 
Endpoint:   REGISTER/\RdData_reg[6] /D                (v) checked with  leading 
edge of 'REF_CLK'
Beginpoint: U_system_control/\current_state_reg[0] /Q (^) triggered by  leading 
edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.667
- Setup                         0.401
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.066
- Arrival Time                  5.162
= Slack Time                   14.904
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                        |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                        | REF_CLK ^   |            | 0.000 |       |   0.000 |   14.904 | 
     | REF_CLK__L1_I0                         | A ^ -> Y v  | CLKINVX40M | 0.019 | 0.023 |   0.023 |   14.927 | 
     | REF_CLK__L2_I0                         | A v -> Y ^  | CLKINVX8M  | 0.030 | 0.028 |   0.051 |   14.955 | 
     | U0_mux2X1/U1                           | A ^ -> Y ^  | MX2X6M     | 0.069 | 0.153 |   0.204 |   15.108 | 
     | CLK_M__L1_I0                           | A ^ -> Y ^  | CLKBUFX12M | 0.095 | 0.141 |   0.345 |   15.248 | 
     | CLK_M__L2_I0                           | A ^ -> Y ^  | CLKBUFX40M | 0.097 | 0.154 |   0.498 |   15.402 | 
     | CLK_M__L3_I0                           | A ^ -> Y v  | CLKINVX40M | 0.095 | 0.090 |   0.588 |   15.492 | 
     | CLK_M__L4_I2                           | A v -> Y ^  | CLKINVX40M | 0.086 | 0.084 |   0.672 |   15.576 | 
     | U_system_control/\current_state_reg[0] | CK ^ -> Q ^ | SDFFRQX4M  | 0.845 | 0.825 |   1.497 |   16.401 | 
     | U_system_control/U99                   | A ^ -> Y v  | INVX2M     | 0.277 | 0.270 |   1.767 |   16.671 | 
     | U_system_control/U31                   | B v -> Y ^  | NOR2X2M    | 0.545 | 0.389 |   2.156 |   17.059 | 
     | U_system_control/U98                   | S0 ^ -> Y ^ | MX2X2M     | 0.092 | 0.206 |   2.362 |   17.265 | 
     | U_system_control/U100                  | A ^ -> Y ^  | MX3X1M     | 0.127 | 0.250 |   2.612 |   17.516 | 
     | U5                                     | A ^ -> Y ^  | BUFX2M     | 0.659 | 0.447 |   3.059 |   17.963 | 
     | REGISTER/U373                          | A ^ -> Y v  | INVX2M     | 0.220 | 0.216 |   3.275 |   18.178 | 
     | REGISTER/U148                          | A v -> Y ^  | INVX4M     | 0.876 | 0.542 |   3.817 |   18.721 | 
     | REGISTER/U339                          | S0 ^ -> Y v | MX4X1M     | 0.220 | 0.568 |   4.385 |   19.289 | 
     | REGISTER/U366                          | D v -> Y v  | MX4X1M     | 0.170 | 0.436 |   4.821 |   19.725 | 
     | REGISTER/U365                          | A0 v -> Y v | AO22X1M    | 0.108 | 0.341 |   5.162 |   20.066 | 
     | REGISTER/\RdData_reg[6]                | D v         | SDFFRQX2M  | 0.108 | 0.000 |   5.162 |   20.066 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                         |            |            |       |       |  Time   |   Time   | 
     |-------------------------+------------+------------+-------+-------+---------+----------| 
     |                         | REF_CLK ^  |            | 0.000 |       |   0.000 |  -14.904 | 
     | REF_CLK__L1_I0          | A ^ -> Y v | CLKINVX40M | 0.019 | 0.023 |   0.023 |  -14.881 | 
     | REF_CLK__L2_I0          | A v -> Y ^ | CLKINVX8M  | 0.030 | 0.028 |   0.051 |  -14.853 | 
     | U0_mux2X1/U1            | A ^ -> Y ^ | MX2X6M     | 0.069 | 0.153 |   0.204 |  -14.699 | 
     | CLK_M__L1_I0            | A ^ -> Y ^ | CLKBUFX12M | 0.095 | 0.141 |   0.345 |  -14.559 | 
     | CLK_M__L2_I0            | A ^ -> Y ^ | CLKBUFX40M | 0.097 | 0.154 |   0.498 |  -14.405 | 
     | CLK_M__L3_I1            | A ^ -> Y v | CLKINVX40M | 0.092 | 0.089 |   0.588 |  -14.316 | 
     | CLK_M__L4_I3            | A v -> Y ^ | CLKINVX40M | 0.085 | 0.078 |   0.665 |  -14.238 | 
     | REGISTER/\RdData_reg[6] | CK ^       | SDFFRQX2M  | 0.086 | 0.001 |   0.667 |  -14.237 | 
     +----------------------------------------------------------------------------------------+ 
Path 18: MET Setup Check with Pin REGISTER/\RdData_reg[4] /CK 
Endpoint:   REGISTER/\RdData_reg[4] /D                (v) checked with  leading 
edge of 'REF_CLK'
Beginpoint: U_system_control/\current_state_reg[0] /Q (^) triggered by  leading 
edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.668
- Setup                         0.401
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.068
- Arrival Time                  5.152
= Slack Time                   14.916
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                        |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                        | REF_CLK ^   |            | 0.000 |       |   0.000 |   14.916 | 
     | REF_CLK__L1_I0                         | A ^ -> Y v  | CLKINVX40M | 0.019 | 0.023 |   0.023 |   14.939 | 
     | REF_CLK__L2_I0                         | A v -> Y ^  | CLKINVX8M  | 0.030 | 0.028 |   0.051 |   14.967 | 
     | U0_mux2X1/U1                           | A ^ -> Y ^  | MX2X6M     | 0.069 | 0.153 |   0.204 |   15.120 | 
     | CLK_M__L1_I0                           | A ^ -> Y ^  | CLKBUFX12M | 0.095 | 0.141 |   0.345 |   15.260 | 
     | CLK_M__L2_I0                           | A ^ -> Y ^  | CLKBUFX40M | 0.097 | 0.154 |   0.498 |   15.414 | 
     | CLK_M__L3_I0                           | A ^ -> Y v  | CLKINVX40M | 0.095 | 0.090 |   0.588 |   15.504 | 
     | CLK_M__L4_I2                           | A v -> Y ^  | CLKINVX40M | 0.086 | 0.084 |   0.672 |   15.588 | 
     | U_system_control/\current_state_reg[0] | CK ^ -> Q ^ | SDFFRQX4M  | 0.845 | 0.825 |   1.497 |   16.413 | 
     | U_system_control/U99                   | A ^ -> Y v  | INVX2M     | 0.277 | 0.270 |   1.767 |   16.683 | 
     | U_system_control/U31                   | B v -> Y ^  | NOR2X2M    | 0.545 | 0.389 |   2.156 |   17.071 | 
     | U_system_control/U98                   | S0 ^ -> Y ^ | MX2X2M     | 0.092 | 0.206 |   2.362 |   17.277 | 
     | U_system_control/U100                  | A ^ -> Y ^  | MX3X1M     | 0.127 | 0.250 |   2.612 |   17.528 | 
     | U5                                     | A ^ -> Y ^  | BUFX2M     | 0.659 | 0.447 |   3.059 |   17.975 | 
     | REGISTER/U373                          | A ^ -> Y v  | INVX2M     | 0.220 | 0.216 |   3.275 |   18.190 | 
     | REGISTER/U147                          | A v -> Y ^  | INVX4M     | 0.878 | 0.545 |   3.820 |   18.735 | 
     | REGISTER/U337                          | S0 ^ -> Y v | MX4X1M     | 0.207 | 0.557 |   4.377 |   19.292 | 
     | REGISTER/U358                          | D v -> Y v  | MX4X1M     | 0.171 | 0.434 |   4.810 |   19.726 | 
     | REGISTER/U357                          | A0 v -> Y v | AO22X1M    | 0.108 | 0.342 |   5.152 |   20.068 | 
     | REGISTER/\RdData_reg[4]                | D v         | SDFFRQX2M  | 0.108 | 0.000 |   5.152 |   20.068 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                         |            |            |       |       |  Time   |   Time   | 
     |-------------------------+------------+------------+-------+-------+---------+----------| 
     |                         | REF_CLK ^  |            | 0.000 |       |   0.000 |  -14.916 | 
     | REF_CLK__L1_I0          | A ^ -> Y v | CLKINVX40M | 0.019 | 0.023 |   0.023 |  -14.893 | 
     | REF_CLK__L2_I0          | A v -> Y ^ | CLKINVX8M  | 0.030 | 0.028 |   0.051 |  -14.865 | 
     | U0_mux2X1/U1            | A ^ -> Y ^ | MX2X6M     | 0.069 | 0.153 |   0.204 |  -14.711 | 
     | CLK_M__L1_I0            | A ^ -> Y ^ | CLKBUFX12M | 0.095 | 0.141 |   0.345 |  -14.571 | 
     | CLK_M__L2_I0            | A ^ -> Y ^ | CLKBUFX40M | 0.097 | 0.154 |   0.498 |  -14.417 | 
     | CLK_M__L3_I1            | A ^ -> Y v | CLKINVX40M | 0.092 | 0.089 |   0.588 |  -14.328 | 
     | CLK_M__L4_I3            | A v -> Y ^ | CLKINVX40M | 0.085 | 0.078 |   0.665 |  -14.250 | 
     | REGISTER/\RdData_reg[4] | CK ^       | SDFFRQX2M  | 0.085 | 0.003 |   0.668 |  -14.247 | 
     +----------------------------------------------------------------------------------------+ 
Path 19: MET Setup Check with Pin REGISTER/\RdData_reg[3] /CK 
Endpoint:   REGISTER/\RdData_reg[3] /D                (v) checked with  leading 
edge of 'REF_CLK'
Beginpoint: U_system_control/\current_state_reg[0] /Q (^) triggered by  leading 
edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.669
- Setup                         0.401
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.067
- Arrival Time                  5.137
= Slack Time                   14.931
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                        |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                        | REF_CLK ^   |            | 0.000 |       |   0.000 |   14.931 | 
     | REF_CLK__L1_I0                         | A ^ -> Y v  | CLKINVX40M | 0.019 | 0.023 |   0.023 |   14.954 | 
     | REF_CLK__L2_I0                         | A v -> Y ^  | CLKINVX8M  | 0.030 | 0.028 |   0.051 |   14.982 | 
     | U0_mux2X1/U1                           | A ^ -> Y ^  | MX2X6M     | 0.069 | 0.153 |   0.204 |   15.135 | 
     | CLK_M__L1_I0                           | A ^ -> Y ^  | CLKBUFX12M | 0.095 | 0.141 |   0.345 |   15.276 | 
     | CLK_M__L2_I0                           | A ^ -> Y ^  | CLKBUFX40M | 0.097 | 0.154 |   0.498 |   15.429 | 
     | CLK_M__L3_I0                           | A ^ -> Y v  | CLKINVX40M | 0.095 | 0.090 |   0.588 |   15.519 | 
     | CLK_M__L4_I2                           | A v -> Y ^  | CLKINVX40M | 0.086 | 0.084 |   0.672 |   15.603 | 
     | U_system_control/\current_state_reg[0] | CK ^ -> Q ^ | SDFFRQX4M  | 0.845 | 0.825 |   1.497 |   16.428 | 
     | U_system_control/U99                   | A ^ -> Y v  | INVX2M     | 0.277 | 0.270 |   1.767 |   16.698 | 
     | U_system_control/U31                   | B v -> Y ^  | NOR2X2M    | 0.545 | 0.389 |   2.156 |   17.086 | 
     | U_system_control/U98                   | S0 ^ -> Y ^ | MX2X2M     | 0.092 | 0.206 |   2.362 |   17.292 | 
     | U_system_control/U100                  | A ^ -> Y ^  | MX3X1M     | 0.127 | 0.250 |   2.612 |   17.543 | 
     | U5                                     | A ^ -> Y ^  | BUFX2M     | 0.659 | 0.447 |   3.059 |   17.990 | 
     | REGISTER/U373                          | A ^ -> Y v  | INVX2M     | 0.220 | 0.216 |   3.275 |   18.205 | 
     | REGISTER/U147                          | A v -> Y ^  | INVX4M     | 0.878 | 0.545 |   3.820 |   18.750 | 
     | REGISTER/U336                          | S0 ^ -> Y v | MX4X1M     | 0.216 | 0.565 |   4.385 |   19.316 | 
     | REGISTER/U354                          | D v -> Y v  | MX4X1M     | 0.147 | 0.412 |   4.797 |   19.728 | 
     | REGISTER/U353                          | A0 v -> Y v | AO22X1M    | 0.111 | 0.339 |   5.136 |   20.067 | 
     | REGISTER/\RdData_reg[3]                | D v         | SDFFRQX2M  | 0.111 | 0.000 |   5.137 |   20.067 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                         |            |            |       |       |  Time   |   Time   | 
     |-------------------------+------------+------------+-------+-------+---------+----------| 
     |                         | REF_CLK ^  |            | 0.000 |       |   0.000 |  -14.931 | 
     | REF_CLK__L1_I0          | A ^ -> Y v | CLKINVX40M | 0.019 | 0.023 |   0.023 |  -14.908 | 
     | REF_CLK__L2_I0          | A v -> Y ^ | CLKINVX8M  | 0.030 | 0.028 |   0.051 |  -14.880 | 
     | U0_mux2X1/U1            | A ^ -> Y ^ | MX2X6M     | 0.069 | 0.153 |   0.204 |  -14.726 | 
     | CLK_M__L1_I0            | A ^ -> Y ^ | CLKBUFX12M | 0.095 | 0.141 |   0.345 |  -14.586 | 
     | CLK_M__L2_I0            | A ^ -> Y ^ | CLKBUFX40M | 0.097 | 0.154 |   0.498 |  -14.432 | 
     | CLK_M__L3_I1            | A ^ -> Y v | CLKINVX40M | 0.092 | 0.089 |   0.588 |  -14.343 | 
     | CLK_M__L4_I3            | A v -> Y ^ | CLKINVX40M | 0.085 | 0.078 |   0.665 |  -14.265 | 
     | REGISTER/\RdData_reg[3] | CK ^       | SDFFRQX2M  | 0.085 | 0.003 |   0.669 |  -14.262 | 
     +----------------------------------------------------------------------------------------+ 
Path 20: MET Setup Check with Pin REGISTER/\RdData_reg[2] /CK 
Endpoint:   REGISTER/\RdData_reg[2] /D                (v) checked with  leading 
edge of 'REF_CLK'
Beginpoint: U_system_control/\current_state_reg[0] /Q (^) triggered by  leading 
edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.669
- Setup                         0.401
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.067
- Arrival Time                  5.135
= Slack Time                   14.932
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                        |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                        | REF_CLK ^   |            | 0.000 |       |   0.000 |   14.932 | 
     | REF_CLK__L1_I0                         | A ^ -> Y v  | CLKINVX40M | 0.019 | 0.023 |   0.023 |   14.955 | 
     | REF_CLK__L2_I0                         | A v -> Y ^  | CLKINVX8M  | 0.030 | 0.028 |   0.051 |   14.983 | 
     | U0_mux2X1/U1                           | A ^ -> Y ^  | MX2X6M     | 0.069 | 0.153 |   0.204 |   15.136 | 
     | CLK_M__L1_I0                           | A ^ -> Y ^  | CLKBUFX12M | 0.095 | 0.141 |   0.345 |   15.277 | 
     | CLK_M__L2_I0                           | A ^ -> Y ^  | CLKBUFX40M | 0.097 | 0.154 |   0.498 |   15.430 | 
     | CLK_M__L3_I0                           | A ^ -> Y v  | CLKINVX40M | 0.095 | 0.090 |   0.588 |   15.520 | 
     | CLK_M__L4_I2                           | A v -> Y ^  | CLKINVX40M | 0.086 | 0.084 |   0.672 |   15.604 | 
     | U_system_control/\current_state_reg[0] | CK ^ -> Q ^ | SDFFRQX4M  | 0.845 | 0.825 |   1.497 |   16.429 | 
     | U_system_control/U99                   | A ^ -> Y v  | INVX2M     | 0.277 | 0.270 |   1.767 |   16.699 | 
     | U_system_control/U31                   | B v -> Y ^  | NOR2X2M    | 0.545 | 0.389 |   2.156 |   17.088 | 
     | U_system_control/U98                   | S0 ^ -> Y ^ | MX2X2M     | 0.092 | 0.206 |   2.362 |   17.294 | 
     | U_system_control/U100                  | A ^ -> Y ^  | MX3X1M     | 0.127 | 0.250 |   2.612 |   17.544 | 
     | U5                                     | A ^ -> Y ^  | BUFX2M     | 0.659 | 0.447 |   3.059 |   17.991 | 
     | REGISTER/U373                          | A ^ -> Y v  | INVX2M     | 0.220 | 0.216 |   3.275 |   18.207 | 
     | REGISTER/U147                          | A v -> Y ^  | INVX4M     | 0.878 | 0.545 |   3.820 |   18.752 | 
     | REGISTER/U335                          | S0 ^ -> Y v | MX4X1M     | 0.213 | 0.562 |   4.382 |   19.314 | 
     | REGISTER/U350                          | D v -> Y v  | MX4X1M     | 0.150 | 0.414 |   4.796 |   19.728 | 
     | REGISTER/U349                          | A0 v -> Y v | AO22X1M    | 0.111 | 0.339 |   5.135 |   20.067 | 
     | REGISTER/\RdData_reg[2]                | D v         | SDFFRQX2M  | 0.111 | 0.000 |   5.135 |   20.067 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                         |            |            |       |       |  Time   |   Time   | 
     |-------------------------+------------+------------+-------+-------+---------+----------| 
     |                         | REF_CLK ^  |            | 0.000 |       |   0.000 |  -14.932 | 
     | REF_CLK__L1_I0          | A ^ -> Y v | CLKINVX40M | 0.019 | 0.023 |   0.023 |  -14.909 | 
     | REF_CLK__L2_I0          | A v -> Y ^ | CLKINVX8M  | 0.030 | 0.028 |   0.051 |  -14.881 | 
     | U0_mux2X1/U1            | A ^ -> Y ^ | MX2X6M     | 0.069 | 0.153 |   0.204 |  -14.728 | 
     | CLK_M__L1_I0            | A ^ -> Y ^ | CLKBUFX12M | 0.095 | 0.141 |   0.345 |  -14.587 | 
     | CLK_M__L2_I0            | A ^ -> Y ^ | CLKBUFX40M | 0.097 | 0.154 |   0.498 |  -14.434 | 
     | CLK_M__L3_I1            | A ^ -> Y v | CLKINVX40M | 0.092 | 0.089 |   0.588 |  -14.344 | 
     | CLK_M__L4_I3            | A v -> Y ^ | CLKINVX40M | 0.085 | 0.078 |   0.665 |  -14.267 | 
     | REGISTER/\RdData_reg[2] | CK ^       | SDFFRQX2M  | 0.085 | 0.003 |   0.669 |  -14.263 | 
     +----------------------------------------------------------------------------------------+ 
Path 21: MET Setup Check with Pin REGISTER/\RdData_reg[5] /CK 
Endpoint:   REGISTER/\RdData_reg[5] /D                (v) checked with  leading 
edge of 'REF_CLK'
Beginpoint: U_system_control/\current_state_reg[0] /Q (^) triggered by  leading 
edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.669
- Setup                         0.402
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.067
- Arrival Time                  5.131
= Slack Time                   14.936
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                        |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                        | REF_CLK ^   |            | 0.000 |       |   0.000 |   14.935 | 
     | REF_CLK__L1_I0                         | A ^ -> Y v  | CLKINVX40M | 0.019 | 0.023 |   0.023 |   14.958 | 
     | REF_CLK__L2_I0                         | A v -> Y ^  | CLKINVX8M  | 0.030 | 0.028 |   0.051 |   14.986 | 
     | U0_mux2X1/U1                           | A ^ -> Y ^  | MX2X6M     | 0.069 | 0.153 |   0.204 |   15.140 | 
     | CLK_M__L1_I0                           | A ^ -> Y ^  | CLKBUFX12M | 0.095 | 0.141 |   0.345 |   15.280 | 
     | CLK_M__L2_I0                           | A ^ -> Y ^  | CLKBUFX40M | 0.097 | 0.154 |   0.498 |   15.434 | 
     | CLK_M__L3_I0                           | A ^ -> Y v  | CLKINVX40M | 0.095 | 0.090 |   0.588 |   15.524 | 
     | CLK_M__L4_I2                           | A v -> Y ^  | CLKINVX40M | 0.086 | 0.084 |   0.672 |   15.608 | 
     | U_system_control/\current_state_reg[0] | CK ^ -> Q ^ | SDFFRQX4M  | 0.845 | 0.825 |   1.497 |   16.433 | 
     | U_system_control/U99                   | A ^ -> Y v  | INVX2M     | 0.277 | 0.270 |   1.767 |   16.702 | 
     | U_system_control/U31                   | B v -> Y ^  | NOR2X2M    | 0.545 | 0.389 |   2.156 |   17.091 | 
     | U_system_control/U98                   | S0 ^ -> Y ^ | MX2X2M     | 0.092 | 0.206 |   2.362 |   17.297 | 
     | U_system_control/U100                  | A ^ -> Y ^  | MX3X1M     | 0.127 | 0.250 |   2.612 |   17.548 | 
     | U5                                     | A ^ -> Y ^  | BUFX2M     | 0.659 | 0.447 |   3.059 |   17.995 | 
     | REGISTER/U373                          | A ^ -> Y v  | INVX2M     | 0.220 | 0.216 |   3.275 |   18.210 | 
     | REGISTER/U148                          | A v -> Y ^  | INVX4M     | 0.876 | 0.542 |   3.817 |   18.752 | 
     | REGISTER/U338                          | S0 ^ -> Y v | MX4X1M     | 0.203 | 0.554 |   4.371 |   19.306 | 
     | REGISTER/U362                          | D v -> Y v  | MX4X1M     | 0.157 | 0.418 |   4.789 |   19.724 | 
     | REGISTER/U361                          | A0 v -> Y v | AO22X1M    | 0.112 | 0.343 |   5.131 |   20.067 | 
     | REGISTER/\RdData_reg[5]                | D v         | SDFFRQX2M  | 0.112 | 0.000 |   5.131 |   20.067 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                         |            |            |       |       |  Time   |   Time   | 
     |-------------------------+------------+------------+-------+-------+---------+----------| 
     |                         | REF_CLK ^  |            | 0.000 |       |   0.000 |  -14.935 | 
     | REF_CLK__L1_I0          | A ^ -> Y v | CLKINVX40M | 0.019 | 0.023 |   0.023 |  -14.912 | 
     | REF_CLK__L2_I0          | A v -> Y ^ | CLKINVX8M  | 0.030 | 0.028 |   0.051 |  -14.884 | 
     | U0_mux2X1/U1            | A ^ -> Y ^ | MX2X6M     | 0.069 | 0.153 |   0.204 |  -14.731 | 
     | CLK_M__L1_I0            | A ^ -> Y ^ | CLKBUFX12M | 0.095 | 0.141 |   0.345 |  -14.591 | 
     | CLK_M__L2_I0            | A ^ -> Y ^ | CLKBUFX40M | 0.097 | 0.154 |   0.498 |  -14.437 | 
     | CLK_M__L3_I1            | A ^ -> Y v | CLKINVX40M | 0.092 | 0.089 |   0.588 |  -14.348 | 
     | CLK_M__L4_I3            | A v -> Y ^ | CLKINVX40M | 0.085 | 0.078 |   0.665 |  -14.270 | 
     | REGISTER/\RdData_reg[5] | CK ^       | SDFFRQX2M  | 0.085 | 0.003 |   0.668 |  -14.267 | 
     +----------------------------------------------------------------------------------------+ 
Path 22: MET Setup Check with Pin REGISTER/\RdData_reg[7] /CK 
Endpoint:   REGISTER/\RdData_reg[7] /D                (v) checked with  leading 
edge of 'REF_CLK'
Beginpoint: U_system_control/\current_state_reg[0] /Q (^) triggered by  leading 
edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.667
- Setup                         0.400
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.066
- Arrival Time                  5.109
= Slack Time                   14.957
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                        |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                        | REF_CLK ^   |            | 0.000 |       |   0.000 |   14.957 | 
     | REF_CLK__L1_I0                         | A ^ -> Y v  | CLKINVX40M | 0.019 | 0.023 |   0.023 |   14.980 | 
     | REF_CLK__L2_I0                         | A v -> Y ^  | CLKINVX8M  | 0.030 | 0.028 |   0.051 |   15.008 | 
     | U0_mux2X1/U1                           | A ^ -> Y ^  | MX2X6M     | 0.069 | 0.153 |   0.204 |   15.162 | 
     | CLK_M__L1_I0                           | A ^ -> Y ^  | CLKBUFX12M | 0.095 | 0.141 |   0.345 |   15.302 | 
     | CLK_M__L2_I0                           | A ^ -> Y ^  | CLKBUFX40M | 0.097 | 0.154 |   0.498 |   15.456 | 
     | CLK_M__L3_I0                           | A ^ -> Y v  | CLKINVX40M | 0.095 | 0.090 |   0.588 |   15.546 | 
     | CLK_M__L4_I2                           | A v -> Y ^  | CLKINVX40M | 0.086 | 0.084 |   0.672 |   15.630 | 
     | U_system_control/\current_state_reg[0] | CK ^ -> Q ^ | SDFFRQX4M  | 0.845 | 0.825 |   1.497 |   16.455 | 
     | U_system_control/U99                   | A ^ -> Y v  | INVX2M     | 0.277 | 0.270 |   1.767 |   16.724 | 
     | U_system_control/U31                   | B v -> Y ^  | NOR2X2M    | 0.545 | 0.389 |   2.156 |   17.113 | 
     | U_system_control/U98                   | S0 ^ -> Y ^ | MX2X2M     | 0.092 | 0.206 |   2.362 |   17.319 | 
     | U_system_control/U100                  | A ^ -> Y ^  | MX3X1M     | 0.127 | 0.250 |   2.612 |   17.569 | 
     | U5                                     | A ^ -> Y ^  | BUFX2M     | 0.659 | 0.447 |   3.059 |   18.016 | 
     | REGISTER/U373                          | A ^ -> Y v  | INVX2M     | 0.220 | 0.216 |   3.275 |   18.232 | 
     | REGISTER/U148                          | A v -> Y ^  | INVX4M     | 0.876 | 0.542 |   3.817 |   18.774 | 
     | REGISTER/U340                          | S0 ^ -> Y v | MX4X1M     | 0.203 | 0.554 |   4.371 |   19.329 | 
     | REGISTER/U370                          | D v -> Y v  | MX4X1M     | 0.145 | 0.405 |   4.776 |   19.733 | 
     | REGISTER/U369                          | A0 v -> Y v | AO22X1M    | 0.106 | 0.333 |   5.109 |   20.066 | 
     | REGISTER/\RdData_reg[7]                | D v         | SDFFRQX2M  | 0.106 | 0.000 |   5.109 |   20.066 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                         |            |            |       |       |  Time   |   Time   | 
     |-------------------------+------------+------------+-------+-------+---------+----------| 
     |                         | REF_CLK ^  |            | 0.000 |       |   0.000 |  -14.957 | 
     | REF_CLK__L1_I0          | A ^ -> Y v | CLKINVX40M | 0.019 | 0.023 |   0.023 |  -14.934 | 
     | REF_CLK__L2_I0          | A v -> Y ^ | CLKINVX8M  | 0.030 | 0.028 |   0.051 |  -14.906 | 
     | U0_mux2X1/U1            | A ^ -> Y ^ | MX2X6M     | 0.069 | 0.153 |   0.204 |  -14.753 | 
     | CLK_M__L1_I0            | A ^ -> Y ^ | CLKBUFX12M | 0.095 | 0.141 |   0.345 |  -14.613 | 
     | CLK_M__L2_I0            | A ^ -> Y ^ | CLKBUFX40M | 0.097 | 0.154 |   0.498 |  -14.459 | 
     | CLK_M__L3_I1            | A ^ -> Y v | CLKINVX40M | 0.092 | 0.089 |   0.588 |  -14.370 | 
     | CLK_M__L4_I3            | A v -> Y ^ | CLKINVX40M | 0.085 | 0.078 |   0.665 |  -14.292 | 
     | REGISTER/\RdData_reg[7] | CK ^       | SDFFRQX2M  | 0.086 | 0.001 |   0.667 |  -14.291 | 
     +----------------------------------------------------------------------------------------+ 
Path 23: MET Setup Check with Pin REGISTER/\RdData_reg[1] /CK 
Endpoint:   REGISTER/\RdData_reg[1] /D                (v) checked with  leading 
edge of 'REF_CLK'
Beginpoint: U_system_control/\current_state_reg[0] /Q (^) triggered by  leading 
edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.668
- Setup                         0.401
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.068
- Arrival Time                  5.088
= Slack Time                   14.980
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                        |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                        | REF_CLK ^   |            | 0.000 |       |   0.000 |   14.980 | 
     | REF_CLK__L1_I0                         | A ^ -> Y v  | CLKINVX40M | 0.019 | 0.023 |   0.023 |   15.003 | 
     | REF_CLK__L2_I0                         | A v -> Y ^  | CLKINVX8M  | 0.030 | 0.028 |   0.051 |   15.031 | 
     | U0_mux2X1/U1                           | A ^ -> Y ^  | MX2X6M     | 0.069 | 0.153 |   0.204 |   15.184 | 
     | CLK_M__L1_I0                           | A ^ -> Y ^  | CLKBUFX12M | 0.095 | 0.141 |   0.345 |   15.325 | 
     | CLK_M__L2_I0                           | A ^ -> Y ^  | CLKBUFX40M | 0.097 | 0.154 |   0.498 |   15.478 | 
     | CLK_M__L3_I0                           | A ^ -> Y v  | CLKINVX40M | 0.095 | 0.090 |   0.588 |   15.568 | 
     | CLK_M__L4_I2                           | A v -> Y ^  | CLKINVX40M | 0.086 | 0.084 |   0.672 |   15.652 | 
     | U_system_control/\current_state_reg[0] | CK ^ -> Q ^ | SDFFRQX4M  | 0.845 | 0.825 |   1.497 |   16.477 | 
     | U_system_control/U99                   | A ^ -> Y v  | INVX2M     | 0.277 | 0.270 |   1.767 |   16.747 | 
     | U_system_control/U31                   | B v -> Y ^  | NOR2X2M    | 0.545 | 0.389 |   2.156 |   17.136 | 
     | U_system_control/U98                   | S0 ^ -> Y ^ | MX2X2M     | 0.092 | 0.206 |   2.362 |   17.342 | 
     | U_system_control/U100                  | A ^ -> Y ^  | MX3X1M     | 0.127 | 0.250 |   2.612 |   17.592 | 
     | U5                                     | A ^ -> Y ^  | BUFX2M     | 0.659 | 0.447 |   3.059 |   18.039 | 
     | REGISTER/U373                          | A ^ -> Y v  | INVX2M     | 0.220 | 0.216 |   3.275 |   18.255 | 
     | REGISTER/U148                          | A v -> Y ^  | INVX4M     | 0.876 | 0.542 |   3.817 |   18.797 | 
     | REGISTER/U348                          | S0 ^ -> Y v | MX4X1M     | 0.203 | 0.551 |   4.368 |   19.348 | 
     | REGISTER/U346                          | D v -> Y v  | MX4X1M     | 0.130 | 0.388 |   4.756 |   19.736 | 
     | REGISTER/U345                          | A0 v -> Y v | AO22X1M    | 0.108 | 0.332 |   5.088 |   20.068 | 
     | REGISTER/\RdData_reg[1]                | D v         | SDFFRQX2M  | 0.108 | 0.000 |   5.088 |   20.068 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                         |            |            |       |       |  Time   |   Time   | 
     |-------------------------+------------+------------+-------+-------+---------+----------| 
     |                         | REF_CLK ^  |            | 0.000 |       |   0.000 |  -14.980 | 
     | REF_CLK__L1_I0          | A ^ -> Y v | CLKINVX40M | 0.019 | 0.023 |   0.023 |  -14.957 | 
     | REF_CLK__L2_I0          | A v -> Y ^ | CLKINVX8M  | 0.030 | 0.028 |   0.051 |  -14.929 | 
     | U0_mux2X1/U1            | A ^ -> Y ^ | MX2X6M     | 0.069 | 0.153 |   0.204 |  -14.776 | 
     | CLK_M__L1_I0            | A ^ -> Y ^ | CLKBUFX12M | 0.095 | 0.141 |   0.345 |  -14.635 | 
     | CLK_M__L2_I0            | A ^ -> Y ^ | CLKBUFX40M | 0.097 | 0.154 |   0.498 |  -14.482 | 
     | CLK_M__L3_I1            | A ^ -> Y v | CLKINVX40M | 0.092 | 0.089 |   0.588 |  -14.392 | 
     | CLK_M__L4_I3            | A v -> Y ^ | CLKINVX40M | 0.085 | 0.078 |   0.665 |  -14.315 | 
     | REGISTER/\RdData_reg[1] | CK ^       | SDFFRQX2M  | 0.085 | 0.003 |   0.668 |  -14.312 | 
     +----------------------------------------------------------------------------------------+ 
Path 24: MET Setup Check with Pin REGISTER/\RdData_reg[0] /CK 
Endpoint:   REGISTER/\RdData_reg[0] /D                (v) checked with  leading 
edge of 'REF_CLK'
Beginpoint: U_system_control/\current_state_reg[0] /Q (^) triggered by  leading 
edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.669
- Setup                         0.400
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.068
- Arrival Time                  5.086
= Slack Time                   14.982
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                        |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                        | REF_CLK ^   |            | 0.000 |       |   0.000 |   14.982 | 
     | REF_CLK__L1_I0                         | A ^ -> Y v  | CLKINVX40M | 0.019 | 0.023 |   0.023 |   15.005 | 
     | REF_CLK__L2_I0                         | A v -> Y ^  | CLKINVX8M  | 0.030 | 0.028 |   0.051 |   15.033 | 
     | U0_mux2X1/U1                           | A ^ -> Y ^  | MX2X6M     | 0.069 | 0.153 |   0.204 |   15.186 | 
     | CLK_M__L1_I0                           | A ^ -> Y ^  | CLKBUFX12M | 0.095 | 0.141 |   0.345 |   15.327 | 
     | CLK_M__L2_I0                           | A ^ -> Y ^  | CLKBUFX40M | 0.097 | 0.154 |   0.498 |   15.480 | 
     | CLK_M__L3_I0                           | A ^ -> Y v  | CLKINVX40M | 0.095 | 0.090 |   0.588 |   15.570 | 
     | CLK_M__L4_I2                           | A v -> Y ^  | CLKINVX40M | 0.086 | 0.084 |   0.672 |   15.654 | 
     | U_system_control/\current_state_reg[0] | CK ^ -> Q ^ | SDFFRQX4M  | 0.845 | 0.825 |   1.497 |   16.479 | 
     | U_system_control/U99                   | A ^ -> Y v  | INVX2M     | 0.277 | 0.270 |   1.767 |   16.749 | 
     | U_system_control/U31                   | B v -> Y ^  | NOR2X2M    | 0.545 | 0.389 |   2.156 |   17.138 | 
     | U_system_control/U98                   | S0 ^ -> Y ^ | MX2X2M     | 0.092 | 0.206 |   2.362 |   17.344 | 
     | U_system_control/U100                  | A ^ -> Y ^  | MX3X1M     | 0.127 | 0.250 |   2.612 |   17.594 | 
     | U5                                     | A ^ -> Y ^  | BUFX2M     | 0.659 | 0.447 |   3.059 |   18.041 | 
     | REGISTER/U373                          | A ^ -> Y v  | INVX2M     | 0.220 | 0.216 |   3.275 |   18.257 | 
     | REGISTER/U148                          | A v -> Y ^  | INVX4M     | 0.876 | 0.542 |   3.817 |   18.799 | 
     | REGISTER/U334                          | S0 ^ -> Y v | MX4X1M     | 0.189 | 0.542 |   4.359 |   19.341 | 
     | REGISTER/U342                          | D v -> Y v  | MX4X1M     | 0.140 | 0.396 |   4.754 |   19.736 | 
     | REGISTER/U341                          | A0 v -> Y v | AO22X1M    | 0.106 | 0.332 |   5.086 |   20.068 | 
     | REGISTER/\RdData_reg[0]                | D v         | SDFFRQX2M  | 0.106 | 0.000 |   5.086 |   20.068 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                         |            |            |       |       |  Time   |   Time   | 
     |-------------------------+------------+------------+-------+-------+---------+----------| 
     |                         | REF_CLK ^  |            | 0.000 |       |   0.000 |  -14.982 | 
     | REF_CLK__L1_I0          | A ^ -> Y v | CLKINVX40M | 0.019 | 0.023 |   0.023 |  -14.959 | 
     | REF_CLK__L2_I0          | A v -> Y ^ | CLKINVX8M  | 0.030 | 0.028 |   0.051 |  -14.931 | 
     | U0_mux2X1/U1            | A ^ -> Y ^ | MX2X6M     | 0.069 | 0.153 |   0.204 |  -14.778 | 
     | CLK_M__L1_I0            | A ^ -> Y ^ | CLKBUFX12M | 0.095 | 0.141 |   0.345 |  -14.637 | 
     | CLK_M__L2_I0            | A ^ -> Y ^ | CLKBUFX40M | 0.097 | 0.154 |   0.498 |  -14.484 | 
     | CLK_M__L3_I1            | A ^ -> Y v | CLKINVX40M | 0.092 | 0.089 |   0.588 |  -14.394 | 
     | CLK_M__L4_I3            | A v -> Y ^ | CLKINVX40M | 0.085 | 0.078 |   0.665 |  -14.317 | 
     | REGISTER/\RdData_reg[0] | CK ^       | SDFFRQX2M  | 0.085 | 0.003 |   0.669 |  -14.313 | 
     +----------------------------------------------------------------------------------------+ 
Path 25: MET Setup Check with Pin REGISTER/\Reg_File_reg[2][3] /CK 
Endpoint:   REGISTER/\Reg_File_reg[2][3] /D           (v) checked with  leading 
edge of 'REF_CLK'
Beginpoint: U_system_control/\current_state_reg[0] /Q (^) triggered by  leading 
edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.671
- Setup                         0.424
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.047
- Arrival Time                  4.694
= Slack Time                   15.353
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                        |              |            |       |       |  Time   |   Time   | 
     |----------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                        | REF_CLK ^    |            | 0.000 |       |   0.000 |   15.353 | 
     | REF_CLK__L1_I0                         | A ^ -> Y v   | CLKINVX40M | 0.019 | 0.023 |   0.023 |   15.376 | 
     | REF_CLK__L2_I0                         | A v -> Y ^   | CLKINVX8M  | 0.030 | 0.028 |   0.051 |   15.404 | 
     | U0_mux2X1/U1                           | A ^ -> Y ^   | MX2X6M     | 0.069 | 0.153 |   0.204 |   15.557 | 
     | CLK_M__L1_I0                           | A ^ -> Y ^   | CLKBUFX12M | 0.095 | 0.141 |   0.345 |   15.698 | 
     | CLK_M__L2_I0                           | A ^ -> Y ^   | CLKBUFX40M | 0.097 | 0.154 |   0.498 |   15.851 | 
     | CLK_M__L3_I0                           | A ^ -> Y v   | CLKINVX40M | 0.095 | 0.090 |   0.588 |   15.941 | 
     | CLK_M__L4_I2                           | A v -> Y ^   | CLKINVX40M | 0.086 | 0.084 |   0.672 |   16.025 | 
     | U_system_control/\current_state_reg[0] | CK ^ -> Q ^  | SDFFRQX4M  | 0.845 | 0.825 |   1.497 |   16.850 | 
     | U_system_control/U99                   | A ^ -> Y v   | INVX2M     | 0.277 | 0.270 |   1.767 |   17.120 | 
     | U_system_control/U31                   | B v -> Y ^   | NOR2X2M    | 0.545 | 0.389 |   2.156 |   17.508 | 
     | U_system_control/U98                   | S0 ^ -> Y v  | MX2X2M     | 0.088 | 0.291 |   2.446 |   17.799 | 
     | U_system_control/U100                  | A v -> Y v   | MX3X1M     | 0.145 | 0.320 |   2.767 |   18.119 | 
     | U5                                     | A v -> Y v   | BUFX2M     | 0.330 | 0.341 |   3.108 |   18.461 | 
     | REGISTER/U373                          | A v -> Y ^   | INVX2M     | 0.235 | 0.229 |   3.337 |   18.689 | 
     | REGISTER/U148                          | A ^ -> Y v   | INVX4M     | 0.405 | 0.298 |   3.634 |   18.987 | 
     | REGISTER/U153                          | B v -> Y ^   | NOR2BX2M   | 0.414 | 0.339 |   3.973 |   19.326 | 
     | REGISTER/U160                          | B ^ -> Y v   | NAND2X2M   | 0.419 | 0.344 |   4.317 |   19.670 | 
     | REGISTER/U247                          | A1N v -> Y v | OAI2BB2X1M | 0.218 | 0.377 |   4.694 |   20.047 | 
     | REGISTER/\Reg_File_reg[2][3]           | D v          | SDFFRQX2M  | 0.218 | 0.000 |   4.694 |   20.047 | 
     +---------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^  |            | 0.000 |       |   0.000 |  -15.353 | 
     | REF_CLK__L1_I0               | A ^ -> Y v | CLKINVX40M | 0.019 | 0.023 |   0.023 |  -15.330 | 
     | REF_CLK__L2_I0               | A v -> Y ^ | CLKINVX8M  | 0.030 | 0.028 |   0.051 |  -15.302 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^ | MX2X6M     | 0.069 | 0.153 |   0.204 |  -15.148 | 
     | CLK_M__L1_I0                 | A ^ -> Y ^ | CLKBUFX12M | 0.095 | 0.141 |   0.345 |  -15.008 | 
     | CLK_M__L2_I0                 | A ^ -> Y ^ | CLKBUFX40M | 0.097 | 0.154 |   0.498 |  -14.854 | 
     | CLK_M__L3_I1                 | A ^ -> Y v | CLKINVX40M | 0.092 | 0.089 |   0.588 |  -14.765 | 
     | CLK_M__L4_I5                 | A v -> Y ^ | CLKINVX40M | 0.083 | 0.080 |   0.668 |  -14.685 | 
     | REGISTER/\Reg_File_reg[2][3] | CK ^       | SDFFRQX2M  | 0.083 | 0.003 |   0.671 |  -14.682 | 
     +---------------------------------------------------------------------------------------------+ 
Path 26: MET Setup Check with Pin REGISTER/\Reg_File_reg[2][0] /CK 
Endpoint:   REGISTER/\Reg_File_reg[2][0] /D           (v) checked with  leading 
edge of 'REF_CLK'
Beginpoint: U_system_control/\current_state_reg[0] /Q (^) triggered by  leading 
edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.671
- Setup                         0.437
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.034
- Arrival Time                  4.663
= Slack Time                   15.371
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                        |              |            |       |       |  Time   |   Time   | 
     |----------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                        | REF_CLK ^    |            | 0.000 |       |   0.000 |   15.371 | 
     | REF_CLK__L1_I0                         | A ^ -> Y v   | CLKINVX40M | 0.019 | 0.023 |   0.023 |   15.394 | 
     | REF_CLK__L2_I0                         | A v -> Y ^   | CLKINVX8M  | 0.030 | 0.028 |   0.051 |   15.422 | 
     | U0_mux2X1/U1                           | A ^ -> Y ^   | MX2X6M     | 0.069 | 0.153 |   0.204 |   15.576 | 
     | CLK_M__L1_I0                           | A ^ -> Y ^   | CLKBUFX12M | 0.095 | 0.141 |   0.345 |   15.716 | 
     | CLK_M__L2_I0                           | A ^ -> Y ^   | CLKBUFX40M | 0.097 | 0.154 |   0.498 |   15.870 | 
     | CLK_M__L3_I0                           | A ^ -> Y v   | CLKINVX40M | 0.095 | 0.090 |   0.588 |   15.960 | 
     | CLK_M__L4_I2                           | A v -> Y ^   | CLKINVX40M | 0.086 | 0.084 |   0.672 |   16.044 | 
     | U_system_control/\current_state_reg[0] | CK ^ -> Q ^  | SDFFRQX4M  | 0.845 | 0.825 |   1.497 |   16.869 | 
     | U_system_control/U99                   | A ^ -> Y v   | INVX2M     | 0.277 | 0.270 |   1.767 |   17.138 | 
     | U_system_control/U31                   | B v -> Y ^   | NOR2X2M    | 0.545 | 0.389 |   2.156 |   17.527 | 
     | U_system_control/U98                   | S0 ^ -> Y v  | MX2X2M     | 0.088 | 0.291 |   2.446 |   17.818 | 
     | U_system_control/U100                  | A v -> Y v   | MX3X1M     | 0.145 | 0.320 |   2.767 |   18.138 | 
     | U5                                     | A v -> Y v   | BUFX2M     | 0.330 | 0.341 |   3.108 |   18.479 | 
     | REGISTER/U373                          | A v -> Y ^   | INVX2M     | 0.235 | 0.229 |   3.337 |   18.708 | 
     | REGISTER/U148                          | A ^ -> Y v   | INVX4M     | 0.405 | 0.298 |   3.634 |   19.006 | 
     | REGISTER/U153                          | B v -> Y ^   | NOR2BX2M   | 0.414 | 0.339 |   3.973 |   19.344 | 
     | REGISTER/U160                          | B ^ -> Y v   | NAND2X2M   | 0.419 | 0.344 |   4.317 |   19.688 | 
     | REGISTER/U322                          | A1N v -> Y v | OAI2BB2X1M | 0.169 | 0.346 |   4.662 |   20.034 | 
     | REGISTER/\Reg_File_reg[2][0]           | D v          | SDFFSQX2M  | 0.169 | 0.000 |   4.663 |   20.034 | 
     +---------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^  |            | 0.000 |       |   0.000 |  -15.371 | 
     | REF_CLK__L1_I0               | A ^ -> Y v | CLKINVX40M | 0.019 | 0.023 |   0.023 |  -15.348 | 
     | REF_CLK__L2_I0               | A v -> Y ^ | CLKINVX8M  | 0.030 | 0.028 |   0.051 |  -15.320 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^ | MX2X6M     | 0.069 | 0.153 |   0.204 |  -15.167 | 
     | CLK_M__L1_I0                 | A ^ -> Y ^ | CLKBUFX12M | 0.095 | 0.141 |   0.345 |  -15.027 | 
     | CLK_M__L2_I0                 | A ^ -> Y ^ | CLKBUFX40M | 0.097 | 0.154 |   0.498 |  -14.873 | 
     | CLK_M__L3_I1                 | A ^ -> Y v | CLKINVX40M | 0.092 | 0.089 |   0.588 |  -14.784 | 
     | CLK_M__L4_I4                 | A v -> Y ^ | CLKINVX40M | 0.085 | 0.077 |   0.665 |  -14.707 | 
     | REGISTER/\Reg_File_reg[2][0] | CK ^       | SDFFSQX2M  | 0.086 | 0.006 |   0.671 |  -14.700 | 
     +---------------------------------------------------------------------------------------------+ 
Path 27: MET Setup Check with Pin REGISTER/\Reg_File_reg[2][7] /CK 
Endpoint:   REGISTER/\Reg_File_reg[2][7] /D           (v) checked with  leading 
edge of 'REF_CLK'
Beginpoint: U_system_control/\current_state_reg[0] /Q (^) triggered by  leading 
edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.670
- Setup                         0.435
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.035
- Arrival Time                  4.660
= Slack Time                   15.376
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                        |              |            |       |       |  Time   |   Time   | 
     |----------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                        | REF_CLK ^    |            | 0.000 |       |   0.000 |   15.376 | 
     | REF_CLK__L1_I0                         | A ^ -> Y v   | CLKINVX40M | 0.019 | 0.023 |   0.023 |   15.399 | 
     | REF_CLK__L2_I0                         | A v -> Y ^   | CLKINVX8M  | 0.030 | 0.028 |   0.051 |   15.427 | 
     | U0_mux2X1/U1                           | A ^ -> Y ^   | MX2X6M     | 0.069 | 0.153 |   0.204 |   15.580 | 
     | CLK_M__L1_I0                           | A ^ -> Y ^   | CLKBUFX12M | 0.095 | 0.141 |   0.345 |   15.720 | 
     | CLK_M__L2_I0                           | A ^ -> Y ^   | CLKBUFX40M | 0.097 | 0.154 |   0.498 |   15.874 | 
     | CLK_M__L3_I0                           | A ^ -> Y v   | CLKINVX40M | 0.095 | 0.090 |   0.588 |   15.964 | 
     | CLK_M__L4_I2                           | A v -> Y ^   | CLKINVX40M | 0.086 | 0.084 |   0.672 |   16.048 | 
     | U_system_control/\current_state_reg[0] | CK ^ -> Q ^  | SDFFRQX4M  | 0.845 | 0.825 |   1.497 |   16.873 | 
     | U_system_control/U99                   | A ^ -> Y v   | INVX2M     | 0.277 | 0.270 |   1.767 |   17.142 | 
     | U_system_control/U31                   | B v -> Y ^   | NOR2X2M    | 0.545 | 0.389 |   2.156 |   17.531 | 
     | U_system_control/U98                   | S0 ^ -> Y v  | MX2X2M     | 0.088 | 0.291 |   2.446 |   17.822 | 
     | U_system_control/U100                  | A v -> Y v   | MX3X1M     | 0.145 | 0.320 |   2.767 |   18.142 | 
     | U5                                     | A v -> Y v   | BUFX2M     | 0.330 | 0.341 |   3.108 |   18.483 | 
     | REGISTER/U373                          | A v -> Y ^   | INVX2M     | 0.235 | 0.229 |   3.337 |   18.712 | 
     | REGISTER/U148                          | A ^ -> Y v   | INVX4M     | 0.405 | 0.298 |   3.635 |   19.010 | 
     | REGISTER/U153                          | B v -> Y ^   | NOR2BX2M   | 0.414 | 0.339 |   3.973 |   19.349 | 
     | REGISTER/U160                          | B ^ -> Y v   | NAND2X2M   | 0.419 | 0.344 |   4.317 |   19.692 | 
     | REGISTER/U323                          | A1N v -> Y v | OAI2BB2X1M | 0.154 | 0.343 |   4.660 |   20.035 | 
     | REGISTER/\Reg_File_reg[2][7]           | D v          | SDFFSQX2M  | 0.154 | 0.000 |   4.660 |   20.035 | 
     +---------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^  |            | 0.000 |       |   0.000 |  -15.376 | 
     | REF_CLK__L1_I0               | A ^ -> Y v | CLKINVX40M | 0.019 | 0.023 |   0.023 |  -15.353 | 
     | REF_CLK__L2_I0               | A v -> Y ^ | CLKINVX8M  | 0.030 | 0.028 |   0.051 |  -15.325 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^ | MX2X6M     | 0.069 | 0.153 |   0.204 |  -15.171 | 
     | CLK_M__L1_I0                 | A ^ -> Y ^ | CLKBUFX12M | 0.095 | 0.141 |   0.345 |  -15.031 | 
     | CLK_M__L2_I0                 | A ^ -> Y ^ | CLKBUFX40M | 0.097 | 0.154 |   0.498 |  -14.877 | 
     | CLK_M__L3_I1                 | A ^ -> Y v | CLKINVX40M | 0.092 | 0.089 |   0.588 |  -14.788 | 
     | CLK_M__L4_I5                 | A v -> Y ^ | CLKINVX40M | 0.083 | 0.080 |   0.668 |  -14.707 | 
     | REGISTER/\Reg_File_reg[2][7] | CK ^       | SDFFSQX2M  | 0.083 | 0.002 |   0.670 |  -14.705 | 
     +---------------------------------------------------------------------------------------------+ 
Path 28: MET Setup Check with Pin REGISTER/\Reg_File_reg[2][4] /CK 
Endpoint:   REGISTER/\Reg_File_reg[2][4] /D           (v) checked with  leading 
edge of 'REF_CLK'
Beginpoint: U_system_control/\current_state_reg[0] /Q (^) triggered by  leading 
edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.678
- Setup                         0.413
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.066
- Arrival Time                  4.660
= Slack Time                   15.406
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                        |              |            |       |       |  Time   |   Time   | 
     |----------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                        | REF_CLK ^    |            | 0.000 |       |   0.000 |   15.406 | 
     | REF_CLK__L1_I0                         | A ^ -> Y v   | CLKINVX40M | 0.019 | 0.023 |   0.023 |   15.429 | 
     | REF_CLK__L2_I0                         | A v -> Y ^   | CLKINVX8M  | 0.030 | 0.028 |   0.051 |   15.457 | 
     | U0_mux2X1/U1                           | A ^ -> Y ^   | MX2X6M     | 0.069 | 0.153 |   0.204 |   15.610 | 
     | CLK_M__L1_I0                           | A ^ -> Y ^   | CLKBUFX12M | 0.095 | 0.141 |   0.345 |   15.750 | 
     | CLK_M__L2_I0                           | A ^ -> Y ^   | CLKBUFX40M | 0.097 | 0.154 |   0.498 |   15.904 | 
     | CLK_M__L3_I0                           | A ^ -> Y v   | CLKINVX40M | 0.095 | 0.090 |   0.588 |   15.994 | 
     | CLK_M__L4_I2                           | A v -> Y ^   | CLKINVX40M | 0.086 | 0.084 |   0.672 |   16.078 | 
     | U_system_control/\current_state_reg[0] | CK ^ -> Q ^  | SDFFRQX4M  | 0.845 | 0.825 |   1.497 |   16.903 | 
     | U_system_control/U99                   | A ^ -> Y v   | INVX2M     | 0.277 | 0.270 |   1.767 |   17.172 | 
     | U_system_control/U31                   | B v -> Y ^   | NOR2X2M    | 0.545 | 0.389 |   2.156 |   17.561 | 
     | U_system_control/U98                   | S0 ^ -> Y v  | MX2X2M     | 0.088 | 0.291 |   2.446 |   17.852 | 
     | U_system_control/U100                  | A v -> Y v   | MX3X1M     | 0.145 | 0.320 |   2.767 |   18.172 | 
     | U5                                     | A v -> Y v   | BUFX2M     | 0.330 | 0.341 |   3.108 |   18.513 | 
     | REGISTER/U373                          | A v -> Y ^   | INVX2M     | 0.235 | 0.229 |   3.337 |   18.742 | 
     | REGISTER/U148                          | A ^ -> Y v   | INVX4M     | 0.405 | 0.298 |   3.634 |   19.040 | 
     | REGISTER/U153                          | B v -> Y ^   | NOR2BX2M   | 0.414 | 0.339 |   3.973 |   19.379 | 
     | REGISTER/U160                          | B ^ -> Y v   | NAND2X2M   | 0.419 | 0.344 |   4.317 |   19.722 | 
     | REGISTER/U248                          | A1N v -> Y v | OAI2BB2X1M | 0.167 | 0.343 |   4.660 |   20.066 | 
     | REGISTER/\Reg_File_reg[2][4]           | D v          | SDFFRQX2M  | 0.167 | 0.000 |   4.660 |   20.066 | 
     +---------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^  |            | 0.000 |       |   0.000 |  -15.406 | 
     | REF_CLK__L1_I0               | A ^ -> Y v | CLKINVX40M | 0.019 | 0.023 |   0.023 |  -15.383 | 
     | REF_CLK__L2_I0               | A v -> Y ^ | CLKINVX8M  | 0.030 | 0.028 |   0.051 |  -15.355 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^ | MX2X6M     | 0.069 | 0.153 |   0.204 |  -15.201 | 
     | CLK_M__L1_I0                 | A ^ -> Y ^ | CLKBUFX12M | 0.095 | 0.141 |   0.345 |  -15.061 | 
     | CLK_M__L2_I0                 | A ^ -> Y ^ | CLKBUFX40M | 0.097 | 0.154 |   0.498 |  -14.907 | 
     | CLK_M__L3_I0                 | A ^ -> Y v | CLKINVX40M | 0.095 | 0.090 |   0.588 |  -14.817 | 
     | CLK_M__L4_I2                 | A v -> Y ^ | CLKINVX40M | 0.086 | 0.084 |   0.672 |  -14.733 | 
     | REGISTER/\Reg_File_reg[2][4] | CK ^       | SDFFRQX2M  | 0.086 | 0.006 |   0.678 |  -14.727 | 
     +---------------------------------------------------------------------------------------------+ 
Path 29: MET Setup Check with Pin REGISTER/\Reg_File_reg[10][3] /CK 
Endpoint:   REGISTER/\Reg_File_reg[10][3] /D          (v) checked with  leading 
edge of 'REF_CLK'
Beginpoint: U_system_control/\current_state_reg[0] /Q (^) triggered by  leading 
edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.673
- Setup                         0.415
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.058
- Arrival Time                  4.648
= Slack Time                   15.410
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                        |              |            |       |       |  Time   |   Time   | 
     |----------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                        | REF_CLK ^    |            | 0.000 |       |   0.000 |   15.410 | 
     | REF_CLK__L1_I0                         | A ^ -> Y v   | CLKINVX40M | 0.019 | 0.023 |   0.023 |   15.433 | 
     | REF_CLK__L2_I0                         | A v -> Y ^   | CLKINVX8M  | 0.030 | 0.028 |   0.051 |   15.461 | 
     | U0_mux2X1/U1                           | A ^ -> Y ^   | MX2X6M     | 0.069 | 0.153 |   0.204 |   15.615 | 
     | CLK_M__L1_I0                           | A ^ -> Y ^   | CLKBUFX12M | 0.095 | 0.141 |   0.345 |   15.755 | 
     | CLK_M__L2_I0                           | A ^ -> Y ^   | CLKBUFX40M | 0.097 | 0.154 |   0.498 |   15.909 | 
     | CLK_M__L3_I0                           | A ^ -> Y v   | CLKINVX40M | 0.095 | 0.090 |   0.588 |   15.999 | 
     | CLK_M__L4_I2                           | A v -> Y ^   | CLKINVX40M | 0.086 | 0.084 |   0.672 |   16.083 | 
     | U_system_control/\current_state_reg[0] | CK ^ -> Q ^  | SDFFRQX4M  | 0.845 | 0.825 |   1.497 |   16.908 | 
     | U_system_control/U99                   | A ^ -> Y v   | INVX2M     | 0.277 | 0.270 |   1.767 |   17.177 | 
     | U_system_control/U31                   | B v -> Y ^   | NOR2X2M    | 0.545 | 0.389 |   2.156 |   17.566 | 
     | U_system_control/U98                   | S0 ^ -> Y v  | MX2X2M     | 0.088 | 0.291 |   2.446 |   17.857 | 
     | U_system_control/U100                  | A v -> Y v   | MX3X1M     | 0.145 | 0.320 |   2.767 |   18.177 | 
     | U5                                     | A v -> Y v   | BUFX2M     | 0.330 | 0.341 |   3.108 |   18.518 | 
     | REGISTER/U373                          | A v -> Y ^   | INVX2M     | 0.235 | 0.229 |   3.337 |   18.747 | 
     | REGISTER/U148                          | A ^ -> Y v   | INVX4M     | 0.405 | 0.298 |   3.634 |   19.045 | 
     | REGISTER/U154                          | B v -> Y ^   | NOR2BX2M   | 0.396 | 0.329 |   3.964 |   19.374 | 
     | REGISTER/U158                          | A ^ -> Y v   | NAND2X2M   | 0.404 | 0.342 |   4.306 |   19.716 | 
     | REGISTER/U277                          | A1N v -> Y v | OAI2BB2X1M | 0.176 | 0.342 |   4.648 |   20.058 | 
     | REGISTER/\Reg_File_reg[10][3]          | D v          | SDFFRQX2M  | 0.176 | 0.000 |   4.648 |   20.058 | 
     +---------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |            |       |       |  Time   |   Time   | 
     |-------------------------------+------------+------------+-------+-------+---------+----------| 
     |                               | REF_CLK ^  |            | 0.000 |       |   0.000 |  -15.410 | 
     | REF_CLK__L1_I0                | A ^ -> Y v | CLKINVX40M | 0.019 | 0.023 |   0.023 |  -15.387 | 
     | REF_CLK__L2_I0                | A v -> Y ^ | CLKINVX8M  | 0.030 | 0.028 |   0.051 |  -15.359 | 
     | U0_mux2X1/U1                  | A ^ -> Y ^ | MX2X6M     | 0.069 | 0.153 |   0.204 |  -15.206 | 
     | CLK_M__L1_I0                  | A ^ -> Y ^ | CLKBUFX12M | 0.095 | 0.141 |   0.345 |  -15.066 | 
     | CLK_M__L2_I0                  | A ^ -> Y ^ | CLKBUFX40M | 0.097 | 0.154 |   0.498 |  -14.912 | 
     | CLK_M__L3_I1                  | A ^ -> Y v | CLKINVX40M | 0.092 | 0.089 |   0.588 |  -14.823 | 
     | CLK_M__L4_I3                  | A v -> Y ^ | CLKINVX40M | 0.085 | 0.078 |   0.665 |  -14.745 | 
     | REGISTER/\Reg_File_reg[10][3] | CK ^       | SDFFRQX2M  | 0.085 | 0.008 |   0.673 |  -14.737 | 
     +----------------------------------------------------------------------------------------------+ 
Path 30: MET Setup Check with Pin REGISTER/\Reg_File_reg[4][3] /CK 
Endpoint:   REGISTER/\Reg_File_reg[4][3] /D           (v) checked with  leading 
edge of 'REF_CLK'
Beginpoint: U_system_control/\current_state_reg[0] /Q (^) triggered by  leading 
edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.670
- Setup                         0.418
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.053
- Arrival Time                  4.642
= Slack Time                   15.411
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                        |              |            |       |       |  Time   |   Time   | 
     |----------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                        | REF_CLK ^    |            | 0.000 |       |   0.000 |   15.411 | 
     | REF_CLK__L1_I0                         | A ^ -> Y v   | CLKINVX40M | 0.019 | 0.023 |   0.023 |   15.434 | 
     | REF_CLK__L2_I0                         | A v -> Y ^   | CLKINVX8M  | 0.030 | 0.028 |   0.051 |   15.462 | 
     | U0_mux2X1/U1                           | A ^ -> Y ^   | MX2X6M     | 0.069 | 0.153 |   0.204 |   15.615 | 
     | CLK_M__L1_I0                           | A ^ -> Y ^   | CLKBUFX12M | 0.095 | 0.141 |   0.345 |   15.756 | 
     | CLK_M__L2_I0                           | A ^ -> Y ^   | CLKBUFX40M | 0.097 | 0.154 |   0.498 |   15.909 | 
     | CLK_M__L3_I0                           | A ^ -> Y v   | CLKINVX40M | 0.095 | 0.090 |   0.588 |   15.999 | 
     | CLK_M__L4_I2                           | A v -> Y ^   | CLKINVX40M | 0.086 | 0.084 |   0.672 |   16.083 | 
     | U_system_control/\current_state_reg[0] | CK ^ -> Q ^  | SDFFRQX4M  | 0.845 | 0.825 |   1.497 |   16.908 | 
     | U_system_control/U99                   | A ^ -> Y v   | INVX2M     | 0.277 | 0.270 |   1.767 |   17.178 | 
     | U_system_control/U31                   | B v -> Y ^   | NOR2X2M    | 0.545 | 0.389 |   2.156 |   17.567 | 
     | U_system_control/U98                   | S0 ^ -> Y v  | MX2X2M     | 0.088 | 0.291 |   2.446 |   17.857 | 
     | U_system_control/U100                  | A v -> Y v   | MX3X1M     | 0.145 | 0.320 |   2.767 |   18.178 | 
     | U5                                     | A v -> Y v   | BUFX2M     | 0.330 | 0.341 |   3.108 |   18.519 | 
     | REGISTER/U373                          | A v -> Y ^   | INVX2M     | 0.235 | 0.229 |   3.337 |   18.748 | 
     | REGISTER/U148                          | A ^ -> Y v   | INVX4M     | 0.405 | 0.298 |   3.634 |   19.046 | 
     | REGISTER/U153                          | B v -> Y ^   | NOR2BX2M   | 0.414 | 0.339 |   3.973 |   19.384 | 
     | REGISTER/U162                          | B ^ -> Y v   | NAND2X2M   | 0.385 | 0.320 |   4.293 |   19.704 | 
     | REGISTER/U216                          | A1N v -> Y v | OAI2BB2X1M | 0.191 | 0.349 |   4.641 |   20.053 | 
     | REGISTER/\Reg_File_reg[4][3]           | D v          | SDFFRQX2M  | 0.191 | 0.000 |   4.642 |   20.053 | 
     +---------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^  |            | 0.000 |       |   0.000 |  -15.411 | 
     | REF_CLK__L1_I0               | A ^ -> Y v | CLKINVX40M | 0.019 | 0.023 |   0.023 |  -15.388 | 
     | REF_CLK__L2_I0               | A v -> Y ^ | CLKINVX8M  | 0.030 | 0.028 |   0.051 |  -15.360 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^ | MX2X6M     | 0.069 | 0.153 |   0.204 |  -15.207 | 
     | CLK_M__L1_I0                 | A ^ -> Y ^ | CLKBUFX12M | 0.095 | 0.141 |   0.345 |  -15.066 | 
     | CLK_M__L2_I0                 | A ^ -> Y ^ | CLKBUFX40M | 0.097 | 0.154 |   0.498 |  -14.913 | 
     | CLK_M__L3_I1                 | A ^ -> Y v | CLKINVX40M | 0.092 | 0.089 |   0.588 |  -14.823 | 
     | CLK_M__L4_I4                 | A v -> Y ^ | CLKINVX40M | 0.085 | 0.077 |   0.665 |  -14.746 | 
     | REGISTER/\Reg_File_reg[4][3] | CK ^       | SDFFRQX2M  | 0.086 | 0.006 |   0.670 |  -14.741 | 
     +---------------------------------------------------------------------------------------------+ 
Path 31: MET Setup Check with Pin REGISTER/\Reg_File_reg[2][1] /CK 
Endpoint:   REGISTER/\Reg_File_reg[2][1] /D           (v) checked with  leading 
edge of 'REF_CLK'
Beginpoint: U_system_control/\current_state_reg[0] /Q (^) triggered by  leading 
edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.677
- Setup                         0.411
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.066
- Arrival Time                  4.654
= Slack Time                   15.412
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                        |              |            |       |       |  Time   |   Time   | 
     |----------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                        | REF_CLK ^    |            | 0.000 |       |   0.000 |   15.412 | 
     | REF_CLK__L1_I0                         | A ^ -> Y v   | CLKINVX40M | 0.019 | 0.023 |   0.023 |   15.435 | 
     | REF_CLK__L2_I0                         | A v -> Y ^   | CLKINVX8M  | 0.030 | 0.028 |   0.051 |   15.463 | 
     | U0_mux2X1/U1                           | A ^ -> Y ^   | MX2X6M     | 0.069 | 0.153 |   0.204 |   15.616 | 
     | CLK_M__L1_I0                           | A ^ -> Y ^   | CLKBUFX12M | 0.095 | 0.141 |   0.345 |   15.757 | 
     | CLK_M__L2_I0                           | A ^ -> Y ^   | CLKBUFX40M | 0.097 | 0.154 |   0.498 |   15.910 | 
     | CLK_M__L3_I0                           | A ^ -> Y v   | CLKINVX40M | 0.095 | 0.090 |   0.588 |   16.000 | 
     | CLK_M__L4_I2                           | A v -> Y ^   | CLKINVX40M | 0.086 | 0.084 |   0.672 |   16.084 | 
     | U_system_control/\current_state_reg[0] | CK ^ -> Q ^  | SDFFRQX4M  | 0.845 | 0.825 |   1.497 |   16.909 | 
     | U_system_control/U99                   | A ^ -> Y v   | INVX2M     | 0.277 | 0.270 |   1.767 |   17.179 | 
     | U_system_control/U31                   | B v -> Y ^   | NOR2X2M    | 0.545 | 0.389 |   2.156 |   17.567 | 
     | U_system_control/U98                   | S0 ^ -> Y v  | MX2X2M     | 0.088 | 0.291 |   2.446 |   17.858 | 
     | U_system_control/U100                  | A v -> Y v   | MX3X1M     | 0.145 | 0.320 |   2.767 |   18.178 | 
     | U5                                     | A v -> Y v   | BUFX2M     | 0.330 | 0.341 |   3.108 |   18.520 | 
     | REGISTER/U373                          | A v -> Y ^   | INVX2M     | 0.235 | 0.229 |   3.337 |   18.749 | 
     | REGISTER/U148                          | A ^ -> Y v   | INVX4M     | 0.405 | 0.298 |   3.634 |   19.046 | 
     | REGISTER/U153                          | B v -> Y ^   | NOR2BX2M   | 0.414 | 0.339 |   3.973 |   19.385 | 
     | REGISTER/U160                          | B ^ -> Y v   | NAND2X2M   | 0.419 | 0.344 |   4.317 |   19.729 | 
     | REGISTER/U245                          | A1N v -> Y v | OAI2BB2X1M | 0.160 | 0.337 |   4.654 |   20.066 | 
     | REGISTER/\Reg_File_reg[2][1]           | D v          | SDFFRQX2M  | 0.160 | 0.000 |   4.654 |   20.066 | 
     +---------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^  |            | 0.000 |       |   0.000 |  -15.412 | 
     | REF_CLK__L1_I0               | A ^ -> Y v | CLKINVX40M | 0.019 | 0.023 |   0.023 |  -15.389 | 
     | REF_CLK__L2_I0               | A v -> Y ^ | CLKINVX8M  | 0.030 | 0.028 |   0.051 |  -15.361 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^ | MX2X6M     | 0.069 | 0.153 |   0.204 |  -15.208 | 
     | CLK_M__L1_I0                 | A ^ -> Y ^ | CLKBUFX12M | 0.095 | 0.141 |   0.345 |  -15.067 | 
     | CLK_M__L2_I0                 | A ^ -> Y ^ | CLKBUFX40M | 0.097 | 0.154 |   0.498 |  -14.914 | 
     | CLK_M__L3_I0                 | A ^ -> Y v | CLKINVX40M | 0.095 | 0.090 |   0.588 |  -14.824 | 
     | CLK_M__L4_I2                 | A v -> Y ^ | CLKINVX40M | 0.086 | 0.084 |   0.672 |  -14.740 | 
     | REGISTER/\Reg_File_reg[2][1] | CK ^       | SDFFRQX2M  | 0.086 | 0.005 |   0.677 |  -14.735 | 
     +---------------------------------------------------------------------------------------------+ 
Path 32: MET Setup Check with Pin REGISTER/\Reg_File_reg[6][4] /CK 
Endpoint:   REGISTER/\Reg_File_reg[6][4] /D           (v) checked with  leading 
edge of 'REF_CLK'
Beginpoint: U_system_control/\current_state_reg[0] /Q (^) triggered by  leading 
edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.678
- Setup                         0.416
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.062
- Arrival Time                  4.649
= Slack Time                   15.413
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                        |              |            |       |       |  Time   |   Time   | 
     |----------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                        | REF_CLK ^    |            | 0.000 |       |   0.000 |   15.413 | 
     | REF_CLK__L1_I0                         | A ^ -> Y v   | CLKINVX40M | 0.019 | 0.023 |   0.023 |   15.436 | 
     | REF_CLK__L2_I0                         | A v -> Y ^   | CLKINVX8M  | 0.030 | 0.028 |   0.051 |   15.464 | 
     | U0_mux2X1/U1                           | A ^ -> Y ^   | MX2X6M     | 0.069 | 0.153 |   0.204 |   15.617 | 
     | CLK_M__L1_I0                           | A ^ -> Y ^   | CLKBUFX12M | 0.095 | 0.141 |   0.345 |   15.757 | 
     | CLK_M__L2_I0                           | A ^ -> Y ^   | CLKBUFX40M | 0.097 | 0.154 |   0.498 |   15.911 | 
     | CLK_M__L3_I0                           | A ^ -> Y v   | CLKINVX40M | 0.095 | 0.090 |   0.588 |   16.001 | 
     | CLK_M__L4_I2                           | A v -> Y ^   | CLKINVX40M | 0.086 | 0.084 |   0.672 |   16.085 | 
     | U_system_control/\current_state_reg[0] | CK ^ -> Q ^  | SDFFRQX4M  | 0.845 | 0.825 |   1.497 |   16.910 | 
     | U_system_control/U99                   | A ^ -> Y v   | INVX2M     | 0.277 | 0.270 |   1.767 |   17.179 | 
     | U_system_control/U31                   | B v -> Y ^   | NOR2X2M    | 0.545 | 0.389 |   2.156 |   17.568 | 
     | U_system_control/U98                   | S0 ^ -> Y v  | MX2X2M     | 0.088 | 0.291 |   2.446 |   17.859 | 
     | U_system_control/U100                  | A v -> Y v   | MX3X1M     | 0.145 | 0.320 |   2.767 |   18.179 | 
     | U5                                     | A v -> Y v   | BUFX2M     | 0.330 | 0.341 |   3.108 |   18.520 | 
     | REGISTER/U373                          | A v -> Y ^   | INVX2M     | 0.235 | 0.229 |   3.337 |   18.749 | 
     | REGISTER/U148                          | A ^ -> Y v   | INVX4M     | 0.405 | 0.298 |   3.635 |   19.047 | 
     | REGISTER/U153                          | B v -> Y ^   | NOR2BX2M   | 0.414 | 0.339 |   3.973 |   19.386 | 
     | REGISTER/U164                          | B ^ -> Y v   | NAND2X2M   | 0.393 | 0.329 |   4.302 |   19.714 | 
     | REGISTER/U233                          | A1N v -> Y v | OAI2BB2X1M | 0.185 | 0.347 |   4.649 |   20.062 | 
     | REGISTER/\Reg_File_reg[6][4]           | D v          | SDFFRQX2M  | 0.185 | 0.000 |   4.649 |   20.062 | 
     +---------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^  |            | 0.000 |       |   0.000 |  -15.413 | 
     | REF_CLK__L1_I0               | A ^ -> Y v | CLKINVX40M | 0.019 | 0.023 |   0.023 |  -15.390 | 
     | REF_CLK__L2_I0               | A v -> Y ^ | CLKINVX8M  | 0.030 | 0.028 |   0.051 |  -15.362 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^ | MX2X6M     | 0.069 | 0.153 |   0.204 |  -15.208 | 
     | CLK_M__L1_I0                 | A ^ -> Y ^ | CLKBUFX12M | 0.095 | 0.141 |   0.345 |  -15.068 | 
     | CLK_M__L2_I0                 | A ^ -> Y ^ | CLKBUFX40M | 0.097 | 0.154 |   0.498 |  -14.914 | 
     | CLK_M__L3_I0                 | A ^ -> Y v | CLKINVX40M | 0.095 | 0.090 |   0.588 |  -14.824 | 
     | CLK_M__L4_I2                 | A v -> Y ^ | CLKINVX40M | 0.086 | 0.084 |   0.672 |  -14.740 | 
     | REGISTER/\Reg_File_reg[6][4] | CK ^       | SDFFRQX2M  | 0.086 | 0.006 |   0.678 |  -14.734 | 
     +---------------------------------------------------------------------------------------------+ 
Path 33: MET Setup Check with Pin REGISTER/\Reg_File_reg[6][0] /CK 
Endpoint:   REGISTER/\Reg_File_reg[6][0] /D           (v) checked with  leading 
edge of 'REF_CLK'
Beginpoint: U_system_control/\current_state_reg[0] /Q (^) triggered by  leading 
edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.668
- Setup                         0.414
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.054
- Arrival Time                  4.641
= Slack Time                   15.413
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                        |              |            |       |       |  Time   |   Time   | 
     |----------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                        | REF_CLK ^    |            | 0.000 |       |   0.000 |   15.413 | 
     | REF_CLK__L1_I0                         | A ^ -> Y v   | CLKINVX40M | 0.019 | 0.023 |   0.023 |   15.436 | 
     | REF_CLK__L2_I0                         | A v -> Y ^   | CLKINVX8M  | 0.030 | 0.028 |   0.051 |   15.464 | 
     | U0_mux2X1/U1                           | A ^ -> Y ^   | MX2X6M     | 0.069 | 0.153 |   0.204 |   15.617 | 
     | CLK_M__L1_I0                           | A ^ -> Y ^   | CLKBUFX12M | 0.095 | 0.141 |   0.345 |   15.758 | 
     | CLK_M__L2_I0                           | A ^ -> Y ^   | CLKBUFX40M | 0.097 | 0.154 |   0.498 |   15.911 | 
     | CLK_M__L3_I0                           | A ^ -> Y v   | CLKINVX40M | 0.095 | 0.090 |   0.588 |   16.001 | 
     | CLK_M__L4_I2                           | A v -> Y ^   | CLKINVX40M | 0.086 | 0.084 |   0.672 |   16.085 | 
     | U_system_control/\current_state_reg[0] | CK ^ -> Q ^  | SDFFRQX4M  | 0.845 | 0.825 |   1.497 |   16.910 | 
     | U_system_control/U99                   | A ^ -> Y v   | INVX2M     | 0.277 | 0.270 |   1.767 |   17.180 | 
     | U_system_control/U31                   | B v -> Y ^   | NOR2X2M    | 0.545 | 0.389 |   2.156 |   17.569 | 
     | U_system_control/U98                   | S0 ^ -> Y v  | MX2X2M     | 0.088 | 0.291 |   2.446 |   17.859 | 
     | U_system_control/U100                  | A v -> Y v   | MX3X1M     | 0.145 | 0.320 |   2.767 |   18.180 | 
     | U5                                     | A v -> Y v   | BUFX2M     | 0.330 | 0.341 |   3.108 |   18.521 | 
     | REGISTER/U373                          | A v -> Y ^   | INVX2M     | 0.235 | 0.229 |   3.337 |   18.750 | 
     | REGISTER/U148                          | A ^ -> Y v   | INVX4M     | 0.405 | 0.298 |   3.634 |   19.047 | 
     | REGISTER/U153                          | B v -> Y ^   | NOR2BX2M   | 0.414 | 0.339 |   3.973 |   19.386 | 
     | REGISTER/U164                          | B ^ -> Y v   | NAND2X2M   | 0.393 | 0.329 |   4.302 |   19.715 | 
     | REGISTER/U229                          | A1N v -> Y v | OAI2BB2X1M | 0.172 | 0.339 |   4.641 |   20.054 | 
     | REGISTER/\Reg_File_reg[6][0]           | D v          | SDFFRQX2M  | 0.172 | 0.000 |   4.641 |   20.054 | 
     +---------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^  |            | 0.000 |       |   0.000 |  -15.413 | 
     | REF_CLK__L1_I0               | A ^ -> Y v | CLKINVX40M | 0.019 | 0.023 |   0.023 |  -15.390 | 
     | REF_CLK__L2_I0               | A v -> Y ^ | CLKINVX8M  | 0.030 | 0.028 |   0.051 |  -15.362 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^ | MX2X6M     | 0.069 | 0.153 |   0.204 |  -15.209 | 
     | CLK_M__L1_I0                 | A ^ -> Y ^ | CLKBUFX12M | 0.095 | 0.141 |   0.345 |  -15.068 | 
     | CLK_M__L2_I0                 | A ^ -> Y ^ | CLKBUFX40M | 0.097 | 0.154 |   0.498 |  -14.915 | 
     | CLK_M__L3_I1                 | A ^ -> Y v | CLKINVX40M | 0.092 | 0.089 |   0.588 |  -14.825 | 
     | CLK_M__L4_I4                 | A v -> Y ^ | CLKINVX40M | 0.085 | 0.077 |   0.665 |  -14.748 | 
     | REGISTER/\Reg_File_reg[6][0] | CK ^       | SDFFRQX2M  | 0.086 | 0.003 |   0.668 |  -14.745 | 
     +---------------------------------------------------------------------------------------------+ 
Path 34: MET Setup Check with Pin REGISTER/\Reg_File_reg[2][6] /CK 
Endpoint:   REGISTER/\Reg_File_reg[2][6] /D           (v) checked with  leading 
edge of 'REF_CLK'
Beginpoint: U_system_control/\current_state_reg[0] /Q (^) triggered by  leading 
edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.670
- Setup                         0.410
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.061
- Arrival Time                  4.647
= Slack Time                   15.414
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                        |              |            |       |       |  Time   |   Time   | 
     |----------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                        | REF_CLK ^    |            | 0.000 |       |   0.000 |   15.414 | 
     | REF_CLK__L1_I0                         | A ^ -> Y v   | CLKINVX40M | 0.019 | 0.023 |   0.023 |   15.437 | 
     | REF_CLK__L2_I0                         | A v -> Y ^   | CLKINVX8M  | 0.030 | 0.028 |   0.051 |   15.465 | 
     | U0_mux2X1/U1                           | A ^ -> Y ^   | MX2X6M     | 0.069 | 0.153 |   0.204 |   15.618 | 
     | CLK_M__L1_I0                           | A ^ -> Y ^   | CLKBUFX12M | 0.095 | 0.141 |   0.345 |   15.758 | 
     | CLK_M__L2_I0                           | A ^ -> Y ^   | CLKBUFX40M | 0.097 | 0.154 |   0.498 |   15.912 | 
     | CLK_M__L3_I0                           | A ^ -> Y v   | CLKINVX40M | 0.095 | 0.090 |   0.588 |   16.002 | 
     | CLK_M__L4_I2                           | A v -> Y ^   | CLKINVX40M | 0.086 | 0.084 |   0.672 |   16.086 | 
     | U_system_control/\current_state_reg[0] | CK ^ -> Q ^  | SDFFRQX4M  | 0.845 | 0.825 |   1.497 |   16.911 | 
     | U_system_control/U99                   | A ^ -> Y v   | INVX2M     | 0.277 | 0.270 |   1.767 |   17.181 | 
     | U_system_control/U31                   | B v -> Y ^   | NOR2X2M    | 0.545 | 0.389 |   2.156 |   17.569 | 
     | U_system_control/U98                   | S0 ^ -> Y v  | MX2X2M     | 0.088 | 0.291 |   2.446 |   17.860 | 
     | U_system_control/U100                  | A v -> Y v   | MX3X1M     | 0.145 | 0.320 |   2.767 |   18.180 | 
     | U5                                     | A v -> Y v   | BUFX2M     | 0.330 | 0.341 |   3.108 |   18.522 | 
     | REGISTER/U373                          | A v -> Y ^   | INVX2M     | 0.235 | 0.229 |   3.337 |   18.750 | 
     | REGISTER/U148                          | A ^ -> Y v   | INVX4M     | 0.405 | 0.298 |   3.634 |   19.048 | 
     | REGISTER/U153                          | B v -> Y ^   | NOR2BX2M   | 0.414 | 0.339 |   3.973 |   19.387 | 
     | REGISTER/U160                          | B ^ -> Y v   | NAND2X2M   | 0.419 | 0.344 |   4.317 |   19.730 | 
     | REGISTER/U250                          | A1N v -> Y v | OAI2BB2X1M | 0.149 | 0.331 |   4.647 |   20.061 | 
     | REGISTER/\Reg_File_reg[2][6]           | D v          | SDFFRQX2M  | 0.149 | 0.000 |   4.647 |   20.061 | 
     +---------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^  |            | 0.000 |       |   0.000 |  -15.414 | 
     | REF_CLK__L1_I0               | A ^ -> Y v | CLKINVX40M | 0.019 | 0.023 |   0.023 |  -15.391 | 
     | REF_CLK__L2_I0               | A v -> Y ^ | CLKINVX8M  | 0.030 | 0.028 |   0.051 |  -15.363 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^ | MX2X6M     | 0.069 | 0.153 |   0.204 |  -15.209 | 
     | CLK_M__L1_I0                 | A ^ -> Y ^ | CLKBUFX12M | 0.095 | 0.141 |   0.345 |  -15.069 | 
     | CLK_M__L2_I0                 | A ^ -> Y ^ | CLKBUFX40M | 0.097 | 0.154 |   0.498 |  -14.915 | 
     | CLK_M__L3_I1                 | A ^ -> Y v | CLKINVX40M | 0.092 | 0.089 |   0.588 |  -14.826 | 
     | CLK_M__L4_I5                 | A v -> Y ^ | CLKINVX40M | 0.083 | 0.080 |   0.668 |  -14.746 | 
     | REGISTER/\Reg_File_reg[2][6] | CK ^       | SDFFRQX2M  | 0.083 | 0.002 |   0.670 |  -14.743 | 
     +---------------------------------------------------------------------------------------------+ 
Path 35: MET Setup Check with Pin REGISTER/\Reg_File_reg[12][5] /CK 
Endpoint:   REGISTER/\Reg_File_reg[12][5] /D          (v) checked with  leading 
edge of 'REF_CLK'
Beginpoint: U_system_control/\current_state_reg[0] /Q (^) triggered by  leading 
edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.676
- Setup                         0.415
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.061
- Arrival Time                  4.644
= Slack Time                   15.417
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                        |              |            |       |       |  Time   |   Time   | 
     |----------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                        | REF_CLK ^    |            | 0.000 |       |   0.000 |   15.417 | 
     | REF_CLK__L1_I0                         | A ^ -> Y v   | CLKINVX40M | 0.019 | 0.023 |   0.023 |   15.440 | 
     | REF_CLK__L2_I0                         | A v -> Y ^   | CLKINVX8M  | 0.030 | 0.028 |   0.051 |   15.468 | 
     | U0_mux2X1/U1                           | A ^ -> Y ^   | MX2X6M     | 0.069 | 0.153 |   0.204 |   15.621 | 
     | CLK_M__L1_I0                           | A ^ -> Y ^   | CLKBUFX12M | 0.095 | 0.141 |   0.345 |   15.762 | 
     | CLK_M__L2_I0                           | A ^ -> Y ^   | CLKBUFX40M | 0.097 | 0.154 |   0.498 |   15.915 | 
     | CLK_M__L3_I0                           | A ^ -> Y v   | CLKINVX40M | 0.095 | 0.090 |   0.588 |   16.005 | 
     | CLK_M__L4_I2                           | A v -> Y ^   | CLKINVX40M | 0.086 | 0.084 |   0.672 |   16.089 | 
     | U_system_control/\current_state_reg[0] | CK ^ -> Q ^  | SDFFRQX4M  | 0.845 | 0.825 |   1.497 |   16.914 | 
     | U_system_control/U99                   | A ^ -> Y v   | INVX2M     | 0.277 | 0.270 |   1.767 |   17.184 | 
     | U_system_control/U31                   | B v -> Y ^   | NOR2X2M    | 0.545 | 0.389 |   2.156 |   17.572 | 
     | U_system_control/U98                   | S0 ^ -> Y v  | MX2X2M     | 0.088 | 0.291 |   2.446 |   17.863 | 
     | U_system_control/U100                  | A v -> Y v   | MX3X1M     | 0.145 | 0.320 |   2.767 |   18.183 | 
     | U5                                     | A v -> Y v   | BUFX2M     | 0.330 | 0.341 |   3.108 |   18.525 | 
     | REGISTER/U373                          | A v -> Y ^   | INVX2M     | 0.235 | 0.229 |   3.337 |   18.754 | 
     | REGISTER/U148                          | A ^ -> Y v   | INVX4M     | 0.405 | 0.298 |   3.635 |   19.051 | 
     | REGISTER/U154                          | B v -> Y ^   | NOR2BX2M   | 0.396 | 0.329 |   3.964 |   19.381 | 
     | REGISTER/U166                          | A ^ -> Y v   | NAND2X2M   | 0.402 | 0.333 |   4.297 |   19.714 | 
     | REGISTER/U295                          | A1N v -> Y v | OAI2BB2X1M | 0.177 | 0.347 |   4.644 |   20.061 | 
     | REGISTER/\Reg_File_reg[12][5]          | D v          | SDFFRQX2M  | 0.177 | 0.000 |   4.644 |   20.061 | 
     +---------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |            |       |       |  Time   |   Time   | 
     |-------------------------------+------------+------------+-------+-------+---------+----------| 
     |                               | REF_CLK ^  |            | 0.000 |       |   0.000 |  -15.417 | 
     | REF_CLK__L1_I0                | A ^ -> Y v | CLKINVX40M | 0.019 | 0.023 |   0.023 |  -15.394 | 
     | REF_CLK__L2_I0                | A v -> Y ^ | CLKINVX8M  | 0.030 | 0.028 |   0.051 |  -15.366 | 
     | U0_mux2X1/U1                  | A ^ -> Y ^ | MX2X6M     | 0.069 | 0.153 |   0.204 |  -15.212 | 
     | CLK_M__L1_I0                  | A ^ -> Y ^ | CLKBUFX12M | 0.095 | 0.141 |   0.345 |  -15.072 | 
     | CLK_M__L2_I0                  | A ^ -> Y ^ | CLKBUFX40M | 0.097 | 0.154 |   0.498 |  -14.918 | 
     | CLK_M__L3_I1                  | A ^ -> Y v | CLKINVX40M | 0.092 | 0.089 |   0.588 |  -14.829 | 
     | CLK_M__L4_I5                  | A v -> Y ^ | CLKINVX40M | 0.083 | 0.080 |   0.668 |  -14.749 | 
     | REGISTER/\Reg_File_reg[12][5] | CK ^       | SDFFRQX2M  | 0.083 | 0.008 |   0.676 |  -14.741 | 
     +----------------------------------------------------------------------------------------------+ 
Path 36: MET Setup Check with Pin REGISTER/\Reg_File_reg[14][7] /CK 
Endpoint:   REGISTER/\Reg_File_reg[14][7] /D          (v) checked with  leading 
edge of 'REF_CLK'
Beginpoint: U_system_control/\current_state_reg[0] /Q (^) triggered by  leading 
edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.671
- Setup                         0.410
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.061
- Arrival Time                  4.641
= Slack Time                   15.419
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                        |              |            |       |       |  Time   |   Time   | 
     |----------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                        | REF_CLK ^    |            | 0.000 |       |   0.000 |   15.419 | 
     | REF_CLK__L1_I0                         | A ^ -> Y v   | CLKINVX40M | 0.019 | 0.023 |   0.023 |   15.442 | 
     | REF_CLK__L2_I0                         | A v -> Y ^   | CLKINVX8M  | 0.030 | 0.028 |   0.051 |   15.470 | 
     | U0_mux2X1/U1                           | A ^ -> Y ^   | MX2X6M     | 0.069 | 0.153 |   0.204 |   15.624 | 
     | CLK_M__L1_I0                           | A ^ -> Y ^   | CLKBUFX12M | 0.095 | 0.141 |   0.345 |   15.764 | 
     | CLK_M__L2_I0                           | A ^ -> Y ^   | CLKBUFX40M | 0.097 | 0.154 |   0.498 |   15.918 | 
     | CLK_M__L3_I0                           | A ^ -> Y v   | CLKINVX40M | 0.095 | 0.090 |   0.588 |   16.008 | 
     | CLK_M__L4_I2                           | A v -> Y ^   | CLKINVX40M | 0.086 | 0.084 |   0.672 |   16.092 | 
     | U_system_control/\current_state_reg[0] | CK ^ -> Q ^  | SDFFRQX4M  | 0.845 | 0.825 |   1.497 |   16.917 | 
     | U_system_control/U99                   | A ^ -> Y v   | INVX2M     | 0.277 | 0.270 |   1.767 |   17.186 | 
     | U_system_control/U31                   | B v -> Y ^   | NOR2X2M    | 0.545 | 0.389 |   2.156 |   17.575 | 
     | U_system_control/U98                   | S0 ^ -> Y v  | MX2X2M     | 0.088 | 0.291 |   2.446 |   17.866 | 
     | U_system_control/U100                  | A v -> Y v   | MX3X1M     | 0.145 | 0.320 |   2.767 |   18.186 | 
     | U5                                     | A v -> Y v   | BUFX2M     | 0.330 | 0.341 |   3.108 |   18.527 | 
     | REGISTER/U373                          | A v -> Y ^   | INVX2M     | 0.235 | 0.229 |   3.337 |   18.756 | 
     | REGISTER/U148                          | A ^ -> Y v   | INVX4M     | 0.405 | 0.298 |   3.634 |   19.054 | 
     | REGISTER/U154                          | B v -> Y ^   | NOR2BX2M   | 0.396 | 0.329 |   3.964 |   19.383 | 
     | REGISTER/U168                          | A ^ -> Y v   | NAND2X2M   | 0.406 | 0.338 |   4.302 |   19.721 | 
     | REGISTER/U313                          | A1N v -> Y v | OAI2BB2X1M | 0.154 | 0.339 |   4.641 |   20.061 | 
     | REGISTER/\Reg_File_reg[14][7]          | D v          | SDFFRQX2M  | 0.154 | 0.000 |   4.641 |   20.061 | 
     +---------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |            |       |       |  Time   |   Time   | 
     |-------------------------------+------------+------------+-------+-------+---------+----------| 
     |                               | REF_CLK ^  |            | 0.000 |       |   0.000 |  -15.419 | 
     | REF_CLK__L1_I0                | A ^ -> Y v | CLKINVX40M | 0.019 | 0.023 |   0.023 |  -15.396 | 
     | REF_CLK__L2_I0                | A v -> Y ^ | CLKINVX8M  | 0.030 | 0.028 |   0.051 |  -15.368 | 
     | U0_mux2X1/U1                  | A ^ -> Y ^ | MX2X6M     | 0.069 | 0.153 |   0.204 |  -15.215 | 
     | CLK_M__L1_I0                  | A ^ -> Y ^ | CLKBUFX12M | 0.095 | 0.141 |   0.345 |  -15.075 | 
     | CLK_M__L2_I0                  | A ^ -> Y ^ | CLKBUFX40M | 0.097 | 0.154 |   0.498 |  -14.921 | 
     | CLK_M__L3_I1                  | A ^ -> Y v | CLKINVX40M | 0.092 | 0.089 |   0.588 |  -14.832 | 
     | CLK_M__L4_I5                  | A v -> Y ^ | CLKINVX40M | 0.083 | 0.080 |   0.668 |  -14.751 | 
     | REGISTER/\Reg_File_reg[14][7] | CK ^       | SDFFRQX2M  | 0.083 | 0.003 |   0.671 |  -14.748 | 
     +----------------------------------------------------------------------------------------------+ 
Path 37: MET Setup Check with Pin REGISTER/\Reg_File_reg[6][6] /CK 
Endpoint:   REGISTER/\Reg_File_reg[6][6] /D           (v) checked with  leading 
edge of 'REF_CLK'
Beginpoint: U_system_control/\current_state_reg[0] /Q (^) triggered by  leading 
edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.670
- Setup                         0.413
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.057
- Arrival Time                  4.637
= Slack Time                   15.420
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                        |              |            |       |       |  Time   |   Time   | 
     |----------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                        | REF_CLK ^    |            | 0.000 |       |   0.000 |   15.420 | 
     | REF_CLK__L1_I0                         | A ^ -> Y v   | CLKINVX40M | 0.019 | 0.023 |   0.023 |   15.443 | 
     | REF_CLK__L2_I0                         | A v -> Y ^   | CLKINVX8M  | 0.030 | 0.028 |   0.051 |   15.471 | 
     | U0_mux2X1/U1                           | A ^ -> Y ^   | MX2X6M     | 0.069 | 0.153 |   0.204 |   15.624 | 
     | CLK_M__L1_I0                           | A ^ -> Y ^   | CLKBUFX12M | 0.095 | 0.141 |   0.345 |   15.765 | 
     | CLK_M__L2_I0                           | A ^ -> Y ^   | CLKBUFX40M | 0.097 | 0.154 |   0.498 |   15.918 | 
     | CLK_M__L3_I0                           | A ^ -> Y v   | CLKINVX40M | 0.095 | 0.090 |   0.588 |   16.008 | 
     | CLK_M__L4_I2                           | A v -> Y ^   | CLKINVX40M | 0.086 | 0.084 |   0.672 |   16.092 | 
     | U_system_control/\current_state_reg[0] | CK ^ -> Q ^  | SDFFRQX4M  | 0.845 | 0.825 |   1.497 |   16.917 | 
     | U_system_control/U99                   | A ^ -> Y v   | INVX2M     | 0.277 | 0.270 |   1.767 |   17.187 | 
     | U_system_control/U31                   | B v -> Y ^   | NOR2X2M    | 0.545 | 0.389 |   2.156 |   17.576 | 
     | U_system_control/U98                   | S0 ^ -> Y v  | MX2X2M     | 0.088 | 0.291 |   2.446 |   17.867 | 
     | U_system_control/U100                  | A v -> Y v   | MX3X1M     | 0.145 | 0.320 |   2.767 |   18.187 | 
     | U5                                     | A v -> Y v   | BUFX2M     | 0.330 | 0.341 |   3.108 |   18.528 | 
     | REGISTER/U373                          | A v -> Y ^   | INVX2M     | 0.235 | 0.229 |   3.337 |   18.757 | 
     | REGISTER/U148                          | A ^ -> Y v   | INVX4M     | 0.405 | 0.298 |   3.635 |   19.055 | 
     | REGISTER/U153                          | B v -> Y ^   | NOR2BX2M   | 0.414 | 0.339 |   3.973 |   19.393 | 
     | REGISTER/U164                          | B ^ -> Y v   | NAND2X2M   | 0.393 | 0.329 |   4.302 |   19.722 | 
     | REGISTER/U235                          | A1N v -> Y v | OAI2BB2X1M | 0.168 | 0.335 |   4.637 |   20.057 | 
     | REGISTER/\Reg_File_reg[6][6]           | D v          | SDFFRQX2M  | 0.168 | 0.000 |   4.637 |   20.057 | 
     +---------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^  |            | 0.000 |       |   0.000 |  -15.420 | 
     | REF_CLK__L1_I0               | A ^ -> Y v | CLKINVX40M | 0.019 | 0.023 |   0.023 |  -15.397 | 
     | REF_CLK__L2_I0               | A v -> Y ^ | CLKINVX8M  | 0.030 | 0.028 |   0.051 |  -15.369 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^ | MX2X6M     | 0.069 | 0.153 |   0.204 |  -15.216 | 
     | CLK_M__L1_I0                 | A ^ -> Y ^ | CLKBUFX12M | 0.095 | 0.141 |   0.345 |  -15.075 | 
     | CLK_M__L2_I0                 | A ^ -> Y ^ | CLKBUFX40M | 0.097 | 0.154 |   0.498 |  -14.922 | 
     | CLK_M__L3_I1                 | A ^ -> Y v | CLKINVX40M | 0.092 | 0.089 |   0.588 |  -14.833 | 
     | CLK_M__L4_I5                 | A v -> Y ^ | CLKINVX40M | 0.083 | 0.080 |   0.668 |  -14.752 | 
     | REGISTER/\Reg_File_reg[6][6] | CK ^       | SDFFRQX2M  | 0.083 | 0.002 |   0.670 |  -14.750 | 
     +---------------------------------------------------------------------------------------------+ 
Path 38: MET Setup Check with Pin REGISTER/\Reg_File_reg[10][4] /CK 
Endpoint:   REGISTER/\Reg_File_reg[10][4] /D          (v) checked with  leading 
edge of 'REF_CLK'
Beginpoint: U_system_control/\current_state_reg[0] /Q (^) triggered by  leading 
edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.680
- Setup                         0.413
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.067
- Arrival Time                  4.645
= Slack Time                   15.421
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                        |              |            |       |       |  Time   |   Time   | 
     |----------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                        | REF_CLK ^    |            | 0.000 |       |   0.000 |   15.421 | 
     | REF_CLK__L1_I0                         | A ^ -> Y v   | CLKINVX40M | 0.019 | 0.023 |   0.023 |   15.444 | 
     | REF_CLK__L2_I0                         | A v -> Y ^   | CLKINVX8M  | 0.030 | 0.028 |   0.051 |   15.472 | 
     | U0_mux2X1/U1                           | A ^ -> Y ^   | MX2X6M     | 0.069 | 0.153 |   0.204 |   15.626 | 
     | CLK_M__L1_I0                           | A ^ -> Y ^   | CLKBUFX12M | 0.095 | 0.141 |   0.345 |   15.766 | 
     | CLK_M__L2_I0                           | A ^ -> Y ^   | CLKBUFX40M | 0.097 | 0.154 |   0.498 |   15.920 | 
     | CLK_M__L3_I0                           | A ^ -> Y v   | CLKINVX40M | 0.095 | 0.090 |   0.588 |   16.010 | 
     | CLK_M__L4_I2                           | A v -> Y ^   | CLKINVX40M | 0.086 | 0.084 |   0.672 |   16.094 | 
     | U_system_control/\current_state_reg[0] | CK ^ -> Q ^  | SDFFRQX4M  | 0.845 | 0.825 |   1.497 |   16.919 | 
     | U_system_control/U99                   | A ^ -> Y v   | INVX2M     | 0.277 | 0.270 |   1.767 |   17.188 | 
     | U_system_control/U31                   | B v -> Y ^   | NOR2X2M    | 0.545 | 0.389 |   2.156 |   17.577 | 
     | U_system_control/U98                   | S0 ^ -> Y v  | MX2X2M     | 0.088 | 0.291 |   2.446 |   17.868 | 
     | U_system_control/U100                  | A v -> Y v   | MX3X1M     | 0.145 | 0.320 |   2.767 |   18.188 | 
     | U5                                     | A v -> Y v   | BUFX2M     | 0.330 | 0.341 |   3.108 |   18.529 | 
     | REGISTER/U373                          | A v -> Y ^   | INVX2M     | 0.235 | 0.229 |   3.337 |   18.758 | 
     | REGISTER/U148                          | A ^ -> Y v   | INVX4M     | 0.405 | 0.298 |   3.634 |   19.056 | 
     | REGISTER/U154                          | B v -> Y ^   | NOR2BX2M   | 0.396 | 0.329 |   3.964 |   19.385 | 
     | REGISTER/U158                          | A ^ -> Y v   | NAND2X2M   | 0.404 | 0.342 |   4.306 |   19.727 | 
     | REGISTER/U278                          | A1N v -> Y v | OAI2BB2X1M | 0.171 | 0.339 |   4.645 |   20.066 | 
     | REGISTER/\Reg_File_reg[10][4]          | D v          | SDFFRQX2M  | 0.171 | 0.000 |   4.645 |   20.067 | 
     +---------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |            |       |       |  Time   |   Time   | 
     |-------------------------------+------------+------------+-------+-------+---------+----------| 
     |                               | REF_CLK ^  |            | 0.000 |       |   0.000 |  -15.421 | 
     | REF_CLK__L1_I0                | A ^ -> Y v | CLKINVX40M | 0.019 | 0.023 |   0.023 |  -15.398 | 
     | REF_CLK__L2_I0                | A v -> Y ^ | CLKINVX8M  | 0.030 | 0.028 |   0.051 |  -15.370 | 
     | U0_mux2X1/U1                  | A ^ -> Y ^ | MX2X6M     | 0.069 | 0.153 |   0.204 |  -15.217 | 
     | CLK_M__L1_I0                  | A ^ -> Y ^ | CLKBUFX12M | 0.095 | 0.141 |   0.345 |  -15.077 | 
     | CLK_M__L2_I0                  | A ^ -> Y ^ | CLKBUFX40M | 0.097 | 0.154 |   0.498 |  -14.923 | 
     | CLK_M__L3_I1                  | A ^ -> Y v | CLKINVX40M | 0.092 | 0.089 |   0.588 |  -14.834 | 
     | CLK_M__L4_I4                  | A v -> Y ^ | CLKINVX40M | 0.085 | 0.077 |   0.665 |  -14.757 | 
     | REGISTER/\Reg_File_reg[10][4] | CK ^       | SDFFRQX2M  | 0.088 | 0.015 |   0.680 |  -14.742 | 
     +----------------------------------------------------------------------------------------------+ 
Path 39: MET Setup Check with Pin REGISTER/\Reg_File_reg[6][2] /CK 
Endpoint:   REGISTER/\Reg_File_reg[6][2] /D           (v) checked with  leading 
edge of 'REF_CLK'
Beginpoint: U_system_control/\current_state_reg[0] /Q (^) triggered by  leading 
edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.671
- Setup                         0.413
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.058
- Arrival Time                  4.637
= Slack Time                   15.421
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                        |              |            |       |       |  Time   |   Time   | 
     |----------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                        | REF_CLK ^    |            | 0.000 |       |   0.000 |   15.421 | 
     | REF_CLK__L1_I0                         | A ^ -> Y v   | CLKINVX40M | 0.019 | 0.023 |   0.023 |   15.444 | 
     | REF_CLK__L2_I0                         | A v -> Y ^   | CLKINVX8M  | 0.030 | 0.028 |   0.051 |   15.472 | 
     | U0_mux2X1/U1                           | A ^ -> Y ^   | MX2X6M     | 0.069 | 0.153 |   0.204 |   15.626 | 
     | CLK_M__L1_I0                           | A ^ -> Y ^   | CLKBUFX12M | 0.095 | 0.141 |   0.345 |   15.766 | 
     | CLK_M__L2_I0                           | A ^ -> Y ^   | CLKBUFX40M | 0.097 | 0.154 |   0.498 |   15.920 | 
     | CLK_M__L3_I0                           | A ^ -> Y v   | CLKINVX40M | 0.095 | 0.090 |   0.588 |   16.010 | 
     | CLK_M__L4_I2                           | A v -> Y ^   | CLKINVX40M | 0.086 | 0.084 |   0.672 |   16.094 | 
     | U_system_control/\current_state_reg[0] | CK ^ -> Q ^  | SDFFRQX4M  | 0.845 | 0.825 |   1.497 |   16.919 | 
     | U_system_control/U99                   | A ^ -> Y v   | INVX2M     | 0.277 | 0.270 |   1.767 |   17.188 | 
     | U_system_control/U31                   | B v -> Y ^   | NOR2X2M    | 0.545 | 0.389 |   2.156 |   17.577 | 
     | U_system_control/U98                   | S0 ^ -> Y v  | MX2X2M     | 0.088 | 0.291 |   2.446 |   17.868 | 
     | U_system_control/U100                  | A v -> Y v   | MX3X1M     | 0.145 | 0.320 |   2.767 |   18.188 | 
     | U5                                     | A v -> Y v   | BUFX2M     | 0.330 | 0.341 |   3.108 |   18.529 | 
     | REGISTER/U373                          | A v -> Y ^   | INVX2M     | 0.235 | 0.229 |   3.337 |   18.758 | 
     | REGISTER/U148                          | A ^ -> Y v   | INVX4M     | 0.405 | 0.298 |   3.635 |   19.056 | 
     | REGISTER/U153                          | B v -> Y ^   | NOR2BX2M   | 0.414 | 0.339 |   3.973 |   19.395 | 
     | REGISTER/U164                          | B ^ -> Y v   | NAND2X2M   | 0.393 | 0.329 |   4.302 |   19.723 | 
     | REGISTER/U231                          | A1N v -> Y v | OAI2BB2X1M | 0.167 | 0.335 |   4.637 |   20.058 | 
     | REGISTER/\Reg_File_reg[6][2]           | D v          | SDFFRQX2M  | 0.167 | 0.000 |   4.637 |   20.058 | 
     +---------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^  |            | 0.000 |       |   0.000 |  -15.421 | 
     | REF_CLK__L1_I0               | A ^ -> Y v | CLKINVX40M | 0.019 | 0.023 |   0.023 |  -15.398 | 
     | REF_CLK__L2_I0               | A v -> Y ^ | CLKINVX8M  | 0.030 | 0.028 |   0.051 |  -15.370 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^ | MX2X6M     | 0.069 | 0.153 |   0.204 |  -15.217 | 
     | CLK_M__L1_I0                 | A ^ -> Y ^ | CLKBUFX12M | 0.095 | 0.141 |   0.345 |  -15.077 | 
     | CLK_M__L2_I0                 | A ^ -> Y ^ | CLKBUFX40M | 0.097 | 0.154 |   0.498 |  -14.923 | 
     | CLK_M__L3_I1                 | A ^ -> Y v | CLKINVX40M | 0.092 | 0.089 |   0.588 |  -14.834 | 
     | CLK_M__L4_I4                 | A v -> Y ^ | CLKINVX40M | 0.085 | 0.077 |   0.665 |  -14.757 | 
     | REGISTER/\Reg_File_reg[6][2] | CK ^       | SDFFRQX2M  | 0.086 | 0.006 |   0.671 |  -14.750 | 
     +---------------------------------------------------------------------------------------------+ 
Path 40: MET Setup Check with Pin REGISTER/\Reg_File_reg[14][5] /CK 
Endpoint:   REGISTER/\Reg_File_reg[14][5] /D          (v) checked with  leading 
edge of 'REF_CLK'
Beginpoint: U_system_control/\current_state_reg[0] /Q (^) triggered by  leading 
edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.677
- Setup                         0.413
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.064
- Arrival Time                  4.642
= Slack Time                   15.422
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                        |              |            |       |       |  Time   |   Time   | 
     |----------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                        | REF_CLK ^    |            | 0.000 |       |   0.000 |   15.422 | 
     | REF_CLK__L1_I0                         | A ^ -> Y v   | CLKINVX40M | 0.019 | 0.023 |   0.023 |   15.445 | 
     | REF_CLK__L2_I0                         | A v -> Y ^   | CLKINVX8M  | 0.030 | 0.028 |   0.051 |   15.473 | 
     | U0_mux2X1/U1                           | A ^ -> Y ^   | MX2X6M     | 0.069 | 0.153 |   0.204 |   15.627 | 
     | CLK_M__L1_I0                           | A ^ -> Y ^   | CLKBUFX12M | 0.095 | 0.141 |   0.345 |   15.767 | 
     | CLK_M__L2_I0                           | A ^ -> Y ^   | CLKBUFX40M | 0.097 | 0.154 |   0.498 |   15.921 | 
     | CLK_M__L3_I0                           | A ^ -> Y v   | CLKINVX40M | 0.095 | 0.090 |   0.588 |   16.011 | 
     | CLK_M__L4_I2                           | A v -> Y ^   | CLKINVX40M | 0.086 | 0.084 |   0.672 |   16.095 | 
     | U_system_control/\current_state_reg[0] | CK ^ -> Q ^  | SDFFRQX4M  | 0.845 | 0.825 |   1.497 |   16.920 | 
     | U_system_control/U99                   | A ^ -> Y v   | INVX2M     | 0.277 | 0.270 |   1.767 |   17.189 | 
     | U_system_control/U31                   | B v -> Y ^   | NOR2X2M    | 0.545 | 0.389 |   2.156 |   17.578 | 
     | U_system_control/U98                   | S0 ^ -> Y v  | MX2X2M     | 0.088 | 0.291 |   2.446 |   17.869 | 
     | U_system_control/U100                  | A v -> Y v   | MX3X1M     | 0.145 | 0.320 |   2.767 |   18.189 | 
     | U5                                     | A v -> Y v   | BUFX2M     | 0.330 | 0.341 |   3.108 |   18.530 | 
     | REGISTER/U373                          | A v -> Y ^   | INVX2M     | 0.235 | 0.229 |   3.337 |   18.759 | 
     | REGISTER/U148                          | A ^ -> Y v   | INVX4M     | 0.405 | 0.298 |   3.634 |   19.057 | 
     | REGISTER/U154                          | B v -> Y ^   | NOR2BX2M   | 0.396 | 0.329 |   3.964 |   19.386 | 
     | REGISTER/U168                          | A ^ -> Y v   | NAND2X2M   | 0.406 | 0.338 |   4.302 |   19.724 | 
     | REGISTER/U311                          | A1N v -> Y v | OAI2BB2X1M | 0.165 | 0.340 |   4.642 |   20.064 | 
     | REGISTER/\Reg_File_reg[14][5]          | D v          | SDFFRQX2M  | 0.165 | 0.000 |   4.642 |   20.064 | 
     +---------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |            |       |       |  Time   |   Time   | 
     |-------------------------------+------------+------------+-------+-------+---------+----------| 
     |                               | REF_CLK ^  |            | 0.000 |       |   0.000 |  -15.422 | 
     | REF_CLK__L1_I0                | A ^ -> Y v | CLKINVX40M | 0.019 | 0.023 |   0.023 |  -15.399 | 
     | REF_CLK__L2_I0                | A v -> Y ^ | CLKINVX8M  | 0.030 | 0.028 |   0.051 |  -15.371 | 
     | U0_mux2X1/U1                  | A ^ -> Y ^ | MX2X6M     | 0.069 | 0.153 |   0.204 |  -15.218 | 
     | CLK_M__L1_I0                  | A ^ -> Y ^ | CLKBUFX12M | 0.095 | 0.141 |   0.345 |  -15.078 | 
     | CLK_M__L2_I0                  | A ^ -> Y ^ | CLKBUFX40M | 0.097 | 0.154 |   0.498 |  -14.924 | 
     | CLK_M__L3_I1                  | A ^ -> Y v | CLKINVX40M | 0.092 | 0.089 |   0.588 |  -14.835 | 
     | CLK_M__L4_I5                  | A v -> Y ^ | CLKINVX40M | 0.083 | 0.080 |   0.668 |  -14.754 | 
     | REGISTER/\Reg_File_reg[14][5] | CK ^       | SDFFRQX2M  | 0.083 | 0.009 |   0.677 |  -14.745 | 
     +----------------------------------------------------------------------------------------------+ 
Path 41: MET Setup Check with Pin REGISTER/\Reg_File_reg[2][5] /CK 
Endpoint:   REGISTER/\Reg_File_reg[2][5] /D           (v) checked with  leading 
edge of 'REF_CLK'
Beginpoint: U_system_control/\current_state_reg[0] /Q (^) triggered by  leading 
edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.678
- Setup                         0.409
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.070
- Arrival Time                  4.647
= Slack Time                   15.423
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                        |              |            |       |       |  Time   |   Time   | 
     |----------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                        | REF_CLK ^    |            | 0.000 |       |   0.000 |   15.423 | 
     | REF_CLK__L1_I0                         | A ^ -> Y v   | CLKINVX40M | 0.019 | 0.023 |   0.023 |   15.446 | 
     | REF_CLK__L2_I0                         | A v -> Y ^   | CLKINVX8M  | 0.030 | 0.028 |   0.051 |   15.474 | 
     | U0_mux2X1/U1                           | A ^ -> Y ^   | MX2X6M     | 0.069 | 0.153 |   0.204 |   15.627 | 
     | CLK_M__L1_I0                           | A ^ -> Y ^   | CLKBUFX12M | 0.095 | 0.141 |   0.345 |   15.768 | 
     | CLK_M__L2_I0                           | A ^ -> Y ^   | CLKBUFX40M | 0.097 | 0.154 |   0.498 |   15.921 | 
     | CLK_M__L3_I0                           | A ^ -> Y v   | CLKINVX40M | 0.095 | 0.090 |   0.588 |   16.011 | 
     | CLK_M__L4_I2                           | A v -> Y ^   | CLKINVX40M | 0.086 | 0.084 |   0.672 |   16.095 | 
     | U_system_control/\current_state_reg[0] | CK ^ -> Q ^  | SDFFRQX4M  | 0.845 | 0.825 |   1.497 |   16.920 | 
     | U_system_control/U99                   | A ^ -> Y v   | INVX2M     | 0.277 | 0.270 |   1.767 |   17.190 | 
     | U_system_control/U31                   | B v -> Y ^   | NOR2X2M    | 0.545 | 0.389 |   2.156 |   17.579 | 
     | U_system_control/U98                   | S0 ^ -> Y v  | MX2X2M     | 0.088 | 0.291 |   2.446 |   17.869 | 
     | U_system_control/U100                  | A v -> Y v   | MX3X1M     | 0.145 | 0.320 |   2.767 |   18.190 | 
     | U5                                     | A v -> Y v   | BUFX2M     | 0.330 | 0.341 |   3.108 |   18.531 | 
     | REGISTER/U373                          | A v -> Y ^   | INVX2M     | 0.235 | 0.229 |   3.337 |   18.760 | 
     | REGISTER/U148                          | A ^ -> Y v   | INVX4M     | 0.405 | 0.298 |   3.634 |   19.058 | 
     | REGISTER/U153                          | B v -> Y ^   | NOR2BX2M   | 0.414 | 0.339 |   3.973 |   19.396 | 
     | REGISTER/U160                          | B ^ -> Y v   | NAND2X2M   | 0.419 | 0.344 |   4.317 |   19.740 | 
     | REGISTER/U249                          | A1N v -> Y v | OAI2BB2X1M | 0.148 | 0.330 |   4.647 |   20.070 | 
     | REGISTER/\Reg_File_reg[2][5]           | D v          | SDFFRQX2M  | 0.148 | 0.000 |   4.647 |   20.070 | 
     +---------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^  |            | 0.000 |       |   0.000 |  -15.423 | 
     | REF_CLK__L1_I0               | A ^ -> Y v | CLKINVX40M | 0.019 | 0.023 |   0.023 |  -15.400 | 
     | REF_CLK__L2_I0               | A v -> Y ^ | CLKINVX8M  | 0.030 | 0.028 |   0.051 |  -15.372 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^ | MX2X6M     | 0.069 | 0.153 |   0.204 |  -15.219 | 
     | CLK_M__L1_I0                 | A ^ -> Y ^ | CLKBUFX12M | 0.095 | 0.141 |   0.345 |  -15.078 | 
     | CLK_M__L2_I0                 | A ^ -> Y ^ | CLKBUFX40M | 0.097 | 0.154 |   0.498 |  -14.925 | 
     | CLK_M__L3_I0                 | A ^ -> Y v | CLKINVX40M | 0.095 | 0.090 |   0.588 |  -14.835 | 
     | CLK_M__L4_I2                 | A v -> Y ^ | CLKINVX40M | 0.086 | 0.084 |   0.672 |  -14.751 | 
     | REGISTER/\Reg_File_reg[2][5] | CK ^       | SDFFRQX2M  | 0.086 | 0.006 |   0.679 |  -14.745 | 
     +---------------------------------------------------------------------------------------------+ 
Path 42: MET Setup Check with Pin REGISTER/\Reg_File_reg[6][1] /CK 
Endpoint:   REGISTER/\Reg_File_reg[6][1] /D           (v) checked with  leading 
edge of 'REF_CLK'
Beginpoint: U_system_control/\current_state_reg[0] /Q (^) triggered by  leading 
edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.671
- Setup                         0.413
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.058
- Arrival Time                  4.635
= Slack Time                   15.423
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                        |              |            |       |       |  Time   |   Time   | 
     |----------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                        | REF_CLK ^    |            | 0.000 |       |   0.000 |   15.423 | 
     | REF_CLK__L1_I0                         | A ^ -> Y v   | CLKINVX40M | 0.019 | 0.023 |   0.023 |   15.446 | 
     | REF_CLK__L2_I0                         | A v -> Y ^   | CLKINVX8M  | 0.030 | 0.028 |   0.051 |   15.474 | 
     | U0_mux2X1/U1                           | A ^ -> Y ^   | MX2X6M     | 0.069 | 0.153 |   0.204 |   15.627 | 
     | CLK_M__L1_I0                           | A ^ -> Y ^   | CLKBUFX12M | 0.095 | 0.141 |   0.345 |   15.768 | 
     | CLK_M__L2_I0                           | A ^ -> Y ^   | CLKBUFX40M | 0.097 | 0.154 |   0.498 |   15.921 | 
     | CLK_M__L3_I0                           | A ^ -> Y v   | CLKINVX40M | 0.095 | 0.090 |   0.588 |   16.011 | 
     | CLK_M__L4_I2                           | A v -> Y ^   | CLKINVX40M | 0.086 | 0.084 |   0.672 |   16.095 | 
     | U_system_control/\current_state_reg[0] | CK ^ -> Q ^  | SDFFRQX4M  | 0.845 | 0.825 |   1.497 |   16.920 | 
     | U_system_control/U99                   | A ^ -> Y v   | INVX2M     | 0.277 | 0.270 |   1.767 |   17.190 | 
     | U_system_control/U31                   | B v -> Y ^   | NOR2X2M    | 0.545 | 0.389 |   2.156 |   17.579 | 
     | U_system_control/U98                   | S0 ^ -> Y v  | MX2X2M     | 0.088 | 0.291 |   2.446 |   17.870 | 
     | U_system_control/U100                  | A v -> Y v   | MX3X1M     | 0.145 | 0.320 |   2.767 |   18.190 | 
     | U5                                     | A v -> Y v   | BUFX2M     | 0.330 | 0.341 |   3.108 |   18.531 | 
     | REGISTER/U373                          | A v -> Y ^   | INVX2M     | 0.235 | 0.229 |   3.337 |   18.760 | 
     | REGISTER/U148                          | A ^ -> Y v   | INVX4M     | 0.405 | 0.298 |   3.635 |   19.058 | 
     | REGISTER/U153                          | B v -> Y ^   | NOR2BX2M   | 0.414 | 0.339 |   3.973 |   19.396 | 
     | REGISTER/U164                          | B ^ -> Y v   | NAND2X2M   | 0.393 | 0.329 |   4.302 |   19.725 | 
     | REGISTER/U230                          | A1N v -> Y v | OAI2BB2X1M | 0.166 | 0.333 |   4.635 |   20.058 | 
     | REGISTER/\Reg_File_reg[6][1]           | D v          | SDFFRQX2M  | 0.166 | 0.000 |   4.635 |   20.058 | 
     +---------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^  |            | 0.000 |       |   0.000 |  -15.423 | 
     | REF_CLK__L1_I0               | A ^ -> Y v | CLKINVX40M | 0.019 | 0.023 |   0.023 |  -15.400 | 
     | REF_CLK__L2_I0               | A v -> Y ^ | CLKINVX8M  | 0.030 | 0.028 |   0.051 |  -15.372 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^ | MX2X6M     | 0.069 | 0.153 |   0.204 |  -15.219 | 
     | CLK_M__L1_I0                 | A ^ -> Y ^ | CLKBUFX12M | 0.095 | 0.141 |   0.345 |  -15.078 | 
     | CLK_M__L2_I0                 | A ^ -> Y ^ | CLKBUFX40M | 0.097 | 0.154 |   0.498 |  -14.925 | 
     | CLK_M__L3_I1                 | A ^ -> Y v | CLKINVX40M | 0.092 | 0.089 |   0.588 |  -14.836 | 
     | CLK_M__L4_I4                 | A v -> Y ^ | CLKINVX40M | 0.085 | 0.077 |   0.665 |  -14.758 | 
     | REGISTER/\Reg_File_reg[6][1] | CK ^       | SDFFRQX2M  | 0.086 | 0.006 |   0.671 |  -14.752 | 
     +---------------------------------------------------------------------------------------------+ 
Path 43: MET Setup Check with Pin REGISTER/\Reg_File_reg[10][0] /CK 
Endpoint:   REGISTER/\Reg_File_reg[10][0] /D          (v) checked with  leading 
edge of 'REF_CLK'
Beginpoint: U_system_control/\current_state_reg[0] /Q (^) triggered by  leading 
edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.675
- Setup                         0.411
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.064
- Arrival Time                  4.640
= Slack Time                   15.424
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                        |              |            |       |       |  Time   |   Time   | 
     |----------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                        | REF_CLK ^    |            | 0.000 |       |   0.000 |   15.424 | 
     | REF_CLK__L1_I0                         | A ^ -> Y v   | CLKINVX40M | 0.019 | 0.023 |   0.023 |   15.447 | 
     | REF_CLK__L2_I0                         | A v -> Y ^   | CLKINVX8M  | 0.030 | 0.028 |   0.051 |   15.475 | 
     | U0_mux2X1/U1                           | A ^ -> Y ^   | MX2X6M     | 0.069 | 0.153 |   0.204 |   15.628 | 
     | CLK_M__L1_I0                           | A ^ -> Y ^   | CLKBUFX12M | 0.095 | 0.141 |   0.345 |   15.768 | 
     | CLK_M__L2_I0                           | A ^ -> Y ^   | CLKBUFX40M | 0.097 | 0.154 |   0.498 |   15.922 | 
     | CLK_M__L3_I0                           | A ^ -> Y v   | CLKINVX40M | 0.095 | 0.090 |   0.588 |   16.012 | 
     | CLK_M__L4_I2                           | A v -> Y ^   | CLKINVX40M | 0.086 | 0.084 |   0.672 |   16.096 | 
     | U_system_control/\current_state_reg[0] | CK ^ -> Q ^  | SDFFRQX4M  | 0.845 | 0.825 |   1.497 |   16.921 | 
     | U_system_control/U99                   | A ^ -> Y v   | INVX2M     | 0.277 | 0.270 |   1.767 |   17.191 | 
     | U_system_control/U31                   | B v -> Y ^   | NOR2X2M    | 0.545 | 0.389 |   2.156 |   17.579 | 
     | U_system_control/U98                   | S0 ^ -> Y v  | MX2X2M     | 0.088 | 0.291 |   2.446 |   17.870 | 
     | U_system_control/U100                  | A v -> Y v   | MX3X1M     | 0.145 | 0.320 |   2.767 |   18.190 | 
     | U5                                     | A v -> Y v   | BUFX2M     | 0.330 | 0.341 |   3.108 |   18.532 | 
     | REGISTER/U373                          | A v -> Y ^   | INVX2M     | 0.235 | 0.229 |   3.337 |   18.760 | 
     | REGISTER/U148                          | A ^ -> Y v   | INVX4M     | 0.405 | 0.298 |   3.634 |   19.058 | 
     | REGISTER/U154                          | B v -> Y ^   | NOR2BX2M   | 0.396 | 0.329 |   3.964 |   19.388 | 
     | REGISTER/U158                          | A ^ -> Y v   | NAND2X2M   | 0.404 | 0.342 |   4.306 |   19.729 | 
     | REGISTER/U274                          | A1N v -> Y v | OAI2BB2X1M | 0.159 | 0.334 |   4.640 |   20.064 | 
     | REGISTER/\Reg_File_reg[10][0]          | D v          | SDFFRQX2M  | 0.159 | 0.000 |   4.640 |   20.064 | 
     +---------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |            |       |       |  Time   |   Time   | 
     |-------------------------------+------------+------------+-------+-------+---------+----------| 
     |                               | REF_CLK ^  |            | 0.000 |       |   0.000 |  -15.424 | 
     | REF_CLK__L1_I0                | A ^ -> Y v | CLKINVX40M | 0.019 | 0.023 |   0.023 |  -15.401 | 
     | REF_CLK__L2_I0                | A v -> Y ^ | CLKINVX8M  | 0.030 | 0.028 |   0.051 |  -15.373 | 
     | U0_mux2X1/U1                  | A ^ -> Y ^ | MX2X6M     | 0.069 | 0.153 |   0.204 |  -15.219 | 
     | CLK_M__L1_I0                  | A ^ -> Y ^ | CLKBUFX12M | 0.095 | 0.141 |   0.345 |  -15.079 | 
     | CLK_M__L2_I0                  | A ^ -> Y ^ | CLKBUFX40M | 0.097 | 0.154 |   0.498 |  -14.925 | 
     | CLK_M__L3_I1                  | A ^ -> Y v | CLKINVX40M | 0.092 | 0.089 |   0.588 |  -14.836 | 
     | CLK_M__L4_I3                  | A v -> Y ^ | CLKINVX40M | 0.085 | 0.078 |   0.665 |  -14.758 | 
     | REGISTER/\Reg_File_reg[10][0] | CK ^       | SDFFRQX2M  | 0.085 | 0.010 |   0.675 |  -14.749 | 
     +----------------------------------------------------------------------------------------------+ 
Path 44: MET Setup Check with Pin REGISTER/\Reg_File_reg[2][2] /CK 
Endpoint:   REGISTER/\Reg_File_reg[2][2] /D           (v) checked with  leading 
edge of 'REF_CLK'
Beginpoint: U_system_control/\current_state_reg[0] /Q (^) triggered by  leading 
edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.678
- Setup                         0.408
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.069
- Arrival Time                  4.645
= Slack Time                   15.424
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                        |              |            |       |       |  Time   |   Time   | 
     |----------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                        | REF_CLK ^    |            | 0.000 |       |   0.000 |   15.424 | 
     | REF_CLK__L1_I0                         | A ^ -> Y v   | CLKINVX40M | 0.019 | 0.023 |   0.023 |   15.447 | 
     | REF_CLK__L2_I0                         | A v -> Y ^   | CLKINVX8M  | 0.030 | 0.028 |   0.051 |   15.475 | 
     | U0_mux2X1/U1                           | A ^ -> Y ^   | MX2X6M     | 0.069 | 0.153 |   0.204 |   15.629 | 
     | CLK_M__L1_I0                           | A ^ -> Y ^   | CLKBUFX12M | 0.095 | 0.141 |   0.345 |   15.769 | 
     | CLK_M__L2_I0                           | A ^ -> Y ^   | CLKBUFX40M | 0.097 | 0.154 |   0.498 |   15.923 | 
     | CLK_M__L3_I0                           | A ^ -> Y v   | CLKINVX40M | 0.095 | 0.090 |   0.588 |   16.013 | 
     | CLK_M__L4_I2                           | A v -> Y ^   | CLKINVX40M | 0.086 | 0.084 |   0.672 |   16.097 | 
     | U_system_control/\current_state_reg[0] | CK ^ -> Q ^  | SDFFRQX4M  | 0.845 | 0.825 |   1.497 |   16.922 | 
     | U_system_control/U99                   | A ^ -> Y v   | INVX2M     | 0.277 | 0.270 |   1.767 |   17.191 | 
     | U_system_control/U31                   | B v -> Y ^   | NOR2X2M    | 0.545 | 0.389 |   2.156 |   17.580 | 
     | U_system_control/U98                   | S0 ^ -> Y v  | MX2X2M     | 0.088 | 0.291 |   2.446 |   17.871 | 
     | U_system_control/U100                  | A v -> Y v   | MX3X1M     | 0.145 | 0.320 |   2.767 |   18.191 | 
     | U5                                     | A v -> Y v   | BUFX2M     | 0.330 | 0.341 |   3.108 |   18.532 | 
     | REGISTER/U373                          | A v -> Y ^   | INVX2M     | 0.235 | 0.229 |   3.337 |   18.761 | 
     | REGISTER/U148                          | A ^ -> Y v   | INVX4M     | 0.405 | 0.298 |   3.634 |   19.059 | 
     | REGISTER/U153                          | B v -> Y ^   | NOR2BX2M   | 0.414 | 0.339 |   3.973 |   19.398 | 
     | REGISTER/U160                          | B ^ -> Y v   | NAND2X2M   | 0.419 | 0.344 |   4.317 |   19.741 | 
     | REGISTER/U246                          | A1N v -> Y v | OAI2BB2X1M | 0.146 | 0.328 |   4.645 |   20.069 | 
     | REGISTER/\Reg_File_reg[2][2]           | D v          | SDFFRQX2M  | 0.146 | 0.000 |   4.645 |   20.069 | 
     +---------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^  |            | 0.000 |       |   0.000 |  -15.424 | 
     | REF_CLK__L1_I0               | A ^ -> Y v | CLKINVX40M | 0.019 | 0.023 |   0.023 |  -15.401 | 
     | REF_CLK__L2_I0               | A v -> Y ^ | CLKINVX8M  | 0.030 | 0.028 |   0.051 |  -15.373 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^ | MX2X6M     | 0.069 | 0.153 |   0.204 |  -15.220 | 
     | CLK_M__L1_I0                 | A ^ -> Y ^ | CLKBUFX12M | 0.095 | 0.141 |   0.345 |  -15.080 | 
     | CLK_M__L2_I0                 | A ^ -> Y ^ | CLKBUFX40M | 0.097 | 0.154 |   0.498 |  -14.926 | 
     | CLK_M__L3_I0                 | A ^ -> Y v | CLKINVX40M | 0.095 | 0.090 |   0.588 |  -14.836 | 
     | CLK_M__L4_I2                 | A v -> Y ^ | CLKINVX40M | 0.086 | 0.084 |   0.672 |  -14.752 | 
     | REGISTER/\Reg_File_reg[2][2] | CK ^       | SDFFRQX2M  | 0.086 | 0.006 |   0.678 |  -14.747 | 
     +---------------------------------------------------------------------------------------------+ 
Path 45: MET Setup Check with Pin REGISTER/\Reg_File_reg[12][7] /CK 
Endpoint:   REGISTER/\Reg_File_reg[12][7] /D          (v) checked with  leading 
edge of 'REF_CLK'
Beginpoint: U_system_control/\current_state_reg[0] /Q (^) triggered by  leading 
edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.673
- Setup                         0.411
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.062
- Arrival Time                  4.637
= Slack Time                   15.425
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                        |              |            |       |       |  Time   |   Time   | 
     |----------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                        | REF_CLK ^    |            | 0.000 |       |   0.000 |   15.425 | 
     | REF_CLK__L1_I0                         | A ^ -> Y v   | CLKINVX40M | 0.019 | 0.023 |   0.023 |   15.448 | 
     | REF_CLK__L2_I0                         | A v -> Y ^   | CLKINVX8M  | 0.030 | 0.028 |   0.051 |   15.476 | 
     | U0_mux2X1/U1                           | A ^ -> Y ^   | MX2X6M     | 0.069 | 0.153 |   0.204 |   15.629 | 
     | CLK_M__L1_I0                           | A ^ -> Y ^   | CLKBUFX12M | 0.095 | 0.141 |   0.345 |   15.769 | 
     | CLK_M__L2_I0                           | A ^ -> Y ^   | CLKBUFX40M | 0.097 | 0.154 |   0.498 |   15.923 | 
     | CLK_M__L3_I0                           | A ^ -> Y v   | CLKINVX40M | 0.095 | 0.090 |   0.588 |   16.013 | 
     | CLK_M__L4_I2                           | A v -> Y ^   | CLKINVX40M | 0.086 | 0.084 |   0.672 |   16.097 | 
     | U_system_control/\current_state_reg[0] | CK ^ -> Q ^  | SDFFRQX4M  | 0.845 | 0.825 |   1.497 |   16.922 | 
     | U_system_control/U99                   | A ^ -> Y v   | INVX2M     | 0.277 | 0.270 |   1.767 |   17.192 | 
     | U_system_control/U31                   | B v -> Y ^   | NOR2X2M    | 0.545 | 0.389 |   2.156 |   17.580 | 
     | U_system_control/U98                   | S0 ^ -> Y v  | MX2X2M     | 0.088 | 0.291 |   2.446 |   17.871 | 
     | U_system_control/U100                  | A v -> Y v   | MX3X1M     | 0.145 | 0.320 |   2.767 |   18.191 | 
     | U5                                     | A v -> Y v   | BUFX2M     | 0.330 | 0.341 |   3.108 |   18.533 | 
     | REGISTER/U373                          | A v -> Y ^   | INVX2M     | 0.235 | 0.229 |   3.337 |   18.761 | 
     | REGISTER/U148                          | A ^ -> Y v   | INVX4M     | 0.405 | 0.298 |   3.635 |   19.059 | 
     | REGISTER/U154                          | B v -> Y ^   | NOR2BX2M   | 0.396 | 0.329 |   3.964 |   19.389 | 
     | REGISTER/U166                          | A ^ -> Y v   | NAND2X2M   | 0.402 | 0.333 |   4.297 |   19.721 | 
     | REGISTER/U297                          | A1N v -> Y v | OAI2BB2X1M | 0.154 | 0.341 |   4.637 |   20.062 | 
     | REGISTER/\Reg_File_reg[12][7]          | D v          | SDFFRQX2M  | 0.154 | 0.000 |   4.637 |   20.062 | 
     +---------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |            |       |       |  Time   |   Time   | 
     |-------------------------------+------------+------------+-------+-------+---------+----------| 
     |                               | REF_CLK ^  |            | 0.000 |       |   0.000 |  -15.425 | 
     | REF_CLK__L1_I0                | A ^ -> Y v | CLKINVX40M | 0.019 | 0.023 |   0.023 |  -15.402 | 
     | REF_CLK__L2_I0                | A v -> Y ^ | CLKINVX8M  | 0.030 | 0.028 |   0.051 |  -15.374 | 
     | U0_mux2X1/U1                  | A ^ -> Y ^ | MX2X6M     | 0.069 | 0.153 |   0.204 |  -15.220 | 
     | CLK_M__L1_I0                  | A ^ -> Y ^ | CLKBUFX12M | 0.095 | 0.141 |   0.345 |  -15.080 | 
     | CLK_M__L2_I0                  | A ^ -> Y ^ | CLKBUFX40M | 0.097 | 0.154 |   0.498 |  -14.926 | 
     | CLK_M__L3_I1                  | A ^ -> Y v | CLKINVX40M | 0.092 | 0.089 |   0.588 |  -14.837 | 
     | CLK_M__L4_I5                  | A v -> Y ^ | CLKINVX40M | 0.083 | 0.080 |   0.668 |  -14.757 | 
     | REGISTER/\Reg_File_reg[12][7] | CK ^       | SDFFRQX2M  | 0.083 | 0.005 |   0.673 |  -14.752 | 
     +----------------------------------------------------------------------------------------------+ 
Path 46: MET Setup Check with Pin REGISTER/\Reg_File_reg[12][3] /CK 
Endpoint:   REGISTER/\Reg_File_reg[12][3] /D          (v) checked with  leading 
edge of 'REF_CLK'
Beginpoint: U_system_control/\current_state_reg[0] /Q (^) triggered by  leading 
edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.679
- Setup                         0.414
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.065
- Arrival Time                  4.640
= Slack Time                   15.425
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                        |              |            |       |       |  Time   |   Time   | 
     |----------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                        | REF_CLK ^    |            | 0.000 |       |   0.000 |   15.425 | 
     | REF_CLK__L1_I0                         | A ^ -> Y v   | CLKINVX40M | 0.019 | 0.023 |   0.023 |   15.448 | 
     | REF_CLK__L2_I0                         | A v -> Y ^   | CLKINVX8M  | 0.030 | 0.028 |   0.051 |   15.476 | 
     | U0_mux2X1/U1                           | A ^ -> Y ^   | MX2X6M     | 0.069 | 0.153 |   0.204 |   15.629 | 
     | CLK_M__L1_I0                           | A ^ -> Y ^   | CLKBUFX12M | 0.095 | 0.141 |   0.345 |   15.770 | 
     | CLK_M__L2_I0                           | A ^ -> Y ^   | CLKBUFX40M | 0.097 | 0.154 |   0.498 |   15.923 | 
     | CLK_M__L3_I0                           | A ^ -> Y v   | CLKINVX40M | 0.095 | 0.090 |   0.588 |   16.013 | 
     | CLK_M__L4_I2                           | A v -> Y ^   | CLKINVX40M | 0.086 | 0.084 |   0.672 |   16.097 | 
     | U_system_control/\current_state_reg[0] | CK ^ -> Q ^  | SDFFRQX4M  | 0.845 | 0.825 |   1.497 |   16.922 | 
     | U_system_control/U99                   | A ^ -> Y v   | INVX2M     | 0.277 | 0.270 |   1.767 |   17.192 | 
     | U_system_control/U31                   | B v -> Y ^   | NOR2X2M    | 0.545 | 0.389 |   2.156 |   17.580 | 
     | U_system_control/U98                   | S0 ^ -> Y v  | MX2X2M     | 0.088 | 0.291 |   2.446 |   17.871 | 
     | U_system_control/U100                  | A v -> Y v   | MX3X1M     | 0.145 | 0.320 |   2.767 |   18.191 | 
     | U5                                     | A v -> Y v   | BUFX2M     | 0.330 | 0.341 |   3.108 |   18.533 | 
     | REGISTER/U373                          | A v -> Y ^   | INVX2M     | 0.235 | 0.229 |   3.337 |   18.762 | 
     | REGISTER/U148                          | A ^ -> Y v   | INVX4M     | 0.405 | 0.298 |   3.635 |   19.059 | 
     | REGISTER/U154                          | B v -> Y ^   | NOR2BX2M   | 0.396 | 0.329 |   3.964 |   19.389 | 
     | REGISTER/U166                          | A ^ -> Y v   | NAND2X2M   | 0.402 | 0.333 |   4.297 |   19.722 | 
     | REGISTER/U293                          | A1N v -> Y v | OAI2BB2X1M | 0.177 | 0.343 |   4.640 |   20.064 | 
     | REGISTER/\Reg_File_reg[12][3]          | D v          | SDFFRQX2M  | 0.177 | 0.000 |   4.640 |   20.065 | 
     +---------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |            |       |       |  Time   |   Time   | 
     |-------------------------------+------------+------------+-------+-------+---------+----------| 
     |                               | REF_CLK ^  |            | 0.000 |       |   0.000 |  -15.425 | 
     | REF_CLK__L1_I0                | A ^ -> Y v | CLKINVX40M | 0.019 | 0.023 |   0.023 |  -15.402 | 
     | REF_CLK__L2_I0                | A v -> Y ^ | CLKINVX8M  | 0.030 | 0.028 |   0.051 |  -15.374 | 
     | U0_mux2X1/U1                  | A ^ -> Y ^ | MX2X6M     | 0.069 | 0.153 |   0.204 |  -15.220 | 
     | CLK_M__L1_I0                  | A ^ -> Y ^ | CLKBUFX12M | 0.095 | 0.141 |   0.345 |  -15.080 | 
     | CLK_M__L2_I0                  | A ^ -> Y ^ | CLKBUFX40M | 0.097 | 0.154 |   0.498 |  -14.927 | 
     | CLK_M__L3_I1                  | A ^ -> Y v | CLKINVX40M | 0.092 | 0.089 |   0.588 |  -14.837 | 
     | CLK_M__L4_I4                  | A v -> Y ^ | CLKINVX40M | 0.085 | 0.077 |   0.665 |  -14.760 | 
     | REGISTER/\Reg_File_reg[12][3] | CK ^       | SDFFRQX2M  | 0.087 | 0.014 |   0.679 |  -14.746 | 
     +----------------------------------------------------------------------------------------------+ 
Path 47: MET Setup Check with Pin REGISTER/\Reg_File_reg[10][7] /CK 
Endpoint:   REGISTER/\Reg_File_reg[10][7] /D          (v) checked with  leading 
edge of 'REF_CLK'
Beginpoint: U_system_control/\current_state_reg[0] /Q (^) triggered by  leading 
edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.677
- Setup                         0.409
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.068
- Arrival Time                  4.641
= Slack Time                   15.427
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                        |              |            |       |       |  Time   |   Time   | 
     |----------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                        | REF_CLK ^    |            | 0.000 |       |   0.000 |   15.427 | 
     | REF_CLK__L1_I0                         | A ^ -> Y v   | CLKINVX40M | 0.019 | 0.023 |   0.023 |   15.450 | 
     | REF_CLK__L2_I0                         | A v -> Y ^   | CLKINVX8M  | 0.030 | 0.028 |   0.051 |   15.478 | 
     | U0_mux2X1/U1                           | A ^ -> Y ^   | MX2X6M     | 0.069 | 0.153 |   0.204 |   15.631 | 
     | CLK_M__L1_I0                           | A ^ -> Y ^   | CLKBUFX12M | 0.095 | 0.141 |   0.345 |   15.771 | 
     | CLK_M__L2_I0                           | A ^ -> Y ^   | CLKBUFX40M | 0.097 | 0.154 |   0.498 |   15.925 | 
     | CLK_M__L3_I0                           | A ^ -> Y v   | CLKINVX40M | 0.095 | 0.090 |   0.588 |   16.015 | 
     | CLK_M__L4_I2                           | A v -> Y ^   | CLKINVX40M | 0.086 | 0.084 |   0.672 |   16.099 | 
     | U_system_control/\current_state_reg[0] | CK ^ -> Q ^  | SDFFRQX4M  | 0.845 | 0.825 |   1.497 |   16.924 | 
     | U_system_control/U99                   | A ^ -> Y v   | INVX2M     | 0.277 | 0.270 |   1.767 |   17.194 | 
     | U_system_control/U31                   | B v -> Y ^   | NOR2X2M    | 0.545 | 0.389 |   2.156 |   17.582 | 
     | U_system_control/U98                   | S0 ^ -> Y v  | MX2X2M     | 0.088 | 0.291 |   2.446 |   17.873 | 
     | U_system_control/U100                  | A v -> Y v   | MX3X1M     | 0.145 | 0.320 |   2.767 |   18.193 | 
     | U5                                     | A v -> Y v   | BUFX2M     | 0.330 | 0.341 |   3.108 |   18.535 | 
     | REGISTER/U373                          | A v -> Y ^   | INVX2M     | 0.235 | 0.229 |   3.337 |   18.763 | 
     | REGISTER/U148                          | A ^ -> Y v   | INVX4M     | 0.405 | 0.298 |   3.634 |   19.061 | 
     | REGISTER/U154                          | B v -> Y ^   | NOR2BX2M   | 0.396 | 0.329 |   3.964 |   19.391 | 
     | REGISTER/U158                          | A ^ -> Y v   | NAND2X2M   | 0.404 | 0.342 |   4.306 |   19.732 | 
     | REGISTER/U281                          | A1N v -> Y v | OAI2BB2X1M | 0.152 | 0.336 |   4.641 |   20.068 | 
     | REGISTER/\Reg_File_reg[10][7]          | D v          | SDFFRQX2M  | 0.152 | 0.000 |   4.641 |   20.068 | 
     +---------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |            |       |       |  Time   |   Time   | 
     |-------------------------------+------------+------------+-------+-------+---------+----------| 
     |                               | REF_CLK ^  |            | 0.000 |       |   0.000 |  -15.427 | 
     | REF_CLK__L1_I0                | A ^ -> Y v | CLKINVX40M | 0.019 | 0.023 |   0.023 |  -15.404 | 
     | REF_CLK__L2_I0                | A v -> Y ^ | CLKINVX8M  | 0.030 | 0.028 |   0.051 |  -15.376 | 
     | U0_mux2X1/U1                  | A ^ -> Y ^ | MX2X6M     | 0.069 | 0.153 |   0.204 |  -15.222 | 
     | CLK_M__L1_I0                  | A ^ -> Y ^ | CLKBUFX12M | 0.095 | 0.141 |   0.345 |  -15.082 | 
     | CLK_M__L2_I0                  | A ^ -> Y ^ | CLKBUFX40M | 0.097 | 0.154 |   0.498 |  -14.928 | 
     | CLK_M__L3_I1                  | A ^ -> Y v | CLKINVX40M | 0.092 | 0.089 |   0.588 |  -14.839 | 
     | CLK_M__L4_I4                  | A v -> Y ^ | CLKINVX40M | 0.085 | 0.077 |   0.665 |  -14.762 | 
     | REGISTER/\Reg_File_reg[10][7] | CK ^       | SDFFRQX2M  | 0.087 | 0.013 |   0.677 |  -14.749 | 
     +----------------------------------------------------------------------------------------------+ 
Path 48: MET Setup Check with Pin REGISTER/\Reg_File_reg[12][6] /CK 
Endpoint:   REGISTER/\Reg_File_reg[12][6] /D          (v) checked with  leading 
edge of 'REF_CLK'
Beginpoint: U_system_control/\current_state_reg[0] /Q (^) triggered by  leading 
edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.674
- Setup                         0.412
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.062
- Arrival Time                  4.634
= Slack Time                   15.427
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                        |              |            |       |       |  Time   |   Time   | 
     |----------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                        | REF_CLK ^    |            | 0.000 |       |   0.000 |   15.427 | 
     | REF_CLK__L1_I0                         | A ^ -> Y v   | CLKINVX40M | 0.019 | 0.023 |   0.023 |   15.450 | 
     | REF_CLK__L2_I0                         | A v -> Y ^   | CLKINVX8M  | 0.030 | 0.028 |   0.051 |   15.478 | 
     | U0_mux2X1/U1                           | A ^ -> Y ^   | MX2X6M     | 0.069 | 0.153 |   0.204 |   15.632 | 
     | CLK_M__L1_I0                           | A ^ -> Y ^   | CLKBUFX12M | 0.095 | 0.141 |   0.345 |   15.772 | 
     | CLK_M__L2_I0                           | A ^ -> Y ^   | CLKBUFX40M | 0.097 | 0.154 |   0.498 |   15.926 | 
     | CLK_M__L3_I0                           | A ^ -> Y v   | CLKINVX40M | 0.095 | 0.090 |   0.588 |   16.016 | 
     | CLK_M__L4_I2                           | A v -> Y ^   | CLKINVX40M | 0.086 | 0.084 |   0.672 |   16.099 | 
     | U_system_control/\current_state_reg[0] | CK ^ -> Q ^  | SDFFRQX4M  | 0.845 | 0.825 |   1.497 |   16.924 | 
     | U_system_control/U99                   | A ^ -> Y v   | INVX2M     | 0.277 | 0.270 |   1.767 |   17.194 | 
     | U_system_control/U31                   | B v -> Y ^   | NOR2X2M    | 0.545 | 0.389 |   2.156 |   17.583 | 
     | U_system_control/U98                   | S0 ^ -> Y v  | MX2X2M     | 0.088 | 0.291 |   2.446 |   17.874 | 
     | U_system_control/U100                  | A v -> Y v   | MX3X1M     | 0.145 | 0.320 |   2.767 |   18.194 | 
     | U5                                     | A v -> Y v   | BUFX2M     | 0.330 | 0.341 |   3.108 |   18.535 | 
     | REGISTER/U373                          | A v -> Y ^   | INVX2M     | 0.235 | 0.229 |   3.337 |   18.764 | 
     | REGISTER/U148                          | A ^ -> Y v   | INVX4M     | 0.405 | 0.298 |   3.635 |   19.062 | 
     | REGISTER/U154                          | B v -> Y ^   | NOR2BX2M   | 0.396 | 0.329 |   3.964 |   19.391 | 
     | REGISTER/U166                          | A ^ -> Y v   | NAND2X2M   | 0.402 | 0.333 |   4.297 |   19.724 | 
     | REGISTER/U296                          | A1N v -> Y v | OAI2BB2X1M | 0.163 | 0.337 |   4.634 |   20.061 | 
     | REGISTER/\Reg_File_reg[12][6]          | D v          | SDFFRQX2M  | 0.163 | 0.000 |   4.634 |   20.062 | 
     +---------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |            |       |       |  Time   |   Time   | 
     |-------------------------------+------------+------------+-------+-------+---------+----------| 
     |                               | REF_CLK ^  |            | 0.000 |       |   0.000 |  -15.427 | 
     | REF_CLK__L1_I0                | A ^ -> Y v | CLKINVX40M | 0.019 | 0.023 |   0.023 |  -15.404 | 
     | REF_CLK__L2_I0                | A v -> Y ^ | CLKINVX8M  | 0.030 | 0.028 |   0.051 |  -15.376 | 
     | U0_mux2X1/U1                  | A ^ -> Y ^ | MX2X6M     | 0.069 | 0.153 |   0.204 |  -15.223 | 
     | CLK_M__L1_I0                  | A ^ -> Y ^ | CLKBUFX12M | 0.095 | 0.141 |   0.345 |  -15.082 | 
     | CLK_M__L2_I0                  | A ^ -> Y ^ | CLKBUFX40M | 0.097 | 0.154 |   0.498 |  -14.929 | 
     | CLK_M__L3_I1                  | A ^ -> Y v | CLKINVX40M | 0.092 | 0.089 |   0.588 |  -14.840 | 
     | CLK_M__L4_I5                  | A v -> Y ^ | CLKINVX40M | 0.083 | 0.080 |   0.668 |  -14.759 | 
     | REGISTER/\Reg_File_reg[12][6] | CK ^       | SDFFRQX2M  | 0.083 | 0.006 |   0.674 |  -14.753 | 
     +----------------------------------------------------------------------------------------------+ 
Path 49: MET Setup Check with Pin REGISTER/\Reg_File_reg[10][6] /CK 
Endpoint:   REGISTER/\Reg_File_reg[10][6] /D          (v) checked with  leading 
edge of 'REF_CLK'
Beginpoint: U_system_control/\current_state_reg[0] /Q (^) triggered by  leading 
edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.680
- Setup                         0.412
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.068
- Arrival Time                  4.641
= Slack Time                   15.427
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                        |              |            |       |       |  Time   |   Time   | 
     |----------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                        | REF_CLK ^    |            | 0.000 |       |   0.000 |   15.427 | 
     | REF_CLK__L1_I0                         | A ^ -> Y v   | CLKINVX40M | 0.019 | 0.023 |   0.023 |   15.450 | 
     | REF_CLK__L2_I0                         | A v -> Y ^   | CLKINVX8M  | 0.030 | 0.028 |   0.051 |   15.478 | 
     | U0_mux2X1/U1                           | A ^ -> Y ^   | MX2X6M     | 0.069 | 0.153 |   0.204 |   15.632 | 
     | CLK_M__L1_I0                           | A ^ -> Y ^   | CLKBUFX12M | 0.095 | 0.141 |   0.345 |   15.772 | 
     | CLK_M__L2_I0                           | A ^ -> Y ^   | CLKBUFX40M | 0.097 | 0.154 |   0.498 |   15.926 | 
     | CLK_M__L3_I0                           | A ^ -> Y v   | CLKINVX40M | 0.095 | 0.090 |   0.588 |   16.016 | 
     | CLK_M__L4_I2                           | A v -> Y ^   | CLKINVX40M | 0.086 | 0.084 |   0.672 |   16.099 | 
     | U_system_control/\current_state_reg[0] | CK ^ -> Q ^  | SDFFRQX4M  | 0.845 | 0.825 |   1.497 |   16.924 | 
     | U_system_control/U99                   | A ^ -> Y v   | INVX2M     | 0.277 | 0.270 |   1.767 |   17.194 | 
     | U_system_control/U31                   | B v -> Y ^   | NOR2X2M    | 0.545 | 0.389 |   2.156 |   17.583 | 
     | U_system_control/U98                   | S0 ^ -> Y v  | MX2X2M     | 0.088 | 0.291 |   2.446 |   17.874 | 
     | U_system_control/U100                  | A v -> Y v   | MX3X1M     | 0.145 | 0.320 |   2.767 |   18.194 | 
     | U5                                     | A v -> Y v   | BUFX2M     | 0.330 | 0.341 |   3.108 |   18.535 | 
     | REGISTER/U373                          | A v -> Y ^   | INVX2M     | 0.235 | 0.229 |   3.337 |   18.764 | 
     | REGISTER/U148                          | A ^ -> Y v   | INVX4M     | 0.405 | 0.298 |   3.634 |   19.062 | 
     | REGISTER/U154                          | B v -> Y ^   | NOR2BX2M   | 0.396 | 0.329 |   3.964 |   19.391 | 
     | REGISTER/U158                          | A ^ -> Y v   | NAND2X2M   | 0.404 | 0.342 |   4.306 |   19.733 | 
     | REGISTER/U280                          | A1N v -> Y v | OAI2BB2X1M | 0.165 | 0.335 |   4.641 |   20.068 | 
     | REGISTER/\Reg_File_reg[10][6]          | D v          | SDFFRQX2M  | 0.165 | 0.000 |   4.641 |   20.068 | 
     +---------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |            |       |       |  Time   |   Time   | 
     |-------------------------------+------------+------------+-------+-------+---------+----------| 
     |                               | REF_CLK ^  |            | 0.000 |       |   0.000 |  -15.427 | 
     | REF_CLK__L1_I0                | A ^ -> Y v | CLKINVX40M | 0.019 | 0.023 |   0.023 |  -15.404 | 
     | REF_CLK__L2_I0                | A v -> Y ^ | CLKINVX8M  | 0.030 | 0.028 |   0.051 |  -15.376 | 
     | U0_mux2X1/U1                  | A ^ -> Y ^ | MX2X6M     | 0.069 | 0.153 |   0.204 |  -15.223 | 
     | CLK_M__L1_I0                  | A ^ -> Y ^ | CLKBUFX12M | 0.095 | 0.141 |   0.345 |  -15.082 | 
     | CLK_M__L2_I0                  | A ^ -> Y ^ | CLKBUFX40M | 0.097 | 0.154 |   0.498 |  -14.929 | 
     | CLK_M__L3_I1                  | A ^ -> Y v | CLKINVX40M | 0.092 | 0.089 |   0.588 |  -14.840 | 
     | CLK_M__L4_I4                  | A v -> Y ^ | CLKINVX40M | 0.085 | 0.077 |   0.665 |  -14.762 | 
     | REGISTER/\Reg_File_reg[10][6] | CK ^       | SDFFRQX2M  | 0.088 | 0.015 |   0.680 |  -14.747 | 
     +----------------------------------------------------------------------------------------------+ 
Path 50: MET Setup Check with Pin REGISTER/\Reg_File_reg[4][4] /CK 
Endpoint:   REGISTER/\Reg_File_reg[4][4] /D           (v) checked with  leading 
edge of 'REF_CLK'
Beginpoint: U_system_control/\current_state_reg[0] /Q (^) triggered by  leading 
edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.671
- Setup                         0.414
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.057
- Arrival Time                  4.629
= Slack Time                   15.428
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                        |              |            |       |       |  Time   |   Time   | 
     |----------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                        | REF_CLK ^    |            | 0.000 |       |   0.000 |   15.428 | 
     | REF_CLK__L1_I0                         | A ^ -> Y v   | CLKINVX40M | 0.019 | 0.023 |   0.023 |   15.451 | 
     | REF_CLK__L2_I0                         | A v -> Y ^   | CLKINVX8M  | 0.030 | 0.028 |   0.051 |   15.479 | 
     | U0_mux2X1/U1                           | A ^ -> Y ^   | MX2X6M     | 0.069 | 0.153 |   0.204 |   15.632 | 
     | CLK_M__L1_I0                           | A ^ -> Y ^   | CLKBUFX12M | 0.095 | 0.141 |   0.345 |   15.772 | 
     | CLK_M__L2_I0                           | A ^ -> Y ^   | CLKBUFX40M | 0.097 | 0.154 |   0.498 |   15.926 | 
     | CLK_M__L3_I0                           | A ^ -> Y v   | CLKINVX40M | 0.095 | 0.090 |   0.588 |   16.016 | 
     | CLK_M__L4_I2                           | A v -> Y ^   | CLKINVX40M | 0.086 | 0.084 |   0.672 |   16.100 | 
     | U_system_control/\current_state_reg[0] | CK ^ -> Q ^  | SDFFRQX4M  | 0.845 | 0.825 |   1.497 |   16.925 | 
     | U_system_control/U99                   | A ^ -> Y v   | INVX2M     | 0.277 | 0.270 |   1.767 |   17.194 | 
     | U_system_control/U31                   | B v -> Y ^   | NOR2X2M    | 0.545 | 0.389 |   2.156 |   17.583 | 
     | U_system_control/U98                   | S0 ^ -> Y v  | MX2X2M     | 0.088 | 0.291 |   2.446 |   17.874 | 
     | U_system_control/U100                  | A v -> Y v   | MX3X1M     | 0.145 | 0.320 |   2.767 |   18.194 | 
     | U5                                     | A v -> Y v   | BUFX2M     | 0.330 | 0.341 |   3.108 |   18.535 | 
     | REGISTER/U373                          | A v -> Y ^   | INVX2M     | 0.235 | 0.229 |   3.337 |   18.764 | 
     | REGISTER/U148                          | A ^ -> Y v   | INVX4M     | 0.405 | 0.298 |   3.635 |   19.062 | 
     | REGISTER/U153                          | B v -> Y ^   | NOR2BX2M   | 0.414 | 0.339 |   3.973 |   19.401 | 
     | REGISTER/U162                          | B ^ -> Y v   | NAND2X2M   | 0.385 | 0.320 |   4.293 |   19.720 | 
     | REGISTER/U217                          | A1N v -> Y v | OAI2BB2X1M | 0.172 | 0.336 |   4.629 |   20.057 | 
     | REGISTER/\Reg_File_reg[4][4]           | D v          | SDFFRQX2M  | 0.172 | 0.000 |   4.629 |   20.057 | 
     +---------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^  |            | 0.000 |       |   0.000 |  -15.428 | 
     | REF_CLK__L1_I0               | A ^ -> Y v | CLKINVX40M | 0.019 | 0.023 |   0.023 |  -15.405 | 
     | REF_CLK__L2_I0               | A v -> Y ^ | CLKINVX8M  | 0.030 | 0.028 |   0.051 |  -15.377 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^ | MX2X6M     | 0.069 | 0.153 |   0.204 |  -15.223 | 
     | CLK_M__L1_I0                 | A ^ -> Y ^ | CLKBUFX12M | 0.095 | 0.141 |   0.345 |  -15.083 | 
     | CLK_M__L2_I0                 | A ^ -> Y ^ | CLKBUFX40M | 0.097 | 0.154 |   0.498 |  -14.929 | 
     | CLK_M__L3_I1                 | A ^ -> Y v | CLKINVX40M | 0.092 | 0.089 |   0.588 |  -14.840 | 
     | CLK_M__L4_I4                 | A v -> Y ^ | CLKINVX40M | 0.085 | 0.077 |   0.665 |  -14.763 | 
     | REGISTER/\Reg_File_reg[4][4] | CK ^       | SDFFRQX2M  | 0.086 | 0.006 |   0.671 |  -14.757 | 
     +---------------------------------------------------------------------------------------------+ 

