<acrn-config board="adl-s-u">
  <BIOS_INFO>
	BIOS Information
	Vendor: American Megatrends Inc.
	Version: 0407
	Release Date: 09/13/2021
	BIOS Revision: 4.7
	</BIOS_INFO>
  <BASE_BOARD_INFO>
	Base Board Information
	Manufacturer: ASUSTeK COMPUTER INC.
	Product Name: PRIME Z690-P D4
	Version: Rev 1.xx
	</BASE_BOARD_INFO>
  <PCI_DEVICE>
	00:00.0 Host bridge: Intel Corporation 12th Gen Core Processor Host Bridge/DRAM Registers (rev 02)
	Region 3: Memory at &lt;ignored&gt; (32-bit, non-prefetchable)
	00:01.0 PCI bridge: Intel Corporation 12th Gen Core Processor PCI Express x16 Controller #1 (rev 02)
	00:06.0 PCI bridge: Intel Corporation 12th Gen Core Processor PCI Express x4 Controller #0 (rev 02)
	00:0a.0 Signal processing controller: Intel Corporation Platform Monitoring Technology (rev 01)
	Region 0: Memory at 98a10000 (64-bit, non-prefetchable) [size=32K]
	00:0e.0 RAID bus controller: Intel Corporation Volume Management Device NVMe RAID Controller
	Region 0: Memory at 94000000 (64-bit, non-prefetchable) [size=32M]
	Region 2: Memory at 92000000 (32-bit, non-prefetchable) [size=32M]
	Region 4: Memory at 97200000 (64-bit, non-prefetchable) [size=1M]
	00:14.0 USB controller: Intel Corporation Alder Lake-S PCH USB 3.2 Gen 2x2 XHCI Controller (rev 11)
	Region 0: Memory at 98a00000 (64-bit, non-prefetchable) [size=64K]
	00:14.2 RAM memory: Intel Corporation Alder Lake-S PCH Shared SRAM (rev 11)
	Region 0: Memory at 98a1c000 (64-bit, non-prefetchable) [disabled] [size=16K]
	Region 2: Memory at 98a29000 (64-bit, non-prefetchable) [disabled] [size=4K]
	00:15.0 Serial bus controller: Intel Corporation Alder Lake-S PCH Serial IO I2C Controller #0 (rev 11)
	Region 0: Memory at 98a26000 (64-bit, non-prefetchable) [size=4K]
	00:15.1 Serial bus controller: Intel Corporation Alder Lake-S PCH Serial IO I2C Controller #1 (rev 11)
	Region 0: Memory at 98a27000 (64-bit, non-prefetchable) [size=4K]
	00:15.2 Serial bus controller: Intel Corporation Alder Lake-S PCH Serial IO I2C Controller #2 (rev 11)
	Region 0: Memory at 98a28000 (64-bit, non-prefetchable) [size=4K]
	00:16.0 Communication controller: Intel Corporation Alder Lake-S PCH HECI Controller #1 (rev 11)
	Region 0: Memory at 98a25000 (64-bit, non-prefetchable) [size=4K]
	00:17.0 SATA controller: Intel Corporation Alder Lake-S PCH SATA Controller [AHCI Mode] (rev 11)
	Region 0: Memory at 98a20000 (32-bit, non-prefetchable) [size=8K]
	Region 1: Memory at 98a24000 (32-bit, non-prefetchable) [size=256]
	Region 5: Memory at 98a23000 (32-bit, non-prefetchable) [size=2K]
	00:1a.0 PCI bridge: Intel Corporation Device 7ac8 (rev 11)
	00:1b.0 PCI bridge: Intel Corporation Device 7ac0 (rev 11)
	00:1c.0 PCI bridge: Intel Corporation Alder Lake-S PCH PCI Express Root Port #1 (rev 11)
	00:1c.2 PCI bridge: Intel Corporation Device 7aba (rev 11)
	00:1d.0 PCI bridge: Intel Corporation Alder Lake-S PCH PCI Express Root Port #9 (rev 11)
	00:1f.0 ISA bridge: Intel Corporation Z690 Chipset LPC/eSPI Controller (rev 11)
	00:1f.3 Audio device: Intel Corporation Alder Lake-S HD Audio Controller (rev 11)
	Region 0: Memory at 98a18000 (64-bit, non-prefetchable) [size=16K]
	Region 4: Memory at 97100000 (64-bit, non-prefetchable) [size=1M]
	00:1f.4 SMBus: Intel Corporation Alder Lake-S PCH SMBus Controller (rev 11)
	Region 0: Memory at 98a22000 (64-bit, non-prefetchable) [size=256]
	00:1f.5 Serial bus controller: Intel Corporation Alder Lake-S PCH SPI Controller (rev 11)
	Region 0: Memory at 98a2a000 (32-bit, non-prefetchable) [size=4K]
	01:00.0 VGA compatible controller: NVIDIA Corporation GA102 [GeForce RTX 3080] (rev a1)
	Region 0: Memory at 96000000 (32-bit, non-prefetchable) [size=16M]
	Region 1: Memory at 80000000 (64-bit, prefetchable) [size=256M]
	Region 3: Memory at 90000000 (64-bit, prefetchable) [size=32M]
	01:00.1 Audio device: NVIDIA Corporation GA102 High Definition Audio Controller (rev a1)
	Region 0: Memory at 97080000 (32-bit, non-prefetchable) [size=16K]
	02:00.0 Non-Volatile memory controller: Samsung Electronics Co Ltd NVMe SSD Controller PM9A1/PM9A3/980PRO
	Region 0: Memory at 98900000 (64-bit, non-prefetchable) [size=16K]
	03:00.0 Non-Volatile memory controller: Samsung Electronics Co Ltd NVMe SSD Controller SM961/PM961/SM963
	Region 0: Memory at 98800000 (64-bit, non-prefetchable) [size=16K]
	06:00.0 Ethernet controller: Realtek Semiconductor Co., Ltd. RTL8125 2.5GbE Controller (rev 05)
	Region 2: Memory at 98700000 (64-bit, non-prefetchable) [size=64K]
	Region 4: Memory at 98710000 (64-bit, non-prefetchable) [size=16K]
	</PCI_DEVICE>
  <PCI_VID_PID>
	00:00.0 0600: 8086:4660 (rev 02)
	00:01.0 0604: 8086:460d (rev 02)
	00:06.0 0604: 8086:464d (rev 02)
	00:0a.0 1180: 8086:467d (rev 01)
	00:0e.0 0104: 8086:467f
	00:14.0 0c03: 8086:7ae0 (rev 11)
	00:14.2 0500: 8086:7aa7 (rev 11)
	00:15.0 0c80: 8086:7acc (rev 11)
	00:15.1 0c80: 8086:7acd (rev 11)
	00:15.2 0c80: 8086:7ace (rev 11)
	00:16.0 0780: 8086:7ae8 (rev 11)
	00:17.0 0106: 8086:7ae2 (rev 11)
	00:1a.0 0604: 8086:7ac8 (rev 11)
	00:1b.0 0604: 8086:7ac0 (rev 11)
	00:1c.0 0604: 8086:7ab8 (rev 11)
	00:1c.2 0604: 8086:7aba (rev 11)
	00:1d.0 0604: 8086:7ab0 (rev 11)
	00:1f.0 0601: 8086:7a84 (rev 11)
	00:1f.3 0403: 8086:7ad0 (rev 11)
	00:1f.4 0c05: 8086:7aa3 (rev 11)
	00:1f.5 0c80: 8086:7aa4 (rev 11)
	01:00.0 0300: 10de:2206 (rev a1)
	01:00.1 0403: 10de:1aef (rev a1)
	02:00.0 0108: 144d:a80a
	03:00.0 0108: 144d:a804
	06:00.0 0200: 10ec:8125 (rev 05)
	</PCI_VID_PID>
  <WAKE_VECTOR_INFO>
	#define WAKE_VECTOR_32          0x7871E00CUL
	#define WAKE_VECTOR_64          0x7871E018UL
	</WAKE_VECTOR_INFO>
  <RESET_REGISTER_INFO>
	#define RESET_REGISTER_ADDRESS  0xCF9UL
	#define RESET_REGISTER_SPACE_ID SPACE_SYSTEM_IO
	#define RESET_REGISTER_VALUE    0x6U
	</RESET_REGISTER_INFO>
  <PM_INFO>
	#define PM1A_EVT_SPACE_ID       SPACE_SYSTEM_IO
	#define PM1A_EVT_BIT_WIDTH      0x20U
	#define PM1A_EVT_BIT_OFFSET     0x0U
	#define PM1A_EVT_ADDRESS        0x1800UL
	#define PM1A_EVT_ACCESS_SIZE    0x2U
	#define PM1B_EVT_SPACE_ID       SPACE_SYSTEM_IO
	#define PM1B_EVT_BIT_WIDTH      0x0U
	#define PM1B_EVT_BIT_OFFSET     0x0U
	#define PM1B_EVT_ADDRESS        0x0UL
	#define PM1B_EVT_ACCESS_SIZE    0x2U
	#define PM1A_CNT_SPACE_ID       SPACE_SYSTEM_IO
	#define PM1A_CNT_BIT_WIDTH      0x10U
	#define PM1A_CNT_BIT_OFFSET     0x0U
	#define PM1A_CNT_ADDRESS        0x1804UL
	#define PM1A_CNT_ACCESS_SIZE    0x2U
	#define PM1B_CNT_SPACE_ID       SPACE_SYSTEM_IO
	#define PM1B_CNT_BIT_WIDTH      0x0U
	#define PM1B_CNT_BIT_OFFSET     0x0U
	#define PM1B_CNT_ADDRESS        0x0UL
	#define PM1B_CNT_ACCESS_SIZE    0x2U
	</PM_INFO>
  <S3_INFO>
	#define S3_PKG_VAL_PM1A         0x5U
	#define S3_PKG_VAL_PM1B         0U
	#define S3_PKG_RESERVED         0x0U
	</S3_INFO>
  <S5_INFO>
	#define S5_PKG_VAL_PM1A         0x7U
	#define S5_PKG_VAL_PM1B         0U
	#define S5_PKG_RESERVED         0x0U
	</S5_INFO>
  <DRHD_INFO>
	#define DRHD_COUNT              1U

	#define DRHD0_DEV_CNT           0x2U
	#define DRHD0_SEGMENT           0x0U
	#define DRHD0_FLAGS             0x1U
	#define DRHD0_REG_BASE          0xFED91000UL
	#define DRHD0_IGNORE            false
	#define DRHD0_DEVSCOPE0_TYPE    0x3U
	#define DRHD0_DEVSCOPE0_ID      0x2U
	#define DRHD0_DEVSCOPE0_BUS     0x0U
	#define DRHD0_DEVSCOPE0_PATH    0xf7U
	#define DRHD0_DEVSCOPE1_TYPE    0x4U
	#define DRHD0_DEVSCOPE1_ID      0x0U
	#define DRHD0_DEVSCOPE1_BUS     0x0U
	#define DRHD0_DEVSCOPE1_PATH    0xf6U

	</DRHD_INFO>
  <CPU_BRAND>
	"12th Gen Intel(R) Core(TM) i9-12900KF"
	</CPU_BRAND>
  <CX_INFO>
	{{SPACE_FFixedHW, 0x01U, 0x02U, 0x01U, 0x00UL}, 0x01U, 0x01U, 0x00U},	/* C1 */
	{{SPACE_FFixedHW, 0x01U, 0x02U, 0x01U, 0x21UL}, 0x02U, 0x7FU, 0x00U},	/* C2 */
	{{SPACE_FFixedHW, 0x01U, 0x02U, 0x01U, 0x60UL}, 0x03U, 0x418U, 0x00U},	/* C3 */
	</CX_INFO>
  <PX_INFO>
	{0xC81UL, 0x00UL, 0x0AUL, 0x0AUL, 0x003400UL, 0x003400UL},	/* P0 */
	{0xC80UL, 0x00UL, 0x0AUL, 0x0AUL, 0x002000UL, 0x002000UL},	/* P1 */
	{0xBB8UL, 0x00UL, 0x0AUL, 0x0AUL, 0x001E00UL, 0x001E00UL},	/* P2 */
	{0xB54UL, 0x00UL, 0x0AUL, 0x0AUL, 0x001D00UL, 0x001D00UL},	/* P3 */
	{0xA8CUL, 0x00UL, 0x0AUL, 0x0AUL, 0x001B00UL, 0x001B00UL},	/* P4 */
	{0x9C4UL, 0x00UL, 0x0AUL, 0x0AUL, 0x001900UL, 0x001900UL},	/* P5 */
	{0x8FCUL, 0x00UL, 0x0AUL, 0x0AUL, 0x001700UL, 0x001700UL},	/* P6 */
	{0x898UL, 0x00UL, 0x0AUL, 0x0AUL, 0x001600UL, 0x001600UL},	/* P7 */
	{0x7D0UL, 0x00UL, 0x0AUL, 0x0AUL, 0x001400UL, 0x001400UL},	/* P8 */
	{0x708UL, 0x00UL, 0x0AUL, 0x0AUL, 0x001200UL, 0x001200UL},	/* P9 */
	{0x6A4UL, 0x00UL, 0x0AUL, 0x0AUL, 0x001100UL, 0x001100UL},	/* P10 */
	{0x5DCUL, 0x00UL, 0x0AUL, 0x0AUL, 0x000F00UL, 0x000F00UL},	/* P11 */
	{0x514UL, 0x00UL, 0x0AUL, 0x0AUL, 0x000D00UL, 0x000D00UL},	/* P12 */
	{0x44CUL, 0x00UL, 0x0AUL, 0x0AUL, 0x000B00UL, 0x000B00UL},	/* P13 */
	{0x3E8UL, 0x00UL, 0x0AUL, 0x0AUL, 0x000A00UL, 0x000A00UL},	/* P14 */
	{0x320UL, 0x00UL, 0x0AUL, 0x0AUL, 0x000800UL, 0x000800UL},	/* P15 */
	</PX_INFO>
  <MMCFG_BASE_INFO>
	/* PCI mmcfg base of MCFG */
	#define DEFAULT_PCI_MMCFG_BASE   0xc0000000UL
	</MMCFG_BASE_INFO>
  <TPM_INFO>
	/* no TPM device */
	</TPM_INFO>
  <CLOS_INFO>
	rdt resources supported: L2
	rdt resource clos max: 16
	rdt resource mask max: '0x3ff'
	</CLOS_INFO>
  <IOMEM_INFO>
	00000000-00000fff : Reserved
	00001000-0009dfff : System RAM
	0009e000-0009efff : Reserved
	0009f000-0009ffff : System RAM
	000a0000-000fffff : Reserved
	  000a0000-000bffff : PCI Bus 0000:00
	  000e0000-000e3fff : PCI Bus 0000:00
	  000e4000-000e7fff : PCI Bus 0000:00
	  000e8000-000ebfff : PCI Bus 0000:00
	  000ec000-000effff : PCI Bus 0000:00
	  000f0000-000fffff : System ROM
	00100000-60257017 : System RAM
	60257018-6027d457 : System RAM
	6027d458-6273b017 : System RAM
	6273b018-62748857 : System RAM
	62748858-63e94fff : System RAM
	63e95000-63e95fff : Reserved
	63e96000-63e9bfff : System RAM
	63e9c000-63e9cfff : Reserved
	63e9d000-71d83fff : System RAM
	71d84000-71d84fff : Reserved
	71d85000-745b0fff : System RAM
	745b1000-782b0fff : Reserved
	782b1000-78500fff : ACPI Tables
	78501000-7871efff : ACPI Non-volatile Storage
	7871f000-79ffefff : Reserved
	79fff000-79ffffff : System RAM
	7a000000-7dffffff : Reserved
	7ee00000-7fffffff : Reserved
	80000000-bfffffff : PCI Bus 0000:00
	  80000000-91ffffff : PCI Bus 0000:01
	    80000000-8fffffff : 0000:01:00.0
	      80000000-802fffff : BOOTFB
	    90000000-91ffffff : 0000:01:00.0
	  92000000-93ffffff : 0000:00:0e.0
	  94000000-95ffffff : 0000:00:0e.0
	  96000000-970fffff : PCI Bus 0000:01
	    96000000-96ffffff : 0000:01:00.0
	    97080000-97083fff : 0000:01:00.1
	      97080000-97083fff : ICH HD audio
	  97100000-971fffff : 0000:00:1f.3
	    97100000-971fffff : ICH HD audio
	  97200000-972fffff : 0000:00:0e.0
	  97300000-97cfffff : PCI Bus 0000:07
	  97d00000-986fffff : PCI Bus 0000:05
	  98700000-987fffff : PCI Bus 0000:06
	    98700000-9870ffff : 0000:06:00.0
	      98700000-9870ffff : r8169
	    98710000-98713fff : 0000:06:00.0
	  98800000-988fffff : PCI Bus 0000:03
	    98800000-98803fff : 0000:03:00.0
	      98800000-98803fff : nvme
	  98900000-989fffff : PCI Bus 0000:02
	    98900000-98903fff : 0000:02:00.0
	      98900000-98903fff : nvme
	  98a00000-98a0ffff : 0000:00:14.0
	    98a00000-98a0ffff : xhci-hcd
	  98a10000-98a17fff : 0000:00:0a.0
	  98a18000-98a1bfff : 0000:00:1f.3
	    98a18000-98a1bfff : ICH HD audio
	  98a1c000-98a1ffff : 0000:00:14.2
	  98a20000-98a21fff : 0000:00:17.0
	    98a20000-98a21fff : ahci
	  98a22000-98a220ff : 0000:00:1f.4
	  98a23000-98a237ff : 0000:00:17.0
	    98a23000-98a237ff : ahci
	  98a24000-98a240ff : 0000:00:17.0
	    98a24000-98a240ff : ahci
	  98a25000-98a25fff : 0000:00:16.0
	    98a25000-98a25fff : mei_me
	  98a26000-98a26fff : 0000:00:15.0
	    98a26000-98a261ff : lpss_dev
	      98a26000-98a261ff : i2c_designware.0 lpss_dev
	    98a26200-98a262ff : lpss_priv
	    98a26800-98a26fff : idma64.0
	      98a26800-98a26fff : idma64.0 idma64.0
	  98a27000-98a27fff : 0000:00:15.1
	    98a27000-98a271ff : lpss_dev
	      98a27000-98a271ff : i2c_designware.1 lpss_dev
	    98a27200-98a272ff : lpss_priv
	    98a27800-98a27fff : idma64.1
	      98a27800-98a27fff : idma64.1 idma64.1
	  98a28000-98a28fff : 0000:00:15.2
	    98a28000-98a281ff : lpss_dev
	      98a28000-98a281ff : i2c_designware.2 lpss_dev
	    98a28200-98a282ff : lpss_priv
	    98a28800-98a28fff : idma64.2
	      98a28800-98a28fff : idma64.2 idma64.2
	  98a29000-98a29fff : 0000:00:14.2
	  98a2a000-98a2afff : 0000:00:1f.5
	  98b00000-98cfffff : PCI Bus 0000:05
	  98d00000-98efffff : PCI Bus 0000:07
	c0000000-cfffffff : PCI MMCONFIG 0000 [bus 00-ff]
	  c0000000-cfffffff : Reserved
	    c0000000-cfffffff : pnp 00:04
	e0690000-e069ffff : INTC1056:00
	e06a0000-e06affff : INTC1056:00
	e06b0000-e06bffff : INTC1056:00
	e06d0000-e06dffff : INTC1056:00
	e06e0000-e06effff : INTC1056:00
	fe000000-fe010fff : Reserved
	fec00000-fec00fff : Reserved
	  fec00000-fec003ff : IOAPIC 0
	fed00000-fed00fff : Reserved
	  fed00000-fed003ff : HPET 0
	    fed00000-fed003ff : PNP0103:00
	fed20000-fed7ffff : Reserved
	  fed20000-fed7ffff : pnp 00:04
	fed90000-fed93fff : pnp 00:04
	feda0000-feda0fff : pnp 00:04
	feda1000-feda1fff : pnp 00:04
	fedc0000-fedc7fff : pnp 00:04
	fee00000-fee00fff : Local APIC
	  fee00000-fee00fff : Reserved
	ff000000-ffffffff : Reserved
	100000000-47fffffff : System RAM
	  105000000-106202f16 : Kernel code
	  106400000-106a5bfff : Kernel rodata
	  106c00000-106f0c0bf : Kernel data
	  1070d2000-1077fffff : Kernel bss
	</IOMEM_INFO>
  <BLOCK_DEVICE_INFO>
	/dev/sdc1: TYPE="ext4"
	</BLOCK_DEVICE_INFO>
  <TTYS_INFO>
	seri:/dev/ttyS0 type:portio base:0x3F8 irq:4
	</TTYS_INFO>
  <AVAILABLE_IRQ_INFO>
	3, 5, 6, 7, 10, 11, 12, 13, 14, 15
	</AVAILABLE_IRQ_INFO>
  <TOTAL_MEM_INFO>
	16193820 kB
	</TOTAL_MEM_INFO>
  <CPU_PROCESSOR_INFO>
	0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15
	</CPU_PROCESSOR_INFO>
  <MAX_MSIX_TABLE_NUM>
	130
	</MAX_MSIX_TABLE_NUM>
  <processors>
    <model description="12th Gen Intel(R) Core(TM) i9-12900KF">
      <family_id>0x6</family_id>
      <model_id>0x97</model_id>
      <core_type>Core</core_type>
      <native_model_id>0x1</native_model_id>
      <capability id="sse3"/>
      <capability id="pclmulqdq"/>
      <capability id="dtes64"/>
      <capability id="monitor"/>
      <capability id="ds_cpl"/>
      <capability id="vmx"/>
      <capability id="est"/>
      <capability id="tm2"/>
      <capability id="ssse3"/>
      <capability id="sdbg"/>
      <capability id="fma"/>
      <capability id="cmpxchg16b"/>
      <capability id="xtpr"/>
      <capability id="pdcm"/>
      <capability id="pcid"/>
      <capability id="sse4_1"/>
      <capability id="sse4_2"/>
      <capability id="x2apic"/>
      <capability id="movbe"/>
      <capability id="popcnt"/>
      <capability id="tsc_deadline"/>
      <capability id="aes"/>
      <capability id="xsave"/>
      <capability id="avx"/>
      <capability id="f16c"/>
      <capability id="rdrand"/>
      <capability id="fpu"/>
      <capability id="vme"/>
      <capability id="de"/>
      <capability id="pse"/>
      <capability id="tsc"/>
      <capability id="msr"/>
      <capability id="pae"/>
      <capability id="mce"/>
      <capability id="cx8"/>
      <capability id="apic"/>
      <capability id="sep"/>
      <capability id="mtrr"/>
      <capability id="pge"/>
      <capability id="mca"/>
      <capability id="cmov"/>
      <capability id="pat"/>
      <capability id="pse36"/>
      <capability id="clfsh"/>
      <capability id="ds"/>
      <capability id="acpi"/>
      <capability id="mmx"/>
      <capability id="fxsr"/>
      <capability id="sse"/>
      <capability id="sse2"/>
      <capability id="ss"/>
      <capability id="htt"/>
      <capability id="tm"/>
      <capability id="pbe"/>
      <capability id="fsgsbase"/>
      <capability id="ia32_tsc_adjust_msr"/>
      <capability id="bmi1"/>
      <capability id="avx2"/>
      <capability id="fdp_excptn_only"/>
      <capability id="smep"/>
      <capability id="bmi2"/>
      <capability id="erms"/>
      <capability id="invpcid"/>
      <capability id="deprecate_fpu"/>
      <capability id="rdt_a"/>
      <capability id="rdseed"/>
      <capability id="adx"/>
      <capability id="smap"/>
      <capability id="clflushopt"/>
      <capability id="clwb"/>
      <capability id="intel_pt"/>
      <capability id="sha"/>
      <capability id="umip"/>
      <capability id="pku"/>
      <capability id="waitpkg"/>
      <capability id="cet_ss"/>
      <capability id="gfni"/>
      <capability id="vaes"/>
      <capability id="vpclmulqdq"/>
      <capability id="rdpid"/>
      <capability id="kl"/>
      <capability id="movdiri"/>
      <capability id="movdiri64b"/>
      <capability id="pks"/>
      <capability id="fast_short_rep_mov"/>
      <capability id="md_clear"/>
      <capability id="hybrid"/>
      <capability id="cet_ibt"/>
      <capability id="ibrs_ibpb"/>
      <capability id="stibp"/>
      <capability id="l1d_flush"/>
      <capability id="ia32_arch_capabilities"/>
      <capability id="ia32_core_capabilities"/>
      <capability id="ssbd"/>
      <capability id="lahf_sahf_64"/>
      <capability id="lzcnt"/>
      <capability id="prefetchw"/>
      <capability id="syscall_sysret_64"/>
      <capability id="execute_disable"/>
      <capability id="gbyte_pages"/>
      <capability id="rdtscp_ia32_tsc_aux"/>
      <capability id="intel_64"/>
      <capability id="invariant_tsc"/>
      <capability id="fast_string"/>
      <capability id="vmx_pinbased_ctls_irq_exit"/>
      <capability id="ept"/>
      <capability id="apicv"/>
      <capability id="vmx_procbased_ctls_tsc_off"/>
      <capability id="vmx_procbased_ctls_tpr_shadow"/>
      <capability id="vmx_procbased_ctls_io_bitmap"/>
      <capability id="vmx_procbased_ctls_msr_bitmap"/>
      <capability id="vmx_procbased_ctls_hlt"/>
      <capability id="vmx_procbased_ctls_secondary"/>
      <capability id="vmx_exit_ctls_ack_irq"/>
      <capability id="vmx_exit_ctls_save_pat"/>
      <capability id="vmx_exit_ctls_load_pat"/>
      <capability id="vmx_exit_ctls_host_addr64"/>
      <capability id="vmx_entry_ctls_load_pat"/>
      <capability id="vmx_entry_ctls_ia32e_mode"/>
      <capability id="unrestricted_guest"/>
      <capability id="vmx_procbased_ctls2_vapic"/>
      <capability id="vmx_procbased_ctls2_ept"/>
      <capability id="vmx_procbased_ctls2_vpid"/>
      <capability id="vmx_procbased_ctls2_rdtscp"/>
      <capability id="vmx_procbased_ctls2_unrestrict"/>
      <capability id="invept"/>
      <capability id="invvpid"/>
      <capability id="ept_2mb_page"/>
      <capability id="vmx_ept_1gb_page"/>
      <attribute id="cpuid_level">0x20</attribute>
      <attribute id="physical_address_bits">39</attribute>
      <attribute id="linear_address_bits">48</attribute>
    </model>
    <model description="12th Gen Intel(R) Core(TM) i9-12900KF">
      <family_id>0x6</family_id>
      <model_id>0x97</model_id>
      <core_type>Atom</core_type>
      <native_model_id>0x1</native_model_id>
      <capability id="sse3"/>
      <capability id="pclmulqdq"/>
      <capability id="dtes64"/>
      <capability id="monitor"/>
      <capability id="ds_cpl"/>
      <capability id="vmx"/>
      <capability id="est"/>
      <capability id="tm2"/>
      <capability id="ssse3"/>
      <capability id="sdbg"/>
      <capability id="fma"/>
      <capability id="cmpxchg16b"/>
      <capability id="xtpr"/>
      <capability id="pdcm"/>
      <capability id="pcid"/>
      <capability id="sse4_1"/>
      <capability id="sse4_2"/>
      <capability id="x2apic"/>
      <capability id="movbe"/>
      <capability id="popcnt"/>
      <capability id="tsc_deadline"/>
      <capability id="aes"/>
      <capability id="xsave"/>
      <capability id="avx"/>
      <capability id="f16c"/>
      <capability id="rdrand"/>
      <capability id="fpu"/>
      <capability id="vme"/>
      <capability id="de"/>
      <capability id="pse"/>
      <capability id="tsc"/>
      <capability id="msr"/>
      <capability id="pae"/>
      <capability id="mce"/>
      <capability id="cx8"/>
      <capability id="apic"/>
      <capability id="sep"/>
      <capability id="mtrr"/>
      <capability id="pge"/>
      <capability id="mca"/>
      <capability id="cmov"/>
      <capability id="pat"/>
      <capability id="pse36"/>
      <capability id="clfsh"/>
      <capability id="ds"/>
      <capability id="acpi"/>
      <capability id="mmx"/>
      <capability id="fxsr"/>
      <capability id="sse"/>
      <capability id="sse2"/>
      <capability id="ss"/>
      <capability id="htt"/>
      <capability id="tm"/>
      <capability id="pbe"/>
      <capability id="fsgsbase"/>
      <capability id="ia32_tsc_adjust_msr"/>
      <capability id="bmi1"/>
      <capability id="avx2"/>
      <capability id="fdp_excptn_only"/>
      <capability id="smep"/>
      <capability id="bmi2"/>
      <capability id="erms"/>
      <capability id="invpcid"/>
      <capability id="deprecate_fpu"/>
      <capability id="rdt_a"/>
      <capability id="rdseed"/>
      <capability id="adx"/>
      <capability id="smap"/>
      <capability id="clflushopt"/>
      <capability id="clwb"/>
      <capability id="intel_pt"/>
      <capability id="sha"/>
      <capability id="umip"/>
      <capability id="pku"/>
      <capability id="waitpkg"/>
      <capability id="cet_ss"/>
      <capability id="gfni"/>
      <capability id="vaes"/>
      <capability id="vpclmulqdq"/>
      <capability id="rdpid"/>
      <capability id="kl"/>
      <capability id="movdiri"/>
      <capability id="movdiri64b"/>
      <capability id="pks"/>
      <capability id="fast_short_rep_mov"/>
      <capability id="md_clear"/>
      <capability id="hybrid"/>
      <capability id="cet_ibt"/>
      <capability id="ibrs_ibpb"/>
      <capability id="stibp"/>
      <capability id="l1d_flush"/>
      <capability id="ia32_arch_capabilities"/>
      <capability id="ia32_core_capabilities"/>
      <capability id="ssbd"/>
      <capability id="lahf_sahf_64"/>
      <capability id="lzcnt"/>
      <capability id="prefetchw"/>
      <capability id="syscall_sysret_64"/>
      <capability id="execute_disable"/>
      <capability id="gbyte_pages"/>
      <capability id="rdtscp_ia32_tsc_aux"/>
      <capability id="intel_64"/>
      <capability id="invariant_tsc"/>
      <capability id="fast_string"/>
      <capability id="vmx_pinbased_ctls_irq_exit"/>
      <capability id="ept"/>
      <capability id="apicv"/>
      <capability id="vmx_procbased_ctls_tsc_off"/>
      <capability id="vmx_procbased_ctls_tpr_shadow"/>
      <capability id="vmx_procbased_ctls_io_bitmap"/>
      <capability id="vmx_procbased_ctls_msr_bitmap"/>
      <capability id="vmx_procbased_ctls_hlt"/>
      <capability id="vmx_procbased_ctls_secondary"/>
      <capability id="vmx_exit_ctls_ack_irq"/>
      <capability id="vmx_exit_ctls_save_pat"/>
      <capability id="vmx_exit_ctls_load_pat"/>
      <capability id="vmx_exit_ctls_host_addr64"/>
      <capability id="vmx_entry_ctls_load_pat"/>
      <capability id="vmx_entry_ctls_ia32e_mode"/>
      <capability id="unrestricted_guest"/>
      <capability id="vmx_procbased_ctls2_vapic"/>
      <capability id="vmx_procbased_ctls2_ept"/>
      <capability id="vmx_procbased_ctls2_vpid"/>
      <capability id="vmx_procbased_ctls2_rdtscp"/>
      <capability id="vmx_procbased_ctls2_unrestrict"/>
      <capability id="invept"/>
      <capability id="invvpid"/>
      <capability id="ept_2mb_page"/>
      <capability id="vmx_ept_1gb_page"/>
      <attribute id="cpuid_level">0x20</attribute>
      <attribute id="physical_address_bits">39</attribute>
      <attribute id="linear_address_bits">48</attribute>
    </model>
    <die id="0x0">
      <core id="0x0">
        <thread id="0x0">
          <cpu_id>0</cpu_id>
          <apic_id>0x0</apic_id>
          <x2apic_id>0x0</x2apic_id>
          <family_id>0x6</family_id>
          <model_id>0x97</model_id>
          <stepping_id>0x2</stepping_id>
          <core_type>Core</core_type>
          <native_model_id>0x1</native_model_id>
        </thread>
      </core>
      <core id="0x4">
        <thread id="0x8">
          <cpu_id>1</cpu_id>
          <apic_id>0x8</apic_id>
          <x2apic_id>0x8</x2apic_id>
          <family_id>0x6</family_id>
          <model_id>0x97</model_id>
          <stepping_id>0x2</stepping_id>
          <core_type>Core</core_type>
          <native_model_id>0x1</native_model_id>
        </thread>
      </core>
      <core id="0x8">
        <thread id="0x10">
          <cpu_id>2</cpu_id>
          <apic_id>0x10</apic_id>
          <x2apic_id>0x10</x2apic_id>
          <family_id>0x6</family_id>
          <model_id>0x97</model_id>
          <stepping_id>0x2</stepping_id>
          <core_type>Core</core_type>
          <native_model_id>0x1</native_model_id>
        </thread>
      </core>
      <core id="0xc">
        <thread id="0x18">
          <cpu_id>3</cpu_id>
          <apic_id>0x18</apic_id>
          <x2apic_id>0x18</x2apic_id>
          <family_id>0x6</family_id>
          <model_id>0x97</model_id>
          <stepping_id>0x2</stepping_id>
          <core_type>Core</core_type>
          <native_model_id>0x1</native_model_id>
        </thread>
      </core>
      <core id="0x10">
        <thread id="0x20">
          <cpu_id>4</cpu_id>
          <apic_id>0x20</apic_id>
          <x2apic_id>0x20</x2apic_id>
          <family_id>0x6</family_id>
          <model_id>0x97</model_id>
          <stepping_id>0x2</stepping_id>
          <core_type>Core</core_type>
          <native_model_id>0x1</native_model_id>
        </thread>
      </core>
      <core id="0x14">
        <thread id="0x28">
          <cpu_id>5</cpu_id>
          <apic_id>0x28</apic_id>
          <x2apic_id>0x28</x2apic_id>
          <family_id>0x6</family_id>
          <model_id>0x97</model_id>
          <stepping_id>0x2</stepping_id>
          <core_type>Core</core_type>
          <native_model_id>0x1</native_model_id>
        </thread>
      </core>
      <core id="0x18">
        <thread id="0x30">
          <cpu_id>6</cpu_id>
          <apic_id>0x30</apic_id>
          <x2apic_id>0x30</x2apic_id>
          <family_id>0x6</family_id>
          <model_id>0x97</model_id>
          <stepping_id>0x2</stepping_id>
          <core_type>Core</core_type>
          <native_model_id>0x1</native_model_id>
        </thread>
      </core>
      <core id="0x1c">
        <thread id="0x38">
          <cpu_id>7</cpu_id>
          <apic_id>0x38</apic_id>
          <x2apic_id>0x38</x2apic_id>
          <family_id>0x6</family_id>
          <model_id>0x97</model_id>
          <stepping_id>0x2</stepping_id>
          <core_type>Core</core_type>
          <native_model_id>0x1</native_model_id>
        </thread>
      </core>
      <core id="0x20">
        <thread id="0x40">
          <cpu_id>8</cpu_id>
          <apic_id>0x40</apic_id>
          <x2apic_id>0x40</x2apic_id>
          <family_id>0x6</family_id>
          <model_id>0x97</model_id>
          <stepping_id>0x2</stepping_id>
          <core_type>Atom</core_type>
          <native_model_id>0x1</native_model_id>
        </thread>
      </core>
      <core id="0x21">
        <thread id="0x42">
          <cpu_id>9</cpu_id>
          <apic_id>0x42</apic_id>
          <x2apic_id>0x42</x2apic_id>
          <family_id>0x6</family_id>
          <model_id>0x97</model_id>
          <stepping_id>0x2</stepping_id>
          <core_type>Atom</core_type>
          <native_model_id>0x1</native_model_id>
        </thread>
      </core>
      <core id="0x22">
        <thread id="0x44">
          <cpu_id>10</cpu_id>
          <apic_id>0x44</apic_id>
          <x2apic_id>0x44</x2apic_id>
          <family_id>0x6</family_id>
          <model_id>0x97</model_id>
          <stepping_id>0x2</stepping_id>
          <core_type>Atom</core_type>
          <native_model_id>0x1</native_model_id>
        </thread>
      </core>
      <core id="0x23">
        <thread id="0x46">
          <cpu_id>11</cpu_id>
          <apic_id>0x46</apic_id>
          <x2apic_id>0x46</x2apic_id>
          <family_id>0x6</family_id>
          <model_id>0x97</model_id>
          <stepping_id>0x2</stepping_id>
          <core_type>Atom</core_type>
          <native_model_id>0x1</native_model_id>
        </thread>
      </core>
      <core id="0x24">
        <thread id="0x48">
          <cpu_id>12</cpu_id>
          <apic_id>0x48</apic_id>
          <x2apic_id>0x48</x2apic_id>
          <family_id>0x6</family_id>
          <model_id>0x97</model_id>
          <stepping_id>0x2</stepping_id>
          <core_type>Atom</core_type>
          <native_model_id>0x1</native_model_id>
        </thread>
      </core>
      <core id="0x25">
        <thread id="0x4a">
          <cpu_id>13</cpu_id>
          <apic_id>0x4a</apic_id>
          <x2apic_id>0x4a</x2apic_id>
          <family_id>0x6</family_id>
          <model_id>0x97</model_id>
          <stepping_id>0x2</stepping_id>
          <core_type>Atom</core_type>
          <native_model_id>0x1</native_model_id>
        </thread>
      </core>
      <core id="0x26">
        <thread id="0x4c">
          <cpu_id>14</cpu_id>
          <apic_id>0x4c</apic_id>
          <x2apic_id>0x4c</x2apic_id>
          <family_id>0x6</family_id>
          <model_id>0x97</model_id>
          <stepping_id>0x2</stepping_id>
          <core_type>Atom</core_type>
          <native_model_id>0x1</native_model_id>
        </thread>
      </core>
      <core id="0x27">
        <thread id="0x4e">
          <cpu_id>15</cpu_id>
          <apic_id>0x4e</apic_id>
          <x2apic_id>0x4e</x2apic_id>
          <family_id>0x6</family_id>
          <model_id>0x97</model_id>
          <stepping_id>0x2</stepping_id>
          <core_type>Atom</core_type>
          <native_model_id>0x1</native_model_id>
        </thread>
      </core>
    </die>
  </processors>
  <caches>
    <cache level="1" id="0x0" type="1">
      <cache_size>49152</cache_size>
      <line_size>64</line_size>
      <ways>12</ways>
      <sets>64</sets>
      <partitions>1</partitions>
      <self_initializing>1</self_initializing>
      <fully_associative>0</fully_associative>
      <write_back_invalidate>0</write_back_invalidate>
      <cache_inclusiveness>0</cache_inclusiveness>
      <complex_cache_indexing>0</complex_cache_indexing>
      <processors>
        <processor>0x0</processor>
      </processors>
    </cache>
    <cache level="1" id="0x0" type="2">
      <cache_size>32768</cache_size>
      <line_size>64</line_size>
      <ways>8</ways>
      <sets>64</sets>
      <partitions>1</partitions>
      <self_initializing>1</self_initializing>
      <fully_associative>0</fully_associative>
      <write_back_invalidate>0</write_back_invalidate>
      <cache_inclusiveness>0</cache_inclusiveness>
      <complex_cache_indexing>0</complex_cache_indexing>
      <processors>
        <processor>0x0</processor>
      </processors>
    </cache>
    <cache level="1" id="0x4" type="1">
      <cache_size>49152</cache_size>
      <line_size>64</line_size>
      <ways>12</ways>
      <sets>64</sets>
      <partitions>1</partitions>
      <self_initializing>1</self_initializing>
      <fully_associative>0</fully_associative>
      <write_back_invalidate>0</write_back_invalidate>
      <cache_inclusiveness>0</cache_inclusiveness>
      <complex_cache_indexing>0</complex_cache_indexing>
      <processors>
        <processor>0x8</processor>
      </processors>
    </cache>
    <cache level="1" id="0x4" type="2">
      <cache_size>32768</cache_size>
      <line_size>64</line_size>
      <ways>8</ways>
      <sets>64</sets>
      <partitions>1</partitions>
      <self_initializing>1</self_initializing>
      <fully_associative>0</fully_associative>
      <write_back_invalidate>0</write_back_invalidate>
      <cache_inclusiveness>0</cache_inclusiveness>
      <complex_cache_indexing>0</complex_cache_indexing>
      <processors>
        <processor>0x8</processor>
      </processors>
    </cache>
    <cache level="1" id="0x8" type="1">
      <cache_size>49152</cache_size>
      <line_size>64</line_size>
      <ways>12</ways>
      <sets>64</sets>
      <partitions>1</partitions>
      <self_initializing>1</self_initializing>
      <fully_associative>0</fully_associative>
      <write_back_invalidate>0</write_back_invalidate>
      <cache_inclusiveness>0</cache_inclusiveness>
      <complex_cache_indexing>0</complex_cache_indexing>
      <processors>
        <processor>0x10</processor>
      </processors>
    </cache>
    <cache level="1" id="0x8" type="2">
      <cache_size>32768</cache_size>
      <line_size>64</line_size>
      <ways>8</ways>
      <sets>64</sets>
      <partitions>1</partitions>
      <self_initializing>1</self_initializing>
      <fully_associative>0</fully_associative>
      <write_back_invalidate>0</write_back_invalidate>
      <cache_inclusiveness>0</cache_inclusiveness>
      <complex_cache_indexing>0</complex_cache_indexing>
      <processors>
        <processor>0x10</processor>
      </processors>
    </cache>
    <cache level="1" id="0xc" type="1">
      <cache_size>49152</cache_size>
      <line_size>64</line_size>
      <ways>12</ways>
      <sets>64</sets>
      <partitions>1</partitions>
      <self_initializing>1</self_initializing>
      <fully_associative>0</fully_associative>
      <write_back_invalidate>0</write_back_invalidate>
      <cache_inclusiveness>0</cache_inclusiveness>
      <complex_cache_indexing>0</complex_cache_indexing>
      <processors>
        <processor>0x18</processor>
      </processors>
    </cache>
    <cache level="1" id="0xc" type="2">
      <cache_size>32768</cache_size>
      <line_size>64</line_size>
      <ways>8</ways>
      <sets>64</sets>
      <partitions>1</partitions>
      <self_initializing>1</self_initializing>
      <fully_associative>0</fully_associative>
      <write_back_invalidate>0</write_back_invalidate>
      <cache_inclusiveness>0</cache_inclusiveness>
      <complex_cache_indexing>0</complex_cache_indexing>
      <processors>
        <processor>0x18</processor>
      </processors>
    </cache>
    <cache level="1" id="0x10" type="1">
      <cache_size>49152</cache_size>
      <line_size>64</line_size>
      <ways>12</ways>
      <sets>64</sets>
      <partitions>1</partitions>
      <self_initializing>1</self_initializing>
      <fully_associative>0</fully_associative>
      <write_back_invalidate>0</write_back_invalidate>
      <cache_inclusiveness>0</cache_inclusiveness>
      <complex_cache_indexing>0</complex_cache_indexing>
      <processors>
        <processor>0x20</processor>
      </processors>
    </cache>
    <cache level="1" id="0x10" type="2">
      <cache_size>32768</cache_size>
      <line_size>64</line_size>
      <ways>8</ways>
      <sets>64</sets>
      <partitions>1</partitions>
      <self_initializing>1</self_initializing>
      <fully_associative>0</fully_associative>
      <write_back_invalidate>0</write_back_invalidate>
      <cache_inclusiveness>0</cache_inclusiveness>
      <complex_cache_indexing>0</complex_cache_indexing>
      <processors>
        <processor>0x20</processor>
      </processors>
    </cache>
    <cache level="1" id="0x14" type="1">
      <cache_size>49152</cache_size>
      <line_size>64</line_size>
      <ways>12</ways>
      <sets>64</sets>
      <partitions>1</partitions>
      <self_initializing>1</self_initializing>
      <fully_associative>0</fully_associative>
      <write_back_invalidate>0</write_back_invalidate>
      <cache_inclusiveness>0</cache_inclusiveness>
      <complex_cache_indexing>0</complex_cache_indexing>
      <processors>
        <processor>0x28</processor>
      </processors>
    </cache>
    <cache level="1" id="0x14" type="2">
      <cache_size>32768</cache_size>
      <line_size>64</line_size>
      <ways>8</ways>
      <sets>64</sets>
      <partitions>1</partitions>
      <self_initializing>1</self_initializing>
      <fully_associative>0</fully_associative>
      <write_back_invalidate>0</write_back_invalidate>
      <cache_inclusiveness>0</cache_inclusiveness>
      <complex_cache_indexing>0</complex_cache_indexing>
      <processors>
        <processor>0x28</processor>
      </processors>
    </cache>
    <cache level="1" id="0x18" type="1">
      <cache_size>49152</cache_size>
      <line_size>64</line_size>
      <ways>12</ways>
      <sets>64</sets>
      <partitions>1</partitions>
      <self_initializing>1</self_initializing>
      <fully_associative>0</fully_associative>
      <write_back_invalidate>0</write_back_invalidate>
      <cache_inclusiveness>0</cache_inclusiveness>
      <complex_cache_indexing>0</complex_cache_indexing>
      <processors>
        <processor>0x30</processor>
      </processors>
    </cache>
    <cache level="1" id="0x18" type="2">
      <cache_size>32768</cache_size>
      <line_size>64</line_size>
      <ways>8</ways>
      <sets>64</sets>
      <partitions>1</partitions>
      <self_initializing>1</self_initializing>
      <fully_associative>0</fully_associative>
      <write_back_invalidate>0</write_back_invalidate>
      <cache_inclusiveness>0</cache_inclusiveness>
      <complex_cache_indexing>0</complex_cache_indexing>
      <processors>
        <processor>0x30</processor>
      </processors>
    </cache>
    <cache level="1" id="0x1c" type="1">
      <cache_size>49152</cache_size>
      <line_size>64</line_size>
      <ways>12</ways>
      <sets>64</sets>
      <partitions>1</partitions>
      <self_initializing>1</self_initializing>
      <fully_associative>0</fully_associative>
      <write_back_invalidate>0</write_back_invalidate>
      <cache_inclusiveness>0</cache_inclusiveness>
      <complex_cache_indexing>0</complex_cache_indexing>
      <processors>
        <processor>0x38</processor>
      </processors>
    </cache>
    <cache level="1" id="0x1c" type="2">
      <cache_size>32768</cache_size>
      <line_size>64</line_size>
      <ways>8</ways>
      <sets>64</sets>
      <partitions>1</partitions>
      <self_initializing>1</self_initializing>
      <fully_associative>0</fully_associative>
      <write_back_invalidate>0</write_back_invalidate>
      <cache_inclusiveness>0</cache_inclusiveness>
      <complex_cache_indexing>0</complex_cache_indexing>
      <processors>
        <processor>0x38</processor>
      </processors>
    </cache>
    <cache level="1" id="0x20" type="1">
      <cache_size>32768</cache_size>
      <line_size>64</line_size>
      <ways>8</ways>
      <sets>64</sets>
      <partitions>1</partitions>
      <self_initializing>1</self_initializing>
      <fully_associative>0</fully_associative>
      <write_back_invalidate>0</write_back_invalidate>
      <cache_inclusiveness>0</cache_inclusiveness>
      <complex_cache_indexing>0</complex_cache_indexing>
      <processors>
        <processor>0x40</processor>
      </processors>
    </cache>
    <cache level="1" id="0x20" type="2">
      <cache_size>65536</cache_size>
      <line_size>64</line_size>
      <ways>8</ways>
      <sets>128</sets>
      <partitions>1</partitions>
      <self_initializing>1</self_initializing>
      <fully_associative>0</fully_associative>
      <write_back_invalidate>0</write_back_invalidate>
      <cache_inclusiveness>0</cache_inclusiveness>
      <complex_cache_indexing>0</complex_cache_indexing>
      <processors>
        <processor>0x40</processor>
      </processors>
    </cache>
    <cache level="1" id="0x21" type="1">
      <cache_size>32768</cache_size>
      <line_size>64</line_size>
      <ways>8</ways>
      <sets>64</sets>
      <partitions>1</partitions>
      <self_initializing>1</self_initializing>
      <fully_associative>0</fully_associative>
      <write_back_invalidate>0</write_back_invalidate>
      <cache_inclusiveness>0</cache_inclusiveness>
      <complex_cache_indexing>0</complex_cache_indexing>
      <processors>
        <processor>0x42</processor>
      </processors>
    </cache>
    <cache level="1" id="0x21" type="2">
      <cache_size>65536</cache_size>
      <line_size>64</line_size>
      <ways>8</ways>
      <sets>128</sets>
      <partitions>1</partitions>
      <self_initializing>1</self_initializing>
      <fully_associative>0</fully_associative>
      <write_back_invalidate>0</write_back_invalidate>
      <cache_inclusiveness>0</cache_inclusiveness>
      <complex_cache_indexing>0</complex_cache_indexing>
      <processors>
        <processor>0x42</processor>
      </processors>
    </cache>
    <cache level="1" id="0x22" type="1">
      <cache_size>32768</cache_size>
      <line_size>64</line_size>
      <ways>8</ways>
      <sets>64</sets>
      <partitions>1</partitions>
      <self_initializing>1</self_initializing>
      <fully_associative>0</fully_associative>
      <write_back_invalidate>0</write_back_invalidate>
      <cache_inclusiveness>0</cache_inclusiveness>
      <complex_cache_indexing>0</complex_cache_indexing>
      <processors>
        <processor>0x44</processor>
      </processors>
    </cache>
    <cache level="1" id="0x22" type="2">
      <cache_size>65536</cache_size>
      <line_size>64</line_size>
      <ways>8</ways>
      <sets>128</sets>
      <partitions>1</partitions>
      <self_initializing>1</self_initializing>
      <fully_associative>0</fully_associative>
      <write_back_invalidate>0</write_back_invalidate>
      <cache_inclusiveness>0</cache_inclusiveness>
      <complex_cache_indexing>0</complex_cache_indexing>
      <processors>
        <processor>0x44</processor>
      </processors>
    </cache>
    <cache level="1" id="0x23" type="1">
      <cache_size>32768</cache_size>
      <line_size>64</line_size>
      <ways>8</ways>
      <sets>64</sets>
      <partitions>1</partitions>
      <self_initializing>1</self_initializing>
      <fully_associative>0</fully_associative>
      <write_back_invalidate>0</write_back_invalidate>
      <cache_inclusiveness>0</cache_inclusiveness>
      <complex_cache_indexing>0</complex_cache_indexing>
      <processors>
        <processor>0x46</processor>
      </processors>
    </cache>
    <cache level="1" id="0x23" type="2">
      <cache_size>65536</cache_size>
      <line_size>64</line_size>
      <ways>8</ways>
      <sets>128</sets>
      <partitions>1</partitions>
      <self_initializing>1</self_initializing>
      <fully_associative>0</fully_associative>
      <write_back_invalidate>0</write_back_invalidate>
      <cache_inclusiveness>0</cache_inclusiveness>
      <complex_cache_indexing>0</complex_cache_indexing>
      <processors>
        <processor>0x46</processor>
      </processors>
    </cache>
    <cache level="1" id="0x24" type="1">
      <cache_size>32768</cache_size>
      <line_size>64</line_size>
      <ways>8</ways>
      <sets>64</sets>
      <partitions>1</partitions>
      <self_initializing>1</self_initializing>
      <fully_associative>0</fully_associative>
      <write_back_invalidate>0</write_back_invalidate>
      <cache_inclusiveness>0</cache_inclusiveness>
      <complex_cache_indexing>0</complex_cache_indexing>
      <processors>
        <processor>0x48</processor>
      </processors>
    </cache>
    <cache level="1" id="0x24" type="2">
      <cache_size>65536</cache_size>
      <line_size>64</line_size>
      <ways>8</ways>
      <sets>128</sets>
      <partitions>1</partitions>
      <self_initializing>1</self_initializing>
      <fully_associative>0</fully_associative>
      <write_back_invalidate>0</write_back_invalidate>
      <cache_inclusiveness>0</cache_inclusiveness>
      <complex_cache_indexing>0</complex_cache_indexing>
      <processors>
        <processor>0x48</processor>
      </processors>
    </cache>
    <cache level="1" id="0x25" type="1">
      <cache_size>32768</cache_size>
      <line_size>64</line_size>
      <ways>8</ways>
      <sets>64</sets>
      <partitions>1</partitions>
      <self_initializing>1</self_initializing>
      <fully_associative>0</fully_associative>
      <write_back_invalidate>0</write_back_invalidate>
      <cache_inclusiveness>0</cache_inclusiveness>
      <complex_cache_indexing>0</complex_cache_indexing>
      <processors>
        <processor>0x4a</processor>
      </processors>
    </cache>
    <cache level="1" id="0x25" type="2">
      <cache_size>65536</cache_size>
      <line_size>64</line_size>
      <ways>8</ways>
      <sets>128</sets>
      <partitions>1</partitions>
      <self_initializing>1</self_initializing>
      <fully_associative>0</fully_associative>
      <write_back_invalidate>0</write_back_invalidate>
      <cache_inclusiveness>0</cache_inclusiveness>
      <complex_cache_indexing>0</complex_cache_indexing>
      <processors>
        <processor>0x4a</processor>
      </processors>
    </cache>
    <cache level="1" id="0x26" type="1">
      <cache_size>32768</cache_size>
      <line_size>64</line_size>
      <ways>8</ways>
      <sets>64</sets>
      <partitions>1</partitions>
      <self_initializing>1</self_initializing>
      <fully_associative>0</fully_associative>
      <write_back_invalidate>0</write_back_invalidate>
      <cache_inclusiveness>0</cache_inclusiveness>
      <complex_cache_indexing>0</complex_cache_indexing>
      <processors>
        <processor>0x4c</processor>
      </processors>
    </cache>
    <cache level="1" id="0x26" type="2">
      <cache_size>65536</cache_size>
      <line_size>64</line_size>
      <ways>8</ways>
      <sets>128</sets>
      <partitions>1</partitions>
      <self_initializing>1</self_initializing>
      <fully_associative>0</fully_associative>
      <write_back_invalidate>0</write_back_invalidate>
      <cache_inclusiveness>0</cache_inclusiveness>
      <complex_cache_indexing>0</complex_cache_indexing>
      <processors>
        <processor>0x4c</processor>
      </processors>
    </cache>
    <cache level="1" id="0x27" type="1">
      <cache_size>32768</cache_size>
      <line_size>64</line_size>
      <ways>8</ways>
      <sets>64</sets>
      <partitions>1</partitions>
      <self_initializing>1</self_initializing>
      <fully_associative>0</fully_associative>
      <write_back_invalidate>0</write_back_invalidate>
      <cache_inclusiveness>0</cache_inclusiveness>
      <complex_cache_indexing>0</complex_cache_indexing>
      <processors>
        <processor>0x4e</processor>
      </processors>
    </cache>
    <cache level="1" id="0x27" type="2">
      <cache_size>65536</cache_size>
      <line_size>64</line_size>
      <ways>8</ways>
      <sets>128</sets>
      <partitions>1</partitions>
      <self_initializing>1</self_initializing>
      <fully_associative>0</fully_associative>
      <write_back_invalidate>0</write_back_invalidate>
      <cache_inclusiveness>0</cache_inclusiveness>
      <complex_cache_indexing>0</complex_cache_indexing>
      <processors>
        <processor>0x4e</processor>
      </processors>
    </cache>
    <cache level="2" id="0x0" type="3">
      <cache_size>1310720</cache_size>
      <line_size>64</line_size>
      <ways>10</ways>
      <sets>2048</sets>
      <partitions>1</partitions>
      <self_initializing>1</self_initializing>
      <fully_associative>0</fully_associative>
      <write_back_invalidate>0</write_back_invalidate>
      <cache_inclusiveness>0</cache_inclusiveness>
      <complex_cache_indexing>0</complex_cache_indexing>
      <processors>
        <processor>0x0</processor>
      </processors>
      <capability id="CAT">
        <capacity_mask_length>10</capacity_mask_length>
        <clos_number>8</clos_number>
      </capability>
      <capability id="CDP"/>
    </cache>
    <cache level="2" id="0x1" type="3">
      <cache_size>1310720</cache_size>
      <line_size>64</line_size>
      <ways>10</ways>
      <sets>2048</sets>
      <partitions>1</partitions>
      <self_initializing>1</self_initializing>
      <fully_associative>0</fully_associative>
      <write_back_invalidate>0</write_back_invalidate>
      <cache_inclusiveness>0</cache_inclusiveness>
      <complex_cache_indexing>0</complex_cache_indexing>
      <processors>
        <processor>0x8</processor>
      </processors>
      <capability id="CAT">
        <capacity_mask_length>10</capacity_mask_length>
        <clos_number>8</clos_number>
      </capability>
      <capability id="CDP"/>
    </cache>
    <cache level="2" id="0x2" type="3">
      <cache_size>1310720</cache_size>
      <line_size>64</line_size>
      <ways>10</ways>
      <sets>2048</sets>
      <partitions>1</partitions>
      <self_initializing>1</self_initializing>
      <fully_associative>0</fully_associative>
      <write_back_invalidate>0</write_back_invalidate>
      <cache_inclusiveness>0</cache_inclusiveness>
      <complex_cache_indexing>0</complex_cache_indexing>
      <processors>
        <processor>0x10</processor>
      </processors>
      <capability id="CAT">
        <capacity_mask_length>10</capacity_mask_length>
        <clos_number>8</clos_number>
      </capability>
      <capability id="CDP"/>
    </cache>
    <cache level="2" id="0x3" type="3">
      <cache_size>1310720</cache_size>
      <line_size>64</line_size>
      <ways>10</ways>
      <sets>2048</sets>
      <partitions>1</partitions>
      <self_initializing>1</self_initializing>
      <fully_associative>0</fully_associative>
      <write_back_invalidate>0</write_back_invalidate>
      <cache_inclusiveness>0</cache_inclusiveness>
      <complex_cache_indexing>0</complex_cache_indexing>
      <processors>
        <processor>0x18</processor>
      </processors>
      <capability id="CAT">
        <capacity_mask_length>10</capacity_mask_length>
        <clos_number>8</clos_number>
      </capability>
      <capability id="CDP"/>
    </cache>
    <cache level="2" id="0x4" type="3">
      <cache_size>1310720</cache_size>
      <line_size>64</line_size>
      <ways>10</ways>
      <sets>2048</sets>
      <partitions>1</partitions>
      <self_initializing>1</self_initializing>
      <fully_associative>0</fully_associative>
      <write_back_invalidate>0</write_back_invalidate>
      <cache_inclusiveness>0</cache_inclusiveness>
      <complex_cache_indexing>0</complex_cache_indexing>
      <processors>
        <processor>0x20</processor>
      </processors>
      <capability id="CAT">
        <capacity_mask_length>10</capacity_mask_length>
        <clos_number>8</clos_number>
      </capability>
      <capability id="CDP"/>
    </cache>
    <cache level="2" id="0x5" type="3">
      <cache_size>1310720</cache_size>
      <line_size>64</line_size>
      <ways>10</ways>
      <sets>2048</sets>
      <partitions>1</partitions>
      <self_initializing>1</self_initializing>
      <fully_associative>0</fully_associative>
      <write_back_invalidate>0</write_back_invalidate>
      <cache_inclusiveness>0</cache_inclusiveness>
      <complex_cache_indexing>0</complex_cache_indexing>
      <processors>
        <processor>0x28</processor>
      </processors>
      <capability id="CAT">
        <capacity_mask_length>10</capacity_mask_length>
        <clos_number>8</clos_number>
      </capability>
      <capability id="CDP"/>
    </cache>
    <cache level="2" id="0x6" type="3">
      <cache_size>1310720</cache_size>
      <line_size>64</line_size>
      <ways>10</ways>
      <sets>2048</sets>
      <partitions>1</partitions>
      <self_initializing>1</self_initializing>
      <fully_associative>0</fully_associative>
      <write_back_invalidate>0</write_back_invalidate>
      <cache_inclusiveness>0</cache_inclusiveness>
      <complex_cache_indexing>0</complex_cache_indexing>
      <processors>
        <processor>0x30</processor>
      </processors>
      <capability id="CAT">
        <capacity_mask_length>10</capacity_mask_length>
        <clos_number>8</clos_number>
      </capability>
      <capability id="CDP"/>
    </cache>
    <cache level="2" id="0x7" type="3">
      <cache_size>1310720</cache_size>
      <line_size>64</line_size>
      <ways>10</ways>
      <sets>2048</sets>
      <partitions>1</partitions>
      <self_initializing>1</self_initializing>
      <fully_associative>0</fully_associative>
      <write_back_invalidate>0</write_back_invalidate>
      <cache_inclusiveness>0</cache_inclusiveness>
      <complex_cache_indexing>0</complex_cache_indexing>
      <processors>
        <processor>0x38</processor>
      </processors>
      <capability id="CAT">
        <capacity_mask_length>10</capacity_mask_length>
        <clos_number>8</clos_number>
      </capability>
      <capability id="CDP"/>
    </cache>
    <cache level="2" id="0x8" type="3">
      <cache_size>2097152</cache_size>
      <line_size>64</line_size>
      <ways>16</ways>
      <sets>2048</sets>
      <partitions>1</partitions>
      <self_initializing>1</self_initializing>
      <fully_associative>0</fully_associative>
      <write_back_invalidate>0</write_back_invalidate>
      <cache_inclusiveness>0</cache_inclusiveness>
      <complex_cache_indexing>0</complex_cache_indexing>
      <processors>
        <processor>0x40</processor>
        <processor>0x42</processor>
        <processor>0x44</processor>
        <processor>0x46</processor>
      </processors>
      <capability id="CAT">
        <capacity_mask_length>16</capacity_mask_length>
        <clos_number>16</clos_number>
      </capability>
      <capability id="CDP"/>
    </cache>
    <cache level="2" id="0x9" type="3">
      <cache_size>2097152</cache_size>
      <line_size>64</line_size>
      <ways>16</ways>
      <sets>2048</sets>
      <partitions>1</partitions>
      <self_initializing>1</self_initializing>
      <fully_associative>0</fully_associative>
      <write_back_invalidate>0</write_back_invalidate>
      <cache_inclusiveness>0</cache_inclusiveness>
      <complex_cache_indexing>0</complex_cache_indexing>
      <processors>
        <processor>0x48</processor>
        <processor>0x4a</processor>
        <processor>0x4c</processor>
        <processor>0x4e</processor>
      </processors>
      <capability id="CAT">
        <capacity_mask_length>16</capacity_mask_length>
        <clos_number>16</clos_number>
      </capability>
      <capability id="CDP"/>
    </cache>
    <cache level="3" id="0x0" type="3">
      <cache_size>31457280</cache_size>
      <line_size>64</line_size>
      <ways>12</ways>
      <sets>40960</sets>
      <partitions>1</partitions>
      <self_initializing>1</self_initializing>
      <fully_associative>0</fully_associative>
      <write_back_invalidate>0</write_back_invalidate>
      <cache_inclusiveness>0</cache_inclusiveness>
      <complex_cache_indexing>1</complex_cache_indexing>
      <processors>
        <processor>0x0</processor>
        <processor>0x8</processor>
        <processor>0x10</processor>
        <processor>0x18</processor>
        <processor>0x20</processor>
        <processor>0x28</processor>
        <processor>0x30</processor>
        <processor>0x38</processor>
        <processor>0x40</processor>
        <processor>0x42</processor>
        <processor>0x44</processor>
        <processor>0x46</processor>
        <processor>0x48</processor>
        <processor>0x4a</processor>
        <processor>0x4c</processor>
        <processor>0x4e</processor>
      </processors>
    </cache>
  </caches>
  <memory>
    <range start="0x0000000000000000" end="0x000000000009dfff" size="647168"/>
    <range start="0x000000000009f000" end="0x000000000009ffff" size="4096"/>
    <range start="0x0000000000100000" end="0x0000000063e94fff" size="1675186176"/>
    <range start="0x0000000063e96000" end="0x0000000063e9bfff" size="24576"/>
    <range start="0x0000000063e9d000" end="0x00000000745b0fff" size="275857408"/>
    <range start="0x0000000079fff000" end="0x0000000079ffffff" size="4096"/>
    <range start="0x0000000100000000" end="0x000000047fffffff" size="15032385536"/>
  </memory>
  <ioapics>
    <ioapic id="0x2">
      <address>0xfec00000</address>
      <gsi_base>0x0</gsi_base>
      <gsi_number>120</gsi_number>
    </ioapic>
  </ioapics>
  <devices>
    <bus type="pci" address="0x0" id="0x4660" description="Host bridge: Intel Corporation 12th Gen Core Processor Host Bridge/DRAM Registers">
      <vendor>0x8086</vendor>
      <identifier>0x4660</identifier>
      <subsystem_vendor>0x1043</subsystem_vendor>
      <subsystem_identifier>0x8694</subsystem_identifier>
      <class>0x060000</class>
      <resource type="memory" min="0xa0000" max="0xbffff" len="0x20000"/>
      <resource type="memory" min="0xe0000" max="0xe3fff" len="0x4000"/>
      <resource type="memory" min="0xe4000" max="0xe7fff" len="0x4000"/>
      <resource type="memory" min="0xe8000" max="0xebfff" len="0x4000"/>
      <resource type="memory" min="0xec000" max="0xeffff" len="0x4000"/>
      <resource type="memory" min="0x80000000" max="0xbfffffff" len="0x40000000"/>
      <device address="0x10000" id="0x460d" description="00:01.0 PCI bridge: Intel Corporation 12th Gen Core Processor PCI Express x16 Controller #1">
        <vendor>0x8086</vendor>
        <identifier>0x460d</identifier>
        <class>0x060400</class>
        <resource type="interrupt_pin" pin="INTA#"/>
        <resource type="io_port" min="0x6000" max="0x6fff" len="0x1000"/>
        <resource type="memory" min="0x96000000" max="0x970fffff" len="0x1100000"/>
        <capability id="PCI Express"/>
        <capability id="MSI">
          <count>1</count>
          <capability id="64-bit address"/>
        </capability>
        <capability id="Subsystem ID and Subsystem Vendor ID"/>
        <capability id="Power Management"/>
        <capability id="Advanced Error Reporting"/>
        <capability id="ACS"/>
        <capability id="TPM"/>
        <capability id="DPC"/>
        <capability id="Secondary PCI Express"/>
        <capability id="Data Link Feature"/>
        <capability id="Physical Layer 16.0 GT/s"/>
        <capability id="Lane Margining at the Receiver"/>
        <capability id="Physical Layer 32.0 GT/s"/>
        <capability id="Alternate Protocol"/>
        <bus type="pci" address="0x1">
          <device address="0x0" id="0x2206" description="01:00.0 VGA compatible controller: NVIDIA Corporation GA102 [GeForce RTX 3080]">
            <vendor>0x10de</vendor>
            <identifier>0x2206</identifier>
            <subsystem_vendor>0x1462</subsystem_vendor>
            <subsystem_identifier>0x3892</subsystem_identifier>
            <class>0x030000</class>
            <resource type="interrupt_pin" pin="INTA#"/>
            <resource type="io_port" min="0x6000" max="0x607f" len="0x80" id="bar5"/>
            <resource type="memory" min="0x80000000" max="0x8fffffff" len="0x10000000" id="bar1" width="64" prefetchable="1"/>
            <resource type="memory" min="0x90000000" max="0x91ffffff" len="0x2000000" id="bar3" width="64" prefetchable="1"/>
            <resource type="memory" min="0x96000000" max="0x96ffffff" len="0x1000000" id="bar0" width="32" prefetchable="0"/>
            <capability id="Power Management"/>
            <capability id="MSI">
              <count>1</count>
              <capability id="64-bit address"/>
            </capability>
            <capability id="PCI Express"/>
            <capability id="Vendor-Specific"/>
            <capability id="Virtual Channel"/>
            <capability id="LTR"/>
            <capability id="L1 PM Substates"/>
            <capability id="Power Budgeting"/>
            <capability id="Advanced Error Reporting"/>
            <capability id="Vendor-Specific Extended"/>
            <capability id="Secondary PCI Express"/>
            <capability id="Resizable BAR"/>
            <capability id="Physical Layer 16.0 GT/s"/>
            <capability id="Lane Margining at the Receiver"/>
            <capability id="Data Link Feature"/>
          </device>
          <device address="0x1" id="0x1aef" description="01:00.1 Audio device: NVIDIA Corporation GA102 High Definition Audio Controller">
            <vendor>0x10de</vendor>
            <identifier>0x1aef</identifier>
            <subsystem_vendor>0x1462</subsystem_vendor>
            <subsystem_identifier>0x3892</subsystem_identifier>
            <class>0x040300</class>
            <resource type="interrupt_pin" pin="INTB#"/>
            <resource type="memory" min="0x97080000" max="0x97083fff" len="0x4000" id="bar0" width="32" prefetchable="0"/>
            <capability id="Power Management"/>
            <capability id="MSI">
              <count>1</count>
              <capability id="64-bit address"/>
            </capability>
            <capability id="PCI Express"/>
            <capability id="Advanced Error Reporting"/>
            <capability id="Data Link Feature"/>
          </device>
        </bus>
      </device>
      <device address="0x60000" id="0x464d" description="00:06.0 PCI bridge: Intel Corporation 12th Gen Core Processor PCI Express x4 Controller #0">
        <vendor>0x8086</vendor>
        <identifier>0x464d</identifier>
        <class>0x060400</class>
        <resource type="interrupt_pin" pin="INTD#"/>
        <resource type="memory" min="0x98900000" max="0x989fffff" len="0x100000"/>
        <capability id="PCI Express"/>
        <capability id="MSI">
          <count>1</count>
        </capability>
        <capability id="Subsystem ID and Subsystem Vendor ID"/>
        <capability id="Power Management"/>
        <capability id="Advanced Error Reporting"/>
        <capability id="ACS"/>
        <capability id="TPM"/>
        <capability id="Virtual Channel"/>
        <capability id="DPC"/>
        <capability id="Secondary PCI Express"/>
        <capability id="Data Link Feature"/>
        <capability id="Physical Layer 16.0 GT/s"/>
        <capability id="Lane Margining at the Receiver"/>
        <bus type="pci" address="0x2">
          <device address="0x0" id="0xa80a" description="02:00.0 Non-Volatile memory controller: Samsung Electronics Co Ltd NVMe SSD Controller PM9A1/PM9A3/980PRO">
            <vendor>0x144d</vendor>
            <identifier>0xa80a</identifier>
            <subsystem_vendor>0x144d</subsystem_vendor>
            <subsystem_identifier>0xa801</subsystem_identifier>
            <class>0x010802</class>
            <resource type="interrupt_pin" pin="INTA#"/>
            <resource type="memory" min="0x98900000" max="0x98903fff" len="0x4000" id="bar0" width="64" prefetchable="0"/>
            <capability id="Power Management"/>
            <capability id="MSI">
              <count>32</count>
              <capability id="multiple-message"/>
              <capability id="64-bit address"/>
            </capability>
            <capability id="PCI Express"/>
            <capability id="MSI-X">
              <table_size>130</table_size>
              <table_bir>1</table_bir>
              <table_offset>0x0</table_offset>
              <pba_bir>1</pba_bir>
              <pba_offset>0x0</pba_offset>
            </capability>
            <capability id="Advanced Error Reporting"/>
            <capability id="ARI"/>
            <capability id="Secondary PCI Express"/>
            <capability id="Physical Layer 16.0 GT/s"/>
            <capability id="Lane Margining at the Receiver"/>
            <capability id="LTR"/>
            <capability id="L1 PM Substates"/>
            <capability id="Data Link Feature"/>
          </device>
        </bus>
      </device>
      <device address="0xa0000" id="0x467d" description="00:0a.0 Signal processing controller: Intel Corporation Platform Monitoring Technology">
        <vendor>0x8086</vendor>
        <identifier>0x467d</identifier>
        <subsystem_vendor>0x1043</subsystem_vendor>
        <subsystem_identifier>0x8694</subsystem_identifier>
        <class>0x118000</class>
        <resource type="memory" min="0x98a10000" max="0x98a17fff" len="0x8000" id="bar0" width="64" prefetchable="0"/>
        <capability id="PCI Express"/>
        <capability id="Power Management"/>
        <capability id="Designated Vendor-Specific"/>
        <capability id="Designated Vendor-Specific"/>
        <capability id="Designated Vendor-Specific"/>
      </device>
      <device address="0xe0000" id="0x467f" description="00:0e.0 RAID bus controller: Intel Corporation Volume Management Device NVMe RAID Controller">
        <vendor>0x8086</vendor>
        <identifier>0x467f</identifier>
        <subsystem_vendor>0x1043</subsystem_vendor>
        <subsystem_identifier>0x8694</subsystem_identifier>
        <class>0x010400</class>
        <resource type="memory" min="0x92000000" max="0x93ffffff" len="0x2000000" id="bar2" width="32" prefetchable="0"/>
        <resource type="memory" min="0x94000000" max="0x95ffffff" len="0x2000000" id="bar0" width="64" prefetchable="0"/>
        <resource type="memory" min="0x97200000" max="0x972fffff" len="0x100000" id="bar4" width="64" prefetchable="0"/>
        <capability id="MSI-X">
          <table_size>19</table_size>
          <table_bir>0</table_bir>
          <table_offset>0x10040000</table_offset>
          <pba_bir>0</pba_bir>
          <pba_offset>0x0</pba_offset>
        </capability>
        <capability id="PCI Express"/>
        <capability id="Power Management"/>
      </device>
      <device address="0x140000" id="0x7ae0" description="00:14.0 USB controller: Intel Corporation Alder Lake-S PCH USB 3.2 Gen 2x2 XHCI Controller">
        <vendor>0x8086</vendor>
        <identifier>0x7ae0</identifier>
        <subsystem_vendor>0x1043</subsystem_vendor>
        <subsystem_identifier>0x8694</subsystem_identifier>
        <class>0x0c0330</class>
        <resource type="interrupt_pin" pin="INTA#"/>
        <resource type="memory" min="0x98a00000" max="0x98a0ffff" len="0x10000" id="bar0" width="64" prefetchable="0"/>
        <capability id="Power Management"/>
        <capability id="MSI">
          <count>8</count>
          <capability id="multiple-message"/>
          <capability id="64-bit address"/>
        </capability>
        <capability id="Vendor-Specific"/>
        <capability id="Vendor-Specific"/>
      </device>
      <device address="0x140002" id="0x7aa7" description="00:14.2 RAM memory: Intel Corporation Alder Lake-S PCH Shared SRAM">
        <vendor>0x8086</vendor>
        <identifier>0x7aa7</identifier>
        <subsystem_vendor>0x1043</subsystem_vendor>
        <subsystem_identifier>0x8694</subsystem_identifier>
        <class>0x050000</class>
        <resource type="memory" min="0x98a1c000" max="0x98a1ffff" len="0x4000" id="bar0" width="64" prefetchable="0"/>
        <resource type="memory" min="0x98a29000" max="0x98a29fff" len="0x1000" id="bar2" width="64" prefetchable="0"/>
        <capability id="Power Management"/>
      </device>
      <device address="0x150000" id="0x7acc" description="00:15.0 Serial bus controller: Intel Corporation Alder Lake-S PCH Serial IO I2C Controller #0">
        <vendor>0x8086</vendor>
        <identifier>0x7acc</identifier>
        <subsystem_vendor>0x1043</subsystem_vendor>
        <subsystem_identifier>0x8694</subsystem_identifier>
        <class>0x0c8000</class>
        <resource type="interrupt_pin" pin="INTA#"/>
        <resource type="memory" min="0x98a26000" max="0x98a26fff" len="0x1000" id="bar0" width="64" prefetchable="0"/>
        <capability id="Power Management"/>
        <capability id="Vendor-Specific"/>
      </device>
      <device address="0x150001" id="0x7acd" description="00:15.1 Serial bus controller: Intel Corporation Alder Lake-S PCH Serial IO I2C Controller #1">
        <vendor>0x8086</vendor>
        <identifier>0x7acd</identifier>
        <subsystem_vendor>0x1043</subsystem_vendor>
        <subsystem_identifier>0x8694</subsystem_identifier>
        <class>0x0c8000</class>
        <resource type="interrupt_pin" pin="INTB#"/>
        <resource type="memory" min="0x98a27000" max="0x98a27fff" len="0x1000" id="bar0" width="64" prefetchable="0"/>
        <capability id="Power Management"/>
        <capability id="Vendor-Specific"/>
      </device>
      <device address="0x150002" id="0x7ace" description="00:15.2 Serial bus controller: Intel Corporation Alder Lake-S PCH Serial IO I2C Controller #2">
        <vendor>0x8086</vendor>
        <identifier>0x7ace</identifier>
        <subsystem_vendor>0x1043</subsystem_vendor>
        <subsystem_identifier>0x8694</subsystem_identifier>
        <class>0x0c8000</class>
        <resource type="interrupt_pin" pin="INTC#"/>
        <resource type="memory" min="0x98a28000" max="0x98a28fff" len="0x1000" id="bar0" width="64" prefetchable="0"/>
        <capability id="Power Management"/>
        <capability id="Vendor-Specific"/>
      </device>
      <device address="0x160000" id="0x7ae8" description="00:16.0 Communication controller: Intel Corporation Alder Lake-S PCH HECI Controller #1">
        <vendor>0x8086</vendor>
        <identifier>0x7ae8</identifier>
        <subsystem_vendor>0x1043</subsystem_vendor>
        <subsystem_identifier>0x8694</subsystem_identifier>
        <class>0x078000</class>
        <resource type="interrupt_pin" pin="INTA#"/>
        <resource type="memory" min="0x98a25000" max="0x98a25fff" len="0x1000" id="bar0" width="64" prefetchable="0"/>
        <capability id="Power Management"/>
        <capability id="MSI">
          <count>1</count>
          <capability id="64-bit address"/>
        </capability>
        <capability id="Vendor-Specific"/>
      </device>
      <device address="0x170000" id="0x7ae2" description="00:17.0 SATA controller: Intel Corporation Alder Lake-S PCH SATA Controller [AHCI Mode]">
        <vendor>0x8086</vendor>
        <identifier>0x7ae2</identifier>
        <subsystem_vendor>0x1043</subsystem_vendor>
        <subsystem_identifier>0x8694</subsystem_identifier>
        <class>0x010601</class>
        <resource type="interrupt_pin" pin="INTA#"/>
        <resource type="io_port" min="0x7020" max="0x703f" len="0x20" id="bar4"/>
        <resource type="io_port" min="0x7040" max="0x7043" len="0x4" id="bar3"/>
        <resource type="io_port" min="0x7050" max="0x7057" len="0x8" id="bar2"/>
        <resource type="memory" min="0x98a20000" max="0x98a21fff" len="0x2000" id="bar0" width="32" prefetchable="0"/>
        <resource type="memory" min="0x98a23000" max="0x98a237ff" len="0x800" id="bar5" width="32" prefetchable="0"/>
        <resource type="memory" min="0x98a24000" max="0x98a240ff" len="0x100" id="bar1" width="32" prefetchable="0"/>
        <capability id="MSI">
          <count>1</count>
        </capability>
        <capability id="Power Management"/>
        <capability id="Reserved (0x12)"/>
      </device>
      <device address="0x1a0000" id="0x7ac8" description="00:1a.0 PCI bridge: Intel Corporation">
        <vendor>0x8086</vendor>
        <identifier>0x7ac8</identifier>
        <class>0x060400</class>
        <resource type="interrupt_pin" pin="INTA#"/>
        <resource type="memory" min="0x98800000" max="0x988fffff" len="0x100000"/>
        <capability id="PCI Express"/>
        <capability id="MSI">
          <count>1</count>
          <capability id="64-bit address"/>
        </capability>
        <capability id="Subsystem ID and Subsystem Vendor ID"/>
        <capability id="Power Management"/>
        <capability id="Advanced Error Reporting"/>
        <capability id="ACS"/>
        <capability id="TPM"/>
        <capability id="DPC"/>
        <capability id="Secondary PCI Express"/>
        <capability id="Data Link Feature"/>
        <capability id="Physical Layer 16.0 GT/s"/>
        <capability id="Lane Margining at the Receiver"/>
        <bus type="pci" address="0x3">
          <device address="0x0" id="0xa804" description="03:00.0 Non-Volatile memory controller: Samsung Electronics Co Ltd NVMe SSD Controller SM961/PM961/SM963">
            <vendor>0x144d</vendor>
            <identifier>0xa804</identifier>
            <subsystem_vendor>0x144d</subsystem_vendor>
            <subsystem_identifier>0xa801</subsystem_identifier>
            <class>0x010802</class>
            <resource type="interrupt_pin" pin="INTA#"/>
            <resource type="memory" min="0x98800000" max="0x98803fff" len="0x4000" id="bar0" width="64" prefetchable="0"/>
            <capability id="Power Management"/>
            <capability id="MSI">
              <count>32</count>
              <capability id="multiple-message"/>
              <capability id="64-bit address"/>
            </capability>
            <capability id="PCI Express"/>
            <capability id="MSI-X">
              <table_size>8</table_size>
              <table_bir>1</table_bir>
              <table_offset>0x0</table_offset>
              <pba_bir>1</pba_bir>
              <pba_offset>0x0</pba_offset>
            </capability>
            <capability id="Advanced Error Reporting"/>
            <capability id="Device Serial Number"/>
            <capability id="Power Budgeting"/>
            <capability id="Secondary PCI Express"/>
            <capability id="LTR"/>
            <capability id="L1 PM Substates"/>
          </device>
        </bus>
      </device>
      <device address="0x1b0000" id="0x7ac0" description="00:1b.0 PCI bridge: Intel Corporation">
        <vendor>0x8086</vendor>
        <identifier>0x7ac0</identifier>
        <class>0x060400</class>
        <capability id="PCI Express"/>
        <capability id="MSI">
          <count>1</count>
          <capability id="64-bit address"/>
        </capability>
        <capability id="Subsystem ID and Subsystem Vendor ID"/>
        <capability id="Power Management"/>
        <bus type="pci" address="0x4"/>
      </device>
      <device address="0x1c0000" id="0x7ab8" description="00:1c.0 PCI bridge: Intel Corporation Alder Lake-S PCH PCI Express Root Port #1">
        <vendor>0x8086</vendor>
        <identifier>0x7ab8</identifier>
        <class>0x060400</class>
        <resource type="io_port" min="0x5000" max="0x5fff" len="0x1000"/>
        <resource type="memory" min="0x97d00000" max="0x986fffff" len="0xa00000"/>
        <capability id="PCI Express"/>
        <capability id="MSI">
          <count>1</count>
          <capability id="64-bit address"/>
        </capability>
        <capability id="Subsystem ID and Subsystem Vendor ID"/>
        <capability id="Power Management"/>
        <bus type="pci" address="0x5"/>
      </device>
      <device address="0x1c0002" id="0x7aba" description="00:1c.2 PCI bridge: Intel Corporation">
        <vendor>0x8086</vendor>
        <identifier>0x7aba</identifier>
        <class>0x060400</class>
        <resource type="interrupt_pin" pin="INTC#"/>
        <resource type="io_port" min="0x4000" max="0x4fff" len="0x1000"/>
        <resource type="memory" min="0x98700000" max="0x987fffff" len="0x100000"/>
        <capability id="PCI Express"/>
        <capability id="MSI">
          <count>1</count>
          <capability id="64-bit address"/>
        </capability>
        <capability id="Subsystem ID and Subsystem Vendor ID"/>
        <capability id="Power Management"/>
        <capability id="Advanced Error Reporting"/>
        <capability id="ACS"/>
        <capability id="TPM"/>
        <capability id="DPC"/>
        <capability id="Secondary PCI Express"/>
        <capability id="Data Link Feature"/>
        <bus type="pci" address="0x6">
          <device address="0x0" id="0x8125" description="06:00.0 Ethernet controller: Realtek Semiconductor Co., Ltd. RTL8125 2.5GbE Controller">
            <vendor>0x10ec</vendor>
            <identifier>0x8125</identifier>
            <subsystem_vendor>0x1043</subsystem_vendor>
            <subsystem_identifier>0x87d7</subsystem_identifier>
            <class>0x020000</class>
            <resource type="interrupt_pin" pin="INTA#"/>
            <resource type="io_port" min="0x4000" max="0x40ff" len="0x100" id="bar0"/>
            <resource type="memory" min="0x98700000" max="0x9870ffff" len="0x10000" id="bar2" width="64" prefetchable="0"/>
            <resource type="memory" min="0x98710000" max="0x98713fff" len="0x4000" id="bar4" width="64" prefetchable="0"/>
            <capability id="Power Management"/>
            <capability id="MSI">
              <count>1</count>
              <capability id="64-bit address"/>
              <capability id="per-vector masking"/>
            </capability>
            <capability id="PCI Express"/>
            <capability id="MSI-X">
              <table_size>32</table_size>
              <table_bir>1</table_bir>
              <table_offset>0x8040000</table_offset>
              <pba_bir>0</pba_bir>
              <pba_offset>0x0</pba_offset>
            </capability>
            <capability id="VPD"/>
            <capability id="Advanced Error Reporting"/>
            <capability id="Virtual Channel"/>
            <capability id="Device Serial Number"/>
            <capability id="TPH Requester"/>
            <capability id="LTR"/>
            <capability id="L1 PM Substates"/>
            <capability id="Vendor-Specific Extended"/>
          </device>
        </bus>
      </device>
      <device address="0x1d0000" id="0x7ab0" description="00:1d.0 PCI bridge: Intel Corporation Alder Lake-S PCH PCI Express Root Port #9">
        <vendor>0x8086</vendor>
        <identifier>0x7ab0</identifier>
        <class>0x060400</class>
        <resource type="io_port" min="0x3000" max="0x3fff" len="0x1000"/>
        <resource type="memory" min="0x97300000" max="0x97cfffff" len="0xa00000"/>
        <capability id="PCI Express"/>
        <capability id="MSI">
          <count>1</count>
          <capability id="64-bit address"/>
        </capability>
        <capability id="Subsystem ID and Subsystem Vendor ID"/>
        <capability id="Power Management"/>
        <bus type="pci" address="0x7"/>
      </device>
      <device address="0x1f0000" id="0x7a84" description="00:1f.0 ISA bridge: Intel Corporation Z690 Chipset LPC/eSPI Controller">
        <vendor>0x8086</vendor>
        <identifier>0x7a84</identifier>
        <subsystem_vendor>0x1043</subsystem_vendor>
        <subsystem_identifier>0x8694</subsystem_identifier>
        <class>0x060100</class>
      </device>
      <device address="0x1f0003" id="0x7ad0" description="00:1f.3 Audio device: Intel Corporation Alder Lake-S HD Audio Controller">
        <vendor>0x8086</vendor>
        <identifier>0x7ad0</identifier>
        <subsystem_vendor>0x1043</subsystem_vendor>
        <subsystem_identifier>0x8814</subsystem_identifier>
        <class>0x040300</class>
        <resource type="interrupt_pin" pin="INTA#"/>
        <resource type="memory" min="0x97100000" max="0x971fffff" len="0x100000" id="bar4" width="64" prefetchable="0"/>
        <resource type="memory" min="0x98a18000" max="0x98a1bfff" len="0x4000" id="bar0" width="64" prefetchable="0"/>
        <capability id="Power Management"/>
        <capability id="Vendor-Specific"/>
        <capability id="MSI">
          <count>1</count>
          <capability id="64-bit address"/>
        </capability>
      </device>
      <device address="0x1f0004" id="0x7aa3" description="00:1f.4 SMBus: Intel Corporation Alder Lake-S PCH SMBus Controller">
        <vendor>0x8086</vendor>
        <identifier>0x7aa3</identifier>
        <subsystem_vendor>0x1043</subsystem_vendor>
        <subsystem_identifier>0x8694</subsystem_identifier>
        <class>0x0c0500</class>
        <resource type="interrupt_pin" pin="INTC#"/>
        <resource type="io_port" min="0xefa0" max="0xefbf" len="0x20" id="bar4"/>
        <resource type="memory" min="0x98a22000" max="0x98a220ff" len="0x100" id="bar0" width="64" prefetchable="0"/>
      </device>
      <device address="0x1f0005" id="0x7aa4" description="00:1f.5 Serial bus controller: Intel Corporation Alder Lake-S PCH SPI Controller">
        <vendor>0x8086</vendor>
        <identifier>0x7aa4</identifier>
        <subsystem_vendor>0x1043</subsystem_vendor>
        <subsystem_identifier>0x8694</subsystem_identifier>
        <class>0x0c8000</class>
        <resource type="memory" min="0x98a2a000" max="0x98a2afff" len="0x1000" id="bar0" width="32" prefetchable="0"/>
      </device>
    </bus>
  </devices>
  <device-classes>
    <inputs>
      <input>
        <name>Sleep Button</name>
        <phys>PNP0C0E/button/input0</phys>
      </input>
      <input>
        <name>Power Button</name>
        <phys>PNP0C0C/button/input0</phys>
      </input>
      <input>
        <name>Power Button</name>
        <phys>LNXPWRBN/button/input0</phys>
      </input>
      <input>
        <name>Razer Razer Lancehead Tournament Edition</name>
        <phys>usb-0000:00:14.0-10/input0</phys>
      </input>
      <input>
        <name>Razer Razer Lancehead Tournament Edition Keyboard</name>
        <phys>usb-0000:00:14.0-10/input1</phys>
      </input>
      <input>
        <name>Razer Razer Lancehead Tournament Edition Consumer Control</name>
        <phys>usb-0000:00:14.0-10/input1</phys>
      </input>
      <input>
        <name>Razer Razer Lancehead Tournament Edition System Control</name>
        <phys>usb-0000:00:14.0-10/input1</phys>
      </input>
      <input>
        <name>Razer Razer Lancehead Tournament Edition</name>
        <phys>usb-0000:00:14.0-10/input1</phys>
      </input>
      <input>
        <name>Razer Razer Lancehead Tournament Edition</name>
        <phys>usb-0000:00:14.0-10/input2</phys>
      </input>
      <input>
        <name>SINO WEALTH Rapoo Gaming Keyboard</name>
        <phys>usb-0000:00:14.0-11/input0</phys>
      </input>
      <input>
        <name>SINO WEALTH Rapoo Gaming Keyboard System Control</name>
        <phys>usb-0000:00:14.0-11/input1</phys>
      </input>
      <input>
        <name>SINO WEALTH Rapoo Gaming Keyboard Consumer Control</name>
        <phys>usb-0000:00:14.0-11/input1</phys>
      </input>
      <input>
        <name>SINO WEALTH Rapoo Gaming Keyboard</name>
        <phys>usb-0000:00:14.0-11/input1</phys>
      </input>
      <input>
        <name>HDA NVidia HDMI/DP,pcm=3</name>
        <phys>ALSA</phys>
      </input>
      <input>
        <name>HDA NVidia HDMI/DP,pcm=7</name>
        <phys>ALSA</phys>
      </input>
      <input>
        <name>HDA NVidia HDMI/DP,pcm=8</name>
        <phys>ALSA</phys>
      </input>
      <input>
        <name>HDA NVidia HDMI/DP,pcm=9</name>
        <phys>ALSA</phys>
      </input>
      <input>
        <name>HDA NVidia HDMI/DP,pcm=10</name>
        <phys>ALSA</phys>
      </input>
      <input>
        <name>HDA NVidia HDMI/DP,pcm=11</name>
        <phys>ALSA</phys>
      </input>
      <input>
        <name>HDA NVidia HDMI/DP,pcm=12</name>
        <phys>ALSA</phys>
      </input>
      <input>
        <name>HDA Intel PCH Front Mic</name>
        <phys>ALSA</phys>
      </input>
      <input>
        <name>HDA Intel PCH Rear Mic</name>
        <phys>ALSA</phys>
      </input>
      <input>
        <name>HDA Intel PCH Line</name>
        <phys>ALSA</phys>
      </input>
      <input>
        <name>HDA Intel PCH Line Out Front</name>
        <phys>ALSA</phys>
      </input>
      <input>
        <name>HDA Intel PCH Line Out Surround</name>
        <phys>ALSA</phys>
      </input>
      <input>
        <name>HDA Intel PCH Line Out CLFE</name>
        <phys>ALSA</phys>
      </input>
      <input>
        <name>HDA Intel PCH Front Headphone</name>
        <phys>ALSA</phys>
      </input>
      <input>
        <name>SINO WEALTH Mechanical Keyboard</name>
        <phys>usb-0000:00:14.0-9.3/input0</phys>
      </input>
      <input>
        <name>SINO WEALTH Mechanical Keyboard</name>
        <phys>usb-0000:00:14.0-9.3/input1</phys>
      </input>
      <input>
        <name>SINO WEALTH Mechanical Keyboard Consumer Control</name>
        <phys>usb-0000:00:14.0-9.3/input1</phys>
      </input>
    </inputs>
    <ttys>
      <serial>
        <dev_path>/dev/ttyS0</dev_path>
        <type>4</type>
      </serial>
      <serial>
        <dev_path>/dev/ttyS1</dev_path>
        <type>0</type>
      </serial>
      <serial>
        <dev_path>/dev/ttyS2</dev_path>
        <type>0</type>
      </serial>
      <serial>
        <dev_path>/dev/ttyS3</dev_path>
        <type>0</type>
      </serial>
      <serial>
        <dev_path>/dev/ttyS4</dev_path>
        <type>0</type>
      </serial>
      <serial>
        <dev_path>/dev/ttyS5</dev_path>
        <type>0</type>
      </serial>
      <serial>
        <dev_path>/dev/ttyS6</dev_path>
        <type>0</type>
      </serial>
      <serial>
        <dev_path>/dev/ttyS7</dev_path>
        <type>0</type>
      </serial>
      <serial>
        <dev_path>/dev/ttyS8</dev_path>
        <type>0</type>
      </serial>
      <serial>
        <dev_path>/dev/ttyS9</dev_path>
        <type>0</type>
      </serial>
      <serial>
        <dev_path>/dev/ttyS10</dev_path>
        <type>0</type>
      </serial>
      <serial>
        <dev_path>/dev/ttyS11</dev_path>
        <type>0</type>
      </serial>
      <serial>
        <dev_path>/dev/ttyS12</dev_path>
        <type>0</type>
      </serial>
      <serial>
        <dev_path>/dev/ttyS13</dev_path>
        <type>0</type>
      </serial>
      <serial>
        <dev_path>/dev/ttyS14</dev_path>
        <type>0</type>
      </serial>
      <serial>
        <dev_path>/dev/ttyS15</dev_path>
        <type>0</type>
      </serial>
      <serial>
        <dev_path>/dev/ttyS16</dev_path>
        <type>0</type>
      </serial>
      <serial>
        <dev_path>/dev/ttyS17</dev_path>
        <type>0</type>
      </serial>
      <serial>
        <dev_path>/dev/ttyS18</dev_path>
        <type>0</type>
      </serial>
      <serial>
        <dev_path>/dev/ttyS19</dev_path>
        <type>0</type>
      </serial>
      <serial>
        <dev_path>/dev/ttyS20</dev_path>
        <type>0</type>
      </serial>
      <serial>
        <dev_path>/dev/ttyS21</dev_path>
        <type>0</type>
      </serial>
      <serial>
        <dev_path>/dev/ttyS22</dev_path>
        <type>0</type>
      </serial>
      <serial>
        <dev_path>/dev/ttyS23</dev_path>
        <type>0</type>
      </serial>
      <serial>
        <dev_path>/dev/ttyS24</dev_path>
        <type>0</type>
      </serial>
      <serial>
        <dev_path>/dev/ttyS25</dev_path>
        <type>0</type>
      </serial>
      <serial>
        <dev_path>/dev/ttyS26</dev_path>
        <type>0</type>
      </serial>
      <serial>
        <dev_path>/dev/ttyS27</dev_path>
        <type>0</type>
      </serial>
      <serial>
        <dev_path>/dev/ttyS28</dev_path>
        <type>0</type>
      </serial>
      <serial>
        <dev_path>/dev/ttyS29</dev_path>
        <type>0</type>
      </serial>
      <serial>
        <dev_path>/dev/ttyS30</dev_path>
        <type>0</type>
      </serial>
      <serial>
        <dev_path>/dev/ttyS31</dev_path>
        <type>0</type>
      </serial>
    </ttys>
  </device-classes>
</acrn-config>
