#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0xab30a0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0xac3dd0 .scope module, "tb" "tb" 3 29;
 .timescale -12 -12;
L_0xab6a50 .functor NOT 1, L_0xaec730, C4<0>, C4<0>, C4<0>;
L_0xaec4c0 .functor XOR 5, L_0xaec2f0, L_0xaec420, C4<00000>, C4<00000>;
L_0xaec620 .functor XOR 5, L_0xaec4c0, L_0xaec580, C4<00000>, C4<00000>;
v0xae89e0_0 .net *"_ivl_10", 4 0, L_0xaec580;  1 drivers
v0xae8ae0_0 .net *"_ivl_12", 4 0, L_0xaec620;  1 drivers
v0xae8bc0_0 .net *"_ivl_2", 4 0, L_0xaec250;  1 drivers
v0xae8c80_0 .net *"_ivl_4", 4 0, L_0xaec2f0;  1 drivers
v0xae8d60_0 .net *"_ivl_6", 4 0, L_0xaec420;  1 drivers
v0xae8e90_0 .net *"_ivl_8", 4 0, L_0xaec4c0;  1 drivers
v0xae8f70_0 .var "clk", 0 0;
v0xae9010_0 .var/2u "stats1", 159 0;
v0xae90d0_0 .var/2u "strobe", 0 0;
v0xae9220_0 .net "sum_dut", 4 0, L_0xaec140;  1 drivers
v0xae92e0_0 .net "sum_ref", 4 0, L_0xae99f0;  1 drivers
v0xae9380_0 .net "tb_match", 0 0, L_0xaec730;  1 drivers
v0xae9420_0 .net "tb_mismatch", 0 0, L_0xab6a50;  1 drivers
v0xae94e0_0 .net "x", 3 0, v0xae4df0_0;  1 drivers
v0xae95a0_0 .net "y", 3 0, v0xae4eb0_0;  1 drivers
L_0xaec250 .concat [ 5 0 0 0], L_0xae99f0;
L_0xaec2f0 .concat [ 5 0 0 0], L_0xae99f0;
L_0xaec420 .concat [ 5 0 0 0], L_0xaec140;
L_0xaec580 .concat [ 5 0 0 0], L_0xae99f0;
L_0xaec730 .cmp/eeq 5, L_0xaec250, L_0xaec620;
S_0xa9e160 .scope module, "good1" "reference_module" 3 70, 3 4 0, S_0xac3dd0;
 .timescale -12 -12;
    .port_info 0 /INPUT 4 "x";
    .port_info 1 /INPUT 4 "y";
    .port_info 2 /OUTPUT 5 "sum";
v0xaab6e0_0 .net *"_ivl_0", 4 0, L_0xae96e0;  1 drivers
L_0x7f2921c6f018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0xaa86d0_0 .net *"_ivl_3", 0 0, L_0x7f2921c6f018;  1 drivers
v0xab2e10_0 .net *"_ivl_4", 4 0, L_0xae9870;  1 drivers
L_0x7f2921c6f060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0xabf660_0 .net *"_ivl_7", 0 0, L_0x7f2921c6f060;  1 drivers
v0xaaba00_0 .net "sum", 4 0, L_0xae99f0;  alias, 1 drivers
v0xaa8a20_0 .net "x", 3 0, v0xae4df0_0;  alias, 1 drivers
v0xae49e0_0 .net "y", 3 0, v0xae4eb0_0;  alias, 1 drivers
L_0xae96e0 .concat [ 4 1 0 0], v0xae4df0_0, L_0x7f2921c6f018;
L_0xae9870 .concat [ 4 1 0 0], v0xae4eb0_0, L_0x7f2921c6f060;
L_0xae99f0 .arith/sum 5, L_0xae96e0, L_0xae9870;
S_0xae4b40 .scope module, "stim1" "stimulus_gen" 3 65, 3 14 0, S_0xac3dd0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 4 "x";
    .port_info 2 /OUTPUT 4 "y";
v0xae4d10_0 .net "clk", 0 0, v0xae8f70_0;  1 drivers
v0xae4df0_0 .var "x", 3 0;
v0xae4eb0_0 .var "y", 3 0;
E_0xab1e20/0 .event negedge, v0xae4d10_0;
E_0xab1e20/1 .event posedge, v0xae4d10_0;
E_0xab1e20 .event/or E_0xab1e20/0, E_0xab1e20/1;
S_0xae4f90 .scope module, "top_module1" "top_module" 3 75, 4 1 0, S_0xac3dd0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "x";
    .port_info 1 /INPUT 4 "y";
    .port_info 2 /OUTPUT 5 "sum";
L_0xaec140 .functor BUFZ 5, L_0xaebfe0, C4<00000>, C4<00000>, C4<00000>;
o0x7f2921cb8df8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0xae81c0_0 name=_ivl_45
v0xae82c0_0 .net "carry", 3 0, L_0xaec8c0;  1 drivers
v0xae83a0_0 .net "full_sum", 4 0, L_0xaebfe0;  1 drivers
v0xae8460_0 .net "sum", 4 0, L_0xaec140;  alias, 1 drivers
v0xae8540_0 .net "x", 3 0, v0xae4df0_0;  alias, 1 drivers
v0xae8650_0 .net "y", 3 0, v0xae4eb0_0;  alias, 1 drivers
L_0xaea0f0 .part v0xae4df0_0, 0, 1;
L_0xaea220 .part v0xae4eb0_0, 0, 1;
L_0xaea950 .part v0xae4df0_0, 1, 1;
L_0xaeaa80 .part v0xae4eb0_0, 1, 1;
L_0xaeabe0 .part L_0xaec8c0, 0, 1;
L_0xaeb280 .part v0xae4df0_0, 2, 1;
L_0xaeb3f0 .part v0xae4eb0_0, 2, 1;
L_0xaeb520 .part L_0xaec8c0, 1, 1;
L_0xaebc00 .part v0xae4df0_0, 3, 1;
L_0xaebd30 .part v0xae4eb0_0, 3, 1;
L_0xaebf40 .part L_0xaec8c0, 2, 1;
LS_0xaebfe0_0_0 .concat8 [ 1 1 1 1], L_0xae9b30, L_0xaea450, L_0xaead80, L_0xaeb710;
LS_0xaebfe0_0_4 .concat8 [ 1 0 0 0], L_0xaebaf0;
L_0xaebfe0 .concat8 [ 4 1 0 0], LS_0xaebfe0_0_0, LS_0xaebfe0_0_4;
L_0xaec8c0 .concat [ 1 1 1 1], L_0xae9fe0, L_0xaea840, L_0xaeb170, o0x7f2921cb8df8;
S_0xae5120 .scope module, "fa0" "full_adder" 4 11, 4 46 0, S_0xae4f90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0xac57c0 .functor XOR 1, L_0xaea0f0, L_0xaea220, C4<0>, C4<0>;
L_0x7f2921c6f0a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0xae9b30 .functor XOR 1, L_0xac57c0, L_0x7f2921c6f0a8, C4<0>, C4<0>;
L_0xae9bf0 .functor AND 1, L_0xaea0f0, L_0xaea220, C4<1>, C4<1>;
L_0xae9d30 .functor AND 1, L_0xaea220, L_0x7f2921c6f0a8, C4<1>, C4<1>;
L_0xae9e20 .functor OR 1, L_0xae9bf0, L_0xae9d30, C4<0>, C4<0>;
L_0xae9f30 .functor AND 1, L_0xaea0f0, L_0x7f2921c6f0a8, C4<1>, C4<1>;
L_0xae9fe0 .functor OR 1, L_0xae9e20, L_0xae9f30, C4<0>, C4<0>;
v0xae53b0_0 .net *"_ivl_0", 0 0, L_0xac57c0;  1 drivers
v0xae54b0_0 .net *"_ivl_10", 0 0, L_0xae9f30;  1 drivers
v0xae5590_0 .net *"_ivl_4", 0 0, L_0xae9bf0;  1 drivers
v0xae5680_0 .net *"_ivl_6", 0 0, L_0xae9d30;  1 drivers
v0xae5760_0 .net *"_ivl_8", 0 0, L_0xae9e20;  1 drivers
v0xae5890_0 .net "a", 0 0, L_0xaea0f0;  1 drivers
v0xae5950_0 .net "b", 0 0, L_0xaea220;  1 drivers
v0xae5a10_0 .net "cin", 0 0, L_0x7f2921c6f0a8;  1 drivers
v0xae5ad0_0 .net "cout", 0 0, L_0xae9fe0;  1 drivers
v0xae5c20_0 .net "sum", 0 0, L_0xae9b30;  1 drivers
S_0xae5d80 .scope module, "fa1" "full_adder" 4 19, 4 46 0, S_0xae4f90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0xaea3e0 .functor XOR 1, L_0xaea950, L_0xaeaa80, C4<0>, C4<0>;
L_0xaea450 .functor XOR 1, L_0xaea3e0, L_0xaeabe0, C4<0>, C4<0>;
L_0xaea4f0 .functor AND 1, L_0xaea950, L_0xaeaa80, C4<1>, C4<1>;
L_0xaea590 .functor AND 1, L_0xaeaa80, L_0xaeabe0, C4<1>, C4<1>;
L_0xaea680 .functor OR 1, L_0xaea4f0, L_0xaea590, C4<0>, C4<0>;
L_0xaea790 .functor AND 1, L_0xaea950, L_0xaeabe0, C4<1>, C4<1>;
L_0xaea840 .functor OR 1, L_0xaea680, L_0xaea790, C4<0>, C4<0>;
v0xae5fe0_0 .net *"_ivl_0", 0 0, L_0xaea3e0;  1 drivers
v0xae60c0_0 .net *"_ivl_10", 0 0, L_0xaea790;  1 drivers
v0xae61a0_0 .net *"_ivl_4", 0 0, L_0xaea4f0;  1 drivers
v0xae6290_0 .net *"_ivl_6", 0 0, L_0xaea590;  1 drivers
v0xae6370_0 .net *"_ivl_8", 0 0, L_0xaea680;  1 drivers
v0xae64a0_0 .net "a", 0 0, L_0xaea950;  1 drivers
v0xae6560_0 .net "b", 0 0, L_0xaeaa80;  1 drivers
v0xae6620_0 .net "cin", 0 0, L_0xaeabe0;  1 drivers
v0xae66e0_0 .net "cout", 0 0, L_0xaea840;  1 drivers
v0xae6830_0 .net "sum", 0 0, L_0xaea450;  1 drivers
S_0xae6990 .scope module, "fa2" "full_adder" 4 27, 4 46 0, S_0xae4f90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0xaead10 .functor XOR 1, L_0xaeb280, L_0xaeb3f0, C4<0>, C4<0>;
L_0xaead80 .functor XOR 1, L_0xaead10, L_0xaeb520, C4<0>, C4<0>;
L_0xaeae20 .functor AND 1, L_0xaeb280, L_0xaeb3f0, C4<1>, C4<1>;
L_0xaeaec0 .functor AND 1, L_0xaeb3f0, L_0xaeb520, C4<1>, C4<1>;
L_0xaeafb0 .functor OR 1, L_0xaeae20, L_0xaeaec0, C4<0>, C4<0>;
L_0xaeb0c0 .functor AND 1, L_0xaeb280, L_0xaeb520, C4<1>, C4<1>;
L_0xaeb170 .functor OR 1, L_0xaeafb0, L_0xaeb0c0, C4<0>, C4<0>;
v0xae6c00_0 .net *"_ivl_0", 0 0, L_0xaead10;  1 drivers
v0xae6ce0_0 .net *"_ivl_10", 0 0, L_0xaeb0c0;  1 drivers
v0xae6dc0_0 .net *"_ivl_4", 0 0, L_0xaeae20;  1 drivers
v0xae6eb0_0 .net *"_ivl_6", 0 0, L_0xaeaec0;  1 drivers
v0xae6f90_0 .net *"_ivl_8", 0 0, L_0xaeafb0;  1 drivers
v0xae70c0_0 .net "a", 0 0, L_0xaeb280;  1 drivers
v0xae7180_0 .net "b", 0 0, L_0xaeb3f0;  1 drivers
v0xae7240_0 .net "cin", 0 0, L_0xaeb520;  1 drivers
v0xae7300_0 .net "cout", 0 0, L_0xaeb170;  1 drivers
v0xae7450_0 .net "sum", 0 0, L_0xaead80;  1 drivers
S_0xae75b0 .scope module, "fa3" "full_adder" 4 35, 4 46 0, S_0xae4f90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0xaeb6a0 .functor XOR 1, L_0xaebc00, L_0xaebd30, C4<0>, C4<0>;
L_0xaeb710 .functor XOR 1, L_0xaeb6a0, L_0xaebf40, C4<0>, C4<0>;
L_0xaeb780 .functor AND 1, L_0xaebc00, L_0xaebd30, C4<1>, C4<1>;
L_0xaeb840 .functor AND 1, L_0xaebd30, L_0xaebf40, C4<1>, C4<1>;
L_0xaeb930 .functor OR 1, L_0xaeb780, L_0xaeb840, C4<0>, C4<0>;
L_0xaeba40 .functor AND 1, L_0xaebc00, L_0xaebf40, C4<1>, C4<1>;
L_0xaebaf0 .functor OR 1, L_0xaeb930, L_0xaeba40, C4<0>, C4<0>;
v0xae77f0_0 .net *"_ivl_0", 0 0, L_0xaeb6a0;  1 drivers
v0xae78f0_0 .net *"_ivl_10", 0 0, L_0xaeba40;  1 drivers
v0xae79d0_0 .net *"_ivl_4", 0 0, L_0xaeb780;  1 drivers
v0xae7ac0_0 .net *"_ivl_6", 0 0, L_0xaeb840;  1 drivers
v0xae7ba0_0 .net *"_ivl_8", 0 0, L_0xaeb930;  1 drivers
v0xae7cd0_0 .net "a", 0 0, L_0xaebc00;  1 drivers
v0xae7d90_0 .net "b", 0 0, L_0xaebd30;  1 drivers
v0xae7e50_0 .net "cin", 0 0, L_0xaebf40;  1 drivers
v0xae7f10_0 .net "cout", 0 0, L_0xaebaf0;  1 drivers
v0xae8060_0 .net "sum", 0 0, L_0xaeb710;  1 drivers
S_0xae87e0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 82, 3 82 0, S_0xac3dd0;
 .timescale -12 -12;
E_0xab22d0 .event anyedge, v0xae90d0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0xae90d0_0;
    %nor/r;
    %assign/vec4 v0xae90d0_0, 0;
    %wait E_0xab22d0;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0xae4b40;
T_1 ;
    %pushi/vec4 100, 0, 32;
T_1.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.1, 5;
    %jmp/1 T_1.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xab1e20;
    %vpi_func 3 21 "$random" 32 {0 0 0};
    %pad/s 8;
    %split/vec4 4;
    %assign/vec4 v0xae4eb0_0, 0;
    %assign/vec4 v0xae4df0_0, 0;
    %jmp T_1.0;
T_1.1 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 24 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0xac3dd0;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xae8f70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xae90d0_0, 0, 1;
    %end;
    .thread T_2, $init;
    .scope S_0xac3dd0;
T_3 ;
T_3.0 ;
    %delay 5, 0;
    %load/vec4 v0xae8f70_0;
    %inv;
    %store/vec4 v0xae8f70_0, 0, 1;
    %jmp T_3.0;
T_3.1 ;
    %end;
    .thread T_3;
    .scope S_0xac3dd0;
T_4 ;
    %vpi_call/w 3 57 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 58 "$dumpvars", 32'sb00000000000000000000000000000001, v0xae4d10_0, v0xae9420_0, v0xae94e0_0, v0xae95a0_0, v0xae92e0_0, v0xae9220_0 {0 0 0};
    %end;
    .thread T_4;
    .scope S_0xac3dd0;
T_5 ;
    %load/vec4 v0xae9010_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_5.0, 4;
    %load/vec4 v0xae9010_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0xae9010_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 91 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "sum", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_5.1;
T_5.0 ;
    %vpi_call/w 3 92 "$display", "Hint: Output '%s' has no mismatches.", "sum" {0 0 0};
T_5.1 ;
    %load/vec4 v0xae9010_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xae9010_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 94 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 95 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0xae9010_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xae9010_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 96 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_5, $final;
    .scope S_0xac3dd0;
T_6 ;
    %wait E_0xab1e20;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xae9010_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xae9010_0, 4, 32;
    %load/vec4 v0xae9380_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0xae9010_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.2, 4;
    %vpi_func 3 107 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xae9010_0, 4, 32;
T_6.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xae9010_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xae9010_0, 4, 32;
T_6.0 ;
    %load/vec4 v0xae92e0_0;
    %load/vec4 v0xae92e0_0;
    %load/vec4 v0xae9220_0;
    %xor;
    %load/vec4 v0xae92e0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_6.4, 6;
    %load/vec4 v0xae9010_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.6, 4;
    %vpi_func 3 111 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xae9010_0, 4, 32;
T_6.6 ;
    %load/vec4 v0xae9010_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xae9010_0, 4, 32;
T_6.4 ;
    %jmp T_6;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/m2014_q4j/m2014_q4j_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can30_depth0/human/m2014_q4j/iter0/response23/top_module.sv";
