==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [HLS 200-10] Analyzing design file 'PartA/unop_mm.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'PartA/parta1_6.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'PartA/parta1_5.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'PartA/parta1_4.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'PartA/parta1_3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'PartA/parta1_2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'PartA/gold.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:39 . Memory (MB): peak = 103.547 ; gain = 46.242
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:39 . Memory (MB): peak = 103.547 ; gain = 46.242
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:40 . Memory (MB): peak = 105.191 ; gain = 47.887
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:40 . Memory (MB): peak = 105.445 ; gain = 48.141
INFO: [XFORM 203-501] Unrolling loop 'for_common' (PartA/parta1_6.cpp:14) in function 'parta1_6' partially with a factor of 4.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:41 . Memory (MB): peak = 127.266 ; gain = 69.961
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:41 . Memory (MB): peak = 127.266 ; gain = 69.961
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'parta1_6' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'parta1_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated clock period (9.634ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'phi' operation ('k', PartA/parta1_6.cpp:13) with incoming values : ('k_1_3', PartA/parta1_6.cpp:13) (0 ns)
	'mul' operation ('tmp_12', PartA/parta1_6.cpp:16) (3.36 ns)
	'add' operation ('tmp_13', PartA/parta1_6.cpp:16) (3.02 ns)
	'getelementptr' operation ('B_addr', PartA/parta1_6.cpp:16) (0 ns)
	'load' operation ('B_load', PartA/parta1_6.cpp:16) on array 'B' (3.25 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 41.287 seconds; current allocated memory: 76.587 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.249 seconds; current allocated memory: 76.972 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'parta1_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'parta1_6/A' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'parta1_6/B' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'parta1_6/C' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'parta1_6/mA' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'parta1_6/nA' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'parta1_6/mB' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'parta1_6/nB' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'parta1_6/mC' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'parta1_6/nC' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'parta1_6' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'parta1_6_mac_muladd_8ns_15s_15ns_15_1_1' to 'parta1_6_mac_mulabkb' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'parta1_6/mA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'parta1_6/mB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'parta1_6/nB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Generating core module 'parta1_6_mac_mulabkb': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'parta1_6'.
INFO: [HLS 200-111]  Elapsed time: 0.455 seconds; current allocated memory: 77.686 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:45 . Memory (MB): peak = 128.918 ; gain = 71.613
INFO: [SYSC 207-301] Generating SystemC RTL for parta1_6.
INFO: [VHDL 208-304] Generating VHDL RTL for parta1_6.
INFO: [VLOG 209-307] Generating Verilog RTL for parta1_6.
INFO: [HLS 200-112] Total elapsed time: 44.894 seconds; peak allocated memory: 77.686 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
