$date
	Thu Sep  4 01:04:34 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_or_gate $end
$var wire 1 ! x $end
$var reg 1 " a $end
$var reg 1 # b $end
$scope module dut $end
$var wire 1 " a $end
$var wire 1 # b $end
$var wire 1 $ c $end
$var wire 1 % gnd $end
$var wire 1 & vdd $end
$var wire 1 ! x $end
$var wire 1 ' y $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
1'
1&
0%
1$
0#
0"
0!
$end
#5
z$
1!
0'
1#
#10
1$
0#
1"
#15
z$
1#
#20
