AL_SRDS_REG_TYPE_PMA,VAR_0
SERDES_IREG_TX_DRV_1_LEVN_MASK,VAR_1
SERDES_IREG_TX_DRV_1_LEVN_SHIFT,VAR_2
SERDES_IREG_TX_DRV_1_REG_NUM,VAR_3
SERDES_IREG_TX_DRV_2_LEVNM1_MASK,VAR_4
SERDES_IREG_TX_DRV_2_LEVNM1_SHIFT,VAR_5
SERDES_IREG_TX_DRV_2_REG_NUM,VAR_6
SERDES_IREG_TX_DRV_3_LEVNP1_MASK,VAR_7
SERDES_IREG_TX_DRV_3_LEVNP1_SHIFT,VAR_8
SERDES_IREG_TX_DRV_3_REG_NUM,VAR_9
al_serdes_grp_reg_masked_write,FUNC_0
al_serdes_tx_deemph_set,FUNC_1
obj,VAR_10
lane,VAR_11
c_zero,VAR_12
c_plus_1,VAR_13
c_minus_1,VAR_14
