$date
	Tue Jun 10 21:39:01 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module mux_4bit_2to1_tb $end
$var wire 4 ! y [3:0] $end
$var reg 4 " a [3:0] $end
$var reg 4 # b [3:0] $end
$var reg 1 $ sel $end
$scope module dut $end
$var wire 4 % a [3:0] $end
$var wire 4 & b [3:0] $end
$var wire 1 $ sel $end
$var wire 4 ' y [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 '
b1111 &
b0 %
0$
b1111 #
b0 "
b0 !
$end
#10
b1111 !
b1111 '
1$
#20
b1010 !
b1010 '
0$
b101 #
b101 &
b1010 "
b1010 %
#30
b101 !
b101 '
1$
#40
