ckid0_0:@|S:RA00.DI01.outdiv.Q[0]@|E:RA05.outcontrd[4:0]@|F:@syn_dgcc_clockid0_0==1@|M:ClockId_0_0
ckid0_2:@|S:RA00.DI00.OSCInst0.OSC@|E:RA00.DI01.sdiv[20:0]@|F:@syn_dgcc_clockid0_2==1@|M:ClockId_0_2
