<parts>
    <!-- BANK 0 -->
    <regblock name="SFR0" start="0x0000" end="0x001F" >
        <register name="PORTA"   addr="0x05" mask="00111111" />
        <register name="PORTB"   addr="0x06" mask="11110000" />
        <register name="PORTC"   addr="0x07" />
        <register name="PCLATH"  addr="0x0A" />
        <register name="INTCON"  addr="0x0B" 
                  bits="RABIF,INTF,T0IF,RABIE,INTE,T0IE,PEIE,GIE"/>
                  
        <register name="PIR1"    addr="0x0C" mask="01111111"
                  bits="TMR1IF,TMR2IF,CCP1IF,SSPIF,TXIF,RCIF,ADIF,0"/>
                  
        <register name="PIR2"    addr="0x0D" mask="11110000"
                  bits="0,0,0,0,EEIF,C1IF,C2IF,OSFIF"/>
                  
        <register name="TMR1L"   addr="0x0E" />
        <register name="TMR1H"   addr="0x0F" />
        <register name="T1CON"   addr="0x10" 
                  bits="TMR1ON,TMR1CS,T1SYNC,T1OSCEN,T1CKPS0,T1CKPS1,TMR1GE,T1GINV"/>
                  
        <register name="ADRESH"  addr="0x1E" />
        <register name="ADCON0"  addr="0x1F" 
                  bits="ADON,GO/DONE,CHS0,CHS1,CHS2,CHS3,VCFG,ADFM"/>
    </regblock>
    <datablock name="GPR0" start="0x0020" end="0x006F"/>
    <datablock name="RAM0" start="0x0070" end="0x007F"/>
    
    <!-- BANK 1 -->
    <regblock name="SFR1" start="0x0080" end="0x009F">
        <mapped                  addr="0x80" mapto="0x00"/><!-- INDF -->
        <register name="OPTION"  addr="0x81" reset="11111111"
                  bits="PS0,PS1,PS2,PSA,T0SE,T0CS,INTEDG,RABPU"/>
                  
        <mapped                  addr="0x82" mapto="0x02"/><!-- PCL -->
        <mapped                  addr="0x83" mapto="0x03"/><!-- STATUS -->
        <mapped                  addr="0x84" mapto="0x04"/><!-- FSR -->
        <register name="TRISA"   addr="0x85" reset="00111111" mask="00110111"/>
        <register name="TRISB"   addr="0x86" reset="11110000" />
        <register name="TRISC"   addr="0x87" reset="11111111" />
        <mapped                  addr="0x8A" mapto="0x0A"/><!-- PCLATH -->
        <mapped                  addr="0x8B" mapto="0x0B"/><!-- INTCON -->
        <register name="PIE1"    addr="0x8C" mask="01111111"
                  bits="TMR1IE,TMR2IE,CCP1IE,SSPIE,TXIE,RCIE,ADIE"/>
                  
        <register name="PIE2"    addr="0x8D" mask="11110000"
                  bits="0,0,0,0,EEIE,C1IE,C2IE,OSFIE"/>
                  
        <register name="PCON"    addr="0x8E" reset="00010000" mask="00110011"
                  bits="BOR,POR,0,0,SBOREN,ULPWUE,0,0" />
                  
        <register name="OSCCON"  addr="0x8F" reset="01100000" mask="01111111"
                  bits="SCS,LTS,HTS,OSTS,IRCF0,IRCF1,IRCF2"/>
                  
        <register name="OSCTUNE" addr="0x90" mask="00011111" />
                  
        <register name="WPUA"    addr="0x95" reset="00110111" mask="00110111"/>
        <register name="IOCA"    addr="0x96" mask="00111111" />
        <register name="WDTCON"  addr="0x97" reset="00001000" mask="00011111"
                  bits="SWDTEN,WDTPS0,WDTPS1,WDTPS2,WDTPS3"/>
                  
        <register name="ADRESL" addr="0x9E" />
        <register name="ADCON1" addr="0x9F" mask="01110000" />
    </regblock>
    <datablock name="GPR1" start="0x00A0" end="0x00EF"/>
    <datablock name="RAM1" start="0x00F0" end="0x00FF" mapto="0x0070"/>
    
    <!-- BANK 2 -->
    <regblock name="SFR2" start="0x0100" end="0x010F">
        <mapped                  addr="0x100" mapto="0x00"/><!-- INDF -->
        <mapped                  addr="0x101" mapto="0x01"/><!-- TMR0 -->
        <mapped                  addr="0x102" mapto="0x02"/><!-- PCL -->
        <mapped                  addr="0x103" mapto="0x03"/><!-- STATUS -->
        <mapped                  addr="0x104" mapto="0x04"/><!-- FSR -->
        <mapped                  addr="0x105" mapto="0x05"/><!-- PORTA -->
        <mapped                  addr="0x106" mapto="0x06"/><!-- PORTB -->
        <mapped                  addr="0x107" mapto="0x07"/><!-- PORTC -->
        <mapped                  addr="0x10A" mapto="0x0A"/><!-- PCLATH -->
        <mapped                  addr="0x10B" mapto="0x0B"/><!-- INTCON -->
        <register name="EEDAT"   addr="0x10C" />
        <register name="EEADR"   addr="0x10D" />
        <register name="EEDATH"  addr="0x10E" />
        <register name="EEADRH"  addr="0x10F" />
        
        <register name="WPUB"    addr="0x115" reset="11110000" mask="11110000" />
        <register name="IOCB"    addr="0x116" mask="11110000" />
        
        <register name="VRCON"   addr="0x118" 
                  bits="VR0,VR1,VR2,VR3,VRSS,VRR,VROE,VREN"/>
        
        <register name="CM1CON0" addr="0x119" mask="11110111"
                  bits="C1CH0,C1CH1,C1R,0,C1POL,C1OE,C1OUT,C1ON"/>
                  
        <register name="CM2CON0" addr="0x11A" mask="11110111"
                  bits="C2CH0,C2CH1,C2R,0,C2POL,C2OE,C2OUT,C2ON"/>
                  
        <register name="CM2CON1" addr="0x11B" mask="11110011"
                  bits="C2SYNC,T1GSS,0,0,0,0,MC2OUT,MC1OUT"/>
        
        
        <register name="ANSEL"   addr="0x11E" reset="11111111" />
        <register name="ANSELH"  addr="0x11F" reset="00001111" mask="00001111"/>
    </regblock>
    <datablock name="GPR2" start="0x0120" end="0x016F"/>
    <datablock name="RAM2" start="0x0170" end="0x017F"  mapto="0x0070"/>
    
    <!-- BANK 3 -->
    <regblock name="SFR3" start="0x0180" end="0x018F">
        <mapped                  addr="0x180" mapto="0x00"/><!-- INDF -->
        <mapped                  addr="0x181" mapto="0x81"/><!-- OPTION -->
        <mapped                  addr="0x182" mapto="0x02"/><!-- PCL -->
        <mapped                  addr="0x183" mapto="0x03"/><!-- STATUS -->
        <mapped                  addr="0x184" mapto="0x04"/><!-- FSR -->
        <mapped                  addr="0x185" mapto="0x85"/><!-- TRISA -->
        <mapped                  addr="0x186" mapto="0x86"/><!-- TRISB -->
        <mapped                  addr="0x187" mapto="0x87"/><!-- TRISC -->
        <mapped                  addr="0x18A" mapto="0x0A"/><!-- PCLATH -->
        <mapped                  addr="0x18B" mapto="0x0B"/><!-- INTCON -->
        <register name="EECON1"  addr="0x18C" 
                  bits="RD,WR,WREN,WRERR"/>
                  
        <register name="EECON2"  addr="0x18D" />
        
        <register name="PSTRCON" addr="0x19D" reset="00000001" mask="00011111"
                  bits="STRA,STRB,STRC,STRD,STRSYNC"/>
        <register name="SRCON"   addr="0x19E" mask="11111100"
                  bits="0,0,PULSR,PULSS,C2REN,C1SEN,SR0,SR1"/>
        
    </regblock>
    <datablock name="RAM3" start="0x01F0" end="0x01FF"  mapto="0x0070"/>
</parts>
