
*** Running vivado
    with args -log FIB.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source FIB.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source FIB.tcl -notrace
Command: synth_design -top FIB -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 12380 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 333.707 ; gain = 100.137
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'FIB' [D:/gyx_uni/2_spring/cod/lab/lab1/lab1_3_3/lab1_3_3.srcs/sources_1/new/FIB.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALU' [D:/gyx_uni/2_spring/cod/lab/lab1/lab1_3_3/lab1_3_3.srcs/sources_1/new/ALU.v:23]
	Parameter ADD bound to: 3'b000 
	Parameter SUB bound to: 3'b001 
	Parameter AND bound to: 3'b010 
	Parameter OR bound to: 3'b011 
	Parameter NOT bound to: 3'b100 
	Parameter XOR bound to: 3'b101 
INFO: [Synth 8-6155] done synthesizing module 'ALU' (1#1) [D:/gyx_uni/2_spring/cod/lab/lab1/lab1_3_3/lab1_3_3.srcs/sources_1/new/ALU.v:23]
WARNING: [Synth 8-689] width (16) of port connection 'a' does not match port width (6) of module 'ALU' [D:/gyx_uni/2_spring/cod/lab/lab1/lab1_3_3/lab1_3_3.srcs/sources_1/new/FIB.v:31]
WARNING: [Synth 8-689] width (16) of port connection 'b' does not match port width (6) of module 'ALU' [D:/gyx_uni/2_spring/cod/lab/lab1/lab1_3_3/lab1_3_3.srcs/sources_1/new/FIB.v:31]
WARNING: [Synth 8-5788] Register tmp0_reg in module FIB is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/gyx_uni/2_spring/cod/lab/lab1/lab1_3_3/lab1_3_3.srcs/sources_1/new/FIB.v:31]
WARNING: [Synth 8-5788] Register tmp1_reg in module FIB is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/gyx_uni/2_spring/cod/lab/lab1/lab1_3_3/lab1_3_3.srcs/sources_1/new/FIB.v:31]
INFO: [Synth 8-6155] done synthesizing module 'FIB' (2#1) [D:/gyx_uni/2_spring/cod/lab/lab1/lab1_3_3/lab1_3_3.srcs/sources_1/new/FIB.v:23]
WARNING: [Synth 8-3331] design FIB has unconnected port f0[7]
WARNING: [Synth 8-3331] design FIB has unconnected port f0[6]
WARNING: [Synth 8-3331] design FIB has unconnected port f1[7]
WARNING: [Synth 8-3331] design FIB has unconnected port f1[6]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 388.563 ; gain = 154.992
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 388.563 ; gain = 154.992
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 388.563 ; gain = 154.992
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/gyx_uni/2_spring/cod/lab/lab1/lab1_3_3/lab1_3_3.srcs/constrs_1/new/nexys4.xdc]
Finished Parsing XDC File [D:/gyx_uni/2_spring/cod/lab/lab1/lab1_3_3/lab1_3_3.srcs/constrs_1/new/nexys4.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/gyx_uni/2_spring/cod/lab/lab1/lab1_3_3/lab1_3_3.srcs/constrs_1/new/nexys4.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/FIB_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/FIB_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 719.418 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 719.418 ; gain = 485.848
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 719.418 ; gain = 485.848
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 719.418 ; gain = 485.848
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "f" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-327] inferring latch for variable 'flag2_reg' [D:/gyx_uni/2_spring/cod/lab/lab1/lab1_3_3/lab1_3_3.srcs/sources_1/new/ALU.v:43]
WARNING: [Synth 8-327] inferring latch for variable 'flag1_reg' [D:/gyx_uni/2_spring/cod/lab/lab1/lab1_3_3/lab1_3_3.srcs/sources_1/new/ALU.v:42]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 719.418 ; gain = 485.848
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
	   3 Input      7 Bit       Adders := 1     
	   3 Input      6 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      6 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               16 Bit    Registers := 1     
	                6 Bit    Registers := 2     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module FIB 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                6 Bit    Registers := 2     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 4     
Module ALU 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
	   3 Input      7 Bit       Adders := 1     
	   3 Input      6 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      6 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design FIB has unconnected port f0[7]
WARNING: [Synth 8-3331] design FIB has unconnected port f0[6]
WARNING: [Synth 8-3331] design FIB has unconnected port f1[7]
WARNING: [Synth 8-3331] design FIB has unconnected port f1[6]
INFO: [Synth 8-3886] merging instance 'tmp2_reg[6]' (FDC) to 'tmp2_reg[7]'
INFO: [Synth 8-3886] merging instance 'tmp2_reg[7]' (FDC) to 'tmp2_reg[8]'
INFO: [Synth 8-3886] merging instance 'tmp2_reg[8]' (FDC) to 'tmp2_reg[9]'
INFO: [Synth 8-3886] merging instance 'tmp2_reg[9]' (FDC) to 'tmp2_reg[10]'
INFO: [Synth 8-3886] merging instance 'tmp2_reg[10]' (FDC) to 'tmp2_reg[11]'
INFO: [Synth 8-3886] merging instance 'tmp2_reg[11]' (FDC) to 'tmp2_reg[12]'
INFO: [Synth 8-3886] merging instance 'tmp2_reg[12]' (FDC) to 'tmp2_reg[13]'
INFO: [Synth 8-3886] merging instance 'tmp2_reg[13]' (FDC) to 'tmp2_reg[14]'
INFO: [Synth 8-3886] merging instance 'tmp2_reg[14]' (FDC) to 'tmp2_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tmp2_reg[15] )
WARNING: [Synth 8-3332] Sequential element (U/flag2_reg) is unused and will be removed from module FIB.
WARNING: [Synth 8-3332] Sequential element (U/flag1_reg) is unused and will be removed from module FIB.
WARNING: [Synth 8-3332] Sequential element (tmp2_reg[15]) is unused and will be removed from module FIB.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 719.418 ; gain = 485.848
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:25 . Memory (MB): peak = 726.563 ; gain = 492.992
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:25 . Memory (MB): peak = 726.715 ; gain = 493.145
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:21 ; elapsed = 00:00:25 . Memory (MB): peak = 736.246 ; gain = 502.676
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:22 ; elapsed = 00:00:26 . Memory (MB): peak = 736.246 ; gain = 502.676
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:22 ; elapsed = 00:00:26 . Memory (MB): peak = 736.246 ; gain = 502.676
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:22 ; elapsed = 00:00:26 . Memory (MB): peak = 736.246 ; gain = 502.676
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:22 ; elapsed = 00:00:26 . Memory (MB): peak = 736.246 ; gain = 502.676
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:22 ; elapsed = 00:00:26 . Memory (MB): peak = 736.246 ; gain = 502.676
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:22 ; elapsed = 00:00:26 . Memory (MB): peak = 736.246 ; gain = 502.676
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     2|
|3     |LUT2   |    24|
|4     |LUT3   |    11|
|5     |LUT6   |     6|
|6     |FDCE   |    18|
|7     |FDPE   |    12|
|8     |LDC    |    12|
|9     |IBUF   |    14|
|10    |OBUF   |    16|
+------+-------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   116|
|2     |  U      |ALU    |    13|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:22 ; elapsed = 00:00:26 . Memory (MB): peak = 736.246 ; gain = 502.676
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 9 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 736.246 ; gain = 171.820
Synthesis Optimization Complete : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 736.246 ; gain = 502.676
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 28 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 12 instances were transformed.
  LDC => LDCE: 12 instances

INFO: [Common 17-83] Releasing license: Synthesis
27 Infos, 17 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:28 . Memory (MB): peak = 749.707 ; gain = 528.906
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'D:/gyx_uni/2_spring/cod/lab/lab1/lab1_3_3/lab1_3_3.runs/synth_1/FIB.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file FIB_utilization_synth.rpt -pb FIB_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.058 . Memory (MB): peak = 749.707 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Mar 21 21:16:06 2019...
