# axi lite management port
set mng_axi_cfg [ list \
   ADDR_WIDTH {32} \
   ARUSER_WIDTH {0} \
   AWUSER_WIDTH {0} \
   BUSER_WIDTH {0} \
   DATA_WIDTH {32} \
   HAS_BRESP {1} \
   HAS_BURST {0} \
   HAS_CACHE {0} \
   HAS_LOCK {0} \
   HAS_PROT {1} \
   HAS_QOS {0} \
   HAS_REGION {0} \
   HAS_RRESP {1} \
   HAS_WSTRB {1} \
   ID_WIDTH {0} \
   INTERFACE_MODE {MASTER} \
   PROTOCOL {AXI4LITE} \
   READ_WRITE_MODE {READ_WRITE} \
   RUSER_BITS_PER_BYTE {0} \
   RUSER_WIDTH {0} \
   SUPPORTS_NARROW {0} \
   WUSER_BITS_PER_BYTE {0} \
   WUSER_WIDTH {0} \
]

set ddr_axi_cfg [list \
 INTERFACE_MODE {SLAVE} \
]
