
---------- Begin Simulation Statistics ----------
final_tick                               1378201567500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 217569                       # Simulator instruction rate (inst/s)
host_mem_usage                                 989660                       # Number of bytes of host memory used
host_op_rate                                   368718                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  6434.00                       # Real time elapsed on the host
host_tick_rate                               38837491                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1399837591                       # Number of instructions simulated
sim_ops                                    2372328828                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.249880                       # Number of seconds simulated
sim_ticks                                249880389500                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     6                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       866774                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1733388                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.committedInsts                   0                       # Number of instructions committed
system.switch_cpus.committedOps                     0                       # Number of ops (including micro ops) committed
system.switch_cpus.dtb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses                   0                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.idle_fraction                    0                       # Percentage of idle cycles
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses                   0                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.not_idle_fraction                1                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                        0                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.num_busy_cycles                  0                       # Number of busy cycles
system.switch_cpus.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.switch_cpus.num_fp_alu_accesses              0                       # Number of float alu accesses
system.switch_cpus.num_fp_insts                     0                       # number of float instructions
system.switch_cpus.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus.num_func_calls                   0                       # number of times a function call or return occured
system.switch_cpus.num_idle_cycles                  0                       # Number of idle cycles
system.switch_cpus.num_int_alu_accesses             0                       # Number of integer alu accesses
system.switch_cpus.num_int_insts                    0                       # number of integer instructions
system.switch_cpus.num_int_register_reads            0                       # number of times the integer registers were read
system.switch_cpus.num_int_register_writes            0                       # number of times the integer registers were written
system.switch_cpus.num_load_insts                   0                       # Number of load instructions
system.switch_cpus.num_mem_refs                     0                       # number of memory refs
system.switch_cpus.num_store_insts                  0                       # Number of store instructions
system.switch_cpus.num_vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus.num_vec_insts                    0                       # number of vector instructions
system.switch_cpus.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus.op_class::No_OpClass             0                       # Class of executed instruction
system.switch_cpus.op_class::IntAlu                 0                       # Class of executed instruction
system.switch_cpus.op_class::IntMult                0                       # Class of executed instruction
system.switch_cpus.op_class::IntDiv                 0                       # Class of executed instruction
system.switch_cpus.op_class::FloatAdd               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatCmp               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatCvt               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMult              0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::FloatDiv               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMisc              0                       # Class of executed instruction
system.switch_cpus.op_class::FloatSqrt              0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAdd                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAddAcc             0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAlu                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdCmp                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdCvt                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMisc               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMult               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShift              0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShiftAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdDiv                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSqrt               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCvt            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatDiv            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMisc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMult            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatSqrt            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAes                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAesMix             0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma3            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdPredAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::MemRead                0                       # Class of executed instruction
system.switch_cpus.op_class::MemWrite               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMemRead            0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMemWrite            0                       # Class of executed instruction
system.switch_cpus.op_class::IprAccess              0                       # Class of executed instruction
system.switch_cpus.op_class::InstPrefetch            0                       # Class of executed instruction
system.switch_cpus.op_class::total                  0                       # Class of executed instruction
system.switch_cpus_1.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.branchPred.BTBHitPct          nan                       # BTB Hit Percentage
system.switch_cpus_1.branchPred.BTBHits             0                       # Number of BTB hits
system.switch_cpus_1.branchPred.BTBLookups            0                       # Number of BTB lookups
system.switch_cpus_1.branchPred.RASInCorrect           12                       # Number of incorrect RAS predictions.
system.switch_cpus_1.branchPred.condIncorrect      9074628                       # Number of conditional branches incorrect
system.switch_cpus_1.branchPred.condPredicted    110628111                       # Number of conditional branches predicted
system.switch_cpus_1.branchPred.indirectHits     38673146                       # Number of indirect target hits.
system.switch_cpus_1.branchPred.indirectLookups     59451943                       # Number of indirect predictor lookups.
system.switch_cpus_1.branchPred.indirectMisses     20778797                       # Number of indirect misses.
system.switch_cpus_1.branchPred.lookups     118110066                       # Number of BP lookups
system.switch_cpus_1.branchPred.loop_predictor.loopPredictorCorrect       136277                       # Number of times the loop predictor is the provider and the prediction is correct
system.switch_cpus_1.branchPred.loop_predictor.loopPredictorWrong         8799                       # Number of times the loop predictor is the provider and the prediction is wrong
system.switch_cpus_1.branchPred.statistical_corrector.scPredictorCorrect      1078848                       # Number of time the SC predictor is the provider and the prediction is correct
system.switch_cpus_1.branchPred.statistical_corrector.scPredictorWrong      1059324                       # Number of time the SC predictor is the provider and the prediction is wrong
system.switch_cpus_1.branchPred.tage.bimodalAltMatchProviderCorrect       410390                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct
system.switch_cpus_1.branchPred.tage.bimodalAltMatchProviderWrong       151181                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::0      8601220                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::1            0                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::2      1469868                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::3            0                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::4      1346209                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::5            0                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::6      1176575                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::7      1653298                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::8      1573627                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::9      1393652                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::10      1063537                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::11       802037                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::12       776651                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::13       549563                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::14       571040                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::15       477484                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::16       541174                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::17       380410                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::18       344558                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::19       203354                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::20       445819                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::21            0                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::22       200076                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::23            0                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::24       106660                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::25            0                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::26       141994                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::27            0                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::28        34944                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::29            0                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::30            0                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProviderCorrect      1237424                       # Number of times TAGE Alt Match is the provider and the prediction is correct
system.switch_cpus_1.branchPred.tage.tageAltMatchProviderWouldHaveHit       901758                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct
system.switch_cpus_1.branchPred.tage.tageAltMatchProviderWrong       494433                       # Number of times TAGE Alt Match is the provider and the prediction is wrong
system.switch_cpus_1.branchPred.tage.tageBimodalProviderCorrect     26621615                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct
system.switch_cpus_1.branchPred.tage.tageBimodalProviderWrong       672568                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::0            0                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::1            0                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::2      1615552                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::3            0                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::4      1630830                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::5            0                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::6      1356817                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::7      2044843                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::8      1771275                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::9      2386630                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::10      2048310                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::11      1585901                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::12      1522448                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::13      1100301                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::14      1112670                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::15       860297                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::16       958316                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::17       551032                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::18       622451                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::19       481127                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::20       632281                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::21            0                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::22       455910                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::23            0                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::24       323036                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::25            0                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::26       207782                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::27            0                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::28       310543                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::29            0                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::30       275398                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProviderCorrect     19632757                       # Number of times TAGE Longest Match is the provider and the prediction is correct
system.switch_cpus_1.branchPred.tage.tageLongestMatchProviderWouldHaveHit       365310                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct
system.switch_cpus_1.branchPred.tage.tageLongestMatchProviderWrong      2489136                       # Number of times TAGE Longest Match is the provider and the prediction is wrong
system.switch_cpus_1.branchPred.usedRAS       2604182                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.branchPred.wormholepredictor.whPredictorCorrect        17802                       # Number of time the WH predictor is the provider and the prediction is correct
system.switch_cpus_1.branchPred.wormholepredictor.whPredictorWrong           40                       # Number of time the WH predictor is the provider and the prediction is wrong
system.switch_cpus_1.branchPredindirectMispredicted      4876708                       # Number of mispredicted indirect branches.
system.switch_cpus_1.cc_regfile_reads       344355389                       # number of cc regfile reads
system.switch_cpus_1.cc_regfile_writes      293689681                       # number of cc regfile writes
system.switch_cpus_1.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus_1.commit.branchMispredicts      9074914                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.branches         57167652                       # Number of branches committed
system.switch_cpus_1.commit.bw_lim_events     31184440                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.commitNonSpecStalls            6                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus_1.commit.commitSquashedInsts    343682682                       # The number of squashed insts skipped by commit
system.switch_cpus_1.commit.committedInsts    349837589                       # Number of instructions committed
system.switch_cpus_1.commit.committedOps    591390427                       # Number of ops (including micro ops) committed
system.switch_cpus_1.commit.committed_per_cycle::samples    450275282                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::mean     1.313397                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::stdev     2.271155                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::0    264090994     58.65%     58.65% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::1     73687520     16.36%     75.02% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::2     25743926      5.72%     80.73% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::3     28686088      6.37%     87.10% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::4     14840351      3.30%     90.40% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::5      4915999      1.09%     91.49% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::6      3141876      0.70%     92.19% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::7      3984088      0.88%     93.07% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::8     31184440      6.93%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::total    450275282                       # Number of insts commited each cycle
system.switch_cpus_1.commit.fp_insts           157352                       # Number of committed floating point instructions.
system.switch_cpus_1.commit.function_calls      1587937                       # Number of function calls committed.
system.switch_cpus_1.commit.int_insts       590654168                       # Number of committed integer instructions.
system.switch_cpus_1.commit.loads           104027392                       # Number of loads committed
system.switch_cpus_1.commit.membars                 0                       # Number of memory barriers committed
system.switch_cpus_1.commit.op_class_0::No_OpClass       735700      0.12%      0.12% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntAlu    451836515     76.40%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntMult          343      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntDiv          153      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatAdd            8      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCmp            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCvt            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMult            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMultAcc            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatDiv            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMisc            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatSqrt            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAdd            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAddAcc            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAlu           32      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCmp            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCvt           56      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMisc          112      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMult            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMultAcc            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShift            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShiftAcc            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdDiv            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSqrt            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAdd            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAlu            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCmp            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCvt            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatDiv            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMisc            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMult            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAdd            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAlu            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceCmp            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAes            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAesMix            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash2            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash2            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma2            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma3            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdPredAlu            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemRead    104027358     17.59%     94.12% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemWrite     34633036      5.86%     99.97% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemRead           34      0.00%     99.97% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemWrite       157080      0.03%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::total    591390427                       # Class of committed instruction
system.switch_cpus_1.commit.refs            138817508                       # Number of memory references committed
system.switch_cpus_1.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.vec_insts               0                       # Number of committed Vector instructions.
system.switch_cpus_1.committedInsts         349837589                       # Number of Instructions Simulated
system.switch_cpus_1.committedOps           591390427                       # Number of Ops (including micro ops) Simulated
system.switch_cpus_1.cpi                     1.428551                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               1.428551                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.BlockedCycles    287263577                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.DecodedInsts   1051245444                       # Number of instructions handled by decode
system.switch_cpus_1.decode.IdleCycles       59924084                       # Number of cycles decode is idle
system.switch_cpus_1.decode.RunCycles        90724806                       # Number of cycles decode is running
system.switch_cpus_1.decode.SquashCycles      9095551                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.UnblockCycles     52716342                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.rdAccesses         133081431                       # TLB accesses on read requests
system.switch_cpus_1.dtb.rdMisses             1924705                       # TLB misses on read requests
system.switch_cpus_1.dtb.wrAccesses          42050870                       # TLB accesses on write requests
system.switch_cpus_1.dtb.wrMisses              485664                       # TLB misses on write requests
system.switch_cpus_1.fetch.Branches         118110066                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines        78147861                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles           406555750                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes      2227456                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.IcacheWaitRetryStallCycles           84                       # Number of stall cycles due to full MSHR
system.switch_cpus_1.fetch.Insts            726305991                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.MiscStallCycles          300                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus_1.fetch.PendingTrapStallCycles         4260                       # Number of stall cycles due to pending traps
system.switch_cpus_1.fetch.SquashCycles      18191102                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.branchRate        0.236333                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles     84068425                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches     41277328                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              1.453307                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples    499724370                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     2.415212                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     3.366272                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0      303906615     60.81%     60.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1       11618082      2.32%     63.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2       15449887      3.09%     66.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3       11658877      2.33%     68.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4       10670181      2.14%     70.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5       17291241      3.46%     74.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6       11525493      2.31%     76.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7        9675926      1.94%     78.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8      107928068     21.60%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total    499724370                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fp_regfile_reads          178704                       # number of floating regfile reads
system.switch_cpus_1.fp_regfile_writes          20170                       # number of floating regfile writes
system.switch_cpus_1.idleCycles                 36409                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.branchMispredicts     10584117                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.exec_branches       68616802                       # Number of branches executed
system.switch_cpus_1.iew.exec_nop                   0                       # number of nop insts executed
system.switch_cpus_1.iew.exec_rate           1.543974                       # Inst execution rate
system.switch_cpus_1.iew.exec_refs          180700682                       # number of memory reference insts executed
system.switch_cpus_1.iew.exec_stores         42044539                       # Number of stores executed
system.switch_cpus_1.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.iewBlockCycles      96590780                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts    169450315                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts           65                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts       600614                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts     59646555                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts    935043905                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts    138656143                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts     11417638                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts    771617432                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents       857221                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents     20697229                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles      9095551                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles     22422971                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread0.cacheBlocked       434122                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread0.forwLoads     12058508                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread0.ignoredResponses        18767                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.memOrderViolation        23294                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread0.rescheduledLoads         1865                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread0.squashedLoads     65422923                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread0.squashedStores     24856439                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents        23294                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect      9206083                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect      1378034                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.iew.wb_consumers       882452812                       # num instructions consuming a value
system.switch_cpus_1.iew.wb_count           755723849                       # cumulative count of insts written-back
system.switch_cpus_1.iew.wb_fanout           0.652515                       # average fanout of values written-back
system.switch_cpus_1.iew.wb_producers       575814060                       # num instructions producing a value
system.switch_cpus_1.iew.wb_rate             1.512171                       # insts written-back per cycle
system.switch_cpus_1.iew.wb_sent            759408382                       # cumulative count of insts sent to commit
system.switch_cpus_1.int_regfile_reads     1201849674                       # number of integer regfile reads
system.switch_cpus_1.int_regfile_writes     646214164                       # number of integer regfile writes
system.switch_cpus_1.ipc                     0.700010                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               0.700010                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.FU_type_0::No_OpClass      2161014      0.28%      0.28% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntAlu    593422989     75.78%     76.06% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntMult          360      0.00%     76.06% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntDiv          153      0.00%     76.06% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatAdd           11      0.00%     76.06% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCmp            0      0.00%     76.06% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCvt         1715      0.00%     76.06% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMult            0      0.00%     76.06% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMultAcc            0      0.00%     76.06% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatDiv            0      0.00%     76.06% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMisc            0      0.00%     76.06% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatSqrt            0      0.00%     76.06% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAdd            0      0.00%     76.06% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAddAcc            0      0.00%     76.06% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAlu           40      0.00%     76.06% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCmp            0      0.00%     76.06% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCvt           66      0.00%     76.06% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMisc        19993      0.00%     76.06% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMult            0      0.00%     76.06% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMultAcc            0      0.00%     76.06% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShift            0      0.00%     76.06% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShiftAcc            0      0.00%     76.06% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdDiv            0      0.00%     76.06% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSqrt            0      0.00%     76.06% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAdd            0      0.00%     76.06% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAlu            0      0.00%     76.06% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCmp            0      0.00%     76.06% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCvt           58      0.00%     76.06% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatDiv            0      0.00%     76.06% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMisc            0      0.00%     76.06% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMult            0      0.00%     76.06% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     76.06% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     76.06% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAdd            0      0.00%     76.06% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAlu            0      0.00%     76.06% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceCmp            0      0.00%     76.06% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     76.06% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     76.06% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAes            0      0.00%     76.06% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAesMix            0      0.00%     76.06% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash            0      0.00%     76.06% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash2            0      0.00%     76.06% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash            0      0.00%     76.06% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     76.06% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma2            0      0.00%     76.06% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma3            0      0.00%     76.06% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdPredAlu            0      0.00%     76.06% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemRead    143748290     18.36%     94.42% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemWrite     43523208      5.56%     99.98% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemRead           49      0.00%     99.98% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemWrite       157124      0.02%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::total    783035070                       # Type of FU issued
system.switch_cpus_1.iq.fp_alu_accesses        179092                       # Number of floating point alu accesses
system.switch_cpus_1.iq.fp_inst_queue_reads       374744                       # Number of floating instruction queue reads
system.switch_cpus_1.iq.fp_inst_queue_wakeup_accesses       178439                       # Number of floating instruction queue wakeup accesses
system.switch_cpus_1.iq.fp_inst_queue_writes       611688                       # Number of floating instruction queue writes
system.switch_cpus_1.iq.fu_busy_cnt                 0                       # FU busy when requested
system.switch_cpus_1.iq.fu_busy_rate                0                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.fu_full::No_OpClass            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntAlu             0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntMult            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntDiv             0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatAdd            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCmp            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCvt            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMult            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMultAcc            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatDiv            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMisc            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatSqrt            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAdd            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAddAcc            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAlu            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCmp            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCvt            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMisc            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMult            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMultAcc            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShift            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShiftAcc            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdDiv            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSqrt            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAdd            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAlu            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCmp            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCvt            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatDiv            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMisc            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMult            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatSqrt            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAdd            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAlu            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceCmp            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAes            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAesMix            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash2            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash2            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma2            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma3            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdPredAlu            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemRead            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemWrite            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemRead            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemWrite            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IprAccess            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::InstPrefetch            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.int_alu_accesses    780694964                       # Number of integer alu accesses
system.switch_cpus_1.iq.int_inst_queue_reads   2097293602                       # Number of integer instruction queue reads
system.switch_cpus_1.iq.int_inst_queue_wakeup_accesses    755545410                       # Number of integer instruction queue wakeup accesses
system.switch_cpus_1.iq.int_inst_queue_writes   1278108539                       # Number of integer instruction queue writes
system.switch_cpus_1.iq.iqInstsAdded        935043723                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued       783035070                       # Number of instructions issued
system.switch_cpus_1.iq.iqNonSpecInstsAdded          182                       # Number of non-speculative instructions added to the IQ
system.switch_cpus_1.iq.iqSquashedInstsExamined    343653477                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued     31873836                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedNonSpecRemoved          176                       # Number of squashed non-spec instructions that were removed
system.switch_cpus_1.iq.iqSquashedOperandsExamined    549290906                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.iq.issued_per_cycle::samples    499724370                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::mean     1.566934                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::stdev     1.711594                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::0    231579316     46.34%     46.34% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::1     56364119     11.28%     57.62% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::2     44622470      8.93%     66.55% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::3     31207849      6.25%     72.79% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::4    135950616     27.21%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::total    499724370                       # Number of insts issued each cycle
system.switch_cpus_1.iq.rate                 1.566820                       # Inst issue rate
system.switch_cpus_1.iq.vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus_1.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus_1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus_1.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus_1.itb.rdAccesses                 0                       # TLB accesses on read requests
system.switch_cpus_1.itb.rdMisses                   0                       # TLB misses on read requests
system.switch_cpus_1.itb.wrAccesses          78148252                       # TLB accesses on write requests
system.switch_cpus_1.itb.wrMisses                 454                       # TLB misses on write requests
system.switch_cpus_1.memDep0.conflictingLoads     27940321                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores     15449306                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads    169450315                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores     59646555                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.misc_regfile_reads     330759705                       # number of misc regfile reads
system.switch_cpus_1.numCycles              499760779                       # number of cpu cycles simulated
system.switch_cpus_1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus_1.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus_1.rename.BlockCycles     146516400                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.CommittedMaps    743940150                       # Number of HB maps that are committed
system.switch_cpus_1.rename.IQFullEvents     88189804                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.IdleCycles       80933736                       # Number of cycles rename is idle
system.switch_cpus_1.rename.LQFullEvents      5146265                       # Number of times rename has blocked due to LQ full
system.switch_cpus_1.rename.ROBFullEvents       258353                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RenameLookups   2559505024                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RenamedInsts   1005488912                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RenamedOperands   1226547647                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RunCycles       120147493                       # Number of cycles rename is running
system.switch_cpus_1.rename.SQFullEvents     40792861                       # Number of times rename has blocked due to SQ full
system.switch_cpus_1.rename.SquashCycles      9095551                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.UnblockCycles    143030994                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.UndoneMaps      482607497                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.fp_rename_lookups      1327047                       # Number of floating rename lookups
system.switch_cpus_1.rename.int_rename_lookups   1632960398                       # Number of integer rename lookups
system.switch_cpus_1.rename.serializeStallCycles          187                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.serializingInsts            7                       # count of serializing insts renamed
system.switch_cpus_1.rename.skidInsts       236586664                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.tempSerializingInsts            6                       # count of temporary serializing insts renamed
system.switch_cpus_1.rob.rob_reads         1354161377                       # The number of ROB reads
system.switch_cpus_1.rob.rob_writes        1919962987                       # The number of ROB writes
system.switch_cpus_1.timesIdled                   449                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      5573882                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          381                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     11147766                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            381                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp             531537                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       468598                       # Transaction distribution
system.membus.trans_dist::CleanEvict           398176                       # Transaction distribution
system.membus.trans_dist::ReadExReq            335077                       # Transaction distribution
system.membus.trans_dist::ReadExResp           335077                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        531537                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      2600002                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      2600002                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                2600002                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     85453568                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     85453568                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                85453568                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            866614                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  866614    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              866614                       # Request fanout histogram
system.membus.reqLayer2.occupancy          3829481500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy         4698835000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.9                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 1378201567500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1378201567500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1378201567500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.power_state.pwrStateResidencyTicks::OFF 1378201567500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1378201567500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1378201567500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.power_state.numTransitions            1                       # Number of power state transitions
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF 1378201567500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           4699927                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      2218661                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         1006                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         4221371                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           873956                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          873956                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          1008                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      4698920                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         3021                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     16718628                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              16721649                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       128832                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    468668096                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              468796928                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          867156                       # Total snoops (count)
system.tol2bus.snoopTraffic                  29990272                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          6441040                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000059                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.007691                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                6440659     99.99%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    381      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            6441040                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         7324952000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.9                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        8359314000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1510999                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 1378201567500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.switch_cpus_1.inst          448                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus_1.data      4706821                       # number of demand (read+write) hits
system.l2.demand_hits::total                  4707269                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus_1.inst          448                       # number of overall hits
system.l2.overall_hits::.switch_cpus_1.data      4706821                       # number of overall hits
system.l2.overall_hits::total                 4707269                       # number of overall hits
system.l2.demand_misses::.switch_cpus_1.inst          560                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus_1.data       866055                       # number of demand (read+write) misses
system.l2.demand_misses::total                 866615                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus_1.inst          560                       # number of overall misses
system.l2.overall_misses::.switch_cpus_1.data       866055                       # number of overall misses
system.l2.overall_misses::total                866615                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus_1.inst     48001500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus_1.data  76039605000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      76087606500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.inst     48001500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.data  76039605000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     76087606500                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus_1.inst         1008                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus_1.data      5572876                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              5573884                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.inst         1008                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.data      5572876                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             5573884                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus_1.inst     0.555556                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus_1.data     0.155405                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.155478                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus_1.inst     0.555556                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus_1.data     0.155405                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.155478                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus_1.inst 85716.964286                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus_1.data 87799.972288                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 87798.626264                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.inst 85716.964286                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.data 87799.972288                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 87798.626264                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              468598                       # number of writebacks
system.l2.writebacks::total                    468598                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus_1.inst          560                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus_1.data       866055                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            866615                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.inst          560                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.data       866055                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           866615                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus_1.inst     42411500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus_1.data  67379055000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  67421466500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.inst     42411500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.data  67379055000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  67421466500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus_1.inst     0.555556                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus_1.data     0.155405                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.155478                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.inst     0.555556                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.data     0.155405                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.155478                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 75734.821429                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.data 77799.972288                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 77798.637803                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 75734.821429                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.data 77799.972288                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 77798.637803                       # average overall mshr miss latency
system.l2.replacements                         867156                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      1750063                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1750063                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      1750063                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1750063                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         1006                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             1006                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         1006                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         1006                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.switch_cpus_1.data       538879                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                538879                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus_1.data       335077                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              335077                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus_1.data  29199249000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   29199249000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus_1.data       873956                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            873956                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus_1.data     0.383403                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.383403                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus_1.data 87141.907681                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 87141.907681                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus_1.data       335077                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         335077                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus_1.data  25848479000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  25848479000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus_1.data     0.383403                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.383403                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus_1.data 77141.907681                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 77141.907681                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus_1.inst          448                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                448                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus_1.inst          560                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              560                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus_1.inst     48001500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     48001500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus_1.inst         1008                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           1008                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus_1.inst     0.555556                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.555556                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus_1.inst 85716.964286                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 85716.964286                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus_1.inst          560                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          560                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.inst     42411500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     42411500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.inst     0.555556                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.555556                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.inst 75734.821429                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 75734.821429                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus_1.data      4167942                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           4167942                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus_1.data       530978                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          530978                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus_1.data  46840356000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  46840356000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus_1.data      4698920                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       4698920                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus_1.data     0.113000                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.113000                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus_1.data 88215.248089                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 88215.248089                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus_1.data       530978                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       530978                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus_1.data  41530576000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  41530576000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus_1.data     0.113000                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.113000                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus_1.data 78215.248089                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 78215.248089                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 1378201567500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                        32768                       # Cycle average of tags in use
system.l2.tags.total_refs                    11785689                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    899924                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     13.096316                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      27.097033                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data       154.455988                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  1124.665996                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus_1.inst    27.100865                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus_1.data 31434.680118                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000827                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.004714                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.034322                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus_1.inst     0.000827                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus_1.data     0.959310                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          217                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1073                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         4024                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        23025                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         4429                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  90049284                       # Number of tag accesses
system.l2.tags.data_accesses                 90049284                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1378201567500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.switch_cpus_1.inst        35776                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus_1.data     55427520                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           55463296                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus_1.inst        35776                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         35776                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     29990272                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        29990272                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus_1.inst          559                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus_1.data       866055                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              866614                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       468598                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             468598                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus_1.inst       143172                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus_1.data    221816206                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             221959379                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus_1.inst       143172                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           143172                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      120018510                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            120018510                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      120018510                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.inst       143172                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.data    221816206                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            341977889                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    468598.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.inst::samples       559.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.data::samples    865291.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.045142058500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        28246                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        28246                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             2220502                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             440974                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      866614                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     468598                       # Number of write requests accepted
system.mem_ctrls.readBursts                    866614                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   468598                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    764                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             51154                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             53344                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             55873                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             56643                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             54551                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             56807                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             54785                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             55702                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             54742                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             53968                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            54950                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            52725                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            53631                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            51954                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            55025                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            49996                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             28837                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             29699                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             29647                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             29872                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             29047                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             30083                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             29223                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             30286                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             29612                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             29557                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            30198                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            28913                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            28445                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            28183                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            29439                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            27528                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.06                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.70                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  15480637500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 4329250000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             31715325000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     17879.12                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                36629.12                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   429698                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  194383                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 49.63                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                41.48                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                866614                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               468598                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  782579                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   60022                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   18105                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    5125                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      17                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   7546                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   8039                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  25572                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  27517                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  28199                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  28394                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  28432                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  28501                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  28528                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  28547                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  28634                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  28554                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  28658                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  28793                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  29104                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  28690                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  28578                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  28266                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     26                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       710325                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    120.227558                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    86.958209                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   163.795599                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       532161     74.92%     74.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       115945     16.32%     91.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        22516      3.17%     94.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        10490      1.48%     95.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         6591      0.93%     96.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         4503      0.63%     97.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         3263      0.46%     97.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         2704      0.38%     98.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        12152      1.71%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       710325                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        28246                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      30.645295                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     24.057146                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    138.811140                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023        28231     99.95%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047           10      0.04%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-3071            2      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-4095            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::10240-11263            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::18432-19455            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         28246                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        28246                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.588862                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.562590                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.953522                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            20089     71.12%     71.12% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              484      1.71%     72.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             6989     24.74%     97.58% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              586      2.07%     99.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               79      0.28%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               17      0.06%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                2      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         28246                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               55414400                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   48896                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                29988416                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                55463296                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             29990272                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       221.76                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       120.01                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    221.96                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    120.02                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.67                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.73                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.94                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  249899203500                       # Total gap between requests
system.mem_ctrls.avgGap                     187160.69                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus_1.inst        35776                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus_1.data     55378624                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     29988416                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus_1.inst 143172.499737119244                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus_1.data 221620528.568929582834                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 120011082.342257991433                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.inst          559                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.data       866055                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       468598                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.inst     19383000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.data  31695942000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 5944857443750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.inst     34674.42                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.data     36598.07                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  12686476.35                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    46.77                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           2486976240                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           1321836450                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          3048715740                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         1210387500                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     19725026880.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      67702603860                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      38941350240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       134436896910                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        538.004992                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 100539276750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   8343920000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 140997192750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           2584837080                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           1373846925                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          3133453260                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         1235542680                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     19725026880.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      69530652570                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      37401940800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       134985300195                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        540.199655                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  96515801000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   8343920000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 145020668500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 1378201567500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst   1358098985                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst     67511480                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus_1.inst     78146412                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       1503756877                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   1358098985                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst     67511480                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus_1.inst     78146412                       # number of overall hits
system.cpu.icache.overall_hits::total      1503756877                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         2208                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus_1.inst         1449                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3657                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         2208                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus_1.inst         1449                       # number of overall misses
system.cpu.icache.overall_misses::total          3657                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus_1.inst     78854000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     78854000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus_1.inst     78854000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     78854000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst   1358101193                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst     67511480                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus_1.inst     78147861                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   1503760534                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   1358101193                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst     67511480                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus_1.inst     78147861                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   1503760534                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000002                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus_1.inst     0.000019                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000002                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000002                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus_1.inst     0.000019                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000002                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus_1.inst 54419.599724                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 21562.482909                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus_1.inst 54419.599724                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 21562.482909                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1361                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 8                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs   170.125000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         2703                       # number of writebacks
system.cpu.icache.writebacks::total              2703                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus_1.inst          441                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          441                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus_1.inst          441                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          441                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus_1.inst         1008                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1008                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus_1.inst         1008                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1008                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus_1.inst     54250500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     54250500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus_1.inst     54250500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     54250500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus_1.inst     0.000013                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus_1.inst     0.000013                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 53819.940476                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 53819.940476                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 53819.940476                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 53819.940476                       # average overall mshr miss latency
system.cpu.icache.replacements                   2703                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   1358098985                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst     67511480                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus_1.inst     78146412                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      1503756877                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         2208                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus_1.inst         1449                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3657                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus_1.inst     78854000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     78854000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst   1358101193                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst     67511480                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus_1.inst     78147861                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   1503760534                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000002                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus_1.inst     0.000019                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000002                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus_1.inst 54419.599724                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 21562.482909                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus_1.inst          441                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          441                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus_1.inst         1008                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1008                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus_1.inst     54250500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     54250500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus_1.inst     0.000013                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.inst 53819.940476                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 53819.940476                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 1378201567500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           506.175396                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1503760092                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              3215                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          467732.532504                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   488.180343                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus_1.inst    17.995053                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.953477                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus_1.inst     0.035147                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.988624                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           94                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           65                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          350                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        3007524283                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       3007524283                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1378201567500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1378201567500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 1378201567500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1378201567500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1378201567500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 1378201567500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1378201567500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    419555746                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     20878432                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus_1.data    148038629                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        588472807                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    419555746                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     20878432                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus_1.data    148038629                       # number of overall hits
system.cpu.dcache.overall_hits::total       588472807                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data     14239596                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data       601765                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus_1.data      7441537                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       22282898                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data     14239596                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data       601765                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus_1.data      7441537                       # number of overall misses
system.cpu.dcache.overall_misses::total      22282898                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  13810329500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::.switch_cpus_1.data 216064279107                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 229874608607                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  13810329500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus_1.data 216064279107                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 229874608607                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    433795342                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     21480197                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus_1.data    155480166                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    610755705                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    433795342                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     21480197                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus_1.data    155480166                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    610755705                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.032826                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.028015                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus_1.data     0.047862                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.036484                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.032826                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.028015                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus_1.data     0.047862                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.036484                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 22949.705450                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus_1.data 29034.899525                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 10316.189959                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 22949.705450                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus_1.data 29034.899525                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 10316.189959                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      4477723                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          170                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            522942                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs     8.562561                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          170                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      9935926                       # number of writebacks
system.cpu.dcache.writebacks::total           9935926                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus_1.data      1868661                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      1868661                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus_1.data      1868661                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      1868661                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       601765                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::.switch_cpus_1.data      5572876                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      6174641                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       601765                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus_1.data      5572876                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      6174641                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  13208564500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus_1.data 134410005608                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 147618570108                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  13208564500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus_1.data 134410005608                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 147618570108                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.028015                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus_1.data     0.035843                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.010110                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.028015                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus_1.data     0.035843                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.010110                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 21949.705450                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus_1.data 24118.606911                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 23907.231223                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 21949.705450                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus_1.data 24118.606911                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 23907.231223                       # average overall mshr miss latency
system.cpu.dcache.replacements               20413725                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    310652725                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     17684327                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus_1.data    114116322                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       442453374                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data     11103242                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data       483337                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus_1.data      6567482                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      18154061                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data   9372095500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus_1.data 178699610000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 188071705500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    321755967                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     18167664                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus_1.data    120683804                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    460607435                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.034508                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.026604                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus_1.data     0.054419                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.039413                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 19390.395314                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus_1.data 27209.760149                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 10359.759478                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus_1.data      1868523                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      1868523                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       483337                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus_1.data      4698959                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      5182296                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data   8888758500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus_1.data  97921425500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 106810184000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.026604                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus_1.data     0.038936                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.011251                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 18390.395314                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.data 20838.961459                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 20610.591136                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    108903021                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      3194105                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus_1.data     33922307                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      146019433                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      3136354                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data       118428                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus_1.data       874055                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      4128837                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data   4438234000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus_1.data  37364669107                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  41802903107                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    112039375                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      3312533                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus_1.data     34796362                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    150148270                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.027993                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.035751                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus_1.data     0.025119                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.027498                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 37476.221839                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus_1.data 42748.647519                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 10124.619380                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus_1.data          138                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          138                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data       118428                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus_1.data       873917                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       992345                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data   4319806000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus_1.data  36488580108                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  40808386108                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.035751                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus_1.data     0.025115                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.006609                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 36476.221839                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus_1.data 41752.912586                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 41123.184082                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 1378201567500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.995293                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           608887044                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          20414237                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             29.826588                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   381.292412                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data    37.876499                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus_1.data    92.826382                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.744712                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.073978                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus_1.data     0.181302                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999991                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          239                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          273                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        1241925647                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       1241925647                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1378201567500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               2                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON 1026110800500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::OFF 352090767000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
