Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Fri Apr 15 04:19:49 2022
| Host         : Bryan running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file au_top_0_timing_summary_routed.rpt -pb au_top_0_timing_summary_routed.pb -rpx au_top_0_timing_summary_routed.rpx -warn_on_violation
| Design       : au_top_0
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (7)
6. checking no_output_delay (19)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (60)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (7)
------------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (19)
--------------------------------
 There are 19 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (60)
----------------------
 There are 60 combinational loops in the design. (HIGH)


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -25.173    -8987.642                    416                 1351        0.102        0.000                      0                 1351        4.500        0.000                       0                   478  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0             -25.173    -8987.642                    416                 1351        0.102        0.000                      0                 1351        4.500        0.000                       0                   478  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :          416  Failing Endpoints,  Worst Slack      -25.173ns,  Total Violation    -8987.641ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.102ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -25.173ns  (required time - arrival time)
  Source:                 button_panel_controller/check_/button_cond/M_ctr_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            betaCPU/r/M_guess_4_letter_2_q_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        34.830ns  (logic 9.718ns (27.901%)  route 25.112ns (72.099%))
  Logic Levels:           46  (CARRY4=8 LUT2=1 LUT3=1 LUT4=4 LUT5=7 LUT6=24 MUXF7=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.206ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=477, routed)         1.622     5.206    button_panel_controller/check_/button_cond/CLK
    SLICE_X58Y61         FDRE                                         r  button_panel_controller/check_/button_cond/M_ctr_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y61         FDRE (Prop_fdre_C_Q)         0.456     5.662 f  button_panel_controller/check_/button_cond/M_ctr_q_reg[5]/Q
                         net (fo=2, routed)           0.652     6.314    button_panel_controller/check_/button_cond/M_ctr_q_reg[5]
    SLICE_X58Y61         LUT4 (Prop_lut4_I0_O)        0.124     6.438 f  button_panel_controller/check_/button_cond/M_last_q_i_3__4/O
                         net (fo=2, routed)           0.951     7.389    button_panel_controller/check_/button_cond/M_last_q_i_3__4_n_0
    SLICE_X59Y65         LUT6 (Prop_lut6_I3_O)        0.124     7.513 f  button_panel_controller/check_/button_cond/FSM_sequential_M_game_fsm_q[4]_i_6/O
                         net (fo=1, routed)           0.946     8.460    keyboard_controller/r_/button_cond/FSM_sequential_M_game_fsm_q[2]_i_2
    SLICE_X63Y67         LUT6 (Prop_lut6_I1_O)        0.124     8.584 f  keyboard_controller/r_/button_cond/FSM_sequential_M_game_fsm_q[4]_i_4/O
                         net (fo=14, routed)          0.667     9.250    betaCPU/control_unit/FSM_sequential_M_game_fsm_q_reg[4]_3
    SLICE_X65Y67         LUT6 (Prop_lut6_I2_O)        0.124     9.374 r  betaCPU/control_unit/out1_carry_i_28/O
                         net (fo=18, routed)          0.987    10.361    betaCPU/r/out1_carry_i_3_1
    SLICE_X62Y61         LUT6 (Prop_lut6_I2_O)        0.124    10.485 f  betaCPU/r/io_led_OBUF[0]_inst_i_5/O
                         net (fo=1, routed)           0.573    11.058    betaCPU/control_unit/M_matrix2_letter_address_dff_q_reg[4]_1
    SLICE_X58Y60         LUT5 (Prop_lut5_I4_O)        0.124    11.182 r  betaCPU/control_unit/io_led_OBUF[0]_inst_i_2/O
                         net (fo=22, routed)          0.515    11.697    betaCPU/r/M_guess_1_letter_1_q_reg[3]_0[0]
    SLICE_X60Y62         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.510    12.207 r  betaCPU/r/i__carry_i_45/O[0]
                         net (fo=2, routed)           0.584    12.791    betaCPU/control_unit/in25[0]
    SLICE_X59Y58         LUT4 (Prop_lut4_I3_O)        0.295    13.086 r  betaCPU/control_unit/i__carry__0_i_8/O
                         net (fo=1, routed)           0.151    13.237    betaCPU/control_unit/i__carry__0_i_8_n_0
    SLICE_X59Y58         LUT6 (Prop_lut6_I0_O)        0.124    13.361 f  betaCPU/control_unit/i__carry__0_i_6/O
                         net (fo=21, routed)          0.454    13.815    betaCPU/control_unit/FSM_sequential_M_game_fsm_q_reg[5]_1
    SLICE_X58Y58         LUT5 (Prop_lut5_I3_O)        0.124    13.939 r  betaCPU/control_unit/i__carry_i_14/O
                         net (fo=2, routed)           0.302    14.241    betaCPU/control_unit/i__carry_i_14_n_0
    SLICE_X59Y59         LUT6 (Prop_lut6_I5_O)        0.124    14.365 r  betaCPU/control_unit/i__carry_i_7/O
                         net (fo=2, routed)           0.165    14.530    betaCPU/control_unit/i__carry_i_7_n_0
    SLICE_X59Y59         LUT6 (Prop_lut6_I3_O)        0.124    14.654 r  betaCPU/control_unit/i__carry_i_1__1/O
                         net (fo=9, routed)           0.562    15.216    betaCPU/control_unit/M_control_unit_regfile_out_b[2]
    SLICE_X56Y60         LUT6 (Prop_lut6_I1_O)        0.124    15.340 r  betaCPU/control_unit/out1_carry_i_7/O
                         net (fo=1, routed)           0.000    15.340    betaCPU/game_alu/S[2]
    SLICE_X56Y60         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    15.692 r  betaCPU/game_alu/out1_carry/O[3]
                         net (fo=8, routed)           0.762    16.454    reset_cond/M_stage_q_reg[3][2]_alias
    SLICE_X56Y53         LUT6 (Prop_lut6_I4_O)        0.307    16.761 r  reset_cond/i__carry_i_11__1_comp_1/O
                         net (fo=4, routed)           0.683    17.444    betaCPU/r/M_matrix3_letter_address_dff_q_reg[1]
    SLICE_X56Y53         LUT6 (Prop_lut6_I2_O)        0.124    17.568 r  betaCPU/r/io_led_OBUF[8]_inst_i_6/O
                         net (fo=1, routed)           0.000    17.568    betaCPU/control_unit/M_i_q[0]_i_2_0
    SLICE_X56Y53         MUXF7 (Prop_muxf7_I0_O)      0.241    17.809 r  betaCPU/control_unit/io_led_OBUF[8]_inst_i_5/O
                         net (fo=3, routed)           0.517    18.325    betaCPU/control_unit/io_led_OBUF[8]_inst_i_5_n_0
    SLICE_X57Y53         LUT6 (Prop_lut6_I5_O)        0.298    18.623 r  betaCPU/control_unit/io_led_OBUF[8]_inst_i_2/O
                         net (fo=7, routed)           0.623    19.246    betaCPU/control_unit/io_led_OBUF[8]_inst_i_2_n_0
    SLICE_X56Y60         LUT4 (Prop_lut4_I3_O)        0.124    19.370 r  betaCPU/control_unit/out1_carry_i_9/O
                         net (fo=1, routed)           0.000    19.370    betaCPU/game_alu/S[0]
    SLICE_X56Y60         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544    19.914 r  betaCPU/game_alu/out1_carry/O[2]
                         net (fo=8, routed)           0.683    20.597    betaCPU/control_unit/M_guess_1_letter_1_q_reg[3][1]
    SLICE_X62Y60         LUT6 (Prop_lut6_I5_O)        0.301    20.898 r  betaCPU/control_unit/i__carry_i_18__0_comp/O
                         net (fo=20, routed)          1.944    22.842    betaCPU/r/M_control_unit_regfile_rb__0[0]
    SLICE_X52Y58         LUT6 (Prop_lut6_I4_O)        0.124    22.966 r  betaCPU/r/i__carry_i_6__0/O
                         net (fo=2, routed)           0.866    23.832    betaCPU/control_unit/M_matrix4_letter_address_dff_q_reg[4]_0
    SLICE_X55Y60         LUT5 (Prop_lut5_I0_O)        0.124    23.956 r  betaCPU/control_unit/io_led_OBUF[12]_inst_i_2/O
                         net (fo=11, routed)          0.379    24.336    betaCPU/control_unit/i__carry_i_1_n_0
    SLICE_X56Y61         LUT5 (Prop_lut5_I0_O)        0.124    24.460 r  betaCPU/control_unit/out1_carry__0_i_8/O
                         net (fo=1, routed)           0.000    24.460    betaCPU/game_alu/M_guess_1_letter_1_q[4]_i_4_0[0]
    SLICE_X56Y61         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    24.887 r  betaCPU/game_alu/out1_carry__0/O[1]
                         net (fo=4, routed)           0.424    25.311    betaCPU/control_unit/M_word_index_q_reg[7]_0[1]
    SLICE_X57Y60         LUT6 (Prop_lut6_I5_O)        0.306    25.617 r  betaCPU/control_unit/i__carry_i_9__1_comp/O
                         net (fo=19, routed)          1.520    27.137    betaCPU/control_unit/M_control_unit_regfile_rb__0[2]
    SLICE_X57Y58         LUT6 (Prop_lut6_I3_O)        0.124    27.261 r  betaCPU/control_unit/i__carry_i_1__0/O
                         net (fo=10, routed)          0.353    27.614    betaCPU/control_unit/M_control_unit_regfile_out_b[3]
    SLICE_X56Y60         LUT5 (Prop_lut5_I2_O)        0.124    27.738 r  betaCPU/control_unit/out1_carry_i_6/O
                         net (fo=1, routed)           0.000    27.738    betaCPU/game_alu/S[3]
    SLICE_X56Y60         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    28.114 r  betaCPU/game_alu/out1_carry/CO[3]
                         net (fo=1, routed)           0.000    28.114    betaCPU/game_alu/out1_carry_n_0
    SLICE_X56Y61         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    28.333 r  betaCPU/game_alu/out1_carry__0/O[0]
                         net (fo=5, routed)           0.701    29.034    betaCPU/control_unit/M_word_index_q_reg[7]_0[0]
    SLICE_X56Y54         LUT6 (Prop_lut6_I4_O)        0.295    29.329 r  betaCPU/control_unit/i__carry_i_7__1_comp_1/O
                         net (fo=23, routed)          0.760    30.089    betaCPU/r/M_control_unit_regfile_rb__0[1]
    SLICE_X56Y57         LUT6 (Prop_lut6_I1_O)        0.124    30.213 r  betaCPU/r/io_led_OBUF[9]_inst_i_2/O
                         net (fo=9, routed)           0.627    30.840    betaCPU/r/io_led_OBUF[13]_inst_i_2_0[0]
    SLICE_X56Y60         LUT6 (Prop_lut6_I1_O)        0.124    30.964 r  betaCPU/r/out1_carry_i_8/O
                         net (fo=1, routed)           0.000    30.964    betaCPU/game_alu/S[1]
    SLICE_X56Y60         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230    31.194 f  betaCPU/game_alu/out1_carry/O[1]
                         net (fo=9, routed)           0.627    31.821    betaCPU/control_unit/M_guess_1_letter_1_q_reg[3][0]
    SLICE_X57Y56         LUT4 (Prop_lut4_I1_O)        0.306    32.127 r  betaCPU/control_unit/i__carry__0_i_11/O
                         net (fo=2, routed)           0.331    32.459    betaCPU/control_unit/i__carry__0_i_11_n_0
    SLICE_X55Y57         LUT6 (Prop_lut6_I5_O)        0.124    32.583 r  betaCPU/control_unit/i__carry_i_30/O
                         net (fo=24, routed)          0.540    33.122    betaCPU/r/i__carry_i_8__0_1
    SLICE_X56Y58         LUT6 (Prop_lut6_I2_O)        0.124    33.246 r  betaCPU/r/io_led_OBUF[14]_inst_i_8/O
                         net (fo=1, routed)           0.816    34.063    betaCPU/r/io_led_OBUF[14]_inst_i_8_n_0
    SLICE_X53Y58         LUT6 (Prop_lut6_I5_O)        0.124    34.187 r  betaCPU/r/io_led_OBUF[14]_inst_i_3/O
                         net (fo=2, routed)           0.662    34.849    betaCPU/control_unit/M_guess_1_letter_1_q[6]_i_10
    SLICE_X56Y61         LUT6 (Prop_lut6_I2_O)        0.124    34.973 r  betaCPU/control_unit/out1_carry__0_i_6_comp_1/O
                         net (fo=1, routed)           0.000    34.973    betaCPU/game_alu/M_guess_1_letter_1_q[4]_i_4_0[2]
    SLICE_X56Y61         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    35.325 r  betaCPU/game_alu/out1_carry__0/O[3]
                         net (fo=3, routed)           0.608    35.933    betaCPU/game_alu/out1_carry__0_i_8[3]
    SLICE_X56Y64         LUT5 (Prop_lut5_I0_O)        0.307    36.240 r  betaCPU/game_alu/io_led_OBUF[21]_inst_i_7/O
                         net (fo=4, routed)           0.329    36.569    betaCPU/game_alu/io_led_OBUF[21]_inst_i_7_n_0
    SLICE_X56Y65         LUT6 (Prop_lut6_I4_O)        0.124    36.693 f  betaCPU/game_alu/io_led_OBUF[21]_inst_i_2_comp_2/O
                         net (fo=17, routed)          0.403    37.097    betaCPU/control_unit/FSM_sequential_M_game_fsm_q_reg[3]_17
    SLICE_X54Y66         LUT6 (Prop_lut6_I2_O)        0.124    37.221 r  betaCPU/control_unit/M_temp_guess_g_letter_i_q[5]_i_2/O
                         net (fo=4, routed)           0.338    37.559    betaCPU/control_unit/M_temp_guess_g_letter_i_q[5]_i_2_n_0
    SLICE_X54Y65         LUT3 (Prop_lut3_I2_O)        0.124    37.683 f  betaCPU/control_unit/M_guess_1_letter_2_q[6]_i_2/O
                         net (fo=32, routed)          0.678    38.361    betaCPU/control_unit/M_guess_1_letter_2_q[6]_i_2_n_0
    SLICE_X54Y63         LUT2 (Prop_lut2_I0_O)        0.124    38.485 f  betaCPU/control_unit/M_guess_1_letter_1_q[6]_i_5/O
                         net (fo=3, routed)           0.628    39.113    betaCPU/control_unit/M_guess_1_letter_1_q[6]_i_5_n_0
    SLICE_X57Y60         LUT5 (Prop_lut5_I4_O)        0.124    39.237 r  betaCPU/control_unit/M_guess_4_letter_2_q[6]_i_1/O
                         net (fo=7, routed)           0.800    40.036    betaCPU/r/M_guess_4_letter_2_q_reg[6]_0[0]
    SLICE_X57Y57         FDRE                                         r  betaCPU/r/M_guess_4_letter_2_q_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=477, routed)         1.442    14.846    betaCPU/r/clk_IBUF_BUFG
    SLICE_X57Y57         FDRE                                         r  betaCPU/r/M_guess_4_letter_2_q_reg[4]/C
                         clock pessimism              0.258    15.104    
                         clock uncertainty           -0.035    15.069    
    SLICE_X57Y57         FDRE (Setup_fdre_C_CE)      -0.205    14.864    betaCPU/r/M_guess_4_letter_2_q_reg[4]
  -------------------------------------------------------------------
                         required time                         14.864    
                         arrival time                         -40.036    
  -------------------------------------------------------------------
                         slack                                -25.173    

Slack (VIOLATED) :        -25.173ns  (required time - arrival time)
  Source:                 button_panel_controller/check_/button_cond/M_ctr_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            betaCPU/r/M_guess_4_letter_2_q_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        34.830ns  (logic 9.718ns (27.901%)  route 25.112ns (72.099%))
  Logic Levels:           46  (CARRY4=8 LUT2=1 LUT3=1 LUT4=4 LUT5=7 LUT6=24 MUXF7=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.206ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=477, routed)         1.622     5.206    button_panel_controller/check_/button_cond/CLK
    SLICE_X58Y61         FDRE                                         r  button_panel_controller/check_/button_cond/M_ctr_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y61         FDRE (Prop_fdre_C_Q)         0.456     5.662 f  button_panel_controller/check_/button_cond/M_ctr_q_reg[5]/Q
                         net (fo=2, routed)           0.652     6.314    button_panel_controller/check_/button_cond/M_ctr_q_reg[5]
    SLICE_X58Y61         LUT4 (Prop_lut4_I0_O)        0.124     6.438 f  button_panel_controller/check_/button_cond/M_last_q_i_3__4/O
                         net (fo=2, routed)           0.951     7.389    button_panel_controller/check_/button_cond/M_last_q_i_3__4_n_0
    SLICE_X59Y65         LUT6 (Prop_lut6_I3_O)        0.124     7.513 f  button_panel_controller/check_/button_cond/FSM_sequential_M_game_fsm_q[4]_i_6/O
                         net (fo=1, routed)           0.946     8.460    keyboard_controller/r_/button_cond/FSM_sequential_M_game_fsm_q[2]_i_2
    SLICE_X63Y67         LUT6 (Prop_lut6_I1_O)        0.124     8.584 f  keyboard_controller/r_/button_cond/FSM_sequential_M_game_fsm_q[4]_i_4/O
                         net (fo=14, routed)          0.667     9.250    betaCPU/control_unit/FSM_sequential_M_game_fsm_q_reg[4]_3
    SLICE_X65Y67         LUT6 (Prop_lut6_I2_O)        0.124     9.374 r  betaCPU/control_unit/out1_carry_i_28/O
                         net (fo=18, routed)          0.987    10.361    betaCPU/r/out1_carry_i_3_1
    SLICE_X62Y61         LUT6 (Prop_lut6_I2_O)        0.124    10.485 f  betaCPU/r/io_led_OBUF[0]_inst_i_5/O
                         net (fo=1, routed)           0.573    11.058    betaCPU/control_unit/M_matrix2_letter_address_dff_q_reg[4]_1
    SLICE_X58Y60         LUT5 (Prop_lut5_I4_O)        0.124    11.182 r  betaCPU/control_unit/io_led_OBUF[0]_inst_i_2/O
                         net (fo=22, routed)          0.515    11.697    betaCPU/r/M_guess_1_letter_1_q_reg[3]_0[0]
    SLICE_X60Y62         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.510    12.207 r  betaCPU/r/i__carry_i_45/O[0]
                         net (fo=2, routed)           0.584    12.791    betaCPU/control_unit/in25[0]
    SLICE_X59Y58         LUT4 (Prop_lut4_I3_O)        0.295    13.086 r  betaCPU/control_unit/i__carry__0_i_8/O
                         net (fo=1, routed)           0.151    13.237    betaCPU/control_unit/i__carry__0_i_8_n_0
    SLICE_X59Y58         LUT6 (Prop_lut6_I0_O)        0.124    13.361 f  betaCPU/control_unit/i__carry__0_i_6/O
                         net (fo=21, routed)          0.454    13.815    betaCPU/control_unit/FSM_sequential_M_game_fsm_q_reg[5]_1
    SLICE_X58Y58         LUT5 (Prop_lut5_I3_O)        0.124    13.939 r  betaCPU/control_unit/i__carry_i_14/O
                         net (fo=2, routed)           0.302    14.241    betaCPU/control_unit/i__carry_i_14_n_0
    SLICE_X59Y59         LUT6 (Prop_lut6_I5_O)        0.124    14.365 r  betaCPU/control_unit/i__carry_i_7/O
                         net (fo=2, routed)           0.165    14.530    betaCPU/control_unit/i__carry_i_7_n_0
    SLICE_X59Y59         LUT6 (Prop_lut6_I3_O)        0.124    14.654 r  betaCPU/control_unit/i__carry_i_1__1/O
                         net (fo=9, routed)           0.562    15.216    betaCPU/control_unit/M_control_unit_regfile_out_b[2]
    SLICE_X56Y60         LUT6 (Prop_lut6_I1_O)        0.124    15.340 r  betaCPU/control_unit/out1_carry_i_7/O
                         net (fo=1, routed)           0.000    15.340    betaCPU/game_alu/S[2]
    SLICE_X56Y60         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    15.692 r  betaCPU/game_alu/out1_carry/O[3]
                         net (fo=8, routed)           0.762    16.454    reset_cond/M_stage_q_reg[3][2]_alias
    SLICE_X56Y53         LUT6 (Prop_lut6_I4_O)        0.307    16.761 r  reset_cond/i__carry_i_11__1_comp_1/O
                         net (fo=4, routed)           0.683    17.444    betaCPU/r/M_matrix3_letter_address_dff_q_reg[1]
    SLICE_X56Y53         LUT6 (Prop_lut6_I2_O)        0.124    17.568 r  betaCPU/r/io_led_OBUF[8]_inst_i_6/O
                         net (fo=1, routed)           0.000    17.568    betaCPU/control_unit/M_i_q[0]_i_2_0
    SLICE_X56Y53         MUXF7 (Prop_muxf7_I0_O)      0.241    17.809 r  betaCPU/control_unit/io_led_OBUF[8]_inst_i_5/O
                         net (fo=3, routed)           0.517    18.325    betaCPU/control_unit/io_led_OBUF[8]_inst_i_5_n_0
    SLICE_X57Y53         LUT6 (Prop_lut6_I5_O)        0.298    18.623 r  betaCPU/control_unit/io_led_OBUF[8]_inst_i_2/O
                         net (fo=7, routed)           0.623    19.246    betaCPU/control_unit/io_led_OBUF[8]_inst_i_2_n_0
    SLICE_X56Y60         LUT4 (Prop_lut4_I3_O)        0.124    19.370 r  betaCPU/control_unit/out1_carry_i_9/O
                         net (fo=1, routed)           0.000    19.370    betaCPU/game_alu/S[0]
    SLICE_X56Y60         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544    19.914 r  betaCPU/game_alu/out1_carry/O[2]
                         net (fo=8, routed)           0.683    20.597    betaCPU/control_unit/M_guess_1_letter_1_q_reg[3][1]
    SLICE_X62Y60         LUT6 (Prop_lut6_I5_O)        0.301    20.898 r  betaCPU/control_unit/i__carry_i_18__0_comp/O
                         net (fo=20, routed)          1.944    22.842    betaCPU/r/M_control_unit_regfile_rb__0[0]
    SLICE_X52Y58         LUT6 (Prop_lut6_I4_O)        0.124    22.966 r  betaCPU/r/i__carry_i_6__0/O
                         net (fo=2, routed)           0.866    23.832    betaCPU/control_unit/M_matrix4_letter_address_dff_q_reg[4]_0
    SLICE_X55Y60         LUT5 (Prop_lut5_I0_O)        0.124    23.956 r  betaCPU/control_unit/io_led_OBUF[12]_inst_i_2/O
                         net (fo=11, routed)          0.379    24.336    betaCPU/control_unit/i__carry_i_1_n_0
    SLICE_X56Y61         LUT5 (Prop_lut5_I0_O)        0.124    24.460 r  betaCPU/control_unit/out1_carry__0_i_8/O
                         net (fo=1, routed)           0.000    24.460    betaCPU/game_alu/M_guess_1_letter_1_q[4]_i_4_0[0]
    SLICE_X56Y61         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    24.887 r  betaCPU/game_alu/out1_carry__0/O[1]
                         net (fo=4, routed)           0.424    25.311    betaCPU/control_unit/M_word_index_q_reg[7]_0[1]
    SLICE_X57Y60         LUT6 (Prop_lut6_I5_O)        0.306    25.617 r  betaCPU/control_unit/i__carry_i_9__1_comp/O
                         net (fo=19, routed)          1.520    27.137    betaCPU/control_unit/M_control_unit_regfile_rb__0[2]
    SLICE_X57Y58         LUT6 (Prop_lut6_I3_O)        0.124    27.261 r  betaCPU/control_unit/i__carry_i_1__0/O
                         net (fo=10, routed)          0.353    27.614    betaCPU/control_unit/M_control_unit_regfile_out_b[3]
    SLICE_X56Y60         LUT5 (Prop_lut5_I2_O)        0.124    27.738 r  betaCPU/control_unit/out1_carry_i_6/O
                         net (fo=1, routed)           0.000    27.738    betaCPU/game_alu/S[3]
    SLICE_X56Y60         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    28.114 r  betaCPU/game_alu/out1_carry/CO[3]
                         net (fo=1, routed)           0.000    28.114    betaCPU/game_alu/out1_carry_n_0
    SLICE_X56Y61         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    28.333 r  betaCPU/game_alu/out1_carry__0/O[0]
                         net (fo=5, routed)           0.701    29.034    betaCPU/control_unit/M_word_index_q_reg[7]_0[0]
    SLICE_X56Y54         LUT6 (Prop_lut6_I4_O)        0.295    29.329 r  betaCPU/control_unit/i__carry_i_7__1_comp_1/O
                         net (fo=23, routed)          0.760    30.089    betaCPU/r/M_control_unit_regfile_rb__0[1]
    SLICE_X56Y57         LUT6 (Prop_lut6_I1_O)        0.124    30.213 r  betaCPU/r/io_led_OBUF[9]_inst_i_2/O
                         net (fo=9, routed)           0.627    30.840    betaCPU/r/io_led_OBUF[13]_inst_i_2_0[0]
    SLICE_X56Y60         LUT6 (Prop_lut6_I1_O)        0.124    30.964 r  betaCPU/r/out1_carry_i_8/O
                         net (fo=1, routed)           0.000    30.964    betaCPU/game_alu/S[1]
    SLICE_X56Y60         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230    31.194 f  betaCPU/game_alu/out1_carry/O[1]
                         net (fo=9, routed)           0.627    31.821    betaCPU/control_unit/M_guess_1_letter_1_q_reg[3][0]
    SLICE_X57Y56         LUT4 (Prop_lut4_I1_O)        0.306    32.127 r  betaCPU/control_unit/i__carry__0_i_11/O
                         net (fo=2, routed)           0.331    32.459    betaCPU/control_unit/i__carry__0_i_11_n_0
    SLICE_X55Y57         LUT6 (Prop_lut6_I5_O)        0.124    32.583 r  betaCPU/control_unit/i__carry_i_30/O
                         net (fo=24, routed)          0.540    33.122    betaCPU/r/i__carry_i_8__0_1
    SLICE_X56Y58         LUT6 (Prop_lut6_I2_O)        0.124    33.246 r  betaCPU/r/io_led_OBUF[14]_inst_i_8/O
                         net (fo=1, routed)           0.816    34.063    betaCPU/r/io_led_OBUF[14]_inst_i_8_n_0
    SLICE_X53Y58         LUT6 (Prop_lut6_I5_O)        0.124    34.187 r  betaCPU/r/io_led_OBUF[14]_inst_i_3/O
                         net (fo=2, routed)           0.662    34.849    betaCPU/control_unit/M_guess_1_letter_1_q[6]_i_10
    SLICE_X56Y61         LUT6 (Prop_lut6_I2_O)        0.124    34.973 r  betaCPU/control_unit/out1_carry__0_i_6_comp_1/O
                         net (fo=1, routed)           0.000    34.973    betaCPU/game_alu/M_guess_1_letter_1_q[4]_i_4_0[2]
    SLICE_X56Y61         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    35.325 r  betaCPU/game_alu/out1_carry__0/O[3]
                         net (fo=3, routed)           0.608    35.933    betaCPU/game_alu/out1_carry__0_i_8[3]
    SLICE_X56Y64         LUT5 (Prop_lut5_I0_O)        0.307    36.240 r  betaCPU/game_alu/io_led_OBUF[21]_inst_i_7/O
                         net (fo=4, routed)           0.329    36.569    betaCPU/game_alu/io_led_OBUF[21]_inst_i_7_n_0
    SLICE_X56Y65         LUT6 (Prop_lut6_I4_O)        0.124    36.693 f  betaCPU/game_alu/io_led_OBUF[21]_inst_i_2_comp_2/O
                         net (fo=17, routed)          0.403    37.097    betaCPU/control_unit/FSM_sequential_M_game_fsm_q_reg[3]_17
    SLICE_X54Y66         LUT6 (Prop_lut6_I2_O)        0.124    37.221 r  betaCPU/control_unit/M_temp_guess_g_letter_i_q[5]_i_2/O
                         net (fo=4, routed)           0.338    37.559    betaCPU/control_unit/M_temp_guess_g_letter_i_q[5]_i_2_n_0
    SLICE_X54Y65         LUT3 (Prop_lut3_I2_O)        0.124    37.683 f  betaCPU/control_unit/M_guess_1_letter_2_q[6]_i_2/O
                         net (fo=32, routed)          0.678    38.361    betaCPU/control_unit/M_guess_1_letter_2_q[6]_i_2_n_0
    SLICE_X54Y63         LUT2 (Prop_lut2_I0_O)        0.124    38.485 f  betaCPU/control_unit/M_guess_1_letter_1_q[6]_i_5/O
                         net (fo=3, routed)           0.628    39.113    betaCPU/control_unit/M_guess_1_letter_1_q[6]_i_5_n_0
    SLICE_X57Y60         LUT5 (Prop_lut5_I4_O)        0.124    39.237 r  betaCPU/control_unit/M_guess_4_letter_2_q[6]_i_1/O
                         net (fo=7, routed)           0.800    40.036    betaCPU/r/M_guess_4_letter_2_q_reg[6]_0[0]
    SLICE_X57Y57         FDRE                                         r  betaCPU/r/M_guess_4_letter_2_q_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=477, routed)         1.442    14.846    betaCPU/r/clk_IBUF_BUFG
    SLICE_X57Y57         FDRE                                         r  betaCPU/r/M_guess_4_letter_2_q_reg[5]/C
                         clock pessimism              0.258    15.104    
                         clock uncertainty           -0.035    15.069    
    SLICE_X57Y57         FDRE (Setup_fdre_C_CE)      -0.205    14.864    betaCPU/r/M_guess_4_letter_2_q_reg[5]
  -------------------------------------------------------------------
                         required time                         14.864    
                         arrival time                         -40.036    
  -------------------------------------------------------------------
                         slack                                -25.173    

Slack (VIOLATED) :        -25.143ns  (required time - arrival time)
  Source:                 button_panel_controller/check_/button_cond/M_ctr_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            betaCPU/r/M_guess_4_letter_2_q_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        34.911ns  (logic 9.718ns (27.836%)  route 25.193ns (72.164%))
  Logic Levels:           46  (CARRY4=8 LUT2=1 LUT3=1 LUT4=4 LUT5=7 LUT6=24 MUXF7=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.907ns = ( 14.907 - 10.000 ) 
    Source Clock Delay      (SCD):    5.206ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=477, routed)         1.622     5.206    button_panel_controller/check_/button_cond/CLK
    SLICE_X58Y61         FDRE                                         r  button_panel_controller/check_/button_cond/M_ctr_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y61         FDRE (Prop_fdre_C_Q)         0.456     5.662 f  button_panel_controller/check_/button_cond/M_ctr_q_reg[5]/Q
                         net (fo=2, routed)           0.652     6.314    button_panel_controller/check_/button_cond/M_ctr_q_reg[5]
    SLICE_X58Y61         LUT4 (Prop_lut4_I0_O)        0.124     6.438 f  button_panel_controller/check_/button_cond/M_last_q_i_3__4/O
                         net (fo=2, routed)           0.951     7.389    button_panel_controller/check_/button_cond/M_last_q_i_3__4_n_0
    SLICE_X59Y65         LUT6 (Prop_lut6_I3_O)        0.124     7.513 f  button_panel_controller/check_/button_cond/FSM_sequential_M_game_fsm_q[4]_i_6/O
                         net (fo=1, routed)           0.946     8.460    keyboard_controller/r_/button_cond/FSM_sequential_M_game_fsm_q[2]_i_2
    SLICE_X63Y67         LUT6 (Prop_lut6_I1_O)        0.124     8.584 f  keyboard_controller/r_/button_cond/FSM_sequential_M_game_fsm_q[4]_i_4/O
                         net (fo=14, routed)          0.667     9.250    betaCPU/control_unit/FSM_sequential_M_game_fsm_q_reg[4]_3
    SLICE_X65Y67         LUT6 (Prop_lut6_I2_O)        0.124     9.374 r  betaCPU/control_unit/out1_carry_i_28/O
                         net (fo=18, routed)          0.987    10.361    betaCPU/r/out1_carry_i_3_1
    SLICE_X62Y61         LUT6 (Prop_lut6_I2_O)        0.124    10.485 f  betaCPU/r/io_led_OBUF[0]_inst_i_5/O
                         net (fo=1, routed)           0.573    11.058    betaCPU/control_unit/M_matrix2_letter_address_dff_q_reg[4]_1
    SLICE_X58Y60         LUT5 (Prop_lut5_I4_O)        0.124    11.182 r  betaCPU/control_unit/io_led_OBUF[0]_inst_i_2/O
                         net (fo=22, routed)          0.515    11.697    betaCPU/r/M_guess_1_letter_1_q_reg[3]_0[0]
    SLICE_X60Y62         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.510    12.207 r  betaCPU/r/i__carry_i_45/O[0]
                         net (fo=2, routed)           0.584    12.791    betaCPU/control_unit/in25[0]
    SLICE_X59Y58         LUT4 (Prop_lut4_I3_O)        0.295    13.086 r  betaCPU/control_unit/i__carry__0_i_8/O
                         net (fo=1, routed)           0.151    13.237    betaCPU/control_unit/i__carry__0_i_8_n_0
    SLICE_X59Y58         LUT6 (Prop_lut6_I0_O)        0.124    13.361 f  betaCPU/control_unit/i__carry__0_i_6/O
                         net (fo=21, routed)          0.454    13.815    betaCPU/control_unit/FSM_sequential_M_game_fsm_q_reg[5]_1
    SLICE_X58Y58         LUT5 (Prop_lut5_I3_O)        0.124    13.939 r  betaCPU/control_unit/i__carry_i_14/O
                         net (fo=2, routed)           0.302    14.241    betaCPU/control_unit/i__carry_i_14_n_0
    SLICE_X59Y59         LUT6 (Prop_lut6_I5_O)        0.124    14.365 r  betaCPU/control_unit/i__carry_i_7/O
                         net (fo=2, routed)           0.165    14.530    betaCPU/control_unit/i__carry_i_7_n_0
    SLICE_X59Y59         LUT6 (Prop_lut6_I3_O)        0.124    14.654 r  betaCPU/control_unit/i__carry_i_1__1/O
                         net (fo=9, routed)           0.562    15.216    betaCPU/control_unit/M_control_unit_regfile_out_b[2]
    SLICE_X56Y60         LUT6 (Prop_lut6_I1_O)        0.124    15.340 r  betaCPU/control_unit/out1_carry_i_7/O
                         net (fo=1, routed)           0.000    15.340    betaCPU/game_alu/S[2]
    SLICE_X56Y60         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    15.692 r  betaCPU/game_alu/out1_carry/O[3]
                         net (fo=8, routed)           0.762    16.454    reset_cond/M_stage_q_reg[3][2]_alias
    SLICE_X56Y53         LUT6 (Prop_lut6_I4_O)        0.307    16.761 r  reset_cond/i__carry_i_11__1_comp_1/O
                         net (fo=4, routed)           0.683    17.444    betaCPU/r/M_matrix3_letter_address_dff_q_reg[1]
    SLICE_X56Y53         LUT6 (Prop_lut6_I2_O)        0.124    17.568 r  betaCPU/r/io_led_OBUF[8]_inst_i_6/O
                         net (fo=1, routed)           0.000    17.568    betaCPU/control_unit/M_i_q[0]_i_2_0
    SLICE_X56Y53         MUXF7 (Prop_muxf7_I0_O)      0.241    17.809 r  betaCPU/control_unit/io_led_OBUF[8]_inst_i_5/O
                         net (fo=3, routed)           0.517    18.325    betaCPU/control_unit/io_led_OBUF[8]_inst_i_5_n_0
    SLICE_X57Y53         LUT6 (Prop_lut6_I5_O)        0.298    18.623 r  betaCPU/control_unit/io_led_OBUF[8]_inst_i_2/O
                         net (fo=7, routed)           0.623    19.246    betaCPU/control_unit/io_led_OBUF[8]_inst_i_2_n_0
    SLICE_X56Y60         LUT4 (Prop_lut4_I3_O)        0.124    19.370 r  betaCPU/control_unit/out1_carry_i_9/O
                         net (fo=1, routed)           0.000    19.370    betaCPU/game_alu/S[0]
    SLICE_X56Y60         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544    19.914 r  betaCPU/game_alu/out1_carry/O[2]
                         net (fo=8, routed)           0.683    20.597    betaCPU/control_unit/M_guess_1_letter_1_q_reg[3][1]
    SLICE_X62Y60         LUT6 (Prop_lut6_I5_O)        0.301    20.898 r  betaCPU/control_unit/i__carry_i_18__0_comp/O
                         net (fo=20, routed)          1.944    22.842    betaCPU/r/M_control_unit_regfile_rb__0[0]
    SLICE_X52Y58         LUT6 (Prop_lut6_I4_O)        0.124    22.966 r  betaCPU/r/i__carry_i_6__0/O
                         net (fo=2, routed)           0.866    23.832    betaCPU/control_unit/M_matrix4_letter_address_dff_q_reg[4]_0
    SLICE_X55Y60         LUT5 (Prop_lut5_I0_O)        0.124    23.956 r  betaCPU/control_unit/io_led_OBUF[12]_inst_i_2/O
                         net (fo=11, routed)          0.379    24.336    betaCPU/control_unit/i__carry_i_1_n_0
    SLICE_X56Y61         LUT5 (Prop_lut5_I0_O)        0.124    24.460 r  betaCPU/control_unit/out1_carry__0_i_8/O
                         net (fo=1, routed)           0.000    24.460    betaCPU/game_alu/M_guess_1_letter_1_q[4]_i_4_0[0]
    SLICE_X56Y61         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    24.887 r  betaCPU/game_alu/out1_carry__0/O[1]
                         net (fo=4, routed)           0.424    25.311    betaCPU/control_unit/M_word_index_q_reg[7]_0[1]
    SLICE_X57Y60         LUT6 (Prop_lut6_I5_O)        0.306    25.617 r  betaCPU/control_unit/i__carry_i_9__1_comp/O
                         net (fo=19, routed)          1.520    27.137    betaCPU/control_unit/M_control_unit_regfile_rb__0[2]
    SLICE_X57Y58         LUT6 (Prop_lut6_I3_O)        0.124    27.261 r  betaCPU/control_unit/i__carry_i_1__0/O
                         net (fo=10, routed)          0.353    27.614    betaCPU/control_unit/M_control_unit_regfile_out_b[3]
    SLICE_X56Y60         LUT5 (Prop_lut5_I2_O)        0.124    27.738 r  betaCPU/control_unit/out1_carry_i_6/O
                         net (fo=1, routed)           0.000    27.738    betaCPU/game_alu/S[3]
    SLICE_X56Y60         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    28.114 r  betaCPU/game_alu/out1_carry/CO[3]
                         net (fo=1, routed)           0.000    28.114    betaCPU/game_alu/out1_carry_n_0
    SLICE_X56Y61         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    28.333 r  betaCPU/game_alu/out1_carry__0/O[0]
                         net (fo=5, routed)           0.701    29.034    betaCPU/control_unit/M_word_index_q_reg[7]_0[0]
    SLICE_X56Y54         LUT6 (Prop_lut6_I4_O)        0.295    29.329 r  betaCPU/control_unit/i__carry_i_7__1_comp_1/O
                         net (fo=23, routed)          0.760    30.089    betaCPU/r/M_control_unit_regfile_rb__0[1]
    SLICE_X56Y57         LUT6 (Prop_lut6_I1_O)        0.124    30.213 r  betaCPU/r/io_led_OBUF[9]_inst_i_2/O
                         net (fo=9, routed)           0.627    30.840    betaCPU/r/io_led_OBUF[13]_inst_i_2_0[0]
    SLICE_X56Y60         LUT6 (Prop_lut6_I1_O)        0.124    30.964 r  betaCPU/r/out1_carry_i_8/O
                         net (fo=1, routed)           0.000    30.964    betaCPU/game_alu/S[1]
    SLICE_X56Y60         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230    31.194 f  betaCPU/game_alu/out1_carry/O[1]
                         net (fo=9, routed)           0.627    31.821    betaCPU/control_unit/M_guess_1_letter_1_q_reg[3][0]
    SLICE_X57Y56         LUT4 (Prop_lut4_I1_O)        0.306    32.127 r  betaCPU/control_unit/i__carry__0_i_11/O
                         net (fo=2, routed)           0.331    32.459    betaCPU/control_unit/i__carry__0_i_11_n_0
    SLICE_X55Y57         LUT6 (Prop_lut6_I5_O)        0.124    32.583 r  betaCPU/control_unit/i__carry_i_30/O
                         net (fo=24, routed)          0.540    33.122    betaCPU/r/i__carry_i_8__0_1
    SLICE_X56Y58         LUT6 (Prop_lut6_I2_O)        0.124    33.246 r  betaCPU/r/io_led_OBUF[14]_inst_i_8/O
                         net (fo=1, routed)           0.816    34.063    betaCPU/r/io_led_OBUF[14]_inst_i_8_n_0
    SLICE_X53Y58         LUT6 (Prop_lut6_I5_O)        0.124    34.187 r  betaCPU/r/io_led_OBUF[14]_inst_i_3/O
                         net (fo=2, routed)           0.662    34.849    betaCPU/control_unit/M_guess_1_letter_1_q[6]_i_10
    SLICE_X56Y61         LUT6 (Prop_lut6_I2_O)        0.124    34.973 r  betaCPU/control_unit/out1_carry__0_i_6_comp_1/O
                         net (fo=1, routed)           0.000    34.973    betaCPU/game_alu/M_guess_1_letter_1_q[4]_i_4_0[2]
    SLICE_X56Y61         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    35.325 r  betaCPU/game_alu/out1_carry__0/O[3]
                         net (fo=3, routed)           0.608    35.933    betaCPU/game_alu/out1_carry__0_i_8[3]
    SLICE_X56Y64         LUT5 (Prop_lut5_I0_O)        0.307    36.240 r  betaCPU/game_alu/io_led_OBUF[21]_inst_i_7/O
                         net (fo=4, routed)           0.329    36.569    betaCPU/game_alu/io_led_OBUF[21]_inst_i_7_n_0
    SLICE_X56Y65         LUT6 (Prop_lut6_I4_O)        0.124    36.693 f  betaCPU/game_alu/io_led_OBUF[21]_inst_i_2_comp_2/O
                         net (fo=17, routed)          0.403    37.097    betaCPU/control_unit/FSM_sequential_M_game_fsm_q_reg[3]_17
    SLICE_X54Y66         LUT6 (Prop_lut6_I2_O)        0.124    37.221 r  betaCPU/control_unit/M_temp_guess_g_letter_i_q[5]_i_2/O
                         net (fo=4, routed)           0.338    37.559    betaCPU/control_unit/M_temp_guess_g_letter_i_q[5]_i_2_n_0
    SLICE_X54Y65         LUT3 (Prop_lut3_I2_O)        0.124    37.683 f  betaCPU/control_unit/M_guess_1_letter_2_q[6]_i_2/O
                         net (fo=32, routed)          0.678    38.361    betaCPU/control_unit/M_guess_1_letter_2_q[6]_i_2_n_0
    SLICE_X54Y63         LUT2 (Prop_lut2_I0_O)        0.124    38.485 f  betaCPU/control_unit/M_guess_1_letter_1_q[6]_i_5/O
                         net (fo=3, routed)           0.628    39.113    betaCPU/control_unit/M_guess_1_letter_1_q[6]_i_5_n_0
    SLICE_X57Y60         LUT5 (Prop_lut5_I4_O)        0.124    39.237 r  betaCPU/control_unit/M_guess_4_letter_2_q[6]_i_1/O
                         net (fo=7, routed)           0.881    40.117    betaCPU/r/M_guess_4_letter_2_q_reg[6]_0[0]
    SLICE_X60Y64         FDRE                                         r  betaCPU/r/M_guess_4_letter_2_q_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=477, routed)         1.503    14.907    betaCPU/r/clk_IBUF_BUFG
    SLICE_X60Y64         FDRE                                         r  betaCPU/r/M_guess_4_letter_2_q_reg[1]/C
                         clock pessimism              0.272    15.179    
                         clock uncertainty           -0.035    15.144    
    SLICE_X60Y64         FDRE (Setup_fdre_C_CE)      -0.169    14.975    betaCPU/r/M_guess_4_letter_2_q_reg[1]
  -------------------------------------------------------------------
                         required time                         14.975    
                         arrival time                         -40.117    
  -------------------------------------------------------------------
                         slack                                -25.143    

Slack (VIOLATED) :        -24.985ns  (required time - arrival time)
  Source:                 button_panel_controller/check_/button_cond/M_ctr_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            betaCPU/r/M_guess_2_letter_1_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        34.819ns  (logic 9.602ns (27.577%)  route 25.217ns (72.423%))
  Logic Levels:           43  (CARRY4=8 LUT4=6 LUT5=6 LUT6=22 MUXF7=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.206ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=477, routed)         1.622     5.206    button_panel_controller/check_/button_cond/CLK
    SLICE_X58Y61         FDRE                                         r  button_panel_controller/check_/button_cond/M_ctr_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y61         FDRE (Prop_fdre_C_Q)         0.456     5.662 f  button_panel_controller/check_/button_cond/M_ctr_q_reg[5]/Q
                         net (fo=2, routed)           0.652     6.314    button_panel_controller/check_/button_cond/M_ctr_q_reg[5]
    SLICE_X58Y61         LUT4 (Prop_lut4_I0_O)        0.124     6.438 f  button_panel_controller/check_/button_cond/M_last_q_i_3__4/O
                         net (fo=2, routed)           0.951     7.389    button_panel_controller/check_/button_cond/M_last_q_i_3__4_n_0
    SLICE_X59Y65         LUT6 (Prop_lut6_I3_O)        0.124     7.513 f  button_panel_controller/check_/button_cond/FSM_sequential_M_game_fsm_q[4]_i_6/O
                         net (fo=1, routed)           0.946     8.460    keyboard_controller/r_/button_cond/FSM_sequential_M_game_fsm_q[2]_i_2
    SLICE_X63Y67         LUT6 (Prop_lut6_I1_O)        0.124     8.584 f  keyboard_controller/r_/button_cond/FSM_sequential_M_game_fsm_q[4]_i_4/O
                         net (fo=14, routed)          0.667     9.250    betaCPU/control_unit/FSM_sequential_M_game_fsm_q_reg[4]_3
    SLICE_X65Y67         LUT6 (Prop_lut6_I2_O)        0.124     9.374 r  betaCPU/control_unit/out1_carry_i_28/O
                         net (fo=18, routed)          0.987    10.361    betaCPU/r/out1_carry_i_3_1
    SLICE_X62Y61         LUT6 (Prop_lut6_I2_O)        0.124    10.485 f  betaCPU/r/io_led_OBUF[0]_inst_i_5/O
                         net (fo=1, routed)           0.573    11.058    betaCPU/control_unit/M_matrix2_letter_address_dff_q_reg[4]_1
    SLICE_X58Y60         LUT5 (Prop_lut5_I4_O)        0.124    11.182 r  betaCPU/control_unit/io_led_OBUF[0]_inst_i_2/O
                         net (fo=22, routed)          0.515    11.697    betaCPU/r/M_guess_1_letter_1_q_reg[3]_0[0]
    SLICE_X60Y62         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.510    12.207 r  betaCPU/r/i__carry_i_45/O[0]
                         net (fo=2, routed)           0.584    12.791    betaCPU/control_unit/in25[0]
    SLICE_X59Y58         LUT4 (Prop_lut4_I3_O)        0.295    13.086 r  betaCPU/control_unit/i__carry__0_i_8/O
                         net (fo=1, routed)           0.151    13.237    betaCPU/control_unit/i__carry__0_i_8_n_0
    SLICE_X59Y58         LUT6 (Prop_lut6_I0_O)        0.124    13.361 f  betaCPU/control_unit/i__carry__0_i_6/O
                         net (fo=21, routed)          0.454    13.815    betaCPU/control_unit/FSM_sequential_M_game_fsm_q_reg[5]_1
    SLICE_X58Y58         LUT5 (Prop_lut5_I3_O)        0.124    13.939 r  betaCPU/control_unit/i__carry_i_14/O
                         net (fo=2, routed)           0.302    14.241    betaCPU/control_unit/i__carry_i_14_n_0
    SLICE_X59Y59         LUT6 (Prop_lut6_I5_O)        0.124    14.365 r  betaCPU/control_unit/i__carry_i_7/O
                         net (fo=2, routed)           0.165    14.530    betaCPU/control_unit/i__carry_i_7_n_0
    SLICE_X59Y59         LUT6 (Prop_lut6_I3_O)        0.124    14.654 r  betaCPU/control_unit/i__carry_i_1__1/O
                         net (fo=9, routed)           0.562    15.216    betaCPU/control_unit/M_control_unit_regfile_out_b[2]
    SLICE_X56Y60         LUT6 (Prop_lut6_I1_O)        0.124    15.340 r  betaCPU/control_unit/out1_carry_i_7/O
                         net (fo=1, routed)           0.000    15.340    betaCPU/game_alu/S[2]
    SLICE_X56Y60         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    15.692 r  betaCPU/game_alu/out1_carry/O[3]
                         net (fo=8, routed)           0.762    16.454    reset_cond/M_stage_q_reg[3][2]_alias
    SLICE_X56Y53         LUT6 (Prop_lut6_I4_O)        0.307    16.761 r  reset_cond/i__carry_i_11__1_comp_1/O
                         net (fo=4, routed)           0.683    17.444    betaCPU/r/M_matrix3_letter_address_dff_q_reg[1]
    SLICE_X56Y53         LUT6 (Prop_lut6_I2_O)        0.124    17.568 r  betaCPU/r/io_led_OBUF[8]_inst_i_6/O
                         net (fo=1, routed)           0.000    17.568    betaCPU/control_unit/M_i_q[0]_i_2_0
    SLICE_X56Y53         MUXF7 (Prop_muxf7_I0_O)      0.241    17.809 r  betaCPU/control_unit/io_led_OBUF[8]_inst_i_5/O
                         net (fo=3, routed)           0.517    18.325    betaCPU/control_unit/io_led_OBUF[8]_inst_i_5_n_0
    SLICE_X57Y53         LUT6 (Prop_lut6_I5_O)        0.298    18.623 r  betaCPU/control_unit/io_led_OBUF[8]_inst_i_2/O
                         net (fo=7, routed)           0.623    19.246    betaCPU/control_unit/io_led_OBUF[8]_inst_i_2_n_0
    SLICE_X56Y60         LUT4 (Prop_lut4_I3_O)        0.124    19.370 r  betaCPU/control_unit/out1_carry_i_9/O
                         net (fo=1, routed)           0.000    19.370    betaCPU/game_alu/S[0]
    SLICE_X56Y60         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544    19.914 r  betaCPU/game_alu/out1_carry/O[2]
                         net (fo=8, routed)           0.683    20.597    betaCPU/control_unit/M_guess_1_letter_1_q_reg[3][1]
    SLICE_X62Y60         LUT6 (Prop_lut6_I5_O)        0.301    20.898 r  betaCPU/control_unit/i__carry_i_18__0_comp/O
                         net (fo=20, routed)          1.944    22.842    betaCPU/r/M_control_unit_regfile_rb__0[0]
    SLICE_X52Y58         LUT6 (Prop_lut6_I4_O)        0.124    22.966 r  betaCPU/r/i__carry_i_6__0/O
                         net (fo=2, routed)           0.866    23.832    betaCPU/control_unit/M_matrix4_letter_address_dff_q_reg[4]_0
    SLICE_X55Y60         LUT5 (Prop_lut5_I0_O)        0.124    23.956 r  betaCPU/control_unit/io_led_OBUF[12]_inst_i_2/O
                         net (fo=11, routed)          0.379    24.336    betaCPU/control_unit/i__carry_i_1_n_0
    SLICE_X56Y61         LUT5 (Prop_lut5_I0_O)        0.124    24.460 r  betaCPU/control_unit/out1_carry__0_i_8/O
                         net (fo=1, routed)           0.000    24.460    betaCPU/game_alu/M_guess_1_letter_1_q[4]_i_4_0[0]
    SLICE_X56Y61         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    24.887 r  betaCPU/game_alu/out1_carry__0/O[1]
                         net (fo=4, routed)           0.424    25.311    betaCPU/control_unit/M_word_index_q_reg[7]_0[1]
    SLICE_X57Y60         LUT6 (Prop_lut6_I5_O)        0.306    25.617 r  betaCPU/control_unit/i__carry_i_9__1_comp/O
                         net (fo=19, routed)          1.520    27.137    betaCPU/control_unit/M_control_unit_regfile_rb__0[2]
    SLICE_X57Y58         LUT6 (Prop_lut6_I3_O)        0.124    27.261 r  betaCPU/control_unit/i__carry_i_1__0/O
                         net (fo=10, routed)          0.353    27.614    betaCPU/control_unit/M_control_unit_regfile_out_b[3]
    SLICE_X56Y60         LUT5 (Prop_lut5_I2_O)        0.124    27.738 r  betaCPU/control_unit/out1_carry_i_6/O
                         net (fo=1, routed)           0.000    27.738    betaCPU/game_alu/S[3]
    SLICE_X56Y60         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    28.114 r  betaCPU/game_alu/out1_carry/CO[3]
                         net (fo=1, routed)           0.000    28.114    betaCPU/game_alu/out1_carry_n_0
    SLICE_X56Y61         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    28.333 r  betaCPU/game_alu/out1_carry__0/O[0]
                         net (fo=5, routed)           0.701    29.034    betaCPU/control_unit/M_word_index_q_reg[7]_0[0]
    SLICE_X56Y54         LUT6 (Prop_lut6_I4_O)        0.295    29.329 r  betaCPU/control_unit/i__carry_i_7__1_comp_1/O
                         net (fo=23, routed)          0.760    30.089    betaCPU/r/M_control_unit_regfile_rb__0[1]
    SLICE_X56Y57         LUT6 (Prop_lut6_I1_O)        0.124    30.213 r  betaCPU/r/io_led_OBUF[9]_inst_i_2/O
                         net (fo=9, routed)           0.627    30.840    betaCPU/r/io_led_OBUF[13]_inst_i_2_0[0]
    SLICE_X56Y60         LUT6 (Prop_lut6_I1_O)        0.124    30.964 r  betaCPU/r/out1_carry_i_8/O
                         net (fo=1, routed)           0.000    30.964    betaCPU/game_alu/S[1]
    SLICE_X56Y60         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230    31.194 r  betaCPU/game_alu/out1_carry/O[1]
                         net (fo=9, routed)           0.627    31.821    betaCPU/control_unit/M_guess_1_letter_1_q_reg[3][0]
    SLICE_X57Y56         LUT4 (Prop_lut4_I1_O)        0.306    32.127 f  betaCPU/control_unit/i__carry__0_i_11/O
                         net (fo=2, routed)           0.331    32.459    betaCPU/control_unit/i__carry__0_i_11_n_0
    SLICE_X55Y57         LUT6 (Prop_lut6_I5_O)        0.124    32.583 f  betaCPU/control_unit/i__carry_i_30/O
                         net (fo=24, routed)          0.891    33.474    betaCPU/control_unit/M_stage_q_reg[3]
    SLICE_X58Y57         LUT4 (Prop_lut4_I2_O)        0.124    33.598 f  betaCPU/control_unit/i__carry_i_34/O
                         net (fo=1, routed)           1.046    34.644    betaCPU/control_unit/i__carry_i_34_n_0
    SLICE_X57Y58         LUT5 (Prop_lut5_I3_O)        0.124    34.768 r  betaCPU/control_unit/i__carry_i_13/O
                         net (fo=3, routed)           1.225    35.992    betaCPU/control_unit/i__carry_i_13_n_0
    SLICE_X50Y61         LUT6 (Prop_lut6_I4_O)        0.124    36.116 r  betaCPU/control_unit/i__carry_i_5__1/O
                         net (fo=1, routed)           0.000    36.116    betaCPU/control_unit/i__carry_i_5__1_n_0
    SLICE_X50Y61         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608    36.724 r  betaCPU/control_unit/regfile_data0_inferred__0/i__carry/O[3]
                         net (fo=1, routed)           0.741    37.465    betaCPU/r/M_word_index_q[10]_i_4_2[2]
    SLICE_X48Y63         LUT6 (Prop_lut6_I1_O)        0.307    37.772 r  betaCPU/r/M_guess_1_letter_1_q[6]_i_18/O
                         net (fo=1, routed)           0.299    38.071    betaCPU/r/M_guess_1_letter_1_q[6]_i_18_n_0
    SLICE_X51Y63         LUT4 (Prop_lut4_I1_O)        0.124    38.195 r  betaCPU/r/M_guess_1_letter_1_q[6]_i_10/O
                         net (fo=1, routed)           0.685    38.881    betaCPU/control_unit/M_guess_1_letter_1_q_reg[6]
    SLICE_X52Y58         LUT6 (Prop_lut6_I3_O)        0.124    39.005 r  betaCPU/control_unit/M_guess_1_letter_1_q[6]_i_2_comp/O
                         net (fo=18, routed)          1.020    40.025    betaCPU/r/D[6]
    SLICE_X56Y56         FDRE                                         r  betaCPU/r/M_guess_2_letter_1_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=477, routed)         1.443    14.847    betaCPU/r/clk_IBUF_BUFG
    SLICE_X56Y56         FDRE                                         r  betaCPU/r/M_guess_2_letter_1_q_reg[6]/C
                         clock pessimism              0.258    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X56Y56         FDRE (Setup_fdre_C_D)       -0.030    15.040    betaCPU/r/M_guess_2_letter_1_q_reg[6]
  -------------------------------------------------------------------
                         required time                         15.040    
                         arrival time                         -40.025    
  -------------------------------------------------------------------
                         slack                                -24.985    

Slack (VIOLATED) :        -24.914ns  (required time - arrival time)
  Source:                 button_panel_controller/check_/button_cond/M_ctr_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            betaCPU/r/M_guess_3_letter_2_q_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        34.571ns  (logic 9.594ns (27.752%)  route 24.977ns (72.248%))
  Logic Levels:           45  (CARRY4=8 LUT3=1 LUT4=4 LUT5=6 LUT6=25 MUXF7=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.206ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=477, routed)         1.622     5.206    button_panel_controller/check_/button_cond/CLK
    SLICE_X58Y61         FDRE                                         r  button_panel_controller/check_/button_cond/M_ctr_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y61         FDRE (Prop_fdre_C_Q)         0.456     5.662 f  button_panel_controller/check_/button_cond/M_ctr_q_reg[5]/Q
                         net (fo=2, routed)           0.652     6.314    button_panel_controller/check_/button_cond/M_ctr_q_reg[5]
    SLICE_X58Y61         LUT4 (Prop_lut4_I0_O)        0.124     6.438 f  button_panel_controller/check_/button_cond/M_last_q_i_3__4/O
                         net (fo=2, routed)           0.951     7.389    button_panel_controller/check_/button_cond/M_last_q_i_3__4_n_0
    SLICE_X59Y65         LUT6 (Prop_lut6_I3_O)        0.124     7.513 f  button_panel_controller/check_/button_cond/FSM_sequential_M_game_fsm_q[4]_i_6/O
                         net (fo=1, routed)           0.946     8.460    keyboard_controller/r_/button_cond/FSM_sequential_M_game_fsm_q[2]_i_2
    SLICE_X63Y67         LUT6 (Prop_lut6_I1_O)        0.124     8.584 f  keyboard_controller/r_/button_cond/FSM_sequential_M_game_fsm_q[4]_i_4/O
                         net (fo=14, routed)          0.667     9.250    betaCPU/control_unit/FSM_sequential_M_game_fsm_q_reg[4]_3
    SLICE_X65Y67         LUT6 (Prop_lut6_I2_O)        0.124     9.374 r  betaCPU/control_unit/out1_carry_i_28/O
                         net (fo=18, routed)          0.987    10.361    betaCPU/r/out1_carry_i_3_1
    SLICE_X62Y61         LUT6 (Prop_lut6_I2_O)        0.124    10.485 f  betaCPU/r/io_led_OBUF[0]_inst_i_5/O
                         net (fo=1, routed)           0.573    11.058    betaCPU/control_unit/M_matrix2_letter_address_dff_q_reg[4]_1
    SLICE_X58Y60         LUT5 (Prop_lut5_I4_O)        0.124    11.182 r  betaCPU/control_unit/io_led_OBUF[0]_inst_i_2/O
                         net (fo=22, routed)          0.515    11.697    betaCPU/r/M_guess_1_letter_1_q_reg[3]_0[0]
    SLICE_X60Y62         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.510    12.207 r  betaCPU/r/i__carry_i_45/O[0]
                         net (fo=2, routed)           0.584    12.791    betaCPU/control_unit/in25[0]
    SLICE_X59Y58         LUT4 (Prop_lut4_I3_O)        0.295    13.086 r  betaCPU/control_unit/i__carry__0_i_8/O
                         net (fo=1, routed)           0.151    13.237    betaCPU/control_unit/i__carry__0_i_8_n_0
    SLICE_X59Y58         LUT6 (Prop_lut6_I0_O)        0.124    13.361 f  betaCPU/control_unit/i__carry__0_i_6/O
                         net (fo=21, routed)          0.454    13.815    betaCPU/control_unit/FSM_sequential_M_game_fsm_q_reg[5]_1
    SLICE_X58Y58         LUT5 (Prop_lut5_I3_O)        0.124    13.939 r  betaCPU/control_unit/i__carry_i_14/O
                         net (fo=2, routed)           0.302    14.241    betaCPU/control_unit/i__carry_i_14_n_0
    SLICE_X59Y59         LUT6 (Prop_lut6_I5_O)        0.124    14.365 r  betaCPU/control_unit/i__carry_i_7/O
                         net (fo=2, routed)           0.165    14.530    betaCPU/control_unit/i__carry_i_7_n_0
    SLICE_X59Y59         LUT6 (Prop_lut6_I3_O)        0.124    14.654 r  betaCPU/control_unit/i__carry_i_1__1/O
                         net (fo=9, routed)           0.562    15.216    betaCPU/control_unit/M_control_unit_regfile_out_b[2]
    SLICE_X56Y60         LUT6 (Prop_lut6_I1_O)        0.124    15.340 r  betaCPU/control_unit/out1_carry_i_7/O
                         net (fo=1, routed)           0.000    15.340    betaCPU/game_alu/S[2]
    SLICE_X56Y60         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    15.692 r  betaCPU/game_alu/out1_carry/O[3]
                         net (fo=8, routed)           0.762    16.454    reset_cond/M_stage_q_reg[3][2]_alias
    SLICE_X56Y53         LUT6 (Prop_lut6_I4_O)        0.307    16.761 r  reset_cond/i__carry_i_11__1_comp_1/O
                         net (fo=4, routed)           0.683    17.444    betaCPU/r/M_matrix3_letter_address_dff_q_reg[1]
    SLICE_X56Y53         LUT6 (Prop_lut6_I2_O)        0.124    17.568 r  betaCPU/r/io_led_OBUF[8]_inst_i_6/O
                         net (fo=1, routed)           0.000    17.568    betaCPU/control_unit/M_i_q[0]_i_2_0
    SLICE_X56Y53         MUXF7 (Prop_muxf7_I0_O)      0.241    17.809 r  betaCPU/control_unit/io_led_OBUF[8]_inst_i_5/O
                         net (fo=3, routed)           0.517    18.325    betaCPU/control_unit/io_led_OBUF[8]_inst_i_5_n_0
    SLICE_X57Y53         LUT6 (Prop_lut6_I5_O)        0.298    18.623 r  betaCPU/control_unit/io_led_OBUF[8]_inst_i_2/O
                         net (fo=7, routed)           0.623    19.246    betaCPU/control_unit/io_led_OBUF[8]_inst_i_2_n_0
    SLICE_X56Y60         LUT4 (Prop_lut4_I3_O)        0.124    19.370 r  betaCPU/control_unit/out1_carry_i_9/O
                         net (fo=1, routed)           0.000    19.370    betaCPU/game_alu/S[0]
    SLICE_X56Y60         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544    19.914 r  betaCPU/game_alu/out1_carry/O[2]
                         net (fo=8, routed)           0.683    20.597    betaCPU/control_unit/M_guess_1_letter_1_q_reg[3][1]
    SLICE_X62Y60         LUT6 (Prop_lut6_I5_O)        0.301    20.898 r  betaCPU/control_unit/i__carry_i_18__0_comp/O
                         net (fo=20, routed)          1.944    22.842    betaCPU/r/M_control_unit_regfile_rb__0[0]
    SLICE_X52Y58         LUT6 (Prop_lut6_I4_O)        0.124    22.966 r  betaCPU/r/i__carry_i_6__0/O
                         net (fo=2, routed)           0.866    23.832    betaCPU/control_unit/M_matrix4_letter_address_dff_q_reg[4]_0
    SLICE_X55Y60         LUT5 (Prop_lut5_I0_O)        0.124    23.956 r  betaCPU/control_unit/io_led_OBUF[12]_inst_i_2/O
                         net (fo=11, routed)          0.379    24.336    betaCPU/control_unit/i__carry_i_1_n_0
    SLICE_X56Y61         LUT5 (Prop_lut5_I0_O)        0.124    24.460 r  betaCPU/control_unit/out1_carry__0_i_8/O
                         net (fo=1, routed)           0.000    24.460    betaCPU/game_alu/M_guess_1_letter_1_q[4]_i_4_0[0]
    SLICE_X56Y61         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    24.887 r  betaCPU/game_alu/out1_carry__0/O[1]
                         net (fo=4, routed)           0.424    25.311    betaCPU/control_unit/M_word_index_q_reg[7]_0[1]
    SLICE_X57Y60         LUT6 (Prop_lut6_I5_O)        0.306    25.617 r  betaCPU/control_unit/i__carry_i_9__1_comp/O
                         net (fo=19, routed)          1.520    27.137    betaCPU/control_unit/M_control_unit_regfile_rb__0[2]
    SLICE_X57Y58         LUT6 (Prop_lut6_I3_O)        0.124    27.261 r  betaCPU/control_unit/i__carry_i_1__0/O
                         net (fo=10, routed)          0.353    27.614    betaCPU/control_unit/M_control_unit_regfile_out_b[3]
    SLICE_X56Y60         LUT5 (Prop_lut5_I2_O)        0.124    27.738 r  betaCPU/control_unit/out1_carry_i_6/O
                         net (fo=1, routed)           0.000    27.738    betaCPU/game_alu/S[3]
    SLICE_X56Y60         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    28.114 r  betaCPU/game_alu/out1_carry/CO[3]
                         net (fo=1, routed)           0.000    28.114    betaCPU/game_alu/out1_carry_n_0
    SLICE_X56Y61         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    28.333 r  betaCPU/game_alu/out1_carry__0/O[0]
                         net (fo=5, routed)           0.701    29.034    betaCPU/control_unit/M_word_index_q_reg[7]_0[0]
    SLICE_X56Y54         LUT6 (Prop_lut6_I4_O)        0.295    29.329 r  betaCPU/control_unit/i__carry_i_7__1_comp_1/O
                         net (fo=23, routed)          0.760    30.089    betaCPU/r/M_control_unit_regfile_rb__0[1]
    SLICE_X56Y57         LUT6 (Prop_lut6_I1_O)        0.124    30.213 r  betaCPU/r/io_led_OBUF[9]_inst_i_2/O
                         net (fo=9, routed)           0.627    30.840    betaCPU/r/io_led_OBUF[13]_inst_i_2_0[0]
    SLICE_X56Y60         LUT6 (Prop_lut6_I1_O)        0.124    30.964 r  betaCPU/r/out1_carry_i_8/O
                         net (fo=1, routed)           0.000    30.964    betaCPU/game_alu/S[1]
    SLICE_X56Y60         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230    31.194 f  betaCPU/game_alu/out1_carry/O[1]
                         net (fo=9, routed)           0.627    31.821    betaCPU/control_unit/M_guess_1_letter_1_q_reg[3][0]
    SLICE_X57Y56         LUT4 (Prop_lut4_I1_O)        0.306    32.127 r  betaCPU/control_unit/i__carry__0_i_11/O
                         net (fo=2, routed)           0.331    32.459    betaCPU/control_unit/i__carry__0_i_11_n_0
    SLICE_X55Y57         LUT6 (Prop_lut6_I5_O)        0.124    32.583 r  betaCPU/control_unit/i__carry_i_30/O
                         net (fo=24, routed)          0.540    33.122    betaCPU/r/i__carry_i_8__0_1
    SLICE_X56Y58         LUT6 (Prop_lut6_I2_O)        0.124    33.246 r  betaCPU/r/io_led_OBUF[14]_inst_i_8/O
                         net (fo=1, routed)           0.816    34.063    betaCPU/r/io_led_OBUF[14]_inst_i_8_n_0
    SLICE_X53Y58         LUT6 (Prop_lut6_I5_O)        0.124    34.187 r  betaCPU/r/io_led_OBUF[14]_inst_i_3/O
                         net (fo=2, routed)           0.662    34.849    betaCPU/control_unit/M_guess_1_letter_1_q[6]_i_10
    SLICE_X56Y61         LUT6 (Prop_lut6_I2_O)        0.124    34.973 r  betaCPU/control_unit/out1_carry__0_i_6_comp_1/O
                         net (fo=1, routed)           0.000    34.973    betaCPU/game_alu/M_guess_1_letter_1_q[4]_i_4_0[2]
    SLICE_X56Y61         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    35.325 r  betaCPU/game_alu/out1_carry__0/O[3]
                         net (fo=3, routed)           0.608    35.933    betaCPU/game_alu/out1_carry__0_i_8[3]
    SLICE_X56Y64         LUT5 (Prop_lut5_I0_O)        0.307    36.240 r  betaCPU/game_alu/io_led_OBUF[21]_inst_i_7/O
                         net (fo=4, routed)           0.329    36.569    betaCPU/game_alu/io_led_OBUF[21]_inst_i_7_n_0
    SLICE_X56Y65         LUT6 (Prop_lut6_I4_O)        0.124    36.693 f  betaCPU/game_alu/io_led_OBUF[21]_inst_i_2_comp_2/O
                         net (fo=17, routed)          0.403    37.097    betaCPU/control_unit/FSM_sequential_M_game_fsm_q_reg[3]_17
    SLICE_X54Y66         LUT6 (Prop_lut6_I2_O)        0.124    37.221 r  betaCPU/control_unit/M_temp_guess_g_letter_i_q[5]_i_2/O
                         net (fo=4, routed)           0.338    37.559    betaCPU/control_unit/M_temp_guess_g_letter_i_q[5]_i_2_n_0
    SLICE_X54Y65         LUT3 (Prop_lut3_I2_O)        0.124    37.683 f  betaCPU/control_unit/M_guess_1_letter_2_q[6]_i_2/O
                         net (fo=32, routed)          1.439    39.122    betaCPU/control_unit/M_guess_1_letter_2_q[6]_i_2_n_0
    SLICE_X57Y60         LUT6 (Prop_lut6_I0_O)        0.124    39.246 r  betaCPU/control_unit/M_guess_3_letter_2_q[6]_i_1/O
                         net (fo=7, routed)           0.531    39.777    betaCPU/r/M_guess_3_letter_2_q_reg[6]_0[0]
    SLICE_X57Y60         FDRE                                         r  betaCPU/r/M_guess_3_letter_2_q_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=477, routed)         1.441    14.845    betaCPU/r/clk_IBUF_BUFG
    SLICE_X57Y60         FDRE                                         r  betaCPU/r/M_guess_3_letter_2_q_reg[1]/C
                         clock pessimism              0.258    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X57Y60         FDRE (Setup_fdre_C_CE)      -0.205    14.863    betaCPU/r/M_guess_3_letter_2_q_reg[1]
  -------------------------------------------------------------------
                         required time                         14.863    
                         arrival time                         -39.777    
  -------------------------------------------------------------------
                         slack                                -24.914    

Slack (VIOLATED) :        -24.914ns  (required time - arrival time)
  Source:                 button_panel_controller/check_/button_cond/M_ctr_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            betaCPU/r/M_guess_3_letter_2_q_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        34.571ns  (logic 9.594ns (27.752%)  route 24.977ns (72.248%))
  Logic Levels:           45  (CARRY4=8 LUT3=1 LUT4=4 LUT5=6 LUT6=25 MUXF7=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.206ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=477, routed)         1.622     5.206    button_panel_controller/check_/button_cond/CLK
    SLICE_X58Y61         FDRE                                         r  button_panel_controller/check_/button_cond/M_ctr_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y61         FDRE (Prop_fdre_C_Q)         0.456     5.662 f  button_panel_controller/check_/button_cond/M_ctr_q_reg[5]/Q
                         net (fo=2, routed)           0.652     6.314    button_panel_controller/check_/button_cond/M_ctr_q_reg[5]
    SLICE_X58Y61         LUT4 (Prop_lut4_I0_O)        0.124     6.438 f  button_panel_controller/check_/button_cond/M_last_q_i_3__4/O
                         net (fo=2, routed)           0.951     7.389    button_panel_controller/check_/button_cond/M_last_q_i_3__4_n_0
    SLICE_X59Y65         LUT6 (Prop_lut6_I3_O)        0.124     7.513 f  button_panel_controller/check_/button_cond/FSM_sequential_M_game_fsm_q[4]_i_6/O
                         net (fo=1, routed)           0.946     8.460    keyboard_controller/r_/button_cond/FSM_sequential_M_game_fsm_q[2]_i_2
    SLICE_X63Y67         LUT6 (Prop_lut6_I1_O)        0.124     8.584 f  keyboard_controller/r_/button_cond/FSM_sequential_M_game_fsm_q[4]_i_4/O
                         net (fo=14, routed)          0.667     9.250    betaCPU/control_unit/FSM_sequential_M_game_fsm_q_reg[4]_3
    SLICE_X65Y67         LUT6 (Prop_lut6_I2_O)        0.124     9.374 r  betaCPU/control_unit/out1_carry_i_28/O
                         net (fo=18, routed)          0.987    10.361    betaCPU/r/out1_carry_i_3_1
    SLICE_X62Y61         LUT6 (Prop_lut6_I2_O)        0.124    10.485 f  betaCPU/r/io_led_OBUF[0]_inst_i_5/O
                         net (fo=1, routed)           0.573    11.058    betaCPU/control_unit/M_matrix2_letter_address_dff_q_reg[4]_1
    SLICE_X58Y60         LUT5 (Prop_lut5_I4_O)        0.124    11.182 r  betaCPU/control_unit/io_led_OBUF[0]_inst_i_2/O
                         net (fo=22, routed)          0.515    11.697    betaCPU/r/M_guess_1_letter_1_q_reg[3]_0[0]
    SLICE_X60Y62         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.510    12.207 r  betaCPU/r/i__carry_i_45/O[0]
                         net (fo=2, routed)           0.584    12.791    betaCPU/control_unit/in25[0]
    SLICE_X59Y58         LUT4 (Prop_lut4_I3_O)        0.295    13.086 r  betaCPU/control_unit/i__carry__0_i_8/O
                         net (fo=1, routed)           0.151    13.237    betaCPU/control_unit/i__carry__0_i_8_n_0
    SLICE_X59Y58         LUT6 (Prop_lut6_I0_O)        0.124    13.361 f  betaCPU/control_unit/i__carry__0_i_6/O
                         net (fo=21, routed)          0.454    13.815    betaCPU/control_unit/FSM_sequential_M_game_fsm_q_reg[5]_1
    SLICE_X58Y58         LUT5 (Prop_lut5_I3_O)        0.124    13.939 r  betaCPU/control_unit/i__carry_i_14/O
                         net (fo=2, routed)           0.302    14.241    betaCPU/control_unit/i__carry_i_14_n_0
    SLICE_X59Y59         LUT6 (Prop_lut6_I5_O)        0.124    14.365 r  betaCPU/control_unit/i__carry_i_7/O
                         net (fo=2, routed)           0.165    14.530    betaCPU/control_unit/i__carry_i_7_n_0
    SLICE_X59Y59         LUT6 (Prop_lut6_I3_O)        0.124    14.654 r  betaCPU/control_unit/i__carry_i_1__1/O
                         net (fo=9, routed)           0.562    15.216    betaCPU/control_unit/M_control_unit_regfile_out_b[2]
    SLICE_X56Y60         LUT6 (Prop_lut6_I1_O)        0.124    15.340 r  betaCPU/control_unit/out1_carry_i_7/O
                         net (fo=1, routed)           0.000    15.340    betaCPU/game_alu/S[2]
    SLICE_X56Y60         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    15.692 r  betaCPU/game_alu/out1_carry/O[3]
                         net (fo=8, routed)           0.762    16.454    reset_cond/M_stage_q_reg[3][2]_alias
    SLICE_X56Y53         LUT6 (Prop_lut6_I4_O)        0.307    16.761 r  reset_cond/i__carry_i_11__1_comp_1/O
                         net (fo=4, routed)           0.683    17.444    betaCPU/r/M_matrix3_letter_address_dff_q_reg[1]
    SLICE_X56Y53         LUT6 (Prop_lut6_I2_O)        0.124    17.568 r  betaCPU/r/io_led_OBUF[8]_inst_i_6/O
                         net (fo=1, routed)           0.000    17.568    betaCPU/control_unit/M_i_q[0]_i_2_0
    SLICE_X56Y53         MUXF7 (Prop_muxf7_I0_O)      0.241    17.809 r  betaCPU/control_unit/io_led_OBUF[8]_inst_i_5/O
                         net (fo=3, routed)           0.517    18.325    betaCPU/control_unit/io_led_OBUF[8]_inst_i_5_n_0
    SLICE_X57Y53         LUT6 (Prop_lut6_I5_O)        0.298    18.623 r  betaCPU/control_unit/io_led_OBUF[8]_inst_i_2/O
                         net (fo=7, routed)           0.623    19.246    betaCPU/control_unit/io_led_OBUF[8]_inst_i_2_n_0
    SLICE_X56Y60         LUT4 (Prop_lut4_I3_O)        0.124    19.370 r  betaCPU/control_unit/out1_carry_i_9/O
                         net (fo=1, routed)           0.000    19.370    betaCPU/game_alu/S[0]
    SLICE_X56Y60         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544    19.914 r  betaCPU/game_alu/out1_carry/O[2]
                         net (fo=8, routed)           0.683    20.597    betaCPU/control_unit/M_guess_1_letter_1_q_reg[3][1]
    SLICE_X62Y60         LUT6 (Prop_lut6_I5_O)        0.301    20.898 r  betaCPU/control_unit/i__carry_i_18__0_comp/O
                         net (fo=20, routed)          1.944    22.842    betaCPU/r/M_control_unit_regfile_rb__0[0]
    SLICE_X52Y58         LUT6 (Prop_lut6_I4_O)        0.124    22.966 r  betaCPU/r/i__carry_i_6__0/O
                         net (fo=2, routed)           0.866    23.832    betaCPU/control_unit/M_matrix4_letter_address_dff_q_reg[4]_0
    SLICE_X55Y60         LUT5 (Prop_lut5_I0_O)        0.124    23.956 r  betaCPU/control_unit/io_led_OBUF[12]_inst_i_2/O
                         net (fo=11, routed)          0.379    24.336    betaCPU/control_unit/i__carry_i_1_n_0
    SLICE_X56Y61         LUT5 (Prop_lut5_I0_O)        0.124    24.460 r  betaCPU/control_unit/out1_carry__0_i_8/O
                         net (fo=1, routed)           0.000    24.460    betaCPU/game_alu/M_guess_1_letter_1_q[4]_i_4_0[0]
    SLICE_X56Y61         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    24.887 r  betaCPU/game_alu/out1_carry__0/O[1]
                         net (fo=4, routed)           0.424    25.311    betaCPU/control_unit/M_word_index_q_reg[7]_0[1]
    SLICE_X57Y60         LUT6 (Prop_lut6_I5_O)        0.306    25.617 r  betaCPU/control_unit/i__carry_i_9__1_comp/O
                         net (fo=19, routed)          1.520    27.137    betaCPU/control_unit/M_control_unit_regfile_rb__0[2]
    SLICE_X57Y58         LUT6 (Prop_lut6_I3_O)        0.124    27.261 r  betaCPU/control_unit/i__carry_i_1__0/O
                         net (fo=10, routed)          0.353    27.614    betaCPU/control_unit/M_control_unit_regfile_out_b[3]
    SLICE_X56Y60         LUT5 (Prop_lut5_I2_O)        0.124    27.738 r  betaCPU/control_unit/out1_carry_i_6/O
                         net (fo=1, routed)           0.000    27.738    betaCPU/game_alu/S[3]
    SLICE_X56Y60         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    28.114 r  betaCPU/game_alu/out1_carry/CO[3]
                         net (fo=1, routed)           0.000    28.114    betaCPU/game_alu/out1_carry_n_0
    SLICE_X56Y61         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    28.333 r  betaCPU/game_alu/out1_carry__0/O[0]
                         net (fo=5, routed)           0.701    29.034    betaCPU/control_unit/M_word_index_q_reg[7]_0[0]
    SLICE_X56Y54         LUT6 (Prop_lut6_I4_O)        0.295    29.329 r  betaCPU/control_unit/i__carry_i_7__1_comp_1/O
                         net (fo=23, routed)          0.760    30.089    betaCPU/r/M_control_unit_regfile_rb__0[1]
    SLICE_X56Y57         LUT6 (Prop_lut6_I1_O)        0.124    30.213 r  betaCPU/r/io_led_OBUF[9]_inst_i_2/O
                         net (fo=9, routed)           0.627    30.840    betaCPU/r/io_led_OBUF[13]_inst_i_2_0[0]
    SLICE_X56Y60         LUT6 (Prop_lut6_I1_O)        0.124    30.964 r  betaCPU/r/out1_carry_i_8/O
                         net (fo=1, routed)           0.000    30.964    betaCPU/game_alu/S[1]
    SLICE_X56Y60         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230    31.194 f  betaCPU/game_alu/out1_carry/O[1]
                         net (fo=9, routed)           0.627    31.821    betaCPU/control_unit/M_guess_1_letter_1_q_reg[3][0]
    SLICE_X57Y56         LUT4 (Prop_lut4_I1_O)        0.306    32.127 r  betaCPU/control_unit/i__carry__0_i_11/O
                         net (fo=2, routed)           0.331    32.459    betaCPU/control_unit/i__carry__0_i_11_n_0
    SLICE_X55Y57         LUT6 (Prop_lut6_I5_O)        0.124    32.583 r  betaCPU/control_unit/i__carry_i_30/O
                         net (fo=24, routed)          0.540    33.122    betaCPU/r/i__carry_i_8__0_1
    SLICE_X56Y58         LUT6 (Prop_lut6_I2_O)        0.124    33.246 r  betaCPU/r/io_led_OBUF[14]_inst_i_8/O
                         net (fo=1, routed)           0.816    34.063    betaCPU/r/io_led_OBUF[14]_inst_i_8_n_0
    SLICE_X53Y58         LUT6 (Prop_lut6_I5_O)        0.124    34.187 r  betaCPU/r/io_led_OBUF[14]_inst_i_3/O
                         net (fo=2, routed)           0.662    34.849    betaCPU/control_unit/M_guess_1_letter_1_q[6]_i_10
    SLICE_X56Y61         LUT6 (Prop_lut6_I2_O)        0.124    34.973 r  betaCPU/control_unit/out1_carry__0_i_6_comp_1/O
                         net (fo=1, routed)           0.000    34.973    betaCPU/game_alu/M_guess_1_letter_1_q[4]_i_4_0[2]
    SLICE_X56Y61         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    35.325 r  betaCPU/game_alu/out1_carry__0/O[3]
                         net (fo=3, routed)           0.608    35.933    betaCPU/game_alu/out1_carry__0_i_8[3]
    SLICE_X56Y64         LUT5 (Prop_lut5_I0_O)        0.307    36.240 r  betaCPU/game_alu/io_led_OBUF[21]_inst_i_7/O
                         net (fo=4, routed)           0.329    36.569    betaCPU/game_alu/io_led_OBUF[21]_inst_i_7_n_0
    SLICE_X56Y65         LUT6 (Prop_lut6_I4_O)        0.124    36.693 f  betaCPU/game_alu/io_led_OBUF[21]_inst_i_2_comp_2/O
                         net (fo=17, routed)          0.403    37.097    betaCPU/control_unit/FSM_sequential_M_game_fsm_q_reg[3]_17
    SLICE_X54Y66         LUT6 (Prop_lut6_I2_O)        0.124    37.221 r  betaCPU/control_unit/M_temp_guess_g_letter_i_q[5]_i_2/O
                         net (fo=4, routed)           0.338    37.559    betaCPU/control_unit/M_temp_guess_g_letter_i_q[5]_i_2_n_0
    SLICE_X54Y65         LUT3 (Prop_lut3_I2_O)        0.124    37.683 f  betaCPU/control_unit/M_guess_1_letter_2_q[6]_i_2/O
                         net (fo=32, routed)          1.439    39.122    betaCPU/control_unit/M_guess_1_letter_2_q[6]_i_2_n_0
    SLICE_X57Y60         LUT6 (Prop_lut6_I0_O)        0.124    39.246 r  betaCPU/control_unit/M_guess_3_letter_2_q[6]_i_1/O
                         net (fo=7, routed)           0.531    39.777    betaCPU/r/M_guess_3_letter_2_q_reg[6]_0[0]
    SLICE_X57Y60         FDRE                                         r  betaCPU/r/M_guess_3_letter_2_q_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=477, routed)         1.441    14.845    betaCPU/r/clk_IBUF_BUFG
    SLICE_X57Y60         FDRE                                         r  betaCPU/r/M_guess_3_letter_2_q_reg[5]/C
                         clock pessimism              0.258    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X57Y60         FDRE (Setup_fdre_C_CE)      -0.205    14.863    betaCPU/r/M_guess_3_letter_2_q_reg[5]
  -------------------------------------------------------------------
                         required time                         14.863    
                         arrival time                         -39.777    
  -------------------------------------------------------------------
                         slack                                -24.914    

Slack (VIOLATED) :        -24.913ns  (required time - arrival time)
  Source:                 button_panel_controller/check_/button_cond/M_ctr_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            betaCPU/r/M_guess_4_letter_1_q_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        34.606ns  (logic 9.718ns (28.082%)  route 24.888ns (71.918%))
  Logic Levels:           46  (CARRY4=8 LUT2=1 LUT3=1 LUT4=4 LUT5=6 LUT6=25 MUXF7=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.206ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=477, routed)         1.622     5.206    button_panel_controller/check_/button_cond/CLK
    SLICE_X58Y61         FDRE                                         r  button_panel_controller/check_/button_cond/M_ctr_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y61         FDRE (Prop_fdre_C_Q)         0.456     5.662 f  button_panel_controller/check_/button_cond/M_ctr_q_reg[5]/Q
                         net (fo=2, routed)           0.652     6.314    button_panel_controller/check_/button_cond/M_ctr_q_reg[5]
    SLICE_X58Y61         LUT4 (Prop_lut4_I0_O)        0.124     6.438 f  button_panel_controller/check_/button_cond/M_last_q_i_3__4/O
                         net (fo=2, routed)           0.951     7.389    button_panel_controller/check_/button_cond/M_last_q_i_3__4_n_0
    SLICE_X59Y65         LUT6 (Prop_lut6_I3_O)        0.124     7.513 f  button_panel_controller/check_/button_cond/FSM_sequential_M_game_fsm_q[4]_i_6/O
                         net (fo=1, routed)           0.946     8.460    keyboard_controller/r_/button_cond/FSM_sequential_M_game_fsm_q[2]_i_2
    SLICE_X63Y67         LUT6 (Prop_lut6_I1_O)        0.124     8.584 f  keyboard_controller/r_/button_cond/FSM_sequential_M_game_fsm_q[4]_i_4/O
                         net (fo=14, routed)          0.667     9.250    betaCPU/control_unit/FSM_sequential_M_game_fsm_q_reg[4]_3
    SLICE_X65Y67         LUT6 (Prop_lut6_I2_O)        0.124     9.374 r  betaCPU/control_unit/out1_carry_i_28/O
                         net (fo=18, routed)          0.987    10.361    betaCPU/r/out1_carry_i_3_1
    SLICE_X62Y61         LUT6 (Prop_lut6_I2_O)        0.124    10.485 f  betaCPU/r/io_led_OBUF[0]_inst_i_5/O
                         net (fo=1, routed)           0.573    11.058    betaCPU/control_unit/M_matrix2_letter_address_dff_q_reg[4]_1
    SLICE_X58Y60         LUT5 (Prop_lut5_I4_O)        0.124    11.182 r  betaCPU/control_unit/io_led_OBUF[0]_inst_i_2/O
                         net (fo=22, routed)          0.515    11.697    betaCPU/r/M_guess_1_letter_1_q_reg[3]_0[0]
    SLICE_X60Y62         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.510    12.207 r  betaCPU/r/i__carry_i_45/O[0]
                         net (fo=2, routed)           0.584    12.791    betaCPU/control_unit/in25[0]
    SLICE_X59Y58         LUT4 (Prop_lut4_I3_O)        0.295    13.086 r  betaCPU/control_unit/i__carry__0_i_8/O
                         net (fo=1, routed)           0.151    13.237    betaCPU/control_unit/i__carry__0_i_8_n_0
    SLICE_X59Y58         LUT6 (Prop_lut6_I0_O)        0.124    13.361 f  betaCPU/control_unit/i__carry__0_i_6/O
                         net (fo=21, routed)          0.454    13.815    betaCPU/control_unit/FSM_sequential_M_game_fsm_q_reg[5]_1
    SLICE_X58Y58         LUT5 (Prop_lut5_I3_O)        0.124    13.939 r  betaCPU/control_unit/i__carry_i_14/O
                         net (fo=2, routed)           0.302    14.241    betaCPU/control_unit/i__carry_i_14_n_0
    SLICE_X59Y59         LUT6 (Prop_lut6_I5_O)        0.124    14.365 r  betaCPU/control_unit/i__carry_i_7/O
                         net (fo=2, routed)           0.165    14.530    betaCPU/control_unit/i__carry_i_7_n_0
    SLICE_X59Y59         LUT6 (Prop_lut6_I3_O)        0.124    14.654 r  betaCPU/control_unit/i__carry_i_1__1/O
                         net (fo=9, routed)           0.562    15.216    betaCPU/control_unit/M_control_unit_regfile_out_b[2]
    SLICE_X56Y60         LUT6 (Prop_lut6_I1_O)        0.124    15.340 r  betaCPU/control_unit/out1_carry_i_7/O
                         net (fo=1, routed)           0.000    15.340    betaCPU/game_alu/S[2]
    SLICE_X56Y60         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    15.692 r  betaCPU/game_alu/out1_carry/O[3]
                         net (fo=8, routed)           0.762    16.454    reset_cond/M_stage_q_reg[3][2]_alias
    SLICE_X56Y53         LUT6 (Prop_lut6_I4_O)        0.307    16.761 r  reset_cond/i__carry_i_11__1_comp_1/O
                         net (fo=4, routed)           0.683    17.444    betaCPU/r/M_matrix3_letter_address_dff_q_reg[1]
    SLICE_X56Y53         LUT6 (Prop_lut6_I2_O)        0.124    17.568 r  betaCPU/r/io_led_OBUF[8]_inst_i_6/O
                         net (fo=1, routed)           0.000    17.568    betaCPU/control_unit/M_i_q[0]_i_2_0
    SLICE_X56Y53         MUXF7 (Prop_muxf7_I0_O)      0.241    17.809 r  betaCPU/control_unit/io_led_OBUF[8]_inst_i_5/O
                         net (fo=3, routed)           0.517    18.325    betaCPU/control_unit/io_led_OBUF[8]_inst_i_5_n_0
    SLICE_X57Y53         LUT6 (Prop_lut6_I5_O)        0.298    18.623 r  betaCPU/control_unit/io_led_OBUF[8]_inst_i_2/O
                         net (fo=7, routed)           0.623    19.246    betaCPU/control_unit/io_led_OBUF[8]_inst_i_2_n_0
    SLICE_X56Y60         LUT4 (Prop_lut4_I3_O)        0.124    19.370 r  betaCPU/control_unit/out1_carry_i_9/O
                         net (fo=1, routed)           0.000    19.370    betaCPU/game_alu/S[0]
    SLICE_X56Y60         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544    19.914 r  betaCPU/game_alu/out1_carry/O[2]
                         net (fo=8, routed)           0.683    20.597    betaCPU/control_unit/M_guess_1_letter_1_q_reg[3][1]
    SLICE_X62Y60         LUT6 (Prop_lut6_I5_O)        0.301    20.898 r  betaCPU/control_unit/i__carry_i_18__0_comp/O
                         net (fo=20, routed)          1.944    22.842    betaCPU/r/M_control_unit_regfile_rb__0[0]
    SLICE_X52Y58         LUT6 (Prop_lut6_I4_O)        0.124    22.966 r  betaCPU/r/i__carry_i_6__0/O
                         net (fo=2, routed)           0.866    23.832    betaCPU/control_unit/M_matrix4_letter_address_dff_q_reg[4]_0
    SLICE_X55Y60         LUT5 (Prop_lut5_I0_O)        0.124    23.956 r  betaCPU/control_unit/io_led_OBUF[12]_inst_i_2/O
                         net (fo=11, routed)          0.379    24.336    betaCPU/control_unit/i__carry_i_1_n_0
    SLICE_X56Y61         LUT5 (Prop_lut5_I0_O)        0.124    24.460 r  betaCPU/control_unit/out1_carry__0_i_8/O
                         net (fo=1, routed)           0.000    24.460    betaCPU/game_alu/M_guess_1_letter_1_q[4]_i_4_0[0]
    SLICE_X56Y61         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    24.887 r  betaCPU/game_alu/out1_carry__0/O[1]
                         net (fo=4, routed)           0.424    25.311    betaCPU/control_unit/M_word_index_q_reg[7]_0[1]
    SLICE_X57Y60         LUT6 (Prop_lut6_I5_O)        0.306    25.617 r  betaCPU/control_unit/i__carry_i_9__1_comp/O
                         net (fo=19, routed)          1.520    27.137    betaCPU/control_unit/M_control_unit_regfile_rb__0[2]
    SLICE_X57Y58         LUT6 (Prop_lut6_I3_O)        0.124    27.261 r  betaCPU/control_unit/i__carry_i_1__0/O
                         net (fo=10, routed)          0.353    27.614    betaCPU/control_unit/M_control_unit_regfile_out_b[3]
    SLICE_X56Y60         LUT5 (Prop_lut5_I2_O)        0.124    27.738 r  betaCPU/control_unit/out1_carry_i_6/O
                         net (fo=1, routed)           0.000    27.738    betaCPU/game_alu/S[3]
    SLICE_X56Y60         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    28.114 r  betaCPU/game_alu/out1_carry/CO[3]
                         net (fo=1, routed)           0.000    28.114    betaCPU/game_alu/out1_carry_n_0
    SLICE_X56Y61         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    28.333 r  betaCPU/game_alu/out1_carry__0/O[0]
                         net (fo=5, routed)           0.701    29.034    betaCPU/control_unit/M_word_index_q_reg[7]_0[0]
    SLICE_X56Y54         LUT6 (Prop_lut6_I4_O)        0.295    29.329 r  betaCPU/control_unit/i__carry_i_7__1_comp_1/O
                         net (fo=23, routed)          0.760    30.089    betaCPU/r/M_control_unit_regfile_rb__0[1]
    SLICE_X56Y57         LUT6 (Prop_lut6_I1_O)        0.124    30.213 r  betaCPU/r/io_led_OBUF[9]_inst_i_2/O
                         net (fo=9, routed)           0.627    30.840    betaCPU/r/io_led_OBUF[13]_inst_i_2_0[0]
    SLICE_X56Y60         LUT6 (Prop_lut6_I1_O)        0.124    30.964 r  betaCPU/r/out1_carry_i_8/O
                         net (fo=1, routed)           0.000    30.964    betaCPU/game_alu/S[1]
    SLICE_X56Y60         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230    31.194 f  betaCPU/game_alu/out1_carry/O[1]
                         net (fo=9, routed)           0.627    31.821    betaCPU/control_unit/M_guess_1_letter_1_q_reg[3][0]
    SLICE_X57Y56         LUT4 (Prop_lut4_I1_O)        0.306    32.127 r  betaCPU/control_unit/i__carry__0_i_11/O
                         net (fo=2, routed)           0.331    32.459    betaCPU/control_unit/i__carry__0_i_11_n_0
    SLICE_X55Y57         LUT6 (Prop_lut6_I5_O)        0.124    32.583 r  betaCPU/control_unit/i__carry_i_30/O
                         net (fo=24, routed)          0.540    33.122    betaCPU/r/i__carry_i_8__0_1
    SLICE_X56Y58         LUT6 (Prop_lut6_I2_O)        0.124    33.246 r  betaCPU/r/io_led_OBUF[14]_inst_i_8/O
                         net (fo=1, routed)           0.816    34.063    betaCPU/r/io_led_OBUF[14]_inst_i_8_n_0
    SLICE_X53Y58         LUT6 (Prop_lut6_I5_O)        0.124    34.187 r  betaCPU/r/io_led_OBUF[14]_inst_i_3/O
                         net (fo=2, routed)           0.662    34.849    betaCPU/control_unit/M_guess_1_letter_1_q[6]_i_10
    SLICE_X56Y61         LUT6 (Prop_lut6_I2_O)        0.124    34.973 r  betaCPU/control_unit/out1_carry__0_i_6_comp_1/O
                         net (fo=1, routed)           0.000    34.973    betaCPU/game_alu/M_guess_1_letter_1_q[4]_i_4_0[2]
    SLICE_X56Y61         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    35.325 r  betaCPU/game_alu/out1_carry__0/O[3]
                         net (fo=3, routed)           0.608    35.933    betaCPU/game_alu/out1_carry__0_i_8[3]
    SLICE_X56Y64         LUT5 (Prop_lut5_I0_O)        0.307    36.240 r  betaCPU/game_alu/io_led_OBUF[21]_inst_i_7/O
                         net (fo=4, routed)           0.329    36.569    betaCPU/game_alu/io_led_OBUF[21]_inst_i_7_n_0
    SLICE_X56Y65         LUT6 (Prop_lut6_I4_O)        0.124    36.693 f  betaCPU/game_alu/io_led_OBUF[21]_inst_i_2_comp_2/O
                         net (fo=17, routed)          0.403    37.097    betaCPU/control_unit/FSM_sequential_M_game_fsm_q_reg[3]_17
    SLICE_X54Y66         LUT6 (Prop_lut6_I2_O)        0.124    37.221 r  betaCPU/control_unit/M_temp_guess_g_letter_i_q[5]_i_2/O
                         net (fo=4, routed)           0.338    37.559    betaCPU/control_unit/M_temp_guess_g_letter_i_q[5]_i_2_n_0
    SLICE_X54Y65         LUT3 (Prop_lut3_I2_O)        0.124    37.683 f  betaCPU/control_unit/M_guess_1_letter_2_q[6]_i_2/O
                         net (fo=32, routed)          0.678    38.361    betaCPU/control_unit/M_guess_1_letter_2_q[6]_i_2_n_0
    SLICE_X54Y63         LUT2 (Prop_lut2_I0_O)        0.124    38.485 f  betaCPU/control_unit/M_guess_1_letter_1_q[6]_i_5/O
                         net (fo=3, routed)           0.872    39.357    betaCPU/control_unit/M_guess_1_letter_1_q[6]_i_5_n_0
    SLICE_X55Y55         LUT6 (Prop_lut6_I2_O)        0.124    39.481 r  betaCPU/control_unit/M_guess_4_letter_1_q[6]_i_1_comp/O
                         net (fo=7, routed)           0.331    39.812    betaCPU/r/M_guess_4_letter_1_q_reg[6]_1[0]
    SLICE_X54Y54         FDRE                                         r  betaCPU/r/M_guess_4_letter_1_q_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=477, routed)         1.442    14.846    betaCPU/r/clk_IBUF_BUFG
    SLICE_X54Y54         FDRE                                         r  betaCPU/r/M_guess_4_letter_1_q_reg[0]/C
                         clock pessimism              0.258    15.104    
                         clock uncertainty           -0.035    15.069    
    SLICE_X54Y54         FDRE (Setup_fdre_C_CE)      -0.169    14.900    betaCPU/r/M_guess_4_letter_1_q_reg[0]
  -------------------------------------------------------------------
                         required time                         14.900    
                         arrival time                         -39.812    
  -------------------------------------------------------------------
                         slack                                -24.913    

Slack (VIOLATED) :        -24.913ns  (required time - arrival time)
  Source:                 button_panel_controller/check_/button_cond/M_ctr_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            betaCPU/r/M_guess_4_letter_1_q_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        34.606ns  (logic 9.718ns (28.082%)  route 24.888ns (71.918%))
  Logic Levels:           46  (CARRY4=8 LUT2=1 LUT3=1 LUT4=4 LUT5=6 LUT6=25 MUXF7=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.206ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=477, routed)         1.622     5.206    button_panel_controller/check_/button_cond/CLK
    SLICE_X58Y61         FDRE                                         r  button_panel_controller/check_/button_cond/M_ctr_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y61         FDRE (Prop_fdre_C_Q)         0.456     5.662 f  button_panel_controller/check_/button_cond/M_ctr_q_reg[5]/Q
                         net (fo=2, routed)           0.652     6.314    button_panel_controller/check_/button_cond/M_ctr_q_reg[5]
    SLICE_X58Y61         LUT4 (Prop_lut4_I0_O)        0.124     6.438 f  button_panel_controller/check_/button_cond/M_last_q_i_3__4/O
                         net (fo=2, routed)           0.951     7.389    button_panel_controller/check_/button_cond/M_last_q_i_3__4_n_0
    SLICE_X59Y65         LUT6 (Prop_lut6_I3_O)        0.124     7.513 f  button_panel_controller/check_/button_cond/FSM_sequential_M_game_fsm_q[4]_i_6/O
                         net (fo=1, routed)           0.946     8.460    keyboard_controller/r_/button_cond/FSM_sequential_M_game_fsm_q[2]_i_2
    SLICE_X63Y67         LUT6 (Prop_lut6_I1_O)        0.124     8.584 f  keyboard_controller/r_/button_cond/FSM_sequential_M_game_fsm_q[4]_i_4/O
                         net (fo=14, routed)          0.667     9.250    betaCPU/control_unit/FSM_sequential_M_game_fsm_q_reg[4]_3
    SLICE_X65Y67         LUT6 (Prop_lut6_I2_O)        0.124     9.374 r  betaCPU/control_unit/out1_carry_i_28/O
                         net (fo=18, routed)          0.987    10.361    betaCPU/r/out1_carry_i_3_1
    SLICE_X62Y61         LUT6 (Prop_lut6_I2_O)        0.124    10.485 f  betaCPU/r/io_led_OBUF[0]_inst_i_5/O
                         net (fo=1, routed)           0.573    11.058    betaCPU/control_unit/M_matrix2_letter_address_dff_q_reg[4]_1
    SLICE_X58Y60         LUT5 (Prop_lut5_I4_O)        0.124    11.182 r  betaCPU/control_unit/io_led_OBUF[0]_inst_i_2/O
                         net (fo=22, routed)          0.515    11.697    betaCPU/r/M_guess_1_letter_1_q_reg[3]_0[0]
    SLICE_X60Y62         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.510    12.207 r  betaCPU/r/i__carry_i_45/O[0]
                         net (fo=2, routed)           0.584    12.791    betaCPU/control_unit/in25[0]
    SLICE_X59Y58         LUT4 (Prop_lut4_I3_O)        0.295    13.086 r  betaCPU/control_unit/i__carry__0_i_8/O
                         net (fo=1, routed)           0.151    13.237    betaCPU/control_unit/i__carry__0_i_8_n_0
    SLICE_X59Y58         LUT6 (Prop_lut6_I0_O)        0.124    13.361 f  betaCPU/control_unit/i__carry__0_i_6/O
                         net (fo=21, routed)          0.454    13.815    betaCPU/control_unit/FSM_sequential_M_game_fsm_q_reg[5]_1
    SLICE_X58Y58         LUT5 (Prop_lut5_I3_O)        0.124    13.939 r  betaCPU/control_unit/i__carry_i_14/O
                         net (fo=2, routed)           0.302    14.241    betaCPU/control_unit/i__carry_i_14_n_0
    SLICE_X59Y59         LUT6 (Prop_lut6_I5_O)        0.124    14.365 r  betaCPU/control_unit/i__carry_i_7/O
                         net (fo=2, routed)           0.165    14.530    betaCPU/control_unit/i__carry_i_7_n_0
    SLICE_X59Y59         LUT6 (Prop_lut6_I3_O)        0.124    14.654 r  betaCPU/control_unit/i__carry_i_1__1/O
                         net (fo=9, routed)           0.562    15.216    betaCPU/control_unit/M_control_unit_regfile_out_b[2]
    SLICE_X56Y60         LUT6 (Prop_lut6_I1_O)        0.124    15.340 r  betaCPU/control_unit/out1_carry_i_7/O
                         net (fo=1, routed)           0.000    15.340    betaCPU/game_alu/S[2]
    SLICE_X56Y60         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    15.692 r  betaCPU/game_alu/out1_carry/O[3]
                         net (fo=8, routed)           0.762    16.454    reset_cond/M_stage_q_reg[3][2]_alias
    SLICE_X56Y53         LUT6 (Prop_lut6_I4_O)        0.307    16.761 r  reset_cond/i__carry_i_11__1_comp_1/O
                         net (fo=4, routed)           0.683    17.444    betaCPU/r/M_matrix3_letter_address_dff_q_reg[1]
    SLICE_X56Y53         LUT6 (Prop_lut6_I2_O)        0.124    17.568 r  betaCPU/r/io_led_OBUF[8]_inst_i_6/O
                         net (fo=1, routed)           0.000    17.568    betaCPU/control_unit/M_i_q[0]_i_2_0
    SLICE_X56Y53         MUXF7 (Prop_muxf7_I0_O)      0.241    17.809 r  betaCPU/control_unit/io_led_OBUF[8]_inst_i_5/O
                         net (fo=3, routed)           0.517    18.325    betaCPU/control_unit/io_led_OBUF[8]_inst_i_5_n_0
    SLICE_X57Y53         LUT6 (Prop_lut6_I5_O)        0.298    18.623 r  betaCPU/control_unit/io_led_OBUF[8]_inst_i_2/O
                         net (fo=7, routed)           0.623    19.246    betaCPU/control_unit/io_led_OBUF[8]_inst_i_2_n_0
    SLICE_X56Y60         LUT4 (Prop_lut4_I3_O)        0.124    19.370 r  betaCPU/control_unit/out1_carry_i_9/O
                         net (fo=1, routed)           0.000    19.370    betaCPU/game_alu/S[0]
    SLICE_X56Y60         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544    19.914 r  betaCPU/game_alu/out1_carry/O[2]
                         net (fo=8, routed)           0.683    20.597    betaCPU/control_unit/M_guess_1_letter_1_q_reg[3][1]
    SLICE_X62Y60         LUT6 (Prop_lut6_I5_O)        0.301    20.898 r  betaCPU/control_unit/i__carry_i_18__0_comp/O
                         net (fo=20, routed)          1.944    22.842    betaCPU/r/M_control_unit_regfile_rb__0[0]
    SLICE_X52Y58         LUT6 (Prop_lut6_I4_O)        0.124    22.966 r  betaCPU/r/i__carry_i_6__0/O
                         net (fo=2, routed)           0.866    23.832    betaCPU/control_unit/M_matrix4_letter_address_dff_q_reg[4]_0
    SLICE_X55Y60         LUT5 (Prop_lut5_I0_O)        0.124    23.956 r  betaCPU/control_unit/io_led_OBUF[12]_inst_i_2/O
                         net (fo=11, routed)          0.379    24.336    betaCPU/control_unit/i__carry_i_1_n_0
    SLICE_X56Y61         LUT5 (Prop_lut5_I0_O)        0.124    24.460 r  betaCPU/control_unit/out1_carry__0_i_8/O
                         net (fo=1, routed)           0.000    24.460    betaCPU/game_alu/M_guess_1_letter_1_q[4]_i_4_0[0]
    SLICE_X56Y61         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    24.887 r  betaCPU/game_alu/out1_carry__0/O[1]
                         net (fo=4, routed)           0.424    25.311    betaCPU/control_unit/M_word_index_q_reg[7]_0[1]
    SLICE_X57Y60         LUT6 (Prop_lut6_I5_O)        0.306    25.617 r  betaCPU/control_unit/i__carry_i_9__1_comp/O
                         net (fo=19, routed)          1.520    27.137    betaCPU/control_unit/M_control_unit_regfile_rb__0[2]
    SLICE_X57Y58         LUT6 (Prop_lut6_I3_O)        0.124    27.261 r  betaCPU/control_unit/i__carry_i_1__0/O
                         net (fo=10, routed)          0.353    27.614    betaCPU/control_unit/M_control_unit_regfile_out_b[3]
    SLICE_X56Y60         LUT5 (Prop_lut5_I2_O)        0.124    27.738 r  betaCPU/control_unit/out1_carry_i_6/O
                         net (fo=1, routed)           0.000    27.738    betaCPU/game_alu/S[3]
    SLICE_X56Y60         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    28.114 r  betaCPU/game_alu/out1_carry/CO[3]
                         net (fo=1, routed)           0.000    28.114    betaCPU/game_alu/out1_carry_n_0
    SLICE_X56Y61         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    28.333 r  betaCPU/game_alu/out1_carry__0/O[0]
                         net (fo=5, routed)           0.701    29.034    betaCPU/control_unit/M_word_index_q_reg[7]_0[0]
    SLICE_X56Y54         LUT6 (Prop_lut6_I4_O)        0.295    29.329 r  betaCPU/control_unit/i__carry_i_7__1_comp_1/O
                         net (fo=23, routed)          0.760    30.089    betaCPU/r/M_control_unit_regfile_rb__0[1]
    SLICE_X56Y57         LUT6 (Prop_lut6_I1_O)        0.124    30.213 r  betaCPU/r/io_led_OBUF[9]_inst_i_2/O
                         net (fo=9, routed)           0.627    30.840    betaCPU/r/io_led_OBUF[13]_inst_i_2_0[0]
    SLICE_X56Y60         LUT6 (Prop_lut6_I1_O)        0.124    30.964 r  betaCPU/r/out1_carry_i_8/O
                         net (fo=1, routed)           0.000    30.964    betaCPU/game_alu/S[1]
    SLICE_X56Y60         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230    31.194 f  betaCPU/game_alu/out1_carry/O[1]
                         net (fo=9, routed)           0.627    31.821    betaCPU/control_unit/M_guess_1_letter_1_q_reg[3][0]
    SLICE_X57Y56         LUT4 (Prop_lut4_I1_O)        0.306    32.127 r  betaCPU/control_unit/i__carry__0_i_11/O
                         net (fo=2, routed)           0.331    32.459    betaCPU/control_unit/i__carry__0_i_11_n_0
    SLICE_X55Y57         LUT6 (Prop_lut6_I5_O)        0.124    32.583 r  betaCPU/control_unit/i__carry_i_30/O
                         net (fo=24, routed)          0.540    33.122    betaCPU/r/i__carry_i_8__0_1
    SLICE_X56Y58         LUT6 (Prop_lut6_I2_O)        0.124    33.246 r  betaCPU/r/io_led_OBUF[14]_inst_i_8/O
                         net (fo=1, routed)           0.816    34.063    betaCPU/r/io_led_OBUF[14]_inst_i_8_n_0
    SLICE_X53Y58         LUT6 (Prop_lut6_I5_O)        0.124    34.187 r  betaCPU/r/io_led_OBUF[14]_inst_i_3/O
                         net (fo=2, routed)           0.662    34.849    betaCPU/control_unit/M_guess_1_letter_1_q[6]_i_10
    SLICE_X56Y61         LUT6 (Prop_lut6_I2_O)        0.124    34.973 r  betaCPU/control_unit/out1_carry__0_i_6_comp_1/O
                         net (fo=1, routed)           0.000    34.973    betaCPU/game_alu/M_guess_1_letter_1_q[4]_i_4_0[2]
    SLICE_X56Y61         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    35.325 r  betaCPU/game_alu/out1_carry__0/O[3]
                         net (fo=3, routed)           0.608    35.933    betaCPU/game_alu/out1_carry__0_i_8[3]
    SLICE_X56Y64         LUT5 (Prop_lut5_I0_O)        0.307    36.240 r  betaCPU/game_alu/io_led_OBUF[21]_inst_i_7/O
                         net (fo=4, routed)           0.329    36.569    betaCPU/game_alu/io_led_OBUF[21]_inst_i_7_n_0
    SLICE_X56Y65         LUT6 (Prop_lut6_I4_O)        0.124    36.693 f  betaCPU/game_alu/io_led_OBUF[21]_inst_i_2_comp_2/O
                         net (fo=17, routed)          0.403    37.097    betaCPU/control_unit/FSM_sequential_M_game_fsm_q_reg[3]_17
    SLICE_X54Y66         LUT6 (Prop_lut6_I2_O)        0.124    37.221 r  betaCPU/control_unit/M_temp_guess_g_letter_i_q[5]_i_2/O
                         net (fo=4, routed)           0.338    37.559    betaCPU/control_unit/M_temp_guess_g_letter_i_q[5]_i_2_n_0
    SLICE_X54Y65         LUT3 (Prop_lut3_I2_O)        0.124    37.683 f  betaCPU/control_unit/M_guess_1_letter_2_q[6]_i_2/O
                         net (fo=32, routed)          0.678    38.361    betaCPU/control_unit/M_guess_1_letter_2_q[6]_i_2_n_0
    SLICE_X54Y63         LUT2 (Prop_lut2_I0_O)        0.124    38.485 f  betaCPU/control_unit/M_guess_1_letter_1_q[6]_i_5/O
                         net (fo=3, routed)           0.872    39.357    betaCPU/control_unit/M_guess_1_letter_1_q[6]_i_5_n_0
    SLICE_X55Y55         LUT6 (Prop_lut6_I2_O)        0.124    39.481 r  betaCPU/control_unit/M_guess_4_letter_1_q[6]_i_1_comp/O
                         net (fo=7, routed)           0.331    39.812    betaCPU/r/M_guess_4_letter_1_q_reg[6]_1[0]
    SLICE_X54Y54         FDRE                                         r  betaCPU/r/M_guess_4_letter_1_q_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=477, routed)         1.442    14.846    betaCPU/r/clk_IBUF_BUFG
    SLICE_X54Y54         FDRE                                         r  betaCPU/r/M_guess_4_letter_1_q_reg[1]/C
                         clock pessimism              0.258    15.104    
                         clock uncertainty           -0.035    15.069    
    SLICE_X54Y54         FDRE (Setup_fdre_C_CE)      -0.169    14.900    betaCPU/r/M_guess_4_letter_1_q_reg[1]
  -------------------------------------------------------------------
                         required time                         14.900    
                         arrival time                         -39.812    
  -------------------------------------------------------------------
                         slack                                -24.913    

Slack (VIOLATED) :        -24.913ns  (required time - arrival time)
  Source:                 button_panel_controller/check_/button_cond/M_ctr_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            betaCPU/r/M_guess_4_letter_1_q_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        34.606ns  (logic 9.718ns (28.082%)  route 24.888ns (71.918%))
  Logic Levels:           46  (CARRY4=8 LUT2=1 LUT3=1 LUT4=4 LUT5=6 LUT6=25 MUXF7=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.206ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=477, routed)         1.622     5.206    button_panel_controller/check_/button_cond/CLK
    SLICE_X58Y61         FDRE                                         r  button_panel_controller/check_/button_cond/M_ctr_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y61         FDRE (Prop_fdre_C_Q)         0.456     5.662 f  button_panel_controller/check_/button_cond/M_ctr_q_reg[5]/Q
                         net (fo=2, routed)           0.652     6.314    button_panel_controller/check_/button_cond/M_ctr_q_reg[5]
    SLICE_X58Y61         LUT4 (Prop_lut4_I0_O)        0.124     6.438 f  button_panel_controller/check_/button_cond/M_last_q_i_3__4/O
                         net (fo=2, routed)           0.951     7.389    button_panel_controller/check_/button_cond/M_last_q_i_3__4_n_0
    SLICE_X59Y65         LUT6 (Prop_lut6_I3_O)        0.124     7.513 f  button_panel_controller/check_/button_cond/FSM_sequential_M_game_fsm_q[4]_i_6/O
                         net (fo=1, routed)           0.946     8.460    keyboard_controller/r_/button_cond/FSM_sequential_M_game_fsm_q[2]_i_2
    SLICE_X63Y67         LUT6 (Prop_lut6_I1_O)        0.124     8.584 f  keyboard_controller/r_/button_cond/FSM_sequential_M_game_fsm_q[4]_i_4/O
                         net (fo=14, routed)          0.667     9.250    betaCPU/control_unit/FSM_sequential_M_game_fsm_q_reg[4]_3
    SLICE_X65Y67         LUT6 (Prop_lut6_I2_O)        0.124     9.374 r  betaCPU/control_unit/out1_carry_i_28/O
                         net (fo=18, routed)          0.987    10.361    betaCPU/r/out1_carry_i_3_1
    SLICE_X62Y61         LUT6 (Prop_lut6_I2_O)        0.124    10.485 f  betaCPU/r/io_led_OBUF[0]_inst_i_5/O
                         net (fo=1, routed)           0.573    11.058    betaCPU/control_unit/M_matrix2_letter_address_dff_q_reg[4]_1
    SLICE_X58Y60         LUT5 (Prop_lut5_I4_O)        0.124    11.182 r  betaCPU/control_unit/io_led_OBUF[0]_inst_i_2/O
                         net (fo=22, routed)          0.515    11.697    betaCPU/r/M_guess_1_letter_1_q_reg[3]_0[0]
    SLICE_X60Y62         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.510    12.207 r  betaCPU/r/i__carry_i_45/O[0]
                         net (fo=2, routed)           0.584    12.791    betaCPU/control_unit/in25[0]
    SLICE_X59Y58         LUT4 (Prop_lut4_I3_O)        0.295    13.086 r  betaCPU/control_unit/i__carry__0_i_8/O
                         net (fo=1, routed)           0.151    13.237    betaCPU/control_unit/i__carry__0_i_8_n_0
    SLICE_X59Y58         LUT6 (Prop_lut6_I0_O)        0.124    13.361 f  betaCPU/control_unit/i__carry__0_i_6/O
                         net (fo=21, routed)          0.454    13.815    betaCPU/control_unit/FSM_sequential_M_game_fsm_q_reg[5]_1
    SLICE_X58Y58         LUT5 (Prop_lut5_I3_O)        0.124    13.939 r  betaCPU/control_unit/i__carry_i_14/O
                         net (fo=2, routed)           0.302    14.241    betaCPU/control_unit/i__carry_i_14_n_0
    SLICE_X59Y59         LUT6 (Prop_lut6_I5_O)        0.124    14.365 r  betaCPU/control_unit/i__carry_i_7/O
                         net (fo=2, routed)           0.165    14.530    betaCPU/control_unit/i__carry_i_7_n_0
    SLICE_X59Y59         LUT6 (Prop_lut6_I3_O)        0.124    14.654 r  betaCPU/control_unit/i__carry_i_1__1/O
                         net (fo=9, routed)           0.562    15.216    betaCPU/control_unit/M_control_unit_regfile_out_b[2]
    SLICE_X56Y60         LUT6 (Prop_lut6_I1_O)        0.124    15.340 r  betaCPU/control_unit/out1_carry_i_7/O
                         net (fo=1, routed)           0.000    15.340    betaCPU/game_alu/S[2]
    SLICE_X56Y60         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    15.692 r  betaCPU/game_alu/out1_carry/O[3]
                         net (fo=8, routed)           0.762    16.454    reset_cond/M_stage_q_reg[3][2]_alias
    SLICE_X56Y53         LUT6 (Prop_lut6_I4_O)        0.307    16.761 r  reset_cond/i__carry_i_11__1_comp_1/O
                         net (fo=4, routed)           0.683    17.444    betaCPU/r/M_matrix3_letter_address_dff_q_reg[1]
    SLICE_X56Y53         LUT6 (Prop_lut6_I2_O)        0.124    17.568 r  betaCPU/r/io_led_OBUF[8]_inst_i_6/O
                         net (fo=1, routed)           0.000    17.568    betaCPU/control_unit/M_i_q[0]_i_2_0
    SLICE_X56Y53         MUXF7 (Prop_muxf7_I0_O)      0.241    17.809 r  betaCPU/control_unit/io_led_OBUF[8]_inst_i_5/O
                         net (fo=3, routed)           0.517    18.325    betaCPU/control_unit/io_led_OBUF[8]_inst_i_5_n_0
    SLICE_X57Y53         LUT6 (Prop_lut6_I5_O)        0.298    18.623 r  betaCPU/control_unit/io_led_OBUF[8]_inst_i_2/O
                         net (fo=7, routed)           0.623    19.246    betaCPU/control_unit/io_led_OBUF[8]_inst_i_2_n_0
    SLICE_X56Y60         LUT4 (Prop_lut4_I3_O)        0.124    19.370 r  betaCPU/control_unit/out1_carry_i_9/O
                         net (fo=1, routed)           0.000    19.370    betaCPU/game_alu/S[0]
    SLICE_X56Y60         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544    19.914 r  betaCPU/game_alu/out1_carry/O[2]
                         net (fo=8, routed)           0.683    20.597    betaCPU/control_unit/M_guess_1_letter_1_q_reg[3][1]
    SLICE_X62Y60         LUT6 (Prop_lut6_I5_O)        0.301    20.898 r  betaCPU/control_unit/i__carry_i_18__0_comp/O
                         net (fo=20, routed)          1.944    22.842    betaCPU/r/M_control_unit_regfile_rb__0[0]
    SLICE_X52Y58         LUT6 (Prop_lut6_I4_O)        0.124    22.966 r  betaCPU/r/i__carry_i_6__0/O
                         net (fo=2, routed)           0.866    23.832    betaCPU/control_unit/M_matrix4_letter_address_dff_q_reg[4]_0
    SLICE_X55Y60         LUT5 (Prop_lut5_I0_O)        0.124    23.956 r  betaCPU/control_unit/io_led_OBUF[12]_inst_i_2/O
                         net (fo=11, routed)          0.379    24.336    betaCPU/control_unit/i__carry_i_1_n_0
    SLICE_X56Y61         LUT5 (Prop_lut5_I0_O)        0.124    24.460 r  betaCPU/control_unit/out1_carry__0_i_8/O
                         net (fo=1, routed)           0.000    24.460    betaCPU/game_alu/M_guess_1_letter_1_q[4]_i_4_0[0]
    SLICE_X56Y61         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    24.887 r  betaCPU/game_alu/out1_carry__0/O[1]
                         net (fo=4, routed)           0.424    25.311    betaCPU/control_unit/M_word_index_q_reg[7]_0[1]
    SLICE_X57Y60         LUT6 (Prop_lut6_I5_O)        0.306    25.617 r  betaCPU/control_unit/i__carry_i_9__1_comp/O
                         net (fo=19, routed)          1.520    27.137    betaCPU/control_unit/M_control_unit_regfile_rb__0[2]
    SLICE_X57Y58         LUT6 (Prop_lut6_I3_O)        0.124    27.261 r  betaCPU/control_unit/i__carry_i_1__0/O
                         net (fo=10, routed)          0.353    27.614    betaCPU/control_unit/M_control_unit_regfile_out_b[3]
    SLICE_X56Y60         LUT5 (Prop_lut5_I2_O)        0.124    27.738 r  betaCPU/control_unit/out1_carry_i_6/O
                         net (fo=1, routed)           0.000    27.738    betaCPU/game_alu/S[3]
    SLICE_X56Y60         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    28.114 r  betaCPU/game_alu/out1_carry/CO[3]
                         net (fo=1, routed)           0.000    28.114    betaCPU/game_alu/out1_carry_n_0
    SLICE_X56Y61         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    28.333 r  betaCPU/game_alu/out1_carry__0/O[0]
                         net (fo=5, routed)           0.701    29.034    betaCPU/control_unit/M_word_index_q_reg[7]_0[0]
    SLICE_X56Y54         LUT6 (Prop_lut6_I4_O)        0.295    29.329 r  betaCPU/control_unit/i__carry_i_7__1_comp_1/O
                         net (fo=23, routed)          0.760    30.089    betaCPU/r/M_control_unit_regfile_rb__0[1]
    SLICE_X56Y57         LUT6 (Prop_lut6_I1_O)        0.124    30.213 r  betaCPU/r/io_led_OBUF[9]_inst_i_2/O
                         net (fo=9, routed)           0.627    30.840    betaCPU/r/io_led_OBUF[13]_inst_i_2_0[0]
    SLICE_X56Y60         LUT6 (Prop_lut6_I1_O)        0.124    30.964 r  betaCPU/r/out1_carry_i_8/O
                         net (fo=1, routed)           0.000    30.964    betaCPU/game_alu/S[1]
    SLICE_X56Y60         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230    31.194 f  betaCPU/game_alu/out1_carry/O[1]
                         net (fo=9, routed)           0.627    31.821    betaCPU/control_unit/M_guess_1_letter_1_q_reg[3][0]
    SLICE_X57Y56         LUT4 (Prop_lut4_I1_O)        0.306    32.127 r  betaCPU/control_unit/i__carry__0_i_11/O
                         net (fo=2, routed)           0.331    32.459    betaCPU/control_unit/i__carry__0_i_11_n_0
    SLICE_X55Y57         LUT6 (Prop_lut6_I5_O)        0.124    32.583 r  betaCPU/control_unit/i__carry_i_30/O
                         net (fo=24, routed)          0.540    33.122    betaCPU/r/i__carry_i_8__0_1
    SLICE_X56Y58         LUT6 (Prop_lut6_I2_O)        0.124    33.246 r  betaCPU/r/io_led_OBUF[14]_inst_i_8/O
                         net (fo=1, routed)           0.816    34.063    betaCPU/r/io_led_OBUF[14]_inst_i_8_n_0
    SLICE_X53Y58         LUT6 (Prop_lut6_I5_O)        0.124    34.187 r  betaCPU/r/io_led_OBUF[14]_inst_i_3/O
                         net (fo=2, routed)           0.662    34.849    betaCPU/control_unit/M_guess_1_letter_1_q[6]_i_10
    SLICE_X56Y61         LUT6 (Prop_lut6_I2_O)        0.124    34.973 r  betaCPU/control_unit/out1_carry__0_i_6_comp_1/O
                         net (fo=1, routed)           0.000    34.973    betaCPU/game_alu/M_guess_1_letter_1_q[4]_i_4_0[2]
    SLICE_X56Y61         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    35.325 r  betaCPU/game_alu/out1_carry__0/O[3]
                         net (fo=3, routed)           0.608    35.933    betaCPU/game_alu/out1_carry__0_i_8[3]
    SLICE_X56Y64         LUT5 (Prop_lut5_I0_O)        0.307    36.240 r  betaCPU/game_alu/io_led_OBUF[21]_inst_i_7/O
                         net (fo=4, routed)           0.329    36.569    betaCPU/game_alu/io_led_OBUF[21]_inst_i_7_n_0
    SLICE_X56Y65         LUT6 (Prop_lut6_I4_O)        0.124    36.693 f  betaCPU/game_alu/io_led_OBUF[21]_inst_i_2_comp_2/O
                         net (fo=17, routed)          0.403    37.097    betaCPU/control_unit/FSM_sequential_M_game_fsm_q_reg[3]_17
    SLICE_X54Y66         LUT6 (Prop_lut6_I2_O)        0.124    37.221 r  betaCPU/control_unit/M_temp_guess_g_letter_i_q[5]_i_2/O
                         net (fo=4, routed)           0.338    37.559    betaCPU/control_unit/M_temp_guess_g_letter_i_q[5]_i_2_n_0
    SLICE_X54Y65         LUT3 (Prop_lut3_I2_O)        0.124    37.683 f  betaCPU/control_unit/M_guess_1_letter_2_q[6]_i_2/O
                         net (fo=32, routed)          0.678    38.361    betaCPU/control_unit/M_guess_1_letter_2_q[6]_i_2_n_0
    SLICE_X54Y63         LUT2 (Prop_lut2_I0_O)        0.124    38.485 f  betaCPU/control_unit/M_guess_1_letter_1_q[6]_i_5/O
                         net (fo=3, routed)           0.872    39.357    betaCPU/control_unit/M_guess_1_letter_1_q[6]_i_5_n_0
    SLICE_X55Y55         LUT6 (Prop_lut6_I2_O)        0.124    39.481 r  betaCPU/control_unit/M_guess_4_letter_1_q[6]_i_1_comp/O
                         net (fo=7, routed)           0.331    39.812    betaCPU/r/M_guess_4_letter_1_q_reg[6]_1[0]
    SLICE_X54Y54         FDRE                                         r  betaCPU/r/M_guess_4_letter_1_q_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=477, routed)         1.442    14.846    betaCPU/r/clk_IBUF_BUFG
    SLICE_X54Y54         FDRE                                         r  betaCPU/r/M_guess_4_letter_1_q_reg[2]/C
                         clock pessimism              0.258    15.104    
                         clock uncertainty           -0.035    15.069    
    SLICE_X54Y54         FDRE (Setup_fdre_C_CE)      -0.169    14.900    betaCPU/r/M_guess_4_letter_1_q_reg[2]
  -------------------------------------------------------------------
                         required time                         14.900    
                         arrival time                         -39.812    
  -------------------------------------------------------------------
                         slack                                -24.913    

Slack (VIOLATED) :        -24.913ns  (required time - arrival time)
  Source:                 button_panel_controller/check_/button_cond/M_ctr_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            betaCPU/r/M_guess_4_letter_1_q_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        34.606ns  (logic 9.718ns (28.082%)  route 24.888ns (71.918%))
  Logic Levels:           46  (CARRY4=8 LUT2=1 LUT3=1 LUT4=4 LUT5=6 LUT6=25 MUXF7=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.206ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=477, routed)         1.622     5.206    button_panel_controller/check_/button_cond/CLK
    SLICE_X58Y61         FDRE                                         r  button_panel_controller/check_/button_cond/M_ctr_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y61         FDRE (Prop_fdre_C_Q)         0.456     5.662 f  button_panel_controller/check_/button_cond/M_ctr_q_reg[5]/Q
                         net (fo=2, routed)           0.652     6.314    button_panel_controller/check_/button_cond/M_ctr_q_reg[5]
    SLICE_X58Y61         LUT4 (Prop_lut4_I0_O)        0.124     6.438 f  button_panel_controller/check_/button_cond/M_last_q_i_3__4/O
                         net (fo=2, routed)           0.951     7.389    button_panel_controller/check_/button_cond/M_last_q_i_3__4_n_0
    SLICE_X59Y65         LUT6 (Prop_lut6_I3_O)        0.124     7.513 f  button_panel_controller/check_/button_cond/FSM_sequential_M_game_fsm_q[4]_i_6/O
                         net (fo=1, routed)           0.946     8.460    keyboard_controller/r_/button_cond/FSM_sequential_M_game_fsm_q[2]_i_2
    SLICE_X63Y67         LUT6 (Prop_lut6_I1_O)        0.124     8.584 f  keyboard_controller/r_/button_cond/FSM_sequential_M_game_fsm_q[4]_i_4/O
                         net (fo=14, routed)          0.667     9.250    betaCPU/control_unit/FSM_sequential_M_game_fsm_q_reg[4]_3
    SLICE_X65Y67         LUT6 (Prop_lut6_I2_O)        0.124     9.374 r  betaCPU/control_unit/out1_carry_i_28/O
                         net (fo=18, routed)          0.987    10.361    betaCPU/r/out1_carry_i_3_1
    SLICE_X62Y61         LUT6 (Prop_lut6_I2_O)        0.124    10.485 f  betaCPU/r/io_led_OBUF[0]_inst_i_5/O
                         net (fo=1, routed)           0.573    11.058    betaCPU/control_unit/M_matrix2_letter_address_dff_q_reg[4]_1
    SLICE_X58Y60         LUT5 (Prop_lut5_I4_O)        0.124    11.182 r  betaCPU/control_unit/io_led_OBUF[0]_inst_i_2/O
                         net (fo=22, routed)          0.515    11.697    betaCPU/r/M_guess_1_letter_1_q_reg[3]_0[0]
    SLICE_X60Y62         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.510    12.207 r  betaCPU/r/i__carry_i_45/O[0]
                         net (fo=2, routed)           0.584    12.791    betaCPU/control_unit/in25[0]
    SLICE_X59Y58         LUT4 (Prop_lut4_I3_O)        0.295    13.086 r  betaCPU/control_unit/i__carry__0_i_8/O
                         net (fo=1, routed)           0.151    13.237    betaCPU/control_unit/i__carry__0_i_8_n_0
    SLICE_X59Y58         LUT6 (Prop_lut6_I0_O)        0.124    13.361 f  betaCPU/control_unit/i__carry__0_i_6/O
                         net (fo=21, routed)          0.454    13.815    betaCPU/control_unit/FSM_sequential_M_game_fsm_q_reg[5]_1
    SLICE_X58Y58         LUT5 (Prop_lut5_I3_O)        0.124    13.939 r  betaCPU/control_unit/i__carry_i_14/O
                         net (fo=2, routed)           0.302    14.241    betaCPU/control_unit/i__carry_i_14_n_0
    SLICE_X59Y59         LUT6 (Prop_lut6_I5_O)        0.124    14.365 r  betaCPU/control_unit/i__carry_i_7/O
                         net (fo=2, routed)           0.165    14.530    betaCPU/control_unit/i__carry_i_7_n_0
    SLICE_X59Y59         LUT6 (Prop_lut6_I3_O)        0.124    14.654 r  betaCPU/control_unit/i__carry_i_1__1/O
                         net (fo=9, routed)           0.562    15.216    betaCPU/control_unit/M_control_unit_regfile_out_b[2]
    SLICE_X56Y60         LUT6 (Prop_lut6_I1_O)        0.124    15.340 r  betaCPU/control_unit/out1_carry_i_7/O
                         net (fo=1, routed)           0.000    15.340    betaCPU/game_alu/S[2]
    SLICE_X56Y60         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    15.692 r  betaCPU/game_alu/out1_carry/O[3]
                         net (fo=8, routed)           0.762    16.454    reset_cond/M_stage_q_reg[3][2]_alias
    SLICE_X56Y53         LUT6 (Prop_lut6_I4_O)        0.307    16.761 r  reset_cond/i__carry_i_11__1_comp_1/O
                         net (fo=4, routed)           0.683    17.444    betaCPU/r/M_matrix3_letter_address_dff_q_reg[1]
    SLICE_X56Y53         LUT6 (Prop_lut6_I2_O)        0.124    17.568 r  betaCPU/r/io_led_OBUF[8]_inst_i_6/O
                         net (fo=1, routed)           0.000    17.568    betaCPU/control_unit/M_i_q[0]_i_2_0
    SLICE_X56Y53         MUXF7 (Prop_muxf7_I0_O)      0.241    17.809 r  betaCPU/control_unit/io_led_OBUF[8]_inst_i_5/O
                         net (fo=3, routed)           0.517    18.325    betaCPU/control_unit/io_led_OBUF[8]_inst_i_5_n_0
    SLICE_X57Y53         LUT6 (Prop_lut6_I5_O)        0.298    18.623 r  betaCPU/control_unit/io_led_OBUF[8]_inst_i_2/O
                         net (fo=7, routed)           0.623    19.246    betaCPU/control_unit/io_led_OBUF[8]_inst_i_2_n_0
    SLICE_X56Y60         LUT4 (Prop_lut4_I3_O)        0.124    19.370 r  betaCPU/control_unit/out1_carry_i_9/O
                         net (fo=1, routed)           0.000    19.370    betaCPU/game_alu/S[0]
    SLICE_X56Y60         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544    19.914 r  betaCPU/game_alu/out1_carry/O[2]
                         net (fo=8, routed)           0.683    20.597    betaCPU/control_unit/M_guess_1_letter_1_q_reg[3][1]
    SLICE_X62Y60         LUT6 (Prop_lut6_I5_O)        0.301    20.898 r  betaCPU/control_unit/i__carry_i_18__0_comp/O
                         net (fo=20, routed)          1.944    22.842    betaCPU/r/M_control_unit_regfile_rb__0[0]
    SLICE_X52Y58         LUT6 (Prop_lut6_I4_O)        0.124    22.966 r  betaCPU/r/i__carry_i_6__0/O
                         net (fo=2, routed)           0.866    23.832    betaCPU/control_unit/M_matrix4_letter_address_dff_q_reg[4]_0
    SLICE_X55Y60         LUT5 (Prop_lut5_I0_O)        0.124    23.956 r  betaCPU/control_unit/io_led_OBUF[12]_inst_i_2/O
                         net (fo=11, routed)          0.379    24.336    betaCPU/control_unit/i__carry_i_1_n_0
    SLICE_X56Y61         LUT5 (Prop_lut5_I0_O)        0.124    24.460 r  betaCPU/control_unit/out1_carry__0_i_8/O
                         net (fo=1, routed)           0.000    24.460    betaCPU/game_alu/M_guess_1_letter_1_q[4]_i_4_0[0]
    SLICE_X56Y61         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    24.887 r  betaCPU/game_alu/out1_carry__0/O[1]
                         net (fo=4, routed)           0.424    25.311    betaCPU/control_unit/M_word_index_q_reg[7]_0[1]
    SLICE_X57Y60         LUT6 (Prop_lut6_I5_O)        0.306    25.617 r  betaCPU/control_unit/i__carry_i_9__1_comp/O
                         net (fo=19, routed)          1.520    27.137    betaCPU/control_unit/M_control_unit_regfile_rb__0[2]
    SLICE_X57Y58         LUT6 (Prop_lut6_I3_O)        0.124    27.261 r  betaCPU/control_unit/i__carry_i_1__0/O
                         net (fo=10, routed)          0.353    27.614    betaCPU/control_unit/M_control_unit_regfile_out_b[3]
    SLICE_X56Y60         LUT5 (Prop_lut5_I2_O)        0.124    27.738 r  betaCPU/control_unit/out1_carry_i_6/O
                         net (fo=1, routed)           0.000    27.738    betaCPU/game_alu/S[3]
    SLICE_X56Y60         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    28.114 r  betaCPU/game_alu/out1_carry/CO[3]
                         net (fo=1, routed)           0.000    28.114    betaCPU/game_alu/out1_carry_n_0
    SLICE_X56Y61         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    28.333 r  betaCPU/game_alu/out1_carry__0/O[0]
                         net (fo=5, routed)           0.701    29.034    betaCPU/control_unit/M_word_index_q_reg[7]_0[0]
    SLICE_X56Y54         LUT6 (Prop_lut6_I4_O)        0.295    29.329 r  betaCPU/control_unit/i__carry_i_7__1_comp_1/O
                         net (fo=23, routed)          0.760    30.089    betaCPU/r/M_control_unit_regfile_rb__0[1]
    SLICE_X56Y57         LUT6 (Prop_lut6_I1_O)        0.124    30.213 r  betaCPU/r/io_led_OBUF[9]_inst_i_2/O
                         net (fo=9, routed)           0.627    30.840    betaCPU/r/io_led_OBUF[13]_inst_i_2_0[0]
    SLICE_X56Y60         LUT6 (Prop_lut6_I1_O)        0.124    30.964 r  betaCPU/r/out1_carry_i_8/O
                         net (fo=1, routed)           0.000    30.964    betaCPU/game_alu/S[1]
    SLICE_X56Y60         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230    31.194 f  betaCPU/game_alu/out1_carry/O[1]
                         net (fo=9, routed)           0.627    31.821    betaCPU/control_unit/M_guess_1_letter_1_q_reg[3][0]
    SLICE_X57Y56         LUT4 (Prop_lut4_I1_O)        0.306    32.127 r  betaCPU/control_unit/i__carry__0_i_11/O
                         net (fo=2, routed)           0.331    32.459    betaCPU/control_unit/i__carry__0_i_11_n_0
    SLICE_X55Y57         LUT6 (Prop_lut6_I5_O)        0.124    32.583 r  betaCPU/control_unit/i__carry_i_30/O
                         net (fo=24, routed)          0.540    33.122    betaCPU/r/i__carry_i_8__0_1
    SLICE_X56Y58         LUT6 (Prop_lut6_I2_O)        0.124    33.246 r  betaCPU/r/io_led_OBUF[14]_inst_i_8/O
                         net (fo=1, routed)           0.816    34.063    betaCPU/r/io_led_OBUF[14]_inst_i_8_n_0
    SLICE_X53Y58         LUT6 (Prop_lut6_I5_O)        0.124    34.187 r  betaCPU/r/io_led_OBUF[14]_inst_i_3/O
                         net (fo=2, routed)           0.662    34.849    betaCPU/control_unit/M_guess_1_letter_1_q[6]_i_10
    SLICE_X56Y61         LUT6 (Prop_lut6_I2_O)        0.124    34.973 r  betaCPU/control_unit/out1_carry__0_i_6_comp_1/O
                         net (fo=1, routed)           0.000    34.973    betaCPU/game_alu/M_guess_1_letter_1_q[4]_i_4_0[2]
    SLICE_X56Y61         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    35.325 r  betaCPU/game_alu/out1_carry__0/O[3]
                         net (fo=3, routed)           0.608    35.933    betaCPU/game_alu/out1_carry__0_i_8[3]
    SLICE_X56Y64         LUT5 (Prop_lut5_I0_O)        0.307    36.240 r  betaCPU/game_alu/io_led_OBUF[21]_inst_i_7/O
                         net (fo=4, routed)           0.329    36.569    betaCPU/game_alu/io_led_OBUF[21]_inst_i_7_n_0
    SLICE_X56Y65         LUT6 (Prop_lut6_I4_O)        0.124    36.693 f  betaCPU/game_alu/io_led_OBUF[21]_inst_i_2_comp_2/O
                         net (fo=17, routed)          0.403    37.097    betaCPU/control_unit/FSM_sequential_M_game_fsm_q_reg[3]_17
    SLICE_X54Y66         LUT6 (Prop_lut6_I2_O)        0.124    37.221 r  betaCPU/control_unit/M_temp_guess_g_letter_i_q[5]_i_2/O
                         net (fo=4, routed)           0.338    37.559    betaCPU/control_unit/M_temp_guess_g_letter_i_q[5]_i_2_n_0
    SLICE_X54Y65         LUT3 (Prop_lut3_I2_O)        0.124    37.683 f  betaCPU/control_unit/M_guess_1_letter_2_q[6]_i_2/O
                         net (fo=32, routed)          0.678    38.361    betaCPU/control_unit/M_guess_1_letter_2_q[6]_i_2_n_0
    SLICE_X54Y63         LUT2 (Prop_lut2_I0_O)        0.124    38.485 f  betaCPU/control_unit/M_guess_1_letter_1_q[6]_i_5/O
                         net (fo=3, routed)           0.872    39.357    betaCPU/control_unit/M_guess_1_letter_1_q[6]_i_5_n_0
    SLICE_X55Y55         LUT6 (Prop_lut6_I2_O)        0.124    39.481 r  betaCPU/control_unit/M_guess_4_letter_1_q[6]_i_1_comp/O
                         net (fo=7, routed)           0.331    39.812    betaCPU/r/M_guess_4_letter_1_q_reg[6]_1[0]
    SLICE_X54Y54         FDRE                                         r  betaCPU/r/M_guess_4_letter_1_q_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=477, routed)         1.442    14.846    betaCPU/r/clk_IBUF_BUFG
    SLICE_X54Y54         FDRE                                         r  betaCPU/r/M_guess_4_letter_1_q_reg[3]/C
                         clock pessimism              0.258    15.104    
                         clock uncertainty           -0.035    15.069    
    SLICE_X54Y54         FDRE (Setup_fdre_C_CE)      -0.169    14.900    betaCPU/r/M_guess_4_letter_1_q_reg[3]
  -------------------------------------------------------------------
                         required time                         14.900    
                         arrival time                         -39.812    
  -------------------------------------------------------------------
                         slack                                -24.913    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 betaCPU/bottom_matrix_control/matrix2/matrix_writer/M_rst_ctr_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            betaCPU/bottom_matrix_control/matrix2/matrix_writer/M_rst_ctr_q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.355ns (74.570%)  route 0.121ns (25.430%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=477, routed)         0.567     1.511    betaCPU/bottom_matrix_control/matrix2/matrix_writer/clk_IBUF_BUFG
    SLICE_X55Y49         FDRE                                         r  betaCPU/bottom_matrix_control/matrix2/matrix_writer/M_rst_ctr_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y49         FDRE (Prop_fdre_C_Q)         0.141     1.652 r  betaCPU/bottom_matrix_control/matrix2/matrix_writer/M_rst_ctr_q_reg[7]/Q
                         net (fo=3, routed)           0.120     1.772    betaCPU/bottom_matrix_control/matrix2/M_rst_ctr_q_reg[7]
    SLICE_X55Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.932 r  betaCPU/bottom_matrix_control/matrix2/M_rst_ctr_q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.933    betaCPU/bottom_matrix_control/matrix2/M_rst_ctr_q_reg[4]_i_1_n_0
    SLICE_X55Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.987 r  betaCPU/bottom_matrix_control/matrix2/M_rst_ctr_q_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.987    betaCPU/bottom_matrix_control/matrix2/matrix_writer/M_rst_ctr_q_reg[11]_0[0]
    SLICE_X55Y50         FDRE                                         r  betaCPU/bottom_matrix_control/matrix2/matrix_writer/M_rst_ctr_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=477, routed)         0.835     2.025    betaCPU/bottom_matrix_control/matrix2/matrix_writer/clk_IBUF_BUFG
    SLICE_X55Y50         FDRE                                         r  betaCPU/bottom_matrix_control/matrix2/matrix_writer/M_rst_ctr_q_reg[8]/C
                         clock pessimism             -0.246     1.780    
    SLICE_X55Y50         FDRE (Hold_fdre_C_D)         0.105     1.885    betaCPU/bottom_matrix_control/matrix2/matrix_writer/M_rst_ctr_q_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.885    
                         arrival time                           1.987    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 betaCPU/bottom_matrix_control/matrix2/matrix_writer/M_rst_ctr_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            betaCPU/bottom_matrix_control/matrix2/matrix_writer/M_rst_ctr_q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.366ns (75.144%)  route 0.121ns (24.856%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=477, routed)         0.567     1.511    betaCPU/bottom_matrix_control/matrix2/matrix_writer/clk_IBUF_BUFG
    SLICE_X55Y49         FDRE                                         r  betaCPU/bottom_matrix_control/matrix2/matrix_writer/M_rst_ctr_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y49         FDRE (Prop_fdre_C_Q)         0.141     1.652 r  betaCPU/bottom_matrix_control/matrix2/matrix_writer/M_rst_ctr_q_reg[7]/Q
                         net (fo=3, routed)           0.120     1.772    betaCPU/bottom_matrix_control/matrix2/M_rst_ctr_q_reg[7]
    SLICE_X55Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.932 r  betaCPU/bottom_matrix_control/matrix2/M_rst_ctr_q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.933    betaCPU/bottom_matrix_control/matrix2/M_rst_ctr_q_reg[4]_i_1_n_0
    SLICE_X55Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.998 r  betaCPU/bottom_matrix_control/matrix2/M_rst_ctr_q_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.998    betaCPU/bottom_matrix_control/matrix2/matrix_writer/M_rst_ctr_q_reg[11]_0[2]
    SLICE_X55Y50         FDRE                                         r  betaCPU/bottom_matrix_control/matrix2/matrix_writer/M_rst_ctr_q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=477, routed)         0.835     2.025    betaCPU/bottom_matrix_control/matrix2/matrix_writer/clk_IBUF_BUFG
    SLICE_X55Y50         FDRE                                         r  betaCPU/bottom_matrix_control/matrix2/matrix_writer/M_rst_ctr_q_reg[10]/C
                         clock pessimism             -0.246     1.780    
    SLICE_X55Y50         FDRE (Hold_fdre_C_D)         0.105     1.885    betaCPU/bottom_matrix_control/matrix2/matrix_writer/M_rst_ctr_q_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.885    
                         arrival time                           1.998    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 betaCPU/bottom_matrix_control/matrix2/matrix_writer/M_rst_ctr_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            betaCPU/bottom_matrix_control/matrix2/matrix_writer/M_rst_ctr_q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.391ns (76.358%)  route 0.121ns (23.642%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=477, routed)         0.567     1.511    betaCPU/bottom_matrix_control/matrix2/matrix_writer/clk_IBUF_BUFG
    SLICE_X55Y49         FDRE                                         r  betaCPU/bottom_matrix_control/matrix2/matrix_writer/M_rst_ctr_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y49         FDRE (Prop_fdre_C_Q)         0.141     1.652 r  betaCPU/bottom_matrix_control/matrix2/matrix_writer/M_rst_ctr_q_reg[7]/Q
                         net (fo=3, routed)           0.120     1.772    betaCPU/bottom_matrix_control/matrix2/M_rst_ctr_q_reg[7]
    SLICE_X55Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.932 r  betaCPU/bottom_matrix_control/matrix2/M_rst_ctr_q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.933    betaCPU/bottom_matrix_control/matrix2/M_rst_ctr_q_reg[4]_i_1_n_0
    SLICE_X55Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.023 r  betaCPU/bottom_matrix_control/matrix2/M_rst_ctr_q_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.023    betaCPU/bottom_matrix_control/matrix2/matrix_writer/M_rst_ctr_q_reg[11]_0[3]
    SLICE_X55Y50         FDRE                                         r  betaCPU/bottom_matrix_control/matrix2/matrix_writer/M_rst_ctr_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=477, routed)         0.835     2.025    betaCPU/bottom_matrix_control/matrix2/matrix_writer/clk_IBUF_BUFG
    SLICE_X55Y50         FDRE                                         r  betaCPU/bottom_matrix_control/matrix2/matrix_writer/M_rst_ctr_q_reg[11]/C
                         clock pessimism             -0.246     1.780    
    SLICE_X55Y50         FDRE (Hold_fdre_C_D)         0.105     1.885    betaCPU/bottom_matrix_control/matrix2/matrix_writer/M_rst_ctr_q_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.885    
                         arrival time                           2.023    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 betaCPU/bottom_matrix_control/matrix2/matrix_writer/M_rst_ctr_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            betaCPU/bottom_matrix_control/matrix2/matrix_writer/M_rst_ctr_q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.391ns (76.358%)  route 0.121ns (23.642%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=477, routed)         0.567     1.511    betaCPU/bottom_matrix_control/matrix2/matrix_writer/clk_IBUF_BUFG
    SLICE_X55Y49         FDRE                                         r  betaCPU/bottom_matrix_control/matrix2/matrix_writer/M_rst_ctr_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y49         FDRE (Prop_fdre_C_Q)         0.141     1.652 r  betaCPU/bottom_matrix_control/matrix2/matrix_writer/M_rst_ctr_q_reg[7]/Q
                         net (fo=3, routed)           0.120     1.772    betaCPU/bottom_matrix_control/matrix2/M_rst_ctr_q_reg[7]
    SLICE_X55Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.932 r  betaCPU/bottom_matrix_control/matrix2/M_rst_ctr_q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.933    betaCPU/bottom_matrix_control/matrix2/M_rst_ctr_q_reg[4]_i_1_n_0
    SLICE_X55Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.023 r  betaCPU/bottom_matrix_control/matrix2/M_rst_ctr_q_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.023    betaCPU/bottom_matrix_control/matrix2/matrix_writer/M_rst_ctr_q_reg[11]_0[1]
    SLICE_X55Y50         FDRE                                         r  betaCPU/bottom_matrix_control/matrix2/matrix_writer/M_rst_ctr_q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=477, routed)         0.835     2.025    betaCPU/bottom_matrix_control/matrix2/matrix_writer/clk_IBUF_BUFG
    SLICE_X55Y50         FDRE                                         r  betaCPU/bottom_matrix_control/matrix2/matrix_writer/M_rst_ctr_q_reg[9]/C
                         clock pessimism             -0.246     1.780    
    SLICE_X55Y50         FDRE (Hold_fdre_C_D)         0.105     1.885    betaCPU/bottom_matrix_control/matrix2/matrix_writer/M_rst_ctr_q_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.885    
                         arrival time                           2.023    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_ctr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_ctr_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.028%)  route 0.087ns (31.972%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=477, routed)         0.560     1.504    betaCPU/bottom_matrix_control/matrix1/matrix_writer/clk_IBUF_BUFG
    SLICE_X43Y59         FDRE                                         r  betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_ctr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y59         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_ctr_q_reg[1]/Q
                         net (fo=6, routed)           0.087     1.732    betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_ctr_q[1]
    SLICE_X42Y59         LUT6 (Prop_lut6_I3_O)        0.045     1.777 r  betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_ctr_q[4]_i_1/O
                         net (fo=1, routed)           0.000     1.777    betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_ctr_q[4]_i_1_n_0
    SLICE_X42Y59         FDRE                                         r  betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_ctr_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=477, routed)         0.830     2.019    betaCPU/bottom_matrix_control/matrix1/matrix_writer/clk_IBUF_BUFG
    SLICE_X42Y59         FDRE                                         r  betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_ctr_q_reg[4]/C
                         clock pessimism             -0.503     1.517    
    SLICE_X42Y59         FDRE (Hold_fdre_C_D)         0.121     1.638    betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_ctr_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           1.777    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 betaCPU/bottom_matrix_control/matrix2/matrix_writer/M_rst_ctr_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            betaCPU/bottom_matrix_control/matrix2/matrix_writer/M_rst_ctr_q_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.515ns  (logic 0.394ns (76.495%)  route 0.121ns (23.505%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=477, routed)         0.567     1.511    betaCPU/bottom_matrix_control/matrix2/matrix_writer/clk_IBUF_BUFG
    SLICE_X55Y49         FDRE                                         r  betaCPU/bottom_matrix_control/matrix2/matrix_writer/M_rst_ctr_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y49         FDRE (Prop_fdre_C_Q)         0.141     1.652 r  betaCPU/bottom_matrix_control/matrix2/matrix_writer/M_rst_ctr_q_reg[7]/Q
                         net (fo=3, routed)           0.120     1.772    betaCPU/bottom_matrix_control/matrix2/M_rst_ctr_q_reg[7]
    SLICE_X55Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.932 r  betaCPU/bottom_matrix_control/matrix2/M_rst_ctr_q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.933    betaCPU/bottom_matrix_control/matrix2/M_rst_ctr_q_reg[4]_i_1_n_0
    SLICE_X55Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.972 r  betaCPU/bottom_matrix_control/matrix2/M_rst_ctr_q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.972    betaCPU/bottom_matrix_control/matrix2/M_rst_ctr_q_reg[8]_i_1_n_0
    SLICE_X55Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.026 r  betaCPU/bottom_matrix_control/matrix2/M_rst_ctr_q_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.026    betaCPU/bottom_matrix_control/matrix2/matrix_writer/M_rst_ctr_q_reg[12]_1[0]
    SLICE_X55Y51         FDRE                                         r  betaCPU/bottom_matrix_control/matrix2/matrix_writer/M_rst_ctr_q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=477, routed)         0.835     2.025    betaCPU/bottom_matrix_control/matrix2/matrix_writer/clk_IBUF_BUFG
    SLICE_X55Y51         FDRE                                         r  betaCPU/bottom_matrix_control/matrix2/matrix_writer/M_rst_ctr_q_reg[12]/C
                         clock pessimism             -0.246     1.780    
    SLICE_X55Y51         FDRE (Hold_fdre_C_D)         0.105     1.885    betaCPU/bottom_matrix_control/matrix2/matrix_writer/M_rst_ctr_q_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.885    
                         arrival time                           2.026    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 betaCPU/bottom_matrix_control/matrix4/matrix_writer/M_pixel_ctr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            betaCPU/bottom_matrix_control/matrix4/matrix_writer/M_pixel_ctr_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.189ns (64.673%)  route 0.103ns (35.327%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=477, routed)         0.565     1.509    betaCPU/bottom_matrix_control/matrix4/matrix_writer/clk_IBUF_BUFG
    SLICE_X53Y52         FDRE                                         r  betaCPU/bottom_matrix_control/matrix4/matrix_writer/M_pixel_ctr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y52         FDRE (Prop_fdre_C_Q)         0.141     1.650 r  betaCPU/bottom_matrix_control/matrix4/matrix_writer/M_pixel_ctr_q_reg[0]/Q
                         net (fo=19, routed)          0.103     1.753    betaCPU/bottom_matrix_control/matrix4/matrix_writer/M_pixel_ctr_q[0]
    SLICE_X52Y52         LUT3 (Prop_lut3_I2_O)        0.048     1.801 r  betaCPU/bottom_matrix_control/matrix4/matrix_writer/M_pixel_ctr_q[2]_i_1__2/O
                         net (fo=1, routed)           0.000     1.801    betaCPU/bottom_matrix_control/matrix4/matrix_writer/M_pixel_ctr_q[2]_i_1__2_n_0
    SLICE_X52Y52         FDRE                                         r  betaCPU/bottom_matrix_control/matrix4/matrix_writer/M_pixel_ctr_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=477, routed)         0.835     2.025    betaCPU/bottom_matrix_control/matrix4/matrix_writer/clk_IBUF_BUFG
    SLICE_X52Y52         FDRE                                         r  betaCPU/bottom_matrix_control/matrix4/matrix_writer/M_pixel_ctr_q_reg[2]/C
                         clock pessimism             -0.504     1.522    
    SLICE_X52Y52         FDRE (Hold_fdre_C_D)         0.131     1.653    betaCPU/bottom_matrix_control/matrix4/matrix_writer/M_pixel_ctr_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.653    
                         arrival time                           1.801    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 betaCPU/bottom_matrix_control/matrix4/matrix_writer/M_state_q_reg_inv/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            betaCPU/bottom_matrix_control/matrix4/matrix_writer/M_ctr_q_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.164ns (42.558%)  route 0.221ns (57.442%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=477, routed)         0.565     1.509    betaCPU/bottom_matrix_control/matrix4/matrix_writer/clk_IBUF_BUFG
    SLICE_X50Y51         FDSE                                         r  betaCPU/bottom_matrix_control/matrix4/matrix_writer/M_state_q_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y51         FDSE (Prop_fdse_C_Q)         0.164     1.673 r  betaCPU/bottom_matrix_control/matrix4/matrix_writer/M_state_q_reg_inv/Q
                         net (fo=12, routed)          0.221     1.894    betaCPU/bottom_matrix_control/matrix4/matrix_writer/M_state_d
    SLICE_X51Y49         FDRE                                         r  betaCPU/bottom_matrix_control/matrix4/matrix_writer/M_ctr_q_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=477, routed)         0.838     2.028    betaCPU/bottom_matrix_control/matrix4/matrix_writer/clk_IBUF_BUFG
    SLICE_X51Y49         FDRE                                         r  betaCPU/bottom_matrix_control/matrix4/matrix_writer/M_ctr_q_reg[1]/C
                         clock pessimism             -0.246     1.782    
    SLICE_X51Y49         FDRE (Hold_fdre_C_CE)       -0.039     1.743    betaCPU/bottom_matrix_control/matrix4/matrix_writer/M_ctr_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.743    
                         arrival time                           1.894    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 betaCPU/bottom_matrix_control/matrix4/matrix_writer/M_state_q_reg_inv/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            betaCPU/bottom_matrix_control/matrix4/matrix_writer/M_ctr_q_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.164ns (42.558%)  route 0.221ns (57.442%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=477, routed)         0.565     1.509    betaCPU/bottom_matrix_control/matrix4/matrix_writer/clk_IBUF_BUFG
    SLICE_X50Y51         FDSE                                         r  betaCPU/bottom_matrix_control/matrix4/matrix_writer/M_state_q_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y51         FDSE (Prop_fdse_C_Q)         0.164     1.673 r  betaCPU/bottom_matrix_control/matrix4/matrix_writer/M_state_q_reg_inv/Q
                         net (fo=12, routed)          0.221     1.894    betaCPU/bottom_matrix_control/matrix4/matrix_writer/M_state_d
    SLICE_X51Y49         FDRE                                         r  betaCPU/bottom_matrix_control/matrix4/matrix_writer/M_ctr_q_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=477, routed)         0.838     2.028    betaCPU/bottom_matrix_control/matrix4/matrix_writer/clk_IBUF_BUFG
    SLICE_X51Y49         FDRE                                         r  betaCPU/bottom_matrix_control/matrix4/matrix_writer/M_ctr_q_reg[5]/C
                         clock pessimism             -0.246     1.782    
    SLICE_X51Y49         FDRE (Hold_fdre_C_CE)       -0.039     1.743    betaCPU/bottom_matrix_control/matrix4/matrix_writer/M_ctr_q_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.743    
                         arrival time                           1.894    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 betaCPU/bottom_matrix_control/matrix4/matrix_writer/M_state_q_reg_inv/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            betaCPU/bottom_matrix_control/matrix4/matrix_writer/M_ctr_q_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.164ns (42.558%)  route 0.221ns (57.442%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=477, routed)         0.565     1.509    betaCPU/bottom_matrix_control/matrix4/matrix_writer/clk_IBUF_BUFG
    SLICE_X50Y51         FDSE                                         r  betaCPU/bottom_matrix_control/matrix4/matrix_writer/M_state_q_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y51         FDSE (Prop_fdse_C_Q)         0.164     1.673 r  betaCPU/bottom_matrix_control/matrix4/matrix_writer/M_state_q_reg_inv/Q
                         net (fo=12, routed)          0.221     1.894    betaCPU/bottom_matrix_control/matrix4/matrix_writer/M_state_d
    SLICE_X51Y49         FDRE                                         r  betaCPU/bottom_matrix_control/matrix4/matrix_writer/M_ctr_q_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=477, routed)         0.838     2.028    betaCPU/bottom_matrix_control/matrix4/matrix_writer/clk_IBUF_BUFG
    SLICE_X51Y49         FDRE                                         r  betaCPU/bottom_matrix_control/matrix4/matrix_writer/M_ctr_q_reg[6]/C
                         clock pessimism             -0.246     1.782    
    SLICE_X51Y49         FDRE (Hold_fdre_C_CE)       -0.039     1.743    betaCPU/bottom_matrix_control/matrix4/matrix_writer/M_ctr_q_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.743    
                         arrival time                           1.894    
  -------------------------------------------------------------------
                         slack                                  0.151    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X50Y57   betaCPU/bottom_matrix_control/M_matrix1_letter_address_dff_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X51Y57   betaCPU/bottom_matrix_control/M_matrix1_letter_address_dff_q_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X50Y57   betaCPU/bottom_matrix_control/M_matrix1_letter_address_dff_q_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X50Y57   betaCPU/bottom_matrix_control/M_matrix1_letter_address_dff_q_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X50Y57   betaCPU/bottom_matrix_control/M_matrix1_letter_address_dff_q_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X54Y52   betaCPU/bottom_matrix_control/M_matrix2_letter_address_dff_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X52Y55   betaCPU/bottom_matrix_control/M_matrix2_letter_address_dff_q_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X54Y52   betaCPU/bottom_matrix_control/M_matrix2_letter_address_dff_q_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X54Y52   betaCPU/bottom_matrix_control/M_matrix2_letter_address_dff_q_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y53   betaCPU/bottom_matrix_control/matrix3/matrix_writer/M_rst_ctr_q_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y53   betaCPU/bottom_matrix_control/matrix3/matrix_writer/M_rst_ctr_q_reg[5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y53   betaCPU/bottom_matrix_control/matrix3/matrix_writer/M_rst_ctr_q_reg[6]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y53   betaCPU/bottom_matrix_control/matrix3/matrix_writer/M_rst_ctr_q_reg[7]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y54   betaCPU/bottom_matrix_control/matrix3/matrix_writer/M_rst_ctr_q_reg[8]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y54   betaCPU/bottom_matrix_control/matrix3/matrix_writer/M_rst_ctr_q_reg[9]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X42Y55   betaCPU/bottom_matrix_control/matrix3/matrix_writer/M_state_q_reg_inv/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y63   betaCPU/r/M_guess_4_letter_2_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y63   betaCPU/r/M_guess_4_letter_2_q_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y63   betaCPU/r/M_guess_4_letter_2_q_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y53   betaCPU/bottom_matrix_control/matrix3/matrix_writer/M_rst_ctr_q_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y53   betaCPU/bottom_matrix_control/matrix3/matrix_writer/M_rst_ctr_q_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y53   betaCPU/bottom_matrix_control/matrix3/matrix_writer/M_rst_ctr_q_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y53   betaCPU/bottom_matrix_control/matrix3/matrix_writer/M_rst_ctr_q_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y54   betaCPU/bottom_matrix_control/matrix3/matrix_writer/M_rst_ctr_q_reg[8]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y54   betaCPU/bottom_matrix_control/matrix3/matrix_writer/M_rst_ctr_q_reg[9]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X42Y55   betaCPU/bottom_matrix_control/matrix3/matrix_writer/M_state_q_reg_inv/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y63   betaCPU/r/M_guess_4_letter_2_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y63   betaCPU/r/M_guess_4_letter_2_q_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y61   betaCPU/r/M_guess_4_letter_2_q_reg[3]/C



