{
	"cts__timing__setup__tns__pre_repair": -251.322,
	"cts__timing__setup__ws__pre_repair": -49.1574,
	"cts__clock__skew__setup__pre_repair": 2.59028,
	"cts__clock__skew__hold__pre_repair": 2.59028,
	"cts__timing__drv__max_slew_limit__pre_repair": 0.436361,
	"cts__timing__drv__max_slew__pre_repair": 0,
	"cts__timing__drv__max_cap_limit__pre_repair": 0.785628,
	"cts__timing__drv__max_cap__pre_repair": 0,
	"cts__timing__drv__max_fanout_limit__pre_repair": 0,
	"cts__timing__drv__max_fanout__pre_repair": 0,
	"cts__timing__drv__setup_violation_count__pre_repair": 8,
	"cts__timing__drv__hold_violation_count__pre_repair": 0,
	"cts__power__internal__total__pre_repair": 0.00036801,
	"cts__power__switching__total__pre_repair": 0.000278657,
	"cts__power__leakage__total__pre_repair": 4.74589e-08,
	"cts__power__total__pre_repair": 0.000646714,
	"cts__design__io__pre_repair": 54,
	"cts__design__die__area__pre_repair": 262.44,
	"cts__design__core__area__pre_repair": 197.122,
	"cts__design__instance__count__pre_repair": 489,
	"cts__design__instance__area__pre_repair": 46.2915,
	"cts__design__instance__count__stdcell__pre_repair": 489,
	"cts__design__instance__area__stdcell__pre_repair": 46.2915,
	"cts__design__instance__count__macros__pre_repair": 0,
	"cts__design__instance__area__macros__pre_repair": 0,
	"cts__design__instance__utilization__pre_repair": 0.234837,
	"cts__design__instance__utilization__stdcell__pre_repair": 0.234837,
	"cts__timing__setup__tns__post_repair": -251.322,
	"cts__timing__setup__ws__post_repair": -49.1574,
	"cts__clock__skew__setup__post_repair": 2.59028,
	"cts__clock__skew__hold__post_repair": 2.59028,
	"cts__timing__drv__max_slew_limit__post_repair": 0.436361,
	"cts__timing__drv__max_slew__post_repair": 0,
	"cts__timing__drv__max_cap_limit__post_repair": 0.785628,
	"cts__timing__drv__max_cap__post_repair": 0,
	"cts__timing__drv__max_fanout_limit__post_repair": 0,
	"cts__timing__drv__max_fanout__post_repair": 0,
	"cts__timing__drv__setup_violation_count__post_repair": 8,
	"cts__timing__drv__hold_violation_count__post_repair": 0,
	"cts__power__internal__total__post_repair": 0.00036801,
	"cts__power__switching__total__post_repair": 0.000278657,
	"cts__power__leakage__total__post_repair": 4.74589e-08,
	"cts__power__total__post_repair": 0.000646714,
	"cts__design__io__post_repair": 54,
	"cts__design__die__area__post_repair": 262.44,
	"cts__design__core__area__post_repair": 197.122,
	"cts__design__instance__count__post_repair": 489,
	"cts__design__instance__area__post_repair": 46.2915,
	"cts__design__instance__count__stdcell__post_repair": 489,
	"cts__design__instance__area__stdcell__post_repair": 46.2915,
	"cts__design__instance__count__macros__post_repair": 0,
	"cts__design__instance__area__macros__post_repair": 0,
	"cts__design__instance__utilization__post_repair": 0.234837,
	"cts__design__instance__utilization__stdcell__post_repair": 0.234837,
	"cts__design__instance__displacement__total": 11.01,
	"cts__design__instance__displacement__mean": 0.022,
	"cts__design__instance__displacement__max": 0.664,
	"cts__route__wirelength__estimated": 869.524,
	"cts__design__instance__count__setup_buffer": 7,
	"cts__design__instance__count__hold_buffer": 0,
	"cts__design__instance__displacement__total": 2.599,
	"cts__design__instance__displacement__mean": 0.005,
	"cts__design__instance__displacement__max": 0.545,
	"cts__route__wirelength__estimated": 874.278,
	"cts__design__violations": 0,
	"cts__timing__setup__tns": -494.898,
	"cts__timing__setup__ws": -72.3566,
	"cts__clock__skew__setup": 2.78211,
	"cts__clock__skew__hold": 2.78211,
	"cts__timing__drv__max_slew_limit": 0.442157,
	"cts__timing__drv__max_slew": 0,
	"cts__timing__drv__max_cap_limit": 0.785079,
	"cts__timing__drv__max_cap": 0,
	"cts__timing__drv__max_fanout_limit": 0,
	"cts__timing__drv__max_fanout": 0,
	"cts__timing__drv__setup_violation_count": 10,
	"cts__timing__drv__hold_violation_count": 0,
	"cts__power__internal__total": 0.000367901,
	"cts__power__switching__total": 0.000281216,
	"cts__power__leakage__total": 4.80678e-08,
	"cts__power__total": 0.000649165,
	"cts__design__io": 54,
	"cts__design__die__area": 262.44,
	"cts__design__core__area": 197.122,
	"cts__design__instance__count": 496,
	"cts__design__instance__area": 46.8018,
	"cts__design__instance__count__stdcell": 496,
	"cts__design__instance__area__stdcell": 46.8018,
	"cts__design__instance__count__macros": 0,
	"cts__design__instance__area__macros": 0,
	"cts__design__instance__utilization": 0.237426,
	"cts__design__instance__utilization__stdcell": 0.237426
}