<?xml version="1.0" encoding="UTF-8" standalone="no"?>
<IP DBVersion="V4.0" IPType="peripheral" Name="FMC" Version="f4_ufbga169_fmc_v1_0" IpGroup="Connectivity" xmlns:ns0="http://www.w3.org/2001/XMLSchema-instance" ns0:schemaLocation="http://mcd.rou.st.com/modules.php?name=mcu ../../../../../../../doc/V4/Development/Specifications/db/IP_Modes_Generated.xsd" xmlns="http://mcd.rou.st.com/modules.php?name=mcu">
    <About>FMC: Flexible Memory Controller</About>
    <RefParameter Comment="Device" DefaultValue="FMC_NORSRAM_DEVICE" Name="NORSRAM_Instance" Type="list" Visible="false">
        <PossibleValue Comment="NOR/SRAM Device" Value="FMC_NORSRAM_DEVICE"/>
    </RefParameter>
    <RefParameter Comment="Device" DefaultValue="FMC_NAND_DEVICE" Name="NAND_Instance" Type="list" Visible="false">
        <PossibleValue Comment="NAND Device" Value="FMC_NAND_DEVICE"/>
    </RefParameter>
    <RefParameter Comment="Device" DefaultValue="FMC_SDRAM_DEVICE" Name="SDRAM_Instance" Type="list" Visible="false">
        <PossibleValue Comment="SDRAM Device" Value="FMC_SDRAM_DEVICE"/>
    </RefParameter>
    <RefParameter Comment="Extended Device" DefaultValue="FMC_NORSRAM_EXTENDED_DEVICE" Name="Extended" Type="list" Visible="false">
        <PossibleValue Comment="NOR/SRAM Extended Device" Value="FMC_NORSRAM_EXTENDED_DEVICE"/>
    </RefParameter>
    
    <!-- Begin Configuration RefParameters -->
    <!-- Begin NOR Flash 1 RefParameters -->
    <RefParameter Comment="NS Coherent Pinout" DefaultValue="MEMORY_NADV_KO" Name="NSCoherentPinout1" Type="list" TabName="NOR/PSRAM 1" Group="NOR/PSRAM control" Visible="false">
        <Condition Expression="((Address1&amp;Data1)|NorPsramDataAddress1)&amp;(NorFlash1|MuxedNorFlash1|Psram1|MuxedPsram1)&amp;NorPsramClock1&amp;!AddressValid1" Diagnostic=""/>
        <PossibleValue Comment="NADV KO" Value="MEMORY_NADV_KO"/>
    </RefParameter>
    <RefParameter Comment="NS Coherent Pinout" DefaultValue="MEMORY_PINOUT_OK" Name="NSCoherentPinout1" Type="list" TabName="NOR/PSRAM 1" Group="NOR/PSRAM control" Visible="false">
        <Condition Expression="((Address1|OneBitAddress1)&amp;Data1)|NorPsramDataAddress1" Diagnostic=""/>
        <PossibleValue Comment="PINOUT OK" Value="MEMORY_PINOUT_OK"/>
    </RefParameter>
    <RefParameter Comment="NS Coherent Pinout" DefaultValue="MEMORY_PINOUT_KO" Name="NSCoherentPinout1" Type="list" TabName="NOR/PSRAM 1" Group="NOR/PSRAM control" Visible="false">
        <PossibleValue Comment="PINOUT KO" Value="MEMORY_PINOUT_KO"/>
    </RefParameter>
    <RefParameter Comment="Bank" DefaultValue="FMC_NORSRAM_BANK1" Name="NSBank1" Type="list" TabName="NOR/PSRAM 1" Group="NOR/PSRAM control">
        <Condition Expression="NorPsramChipSelect1_1" Diagnostic=""/>
        <PossibleValue Comment="Bank 1 NOR/PSRAM 1" Value="FMC_NORSRAM_BANK1"/>
    </RefParameter>
    <RefParameter Comment="Bank" DefaultValue="FMC_NORSRAM_BANK2" Name="NSBank1" Type="list" TabName="NOR/PSRAM 1" Group="NOR/PSRAM control">
        <Condition Expression="NorPsramChipSelect2_1" Diagnostic=""/>
        <PossibleValue Comment="Bank 1 NOR/PSRAM 2" Value="FMC_NORSRAM_BANK2"/>
    </RefParameter>
    <RefParameter Comment="Bank" DefaultValue="FMC_NORSRAM_BANK3" Name="NSBank1" Type="list" TabName="NOR/PSRAM 1" Group="NOR/PSRAM control">
        <Condition Expression="NorPsramChipSelect3_1" Diagnostic=""/>
        <PossibleValue Comment="Bank 1 NOR/PSRAM 3" Value="FMC_NORSRAM_BANK3"/>
    </RefParameter>
    <RefParameter Comment="Bank" DefaultValue="FMC_NORSRAM_BANK4" Name="NSBank1" Type="list" TabName="NOR/PSRAM 1" Group="NOR/PSRAM control">
        <Condition Expression="NorPsramChipSelect4_1" Diagnostic=""/>
        <PossibleValue Comment="Bank 1 NOR/PSRAM 4" Value="FMC_NORSRAM_BANK4"/>
    </RefParameter>
    <RefParameter Comment="Bank" DefaultValue="" Name="NSBank1" Type="list" TabName="NOR/PSRAM 1" Group="NOR/PSRAM control">
        <PossibleValue Comment="Bank 1 NOR/PSRAM 1" Value="FMC_NORSRAM_BANK1"/>
        <PossibleValue Comment="Bank 1 NOR/PSRAM 2" Value="FMC_NORSRAM_BANK2"/>
        <PossibleValue Comment="Bank 1 NOR/PSRAM 3" Value="FMC_NORSRAM_BANK3"/>
        <PossibleValue Comment="Bank 1 NOR/PSRAM 4" Value="FMC_NORSRAM_BANK4"/>
    </RefParameter>

    <!-- FMC_BCRx -->
    <!-- FMC_BCRx MUXEN -->
    <RefParameter Comment="Data address multiplexing" DefaultValue="FMC_DATA_ADDRESS_MUX_DISABLE" Name="DataAddressMux1" Type="list" TabName="NOR/PSRAM 1" Group="NOR/PSRAM control" Visible="false">
        <Condition Expression="Sram1|Rom1|Lcd1" Diagnostic=""/>
        <PossibleValue Comment="Disabled" Value="FMC_DATA_ADDRESS_MUX_DISABLE"/>
    </RefParameter>
    <RefParameter Comment="Data address multiplexing" DefaultValue="FMC_DATA_ADDRESS_MUX_DISABLE" Name="DataAddressMux1" Type="list" TabName="NOR/PSRAM 1" Group="NOR/PSRAM control" Visible="false">
        <Condition Expression="Psram1|NorFlash1" Diagnostic=""/>
        <PossibleValue Comment="Disabled" Value="FMC_DATA_ADDRESS_MUX_DISABLE"/>
    </RefParameter>
    <RefParameter Comment="Data address multiplexing" DefaultValue="FMC_DATA_ADDRESS_MUX_ENABLE" Name="DataAddressMux1" Type="list" TabName="NOR/PSRAM 1" Group="NOR/PSRAM control" Visible="false">
        <Condition Expression="MuxedPsram1|MuxedNorFlash1" Diagnostic=""/>
        <PossibleValue Comment="Enabled" Value="FMC_DATA_ADDRESS_MUX_ENABLE"/>
    </RefParameter>
    <RefParameter Comment="Data address multiplexing" DefaultValue="FMC_DATA_ADDRESS_MUX_ENABLE" Name="DataAddressMux1" Type="list" TabName="NOR/PSRAM 1" Group="NOR/PSRAM control"/>
    <!-- FMC_BCRx MTYP -->
    <RefParameter Comment="Memory type" DefaultValue="FMC_MEMORY_TYPE_SRAM" Name="MemoryType1" Type="list" TabName="NOR/PSRAM 1" Group="NOR/PSRAM control">
        <Condition Expression="Sram1" Diagnostic=""/>
        <PossibleValue Comment="SRAM" Value="FMC_MEMORY_TYPE_SRAM"/>
    </RefParameter>
    <RefParameter Comment="Memory type" DefaultValue="FMC_MEMORY_TYPE_SRAM" Name="MemoryType1" Type="list" TabName="NOR/PSRAM 1" Group="NOR/PSRAM control">
        <Condition Expression="Rom1" Diagnostic=""/>
        <PossibleValue Comment="ROM" Value="FMC_MEMORY_TYPE_SRAM"/>
    </RefParameter>
    <RefParameter Comment="Memory type" DefaultValue="FMC_MEMORY_TYPE_SRAM" Name="MemoryType1" Type="list" TabName="NOR/PSRAM 1" Group="NOR/PSRAM control">
        <Condition Expression="Lcd1" Diagnostic=""/>
        <PossibleValue Comment="LCD Interface" Value="FMC_MEMORY_TYPE_SRAM"/>
    </RefParameter>
    <RefParameter Comment="Memory type" DefaultValue="FMC_MEMORY_TYPE_PSRAM" Name="MemoryType1" Type="list" TabName="NOR/PSRAM 1" Group="NOR/PSRAM control">
        <Condition Expression="Psram1|MuxedPsram1" Diagnostic=""/>
        <PossibleValue Comment="PSRAM" Value="FMC_MEMORY_TYPE_PSRAM"/>
    </RefParameter>
    <RefParameter Comment="Memory type" DefaultValue="FMC_MEMORY_TYPE_NOR" Name="MemoryType1" Type="list" TabName="NOR/PSRAM 1" Group="NOR/PSRAM control">
        <Condition Expression="NorFlash1|MuxedNorFlash1" Diagnostic=""/>
        <PossibleValue Comment="NOR Flash" Value="FMC_MEMORY_TYPE_NOR"/>
    </RefParameter>
    <RefParameter Comment="Memory type" DefaultValue="FMC_MEMORY_TYPE_SRAM" Name="MemoryType1" Type="list" TabName="NOR/PSRAM 1" Group="NOR/PSRAM control">
        <Condition Expression="!NorPsramChipSelect1_1" Diagnostic=""/>
    </RefParameter>
    <RefParameter Comment="Memory type" DefaultValue="FMC_MEMORY_TYPE_NOR" Name="MemoryType1" Type="list" TabName="NOR/PSRAM 1" Group="NOR/PSRAM control">
        <Condition Expression="NorPsramChipSelect1_1" Diagnostic=""/>
    </RefParameter>
    <!-- FMC_BCRx MWID -->
    <RefParameter Comment="Data size" DefaultValue="FMC_NORSRAM_MEM_BUS_WIDTH_8" Name="NSMemoryDataWidth1" Type="list" TabName="NOR/PSRAM 1" Group="NOR/PSRAM control" Visible="false">
        <Condition Expression="((NorFlash1|Psram1|Sram1|Rom1|Lcd1)&amp;_8_bit_data1)|_8b_da1|_9b_da1|_10b_da1|_11b_da1|_12b_da1|_13b_da1|_14b_da1|_15b_da1" Diagnostic=""/>
        <PossibleValue Comment="8 bits" Value="FMC_NORSRAM_MEM_BUS_WIDTH_8"/>
    </RefParameter>
    <RefParameter Comment="Data size" DefaultValue="FMC_NORSRAM_MEM_BUS_WIDTH_16" Name="NSMemoryDataWidth1" Type="list" TabName="NOR/PSRAM 1" Group="NOR/PSRAM control" Visible="false">
        <Condition Expression="(NorFlash1|Psram1|Sram1|Rom1|Lcd1)&amp;_16_bit_data1" Diagnostic=""/>
        <PossibleValue Comment="16 bits" Value="FMC_NORSRAM_MEM_BUS_WIDTH_16"/>
    </RefParameter>
    <RefParameter Comment="Data size" DefaultValue="FMC_NORSRAM_MEM_BUS_WIDTH_32" Name="NSMemoryDataWidth1" Type="list" TabName="NOR/PSRAM 1" Group="NOR/PSRAM control" Visible="false">
        <Condition Expression="(NorFlash1|Psram1|Sram1|Rom1)&amp;_32_bit_data1" Diagnostic=""/>
        <PossibleValue Comment="32 bits" Value="FMC_NORSRAM_MEM_BUS_WIDTH_32"/>
    </RefParameter>
    <RefParameter Comment="Data size" DefaultValue="FMC_NORSRAM_MEM_BUS_WIDTH_16" Name="NSMemoryDataWidth1" Type="list" TabName="NOR/PSRAM 1" Group="NOR/PSRAM control">
        <Condition Expression="(MuxedNorFlash1|MuxedPsram1)&amp;NorPsramDataAddress1" Diagnostic=""/>
        <PossibleValue Comment="8 bits" Value="FMC_NORSRAM_MEM_BUS_WIDTH_8"/>
        <PossibleValue Comment="16 bits" Value="FMC_NORSRAM_MEM_BUS_WIDTH_16"/>
    </RefParameter>
    <RefParameter Comment="Data size" DefaultValue="FMC_NORSRAM_MEM_BUS_WIDTH_16" Name="NSMemoryDataWidth1" Type="list" TabName="NOR/PSRAM 1" Group="NOR/PSRAM control">
        <Condition Expression="!Data1&amp;!NorPsramDataAddress1" Diagnostic="Select Data or Data/Address in the Pinout view."/>
    </RefParameter>
    <RefParameter Comment="Data size" DefaultValue="FMC_NORSRAM_MEM_BUS_WIDTH_16" Name="NSMemoryDataWidth1" Type="list" TabName="NOR/PSRAM 1" Group="NOR/PSRAM control"/>
    <!-- FMC_BCRx BURSTEN -->
    <RefParameter Comment="Burst read" DefaultValue="FMC_BURST_ACCESS_MODE_ENABLE" Name="BurstAccessMode1" Type="list" TabName="NOR/PSRAM 1" Group="NOR/PSRAM control" Visible="false">
        <Condition Expression="BurstReadMode1" Diagnostic=""/>
        <PossibleValue Comment="Enabled" Value="FMC_BURST_ACCESS_MODE_ENABLE"/>
    </RefParameter>
    <RefParameter Comment="Burst read" DefaultValue="FMC_BURST_ACCESS_MODE_DISABLE" Name="BurstAccessMode1" Type="list" TabName="NOR/PSRAM 1" Group="NOR/PSRAM control" Visible="false">
        <PossibleValue Comment="Disabled" Value="FMC_BURST_ACCESS_MODE_DISABLE"/>
    </RefParameter>
    <!-- FMC_BCRx WAITPOL -->
    <RefParameter Comment="Wait signal polarity" DefaultValue="FMC_WAIT_SIGNAL_POLARITY_LOW" Name="WaitSignalPolarity1" Type="list" TabName="NOR/PSRAM 1" Group="NOR/PSRAM control">
        <Condition Expression="NorPsramWait1" Diagnostic=""/>
        <PossibleValue Comment="Low polarity" Value="FMC_WAIT_SIGNAL_POLARITY_LOW"/>
        <PossibleValue Comment="High polarity" Value="FMC_WAIT_SIGNAL_POLARITY_HIGH"/>
    </RefParameter>
    <RefParameter Comment="Wait signal polarity" DefaultValue="FMC_WAIT_SIGNAL_POLARITY_LOW" Name="WaitSignalPolarity1" Type="list" TabName="NOR/PSRAM 1" Group="NOR/PSRAM control" Visible="false">
        <PossibleValue Comment="Low polarity" Value="FMC_WAIT_SIGNAL_POLARITY_LOW"/>
    </RefParameter>
    <!-- FMC_BCRx WRAPMOD -->
    <RefParameter Comment="Wrap mode" DefaultValue="FMC_WRAP_MODE_DISABLE" Name="WrapMode1" Type="list" TabName="NOR/PSRAM 1" Group="NOR/PSRAM control" Visible="false">
        <PossibleValue Comment="Disabled" Value="FMC_WRAP_MODE_DISABLE"/>
    </RefParameter>
    <!-- FMC_BCRx WAITCFG -->
    <RefParameter Comment="Wait timing configuration" DefaultValue="FMC_WAIT_TIMING_BEFORE_WS" Name="WaitSignalActive1" Type="list" TabName="NOR/PSRAM 1" Group="NOR/PSRAM control">
        <Condition Expression="(NorFlash1|MuxedNorFlash1)&amp;SynchronousWaitMode1" Diagnostic=""/>
        <PossibleValue Comment="Wait active before wait state" Value="FMC_WAIT_TIMING_BEFORE_WS"/>
        <PossibleValue Comment="Wait active during wait state" Value="FMC_WAIT_TIMING_DURING_WS"/>
    </RefParameter>
    <RefParameter Comment="Wait timing configuration" DefaultValue="FMC_WAIT_TIMING_BEFORE_WS" Name="WaitSignalActive1" Type="list" TabName="NOR/PSRAM 1" Group="NOR/PSRAM control" Visible="false">
        <PossibleValue Comment="Wait active before wait state" Value="FMC_WAIT_TIMING_BEFORE_WS"/>
    </RefParameter>
    <!-- FMC_BCRx WREN -->
    <RefParameter Comment="Write operation" DefaultValue="FMC_WRITE_OPERATION_DISABLE" Name="WriteOperation1" Type="list" TabName="NOR/PSRAM 1" Group="NOR/PSRAM control" Visible="false">
        <Condition Expression="Rom1" Diagnostic=""/>
        <PossibleValue Comment="Disabled" Value="FMC_WRITE_OPERATION_DISABLE"/>
    </RefParameter>
    <RefParameter Comment="Write operation" DefaultValue="FMC_WRITE_OPERATION_ENABLE" Name="WriteOperation1" Type="list" TabName="NOR/PSRAM 1" Group="NOR/PSRAM control">
        <Condition Expression="Lcd1" Diagnostic=""/>
        <PossibleValue Comment="Enabled" Value="FMC_WRITE_OPERATION_ENABLE"/>
    </RefParameter>
    <RefParameter Comment="Write operation" DefaultValue="FMC_WRITE_OPERATION_DISABLE" Name="WriteOperation1" Type="list" TabName="NOR/PSRAM 1" Group="NOR/PSRAM control">
        <PossibleValue Comment="Disabled" Value="FMC_WRITE_OPERATION_DISABLE"/>
        <PossibleValue Comment="Enabled" Value="FMC_WRITE_OPERATION_ENABLE"/>
    </RefParameter>
    <!-- FMC_BCRx WAITEN -->
    <RefParameter Comment="Wait state insertion" DefaultValue="FMC_WAIT_SIGNAL_ENABLE" Name="WaitSignal1" Type="list" TabName="NOR/PSRAM 1" Group="NOR/PSRAM control" Visible="false">
        <Condition Expression="SynchronousWaitMode1" Diagnostic=""/>
        <PossibleValue Comment="Enabled" Value="FMC_WAIT_SIGNAL_ENABLE"/>
    </RefParameter>
    <RefParameter Comment="Wait state insertion" DefaultValue="FMC_WAIT_SIGNAL_DISABLE" Name="WaitSignal1" Type="list" TabName="NOR/PSRAM 1" Group="NOR/PSRAM control" Visible="false">
        <PossibleValue Comment="Disabled" Value="FMC_WAIT_SIGNAL_DISABLE"/>
    </RefParameter>
    <!-- FMC_BCRx EXTMOD -->
    <RefParameter Comment="Extended mode" DefaultValue="FMC_EXTENDED_MODE_DISABLE" Name="ExtendedMode1" Type="list" TabName="NOR/PSRAM 1" Group="NOR/PSRAM control" Visible="false">
        <Condition Expression="MuxedNorFlash1|MuxedPsram1|Rom1" Diagnostic=""/>
        <PossibleValue Comment="Disabled" Value="FMC_EXTENDED_MODE_DISABLE"/>
    </RefParameter>
    <RefParameter Comment="Extended mode" DefaultValue="FMC_EXTENDED_MODE_DISABLE" Name="ExtendedMode1" Type="list" TabName="NOR/PSRAM 1" Group="NOR/PSRAM control" Visible="false">
        <!--<Condition Expression="BurstReadMode1|BurstWriteMode1" Diagnostic="Synchronous mode"/>-->
        <Condition Expression="NorPsramClock1" Diagnostic="Synchronous mode"/>
        <PossibleValue Comment="Disabled" Value="FMC_EXTENDED_MODE_DISABLE"/>
    </RefParameter>
    <RefParameter Comment="Extended mode" DefaultValue="FMC_EXTENDED_MODE_DISABLE" Name="ExtendedMode1" Type="list" TabName="NOR/PSRAM 1" Group="NOR/PSRAM control">
        <PossibleValue Comment="Disabled" Value="FMC_EXTENDED_MODE_DISABLE"/>
        <PossibleValue Comment="Enabled" Value="FMC_EXTENDED_MODE_ENABLE"/>
    </RefParameter>
    <!-- FMC_BCRx ASYNCWAIT -->
    <RefParameter Comment="Asynchronous wait" DefaultValue="FMC_ASYNCHRONOUS_WAIT_ENABLE" Name="AsynchronousWait1" Type="list" TabName="NOR/PSRAM 1" Group="NOR/PSRAM control" Visible="false">
        <Condition Expression="AsynchronousWaitMode1" Diagnostic=""/>
        <PossibleValue Comment="Enabled" Value="FMC_ASYNCHRONOUS_WAIT_ENABLE"/>
    </RefParameter>
    <RefParameter Comment="Asynchronous wait" DefaultValue="FMC_ASYNCHRONOUS_WAIT_DISABLE" Name="AsynchronousWait1" Type="list" TabName="NOR/PSRAM 1" Group="NOR/PSRAM control" Visible="false">
        <PossibleValue Comment="Disabled" Value="FMC_ASYNCHRONOUS_WAIT_DISABLE"/>
    </RefParameter>
    <!-- FMC_BCRx CBURSTRW -->
    <RefParameter Comment="Burst write" DefaultValue="FMC_WRITE_BURST_ENABLE" Name="WriteBurst1" Type="list" TabName="NOR/PSRAM 1" Group="NOR/PSRAM control" Visible="false">
        <Condition Expression="BurstWriteMode1" Diagnostic=""/>
        <PossibleValue Comment="Enabled" Value="FMC_WRITE_BURST_ENABLE"/>
    </RefParameter>
    <RefParameter Comment="Burst write" DefaultValue="FMC_WRITE_BURST_DISABLE" Name="WriteBurst1" Type="list" TabName="NOR/PSRAM 1" Group="NOR/PSRAM control" Visible="false">
        <PossibleValue Comment="Disabled" Value="FMC_WRITE_BURST_DISABLE"/>
    </RefParameter>
    <!-- FMC_BCRx CCLKEN -->
    <RefParameter Comment="NOR/PSRAM common continuous clock" DefaultValue="FMC_CONTINUOUS_CLOCK_SYNC_ONLY" Name="ContinuousClock1" Type="list" TabName="NOR/PSRAM 1" Group="NOR/PSRAM control" Visible="false">
        <Condition Expression="Sram1|Rom1|Lcd1" Diagnostic=""/>
        <PossibleValue Comment="CLK only generated during sync accesses" Value="FMC_CONTINUOUS_CLOCK_SYNC_ONLY"/>
    </RefParameter>
    <RefParameter Comment="NOR/PSRAM common continuous clock" DefaultValue="FMC_CONTINUOUS_CLOCK_SYNC_ONLY" Name="ContinuousClock1" Type="list" TabName="NOR/PSRAM 1" Group="NOR/PSRAM control">
        <Description>There is only one continuous clock enable bit located in sub-bank Bank 1 - NOR/PSRAM 1.</Description>
        <Condition Expression="BurstReadMode1&amp;NorPsramChipSelect1_1" Diagnostic=""/>
        <PossibleValue Comment="CLK only generated during sync accesses" Value="FMC_CONTINUOUS_CLOCK_SYNC_ONLY"/>
        <PossibleValue Comment="CLK generated continuously" Value="FMC_CONTINUOUS_CLOCK_SYNC_ASYNC" Semaphore="ContinuousClockMode1"/>
    </RefParameter>
    <RefParameter Comment="NOR/PSRAM common continuous clock" DefaultValue="FMC_CONTINUOUS_CLOCK_SYNC_ONLY" Name="ContinuousClock1" Type="list" TabName="NOR/PSRAM 1" Group="NOR/PSRAM control">
        <Description>There is only one continuous clock enable bit located in sub-bank Bank 1 - NOR/PSRAM 1.</Description>
        <Condition Expression="NorPsramClock1&amp;(!NE1NorPsramChipSelect|(NorPsramChipSelect1_1&amp;BurstReadMode1)|(NorPsramChipSelect1_2&amp;BurstReadMode2)|(NorPsramChipSelect1_3&amp;BurstReadMode3)|(NorPsramChipSelect1_4&amp;BurstReadMode4))" Diagnostic=""/>
        <PossibleValue Comment="CLK only generated during sync accesses" Value="FMC_CONTINUOUS_CLOCK_SYNC_ONLY"/>
        <PossibleValue Comment="CLK generated continuously" Value="FMC_CONTINUOUS_CLOCK_SYNC_ASYNC" Semaphore="ContinuousClockMode1"/>
    </RefParameter>
    <RefParameter Comment="NOR/PSRAM common continuous clock" DefaultValue="FMC_CONTINUOUS_CLOCK_SYNC_ONLY" Name="ContinuousClock1" Type="list" TabName="NOR/PSRAM 1" Group="NOR/PSRAM control">
        <Description>There is only one continuous clock enable bit located in sub-bank Bank 1 - NOR/PSRAM 1.</Description>
        <Condition Expression="NorPsramClock1" Diagnostic="To be able to enable the continuous clock generation, first switch to the Pinout view and set to burst read (or burst read write) the Clock mode of the memory for which the Chip Select mode is set to NE1."/>
        <PossibleValue Comment="CLK only generated during sync accesses" Value="FMC_CONTINUOUS_CLOCK_SYNC_ONLY"/>
    </RefParameter>
    <RefParameter Comment="NOR/PSRAM common continuous clock" DefaultValue="FMC_CONTINUOUS_CLOCK_SYNC_ONLY" Name="ContinuousClock1" Type="list" TabName="NOR/PSRAM 1" Group="NOR/PSRAM control" Visible="false">
        <Condition Expression="!NorPsramClock1" Diagnostic=""/>
        <PossibleValue Comment="CLK only generated during sync accesses" Value="FMC_CONTINUOUS_CLOCK_SYNC_ONLY"/>
    </RefParameter>
    <RefParameter Comment="NOR/PSRAM common continuous clock" DefaultValue="FMC_CONTINUOUS_CLOCK_SYNC_ONLY" Name="ContinuousClock1" Type="list" TabName="NOR/PSRAM 1" Group="NOR/PSRAM control">
        <Description>There is only one continuous clock enable bit located in sub-bank Bank 1 - NOR/PSRAM 1.</Description>
        <PossibleValue Comment="CLK only generated during sync accesses" Value="FMC_CONTINUOUS_CLOCK_SYNC_ONLY"/>
    </RefParameter>
    <RefParameter Comment="CRAM page size" DefaultValue="FMC_PAGE_SIZE_NONE" Name="PageSize1" Type="list" TabName="NOR/PSRAM 1" Group="NOR/PSRAM control">
        <Condition Expression="(Psram1|MuxedPsram1)&amp;(BurstReadMode1|BurstWriteMode1)" Diagnostic=""/>
        <Description>For Cellular RAM 1.5, specifies the memory page size from which a burst access is split.</Description>
        <PossibleValue Comment="None" Value="FMC_PAGE_SIZE_NONE"/>
        <PossibleValue Comment="128 bytes" Value="FMC_PAGE_SIZE_128"/>
        <PossibleValue Comment="256 bytes" Value="FMC_PAGE_SIZE_256"/>
        <PossibleValue Comment="512 bytes" Value="FMC_PAGE_SIZE_512"/>
        <PossibleValue Comment="1024 bytes" Value="FMC_PAGE_SIZE_1024"/>
    </RefParameter>
    <RefParameter Comment="CRAM page size" DefaultValue="FMC_PAGE_SIZE_NONE" Name="PageSize1" Type="list" TabName="NOR/PSRAM 1" Group="NOR/PSRAM control" Visible="false">
        <PossibleValue Comment="None" Value="FMC_PAGE_SIZE_NONE"/>
    </RefParameter>

    <!-- FMC_BTRx -->
    <!-- FMC_BTRx ADDSET -->
    <!-- Address setup time unused in synchronous mode -->
    <RefParameter Comment="Address setup time in HCLK clock cycles" DefaultValue="15" Name="AddressSetupTime1" Type="list" TabName="NOR/PSRAM 1" Group="NOR/PSRAM timing" Visible="false">
      <Condition Expression="BurstReadMode1|BurstWriteMode1" Diagnostic=""/>
      <PossibleValue Comment="15" Value="15"/>
    </RefParameter>
    <RefParameter Comment="Address setup time in HCLK clock cycles" DefaultValue="15" Max="15" Min="1" Name="AddressSetupTime1" Type="integer" TabName="NOR/PSRAM 1" Group="NOR/PSRAM timing">
      <Condition Expression="MuxedNorFlash1|MuxedPsram1|AccessModeD1" Diagnostic=""/>
    </RefParameter>
    <RefParameter Comment="Address setup time in HCLK clock cycles" DefaultValue="15" Max="15" Min="0" Name="AddressSetupTime1" Type="integer" TabName="NOR/PSRAM 1" Group="NOR/PSRAM timing"/>
    <!-- FMC_BTRx ADDHLD -->
    <RefParameter Comment="Address hold time in HCLK clock cycles" DefaultValue="15" Max="15" Min="1" Name="AddressHoldTime1" Type="integer" TabName="NOR/PSRAM 1" Group="NOR/PSRAM timing">
      <Condition Expression="((MuxedNorFlash1|MuxedPsram1)&amp;!(BurstReadMode1|BurstWriteMode1))|AccessModeD1" Diagnostic=""/>
    </RefParameter>
    <RefParameter Comment="Address hold time in HCLK clock cycles" DefaultValue="15" Max="15" Min="1" Name="AddressHoldTime1" Type="integer" TabName="NOR/PSRAM 1" Group="NOR/PSRAM timing" Visible="false"/>
    <!-- FMC_BTRx DATAST -->
    <RefParameter Comment="Data setup time in HCLK clock cycles" DefaultValue="255" Name="DataSetupTime1" Type="list" TabName="NOR/PSRAM 1" Group="NOR/PSRAM timing" Visible="false">
      <Condition Expression="BurstReadMode1|BurstWriteMode1" Diagnostic="Synchronous mode"/>
      <PossibleValue Comment="255" Value="255"/>
    </RefParameter>
    <RefParameter Comment="Data setup time in HCLK clock cycles" DefaultValue="255" Max="255" Min="1" Name="DataSetupTime1" Type="integer" TabName="NOR/PSRAM 1" Group="NOR/PSRAM timing"/>
    <!-- FMC_BTRx BUSTURN -->
    <RefParameter Comment="Bus turn around time in HCLK clock cycles" DefaultValue="15" Max="15" Min="0" Name="BusTurnAroundDuration1" Type="integer" TabName="NOR/PSRAM 1" Group="NOR/PSRAM timing"/>
    <!-- FMC_BTRx CLKDIV -->
    <RefParameter Comment="CLK clock divide ratio" DefaultValue="16" Name="CLKDivision1" Type="list" TabName="NOR/PSRAM 1" Group="NOR/PSRAM timing" Visible="false">
      <Condition Expression="Sram1|Rom1|Lcd1" Diagnostic=""/>
      <PossibleValue Comment="16" Value="16"/>
    </RefParameter>
    <RefParameter Comment="CLK clock divide ratio" DefaultValue="16" Name="CLKDivision1" Type="list" TabName="NOR/PSRAM 1" Group="NOR/PSRAM timing" Visible="false">
      <Condition Expression="!NorPsramClock1" Diagnostic="No CLK signal"/>
      <PossibleValue Comment="16" Value="16"/>
    </RefParameter>
    <RefParameter Comment="CLK clock divide ratio" DefaultValue="16" Max="16" Min="2" Name="CLKDivision1" Type="integer" TabName="NOR/PSRAM 1" Group="NOR/PSRAM timing"/>
    <!-- FMC_BTRx DATLAT -->
    <RefParameter Comment="Data latency in CLK clock cycles" DefaultValue="17" Name="DataLatency1" Type="list" TabName="NOR/PSRAM 1" Group="NOR/PSRAM timing" Visible="false">
      <Condition Expression="Sram1|Rom1|Lcd1" Diagnostic=""/>
      <PossibleValue Comment="17" Value="17"/>
    </RefParameter>
    <RefParameter Comment="Data latency in CLK clock cycles" DefaultValue="17" Name="DataLatency1" Type="list" TabName="NOR/PSRAM 1" Group="NOR/PSRAM timing" Visible="false">
      <Condition Expression="!BurstReadMode1&amp;!BurstWriteMode1" Diagnostic=""/>
      <PossibleValue Comment="17" Value="17"/>
    </RefParameter>
    <RefParameter Comment="Data latency in CLK clock cycles" DefaultValue="2" Name="DataLatency1" Type="list" TabName="NOR/PSRAM 1" Group="NOR/PSRAM timing">
      <Condition Expression="(Psram1|MuxedPsram1)&amp;(BurstReadMode1|BurstWriteMode1)" Diagnostic="2 CLK clock cycles for synchronous PSRAM"/>
      <PossibleValue Comment="2" Value="2"/>
    </RefParameter>
    <RefParameter Comment="Data latency in CLK clock cycles" DefaultValue="17" Max="17" Min="2" Name="DataLatency1" Type="integer" TabName="NOR/PSRAM 1" Group="NOR/PSRAM timing">
      <Condition Expression="(NorFlash1|MuxedNorFlash1)&amp;BurstReadMode1" Diagnostic=""/>
    </RefParameter>
    <!-- in case all conditions are false -->
    <RefParameter Comment="Data latency in CLK clock cycles" DefaultValue="17" Max="17" Min="2" Name="DataLatency1" Type="integer" TabName="NOR/PSRAM 1" Group="NOR/PSRAM timing"/>
    <!-- FMC_BTRx ACCMOD -->
    <RefParameter Comment="Access mode" DefaultValue="FMC_ACCESS_MODE_A" Name="AccessMode1" Type="list" TabName="NOR/PSRAM 1" Group="NOR/PSRAM timing" Visible="false">
        <Condition Diagnostic="" Expression="ExtendedMode1=FMC_EXTENDED_MODE_DISABLE"/>
        <PossibleValue Comment="A" Value="FMC_ACCESS_MODE_A"/>
    </RefParameter>
    <RefParameter Comment="Access mode" DefaultValue="FMC_ACCESS_MODE_B" Name="AccessMode1" Type="list" TabName="NOR/PSRAM 1" Group="NOR/PSRAM timing">
        <Condition Expression="NorFlash1" Diagnostic="Nor Flash"/>
        <PossibleValue Comment="B" Value="FMC_ACCESS_MODE_B"/>
        <PossibleValue Comment="C" Value="FMC_ACCESS_MODE_C"/>
        <PossibleValue Comment="D" Value="FMC_ACCESS_MODE_D" Semaphore="AccessModeD1"/>
    </RefParameter>
    <RefParameter Comment="Access mode" DefaultValue="FMC_ACCESS_MODE_A" Name="AccessMode1" Type="list" TabName="NOR/PSRAM 1" Group="NOR/PSRAM timing">
        <Condition Expression="Psram1|Sram1|Lcd1" Diagnostic="PSRAM/SRAM/LCD"/>
        <PossibleValue Comment="A" Value="FMC_ACCESS_MODE_A"/>
        <PossibleValue Comment="D" Value="FMC_ACCESS_MODE_D" Semaphore="AccessModeD1"/>
    </RefParameter>
    <RefParameter Comment="Access mode" DefaultValue="FMC_ACCESS_MODE_A" Name="AccessMode1" Type="list" TabName="NOR/PSRAM 1" Group="NOR/PSRAM timing">
        <PossibleValue Comment="A" Value="FMC_ACCESS_MODE_A"/>
        <PossibleValue Comment="B" Value="FMC_ACCESS_MODE_B"/>
        <PossibleValue Comment="C" Value="FMC_ACCESS_MODE_C"/>
        <PossibleValue Comment="D" Value="FMC_ACCESS_MODE_D" Semaphore="AccessModeD1"/>
    </RefParameter>

    <!-- FMC_BWTRx -->
    <!-- FMC_BWTRx ADDSET -->
    <RefParameter Comment="Extended address setup time" DefaultValue="null" Name="ExtendedAddressSetupTime1" Type="list" TabName="NOR/PSRAM 1" Group="NOR/PSRAM timing for write accesses" Visible="false">
        <Condition Diagnostic="" Expression="ExtendedMode1=FMC_EXTENDED_MODE_DISABLE"/>
    </RefParameter>
    <RefParameter Comment="Extended address setup time" DefaultValue="15" Max="15" Min="1" Name="ExtendedAddressSetupTime1" Type="integer" TabName="NOR/PSRAM 1" Group="NOR/PSRAM timing for write accesses">
      <Condition Expression="ExtendedAccessModeD1" Diagnostic=""/>
    </RefParameter>
    <RefParameter Comment="Extended address setup time" DefaultValue="15" Max="15" Min="0" Name="ExtendedAddressSetupTime1" Type="integer" TabName="NOR/PSRAM 1" Group="NOR/PSRAM timing for write accesses"/>
    <!-- FMC_BWTRx ADDHLD -->
    <RefParameter Comment="Extended address hold time" DefaultValue="null" Name="ExtendedAddressHoldTime1" Type="list" TabName="NOR/PSRAM 1" Group="NOR/PSRAM timing for write accesses" Visible="false">
        <Condition Diagnostic="" Expression="ExtendedMode1=FMC_EXTENDED_MODE_DISABLE"/>
    </RefParameter>
    <RefParameter Comment="Extended address hold time" DefaultValue="15" Max="15" Min="1" Name="ExtendedAddressHoldTime1" Type="integer" TabName="NOR/PSRAM 1" Group="NOR/PSRAM timing for write accesses">
      <Condition Expression="ExtendedAccessModeD1" Diagnostic=""/>
    </RefParameter>
    <RefParameter Comment="Extended address hold time" DefaultValue="15" Max="15" Min="1" Name="ExtendedAddressHoldTime1" Type="integer" TabName="NOR/PSRAM 1" Group="NOR/PSRAM timing for write accesses" Visible="false"/>
    <!-- FMC_BWTRx DATAST -->
    <RefParameter Comment="Extended data setup time" DefaultValue="null" Name="ExtendedDataSetupTime1" Type="list" TabName="NOR/PSRAM 1" Group="NOR/PSRAM timing for write accesses" Visible="false">
        <Condition Diagnostic="" Expression="ExtendedMode1=FMC_EXTENDED_MODE_DISABLE"/>
    </RefParameter>
    <!-- used in asynchronous SRAM, PSRAM and NOR Flash memory accesses -->
    <RefParameter Comment="Extended data setup time" DefaultValue="255" Max="255" Min="1" Name="ExtendedDataSetupTime1" Type="integer" TabName="NOR/PSRAM 1" Group="NOR/PSRAM timing for write accesses"/>
    <!-- FMC_BWTRx BUSTURN -->
    <RefParameter Comment="Extended bus turn around time" DefaultValue="null" Name="ExtendedBusTurnAroundDuration1" Type="list" TabName="NOR/PSRAM 1" Group="NOR/PSRAM timing for write accesses" Visible="false">
        <Condition Diagnostic="" Expression="ExtendedMode1=FMC_EXTENDED_MODE_DISABLE"/>
    </RefParameter>
    <RefParameter Comment="Extended bus turn around time" DefaultValue="15" Max="15" Min="0" Name="ExtendedBusTurnAroundDuration1" Type="integer" TabName="NOR/PSRAM 1" Group="NOR/PSRAM timing for write accesses"/>
    <!-- FMC_BWTRx CLKDIV -->
    <RefParameter Comment="Extended CLK clock divide ratio" DefaultValue="null" Name="ExtendedCLKDivision1" Type="list" TabName="NOR/PSRAM 1" Group="NOR/PSRAM timing for write accesses" Visible="false">
        <Condition Diagnostic="" Expression="ExtendedMode1=FMC_EXTENDED_MODE_DISABLE"/>
    </RefParameter>
    <RefParameter Comment="Extended CLK clock divide ratio" DefaultValue="16" Name="ExtendedCLKDivision1" Type="list" TabName="NOR/PSRAM 1" Group="NOR/PSRAM timing for write accesses" Visible="false">
        <PossibleValue Comment="16" Value="16"/>
    </RefParameter>
    <!-- FMC_BWTRx DATLAT -->
    <RefParameter Comment="Extended data latency" DefaultValue="null" Name="ExtendedDataLatency1" Type="list" TabName="NOR/PSRAM 1" Group="NOR/PSRAM timing for write accesses" Visible="false">
        <Condition Diagnostic="" Expression="ExtendedMode1=FMC_EXTENDED_MODE_DISABLE"/>
    </RefParameter>
    <RefParameter Comment="Extended data latency" DefaultValue="17" Name="ExtendedDataLatency1" Type="list" TabName="NOR/PSRAM 1" Group="NOR/PSRAM timing for write accesses" Visible="false">
        <PossibleValue Comment="17" Value="17"/>
    </RefParameter>
    <!-- FMC_BWTRx ACCMOD -->
    <RefParameter Comment="Extended access mode" DefaultValue="null" Name="ExtendedAccessMode1" Type="list" TabName="NOR/PSRAM 1" Group="NOR/PSRAM timing for write accesses" Visible="false">
        <Condition Diagnostic="" Expression="ExtendedMode1=FMC_EXTENDED_MODE_DISABLE"/>
    </RefParameter>
    <RefParameter Comment="Extended access mode" DefaultValue="FMC_ACCESS_MODE_B" Name="ExtendedAccessMode1" Type="list" TabName="NOR/PSRAM 1" Group="NOR/PSRAM timing for write accesses">
        <Condition Expression="NorFlash1" Diagnostic="Nor Flash"/>
        <PossibleValue Comment="B" Value="FMC_ACCESS_MODE_B"/>
        <PossibleValue Comment="C" Value="FMC_ACCESS_MODE_C"/>
        <PossibleValue Comment="D" Value="FMC_ACCESS_MODE_D" Semaphore="ExtendedAccessModeD1"/>
    </RefParameter>
    <RefParameter Comment="Extended access mode" DefaultValue="FMC_ACCESS_MODE_A" Name="ExtendedAccessMode1" Type="list" TabName="NOR/PSRAM 1" Group="NOR/PSRAM timing for write accesses">
        <Condition Expression="Psram1|Sram1|Lcd1" Diagnostic="PSRAM/SRAM/LCD"/>
        <PossibleValue Comment="A" Value="FMC_ACCESS_MODE_A"/>
        <PossibleValue Comment="D" Value="FMC_ACCESS_MODE_D" Semaphore="ExtendedAccessModeD1"/>
    </RefParameter>
    <RefParameter Comment="Extended access mode" DefaultValue="FMC_ACCESS_MODE_A" Name="ExtendedAccessMode1" Type="list" TabName="NOR/PSRAM 1" Group="NOR/PSRAM timing for write accesses">
        <PossibleValue Comment="A" Value="FMC_ACCESS_MODE_A"/>
        <PossibleValue Comment="B" Value="FMC_ACCESS_MODE_B"/>
        <PossibleValue Comment="C" Value="FMC_ACCESS_MODE_C"/>
        <PossibleValue Comment="D" Value="FMC_ACCESS_MODE_D" Semaphore="ExtendedAccessModeD1"/>
    </RefParameter>
    <!-- End NOR Flash 1 RefParameters -->
    <!-- Begin NOR Flash 2 RefParameters -->
    <RefParameter Comment="NS Coherent Pinout" DefaultValue="MEMORY_NADV_KO" Name="NSCoherentPinout2" Type="list" TabName="NOR/PSRAM 2" Group="NOR/PSRAM control" Visible="false">
        <Condition Expression="((Address2&amp;Data2)|NorPsramDataAddress2)&amp;(NorFlash2|MuxedNorFlash2|Psram2|MuxedPsram2)&amp;NorPsramClock2&amp;!AddressValid2" Diagnostic=""/>
        <PossibleValue Comment="NADV KO" Value="MEMORY_NADV_KO"/>
    </RefParameter>
    <RefParameter Comment="NS Coherent Pinout" DefaultValue="MEMORY_PINOUT_OK" Name="NSCoherentPinout2" Type="list" TabName="NOR/PSRAM 2" Group="NOR/PSRAM control" Visible="false">
        <Condition Expression="((Address2|OneBitAddress2)&amp;Data2)|NorPsramDataAddress2" Diagnostic=""/>
        <PossibleValue Comment="PINOUT OK" Value="MEMORY_PINOUT_OK"/>
    </RefParameter>
    <RefParameter Comment="NS Coherent Pinout" DefaultValue="MEMORY_PINOUT_KO" Name="NSCoherentPinout2" Type="list" TabName="NOR/PSRAM 2" Group="NOR/PSRAM control" Visible="false">
        <PossibleValue Comment="PINOUT KO" Value="MEMORY_PINOUT_KO"/>
    </RefParameter>
    <RefParameter Comment="Bank" DefaultValue="FMC_NORSRAM_BANK1" Name="NSBank2" Type="list" TabName="NOR/PSRAM 2" Group="NOR/PSRAM control">
        <Condition Expression="NorPsramChipSelect1_2" Diagnostic=""/>
        <PossibleValue Comment="Bank 1 NOR/PSRAM 1" Value="FMC_NORSRAM_BANK1"/>
    </RefParameter>
    <RefParameter Comment="Bank" DefaultValue="FMC_NORSRAM_BANK2" Name="NSBank2" Type="list" TabName="NOR/PSRAM 2" Group="NOR/PSRAM control">
        <Condition Expression="NorPsramChipSelect2_2" Diagnostic=""/>
        <PossibleValue Comment="Bank 1 NOR/PSRAM 2" Value="FMC_NORSRAM_BANK2"/>
    </RefParameter>
    <RefParameter Comment="Bank" DefaultValue="FMC_NORSRAM_BANK3" Name="NSBank2" Type="list" TabName="NOR/PSRAM 2" Group="NOR/PSRAM control">
        <Condition Expression="NorPsramChipSelect3_2" Diagnostic=""/>
        <PossibleValue Comment="Bank 1 NOR/PSRAM 3" Value="FMC_NORSRAM_BANK3"/>
    </RefParameter>
    <RefParameter Comment="Bank" DefaultValue="FMC_NORSRAM_BANK4" Name="NSBank2" Type="list" TabName="NOR/PSRAM 2" Group="NOR/PSRAM control">
        <Condition Expression="NorPsramChipSelect4_2" Diagnostic=""/>
        <PossibleValue Comment="Bank 1 NOR/PSRAM 4" Value="FMC_NORSRAM_BANK4"/>
    </RefParameter>
    <RefParameter Comment="Bank" DefaultValue="" Name="NSBank2" Type="list" TabName="NOR/PSRAM 2" Group="NOR/PSRAM control">
        <PossibleValue Comment="Bank 1 NOR/PSRAM 1" Value="FMC_NORSRAM_BANK1"/>
        <PossibleValue Comment="Bank 1 NOR/PSRAM 2" Value="FMC_NORSRAM_BANK2"/>
        <PossibleValue Comment="Bank 1 NOR/PSRAM 3" Value="FMC_NORSRAM_BANK3"/>
        <PossibleValue Comment="Bank 1 NOR/PSRAM 4" Value="FMC_NORSRAM_BANK4"/>
    </RefParameter>

    <!-- FMC_BCRx -->
    <!-- FMC_BCRx MUXEN -->
    <RefParameter Comment="Data address multiplexing" DefaultValue="FMC_DATA_ADDRESS_MUX_DISABLE" Name="DataAddressMux2" Type="list" TabName="NOR/PSRAM 2" Group="NOR/PSRAM control" Visible="false">
        <Condition Expression="Sram2|Rom2|Lcd2" Diagnostic=""/>
        <PossibleValue Comment="Disabled" Value="FMC_DATA_ADDRESS_MUX_DISABLE"/>
    </RefParameter>
    <RefParameter Comment="Data address multiplexing" DefaultValue="FMC_DATA_ADDRESS_MUX_DISABLE" Name="DataAddressMux2" Type="list" TabName="NOR/PSRAM 2" Group="NOR/PSRAM control" Visible="false">
        <Condition Expression="Psram2|NorFlash2" Diagnostic=""/>
        <PossibleValue Comment="Disabled" Value="FMC_DATA_ADDRESS_MUX_DISABLE"/>
    </RefParameter>
    <RefParameter Comment="Data address multiplexing" DefaultValue="FMC_DATA_ADDRESS_MUX_ENABLE" Name="DataAddressMux2" Type="list" TabName="NOR/PSRAM 2" Group="NOR/PSRAM control" Visible="false">
        <Condition Expression="MuxedPsram2|MuxedNorFlash2" Diagnostic=""/>
        <PossibleValue Comment="Enabled" Value="FMC_DATA_ADDRESS_MUX_ENABLE"/>
    </RefParameter>
    <RefParameter Comment="Data address multiplexing" DefaultValue="FMC_DATA_ADDRESS_MUX_ENABLE" Name="DataAddressMux2" Type="list" TabName="NOR/PSRAM 2" Group="NOR/PSRAM control"/>
    <!-- FMC_BCRx MTYP -->
    <RefParameter Comment="Memory type" DefaultValue="FMC_MEMORY_TYPE_SRAM" Name="MemoryType2" Type="list" TabName="NOR/PSRAM 2" Group="NOR/PSRAM control">
        <Condition Expression="Sram2" Diagnostic=""/>
        <PossibleValue Comment="SRAM" Value="FMC_MEMORY_TYPE_SRAM"/>
    </RefParameter>
    <RefParameter Comment="Memory type" DefaultValue="FMC_MEMORY_TYPE_SRAM" Name="MemoryType2" Type="list" TabName="NOR/PSRAM 2" Group="NOR/PSRAM control">
        <Condition Expression="Rom2" Diagnostic=""/>
        <PossibleValue Comment="ROM" Value="FMC_MEMORY_TYPE_SRAM"/>
    </RefParameter>
    <RefParameter Comment="Memory type" DefaultValue="FMC_MEMORY_TYPE_SRAM" Name="MemoryType2" Type="list" TabName="NOR/PSRAM 2" Group="NOR/PSRAM control">
        <Condition Expression="Lcd2" Diagnostic=""/>
        <PossibleValue Comment="LCD Interface" Value="FMC_MEMORY_TYPE_SRAM"/>
    </RefParameter>
    <RefParameter Comment="Memory type" DefaultValue="FMC_MEMORY_TYPE_PSRAM" Name="MemoryType2" Type="list" TabName="NOR/PSRAM 2" Group="NOR/PSRAM control">
        <Condition Expression="Psram2|MuxedPsram2" Diagnostic=""/>
        <PossibleValue Comment="PSRAM" Value="FMC_MEMORY_TYPE_PSRAM"/>
    </RefParameter>
    <RefParameter Comment="Memory type" DefaultValue="FMC_MEMORY_TYPE_NOR" Name="MemoryType2" Type="list" TabName="NOR/PSRAM 2" Group="NOR/PSRAM control">
        <Condition Expression="NorFlash2|MuxedNorFlash2" Diagnostic=""/>
        <PossibleValue Comment="NOR Flash" Value="FMC_MEMORY_TYPE_NOR"/>
    </RefParameter>
    <RefParameter Comment="Memory type" DefaultValue="FMC_MEMORY_TYPE_SRAM" Name="MemoryType2" Type="list" TabName="NOR/PSRAM 2" Group="NOR/PSRAM control">
        <Condition Expression="!NorPsramChipSelect1_2" Diagnostic=""/>
    </RefParameter>
    <RefParameter Comment="Memory type" DefaultValue="FMC_MEMORY_TYPE_NOR" Name="MemoryType2" Type="list" TabName="NOR/PSRAM 2" Group="NOR/PSRAM control">
        <Condition Expression="NorPsramChipSelect1_2" Diagnostic=""/>
    </RefParameter>
    <!-- FMC_BCRx MWID -->
    <RefParameter Comment="Data size" DefaultValue="FMC_NORSRAM_MEM_BUS_WIDTH_8" Name="NSMemoryDataWidth2" Type="list" TabName="NOR/PSRAM 2" Group="NOR/PSRAM control" Visible="false">
        <Condition Expression="((NorFlash2|Psram2|Sram2|Rom2|Lcd2)&amp;_8_bit_data2)|_8b_da2|_9b_da2|_10b_da2|_11b_da2|_12b_da2|_13b_da2|_14b_da2|_15b_da2" Diagnostic=""/>
        <PossibleValue Comment="8 bits" Value="FMC_NORSRAM_MEM_BUS_WIDTH_8"/>
    </RefParameter>
    <RefParameter Comment="Data size" DefaultValue="FMC_NORSRAM_MEM_BUS_WIDTH_16" Name="NSMemoryDataWidth2" Type="list" TabName="NOR/PSRAM 2" Group="NOR/PSRAM control" Visible="false">
        <Condition Expression="(NorFlash2|Psram2|Sram2|Rom2|Lcd2)&amp;_16_bit_data2" Diagnostic=""/>
        <PossibleValue Comment="16 bits" Value="FMC_NORSRAM_MEM_BUS_WIDTH_16"/>
    </RefParameter>
    <RefParameter Comment="Data size" DefaultValue="FMC_NORSRAM_MEM_BUS_WIDTH_32" Name="NSMemoryDataWidth2" Type="list" TabName="NOR/PSRAM 2" Group="NOR/PSRAM control" Visible="false">
        <Condition Expression="(NorFlash2|Psram2|Sram2|Rom2)&amp;_32_bit_data2" Diagnostic=""/>
        <PossibleValue Comment="32 bits" Value="FMC_NORSRAM_MEM_BUS_WIDTH_32"/>
    </RefParameter>
    <RefParameter Comment="Data size" DefaultValue="FMC_NORSRAM_MEM_BUS_WIDTH_16" Name="NSMemoryDataWidth2" Type="list" TabName="NOR/PSRAM 2" Group="NOR/PSRAM control">
        <Condition Expression="(MuxedNorFlash2|MuxedPsram2)&amp;NorPsramDataAddress2" Diagnostic=""/>
        <PossibleValue Comment="8 bits" Value="FMC_NORSRAM_MEM_BUS_WIDTH_8"/>
        <PossibleValue Comment="16 bits" Value="FMC_NORSRAM_MEM_BUS_WIDTH_16"/>
    </RefParameter>
    <RefParameter Comment="Data size" DefaultValue="FMC_NORSRAM_MEM_BUS_WIDTH_16" Name="NSMemoryDataWidth2" Type="list" TabName="NOR/PSRAM 2" Group="NOR/PSRAM control">
        <Condition Expression="!Data2&amp;!NorPsramDataAddress2" Diagnostic="Select Data or Data/Address in the Pinout view."/>
    </RefParameter>
    <RefParameter Comment="Data size" DefaultValue="FMC_NORSRAM_MEM_BUS_WIDTH_16" Name="NSMemoryDataWidth2" Type="list" TabName="NOR/PSRAM 2" Group="NOR/PSRAM control"/>
    <!-- FMC_BCRx BURSTEN -->
    <RefParameter Comment="Burst read" DefaultValue="FMC_BURST_ACCESS_MODE_ENABLE" Name="BurstAccessMode2" Type="list" TabName="NOR/PSRAM 2" Group="NOR/PSRAM control" Visible="false">
        <Condition Expression="BurstReadMode2" Diagnostic=""/>
        <PossibleValue Comment="Enabled" Value="FMC_BURST_ACCESS_MODE_ENABLE"/>
    </RefParameter>
    <RefParameter Comment="Burst read" DefaultValue="FMC_BURST_ACCESS_MODE_DISABLE" Name="BurstAccessMode2" Type="list" TabName="NOR/PSRAM 2" Group="NOR/PSRAM control" Visible="false">
        <PossibleValue Comment="Disabled" Value="FMC_BURST_ACCESS_MODE_DISABLE"/>
    </RefParameter>
    <!-- FMC_BCRx WAITPOL -->
    <RefParameter Comment="Wait signal polarity" DefaultValue="FMC_WAIT_SIGNAL_POLARITY_LOW" Name="WaitSignalPolarity2" Type="list" TabName="NOR/PSRAM 2" Group="NOR/PSRAM control">
        <Condition Expression="NorPsramWait2" Diagnostic=""/>
        <PossibleValue Comment="Low polarity" Value="FMC_WAIT_SIGNAL_POLARITY_LOW"/>
        <PossibleValue Comment="High polarity" Value="FMC_WAIT_SIGNAL_POLARITY_HIGH"/>
    </RefParameter>
    <RefParameter Comment="Wait signal polarity" DefaultValue="FMC_WAIT_SIGNAL_POLARITY_LOW" Name="WaitSignalPolarity2" Type="list" TabName="NOR/PSRAM 2" Group="NOR/PSRAM control" Visible="false">
        <PossibleValue Comment="Low polarity" Value="FMC_WAIT_SIGNAL_POLARITY_LOW"/>
    </RefParameter>
    <!-- FMC_BCRx WRAPMOD -->
    <RefParameter Comment="Wrap mode" DefaultValue="FMC_WRAP_MODE_DISABLE" Name="WrapMode2" Type="list" TabName="NOR/PSRAM 2" Group="NOR/PSRAM control" Visible="false">
        <PossibleValue Comment="Disabled" Value="FMC_WRAP_MODE_DISABLE"/>
    </RefParameter>
    <!-- FMC_BCRx WAITCFG -->
    <RefParameter Comment="Wait timing configuration" DefaultValue="FMC_WAIT_TIMING_BEFORE_WS" Name="WaitSignalActive2" Type="list" TabName="NOR/PSRAM 2" Group="NOR/PSRAM control">
        <Condition Expression="(NorFlash2|MuxedNorFlash2)&amp;SynchronousWaitMode2" Diagnostic=""/>
        <PossibleValue Comment="Wait active before wait state" Value="FMC_WAIT_TIMING_BEFORE_WS"/>
        <PossibleValue Comment="Wait active during wait state" Value="FMC_WAIT_TIMING_DURING_WS"/>
    </RefParameter>
    <RefParameter Comment="Wait timing configuration" DefaultValue="FMC_WAIT_TIMING_BEFORE_WS" Name="WaitSignalActive2" Type="list" TabName="NOR/PSRAM 2" Group="NOR/PSRAM control" Visible="false">
        <PossibleValue Comment="Wait active before wait state" Value="FMC_WAIT_TIMING_BEFORE_WS"/>
    </RefParameter>
    <!-- FMC_BCRx WREN -->
    <RefParameter Comment="Write operation" DefaultValue="FMC_WRITE_OPERATION_DISABLE" Name="WriteOperation2" Type="list" TabName="NOR/PSRAM 2" Group="NOR/PSRAM control" Visible="false">
        <Condition Expression="Rom2" Diagnostic=""/>
        <PossibleValue Comment="Disabled" Value="FMC_WRITE_OPERATION_DISABLE"/>
    </RefParameter>
    <RefParameter Comment="Write operation" DefaultValue="FMC_WRITE_OPERATION_ENABLE" Name="WriteOperation2" Type="list" TabName="NOR/PSRAM 2" Group="NOR/PSRAM control">
        <Condition Expression="Lcd2" Diagnostic=""/>
        <PossibleValue Comment="Enabled" Value="FMC_WRITE_OPERATION_ENABLE"/>
    </RefParameter>
    <RefParameter Comment="Write operation" DefaultValue="FMC_WRITE_OPERATION_DISABLE" Name="WriteOperation2" Type="list" TabName="NOR/PSRAM 2" Group="NOR/PSRAM control">
        <PossibleValue Comment="Disabled" Value="FMC_WRITE_OPERATION_DISABLE"/>
        <PossibleValue Comment="Enabled" Value="FMC_WRITE_OPERATION_ENABLE"/>
    </RefParameter>
    <!-- FMC_BCRx WAITEN -->
    <RefParameter Comment="Wait state insertion" DefaultValue="FMC_WAIT_SIGNAL_ENABLE" Name="WaitSignal2" Type="list" TabName="NOR/PSRAM 2" Group="NOR/PSRAM control" Visible="false">
        <Condition Expression="SynchronousWaitMode2" Diagnostic=""/>
        <PossibleValue Comment="Enabled" Value="FMC_WAIT_SIGNAL_ENABLE"/>
    </RefParameter>
    <RefParameter Comment="Wait state insertion" DefaultValue="FMC_WAIT_SIGNAL_DISABLE" Name="WaitSignal2" Type="list" TabName="NOR/PSRAM 2" Group="NOR/PSRAM control" Visible="false">
        <PossibleValue Comment="Disabled" Value="FMC_WAIT_SIGNAL_DISABLE"/>
    </RefParameter>
    <!-- FMC_BCRx EXTMOD -->
    <RefParameter Comment="Extended mode" DefaultValue="FMC_EXTENDED_MODE_DISABLE" Name="ExtendedMode2" Type="list" TabName="NOR/PSRAM 2" Group="NOR/PSRAM control" Visible="false">
        <Condition Expression="MuxedNorFlash2|MuxedPsram2|Rom2" Diagnostic=""/>
        <PossibleValue Comment="Disabled" Value="FMC_EXTENDED_MODE_DISABLE"/>
    </RefParameter>
    <RefParameter Comment="Extended mode" DefaultValue="FMC_EXTENDED_MODE_DISABLE" Name="ExtendedMode2" Type="list" TabName="NOR/PSRAM 2" Group="NOR/PSRAM control" Visible="false">
        <!--<Condition Expression="BurstReadMode2|BurstWriteMode2" Diagnostic="Synchronous mode"/>-->
        <Condition Expression="NorPsramClock2" Diagnostic="Synchronous mode"/>
        <PossibleValue Comment="Disabled" Value="FMC_EXTENDED_MODE_DISABLE"/>
    </RefParameter>
    <RefParameter Comment="Extended mode" DefaultValue="FMC_EXTENDED_MODE_DISABLE" Name="ExtendedMode2" Type="list" TabName="NOR/PSRAM 2" Group="NOR/PSRAM control">
        <PossibleValue Comment="Disabled" Value="FMC_EXTENDED_MODE_DISABLE"/>
        <PossibleValue Comment="Enabled" Value="FMC_EXTENDED_MODE_ENABLE"/>
    </RefParameter>
    <!-- FMC_BCRx ASYNCWAIT -->
    <RefParameter Comment="Asynchronous wait" DefaultValue="FMC_ASYNCHRONOUS_WAIT_ENABLE" Name="AsynchronousWait2" Type="list" TabName="NOR/PSRAM 2" Group="NOR/PSRAM control" Visible="false">
        <Condition Expression="AsynchronousWaitMode2" Diagnostic=""/>
        <PossibleValue Comment="Enabled" Value="FMC_ASYNCHRONOUS_WAIT_ENABLE"/>
    </RefParameter>
    <RefParameter Comment="Asynchronous wait" DefaultValue="FMC_ASYNCHRONOUS_WAIT_DISABLE" Name="AsynchronousWait2" Type="list" TabName="NOR/PSRAM 2" Group="NOR/PSRAM control" Visible="false">
        <PossibleValue Comment="Disabled" Value="FMC_ASYNCHRONOUS_WAIT_DISABLE"/>
    </RefParameter>
    <!-- FMC_BCRx CBURSTRW -->
    <RefParameter Comment="Burst write" DefaultValue="FMC_WRITE_BURST_ENABLE" Name="WriteBurst2" Type="list" TabName="NOR/PSRAM 2" Group="NOR/PSRAM control" Visible="false">
        <Condition Expression="BurstWriteMode2" Diagnostic=""/>
        <PossibleValue Comment="Enabled" Value="FMC_WRITE_BURST_ENABLE"/>
    </RefParameter>
    <RefParameter Comment="Burst write" DefaultValue="FMC_WRITE_BURST_DISABLE" Name="WriteBurst2" Type="list" TabName="NOR/PSRAM 2" Group="NOR/PSRAM control" Visible="false">
        <PossibleValue Comment="Disabled" Value="FMC_WRITE_BURST_DISABLE"/>
    </RefParameter>
    <!-- FMC_BCRx CCLKEN -->
    <RefParameter Comment="NOR/PSRAM common continuous clock" DefaultValue="FMC_CONTINUOUS_CLOCK_SYNC_ONLY" Name="ContinuousClock2" Type="list" TabName="NOR/PSRAM 2" Group="NOR/PSRAM control" Visible="false">
        <Condition Expression="Sram2|Rom2|Lcd2" Diagnostic=""/>
        <PossibleValue Comment="CLK only generated during sync accesses" Value="FMC_CONTINUOUS_CLOCK_SYNC_ONLY"/>
    </RefParameter>
    <RefParameter Comment="NOR/PSRAM common continuous clock" DefaultValue="FMC_CONTINUOUS_CLOCK_SYNC_ONLY" Name="ContinuousClock2" Type="list" TabName="NOR/PSRAM 2" Group="NOR/PSRAM control">
        <Description>There is only one continuous clock enable bit located in sub-bank Bank 1 - NOR/PSRAM 1.</Description>
        <Condition Expression="BurstReadMode2&amp;NorPsramChipSelect1_2" Diagnostic=""/>
        <PossibleValue Comment="CLK only generated during sync accesses" Value="FMC_CONTINUOUS_CLOCK_SYNC_ONLY"/>
        <PossibleValue Comment="CLK generated continuously" Value="FMC_CONTINUOUS_CLOCK_SYNC_ASYNC" Semaphore="ContinuousClockMode2"/>
    </RefParameter>
    <RefParameter Comment="NOR/PSRAM common continuous clock" DefaultValue="FMC_CONTINUOUS_CLOCK_SYNC_ONLY" Name="ContinuousClock2" Type="list" TabName="NOR/PSRAM 2" Group="NOR/PSRAM control">
        <Description>There is only one continuous clock enable bit located in sub-bank Bank 1 - NOR/PSRAM 1.</Description>
        <Condition Expression="NorPsramClock2&amp;(!NE1NorPsramChipSelect|(NorPsramChipSelect1_1&amp;BurstReadMode1)|(NorPsramChipSelect1_2&amp;BurstReadMode2)|(NorPsramChipSelect1_3&amp;BurstReadMode3)|(NorPsramChipSelect1_4&amp;BurstReadMode4))" Diagnostic=""/>
        <PossibleValue Comment="CLK only generated during sync accesses" Value="FMC_CONTINUOUS_CLOCK_SYNC_ONLY"/>
        <PossibleValue Comment="CLK generated continuously" Value="FMC_CONTINUOUS_CLOCK_SYNC_ASYNC" Semaphore="ContinuousClockMode2"/>
    </RefParameter>
    <RefParameter Comment="NOR/PSRAM common continuous clock" DefaultValue="FMC_CONTINUOUS_CLOCK_SYNC_ONLY" Name="ContinuousClock2" Type="list" TabName="NOR/PSRAM 2" Group="NOR/PSRAM control">
        <Description>There is only one continuous clock enable bit located in sub-bank Bank 1 - NOR/PSRAM 1.</Description>
        <Condition Expression="NorPsramClock2" Diagnostic="To be able to enable the continuous clock generation, first switch to the Pinout view and set to burst read (or burst read write) the Clock mode of the memory for which the Chip Select mode is set to NE1."/>
        <PossibleValue Comment="CLK only generated during sync accesses" Value="FMC_CONTINUOUS_CLOCK_SYNC_ONLY"/>
    </RefParameter>
    <RefParameter Comment="NOR/PSRAM common continuous clock" DefaultValue="FMC_CONTINUOUS_CLOCK_SYNC_ONLY" Name="ContinuousClock2" Type="list" TabName="NOR/PSRAM 2" Group="NOR/PSRAM control" Visible="false">
        <Condition Expression="!NorPsramClock2" Diagnostic=""/>
        <PossibleValue Comment="CLK only generated during sync accesses" Value="FMC_CONTINUOUS_CLOCK_SYNC_ONLY"/>
    </RefParameter>
    <RefParameter Comment="NOR/PSRAM common continuous clock" DefaultValue="FMC_CONTINUOUS_CLOCK_SYNC_ONLY" Name="ContinuousClock2" Type="list" TabName="NOR/PSRAM 2" Group="NOR/PSRAM control">
        <Description>There is only one continuous clock enable bit located in sub-bank Bank 1 - NOR/PSRAM 1.</Description>
        <PossibleValue Comment="CLK only generated during sync accesses" Value="FMC_CONTINUOUS_CLOCK_SYNC_ONLY"/>
    </RefParameter>
    <RefParameter Comment="CRAM page size" DefaultValue="FMC_PAGE_SIZE_NONE" Name="PageSize2" Type="list" TabName="NOR/PSRAM 2" Group="NOR/PSRAM control">
        <Condition Expression="(Psram2|MuxedPsram2)&amp;(BurstReadMode2|BurstWriteMode2)" Diagnostic=""/>
        <Description>For Cellular RAM 1.5, specifies the memory page size from which a burst access is split.</Description>
        <PossibleValue Comment="None" Value="FMC_PAGE_SIZE_NONE"/>
        <PossibleValue Comment="128 bytes" Value="FMC_PAGE_SIZE_128"/>
        <PossibleValue Comment="256 bytes" Value="FMC_PAGE_SIZE_256"/>
        <PossibleValue Comment="512 bytes" Value="FMC_PAGE_SIZE_512"/>
        <PossibleValue Comment="1024 bytes" Value="FMC_PAGE_SIZE_1024"/>
    </RefParameter>
    <RefParameter Comment="CRAM page size" DefaultValue="FMC_PAGE_SIZE_NONE" Name="PageSize2" Type="list" TabName="NOR/PSRAM 2" Group="NOR/PSRAM control" Visible="false">
        <PossibleValue Comment="None" Value="FMC_PAGE_SIZE_NONE"/>
    </RefParameter>

    <!-- FMC_BTRx -->
    <!-- FMC_BTRx ADDSET -->
    <!-- Address setup time unused in synchronous mode -->
    <RefParameter Comment="Address setup time in HCLK clock cycles" DefaultValue="15" Name="AddressSetupTime2" Type="list" TabName="NOR/PSRAM 2" Group="NOR/PSRAM timing" Visible="false">
      <Condition Expression="BurstReadMode2|BurstWriteMode2" Diagnostic=""/>
      <PossibleValue Comment="15" Value="15"/>
    </RefParameter>
    <RefParameter Comment="Address setup time in HCLK clock cycles" DefaultValue="15" Max="15" Min="1" Name="AddressSetupTime2" Type="integer" TabName="NOR/PSRAM 2" Group="NOR/PSRAM timing">
      <Condition Expression="MuxedNorFlash2|MuxedPsram2|AccessModeD2" Diagnostic=""/>
    </RefParameter>
    <RefParameter Comment="Address setup time in HCLK clock cycles" DefaultValue="15" Max="15" Min="0" Name="AddressSetupTime2" Type="integer" TabName="NOR/PSRAM 2" Group="NOR/PSRAM timing"/>
    <!-- FMC_BTRx ADDHLD -->
    <RefParameter Comment="Address hold time in HCLK clock cycles" DefaultValue="15" Max="15" Min="1" Name="AddressHoldTime2" Type="integer" TabName="NOR/PSRAM 2" Group="NOR/PSRAM timing">
      <Condition Expression="((MuxedNorFlash2|MuxedPsram2)&amp;!(BurstReadMode2|BurstWriteMode2))|AccessModeD2" Diagnostic=""/>
    </RefParameter>
    <RefParameter Comment="Address hold time in HCLK clock cycles" DefaultValue="15" Max="15" Min="1" Name="AddressHoldTime2" Type="integer" TabName="NOR/PSRAM 2" Group="NOR/PSRAM timing" Visible="false"/>
    <!-- FMC_BTRx DATAST -->
    <RefParameter Comment="Data setup time in HCLK clock cycles" DefaultValue="255" Name="DataSetupTime2" Type="list" TabName="NOR/PSRAM 2" Group="NOR/PSRAM timing" Visible="false">
      <Condition Expression="BurstReadMode2|BurstWriteMode2" Diagnostic="Synchronous mode"/>
      <PossibleValue Comment="255" Value="255"/>
    </RefParameter>
    <RefParameter Comment="Data setup time in HCLK clock cycles" DefaultValue="255" Max="255" Min="1" Name="DataSetupTime2" Type="integer" TabName="NOR/PSRAM 2" Group="NOR/PSRAM timing"/>
    <!-- FMC_BTRx BUSTURN -->
    <RefParameter Comment="Bus turn around time in HCLK clock cycles" DefaultValue="15" Max="15" Min="0" Name="BusTurnAroundDuration2" Type="integer" TabName="NOR/PSRAM 2" Group="NOR/PSRAM timing"/>
    <!-- FMC_BTRx CLKDIV -->
    <RefParameter Comment="CLK clock divide ratio" DefaultValue="16" Name="CLKDivision2" Type="list" TabName="NOR/PSRAM 2" Group="NOR/PSRAM timing" Visible="false">
      <Condition Expression="Sram2|Rom2|Lcd2" Diagnostic=""/>
      <PossibleValue Comment="16" Value="16"/>
    </RefParameter>
    <RefParameter Comment="CLK clock divide ratio" DefaultValue="16" Name="CLKDivision2" Type="list" TabName="NOR/PSRAM 2" Group="NOR/PSRAM timing" Visible="false">
      <Condition Expression="!NorPsramClock2" Diagnostic="No CLK signal"/>
      <PossibleValue Comment="16" Value="16"/>
    </RefParameter>
    <RefParameter Comment="CLK clock divide ratio" DefaultValue="16" Max="16" Min="2" Name="CLKDivision2" Type="integer" TabName="NOR/PSRAM 2" Group="NOR/PSRAM timing"/>
    <!-- FMC_BTRx DATLAT -->
    <RefParameter Comment="Data latency in CLK clock cycles" DefaultValue="17" Name="DataLatency2" Type="list" TabName="NOR/PSRAM 2" Group="NOR/PSRAM timing" Visible="false">
      <Condition Expression="Sram2|Rom2|Lcd2" Diagnostic=""/>
      <PossibleValue Comment="17" Value="17"/>
    </RefParameter>
    <RefParameter Comment="Data latency in CLK clock cycles" DefaultValue="17" Name="DataLatency2" Type="list" TabName="NOR/PSRAM 2" Group="NOR/PSRAM timing" Visible="false">
      <Condition Expression="!BurstReadMode2&amp;!BurstWriteMode2" Diagnostic=""/>
      <PossibleValue Comment="17" Value="17"/>
    </RefParameter>
    <RefParameter Comment="Data latency in CLK clock cycles" DefaultValue="2" Name="DataLatency2" Type="list" TabName="NOR/PSRAM 2" Group="NOR/PSRAM timing">
      <Condition Expression="(Psram2|MuxedPsram2)&amp;(BurstReadMode2|BurstWriteMode2)" Diagnostic="2 CLK clock cycles for synchronous PSRAM"/>
      <PossibleValue Comment="2" Value="2"/>
    </RefParameter>
    <RefParameter Comment="Data latency in CLK clock cycles" DefaultValue="17" Max="17" Min="2" Name="DataLatency2" Type="integer" TabName="NOR/PSRAM 2" Group="NOR/PSRAM timing">
      <Condition Expression="(NorFlash2|MuxedNorFlash2)&amp;BurstReadMode2" Diagnostic=""/>
    </RefParameter>
    <!-- in case all conditions are false -->
    <RefParameter Comment="Data latency in CLK clock cycles" DefaultValue="17" Max="17" Min="2" Name="DataLatency2" Type="integer" TabName="NOR/PSRAM 2" Group="NOR/PSRAM timing"/>
    <!-- FMC_BTRx ACCMOD -->
    <RefParameter Comment="Access mode" DefaultValue="FMC_ACCESS_MODE_A" Name="AccessMode2" Type="list" TabName="NOR/PSRAM 2" Group="NOR/PSRAM timing" Visible="false">
        <Condition Diagnostic="" Expression="ExtendedMode2=FMC_EXTENDED_MODE_DISABLE"/>
        <PossibleValue Comment="A" Value="FMC_ACCESS_MODE_A"/>
    </RefParameter>
    <RefParameter Comment="Access mode" DefaultValue="FMC_ACCESS_MODE_B" Name="AccessMode2" Type="list" TabName="NOR/PSRAM 2" Group="NOR/PSRAM timing">
        <Condition Expression="NorFlash2" Diagnostic="Nor Flash"/>
        <PossibleValue Comment="B" Value="FMC_ACCESS_MODE_B"/>
        <PossibleValue Comment="C" Value="FMC_ACCESS_MODE_C"/>
        <PossibleValue Comment="D" Value="FMC_ACCESS_MODE_D" Semaphore="AccessModeD2"/>
    </RefParameter>
    <RefParameter Comment="Access mode" DefaultValue="FMC_ACCESS_MODE_A" Name="AccessMode2" Type="list" TabName="NOR/PSRAM 2" Group="NOR/PSRAM timing">
        <Condition Expression="Psram2|Sram2|Lcd2" Diagnostic="PSRAM/SRAM/LCD"/>
        <PossibleValue Comment="A" Value="FMC_ACCESS_MODE_A"/>
        <PossibleValue Comment="D" Value="FMC_ACCESS_MODE_D" Semaphore="AccessModeD2"/>
    </RefParameter>
    <RefParameter Comment="Access mode" DefaultValue="FMC_ACCESS_MODE_A" Name="AccessMode2" Type="list" TabName="NOR/PSRAM 2" Group="NOR/PSRAM timing">
        <PossibleValue Comment="A" Value="FMC_ACCESS_MODE_A"/>
        <PossibleValue Comment="B" Value="FMC_ACCESS_MODE_B"/>
        <PossibleValue Comment="C" Value="FMC_ACCESS_MODE_C"/>
        <PossibleValue Comment="D" Value="FMC_ACCESS_MODE_D" Semaphore="AccessModeD2"/>
    </RefParameter>

    <!-- FMC_BWTRx -->
    <!-- FMC_BWTRx ADDSET -->
    <RefParameter Comment="Extended address setup time" DefaultValue="null" Name="ExtendedAddressSetupTime2" Type="list" TabName="NOR/PSRAM 2" Group="NOR/PSRAM timing for write accesses" Visible="false">
        <Condition Diagnostic="" Expression="ExtendedMode2=FMC_EXTENDED_MODE_DISABLE"/>
    </RefParameter>
    <RefParameter Comment="Extended address setup time" DefaultValue="15" Max="15" Min="1" Name="ExtendedAddressSetupTime2" Type="integer" TabName="NOR/PSRAM 2" Group="NOR/PSRAM timing for write accesses">
      <Condition Expression="ExtendedAccessModeD2" Diagnostic=""/>
    </RefParameter>
    <RefParameter Comment="Extended address setup time" DefaultValue="15" Max="15" Min="0" Name="ExtendedAddressSetupTime2" Type="integer" TabName="NOR/PSRAM 2" Group="NOR/PSRAM timing for write accesses"/>
    <!-- FMC_BWTRx ADDHLD -->
    <RefParameter Comment="Extended address hold time" DefaultValue="null" Name="ExtendedAddressHoldTime2" Type="list" TabName="NOR/PSRAM 2" Group="NOR/PSRAM timing for write accesses" Visible="false">
        <Condition Diagnostic="" Expression="ExtendedMode2=FMC_EXTENDED_MODE_DISABLE"/>
    </RefParameter>
    <RefParameter Comment="Extended address hold time" DefaultValue="15" Max="15" Min="1" Name="ExtendedAddressHoldTime2" Type="integer" TabName="NOR/PSRAM 2" Group="NOR/PSRAM timing for write accesses">
      <Condition Expression="ExtendedAccessModeD2" Diagnostic=""/>
    </RefParameter>
    <RefParameter Comment="Extended address hold time" DefaultValue="15" Max="15" Min="1" Name="ExtendedAddressHoldTime2" Type="integer" TabName="NOR/PSRAM 2" Group="NOR/PSRAM timing for write accesses" Visible="false"/>
    <!-- FMC_BWTRx DATAST -->
    <RefParameter Comment="Extended data setup time" DefaultValue="null" Name="ExtendedDataSetupTime2" Type="list" TabName="NOR/PSRAM 2" Group="NOR/PSRAM timing for write accesses" Visible="false">
        <Condition Diagnostic="" Expression="ExtendedMode2=FMC_EXTENDED_MODE_DISABLE"/>
    </RefParameter>
    <!-- used in asynchronous SRAM, PSRAM and NOR Flash memory accesses -->
    <RefParameter Comment="Extended data setup time" DefaultValue="255" Max="255" Min="1" Name="ExtendedDataSetupTime2" Type="integer" TabName="NOR/PSRAM 2" Group="NOR/PSRAM timing for write accesses"/>
    <!-- FMC_BWTRx BUSTURN -->
    <RefParameter Comment="Extended bus turn around time" DefaultValue="null" Name="ExtendedBusTurnAroundDuration2" Type="list" TabName="NOR/PSRAM 2" Group="NOR/PSRAM timing for write accesses" Visible="false">
        <Condition Diagnostic="" Expression="ExtendedMode2=FMC_EXTENDED_MODE_DISABLE"/>
    </RefParameter>
    <RefParameter Comment="Extended bus turn around time" DefaultValue="15" Max="15" Min="0" Name="ExtendedBusTurnAroundDuration2" Type="integer" TabName="NOR/PSRAM 2" Group="NOR/PSRAM timing for write accesses"/>
    <!-- FMC_BWTRx CLKDIV -->
    <RefParameter Comment="Extended CLK clock divide ratio" DefaultValue="null" Name="ExtendedCLKDivision2" Type="list" TabName="NOR/PSRAM 2" Group="NOR/PSRAM timing for write accesses" Visible="false">
        <Condition Diagnostic="" Expression="ExtendedMode2=FMC_EXTENDED_MODE_DISABLE"/>
    </RefParameter>
    <RefParameter Comment="Extended CLK clock divide ratio" DefaultValue="16" Name="ExtendedCLKDivision2" Type="list" TabName="NOR/PSRAM 2" Group="NOR/PSRAM timing for write accesses" Visible="false">
        <PossibleValue Comment="16" Value="16"/>
    </RefParameter>
    <!-- FMC_BWTRx DATLAT -->
    <RefParameter Comment="Extended data latency" DefaultValue="null" Name="ExtendedDataLatency2" Type="list" TabName="NOR/PSRAM 2" Group="NOR/PSRAM timing for write accesses" Visible="false">
        <Condition Diagnostic="" Expression="ExtendedMode2=FMC_EXTENDED_MODE_DISABLE"/>
    </RefParameter>
    <RefParameter Comment="Extended data latency" DefaultValue="17" Name="ExtendedDataLatency2" Type="list" TabName="NOR/PSRAM 2" Group="NOR/PSRAM timing for write accesses" Visible="false">
        <PossibleValue Comment="17" Value="17"/>
    </RefParameter>
    <!-- FMC_BWTRx ACCMOD -->
    <RefParameter Comment="Extended access mode" DefaultValue="null" Name="ExtendedAccessMode2" Type="list" TabName="NOR/PSRAM 2" Group="NOR/PSRAM timing for write accesses" Visible="false">
        <Condition Diagnostic="" Expression="ExtendedMode2=FMC_EXTENDED_MODE_DISABLE"/>
    </RefParameter>
    <RefParameter Comment="Extended access mode" DefaultValue="FMC_ACCESS_MODE_B" Name="ExtendedAccessMode2" Type="list" TabName="NOR/PSRAM 2" Group="NOR/PSRAM timing for write accesses">
        <Condition Expression="NorFlash2" Diagnostic="Nor Flash"/>
        <PossibleValue Comment="B" Value="FMC_ACCESS_MODE_B"/>
        <PossibleValue Comment="C" Value="FMC_ACCESS_MODE_C"/>
        <PossibleValue Comment="D" Value="FMC_ACCESS_MODE_D" Semaphore="ExtendedAccessModeD2"/>
    </RefParameter>
    <RefParameter Comment="Extended access mode" DefaultValue="FMC_ACCESS_MODE_A" Name="ExtendedAccessMode2" Type="list" TabName="NOR/PSRAM 2" Group="NOR/PSRAM timing for write accesses">
        <Condition Expression="Psram2|Sram2|Lcd2" Diagnostic="PSRAM/SRAM/LCD"/>
        <PossibleValue Comment="A" Value="FMC_ACCESS_MODE_A"/>
        <PossibleValue Comment="D" Value="FMC_ACCESS_MODE_D" Semaphore="ExtendedAccessModeD2"/>
    </RefParameter>
    <RefParameter Comment="Extended access mode" DefaultValue="FMC_ACCESS_MODE_A" Name="ExtendedAccessMode2" Type="list" TabName="NOR/PSRAM 2" Group="NOR/PSRAM timing for write accesses">
        <PossibleValue Comment="A" Value="FMC_ACCESS_MODE_A"/>
        <PossibleValue Comment="B" Value="FMC_ACCESS_MODE_B"/>
        <PossibleValue Comment="C" Value="FMC_ACCESS_MODE_C"/>
        <PossibleValue Comment="D" Value="FMC_ACCESS_MODE_D" Semaphore="ExtendedAccessModeD2"/>
    </RefParameter>
    <!-- End NOR Flash 2 RefParameters -->
    <!-- Begin NOR Flash 3 RefParameters -->
    <RefParameter Comment="NS Coherent Pinout" DefaultValue="MEMORY_NADV_KO" Name="NSCoherentPinout3" Type="list" TabName="NOR/PSRAM 3" Group="NOR/PSRAM control" Visible="false">
        <Condition Expression="((Address3&amp;Data3)|NorPsramDataAddress3)&amp;(NorFlash3|MuxedNorFlash3|Psram3|MuxedPsram3)&amp;NorPsramClock3&amp;!AddressValid3" Diagnostic=""/>
        <PossibleValue Comment="NADV KO" Value="MEMORY_NADV_KO"/>
    </RefParameter>
    <RefParameter Comment="NS Coherent Pinout" DefaultValue="MEMORY_PINOUT_OK" Name="NSCoherentPinout3" Type="list" TabName="NOR/PSRAM 3" Group="NOR/PSRAM control" Visible="false">
        <Condition Expression="((Address3|OneBitAddress3)&amp;Data3)|NorPsramDataAddress3" Diagnostic=""/>
        <PossibleValue Comment="PINOUT OK" Value="MEMORY_PINOUT_OK"/>
    </RefParameter>
    <RefParameter Comment="NS Coherent Pinout" DefaultValue="MEMORY_PINOUT_KO" Name="NSCoherentPinout3" Type="list" TabName="NOR/PSRAM 3" Group="NOR/PSRAM control" Visible="false">
        <PossibleValue Comment="PINOUT KO" Value="MEMORY_PINOUT_KO"/>
    </RefParameter>
    <RefParameter Comment="Bank" DefaultValue="FMC_NORSRAM_BANK1" Name="NSBank3" Type="list" TabName="NOR/PSRAM 3" Group="NOR/PSRAM control">
        <Condition Expression="NorPsramChipSelect1_3" Diagnostic=""/>
        <PossibleValue Comment="Bank 1 NOR/PSRAM 1" Value="FMC_NORSRAM_BANK1"/>
    </RefParameter>
    <RefParameter Comment="Bank" DefaultValue="FMC_NORSRAM_BANK2" Name="NSBank3" Type="list" TabName="NOR/PSRAM 3" Group="NOR/PSRAM control">
        <Condition Expression="NorPsramChipSelect2_3" Diagnostic=""/>
        <PossibleValue Comment="Bank 1 NOR/PSRAM 2" Value="FMC_NORSRAM_BANK2"/>
    </RefParameter>
    <RefParameter Comment="Bank" DefaultValue="FMC_NORSRAM_BANK3" Name="NSBank3" Type="list" TabName="NOR/PSRAM 3" Group="NOR/PSRAM control">
        <Condition Expression="NorPsramChipSelect3_3" Diagnostic=""/>
        <PossibleValue Comment="Bank 1 NOR/PSRAM 3" Value="FMC_NORSRAM_BANK3"/>
    </RefParameter>
    <RefParameter Comment="Bank" DefaultValue="FMC_NORSRAM_BANK4" Name="NSBank3" Type="list" TabName="NOR/PSRAM 3" Group="NOR/PSRAM control">
        <Condition Expression="NorPsramChipSelect4_3" Diagnostic=""/>
        <PossibleValue Comment="Bank 1 NOR/PSRAM 4" Value="FMC_NORSRAM_BANK4"/>
    </RefParameter>
    <RefParameter Comment="Bank" DefaultValue="" Name="NSBank3" Type="list" TabName="NOR/PSRAM 3" Group="NOR/PSRAM control">
        <PossibleValue Comment="Bank 1 NOR/PSRAM 1" Value="FMC_NORSRAM_BANK1"/>
        <PossibleValue Comment="Bank 1 NOR/PSRAM 2" Value="FMC_NORSRAM_BANK2"/>
        <PossibleValue Comment="Bank 1 NOR/PSRAM 3" Value="FMC_NORSRAM_BANK3"/>
        <PossibleValue Comment="Bank 1 NOR/PSRAM 4" Value="FMC_NORSRAM_BANK4"/>
    </RefParameter>

    <!-- FMC_BCRx -->
    <!-- FMC_BCRx MUXEN -->
    <RefParameter Comment="Data address multiplexing" DefaultValue="FMC_DATA_ADDRESS_MUX_DISABLE" Name="DataAddressMux3" Type="list" TabName="NOR/PSRAM 3" Group="NOR/PSRAM control" Visible="false">
        <Condition Expression="Sram3|Rom3|Lcd3" Diagnostic=""/>
        <PossibleValue Comment="Disabled" Value="FMC_DATA_ADDRESS_MUX_DISABLE"/>
    </RefParameter>
    <RefParameter Comment="Data address multiplexing" DefaultValue="FMC_DATA_ADDRESS_MUX_DISABLE" Name="DataAddressMux3" Type="list" TabName="NOR/PSRAM 3" Group="NOR/PSRAM control" Visible="false">
        <Condition Expression="Psram3|NorFlash3" Diagnostic=""/>
        <PossibleValue Comment="Disabled" Value="FMC_DATA_ADDRESS_MUX_DISABLE"/>
    </RefParameter>
    <RefParameter Comment="Data address multiplexing" DefaultValue="FMC_DATA_ADDRESS_MUX_ENABLE" Name="DataAddressMux3" Type="list" TabName="NOR/PSRAM 3" Group="NOR/PSRAM control" Visible="false">
        <Condition Expression="MuxedPsram3|MuxedNorFlash3" Diagnostic=""/>
        <PossibleValue Comment="Enabled" Value="FMC_DATA_ADDRESS_MUX_ENABLE"/>
    </RefParameter>
    <RefParameter Comment="Data address multiplexing" DefaultValue="FMC_DATA_ADDRESS_MUX_ENABLE" Name="DataAddressMux3" Type="list" TabName="NOR/PSRAM 3" Group="NOR/PSRAM control"/>
    <!-- FMC_BCRx MTYP -->
    <RefParameter Comment="Memory type" DefaultValue="FMC_MEMORY_TYPE_SRAM" Name="MemoryType3" Type="list" TabName="NOR/PSRAM 3" Group="NOR/PSRAM control">
        <Condition Expression="Sram3" Diagnostic=""/>
        <PossibleValue Comment="SRAM" Value="FMC_MEMORY_TYPE_SRAM"/>
    </RefParameter>
    <RefParameter Comment="Memory type" DefaultValue="FMC_MEMORY_TYPE_SRAM" Name="MemoryType3" Type="list" TabName="NOR/PSRAM 3" Group="NOR/PSRAM control">
        <Condition Expression="Rom3" Diagnostic=""/>
        <PossibleValue Comment="ROM" Value="FMC_MEMORY_TYPE_SRAM"/>
    </RefParameter>
    <RefParameter Comment="Memory type" DefaultValue="FMC_MEMORY_TYPE_SRAM" Name="MemoryType3" Type="list" TabName="NOR/PSRAM 3" Group="NOR/PSRAM control">
        <Condition Expression="Lcd3" Diagnostic=""/>
        <PossibleValue Comment="LCD Interface" Value="FMC_MEMORY_TYPE_SRAM"/>
    </RefParameter>
    <RefParameter Comment="Memory type" DefaultValue="FMC_MEMORY_TYPE_PSRAM" Name="MemoryType3" Type="list" TabName="NOR/PSRAM 3" Group="NOR/PSRAM control">
        <Condition Expression="Psram3|MuxedPsram3" Diagnostic=""/>
        <PossibleValue Comment="PSRAM" Value="FMC_MEMORY_TYPE_PSRAM"/>
    </RefParameter>
    <RefParameter Comment="Memory type" DefaultValue="FMC_MEMORY_TYPE_NOR" Name="MemoryType3" Type="list" TabName="NOR/PSRAM 3" Group="NOR/PSRAM control">
        <Condition Expression="NorFlash3|MuxedNorFlash3" Diagnostic=""/>
        <PossibleValue Comment="NOR Flash" Value="FMC_MEMORY_TYPE_NOR"/>
    </RefParameter>
    <RefParameter Comment="Memory type" DefaultValue="FMC_MEMORY_TYPE_SRAM" Name="MemoryType3" Type="list" TabName="NOR/PSRAM 3" Group="NOR/PSRAM control">
        <Condition Expression="!NorPsramChipSelect1_3" Diagnostic=""/>
    </RefParameter>
    <RefParameter Comment="Memory type" DefaultValue="FMC_MEMORY_TYPE_NOR" Name="MemoryType3" Type="list" TabName="NOR/PSRAM 3" Group="NOR/PSRAM control">
        <Condition Expression="NorPsramChipSelect1_3" Diagnostic=""/>
    </RefParameter>
    <!-- FMC_BCRx MWID -->
    <RefParameter Comment="Data size" DefaultValue="FMC_NORSRAM_MEM_BUS_WIDTH_8" Name="NSMemoryDataWidth3" Type="list" TabName="NOR/PSRAM 3" Group="NOR/PSRAM control" Visible="false">
        <Condition Expression="((NorFlash3|Psram3|Sram3|Rom3|Lcd3)&amp;_8_bit_data3)|_8b_da3|_9b_da3|_10b_da3|_11b_da3|_12b_da3|_13b_da3|_14b_da3|_15b_da3" Diagnostic=""/>
        <PossibleValue Comment="8 bits" Value="FMC_NORSRAM_MEM_BUS_WIDTH_8"/>
    </RefParameter>
    <RefParameter Comment="Data size" DefaultValue="FMC_NORSRAM_MEM_BUS_WIDTH_16" Name="NSMemoryDataWidth3" Type="list" TabName="NOR/PSRAM 3" Group="NOR/PSRAM control" Visible="false">
        <Condition Expression="(NorFlash3|Psram3|Sram3|Rom3|Lcd3)&amp;_16_bit_data3" Diagnostic=""/>
        <PossibleValue Comment="16 bits" Value="FMC_NORSRAM_MEM_BUS_WIDTH_16"/>
    </RefParameter>
    <RefParameter Comment="Data size" DefaultValue="FMC_NORSRAM_MEM_BUS_WIDTH_32" Name="NSMemoryDataWidth3" Type="list" TabName="NOR/PSRAM 3" Group="NOR/PSRAM control" Visible="false">
        <Condition Expression="(NorFlash3|Psram3|Sram3|Rom3)&amp;_32_bit_data3" Diagnostic=""/>
        <PossibleValue Comment="32 bits" Value="FMC_NORSRAM_MEM_BUS_WIDTH_32"/>
    </RefParameter>
    <RefParameter Comment="Data size" DefaultValue="FMC_NORSRAM_MEM_BUS_WIDTH_16" Name="NSMemoryDataWidth3" Type="list" TabName="NOR/PSRAM 3" Group="NOR/PSRAM control">
        <Condition Expression="(MuxedNorFlash3|MuxedPsram3)&amp;NorPsramDataAddress3" Diagnostic=""/>
        <PossibleValue Comment="8 bits" Value="FMC_NORSRAM_MEM_BUS_WIDTH_8"/>
        <PossibleValue Comment="16 bits" Value="FMC_NORSRAM_MEM_BUS_WIDTH_16"/>
    </RefParameter>
    <RefParameter Comment="Data size" DefaultValue="FMC_NORSRAM_MEM_BUS_WIDTH_16" Name="NSMemoryDataWidth3" Type="list" TabName="NOR/PSRAM 3" Group="NOR/PSRAM control">
        <Condition Expression="!Data3&amp;!NorPsramDataAddress3" Diagnostic="Select Data or Data/Address in the Pinout view."/>
    </RefParameter>
    <RefParameter Comment="Data size" DefaultValue="FMC_NORSRAM_MEM_BUS_WIDTH_16" Name="NSMemoryDataWidth3" Type="list" TabName="NOR/PSRAM 3" Group="NOR/PSRAM control"/>
    <!-- FMC_BCRx BURSTEN -->
    <RefParameter Comment="Burst read" DefaultValue="FMC_BURST_ACCESS_MODE_ENABLE" Name="BurstAccessMode3" Type="list" TabName="NOR/PSRAM 3" Group="NOR/PSRAM control" Visible="false">
        <Condition Expression="BurstReadMode3" Diagnostic=""/>
        <PossibleValue Comment="Enabled" Value="FMC_BURST_ACCESS_MODE_ENABLE"/>
    </RefParameter>
    <RefParameter Comment="Burst read" DefaultValue="FMC_BURST_ACCESS_MODE_DISABLE" Name="BurstAccessMode3" Type="list" TabName="NOR/PSRAM 3" Group="NOR/PSRAM control" Visible="false">
        <PossibleValue Comment="Disabled" Value="FMC_BURST_ACCESS_MODE_DISABLE"/>
    </RefParameter>
    <!-- FMC_BCRx WAITPOL -->
    <RefParameter Comment="Wait signal polarity" DefaultValue="FMC_WAIT_SIGNAL_POLARITY_LOW" Name="WaitSignalPolarity3" Type="list" TabName="NOR/PSRAM 3" Group="NOR/PSRAM control">
        <Condition Expression="NorPsramWait3" Diagnostic=""/>
        <PossibleValue Comment="Low polarity" Value="FMC_WAIT_SIGNAL_POLARITY_LOW"/>
        <PossibleValue Comment="High polarity" Value="FMC_WAIT_SIGNAL_POLARITY_HIGH"/>
    </RefParameter>
    <RefParameter Comment="Wait signal polarity" DefaultValue="FMC_WAIT_SIGNAL_POLARITY_LOW" Name="WaitSignalPolarity3" Type="list" TabName="NOR/PSRAM 3" Group="NOR/PSRAM control" Visible="false">
        <PossibleValue Comment="Low polarity" Value="FMC_WAIT_SIGNAL_POLARITY_LOW"/>
    </RefParameter>
    <!-- FMC_BCRx WRAPMOD -->
    <RefParameter Comment="Wrap mode" DefaultValue="FMC_WRAP_MODE_DISABLE" Name="WrapMode3" Type="list" TabName="NOR/PSRAM 3" Group="NOR/PSRAM control" Visible="false">
        <PossibleValue Comment="Disabled" Value="FMC_WRAP_MODE_DISABLE"/>
    </RefParameter>
    <!-- FMC_BCRx WAITCFG -->
    <RefParameter Comment="Wait timing configuration" DefaultValue="FMC_WAIT_TIMING_BEFORE_WS" Name="WaitSignalActive3" Type="list" TabName="NOR/PSRAM 3" Group="NOR/PSRAM control">
        <Condition Expression="(NorFlash3|MuxedNorFlash3)&amp;SynchronousWaitMode3" Diagnostic=""/>
        <PossibleValue Comment="Wait active before wait state" Value="FMC_WAIT_TIMING_BEFORE_WS"/>
        <PossibleValue Comment="Wait active during wait state" Value="FMC_WAIT_TIMING_DURING_WS"/>
    </RefParameter>
    <RefParameter Comment="Wait timing configuration" DefaultValue="FMC_WAIT_TIMING_BEFORE_WS" Name="WaitSignalActive3" Type="list" TabName="NOR/PSRAM 3" Group="NOR/PSRAM control" Visible="false">
        <PossibleValue Comment="Wait active before wait state" Value="FMC_WAIT_TIMING_BEFORE_WS"/>
    </RefParameter>
    <!-- FMC_BCRx WREN -->
    <RefParameter Comment="Write operation" DefaultValue="FMC_WRITE_OPERATION_DISABLE" Name="WriteOperation3" Type="list" TabName="NOR/PSRAM 3" Group="NOR/PSRAM control" Visible="false">
        <Condition Expression="Rom3" Diagnostic=""/>
        <PossibleValue Comment="Disabled" Value="FMC_WRITE_OPERATION_DISABLE"/>
    </RefParameter>
    <RefParameter Comment="Write operation" DefaultValue="FMC_WRITE_OPERATION_ENABLE" Name="WriteOperation3" Type="list" TabName="NOR/PSRAM 3" Group="NOR/PSRAM control">
        <Condition Expression="Lcd3" Diagnostic=""/>
        <PossibleValue Comment="Enabled" Value="FMC_WRITE_OPERATION_ENABLE"/>
    </RefParameter>
    <RefParameter Comment="Write operation" DefaultValue="FMC_WRITE_OPERATION_DISABLE" Name="WriteOperation3" Type="list" TabName="NOR/PSRAM 3" Group="NOR/PSRAM control">
        <PossibleValue Comment="Disabled" Value="FMC_WRITE_OPERATION_DISABLE"/>
        <PossibleValue Comment="Enabled" Value="FMC_WRITE_OPERATION_ENABLE"/>
    </RefParameter>
    <!-- FMC_BCRx WAITEN -->
    <RefParameter Comment="Wait state insertion" DefaultValue="FMC_WAIT_SIGNAL_ENABLE" Name="WaitSignal3" Type="list" TabName="NOR/PSRAM 3" Group="NOR/PSRAM control" Visible="false">
        <Condition Expression="SynchronousWaitMode3" Diagnostic=""/>
        <PossibleValue Comment="Enabled" Value="FMC_WAIT_SIGNAL_ENABLE"/>
    </RefParameter>
    <RefParameter Comment="Wait state insertion" DefaultValue="FMC_WAIT_SIGNAL_DISABLE" Name="WaitSignal3" Type="list" TabName="NOR/PSRAM 3" Group="NOR/PSRAM control" Visible="false">
        <PossibleValue Comment="Disabled" Value="FMC_WAIT_SIGNAL_DISABLE"/>
    </RefParameter>
    <!-- FMC_BCRx EXTMOD -->
    <RefParameter Comment="Extended mode" DefaultValue="FMC_EXTENDED_MODE_DISABLE" Name="ExtendedMode3" Type="list" TabName="NOR/PSRAM 3" Group="NOR/PSRAM control" Visible="false">
        <Condition Expression="MuxedNorFlash3|MuxedPsram3|Rom3" Diagnostic=""/>
        <PossibleValue Comment="Disabled" Value="FMC_EXTENDED_MODE_DISABLE"/>
    </RefParameter>
    <RefParameter Comment="Extended mode" DefaultValue="FMC_EXTENDED_MODE_DISABLE" Name="ExtendedMode3" Type="list" TabName="NOR/PSRAM 3" Group="NOR/PSRAM control" Visible="false">
        <!--<Condition Expression="BurstReadMode3|BurstWriteMode3" Diagnostic="Synchronous mode"/>-->
        <Condition Expression="NorPsramClock3" Diagnostic="Synchronous mode"/>
        <PossibleValue Comment="Disabled" Value="FMC_EXTENDED_MODE_DISABLE"/>
    </RefParameter>
    <RefParameter Comment="Extended mode" DefaultValue="FMC_EXTENDED_MODE_DISABLE" Name="ExtendedMode3" Type="list" TabName="NOR/PSRAM 3" Group="NOR/PSRAM control">
        <PossibleValue Comment="Disabled" Value="FMC_EXTENDED_MODE_DISABLE"/>
        <PossibleValue Comment="Enabled" Value="FMC_EXTENDED_MODE_ENABLE"/>
    </RefParameter>
    <!-- FMC_BCRx ASYNCWAIT -->
    <RefParameter Comment="Asynchronous wait" DefaultValue="FMC_ASYNCHRONOUS_WAIT_ENABLE" Name="AsynchronousWait3" Type="list" TabName="NOR/PSRAM 3" Group="NOR/PSRAM control" Visible="false">
        <Condition Expression="AsynchronousWaitMode3" Diagnostic=""/>
        <PossibleValue Comment="Enabled" Value="FMC_ASYNCHRONOUS_WAIT_ENABLE"/>
    </RefParameter>
    <RefParameter Comment="Asynchronous wait" DefaultValue="FMC_ASYNCHRONOUS_WAIT_DISABLE" Name="AsynchronousWait3" Type="list" TabName="NOR/PSRAM 3" Group="NOR/PSRAM control" Visible="false">
        <PossibleValue Comment="Disabled" Value="FMC_ASYNCHRONOUS_WAIT_DISABLE"/>
    </RefParameter>
    <!-- FMC_BCRx CBURSTRW -->
    <RefParameter Comment="Burst write" DefaultValue="FMC_WRITE_BURST_ENABLE" Name="WriteBurst3" Type="list" TabName="NOR/PSRAM 3" Group="NOR/PSRAM control" Visible="false">
        <Condition Expression="BurstWriteMode3" Diagnostic=""/>
        <PossibleValue Comment="Enabled" Value="FMC_WRITE_BURST_ENABLE"/>
    </RefParameter>
    <RefParameter Comment="Burst write" DefaultValue="FMC_WRITE_BURST_DISABLE" Name="WriteBurst3" Type="list" TabName="NOR/PSRAM 3" Group="NOR/PSRAM control" Visible="false">
        <PossibleValue Comment="Disabled" Value="FMC_WRITE_BURST_DISABLE"/>
    </RefParameter>
    <!-- FMC_BCRx CCLKEN -->
    <RefParameter Comment="NOR/PSRAM common continuous clock" DefaultValue="FMC_CONTINUOUS_CLOCK_SYNC_ONLY" Name="ContinuousClock3" Type="list" TabName="NOR/PSRAM 3" Group="NOR/PSRAM control" Visible="false">
        <Condition Expression="Sram3|Rom3|Lcd3" Diagnostic=""/>
        <PossibleValue Comment="CLK only generated during sync accesses" Value="FMC_CONTINUOUS_CLOCK_SYNC_ONLY"/>
    </RefParameter>
    <RefParameter Comment="NOR/PSRAM common continuous clock" DefaultValue="FMC_CONTINUOUS_CLOCK_SYNC_ONLY" Name="ContinuousClock3" Type="list" TabName="NOR/PSRAM 3" Group="NOR/PSRAM control">
        <Description>There is only one continuous clock enable bit located in sub-bank Bank 1 - NOR/PSRAM 1.</Description>
        <Condition Expression="BurstReadMode3&amp;NorPsramChipSelect1_3" Diagnostic=""/>
        <PossibleValue Comment="CLK only generated during sync accesses" Value="FMC_CONTINUOUS_CLOCK_SYNC_ONLY"/>
        <PossibleValue Comment="CLK generated continuously" Value="FMC_CONTINUOUS_CLOCK_SYNC_ASYNC" Semaphore="ContinuousClockMode3"/>
    </RefParameter>
    <RefParameter Comment="NOR/PSRAM common continuous clock" DefaultValue="FMC_CONTINUOUS_CLOCK_SYNC_ONLY" Name="ContinuousClock3" Type="list" TabName="NOR/PSRAM 3" Group="NOR/PSRAM control">
        <Description>There is only one continuous clock enable bit located in sub-bank Bank 1 - NOR/PSRAM 1.</Description>
        <Condition Expression="NorPsramClock3&amp;(!NE1NorPsramChipSelect|(NorPsramChipSelect1_1&amp;BurstReadMode1)|(NorPsramChipSelect1_2&amp;BurstReadMode2)|(NorPsramChipSelect1_3&amp;BurstReadMode3)|(NorPsramChipSelect1_4&amp;BurstReadMode4))" Diagnostic=""/>
        <PossibleValue Comment="CLK only generated during sync accesses" Value="FMC_CONTINUOUS_CLOCK_SYNC_ONLY"/>
        <PossibleValue Comment="CLK generated continuously" Value="FMC_CONTINUOUS_CLOCK_SYNC_ASYNC" Semaphore="ContinuousClockMode3"/>
    </RefParameter>
    <RefParameter Comment="NOR/PSRAM common continuous clock" DefaultValue="FMC_CONTINUOUS_CLOCK_SYNC_ONLY" Name="ContinuousClock3" Type="list" TabName="NOR/PSRAM 3" Group="NOR/PSRAM control">
        <Description>There is only one continuous clock enable bit located in sub-bank Bank 1 - NOR/PSRAM 1.</Description>
        <Condition Expression="NorPsramClock3" Diagnostic="To be able to enable the continuous clock generation, first switch to the Pinout view and set to burst read (or burst read write) the Clock mode of the memory for which the Chip Select mode is set to NE1."/>
        <PossibleValue Comment="CLK only generated during sync accesses" Value="FMC_CONTINUOUS_CLOCK_SYNC_ONLY"/>
    </RefParameter>
    <RefParameter Comment="NOR/PSRAM common continuous clock" DefaultValue="FMC_CONTINUOUS_CLOCK_SYNC_ONLY" Name="ContinuousClock3" Type="list" TabName="NOR/PSRAM 3" Group="NOR/PSRAM control" Visible="false">
        <Condition Expression="!NorPsramClock3" Diagnostic=""/>
        <PossibleValue Comment="CLK only generated during sync accesses" Value="FMC_CONTINUOUS_CLOCK_SYNC_ONLY"/>
    </RefParameter>
    <RefParameter Comment="NOR/PSRAM common continuous clock" DefaultValue="FMC_CONTINUOUS_CLOCK_SYNC_ONLY" Name="ContinuousClock3" Type="list" TabName="NOR/PSRAM 3" Group="NOR/PSRAM control">
        <Description>There is only one continuous clock enable bit located in sub-bank Bank 1 - NOR/PSRAM 1.</Description>
        <PossibleValue Comment="CLK only generated during sync accesses" Value="FMC_CONTINUOUS_CLOCK_SYNC_ONLY"/>
    </RefParameter>
    <RefParameter Comment="CRAM page size" DefaultValue="FMC_PAGE_SIZE_NONE" Name="PageSize3" Type="list" TabName="NOR/PSRAM 3" Group="NOR/PSRAM control">
        <Condition Expression="(Psram3|MuxedPsram3)&amp;(BurstReadMode3|BurstWriteMode3)" Diagnostic=""/>
        <Description>For Cellular RAM 1.5, specifies the memory page size from which a burst access is split.</Description>
        <PossibleValue Comment="None" Value="FMC_PAGE_SIZE_NONE"/>
        <PossibleValue Comment="128 bytes" Value="FMC_PAGE_SIZE_128"/>
        <PossibleValue Comment="256 bytes" Value="FMC_PAGE_SIZE_256"/>
        <PossibleValue Comment="512 bytes" Value="FMC_PAGE_SIZE_512"/>
        <PossibleValue Comment="1024 bytes" Value="FMC_PAGE_SIZE_1024"/>
    </RefParameter>
    <RefParameter Comment="CRAM page size" DefaultValue="FMC_PAGE_SIZE_NONE" Name="PageSize3" Type="list" TabName="NOR/PSRAM 3" Group="NOR/PSRAM control" Visible="false">
        <PossibleValue Comment="None" Value="FMC_PAGE_SIZE_NONE"/>
    </RefParameter>

    <!-- FMC_BTRx -->
    <!-- FMC_BTRx ADDSET -->
    <!-- Address setup time unused in synchronous mode -->
    <RefParameter Comment="Address setup time in HCLK clock cycles" DefaultValue="15" Name="AddressSetupTime3" Type="list" TabName="NOR/PSRAM 3" Group="NOR/PSRAM timing" Visible="false">
      <Condition Expression="BurstReadMode3|BurstWriteMode3" Diagnostic=""/>
      <PossibleValue Comment="15" Value="15"/>
    </RefParameter>
    <RefParameter Comment="Address setup time in HCLK clock cycles" DefaultValue="15" Max="15" Min="1" Name="AddressSetupTime3" Type="integer" TabName="NOR/PSRAM 3" Group="NOR/PSRAM timing">
      <Condition Expression="MuxedNorFlash3|MuxedPsram3|AccessModeD3" Diagnostic=""/>
    </RefParameter>
    <RefParameter Comment="Address setup time in HCLK clock cycles" DefaultValue="15" Max="15" Min="0" Name="AddressSetupTime3" Type="integer" TabName="NOR/PSRAM 3" Group="NOR/PSRAM timing"/>
    <!-- FMC_BTRx ADDHLD -->
    <RefParameter Comment="Address hold time in HCLK clock cycles" DefaultValue="15" Max="15" Min="1" Name="AddressHoldTime3" Type="integer" TabName="NOR/PSRAM 3" Group="NOR/PSRAM timing">
      <Condition Expression="((MuxedNorFlash3|MuxedPsram3)&amp;!(BurstReadMode3|BurstWriteMode3))|AccessModeD3" Diagnostic=""/>
    </RefParameter>
    <RefParameter Comment="Address hold time in HCLK clock cycles" DefaultValue="15" Max="15" Min="1" Name="AddressHoldTime3" Type="integer" TabName="NOR/PSRAM 3" Group="NOR/PSRAM timing" Visible="false"/>
    <!-- FMC_BTRx DATAST -->
    <RefParameter Comment="Data setup time in HCLK clock cycles" DefaultValue="255" Name="DataSetupTime3" Type="list" TabName="NOR/PSRAM 3" Group="NOR/PSRAM timing" Visible="false">
      <Condition Expression="BurstReadMode3|BurstWriteMode3" Diagnostic="Synchronous mode"/>
      <PossibleValue Comment="255" Value="255"/>
    </RefParameter>
    <RefParameter Comment="Data setup time in HCLK clock cycles" DefaultValue="255" Max="255" Min="1" Name="DataSetupTime3" Type="integer" TabName="NOR/PSRAM 3" Group="NOR/PSRAM timing"/>
    <!-- FMC_BTRx BUSTURN -->
    <RefParameter Comment="Bus turn around time in HCLK clock cycles" DefaultValue="15" Max="15" Min="0" Name="BusTurnAroundDuration3" Type="integer" TabName="NOR/PSRAM 3" Group="NOR/PSRAM timing"/>
    <!-- FMC_BTRx CLKDIV -->
    <RefParameter Comment="CLK clock divide ratio" DefaultValue="16" Name="CLKDivision3" Type="list" TabName="NOR/PSRAM 3" Group="NOR/PSRAM timing" Visible="false">
      <Condition Expression="Sram3|Rom3|Lcd3" Diagnostic=""/>
      <PossibleValue Comment="16" Value="16"/>
    </RefParameter>
    <RefParameter Comment="CLK clock divide ratio" DefaultValue="16" Name="CLKDivision3" Type="list" TabName="NOR/PSRAM 3" Group="NOR/PSRAM timing" Visible="false">
      <Condition Expression="!NorPsramClock3" Diagnostic="No CLK signal"/>
      <PossibleValue Comment="16" Value="16"/>
    </RefParameter>
    <RefParameter Comment="CLK clock divide ratio" DefaultValue="16" Max="16" Min="2" Name="CLKDivision3" Type="integer" TabName="NOR/PSRAM 3" Group="NOR/PSRAM timing"/>
    <!-- FMC_BTRx DATLAT -->
    <RefParameter Comment="Data latency in CLK clock cycles" DefaultValue="17" Name="DataLatency3" Type="list" TabName="NOR/PSRAM 3" Group="NOR/PSRAM timing" Visible="false">
      <Condition Expression="Sram3|Rom3|Lcd3" Diagnostic=""/>
      <PossibleValue Comment="17" Value="17"/>
    </RefParameter>
    <RefParameter Comment="Data latency in CLK clock cycles" DefaultValue="17" Name="DataLatency3" Type="list" TabName="NOR/PSRAM 3" Group="NOR/PSRAM timing" Visible="false">
      <Condition Expression="!BurstReadMode3&amp;!BurstWriteMode3" Diagnostic=""/>
      <PossibleValue Comment="17" Value="17"/>
    </RefParameter>
    <RefParameter Comment="Data latency in CLK clock cycles" DefaultValue="2" Name="DataLatency3" Type="list" TabName="NOR/PSRAM 3" Group="NOR/PSRAM timing">
      <Condition Expression="(Psram3|MuxedPsram3)&amp;(BurstReadMode3|BurstWriteMode3)" Diagnostic="2 CLK clock cycles for synchronous PSRAM"/>
      <PossibleValue Comment="2" Value="2"/>
    </RefParameter>
    <RefParameter Comment="Data latency in CLK clock cycles" DefaultValue="17" Max="17" Min="2" Name="DataLatency3" Type="integer" TabName="NOR/PSRAM 3" Group="NOR/PSRAM timing">
      <Condition Expression="(NorFlash3|MuxedNorFlash3)&amp;BurstReadMode3" Diagnostic=""/>
    </RefParameter>
    <!-- in case all conditions are false -->
    <RefParameter Comment="Data latency in CLK clock cycles" DefaultValue="17" Max="17" Min="2" Name="DataLatency3" Type="integer" TabName="NOR/PSRAM 3" Group="NOR/PSRAM timing"/>
    <!-- FMC_BTRx ACCMOD -->
    <RefParameter Comment="Access mode" DefaultValue="FMC_ACCESS_MODE_A" Name="AccessMode3" Type="list" TabName="NOR/PSRAM 3" Group="NOR/PSRAM timing" Visible="false">
        <Condition Diagnostic="" Expression="ExtendedMode3=FMC_EXTENDED_MODE_DISABLE"/>
        <PossibleValue Comment="A" Value="FMC_ACCESS_MODE_A"/>
    </RefParameter>
    <RefParameter Comment="Access mode" DefaultValue="FMC_ACCESS_MODE_B" Name="AccessMode3" Type="list" TabName="NOR/PSRAM 3" Group="NOR/PSRAM timing">
        <Condition Expression="NorFlash3" Diagnostic="Nor Flash"/>
        <PossibleValue Comment="B" Value="FMC_ACCESS_MODE_B"/>
        <PossibleValue Comment="C" Value="FMC_ACCESS_MODE_C"/>
        <PossibleValue Comment="D" Value="FMC_ACCESS_MODE_D" Semaphore="AccessModeD3"/>
    </RefParameter>
    <RefParameter Comment="Access mode" DefaultValue="FMC_ACCESS_MODE_A" Name="AccessMode3" Type="list" TabName="NOR/PSRAM 3" Group="NOR/PSRAM timing">
        <Condition Expression="Psram3|Sram3|Lcd3" Diagnostic="PSRAM/SRAM/LCD"/>
        <PossibleValue Comment="A" Value="FMC_ACCESS_MODE_A"/>
        <PossibleValue Comment="D" Value="FMC_ACCESS_MODE_D" Semaphore="AccessModeD3"/>
    </RefParameter>
    <RefParameter Comment="Access mode" DefaultValue="FMC_ACCESS_MODE_A" Name="AccessMode3" Type="list" TabName="NOR/PSRAM 3" Group="NOR/PSRAM timing">
        <PossibleValue Comment="A" Value="FMC_ACCESS_MODE_A"/>
        <PossibleValue Comment="B" Value="FMC_ACCESS_MODE_B"/>
        <PossibleValue Comment="C" Value="FMC_ACCESS_MODE_C"/>
        <PossibleValue Comment="D" Value="FMC_ACCESS_MODE_D" Semaphore="AccessModeD3"/>
    </RefParameter>

    <!-- FMC_BWTRx -->
    <!-- FMC_BWTRx ADDSET -->
    <RefParameter Comment="Extended address setup time" DefaultValue="null" Name="ExtendedAddressSetupTime3" Type="list" TabName="NOR/PSRAM 3" Group="NOR/PSRAM timing for write accesses" Visible="false">
        <Condition Diagnostic="" Expression="ExtendedMode3=FMC_EXTENDED_MODE_DISABLE"/>
    </RefParameter>
    <RefParameter Comment="Extended address setup time" DefaultValue="15" Max="15" Min="1" Name="ExtendedAddressSetupTime3" Type="integer" TabName="NOR/PSRAM 3" Group="NOR/PSRAM timing for write accesses">
      <Condition Expression="ExtendedAccessModeD3" Diagnostic=""/>
    </RefParameter>
    <RefParameter Comment="Extended address setup time" DefaultValue="15" Max="15" Min="0" Name="ExtendedAddressSetupTime3" Type="integer" TabName="NOR/PSRAM 3" Group="NOR/PSRAM timing for write accesses"/>
    <!-- FMC_BWTRx ADDHLD -->
    <RefParameter Comment="Extended address hold time" DefaultValue="null" Name="ExtendedAddressHoldTime3" Type="list" TabName="NOR/PSRAM 3" Group="NOR/PSRAM timing for write accesses" Visible="false">
        <Condition Diagnostic="" Expression="ExtendedMode3=FMC_EXTENDED_MODE_DISABLE"/>
    </RefParameter>
    <RefParameter Comment="Extended address hold time" DefaultValue="15" Max="15" Min="1" Name="ExtendedAddressHoldTime3" Type="integer" TabName="NOR/PSRAM 3" Group="NOR/PSRAM timing for write accesses">
      <Condition Expression="ExtendedAccessModeD3" Diagnostic=""/>
    </RefParameter>
    <RefParameter Comment="Extended address hold time" DefaultValue="15" Max="15" Min="1" Name="ExtendedAddressHoldTime3" Type="integer" TabName="NOR/PSRAM 3" Group="NOR/PSRAM timing for write accesses" Visible="false"/>
    <!-- FMC_BWTRx DATAST -->
    <RefParameter Comment="Extended data setup time" DefaultValue="null" Name="ExtendedDataSetupTime3" Type="list" TabName="NOR/PSRAM 3" Group="NOR/PSRAM timing for write accesses" Visible="false">
        <Condition Diagnostic="" Expression="ExtendedMode3=FMC_EXTENDED_MODE_DISABLE"/>
    </RefParameter>
    <!-- used in asynchronous SRAM, PSRAM and NOR Flash memory accesses -->
    <RefParameter Comment="Extended data setup time" DefaultValue="255" Max="255" Min="1" Name="ExtendedDataSetupTime3" Type="integer" TabName="NOR/PSRAM 3" Group="NOR/PSRAM timing for write accesses"/>
    <!-- FMC_BWTRx BUSTURN -->
    <RefParameter Comment="Extended bus turn around time" DefaultValue="null" Name="ExtendedBusTurnAroundDuration3" Type="list" TabName="NOR/PSRAM 3" Group="NOR/PSRAM timing for write accesses" Visible="false">
        <Condition Diagnostic="" Expression="ExtendedMode3=FMC_EXTENDED_MODE_DISABLE"/>
    </RefParameter>
    <RefParameter Comment="Extended bus turn around time" DefaultValue="15" Max="15" Min="0" Name="ExtendedBusTurnAroundDuration3" Type="integer" TabName="NOR/PSRAM 3" Group="NOR/PSRAM timing for write accesses"/>
    <!-- FMC_BWTRx CLKDIV -->
    <RefParameter Comment="Extended CLK clock divide ratio" DefaultValue="null" Name="ExtendedCLKDivision3" Type="list" TabName="NOR/PSRAM 3" Group="NOR/PSRAM timing for write accesses" Visible="false">
        <Condition Diagnostic="" Expression="ExtendedMode3=FMC_EXTENDED_MODE_DISABLE"/>
    </RefParameter>
    <RefParameter Comment="Extended CLK clock divide ratio" DefaultValue="16" Name="ExtendedCLKDivision3" Type="list" TabName="NOR/PSRAM 3" Group="NOR/PSRAM timing for write accesses" Visible="false">
        <PossibleValue Comment="16" Value="16"/>
    </RefParameter>
    <!-- FMC_BWTRx DATLAT -->
    <RefParameter Comment="Extended data latency" DefaultValue="null" Name="ExtendedDataLatency3" Type="list" TabName="NOR/PSRAM 3" Group="NOR/PSRAM timing for write accesses" Visible="false">
        <Condition Diagnostic="" Expression="ExtendedMode3=FMC_EXTENDED_MODE_DISABLE"/>
    </RefParameter>
    <RefParameter Comment="Extended data latency" DefaultValue="17" Name="ExtendedDataLatency3" Type="list" TabName="NOR/PSRAM 3" Group="NOR/PSRAM timing for write accesses" Visible="false">
        <PossibleValue Comment="17" Value="17"/>
    </RefParameter>
    <!-- FMC_BWTRx ACCMOD -->
    <RefParameter Comment="Extended access mode" DefaultValue="null" Name="ExtendedAccessMode3" Type="list" TabName="NOR/PSRAM 3" Group="NOR/PSRAM timing for write accesses" Visible="false">
        <Condition Diagnostic="" Expression="ExtendedMode3=FMC_EXTENDED_MODE_DISABLE"/>
    </RefParameter>
    <RefParameter Comment="Extended access mode" DefaultValue="FMC_ACCESS_MODE_B" Name="ExtendedAccessMode3" Type="list" TabName="NOR/PSRAM 3" Group="NOR/PSRAM timing for write accesses">
        <Condition Expression="NorFlash3" Diagnostic="Nor Flash"/>
        <PossibleValue Comment="B" Value="FMC_ACCESS_MODE_B"/>
        <PossibleValue Comment="C" Value="FMC_ACCESS_MODE_C"/>
        <PossibleValue Comment="D" Value="FMC_ACCESS_MODE_D" Semaphore="ExtendedAccessModeD3"/>
    </RefParameter>
    <RefParameter Comment="Extended access mode" DefaultValue="FMC_ACCESS_MODE_A" Name="ExtendedAccessMode3" Type="list" TabName="NOR/PSRAM 3" Group="NOR/PSRAM timing for write accesses">
        <Condition Expression="Psram3|Sram3|Lcd3" Diagnostic="PSRAM/SRAM/LCD"/>
        <PossibleValue Comment="A" Value="FMC_ACCESS_MODE_A"/>
        <PossibleValue Comment="D" Value="FMC_ACCESS_MODE_D" Semaphore="ExtendedAccessModeD3"/>
    </RefParameter>
    <RefParameter Comment="Extended access mode" DefaultValue="FMC_ACCESS_MODE_A" Name="ExtendedAccessMode3" Type="list" TabName="NOR/PSRAM 3" Group="NOR/PSRAM timing for write accesses">
        <PossibleValue Comment="A" Value="FMC_ACCESS_MODE_A"/>
        <PossibleValue Comment="B" Value="FMC_ACCESS_MODE_B"/>
        <PossibleValue Comment="C" Value="FMC_ACCESS_MODE_C"/>
        <PossibleValue Comment="D" Value="FMC_ACCESS_MODE_D" Semaphore="ExtendedAccessModeD3"/>
    </RefParameter>
    <!-- End NOR Flash 3 RefParameters -->
    <!-- Begin NAND Flash 1 RefParameters -->
    <RefParameter Comment="Nand Coherent Pinout" DefaultValue="MEMORY_PINOUT_OK" Name="NandCoherentPinout1" Type="list" TabName="NAND 1" Group="NAND control" Visible="false">
        <Condition Expression="STM32MP1&amp;NandDataAddressMux1&amp;!NandPccWait1" Diagnostic=""/>
        <PossibleValue Comment="PINOUT KO" Value="MEMORY_WAIT_KO"/>
    </RefParameter>
    <RefParameter Comment="Nand Coherent Pinout" DefaultValue="MEMORY_PINOUT_OK" Name="NandCoherentPinout1" Type="list" TabName="NAND 1" Group="NAND control" Visible="false">
        <Condition Expression="NandDataAddressMux1" Diagnostic=""/>
        <PossibleValue Comment="PINOUT OK" Value="MEMORY_PINOUT_OK"/>
    </RefParameter>
    <RefParameter Comment="Nand Coherent Pinout" DefaultValue="MEMORY_PINOUT_KO" Name="NandCoherentPinout1" Type="list" TabName="NAND 1" Group="NAND control" Visible="false">
        <PossibleValue Comment="PINOUT KO" Value="MEMORY_PINOUT_KO"/>
    </RefParameter>
    <RefParameter Comment="Bank" DefaultValue="FMC_NAND_BANK2" Name="NandBank1" Type="list" TabName="NAND 1" Group="NAND control">
        <PossibleValue Comment="NAND bank 2" Value="FMC_NAND_BANK2"/>
        <PossibleValue Comment="NAND bank 3" Value="FMC_NAND_BANK3"/>
    </RefParameter>
    <!-- FMC_PCRx PWID -->
    <RefParameter Comment="Data size" DefaultValue="FMC_NAND_PCC_MEM_BUS_WIDTH_8" Name="NandMemoryDataWidth1" Type="list" TabName="NAND 1" Group="NAND control" Visible="false">
        <Condition Expression="_8b_dmux1" Diagnostic=""/>
        <PossibleValue Comment="8 bits" Value="FMC_NAND_PCC_MEM_BUS_WIDTH_8"/>
    </RefParameter>
    <RefParameter Comment="Data size" DefaultValue="FMC_NAND_PCC_MEM_BUS_WIDTH_16" Name="NandMemoryDataWidth1" Type="list" TabName="NAND 1" Group="NAND control" Visible="false">
        <Condition Expression="_16b_dmux1" Diagnostic=""/>
        <PossibleValue Comment="16 bits" Value="FMC_NAND_PCC_MEM_BUS_WIDTH_16"/>
    </RefParameter>
    <RefParameter Comment="Data size" DefaultValue="FMC_NAND_PCC_MEM_BUS_WIDTH_16" Name="NandMemoryDataWidth1" Type="list" TabName="NAND 1" Group="NAND control">
        <Condition Expression="!NandDataAddressMux1" Diagnostic="Select Data/Address in the Pinout view."/>
    </RefParameter>
    <RefParameter Comment="Data size" DefaultValue="FMC_NAND_PCC_MEM_BUS_WIDTH_16" Name="NandMemoryDataWidth1" Type="list" TabName="NAND 1" Group="NAND control"/>
    <!-- FMC_PCRx ECCEN -->
    <RefParameter Comment="ECC computation" DefaultValue="FMC_NAND_ECC_DISABLE" Name="EccComputation1" Type="list" TabName="NAND 1" Group="NAND control">
        <PossibleValue Comment="Disabled" Value="FMC_NAND_ECC_DISABLE"/>
        <PossibleValue Comment="Enabled" Value="FMC_NAND_ECC_ENABLE"/>
    </RefParameter>
    <!-- FMC_PCRx ECCPS -->
    <RefParameter Comment="ECC page size" DefaultValue="FMC_NAND_ECC_PAGE_SIZE_256BYTE" Name="ECCPageSize1" Type="list" TabName="NAND 1" Group="NAND control">
        <PossibleValue Comment="256 bytes" Value="FMC_NAND_ECC_PAGE_SIZE_256BYTE"/>
        <PossibleValue Comment="512 bytes" Value="FMC_NAND_ECC_PAGE_SIZE_512BYTE"/>
        <PossibleValue Comment="1024 bytes" Value="FMC_NAND_ECC_PAGE_SIZE_1024BYTE"/>
        <PossibleValue Comment="2048 bytes" Value="FMC_NAND_ECC_PAGE_SIZE_2048BYTE"/>
        <PossibleValue Comment="4096 bytes" Value="FMC_NAND_ECC_PAGE_SIZE_4096BYTE"/>
        <PossibleValue Comment="8192 bytes" Value="FMC_NAND_ECC_PAGE_SIZE_8192BYTE"/>
    </RefParameter>
    <!-- NAND characteristic information structure -->
    <RefParameter Comment="Page size" DefaultValue="0" Max="4294967295" Min="0" Name="NandPageSize1" Type="integer" TabName="NAND 1" Group="NAND characteristic information">
        <Description>NAND memory page size (without spare area) measured in bytes for 8-bit addressing or words for 16-bit addressing.</Description>
    </RefParameter>
    <RefParameter Comment="Spare area size" DefaultValue="0" Max="4294967295" Min="0" Name="NandSpareAreaSize1" Type="integer" TabName="NAND 1" Group="NAND characteristic information">
        <Description>NAND memory spare area size measured in bytes for 8-bit addressing or words for 16-bit addressing.</Description>
    </RefParameter>
    <RefParameter Comment="Block size" DefaultValue="0" Max="4294967295" Min="0" Name="NandBlockSize1" Type="integer" TabName="NAND 1" Group="NAND characteristic information">
        <Description>NAND memory block size expressed in number of pages.</Description>
    </RefParameter>
    <RefParameter Comment="Block number" DefaultValue="0" Max="4294967295" Min="0" Name="NandBlockNbr1" Type="integer" TabName="NAND 1" Group="NAND characteristic information">
        <Description>NAND memory number of blocks.</Description>
    </RefParameter>
    <RefParameter Comment="Plane number" DefaultValue="0" Max="4294967295" Min="0" Name="NandPlaneNbr1" Type="integer" TabName="NAND 1" Group="NAND characteristic information">
        <Description>NAND memory number of planes.</Description>
    </RefParameter>
    <RefParameter Comment="Plane size" DefaultValue="0" Max="4294967295" Min="0" Name="NandPlaneSize1" Type="integer" TabName="NAND 1" Group="NAND characteristic information">
        <Description>NAND memory plane size measured in number of blocks.</Description>
    </RefParameter>
    <RefParameter Comment="Extra command enable" DefaultValue="DISABLE" Name="NandExtraCommandEnable1" Type="list" TabName="NAND 1" Group="NAND characteristic information">
        <Description>NAND extra command needed for page reading mode. This parameter is mandatory for some NAND memories. Please check the read mode sequence in the NAND device datasheet.</Description>
        <PossibleValue Comment="Disabled" Value="DISABLE"/>
        <PossibleValue Comment="Enabled" Value="ENABLE"/>
    </RefParameter>
    <!-- End NAND Flash only 1 RefParameters -->
    <!-- Begin Compact Flash RefParameters -->
    <!-- FMC_PCRx PWAITEN -->
    <RefParameter Comment="Wait feature" DefaultValue="FMC_NAND_PCC_WAIT_FEATURE_ENABLE" Name="Waitfeature1" Type="list" TabName="NAND 1" Group="NAND control" Visible="false">
        <Condition Expression="NandPccWait1" Diagnostic="To disable the wait feature, switch to the Pinout view and disable the corresponding NAND 1 wait mode."/>
        <PossibleValue Comment="Enabled" Value="FMC_NAND_PCC_WAIT_FEATURE_ENABLE"/>
    </RefParameter>
    <RefParameter Comment="Wait feature" DefaultValue="FMC_NAND_PCC_WAIT_FEATURE_DISABLE" Name="Waitfeature1" Type="list" TabName="NAND 1" Group="NAND control" Visible="false">
        <Condition Expression="!NandPccWait1" Diagnostic="To enable the wait feature, switch to the Pinout view and enable the corresponding NAND 1 wait mode."/>
        <PossibleValue Comment="Disabled" Value="FMC_NAND_PCC_WAIT_FEATURE_DISABLE"/>
    </RefParameter>
    <RefParameter Comment="Wait feature" DefaultValue="FMC_NAND_PCC_WAIT_FEATURE_DISABLE" Name="Waitfeature1" Type="list" TabName="NAND 1" Group="NAND control" Visible="false">
        <PossibleValue Comment="Disabled" Value="FMC_NAND_PCC_WAIT_FEATURE_DISABLE"/>
    </RefParameter>
    <!-- FMC_PCRx TCLR -->
    <RefParameter Comment="CLE low to RE low delay in HCLK cycles" Name="TCLRSetupTime1" DefaultValue="0" Max="15" Min="0" Type="integer" Display="value+1" TabName="NAND 1" Group="NAND control"/>
    <!-- FMC_PCRx TAR -->
    <RefParameter Comment="ALE low to RE low delay in HCLK cycles" DefaultValue="0" Max="15" Min="0" Name="TARSetupTime1" Type="integer" Display="value+1" TabName="NAND 1" Group="NAND control"/>

    <!-- FMC_PMEMx -->
    <!-- FMC_PMEMx MEMSETx -->
    <RefParameter Comment="Common space setup time" DefaultValue="252" Max="254" Min="0" Name="CommonSpaceSetupTime1" Type="integer" Display="value+1" TabName="NAND 1" Group="NAND common space timing in HCLK cycles"/>
    <!-- FMC_PMEMx MEMWAITx -->
    <RefParameter Comment="Common space wait time" DefaultValue="252" Max="254" Min="1" Name="CommonSpaceWaitSetupTime1" Type="integer" Display="value+1" TabName="NAND 1" Group="NAND common space timing in HCLK cycles"/>
    <!-- FMC_PMEMx MEMHOLDx -->
    <RefParameter Comment="Common space hold time" DefaultValue="252" Max="254" Min="1" Name="CommonSpaceHoldSetupTime1" Type="integer" TabName="NAND 1" Group="NAND common space timing in HCLK cycles"/>
    <!-- FMC_PMEMx MEMHIZx -->
    <RefParameter Comment="Common space Hi-Z time" DefaultValue="252" Max="254" Min="0" Name="CommonSpaceHiZSetupTime1" Type="integer" Display="value+1" TabName="NAND 1" Group="NAND common space timing in HCLK cycles"/>

    <!-- FMC_PATTx -->
    <!-- FMC_PATTx ATTSETx -->
    <RefParameter Comment="Attribute space setup time" DefaultValue="252" Max="254" Min="0" Name="AttributeSpaceSetupTime1" Type="integer" Display="value+1" TabName="NAND 1" Group="NAND attribute space timing in HCLK cycles"/>
    <!-- FMC_PATTx ATTWAITx -->
    <RefParameter Comment="Attribute space wait time" DefaultValue="252" Max="254" Min="1" Name="AttributeSpaceWaitSetupTime1" Type="integer" Display="value+1" TabName="NAND 1" Group="NAND attribute space timing in HCLK cycles"/>
    <!-- FMC_PATTx ATTHOLDx -->
    <RefParameter Comment="Attribute space hold time" DefaultValue="252" Max="254" Min="1" Name="AttributeSpaceHoldSetupTime1" Type="integer" TabName="NAND 1" Group="NAND attribute space timing in HCLK cycles"/>
    <!-- FMC_PATTx ATTHIZx -->
    <RefParameter Comment="Attribute space Hi-Z time" DefaultValue="252" Max="254" Min="0" Name="AttributeSpaceHiZSetupTime1" Type="integer" Display="value+1" TabName="NAND 1" Group="NAND attribute space timing in HCLK cycles"/>
    <!-- End NAND Flash 1 RefParameters -->
    <!-- Begin SDRAM 1 RefParameters -->

    <RefParameter Comment="SDRAM Coherent Pinout" DefaultValue="MEMORY_PINOUT_OK" Name="SDCoherentPinout1" Type="list" TabName="SDRAM 1" Group="SDRAM control" Visible="false">
        <Condition Expression="SdramBanks1&amp;SdAddr1&amp;SdData1" Diagnostic=""/>
        <PossibleValue Comment="PINOUT OK" Value="MEMORY_PINOUT_OK"/>
    </RefParameter>
    <RefParameter Comment="SDRAM Coherent Pinout" DefaultValue="MEMORY_PINOUT_KO" Name="SDCoherentPinout1" Type="list" TabName="SDRAM 1" Group="SDRAM control" Visible="false">
        <PossibleValue Comment="PINOUT KO" Value="MEMORY_PINOUT_KO"/>
    </RefParameter>
    <RefParameter Comment="Bank" DefaultValue="FMC_SDRAM_BANK1" Name="SDBank1" Type="list" TabName="SDRAM 1" Group="SDRAM control">
        <PossibleValue Comment="SDRAM bank 1" Value="FMC_SDRAM_BANK1"/>
        <PossibleValue Comment="SDRAM bank 2" Value="FMC_SDRAM_BANK2"/>
    </RefParameter>
    <!-- FMC_SDCRx MWID -->
    <RefParameter Comment="Data size" DefaultValue="FMC_SDRAM_MEM_BUS_WIDTH_8" Name="SDMemoryDataWidth1" Type="list" TabName="SDRAM 1" Group="SDRAM control" Visible="false">
        <Condition Expression="sd_8_bit_data1" Diagnostic=""/>
        <PossibleValue Comment="8 bits" Value="FMC_SDRAM_MEM_BUS_WIDTH_8"/>
    </RefParameter>
    <RefParameter Comment="Data size" DefaultValue="FMC_SDRAM_MEM_BUS_WIDTH_16" Name="SDMemoryDataWidth1" Type="list" TabName="SDRAM 1" Group="SDRAM control" Visible="false">
        <Condition Expression="sd_16_bit_data1" Diagnostic=""/>
        <PossibleValue Comment="16 bits" Value="FMC_SDRAM_MEM_BUS_WIDTH_16"/>
    </RefParameter>
    <RefParameter Comment="Data size" DefaultValue="FMC_SDRAM_MEM_BUS_WIDTH_32" Name="SDMemoryDataWidth1" Type="list" TabName="SDRAM 1" Group="SDRAM control" Visible="false">
        <Condition Expression="sd_32_bit_data1" Diagnostic=""/>
        <PossibleValue Comment="32 bits" Value="FMC_SDRAM_MEM_BUS_WIDTH_32"/>
    </RefParameter>
    <RefParameter Comment="Data size" DefaultValue="FMC_SDRAM_MEM_BUS_WIDTH_16" Name="SDMemoryDataWidth1" Type="list" TabName="SDRAM 1" Group="SDRAM control">
        <Condition Expression="!SdData1" Diagnostic="Select Data in the Pinout view."/>
    </RefParameter>
    <RefParameter Comment="Data size" DefaultValue="FMC_SDRAM_MEM_BUS_WIDTH_16" Name="SDMemoryDataWidth1" Type="list" TabName="SDRAM 1" Group="SDRAM control"/>
    <!-- FMC_SDCRx NC -->
    <RefParameter Comment="Number of column address bits" DefaultValue="FMC_SDRAM_COLUMN_BITS_NUM_8" Name="ColumnBitsNumber1" Type="list" TabName="SDRAM 1" Group="SDRAM control">
        <Condition Diagnostic="" Expression="SdAddr1"/>
        <PossibleValue Comment="8 bits" Value="FMC_SDRAM_COLUMN_BITS_NUM_8"/>
        <PossibleValue Comment="9 bits" Value="FMC_SDRAM_COLUMN_BITS_NUM_9"/>
        <PossibleValue Comment="10 bits" Value="FMC_SDRAM_COLUMN_BITS_NUM_10"/>
        <PossibleValue Comment="11 bits" Value="FMC_SDRAM_COLUMN_BITS_NUM_11"/>
    </RefParameter>
    <RefParameter Comment="Number of column address bits" DefaultValue="FMC_SDRAM_COLUMN_BITS_NUM_8" Name="ColumnBitsNumber1" Type="list" TabName="SDRAM 1" Group="SDRAM control">
        <Condition  Expression="!SdAddr1" Diagnostic="Select Address in the Pinout view."/>
    </RefParameter>
    <RefParameter Comment="Number of column address bits" DefaultValue="FMC_SDRAM_COLUMN_BITS_NUM_8" Name="ColumnBitsNumber1" Type="list" TabName="SDRAM 1" Group="SDRAM control"/>
    <!-- FMC_SDCRx NR -->
    <RefParameter Comment="Number of row address bits" DefaultValue="FMC_SDRAM_ROW_BITS_NUM_13" Name="RowBitsNumber1" Type="list" TabName="SDRAM 1" Group="SDRAM control">
        <Condition Diagnostic="" Expression="_13_bit_addr1"/>
        <PossibleValue Comment="13 bits" Value="FMC_SDRAM_ROW_BITS_NUM_13"/>
    </RefParameter>
    <RefParameter Comment="Number of row address bits" DefaultValue="FMC_SDRAM_ROW_BITS_NUM_12" Name="RowBitsNumber1" Type="list" TabName="SDRAM 1" Group="SDRAM control">
        <Condition Diagnostic="" Expression="_12_bit_addr1"/>
        <PossibleValue Comment="12 bits" Value="FMC_SDRAM_ROW_BITS_NUM_12"/>
    </RefParameter>
    <RefParameter Comment="Number of row address bits" DefaultValue="FMC_SDRAM_ROW_BITS_NUM_11" Name="RowBitsNumber1" Type="list" TabName="SDRAM 1" Group="SDRAM control">
        <Condition Diagnostic="" Expression="_11_bit_addr1"/>
        <PossibleValue Comment="11 bits" Value="FMC_SDRAM_ROW_BITS_NUM_11"/>
    </RefParameter>
    <RefParameter Comment="Number of row address bits" DefaultValue="FMC_SDRAM_ROW_BITS_NUM_11" Name="RowBitsNumber1" Type="list" TabName="SDRAM 1" Group="SDRAM control">
        <Condition  Expression="!SdAddr1" Diagnostic="Select Address in the Pinout view."/>
    </RefParameter>
    <RefParameter Comment="Number of row address bits" DefaultValue="FMC_SDRAM_ROW_BITS_NUM_11" Name="RowBitsNumber1" Type="list" TabName="SDRAM 1" Group="SDRAM control"/>
    <!-- FMC_SDCRx NB -->
    <RefParameter Comment="Internal bank number" DefaultValue="FMC_SDRAM_INTERN_BANKS_NUM_2" Name="InternalBankNumber1" Type="list" TabName="SDRAM 1" Group="SDRAM control" Visible="false">
        <Condition Diagnostic="" Expression="TwoSdramBanks1"/>
        <PossibleValue Comment="2 banks" Value="FMC_SDRAM_INTERN_BANKS_NUM_2"/>
    </RefParameter>
    <RefParameter Comment="Internal bank number" DefaultValue="FMC_SDRAM_INTERN_BANKS_NUM_4" Name="InternalBankNumber1" Type="list" TabName="SDRAM 1" Group="SDRAM control" Visible="false">
        <Condition Diagnostic="" Expression="FourSdramBanks1"/>
        <PossibleValue Comment="4 banks" Value="FMC_SDRAM_INTERN_BANKS_NUM_4"/>
    </RefParameter>
    <RefParameter Comment="Internal bank number" DefaultValue="FMC_SDRAM_INTERN_BANKS_NUM_4" Name="InternalBankNumber1" Type="list" TabName="SDRAM 1" Group="SDRAM control">
        <Condition  Expression="!SdramBanks1" Diagnostic="Select Internal bank number in the Pinout view."/>
    </RefParameter>
    <RefParameter Comment="Internal bank number" DefaultValue="FMC_SDRAM_INTERN_BANKS_NUM_4" Name="InternalBankNumber1" Type="list" TabName="SDRAM 1" Group="SDRAM control"/>
    <!-- FMC_SDCRx CAS -->
    <RefParameter Comment="CAS latency" DefaultValue="FMC_SDRAM_CAS_LATENCY_1" Name="CASLatency1" Type="list" TabName="SDRAM 1" Group="SDRAM control">
        <PossibleValue Comment="1 memory clock cycle" Value="FMC_SDRAM_CAS_LATENCY_1"/>
        <PossibleValue Comment="2 memory clock cycles" Value="FMC_SDRAM_CAS_LATENCY_2"/>
        <PossibleValue Comment="3 memory clock cycles" Value="FMC_SDRAM_CAS_LATENCY_3"/>
        <Description>Specifies the SDRAM Column Access Strobe (CAS) latency in number of memory clock cycles.</Description>
    </RefParameter>
    <!-- FMC_SDCRx WP -->
    <RefParameter Comment="Write protection" DefaultValue="FMC_SDRAM_WRITE_PROTECTION_DISABLE" Name="WriteProtection1" Type="list" TabName="SDRAM 1" Group="SDRAM control">
        <PossibleValue Comment="Disabled" Value="FMC_SDRAM_WRITE_PROTECTION_DISABLE"/>
        <PossibleValue Comment="Enabled" Value="FMC_SDRAM_WRITE_PROTECTION_ENABLE"/>
    </RefParameter>
    <!-- FMC_SDCRx SDCLK -->
    <RefParameter Comment="SDRAM common clock" DefaultValue="FMC_SDRAM_CLOCK_DISABLE" Name="SDClockPeriod1" Type="list" TabName="SDRAM 1" Group="SDRAM control">
        <PossibleValue Comment="Disabled" Value="FMC_SDRAM_CLOCK_DISABLE"/>
        <PossibleValue Comment="2 HCLK clock cycles" Value="FMC_SDRAM_CLOCK_PERIOD_2" Semaphore="SDRAM1CLOCKDIV2"/>
        <PossibleValue Comment="3 HCLK clock cycles" Value="FMC_SDRAM_CLOCK_PERIOD_3" Semaphore="SDRAM1CLOCKDIV3"/>
        <Description>Specifies the SDRAM clock period for both SDRAM banks and allows disabling the clock before changing the frequency. In this case the SDRAM must be re-initialized.&lt;br&gt;The corresponding bits in the FMC_SDCR2 register are read only.</Description>
    </RefParameter>
    <!-- FMC_SDCRx RBURST -->
    <RefParameter Comment="SDRAM common burst read" DefaultValue="FMC_SDRAM_RBURST_DISABLE" Name="ReadBurst1" Type="list" TabName="SDRAM 1" Group="SDRAM control">
        <PossibleValue Comment="Disabled" Value="FMC_SDRAM_RBURST_DISABLE"/>
        <PossibleValue Comment="Enabled" Value="FMC_SDRAM_RBURST_ENABLE"/>
        <Description>Enables burst read mode. The SDRAM controller anticipates the next read commands during the CAS latency and stores data in the Read FIFO.&lt;br&gt;The corresponding bit in the FMC_SDCR2 register is don&apos;t care.</Description>
    </RefParameter>
    <!-- FMC_SDCRx RPIPE -->
    <RefParameter Comment="SDRAM common read pipe delay" DefaultValue="FMC_SDRAM_RPIPE_DELAY_0" Name="ReadPipeDelay1" Type="list" TabName="SDRAM 1" Group="SDRAM control">
        <PossibleValue Comment="0 HCLK clock cycle" Value="FMC_SDRAM_RPIPE_DELAY_0"/>
        <PossibleValue Comment="1 HCLK clock cycle" Value="FMC_SDRAM_RPIPE_DELAY_1"/>
        <PossibleValue Comment="2 HCLK clock cycles" Value="FMC_SDRAM_RPIPE_DELAY_2"/>
        <Description>Specifies the delay, in HCLK clock cycles, for reading data after CAS latency.&lt;br&gt;The corresponding bits in the FMC_SDCR2 register are read only.</Description>
    </RefParameter>
    <!-- FMC_SDTRx TMRD -->
    <RefParameter Comment="Load mode register to active delay" DefaultValue="16" Max="16" Min="1" Name="LoadToActiveDelay1" Type="integer" TabName="SDRAM 1" Group="SDRAM timing in memory clock cycles">
      <Description>Specifies the delay between a Load Mode Register command and an Active or Refresh command in number of memory clock cycles.&lt;br&gt;If two SDRAM devices are connected, all the accesses performed simultaneously to both devices by the Command Mode register (Load Mode Register command) are issued using the timing parameters configured for Bank 1 (TMRD (Load mode register to active delay) and TRAS (Self-refresh time) timings) in the FMC_SDTR1 register.&lt;br&gt;The TRP (Row precharge delay) and TRC (Row cycle delay) timings are only configured in the FMC_SDTR1 register. If two SDRAM devices are used, the TRP and TRC timings must be programmed with the timings of the slowest device.</Description>
    </RefParameter>
    <!-- FMC_SDTRx TXSR -->
    <RefParameter Comment="Exit self-refresh delay" DefaultValue="16" Max="16" Min="1" Name="ExitSelfRefreshDelay1" Type="integer" TabName="SDRAM 1" Group="SDRAM timing in memory clock cycles">
      <Description>Specifies the delay from releasing the Self-refresh command to issuing the Activate command in number of memory clock cycles.&lt;br&gt;If two SDRAM devices are used, the FMC_SDTR1 and FMC_SDTR2 registers must be programmed with the same Exit Self-refresh Delay corresponding to the slowest SDRAM device.</Description>
    </RefParameter>
    <!-- FMC_SDTRx TRAS -->
    <RefParameter Comment="Self-refresh time" DefaultValue="16" Max="16" Min="1" Name="SelfRefreshTime1" Type="integer" TabName="SDRAM 1" Group="SDRAM timing in memory clock cycles">
      <Description>Specifies the minimum Self-refresh period in number of memory clock cycles.</Description>
    </RefParameter>
    <!-- FMC_SDTRx TRC -->
    <RefParameter Comment="SDRAM common row cycle delay" DefaultValue="16" Max="16" Min="1" Name="RowCycleDelay1" Type="integer" TabName="SDRAM 1" Group="SDRAM timing in memory clock cycles">
      <Description>Specifies the delay between the Refresh command and the Activate command, as well as the delay between two consecutive Refresh commands.&lt;br&gt;It is expressed in number of memory clock cycles.&lt;br&gt;The Row Cycle Delay is only configured in the FMC_SDTR1 register. If two SDRAM devices are used, the Row Cycle Delay must be programmed with the timings of the slowest device.</Description>
    </RefParameter>
    <!-- FMC_SDTRx TWR -->
    <RefParameter Comment="Write recovery time" DefaultValue="16" Max="16" Min="=MAX(1,MAX(SelfRefreshTime1-RCDDelay1,RowCycleDelay1-RCDDelay1-RPDelay1))" Name="WriteRecoveryTime1" Type="integer" TabName="SDRAM 1" Group="SDRAM timing in memory clock cycles">
      <Description>Specifies the delay between a Write and a Precharge command in number of memory clock cycles.&lt;br&gt;WriteRecoveryTime must satisfy the following constraints:&lt;br&gt;1: WriteRecoveryTime &gt;= SelfRefreshTime - RowToColumnDelay,&lt;br&gt;2: WriteRecoveryTime &gt;= RowCycleDelay - RowToColumnDelay - RowPrechargeDelay.&lt;br&gt;If two SDRAM devices are used, the FMC_SDTR1 and FMC_SDTR2 registers must be programmed with the same Write Recovery Time corresponding to the slowest SDRAM device.</Description>
    </RefParameter>
    <!-- FMC_SDTRx TRP -->
    <RefParameter Comment="SDRAM common row precharge delay" DefaultValue="16" Max="16" Min="1" Name="RPDelay1" Type="integer" TabName="SDRAM 1" Group="SDRAM timing in memory clock cycles">
      <Description>Specifies the delay between a Precharge command and another command in number of memory clock cycles.&lt;br&gt;The Row Precharge Delay is only configured in the FMC_SDTR1 register. If two SDRAM devices are used, the Row Precharge Delay must be programmed with the timing of the slowest device.</Description>
    </RefParameter>
    <!-- FMC_SDTRx TRCD -->
    <RefParameter Comment="Row to column delay" DefaultValue="16" Max="16" Min="1" Name="RCDDelay1" Type="integer" TabName="SDRAM 1" Group="SDRAM timing in memory clock cycles">
      <Description>Specifies the delay between the Activate command and a Read/Write command in number of memory clock cycles.</Description>
    </RefParameter>
    <!-- End SDRAM 1 RefParameters -->
    <!-- Begin SDRAM 2 RefParameters -->

    <RefParameter Comment="SDRAM Coherent Pinout" DefaultValue="MEMORY_PINOUT_OK" Name="SDCoherentPinout2" Type="list" TabName="SDRAM 2" Group="SDRAM control" Visible="false">
        <Condition Expression="SdramBanks2&amp;SdAddr2&amp;SdData2" Diagnostic=""/>
        <PossibleValue Comment="PINOUT OK" Value="MEMORY_PINOUT_OK"/>
    </RefParameter>
    <RefParameter Comment="SDRAM Coherent Pinout" DefaultValue="MEMORY_PINOUT_KO" Name="SDCoherentPinout2" Type="list" TabName="SDRAM 2" Group="SDRAM control" Visible="false">
        <PossibleValue Comment="PINOUT KO" Value="MEMORY_PINOUT_KO"/>
    </RefParameter>
    <RefParameter Comment="Bank" DefaultValue="FMC_SDRAM_BANK1" Name="SDBank2" Type="list" TabName="SDRAM 2" Group="SDRAM control">
        <PossibleValue Comment="SDRAM bank 1" Value="FMC_SDRAM_BANK1"/>
        <PossibleValue Comment="SDRAM bank 2" Value="FMC_SDRAM_BANK2"/>
    </RefParameter>
    <!-- FMC_SDCRx MWID -->
    <RefParameter Comment="Data size" DefaultValue="FMC_SDRAM_MEM_BUS_WIDTH_8" Name="SDMemoryDataWidth2" Type="list" TabName="SDRAM 2" Group="SDRAM control" Visible="false">
        <Condition Expression="sd_8_bit_data2" Diagnostic=""/>
        <PossibleValue Comment="8 bits" Value="FMC_SDRAM_MEM_BUS_WIDTH_8"/>
    </RefParameter>
    <RefParameter Comment="Data size" DefaultValue="FMC_SDRAM_MEM_BUS_WIDTH_16" Name="SDMemoryDataWidth2" Type="list" TabName="SDRAM 2" Group="SDRAM control" Visible="false">
        <Condition Expression="sd_16_bit_data2" Diagnostic=""/>
        <PossibleValue Comment="16 bits" Value="FMC_SDRAM_MEM_BUS_WIDTH_16"/>
    </RefParameter>
    <RefParameter Comment="Data size" DefaultValue="FMC_SDRAM_MEM_BUS_WIDTH_32" Name="SDMemoryDataWidth2" Type="list" TabName="SDRAM 2" Group="SDRAM control" Visible="false">
        <Condition Expression="sd_32_bit_data2" Diagnostic=""/>
        <PossibleValue Comment="32 bits" Value="FMC_SDRAM_MEM_BUS_WIDTH_32"/>
    </RefParameter>
    <RefParameter Comment="Data size" DefaultValue="FMC_SDRAM_MEM_BUS_WIDTH_16" Name="SDMemoryDataWidth2" Type="list" TabName="SDRAM 2" Group="SDRAM control">
        <Condition Expression="!SdData2" Diagnostic="Select Data in the Pinout view."/>
    </RefParameter>
    <RefParameter Comment="Data size" DefaultValue="FMC_SDRAM_MEM_BUS_WIDTH_16" Name="SDMemoryDataWidth2" Type="list" TabName="SDRAM 2" Group="SDRAM control"/>
    <!-- FMC_SDCRx NC -->
    <RefParameter Comment="Number of column address bits" DefaultValue="FMC_SDRAM_COLUMN_BITS_NUM_8" Name="ColumnBitsNumber2" Type="list" TabName="SDRAM 2" Group="SDRAM control">
        <Condition Diagnostic="" Expression="SdAddr2"/>
        <PossibleValue Comment="8 bits" Value="FMC_SDRAM_COLUMN_BITS_NUM_8"/>
        <PossibleValue Comment="9 bits" Value="FMC_SDRAM_COLUMN_BITS_NUM_9"/>
        <PossibleValue Comment="10 bits" Value="FMC_SDRAM_COLUMN_BITS_NUM_10"/>
        <PossibleValue Comment="11 bits" Value="FMC_SDRAM_COLUMN_BITS_NUM_11"/>
    </RefParameter>
    <RefParameter Comment="Number of column address bits" DefaultValue="FMC_SDRAM_COLUMN_BITS_NUM_8" Name="ColumnBitsNumber2" Type="list" TabName="SDRAM 2" Group="SDRAM control">
        <Condition  Expression="!SdAddr2" Diagnostic="Select Address in the Pinout view."/>
    </RefParameter>
    <RefParameter Comment="Number of column address bits" DefaultValue="FMC_SDRAM_COLUMN_BITS_NUM_8" Name="ColumnBitsNumber2" Type="list" TabName="SDRAM 2" Group="SDRAM control"/>
    <!-- FMC_SDCRx NR -->
    <RefParameter Comment="Number of row address bits" DefaultValue="FMC_SDRAM_ROW_BITS_NUM_13" Name="RowBitsNumber2" Type="list" TabName="SDRAM 2" Group="SDRAM control">
        <Condition Diagnostic="" Expression="_13_bit_addr2"/>
        <PossibleValue Comment="13 bits" Value="FMC_SDRAM_ROW_BITS_NUM_13"/>
    </RefParameter>
    <RefParameter Comment="Number of row address bits" DefaultValue="FMC_SDRAM_ROW_BITS_NUM_12" Name="RowBitsNumber2" Type="list" TabName="SDRAM 2" Group="SDRAM control">
        <Condition Diagnostic="" Expression="_12_bit_addr2"/>
        <PossibleValue Comment="12 bits" Value="FMC_SDRAM_ROW_BITS_NUM_12"/>
    </RefParameter>
    <RefParameter Comment="Number of row address bits" DefaultValue="FMC_SDRAM_ROW_BITS_NUM_11" Name="RowBitsNumber2" Type="list" TabName="SDRAM 2" Group="SDRAM control">
        <Condition Diagnostic="" Expression="_11_bit_addr2"/>
        <PossibleValue Comment="11 bits" Value="FMC_SDRAM_ROW_BITS_NUM_11"/>
    </RefParameter>
    <RefParameter Comment="Number of row address bits" DefaultValue="FMC_SDRAM_ROW_BITS_NUM_11" Name="RowBitsNumber2" Type="list" TabName="SDRAM 2" Group="SDRAM control">
        <Condition  Expression="!SdAddr2" Diagnostic="Select Address in the Pinout view."/>
    </RefParameter>
    <RefParameter Comment="Number of row address bits" DefaultValue="FMC_SDRAM_ROW_BITS_NUM_11" Name="RowBitsNumber2" Type="list" TabName="SDRAM 2" Group="SDRAM control"/>
    <!-- FMC_SDCRx NB -->
    <RefParameter Comment="Internal bank number" DefaultValue="FMC_SDRAM_INTERN_BANKS_NUM_2" Name="InternalBankNumber2" Type="list" TabName="SDRAM 2" Group="SDRAM control" Visible="false">
        <Condition Diagnostic="" Expression="TwoSdramBanks2"/>
        <PossibleValue Comment="2 banks" Value="FMC_SDRAM_INTERN_BANKS_NUM_2"/>
    </RefParameter>
    <RefParameter Comment="Internal bank number" DefaultValue="FMC_SDRAM_INTERN_BANKS_NUM_4" Name="InternalBankNumber2" Type="list" TabName="SDRAM 2" Group="SDRAM control" Visible="false">
        <Condition Diagnostic="" Expression="FourSdramBanks2"/>
        <PossibleValue Comment="4 banks" Value="FMC_SDRAM_INTERN_BANKS_NUM_4"/>
    </RefParameter>
    <RefParameter Comment="Internal bank number" DefaultValue="FMC_SDRAM_INTERN_BANKS_NUM_4" Name="InternalBankNumber2" Type="list" TabName="SDRAM 2" Group="SDRAM control">
        <Condition  Expression="!SdramBanks2" Diagnostic="Select Internal bank number in the Pinout view."/>
    </RefParameter>
    <RefParameter Comment="Internal bank number" DefaultValue="FMC_SDRAM_INTERN_BANKS_NUM_4" Name="InternalBankNumber2" Type="list" TabName="SDRAM 2" Group="SDRAM control"/>
    <!-- FMC_SDCRx CAS -->
    <RefParameter Comment="CAS latency" DefaultValue="FMC_SDRAM_CAS_LATENCY_1" Name="CASLatency2" Type="list" TabName="SDRAM 2" Group="SDRAM control">
        <PossibleValue Comment="1 memory clock cycle" Value="FMC_SDRAM_CAS_LATENCY_1"/>
        <PossibleValue Comment="2 memory clock cycles" Value="FMC_SDRAM_CAS_LATENCY_2"/>
        <PossibleValue Comment="3 memory clock cycles" Value="FMC_SDRAM_CAS_LATENCY_3"/>
        <Description>Specifies the SDRAM Column Access Strobe (CAS) latency in number of memory clock cycles.</Description>
    </RefParameter>
    <!-- FMC_SDCRx WP -->
    <RefParameter Comment="Write protection" DefaultValue="FMC_SDRAM_WRITE_PROTECTION_DISABLE" Name="WriteProtection2" Type="list" TabName="SDRAM 2" Group="SDRAM control">
        <PossibleValue Comment="Disabled" Value="FMC_SDRAM_WRITE_PROTECTION_DISABLE"/>
        <PossibleValue Comment="Enabled" Value="FMC_SDRAM_WRITE_PROTECTION_ENABLE"/>
    </RefParameter>
    <!-- FMC_SDCRx SDCLK -->
    <RefParameter Comment="SDRAM common clock" DefaultValue="FMC_SDRAM_CLOCK_DISABLE" Name="SDClockPeriod2" Type="list" TabName="SDRAM 2" Group="SDRAM control">
        <PossibleValue Comment="Disabled" Value="FMC_SDRAM_CLOCK_DISABLE"/>
        <PossibleValue Comment="2 HCLK clock cycles" Value="FMC_SDRAM_CLOCK_PERIOD_2" Semaphore="SDRAM2CLOCKDIV2"/>
        <PossibleValue Comment="3 HCLK clock cycles" Value="FMC_SDRAM_CLOCK_PERIOD_3" Semaphore="SDRAM2CLOCKDIV3"/>
        <Description>Specifies the SDRAM clock period for both SDRAM banks and allows disabling the clock before changing the frequency. In this case the SDRAM must be re-initialized.&lt;br&gt;The corresponding bits in the FMC_SDCR2 register are read only.</Description>
    </RefParameter>
    <!-- FMC_SDCRx RBURST -->
    <RefParameter Comment="SDRAM common burst read" DefaultValue="FMC_SDRAM_RBURST_DISABLE" Name="ReadBurst2" Type="list" TabName="SDRAM 2" Group="SDRAM control">
        <PossibleValue Comment="Disabled" Value="FMC_SDRAM_RBURST_DISABLE"/>
        <PossibleValue Comment="Enabled" Value="FMC_SDRAM_RBURST_ENABLE"/>
        <Description>Enables burst read mode. The SDRAM controller anticipates the next read commands during the CAS latency and stores data in the Read FIFO.&lt;br&gt;The corresponding bit in the FMC_SDCR2 register is don&apos;t care.</Description>
    </RefParameter>
    <!-- FMC_SDCRx RPIPE -->
    <RefParameter Comment="SDRAM common read pipe delay" DefaultValue="FMC_SDRAM_RPIPE_DELAY_0" Name="ReadPipeDelay2" Type="list" TabName="SDRAM 2" Group="SDRAM control">
        <PossibleValue Comment="0 HCLK clock cycle" Value="FMC_SDRAM_RPIPE_DELAY_0"/>
        <PossibleValue Comment="1 HCLK clock cycle" Value="FMC_SDRAM_RPIPE_DELAY_1"/>
        <PossibleValue Comment="2 HCLK clock cycles" Value="FMC_SDRAM_RPIPE_DELAY_2"/>
        <Description>Specifies the delay, in HCLK clock cycles, for reading data after CAS latency.&lt;br&gt;The corresponding bits in the FMC_SDCR2 register are read only.</Description>
    </RefParameter>
    <!-- FMC_SDTRx TMRD -->
    <RefParameter Comment="Load mode register to active delay" DefaultValue="16" Max="16" Min="1" Name="LoadToActiveDelay2" Type="integer" TabName="SDRAM 2" Group="SDRAM timing in memory clock cycles">
      <Description>Specifies the delay between a Load Mode Register command and an Active or Refresh command in number of memory clock cycles.&lt;br&gt;If two SDRAM devices are connected, all the accesses performed simultaneously to both devices by the Command Mode register (Load Mode Register command) are issued using the timing parameters configured for Bank 1 (TMRD (Load mode register to active delay) and TRAS (Self-refresh time) timings) in the FMC_SDTR1 register.&lt;br&gt;The TRP (Row precharge delay) and TRC (Row cycle delay) timings are only configured in the FMC_SDTR1 register. If two SDRAM devices are used, the TRP and TRC timings must be programmed with the timings of the slowest device.</Description>
    </RefParameter>
    <!-- FMC_SDTRx TXSR -->
    <RefParameter Comment="Exit self-refresh delay" DefaultValue="16" Max="16" Min="1" Name="ExitSelfRefreshDelay2" Type="integer" TabName="SDRAM 2" Group="SDRAM timing in memory clock cycles">
      <Description>Specifies the delay from releasing the Self-refresh command to issuing the Activate command in number of memory clock cycles.&lt;br&gt;If two SDRAM devices are used, the FMC_SDTR1 and FMC_SDTR2 registers must be programmed with the same Exit Self-refresh Delay corresponding to the slowest SDRAM device.</Description>
    </RefParameter>
    <!-- FMC_SDTRx TRAS -->
    <RefParameter Comment="Self-refresh time" DefaultValue="16" Max="16" Min="1" Name="SelfRefreshTime2" Type="integer" TabName="SDRAM 2" Group="SDRAM timing in memory clock cycles">
      <Description>Specifies the minimum Self-refresh period in number of memory clock cycles.</Description>
    </RefParameter>
    <!-- FMC_SDTRx TRC -->
    <RefParameter Comment="SDRAM common row cycle delay" DefaultValue="16" Max="16" Min="1" Name="RowCycleDelay2" Type="integer" TabName="SDRAM 2" Group="SDRAM timing in memory clock cycles">
      <Description>Specifies the delay between the Refresh command and the Activate command, as well as the delay between two consecutive Refresh commands.&lt;br&gt;It is expressed in number of memory clock cycles.&lt;br&gt;The Row Cycle Delay is only configured in the FMC_SDTR1 register. If two SDRAM devices are used, the Row Cycle Delay must be programmed with the timings of the slowest device.</Description>
    </RefParameter>
    <!-- FMC_SDTRx TWR -->
    <RefParameter Comment="Write recovery time" DefaultValue="16" Max="16" Min="=MAX(1,MAX(SelfRefreshTime2-RCDDelay2,RowCycleDelay2-RCDDelay2-RPDelay2))" Name="WriteRecoveryTime2" Type="integer" TabName="SDRAM 2" Group="SDRAM timing in memory clock cycles">
      <Description>Specifies the delay between a Write and a Precharge command in number of memory clock cycles.&lt;br&gt;WriteRecoveryTime must satisfy the following constraints:&lt;br&gt;1: WriteRecoveryTime &gt;= SelfRefreshTime - RowToColumnDelay,&lt;br&gt;2: WriteRecoveryTime &gt;= RowCycleDelay - RowToColumnDelay - RowPrechargeDelay.&lt;br&gt;If two SDRAM devices are used, the FMC_SDTR1 and FMC_SDTR2 registers must be programmed with the same Write Recovery Time corresponding to the slowest SDRAM device.</Description>
    </RefParameter>
    <!-- FMC_SDTRx TRP -->
    <RefParameter Comment="SDRAM common row precharge delay" DefaultValue="16" Max="16" Min="1" Name="RPDelay2" Type="integer" TabName="SDRAM 2" Group="SDRAM timing in memory clock cycles">
      <Description>Specifies the delay between a Precharge command and another command in number of memory clock cycles.&lt;br&gt;The Row Precharge Delay is only configured in the FMC_SDTR1 register. If two SDRAM devices are used, the Row Precharge Delay must be programmed with the timing of the slowest device.</Description>
    </RefParameter>
    <!-- FMC_SDTRx TRCD -->
    <RefParameter Comment="Row to column delay" DefaultValue="16" Max="16" Min="1" Name="RCDDelay2" Type="integer" TabName="SDRAM 2" Group="SDRAM timing in memory clock cycles">
      <Description>Specifies the delay between the Activate command and a Read/Write command in number of memory clock cycles.</Description>
    </RefParameter>
    <!-- End SDRAM 2 RefParameters -->
    <!-- Begin NOR Flash 1 RefModes -->

    <RefMode Name="HAL_NOR_SRAM1_Init" Comment="NOR SRAM Init" Abstract="true">
      <Parameter Name="NORSRAM_Instance">
        <PossibleValue>FMC_NORSRAM_DEVICE</PossibleValue>
      </Parameter>
      <Parameter Name="Extended"/>
      <Parameter Name="MemoryType1"/>
      <Parameter Name="NSBank1"/>
      <Parameter Name="DataAddressMux1"/>
      <Parameter Name="NSMemoryDataWidth1"/>
      <Parameter Name="WriteOperation1"/>
      <Parameter Name="ExtendedMode1"/>
      <Parameter Name="BurstAccessMode1"/>
      <Parameter Name="WriteBurst1"/>
      <Parameter Name="PageSize1"/>
      <Parameter Name="ContinuousClock1"/>
      <Parameter Name="WaitSignal1"/>
      <Parameter Name="WaitSignalActive1"/>
      <Parameter Name="AsynchronousWait1"/>
      <Parameter Name="WaitSignalPolarity1"/>
      <Parameter Name="WrapMode1"/>
      <Parameter Name="AddressSetupTime1"/>
      <Parameter Name="AddressHoldTime1"/>
      <Parameter Name="DataSetupTime1"/>
      <Parameter Name="BusTurnAroundDuration1"/>
      <Parameter Name="CLKDivision1"/>
      <Parameter Name="DataLatency1"/>
      <Parameter Name="AccessMode1"/>
      <Parameter Name="ExtendedAddressSetupTime1"/>
      <Parameter Name="ExtendedAddressHoldTime1"/>
      <Parameter Name="ExtendedDataSetupTime1"/>
      <Parameter Name="ExtendedBusTurnAroundDuration1"/>
      <Parameter Name="ExtendedCLKDivision1"/>
      <Parameter Name="ExtendedDataLatency1"/>
      <Parameter Name="ExtendedAccessMode1"/>
      <Parameter Name="NSCoherentPinout1"/>
   </RefMode>
   <RefMode Name="HAL_NOR1_Init" Comment="NOR Init" Abstract="true" BaseMode="HAL_NOR_SRAM1_Init">
      <ConfigForMode>HAL_NOR1_Init</ConfigForMode>
   </RefMode>
   <RefMode Name="HAL_SRAM1_Init" Comment="SRAM Init" Abstract="true" BaseMode="HAL_NOR_SRAM1_Init">
      <ConfigForMode>HAL_SRAM1_Init</ConfigForMode>
   </RefMode>
   <RefMode Name="NorPsramChipSelect1_1" Comment="NOR/PSRAM Chip Select 1" BaseMode="HAL_NOR_SRAM1_Init"/>
   <RefMode Name="NorPsramChipSelect2_1" Comment="NOR/PSRAM Chip Select 2" BaseMode="HAL_NOR_SRAM1_Init"/>
   <RefMode Name="NorPsramChipSelect3_1" Comment="NOR/PSRAM Chip Select 3" BaseMode="HAL_NOR_SRAM1_Init"/>
   <RefMode Name="NorPsramChipSelect4_1" Comment="NOR/PSRAM Chip Select 4" BaseMode="HAL_NOR_SRAM1_Init"/>
   <RefMode Name="Lcd1" Comment="Lcd Interface" BaseMode="HAL_SRAM1_Init" HalMode="SRAM"/>
   <!-- Begin MUX_MEMORY RefModes -->
   <RefMode Name="MuxedNorFlash1" Comment="Muxed NOR Flash" BaseMode="HAL_NOR1_Init" HalMode="NOR"/>
   <RefMode Name="MuxedPsram1" Comment="Muxed Psram" BaseMode="HAL_SRAM1_Init" HalMode="SRAM"/>
   <!-- End MUX_MEMORY RefModes -->
   <!-- End NOR Flash 1 RefModes -->
    <!-- Begin NOR Flash 2 RefModes -->

    <RefMode Name="HAL_NOR_SRAM2_Init" Comment="NOR SRAM Init" Abstract="true">
      <Parameter Name="NORSRAM_Instance">
        <PossibleValue>FMC_NORSRAM_DEVICE</PossibleValue>
      </Parameter>
      <Parameter Name="Extended"/>
      <Parameter Name="MemoryType2"/>
      <Parameter Name="NSBank2"/>
      <Parameter Name="DataAddressMux2"/>
      <Parameter Name="NSMemoryDataWidth2"/>
      <Parameter Name="WriteOperation2"/>
      <Parameter Name="ExtendedMode2"/>
      <Parameter Name="BurstAccessMode2"/>
      <Parameter Name="WriteBurst2"/>
      <Parameter Name="PageSize2"/>
      <Parameter Name="ContinuousClock2"/>
      <Parameter Name="WaitSignal2"/>
      <Parameter Name="WaitSignalActive2"/>
      <Parameter Name="AsynchronousWait2"/>
      <Parameter Name="WaitSignalPolarity2"/>
      <Parameter Name="WrapMode2"/>
      <Parameter Name="AddressSetupTime2"/>
      <Parameter Name="AddressHoldTime2"/>
      <Parameter Name="DataSetupTime2"/>
      <Parameter Name="BusTurnAroundDuration2"/>
      <Parameter Name="CLKDivision2"/>
      <Parameter Name="DataLatency2"/>
      <Parameter Name="AccessMode2"/>
      <Parameter Name="ExtendedAddressSetupTime2"/>
      <Parameter Name="ExtendedAddressHoldTime2"/>
      <Parameter Name="ExtendedDataSetupTime2"/>
      <Parameter Name="ExtendedBusTurnAroundDuration2"/>
      <Parameter Name="ExtendedCLKDivision2"/>
      <Parameter Name="ExtendedDataLatency2"/>
      <Parameter Name="ExtendedAccessMode2"/>
      <Parameter Name="NSCoherentPinout2"/>
   </RefMode>
   <RefMode Name="HAL_NOR2_Init" Comment="NOR Init" Abstract="true" BaseMode="HAL_NOR_SRAM2_Init">
      <ConfigForMode>HAL_NOR2_Init</ConfigForMode>
   </RefMode>
   <RefMode Name="HAL_SRAM2_Init" Comment="SRAM Init" Abstract="true" BaseMode="HAL_NOR_SRAM2_Init">
      <ConfigForMode>HAL_SRAM2_Init</ConfigForMode>
   </RefMode>
   <RefMode Name="NorPsramChipSelect1_2" Comment="NOR/PSRAM Chip Select 1" BaseMode="HAL_NOR_SRAM2_Init"/>
   <RefMode Name="NorPsramChipSelect2_2" Comment="NOR/PSRAM Chip Select 2" BaseMode="HAL_NOR_SRAM2_Init"/>
   <RefMode Name="NorPsramChipSelect3_2" Comment="NOR/PSRAM Chip Select 3" BaseMode="HAL_NOR_SRAM2_Init"/>
   <RefMode Name="NorPsramChipSelect4_2" Comment="NOR/PSRAM Chip Select 4" BaseMode="HAL_NOR_SRAM2_Init"/>
   <RefMode Name="Lcd2" Comment="Lcd Interface" BaseMode="HAL_SRAM2_Init" HalMode="SRAM"/>
   <!-- Begin MUX_MEMORY RefModes -->
   <RefMode Name="MuxedNorFlash2" Comment="Muxed NOR Flash" BaseMode="HAL_NOR2_Init" HalMode="NOR"/>
   <RefMode Name="MuxedPsram2" Comment="Muxed Psram" BaseMode="HAL_SRAM2_Init" HalMode="SRAM"/>
   <!-- End MUX_MEMORY RefModes -->
   <!-- End NOR Flash 2 RefModes -->
    <!-- Begin NOR Flash 3 RefModes -->

    <RefMode Name="HAL_NOR_SRAM3_Init" Comment="NOR SRAM Init" Abstract="true">
      <Parameter Name="NORSRAM_Instance">
        <PossibleValue>FMC_NORSRAM_DEVICE</PossibleValue>
      </Parameter>
      <Parameter Name="Extended"/>
      <Parameter Name="MemoryType3"/>
      <Parameter Name="NSBank3"/>
      <Parameter Name="DataAddressMux3"/>
      <Parameter Name="NSMemoryDataWidth3"/>
      <Parameter Name="WriteOperation3"/>
      <Parameter Name="ExtendedMode3"/>
      <Parameter Name="BurstAccessMode3"/>
      <Parameter Name="WriteBurst3"/>
      <Parameter Name="PageSize3"/>
      <Parameter Name="ContinuousClock3"/>
      <Parameter Name="WaitSignal3"/>
      <Parameter Name="WaitSignalActive3"/>
      <Parameter Name="AsynchronousWait3"/>
      <Parameter Name="WaitSignalPolarity3"/>
      <Parameter Name="WrapMode3"/>
      <Parameter Name="AddressSetupTime3"/>
      <Parameter Name="AddressHoldTime3"/>
      <Parameter Name="DataSetupTime3"/>
      <Parameter Name="BusTurnAroundDuration3"/>
      <Parameter Name="CLKDivision3"/>
      <Parameter Name="DataLatency3"/>
      <Parameter Name="AccessMode3"/>
      <Parameter Name="ExtendedAddressSetupTime3"/>
      <Parameter Name="ExtendedAddressHoldTime3"/>
      <Parameter Name="ExtendedDataSetupTime3"/>
      <Parameter Name="ExtendedBusTurnAroundDuration3"/>
      <Parameter Name="ExtendedCLKDivision3"/>
      <Parameter Name="ExtendedDataLatency3"/>
      <Parameter Name="ExtendedAccessMode3"/>
      <Parameter Name="NSCoherentPinout3"/>
   </RefMode>
   <RefMode Name="HAL_NOR3_Init" Comment="NOR Init" Abstract="true" BaseMode="HAL_NOR_SRAM3_Init">
      <ConfigForMode>HAL_NOR3_Init</ConfigForMode>
   </RefMode>
   <RefMode Name="HAL_SRAM3_Init" Comment="SRAM Init" Abstract="true" BaseMode="HAL_NOR_SRAM3_Init">
      <ConfigForMode>HAL_SRAM3_Init</ConfigForMode>
   </RefMode>
   <RefMode Name="NorPsramChipSelect1_3" Comment="NOR/PSRAM Chip Select 1" BaseMode="HAL_NOR_SRAM3_Init"/>
   <RefMode Name="NorPsramChipSelect2_3" Comment="NOR/PSRAM Chip Select 2" BaseMode="HAL_NOR_SRAM3_Init"/>
   <RefMode Name="NorPsramChipSelect3_3" Comment="NOR/PSRAM Chip Select 3" BaseMode="HAL_NOR_SRAM3_Init"/>
   <RefMode Name="NorPsramChipSelect4_3" Comment="NOR/PSRAM Chip Select 4" BaseMode="HAL_NOR_SRAM3_Init"/>
   <RefMode Name="Lcd3" Comment="Lcd Interface" BaseMode="HAL_SRAM3_Init" HalMode="SRAM"/>
   <!-- Begin MUX_MEMORY RefModes -->
   <RefMode Name="MuxedNorFlash3" Comment="Muxed NOR Flash" BaseMode="HAL_NOR3_Init" HalMode="NOR"/>
   <RefMode Name="MuxedPsram3" Comment="Muxed Psram" BaseMode="HAL_SRAM3_Init" HalMode="SRAM"/>
   <!-- End MUX_MEMORY RefModes -->
   <!-- End NOR Flash 3 RefModes -->
   <!-- Begin NAND Flash 1 RefModes -->

   <RefMode Name="HAL_NAND1_Init" Comment="NAND Init" Abstract="true">
      <ConfigForMode>HAL_NAND1_Init</ConfigForMode>
      <Parameter Name="NAND_Instance">
        <PossibleValue>FMC_NAND_DEVICE</PossibleValue>
      </Parameter>
      <Parameter Name="NandBank1"/>
      <Parameter Name="NandMemoryDataWidth1"/>
      <Parameter Name="Waitfeature1"/>
      <Parameter Name="EccComputation1"/>
      <Parameter Name="ECCPageSize1"/>
      <Parameter Name="TCLRSetupTime1"/>
      <Parameter Name="TARSetupTime1"/>
      <Parameter Name="CommonSpaceSetupTime1"/>
      <Parameter Name="CommonSpaceWaitSetupTime1"/>
      <Parameter Name="CommonSpaceHoldSetupTime1"/>
      <Parameter Name="CommonSpaceHiZSetupTime1"/>
      <Parameter Name="AttributeSpaceSetupTime1"/>
      <Parameter Name="AttributeSpaceWaitSetupTime1"/>
      <Parameter Name="AttributeSpaceHoldSetupTime1"/>
      <Parameter Name="AttributeSpaceHiZSetupTime1"/>
      <Parameter Name="NandPageSize1"/>
      <Parameter Name="NandSpareAreaSize1"/>
      <Parameter Name="NandBlockSize1"/>
      <Parameter Name="NandBlockNbr1"/>
      <Parameter Name="NandPlaneNbr1"/>
      <Parameter Name="NandPlaneSize1"/>
      <Parameter Name="NandExtraCommandEnable1"/>
      <Parameter Name="NandCoherentPinout1"/>
   </RefMode>
   <RefMode Name="NandChipSelect2_1" Comment="NAND Flash" BaseMode="HAL_NAND1_Init" HalMode="NAND">
       <Parameter Name="NandBank1">
         <PossibleValue>FMC_NAND_BANK2</PossibleValue>
       </Parameter>
   </RefMode>
   <RefMode Name="NandChipSelect3_1" Comment="NAND Flash" BaseMode="HAL_NAND1_Init" HalMode="NAND">
       <Parameter Name="NandBank1">
         <PossibleValue>FMC_NAND_BANK3</PossibleValue>
       </Parameter>
   </RefMode>
   <!-- End NAND Flash 1 RefModes -->
   <!-- Begin SDRAM 1 RefModes -->

   <RefMode Name="HAL_SDRAM1_Init" Comment="SDRAM Init" Abstract="true">
      <ConfigForMode>HAL_SDRAM1_Init</ConfigForMode>
      <Parameter Name="SDRAM_Instance">
        <PossibleValue>FMC_SDRAM_DEVICE</PossibleValue>
      </Parameter>
      <Parameter Name="SDBank1"/>
      <Parameter Name="ColumnBitsNumber1"/>
      <Parameter Name="RowBitsNumber1"/>
      <Parameter Name="SDMemoryDataWidth1"/>
      <Parameter Name="InternalBankNumber1"/>
      <Parameter Name="CASLatency1"/>
      <Parameter Name="WriteProtection1"/>
      <Parameter Name="SDClockPeriod1"/>
      <Parameter Name="ReadBurst1"/>
      <Parameter Name="ReadPipeDelay1"/>
      <Parameter Name="LoadToActiveDelay1"/>
      <Parameter Name="ExitSelfRefreshDelay1"/>
      <Parameter Name="SelfRefreshTime1"/>
      <Parameter Name="RowCycleDelay1"/>
      <Parameter Name="WriteRecoveryTime1"/>
      <Parameter Name="RPDelay1"/>
      <Parameter Name="RCDDelay1"/>
      <Parameter Name="SDCoherentPinout1"/>
   </RefMode>
   <RefMode Name="SdramChipSelect1_1" Comment="SDRAM" BaseMode="HAL_SDRAM1_Init" HalMode="SDRAM">
      <Parameter Name="SDBank1">
        <PossibleValue>FMC_SDRAM_BANK1</PossibleValue>
      </Parameter>
   </RefMode>
   <RefMode Name="SdramChipSelect2_1" Comment="SDRAM" BaseMode="HAL_SDRAM1_Init" HalMode="SDRAM">
      <Parameter Name="SDBank1">
        <PossibleValue>FMC_SDRAM_BANK2</PossibleValue>
      </Parameter>
   </RefMode>
   <!-- End SDRAM 1 RefModes -->
   <!-- Begin SDRAM 2 RefModes -->

   <RefMode Name="HAL_SDRAM2_Init" Comment="SDRAM Init" Abstract="true">
      <ConfigForMode>HAL_SDRAM2_Init</ConfigForMode>
      <Parameter Name="SDRAM_Instance">
        <PossibleValue>FMC_SDRAM_DEVICE</PossibleValue>
      </Parameter>
      <Parameter Name="SDBank2"/>
      <Parameter Name="ColumnBitsNumber2"/>
      <Parameter Name="RowBitsNumber2"/>
      <Parameter Name="SDMemoryDataWidth2"/>
      <Parameter Name="InternalBankNumber2"/>
      <Parameter Name="CASLatency2"/>
      <Parameter Name="WriteProtection2"/>
      <Parameter Name="SDClockPeriod2"/>
      <Parameter Name="ReadBurst2"/>
      <Parameter Name="ReadPipeDelay2"/>
      <Parameter Name="LoadToActiveDelay2"/>
      <Parameter Name="ExitSelfRefreshDelay2"/>
      <Parameter Name="SelfRefreshTime2"/>
      <Parameter Name="RowCycleDelay2"/>
      <Parameter Name="WriteRecoveryTime2"/>
      <Parameter Name="RPDelay2"/>
      <Parameter Name="RCDDelay2"/>
      <Parameter Name="SDCoherentPinout2"/>
   </RefMode>
   <RefMode Name="SdramChipSelect1_2" Comment="SDRAM" BaseMode="HAL_SDRAM2_Init" HalMode="SDRAM">
      <Parameter Name="SDBank2">
        <PossibleValue>FMC_SDRAM_BANK1</PossibleValue>
      </Parameter>
   </RefMode>
   <RefMode Name="SdramChipSelect2_2" Comment="SDRAM" BaseMode="HAL_SDRAM2_Init" HalMode="SDRAM">
      <Parameter Name="SDBank2">
        <PossibleValue>FMC_SDRAM_BANK2</PossibleValue>
      </Parameter>
   </RefMode>
   <!-- End SDRAM 2 RefModes -->
  <!-- Begin ModeLogicOperator -->

  <ModeLogicOperator Name="XOR">
    <!-- Begin Modes -->
    <!-- Begin NOR Flash 1 Modes -->
    <Mode Name="NorFlash1" UserName="NOR Flash/PSRAM/SRAM/ROM/LCD 1">
      <ModeLogicOperator Name="OR">
        <Mode Name="NorPsramChipSelect1" UserName="Chip Select">
          <ModeLogicOperator Name="XOR">
            <Mode Name="NorPsramChipSelect1_1" UserName="NE1" ShrinkName="NE1 Chip Select">
              <SignalLogicalOp Name="AND">
                <Signal Name="NE1"/>
              </SignalLogicalOp>
              <Semaphore>NorPsramChipSelect1_1</Semaphore>
              <Semaphore>NE1NorPsramChipSelect</Semaphore>
            </Mode>
            <Mode Name="NorPsramChipSelect2_1" UserName="NE2" ShrinkName="NE2 Chip Select">
              <SignalLogicalOp Name="AND">
                <Signal Name="NE2"/>
              </SignalLogicalOp>
              <Semaphore>NorPsramChipSelect2_1</Semaphore>
            </Mode>
            <Mode Name="NorPsramChipSelect3_1" UserName="NE3" ShrinkName="NE3 Chip Select">
              <SignalLogicalOp Name="AND">
                <Signal Name="NE3"/>
              </SignalLogicalOp>
              <Semaphore>NorPsramChipSelect3_1</Semaphore>
            </Mode>
            <Mode Name="NorPsramChipSelect4_1" UserName="NE4" ShrinkName="NE4 Chip Select">
              <SignalLogicalOp Name="AND">
                <Signal Name="NE4"/>
              </SignalLogicalOp>
              <Semaphore>NorPsramChipSelect4_1</Semaphore>
            </Mode>
          </ModeLogicOperator>
          <Semaphore>NorPsramChipSelect1</Semaphore>
        </Mode>
        <Mode Name="MemoryType1" UserName="Memory type">
          <ModeLogicOperator Name="XOR">
            <Mode Name="Fake1" UserName="Fake">
              <SignalLogicalOp Name="AND">
                <Signal Name="FAKE"/>
              </SignalLogicalOp>
            </Mode>
            <Mode Name="Lcd1" UserName="LCD Interface">
              <SignalLogicalOp Name="AND">
                <Signal Name="NOE"/>
                <Signal Name="NWE"/>
              </SignalLogicalOp>
              <Semaphore>Lcd1</Semaphore>
              <Semaphore>MW_FMC_MW</Semaphore>
            </Mode>
            <!-- Begin MUX_MEMORY Modes -->
            <Mode Name="MuxedNorFlash1" UserName="Muxed NOR Flash">
              <SignalLogicalOp Name="AND">
                <Signal Name="NOE"/>
                <Signal Name="NWE"/>
              </SignalLogicalOp>
              <Semaphore>MuxedNorFlash1</Semaphore>
            </Mode>
            <Mode Name="MuxedPsram1" UserName="Muxed PSRAM">
              <SignalLogicalOp Name="AND">
                <Signal Name="NOE"/>
                <Signal Name="NWE"/>
              </SignalLogicalOp>
              <Semaphore>MuxedPsram1</Semaphore>
            </Mode>
            <!-- End MUX_MEMORY Modes -->
          </ModeLogicOperator>
          <Condition Expression="NorPsramChipSelect1" Diagnostic="Chip Select disabled"/>
        </Mode>
        <Mode Name="OneBitAddress1" UserName="LCD Register Select">
          <ModeLogicOperator Name="XOR">
            <Mode Name="A0_1" UserName="A0" ShrinkName="A0 Register Select">
              <SignalLogicalOp Name="AND">
                <Signal Name="A0"/>
              </SignalLogicalOp>
            </Mode>
            <Mode Name="A1_1" UserName="A1">
              <SignalLogicalOp Name="AND">
                <Signal Name="A1"/>
              </SignalLogicalOp>
            </Mode>
            <Mode Name="A2_1" UserName="A2">
              <SignalLogicalOp Name="AND">
                <Signal Name="A2"/>
              </SignalLogicalOp>
            </Mode>
            <Mode Name="A3_1" UserName="A3">
              <SignalLogicalOp Name="AND">
                <Signal Name="A3"/>
              </SignalLogicalOp>
            </Mode>
            <Mode Name="A4_1" UserName="A4">
              <SignalLogicalOp Name="AND">
                <Signal Name="A4"/>
              </SignalLogicalOp>
            </Mode>
            <Mode Name="A5_1" UserName="A5">
              <SignalLogicalOp Name="AND">
                <Signal Name="A5"/>
              </SignalLogicalOp>
            </Mode>
            <Mode Name="A6_1" UserName="A6">
              <SignalLogicalOp Name="AND">
                <Signal Name="A6"/>
              </SignalLogicalOp>
            </Mode>
            <Mode Name="A7_1" UserName="A7">
              <SignalLogicalOp Name="AND">
                <Signal Name="A7"/>
              </SignalLogicalOp>
            </Mode>
            <Mode Name="A8_1" UserName="A8">
              <SignalLogicalOp Name="AND">
                <Signal Name="A8"/>
              </SignalLogicalOp>
            </Mode>
            <Mode Name="A9_1" UserName="A9">
              <SignalLogicalOp Name="AND">
                <Signal Name="A9"/>
              </SignalLogicalOp>
            </Mode>
            <Mode Name="A10_1" UserName="A10">
              <SignalLogicalOp Name="AND">
                <Signal Name="A10"/>
              </SignalLogicalOp>
            </Mode>
            <Mode Name="A11_1" UserName="A11">
              <SignalLogicalOp Name="AND">
                <Signal Name="A11"/>
              </SignalLogicalOp>
            </Mode>
            <Mode Name="A12_1" UserName="A12">
              <SignalLogicalOp Name="AND">
                <Signal Name="A12"/>
              </SignalLogicalOp>
            </Mode>
            <Mode Name="A13_1" UserName="A13">
              <SignalLogicalOp Name="AND">
                <Signal Name="A13"/>
              </SignalLogicalOp>
            </Mode>
            <Mode Name="A14_1" UserName="A14">
              <SignalLogicalOp Name="AND">
                <Signal Name="A14"/>
              </SignalLogicalOp>
            </Mode>
            <Mode Name="A15_1" UserName="A15">
              <SignalLogicalOp Name="AND">
                <Signal Name="A15"/>
              </SignalLogicalOp>
            </Mode>
            <Mode Name="A16_1" UserName="A16">
              <SignalLogicalOp Name="AND">
                <Signal Name="A16"/>
              </SignalLogicalOp>
            </Mode>
            <Mode Name="A17_1" UserName="A17">
              <SignalLogicalOp Name="AND">
                <Signal Name="A17"/>
              </SignalLogicalOp>
            </Mode>
            <Mode Name="A18_1" UserName="A18">
              <SignalLogicalOp Name="AND">
                <Signal Name="A18"/>
              </SignalLogicalOp>
            </Mode>
            <Mode Name="A19_1" UserName="A19">
              <SignalLogicalOp Name="AND">
                <Signal Name="A19"/>
              </SignalLogicalOp>
            </Mode>
            <Mode Name="A20_1" UserName="A20">
              <SignalLogicalOp Name="AND">
                <Signal Name="A20"/>
              </SignalLogicalOp>
            </Mode>
            <Mode Name="A21_1" UserName="A21">
              <SignalLogicalOp Name="AND">
                <Signal Name="A21"/>
              </SignalLogicalOp>
            </Mode>
            <Mode Name="A22_1" UserName="A22">
              <SignalLogicalOp Name="AND">
                <Signal Name="A22"/>
              </SignalLogicalOp>
            </Mode>
            <Mode Name="A23_1" UserName="A23">
              <SignalLogicalOp Name="AND">
                <Signal Name="A23"/>
              </SignalLogicalOp>
            </Mode>
            <Mode Name="A24_1" UserName="A24">
              <SignalLogicalOp Name="AND">
                <Signal Name="A24"/>
              </SignalLogicalOp>
            </Mode>
            <Mode Name="A25_1" UserName="A25">
              <SignalLogicalOp Name="AND">
                <Signal Name="A25"/>
              </SignalLogicalOp>
            </Mode>
          </ModeLogicOperator>
          <Semaphore>OneBitAddress1</Semaphore>
          <Condition Expression="Lcd1" Diagnostic="Only available for LCD Interface"/>
        </Mode>
        <Mode Name="Data1" UserName="Data">
          <SignalLogicalOp Name="AND">
            <Signal Name="D0"/>
            <Signal Name="D1"/>
            <Signal Name="D2"/>
            <Signal Name="D3"/>
            <Signal Name="D4"/>
            <Signal Name="D5"/>
            <Signal Name="D6"/>
            <Signal Name="D7"/>
          </SignalLogicalOp>
          <ModeLogicOperator Name="XOR">
            <Mode Name="8b-d1" UserName="8 bits" ShrinkName="8-bit data">
              <Semaphore>_8_bit_data1</Semaphore>
            </Mode>
            <Mode Name="16b-d1" UserName="16 bits">
              <SignalLogicalOp Name="AND">
                <Signal Name="D8"/>
                <Signal Name="D9"/>
                <Signal Name="D10"/>
                <Signal Name="D11"/>
                <Signal Name="D12"/>
                <Signal Name="D13"/>
                <Signal Name="D14"/>
                <Signal Name="D15"/>
              </SignalLogicalOp>
              <Semaphore>_16_bit_data1</Semaphore>
            </Mode>
          </ModeLogicOperator>
          <Semaphore>Data1</Semaphore>
          <Condition Expression="OneBitAddress1" Diagnostic="LCD Register Select disabled"/>
        </Mode>
        <!-- Begin MUX_ADDRESS Modes -->
        <Mode Name="NorPsramDataAddress1" UserName="Data/Address">
          <ModeLogicOperator Name="LIST">
            <Mode Name="8b-da1" UserName="8 bits" ShrinkName="8-bit data/address">
              <SignalLogicalOp Name="AND">
                <Signal Name="DA0"/>
                <Signal Name="DA1"/>
                <Signal Name="DA2"/>
                <Signal Name="DA3"/>
                <Signal Name="DA4"/>
                <Signal Name="DA5"/>
                <Signal Name="DA6"/>
                <Signal Name="DA7"/>
              </SignalLogicalOp>
              <Semaphore>_8b_da1</Semaphore>
            </Mode>
            <Mode Name="9b-da1" UserName="9 bits">
              <SignalLogicalOp Name="AND">
                <Signal Name="DA8"/>
              </SignalLogicalOp>
              <Semaphore>_9b_da1</Semaphore>
            </Mode>
            <Mode Name="10b-da1" UserName="10 bits">
              <SignalLogicalOp Name="AND">
                <Signal Name="DA9"/>
              </SignalLogicalOp>
              <Semaphore>_10b_da1</Semaphore>
            </Mode>
            <Mode Name="11b-da1" UserName="11 bits">
              <SignalLogicalOp Name="AND">
                <Signal Name="DA10"/>
              </SignalLogicalOp>
              <Semaphore>_11b_da1</Semaphore>
            </Mode>
            <Mode Name="12b-da1" UserName="12 bits">
              <SignalLogicalOp Name="AND">
                <Signal Name="DA11"/>
              </SignalLogicalOp>
              <Semaphore>_12b_da1</Semaphore>
            </Mode>
            <Mode Name="13b-da1" UserName="13 bits">
              <SignalLogicalOp Name="AND">
                <Signal Name="DA12"/>
              </SignalLogicalOp>
              <Semaphore>_13b_da1</Semaphore>
            </Mode>
            <Mode Name="14b-da1" UserName="14 bits">
              <SignalLogicalOp Name="AND">
                <Signal Name="DA13"/>
              </SignalLogicalOp>
              <Semaphore>_14b_da1</Semaphore>
            </Mode>
            <Mode Name="15b-da1" UserName="15 bits">
              <SignalLogicalOp Name="AND">
                <Signal Name="DA14"/>
              </SignalLogicalOp>
              <Semaphore>_15b_da1</Semaphore>
            </Mode>
            <Mode Name="16b-da1" UserName="16 bits">
              <SignalLogicalOp Name="AND">
                <Signal Name="DA15"/>
              </SignalLogicalOp>
              <Semaphore>_16b_da1</Semaphore>
            </Mode>
            <Mode Name="17b-da1" UserName="17 bits">
              <SignalLogicalOp Name="AND">
                <Signal Name="A16"/>
              </SignalLogicalOp>
              <Semaphore>_17b_da1</Semaphore>
            </Mode>
            <Mode Name="18b-da1" UserName="18 bits">
              <SignalLogicalOp Name="AND">
                <Signal Name="A17"/>
              </SignalLogicalOp>
              <Semaphore>_18b_da1</Semaphore>
            </Mode>
            <Mode Name="19b-da1" UserName="19 bits">
              <SignalLogicalOp Name="AND">
                <Signal Name="A18"/>
              </SignalLogicalOp>
              <Semaphore>_19b_da1</Semaphore>
            </Mode>
            <Mode Name="20b-da1" UserName="20 bits">
              <SignalLogicalOp Name="AND">
                <Signal Name="A19"/>
              </SignalLogicalOp>
              <Semaphore>_20b_da1</Semaphore>
            </Mode>
            <Mode Name="21b-da1" UserName="21 bits">
              <SignalLogicalOp Name="AND">
                <Signal Name="A20"/>
              </SignalLogicalOp>
              <Semaphore>_21b_da1</Semaphore>
            </Mode>
            <Mode Name="22b-da1" UserName="22 bits">
              <SignalLogicalOp Name="AND">
                <Signal Name="A21"/>
              </SignalLogicalOp>
              <Semaphore>_22b_da1</Semaphore>
            </Mode>
            <Mode Name="23b-da1" UserName="23 bits">
              <SignalLogicalOp Name="AND">
                <Signal Name="A22"/>
              </SignalLogicalOp>
              <Semaphore>_23b_da1</Semaphore>
            </Mode>
            <Mode Name="24b-da1" UserName="24 bits">
              <SignalLogicalOp Name="AND">
                <Signal Name="A23"/>
              </SignalLogicalOp>
              <Semaphore>_24b_da1</Semaphore>
            </Mode>
            <Mode Name="25b-da1" UserName="25 bits">
              <SignalLogicalOp Name="AND">
                <Signal Name="A24"/>
              </SignalLogicalOp>
              <Semaphore>_25b_da1</Semaphore>
            </Mode>
            <Mode Name="26b-da1" UserName="26 bits">
              <SignalLogicalOp Name="AND">
                <Signal Name="A25"/>
              </SignalLogicalOp>
              <Semaphore>_26b_da1</Semaphore>
            </Mode>
          </ModeLogicOperator>
          <Semaphore>NorPsramDataAddress1</Semaphore>
          <Condition Expression="MuxedNorFlash1|MuxedPsram1" Diagnostic="Memory type should be multiplexed NOR Flash or multiplexed PSRAM"/>
        </Mode>
        <!-- End MUX_ADDRESS Modes -->
        <!-- Begin OTHER_MEMORY_FEATURE Modes -->
        <Mode Name="NorPsramClock1" UserName="Clock">
          <SignalLogicalOp Name="AND">
            <Signal Name="CLK"/>
          </SignalLogicalOp>
          <ModeLogicOperator Name="XOR">
            <Mode Name="BurstRead1" UserName="Burst Read">
                <Semaphore>BurstReadMode1</Semaphore>
            </Mode>
            <Mode Name="BurstWrite1" UserName="Burst Write">
                <Semaphore>BurstWriteMode1</Semaphore>
                <Condition Expression="Psram1|MuxedPsram1" Diagnostic="Only for PSRAM"/>
            </Mode>
            <Mode Name="BurstReadWrite1" UserName="Burst Read Write">
                <Semaphore>BurstReadMode1</Semaphore>
                <Semaphore>BurstWriteMode1</Semaphore>
                <Condition Expression="Psram1|MuxedPsram1" Diagnostic="Only for PSRAM"/>
            </Mode>
          </ModeLogicOperator>
          <Semaphore>NorPsramClock1</Semaphore>
          <Condition Expression="NorFlash1|MuxedNorFlash1|Psram1|MuxedPsram1" Diagnostic="Only for NOR Flash and PSRAM"/>
        </Mode>
        <Mode Name="AddressValid1" UserName="Address valid">
          <ModeLogicOperator Name="OR">
            <Mode Name="AddressValid1" UserName="Address valid">
              <SignalLogicalOp Name="AND">
                <Signal Name="NL"/>
              </SignalLogicalOp>
            </Mode>
          </ModeLogicOperator>
          <Semaphore>AddressValid1</Semaphore>
          <Condition Expression="NorFlash1|MuxedNorFlash1|Psram1|MuxedPsram1" Diagnostic="Only for NOR Flash and PSRAM"/>
        </Mode>
        <Mode Name="NorPsramWait1" UserName="Wait">
          <SignalLogicalOp Name="AND">
            <Signal Name="NWAIT"/>
          </SignalLogicalOp>
          <ModeLogicOperator Name="XOR">
            <Mode Name="AsynchronousWait1" UserName="Asynchronous" ShrinkName="Asynchronous wait">
              <Semaphore>AsynchronousWaitMode1</Semaphore>
              <Condition Expression="!NorPsramClock1|((!BurstReadMode1|!BurstWriteMode1)&amp;(Psram1|MuxedPsram1))" Diagnostic="Only for asynchronous accesses"/>
            </Mode>
            <!-- No CLK pin on DIE461 WLCSP100 -->
            <Mode Name="SynchronousWait1" UserName="Synchronous" RemoveCondition="DIE461&amp;WLCSP100">
              <Semaphore>SynchronousWaitMode1</Semaphore>
              <Condition Expression="NorPsramClock1" Diagnostic="Only for synchronous accesses"/>
            </Mode>
            <Mode Name="AsynchronousSynchronousWait1" UserName="Asynchronous Synchronous" RemoveCondition="DIE461&amp;WLCSP100">
              <Semaphore>AsynchronousWaitMode1</Semaphore>
              <Semaphore>SynchronousWaitMode1</Semaphore>
              <Condition Expression="NorPsramClock1&amp;(!BurstReadMode1|!BurstWriteMode1)&amp;(Psram1|MuxedPsram1)" Diagnostic="Only for PSRAM with either asynchronous read and synchronous write accesses or synchronous read and asynchronous write accesses"/>
            </Mode>
          </ModeLogicOperator>
          <Semaphore>NorPsramWait1</Semaphore>
          <Condition Expression="NorFlash1|MuxedNorFlash1|Psram1|MuxedPsram1|Sram1" Diagnostic="Only for NOR Flash, PSRAM and SRAM"/>
        </Mode>
        <Mode Name="Psram/Sram/ByteEnable1" UserName="Byte enable">
          <ModeLogicOperator Name="XOR">
            <Mode Name="2ByteEnable1" UserName="16-bit byte enable"><!-- 2 bytes -->
              <SignalLogicalOp Name="AND">
                <Signal Name="NBL0"/>
                <Signal Name="NBL1"/>
              </SignalLogicalOp>
              <Condition Expression="_16_bit_data1|_16b_da1|_17b_da1|_18b_da1|_19b_da1|_20b_da1|_21b_da1|_22b_da1|_23b_da1|_24b_da1|_25b_da1|_26b_da1" Diagnostic="Only for 16-bit PSRAM and SRAM"/>
            </Mode>
          </ModeLogicOperator>
          <Condition Expression="((Psram1|Sram1)&amp;_16_bit_data1)|(MuxedPsram1&amp;(_16b_da1|_17b_da1|_18b_da1|_19b_da1|_20b_da1|_21b_da1|_22b_da1|_23b_da1|_24b_da1|_25b_da1|_26b_da1))" Diagnostic="Only for 16-bit PSRAM and SRAM"/>
        </Mode>
        <!-- End OTHER_MEMORY_FEATURE Modes -->
      </ModeLogicOperator>
    </Mode>
    <!-- End NOR Flash 1 Modes -->
    <!-- Begin NOR Flash 2 Modes -->
    <Mode Name="NorFlash2" UserName="NOR Flash/PSRAM/SRAM/ROM/LCD 2">
      <ModeLogicOperator Name="OR">
        <Mode Name="NorPsramChipSelect2" UserName="Chip Select">
          <ModeLogicOperator Name="XOR">
            <Mode Name="NorPsramChipSelect1_2" UserName="NE1" ShrinkName="NE1 Chip Select">
              <SignalLogicalOp Name="AND">
                <Signal Name="NE1"/>
              </SignalLogicalOp>
              <Semaphore>NorPsramChipSelect1_2</Semaphore>
              <Semaphore>NE1NorPsramChipSelect</Semaphore>
            </Mode>
            <Mode Name="NorPsramChipSelect2_2" UserName="NE2" ShrinkName="NE2 Chip Select">
              <SignalLogicalOp Name="AND">
                <Signal Name="NE2"/>
              </SignalLogicalOp>
              <Semaphore>NorPsramChipSelect2_2</Semaphore>
            </Mode>
            <Mode Name="NorPsramChipSelect3_2" UserName="NE3" ShrinkName="NE3 Chip Select">
              <SignalLogicalOp Name="AND">
                <Signal Name="NE3"/>
              </SignalLogicalOp>
              <Semaphore>NorPsramChipSelect3_2</Semaphore>
            </Mode>
            <Mode Name="NorPsramChipSelect4_2" UserName="NE4" ShrinkName="NE4 Chip Select">
              <SignalLogicalOp Name="AND">
                <Signal Name="NE4"/>
              </SignalLogicalOp>
              <Semaphore>NorPsramChipSelect4_2</Semaphore>
            </Mode>
          </ModeLogicOperator>
          <Semaphore>NorPsramChipSelect2</Semaphore>
        </Mode>
        <Mode Name="MemoryType2" UserName="Memory type">
          <ModeLogicOperator Name="XOR">
            <Mode Name="Fake2" UserName="Fake">
              <SignalLogicalOp Name="AND">
                <Signal Name="FAKE"/>
              </SignalLogicalOp>
            </Mode>
            <Mode Name="Lcd2" UserName="LCD Interface">
              <SignalLogicalOp Name="AND">
                <Signal Name="NOE"/>
                <Signal Name="NWE"/>
              </SignalLogicalOp>
              <Semaphore>Lcd2</Semaphore>
              <Semaphore>MW_FMC_MW</Semaphore>
            </Mode>
            <!-- Begin MUX_MEMORY Modes -->
            <Mode Name="MuxedNorFlash2" UserName="Muxed NOR Flash">
              <SignalLogicalOp Name="AND">
                <Signal Name="NOE"/>
                <Signal Name="NWE"/>
              </SignalLogicalOp>
              <Semaphore>MuxedNorFlash2</Semaphore>
            </Mode>
            <Mode Name="MuxedPsram2" UserName="Muxed PSRAM">
              <SignalLogicalOp Name="AND">
                <Signal Name="NOE"/>
                <Signal Name="NWE"/>
              </SignalLogicalOp>
              <Semaphore>MuxedPsram2</Semaphore>
            </Mode>
            <!-- End MUX_MEMORY Modes -->
          </ModeLogicOperator>
          <Condition Expression="NorPsramChipSelect2" Diagnostic="Chip Select disabled"/>
        </Mode>
        <Mode Name="OneBitAddress2" UserName="LCD Register Select">
          <ModeLogicOperator Name="XOR">
            <Mode Name="A0_2" UserName="A0" ShrinkName="A0 Register Select">
              <SignalLogicalOp Name="AND">
                <Signal Name="A0"/>
              </SignalLogicalOp>
            </Mode>
            <Mode Name="A1_2" UserName="A1">
              <SignalLogicalOp Name="AND">
                <Signal Name="A1"/>
              </SignalLogicalOp>
            </Mode>
            <Mode Name="A2_2" UserName="A2">
              <SignalLogicalOp Name="AND">
                <Signal Name="A2"/>
              </SignalLogicalOp>
            </Mode>
            <Mode Name="A3_2" UserName="A3">
              <SignalLogicalOp Name="AND">
                <Signal Name="A3"/>
              </SignalLogicalOp>
            </Mode>
            <Mode Name="A4_2" UserName="A4">
              <SignalLogicalOp Name="AND">
                <Signal Name="A4"/>
              </SignalLogicalOp>
            </Mode>
            <Mode Name="A5_2" UserName="A5">
              <SignalLogicalOp Name="AND">
                <Signal Name="A5"/>
              </SignalLogicalOp>
            </Mode>
            <Mode Name="A6_2" UserName="A6">
              <SignalLogicalOp Name="AND">
                <Signal Name="A6"/>
              </SignalLogicalOp>
            </Mode>
            <Mode Name="A7_2" UserName="A7">
              <SignalLogicalOp Name="AND">
                <Signal Name="A7"/>
              </SignalLogicalOp>
            </Mode>
            <Mode Name="A8_2" UserName="A8">
              <SignalLogicalOp Name="AND">
                <Signal Name="A8"/>
              </SignalLogicalOp>
            </Mode>
            <Mode Name="A9_2" UserName="A9">
              <SignalLogicalOp Name="AND">
                <Signal Name="A9"/>
              </SignalLogicalOp>
            </Mode>
            <Mode Name="A10_2" UserName="A10">
              <SignalLogicalOp Name="AND">
                <Signal Name="A10"/>
              </SignalLogicalOp>
            </Mode>
            <Mode Name="A11_2" UserName="A11">
              <SignalLogicalOp Name="AND">
                <Signal Name="A11"/>
              </SignalLogicalOp>
            </Mode>
            <Mode Name="A12_2" UserName="A12">
              <SignalLogicalOp Name="AND">
                <Signal Name="A12"/>
              </SignalLogicalOp>
            </Mode>
            <Mode Name="A13_2" UserName="A13">
              <SignalLogicalOp Name="AND">
                <Signal Name="A13"/>
              </SignalLogicalOp>
            </Mode>
            <Mode Name="A14_2" UserName="A14">
              <SignalLogicalOp Name="AND">
                <Signal Name="A14"/>
              </SignalLogicalOp>
            </Mode>
            <Mode Name="A15_2" UserName="A15">
              <SignalLogicalOp Name="AND">
                <Signal Name="A15"/>
              </SignalLogicalOp>
            </Mode>
            <Mode Name="A16_2" UserName="A16">
              <SignalLogicalOp Name="AND">
                <Signal Name="A16"/>
              </SignalLogicalOp>
            </Mode>
            <Mode Name="A17_2" UserName="A17">
              <SignalLogicalOp Name="AND">
                <Signal Name="A17"/>
              </SignalLogicalOp>
            </Mode>
            <Mode Name="A18_2" UserName="A18">
              <SignalLogicalOp Name="AND">
                <Signal Name="A18"/>
              </SignalLogicalOp>
            </Mode>
            <Mode Name="A19_2" UserName="A19">
              <SignalLogicalOp Name="AND">
                <Signal Name="A19"/>
              </SignalLogicalOp>
            </Mode>
            <Mode Name="A20_2" UserName="A20">
              <SignalLogicalOp Name="AND">
                <Signal Name="A20"/>
              </SignalLogicalOp>
            </Mode>
            <Mode Name="A21_2" UserName="A21">
              <SignalLogicalOp Name="AND">
                <Signal Name="A21"/>
              </SignalLogicalOp>
            </Mode>
            <Mode Name="A22_2" UserName="A22">
              <SignalLogicalOp Name="AND">
                <Signal Name="A22"/>
              </SignalLogicalOp>
            </Mode>
            <Mode Name="A23_2" UserName="A23">
              <SignalLogicalOp Name="AND">
                <Signal Name="A23"/>
              </SignalLogicalOp>
            </Mode>
            <Mode Name="A24_2" UserName="A24">
              <SignalLogicalOp Name="AND">
                <Signal Name="A24"/>
              </SignalLogicalOp>
            </Mode>
            <Mode Name="A25_2" UserName="A25">
              <SignalLogicalOp Name="AND">
                <Signal Name="A25"/>
              </SignalLogicalOp>
            </Mode>
          </ModeLogicOperator>
          <Semaphore>OneBitAddress2</Semaphore>
          <Condition Expression="Lcd2" Diagnostic="Only available for LCD Interface"/>
        </Mode>
        <Mode Name="Data2" UserName="Data">
          <SignalLogicalOp Name="AND">
            <Signal Name="D0"/>
            <Signal Name="D1"/>
            <Signal Name="D2"/>
            <Signal Name="D3"/>
            <Signal Name="D4"/>
            <Signal Name="D5"/>
            <Signal Name="D6"/>
            <Signal Name="D7"/>
          </SignalLogicalOp>
          <ModeLogicOperator Name="XOR">
            <Mode Name="8b-d2" UserName="8 bits" ShrinkName="8-bit data">
              <Semaphore>_8_bit_data2</Semaphore>
            </Mode>
            <Mode Name="16b-d2" UserName="16 bits">
              <SignalLogicalOp Name="AND">
                <Signal Name="D8"/>
                <Signal Name="D9"/>
                <Signal Name="D10"/>
                <Signal Name="D11"/>
                <Signal Name="D12"/>
                <Signal Name="D13"/>
                <Signal Name="D14"/>
                <Signal Name="D15"/>
              </SignalLogicalOp>
              <Semaphore>_16_bit_data2</Semaphore>
            </Mode>
          </ModeLogicOperator>
          <Semaphore>Data2</Semaphore>
          <Condition Expression="OneBitAddress2" Diagnostic="LCD Register Select disabled"/>
        </Mode>
        <!-- Begin MUX_ADDRESS Modes -->
        <Mode Name="NorPsramDataAddress2" UserName="Data/Address">
          <ModeLogicOperator Name="LIST">
            <Mode Name="8b-da2" UserName="8 bits" ShrinkName="8-bit data/address">
              <SignalLogicalOp Name="AND">
                <Signal Name="DA0"/>
                <Signal Name="DA1"/>
                <Signal Name="DA2"/>
                <Signal Name="DA3"/>
                <Signal Name="DA4"/>
                <Signal Name="DA5"/>
                <Signal Name="DA6"/>
                <Signal Name="DA7"/>
              </SignalLogicalOp>
              <Semaphore>_8b_da2</Semaphore>
            </Mode>
            <Mode Name="9b-da2" UserName="9 bits">
              <SignalLogicalOp Name="AND">
                <Signal Name="DA8"/>
              </SignalLogicalOp>
              <Semaphore>_9b_da2</Semaphore>
            </Mode>
            <Mode Name="10b-da2" UserName="10 bits">
              <SignalLogicalOp Name="AND">
                <Signal Name="DA9"/>
              </SignalLogicalOp>
              <Semaphore>_10b_da2</Semaphore>
            </Mode>
            <Mode Name="11b-da2" UserName="11 bits">
              <SignalLogicalOp Name="AND">
                <Signal Name="DA10"/>
              </SignalLogicalOp>
              <Semaphore>_11b_da2</Semaphore>
            </Mode>
            <Mode Name="12b-da2" UserName="12 bits">
              <SignalLogicalOp Name="AND">
                <Signal Name="DA11"/>
              </SignalLogicalOp>
              <Semaphore>_12b_da2</Semaphore>
            </Mode>
            <Mode Name="13b-da2" UserName="13 bits">
              <SignalLogicalOp Name="AND">
                <Signal Name="DA12"/>
              </SignalLogicalOp>
              <Semaphore>_13b_da2</Semaphore>
            </Mode>
            <Mode Name="14b-da2" UserName="14 bits">
              <SignalLogicalOp Name="AND">
                <Signal Name="DA13"/>
              </SignalLogicalOp>
              <Semaphore>_14b_da2</Semaphore>
            </Mode>
            <Mode Name="15b-da2" UserName="15 bits">
              <SignalLogicalOp Name="AND">
                <Signal Name="DA14"/>
              </SignalLogicalOp>
              <Semaphore>_15b_da2</Semaphore>
            </Mode>
            <Mode Name="16b-da2" UserName="16 bits">
              <SignalLogicalOp Name="AND">
                <Signal Name="DA15"/>
              </SignalLogicalOp>
              <Semaphore>_16b_da2</Semaphore>
            </Mode>
            <Mode Name="17b-da2" UserName="17 bits">
              <SignalLogicalOp Name="AND">
                <Signal Name="A16"/>
              </SignalLogicalOp>
              <Semaphore>_17b_da2</Semaphore>
            </Mode>
            <Mode Name="18b-da2" UserName="18 bits">
              <SignalLogicalOp Name="AND">
                <Signal Name="A17"/>
              </SignalLogicalOp>
              <Semaphore>_18b_da2</Semaphore>
            </Mode>
            <Mode Name="19b-da2" UserName="19 bits">
              <SignalLogicalOp Name="AND">
                <Signal Name="A18"/>
              </SignalLogicalOp>
              <Semaphore>_19b_da2</Semaphore>
            </Mode>
            <Mode Name="20b-da2" UserName="20 bits">
              <SignalLogicalOp Name="AND">
                <Signal Name="A19"/>
              </SignalLogicalOp>
              <Semaphore>_20b_da2</Semaphore>
            </Mode>
            <Mode Name="21b-da2" UserName="21 bits">
              <SignalLogicalOp Name="AND">
                <Signal Name="A20"/>
              </SignalLogicalOp>
              <Semaphore>_21b_da2</Semaphore>
            </Mode>
            <Mode Name="22b-da2" UserName="22 bits">
              <SignalLogicalOp Name="AND">
                <Signal Name="A21"/>
              </SignalLogicalOp>
              <Semaphore>_22b_da2</Semaphore>
            </Mode>
            <Mode Name="23b-da2" UserName="23 bits">
              <SignalLogicalOp Name="AND">
                <Signal Name="A22"/>
              </SignalLogicalOp>
              <Semaphore>_23b_da2</Semaphore>
            </Mode>
            <Mode Name="24b-da2" UserName="24 bits">
              <SignalLogicalOp Name="AND">
                <Signal Name="A23"/>
              </SignalLogicalOp>
              <Semaphore>_24b_da2</Semaphore>
            </Mode>
            <Mode Name="25b-da2" UserName="25 bits">
              <SignalLogicalOp Name="AND">
                <Signal Name="A24"/>
              </SignalLogicalOp>
              <Semaphore>_25b_da2</Semaphore>
            </Mode>
            <Mode Name="26b-da2" UserName="26 bits">
              <SignalLogicalOp Name="AND">
                <Signal Name="A25"/>
              </SignalLogicalOp>
              <Semaphore>_26b_da2</Semaphore>
            </Mode>
          </ModeLogicOperator>
          <Semaphore>NorPsramDataAddress2</Semaphore>
          <Condition Expression="MuxedNorFlash2|MuxedPsram2" Diagnostic="Memory type should be multiplexed NOR Flash or multiplexed PSRAM"/>
        </Mode>
        <!-- End MUX_ADDRESS Modes -->
        <!-- Begin OTHER_MEMORY_FEATURE Modes -->
        <Mode Name="NorPsramClock2" UserName="Clock">
          <SignalLogicalOp Name="AND">
            <Signal Name="CLK"/>
          </SignalLogicalOp>
          <ModeLogicOperator Name="XOR">
            <Mode Name="BurstRead2" UserName="Burst Read">
                <Semaphore>BurstReadMode2</Semaphore>
            </Mode>
            <Mode Name="BurstWrite2" UserName="Burst Write">
                <Semaphore>BurstWriteMode2</Semaphore>
                <Condition Expression="Psram2|MuxedPsram2" Diagnostic="Only for PSRAM"/>
            </Mode>
            <Mode Name="BurstReadWrite2" UserName="Burst Read Write">
                <Semaphore>BurstReadMode2</Semaphore>
                <Semaphore>BurstWriteMode2</Semaphore>
                <Condition Expression="Psram2|MuxedPsram2" Diagnostic="Only for PSRAM"/>
            </Mode>
          </ModeLogicOperator>
          <Semaphore>NorPsramClock2</Semaphore>
          <Condition Expression="NorFlash2|MuxedNorFlash2|Psram2|MuxedPsram2" Diagnostic="Only for NOR Flash and PSRAM"/>
        </Mode>
        <Mode Name="AddressValid2" UserName="Address valid">
          <ModeLogicOperator Name="OR">
            <Mode Name="AddressValid2" UserName="Address valid">
              <SignalLogicalOp Name="AND">
                <Signal Name="NL"/>
              </SignalLogicalOp>
            </Mode>
          </ModeLogicOperator>
          <Semaphore>AddressValid2</Semaphore>
          <Condition Expression="NorFlash2|MuxedNorFlash2|Psram2|MuxedPsram2" Diagnostic="Only for NOR Flash and PSRAM"/>
        </Mode>
        <Mode Name="NorPsramWait2" UserName="Wait">
          <SignalLogicalOp Name="AND">
            <Signal Name="NWAIT"/>
          </SignalLogicalOp>
          <ModeLogicOperator Name="XOR">
            <Mode Name="AsynchronousWait2" UserName="Asynchronous" ShrinkName="Asynchronous wait">
              <Semaphore>AsynchronousWaitMode2</Semaphore>
              <Condition Expression="!NorPsramClock2|((!BurstReadMode2|!BurstWriteMode2)&amp;(Psram2|MuxedPsram2))" Diagnostic="Only for asynchronous accesses"/>
            </Mode>
            <!-- No CLK pin on DIE461 WLCSP100 -->
            <Mode Name="SynchronousWait2" UserName="Synchronous" RemoveCondition="DIE461&amp;WLCSP100">
              <Semaphore>SynchronousWaitMode2</Semaphore>
              <Condition Expression="NorPsramClock2" Diagnostic="Only for synchronous accesses"/>
            </Mode>
            <Mode Name="AsynchronousSynchronousWait2" UserName="Asynchronous Synchronous" RemoveCondition="DIE461&amp;WLCSP100">
              <Semaphore>AsynchronousWaitMode2</Semaphore>
              <Semaphore>SynchronousWaitMode2</Semaphore>
              <Condition Expression="NorPsramClock2&amp;(!BurstReadMode2|!BurstWriteMode2)&amp;(Psram2|MuxedPsram2)" Diagnostic="Only for PSRAM with either asynchronous read and synchronous write accesses or synchronous read and asynchronous write accesses"/>
            </Mode>
          </ModeLogicOperator>
          <Semaphore>NorPsramWait2</Semaphore>
          <Condition Expression="NorFlash2|MuxedNorFlash2|Psram2|MuxedPsram2|Sram2" Diagnostic="Only for NOR Flash, PSRAM and SRAM"/>
        </Mode>
        <Mode Name="Psram/Sram/ByteEnable2" UserName="Byte enable">
          <ModeLogicOperator Name="XOR">
            <Mode Name="2ByteEnable2" UserName="16-bit byte enable"><!-- 2 bytes -->
              <SignalLogicalOp Name="AND">
                <Signal Name="NBL0"/>
                <Signal Name="NBL1"/>
              </SignalLogicalOp>
              <Condition Expression="_16_bit_data2|_16b_da2|_17b_da2|_18b_da2|_19b_da2|_20b_da2|_21b_da2|_22b_da2|_23b_da2|_24b_da2|_25b_da2|_26b_da2" Diagnostic="Only for 16-bit PSRAM and SRAM"/>
            </Mode>
          </ModeLogicOperator>
          <Condition Expression="((Psram2|Sram2)&amp;_16_bit_data2)|(MuxedPsram2&amp;(_16b_da2|_17b_da2|_18b_da2|_19b_da2|_20b_da2|_21b_da2|_22b_da2|_23b_da2|_24b_da2|_25b_da2|_26b_da2))" Diagnostic="Only for 16-bit PSRAM and SRAM"/>
        </Mode>
        <!-- End OTHER_MEMORY_FEATURE Modes -->
      </ModeLogicOperator>
    </Mode>
    <!-- End NOR Flash 2 Modes -->
    <!-- Begin NOR Flash 3 Modes -->
    <Mode Name="NorFlash3" UserName="NOR Flash/PSRAM/SRAM/ROM/LCD 3">
      <ModeLogicOperator Name="OR">
        <Mode Name="NorPsramChipSelect3" UserName="Chip Select">
          <ModeLogicOperator Name="XOR">
            <Mode Name="NorPsramChipSelect1_3" UserName="NE1" ShrinkName="NE1 Chip Select">
              <SignalLogicalOp Name="AND">
                <Signal Name="NE1"/>
              </SignalLogicalOp>
              <Semaphore>NorPsramChipSelect1_3</Semaphore>
              <Semaphore>NE1NorPsramChipSelect</Semaphore>
            </Mode>
            <Mode Name="NorPsramChipSelect2_3" UserName="NE2" ShrinkName="NE2 Chip Select">
              <SignalLogicalOp Name="AND">
                <Signal Name="NE2"/>
              </SignalLogicalOp>
              <Semaphore>NorPsramChipSelect2_3</Semaphore>
            </Mode>
            <Mode Name="NorPsramChipSelect3_3" UserName="NE3" ShrinkName="NE3 Chip Select">
              <SignalLogicalOp Name="AND">
                <Signal Name="NE3"/>
              </SignalLogicalOp>
              <Semaphore>NorPsramChipSelect3_3</Semaphore>
            </Mode>
            <Mode Name="NorPsramChipSelect4_3" UserName="NE4" ShrinkName="NE4 Chip Select">
              <SignalLogicalOp Name="AND">
                <Signal Name="NE4"/>
              </SignalLogicalOp>
              <Semaphore>NorPsramChipSelect4_3</Semaphore>
            </Mode>
          </ModeLogicOperator>
          <Semaphore>NorPsramChipSelect3</Semaphore>
        </Mode>
        <Mode Name="MemoryType3" UserName="Memory type">
          <ModeLogicOperator Name="XOR">
            <Mode Name="Fake3" UserName="Fake">
              <SignalLogicalOp Name="AND">
                <Signal Name="FAKE"/>
              </SignalLogicalOp>
            </Mode>
            <Mode Name="Lcd3" UserName="LCD Interface">
              <SignalLogicalOp Name="AND">
                <Signal Name="NOE"/>
                <Signal Name="NWE"/>
              </SignalLogicalOp>
              <Semaphore>Lcd3</Semaphore>
              <Semaphore>MW_FMC_MW</Semaphore>
            </Mode>
            <!-- Begin MUX_MEMORY Modes -->
            <Mode Name="MuxedNorFlash3" UserName="Muxed NOR Flash">
              <SignalLogicalOp Name="AND">
                <Signal Name="NOE"/>
                <Signal Name="NWE"/>
              </SignalLogicalOp>
              <Semaphore>MuxedNorFlash3</Semaphore>
            </Mode>
            <Mode Name="MuxedPsram3" UserName="Muxed PSRAM">
              <SignalLogicalOp Name="AND">
                <Signal Name="NOE"/>
                <Signal Name="NWE"/>
              </SignalLogicalOp>
              <Semaphore>MuxedPsram3</Semaphore>
            </Mode>
            <!-- End MUX_MEMORY Modes -->
          </ModeLogicOperator>
          <Condition Expression="NorPsramChipSelect3" Diagnostic="Chip Select disabled"/>
        </Mode>
        <Mode Name="OneBitAddress3" UserName="LCD Register Select">
          <ModeLogicOperator Name="XOR">
            <Mode Name="A0_3" UserName="A0" ShrinkName="A0 Register Select">
              <SignalLogicalOp Name="AND">
                <Signal Name="A0"/>
              </SignalLogicalOp>
            </Mode>
            <Mode Name="A1_3" UserName="A1">
              <SignalLogicalOp Name="AND">
                <Signal Name="A1"/>
              </SignalLogicalOp>
            </Mode>
            <Mode Name="A2_3" UserName="A2">
              <SignalLogicalOp Name="AND">
                <Signal Name="A2"/>
              </SignalLogicalOp>
            </Mode>
            <Mode Name="A3_3" UserName="A3">
              <SignalLogicalOp Name="AND">
                <Signal Name="A3"/>
              </SignalLogicalOp>
            </Mode>
            <Mode Name="A4_3" UserName="A4">
              <SignalLogicalOp Name="AND">
                <Signal Name="A4"/>
              </SignalLogicalOp>
            </Mode>
            <Mode Name="A5_3" UserName="A5">
              <SignalLogicalOp Name="AND">
                <Signal Name="A5"/>
              </SignalLogicalOp>
            </Mode>
            <Mode Name="A6_3" UserName="A6">
              <SignalLogicalOp Name="AND">
                <Signal Name="A6"/>
              </SignalLogicalOp>
            </Mode>
            <Mode Name="A7_3" UserName="A7">
              <SignalLogicalOp Name="AND">
                <Signal Name="A7"/>
              </SignalLogicalOp>
            </Mode>
            <Mode Name="A8_3" UserName="A8">
              <SignalLogicalOp Name="AND">
                <Signal Name="A8"/>
              </SignalLogicalOp>
            </Mode>
            <Mode Name="A9_3" UserName="A9">
              <SignalLogicalOp Name="AND">
                <Signal Name="A9"/>
              </SignalLogicalOp>
            </Mode>
            <Mode Name="A10_3" UserName="A10">
              <SignalLogicalOp Name="AND">
                <Signal Name="A10"/>
              </SignalLogicalOp>
            </Mode>
            <Mode Name="A11_3" UserName="A11">
              <SignalLogicalOp Name="AND">
                <Signal Name="A11"/>
              </SignalLogicalOp>
            </Mode>
            <Mode Name="A12_3" UserName="A12">
              <SignalLogicalOp Name="AND">
                <Signal Name="A12"/>
              </SignalLogicalOp>
            </Mode>
            <Mode Name="A13_3" UserName="A13">
              <SignalLogicalOp Name="AND">
                <Signal Name="A13"/>
              </SignalLogicalOp>
            </Mode>
            <Mode Name="A14_3" UserName="A14">
              <SignalLogicalOp Name="AND">
                <Signal Name="A14"/>
              </SignalLogicalOp>
            </Mode>
            <Mode Name="A15_3" UserName="A15">
              <SignalLogicalOp Name="AND">
                <Signal Name="A15"/>
              </SignalLogicalOp>
            </Mode>
            <Mode Name="A16_3" UserName="A16">
              <SignalLogicalOp Name="AND">
                <Signal Name="A16"/>
              </SignalLogicalOp>
            </Mode>
            <Mode Name="A17_3" UserName="A17">
              <SignalLogicalOp Name="AND">
                <Signal Name="A17"/>
              </SignalLogicalOp>
            </Mode>
            <Mode Name="A18_3" UserName="A18">
              <SignalLogicalOp Name="AND">
                <Signal Name="A18"/>
              </SignalLogicalOp>
            </Mode>
            <Mode Name="A19_3" UserName="A19">
              <SignalLogicalOp Name="AND">
                <Signal Name="A19"/>
              </SignalLogicalOp>
            </Mode>
            <Mode Name="A20_3" UserName="A20">
              <SignalLogicalOp Name="AND">
                <Signal Name="A20"/>
              </SignalLogicalOp>
            </Mode>
            <Mode Name="A21_3" UserName="A21">
              <SignalLogicalOp Name="AND">
                <Signal Name="A21"/>
              </SignalLogicalOp>
            </Mode>
            <Mode Name="A22_3" UserName="A22">
              <SignalLogicalOp Name="AND">
                <Signal Name="A22"/>
              </SignalLogicalOp>
            </Mode>
            <Mode Name="A23_3" UserName="A23">
              <SignalLogicalOp Name="AND">
                <Signal Name="A23"/>
              </SignalLogicalOp>
            </Mode>
            <Mode Name="A24_3" UserName="A24">
              <SignalLogicalOp Name="AND">
                <Signal Name="A24"/>
              </SignalLogicalOp>
            </Mode>
            <Mode Name="A25_3" UserName="A25">
              <SignalLogicalOp Name="AND">
                <Signal Name="A25"/>
              </SignalLogicalOp>
            </Mode>
          </ModeLogicOperator>
          <Semaphore>OneBitAddress3</Semaphore>
          <Condition Expression="Lcd3" Diagnostic="Only available for LCD Interface"/>
        </Mode>
        <Mode Name="Data3" UserName="Data">
          <SignalLogicalOp Name="AND">
            <Signal Name="D0"/>
            <Signal Name="D1"/>
            <Signal Name="D2"/>
            <Signal Name="D3"/>
            <Signal Name="D4"/>
            <Signal Name="D5"/>
            <Signal Name="D6"/>
            <Signal Name="D7"/>
          </SignalLogicalOp>
          <ModeLogicOperator Name="XOR">
            <Mode Name="8b-d3" UserName="8 bits" ShrinkName="8-bit data">
              <Semaphore>_8_bit_data3</Semaphore>
            </Mode>
            <Mode Name="16b-d3" UserName="16 bits">
              <SignalLogicalOp Name="AND">
                <Signal Name="D8"/>
                <Signal Name="D9"/>
                <Signal Name="D10"/>
                <Signal Name="D11"/>
                <Signal Name="D12"/>
                <Signal Name="D13"/>
                <Signal Name="D14"/>
                <Signal Name="D15"/>
              </SignalLogicalOp>
              <Semaphore>_16_bit_data3</Semaphore>
            </Mode>
          </ModeLogicOperator>
          <Semaphore>Data3</Semaphore>
          <Condition Expression="OneBitAddress3" Diagnostic="LCD Register Select disabled"/>
        </Mode>
        <!-- Begin MUX_ADDRESS Modes -->
        <Mode Name="NorPsramDataAddress3" UserName="Data/Address">
          <ModeLogicOperator Name="LIST">
            <Mode Name="8b-da3" UserName="8 bits" ShrinkName="8-bit data/address">
              <SignalLogicalOp Name="AND">
                <Signal Name="DA0"/>
                <Signal Name="DA1"/>
                <Signal Name="DA2"/>
                <Signal Name="DA3"/>
                <Signal Name="DA4"/>
                <Signal Name="DA5"/>
                <Signal Name="DA6"/>
                <Signal Name="DA7"/>
              </SignalLogicalOp>
              <Semaphore>_8b_da3</Semaphore>
            </Mode>
            <Mode Name="9b-da3" UserName="9 bits">
              <SignalLogicalOp Name="AND">
                <Signal Name="DA8"/>
              </SignalLogicalOp>
              <Semaphore>_9b_da3</Semaphore>
            </Mode>
            <Mode Name="10b-da3" UserName="10 bits">
              <SignalLogicalOp Name="AND">
                <Signal Name="DA9"/>
              </SignalLogicalOp>
              <Semaphore>_10b_da3</Semaphore>
            </Mode>
            <Mode Name="11b-da3" UserName="11 bits">
              <SignalLogicalOp Name="AND">
                <Signal Name="DA10"/>
              </SignalLogicalOp>
              <Semaphore>_11b_da3</Semaphore>
            </Mode>
            <Mode Name="12b-da3" UserName="12 bits">
              <SignalLogicalOp Name="AND">
                <Signal Name="DA11"/>
              </SignalLogicalOp>
              <Semaphore>_12b_da3</Semaphore>
            </Mode>
            <Mode Name="13b-da3" UserName="13 bits">
              <SignalLogicalOp Name="AND">
                <Signal Name="DA12"/>
              </SignalLogicalOp>
              <Semaphore>_13b_da3</Semaphore>
            </Mode>
            <Mode Name="14b-da3" UserName="14 bits">
              <SignalLogicalOp Name="AND">
                <Signal Name="DA13"/>
              </SignalLogicalOp>
              <Semaphore>_14b_da3</Semaphore>
            </Mode>
            <Mode Name="15b-da3" UserName="15 bits">
              <SignalLogicalOp Name="AND">
                <Signal Name="DA14"/>
              </SignalLogicalOp>
              <Semaphore>_15b_da3</Semaphore>
            </Mode>
            <Mode Name="16b-da3" UserName="16 bits">
              <SignalLogicalOp Name="AND">
                <Signal Name="DA15"/>
              </SignalLogicalOp>
              <Semaphore>_16b_da3</Semaphore>
            </Mode>
            <Mode Name="17b-da3" UserName="17 bits">
              <SignalLogicalOp Name="AND">
                <Signal Name="A16"/>
              </SignalLogicalOp>
              <Semaphore>_17b_da3</Semaphore>
            </Mode>
            <Mode Name="18b-da3" UserName="18 bits">
              <SignalLogicalOp Name="AND">
                <Signal Name="A17"/>
              </SignalLogicalOp>
              <Semaphore>_18b_da3</Semaphore>
            </Mode>
            <Mode Name="19b-da3" UserName="19 bits">
              <SignalLogicalOp Name="AND">
                <Signal Name="A18"/>
              </SignalLogicalOp>
              <Semaphore>_19b_da3</Semaphore>
            </Mode>
            <Mode Name="20b-da3" UserName="20 bits">
              <SignalLogicalOp Name="AND">
                <Signal Name="A19"/>
              </SignalLogicalOp>
              <Semaphore>_20b_da3</Semaphore>
            </Mode>
            <Mode Name="21b-da3" UserName="21 bits">
              <SignalLogicalOp Name="AND">
                <Signal Name="A20"/>
              </SignalLogicalOp>
              <Semaphore>_21b_da3</Semaphore>
            </Mode>
            <Mode Name="22b-da3" UserName="22 bits">
              <SignalLogicalOp Name="AND">
                <Signal Name="A21"/>
              </SignalLogicalOp>
              <Semaphore>_22b_da3</Semaphore>
            </Mode>
            <Mode Name="23b-da3" UserName="23 bits">
              <SignalLogicalOp Name="AND">
                <Signal Name="A22"/>
              </SignalLogicalOp>
              <Semaphore>_23b_da3</Semaphore>
            </Mode>
            <Mode Name="24b-da3" UserName="24 bits">
              <SignalLogicalOp Name="AND">
                <Signal Name="A23"/>
              </SignalLogicalOp>
              <Semaphore>_24b_da3</Semaphore>
            </Mode>
            <Mode Name="25b-da3" UserName="25 bits">
              <SignalLogicalOp Name="AND">
                <Signal Name="A24"/>
              </SignalLogicalOp>
              <Semaphore>_25b_da3</Semaphore>
            </Mode>
            <Mode Name="26b-da3" UserName="26 bits">
              <SignalLogicalOp Name="AND">
                <Signal Name="A25"/>
              </SignalLogicalOp>
              <Semaphore>_26b_da3</Semaphore>
            </Mode>
          </ModeLogicOperator>
          <Semaphore>NorPsramDataAddress3</Semaphore>
          <Condition Expression="MuxedNorFlash3|MuxedPsram3" Diagnostic="Memory type should be multiplexed NOR Flash or multiplexed PSRAM"/>
        </Mode>
        <!-- End MUX_ADDRESS Modes -->
        <!-- Begin OTHER_MEMORY_FEATURE Modes -->
        <Mode Name="NorPsramClock3" UserName="Clock">
          <SignalLogicalOp Name="AND">
            <Signal Name="CLK"/>
          </SignalLogicalOp>
          <ModeLogicOperator Name="XOR">
            <Mode Name="BurstRead3" UserName="Burst Read">
                <Semaphore>BurstReadMode3</Semaphore>
            </Mode>
            <Mode Name="BurstWrite3" UserName="Burst Write">
                <Semaphore>BurstWriteMode3</Semaphore>
                <Condition Expression="Psram3|MuxedPsram3" Diagnostic="Only for PSRAM"/>
            </Mode>
            <Mode Name="BurstReadWrite3" UserName="Burst Read Write">
                <Semaphore>BurstReadMode3</Semaphore>
                <Semaphore>BurstWriteMode3</Semaphore>
                <Condition Expression="Psram3|MuxedPsram3" Diagnostic="Only for PSRAM"/>
            </Mode>
          </ModeLogicOperator>
          <Semaphore>NorPsramClock3</Semaphore>
          <Condition Expression="NorFlash3|MuxedNorFlash3|Psram3|MuxedPsram3" Diagnostic="Only for NOR Flash and PSRAM"/>
        </Mode>
        <Mode Name="AddressValid3" UserName="Address valid">
          <ModeLogicOperator Name="OR">
            <Mode Name="AddressValid3" UserName="Address valid">
              <SignalLogicalOp Name="AND">
                <Signal Name="NL"/>
              </SignalLogicalOp>
            </Mode>
          </ModeLogicOperator>
          <Semaphore>AddressValid3</Semaphore>
          <Condition Expression="NorFlash3|MuxedNorFlash3|Psram3|MuxedPsram3" Diagnostic="Only for NOR Flash and PSRAM"/>
        </Mode>
        <Mode Name="NorPsramWait3" UserName="Wait">
          <SignalLogicalOp Name="AND">
            <Signal Name="NWAIT"/>
          </SignalLogicalOp>
          <ModeLogicOperator Name="XOR">
            <Mode Name="AsynchronousWait3" UserName="Asynchronous" ShrinkName="Asynchronous wait">
              <Semaphore>AsynchronousWaitMode3</Semaphore>
              <Condition Expression="!NorPsramClock3|((!BurstReadMode3|!BurstWriteMode3)&amp;(Psram3|MuxedPsram3))" Diagnostic="Only for asynchronous accesses"/>
            </Mode>
            <!-- No CLK pin on DIE461 WLCSP100 -->
            <Mode Name="SynchronousWait3" UserName="Synchronous" RemoveCondition="DIE461&amp;WLCSP100">
              <Semaphore>SynchronousWaitMode3</Semaphore>
              <Condition Expression="NorPsramClock3" Diagnostic="Only for synchronous accesses"/>
            </Mode>
            <Mode Name="AsynchronousSynchronousWait3" UserName="Asynchronous Synchronous" RemoveCondition="DIE461&amp;WLCSP100">
              <Semaphore>AsynchronousWaitMode3</Semaphore>
              <Semaphore>SynchronousWaitMode3</Semaphore>
              <Condition Expression="NorPsramClock3&amp;(!BurstReadMode3|!BurstWriteMode3)&amp;(Psram3|MuxedPsram3)" Diagnostic="Only for PSRAM with either asynchronous read and synchronous write accesses or synchronous read and asynchronous write accesses"/>
            </Mode>
          </ModeLogicOperator>
          <Semaphore>NorPsramWait3</Semaphore>
          <Condition Expression="NorFlash3|MuxedNorFlash3|Psram3|MuxedPsram3|Sram3" Diagnostic="Only for NOR Flash, PSRAM and SRAM"/>
        </Mode>
        <Mode Name="Psram/Sram/ByteEnable3" UserName="Byte enable">
          <ModeLogicOperator Name="XOR">
            <Mode Name="2ByteEnable3" UserName="16-bit byte enable"><!-- 2 bytes -->
              <SignalLogicalOp Name="AND">
                <Signal Name="NBL0"/>
                <Signal Name="NBL1"/>
              </SignalLogicalOp>
              <Condition Expression="_16_bit_data3|_16b_da3|_17b_da3|_18b_da3|_19b_da3|_20b_da3|_21b_da3|_22b_da3|_23b_da3|_24b_da3|_25b_da3|_26b_da3" Diagnostic="Only for 16-bit PSRAM and SRAM"/>
            </Mode>
          </ModeLogicOperator>
          <Condition Expression="((Psram3|Sram3)&amp;_16_bit_data3)|(MuxedPsram3&amp;(_16b_da3|_17b_da3|_18b_da3|_19b_da3|_20b_da3|_21b_da3|_22b_da3|_23b_da3|_24b_da3|_25b_da3|_26b_da3))" Diagnostic="Only for 16-bit PSRAM and SRAM"/>
        </Mode>
        <!-- End OTHER_MEMORY_FEATURE Modes -->
      </ModeLogicOperator>
    </Mode>
    <!-- End NOR Flash 3 Modes -->
    <!-- Begin NAND Flash 1 Modes -->
    <Mode Name="NandFlash1" UserName="NAND Flash 1">
      <ModeLogicOperator Name="XOR">
        <Mode Name="NandChipSelect1" UserName="Chip Select">
          <ModeLogicOperator Name="XOR">
            <Mode Name="NandChipSelect2_1" UserName="NCE2" ShrinkName="NCE2 Chip Select">
              <SignalLogicalOp Name="AND">
                <Signal Name="NCE2"/>
              </SignalLogicalOp>
              <Semaphore>NandChipSelect2_1</Semaphore>
            </Mode>
            <Mode Name="NandChipSelect3_1" UserName="NCE3" ShrinkName="NCE3 Chip Select">
              <SignalLogicalOp Name="AND">
                <Signal Name="NCE3"/>
              </SignalLogicalOp>
              <Semaphore>NandChipSelect3_1</Semaphore>
            </Mode>
          </ModeLogicOperator>
          <Semaphore>NandFlash1</Semaphore>
        </Mode>
        <Mode Name="NandDataAddressMux1" UserName="Data/Address">
          <SignalLogicalOp Name="AND">
            <Signal Name="D0"/>
            <Signal Name="D1"/>
            <Signal Name="D2"/>
            <Signal Name="D3"/>
            <Signal Name="D4"/>
            <Signal Name="D5"/>
            <Signal Name="D6"/>
            <Signal Name="D7"/>
            <Signal Name="ALE"/>
            <Signal Name="CLE"/>
            <Signal Name="NOE"/>
            <Signal Name="NWE"/>
          </SignalLogicalOp>
          <ModeLogicOperator Name="XOR">
            <Mode Name="8b-dmux1" UserName="8 bits">
              <Semaphore>_8b_dmux1</Semaphore>
            </Mode>
            <Mode Name="16b-dmux1" UserName="16 bits">
              <SignalLogicalOp Name="AND">
                <Signal Name="D8"/>
                <Signal Name="D9"/>
                <Signal Name="D10"/>
                <Signal Name="D11"/>
                <Signal Name="D12"/>
                <Signal Name="D13"/>
                <Signal Name="D14"/>
                <Signal Name="D15"/>
              </SignalLogicalOp>
              <Semaphore>_16b_dmux1</Semaphore>
            </Mode>
          </ModeLogicOperator>
          <Semaphore>NandDataAddressMux1</Semaphore>
          <Condition Expression="NandFlash1" Diagnostic="Chip Select disabled"/>
        </Mode>
        <Mode Name="NandReadyOrBusy1" UserName="Ready or busy">
          <ModeLogicOperator Name="XOR">
            <Mode Name="Wait1" UserName="NWAIT" ShrinkName="NWAIT Ready/Busy">
              <SignalLogicalOp Name="AND">
                <Signal Name="NWAIT"/>
              </SignalLogicalOp>
            </Mode>
            <Mode Name="Interrupt21" UserName="INT2">
              <SignalLogicalOp Name="AND">
                <Signal Name="INT2"/>
              </SignalLogicalOp>
              <Condition Expression="NandChipSelect2_1" Diagnostic="Use NCE2 Chip Select"/>
            </Mode>
            <Mode Name="Interrupt31" UserName="INT3">
              <SignalLogicalOp Name="AND">
                <Signal Name="INT3"/>
              </SignalLogicalOp>
              <Condition Expression="NandChipSelect3_1" Diagnostic="Use NCE3 Chip Select"/>
            </Mode>
          </ModeLogicOperator>
          <Semaphore>NandPccWait1</Semaphore>
          <Condition Expression="NandFlash1" Diagnostic="Data/Address disabled"/>
        </Mode>
      </ModeLogicOperator>
    </Mode>
    <!-- End NAND Flash 1 Modes -->
    <!-- Begin SDRAM 1 Modes -->
    <Mode Name="Sdram1" UserName="SDRAM 1">
      <ModeLogicOperator Name="OR">
        <Mode Name="SdChipSelect1" UserName="Clock and chip enable">
          <ModeLogicOperator Name="XOR">
            <Mode Name="SdramChipSelect1_1" UserName="SDCKE0+SDNE0">
              <SignalLogicalOp Name="AND">
                <Signal Name="SDCKE0"/>
                <Signal Name="SDNE0"/>
              </SignalLogicalOp>
              <Semaphore>SdramChipSelect1_1</Semaphore>
            </Mode>
            <Mode Name="SdramChipSelect2_1" UserName="SDCKE1+SDNE1">
              <SignalLogicalOp Name="AND">
                <Signal Name="SDCKE1"/>
                <Signal Name="SDNE1"/>
              </SignalLogicalOp>
              <Semaphore>SdramChipSelect2_1</Semaphore>
            </Mode>
          </ModeLogicOperator>
          <Semaphore>SdramChipSelect1</Semaphore>
        </Mode>
        <Mode Name="SdramBanks1" UserName="Internal bank number">
          <ModeLogicOperator Name="XOR">
            <Mode Name="TwoSdramBanks1" UserName="2 banks">
              <SignalLogicalOp Name="AND">
                <Signal Name="BA0"/>
              </SignalLogicalOp>
              <Semaphore>TwoSdramBanks1</Semaphore>
            </Mode>
            <Mode Name="FourSdramBanks1" UserName="4 banks">
              <SignalLogicalOp Name="AND">
                <Signal Name="BA0"/>
                <Signal Name="BA1"/>
              </SignalLogicalOp>
              <Semaphore>FourSdramBanks1</Semaphore>
            </Mode>
          </ModeLogicOperator>
          <Semaphore>SdramBanks1</Semaphore>
          <Condition Expression="SdramChipSelect1" Diagnostic="Clock and chip enable disabled"/>
        </Mode>
        <Mode Name="SdAddr1" UserName="Address">
          <ModeLogicOperator Name="LIST">
            <Mode Name="11b-sda1" UserName="11 bits">
              <SignalLogicalOp Name="AND">
                <Signal Name="A0"/>
                <Signal Name="A1"/>
                <Signal Name="A2"/>
                <Signal Name="A3"/>
                <Signal Name="A4"/>
                <Signal Name="A5"/>
                <Signal Name="A6"/>
                <Signal Name="A7"/>
                <Signal Name="A8"/>
                <Signal Name="A9"/>
                <Signal Name="A10"/>
                <Signal Name="SDCLK"/>
                <Signal Name="SDNCAS"/>
                <Signal Name="SDNRAS"/>
                <Signal Name="SDNWE"/>
              </SignalLogicalOp>
              <Semaphore>_11_bit_addr1</Semaphore>
            </Mode>
            <Mode Name="12b-sda1" UserName="12 bits">
              <SignalLogicalOp Name="AND">
                <Signal Name="A11"/>
              </SignalLogicalOp>
              <Semaphore>_12_bit_addr1</Semaphore>
            </Mode>
            <Mode Name="13b-sda1" UserName="13 bits">
              <SignalLogicalOp Name="AND">
                <Signal Name="A12"/>
              </SignalLogicalOp>
              <Semaphore>_13_bit_addr1</Semaphore>
            </Mode>
          </ModeLogicOperator>
          <Semaphore>SdAddr1</Semaphore>
          <Condition Expression="SdramBanks1" Diagnostic="Internal bank number disabled"/>
        </Mode>
        <Mode Name="SdData1" UserName="Data">
          <SignalLogicalOp Name="AND">
            <Signal Name="D0"/>
            <Signal Name="D1"/>
            <Signal Name="D2"/>
            <Signal Name="D3"/>
            <Signal Name="D4"/>
            <Signal Name="D5"/>
            <Signal Name="D6"/>
            <Signal Name="D7"/>
          </SignalLogicalOp>
          <ModeLogicOperator Name="XOR">
            <Mode Name="sd-8b-d1" UserName="8 bits">
              <Semaphore>sd_8_bit_data1</Semaphore>
            </Mode>
            <Mode Name="sd-16b-d1" UserName="16 bits">
              <SignalLogicalOp Name="AND">
                <Signal Name="D8"/>
                <Signal Name="D9"/>
                <Signal Name="D10"/>
                <Signal Name="D11"/>
                <Signal Name="D12"/>
                <Signal Name="D13"/>
                <Signal Name="D14"/>
                <Signal Name="D15"/>
              </SignalLogicalOp>
              <Semaphore>sd_16_bit_data1</Semaphore>
            </Mode>
            <Mode Name="sd-32b-d1" UserName="32 bits">
              <SignalLogicalOp Name="AND">
                <Signal Name="D8"/>
                <Signal Name="D9"/>
                <Signal Name="D10"/>
                <Signal Name="D11"/>
                <Signal Name="D12"/>
                <Signal Name="D13"/>
                <Signal Name="D14"/>
                <Signal Name="D15"/>
                <Signal Name="D16"/>
                <Signal Name="D17"/>
                <Signal Name="D18"/>
                <Signal Name="D19"/>
                <Signal Name="D20"/>
                <Signal Name="D21"/>
                <Signal Name="D22"/>
                <Signal Name="D23"/>
                <Signal Name="D24"/>
                <Signal Name="D25"/>
                <Signal Name="D26"/>
                <Signal Name="D27"/>
                <Signal Name="D28"/>
                <Signal Name="D29"/>
                <Signal Name="D30"/>
                <Signal Name="D31"/>
              </SignalLogicalOp>
              <Semaphore>sd_32_bit_data1</Semaphore>
            </Mode>
          </ModeLogicOperator>
          <Semaphore>SdData1</Semaphore>
          <Condition Expression="SdramBanks1" Diagnostic="Internal bank number disabled"/>
        </Mode>
        <Mode Name="SdByteEnable1" UserName="Byte enable">
          <ModeLogicOperator Name="XOR">
            <Mode Name="Sd2ByteEnable1" UserName="16-bit byte enable"><!-- 2 bytes -->
              <SignalLogicalOp Name="AND">
                <Signal Name="NBL0"/>
                <Signal Name="NBL1"/>
              </SignalLogicalOp>
              <Condition Expression="sd_16_bit_data1" Diagnostic="Only for 16-bit SDRAM"/>
            </Mode>
            <Mode Name="Sd4ByteEnable1" UserName="32-bit byte enable"><!-- 4 bytes -->
              <SignalLogicalOp Name="AND">
                <Signal Name="NBL0"/>
                <Signal Name="NBL1"/>
                <Signal Name="NBL2"/>
                <Signal Name="NBL3"/>
              </SignalLogicalOp>
              <Condition Expression="sd_32_bit_data1" Diagnostic="Only for 32-bit SDRAM"/>
            </Mode>
          </ModeLogicOperator>
          <Condition Expression="SdData1&amp;(sd_16_bit_data1|sd_32_bit_data1)" Diagnostic="Only for 16-bit and 32-bit SDRAM"/>
        </Mode>
      </ModeLogicOperator>
      <Semaphore>MW_FMC_MW</Semaphore>
      <Semaphore>SDRAM1</Semaphore>
    </Mode>
    <!-- End SDRAM 1 Modes -->
    <!-- Begin SDRAM 2 Modes -->
    <Mode Name="Sdram2" UserName="SDRAM 2">
      <ModeLogicOperator Name="OR">
        <Mode Name="SdChipSelect2" UserName="Clock and chip enable">
          <ModeLogicOperator Name="XOR">
            <Mode Name="SdramChipSelect1_2" UserName="SDCKE0+SDNE0">
              <SignalLogicalOp Name="AND">
                <Signal Name="SDCKE0"/>
                <Signal Name="SDNE0"/>
              </SignalLogicalOp>
              <Semaphore>SdramChipSelect1_2</Semaphore>
            </Mode>
            <Mode Name="SdramChipSelect2_2" UserName="SDCKE1+SDNE1">
              <SignalLogicalOp Name="AND">
                <Signal Name="SDCKE1"/>
                <Signal Name="SDNE1"/>
              </SignalLogicalOp>
              <Semaphore>SdramChipSelect2_2</Semaphore>
            </Mode>
          </ModeLogicOperator>
          <Semaphore>SdramChipSelect2</Semaphore>
        </Mode>
        <Mode Name="SdramBanks2" UserName="Internal bank number">
          <ModeLogicOperator Name="XOR">
            <Mode Name="TwoSdramBanks2" UserName="2 banks">
              <SignalLogicalOp Name="AND">
                <Signal Name="BA0"/>
              </SignalLogicalOp>
              <Semaphore>TwoSdramBanks2</Semaphore>
            </Mode>
            <Mode Name="FourSdramBanks2" UserName="4 banks">
              <SignalLogicalOp Name="AND">
                <Signal Name="BA0"/>
                <Signal Name="BA1"/>
              </SignalLogicalOp>
              <Semaphore>FourSdramBanks2</Semaphore>
            </Mode>
          </ModeLogicOperator>
          <Semaphore>SdramBanks2</Semaphore>
          <Condition Expression="SdramChipSelect2" Diagnostic="Clock and chip enable disabled"/>
        </Mode>
        <Mode Name="SdAddr2" UserName="Address">
          <ModeLogicOperator Name="LIST">
            <Mode Name="11b-sda2" UserName="11 bits">
              <SignalLogicalOp Name="AND">
                <Signal Name="A0"/>
                <Signal Name="A1"/>
                <Signal Name="A2"/>
                <Signal Name="A3"/>
                <Signal Name="A4"/>
                <Signal Name="A5"/>
                <Signal Name="A6"/>
                <Signal Name="A7"/>
                <Signal Name="A8"/>
                <Signal Name="A9"/>
                <Signal Name="A10"/>
                <Signal Name="SDCLK"/>
                <Signal Name="SDNCAS"/>
                <Signal Name="SDNRAS"/>
                <Signal Name="SDNWE"/>
              </SignalLogicalOp>
              <Semaphore>_11_bit_addr2</Semaphore>
            </Mode>
            <Mode Name="12b-sda2" UserName="12 bits">
              <SignalLogicalOp Name="AND">
                <Signal Name="A11"/>
              </SignalLogicalOp>
              <Semaphore>_12_bit_addr2</Semaphore>
            </Mode>
            <Mode Name="13b-sda2" UserName="13 bits">
              <SignalLogicalOp Name="AND">
                <Signal Name="A12"/>
              </SignalLogicalOp>
              <Semaphore>_13_bit_addr2</Semaphore>
            </Mode>
          </ModeLogicOperator>
          <Semaphore>SdAddr2</Semaphore>
          <Condition Expression="SdramBanks2" Diagnostic="Internal bank number disabled"/>
        </Mode>
        <Mode Name="SdData2" UserName="Data">
          <SignalLogicalOp Name="AND">
            <Signal Name="D0"/>
            <Signal Name="D1"/>
            <Signal Name="D2"/>
            <Signal Name="D3"/>
            <Signal Name="D4"/>
            <Signal Name="D5"/>
            <Signal Name="D6"/>
            <Signal Name="D7"/>
          </SignalLogicalOp>
          <ModeLogicOperator Name="XOR">
            <Mode Name="sd-8b-d2" UserName="8 bits">
              <Semaphore>sd_8_bit_data2</Semaphore>
            </Mode>
            <Mode Name="sd-16b-d2" UserName="16 bits">
              <SignalLogicalOp Name="AND">
                <Signal Name="D8"/>
                <Signal Name="D9"/>
                <Signal Name="D10"/>
                <Signal Name="D11"/>
                <Signal Name="D12"/>
                <Signal Name="D13"/>
                <Signal Name="D14"/>
                <Signal Name="D15"/>
              </SignalLogicalOp>
              <Semaphore>sd_16_bit_data2</Semaphore>
            </Mode>
            <Mode Name="sd-32b-d2" UserName="32 bits">
              <SignalLogicalOp Name="AND">
                <Signal Name="D8"/>
                <Signal Name="D9"/>
                <Signal Name="D10"/>
                <Signal Name="D11"/>
                <Signal Name="D12"/>
                <Signal Name="D13"/>
                <Signal Name="D14"/>
                <Signal Name="D15"/>
                <Signal Name="D16"/>
                <Signal Name="D17"/>
                <Signal Name="D18"/>
                <Signal Name="D19"/>
                <Signal Name="D20"/>
                <Signal Name="D21"/>
                <Signal Name="D22"/>
                <Signal Name="D23"/>
                <Signal Name="D24"/>
                <Signal Name="D25"/>
                <Signal Name="D26"/>
                <Signal Name="D27"/>
                <Signal Name="D28"/>
                <Signal Name="D29"/>
                <Signal Name="D30"/>
                <Signal Name="D31"/>
              </SignalLogicalOp>
              <Semaphore>sd_32_bit_data2</Semaphore>
            </Mode>
          </ModeLogicOperator>
          <Semaphore>SdData2</Semaphore>
          <Condition Expression="SdramBanks2" Diagnostic="Internal bank number disabled"/>
        </Mode>
        <Mode Name="SdByteEnable2" UserName="Byte enable">
          <ModeLogicOperator Name="XOR">
            <Mode Name="Sd2ByteEnable2" UserName="16-bit byte enable"><!-- 2 bytes -->
              <SignalLogicalOp Name="AND">
                <Signal Name="NBL0"/>
                <Signal Name="NBL1"/>
              </SignalLogicalOp>
              <Condition Expression="sd_16_bit_data2" Diagnostic="Only for 16-bit SDRAM"/>
            </Mode>
            <Mode Name="Sd4ByteEnable2" UserName="32-bit byte enable"><!-- 4 bytes -->
              <SignalLogicalOp Name="AND">
                <Signal Name="NBL0"/>
                <Signal Name="NBL1"/>
                <Signal Name="NBL2"/>
                <Signal Name="NBL3"/>
              </SignalLogicalOp>
              <Condition Expression="sd_32_bit_data2" Diagnostic="Only for 32-bit SDRAM"/>
            </Mode>
          </ModeLogicOperator>
          <Condition Expression="SdData2&amp;(sd_16_bit_data2|sd_32_bit_data2)" Diagnostic="Only for 16-bit and 32-bit SDRAM"/>
        </Mode>
      </ModeLogicOperator>
      <Semaphore>MW_FMC_MW</Semaphore>
      <Semaphore>SDRAM2</Semaphore>
    </Mode>
    <!-- End SDRAM 2 Modes -->
    <!-- End Modes -->
  </ModeLogicOperator>
  <!-- End ModeLogicOperator -->

  <!-- Begin RefSignals -->
  <RefSignal IOMode="AlternateFunctionPushPullHighSpeedDefault" Name="A0" ShareableGroupName="FMC_A0"/>
  <RefSignal IOMode="AlternateFunctionPushPullHighSpeedDefault" Name="A1" ShareableGroupName="FMC_A1"/>
  <RefSignal IOMode="AlternateFunctionPushPullHighSpeedDefault" Name="A2" ShareableGroupName="FMC_A2"/>
  <RefSignal IOMode="AlternateFunctionPushPullHighSpeedDefault" Name="A3" ShareableGroupName="FMC_A3"/>
  <RefSignal IOMode="AlternateFunctionPushPullHighSpeedDefault" Name="A4" ShareableGroupName="FMC_A4"/>
  <RefSignal IOMode="AlternateFunctionPushPullHighSpeedDefault" Name="A5" ShareableGroupName="FMC_A5"/>
  <RefSignal IOMode="AlternateFunctionPushPullHighSpeedDefault" Name="A6" ShareableGroupName="FMC_A6"/>
  <RefSignal IOMode="AlternateFunctionPushPullHighSpeedDefault" Name="A7" ShareableGroupName="FMC_A7"/>
  <RefSignal IOMode="AlternateFunctionPushPullHighSpeedDefault" Name="A8" ShareableGroupName="FMC_A8"/>
  <RefSignal IOMode="AlternateFunctionPushPullHighSpeedDefault" Name="A9" ShareableGroupName="FMC_A9"/>
  <RefSignal IOMode="AlternateFunctionPushPullHighSpeedDefault" Name="A10" ShareableGroupName="FMC_A10"/>
  <RefSignal IOMode="AlternateFunctionPushPullHighSpeedDefault" Name="A11" ShareableGroupName="FMC_A11"/>
  <RefSignal IOMode="AlternateFunctionPushPullHighSpeedDefault" Name="A12" ShareableGroupName="FMC_A12"/>
  <RefSignal IOMode="AlternateFunctionPushPullHighSpeedDefault" Name="A13" ShareableGroupName="FMC_A13"/>
  <RefSignal IOMode="AlternateFunctionPushPullHighSpeedDefault" Name="A14" ShareableGroupName="FMC_A14_BA0"/>
  <RefSignal IOMode="AlternateFunctionPushPullHighSpeedDefault" Name="A15" ShareableGroupName="FMC_A15_BA1"/>
  <RefSignal IOMode="AlternateFunctionPushPullHighSpeedDefault" Name="A16" ShareableGroupName="FMC_A16_CLE"/>
  <RefSignal IOMode="AlternateFunctionPushPullHighSpeedDefault" Name="A17" ShareableGroupName="FMC_A17_ALE"/>
  <RefSignal IOMode="AlternateFunctionPushPullHighSpeedDefault" Name="A18" ShareableGroupName="FMC_A18"/>
  <RefSignal IOMode="AlternateFunctionPushPullHighSpeedDefault" Name="A19" ShareableGroupName="FMC_A19"/>
  <RefSignal IOMode="AlternateFunctionPushPullHighSpeedDefault" Name="A20" ShareableGroupName="FMC_A20"/>
  <RefSignal IOMode="AlternateFunctionPushPullHighSpeedDefault" Name="A21" ShareableGroupName="FMC_A21"/>
  <RefSignal IOMode="AlternateFunctionPushPullHighSpeedDefault" Name="A22" ShareableGroupName="FMC_A22"/>
  <RefSignal IOMode="AlternateFunctionPushPullHighSpeedDefault" Name="A23" ShareableGroupName="FMC_A23"/>
  <RefSignal IOMode="AlternateFunctionPushPullHighSpeedDefault" Name="A24" ShareableGroupName="FMC_A24"/>
  <RefSignal IOMode="AlternateFunctionPushPullHighSpeedDefault" Name="A25" ShareableGroupName="FMC_A25"/>
  <RefSignal IOMode="AlternateFunctionPushPullHighSpeedDefault" Name="ALE" ShareableGroupName="FMC_A17_ALE"/>
  <RefSignal IOMode="AlternateFunctionPushPullHighSpeedDefault" Name="BA0" ShareableGroupName="FMC_A14_BA0"/>
  <RefSignal IOMode="AlternateFunctionPushPullHighSpeedDefault" Name="BA1" ShareableGroupName="FMC_A15_BA1"/>
  <RefSignal IOMode="AlternateFunctionPushPullHighSpeedDefault" Name="CLE" ShareableGroupName="FMC_A16_CLE"/>
  <RefSignal IOMode="AlternateFunctionPushPullHighSpeedDefault" Name="CLK" ShareableGroupName="FMC_CLK"/>
  <RefSignal IOMode="AlternateFunctionPushPullHighSpeedDefault" Name="D0" ShareableGroupName="FMC_D0_DA0"/>
  <RefSignal IOMode="AlternateFunctionPushPullHighSpeedDefault" Name="D1" ShareableGroupName="FMC_D1_DA1"/>
  <RefSignal IOMode="AlternateFunctionPushPullHighSpeedDefault" Name="D2" ShareableGroupName="FMC_D2_DA2"/>
  <RefSignal IOMode="AlternateFunctionPushPullHighSpeedDefault" Name="D3" ShareableGroupName="FMC_D3_DA3"/>
  <RefSignal IOMode="AlternateFunctionPushPullHighSpeedDefault" Name="D4" ShareableGroupName="FMC_D4_DA4"/>
  <RefSignal IOMode="AlternateFunctionPushPullHighSpeedDefault" Name="D5" ShareableGroupName="FMC_D5_DA5"/>
  <RefSignal IOMode="AlternateFunctionPushPullHighSpeedDefault" Name="D6" ShareableGroupName="FMC_D6_DA6"/>
  <RefSignal IOMode="AlternateFunctionPushPullHighSpeedDefault" Name="D7" ShareableGroupName="FMC_D7_DA7"/>
  <RefSignal IOMode="AlternateFunctionPushPullHighSpeedDefault" Name="D8" ShareableGroupName="FMC_D8_DA8"/>
  <RefSignal IOMode="AlternateFunctionPushPullHighSpeedDefault" Name="D9" ShareableGroupName="FMC_D9_DA9"/>
  <RefSignal IOMode="AlternateFunctionPushPullHighSpeedDefault" Name="D10" ShareableGroupName="FMC_D10_DA10"/>
  <RefSignal IOMode="AlternateFunctionPushPullHighSpeedDefault" Name="D11" ShareableGroupName="FMC_D11_DA11"/>
  <RefSignal IOMode="AlternateFunctionPushPullHighSpeedDefault" Name="D12" ShareableGroupName="FMC_D12_DA12"/>
  <RefSignal IOMode="AlternateFunctionPushPullHighSpeedDefault" Name="D13" ShareableGroupName="FMC_D13_DA13"/>
  <RefSignal IOMode="AlternateFunctionPushPullHighSpeedDefault" Name="D14" ShareableGroupName="FMC_D14_DA14"/>
  <RefSignal IOMode="AlternateFunctionPushPullHighSpeedDefault" Name="D15" ShareableGroupName="FMC_D15_DA15"/>
  <RefSignal IOMode="AlternateFunctionPushPullHighSpeedDefault" Name="D16" ShareableGroupName="FMC_D16"/>
  <RefSignal IOMode="AlternateFunctionPushPullHighSpeedDefault" Name="D17" ShareableGroupName="FMC_D17"/>
  <RefSignal IOMode="AlternateFunctionPushPullHighSpeedDefault" Name="D18" ShareableGroupName="FMC_D18"/>
  <RefSignal IOMode="AlternateFunctionPushPullHighSpeedDefault" Name="D19" ShareableGroupName="FMC_D19"/>
  <RefSignal IOMode="AlternateFunctionPushPullHighSpeedDefault" Name="D20" ShareableGroupName="FMC_D20"/>
  <RefSignal IOMode="AlternateFunctionPushPullHighSpeedDefault" Name="D21" ShareableGroupName="FMC_D21"/>
  <RefSignal IOMode="AlternateFunctionPushPullHighSpeedDefault" Name="D22" ShareableGroupName="FMC_D22"/>
  <RefSignal IOMode="AlternateFunctionPushPullHighSpeedDefault" Name="D23" ShareableGroupName="FMC_D23"/>
  <RefSignal IOMode="AlternateFunctionPushPullHighSpeedDefault" Name="D24" ShareableGroupName="FMC_D24"/>
  <RefSignal IOMode="AlternateFunctionPushPullHighSpeedDefault" Name="D25" ShareableGroupName="FMC_D25"/>
  <RefSignal IOMode="AlternateFunctionPushPullHighSpeedDefault" Name="D26" ShareableGroupName="FMC_D26"/>
  <RefSignal IOMode="AlternateFunctionPushPullHighSpeedDefault" Name="D27" ShareableGroupName="FMC_D27"/>
  <RefSignal IOMode="AlternateFunctionPushPullHighSpeedDefault" Name="D28" ShareableGroupName="FMC_D28"/>
  <RefSignal IOMode="AlternateFunctionPushPullHighSpeedDefault" Name="D29" ShareableGroupName="FMC_D29"/>
  <RefSignal IOMode="AlternateFunctionPushPullHighSpeedDefault" Name="D30" ShareableGroupName="FMC_D30"/>
  <RefSignal IOMode="AlternateFunctionPushPullHighSpeedDefault" Name="D31" ShareableGroupName="FMC_D31"/>
  <RefSignal IOMode="AlternateFunctionPushPullHighSpeedDefault" Name="DA0" ShareableGroupName="FMC_D0_DA0"/>
  <RefSignal IOMode="AlternateFunctionPushPullHighSpeedDefault" Name="DA1" ShareableGroupName="FMC_D1_DA1"/>
  <RefSignal IOMode="AlternateFunctionPushPullHighSpeedDefault" Name="DA2" ShareableGroupName="FMC_D2_DA2"/>
  <RefSignal IOMode="AlternateFunctionPushPullHighSpeedDefault" Name="DA3" ShareableGroupName="FMC_D3_DA3"/>
  <RefSignal IOMode="AlternateFunctionPushPullHighSpeedDefault" Name="DA4" ShareableGroupName="FMC_D4_DA4"/>
  <RefSignal IOMode="AlternateFunctionPushPullHighSpeedDefault" Name="DA5" ShareableGroupName="FMC_D5_DA5"/>
  <RefSignal IOMode="AlternateFunctionPushPullHighSpeedDefault" Name="DA6" ShareableGroupName="FMC_D6_DA6"/>
  <RefSignal IOMode="AlternateFunctionPushPullHighSpeedDefault" Name="DA7" ShareableGroupName="FMC_D7_DA7"/>
  <RefSignal IOMode="AlternateFunctionPushPullHighSpeedDefault" Name="DA8" ShareableGroupName="FMC_D8_DA8"/>
  <RefSignal IOMode="AlternateFunctionPushPullHighSpeedDefault" Name="DA9" ShareableGroupName="FMC_D9_DA9"/>
  <RefSignal IOMode="AlternateFunctionPushPullHighSpeedDefault" Name="DA10" ShareableGroupName="FMC_D10_DA10"/>
  <RefSignal IOMode="AlternateFunctionPushPullHighSpeedDefault" Name="DA11" ShareableGroupName="FMC_D11_DA11"/>
  <RefSignal IOMode="AlternateFunctionPushPullHighSpeedDefault" Name="DA12" ShareableGroupName="FMC_D12_DA12"/>
  <RefSignal IOMode="AlternateFunctionPushPullHighSpeedDefault" Name="DA13" ShareableGroupName="FMC_D13_DA13"/>
  <RefSignal IOMode="AlternateFunctionPushPullHighSpeedDefault" Name="DA14" ShareableGroupName="FMC_D14_DA14"/>
  <RefSignal IOMode="AlternateFunctionPushPullHighSpeedDefault" Name="DA15" ShareableGroupName="FMC_D15_DA15"/>
  <RefSignal IOMode="AlternateFunctionPushPullHighSpeedDefault" Name="INT2" ShareableGroupName="FMC_INT2"/>
  <RefSignal IOMode="AlternateFunctionPushPullHighSpeedDefault" Name="INT3" ShareableGroupName="FMC_INT3"/>
  <RefSignal IOMode="AlternateFunctionPushPullHighSpeedDefault" Name="NBL0" ShareableGroupName="FMC_NBL0"/>
  <RefSignal IOMode="AlternateFunctionPushPullHighSpeedDefault" Name="NBL1" ShareableGroupName="FMC_NBL1"/>
  <RefSignal IOMode="AlternateFunctionPushPullHighSpeedDefault" Name="NBL2" ShareableGroupName="FMC_NBL2"/>
  <RefSignal IOMode="AlternateFunctionPushPullHighSpeedDefault" Name="NBL3" ShareableGroupName="FMC_NBL3"/>
  <RefSignal IOMode="AlternateFunctionPushPullHighSpeedDefault" Name="NCE2"/>
  <RefSignal IOMode="AlternateFunctionPushPullHighSpeedDefault" Name="NCE3"/>
  <RefSignal IOMode="AlternateFunctionPushPullHighSpeedDefault" Name="NE1"/>
  <RefSignal IOMode="AlternateFunctionPushPullHighSpeedDefault" Name="NE2"/>
  <RefSignal IOMode="AlternateFunctionPushPullHighSpeedDefault" Name="NE3"/>
  <RefSignal IOMode="AlternateFunctionPushPullHighSpeedDefault" Name="NE4"/>
  <RefSignal IOMode="AlternateFunctionPushPullHighSpeedDefault" Name="NL" ShareableGroupName="FMC_NL"/>
  <RefSignal IOMode="AlternateFunctionPushPullHighSpeedDefault" Name="NOE" ShareableGroupName="FMC_NOE"/>
  <RefSignal IOMode="AlternateFunctionPushPullHighSpeedDefault" Name="NWAIT" ShareableGroupName="FMC_NWAIT"/>
  <RefSignal IOMode="AlternateFunctionPushPullHighSpeedDefault" Name="NWE" ShareableGroupName="FMC_NWE"/>
  <RefSignal IOMode="AlternateFunctionPushPullHighSpeedDefault" Name="SDCKE0"/>
  <RefSignal IOMode="AlternateFunctionPushPullHighSpeedDefault" Name="SDCKE1"/>
  <RefSignal IOMode="AlternateFunctionPushPullHighSpeedDefault" Name="SDCLK" ShareableGroupName="FMC_SDCLK"/>
  <RefSignal IOMode="AlternateFunctionPushPullHighSpeedDefault" Name="SDNCAS" ShareableGroupName="FMC_SDNCAS"/>
  <RefSignal IOMode="AlternateFunctionPushPullHighSpeedDefault" Name="SDNE0"/>
  <RefSignal IOMode="AlternateFunctionPushPullHighSpeedDefault" Name="SDNE1"/>
  <RefSignal IOMode="AlternateFunctionPushPullHighSpeedDefault" Name="SDNRAS" ShareableGroupName="FMC_SDNRAS"/>
  <RefSignal IOMode="AlternateFunctionPushPullHighSpeedDefault" Name="SDNWE" ShareableGroupName="FMC_SDNWE"/>
  <!-- End RefSignals -->
</IP>
