read -sv run_verilog_mid/adder_32b_9_93_8b0e626b2ac8aef1a9a6b6c6b496120f.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_9_93_8b0e626b2ac8aef1a9a6b6c6b496120f_yosys.v
