

================================================================
== Vivado HLS Report for 'epilogue'
================================================================
* Date:           Wed Jul 15 23:38:43 2020

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        dotprod
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 9.400 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       24|       24| 0.240 us | 0.240 us |   24|   24|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|     16|       -|      -|    -|
|Expression       |        -|      -|       0|   4848|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|   1729|    -|
|Register         |        -|      -|    4122|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|     16|    4122|   6577|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      7|       3|     12|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    +---------------------------+----------------------+--------------+
    |          Instance         |        Module        |  Expression  |
    +---------------------------+----------------------+--------------+
    |n4000_maxNodes_10bkb_U281  |n4000_maxNodes_10bkb  |    i0 * i1   |
    |n4000_maxNodes_10bkb_U282  |n4000_maxNodes_10bkb  |    i0 * i1   |
    |n4000_maxNodes_10bkb_U283  |n4000_maxNodes_10bkb  |    i0 * i1   |
    |n4000_maxNodes_10bkb_U284  |n4000_maxNodes_10bkb  |    i0 * i1   |
    |n4000_maxNodes_10bkb_U285  |n4000_maxNodes_10bkb  |    i0 * i1   |
    |n4000_maxNodes_10bkb_U286  |n4000_maxNodes_10bkb  |    i0 * i1   |
    |n4000_maxNodes_10bkb_U287  |n4000_maxNodes_10bkb  |    i0 * i1   |
    |n4000_maxNodes_10cud_U288  |n4000_maxNodes_10cud  | i0 + i1 * i2 |
    |n4000_maxNodes_10cud_U289  |n4000_maxNodes_10cud  | i0 + i1 * i2 |
    |n4000_maxNodes_10cud_U290  |n4000_maxNodes_10cud  | i0 + i1 * i2 |
    |n4000_maxNodes_10cud_U291  |n4000_maxNodes_10cud  | i0 + i1 * i2 |
    |n4000_maxNodes_10cud_U292  |n4000_maxNodes_10cud  | i0 + i1 * i2 |
    |n4000_maxNodes_10cud_U293  |n4000_maxNodes_10cud  | i0 + i1 * i2 |
    |n4000_maxNodes_10cud_U294  |n4000_maxNodes_10cud  | i0 + i1 * i2 |
    |n4000_maxNodes_10cud_U295  |n4000_maxNodes_10cud  | i0 + i1 * i2 |
    |n4000_maxNodes_10dEe_U296  |n4000_maxNodes_10dEe  | i0 + i1 * i2 |
    +---------------------------+----------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+-------+---+----+------------+------------+
    |add_ln652_112_fu_3554_p2  |     +    |      0|  0|  32|          32|          32|
    |add_ln652_119_fu_3558_p2  |     +    |      0|  0|  32|          32|          32|
    |add_ln652_124_fu_3497_p2  |     +    |      0|  0|  32|          32|          32|
    |add_ln652_125_fu_3503_p2  |     +    |      0|  0|  32|          32|          32|
    |add_ln652_126_fu_3526_p2  |     +    |      0|  0|  32|          32|          32|
    |add_ln652_127_fu_3531_p2  |     +    |      0|  0|  32|          32|          32|
    |add_ln652_128_fu_3562_p2  |     +    |      0|  0|  32|          32|          32|
    |add_ln652_129_fu_3567_p2  |     +    |      0|  0|  32|          32|          32|
    |add_ln652_130_fu_3939_p2  |     +    |      0|  0|  32|          32|          32|
    |add_ln652_131_fu_4001_p2  |     +    |      0|  0|  32|          32|          32|
    |add_ln652_13_fu_3371_p2   |     +    |      0|  0|  32|          32|          32|
    |add_ln652_146_fu_3944_p2  |     +    |      0|  0|  32|          32|          32|
    |add_ln652_147_fu_3696_p2  |     +    |      0|  0|  32|          32|          32|
    |add_ln652_149_fu_3702_p2  |     +    |      0|  0|  32|          32|          32|
    |add_ln652_14_fu_3376_p2   |     +    |      0|  0|  32|          32|          32|
    |add_ln652_152_fu_3770_p2  |     +    |      0|  0|  32|          32|          32|
    |add_ln652_153_fu_3948_p2  |     +    |      0|  0|  32|          32|          32|
    |add_ln652_158_fu_3803_p2  |     +    |      0|  0|  32|          32|          32|
    |add_ln652_159_fu_3809_p2  |     +    |      0|  0|  32|          32|          32|
    |add_ln652_15_fu_3415_p2   |     +    |      0|  0|  32|          32|          32|
    |add_ln652_160_fu_3868_p2  |     +    |      0|  0|  32|          32|          32|
    |add_ln652_161_fu_3873_p2  |     +    |      0|  0|  32|          32|          32|
    |add_ln652_162_fu_3952_p2  |     +    |      0|  0|  32|          32|          32|
    |add_ln652_163_fu_3957_p2  |     +    |      0|  0|  32|          32|          32|
    |add_ln652_164_fu_3879_p2  |     +    |      0|  0|  39|          32|          32|
    |add_ln652_166_fu_3963_p2  |     +    |      0|  0|  32|          32|          32|
    |add_ln652_170_fu_3967_p2  |     +    |      0|  0|  32|          32|          32|
    |add_ln652_176_fu_3398_p2  |     +    |      0|  0|  32|          32|          32|
    |add_ln652_177_fu_3404_p2  |     +    |      0|  0|  32|          32|          32|
    |add_ln652_178_fu_3972_p2  |     +    |      0|  0|  32|          32|          32|
    |add_ln652_179_fu_3420_p2  |     +    |      0|  0|  32|          32|          32|
    |add_ln652_181_fu_3426_p2  |     +    |      0|  0|  32|          32|          32|
    |add_ln652_185_fu_3478_p2  |     +    |      0|  0|  32|          32|          32|
    |add_ln652_190_fu_3432_p2  |     +    |      0|  0|  32|          32|          32|
    |add_ln652_191_fu_3438_p2  |     +    |      0|  0|  32|          32|          32|
    |add_ln652_192_fu_3456_p2  |     +    |      0|  0|  32|          32|          32|
    |add_ln652_193_fu_3461_p2  |     +    |      0|  0|  32|          32|          32|
    |add_ln652_194_fu_3482_p2  |     +    |      0|  0|  32|          32|          32|
    |add_ln652_195_fu_3977_p2  |     +    |      0|  0|  32|          32|          32|
    |add_ln652_196_fu_4005_p2  |     +    |      0|  0|  32|          32|          32|
    |add_ln652_206_fu_3509_p2  |     +    |      0|  0|  32|          32|          32|
    |add_ln652_209_fu_3515_p2  |     +    |      0|  0|  32|          32|          32|
    |add_ln652_210_fu_3520_p2  |     +    |      0|  0|  32|          32|          32|
    |add_ln652_211_fu_3537_p2  |     +    |      0|  0|  32|          32|          32|
    |add_ln652_220_fu_3579_p2  |     +    |      0|  0|  39|          32|          32|
    |add_ln652_221_fu_3619_p2  |     +    |      0|  0|  32|          32|          32|
    |add_ln652_223_fu_3597_p2  |     +    |      0|  0|  32|          32|          32|
    |add_ln652_224_fu_3603_p2  |     +    |      0|  0|  32|          32|          32|
    |add_ln652_225_fu_3624_p2  |     +    |      0|  0|  32|          32|          32|
    |add_ln652_226_fu_3629_p2  |     +    |      0|  0|  32|          32|          32|
    |add_ln652_227_fu_3708_p2  |     +    |      0|  0|  32|          32|          32|
    |add_ln652_228_fu_3982_p2  |     +    |      0|  0|  32|          32|          32|
    |add_ln652_22_fu_3487_p2   |     +    |      0|  0|  32|          32|          32|
    |add_ln652_231_fu_3776_p2  |     +    |      0|  0|  32|          32|          32|
    |add_ln652_234_fu_3782_p2  |     +    |      0|  0|  32|          32|          32|
    |add_ln652_235_fu_3787_p2  |     +    |      0|  0|  32|          32|          32|
    |add_ln652_238_fu_3884_p2  |     +    |      0|  0|  32|          32|          32|
    |add_ln652_240_fu_3815_p2  |     +    |      0|  0|  32|          32|          32|
    |add_ln652_241_fu_3821_p2  |     +    |      0|  0|  32|          32|          32|
    |add_ln652_242_fu_3890_p2  |     +    |      0|  0|  32|          32|          32|
    |add_ln652_243_fu_3895_p2  |     +    |      0|  0|  32|          32|          32|
    |add_ln652_244_fu_3986_p2  |     +    |      0|  0|  32|          32|          32|
    |add_ln652_247_fu_3901_p2  |     +    |      0|  0|  39|          32|          32|
    |add_ln652_250_fu_3793_p2  |     +    |      0|  0|  39|          32|          32|
    |add_ln652_251_fu_3905_p2  |     +    |      0|  0|  32|          32|          32|
    |add_ln652_254_fu_3827_p2  |     +    |      0|  0|  32|          32|          32|
    |add_ln652_258_fu_3831_p2  |     +    |      0|  0|  39|          32|          32|
    |add_ln652_259_fu_3835_p2  |     +    |      0|  0|  32|          32|          32|
    |add_ln652_260_fu_3910_p2  |     +    |      0|  0|  32|          32|          32|
    |add_ln652_261_fu_3990_p2  |     +    |      0|  0|  32|          32|          32|
    |add_ln652_262_fu_3995_p2  |     +    |      0|  0|  32|          32|          32|
    |add_ln652_263_fu_4009_p2  |     +    |      0|  0|  32|          32|          32|
    |add_ln652_27_fu_3444_p2   |     +    |      0|  0|  32|          32|          32|
    |add_ln652_28_fu_3450_p2   |     +    |      0|  0|  32|          32|          32|
    |add_ln652_29_fu_3467_p2   |     +    |      0|  0|  32|          32|          32|
    |add_ln652_30_fu_3472_p2   |     +    |      0|  0|  32|          32|          32|
    |add_ln652_31_fu_3492_p2   |     +    |      0|  0|  32|          32|          32|
    |add_ln652_32_fu_3761_p2   |     +    |      0|  0|  32|          32|          32|
    |add_ln652_3_fu_3341_p2    |     +    |      0|  0|  32|          32|          32|
    |add_ln652_47_fu_3677_p2   |     +    |      0|  0|  32|          32|          32|
    |add_ln652_48_fu_3542_p2   |     +    |      0|  0|  32|          32|          32|
    |add_ln652_50_fu_3548_p2   |     +    |      0|  0|  32|          32|          32|
    |add_ln652_53_fu_3573_p2   |     +    |      0|  0|  32|          32|          32|
    |add_ln652_54_fu_3681_p2   |     +    |      0|  0|  32|          32|          32|
    |add_ln652_59_fu_3585_p2   |     +    |      0|  0|  32|          32|          32|
    |add_ln652_60_fu_3591_p2   |     +    |      0|  0|  32|          32|          32|
    |add_ln652_61_fu_3608_p2   |     +    |      0|  0|  32|          32|          32|
    |add_ln652_62_fu_3613_p2   |     +    |      0|  0|  32|          32|          32|
    |add_ln652_63_fu_3685_p2   |     +    |      0|  0|  32|          32|          32|
    |add_ln652_64_fu_3690_p2   |     +    |      0|  0|  32|          32|          32|
    |add_ln652_65_fu_3765_p2   |     +    |      0|  0|  32|          32|          32|
    |add_ln652_72_fu_3915_p2   |     +    |      0|  0|  32|          32|          32|
    |add_ln652_75_fu_3841_p2   |     +    |      0|  0|  32|          32|          32|
    |add_ln652_78_fu_3847_p2   |     +    |      0|  0|  32|          32|          32|
    |add_ln652_79_fu_3852_p2   |     +    |      0|  0|  32|          32|          32|
    |add_ln652_7_fu_3410_p2    |     +    |      0|  0|  32|          32|          32|
    |add_ln652_80_fu_3919_p2   |     +    |      0|  0|  32|          32|          32|
    |add_ln652_81_fu_3858_p2   |     +    |      0|  0|  32|          32|          32|
    |add_ln652_83_fu_3863_p2   |     +    |      0|  0|  32|          32|          32|
    |add_ln652_86_fu_3347_p2   |     +    |      0|  0|  32|          32|          32|
    |add_ln652_87_fu_3924_p2   |     +    |      0|  0|  32|          32|          32|
    |add_ln652_88_fu_3353_p2   |     +    |      0|  0|  39|          32|          32|
    |add_ln652_90_fu_3382_p2   |     +    |      0|  0|  32|          32|          32|
    |add_ln652_92_fu_3359_p2   |     +    |      0|  0|  32|          32|          32|
    |add_ln652_93_fu_3365_p2   |     +    |      0|  0|  32|          32|          32|
    |add_ln652_94_fu_3387_p2   |     +    |      0|  0|  32|          32|          32|
    |add_ln652_95_fu_3392_p2   |     +    |      0|  0|  32|          32|          32|
    |add_ln652_96_fu_3928_p2   |     +    |      0|  0|  32|          32|          32|
    |add_ln652_97_fu_3933_p2   |     +    |      0|  0|  32|          32|          32|
    |grp_fu_2992_p2            |     +    |      0|  0|  39|          32|          32|
    |grp_fu_2998_p2            |     +    |      0|  0|  39|          32|          32|
    |grp_fu_3004_p2            |     +    |      0|  0|  39|          32|          32|
    |grp_fu_3010_p2            |     +    |      0|  0|  39|          32|          32|
    |grp_fu_3016_p2            |     +    |      0|  0|  39|          32|          32|
    |grp_fu_3022_p2            |     +    |      0|  0|  39|          32|          32|
    |grp_fu_3028_p2            |     +    |      0|  0|  39|          32|          32|
    |grp_fu_3034_p2            |     +    |      0|  0|  39|          32|          32|
    |grp_fu_3040_p2            |     +    |      0|  0|  39|          32|          32|
    |grp_fu_3046_p2            |     +    |      0|  0|  39|          32|          32|
    |grp_fu_3052_p2            |     +    |      0|  0|  39|          32|          32|
    |grp_fu_3161_p2            |     +    |      0|  0|  32|          32|          32|
    |grp_fu_3167_p2            |     +    |      0|  0|  32|          32|          32|
    |grp_fu_3173_p2            |     +    |      0|  0|  32|          32|          32|
    |grp_fu_3179_p2            |     +    |      0|  0|  32|          32|          32|
    |grp_fu_3185_p2            |     +    |      0|  0|  32|          32|          32|
    |grp_fu_3191_p2            |     +    |      0|  0|  32|          32|          32|
    |grp_fu_3197_p2            |     +    |      0|  0|  39|          32|          32|
    |grp_fu_3203_p2            |     +    |      0|  0|  32|          32|          32|
    |grp_fu_3209_p2            |     +    |      0|  0|  32|          32|          32|
    |grp_fu_3215_p2            |     +    |      0|  0|  32|          32|          32|
    |grp_fu_3221_p2            |     +    |      0|  0|  32|          32|          32|
    |grp_fu_3227_p2            |     +    |      0|  0|  32|          32|          32|
    |grp_fu_3233_p2            |     +    |      0|  0|  39|          32|          32|
    |grp_fu_3239_p2            |     +    |      0|  0|  32|          32|          32|
    |grp_fu_3245_p2            |     +    |      0|  0|  32|          32|          32|
    |grp_fu_3251_p2            |     +    |      0|  0|  32|          32|          32|
    |grp_fu_3257_p2            |     +    |      0|  0|  32|          32|          32|
    |grp_fu_3263_p2            |     +    |      0|  0|  39|          32|          32|
    |grp_fu_3269_p2            |     +    |      0|  0|  32|          32|          32|
    |grp_fu_3275_p2            |     +    |      0|  0|  32|          32|          32|
    |grp_fu_3305_p2            |     +    |      0|  0|  32|          32|          32|
    |grp_fu_3311_p2            |     +    |      0|  0|  32|          32|          32|
    |grp_fu_3317_p2            |     +    |      0|  0|  32|          32|          32|
    |grp_fu_3323_p2            |     +    |      0|  0|  32|          32|          32|
    |grp_fu_3329_p2            |     +    |      0|  0|  32|          32|          32|
    |grp_fu_3335_p2            |     +    |      0|  0|  32|          32|          32|
    |out_r                     |     +    |      0|  0|  32|          32|          32|
    |ap_block_state1           |    or    |      0|  0|   2|           1|           1|
    |ap_block_state19          |    or    |      0|  0|   2|           1|           1|
    +--------------------------+----------+-------+---+----+------------+------------+
    |Total                     |          |      0|  0|4848|        4706|        4706|
    +--------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------+-----+-----------+-----+-----------+
    |          Name          | LUT | Input Size| Bits| Total Bits|
    +------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm               |  121|         26|    1|         26|
    |ap_done                 |    9|          2|    1|          2|
    |reg_3058                |    9|          2|   32|         64|
    |reg_3063                |    9|          2|   32|         64|
    |reg_3068                |    9|          2|   32|         64|
    |reg_3073                |    9|          2|   32|         64|
    |reg_3082                |    9|          2|   32|         64|
    |reg_3087                |    9|          2|   32|         64|
    |reg_3092                |    9|          2|   32|         64|
    |sum_array_0_0_address0  |  105|         22|    6|        132|
    |sum_array_0_0_address1  |  105|         22|    6|        132|
    |sum_array_0_1_address0  |  105|         22|    6|        132|
    |sum_array_0_1_address1  |  101|         21|    6|        126|
    |sum_array_1_0_address0  |  105|         22|    6|        132|
    |sum_array_1_0_address1  |  105|         22|    6|        132|
    |sum_array_1_1_address0  |  105|         22|    6|        132|
    |sum_array_1_1_address1  |  101|         21|    6|        126|
    |sum_array_2_0_address0  |  105|         22|    6|        132|
    |sum_array_2_0_address1  |  105|         22|    6|        132|
    |sum_array_2_1_address0  |  105|         22|    6|        132|
    |sum_array_2_1_address1  |  101|         21|    6|        126|
    |x_0_0_blk_n             |    9|          2|    1|          2|
    |x_0_10_blk_n            |    9|          2|    1|          2|
    |x_0_11_blk_n            |    9|          2|    1|          2|
    |x_0_12_blk_n            |    9|          2|    1|          2|
    |x_0_1_blk_n             |    9|          2|    1|          2|
    |x_0_2_blk_n             |    9|          2|    1|          2|
    |x_0_3_blk_n             |    9|          2|    1|          2|
    |x_0_4_blk_n             |    9|          2|    1|          2|
    |x_0_5_blk_n             |    9|          2|    1|          2|
    |x_0_6_blk_n             |    9|          2|    1|          2|
    |x_0_7_blk_n             |    9|          2|    1|          2|
    |x_0_8_blk_n             |    9|          2|    1|          2|
    |x_0_9_blk_n             |    9|          2|    1|          2|
    |x_4_0_blk_n             |    9|          2|    1|          2|
    |x_4_1_blk_n             |    9|          2|    1|          2|
    |x_4_2_blk_n             |    9|          2|    1|          2|
    |y_0_0_blk_n             |    9|          2|    1|          2|
    |y_0_10_blk_n            |    9|          2|    1|          2|
    |y_0_11_blk_n            |    9|          2|    1|          2|
    |y_0_12_blk_n            |    9|          2|    1|          2|
    |y_0_1_blk_n             |    9|          2|    1|          2|
    |y_0_2_blk_n             |    9|          2|    1|          2|
    |y_0_3_blk_n             |    9|          2|    1|          2|
    |y_0_4_blk_n             |    9|          2|    1|          2|
    |y_0_5_blk_n             |    9|          2|    1|          2|
    |y_0_6_blk_n             |    9|          2|    1|          2|
    |y_0_7_blk_n             |    9|          2|    1|          2|
    |y_0_8_blk_n             |    9|          2|    1|          2|
    |y_0_9_blk_n             |    9|          2|    1|          2|
    |y_4_0_blk_n             |    9|          2|    1|          2|
    |y_4_1_blk_n             |    9|          2|    1|          2|
    |y_4_2_blk_n             |    9|          2|    1|          2|
    +------------------------+-----+-----------+-----+-----------+
    |Total                   | 1729|        367|  330|       2106|
    +------------------------+-----+-----------+-----+-----------+

    * Register: 
    +--------------------------------+----+----+-----+-----------+
    |              Name              | FF | LUT| Bits| Const Bits|
    +--------------------------------+----+----+-----+-----------+
    |add_ln652_104_reg_4680          |  32|   0|   32|          0|
    |add_ln652_111_reg_4820          |  32|   0|   32|          0|
    |add_ln652_115_reg_4885          |  32|   0|   32|          0|
    |add_ln652_118_reg_4960          |  32|   0|   32|          0|
    |add_ln652_125_reg_5095          |  32|   0|   32|          0|
    |add_ln652_127_reg_5165          |  32|   0|   32|          0|
    |add_ln652_129_reg_5240          |  32|   0|   32|          0|
    |add_ln652_12_reg_4470           |  32|   0|   32|          0|
    |add_ln652_130_reg_5925          |  32|   0|   32|          0|
    |add_ln652_138_reg_5315          |  32|   0|   32|          0|
    |add_ln652_145_reg_5620          |  32|   0|   32|          0|
    |add_ln652_149_reg_5735          |  32|   0|   32|          0|
    |add_ln652_14_reg_4540           |  32|   0|   32|          0|
    |add_ln652_152_reg_5820          |  32|   0|   32|          0|
    |add_ln652_159_reg_5875          |  32|   0|   32|          0|
    |add_ln652_15_reg_4605           |  32|   0|   32|          0|
    |add_ln652_161_reg_5905          |  32|   0|   32|          0|
    |add_ln652_163_reg_5930          |  32|   0|   32|          0|
    |add_ln652_164_reg_5910          |  32|   0|   32|          0|
    |add_ln652_165_reg_4265          |  32|   0|   32|          0|
    |add_ln652_169_reg_4405          |  32|   0|   32|          0|
    |add_ln652_177_reg_4550          |  32|   0|   32|          0|
    |add_ln652_181_reg_4610          |  32|   0|   32|          0|
    |add_ln652_184_reg_4685          |  32|   0|   32|          0|
    |add_ln652_191_reg_4750          |  32|   0|   32|          0|
    |add_ln652_193_reg_4825          |  32|   0|   32|          0|
    |add_ln652_194_reg_4890          |  32|   0|   32|          0|
    |add_ln652_195_reg_5935          |  32|   0|   32|          0|
    |add_ln652_208_reg_5030          |  32|   0|   32|          0|
    |add_ln652_210_reg_5100          |  32|   0|   32|          0|
    |add_ln652_211_reg_5170          |  32|   0|   32|          0|
    |add_ln652_21_reg_4675           |  32|   0|   32|          0|
    |add_ln652_220_reg_5320          |  32|   0|   32|          0|
    |add_ln652_224_reg_5390          |  32|   0|   32|          0|
    |add_ln652_226_reg_5625          |  32|   0|   32|          0|
    |add_ln652_227_reg_5740          |  32|   0|   32|          0|
    |add_ln652_233_reg_5745          |  32|   0|   32|          0|
    |add_ln652_235_reg_5825          |  32|   0|   32|          0|
    |add_ln652_241_reg_5880          |  32|   0|   32|          0|
    |add_ln652_243_reg_5915          |  32|   0|   32|          0|
    |add_ln652_245_reg_5885          |  32|   0|   32|          0|
    |add_ln652_246_reg_5830          |  32|   0|   32|          0|
    |add_ln652_250_reg_5835          |  32|   0|   32|          0|
    |add_ln652_252_reg_5840          |  32|   0|   32|          0|
    |add_ln652_253_reg_5845          |  32|   0|   32|          0|
    |add_ln652_255_reg_5850          |  32|   0|   32|          0|
    |add_ln652_257_reg_5855          |  32|   0|   32|          0|
    |add_ln652_259_reg_5890          |  32|   0|   32|          0|
    |add_ln652_260_reg_5920          |  32|   0|   32|          0|
    |add_ln652_262_reg_5940          |  32|   0|   32|          0|
    |add_ln652_28_reg_4815           |  32|   0|   32|          0|
    |add_ln652_30_reg_4880           |  32|   0|   32|          0|
    |add_ln652_31_reg_4955           |  32|   0|   32|          0|
    |add_ln652_39_reg_5025           |  32|   0|   32|          0|
    |add_ln652_3_reg_4330            |  32|   0|   32|          0|
    |add_ln652_46_reg_5160           |  32|   0|   32|          0|
    |add_ln652_50_reg_5235           |  32|   0|   32|          0|
    |add_ln652_53_reg_5310           |  32|   0|   32|          0|
    |add_ln652_60_reg_5385           |  32|   0|   32|          0|
    |add_ln652_62_reg_5615           |  32|   0|   32|          0|
    |add_ln652_64_reg_5725           |  32|   0|   32|          0|
    |add_ln652_65_reg_5810           |  32|   0|   32|          0|
    |add_ln652_68_reg_5730           |  32|   0|   32|          0|
    |add_ln652_71_reg_5815           |  32|   0|   32|          0|
    |add_ln652_77_reg_5870           |  32|   0|   32|          0|
    |add_ln652_79_reg_5895           |  32|   0|   32|          0|
    |add_ln652_82_reg_4260           |  32|   0|   32|          0|
    |add_ln652_83_reg_5900           |  32|   0|   32|          0|
    |add_ln652_86_reg_4395           |  32|   0|   32|          0|
    |add_ln652_88_reg_4400           |  32|   0|   32|          0|
    |add_ln652_93_reg_4475           |  32|   0|   32|          0|
    |add_ln652_95_reg_4545           |  32|   0|   32|          0|
    |ap_CS_fsm                       |  25|   0|   25|          0|
    |ap_done_reg                     |   1|   0|    1|          0|
    |reg_3058                        |  32|   0|   32|          0|
    |reg_3063                        |  32|   0|   32|          0|
    |reg_3068                        |  32|   0|   32|          0|
    |reg_3073                        |  32|   0|   32|          0|
    |reg_3078                        |  32|   0|   32|          0|
    |reg_3082                        |  32|   0|   32|          0|
    |reg_3087                        |  32|   0|   32|          0|
    |reg_3092                        |  32|   0|   32|          0|
    |reg_3097                        |  32|   0|   32|          0|
    |reg_3101                        |  32|   0|   32|          0|
    |reg_3105                        |  32|   0|   32|          0|
    |reg_3109                        |  32|   0|   32|          0|
    |reg_3113                        |  32|   0|   32|          0|
    |reg_3117                        |  32|   0|   32|          0|
    |reg_3121                        |  32|   0|   32|          0|
    |reg_3125                        |  32|   0|   32|          0|
    |reg_3129                        |  32|   0|   32|          0|
    |reg_3133                        |  32|   0|   32|          0|
    |reg_3137                        |  32|   0|   32|          0|
    |reg_3141                        |  32|   0|   32|          0|
    |reg_3145                        |  32|   0|   32|          0|
    |reg_3149                        |  32|   0|   32|          0|
    |reg_3153                        |  32|   0|   32|          0|
    |reg_3157                        |  32|   0|   32|          0|
    |reg_3281                        |  32|   0|   32|          0|
    |reg_3285                        |  32|   0|   32|          0|
    |reg_3289                        |  32|   0|   32|          0|
    |reg_3293                        |  32|   0|   32|          0|
    |reg_3297                        |  32|   0|   32|          0|
    |reg_3301                        |  32|   0|   32|          0|
    |sum_array_1_0_load_reg_4210     |  32|   0|   32|          0|
    |sum_array_2_0_load_31_reg_5285  |  32|   0|   32|          0|
    |sum_array_2_0_load_reg_4235     |  32|   0|   32|          0|
    |temp_l83_i10_w1_reg_5710        |  32|   0|   32|          0|
    |temp_l83_i12_w1_reg_5715        |  32|   0|   32|          0|
    |temp_l83_i2_w1_reg_5690         |  32|   0|   32|          0|
    |temp_l83_i3999_w1_reg_5720      |  32|   0|   32|          0|
    |temp_l83_i4_w1_reg_5695         |  32|   0|   32|          0|
    |temp_l83_i6_w1_reg_5700         |  32|   0|   32|          0|
    |temp_l83_i8_w1_reg_5705         |  32|   0|   32|          0|
    |x_0_0_read_reg_5455             |  16|   0|   16|          0|
    |x_0_10_read_reg_5555            |  16|   0|   16|          0|
    |x_0_11_read_reg_5565            |  16|   0|   16|          0|
    |x_0_12_read_reg_5575            |  16|   0|   16|          0|
    |x_0_1_read_reg_5465             |  16|   0|   16|          0|
    |x_0_2_read_reg_5475             |  16|   0|   16|          0|
    |x_0_3_read_reg_5485             |  16|   0|   16|          0|
    |x_0_4_read_reg_5495             |  16|   0|   16|          0|
    |x_0_5_read_reg_5505             |  16|   0|   16|          0|
    |x_0_6_read_reg_5515             |  16|   0|   16|          0|
    |x_0_7_read_reg_5525             |  16|   0|   16|          0|
    |x_0_8_read_reg_5535             |  16|   0|   16|          0|
    |x_0_9_read_reg_5545             |  16|   0|   16|          0|
    |x_4_0_read_reg_5585             |  16|   0|   16|          0|
    |x_4_1_read_reg_5595             |  16|   0|   16|          0|
    |x_4_2_read_reg_5605             |  16|   0|   16|          0|
    |y_0_0_read_reg_5460             |  16|   0|   16|          0|
    |y_0_10_read_reg_5560            |  16|   0|   16|          0|
    |y_0_11_read_reg_5570            |  16|   0|   16|          0|
    |y_0_12_read_reg_5580            |  16|   0|   16|          0|
    |y_0_1_read_reg_5470             |  16|   0|   16|          0|
    |y_0_2_read_reg_5480             |  16|   0|   16|          0|
    |y_0_3_read_reg_5490             |  16|   0|   16|          0|
    |y_0_4_read_reg_5500             |  16|   0|   16|          0|
    |y_0_5_read_reg_5510             |  16|   0|   16|          0|
    |y_0_6_read_reg_5520             |  16|   0|   16|          0|
    |y_0_7_read_reg_5530             |  16|   0|   16|          0|
    |y_0_8_read_reg_5540             |  16|   0|   16|          0|
    |y_0_9_read_reg_5550             |  16|   0|   16|          0|
    |y_4_0_read_reg_5590             |  16|   0|   16|          0|
    |y_4_1_read_reg_5600             |  16|   0|   16|          0|
    |y_4_2_read_reg_5610             |  16|   0|   16|          0|
    +--------------------------------+----+----+-----+-----------+
    |Total                           |4122|   0| 4122|          0|
    +--------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+---------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  | Source Object |    C Type    |
+------------------------+-----+-----+------------+---------------+--------------+
|ap_clk                  |  in |    1| ap_ctrl_hs |    epilogue   | return value |
|ap_rst                  |  in |    1| ap_ctrl_hs |    epilogue   | return value |
|ap_start                |  in |    1| ap_ctrl_hs |    epilogue   | return value |
|ap_done                 | out |    1| ap_ctrl_hs |    epilogue   | return value |
|ap_continue             |  in |    1| ap_ctrl_hs |    epilogue   | return value |
|ap_idle                 | out |    1| ap_ctrl_hs |    epilogue   | return value |
|ap_ready                | out |    1| ap_ctrl_hs |    epilogue   | return value |
|sum_array_2_0_address0  | out |    6|  ap_memory | sum_array_2_0 |     array    |
|sum_array_2_0_ce0       | out |    1|  ap_memory | sum_array_2_0 |     array    |
|sum_array_2_0_q0        |  in |   32|  ap_memory | sum_array_2_0 |     array    |
|sum_array_2_0_address1  | out |    6|  ap_memory | sum_array_2_0 |     array    |
|sum_array_2_0_ce1       | out |    1|  ap_memory | sum_array_2_0 |     array    |
|sum_array_2_0_q1        |  in |   32|  ap_memory | sum_array_2_0 |     array    |
|sum_array_2_1_address0  | out |    6|  ap_memory | sum_array_2_1 |     array    |
|sum_array_2_1_ce0       | out |    1|  ap_memory | sum_array_2_1 |     array    |
|sum_array_2_1_q0        |  in |   32|  ap_memory | sum_array_2_1 |     array    |
|sum_array_2_1_address1  | out |    6|  ap_memory | sum_array_2_1 |     array    |
|sum_array_2_1_ce1       | out |    1|  ap_memory | sum_array_2_1 |     array    |
|sum_array_2_1_q1        |  in |   32|  ap_memory | sum_array_2_1 |     array    |
|x_0_0_dout              |  in |   16|   ap_fifo  |     x_0_0     |    pointer   |
|x_0_0_empty_n           |  in |    1|   ap_fifo  |     x_0_0     |    pointer   |
|x_0_0_read              | out |    1|   ap_fifo  |     x_0_0     |    pointer   |
|x_0_1_dout              |  in |   16|   ap_fifo  |     x_0_1     |    pointer   |
|x_0_1_empty_n           |  in |    1|   ap_fifo  |     x_0_1     |    pointer   |
|x_0_1_read              | out |    1|   ap_fifo  |     x_0_1     |    pointer   |
|x_0_2_dout              |  in |   16|   ap_fifo  |     x_0_2     |    pointer   |
|x_0_2_empty_n           |  in |    1|   ap_fifo  |     x_0_2     |    pointer   |
|x_0_2_read              | out |    1|   ap_fifo  |     x_0_2     |    pointer   |
|x_0_3_dout              |  in |   16|   ap_fifo  |     x_0_3     |    pointer   |
|x_0_3_empty_n           |  in |    1|   ap_fifo  |     x_0_3     |    pointer   |
|x_0_3_read              | out |    1|   ap_fifo  |     x_0_3     |    pointer   |
|x_0_4_dout              |  in |   16|   ap_fifo  |     x_0_4     |    pointer   |
|x_0_4_empty_n           |  in |    1|   ap_fifo  |     x_0_4     |    pointer   |
|x_0_4_read              | out |    1|   ap_fifo  |     x_0_4     |    pointer   |
|x_0_5_dout              |  in |   16|   ap_fifo  |     x_0_5     |    pointer   |
|x_0_5_empty_n           |  in |    1|   ap_fifo  |     x_0_5     |    pointer   |
|x_0_5_read              | out |    1|   ap_fifo  |     x_0_5     |    pointer   |
|x_0_6_dout              |  in |   16|   ap_fifo  |     x_0_6     |    pointer   |
|x_0_6_empty_n           |  in |    1|   ap_fifo  |     x_0_6     |    pointer   |
|x_0_6_read              | out |    1|   ap_fifo  |     x_0_6     |    pointer   |
|x_0_7_dout              |  in |   16|   ap_fifo  |     x_0_7     |    pointer   |
|x_0_7_empty_n           |  in |    1|   ap_fifo  |     x_0_7     |    pointer   |
|x_0_7_read              | out |    1|   ap_fifo  |     x_0_7     |    pointer   |
|x_0_8_dout              |  in |   16|   ap_fifo  |     x_0_8     |    pointer   |
|x_0_8_empty_n           |  in |    1|   ap_fifo  |     x_0_8     |    pointer   |
|x_0_8_read              | out |    1|   ap_fifo  |     x_0_8     |    pointer   |
|x_0_9_dout              |  in |   16|   ap_fifo  |     x_0_9     |    pointer   |
|x_0_9_empty_n           |  in |    1|   ap_fifo  |     x_0_9     |    pointer   |
|x_0_9_read              | out |    1|   ap_fifo  |     x_0_9     |    pointer   |
|x_0_10_dout             |  in |   16|   ap_fifo  |     x_0_10    |    pointer   |
|x_0_10_empty_n          |  in |    1|   ap_fifo  |     x_0_10    |    pointer   |
|x_0_10_read             | out |    1|   ap_fifo  |     x_0_10    |    pointer   |
|x_0_11_dout             |  in |   16|   ap_fifo  |     x_0_11    |    pointer   |
|x_0_11_empty_n          |  in |    1|   ap_fifo  |     x_0_11    |    pointer   |
|x_0_11_read             | out |    1|   ap_fifo  |     x_0_11    |    pointer   |
|x_0_12_dout             |  in |   16|   ap_fifo  |     x_0_12    |    pointer   |
|x_0_12_empty_n          |  in |    1|   ap_fifo  |     x_0_12    |    pointer   |
|x_0_12_read             | out |    1|   ap_fifo  |     x_0_12    |    pointer   |
|y_0_0_dout              |  in |   16|   ap_fifo  |     y_0_0     |    pointer   |
|y_0_0_empty_n           |  in |    1|   ap_fifo  |     y_0_0     |    pointer   |
|y_0_0_read              | out |    1|   ap_fifo  |     y_0_0     |    pointer   |
|y_0_1_dout              |  in |   16|   ap_fifo  |     y_0_1     |    pointer   |
|y_0_1_empty_n           |  in |    1|   ap_fifo  |     y_0_1     |    pointer   |
|y_0_1_read              | out |    1|   ap_fifo  |     y_0_1     |    pointer   |
|y_0_2_dout              |  in |   16|   ap_fifo  |     y_0_2     |    pointer   |
|y_0_2_empty_n           |  in |    1|   ap_fifo  |     y_0_2     |    pointer   |
|y_0_2_read              | out |    1|   ap_fifo  |     y_0_2     |    pointer   |
|y_0_3_dout              |  in |   16|   ap_fifo  |     y_0_3     |    pointer   |
|y_0_3_empty_n           |  in |    1|   ap_fifo  |     y_0_3     |    pointer   |
|y_0_3_read              | out |    1|   ap_fifo  |     y_0_3     |    pointer   |
|y_0_4_dout              |  in |   16|   ap_fifo  |     y_0_4     |    pointer   |
|y_0_4_empty_n           |  in |    1|   ap_fifo  |     y_0_4     |    pointer   |
|y_0_4_read              | out |    1|   ap_fifo  |     y_0_4     |    pointer   |
|y_0_5_dout              |  in |   16|   ap_fifo  |     y_0_5     |    pointer   |
|y_0_5_empty_n           |  in |    1|   ap_fifo  |     y_0_5     |    pointer   |
|y_0_5_read              | out |    1|   ap_fifo  |     y_0_5     |    pointer   |
|y_0_6_dout              |  in |   16|   ap_fifo  |     y_0_6     |    pointer   |
|y_0_6_empty_n           |  in |    1|   ap_fifo  |     y_0_6     |    pointer   |
|y_0_6_read              | out |    1|   ap_fifo  |     y_0_6     |    pointer   |
|y_0_7_dout              |  in |   16|   ap_fifo  |     y_0_7     |    pointer   |
|y_0_7_empty_n           |  in |    1|   ap_fifo  |     y_0_7     |    pointer   |
|y_0_7_read              | out |    1|   ap_fifo  |     y_0_7     |    pointer   |
|y_0_8_dout              |  in |   16|   ap_fifo  |     y_0_8     |    pointer   |
|y_0_8_empty_n           |  in |    1|   ap_fifo  |     y_0_8     |    pointer   |
|y_0_8_read              | out |    1|   ap_fifo  |     y_0_8     |    pointer   |
|y_0_9_dout              |  in |   16|   ap_fifo  |     y_0_9     |    pointer   |
|y_0_9_empty_n           |  in |    1|   ap_fifo  |     y_0_9     |    pointer   |
|y_0_9_read              | out |    1|   ap_fifo  |     y_0_9     |    pointer   |
|y_0_10_dout             |  in |   16|   ap_fifo  |     y_0_10    |    pointer   |
|y_0_10_empty_n          |  in |    1|   ap_fifo  |     y_0_10    |    pointer   |
|y_0_10_read             | out |    1|   ap_fifo  |     y_0_10    |    pointer   |
|y_0_11_dout             |  in |   16|   ap_fifo  |     y_0_11    |    pointer   |
|y_0_11_empty_n          |  in |    1|   ap_fifo  |     y_0_11    |    pointer   |
|y_0_11_read             | out |    1|   ap_fifo  |     y_0_11    |    pointer   |
|y_0_12_dout             |  in |   16|   ap_fifo  |     y_0_12    |    pointer   |
|y_0_12_empty_n          |  in |    1|   ap_fifo  |     y_0_12    |    pointer   |
|y_0_12_read             | out |    1|   ap_fifo  |     y_0_12    |    pointer   |
|x_4_0_dout              |  in |   16|   ap_fifo  |     x_4_0     |    pointer   |
|x_4_0_empty_n           |  in |    1|   ap_fifo  |     x_4_0     |    pointer   |
|x_4_0_read              | out |    1|   ap_fifo  |     x_4_0     |    pointer   |
|x_4_1_dout              |  in |   16|   ap_fifo  |     x_4_1     |    pointer   |
|x_4_1_empty_n           |  in |    1|   ap_fifo  |     x_4_1     |    pointer   |
|x_4_1_read              | out |    1|   ap_fifo  |     x_4_1     |    pointer   |
|x_4_2_dout              |  in |   16|   ap_fifo  |     x_4_2     |    pointer   |
|x_4_2_empty_n           |  in |    1|   ap_fifo  |     x_4_2     |    pointer   |
|x_4_2_read              | out |    1|   ap_fifo  |     x_4_2     |    pointer   |
|sum_array_1_0_address0  | out |    6|  ap_memory | sum_array_1_0 |     array    |
|sum_array_1_0_ce0       | out |    1|  ap_memory | sum_array_1_0 |     array    |
|sum_array_1_0_q0        |  in |   32|  ap_memory | sum_array_1_0 |     array    |
|sum_array_1_0_address1  | out |    6|  ap_memory | sum_array_1_0 |     array    |
|sum_array_1_0_ce1       | out |    1|  ap_memory | sum_array_1_0 |     array    |
|sum_array_1_0_q1        |  in |   32|  ap_memory | sum_array_1_0 |     array    |
|sum_array_1_1_address0  | out |    6|  ap_memory | sum_array_1_1 |     array    |
|sum_array_1_1_ce0       | out |    1|  ap_memory | sum_array_1_1 |     array    |
|sum_array_1_1_q0        |  in |   32|  ap_memory | sum_array_1_1 |     array    |
|sum_array_1_1_address1  | out |    6|  ap_memory | sum_array_1_1 |     array    |
|sum_array_1_1_ce1       | out |    1|  ap_memory | sum_array_1_1 |     array    |
|sum_array_1_1_q1        |  in |   32|  ap_memory | sum_array_1_1 |     array    |
|sum_array_0_0_address0  | out |    6|  ap_memory | sum_array_0_0 |     array    |
|sum_array_0_0_ce0       | out |    1|  ap_memory | sum_array_0_0 |     array    |
|sum_array_0_0_q0        |  in |   32|  ap_memory | sum_array_0_0 |     array    |
|sum_array_0_0_address1  | out |    6|  ap_memory | sum_array_0_0 |     array    |
|sum_array_0_0_ce1       | out |    1|  ap_memory | sum_array_0_0 |     array    |
|sum_array_0_0_q1        |  in |   32|  ap_memory | sum_array_0_0 |     array    |
|sum_array_0_1_address0  | out |    6|  ap_memory | sum_array_0_1 |     array    |
|sum_array_0_1_ce0       | out |    1|  ap_memory | sum_array_0_1 |     array    |
|sum_array_0_1_q0        |  in |   32|  ap_memory | sum_array_0_1 |     array    |
|sum_array_0_1_address1  | out |    6|  ap_memory | sum_array_0_1 |     array    |
|sum_array_0_1_ce1       | out |    1|  ap_memory | sum_array_0_1 |     array    |
|sum_array_0_1_q1        |  in |   32|  ap_memory | sum_array_0_1 |     array    |
|y_4_0_dout              |  in |   16|   ap_fifo  |     y_4_0     |    pointer   |
|y_4_0_empty_n           |  in |    1|   ap_fifo  |     y_4_0     |    pointer   |
|y_4_0_read              | out |    1|   ap_fifo  |     y_4_0     |    pointer   |
|y_4_1_dout              |  in |   16|   ap_fifo  |     y_4_1     |    pointer   |
|y_4_1_empty_n           |  in |    1|   ap_fifo  |     y_4_1     |    pointer   |
|y_4_1_read              | out |    1|   ap_fifo  |     y_4_1     |    pointer   |
|y_4_2_dout              |  in |   16|   ap_fifo  |     y_4_2     |    pointer   |
|y_4_2_empty_n           |  in |    1|   ap_fifo  |     y_4_2     |    pointer   |
|y_4_2_read              | out |    1|   ap_fifo  |     y_4_2     |    pointer   |
|out_r                   | out |   32|   ap_vld   |     out_r     |    pointer   |
|out_r_ap_vld            | out |    1|   ap_vld   |     out_r     |    pointer   |
+------------------------+-----+-----+------------+---------------+--------------+

