// Seed: 1314189372
program module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  output wire id_10;
  output wire id_9;
  input wire id_8;
  input wire id_7;
  output wire id_6;
  output wire id_5;
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  id_11 :
  assert property (@(posedge 1) id_1 || 1 < id_2)
  else $display;
endprogram
module module_1;
  always @(id_1, posedge id_1)
    if ("") begin
      id_1 <= #id_1 1'h0;
    end
  id_2(
      1, id_3 - 1
  );
  wire id_4;
  module_0(
      id_4, id_4, id_4, id_4, id_4, id_4, id_4, id_4, id_4, id_4
  );
endmodule
