Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_ntt_fntt_behav xil_defaultlib.tb_ntt_fntt xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/Verilog code/NTT/NTT.srcs/sources_1/new/simple_ntt_top.v" Line 1. Module simple_ntt_top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Verilog code/NTT/NTT.srcs/sources_1/new/ntt_controller.v" Line 1. Module ntt_controller doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Verilog code/NTT/NTT.srcs/sources_1/new/address_generator.v" Line 1. Module address_generator doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Verilog code/NTT/NTT.srcs/sources_1/new/butterfly_unit.v" Line 1. Module butterfly_unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Verilog code/NTT/NTT.srcs/sources_1/new/mod_mul.v" Line 1. Module mod_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Verilog code/NTT/NTT.srcs/sources_1/new/mod_add.v" Line 1. Module mod_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Verilog code/NTT/NTT.srcs/sources_1/new/mod_sub.v" Line 1. Module mod_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Verilog code/NTT/NTT.srcs/sources_1/new/twiddle_rom_full.v" Line 1. Module twiddle_rom doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Verilog code/NTT/NTT.srcs/sources_1/new/simple_ntt_top.v" Line 1. Module simple_ntt_top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Verilog code/NTT/NTT.srcs/sources_1/new/ntt_controller.v" Line 1. Module ntt_controller doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Verilog code/NTT/NTT.srcs/sources_1/new/address_generator.v" Line 1. Module address_generator doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Verilog code/NTT/NTT.srcs/sources_1/new/butterfly_unit.v" Line 1. Module butterfly_unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Verilog code/NTT/NTT.srcs/sources_1/new/mod_mul.v" Line 1. Module mod_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Verilog code/NTT/NTT.srcs/sources_1/new/mod_add.v" Line 1. Module mod_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Verilog code/NTT/NTT.srcs/sources_1/new/mod_sub.v" Line 1. Module mod_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Verilog code/NTT/NTT.srcs/sources_1/new/twiddle_rom_full.v" Line 1. Module twiddle_rom doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ntt_controller
Compiling module xil_defaultlib.address_generator
Compiling module xil_defaultlib.mod_mul
Compiling module xil_defaultlib.mod_add
Compiling module xil_defaultlib.mod_sub
Compiling module xil_defaultlib.butterfly_unit
Compiling module xil_defaultlib.twiddle_rom
Compiling module xil_defaultlib.simple_ntt_top
Compiling module xil_defaultlib.tb_ntt_fntt
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_ntt_fntt_behav
