Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot simulation_behav xil_defaultlib.simulation xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'G' [C:/Users/User1/Desktop/SOC LABS/lab4/labul4/project_4/project_4.srcs/sources_1/new/sumator16.v:32]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'G' [C:/Users/User1/Desktop/SOC LABS/lab4/labul4/project_4/project_4.srcs/sources_1/new/sumator16.v:35]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'G' [C:/Users/User1/Desktop/SOC LABS/lab4/labul4/project_4/project_4.srcs/sources_1/new/sumator16.v:38]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'G' [C:/Users/User1/Desktop/SOC LABS/lab4/labul4/project_4/project_4.srcs/sources_1/new/sumator16.v:41]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
