{"vcs1":{"timestamp_begin":1731980111.337251863, "rt":2.04, "ut":0.83, "st":0.27}}
{"vcselab":{"timestamp_begin":1731980113.459304785, "rt":1.41, "ut":0.33, "st":0.14}}
{"link":{"timestamp_begin":1731980114.942661849, "rt":0.49, "ut":0.17, "st":0.20}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1731980110.703659908}
{"VCS_COMP_START_TIME": 1731980110.703659908}
{"VCS_COMP_END_TIME": 1731980117.467842025}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j4 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+PERF +notimingchecks"}
{"vcs1": {"peak_mem": 333736}}
{"stitch_vcselab": {"peak_mem": 231572}}
