<h1 align="center">Welcome to micro-mips 👋</h1>
<p>
  <img alt="Version" src="https://img.shields.io/badge/version-1.0-blue.svg?cacheSeconds=2592000" />
  <a href="https://github.com/m0sys/micro-mups?tab=MIT-1-ov-file#readme" target="_blank">
    <img alt="License: MIT" src="https://img.shields.io/badge/License-MIT-yellow.svg" />
  </a>
</p>

> A simple implementation and validation of a Pipelined processor capable to process basic mips assembly programs.

## Outline

The following are the available microarchitectures that are able to run the basic mips assembly program.

- [Single-cycle Microprocessor Uarch](https://github.com/m0sys/micro-mips/tree/master/uarchs/scp)
- [Multi-cycle Microprocessor Uarch](https://github.com/m0sys/micro-mips/tree/master/uarchs/mcp)
- [Pipelined Microprocessor Uarch](https://github.com/m0sys/micro-mips/tree/master/uarchs/pp)

## Author

👤 **m0**

- Github: [@m0sys](https://github.com/m0sys)

## Show your support

Give a ⭐️ if this project helped you!

## 📝 License

Copyright © 2024 [m0](https://github.com/m0sys).<br />
This project is [MIT](https://github.com/m0sys/micro-mups?tab=MIT-1-ov-file#readme) licensed.

---
