<stg><name>Self_attention_Pipeline_l_j2</name>


<trans_list>

<trans id="240" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="222" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="223" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="224" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="225" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="226" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="227" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="228" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="229" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="230" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="231" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="232" from="12" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="234" from="13" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="233" from="14" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="235" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="236" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="237" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %v47 = alloca i32 1

]]></Node>
<StgValue><ssdm name="v47"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="4" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %j2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="j2"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
newFuncRoot:2 %trunc_ln13_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %trunc_ln13

]]></Node>
<StgValue><ssdm name="trunc_ln13_read"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:3 %sub_ln74_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %sub_ln74

]]></Node>
<StgValue><ssdm name="sub_ln74_read"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:4 %zext_ln71_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %zext_ln71

]]></Node>
<StgValue><ssdm name="zext_ln71_read"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:5 %inp_sumRow_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %inp_sumRow_load

]]></Node>
<StgValue><ssdm name="inp_sumRow_load_read"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="64" op_0_bw="4">
<![CDATA[
newFuncRoot:6 %zext_ln71_cast = zext i4 %zext_ln71_read

]]></Node>
<StgValue><ssdm name="zext_ln71_cast"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:7 %store_ln0 = store i4 0, i4 %j2

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:8 %store_ln0 = store i32 %inp_sumRow_load_read, i32 %v47

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:9 %br_ln0 = br void %for.inc25.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.inc25.i:0 %j2_1 = load i4 %j2

]]></Node>
<StgValue><ssdm name="j2_1"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc25.i:1 %inp_sumRow_addr = getelementptr i32 %inp_sumRow, i64 0, i64 %zext_ln71_cast

]]></Node>
<StgValue><ssdm name="inp_sumRow_addr"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc25.i:2 %icmp_ln72 = icmp_eq  i4 %j2_1, i4 12

]]></Node>
<StgValue><ssdm name="icmp_ln72"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc25.i:3 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 12, i64 12, i64 12

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc25.i:4 %add_ln72 = add i4 %j2_1, i4 1

]]></Node>
<StgValue><ssdm name="add_ln72"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc25.i:5 %br_ln72 = br i1 %icmp_ln72, void %for.inc25.i.split, void %for.inc28.i.exitStub

]]></Node>
<StgValue><ssdm name="br_ln72"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln72" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="2" op_0_bw="4">
<![CDATA[
for.inc25.i.split:0 %trunc_ln72 = trunc i4 %j2_1

]]></Node>
<StgValue><ssdm name="trunc_ln72"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln72" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="2" op_0_bw="2" op_1_bw="4" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc25.i.split:3 %lshr_ln4 = partselect i2 @_ssdm_op_PartSelect.i2.i4.i32.i32, i4 %j2_1, i32 2, i32 3

]]></Node>
<StgValue><ssdm name="lshr_ln4"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln72" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="4" op_0_bw="2">
<![CDATA[
for.inc25.i.split:4 %zext_ln74 = zext i2 %lshr_ln4

]]></Node>
<StgValue><ssdm name="zext_ln74"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln72" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc25.i.split:5 %add_ln74 = add i4 %sub_ln74_read, i4 %zext_ln74

]]></Node>
<StgValue><ssdm name="add_ln74"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln72" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="64" op_0_bw="4">
<![CDATA[
for.inc25.i.split:6 %zext_ln74_3 = zext i4 %add_ln74

]]></Node>
<StgValue><ssdm name="zext_ln74_3"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln72" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc25.i.split:7 %v84_addr = getelementptr i32 %v84, i64 0, i64 %zext_ln74_3

]]></Node>
<StgValue><ssdm name="v84_addr"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln72" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc25.i.split:8 %v84_1_addr = getelementptr i32 %v84_1, i64 0, i64 %zext_ln74_3

]]></Node>
<StgValue><ssdm name="v84_1_addr"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln72" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc25.i.split:9 %v84_2_addr = getelementptr i32 %v84_2, i64 0, i64 %zext_ln74_3

]]></Node>
<StgValue><ssdm name="v84_2_addr"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln72" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc25.i.split:10 %v84_3_addr = getelementptr i32 %v84_3, i64 0, i64 %zext_ln74_3

]]></Node>
<StgValue><ssdm name="v84_3_addr"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln72" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc25.i.split:11 %v84_4_addr = getelementptr i32 %v84_4, i64 0, i64 %zext_ln74_3

]]></Node>
<StgValue><ssdm name="v84_4_addr"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln72" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc25.i.split:12 %v84_5_addr = getelementptr i32 %v84_5, i64 0, i64 %zext_ln74_3

]]></Node>
<StgValue><ssdm name="v84_5_addr"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln72" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc25.i.split:13 %v84_6_addr = getelementptr i32 %v84_6, i64 0, i64 %zext_ln74_3

]]></Node>
<StgValue><ssdm name="v84_6_addr"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln72" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc25.i.split:14 %v84_7_addr = getelementptr i32 %v84_7, i64 0, i64 %zext_ln74_3

]]></Node>
<StgValue><ssdm name="v84_7_addr"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln72" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc25.i.split:15 %v84_8_addr = getelementptr i32 %v84_8, i64 0, i64 %zext_ln74_3

]]></Node>
<StgValue><ssdm name="v84_8_addr"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln72" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc25.i.split:16 %v84_9_addr = getelementptr i32 %v84_9, i64 0, i64 %zext_ln74_3

]]></Node>
<StgValue><ssdm name="v84_9_addr"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln72" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc25.i.split:17 %v84_10_addr = getelementptr i32 %v84_10, i64 0, i64 %zext_ln74_3

]]></Node>
<StgValue><ssdm name="v84_10_addr"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln72" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc25.i.split:18 %v84_11_addr = getelementptr i32 %v84_11, i64 0, i64 %zext_ln74_3

]]></Node>
<StgValue><ssdm name="v84_11_addr"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln72" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc25.i.split:19 %v84_12_addr = getelementptr i32 %v84_12, i64 0, i64 %zext_ln74_3

]]></Node>
<StgValue><ssdm name="v84_12_addr"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln72" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc25.i.split:20 %v84_13_addr = getelementptr i32 %v84_13, i64 0, i64 %zext_ln74_3

]]></Node>
<StgValue><ssdm name="v84_13_addr"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln72" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc25.i.split:21 %v84_14_addr = getelementptr i32 %v84_14, i64 0, i64 %zext_ln74_3

]]></Node>
<StgValue><ssdm name="v84_14_addr"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln72" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc25.i.split:22 %v84_15_addr = getelementptr i32 %v84_15, i64 0, i64 %zext_ln74_3

]]></Node>
<StgValue><ssdm name="v84_15_addr"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln72" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="4">
<![CDATA[
for.inc25.i.split:23 %v84_load = load i4 %v84_addr

]]></Node>
<StgValue><ssdm name="v84_load"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln72" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="4">
<![CDATA[
for.inc25.i.split:24 %v84_1_load = load i4 %v84_1_addr

]]></Node>
<StgValue><ssdm name="v84_1_load"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln72" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="4">
<![CDATA[
for.inc25.i.split:25 %v84_2_load = load i4 %v84_2_addr

]]></Node>
<StgValue><ssdm name="v84_2_load"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln72" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="4">
<![CDATA[
for.inc25.i.split:26 %v84_3_load = load i4 %v84_3_addr

]]></Node>
<StgValue><ssdm name="v84_3_load"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln72" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="4">
<![CDATA[
for.inc25.i.split:28 %v84_4_load = load i4 %v84_4_addr

]]></Node>
<StgValue><ssdm name="v84_4_load"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln72" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="4">
<![CDATA[
for.inc25.i.split:29 %v84_5_load = load i4 %v84_5_addr

]]></Node>
<StgValue><ssdm name="v84_5_load"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln72" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="4">
<![CDATA[
for.inc25.i.split:30 %v84_6_load = load i4 %v84_6_addr

]]></Node>
<StgValue><ssdm name="v84_6_load"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln72" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="4">
<![CDATA[
for.inc25.i.split:31 %v84_7_load = load i4 %v84_7_addr

]]></Node>
<StgValue><ssdm name="v84_7_load"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln72" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="4">
<![CDATA[
for.inc25.i.split:33 %v84_8_load = load i4 %v84_8_addr

]]></Node>
<StgValue><ssdm name="v84_8_load"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln72" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="4">
<![CDATA[
for.inc25.i.split:34 %v84_9_load = load i4 %v84_9_addr

]]></Node>
<StgValue><ssdm name="v84_9_load"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln72" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="4">
<![CDATA[
for.inc25.i.split:35 %v84_10_load = load i4 %v84_10_addr

]]></Node>
<StgValue><ssdm name="v84_10_load"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln72" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="4">
<![CDATA[
for.inc25.i.split:36 %v84_11_load = load i4 %v84_11_addr

]]></Node>
<StgValue><ssdm name="v84_11_load"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln72" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="4">
<![CDATA[
for.inc25.i.split:38 %v84_12_load = load i4 %v84_12_addr

]]></Node>
<StgValue><ssdm name="v84_12_load"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln72" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="4">
<![CDATA[
for.inc25.i.split:39 %v84_13_load = load i4 %v84_13_addr

]]></Node>
<StgValue><ssdm name="v84_13_load"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln72" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="4">
<![CDATA[
for.inc25.i.split:40 %v84_14_load = load i4 %v84_14_addr

]]></Node>
<StgValue><ssdm name="v84_14_load"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln72" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="4">
<![CDATA[
for.inc25.i.split:41 %v84_15_load = load i4 %v84_15_addr

]]></Node>
<StgValue><ssdm name="v84_15_load"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln72" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
for.inc25.i.split:45 %switch_ln76 = switch i2 %trunc_ln13_read, void %arrayidx123.i31.case.3, i2 0, void %arrayidx123.i31.case.0, i2 1, void %arrayidx123.i31.case.1, i2 2, void %arrayidx123.i31.case.2

]]></Node>
<StgValue><ssdm name="switch_ln76"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln72" val="0"/>
<literal name="trunc_ln13_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
arrayidx123.i31.case.2:0 %switch_ln76 = switch i2 %trunc_ln72, void %arrayidx123.i31.case.3166, i2 0, void %arrayidx123.i31.case.0163, i2 1, void %arrayidx123.i31.case.1164, i2 2, void %arrayidx123.i31.case.2165

]]></Node>
<StgValue><ssdm name="switch_ln76"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln72" val="0"/>
<literal name="trunc_ln13_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="0">
<![CDATA[
arrayidx123.i31.exit162:0 %br_ln76 = br void %arrayidx123.i31.exit

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln72" val="0"/>
<literal name="trunc_ln13_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
arrayidx123.i31.case.1:0 %switch_ln76 = switch i2 %trunc_ln72, void %arrayidx123.i31.case.3160, i2 0, void %arrayidx123.i31.case.0157, i2 1, void %arrayidx123.i31.case.1158, i2 2, void %arrayidx123.i31.case.2159

]]></Node>
<StgValue><ssdm name="switch_ln76"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln72" val="0"/>
<literal name="trunc_ln13_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="0">
<![CDATA[
arrayidx123.i31.exit156:0 %br_ln76 = br void %arrayidx123.i31.exit

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln72" val="0"/>
<literal name="trunc_ln13_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
arrayidx123.i31.case.0:0 %switch_ln76 = switch i2 %trunc_ln72, void %arrayidx123.i31.case.3154, i2 0, void %arrayidx123.i31.case.0151, i2 1, void %arrayidx123.i31.case.1152, i2 2, void %arrayidx123.i31.case.2153

]]></Node>
<StgValue><ssdm name="switch_ln76"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln72" val="0"/>
<literal name="trunc_ln13_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="0">
<![CDATA[
arrayidx123.i31.exit150:0 %br_ln76 = br void %arrayidx123.i31.exit

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln72" val="0"/>
<literal name="trunc_ln13_read" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
arrayidx123.i31.case.3:0 %switch_ln76 = switch i2 %trunc_ln72, void %arrayidx123.i31.case.3172, i2 0, void %arrayidx123.i31.case.0169, i2 1, void %arrayidx123.i31.case.1170, i2 2, void %arrayidx123.i31.case.2171

]]></Node>
<StgValue><ssdm name="switch_ln76"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln72" val="0"/>
<literal name="trunc_ln13_read" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="0" op_0_bw="0">
<![CDATA[
arrayidx123.i31.exit168:0 %br_ln76 = br void %arrayidx123.i31.exit

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln72" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
arrayidx123.i31.exit:2 %icmp_ln72_1 = icmp_eq  i4 %add_ln72, i4 12

]]></Node>
<StgValue><ssdm name="icmp_ln72_1"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln72" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx123.i31.exit:3 %br_ln72 = br i1 %icmp_ln72_1, void %ifFalse, void %ifTrue

]]></Node>
<StgValue><ssdm name="br_ln72"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln72" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
ifFalse:0 %store_ln72 = store i4 %add_ln72, i4 %j2

]]></Node>
<StgValue><ssdm name="store_ln72"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="86" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln72" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="4">
<![CDATA[
for.inc25.i.split:23 %v84_load = load i4 %v84_addr

]]></Node>
<StgValue><ssdm name="v84_load"/></StgValue>
</operation>

<operation id="87" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln72" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="4">
<![CDATA[
for.inc25.i.split:24 %v84_1_load = load i4 %v84_1_addr

]]></Node>
<StgValue><ssdm name="v84_1_load"/></StgValue>
</operation>

<operation id="88" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln72" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="4">
<![CDATA[
for.inc25.i.split:25 %v84_2_load = load i4 %v84_2_addr

]]></Node>
<StgValue><ssdm name="v84_2_load"/></StgValue>
</operation>

<operation id="89" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln72" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="4">
<![CDATA[
for.inc25.i.split:26 %v84_3_load = load i4 %v84_3_addr

]]></Node>
<StgValue><ssdm name="v84_3_load"/></StgValue>
</operation>

<operation id="90" st_id="2" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln72" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="2">
<![CDATA[
for.inc25.i.split:27 %tmp_39 = mux i32 @_ssdm_op_Mux.ap_auto.4float.i2, i32 %v84_load, i32 %v84_1_load, i32 %v84_2_load, i32 %v84_3_load, i2 %trunc_ln72

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="91" st_id="2" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln72" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="4">
<![CDATA[
for.inc25.i.split:28 %v84_4_load = load i4 %v84_4_addr

]]></Node>
<StgValue><ssdm name="v84_4_load"/></StgValue>
</operation>

<operation id="92" st_id="2" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln72" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="4">
<![CDATA[
for.inc25.i.split:29 %v84_5_load = load i4 %v84_5_addr

]]></Node>
<StgValue><ssdm name="v84_5_load"/></StgValue>
</operation>

<operation id="93" st_id="2" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln72" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="4">
<![CDATA[
for.inc25.i.split:30 %v84_6_load = load i4 %v84_6_addr

]]></Node>
<StgValue><ssdm name="v84_6_load"/></StgValue>
</operation>

<operation id="94" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln72" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="4">
<![CDATA[
for.inc25.i.split:31 %v84_7_load = load i4 %v84_7_addr

]]></Node>
<StgValue><ssdm name="v84_7_load"/></StgValue>
</operation>

<operation id="95" st_id="2" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln72" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="2">
<![CDATA[
for.inc25.i.split:32 %tmp_40 = mux i32 @_ssdm_op_Mux.ap_auto.4float.i2, i32 %v84_4_load, i32 %v84_5_load, i32 %v84_6_load, i32 %v84_7_load, i2 %trunc_ln72

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="96" st_id="2" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln72" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="4">
<![CDATA[
for.inc25.i.split:33 %v84_8_load = load i4 %v84_8_addr

]]></Node>
<StgValue><ssdm name="v84_8_load"/></StgValue>
</operation>

<operation id="97" st_id="2" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln72" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="4">
<![CDATA[
for.inc25.i.split:34 %v84_9_load = load i4 %v84_9_addr

]]></Node>
<StgValue><ssdm name="v84_9_load"/></StgValue>
</operation>

<operation id="98" st_id="2" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln72" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="4">
<![CDATA[
for.inc25.i.split:35 %v84_10_load = load i4 %v84_10_addr

]]></Node>
<StgValue><ssdm name="v84_10_load"/></StgValue>
</operation>

<operation id="99" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln72" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="4">
<![CDATA[
for.inc25.i.split:36 %v84_11_load = load i4 %v84_11_addr

]]></Node>
<StgValue><ssdm name="v84_11_load"/></StgValue>
</operation>

<operation id="100" st_id="2" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln72" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="2">
<![CDATA[
for.inc25.i.split:37 %tmp_41 = mux i32 @_ssdm_op_Mux.ap_auto.4float.i2, i32 %v84_8_load, i32 %v84_9_load, i32 %v84_10_load, i32 %v84_11_load, i2 %trunc_ln72

]]></Node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="101" st_id="2" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln72" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="4">
<![CDATA[
for.inc25.i.split:38 %v84_12_load = load i4 %v84_12_addr

]]></Node>
<StgValue><ssdm name="v84_12_load"/></StgValue>
</operation>

<operation id="102" st_id="2" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln72" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="4">
<![CDATA[
for.inc25.i.split:39 %v84_13_load = load i4 %v84_13_addr

]]></Node>
<StgValue><ssdm name="v84_13_load"/></StgValue>
</operation>

<operation id="103" st_id="2" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln72" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="4">
<![CDATA[
for.inc25.i.split:40 %v84_14_load = load i4 %v84_14_addr

]]></Node>
<StgValue><ssdm name="v84_14_load"/></StgValue>
</operation>

<operation id="104" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln72" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="4">
<![CDATA[
for.inc25.i.split:41 %v84_15_load = load i4 %v84_15_addr

]]></Node>
<StgValue><ssdm name="v84_15_load"/></StgValue>
</operation>

<operation id="105" st_id="2" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln72" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="2">
<![CDATA[
for.inc25.i.split:42 %tmp_s = mux i32 @_ssdm_op_Mux.ap_auto.4float.i2, i32 %v84_12_load, i32 %v84_13_load, i32 %v84_14_load, i32 %v84_15_load, i2 %trunc_ln72

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="106" st_id="2" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln72" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="2">
<![CDATA[
for.inc25.i.split:43 %v44 = mux i32 @_ssdm_op_Mux.ap_auto.4float.i2, i32 %tmp_39, i32 %tmp_40, i32 %tmp_41, i32 %tmp_s, i2 %trunc_ln13_read

]]></Node>
<StgValue><ssdm name="v44"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="107" st_id="3" stage="10" lat="10">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln72" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc25.i.split:44 %v46 = fexp i32 @llvm.exp.f32, i32 %v44

]]></Node>
<StgValue><ssdm name="v46"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="108" st_id="4" stage="9" lat="10">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln72" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc25.i.split:44 %v46 = fexp i32 @llvm.exp.f32, i32 %v44

]]></Node>
<StgValue><ssdm name="v46"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="109" st_id="5" stage="8" lat="10">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc25.i.split:44 %v46 = fexp i32 @llvm.exp.f32, i32 %v44

]]></Node>
<StgValue><ssdm name="v46"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="110" st_id="6" stage="7" lat="10">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc25.i.split:44 %v46 = fexp i32 @llvm.exp.f32, i32 %v44

]]></Node>
<StgValue><ssdm name="v46"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="111" st_id="7" stage="6" lat="10">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc25.i.split:44 %v46 = fexp i32 @llvm.exp.f32, i32 %v44

]]></Node>
<StgValue><ssdm name="v46"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="112" st_id="8" stage="5" lat="10">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc25.i.split:44 %v46 = fexp i32 @llvm.exp.f32, i32 %v44

]]></Node>
<StgValue><ssdm name="v46"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="113" st_id="9" stage="4" lat="10">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc25.i.split:44 %v46 = fexp i32 @llvm.exp.f32, i32 %v44

]]></Node>
<StgValue><ssdm name="v46"/></StgValue>
</operation>
</state>

<state id="10" st_id="11">

<operation id="114" st_id="10" stage="3" lat="10">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc25.i.split:44 %v46 = fexp i32 @llvm.exp.f32, i32 %v44

]]></Node>
<StgValue><ssdm name="v46"/></StgValue>
</operation>
</state>

<state id="11" st_id="12">

<operation id="115" st_id="11" stage="2" lat="10">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc25.i.split:44 %v46 = fexp i32 @llvm.exp.f32, i32 %v44

]]></Node>
<StgValue><ssdm name="v46"/></StgValue>
</operation>
</state>

<state id="12" st_id="13">

<operation id="116" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc25.i.split:1 %specpipeline_ln73 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_20

]]></Node>
<StgValue><ssdm name="specpipeline_ln73"/></StgValue>
</operation>

<operation id="117" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc25.i.split:2 %specloopname_ln72 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9

]]></Node>
<StgValue><ssdm name="specloopname_ln72"/></StgValue>
</operation>

<operation id="118" st_id="12" stage="1" lat="10">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc25.i.split:44 %v46 = fexp i32 @llvm.exp.f32, i32 %v44

]]></Node>
<StgValue><ssdm name="v46"/></StgValue>
</operation>
</state>

<state id="13" st_id="14">

<operation id="119" st_id="13" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln13_read" val="-2"/>
<literal name="trunc_ln72" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="0">
<![CDATA[
arrayidx123.i31.case.2165:0 %store_ln76 = store i32 %v46, i4 %v84_10_addr

]]></Node>
<StgValue><ssdm name="store_ln76"/></StgValue>
</operation>

<operation id="120" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln13_read" val="-2"/>
<literal name="trunc_ln72" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="0">
<![CDATA[
arrayidx123.i31.case.2165:1 %br_ln76 = br void %arrayidx123.i31.exit162

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="121" st_id="13" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln13_read" val="-2"/>
<literal name="trunc_ln72" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="0">
<![CDATA[
arrayidx123.i31.case.1164:0 %store_ln76 = store i32 %v46, i4 %v84_9_addr

]]></Node>
<StgValue><ssdm name="store_ln76"/></StgValue>
</operation>

<operation id="122" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln13_read" val="-2"/>
<literal name="trunc_ln72" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="0">
<![CDATA[
arrayidx123.i31.case.1164:1 %br_ln76 = br void %arrayidx123.i31.exit162

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="123" st_id="13" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln13_read" val="-2"/>
<literal name="trunc_ln72" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="0">
<![CDATA[
arrayidx123.i31.case.0163:0 %store_ln76 = store i32 %v46, i4 %v84_8_addr

]]></Node>
<StgValue><ssdm name="store_ln76"/></StgValue>
</operation>

<operation id="124" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln13_read" val="-2"/>
<literal name="trunc_ln72" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="0">
<![CDATA[
arrayidx123.i31.case.0163:1 %br_ln76 = br void %arrayidx123.i31.exit162

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="125" st_id="13" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln13_read" val="1"/>
<literal name="trunc_ln72" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="0">
<![CDATA[
arrayidx123.i31.case.2159:0 %store_ln76 = store i32 %v46, i4 %v84_6_addr

]]></Node>
<StgValue><ssdm name="store_ln76"/></StgValue>
</operation>

<operation id="126" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln13_read" val="1"/>
<literal name="trunc_ln72" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="0">
<![CDATA[
arrayidx123.i31.case.2159:1 %br_ln76 = br void %arrayidx123.i31.exit156

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="127" st_id="13" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln13_read" val="1"/>
<literal name="trunc_ln72" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="0">
<![CDATA[
arrayidx123.i31.case.1158:0 %store_ln76 = store i32 %v46, i4 %v84_5_addr

]]></Node>
<StgValue><ssdm name="store_ln76"/></StgValue>
</operation>

<operation id="128" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln13_read" val="1"/>
<literal name="trunc_ln72" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="0">
<![CDATA[
arrayidx123.i31.case.1158:1 %br_ln76 = br void %arrayidx123.i31.exit156

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="129" st_id="13" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln13_read" val="1"/>
<literal name="trunc_ln72" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="0">
<![CDATA[
arrayidx123.i31.case.0157:0 %store_ln76 = store i32 %v46, i4 %v84_4_addr

]]></Node>
<StgValue><ssdm name="store_ln76"/></StgValue>
</operation>

<operation id="130" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln13_read" val="1"/>
<literal name="trunc_ln72" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="0">
<![CDATA[
arrayidx123.i31.case.0157:1 %br_ln76 = br void %arrayidx123.i31.exit156

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="131" st_id="13" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln13_read" val="-1"/>
<literal name="trunc_ln72" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="0">
<![CDATA[
arrayidx123.i31.case.2171:0 %store_ln76 = store i32 %v46, i4 %v84_14_addr

]]></Node>
<StgValue><ssdm name="store_ln76"/></StgValue>
</operation>

<operation id="132" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln13_read" val="-1"/>
<literal name="trunc_ln72" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="0">
<![CDATA[
arrayidx123.i31.case.2171:1 %br_ln76 = br void %arrayidx123.i31.exit168

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="133" st_id="13" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln13_read" val="-1"/>
<literal name="trunc_ln72" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="0">
<![CDATA[
arrayidx123.i31.case.1170:0 %store_ln76 = store i32 %v46, i4 %v84_13_addr

]]></Node>
<StgValue><ssdm name="store_ln76"/></StgValue>
</operation>

<operation id="134" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln13_read" val="-1"/>
<literal name="trunc_ln72" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="0" op_0_bw="0">
<![CDATA[
arrayidx123.i31.case.1170:1 %br_ln76 = br void %arrayidx123.i31.exit168

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="135" st_id="13" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln13_read" val="-1"/>
<literal name="trunc_ln72" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="0">
<![CDATA[
arrayidx123.i31.case.0169:0 %store_ln76 = store i32 %v46, i4 %v84_12_addr

]]></Node>
<StgValue><ssdm name="store_ln76"/></StgValue>
</operation>

<operation id="136" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln13_read" val="-1"/>
<literal name="trunc_ln72" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="0" op_0_bw="0">
<![CDATA[
arrayidx123.i31.case.0169:1 %br_ln76 = br void %arrayidx123.i31.exit168

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="137" st_id="13" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx123.i31.exit:1 %v48 = fadd i32 %v47_load, i32 %v46

]]></Node>
<StgValue><ssdm name="v48"/></StgValue>
</operation>

<operation id="161" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln72" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="0">
<![CDATA[
for.inc28.i.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="14" st_id="15">

<operation id="138" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln13_read" val="-2"/>
<literal name="trunc_ln72" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="0">
<![CDATA[
arrayidx123.i31.case.3166:0 %store_ln76 = store i32 %v46, i4 %v84_11_addr

]]></Node>
<StgValue><ssdm name="store_ln76"/></StgValue>
</operation>

<operation id="139" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln13_read" val="-2"/>
<literal name="trunc_ln72" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="0">
<![CDATA[
arrayidx123.i31.case.3166:1 %br_ln76 = br void %arrayidx123.i31.exit162

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="140" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln13_read" val="1"/>
<literal name="trunc_ln72" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="0">
<![CDATA[
arrayidx123.i31.case.3160:0 %store_ln76 = store i32 %v46, i4 %v84_7_addr

]]></Node>
<StgValue><ssdm name="store_ln76"/></StgValue>
</operation>

<operation id="141" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln13_read" val="1"/>
<literal name="trunc_ln72" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="0">
<![CDATA[
arrayidx123.i31.case.3160:1 %br_ln76 = br void %arrayidx123.i31.exit156

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="142" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln13_read" val="0"/>
<literal name="trunc_ln72" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="0">
<![CDATA[
arrayidx123.i31.case.2153:0 %store_ln76 = store i32 %v46, i4 %v84_2_addr

]]></Node>
<StgValue><ssdm name="store_ln76"/></StgValue>
</operation>

<operation id="143" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln13_read" val="0"/>
<literal name="trunc_ln72" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="0">
<![CDATA[
arrayidx123.i31.case.2153:1 %br_ln76 = br void %arrayidx123.i31.exit150

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="144" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln13_read" val="0"/>
<literal name="trunc_ln72" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="0">
<![CDATA[
arrayidx123.i31.case.1152:0 %store_ln76 = store i32 %v46, i4 %v84_1_addr

]]></Node>
<StgValue><ssdm name="store_ln76"/></StgValue>
</operation>

<operation id="145" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln13_read" val="0"/>
<literal name="trunc_ln72" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="0">
<![CDATA[
arrayidx123.i31.case.1152:1 %br_ln76 = br void %arrayidx123.i31.exit150

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="146" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln13_read" val="0"/>
<literal name="trunc_ln72" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="0">
<![CDATA[
arrayidx123.i31.case.0151:0 %store_ln76 = store i32 %v46, i4 %v84_addr

]]></Node>
<StgValue><ssdm name="store_ln76"/></StgValue>
</operation>

<operation id="147" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln13_read" val="0"/>
<literal name="trunc_ln72" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="0" op_0_bw="0">
<![CDATA[
arrayidx123.i31.case.0151:1 %br_ln76 = br void %arrayidx123.i31.exit150

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="148" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln13_read" val="0"/>
<literal name="trunc_ln72" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="0">
<![CDATA[
arrayidx123.i31.case.3154:0 %store_ln76 = store i32 %v46, i4 %v84_3_addr

]]></Node>
<StgValue><ssdm name="store_ln76"/></StgValue>
</operation>

<operation id="149" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln13_read" val="0"/>
<literal name="trunc_ln72" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="0" op_0_bw="0">
<![CDATA[
arrayidx123.i31.case.3154:1 %br_ln76 = br void %arrayidx123.i31.exit150

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="150" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln13_read" val="-1"/>
<literal name="trunc_ln72" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="0">
<![CDATA[
arrayidx123.i31.case.3172:0 %store_ln76 = store i32 %v46, i4 %v84_15_addr

]]></Node>
<StgValue><ssdm name="store_ln76"/></StgValue>
</operation>

<operation id="151" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln13_read" val="-1"/>
<literal name="trunc_ln72" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="0" op_0_bw="0">
<![CDATA[
arrayidx123.i31.case.3172:1 %br_ln76 = br void %arrayidx123.i31.exit168

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="152" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
arrayidx123.i31.exit:0 %v47_load = load i32 %v47

]]></Node>
<StgValue><ssdm name="v47_load"/></StgValue>
</operation>

<operation id="153" st_id="14" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx123.i31.exit:1 %v48 = fadd i32 %v47_load, i32 %v46

]]></Node>
<StgValue><ssdm name="v48"/></StgValue>
</operation>
</state>

<state id="15" st_id="16">

<operation id="154" st_id="15" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx123.i31.exit:1 %v48 = fadd i32 %v47_load, i32 %v46

]]></Node>
<StgValue><ssdm name="v48"/></StgValue>
</operation>
</state>

<state id="16" st_id="17">

<operation id="155" st_id="16" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx123.i31.exit:1 %v48 = fadd i32 %v47_load, i32 %v46

]]></Node>
<StgValue><ssdm name="v48"/></StgValue>
</operation>
</state>

<state id="17" st_id="18">

<operation id="156" st_id="17" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx123.i31.exit:1 %v48 = fadd i32 %v47_load, i32 %v46

]]></Node>
<StgValue><ssdm name="v48"/></StgValue>
</operation>

<operation id="157" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
ifFalse:1 %store_ln79 = store i32 %v48, i32 %v47

]]></Node>
<StgValue><ssdm name="store_ln79"/></StgValue>
</operation>

<operation id="158" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="0" op_0_bw="0">
<![CDATA[
ifFalse:2 %br_ln0 = br void %for.inc25.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="18" st_id="19">

<operation id="159" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln72_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
ifTrue:0 %store_ln78 = store i32 %v48, i4 %inp_sumRow_addr

]]></Node>
<StgValue><ssdm name="store_ln78"/></StgValue>
</operation>

<operation id="160" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln72_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="0" op_0_bw="0">
<![CDATA[
ifTrue:1 %br_ln0 = br void %ifFalse

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
