TimeQuest Timing Analyzer report for sha256_optimizePowerArea
Wed May 21 01:08:00 2025
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'iClk'
 12. Slow Model Setup: 'sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|STN'
 13. Slow Model Hold: 'iClk'
 14. Slow Model Hold: 'sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|STN'
 15. Slow Model Recovery: 'iClk'
 16. Slow Model Removal: 'iClk'
 17. Slow Model Minimum Pulse Width: 'iClk'
 18. Slow Model Minimum Pulse Width: 'sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|STN'
 19. Setup Times
 20. Hold Times
 21. Clock to Output Times
 22. Minimum Clock to Output Times
 23. Fast Model Setup Summary
 24. Fast Model Hold Summary
 25. Fast Model Recovery Summary
 26. Fast Model Removal Summary
 27. Fast Model Minimum Pulse Width Summary
 28. Fast Model Setup: 'iClk'
 29. Fast Model Setup: 'sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|STN'
 30. Fast Model Hold: 'iClk'
 31. Fast Model Hold: 'sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|STN'
 32. Fast Model Recovery: 'iClk'
 33. Fast Model Removal: 'iClk'
 34. Fast Model Minimum Pulse Width: 'iClk'
 35. Fast Model Minimum Pulse Width: 'sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|STN'
 36. Setup Times
 37. Hold Times
 38. Clock to Output Times
 39. Minimum Clock to Output Times
 40. Multicorner Timing Analysis Summary
 41. Setup Times
 42. Hold Times
 43. Clock to Output Times
 44. Minimum Clock to Output Times
 45. Setup Transfers
 46. Hold Transfers
 47. Recovery Transfers
 48. Removal Transfers
 49. Report TCCS
 50. Report RSKM
 51. Unconstrained Paths
 52. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; sha256_optimizePowerArea                                          ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C35F672C6                                                      ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 12          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ; < 0.1%      ;
;     Processors 3-16        ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                       ;
+-------------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------------------------------------------------------------------------------+
; Clock Name                                                                    ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                                                                           ;
+-------------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------------------------------------------------------------------------------+
; iClk                                                                          ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { iClk }                                                                          ;
; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|STN ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|STN } ;
+-------------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                                                             ;
+------------+-----------------+-------------------------------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                                                    ; Note ;
+------------+-----------------+-------------------------------------------------------------------------------+------+
; 87.84 MHz  ; 87.84 MHz       ; iClk                                                                          ;      ;
; 322.48 MHz ; 322.48 MHz      ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|STN ;      ;
+------------+-----------------+-------------------------------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------------------------------------------------------------------------------+
; Slow Model Setup Summary                                                                               ;
+-------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                         ; Slack  ; End Point TNS ;
+-------------------------------------------------------------------------------+--------+---------------+
; iClk                                                                          ; -9.921 ; -7606.754     ;
; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|STN ; -2.101 ; -11.420       ;
+-------------------------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------+
; Slow Model Hold Summary                                                                                ;
+-------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                         ; Slack  ; End Point TNS ;
+-------------------------------------------------------------------------------+--------+---------------+
; iClk                                                                          ; -2.548 ; -2.548        ;
; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|STN ; 0.391  ; 0.000         ;
+-------------------------------------------------------------------------------+--------+---------------+


+-------------------------------+
; Slow Model Recovery Summary   ;
+-------+-------+---------------+
; Clock ; Slack ; End Point TNS ;
+-------+-------+---------------+
; iClk  ; 0.843 ; 0.000         ;
+-------+-------+---------------+


+--------------------------------+
; Slow Model Removal Summary     ;
+-------+--------+---------------+
; Clock ; Slack  ; End Point TNS ;
+-------+--------+---------------+
; iClk  ; -0.573 ; -0.573        ;
+-------+--------+---------------+


+--------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width Summary                                                                 ;
+-------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                         ; Slack  ; End Point TNS ;
+-------------------------------------------------------------------------------+--------+---------------+
; iClk                                                                          ; -1.380 ; -1866.380     ;
; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|STN ; -0.500 ; -6.000        ;
+-------------------------------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'iClk'                                                                                                                                                                                                                                              ;
+--------+-----------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                     ; To Node                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -9.921 ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|step_counter[1]     ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|H_reg[3][29] ; iClk         ; iClk        ; 1.000        ; -0.020     ; 10.937     ;
; -9.921 ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|step_counter[1]     ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|H_reg[0][29] ; iClk         ; iClk        ; 1.000        ; -0.020     ; 10.937     ;
; -9.912 ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|step_counter[1]     ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|H_reg[2][30] ; iClk         ; iClk        ; 1.000        ; -0.036     ; 10.912     ;
; -9.803 ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|state.S_ROUND_STEP5 ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|H_reg[3][29] ; iClk         ; iClk        ; 1.000        ; -0.015     ; 10.824     ;
; -9.803 ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|state.S_ROUND_STEP5 ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|H_reg[0][29] ; iClk         ; iClk        ; 1.000        ; -0.015     ; 10.824     ;
; -9.794 ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|state.S_ROUND_STEP5 ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|H_reg[2][30] ; iClk         ; iClk        ; 1.000        ; -0.031     ; 10.799     ;
; -9.781 ; sha256_optimizePowerAreaVerilog:sha256_core|message_scheduler:b2v_inst|W_memory[2][19]        ; sha256_optimizePowerAreaVerilog:sha256_core|message_scheduler:b2v_inst|reg_w[30]       ; iClk         ; iClk        ; 1.000        ; 0.008      ; 10.825     ;
; -9.758 ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|state.S_ROUND_STEP4 ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|H_reg[3][29] ; iClk         ; iClk        ; 1.000        ; -0.015     ; 10.779     ;
; -9.758 ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|state.S_ROUND_STEP4 ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|H_reg[0][29] ; iClk         ; iClk        ; 1.000        ; -0.015     ; 10.779     ;
; -9.749 ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|state.S_ROUND_STEP6 ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|H_reg[3][29] ; iClk         ; iClk        ; 1.000        ; -0.015     ; 10.770     ;
; -9.749 ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|state.S_ROUND_STEP6 ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|H_reg[0][29] ; iClk         ; iClk        ; 1.000        ; -0.015     ; 10.770     ;
; -9.749 ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|state.S_ROUND_STEP4 ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|H_reg[2][30] ; iClk         ; iClk        ; 1.000        ; -0.031     ; 10.754     ;
; -9.743 ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|step_counter[0]     ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|H_reg[3][29] ; iClk         ; iClk        ; 1.000        ; -0.020     ; 10.759     ;
; -9.743 ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|step_counter[0]     ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|H_reg[0][29] ; iClk         ; iClk        ; 1.000        ; -0.020     ; 10.759     ;
; -9.740 ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|state.S_ROUND_STEP6 ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|H_reg[2][30] ; iClk         ; iClk        ; 1.000        ; -0.031     ; 10.745     ;
; -9.734 ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|step_counter[0]     ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|H_reg[2][30] ; iClk         ; iClk        ; 1.000        ; -0.036     ; 10.734     ;
; -9.692 ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|step_counter[1]     ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|H_reg[5][27] ; iClk         ; iClk        ; 1.000        ; 0.009      ; 10.737     ;
; -9.662 ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|step_counter[1]     ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|H_reg[1][27] ; iClk         ; iClk        ; 1.000        ; 0.010      ; 10.708     ;
; -9.637 ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|step_counter[1]     ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|H_reg[5][31] ; iClk         ; iClk        ; 1.000        ; -0.008     ; 10.665     ;
; -9.616 ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|reg_a[5]            ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|H_reg[3][29] ; iClk         ; iClk        ; 1.000        ; -0.016     ; 10.636     ;
; -9.616 ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|reg_a[5]            ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|H_reg[0][29] ; iClk         ; iClk        ; 1.000        ; -0.016     ; 10.636     ;
; -9.614 ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|state.S_ROUND_STEP1 ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|H_reg[3][29] ; iClk         ; iClk        ; 1.000        ; -0.015     ; 10.635     ;
; -9.614 ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|state.S_ROUND_STEP1 ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|H_reg[0][29] ; iClk         ; iClk        ; 1.000        ; -0.015     ; 10.635     ;
; -9.607 ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|reg_a[5]            ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|H_reg[2][30] ; iClk         ; iClk        ; 1.000        ; -0.032     ; 10.611     ;
; -9.605 ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|state.S_ROUND_STEP1 ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|H_reg[2][30] ; iClk         ; iClk        ; 1.000        ; -0.031     ; 10.610     ;
; -9.601 ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|reg_c[5]            ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|H_reg[3][29] ; iClk         ; iClk        ; 1.000        ; -0.001     ; 10.636     ;
; -9.601 ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|reg_c[5]            ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|H_reg[0][29] ; iClk         ; iClk        ; 1.000        ; -0.001     ; 10.636     ;
; -9.592 ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|reg_c[5]            ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|H_reg[2][30] ; iClk         ; iClk        ; 1.000        ; -0.017     ; 10.611     ;
; -9.574 ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|step_counter[1]     ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|H_reg[0][30] ; iClk         ; iClk        ; 1.000        ; -0.027     ; 10.583     ;
; -9.574 ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|state.S_ROUND_STEP5 ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|H_reg[5][27] ; iClk         ; iClk        ; 1.000        ; 0.014      ; 10.624     ;
; -9.571 ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|step_counter[1]     ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|H_reg[3][26] ; iClk         ; iClk        ; 1.000        ; -0.018     ; 10.589     ;
; -9.544 ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|state.S_ROUND_STEP5 ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|H_reg[1][27] ; iClk         ; iClk        ; 1.000        ; 0.015      ; 10.595     ;
; -9.541 ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|state.S_ROUND_STEP7 ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|H_reg[3][29] ; iClk         ; iClk        ; 1.000        ; -0.015     ; 10.562     ;
; -9.541 ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|state.S_ROUND_STEP7 ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|H_reg[0][29] ; iClk         ; iClk        ; 1.000        ; -0.015     ; 10.562     ;
; -9.537 ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|round_counter[1]    ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|H_reg[3][29] ; iClk         ; iClk        ; 1.000        ; -0.007     ; 10.566     ;
; -9.537 ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|round_counter[1]    ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|H_reg[0][29] ; iClk         ; iClk        ; 1.000        ; -0.007     ; 10.566     ;
; -9.532 ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|state.S_ROUND_STEP7 ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|H_reg[2][30] ; iClk         ; iClk        ; 1.000        ; -0.031     ; 10.537     ;
; -9.529 ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|state.S_ROUND_STEP4 ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|H_reg[5][27] ; iClk         ; iClk        ; 1.000        ; 0.014      ; 10.579     ;
; -9.528 ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|round_counter[1]    ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|H_reg[2][30] ; iClk         ; iClk        ; 1.000        ; -0.023     ; 10.541     ;
; -9.528 ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|step_counter[2]     ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|H_reg[3][29] ; iClk         ; iClk        ; 1.000        ; -0.020     ; 10.544     ;
; -9.528 ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|step_counter[2]     ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|H_reg[0][29] ; iClk         ; iClk        ; 1.000        ; -0.020     ; 10.544     ;
; -9.520 ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|state.S_ROUND_STEP6 ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|H_reg[5][27] ; iClk         ; iClk        ; 1.000        ; 0.014      ; 10.570     ;
; -9.519 ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|state.S_ROUND_STEP5 ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|H_reg[5][31] ; iClk         ; iClk        ; 1.000        ; -0.003     ; 10.552     ;
; -9.519 ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|step_counter[2]     ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|H_reg[2][30] ; iClk         ; iClk        ; 1.000        ; -0.036     ; 10.519     ;
; -9.514 ; sha256_optimizePowerAreaVerilog:sha256_core|message_scheduler:b2v_inst|W_memory[9][19]        ; sha256_optimizePowerAreaVerilog:sha256_core|message_scheduler:b2v_inst|reg_w[30]       ; iClk         ; iClk        ; 1.000        ; 0.004      ; 10.554     ;
; -9.514 ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|step_counter[0]     ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|H_reg[5][27] ; iClk         ; iClk        ; 1.000        ; 0.009      ; 10.559     ;
; -9.513 ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|round_counter[0]    ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|H_reg[3][29] ; iClk         ; iClk        ; 1.000        ; -0.007     ; 10.542     ;
; -9.513 ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|round_counter[0]    ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|H_reg[0][29] ; iClk         ; iClk        ; 1.000        ; -0.007     ; 10.542     ;
; -9.509 ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|round_counter[2]    ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|H_reg[3][29] ; iClk         ; iClk        ; 1.000        ; -0.007     ; 10.538     ;
; -9.509 ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|round_counter[2]    ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|H_reg[0][29] ; iClk         ; iClk        ; 1.000        ; -0.007     ; 10.538     ;
; -9.504 ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|step_counter[1]     ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|H_reg[4][26] ; iClk         ; iClk        ; 1.000        ; 0.010      ; 10.550     ;
; -9.504 ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|round_counter[0]    ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|H_reg[2][30] ; iClk         ; iClk        ; 1.000        ; -0.023     ; 10.517     ;
; -9.501 ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|step_counter[1]     ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|H_reg[0][31] ; iClk         ; iClk        ; 1.000        ; 0.007      ; 10.544     ;
; -9.500 ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|round_counter[2]    ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|H_reg[2][30] ; iClk         ; iClk        ; 1.000        ; -0.023     ; 10.513     ;
; -9.499 ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|state.S_ROUND_STEP4 ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|H_reg[1][27] ; iClk         ; iClk        ; 1.000        ; 0.015      ; 10.550     ;
; -9.492 ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|state.S_ROUND_STEP3 ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|H_reg[3][29] ; iClk         ; iClk        ; 1.000        ; -0.015     ; 10.513     ;
; -9.492 ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|state.S_ROUND_STEP3 ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|H_reg[0][29] ; iClk         ; iClk        ; 1.000        ; -0.015     ; 10.513     ;
; -9.490 ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|state.S_ROUND_STEP6 ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|H_reg[1][27] ; iClk         ; iClk        ; 1.000        ; 0.015      ; 10.541     ;
; -9.488 ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|reg_b[5]            ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|H_reg[3][29] ; iClk         ; iClk        ; 1.000        ; -0.001     ; 10.523     ;
; -9.488 ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|reg_b[5]            ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|H_reg[0][29] ; iClk         ; iClk        ; 1.000        ; -0.001     ; 10.523     ;
; -9.484 ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|step_counter[0]     ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|H_reg[1][27] ; iClk         ; iClk        ; 1.000        ; 0.010      ; 10.530     ;
; -9.483 ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|state.S_ROUND_STEP3 ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|H_reg[2][30] ; iClk         ; iClk        ; 1.000        ; -0.031     ; 10.488     ;
; -9.480 ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|H_reg[6][4]         ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|H_reg[3][29] ; iClk         ; iClk        ; 1.000        ; -0.019     ; 10.497     ;
; -9.480 ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|H_reg[6][4]         ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|H_reg[0][29] ; iClk         ; iClk        ; 1.000        ; -0.019     ; 10.497     ;
; -9.479 ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|reg_b[5]            ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|H_reg[2][30] ; iClk         ; iClk        ; 1.000        ; -0.017     ; 10.498     ;
; -9.478 ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|state.S_ROUND_STEP2 ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|H_reg[3][29] ; iClk         ; iClk        ; 1.000        ; -0.014     ; 10.500     ;
; -9.478 ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|state.S_ROUND_STEP2 ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|H_reg[0][29] ; iClk         ; iClk        ; 1.000        ; -0.014     ; 10.500     ;
; -9.474 ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|step_counter[1]     ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|H_reg[0][26] ; iClk         ; iClk        ; 1.000        ; 0.010      ; 10.520     ;
; -9.474 ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|step_counter[1]     ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|H_reg[1][26] ; iClk         ; iClk        ; 1.000        ; 0.010      ; 10.520     ;
; -9.474 ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|reg_e[11]           ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|H_reg[3][29] ; iClk         ; iClk        ; 1.000        ; -0.031     ; 10.479     ;
; -9.474 ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|reg_e[11]           ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|H_reg[0][29] ; iClk         ; iClk        ; 1.000        ; -0.031     ; 10.479     ;
; -9.474 ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|state.S_ROUND_STEP4 ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|H_reg[5][31] ; iClk         ; iClk        ; 1.000        ; -0.003     ; 10.507     ;
; -9.471 ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|H_reg[6][4]         ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|H_reg[2][30] ; iClk         ; iClk        ; 1.000        ; -0.035     ; 10.472     ;
; -9.469 ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|state.S_ROUND_STEP2 ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|H_reg[2][30] ; iClk         ; iClk        ; 1.000        ; -0.030     ; 10.475     ;
; -9.465 ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|reg_e[11]           ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|H_reg[2][30] ; iClk         ; iClk        ; 1.000        ; -0.047     ; 10.454     ;
; -9.465 ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|state.S_ROUND_STEP6 ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|H_reg[5][31] ; iClk         ; iClk        ; 1.000        ; -0.003     ; 10.498     ;
; -9.462 ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|H_reg[1][0]         ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|H_reg[3][29] ; iClk         ; iClk        ; 1.000        ; -0.023     ; 10.475     ;
; -9.462 ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|H_reg[1][0]         ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|H_reg[0][29] ; iClk         ; iClk        ; 1.000        ; -0.023     ; 10.475     ;
; -9.459 ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|step_counter[0]     ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|H_reg[5][31] ; iClk         ; iClk        ; 1.000        ; -0.008     ; 10.487     ;
; -9.457 ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|step_counter[1]     ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|H_reg[7][31] ; iClk         ; iClk        ; 1.000        ; -0.011     ; 10.482     ;
; -9.456 ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|state.S_ROUND_STEP5 ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|H_reg[0][30] ; iClk         ; iClk        ; 1.000        ; -0.022     ; 10.470     ;
; -9.453 ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|step_counter[1]     ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|H_reg[6][31] ; iClk         ; iClk        ; 1.000        ; -0.011     ; 10.478     ;
; -9.453 ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|H_reg[1][0]         ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|H_reg[2][30] ; iClk         ; iClk        ; 1.000        ; -0.039     ; 10.450     ;
; -9.453 ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|state.S_ROUND_STEP5 ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|H_reg[3][26] ; iClk         ; iClk        ; 1.000        ; -0.013     ; 10.476     ;
; -9.444 ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|round_counter[4]    ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|H_reg[3][29] ; iClk         ; iClk        ; 1.000        ; -0.007     ; 10.473     ;
; -9.444 ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|round_counter[4]    ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|H_reg[0][29] ; iClk         ; iClk        ; 1.000        ; -0.007     ; 10.473     ;
; -9.439 ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|round_counter[5]    ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|H_reg[3][29] ; iClk         ; iClk        ; 1.000        ; 0.003      ; 10.478     ;
; -9.439 ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|round_counter[5]    ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|H_reg[0][29] ; iClk         ; iClk        ; 1.000        ; 0.003      ; 10.478     ;
; -9.435 ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|round_counter[4]    ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|H_reg[2][30] ; iClk         ; iClk        ; 1.000        ; -0.023     ; 10.448     ;
; -9.430 ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|round_counter[5]    ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|H_reg[2][30] ; iClk         ; iClk        ; 1.000        ; -0.013     ; 10.453     ;
; -9.422 ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|reg_a[2]            ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|H_reg[3][29] ; iClk         ; iClk        ; 1.000        ; -0.015     ; 10.443     ;
; -9.422 ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|reg_a[2]            ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|H_reg[0][29] ; iClk         ; iClk        ; 1.000        ; -0.015     ; 10.443     ;
; -9.422 ; sha256_optimizePowerAreaVerilog:sha256_core|message_scheduler:b2v_inst|W_memory[1][10]        ; sha256_optimizePowerAreaVerilog:sha256_core|message_scheduler:b2v_inst|reg_w[30]       ; iClk         ; iClk        ; 1.000        ; -0.002     ; 10.456     ;
; -9.414 ; sha256_optimizePowerAreaVerilog:sha256_core|message_scheduler:b2v_inst|W_memory[2][19]        ; sha256_optimizePowerAreaVerilog:sha256_core|message_scheduler:b2v_inst|reg_w[31]       ; iClk         ; iClk        ; 1.000        ; 0.006      ; 10.456     ;
; -9.413 ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|reg_a[2]            ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|H_reg[2][30] ; iClk         ; iClk        ; 1.000        ; -0.031     ; 10.418     ;
; -9.411 ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|state.S_ROUND_STEP4 ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|H_reg[0][30] ; iClk         ; iClk        ; 1.000        ; -0.022     ; 10.425     ;
; -9.408 ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|state.S_ROUND_STEP4 ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|H_reg[3][26] ; iClk         ; iClk        ; 1.000        ; -0.013     ; 10.431     ;
; -9.402 ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|state.S_ROUND_STEP6 ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|H_reg[0][30] ; iClk         ; iClk        ; 1.000        ; -0.022     ; 10.416     ;
; -9.400 ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|state.S_FINAL_ADD   ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|H_reg[3][29] ; iClk         ; iClk        ; 1.000        ; -0.015     ; 10.421     ;
; -9.400 ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|state.S_FINAL_ADD   ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|H_reg[0][29] ; iClk         ; iClk        ; 1.000        ; -0.015     ; 10.421     ;
+--------+-----------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|STN'                                                                                                                                                                                                                                                                                       ;
+--------+-----------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                         ; To Node                                                                           ; Launch Clock                                                                  ; Latch Clock                                                                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+--------------+------------+------------+
; -2.101 ; sha256_optimizePowerAreaVerilog:sha256_core|controller:b2v_inst2|round_counter[0] ; sha256_optimizePowerAreaVerilog:sha256_core|controller:b2v_inst2|round_counter[2] ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|STN ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|STN ; 1.000        ; 0.000      ; 3.137      ;
; -2.028 ; sha256_optimizePowerAreaVerilog:sha256_core|controller:b2v_inst2|round_counter[0] ; sha256_optimizePowerAreaVerilog:sha256_core|controller:b2v_inst2|round_counter[1] ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|STN ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|STN ; 1.000        ; 0.000      ; 3.064      ;
; -2.016 ; sha256_optimizePowerAreaVerilog:sha256_core|controller:b2v_inst2|round_counter[1] ; sha256_optimizePowerAreaVerilog:sha256_core|controller:b2v_inst2|round_counter[2] ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|STN ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|STN ; 1.000        ; 0.000      ; 3.052      ;
; -1.922 ; sha256_optimizePowerAreaVerilog:sha256_core|controller:b2v_inst2|round_counter[0] ; sha256_optimizePowerAreaVerilog:sha256_core|controller:b2v_inst2|round_counter[5] ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|STN ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|STN ; 1.000        ; -0.017     ; 2.941      ;
; -1.904 ; sha256_optimizePowerAreaVerilog:sha256_core|controller:b2v_inst2|round_counter[0] ; sha256_optimizePowerAreaVerilog:sha256_core|controller:b2v_inst2|round_counter[4] ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|STN ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|STN ; 1.000        ; -0.017     ; 2.923      ;
; -1.861 ; sha256_optimizePowerAreaVerilog:sha256_core|controller:b2v_inst2|round_counter[0] ; sha256_optimizePowerAreaVerilog:sha256_core|controller:b2v_inst2|round_counter[3] ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|STN ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|STN ; 1.000        ; -0.017     ; 2.880      ;
; -1.837 ; sha256_optimizePowerAreaVerilog:sha256_core|controller:b2v_inst2|round_counter[1] ; sha256_optimizePowerAreaVerilog:sha256_core|controller:b2v_inst2|round_counter[5] ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|STN ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|STN ; 1.000        ; -0.017     ; 2.856      ;
; -1.819 ; sha256_optimizePowerAreaVerilog:sha256_core|controller:b2v_inst2|round_counter[1] ; sha256_optimizePowerAreaVerilog:sha256_core|controller:b2v_inst2|round_counter[4] ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|STN ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|STN ; 1.000        ; -0.017     ; 2.838      ;
; -1.776 ; sha256_optimizePowerAreaVerilog:sha256_core|controller:b2v_inst2|round_counter[1] ; sha256_optimizePowerAreaVerilog:sha256_core|controller:b2v_inst2|round_counter[3] ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|STN ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|STN ; 1.000        ; -0.017     ; 2.795      ;
; -1.754 ; sha256_optimizePowerAreaVerilog:sha256_core|controller:b2v_inst2|round_counter[2] ; sha256_optimizePowerAreaVerilog:sha256_core|controller:b2v_inst2|round_counter[5] ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|STN ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|STN ; 1.000        ; -0.017     ; 2.773      ;
; -1.736 ; sha256_optimizePowerAreaVerilog:sha256_core|controller:b2v_inst2|round_counter[2] ; sha256_optimizePowerAreaVerilog:sha256_core|controller:b2v_inst2|round_counter[4] ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|STN ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|STN ; 1.000        ; -0.017     ; 2.755      ;
; -1.720 ; sha256_optimizePowerAreaVerilog:sha256_core|controller:b2v_inst2|round_counter[5] ; sha256_optimizePowerAreaVerilog:sha256_core|controller:b2v_inst2|round_counter[5] ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|STN ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|STN ; 1.000        ; 0.000      ; 2.756      ;
; -1.717 ; sha256_optimizePowerAreaVerilog:sha256_core|controller:b2v_inst2|round_counter[5] ; sha256_optimizePowerAreaVerilog:sha256_core|controller:b2v_inst2|round_counter[3] ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|STN ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|STN ; 1.000        ; 0.000      ; 2.753      ;
; -1.716 ; sha256_optimizePowerAreaVerilog:sha256_core|controller:b2v_inst2|round_counter[5] ; sha256_optimizePowerAreaVerilog:sha256_core|controller:b2v_inst2|round_counter[4] ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|STN ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|STN ; 1.000        ; 0.000      ; 2.752      ;
; -1.693 ; sha256_optimizePowerAreaVerilog:sha256_core|controller:b2v_inst2|round_counter[2] ; sha256_optimizePowerAreaVerilog:sha256_core|controller:b2v_inst2|round_counter[3] ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|STN ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|STN ; 1.000        ; -0.017     ; 2.712      ;
; -1.634 ; sha256_optimizePowerAreaVerilog:sha256_core|controller:b2v_inst2|round_counter[5] ; sha256_optimizePowerAreaVerilog:sha256_core|controller:b2v_inst2|round_counter[1] ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|STN ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|STN ; 1.000        ; 0.017      ; 2.687      ;
; -1.633 ; sha256_optimizePowerAreaVerilog:sha256_core|controller:b2v_inst2|round_counter[5] ; sha256_optimizePowerAreaVerilog:sha256_core|controller:b2v_inst2|round_counter[2] ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|STN ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|STN ; 1.000        ; 0.017      ; 2.686      ;
; -1.631 ; sha256_optimizePowerAreaVerilog:sha256_core|controller:b2v_inst2|round_counter[1] ; sha256_optimizePowerAreaVerilog:sha256_core|controller:b2v_inst2|round_counter[1] ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|STN ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|STN ; 1.000        ; 0.000      ; 2.667      ;
; -1.621 ; sha256_optimizePowerAreaVerilog:sha256_core|controller:b2v_inst2|round_counter[2] ; sha256_optimizePowerAreaVerilog:sha256_core|controller:b2v_inst2|round_counter[2] ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|STN ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|STN ; 1.000        ; 0.000      ; 2.657      ;
; -1.604 ; sha256_optimizePowerAreaVerilog:sha256_core|controller:b2v_inst2|round_counter[5] ; sha256_optimizePowerAreaVerilog:sha256_core|controller:b2v_inst2|round_counter[0] ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|STN ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|STN ; 1.000        ; 0.017      ; 2.657      ;
; -1.528 ; sha256_optimizePowerAreaVerilog:sha256_core|controller:b2v_inst2|round_counter[0] ; sha256_optimizePowerAreaVerilog:sha256_core|controller:b2v_inst2|round_counter[0] ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|STN ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|STN ; 1.000        ; 0.000      ; 2.564      ;
; -1.107 ; sha256_optimizePowerAreaVerilog:sha256_core|controller:b2v_inst2|round_counter[3] ; sha256_optimizePowerAreaVerilog:sha256_core|controller:b2v_inst2|round_counter[5] ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|STN ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|STN ; 1.000        ; 0.000      ; 2.143      ;
; -1.089 ; sha256_optimizePowerAreaVerilog:sha256_core|controller:b2v_inst2|round_counter[3] ; sha256_optimizePowerAreaVerilog:sha256_core|controller:b2v_inst2|round_counter[4] ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|STN ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|STN ; 1.000        ; 0.000      ; 2.125      ;
; -1.053 ; sha256_optimizePowerAreaVerilog:sha256_core|controller:b2v_inst2|round_counter[4] ; sha256_optimizePowerAreaVerilog:sha256_core|controller:b2v_inst2|round_counter[5] ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|STN ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|STN ; 1.000        ; 0.000      ; 2.089      ;
; -0.933 ; sha256_optimizePowerAreaVerilog:sha256_core|controller:b2v_inst2|round_counter[1] ; sha256_optimizePowerAreaVerilog:sha256_core|controller:b2v_inst2|round_counter[0] ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|STN ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|STN ; 1.000        ; 0.000      ; 1.969      ;
; -0.919 ; sha256_optimizePowerAreaVerilog:sha256_core|controller:b2v_inst2|round_counter[2] ; sha256_optimizePowerAreaVerilog:sha256_core|controller:b2v_inst2|round_counter[1] ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|STN ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|STN ; 1.000        ; 0.000      ; 1.955      ;
; -0.918 ; sha256_optimizePowerAreaVerilog:sha256_core|controller:b2v_inst2|round_counter[4] ; sha256_optimizePowerAreaVerilog:sha256_core|controller:b2v_inst2|round_counter[0] ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|STN ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|STN ; 1.000        ; 0.017      ; 1.971      ;
; -0.889 ; sha256_optimizePowerAreaVerilog:sha256_core|controller:b2v_inst2|round_counter[2] ; sha256_optimizePowerAreaVerilog:sha256_core|controller:b2v_inst2|round_counter[0] ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|STN ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|STN ; 1.000        ; 0.000      ; 1.925      ;
; -0.734 ; sha256_optimizePowerAreaVerilog:sha256_core|controller:b2v_inst2|round_counter[3] ; sha256_optimizePowerAreaVerilog:sha256_core|controller:b2v_inst2|round_counter[3] ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|STN ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|STN ; 1.000        ; 0.000      ; 1.770      ;
; -0.719 ; sha256_optimizePowerAreaVerilog:sha256_core|controller:b2v_inst2|round_counter[4] ; sha256_optimizePowerAreaVerilog:sha256_core|controller:b2v_inst2|round_counter[4] ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|STN ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|STN ; 1.000        ; 0.000      ; 1.755      ;
; -0.631 ; sha256_optimizePowerAreaVerilog:sha256_core|controller:b2v_inst2|round_counter[3] ; sha256_optimizePowerAreaVerilog:sha256_core|controller:b2v_inst2|round_counter[2] ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|STN ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|STN ; 1.000        ; 0.017      ; 1.684      ;
; -0.631 ; sha256_optimizePowerAreaVerilog:sha256_core|controller:b2v_inst2|round_counter[3] ; sha256_optimizePowerAreaVerilog:sha256_core|controller:b2v_inst2|round_counter[1] ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|STN ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|STN ; 1.000        ; 0.017      ; 1.684      ;
; -0.608 ; sha256_optimizePowerAreaVerilog:sha256_core|controller:b2v_inst2|round_counter[3] ; sha256_optimizePowerAreaVerilog:sha256_core|controller:b2v_inst2|round_counter[0] ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|STN ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|STN ; 1.000        ; 0.017      ; 1.661      ;
; -0.499 ; sha256_optimizePowerAreaVerilog:sha256_core|controller:b2v_inst2|round_counter[4] ; sha256_optimizePowerAreaVerilog:sha256_core|controller:b2v_inst2|round_counter[2] ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|STN ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|STN ; 1.000        ; 0.017      ; 1.552      ;
; -0.499 ; sha256_optimizePowerAreaVerilog:sha256_core|controller:b2v_inst2|round_counter[4] ; sha256_optimizePowerAreaVerilog:sha256_core|controller:b2v_inst2|round_counter[1] ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|STN ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|STN ; 1.000        ; 0.017      ; 1.552      ;
; -0.047 ; sha256_optimizePowerAreaVerilog:sha256_core|controller:b2v_inst2|round_counter[4] ; sha256_optimizePowerAreaVerilog:sha256_core|controller:b2v_inst2|round_counter[3] ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|STN ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|STN ; 1.000        ; 0.000      ; 1.083      ;
+--------+-----------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'iClk'                                                                                                                                                                                                                                                                                                                   ;
+--------+---------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                   ; To Node                                                                                     ; Launch Clock                                                                  ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -2.548 ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|STN               ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|STN               ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|STN ; iClk        ; 0.000        ; 2.689      ; 0.657      ;
; -2.048 ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|STN               ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|STN               ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|STN ; iClk        ; -0.500       ; 2.689      ; 0.657      ;
; 0.391  ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|step_counter[1]   ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|step_counter[1]   ; iClk                                                                          ; iClk        ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|state.S_IDLE_new  ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|state.S_IDLE_new  ; iClk                                                                          ; iClk        ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|state.S_INIT_LOAD ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|state.S_INIT_LOAD ; iClk                                                                          ; iClk        ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|step_counter[0]   ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|step_counter[0]   ; iClk                                                                          ; iClk        ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|step_counter[2]   ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|step_counter[2]   ; iClk                                                                          ; iClk        ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|state.S_FINAL_ADD ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|state.S_FINAL_ADD ; iClk                                                                          ; iClk        ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; sha256_optimizePowerAreaVerilog:sha256_core|controller:b2v_inst2|state                      ; sha256_optimizePowerAreaVerilog:sha256_core|controller:b2v_inst2|state                      ; iClk                                                                          ; iClk        ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; sha256_optimizePowerAreaVerilog:sha256_core|controller:b2v_inst2|write_enable_in            ; sha256_optimizePowerAreaVerilog:sha256_core|controller:b2v_inst2|write_enable_in            ; iClk                                                                          ; iClk        ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; sha256_optimizePowerAreaVerilog:sha256_core|controller:b2v_inst2|load_counter[0]            ; sha256_optimizePowerAreaVerilog:sha256_core|controller:b2v_inst2|load_counter[0]            ; iClk                                                                          ; iClk        ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; sha256_optimizePowerAreaVerilog:sha256_core|controller:b2v_inst2|load_counter[1]            ; sha256_optimizePowerAreaVerilog:sha256_core|controller:b2v_inst2|load_counter[1]            ; iClk                                                                          ; iClk        ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; sha256_optimizePowerAreaVerilog:sha256_core|controller:b2v_inst2|load_counter[2]            ; sha256_optimizePowerAreaVerilog:sha256_core|controller:b2v_inst2|load_counter[2]            ; iClk                                                                          ; iClk        ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; sha256_optimizePowerAreaVerilog:sha256_core|controller:b2v_inst2|load_counter[3]            ; sha256_optimizePowerAreaVerilog:sha256_core|controller:b2v_inst2|load_counter[3]            ; iClk                                                                          ; iClk        ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; sha256_optimizePowerAreaVerilog:sha256_core|message_scheduler:b2v_inst|STNSaved             ; sha256_optimizePowerAreaVerilog:sha256_core|message_scheduler:b2v_inst|STNSaved             ; iClk                                                                          ; iClk        ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; sha256_optimizePowerAreaVerilog:sha256_core|message_scheduler:b2v_inst|calculation_active   ; sha256_optimizePowerAreaVerilog:sha256_core|message_scheduler:b2v_inst|calculation_active   ; iClk                                                                          ; iClk        ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; sha256_optimizePowerAreaVerilog:sha256_core|controller:b2v_inst2|reset_n_sche_reg           ; sha256_optimizePowerAreaVerilog:sha256_core|controller:b2v_inst2|reset_n_sche_reg           ; iClk                                                                          ; iClk        ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; status_reg[0]                                                                               ; status_reg[0]                                                                               ; iClk                                                                          ; iClk        ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; START~reg0                                                                                  ; START~reg0                                                                                  ; iClk                                                                          ; iClk        ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; start_calc                                                                                  ; start_calc                                                                                  ; iClk                                                                          ; iClk        ; 0.000        ; 0.000      ; 0.657      ;
; 0.517  ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|a_new_calc[30]    ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|reg_a[30]         ; iClk                                                                          ; iClk        ; 0.000        ; 0.000      ; 0.783      ;
; 0.523  ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|reg_g[14]         ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|reg_h[14]         ; iClk                                                                          ; iClk        ; 0.000        ; 0.000      ; 0.789      ;
; 0.523  ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|H_reg[2][25]      ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|reg_c[25]         ; iClk                                                                          ; iClk        ; 0.000        ; 0.000      ; 0.789      ;
; 0.524  ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|reg_g[30]         ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|reg_h[30]         ; iClk                                                                          ; iClk        ; 0.000        ; 0.000      ; 0.790      ;
; 0.524  ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|reg_g[5]          ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|reg_h[5]          ; iClk                                                                          ; iClk        ; 0.000        ; 0.000      ; 0.790      ;
; 0.524  ; control_reg[0]                                                                              ; status_reg[0]                                                                               ; iClk                                                                          ; iClk        ; 0.000        ; 0.000      ; 0.790      ;
; 0.525  ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|reg_f[13]         ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|reg_g[13]         ; iClk                                                                          ; iClk        ; 0.000        ; 0.000      ; 0.791      ;
; 0.525  ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|reg_b[16]         ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|reg_c[16]         ; iClk                                                                          ; iClk        ; 0.000        ; 0.000      ; 0.791      ;
; 0.525  ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|H_reg[7][20]      ; oData[20]~reg0                                                                              ; iClk                                                                          ; iClk        ; 0.000        ; 0.000      ; 0.791      ;
; 0.533  ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|reg_c[2]          ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|reg_d[2]          ; iClk                                                                          ; iClk        ; 0.000        ; 0.000      ; 0.799      ;
; 0.534  ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|reg_f[2]          ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|reg_g[2]          ; iClk                                                                          ; iClk        ; 0.000        ; 0.000      ; 0.800      ;
; 0.534  ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|reg_c[22]         ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|reg_d[22]         ; iClk                                                                          ; iClk        ; 0.000        ; 0.000      ; 0.800      ;
; 0.534  ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|reg_c[3]          ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|reg_d[3]          ; iClk                                                                          ; iClk        ; 0.000        ; 0.000      ; 0.800      ;
; 0.535  ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|H_reg[7][19]      ; oData[19]~reg0                                                                              ; iClk                                                                          ; iClk        ; 0.000        ; 0.000      ; 0.801      ;
; 0.536  ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|reg_b[13]         ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|reg_c[13]         ; iClk                                                                          ; iClk        ; 0.000        ; 0.000      ; 0.802      ;
; 0.536  ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|reg_b[22]         ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|reg_c[22]         ; iClk                                                                          ; iClk        ; 0.000        ; 0.000      ; 0.802      ;
; 0.536  ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|reg_b[3]          ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|reg_c[3]          ; iClk                                                                          ; iClk        ; 0.000        ; 0.000      ; 0.802      ;
; 0.537  ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|reg_e[7]          ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|reg_f[7]          ; iClk                                                                          ; iClk        ; 0.000        ; 0.000      ; 0.803      ;
; 0.538  ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|reg_b[20]         ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|reg_c[20]         ; iClk                                                                          ; iClk        ; 0.000        ; 0.000      ; 0.804      ;
; 0.538  ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|reg_g[8]          ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|reg_h[8]          ; iClk                                                                          ; iClk        ; 0.000        ; 0.000      ; 0.804      ;
; 0.539  ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|reg_c[21]         ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|reg_d[21]         ; iClk                                                                          ; iClk        ; 0.000        ; 0.000      ; 0.805      ;
; 0.539  ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|reg_a[27]         ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|reg_b[27]         ; iClk                                                                          ; iClk        ; 0.000        ; 0.000      ; 0.805      ;
; 0.539  ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|H_reg[0][31]      ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|reg_a[31]         ; iClk                                                                          ; iClk        ; 0.000        ; 0.000      ; 0.805      ;
; 0.540  ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|reg_f[15]         ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|reg_g[15]         ; iClk                                                                          ; iClk        ; 0.000        ; 0.000      ; 0.806      ;
; 0.540  ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|reg_c[20]         ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|reg_d[20]         ; iClk                                                                          ; iClk        ; 0.000        ; 0.000      ; 0.806      ;
; 0.541  ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|H_reg[4][18]      ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|reg_e[18]         ; iClk                                                                          ; iClk        ; 0.000        ; 0.000      ; 0.807      ;
; 0.542  ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|reg_b[18]         ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|reg_c[18]         ; iClk                                                                          ; iClk        ; 0.000        ; 0.000      ; 0.808      ;
; 0.543  ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|reg_g[15]         ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|reg_h[15]         ; iClk                                                                          ; iClk        ; 0.000        ; 0.000      ; 0.809      ;
; 0.544  ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|reg_g[2]          ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|reg_h[2]          ; iClk                                                                          ; iClk        ; 0.000        ; 0.000      ; 0.810      ;
; 0.544  ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|reg_b[11]         ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|reg_c[11]         ; iClk                                                                          ; iClk        ; 0.000        ; 0.000      ; 0.810      ;
; 0.544  ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|reg_b[15]         ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|reg_c[15]         ; iClk                                                                          ; iClk        ; 0.000        ; 0.000      ; 0.810      ;
; 0.544  ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|reg_c[12]         ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|reg_d[12]         ; iClk                                                                          ; iClk        ; 0.000        ; 0.000      ; 0.810      ;
; 0.544  ; sha256_optimizePowerAreaVerilog:sha256_core|controller:b2v_inst2|load_counter[2]            ; sha256_optimizePowerAreaVerilog:sha256_core|controller:b2v_inst2|load_counter[3]            ; iClk                                                                          ; iClk        ; 0.000        ; 0.000      ; 0.810      ;
; 0.548  ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|reg_a[18]         ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|reg_b[18]         ; iClk                                                                          ; iClk        ; 0.000        ; 0.000      ; 0.814      ;
; 0.559  ; sha256_optimizePowerAreaVerilog:sha256_core|message_scheduler:b2v_inst|STNSaved             ; sha256_optimizePowerAreaVerilog:sha256_core|message_scheduler:b2v_inst|calculation_active   ; iClk                                                                          ; iClk        ; 0.000        ; 0.000      ; 0.825      ;
; 0.603  ; sha256_optimizePowerAreaVerilog:sha256_core|message_scheduler:b2v_inst|calc_cycle.11        ; sha256_optimizePowerAreaVerilog:sha256_core|message_scheduler:b2v_inst|STNSaved             ; iClk                                                                          ; iClk        ; 0.000        ; 0.000      ; 0.869      ;
; 0.609  ; sha256_optimizePowerAreaVerilog:sha256_core|message_scheduler:b2v_inst|calc_cycle.01        ; sha256_optimizePowerAreaVerilog:sha256_core|message_scheduler:b2v_inst|calc_cycle.10        ; iClk                                                                          ; iClk        ; 0.000        ; 0.000      ; 0.875      ;
; 0.619  ; sha256_optimizePowerAreaVerilog:sha256_core|message_scheduler:b2v_inst|calculation_active   ; sha256_optimizePowerAreaVerilog:sha256_core|message_scheduler:b2v_inst|calc_cycle.01        ; iClk                                                                          ; iClk        ; 0.000        ; 0.000      ; 0.885      ;
; 0.619  ; sha256_optimizePowerAreaVerilog:sha256_core|message_scheduler:b2v_inst|calculation_active   ; sha256_optimizePowerAreaVerilog:sha256_core|message_scheduler:b2v_inst|calc_cycle.11        ; iClk                                                                          ; iClk        ; 0.000        ; 0.000      ; 0.885      ;
; 0.653  ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|reg_c[28]         ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|reg_d[28]         ; iClk                                                                          ; iClk        ; 0.000        ; 0.000      ; 0.919      ;
; 0.654  ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|reg_f[8]          ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|reg_g[8]          ; iClk                                                                          ; iClk        ; 0.000        ; 0.000      ; 0.920      ;
; 0.654  ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|reg_b[31]         ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|reg_c[31]         ; iClk                                                                          ; iClk        ; 0.000        ; 0.000      ; 0.920      ;
; 0.656  ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|reg_g[31]         ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|reg_h[31]         ; iClk                                                                          ; iClk        ; 0.000        ; 0.000      ; 0.922      ;
; 0.657  ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|reg_c[31]         ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|reg_d[31]         ; iClk                                                                          ; iClk        ; 0.000        ; 0.000      ; 0.923      ;
; 0.657  ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|reg_f[28]         ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|reg_g[28]         ; iClk                                                                          ; iClk        ; 0.000        ; 0.000      ; 0.923      ;
; 0.663  ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|reg_f[10]         ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|reg_g[10]         ; iClk                                                                          ; iClk        ; 0.000        ; 0.000      ; 0.929      ;
; 0.663  ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|reg_f[6]          ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|reg_g[6]          ; iClk                                                                          ; iClk        ; 0.000        ; 0.000      ; 0.929      ;
; 0.663  ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|reg_f[3]          ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|reg_g[3]          ; iClk                                                                          ; iClk        ; 0.000        ; 0.000      ; 0.929      ;
; 0.664  ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|reg_f[12]         ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|reg_g[12]         ; iClk                                                                          ; iClk        ; 0.000        ; 0.000      ; 0.930      ;
; 0.665  ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|reg_f[20]         ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|reg_g[20]         ; iClk                                                                          ; iClk        ; 0.000        ; 0.000      ; 0.931      ;
; 0.666  ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|reg_c[1]          ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|reg_d[1]          ; iClk                                                                          ; iClk        ; 0.000        ; 0.000      ; 0.932      ;
; 0.666  ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|reg_b[5]          ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|reg_c[5]          ; iClk                                                                          ; iClk        ; 0.000        ; 0.000      ; 0.932      ;
; 0.669  ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|reg_c[15]         ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|reg_d[15]         ; iClk                                                                          ; iClk        ; 0.000        ; 0.000      ; 0.935      ;
; 0.670  ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|reg_e[10]         ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|reg_f[10]         ; iClk                                                                          ; iClk        ; 0.000        ; 0.000      ; 0.936      ;
; 0.670  ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|reg_c[16]         ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|reg_d[16]         ; iClk                                                                          ; iClk        ; 0.000        ; 0.000      ; 0.936      ;
; 0.671  ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|reg_a[21]         ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|reg_b[21]         ; iClk                                                                          ; iClk        ; 0.000        ; 0.000      ; 0.937      ;
; 0.671  ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|reg_e[4]          ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|reg_f[4]          ; iClk                                                                          ; iClk        ; 0.000        ; 0.000      ; 0.937      ;
; 0.674  ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|reg_c[18]         ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|reg_d[18]         ; iClk                                                                          ; iClk        ; 0.000        ; 0.000      ; 0.940      ;
; 0.677  ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|reg_a[13]         ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|reg_b[13]         ; iClk                                                                          ; iClk        ; 0.000        ; 0.000      ; 0.943      ;
; 0.678  ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|reg_a[9]          ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|reg_b[9]          ; iClk                                                                          ; iClk        ; 0.000        ; 0.000      ; 0.944      ;
; 0.678  ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|reg_a[25]         ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|reg_b[25]         ; iClk                                                                          ; iClk        ; 0.000        ; 0.000      ; 0.944      ;
; 0.680  ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|reg_a[1]          ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|reg_b[1]          ; iClk                                                                          ; iClk        ; 0.000        ; 0.000      ; 0.946      ;
; 0.683  ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|reg_a[11]         ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|reg_b[11]         ; iClk                                                                          ; iClk        ; 0.000        ; 0.000      ; 0.949      ;
; 0.684  ; sha256_optimizePowerAreaVerilog:sha256_core|controller:b2v_inst2|round_counter[5]           ; sha256_optimizePowerAreaVerilog:sha256_core|message_scheduler:b2v_inst|calc_cycle.00        ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|STN ; iClk        ; 0.000        ; 0.532      ; 1.482      ;
; 0.706  ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|reg_g[17]         ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|reg_h[17]         ; iClk                                                                          ; iClk        ; 0.000        ; 0.000      ; 0.972      ;
; 0.707  ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|reg_g[29]         ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|reg_h[29]         ; iClk                                                                          ; iClk        ; 0.000        ; 0.000      ; 0.973      ;
; 0.712  ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|H_reg[3][26]      ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|reg_d[26]         ; iClk                                                                          ; iClk        ; 0.000        ; 0.000      ; 0.978      ;
; 0.713  ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|reg_f[30]         ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|reg_g[30]         ; iClk                                                                          ; iClk        ; 0.000        ; 0.001      ; 0.980      ;
; 0.714  ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|H_reg[6][18]      ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|reg_g[18]         ; iClk                                                                          ; iClk        ; 0.000        ; -0.002     ; 0.978      ;
; 0.730  ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|H_reg[6][31]      ; oData[31]~reg0                                                                              ; iClk                                                                          ; iClk        ; 0.000        ; 0.000      ; 0.996      ;
; 0.732  ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|reg_a[4]          ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|reg_b[4]          ; iClk                                                                          ; iClk        ; 0.000        ; 0.000      ; 0.998      ;
; 0.796  ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|d_new_reg[27]     ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|reg_e[27]         ; iClk                                                                          ; iClk        ; 0.000        ; 0.000      ; 1.062      ;
; 0.797  ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|reg_f[29]         ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|reg_g[29]         ; iClk                                                                          ; iClk        ; 0.000        ; 0.000      ; 1.063      ;
; 0.798  ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|d_new_reg[28]     ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|reg_e[28]         ; iClk                                                                          ; iClk        ; 0.000        ; 0.000      ; 1.064      ;
; 0.798  ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|reg_f[31]         ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|reg_g[31]         ; iClk                                                                          ; iClk        ; 0.000        ; 0.000      ; 1.064      ;
; 0.798  ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|H_reg[7][1]       ; oData[1]~reg0                                                                               ; iClk                                                                          ; iClk        ; 0.000        ; 0.000      ; 1.064      ;
; 0.799  ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|reg_f[24]         ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|reg_g[24]         ; iClk                                                                          ; iClk        ; 0.000        ; 0.000      ; 1.065      ;
; 0.799  ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|reg_g[24]         ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|reg_h[24]         ; iClk                                                                          ; iClk        ; 0.000        ; 0.000      ; 1.065      ;
; 0.801  ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|reg_b[25]         ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|reg_c[25]         ; iClk                                                                          ; iClk        ; 0.000        ; 0.000      ; 1.067      ;
; 0.802  ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|H_reg[4][24]      ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|reg_e[24]         ; iClk                                                                          ; iClk        ; 0.000        ; 0.000      ; 1.068      ;
+--------+---------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|STN'                                                                                                                                                                                                                                                                                       ;
+-------+-----------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                         ; To Node                                                                           ; Launch Clock                                                                  ; Latch Clock                                                                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+--------------+------------+------------+
; 0.391 ; sha256_optimizePowerAreaVerilog:sha256_core|controller:b2v_inst2|round_counter[3] ; sha256_optimizePowerAreaVerilog:sha256_core|controller:b2v_inst2|round_counter[3] ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|STN ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|STN ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; sha256_optimizePowerAreaVerilog:sha256_core|controller:b2v_inst2|round_counter[4] ; sha256_optimizePowerAreaVerilog:sha256_core|controller:b2v_inst2|round_counter[4] ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|STN ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|STN ; 0.000        ; 0.000      ; 0.657      ;
; 0.817 ; sha256_optimizePowerAreaVerilog:sha256_core|controller:b2v_inst2|round_counter[4] ; sha256_optimizePowerAreaVerilog:sha256_core|controller:b2v_inst2|round_counter[3] ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|STN ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|STN ; 0.000        ; 0.000      ; 1.083      ;
; 0.819 ; sha256_optimizePowerAreaVerilog:sha256_core|controller:b2v_inst2|round_counter[4] ; sha256_optimizePowerAreaVerilog:sha256_core|controller:b2v_inst2|round_counter[5] ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|STN ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|STN ; 0.000        ; 0.000      ; 1.085      ;
; 1.269 ; sha256_optimizePowerAreaVerilog:sha256_core|controller:b2v_inst2|round_counter[4] ; sha256_optimizePowerAreaVerilog:sha256_core|controller:b2v_inst2|round_counter[1] ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|STN ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|STN ; 0.000        ; 0.017      ; 1.552      ;
; 1.269 ; sha256_optimizePowerAreaVerilog:sha256_core|controller:b2v_inst2|round_counter[4] ; sha256_optimizePowerAreaVerilog:sha256_core|controller:b2v_inst2|round_counter[2] ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|STN ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|STN ; 0.000        ; 0.017      ; 1.552      ;
; 1.334 ; sha256_optimizePowerAreaVerilog:sha256_core|controller:b2v_inst2|round_counter[5] ; sha256_optimizePowerAreaVerilog:sha256_core|controller:b2v_inst2|round_counter[5] ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|STN ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|STN ; 0.000        ; 0.000      ; 1.600      ;
; 1.362 ; sha256_optimizePowerAreaVerilog:sha256_core|controller:b2v_inst2|round_counter[3] ; sha256_optimizePowerAreaVerilog:sha256_core|controller:b2v_inst2|round_counter[4] ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|STN ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|STN ; 0.000        ; 0.000      ; 1.628      ;
; 1.366 ; sha256_optimizePowerAreaVerilog:sha256_core|controller:b2v_inst2|round_counter[3] ; sha256_optimizePowerAreaVerilog:sha256_core|controller:b2v_inst2|round_counter[5] ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|STN ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|STN ; 0.000        ; 0.000      ; 1.632      ;
; 1.378 ; sha256_optimizePowerAreaVerilog:sha256_core|controller:b2v_inst2|round_counter[3] ; sha256_optimizePowerAreaVerilog:sha256_core|controller:b2v_inst2|round_counter[0] ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|STN ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|STN ; 0.000        ; 0.017      ; 1.661      ;
; 1.401 ; sha256_optimizePowerAreaVerilog:sha256_core|controller:b2v_inst2|round_counter[3] ; sha256_optimizePowerAreaVerilog:sha256_core|controller:b2v_inst2|round_counter[1] ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|STN ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|STN ; 0.000        ; 0.017      ; 1.684      ;
; 1.401 ; sha256_optimizePowerAreaVerilog:sha256_core|controller:b2v_inst2|round_counter[3] ; sha256_optimizePowerAreaVerilog:sha256_core|controller:b2v_inst2|round_counter[2] ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|STN ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|STN ; 0.000        ; 0.017      ; 1.684      ;
; 1.659 ; sha256_optimizePowerAreaVerilog:sha256_core|controller:b2v_inst2|round_counter[2] ; sha256_optimizePowerAreaVerilog:sha256_core|controller:b2v_inst2|round_counter[0] ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|STN ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|STN ; 0.000        ; 0.000      ; 1.925      ;
; 1.688 ; sha256_optimizePowerAreaVerilog:sha256_core|controller:b2v_inst2|round_counter[2] ; sha256_optimizePowerAreaVerilog:sha256_core|controller:b2v_inst2|round_counter[2] ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|STN ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|STN ; 0.000        ; 0.000      ; 1.954      ;
; 1.688 ; sha256_optimizePowerAreaVerilog:sha256_core|controller:b2v_inst2|round_counter[4] ; sha256_optimizePowerAreaVerilog:sha256_core|controller:b2v_inst2|round_counter[0] ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|STN ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|STN ; 0.000        ; 0.017      ; 1.971      ;
; 1.689 ; sha256_optimizePowerAreaVerilog:sha256_core|controller:b2v_inst2|round_counter[2] ; sha256_optimizePowerAreaVerilog:sha256_core|controller:b2v_inst2|round_counter[1] ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|STN ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|STN ; 0.000        ; 0.000      ; 1.955      ;
; 1.703 ; sha256_optimizePowerAreaVerilog:sha256_core|controller:b2v_inst2|round_counter[1] ; sha256_optimizePowerAreaVerilog:sha256_core|controller:b2v_inst2|round_counter[0] ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|STN ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|STN ; 0.000        ; 0.000      ; 1.969      ;
; 1.732 ; sha256_optimizePowerAreaVerilog:sha256_core|controller:b2v_inst2|round_counter[1] ; sha256_optimizePowerAreaVerilog:sha256_core|controller:b2v_inst2|round_counter[2] ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|STN ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|STN ; 0.000        ; 0.000      ; 1.998      ;
; 1.733 ; sha256_optimizePowerAreaVerilog:sha256_core|controller:b2v_inst2|round_counter[1] ; sha256_optimizePowerAreaVerilog:sha256_core|controller:b2v_inst2|round_counter[1] ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|STN ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|STN ; 0.000        ; 0.000      ; 1.999      ;
; 1.748 ; sha256_optimizePowerAreaVerilog:sha256_core|controller:b2v_inst2|round_counter[0] ; sha256_optimizePowerAreaVerilog:sha256_core|controller:b2v_inst2|round_counter[0] ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|STN ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|STN ; 0.000        ; 0.000      ; 2.014      ;
; 1.771 ; sha256_optimizePowerAreaVerilog:sha256_core|controller:b2v_inst2|round_counter[2] ; sha256_optimizePowerAreaVerilog:sha256_core|controller:b2v_inst2|round_counter[4] ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|STN ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|STN ; 0.000        ; -0.017     ; 2.020      ;
; 1.772 ; sha256_optimizePowerAreaVerilog:sha256_core|controller:b2v_inst2|round_counter[2] ; sha256_optimizePowerAreaVerilog:sha256_core|controller:b2v_inst2|round_counter[3] ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|STN ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|STN ; 0.000        ; -0.017     ; 2.021      ;
; 1.775 ; sha256_optimizePowerAreaVerilog:sha256_core|controller:b2v_inst2|round_counter[2] ; sha256_optimizePowerAreaVerilog:sha256_core|controller:b2v_inst2|round_counter[5] ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|STN ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|STN ; 0.000        ; -0.017     ; 2.024      ;
; 1.777 ; sha256_optimizePowerAreaVerilog:sha256_core|controller:b2v_inst2|round_counter[0] ; sha256_optimizePowerAreaVerilog:sha256_core|controller:b2v_inst2|round_counter[2] ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|STN ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|STN ; 0.000        ; 0.000      ; 2.043      ;
; 1.778 ; sha256_optimizePowerAreaVerilog:sha256_core|controller:b2v_inst2|round_counter[0] ; sha256_optimizePowerAreaVerilog:sha256_core|controller:b2v_inst2|round_counter[1] ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|STN ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|STN ; 0.000        ; 0.000      ; 2.044      ;
; 1.815 ; sha256_optimizePowerAreaVerilog:sha256_core|controller:b2v_inst2|round_counter[1] ; sha256_optimizePowerAreaVerilog:sha256_core|controller:b2v_inst2|round_counter[4] ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|STN ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|STN ; 0.000        ; -0.017     ; 2.064      ;
; 1.816 ; sha256_optimizePowerAreaVerilog:sha256_core|controller:b2v_inst2|round_counter[1] ; sha256_optimizePowerAreaVerilog:sha256_core|controller:b2v_inst2|round_counter[3] ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|STN ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|STN ; 0.000        ; -0.017     ; 2.065      ;
; 1.819 ; sha256_optimizePowerAreaVerilog:sha256_core|controller:b2v_inst2|round_counter[1] ; sha256_optimizePowerAreaVerilog:sha256_core|controller:b2v_inst2|round_counter[5] ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|STN ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|STN ; 0.000        ; -0.017     ; 2.068      ;
; 1.860 ; sha256_optimizePowerAreaVerilog:sha256_core|controller:b2v_inst2|round_counter[0] ; sha256_optimizePowerAreaVerilog:sha256_core|controller:b2v_inst2|round_counter[4] ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|STN ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|STN ; 0.000        ; -0.017     ; 2.109      ;
; 1.861 ; sha256_optimizePowerAreaVerilog:sha256_core|controller:b2v_inst2|round_counter[0] ; sha256_optimizePowerAreaVerilog:sha256_core|controller:b2v_inst2|round_counter[3] ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|STN ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|STN ; 0.000        ; -0.017     ; 2.110      ;
; 1.864 ; sha256_optimizePowerAreaVerilog:sha256_core|controller:b2v_inst2|round_counter[0] ; sha256_optimizePowerAreaVerilog:sha256_core|controller:b2v_inst2|round_counter[5] ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|STN ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|STN ; 0.000        ; -0.017     ; 2.113      ;
; 2.374 ; sha256_optimizePowerAreaVerilog:sha256_core|controller:b2v_inst2|round_counter[5] ; sha256_optimizePowerAreaVerilog:sha256_core|controller:b2v_inst2|round_counter[0] ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|STN ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|STN ; 0.000        ; 0.017      ; 2.657      ;
; 2.403 ; sha256_optimizePowerAreaVerilog:sha256_core|controller:b2v_inst2|round_counter[5] ; sha256_optimizePowerAreaVerilog:sha256_core|controller:b2v_inst2|round_counter[2] ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|STN ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|STN ; 0.000        ; 0.017      ; 2.686      ;
; 2.404 ; sha256_optimizePowerAreaVerilog:sha256_core|controller:b2v_inst2|round_counter[5] ; sha256_optimizePowerAreaVerilog:sha256_core|controller:b2v_inst2|round_counter[1] ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|STN ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|STN ; 0.000        ; 0.017      ; 2.687      ;
; 2.486 ; sha256_optimizePowerAreaVerilog:sha256_core|controller:b2v_inst2|round_counter[5] ; sha256_optimizePowerAreaVerilog:sha256_core|controller:b2v_inst2|round_counter[4] ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|STN ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|STN ; 0.000        ; 0.000      ; 2.752      ;
; 2.487 ; sha256_optimizePowerAreaVerilog:sha256_core|controller:b2v_inst2|round_counter[5] ; sha256_optimizePowerAreaVerilog:sha256_core|controller:b2v_inst2|round_counter[3] ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|STN ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|STN ; 0.000        ; 0.000      ; 2.753      ;
+-------+-----------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'iClk'                                                                                                                                                                                                                                                                                    ;
+-------+-------------------------------------------------------------------------------+---------------------------------------------------------------------------------+-------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                     ; To Node                                                                         ; Launch Clock                                                                  ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------+---------------------------------------------------------------------------------+-------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; 0.843 ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|STN ; sha256_optimizePowerAreaVerilog:sha256_core|message_scheduler:b2v_inst|STNSaved ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|STN ; iClk        ; 0.500        ; 2.673      ; 2.616      ;
; 1.343 ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|STN ; sha256_optimizePowerAreaVerilog:sha256_core|message_scheduler:b2v_inst|STNSaved ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|STN ; iClk        ; 1.000        ; 2.673      ; 2.616      ;
+-------+-------------------------------------------------------------------------------+---------------------------------------------------------------------------------+-------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'iClk'                                                                                                                                                                                                                                                                                      ;
+--------+-------------------------------------------------------------------------------+---------------------------------------------------------------------------------+-------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                     ; To Node                                                                         ; Launch Clock                                                                  ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------+---------------------------------------------------------------------------------+-------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -0.573 ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|STN ; sha256_optimizePowerAreaVerilog:sha256_core|message_scheduler:b2v_inst|STNSaved ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|STN ; iClk        ; 0.000        ; 2.673      ; 2.616      ;
; -0.073 ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|STN ; sha256_optimizePowerAreaVerilog:sha256_core|message_scheduler:b2v_inst|STNSaved ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|STN ; iClk        ; -0.500       ; 2.673      ; 2.616      ;
+--------+-------------------------------------------------------------------------------+---------------------------------------------------------------------------------+-------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'iClk'                                                            ;
+--------+--------------+----------------+------------------+-------+------------+------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target           ;
+--------+--------------+----------------+------------------+-------+------------+------------------+
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; iClk  ; Rise       ; iClk             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iClk  ; Rise       ; START~reg0       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iClk  ; Rise       ; START~reg0       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iClk  ; Rise       ; control_reg[0]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iClk  ; Rise       ; control_reg[0]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iClk  ; Rise       ; control_reg[10]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iClk  ; Rise       ; control_reg[10]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iClk  ; Rise       ; control_reg[11]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iClk  ; Rise       ; control_reg[11]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iClk  ; Rise       ; control_reg[12]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iClk  ; Rise       ; control_reg[12]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iClk  ; Rise       ; control_reg[13]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iClk  ; Rise       ; control_reg[13]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iClk  ; Rise       ; control_reg[14]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iClk  ; Rise       ; control_reg[14]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iClk  ; Rise       ; control_reg[15]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iClk  ; Rise       ; control_reg[15]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iClk  ; Rise       ; control_reg[16]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iClk  ; Rise       ; control_reg[16]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iClk  ; Rise       ; control_reg[17]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iClk  ; Rise       ; control_reg[17]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iClk  ; Rise       ; control_reg[18]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iClk  ; Rise       ; control_reg[18]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iClk  ; Rise       ; control_reg[19]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iClk  ; Rise       ; control_reg[19]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iClk  ; Rise       ; control_reg[1]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iClk  ; Rise       ; control_reg[1]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iClk  ; Rise       ; control_reg[20]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iClk  ; Rise       ; control_reg[20]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iClk  ; Rise       ; control_reg[21]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iClk  ; Rise       ; control_reg[21]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iClk  ; Rise       ; control_reg[22]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iClk  ; Rise       ; control_reg[22]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iClk  ; Rise       ; control_reg[23]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iClk  ; Rise       ; control_reg[23]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iClk  ; Rise       ; control_reg[24]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iClk  ; Rise       ; control_reg[24]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iClk  ; Rise       ; control_reg[25]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iClk  ; Rise       ; control_reg[25]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iClk  ; Rise       ; control_reg[26]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iClk  ; Rise       ; control_reg[26]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iClk  ; Rise       ; control_reg[27]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iClk  ; Rise       ; control_reg[27]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iClk  ; Rise       ; control_reg[28]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iClk  ; Rise       ; control_reg[28]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iClk  ; Rise       ; control_reg[29]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iClk  ; Rise       ; control_reg[29]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iClk  ; Rise       ; control_reg[2]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iClk  ; Rise       ; control_reg[2]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iClk  ; Rise       ; control_reg[30]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iClk  ; Rise       ; control_reg[30]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iClk  ; Rise       ; control_reg[31]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iClk  ; Rise       ; control_reg[31]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iClk  ; Rise       ; control_reg[3]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iClk  ; Rise       ; control_reg[3]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iClk  ; Rise       ; control_reg[4]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iClk  ; Rise       ; control_reg[4]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iClk  ; Rise       ; control_reg[5]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iClk  ; Rise       ; control_reg[5]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iClk  ; Rise       ; control_reg[6]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iClk  ; Rise       ; control_reg[6]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iClk  ; Rise       ; control_reg[7]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iClk  ; Rise       ; control_reg[7]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iClk  ; Rise       ; control_reg[8]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iClk  ; Rise       ; control_reg[8]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iClk  ; Rise       ; control_reg[9]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iClk  ; Rise       ; control_reg[9]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iClk  ; Rise       ; data_in_reg[0]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iClk  ; Rise       ; data_in_reg[0]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iClk  ; Rise       ; data_in_reg[100] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iClk  ; Rise       ; data_in_reg[100] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iClk  ; Rise       ; data_in_reg[101] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iClk  ; Rise       ; data_in_reg[101] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iClk  ; Rise       ; data_in_reg[102] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iClk  ; Rise       ; data_in_reg[102] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iClk  ; Rise       ; data_in_reg[103] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iClk  ; Rise       ; data_in_reg[103] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iClk  ; Rise       ; data_in_reg[104] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iClk  ; Rise       ; data_in_reg[104] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iClk  ; Rise       ; data_in_reg[105] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iClk  ; Rise       ; data_in_reg[105] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iClk  ; Rise       ; data_in_reg[106] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iClk  ; Rise       ; data_in_reg[106] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iClk  ; Rise       ; data_in_reg[107] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iClk  ; Rise       ; data_in_reg[107] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iClk  ; Rise       ; data_in_reg[108] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iClk  ; Rise       ; data_in_reg[108] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iClk  ; Rise       ; data_in_reg[109] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iClk  ; Rise       ; data_in_reg[109] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iClk  ; Rise       ; data_in_reg[10]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iClk  ; Rise       ; data_in_reg[10]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iClk  ; Rise       ; data_in_reg[110] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iClk  ; Rise       ; data_in_reg[110] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iClk  ; Rise       ; data_in_reg[111] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iClk  ; Rise       ; data_in_reg[111] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iClk  ; Rise       ; data_in_reg[112] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iClk  ; Rise       ; data_in_reg[112] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iClk  ; Rise       ; data_in_reg[113] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iClk  ; Rise       ; data_in_reg[113] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iClk  ; Rise       ; data_in_reg[114] ;
+--------+--------------+----------------+------------------+-------+------------+------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|STN'                                                                                                                            ;
+--------+--------------+----------------+------------------+-------------------------------------------------------------------------------+------------+-----------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                                         ; Clock Edge ; Target                                                                            ;
+--------+--------------+----------------+------------------+-------------------------------------------------------------------------------+------------+-----------------------------------------------------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|STN ; Rise       ; sha256_optimizePowerAreaVerilog:sha256_core|controller:b2v_inst2|round_counter[0] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|STN ; Rise       ; sha256_optimizePowerAreaVerilog:sha256_core|controller:b2v_inst2|round_counter[0] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|STN ; Rise       ; sha256_optimizePowerAreaVerilog:sha256_core|controller:b2v_inst2|round_counter[1] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|STN ; Rise       ; sha256_optimizePowerAreaVerilog:sha256_core|controller:b2v_inst2|round_counter[1] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|STN ; Rise       ; sha256_optimizePowerAreaVerilog:sha256_core|controller:b2v_inst2|round_counter[2] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|STN ; Rise       ; sha256_optimizePowerAreaVerilog:sha256_core|controller:b2v_inst2|round_counter[2] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|STN ; Rise       ; sha256_optimizePowerAreaVerilog:sha256_core|controller:b2v_inst2|round_counter[3] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|STN ; Rise       ; sha256_optimizePowerAreaVerilog:sha256_core|controller:b2v_inst2|round_counter[3] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|STN ; Rise       ; sha256_optimizePowerAreaVerilog:sha256_core|controller:b2v_inst2|round_counter[4] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|STN ; Rise       ; sha256_optimizePowerAreaVerilog:sha256_core|controller:b2v_inst2|round_counter[4] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|STN ; Rise       ; sha256_optimizePowerAreaVerilog:sha256_core|controller:b2v_inst2|round_counter[5] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|STN ; Rise       ; sha256_optimizePowerAreaVerilog:sha256_core|controller:b2v_inst2|round_counter[5] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|STN ; Rise       ; sha256_core|b2v_inst1|STN|regout                                                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|STN ; Rise       ; sha256_core|b2v_inst1|STN|regout                                                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|STN ; Rise       ; sha256_core|b2v_inst1|STN~clkctrl|inclk[0]                                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|STN ; Rise       ; sha256_core|b2v_inst1|STN~clkctrl|inclk[0]                                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|STN ; Rise       ; sha256_core|b2v_inst1|STN~clkctrl|outclk                                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|STN ; Rise       ; sha256_core|b2v_inst1|STN~clkctrl|outclk                                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|STN ; Rise       ; sha256_core|b2v_inst2|round_counter[0]|clk                                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|STN ; Rise       ; sha256_core|b2v_inst2|round_counter[0]|clk                                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|STN ; Rise       ; sha256_core|b2v_inst2|round_counter[1]|clk                                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|STN ; Rise       ; sha256_core|b2v_inst2|round_counter[1]|clk                                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|STN ; Rise       ; sha256_core|b2v_inst2|round_counter[2]|clk                                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|STN ; Rise       ; sha256_core|b2v_inst2|round_counter[2]|clk                                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|STN ; Rise       ; sha256_core|b2v_inst2|round_counter[3]|clk                                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|STN ; Rise       ; sha256_core|b2v_inst2|round_counter[3]|clk                                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|STN ; Rise       ; sha256_core|b2v_inst2|round_counter[4]|clk                                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|STN ; Rise       ; sha256_core|b2v_inst2|round_counter[4]|clk                                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|STN ; Rise       ; sha256_core|b2v_inst2|round_counter[5]|clk                                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|STN ; Rise       ; sha256_core|b2v_inst2|round_counter[5]|clk                                        ;
+--------+--------------+----------------+------------------+-------------------------------------------------------------------------------+------------+-----------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------+
; Setup Times                                                                 ;
+---------------+------------+--------+--------+------------+-----------------+
; Data Port     ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+---------------+------------+--------+--------+------------+-----------------+
; iAddress[*]   ; iClk       ; 11.495 ; 11.495 ; Rise       ; iClk            ;
;  iAddress[0]  ; iClk       ; 11.396 ; 11.396 ; Rise       ; iClk            ;
;  iAddress[1]  ; iClk       ; 11.399 ; 11.399 ; Rise       ; iClk            ;
;  iAddress[2]  ; iClk       ; 11.495 ; 11.495 ; Rise       ; iClk            ;
;  iAddress[3]  ; iClk       ; 9.061  ; 9.061  ; Rise       ; iClk            ;
;  iAddress[4]  ; iClk       ; 11.104 ; 11.104 ; Rise       ; iClk            ;
; iChipselect_n ; iClk       ; 8.697  ; 8.697  ; Rise       ; iClk            ;
; iData[*]      ; iClk       ; 5.842  ; 5.842  ; Rise       ; iClk            ;
;  iData[0]     ; iClk       ; 5.256  ; 5.256  ; Rise       ; iClk            ;
;  iData[1]     ; iClk       ; 4.861  ; 4.861  ; Rise       ; iClk            ;
;  iData[2]     ; iClk       ; 5.134  ; 5.134  ; Rise       ; iClk            ;
;  iData[3]     ; iClk       ; 4.769  ; 4.769  ; Rise       ; iClk            ;
;  iData[4]     ; iClk       ; 5.107  ; 5.107  ; Rise       ; iClk            ;
;  iData[5]     ; iClk       ; 4.997  ; 4.997  ; Rise       ; iClk            ;
;  iData[6]     ; iClk       ; 5.724  ; 5.724  ; Rise       ; iClk            ;
;  iData[7]     ; iClk       ; 4.496  ; 4.496  ; Rise       ; iClk            ;
;  iData[8]     ; iClk       ; 5.435  ; 5.435  ; Rise       ; iClk            ;
;  iData[9]     ; iClk       ; 4.515  ; 4.515  ; Rise       ; iClk            ;
;  iData[10]    ; iClk       ; 5.785  ; 5.785  ; Rise       ; iClk            ;
;  iData[11]    ; iClk       ; 5.166  ; 5.166  ; Rise       ; iClk            ;
;  iData[12]    ; iClk       ; 5.489  ; 5.489  ; Rise       ; iClk            ;
;  iData[13]    ; iClk       ; 5.267  ; 5.267  ; Rise       ; iClk            ;
;  iData[14]    ; iClk       ; 5.324  ; 5.324  ; Rise       ; iClk            ;
;  iData[15]    ; iClk       ; 5.057  ; 5.057  ; Rise       ; iClk            ;
;  iData[16]    ; iClk       ; 5.560  ; 5.560  ; Rise       ; iClk            ;
;  iData[17]    ; iClk       ; 4.581  ; 4.581  ; Rise       ; iClk            ;
;  iData[18]    ; iClk       ; 5.638  ; 5.638  ; Rise       ; iClk            ;
;  iData[19]    ; iClk       ; 4.483  ; 4.483  ; Rise       ; iClk            ;
;  iData[20]    ; iClk       ; 5.065  ; 5.065  ; Rise       ; iClk            ;
;  iData[21]    ; iClk       ; 4.789  ; 4.789  ; Rise       ; iClk            ;
;  iData[22]    ; iClk       ; 4.501  ; 4.501  ; Rise       ; iClk            ;
;  iData[23]    ; iClk       ; 5.005  ; 5.005  ; Rise       ; iClk            ;
;  iData[24]    ; iClk       ; 5.350  ; 5.350  ; Rise       ; iClk            ;
;  iData[25]    ; iClk       ; 5.089  ; 5.089  ; Rise       ; iClk            ;
;  iData[26]    ; iClk       ; 4.962  ; 4.962  ; Rise       ; iClk            ;
;  iData[27]    ; iClk       ; 5.085  ; 5.085  ; Rise       ; iClk            ;
;  iData[28]    ; iClk       ; 5.043  ; 5.043  ; Rise       ; iClk            ;
;  iData[29]    ; iClk       ; 4.340  ; 4.340  ; Rise       ; iClk            ;
;  iData[30]    ; iClk       ; 5.842  ; 5.842  ; Rise       ; iClk            ;
;  iData[31]    ; iClk       ; 5.105  ; 5.105  ; Rise       ; iClk            ;
; iRead_n       ; iClk       ; 7.899  ; 7.899  ; Rise       ; iClk            ;
; iWrite_n      ; iClk       ; 8.356  ; 8.356  ; Rise       ; iClk            ;
+---------------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------------+
; Hold Times                                                                  ;
+---------------+------------+--------+--------+------------+-----------------+
; Data Port     ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+---------------+------------+--------+--------+------------+-----------------+
; iAddress[*]   ; iClk       ; -3.787 ; -3.787 ; Rise       ; iClk            ;
;  iAddress[0]  ; iClk       ; -3.787 ; -3.787 ; Rise       ; iClk            ;
;  iAddress[1]  ; iClk       ; -5.215 ; -5.215 ; Rise       ; iClk            ;
;  iAddress[2]  ; iClk       ; -4.335 ; -4.335 ; Rise       ; iClk            ;
;  iAddress[3]  ; iClk       ; -3.937 ; -3.937 ; Rise       ; iClk            ;
;  iAddress[4]  ; iClk       ; -4.800 ; -4.800 ; Rise       ; iClk            ;
; iChipselect_n ; iClk       ; -5.272 ; -5.272 ; Rise       ; iClk            ;
; iData[*]      ; iClk       ; -3.298 ; -3.298 ; Rise       ; iClk            ;
;  iData[0]     ; iClk       ; -3.560 ; -3.560 ; Rise       ; iClk            ;
;  iData[1]     ; iClk       ; -3.789 ; -3.789 ; Rise       ; iClk            ;
;  iData[2]     ; iClk       ; -4.147 ; -4.147 ; Rise       ; iClk            ;
;  iData[3]     ; iClk       ; -3.832 ; -3.832 ; Rise       ; iClk            ;
;  iData[4]     ; iClk       ; -3.551 ; -3.551 ; Rise       ; iClk            ;
;  iData[5]     ; iClk       ; -3.769 ; -3.769 ; Rise       ; iClk            ;
;  iData[6]     ; iClk       ; -3.907 ; -3.907 ; Rise       ; iClk            ;
;  iData[7]     ; iClk       ; -3.549 ; -3.549 ; Rise       ; iClk            ;
;  iData[8]     ; iClk       ; -3.905 ; -3.905 ; Rise       ; iClk            ;
;  iData[9]     ; iClk       ; -3.507 ; -3.507 ; Rise       ; iClk            ;
;  iData[10]    ; iClk       ; -3.647 ; -3.647 ; Rise       ; iClk            ;
;  iData[11]    ; iClk       ; -3.887 ; -3.887 ; Rise       ; iClk            ;
;  iData[12]    ; iClk       ; -3.719 ; -3.719 ; Rise       ; iClk            ;
;  iData[13]    ; iClk       ; -3.540 ; -3.540 ; Rise       ; iClk            ;
;  iData[14]    ; iClk       ; -3.854 ; -3.854 ; Rise       ; iClk            ;
;  iData[15]    ; iClk       ; -3.555 ; -3.555 ; Rise       ; iClk            ;
;  iData[16]    ; iClk       ; -4.096 ; -4.096 ; Rise       ; iClk            ;
;  iData[17]    ; iClk       ; -3.605 ; -3.605 ; Rise       ; iClk            ;
;  iData[18]    ; iClk       ; -3.736 ; -3.736 ; Rise       ; iClk            ;
;  iData[19]    ; iClk       ; -3.828 ; -3.828 ; Rise       ; iClk            ;
;  iData[20]    ; iClk       ; -3.557 ; -3.557 ; Rise       ; iClk            ;
;  iData[21]    ; iClk       ; -3.534 ; -3.534 ; Rise       ; iClk            ;
;  iData[22]    ; iClk       ; -3.525 ; -3.525 ; Rise       ; iClk            ;
;  iData[23]    ; iClk       ; -3.788 ; -3.788 ; Rise       ; iClk            ;
;  iData[24]    ; iClk       ; -3.341 ; -3.341 ; Rise       ; iClk            ;
;  iData[25]    ; iClk       ; -3.529 ; -3.529 ; Rise       ; iClk            ;
;  iData[26]    ; iClk       ; -3.298 ; -3.298 ; Rise       ; iClk            ;
;  iData[27]    ; iClk       ; -3.932 ; -3.932 ; Rise       ; iClk            ;
;  iData[28]    ; iClk       ; -4.289 ; -4.289 ; Rise       ; iClk            ;
;  iData[29]    ; iClk       ; -3.397 ; -3.397 ; Rise       ; iClk            ;
;  iData[30]    ; iClk       ; -3.551 ; -3.551 ; Rise       ; iClk            ;
;  iData[31]    ; iClk       ; -3.503 ; -3.503 ; Rise       ; iClk            ;
; iRead_n       ; iClk       ; -5.583 ; -5.583 ; Rise       ; iClk            ;
; iWrite_n      ; iClk       ; -5.063 ; -5.063 ; Rise       ; iClk            ;
+---------------+------------+--------+--------+------------+-----------------+


+------------------------------------------------------------------------------+
; Clock to Output Times                                                        ;
+------------------+------------+-------+-------+------------+-----------------+
; Data Port        ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------------+------------+-------+-------+------------+-----------------+
; DATA_VALID       ; iClk       ; 7.736 ; 7.736 ; Rise       ; iClk            ;
; START            ; iClk       ; 8.116 ; 8.116 ; Rise       ; iClk            ;
; load_counter[*]  ; iClk       ; 8.767 ; 8.767 ; Rise       ; iClk            ;
;  load_counter[0] ; iClk       ; 8.203 ; 8.203 ; Rise       ; iClk            ;
;  load_counter[1] ; iClk       ; 8.164 ; 8.164 ; Rise       ; iClk            ;
;  load_counter[2] ; iClk       ; 8.534 ; 8.534 ; Rise       ; iClk            ;
;  load_counter[3] ; iClk       ; 8.767 ; 8.767 ; Rise       ; iClk            ;
; oData[*]         ; iClk       ; 8.159 ; 8.159 ; Rise       ; iClk            ;
;  oData[0]        ; iClk       ; 7.343 ; 7.343 ; Rise       ; iClk            ;
;  oData[1]        ; iClk       ; 8.159 ; 8.159 ; Rise       ; iClk            ;
;  oData[2]        ; iClk       ; 7.187 ; 7.187 ; Rise       ; iClk            ;
;  oData[3]        ; iClk       ; 8.111 ; 8.111 ; Rise       ; iClk            ;
;  oData[4]        ; iClk       ; 7.561 ; 7.561 ; Rise       ; iClk            ;
;  oData[5]        ; iClk       ; 7.145 ; 7.145 ; Rise       ; iClk            ;
;  oData[6]        ; iClk       ; 7.342 ; 7.342 ; Rise       ; iClk            ;
;  oData[7]        ; iClk       ; 7.268 ; 7.268 ; Rise       ; iClk            ;
;  oData[8]        ; iClk       ; 7.178 ; 7.178 ; Rise       ; iClk            ;
;  oData[9]        ; iClk       ; 7.159 ; 7.159 ; Rise       ; iClk            ;
;  oData[10]       ; iClk       ; 7.155 ; 7.155 ; Rise       ; iClk            ;
;  oData[11]       ; iClk       ; 7.331 ; 7.331 ; Rise       ; iClk            ;
;  oData[12]       ; iClk       ; 7.341 ; 7.341 ; Rise       ; iClk            ;
;  oData[13]       ; iClk       ; 7.214 ; 7.214 ; Rise       ; iClk            ;
;  oData[14]       ; iClk       ; 7.584 ; 7.584 ; Rise       ; iClk            ;
;  oData[15]       ; iClk       ; 7.431 ; 7.431 ; Rise       ; iClk            ;
;  oData[16]       ; iClk       ; 7.943 ; 7.943 ; Rise       ; iClk            ;
;  oData[17]       ; iClk       ; 7.188 ; 7.188 ; Rise       ; iClk            ;
;  oData[18]       ; iClk       ; 7.333 ; 7.333 ; Rise       ; iClk            ;
;  oData[19]       ; iClk       ; 7.012 ; 7.012 ; Rise       ; iClk            ;
;  oData[20]       ; iClk       ; 7.359 ; 7.359 ; Rise       ; iClk            ;
;  oData[21]       ; iClk       ; 7.637 ; 7.637 ; Rise       ; iClk            ;
;  oData[22]       ; iClk       ; 7.583 ; 7.583 ; Rise       ; iClk            ;
;  oData[23]       ; iClk       ; 7.306 ; 7.306 ; Rise       ; iClk            ;
;  oData[24]       ; iClk       ; 7.216 ; 7.216 ; Rise       ; iClk            ;
;  oData[25]       ; iClk       ; 7.028 ; 7.028 ; Rise       ; iClk            ;
;  oData[26]       ; iClk       ; 7.144 ; 7.144 ; Rise       ; iClk            ;
;  oData[27]       ; iClk       ; 7.055 ; 7.055 ; Rise       ; iClk            ;
;  oData[28]       ; iClk       ; 7.154 ; 7.154 ; Rise       ; iClk            ;
;  oData[29]       ; iClk       ; 7.172 ; 7.172 ; Rise       ; iClk            ;
;  oData[30]       ; iClk       ; 6.992 ; 6.992 ; Rise       ; iClk            ;
;  oData[31]       ; iClk       ; 6.998 ; 6.998 ; Rise       ; iClk            ;
; state_ctrl       ; iClk       ; 8.788 ; 8.788 ; Rise       ; iClk            ;
; DATA_IN[*]       ; iClk       ; 9.510 ; 9.510 ; Fall       ; iClk            ;
;  DATA_IN[0]      ; iClk       ; 7.567 ; 7.567 ; Fall       ; iClk            ;
;  DATA_IN[1]      ; iClk       ; 8.107 ; 8.107 ; Fall       ; iClk            ;
;  DATA_IN[2]      ; iClk       ; 7.619 ; 7.619 ; Fall       ; iClk            ;
;  DATA_IN[3]      ; iClk       ; 8.184 ; 8.184 ; Fall       ; iClk            ;
;  DATA_IN[4]      ; iClk       ; 7.871 ; 7.871 ; Fall       ; iClk            ;
;  DATA_IN[5]      ; iClk       ; 7.332 ; 7.332 ; Fall       ; iClk            ;
;  DATA_IN[6]      ; iClk       ; 8.106 ; 8.106 ; Fall       ; iClk            ;
;  DATA_IN[7]      ; iClk       ; 7.983 ; 7.983 ; Fall       ; iClk            ;
;  DATA_IN[8]      ; iClk       ; 7.947 ; 7.947 ; Fall       ; iClk            ;
;  DATA_IN[9]      ; iClk       ; 7.873 ; 7.873 ; Fall       ; iClk            ;
;  DATA_IN[10]     ; iClk       ; 9.234 ; 9.234 ; Fall       ; iClk            ;
;  DATA_IN[11]     ; iClk       ; 9.510 ; 9.510 ; Fall       ; iClk            ;
;  DATA_IN[12]     ; iClk       ; 8.250 ; 8.250 ; Fall       ; iClk            ;
;  DATA_IN[13]     ; iClk       ; 9.051 ; 9.051 ; Fall       ; iClk            ;
;  DATA_IN[14]     ; iClk       ; 8.543 ; 8.543 ; Fall       ; iClk            ;
;  DATA_IN[15]     ; iClk       ; 8.163 ; 8.163 ; Fall       ; iClk            ;
;  DATA_IN[16]     ; iClk       ; 8.474 ; 8.474 ; Fall       ; iClk            ;
;  DATA_IN[17]     ; iClk       ; 8.748 ; 8.748 ; Fall       ; iClk            ;
;  DATA_IN[18]     ; iClk       ; 7.965 ; 7.965 ; Fall       ; iClk            ;
;  DATA_IN[19]     ; iClk       ; 9.195 ; 9.195 ; Fall       ; iClk            ;
;  DATA_IN[20]     ; iClk       ; 8.519 ; 8.519 ; Fall       ; iClk            ;
;  DATA_IN[21]     ; iClk       ; 9.010 ; 9.010 ; Fall       ; iClk            ;
;  DATA_IN[22]     ; iClk       ; 7.769 ; 7.769 ; Fall       ; iClk            ;
;  DATA_IN[23]     ; iClk       ; 8.810 ; 8.810 ; Fall       ; iClk            ;
;  DATA_IN[24]     ; iClk       ; 9.146 ; 9.146 ; Fall       ; iClk            ;
;  DATA_IN[25]     ; iClk       ; 8.359 ; 8.359 ; Fall       ; iClk            ;
;  DATA_IN[26]     ; iClk       ; 8.187 ; 8.187 ; Fall       ; iClk            ;
;  DATA_IN[27]     ; iClk       ; 8.372 ; 8.372 ; Fall       ; iClk            ;
;  DATA_IN[28]     ; iClk       ; 8.231 ; 8.231 ; Fall       ; iClk            ;
;  DATA_IN[29]     ; iClk       ; 8.526 ; 8.526 ; Fall       ; iClk            ;
;  DATA_IN[30]     ; iClk       ; 8.512 ; 8.512 ; Fall       ; iClk            ;
;  DATA_IN[31]     ; iClk       ; 8.384 ; 8.384 ; Fall       ; iClk            ;
+------------------+------------+-------+-------+------------+-----------------+


+------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                ;
+------------------+------------+-------+-------+------------+-----------------+
; Data Port        ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------------+------------+-------+-------+------------+-----------------+
; DATA_VALID       ; iClk       ; 7.736 ; 7.736 ; Rise       ; iClk            ;
; START            ; iClk       ; 8.116 ; 8.116 ; Rise       ; iClk            ;
; load_counter[*]  ; iClk       ; 8.164 ; 8.164 ; Rise       ; iClk            ;
;  load_counter[0] ; iClk       ; 8.203 ; 8.203 ; Rise       ; iClk            ;
;  load_counter[1] ; iClk       ; 8.164 ; 8.164 ; Rise       ; iClk            ;
;  load_counter[2] ; iClk       ; 8.534 ; 8.534 ; Rise       ; iClk            ;
;  load_counter[3] ; iClk       ; 8.767 ; 8.767 ; Rise       ; iClk            ;
; oData[*]         ; iClk       ; 6.992 ; 6.992 ; Rise       ; iClk            ;
;  oData[0]        ; iClk       ; 7.343 ; 7.343 ; Rise       ; iClk            ;
;  oData[1]        ; iClk       ; 8.159 ; 8.159 ; Rise       ; iClk            ;
;  oData[2]        ; iClk       ; 7.187 ; 7.187 ; Rise       ; iClk            ;
;  oData[3]        ; iClk       ; 8.111 ; 8.111 ; Rise       ; iClk            ;
;  oData[4]        ; iClk       ; 7.561 ; 7.561 ; Rise       ; iClk            ;
;  oData[5]        ; iClk       ; 7.145 ; 7.145 ; Rise       ; iClk            ;
;  oData[6]        ; iClk       ; 7.342 ; 7.342 ; Rise       ; iClk            ;
;  oData[7]        ; iClk       ; 7.268 ; 7.268 ; Rise       ; iClk            ;
;  oData[8]        ; iClk       ; 7.178 ; 7.178 ; Rise       ; iClk            ;
;  oData[9]        ; iClk       ; 7.159 ; 7.159 ; Rise       ; iClk            ;
;  oData[10]       ; iClk       ; 7.155 ; 7.155 ; Rise       ; iClk            ;
;  oData[11]       ; iClk       ; 7.331 ; 7.331 ; Rise       ; iClk            ;
;  oData[12]       ; iClk       ; 7.341 ; 7.341 ; Rise       ; iClk            ;
;  oData[13]       ; iClk       ; 7.214 ; 7.214 ; Rise       ; iClk            ;
;  oData[14]       ; iClk       ; 7.584 ; 7.584 ; Rise       ; iClk            ;
;  oData[15]       ; iClk       ; 7.431 ; 7.431 ; Rise       ; iClk            ;
;  oData[16]       ; iClk       ; 7.943 ; 7.943 ; Rise       ; iClk            ;
;  oData[17]       ; iClk       ; 7.188 ; 7.188 ; Rise       ; iClk            ;
;  oData[18]       ; iClk       ; 7.333 ; 7.333 ; Rise       ; iClk            ;
;  oData[19]       ; iClk       ; 7.012 ; 7.012 ; Rise       ; iClk            ;
;  oData[20]       ; iClk       ; 7.359 ; 7.359 ; Rise       ; iClk            ;
;  oData[21]       ; iClk       ; 7.637 ; 7.637 ; Rise       ; iClk            ;
;  oData[22]       ; iClk       ; 7.583 ; 7.583 ; Rise       ; iClk            ;
;  oData[23]       ; iClk       ; 7.306 ; 7.306 ; Rise       ; iClk            ;
;  oData[24]       ; iClk       ; 7.216 ; 7.216 ; Rise       ; iClk            ;
;  oData[25]       ; iClk       ; 7.028 ; 7.028 ; Rise       ; iClk            ;
;  oData[26]       ; iClk       ; 7.144 ; 7.144 ; Rise       ; iClk            ;
;  oData[27]       ; iClk       ; 7.055 ; 7.055 ; Rise       ; iClk            ;
;  oData[28]       ; iClk       ; 7.154 ; 7.154 ; Rise       ; iClk            ;
;  oData[29]       ; iClk       ; 7.172 ; 7.172 ; Rise       ; iClk            ;
;  oData[30]       ; iClk       ; 6.992 ; 6.992 ; Rise       ; iClk            ;
;  oData[31]       ; iClk       ; 6.998 ; 6.998 ; Rise       ; iClk            ;
; state_ctrl       ; iClk       ; 8.788 ; 8.788 ; Rise       ; iClk            ;
; DATA_IN[*]       ; iClk       ; 7.332 ; 7.332 ; Fall       ; iClk            ;
;  DATA_IN[0]      ; iClk       ; 7.567 ; 7.567 ; Fall       ; iClk            ;
;  DATA_IN[1]      ; iClk       ; 8.107 ; 8.107 ; Fall       ; iClk            ;
;  DATA_IN[2]      ; iClk       ; 7.619 ; 7.619 ; Fall       ; iClk            ;
;  DATA_IN[3]      ; iClk       ; 8.184 ; 8.184 ; Fall       ; iClk            ;
;  DATA_IN[4]      ; iClk       ; 7.871 ; 7.871 ; Fall       ; iClk            ;
;  DATA_IN[5]      ; iClk       ; 7.332 ; 7.332 ; Fall       ; iClk            ;
;  DATA_IN[6]      ; iClk       ; 8.106 ; 8.106 ; Fall       ; iClk            ;
;  DATA_IN[7]      ; iClk       ; 7.983 ; 7.983 ; Fall       ; iClk            ;
;  DATA_IN[8]      ; iClk       ; 7.947 ; 7.947 ; Fall       ; iClk            ;
;  DATA_IN[9]      ; iClk       ; 7.873 ; 7.873 ; Fall       ; iClk            ;
;  DATA_IN[10]     ; iClk       ; 9.234 ; 9.234 ; Fall       ; iClk            ;
;  DATA_IN[11]     ; iClk       ; 9.510 ; 9.510 ; Fall       ; iClk            ;
;  DATA_IN[12]     ; iClk       ; 8.250 ; 8.250 ; Fall       ; iClk            ;
;  DATA_IN[13]     ; iClk       ; 9.051 ; 9.051 ; Fall       ; iClk            ;
;  DATA_IN[14]     ; iClk       ; 8.543 ; 8.543 ; Fall       ; iClk            ;
;  DATA_IN[15]     ; iClk       ; 8.163 ; 8.163 ; Fall       ; iClk            ;
;  DATA_IN[16]     ; iClk       ; 8.474 ; 8.474 ; Fall       ; iClk            ;
;  DATA_IN[17]     ; iClk       ; 8.748 ; 8.748 ; Fall       ; iClk            ;
;  DATA_IN[18]     ; iClk       ; 7.965 ; 7.965 ; Fall       ; iClk            ;
;  DATA_IN[19]     ; iClk       ; 9.195 ; 9.195 ; Fall       ; iClk            ;
;  DATA_IN[20]     ; iClk       ; 8.519 ; 8.519 ; Fall       ; iClk            ;
;  DATA_IN[21]     ; iClk       ; 9.010 ; 9.010 ; Fall       ; iClk            ;
;  DATA_IN[22]     ; iClk       ; 7.769 ; 7.769 ; Fall       ; iClk            ;
;  DATA_IN[23]     ; iClk       ; 8.810 ; 8.810 ; Fall       ; iClk            ;
;  DATA_IN[24]     ; iClk       ; 9.146 ; 9.146 ; Fall       ; iClk            ;
;  DATA_IN[25]     ; iClk       ; 8.359 ; 8.359 ; Fall       ; iClk            ;
;  DATA_IN[26]     ; iClk       ; 8.187 ; 8.187 ; Fall       ; iClk            ;
;  DATA_IN[27]     ; iClk       ; 8.372 ; 8.372 ; Fall       ; iClk            ;
;  DATA_IN[28]     ; iClk       ; 8.231 ; 8.231 ; Fall       ; iClk            ;
;  DATA_IN[29]     ; iClk       ; 8.526 ; 8.526 ; Fall       ; iClk            ;
;  DATA_IN[30]     ; iClk       ; 8.512 ; 8.512 ; Fall       ; iClk            ;
;  DATA_IN[31]     ; iClk       ; 8.384 ; 8.384 ; Fall       ; iClk            ;
+------------------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------------------------------------+
; Fast Model Setup Summary                                                                               ;
+-------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                         ; Slack  ; End Point TNS ;
+-------------------------------------------------------------------------------+--------+---------------+
; iClk                                                                          ; -4.052 ; -2800.164     ;
; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|STN ; -0.417 ; -1.966        ;
+-------------------------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------+
; Fast Model Hold Summary                                                                                ;
+-------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                         ; Slack  ; End Point TNS ;
+-------------------------------------------------------------------------------+--------+---------------+
; iClk                                                                          ; -1.591 ; -1.591        ;
; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|STN ; 0.215  ; 0.000         ;
+-------------------------------------------------------------------------------+--------+---------------+


+-------------------------------+
; Fast Model Recovery Summary   ;
+-------+-------+---------------+
; Clock ; Slack ; End Point TNS ;
+-------+-------+---------------+
; iClk  ; 0.721 ; 0.000         ;
+-------+-------+---------------+


+--------------------------------+
; Fast Model Removal Summary     ;
+-------+--------+---------------+
; Clock ; Slack  ; End Point TNS ;
+-------+--------+---------------+
; iClk  ; -0.341 ; -0.341        ;
+-------+--------+---------------+


+--------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width Summary                                                                 ;
+-------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                         ; Slack  ; End Point TNS ;
+-------------------------------------------------------------------------------+--------+---------------+
; iClk                                                                          ; -1.380 ; -1866.380     ;
; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|STN ; -0.500 ; -6.000        ;
+-------------------------------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'iClk'                                                                                                                                                                                                                                              ;
+--------+-----------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                     ; To Node                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -4.052 ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|step_counter[1]     ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|H_reg[2][30] ; iClk         ; iClk        ; 1.000        ; -0.035     ; 5.049      ;
; -4.022 ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|step_counter[1]     ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|H_reg[3][29] ; iClk         ; iClk        ; 1.000        ; -0.019     ; 5.035      ;
; -4.022 ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|step_counter[1]     ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|H_reg[0][29] ; iClk         ; iClk        ; 1.000        ; -0.019     ; 5.035      ;
; -3.982 ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|state.S_ROUND_STEP4 ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|H_reg[2][30] ; iClk         ; iClk        ; 1.000        ; -0.031     ; 4.983      ;
; -3.982 ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|state.S_ROUND_STEP5 ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|H_reg[2][30] ; iClk         ; iClk        ; 1.000        ; -0.031     ; 4.983      ;
; -3.966 ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|state.S_ROUND_STEP6 ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|H_reg[2][30] ; iClk         ; iClk        ; 1.000        ; -0.031     ; 4.967      ;
; -3.957 ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|step_counter[0]     ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|H_reg[2][30] ; iClk         ; iClk        ; 1.000        ; -0.035     ; 4.954      ;
; -3.952 ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|state.S_ROUND_STEP4 ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|H_reg[3][29] ; iClk         ; iClk        ; 1.000        ; -0.015     ; 4.969      ;
; -3.952 ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|state.S_ROUND_STEP4 ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|H_reg[0][29] ; iClk         ; iClk        ; 1.000        ; -0.015     ; 4.969      ;
; -3.952 ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|state.S_ROUND_STEP5 ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|H_reg[3][29] ; iClk         ; iClk        ; 1.000        ; -0.015     ; 4.969      ;
; -3.952 ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|state.S_ROUND_STEP5 ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|H_reg[0][29] ; iClk         ; iClk        ; 1.000        ; -0.015     ; 4.969      ;
; -3.936 ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|state.S_ROUND_STEP6 ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|H_reg[3][29] ; iClk         ; iClk        ; 1.000        ; -0.015     ; 4.953      ;
; -3.936 ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|state.S_ROUND_STEP6 ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|H_reg[0][29] ; iClk         ; iClk        ; 1.000        ; -0.015     ; 4.953      ;
; -3.927 ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|step_counter[0]     ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|H_reg[3][29] ; iClk         ; iClk        ; 1.000        ; -0.019     ; 4.940      ;
; -3.927 ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|step_counter[0]     ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|H_reg[0][29] ; iClk         ; iClk        ; 1.000        ; -0.019     ; 4.940      ;
; -3.908 ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|step_counter[1]     ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|H_reg[5][27] ; iClk         ; iClk        ; 1.000        ; 0.008      ; 4.948      ;
; -3.902 ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|step_counter[1]     ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|H_reg[5][31] ; iClk         ; iClk        ; 1.000        ; -0.007     ; 4.927      ;
; -3.893 ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|step_counter[1]     ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|H_reg[1][27] ; iClk         ; iClk        ; 1.000        ; 0.009      ; 4.934      ;
; -3.886 ; sha256_optimizePowerAreaVerilog:sha256_core|message_scheduler:b2v_inst|W_memory[2][19]        ; sha256_optimizePowerAreaVerilog:sha256_core|message_scheduler:b2v_inst|reg_w[30]       ; iClk         ; iClk        ; 1.000        ; 0.008      ; 4.926      ;
; -3.875 ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|step_counter[1]     ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|H_reg[0][30] ; iClk         ; iClk        ; 1.000        ; -0.026     ; 4.881      ;
; -3.871 ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|step_counter[1]     ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|H_reg[3][26] ; iClk         ; iClk        ; 1.000        ; -0.017     ; 4.886      ;
; -3.862 ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|state.S_ROUND_STEP1 ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|H_reg[2][30] ; iClk         ; iClk        ; 1.000        ; -0.031     ; 4.863      ;
; -3.854 ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|state.S_ROUND_STEP7 ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|H_reg[2][30] ; iClk         ; iClk        ; 1.000        ; -0.031     ; 4.855      ;
; -3.853 ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|reg_e[11]           ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|H_reg[2][30] ; iClk         ; iClk        ; 1.000        ; -0.044     ; 4.841      ;
; -3.849 ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|state.S_ROUND_STEP3 ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|H_reg[2][30] ; iClk         ; iClk        ; 1.000        ; -0.031     ; 4.850      ;
; -3.840 ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|reg_a[5]            ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|H_reg[2][30] ; iClk         ; iClk        ; 1.000        ; -0.033     ; 4.839      ;
; -3.838 ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|state.S_ROUND_STEP4 ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|H_reg[5][27] ; iClk         ; iClk        ; 1.000        ; 0.012      ; 4.882      ;
; -3.838 ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|state.S_ROUND_STEP5 ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|H_reg[5][27] ; iClk         ; iClk        ; 1.000        ; 0.012      ; 4.882      ;
; -3.832 ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|state.S_ROUND_STEP1 ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|H_reg[3][29] ; iClk         ; iClk        ; 1.000        ; -0.015     ; 4.849      ;
; -3.832 ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|state.S_ROUND_STEP1 ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|H_reg[0][29] ; iClk         ; iClk        ; 1.000        ; -0.015     ; 4.849      ;
; -3.832 ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|state.S_ROUND_STEP4 ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|H_reg[5][31] ; iClk         ; iClk        ; 1.000        ; -0.003     ; 4.861      ;
; -3.832 ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|state.S_ROUND_STEP5 ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|H_reg[5][31] ; iClk         ; iClk        ; 1.000        ; -0.003     ; 4.861      ;
; -3.830 ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|round_counter[1]    ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|H_reg[2][30] ; iClk         ; iClk        ; 1.000        ; -0.023     ; 4.839      ;
; -3.827 ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|round_counter[0]    ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|H_reg[2][30] ; iClk         ; iClk        ; 1.000        ; -0.023     ; 4.836      ;
; -3.827 ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|round_counter[2]    ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|H_reg[2][30] ; iClk         ; iClk        ; 1.000        ; -0.023     ; 4.836      ;
; -3.824 ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|state.S_ROUND_STEP7 ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|H_reg[3][29] ; iClk         ; iClk        ; 1.000        ; -0.015     ; 4.841      ;
; -3.824 ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|state.S_ROUND_STEP7 ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|H_reg[0][29] ; iClk         ; iClk        ; 1.000        ; -0.015     ; 4.841      ;
; -3.823 ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|state.S_ROUND_STEP4 ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|H_reg[1][27] ; iClk         ; iClk        ; 1.000        ; 0.013      ; 4.868      ;
; -3.823 ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|reg_e[11]           ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|H_reg[3][29] ; iClk         ; iClk        ; 1.000        ; -0.028     ; 4.827      ;
; -3.823 ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|reg_e[11]           ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|H_reg[0][29] ; iClk         ; iClk        ; 1.000        ; -0.028     ; 4.827      ;
; -3.823 ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|state.S_ROUND_STEP5 ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|H_reg[1][27] ; iClk         ; iClk        ; 1.000        ; 0.013      ; 4.868      ;
; -3.822 ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|state.S_ROUND_STEP6 ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|H_reg[5][27] ; iClk         ; iClk        ; 1.000        ; 0.012      ; 4.866      ;
; -3.821 ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|H_reg[6][4]         ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|H_reg[2][30] ; iClk         ; iClk        ; 1.000        ; -0.034     ; 4.819      ;
; -3.820 ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|H_reg[1][0]         ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|H_reg[2][30] ; iClk         ; iClk        ; 1.000        ; -0.037     ; 4.815      ;
; -3.819 ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|state.S_ROUND_STEP3 ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|H_reg[3][29] ; iClk         ; iClk        ; 1.000        ; -0.015     ; 4.836      ;
; -3.819 ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|state.S_ROUND_STEP3 ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|H_reg[0][29] ; iClk         ; iClk        ; 1.000        ; -0.015     ; 4.836      ;
; -3.818 ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|state.S_ROUND_STEP2 ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|H_reg[2][30] ; iClk         ; iClk        ; 1.000        ; -0.030     ; 4.820      ;
; -3.817 ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|reg_c[5]            ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|H_reg[2][30] ; iClk         ; iClk        ; 1.000        ; -0.019     ; 4.830      ;
; -3.816 ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|state.S_ROUND_STEP6 ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|H_reg[5][31] ; iClk         ; iClk        ; 1.000        ; -0.003     ; 4.845      ;
; -3.814 ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|reg_a[2]            ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|H_reg[2][30] ; iClk         ; iClk        ; 1.000        ; -0.032     ; 4.814      ;
; -3.813 ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|step_counter[0]     ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|H_reg[5][27] ; iClk         ; iClk        ; 1.000        ; 0.008      ; 4.853      ;
; -3.810 ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|reg_a[5]            ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|H_reg[3][29] ; iClk         ; iClk        ; 1.000        ; -0.017     ; 4.825      ;
; -3.810 ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|reg_a[5]            ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|H_reg[0][29] ; iClk         ; iClk        ; 1.000        ; -0.017     ; 4.825      ;
; -3.807 ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|step_counter[1]     ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|H_reg[4][26] ; iClk         ; iClk        ; 1.000        ; 0.008      ; 4.847      ;
; -3.807 ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|step_counter[2]     ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|H_reg[2][30] ; iClk         ; iClk        ; 1.000        ; -0.035     ; 4.804      ;
; -3.807 ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|step_counter[0]     ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|H_reg[5][31] ; iClk         ; iClk        ; 1.000        ; -0.007     ; 4.832      ;
; -3.807 ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|state.S_ROUND_STEP6 ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|H_reg[1][27] ; iClk         ; iClk        ; 1.000        ; 0.013      ; 4.852      ;
; -3.806 ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|step_counter[1]     ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|H_reg[0][31] ; iClk         ; iClk        ; 1.000        ; 0.008      ; 4.846      ;
; -3.805 ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|step_counter[1]     ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|H_reg[0][26] ; iClk         ; iClk        ; 1.000        ; 0.009      ; 4.846      ;
; -3.805 ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|step_counter[1]     ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|H_reg[1][26] ; iClk         ; iClk        ; 1.000        ; 0.009      ; 4.846      ;
; -3.805 ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|state.S_ROUND_STEP4 ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|H_reg[0][30] ; iClk         ; iClk        ; 1.000        ; -0.022     ; 4.815      ;
; -3.805 ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|state.S_ROUND_STEP5 ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|H_reg[0][30] ; iClk         ; iClk        ; 1.000        ; -0.022     ; 4.815      ;
; -3.802 ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|state.S_FINAL_ADD   ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|H_reg[2][30] ; iClk         ; iClk        ; 1.000        ; -0.031     ; 4.803      ;
; -3.801 ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|state.S_ROUND_STEP4 ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|H_reg[3][26] ; iClk         ; iClk        ; 1.000        ; -0.013     ; 4.820      ;
; -3.801 ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|state.S_ROUND_STEP5 ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|H_reg[3][26] ; iClk         ; iClk        ; 1.000        ; -0.013     ; 4.820      ;
; -3.800 ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|round_counter[1]    ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|H_reg[3][29] ; iClk         ; iClk        ; 1.000        ; -0.007     ; 4.825      ;
; -3.800 ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|round_counter[1]    ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|H_reg[0][29] ; iClk         ; iClk        ; 1.000        ; -0.007     ; 4.825      ;
; -3.798 ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|step_counter[0]     ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|H_reg[1][27] ; iClk         ; iClk        ; 1.000        ; 0.009      ; 4.839      ;
; -3.797 ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|round_counter[0]    ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|H_reg[3][29] ; iClk         ; iClk        ; 1.000        ; -0.007     ; 4.822      ;
; -3.797 ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|round_counter[0]    ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|H_reg[0][29] ; iClk         ; iClk        ; 1.000        ; -0.007     ; 4.822      ;
; -3.797 ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|round_counter[2]    ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|H_reg[3][29] ; iClk         ; iClk        ; 1.000        ; -0.007     ; 4.822      ;
; -3.797 ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|round_counter[2]    ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|H_reg[0][29] ; iClk         ; iClk        ; 1.000        ; -0.007     ; 4.822      ;
; -3.796 ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|round_counter[4]    ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|H_reg[2][30] ; iClk         ; iClk        ; 1.000        ; -0.023     ; 4.805      ;
; -3.791 ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|H_reg[6][4]         ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|H_reg[3][29] ; iClk         ; iClk        ; 1.000        ; -0.018     ; 4.805      ;
; -3.791 ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|H_reg[6][4]         ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|H_reg[0][29] ; iClk         ; iClk        ; 1.000        ; -0.018     ; 4.805      ;
; -3.790 ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|H_reg[1][0]         ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|H_reg[3][29] ; iClk         ; iClk        ; 1.000        ; -0.021     ; 4.801      ;
; -3.790 ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|H_reg[1][0]         ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|H_reg[0][29] ; iClk         ; iClk        ; 1.000        ; -0.021     ; 4.801      ;
; -3.789 ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|step_counter[1]     ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|H_reg[7][31] ; iClk         ; iClk        ; 1.000        ; -0.009     ; 4.812      ;
; -3.789 ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|round_counter[5]    ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|H_reg[2][30] ; iClk         ; iClk        ; 1.000        ; -0.016     ; 4.805      ;
; -3.789 ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|state.S_ROUND_STEP6 ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|H_reg[0][30] ; iClk         ; iClk        ; 1.000        ; -0.022     ; 4.799      ;
; -3.788 ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|state.S_ROUND_STEP2 ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|H_reg[3][29] ; iClk         ; iClk        ; 1.000        ; -0.014     ; 4.806      ;
; -3.788 ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|state.S_ROUND_STEP2 ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|H_reg[0][29] ; iClk         ; iClk        ; 1.000        ; -0.014     ; 4.806      ;
; -3.787 ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|reg_c[5]            ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|H_reg[3][29] ; iClk         ; iClk        ; 1.000        ; -0.003     ; 4.816      ;
; -3.787 ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|reg_c[5]            ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|H_reg[0][29] ; iClk         ; iClk        ; 1.000        ; -0.003     ; 4.816      ;
; -3.785 ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|state.S_ROUND_STEP6 ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|H_reg[3][26] ; iClk         ; iClk        ; 1.000        ; -0.013     ; 4.804      ;
; -3.784 ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|step_counter[1]     ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|H_reg[6][31] ; iClk         ; iClk        ; 1.000        ; -0.009     ; 4.807      ;
; -3.784 ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|reg_a[2]            ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|H_reg[3][29] ; iClk         ; iClk        ; 1.000        ; -0.016     ; 4.800      ;
; -3.784 ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|reg_a[2]            ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|H_reg[0][29] ; iClk         ; iClk        ; 1.000        ; -0.016     ; 4.800      ;
; -3.781 ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|reg_h[5]            ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|H_reg[2][30] ; iClk         ; iClk        ; 1.000        ; -0.019     ; 4.794      ;
; -3.780 ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|step_counter[0]     ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|H_reg[0][30] ; iClk         ; iClk        ; 1.000        ; -0.026     ; 4.786      ;
; -3.779 ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|reg_b[5]            ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|H_reg[2][30] ; iClk         ; iClk        ; 1.000        ; -0.019     ; 4.792      ;
; -3.777 ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|step_counter[2]     ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|H_reg[3][29] ; iClk         ; iClk        ; 1.000        ; -0.019     ; 4.790      ;
; -3.777 ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|step_counter[2]     ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|H_reg[0][29] ; iClk         ; iClk        ; 1.000        ; -0.019     ; 4.790      ;
; -3.776 ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|step_counter[0]     ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|H_reg[3][26] ; iClk         ; iClk        ; 1.000        ; -0.017     ; 4.791      ;
; -3.772 ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|state.S_FINAL_ADD   ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|H_reg[3][29] ; iClk         ; iClk        ; 1.000        ; -0.015     ; 4.789      ;
; -3.772 ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|state.S_FINAL_ADD   ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|H_reg[0][29] ; iClk         ; iClk        ; 1.000        ; -0.015     ; 4.789      ;
; -3.769 ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|round_counter[3]    ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|H_reg[2][30] ; iClk         ; iClk        ; 1.000        ; -0.016     ; 4.785      ;
; -3.766 ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|round_counter[4]    ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|H_reg[3][29] ; iClk         ; iClk        ; 1.000        ; -0.007     ; 4.791      ;
; -3.766 ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|round_counter[4]    ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|H_reg[0][29] ; iClk         ; iClk        ; 1.000        ; -0.007     ; 4.791      ;
; -3.765 ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|step_counter[1]     ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|H_reg[4][29] ; iClk         ; iClk        ; 1.000        ; -0.001     ; 4.796      ;
+--------+-----------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|STN'                                                                                                                                                                                                                                                                                       ;
+--------+-----------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                         ; To Node                                                                           ; Launch Clock                                                                  ; Latch Clock                                                                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+--------------+------------+------------+
; -0.417 ; sha256_optimizePowerAreaVerilog:sha256_core|controller:b2v_inst2|round_counter[0] ; sha256_optimizePowerAreaVerilog:sha256_core|controller:b2v_inst2|round_counter[2] ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|STN ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|STN ; 1.000        ; 0.000      ; 1.449      ;
; -0.381 ; sha256_optimizePowerAreaVerilog:sha256_core|controller:b2v_inst2|round_counter[0] ; sha256_optimizePowerAreaVerilog:sha256_core|controller:b2v_inst2|round_counter[1] ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|STN ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|STN ; 1.000        ; 0.000      ; 1.413      ;
; -0.372 ; sha256_optimizePowerAreaVerilog:sha256_core|controller:b2v_inst2|round_counter[1] ; sha256_optimizePowerAreaVerilog:sha256_core|controller:b2v_inst2|round_counter[2] ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|STN ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|STN ; 1.000        ; 0.000      ; 1.404      ;
; -0.367 ; sha256_optimizePowerAreaVerilog:sha256_core|controller:b2v_inst2|round_counter[0] ; sha256_optimizePowerAreaVerilog:sha256_core|controller:b2v_inst2|round_counter[5] ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|STN ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|STN ; 1.000        ; -0.016     ; 1.383      ;
; -0.322 ; sha256_optimizePowerAreaVerilog:sha256_core|controller:b2v_inst2|round_counter[1] ; sha256_optimizePowerAreaVerilog:sha256_core|controller:b2v_inst2|round_counter[5] ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|STN ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|STN ; 1.000        ; -0.016     ; 1.338      ;
; -0.317 ; sha256_optimizePowerAreaVerilog:sha256_core|controller:b2v_inst2|round_counter[0] ; sha256_optimizePowerAreaVerilog:sha256_core|controller:b2v_inst2|round_counter[4] ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|STN ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|STN ; 1.000        ; -0.016     ; 1.333      ;
; -0.292 ; sha256_optimizePowerAreaVerilog:sha256_core|controller:b2v_inst2|round_counter[0] ; sha256_optimizePowerAreaVerilog:sha256_core|controller:b2v_inst2|round_counter[3] ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|STN ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|STN ; 1.000        ; -0.016     ; 1.308      ;
; -0.280 ; sha256_optimizePowerAreaVerilog:sha256_core|controller:b2v_inst2|round_counter[2] ; sha256_optimizePowerAreaVerilog:sha256_core|controller:b2v_inst2|round_counter[5] ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|STN ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|STN ; 1.000        ; -0.016     ; 1.296      ;
; -0.272 ; sha256_optimizePowerAreaVerilog:sha256_core|controller:b2v_inst2|round_counter[1] ; sha256_optimizePowerAreaVerilog:sha256_core|controller:b2v_inst2|round_counter[4] ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|STN ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|STN ; 1.000        ; -0.016     ; 1.288      ;
; -0.261 ; sha256_optimizePowerAreaVerilog:sha256_core|controller:b2v_inst2|round_counter[5] ; sha256_optimizePowerAreaVerilog:sha256_core|controller:b2v_inst2|round_counter[5] ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|STN ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|STN ; 1.000        ; 0.000      ; 1.293      ;
; -0.257 ; sha256_optimizePowerAreaVerilog:sha256_core|controller:b2v_inst2|round_counter[5] ; sha256_optimizePowerAreaVerilog:sha256_core|controller:b2v_inst2|round_counter[3] ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|STN ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|STN ; 1.000        ; 0.000      ; 1.289      ;
; -0.256 ; sha256_optimizePowerAreaVerilog:sha256_core|controller:b2v_inst2|round_counter[5] ; sha256_optimizePowerAreaVerilog:sha256_core|controller:b2v_inst2|round_counter[4] ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|STN ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|STN ; 1.000        ; 0.000      ; 1.288      ;
; -0.247 ; sha256_optimizePowerAreaVerilog:sha256_core|controller:b2v_inst2|round_counter[1] ; sha256_optimizePowerAreaVerilog:sha256_core|controller:b2v_inst2|round_counter[3] ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|STN ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|STN ; 1.000        ; -0.016     ; 1.263      ;
; -0.233 ; sha256_optimizePowerAreaVerilog:sha256_core|controller:b2v_inst2|round_counter[1] ; sha256_optimizePowerAreaVerilog:sha256_core|controller:b2v_inst2|round_counter[1] ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|STN ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|STN ; 1.000        ; 0.000      ; 1.265      ;
; -0.230 ; sha256_optimizePowerAreaVerilog:sha256_core|controller:b2v_inst2|round_counter[2] ; sha256_optimizePowerAreaVerilog:sha256_core|controller:b2v_inst2|round_counter[4] ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|STN ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|STN ; 1.000        ; -0.016     ; 1.246      ;
; -0.227 ; sha256_optimizePowerAreaVerilog:sha256_core|controller:b2v_inst2|round_counter[2] ; sha256_optimizePowerAreaVerilog:sha256_core|controller:b2v_inst2|round_counter[2] ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|STN ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|STN ; 1.000        ; 0.000      ; 1.259      ;
; -0.205 ; sha256_optimizePowerAreaVerilog:sha256_core|controller:b2v_inst2|round_counter[2] ; sha256_optimizePowerAreaVerilog:sha256_core|controller:b2v_inst2|round_counter[3] ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|STN ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|STN ; 1.000        ; -0.016     ; 1.221      ;
; -0.192 ; sha256_optimizePowerAreaVerilog:sha256_core|controller:b2v_inst2|round_counter[5] ; sha256_optimizePowerAreaVerilog:sha256_core|controller:b2v_inst2|round_counter[0] ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|STN ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|STN ; 1.000        ; 0.016      ; 1.240      ;
; -0.191 ; sha256_optimizePowerAreaVerilog:sha256_core|controller:b2v_inst2|round_counter[5] ; sha256_optimizePowerAreaVerilog:sha256_core|controller:b2v_inst2|round_counter[2] ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|STN ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|STN ; 1.000        ; 0.016      ; 1.239      ;
; -0.191 ; sha256_optimizePowerAreaVerilog:sha256_core|controller:b2v_inst2|round_counter[5] ; sha256_optimizePowerAreaVerilog:sha256_core|controller:b2v_inst2|round_counter[1] ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|STN ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|STN ; 1.000        ; 0.016      ; 1.239      ;
; -0.175 ; sha256_optimizePowerAreaVerilog:sha256_core|controller:b2v_inst2|round_counter[0] ; sha256_optimizePowerAreaVerilog:sha256_core|controller:b2v_inst2|round_counter[0] ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|STN ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|STN ; 1.000        ; 0.000      ; 1.207      ;
; 0.044  ; sha256_optimizePowerAreaVerilog:sha256_core|controller:b2v_inst2|round_counter[3] ; sha256_optimizePowerAreaVerilog:sha256_core|controller:b2v_inst2|round_counter[5] ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|STN ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|STN ; 1.000        ; 0.000      ; 0.988      ;
; 0.075  ; sha256_optimizePowerAreaVerilog:sha256_core|controller:b2v_inst2|round_counter[4] ; sha256_optimizePowerAreaVerilog:sha256_core|controller:b2v_inst2|round_counter[5] ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|STN ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|STN ; 1.000        ; 0.000      ; 0.957      ;
; 0.094  ; sha256_optimizePowerAreaVerilog:sha256_core|controller:b2v_inst2|round_counter[3] ; sha256_optimizePowerAreaVerilog:sha256_core|controller:b2v_inst2|round_counter[4] ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|STN ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|STN ; 1.000        ; 0.000      ; 0.938      ;
; 0.099  ; sha256_optimizePowerAreaVerilog:sha256_core|controller:b2v_inst2|round_counter[1] ; sha256_optimizePowerAreaVerilog:sha256_core|controller:b2v_inst2|round_counter[0] ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|STN ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|STN ; 1.000        ; 0.000      ; 0.933      ;
; 0.118  ; sha256_optimizePowerAreaVerilog:sha256_core|controller:b2v_inst2|round_counter[2] ; sha256_optimizePowerAreaVerilog:sha256_core|controller:b2v_inst2|round_counter[0] ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|STN ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|STN ; 1.000        ; 0.000      ; 0.914      ;
; 0.119  ; sha256_optimizePowerAreaVerilog:sha256_core|controller:b2v_inst2|round_counter[2] ; sha256_optimizePowerAreaVerilog:sha256_core|controller:b2v_inst2|round_counter[1] ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|STN ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|STN ; 1.000        ; 0.000      ; 0.913      ;
; 0.122  ; sha256_optimizePowerAreaVerilog:sha256_core|controller:b2v_inst2|round_counter[4] ; sha256_optimizePowerAreaVerilog:sha256_core|controller:b2v_inst2|round_counter[0] ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|STN ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|STN ; 1.000        ; 0.016      ; 0.926      ;
; 0.222  ; sha256_optimizePowerAreaVerilog:sha256_core|controller:b2v_inst2|round_counter[3] ; sha256_optimizePowerAreaVerilog:sha256_core|controller:b2v_inst2|round_counter[3] ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|STN ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|STN ; 1.000        ; 0.000      ; 0.810      ;
; 0.224  ; sha256_optimizePowerAreaVerilog:sha256_core|controller:b2v_inst2|round_counter[4] ; sha256_optimizePowerAreaVerilog:sha256_core|controller:b2v_inst2|round_counter[4] ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|STN ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|STN ; 1.000        ; 0.000      ; 0.808      ;
; 0.241  ; sha256_optimizePowerAreaVerilog:sha256_core|controller:b2v_inst2|round_counter[3] ; sha256_optimizePowerAreaVerilog:sha256_core|controller:b2v_inst2|round_counter[0] ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|STN ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|STN ; 1.000        ; 0.016      ; 0.807      ;
; 0.243  ; sha256_optimizePowerAreaVerilog:sha256_core|controller:b2v_inst2|round_counter[3] ; sha256_optimizePowerAreaVerilog:sha256_core|controller:b2v_inst2|round_counter[2] ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|STN ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|STN ; 1.000        ; 0.016      ; 0.805      ;
; 0.243  ; sha256_optimizePowerAreaVerilog:sha256_core|controller:b2v_inst2|round_counter[3] ; sha256_optimizePowerAreaVerilog:sha256_core|controller:b2v_inst2|round_counter[1] ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|STN ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|STN ; 1.000        ; 0.016      ; 0.805      ;
; 0.300  ; sha256_optimizePowerAreaVerilog:sha256_core|controller:b2v_inst2|round_counter[4] ; sha256_optimizePowerAreaVerilog:sha256_core|controller:b2v_inst2|round_counter[2] ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|STN ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|STN ; 1.000        ; 0.016      ; 0.748      ;
; 0.300  ; sha256_optimizePowerAreaVerilog:sha256_core|controller:b2v_inst2|round_counter[4] ; sha256_optimizePowerAreaVerilog:sha256_core|controller:b2v_inst2|round_counter[1] ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|STN ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|STN ; 1.000        ; 0.016      ; 0.748      ;
; 0.510  ; sha256_optimizePowerAreaVerilog:sha256_core|controller:b2v_inst2|round_counter[4] ; sha256_optimizePowerAreaVerilog:sha256_core|controller:b2v_inst2|round_counter[3] ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|STN ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|STN ; 1.000        ; 0.000      ; 0.522      ;
+--------+-----------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'iClk'                                                                                                                                                                                                                                                                                                                   ;
+--------+---------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                   ; To Node                                                                                     ; Launch Clock                                                                  ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -1.591 ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|STN               ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|STN               ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|STN ; iClk        ; 0.000        ; 1.665      ; 0.367      ;
; -1.091 ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|STN               ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|STN               ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|STN ; iClk        ; -0.500       ; 1.665      ; 0.367      ;
; 0.205  ; start_calc                                                                                  ; sha256_optimizePowerAreaVerilog:sha256_core|controller:b2v_inst2|write_enable_in            ; iClk                                                                          ; iClk        ; 0.000        ; 0.044      ; 0.401      ;
; 0.215  ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|step_counter[1]   ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|step_counter[1]   ; iClk                                                                          ; iClk        ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|state.S_IDLE_new  ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|state.S_IDLE_new  ; iClk                                                                          ; iClk        ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|state.S_INIT_LOAD ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|state.S_INIT_LOAD ; iClk                                                                          ; iClk        ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|step_counter[0]   ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|step_counter[0]   ; iClk                                                                          ; iClk        ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|step_counter[2]   ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|step_counter[2]   ; iClk                                                                          ; iClk        ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|state.S_FINAL_ADD ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|state.S_FINAL_ADD ; iClk                                                                          ; iClk        ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; sha256_optimizePowerAreaVerilog:sha256_core|controller:b2v_inst2|state                      ; sha256_optimizePowerAreaVerilog:sha256_core|controller:b2v_inst2|state                      ; iClk                                                                          ; iClk        ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; sha256_optimizePowerAreaVerilog:sha256_core|controller:b2v_inst2|load_counter[0]            ; sha256_optimizePowerAreaVerilog:sha256_core|controller:b2v_inst2|load_counter[0]            ; iClk                                                                          ; iClk        ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; sha256_optimizePowerAreaVerilog:sha256_core|controller:b2v_inst2|load_counter[1]            ; sha256_optimizePowerAreaVerilog:sha256_core|controller:b2v_inst2|load_counter[1]            ; iClk                                                                          ; iClk        ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; sha256_optimizePowerAreaVerilog:sha256_core|controller:b2v_inst2|load_counter[2]            ; sha256_optimizePowerAreaVerilog:sha256_core|controller:b2v_inst2|load_counter[2]            ; iClk                                                                          ; iClk        ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; sha256_optimizePowerAreaVerilog:sha256_core|controller:b2v_inst2|load_counter[3]            ; sha256_optimizePowerAreaVerilog:sha256_core|controller:b2v_inst2|load_counter[3]            ; iClk                                                                          ; iClk        ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; sha256_optimizePowerAreaVerilog:sha256_core|message_scheduler:b2v_inst|STNSaved             ; sha256_optimizePowerAreaVerilog:sha256_core|message_scheduler:b2v_inst|STNSaved             ; iClk                                                                          ; iClk        ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; sha256_optimizePowerAreaVerilog:sha256_core|message_scheduler:b2v_inst|calculation_active   ; sha256_optimizePowerAreaVerilog:sha256_core|message_scheduler:b2v_inst|calculation_active   ; iClk                                                                          ; iClk        ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; sha256_optimizePowerAreaVerilog:sha256_core|controller:b2v_inst2|reset_n_sche_reg           ; sha256_optimizePowerAreaVerilog:sha256_core|controller:b2v_inst2|reset_n_sche_reg           ; iClk                                                                          ; iClk        ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; status_reg[0]                                                                               ; status_reg[0]                                                                               ; iClk                                                                          ; iClk        ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; START~reg0                                                                                  ; START~reg0                                                                                  ; iClk                                                                          ; iClk        ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; start_calc                                                                                  ; start_calc                                                                                  ; iClk                                                                          ; iClk        ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; sha256_optimizePowerAreaVerilog:sha256_core|controller:b2v_inst2|write_enable_in            ; sha256_optimizePowerAreaVerilog:sha256_core|controller:b2v_inst2|write_enable_in            ; iClk                                                                          ; iClk        ; 0.000        ; 0.000      ; 0.367      ;
; 0.237  ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|a_new_calc[30]    ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|reg_a[30]         ; iClk                                                                          ; iClk        ; 0.000        ; 0.000      ; 0.389      ;
; 0.238  ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|H_reg[2][25]      ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|reg_c[25]         ; iClk                                                                          ; iClk        ; 0.000        ; 0.000      ; 0.390      ;
; 0.239  ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|reg_g[14]         ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|reg_h[14]         ; iClk                                                                          ; iClk        ; 0.000        ; 0.000      ; 0.391      ;
; 0.240  ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|reg_g[30]         ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|reg_h[30]         ; iClk                                                                          ; iClk        ; 0.000        ; 0.000      ; 0.392      ;
; 0.240  ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|reg_g[5]          ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|reg_h[5]          ; iClk                                                                          ; iClk        ; 0.000        ; 0.000      ; 0.392      ;
; 0.240  ; control_reg[0]                                                                              ; status_reg[0]                                                                               ; iClk                                                                          ; iClk        ; 0.000        ; 0.000      ; 0.392      ;
; 0.241  ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|reg_f[13]         ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|reg_g[13]         ; iClk                                                                          ; iClk        ; 0.000        ; 0.000      ; 0.393      ;
; 0.241  ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|reg_b[16]         ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|reg_c[16]         ; iClk                                                                          ; iClk        ; 0.000        ; 0.000      ; 0.393      ;
; 0.241  ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|H_reg[7][20]      ; oData[20]~reg0                                                                              ; iClk                                                                          ; iClk        ; 0.000        ; 0.000      ; 0.393      ;
; 0.244  ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|H_reg[7][19]      ; oData[19]~reg0                                                                              ; iClk                                                                          ; iClk        ; 0.000        ; 0.000      ; 0.396      ;
; 0.245  ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|reg_c[2]          ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|reg_d[2]          ; iClk                                                                          ; iClk        ; 0.000        ; 0.000      ; 0.397      ;
; 0.247  ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|reg_f[2]          ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|reg_g[2]          ; iClk                                                                          ; iClk        ; 0.000        ; 0.000      ; 0.399      ;
; 0.247  ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|reg_b[13]         ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|reg_c[13]         ; iClk                                                                          ; iClk        ; 0.000        ; 0.000      ; 0.399      ;
; 0.247  ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|reg_e[7]          ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|reg_f[7]          ; iClk                                                                          ; iClk        ; 0.000        ; 0.000      ; 0.399      ;
; 0.247  ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|reg_c[22]         ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|reg_d[22]         ; iClk                                                                          ; iClk        ; 0.000        ; 0.000      ; 0.399      ;
; 0.248  ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|reg_c[21]         ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|reg_d[21]         ; iClk                                                                          ; iClk        ; 0.000        ; 0.000      ; 0.400      ;
; 0.248  ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|reg_a[27]         ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|reg_b[27]         ; iClk                                                                          ; iClk        ; 0.000        ; 0.000      ; 0.400      ;
; 0.248  ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|reg_b[20]         ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|reg_c[20]         ; iClk                                                                          ; iClk        ; 0.000        ; 0.000      ; 0.400      ;
; 0.248  ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|reg_c[3]          ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|reg_d[3]          ; iClk                                                                          ; iClk        ; 0.000        ; 0.000      ; 0.400      ;
; 0.249  ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|reg_b[22]         ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|reg_c[22]         ; iClk                                                                          ; iClk        ; 0.000        ; 0.000      ; 0.401      ;
; 0.249  ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|reg_b[3]          ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|reg_c[3]          ; iClk                                                                          ; iClk        ; 0.000        ; 0.000      ; 0.401      ;
; 0.249  ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|H_reg[0][31]      ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|reg_a[31]         ; iClk                                                                          ; iClk        ; 0.000        ; 0.000      ; 0.401      ;
; 0.250  ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|reg_c[20]         ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|reg_d[20]         ; iClk                                                                          ; iClk        ; 0.000        ; 0.000      ; 0.402      ;
; 0.250  ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|reg_b[18]         ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|reg_c[18]         ; iClk                                                                          ; iClk        ; 0.000        ; 0.000      ; 0.402      ;
; 0.250  ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|reg_g[8]          ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|reg_h[8]          ; iClk                                                                          ; iClk        ; 0.000        ; 0.000      ; 0.402      ;
; 0.250  ; sha256_optimizePowerAreaVerilog:sha256_core|controller:b2v_inst2|load_counter[2]            ; sha256_optimizePowerAreaVerilog:sha256_core|controller:b2v_inst2|load_counter[3]            ; iClk                                                                          ; iClk        ; 0.000        ; 0.000      ; 0.402      ;
; 0.251  ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|reg_f[15]         ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|reg_g[15]         ; iClk                                                                          ; iClk        ; 0.000        ; 0.000      ; 0.403      ;
; 0.251  ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|H_reg[4][18]      ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|reg_e[18]         ; iClk                                                                          ; iClk        ; 0.000        ; 0.000      ; 0.403      ;
; 0.252  ; sha256_optimizePowerAreaVerilog:sha256_core|controller:b2v_inst2|round_counter[5]           ; sha256_optimizePowerAreaVerilog:sha256_core|message_scheduler:b2v_inst|calc_cycle.00        ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|STN ; iClk        ; 0.000        ; 0.320      ; 0.724      ;
; 0.253  ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|reg_b[11]         ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|reg_c[11]         ; iClk                                                                          ; iClk        ; 0.000        ; 0.000      ; 0.405      ;
; 0.253  ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|reg_b[15]         ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|reg_c[15]         ; iClk                                                                          ; iClk        ; 0.000        ; 0.000      ; 0.405      ;
; 0.253  ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|reg_g[15]         ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|reg_h[15]         ; iClk                                                                          ; iClk        ; 0.000        ; 0.000      ; 0.405      ;
; 0.253  ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|reg_a[18]         ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|reg_b[18]         ; iClk                                                                          ; iClk        ; 0.000        ; 0.000      ; 0.405      ;
; 0.254  ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|reg_g[2]          ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|reg_h[2]          ; iClk                                                                          ; iClk        ; 0.000        ; 0.000      ; 0.406      ;
; 0.254  ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|reg_c[12]         ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|reg_d[12]         ; iClk                                                                          ; iClk        ; 0.000        ; 0.000      ; 0.406      ;
; 0.261  ; sha256_optimizePowerAreaVerilog:sha256_core|message_scheduler:b2v_inst|STNSaved             ; sha256_optimizePowerAreaVerilog:sha256_core|message_scheduler:b2v_inst|calculation_active   ; iClk                                                                          ; iClk        ; 0.000        ; 0.000      ; 0.413      ;
; 0.286  ; sha256_optimizePowerAreaVerilog:sha256_core|message_scheduler:b2v_inst|calc_cycle.11        ; sha256_optimizePowerAreaVerilog:sha256_core|message_scheduler:b2v_inst|STNSaved             ; iClk                                                                          ; iClk        ; 0.000        ; 0.000      ; 0.438      ;
; 0.289  ; sha256_optimizePowerAreaVerilog:sha256_core|message_scheduler:b2v_inst|calc_cycle.01        ; sha256_optimizePowerAreaVerilog:sha256_core|message_scheduler:b2v_inst|calc_cycle.10        ; iClk                                                                          ; iClk        ; 0.000        ; 0.000      ; 0.441      ;
; 0.290  ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|reg_c[28]         ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|reg_d[28]         ; iClk                                                                          ; iClk        ; 0.000        ; 0.000      ; 0.442      ;
; 0.291  ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|reg_c[31]         ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|reg_d[31]         ; iClk                                                                          ; iClk        ; 0.000        ; 0.000      ; 0.443      ;
; 0.291  ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|reg_f[28]         ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|reg_g[28]         ; iClk                                                                          ; iClk        ; 0.000        ; 0.000      ; 0.443      ;
; 0.293  ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|reg_b[31]         ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|reg_c[31]         ; iClk                                                                          ; iClk        ; 0.000        ; 0.000      ; 0.445      ;
; 0.293  ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|reg_g[31]         ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|reg_h[31]         ; iClk                                                                          ; iClk        ; 0.000        ; 0.000      ; 0.445      ;
; 0.294  ; sha256_optimizePowerAreaVerilog:sha256_core|message_scheduler:b2v_inst|calculation_active   ; sha256_optimizePowerAreaVerilog:sha256_core|message_scheduler:b2v_inst|calc_cycle.01        ; iClk                                                                          ; iClk        ; 0.000        ; 0.000      ; 0.446      ;
; 0.294  ; sha256_optimizePowerAreaVerilog:sha256_core|message_scheduler:b2v_inst|calculation_active   ; sha256_optimizePowerAreaVerilog:sha256_core|message_scheduler:b2v_inst|calc_cycle.11        ; iClk                                                                          ; iClk        ; 0.000        ; 0.000      ; 0.446      ;
; 0.294  ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|reg_f[8]          ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|reg_g[8]          ; iClk                                                                          ; iClk        ; 0.000        ; 0.000      ; 0.446      ;
; 0.296  ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|reg_f[20]         ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|reg_g[20]         ; iClk                                                                          ; iClk        ; 0.000        ; 0.000      ; 0.448      ;
; 0.296  ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|reg_b[5]          ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|reg_c[5]          ; iClk                                                                          ; iClk        ; 0.000        ; 0.000      ; 0.448      ;
; 0.297  ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|reg_e[4]          ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|reg_f[4]          ; iClk                                                                          ; iClk        ; 0.000        ; 0.000      ; 0.449      ;
; 0.297  ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|reg_f[3]          ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|reg_g[3]          ; iClk                                                                          ; iClk        ; 0.000        ; 0.000      ; 0.449      ;
; 0.298  ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|reg_f[10]         ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|reg_g[10]         ; iClk                                                                          ; iClk        ; 0.000        ; 0.000      ; 0.450      ;
; 0.298  ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|reg_c[16]         ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|reg_d[16]         ; iClk                                                                          ; iClk        ; 0.000        ; 0.000      ; 0.450      ;
; 0.299  ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|reg_a[13]         ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|reg_b[13]         ; iClk                                                                          ; iClk        ; 0.000        ; 0.000      ; 0.451      ;
; 0.299  ; sha256_optimizePowerAreaVerilog:sha256_core|controller:b2v_inst2|round_counter[3]           ; sha256_optimizePowerAreaVerilog:sha256_core|controller:b2v_inst2|Wt_to_comp[24]             ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|STN ; iClk        ; 0.000        ; 0.320      ; 0.771      ;
; 0.300  ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|reg_f[6]          ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|reg_g[6]          ; iClk                                                                          ; iClk        ; 0.000        ; 0.000      ; 0.452      ;
; 0.302  ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|reg_c[1]          ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|reg_d[1]          ; iClk                                                                          ; iClk        ; 0.000        ; 0.000      ; 0.454      ;
; 0.302  ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|reg_a[21]         ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|reg_b[21]         ; iClk                                                                          ; iClk        ; 0.000        ; 0.000      ; 0.454      ;
; 0.302  ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|reg_e[10]         ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|reg_f[10]         ; iClk                                                                          ; iClk        ; 0.000        ; 0.000      ; 0.454      ;
; 0.302  ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|reg_c[18]         ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|reg_d[18]         ; iClk                                                                          ; iClk        ; 0.000        ; 0.000      ; 0.454      ;
; 0.303  ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|reg_c[15]         ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|reg_d[15]         ; iClk                                                                          ; iClk        ; 0.000        ; 0.000      ; 0.455      ;
; 0.303  ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|reg_f[12]         ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|reg_g[12]         ; iClk                                                                          ; iClk        ; 0.000        ; 0.000      ; 0.455      ;
; 0.304  ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|reg_a[9]          ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|reg_b[9]          ; iClk                                                                          ; iClk        ; 0.000        ; 0.000      ; 0.456      ;
; 0.305  ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|reg_a[11]         ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|reg_b[11]         ; iClk                                                                          ; iClk        ; 0.000        ; 0.000      ; 0.457      ;
; 0.306  ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|reg_a[25]         ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|reg_b[25]         ; iClk                                                                          ; iClk        ; 0.000        ; 0.000      ; 0.458      ;
; 0.308  ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|reg_a[1]          ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|reg_b[1]          ; iClk                                                                          ; iClk        ; 0.000        ; 0.000      ; 0.460      ;
; 0.316  ; sha256_optimizePowerAreaVerilog:sha256_core|controller:b2v_inst2|round_counter[3]           ; sha256_optimizePowerAreaVerilog:sha256_core|controller:b2v_inst2|Wt_to_comp[19]             ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|STN ; iClk        ; 0.000        ; 0.314      ; 0.782      ;
; 0.321  ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|reg_g[17]         ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|reg_h[17]         ; iClk                                                                          ; iClk        ; 0.000        ; 0.000      ; 0.473      ;
; 0.322  ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|reg_f[30]         ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|reg_g[30]         ; iClk                                                                          ; iClk        ; 0.000        ; 0.002      ; 0.476      ;
; 0.322  ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|reg_g[29]         ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|reg_h[29]         ; iClk                                                                          ; iClk        ; 0.000        ; 0.000      ; 0.474      ;
; 0.324  ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|H_reg[3][26]      ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|reg_d[26]         ; iClk                                                                          ; iClk        ; 0.000        ; 0.000      ; 0.476      ;
; 0.326  ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|H_reg[6][18]      ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|reg_g[18]         ; iClk                                                                          ; iClk        ; 0.000        ; -0.002     ; 0.476      ;
; 0.330  ; sha256_optimizePowerAreaVerilog:sha256_core|controller:b2v_inst2|round_counter[3]           ; sha256_optimizePowerAreaVerilog:sha256_core|controller:b2v_inst2|Wt_to_comp[29]             ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|STN ; iClk        ; 0.000        ; 0.315      ; 0.797      ;
; 0.331  ; sha256_optimizePowerAreaVerilog:sha256_core|controller:b2v_inst2|round_counter[3]           ; sha256_optimizePowerAreaVerilog:sha256_core|controller:b2v_inst2|Wt_to_comp[30]             ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|STN ; iClk        ; 0.000        ; 0.315      ; 0.798      ;
; 0.332  ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|reg_a[4]          ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|reg_b[4]          ; iClk                                                                          ; iClk        ; 0.000        ; 0.000      ; 0.484      ;
; 0.334  ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|H_reg[6][31]      ; oData[31]~reg0                                                                              ; iClk                                                                          ; iClk        ; 0.000        ; 0.001      ; 0.487      ;
; 0.335  ; sha256_optimizePowerAreaVerilog:sha256_core|controller:b2v_inst2|round_counter[3]           ; sha256_optimizePowerAreaVerilog:sha256_core|controller:b2v_inst2|Wt_to_comp[26]             ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|STN ; iClk        ; 0.000        ; 0.315      ; 0.802      ;
; 0.338  ; sha256_optimizePowerAreaVerilog:sha256_core|controller:b2v_inst2|round_counter[3]           ; sha256_optimizePowerAreaVerilog:sha256_core|controller:b2v_inst2|Wt_to_comp[28]             ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|STN ; iClk        ; 0.000        ; 0.315      ; 0.805      ;
; 0.339  ; sha256_optimizePowerAreaVerilog:sha256_core|controller:b2v_inst2|round_counter[3]           ; sha256_optimizePowerAreaVerilog:sha256_core|controller:b2v_inst2|Wt_to_comp[25]             ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|STN ; iClk        ; 0.000        ; 0.315      ; 0.806      ;
; 0.356  ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|H_reg[7][1]       ; oData[1]~reg0                                                                               ; iClk                                                                          ; iClk        ; 0.000        ; 0.000      ; 0.508      ;
+--------+---------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|STN'                                                                                                                                                                                                                                                                                       ;
+-------+-----------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                         ; To Node                                                                           ; Launch Clock                                                                  ; Latch Clock                                                                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+--------------+------------+------------+
; 0.215 ; sha256_optimizePowerAreaVerilog:sha256_core|controller:b2v_inst2|round_counter[3] ; sha256_optimizePowerAreaVerilog:sha256_core|controller:b2v_inst2|round_counter[3] ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|STN ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|STN ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sha256_optimizePowerAreaVerilog:sha256_core|controller:b2v_inst2|round_counter[4] ; sha256_optimizePowerAreaVerilog:sha256_core|controller:b2v_inst2|round_counter[4] ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|STN ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|STN ; 0.000        ; 0.000      ; 0.367      ;
; 0.370 ; sha256_optimizePowerAreaVerilog:sha256_core|controller:b2v_inst2|round_counter[4] ; sha256_optimizePowerAreaVerilog:sha256_core|controller:b2v_inst2|round_counter[5] ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|STN ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|STN ; 0.000        ; 0.000      ; 0.522      ;
; 0.370 ; sha256_optimizePowerAreaVerilog:sha256_core|controller:b2v_inst2|round_counter[4] ; sha256_optimizePowerAreaVerilog:sha256_core|controller:b2v_inst2|round_counter[3] ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|STN ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|STN ; 0.000        ; 0.000      ; 0.522      ;
; 0.580 ; sha256_optimizePowerAreaVerilog:sha256_core|controller:b2v_inst2|round_counter[4] ; sha256_optimizePowerAreaVerilog:sha256_core|controller:b2v_inst2|round_counter[1] ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|STN ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|STN ; 0.000        ; 0.016      ; 0.748      ;
; 0.580 ; sha256_optimizePowerAreaVerilog:sha256_core|controller:b2v_inst2|round_counter[4] ; sha256_optimizePowerAreaVerilog:sha256_core|controller:b2v_inst2|round_counter[2] ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|STN ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|STN ; 0.000        ; 0.016      ; 0.748      ;
; 0.605 ; sha256_optimizePowerAreaVerilog:sha256_core|controller:b2v_inst2|round_counter[5] ; sha256_optimizePowerAreaVerilog:sha256_core|controller:b2v_inst2|round_counter[5] ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|STN ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|STN ; 0.000        ; 0.000      ; 0.757      ;
; 0.618 ; sha256_optimizePowerAreaVerilog:sha256_core|controller:b2v_inst2|round_counter[3] ; sha256_optimizePowerAreaVerilog:sha256_core|controller:b2v_inst2|round_counter[4] ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|STN ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|STN ; 0.000        ; 0.000      ; 0.770      ;
; 0.621 ; sha256_optimizePowerAreaVerilog:sha256_core|controller:b2v_inst2|round_counter[3] ; sha256_optimizePowerAreaVerilog:sha256_core|controller:b2v_inst2|round_counter[5] ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|STN ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|STN ; 0.000        ; 0.000      ; 0.773      ;
; 0.637 ; sha256_optimizePowerAreaVerilog:sha256_core|controller:b2v_inst2|round_counter[3] ; sha256_optimizePowerAreaVerilog:sha256_core|controller:b2v_inst2|round_counter[1] ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|STN ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|STN ; 0.000        ; 0.016      ; 0.805      ;
; 0.637 ; sha256_optimizePowerAreaVerilog:sha256_core|controller:b2v_inst2|round_counter[3] ; sha256_optimizePowerAreaVerilog:sha256_core|controller:b2v_inst2|round_counter[2] ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|STN ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|STN ; 0.000        ; 0.016      ; 0.805      ;
; 0.639 ; sha256_optimizePowerAreaVerilog:sha256_core|controller:b2v_inst2|round_counter[3] ; sha256_optimizePowerAreaVerilog:sha256_core|controller:b2v_inst2|round_counter[0] ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|STN ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|STN ; 0.000        ; 0.016      ; 0.807      ;
; 0.758 ; sha256_optimizePowerAreaVerilog:sha256_core|controller:b2v_inst2|round_counter[4] ; sha256_optimizePowerAreaVerilog:sha256_core|controller:b2v_inst2|round_counter[0] ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|STN ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|STN ; 0.000        ; 0.016      ; 0.926      ;
; 0.761 ; sha256_optimizePowerAreaVerilog:sha256_core|controller:b2v_inst2|round_counter[2] ; sha256_optimizePowerAreaVerilog:sha256_core|controller:b2v_inst2|round_counter[1] ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|STN ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|STN ; 0.000        ; 0.000      ; 0.913      ;
; 0.761 ; sha256_optimizePowerAreaVerilog:sha256_core|controller:b2v_inst2|round_counter[2] ; sha256_optimizePowerAreaVerilog:sha256_core|controller:b2v_inst2|round_counter[2] ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|STN ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|STN ; 0.000        ; 0.000      ; 0.913      ;
; 0.762 ; sha256_optimizePowerAreaVerilog:sha256_core|controller:b2v_inst2|round_counter[2] ; sha256_optimizePowerAreaVerilog:sha256_core|controller:b2v_inst2|round_counter[0] ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|STN ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|STN ; 0.000        ; 0.000      ; 0.914      ;
; 0.780 ; sha256_optimizePowerAreaVerilog:sha256_core|controller:b2v_inst2|round_counter[1] ; sha256_optimizePowerAreaVerilog:sha256_core|controller:b2v_inst2|round_counter[1] ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|STN ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|STN ; 0.000        ; 0.000      ; 0.932      ;
; 0.780 ; sha256_optimizePowerAreaVerilog:sha256_core|controller:b2v_inst2|round_counter[1] ; sha256_optimizePowerAreaVerilog:sha256_core|controller:b2v_inst2|round_counter[2] ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|STN ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|STN ; 0.000        ; 0.000      ; 0.932      ;
; 0.781 ; sha256_optimizePowerAreaVerilog:sha256_core|controller:b2v_inst2|round_counter[1] ; sha256_optimizePowerAreaVerilog:sha256_core|controller:b2v_inst2|round_counter[0] ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|STN ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|STN ; 0.000        ; 0.000      ; 0.933      ;
; 0.808 ; sha256_optimizePowerAreaVerilog:sha256_core|controller:b2v_inst2|round_counter[0] ; sha256_optimizePowerAreaVerilog:sha256_core|controller:b2v_inst2|round_counter[1] ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|STN ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|STN ; 0.000        ; 0.000      ; 0.960      ;
; 0.808 ; sha256_optimizePowerAreaVerilog:sha256_core|controller:b2v_inst2|round_counter[0] ; sha256_optimizePowerAreaVerilog:sha256_core|controller:b2v_inst2|round_counter[2] ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|STN ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|STN ; 0.000        ; 0.000      ; 0.960      ;
; 0.809 ; sha256_optimizePowerAreaVerilog:sha256_core|controller:b2v_inst2|round_counter[0] ; sha256_optimizePowerAreaVerilog:sha256_core|controller:b2v_inst2|round_counter[0] ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|STN ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|STN ; 0.000        ; 0.000      ; 0.961      ;
; 0.826 ; sha256_optimizePowerAreaVerilog:sha256_core|controller:b2v_inst2|round_counter[2] ; sha256_optimizePowerAreaVerilog:sha256_core|controller:b2v_inst2|round_counter[4] ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|STN ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|STN ; 0.000        ; -0.016     ; 0.962      ;
; 0.827 ; sha256_optimizePowerAreaVerilog:sha256_core|controller:b2v_inst2|round_counter[2] ; sha256_optimizePowerAreaVerilog:sha256_core|controller:b2v_inst2|round_counter[3] ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|STN ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|STN ; 0.000        ; -0.016     ; 0.963      ;
; 0.831 ; sha256_optimizePowerAreaVerilog:sha256_core|controller:b2v_inst2|round_counter[2] ; sha256_optimizePowerAreaVerilog:sha256_core|controller:b2v_inst2|round_counter[5] ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|STN ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|STN ; 0.000        ; -0.016     ; 0.967      ;
; 0.845 ; sha256_optimizePowerAreaVerilog:sha256_core|controller:b2v_inst2|round_counter[1] ; sha256_optimizePowerAreaVerilog:sha256_core|controller:b2v_inst2|round_counter[4] ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|STN ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|STN ; 0.000        ; -0.016     ; 0.981      ;
; 0.846 ; sha256_optimizePowerAreaVerilog:sha256_core|controller:b2v_inst2|round_counter[1] ; sha256_optimizePowerAreaVerilog:sha256_core|controller:b2v_inst2|round_counter[3] ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|STN ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|STN ; 0.000        ; -0.016     ; 0.982      ;
; 0.850 ; sha256_optimizePowerAreaVerilog:sha256_core|controller:b2v_inst2|round_counter[1] ; sha256_optimizePowerAreaVerilog:sha256_core|controller:b2v_inst2|round_counter[5] ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|STN ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|STN ; 0.000        ; -0.016     ; 0.986      ;
; 0.873 ; sha256_optimizePowerAreaVerilog:sha256_core|controller:b2v_inst2|round_counter[0] ; sha256_optimizePowerAreaVerilog:sha256_core|controller:b2v_inst2|round_counter[4] ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|STN ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|STN ; 0.000        ; -0.016     ; 1.009      ;
; 0.874 ; sha256_optimizePowerAreaVerilog:sha256_core|controller:b2v_inst2|round_counter[0] ; sha256_optimizePowerAreaVerilog:sha256_core|controller:b2v_inst2|round_counter[3] ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|STN ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|STN ; 0.000        ; -0.016     ; 1.010      ;
; 0.878 ; sha256_optimizePowerAreaVerilog:sha256_core|controller:b2v_inst2|round_counter[0] ; sha256_optimizePowerAreaVerilog:sha256_core|controller:b2v_inst2|round_counter[5] ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|STN ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|STN ; 0.000        ; -0.016     ; 1.014      ;
; 1.071 ; sha256_optimizePowerAreaVerilog:sha256_core|controller:b2v_inst2|round_counter[5] ; sha256_optimizePowerAreaVerilog:sha256_core|controller:b2v_inst2|round_counter[1] ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|STN ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|STN ; 0.000        ; 0.016      ; 1.239      ;
; 1.071 ; sha256_optimizePowerAreaVerilog:sha256_core|controller:b2v_inst2|round_counter[5] ; sha256_optimizePowerAreaVerilog:sha256_core|controller:b2v_inst2|round_counter[2] ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|STN ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|STN ; 0.000        ; 0.016      ; 1.239      ;
; 1.072 ; sha256_optimizePowerAreaVerilog:sha256_core|controller:b2v_inst2|round_counter[5] ; sha256_optimizePowerAreaVerilog:sha256_core|controller:b2v_inst2|round_counter[0] ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|STN ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|STN ; 0.000        ; 0.016      ; 1.240      ;
; 1.136 ; sha256_optimizePowerAreaVerilog:sha256_core|controller:b2v_inst2|round_counter[5] ; sha256_optimizePowerAreaVerilog:sha256_core|controller:b2v_inst2|round_counter[4] ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|STN ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|STN ; 0.000        ; 0.000      ; 1.288      ;
; 1.137 ; sha256_optimizePowerAreaVerilog:sha256_core|controller:b2v_inst2|round_counter[5] ; sha256_optimizePowerAreaVerilog:sha256_core|controller:b2v_inst2|round_counter[3] ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|STN ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|STN ; 0.000        ; 0.000      ; 1.289      ;
+-------+-----------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'iClk'                                                                                                                                                                                                                                                                                    ;
+-------+-------------------------------------------------------------------------------+---------------------------------------------------------------------------------+-------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                     ; To Node                                                                         ; Launch Clock                                                                  ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------+---------------------------------------------------------------------------------+-------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; 0.721 ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|STN ; sha256_optimizePowerAreaVerilog:sha256_core|message_scheduler:b2v_inst|STNSaved ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|STN ; iClk        ; 0.500        ; 1.649      ; 1.601      ;
; 1.221 ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|STN ; sha256_optimizePowerAreaVerilog:sha256_core|message_scheduler:b2v_inst|STNSaved ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|STN ; iClk        ; 1.000        ; 1.649      ; 1.601      ;
+-------+-------------------------------------------------------------------------------+---------------------------------------------------------------------------------+-------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'iClk'                                                                                                                                                                                                                                                                                      ;
+--------+-------------------------------------------------------------------------------+---------------------------------------------------------------------------------+-------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                     ; To Node                                                                         ; Launch Clock                                                                  ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------+---------------------------------------------------------------------------------+-------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -0.341 ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|STN ; sha256_optimizePowerAreaVerilog:sha256_core|message_scheduler:b2v_inst|STNSaved ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|STN ; iClk        ; 0.000        ; 1.649      ; 1.601      ;
; 0.159  ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|STN ; sha256_optimizePowerAreaVerilog:sha256_core|message_scheduler:b2v_inst|STNSaved ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|STN ; iClk        ; -0.500       ; 1.649      ; 1.601      ;
+--------+-------------------------------------------------------------------------------+---------------------------------------------------------------------------------+-------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'iClk'                                                            ;
+--------+--------------+----------------+------------------+-------+------------+------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target           ;
+--------+--------------+----------------+------------------+-------+------------+------------------+
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; iClk  ; Rise       ; iClk             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iClk  ; Rise       ; START~reg0       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iClk  ; Rise       ; START~reg0       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iClk  ; Rise       ; control_reg[0]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iClk  ; Rise       ; control_reg[0]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iClk  ; Rise       ; control_reg[10]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iClk  ; Rise       ; control_reg[10]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iClk  ; Rise       ; control_reg[11]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iClk  ; Rise       ; control_reg[11]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iClk  ; Rise       ; control_reg[12]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iClk  ; Rise       ; control_reg[12]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iClk  ; Rise       ; control_reg[13]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iClk  ; Rise       ; control_reg[13]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iClk  ; Rise       ; control_reg[14]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iClk  ; Rise       ; control_reg[14]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iClk  ; Rise       ; control_reg[15]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iClk  ; Rise       ; control_reg[15]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iClk  ; Rise       ; control_reg[16]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iClk  ; Rise       ; control_reg[16]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iClk  ; Rise       ; control_reg[17]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iClk  ; Rise       ; control_reg[17]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iClk  ; Rise       ; control_reg[18]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iClk  ; Rise       ; control_reg[18]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iClk  ; Rise       ; control_reg[19]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iClk  ; Rise       ; control_reg[19]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iClk  ; Rise       ; control_reg[1]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iClk  ; Rise       ; control_reg[1]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iClk  ; Rise       ; control_reg[20]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iClk  ; Rise       ; control_reg[20]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iClk  ; Rise       ; control_reg[21]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iClk  ; Rise       ; control_reg[21]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iClk  ; Rise       ; control_reg[22]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iClk  ; Rise       ; control_reg[22]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iClk  ; Rise       ; control_reg[23]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iClk  ; Rise       ; control_reg[23]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iClk  ; Rise       ; control_reg[24]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iClk  ; Rise       ; control_reg[24]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iClk  ; Rise       ; control_reg[25]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iClk  ; Rise       ; control_reg[25]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iClk  ; Rise       ; control_reg[26]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iClk  ; Rise       ; control_reg[26]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iClk  ; Rise       ; control_reg[27]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iClk  ; Rise       ; control_reg[27]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iClk  ; Rise       ; control_reg[28]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iClk  ; Rise       ; control_reg[28]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iClk  ; Rise       ; control_reg[29]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iClk  ; Rise       ; control_reg[29]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iClk  ; Rise       ; control_reg[2]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iClk  ; Rise       ; control_reg[2]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iClk  ; Rise       ; control_reg[30]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iClk  ; Rise       ; control_reg[30]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iClk  ; Rise       ; control_reg[31]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iClk  ; Rise       ; control_reg[31]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iClk  ; Rise       ; control_reg[3]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iClk  ; Rise       ; control_reg[3]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iClk  ; Rise       ; control_reg[4]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iClk  ; Rise       ; control_reg[4]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iClk  ; Rise       ; control_reg[5]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iClk  ; Rise       ; control_reg[5]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iClk  ; Rise       ; control_reg[6]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iClk  ; Rise       ; control_reg[6]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iClk  ; Rise       ; control_reg[7]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iClk  ; Rise       ; control_reg[7]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iClk  ; Rise       ; control_reg[8]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iClk  ; Rise       ; control_reg[8]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iClk  ; Rise       ; control_reg[9]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iClk  ; Rise       ; control_reg[9]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iClk  ; Rise       ; data_in_reg[0]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iClk  ; Rise       ; data_in_reg[0]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iClk  ; Rise       ; data_in_reg[100] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iClk  ; Rise       ; data_in_reg[100] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iClk  ; Rise       ; data_in_reg[101] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iClk  ; Rise       ; data_in_reg[101] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iClk  ; Rise       ; data_in_reg[102] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iClk  ; Rise       ; data_in_reg[102] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iClk  ; Rise       ; data_in_reg[103] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iClk  ; Rise       ; data_in_reg[103] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iClk  ; Rise       ; data_in_reg[104] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iClk  ; Rise       ; data_in_reg[104] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iClk  ; Rise       ; data_in_reg[105] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iClk  ; Rise       ; data_in_reg[105] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iClk  ; Rise       ; data_in_reg[106] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iClk  ; Rise       ; data_in_reg[106] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iClk  ; Rise       ; data_in_reg[107] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iClk  ; Rise       ; data_in_reg[107] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iClk  ; Rise       ; data_in_reg[108] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iClk  ; Rise       ; data_in_reg[108] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iClk  ; Rise       ; data_in_reg[109] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iClk  ; Rise       ; data_in_reg[109] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iClk  ; Rise       ; data_in_reg[10]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iClk  ; Rise       ; data_in_reg[10]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iClk  ; Rise       ; data_in_reg[110] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iClk  ; Rise       ; data_in_reg[110] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iClk  ; Rise       ; data_in_reg[111] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iClk  ; Rise       ; data_in_reg[111] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iClk  ; Rise       ; data_in_reg[112] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iClk  ; Rise       ; data_in_reg[112] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iClk  ; Rise       ; data_in_reg[113] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iClk  ; Rise       ; data_in_reg[113] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iClk  ; Rise       ; data_in_reg[114] ;
+--------+--------------+----------------+------------------+-------+------------+------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|STN'                                                                                                                            ;
+--------+--------------+----------------+------------------+-------------------------------------------------------------------------------+------------+-----------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                                         ; Clock Edge ; Target                                                                            ;
+--------+--------------+----------------+------------------+-------------------------------------------------------------------------------+------------+-----------------------------------------------------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|STN ; Rise       ; sha256_optimizePowerAreaVerilog:sha256_core|controller:b2v_inst2|round_counter[0] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|STN ; Rise       ; sha256_optimizePowerAreaVerilog:sha256_core|controller:b2v_inst2|round_counter[0] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|STN ; Rise       ; sha256_optimizePowerAreaVerilog:sha256_core|controller:b2v_inst2|round_counter[1] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|STN ; Rise       ; sha256_optimizePowerAreaVerilog:sha256_core|controller:b2v_inst2|round_counter[1] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|STN ; Rise       ; sha256_optimizePowerAreaVerilog:sha256_core|controller:b2v_inst2|round_counter[2] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|STN ; Rise       ; sha256_optimizePowerAreaVerilog:sha256_core|controller:b2v_inst2|round_counter[2] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|STN ; Rise       ; sha256_optimizePowerAreaVerilog:sha256_core|controller:b2v_inst2|round_counter[3] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|STN ; Rise       ; sha256_optimizePowerAreaVerilog:sha256_core|controller:b2v_inst2|round_counter[3] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|STN ; Rise       ; sha256_optimizePowerAreaVerilog:sha256_core|controller:b2v_inst2|round_counter[4] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|STN ; Rise       ; sha256_optimizePowerAreaVerilog:sha256_core|controller:b2v_inst2|round_counter[4] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|STN ; Rise       ; sha256_optimizePowerAreaVerilog:sha256_core|controller:b2v_inst2|round_counter[5] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|STN ; Rise       ; sha256_optimizePowerAreaVerilog:sha256_core|controller:b2v_inst2|round_counter[5] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|STN ; Rise       ; sha256_core|b2v_inst1|STN|regout                                                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|STN ; Rise       ; sha256_core|b2v_inst1|STN|regout                                                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|STN ; Rise       ; sha256_core|b2v_inst1|STN~clkctrl|inclk[0]                                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|STN ; Rise       ; sha256_core|b2v_inst1|STN~clkctrl|inclk[0]                                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|STN ; Rise       ; sha256_core|b2v_inst1|STN~clkctrl|outclk                                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|STN ; Rise       ; sha256_core|b2v_inst1|STN~clkctrl|outclk                                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|STN ; Rise       ; sha256_core|b2v_inst2|round_counter[0]|clk                                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|STN ; Rise       ; sha256_core|b2v_inst2|round_counter[0]|clk                                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|STN ; Rise       ; sha256_core|b2v_inst2|round_counter[1]|clk                                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|STN ; Rise       ; sha256_core|b2v_inst2|round_counter[1]|clk                                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|STN ; Rise       ; sha256_core|b2v_inst2|round_counter[2]|clk                                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|STN ; Rise       ; sha256_core|b2v_inst2|round_counter[2]|clk                                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|STN ; Rise       ; sha256_core|b2v_inst2|round_counter[3]|clk                                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|STN ; Rise       ; sha256_core|b2v_inst2|round_counter[3]|clk                                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|STN ; Rise       ; sha256_core|b2v_inst2|round_counter[4]|clk                                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|STN ; Rise       ; sha256_core|b2v_inst2|round_counter[4]|clk                                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|STN ; Rise       ; sha256_core|b2v_inst2|round_counter[5]|clk                                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|STN ; Rise       ; sha256_core|b2v_inst2|round_counter[5]|clk                                        ;
+--------+--------------+----------------+------------------+-------------------------------------------------------------------------------+------------+-----------------------------------------------------------------------------------+


+---------------------------------------------------------------------------+
; Setup Times                                                               ;
+---------------+------------+-------+-------+------------+-----------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------+------------+-------+-------+------------+-----------------+
; iAddress[*]   ; iClk       ; 5.593 ; 5.593 ; Rise       ; iClk            ;
;  iAddress[0]  ; iClk       ; 5.593 ; 5.593 ; Rise       ; iClk            ;
;  iAddress[1]  ; iClk       ; 5.480 ; 5.480 ; Rise       ; iClk            ;
;  iAddress[2]  ; iClk       ; 5.529 ; 5.529 ; Rise       ; iClk            ;
;  iAddress[3]  ; iClk       ; 4.468 ; 4.468 ; Rise       ; iClk            ;
;  iAddress[4]  ; iClk       ; 5.332 ; 5.332 ; Rise       ; iClk            ;
; iChipselect_n ; iClk       ; 4.374 ; 4.374 ; Rise       ; iClk            ;
; iData[*]      ; iClk       ; 3.076 ; 3.076 ; Rise       ; iClk            ;
;  iData[0]     ; iClk       ; 2.769 ; 2.769 ; Rise       ; iClk            ;
;  iData[1]     ; iClk       ; 2.564 ; 2.564 ; Rise       ; iClk            ;
;  iData[2]     ; iClk       ; 2.735 ; 2.735 ; Rise       ; iClk            ;
;  iData[3]     ; iClk       ; 2.548 ; 2.548 ; Rise       ; iClk            ;
;  iData[4]     ; iClk       ; 2.727 ; 2.727 ; Rise       ; iClk            ;
;  iData[5]     ; iClk       ; 2.680 ; 2.680 ; Rise       ; iClk            ;
;  iData[6]     ; iClk       ; 3.014 ; 3.014 ; Rise       ; iClk            ;
;  iData[7]     ; iClk       ; 2.425 ; 2.425 ; Rise       ; iClk            ;
;  iData[8]     ; iClk       ; 2.877 ; 2.877 ; Rise       ; iClk            ;
;  iData[9]     ; iClk       ; 2.444 ; 2.444 ; Rise       ; iClk            ;
;  iData[10]    ; iClk       ; 3.076 ; 3.076 ; Rise       ; iClk            ;
;  iData[11]    ; iClk       ; 2.784 ; 2.784 ; Rise       ; iClk            ;
;  iData[12]    ; iClk       ; 2.876 ; 2.876 ; Rise       ; iClk            ;
;  iData[13]    ; iClk       ; 2.817 ; 2.817 ; Rise       ; iClk            ;
;  iData[14]    ; iClk       ; 2.839 ; 2.839 ; Rise       ; iClk            ;
;  iData[15]    ; iClk       ; 2.676 ; 2.676 ; Rise       ; iClk            ;
;  iData[16]    ; iClk       ; 2.951 ; 2.951 ; Rise       ; iClk            ;
;  iData[17]    ; iClk       ; 2.453 ; 2.453 ; Rise       ; iClk            ;
;  iData[18]    ; iClk       ; 2.986 ; 2.986 ; Rise       ; iClk            ;
;  iData[19]    ; iClk       ; 2.444 ; 2.444 ; Rise       ; iClk            ;
;  iData[20]    ; iClk       ; 2.764 ; 2.764 ; Rise       ; iClk            ;
;  iData[21]    ; iClk       ; 2.592 ; 2.592 ; Rise       ; iClk            ;
;  iData[22]    ; iClk       ; 2.456 ; 2.456 ; Rise       ; iClk            ;
;  iData[23]    ; iClk       ; 2.708 ; 2.708 ; Rise       ; iClk            ;
;  iData[24]    ; iClk       ; 2.851 ; 2.851 ; Rise       ; iClk            ;
;  iData[25]    ; iClk       ; 2.703 ; 2.703 ; Rise       ; iClk            ;
;  iData[26]    ; iClk       ; 2.641 ; 2.641 ; Rise       ; iClk            ;
;  iData[27]    ; iClk       ; 2.722 ; 2.722 ; Rise       ; iClk            ;
;  iData[28]    ; iClk       ; 2.794 ; 2.794 ; Rise       ; iClk            ;
;  iData[29]    ; iClk       ; 2.336 ; 2.336 ; Rise       ; iClk            ;
;  iData[30]    ; iClk       ; 3.051 ; 3.051 ; Rise       ; iClk            ;
;  iData[31]    ; iClk       ; 2.725 ; 2.725 ; Rise       ; iClk            ;
; iRead_n       ; iClk       ; 4.127 ; 4.127 ; Rise       ; iClk            ;
; iWrite_n      ; iClk       ; 4.229 ; 4.229 ; Rise       ; iClk            ;
+---------------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------------+
; Hold Times                                                                  ;
+---------------+------------+--------+--------+------------+-----------------+
; Data Port     ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+---------------+------------+--------+--------+------------+-----------------+
; iAddress[*]   ; iClk       ; -2.061 ; -2.061 ; Rise       ; iClk            ;
;  iAddress[0]  ; iClk       ; -2.061 ; -2.061 ; Rise       ; iClk            ;
;  iAddress[1]  ; iClk       ; -2.712 ; -2.712 ; Rise       ; iClk            ;
;  iAddress[2]  ; iClk       ; -2.305 ; -2.305 ; Rise       ; iClk            ;
;  iAddress[3]  ; iClk       ; -2.168 ; -2.168 ; Rise       ; iClk            ;
;  iAddress[4]  ; iClk       ; -2.483 ; -2.483 ; Rise       ; iClk            ;
; iChipselect_n ; iClk       ; -2.794 ; -2.794 ; Rise       ; iClk            ;
; iData[*]      ; iClk       ; -1.787 ; -1.787 ; Rise       ; iClk            ;
;  iData[0]     ; iClk       ; -1.953 ; -1.953 ; Rise       ; iClk            ;
;  iData[1]     ; iClk       ; -2.054 ; -2.054 ; Rise       ; iClk            ;
;  iData[2]     ; iClk       ; -2.232 ; -2.232 ; Rise       ; iClk            ;
;  iData[3]     ; iClk       ; -2.071 ; -2.071 ; Rise       ; iClk            ;
;  iData[4]     ; iClk       ; -1.956 ; -1.956 ; Rise       ; iClk            ;
;  iData[5]     ; iClk       ; -2.032 ; -2.032 ; Rise       ; iClk            ;
;  iData[6]     ; iClk       ; -2.142 ; -2.142 ; Rise       ; iClk            ;
;  iData[7]     ; iClk       ; -1.961 ; -1.961 ; Rise       ; iClk            ;
;  iData[8]     ; iClk       ; -2.130 ; -2.130 ; Rise       ; iClk            ;
;  iData[9]     ; iClk       ; -1.921 ; -1.921 ; Rise       ; iClk            ;
;  iData[10]    ; iClk       ; -2.022 ; -2.022 ; Rise       ; iClk            ;
;  iData[11]    ; iClk       ; -2.109 ; -2.109 ; Rise       ; iClk            ;
;  iData[12]    ; iClk       ; -2.009 ; -2.009 ; Rise       ; iClk            ;
;  iData[13]    ; iClk       ; -1.951 ; -1.951 ; Rise       ; iClk            ;
;  iData[14]    ; iClk       ; -2.100 ; -2.100 ; Rise       ; iClk            ;
;  iData[15]    ; iClk       ; -1.935 ; -1.935 ; Rise       ; iClk            ;
;  iData[16]    ; iClk       ; -2.244 ; -2.244 ; Rise       ; iClk            ;
;  iData[17]    ; iClk       ; -1.985 ; -1.985 ; Rise       ; iClk            ;
;  iData[18]    ; iClk       ; -2.045 ; -2.045 ; Rise       ; iClk            ;
;  iData[19]    ; iClk       ; -2.081 ; -2.081 ; Rise       ; iClk            ;
;  iData[20]    ; iClk       ; -1.949 ; -1.949 ; Rise       ; iClk            ;
;  iData[21]    ; iClk       ; -1.946 ; -1.946 ; Rise       ; iClk            ;
;  iData[22]    ; iClk       ; -1.955 ; -1.955 ; Rise       ; iClk            ;
;  iData[23]    ; iClk       ; -2.034 ; -2.034 ; Rise       ; iClk            ;
;  iData[24]    ; iClk       ; -1.808 ; -1.808 ; Rise       ; iClk            ;
;  iData[25]    ; iClk       ; -1.940 ; -1.940 ; Rise       ; iClk            ;
;  iData[26]    ; iClk       ; -1.787 ; -1.787 ; Rise       ; iClk            ;
;  iData[27]    ; iClk       ; -2.187 ; -2.187 ; Rise       ; iClk            ;
;  iData[28]    ; iClk       ; -2.414 ; -2.414 ; Rise       ; iClk            ;
;  iData[29]    ; iClk       ; -1.835 ; -1.835 ; Rise       ; iClk            ;
;  iData[30]    ; iClk       ; -1.955 ; -1.955 ; Rise       ; iClk            ;
;  iData[31]    ; iClk       ; -1.884 ; -1.884 ; Rise       ; iClk            ;
; iRead_n       ; iClk       ; -2.980 ; -2.980 ; Rise       ; iClk            ;
; iWrite_n      ; iClk       ; -2.706 ; -2.706 ; Rise       ; iClk            ;
+---------------+------------+--------+--------+------------+-----------------+


+------------------------------------------------------------------------------+
; Clock to Output Times                                                        ;
+------------------+------------+-------+-------+------------+-----------------+
; Data Port        ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------------+------------+-------+-------+------------+-----------------+
; DATA_VALID       ; iClk       ; 4.082 ; 4.082 ; Rise       ; iClk            ;
; START            ; iClk       ; 4.460 ; 4.460 ; Rise       ; iClk            ;
; load_counter[*]  ; iClk       ; 4.791 ; 4.791 ; Rise       ; iClk            ;
;  load_counter[0] ; iClk       ; 4.538 ; 4.538 ; Rise       ; iClk            ;
;  load_counter[1] ; iClk       ; 4.549 ; 4.549 ; Rise       ; iClk            ;
;  load_counter[2] ; iClk       ; 4.686 ; 4.686 ; Rise       ; iClk            ;
;  load_counter[3] ; iClk       ; 4.791 ; 4.791 ; Rise       ; iClk            ;
; oData[*]         ; iClk       ; 4.513 ; 4.513 ; Rise       ; iClk            ;
;  oData[0]        ; iClk       ; 4.125 ; 4.125 ; Rise       ; iClk            ;
;  oData[1]        ; iClk       ; 4.506 ; 4.506 ; Rise       ; iClk            ;
;  oData[2]        ; iClk       ; 3.969 ; 3.969 ; Rise       ; iClk            ;
;  oData[3]        ; iClk       ; 4.513 ; 4.513 ; Rise       ; iClk            ;
;  oData[4]        ; iClk       ; 4.225 ; 4.225 ; Rise       ; iClk            ;
;  oData[5]        ; iClk       ; 3.936 ; 3.936 ; Rise       ; iClk            ;
;  oData[6]        ; iClk       ; 4.114 ; 4.114 ; Rise       ; iClk            ;
;  oData[7]        ; iClk       ; 4.041 ; 4.041 ; Rise       ; iClk            ;
;  oData[8]        ; iClk       ; 3.990 ; 3.990 ; Rise       ; iClk            ;
;  oData[9]        ; iClk       ; 3.950 ; 3.950 ; Rise       ; iClk            ;
;  oData[10]       ; iClk       ; 3.985 ; 3.985 ; Rise       ; iClk            ;
;  oData[11]       ; iClk       ; 4.108 ; 4.108 ; Rise       ; iClk            ;
;  oData[12]       ; iClk       ; 4.114 ; 4.114 ; Rise       ; iClk            ;
;  oData[13]       ; iClk       ; 3.986 ; 3.986 ; Rise       ; iClk            ;
;  oData[14]       ; iClk       ; 4.238 ; 4.238 ; Rise       ; iClk            ;
;  oData[15]       ; iClk       ; 4.066 ; 4.066 ; Rise       ; iClk            ;
;  oData[16]       ; iClk       ; 4.387 ; 4.387 ; Rise       ; iClk            ;
;  oData[17]       ; iClk       ; 3.971 ; 3.971 ; Rise       ; iClk            ;
;  oData[18]       ; iClk       ; 4.116 ; 4.116 ; Rise       ; iClk            ;
;  oData[19]       ; iClk       ; 3.922 ; 3.922 ; Rise       ; iClk            ;
;  oData[20]       ; iClk       ; 4.107 ; 4.107 ; Rise       ; iClk            ;
;  oData[21]       ; iClk       ; 4.264 ; 4.264 ; Rise       ; iClk            ;
;  oData[22]       ; iClk       ; 4.241 ; 4.241 ; Rise       ; iClk            ;
;  oData[23]       ; iClk       ; 4.094 ; 4.094 ; Rise       ; iClk            ;
;  oData[24]       ; iClk       ; 4.033 ; 4.033 ; Rise       ; iClk            ;
;  oData[25]       ; iClk       ; 3.923 ; 3.923 ; Rise       ; iClk            ;
;  oData[26]       ; iClk       ; 3.988 ; 3.988 ; Rise       ; iClk            ;
;  oData[27]       ; iClk       ; 3.982 ; 3.982 ; Rise       ; iClk            ;
;  oData[28]       ; iClk       ; 3.935 ; 3.935 ; Rise       ; iClk            ;
;  oData[29]       ; iClk       ; 4.008 ; 4.008 ; Rise       ; iClk            ;
;  oData[30]       ; iClk       ; 3.943 ; 3.943 ; Rise       ; iClk            ;
;  oData[31]       ; iClk       ; 3.933 ; 3.933 ; Rise       ; iClk            ;
; state_ctrl       ; iClk       ; 4.698 ; 4.698 ; Rise       ; iClk            ;
; DATA_IN[*]       ; iClk       ; 5.001 ; 5.001 ; Fall       ; iClk            ;
;  DATA_IN[0]      ; iClk       ; 4.062 ; 4.062 ; Fall       ; iClk            ;
;  DATA_IN[1]      ; iClk       ; 4.357 ; 4.357 ; Fall       ; iClk            ;
;  DATA_IN[2]      ; iClk       ; 4.116 ; 4.116 ; Fall       ; iClk            ;
;  DATA_IN[3]      ; iClk       ; 4.359 ; 4.359 ; Fall       ; iClk            ;
;  DATA_IN[4]      ; iClk       ; 4.253 ; 4.253 ; Fall       ; iClk            ;
;  DATA_IN[5]      ; iClk       ; 3.958 ; 3.958 ; Fall       ; iClk            ;
;  DATA_IN[6]      ; iClk       ; 4.289 ; 4.289 ; Fall       ; iClk            ;
;  DATA_IN[7]      ; iClk       ; 4.220 ; 4.220 ; Fall       ; iClk            ;
;  DATA_IN[8]      ; iClk       ; 4.207 ; 4.207 ; Fall       ; iClk            ;
;  DATA_IN[9]      ; iClk       ; 4.224 ; 4.224 ; Fall       ; iClk            ;
;  DATA_IN[10]     ; iClk       ; 4.900 ; 4.900 ; Fall       ; iClk            ;
;  DATA_IN[11]     ; iClk       ; 5.001 ; 5.001 ; Fall       ; iClk            ;
;  DATA_IN[12]     ; iClk       ; 4.345 ; 4.345 ; Fall       ; iClk            ;
;  DATA_IN[13]     ; iClk       ; 4.812 ; 4.812 ; Fall       ; iClk            ;
;  DATA_IN[14]     ; iClk       ; 4.566 ; 4.566 ; Fall       ; iClk            ;
;  DATA_IN[15]     ; iClk       ; 4.378 ; 4.378 ; Fall       ; iClk            ;
;  DATA_IN[16]     ; iClk       ; 4.559 ; 4.559 ; Fall       ; iClk            ;
;  DATA_IN[17]     ; iClk       ; 4.670 ; 4.670 ; Fall       ; iClk            ;
;  DATA_IN[18]     ; iClk       ; 4.281 ; 4.281 ; Fall       ; iClk            ;
;  DATA_IN[19]     ; iClk       ; 4.813 ; 4.813 ; Fall       ; iClk            ;
;  DATA_IN[20]     ; iClk       ; 4.474 ; 4.474 ; Fall       ; iClk            ;
;  DATA_IN[21]     ; iClk       ; 4.900 ; 4.900 ; Fall       ; iClk            ;
;  DATA_IN[22]     ; iClk       ; 4.266 ; 4.266 ; Fall       ; iClk            ;
;  DATA_IN[23]     ; iClk       ; 4.716 ; 4.716 ; Fall       ; iClk            ;
;  DATA_IN[24]     ; iClk       ; 4.849 ; 4.849 ; Fall       ; iClk            ;
;  DATA_IN[25]     ; iClk       ; 4.478 ; 4.478 ; Fall       ; iClk            ;
;  DATA_IN[26]     ; iClk       ; 4.406 ; 4.406 ; Fall       ; iClk            ;
;  DATA_IN[27]     ; iClk       ; 4.495 ; 4.495 ; Fall       ; iClk            ;
;  DATA_IN[28]     ; iClk       ; 4.395 ; 4.395 ; Fall       ; iClk            ;
;  DATA_IN[29]     ; iClk       ; 4.559 ; 4.559 ; Fall       ; iClk            ;
;  DATA_IN[30]     ; iClk       ; 4.566 ; 4.566 ; Fall       ; iClk            ;
;  DATA_IN[31]     ; iClk       ; 4.498 ; 4.498 ; Fall       ; iClk            ;
+------------------+------------+-------+-------+------------+-----------------+


+------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                ;
+------------------+------------+-------+-------+------------+-----------------+
; Data Port        ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------------+------------+-------+-------+------------+-----------------+
; DATA_VALID       ; iClk       ; 4.082 ; 4.082 ; Rise       ; iClk            ;
; START            ; iClk       ; 4.460 ; 4.460 ; Rise       ; iClk            ;
; load_counter[*]  ; iClk       ; 4.538 ; 4.538 ; Rise       ; iClk            ;
;  load_counter[0] ; iClk       ; 4.538 ; 4.538 ; Rise       ; iClk            ;
;  load_counter[1] ; iClk       ; 4.549 ; 4.549 ; Rise       ; iClk            ;
;  load_counter[2] ; iClk       ; 4.686 ; 4.686 ; Rise       ; iClk            ;
;  load_counter[3] ; iClk       ; 4.791 ; 4.791 ; Rise       ; iClk            ;
; oData[*]         ; iClk       ; 3.922 ; 3.922 ; Rise       ; iClk            ;
;  oData[0]        ; iClk       ; 4.125 ; 4.125 ; Rise       ; iClk            ;
;  oData[1]        ; iClk       ; 4.506 ; 4.506 ; Rise       ; iClk            ;
;  oData[2]        ; iClk       ; 3.969 ; 3.969 ; Rise       ; iClk            ;
;  oData[3]        ; iClk       ; 4.513 ; 4.513 ; Rise       ; iClk            ;
;  oData[4]        ; iClk       ; 4.225 ; 4.225 ; Rise       ; iClk            ;
;  oData[5]        ; iClk       ; 3.936 ; 3.936 ; Rise       ; iClk            ;
;  oData[6]        ; iClk       ; 4.114 ; 4.114 ; Rise       ; iClk            ;
;  oData[7]        ; iClk       ; 4.041 ; 4.041 ; Rise       ; iClk            ;
;  oData[8]        ; iClk       ; 3.990 ; 3.990 ; Rise       ; iClk            ;
;  oData[9]        ; iClk       ; 3.950 ; 3.950 ; Rise       ; iClk            ;
;  oData[10]       ; iClk       ; 3.985 ; 3.985 ; Rise       ; iClk            ;
;  oData[11]       ; iClk       ; 4.108 ; 4.108 ; Rise       ; iClk            ;
;  oData[12]       ; iClk       ; 4.114 ; 4.114 ; Rise       ; iClk            ;
;  oData[13]       ; iClk       ; 3.986 ; 3.986 ; Rise       ; iClk            ;
;  oData[14]       ; iClk       ; 4.238 ; 4.238 ; Rise       ; iClk            ;
;  oData[15]       ; iClk       ; 4.066 ; 4.066 ; Rise       ; iClk            ;
;  oData[16]       ; iClk       ; 4.387 ; 4.387 ; Rise       ; iClk            ;
;  oData[17]       ; iClk       ; 3.971 ; 3.971 ; Rise       ; iClk            ;
;  oData[18]       ; iClk       ; 4.116 ; 4.116 ; Rise       ; iClk            ;
;  oData[19]       ; iClk       ; 3.922 ; 3.922 ; Rise       ; iClk            ;
;  oData[20]       ; iClk       ; 4.107 ; 4.107 ; Rise       ; iClk            ;
;  oData[21]       ; iClk       ; 4.264 ; 4.264 ; Rise       ; iClk            ;
;  oData[22]       ; iClk       ; 4.241 ; 4.241 ; Rise       ; iClk            ;
;  oData[23]       ; iClk       ; 4.094 ; 4.094 ; Rise       ; iClk            ;
;  oData[24]       ; iClk       ; 4.033 ; 4.033 ; Rise       ; iClk            ;
;  oData[25]       ; iClk       ; 3.923 ; 3.923 ; Rise       ; iClk            ;
;  oData[26]       ; iClk       ; 3.988 ; 3.988 ; Rise       ; iClk            ;
;  oData[27]       ; iClk       ; 3.982 ; 3.982 ; Rise       ; iClk            ;
;  oData[28]       ; iClk       ; 3.935 ; 3.935 ; Rise       ; iClk            ;
;  oData[29]       ; iClk       ; 4.008 ; 4.008 ; Rise       ; iClk            ;
;  oData[30]       ; iClk       ; 3.943 ; 3.943 ; Rise       ; iClk            ;
;  oData[31]       ; iClk       ; 3.933 ; 3.933 ; Rise       ; iClk            ;
; state_ctrl       ; iClk       ; 4.698 ; 4.698 ; Rise       ; iClk            ;
; DATA_IN[*]       ; iClk       ; 3.958 ; 3.958 ; Fall       ; iClk            ;
;  DATA_IN[0]      ; iClk       ; 4.062 ; 4.062 ; Fall       ; iClk            ;
;  DATA_IN[1]      ; iClk       ; 4.357 ; 4.357 ; Fall       ; iClk            ;
;  DATA_IN[2]      ; iClk       ; 4.116 ; 4.116 ; Fall       ; iClk            ;
;  DATA_IN[3]      ; iClk       ; 4.359 ; 4.359 ; Fall       ; iClk            ;
;  DATA_IN[4]      ; iClk       ; 4.253 ; 4.253 ; Fall       ; iClk            ;
;  DATA_IN[5]      ; iClk       ; 3.958 ; 3.958 ; Fall       ; iClk            ;
;  DATA_IN[6]      ; iClk       ; 4.289 ; 4.289 ; Fall       ; iClk            ;
;  DATA_IN[7]      ; iClk       ; 4.220 ; 4.220 ; Fall       ; iClk            ;
;  DATA_IN[8]      ; iClk       ; 4.207 ; 4.207 ; Fall       ; iClk            ;
;  DATA_IN[9]      ; iClk       ; 4.224 ; 4.224 ; Fall       ; iClk            ;
;  DATA_IN[10]     ; iClk       ; 4.900 ; 4.900 ; Fall       ; iClk            ;
;  DATA_IN[11]     ; iClk       ; 5.001 ; 5.001 ; Fall       ; iClk            ;
;  DATA_IN[12]     ; iClk       ; 4.345 ; 4.345 ; Fall       ; iClk            ;
;  DATA_IN[13]     ; iClk       ; 4.812 ; 4.812 ; Fall       ; iClk            ;
;  DATA_IN[14]     ; iClk       ; 4.566 ; 4.566 ; Fall       ; iClk            ;
;  DATA_IN[15]     ; iClk       ; 4.378 ; 4.378 ; Fall       ; iClk            ;
;  DATA_IN[16]     ; iClk       ; 4.559 ; 4.559 ; Fall       ; iClk            ;
;  DATA_IN[17]     ; iClk       ; 4.670 ; 4.670 ; Fall       ; iClk            ;
;  DATA_IN[18]     ; iClk       ; 4.281 ; 4.281 ; Fall       ; iClk            ;
;  DATA_IN[19]     ; iClk       ; 4.813 ; 4.813 ; Fall       ; iClk            ;
;  DATA_IN[20]     ; iClk       ; 4.474 ; 4.474 ; Fall       ; iClk            ;
;  DATA_IN[21]     ; iClk       ; 4.900 ; 4.900 ; Fall       ; iClk            ;
;  DATA_IN[22]     ; iClk       ; 4.266 ; 4.266 ; Fall       ; iClk            ;
;  DATA_IN[23]     ; iClk       ; 4.716 ; 4.716 ; Fall       ; iClk            ;
;  DATA_IN[24]     ; iClk       ; 4.849 ; 4.849 ; Fall       ; iClk            ;
;  DATA_IN[25]     ; iClk       ; 4.478 ; 4.478 ; Fall       ; iClk            ;
;  DATA_IN[26]     ; iClk       ; 4.406 ; 4.406 ; Fall       ; iClk            ;
;  DATA_IN[27]     ; iClk       ; 4.495 ; 4.495 ; Fall       ; iClk            ;
;  DATA_IN[28]     ; iClk       ; 4.395 ; 4.395 ; Fall       ; iClk            ;
;  DATA_IN[29]     ; iClk       ; 4.559 ; 4.559 ; Fall       ; iClk            ;
;  DATA_IN[30]     ; iClk       ; 4.566 ; 4.566 ; Fall       ; iClk            ;
;  DATA_IN[31]     ; iClk       ; 4.498 ; 4.498 ; Fall       ; iClk            ;
+------------------+------------+-------+-------+------------+-----------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                                            ;
+--------------------------------------------------------------------------------+-----------+--------+----------+---------+---------------------+
; Clock                                                                          ; Setup     ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+--------------------------------------------------------------------------------+-----------+--------+----------+---------+---------------------+
; Worst-case Slack                                                               ; -9.921    ; -2.548 ; 0.721    ; -0.573  ; -1.380              ;
;  iClk                                                                          ; -9.921    ; -2.548 ; 0.721    ; -0.573  ; -1.380              ;
;  sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|STN ; -2.101    ; 0.215  ; N/A      ; N/A     ; -0.500              ;
; Design-wide TNS                                                                ; -7618.174 ; -2.548 ; 0.0      ; -0.573  ; -1872.38            ;
;  iClk                                                                          ; -7606.754 ; -2.548 ; 0.000    ; -0.573  ; -1866.380           ;
;  sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|STN ; -11.420   ; 0.000  ; N/A      ; N/A     ; -6.000              ;
+--------------------------------------------------------------------------------+-----------+--------+----------+---------+---------------------+


+-----------------------------------------------------------------------------+
; Setup Times                                                                 ;
+---------------+------------+--------+--------+------------+-----------------+
; Data Port     ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+---------------+------------+--------+--------+------------+-----------------+
; iAddress[*]   ; iClk       ; 11.495 ; 11.495 ; Rise       ; iClk            ;
;  iAddress[0]  ; iClk       ; 11.396 ; 11.396 ; Rise       ; iClk            ;
;  iAddress[1]  ; iClk       ; 11.399 ; 11.399 ; Rise       ; iClk            ;
;  iAddress[2]  ; iClk       ; 11.495 ; 11.495 ; Rise       ; iClk            ;
;  iAddress[3]  ; iClk       ; 9.061  ; 9.061  ; Rise       ; iClk            ;
;  iAddress[4]  ; iClk       ; 11.104 ; 11.104 ; Rise       ; iClk            ;
; iChipselect_n ; iClk       ; 8.697  ; 8.697  ; Rise       ; iClk            ;
; iData[*]      ; iClk       ; 5.842  ; 5.842  ; Rise       ; iClk            ;
;  iData[0]     ; iClk       ; 5.256  ; 5.256  ; Rise       ; iClk            ;
;  iData[1]     ; iClk       ; 4.861  ; 4.861  ; Rise       ; iClk            ;
;  iData[2]     ; iClk       ; 5.134  ; 5.134  ; Rise       ; iClk            ;
;  iData[3]     ; iClk       ; 4.769  ; 4.769  ; Rise       ; iClk            ;
;  iData[4]     ; iClk       ; 5.107  ; 5.107  ; Rise       ; iClk            ;
;  iData[5]     ; iClk       ; 4.997  ; 4.997  ; Rise       ; iClk            ;
;  iData[6]     ; iClk       ; 5.724  ; 5.724  ; Rise       ; iClk            ;
;  iData[7]     ; iClk       ; 4.496  ; 4.496  ; Rise       ; iClk            ;
;  iData[8]     ; iClk       ; 5.435  ; 5.435  ; Rise       ; iClk            ;
;  iData[9]     ; iClk       ; 4.515  ; 4.515  ; Rise       ; iClk            ;
;  iData[10]    ; iClk       ; 5.785  ; 5.785  ; Rise       ; iClk            ;
;  iData[11]    ; iClk       ; 5.166  ; 5.166  ; Rise       ; iClk            ;
;  iData[12]    ; iClk       ; 5.489  ; 5.489  ; Rise       ; iClk            ;
;  iData[13]    ; iClk       ; 5.267  ; 5.267  ; Rise       ; iClk            ;
;  iData[14]    ; iClk       ; 5.324  ; 5.324  ; Rise       ; iClk            ;
;  iData[15]    ; iClk       ; 5.057  ; 5.057  ; Rise       ; iClk            ;
;  iData[16]    ; iClk       ; 5.560  ; 5.560  ; Rise       ; iClk            ;
;  iData[17]    ; iClk       ; 4.581  ; 4.581  ; Rise       ; iClk            ;
;  iData[18]    ; iClk       ; 5.638  ; 5.638  ; Rise       ; iClk            ;
;  iData[19]    ; iClk       ; 4.483  ; 4.483  ; Rise       ; iClk            ;
;  iData[20]    ; iClk       ; 5.065  ; 5.065  ; Rise       ; iClk            ;
;  iData[21]    ; iClk       ; 4.789  ; 4.789  ; Rise       ; iClk            ;
;  iData[22]    ; iClk       ; 4.501  ; 4.501  ; Rise       ; iClk            ;
;  iData[23]    ; iClk       ; 5.005  ; 5.005  ; Rise       ; iClk            ;
;  iData[24]    ; iClk       ; 5.350  ; 5.350  ; Rise       ; iClk            ;
;  iData[25]    ; iClk       ; 5.089  ; 5.089  ; Rise       ; iClk            ;
;  iData[26]    ; iClk       ; 4.962  ; 4.962  ; Rise       ; iClk            ;
;  iData[27]    ; iClk       ; 5.085  ; 5.085  ; Rise       ; iClk            ;
;  iData[28]    ; iClk       ; 5.043  ; 5.043  ; Rise       ; iClk            ;
;  iData[29]    ; iClk       ; 4.340  ; 4.340  ; Rise       ; iClk            ;
;  iData[30]    ; iClk       ; 5.842  ; 5.842  ; Rise       ; iClk            ;
;  iData[31]    ; iClk       ; 5.105  ; 5.105  ; Rise       ; iClk            ;
; iRead_n       ; iClk       ; 7.899  ; 7.899  ; Rise       ; iClk            ;
; iWrite_n      ; iClk       ; 8.356  ; 8.356  ; Rise       ; iClk            ;
+---------------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------------+
; Hold Times                                                                  ;
+---------------+------------+--------+--------+------------+-----------------+
; Data Port     ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+---------------+------------+--------+--------+------------+-----------------+
; iAddress[*]   ; iClk       ; -2.061 ; -2.061 ; Rise       ; iClk            ;
;  iAddress[0]  ; iClk       ; -2.061 ; -2.061 ; Rise       ; iClk            ;
;  iAddress[1]  ; iClk       ; -2.712 ; -2.712 ; Rise       ; iClk            ;
;  iAddress[2]  ; iClk       ; -2.305 ; -2.305 ; Rise       ; iClk            ;
;  iAddress[3]  ; iClk       ; -2.168 ; -2.168 ; Rise       ; iClk            ;
;  iAddress[4]  ; iClk       ; -2.483 ; -2.483 ; Rise       ; iClk            ;
; iChipselect_n ; iClk       ; -2.794 ; -2.794 ; Rise       ; iClk            ;
; iData[*]      ; iClk       ; -1.787 ; -1.787 ; Rise       ; iClk            ;
;  iData[0]     ; iClk       ; -1.953 ; -1.953 ; Rise       ; iClk            ;
;  iData[1]     ; iClk       ; -2.054 ; -2.054 ; Rise       ; iClk            ;
;  iData[2]     ; iClk       ; -2.232 ; -2.232 ; Rise       ; iClk            ;
;  iData[3]     ; iClk       ; -2.071 ; -2.071 ; Rise       ; iClk            ;
;  iData[4]     ; iClk       ; -1.956 ; -1.956 ; Rise       ; iClk            ;
;  iData[5]     ; iClk       ; -2.032 ; -2.032 ; Rise       ; iClk            ;
;  iData[6]     ; iClk       ; -2.142 ; -2.142 ; Rise       ; iClk            ;
;  iData[7]     ; iClk       ; -1.961 ; -1.961 ; Rise       ; iClk            ;
;  iData[8]     ; iClk       ; -2.130 ; -2.130 ; Rise       ; iClk            ;
;  iData[9]     ; iClk       ; -1.921 ; -1.921 ; Rise       ; iClk            ;
;  iData[10]    ; iClk       ; -2.022 ; -2.022 ; Rise       ; iClk            ;
;  iData[11]    ; iClk       ; -2.109 ; -2.109 ; Rise       ; iClk            ;
;  iData[12]    ; iClk       ; -2.009 ; -2.009 ; Rise       ; iClk            ;
;  iData[13]    ; iClk       ; -1.951 ; -1.951 ; Rise       ; iClk            ;
;  iData[14]    ; iClk       ; -2.100 ; -2.100 ; Rise       ; iClk            ;
;  iData[15]    ; iClk       ; -1.935 ; -1.935 ; Rise       ; iClk            ;
;  iData[16]    ; iClk       ; -2.244 ; -2.244 ; Rise       ; iClk            ;
;  iData[17]    ; iClk       ; -1.985 ; -1.985 ; Rise       ; iClk            ;
;  iData[18]    ; iClk       ; -2.045 ; -2.045 ; Rise       ; iClk            ;
;  iData[19]    ; iClk       ; -2.081 ; -2.081 ; Rise       ; iClk            ;
;  iData[20]    ; iClk       ; -1.949 ; -1.949 ; Rise       ; iClk            ;
;  iData[21]    ; iClk       ; -1.946 ; -1.946 ; Rise       ; iClk            ;
;  iData[22]    ; iClk       ; -1.955 ; -1.955 ; Rise       ; iClk            ;
;  iData[23]    ; iClk       ; -2.034 ; -2.034 ; Rise       ; iClk            ;
;  iData[24]    ; iClk       ; -1.808 ; -1.808 ; Rise       ; iClk            ;
;  iData[25]    ; iClk       ; -1.940 ; -1.940 ; Rise       ; iClk            ;
;  iData[26]    ; iClk       ; -1.787 ; -1.787 ; Rise       ; iClk            ;
;  iData[27]    ; iClk       ; -2.187 ; -2.187 ; Rise       ; iClk            ;
;  iData[28]    ; iClk       ; -2.414 ; -2.414 ; Rise       ; iClk            ;
;  iData[29]    ; iClk       ; -1.835 ; -1.835 ; Rise       ; iClk            ;
;  iData[30]    ; iClk       ; -1.955 ; -1.955 ; Rise       ; iClk            ;
;  iData[31]    ; iClk       ; -1.884 ; -1.884 ; Rise       ; iClk            ;
; iRead_n       ; iClk       ; -2.980 ; -2.980 ; Rise       ; iClk            ;
; iWrite_n      ; iClk       ; -2.706 ; -2.706 ; Rise       ; iClk            ;
+---------------+------------+--------+--------+------------+-----------------+


+------------------------------------------------------------------------------+
; Clock to Output Times                                                        ;
+------------------+------------+-------+-------+------------+-----------------+
; Data Port        ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------------+------------+-------+-------+------------+-----------------+
; DATA_VALID       ; iClk       ; 7.736 ; 7.736 ; Rise       ; iClk            ;
; START            ; iClk       ; 8.116 ; 8.116 ; Rise       ; iClk            ;
; load_counter[*]  ; iClk       ; 8.767 ; 8.767 ; Rise       ; iClk            ;
;  load_counter[0] ; iClk       ; 8.203 ; 8.203 ; Rise       ; iClk            ;
;  load_counter[1] ; iClk       ; 8.164 ; 8.164 ; Rise       ; iClk            ;
;  load_counter[2] ; iClk       ; 8.534 ; 8.534 ; Rise       ; iClk            ;
;  load_counter[3] ; iClk       ; 8.767 ; 8.767 ; Rise       ; iClk            ;
; oData[*]         ; iClk       ; 8.159 ; 8.159 ; Rise       ; iClk            ;
;  oData[0]        ; iClk       ; 7.343 ; 7.343 ; Rise       ; iClk            ;
;  oData[1]        ; iClk       ; 8.159 ; 8.159 ; Rise       ; iClk            ;
;  oData[2]        ; iClk       ; 7.187 ; 7.187 ; Rise       ; iClk            ;
;  oData[3]        ; iClk       ; 8.111 ; 8.111 ; Rise       ; iClk            ;
;  oData[4]        ; iClk       ; 7.561 ; 7.561 ; Rise       ; iClk            ;
;  oData[5]        ; iClk       ; 7.145 ; 7.145 ; Rise       ; iClk            ;
;  oData[6]        ; iClk       ; 7.342 ; 7.342 ; Rise       ; iClk            ;
;  oData[7]        ; iClk       ; 7.268 ; 7.268 ; Rise       ; iClk            ;
;  oData[8]        ; iClk       ; 7.178 ; 7.178 ; Rise       ; iClk            ;
;  oData[9]        ; iClk       ; 7.159 ; 7.159 ; Rise       ; iClk            ;
;  oData[10]       ; iClk       ; 7.155 ; 7.155 ; Rise       ; iClk            ;
;  oData[11]       ; iClk       ; 7.331 ; 7.331 ; Rise       ; iClk            ;
;  oData[12]       ; iClk       ; 7.341 ; 7.341 ; Rise       ; iClk            ;
;  oData[13]       ; iClk       ; 7.214 ; 7.214 ; Rise       ; iClk            ;
;  oData[14]       ; iClk       ; 7.584 ; 7.584 ; Rise       ; iClk            ;
;  oData[15]       ; iClk       ; 7.431 ; 7.431 ; Rise       ; iClk            ;
;  oData[16]       ; iClk       ; 7.943 ; 7.943 ; Rise       ; iClk            ;
;  oData[17]       ; iClk       ; 7.188 ; 7.188 ; Rise       ; iClk            ;
;  oData[18]       ; iClk       ; 7.333 ; 7.333 ; Rise       ; iClk            ;
;  oData[19]       ; iClk       ; 7.012 ; 7.012 ; Rise       ; iClk            ;
;  oData[20]       ; iClk       ; 7.359 ; 7.359 ; Rise       ; iClk            ;
;  oData[21]       ; iClk       ; 7.637 ; 7.637 ; Rise       ; iClk            ;
;  oData[22]       ; iClk       ; 7.583 ; 7.583 ; Rise       ; iClk            ;
;  oData[23]       ; iClk       ; 7.306 ; 7.306 ; Rise       ; iClk            ;
;  oData[24]       ; iClk       ; 7.216 ; 7.216 ; Rise       ; iClk            ;
;  oData[25]       ; iClk       ; 7.028 ; 7.028 ; Rise       ; iClk            ;
;  oData[26]       ; iClk       ; 7.144 ; 7.144 ; Rise       ; iClk            ;
;  oData[27]       ; iClk       ; 7.055 ; 7.055 ; Rise       ; iClk            ;
;  oData[28]       ; iClk       ; 7.154 ; 7.154 ; Rise       ; iClk            ;
;  oData[29]       ; iClk       ; 7.172 ; 7.172 ; Rise       ; iClk            ;
;  oData[30]       ; iClk       ; 6.992 ; 6.992 ; Rise       ; iClk            ;
;  oData[31]       ; iClk       ; 6.998 ; 6.998 ; Rise       ; iClk            ;
; state_ctrl       ; iClk       ; 8.788 ; 8.788 ; Rise       ; iClk            ;
; DATA_IN[*]       ; iClk       ; 9.510 ; 9.510 ; Fall       ; iClk            ;
;  DATA_IN[0]      ; iClk       ; 7.567 ; 7.567 ; Fall       ; iClk            ;
;  DATA_IN[1]      ; iClk       ; 8.107 ; 8.107 ; Fall       ; iClk            ;
;  DATA_IN[2]      ; iClk       ; 7.619 ; 7.619 ; Fall       ; iClk            ;
;  DATA_IN[3]      ; iClk       ; 8.184 ; 8.184 ; Fall       ; iClk            ;
;  DATA_IN[4]      ; iClk       ; 7.871 ; 7.871 ; Fall       ; iClk            ;
;  DATA_IN[5]      ; iClk       ; 7.332 ; 7.332 ; Fall       ; iClk            ;
;  DATA_IN[6]      ; iClk       ; 8.106 ; 8.106 ; Fall       ; iClk            ;
;  DATA_IN[7]      ; iClk       ; 7.983 ; 7.983 ; Fall       ; iClk            ;
;  DATA_IN[8]      ; iClk       ; 7.947 ; 7.947 ; Fall       ; iClk            ;
;  DATA_IN[9]      ; iClk       ; 7.873 ; 7.873 ; Fall       ; iClk            ;
;  DATA_IN[10]     ; iClk       ; 9.234 ; 9.234 ; Fall       ; iClk            ;
;  DATA_IN[11]     ; iClk       ; 9.510 ; 9.510 ; Fall       ; iClk            ;
;  DATA_IN[12]     ; iClk       ; 8.250 ; 8.250 ; Fall       ; iClk            ;
;  DATA_IN[13]     ; iClk       ; 9.051 ; 9.051 ; Fall       ; iClk            ;
;  DATA_IN[14]     ; iClk       ; 8.543 ; 8.543 ; Fall       ; iClk            ;
;  DATA_IN[15]     ; iClk       ; 8.163 ; 8.163 ; Fall       ; iClk            ;
;  DATA_IN[16]     ; iClk       ; 8.474 ; 8.474 ; Fall       ; iClk            ;
;  DATA_IN[17]     ; iClk       ; 8.748 ; 8.748 ; Fall       ; iClk            ;
;  DATA_IN[18]     ; iClk       ; 7.965 ; 7.965 ; Fall       ; iClk            ;
;  DATA_IN[19]     ; iClk       ; 9.195 ; 9.195 ; Fall       ; iClk            ;
;  DATA_IN[20]     ; iClk       ; 8.519 ; 8.519 ; Fall       ; iClk            ;
;  DATA_IN[21]     ; iClk       ; 9.010 ; 9.010 ; Fall       ; iClk            ;
;  DATA_IN[22]     ; iClk       ; 7.769 ; 7.769 ; Fall       ; iClk            ;
;  DATA_IN[23]     ; iClk       ; 8.810 ; 8.810 ; Fall       ; iClk            ;
;  DATA_IN[24]     ; iClk       ; 9.146 ; 9.146 ; Fall       ; iClk            ;
;  DATA_IN[25]     ; iClk       ; 8.359 ; 8.359 ; Fall       ; iClk            ;
;  DATA_IN[26]     ; iClk       ; 8.187 ; 8.187 ; Fall       ; iClk            ;
;  DATA_IN[27]     ; iClk       ; 8.372 ; 8.372 ; Fall       ; iClk            ;
;  DATA_IN[28]     ; iClk       ; 8.231 ; 8.231 ; Fall       ; iClk            ;
;  DATA_IN[29]     ; iClk       ; 8.526 ; 8.526 ; Fall       ; iClk            ;
;  DATA_IN[30]     ; iClk       ; 8.512 ; 8.512 ; Fall       ; iClk            ;
;  DATA_IN[31]     ; iClk       ; 8.384 ; 8.384 ; Fall       ; iClk            ;
+------------------+------------+-------+-------+------------+-----------------+


+------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                ;
+------------------+------------+-------+-------+------------+-----------------+
; Data Port        ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------------+------------+-------+-------+------------+-----------------+
; DATA_VALID       ; iClk       ; 4.082 ; 4.082 ; Rise       ; iClk            ;
; START            ; iClk       ; 4.460 ; 4.460 ; Rise       ; iClk            ;
; load_counter[*]  ; iClk       ; 4.538 ; 4.538 ; Rise       ; iClk            ;
;  load_counter[0] ; iClk       ; 4.538 ; 4.538 ; Rise       ; iClk            ;
;  load_counter[1] ; iClk       ; 4.549 ; 4.549 ; Rise       ; iClk            ;
;  load_counter[2] ; iClk       ; 4.686 ; 4.686 ; Rise       ; iClk            ;
;  load_counter[3] ; iClk       ; 4.791 ; 4.791 ; Rise       ; iClk            ;
; oData[*]         ; iClk       ; 3.922 ; 3.922 ; Rise       ; iClk            ;
;  oData[0]        ; iClk       ; 4.125 ; 4.125 ; Rise       ; iClk            ;
;  oData[1]        ; iClk       ; 4.506 ; 4.506 ; Rise       ; iClk            ;
;  oData[2]        ; iClk       ; 3.969 ; 3.969 ; Rise       ; iClk            ;
;  oData[3]        ; iClk       ; 4.513 ; 4.513 ; Rise       ; iClk            ;
;  oData[4]        ; iClk       ; 4.225 ; 4.225 ; Rise       ; iClk            ;
;  oData[5]        ; iClk       ; 3.936 ; 3.936 ; Rise       ; iClk            ;
;  oData[6]        ; iClk       ; 4.114 ; 4.114 ; Rise       ; iClk            ;
;  oData[7]        ; iClk       ; 4.041 ; 4.041 ; Rise       ; iClk            ;
;  oData[8]        ; iClk       ; 3.990 ; 3.990 ; Rise       ; iClk            ;
;  oData[9]        ; iClk       ; 3.950 ; 3.950 ; Rise       ; iClk            ;
;  oData[10]       ; iClk       ; 3.985 ; 3.985 ; Rise       ; iClk            ;
;  oData[11]       ; iClk       ; 4.108 ; 4.108 ; Rise       ; iClk            ;
;  oData[12]       ; iClk       ; 4.114 ; 4.114 ; Rise       ; iClk            ;
;  oData[13]       ; iClk       ; 3.986 ; 3.986 ; Rise       ; iClk            ;
;  oData[14]       ; iClk       ; 4.238 ; 4.238 ; Rise       ; iClk            ;
;  oData[15]       ; iClk       ; 4.066 ; 4.066 ; Rise       ; iClk            ;
;  oData[16]       ; iClk       ; 4.387 ; 4.387 ; Rise       ; iClk            ;
;  oData[17]       ; iClk       ; 3.971 ; 3.971 ; Rise       ; iClk            ;
;  oData[18]       ; iClk       ; 4.116 ; 4.116 ; Rise       ; iClk            ;
;  oData[19]       ; iClk       ; 3.922 ; 3.922 ; Rise       ; iClk            ;
;  oData[20]       ; iClk       ; 4.107 ; 4.107 ; Rise       ; iClk            ;
;  oData[21]       ; iClk       ; 4.264 ; 4.264 ; Rise       ; iClk            ;
;  oData[22]       ; iClk       ; 4.241 ; 4.241 ; Rise       ; iClk            ;
;  oData[23]       ; iClk       ; 4.094 ; 4.094 ; Rise       ; iClk            ;
;  oData[24]       ; iClk       ; 4.033 ; 4.033 ; Rise       ; iClk            ;
;  oData[25]       ; iClk       ; 3.923 ; 3.923 ; Rise       ; iClk            ;
;  oData[26]       ; iClk       ; 3.988 ; 3.988 ; Rise       ; iClk            ;
;  oData[27]       ; iClk       ; 3.982 ; 3.982 ; Rise       ; iClk            ;
;  oData[28]       ; iClk       ; 3.935 ; 3.935 ; Rise       ; iClk            ;
;  oData[29]       ; iClk       ; 4.008 ; 4.008 ; Rise       ; iClk            ;
;  oData[30]       ; iClk       ; 3.943 ; 3.943 ; Rise       ; iClk            ;
;  oData[31]       ; iClk       ; 3.933 ; 3.933 ; Rise       ; iClk            ;
; state_ctrl       ; iClk       ; 4.698 ; 4.698 ; Rise       ; iClk            ;
; DATA_IN[*]       ; iClk       ; 3.958 ; 3.958 ; Fall       ; iClk            ;
;  DATA_IN[0]      ; iClk       ; 4.062 ; 4.062 ; Fall       ; iClk            ;
;  DATA_IN[1]      ; iClk       ; 4.357 ; 4.357 ; Fall       ; iClk            ;
;  DATA_IN[2]      ; iClk       ; 4.116 ; 4.116 ; Fall       ; iClk            ;
;  DATA_IN[3]      ; iClk       ; 4.359 ; 4.359 ; Fall       ; iClk            ;
;  DATA_IN[4]      ; iClk       ; 4.253 ; 4.253 ; Fall       ; iClk            ;
;  DATA_IN[5]      ; iClk       ; 3.958 ; 3.958 ; Fall       ; iClk            ;
;  DATA_IN[6]      ; iClk       ; 4.289 ; 4.289 ; Fall       ; iClk            ;
;  DATA_IN[7]      ; iClk       ; 4.220 ; 4.220 ; Fall       ; iClk            ;
;  DATA_IN[8]      ; iClk       ; 4.207 ; 4.207 ; Fall       ; iClk            ;
;  DATA_IN[9]      ; iClk       ; 4.224 ; 4.224 ; Fall       ; iClk            ;
;  DATA_IN[10]     ; iClk       ; 4.900 ; 4.900 ; Fall       ; iClk            ;
;  DATA_IN[11]     ; iClk       ; 5.001 ; 5.001 ; Fall       ; iClk            ;
;  DATA_IN[12]     ; iClk       ; 4.345 ; 4.345 ; Fall       ; iClk            ;
;  DATA_IN[13]     ; iClk       ; 4.812 ; 4.812 ; Fall       ; iClk            ;
;  DATA_IN[14]     ; iClk       ; 4.566 ; 4.566 ; Fall       ; iClk            ;
;  DATA_IN[15]     ; iClk       ; 4.378 ; 4.378 ; Fall       ; iClk            ;
;  DATA_IN[16]     ; iClk       ; 4.559 ; 4.559 ; Fall       ; iClk            ;
;  DATA_IN[17]     ; iClk       ; 4.670 ; 4.670 ; Fall       ; iClk            ;
;  DATA_IN[18]     ; iClk       ; 4.281 ; 4.281 ; Fall       ; iClk            ;
;  DATA_IN[19]     ; iClk       ; 4.813 ; 4.813 ; Fall       ; iClk            ;
;  DATA_IN[20]     ; iClk       ; 4.474 ; 4.474 ; Fall       ; iClk            ;
;  DATA_IN[21]     ; iClk       ; 4.900 ; 4.900 ; Fall       ; iClk            ;
;  DATA_IN[22]     ; iClk       ; 4.266 ; 4.266 ; Fall       ; iClk            ;
;  DATA_IN[23]     ; iClk       ; 4.716 ; 4.716 ; Fall       ; iClk            ;
;  DATA_IN[24]     ; iClk       ; 4.849 ; 4.849 ; Fall       ; iClk            ;
;  DATA_IN[25]     ; iClk       ; 4.478 ; 4.478 ; Fall       ; iClk            ;
;  DATA_IN[26]     ; iClk       ; 4.406 ; 4.406 ; Fall       ; iClk            ;
;  DATA_IN[27]     ; iClk       ; 4.495 ; 4.495 ; Fall       ; iClk            ;
;  DATA_IN[28]     ; iClk       ; 4.395 ; 4.395 ; Fall       ; iClk            ;
;  DATA_IN[29]     ; iClk       ; 4.559 ; 4.559 ; Fall       ; iClk            ;
;  DATA_IN[30]     ; iClk       ; 4.566 ; 4.566 ; Fall       ; iClk            ;
;  DATA_IN[31]     ; iClk       ; 4.498 ; 4.498 ; Fall       ; iClk            ;
+------------------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                                                           ;
+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                    ; To Clock                                                                      ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+----------+----------+----------+----------+
; iClk                                                                          ; iClk                                                                          ; 931873   ; 512      ; 992      ; 0        ;
; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|STN ; iClk                                                                          ; 205205   ; 1        ; 0        ; 0        ;
; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|STN ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|STN ; 57       ; 0        ; 0        ; 0        ;
+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                    ; To Clock                                                                      ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+----------+----------+----------+----------+
; iClk                                                                          ; iClk                                                                          ; 931873   ; 512      ; 992      ; 0        ;
; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|STN ; iClk                                                                          ; 205205   ; 1        ; 0        ; 0        ;
; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|STN ; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|STN ; 57       ; 0        ; 0        ; 0        ;
+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+--------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                   ;
+-------------------------------------------------------------------------------+----------+----------+----------+----------+----------+
; From Clock                                                                    ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------------------------------------+----------+----------+----------+----------+----------+
; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|STN ; iClk     ; 1        ; 1        ; 0        ; 0        ;
+-------------------------------------------------------------------------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+--------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                    ;
+-------------------------------------------------------------------------------+----------+----------+----------+----------+----------+
; From Clock                                                                    ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------------------------------------+----------+----------+----------+----------+----------+
; sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|STN ; iClk     ; 1        ; 1        ; 0        ; 0        ;
+-------------------------------------------------------------------------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 41    ; 41   ;
; Unconstrained Input Port Paths  ; 6461  ; 6461 ;
; Unconstrained Output Ports      ; 71    ; 71   ;
; Unconstrained Output Port Paths ; 71    ; 71   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Wed May 21 01:07:57 2025
Info: Command: quartus_sta sha256_optimizePowerArea -c sha256_optimizePowerArea
Info: qsta_default_script.tcl version: #1
Info (11104): Parallel Compilation has detected 16 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 12 of the 12 physical processors detected instead.
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): TimeQuest Timing Analyzer is analyzing 32 combinational loops as latches.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'sha256_optimizePowerArea.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name iClk iClk
    Info (332105): create_clock -period 1.000 -name sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|STN sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|STN
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -9.921
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -9.921     -7606.754 iClk 
    Info (332119):    -2.101       -11.420 sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|STN 
Info (332146): Worst-case hold slack is -2.548
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.548        -2.548 iClk 
    Info (332119):     0.391         0.000 sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|STN 
Info (332146): Worst-case recovery slack is 0.843
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.843         0.000 iClk 
Info (332146): Worst-case removal slack is -0.573
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.573        -0.573 iClk 
Info (332146): Worst-case minimum pulse width slack is -1.380
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.380     -1866.380 iClk 
    Info (332119):    -0.500        -6.000 sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|STN 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -4.052
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -4.052     -2800.164 iClk 
    Info (332119):    -0.417        -1.966 sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|STN 
Info (332146): Worst-case hold slack is -1.591
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.591        -1.591 iClk 
    Info (332119):     0.215         0.000 sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|STN 
Info (332146): Worst-case recovery slack is 0.721
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.721         0.000 iClk 
Info (332146): Worst-case removal slack is -0.341
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.341        -0.341 iClk 
Info (332146): Worst-case minimum pulse width slack is -1.380
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.380     -1866.380 iClk 
    Info (332119):    -0.500        -6.000 sha256_optimizePowerAreaVerilog:sha256_core|message_compression:b2v_inst1|STN 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 4694 megabytes
    Info: Processing ended: Wed May 21 01:08:00 2025
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:02


