Release 14.2 - xst P.28xd (lin)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.17 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.17 secs
 
--> 
Reading design: nexys3.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "nexys3.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "nexys3"
Output Format                      : NGC
Target Device                      : xc6slx16-2-csg324

---- Source Options
Top Module Name                    : nexys3_top
Automatic FSM Extraction           : Yes
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : NO
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : Yes

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Move First FlipFlop Stage          : YES
Move Last FlipFlop Stage           : YES
Optimize Instantiated Primitives   : YES
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : No

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 2
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : YES
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "/mnt/scratch/ZPUino-HDL/zpu/hdl/zpuino/boards/nexys3/S6LX16/zpu_config.vhd" into library work
Parsing package <zpu_config>.
Parsing VHDL file "/mnt/scratch/ZPUino-HDL/zpu/hdl/zpuino/zpupkg.vhd" into library work
Parsing package <zpupkg>.
Parsing VHDL file "/mnt/scratch/ZPUino-HDL/zpu/hdl/zpuino/boards/nexys3/S6LX16/zpuino_config.vhd" into library work
Parsing package <zpuino_config>.
Parsing VHDL file "/mnt/scratch/ZPUino-HDL/zpu/hdl/zpuino/zpuinopkg.vhd" into library work
Parsing package <zpuinopkg>.
Parsing VHDL file "/mnt/scratch/ZPUino-HDL/zpu/hdl/zpuino/prescaler.vhd" into library work
Parsing entity <prescaler>.
Parsing architecture <behave> of entity <prescaler>.
Parsing VHDL file "/mnt/scratch/ZPUino-HDL/zpu/hdl/zpuino/uart_brgen.vhd" into library work
Parsing entity <uart_brgen>.
Parsing architecture <behave> of entity <uart_brgen>.
Parsing VHDL file "/mnt/scratch/ZPUino-HDL/zpu/hdl/zpuino/tx_unit.vhd" into library work
Parsing entity <TxUnit>.
Parsing architecture <Behaviour> of entity <txunit>.
Parsing VHDL file "/mnt/scratch/ZPUino-HDL/zpu/hdl/zpuino/timer.vhd" into library work
Parsing entity <timer>.
Parsing architecture <behave> of entity <timer>.
Parsing VHDL file "/mnt/scratch/ZPUino-HDL/zpu/hdl/zpuino/spiclkgen.vhd" into library work
Parsing entity <spiclkgen>.
Parsing architecture <behave> of entity <spiclkgen>.
Parsing VHDL file "/mnt/scratch/ZPUino-HDL/zpu/hdl/zpuino/spi.vhd" into library work
Parsing entity <spi>.
Parsing architecture <behave> of entity <spi>.
Parsing VHDL file "/mnt/scratch/ZPUino-HDL/zpu/hdl/zpuino/zpuino_uart_rx.vhd" into library work
Parsing entity <zpuino_uart_rx>.
Parsing architecture <behave> of entity <zpuino_uart_rx>.
Parsing VHDL file "/mnt/scratch/ZPUino-HDL/zpu/hdl/zpuino/zpuino_uart_mv_filter.vhd" into library work
Parsing entity <zpuino_uart_mv_filter>.
Parsing architecture <behave> of entity <zpuino_uart_mv_filter>.
Parsing VHDL file "/mnt/scratch/ZPUino-HDL/zpu/hdl/zpuino/fifo.vhd" into library work
Parsing entity <fifo>.
Parsing architecture <behave> of entity <fifo>.
Parsing VHDL file "/mnt/scratch/ZPUino-HDL/zpu/hdl/zpuino/boards/nexys3/S6LX16/prom-generic-dp-32.vhd" into library work
Parsing entity <prom_generic_dualport>.
Parsing architecture <behave> of entity <prom_generic_dualport>.
Parsing VHDL file "/mnt/scratch/ZPUino-HDL/zpu/hdl/zpuino/zpuino_uart.vhd" into library work
Parsing entity <zpuino_uart>.
Parsing architecture <behave> of entity <zpuino_uart>.
Parsing VHDL file "/mnt/scratch/ZPUino-HDL/zpu/hdl/zpuino/zpuino_timers.vhd" into library work
Parsing entity <zpuino_timers>.
Parsing architecture <behave> of entity <zpuino_timers>.
Parsing VHDL file "/mnt/scratch/ZPUino-HDL/zpu/hdl/zpuino/zpuino_spi.vhd" into library work
Parsing entity <zpuino_spi>.
Parsing architecture <behave> of entity <zpuino_spi>.
Parsing VHDL file "/mnt/scratch/ZPUino-HDL/zpu/hdl/zpuino/zpuino_sigmadelta.vhd" into library work
Parsing entity <zpuino_sigmadelta>.
Parsing architecture <behave> of entity <zpuino_sigmadelta>.
Parsing VHDL file "/mnt/scratch/ZPUino-HDL/zpu/hdl/zpuino/zpuino_intr.vhd" into library work
Parsing entity <zpuino_intr>.
Parsing architecture <behave> of entity <zpuino_intr>.
Parsing VHDL file "/mnt/scratch/ZPUino-HDL/zpu/hdl/zpuino/zpuino_gpio.vhd" into library work
Parsing entity <zpuino_gpio>.
Parsing architecture <behave> of entity <zpuino_gpio>.
Parsing VHDL file "/mnt/scratch/ZPUino-HDL/zpu/hdl/zpuino/zpuino_serialreset.vhd" into library work
Parsing entity <zpuino_serialreset>.
Parsing architecture <behave> of entity <zpuino_serialreset>.
Parsing VHDL file "/mnt/scratch/ZPUino-HDL/zpu/hdl/zpuino/zpuino_crc16.vhd" into library work
Parsing entity <zpuino_crc16>.
Parsing architecture <behave> of entity <zpuino_crc16>.
Parsing VHDL file "/mnt/scratch/ZPUino-HDL/zpu/hdl/zpuino/zpuino_adc.vhd" into library work
Parsing entity <zpuino_adc>.
Parsing architecture <behave> of entity <zpuino_adc>.
Parsing VHDL file "/mnt/scratch/ZPUino-HDL/zpu/hdl/zpuino/zpuino_empty_device.vhd" into library work
Parsing entity <zpuino_empty_device>.
Parsing architecture <behave> of entity <zpuino_empty_device>.
Parsing VHDL file "/mnt/scratch/ZPUino-HDL/zpu/hdl/zpuino/dualport_ram.vhd" into library work
Parsing entity <dualport_ram>.
Parsing architecture <behave> of entity <dualport_ram>.
Parsing VHDL file "/mnt/scratch/ZPUino-HDL/zpu/hdl/zpuino/wishbonepkg.vhd" into library work
Parsing package <wishbonepkg>.
Parsing VHDL file "/mnt/scratch/ZPUino-HDL/zpu/hdl/zpuino/zpu_core_extreme.vhd" into library work
Parsing entity <zpu_core_extreme>.
Parsing architecture <behave> of entity <zpu_core_extreme>.
Parsing VHDL file "/mnt/scratch/ZPUino-HDL/zpu/hdl/zpuino/zpuino_io.vhd" into library work
Parsing entity <zpuino_io>.
Parsing architecture <behave> of entity <zpuino_io>.
Parsing VHDL file "/mnt/scratch/ZPUino-HDL/zpu/hdl/zpuino/zpuino_top.vhd" into library work
Parsing entity <zpuino_top>.
Parsing architecture <behave> of entity <zpuino_top>.
Parsing VHDL file "/mnt/scratch/ZPUino-HDL/zpu/hdl/zpuino/boards/nexys3/S6LX16/clkgen.vhd" into library work
Parsing entity <clkgen>.
Parsing architecture <behave> of entity <clkgen>.
Parsing VHDL file "/mnt/scratch/ZPUino-HDL/zpu/hdl/zpuino/boards/nexys3/S6LX16/stack.vhd" into library work
Parsing entity <zpuino_stack>.
Parsing architecture <behave> of entity <zpuino_stack>.
Parsing VHDL file "/mnt/scratch/ZPUino-HDL/zpu/hdl/zpuino/pad.vhd" into library work
Parsing package <pad>.
Parsing entity <isync>.
Parsing architecture <behave> of entity <isync>.
Parsing entity <iopad>.
Parsing architecture <behave> of entity <iopad>.
Parsing entity <ipad>.
Parsing architecture <behave> of entity <ipad>.
Parsing entity <opad>.
Parsing architecture <behave> of entity <opad>.
Parsing VHDL file "/mnt/scratch/ZPUino-HDL/zpu/hdl/zpuino/boards/nexys3/S6LX16/nexys3_top.vhd" into library work
Parsing entity <nexys3_top>.
Parsing architecture <behave> of entity <nexys3_top>.
Parsing VHDL file "/mnt/scratch/ZPUino-HDL/zpu/hdl/zpuino/sram_ctrl.vhd" into library work
Parsing entity <sram_ctrl>.
Parsing architecture <behave> of entity <sram_ctrl>.
Parsing VHDL file "/mnt/scratch/ZPUino-HDL/zpu/hdl/zpuino/cachefill.vhd" into library work
Parsing entity <cachefill>.
Parsing architecture <behave> of entity <cachefill>.
Parsing VHDL file "/mnt/scratch/ZPUino-HDL/zpu/hdl/zpuino/zpuino_vga2.vhd" into library work
Parsing entity <zpuino_vga2>.
Parsing architecture <behave> of entity <zpuino_vga2>.
Parsing VHDL file "/mnt/scratch/ZPUino-HDL/zpu/hdl/zpuino/wbarb2_1.vhd" into library work
Parsing entity <wbarb2_1>.
Parsing architecture <behave> of entity <wbarb2_1>.
Parsing VHDL file "/mnt/scratch/ZPUino-HDL/zpu/hdl/zpuino/wbmux2.vhd" into library work
Parsing entity <wbmux2>.
Parsing architecture <behave> of entity <wbmux2>.
Parsing VHDL file "/mnt/scratch/ZPUino-HDL/zpu/hdl/zpuino/wb_rom_ram.vhd" into library work
Parsing entity <wb_rom_ram>.
Parsing architecture <behave> of entity <wb_rom_ram>.
Parsing VHDL file "/mnt/scratch/ZPUino-HDL/zpu/hdl/zpuino/wb_char_ram_8x8.vhd" into library work
Parsing entity <wb_char_ram_8x8>.
Parsing architecture <behave> of entity <wb_char_ram_8x8>.
Parsing VHDL file "/mnt/scratch/ZPUino-HDL/zpu/hdl/zpuino/wishbonepkg.vhd" into library work
Parsing package <wishbonepkg>.
Parsing VHDL file "/mnt/scratch/ZPUino-HDL/zpu/hdl/zpuino/shifter.vhd" into library work
Parsing entity <lshifter>.
Parsing architecture <behave> of entity <lshifter>.
Parsing VHDL file "/mnt/scratch/ZPUino-HDL/zpu/hdl/zpuino/mult.vhd" into library work
Parsing entity <multiplier>.
Parsing architecture <behave> of entity <multiplier>.
Parsing VHDL file "/mnt/scratch/ZPUino-HDL/zpu/hdl/zpuino/pulse.vhd" into library work
Parsing entity <pulse>.
Parsing architecture <behave> of entity <pulse>.
Parsing VHDL file "/mnt/scratch/ZPUino-HDL/zpu/hdl/zpuino/zpuino_debug_core.vhd" into library work
Parsing entity <zpuino_debug_core>.
Parsing architecture <behave> of entity <zpuino_debug_core>.
Parsing VHDL file "/mnt/scratch/ZPUino-HDL/zpu/hdl/zpuino/zpuino_debug_jtag.vhd" into library work
Parsing entity <zpuino_debug_jtag>.
Parsing architecture <behave> of entity <zpuino_debug_jtag>.
Parsing VHDL file "/mnt/scratch/ZPUino-HDL/zpu/hdl/zpuino/zpuino_debug_spartan6.vhd" into library work
Parsing entity <zpuino_debug_spartan6>.
Parsing architecture <behave> of entity <zpuino_debug_spartan6>.
Parsing VHDL file "/mnt/scratch/ZPUino-HDL/zpu/hdl/zpuino/jtag_chain.vhd" into library work
Parsing entity <jtag_chain>.
Parsing architecture <behave> of entity <jtag_chain>.
Parsing VHDL file "/mnt/scratch/ZPUino-HDL/zpu/hdl/zpuino/gh_vhdl_lib/memory/gh_fifo_async_rrd_sr_wf.vhd" into library work
Parsing entity <gh_fifo_async_rrd_sr_wf>.
Parsing architecture <a> of entity <gh_fifo_async_rrd_sr_wf>.
Parsing VHDL file "/mnt/scratch/ZPUino-HDL/zpu/hdl/zpuino/gh_vhdl_lib/memory/gh_sram_1wp_2rp_sc.vhd" into library work
Parsing entity <gh_sram_1wp_2rp_sc>.
Parsing architecture <a> of entity <gh_sram_1wp_2rp_sc>.
Parsing VHDL file "/mnt/scratch/ZPUino-HDL/zpu/hdl/zpuino/gh_vhdl_lib/custom_MSI/gh_binary2gray.vhd" into library work
Parsing entity <gh_binary2gray>.
Parsing architecture <a> of entity <gh_binary2gray>.
Parsing VHDL file "/mnt/scratch/ZPUino-HDL/zpu/hdl/zpuino/gh_vhdl_lib/custom_MSI/gh_gray2binary.vhd" into library work
Parsing entity <gh_gray2binary>.
Parsing architecture <a> of entity <gh_gray2binary>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <nexys3_top> (architecture <behave>) from library <work>.

Elaborating entity <zpuino_serialreset> (architecture <behave>) with generics from library <work>.

Elaborating entity <clkgen> (architecture <behave>) from library <work>.

Elaborating entity <iopad> (architecture <behave>) from library <work>.

Elaborating entity <isync> (architecture <behave>) from library <work>.

Elaborating entity <opad> (architecture <behave>) from library <work>.

Elaborating entity <ipad> (architecture <behave>) from library <work>.

Elaborating entity <zpuino_top> (architecture <behave>) from library <work>.

Elaborating entity <zpu_core_extreme> (architecture <behave>) from library <work>.

Elaborating entity <lshifter> (architecture <behave>) with generics from library <work>.
INFO:HDLCompiler:679 - "/mnt/scratch/ZPUino-HDL/zpu/hdl/zpuino/shifter.vhd" Line 81. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "/mnt/scratch/ZPUino-HDL/zpu/hdl/zpuino/zpu_core_extreme.vhd" Line 405. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "/mnt/scratch/ZPUino-HDL/zpu/hdl/zpuino/zpu_core_extreme.vhd" Line 1307. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "/mnt/scratch/ZPUino-HDL/zpu/hdl/zpuino/zpu_core_extreme.vhd" Line 1391. Case statement is complete. others clause is never selected
WARNING:HDLCompiler:1127 - "/mnt/scratch/ZPUino-HDL/zpu/hdl/zpuino/zpu_core_extreme.vhd" Line 883: Assignment to instruction_executed ignored, since the identifier is never used

Elaborating entity <zpuino_stack> (architecture <behave>) from library <work>.
WARNING:HDLCompiler:871 - "/mnt/scratch/ZPUino-HDL/zpu/hdl/zpuino/boards/nexys3/S6LX16/stack.vhd" Line 31: Using initial value "0000" for dipa since it is never assigned

Elaborating entity <wb_rom_ram> (architecture <behave>) from library <work>.

Elaborating entity <dualport_ram> (architecture <behave>) with generics from library <work>.
WARNING:HDLCompiler:1127 - "/mnt/scratch/ZPUino-HDL/zpu/hdl/zpuino/dualport_ram.vhd" Line 96: Assignment to memawriteenable_i ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/mnt/scratch/ZPUino-HDL/zpu/hdl/zpuino/dualport_ram.vhd" Line 97: Assignment to membwriteenable_i ignored, since the identifier is never used

Elaborating entity <prom_generic_dualport> (architecture <behave>) from library <work>.

Elaborating entity <zpuino_debug_core> (architecture <behave>) from library <work>.
INFO:HDLCompiler:679 - "/mnt/scratch/ZPUino-HDL/zpu/hdl/zpuino/zpuino_debug_core.vhd" Line 183. Case statement is complete. others clause is never selected

Elaborating entity <zpuino_io> (architecture <behave>) from library <work>.

Elaborating entity <zpuino_intr> (architecture <behave>) with generics from library <work>.
WARNING:HDLCompiler:634 - "/mnt/scratch/ZPUino-HDL/zpu/hdl/zpuino/zpuino_io.vhd" Line 76: Net <ivecs[17]> does not have a driver.

Elaborating entity <wbmux2> (architecture <behave>) with generics from library <work>.

Elaborating entity <wbarb2_1> (architecture <behave>) with generics from library <work>.
INFO:HDLCompiler:679 - "/mnt/scratch/ZPUino-HDL/zpu/hdl/zpuino/wbarb2_1.vhd" Line 92. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "/mnt/scratch/ZPUino-HDL/zpu/hdl/zpuino/wbarb2_1.vhd" Line 119. Case statement is complete. others clause is never selected
WARNING:HDLCompiler:634 - "/mnt/scratch/ZPUino-HDL/zpu/hdl/zpuino/zpuino_top.vhd" Line 298: Net <rom_wb_adr_i[27]> does not have a driver.

Elaborating entity <zpuino_spi> (architecture <behave>) from library <work>.

Elaborating entity <spi> (architecture <behave>) from library <work>.
INFO:HDLCompiler:679 - "/mnt/scratch/ZPUino-HDL/zpu/hdl/zpuino/spi.vhd" Line 115. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "/mnt/scratch/ZPUino-HDL/zpu/hdl/zpuino/spi.vhd" Line 156. Case statement is complete. others clause is never selected

Elaborating entity <spiclkgen> (architecture <behave>) from library <work>.

Elaborating entity <prescaler> (architecture <behave>) from library <work>.
INFO:HDLCompiler:679 - "/mnt/scratch/ZPUino-HDL/zpu/hdl/zpuino/prescaler.vhd" Line 137. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "/mnt/scratch/ZPUino-HDL/zpu/hdl/zpuino/zpuino_spi.vhd" Line 255. Case statement is complete. others clause is never selected

Elaborating entity <zpuino_uart> (architecture <behave>) with generics from library <work>.
WARNING:HDLCompiler:871 - "/mnt/scratch/ZPUino-HDL/zpu/hdl/zpuino/zpuino_uart.vhd" Line 122: Using initial value "0000000000001111" for divider_tx since it is never assigned

Elaborating entity <zpuino_uart_rx> (architecture <behave>) from library <work>.

Elaborating entity <zpuino_uart_mv_filter> (architecture <behave>) with generics from library <work>.

Elaborating entity <uart_brgen> (architecture <behave>) from library <work>.
INFO:HDLCompiler:679 - "/mnt/scratch/ZPUino-HDL/zpu/hdl/zpuino/zpuino_uart_rx.vhd" Line 193. Case statement is complete. others clause is never selected
WARNING:HDLCompiler:1127 - "/mnt/scratch/ZPUino-HDL/zpu/hdl/zpuino/zpuino_uart_rx.vhd" Line 139: Assignment to start ignored, since the identifier is never used

Elaborating entity <TxUnit> (architecture <Behaviour>) from library <work>.

Elaborating entity <fifo> (architecture <behave>) with generics from library <work>.
INFO:HDLCompiler:679 - "/mnt/scratch/ZPUino-HDL/zpu/hdl/zpuino/zpuino_uart.vhd" Line 244. Case statement is complete. others clause is never selected

Elaborating entity <zpuino_gpio> (architecture <behave>) with generics from library <work>.
INFO:HDLCompiler:679 - "/mnt/scratch/ZPUino-HDL/zpu/hdl/zpuino/zpuino_gpio.vhd" Line 158. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "/mnt/scratch/ZPUino-HDL/zpu/hdl/zpuino/zpuino_gpio.vhd" Line 171. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "/mnt/scratch/ZPUino-HDL/zpu/hdl/zpuino/zpuino_gpio.vhd" Line 184. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "/mnt/scratch/ZPUino-HDL/zpu/hdl/zpuino/zpuino_gpio.vhd" Line 217. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "/mnt/scratch/ZPUino-HDL/zpu/hdl/zpuino/zpuino_gpio.vhd" Line 229. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "/mnt/scratch/ZPUino-HDL/zpu/hdl/zpuino/zpuino_gpio.vhd" Line 242. Case statement is complete. others clause is never selected
WARNING:HDLCompiler:634 - "/mnt/scratch/ZPUino-HDL/zpu/hdl/zpuino/zpuino_gpio.vhd" Line 89: Net <gpio_i_q[127]> does not have a driver.

Elaborating entity <zpuino_timers> (architecture <behave>) with generics from library <work>.

Elaborating entity <timer> (architecture <behave>) with generics from library <work>.
WARNING:HDLCompiler:92 - "/mnt/scratch/ZPUino-HDL/zpu/hdl/zpuino/timer.vhd" Line 231: do_interrupt should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/mnt/scratch/ZPUino-HDL/zpu/hdl/zpuino/timer.vhd" Line 258: tmr0_prescale_event should be on the sensitivity list of the process
INFO:HDLCompiler:679 - "/mnt/scratch/ZPUino-HDL/zpu/hdl/zpuino/timer.vhd" Line 297. Case statement is complete. others clause is never selected

Elaborating entity <timer> (architecture <behave>) with generics from library <work>.
INFO:HDLCompiler:679 - "/mnt/scratch/ZPUino-HDL/zpu/hdl/zpuino/timer.vhd" Line 310. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "/mnt/scratch/ZPUino-HDL/zpu/hdl/zpuino/zpuino_timers.vhd" Line 179. Case statement is complete. others clause is never selected

Elaborating entity <zpuino_sigmadelta> (architecture <behave>) from library <work>.
INFO:HDLCompiler:679 - "/mnt/scratch/ZPUino-HDL/zpu/hdl/zpuino/zpuino_sigmadelta.vhd" Line 136. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "/mnt/scratch/ZPUino-HDL/zpu/hdl/zpuino/zpuino_sigmadelta.vhd" Line 138. Case statement is complete. others clause is never selected

Elaborating entity <zpuino_crc16> (architecture <behave>) from library <work>.

Elaborating entity <zpuino_empty_device> (architecture <behave>) from library <work>.
ERROR:HDLCompiler:636 - "/mnt/scratch/ZPUino-HDL/zpu/hdl/zpuino/boards/nexys3/S6LX16/nexys3_top.vhd" Line 365: Net <gpio_o[52]> is already driven by input port <I>.
INFO - You can change the severity of this error message to warning using switch -change_error_to_warning "HDLCompiler:636"
Driver 0: gpio_inst/gpio_o[52] driven by output signal gpio_o[52] of instance Flip-Flop (gpio_inst).
Driver 0: gpio_inst/gpio_o[51] driven by output signal gpio_o[51] of instance Flip-Flop (gpio_inst).
Driver 0: gpio_inst/gpio_o[50] driven by output signal gpio_o[50] of instance Flip-Flop (gpio_inst).
Driver 0: gpio_inst/gpio_o[49] driven by output signal gpio_o[49] of instance Flip-Flop (gpio_inst).
WARNING:HDLCompiler:634 - "/mnt/scratch/ZPUino-HDL/zpu/hdl/zpuino/boards/nexys3/S6LX16/nexys3_top.vhd" Line 120: Net <gpio_i[56]> does not have a driver.
WARNING:HDLCompiler:634 - "/mnt/scratch/ZPUino-HDL/zpu/hdl/zpuino/boards/nexys3/S6LX16/nexys3_top.vhd" Line 134: Net <slot_read[4][31]> does not have a driver.
WARNING:HDLCompiler:634 - "/mnt/scratch/ZPUino-HDL/zpu/hdl/zpuino/boards/nexys3/S6LX16/nexys3_top.vhd" Line 137: Net <slot_ack[4]> does not have a driver.
WARNING:HDLCompiler:634 - "/mnt/scratch/ZPUino-HDL/zpu/hdl/zpuino/boards/nexys3/S6LX16/nexys3_top.vhd" Line 138: Net <slot_interrupt[8]> does not have a driver.
--> 


Total memory usage is 136980 kilobytes

Number of errors   :    1 (   0 filtered)
Number of warnings :   15 (   0 filtered)
Number of infos    :    0 (   0 filtered)

