{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1613132532730 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1613132532730 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb 12 17:52:12 2021 " "Processing started: Fri Feb 12 17:52:12 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1613132532730 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613132532730 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off TwoByFourDecode -c TwoByFourDecode " "Command: quartus_map --read_settings_files=on --write_settings_files=off TwoByFourDecode -c TwoByFourDecode" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613132532730 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1613132533368 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1613132533368 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/iitb/dld-vhdl/3/twobyfourdecodetest.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /iitb/dld-vhdl/3/twobyfourdecodetest.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 test-behavior " "Found design unit 1: test-behavior" {  } { { "../TwoByFourDecodeTest.vhd" "" { Text "C:/iitb/dld-vhdl/3/TwoByFourDecodeTest.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613132543865 ""} { "Info" "ISGN_ENTITY_NAME" "1 test " "Found entity 1: test" {  } { { "../TwoByFourDecodeTest.vhd" "" { Text "C:/iitb/dld-vhdl/3/TwoByFourDecodeTest.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613132543865 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613132543865 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/iitb/dld-vhdl/3/twobyonemux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /iitb/dld-vhdl/3/twobyonemux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TwobyOneMux-twobyOneMux_behaviour " "Found design unit 1: TwobyOneMux-twobyOneMux_behaviour" {  } { { "../TwoByOneMux.vhd" "" { Text "C:/iitb/dld-vhdl/3/TwoByOneMux.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613132543865 ""} { "Info" "ISGN_ENTITY_NAME" "1 TwobyOneMux " "Found entity 1: TwobyOneMux" {  } { { "../TwoByOneMux.vhd" "" { Text "C:/iitb/dld-vhdl/3/TwoByOneMux.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613132543865 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613132543865 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/iitb/dld-vhdl/3/twobyfourdecode.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /iitb/dld-vhdl/3/twobyfourdecode.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TwoByFourDecode-structure " "Found design unit 1: TwoByFourDecode-structure" {  } { { "../TwoByFourDecode.vhd" "" { Text "C:/iitb/dld-vhdl/3/TwoByFourDecode.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613132543883 ""} { "Info" "ISGN_ENTITY_NAME" "1 TwoByFourDecode " "Found entity 1: TwoByFourDecode" {  } { { "../TwoByFourDecode.vhd" "" { Text "C:/iitb/dld-vhdl/3/TwoByFourDecode.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613132543883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613132543883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/iitb/dld-vhdl/3/basic_gates.vhd 6 3 " "Found 6 design units, including 3 entities, in source file /iitb/dld-vhdl/3/basic_gates.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 and_gate-and_behaviour " "Found design unit 1: and_gate-and_behaviour" {  } { { "../basic_gates.vhd" "" { Text "C:/iitb/dld-vhdl/3/basic_gates.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613132543886 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 or_gate-or_behaviour " "Found design unit 2: or_gate-or_behaviour" {  } { { "../basic_gates.vhd" "" { Text "C:/iitb/dld-vhdl/3/basic_gates.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613132543886 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 not_gate-not_behaviour " "Found design unit 3: not_gate-not_behaviour" {  } { { "../basic_gates.vhd" "" { Text "C:/iitb/dld-vhdl/3/basic_gates.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613132543886 ""} { "Info" "ISGN_ENTITY_NAME" "1 and_gate " "Found entity 1: and_gate" {  } { { "../basic_gates.vhd" "" { Text "C:/iitb/dld-vhdl/3/basic_gates.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613132543886 ""} { "Info" "ISGN_ENTITY_NAME" "2 or_gate " "Found entity 2: or_gate" {  } { { "../basic_gates.vhd" "" { Text "C:/iitb/dld-vhdl/3/basic_gates.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613132543886 ""} { "Info" "ISGN_ENTITY_NAME" "3 not_gate " "Found entity 3: not_gate" {  } { { "../basic_gates.vhd" "" { Text "C:/iitb/dld-vhdl/3/basic_gates.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613132543886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613132543886 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TwoByFourDecode " "Elaborating entity \"TwoByFourDecode\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1613132543918 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TwobyOneMux TwobyOneMux:not1 " "Elaborating entity \"TwobyOneMux\" for hierarchy \"TwobyOneMux:not1\"" {  } { { "../TwoByFourDecode.vhd" "not1" { Text "C:/iitb/dld-vhdl/3/TwoByFourDecode.vhd" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613132543949 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "not_gate TwobyOneMux:not1\|not_gate:notgate " "Elaborating entity \"not_gate\" for hierarchy \"TwobyOneMux:not1\|not_gate:notgate\"" {  } { { "../TwoByOneMux.vhd" "notgate" { Text "C:/iitb/dld-vhdl/3/TwoByOneMux.vhd" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613132543965 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "and_gate TwobyOneMux:not1\|and_gate:andgate1 " "Elaborating entity \"and_gate\" for hierarchy \"TwobyOneMux:not1\|and_gate:andgate1\"" {  } { { "../TwoByOneMux.vhd" "andgate1" { Text "C:/iitb/dld-vhdl/3/TwoByOneMux.vhd" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613132544002 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or_gate TwobyOneMux:not1\|or_gate:orgate " "Elaborating entity \"or_gate\" for hierarchy \"TwobyOneMux:not1\|or_gate:orgate\"" {  } { { "../TwoByOneMux.vhd" "orgate" { Text "C:/iitb/dld-vhdl/3/TwoByOneMux.vhd" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613132544018 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1613132544665 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1613132545003 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613132545003 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "11 " "Implemented 11 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1613132545088 ""} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Implemented 4 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1613132545088 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4 " "Implemented 4 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1613132545088 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1613132545088 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "733 " "Peak virtual memory: 733 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1613132545150 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Feb 12 17:52:25 2021 " "Processing ended: Fri Feb 12 17:52:25 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1613132545150 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1613132545150 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1613132545150 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1613132545150 ""}
