
motor_sys_id_f446.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000070bc  080001d0  080001d0  000101d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000424  08007290  08007290  00017290  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080076b4  080076b4  000201dc  2**0
                  CONTENTS
  4 .ARM          00000008  080076b4  080076b4  000176b4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080076bc  080076bc  000201dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080076bc  080076bc  000176bc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080076c0  080076c0  000176c0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001dc  20000000  080076c4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000208  200001e0  080078a0  000201e0  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  200003e8  080078a0  000203e8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201dc  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000cdd9  00000000  00000000  0002020c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000205f  00000000  00000000  0002cfe5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000bb8  00000000  00000000  0002f048  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000af0  00000000  00000000  0002fc00  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00022af7  00000000  00000000  000306f0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000dc5e  00000000  00000000  000531e7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000d04f5  00000000  00000000  00060e45  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  0013133a  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000040e0  00000000  00000000  0013138c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	; (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	200001e0 	.word	0x200001e0
 80001ec:	00000000 	.word	0x00000000
 80001f0:	08007274 	.word	0x08007274

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	; (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	; (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	200001e4 	.word	0x200001e4
 800020c:	08007274 	.word	0x08007274

08000210 <strlen>:
 8000210:	4603      	mov	r3, r0
 8000212:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000216:	2a00      	cmp	r2, #0
 8000218:	d1fb      	bne.n	8000212 <strlen+0x2>
 800021a:	1a18      	subs	r0, r3, r0
 800021c:	3801      	subs	r0, #1
 800021e:	4770      	bx	lr

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <__aeabi_drsub>:
 80002c0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002c4:	e002      	b.n	80002cc <__adddf3>
 80002c6:	bf00      	nop

080002c8 <__aeabi_dsub>:
 80002c8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002cc <__adddf3>:
 80002cc:	b530      	push	{r4, r5, lr}
 80002ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002d6:	ea94 0f05 	teq	r4, r5
 80002da:	bf08      	it	eq
 80002dc:	ea90 0f02 	teqeq	r0, r2
 80002e0:	bf1f      	itttt	ne
 80002e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002f2:	f000 80e2 	beq.w	80004ba <__adddf3+0x1ee>
 80002f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002fe:	bfb8      	it	lt
 8000300:	426d      	neglt	r5, r5
 8000302:	dd0c      	ble.n	800031e <__adddf3+0x52>
 8000304:	442c      	add	r4, r5
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	ea82 0000 	eor.w	r0, r2, r0
 8000312:	ea83 0101 	eor.w	r1, r3, r1
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	2d36      	cmp	r5, #54	; 0x36
 8000320:	bf88      	it	hi
 8000322:	bd30      	pophi	{r4, r5, pc}
 8000324:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000328:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800032c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000330:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000334:	d002      	beq.n	800033c <__adddf3+0x70>
 8000336:	4240      	negs	r0, r0
 8000338:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800033c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000340:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000344:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000348:	d002      	beq.n	8000350 <__adddf3+0x84>
 800034a:	4252      	negs	r2, r2
 800034c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000350:	ea94 0f05 	teq	r4, r5
 8000354:	f000 80a7 	beq.w	80004a6 <__adddf3+0x1da>
 8000358:	f1a4 0401 	sub.w	r4, r4, #1
 800035c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000360:	db0d      	blt.n	800037e <__adddf3+0xb2>
 8000362:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000366:	fa22 f205 	lsr.w	r2, r2, r5
 800036a:	1880      	adds	r0, r0, r2
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	fa03 f20e 	lsl.w	r2, r3, lr
 8000374:	1880      	adds	r0, r0, r2
 8000376:	fa43 f305 	asr.w	r3, r3, r5
 800037a:	4159      	adcs	r1, r3
 800037c:	e00e      	b.n	800039c <__adddf3+0xd0>
 800037e:	f1a5 0520 	sub.w	r5, r5, #32
 8000382:	f10e 0e20 	add.w	lr, lr, #32
 8000386:	2a01      	cmp	r2, #1
 8000388:	fa03 fc0e 	lsl.w	ip, r3, lr
 800038c:	bf28      	it	cs
 800038e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	18c0      	adds	r0, r0, r3
 8000398:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800039c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003a0:	d507      	bpl.n	80003b2 <__adddf3+0xe6>
 80003a2:	f04f 0e00 	mov.w	lr, #0
 80003a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80003b2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003b6:	d31b      	bcc.n	80003f0 <__adddf3+0x124>
 80003b8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003bc:	d30c      	bcc.n	80003d8 <__adddf3+0x10c>
 80003be:	0849      	lsrs	r1, r1, #1
 80003c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c8:	f104 0401 	add.w	r4, r4, #1
 80003cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003d4:	f080 809a 	bcs.w	800050c <__adddf3+0x240>
 80003d8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003dc:	bf08      	it	eq
 80003de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003e2:	f150 0000 	adcs.w	r0, r0, #0
 80003e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ea:	ea41 0105 	orr.w	r1, r1, r5
 80003ee:	bd30      	pop	{r4, r5, pc}
 80003f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003f4:	4140      	adcs	r0, r0
 80003f6:	eb41 0101 	adc.w	r1, r1, r1
 80003fa:	3c01      	subs	r4, #1
 80003fc:	bf28      	it	cs
 80003fe:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000402:	d2e9      	bcs.n	80003d8 <__adddf3+0x10c>
 8000404:	f091 0f00 	teq	r1, #0
 8000408:	bf04      	itt	eq
 800040a:	4601      	moveq	r1, r0
 800040c:	2000      	moveq	r0, #0
 800040e:	fab1 f381 	clz	r3, r1
 8000412:	bf08      	it	eq
 8000414:	3320      	addeq	r3, #32
 8000416:	f1a3 030b 	sub.w	r3, r3, #11
 800041a:	f1b3 0220 	subs.w	r2, r3, #32
 800041e:	da0c      	bge.n	800043a <__adddf3+0x16e>
 8000420:	320c      	adds	r2, #12
 8000422:	dd08      	ble.n	8000436 <__adddf3+0x16a>
 8000424:	f102 0c14 	add.w	ip, r2, #20
 8000428:	f1c2 020c 	rsb	r2, r2, #12
 800042c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000430:	fa21 f102 	lsr.w	r1, r1, r2
 8000434:	e00c      	b.n	8000450 <__adddf3+0x184>
 8000436:	f102 0214 	add.w	r2, r2, #20
 800043a:	bfd8      	it	le
 800043c:	f1c2 0c20 	rsble	ip, r2, #32
 8000440:	fa01 f102 	lsl.w	r1, r1, r2
 8000444:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000448:	bfdc      	itt	le
 800044a:	ea41 010c 	orrle.w	r1, r1, ip
 800044e:	4090      	lslle	r0, r2
 8000450:	1ae4      	subs	r4, r4, r3
 8000452:	bfa2      	ittt	ge
 8000454:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000458:	4329      	orrge	r1, r5
 800045a:	bd30      	popge	{r4, r5, pc}
 800045c:	ea6f 0404 	mvn.w	r4, r4
 8000460:	3c1f      	subs	r4, #31
 8000462:	da1c      	bge.n	800049e <__adddf3+0x1d2>
 8000464:	340c      	adds	r4, #12
 8000466:	dc0e      	bgt.n	8000486 <__adddf3+0x1ba>
 8000468:	f104 0414 	add.w	r4, r4, #20
 800046c:	f1c4 0220 	rsb	r2, r4, #32
 8000470:	fa20 f004 	lsr.w	r0, r0, r4
 8000474:	fa01 f302 	lsl.w	r3, r1, r2
 8000478:	ea40 0003 	orr.w	r0, r0, r3
 800047c:	fa21 f304 	lsr.w	r3, r1, r4
 8000480:	ea45 0103 	orr.w	r1, r5, r3
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f1c4 040c 	rsb	r4, r4, #12
 800048a:	f1c4 0220 	rsb	r2, r4, #32
 800048e:	fa20 f002 	lsr.w	r0, r0, r2
 8000492:	fa01 f304 	lsl.w	r3, r1, r4
 8000496:	ea40 0003 	orr.w	r0, r0, r3
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	fa21 f004 	lsr.w	r0, r1, r4
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f094 0f00 	teq	r4, #0
 80004aa:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004ae:	bf06      	itte	eq
 80004b0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004b4:	3401      	addeq	r4, #1
 80004b6:	3d01      	subne	r5, #1
 80004b8:	e74e      	b.n	8000358 <__adddf3+0x8c>
 80004ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004be:	bf18      	it	ne
 80004c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004c4:	d029      	beq.n	800051a <__adddf3+0x24e>
 80004c6:	ea94 0f05 	teq	r4, r5
 80004ca:	bf08      	it	eq
 80004cc:	ea90 0f02 	teqeq	r0, r2
 80004d0:	d005      	beq.n	80004de <__adddf3+0x212>
 80004d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004d6:	bf04      	itt	eq
 80004d8:	4619      	moveq	r1, r3
 80004da:	4610      	moveq	r0, r2
 80004dc:	bd30      	pop	{r4, r5, pc}
 80004de:	ea91 0f03 	teq	r1, r3
 80004e2:	bf1e      	ittt	ne
 80004e4:	2100      	movne	r1, #0
 80004e6:	2000      	movne	r0, #0
 80004e8:	bd30      	popne	{r4, r5, pc}
 80004ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ee:	d105      	bne.n	80004fc <__adddf3+0x230>
 80004f0:	0040      	lsls	r0, r0, #1
 80004f2:	4149      	adcs	r1, r1
 80004f4:	bf28      	it	cs
 80004f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004fa:	bd30      	pop	{r4, r5, pc}
 80004fc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000500:	bf3c      	itt	cc
 8000502:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000506:	bd30      	popcc	{r4, r5, pc}
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800050c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000510:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000514:	f04f 0000 	mov.w	r0, #0
 8000518:	bd30      	pop	{r4, r5, pc}
 800051a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800051e:	bf1a      	itte	ne
 8000520:	4619      	movne	r1, r3
 8000522:	4610      	movne	r0, r2
 8000524:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000528:	bf1c      	itt	ne
 800052a:	460b      	movne	r3, r1
 800052c:	4602      	movne	r2, r0
 800052e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000532:	bf06      	itte	eq
 8000534:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000538:	ea91 0f03 	teqeq	r1, r3
 800053c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000540:	bd30      	pop	{r4, r5, pc}
 8000542:	bf00      	nop

08000544 <__aeabi_ui2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000558:	f04f 0500 	mov.w	r5, #0
 800055c:	f04f 0100 	mov.w	r1, #0
 8000560:	e750      	b.n	8000404 <__adddf3+0x138>
 8000562:	bf00      	nop

08000564 <__aeabi_i2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000578:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800057c:	bf48      	it	mi
 800057e:	4240      	negmi	r0, r0
 8000580:	f04f 0100 	mov.w	r1, #0
 8000584:	e73e      	b.n	8000404 <__adddf3+0x138>
 8000586:	bf00      	nop

08000588 <__aeabi_f2d>:
 8000588:	0042      	lsls	r2, r0, #1
 800058a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800058e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000592:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000596:	bf1f      	itttt	ne
 8000598:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800059c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005a0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005a4:	4770      	bxne	lr
 80005a6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80005aa:	bf08      	it	eq
 80005ac:	4770      	bxeq	lr
 80005ae:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005b2:	bf04      	itt	eq
 80005b4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005b8:	4770      	bxeq	lr
 80005ba:	b530      	push	{r4, r5, lr}
 80005bc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005c0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005c4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005c8:	e71c      	b.n	8000404 <__adddf3+0x138>
 80005ca:	bf00      	nop

080005cc <__aeabi_ul2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	e00a      	b.n	80005f2 <__aeabi_l2d+0x16>

080005dc <__aeabi_l2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ea:	d502      	bpl.n	80005f2 <__aeabi_l2d+0x16>
 80005ec:	4240      	negs	r0, r0
 80005ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005f2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005f6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005fe:	f43f aed8 	beq.w	80003b2 <__adddf3+0xe6>
 8000602:	f04f 0203 	mov.w	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800061a:	f1c2 0320 	rsb	r3, r2, #32
 800061e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000622:	fa20 f002 	lsr.w	r0, r0, r2
 8000626:	fa01 fe03 	lsl.w	lr, r1, r3
 800062a:	ea40 000e 	orr.w	r0, r0, lr
 800062e:	fa21 f102 	lsr.w	r1, r1, r2
 8000632:	4414      	add	r4, r2
 8000634:	e6bd      	b.n	80003b2 <__adddf3+0xe6>
 8000636:	bf00      	nop

08000638 <__aeabi_dmul>:
 8000638:	b570      	push	{r4, r5, r6, lr}
 800063a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800063e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000642:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000646:	bf1d      	ittte	ne
 8000648:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800064c:	ea94 0f0c 	teqne	r4, ip
 8000650:	ea95 0f0c 	teqne	r5, ip
 8000654:	f000 f8de 	bleq	8000814 <__aeabi_dmul+0x1dc>
 8000658:	442c      	add	r4, r5
 800065a:	ea81 0603 	eor.w	r6, r1, r3
 800065e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000662:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000666:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800066a:	bf18      	it	ne
 800066c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000670:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000674:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000678:	d038      	beq.n	80006ec <__aeabi_dmul+0xb4>
 800067a:	fba0 ce02 	umull	ip, lr, r0, r2
 800067e:	f04f 0500 	mov.w	r5, #0
 8000682:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000686:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800068a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800068e:	f04f 0600 	mov.w	r6, #0
 8000692:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000696:	f09c 0f00 	teq	ip, #0
 800069a:	bf18      	it	ne
 800069c:	f04e 0e01 	orrne.w	lr, lr, #1
 80006a0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80006a4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80006a8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80006ac:	d204      	bcs.n	80006b8 <__aeabi_dmul+0x80>
 80006ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006b2:	416d      	adcs	r5, r5
 80006b4:	eb46 0606 	adc.w	r6, r6, r6
 80006b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006cc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006d0:	bf88      	it	hi
 80006d2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006d6:	d81e      	bhi.n	8000716 <__aeabi_dmul+0xde>
 80006d8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006dc:	bf08      	it	eq
 80006de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006e2:	f150 0000 	adcs.w	r0, r0, #0
 80006e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006f0:	ea46 0101 	orr.w	r1, r6, r1
 80006f4:	ea40 0002 	orr.w	r0, r0, r2
 80006f8:	ea81 0103 	eor.w	r1, r1, r3
 80006fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000700:	bfc2      	ittt	gt
 8000702:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000706:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800070a:	bd70      	popgt	{r4, r5, r6, pc}
 800070c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000710:	f04f 0e00 	mov.w	lr, #0
 8000714:	3c01      	subs	r4, #1
 8000716:	f300 80ab 	bgt.w	8000870 <__aeabi_dmul+0x238>
 800071a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800071e:	bfde      	ittt	le
 8000720:	2000      	movle	r0, #0
 8000722:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000726:	bd70      	pople	{r4, r5, r6, pc}
 8000728:	f1c4 0400 	rsb	r4, r4, #0
 800072c:	3c20      	subs	r4, #32
 800072e:	da35      	bge.n	800079c <__aeabi_dmul+0x164>
 8000730:	340c      	adds	r4, #12
 8000732:	dc1b      	bgt.n	800076c <__aeabi_dmul+0x134>
 8000734:	f104 0414 	add.w	r4, r4, #20
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f305 	lsl.w	r3, r0, r5
 8000740:	fa20 f004 	lsr.w	r0, r0, r4
 8000744:	fa01 f205 	lsl.w	r2, r1, r5
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000750:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000754:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000758:	fa21 f604 	lsr.w	r6, r1, r4
 800075c:	eb42 0106 	adc.w	r1, r2, r6
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 040c 	rsb	r4, r4, #12
 8000770:	f1c4 0520 	rsb	r5, r4, #32
 8000774:	fa00 f304 	lsl.w	r3, r0, r4
 8000778:	fa20 f005 	lsr.w	r0, r0, r5
 800077c:	fa01 f204 	lsl.w	r2, r1, r4
 8000780:	ea40 0002 	orr.w	r0, r0, r2
 8000784:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000788:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800078c:	f141 0100 	adc.w	r1, r1, #0
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 0520 	rsb	r5, r4, #32
 80007a0:	fa00 f205 	lsl.w	r2, r0, r5
 80007a4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007a8:	fa20 f304 	lsr.w	r3, r0, r4
 80007ac:	fa01 f205 	lsl.w	r2, r1, r5
 80007b0:	ea43 0302 	orr.w	r3, r3, r2
 80007b4:	fa21 f004 	lsr.w	r0, r1, r4
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007bc:	fa21 f204 	lsr.w	r2, r1, r4
 80007c0:	ea20 0002 	bic.w	r0, r0, r2
 80007c4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007cc:	bf08      	it	eq
 80007ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007d2:	bd70      	pop	{r4, r5, r6, pc}
 80007d4:	f094 0f00 	teq	r4, #0
 80007d8:	d10f      	bne.n	80007fa <__aeabi_dmul+0x1c2>
 80007da:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007de:	0040      	lsls	r0, r0, #1
 80007e0:	eb41 0101 	adc.w	r1, r1, r1
 80007e4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3c01      	subeq	r4, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1a6>
 80007ee:	ea41 0106 	orr.w	r1, r1, r6
 80007f2:	f095 0f00 	teq	r5, #0
 80007f6:	bf18      	it	ne
 80007f8:	4770      	bxne	lr
 80007fa:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007fe:	0052      	lsls	r2, r2, #1
 8000800:	eb43 0303 	adc.w	r3, r3, r3
 8000804:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000808:	bf08      	it	eq
 800080a:	3d01      	subeq	r5, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1c6>
 800080e:	ea43 0306 	orr.w	r3, r3, r6
 8000812:	4770      	bx	lr
 8000814:	ea94 0f0c 	teq	r4, ip
 8000818:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800081c:	bf18      	it	ne
 800081e:	ea95 0f0c 	teqne	r5, ip
 8000822:	d00c      	beq.n	800083e <__aeabi_dmul+0x206>
 8000824:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000828:	bf18      	it	ne
 800082a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082e:	d1d1      	bne.n	80007d4 <__aeabi_dmul+0x19c>
 8000830:	ea81 0103 	eor.w	r1, r1, r3
 8000834:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000838:	f04f 0000 	mov.w	r0, #0
 800083c:	bd70      	pop	{r4, r5, r6, pc}
 800083e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000842:	bf06      	itte	eq
 8000844:	4610      	moveq	r0, r2
 8000846:	4619      	moveq	r1, r3
 8000848:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084c:	d019      	beq.n	8000882 <__aeabi_dmul+0x24a>
 800084e:	ea94 0f0c 	teq	r4, ip
 8000852:	d102      	bne.n	800085a <__aeabi_dmul+0x222>
 8000854:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000858:	d113      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800085a:	ea95 0f0c 	teq	r5, ip
 800085e:	d105      	bne.n	800086c <__aeabi_dmul+0x234>
 8000860:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000864:	bf1c      	itt	ne
 8000866:	4610      	movne	r0, r2
 8000868:	4619      	movne	r1, r3
 800086a:	d10a      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800086c:	ea81 0103 	eor.w	r1, r1, r3
 8000870:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000874:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000878:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800087c:	f04f 0000 	mov.w	r0, #0
 8000880:	bd70      	pop	{r4, r5, r6, pc}
 8000882:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000886:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800088a:	bd70      	pop	{r4, r5, r6, pc}

0800088c <__aeabi_ddiv>:
 800088c:	b570      	push	{r4, r5, r6, lr}
 800088e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000892:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000896:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800089a:	bf1d      	ittte	ne
 800089c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008a0:	ea94 0f0c 	teqne	r4, ip
 80008a4:	ea95 0f0c 	teqne	r5, ip
 80008a8:	f000 f8a7 	bleq	80009fa <__aeabi_ddiv+0x16e>
 80008ac:	eba4 0405 	sub.w	r4, r4, r5
 80008b0:	ea81 0e03 	eor.w	lr, r1, r3
 80008b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008bc:	f000 8088 	beq.w	80009d0 <__aeabi_ddiv+0x144>
 80008c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008c4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008e0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008e4:	429d      	cmp	r5, r3
 80008e6:	bf08      	it	eq
 80008e8:	4296      	cmpeq	r6, r2
 80008ea:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ee:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008f2:	d202      	bcs.n	80008fa <__aeabi_ddiv+0x6e>
 80008f4:	085b      	lsrs	r3, r3, #1
 80008f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fa:	1ab6      	subs	r6, r6, r2
 80008fc:	eb65 0503 	sbc.w	r5, r5, r3
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800090a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000938:	085b      	lsrs	r3, r3, #1
 800093a:	ea4f 0232 	mov.w	r2, r2, rrx
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000968:	ea55 0e06 	orrs.w	lr, r5, r6
 800096c:	d018      	beq.n	80009a0 <__aeabi_ddiv+0x114>
 800096e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000972:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000976:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800097a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800097e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000982:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000986:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800098a:	d1c0      	bne.n	800090e <__aeabi_ddiv+0x82>
 800098c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000990:	d10b      	bne.n	80009aa <__aeabi_ddiv+0x11e>
 8000992:	ea41 0100 	orr.w	r1, r1, r0
 8000996:	f04f 0000 	mov.w	r0, #0
 800099a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800099e:	e7b6      	b.n	800090e <__aeabi_ddiv+0x82>
 80009a0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009a4:	bf04      	itt	eq
 80009a6:	4301      	orreq	r1, r0
 80009a8:	2000      	moveq	r0, #0
 80009aa:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80009ae:	bf88      	it	hi
 80009b0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009b4:	f63f aeaf 	bhi.w	8000716 <__aeabi_dmul+0xde>
 80009b8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009bc:	bf04      	itt	eq
 80009be:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009c6:	f150 0000 	adcs.w	r0, r0, #0
 80009ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ce:	bd70      	pop	{r4, r5, r6, pc}
 80009d0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009dc:	bfc2      	ittt	gt
 80009de:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009e6:	bd70      	popgt	{r4, r5, r6, pc}
 80009e8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ec:	f04f 0e00 	mov.w	lr, #0
 80009f0:	3c01      	subs	r4, #1
 80009f2:	e690      	b.n	8000716 <__aeabi_dmul+0xde>
 80009f4:	ea45 0e06 	orr.w	lr, r5, r6
 80009f8:	e68d      	b.n	8000716 <__aeabi_dmul+0xde>
 80009fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009fe:	ea94 0f0c 	teq	r4, ip
 8000a02:	bf08      	it	eq
 8000a04:	ea95 0f0c 	teqeq	r5, ip
 8000a08:	f43f af3b 	beq.w	8000882 <__aeabi_dmul+0x24a>
 8000a0c:	ea94 0f0c 	teq	r4, ip
 8000a10:	d10a      	bne.n	8000a28 <__aeabi_ddiv+0x19c>
 8000a12:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a16:	f47f af34 	bne.w	8000882 <__aeabi_dmul+0x24a>
 8000a1a:	ea95 0f0c 	teq	r5, ip
 8000a1e:	f47f af25 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a22:	4610      	mov	r0, r2
 8000a24:	4619      	mov	r1, r3
 8000a26:	e72c      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a28:	ea95 0f0c 	teq	r5, ip
 8000a2c:	d106      	bne.n	8000a3c <__aeabi_ddiv+0x1b0>
 8000a2e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a32:	f43f aefd 	beq.w	8000830 <__aeabi_dmul+0x1f8>
 8000a36:	4610      	mov	r0, r2
 8000a38:	4619      	mov	r1, r3
 8000a3a:	e722      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a3c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a46:	f47f aec5 	bne.w	80007d4 <__aeabi_dmul+0x19c>
 8000a4a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a4e:	f47f af0d 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a52:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a56:	f47f aeeb 	bne.w	8000830 <__aeabi_dmul+0x1f8>
 8000a5a:	e712      	b.n	8000882 <__aeabi_dmul+0x24a>

08000a5c <__gedf2>:
 8000a5c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a60:	e006      	b.n	8000a70 <__cmpdf2+0x4>
 8000a62:	bf00      	nop

08000a64 <__ledf2>:
 8000a64:	f04f 0c01 	mov.w	ip, #1
 8000a68:	e002      	b.n	8000a70 <__cmpdf2+0x4>
 8000a6a:	bf00      	nop

08000a6c <__cmpdf2>:
 8000a6c:	f04f 0c01 	mov.w	ip, #1
 8000a70:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a80:	bf18      	it	ne
 8000a82:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a86:	d01b      	beq.n	8000ac0 <__cmpdf2+0x54>
 8000a88:	b001      	add	sp, #4
 8000a8a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a8e:	bf0c      	ite	eq
 8000a90:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a94:	ea91 0f03 	teqne	r1, r3
 8000a98:	bf02      	ittt	eq
 8000a9a:	ea90 0f02 	teqeq	r0, r2
 8000a9e:	2000      	moveq	r0, #0
 8000aa0:	4770      	bxeq	lr
 8000aa2:	f110 0f00 	cmn.w	r0, #0
 8000aa6:	ea91 0f03 	teq	r1, r3
 8000aaa:	bf58      	it	pl
 8000aac:	4299      	cmppl	r1, r3
 8000aae:	bf08      	it	eq
 8000ab0:	4290      	cmpeq	r0, r2
 8000ab2:	bf2c      	ite	cs
 8000ab4:	17d8      	asrcs	r0, r3, #31
 8000ab6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aba:	f040 0001 	orr.w	r0, r0, #1
 8000abe:	4770      	bx	lr
 8000ac0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d102      	bne.n	8000ad0 <__cmpdf2+0x64>
 8000aca:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ace:	d107      	bne.n	8000ae0 <__cmpdf2+0x74>
 8000ad0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d1d6      	bne.n	8000a88 <__cmpdf2+0x1c>
 8000ada:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ade:	d0d3      	beq.n	8000a88 <__cmpdf2+0x1c>
 8000ae0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ae4:	4770      	bx	lr
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdrcmple>:
 8000ae8:	4684      	mov	ip, r0
 8000aea:	4610      	mov	r0, r2
 8000aec:	4662      	mov	r2, ip
 8000aee:	468c      	mov	ip, r1
 8000af0:	4619      	mov	r1, r3
 8000af2:	4663      	mov	r3, ip
 8000af4:	e000      	b.n	8000af8 <__aeabi_cdcmpeq>
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdcmpeq>:
 8000af8:	b501      	push	{r0, lr}
 8000afa:	f7ff ffb7 	bl	8000a6c <__cmpdf2>
 8000afe:	2800      	cmp	r0, #0
 8000b00:	bf48      	it	mi
 8000b02:	f110 0f00 	cmnmi.w	r0, #0
 8000b06:	bd01      	pop	{r0, pc}

08000b08 <__aeabi_dcmpeq>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff fff4 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b10:	bf0c      	ite	eq
 8000b12:	2001      	moveq	r0, #1
 8000b14:	2000      	movne	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmplt>:
 8000b1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b20:	f7ff ffea 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b24:	bf34      	ite	cc
 8000b26:	2001      	movcc	r0, #1
 8000b28:	2000      	movcs	r0, #0
 8000b2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2e:	bf00      	nop

08000b30 <__aeabi_dcmple>:
 8000b30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b34:	f7ff ffe0 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b38:	bf94      	ite	ls
 8000b3a:	2001      	movls	r0, #1
 8000b3c:	2000      	movhi	r0, #0
 8000b3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b42:	bf00      	nop

08000b44 <__aeabi_dcmpge>:
 8000b44:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b48:	f7ff ffce 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b4c:	bf94      	ite	ls
 8000b4e:	2001      	movls	r0, #1
 8000b50:	2000      	movhi	r0, #0
 8000b52:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b56:	bf00      	nop

08000b58 <__aeabi_dcmpgt>:
 8000b58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b5c:	f7ff ffc4 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b60:	bf34      	ite	cc
 8000b62:	2001      	movcc	r0, #1
 8000b64:	2000      	movcs	r0, #0
 8000b66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b6a:	bf00      	nop

08000b6c <__aeabi_dcmpun>:
 8000b6c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x10>
 8000b76:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b7a:	d10a      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x20>
 8000b86:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b8a:	d102      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b8c:	f04f 0000 	mov.w	r0, #0
 8000b90:	4770      	bx	lr
 8000b92:	f04f 0001 	mov.w	r0, #1
 8000b96:	4770      	bx	lr

08000b98 <__aeabi_d2iz>:
 8000b98:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b9c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000ba0:	d215      	bcs.n	8000bce <__aeabi_d2iz+0x36>
 8000ba2:	d511      	bpl.n	8000bc8 <__aeabi_d2iz+0x30>
 8000ba4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000ba8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bac:	d912      	bls.n	8000bd4 <__aeabi_d2iz+0x3c>
 8000bae:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bb2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bb6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bba:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bbe:	fa23 f002 	lsr.w	r0, r3, r2
 8000bc2:	bf18      	it	ne
 8000bc4:	4240      	negne	r0, r0
 8000bc6:	4770      	bx	lr
 8000bc8:	f04f 0000 	mov.w	r0, #0
 8000bcc:	4770      	bx	lr
 8000bce:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bd2:	d105      	bne.n	8000be0 <__aeabi_d2iz+0x48>
 8000bd4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bd8:	bf08      	it	eq
 8000bda:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	bf00      	nop

08000be8 <__aeabi_d2f>:
 8000be8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bec:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bf0:	bf24      	itt	cs
 8000bf2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bf6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bfa:	d90d      	bls.n	8000c18 <__aeabi_d2f+0x30>
 8000bfc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c00:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c04:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c08:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c0c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c10:	bf08      	it	eq
 8000c12:	f020 0001 	biceq.w	r0, r0, #1
 8000c16:	4770      	bx	lr
 8000c18:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c1c:	d121      	bne.n	8000c62 <__aeabi_d2f+0x7a>
 8000c1e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c22:	bfbc      	itt	lt
 8000c24:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c28:	4770      	bxlt	lr
 8000c2a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c2e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c32:	f1c2 0218 	rsb	r2, r2, #24
 8000c36:	f1c2 0c20 	rsb	ip, r2, #32
 8000c3a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c3e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c42:	bf18      	it	ne
 8000c44:	f040 0001 	orrne.w	r0, r0, #1
 8000c48:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c4c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c50:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c54:	ea40 000c 	orr.w	r0, r0, ip
 8000c58:	fa23 f302 	lsr.w	r3, r3, r2
 8000c5c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c60:	e7cc      	b.n	8000bfc <__aeabi_d2f+0x14>
 8000c62:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c66:	d107      	bne.n	8000c78 <__aeabi_d2f+0x90>
 8000c68:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c6c:	bf1e      	ittt	ne
 8000c6e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c72:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c76:	4770      	bxne	lr
 8000c78:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c7c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c80:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c84:	4770      	bx	lr
 8000c86:	bf00      	nop

08000c88 <__aeabi_uldivmod>:
 8000c88:	b953      	cbnz	r3, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8a:	b94a      	cbnz	r2, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8c:	2900      	cmp	r1, #0
 8000c8e:	bf08      	it	eq
 8000c90:	2800      	cmpeq	r0, #0
 8000c92:	bf1c      	itt	ne
 8000c94:	f04f 31ff 	movne.w	r1, #4294967295
 8000c98:	f04f 30ff 	movne.w	r0, #4294967295
 8000c9c:	f000 b974 	b.w	8000f88 <__aeabi_idiv0>
 8000ca0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ca4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ca8:	f000 f806 	bl	8000cb8 <__udivmoddi4>
 8000cac:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cb0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cb4:	b004      	add	sp, #16
 8000cb6:	4770      	bx	lr

08000cb8 <__udivmoddi4>:
 8000cb8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000cbc:	9d08      	ldr	r5, [sp, #32]
 8000cbe:	4604      	mov	r4, r0
 8000cc0:	468e      	mov	lr, r1
 8000cc2:	2b00      	cmp	r3, #0
 8000cc4:	d14d      	bne.n	8000d62 <__udivmoddi4+0xaa>
 8000cc6:	428a      	cmp	r2, r1
 8000cc8:	4694      	mov	ip, r2
 8000cca:	d969      	bls.n	8000da0 <__udivmoddi4+0xe8>
 8000ccc:	fab2 f282 	clz	r2, r2
 8000cd0:	b152      	cbz	r2, 8000ce8 <__udivmoddi4+0x30>
 8000cd2:	fa01 f302 	lsl.w	r3, r1, r2
 8000cd6:	f1c2 0120 	rsb	r1, r2, #32
 8000cda:	fa20 f101 	lsr.w	r1, r0, r1
 8000cde:	fa0c fc02 	lsl.w	ip, ip, r2
 8000ce2:	ea41 0e03 	orr.w	lr, r1, r3
 8000ce6:	4094      	lsls	r4, r2
 8000ce8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000cec:	0c21      	lsrs	r1, r4, #16
 8000cee:	fbbe f6f8 	udiv	r6, lr, r8
 8000cf2:	fa1f f78c 	uxth.w	r7, ip
 8000cf6:	fb08 e316 	mls	r3, r8, r6, lr
 8000cfa:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000cfe:	fb06 f107 	mul.w	r1, r6, r7
 8000d02:	4299      	cmp	r1, r3
 8000d04:	d90a      	bls.n	8000d1c <__udivmoddi4+0x64>
 8000d06:	eb1c 0303 	adds.w	r3, ip, r3
 8000d0a:	f106 30ff 	add.w	r0, r6, #4294967295
 8000d0e:	f080 811f 	bcs.w	8000f50 <__udivmoddi4+0x298>
 8000d12:	4299      	cmp	r1, r3
 8000d14:	f240 811c 	bls.w	8000f50 <__udivmoddi4+0x298>
 8000d18:	3e02      	subs	r6, #2
 8000d1a:	4463      	add	r3, ip
 8000d1c:	1a5b      	subs	r3, r3, r1
 8000d1e:	b2a4      	uxth	r4, r4
 8000d20:	fbb3 f0f8 	udiv	r0, r3, r8
 8000d24:	fb08 3310 	mls	r3, r8, r0, r3
 8000d28:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000d2c:	fb00 f707 	mul.w	r7, r0, r7
 8000d30:	42a7      	cmp	r7, r4
 8000d32:	d90a      	bls.n	8000d4a <__udivmoddi4+0x92>
 8000d34:	eb1c 0404 	adds.w	r4, ip, r4
 8000d38:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d3c:	f080 810a 	bcs.w	8000f54 <__udivmoddi4+0x29c>
 8000d40:	42a7      	cmp	r7, r4
 8000d42:	f240 8107 	bls.w	8000f54 <__udivmoddi4+0x29c>
 8000d46:	4464      	add	r4, ip
 8000d48:	3802      	subs	r0, #2
 8000d4a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000d4e:	1be4      	subs	r4, r4, r7
 8000d50:	2600      	movs	r6, #0
 8000d52:	b11d      	cbz	r5, 8000d5c <__udivmoddi4+0xa4>
 8000d54:	40d4      	lsrs	r4, r2
 8000d56:	2300      	movs	r3, #0
 8000d58:	e9c5 4300 	strd	r4, r3, [r5]
 8000d5c:	4631      	mov	r1, r6
 8000d5e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d62:	428b      	cmp	r3, r1
 8000d64:	d909      	bls.n	8000d7a <__udivmoddi4+0xc2>
 8000d66:	2d00      	cmp	r5, #0
 8000d68:	f000 80ef 	beq.w	8000f4a <__udivmoddi4+0x292>
 8000d6c:	2600      	movs	r6, #0
 8000d6e:	e9c5 0100 	strd	r0, r1, [r5]
 8000d72:	4630      	mov	r0, r6
 8000d74:	4631      	mov	r1, r6
 8000d76:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d7a:	fab3 f683 	clz	r6, r3
 8000d7e:	2e00      	cmp	r6, #0
 8000d80:	d14a      	bne.n	8000e18 <__udivmoddi4+0x160>
 8000d82:	428b      	cmp	r3, r1
 8000d84:	d302      	bcc.n	8000d8c <__udivmoddi4+0xd4>
 8000d86:	4282      	cmp	r2, r0
 8000d88:	f200 80f9 	bhi.w	8000f7e <__udivmoddi4+0x2c6>
 8000d8c:	1a84      	subs	r4, r0, r2
 8000d8e:	eb61 0303 	sbc.w	r3, r1, r3
 8000d92:	2001      	movs	r0, #1
 8000d94:	469e      	mov	lr, r3
 8000d96:	2d00      	cmp	r5, #0
 8000d98:	d0e0      	beq.n	8000d5c <__udivmoddi4+0xa4>
 8000d9a:	e9c5 4e00 	strd	r4, lr, [r5]
 8000d9e:	e7dd      	b.n	8000d5c <__udivmoddi4+0xa4>
 8000da0:	b902      	cbnz	r2, 8000da4 <__udivmoddi4+0xec>
 8000da2:	deff      	udf	#255	; 0xff
 8000da4:	fab2 f282 	clz	r2, r2
 8000da8:	2a00      	cmp	r2, #0
 8000daa:	f040 8092 	bne.w	8000ed2 <__udivmoddi4+0x21a>
 8000dae:	eba1 010c 	sub.w	r1, r1, ip
 8000db2:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000db6:	fa1f fe8c 	uxth.w	lr, ip
 8000dba:	2601      	movs	r6, #1
 8000dbc:	0c20      	lsrs	r0, r4, #16
 8000dbe:	fbb1 f3f7 	udiv	r3, r1, r7
 8000dc2:	fb07 1113 	mls	r1, r7, r3, r1
 8000dc6:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000dca:	fb0e f003 	mul.w	r0, lr, r3
 8000dce:	4288      	cmp	r0, r1
 8000dd0:	d908      	bls.n	8000de4 <__udivmoddi4+0x12c>
 8000dd2:	eb1c 0101 	adds.w	r1, ip, r1
 8000dd6:	f103 38ff 	add.w	r8, r3, #4294967295
 8000dda:	d202      	bcs.n	8000de2 <__udivmoddi4+0x12a>
 8000ddc:	4288      	cmp	r0, r1
 8000dde:	f200 80cb 	bhi.w	8000f78 <__udivmoddi4+0x2c0>
 8000de2:	4643      	mov	r3, r8
 8000de4:	1a09      	subs	r1, r1, r0
 8000de6:	b2a4      	uxth	r4, r4
 8000de8:	fbb1 f0f7 	udiv	r0, r1, r7
 8000dec:	fb07 1110 	mls	r1, r7, r0, r1
 8000df0:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000df4:	fb0e fe00 	mul.w	lr, lr, r0
 8000df8:	45a6      	cmp	lr, r4
 8000dfa:	d908      	bls.n	8000e0e <__udivmoddi4+0x156>
 8000dfc:	eb1c 0404 	adds.w	r4, ip, r4
 8000e00:	f100 31ff 	add.w	r1, r0, #4294967295
 8000e04:	d202      	bcs.n	8000e0c <__udivmoddi4+0x154>
 8000e06:	45a6      	cmp	lr, r4
 8000e08:	f200 80bb 	bhi.w	8000f82 <__udivmoddi4+0x2ca>
 8000e0c:	4608      	mov	r0, r1
 8000e0e:	eba4 040e 	sub.w	r4, r4, lr
 8000e12:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000e16:	e79c      	b.n	8000d52 <__udivmoddi4+0x9a>
 8000e18:	f1c6 0720 	rsb	r7, r6, #32
 8000e1c:	40b3      	lsls	r3, r6
 8000e1e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000e22:	ea4c 0c03 	orr.w	ip, ip, r3
 8000e26:	fa20 f407 	lsr.w	r4, r0, r7
 8000e2a:	fa01 f306 	lsl.w	r3, r1, r6
 8000e2e:	431c      	orrs	r4, r3
 8000e30:	40f9      	lsrs	r1, r7
 8000e32:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000e36:	fa00 f306 	lsl.w	r3, r0, r6
 8000e3a:	fbb1 f8f9 	udiv	r8, r1, r9
 8000e3e:	0c20      	lsrs	r0, r4, #16
 8000e40:	fa1f fe8c 	uxth.w	lr, ip
 8000e44:	fb09 1118 	mls	r1, r9, r8, r1
 8000e48:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000e4c:	fb08 f00e 	mul.w	r0, r8, lr
 8000e50:	4288      	cmp	r0, r1
 8000e52:	fa02 f206 	lsl.w	r2, r2, r6
 8000e56:	d90b      	bls.n	8000e70 <__udivmoddi4+0x1b8>
 8000e58:	eb1c 0101 	adds.w	r1, ip, r1
 8000e5c:	f108 3aff 	add.w	sl, r8, #4294967295
 8000e60:	f080 8088 	bcs.w	8000f74 <__udivmoddi4+0x2bc>
 8000e64:	4288      	cmp	r0, r1
 8000e66:	f240 8085 	bls.w	8000f74 <__udivmoddi4+0x2bc>
 8000e6a:	f1a8 0802 	sub.w	r8, r8, #2
 8000e6e:	4461      	add	r1, ip
 8000e70:	1a09      	subs	r1, r1, r0
 8000e72:	b2a4      	uxth	r4, r4
 8000e74:	fbb1 f0f9 	udiv	r0, r1, r9
 8000e78:	fb09 1110 	mls	r1, r9, r0, r1
 8000e7c:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000e80:	fb00 fe0e 	mul.w	lr, r0, lr
 8000e84:	458e      	cmp	lr, r1
 8000e86:	d908      	bls.n	8000e9a <__udivmoddi4+0x1e2>
 8000e88:	eb1c 0101 	adds.w	r1, ip, r1
 8000e8c:	f100 34ff 	add.w	r4, r0, #4294967295
 8000e90:	d26c      	bcs.n	8000f6c <__udivmoddi4+0x2b4>
 8000e92:	458e      	cmp	lr, r1
 8000e94:	d96a      	bls.n	8000f6c <__udivmoddi4+0x2b4>
 8000e96:	3802      	subs	r0, #2
 8000e98:	4461      	add	r1, ip
 8000e9a:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000e9e:	fba0 9402 	umull	r9, r4, r0, r2
 8000ea2:	eba1 010e 	sub.w	r1, r1, lr
 8000ea6:	42a1      	cmp	r1, r4
 8000ea8:	46c8      	mov	r8, r9
 8000eaa:	46a6      	mov	lr, r4
 8000eac:	d356      	bcc.n	8000f5c <__udivmoddi4+0x2a4>
 8000eae:	d053      	beq.n	8000f58 <__udivmoddi4+0x2a0>
 8000eb0:	b15d      	cbz	r5, 8000eca <__udivmoddi4+0x212>
 8000eb2:	ebb3 0208 	subs.w	r2, r3, r8
 8000eb6:	eb61 010e 	sbc.w	r1, r1, lr
 8000eba:	fa01 f707 	lsl.w	r7, r1, r7
 8000ebe:	fa22 f306 	lsr.w	r3, r2, r6
 8000ec2:	40f1      	lsrs	r1, r6
 8000ec4:	431f      	orrs	r7, r3
 8000ec6:	e9c5 7100 	strd	r7, r1, [r5]
 8000eca:	2600      	movs	r6, #0
 8000ecc:	4631      	mov	r1, r6
 8000ece:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000ed2:	f1c2 0320 	rsb	r3, r2, #32
 8000ed6:	40d8      	lsrs	r0, r3
 8000ed8:	fa0c fc02 	lsl.w	ip, ip, r2
 8000edc:	fa21 f303 	lsr.w	r3, r1, r3
 8000ee0:	4091      	lsls	r1, r2
 8000ee2:	4301      	orrs	r1, r0
 8000ee4:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000ee8:	fa1f fe8c 	uxth.w	lr, ip
 8000eec:	fbb3 f0f7 	udiv	r0, r3, r7
 8000ef0:	fb07 3610 	mls	r6, r7, r0, r3
 8000ef4:	0c0b      	lsrs	r3, r1, #16
 8000ef6:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000efa:	fb00 f60e 	mul.w	r6, r0, lr
 8000efe:	429e      	cmp	r6, r3
 8000f00:	fa04 f402 	lsl.w	r4, r4, r2
 8000f04:	d908      	bls.n	8000f18 <__udivmoddi4+0x260>
 8000f06:	eb1c 0303 	adds.w	r3, ip, r3
 8000f0a:	f100 38ff 	add.w	r8, r0, #4294967295
 8000f0e:	d22f      	bcs.n	8000f70 <__udivmoddi4+0x2b8>
 8000f10:	429e      	cmp	r6, r3
 8000f12:	d92d      	bls.n	8000f70 <__udivmoddi4+0x2b8>
 8000f14:	3802      	subs	r0, #2
 8000f16:	4463      	add	r3, ip
 8000f18:	1b9b      	subs	r3, r3, r6
 8000f1a:	b289      	uxth	r1, r1
 8000f1c:	fbb3 f6f7 	udiv	r6, r3, r7
 8000f20:	fb07 3316 	mls	r3, r7, r6, r3
 8000f24:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f28:	fb06 f30e 	mul.w	r3, r6, lr
 8000f2c:	428b      	cmp	r3, r1
 8000f2e:	d908      	bls.n	8000f42 <__udivmoddi4+0x28a>
 8000f30:	eb1c 0101 	adds.w	r1, ip, r1
 8000f34:	f106 38ff 	add.w	r8, r6, #4294967295
 8000f38:	d216      	bcs.n	8000f68 <__udivmoddi4+0x2b0>
 8000f3a:	428b      	cmp	r3, r1
 8000f3c:	d914      	bls.n	8000f68 <__udivmoddi4+0x2b0>
 8000f3e:	3e02      	subs	r6, #2
 8000f40:	4461      	add	r1, ip
 8000f42:	1ac9      	subs	r1, r1, r3
 8000f44:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000f48:	e738      	b.n	8000dbc <__udivmoddi4+0x104>
 8000f4a:	462e      	mov	r6, r5
 8000f4c:	4628      	mov	r0, r5
 8000f4e:	e705      	b.n	8000d5c <__udivmoddi4+0xa4>
 8000f50:	4606      	mov	r6, r0
 8000f52:	e6e3      	b.n	8000d1c <__udivmoddi4+0x64>
 8000f54:	4618      	mov	r0, r3
 8000f56:	e6f8      	b.n	8000d4a <__udivmoddi4+0x92>
 8000f58:	454b      	cmp	r3, r9
 8000f5a:	d2a9      	bcs.n	8000eb0 <__udivmoddi4+0x1f8>
 8000f5c:	ebb9 0802 	subs.w	r8, r9, r2
 8000f60:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000f64:	3801      	subs	r0, #1
 8000f66:	e7a3      	b.n	8000eb0 <__udivmoddi4+0x1f8>
 8000f68:	4646      	mov	r6, r8
 8000f6a:	e7ea      	b.n	8000f42 <__udivmoddi4+0x28a>
 8000f6c:	4620      	mov	r0, r4
 8000f6e:	e794      	b.n	8000e9a <__udivmoddi4+0x1e2>
 8000f70:	4640      	mov	r0, r8
 8000f72:	e7d1      	b.n	8000f18 <__udivmoddi4+0x260>
 8000f74:	46d0      	mov	r8, sl
 8000f76:	e77b      	b.n	8000e70 <__udivmoddi4+0x1b8>
 8000f78:	3b02      	subs	r3, #2
 8000f7a:	4461      	add	r1, ip
 8000f7c:	e732      	b.n	8000de4 <__udivmoddi4+0x12c>
 8000f7e:	4630      	mov	r0, r6
 8000f80:	e709      	b.n	8000d96 <__udivmoddi4+0xde>
 8000f82:	4464      	add	r4, ip
 8000f84:	3802      	subs	r0, #2
 8000f86:	e742      	b.n	8000e0e <__udivmoddi4+0x156>

08000f88 <__aeabi_idiv0>:
 8000f88:	4770      	bx	lr
 8000f8a:	bf00      	nop

08000f8c <ITM_SendChar>:
           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
  \param [in]     ch  Character to transmit.
  \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
 8000f8c:	b480      	push	{r7}
 8000f8e:	b083      	sub	sp, #12
 8000f90:	af00      	add	r7, sp, #0
 8000f92:	6078      	str	r0, [r7, #4]
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8000f94:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8000f98:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	; 0xe80
 8000f9c:	f003 0301 	and.w	r3, r3, #1
 8000fa0:	2b00      	cmp	r3, #0
 8000fa2:	d013      	beq.n	8000fcc <ITM_SendChar+0x40>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 8000fa4:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8000fa8:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	; 0xe00
 8000fac:	f003 0301 	and.w	r3, r3, #1
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8000fb0:	2b00      	cmp	r3, #0
 8000fb2:	d00b      	beq.n	8000fcc <ITM_SendChar+0x40>
  {
    while (ITM->PORT[0U].u32 == 0UL)
 8000fb4:	e000      	b.n	8000fb8 <ITM_SendChar+0x2c>
    {
      __NOP();
 8000fb6:	bf00      	nop
    while (ITM->PORT[0U].u32 == 0UL)
 8000fb8:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8000fbc:	681b      	ldr	r3, [r3, #0]
 8000fbe:	2b00      	cmp	r3, #0
 8000fc0:	d0f9      	beq.n	8000fb6 <ITM_SendChar+0x2a>
    }
    ITM->PORT[0U].u8 = (uint8_t)ch;
 8000fc2:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8000fc6:	687a      	ldr	r2, [r7, #4]
 8000fc8:	b2d2      	uxtb	r2, r2
 8000fca:	701a      	strb	r2, [r3, #0]
  }
  return (ch);
 8000fcc:	687b      	ldr	r3, [r7, #4]
}
 8000fce:	4618      	mov	r0, r3
 8000fd0:	370c      	adds	r7, #12
 8000fd2:	46bd      	mov	sp, r7
 8000fd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fd8:	4770      	bx	lr

08000fda <_write>:
#include "logging.h"

float random_input[] = {10.8284,10.5706,11.5183,11.5189,11.902,11.0753,11.2791,11.7464,10.5519,10.5802,11.2946,11.5067,10.5115,11.0751,10.6003,11.1262,11.5302,11.3835,11.8957,11.7693,11.2904,10.6379,11.4809,11.124,11.5518,11.8655,11.6433,10.8937,10.5712,11.6041,10.9924,11.449,11.6346,11.9866,11.048,10.8706,11.9738,11.584,11.63,11.4773,10.609,11.4475,11.8271,10.9091,11.1546,11.6497,11.2166,10.8567,10.9124,11.0389,10.7498,11.2298,11.8465,11.8638,10.5908,11.857,11.2568,11.2744,10.9785,11.98,11.241,10.8992,10.6361,11.9216,10.6106,11.2511,11.0762,10.9156,11.8707,11.2946,11.1967,11.9115,10.5751,11.6423,11.6553,11.7417,10.688,10.5238,11.5327,11.8024,11.4443,11.6043,11.5881,11.9992,11.8329,10.8498,10.9595,11.0265,11.2699,11.3867,11.769,11.1181,11.7623,10.904,11.1231,11.306,11.2019,10.9308,10.7675,10.7306,11.3575,11.7036,10.5496,11.3017,11.2477,11.933,11.6224,11.3319,11.8361,11.4373,11.7631,10.7397,10.8191,11.5721,10.6956,10.6365,10.9119,10.5045,11.1214,10.5403,11.5647,11.9068,10.8599,10.7713,10.9763,11.8305,11.4781,10.7255,11.522,11.0787,11.0816,11.2496,10.7213,11.3808,11.7684,11.3852,11.9331,11.3342,10.7222,11.975,11.1132,10.7127,11.3473,10.8782,11.2328,11.196,11.9416,10.689,10.7996,10.9789,11.4439,10.6901,11.4769,11.4325,11.7046,10.8718,11.2146,11.084,10.8049,10.5426,11.8525,11.1397,10.713,11.9212,11.1155,10.6968,11.8285,10.6383,10.7433,10.6066,11.048,10.8796,10.7027,11.6747,11.183,11.0243,11.1785,11.7134,11.8975,11.4775,10.8229,11.5194,11.8634,10.8752,11.7913,11.2069,11.2589,11.4006,11.7263,11.6338,11.1934,11.9271,11.4491,11.159,11.737,11.5335,11.5533,11.9807,11.9316,11.7769,10.934,11.3061,11.2717,10.6552,11.121,11.3651,11.8148,11.1601,11.5946,11.8039,11.5735,11.7011,11.5598,11.6126,10.5286,11.829,11.2875,11.195,10.5978,11.5701,11.2334,11.5015,11.5231,10.7993,11.875,11.7988,11.835,11.3159,10.7088,11.1755,11.984,10.8233,11.169,10.9736,11.272,11.8223,11.1596,11.2013,11.71,11.0477,10.8173,11.9987,10.7304,11.4457,11.4245,10.5009,10.5013,11.66,11.591,10.9788,11.1266,11.5237,11.5208,10.8079,11.7546,11.5634,11.7431,10.6418,10.6226,11.646,11.4444,10.8208,10.8203,10.6216,11.0832,11.9282,11.9213,11.0848,10.9038,11.5383,10.9261,11.6653,11.6758,11.1337,10.9232,10.791,10.517,10.7877,11.9749,10.8661,11.7296,10.7047,11.0972,11.4015,10.7653,11.7425,10.7366,11.9819,10.8858,10.8504,10.6525,10.8291,11.4521,11.544,11.6922,11.5444,11.6294,11.5043,11.4501,10.5847,11.3973,10.8405,10.9782,11.5498,10.6762,11.6439,11.2892,11.3309,11.382,10.9945,11.5545,10.7146,10.7425,11.228,11.7903,11.7199,11.3353,11.6085,10.974,10.703,11.2928,10.9661,11.3822,11.2771,11.1463,10.8883,11.0553,11.0895,11.1703,11.2138,11.0817,10.9189,10.6174,11.0546,10.8809,11.5077,11.5144,11.2709,11.5929,11.5812,11.9171,11.191,11.9102,10.9823,11.1907,11.2757,11.492,11.1027,11.4085,11.9798,10.7256,11.5051,11.0157,11.3126,11.2842,11.7439,10.5224,10.9113,11.4645,11.3192,11.8768,10.8999,11.9551,10.8701,11.766,11.541,11.1836,11.7257,10.5331,10.7411,11.5604,11.5617,11.155,11.3736,11.6276,11.9873,11.5435,10.9193,11.6308,10.7568,10.5064,11.2435,10.6199,10.7446,11.855,11.6745,11.62,11.1546,10.5095,11.3772,11.2777,10.6003,11.316,11.0846,10.8237,11.0787,11.4403,11.4886,11.564,11.308,10.9204};
int random_input_size = 400;

int _write(int file, char *ptr, int len){
 8000fda:	b580      	push	{r7, lr}
 8000fdc:	b086      	sub	sp, #24
 8000fde:	af00      	add	r7, sp, #0
 8000fe0:	60f8      	str	r0, [r7, #12]
 8000fe2:	60b9      	str	r1, [r7, #8]
 8000fe4:	607a      	str	r2, [r7, #4]
	for(int i = 0; i < len; i ++){
 8000fe6:	2300      	movs	r3, #0
 8000fe8:	617b      	str	r3, [r7, #20]
 8000fea:	e009      	b.n	8001000 <_write+0x26>
		ITM_SendChar((*ptr++));
 8000fec:	68bb      	ldr	r3, [r7, #8]
 8000fee:	1c5a      	adds	r2, r3, #1
 8000ff0:	60ba      	str	r2, [r7, #8]
 8000ff2:	781b      	ldrb	r3, [r3, #0]
 8000ff4:	4618      	mov	r0, r3
 8000ff6:	f7ff ffc9 	bl	8000f8c <ITM_SendChar>
	for(int i = 0; i < len; i ++){
 8000ffa:	697b      	ldr	r3, [r7, #20]
 8000ffc:	3301      	adds	r3, #1
 8000ffe:	617b      	str	r3, [r7, #20]
 8001000:	697a      	ldr	r2, [r7, #20]
 8001002:	687b      	ldr	r3, [r7, #4]
 8001004:	429a      	cmp	r2, r3
 8001006:	dbf1      	blt.n	8000fec <_write+0x12>
	}
	return len;
 8001008:	687b      	ldr	r3, [r7, #4]
}
 800100a:	4618      	mov	r0, r3
 800100c:	3718      	adds	r7, #24
 800100e:	46bd      	mov	sp, r7
 8001010:	bd80      	pop	{r7, pc}

08001012 <logger_setup>:
void logger_setup(Logger *logger){
 8001012:	b480      	push	{r7}
 8001014:	b083      	sub	sp, #12
 8001016:	af00      	add	r7, sp, #0
 8001018:	6078      	str	r0, [r7, #4]
	logger->time_stamp = 0;
 800101a:	687b      	ldr	r3, [r7, #4]
 800101c:	f04f 0200 	mov.w	r2, #0
 8001020:	601a      	str	r2, [r3, #0]
	logger->sample_size = sizeof(random_input)/sizeof(float);
 8001022:	687b      	ldr	r3, [r7, #4]
 8001024:	f240 1291 	movw	r2, #401	; 0x191
 8001028:	605a      	str	r2, [r3, #4]
	logger->sample_iter_idx = 0;
 800102a:	687b      	ldr	r3, [r7, #4]
 800102c:	2200      	movs	r2, #0
 800102e:	609a      	str	r2, [r3, #8]
	logger->finished_logging = 0;
 8001030:	687b      	ldr	r3, [r7, #4]
 8001032:	2200      	movs	r2, #0
 8001034:	60da      	str	r2, [r3, #12]
}
 8001036:	bf00      	nop
 8001038:	370c      	adds	r7, #12
 800103a:	46bd      	mov	sp, r7
 800103c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001040:	4770      	bx	lr
	...

08001044 <log_motor_state>:

void log_motor_state(motor *motor, float time_stamp){
 8001044:	b5b0      	push	{r4, r5, r7, lr}
 8001046:	b086      	sub	sp, #24
 8001048:	af04      	add	r7, sp, #16
 800104a:	6078      	str	r0, [r7, #4]
 800104c:	ed87 0a00 	vstr	s0, [r7]
	printf("%f, %f, %f\n", time_stamp, motor->driver.pwm_duty, motor->angular_vel);
 8001050:	6838      	ldr	r0, [r7, #0]
 8001052:	f7ff fa99 	bl	8000588 <__aeabi_f2d>
 8001056:	4604      	mov	r4, r0
 8001058:	460d      	mov	r5, r1
 800105a:	687b      	ldr	r3, [r7, #4]
 800105c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800105e:	4618      	mov	r0, r3
 8001060:	f7ff fa92 	bl	8000588 <__aeabi_f2d>
 8001064:	687b      	ldr	r3, [r7, #4]
 8001066:	e9d3 2324 	ldrd	r2, r3, [r3, #144]	; 0x90
 800106a:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800106e:	e9cd 0100 	strd	r0, r1, [sp]
 8001072:	4622      	mov	r2, r4
 8001074:	462b      	mov	r3, r5
 8001076:	4803      	ldr	r0, [pc, #12]	; (8001084 <log_motor_state+0x40>)
 8001078:	f003 ffc2 	bl	8005000 <iprintf>
}
 800107c:	bf00      	nop
 800107e:	3708      	adds	r7, #8
 8001080:	46bd      	mov	sp, r7
 8001082:	bdb0      	pop	{r4, r5, r7, pc}
 8001084:	08007290 	.word	0x08007290

08001088 <HAL_TIM_PeriodElapsedCallback>:
float duty = 1.0;
float max_voltage = 12.24;
float output_duty = 0;
int sample_idx = 0;

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
 8001088:	b580      	push	{r7, lr}
 800108a:	b082      	sub	sp, #8
 800108c:	af00      	add	r7, sp, #0
 800108e:	6078      	str	r0, [r7, #4]
	if (htim == &htim5){
 8001090:	687b      	ldr	r3, [r7, #4]
 8001092:	4a2b      	ldr	r2, [pc, #172]	; (8001140 <HAL_TIM_PeriodElapsedCallback+0xb8>)
 8001094:	4293      	cmp	r3, r2
 8001096:	d14f      	bne.n	8001138 <HAL_TIM_PeriodElapsedCallback+0xb0>
		motor_encoder_update(&motor_1);
 8001098:	482a      	ldr	r0, [pc, #168]	; (8001144 <HAL_TIM_PeriodElapsedCallback+0xbc>)
 800109a:	f000 fcf5 	bl	8001a88 <motor_encoder_update>

		if (tim_cnt == 0){
 800109e:	4b2a      	ldr	r3, [pc, #168]	; (8001148 <HAL_TIM_PeriodElapsedCallback+0xc0>)
 80010a0:	681b      	ldr	r3, [r3, #0]
 80010a2:	2b00      	cmp	r3, #0
 80010a4:	d102      	bne.n	80010ac <HAL_TIM_PeriodElapsedCallback+0x24>
			printf("timestamp, output_voltage, angular_velocity \n");
 80010a6:	4829      	ldr	r0, [pc, #164]	; (800114c <HAL_TIM_PeriodElapsedCallback+0xc4>)
 80010a8:	f004 f830 	bl	800510c <puts>
		}

    motor_command_tracking(&motor_1);
 80010ac:	4825      	ldr	r0, [pc, #148]	; (8001144 <HAL_TIM_PeriodElapsedCallback+0xbc>)
 80010ae:	f000 fd9b 	bl	8001be8 <motor_command_tracking>
		// 	else{
		// 		motor_duty_output(&motor_1, 0, 1);
		// 	}
		// }

     if (sec == 1)
 80010b2:	4b27      	ldr	r3, [pc, #156]	; (8001150 <HAL_TIM_PeriodElapsedCallback+0xc8>)
 80010b4:	edd3 7a00 	vldr	s15, [r3]
 80010b8:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80010bc:	eef4 7a47 	vcmp.f32	s15, s14
 80010c0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80010c4:	d105      	bne.n	80010d2 <HAL_TIM_PeriodElapsedCallback+0x4a>
    	 motor_1.controller.command_vel = 6.0;
 80010c6:	491f      	ldr	r1, [pc, #124]	; (8001144 <HAL_TIM_PeriodElapsedCallback+0xbc>)
 80010c8:	f04f 0200 	mov.w	r2, #0
 80010cc:	4b21      	ldr	r3, [pc, #132]	; (8001154 <HAL_TIM_PeriodElapsedCallback+0xcc>)
 80010ce:	e9c1 2316 	strd	r2, r3, [r1, #88]	; 0x58
//    	 motor_duty_output(&motor_1, 0.5);

     if (tim_cnt % 10 == 0 && sec <= 5)
 80010d2:	4b1d      	ldr	r3, [pc, #116]	; (8001148 <HAL_TIM_PeriodElapsedCallback+0xc0>)
 80010d4:	6819      	ldr	r1, [r3, #0]
 80010d6:	4b20      	ldr	r3, [pc, #128]	; (8001158 <HAL_TIM_PeriodElapsedCallback+0xd0>)
 80010d8:	fb83 2301 	smull	r2, r3, r3, r1
 80010dc:	109a      	asrs	r2, r3, #2
 80010de:	17cb      	asrs	r3, r1, #31
 80010e0:	1ad2      	subs	r2, r2, r3
 80010e2:	4613      	mov	r3, r2
 80010e4:	009b      	lsls	r3, r3, #2
 80010e6:	4413      	add	r3, r2
 80010e8:	005b      	lsls	r3, r3, #1
 80010ea:	1aca      	subs	r2, r1, r3
 80010ec:	2a00      	cmp	r2, #0
 80010ee:	d111      	bne.n	8001114 <HAL_TIM_PeriodElapsedCallback+0x8c>
 80010f0:	4b17      	ldr	r3, [pc, #92]	; (8001150 <HAL_TIM_PeriodElapsedCallback+0xc8>)
 80010f2:	edd3 7a00 	vldr	s15, [r3]
 80010f6:	eeb1 7a04 	vmov.f32	s14, #20	; 0x40a00000  5.0
 80010fa:	eef4 7ac7 	vcmpe.f32	s15, s14
 80010fe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001102:	d807      	bhi.n	8001114 <HAL_TIM_PeriodElapsedCallback+0x8c>
       log_motor_state(&motor_1, sec);
 8001104:	4b12      	ldr	r3, [pc, #72]	; (8001150 <HAL_TIM_PeriodElapsedCallback+0xc8>)
 8001106:	edd3 7a00 	vldr	s15, [r3]
 800110a:	eeb0 0a67 	vmov.f32	s0, s15
 800110e:	480d      	ldr	r0, [pc, #52]	; (8001144 <HAL_TIM_PeriodElapsedCallback+0xbc>)
 8001110:	f7ff ff98 	bl	8001044 <log_motor_state>

		tim_cnt ++;
 8001114:	4b0c      	ldr	r3, [pc, #48]	; (8001148 <HAL_TIM_PeriodElapsedCallback+0xc0>)
 8001116:	681b      	ldr	r3, [r3, #0]
 8001118:	3301      	adds	r3, #1
 800111a:	4a0b      	ldr	r2, [pc, #44]	; (8001148 <HAL_TIM_PeriodElapsedCallback+0xc0>)
 800111c:	6013      	str	r3, [r2, #0]
		sec = (float)tim_cnt/1000;
 800111e:	4b0a      	ldr	r3, [pc, #40]	; (8001148 <HAL_TIM_PeriodElapsedCallback+0xc0>)
 8001120:	681b      	ldr	r3, [r3, #0]
 8001122:	ee07 3a90 	vmov	s15, r3
 8001126:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800112a:	eddf 6a0c 	vldr	s13, [pc, #48]	; 800115c <HAL_TIM_PeriodElapsedCallback+0xd4>
 800112e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001132:	4b07      	ldr	r3, [pc, #28]	; (8001150 <HAL_TIM_PeriodElapsedCallback+0xc8>)
 8001134:	edc3 7a00 	vstr	s15, [r3]
	}
}
 8001138:	bf00      	nop
 800113a:	3708      	adds	r7, #8
 800113c:	46bd      	mov	sp, r7
 800113e:	bd80      	pop	{r7, pc}
 8001140:	2000028c 	.word	0x2000028c
 8001144:	20000320 	.word	0x20000320
 8001148:	200003c8 	.word	0x200003c8
 800114c:	0800729c 	.word	0x0800729c
 8001150:	200003cc 	.word	0x200003cc
 8001154:	40180000 	.word	0x40180000
 8001158:	66666667 	.word	0x66666667
 800115c:	447a0000 	.word	0x447a0000

08001160 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001160:	b580      	push	{r7, lr}
 8001162:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001164:	f001 f81e 	bl	80021a4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001168:	f000 f81e 	bl	80011a8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800116c:	f000 fa46 	bl	80015fc <MX_GPIO_Init>
  MX_TIM3_Init();
 8001170:	f000 f88c 	bl	800128c <MX_TIM3_Init>
  MX_TIM4_Init();
 8001174:	f000 f8de 	bl	8001334 <MX_TIM4_Init>
  MX_TIM5_Init();
 8001178:	f000 f952 	bl	8001420 <MX_TIM5_Init>
  MX_TIM8_Init();
 800117c:	f000 f99e 	bl	80014bc <MX_TIM8_Init>
  /* USER CODE BEGIN 2 */
  motor_hardware_setup(&motor_1);
 8001180:	4806      	ldr	r0, [pc, #24]	; (800119c <main+0x3c>)
 8001182:	f000 fa95 	bl	80016b0 <motor_hardware_setup>
  motor_driver_initialize(&motor_1);
 8001186:	4805      	ldr	r0, [pc, #20]	; (800119c <main+0x3c>)
 8001188:	f000 fb14 	bl	80017b4 <motor_driver_initialize>
  logger_setup(&logger);
 800118c:	4804      	ldr	r0, [pc, #16]	; (80011a0 <main+0x40>)
 800118e:	f7ff ff40 	bl	8001012 <logger_setup>
  HAL_TIM_Base_Start_IT(&htim5);
 8001192:	4804      	ldr	r0, [pc, #16]	; (80011a4 <main+0x44>)
 8001194:	f002 f906 	bl	80033a4 <HAL_TIM_Base_Start_IT>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8001198:	e7fe      	b.n	8001198 <main+0x38>
 800119a:	bf00      	nop
 800119c:	20000320 	.word	0x20000320
 80011a0:	200003b8 	.word	0x200003b8
 80011a4:	2000028c 	.word	0x2000028c

080011a8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80011a8:	b580      	push	{r7, lr}
 80011aa:	b094      	sub	sp, #80	; 0x50
 80011ac:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80011ae:	f107 031c 	add.w	r3, r7, #28
 80011b2:	2234      	movs	r2, #52	; 0x34
 80011b4:	2100      	movs	r1, #0
 80011b6:	4618      	mov	r0, r3
 80011b8:	f003 fab0 	bl	800471c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80011bc:	f107 0308 	add.w	r3, r7, #8
 80011c0:	2200      	movs	r2, #0
 80011c2:	601a      	str	r2, [r3, #0]
 80011c4:	605a      	str	r2, [r3, #4]
 80011c6:	609a      	str	r2, [r3, #8]
 80011c8:	60da      	str	r2, [r3, #12]
 80011ca:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80011cc:	2300      	movs	r3, #0
 80011ce:	607b      	str	r3, [r7, #4]
 80011d0:	4b2c      	ldr	r3, [pc, #176]	; (8001284 <SystemClock_Config+0xdc>)
 80011d2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80011d4:	4a2b      	ldr	r2, [pc, #172]	; (8001284 <SystemClock_Config+0xdc>)
 80011d6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80011da:	6413      	str	r3, [r2, #64]	; 0x40
 80011dc:	4b29      	ldr	r3, [pc, #164]	; (8001284 <SystemClock_Config+0xdc>)
 80011de:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80011e0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80011e4:	607b      	str	r3, [r7, #4]
 80011e6:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80011e8:	2300      	movs	r3, #0
 80011ea:	603b      	str	r3, [r7, #0]
 80011ec:	4b26      	ldr	r3, [pc, #152]	; (8001288 <SystemClock_Config+0xe0>)
 80011ee:	681b      	ldr	r3, [r3, #0]
 80011f0:	4a25      	ldr	r2, [pc, #148]	; (8001288 <SystemClock_Config+0xe0>)
 80011f2:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80011f6:	6013      	str	r3, [r2, #0]
 80011f8:	4b23      	ldr	r3, [pc, #140]	; (8001288 <SystemClock_Config+0xe0>)
 80011fa:	681b      	ldr	r3, [r3, #0]
 80011fc:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8001200:	603b      	str	r3, [r7, #0]
 8001202:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001204:	2302      	movs	r3, #2
 8001206:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001208:	2301      	movs	r3, #1
 800120a:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800120c:	2310      	movs	r3, #16
 800120e:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001210:	2302      	movs	r3, #2
 8001212:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001214:	2300      	movs	r3, #0
 8001216:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = 8;
 8001218:	2308      	movs	r3, #8
 800121a:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 180;
 800121c:	23b4      	movs	r3, #180	; 0xb4
 800121e:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001220:	2302      	movs	r3, #2
 8001222:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8001224:	2302      	movs	r3, #2
 8001226:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8001228:	2302      	movs	r3, #2
 800122a:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800122c:	f107 031c 	add.w	r3, r7, #28
 8001230:	4618      	mov	r0, r3
 8001232:	f001 fdc9 	bl	8002dc8 <HAL_RCC_OscConfig>
 8001236:	4603      	mov	r3, r0
 8001238:	2b00      	cmp	r3, #0
 800123a:	d001      	beq.n	8001240 <SystemClock_Config+0x98>
  {
    Error_Handler();
 800123c:	f000 fa30 	bl	80016a0 <Error_Handler>
  }

  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8001240:	f001 fae2 	bl	8002808 <HAL_PWREx_EnableOverDrive>
 8001244:	4603      	mov	r3, r0
 8001246:	2b00      	cmp	r3, #0
 8001248:	d001      	beq.n	800124e <SystemClock_Config+0xa6>
  {
    Error_Handler();
 800124a:	f000 fa29 	bl	80016a0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800124e:	230f      	movs	r3, #15
 8001250:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001252:	2302      	movs	r3, #2
 8001254:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001256:	2300      	movs	r3, #0
 8001258:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 800125a:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 800125e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001260:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001264:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8001266:	f107 0308 	add.w	r3, r7, #8
 800126a:	2105      	movs	r1, #5
 800126c:	4618      	mov	r0, r3
 800126e:	f001 fb1b 	bl	80028a8 <HAL_RCC_ClockConfig>
 8001272:	4603      	mov	r3, r0
 8001274:	2b00      	cmp	r3, #0
 8001276:	d001      	beq.n	800127c <SystemClock_Config+0xd4>
  {
    Error_Handler();
 8001278:	f000 fa12 	bl	80016a0 <Error_Handler>
  }
}
 800127c:	bf00      	nop
 800127e:	3750      	adds	r7, #80	; 0x50
 8001280:	46bd      	mov	sp, r7
 8001282:	bd80      	pop	{r7, pc}
 8001284:	40023800 	.word	0x40023800
 8001288:	40007000 	.word	0x40007000

0800128c <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 800128c:	b580      	push	{r7, lr}
 800128e:	b08c      	sub	sp, #48	; 0x30
 8001290:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8001292:	f107 030c 	add.w	r3, r7, #12
 8001296:	2224      	movs	r2, #36	; 0x24
 8001298:	2100      	movs	r1, #0
 800129a:	4618      	mov	r0, r3
 800129c:	f003 fa3e 	bl	800471c <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80012a0:	1d3b      	adds	r3, r7, #4
 80012a2:	2200      	movs	r2, #0
 80012a4:	601a      	str	r2, [r3, #0]
 80012a6:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80012a8:	4b20      	ldr	r3, [pc, #128]	; (800132c <MX_TIM3_Init+0xa0>)
 80012aa:	4a21      	ldr	r2, [pc, #132]	; (8001330 <MX_TIM3_Init+0xa4>)
 80012ac:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 80012ae:	4b1f      	ldr	r3, [pc, #124]	; (800132c <MX_TIM3_Init+0xa0>)
 80012b0:	2200      	movs	r2, #0
 80012b2:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80012b4:	4b1d      	ldr	r3, [pc, #116]	; (800132c <MX_TIM3_Init+0xa0>)
 80012b6:	2200      	movs	r2, #0
 80012b8:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 80012ba:	4b1c      	ldr	r3, [pc, #112]	; (800132c <MX_TIM3_Init+0xa0>)
 80012bc:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80012c0:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80012c2:	4b1a      	ldr	r3, [pc, #104]	; (800132c <MX_TIM3_Init+0xa0>)
 80012c4:	2200      	movs	r2, #0
 80012c6:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80012c8:	4b18      	ldr	r3, [pc, #96]	; (800132c <MX_TIM3_Init+0xa0>)
 80012ca:	2200      	movs	r2, #0
 80012cc:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 80012ce:	2303      	movs	r3, #3
 80012d0:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 80012d2:	2300      	movs	r3, #0
 80012d4:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 80012d6:	2301      	movs	r3, #1
 80012d8:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 80012da:	2300      	movs	r3, #0
 80012dc:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 80012de:	2300      	movs	r3, #0
 80012e0:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 80012e2:	2300      	movs	r3, #0
 80012e4:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 80012e6:	2301      	movs	r3, #1
 80012e8:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 80012ea:	2300      	movs	r3, #0
 80012ec:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 80012ee:	2300      	movs	r3, #0
 80012f0:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 80012f2:	f107 030c 	add.w	r3, r7, #12
 80012f6:	4619      	mov	r1, r3
 80012f8:	480c      	ldr	r0, [pc, #48]	; (800132c <MX_TIM3_Init+0xa0>)
 80012fa:	f002 f9e5 	bl	80036c8 <HAL_TIM_Encoder_Init>
 80012fe:	4603      	mov	r3, r0
 8001300:	2b00      	cmp	r3, #0
 8001302:	d001      	beq.n	8001308 <MX_TIM3_Init+0x7c>
  {
    Error_Handler();
 8001304:	f000 f9cc 	bl	80016a0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001308:	2300      	movs	r3, #0
 800130a:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800130c:	2300      	movs	r3, #0
 800130e:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001310:	1d3b      	adds	r3, r7, #4
 8001312:	4619      	mov	r1, r3
 8001314:	4805      	ldr	r0, [pc, #20]	; (800132c <MX_TIM3_Init+0xa0>)
 8001316:	f003 f8f5 	bl	8004504 <HAL_TIMEx_MasterConfigSynchronization>
 800131a:	4603      	mov	r3, r0
 800131c:	2b00      	cmp	r3, #0
 800131e:	d001      	beq.n	8001324 <MX_TIM3_Init+0x98>
  {
    Error_Handler();
 8001320:	f000 f9be 	bl	80016a0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8001324:	bf00      	nop
 8001326:	3730      	adds	r7, #48	; 0x30
 8001328:	46bd      	mov	sp, r7
 800132a:	bd80      	pop	{r7, pc}
 800132c:	200001fc 	.word	0x200001fc
 8001330:	40000400 	.word	0x40000400

08001334 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8001334:	b580      	push	{r7, lr}
 8001336:	b08e      	sub	sp, #56	; 0x38
 8001338:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800133a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800133e:	2200      	movs	r2, #0
 8001340:	601a      	str	r2, [r3, #0]
 8001342:	605a      	str	r2, [r3, #4]
 8001344:	609a      	str	r2, [r3, #8]
 8001346:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001348:	f107 0320 	add.w	r3, r7, #32
 800134c:	2200      	movs	r2, #0
 800134e:	601a      	str	r2, [r3, #0]
 8001350:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001352:	1d3b      	adds	r3, r7, #4
 8001354:	2200      	movs	r2, #0
 8001356:	601a      	str	r2, [r3, #0]
 8001358:	605a      	str	r2, [r3, #4]
 800135a:	609a      	str	r2, [r3, #8]
 800135c:	60da      	str	r2, [r3, #12]
 800135e:	611a      	str	r2, [r3, #16]
 8001360:	615a      	str	r2, [r3, #20]
 8001362:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8001364:	4b2c      	ldr	r3, [pc, #176]	; (8001418 <MX_TIM4_Init+0xe4>)
 8001366:	4a2d      	ldr	r2, [pc, #180]	; (800141c <MX_TIM4_Init+0xe8>)
 8001368:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 9-1;
 800136a:	4b2b      	ldr	r3, [pc, #172]	; (8001418 <MX_TIM4_Init+0xe4>)
 800136c:	2208      	movs	r2, #8
 800136e:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001370:	4b29      	ldr	r3, [pc, #164]	; (8001418 <MX_TIM4_Init+0xe4>)
 8001372:	2200      	movs	r2, #0
 8001374:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 10000-1;
 8001376:	4b28      	ldr	r3, [pc, #160]	; (8001418 <MX_TIM4_Init+0xe4>)
 8001378:	f242 720f 	movw	r2, #9999	; 0x270f
 800137c:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800137e:	4b26      	ldr	r3, [pc, #152]	; (8001418 <MX_TIM4_Init+0xe4>)
 8001380:	2200      	movs	r2, #0
 8001382:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001384:	4b24      	ldr	r3, [pc, #144]	; (8001418 <MX_TIM4_Init+0xe4>)
 8001386:	2200      	movs	r2, #0
 8001388:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 800138a:	4823      	ldr	r0, [pc, #140]	; (8001418 <MX_TIM4_Init+0xe4>)
 800138c:	f001 ffba 	bl	8003304 <HAL_TIM_Base_Init>
 8001390:	4603      	mov	r3, r0
 8001392:	2b00      	cmp	r3, #0
 8001394:	d001      	beq.n	800139a <MX_TIM4_Init+0x66>
  {
    Error_Handler();
 8001396:	f000 f983 	bl	80016a0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800139a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800139e:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 80013a0:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80013a4:	4619      	mov	r1, r3
 80013a6:	481c      	ldr	r0, [pc, #112]	; (8001418 <MX_TIM4_Init+0xe4>)
 80013a8:	f002 fcac 	bl	8003d04 <HAL_TIM_ConfigClockSource>
 80013ac:	4603      	mov	r3, r0
 80013ae:	2b00      	cmp	r3, #0
 80013b0:	d001      	beq.n	80013b6 <MX_TIM4_Init+0x82>
  {
    Error_Handler();
 80013b2:	f000 f975 	bl	80016a0 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 80013b6:	4818      	ldr	r0, [pc, #96]	; (8001418 <MX_TIM4_Init+0xe4>)
 80013b8:	f002 f864 	bl	8003484 <HAL_TIM_PWM_Init>
 80013bc:	4603      	mov	r3, r0
 80013be:	2b00      	cmp	r3, #0
 80013c0:	d001      	beq.n	80013c6 <MX_TIM4_Init+0x92>
  {
    Error_Handler();
 80013c2:	f000 f96d 	bl	80016a0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80013c6:	2300      	movs	r3, #0
 80013c8:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80013ca:	2300      	movs	r3, #0
 80013cc:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 80013ce:	f107 0320 	add.w	r3, r7, #32
 80013d2:	4619      	mov	r1, r3
 80013d4:	4810      	ldr	r0, [pc, #64]	; (8001418 <MX_TIM4_Init+0xe4>)
 80013d6:	f003 f895 	bl	8004504 <HAL_TIMEx_MasterConfigSynchronization>
 80013da:	4603      	mov	r3, r0
 80013dc:	2b00      	cmp	r3, #0
 80013de:	d001      	beq.n	80013e4 <MX_TIM4_Init+0xb0>
  {
    Error_Handler();
 80013e0:	f000 f95e 	bl	80016a0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80013e4:	2360      	movs	r3, #96	; 0x60
 80013e6:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 80013e8:	2300      	movs	r3, #0
 80013ea:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80013ec:	2300      	movs	r3, #0
 80013ee:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80013f0:	2300      	movs	r3, #0
 80013f2:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80013f4:	1d3b      	adds	r3, r7, #4
 80013f6:	2200      	movs	r2, #0
 80013f8:	4619      	mov	r1, r3
 80013fa:	4807      	ldr	r0, [pc, #28]	; (8001418 <MX_TIM4_Init+0xe4>)
 80013fc:	f002 fbc0 	bl	8003b80 <HAL_TIM_PWM_ConfigChannel>
 8001400:	4603      	mov	r3, r0
 8001402:	2b00      	cmp	r3, #0
 8001404:	d001      	beq.n	800140a <MX_TIM4_Init+0xd6>
  {
    Error_Handler();
 8001406:	f000 f94b 	bl	80016a0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 800140a:	4803      	ldr	r0, [pc, #12]	; (8001418 <MX_TIM4_Init+0xe4>)
 800140c:	f000 fd3a 	bl	8001e84 <HAL_TIM_MspPostInit>

}
 8001410:	bf00      	nop
 8001412:	3738      	adds	r7, #56	; 0x38
 8001414:	46bd      	mov	sp, r7
 8001416:	bd80      	pop	{r7, pc}
 8001418:	20000244 	.word	0x20000244
 800141c:	40000800 	.word	0x40000800

08001420 <MX_TIM5_Init>:
  * @brief TIM5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM5_Init(void)
{
 8001420:	b580      	push	{r7, lr}
 8001422:	b086      	sub	sp, #24
 8001424:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001426:	f107 0308 	add.w	r3, r7, #8
 800142a:	2200      	movs	r2, #0
 800142c:	601a      	str	r2, [r3, #0]
 800142e:	605a      	str	r2, [r3, #4]
 8001430:	609a      	str	r2, [r3, #8]
 8001432:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001434:	463b      	mov	r3, r7
 8001436:	2200      	movs	r2, #0
 8001438:	601a      	str	r2, [r3, #0]
 800143a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 800143c:	4b1d      	ldr	r3, [pc, #116]	; (80014b4 <MX_TIM5_Init+0x94>)
 800143e:	4a1e      	ldr	r2, [pc, #120]	; (80014b8 <MX_TIM5_Init+0x98>)
 8001440:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 9-1;
 8001442:	4b1c      	ldr	r3, [pc, #112]	; (80014b4 <MX_TIM5_Init+0x94>)
 8001444:	2208      	movs	r2, #8
 8001446:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001448:	4b1a      	ldr	r3, [pc, #104]	; (80014b4 <MX_TIM5_Init+0x94>)
 800144a:	2200      	movs	r2, #0
 800144c:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 10000-1;
 800144e:	4b19      	ldr	r3, [pc, #100]	; (80014b4 <MX_TIM5_Init+0x94>)
 8001450:	f242 720f 	movw	r2, #9999	; 0x270f
 8001454:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001456:	4b17      	ldr	r3, [pc, #92]	; (80014b4 <MX_TIM5_Init+0x94>)
 8001458:	2200      	movs	r2, #0
 800145a:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800145c:	4b15      	ldr	r3, [pc, #84]	; (80014b4 <MX_TIM5_Init+0x94>)
 800145e:	2200      	movs	r2, #0
 8001460:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 8001462:	4814      	ldr	r0, [pc, #80]	; (80014b4 <MX_TIM5_Init+0x94>)
 8001464:	f001 ff4e 	bl	8003304 <HAL_TIM_Base_Init>
 8001468:	4603      	mov	r3, r0
 800146a:	2b00      	cmp	r3, #0
 800146c:	d001      	beq.n	8001472 <MX_TIM5_Init+0x52>
  {
    Error_Handler();
 800146e:	f000 f917 	bl	80016a0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001472:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001476:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 8001478:	f107 0308 	add.w	r3, r7, #8
 800147c:	4619      	mov	r1, r3
 800147e:	480d      	ldr	r0, [pc, #52]	; (80014b4 <MX_TIM5_Init+0x94>)
 8001480:	f002 fc40 	bl	8003d04 <HAL_TIM_ConfigClockSource>
 8001484:	4603      	mov	r3, r0
 8001486:	2b00      	cmp	r3, #0
 8001488:	d001      	beq.n	800148e <MX_TIM5_Init+0x6e>
  {
    Error_Handler();
 800148a:	f000 f909 	bl	80016a0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800148e:	2300      	movs	r3, #0
 8001490:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001492:	2300      	movs	r3, #0
 8001494:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 8001496:	463b      	mov	r3, r7
 8001498:	4619      	mov	r1, r3
 800149a:	4806      	ldr	r0, [pc, #24]	; (80014b4 <MX_TIM5_Init+0x94>)
 800149c:	f003 f832 	bl	8004504 <HAL_TIMEx_MasterConfigSynchronization>
 80014a0:	4603      	mov	r3, r0
 80014a2:	2b00      	cmp	r3, #0
 80014a4:	d001      	beq.n	80014aa <MX_TIM5_Init+0x8a>
  {
    Error_Handler();
 80014a6:	f000 f8fb 	bl	80016a0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */

}
 80014aa:	bf00      	nop
 80014ac:	3718      	adds	r7, #24
 80014ae:	46bd      	mov	sp, r7
 80014b0:	bd80      	pop	{r7, pc}
 80014b2:	bf00      	nop
 80014b4:	2000028c 	.word	0x2000028c
 80014b8:	40000c00 	.word	0x40000c00

080014bc <MX_TIM8_Init>:
  * @brief TIM8 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM8_Init(void)
{
 80014bc:	b580      	push	{r7, lr}
 80014be:	b096      	sub	sp, #88	; 0x58
 80014c0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80014c2:	f107 0348 	add.w	r3, r7, #72	; 0x48
 80014c6:	2200      	movs	r2, #0
 80014c8:	601a      	str	r2, [r3, #0]
 80014ca:	605a      	str	r2, [r3, #4]
 80014cc:	609a      	str	r2, [r3, #8]
 80014ce:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80014d0:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80014d4:	2200      	movs	r2, #0
 80014d6:	601a      	str	r2, [r3, #0]
 80014d8:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80014da:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80014de:	2200      	movs	r2, #0
 80014e0:	601a      	str	r2, [r3, #0]
 80014e2:	605a      	str	r2, [r3, #4]
 80014e4:	609a      	str	r2, [r3, #8]
 80014e6:	60da      	str	r2, [r3, #12]
 80014e8:	611a      	str	r2, [r3, #16]
 80014ea:	615a      	str	r2, [r3, #20]
 80014ec:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80014ee:	1d3b      	adds	r3, r7, #4
 80014f0:	2220      	movs	r2, #32
 80014f2:	2100      	movs	r1, #0
 80014f4:	4618      	mov	r0, r3
 80014f6:	f003 f911 	bl	800471c <memset>

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 80014fa:	4b3e      	ldr	r3, [pc, #248]	; (80015f4 <MX_TIM8_Init+0x138>)
 80014fc:	4a3e      	ldr	r2, [pc, #248]	; (80015f8 <MX_TIM8_Init+0x13c>)
 80014fe:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 9-1;
 8001500:	4b3c      	ldr	r3, [pc, #240]	; (80015f4 <MX_TIM8_Init+0x138>)
 8001502:	2208      	movs	r2, #8
 8001504:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001506:	4b3b      	ldr	r3, [pc, #236]	; (80015f4 <MX_TIM8_Init+0x138>)
 8001508:	2200      	movs	r2, #0
 800150a:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 10000-1;
 800150c:	4b39      	ldr	r3, [pc, #228]	; (80015f4 <MX_TIM8_Init+0x138>)
 800150e:	f242 720f 	movw	r2, #9999	; 0x270f
 8001512:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001514:	4b37      	ldr	r3, [pc, #220]	; (80015f4 <MX_TIM8_Init+0x138>)
 8001516:	2200      	movs	r2, #0
 8001518:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 800151a:	4b36      	ldr	r3, [pc, #216]	; (80015f4 <MX_TIM8_Init+0x138>)
 800151c:	2200      	movs	r2, #0
 800151e:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001520:	4b34      	ldr	r3, [pc, #208]	; (80015f4 <MX_TIM8_Init+0x138>)
 8001522:	2200      	movs	r2, #0
 8001524:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
 8001526:	4833      	ldr	r0, [pc, #204]	; (80015f4 <MX_TIM8_Init+0x138>)
 8001528:	f001 feec 	bl	8003304 <HAL_TIM_Base_Init>
 800152c:	4603      	mov	r3, r0
 800152e:	2b00      	cmp	r3, #0
 8001530:	d001      	beq.n	8001536 <MX_TIM8_Init+0x7a>
  {
    Error_Handler();
 8001532:	f000 f8b5 	bl	80016a0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001536:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800153a:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK)
 800153c:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8001540:	4619      	mov	r1, r3
 8001542:	482c      	ldr	r0, [pc, #176]	; (80015f4 <MX_TIM8_Init+0x138>)
 8001544:	f002 fbde 	bl	8003d04 <HAL_TIM_ConfigClockSource>
 8001548:	4603      	mov	r3, r0
 800154a:	2b00      	cmp	r3, #0
 800154c:	d001      	beq.n	8001552 <MX_TIM8_Init+0x96>
  {
    Error_Handler();
 800154e:	f000 f8a7 	bl	80016a0 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim8) != HAL_OK)
 8001552:	4828      	ldr	r0, [pc, #160]	; (80015f4 <MX_TIM8_Init+0x138>)
 8001554:	f001 ff96 	bl	8003484 <HAL_TIM_PWM_Init>
 8001558:	4603      	mov	r3, r0
 800155a:	2b00      	cmp	r3, #0
 800155c:	d001      	beq.n	8001562 <MX_TIM8_Init+0xa6>
  {
    Error_Handler();
 800155e:	f000 f89f 	bl	80016a0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001562:	2300      	movs	r3, #0
 8001564:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001566:	2300      	movs	r3, #0
 8001568:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 800156a:	f107 0340 	add.w	r3, r7, #64	; 0x40
 800156e:	4619      	mov	r1, r3
 8001570:	4820      	ldr	r0, [pc, #128]	; (80015f4 <MX_TIM8_Init+0x138>)
 8001572:	f002 ffc7 	bl	8004504 <HAL_TIMEx_MasterConfigSynchronization>
 8001576:	4603      	mov	r3, r0
 8001578:	2b00      	cmp	r3, #0
 800157a:	d001      	beq.n	8001580 <MX_TIM8_Init+0xc4>
  {
    Error_Handler();
 800157c:	f000 f890 	bl	80016a0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001580:	2360      	movs	r3, #96	; 0x60
 8001582:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 0;
 8001584:	2300      	movs	r3, #0
 8001586:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001588:	2300      	movs	r3, #0
 800158a:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 800158c:	2300      	movs	r3, #0
 800158e:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001590:	2300      	movs	r3, #0
 8001592:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001594:	2300      	movs	r3, #0
 8001596:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001598:	2300      	movs	r3, #0
 800159a:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 800159c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80015a0:	2204      	movs	r2, #4
 80015a2:	4619      	mov	r1, r3
 80015a4:	4813      	ldr	r0, [pc, #76]	; (80015f4 <MX_TIM8_Init+0x138>)
 80015a6:	f002 faeb 	bl	8003b80 <HAL_TIM_PWM_ConfigChannel>
 80015aa:	4603      	mov	r3, r0
 80015ac:	2b00      	cmp	r3, #0
 80015ae:	d001      	beq.n	80015b4 <MX_TIM8_Init+0xf8>
  {
    Error_Handler();
 80015b0:	f000 f876 	bl	80016a0 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80015b4:	2300      	movs	r3, #0
 80015b6:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80015b8:	2300      	movs	r3, #0
 80015ba:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80015bc:	2300      	movs	r3, #0
 80015be:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 80015c0:	2300      	movs	r3, #0
 80015c2:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80015c4:	2300      	movs	r3, #0
 80015c6:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80015c8:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80015cc:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80015ce:	2300      	movs	r3, #0
 80015d0:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK)
 80015d2:	1d3b      	adds	r3, r7, #4
 80015d4:	4619      	mov	r1, r3
 80015d6:	4807      	ldr	r0, [pc, #28]	; (80015f4 <MX_TIM8_Init+0x138>)
 80015d8:	f003 f810 	bl	80045fc <HAL_TIMEx_ConfigBreakDeadTime>
 80015dc:	4603      	mov	r3, r0
 80015de:	2b00      	cmp	r3, #0
 80015e0:	d001      	beq.n	80015e6 <MX_TIM8_Init+0x12a>
  {
    Error_Handler();
 80015e2:	f000 f85d 	bl	80016a0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */
  HAL_TIM_MspPostInit(&htim8);
 80015e6:	4803      	ldr	r0, [pc, #12]	; (80015f4 <MX_TIM8_Init+0x138>)
 80015e8:	f000 fc4c 	bl	8001e84 <HAL_TIM_MspPostInit>

}
 80015ec:	bf00      	nop
 80015ee:	3758      	adds	r7, #88	; 0x58
 80015f0:	46bd      	mov	sp, r7
 80015f2:	bd80      	pop	{r7, pc}
 80015f4:	200002d4 	.word	0x200002d4
 80015f8:	40010400 	.word	0x40010400

080015fc <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80015fc:	b580      	push	{r7, lr}
 80015fe:	b088      	sub	sp, #32
 8001600:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001602:	f107 030c 	add.w	r3, r7, #12
 8001606:	2200      	movs	r2, #0
 8001608:	601a      	str	r2, [r3, #0]
 800160a:	605a      	str	r2, [r3, #4]
 800160c:	609a      	str	r2, [r3, #8]
 800160e:	60da      	str	r2, [r3, #12]
 8001610:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001612:	2300      	movs	r3, #0
 8001614:	60bb      	str	r3, [r7, #8]
 8001616:	4b20      	ldr	r3, [pc, #128]	; (8001698 <MX_GPIO_Init+0x9c>)
 8001618:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800161a:	4a1f      	ldr	r2, [pc, #124]	; (8001698 <MX_GPIO_Init+0x9c>)
 800161c:	f043 0301 	orr.w	r3, r3, #1
 8001620:	6313      	str	r3, [r2, #48]	; 0x30
 8001622:	4b1d      	ldr	r3, [pc, #116]	; (8001698 <MX_GPIO_Init+0x9c>)
 8001624:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001626:	f003 0301 	and.w	r3, r3, #1
 800162a:	60bb      	str	r3, [r7, #8]
 800162c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800162e:	2300      	movs	r3, #0
 8001630:	607b      	str	r3, [r7, #4]
 8001632:	4b19      	ldr	r3, [pc, #100]	; (8001698 <MX_GPIO_Init+0x9c>)
 8001634:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001636:	4a18      	ldr	r2, [pc, #96]	; (8001698 <MX_GPIO_Init+0x9c>)
 8001638:	f043 0304 	orr.w	r3, r3, #4
 800163c:	6313      	str	r3, [r2, #48]	; 0x30
 800163e:	4b16      	ldr	r3, [pc, #88]	; (8001698 <MX_GPIO_Init+0x9c>)
 8001640:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001642:	f003 0304 	and.w	r3, r3, #4
 8001646:	607b      	str	r3, [r7, #4]
 8001648:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800164a:	2300      	movs	r3, #0
 800164c:	603b      	str	r3, [r7, #0]
 800164e:	4b12      	ldr	r3, [pc, #72]	; (8001698 <MX_GPIO_Init+0x9c>)
 8001650:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001652:	4a11      	ldr	r2, [pc, #68]	; (8001698 <MX_GPIO_Init+0x9c>)
 8001654:	f043 0302 	orr.w	r3, r3, #2
 8001658:	6313      	str	r3, [r2, #48]	; 0x30
 800165a:	4b0f      	ldr	r3, [pc, #60]	; (8001698 <MX_GPIO_Init+0x9c>)
 800165c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800165e:	f003 0302 	and.w	r3, r3, #2
 8001662:	603b      	str	r3, [r7, #0]
 8001664:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9, GPIO_PIN_RESET);
 8001666:	2200      	movs	r2, #0
 8001668:	f44f 7100 	mov.w	r1, #512	; 0x200
 800166c:	480b      	ldr	r0, [pc, #44]	; (800169c <MX_GPIO_Init+0xa0>)
 800166e:	f001 f8b1 	bl	80027d4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PA9 */
  GPIO_InitStruct.Pin = GPIO_PIN_9;
 8001672:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001676:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001678:	2301      	movs	r3, #1
 800167a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800167c:	2300      	movs	r3, #0
 800167e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001680:	2300      	movs	r3, #0
 8001682:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001684:	f107 030c 	add.w	r3, r7, #12
 8001688:	4619      	mov	r1, r3
 800168a:	4804      	ldr	r0, [pc, #16]	; (800169c <MX_GPIO_Init+0xa0>)
 800168c:	f000 ff0e 	bl	80024ac <HAL_GPIO_Init>

}
 8001690:	bf00      	nop
 8001692:	3720      	adds	r7, #32
 8001694:	46bd      	mov	sp, r7
 8001696:	bd80      	pop	{r7, pc}
 8001698:	40023800 	.word	0x40023800
 800169c:	40020000 	.word	0x40020000

080016a0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80016a0:	b480      	push	{r7}
 80016a2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80016a4:	b672      	cpsid	i
}
 80016a6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80016a8:	e7fe      	b.n	80016a8 <Error_Handler+0x8>
 80016aa:	0000      	movs	r0, r0
 80016ac:	0000      	movs	r0, r0
	...

080016b0 <motor_hardware_setup>:
# include <motor.h>

void motor_hardware_setup(motor *motor){
 80016b0:	b580      	push	{r7, lr}
 80016b2:	b082      	sub	sp, #8
 80016b4:	af00      	add	r7, sp, #0
 80016b6:	6078      	str	r0, [r7, #4]
	// L298N motor driver setup
    // ENA IN2 (GPIO) = PA9 PC7; IN1 IN2(PWM) = PB6(tim4_ch1), PC7(tim8_ch2)
	motor->driver.ENA_port = GPIOA;
 80016b8:	687b      	ldr	r3, [r7, #4]
 80016ba:	4a39      	ldr	r2, [pc, #228]	; (80017a0 <motor_hardware_setup+0xf0>)
 80016bc:	601a      	str	r2, [r3, #0]
    motor->driver.ENA_pin = GPIO_PIN_9;
 80016be:	687b      	ldr	r3, [r7, #4]
 80016c0:	f44f 7200 	mov.w	r2, #512	; 0x200
 80016c4:	809a      	strh	r2, [r3, #4]

	motor->driver.IN1_pwm_timer = &htim4;
 80016c6:	687b      	ldr	r3, [r7, #4]
 80016c8:	4a36      	ldr	r2, [pc, #216]	; (80017a4 <motor_hardware_setup+0xf4>)
 80016ca:	619a      	str	r2, [r3, #24]
	motor->driver.IN1_pwm_channel = TIM_CHANNEL_1;
 80016cc:	687b      	ldr	r3, [r7, #4]
 80016ce:	2200      	movs	r2, #0
 80016d0:	61da      	str	r2, [r3, #28]
	motor->driver.IN1_pwm_counter = 0;
 80016d2:	687b      	ldr	r3, [r7, #4]
 80016d4:	f04f 0200 	mov.w	r2, #0
 80016d8:	621a      	str	r2, [r3, #32]
	
	motor->driver.IN2_pwm_timer = &htim8;
 80016da:	687b      	ldr	r3, [r7, #4]
 80016dc:	4a32      	ldr	r2, [pc, #200]	; (80017a8 <motor_hardware_setup+0xf8>)
 80016de:	625a      	str	r2, [r3, #36]	; 0x24
	motor->driver.IN2_pwm_channel = TIM_CHANNEL_2;
 80016e0:	687b      	ldr	r3, [r7, #4]
 80016e2:	2204      	movs	r2, #4
 80016e4:	629a      	str	r2, [r3, #40]	; 0x28
	motor->driver.IN2_pwm_counter = 0;
 80016e6:	687b      	ldr	r3, [r7, #4]
 80016e8:	f04f 0200 	mov.w	r2, #0
 80016ec:	62da      	str	r2, [r3, #44]	; 0x2c

	motor->driver.pwm_duty = 0;
 80016ee:	687b      	ldr	r3, [r7, #4]
 80016f0:	f04f 0200 	mov.w	r2, #0
 80016f4:	631a      	str	r2, [r3, #48]	; 0x30

	motor->driver.max_voltage = 12.0;
 80016f6:	687b      	ldr	r3, [r7, #4]
 80016f8:	4a2c      	ldr	r2, [pc, #176]	; (80017ac <motor_hardware_setup+0xfc>)
 80016fa:	635a      	str	r2, [r3, #52]	; 0x34

    // encoder parameter setup
    motor->encoder.enc_timer = &htim3;
 80016fc:	687b      	ldr	r3, [r7, #4]
 80016fe:	4a2c      	ldr	r2, [pc, #176]	; (80017b0 <motor_hardware_setup+0x100>)
 8001700:	64da      	str	r2, [r3, #76]	; 0x4c
    motor->encoder.current_counter = 0;
 8001702:	687b      	ldr	r3, [r7, #4]
 8001704:	2200      	movs	r2, #0
 8001706:	645a      	str	r2, [r3, #68]	; 0x44
    motor->encoder.previous_counter = 0;
 8001708:	687b      	ldr	r3, [r7, #4]
 800170a:	2200      	movs	r2, #0
 800170c:	641a      	str	r2, [r3, #64]	; 0x40
    motor->encoder.count_per_rev = 500;
 800170e:	687b      	ldr	r3, [r7, #4]
 8001710:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 8001714:	639a      	str	r2, [r3, #56]	; 0x38
    motor->encoder.reduction_ratio = 16;
 8001716:	687b      	ldr	r3, [r7, #4]
 8001718:	2210      	movs	r2, #16
 800171a:	63da      	str	r2, [r3, #60]	; 0x3c

	// controller parameter setup
    motor->controller.control_frequency = 1000;
 800171c:	687b      	ldr	r3, [r7, #4]
 800171e:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001722:	651a      	str	r2, [r3, #80]	; 0x50
	motor->controller.command_vel = 0;
 8001724:	6879      	ldr	r1, [r7, #4]
 8001726:	f04f 0200 	mov.w	r2, #0
 800172a:	f04f 0300 	mov.w	r3, #0
 800172e:	e9c1 2316 	strd	r2, r3, [r1, #88]	; 0x58
	motor->controller.tracking_error = 0;
 8001732:	6879      	ldr	r1, [r7, #4]
 8001734:	f04f 0200 	mov.w	r2, #0
 8001738:	f04f 0300 	mov.w	r3, #0
 800173c:	e9c1 2318 	strd	r2, r3, [r1, #96]	; 0x60
	motor->controller.tracking_tolerance = 0.08;
 8001740:	6879      	ldr	r1, [r7, #4]
 8001742:	a311      	add	r3, pc, #68	; (adr r3, 8001788 <motor_hardware_setup+0xd8>)
 8001744:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001748:	e9c1 231c 	strd	r2, r3, [r1, #112]	; 0x70
	motor->controller.p_gain = 0.17070489113648;
 800174c:	6879      	ldr	r1, [r7, #4]
 800174e:	a310      	add	r3, pc, #64	; (adr r3, 8001790 <motor_hardware_setup+0xe0>)
 8001750:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001754:	e9c1 231e 	strd	r2, r3, [r1, #120]	; 0x78
	motor->controller.i_gain = 8.64438286598949;
 8001758:	6879      	ldr	r1, [r7, #4]
 800175a:	a30f      	add	r3, pc, #60	; (adr r3, 8001798 <motor_hardware_setup+0xe8>)
 800175c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001760:	e9c1 2320 	strd	r2, r3, [r1, #128]	; 0x80
//	motor->controller.p_gain = 0.68;
//	motor->controller.i_gain = 21.65;
//	motor->controller.p_gain = 0.307;
//	motor->controller.i_gain = 12.59;
	motor->controller.d_gain = 0;
 8001764:	6879      	ldr	r1, [r7, #4]
 8001766:	f04f 0200 	mov.w	r2, #0
 800176a:	f04f 0300 	mov.w	r3, #0
 800176e:	e9c1 2322 	strd	r2, r3, [r1, #136]	; 0x88

    HAL_TIM_Encoder_Start_IT(motor->encoder.enc_timer, TIM_CHANNEL_ALL);
 8001772:	687b      	ldr	r3, [r7, #4]
 8001774:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001776:	213c      	movs	r1, #60	; 0x3c
 8001778:	4618      	mov	r0, r3
 800177a:	f002 f84b 	bl	8003814 <HAL_TIM_Encoder_Start_IT>
}
 800177e:	bf00      	nop
 8001780:	3708      	adds	r7, #8
 8001782:	46bd      	mov	sp, r7
 8001784:	bd80      	pop	{r7, pc}
 8001786:	bf00      	nop
 8001788:	47ae147b 	.word	0x47ae147b
 800178c:	3fb47ae1 	.word	0x3fb47ae1
 8001790:	6a5965e3 	.word	0x6a5965e3
 8001794:	3fc5d9a8 	.word	0x3fc5d9a8
 8001798:	8d0f0e23 	.word	0x8d0f0e23
 800179c:	402149ec 	.word	0x402149ec
 80017a0:	40020000 	.word	0x40020000
 80017a4:	20000244 	.word	0x20000244
 80017a8:	200002d4 	.word	0x200002d4
 80017ac:	41400000 	.word	0x41400000
 80017b0:	200001fc 	.word	0x200001fc

080017b4 <motor_driver_initialize>:

void motor_driver_initialize(motor *motor){
 80017b4:	b580      	push	{r7, lr}
 80017b6:	b082      	sub	sp, #8
 80017b8:	af00      	add	r7, sp, #0
 80017ba:	6078      	str	r0, [r7, #4]
	HAL_TIM_PWM_Start(motor->driver.IN1_pwm_timer, motor->driver.IN1_pwm_channel);
 80017bc:	687b      	ldr	r3, [r7, #4]
 80017be:	699a      	ldr	r2, [r3, #24]
 80017c0:	687b      	ldr	r3, [r7, #4]
 80017c2:	69db      	ldr	r3, [r3, #28]
 80017c4:	4619      	mov	r1, r3
 80017c6:	4610      	mov	r0, r2
 80017c8:	f001 feb6 	bl	8003538 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(motor->driver.IN2_pwm_timer, motor->driver.IN2_pwm_channel);
 80017cc:	687b      	ldr	r3, [r7, #4]
 80017ce:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80017d0:	687b      	ldr	r3, [r7, #4]
 80017d2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80017d4:	4619      	mov	r1, r3
 80017d6:	4610      	mov	r0, r2
 80017d8:	f001 feae 	bl	8003538 <HAL_TIM_PWM_Start>
	// initialize as slow decay mode
	HAL_GPIO_WritePin(motor->driver.ENA_port, motor->driver.ENA_pin, GPIO_PIN_SET);
 80017dc:	687b      	ldr	r3, [r7, #4]
 80017de:	6818      	ldr	r0, [r3, #0]
 80017e0:	687b      	ldr	r3, [r7, #4]
 80017e2:	889b      	ldrh	r3, [r3, #4]
 80017e4:	2201      	movs	r2, #1
 80017e6:	4619      	mov	r1, r3
 80017e8:	f000 fff4 	bl	80027d4 <HAL_GPIO_WritePin>
	__HAL_TIM_SET_COMPARE(motor->driver.IN1_pwm_timer, motor->driver.IN1_pwm_channel,0);
 80017ec:	687b      	ldr	r3, [r7, #4]
 80017ee:	69db      	ldr	r3, [r3, #28]
 80017f0:	2b00      	cmp	r3, #0
 80017f2:	d105      	bne.n	8001800 <motor_driver_initialize+0x4c>
 80017f4:	687b      	ldr	r3, [r7, #4]
 80017f6:	699b      	ldr	r3, [r3, #24]
 80017f8:	681b      	ldr	r3, [r3, #0]
 80017fa:	2200      	movs	r2, #0
 80017fc:	635a      	str	r2, [r3, #52]	; 0x34
 80017fe:	e018      	b.n	8001832 <motor_driver_initialize+0x7e>
 8001800:	687b      	ldr	r3, [r7, #4]
 8001802:	69db      	ldr	r3, [r3, #28]
 8001804:	2b04      	cmp	r3, #4
 8001806:	d105      	bne.n	8001814 <motor_driver_initialize+0x60>
 8001808:	687b      	ldr	r3, [r7, #4]
 800180a:	699b      	ldr	r3, [r3, #24]
 800180c:	681a      	ldr	r2, [r3, #0]
 800180e:	2300      	movs	r3, #0
 8001810:	6393      	str	r3, [r2, #56]	; 0x38
 8001812:	e00e      	b.n	8001832 <motor_driver_initialize+0x7e>
 8001814:	687b      	ldr	r3, [r7, #4]
 8001816:	69db      	ldr	r3, [r3, #28]
 8001818:	2b08      	cmp	r3, #8
 800181a:	d105      	bne.n	8001828 <motor_driver_initialize+0x74>
 800181c:	687b      	ldr	r3, [r7, #4]
 800181e:	699b      	ldr	r3, [r3, #24]
 8001820:	681a      	ldr	r2, [r3, #0]
 8001822:	2300      	movs	r3, #0
 8001824:	63d3      	str	r3, [r2, #60]	; 0x3c
 8001826:	e004      	b.n	8001832 <motor_driver_initialize+0x7e>
 8001828:	687b      	ldr	r3, [r7, #4]
 800182a:	699b      	ldr	r3, [r3, #24]
 800182c:	681a      	ldr	r2, [r3, #0]
 800182e:	2300      	movs	r3, #0
 8001830:	6413      	str	r3, [r2, #64]	; 0x40
	__HAL_TIM_SET_COMPARE(motor->driver.IN2_pwm_timer, motor->driver.IN2_pwm_channel,0);
 8001832:	687b      	ldr	r3, [r7, #4]
 8001834:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001836:	2b00      	cmp	r3, #0
 8001838:	d105      	bne.n	8001846 <motor_driver_initialize+0x92>
 800183a:	687b      	ldr	r3, [r7, #4]
 800183c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800183e:	681b      	ldr	r3, [r3, #0]
 8001840:	2200      	movs	r2, #0
 8001842:	635a      	str	r2, [r3, #52]	; 0x34
}
 8001844:	e018      	b.n	8001878 <motor_driver_initialize+0xc4>
	__HAL_TIM_SET_COMPARE(motor->driver.IN2_pwm_timer, motor->driver.IN2_pwm_channel,0);
 8001846:	687b      	ldr	r3, [r7, #4]
 8001848:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800184a:	2b04      	cmp	r3, #4
 800184c:	d105      	bne.n	800185a <motor_driver_initialize+0xa6>
 800184e:	687b      	ldr	r3, [r7, #4]
 8001850:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001852:	681a      	ldr	r2, [r3, #0]
 8001854:	2300      	movs	r3, #0
 8001856:	6393      	str	r3, [r2, #56]	; 0x38
}
 8001858:	e00e      	b.n	8001878 <motor_driver_initialize+0xc4>
	__HAL_TIM_SET_COMPARE(motor->driver.IN2_pwm_timer, motor->driver.IN2_pwm_channel,0);
 800185a:	687b      	ldr	r3, [r7, #4]
 800185c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800185e:	2b08      	cmp	r3, #8
 8001860:	d105      	bne.n	800186e <motor_driver_initialize+0xba>
 8001862:	687b      	ldr	r3, [r7, #4]
 8001864:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001866:	681a      	ldr	r2, [r3, #0]
 8001868:	2300      	movs	r3, #0
 800186a:	63d3      	str	r3, [r2, #60]	; 0x3c
}
 800186c:	e004      	b.n	8001878 <motor_driver_initialize+0xc4>
	__HAL_TIM_SET_COMPARE(motor->driver.IN2_pwm_timer, motor->driver.IN2_pwm_channel,0);
 800186e:	687b      	ldr	r3, [r7, #4]
 8001870:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001872:	681a      	ldr	r2, [r3, #0]
 8001874:	2300      	movs	r3, #0
 8001876:	6413      	str	r3, [r2, #64]	; 0x40
}
 8001878:	bf00      	nop
 800187a:	3708      	adds	r7, #8
 800187c:	46bd      	mov	sp, r7
 800187e:	bd80      	pop	{r7, pc}

08001880 <motor_duty_output>:

void motor_duty_output(motor *motor, float duty_cycle){
 8001880:	b480      	push	{r7}
 8001882:	b085      	sub	sp, #20
 8001884:	af00      	add	r7, sp, #0
 8001886:	6078      	str	r0, [r7, #4]
 8001888:	ed87 0a00 	vstr	s0, [r7]

	if (duty_cycle >= 0){
 800188c:	edd7 7a00 	vldr	s15, [r7]
 8001890:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001894:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001898:	db73      	blt.n	8001982 <motor_duty_output+0x102>
		int timer_counter_period = motor->driver.IN1_pwm_timer->Instance->ARR + 1;
 800189a:	687b      	ldr	r3, [r7, #4]
 800189c:	699b      	ldr	r3, [r3, #24]
 800189e:	681b      	ldr	r3, [r3, #0]
 80018a0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80018a2:	3301      	adds	r3, #1
 80018a4:	60bb      	str	r3, [r7, #8]
		motor->driver.IN1_pwm_counter = (float)timer_counter_period * duty_cycle;
 80018a6:	68bb      	ldr	r3, [r7, #8]
 80018a8:	ee07 3a90 	vmov	s15, r3
 80018ac:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80018b0:	edd7 7a00 	vldr	s15, [r7]
 80018b4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80018b8:	687b      	ldr	r3, [r7, #4]
 80018ba:	edc3 7a08 	vstr	s15, [r3, #32]
		motor->driver.pwm_duty = duty_cycle;
 80018be:	687b      	ldr	r3, [r7, #4]
 80018c0:	683a      	ldr	r2, [r7, #0]
 80018c2:	631a      	str	r2, [r3, #48]	; 0x30
		__HAL_TIM_SET_COMPARE(motor->driver.IN1_pwm_timer, motor->driver.IN1_pwm_channel,motor->driver.IN1_pwm_counter);
 80018c4:	687b      	ldr	r3, [r7, #4]
 80018c6:	69db      	ldr	r3, [r3, #28]
 80018c8:	2b00      	cmp	r3, #0
 80018ca:	d10b      	bne.n	80018e4 <motor_duty_output+0x64>
 80018cc:	687b      	ldr	r3, [r7, #4]
 80018ce:	edd3 7a08 	vldr	s15, [r3, #32]
 80018d2:	687b      	ldr	r3, [r7, #4]
 80018d4:	699b      	ldr	r3, [r3, #24]
 80018d6:	681b      	ldr	r3, [r3, #0]
 80018d8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80018dc:	ee17 2a90 	vmov	r2, s15
 80018e0:	635a      	str	r2, [r3, #52]	; 0x34
 80018e2:	e02a      	b.n	800193a <motor_duty_output+0xba>
 80018e4:	687b      	ldr	r3, [r7, #4]
 80018e6:	69db      	ldr	r3, [r3, #28]
 80018e8:	2b04      	cmp	r3, #4
 80018ea:	d10b      	bne.n	8001904 <motor_duty_output+0x84>
 80018ec:	687b      	ldr	r3, [r7, #4]
 80018ee:	edd3 7a08 	vldr	s15, [r3, #32]
 80018f2:	687b      	ldr	r3, [r7, #4]
 80018f4:	699b      	ldr	r3, [r3, #24]
 80018f6:	681a      	ldr	r2, [r3, #0]
 80018f8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80018fc:	ee17 3a90 	vmov	r3, s15
 8001900:	6393      	str	r3, [r2, #56]	; 0x38
 8001902:	e01a      	b.n	800193a <motor_duty_output+0xba>
 8001904:	687b      	ldr	r3, [r7, #4]
 8001906:	69db      	ldr	r3, [r3, #28]
 8001908:	2b08      	cmp	r3, #8
 800190a:	d10b      	bne.n	8001924 <motor_duty_output+0xa4>
 800190c:	687b      	ldr	r3, [r7, #4]
 800190e:	edd3 7a08 	vldr	s15, [r3, #32]
 8001912:	687b      	ldr	r3, [r7, #4]
 8001914:	699b      	ldr	r3, [r3, #24]
 8001916:	681a      	ldr	r2, [r3, #0]
 8001918:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800191c:	ee17 3a90 	vmov	r3, s15
 8001920:	63d3      	str	r3, [r2, #60]	; 0x3c
 8001922:	e00a      	b.n	800193a <motor_duty_output+0xba>
 8001924:	687b      	ldr	r3, [r7, #4]
 8001926:	edd3 7a08 	vldr	s15, [r3, #32]
 800192a:	687b      	ldr	r3, [r7, #4]
 800192c:	699b      	ldr	r3, [r3, #24]
 800192e:	681a      	ldr	r2, [r3, #0]
 8001930:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001934:	ee17 3a90 	vmov	r3, s15
 8001938:	6413      	str	r3, [r2, #64]	; 0x40
		__HAL_TIM_SET_COMPARE(motor->driver.IN2_pwm_timer, motor->driver.IN2_pwm_channel,0);
 800193a:	687b      	ldr	r3, [r7, #4]
 800193c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800193e:	2b00      	cmp	r3, #0
 8001940:	d105      	bne.n	800194e <motor_duty_output+0xce>
 8001942:	687b      	ldr	r3, [r7, #4]
 8001944:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001946:	681b      	ldr	r3, [r3, #0]
 8001948:	2200      	movs	r2, #0
 800194a:	635a      	str	r2, [r3, #52]	; 0x34
		motor->driver.IN2_pwm_counter = (float)timer_counter_period * duty_cycle;
		motor->driver.pwm_duty = duty_cycle;
		__HAL_TIM_SET_COMPARE(motor->driver.IN1_pwm_timer, motor->driver.IN1_pwm_channel,0);
		__HAL_TIM_SET_COMPARE(motor->driver.IN2_pwm_timer, motor->driver.IN2_pwm_channel,motor->driver.IN2_pwm_counter);
	}
}
 800194c:	e093      	b.n	8001a76 <motor_duty_output+0x1f6>
		__HAL_TIM_SET_COMPARE(motor->driver.IN2_pwm_timer, motor->driver.IN2_pwm_channel,0);
 800194e:	687b      	ldr	r3, [r7, #4]
 8001950:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001952:	2b04      	cmp	r3, #4
 8001954:	d105      	bne.n	8001962 <motor_duty_output+0xe2>
 8001956:	687b      	ldr	r3, [r7, #4]
 8001958:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800195a:	681a      	ldr	r2, [r3, #0]
 800195c:	2300      	movs	r3, #0
 800195e:	6393      	str	r3, [r2, #56]	; 0x38
 8001960:	e089      	b.n	8001a76 <motor_duty_output+0x1f6>
 8001962:	687b      	ldr	r3, [r7, #4]
 8001964:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001966:	2b08      	cmp	r3, #8
 8001968:	d105      	bne.n	8001976 <motor_duty_output+0xf6>
 800196a:	687b      	ldr	r3, [r7, #4]
 800196c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800196e:	681a      	ldr	r2, [r3, #0]
 8001970:	2300      	movs	r3, #0
 8001972:	63d3      	str	r3, [r2, #60]	; 0x3c
 8001974:	e07f      	b.n	8001a76 <motor_duty_output+0x1f6>
 8001976:	687b      	ldr	r3, [r7, #4]
 8001978:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800197a:	681a      	ldr	r2, [r3, #0]
 800197c:	2300      	movs	r3, #0
 800197e:	6413      	str	r3, [r2, #64]	; 0x40
}
 8001980:	e079      	b.n	8001a76 <motor_duty_output+0x1f6>
		duty_cycle = fabs(duty_cycle);
 8001982:	edd7 7a00 	vldr	s15, [r7]
 8001986:	eef0 7ae7 	vabs.f32	s15, s15
 800198a:	edc7 7a00 	vstr	s15, [r7]
		int timer_counter_period = motor->driver.IN2_pwm_timer->Instance->ARR + 1;
 800198e:	687b      	ldr	r3, [r7, #4]
 8001990:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001992:	681b      	ldr	r3, [r3, #0]
 8001994:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001996:	3301      	adds	r3, #1
 8001998:	60fb      	str	r3, [r7, #12]
		motor->driver.IN2_pwm_counter = (float)timer_counter_period * duty_cycle;
 800199a:	68fb      	ldr	r3, [r7, #12]
 800199c:	ee07 3a90 	vmov	s15, r3
 80019a0:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80019a4:	edd7 7a00 	vldr	s15, [r7]
 80019a8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80019ac:	687b      	ldr	r3, [r7, #4]
 80019ae:	edc3 7a0b 	vstr	s15, [r3, #44]	; 0x2c
		motor->driver.pwm_duty = duty_cycle;
 80019b2:	687b      	ldr	r3, [r7, #4]
 80019b4:	683a      	ldr	r2, [r7, #0]
 80019b6:	631a      	str	r2, [r3, #48]	; 0x30
		__HAL_TIM_SET_COMPARE(motor->driver.IN1_pwm_timer, motor->driver.IN1_pwm_channel,0);
 80019b8:	687b      	ldr	r3, [r7, #4]
 80019ba:	69db      	ldr	r3, [r3, #28]
 80019bc:	2b00      	cmp	r3, #0
 80019be:	d105      	bne.n	80019cc <motor_duty_output+0x14c>
 80019c0:	687b      	ldr	r3, [r7, #4]
 80019c2:	699b      	ldr	r3, [r3, #24]
 80019c4:	681b      	ldr	r3, [r3, #0]
 80019c6:	2200      	movs	r2, #0
 80019c8:	635a      	str	r2, [r3, #52]	; 0x34
 80019ca:	e018      	b.n	80019fe <motor_duty_output+0x17e>
 80019cc:	687b      	ldr	r3, [r7, #4]
 80019ce:	69db      	ldr	r3, [r3, #28]
 80019d0:	2b04      	cmp	r3, #4
 80019d2:	d105      	bne.n	80019e0 <motor_duty_output+0x160>
 80019d4:	687b      	ldr	r3, [r7, #4]
 80019d6:	699b      	ldr	r3, [r3, #24]
 80019d8:	681a      	ldr	r2, [r3, #0]
 80019da:	2300      	movs	r3, #0
 80019dc:	6393      	str	r3, [r2, #56]	; 0x38
 80019de:	e00e      	b.n	80019fe <motor_duty_output+0x17e>
 80019e0:	687b      	ldr	r3, [r7, #4]
 80019e2:	69db      	ldr	r3, [r3, #28]
 80019e4:	2b08      	cmp	r3, #8
 80019e6:	d105      	bne.n	80019f4 <motor_duty_output+0x174>
 80019e8:	687b      	ldr	r3, [r7, #4]
 80019ea:	699b      	ldr	r3, [r3, #24]
 80019ec:	681a      	ldr	r2, [r3, #0]
 80019ee:	2300      	movs	r3, #0
 80019f0:	63d3      	str	r3, [r2, #60]	; 0x3c
 80019f2:	e004      	b.n	80019fe <motor_duty_output+0x17e>
 80019f4:	687b      	ldr	r3, [r7, #4]
 80019f6:	699b      	ldr	r3, [r3, #24]
 80019f8:	681a      	ldr	r2, [r3, #0]
 80019fa:	2300      	movs	r3, #0
 80019fc:	6413      	str	r3, [r2, #64]	; 0x40
		__HAL_TIM_SET_COMPARE(motor->driver.IN2_pwm_timer, motor->driver.IN2_pwm_channel,motor->driver.IN2_pwm_counter);
 80019fe:	687b      	ldr	r3, [r7, #4]
 8001a00:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001a02:	2b00      	cmp	r3, #0
 8001a04:	d10b      	bne.n	8001a1e <motor_duty_output+0x19e>
 8001a06:	687b      	ldr	r3, [r7, #4]
 8001a08:	edd3 7a0b 	vldr	s15, [r3, #44]	; 0x2c
 8001a0c:	687b      	ldr	r3, [r7, #4]
 8001a0e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001a10:	681b      	ldr	r3, [r3, #0]
 8001a12:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001a16:	ee17 2a90 	vmov	r2, s15
 8001a1a:	635a      	str	r2, [r3, #52]	; 0x34
}
 8001a1c:	e02b      	b.n	8001a76 <motor_duty_output+0x1f6>
		__HAL_TIM_SET_COMPARE(motor->driver.IN2_pwm_timer, motor->driver.IN2_pwm_channel,motor->driver.IN2_pwm_counter);
 8001a1e:	687b      	ldr	r3, [r7, #4]
 8001a20:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001a22:	2b04      	cmp	r3, #4
 8001a24:	d10b      	bne.n	8001a3e <motor_duty_output+0x1be>
 8001a26:	687b      	ldr	r3, [r7, #4]
 8001a28:	edd3 7a0b 	vldr	s15, [r3, #44]	; 0x2c
 8001a2c:	687b      	ldr	r3, [r7, #4]
 8001a2e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001a30:	681a      	ldr	r2, [r3, #0]
 8001a32:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001a36:	ee17 3a90 	vmov	r3, s15
 8001a3a:	6393      	str	r3, [r2, #56]	; 0x38
}
 8001a3c:	e01b      	b.n	8001a76 <motor_duty_output+0x1f6>
		__HAL_TIM_SET_COMPARE(motor->driver.IN2_pwm_timer, motor->driver.IN2_pwm_channel,motor->driver.IN2_pwm_counter);
 8001a3e:	687b      	ldr	r3, [r7, #4]
 8001a40:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001a42:	2b08      	cmp	r3, #8
 8001a44:	d10b      	bne.n	8001a5e <motor_duty_output+0x1de>
 8001a46:	687b      	ldr	r3, [r7, #4]
 8001a48:	edd3 7a0b 	vldr	s15, [r3, #44]	; 0x2c
 8001a4c:	687b      	ldr	r3, [r7, #4]
 8001a4e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001a50:	681a      	ldr	r2, [r3, #0]
 8001a52:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001a56:	ee17 3a90 	vmov	r3, s15
 8001a5a:	63d3      	str	r3, [r2, #60]	; 0x3c
}
 8001a5c:	e00b      	b.n	8001a76 <motor_duty_output+0x1f6>
		__HAL_TIM_SET_COMPARE(motor->driver.IN2_pwm_timer, motor->driver.IN2_pwm_channel,motor->driver.IN2_pwm_counter);
 8001a5e:	687b      	ldr	r3, [r7, #4]
 8001a60:	edd3 7a0b 	vldr	s15, [r3, #44]	; 0x2c
 8001a64:	687b      	ldr	r3, [r7, #4]
 8001a66:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001a68:	681a      	ldr	r2, [r3, #0]
 8001a6a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001a6e:	ee17 3a90 	vmov	r3, s15
 8001a72:	6413      	str	r3, [r2, #64]	; 0x40
}
 8001a74:	e7ff      	b.n	8001a76 <motor_duty_output+0x1f6>
 8001a76:	bf00      	nop
 8001a78:	3714      	adds	r7, #20
 8001a7a:	46bd      	mov	sp, r7
 8001a7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a80:	4770      	bx	lr
 8001a82:	0000      	movs	r0, r0
 8001a84:	0000      	movs	r0, r0
	...

08001a88 <motor_encoder_update>:

void motor_encoder_update(motor *motor){
 8001a88:	b5b0      	push	{r4, r5, r7, lr}
 8001a8a:	b084      	sub	sp, #16
 8001a8c:	af00      	add	r7, sp, #0
 8001a8e:	6078      	str	r0, [r7, #4]
    double rad_per_cnt = ((2*M_PI) / (motor->encoder.count_per_rev * motor->encoder.reduction_ratio * 4));
 8001a90:	687b      	ldr	r3, [r7, #4]
 8001a92:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001a94:	687a      	ldr	r2, [r7, #4]
 8001a96:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8001a98:	fb02 f303 	mul.w	r3, r2, r3
 8001a9c:	009b      	lsls	r3, r3, #2
 8001a9e:	4618      	mov	r0, r3
 8001aa0:	f7fe fd60 	bl	8000564 <__aeabi_i2d>
 8001aa4:	4602      	mov	r2, r0
 8001aa6:	460b      	mov	r3, r1
 8001aa8:	a14d      	add	r1, pc, #308	; (adr r1, 8001be0 <motor_encoder_update+0x158>)
 8001aaa:	e9d1 0100 	ldrd	r0, r1, [r1]
 8001aae:	f7fe feed 	bl	800088c <__aeabi_ddiv>
 8001ab2:	4602      	mov	r2, r0
 8001ab4:	460b      	mov	r3, r1
 8001ab6:	e9c7 2302 	strd	r2, r3, [r7, #8]

    motor->encoder.current_counter = motor->encoder.enc_timer->Instance->CNT;
 8001aba:	687b      	ldr	r3, [r7, #4]
 8001abc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001abe:	681b      	ldr	r3, [r3, #0]
 8001ac0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001ac2:	461a      	mov	r2, r3
 8001ac4:	687b      	ldr	r3, [r7, #4]
 8001ac6:	645a      	str	r2, [r3, #68]	; 0x44
    motor->encoder.delta_counter = (double)motor->encoder.current_counter - motor->encoder.previous_counter;
 8001ac8:	687b      	ldr	r3, [r7, #4]
 8001aca:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001acc:	4618      	mov	r0, r3
 8001ace:	f7fe fd49 	bl	8000564 <__aeabi_i2d>
 8001ad2:	4604      	mov	r4, r0
 8001ad4:	460d      	mov	r5, r1
 8001ad6:	687b      	ldr	r3, [r7, #4]
 8001ad8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ada:	4618      	mov	r0, r3
 8001adc:	f7fe fd42 	bl	8000564 <__aeabi_i2d>
 8001ae0:	4602      	mov	r2, r0
 8001ae2:	460b      	mov	r3, r1
 8001ae4:	4620      	mov	r0, r4
 8001ae6:	4629      	mov	r1, r5
 8001ae8:	f7fe fbee 	bl	80002c8 <__aeabi_dsub>
 8001aec:	4602      	mov	r2, r0
 8001aee:	460b      	mov	r3, r1
 8001af0:	4610      	mov	r0, r2
 8001af2:	4619      	mov	r1, r3
 8001af4:	f7ff f850 	bl	8000b98 <__aeabi_d2iz>
 8001af8:	4602      	mov	r2, r0
 8001afa:	687b      	ldr	r3, [r7, #4]
 8001afc:	649a      	str	r2, [r3, #72]	; 0x48


	if (motor->encoder.delta_counter < -32768)   //32768 = 65535 / 2
 8001afe:	687b      	ldr	r3, [r7, #4]
 8001b00:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001b02:	f513 4f00 	cmn.w	r3, #32768	; 0x8000
 8001b06:	da1f      	bge.n	8001b48 <motor_encoder_update+0xc0>
		motor->angular_vel = (65536 + motor->encoder.delta_counter) * rad_per_cnt * motor->controller.control_frequency;
 8001b08:	687b      	ldr	r3, [r7, #4]
 8001b0a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001b0c:	f503 3380 	add.w	r3, r3, #65536	; 0x10000
 8001b10:	4618      	mov	r0, r3
 8001b12:	f7fe fd27 	bl	8000564 <__aeabi_i2d>
 8001b16:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8001b1a:	f7fe fd8d 	bl	8000638 <__aeabi_dmul>
 8001b1e:	4602      	mov	r2, r0
 8001b20:	460b      	mov	r3, r1
 8001b22:	4614      	mov	r4, r2
 8001b24:	461d      	mov	r5, r3
 8001b26:	687b      	ldr	r3, [r7, #4]
 8001b28:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001b2a:	4618      	mov	r0, r3
 8001b2c:	f7fe fd1a 	bl	8000564 <__aeabi_i2d>
 8001b30:	4602      	mov	r2, r0
 8001b32:	460b      	mov	r3, r1
 8001b34:	4620      	mov	r0, r4
 8001b36:	4629      	mov	r1, r5
 8001b38:	f7fe fd7e 	bl	8000638 <__aeabi_dmul>
 8001b3c:	4602      	mov	r2, r0
 8001b3e:	460b      	mov	r3, r1
 8001b40:	6879      	ldr	r1, [r7, #4]
 8001b42:	e9c1 2324 	strd	r2, r3, [r1, #144]	; 0x90
 8001b46:	e041      	b.n	8001bcc <motor_encoder_update+0x144>
	else if (motor->encoder.delta_counter > 32768)
 8001b48:	687b      	ldr	r3, [r7, #4]
 8001b4a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001b4c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8001b50:	dd1f      	ble.n	8001b92 <motor_encoder_update+0x10a>
		motor->angular_vel = (motor->encoder.delta_counter - 65536) * rad_per_cnt * motor->controller.control_frequency;
 8001b52:	687b      	ldr	r3, [r7, #4]
 8001b54:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001b56:	f5a3 3380 	sub.w	r3, r3, #65536	; 0x10000
 8001b5a:	4618      	mov	r0, r3
 8001b5c:	f7fe fd02 	bl	8000564 <__aeabi_i2d>
 8001b60:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8001b64:	f7fe fd68 	bl	8000638 <__aeabi_dmul>
 8001b68:	4602      	mov	r2, r0
 8001b6a:	460b      	mov	r3, r1
 8001b6c:	4614      	mov	r4, r2
 8001b6e:	461d      	mov	r5, r3
 8001b70:	687b      	ldr	r3, [r7, #4]
 8001b72:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001b74:	4618      	mov	r0, r3
 8001b76:	f7fe fcf5 	bl	8000564 <__aeabi_i2d>
 8001b7a:	4602      	mov	r2, r0
 8001b7c:	460b      	mov	r3, r1
 8001b7e:	4620      	mov	r0, r4
 8001b80:	4629      	mov	r1, r5
 8001b82:	f7fe fd59 	bl	8000638 <__aeabi_dmul>
 8001b86:	4602      	mov	r2, r0
 8001b88:	460b      	mov	r3, r1
 8001b8a:	6879      	ldr	r1, [r7, #4]
 8001b8c:	e9c1 2324 	strd	r2, r3, [r1, #144]	; 0x90
 8001b90:	e01c      	b.n	8001bcc <motor_encoder_update+0x144>
	else
		motor->angular_vel = motor->encoder.delta_counter * rad_per_cnt * motor->controller.control_frequency;
 8001b92:	687b      	ldr	r3, [r7, #4]
 8001b94:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001b96:	4618      	mov	r0, r3
 8001b98:	f7fe fce4 	bl	8000564 <__aeabi_i2d>
 8001b9c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8001ba0:	f7fe fd4a 	bl	8000638 <__aeabi_dmul>
 8001ba4:	4602      	mov	r2, r0
 8001ba6:	460b      	mov	r3, r1
 8001ba8:	4614      	mov	r4, r2
 8001baa:	461d      	mov	r5, r3
 8001bac:	687b      	ldr	r3, [r7, #4]
 8001bae:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001bb0:	4618      	mov	r0, r3
 8001bb2:	f7fe fcd7 	bl	8000564 <__aeabi_i2d>
 8001bb6:	4602      	mov	r2, r0
 8001bb8:	460b      	mov	r3, r1
 8001bba:	4620      	mov	r0, r4
 8001bbc:	4629      	mov	r1, r5
 8001bbe:	f7fe fd3b 	bl	8000638 <__aeabi_dmul>
 8001bc2:	4602      	mov	r2, r0
 8001bc4:	460b      	mov	r3, r1
 8001bc6:	6879      	ldr	r1, [r7, #4]
 8001bc8:	e9c1 2324 	strd	r2, r3, [r1, #144]	; 0x90


    motor->encoder.previous_counter = motor->encoder.current_counter;
 8001bcc:	687b      	ldr	r3, [r7, #4]
 8001bce:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8001bd0:	687b      	ldr	r3, [r7, #4]
 8001bd2:	641a      	str	r2, [r3, #64]	; 0x40
}
 8001bd4:	bf00      	nop
 8001bd6:	3710      	adds	r7, #16
 8001bd8:	46bd      	mov	sp, r7
 8001bda:	bdb0      	pop	{r4, r5, r7, pc}
 8001bdc:	f3af 8000 	nop.w
 8001be0:	54442d18 	.word	0x54442d18
 8001be4:	401921fb 	.word	0x401921fb

08001be8 <motor_command_tracking>:

void motor_command_tracking(motor *motor){
 8001be8:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8001bec:	b084      	sub	sp, #16
 8001bee:	af00      	add	r7, sp, #0
 8001bf0:	6078      	str	r0, [r7, #4]
	float output_duty;
	motor->controller.tracking_error = motor->controller.command_vel - motor->angular_vel;
 8001bf2:	687b      	ldr	r3, [r7, #4]
 8001bf4:	e9d3 0116 	ldrd	r0, r1, [r3, #88]	; 0x58
 8001bf8:	687b      	ldr	r3, [r7, #4]
 8001bfa:	e9d3 2324 	ldrd	r2, r3, [r3, #144]	; 0x90
 8001bfe:	f7fe fb63 	bl	80002c8 <__aeabi_dsub>
 8001c02:	4602      	mov	r2, r0
 8001c04:	460b      	mov	r3, r1
 8001c06:	6879      	ldr	r1, [r7, #4]
 8001c08:	e9c1 2318 	strd	r2, r3, [r1, #96]	; 0x60
	motor->controller.tracking_error_sum += motor->controller.tracking_error / (float)motor->controller.control_frequency;
 8001c0c:	687b      	ldr	r3, [r7, #4]
 8001c0e:	e9d3 451a 	ldrd	r4, r5, [r3, #104]	; 0x68
 8001c12:	687b      	ldr	r3, [r7, #4]
 8001c14:	e9d3 8918 	ldrd	r8, r9, [r3, #96]	; 0x60
 8001c18:	687b      	ldr	r3, [r7, #4]
 8001c1a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001c1c:	ee07 3a90 	vmov	s15, r3
 8001c20:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001c24:	ee17 0a90 	vmov	r0, s15
 8001c28:	f7fe fcae 	bl	8000588 <__aeabi_f2d>
 8001c2c:	4602      	mov	r2, r0
 8001c2e:	460b      	mov	r3, r1
 8001c30:	4640      	mov	r0, r8
 8001c32:	4649      	mov	r1, r9
 8001c34:	f7fe fe2a 	bl	800088c <__aeabi_ddiv>
 8001c38:	4602      	mov	r2, r0
 8001c3a:	460b      	mov	r3, r1
 8001c3c:	4620      	mov	r0, r4
 8001c3e:	4629      	mov	r1, r5
 8001c40:	f7fe fb44 	bl	80002cc <__adddf3>
 8001c44:	4602      	mov	r2, r0
 8001c46:	460b      	mov	r3, r1
 8001c48:	6879      	ldr	r1, [r7, #4]
 8001c4a:	e9c1 231a 	strd	r2, r3, [r1, #104]	; 0x68

	output_duty = motor->controller.p_gain * motor->controller.tracking_error + motor->controller.i_gain * motor->controller.tracking_error_sum;
 8001c4e:	687b      	ldr	r3, [r7, #4]
 8001c50:	e9d3 011e 	ldrd	r0, r1, [r3, #120]	; 0x78
 8001c54:	687b      	ldr	r3, [r7, #4]
 8001c56:	e9d3 2318 	ldrd	r2, r3, [r3, #96]	; 0x60
 8001c5a:	f7fe fced 	bl	8000638 <__aeabi_dmul>
 8001c5e:	4602      	mov	r2, r0
 8001c60:	460b      	mov	r3, r1
 8001c62:	4614      	mov	r4, r2
 8001c64:	461d      	mov	r5, r3
 8001c66:	687b      	ldr	r3, [r7, #4]
 8001c68:	e9d3 0120 	ldrd	r0, r1, [r3, #128]	; 0x80
 8001c6c:	687b      	ldr	r3, [r7, #4]
 8001c6e:	e9d3 231a 	ldrd	r2, r3, [r3, #104]	; 0x68
 8001c72:	f7fe fce1 	bl	8000638 <__aeabi_dmul>
 8001c76:	4602      	mov	r2, r0
 8001c78:	460b      	mov	r3, r1
 8001c7a:	4620      	mov	r0, r4
 8001c7c:	4629      	mov	r1, r5
 8001c7e:	f7fe fb25 	bl	80002cc <__adddf3>
 8001c82:	4602      	mov	r2, r0
 8001c84:	460b      	mov	r3, r1
 8001c86:	4610      	mov	r0, r2
 8001c88:	4619      	mov	r1, r3
 8001c8a:	f7fe ffad 	bl	8000be8 <__aeabi_d2f>
 8001c8e:	4603      	mov	r3, r0
 8001c90:	60fb      	str	r3, [r7, #12]

	if (output_duty >= 1)
 8001c92:	edd7 7a03 	vldr	s15, [r7, #12]
 8001c96:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8001c9a:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001c9e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001ca2:	db03      	blt.n	8001cac <motor_command_tracking+0xc4>
		output_duty = 1;
 8001ca4:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 8001ca8:	60fb      	str	r3, [r7, #12]
 8001caa:	e00a      	b.n	8001cc2 <motor_command_tracking+0xda>
	else if (output_duty <= -1)
 8001cac:	edd7 7a03 	vldr	s15, [r7, #12]
 8001cb0:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 8001cb4:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001cb8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001cbc:	d801      	bhi.n	8001cc2 <motor_command_tracking+0xda>
		output_duty = -1;
 8001cbe:	4b06      	ldr	r3, [pc, #24]	; (8001cd8 <motor_command_tracking+0xf0>)
 8001cc0:	60fb      	str	r3, [r7, #12]
//	}
//	else{
//		output_duty = motor->driver.pwm_duty;
//	}

	motor_duty_output(motor, output_duty);
 8001cc2:	ed97 0a03 	vldr	s0, [r7, #12]
 8001cc6:	6878      	ldr	r0, [r7, #4]
 8001cc8:	f7ff fdda 	bl	8001880 <motor_duty_output>
}
 8001ccc:	bf00      	nop
 8001cce:	3710      	adds	r7, #16
 8001cd0:	46bd      	mov	sp, r7
 8001cd2:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8001cd6:	bf00      	nop
 8001cd8:	bf800000 	.word	0xbf800000

08001cdc <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001cdc:	b480      	push	{r7}
 8001cde:	b083      	sub	sp, #12
 8001ce0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001ce2:	2300      	movs	r3, #0
 8001ce4:	607b      	str	r3, [r7, #4]
 8001ce6:	4b10      	ldr	r3, [pc, #64]	; (8001d28 <HAL_MspInit+0x4c>)
 8001ce8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001cea:	4a0f      	ldr	r2, [pc, #60]	; (8001d28 <HAL_MspInit+0x4c>)
 8001cec:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001cf0:	6453      	str	r3, [r2, #68]	; 0x44
 8001cf2:	4b0d      	ldr	r3, [pc, #52]	; (8001d28 <HAL_MspInit+0x4c>)
 8001cf4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001cf6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001cfa:	607b      	str	r3, [r7, #4]
 8001cfc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001cfe:	2300      	movs	r3, #0
 8001d00:	603b      	str	r3, [r7, #0]
 8001d02:	4b09      	ldr	r3, [pc, #36]	; (8001d28 <HAL_MspInit+0x4c>)
 8001d04:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d06:	4a08      	ldr	r2, [pc, #32]	; (8001d28 <HAL_MspInit+0x4c>)
 8001d08:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001d0c:	6413      	str	r3, [r2, #64]	; 0x40
 8001d0e:	4b06      	ldr	r3, [pc, #24]	; (8001d28 <HAL_MspInit+0x4c>)
 8001d10:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d12:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001d16:	603b      	str	r3, [r7, #0]
 8001d18:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001d1a:	bf00      	nop
 8001d1c:	370c      	adds	r7, #12
 8001d1e:	46bd      	mov	sp, r7
 8001d20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d24:	4770      	bx	lr
 8001d26:	bf00      	nop
 8001d28:	40023800 	.word	0x40023800

08001d2c <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 8001d2c:	b580      	push	{r7, lr}
 8001d2e:	b08a      	sub	sp, #40	; 0x28
 8001d30:	af00      	add	r7, sp, #0
 8001d32:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d34:	f107 0314 	add.w	r3, r7, #20
 8001d38:	2200      	movs	r2, #0
 8001d3a:	601a      	str	r2, [r3, #0]
 8001d3c:	605a      	str	r2, [r3, #4]
 8001d3e:	609a      	str	r2, [r3, #8]
 8001d40:	60da      	str	r2, [r3, #12]
 8001d42:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM3)
 8001d44:	687b      	ldr	r3, [r7, #4]
 8001d46:	681b      	ldr	r3, [r3, #0]
 8001d48:	4a1d      	ldr	r2, [pc, #116]	; (8001dc0 <HAL_TIM_Encoder_MspInit+0x94>)
 8001d4a:	4293      	cmp	r3, r2
 8001d4c:	d133      	bne.n	8001db6 <HAL_TIM_Encoder_MspInit+0x8a>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001d4e:	2300      	movs	r3, #0
 8001d50:	613b      	str	r3, [r7, #16]
 8001d52:	4b1c      	ldr	r3, [pc, #112]	; (8001dc4 <HAL_TIM_Encoder_MspInit+0x98>)
 8001d54:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d56:	4a1b      	ldr	r2, [pc, #108]	; (8001dc4 <HAL_TIM_Encoder_MspInit+0x98>)
 8001d58:	f043 0302 	orr.w	r3, r3, #2
 8001d5c:	6413      	str	r3, [r2, #64]	; 0x40
 8001d5e:	4b19      	ldr	r3, [pc, #100]	; (8001dc4 <HAL_TIM_Encoder_MspInit+0x98>)
 8001d60:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d62:	f003 0302 	and.w	r3, r3, #2
 8001d66:	613b      	str	r3, [r7, #16]
 8001d68:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001d6a:	2300      	movs	r3, #0
 8001d6c:	60fb      	str	r3, [r7, #12]
 8001d6e:	4b15      	ldr	r3, [pc, #84]	; (8001dc4 <HAL_TIM_Encoder_MspInit+0x98>)
 8001d70:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d72:	4a14      	ldr	r2, [pc, #80]	; (8001dc4 <HAL_TIM_Encoder_MspInit+0x98>)
 8001d74:	f043 0301 	orr.w	r3, r3, #1
 8001d78:	6313      	str	r3, [r2, #48]	; 0x30
 8001d7a:	4b12      	ldr	r3, [pc, #72]	; (8001dc4 <HAL_TIM_Encoder_MspInit+0x98>)
 8001d7c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d7e:	f003 0301 	and.w	r3, r3, #1
 8001d82:	60fb      	str	r3, [r7, #12]
 8001d84:	68fb      	ldr	r3, [r7, #12]
    /**TIM3 GPIO Configuration
    PA6     ------> TIM3_CH1
    PA7     ------> TIM3_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001d86:	23c0      	movs	r3, #192	; 0xc0
 8001d88:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d8a:	2302      	movs	r3, #2
 8001d8c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d8e:	2300      	movs	r3, #0
 8001d90:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d92:	2300      	movs	r3, #0
 8001d94:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8001d96:	2302      	movs	r3, #2
 8001d98:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001d9a:	f107 0314 	add.w	r3, r7, #20
 8001d9e:	4619      	mov	r1, r3
 8001da0:	4809      	ldr	r0, [pc, #36]	; (8001dc8 <HAL_TIM_Encoder_MspInit+0x9c>)
 8001da2:	f000 fb83 	bl	80024ac <HAL_GPIO_Init>

    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8001da6:	2200      	movs	r2, #0
 8001da8:	2100      	movs	r1, #0
 8001daa:	201d      	movs	r0, #29
 8001dac:	f000 fb47 	bl	800243e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8001db0:	201d      	movs	r0, #29
 8001db2:	f000 fb60 	bl	8002476 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 8001db6:	bf00      	nop
 8001db8:	3728      	adds	r7, #40	; 0x28
 8001dba:	46bd      	mov	sp, r7
 8001dbc:	bd80      	pop	{r7, pc}
 8001dbe:	bf00      	nop
 8001dc0:	40000400 	.word	0x40000400
 8001dc4:	40023800 	.word	0x40023800
 8001dc8:	40020000 	.word	0x40020000

08001dcc <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001dcc:	b580      	push	{r7, lr}
 8001dce:	b086      	sub	sp, #24
 8001dd0:	af00      	add	r7, sp, #0
 8001dd2:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM4)
 8001dd4:	687b      	ldr	r3, [r7, #4]
 8001dd6:	681b      	ldr	r3, [r3, #0]
 8001dd8:	4a26      	ldr	r2, [pc, #152]	; (8001e74 <HAL_TIM_Base_MspInit+0xa8>)
 8001dda:	4293      	cmp	r3, r2
 8001ddc:	d116      	bne.n	8001e0c <HAL_TIM_Base_MspInit+0x40>
  {
  /* USER CODE BEGIN TIM4_MspInit 0 */

  /* USER CODE END TIM4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM4_CLK_ENABLE();
 8001dde:	2300      	movs	r3, #0
 8001de0:	617b      	str	r3, [r7, #20]
 8001de2:	4b25      	ldr	r3, [pc, #148]	; (8001e78 <HAL_TIM_Base_MspInit+0xac>)
 8001de4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001de6:	4a24      	ldr	r2, [pc, #144]	; (8001e78 <HAL_TIM_Base_MspInit+0xac>)
 8001de8:	f043 0304 	orr.w	r3, r3, #4
 8001dec:	6413      	str	r3, [r2, #64]	; 0x40
 8001dee:	4b22      	ldr	r3, [pc, #136]	; (8001e78 <HAL_TIM_Base_MspInit+0xac>)
 8001df0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001df2:	f003 0304 	and.w	r3, r3, #4
 8001df6:	617b      	str	r3, [r7, #20]
 8001df8:	697b      	ldr	r3, [r7, #20]
    /* TIM4 interrupt Init */
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 8001dfa:	2200      	movs	r2, #0
 8001dfc:	2100      	movs	r1, #0
 8001dfe:	201e      	movs	r0, #30
 8001e00:	f000 fb1d 	bl	800243e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8001e04:	201e      	movs	r0, #30
 8001e06:	f000 fb36 	bl	8002476 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM8_MspInit 1 */

  /* USER CODE END TIM8_MspInit 1 */
  }

}
 8001e0a:	e02e      	b.n	8001e6a <HAL_TIM_Base_MspInit+0x9e>
  else if(htim_base->Instance==TIM5)
 8001e0c:	687b      	ldr	r3, [r7, #4]
 8001e0e:	681b      	ldr	r3, [r3, #0]
 8001e10:	4a1a      	ldr	r2, [pc, #104]	; (8001e7c <HAL_TIM_Base_MspInit+0xb0>)
 8001e12:	4293      	cmp	r3, r2
 8001e14:	d116      	bne.n	8001e44 <HAL_TIM_Base_MspInit+0x78>
    __HAL_RCC_TIM5_CLK_ENABLE();
 8001e16:	2300      	movs	r3, #0
 8001e18:	613b      	str	r3, [r7, #16]
 8001e1a:	4b17      	ldr	r3, [pc, #92]	; (8001e78 <HAL_TIM_Base_MspInit+0xac>)
 8001e1c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e1e:	4a16      	ldr	r2, [pc, #88]	; (8001e78 <HAL_TIM_Base_MspInit+0xac>)
 8001e20:	f043 0308 	orr.w	r3, r3, #8
 8001e24:	6413      	str	r3, [r2, #64]	; 0x40
 8001e26:	4b14      	ldr	r3, [pc, #80]	; (8001e78 <HAL_TIM_Base_MspInit+0xac>)
 8001e28:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e2a:	f003 0308 	and.w	r3, r3, #8
 8001e2e:	613b      	str	r3, [r7, #16]
 8001e30:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM5_IRQn, 0, 0);
 8001e32:	2200      	movs	r2, #0
 8001e34:	2100      	movs	r1, #0
 8001e36:	2032      	movs	r0, #50	; 0x32
 8001e38:	f000 fb01 	bl	800243e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM5_IRQn);
 8001e3c:	2032      	movs	r0, #50	; 0x32
 8001e3e:	f000 fb1a 	bl	8002476 <HAL_NVIC_EnableIRQ>
}
 8001e42:	e012      	b.n	8001e6a <HAL_TIM_Base_MspInit+0x9e>
  else if(htim_base->Instance==TIM8)
 8001e44:	687b      	ldr	r3, [r7, #4]
 8001e46:	681b      	ldr	r3, [r3, #0]
 8001e48:	4a0d      	ldr	r2, [pc, #52]	; (8001e80 <HAL_TIM_Base_MspInit+0xb4>)
 8001e4a:	4293      	cmp	r3, r2
 8001e4c:	d10d      	bne.n	8001e6a <HAL_TIM_Base_MspInit+0x9e>
    __HAL_RCC_TIM8_CLK_ENABLE();
 8001e4e:	2300      	movs	r3, #0
 8001e50:	60fb      	str	r3, [r7, #12]
 8001e52:	4b09      	ldr	r3, [pc, #36]	; (8001e78 <HAL_TIM_Base_MspInit+0xac>)
 8001e54:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001e56:	4a08      	ldr	r2, [pc, #32]	; (8001e78 <HAL_TIM_Base_MspInit+0xac>)
 8001e58:	f043 0302 	orr.w	r3, r3, #2
 8001e5c:	6453      	str	r3, [r2, #68]	; 0x44
 8001e5e:	4b06      	ldr	r3, [pc, #24]	; (8001e78 <HAL_TIM_Base_MspInit+0xac>)
 8001e60:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001e62:	f003 0302 	and.w	r3, r3, #2
 8001e66:	60fb      	str	r3, [r7, #12]
 8001e68:	68fb      	ldr	r3, [r7, #12]
}
 8001e6a:	bf00      	nop
 8001e6c:	3718      	adds	r7, #24
 8001e6e:	46bd      	mov	sp, r7
 8001e70:	bd80      	pop	{r7, pc}
 8001e72:	bf00      	nop
 8001e74:	40000800 	.word	0x40000800
 8001e78:	40023800 	.word	0x40023800
 8001e7c:	40000c00 	.word	0x40000c00
 8001e80:	40010400 	.word	0x40010400

08001e84 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001e84:	b580      	push	{r7, lr}
 8001e86:	b08a      	sub	sp, #40	; 0x28
 8001e88:	af00      	add	r7, sp, #0
 8001e8a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e8c:	f107 0314 	add.w	r3, r7, #20
 8001e90:	2200      	movs	r2, #0
 8001e92:	601a      	str	r2, [r3, #0]
 8001e94:	605a      	str	r2, [r3, #4]
 8001e96:	609a      	str	r2, [r3, #8]
 8001e98:	60da      	str	r2, [r3, #12]
 8001e9a:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM4)
 8001e9c:	687b      	ldr	r3, [r7, #4]
 8001e9e:	681b      	ldr	r3, [r3, #0]
 8001ea0:	4a24      	ldr	r2, [pc, #144]	; (8001f34 <HAL_TIM_MspPostInit+0xb0>)
 8001ea2:	4293      	cmp	r3, r2
 8001ea4:	d11e      	bne.n	8001ee4 <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM4_MspPostInit 0 */

  /* USER CODE END TIM4_MspPostInit 0 */
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001ea6:	2300      	movs	r3, #0
 8001ea8:	613b      	str	r3, [r7, #16]
 8001eaa:	4b23      	ldr	r3, [pc, #140]	; (8001f38 <HAL_TIM_MspPostInit+0xb4>)
 8001eac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001eae:	4a22      	ldr	r2, [pc, #136]	; (8001f38 <HAL_TIM_MspPostInit+0xb4>)
 8001eb0:	f043 0302 	orr.w	r3, r3, #2
 8001eb4:	6313      	str	r3, [r2, #48]	; 0x30
 8001eb6:	4b20      	ldr	r3, [pc, #128]	; (8001f38 <HAL_TIM_MspPostInit+0xb4>)
 8001eb8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001eba:	f003 0302 	and.w	r3, r3, #2
 8001ebe:	613b      	str	r3, [r7, #16]
 8001ec0:	693b      	ldr	r3, [r7, #16]
    /**TIM4 GPIO Configuration
    PB6     ------> TIM4_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8001ec2:	2340      	movs	r3, #64	; 0x40
 8001ec4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ec6:	2302      	movs	r3, #2
 8001ec8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001eca:	2300      	movs	r3, #0
 8001ecc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ece:	2300      	movs	r3, #0
 8001ed0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8001ed2:	2302      	movs	r3, #2
 8001ed4:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001ed6:	f107 0314 	add.w	r3, r7, #20
 8001eda:	4619      	mov	r1, r3
 8001edc:	4817      	ldr	r0, [pc, #92]	; (8001f3c <HAL_TIM_MspPostInit+0xb8>)
 8001ede:	f000 fae5 	bl	80024ac <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM8_MspPostInit 1 */

  /* USER CODE END TIM8_MspPostInit 1 */
  }

}
 8001ee2:	e022      	b.n	8001f2a <HAL_TIM_MspPostInit+0xa6>
  else if(htim->Instance==TIM8)
 8001ee4:	687b      	ldr	r3, [r7, #4]
 8001ee6:	681b      	ldr	r3, [r3, #0]
 8001ee8:	4a15      	ldr	r2, [pc, #84]	; (8001f40 <HAL_TIM_MspPostInit+0xbc>)
 8001eea:	4293      	cmp	r3, r2
 8001eec:	d11d      	bne.n	8001f2a <HAL_TIM_MspPostInit+0xa6>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001eee:	2300      	movs	r3, #0
 8001ef0:	60fb      	str	r3, [r7, #12]
 8001ef2:	4b11      	ldr	r3, [pc, #68]	; (8001f38 <HAL_TIM_MspPostInit+0xb4>)
 8001ef4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ef6:	4a10      	ldr	r2, [pc, #64]	; (8001f38 <HAL_TIM_MspPostInit+0xb4>)
 8001ef8:	f043 0304 	orr.w	r3, r3, #4
 8001efc:	6313      	str	r3, [r2, #48]	; 0x30
 8001efe:	4b0e      	ldr	r3, [pc, #56]	; (8001f38 <HAL_TIM_MspPostInit+0xb4>)
 8001f00:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f02:	f003 0304 	and.w	r3, r3, #4
 8001f06:	60fb      	str	r3, [r7, #12]
 8001f08:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8001f0a:	2380      	movs	r3, #128	; 0x80
 8001f0c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f0e:	2302      	movs	r3, #2
 8001f10:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f12:	2300      	movs	r3, #0
 8001f14:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001f16:	2300      	movs	r3, #0
 8001f18:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 8001f1a:	2303      	movs	r3, #3
 8001f1c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001f1e:	f107 0314 	add.w	r3, r7, #20
 8001f22:	4619      	mov	r1, r3
 8001f24:	4807      	ldr	r0, [pc, #28]	; (8001f44 <HAL_TIM_MspPostInit+0xc0>)
 8001f26:	f000 fac1 	bl	80024ac <HAL_GPIO_Init>
}
 8001f2a:	bf00      	nop
 8001f2c:	3728      	adds	r7, #40	; 0x28
 8001f2e:	46bd      	mov	sp, r7
 8001f30:	bd80      	pop	{r7, pc}
 8001f32:	bf00      	nop
 8001f34:	40000800 	.word	0x40000800
 8001f38:	40023800 	.word	0x40023800
 8001f3c:	40020400 	.word	0x40020400
 8001f40:	40010400 	.word	0x40010400
 8001f44:	40020800 	.word	0x40020800

08001f48 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001f48:	b480      	push	{r7}
 8001f4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001f4c:	e7fe      	b.n	8001f4c <NMI_Handler+0x4>

08001f4e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001f4e:	b480      	push	{r7}
 8001f50:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001f52:	e7fe      	b.n	8001f52 <HardFault_Handler+0x4>

08001f54 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001f54:	b480      	push	{r7}
 8001f56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001f58:	e7fe      	b.n	8001f58 <MemManage_Handler+0x4>

08001f5a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001f5a:	b480      	push	{r7}
 8001f5c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001f5e:	e7fe      	b.n	8001f5e <BusFault_Handler+0x4>

08001f60 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001f60:	b480      	push	{r7}
 8001f62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001f64:	e7fe      	b.n	8001f64 <UsageFault_Handler+0x4>

08001f66 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001f66:	b480      	push	{r7}
 8001f68:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001f6a:	bf00      	nop
 8001f6c:	46bd      	mov	sp, r7
 8001f6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f72:	4770      	bx	lr

08001f74 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001f74:	b480      	push	{r7}
 8001f76:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001f78:	bf00      	nop
 8001f7a:	46bd      	mov	sp, r7
 8001f7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f80:	4770      	bx	lr

08001f82 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001f82:	b480      	push	{r7}
 8001f84:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001f86:	bf00      	nop
 8001f88:	46bd      	mov	sp, r7
 8001f8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f8e:	4770      	bx	lr

08001f90 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001f90:	b580      	push	{r7, lr}
 8001f92:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001f94:	f000 f958 	bl	8002248 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001f98:	bf00      	nop
 8001f9a:	bd80      	pop	{r7, pc}

08001f9c <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8001f9c:	b580      	push	{r7, lr}
 8001f9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8001fa0:	4802      	ldr	r0, [pc, #8]	; (8001fac <TIM3_IRQHandler+0x10>)
 8001fa2:	f001 fce5 	bl	8003970 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8001fa6:	bf00      	nop
 8001fa8:	bd80      	pop	{r7, pc}
 8001faa:	bf00      	nop
 8001fac:	200001fc 	.word	0x200001fc

08001fb0 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8001fb0:	b580      	push	{r7, lr}
 8001fb2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8001fb4:	4802      	ldr	r0, [pc, #8]	; (8001fc0 <TIM4_IRQHandler+0x10>)
 8001fb6:	f001 fcdb 	bl	8003970 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 8001fba:	bf00      	nop
 8001fbc:	bd80      	pop	{r7, pc}
 8001fbe:	bf00      	nop
 8001fc0:	20000244 	.word	0x20000244

08001fc4 <TIM5_IRQHandler>:

/**
  * @brief This function handles TIM5 global interrupt.
  */
void TIM5_IRQHandler(void)
{
 8001fc4:	b580      	push	{r7, lr}
 8001fc6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM5_IRQn 0 */

  /* USER CODE END TIM5_IRQn 0 */
  HAL_TIM_IRQHandler(&htim5);
 8001fc8:	4802      	ldr	r0, [pc, #8]	; (8001fd4 <TIM5_IRQHandler+0x10>)
 8001fca:	f001 fcd1 	bl	8003970 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM5_IRQn 1 */

  /* USER CODE END TIM5_IRQn 1 */
}
 8001fce:	bf00      	nop
 8001fd0:	bd80      	pop	{r7, pc}
 8001fd2:	bf00      	nop
 8001fd4:	2000028c 	.word	0x2000028c

08001fd8 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001fd8:	b480      	push	{r7}
 8001fda:	af00      	add	r7, sp, #0
	return 1;
 8001fdc:	2301      	movs	r3, #1
}
 8001fde:	4618      	mov	r0, r3
 8001fe0:	46bd      	mov	sp, r7
 8001fe2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fe6:	4770      	bx	lr

08001fe8 <_kill>:

int _kill(int pid, int sig)
{
 8001fe8:	b580      	push	{r7, lr}
 8001fea:	b082      	sub	sp, #8
 8001fec:	af00      	add	r7, sp, #0
 8001fee:	6078      	str	r0, [r7, #4]
 8001ff0:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8001ff2:	f002 fb69 	bl	80046c8 <__errno>
 8001ff6:	4603      	mov	r3, r0
 8001ff8:	2216      	movs	r2, #22
 8001ffa:	601a      	str	r2, [r3, #0]
	return -1;
 8001ffc:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002000:	4618      	mov	r0, r3
 8002002:	3708      	adds	r7, #8
 8002004:	46bd      	mov	sp, r7
 8002006:	bd80      	pop	{r7, pc}

08002008 <_exit>:

void _exit (int status)
{
 8002008:	b580      	push	{r7, lr}
 800200a:	b082      	sub	sp, #8
 800200c:	af00      	add	r7, sp, #0
 800200e:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8002010:	f04f 31ff 	mov.w	r1, #4294967295
 8002014:	6878      	ldr	r0, [r7, #4]
 8002016:	f7ff ffe7 	bl	8001fe8 <_kill>
	while (1) {}		/* Make sure we hang here */
 800201a:	e7fe      	b.n	800201a <_exit+0x12>

0800201c <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800201c:	b580      	push	{r7, lr}
 800201e:	b086      	sub	sp, #24
 8002020:	af00      	add	r7, sp, #0
 8002022:	60f8      	str	r0, [r7, #12]
 8002024:	60b9      	str	r1, [r7, #8]
 8002026:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002028:	2300      	movs	r3, #0
 800202a:	617b      	str	r3, [r7, #20]
 800202c:	e00a      	b.n	8002044 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 800202e:	f3af 8000 	nop.w
 8002032:	4601      	mov	r1, r0
 8002034:	68bb      	ldr	r3, [r7, #8]
 8002036:	1c5a      	adds	r2, r3, #1
 8002038:	60ba      	str	r2, [r7, #8]
 800203a:	b2ca      	uxtb	r2, r1
 800203c:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800203e:	697b      	ldr	r3, [r7, #20]
 8002040:	3301      	adds	r3, #1
 8002042:	617b      	str	r3, [r7, #20]
 8002044:	697a      	ldr	r2, [r7, #20]
 8002046:	687b      	ldr	r3, [r7, #4]
 8002048:	429a      	cmp	r2, r3
 800204a:	dbf0      	blt.n	800202e <_read+0x12>
	}

return len;
 800204c:	687b      	ldr	r3, [r7, #4]
}
 800204e:	4618      	mov	r0, r3
 8002050:	3718      	adds	r7, #24
 8002052:	46bd      	mov	sp, r7
 8002054:	bd80      	pop	{r7, pc}

08002056 <_close>:
	}
	return len;
}

int _close(int file)
{
 8002056:	b480      	push	{r7}
 8002058:	b083      	sub	sp, #12
 800205a:	af00      	add	r7, sp, #0
 800205c:	6078      	str	r0, [r7, #4]
	return -1;
 800205e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002062:	4618      	mov	r0, r3
 8002064:	370c      	adds	r7, #12
 8002066:	46bd      	mov	sp, r7
 8002068:	f85d 7b04 	ldr.w	r7, [sp], #4
 800206c:	4770      	bx	lr

0800206e <_fstat>:


int _fstat(int file, struct stat *st)
{
 800206e:	b480      	push	{r7}
 8002070:	b083      	sub	sp, #12
 8002072:	af00      	add	r7, sp, #0
 8002074:	6078      	str	r0, [r7, #4]
 8002076:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8002078:	683b      	ldr	r3, [r7, #0]
 800207a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800207e:	605a      	str	r2, [r3, #4]
	return 0;
 8002080:	2300      	movs	r3, #0
}
 8002082:	4618      	mov	r0, r3
 8002084:	370c      	adds	r7, #12
 8002086:	46bd      	mov	sp, r7
 8002088:	f85d 7b04 	ldr.w	r7, [sp], #4
 800208c:	4770      	bx	lr

0800208e <_isatty>:

int _isatty(int file)
{
 800208e:	b480      	push	{r7}
 8002090:	b083      	sub	sp, #12
 8002092:	af00      	add	r7, sp, #0
 8002094:	6078      	str	r0, [r7, #4]
	return 1;
 8002096:	2301      	movs	r3, #1
}
 8002098:	4618      	mov	r0, r3
 800209a:	370c      	adds	r7, #12
 800209c:	46bd      	mov	sp, r7
 800209e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020a2:	4770      	bx	lr

080020a4 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80020a4:	b480      	push	{r7}
 80020a6:	b085      	sub	sp, #20
 80020a8:	af00      	add	r7, sp, #0
 80020aa:	60f8      	str	r0, [r7, #12]
 80020ac:	60b9      	str	r1, [r7, #8]
 80020ae:	607a      	str	r2, [r7, #4]
	return 0;
 80020b0:	2300      	movs	r3, #0
}
 80020b2:	4618      	mov	r0, r3
 80020b4:	3714      	adds	r7, #20
 80020b6:	46bd      	mov	sp, r7
 80020b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020bc:	4770      	bx	lr
	...

080020c0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80020c0:	b580      	push	{r7, lr}
 80020c2:	b086      	sub	sp, #24
 80020c4:	af00      	add	r7, sp, #0
 80020c6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80020c8:	4a14      	ldr	r2, [pc, #80]	; (800211c <_sbrk+0x5c>)
 80020ca:	4b15      	ldr	r3, [pc, #84]	; (8002120 <_sbrk+0x60>)
 80020cc:	1ad3      	subs	r3, r2, r3
 80020ce:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80020d0:	697b      	ldr	r3, [r7, #20]
 80020d2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80020d4:	4b13      	ldr	r3, [pc, #76]	; (8002124 <_sbrk+0x64>)
 80020d6:	681b      	ldr	r3, [r3, #0]
 80020d8:	2b00      	cmp	r3, #0
 80020da:	d102      	bne.n	80020e2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80020dc:	4b11      	ldr	r3, [pc, #68]	; (8002124 <_sbrk+0x64>)
 80020de:	4a12      	ldr	r2, [pc, #72]	; (8002128 <_sbrk+0x68>)
 80020e0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80020e2:	4b10      	ldr	r3, [pc, #64]	; (8002124 <_sbrk+0x64>)
 80020e4:	681a      	ldr	r2, [r3, #0]
 80020e6:	687b      	ldr	r3, [r7, #4]
 80020e8:	4413      	add	r3, r2
 80020ea:	693a      	ldr	r2, [r7, #16]
 80020ec:	429a      	cmp	r2, r3
 80020ee:	d207      	bcs.n	8002100 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80020f0:	f002 faea 	bl	80046c8 <__errno>
 80020f4:	4603      	mov	r3, r0
 80020f6:	220c      	movs	r2, #12
 80020f8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80020fa:	f04f 33ff 	mov.w	r3, #4294967295
 80020fe:	e009      	b.n	8002114 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002100:	4b08      	ldr	r3, [pc, #32]	; (8002124 <_sbrk+0x64>)
 8002102:	681b      	ldr	r3, [r3, #0]
 8002104:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002106:	4b07      	ldr	r3, [pc, #28]	; (8002124 <_sbrk+0x64>)
 8002108:	681a      	ldr	r2, [r3, #0]
 800210a:	687b      	ldr	r3, [r7, #4]
 800210c:	4413      	add	r3, r2
 800210e:	4a05      	ldr	r2, [pc, #20]	; (8002124 <_sbrk+0x64>)
 8002110:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002112:	68fb      	ldr	r3, [r7, #12]
}
 8002114:	4618      	mov	r0, r3
 8002116:	3718      	adds	r7, #24
 8002118:	46bd      	mov	sp, r7
 800211a:	bd80      	pop	{r7, pc}
 800211c:	20020000 	.word	0x20020000
 8002120:	00000400 	.word	0x00000400
 8002124:	200003d0 	.word	0x200003d0
 8002128:	200003e8 	.word	0x200003e8

0800212c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800212c:	b480      	push	{r7}
 800212e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002130:	4b06      	ldr	r3, [pc, #24]	; (800214c <SystemInit+0x20>)
 8002132:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002136:	4a05      	ldr	r2, [pc, #20]	; (800214c <SystemInit+0x20>)
 8002138:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800213c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002140:	bf00      	nop
 8002142:	46bd      	mov	sp, r7
 8002144:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002148:	4770      	bx	lr
 800214a:	bf00      	nop
 800214c:	e000ed00 	.word	0xe000ed00

08002150 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8002150:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002188 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002154:	480d      	ldr	r0, [pc, #52]	; (800218c <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8002156:	490e      	ldr	r1, [pc, #56]	; (8002190 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8002158:	4a0e      	ldr	r2, [pc, #56]	; (8002194 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800215a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800215c:	e002      	b.n	8002164 <LoopCopyDataInit>

0800215e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800215e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002160:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002162:	3304      	adds	r3, #4

08002164 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002164:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002166:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002168:	d3f9      	bcc.n	800215e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800216a:	4a0b      	ldr	r2, [pc, #44]	; (8002198 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 800216c:	4c0b      	ldr	r4, [pc, #44]	; (800219c <LoopFillZerobss+0x26>)
  movs r3, #0
 800216e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002170:	e001      	b.n	8002176 <LoopFillZerobss>

08002172 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002172:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002174:	3204      	adds	r2, #4

08002176 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002176:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002178:	d3fb      	bcc.n	8002172 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 800217a:	f7ff ffd7 	bl	800212c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800217e:	f002 faa9 	bl	80046d4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002182:	f7fe ffed 	bl	8001160 <main>
  bx  lr    
 8002186:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8002188:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 800218c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002190:	200001dc 	.word	0x200001dc
  ldr r2, =_sidata
 8002194:	080076c4 	.word	0x080076c4
  ldr r2, =_sbss
 8002198:	200001e0 	.word	0x200001e0
  ldr r4, =_ebss
 800219c:	200003e8 	.word	0x200003e8

080021a0 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80021a0:	e7fe      	b.n	80021a0 <ADC_IRQHandler>
	...

080021a4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80021a4:	b580      	push	{r7, lr}
 80021a6:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80021a8:	4b0e      	ldr	r3, [pc, #56]	; (80021e4 <HAL_Init+0x40>)
 80021aa:	681b      	ldr	r3, [r3, #0]
 80021ac:	4a0d      	ldr	r2, [pc, #52]	; (80021e4 <HAL_Init+0x40>)
 80021ae:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80021b2:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80021b4:	4b0b      	ldr	r3, [pc, #44]	; (80021e4 <HAL_Init+0x40>)
 80021b6:	681b      	ldr	r3, [r3, #0]
 80021b8:	4a0a      	ldr	r2, [pc, #40]	; (80021e4 <HAL_Init+0x40>)
 80021ba:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80021be:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80021c0:	4b08      	ldr	r3, [pc, #32]	; (80021e4 <HAL_Init+0x40>)
 80021c2:	681b      	ldr	r3, [r3, #0]
 80021c4:	4a07      	ldr	r2, [pc, #28]	; (80021e4 <HAL_Init+0x40>)
 80021c6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80021ca:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80021cc:	2003      	movs	r0, #3
 80021ce:	f000 f92b 	bl	8002428 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80021d2:	200f      	movs	r0, #15
 80021d4:	f000 f808 	bl	80021e8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80021d8:	f7ff fd80 	bl	8001cdc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80021dc:	2300      	movs	r3, #0
}
 80021de:	4618      	mov	r0, r3
 80021e0:	bd80      	pop	{r7, pc}
 80021e2:	bf00      	nop
 80021e4:	40023c00 	.word	0x40023c00

080021e8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80021e8:	b580      	push	{r7, lr}
 80021ea:	b082      	sub	sp, #8
 80021ec:	af00      	add	r7, sp, #0
 80021ee:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80021f0:	4b12      	ldr	r3, [pc, #72]	; (800223c <HAL_InitTick+0x54>)
 80021f2:	681a      	ldr	r2, [r3, #0]
 80021f4:	4b12      	ldr	r3, [pc, #72]	; (8002240 <HAL_InitTick+0x58>)
 80021f6:	781b      	ldrb	r3, [r3, #0]
 80021f8:	4619      	mov	r1, r3
 80021fa:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80021fe:	fbb3 f3f1 	udiv	r3, r3, r1
 8002202:	fbb2 f3f3 	udiv	r3, r2, r3
 8002206:	4618      	mov	r0, r3
 8002208:	f000 f943 	bl	8002492 <HAL_SYSTICK_Config>
 800220c:	4603      	mov	r3, r0
 800220e:	2b00      	cmp	r3, #0
 8002210:	d001      	beq.n	8002216 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002212:	2301      	movs	r3, #1
 8002214:	e00e      	b.n	8002234 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002216:	687b      	ldr	r3, [r7, #4]
 8002218:	2b0f      	cmp	r3, #15
 800221a:	d80a      	bhi.n	8002232 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800221c:	2200      	movs	r2, #0
 800221e:	6879      	ldr	r1, [r7, #4]
 8002220:	f04f 30ff 	mov.w	r0, #4294967295
 8002224:	f000 f90b 	bl	800243e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002228:	4a06      	ldr	r2, [pc, #24]	; (8002244 <HAL_InitTick+0x5c>)
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800222e:	2300      	movs	r3, #0
 8002230:	e000      	b.n	8002234 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002232:	2301      	movs	r3, #1
}
 8002234:	4618      	mov	r0, r3
 8002236:	3708      	adds	r7, #8
 8002238:	46bd      	mov	sp, r7
 800223a:	bd80      	pop	{r7, pc}
 800223c:	20000000 	.word	0x20000000
 8002240:	20000008 	.word	0x20000008
 8002244:	20000004 	.word	0x20000004

08002248 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002248:	b480      	push	{r7}
 800224a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800224c:	4b06      	ldr	r3, [pc, #24]	; (8002268 <HAL_IncTick+0x20>)
 800224e:	781b      	ldrb	r3, [r3, #0]
 8002250:	461a      	mov	r2, r3
 8002252:	4b06      	ldr	r3, [pc, #24]	; (800226c <HAL_IncTick+0x24>)
 8002254:	681b      	ldr	r3, [r3, #0]
 8002256:	4413      	add	r3, r2
 8002258:	4a04      	ldr	r2, [pc, #16]	; (800226c <HAL_IncTick+0x24>)
 800225a:	6013      	str	r3, [r2, #0]
}
 800225c:	bf00      	nop
 800225e:	46bd      	mov	sp, r7
 8002260:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002264:	4770      	bx	lr
 8002266:	bf00      	nop
 8002268:	20000008 	.word	0x20000008
 800226c:	200003d4 	.word	0x200003d4

08002270 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002270:	b480      	push	{r7}
 8002272:	af00      	add	r7, sp, #0
  return uwTick;
 8002274:	4b03      	ldr	r3, [pc, #12]	; (8002284 <HAL_GetTick+0x14>)
 8002276:	681b      	ldr	r3, [r3, #0]
}
 8002278:	4618      	mov	r0, r3
 800227a:	46bd      	mov	sp, r7
 800227c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002280:	4770      	bx	lr
 8002282:	bf00      	nop
 8002284:	200003d4 	.word	0x200003d4

08002288 <__NVIC_SetPriorityGrouping>:
{
 8002288:	b480      	push	{r7}
 800228a:	b085      	sub	sp, #20
 800228c:	af00      	add	r7, sp, #0
 800228e:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	f003 0307 	and.w	r3, r3, #7
 8002296:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002298:	4b0c      	ldr	r3, [pc, #48]	; (80022cc <__NVIC_SetPriorityGrouping+0x44>)
 800229a:	68db      	ldr	r3, [r3, #12]
 800229c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800229e:	68ba      	ldr	r2, [r7, #8]
 80022a0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80022a4:	4013      	ands	r3, r2
 80022a6:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80022a8:	68fb      	ldr	r3, [r7, #12]
 80022aa:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80022ac:	68bb      	ldr	r3, [r7, #8]
 80022ae:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80022b0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80022b4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80022b8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80022ba:	4a04      	ldr	r2, [pc, #16]	; (80022cc <__NVIC_SetPriorityGrouping+0x44>)
 80022bc:	68bb      	ldr	r3, [r7, #8]
 80022be:	60d3      	str	r3, [r2, #12]
}
 80022c0:	bf00      	nop
 80022c2:	3714      	adds	r7, #20
 80022c4:	46bd      	mov	sp, r7
 80022c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022ca:	4770      	bx	lr
 80022cc:	e000ed00 	.word	0xe000ed00

080022d0 <__NVIC_GetPriorityGrouping>:
{
 80022d0:	b480      	push	{r7}
 80022d2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80022d4:	4b04      	ldr	r3, [pc, #16]	; (80022e8 <__NVIC_GetPriorityGrouping+0x18>)
 80022d6:	68db      	ldr	r3, [r3, #12]
 80022d8:	0a1b      	lsrs	r3, r3, #8
 80022da:	f003 0307 	and.w	r3, r3, #7
}
 80022de:	4618      	mov	r0, r3
 80022e0:	46bd      	mov	sp, r7
 80022e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022e6:	4770      	bx	lr
 80022e8:	e000ed00 	.word	0xe000ed00

080022ec <__NVIC_EnableIRQ>:
{
 80022ec:	b480      	push	{r7}
 80022ee:	b083      	sub	sp, #12
 80022f0:	af00      	add	r7, sp, #0
 80022f2:	4603      	mov	r3, r0
 80022f4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80022f6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80022fa:	2b00      	cmp	r3, #0
 80022fc:	db0b      	blt.n	8002316 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80022fe:	79fb      	ldrb	r3, [r7, #7]
 8002300:	f003 021f 	and.w	r2, r3, #31
 8002304:	4907      	ldr	r1, [pc, #28]	; (8002324 <__NVIC_EnableIRQ+0x38>)
 8002306:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800230a:	095b      	lsrs	r3, r3, #5
 800230c:	2001      	movs	r0, #1
 800230e:	fa00 f202 	lsl.w	r2, r0, r2
 8002312:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8002316:	bf00      	nop
 8002318:	370c      	adds	r7, #12
 800231a:	46bd      	mov	sp, r7
 800231c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002320:	4770      	bx	lr
 8002322:	bf00      	nop
 8002324:	e000e100 	.word	0xe000e100

08002328 <__NVIC_SetPriority>:
{
 8002328:	b480      	push	{r7}
 800232a:	b083      	sub	sp, #12
 800232c:	af00      	add	r7, sp, #0
 800232e:	4603      	mov	r3, r0
 8002330:	6039      	str	r1, [r7, #0]
 8002332:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002334:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002338:	2b00      	cmp	r3, #0
 800233a:	db0a      	blt.n	8002352 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800233c:	683b      	ldr	r3, [r7, #0]
 800233e:	b2da      	uxtb	r2, r3
 8002340:	490c      	ldr	r1, [pc, #48]	; (8002374 <__NVIC_SetPriority+0x4c>)
 8002342:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002346:	0112      	lsls	r2, r2, #4
 8002348:	b2d2      	uxtb	r2, r2
 800234a:	440b      	add	r3, r1
 800234c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8002350:	e00a      	b.n	8002368 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002352:	683b      	ldr	r3, [r7, #0]
 8002354:	b2da      	uxtb	r2, r3
 8002356:	4908      	ldr	r1, [pc, #32]	; (8002378 <__NVIC_SetPriority+0x50>)
 8002358:	79fb      	ldrb	r3, [r7, #7]
 800235a:	f003 030f 	and.w	r3, r3, #15
 800235e:	3b04      	subs	r3, #4
 8002360:	0112      	lsls	r2, r2, #4
 8002362:	b2d2      	uxtb	r2, r2
 8002364:	440b      	add	r3, r1
 8002366:	761a      	strb	r2, [r3, #24]
}
 8002368:	bf00      	nop
 800236a:	370c      	adds	r7, #12
 800236c:	46bd      	mov	sp, r7
 800236e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002372:	4770      	bx	lr
 8002374:	e000e100 	.word	0xe000e100
 8002378:	e000ed00 	.word	0xe000ed00

0800237c <NVIC_EncodePriority>:
{
 800237c:	b480      	push	{r7}
 800237e:	b089      	sub	sp, #36	; 0x24
 8002380:	af00      	add	r7, sp, #0
 8002382:	60f8      	str	r0, [r7, #12]
 8002384:	60b9      	str	r1, [r7, #8]
 8002386:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002388:	68fb      	ldr	r3, [r7, #12]
 800238a:	f003 0307 	and.w	r3, r3, #7
 800238e:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002390:	69fb      	ldr	r3, [r7, #28]
 8002392:	f1c3 0307 	rsb	r3, r3, #7
 8002396:	2b04      	cmp	r3, #4
 8002398:	bf28      	it	cs
 800239a:	2304      	movcs	r3, #4
 800239c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800239e:	69fb      	ldr	r3, [r7, #28]
 80023a0:	3304      	adds	r3, #4
 80023a2:	2b06      	cmp	r3, #6
 80023a4:	d902      	bls.n	80023ac <NVIC_EncodePriority+0x30>
 80023a6:	69fb      	ldr	r3, [r7, #28]
 80023a8:	3b03      	subs	r3, #3
 80023aa:	e000      	b.n	80023ae <NVIC_EncodePriority+0x32>
 80023ac:	2300      	movs	r3, #0
 80023ae:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80023b0:	f04f 32ff 	mov.w	r2, #4294967295
 80023b4:	69bb      	ldr	r3, [r7, #24]
 80023b6:	fa02 f303 	lsl.w	r3, r2, r3
 80023ba:	43da      	mvns	r2, r3
 80023bc:	68bb      	ldr	r3, [r7, #8]
 80023be:	401a      	ands	r2, r3
 80023c0:	697b      	ldr	r3, [r7, #20]
 80023c2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80023c4:	f04f 31ff 	mov.w	r1, #4294967295
 80023c8:	697b      	ldr	r3, [r7, #20]
 80023ca:	fa01 f303 	lsl.w	r3, r1, r3
 80023ce:	43d9      	mvns	r1, r3
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80023d4:	4313      	orrs	r3, r2
}
 80023d6:	4618      	mov	r0, r3
 80023d8:	3724      	adds	r7, #36	; 0x24
 80023da:	46bd      	mov	sp, r7
 80023dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023e0:	4770      	bx	lr
	...

080023e4 <SysTick_Config>:
{
 80023e4:	b580      	push	{r7, lr}
 80023e6:	b082      	sub	sp, #8
 80023e8:	af00      	add	r7, sp, #0
 80023ea:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80023ec:	687b      	ldr	r3, [r7, #4]
 80023ee:	3b01      	subs	r3, #1
 80023f0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80023f4:	d301      	bcc.n	80023fa <SysTick_Config+0x16>
    return (1UL);                                                   /* Reload value impossible */
 80023f6:	2301      	movs	r3, #1
 80023f8:	e00f      	b.n	800241a <SysTick_Config+0x36>
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80023fa:	4a0a      	ldr	r2, [pc, #40]	; (8002424 <SysTick_Config+0x40>)
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	3b01      	subs	r3, #1
 8002400:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002402:	210f      	movs	r1, #15
 8002404:	f04f 30ff 	mov.w	r0, #4294967295
 8002408:	f7ff ff8e 	bl	8002328 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800240c:	4b05      	ldr	r3, [pc, #20]	; (8002424 <SysTick_Config+0x40>)
 800240e:	2200      	movs	r2, #0
 8002410:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002412:	4b04      	ldr	r3, [pc, #16]	; (8002424 <SysTick_Config+0x40>)
 8002414:	2207      	movs	r2, #7
 8002416:	601a      	str	r2, [r3, #0]
  return (0UL);                                                     /* Function successful */
 8002418:	2300      	movs	r3, #0
}
 800241a:	4618      	mov	r0, r3
 800241c:	3708      	adds	r7, #8
 800241e:	46bd      	mov	sp, r7
 8002420:	bd80      	pop	{r7, pc}
 8002422:	bf00      	nop
 8002424:	e000e010 	.word	0xe000e010

08002428 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002428:	b580      	push	{r7, lr}
 800242a:	b082      	sub	sp, #8
 800242c:	af00      	add	r7, sp, #0
 800242e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002430:	6878      	ldr	r0, [r7, #4]
 8002432:	f7ff ff29 	bl	8002288 <__NVIC_SetPriorityGrouping>
}
 8002436:	bf00      	nop
 8002438:	3708      	adds	r7, #8
 800243a:	46bd      	mov	sp, r7
 800243c:	bd80      	pop	{r7, pc}

0800243e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800243e:	b580      	push	{r7, lr}
 8002440:	b086      	sub	sp, #24
 8002442:	af00      	add	r7, sp, #0
 8002444:	4603      	mov	r3, r0
 8002446:	60b9      	str	r1, [r7, #8]
 8002448:	607a      	str	r2, [r7, #4]
 800244a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800244c:	2300      	movs	r3, #0
 800244e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002450:	f7ff ff3e 	bl	80022d0 <__NVIC_GetPriorityGrouping>
 8002454:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002456:	687a      	ldr	r2, [r7, #4]
 8002458:	68b9      	ldr	r1, [r7, #8]
 800245a:	6978      	ldr	r0, [r7, #20]
 800245c:	f7ff ff8e 	bl	800237c <NVIC_EncodePriority>
 8002460:	4602      	mov	r2, r0
 8002462:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002466:	4611      	mov	r1, r2
 8002468:	4618      	mov	r0, r3
 800246a:	f7ff ff5d 	bl	8002328 <__NVIC_SetPriority>
}
 800246e:	bf00      	nop
 8002470:	3718      	adds	r7, #24
 8002472:	46bd      	mov	sp, r7
 8002474:	bd80      	pop	{r7, pc}

08002476 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002476:	b580      	push	{r7, lr}
 8002478:	b082      	sub	sp, #8
 800247a:	af00      	add	r7, sp, #0
 800247c:	4603      	mov	r3, r0
 800247e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002480:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002484:	4618      	mov	r0, r3
 8002486:	f7ff ff31 	bl	80022ec <__NVIC_EnableIRQ>
}
 800248a:	bf00      	nop
 800248c:	3708      	adds	r7, #8
 800248e:	46bd      	mov	sp, r7
 8002490:	bd80      	pop	{r7, pc}

08002492 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002492:	b580      	push	{r7, lr}
 8002494:	b082      	sub	sp, #8
 8002496:	af00      	add	r7, sp, #0
 8002498:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800249a:	6878      	ldr	r0, [r7, #4]
 800249c:	f7ff ffa2 	bl	80023e4 <SysTick_Config>
 80024a0:	4603      	mov	r3, r0
}
 80024a2:	4618      	mov	r0, r3
 80024a4:	3708      	adds	r7, #8
 80024a6:	46bd      	mov	sp, r7
 80024a8:	bd80      	pop	{r7, pc}
	...

080024ac <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80024ac:	b480      	push	{r7}
 80024ae:	b089      	sub	sp, #36	; 0x24
 80024b0:	af00      	add	r7, sp, #0
 80024b2:	6078      	str	r0, [r7, #4]
 80024b4:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80024b6:	2300      	movs	r3, #0
 80024b8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80024ba:	2300      	movs	r3, #0
 80024bc:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80024be:	2300      	movs	r3, #0
 80024c0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80024c2:	2300      	movs	r3, #0
 80024c4:	61fb      	str	r3, [r7, #28]
 80024c6:	e165      	b.n	8002794 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80024c8:	2201      	movs	r2, #1
 80024ca:	69fb      	ldr	r3, [r7, #28]
 80024cc:	fa02 f303 	lsl.w	r3, r2, r3
 80024d0:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80024d2:	683b      	ldr	r3, [r7, #0]
 80024d4:	681b      	ldr	r3, [r3, #0]
 80024d6:	697a      	ldr	r2, [r7, #20]
 80024d8:	4013      	ands	r3, r2
 80024da:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80024dc:	693a      	ldr	r2, [r7, #16]
 80024de:	697b      	ldr	r3, [r7, #20]
 80024e0:	429a      	cmp	r2, r3
 80024e2:	f040 8154 	bne.w	800278e <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80024e6:	683b      	ldr	r3, [r7, #0]
 80024e8:	685b      	ldr	r3, [r3, #4]
 80024ea:	f003 0303 	and.w	r3, r3, #3
 80024ee:	2b01      	cmp	r3, #1
 80024f0:	d005      	beq.n	80024fe <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80024f2:	683b      	ldr	r3, [r7, #0]
 80024f4:	685b      	ldr	r3, [r3, #4]
 80024f6:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80024fa:	2b02      	cmp	r3, #2
 80024fc:	d130      	bne.n	8002560 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80024fe:	687b      	ldr	r3, [r7, #4]
 8002500:	689b      	ldr	r3, [r3, #8]
 8002502:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002504:	69fb      	ldr	r3, [r7, #28]
 8002506:	005b      	lsls	r3, r3, #1
 8002508:	2203      	movs	r2, #3
 800250a:	fa02 f303 	lsl.w	r3, r2, r3
 800250e:	43db      	mvns	r3, r3
 8002510:	69ba      	ldr	r2, [r7, #24]
 8002512:	4013      	ands	r3, r2
 8002514:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002516:	683b      	ldr	r3, [r7, #0]
 8002518:	68da      	ldr	r2, [r3, #12]
 800251a:	69fb      	ldr	r3, [r7, #28]
 800251c:	005b      	lsls	r3, r3, #1
 800251e:	fa02 f303 	lsl.w	r3, r2, r3
 8002522:	69ba      	ldr	r2, [r7, #24]
 8002524:	4313      	orrs	r3, r2
 8002526:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	69ba      	ldr	r2, [r7, #24]
 800252c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	685b      	ldr	r3, [r3, #4]
 8002532:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002534:	2201      	movs	r2, #1
 8002536:	69fb      	ldr	r3, [r7, #28]
 8002538:	fa02 f303 	lsl.w	r3, r2, r3
 800253c:	43db      	mvns	r3, r3
 800253e:	69ba      	ldr	r2, [r7, #24]
 8002540:	4013      	ands	r3, r2
 8002542:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002544:	683b      	ldr	r3, [r7, #0]
 8002546:	685b      	ldr	r3, [r3, #4]
 8002548:	091b      	lsrs	r3, r3, #4
 800254a:	f003 0201 	and.w	r2, r3, #1
 800254e:	69fb      	ldr	r3, [r7, #28]
 8002550:	fa02 f303 	lsl.w	r3, r2, r3
 8002554:	69ba      	ldr	r2, [r7, #24]
 8002556:	4313      	orrs	r3, r2
 8002558:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	69ba      	ldr	r2, [r7, #24]
 800255e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002560:	683b      	ldr	r3, [r7, #0]
 8002562:	685b      	ldr	r3, [r3, #4]
 8002564:	f003 0303 	and.w	r3, r3, #3
 8002568:	2b03      	cmp	r3, #3
 800256a:	d017      	beq.n	800259c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	68db      	ldr	r3, [r3, #12]
 8002570:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002572:	69fb      	ldr	r3, [r7, #28]
 8002574:	005b      	lsls	r3, r3, #1
 8002576:	2203      	movs	r2, #3
 8002578:	fa02 f303 	lsl.w	r3, r2, r3
 800257c:	43db      	mvns	r3, r3
 800257e:	69ba      	ldr	r2, [r7, #24]
 8002580:	4013      	ands	r3, r2
 8002582:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002584:	683b      	ldr	r3, [r7, #0]
 8002586:	689a      	ldr	r2, [r3, #8]
 8002588:	69fb      	ldr	r3, [r7, #28]
 800258a:	005b      	lsls	r3, r3, #1
 800258c:	fa02 f303 	lsl.w	r3, r2, r3
 8002590:	69ba      	ldr	r2, [r7, #24]
 8002592:	4313      	orrs	r3, r2
 8002594:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002596:	687b      	ldr	r3, [r7, #4]
 8002598:	69ba      	ldr	r2, [r7, #24]
 800259a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800259c:	683b      	ldr	r3, [r7, #0]
 800259e:	685b      	ldr	r3, [r3, #4]
 80025a0:	f003 0303 	and.w	r3, r3, #3
 80025a4:	2b02      	cmp	r3, #2
 80025a6:	d123      	bne.n	80025f0 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80025a8:	69fb      	ldr	r3, [r7, #28]
 80025aa:	08da      	lsrs	r2, r3, #3
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	3208      	adds	r2, #8
 80025b0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80025b4:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80025b6:	69fb      	ldr	r3, [r7, #28]
 80025b8:	f003 0307 	and.w	r3, r3, #7
 80025bc:	009b      	lsls	r3, r3, #2
 80025be:	220f      	movs	r2, #15
 80025c0:	fa02 f303 	lsl.w	r3, r2, r3
 80025c4:	43db      	mvns	r3, r3
 80025c6:	69ba      	ldr	r2, [r7, #24]
 80025c8:	4013      	ands	r3, r2
 80025ca:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80025cc:	683b      	ldr	r3, [r7, #0]
 80025ce:	691a      	ldr	r2, [r3, #16]
 80025d0:	69fb      	ldr	r3, [r7, #28]
 80025d2:	f003 0307 	and.w	r3, r3, #7
 80025d6:	009b      	lsls	r3, r3, #2
 80025d8:	fa02 f303 	lsl.w	r3, r2, r3
 80025dc:	69ba      	ldr	r2, [r7, #24]
 80025de:	4313      	orrs	r3, r2
 80025e0:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80025e2:	69fb      	ldr	r3, [r7, #28]
 80025e4:	08da      	lsrs	r2, r3, #3
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	3208      	adds	r2, #8
 80025ea:	69b9      	ldr	r1, [r7, #24]
 80025ec:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	681b      	ldr	r3, [r3, #0]
 80025f4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80025f6:	69fb      	ldr	r3, [r7, #28]
 80025f8:	005b      	lsls	r3, r3, #1
 80025fa:	2203      	movs	r2, #3
 80025fc:	fa02 f303 	lsl.w	r3, r2, r3
 8002600:	43db      	mvns	r3, r3
 8002602:	69ba      	ldr	r2, [r7, #24]
 8002604:	4013      	ands	r3, r2
 8002606:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002608:	683b      	ldr	r3, [r7, #0]
 800260a:	685b      	ldr	r3, [r3, #4]
 800260c:	f003 0203 	and.w	r2, r3, #3
 8002610:	69fb      	ldr	r3, [r7, #28]
 8002612:	005b      	lsls	r3, r3, #1
 8002614:	fa02 f303 	lsl.w	r3, r2, r3
 8002618:	69ba      	ldr	r2, [r7, #24]
 800261a:	4313      	orrs	r3, r2
 800261c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	69ba      	ldr	r2, [r7, #24]
 8002622:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002624:	683b      	ldr	r3, [r7, #0]
 8002626:	685b      	ldr	r3, [r3, #4]
 8002628:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800262c:	2b00      	cmp	r3, #0
 800262e:	f000 80ae 	beq.w	800278e <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002632:	2300      	movs	r3, #0
 8002634:	60fb      	str	r3, [r7, #12]
 8002636:	4b5d      	ldr	r3, [pc, #372]	; (80027ac <HAL_GPIO_Init+0x300>)
 8002638:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800263a:	4a5c      	ldr	r2, [pc, #368]	; (80027ac <HAL_GPIO_Init+0x300>)
 800263c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002640:	6453      	str	r3, [r2, #68]	; 0x44
 8002642:	4b5a      	ldr	r3, [pc, #360]	; (80027ac <HAL_GPIO_Init+0x300>)
 8002644:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002646:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800264a:	60fb      	str	r3, [r7, #12]
 800264c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800264e:	4a58      	ldr	r2, [pc, #352]	; (80027b0 <HAL_GPIO_Init+0x304>)
 8002650:	69fb      	ldr	r3, [r7, #28]
 8002652:	089b      	lsrs	r3, r3, #2
 8002654:	3302      	adds	r3, #2
 8002656:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800265a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800265c:	69fb      	ldr	r3, [r7, #28]
 800265e:	f003 0303 	and.w	r3, r3, #3
 8002662:	009b      	lsls	r3, r3, #2
 8002664:	220f      	movs	r2, #15
 8002666:	fa02 f303 	lsl.w	r3, r2, r3
 800266a:	43db      	mvns	r3, r3
 800266c:	69ba      	ldr	r2, [r7, #24]
 800266e:	4013      	ands	r3, r2
 8002670:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	4a4f      	ldr	r2, [pc, #316]	; (80027b4 <HAL_GPIO_Init+0x308>)
 8002676:	4293      	cmp	r3, r2
 8002678:	d025      	beq.n	80026c6 <HAL_GPIO_Init+0x21a>
 800267a:	687b      	ldr	r3, [r7, #4]
 800267c:	4a4e      	ldr	r2, [pc, #312]	; (80027b8 <HAL_GPIO_Init+0x30c>)
 800267e:	4293      	cmp	r3, r2
 8002680:	d01f      	beq.n	80026c2 <HAL_GPIO_Init+0x216>
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	4a4d      	ldr	r2, [pc, #308]	; (80027bc <HAL_GPIO_Init+0x310>)
 8002686:	4293      	cmp	r3, r2
 8002688:	d019      	beq.n	80026be <HAL_GPIO_Init+0x212>
 800268a:	687b      	ldr	r3, [r7, #4]
 800268c:	4a4c      	ldr	r2, [pc, #304]	; (80027c0 <HAL_GPIO_Init+0x314>)
 800268e:	4293      	cmp	r3, r2
 8002690:	d013      	beq.n	80026ba <HAL_GPIO_Init+0x20e>
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	4a4b      	ldr	r2, [pc, #300]	; (80027c4 <HAL_GPIO_Init+0x318>)
 8002696:	4293      	cmp	r3, r2
 8002698:	d00d      	beq.n	80026b6 <HAL_GPIO_Init+0x20a>
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	4a4a      	ldr	r2, [pc, #296]	; (80027c8 <HAL_GPIO_Init+0x31c>)
 800269e:	4293      	cmp	r3, r2
 80026a0:	d007      	beq.n	80026b2 <HAL_GPIO_Init+0x206>
 80026a2:	687b      	ldr	r3, [r7, #4]
 80026a4:	4a49      	ldr	r2, [pc, #292]	; (80027cc <HAL_GPIO_Init+0x320>)
 80026a6:	4293      	cmp	r3, r2
 80026a8:	d101      	bne.n	80026ae <HAL_GPIO_Init+0x202>
 80026aa:	2306      	movs	r3, #6
 80026ac:	e00c      	b.n	80026c8 <HAL_GPIO_Init+0x21c>
 80026ae:	2307      	movs	r3, #7
 80026b0:	e00a      	b.n	80026c8 <HAL_GPIO_Init+0x21c>
 80026b2:	2305      	movs	r3, #5
 80026b4:	e008      	b.n	80026c8 <HAL_GPIO_Init+0x21c>
 80026b6:	2304      	movs	r3, #4
 80026b8:	e006      	b.n	80026c8 <HAL_GPIO_Init+0x21c>
 80026ba:	2303      	movs	r3, #3
 80026bc:	e004      	b.n	80026c8 <HAL_GPIO_Init+0x21c>
 80026be:	2302      	movs	r3, #2
 80026c0:	e002      	b.n	80026c8 <HAL_GPIO_Init+0x21c>
 80026c2:	2301      	movs	r3, #1
 80026c4:	e000      	b.n	80026c8 <HAL_GPIO_Init+0x21c>
 80026c6:	2300      	movs	r3, #0
 80026c8:	69fa      	ldr	r2, [r7, #28]
 80026ca:	f002 0203 	and.w	r2, r2, #3
 80026ce:	0092      	lsls	r2, r2, #2
 80026d0:	4093      	lsls	r3, r2
 80026d2:	69ba      	ldr	r2, [r7, #24]
 80026d4:	4313      	orrs	r3, r2
 80026d6:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80026d8:	4935      	ldr	r1, [pc, #212]	; (80027b0 <HAL_GPIO_Init+0x304>)
 80026da:	69fb      	ldr	r3, [r7, #28]
 80026dc:	089b      	lsrs	r3, r3, #2
 80026de:	3302      	adds	r3, #2
 80026e0:	69ba      	ldr	r2, [r7, #24]
 80026e2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80026e6:	4b3a      	ldr	r3, [pc, #232]	; (80027d0 <HAL_GPIO_Init+0x324>)
 80026e8:	689b      	ldr	r3, [r3, #8]
 80026ea:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80026ec:	693b      	ldr	r3, [r7, #16]
 80026ee:	43db      	mvns	r3, r3
 80026f0:	69ba      	ldr	r2, [r7, #24]
 80026f2:	4013      	ands	r3, r2
 80026f4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80026f6:	683b      	ldr	r3, [r7, #0]
 80026f8:	685b      	ldr	r3, [r3, #4]
 80026fa:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80026fe:	2b00      	cmp	r3, #0
 8002700:	d003      	beq.n	800270a <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 8002702:	69ba      	ldr	r2, [r7, #24]
 8002704:	693b      	ldr	r3, [r7, #16]
 8002706:	4313      	orrs	r3, r2
 8002708:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800270a:	4a31      	ldr	r2, [pc, #196]	; (80027d0 <HAL_GPIO_Init+0x324>)
 800270c:	69bb      	ldr	r3, [r7, #24]
 800270e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002710:	4b2f      	ldr	r3, [pc, #188]	; (80027d0 <HAL_GPIO_Init+0x324>)
 8002712:	68db      	ldr	r3, [r3, #12]
 8002714:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002716:	693b      	ldr	r3, [r7, #16]
 8002718:	43db      	mvns	r3, r3
 800271a:	69ba      	ldr	r2, [r7, #24]
 800271c:	4013      	ands	r3, r2
 800271e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002720:	683b      	ldr	r3, [r7, #0]
 8002722:	685b      	ldr	r3, [r3, #4]
 8002724:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002728:	2b00      	cmp	r3, #0
 800272a:	d003      	beq.n	8002734 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 800272c:	69ba      	ldr	r2, [r7, #24]
 800272e:	693b      	ldr	r3, [r7, #16]
 8002730:	4313      	orrs	r3, r2
 8002732:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002734:	4a26      	ldr	r2, [pc, #152]	; (80027d0 <HAL_GPIO_Init+0x324>)
 8002736:	69bb      	ldr	r3, [r7, #24]
 8002738:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800273a:	4b25      	ldr	r3, [pc, #148]	; (80027d0 <HAL_GPIO_Init+0x324>)
 800273c:	685b      	ldr	r3, [r3, #4]
 800273e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002740:	693b      	ldr	r3, [r7, #16]
 8002742:	43db      	mvns	r3, r3
 8002744:	69ba      	ldr	r2, [r7, #24]
 8002746:	4013      	ands	r3, r2
 8002748:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800274a:	683b      	ldr	r3, [r7, #0]
 800274c:	685b      	ldr	r3, [r3, #4]
 800274e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002752:	2b00      	cmp	r3, #0
 8002754:	d003      	beq.n	800275e <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 8002756:	69ba      	ldr	r2, [r7, #24]
 8002758:	693b      	ldr	r3, [r7, #16]
 800275a:	4313      	orrs	r3, r2
 800275c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800275e:	4a1c      	ldr	r2, [pc, #112]	; (80027d0 <HAL_GPIO_Init+0x324>)
 8002760:	69bb      	ldr	r3, [r7, #24]
 8002762:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002764:	4b1a      	ldr	r3, [pc, #104]	; (80027d0 <HAL_GPIO_Init+0x324>)
 8002766:	681b      	ldr	r3, [r3, #0]
 8002768:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800276a:	693b      	ldr	r3, [r7, #16]
 800276c:	43db      	mvns	r3, r3
 800276e:	69ba      	ldr	r2, [r7, #24]
 8002770:	4013      	ands	r3, r2
 8002772:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002774:	683b      	ldr	r3, [r7, #0]
 8002776:	685b      	ldr	r3, [r3, #4]
 8002778:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800277c:	2b00      	cmp	r3, #0
 800277e:	d003      	beq.n	8002788 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8002780:	69ba      	ldr	r2, [r7, #24]
 8002782:	693b      	ldr	r3, [r7, #16]
 8002784:	4313      	orrs	r3, r2
 8002786:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002788:	4a11      	ldr	r2, [pc, #68]	; (80027d0 <HAL_GPIO_Init+0x324>)
 800278a:	69bb      	ldr	r3, [r7, #24]
 800278c:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800278e:	69fb      	ldr	r3, [r7, #28]
 8002790:	3301      	adds	r3, #1
 8002792:	61fb      	str	r3, [r7, #28]
 8002794:	69fb      	ldr	r3, [r7, #28]
 8002796:	2b0f      	cmp	r3, #15
 8002798:	f67f ae96 	bls.w	80024c8 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 800279c:	bf00      	nop
 800279e:	bf00      	nop
 80027a0:	3724      	adds	r7, #36	; 0x24
 80027a2:	46bd      	mov	sp, r7
 80027a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027a8:	4770      	bx	lr
 80027aa:	bf00      	nop
 80027ac:	40023800 	.word	0x40023800
 80027b0:	40013800 	.word	0x40013800
 80027b4:	40020000 	.word	0x40020000
 80027b8:	40020400 	.word	0x40020400
 80027bc:	40020800 	.word	0x40020800
 80027c0:	40020c00 	.word	0x40020c00
 80027c4:	40021000 	.word	0x40021000
 80027c8:	40021400 	.word	0x40021400
 80027cc:	40021800 	.word	0x40021800
 80027d0:	40013c00 	.word	0x40013c00

080027d4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80027d4:	b480      	push	{r7}
 80027d6:	b083      	sub	sp, #12
 80027d8:	af00      	add	r7, sp, #0
 80027da:	6078      	str	r0, [r7, #4]
 80027dc:	460b      	mov	r3, r1
 80027de:	807b      	strh	r3, [r7, #2]
 80027e0:	4613      	mov	r3, r2
 80027e2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80027e4:	787b      	ldrb	r3, [r7, #1]
 80027e6:	2b00      	cmp	r3, #0
 80027e8:	d003      	beq.n	80027f2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80027ea:	887a      	ldrh	r2, [r7, #2]
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80027f0:	e003      	b.n	80027fa <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80027f2:	887b      	ldrh	r3, [r7, #2]
 80027f4:	041a      	lsls	r2, r3, #16
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	619a      	str	r2, [r3, #24]
}
 80027fa:	bf00      	nop
 80027fc:	370c      	adds	r7, #12
 80027fe:	46bd      	mov	sp, r7
 8002800:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002804:	4770      	bx	lr
	...

08002808 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8002808:	b580      	push	{r7, lr}
 800280a:	b082      	sub	sp, #8
 800280c:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0U;
 800280e:	2300      	movs	r3, #0
 8002810:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 8002812:	2300      	movs	r3, #0
 8002814:	603b      	str	r3, [r7, #0]
 8002816:	4b20      	ldr	r3, [pc, #128]	; (8002898 <HAL_PWREx_EnableOverDrive+0x90>)
 8002818:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800281a:	4a1f      	ldr	r2, [pc, #124]	; (8002898 <HAL_PWREx_EnableOverDrive+0x90>)
 800281c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002820:	6413      	str	r3, [r2, #64]	; 0x40
 8002822:	4b1d      	ldr	r3, [pc, #116]	; (8002898 <HAL_PWREx_EnableOverDrive+0x90>)
 8002824:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002826:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800282a:	603b      	str	r3, [r7, #0]
 800282c:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 180 Mhz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 800282e:	4b1b      	ldr	r3, [pc, #108]	; (800289c <HAL_PWREx_EnableOverDrive+0x94>)
 8002830:	2201      	movs	r2, #1
 8002832:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002834:	f7ff fd1c 	bl	8002270 <HAL_GetTick>
 8002838:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 800283a:	e009      	b.n	8002850 <HAL_PWREx_EnableOverDrive+0x48>
  {
    if((HAL_GetTick() - tickstart) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 800283c:	f7ff fd18 	bl	8002270 <HAL_GetTick>
 8002840:	4602      	mov	r2, r0
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	1ad3      	subs	r3, r2, r3
 8002846:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800284a:	d901      	bls.n	8002850 <HAL_PWREx_EnableOverDrive+0x48>
    {
      return HAL_TIMEOUT;
 800284c:	2303      	movs	r3, #3
 800284e:	e01f      	b.n	8002890 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8002850:	4b13      	ldr	r3, [pc, #76]	; (80028a0 <HAL_PWREx_EnableOverDrive+0x98>)
 8002852:	685b      	ldr	r3, [r3, #4]
 8002854:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002858:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800285c:	d1ee      	bne.n	800283c <HAL_PWREx_EnableOverDrive+0x34>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 800285e:	4b11      	ldr	r3, [pc, #68]	; (80028a4 <HAL_PWREx_EnableOverDrive+0x9c>)
 8002860:	2201      	movs	r2, #1
 8002862:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002864:	f7ff fd04 	bl	8002270 <HAL_GetTick>
 8002868:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 800286a:	e009      	b.n	8002880 <HAL_PWREx_EnableOverDrive+0x78>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 800286c:	f7ff fd00 	bl	8002270 <HAL_GetTick>
 8002870:	4602      	mov	r2, r0
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	1ad3      	subs	r3, r2, r3
 8002876:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800287a:	d901      	bls.n	8002880 <HAL_PWREx_EnableOverDrive+0x78>
    {
      return HAL_TIMEOUT;
 800287c:	2303      	movs	r3, #3
 800287e:	e007      	b.n	8002890 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8002880:	4b07      	ldr	r3, [pc, #28]	; (80028a0 <HAL_PWREx_EnableOverDrive+0x98>)
 8002882:	685b      	ldr	r3, [r3, #4]
 8002884:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002888:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800288c:	d1ee      	bne.n	800286c <HAL_PWREx_EnableOverDrive+0x64>
    }
  } 
  return HAL_OK;
 800288e:	2300      	movs	r3, #0
}
 8002890:	4618      	mov	r0, r3
 8002892:	3708      	adds	r7, #8
 8002894:	46bd      	mov	sp, r7
 8002896:	bd80      	pop	{r7, pc}
 8002898:	40023800 	.word	0x40023800
 800289c:	420e0040 	.word	0x420e0040
 80028a0:	40007000 	.word	0x40007000
 80028a4:	420e0044 	.word	0x420e0044

080028a8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80028a8:	b580      	push	{r7, lr}
 80028aa:	b084      	sub	sp, #16
 80028ac:	af00      	add	r7, sp, #0
 80028ae:	6078      	str	r0, [r7, #4]
 80028b0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	2b00      	cmp	r3, #0
 80028b6:	d101      	bne.n	80028bc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80028b8:	2301      	movs	r3, #1
 80028ba:	e0cc      	b.n	8002a56 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80028bc:	4b68      	ldr	r3, [pc, #416]	; (8002a60 <HAL_RCC_ClockConfig+0x1b8>)
 80028be:	681b      	ldr	r3, [r3, #0]
 80028c0:	f003 030f 	and.w	r3, r3, #15
 80028c4:	683a      	ldr	r2, [r7, #0]
 80028c6:	429a      	cmp	r2, r3
 80028c8:	d90c      	bls.n	80028e4 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80028ca:	4b65      	ldr	r3, [pc, #404]	; (8002a60 <HAL_RCC_ClockConfig+0x1b8>)
 80028cc:	683a      	ldr	r2, [r7, #0]
 80028ce:	b2d2      	uxtb	r2, r2
 80028d0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80028d2:	4b63      	ldr	r3, [pc, #396]	; (8002a60 <HAL_RCC_ClockConfig+0x1b8>)
 80028d4:	681b      	ldr	r3, [r3, #0]
 80028d6:	f003 030f 	and.w	r3, r3, #15
 80028da:	683a      	ldr	r2, [r7, #0]
 80028dc:	429a      	cmp	r2, r3
 80028de:	d001      	beq.n	80028e4 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80028e0:	2301      	movs	r3, #1
 80028e2:	e0b8      	b.n	8002a56 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	681b      	ldr	r3, [r3, #0]
 80028e8:	f003 0302 	and.w	r3, r3, #2
 80028ec:	2b00      	cmp	r3, #0
 80028ee:	d020      	beq.n	8002932 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	681b      	ldr	r3, [r3, #0]
 80028f4:	f003 0304 	and.w	r3, r3, #4
 80028f8:	2b00      	cmp	r3, #0
 80028fa:	d005      	beq.n	8002908 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80028fc:	4b59      	ldr	r3, [pc, #356]	; (8002a64 <HAL_RCC_ClockConfig+0x1bc>)
 80028fe:	689b      	ldr	r3, [r3, #8]
 8002900:	4a58      	ldr	r2, [pc, #352]	; (8002a64 <HAL_RCC_ClockConfig+0x1bc>)
 8002902:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8002906:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	681b      	ldr	r3, [r3, #0]
 800290c:	f003 0308 	and.w	r3, r3, #8
 8002910:	2b00      	cmp	r3, #0
 8002912:	d005      	beq.n	8002920 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002914:	4b53      	ldr	r3, [pc, #332]	; (8002a64 <HAL_RCC_ClockConfig+0x1bc>)
 8002916:	689b      	ldr	r3, [r3, #8]
 8002918:	4a52      	ldr	r2, [pc, #328]	; (8002a64 <HAL_RCC_ClockConfig+0x1bc>)
 800291a:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800291e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002920:	4b50      	ldr	r3, [pc, #320]	; (8002a64 <HAL_RCC_ClockConfig+0x1bc>)
 8002922:	689b      	ldr	r3, [r3, #8]
 8002924:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002928:	687b      	ldr	r3, [r7, #4]
 800292a:	689b      	ldr	r3, [r3, #8]
 800292c:	494d      	ldr	r1, [pc, #308]	; (8002a64 <HAL_RCC_ClockConfig+0x1bc>)
 800292e:	4313      	orrs	r3, r2
 8002930:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	681b      	ldr	r3, [r3, #0]
 8002936:	f003 0301 	and.w	r3, r3, #1
 800293a:	2b00      	cmp	r3, #0
 800293c:	d044      	beq.n	80029c8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	685b      	ldr	r3, [r3, #4]
 8002942:	2b01      	cmp	r3, #1
 8002944:	d107      	bne.n	8002956 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002946:	4b47      	ldr	r3, [pc, #284]	; (8002a64 <HAL_RCC_ClockConfig+0x1bc>)
 8002948:	681b      	ldr	r3, [r3, #0]
 800294a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800294e:	2b00      	cmp	r3, #0
 8002950:	d119      	bne.n	8002986 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002952:	2301      	movs	r3, #1
 8002954:	e07f      	b.n	8002a56 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	685b      	ldr	r3, [r3, #4]
 800295a:	2b02      	cmp	r3, #2
 800295c:	d003      	beq.n	8002966 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002962:	2b03      	cmp	r3, #3
 8002964:	d107      	bne.n	8002976 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002966:	4b3f      	ldr	r3, [pc, #252]	; (8002a64 <HAL_RCC_ClockConfig+0x1bc>)
 8002968:	681b      	ldr	r3, [r3, #0]
 800296a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800296e:	2b00      	cmp	r3, #0
 8002970:	d109      	bne.n	8002986 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002972:	2301      	movs	r3, #1
 8002974:	e06f      	b.n	8002a56 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002976:	4b3b      	ldr	r3, [pc, #236]	; (8002a64 <HAL_RCC_ClockConfig+0x1bc>)
 8002978:	681b      	ldr	r3, [r3, #0]
 800297a:	f003 0302 	and.w	r3, r3, #2
 800297e:	2b00      	cmp	r3, #0
 8002980:	d101      	bne.n	8002986 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002982:	2301      	movs	r3, #1
 8002984:	e067      	b.n	8002a56 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002986:	4b37      	ldr	r3, [pc, #220]	; (8002a64 <HAL_RCC_ClockConfig+0x1bc>)
 8002988:	689b      	ldr	r3, [r3, #8]
 800298a:	f023 0203 	bic.w	r2, r3, #3
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	685b      	ldr	r3, [r3, #4]
 8002992:	4934      	ldr	r1, [pc, #208]	; (8002a64 <HAL_RCC_ClockConfig+0x1bc>)
 8002994:	4313      	orrs	r3, r2
 8002996:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002998:	f7ff fc6a 	bl	8002270 <HAL_GetTick>
 800299c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800299e:	e00a      	b.n	80029b6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80029a0:	f7ff fc66 	bl	8002270 <HAL_GetTick>
 80029a4:	4602      	mov	r2, r0
 80029a6:	68fb      	ldr	r3, [r7, #12]
 80029a8:	1ad3      	subs	r3, r2, r3
 80029aa:	f241 3288 	movw	r2, #5000	; 0x1388
 80029ae:	4293      	cmp	r3, r2
 80029b0:	d901      	bls.n	80029b6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80029b2:	2303      	movs	r3, #3
 80029b4:	e04f      	b.n	8002a56 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80029b6:	4b2b      	ldr	r3, [pc, #172]	; (8002a64 <HAL_RCC_ClockConfig+0x1bc>)
 80029b8:	689b      	ldr	r3, [r3, #8]
 80029ba:	f003 020c 	and.w	r2, r3, #12
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	685b      	ldr	r3, [r3, #4]
 80029c2:	009b      	lsls	r3, r3, #2
 80029c4:	429a      	cmp	r2, r3
 80029c6:	d1eb      	bne.n	80029a0 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80029c8:	4b25      	ldr	r3, [pc, #148]	; (8002a60 <HAL_RCC_ClockConfig+0x1b8>)
 80029ca:	681b      	ldr	r3, [r3, #0]
 80029cc:	f003 030f 	and.w	r3, r3, #15
 80029d0:	683a      	ldr	r2, [r7, #0]
 80029d2:	429a      	cmp	r2, r3
 80029d4:	d20c      	bcs.n	80029f0 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80029d6:	4b22      	ldr	r3, [pc, #136]	; (8002a60 <HAL_RCC_ClockConfig+0x1b8>)
 80029d8:	683a      	ldr	r2, [r7, #0]
 80029da:	b2d2      	uxtb	r2, r2
 80029dc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80029de:	4b20      	ldr	r3, [pc, #128]	; (8002a60 <HAL_RCC_ClockConfig+0x1b8>)
 80029e0:	681b      	ldr	r3, [r3, #0]
 80029e2:	f003 030f 	and.w	r3, r3, #15
 80029e6:	683a      	ldr	r2, [r7, #0]
 80029e8:	429a      	cmp	r2, r3
 80029ea:	d001      	beq.n	80029f0 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80029ec:	2301      	movs	r3, #1
 80029ee:	e032      	b.n	8002a56 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	681b      	ldr	r3, [r3, #0]
 80029f4:	f003 0304 	and.w	r3, r3, #4
 80029f8:	2b00      	cmp	r3, #0
 80029fa:	d008      	beq.n	8002a0e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80029fc:	4b19      	ldr	r3, [pc, #100]	; (8002a64 <HAL_RCC_ClockConfig+0x1bc>)
 80029fe:	689b      	ldr	r3, [r3, #8]
 8002a00:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	68db      	ldr	r3, [r3, #12]
 8002a08:	4916      	ldr	r1, [pc, #88]	; (8002a64 <HAL_RCC_ClockConfig+0x1bc>)
 8002a0a:	4313      	orrs	r3, r2
 8002a0c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002a0e:	687b      	ldr	r3, [r7, #4]
 8002a10:	681b      	ldr	r3, [r3, #0]
 8002a12:	f003 0308 	and.w	r3, r3, #8
 8002a16:	2b00      	cmp	r3, #0
 8002a18:	d009      	beq.n	8002a2e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002a1a:	4b12      	ldr	r3, [pc, #72]	; (8002a64 <HAL_RCC_ClockConfig+0x1bc>)
 8002a1c:	689b      	ldr	r3, [r3, #8]
 8002a1e:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	691b      	ldr	r3, [r3, #16]
 8002a26:	00db      	lsls	r3, r3, #3
 8002a28:	490e      	ldr	r1, [pc, #56]	; (8002a64 <HAL_RCC_ClockConfig+0x1bc>)
 8002a2a:	4313      	orrs	r3, r2
 8002a2c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8002a2e:	f000 f821 	bl	8002a74 <HAL_RCC_GetSysClockFreq>
 8002a32:	4602      	mov	r2, r0
 8002a34:	4b0b      	ldr	r3, [pc, #44]	; (8002a64 <HAL_RCC_ClockConfig+0x1bc>)
 8002a36:	689b      	ldr	r3, [r3, #8]
 8002a38:	091b      	lsrs	r3, r3, #4
 8002a3a:	f003 030f 	and.w	r3, r3, #15
 8002a3e:	490a      	ldr	r1, [pc, #40]	; (8002a68 <HAL_RCC_ClockConfig+0x1c0>)
 8002a40:	5ccb      	ldrb	r3, [r1, r3]
 8002a42:	fa22 f303 	lsr.w	r3, r2, r3
 8002a46:	4a09      	ldr	r2, [pc, #36]	; (8002a6c <HAL_RCC_ClockConfig+0x1c4>)
 8002a48:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8002a4a:	4b09      	ldr	r3, [pc, #36]	; (8002a70 <HAL_RCC_ClockConfig+0x1c8>)
 8002a4c:	681b      	ldr	r3, [r3, #0]
 8002a4e:	4618      	mov	r0, r3
 8002a50:	f7ff fbca 	bl	80021e8 <HAL_InitTick>

  return HAL_OK;
 8002a54:	2300      	movs	r3, #0
}
 8002a56:	4618      	mov	r0, r3
 8002a58:	3710      	adds	r7, #16
 8002a5a:	46bd      	mov	sp, r7
 8002a5c:	bd80      	pop	{r7, pc}
 8002a5e:	bf00      	nop
 8002a60:	40023c00 	.word	0x40023c00
 8002a64:	40023800 	.word	0x40023800
 8002a68:	080072cc 	.word	0x080072cc
 8002a6c:	20000000 	.word	0x20000000
 8002a70:	20000004 	.word	0x20000004

08002a74 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002a74:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002a78:	b0a6      	sub	sp, #152	; 0x98
 8002a7a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8002a7c:	2300      	movs	r3, #0
 8002a7e:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  uint32_t pllvco = 0U;
 8002a82:	2300      	movs	r3, #0
 8002a84:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  uint32_t pllp = 0U;
 8002a88:	2300      	movs	r3, #0
 8002a8a:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  uint32_t pllr = 0U;
 8002a8e:	2300      	movs	r3, #0
 8002a90:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  uint32_t sysclockfreq = 0U;
 8002a94:	2300      	movs	r3, #0
 8002a96:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002a9a:	4bc8      	ldr	r3, [pc, #800]	; (8002dbc <HAL_RCC_GetSysClockFreq+0x348>)
 8002a9c:	689b      	ldr	r3, [r3, #8]
 8002a9e:	f003 030c 	and.w	r3, r3, #12
 8002aa2:	2b0c      	cmp	r3, #12
 8002aa4:	f200 817e 	bhi.w	8002da4 <HAL_RCC_GetSysClockFreq+0x330>
 8002aa8:	a201      	add	r2, pc, #4	; (adr r2, 8002ab0 <HAL_RCC_GetSysClockFreq+0x3c>)
 8002aaa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002aae:	bf00      	nop
 8002ab0:	08002ae5 	.word	0x08002ae5
 8002ab4:	08002da5 	.word	0x08002da5
 8002ab8:	08002da5 	.word	0x08002da5
 8002abc:	08002da5 	.word	0x08002da5
 8002ac0:	08002aed 	.word	0x08002aed
 8002ac4:	08002da5 	.word	0x08002da5
 8002ac8:	08002da5 	.word	0x08002da5
 8002acc:	08002da5 	.word	0x08002da5
 8002ad0:	08002af5 	.word	0x08002af5
 8002ad4:	08002da5 	.word	0x08002da5
 8002ad8:	08002da5 	.word	0x08002da5
 8002adc:	08002da5 	.word	0x08002da5
 8002ae0:	08002c5f 	.word	0x08002c5f
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002ae4:	4bb6      	ldr	r3, [pc, #728]	; (8002dc0 <HAL_RCC_GetSysClockFreq+0x34c>)
 8002ae6:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
       break;
 8002aea:	e15f      	b.n	8002dac <HAL_RCC_GetSysClockFreq+0x338>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8002aec:	4bb5      	ldr	r3, [pc, #724]	; (8002dc4 <HAL_RCC_GetSysClockFreq+0x350>)
 8002aee:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
      break;
 8002af2:	e15b      	b.n	8002dac <HAL_RCC_GetSysClockFreq+0x338>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002af4:	4bb1      	ldr	r3, [pc, #708]	; (8002dbc <HAL_RCC_GetSysClockFreq+0x348>)
 8002af6:	685b      	ldr	r3, [r3, #4]
 8002af8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8002afc:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002b00:	4bae      	ldr	r3, [pc, #696]	; (8002dbc <HAL_RCC_GetSysClockFreq+0x348>)
 8002b02:	685b      	ldr	r3, [r3, #4]
 8002b04:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002b08:	2b00      	cmp	r3, #0
 8002b0a:	d031      	beq.n	8002b70 <HAL_RCC_GetSysClockFreq+0xfc>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002b0c:	4bab      	ldr	r3, [pc, #684]	; (8002dbc <HAL_RCC_GetSysClockFreq+0x348>)
 8002b0e:	685b      	ldr	r3, [r3, #4]
 8002b10:	099b      	lsrs	r3, r3, #6
 8002b12:	2200      	movs	r2, #0
 8002b14:	66bb      	str	r3, [r7, #104]	; 0x68
 8002b16:	66fa      	str	r2, [r7, #108]	; 0x6c
 8002b18:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8002b1a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002b1e:	663b      	str	r3, [r7, #96]	; 0x60
 8002b20:	2300      	movs	r3, #0
 8002b22:	667b      	str	r3, [r7, #100]	; 0x64
 8002b24:	4ba7      	ldr	r3, [pc, #668]	; (8002dc4 <HAL_RCC_GetSysClockFreq+0x350>)
 8002b26:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	; 0x60
 8002b2a:	462a      	mov	r2, r5
 8002b2c:	fb03 f202 	mul.w	r2, r3, r2
 8002b30:	2300      	movs	r3, #0
 8002b32:	4621      	mov	r1, r4
 8002b34:	fb01 f303 	mul.w	r3, r1, r3
 8002b38:	4413      	add	r3, r2
 8002b3a:	4aa2      	ldr	r2, [pc, #648]	; (8002dc4 <HAL_RCC_GetSysClockFreq+0x350>)
 8002b3c:	4621      	mov	r1, r4
 8002b3e:	fba1 1202 	umull	r1, r2, r1, r2
 8002b42:	67fa      	str	r2, [r7, #124]	; 0x7c
 8002b44:	460a      	mov	r2, r1
 8002b46:	67ba      	str	r2, [r7, #120]	; 0x78
 8002b48:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 8002b4a:	4413      	add	r3, r2
 8002b4c:	67fb      	str	r3, [r7, #124]	; 0x7c
 8002b4e:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8002b52:	2200      	movs	r2, #0
 8002b54:	65bb      	str	r3, [r7, #88]	; 0x58
 8002b56:	65fa      	str	r2, [r7, #92]	; 0x5c
 8002b58:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8002b5c:	e9d7 011e 	ldrd	r0, r1, [r7, #120]	; 0x78
 8002b60:	f7fe f892 	bl	8000c88 <__aeabi_uldivmod>
 8002b64:	4602      	mov	r2, r0
 8002b66:	460b      	mov	r3, r1
 8002b68:	4613      	mov	r3, r2
 8002b6a:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8002b6e:	e064      	b.n	8002c3a <HAL_RCC_GetSysClockFreq+0x1c6>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002b70:	4b92      	ldr	r3, [pc, #584]	; (8002dbc <HAL_RCC_GetSysClockFreq+0x348>)
 8002b72:	685b      	ldr	r3, [r3, #4]
 8002b74:	099b      	lsrs	r3, r3, #6
 8002b76:	2200      	movs	r2, #0
 8002b78:	653b      	str	r3, [r7, #80]	; 0x50
 8002b7a:	657a      	str	r2, [r7, #84]	; 0x54
 8002b7c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8002b7e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002b82:	64bb      	str	r3, [r7, #72]	; 0x48
 8002b84:	2300      	movs	r3, #0
 8002b86:	64fb      	str	r3, [r7, #76]	; 0x4c
 8002b88:	e9d7 4512 	ldrd	r4, r5, [r7, #72]	; 0x48
 8002b8c:	4622      	mov	r2, r4
 8002b8e:	462b      	mov	r3, r5
 8002b90:	f04f 0000 	mov.w	r0, #0
 8002b94:	f04f 0100 	mov.w	r1, #0
 8002b98:	0159      	lsls	r1, r3, #5
 8002b9a:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002b9e:	0150      	lsls	r0, r2, #5
 8002ba0:	4602      	mov	r2, r0
 8002ba2:	460b      	mov	r3, r1
 8002ba4:	4621      	mov	r1, r4
 8002ba6:	1a51      	subs	r1, r2, r1
 8002ba8:	6139      	str	r1, [r7, #16]
 8002baa:	4629      	mov	r1, r5
 8002bac:	eb63 0301 	sbc.w	r3, r3, r1
 8002bb0:	617b      	str	r3, [r7, #20]
 8002bb2:	f04f 0200 	mov.w	r2, #0
 8002bb6:	f04f 0300 	mov.w	r3, #0
 8002bba:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8002bbe:	4659      	mov	r1, fp
 8002bc0:	018b      	lsls	r3, r1, #6
 8002bc2:	4651      	mov	r1, sl
 8002bc4:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8002bc8:	4651      	mov	r1, sl
 8002bca:	018a      	lsls	r2, r1, #6
 8002bcc:	4651      	mov	r1, sl
 8002bce:	ebb2 0801 	subs.w	r8, r2, r1
 8002bd2:	4659      	mov	r1, fp
 8002bd4:	eb63 0901 	sbc.w	r9, r3, r1
 8002bd8:	f04f 0200 	mov.w	r2, #0
 8002bdc:	f04f 0300 	mov.w	r3, #0
 8002be0:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002be4:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002be8:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002bec:	4690      	mov	r8, r2
 8002bee:	4699      	mov	r9, r3
 8002bf0:	4623      	mov	r3, r4
 8002bf2:	eb18 0303 	adds.w	r3, r8, r3
 8002bf6:	60bb      	str	r3, [r7, #8]
 8002bf8:	462b      	mov	r3, r5
 8002bfa:	eb49 0303 	adc.w	r3, r9, r3
 8002bfe:	60fb      	str	r3, [r7, #12]
 8002c00:	f04f 0200 	mov.w	r2, #0
 8002c04:	f04f 0300 	mov.w	r3, #0
 8002c08:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8002c0c:	4629      	mov	r1, r5
 8002c0e:	028b      	lsls	r3, r1, #10
 8002c10:	4621      	mov	r1, r4
 8002c12:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002c16:	4621      	mov	r1, r4
 8002c18:	028a      	lsls	r2, r1, #10
 8002c1a:	4610      	mov	r0, r2
 8002c1c:	4619      	mov	r1, r3
 8002c1e:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8002c22:	2200      	movs	r2, #0
 8002c24:	643b      	str	r3, [r7, #64]	; 0x40
 8002c26:	647a      	str	r2, [r7, #68]	; 0x44
 8002c28:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8002c2c:	f7fe f82c 	bl	8000c88 <__aeabi_uldivmod>
 8002c30:	4602      	mov	r2, r0
 8002c32:	460b      	mov	r3, r1
 8002c34:	4613      	mov	r3, r2
 8002c36:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8002c3a:	4b60      	ldr	r3, [pc, #384]	; (8002dbc <HAL_RCC_GetSysClockFreq+0x348>)
 8002c3c:	685b      	ldr	r3, [r3, #4]
 8002c3e:	0c1b      	lsrs	r3, r3, #16
 8002c40:	f003 0303 	and.w	r3, r3, #3
 8002c44:	3301      	adds	r3, #1
 8002c46:	005b      	lsls	r3, r3, #1
 8002c48:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88

      sysclockfreq = pllvco/pllp;
 8002c4c:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8002c50:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8002c54:	fbb2 f3f3 	udiv	r3, r2, r3
 8002c58:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
      break;
 8002c5c:	e0a6      	b.n	8002dac <HAL_RCC_GetSysClockFreq+0x338>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002c5e:	4b57      	ldr	r3, [pc, #348]	; (8002dbc <HAL_RCC_GetSysClockFreq+0x348>)
 8002c60:	685b      	ldr	r3, [r3, #4]
 8002c62:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8002c66:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002c6a:	4b54      	ldr	r3, [pc, #336]	; (8002dbc <HAL_RCC_GetSysClockFreq+0x348>)
 8002c6c:	685b      	ldr	r3, [r3, #4]
 8002c6e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002c72:	2b00      	cmp	r3, #0
 8002c74:	d02a      	beq.n	8002ccc <HAL_RCC_GetSysClockFreq+0x258>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002c76:	4b51      	ldr	r3, [pc, #324]	; (8002dbc <HAL_RCC_GetSysClockFreq+0x348>)
 8002c78:	685b      	ldr	r3, [r3, #4]
 8002c7a:	099b      	lsrs	r3, r3, #6
 8002c7c:	2200      	movs	r2, #0
 8002c7e:	63bb      	str	r3, [r7, #56]	; 0x38
 8002c80:	63fa      	str	r2, [r7, #60]	; 0x3c
 8002c82:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002c84:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8002c88:	2100      	movs	r1, #0
 8002c8a:	4b4e      	ldr	r3, [pc, #312]	; (8002dc4 <HAL_RCC_GetSysClockFreq+0x350>)
 8002c8c:	fb03 f201 	mul.w	r2, r3, r1
 8002c90:	2300      	movs	r3, #0
 8002c92:	fb00 f303 	mul.w	r3, r0, r3
 8002c96:	4413      	add	r3, r2
 8002c98:	4a4a      	ldr	r2, [pc, #296]	; (8002dc4 <HAL_RCC_GetSysClockFreq+0x350>)
 8002c9a:	fba0 1202 	umull	r1, r2, r0, r2
 8002c9e:	677a      	str	r2, [r7, #116]	; 0x74
 8002ca0:	460a      	mov	r2, r1
 8002ca2:	673a      	str	r2, [r7, #112]	; 0x70
 8002ca4:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 8002ca6:	4413      	add	r3, r2
 8002ca8:	677b      	str	r3, [r7, #116]	; 0x74
 8002caa:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8002cae:	2200      	movs	r2, #0
 8002cb0:	633b      	str	r3, [r7, #48]	; 0x30
 8002cb2:	637a      	str	r2, [r7, #52]	; 0x34
 8002cb4:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8002cb8:	e9d7 011c 	ldrd	r0, r1, [r7, #112]	; 0x70
 8002cbc:	f7fd ffe4 	bl	8000c88 <__aeabi_uldivmod>
 8002cc0:	4602      	mov	r2, r0
 8002cc2:	460b      	mov	r3, r1
 8002cc4:	4613      	mov	r3, r2
 8002cc6:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8002cca:	e05b      	b.n	8002d84 <HAL_RCC_GetSysClockFreq+0x310>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002ccc:	4b3b      	ldr	r3, [pc, #236]	; (8002dbc <HAL_RCC_GetSysClockFreq+0x348>)
 8002cce:	685b      	ldr	r3, [r3, #4]
 8002cd0:	099b      	lsrs	r3, r3, #6
 8002cd2:	2200      	movs	r2, #0
 8002cd4:	62bb      	str	r3, [r7, #40]	; 0x28
 8002cd6:	62fa      	str	r2, [r7, #44]	; 0x2c
 8002cd8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002cda:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002cde:	623b      	str	r3, [r7, #32]
 8002ce0:	2300      	movs	r3, #0
 8002ce2:	627b      	str	r3, [r7, #36]	; 0x24
 8002ce4:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8002ce8:	4642      	mov	r2, r8
 8002cea:	464b      	mov	r3, r9
 8002cec:	f04f 0000 	mov.w	r0, #0
 8002cf0:	f04f 0100 	mov.w	r1, #0
 8002cf4:	0159      	lsls	r1, r3, #5
 8002cf6:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002cfa:	0150      	lsls	r0, r2, #5
 8002cfc:	4602      	mov	r2, r0
 8002cfe:	460b      	mov	r3, r1
 8002d00:	4641      	mov	r1, r8
 8002d02:	ebb2 0a01 	subs.w	sl, r2, r1
 8002d06:	4649      	mov	r1, r9
 8002d08:	eb63 0b01 	sbc.w	fp, r3, r1
 8002d0c:	f04f 0200 	mov.w	r2, #0
 8002d10:	f04f 0300 	mov.w	r3, #0
 8002d14:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8002d18:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8002d1c:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8002d20:	ebb2 040a 	subs.w	r4, r2, sl
 8002d24:	eb63 050b 	sbc.w	r5, r3, fp
 8002d28:	f04f 0200 	mov.w	r2, #0
 8002d2c:	f04f 0300 	mov.w	r3, #0
 8002d30:	00eb      	lsls	r3, r5, #3
 8002d32:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002d36:	00e2      	lsls	r2, r4, #3
 8002d38:	4614      	mov	r4, r2
 8002d3a:	461d      	mov	r5, r3
 8002d3c:	4643      	mov	r3, r8
 8002d3e:	18e3      	adds	r3, r4, r3
 8002d40:	603b      	str	r3, [r7, #0]
 8002d42:	464b      	mov	r3, r9
 8002d44:	eb45 0303 	adc.w	r3, r5, r3
 8002d48:	607b      	str	r3, [r7, #4]
 8002d4a:	f04f 0200 	mov.w	r2, #0
 8002d4e:	f04f 0300 	mov.w	r3, #0
 8002d52:	e9d7 4500 	ldrd	r4, r5, [r7]
 8002d56:	4629      	mov	r1, r5
 8002d58:	028b      	lsls	r3, r1, #10
 8002d5a:	4621      	mov	r1, r4
 8002d5c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002d60:	4621      	mov	r1, r4
 8002d62:	028a      	lsls	r2, r1, #10
 8002d64:	4610      	mov	r0, r2
 8002d66:	4619      	mov	r1, r3
 8002d68:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8002d6c:	2200      	movs	r2, #0
 8002d6e:	61bb      	str	r3, [r7, #24]
 8002d70:	61fa      	str	r2, [r7, #28]
 8002d72:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002d76:	f7fd ff87 	bl	8000c88 <__aeabi_uldivmod>
 8002d7a:	4602      	mov	r2, r0
 8002d7c:	460b      	mov	r3, r1
 8002d7e:	4613      	mov	r3, r2
 8002d80:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8002d84:	4b0d      	ldr	r3, [pc, #52]	; (8002dbc <HAL_RCC_GetSysClockFreq+0x348>)
 8002d86:	685b      	ldr	r3, [r3, #4]
 8002d88:	0f1b      	lsrs	r3, r3, #28
 8002d8a:	f003 0307 	and.w	r3, r3, #7
 8002d8e:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84

      sysclockfreq = pllvco/pllr;
 8002d92:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8002d96:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8002d9a:	fbb2 f3f3 	udiv	r3, r2, r3
 8002d9e:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
      break;
 8002da2:	e003      	b.n	8002dac <HAL_RCC_GetSysClockFreq+0x338>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002da4:	4b06      	ldr	r3, [pc, #24]	; (8002dc0 <HAL_RCC_GetSysClockFreq+0x34c>)
 8002da6:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
      break;
 8002daa:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002dac:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
}
 8002db0:	4618      	mov	r0, r3
 8002db2:	3798      	adds	r7, #152	; 0x98
 8002db4:	46bd      	mov	sp, r7
 8002db6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002dba:	bf00      	nop
 8002dbc:	40023800 	.word	0x40023800
 8002dc0:	00f42400 	.word	0x00f42400
 8002dc4:	017d7840 	.word	0x017d7840

08002dc8 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002dc8:	b580      	push	{r7, lr}
 8002dca:	b086      	sub	sp, #24
 8002dcc:	af00      	add	r7, sp, #0
 8002dce:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	2b00      	cmp	r3, #0
 8002dd4:	d101      	bne.n	8002dda <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002dd6:	2301      	movs	r3, #1
 8002dd8:	e28d      	b.n	80032f6 <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	681b      	ldr	r3, [r3, #0]
 8002dde:	f003 0301 	and.w	r3, r3, #1
 8002de2:	2b00      	cmp	r3, #0
 8002de4:	f000 8083 	beq.w	8002eee <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8002de8:	4b94      	ldr	r3, [pc, #592]	; (800303c <HAL_RCC_OscConfig+0x274>)
 8002dea:	689b      	ldr	r3, [r3, #8]
 8002dec:	f003 030c 	and.w	r3, r3, #12
 8002df0:	2b04      	cmp	r3, #4
 8002df2:	d019      	beq.n	8002e28 <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8002df4:	4b91      	ldr	r3, [pc, #580]	; (800303c <HAL_RCC_OscConfig+0x274>)
 8002df6:	689b      	ldr	r3, [r3, #8]
 8002df8:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8002dfc:	2b08      	cmp	r3, #8
 8002dfe:	d106      	bne.n	8002e0e <HAL_RCC_OscConfig+0x46>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8002e00:	4b8e      	ldr	r3, [pc, #568]	; (800303c <HAL_RCC_OscConfig+0x274>)
 8002e02:	685b      	ldr	r3, [r3, #4]
 8002e04:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002e08:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002e0c:	d00c      	beq.n	8002e28 <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002e0e:	4b8b      	ldr	r3, [pc, #556]	; (800303c <HAL_RCC_OscConfig+0x274>)
 8002e10:	689b      	ldr	r3, [r3, #8]
 8002e12:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8002e16:	2b0c      	cmp	r3, #12
 8002e18:	d112      	bne.n	8002e40 <HAL_RCC_OscConfig+0x78>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002e1a:	4b88      	ldr	r3, [pc, #544]	; (800303c <HAL_RCC_OscConfig+0x274>)
 8002e1c:	685b      	ldr	r3, [r3, #4]
 8002e1e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002e22:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002e26:	d10b      	bne.n	8002e40 <HAL_RCC_OscConfig+0x78>
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002e28:	4b84      	ldr	r3, [pc, #528]	; (800303c <HAL_RCC_OscConfig+0x274>)
 8002e2a:	681b      	ldr	r3, [r3, #0]
 8002e2c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002e30:	2b00      	cmp	r3, #0
 8002e32:	d05b      	beq.n	8002eec <HAL_RCC_OscConfig+0x124>
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	685b      	ldr	r3, [r3, #4]
 8002e38:	2b00      	cmp	r3, #0
 8002e3a:	d157      	bne.n	8002eec <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 8002e3c:	2301      	movs	r3, #1
 8002e3e:	e25a      	b.n	80032f6 <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	685b      	ldr	r3, [r3, #4]
 8002e44:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002e48:	d106      	bne.n	8002e58 <HAL_RCC_OscConfig+0x90>
 8002e4a:	4b7c      	ldr	r3, [pc, #496]	; (800303c <HAL_RCC_OscConfig+0x274>)
 8002e4c:	681b      	ldr	r3, [r3, #0]
 8002e4e:	4a7b      	ldr	r2, [pc, #492]	; (800303c <HAL_RCC_OscConfig+0x274>)
 8002e50:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002e54:	6013      	str	r3, [r2, #0]
 8002e56:	e01d      	b.n	8002e94 <HAL_RCC_OscConfig+0xcc>
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	685b      	ldr	r3, [r3, #4]
 8002e5c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002e60:	d10c      	bne.n	8002e7c <HAL_RCC_OscConfig+0xb4>
 8002e62:	4b76      	ldr	r3, [pc, #472]	; (800303c <HAL_RCC_OscConfig+0x274>)
 8002e64:	681b      	ldr	r3, [r3, #0]
 8002e66:	4a75      	ldr	r2, [pc, #468]	; (800303c <HAL_RCC_OscConfig+0x274>)
 8002e68:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002e6c:	6013      	str	r3, [r2, #0]
 8002e6e:	4b73      	ldr	r3, [pc, #460]	; (800303c <HAL_RCC_OscConfig+0x274>)
 8002e70:	681b      	ldr	r3, [r3, #0]
 8002e72:	4a72      	ldr	r2, [pc, #456]	; (800303c <HAL_RCC_OscConfig+0x274>)
 8002e74:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002e78:	6013      	str	r3, [r2, #0]
 8002e7a:	e00b      	b.n	8002e94 <HAL_RCC_OscConfig+0xcc>
 8002e7c:	4b6f      	ldr	r3, [pc, #444]	; (800303c <HAL_RCC_OscConfig+0x274>)
 8002e7e:	681b      	ldr	r3, [r3, #0]
 8002e80:	4a6e      	ldr	r2, [pc, #440]	; (800303c <HAL_RCC_OscConfig+0x274>)
 8002e82:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002e86:	6013      	str	r3, [r2, #0]
 8002e88:	4b6c      	ldr	r3, [pc, #432]	; (800303c <HAL_RCC_OscConfig+0x274>)
 8002e8a:	681b      	ldr	r3, [r3, #0]
 8002e8c:	4a6b      	ldr	r2, [pc, #428]	; (800303c <HAL_RCC_OscConfig+0x274>)
 8002e8e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002e92:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	685b      	ldr	r3, [r3, #4]
 8002e98:	2b00      	cmp	r3, #0
 8002e9a:	d013      	beq.n	8002ec4 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002e9c:	f7ff f9e8 	bl	8002270 <HAL_GetTick>
 8002ea0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002ea2:	e008      	b.n	8002eb6 <HAL_RCC_OscConfig+0xee>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002ea4:	f7ff f9e4 	bl	8002270 <HAL_GetTick>
 8002ea8:	4602      	mov	r2, r0
 8002eaa:	693b      	ldr	r3, [r7, #16]
 8002eac:	1ad3      	subs	r3, r2, r3
 8002eae:	2b64      	cmp	r3, #100	; 0x64
 8002eb0:	d901      	bls.n	8002eb6 <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 8002eb2:	2303      	movs	r3, #3
 8002eb4:	e21f      	b.n	80032f6 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002eb6:	4b61      	ldr	r3, [pc, #388]	; (800303c <HAL_RCC_OscConfig+0x274>)
 8002eb8:	681b      	ldr	r3, [r3, #0]
 8002eba:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002ebe:	2b00      	cmp	r3, #0
 8002ec0:	d0f0      	beq.n	8002ea4 <HAL_RCC_OscConfig+0xdc>
 8002ec2:	e014      	b.n	8002eee <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002ec4:	f7ff f9d4 	bl	8002270 <HAL_GetTick>
 8002ec8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002eca:	e008      	b.n	8002ede <HAL_RCC_OscConfig+0x116>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002ecc:	f7ff f9d0 	bl	8002270 <HAL_GetTick>
 8002ed0:	4602      	mov	r2, r0
 8002ed2:	693b      	ldr	r3, [r7, #16]
 8002ed4:	1ad3      	subs	r3, r2, r3
 8002ed6:	2b64      	cmp	r3, #100	; 0x64
 8002ed8:	d901      	bls.n	8002ede <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 8002eda:	2303      	movs	r3, #3
 8002edc:	e20b      	b.n	80032f6 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002ede:	4b57      	ldr	r3, [pc, #348]	; (800303c <HAL_RCC_OscConfig+0x274>)
 8002ee0:	681b      	ldr	r3, [r3, #0]
 8002ee2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002ee6:	2b00      	cmp	r3, #0
 8002ee8:	d1f0      	bne.n	8002ecc <HAL_RCC_OscConfig+0x104>
 8002eea:	e000      	b.n	8002eee <HAL_RCC_OscConfig+0x126>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002eec:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002eee:	687b      	ldr	r3, [r7, #4]
 8002ef0:	681b      	ldr	r3, [r3, #0]
 8002ef2:	f003 0302 	and.w	r3, r3, #2
 8002ef6:	2b00      	cmp	r3, #0
 8002ef8:	d06f      	beq.n	8002fda <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8002efa:	4b50      	ldr	r3, [pc, #320]	; (800303c <HAL_RCC_OscConfig+0x274>)
 8002efc:	689b      	ldr	r3, [r3, #8]
 8002efe:	f003 030c 	and.w	r3, r3, #12
 8002f02:	2b00      	cmp	r3, #0
 8002f04:	d017      	beq.n	8002f36 <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8002f06:	4b4d      	ldr	r3, [pc, #308]	; (800303c <HAL_RCC_OscConfig+0x274>)
 8002f08:	689b      	ldr	r3, [r3, #8]
 8002f0a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8002f0e:	2b08      	cmp	r3, #8
 8002f10:	d105      	bne.n	8002f1e <HAL_RCC_OscConfig+0x156>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8002f12:	4b4a      	ldr	r3, [pc, #296]	; (800303c <HAL_RCC_OscConfig+0x274>)
 8002f14:	685b      	ldr	r3, [r3, #4]
 8002f16:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002f1a:	2b00      	cmp	r3, #0
 8002f1c:	d00b      	beq.n	8002f36 <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002f1e:	4b47      	ldr	r3, [pc, #284]	; (800303c <HAL_RCC_OscConfig+0x274>)
 8002f20:	689b      	ldr	r3, [r3, #8]
 8002f22:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8002f26:	2b0c      	cmp	r3, #12
 8002f28:	d11c      	bne.n	8002f64 <HAL_RCC_OscConfig+0x19c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002f2a:	4b44      	ldr	r3, [pc, #272]	; (800303c <HAL_RCC_OscConfig+0x274>)
 8002f2c:	685b      	ldr	r3, [r3, #4]
 8002f2e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002f32:	2b00      	cmp	r3, #0
 8002f34:	d116      	bne.n	8002f64 <HAL_RCC_OscConfig+0x19c>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002f36:	4b41      	ldr	r3, [pc, #260]	; (800303c <HAL_RCC_OscConfig+0x274>)
 8002f38:	681b      	ldr	r3, [r3, #0]
 8002f3a:	f003 0302 	and.w	r3, r3, #2
 8002f3e:	2b00      	cmp	r3, #0
 8002f40:	d005      	beq.n	8002f4e <HAL_RCC_OscConfig+0x186>
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	68db      	ldr	r3, [r3, #12]
 8002f46:	2b01      	cmp	r3, #1
 8002f48:	d001      	beq.n	8002f4e <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 8002f4a:	2301      	movs	r3, #1
 8002f4c:	e1d3      	b.n	80032f6 <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002f4e:	4b3b      	ldr	r3, [pc, #236]	; (800303c <HAL_RCC_OscConfig+0x274>)
 8002f50:	681b      	ldr	r3, [r3, #0]
 8002f52:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	691b      	ldr	r3, [r3, #16]
 8002f5a:	00db      	lsls	r3, r3, #3
 8002f5c:	4937      	ldr	r1, [pc, #220]	; (800303c <HAL_RCC_OscConfig+0x274>)
 8002f5e:	4313      	orrs	r3, r2
 8002f60:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002f62:	e03a      	b.n	8002fda <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	68db      	ldr	r3, [r3, #12]
 8002f68:	2b00      	cmp	r3, #0
 8002f6a:	d020      	beq.n	8002fae <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002f6c:	4b34      	ldr	r3, [pc, #208]	; (8003040 <HAL_RCC_OscConfig+0x278>)
 8002f6e:	2201      	movs	r2, #1
 8002f70:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002f72:	f7ff f97d 	bl	8002270 <HAL_GetTick>
 8002f76:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002f78:	e008      	b.n	8002f8c <HAL_RCC_OscConfig+0x1c4>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002f7a:	f7ff f979 	bl	8002270 <HAL_GetTick>
 8002f7e:	4602      	mov	r2, r0
 8002f80:	693b      	ldr	r3, [r7, #16]
 8002f82:	1ad3      	subs	r3, r2, r3
 8002f84:	2b02      	cmp	r3, #2
 8002f86:	d901      	bls.n	8002f8c <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 8002f88:	2303      	movs	r3, #3
 8002f8a:	e1b4      	b.n	80032f6 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002f8c:	4b2b      	ldr	r3, [pc, #172]	; (800303c <HAL_RCC_OscConfig+0x274>)
 8002f8e:	681b      	ldr	r3, [r3, #0]
 8002f90:	f003 0302 	and.w	r3, r3, #2
 8002f94:	2b00      	cmp	r3, #0
 8002f96:	d0f0      	beq.n	8002f7a <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002f98:	4b28      	ldr	r3, [pc, #160]	; (800303c <HAL_RCC_OscConfig+0x274>)
 8002f9a:	681b      	ldr	r3, [r3, #0]
 8002f9c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	691b      	ldr	r3, [r3, #16]
 8002fa4:	00db      	lsls	r3, r3, #3
 8002fa6:	4925      	ldr	r1, [pc, #148]	; (800303c <HAL_RCC_OscConfig+0x274>)
 8002fa8:	4313      	orrs	r3, r2
 8002faa:	600b      	str	r3, [r1, #0]
 8002fac:	e015      	b.n	8002fda <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002fae:	4b24      	ldr	r3, [pc, #144]	; (8003040 <HAL_RCC_OscConfig+0x278>)
 8002fb0:	2200      	movs	r2, #0
 8002fb2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002fb4:	f7ff f95c 	bl	8002270 <HAL_GetTick>
 8002fb8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002fba:	e008      	b.n	8002fce <HAL_RCC_OscConfig+0x206>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002fbc:	f7ff f958 	bl	8002270 <HAL_GetTick>
 8002fc0:	4602      	mov	r2, r0
 8002fc2:	693b      	ldr	r3, [r7, #16]
 8002fc4:	1ad3      	subs	r3, r2, r3
 8002fc6:	2b02      	cmp	r3, #2
 8002fc8:	d901      	bls.n	8002fce <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8002fca:	2303      	movs	r3, #3
 8002fcc:	e193      	b.n	80032f6 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002fce:	4b1b      	ldr	r3, [pc, #108]	; (800303c <HAL_RCC_OscConfig+0x274>)
 8002fd0:	681b      	ldr	r3, [r3, #0]
 8002fd2:	f003 0302 	and.w	r3, r3, #2
 8002fd6:	2b00      	cmp	r3, #0
 8002fd8:	d1f0      	bne.n	8002fbc <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	681b      	ldr	r3, [r3, #0]
 8002fde:	f003 0308 	and.w	r3, r3, #8
 8002fe2:	2b00      	cmp	r3, #0
 8002fe4:	d036      	beq.n	8003054 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	695b      	ldr	r3, [r3, #20]
 8002fea:	2b00      	cmp	r3, #0
 8002fec:	d016      	beq.n	800301c <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002fee:	4b15      	ldr	r3, [pc, #84]	; (8003044 <HAL_RCC_OscConfig+0x27c>)
 8002ff0:	2201      	movs	r2, #1
 8002ff2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002ff4:	f7ff f93c 	bl	8002270 <HAL_GetTick>
 8002ff8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002ffa:	e008      	b.n	800300e <HAL_RCC_OscConfig+0x246>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002ffc:	f7ff f938 	bl	8002270 <HAL_GetTick>
 8003000:	4602      	mov	r2, r0
 8003002:	693b      	ldr	r3, [r7, #16]
 8003004:	1ad3      	subs	r3, r2, r3
 8003006:	2b02      	cmp	r3, #2
 8003008:	d901      	bls.n	800300e <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 800300a:	2303      	movs	r3, #3
 800300c:	e173      	b.n	80032f6 <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800300e:	4b0b      	ldr	r3, [pc, #44]	; (800303c <HAL_RCC_OscConfig+0x274>)
 8003010:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003012:	f003 0302 	and.w	r3, r3, #2
 8003016:	2b00      	cmp	r3, #0
 8003018:	d0f0      	beq.n	8002ffc <HAL_RCC_OscConfig+0x234>
 800301a:	e01b      	b.n	8003054 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800301c:	4b09      	ldr	r3, [pc, #36]	; (8003044 <HAL_RCC_OscConfig+0x27c>)
 800301e:	2200      	movs	r2, #0
 8003020:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003022:	f7ff f925 	bl	8002270 <HAL_GetTick>
 8003026:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003028:	e00e      	b.n	8003048 <HAL_RCC_OscConfig+0x280>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800302a:	f7ff f921 	bl	8002270 <HAL_GetTick>
 800302e:	4602      	mov	r2, r0
 8003030:	693b      	ldr	r3, [r7, #16]
 8003032:	1ad3      	subs	r3, r2, r3
 8003034:	2b02      	cmp	r3, #2
 8003036:	d907      	bls.n	8003048 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 8003038:	2303      	movs	r3, #3
 800303a:	e15c      	b.n	80032f6 <HAL_RCC_OscConfig+0x52e>
 800303c:	40023800 	.word	0x40023800
 8003040:	42470000 	.word	0x42470000
 8003044:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003048:	4b8a      	ldr	r3, [pc, #552]	; (8003274 <HAL_RCC_OscConfig+0x4ac>)
 800304a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800304c:	f003 0302 	and.w	r3, r3, #2
 8003050:	2b00      	cmp	r3, #0
 8003052:	d1ea      	bne.n	800302a <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	681b      	ldr	r3, [r3, #0]
 8003058:	f003 0304 	and.w	r3, r3, #4
 800305c:	2b00      	cmp	r3, #0
 800305e:	f000 8097 	beq.w	8003190 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003062:	2300      	movs	r3, #0
 8003064:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003066:	4b83      	ldr	r3, [pc, #524]	; (8003274 <HAL_RCC_OscConfig+0x4ac>)
 8003068:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800306a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800306e:	2b00      	cmp	r3, #0
 8003070:	d10f      	bne.n	8003092 <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003072:	2300      	movs	r3, #0
 8003074:	60bb      	str	r3, [r7, #8]
 8003076:	4b7f      	ldr	r3, [pc, #508]	; (8003274 <HAL_RCC_OscConfig+0x4ac>)
 8003078:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800307a:	4a7e      	ldr	r2, [pc, #504]	; (8003274 <HAL_RCC_OscConfig+0x4ac>)
 800307c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003080:	6413      	str	r3, [r2, #64]	; 0x40
 8003082:	4b7c      	ldr	r3, [pc, #496]	; (8003274 <HAL_RCC_OscConfig+0x4ac>)
 8003084:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003086:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800308a:	60bb      	str	r3, [r7, #8]
 800308c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800308e:	2301      	movs	r3, #1
 8003090:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003092:	4b79      	ldr	r3, [pc, #484]	; (8003278 <HAL_RCC_OscConfig+0x4b0>)
 8003094:	681b      	ldr	r3, [r3, #0]
 8003096:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800309a:	2b00      	cmp	r3, #0
 800309c:	d118      	bne.n	80030d0 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800309e:	4b76      	ldr	r3, [pc, #472]	; (8003278 <HAL_RCC_OscConfig+0x4b0>)
 80030a0:	681b      	ldr	r3, [r3, #0]
 80030a2:	4a75      	ldr	r2, [pc, #468]	; (8003278 <HAL_RCC_OscConfig+0x4b0>)
 80030a4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80030a8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80030aa:	f7ff f8e1 	bl	8002270 <HAL_GetTick>
 80030ae:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80030b0:	e008      	b.n	80030c4 <HAL_RCC_OscConfig+0x2fc>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80030b2:	f7ff f8dd 	bl	8002270 <HAL_GetTick>
 80030b6:	4602      	mov	r2, r0
 80030b8:	693b      	ldr	r3, [r7, #16]
 80030ba:	1ad3      	subs	r3, r2, r3
 80030bc:	2b02      	cmp	r3, #2
 80030be:	d901      	bls.n	80030c4 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 80030c0:	2303      	movs	r3, #3
 80030c2:	e118      	b.n	80032f6 <HAL_RCC_OscConfig+0x52e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80030c4:	4b6c      	ldr	r3, [pc, #432]	; (8003278 <HAL_RCC_OscConfig+0x4b0>)
 80030c6:	681b      	ldr	r3, [r3, #0]
 80030c8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80030cc:	2b00      	cmp	r3, #0
 80030ce:	d0f0      	beq.n	80030b2 <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	689b      	ldr	r3, [r3, #8]
 80030d4:	2b01      	cmp	r3, #1
 80030d6:	d106      	bne.n	80030e6 <HAL_RCC_OscConfig+0x31e>
 80030d8:	4b66      	ldr	r3, [pc, #408]	; (8003274 <HAL_RCC_OscConfig+0x4ac>)
 80030da:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80030dc:	4a65      	ldr	r2, [pc, #404]	; (8003274 <HAL_RCC_OscConfig+0x4ac>)
 80030de:	f043 0301 	orr.w	r3, r3, #1
 80030e2:	6713      	str	r3, [r2, #112]	; 0x70
 80030e4:	e01c      	b.n	8003120 <HAL_RCC_OscConfig+0x358>
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	689b      	ldr	r3, [r3, #8]
 80030ea:	2b05      	cmp	r3, #5
 80030ec:	d10c      	bne.n	8003108 <HAL_RCC_OscConfig+0x340>
 80030ee:	4b61      	ldr	r3, [pc, #388]	; (8003274 <HAL_RCC_OscConfig+0x4ac>)
 80030f0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80030f2:	4a60      	ldr	r2, [pc, #384]	; (8003274 <HAL_RCC_OscConfig+0x4ac>)
 80030f4:	f043 0304 	orr.w	r3, r3, #4
 80030f8:	6713      	str	r3, [r2, #112]	; 0x70
 80030fa:	4b5e      	ldr	r3, [pc, #376]	; (8003274 <HAL_RCC_OscConfig+0x4ac>)
 80030fc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80030fe:	4a5d      	ldr	r2, [pc, #372]	; (8003274 <HAL_RCC_OscConfig+0x4ac>)
 8003100:	f043 0301 	orr.w	r3, r3, #1
 8003104:	6713      	str	r3, [r2, #112]	; 0x70
 8003106:	e00b      	b.n	8003120 <HAL_RCC_OscConfig+0x358>
 8003108:	4b5a      	ldr	r3, [pc, #360]	; (8003274 <HAL_RCC_OscConfig+0x4ac>)
 800310a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800310c:	4a59      	ldr	r2, [pc, #356]	; (8003274 <HAL_RCC_OscConfig+0x4ac>)
 800310e:	f023 0301 	bic.w	r3, r3, #1
 8003112:	6713      	str	r3, [r2, #112]	; 0x70
 8003114:	4b57      	ldr	r3, [pc, #348]	; (8003274 <HAL_RCC_OscConfig+0x4ac>)
 8003116:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003118:	4a56      	ldr	r2, [pc, #344]	; (8003274 <HAL_RCC_OscConfig+0x4ac>)
 800311a:	f023 0304 	bic.w	r3, r3, #4
 800311e:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	689b      	ldr	r3, [r3, #8]
 8003124:	2b00      	cmp	r3, #0
 8003126:	d015      	beq.n	8003154 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003128:	f7ff f8a2 	bl	8002270 <HAL_GetTick>
 800312c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800312e:	e00a      	b.n	8003146 <HAL_RCC_OscConfig+0x37e>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003130:	f7ff f89e 	bl	8002270 <HAL_GetTick>
 8003134:	4602      	mov	r2, r0
 8003136:	693b      	ldr	r3, [r7, #16]
 8003138:	1ad3      	subs	r3, r2, r3
 800313a:	f241 3288 	movw	r2, #5000	; 0x1388
 800313e:	4293      	cmp	r3, r2
 8003140:	d901      	bls.n	8003146 <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 8003142:	2303      	movs	r3, #3
 8003144:	e0d7      	b.n	80032f6 <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003146:	4b4b      	ldr	r3, [pc, #300]	; (8003274 <HAL_RCC_OscConfig+0x4ac>)
 8003148:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800314a:	f003 0302 	and.w	r3, r3, #2
 800314e:	2b00      	cmp	r3, #0
 8003150:	d0ee      	beq.n	8003130 <HAL_RCC_OscConfig+0x368>
 8003152:	e014      	b.n	800317e <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003154:	f7ff f88c 	bl	8002270 <HAL_GetTick>
 8003158:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800315a:	e00a      	b.n	8003172 <HAL_RCC_OscConfig+0x3aa>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800315c:	f7ff f888 	bl	8002270 <HAL_GetTick>
 8003160:	4602      	mov	r2, r0
 8003162:	693b      	ldr	r3, [r7, #16]
 8003164:	1ad3      	subs	r3, r2, r3
 8003166:	f241 3288 	movw	r2, #5000	; 0x1388
 800316a:	4293      	cmp	r3, r2
 800316c:	d901      	bls.n	8003172 <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 800316e:	2303      	movs	r3, #3
 8003170:	e0c1      	b.n	80032f6 <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003172:	4b40      	ldr	r3, [pc, #256]	; (8003274 <HAL_RCC_OscConfig+0x4ac>)
 8003174:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003176:	f003 0302 	and.w	r3, r3, #2
 800317a:	2b00      	cmp	r3, #0
 800317c:	d1ee      	bne.n	800315c <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800317e:	7dfb      	ldrb	r3, [r7, #23]
 8003180:	2b01      	cmp	r3, #1
 8003182:	d105      	bne.n	8003190 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003184:	4b3b      	ldr	r3, [pc, #236]	; (8003274 <HAL_RCC_OscConfig+0x4ac>)
 8003186:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003188:	4a3a      	ldr	r2, [pc, #232]	; (8003274 <HAL_RCC_OscConfig+0x4ac>)
 800318a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800318e:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	699b      	ldr	r3, [r3, #24]
 8003194:	2b00      	cmp	r3, #0
 8003196:	f000 80ad 	beq.w	80032f4 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800319a:	4b36      	ldr	r3, [pc, #216]	; (8003274 <HAL_RCC_OscConfig+0x4ac>)
 800319c:	689b      	ldr	r3, [r3, #8]
 800319e:	f003 030c 	and.w	r3, r3, #12
 80031a2:	2b08      	cmp	r3, #8
 80031a4:	d060      	beq.n	8003268 <HAL_RCC_OscConfig+0x4a0>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	699b      	ldr	r3, [r3, #24]
 80031aa:	2b02      	cmp	r3, #2
 80031ac:	d145      	bne.n	800323a <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80031ae:	4b33      	ldr	r3, [pc, #204]	; (800327c <HAL_RCC_OscConfig+0x4b4>)
 80031b0:	2200      	movs	r2, #0
 80031b2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80031b4:	f7ff f85c 	bl	8002270 <HAL_GetTick>
 80031b8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80031ba:	e008      	b.n	80031ce <HAL_RCC_OscConfig+0x406>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80031bc:	f7ff f858 	bl	8002270 <HAL_GetTick>
 80031c0:	4602      	mov	r2, r0
 80031c2:	693b      	ldr	r3, [r7, #16]
 80031c4:	1ad3      	subs	r3, r2, r3
 80031c6:	2b02      	cmp	r3, #2
 80031c8:	d901      	bls.n	80031ce <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 80031ca:	2303      	movs	r3, #3
 80031cc:	e093      	b.n	80032f6 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80031ce:	4b29      	ldr	r3, [pc, #164]	; (8003274 <HAL_RCC_OscConfig+0x4ac>)
 80031d0:	681b      	ldr	r3, [r3, #0]
 80031d2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80031d6:	2b00      	cmp	r3, #0
 80031d8:	d1f0      	bne.n	80031bc <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	69da      	ldr	r2, [r3, #28]
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	6a1b      	ldr	r3, [r3, #32]
 80031e2:	431a      	orrs	r2, r3
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80031e8:	019b      	lsls	r3, r3, #6
 80031ea:	431a      	orrs	r2, r3
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80031f0:	085b      	lsrs	r3, r3, #1
 80031f2:	3b01      	subs	r3, #1
 80031f4:	041b      	lsls	r3, r3, #16
 80031f6:	431a      	orrs	r2, r3
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80031fc:	061b      	lsls	r3, r3, #24
 80031fe:	431a      	orrs	r2, r3
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003204:	071b      	lsls	r3, r3, #28
 8003206:	491b      	ldr	r1, [pc, #108]	; (8003274 <HAL_RCC_OscConfig+0x4ac>)
 8003208:	4313      	orrs	r3, r2
 800320a:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800320c:	4b1b      	ldr	r3, [pc, #108]	; (800327c <HAL_RCC_OscConfig+0x4b4>)
 800320e:	2201      	movs	r2, #1
 8003210:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003212:	f7ff f82d 	bl	8002270 <HAL_GetTick>
 8003216:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003218:	e008      	b.n	800322c <HAL_RCC_OscConfig+0x464>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800321a:	f7ff f829 	bl	8002270 <HAL_GetTick>
 800321e:	4602      	mov	r2, r0
 8003220:	693b      	ldr	r3, [r7, #16]
 8003222:	1ad3      	subs	r3, r2, r3
 8003224:	2b02      	cmp	r3, #2
 8003226:	d901      	bls.n	800322c <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 8003228:	2303      	movs	r3, #3
 800322a:	e064      	b.n	80032f6 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800322c:	4b11      	ldr	r3, [pc, #68]	; (8003274 <HAL_RCC_OscConfig+0x4ac>)
 800322e:	681b      	ldr	r3, [r3, #0]
 8003230:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003234:	2b00      	cmp	r3, #0
 8003236:	d0f0      	beq.n	800321a <HAL_RCC_OscConfig+0x452>
 8003238:	e05c      	b.n	80032f4 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800323a:	4b10      	ldr	r3, [pc, #64]	; (800327c <HAL_RCC_OscConfig+0x4b4>)
 800323c:	2200      	movs	r2, #0
 800323e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003240:	f7ff f816 	bl	8002270 <HAL_GetTick>
 8003244:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003246:	e008      	b.n	800325a <HAL_RCC_OscConfig+0x492>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003248:	f7ff f812 	bl	8002270 <HAL_GetTick>
 800324c:	4602      	mov	r2, r0
 800324e:	693b      	ldr	r3, [r7, #16]
 8003250:	1ad3      	subs	r3, r2, r3
 8003252:	2b02      	cmp	r3, #2
 8003254:	d901      	bls.n	800325a <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 8003256:	2303      	movs	r3, #3
 8003258:	e04d      	b.n	80032f6 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800325a:	4b06      	ldr	r3, [pc, #24]	; (8003274 <HAL_RCC_OscConfig+0x4ac>)
 800325c:	681b      	ldr	r3, [r3, #0]
 800325e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003262:	2b00      	cmp	r3, #0
 8003264:	d1f0      	bne.n	8003248 <HAL_RCC_OscConfig+0x480>
 8003266:	e045      	b.n	80032f4 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	699b      	ldr	r3, [r3, #24]
 800326c:	2b01      	cmp	r3, #1
 800326e:	d107      	bne.n	8003280 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 8003270:	2301      	movs	r3, #1
 8003272:	e040      	b.n	80032f6 <HAL_RCC_OscConfig+0x52e>
 8003274:	40023800 	.word	0x40023800
 8003278:	40007000 	.word	0x40007000
 800327c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8003280:	4b1f      	ldr	r3, [pc, #124]	; (8003300 <HAL_RCC_OscConfig+0x538>)
 8003282:	685b      	ldr	r3, [r3, #4]
 8003284:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	699b      	ldr	r3, [r3, #24]
 800328a:	2b01      	cmp	r3, #1
 800328c:	d030      	beq.n	80032f0 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800328e:	68fb      	ldr	r3, [r7, #12]
 8003290:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003298:	429a      	cmp	r2, r3
 800329a:	d129      	bne.n	80032f0 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800329c:	68fb      	ldr	r3, [r7, #12]
 800329e:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80032a2:	687b      	ldr	r3, [r7, #4]
 80032a4:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80032a6:	429a      	cmp	r2, r3
 80032a8:	d122      	bne.n	80032f0 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80032aa:	68fa      	ldr	r2, [r7, #12]
 80032ac:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80032b0:	4013      	ands	r3, r2
 80032b2:	687a      	ldr	r2, [r7, #4]
 80032b4:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80032b6:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80032b8:	4293      	cmp	r3, r2
 80032ba:	d119      	bne.n	80032f0 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80032bc:	68fb      	ldr	r3, [r7, #12]
 80032be:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80032c6:	085b      	lsrs	r3, r3, #1
 80032c8:	3b01      	subs	r3, #1
 80032ca:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80032cc:	429a      	cmp	r2, r3
 80032ce:	d10f      	bne.n	80032f0 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80032d0:	68fb      	ldr	r3, [r7, #12]
 80032d2:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80032da:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80032dc:	429a      	cmp	r2, r3
 80032de:	d107      	bne.n	80032f0 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 80032e0:	68fb      	ldr	r3, [r7, #12]
 80032e2:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80032ea:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80032ec:	429a      	cmp	r2, r3
 80032ee:	d001      	beq.n	80032f4 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
        {
          return HAL_ERROR;
 80032f0:	2301      	movs	r3, #1
 80032f2:	e000      	b.n	80032f6 <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 80032f4:	2300      	movs	r3, #0
}
 80032f6:	4618      	mov	r0, r3
 80032f8:	3718      	adds	r7, #24
 80032fa:	46bd      	mov	sp, r7
 80032fc:	bd80      	pop	{r7, pc}
 80032fe:	bf00      	nop
 8003300:	40023800 	.word	0x40023800

08003304 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003304:	b580      	push	{r7, lr}
 8003306:	b082      	sub	sp, #8
 8003308:	af00      	add	r7, sp, #0
 800330a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	2b00      	cmp	r3, #0
 8003310:	d101      	bne.n	8003316 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003312:	2301      	movs	r3, #1
 8003314:	e041      	b.n	800339a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800331c:	b2db      	uxtb	r3, r3
 800331e:	2b00      	cmp	r3, #0
 8003320:	d106      	bne.n	8003330 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	2200      	movs	r2, #0
 8003326:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800332a:	6878      	ldr	r0, [r7, #4]
 800332c:	f7fe fd4e 	bl	8001dcc <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	2202      	movs	r2, #2
 8003334:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	681a      	ldr	r2, [r3, #0]
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	3304      	adds	r3, #4
 8003340:	4619      	mov	r1, r3
 8003342:	4610      	mov	r0, r2
 8003344:	f000 fdce 	bl	8003ee4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	2201      	movs	r2, #1
 800334c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	2201      	movs	r2, #1
 8003354:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	2201      	movs	r2, #1
 800335c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	2201      	movs	r2, #1
 8003364:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	2201      	movs	r2, #1
 800336c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	2201      	movs	r2, #1
 8003374:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	2201      	movs	r2, #1
 800337c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	2201      	movs	r2, #1
 8003384:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	2201      	movs	r2, #1
 800338c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	2201      	movs	r2, #1
 8003394:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003398:	2300      	movs	r3, #0
}
 800339a:	4618      	mov	r0, r3
 800339c:	3708      	adds	r7, #8
 800339e:	46bd      	mov	sp, r7
 80033a0:	bd80      	pop	{r7, pc}
	...

080033a4 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80033a4:	b480      	push	{r7}
 80033a6:	b085      	sub	sp, #20
 80033a8:	af00      	add	r7, sp, #0
 80033aa:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80033b2:	b2db      	uxtb	r3, r3
 80033b4:	2b01      	cmp	r3, #1
 80033b6:	d001      	beq.n	80033bc <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80033b8:	2301      	movs	r3, #1
 80033ba:	e04e      	b.n	800345a <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	2202      	movs	r2, #2
 80033c0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	681b      	ldr	r3, [r3, #0]
 80033c8:	68da      	ldr	r2, [r3, #12]
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	681b      	ldr	r3, [r3, #0]
 80033ce:	f042 0201 	orr.w	r2, r2, #1
 80033d2:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	681b      	ldr	r3, [r3, #0]
 80033d8:	4a23      	ldr	r2, [pc, #140]	; (8003468 <HAL_TIM_Base_Start_IT+0xc4>)
 80033da:	4293      	cmp	r3, r2
 80033dc:	d022      	beq.n	8003424 <HAL_TIM_Base_Start_IT+0x80>
 80033de:	687b      	ldr	r3, [r7, #4]
 80033e0:	681b      	ldr	r3, [r3, #0]
 80033e2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80033e6:	d01d      	beq.n	8003424 <HAL_TIM_Base_Start_IT+0x80>
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	681b      	ldr	r3, [r3, #0]
 80033ec:	4a1f      	ldr	r2, [pc, #124]	; (800346c <HAL_TIM_Base_Start_IT+0xc8>)
 80033ee:	4293      	cmp	r3, r2
 80033f0:	d018      	beq.n	8003424 <HAL_TIM_Base_Start_IT+0x80>
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	681b      	ldr	r3, [r3, #0]
 80033f6:	4a1e      	ldr	r2, [pc, #120]	; (8003470 <HAL_TIM_Base_Start_IT+0xcc>)
 80033f8:	4293      	cmp	r3, r2
 80033fa:	d013      	beq.n	8003424 <HAL_TIM_Base_Start_IT+0x80>
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	681b      	ldr	r3, [r3, #0]
 8003400:	4a1c      	ldr	r2, [pc, #112]	; (8003474 <HAL_TIM_Base_Start_IT+0xd0>)
 8003402:	4293      	cmp	r3, r2
 8003404:	d00e      	beq.n	8003424 <HAL_TIM_Base_Start_IT+0x80>
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	681b      	ldr	r3, [r3, #0]
 800340a:	4a1b      	ldr	r2, [pc, #108]	; (8003478 <HAL_TIM_Base_Start_IT+0xd4>)
 800340c:	4293      	cmp	r3, r2
 800340e:	d009      	beq.n	8003424 <HAL_TIM_Base_Start_IT+0x80>
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	681b      	ldr	r3, [r3, #0]
 8003414:	4a19      	ldr	r2, [pc, #100]	; (800347c <HAL_TIM_Base_Start_IT+0xd8>)
 8003416:	4293      	cmp	r3, r2
 8003418:	d004      	beq.n	8003424 <HAL_TIM_Base_Start_IT+0x80>
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	681b      	ldr	r3, [r3, #0]
 800341e:	4a18      	ldr	r2, [pc, #96]	; (8003480 <HAL_TIM_Base_Start_IT+0xdc>)
 8003420:	4293      	cmp	r3, r2
 8003422:	d111      	bne.n	8003448 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	681b      	ldr	r3, [r3, #0]
 8003428:	689b      	ldr	r3, [r3, #8]
 800342a:	f003 0307 	and.w	r3, r3, #7
 800342e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003430:	68fb      	ldr	r3, [r7, #12]
 8003432:	2b06      	cmp	r3, #6
 8003434:	d010      	beq.n	8003458 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	681b      	ldr	r3, [r3, #0]
 800343a:	681a      	ldr	r2, [r3, #0]
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	681b      	ldr	r3, [r3, #0]
 8003440:	f042 0201 	orr.w	r2, r2, #1
 8003444:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003446:	e007      	b.n	8003458 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	681b      	ldr	r3, [r3, #0]
 800344c:	681a      	ldr	r2, [r3, #0]
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	681b      	ldr	r3, [r3, #0]
 8003452:	f042 0201 	orr.w	r2, r2, #1
 8003456:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003458:	2300      	movs	r3, #0
}
 800345a:	4618      	mov	r0, r3
 800345c:	3714      	adds	r7, #20
 800345e:	46bd      	mov	sp, r7
 8003460:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003464:	4770      	bx	lr
 8003466:	bf00      	nop
 8003468:	40010000 	.word	0x40010000
 800346c:	40000400 	.word	0x40000400
 8003470:	40000800 	.word	0x40000800
 8003474:	40000c00 	.word	0x40000c00
 8003478:	40010400 	.word	0x40010400
 800347c:	40014000 	.word	0x40014000
 8003480:	40001800 	.word	0x40001800

08003484 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8003484:	b580      	push	{r7, lr}
 8003486:	b082      	sub	sp, #8
 8003488:	af00      	add	r7, sp, #0
 800348a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	2b00      	cmp	r3, #0
 8003490:	d101      	bne.n	8003496 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8003492:	2301      	movs	r3, #1
 8003494:	e041      	b.n	800351a <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800349c:	b2db      	uxtb	r3, r3
 800349e:	2b00      	cmp	r3, #0
 80034a0:	d106      	bne.n	80034b0 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	2200      	movs	r2, #0
 80034a6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80034aa:	6878      	ldr	r0, [r7, #4]
 80034ac:	f000 f839 	bl	8003522 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80034b0:	687b      	ldr	r3, [r7, #4]
 80034b2:	2202      	movs	r2, #2
 80034b4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	681a      	ldr	r2, [r3, #0]
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	3304      	adds	r3, #4
 80034c0:	4619      	mov	r1, r3
 80034c2:	4610      	mov	r0, r2
 80034c4:	f000 fd0e 	bl	8003ee4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	2201      	movs	r2, #1
 80034cc:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	2201      	movs	r2, #1
 80034d4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	2201      	movs	r2, #1
 80034dc:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	2201      	movs	r2, #1
 80034e4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	2201      	movs	r2, #1
 80034ec:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	2201      	movs	r2, #1
 80034f4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	2201      	movs	r2, #1
 80034fc:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	2201      	movs	r2, #1
 8003504:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	2201      	movs	r2, #1
 800350c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	2201      	movs	r2, #1
 8003514:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003518:	2300      	movs	r3, #0
}
 800351a:	4618      	mov	r0, r3
 800351c:	3708      	adds	r7, #8
 800351e:	46bd      	mov	sp, r7
 8003520:	bd80      	pop	{r7, pc}

08003522 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8003522:	b480      	push	{r7}
 8003524:	b083      	sub	sp, #12
 8003526:	af00      	add	r7, sp, #0
 8003528:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800352a:	bf00      	nop
 800352c:	370c      	adds	r7, #12
 800352e:	46bd      	mov	sp, r7
 8003530:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003534:	4770      	bx	lr
	...

08003538 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003538:	b580      	push	{r7, lr}
 800353a:	b084      	sub	sp, #16
 800353c:	af00      	add	r7, sp, #0
 800353e:	6078      	str	r0, [r7, #4]
 8003540:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8003542:	683b      	ldr	r3, [r7, #0]
 8003544:	2b00      	cmp	r3, #0
 8003546:	d109      	bne.n	800355c <HAL_TIM_PWM_Start+0x24>
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800354e:	b2db      	uxtb	r3, r3
 8003550:	2b01      	cmp	r3, #1
 8003552:	bf14      	ite	ne
 8003554:	2301      	movne	r3, #1
 8003556:	2300      	moveq	r3, #0
 8003558:	b2db      	uxtb	r3, r3
 800355a:	e022      	b.n	80035a2 <HAL_TIM_PWM_Start+0x6a>
 800355c:	683b      	ldr	r3, [r7, #0]
 800355e:	2b04      	cmp	r3, #4
 8003560:	d109      	bne.n	8003576 <HAL_TIM_PWM_Start+0x3e>
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8003568:	b2db      	uxtb	r3, r3
 800356a:	2b01      	cmp	r3, #1
 800356c:	bf14      	ite	ne
 800356e:	2301      	movne	r3, #1
 8003570:	2300      	moveq	r3, #0
 8003572:	b2db      	uxtb	r3, r3
 8003574:	e015      	b.n	80035a2 <HAL_TIM_PWM_Start+0x6a>
 8003576:	683b      	ldr	r3, [r7, #0]
 8003578:	2b08      	cmp	r3, #8
 800357a:	d109      	bne.n	8003590 <HAL_TIM_PWM_Start+0x58>
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8003582:	b2db      	uxtb	r3, r3
 8003584:	2b01      	cmp	r3, #1
 8003586:	bf14      	ite	ne
 8003588:	2301      	movne	r3, #1
 800358a:	2300      	moveq	r3, #0
 800358c:	b2db      	uxtb	r3, r3
 800358e:	e008      	b.n	80035a2 <HAL_TIM_PWM_Start+0x6a>
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003596:	b2db      	uxtb	r3, r3
 8003598:	2b01      	cmp	r3, #1
 800359a:	bf14      	ite	ne
 800359c:	2301      	movne	r3, #1
 800359e:	2300      	moveq	r3, #0
 80035a0:	b2db      	uxtb	r3, r3
 80035a2:	2b00      	cmp	r3, #0
 80035a4:	d001      	beq.n	80035aa <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 80035a6:	2301      	movs	r3, #1
 80035a8:	e07c      	b.n	80036a4 <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80035aa:	683b      	ldr	r3, [r7, #0]
 80035ac:	2b00      	cmp	r3, #0
 80035ae:	d104      	bne.n	80035ba <HAL_TIM_PWM_Start+0x82>
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	2202      	movs	r2, #2
 80035b4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80035b8:	e013      	b.n	80035e2 <HAL_TIM_PWM_Start+0xaa>
 80035ba:	683b      	ldr	r3, [r7, #0]
 80035bc:	2b04      	cmp	r3, #4
 80035be:	d104      	bne.n	80035ca <HAL_TIM_PWM_Start+0x92>
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	2202      	movs	r2, #2
 80035c4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80035c8:	e00b      	b.n	80035e2 <HAL_TIM_PWM_Start+0xaa>
 80035ca:	683b      	ldr	r3, [r7, #0]
 80035cc:	2b08      	cmp	r3, #8
 80035ce:	d104      	bne.n	80035da <HAL_TIM_PWM_Start+0xa2>
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	2202      	movs	r2, #2
 80035d4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80035d8:	e003      	b.n	80035e2 <HAL_TIM_PWM_Start+0xaa>
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	2202      	movs	r2, #2
 80035de:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	681b      	ldr	r3, [r3, #0]
 80035e6:	2201      	movs	r2, #1
 80035e8:	6839      	ldr	r1, [r7, #0]
 80035ea:	4618      	mov	r0, r3
 80035ec:	f000 ff64 	bl	80044b8 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	681b      	ldr	r3, [r3, #0]
 80035f4:	4a2d      	ldr	r2, [pc, #180]	; (80036ac <HAL_TIM_PWM_Start+0x174>)
 80035f6:	4293      	cmp	r3, r2
 80035f8:	d004      	beq.n	8003604 <HAL_TIM_PWM_Start+0xcc>
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	681b      	ldr	r3, [r3, #0]
 80035fe:	4a2c      	ldr	r2, [pc, #176]	; (80036b0 <HAL_TIM_PWM_Start+0x178>)
 8003600:	4293      	cmp	r3, r2
 8003602:	d101      	bne.n	8003608 <HAL_TIM_PWM_Start+0xd0>
 8003604:	2301      	movs	r3, #1
 8003606:	e000      	b.n	800360a <HAL_TIM_PWM_Start+0xd2>
 8003608:	2300      	movs	r3, #0
 800360a:	2b00      	cmp	r3, #0
 800360c:	d007      	beq.n	800361e <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	681b      	ldr	r3, [r3, #0]
 8003612:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	681b      	ldr	r3, [r3, #0]
 8003618:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800361c:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	681b      	ldr	r3, [r3, #0]
 8003622:	4a22      	ldr	r2, [pc, #136]	; (80036ac <HAL_TIM_PWM_Start+0x174>)
 8003624:	4293      	cmp	r3, r2
 8003626:	d022      	beq.n	800366e <HAL_TIM_PWM_Start+0x136>
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	681b      	ldr	r3, [r3, #0]
 800362c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003630:	d01d      	beq.n	800366e <HAL_TIM_PWM_Start+0x136>
 8003632:	687b      	ldr	r3, [r7, #4]
 8003634:	681b      	ldr	r3, [r3, #0]
 8003636:	4a1f      	ldr	r2, [pc, #124]	; (80036b4 <HAL_TIM_PWM_Start+0x17c>)
 8003638:	4293      	cmp	r3, r2
 800363a:	d018      	beq.n	800366e <HAL_TIM_PWM_Start+0x136>
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	681b      	ldr	r3, [r3, #0]
 8003640:	4a1d      	ldr	r2, [pc, #116]	; (80036b8 <HAL_TIM_PWM_Start+0x180>)
 8003642:	4293      	cmp	r3, r2
 8003644:	d013      	beq.n	800366e <HAL_TIM_PWM_Start+0x136>
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	681b      	ldr	r3, [r3, #0]
 800364a:	4a1c      	ldr	r2, [pc, #112]	; (80036bc <HAL_TIM_PWM_Start+0x184>)
 800364c:	4293      	cmp	r3, r2
 800364e:	d00e      	beq.n	800366e <HAL_TIM_PWM_Start+0x136>
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	681b      	ldr	r3, [r3, #0]
 8003654:	4a16      	ldr	r2, [pc, #88]	; (80036b0 <HAL_TIM_PWM_Start+0x178>)
 8003656:	4293      	cmp	r3, r2
 8003658:	d009      	beq.n	800366e <HAL_TIM_PWM_Start+0x136>
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	681b      	ldr	r3, [r3, #0]
 800365e:	4a18      	ldr	r2, [pc, #96]	; (80036c0 <HAL_TIM_PWM_Start+0x188>)
 8003660:	4293      	cmp	r3, r2
 8003662:	d004      	beq.n	800366e <HAL_TIM_PWM_Start+0x136>
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	681b      	ldr	r3, [r3, #0]
 8003668:	4a16      	ldr	r2, [pc, #88]	; (80036c4 <HAL_TIM_PWM_Start+0x18c>)
 800366a:	4293      	cmp	r3, r2
 800366c:	d111      	bne.n	8003692 <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	681b      	ldr	r3, [r3, #0]
 8003672:	689b      	ldr	r3, [r3, #8]
 8003674:	f003 0307 	and.w	r3, r3, #7
 8003678:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800367a:	68fb      	ldr	r3, [r7, #12]
 800367c:	2b06      	cmp	r3, #6
 800367e:	d010      	beq.n	80036a2 <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	681b      	ldr	r3, [r3, #0]
 8003684:	681a      	ldr	r2, [r3, #0]
 8003686:	687b      	ldr	r3, [r7, #4]
 8003688:	681b      	ldr	r3, [r3, #0]
 800368a:	f042 0201 	orr.w	r2, r2, #1
 800368e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003690:	e007      	b.n	80036a2 <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	681b      	ldr	r3, [r3, #0]
 8003696:	681a      	ldr	r2, [r3, #0]
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	681b      	ldr	r3, [r3, #0]
 800369c:	f042 0201 	orr.w	r2, r2, #1
 80036a0:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80036a2:	2300      	movs	r3, #0
}
 80036a4:	4618      	mov	r0, r3
 80036a6:	3710      	adds	r7, #16
 80036a8:	46bd      	mov	sp, r7
 80036aa:	bd80      	pop	{r7, pc}
 80036ac:	40010000 	.word	0x40010000
 80036b0:	40010400 	.word	0x40010400
 80036b4:	40000400 	.word	0x40000400
 80036b8:	40000800 	.word	0x40000800
 80036bc:	40000c00 	.word	0x40000c00
 80036c0:	40014000 	.word	0x40014000
 80036c4:	40001800 	.word	0x40001800

080036c8 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef *sConfig)
{
 80036c8:	b580      	push	{r7, lr}
 80036ca:	b086      	sub	sp, #24
 80036cc:	af00      	add	r7, sp, #0
 80036ce:	6078      	str	r0, [r7, #4]
 80036d0:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	2b00      	cmp	r3, #0
 80036d6:	d101      	bne.n	80036dc <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 80036d8:	2301      	movs	r3, #1
 80036da:	e097      	b.n	800380c <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));

  if (htim->State == HAL_TIM_STATE_RESET)
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80036e2:	b2db      	uxtb	r3, r3
 80036e4:	2b00      	cmp	r3, #0
 80036e6:	d106      	bne.n	80036f6 <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	2200      	movs	r2, #0
 80036ec:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 80036f0:	6878      	ldr	r0, [r7, #4]
 80036f2:	f7fe fb1b 	bl	8001d2c <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	2202      	movs	r2, #2
 80036fa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	681b      	ldr	r3, [r3, #0]
 8003702:	689b      	ldr	r3, [r3, #8]
 8003704:	687a      	ldr	r2, [r7, #4]
 8003706:	6812      	ldr	r2, [r2, #0]
 8003708:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800370c:	f023 0307 	bic.w	r3, r3, #7
 8003710:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	681a      	ldr	r2, [r3, #0]
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	3304      	adds	r3, #4
 800371a:	4619      	mov	r1, r3
 800371c:	4610      	mov	r0, r2
 800371e:	f000 fbe1 	bl	8003ee4 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	681b      	ldr	r3, [r3, #0]
 8003726:	689b      	ldr	r3, [r3, #8]
 8003728:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	681b      	ldr	r3, [r3, #0]
 800372e:	699b      	ldr	r3, [r3, #24]
 8003730:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	681b      	ldr	r3, [r3, #0]
 8003736:	6a1b      	ldr	r3, [r3, #32]
 8003738:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 800373a:	683b      	ldr	r3, [r7, #0]
 800373c:	681b      	ldr	r3, [r3, #0]
 800373e:	697a      	ldr	r2, [r7, #20]
 8003740:	4313      	orrs	r3, r2
 8003742:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8003744:	693b      	ldr	r3, [r7, #16]
 8003746:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800374a:	f023 0303 	bic.w	r3, r3, #3
 800374e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8003750:	683b      	ldr	r3, [r7, #0]
 8003752:	689a      	ldr	r2, [r3, #8]
 8003754:	683b      	ldr	r3, [r7, #0]
 8003756:	699b      	ldr	r3, [r3, #24]
 8003758:	021b      	lsls	r3, r3, #8
 800375a:	4313      	orrs	r3, r2
 800375c:	693a      	ldr	r2, [r7, #16]
 800375e:	4313      	orrs	r3, r2
 8003760:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8003762:	693b      	ldr	r3, [r7, #16]
 8003764:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8003768:	f023 030c 	bic.w	r3, r3, #12
 800376c:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 800376e:	693b      	ldr	r3, [r7, #16]
 8003770:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8003774:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003778:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 800377a:	683b      	ldr	r3, [r7, #0]
 800377c:	68da      	ldr	r2, [r3, #12]
 800377e:	683b      	ldr	r3, [r7, #0]
 8003780:	69db      	ldr	r3, [r3, #28]
 8003782:	021b      	lsls	r3, r3, #8
 8003784:	4313      	orrs	r3, r2
 8003786:	693a      	ldr	r2, [r7, #16]
 8003788:	4313      	orrs	r3, r2
 800378a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 800378c:	683b      	ldr	r3, [r7, #0]
 800378e:	691b      	ldr	r3, [r3, #16]
 8003790:	011a      	lsls	r2, r3, #4
 8003792:	683b      	ldr	r3, [r7, #0]
 8003794:	6a1b      	ldr	r3, [r3, #32]
 8003796:	031b      	lsls	r3, r3, #12
 8003798:	4313      	orrs	r3, r2
 800379a:	693a      	ldr	r2, [r7, #16]
 800379c:	4313      	orrs	r3, r2
 800379e:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 80037a0:	68fb      	ldr	r3, [r7, #12]
 80037a2:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 80037a6:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 80037a8:	68fb      	ldr	r3, [r7, #12]
 80037aa:	f023 0388 	bic.w	r3, r3, #136	; 0x88
 80037ae:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 80037b0:	683b      	ldr	r3, [r7, #0]
 80037b2:	685a      	ldr	r2, [r3, #4]
 80037b4:	683b      	ldr	r3, [r7, #0]
 80037b6:	695b      	ldr	r3, [r3, #20]
 80037b8:	011b      	lsls	r3, r3, #4
 80037ba:	4313      	orrs	r3, r2
 80037bc:	68fa      	ldr	r2, [r7, #12]
 80037be:	4313      	orrs	r3, r2
 80037c0:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	681b      	ldr	r3, [r3, #0]
 80037c6:	697a      	ldr	r2, [r7, #20]
 80037c8:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 80037ca:	687b      	ldr	r3, [r7, #4]
 80037cc:	681b      	ldr	r3, [r3, #0]
 80037ce:	693a      	ldr	r2, [r7, #16]
 80037d0:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	681b      	ldr	r3, [r3, #0]
 80037d6:	68fa      	ldr	r2, [r7, #12]
 80037d8:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	2201      	movs	r2, #1
 80037de:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	2201      	movs	r2, #1
 80037e6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	2201      	movs	r2, #1
 80037ee:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	2201      	movs	r2, #1
 80037f6:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	2201      	movs	r2, #1
 80037fe:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	2201      	movs	r2, #1
 8003806:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800380a:	2300      	movs	r3, #0
}
 800380c:	4618      	mov	r0, r3
 800380e:	3718      	adds	r7, #24
 8003810:	46bd      	mov	sp, r7
 8003812:	bd80      	pop	{r7, pc}

08003814 <HAL_TIM_Encoder_Start_IT>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003814:	b580      	push	{r7, lr}
 8003816:	b084      	sub	sp, #16
 8003818:	af00      	add	r7, sp, #0
 800381a:	6078      	str	r0, [r7, #4]
 800381c:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003824:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 800382c:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 800382e:	687b      	ldr	r3, [r7, #4]
 8003830:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8003834:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 800383c:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 800383e:	683b      	ldr	r3, [r7, #0]
 8003840:	2b00      	cmp	r3, #0
 8003842:	d110      	bne.n	8003866 <HAL_TIM_Encoder_Start_IT+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8003844:	7bfb      	ldrb	r3, [r7, #15]
 8003846:	2b01      	cmp	r3, #1
 8003848:	d102      	bne.n	8003850 <HAL_TIM_Encoder_Start_IT+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 800384a:	7b7b      	ldrb	r3, [r7, #13]
 800384c:	2b01      	cmp	r3, #1
 800384e:	d001      	beq.n	8003854 <HAL_TIM_Encoder_Start_IT+0x40>
    {
      return HAL_ERROR;
 8003850:	2301      	movs	r3, #1
 8003852:	e089      	b.n	8003968 <HAL_TIM_Encoder_Start_IT+0x154>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	2202      	movs	r2, #2
 8003858:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	2202      	movs	r2, #2
 8003860:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003864:	e031      	b.n	80038ca <HAL_TIM_Encoder_Start_IT+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 8003866:	683b      	ldr	r3, [r7, #0]
 8003868:	2b04      	cmp	r3, #4
 800386a:	d110      	bne.n	800388e <HAL_TIM_Encoder_Start_IT+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 800386c:	7bbb      	ldrb	r3, [r7, #14]
 800386e:	2b01      	cmp	r3, #1
 8003870:	d102      	bne.n	8003878 <HAL_TIM_Encoder_Start_IT+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8003872:	7b3b      	ldrb	r3, [r7, #12]
 8003874:	2b01      	cmp	r3, #1
 8003876:	d001      	beq.n	800387c <HAL_TIM_Encoder_Start_IT+0x68>
    {
      return HAL_ERROR;
 8003878:	2301      	movs	r3, #1
 800387a:	e075      	b.n	8003968 <HAL_TIM_Encoder_Start_IT+0x154>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	2202      	movs	r2, #2
 8003880:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	2202      	movs	r2, #2
 8003888:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800388c:	e01d      	b.n	80038ca <HAL_TIM_Encoder_Start_IT+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800388e:	7bfb      	ldrb	r3, [r7, #15]
 8003890:	2b01      	cmp	r3, #1
 8003892:	d108      	bne.n	80038a6 <HAL_TIM_Encoder_Start_IT+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8003894:	7bbb      	ldrb	r3, [r7, #14]
 8003896:	2b01      	cmp	r3, #1
 8003898:	d105      	bne.n	80038a6 <HAL_TIM_Encoder_Start_IT+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800389a:	7b7b      	ldrb	r3, [r7, #13]
 800389c:	2b01      	cmp	r3, #1
 800389e:	d102      	bne.n	80038a6 <HAL_TIM_Encoder_Start_IT+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 80038a0:	7b3b      	ldrb	r3, [r7, #12]
 80038a2:	2b01      	cmp	r3, #1
 80038a4:	d001      	beq.n	80038aa <HAL_TIM_Encoder_Start_IT+0x96>
    {
      return HAL_ERROR;
 80038a6:	2301      	movs	r3, #1
 80038a8:	e05e      	b.n	8003968 <HAL_TIM_Encoder_Start_IT+0x154>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	2202      	movs	r2, #2
 80038ae:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80038b2:	687b      	ldr	r3, [r7, #4]
 80038b4:	2202      	movs	r2, #2
 80038b6:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	2202      	movs	r2, #2
 80038be:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	2202      	movs	r2, #2
 80038c6:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
    }
  }

  /* Enable the encoder interface channels */
  /* Enable the capture compare Interrupts 1 and/or 2 */
  switch (Channel)
 80038ca:	683b      	ldr	r3, [r7, #0]
 80038cc:	2b00      	cmp	r3, #0
 80038ce:	d003      	beq.n	80038d8 <HAL_TIM_Encoder_Start_IT+0xc4>
 80038d0:	683b      	ldr	r3, [r7, #0]
 80038d2:	2b04      	cmp	r3, #4
 80038d4:	d010      	beq.n	80038f8 <HAL_TIM_Encoder_Start_IT+0xe4>
 80038d6:	e01f      	b.n	8003918 <HAL_TIM_Encoder_Start_IT+0x104>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	681b      	ldr	r3, [r3, #0]
 80038dc:	2201      	movs	r2, #1
 80038de:	2100      	movs	r1, #0
 80038e0:	4618      	mov	r0, r3
 80038e2:	f000 fde9 	bl	80044b8 <TIM_CCxChannelCmd>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 80038e6:	687b      	ldr	r3, [r7, #4]
 80038e8:	681b      	ldr	r3, [r3, #0]
 80038ea:	68da      	ldr	r2, [r3, #12]
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	681b      	ldr	r3, [r3, #0]
 80038f0:	f042 0202 	orr.w	r2, r2, #2
 80038f4:	60da      	str	r2, [r3, #12]
      break;
 80038f6:	e02e      	b.n	8003956 <HAL_TIM_Encoder_Start_IT+0x142>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	681b      	ldr	r3, [r3, #0]
 80038fc:	2201      	movs	r2, #1
 80038fe:	2104      	movs	r1, #4
 8003900:	4618      	mov	r0, r3
 8003902:	f000 fdd9 	bl	80044b8 <TIM_CCxChannelCmd>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8003906:	687b      	ldr	r3, [r7, #4]
 8003908:	681b      	ldr	r3, [r3, #0]
 800390a:	68da      	ldr	r2, [r3, #12]
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	681b      	ldr	r3, [r3, #0]
 8003910:	f042 0204 	orr.w	r2, r2, #4
 8003914:	60da      	str	r2, [r3, #12]
      break;
 8003916:	e01e      	b.n	8003956 <HAL_TIM_Encoder_Start_IT+0x142>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	681b      	ldr	r3, [r3, #0]
 800391c:	2201      	movs	r2, #1
 800391e:	2100      	movs	r1, #0
 8003920:	4618      	mov	r0, r3
 8003922:	f000 fdc9 	bl	80044b8 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	681b      	ldr	r3, [r3, #0]
 800392a:	2201      	movs	r2, #1
 800392c:	2104      	movs	r1, #4
 800392e:	4618      	mov	r0, r3
 8003930:	f000 fdc2 	bl	80044b8 <TIM_CCxChannelCmd>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	681b      	ldr	r3, [r3, #0]
 8003938:	68da      	ldr	r2, [r3, #12]
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	681b      	ldr	r3, [r3, #0]
 800393e:	f042 0202 	orr.w	r2, r2, #2
 8003942:	60da      	str	r2, [r3, #12]
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	681b      	ldr	r3, [r3, #0]
 8003948:	68da      	ldr	r2, [r3, #12]
 800394a:	687b      	ldr	r3, [r7, #4]
 800394c:	681b      	ldr	r3, [r3, #0]
 800394e:	f042 0204 	orr.w	r2, r2, #4
 8003952:	60da      	str	r2, [r3, #12]
      break;
 8003954:	bf00      	nop
    }
  }

  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	681b      	ldr	r3, [r3, #0]
 800395a:	681a      	ldr	r2, [r3, #0]
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	681b      	ldr	r3, [r3, #0]
 8003960:	f042 0201 	orr.w	r2, r2, #1
 8003964:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8003966:	2300      	movs	r3, #0
}
 8003968:	4618      	mov	r0, r3
 800396a:	3710      	adds	r7, #16
 800396c:	46bd      	mov	sp, r7
 800396e:	bd80      	pop	{r7, pc}

08003970 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8003970:	b580      	push	{r7, lr}
 8003972:	b082      	sub	sp, #8
 8003974:	af00      	add	r7, sp, #0
 8003976:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8003978:	687b      	ldr	r3, [r7, #4]
 800397a:	681b      	ldr	r3, [r3, #0]
 800397c:	691b      	ldr	r3, [r3, #16]
 800397e:	f003 0302 	and.w	r3, r3, #2
 8003982:	2b02      	cmp	r3, #2
 8003984:	d122      	bne.n	80039cc <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	681b      	ldr	r3, [r3, #0]
 800398a:	68db      	ldr	r3, [r3, #12]
 800398c:	f003 0302 	and.w	r3, r3, #2
 8003990:	2b02      	cmp	r3, #2
 8003992:	d11b      	bne.n	80039cc <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	681b      	ldr	r3, [r3, #0]
 8003998:	f06f 0202 	mvn.w	r2, #2
 800399c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	2201      	movs	r2, #1
 80039a2:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	681b      	ldr	r3, [r3, #0]
 80039a8:	699b      	ldr	r3, [r3, #24]
 80039aa:	f003 0303 	and.w	r3, r3, #3
 80039ae:	2b00      	cmp	r3, #0
 80039b0:	d003      	beq.n	80039ba <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80039b2:	6878      	ldr	r0, [r7, #4]
 80039b4:	f000 fa77 	bl	8003ea6 <HAL_TIM_IC_CaptureCallback>
 80039b8:	e005      	b.n	80039c6 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80039ba:	6878      	ldr	r0, [r7, #4]
 80039bc:	f000 fa69 	bl	8003e92 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80039c0:	6878      	ldr	r0, [r7, #4]
 80039c2:	f000 fa7a 	bl	8003eba <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	2200      	movs	r2, #0
 80039ca:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	681b      	ldr	r3, [r3, #0]
 80039d0:	691b      	ldr	r3, [r3, #16]
 80039d2:	f003 0304 	and.w	r3, r3, #4
 80039d6:	2b04      	cmp	r3, #4
 80039d8:	d122      	bne.n	8003a20 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	681b      	ldr	r3, [r3, #0]
 80039de:	68db      	ldr	r3, [r3, #12]
 80039e0:	f003 0304 	and.w	r3, r3, #4
 80039e4:	2b04      	cmp	r3, #4
 80039e6:	d11b      	bne.n	8003a20 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	681b      	ldr	r3, [r3, #0]
 80039ec:	f06f 0204 	mvn.w	r2, #4
 80039f0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	2202      	movs	r2, #2
 80039f6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	681b      	ldr	r3, [r3, #0]
 80039fc:	699b      	ldr	r3, [r3, #24]
 80039fe:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003a02:	2b00      	cmp	r3, #0
 8003a04:	d003      	beq.n	8003a0e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003a06:	6878      	ldr	r0, [r7, #4]
 8003a08:	f000 fa4d 	bl	8003ea6 <HAL_TIM_IC_CaptureCallback>
 8003a0c:	e005      	b.n	8003a1a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003a0e:	6878      	ldr	r0, [r7, #4]
 8003a10:	f000 fa3f 	bl	8003e92 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003a14:	6878      	ldr	r0, [r7, #4]
 8003a16:	f000 fa50 	bl	8003eba <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	2200      	movs	r2, #0
 8003a1e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	681b      	ldr	r3, [r3, #0]
 8003a24:	691b      	ldr	r3, [r3, #16]
 8003a26:	f003 0308 	and.w	r3, r3, #8
 8003a2a:	2b08      	cmp	r3, #8
 8003a2c:	d122      	bne.n	8003a74 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8003a2e:	687b      	ldr	r3, [r7, #4]
 8003a30:	681b      	ldr	r3, [r3, #0]
 8003a32:	68db      	ldr	r3, [r3, #12]
 8003a34:	f003 0308 	and.w	r3, r3, #8
 8003a38:	2b08      	cmp	r3, #8
 8003a3a:	d11b      	bne.n	8003a74 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	681b      	ldr	r3, [r3, #0]
 8003a40:	f06f 0208 	mvn.w	r2, #8
 8003a44:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	2204      	movs	r2, #4
 8003a4a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003a4c:	687b      	ldr	r3, [r7, #4]
 8003a4e:	681b      	ldr	r3, [r3, #0]
 8003a50:	69db      	ldr	r3, [r3, #28]
 8003a52:	f003 0303 	and.w	r3, r3, #3
 8003a56:	2b00      	cmp	r3, #0
 8003a58:	d003      	beq.n	8003a62 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003a5a:	6878      	ldr	r0, [r7, #4]
 8003a5c:	f000 fa23 	bl	8003ea6 <HAL_TIM_IC_CaptureCallback>
 8003a60:	e005      	b.n	8003a6e <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003a62:	6878      	ldr	r0, [r7, #4]
 8003a64:	f000 fa15 	bl	8003e92 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003a68:	6878      	ldr	r0, [r7, #4]
 8003a6a:	f000 fa26 	bl	8003eba <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003a6e:	687b      	ldr	r3, [r7, #4]
 8003a70:	2200      	movs	r2, #0
 8003a72:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	681b      	ldr	r3, [r3, #0]
 8003a78:	691b      	ldr	r3, [r3, #16]
 8003a7a:	f003 0310 	and.w	r3, r3, #16
 8003a7e:	2b10      	cmp	r3, #16
 8003a80:	d122      	bne.n	8003ac8 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8003a82:	687b      	ldr	r3, [r7, #4]
 8003a84:	681b      	ldr	r3, [r3, #0]
 8003a86:	68db      	ldr	r3, [r3, #12]
 8003a88:	f003 0310 	and.w	r3, r3, #16
 8003a8c:	2b10      	cmp	r3, #16
 8003a8e:	d11b      	bne.n	8003ac8 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	681b      	ldr	r3, [r3, #0]
 8003a94:	f06f 0210 	mvn.w	r2, #16
 8003a98:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	2208      	movs	r2, #8
 8003a9e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	681b      	ldr	r3, [r3, #0]
 8003aa4:	69db      	ldr	r3, [r3, #28]
 8003aa6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003aaa:	2b00      	cmp	r3, #0
 8003aac:	d003      	beq.n	8003ab6 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003aae:	6878      	ldr	r0, [r7, #4]
 8003ab0:	f000 f9f9 	bl	8003ea6 <HAL_TIM_IC_CaptureCallback>
 8003ab4:	e005      	b.n	8003ac2 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003ab6:	6878      	ldr	r0, [r7, #4]
 8003ab8:	f000 f9eb 	bl	8003e92 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003abc:	6878      	ldr	r0, [r7, #4]
 8003abe:	f000 f9fc 	bl	8003eba <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003ac2:	687b      	ldr	r3, [r7, #4]
 8003ac4:	2200      	movs	r2, #0
 8003ac6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	681b      	ldr	r3, [r3, #0]
 8003acc:	691b      	ldr	r3, [r3, #16]
 8003ace:	f003 0301 	and.w	r3, r3, #1
 8003ad2:	2b01      	cmp	r3, #1
 8003ad4:	d10e      	bne.n	8003af4 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	681b      	ldr	r3, [r3, #0]
 8003ada:	68db      	ldr	r3, [r3, #12]
 8003adc:	f003 0301 	and.w	r3, r3, #1
 8003ae0:	2b01      	cmp	r3, #1
 8003ae2:	d107      	bne.n	8003af4 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	681b      	ldr	r3, [r3, #0]
 8003ae8:	f06f 0201 	mvn.w	r2, #1
 8003aec:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8003aee:	6878      	ldr	r0, [r7, #4]
 8003af0:	f7fd faca 	bl	8001088 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	681b      	ldr	r3, [r3, #0]
 8003af8:	691b      	ldr	r3, [r3, #16]
 8003afa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003afe:	2b80      	cmp	r3, #128	; 0x80
 8003b00:	d10e      	bne.n	8003b20 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8003b02:	687b      	ldr	r3, [r7, #4]
 8003b04:	681b      	ldr	r3, [r3, #0]
 8003b06:	68db      	ldr	r3, [r3, #12]
 8003b08:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003b0c:	2b80      	cmp	r3, #128	; 0x80
 8003b0e:	d107      	bne.n	8003b20 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	681b      	ldr	r3, [r3, #0]
 8003b14:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8003b18:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8003b1a:	6878      	ldr	r0, [r7, #4]
 8003b1c:	f000 fdca 	bl	80046b4 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	681b      	ldr	r3, [r3, #0]
 8003b24:	691b      	ldr	r3, [r3, #16]
 8003b26:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003b2a:	2b40      	cmp	r3, #64	; 0x40
 8003b2c:	d10e      	bne.n	8003b4c <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8003b2e:	687b      	ldr	r3, [r7, #4]
 8003b30:	681b      	ldr	r3, [r3, #0]
 8003b32:	68db      	ldr	r3, [r3, #12]
 8003b34:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003b38:	2b40      	cmp	r3, #64	; 0x40
 8003b3a:	d107      	bne.n	8003b4c <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	681b      	ldr	r3, [r3, #0]
 8003b40:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8003b44:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8003b46:	6878      	ldr	r0, [r7, #4]
 8003b48:	f000 f9c1 	bl	8003ece <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	681b      	ldr	r3, [r3, #0]
 8003b50:	691b      	ldr	r3, [r3, #16]
 8003b52:	f003 0320 	and.w	r3, r3, #32
 8003b56:	2b20      	cmp	r3, #32
 8003b58:	d10e      	bne.n	8003b78 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8003b5a:	687b      	ldr	r3, [r7, #4]
 8003b5c:	681b      	ldr	r3, [r3, #0]
 8003b5e:	68db      	ldr	r3, [r3, #12]
 8003b60:	f003 0320 	and.w	r3, r3, #32
 8003b64:	2b20      	cmp	r3, #32
 8003b66:	d107      	bne.n	8003b78 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8003b68:	687b      	ldr	r3, [r7, #4]
 8003b6a:	681b      	ldr	r3, [r3, #0]
 8003b6c:	f06f 0220 	mvn.w	r2, #32
 8003b70:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8003b72:	6878      	ldr	r0, [r7, #4]
 8003b74:	f000 fd94 	bl	80046a0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8003b78:	bf00      	nop
 8003b7a:	3708      	adds	r7, #8
 8003b7c:	46bd      	mov	sp, r7
 8003b7e:	bd80      	pop	{r7, pc}

08003b80 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8003b80:	b580      	push	{r7, lr}
 8003b82:	b086      	sub	sp, #24
 8003b84:	af00      	add	r7, sp, #0
 8003b86:	60f8      	str	r0, [r7, #12]
 8003b88:	60b9      	str	r1, [r7, #8]
 8003b8a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003b8c:	2300      	movs	r3, #0
 8003b8e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8003b90:	68fb      	ldr	r3, [r7, #12]
 8003b92:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003b96:	2b01      	cmp	r3, #1
 8003b98:	d101      	bne.n	8003b9e <HAL_TIM_PWM_ConfigChannel+0x1e>
 8003b9a:	2302      	movs	r3, #2
 8003b9c:	e0ae      	b.n	8003cfc <HAL_TIM_PWM_ConfigChannel+0x17c>
 8003b9e:	68fb      	ldr	r3, [r7, #12]
 8003ba0:	2201      	movs	r2, #1
 8003ba2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	2b0c      	cmp	r3, #12
 8003baa:	f200 809f 	bhi.w	8003cec <HAL_TIM_PWM_ConfigChannel+0x16c>
 8003bae:	a201      	add	r2, pc, #4	; (adr r2, 8003bb4 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8003bb0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003bb4:	08003be9 	.word	0x08003be9
 8003bb8:	08003ced 	.word	0x08003ced
 8003bbc:	08003ced 	.word	0x08003ced
 8003bc0:	08003ced 	.word	0x08003ced
 8003bc4:	08003c29 	.word	0x08003c29
 8003bc8:	08003ced 	.word	0x08003ced
 8003bcc:	08003ced 	.word	0x08003ced
 8003bd0:	08003ced 	.word	0x08003ced
 8003bd4:	08003c6b 	.word	0x08003c6b
 8003bd8:	08003ced 	.word	0x08003ced
 8003bdc:	08003ced 	.word	0x08003ced
 8003be0:	08003ced 	.word	0x08003ced
 8003be4:	08003cab 	.word	0x08003cab
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8003be8:	68fb      	ldr	r3, [r7, #12]
 8003bea:	681b      	ldr	r3, [r3, #0]
 8003bec:	68b9      	ldr	r1, [r7, #8]
 8003bee:	4618      	mov	r0, r3
 8003bf0:	f000 fa18 	bl	8004024 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8003bf4:	68fb      	ldr	r3, [r7, #12]
 8003bf6:	681b      	ldr	r3, [r3, #0]
 8003bf8:	699a      	ldr	r2, [r3, #24]
 8003bfa:	68fb      	ldr	r3, [r7, #12]
 8003bfc:	681b      	ldr	r3, [r3, #0]
 8003bfe:	f042 0208 	orr.w	r2, r2, #8
 8003c02:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8003c04:	68fb      	ldr	r3, [r7, #12]
 8003c06:	681b      	ldr	r3, [r3, #0]
 8003c08:	699a      	ldr	r2, [r3, #24]
 8003c0a:	68fb      	ldr	r3, [r7, #12]
 8003c0c:	681b      	ldr	r3, [r3, #0]
 8003c0e:	f022 0204 	bic.w	r2, r2, #4
 8003c12:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8003c14:	68fb      	ldr	r3, [r7, #12]
 8003c16:	681b      	ldr	r3, [r3, #0]
 8003c18:	6999      	ldr	r1, [r3, #24]
 8003c1a:	68bb      	ldr	r3, [r7, #8]
 8003c1c:	691a      	ldr	r2, [r3, #16]
 8003c1e:	68fb      	ldr	r3, [r7, #12]
 8003c20:	681b      	ldr	r3, [r3, #0]
 8003c22:	430a      	orrs	r2, r1
 8003c24:	619a      	str	r2, [r3, #24]
      break;
 8003c26:	e064      	b.n	8003cf2 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8003c28:	68fb      	ldr	r3, [r7, #12]
 8003c2a:	681b      	ldr	r3, [r3, #0]
 8003c2c:	68b9      	ldr	r1, [r7, #8]
 8003c2e:	4618      	mov	r0, r3
 8003c30:	f000 fa68 	bl	8004104 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8003c34:	68fb      	ldr	r3, [r7, #12]
 8003c36:	681b      	ldr	r3, [r3, #0]
 8003c38:	699a      	ldr	r2, [r3, #24]
 8003c3a:	68fb      	ldr	r3, [r7, #12]
 8003c3c:	681b      	ldr	r3, [r3, #0]
 8003c3e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003c42:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8003c44:	68fb      	ldr	r3, [r7, #12]
 8003c46:	681b      	ldr	r3, [r3, #0]
 8003c48:	699a      	ldr	r2, [r3, #24]
 8003c4a:	68fb      	ldr	r3, [r7, #12]
 8003c4c:	681b      	ldr	r3, [r3, #0]
 8003c4e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003c52:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8003c54:	68fb      	ldr	r3, [r7, #12]
 8003c56:	681b      	ldr	r3, [r3, #0]
 8003c58:	6999      	ldr	r1, [r3, #24]
 8003c5a:	68bb      	ldr	r3, [r7, #8]
 8003c5c:	691b      	ldr	r3, [r3, #16]
 8003c5e:	021a      	lsls	r2, r3, #8
 8003c60:	68fb      	ldr	r3, [r7, #12]
 8003c62:	681b      	ldr	r3, [r3, #0]
 8003c64:	430a      	orrs	r2, r1
 8003c66:	619a      	str	r2, [r3, #24]
      break;
 8003c68:	e043      	b.n	8003cf2 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8003c6a:	68fb      	ldr	r3, [r7, #12]
 8003c6c:	681b      	ldr	r3, [r3, #0]
 8003c6e:	68b9      	ldr	r1, [r7, #8]
 8003c70:	4618      	mov	r0, r3
 8003c72:	f000 fabd 	bl	80041f0 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8003c76:	68fb      	ldr	r3, [r7, #12]
 8003c78:	681b      	ldr	r3, [r3, #0]
 8003c7a:	69da      	ldr	r2, [r3, #28]
 8003c7c:	68fb      	ldr	r3, [r7, #12]
 8003c7e:	681b      	ldr	r3, [r3, #0]
 8003c80:	f042 0208 	orr.w	r2, r2, #8
 8003c84:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8003c86:	68fb      	ldr	r3, [r7, #12]
 8003c88:	681b      	ldr	r3, [r3, #0]
 8003c8a:	69da      	ldr	r2, [r3, #28]
 8003c8c:	68fb      	ldr	r3, [r7, #12]
 8003c8e:	681b      	ldr	r3, [r3, #0]
 8003c90:	f022 0204 	bic.w	r2, r2, #4
 8003c94:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8003c96:	68fb      	ldr	r3, [r7, #12]
 8003c98:	681b      	ldr	r3, [r3, #0]
 8003c9a:	69d9      	ldr	r1, [r3, #28]
 8003c9c:	68bb      	ldr	r3, [r7, #8]
 8003c9e:	691a      	ldr	r2, [r3, #16]
 8003ca0:	68fb      	ldr	r3, [r7, #12]
 8003ca2:	681b      	ldr	r3, [r3, #0]
 8003ca4:	430a      	orrs	r2, r1
 8003ca6:	61da      	str	r2, [r3, #28]
      break;
 8003ca8:	e023      	b.n	8003cf2 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8003caa:	68fb      	ldr	r3, [r7, #12]
 8003cac:	681b      	ldr	r3, [r3, #0]
 8003cae:	68b9      	ldr	r1, [r7, #8]
 8003cb0:	4618      	mov	r0, r3
 8003cb2:	f000 fb11 	bl	80042d8 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8003cb6:	68fb      	ldr	r3, [r7, #12]
 8003cb8:	681b      	ldr	r3, [r3, #0]
 8003cba:	69da      	ldr	r2, [r3, #28]
 8003cbc:	68fb      	ldr	r3, [r7, #12]
 8003cbe:	681b      	ldr	r3, [r3, #0]
 8003cc0:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003cc4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8003cc6:	68fb      	ldr	r3, [r7, #12]
 8003cc8:	681b      	ldr	r3, [r3, #0]
 8003cca:	69da      	ldr	r2, [r3, #28]
 8003ccc:	68fb      	ldr	r3, [r7, #12]
 8003cce:	681b      	ldr	r3, [r3, #0]
 8003cd0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003cd4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8003cd6:	68fb      	ldr	r3, [r7, #12]
 8003cd8:	681b      	ldr	r3, [r3, #0]
 8003cda:	69d9      	ldr	r1, [r3, #28]
 8003cdc:	68bb      	ldr	r3, [r7, #8]
 8003cde:	691b      	ldr	r3, [r3, #16]
 8003ce0:	021a      	lsls	r2, r3, #8
 8003ce2:	68fb      	ldr	r3, [r7, #12]
 8003ce4:	681b      	ldr	r3, [r3, #0]
 8003ce6:	430a      	orrs	r2, r1
 8003ce8:	61da      	str	r2, [r3, #28]
      break;
 8003cea:	e002      	b.n	8003cf2 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8003cec:	2301      	movs	r3, #1
 8003cee:	75fb      	strb	r3, [r7, #23]
      break;
 8003cf0:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8003cf2:	68fb      	ldr	r3, [r7, #12]
 8003cf4:	2200      	movs	r2, #0
 8003cf6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8003cfa:	7dfb      	ldrb	r3, [r7, #23]
}
 8003cfc:	4618      	mov	r0, r3
 8003cfe:	3718      	adds	r7, #24
 8003d00:	46bd      	mov	sp, r7
 8003d02:	bd80      	pop	{r7, pc}

08003d04 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8003d04:	b580      	push	{r7, lr}
 8003d06:	b084      	sub	sp, #16
 8003d08:	af00      	add	r7, sp, #0
 8003d0a:	6078      	str	r0, [r7, #4]
 8003d0c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003d0e:	2300      	movs	r3, #0
 8003d10:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003d18:	2b01      	cmp	r3, #1
 8003d1a:	d101      	bne.n	8003d20 <HAL_TIM_ConfigClockSource+0x1c>
 8003d1c:	2302      	movs	r3, #2
 8003d1e:	e0b4      	b.n	8003e8a <HAL_TIM_ConfigClockSource+0x186>
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	2201      	movs	r2, #1
 8003d24:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	2202      	movs	r2, #2
 8003d2c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	681b      	ldr	r3, [r3, #0]
 8003d34:	689b      	ldr	r3, [r3, #8]
 8003d36:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8003d38:	68bb      	ldr	r3, [r7, #8]
 8003d3a:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8003d3e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003d40:	68bb      	ldr	r3, [r7, #8]
 8003d42:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8003d46:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	681b      	ldr	r3, [r3, #0]
 8003d4c:	68ba      	ldr	r2, [r7, #8]
 8003d4e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8003d50:	683b      	ldr	r3, [r7, #0]
 8003d52:	681b      	ldr	r3, [r3, #0]
 8003d54:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003d58:	d03e      	beq.n	8003dd8 <HAL_TIM_ConfigClockSource+0xd4>
 8003d5a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003d5e:	f200 8087 	bhi.w	8003e70 <HAL_TIM_ConfigClockSource+0x16c>
 8003d62:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003d66:	f000 8086 	beq.w	8003e76 <HAL_TIM_ConfigClockSource+0x172>
 8003d6a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003d6e:	d87f      	bhi.n	8003e70 <HAL_TIM_ConfigClockSource+0x16c>
 8003d70:	2b70      	cmp	r3, #112	; 0x70
 8003d72:	d01a      	beq.n	8003daa <HAL_TIM_ConfigClockSource+0xa6>
 8003d74:	2b70      	cmp	r3, #112	; 0x70
 8003d76:	d87b      	bhi.n	8003e70 <HAL_TIM_ConfigClockSource+0x16c>
 8003d78:	2b60      	cmp	r3, #96	; 0x60
 8003d7a:	d050      	beq.n	8003e1e <HAL_TIM_ConfigClockSource+0x11a>
 8003d7c:	2b60      	cmp	r3, #96	; 0x60
 8003d7e:	d877      	bhi.n	8003e70 <HAL_TIM_ConfigClockSource+0x16c>
 8003d80:	2b50      	cmp	r3, #80	; 0x50
 8003d82:	d03c      	beq.n	8003dfe <HAL_TIM_ConfigClockSource+0xfa>
 8003d84:	2b50      	cmp	r3, #80	; 0x50
 8003d86:	d873      	bhi.n	8003e70 <HAL_TIM_ConfigClockSource+0x16c>
 8003d88:	2b40      	cmp	r3, #64	; 0x40
 8003d8a:	d058      	beq.n	8003e3e <HAL_TIM_ConfigClockSource+0x13a>
 8003d8c:	2b40      	cmp	r3, #64	; 0x40
 8003d8e:	d86f      	bhi.n	8003e70 <HAL_TIM_ConfigClockSource+0x16c>
 8003d90:	2b30      	cmp	r3, #48	; 0x30
 8003d92:	d064      	beq.n	8003e5e <HAL_TIM_ConfigClockSource+0x15a>
 8003d94:	2b30      	cmp	r3, #48	; 0x30
 8003d96:	d86b      	bhi.n	8003e70 <HAL_TIM_ConfigClockSource+0x16c>
 8003d98:	2b20      	cmp	r3, #32
 8003d9a:	d060      	beq.n	8003e5e <HAL_TIM_ConfigClockSource+0x15a>
 8003d9c:	2b20      	cmp	r3, #32
 8003d9e:	d867      	bhi.n	8003e70 <HAL_TIM_ConfigClockSource+0x16c>
 8003da0:	2b00      	cmp	r3, #0
 8003da2:	d05c      	beq.n	8003e5e <HAL_TIM_ConfigClockSource+0x15a>
 8003da4:	2b10      	cmp	r3, #16
 8003da6:	d05a      	beq.n	8003e5e <HAL_TIM_ConfigClockSource+0x15a>
 8003da8:	e062      	b.n	8003e70 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	6818      	ldr	r0, [r3, #0]
 8003dae:	683b      	ldr	r3, [r7, #0]
 8003db0:	6899      	ldr	r1, [r3, #8]
 8003db2:	683b      	ldr	r3, [r7, #0]
 8003db4:	685a      	ldr	r2, [r3, #4]
 8003db6:	683b      	ldr	r3, [r7, #0]
 8003db8:	68db      	ldr	r3, [r3, #12]
 8003dba:	f000 fb5d 	bl	8004478 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	681b      	ldr	r3, [r3, #0]
 8003dc2:	689b      	ldr	r3, [r3, #8]
 8003dc4:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8003dc6:	68bb      	ldr	r3, [r7, #8]
 8003dc8:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8003dcc:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	681b      	ldr	r3, [r3, #0]
 8003dd2:	68ba      	ldr	r2, [r7, #8]
 8003dd4:	609a      	str	r2, [r3, #8]
      break;
 8003dd6:	e04f      	b.n	8003e78 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	6818      	ldr	r0, [r3, #0]
 8003ddc:	683b      	ldr	r3, [r7, #0]
 8003dde:	6899      	ldr	r1, [r3, #8]
 8003de0:	683b      	ldr	r3, [r7, #0]
 8003de2:	685a      	ldr	r2, [r3, #4]
 8003de4:	683b      	ldr	r3, [r7, #0]
 8003de6:	68db      	ldr	r3, [r3, #12]
 8003de8:	f000 fb46 	bl	8004478 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	681b      	ldr	r3, [r3, #0]
 8003df0:	689a      	ldr	r2, [r3, #8]
 8003df2:	687b      	ldr	r3, [r7, #4]
 8003df4:	681b      	ldr	r3, [r3, #0]
 8003df6:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8003dfa:	609a      	str	r2, [r3, #8]
      break;
 8003dfc:	e03c      	b.n	8003e78 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003dfe:	687b      	ldr	r3, [r7, #4]
 8003e00:	6818      	ldr	r0, [r3, #0]
 8003e02:	683b      	ldr	r3, [r7, #0]
 8003e04:	6859      	ldr	r1, [r3, #4]
 8003e06:	683b      	ldr	r3, [r7, #0]
 8003e08:	68db      	ldr	r3, [r3, #12]
 8003e0a:	461a      	mov	r2, r3
 8003e0c:	f000 faba 	bl	8004384 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	681b      	ldr	r3, [r3, #0]
 8003e14:	2150      	movs	r1, #80	; 0x50
 8003e16:	4618      	mov	r0, r3
 8003e18:	f000 fb13 	bl	8004442 <TIM_ITRx_SetConfig>
      break;
 8003e1c:	e02c      	b.n	8003e78 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8003e1e:	687b      	ldr	r3, [r7, #4]
 8003e20:	6818      	ldr	r0, [r3, #0]
 8003e22:	683b      	ldr	r3, [r7, #0]
 8003e24:	6859      	ldr	r1, [r3, #4]
 8003e26:	683b      	ldr	r3, [r7, #0]
 8003e28:	68db      	ldr	r3, [r3, #12]
 8003e2a:	461a      	mov	r2, r3
 8003e2c:	f000 fad9 	bl	80043e2 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	681b      	ldr	r3, [r3, #0]
 8003e34:	2160      	movs	r1, #96	; 0x60
 8003e36:	4618      	mov	r0, r3
 8003e38:	f000 fb03 	bl	8004442 <TIM_ITRx_SetConfig>
      break;
 8003e3c:	e01c      	b.n	8003e78 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	6818      	ldr	r0, [r3, #0]
 8003e42:	683b      	ldr	r3, [r7, #0]
 8003e44:	6859      	ldr	r1, [r3, #4]
 8003e46:	683b      	ldr	r3, [r7, #0]
 8003e48:	68db      	ldr	r3, [r3, #12]
 8003e4a:	461a      	mov	r2, r3
 8003e4c:	f000 fa9a 	bl	8004384 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8003e50:	687b      	ldr	r3, [r7, #4]
 8003e52:	681b      	ldr	r3, [r3, #0]
 8003e54:	2140      	movs	r1, #64	; 0x40
 8003e56:	4618      	mov	r0, r3
 8003e58:	f000 faf3 	bl	8004442 <TIM_ITRx_SetConfig>
      break;
 8003e5c:	e00c      	b.n	8003e78 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8003e5e:	687b      	ldr	r3, [r7, #4]
 8003e60:	681a      	ldr	r2, [r3, #0]
 8003e62:	683b      	ldr	r3, [r7, #0]
 8003e64:	681b      	ldr	r3, [r3, #0]
 8003e66:	4619      	mov	r1, r3
 8003e68:	4610      	mov	r0, r2
 8003e6a:	f000 faea 	bl	8004442 <TIM_ITRx_SetConfig>
      break;
 8003e6e:	e003      	b.n	8003e78 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8003e70:	2301      	movs	r3, #1
 8003e72:	73fb      	strb	r3, [r7, #15]
      break;
 8003e74:	e000      	b.n	8003e78 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8003e76:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	2201      	movs	r2, #1
 8003e7c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8003e80:	687b      	ldr	r3, [r7, #4]
 8003e82:	2200      	movs	r2, #0
 8003e84:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8003e88:	7bfb      	ldrb	r3, [r7, #15]
}
 8003e8a:	4618      	mov	r0, r3
 8003e8c:	3710      	adds	r7, #16
 8003e8e:	46bd      	mov	sp, r7
 8003e90:	bd80      	pop	{r7, pc}

08003e92 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003e92:	b480      	push	{r7}
 8003e94:	b083      	sub	sp, #12
 8003e96:	af00      	add	r7, sp, #0
 8003e98:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8003e9a:	bf00      	nop
 8003e9c:	370c      	adds	r7, #12
 8003e9e:	46bd      	mov	sp, r7
 8003ea0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ea4:	4770      	bx	lr

08003ea6 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8003ea6:	b480      	push	{r7}
 8003ea8:	b083      	sub	sp, #12
 8003eaa:	af00      	add	r7, sp, #0
 8003eac:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8003eae:	bf00      	nop
 8003eb0:	370c      	adds	r7, #12
 8003eb2:	46bd      	mov	sp, r7
 8003eb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003eb8:	4770      	bx	lr

08003eba <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8003eba:	b480      	push	{r7}
 8003ebc:	b083      	sub	sp, #12
 8003ebe:	af00      	add	r7, sp, #0
 8003ec0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8003ec2:	bf00      	nop
 8003ec4:	370c      	adds	r7, #12
 8003ec6:	46bd      	mov	sp, r7
 8003ec8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ecc:	4770      	bx	lr

08003ece <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8003ece:	b480      	push	{r7}
 8003ed0:	b083      	sub	sp, #12
 8003ed2:	af00      	add	r7, sp, #0
 8003ed4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8003ed6:	bf00      	nop
 8003ed8:	370c      	adds	r7, #12
 8003eda:	46bd      	mov	sp, r7
 8003edc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ee0:	4770      	bx	lr
	...

08003ee4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8003ee4:	b480      	push	{r7}
 8003ee6:	b085      	sub	sp, #20
 8003ee8:	af00      	add	r7, sp, #0
 8003eea:	6078      	str	r0, [r7, #4]
 8003eec:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003eee:	687b      	ldr	r3, [r7, #4]
 8003ef0:	681b      	ldr	r3, [r3, #0]
 8003ef2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	4a40      	ldr	r2, [pc, #256]	; (8003ff8 <TIM_Base_SetConfig+0x114>)
 8003ef8:	4293      	cmp	r3, r2
 8003efa:	d013      	beq.n	8003f24 <TIM_Base_SetConfig+0x40>
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003f02:	d00f      	beq.n	8003f24 <TIM_Base_SetConfig+0x40>
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	4a3d      	ldr	r2, [pc, #244]	; (8003ffc <TIM_Base_SetConfig+0x118>)
 8003f08:	4293      	cmp	r3, r2
 8003f0a:	d00b      	beq.n	8003f24 <TIM_Base_SetConfig+0x40>
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	4a3c      	ldr	r2, [pc, #240]	; (8004000 <TIM_Base_SetConfig+0x11c>)
 8003f10:	4293      	cmp	r3, r2
 8003f12:	d007      	beq.n	8003f24 <TIM_Base_SetConfig+0x40>
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	4a3b      	ldr	r2, [pc, #236]	; (8004004 <TIM_Base_SetConfig+0x120>)
 8003f18:	4293      	cmp	r3, r2
 8003f1a:	d003      	beq.n	8003f24 <TIM_Base_SetConfig+0x40>
 8003f1c:	687b      	ldr	r3, [r7, #4]
 8003f1e:	4a3a      	ldr	r2, [pc, #232]	; (8004008 <TIM_Base_SetConfig+0x124>)
 8003f20:	4293      	cmp	r3, r2
 8003f22:	d108      	bne.n	8003f36 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003f24:	68fb      	ldr	r3, [r7, #12]
 8003f26:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003f2a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003f2c:	683b      	ldr	r3, [r7, #0]
 8003f2e:	685b      	ldr	r3, [r3, #4]
 8003f30:	68fa      	ldr	r2, [r7, #12]
 8003f32:	4313      	orrs	r3, r2
 8003f34:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003f36:	687b      	ldr	r3, [r7, #4]
 8003f38:	4a2f      	ldr	r2, [pc, #188]	; (8003ff8 <TIM_Base_SetConfig+0x114>)
 8003f3a:	4293      	cmp	r3, r2
 8003f3c:	d02b      	beq.n	8003f96 <TIM_Base_SetConfig+0xb2>
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003f44:	d027      	beq.n	8003f96 <TIM_Base_SetConfig+0xb2>
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	4a2c      	ldr	r2, [pc, #176]	; (8003ffc <TIM_Base_SetConfig+0x118>)
 8003f4a:	4293      	cmp	r3, r2
 8003f4c:	d023      	beq.n	8003f96 <TIM_Base_SetConfig+0xb2>
 8003f4e:	687b      	ldr	r3, [r7, #4]
 8003f50:	4a2b      	ldr	r2, [pc, #172]	; (8004000 <TIM_Base_SetConfig+0x11c>)
 8003f52:	4293      	cmp	r3, r2
 8003f54:	d01f      	beq.n	8003f96 <TIM_Base_SetConfig+0xb2>
 8003f56:	687b      	ldr	r3, [r7, #4]
 8003f58:	4a2a      	ldr	r2, [pc, #168]	; (8004004 <TIM_Base_SetConfig+0x120>)
 8003f5a:	4293      	cmp	r3, r2
 8003f5c:	d01b      	beq.n	8003f96 <TIM_Base_SetConfig+0xb2>
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	4a29      	ldr	r2, [pc, #164]	; (8004008 <TIM_Base_SetConfig+0x124>)
 8003f62:	4293      	cmp	r3, r2
 8003f64:	d017      	beq.n	8003f96 <TIM_Base_SetConfig+0xb2>
 8003f66:	687b      	ldr	r3, [r7, #4]
 8003f68:	4a28      	ldr	r2, [pc, #160]	; (800400c <TIM_Base_SetConfig+0x128>)
 8003f6a:	4293      	cmp	r3, r2
 8003f6c:	d013      	beq.n	8003f96 <TIM_Base_SetConfig+0xb2>
 8003f6e:	687b      	ldr	r3, [r7, #4]
 8003f70:	4a27      	ldr	r2, [pc, #156]	; (8004010 <TIM_Base_SetConfig+0x12c>)
 8003f72:	4293      	cmp	r3, r2
 8003f74:	d00f      	beq.n	8003f96 <TIM_Base_SetConfig+0xb2>
 8003f76:	687b      	ldr	r3, [r7, #4]
 8003f78:	4a26      	ldr	r2, [pc, #152]	; (8004014 <TIM_Base_SetConfig+0x130>)
 8003f7a:	4293      	cmp	r3, r2
 8003f7c:	d00b      	beq.n	8003f96 <TIM_Base_SetConfig+0xb2>
 8003f7e:	687b      	ldr	r3, [r7, #4]
 8003f80:	4a25      	ldr	r2, [pc, #148]	; (8004018 <TIM_Base_SetConfig+0x134>)
 8003f82:	4293      	cmp	r3, r2
 8003f84:	d007      	beq.n	8003f96 <TIM_Base_SetConfig+0xb2>
 8003f86:	687b      	ldr	r3, [r7, #4]
 8003f88:	4a24      	ldr	r2, [pc, #144]	; (800401c <TIM_Base_SetConfig+0x138>)
 8003f8a:	4293      	cmp	r3, r2
 8003f8c:	d003      	beq.n	8003f96 <TIM_Base_SetConfig+0xb2>
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	4a23      	ldr	r2, [pc, #140]	; (8004020 <TIM_Base_SetConfig+0x13c>)
 8003f92:	4293      	cmp	r3, r2
 8003f94:	d108      	bne.n	8003fa8 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003f96:	68fb      	ldr	r3, [r7, #12]
 8003f98:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003f9c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003f9e:	683b      	ldr	r3, [r7, #0]
 8003fa0:	68db      	ldr	r3, [r3, #12]
 8003fa2:	68fa      	ldr	r2, [r7, #12]
 8003fa4:	4313      	orrs	r3, r2
 8003fa6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003fa8:	68fb      	ldr	r3, [r7, #12]
 8003faa:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8003fae:	683b      	ldr	r3, [r7, #0]
 8003fb0:	695b      	ldr	r3, [r3, #20]
 8003fb2:	4313      	orrs	r3, r2
 8003fb4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8003fb6:	687b      	ldr	r3, [r7, #4]
 8003fb8:	68fa      	ldr	r2, [r7, #12]
 8003fba:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003fbc:	683b      	ldr	r3, [r7, #0]
 8003fbe:	689a      	ldr	r2, [r3, #8]
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003fc4:	683b      	ldr	r3, [r7, #0]
 8003fc6:	681a      	ldr	r2, [r3, #0]
 8003fc8:	687b      	ldr	r3, [r7, #4]
 8003fca:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	4a0a      	ldr	r2, [pc, #40]	; (8003ff8 <TIM_Base_SetConfig+0x114>)
 8003fd0:	4293      	cmp	r3, r2
 8003fd2:	d003      	beq.n	8003fdc <TIM_Base_SetConfig+0xf8>
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	4a0c      	ldr	r2, [pc, #48]	; (8004008 <TIM_Base_SetConfig+0x124>)
 8003fd8:	4293      	cmp	r3, r2
 8003fda:	d103      	bne.n	8003fe4 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003fdc:	683b      	ldr	r3, [r7, #0]
 8003fde:	691a      	ldr	r2, [r3, #16]
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	2201      	movs	r2, #1
 8003fe8:	615a      	str	r2, [r3, #20]
}
 8003fea:	bf00      	nop
 8003fec:	3714      	adds	r7, #20
 8003fee:	46bd      	mov	sp, r7
 8003ff0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ff4:	4770      	bx	lr
 8003ff6:	bf00      	nop
 8003ff8:	40010000 	.word	0x40010000
 8003ffc:	40000400 	.word	0x40000400
 8004000:	40000800 	.word	0x40000800
 8004004:	40000c00 	.word	0x40000c00
 8004008:	40010400 	.word	0x40010400
 800400c:	40014000 	.word	0x40014000
 8004010:	40014400 	.word	0x40014400
 8004014:	40014800 	.word	0x40014800
 8004018:	40001800 	.word	0x40001800
 800401c:	40001c00 	.word	0x40001c00
 8004020:	40002000 	.word	0x40002000

08004024 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004024:	b480      	push	{r7}
 8004026:	b087      	sub	sp, #28
 8004028:	af00      	add	r7, sp, #0
 800402a:	6078      	str	r0, [r7, #4]
 800402c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800402e:	687b      	ldr	r3, [r7, #4]
 8004030:	6a1b      	ldr	r3, [r3, #32]
 8004032:	f023 0201 	bic.w	r2, r3, #1
 8004036:	687b      	ldr	r3, [r7, #4]
 8004038:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800403a:	687b      	ldr	r3, [r7, #4]
 800403c:	6a1b      	ldr	r3, [r3, #32]
 800403e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	685b      	ldr	r3, [r3, #4]
 8004044:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	699b      	ldr	r3, [r3, #24]
 800404a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800404c:	68fb      	ldr	r3, [r7, #12]
 800404e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004052:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8004054:	68fb      	ldr	r3, [r7, #12]
 8004056:	f023 0303 	bic.w	r3, r3, #3
 800405a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800405c:	683b      	ldr	r3, [r7, #0]
 800405e:	681b      	ldr	r3, [r3, #0]
 8004060:	68fa      	ldr	r2, [r7, #12]
 8004062:	4313      	orrs	r3, r2
 8004064:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8004066:	697b      	ldr	r3, [r7, #20]
 8004068:	f023 0302 	bic.w	r3, r3, #2
 800406c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800406e:	683b      	ldr	r3, [r7, #0]
 8004070:	689b      	ldr	r3, [r3, #8]
 8004072:	697a      	ldr	r2, [r7, #20]
 8004074:	4313      	orrs	r3, r2
 8004076:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8004078:	687b      	ldr	r3, [r7, #4]
 800407a:	4a20      	ldr	r2, [pc, #128]	; (80040fc <TIM_OC1_SetConfig+0xd8>)
 800407c:	4293      	cmp	r3, r2
 800407e:	d003      	beq.n	8004088 <TIM_OC1_SetConfig+0x64>
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	4a1f      	ldr	r2, [pc, #124]	; (8004100 <TIM_OC1_SetConfig+0xdc>)
 8004084:	4293      	cmp	r3, r2
 8004086:	d10c      	bne.n	80040a2 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8004088:	697b      	ldr	r3, [r7, #20]
 800408a:	f023 0308 	bic.w	r3, r3, #8
 800408e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8004090:	683b      	ldr	r3, [r7, #0]
 8004092:	68db      	ldr	r3, [r3, #12]
 8004094:	697a      	ldr	r2, [r7, #20]
 8004096:	4313      	orrs	r3, r2
 8004098:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800409a:	697b      	ldr	r3, [r7, #20]
 800409c:	f023 0304 	bic.w	r3, r3, #4
 80040a0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80040a2:	687b      	ldr	r3, [r7, #4]
 80040a4:	4a15      	ldr	r2, [pc, #84]	; (80040fc <TIM_OC1_SetConfig+0xd8>)
 80040a6:	4293      	cmp	r3, r2
 80040a8:	d003      	beq.n	80040b2 <TIM_OC1_SetConfig+0x8e>
 80040aa:	687b      	ldr	r3, [r7, #4]
 80040ac:	4a14      	ldr	r2, [pc, #80]	; (8004100 <TIM_OC1_SetConfig+0xdc>)
 80040ae:	4293      	cmp	r3, r2
 80040b0:	d111      	bne.n	80040d6 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80040b2:	693b      	ldr	r3, [r7, #16]
 80040b4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80040b8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80040ba:	693b      	ldr	r3, [r7, #16]
 80040bc:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80040c0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80040c2:	683b      	ldr	r3, [r7, #0]
 80040c4:	695b      	ldr	r3, [r3, #20]
 80040c6:	693a      	ldr	r2, [r7, #16]
 80040c8:	4313      	orrs	r3, r2
 80040ca:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80040cc:	683b      	ldr	r3, [r7, #0]
 80040ce:	699b      	ldr	r3, [r3, #24]
 80040d0:	693a      	ldr	r2, [r7, #16]
 80040d2:	4313      	orrs	r3, r2
 80040d4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80040d6:	687b      	ldr	r3, [r7, #4]
 80040d8:	693a      	ldr	r2, [r7, #16]
 80040da:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	68fa      	ldr	r2, [r7, #12]
 80040e0:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80040e2:	683b      	ldr	r3, [r7, #0]
 80040e4:	685a      	ldr	r2, [r3, #4]
 80040e6:	687b      	ldr	r3, [r7, #4]
 80040e8:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80040ea:	687b      	ldr	r3, [r7, #4]
 80040ec:	697a      	ldr	r2, [r7, #20]
 80040ee:	621a      	str	r2, [r3, #32]
}
 80040f0:	bf00      	nop
 80040f2:	371c      	adds	r7, #28
 80040f4:	46bd      	mov	sp, r7
 80040f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040fa:	4770      	bx	lr
 80040fc:	40010000 	.word	0x40010000
 8004100:	40010400 	.word	0x40010400

08004104 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004104:	b480      	push	{r7}
 8004106:	b087      	sub	sp, #28
 8004108:	af00      	add	r7, sp, #0
 800410a:	6078      	str	r0, [r7, #4]
 800410c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800410e:	687b      	ldr	r3, [r7, #4]
 8004110:	6a1b      	ldr	r3, [r3, #32]
 8004112:	f023 0210 	bic.w	r2, r3, #16
 8004116:	687b      	ldr	r3, [r7, #4]
 8004118:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800411a:	687b      	ldr	r3, [r7, #4]
 800411c:	6a1b      	ldr	r3, [r3, #32]
 800411e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	685b      	ldr	r3, [r3, #4]
 8004124:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	699b      	ldr	r3, [r3, #24]
 800412a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800412c:	68fb      	ldr	r3, [r7, #12]
 800412e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004132:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8004134:	68fb      	ldr	r3, [r7, #12]
 8004136:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800413a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800413c:	683b      	ldr	r3, [r7, #0]
 800413e:	681b      	ldr	r3, [r3, #0]
 8004140:	021b      	lsls	r3, r3, #8
 8004142:	68fa      	ldr	r2, [r7, #12]
 8004144:	4313      	orrs	r3, r2
 8004146:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8004148:	697b      	ldr	r3, [r7, #20]
 800414a:	f023 0320 	bic.w	r3, r3, #32
 800414e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8004150:	683b      	ldr	r3, [r7, #0]
 8004152:	689b      	ldr	r3, [r3, #8]
 8004154:	011b      	lsls	r3, r3, #4
 8004156:	697a      	ldr	r2, [r7, #20]
 8004158:	4313      	orrs	r3, r2
 800415a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	4a22      	ldr	r2, [pc, #136]	; (80041e8 <TIM_OC2_SetConfig+0xe4>)
 8004160:	4293      	cmp	r3, r2
 8004162:	d003      	beq.n	800416c <TIM_OC2_SetConfig+0x68>
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	4a21      	ldr	r2, [pc, #132]	; (80041ec <TIM_OC2_SetConfig+0xe8>)
 8004168:	4293      	cmp	r3, r2
 800416a:	d10d      	bne.n	8004188 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800416c:	697b      	ldr	r3, [r7, #20]
 800416e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004172:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8004174:	683b      	ldr	r3, [r7, #0]
 8004176:	68db      	ldr	r3, [r3, #12]
 8004178:	011b      	lsls	r3, r3, #4
 800417a:	697a      	ldr	r2, [r7, #20]
 800417c:	4313      	orrs	r3, r2
 800417e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8004180:	697b      	ldr	r3, [r7, #20]
 8004182:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004186:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	4a17      	ldr	r2, [pc, #92]	; (80041e8 <TIM_OC2_SetConfig+0xe4>)
 800418c:	4293      	cmp	r3, r2
 800418e:	d003      	beq.n	8004198 <TIM_OC2_SetConfig+0x94>
 8004190:	687b      	ldr	r3, [r7, #4]
 8004192:	4a16      	ldr	r2, [pc, #88]	; (80041ec <TIM_OC2_SetConfig+0xe8>)
 8004194:	4293      	cmp	r3, r2
 8004196:	d113      	bne.n	80041c0 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8004198:	693b      	ldr	r3, [r7, #16]
 800419a:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800419e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80041a0:	693b      	ldr	r3, [r7, #16]
 80041a2:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80041a6:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80041a8:	683b      	ldr	r3, [r7, #0]
 80041aa:	695b      	ldr	r3, [r3, #20]
 80041ac:	009b      	lsls	r3, r3, #2
 80041ae:	693a      	ldr	r2, [r7, #16]
 80041b0:	4313      	orrs	r3, r2
 80041b2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80041b4:	683b      	ldr	r3, [r7, #0]
 80041b6:	699b      	ldr	r3, [r3, #24]
 80041b8:	009b      	lsls	r3, r3, #2
 80041ba:	693a      	ldr	r2, [r7, #16]
 80041bc:	4313      	orrs	r3, r2
 80041be:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	693a      	ldr	r2, [r7, #16]
 80041c4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80041c6:	687b      	ldr	r3, [r7, #4]
 80041c8:	68fa      	ldr	r2, [r7, #12]
 80041ca:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80041cc:	683b      	ldr	r3, [r7, #0]
 80041ce:	685a      	ldr	r2, [r3, #4]
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80041d4:	687b      	ldr	r3, [r7, #4]
 80041d6:	697a      	ldr	r2, [r7, #20]
 80041d8:	621a      	str	r2, [r3, #32]
}
 80041da:	bf00      	nop
 80041dc:	371c      	adds	r7, #28
 80041de:	46bd      	mov	sp, r7
 80041e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041e4:	4770      	bx	lr
 80041e6:	bf00      	nop
 80041e8:	40010000 	.word	0x40010000
 80041ec:	40010400 	.word	0x40010400

080041f0 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80041f0:	b480      	push	{r7}
 80041f2:	b087      	sub	sp, #28
 80041f4:	af00      	add	r7, sp, #0
 80041f6:	6078      	str	r0, [r7, #4]
 80041f8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80041fa:	687b      	ldr	r3, [r7, #4]
 80041fc:	6a1b      	ldr	r3, [r3, #32]
 80041fe:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8004202:	687b      	ldr	r3, [r7, #4]
 8004204:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	6a1b      	ldr	r3, [r3, #32]
 800420a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	685b      	ldr	r3, [r3, #4]
 8004210:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	69db      	ldr	r3, [r3, #28]
 8004216:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8004218:	68fb      	ldr	r3, [r7, #12]
 800421a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800421e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8004220:	68fb      	ldr	r3, [r7, #12]
 8004222:	f023 0303 	bic.w	r3, r3, #3
 8004226:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004228:	683b      	ldr	r3, [r7, #0]
 800422a:	681b      	ldr	r3, [r3, #0]
 800422c:	68fa      	ldr	r2, [r7, #12]
 800422e:	4313      	orrs	r3, r2
 8004230:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8004232:	697b      	ldr	r3, [r7, #20]
 8004234:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8004238:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800423a:	683b      	ldr	r3, [r7, #0]
 800423c:	689b      	ldr	r3, [r3, #8]
 800423e:	021b      	lsls	r3, r3, #8
 8004240:	697a      	ldr	r2, [r7, #20]
 8004242:	4313      	orrs	r3, r2
 8004244:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8004246:	687b      	ldr	r3, [r7, #4]
 8004248:	4a21      	ldr	r2, [pc, #132]	; (80042d0 <TIM_OC3_SetConfig+0xe0>)
 800424a:	4293      	cmp	r3, r2
 800424c:	d003      	beq.n	8004256 <TIM_OC3_SetConfig+0x66>
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	4a20      	ldr	r2, [pc, #128]	; (80042d4 <TIM_OC3_SetConfig+0xe4>)
 8004252:	4293      	cmp	r3, r2
 8004254:	d10d      	bne.n	8004272 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8004256:	697b      	ldr	r3, [r7, #20]
 8004258:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800425c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800425e:	683b      	ldr	r3, [r7, #0]
 8004260:	68db      	ldr	r3, [r3, #12]
 8004262:	021b      	lsls	r3, r3, #8
 8004264:	697a      	ldr	r2, [r7, #20]
 8004266:	4313      	orrs	r3, r2
 8004268:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800426a:	697b      	ldr	r3, [r7, #20]
 800426c:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8004270:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004272:	687b      	ldr	r3, [r7, #4]
 8004274:	4a16      	ldr	r2, [pc, #88]	; (80042d0 <TIM_OC3_SetConfig+0xe0>)
 8004276:	4293      	cmp	r3, r2
 8004278:	d003      	beq.n	8004282 <TIM_OC3_SetConfig+0x92>
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	4a15      	ldr	r2, [pc, #84]	; (80042d4 <TIM_OC3_SetConfig+0xe4>)
 800427e:	4293      	cmp	r3, r2
 8004280:	d113      	bne.n	80042aa <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8004282:	693b      	ldr	r3, [r7, #16]
 8004284:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8004288:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800428a:	693b      	ldr	r3, [r7, #16]
 800428c:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8004290:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8004292:	683b      	ldr	r3, [r7, #0]
 8004294:	695b      	ldr	r3, [r3, #20]
 8004296:	011b      	lsls	r3, r3, #4
 8004298:	693a      	ldr	r2, [r7, #16]
 800429a:	4313      	orrs	r3, r2
 800429c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800429e:	683b      	ldr	r3, [r7, #0]
 80042a0:	699b      	ldr	r3, [r3, #24]
 80042a2:	011b      	lsls	r3, r3, #4
 80042a4:	693a      	ldr	r2, [r7, #16]
 80042a6:	4313      	orrs	r3, r2
 80042a8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80042aa:	687b      	ldr	r3, [r7, #4]
 80042ac:	693a      	ldr	r2, [r7, #16]
 80042ae:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	68fa      	ldr	r2, [r7, #12]
 80042b4:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80042b6:	683b      	ldr	r3, [r7, #0]
 80042b8:	685a      	ldr	r2, [r3, #4]
 80042ba:	687b      	ldr	r3, [r7, #4]
 80042bc:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	697a      	ldr	r2, [r7, #20]
 80042c2:	621a      	str	r2, [r3, #32]
}
 80042c4:	bf00      	nop
 80042c6:	371c      	adds	r7, #28
 80042c8:	46bd      	mov	sp, r7
 80042ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042ce:	4770      	bx	lr
 80042d0:	40010000 	.word	0x40010000
 80042d4:	40010400 	.word	0x40010400

080042d8 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80042d8:	b480      	push	{r7}
 80042da:	b087      	sub	sp, #28
 80042dc:	af00      	add	r7, sp, #0
 80042de:	6078      	str	r0, [r7, #4]
 80042e0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80042e2:	687b      	ldr	r3, [r7, #4]
 80042e4:	6a1b      	ldr	r3, [r3, #32]
 80042e6:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80042ea:	687b      	ldr	r3, [r7, #4]
 80042ec:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	6a1b      	ldr	r3, [r3, #32]
 80042f2:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	685b      	ldr	r3, [r3, #4]
 80042f8:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80042fa:	687b      	ldr	r3, [r7, #4]
 80042fc:	69db      	ldr	r3, [r3, #28]
 80042fe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8004300:	68fb      	ldr	r3, [r7, #12]
 8004302:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004306:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8004308:	68fb      	ldr	r3, [r7, #12]
 800430a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800430e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004310:	683b      	ldr	r3, [r7, #0]
 8004312:	681b      	ldr	r3, [r3, #0]
 8004314:	021b      	lsls	r3, r3, #8
 8004316:	68fa      	ldr	r2, [r7, #12]
 8004318:	4313      	orrs	r3, r2
 800431a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800431c:	693b      	ldr	r3, [r7, #16]
 800431e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8004322:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8004324:	683b      	ldr	r3, [r7, #0]
 8004326:	689b      	ldr	r3, [r3, #8]
 8004328:	031b      	lsls	r3, r3, #12
 800432a:	693a      	ldr	r2, [r7, #16]
 800432c:	4313      	orrs	r3, r2
 800432e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	4a12      	ldr	r2, [pc, #72]	; (800437c <TIM_OC4_SetConfig+0xa4>)
 8004334:	4293      	cmp	r3, r2
 8004336:	d003      	beq.n	8004340 <TIM_OC4_SetConfig+0x68>
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	4a11      	ldr	r2, [pc, #68]	; (8004380 <TIM_OC4_SetConfig+0xa8>)
 800433c:	4293      	cmp	r3, r2
 800433e:	d109      	bne.n	8004354 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8004340:	697b      	ldr	r3, [r7, #20]
 8004342:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8004346:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8004348:	683b      	ldr	r3, [r7, #0]
 800434a:	695b      	ldr	r3, [r3, #20]
 800434c:	019b      	lsls	r3, r3, #6
 800434e:	697a      	ldr	r2, [r7, #20]
 8004350:	4313      	orrs	r3, r2
 8004352:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	697a      	ldr	r2, [r7, #20]
 8004358:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800435a:	687b      	ldr	r3, [r7, #4]
 800435c:	68fa      	ldr	r2, [r7, #12]
 800435e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8004360:	683b      	ldr	r3, [r7, #0]
 8004362:	685a      	ldr	r2, [r3, #4]
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	693a      	ldr	r2, [r7, #16]
 800436c:	621a      	str	r2, [r3, #32]
}
 800436e:	bf00      	nop
 8004370:	371c      	adds	r7, #28
 8004372:	46bd      	mov	sp, r7
 8004374:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004378:	4770      	bx	lr
 800437a:	bf00      	nop
 800437c:	40010000 	.word	0x40010000
 8004380:	40010400 	.word	0x40010400

08004384 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004384:	b480      	push	{r7}
 8004386:	b087      	sub	sp, #28
 8004388:	af00      	add	r7, sp, #0
 800438a:	60f8      	str	r0, [r7, #12]
 800438c:	60b9      	str	r1, [r7, #8]
 800438e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004390:	68fb      	ldr	r3, [r7, #12]
 8004392:	6a1b      	ldr	r3, [r3, #32]
 8004394:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004396:	68fb      	ldr	r3, [r7, #12]
 8004398:	6a1b      	ldr	r3, [r3, #32]
 800439a:	f023 0201 	bic.w	r2, r3, #1
 800439e:	68fb      	ldr	r3, [r7, #12]
 80043a0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80043a2:	68fb      	ldr	r3, [r7, #12]
 80043a4:	699b      	ldr	r3, [r3, #24]
 80043a6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80043a8:	693b      	ldr	r3, [r7, #16]
 80043aa:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80043ae:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	011b      	lsls	r3, r3, #4
 80043b4:	693a      	ldr	r2, [r7, #16]
 80043b6:	4313      	orrs	r3, r2
 80043b8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80043ba:	697b      	ldr	r3, [r7, #20]
 80043bc:	f023 030a 	bic.w	r3, r3, #10
 80043c0:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80043c2:	697a      	ldr	r2, [r7, #20]
 80043c4:	68bb      	ldr	r3, [r7, #8]
 80043c6:	4313      	orrs	r3, r2
 80043c8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80043ca:	68fb      	ldr	r3, [r7, #12]
 80043cc:	693a      	ldr	r2, [r7, #16]
 80043ce:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80043d0:	68fb      	ldr	r3, [r7, #12]
 80043d2:	697a      	ldr	r2, [r7, #20]
 80043d4:	621a      	str	r2, [r3, #32]
}
 80043d6:	bf00      	nop
 80043d8:	371c      	adds	r7, #28
 80043da:	46bd      	mov	sp, r7
 80043dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043e0:	4770      	bx	lr

080043e2 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80043e2:	b480      	push	{r7}
 80043e4:	b087      	sub	sp, #28
 80043e6:	af00      	add	r7, sp, #0
 80043e8:	60f8      	str	r0, [r7, #12]
 80043ea:	60b9      	str	r1, [r7, #8]
 80043ec:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80043ee:	68fb      	ldr	r3, [r7, #12]
 80043f0:	6a1b      	ldr	r3, [r3, #32]
 80043f2:	f023 0210 	bic.w	r2, r3, #16
 80043f6:	68fb      	ldr	r3, [r7, #12]
 80043f8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80043fa:	68fb      	ldr	r3, [r7, #12]
 80043fc:	699b      	ldr	r3, [r3, #24]
 80043fe:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8004400:	68fb      	ldr	r3, [r7, #12]
 8004402:	6a1b      	ldr	r3, [r3, #32]
 8004404:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004406:	697b      	ldr	r3, [r7, #20]
 8004408:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800440c:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800440e:	687b      	ldr	r3, [r7, #4]
 8004410:	031b      	lsls	r3, r3, #12
 8004412:	697a      	ldr	r2, [r7, #20]
 8004414:	4313      	orrs	r3, r2
 8004416:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004418:	693b      	ldr	r3, [r7, #16]
 800441a:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800441e:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004420:	68bb      	ldr	r3, [r7, #8]
 8004422:	011b      	lsls	r3, r3, #4
 8004424:	693a      	ldr	r2, [r7, #16]
 8004426:	4313      	orrs	r3, r2
 8004428:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800442a:	68fb      	ldr	r3, [r7, #12]
 800442c:	697a      	ldr	r2, [r7, #20]
 800442e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004430:	68fb      	ldr	r3, [r7, #12]
 8004432:	693a      	ldr	r2, [r7, #16]
 8004434:	621a      	str	r2, [r3, #32]
}
 8004436:	bf00      	nop
 8004438:	371c      	adds	r7, #28
 800443a:	46bd      	mov	sp, r7
 800443c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004440:	4770      	bx	lr

08004442 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8004442:	b480      	push	{r7}
 8004444:	b085      	sub	sp, #20
 8004446:	af00      	add	r7, sp, #0
 8004448:	6078      	str	r0, [r7, #4]
 800444a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	689b      	ldr	r3, [r3, #8]
 8004450:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004452:	68fb      	ldr	r3, [r7, #12]
 8004454:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004458:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800445a:	683a      	ldr	r2, [r7, #0]
 800445c:	68fb      	ldr	r3, [r7, #12]
 800445e:	4313      	orrs	r3, r2
 8004460:	f043 0307 	orr.w	r3, r3, #7
 8004464:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	68fa      	ldr	r2, [r7, #12]
 800446a:	609a      	str	r2, [r3, #8]
}
 800446c:	bf00      	nop
 800446e:	3714      	adds	r7, #20
 8004470:	46bd      	mov	sp, r7
 8004472:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004476:	4770      	bx	lr

08004478 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004478:	b480      	push	{r7}
 800447a:	b087      	sub	sp, #28
 800447c:	af00      	add	r7, sp, #0
 800447e:	60f8      	str	r0, [r7, #12]
 8004480:	60b9      	str	r1, [r7, #8]
 8004482:	607a      	str	r2, [r7, #4]
 8004484:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004486:	68fb      	ldr	r3, [r7, #12]
 8004488:	689b      	ldr	r3, [r3, #8]
 800448a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800448c:	697b      	ldr	r3, [r7, #20]
 800448e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004492:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004494:	683b      	ldr	r3, [r7, #0]
 8004496:	021a      	lsls	r2, r3, #8
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	431a      	orrs	r2, r3
 800449c:	68bb      	ldr	r3, [r7, #8]
 800449e:	4313      	orrs	r3, r2
 80044a0:	697a      	ldr	r2, [r7, #20]
 80044a2:	4313      	orrs	r3, r2
 80044a4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80044a6:	68fb      	ldr	r3, [r7, #12]
 80044a8:	697a      	ldr	r2, [r7, #20]
 80044aa:	609a      	str	r2, [r3, #8]
}
 80044ac:	bf00      	nop
 80044ae:	371c      	adds	r7, #28
 80044b0:	46bd      	mov	sp, r7
 80044b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044b6:	4770      	bx	lr

080044b8 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80044b8:	b480      	push	{r7}
 80044ba:	b087      	sub	sp, #28
 80044bc:	af00      	add	r7, sp, #0
 80044be:	60f8      	str	r0, [r7, #12]
 80044c0:	60b9      	str	r1, [r7, #8]
 80044c2:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80044c4:	68bb      	ldr	r3, [r7, #8]
 80044c6:	f003 031f 	and.w	r3, r3, #31
 80044ca:	2201      	movs	r2, #1
 80044cc:	fa02 f303 	lsl.w	r3, r2, r3
 80044d0:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80044d2:	68fb      	ldr	r3, [r7, #12]
 80044d4:	6a1a      	ldr	r2, [r3, #32]
 80044d6:	697b      	ldr	r3, [r7, #20]
 80044d8:	43db      	mvns	r3, r3
 80044da:	401a      	ands	r2, r3
 80044dc:	68fb      	ldr	r3, [r7, #12]
 80044de:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80044e0:	68fb      	ldr	r3, [r7, #12]
 80044e2:	6a1a      	ldr	r2, [r3, #32]
 80044e4:	68bb      	ldr	r3, [r7, #8]
 80044e6:	f003 031f 	and.w	r3, r3, #31
 80044ea:	6879      	ldr	r1, [r7, #4]
 80044ec:	fa01 f303 	lsl.w	r3, r1, r3
 80044f0:	431a      	orrs	r2, r3
 80044f2:	68fb      	ldr	r3, [r7, #12]
 80044f4:	621a      	str	r2, [r3, #32]
}
 80044f6:	bf00      	nop
 80044f8:	371c      	adds	r7, #28
 80044fa:	46bd      	mov	sp, r7
 80044fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004500:	4770      	bx	lr
	...

08004504 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004504:	b480      	push	{r7}
 8004506:	b085      	sub	sp, #20
 8004508:	af00      	add	r7, sp, #0
 800450a:	6078      	str	r0, [r7, #4]
 800450c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004514:	2b01      	cmp	r3, #1
 8004516:	d101      	bne.n	800451c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004518:	2302      	movs	r3, #2
 800451a:	e05a      	b.n	80045d2 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	2201      	movs	r2, #1
 8004520:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	2202      	movs	r2, #2
 8004528:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	681b      	ldr	r3, [r3, #0]
 8004530:	685b      	ldr	r3, [r3, #4]
 8004532:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	681b      	ldr	r3, [r3, #0]
 8004538:	689b      	ldr	r3, [r3, #8]
 800453a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800453c:	68fb      	ldr	r3, [r7, #12]
 800453e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004542:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004544:	683b      	ldr	r3, [r7, #0]
 8004546:	681b      	ldr	r3, [r3, #0]
 8004548:	68fa      	ldr	r2, [r7, #12]
 800454a:	4313      	orrs	r3, r2
 800454c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800454e:	687b      	ldr	r3, [r7, #4]
 8004550:	681b      	ldr	r3, [r3, #0]
 8004552:	68fa      	ldr	r2, [r7, #12]
 8004554:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004556:	687b      	ldr	r3, [r7, #4]
 8004558:	681b      	ldr	r3, [r3, #0]
 800455a:	4a21      	ldr	r2, [pc, #132]	; (80045e0 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 800455c:	4293      	cmp	r3, r2
 800455e:	d022      	beq.n	80045a6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004560:	687b      	ldr	r3, [r7, #4]
 8004562:	681b      	ldr	r3, [r3, #0]
 8004564:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004568:	d01d      	beq.n	80045a6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800456a:	687b      	ldr	r3, [r7, #4]
 800456c:	681b      	ldr	r3, [r3, #0]
 800456e:	4a1d      	ldr	r2, [pc, #116]	; (80045e4 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8004570:	4293      	cmp	r3, r2
 8004572:	d018      	beq.n	80045a6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004574:	687b      	ldr	r3, [r7, #4]
 8004576:	681b      	ldr	r3, [r3, #0]
 8004578:	4a1b      	ldr	r2, [pc, #108]	; (80045e8 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 800457a:	4293      	cmp	r3, r2
 800457c:	d013      	beq.n	80045a6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800457e:	687b      	ldr	r3, [r7, #4]
 8004580:	681b      	ldr	r3, [r3, #0]
 8004582:	4a1a      	ldr	r2, [pc, #104]	; (80045ec <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8004584:	4293      	cmp	r3, r2
 8004586:	d00e      	beq.n	80045a6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004588:	687b      	ldr	r3, [r7, #4]
 800458a:	681b      	ldr	r3, [r3, #0]
 800458c:	4a18      	ldr	r2, [pc, #96]	; (80045f0 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 800458e:	4293      	cmp	r3, r2
 8004590:	d009      	beq.n	80045a6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004592:	687b      	ldr	r3, [r7, #4]
 8004594:	681b      	ldr	r3, [r3, #0]
 8004596:	4a17      	ldr	r2, [pc, #92]	; (80045f4 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8004598:	4293      	cmp	r3, r2
 800459a:	d004      	beq.n	80045a6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800459c:	687b      	ldr	r3, [r7, #4]
 800459e:	681b      	ldr	r3, [r3, #0]
 80045a0:	4a15      	ldr	r2, [pc, #84]	; (80045f8 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 80045a2:	4293      	cmp	r3, r2
 80045a4:	d10c      	bne.n	80045c0 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80045a6:	68bb      	ldr	r3, [r7, #8]
 80045a8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80045ac:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80045ae:	683b      	ldr	r3, [r7, #0]
 80045b0:	685b      	ldr	r3, [r3, #4]
 80045b2:	68ba      	ldr	r2, [r7, #8]
 80045b4:	4313      	orrs	r3, r2
 80045b6:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80045b8:	687b      	ldr	r3, [r7, #4]
 80045ba:	681b      	ldr	r3, [r3, #0]
 80045bc:	68ba      	ldr	r2, [r7, #8]
 80045be:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80045c0:	687b      	ldr	r3, [r7, #4]
 80045c2:	2201      	movs	r2, #1
 80045c4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	2200      	movs	r2, #0
 80045cc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80045d0:	2300      	movs	r3, #0
}
 80045d2:	4618      	mov	r0, r3
 80045d4:	3714      	adds	r7, #20
 80045d6:	46bd      	mov	sp, r7
 80045d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045dc:	4770      	bx	lr
 80045de:	bf00      	nop
 80045e0:	40010000 	.word	0x40010000
 80045e4:	40000400 	.word	0x40000400
 80045e8:	40000800 	.word	0x40000800
 80045ec:	40000c00 	.word	0x40000c00
 80045f0:	40010400 	.word	0x40010400
 80045f4:	40014000 	.word	0x40014000
 80045f8:	40001800 	.word	0x40001800

080045fc <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 80045fc:	b480      	push	{r7}
 80045fe:	b085      	sub	sp, #20
 8004600:	af00      	add	r7, sp, #0
 8004602:	6078      	str	r0, [r7, #4]
 8004604:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8004606:	2300      	movs	r3, #0
 8004608:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 800460a:	687b      	ldr	r3, [r7, #4]
 800460c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004610:	2b01      	cmp	r3, #1
 8004612:	d101      	bne.n	8004618 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8004614:	2302      	movs	r3, #2
 8004616:	e03d      	b.n	8004694 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8004618:	687b      	ldr	r3, [r7, #4]
 800461a:	2201      	movs	r2, #1
 800461c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8004620:	68fb      	ldr	r3, [r7, #12]
 8004622:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8004626:	683b      	ldr	r3, [r7, #0]
 8004628:	68db      	ldr	r3, [r3, #12]
 800462a:	4313      	orrs	r3, r2
 800462c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800462e:	68fb      	ldr	r3, [r7, #12]
 8004630:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8004634:	683b      	ldr	r3, [r7, #0]
 8004636:	689b      	ldr	r3, [r3, #8]
 8004638:	4313      	orrs	r3, r2
 800463a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800463c:	68fb      	ldr	r3, [r7, #12]
 800463e:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8004642:	683b      	ldr	r3, [r7, #0]
 8004644:	685b      	ldr	r3, [r3, #4]
 8004646:	4313      	orrs	r3, r2
 8004648:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800464a:	68fb      	ldr	r3, [r7, #12]
 800464c:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8004650:	683b      	ldr	r3, [r7, #0]
 8004652:	681b      	ldr	r3, [r3, #0]
 8004654:	4313      	orrs	r3, r2
 8004656:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8004658:	68fb      	ldr	r3, [r7, #12]
 800465a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800465e:	683b      	ldr	r3, [r7, #0]
 8004660:	691b      	ldr	r3, [r3, #16]
 8004662:	4313      	orrs	r3, r2
 8004664:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8004666:	68fb      	ldr	r3, [r7, #12]
 8004668:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 800466c:	683b      	ldr	r3, [r7, #0]
 800466e:	695b      	ldr	r3, [r3, #20]
 8004670:	4313      	orrs	r3, r2
 8004672:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8004674:	68fb      	ldr	r3, [r7, #12]
 8004676:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 800467a:	683b      	ldr	r3, [r7, #0]
 800467c:	69db      	ldr	r3, [r3, #28]
 800467e:	4313      	orrs	r3, r2
 8004680:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8004682:	687b      	ldr	r3, [r7, #4]
 8004684:	681b      	ldr	r3, [r3, #0]
 8004686:	68fa      	ldr	r2, [r7, #12]
 8004688:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 800468a:	687b      	ldr	r3, [r7, #4]
 800468c:	2200      	movs	r2, #0
 800468e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004692:	2300      	movs	r3, #0
}
 8004694:	4618      	mov	r0, r3
 8004696:	3714      	adds	r7, #20
 8004698:	46bd      	mov	sp, r7
 800469a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800469e:	4770      	bx	lr

080046a0 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80046a0:	b480      	push	{r7}
 80046a2:	b083      	sub	sp, #12
 80046a4:	af00      	add	r7, sp, #0
 80046a6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80046a8:	bf00      	nop
 80046aa:	370c      	adds	r7, #12
 80046ac:	46bd      	mov	sp, r7
 80046ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046b2:	4770      	bx	lr

080046b4 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80046b4:	b480      	push	{r7}
 80046b6:	b083      	sub	sp, #12
 80046b8:	af00      	add	r7, sp, #0
 80046ba:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80046bc:	bf00      	nop
 80046be:	370c      	adds	r7, #12
 80046c0:	46bd      	mov	sp, r7
 80046c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046c6:	4770      	bx	lr

080046c8 <__errno>:
 80046c8:	4b01      	ldr	r3, [pc, #4]	; (80046d0 <__errno+0x8>)
 80046ca:	6818      	ldr	r0, [r3, #0]
 80046cc:	4770      	bx	lr
 80046ce:	bf00      	nop
 80046d0:	2000000c 	.word	0x2000000c

080046d4 <__libc_init_array>:
 80046d4:	b570      	push	{r4, r5, r6, lr}
 80046d6:	4d0d      	ldr	r5, [pc, #52]	; (800470c <__libc_init_array+0x38>)
 80046d8:	4c0d      	ldr	r4, [pc, #52]	; (8004710 <__libc_init_array+0x3c>)
 80046da:	1b64      	subs	r4, r4, r5
 80046dc:	10a4      	asrs	r4, r4, #2
 80046de:	2600      	movs	r6, #0
 80046e0:	42a6      	cmp	r6, r4
 80046e2:	d109      	bne.n	80046f8 <__libc_init_array+0x24>
 80046e4:	4d0b      	ldr	r5, [pc, #44]	; (8004714 <__libc_init_array+0x40>)
 80046e6:	4c0c      	ldr	r4, [pc, #48]	; (8004718 <__libc_init_array+0x44>)
 80046e8:	f002 fdc4 	bl	8007274 <_init>
 80046ec:	1b64      	subs	r4, r4, r5
 80046ee:	10a4      	asrs	r4, r4, #2
 80046f0:	2600      	movs	r6, #0
 80046f2:	42a6      	cmp	r6, r4
 80046f4:	d105      	bne.n	8004702 <__libc_init_array+0x2e>
 80046f6:	bd70      	pop	{r4, r5, r6, pc}
 80046f8:	f855 3b04 	ldr.w	r3, [r5], #4
 80046fc:	4798      	blx	r3
 80046fe:	3601      	adds	r6, #1
 8004700:	e7ee      	b.n	80046e0 <__libc_init_array+0xc>
 8004702:	f855 3b04 	ldr.w	r3, [r5], #4
 8004706:	4798      	blx	r3
 8004708:	3601      	adds	r6, #1
 800470a:	e7f2      	b.n	80046f2 <__libc_init_array+0x1e>
 800470c:	080076bc 	.word	0x080076bc
 8004710:	080076bc 	.word	0x080076bc
 8004714:	080076bc 	.word	0x080076bc
 8004718:	080076c0 	.word	0x080076c0

0800471c <memset>:
 800471c:	4402      	add	r2, r0
 800471e:	4603      	mov	r3, r0
 8004720:	4293      	cmp	r3, r2
 8004722:	d100      	bne.n	8004726 <memset+0xa>
 8004724:	4770      	bx	lr
 8004726:	f803 1b01 	strb.w	r1, [r3], #1
 800472a:	e7f9      	b.n	8004720 <memset+0x4>

0800472c <__cvt>:
 800472c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004730:	ec55 4b10 	vmov	r4, r5, d0
 8004734:	2d00      	cmp	r5, #0
 8004736:	460e      	mov	r6, r1
 8004738:	4619      	mov	r1, r3
 800473a:	462b      	mov	r3, r5
 800473c:	bfbb      	ittet	lt
 800473e:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8004742:	461d      	movlt	r5, r3
 8004744:	2300      	movge	r3, #0
 8004746:	232d      	movlt	r3, #45	; 0x2d
 8004748:	700b      	strb	r3, [r1, #0]
 800474a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800474c:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8004750:	4691      	mov	r9, r2
 8004752:	f023 0820 	bic.w	r8, r3, #32
 8004756:	bfbc      	itt	lt
 8004758:	4622      	movlt	r2, r4
 800475a:	4614      	movlt	r4, r2
 800475c:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8004760:	d005      	beq.n	800476e <__cvt+0x42>
 8004762:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8004766:	d100      	bne.n	800476a <__cvt+0x3e>
 8004768:	3601      	adds	r6, #1
 800476a:	2102      	movs	r1, #2
 800476c:	e000      	b.n	8004770 <__cvt+0x44>
 800476e:	2103      	movs	r1, #3
 8004770:	ab03      	add	r3, sp, #12
 8004772:	9301      	str	r3, [sp, #4]
 8004774:	ab02      	add	r3, sp, #8
 8004776:	9300      	str	r3, [sp, #0]
 8004778:	ec45 4b10 	vmov	d0, r4, r5
 800477c:	4653      	mov	r3, sl
 800477e:	4632      	mov	r2, r6
 8004780:	f000 fe1a 	bl	80053b8 <_dtoa_r>
 8004784:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8004788:	4607      	mov	r7, r0
 800478a:	d102      	bne.n	8004792 <__cvt+0x66>
 800478c:	f019 0f01 	tst.w	r9, #1
 8004790:	d022      	beq.n	80047d8 <__cvt+0xac>
 8004792:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8004796:	eb07 0906 	add.w	r9, r7, r6
 800479a:	d110      	bne.n	80047be <__cvt+0x92>
 800479c:	783b      	ldrb	r3, [r7, #0]
 800479e:	2b30      	cmp	r3, #48	; 0x30
 80047a0:	d10a      	bne.n	80047b8 <__cvt+0x8c>
 80047a2:	2200      	movs	r2, #0
 80047a4:	2300      	movs	r3, #0
 80047a6:	4620      	mov	r0, r4
 80047a8:	4629      	mov	r1, r5
 80047aa:	f7fc f9ad 	bl	8000b08 <__aeabi_dcmpeq>
 80047ae:	b918      	cbnz	r0, 80047b8 <__cvt+0x8c>
 80047b0:	f1c6 0601 	rsb	r6, r6, #1
 80047b4:	f8ca 6000 	str.w	r6, [sl]
 80047b8:	f8da 3000 	ldr.w	r3, [sl]
 80047bc:	4499      	add	r9, r3
 80047be:	2200      	movs	r2, #0
 80047c0:	2300      	movs	r3, #0
 80047c2:	4620      	mov	r0, r4
 80047c4:	4629      	mov	r1, r5
 80047c6:	f7fc f99f 	bl	8000b08 <__aeabi_dcmpeq>
 80047ca:	b108      	cbz	r0, 80047d0 <__cvt+0xa4>
 80047cc:	f8cd 900c 	str.w	r9, [sp, #12]
 80047d0:	2230      	movs	r2, #48	; 0x30
 80047d2:	9b03      	ldr	r3, [sp, #12]
 80047d4:	454b      	cmp	r3, r9
 80047d6:	d307      	bcc.n	80047e8 <__cvt+0xbc>
 80047d8:	9b03      	ldr	r3, [sp, #12]
 80047da:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80047dc:	1bdb      	subs	r3, r3, r7
 80047de:	4638      	mov	r0, r7
 80047e0:	6013      	str	r3, [r2, #0]
 80047e2:	b004      	add	sp, #16
 80047e4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80047e8:	1c59      	adds	r1, r3, #1
 80047ea:	9103      	str	r1, [sp, #12]
 80047ec:	701a      	strb	r2, [r3, #0]
 80047ee:	e7f0      	b.n	80047d2 <__cvt+0xa6>

080047f0 <__exponent>:
 80047f0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80047f2:	4603      	mov	r3, r0
 80047f4:	2900      	cmp	r1, #0
 80047f6:	bfb8      	it	lt
 80047f8:	4249      	neglt	r1, r1
 80047fa:	f803 2b02 	strb.w	r2, [r3], #2
 80047fe:	bfb4      	ite	lt
 8004800:	222d      	movlt	r2, #45	; 0x2d
 8004802:	222b      	movge	r2, #43	; 0x2b
 8004804:	2909      	cmp	r1, #9
 8004806:	7042      	strb	r2, [r0, #1]
 8004808:	dd2a      	ble.n	8004860 <__exponent+0x70>
 800480a:	f10d 0407 	add.w	r4, sp, #7
 800480e:	46a4      	mov	ip, r4
 8004810:	270a      	movs	r7, #10
 8004812:	46a6      	mov	lr, r4
 8004814:	460a      	mov	r2, r1
 8004816:	fb91 f6f7 	sdiv	r6, r1, r7
 800481a:	fb07 1516 	mls	r5, r7, r6, r1
 800481e:	3530      	adds	r5, #48	; 0x30
 8004820:	2a63      	cmp	r2, #99	; 0x63
 8004822:	f104 34ff 	add.w	r4, r4, #4294967295
 8004826:	f80e 5c01 	strb.w	r5, [lr, #-1]
 800482a:	4631      	mov	r1, r6
 800482c:	dcf1      	bgt.n	8004812 <__exponent+0x22>
 800482e:	3130      	adds	r1, #48	; 0x30
 8004830:	f1ae 0502 	sub.w	r5, lr, #2
 8004834:	f804 1c01 	strb.w	r1, [r4, #-1]
 8004838:	1c44      	adds	r4, r0, #1
 800483a:	4629      	mov	r1, r5
 800483c:	4561      	cmp	r1, ip
 800483e:	d30a      	bcc.n	8004856 <__exponent+0x66>
 8004840:	f10d 0209 	add.w	r2, sp, #9
 8004844:	eba2 020e 	sub.w	r2, r2, lr
 8004848:	4565      	cmp	r5, ip
 800484a:	bf88      	it	hi
 800484c:	2200      	movhi	r2, #0
 800484e:	4413      	add	r3, r2
 8004850:	1a18      	subs	r0, r3, r0
 8004852:	b003      	add	sp, #12
 8004854:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004856:	f811 2b01 	ldrb.w	r2, [r1], #1
 800485a:	f804 2f01 	strb.w	r2, [r4, #1]!
 800485e:	e7ed      	b.n	800483c <__exponent+0x4c>
 8004860:	2330      	movs	r3, #48	; 0x30
 8004862:	3130      	adds	r1, #48	; 0x30
 8004864:	7083      	strb	r3, [r0, #2]
 8004866:	70c1      	strb	r1, [r0, #3]
 8004868:	1d03      	adds	r3, r0, #4
 800486a:	e7f1      	b.n	8004850 <__exponent+0x60>

0800486c <_printf_float>:
 800486c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004870:	ed2d 8b02 	vpush	{d8}
 8004874:	b08d      	sub	sp, #52	; 0x34
 8004876:	460c      	mov	r4, r1
 8004878:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 800487c:	4616      	mov	r6, r2
 800487e:	461f      	mov	r7, r3
 8004880:	4605      	mov	r5, r0
 8004882:	f001 fd3f 	bl	8006304 <_localeconv_r>
 8004886:	f8d0 a000 	ldr.w	sl, [r0]
 800488a:	4650      	mov	r0, sl
 800488c:	f7fb fcc0 	bl	8000210 <strlen>
 8004890:	2300      	movs	r3, #0
 8004892:	930a      	str	r3, [sp, #40]	; 0x28
 8004894:	6823      	ldr	r3, [r4, #0]
 8004896:	9305      	str	r3, [sp, #20]
 8004898:	f8d8 3000 	ldr.w	r3, [r8]
 800489c:	f894 b018 	ldrb.w	fp, [r4, #24]
 80048a0:	3307      	adds	r3, #7
 80048a2:	f023 0307 	bic.w	r3, r3, #7
 80048a6:	f103 0208 	add.w	r2, r3, #8
 80048aa:	f8c8 2000 	str.w	r2, [r8]
 80048ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 80048b2:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 80048b6:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 80048ba:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 80048be:	9307      	str	r3, [sp, #28]
 80048c0:	f8cd 8018 	str.w	r8, [sp, #24]
 80048c4:	ee08 0a10 	vmov	s16, r0
 80048c8:	4b9f      	ldr	r3, [pc, #636]	; (8004b48 <_printf_float+0x2dc>)
 80048ca:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80048ce:	f04f 32ff 	mov.w	r2, #4294967295
 80048d2:	f7fc f94b 	bl	8000b6c <__aeabi_dcmpun>
 80048d6:	bb88      	cbnz	r0, 800493c <_printf_float+0xd0>
 80048d8:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80048dc:	4b9a      	ldr	r3, [pc, #616]	; (8004b48 <_printf_float+0x2dc>)
 80048de:	f04f 32ff 	mov.w	r2, #4294967295
 80048e2:	f7fc f925 	bl	8000b30 <__aeabi_dcmple>
 80048e6:	bb48      	cbnz	r0, 800493c <_printf_float+0xd0>
 80048e8:	2200      	movs	r2, #0
 80048ea:	2300      	movs	r3, #0
 80048ec:	4640      	mov	r0, r8
 80048ee:	4649      	mov	r1, r9
 80048f0:	f7fc f914 	bl	8000b1c <__aeabi_dcmplt>
 80048f4:	b110      	cbz	r0, 80048fc <_printf_float+0x90>
 80048f6:	232d      	movs	r3, #45	; 0x2d
 80048f8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80048fc:	4b93      	ldr	r3, [pc, #588]	; (8004b4c <_printf_float+0x2e0>)
 80048fe:	4894      	ldr	r0, [pc, #592]	; (8004b50 <_printf_float+0x2e4>)
 8004900:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8004904:	bf94      	ite	ls
 8004906:	4698      	movls	r8, r3
 8004908:	4680      	movhi	r8, r0
 800490a:	2303      	movs	r3, #3
 800490c:	6123      	str	r3, [r4, #16]
 800490e:	9b05      	ldr	r3, [sp, #20]
 8004910:	f023 0204 	bic.w	r2, r3, #4
 8004914:	6022      	str	r2, [r4, #0]
 8004916:	f04f 0900 	mov.w	r9, #0
 800491a:	9700      	str	r7, [sp, #0]
 800491c:	4633      	mov	r3, r6
 800491e:	aa0b      	add	r2, sp, #44	; 0x2c
 8004920:	4621      	mov	r1, r4
 8004922:	4628      	mov	r0, r5
 8004924:	f000 f9d8 	bl	8004cd8 <_printf_common>
 8004928:	3001      	adds	r0, #1
 800492a:	f040 8090 	bne.w	8004a4e <_printf_float+0x1e2>
 800492e:	f04f 30ff 	mov.w	r0, #4294967295
 8004932:	b00d      	add	sp, #52	; 0x34
 8004934:	ecbd 8b02 	vpop	{d8}
 8004938:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800493c:	4642      	mov	r2, r8
 800493e:	464b      	mov	r3, r9
 8004940:	4640      	mov	r0, r8
 8004942:	4649      	mov	r1, r9
 8004944:	f7fc f912 	bl	8000b6c <__aeabi_dcmpun>
 8004948:	b140      	cbz	r0, 800495c <_printf_float+0xf0>
 800494a:	464b      	mov	r3, r9
 800494c:	2b00      	cmp	r3, #0
 800494e:	bfbc      	itt	lt
 8004950:	232d      	movlt	r3, #45	; 0x2d
 8004952:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8004956:	487f      	ldr	r0, [pc, #508]	; (8004b54 <_printf_float+0x2e8>)
 8004958:	4b7f      	ldr	r3, [pc, #508]	; (8004b58 <_printf_float+0x2ec>)
 800495a:	e7d1      	b.n	8004900 <_printf_float+0x94>
 800495c:	6863      	ldr	r3, [r4, #4]
 800495e:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 8004962:	9206      	str	r2, [sp, #24]
 8004964:	1c5a      	adds	r2, r3, #1
 8004966:	d13f      	bne.n	80049e8 <_printf_float+0x17c>
 8004968:	2306      	movs	r3, #6
 800496a:	6063      	str	r3, [r4, #4]
 800496c:	9b05      	ldr	r3, [sp, #20]
 800496e:	6861      	ldr	r1, [r4, #4]
 8004970:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8004974:	2300      	movs	r3, #0
 8004976:	9303      	str	r3, [sp, #12]
 8004978:	ab0a      	add	r3, sp, #40	; 0x28
 800497a:	e9cd b301 	strd	fp, r3, [sp, #4]
 800497e:	ab09      	add	r3, sp, #36	; 0x24
 8004980:	ec49 8b10 	vmov	d0, r8, r9
 8004984:	9300      	str	r3, [sp, #0]
 8004986:	6022      	str	r2, [r4, #0]
 8004988:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800498c:	4628      	mov	r0, r5
 800498e:	f7ff fecd 	bl	800472c <__cvt>
 8004992:	9b06      	ldr	r3, [sp, #24]
 8004994:	9909      	ldr	r1, [sp, #36]	; 0x24
 8004996:	2b47      	cmp	r3, #71	; 0x47
 8004998:	4680      	mov	r8, r0
 800499a:	d108      	bne.n	80049ae <_printf_float+0x142>
 800499c:	1cc8      	adds	r0, r1, #3
 800499e:	db02      	blt.n	80049a6 <_printf_float+0x13a>
 80049a0:	6863      	ldr	r3, [r4, #4]
 80049a2:	4299      	cmp	r1, r3
 80049a4:	dd41      	ble.n	8004a2a <_printf_float+0x1be>
 80049a6:	f1ab 0b02 	sub.w	fp, fp, #2
 80049aa:	fa5f fb8b 	uxtb.w	fp, fp
 80049ae:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 80049b2:	d820      	bhi.n	80049f6 <_printf_float+0x18a>
 80049b4:	3901      	subs	r1, #1
 80049b6:	465a      	mov	r2, fp
 80049b8:	f104 0050 	add.w	r0, r4, #80	; 0x50
 80049bc:	9109      	str	r1, [sp, #36]	; 0x24
 80049be:	f7ff ff17 	bl	80047f0 <__exponent>
 80049c2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80049c4:	1813      	adds	r3, r2, r0
 80049c6:	2a01      	cmp	r2, #1
 80049c8:	4681      	mov	r9, r0
 80049ca:	6123      	str	r3, [r4, #16]
 80049cc:	dc02      	bgt.n	80049d4 <_printf_float+0x168>
 80049ce:	6822      	ldr	r2, [r4, #0]
 80049d0:	07d2      	lsls	r2, r2, #31
 80049d2:	d501      	bpl.n	80049d8 <_printf_float+0x16c>
 80049d4:	3301      	adds	r3, #1
 80049d6:	6123      	str	r3, [r4, #16]
 80049d8:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 80049dc:	2b00      	cmp	r3, #0
 80049de:	d09c      	beq.n	800491a <_printf_float+0xae>
 80049e0:	232d      	movs	r3, #45	; 0x2d
 80049e2:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80049e6:	e798      	b.n	800491a <_printf_float+0xae>
 80049e8:	9a06      	ldr	r2, [sp, #24]
 80049ea:	2a47      	cmp	r2, #71	; 0x47
 80049ec:	d1be      	bne.n	800496c <_printf_float+0x100>
 80049ee:	2b00      	cmp	r3, #0
 80049f0:	d1bc      	bne.n	800496c <_printf_float+0x100>
 80049f2:	2301      	movs	r3, #1
 80049f4:	e7b9      	b.n	800496a <_printf_float+0xfe>
 80049f6:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 80049fa:	d118      	bne.n	8004a2e <_printf_float+0x1c2>
 80049fc:	2900      	cmp	r1, #0
 80049fe:	6863      	ldr	r3, [r4, #4]
 8004a00:	dd0b      	ble.n	8004a1a <_printf_float+0x1ae>
 8004a02:	6121      	str	r1, [r4, #16]
 8004a04:	b913      	cbnz	r3, 8004a0c <_printf_float+0x1a0>
 8004a06:	6822      	ldr	r2, [r4, #0]
 8004a08:	07d0      	lsls	r0, r2, #31
 8004a0a:	d502      	bpl.n	8004a12 <_printf_float+0x1a6>
 8004a0c:	3301      	adds	r3, #1
 8004a0e:	440b      	add	r3, r1
 8004a10:	6123      	str	r3, [r4, #16]
 8004a12:	65a1      	str	r1, [r4, #88]	; 0x58
 8004a14:	f04f 0900 	mov.w	r9, #0
 8004a18:	e7de      	b.n	80049d8 <_printf_float+0x16c>
 8004a1a:	b913      	cbnz	r3, 8004a22 <_printf_float+0x1b6>
 8004a1c:	6822      	ldr	r2, [r4, #0]
 8004a1e:	07d2      	lsls	r2, r2, #31
 8004a20:	d501      	bpl.n	8004a26 <_printf_float+0x1ba>
 8004a22:	3302      	adds	r3, #2
 8004a24:	e7f4      	b.n	8004a10 <_printf_float+0x1a4>
 8004a26:	2301      	movs	r3, #1
 8004a28:	e7f2      	b.n	8004a10 <_printf_float+0x1a4>
 8004a2a:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8004a2e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004a30:	4299      	cmp	r1, r3
 8004a32:	db05      	blt.n	8004a40 <_printf_float+0x1d4>
 8004a34:	6823      	ldr	r3, [r4, #0]
 8004a36:	6121      	str	r1, [r4, #16]
 8004a38:	07d8      	lsls	r0, r3, #31
 8004a3a:	d5ea      	bpl.n	8004a12 <_printf_float+0x1a6>
 8004a3c:	1c4b      	adds	r3, r1, #1
 8004a3e:	e7e7      	b.n	8004a10 <_printf_float+0x1a4>
 8004a40:	2900      	cmp	r1, #0
 8004a42:	bfd4      	ite	le
 8004a44:	f1c1 0202 	rsble	r2, r1, #2
 8004a48:	2201      	movgt	r2, #1
 8004a4a:	4413      	add	r3, r2
 8004a4c:	e7e0      	b.n	8004a10 <_printf_float+0x1a4>
 8004a4e:	6823      	ldr	r3, [r4, #0]
 8004a50:	055a      	lsls	r2, r3, #21
 8004a52:	d407      	bmi.n	8004a64 <_printf_float+0x1f8>
 8004a54:	6923      	ldr	r3, [r4, #16]
 8004a56:	4642      	mov	r2, r8
 8004a58:	4631      	mov	r1, r6
 8004a5a:	4628      	mov	r0, r5
 8004a5c:	47b8      	blx	r7
 8004a5e:	3001      	adds	r0, #1
 8004a60:	d12c      	bne.n	8004abc <_printf_float+0x250>
 8004a62:	e764      	b.n	800492e <_printf_float+0xc2>
 8004a64:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8004a68:	f240 80e0 	bls.w	8004c2c <_printf_float+0x3c0>
 8004a6c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8004a70:	2200      	movs	r2, #0
 8004a72:	2300      	movs	r3, #0
 8004a74:	f7fc f848 	bl	8000b08 <__aeabi_dcmpeq>
 8004a78:	2800      	cmp	r0, #0
 8004a7a:	d034      	beq.n	8004ae6 <_printf_float+0x27a>
 8004a7c:	4a37      	ldr	r2, [pc, #220]	; (8004b5c <_printf_float+0x2f0>)
 8004a7e:	2301      	movs	r3, #1
 8004a80:	4631      	mov	r1, r6
 8004a82:	4628      	mov	r0, r5
 8004a84:	47b8      	blx	r7
 8004a86:	3001      	adds	r0, #1
 8004a88:	f43f af51 	beq.w	800492e <_printf_float+0xc2>
 8004a8c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8004a90:	429a      	cmp	r2, r3
 8004a92:	db02      	blt.n	8004a9a <_printf_float+0x22e>
 8004a94:	6823      	ldr	r3, [r4, #0]
 8004a96:	07d8      	lsls	r0, r3, #31
 8004a98:	d510      	bpl.n	8004abc <_printf_float+0x250>
 8004a9a:	ee18 3a10 	vmov	r3, s16
 8004a9e:	4652      	mov	r2, sl
 8004aa0:	4631      	mov	r1, r6
 8004aa2:	4628      	mov	r0, r5
 8004aa4:	47b8      	blx	r7
 8004aa6:	3001      	adds	r0, #1
 8004aa8:	f43f af41 	beq.w	800492e <_printf_float+0xc2>
 8004aac:	f04f 0800 	mov.w	r8, #0
 8004ab0:	f104 091a 	add.w	r9, r4, #26
 8004ab4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004ab6:	3b01      	subs	r3, #1
 8004ab8:	4543      	cmp	r3, r8
 8004aba:	dc09      	bgt.n	8004ad0 <_printf_float+0x264>
 8004abc:	6823      	ldr	r3, [r4, #0]
 8004abe:	079b      	lsls	r3, r3, #30
 8004ac0:	f100 8105 	bmi.w	8004cce <_printf_float+0x462>
 8004ac4:	68e0      	ldr	r0, [r4, #12]
 8004ac6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8004ac8:	4298      	cmp	r0, r3
 8004aca:	bfb8      	it	lt
 8004acc:	4618      	movlt	r0, r3
 8004ace:	e730      	b.n	8004932 <_printf_float+0xc6>
 8004ad0:	2301      	movs	r3, #1
 8004ad2:	464a      	mov	r2, r9
 8004ad4:	4631      	mov	r1, r6
 8004ad6:	4628      	mov	r0, r5
 8004ad8:	47b8      	blx	r7
 8004ada:	3001      	adds	r0, #1
 8004adc:	f43f af27 	beq.w	800492e <_printf_float+0xc2>
 8004ae0:	f108 0801 	add.w	r8, r8, #1
 8004ae4:	e7e6      	b.n	8004ab4 <_printf_float+0x248>
 8004ae6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004ae8:	2b00      	cmp	r3, #0
 8004aea:	dc39      	bgt.n	8004b60 <_printf_float+0x2f4>
 8004aec:	4a1b      	ldr	r2, [pc, #108]	; (8004b5c <_printf_float+0x2f0>)
 8004aee:	2301      	movs	r3, #1
 8004af0:	4631      	mov	r1, r6
 8004af2:	4628      	mov	r0, r5
 8004af4:	47b8      	blx	r7
 8004af6:	3001      	adds	r0, #1
 8004af8:	f43f af19 	beq.w	800492e <_printf_float+0xc2>
 8004afc:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8004b00:	4313      	orrs	r3, r2
 8004b02:	d102      	bne.n	8004b0a <_printf_float+0x29e>
 8004b04:	6823      	ldr	r3, [r4, #0]
 8004b06:	07d9      	lsls	r1, r3, #31
 8004b08:	d5d8      	bpl.n	8004abc <_printf_float+0x250>
 8004b0a:	ee18 3a10 	vmov	r3, s16
 8004b0e:	4652      	mov	r2, sl
 8004b10:	4631      	mov	r1, r6
 8004b12:	4628      	mov	r0, r5
 8004b14:	47b8      	blx	r7
 8004b16:	3001      	adds	r0, #1
 8004b18:	f43f af09 	beq.w	800492e <_printf_float+0xc2>
 8004b1c:	f04f 0900 	mov.w	r9, #0
 8004b20:	f104 0a1a 	add.w	sl, r4, #26
 8004b24:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004b26:	425b      	negs	r3, r3
 8004b28:	454b      	cmp	r3, r9
 8004b2a:	dc01      	bgt.n	8004b30 <_printf_float+0x2c4>
 8004b2c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004b2e:	e792      	b.n	8004a56 <_printf_float+0x1ea>
 8004b30:	2301      	movs	r3, #1
 8004b32:	4652      	mov	r2, sl
 8004b34:	4631      	mov	r1, r6
 8004b36:	4628      	mov	r0, r5
 8004b38:	47b8      	blx	r7
 8004b3a:	3001      	adds	r0, #1
 8004b3c:	f43f aef7 	beq.w	800492e <_printf_float+0xc2>
 8004b40:	f109 0901 	add.w	r9, r9, #1
 8004b44:	e7ee      	b.n	8004b24 <_printf_float+0x2b8>
 8004b46:	bf00      	nop
 8004b48:	7fefffff 	.word	0x7fefffff
 8004b4c:	080072e0 	.word	0x080072e0
 8004b50:	080072e4 	.word	0x080072e4
 8004b54:	080072ec 	.word	0x080072ec
 8004b58:	080072e8 	.word	0x080072e8
 8004b5c:	080072f0 	.word	0x080072f0
 8004b60:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8004b62:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8004b64:	429a      	cmp	r2, r3
 8004b66:	bfa8      	it	ge
 8004b68:	461a      	movge	r2, r3
 8004b6a:	2a00      	cmp	r2, #0
 8004b6c:	4691      	mov	r9, r2
 8004b6e:	dc37      	bgt.n	8004be0 <_printf_float+0x374>
 8004b70:	f04f 0b00 	mov.w	fp, #0
 8004b74:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8004b78:	f104 021a 	add.w	r2, r4, #26
 8004b7c:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8004b7e:	9305      	str	r3, [sp, #20]
 8004b80:	eba3 0309 	sub.w	r3, r3, r9
 8004b84:	455b      	cmp	r3, fp
 8004b86:	dc33      	bgt.n	8004bf0 <_printf_float+0x384>
 8004b88:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8004b8c:	429a      	cmp	r2, r3
 8004b8e:	db3b      	blt.n	8004c08 <_printf_float+0x39c>
 8004b90:	6823      	ldr	r3, [r4, #0]
 8004b92:	07da      	lsls	r2, r3, #31
 8004b94:	d438      	bmi.n	8004c08 <_printf_float+0x39c>
 8004b96:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004b98:	9a05      	ldr	r2, [sp, #20]
 8004b9a:	9909      	ldr	r1, [sp, #36]	; 0x24
 8004b9c:	1a9a      	subs	r2, r3, r2
 8004b9e:	eba3 0901 	sub.w	r9, r3, r1
 8004ba2:	4591      	cmp	r9, r2
 8004ba4:	bfa8      	it	ge
 8004ba6:	4691      	movge	r9, r2
 8004ba8:	f1b9 0f00 	cmp.w	r9, #0
 8004bac:	dc35      	bgt.n	8004c1a <_printf_float+0x3ae>
 8004bae:	f04f 0800 	mov.w	r8, #0
 8004bb2:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8004bb6:	f104 0a1a 	add.w	sl, r4, #26
 8004bba:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8004bbe:	1a9b      	subs	r3, r3, r2
 8004bc0:	eba3 0309 	sub.w	r3, r3, r9
 8004bc4:	4543      	cmp	r3, r8
 8004bc6:	f77f af79 	ble.w	8004abc <_printf_float+0x250>
 8004bca:	2301      	movs	r3, #1
 8004bcc:	4652      	mov	r2, sl
 8004bce:	4631      	mov	r1, r6
 8004bd0:	4628      	mov	r0, r5
 8004bd2:	47b8      	blx	r7
 8004bd4:	3001      	adds	r0, #1
 8004bd6:	f43f aeaa 	beq.w	800492e <_printf_float+0xc2>
 8004bda:	f108 0801 	add.w	r8, r8, #1
 8004bde:	e7ec      	b.n	8004bba <_printf_float+0x34e>
 8004be0:	4613      	mov	r3, r2
 8004be2:	4631      	mov	r1, r6
 8004be4:	4642      	mov	r2, r8
 8004be6:	4628      	mov	r0, r5
 8004be8:	47b8      	blx	r7
 8004bea:	3001      	adds	r0, #1
 8004bec:	d1c0      	bne.n	8004b70 <_printf_float+0x304>
 8004bee:	e69e      	b.n	800492e <_printf_float+0xc2>
 8004bf0:	2301      	movs	r3, #1
 8004bf2:	4631      	mov	r1, r6
 8004bf4:	4628      	mov	r0, r5
 8004bf6:	9205      	str	r2, [sp, #20]
 8004bf8:	47b8      	blx	r7
 8004bfa:	3001      	adds	r0, #1
 8004bfc:	f43f ae97 	beq.w	800492e <_printf_float+0xc2>
 8004c00:	9a05      	ldr	r2, [sp, #20]
 8004c02:	f10b 0b01 	add.w	fp, fp, #1
 8004c06:	e7b9      	b.n	8004b7c <_printf_float+0x310>
 8004c08:	ee18 3a10 	vmov	r3, s16
 8004c0c:	4652      	mov	r2, sl
 8004c0e:	4631      	mov	r1, r6
 8004c10:	4628      	mov	r0, r5
 8004c12:	47b8      	blx	r7
 8004c14:	3001      	adds	r0, #1
 8004c16:	d1be      	bne.n	8004b96 <_printf_float+0x32a>
 8004c18:	e689      	b.n	800492e <_printf_float+0xc2>
 8004c1a:	9a05      	ldr	r2, [sp, #20]
 8004c1c:	464b      	mov	r3, r9
 8004c1e:	4442      	add	r2, r8
 8004c20:	4631      	mov	r1, r6
 8004c22:	4628      	mov	r0, r5
 8004c24:	47b8      	blx	r7
 8004c26:	3001      	adds	r0, #1
 8004c28:	d1c1      	bne.n	8004bae <_printf_float+0x342>
 8004c2a:	e680      	b.n	800492e <_printf_float+0xc2>
 8004c2c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8004c2e:	2a01      	cmp	r2, #1
 8004c30:	dc01      	bgt.n	8004c36 <_printf_float+0x3ca>
 8004c32:	07db      	lsls	r3, r3, #31
 8004c34:	d538      	bpl.n	8004ca8 <_printf_float+0x43c>
 8004c36:	2301      	movs	r3, #1
 8004c38:	4642      	mov	r2, r8
 8004c3a:	4631      	mov	r1, r6
 8004c3c:	4628      	mov	r0, r5
 8004c3e:	47b8      	blx	r7
 8004c40:	3001      	adds	r0, #1
 8004c42:	f43f ae74 	beq.w	800492e <_printf_float+0xc2>
 8004c46:	ee18 3a10 	vmov	r3, s16
 8004c4a:	4652      	mov	r2, sl
 8004c4c:	4631      	mov	r1, r6
 8004c4e:	4628      	mov	r0, r5
 8004c50:	47b8      	blx	r7
 8004c52:	3001      	adds	r0, #1
 8004c54:	f43f ae6b 	beq.w	800492e <_printf_float+0xc2>
 8004c58:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8004c5c:	2200      	movs	r2, #0
 8004c5e:	2300      	movs	r3, #0
 8004c60:	f7fb ff52 	bl	8000b08 <__aeabi_dcmpeq>
 8004c64:	b9d8      	cbnz	r0, 8004c9e <_printf_float+0x432>
 8004c66:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004c68:	f108 0201 	add.w	r2, r8, #1
 8004c6c:	3b01      	subs	r3, #1
 8004c6e:	4631      	mov	r1, r6
 8004c70:	4628      	mov	r0, r5
 8004c72:	47b8      	blx	r7
 8004c74:	3001      	adds	r0, #1
 8004c76:	d10e      	bne.n	8004c96 <_printf_float+0x42a>
 8004c78:	e659      	b.n	800492e <_printf_float+0xc2>
 8004c7a:	2301      	movs	r3, #1
 8004c7c:	4652      	mov	r2, sl
 8004c7e:	4631      	mov	r1, r6
 8004c80:	4628      	mov	r0, r5
 8004c82:	47b8      	blx	r7
 8004c84:	3001      	adds	r0, #1
 8004c86:	f43f ae52 	beq.w	800492e <_printf_float+0xc2>
 8004c8a:	f108 0801 	add.w	r8, r8, #1
 8004c8e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004c90:	3b01      	subs	r3, #1
 8004c92:	4543      	cmp	r3, r8
 8004c94:	dcf1      	bgt.n	8004c7a <_printf_float+0x40e>
 8004c96:	464b      	mov	r3, r9
 8004c98:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8004c9c:	e6dc      	b.n	8004a58 <_printf_float+0x1ec>
 8004c9e:	f04f 0800 	mov.w	r8, #0
 8004ca2:	f104 0a1a 	add.w	sl, r4, #26
 8004ca6:	e7f2      	b.n	8004c8e <_printf_float+0x422>
 8004ca8:	2301      	movs	r3, #1
 8004caa:	4642      	mov	r2, r8
 8004cac:	e7df      	b.n	8004c6e <_printf_float+0x402>
 8004cae:	2301      	movs	r3, #1
 8004cb0:	464a      	mov	r2, r9
 8004cb2:	4631      	mov	r1, r6
 8004cb4:	4628      	mov	r0, r5
 8004cb6:	47b8      	blx	r7
 8004cb8:	3001      	adds	r0, #1
 8004cba:	f43f ae38 	beq.w	800492e <_printf_float+0xc2>
 8004cbe:	f108 0801 	add.w	r8, r8, #1
 8004cc2:	68e3      	ldr	r3, [r4, #12]
 8004cc4:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8004cc6:	1a5b      	subs	r3, r3, r1
 8004cc8:	4543      	cmp	r3, r8
 8004cca:	dcf0      	bgt.n	8004cae <_printf_float+0x442>
 8004ccc:	e6fa      	b.n	8004ac4 <_printf_float+0x258>
 8004cce:	f04f 0800 	mov.w	r8, #0
 8004cd2:	f104 0919 	add.w	r9, r4, #25
 8004cd6:	e7f4      	b.n	8004cc2 <_printf_float+0x456>

08004cd8 <_printf_common>:
 8004cd8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004cdc:	4616      	mov	r6, r2
 8004cde:	4699      	mov	r9, r3
 8004ce0:	688a      	ldr	r2, [r1, #8]
 8004ce2:	690b      	ldr	r3, [r1, #16]
 8004ce4:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8004ce8:	4293      	cmp	r3, r2
 8004cea:	bfb8      	it	lt
 8004cec:	4613      	movlt	r3, r2
 8004cee:	6033      	str	r3, [r6, #0]
 8004cf0:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8004cf4:	4607      	mov	r7, r0
 8004cf6:	460c      	mov	r4, r1
 8004cf8:	b10a      	cbz	r2, 8004cfe <_printf_common+0x26>
 8004cfa:	3301      	adds	r3, #1
 8004cfc:	6033      	str	r3, [r6, #0]
 8004cfe:	6823      	ldr	r3, [r4, #0]
 8004d00:	0699      	lsls	r1, r3, #26
 8004d02:	bf42      	ittt	mi
 8004d04:	6833      	ldrmi	r3, [r6, #0]
 8004d06:	3302      	addmi	r3, #2
 8004d08:	6033      	strmi	r3, [r6, #0]
 8004d0a:	6825      	ldr	r5, [r4, #0]
 8004d0c:	f015 0506 	ands.w	r5, r5, #6
 8004d10:	d106      	bne.n	8004d20 <_printf_common+0x48>
 8004d12:	f104 0a19 	add.w	sl, r4, #25
 8004d16:	68e3      	ldr	r3, [r4, #12]
 8004d18:	6832      	ldr	r2, [r6, #0]
 8004d1a:	1a9b      	subs	r3, r3, r2
 8004d1c:	42ab      	cmp	r3, r5
 8004d1e:	dc26      	bgt.n	8004d6e <_printf_common+0x96>
 8004d20:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8004d24:	1e13      	subs	r3, r2, #0
 8004d26:	6822      	ldr	r2, [r4, #0]
 8004d28:	bf18      	it	ne
 8004d2a:	2301      	movne	r3, #1
 8004d2c:	0692      	lsls	r2, r2, #26
 8004d2e:	d42b      	bmi.n	8004d88 <_printf_common+0xb0>
 8004d30:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8004d34:	4649      	mov	r1, r9
 8004d36:	4638      	mov	r0, r7
 8004d38:	47c0      	blx	r8
 8004d3a:	3001      	adds	r0, #1
 8004d3c:	d01e      	beq.n	8004d7c <_printf_common+0xa4>
 8004d3e:	6823      	ldr	r3, [r4, #0]
 8004d40:	68e5      	ldr	r5, [r4, #12]
 8004d42:	6832      	ldr	r2, [r6, #0]
 8004d44:	f003 0306 	and.w	r3, r3, #6
 8004d48:	2b04      	cmp	r3, #4
 8004d4a:	bf08      	it	eq
 8004d4c:	1aad      	subeq	r5, r5, r2
 8004d4e:	68a3      	ldr	r3, [r4, #8]
 8004d50:	6922      	ldr	r2, [r4, #16]
 8004d52:	bf0c      	ite	eq
 8004d54:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004d58:	2500      	movne	r5, #0
 8004d5a:	4293      	cmp	r3, r2
 8004d5c:	bfc4      	itt	gt
 8004d5e:	1a9b      	subgt	r3, r3, r2
 8004d60:	18ed      	addgt	r5, r5, r3
 8004d62:	2600      	movs	r6, #0
 8004d64:	341a      	adds	r4, #26
 8004d66:	42b5      	cmp	r5, r6
 8004d68:	d11a      	bne.n	8004da0 <_printf_common+0xc8>
 8004d6a:	2000      	movs	r0, #0
 8004d6c:	e008      	b.n	8004d80 <_printf_common+0xa8>
 8004d6e:	2301      	movs	r3, #1
 8004d70:	4652      	mov	r2, sl
 8004d72:	4649      	mov	r1, r9
 8004d74:	4638      	mov	r0, r7
 8004d76:	47c0      	blx	r8
 8004d78:	3001      	adds	r0, #1
 8004d7a:	d103      	bne.n	8004d84 <_printf_common+0xac>
 8004d7c:	f04f 30ff 	mov.w	r0, #4294967295
 8004d80:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004d84:	3501      	adds	r5, #1
 8004d86:	e7c6      	b.n	8004d16 <_printf_common+0x3e>
 8004d88:	18e1      	adds	r1, r4, r3
 8004d8a:	1c5a      	adds	r2, r3, #1
 8004d8c:	2030      	movs	r0, #48	; 0x30
 8004d8e:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8004d92:	4422      	add	r2, r4
 8004d94:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8004d98:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8004d9c:	3302      	adds	r3, #2
 8004d9e:	e7c7      	b.n	8004d30 <_printf_common+0x58>
 8004da0:	2301      	movs	r3, #1
 8004da2:	4622      	mov	r2, r4
 8004da4:	4649      	mov	r1, r9
 8004da6:	4638      	mov	r0, r7
 8004da8:	47c0      	blx	r8
 8004daa:	3001      	adds	r0, #1
 8004dac:	d0e6      	beq.n	8004d7c <_printf_common+0xa4>
 8004dae:	3601      	adds	r6, #1
 8004db0:	e7d9      	b.n	8004d66 <_printf_common+0x8e>
	...

08004db4 <_printf_i>:
 8004db4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004db8:	7e0f      	ldrb	r7, [r1, #24]
 8004dba:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8004dbc:	2f78      	cmp	r7, #120	; 0x78
 8004dbe:	4691      	mov	r9, r2
 8004dc0:	4680      	mov	r8, r0
 8004dc2:	460c      	mov	r4, r1
 8004dc4:	469a      	mov	sl, r3
 8004dc6:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8004dca:	d807      	bhi.n	8004ddc <_printf_i+0x28>
 8004dcc:	2f62      	cmp	r7, #98	; 0x62
 8004dce:	d80a      	bhi.n	8004de6 <_printf_i+0x32>
 8004dd0:	2f00      	cmp	r7, #0
 8004dd2:	f000 80d8 	beq.w	8004f86 <_printf_i+0x1d2>
 8004dd6:	2f58      	cmp	r7, #88	; 0x58
 8004dd8:	f000 80a3 	beq.w	8004f22 <_printf_i+0x16e>
 8004ddc:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004de0:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8004de4:	e03a      	b.n	8004e5c <_printf_i+0xa8>
 8004de6:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8004dea:	2b15      	cmp	r3, #21
 8004dec:	d8f6      	bhi.n	8004ddc <_printf_i+0x28>
 8004dee:	a101      	add	r1, pc, #4	; (adr r1, 8004df4 <_printf_i+0x40>)
 8004df0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8004df4:	08004e4d 	.word	0x08004e4d
 8004df8:	08004e61 	.word	0x08004e61
 8004dfc:	08004ddd 	.word	0x08004ddd
 8004e00:	08004ddd 	.word	0x08004ddd
 8004e04:	08004ddd 	.word	0x08004ddd
 8004e08:	08004ddd 	.word	0x08004ddd
 8004e0c:	08004e61 	.word	0x08004e61
 8004e10:	08004ddd 	.word	0x08004ddd
 8004e14:	08004ddd 	.word	0x08004ddd
 8004e18:	08004ddd 	.word	0x08004ddd
 8004e1c:	08004ddd 	.word	0x08004ddd
 8004e20:	08004f6d 	.word	0x08004f6d
 8004e24:	08004e91 	.word	0x08004e91
 8004e28:	08004f4f 	.word	0x08004f4f
 8004e2c:	08004ddd 	.word	0x08004ddd
 8004e30:	08004ddd 	.word	0x08004ddd
 8004e34:	08004f8f 	.word	0x08004f8f
 8004e38:	08004ddd 	.word	0x08004ddd
 8004e3c:	08004e91 	.word	0x08004e91
 8004e40:	08004ddd 	.word	0x08004ddd
 8004e44:	08004ddd 	.word	0x08004ddd
 8004e48:	08004f57 	.word	0x08004f57
 8004e4c:	682b      	ldr	r3, [r5, #0]
 8004e4e:	1d1a      	adds	r2, r3, #4
 8004e50:	681b      	ldr	r3, [r3, #0]
 8004e52:	602a      	str	r2, [r5, #0]
 8004e54:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004e58:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8004e5c:	2301      	movs	r3, #1
 8004e5e:	e0a3      	b.n	8004fa8 <_printf_i+0x1f4>
 8004e60:	6820      	ldr	r0, [r4, #0]
 8004e62:	6829      	ldr	r1, [r5, #0]
 8004e64:	0606      	lsls	r6, r0, #24
 8004e66:	f101 0304 	add.w	r3, r1, #4
 8004e6a:	d50a      	bpl.n	8004e82 <_printf_i+0xce>
 8004e6c:	680e      	ldr	r6, [r1, #0]
 8004e6e:	602b      	str	r3, [r5, #0]
 8004e70:	2e00      	cmp	r6, #0
 8004e72:	da03      	bge.n	8004e7c <_printf_i+0xc8>
 8004e74:	232d      	movs	r3, #45	; 0x2d
 8004e76:	4276      	negs	r6, r6
 8004e78:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004e7c:	485e      	ldr	r0, [pc, #376]	; (8004ff8 <_printf_i+0x244>)
 8004e7e:	230a      	movs	r3, #10
 8004e80:	e019      	b.n	8004eb6 <_printf_i+0x102>
 8004e82:	680e      	ldr	r6, [r1, #0]
 8004e84:	602b      	str	r3, [r5, #0]
 8004e86:	f010 0f40 	tst.w	r0, #64	; 0x40
 8004e8a:	bf18      	it	ne
 8004e8c:	b236      	sxthne	r6, r6
 8004e8e:	e7ef      	b.n	8004e70 <_printf_i+0xbc>
 8004e90:	682b      	ldr	r3, [r5, #0]
 8004e92:	6820      	ldr	r0, [r4, #0]
 8004e94:	1d19      	adds	r1, r3, #4
 8004e96:	6029      	str	r1, [r5, #0]
 8004e98:	0601      	lsls	r1, r0, #24
 8004e9a:	d501      	bpl.n	8004ea0 <_printf_i+0xec>
 8004e9c:	681e      	ldr	r6, [r3, #0]
 8004e9e:	e002      	b.n	8004ea6 <_printf_i+0xf2>
 8004ea0:	0646      	lsls	r6, r0, #25
 8004ea2:	d5fb      	bpl.n	8004e9c <_printf_i+0xe8>
 8004ea4:	881e      	ldrh	r6, [r3, #0]
 8004ea6:	4854      	ldr	r0, [pc, #336]	; (8004ff8 <_printf_i+0x244>)
 8004ea8:	2f6f      	cmp	r7, #111	; 0x6f
 8004eaa:	bf0c      	ite	eq
 8004eac:	2308      	moveq	r3, #8
 8004eae:	230a      	movne	r3, #10
 8004eb0:	2100      	movs	r1, #0
 8004eb2:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8004eb6:	6865      	ldr	r5, [r4, #4]
 8004eb8:	60a5      	str	r5, [r4, #8]
 8004eba:	2d00      	cmp	r5, #0
 8004ebc:	bfa2      	ittt	ge
 8004ebe:	6821      	ldrge	r1, [r4, #0]
 8004ec0:	f021 0104 	bicge.w	r1, r1, #4
 8004ec4:	6021      	strge	r1, [r4, #0]
 8004ec6:	b90e      	cbnz	r6, 8004ecc <_printf_i+0x118>
 8004ec8:	2d00      	cmp	r5, #0
 8004eca:	d04d      	beq.n	8004f68 <_printf_i+0x1b4>
 8004ecc:	4615      	mov	r5, r2
 8004ece:	fbb6 f1f3 	udiv	r1, r6, r3
 8004ed2:	fb03 6711 	mls	r7, r3, r1, r6
 8004ed6:	5dc7      	ldrb	r7, [r0, r7]
 8004ed8:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8004edc:	4637      	mov	r7, r6
 8004ede:	42bb      	cmp	r3, r7
 8004ee0:	460e      	mov	r6, r1
 8004ee2:	d9f4      	bls.n	8004ece <_printf_i+0x11a>
 8004ee4:	2b08      	cmp	r3, #8
 8004ee6:	d10b      	bne.n	8004f00 <_printf_i+0x14c>
 8004ee8:	6823      	ldr	r3, [r4, #0]
 8004eea:	07de      	lsls	r6, r3, #31
 8004eec:	d508      	bpl.n	8004f00 <_printf_i+0x14c>
 8004eee:	6923      	ldr	r3, [r4, #16]
 8004ef0:	6861      	ldr	r1, [r4, #4]
 8004ef2:	4299      	cmp	r1, r3
 8004ef4:	bfde      	ittt	le
 8004ef6:	2330      	movle	r3, #48	; 0x30
 8004ef8:	f805 3c01 	strble.w	r3, [r5, #-1]
 8004efc:	f105 35ff 	addle.w	r5, r5, #4294967295
 8004f00:	1b52      	subs	r2, r2, r5
 8004f02:	6122      	str	r2, [r4, #16]
 8004f04:	f8cd a000 	str.w	sl, [sp]
 8004f08:	464b      	mov	r3, r9
 8004f0a:	aa03      	add	r2, sp, #12
 8004f0c:	4621      	mov	r1, r4
 8004f0e:	4640      	mov	r0, r8
 8004f10:	f7ff fee2 	bl	8004cd8 <_printf_common>
 8004f14:	3001      	adds	r0, #1
 8004f16:	d14c      	bne.n	8004fb2 <_printf_i+0x1fe>
 8004f18:	f04f 30ff 	mov.w	r0, #4294967295
 8004f1c:	b004      	add	sp, #16
 8004f1e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004f22:	4835      	ldr	r0, [pc, #212]	; (8004ff8 <_printf_i+0x244>)
 8004f24:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8004f28:	6829      	ldr	r1, [r5, #0]
 8004f2a:	6823      	ldr	r3, [r4, #0]
 8004f2c:	f851 6b04 	ldr.w	r6, [r1], #4
 8004f30:	6029      	str	r1, [r5, #0]
 8004f32:	061d      	lsls	r5, r3, #24
 8004f34:	d514      	bpl.n	8004f60 <_printf_i+0x1ac>
 8004f36:	07df      	lsls	r7, r3, #31
 8004f38:	bf44      	itt	mi
 8004f3a:	f043 0320 	orrmi.w	r3, r3, #32
 8004f3e:	6023      	strmi	r3, [r4, #0]
 8004f40:	b91e      	cbnz	r6, 8004f4a <_printf_i+0x196>
 8004f42:	6823      	ldr	r3, [r4, #0]
 8004f44:	f023 0320 	bic.w	r3, r3, #32
 8004f48:	6023      	str	r3, [r4, #0]
 8004f4a:	2310      	movs	r3, #16
 8004f4c:	e7b0      	b.n	8004eb0 <_printf_i+0xfc>
 8004f4e:	6823      	ldr	r3, [r4, #0]
 8004f50:	f043 0320 	orr.w	r3, r3, #32
 8004f54:	6023      	str	r3, [r4, #0]
 8004f56:	2378      	movs	r3, #120	; 0x78
 8004f58:	4828      	ldr	r0, [pc, #160]	; (8004ffc <_printf_i+0x248>)
 8004f5a:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8004f5e:	e7e3      	b.n	8004f28 <_printf_i+0x174>
 8004f60:	0659      	lsls	r1, r3, #25
 8004f62:	bf48      	it	mi
 8004f64:	b2b6      	uxthmi	r6, r6
 8004f66:	e7e6      	b.n	8004f36 <_printf_i+0x182>
 8004f68:	4615      	mov	r5, r2
 8004f6a:	e7bb      	b.n	8004ee4 <_printf_i+0x130>
 8004f6c:	682b      	ldr	r3, [r5, #0]
 8004f6e:	6826      	ldr	r6, [r4, #0]
 8004f70:	6961      	ldr	r1, [r4, #20]
 8004f72:	1d18      	adds	r0, r3, #4
 8004f74:	6028      	str	r0, [r5, #0]
 8004f76:	0635      	lsls	r5, r6, #24
 8004f78:	681b      	ldr	r3, [r3, #0]
 8004f7a:	d501      	bpl.n	8004f80 <_printf_i+0x1cc>
 8004f7c:	6019      	str	r1, [r3, #0]
 8004f7e:	e002      	b.n	8004f86 <_printf_i+0x1d2>
 8004f80:	0670      	lsls	r0, r6, #25
 8004f82:	d5fb      	bpl.n	8004f7c <_printf_i+0x1c8>
 8004f84:	8019      	strh	r1, [r3, #0]
 8004f86:	2300      	movs	r3, #0
 8004f88:	6123      	str	r3, [r4, #16]
 8004f8a:	4615      	mov	r5, r2
 8004f8c:	e7ba      	b.n	8004f04 <_printf_i+0x150>
 8004f8e:	682b      	ldr	r3, [r5, #0]
 8004f90:	1d1a      	adds	r2, r3, #4
 8004f92:	602a      	str	r2, [r5, #0]
 8004f94:	681d      	ldr	r5, [r3, #0]
 8004f96:	6862      	ldr	r2, [r4, #4]
 8004f98:	2100      	movs	r1, #0
 8004f9a:	4628      	mov	r0, r5
 8004f9c:	f7fb f940 	bl	8000220 <memchr>
 8004fa0:	b108      	cbz	r0, 8004fa6 <_printf_i+0x1f2>
 8004fa2:	1b40      	subs	r0, r0, r5
 8004fa4:	6060      	str	r0, [r4, #4]
 8004fa6:	6863      	ldr	r3, [r4, #4]
 8004fa8:	6123      	str	r3, [r4, #16]
 8004faa:	2300      	movs	r3, #0
 8004fac:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004fb0:	e7a8      	b.n	8004f04 <_printf_i+0x150>
 8004fb2:	6923      	ldr	r3, [r4, #16]
 8004fb4:	462a      	mov	r2, r5
 8004fb6:	4649      	mov	r1, r9
 8004fb8:	4640      	mov	r0, r8
 8004fba:	47d0      	blx	sl
 8004fbc:	3001      	adds	r0, #1
 8004fbe:	d0ab      	beq.n	8004f18 <_printf_i+0x164>
 8004fc0:	6823      	ldr	r3, [r4, #0]
 8004fc2:	079b      	lsls	r3, r3, #30
 8004fc4:	d413      	bmi.n	8004fee <_printf_i+0x23a>
 8004fc6:	68e0      	ldr	r0, [r4, #12]
 8004fc8:	9b03      	ldr	r3, [sp, #12]
 8004fca:	4298      	cmp	r0, r3
 8004fcc:	bfb8      	it	lt
 8004fce:	4618      	movlt	r0, r3
 8004fd0:	e7a4      	b.n	8004f1c <_printf_i+0x168>
 8004fd2:	2301      	movs	r3, #1
 8004fd4:	4632      	mov	r2, r6
 8004fd6:	4649      	mov	r1, r9
 8004fd8:	4640      	mov	r0, r8
 8004fda:	47d0      	blx	sl
 8004fdc:	3001      	adds	r0, #1
 8004fde:	d09b      	beq.n	8004f18 <_printf_i+0x164>
 8004fe0:	3501      	adds	r5, #1
 8004fe2:	68e3      	ldr	r3, [r4, #12]
 8004fe4:	9903      	ldr	r1, [sp, #12]
 8004fe6:	1a5b      	subs	r3, r3, r1
 8004fe8:	42ab      	cmp	r3, r5
 8004fea:	dcf2      	bgt.n	8004fd2 <_printf_i+0x21e>
 8004fec:	e7eb      	b.n	8004fc6 <_printf_i+0x212>
 8004fee:	2500      	movs	r5, #0
 8004ff0:	f104 0619 	add.w	r6, r4, #25
 8004ff4:	e7f5      	b.n	8004fe2 <_printf_i+0x22e>
 8004ff6:	bf00      	nop
 8004ff8:	080072f2 	.word	0x080072f2
 8004ffc:	08007303 	.word	0x08007303

08005000 <iprintf>:
 8005000:	b40f      	push	{r0, r1, r2, r3}
 8005002:	4b0a      	ldr	r3, [pc, #40]	; (800502c <iprintf+0x2c>)
 8005004:	b513      	push	{r0, r1, r4, lr}
 8005006:	681c      	ldr	r4, [r3, #0]
 8005008:	b124      	cbz	r4, 8005014 <iprintf+0x14>
 800500a:	69a3      	ldr	r3, [r4, #24]
 800500c:	b913      	cbnz	r3, 8005014 <iprintf+0x14>
 800500e:	4620      	mov	r0, r4
 8005010:	f001 f8da 	bl	80061c8 <__sinit>
 8005014:	ab05      	add	r3, sp, #20
 8005016:	9a04      	ldr	r2, [sp, #16]
 8005018:	68a1      	ldr	r1, [r4, #8]
 800501a:	9301      	str	r3, [sp, #4]
 800501c:	4620      	mov	r0, r4
 800501e:	f001 fe97 	bl	8006d50 <_vfiprintf_r>
 8005022:	b002      	add	sp, #8
 8005024:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005028:	b004      	add	sp, #16
 800502a:	4770      	bx	lr
 800502c:	2000000c 	.word	0x2000000c

08005030 <_puts_r>:
 8005030:	b570      	push	{r4, r5, r6, lr}
 8005032:	460e      	mov	r6, r1
 8005034:	4605      	mov	r5, r0
 8005036:	b118      	cbz	r0, 8005040 <_puts_r+0x10>
 8005038:	6983      	ldr	r3, [r0, #24]
 800503a:	b90b      	cbnz	r3, 8005040 <_puts_r+0x10>
 800503c:	f001 f8c4 	bl	80061c8 <__sinit>
 8005040:	69ab      	ldr	r3, [r5, #24]
 8005042:	68ac      	ldr	r4, [r5, #8]
 8005044:	b913      	cbnz	r3, 800504c <_puts_r+0x1c>
 8005046:	4628      	mov	r0, r5
 8005048:	f001 f8be 	bl	80061c8 <__sinit>
 800504c:	4b2c      	ldr	r3, [pc, #176]	; (8005100 <_puts_r+0xd0>)
 800504e:	429c      	cmp	r4, r3
 8005050:	d120      	bne.n	8005094 <_puts_r+0x64>
 8005052:	686c      	ldr	r4, [r5, #4]
 8005054:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8005056:	07db      	lsls	r3, r3, #31
 8005058:	d405      	bmi.n	8005066 <_puts_r+0x36>
 800505a:	89a3      	ldrh	r3, [r4, #12]
 800505c:	0598      	lsls	r0, r3, #22
 800505e:	d402      	bmi.n	8005066 <_puts_r+0x36>
 8005060:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8005062:	f001 f954 	bl	800630e <__retarget_lock_acquire_recursive>
 8005066:	89a3      	ldrh	r3, [r4, #12]
 8005068:	0719      	lsls	r1, r3, #28
 800506a:	d51d      	bpl.n	80050a8 <_puts_r+0x78>
 800506c:	6923      	ldr	r3, [r4, #16]
 800506e:	b1db      	cbz	r3, 80050a8 <_puts_r+0x78>
 8005070:	3e01      	subs	r6, #1
 8005072:	68a3      	ldr	r3, [r4, #8]
 8005074:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8005078:	3b01      	subs	r3, #1
 800507a:	60a3      	str	r3, [r4, #8]
 800507c:	bb39      	cbnz	r1, 80050ce <_puts_r+0x9e>
 800507e:	2b00      	cmp	r3, #0
 8005080:	da38      	bge.n	80050f4 <_puts_r+0xc4>
 8005082:	4622      	mov	r2, r4
 8005084:	210a      	movs	r1, #10
 8005086:	4628      	mov	r0, r5
 8005088:	f000 f848 	bl	800511c <__swbuf_r>
 800508c:	3001      	adds	r0, #1
 800508e:	d011      	beq.n	80050b4 <_puts_r+0x84>
 8005090:	250a      	movs	r5, #10
 8005092:	e011      	b.n	80050b8 <_puts_r+0x88>
 8005094:	4b1b      	ldr	r3, [pc, #108]	; (8005104 <_puts_r+0xd4>)
 8005096:	429c      	cmp	r4, r3
 8005098:	d101      	bne.n	800509e <_puts_r+0x6e>
 800509a:	68ac      	ldr	r4, [r5, #8]
 800509c:	e7da      	b.n	8005054 <_puts_r+0x24>
 800509e:	4b1a      	ldr	r3, [pc, #104]	; (8005108 <_puts_r+0xd8>)
 80050a0:	429c      	cmp	r4, r3
 80050a2:	bf08      	it	eq
 80050a4:	68ec      	ldreq	r4, [r5, #12]
 80050a6:	e7d5      	b.n	8005054 <_puts_r+0x24>
 80050a8:	4621      	mov	r1, r4
 80050aa:	4628      	mov	r0, r5
 80050ac:	f000 f888 	bl	80051c0 <__swsetup_r>
 80050b0:	2800      	cmp	r0, #0
 80050b2:	d0dd      	beq.n	8005070 <_puts_r+0x40>
 80050b4:	f04f 35ff 	mov.w	r5, #4294967295
 80050b8:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80050ba:	07da      	lsls	r2, r3, #31
 80050bc:	d405      	bmi.n	80050ca <_puts_r+0x9a>
 80050be:	89a3      	ldrh	r3, [r4, #12]
 80050c0:	059b      	lsls	r3, r3, #22
 80050c2:	d402      	bmi.n	80050ca <_puts_r+0x9a>
 80050c4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80050c6:	f001 f923 	bl	8006310 <__retarget_lock_release_recursive>
 80050ca:	4628      	mov	r0, r5
 80050cc:	bd70      	pop	{r4, r5, r6, pc}
 80050ce:	2b00      	cmp	r3, #0
 80050d0:	da04      	bge.n	80050dc <_puts_r+0xac>
 80050d2:	69a2      	ldr	r2, [r4, #24]
 80050d4:	429a      	cmp	r2, r3
 80050d6:	dc06      	bgt.n	80050e6 <_puts_r+0xb6>
 80050d8:	290a      	cmp	r1, #10
 80050da:	d004      	beq.n	80050e6 <_puts_r+0xb6>
 80050dc:	6823      	ldr	r3, [r4, #0]
 80050de:	1c5a      	adds	r2, r3, #1
 80050e0:	6022      	str	r2, [r4, #0]
 80050e2:	7019      	strb	r1, [r3, #0]
 80050e4:	e7c5      	b.n	8005072 <_puts_r+0x42>
 80050e6:	4622      	mov	r2, r4
 80050e8:	4628      	mov	r0, r5
 80050ea:	f000 f817 	bl	800511c <__swbuf_r>
 80050ee:	3001      	adds	r0, #1
 80050f0:	d1bf      	bne.n	8005072 <_puts_r+0x42>
 80050f2:	e7df      	b.n	80050b4 <_puts_r+0x84>
 80050f4:	6823      	ldr	r3, [r4, #0]
 80050f6:	250a      	movs	r5, #10
 80050f8:	1c5a      	adds	r2, r3, #1
 80050fa:	6022      	str	r2, [r4, #0]
 80050fc:	701d      	strb	r5, [r3, #0]
 80050fe:	e7db      	b.n	80050b8 <_puts_r+0x88>
 8005100:	080073c4 	.word	0x080073c4
 8005104:	080073e4 	.word	0x080073e4
 8005108:	080073a4 	.word	0x080073a4

0800510c <puts>:
 800510c:	4b02      	ldr	r3, [pc, #8]	; (8005118 <puts+0xc>)
 800510e:	4601      	mov	r1, r0
 8005110:	6818      	ldr	r0, [r3, #0]
 8005112:	f7ff bf8d 	b.w	8005030 <_puts_r>
 8005116:	bf00      	nop
 8005118:	2000000c 	.word	0x2000000c

0800511c <__swbuf_r>:
 800511c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800511e:	460e      	mov	r6, r1
 8005120:	4614      	mov	r4, r2
 8005122:	4605      	mov	r5, r0
 8005124:	b118      	cbz	r0, 800512e <__swbuf_r+0x12>
 8005126:	6983      	ldr	r3, [r0, #24]
 8005128:	b90b      	cbnz	r3, 800512e <__swbuf_r+0x12>
 800512a:	f001 f84d 	bl	80061c8 <__sinit>
 800512e:	4b21      	ldr	r3, [pc, #132]	; (80051b4 <__swbuf_r+0x98>)
 8005130:	429c      	cmp	r4, r3
 8005132:	d12b      	bne.n	800518c <__swbuf_r+0x70>
 8005134:	686c      	ldr	r4, [r5, #4]
 8005136:	69a3      	ldr	r3, [r4, #24]
 8005138:	60a3      	str	r3, [r4, #8]
 800513a:	89a3      	ldrh	r3, [r4, #12]
 800513c:	071a      	lsls	r2, r3, #28
 800513e:	d52f      	bpl.n	80051a0 <__swbuf_r+0x84>
 8005140:	6923      	ldr	r3, [r4, #16]
 8005142:	b36b      	cbz	r3, 80051a0 <__swbuf_r+0x84>
 8005144:	6923      	ldr	r3, [r4, #16]
 8005146:	6820      	ldr	r0, [r4, #0]
 8005148:	1ac0      	subs	r0, r0, r3
 800514a:	6963      	ldr	r3, [r4, #20]
 800514c:	b2f6      	uxtb	r6, r6
 800514e:	4283      	cmp	r3, r0
 8005150:	4637      	mov	r7, r6
 8005152:	dc04      	bgt.n	800515e <__swbuf_r+0x42>
 8005154:	4621      	mov	r1, r4
 8005156:	4628      	mov	r0, r5
 8005158:	f000 ffa2 	bl	80060a0 <_fflush_r>
 800515c:	bb30      	cbnz	r0, 80051ac <__swbuf_r+0x90>
 800515e:	68a3      	ldr	r3, [r4, #8]
 8005160:	3b01      	subs	r3, #1
 8005162:	60a3      	str	r3, [r4, #8]
 8005164:	6823      	ldr	r3, [r4, #0]
 8005166:	1c5a      	adds	r2, r3, #1
 8005168:	6022      	str	r2, [r4, #0]
 800516a:	701e      	strb	r6, [r3, #0]
 800516c:	6963      	ldr	r3, [r4, #20]
 800516e:	3001      	adds	r0, #1
 8005170:	4283      	cmp	r3, r0
 8005172:	d004      	beq.n	800517e <__swbuf_r+0x62>
 8005174:	89a3      	ldrh	r3, [r4, #12]
 8005176:	07db      	lsls	r3, r3, #31
 8005178:	d506      	bpl.n	8005188 <__swbuf_r+0x6c>
 800517a:	2e0a      	cmp	r6, #10
 800517c:	d104      	bne.n	8005188 <__swbuf_r+0x6c>
 800517e:	4621      	mov	r1, r4
 8005180:	4628      	mov	r0, r5
 8005182:	f000 ff8d 	bl	80060a0 <_fflush_r>
 8005186:	b988      	cbnz	r0, 80051ac <__swbuf_r+0x90>
 8005188:	4638      	mov	r0, r7
 800518a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800518c:	4b0a      	ldr	r3, [pc, #40]	; (80051b8 <__swbuf_r+0x9c>)
 800518e:	429c      	cmp	r4, r3
 8005190:	d101      	bne.n	8005196 <__swbuf_r+0x7a>
 8005192:	68ac      	ldr	r4, [r5, #8]
 8005194:	e7cf      	b.n	8005136 <__swbuf_r+0x1a>
 8005196:	4b09      	ldr	r3, [pc, #36]	; (80051bc <__swbuf_r+0xa0>)
 8005198:	429c      	cmp	r4, r3
 800519a:	bf08      	it	eq
 800519c:	68ec      	ldreq	r4, [r5, #12]
 800519e:	e7ca      	b.n	8005136 <__swbuf_r+0x1a>
 80051a0:	4621      	mov	r1, r4
 80051a2:	4628      	mov	r0, r5
 80051a4:	f000 f80c 	bl	80051c0 <__swsetup_r>
 80051a8:	2800      	cmp	r0, #0
 80051aa:	d0cb      	beq.n	8005144 <__swbuf_r+0x28>
 80051ac:	f04f 37ff 	mov.w	r7, #4294967295
 80051b0:	e7ea      	b.n	8005188 <__swbuf_r+0x6c>
 80051b2:	bf00      	nop
 80051b4:	080073c4 	.word	0x080073c4
 80051b8:	080073e4 	.word	0x080073e4
 80051bc:	080073a4 	.word	0x080073a4

080051c0 <__swsetup_r>:
 80051c0:	4b32      	ldr	r3, [pc, #200]	; (800528c <__swsetup_r+0xcc>)
 80051c2:	b570      	push	{r4, r5, r6, lr}
 80051c4:	681d      	ldr	r5, [r3, #0]
 80051c6:	4606      	mov	r6, r0
 80051c8:	460c      	mov	r4, r1
 80051ca:	b125      	cbz	r5, 80051d6 <__swsetup_r+0x16>
 80051cc:	69ab      	ldr	r3, [r5, #24]
 80051ce:	b913      	cbnz	r3, 80051d6 <__swsetup_r+0x16>
 80051d0:	4628      	mov	r0, r5
 80051d2:	f000 fff9 	bl	80061c8 <__sinit>
 80051d6:	4b2e      	ldr	r3, [pc, #184]	; (8005290 <__swsetup_r+0xd0>)
 80051d8:	429c      	cmp	r4, r3
 80051da:	d10f      	bne.n	80051fc <__swsetup_r+0x3c>
 80051dc:	686c      	ldr	r4, [r5, #4]
 80051de:	89a3      	ldrh	r3, [r4, #12]
 80051e0:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80051e4:	0719      	lsls	r1, r3, #28
 80051e6:	d42c      	bmi.n	8005242 <__swsetup_r+0x82>
 80051e8:	06dd      	lsls	r5, r3, #27
 80051ea:	d411      	bmi.n	8005210 <__swsetup_r+0x50>
 80051ec:	2309      	movs	r3, #9
 80051ee:	6033      	str	r3, [r6, #0]
 80051f0:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 80051f4:	81a3      	strh	r3, [r4, #12]
 80051f6:	f04f 30ff 	mov.w	r0, #4294967295
 80051fa:	e03e      	b.n	800527a <__swsetup_r+0xba>
 80051fc:	4b25      	ldr	r3, [pc, #148]	; (8005294 <__swsetup_r+0xd4>)
 80051fe:	429c      	cmp	r4, r3
 8005200:	d101      	bne.n	8005206 <__swsetup_r+0x46>
 8005202:	68ac      	ldr	r4, [r5, #8]
 8005204:	e7eb      	b.n	80051de <__swsetup_r+0x1e>
 8005206:	4b24      	ldr	r3, [pc, #144]	; (8005298 <__swsetup_r+0xd8>)
 8005208:	429c      	cmp	r4, r3
 800520a:	bf08      	it	eq
 800520c:	68ec      	ldreq	r4, [r5, #12]
 800520e:	e7e6      	b.n	80051de <__swsetup_r+0x1e>
 8005210:	0758      	lsls	r0, r3, #29
 8005212:	d512      	bpl.n	800523a <__swsetup_r+0x7a>
 8005214:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8005216:	b141      	cbz	r1, 800522a <__swsetup_r+0x6a>
 8005218:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800521c:	4299      	cmp	r1, r3
 800521e:	d002      	beq.n	8005226 <__swsetup_r+0x66>
 8005220:	4630      	mov	r0, r6
 8005222:	f001 fc8b 	bl	8006b3c <_free_r>
 8005226:	2300      	movs	r3, #0
 8005228:	6363      	str	r3, [r4, #52]	; 0x34
 800522a:	89a3      	ldrh	r3, [r4, #12]
 800522c:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8005230:	81a3      	strh	r3, [r4, #12]
 8005232:	2300      	movs	r3, #0
 8005234:	6063      	str	r3, [r4, #4]
 8005236:	6923      	ldr	r3, [r4, #16]
 8005238:	6023      	str	r3, [r4, #0]
 800523a:	89a3      	ldrh	r3, [r4, #12]
 800523c:	f043 0308 	orr.w	r3, r3, #8
 8005240:	81a3      	strh	r3, [r4, #12]
 8005242:	6923      	ldr	r3, [r4, #16]
 8005244:	b94b      	cbnz	r3, 800525a <__swsetup_r+0x9a>
 8005246:	89a3      	ldrh	r3, [r4, #12]
 8005248:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800524c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005250:	d003      	beq.n	800525a <__swsetup_r+0x9a>
 8005252:	4621      	mov	r1, r4
 8005254:	4630      	mov	r0, r6
 8005256:	f001 f881 	bl	800635c <__smakebuf_r>
 800525a:	89a0      	ldrh	r0, [r4, #12]
 800525c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8005260:	f010 0301 	ands.w	r3, r0, #1
 8005264:	d00a      	beq.n	800527c <__swsetup_r+0xbc>
 8005266:	2300      	movs	r3, #0
 8005268:	60a3      	str	r3, [r4, #8]
 800526a:	6963      	ldr	r3, [r4, #20]
 800526c:	425b      	negs	r3, r3
 800526e:	61a3      	str	r3, [r4, #24]
 8005270:	6923      	ldr	r3, [r4, #16]
 8005272:	b943      	cbnz	r3, 8005286 <__swsetup_r+0xc6>
 8005274:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8005278:	d1ba      	bne.n	80051f0 <__swsetup_r+0x30>
 800527a:	bd70      	pop	{r4, r5, r6, pc}
 800527c:	0781      	lsls	r1, r0, #30
 800527e:	bf58      	it	pl
 8005280:	6963      	ldrpl	r3, [r4, #20]
 8005282:	60a3      	str	r3, [r4, #8]
 8005284:	e7f4      	b.n	8005270 <__swsetup_r+0xb0>
 8005286:	2000      	movs	r0, #0
 8005288:	e7f7      	b.n	800527a <__swsetup_r+0xba>
 800528a:	bf00      	nop
 800528c:	2000000c 	.word	0x2000000c
 8005290:	080073c4 	.word	0x080073c4
 8005294:	080073e4 	.word	0x080073e4
 8005298:	080073a4 	.word	0x080073a4

0800529c <quorem>:
 800529c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80052a0:	6903      	ldr	r3, [r0, #16]
 80052a2:	690c      	ldr	r4, [r1, #16]
 80052a4:	42a3      	cmp	r3, r4
 80052a6:	4607      	mov	r7, r0
 80052a8:	f2c0 8081 	blt.w	80053ae <quorem+0x112>
 80052ac:	3c01      	subs	r4, #1
 80052ae:	f101 0814 	add.w	r8, r1, #20
 80052b2:	f100 0514 	add.w	r5, r0, #20
 80052b6:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80052ba:	9301      	str	r3, [sp, #4]
 80052bc:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80052c0:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80052c4:	3301      	adds	r3, #1
 80052c6:	429a      	cmp	r2, r3
 80052c8:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 80052cc:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80052d0:	fbb2 f6f3 	udiv	r6, r2, r3
 80052d4:	d331      	bcc.n	800533a <quorem+0x9e>
 80052d6:	f04f 0e00 	mov.w	lr, #0
 80052da:	4640      	mov	r0, r8
 80052dc:	46ac      	mov	ip, r5
 80052de:	46f2      	mov	sl, lr
 80052e0:	f850 2b04 	ldr.w	r2, [r0], #4
 80052e4:	b293      	uxth	r3, r2
 80052e6:	fb06 e303 	mla	r3, r6, r3, lr
 80052ea:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 80052ee:	b29b      	uxth	r3, r3
 80052f0:	ebaa 0303 	sub.w	r3, sl, r3
 80052f4:	f8dc a000 	ldr.w	sl, [ip]
 80052f8:	0c12      	lsrs	r2, r2, #16
 80052fa:	fa13 f38a 	uxtah	r3, r3, sl
 80052fe:	fb06 e202 	mla	r2, r6, r2, lr
 8005302:	9300      	str	r3, [sp, #0]
 8005304:	9b00      	ldr	r3, [sp, #0]
 8005306:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800530a:	b292      	uxth	r2, r2
 800530c:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8005310:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8005314:	f8bd 3000 	ldrh.w	r3, [sp]
 8005318:	4581      	cmp	r9, r0
 800531a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800531e:	f84c 3b04 	str.w	r3, [ip], #4
 8005322:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8005326:	d2db      	bcs.n	80052e0 <quorem+0x44>
 8005328:	f855 300b 	ldr.w	r3, [r5, fp]
 800532c:	b92b      	cbnz	r3, 800533a <quorem+0x9e>
 800532e:	9b01      	ldr	r3, [sp, #4]
 8005330:	3b04      	subs	r3, #4
 8005332:	429d      	cmp	r5, r3
 8005334:	461a      	mov	r2, r3
 8005336:	d32e      	bcc.n	8005396 <quorem+0xfa>
 8005338:	613c      	str	r4, [r7, #16]
 800533a:	4638      	mov	r0, r7
 800533c:	f001 fae6 	bl	800690c <__mcmp>
 8005340:	2800      	cmp	r0, #0
 8005342:	db24      	blt.n	800538e <quorem+0xf2>
 8005344:	3601      	adds	r6, #1
 8005346:	4628      	mov	r0, r5
 8005348:	f04f 0c00 	mov.w	ip, #0
 800534c:	f858 2b04 	ldr.w	r2, [r8], #4
 8005350:	f8d0 e000 	ldr.w	lr, [r0]
 8005354:	b293      	uxth	r3, r2
 8005356:	ebac 0303 	sub.w	r3, ip, r3
 800535a:	0c12      	lsrs	r2, r2, #16
 800535c:	fa13 f38e 	uxtah	r3, r3, lr
 8005360:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8005364:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8005368:	b29b      	uxth	r3, r3
 800536a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800536e:	45c1      	cmp	r9, r8
 8005370:	f840 3b04 	str.w	r3, [r0], #4
 8005374:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8005378:	d2e8      	bcs.n	800534c <quorem+0xb0>
 800537a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800537e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8005382:	b922      	cbnz	r2, 800538e <quorem+0xf2>
 8005384:	3b04      	subs	r3, #4
 8005386:	429d      	cmp	r5, r3
 8005388:	461a      	mov	r2, r3
 800538a:	d30a      	bcc.n	80053a2 <quorem+0x106>
 800538c:	613c      	str	r4, [r7, #16]
 800538e:	4630      	mov	r0, r6
 8005390:	b003      	add	sp, #12
 8005392:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005396:	6812      	ldr	r2, [r2, #0]
 8005398:	3b04      	subs	r3, #4
 800539a:	2a00      	cmp	r2, #0
 800539c:	d1cc      	bne.n	8005338 <quorem+0x9c>
 800539e:	3c01      	subs	r4, #1
 80053a0:	e7c7      	b.n	8005332 <quorem+0x96>
 80053a2:	6812      	ldr	r2, [r2, #0]
 80053a4:	3b04      	subs	r3, #4
 80053a6:	2a00      	cmp	r2, #0
 80053a8:	d1f0      	bne.n	800538c <quorem+0xf0>
 80053aa:	3c01      	subs	r4, #1
 80053ac:	e7eb      	b.n	8005386 <quorem+0xea>
 80053ae:	2000      	movs	r0, #0
 80053b0:	e7ee      	b.n	8005390 <quorem+0xf4>
 80053b2:	0000      	movs	r0, r0
 80053b4:	0000      	movs	r0, r0
	...

080053b8 <_dtoa_r>:
 80053b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80053bc:	ed2d 8b04 	vpush	{d8-d9}
 80053c0:	ec57 6b10 	vmov	r6, r7, d0
 80053c4:	b093      	sub	sp, #76	; 0x4c
 80053c6:	6a45      	ldr	r5, [r0, #36]	; 0x24
 80053c8:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 80053cc:	9106      	str	r1, [sp, #24]
 80053ce:	ee10 aa10 	vmov	sl, s0
 80053d2:	4604      	mov	r4, r0
 80053d4:	9209      	str	r2, [sp, #36]	; 0x24
 80053d6:	930c      	str	r3, [sp, #48]	; 0x30
 80053d8:	46bb      	mov	fp, r7
 80053da:	b975      	cbnz	r5, 80053fa <_dtoa_r+0x42>
 80053dc:	2010      	movs	r0, #16
 80053de:	f000 fffd 	bl	80063dc <malloc>
 80053e2:	4602      	mov	r2, r0
 80053e4:	6260      	str	r0, [r4, #36]	; 0x24
 80053e6:	b920      	cbnz	r0, 80053f2 <_dtoa_r+0x3a>
 80053e8:	4ba7      	ldr	r3, [pc, #668]	; (8005688 <_dtoa_r+0x2d0>)
 80053ea:	21ea      	movs	r1, #234	; 0xea
 80053ec:	48a7      	ldr	r0, [pc, #668]	; (800568c <_dtoa_r+0x2d4>)
 80053ee:	f001 fe45 	bl	800707c <__assert_func>
 80053f2:	e9c0 5501 	strd	r5, r5, [r0, #4]
 80053f6:	6005      	str	r5, [r0, #0]
 80053f8:	60c5      	str	r5, [r0, #12]
 80053fa:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80053fc:	6819      	ldr	r1, [r3, #0]
 80053fe:	b151      	cbz	r1, 8005416 <_dtoa_r+0x5e>
 8005400:	685a      	ldr	r2, [r3, #4]
 8005402:	604a      	str	r2, [r1, #4]
 8005404:	2301      	movs	r3, #1
 8005406:	4093      	lsls	r3, r2
 8005408:	608b      	str	r3, [r1, #8]
 800540a:	4620      	mov	r0, r4
 800540c:	f001 f83c 	bl	8006488 <_Bfree>
 8005410:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005412:	2200      	movs	r2, #0
 8005414:	601a      	str	r2, [r3, #0]
 8005416:	1e3b      	subs	r3, r7, #0
 8005418:	bfaa      	itet	ge
 800541a:	2300      	movge	r3, #0
 800541c:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 8005420:	f8c8 3000 	strge.w	r3, [r8]
 8005424:	4b9a      	ldr	r3, [pc, #616]	; (8005690 <_dtoa_r+0x2d8>)
 8005426:	bfbc      	itt	lt
 8005428:	2201      	movlt	r2, #1
 800542a:	f8c8 2000 	strlt.w	r2, [r8]
 800542e:	ea33 030b 	bics.w	r3, r3, fp
 8005432:	d11b      	bne.n	800546c <_dtoa_r+0xb4>
 8005434:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8005436:	f242 730f 	movw	r3, #9999	; 0x270f
 800543a:	6013      	str	r3, [r2, #0]
 800543c:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8005440:	4333      	orrs	r3, r6
 8005442:	f000 8592 	beq.w	8005f6a <_dtoa_r+0xbb2>
 8005446:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005448:	b963      	cbnz	r3, 8005464 <_dtoa_r+0xac>
 800544a:	4b92      	ldr	r3, [pc, #584]	; (8005694 <_dtoa_r+0x2dc>)
 800544c:	e022      	b.n	8005494 <_dtoa_r+0xdc>
 800544e:	4b92      	ldr	r3, [pc, #584]	; (8005698 <_dtoa_r+0x2e0>)
 8005450:	9301      	str	r3, [sp, #4]
 8005452:	3308      	adds	r3, #8
 8005454:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8005456:	6013      	str	r3, [r2, #0]
 8005458:	9801      	ldr	r0, [sp, #4]
 800545a:	b013      	add	sp, #76	; 0x4c
 800545c:	ecbd 8b04 	vpop	{d8-d9}
 8005460:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005464:	4b8b      	ldr	r3, [pc, #556]	; (8005694 <_dtoa_r+0x2dc>)
 8005466:	9301      	str	r3, [sp, #4]
 8005468:	3303      	adds	r3, #3
 800546a:	e7f3      	b.n	8005454 <_dtoa_r+0x9c>
 800546c:	2200      	movs	r2, #0
 800546e:	2300      	movs	r3, #0
 8005470:	4650      	mov	r0, sl
 8005472:	4659      	mov	r1, fp
 8005474:	f7fb fb48 	bl	8000b08 <__aeabi_dcmpeq>
 8005478:	ec4b ab19 	vmov	d9, sl, fp
 800547c:	4680      	mov	r8, r0
 800547e:	b158      	cbz	r0, 8005498 <_dtoa_r+0xe0>
 8005480:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8005482:	2301      	movs	r3, #1
 8005484:	6013      	str	r3, [r2, #0]
 8005486:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005488:	2b00      	cmp	r3, #0
 800548a:	f000 856b 	beq.w	8005f64 <_dtoa_r+0xbac>
 800548e:	4883      	ldr	r0, [pc, #524]	; (800569c <_dtoa_r+0x2e4>)
 8005490:	6018      	str	r0, [r3, #0]
 8005492:	1e43      	subs	r3, r0, #1
 8005494:	9301      	str	r3, [sp, #4]
 8005496:	e7df      	b.n	8005458 <_dtoa_r+0xa0>
 8005498:	ec4b ab10 	vmov	d0, sl, fp
 800549c:	aa10      	add	r2, sp, #64	; 0x40
 800549e:	a911      	add	r1, sp, #68	; 0x44
 80054a0:	4620      	mov	r0, r4
 80054a2:	f001 fad9 	bl	8006a58 <__d2b>
 80054a6:	f3cb 550a 	ubfx	r5, fp, #20, #11
 80054aa:	ee08 0a10 	vmov	s16, r0
 80054ae:	2d00      	cmp	r5, #0
 80054b0:	f000 8084 	beq.w	80055bc <_dtoa_r+0x204>
 80054b4:	ee19 3a90 	vmov	r3, s19
 80054b8:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80054bc:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 80054c0:	4656      	mov	r6, sl
 80054c2:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 80054c6:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 80054ca:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 80054ce:	4b74      	ldr	r3, [pc, #464]	; (80056a0 <_dtoa_r+0x2e8>)
 80054d0:	2200      	movs	r2, #0
 80054d2:	4630      	mov	r0, r6
 80054d4:	4639      	mov	r1, r7
 80054d6:	f7fa fef7 	bl	80002c8 <__aeabi_dsub>
 80054da:	a365      	add	r3, pc, #404	; (adr r3, 8005670 <_dtoa_r+0x2b8>)
 80054dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80054e0:	f7fb f8aa 	bl	8000638 <__aeabi_dmul>
 80054e4:	a364      	add	r3, pc, #400	; (adr r3, 8005678 <_dtoa_r+0x2c0>)
 80054e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80054ea:	f7fa feef 	bl	80002cc <__adddf3>
 80054ee:	4606      	mov	r6, r0
 80054f0:	4628      	mov	r0, r5
 80054f2:	460f      	mov	r7, r1
 80054f4:	f7fb f836 	bl	8000564 <__aeabi_i2d>
 80054f8:	a361      	add	r3, pc, #388	; (adr r3, 8005680 <_dtoa_r+0x2c8>)
 80054fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80054fe:	f7fb f89b 	bl	8000638 <__aeabi_dmul>
 8005502:	4602      	mov	r2, r0
 8005504:	460b      	mov	r3, r1
 8005506:	4630      	mov	r0, r6
 8005508:	4639      	mov	r1, r7
 800550a:	f7fa fedf 	bl	80002cc <__adddf3>
 800550e:	4606      	mov	r6, r0
 8005510:	460f      	mov	r7, r1
 8005512:	f7fb fb41 	bl	8000b98 <__aeabi_d2iz>
 8005516:	2200      	movs	r2, #0
 8005518:	9000      	str	r0, [sp, #0]
 800551a:	2300      	movs	r3, #0
 800551c:	4630      	mov	r0, r6
 800551e:	4639      	mov	r1, r7
 8005520:	f7fb fafc 	bl	8000b1c <__aeabi_dcmplt>
 8005524:	b150      	cbz	r0, 800553c <_dtoa_r+0x184>
 8005526:	9800      	ldr	r0, [sp, #0]
 8005528:	f7fb f81c 	bl	8000564 <__aeabi_i2d>
 800552c:	4632      	mov	r2, r6
 800552e:	463b      	mov	r3, r7
 8005530:	f7fb faea 	bl	8000b08 <__aeabi_dcmpeq>
 8005534:	b910      	cbnz	r0, 800553c <_dtoa_r+0x184>
 8005536:	9b00      	ldr	r3, [sp, #0]
 8005538:	3b01      	subs	r3, #1
 800553a:	9300      	str	r3, [sp, #0]
 800553c:	9b00      	ldr	r3, [sp, #0]
 800553e:	2b16      	cmp	r3, #22
 8005540:	d85a      	bhi.n	80055f8 <_dtoa_r+0x240>
 8005542:	9a00      	ldr	r2, [sp, #0]
 8005544:	4b57      	ldr	r3, [pc, #348]	; (80056a4 <_dtoa_r+0x2ec>)
 8005546:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800554a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800554e:	ec51 0b19 	vmov	r0, r1, d9
 8005552:	f7fb fae3 	bl	8000b1c <__aeabi_dcmplt>
 8005556:	2800      	cmp	r0, #0
 8005558:	d050      	beq.n	80055fc <_dtoa_r+0x244>
 800555a:	9b00      	ldr	r3, [sp, #0]
 800555c:	3b01      	subs	r3, #1
 800555e:	9300      	str	r3, [sp, #0]
 8005560:	2300      	movs	r3, #0
 8005562:	930b      	str	r3, [sp, #44]	; 0x2c
 8005564:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8005566:	1b5d      	subs	r5, r3, r5
 8005568:	1e6b      	subs	r3, r5, #1
 800556a:	9305      	str	r3, [sp, #20]
 800556c:	bf45      	ittet	mi
 800556e:	f1c5 0301 	rsbmi	r3, r5, #1
 8005572:	9304      	strmi	r3, [sp, #16]
 8005574:	2300      	movpl	r3, #0
 8005576:	2300      	movmi	r3, #0
 8005578:	bf4c      	ite	mi
 800557a:	9305      	strmi	r3, [sp, #20]
 800557c:	9304      	strpl	r3, [sp, #16]
 800557e:	9b00      	ldr	r3, [sp, #0]
 8005580:	2b00      	cmp	r3, #0
 8005582:	db3d      	blt.n	8005600 <_dtoa_r+0x248>
 8005584:	9b05      	ldr	r3, [sp, #20]
 8005586:	9a00      	ldr	r2, [sp, #0]
 8005588:	920a      	str	r2, [sp, #40]	; 0x28
 800558a:	4413      	add	r3, r2
 800558c:	9305      	str	r3, [sp, #20]
 800558e:	2300      	movs	r3, #0
 8005590:	9307      	str	r3, [sp, #28]
 8005592:	9b06      	ldr	r3, [sp, #24]
 8005594:	2b09      	cmp	r3, #9
 8005596:	f200 8089 	bhi.w	80056ac <_dtoa_r+0x2f4>
 800559a:	2b05      	cmp	r3, #5
 800559c:	bfc4      	itt	gt
 800559e:	3b04      	subgt	r3, #4
 80055a0:	9306      	strgt	r3, [sp, #24]
 80055a2:	9b06      	ldr	r3, [sp, #24]
 80055a4:	f1a3 0302 	sub.w	r3, r3, #2
 80055a8:	bfcc      	ite	gt
 80055aa:	2500      	movgt	r5, #0
 80055ac:	2501      	movle	r5, #1
 80055ae:	2b03      	cmp	r3, #3
 80055b0:	f200 8087 	bhi.w	80056c2 <_dtoa_r+0x30a>
 80055b4:	e8df f003 	tbb	[pc, r3]
 80055b8:	59383a2d 	.word	0x59383a2d
 80055bc:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 80055c0:	441d      	add	r5, r3
 80055c2:	f205 4332 	addw	r3, r5, #1074	; 0x432
 80055c6:	2b20      	cmp	r3, #32
 80055c8:	bfc1      	itttt	gt
 80055ca:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 80055ce:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 80055d2:	fa0b f303 	lslgt.w	r3, fp, r3
 80055d6:	fa26 f000 	lsrgt.w	r0, r6, r0
 80055da:	bfda      	itte	le
 80055dc:	f1c3 0320 	rsble	r3, r3, #32
 80055e0:	fa06 f003 	lslle.w	r0, r6, r3
 80055e4:	4318      	orrgt	r0, r3
 80055e6:	f7fa ffad 	bl	8000544 <__aeabi_ui2d>
 80055ea:	2301      	movs	r3, #1
 80055ec:	4606      	mov	r6, r0
 80055ee:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 80055f2:	3d01      	subs	r5, #1
 80055f4:	930e      	str	r3, [sp, #56]	; 0x38
 80055f6:	e76a      	b.n	80054ce <_dtoa_r+0x116>
 80055f8:	2301      	movs	r3, #1
 80055fa:	e7b2      	b.n	8005562 <_dtoa_r+0x1aa>
 80055fc:	900b      	str	r0, [sp, #44]	; 0x2c
 80055fe:	e7b1      	b.n	8005564 <_dtoa_r+0x1ac>
 8005600:	9b04      	ldr	r3, [sp, #16]
 8005602:	9a00      	ldr	r2, [sp, #0]
 8005604:	1a9b      	subs	r3, r3, r2
 8005606:	9304      	str	r3, [sp, #16]
 8005608:	4253      	negs	r3, r2
 800560a:	9307      	str	r3, [sp, #28]
 800560c:	2300      	movs	r3, #0
 800560e:	930a      	str	r3, [sp, #40]	; 0x28
 8005610:	e7bf      	b.n	8005592 <_dtoa_r+0x1da>
 8005612:	2300      	movs	r3, #0
 8005614:	9308      	str	r3, [sp, #32]
 8005616:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005618:	2b00      	cmp	r3, #0
 800561a:	dc55      	bgt.n	80056c8 <_dtoa_r+0x310>
 800561c:	2301      	movs	r3, #1
 800561e:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8005622:	461a      	mov	r2, r3
 8005624:	9209      	str	r2, [sp, #36]	; 0x24
 8005626:	e00c      	b.n	8005642 <_dtoa_r+0x28a>
 8005628:	2301      	movs	r3, #1
 800562a:	e7f3      	b.n	8005614 <_dtoa_r+0x25c>
 800562c:	2300      	movs	r3, #0
 800562e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005630:	9308      	str	r3, [sp, #32]
 8005632:	9b00      	ldr	r3, [sp, #0]
 8005634:	4413      	add	r3, r2
 8005636:	9302      	str	r3, [sp, #8]
 8005638:	3301      	adds	r3, #1
 800563a:	2b01      	cmp	r3, #1
 800563c:	9303      	str	r3, [sp, #12]
 800563e:	bfb8      	it	lt
 8005640:	2301      	movlt	r3, #1
 8005642:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8005644:	2200      	movs	r2, #0
 8005646:	6042      	str	r2, [r0, #4]
 8005648:	2204      	movs	r2, #4
 800564a:	f102 0614 	add.w	r6, r2, #20
 800564e:	429e      	cmp	r6, r3
 8005650:	6841      	ldr	r1, [r0, #4]
 8005652:	d93d      	bls.n	80056d0 <_dtoa_r+0x318>
 8005654:	4620      	mov	r0, r4
 8005656:	f000 fed7 	bl	8006408 <_Balloc>
 800565a:	9001      	str	r0, [sp, #4]
 800565c:	2800      	cmp	r0, #0
 800565e:	d13b      	bne.n	80056d8 <_dtoa_r+0x320>
 8005660:	4b11      	ldr	r3, [pc, #68]	; (80056a8 <_dtoa_r+0x2f0>)
 8005662:	4602      	mov	r2, r0
 8005664:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8005668:	e6c0      	b.n	80053ec <_dtoa_r+0x34>
 800566a:	2301      	movs	r3, #1
 800566c:	e7df      	b.n	800562e <_dtoa_r+0x276>
 800566e:	bf00      	nop
 8005670:	636f4361 	.word	0x636f4361
 8005674:	3fd287a7 	.word	0x3fd287a7
 8005678:	8b60c8b3 	.word	0x8b60c8b3
 800567c:	3fc68a28 	.word	0x3fc68a28
 8005680:	509f79fb 	.word	0x509f79fb
 8005684:	3fd34413 	.word	0x3fd34413
 8005688:	08007321 	.word	0x08007321
 800568c:	08007338 	.word	0x08007338
 8005690:	7ff00000 	.word	0x7ff00000
 8005694:	0800731d 	.word	0x0800731d
 8005698:	08007314 	.word	0x08007314
 800569c:	080072f1 	.word	0x080072f1
 80056a0:	3ff80000 	.word	0x3ff80000
 80056a4:	08007488 	.word	0x08007488
 80056a8:	08007393 	.word	0x08007393
 80056ac:	2501      	movs	r5, #1
 80056ae:	2300      	movs	r3, #0
 80056b0:	9306      	str	r3, [sp, #24]
 80056b2:	9508      	str	r5, [sp, #32]
 80056b4:	f04f 33ff 	mov.w	r3, #4294967295
 80056b8:	e9cd 3302 	strd	r3, r3, [sp, #8]
 80056bc:	2200      	movs	r2, #0
 80056be:	2312      	movs	r3, #18
 80056c0:	e7b0      	b.n	8005624 <_dtoa_r+0x26c>
 80056c2:	2301      	movs	r3, #1
 80056c4:	9308      	str	r3, [sp, #32]
 80056c6:	e7f5      	b.n	80056b4 <_dtoa_r+0x2fc>
 80056c8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80056ca:	e9cd 3302 	strd	r3, r3, [sp, #8]
 80056ce:	e7b8      	b.n	8005642 <_dtoa_r+0x28a>
 80056d0:	3101      	adds	r1, #1
 80056d2:	6041      	str	r1, [r0, #4]
 80056d4:	0052      	lsls	r2, r2, #1
 80056d6:	e7b8      	b.n	800564a <_dtoa_r+0x292>
 80056d8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80056da:	9a01      	ldr	r2, [sp, #4]
 80056dc:	601a      	str	r2, [r3, #0]
 80056de:	9b03      	ldr	r3, [sp, #12]
 80056e0:	2b0e      	cmp	r3, #14
 80056e2:	f200 809d 	bhi.w	8005820 <_dtoa_r+0x468>
 80056e6:	2d00      	cmp	r5, #0
 80056e8:	f000 809a 	beq.w	8005820 <_dtoa_r+0x468>
 80056ec:	9b00      	ldr	r3, [sp, #0]
 80056ee:	2b00      	cmp	r3, #0
 80056f0:	dd32      	ble.n	8005758 <_dtoa_r+0x3a0>
 80056f2:	4ab7      	ldr	r2, [pc, #732]	; (80059d0 <_dtoa_r+0x618>)
 80056f4:	f003 030f 	and.w	r3, r3, #15
 80056f8:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 80056fc:	e9d3 8900 	ldrd	r8, r9, [r3]
 8005700:	9b00      	ldr	r3, [sp, #0]
 8005702:	05d8      	lsls	r0, r3, #23
 8005704:	ea4f 1723 	mov.w	r7, r3, asr #4
 8005708:	d516      	bpl.n	8005738 <_dtoa_r+0x380>
 800570a:	4bb2      	ldr	r3, [pc, #712]	; (80059d4 <_dtoa_r+0x61c>)
 800570c:	ec51 0b19 	vmov	r0, r1, d9
 8005710:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8005714:	f7fb f8ba 	bl	800088c <__aeabi_ddiv>
 8005718:	f007 070f 	and.w	r7, r7, #15
 800571c:	4682      	mov	sl, r0
 800571e:	468b      	mov	fp, r1
 8005720:	2503      	movs	r5, #3
 8005722:	4eac      	ldr	r6, [pc, #688]	; (80059d4 <_dtoa_r+0x61c>)
 8005724:	b957      	cbnz	r7, 800573c <_dtoa_r+0x384>
 8005726:	4642      	mov	r2, r8
 8005728:	464b      	mov	r3, r9
 800572a:	4650      	mov	r0, sl
 800572c:	4659      	mov	r1, fp
 800572e:	f7fb f8ad 	bl	800088c <__aeabi_ddiv>
 8005732:	4682      	mov	sl, r0
 8005734:	468b      	mov	fp, r1
 8005736:	e028      	b.n	800578a <_dtoa_r+0x3d2>
 8005738:	2502      	movs	r5, #2
 800573a:	e7f2      	b.n	8005722 <_dtoa_r+0x36a>
 800573c:	07f9      	lsls	r1, r7, #31
 800573e:	d508      	bpl.n	8005752 <_dtoa_r+0x39a>
 8005740:	4640      	mov	r0, r8
 8005742:	4649      	mov	r1, r9
 8005744:	e9d6 2300 	ldrd	r2, r3, [r6]
 8005748:	f7fa ff76 	bl	8000638 <__aeabi_dmul>
 800574c:	3501      	adds	r5, #1
 800574e:	4680      	mov	r8, r0
 8005750:	4689      	mov	r9, r1
 8005752:	107f      	asrs	r7, r7, #1
 8005754:	3608      	adds	r6, #8
 8005756:	e7e5      	b.n	8005724 <_dtoa_r+0x36c>
 8005758:	f000 809b 	beq.w	8005892 <_dtoa_r+0x4da>
 800575c:	9b00      	ldr	r3, [sp, #0]
 800575e:	4f9d      	ldr	r7, [pc, #628]	; (80059d4 <_dtoa_r+0x61c>)
 8005760:	425e      	negs	r6, r3
 8005762:	4b9b      	ldr	r3, [pc, #620]	; (80059d0 <_dtoa_r+0x618>)
 8005764:	f006 020f 	and.w	r2, r6, #15
 8005768:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800576c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005770:	ec51 0b19 	vmov	r0, r1, d9
 8005774:	f7fa ff60 	bl	8000638 <__aeabi_dmul>
 8005778:	1136      	asrs	r6, r6, #4
 800577a:	4682      	mov	sl, r0
 800577c:	468b      	mov	fp, r1
 800577e:	2300      	movs	r3, #0
 8005780:	2502      	movs	r5, #2
 8005782:	2e00      	cmp	r6, #0
 8005784:	d17a      	bne.n	800587c <_dtoa_r+0x4c4>
 8005786:	2b00      	cmp	r3, #0
 8005788:	d1d3      	bne.n	8005732 <_dtoa_r+0x37a>
 800578a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800578c:	2b00      	cmp	r3, #0
 800578e:	f000 8082 	beq.w	8005896 <_dtoa_r+0x4de>
 8005792:	4b91      	ldr	r3, [pc, #580]	; (80059d8 <_dtoa_r+0x620>)
 8005794:	2200      	movs	r2, #0
 8005796:	4650      	mov	r0, sl
 8005798:	4659      	mov	r1, fp
 800579a:	f7fb f9bf 	bl	8000b1c <__aeabi_dcmplt>
 800579e:	2800      	cmp	r0, #0
 80057a0:	d079      	beq.n	8005896 <_dtoa_r+0x4de>
 80057a2:	9b03      	ldr	r3, [sp, #12]
 80057a4:	2b00      	cmp	r3, #0
 80057a6:	d076      	beq.n	8005896 <_dtoa_r+0x4de>
 80057a8:	9b02      	ldr	r3, [sp, #8]
 80057aa:	2b00      	cmp	r3, #0
 80057ac:	dd36      	ble.n	800581c <_dtoa_r+0x464>
 80057ae:	9b00      	ldr	r3, [sp, #0]
 80057b0:	4650      	mov	r0, sl
 80057b2:	4659      	mov	r1, fp
 80057b4:	1e5f      	subs	r7, r3, #1
 80057b6:	2200      	movs	r2, #0
 80057b8:	4b88      	ldr	r3, [pc, #544]	; (80059dc <_dtoa_r+0x624>)
 80057ba:	f7fa ff3d 	bl	8000638 <__aeabi_dmul>
 80057be:	9e02      	ldr	r6, [sp, #8]
 80057c0:	4682      	mov	sl, r0
 80057c2:	468b      	mov	fp, r1
 80057c4:	3501      	adds	r5, #1
 80057c6:	4628      	mov	r0, r5
 80057c8:	f7fa fecc 	bl	8000564 <__aeabi_i2d>
 80057cc:	4652      	mov	r2, sl
 80057ce:	465b      	mov	r3, fp
 80057d0:	f7fa ff32 	bl	8000638 <__aeabi_dmul>
 80057d4:	4b82      	ldr	r3, [pc, #520]	; (80059e0 <_dtoa_r+0x628>)
 80057d6:	2200      	movs	r2, #0
 80057d8:	f7fa fd78 	bl	80002cc <__adddf3>
 80057dc:	46d0      	mov	r8, sl
 80057de:	46d9      	mov	r9, fp
 80057e0:	4682      	mov	sl, r0
 80057e2:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 80057e6:	2e00      	cmp	r6, #0
 80057e8:	d158      	bne.n	800589c <_dtoa_r+0x4e4>
 80057ea:	4b7e      	ldr	r3, [pc, #504]	; (80059e4 <_dtoa_r+0x62c>)
 80057ec:	2200      	movs	r2, #0
 80057ee:	4640      	mov	r0, r8
 80057f0:	4649      	mov	r1, r9
 80057f2:	f7fa fd69 	bl	80002c8 <__aeabi_dsub>
 80057f6:	4652      	mov	r2, sl
 80057f8:	465b      	mov	r3, fp
 80057fa:	4680      	mov	r8, r0
 80057fc:	4689      	mov	r9, r1
 80057fe:	f7fb f9ab 	bl	8000b58 <__aeabi_dcmpgt>
 8005802:	2800      	cmp	r0, #0
 8005804:	f040 8295 	bne.w	8005d32 <_dtoa_r+0x97a>
 8005808:	4652      	mov	r2, sl
 800580a:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 800580e:	4640      	mov	r0, r8
 8005810:	4649      	mov	r1, r9
 8005812:	f7fb f983 	bl	8000b1c <__aeabi_dcmplt>
 8005816:	2800      	cmp	r0, #0
 8005818:	f040 8289 	bne.w	8005d2e <_dtoa_r+0x976>
 800581c:	ec5b ab19 	vmov	sl, fp, d9
 8005820:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8005822:	2b00      	cmp	r3, #0
 8005824:	f2c0 8148 	blt.w	8005ab8 <_dtoa_r+0x700>
 8005828:	9a00      	ldr	r2, [sp, #0]
 800582a:	2a0e      	cmp	r2, #14
 800582c:	f300 8144 	bgt.w	8005ab8 <_dtoa_r+0x700>
 8005830:	4b67      	ldr	r3, [pc, #412]	; (80059d0 <_dtoa_r+0x618>)
 8005832:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005836:	e9d3 8900 	ldrd	r8, r9, [r3]
 800583a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800583c:	2b00      	cmp	r3, #0
 800583e:	f280 80d5 	bge.w	80059ec <_dtoa_r+0x634>
 8005842:	9b03      	ldr	r3, [sp, #12]
 8005844:	2b00      	cmp	r3, #0
 8005846:	f300 80d1 	bgt.w	80059ec <_dtoa_r+0x634>
 800584a:	f040 826f 	bne.w	8005d2c <_dtoa_r+0x974>
 800584e:	4b65      	ldr	r3, [pc, #404]	; (80059e4 <_dtoa_r+0x62c>)
 8005850:	2200      	movs	r2, #0
 8005852:	4640      	mov	r0, r8
 8005854:	4649      	mov	r1, r9
 8005856:	f7fa feef 	bl	8000638 <__aeabi_dmul>
 800585a:	4652      	mov	r2, sl
 800585c:	465b      	mov	r3, fp
 800585e:	f7fb f971 	bl	8000b44 <__aeabi_dcmpge>
 8005862:	9e03      	ldr	r6, [sp, #12]
 8005864:	4637      	mov	r7, r6
 8005866:	2800      	cmp	r0, #0
 8005868:	f040 8245 	bne.w	8005cf6 <_dtoa_r+0x93e>
 800586c:	9d01      	ldr	r5, [sp, #4]
 800586e:	2331      	movs	r3, #49	; 0x31
 8005870:	f805 3b01 	strb.w	r3, [r5], #1
 8005874:	9b00      	ldr	r3, [sp, #0]
 8005876:	3301      	adds	r3, #1
 8005878:	9300      	str	r3, [sp, #0]
 800587a:	e240      	b.n	8005cfe <_dtoa_r+0x946>
 800587c:	07f2      	lsls	r2, r6, #31
 800587e:	d505      	bpl.n	800588c <_dtoa_r+0x4d4>
 8005880:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005884:	f7fa fed8 	bl	8000638 <__aeabi_dmul>
 8005888:	3501      	adds	r5, #1
 800588a:	2301      	movs	r3, #1
 800588c:	1076      	asrs	r6, r6, #1
 800588e:	3708      	adds	r7, #8
 8005890:	e777      	b.n	8005782 <_dtoa_r+0x3ca>
 8005892:	2502      	movs	r5, #2
 8005894:	e779      	b.n	800578a <_dtoa_r+0x3d2>
 8005896:	9f00      	ldr	r7, [sp, #0]
 8005898:	9e03      	ldr	r6, [sp, #12]
 800589a:	e794      	b.n	80057c6 <_dtoa_r+0x40e>
 800589c:	9901      	ldr	r1, [sp, #4]
 800589e:	4b4c      	ldr	r3, [pc, #304]	; (80059d0 <_dtoa_r+0x618>)
 80058a0:	4431      	add	r1, r6
 80058a2:	910d      	str	r1, [sp, #52]	; 0x34
 80058a4:	9908      	ldr	r1, [sp, #32]
 80058a6:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 80058aa:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80058ae:	2900      	cmp	r1, #0
 80058b0:	d043      	beq.n	800593a <_dtoa_r+0x582>
 80058b2:	494d      	ldr	r1, [pc, #308]	; (80059e8 <_dtoa_r+0x630>)
 80058b4:	2000      	movs	r0, #0
 80058b6:	f7fa ffe9 	bl	800088c <__aeabi_ddiv>
 80058ba:	4652      	mov	r2, sl
 80058bc:	465b      	mov	r3, fp
 80058be:	f7fa fd03 	bl	80002c8 <__aeabi_dsub>
 80058c2:	9d01      	ldr	r5, [sp, #4]
 80058c4:	4682      	mov	sl, r0
 80058c6:	468b      	mov	fp, r1
 80058c8:	4649      	mov	r1, r9
 80058ca:	4640      	mov	r0, r8
 80058cc:	f7fb f964 	bl	8000b98 <__aeabi_d2iz>
 80058d0:	4606      	mov	r6, r0
 80058d2:	f7fa fe47 	bl	8000564 <__aeabi_i2d>
 80058d6:	4602      	mov	r2, r0
 80058d8:	460b      	mov	r3, r1
 80058da:	4640      	mov	r0, r8
 80058dc:	4649      	mov	r1, r9
 80058de:	f7fa fcf3 	bl	80002c8 <__aeabi_dsub>
 80058e2:	3630      	adds	r6, #48	; 0x30
 80058e4:	f805 6b01 	strb.w	r6, [r5], #1
 80058e8:	4652      	mov	r2, sl
 80058ea:	465b      	mov	r3, fp
 80058ec:	4680      	mov	r8, r0
 80058ee:	4689      	mov	r9, r1
 80058f0:	f7fb f914 	bl	8000b1c <__aeabi_dcmplt>
 80058f4:	2800      	cmp	r0, #0
 80058f6:	d163      	bne.n	80059c0 <_dtoa_r+0x608>
 80058f8:	4642      	mov	r2, r8
 80058fa:	464b      	mov	r3, r9
 80058fc:	4936      	ldr	r1, [pc, #216]	; (80059d8 <_dtoa_r+0x620>)
 80058fe:	2000      	movs	r0, #0
 8005900:	f7fa fce2 	bl	80002c8 <__aeabi_dsub>
 8005904:	4652      	mov	r2, sl
 8005906:	465b      	mov	r3, fp
 8005908:	f7fb f908 	bl	8000b1c <__aeabi_dcmplt>
 800590c:	2800      	cmp	r0, #0
 800590e:	f040 80b5 	bne.w	8005a7c <_dtoa_r+0x6c4>
 8005912:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005914:	429d      	cmp	r5, r3
 8005916:	d081      	beq.n	800581c <_dtoa_r+0x464>
 8005918:	4b30      	ldr	r3, [pc, #192]	; (80059dc <_dtoa_r+0x624>)
 800591a:	2200      	movs	r2, #0
 800591c:	4650      	mov	r0, sl
 800591e:	4659      	mov	r1, fp
 8005920:	f7fa fe8a 	bl	8000638 <__aeabi_dmul>
 8005924:	4b2d      	ldr	r3, [pc, #180]	; (80059dc <_dtoa_r+0x624>)
 8005926:	4682      	mov	sl, r0
 8005928:	468b      	mov	fp, r1
 800592a:	4640      	mov	r0, r8
 800592c:	4649      	mov	r1, r9
 800592e:	2200      	movs	r2, #0
 8005930:	f7fa fe82 	bl	8000638 <__aeabi_dmul>
 8005934:	4680      	mov	r8, r0
 8005936:	4689      	mov	r9, r1
 8005938:	e7c6      	b.n	80058c8 <_dtoa_r+0x510>
 800593a:	4650      	mov	r0, sl
 800593c:	4659      	mov	r1, fp
 800593e:	f7fa fe7b 	bl	8000638 <__aeabi_dmul>
 8005942:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005944:	9d01      	ldr	r5, [sp, #4]
 8005946:	930f      	str	r3, [sp, #60]	; 0x3c
 8005948:	4682      	mov	sl, r0
 800594a:	468b      	mov	fp, r1
 800594c:	4649      	mov	r1, r9
 800594e:	4640      	mov	r0, r8
 8005950:	f7fb f922 	bl	8000b98 <__aeabi_d2iz>
 8005954:	4606      	mov	r6, r0
 8005956:	f7fa fe05 	bl	8000564 <__aeabi_i2d>
 800595a:	3630      	adds	r6, #48	; 0x30
 800595c:	4602      	mov	r2, r0
 800595e:	460b      	mov	r3, r1
 8005960:	4640      	mov	r0, r8
 8005962:	4649      	mov	r1, r9
 8005964:	f7fa fcb0 	bl	80002c8 <__aeabi_dsub>
 8005968:	f805 6b01 	strb.w	r6, [r5], #1
 800596c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800596e:	429d      	cmp	r5, r3
 8005970:	4680      	mov	r8, r0
 8005972:	4689      	mov	r9, r1
 8005974:	f04f 0200 	mov.w	r2, #0
 8005978:	d124      	bne.n	80059c4 <_dtoa_r+0x60c>
 800597a:	4b1b      	ldr	r3, [pc, #108]	; (80059e8 <_dtoa_r+0x630>)
 800597c:	4650      	mov	r0, sl
 800597e:	4659      	mov	r1, fp
 8005980:	f7fa fca4 	bl	80002cc <__adddf3>
 8005984:	4602      	mov	r2, r0
 8005986:	460b      	mov	r3, r1
 8005988:	4640      	mov	r0, r8
 800598a:	4649      	mov	r1, r9
 800598c:	f7fb f8e4 	bl	8000b58 <__aeabi_dcmpgt>
 8005990:	2800      	cmp	r0, #0
 8005992:	d173      	bne.n	8005a7c <_dtoa_r+0x6c4>
 8005994:	4652      	mov	r2, sl
 8005996:	465b      	mov	r3, fp
 8005998:	4913      	ldr	r1, [pc, #76]	; (80059e8 <_dtoa_r+0x630>)
 800599a:	2000      	movs	r0, #0
 800599c:	f7fa fc94 	bl	80002c8 <__aeabi_dsub>
 80059a0:	4602      	mov	r2, r0
 80059a2:	460b      	mov	r3, r1
 80059a4:	4640      	mov	r0, r8
 80059a6:	4649      	mov	r1, r9
 80059a8:	f7fb f8b8 	bl	8000b1c <__aeabi_dcmplt>
 80059ac:	2800      	cmp	r0, #0
 80059ae:	f43f af35 	beq.w	800581c <_dtoa_r+0x464>
 80059b2:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 80059b4:	1e6b      	subs	r3, r5, #1
 80059b6:	930f      	str	r3, [sp, #60]	; 0x3c
 80059b8:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 80059bc:	2b30      	cmp	r3, #48	; 0x30
 80059be:	d0f8      	beq.n	80059b2 <_dtoa_r+0x5fa>
 80059c0:	9700      	str	r7, [sp, #0]
 80059c2:	e049      	b.n	8005a58 <_dtoa_r+0x6a0>
 80059c4:	4b05      	ldr	r3, [pc, #20]	; (80059dc <_dtoa_r+0x624>)
 80059c6:	f7fa fe37 	bl	8000638 <__aeabi_dmul>
 80059ca:	4680      	mov	r8, r0
 80059cc:	4689      	mov	r9, r1
 80059ce:	e7bd      	b.n	800594c <_dtoa_r+0x594>
 80059d0:	08007488 	.word	0x08007488
 80059d4:	08007460 	.word	0x08007460
 80059d8:	3ff00000 	.word	0x3ff00000
 80059dc:	40240000 	.word	0x40240000
 80059e0:	401c0000 	.word	0x401c0000
 80059e4:	40140000 	.word	0x40140000
 80059e8:	3fe00000 	.word	0x3fe00000
 80059ec:	9d01      	ldr	r5, [sp, #4]
 80059ee:	4656      	mov	r6, sl
 80059f0:	465f      	mov	r7, fp
 80059f2:	4642      	mov	r2, r8
 80059f4:	464b      	mov	r3, r9
 80059f6:	4630      	mov	r0, r6
 80059f8:	4639      	mov	r1, r7
 80059fa:	f7fa ff47 	bl	800088c <__aeabi_ddiv>
 80059fe:	f7fb f8cb 	bl	8000b98 <__aeabi_d2iz>
 8005a02:	4682      	mov	sl, r0
 8005a04:	f7fa fdae 	bl	8000564 <__aeabi_i2d>
 8005a08:	4642      	mov	r2, r8
 8005a0a:	464b      	mov	r3, r9
 8005a0c:	f7fa fe14 	bl	8000638 <__aeabi_dmul>
 8005a10:	4602      	mov	r2, r0
 8005a12:	460b      	mov	r3, r1
 8005a14:	4630      	mov	r0, r6
 8005a16:	4639      	mov	r1, r7
 8005a18:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 8005a1c:	f7fa fc54 	bl	80002c8 <__aeabi_dsub>
 8005a20:	f805 6b01 	strb.w	r6, [r5], #1
 8005a24:	9e01      	ldr	r6, [sp, #4]
 8005a26:	9f03      	ldr	r7, [sp, #12]
 8005a28:	1bae      	subs	r6, r5, r6
 8005a2a:	42b7      	cmp	r7, r6
 8005a2c:	4602      	mov	r2, r0
 8005a2e:	460b      	mov	r3, r1
 8005a30:	d135      	bne.n	8005a9e <_dtoa_r+0x6e6>
 8005a32:	f7fa fc4b 	bl	80002cc <__adddf3>
 8005a36:	4642      	mov	r2, r8
 8005a38:	464b      	mov	r3, r9
 8005a3a:	4606      	mov	r6, r0
 8005a3c:	460f      	mov	r7, r1
 8005a3e:	f7fb f88b 	bl	8000b58 <__aeabi_dcmpgt>
 8005a42:	b9d0      	cbnz	r0, 8005a7a <_dtoa_r+0x6c2>
 8005a44:	4642      	mov	r2, r8
 8005a46:	464b      	mov	r3, r9
 8005a48:	4630      	mov	r0, r6
 8005a4a:	4639      	mov	r1, r7
 8005a4c:	f7fb f85c 	bl	8000b08 <__aeabi_dcmpeq>
 8005a50:	b110      	cbz	r0, 8005a58 <_dtoa_r+0x6a0>
 8005a52:	f01a 0f01 	tst.w	sl, #1
 8005a56:	d110      	bne.n	8005a7a <_dtoa_r+0x6c2>
 8005a58:	4620      	mov	r0, r4
 8005a5a:	ee18 1a10 	vmov	r1, s16
 8005a5e:	f000 fd13 	bl	8006488 <_Bfree>
 8005a62:	2300      	movs	r3, #0
 8005a64:	9800      	ldr	r0, [sp, #0]
 8005a66:	702b      	strb	r3, [r5, #0]
 8005a68:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8005a6a:	3001      	adds	r0, #1
 8005a6c:	6018      	str	r0, [r3, #0]
 8005a6e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005a70:	2b00      	cmp	r3, #0
 8005a72:	f43f acf1 	beq.w	8005458 <_dtoa_r+0xa0>
 8005a76:	601d      	str	r5, [r3, #0]
 8005a78:	e4ee      	b.n	8005458 <_dtoa_r+0xa0>
 8005a7a:	9f00      	ldr	r7, [sp, #0]
 8005a7c:	462b      	mov	r3, r5
 8005a7e:	461d      	mov	r5, r3
 8005a80:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8005a84:	2a39      	cmp	r2, #57	; 0x39
 8005a86:	d106      	bne.n	8005a96 <_dtoa_r+0x6de>
 8005a88:	9a01      	ldr	r2, [sp, #4]
 8005a8a:	429a      	cmp	r2, r3
 8005a8c:	d1f7      	bne.n	8005a7e <_dtoa_r+0x6c6>
 8005a8e:	9901      	ldr	r1, [sp, #4]
 8005a90:	2230      	movs	r2, #48	; 0x30
 8005a92:	3701      	adds	r7, #1
 8005a94:	700a      	strb	r2, [r1, #0]
 8005a96:	781a      	ldrb	r2, [r3, #0]
 8005a98:	3201      	adds	r2, #1
 8005a9a:	701a      	strb	r2, [r3, #0]
 8005a9c:	e790      	b.n	80059c0 <_dtoa_r+0x608>
 8005a9e:	4ba6      	ldr	r3, [pc, #664]	; (8005d38 <_dtoa_r+0x980>)
 8005aa0:	2200      	movs	r2, #0
 8005aa2:	f7fa fdc9 	bl	8000638 <__aeabi_dmul>
 8005aa6:	2200      	movs	r2, #0
 8005aa8:	2300      	movs	r3, #0
 8005aaa:	4606      	mov	r6, r0
 8005aac:	460f      	mov	r7, r1
 8005aae:	f7fb f82b 	bl	8000b08 <__aeabi_dcmpeq>
 8005ab2:	2800      	cmp	r0, #0
 8005ab4:	d09d      	beq.n	80059f2 <_dtoa_r+0x63a>
 8005ab6:	e7cf      	b.n	8005a58 <_dtoa_r+0x6a0>
 8005ab8:	9a08      	ldr	r2, [sp, #32]
 8005aba:	2a00      	cmp	r2, #0
 8005abc:	f000 80d7 	beq.w	8005c6e <_dtoa_r+0x8b6>
 8005ac0:	9a06      	ldr	r2, [sp, #24]
 8005ac2:	2a01      	cmp	r2, #1
 8005ac4:	f300 80ba 	bgt.w	8005c3c <_dtoa_r+0x884>
 8005ac8:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8005aca:	2a00      	cmp	r2, #0
 8005acc:	f000 80b2 	beq.w	8005c34 <_dtoa_r+0x87c>
 8005ad0:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8005ad4:	9e07      	ldr	r6, [sp, #28]
 8005ad6:	9d04      	ldr	r5, [sp, #16]
 8005ad8:	9a04      	ldr	r2, [sp, #16]
 8005ada:	441a      	add	r2, r3
 8005adc:	9204      	str	r2, [sp, #16]
 8005ade:	9a05      	ldr	r2, [sp, #20]
 8005ae0:	2101      	movs	r1, #1
 8005ae2:	441a      	add	r2, r3
 8005ae4:	4620      	mov	r0, r4
 8005ae6:	9205      	str	r2, [sp, #20]
 8005ae8:	f000 fd86 	bl	80065f8 <__i2b>
 8005aec:	4607      	mov	r7, r0
 8005aee:	2d00      	cmp	r5, #0
 8005af0:	dd0c      	ble.n	8005b0c <_dtoa_r+0x754>
 8005af2:	9b05      	ldr	r3, [sp, #20]
 8005af4:	2b00      	cmp	r3, #0
 8005af6:	dd09      	ble.n	8005b0c <_dtoa_r+0x754>
 8005af8:	42ab      	cmp	r3, r5
 8005afa:	9a04      	ldr	r2, [sp, #16]
 8005afc:	bfa8      	it	ge
 8005afe:	462b      	movge	r3, r5
 8005b00:	1ad2      	subs	r2, r2, r3
 8005b02:	9204      	str	r2, [sp, #16]
 8005b04:	9a05      	ldr	r2, [sp, #20]
 8005b06:	1aed      	subs	r5, r5, r3
 8005b08:	1ad3      	subs	r3, r2, r3
 8005b0a:	9305      	str	r3, [sp, #20]
 8005b0c:	9b07      	ldr	r3, [sp, #28]
 8005b0e:	b31b      	cbz	r3, 8005b58 <_dtoa_r+0x7a0>
 8005b10:	9b08      	ldr	r3, [sp, #32]
 8005b12:	2b00      	cmp	r3, #0
 8005b14:	f000 80af 	beq.w	8005c76 <_dtoa_r+0x8be>
 8005b18:	2e00      	cmp	r6, #0
 8005b1a:	dd13      	ble.n	8005b44 <_dtoa_r+0x78c>
 8005b1c:	4639      	mov	r1, r7
 8005b1e:	4632      	mov	r2, r6
 8005b20:	4620      	mov	r0, r4
 8005b22:	f000 fe29 	bl	8006778 <__pow5mult>
 8005b26:	ee18 2a10 	vmov	r2, s16
 8005b2a:	4601      	mov	r1, r0
 8005b2c:	4607      	mov	r7, r0
 8005b2e:	4620      	mov	r0, r4
 8005b30:	f000 fd78 	bl	8006624 <__multiply>
 8005b34:	ee18 1a10 	vmov	r1, s16
 8005b38:	4680      	mov	r8, r0
 8005b3a:	4620      	mov	r0, r4
 8005b3c:	f000 fca4 	bl	8006488 <_Bfree>
 8005b40:	ee08 8a10 	vmov	s16, r8
 8005b44:	9b07      	ldr	r3, [sp, #28]
 8005b46:	1b9a      	subs	r2, r3, r6
 8005b48:	d006      	beq.n	8005b58 <_dtoa_r+0x7a0>
 8005b4a:	ee18 1a10 	vmov	r1, s16
 8005b4e:	4620      	mov	r0, r4
 8005b50:	f000 fe12 	bl	8006778 <__pow5mult>
 8005b54:	ee08 0a10 	vmov	s16, r0
 8005b58:	2101      	movs	r1, #1
 8005b5a:	4620      	mov	r0, r4
 8005b5c:	f000 fd4c 	bl	80065f8 <__i2b>
 8005b60:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005b62:	2b00      	cmp	r3, #0
 8005b64:	4606      	mov	r6, r0
 8005b66:	f340 8088 	ble.w	8005c7a <_dtoa_r+0x8c2>
 8005b6a:	461a      	mov	r2, r3
 8005b6c:	4601      	mov	r1, r0
 8005b6e:	4620      	mov	r0, r4
 8005b70:	f000 fe02 	bl	8006778 <__pow5mult>
 8005b74:	9b06      	ldr	r3, [sp, #24]
 8005b76:	2b01      	cmp	r3, #1
 8005b78:	4606      	mov	r6, r0
 8005b7a:	f340 8081 	ble.w	8005c80 <_dtoa_r+0x8c8>
 8005b7e:	f04f 0800 	mov.w	r8, #0
 8005b82:	6933      	ldr	r3, [r6, #16]
 8005b84:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8005b88:	6918      	ldr	r0, [r3, #16]
 8005b8a:	f000 fce5 	bl	8006558 <__hi0bits>
 8005b8e:	f1c0 0020 	rsb	r0, r0, #32
 8005b92:	9b05      	ldr	r3, [sp, #20]
 8005b94:	4418      	add	r0, r3
 8005b96:	f010 001f 	ands.w	r0, r0, #31
 8005b9a:	f000 8092 	beq.w	8005cc2 <_dtoa_r+0x90a>
 8005b9e:	f1c0 0320 	rsb	r3, r0, #32
 8005ba2:	2b04      	cmp	r3, #4
 8005ba4:	f340 808a 	ble.w	8005cbc <_dtoa_r+0x904>
 8005ba8:	f1c0 001c 	rsb	r0, r0, #28
 8005bac:	9b04      	ldr	r3, [sp, #16]
 8005bae:	4403      	add	r3, r0
 8005bb0:	9304      	str	r3, [sp, #16]
 8005bb2:	9b05      	ldr	r3, [sp, #20]
 8005bb4:	4403      	add	r3, r0
 8005bb6:	4405      	add	r5, r0
 8005bb8:	9305      	str	r3, [sp, #20]
 8005bba:	9b04      	ldr	r3, [sp, #16]
 8005bbc:	2b00      	cmp	r3, #0
 8005bbe:	dd07      	ble.n	8005bd0 <_dtoa_r+0x818>
 8005bc0:	ee18 1a10 	vmov	r1, s16
 8005bc4:	461a      	mov	r2, r3
 8005bc6:	4620      	mov	r0, r4
 8005bc8:	f000 fe30 	bl	800682c <__lshift>
 8005bcc:	ee08 0a10 	vmov	s16, r0
 8005bd0:	9b05      	ldr	r3, [sp, #20]
 8005bd2:	2b00      	cmp	r3, #0
 8005bd4:	dd05      	ble.n	8005be2 <_dtoa_r+0x82a>
 8005bd6:	4631      	mov	r1, r6
 8005bd8:	461a      	mov	r2, r3
 8005bda:	4620      	mov	r0, r4
 8005bdc:	f000 fe26 	bl	800682c <__lshift>
 8005be0:	4606      	mov	r6, r0
 8005be2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005be4:	2b00      	cmp	r3, #0
 8005be6:	d06e      	beq.n	8005cc6 <_dtoa_r+0x90e>
 8005be8:	ee18 0a10 	vmov	r0, s16
 8005bec:	4631      	mov	r1, r6
 8005bee:	f000 fe8d 	bl	800690c <__mcmp>
 8005bf2:	2800      	cmp	r0, #0
 8005bf4:	da67      	bge.n	8005cc6 <_dtoa_r+0x90e>
 8005bf6:	9b00      	ldr	r3, [sp, #0]
 8005bf8:	3b01      	subs	r3, #1
 8005bfa:	ee18 1a10 	vmov	r1, s16
 8005bfe:	9300      	str	r3, [sp, #0]
 8005c00:	220a      	movs	r2, #10
 8005c02:	2300      	movs	r3, #0
 8005c04:	4620      	mov	r0, r4
 8005c06:	f000 fc61 	bl	80064cc <__multadd>
 8005c0a:	9b08      	ldr	r3, [sp, #32]
 8005c0c:	ee08 0a10 	vmov	s16, r0
 8005c10:	2b00      	cmp	r3, #0
 8005c12:	f000 81b1 	beq.w	8005f78 <_dtoa_r+0xbc0>
 8005c16:	2300      	movs	r3, #0
 8005c18:	4639      	mov	r1, r7
 8005c1a:	220a      	movs	r2, #10
 8005c1c:	4620      	mov	r0, r4
 8005c1e:	f000 fc55 	bl	80064cc <__multadd>
 8005c22:	9b02      	ldr	r3, [sp, #8]
 8005c24:	2b00      	cmp	r3, #0
 8005c26:	4607      	mov	r7, r0
 8005c28:	f300 808e 	bgt.w	8005d48 <_dtoa_r+0x990>
 8005c2c:	9b06      	ldr	r3, [sp, #24]
 8005c2e:	2b02      	cmp	r3, #2
 8005c30:	dc51      	bgt.n	8005cd6 <_dtoa_r+0x91e>
 8005c32:	e089      	b.n	8005d48 <_dtoa_r+0x990>
 8005c34:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8005c36:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8005c3a:	e74b      	b.n	8005ad4 <_dtoa_r+0x71c>
 8005c3c:	9b03      	ldr	r3, [sp, #12]
 8005c3e:	1e5e      	subs	r6, r3, #1
 8005c40:	9b07      	ldr	r3, [sp, #28]
 8005c42:	42b3      	cmp	r3, r6
 8005c44:	bfbf      	itttt	lt
 8005c46:	9b07      	ldrlt	r3, [sp, #28]
 8005c48:	9607      	strlt	r6, [sp, #28]
 8005c4a:	1af2      	sublt	r2, r6, r3
 8005c4c:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 8005c4e:	bfb6      	itet	lt
 8005c50:	189b      	addlt	r3, r3, r2
 8005c52:	1b9e      	subge	r6, r3, r6
 8005c54:	930a      	strlt	r3, [sp, #40]	; 0x28
 8005c56:	9b03      	ldr	r3, [sp, #12]
 8005c58:	bfb8      	it	lt
 8005c5a:	2600      	movlt	r6, #0
 8005c5c:	2b00      	cmp	r3, #0
 8005c5e:	bfb7      	itett	lt
 8005c60:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 8005c64:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 8005c68:	1a9d      	sublt	r5, r3, r2
 8005c6a:	2300      	movlt	r3, #0
 8005c6c:	e734      	b.n	8005ad8 <_dtoa_r+0x720>
 8005c6e:	9e07      	ldr	r6, [sp, #28]
 8005c70:	9d04      	ldr	r5, [sp, #16]
 8005c72:	9f08      	ldr	r7, [sp, #32]
 8005c74:	e73b      	b.n	8005aee <_dtoa_r+0x736>
 8005c76:	9a07      	ldr	r2, [sp, #28]
 8005c78:	e767      	b.n	8005b4a <_dtoa_r+0x792>
 8005c7a:	9b06      	ldr	r3, [sp, #24]
 8005c7c:	2b01      	cmp	r3, #1
 8005c7e:	dc18      	bgt.n	8005cb2 <_dtoa_r+0x8fa>
 8005c80:	f1ba 0f00 	cmp.w	sl, #0
 8005c84:	d115      	bne.n	8005cb2 <_dtoa_r+0x8fa>
 8005c86:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8005c8a:	b993      	cbnz	r3, 8005cb2 <_dtoa_r+0x8fa>
 8005c8c:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8005c90:	0d1b      	lsrs	r3, r3, #20
 8005c92:	051b      	lsls	r3, r3, #20
 8005c94:	b183      	cbz	r3, 8005cb8 <_dtoa_r+0x900>
 8005c96:	9b04      	ldr	r3, [sp, #16]
 8005c98:	3301      	adds	r3, #1
 8005c9a:	9304      	str	r3, [sp, #16]
 8005c9c:	9b05      	ldr	r3, [sp, #20]
 8005c9e:	3301      	adds	r3, #1
 8005ca0:	9305      	str	r3, [sp, #20]
 8005ca2:	f04f 0801 	mov.w	r8, #1
 8005ca6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005ca8:	2b00      	cmp	r3, #0
 8005caa:	f47f af6a 	bne.w	8005b82 <_dtoa_r+0x7ca>
 8005cae:	2001      	movs	r0, #1
 8005cb0:	e76f      	b.n	8005b92 <_dtoa_r+0x7da>
 8005cb2:	f04f 0800 	mov.w	r8, #0
 8005cb6:	e7f6      	b.n	8005ca6 <_dtoa_r+0x8ee>
 8005cb8:	4698      	mov	r8, r3
 8005cba:	e7f4      	b.n	8005ca6 <_dtoa_r+0x8ee>
 8005cbc:	f43f af7d 	beq.w	8005bba <_dtoa_r+0x802>
 8005cc0:	4618      	mov	r0, r3
 8005cc2:	301c      	adds	r0, #28
 8005cc4:	e772      	b.n	8005bac <_dtoa_r+0x7f4>
 8005cc6:	9b03      	ldr	r3, [sp, #12]
 8005cc8:	2b00      	cmp	r3, #0
 8005cca:	dc37      	bgt.n	8005d3c <_dtoa_r+0x984>
 8005ccc:	9b06      	ldr	r3, [sp, #24]
 8005cce:	2b02      	cmp	r3, #2
 8005cd0:	dd34      	ble.n	8005d3c <_dtoa_r+0x984>
 8005cd2:	9b03      	ldr	r3, [sp, #12]
 8005cd4:	9302      	str	r3, [sp, #8]
 8005cd6:	9b02      	ldr	r3, [sp, #8]
 8005cd8:	b96b      	cbnz	r3, 8005cf6 <_dtoa_r+0x93e>
 8005cda:	4631      	mov	r1, r6
 8005cdc:	2205      	movs	r2, #5
 8005cde:	4620      	mov	r0, r4
 8005ce0:	f000 fbf4 	bl	80064cc <__multadd>
 8005ce4:	4601      	mov	r1, r0
 8005ce6:	4606      	mov	r6, r0
 8005ce8:	ee18 0a10 	vmov	r0, s16
 8005cec:	f000 fe0e 	bl	800690c <__mcmp>
 8005cf0:	2800      	cmp	r0, #0
 8005cf2:	f73f adbb 	bgt.w	800586c <_dtoa_r+0x4b4>
 8005cf6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005cf8:	9d01      	ldr	r5, [sp, #4]
 8005cfa:	43db      	mvns	r3, r3
 8005cfc:	9300      	str	r3, [sp, #0]
 8005cfe:	f04f 0800 	mov.w	r8, #0
 8005d02:	4631      	mov	r1, r6
 8005d04:	4620      	mov	r0, r4
 8005d06:	f000 fbbf 	bl	8006488 <_Bfree>
 8005d0a:	2f00      	cmp	r7, #0
 8005d0c:	f43f aea4 	beq.w	8005a58 <_dtoa_r+0x6a0>
 8005d10:	f1b8 0f00 	cmp.w	r8, #0
 8005d14:	d005      	beq.n	8005d22 <_dtoa_r+0x96a>
 8005d16:	45b8      	cmp	r8, r7
 8005d18:	d003      	beq.n	8005d22 <_dtoa_r+0x96a>
 8005d1a:	4641      	mov	r1, r8
 8005d1c:	4620      	mov	r0, r4
 8005d1e:	f000 fbb3 	bl	8006488 <_Bfree>
 8005d22:	4639      	mov	r1, r7
 8005d24:	4620      	mov	r0, r4
 8005d26:	f000 fbaf 	bl	8006488 <_Bfree>
 8005d2a:	e695      	b.n	8005a58 <_dtoa_r+0x6a0>
 8005d2c:	2600      	movs	r6, #0
 8005d2e:	4637      	mov	r7, r6
 8005d30:	e7e1      	b.n	8005cf6 <_dtoa_r+0x93e>
 8005d32:	9700      	str	r7, [sp, #0]
 8005d34:	4637      	mov	r7, r6
 8005d36:	e599      	b.n	800586c <_dtoa_r+0x4b4>
 8005d38:	40240000 	.word	0x40240000
 8005d3c:	9b08      	ldr	r3, [sp, #32]
 8005d3e:	2b00      	cmp	r3, #0
 8005d40:	f000 80ca 	beq.w	8005ed8 <_dtoa_r+0xb20>
 8005d44:	9b03      	ldr	r3, [sp, #12]
 8005d46:	9302      	str	r3, [sp, #8]
 8005d48:	2d00      	cmp	r5, #0
 8005d4a:	dd05      	ble.n	8005d58 <_dtoa_r+0x9a0>
 8005d4c:	4639      	mov	r1, r7
 8005d4e:	462a      	mov	r2, r5
 8005d50:	4620      	mov	r0, r4
 8005d52:	f000 fd6b 	bl	800682c <__lshift>
 8005d56:	4607      	mov	r7, r0
 8005d58:	f1b8 0f00 	cmp.w	r8, #0
 8005d5c:	d05b      	beq.n	8005e16 <_dtoa_r+0xa5e>
 8005d5e:	6879      	ldr	r1, [r7, #4]
 8005d60:	4620      	mov	r0, r4
 8005d62:	f000 fb51 	bl	8006408 <_Balloc>
 8005d66:	4605      	mov	r5, r0
 8005d68:	b928      	cbnz	r0, 8005d76 <_dtoa_r+0x9be>
 8005d6a:	4b87      	ldr	r3, [pc, #540]	; (8005f88 <_dtoa_r+0xbd0>)
 8005d6c:	4602      	mov	r2, r0
 8005d6e:	f240 21ea 	movw	r1, #746	; 0x2ea
 8005d72:	f7ff bb3b 	b.w	80053ec <_dtoa_r+0x34>
 8005d76:	693a      	ldr	r2, [r7, #16]
 8005d78:	3202      	adds	r2, #2
 8005d7a:	0092      	lsls	r2, r2, #2
 8005d7c:	f107 010c 	add.w	r1, r7, #12
 8005d80:	300c      	adds	r0, #12
 8005d82:	f000 fb33 	bl	80063ec <memcpy>
 8005d86:	2201      	movs	r2, #1
 8005d88:	4629      	mov	r1, r5
 8005d8a:	4620      	mov	r0, r4
 8005d8c:	f000 fd4e 	bl	800682c <__lshift>
 8005d90:	9b01      	ldr	r3, [sp, #4]
 8005d92:	f103 0901 	add.w	r9, r3, #1
 8005d96:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 8005d9a:	4413      	add	r3, r2
 8005d9c:	9305      	str	r3, [sp, #20]
 8005d9e:	f00a 0301 	and.w	r3, sl, #1
 8005da2:	46b8      	mov	r8, r7
 8005da4:	9304      	str	r3, [sp, #16]
 8005da6:	4607      	mov	r7, r0
 8005da8:	4631      	mov	r1, r6
 8005daa:	ee18 0a10 	vmov	r0, s16
 8005dae:	f7ff fa75 	bl	800529c <quorem>
 8005db2:	4641      	mov	r1, r8
 8005db4:	9002      	str	r0, [sp, #8]
 8005db6:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 8005dba:	ee18 0a10 	vmov	r0, s16
 8005dbe:	f000 fda5 	bl	800690c <__mcmp>
 8005dc2:	463a      	mov	r2, r7
 8005dc4:	9003      	str	r0, [sp, #12]
 8005dc6:	4631      	mov	r1, r6
 8005dc8:	4620      	mov	r0, r4
 8005dca:	f000 fdbb 	bl	8006944 <__mdiff>
 8005dce:	68c2      	ldr	r2, [r0, #12]
 8005dd0:	f109 3bff 	add.w	fp, r9, #4294967295
 8005dd4:	4605      	mov	r5, r0
 8005dd6:	bb02      	cbnz	r2, 8005e1a <_dtoa_r+0xa62>
 8005dd8:	4601      	mov	r1, r0
 8005dda:	ee18 0a10 	vmov	r0, s16
 8005dde:	f000 fd95 	bl	800690c <__mcmp>
 8005de2:	4602      	mov	r2, r0
 8005de4:	4629      	mov	r1, r5
 8005de6:	4620      	mov	r0, r4
 8005de8:	9207      	str	r2, [sp, #28]
 8005dea:	f000 fb4d 	bl	8006488 <_Bfree>
 8005dee:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 8005df2:	ea43 0102 	orr.w	r1, r3, r2
 8005df6:	9b04      	ldr	r3, [sp, #16]
 8005df8:	430b      	orrs	r3, r1
 8005dfa:	464d      	mov	r5, r9
 8005dfc:	d10f      	bne.n	8005e1e <_dtoa_r+0xa66>
 8005dfe:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8005e02:	d02a      	beq.n	8005e5a <_dtoa_r+0xaa2>
 8005e04:	9b03      	ldr	r3, [sp, #12]
 8005e06:	2b00      	cmp	r3, #0
 8005e08:	dd02      	ble.n	8005e10 <_dtoa_r+0xa58>
 8005e0a:	9b02      	ldr	r3, [sp, #8]
 8005e0c:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 8005e10:	f88b a000 	strb.w	sl, [fp]
 8005e14:	e775      	b.n	8005d02 <_dtoa_r+0x94a>
 8005e16:	4638      	mov	r0, r7
 8005e18:	e7ba      	b.n	8005d90 <_dtoa_r+0x9d8>
 8005e1a:	2201      	movs	r2, #1
 8005e1c:	e7e2      	b.n	8005de4 <_dtoa_r+0xa2c>
 8005e1e:	9b03      	ldr	r3, [sp, #12]
 8005e20:	2b00      	cmp	r3, #0
 8005e22:	db04      	blt.n	8005e2e <_dtoa_r+0xa76>
 8005e24:	9906      	ldr	r1, [sp, #24]
 8005e26:	430b      	orrs	r3, r1
 8005e28:	9904      	ldr	r1, [sp, #16]
 8005e2a:	430b      	orrs	r3, r1
 8005e2c:	d122      	bne.n	8005e74 <_dtoa_r+0xabc>
 8005e2e:	2a00      	cmp	r2, #0
 8005e30:	ddee      	ble.n	8005e10 <_dtoa_r+0xa58>
 8005e32:	ee18 1a10 	vmov	r1, s16
 8005e36:	2201      	movs	r2, #1
 8005e38:	4620      	mov	r0, r4
 8005e3a:	f000 fcf7 	bl	800682c <__lshift>
 8005e3e:	4631      	mov	r1, r6
 8005e40:	ee08 0a10 	vmov	s16, r0
 8005e44:	f000 fd62 	bl	800690c <__mcmp>
 8005e48:	2800      	cmp	r0, #0
 8005e4a:	dc03      	bgt.n	8005e54 <_dtoa_r+0xa9c>
 8005e4c:	d1e0      	bne.n	8005e10 <_dtoa_r+0xa58>
 8005e4e:	f01a 0f01 	tst.w	sl, #1
 8005e52:	d0dd      	beq.n	8005e10 <_dtoa_r+0xa58>
 8005e54:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8005e58:	d1d7      	bne.n	8005e0a <_dtoa_r+0xa52>
 8005e5a:	2339      	movs	r3, #57	; 0x39
 8005e5c:	f88b 3000 	strb.w	r3, [fp]
 8005e60:	462b      	mov	r3, r5
 8005e62:	461d      	mov	r5, r3
 8005e64:	3b01      	subs	r3, #1
 8005e66:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8005e6a:	2a39      	cmp	r2, #57	; 0x39
 8005e6c:	d071      	beq.n	8005f52 <_dtoa_r+0xb9a>
 8005e6e:	3201      	adds	r2, #1
 8005e70:	701a      	strb	r2, [r3, #0]
 8005e72:	e746      	b.n	8005d02 <_dtoa_r+0x94a>
 8005e74:	2a00      	cmp	r2, #0
 8005e76:	dd07      	ble.n	8005e88 <_dtoa_r+0xad0>
 8005e78:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8005e7c:	d0ed      	beq.n	8005e5a <_dtoa_r+0xaa2>
 8005e7e:	f10a 0301 	add.w	r3, sl, #1
 8005e82:	f88b 3000 	strb.w	r3, [fp]
 8005e86:	e73c      	b.n	8005d02 <_dtoa_r+0x94a>
 8005e88:	9b05      	ldr	r3, [sp, #20]
 8005e8a:	f809 ac01 	strb.w	sl, [r9, #-1]
 8005e8e:	4599      	cmp	r9, r3
 8005e90:	d047      	beq.n	8005f22 <_dtoa_r+0xb6a>
 8005e92:	ee18 1a10 	vmov	r1, s16
 8005e96:	2300      	movs	r3, #0
 8005e98:	220a      	movs	r2, #10
 8005e9a:	4620      	mov	r0, r4
 8005e9c:	f000 fb16 	bl	80064cc <__multadd>
 8005ea0:	45b8      	cmp	r8, r7
 8005ea2:	ee08 0a10 	vmov	s16, r0
 8005ea6:	f04f 0300 	mov.w	r3, #0
 8005eaa:	f04f 020a 	mov.w	r2, #10
 8005eae:	4641      	mov	r1, r8
 8005eb0:	4620      	mov	r0, r4
 8005eb2:	d106      	bne.n	8005ec2 <_dtoa_r+0xb0a>
 8005eb4:	f000 fb0a 	bl	80064cc <__multadd>
 8005eb8:	4680      	mov	r8, r0
 8005eba:	4607      	mov	r7, r0
 8005ebc:	f109 0901 	add.w	r9, r9, #1
 8005ec0:	e772      	b.n	8005da8 <_dtoa_r+0x9f0>
 8005ec2:	f000 fb03 	bl	80064cc <__multadd>
 8005ec6:	4639      	mov	r1, r7
 8005ec8:	4680      	mov	r8, r0
 8005eca:	2300      	movs	r3, #0
 8005ecc:	220a      	movs	r2, #10
 8005ece:	4620      	mov	r0, r4
 8005ed0:	f000 fafc 	bl	80064cc <__multadd>
 8005ed4:	4607      	mov	r7, r0
 8005ed6:	e7f1      	b.n	8005ebc <_dtoa_r+0xb04>
 8005ed8:	9b03      	ldr	r3, [sp, #12]
 8005eda:	9302      	str	r3, [sp, #8]
 8005edc:	9d01      	ldr	r5, [sp, #4]
 8005ede:	ee18 0a10 	vmov	r0, s16
 8005ee2:	4631      	mov	r1, r6
 8005ee4:	f7ff f9da 	bl	800529c <quorem>
 8005ee8:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 8005eec:	9b01      	ldr	r3, [sp, #4]
 8005eee:	f805 ab01 	strb.w	sl, [r5], #1
 8005ef2:	1aea      	subs	r2, r5, r3
 8005ef4:	9b02      	ldr	r3, [sp, #8]
 8005ef6:	4293      	cmp	r3, r2
 8005ef8:	dd09      	ble.n	8005f0e <_dtoa_r+0xb56>
 8005efa:	ee18 1a10 	vmov	r1, s16
 8005efe:	2300      	movs	r3, #0
 8005f00:	220a      	movs	r2, #10
 8005f02:	4620      	mov	r0, r4
 8005f04:	f000 fae2 	bl	80064cc <__multadd>
 8005f08:	ee08 0a10 	vmov	s16, r0
 8005f0c:	e7e7      	b.n	8005ede <_dtoa_r+0xb26>
 8005f0e:	9b02      	ldr	r3, [sp, #8]
 8005f10:	2b00      	cmp	r3, #0
 8005f12:	bfc8      	it	gt
 8005f14:	461d      	movgt	r5, r3
 8005f16:	9b01      	ldr	r3, [sp, #4]
 8005f18:	bfd8      	it	le
 8005f1a:	2501      	movle	r5, #1
 8005f1c:	441d      	add	r5, r3
 8005f1e:	f04f 0800 	mov.w	r8, #0
 8005f22:	ee18 1a10 	vmov	r1, s16
 8005f26:	2201      	movs	r2, #1
 8005f28:	4620      	mov	r0, r4
 8005f2a:	f000 fc7f 	bl	800682c <__lshift>
 8005f2e:	4631      	mov	r1, r6
 8005f30:	ee08 0a10 	vmov	s16, r0
 8005f34:	f000 fcea 	bl	800690c <__mcmp>
 8005f38:	2800      	cmp	r0, #0
 8005f3a:	dc91      	bgt.n	8005e60 <_dtoa_r+0xaa8>
 8005f3c:	d102      	bne.n	8005f44 <_dtoa_r+0xb8c>
 8005f3e:	f01a 0f01 	tst.w	sl, #1
 8005f42:	d18d      	bne.n	8005e60 <_dtoa_r+0xaa8>
 8005f44:	462b      	mov	r3, r5
 8005f46:	461d      	mov	r5, r3
 8005f48:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8005f4c:	2a30      	cmp	r2, #48	; 0x30
 8005f4e:	d0fa      	beq.n	8005f46 <_dtoa_r+0xb8e>
 8005f50:	e6d7      	b.n	8005d02 <_dtoa_r+0x94a>
 8005f52:	9a01      	ldr	r2, [sp, #4]
 8005f54:	429a      	cmp	r2, r3
 8005f56:	d184      	bne.n	8005e62 <_dtoa_r+0xaaa>
 8005f58:	9b00      	ldr	r3, [sp, #0]
 8005f5a:	3301      	adds	r3, #1
 8005f5c:	9300      	str	r3, [sp, #0]
 8005f5e:	2331      	movs	r3, #49	; 0x31
 8005f60:	7013      	strb	r3, [r2, #0]
 8005f62:	e6ce      	b.n	8005d02 <_dtoa_r+0x94a>
 8005f64:	4b09      	ldr	r3, [pc, #36]	; (8005f8c <_dtoa_r+0xbd4>)
 8005f66:	f7ff ba95 	b.w	8005494 <_dtoa_r+0xdc>
 8005f6a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005f6c:	2b00      	cmp	r3, #0
 8005f6e:	f47f aa6e 	bne.w	800544e <_dtoa_r+0x96>
 8005f72:	4b07      	ldr	r3, [pc, #28]	; (8005f90 <_dtoa_r+0xbd8>)
 8005f74:	f7ff ba8e 	b.w	8005494 <_dtoa_r+0xdc>
 8005f78:	9b02      	ldr	r3, [sp, #8]
 8005f7a:	2b00      	cmp	r3, #0
 8005f7c:	dcae      	bgt.n	8005edc <_dtoa_r+0xb24>
 8005f7e:	9b06      	ldr	r3, [sp, #24]
 8005f80:	2b02      	cmp	r3, #2
 8005f82:	f73f aea8 	bgt.w	8005cd6 <_dtoa_r+0x91e>
 8005f86:	e7a9      	b.n	8005edc <_dtoa_r+0xb24>
 8005f88:	08007393 	.word	0x08007393
 8005f8c:	080072f0 	.word	0x080072f0
 8005f90:	08007314 	.word	0x08007314

08005f94 <__sflush_r>:
 8005f94:	898a      	ldrh	r2, [r1, #12]
 8005f96:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005f9a:	4605      	mov	r5, r0
 8005f9c:	0710      	lsls	r0, r2, #28
 8005f9e:	460c      	mov	r4, r1
 8005fa0:	d458      	bmi.n	8006054 <__sflush_r+0xc0>
 8005fa2:	684b      	ldr	r3, [r1, #4]
 8005fa4:	2b00      	cmp	r3, #0
 8005fa6:	dc05      	bgt.n	8005fb4 <__sflush_r+0x20>
 8005fa8:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8005faa:	2b00      	cmp	r3, #0
 8005fac:	dc02      	bgt.n	8005fb4 <__sflush_r+0x20>
 8005fae:	2000      	movs	r0, #0
 8005fb0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005fb4:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8005fb6:	2e00      	cmp	r6, #0
 8005fb8:	d0f9      	beq.n	8005fae <__sflush_r+0x1a>
 8005fba:	2300      	movs	r3, #0
 8005fbc:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8005fc0:	682f      	ldr	r7, [r5, #0]
 8005fc2:	602b      	str	r3, [r5, #0]
 8005fc4:	d032      	beq.n	800602c <__sflush_r+0x98>
 8005fc6:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8005fc8:	89a3      	ldrh	r3, [r4, #12]
 8005fca:	075a      	lsls	r2, r3, #29
 8005fcc:	d505      	bpl.n	8005fda <__sflush_r+0x46>
 8005fce:	6863      	ldr	r3, [r4, #4]
 8005fd0:	1ac0      	subs	r0, r0, r3
 8005fd2:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8005fd4:	b10b      	cbz	r3, 8005fda <__sflush_r+0x46>
 8005fd6:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8005fd8:	1ac0      	subs	r0, r0, r3
 8005fda:	2300      	movs	r3, #0
 8005fdc:	4602      	mov	r2, r0
 8005fde:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8005fe0:	6a21      	ldr	r1, [r4, #32]
 8005fe2:	4628      	mov	r0, r5
 8005fe4:	47b0      	blx	r6
 8005fe6:	1c43      	adds	r3, r0, #1
 8005fe8:	89a3      	ldrh	r3, [r4, #12]
 8005fea:	d106      	bne.n	8005ffa <__sflush_r+0x66>
 8005fec:	6829      	ldr	r1, [r5, #0]
 8005fee:	291d      	cmp	r1, #29
 8005ff0:	d82c      	bhi.n	800604c <__sflush_r+0xb8>
 8005ff2:	4a2a      	ldr	r2, [pc, #168]	; (800609c <__sflush_r+0x108>)
 8005ff4:	40ca      	lsrs	r2, r1
 8005ff6:	07d6      	lsls	r6, r2, #31
 8005ff8:	d528      	bpl.n	800604c <__sflush_r+0xb8>
 8005ffa:	2200      	movs	r2, #0
 8005ffc:	6062      	str	r2, [r4, #4]
 8005ffe:	04d9      	lsls	r1, r3, #19
 8006000:	6922      	ldr	r2, [r4, #16]
 8006002:	6022      	str	r2, [r4, #0]
 8006004:	d504      	bpl.n	8006010 <__sflush_r+0x7c>
 8006006:	1c42      	adds	r2, r0, #1
 8006008:	d101      	bne.n	800600e <__sflush_r+0x7a>
 800600a:	682b      	ldr	r3, [r5, #0]
 800600c:	b903      	cbnz	r3, 8006010 <__sflush_r+0x7c>
 800600e:	6560      	str	r0, [r4, #84]	; 0x54
 8006010:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8006012:	602f      	str	r7, [r5, #0]
 8006014:	2900      	cmp	r1, #0
 8006016:	d0ca      	beq.n	8005fae <__sflush_r+0x1a>
 8006018:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800601c:	4299      	cmp	r1, r3
 800601e:	d002      	beq.n	8006026 <__sflush_r+0x92>
 8006020:	4628      	mov	r0, r5
 8006022:	f000 fd8b 	bl	8006b3c <_free_r>
 8006026:	2000      	movs	r0, #0
 8006028:	6360      	str	r0, [r4, #52]	; 0x34
 800602a:	e7c1      	b.n	8005fb0 <__sflush_r+0x1c>
 800602c:	6a21      	ldr	r1, [r4, #32]
 800602e:	2301      	movs	r3, #1
 8006030:	4628      	mov	r0, r5
 8006032:	47b0      	blx	r6
 8006034:	1c41      	adds	r1, r0, #1
 8006036:	d1c7      	bne.n	8005fc8 <__sflush_r+0x34>
 8006038:	682b      	ldr	r3, [r5, #0]
 800603a:	2b00      	cmp	r3, #0
 800603c:	d0c4      	beq.n	8005fc8 <__sflush_r+0x34>
 800603e:	2b1d      	cmp	r3, #29
 8006040:	d001      	beq.n	8006046 <__sflush_r+0xb2>
 8006042:	2b16      	cmp	r3, #22
 8006044:	d101      	bne.n	800604a <__sflush_r+0xb6>
 8006046:	602f      	str	r7, [r5, #0]
 8006048:	e7b1      	b.n	8005fae <__sflush_r+0x1a>
 800604a:	89a3      	ldrh	r3, [r4, #12]
 800604c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006050:	81a3      	strh	r3, [r4, #12]
 8006052:	e7ad      	b.n	8005fb0 <__sflush_r+0x1c>
 8006054:	690f      	ldr	r7, [r1, #16]
 8006056:	2f00      	cmp	r7, #0
 8006058:	d0a9      	beq.n	8005fae <__sflush_r+0x1a>
 800605a:	0793      	lsls	r3, r2, #30
 800605c:	680e      	ldr	r6, [r1, #0]
 800605e:	bf08      	it	eq
 8006060:	694b      	ldreq	r3, [r1, #20]
 8006062:	600f      	str	r7, [r1, #0]
 8006064:	bf18      	it	ne
 8006066:	2300      	movne	r3, #0
 8006068:	eba6 0807 	sub.w	r8, r6, r7
 800606c:	608b      	str	r3, [r1, #8]
 800606e:	f1b8 0f00 	cmp.w	r8, #0
 8006072:	dd9c      	ble.n	8005fae <__sflush_r+0x1a>
 8006074:	6a21      	ldr	r1, [r4, #32]
 8006076:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8006078:	4643      	mov	r3, r8
 800607a:	463a      	mov	r2, r7
 800607c:	4628      	mov	r0, r5
 800607e:	47b0      	blx	r6
 8006080:	2800      	cmp	r0, #0
 8006082:	dc06      	bgt.n	8006092 <__sflush_r+0xfe>
 8006084:	89a3      	ldrh	r3, [r4, #12]
 8006086:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800608a:	81a3      	strh	r3, [r4, #12]
 800608c:	f04f 30ff 	mov.w	r0, #4294967295
 8006090:	e78e      	b.n	8005fb0 <__sflush_r+0x1c>
 8006092:	4407      	add	r7, r0
 8006094:	eba8 0800 	sub.w	r8, r8, r0
 8006098:	e7e9      	b.n	800606e <__sflush_r+0xda>
 800609a:	bf00      	nop
 800609c:	20400001 	.word	0x20400001

080060a0 <_fflush_r>:
 80060a0:	b538      	push	{r3, r4, r5, lr}
 80060a2:	690b      	ldr	r3, [r1, #16]
 80060a4:	4605      	mov	r5, r0
 80060a6:	460c      	mov	r4, r1
 80060a8:	b913      	cbnz	r3, 80060b0 <_fflush_r+0x10>
 80060aa:	2500      	movs	r5, #0
 80060ac:	4628      	mov	r0, r5
 80060ae:	bd38      	pop	{r3, r4, r5, pc}
 80060b0:	b118      	cbz	r0, 80060ba <_fflush_r+0x1a>
 80060b2:	6983      	ldr	r3, [r0, #24]
 80060b4:	b90b      	cbnz	r3, 80060ba <_fflush_r+0x1a>
 80060b6:	f000 f887 	bl	80061c8 <__sinit>
 80060ba:	4b14      	ldr	r3, [pc, #80]	; (800610c <_fflush_r+0x6c>)
 80060bc:	429c      	cmp	r4, r3
 80060be:	d11b      	bne.n	80060f8 <_fflush_r+0x58>
 80060c0:	686c      	ldr	r4, [r5, #4]
 80060c2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80060c6:	2b00      	cmp	r3, #0
 80060c8:	d0ef      	beq.n	80060aa <_fflush_r+0xa>
 80060ca:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80060cc:	07d0      	lsls	r0, r2, #31
 80060ce:	d404      	bmi.n	80060da <_fflush_r+0x3a>
 80060d0:	0599      	lsls	r1, r3, #22
 80060d2:	d402      	bmi.n	80060da <_fflush_r+0x3a>
 80060d4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80060d6:	f000 f91a 	bl	800630e <__retarget_lock_acquire_recursive>
 80060da:	4628      	mov	r0, r5
 80060dc:	4621      	mov	r1, r4
 80060de:	f7ff ff59 	bl	8005f94 <__sflush_r>
 80060e2:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80060e4:	07da      	lsls	r2, r3, #31
 80060e6:	4605      	mov	r5, r0
 80060e8:	d4e0      	bmi.n	80060ac <_fflush_r+0xc>
 80060ea:	89a3      	ldrh	r3, [r4, #12]
 80060ec:	059b      	lsls	r3, r3, #22
 80060ee:	d4dd      	bmi.n	80060ac <_fflush_r+0xc>
 80060f0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80060f2:	f000 f90d 	bl	8006310 <__retarget_lock_release_recursive>
 80060f6:	e7d9      	b.n	80060ac <_fflush_r+0xc>
 80060f8:	4b05      	ldr	r3, [pc, #20]	; (8006110 <_fflush_r+0x70>)
 80060fa:	429c      	cmp	r4, r3
 80060fc:	d101      	bne.n	8006102 <_fflush_r+0x62>
 80060fe:	68ac      	ldr	r4, [r5, #8]
 8006100:	e7df      	b.n	80060c2 <_fflush_r+0x22>
 8006102:	4b04      	ldr	r3, [pc, #16]	; (8006114 <_fflush_r+0x74>)
 8006104:	429c      	cmp	r4, r3
 8006106:	bf08      	it	eq
 8006108:	68ec      	ldreq	r4, [r5, #12]
 800610a:	e7da      	b.n	80060c2 <_fflush_r+0x22>
 800610c:	080073c4 	.word	0x080073c4
 8006110:	080073e4 	.word	0x080073e4
 8006114:	080073a4 	.word	0x080073a4

08006118 <std>:
 8006118:	2300      	movs	r3, #0
 800611a:	b510      	push	{r4, lr}
 800611c:	4604      	mov	r4, r0
 800611e:	e9c0 3300 	strd	r3, r3, [r0]
 8006122:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8006126:	6083      	str	r3, [r0, #8]
 8006128:	8181      	strh	r1, [r0, #12]
 800612a:	6643      	str	r3, [r0, #100]	; 0x64
 800612c:	81c2      	strh	r2, [r0, #14]
 800612e:	6183      	str	r3, [r0, #24]
 8006130:	4619      	mov	r1, r3
 8006132:	2208      	movs	r2, #8
 8006134:	305c      	adds	r0, #92	; 0x5c
 8006136:	f7fe faf1 	bl	800471c <memset>
 800613a:	4b05      	ldr	r3, [pc, #20]	; (8006150 <std+0x38>)
 800613c:	6263      	str	r3, [r4, #36]	; 0x24
 800613e:	4b05      	ldr	r3, [pc, #20]	; (8006154 <std+0x3c>)
 8006140:	62a3      	str	r3, [r4, #40]	; 0x28
 8006142:	4b05      	ldr	r3, [pc, #20]	; (8006158 <std+0x40>)
 8006144:	62e3      	str	r3, [r4, #44]	; 0x2c
 8006146:	4b05      	ldr	r3, [pc, #20]	; (800615c <std+0x44>)
 8006148:	6224      	str	r4, [r4, #32]
 800614a:	6323      	str	r3, [r4, #48]	; 0x30
 800614c:	bd10      	pop	{r4, pc}
 800614e:	bf00      	nop
 8006150:	08006fd1 	.word	0x08006fd1
 8006154:	08006ff3 	.word	0x08006ff3
 8006158:	0800702b 	.word	0x0800702b
 800615c:	0800704f 	.word	0x0800704f

08006160 <_cleanup_r>:
 8006160:	4901      	ldr	r1, [pc, #4]	; (8006168 <_cleanup_r+0x8>)
 8006162:	f000 b8af 	b.w	80062c4 <_fwalk_reent>
 8006166:	bf00      	nop
 8006168:	080060a1 	.word	0x080060a1

0800616c <__sfmoreglue>:
 800616c:	b570      	push	{r4, r5, r6, lr}
 800616e:	2268      	movs	r2, #104	; 0x68
 8006170:	1e4d      	subs	r5, r1, #1
 8006172:	4355      	muls	r5, r2
 8006174:	460e      	mov	r6, r1
 8006176:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800617a:	f000 fd4b 	bl	8006c14 <_malloc_r>
 800617e:	4604      	mov	r4, r0
 8006180:	b140      	cbz	r0, 8006194 <__sfmoreglue+0x28>
 8006182:	2100      	movs	r1, #0
 8006184:	e9c0 1600 	strd	r1, r6, [r0]
 8006188:	300c      	adds	r0, #12
 800618a:	60a0      	str	r0, [r4, #8]
 800618c:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8006190:	f7fe fac4 	bl	800471c <memset>
 8006194:	4620      	mov	r0, r4
 8006196:	bd70      	pop	{r4, r5, r6, pc}

08006198 <__sfp_lock_acquire>:
 8006198:	4801      	ldr	r0, [pc, #4]	; (80061a0 <__sfp_lock_acquire+0x8>)
 800619a:	f000 b8b8 	b.w	800630e <__retarget_lock_acquire_recursive>
 800619e:	bf00      	nop
 80061a0:	200003d9 	.word	0x200003d9

080061a4 <__sfp_lock_release>:
 80061a4:	4801      	ldr	r0, [pc, #4]	; (80061ac <__sfp_lock_release+0x8>)
 80061a6:	f000 b8b3 	b.w	8006310 <__retarget_lock_release_recursive>
 80061aa:	bf00      	nop
 80061ac:	200003d9 	.word	0x200003d9

080061b0 <__sinit_lock_acquire>:
 80061b0:	4801      	ldr	r0, [pc, #4]	; (80061b8 <__sinit_lock_acquire+0x8>)
 80061b2:	f000 b8ac 	b.w	800630e <__retarget_lock_acquire_recursive>
 80061b6:	bf00      	nop
 80061b8:	200003da 	.word	0x200003da

080061bc <__sinit_lock_release>:
 80061bc:	4801      	ldr	r0, [pc, #4]	; (80061c4 <__sinit_lock_release+0x8>)
 80061be:	f000 b8a7 	b.w	8006310 <__retarget_lock_release_recursive>
 80061c2:	bf00      	nop
 80061c4:	200003da 	.word	0x200003da

080061c8 <__sinit>:
 80061c8:	b510      	push	{r4, lr}
 80061ca:	4604      	mov	r4, r0
 80061cc:	f7ff fff0 	bl	80061b0 <__sinit_lock_acquire>
 80061d0:	69a3      	ldr	r3, [r4, #24]
 80061d2:	b11b      	cbz	r3, 80061dc <__sinit+0x14>
 80061d4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80061d8:	f7ff bff0 	b.w	80061bc <__sinit_lock_release>
 80061dc:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 80061e0:	6523      	str	r3, [r4, #80]	; 0x50
 80061e2:	4b13      	ldr	r3, [pc, #76]	; (8006230 <__sinit+0x68>)
 80061e4:	4a13      	ldr	r2, [pc, #76]	; (8006234 <__sinit+0x6c>)
 80061e6:	681b      	ldr	r3, [r3, #0]
 80061e8:	62a2      	str	r2, [r4, #40]	; 0x28
 80061ea:	42a3      	cmp	r3, r4
 80061ec:	bf04      	itt	eq
 80061ee:	2301      	moveq	r3, #1
 80061f0:	61a3      	streq	r3, [r4, #24]
 80061f2:	4620      	mov	r0, r4
 80061f4:	f000 f820 	bl	8006238 <__sfp>
 80061f8:	6060      	str	r0, [r4, #4]
 80061fa:	4620      	mov	r0, r4
 80061fc:	f000 f81c 	bl	8006238 <__sfp>
 8006200:	60a0      	str	r0, [r4, #8]
 8006202:	4620      	mov	r0, r4
 8006204:	f000 f818 	bl	8006238 <__sfp>
 8006208:	2200      	movs	r2, #0
 800620a:	60e0      	str	r0, [r4, #12]
 800620c:	2104      	movs	r1, #4
 800620e:	6860      	ldr	r0, [r4, #4]
 8006210:	f7ff ff82 	bl	8006118 <std>
 8006214:	68a0      	ldr	r0, [r4, #8]
 8006216:	2201      	movs	r2, #1
 8006218:	2109      	movs	r1, #9
 800621a:	f7ff ff7d 	bl	8006118 <std>
 800621e:	68e0      	ldr	r0, [r4, #12]
 8006220:	2202      	movs	r2, #2
 8006222:	2112      	movs	r1, #18
 8006224:	f7ff ff78 	bl	8006118 <std>
 8006228:	2301      	movs	r3, #1
 800622a:	61a3      	str	r3, [r4, #24]
 800622c:	e7d2      	b.n	80061d4 <__sinit+0xc>
 800622e:	bf00      	nop
 8006230:	080072dc 	.word	0x080072dc
 8006234:	08006161 	.word	0x08006161

08006238 <__sfp>:
 8006238:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800623a:	4607      	mov	r7, r0
 800623c:	f7ff ffac 	bl	8006198 <__sfp_lock_acquire>
 8006240:	4b1e      	ldr	r3, [pc, #120]	; (80062bc <__sfp+0x84>)
 8006242:	681e      	ldr	r6, [r3, #0]
 8006244:	69b3      	ldr	r3, [r6, #24]
 8006246:	b913      	cbnz	r3, 800624e <__sfp+0x16>
 8006248:	4630      	mov	r0, r6
 800624a:	f7ff ffbd 	bl	80061c8 <__sinit>
 800624e:	3648      	adds	r6, #72	; 0x48
 8006250:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8006254:	3b01      	subs	r3, #1
 8006256:	d503      	bpl.n	8006260 <__sfp+0x28>
 8006258:	6833      	ldr	r3, [r6, #0]
 800625a:	b30b      	cbz	r3, 80062a0 <__sfp+0x68>
 800625c:	6836      	ldr	r6, [r6, #0]
 800625e:	e7f7      	b.n	8006250 <__sfp+0x18>
 8006260:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8006264:	b9d5      	cbnz	r5, 800629c <__sfp+0x64>
 8006266:	4b16      	ldr	r3, [pc, #88]	; (80062c0 <__sfp+0x88>)
 8006268:	60e3      	str	r3, [r4, #12]
 800626a:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800626e:	6665      	str	r5, [r4, #100]	; 0x64
 8006270:	f000 f84c 	bl	800630c <__retarget_lock_init_recursive>
 8006274:	f7ff ff96 	bl	80061a4 <__sfp_lock_release>
 8006278:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800627c:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8006280:	6025      	str	r5, [r4, #0]
 8006282:	61a5      	str	r5, [r4, #24]
 8006284:	2208      	movs	r2, #8
 8006286:	4629      	mov	r1, r5
 8006288:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800628c:	f7fe fa46 	bl	800471c <memset>
 8006290:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8006294:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8006298:	4620      	mov	r0, r4
 800629a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800629c:	3468      	adds	r4, #104	; 0x68
 800629e:	e7d9      	b.n	8006254 <__sfp+0x1c>
 80062a0:	2104      	movs	r1, #4
 80062a2:	4638      	mov	r0, r7
 80062a4:	f7ff ff62 	bl	800616c <__sfmoreglue>
 80062a8:	4604      	mov	r4, r0
 80062aa:	6030      	str	r0, [r6, #0]
 80062ac:	2800      	cmp	r0, #0
 80062ae:	d1d5      	bne.n	800625c <__sfp+0x24>
 80062b0:	f7ff ff78 	bl	80061a4 <__sfp_lock_release>
 80062b4:	230c      	movs	r3, #12
 80062b6:	603b      	str	r3, [r7, #0]
 80062b8:	e7ee      	b.n	8006298 <__sfp+0x60>
 80062ba:	bf00      	nop
 80062bc:	080072dc 	.word	0x080072dc
 80062c0:	ffff0001 	.word	0xffff0001

080062c4 <_fwalk_reent>:
 80062c4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80062c8:	4606      	mov	r6, r0
 80062ca:	4688      	mov	r8, r1
 80062cc:	f100 0448 	add.w	r4, r0, #72	; 0x48
 80062d0:	2700      	movs	r7, #0
 80062d2:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80062d6:	f1b9 0901 	subs.w	r9, r9, #1
 80062da:	d505      	bpl.n	80062e8 <_fwalk_reent+0x24>
 80062dc:	6824      	ldr	r4, [r4, #0]
 80062de:	2c00      	cmp	r4, #0
 80062e0:	d1f7      	bne.n	80062d2 <_fwalk_reent+0xe>
 80062e2:	4638      	mov	r0, r7
 80062e4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80062e8:	89ab      	ldrh	r3, [r5, #12]
 80062ea:	2b01      	cmp	r3, #1
 80062ec:	d907      	bls.n	80062fe <_fwalk_reent+0x3a>
 80062ee:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80062f2:	3301      	adds	r3, #1
 80062f4:	d003      	beq.n	80062fe <_fwalk_reent+0x3a>
 80062f6:	4629      	mov	r1, r5
 80062f8:	4630      	mov	r0, r6
 80062fa:	47c0      	blx	r8
 80062fc:	4307      	orrs	r7, r0
 80062fe:	3568      	adds	r5, #104	; 0x68
 8006300:	e7e9      	b.n	80062d6 <_fwalk_reent+0x12>
	...

08006304 <_localeconv_r>:
 8006304:	4800      	ldr	r0, [pc, #0]	; (8006308 <_localeconv_r+0x4>)
 8006306:	4770      	bx	lr
 8006308:	20000160 	.word	0x20000160

0800630c <__retarget_lock_init_recursive>:
 800630c:	4770      	bx	lr

0800630e <__retarget_lock_acquire_recursive>:
 800630e:	4770      	bx	lr

08006310 <__retarget_lock_release_recursive>:
 8006310:	4770      	bx	lr

08006312 <__swhatbuf_r>:
 8006312:	b570      	push	{r4, r5, r6, lr}
 8006314:	460e      	mov	r6, r1
 8006316:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800631a:	2900      	cmp	r1, #0
 800631c:	b096      	sub	sp, #88	; 0x58
 800631e:	4614      	mov	r4, r2
 8006320:	461d      	mov	r5, r3
 8006322:	da08      	bge.n	8006336 <__swhatbuf_r+0x24>
 8006324:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 8006328:	2200      	movs	r2, #0
 800632a:	602a      	str	r2, [r5, #0]
 800632c:	061a      	lsls	r2, r3, #24
 800632e:	d410      	bmi.n	8006352 <__swhatbuf_r+0x40>
 8006330:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006334:	e00e      	b.n	8006354 <__swhatbuf_r+0x42>
 8006336:	466a      	mov	r2, sp
 8006338:	f000 fee0 	bl	80070fc <_fstat_r>
 800633c:	2800      	cmp	r0, #0
 800633e:	dbf1      	blt.n	8006324 <__swhatbuf_r+0x12>
 8006340:	9a01      	ldr	r2, [sp, #4]
 8006342:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8006346:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800634a:	425a      	negs	r2, r3
 800634c:	415a      	adcs	r2, r3
 800634e:	602a      	str	r2, [r5, #0]
 8006350:	e7ee      	b.n	8006330 <__swhatbuf_r+0x1e>
 8006352:	2340      	movs	r3, #64	; 0x40
 8006354:	2000      	movs	r0, #0
 8006356:	6023      	str	r3, [r4, #0]
 8006358:	b016      	add	sp, #88	; 0x58
 800635a:	bd70      	pop	{r4, r5, r6, pc}

0800635c <__smakebuf_r>:
 800635c:	898b      	ldrh	r3, [r1, #12]
 800635e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8006360:	079d      	lsls	r5, r3, #30
 8006362:	4606      	mov	r6, r0
 8006364:	460c      	mov	r4, r1
 8006366:	d507      	bpl.n	8006378 <__smakebuf_r+0x1c>
 8006368:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800636c:	6023      	str	r3, [r4, #0]
 800636e:	6123      	str	r3, [r4, #16]
 8006370:	2301      	movs	r3, #1
 8006372:	6163      	str	r3, [r4, #20]
 8006374:	b002      	add	sp, #8
 8006376:	bd70      	pop	{r4, r5, r6, pc}
 8006378:	ab01      	add	r3, sp, #4
 800637a:	466a      	mov	r2, sp
 800637c:	f7ff ffc9 	bl	8006312 <__swhatbuf_r>
 8006380:	9900      	ldr	r1, [sp, #0]
 8006382:	4605      	mov	r5, r0
 8006384:	4630      	mov	r0, r6
 8006386:	f000 fc45 	bl	8006c14 <_malloc_r>
 800638a:	b948      	cbnz	r0, 80063a0 <__smakebuf_r+0x44>
 800638c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006390:	059a      	lsls	r2, r3, #22
 8006392:	d4ef      	bmi.n	8006374 <__smakebuf_r+0x18>
 8006394:	f023 0303 	bic.w	r3, r3, #3
 8006398:	f043 0302 	orr.w	r3, r3, #2
 800639c:	81a3      	strh	r3, [r4, #12]
 800639e:	e7e3      	b.n	8006368 <__smakebuf_r+0xc>
 80063a0:	4b0d      	ldr	r3, [pc, #52]	; (80063d8 <__smakebuf_r+0x7c>)
 80063a2:	62b3      	str	r3, [r6, #40]	; 0x28
 80063a4:	89a3      	ldrh	r3, [r4, #12]
 80063a6:	6020      	str	r0, [r4, #0]
 80063a8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80063ac:	81a3      	strh	r3, [r4, #12]
 80063ae:	9b00      	ldr	r3, [sp, #0]
 80063b0:	6163      	str	r3, [r4, #20]
 80063b2:	9b01      	ldr	r3, [sp, #4]
 80063b4:	6120      	str	r0, [r4, #16]
 80063b6:	b15b      	cbz	r3, 80063d0 <__smakebuf_r+0x74>
 80063b8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80063bc:	4630      	mov	r0, r6
 80063be:	f000 feaf 	bl	8007120 <_isatty_r>
 80063c2:	b128      	cbz	r0, 80063d0 <__smakebuf_r+0x74>
 80063c4:	89a3      	ldrh	r3, [r4, #12]
 80063c6:	f023 0303 	bic.w	r3, r3, #3
 80063ca:	f043 0301 	orr.w	r3, r3, #1
 80063ce:	81a3      	strh	r3, [r4, #12]
 80063d0:	89a0      	ldrh	r0, [r4, #12]
 80063d2:	4305      	orrs	r5, r0
 80063d4:	81a5      	strh	r5, [r4, #12]
 80063d6:	e7cd      	b.n	8006374 <__smakebuf_r+0x18>
 80063d8:	08006161 	.word	0x08006161

080063dc <malloc>:
 80063dc:	4b02      	ldr	r3, [pc, #8]	; (80063e8 <malloc+0xc>)
 80063de:	4601      	mov	r1, r0
 80063e0:	6818      	ldr	r0, [r3, #0]
 80063e2:	f000 bc17 	b.w	8006c14 <_malloc_r>
 80063e6:	bf00      	nop
 80063e8:	2000000c 	.word	0x2000000c

080063ec <memcpy>:
 80063ec:	440a      	add	r2, r1
 80063ee:	4291      	cmp	r1, r2
 80063f0:	f100 33ff 	add.w	r3, r0, #4294967295
 80063f4:	d100      	bne.n	80063f8 <memcpy+0xc>
 80063f6:	4770      	bx	lr
 80063f8:	b510      	push	{r4, lr}
 80063fa:	f811 4b01 	ldrb.w	r4, [r1], #1
 80063fe:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006402:	4291      	cmp	r1, r2
 8006404:	d1f9      	bne.n	80063fa <memcpy+0xe>
 8006406:	bd10      	pop	{r4, pc}

08006408 <_Balloc>:
 8006408:	b570      	push	{r4, r5, r6, lr}
 800640a:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800640c:	4604      	mov	r4, r0
 800640e:	460d      	mov	r5, r1
 8006410:	b976      	cbnz	r6, 8006430 <_Balloc+0x28>
 8006412:	2010      	movs	r0, #16
 8006414:	f7ff ffe2 	bl	80063dc <malloc>
 8006418:	4602      	mov	r2, r0
 800641a:	6260      	str	r0, [r4, #36]	; 0x24
 800641c:	b920      	cbnz	r0, 8006428 <_Balloc+0x20>
 800641e:	4b18      	ldr	r3, [pc, #96]	; (8006480 <_Balloc+0x78>)
 8006420:	4818      	ldr	r0, [pc, #96]	; (8006484 <_Balloc+0x7c>)
 8006422:	2166      	movs	r1, #102	; 0x66
 8006424:	f000 fe2a 	bl	800707c <__assert_func>
 8006428:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800642c:	6006      	str	r6, [r0, #0]
 800642e:	60c6      	str	r6, [r0, #12]
 8006430:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8006432:	68f3      	ldr	r3, [r6, #12]
 8006434:	b183      	cbz	r3, 8006458 <_Balloc+0x50>
 8006436:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006438:	68db      	ldr	r3, [r3, #12]
 800643a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800643e:	b9b8      	cbnz	r0, 8006470 <_Balloc+0x68>
 8006440:	2101      	movs	r1, #1
 8006442:	fa01 f605 	lsl.w	r6, r1, r5
 8006446:	1d72      	adds	r2, r6, #5
 8006448:	0092      	lsls	r2, r2, #2
 800644a:	4620      	mov	r0, r4
 800644c:	f000 fb60 	bl	8006b10 <_calloc_r>
 8006450:	b160      	cbz	r0, 800646c <_Balloc+0x64>
 8006452:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8006456:	e00e      	b.n	8006476 <_Balloc+0x6e>
 8006458:	2221      	movs	r2, #33	; 0x21
 800645a:	2104      	movs	r1, #4
 800645c:	4620      	mov	r0, r4
 800645e:	f000 fb57 	bl	8006b10 <_calloc_r>
 8006462:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006464:	60f0      	str	r0, [r6, #12]
 8006466:	68db      	ldr	r3, [r3, #12]
 8006468:	2b00      	cmp	r3, #0
 800646a:	d1e4      	bne.n	8006436 <_Balloc+0x2e>
 800646c:	2000      	movs	r0, #0
 800646e:	bd70      	pop	{r4, r5, r6, pc}
 8006470:	6802      	ldr	r2, [r0, #0]
 8006472:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8006476:	2300      	movs	r3, #0
 8006478:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800647c:	e7f7      	b.n	800646e <_Balloc+0x66>
 800647e:	bf00      	nop
 8006480:	08007321 	.word	0x08007321
 8006484:	08007404 	.word	0x08007404

08006488 <_Bfree>:
 8006488:	b570      	push	{r4, r5, r6, lr}
 800648a:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800648c:	4605      	mov	r5, r0
 800648e:	460c      	mov	r4, r1
 8006490:	b976      	cbnz	r6, 80064b0 <_Bfree+0x28>
 8006492:	2010      	movs	r0, #16
 8006494:	f7ff ffa2 	bl	80063dc <malloc>
 8006498:	4602      	mov	r2, r0
 800649a:	6268      	str	r0, [r5, #36]	; 0x24
 800649c:	b920      	cbnz	r0, 80064a8 <_Bfree+0x20>
 800649e:	4b09      	ldr	r3, [pc, #36]	; (80064c4 <_Bfree+0x3c>)
 80064a0:	4809      	ldr	r0, [pc, #36]	; (80064c8 <_Bfree+0x40>)
 80064a2:	218a      	movs	r1, #138	; 0x8a
 80064a4:	f000 fdea 	bl	800707c <__assert_func>
 80064a8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80064ac:	6006      	str	r6, [r0, #0]
 80064ae:	60c6      	str	r6, [r0, #12]
 80064b0:	b13c      	cbz	r4, 80064c2 <_Bfree+0x3a>
 80064b2:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 80064b4:	6862      	ldr	r2, [r4, #4]
 80064b6:	68db      	ldr	r3, [r3, #12]
 80064b8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80064bc:	6021      	str	r1, [r4, #0]
 80064be:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80064c2:	bd70      	pop	{r4, r5, r6, pc}
 80064c4:	08007321 	.word	0x08007321
 80064c8:	08007404 	.word	0x08007404

080064cc <__multadd>:
 80064cc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80064d0:	690d      	ldr	r5, [r1, #16]
 80064d2:	4607      	mov	r7, r0
 80064d4:	460c      	mov	r4, r1
 80064d6:	461e      	mov	r6, r3
 80064d8:	f101 0c14 	add.w	ip, r1, #20
 80064dc:	2000      	movs	r0, #0
 80064de:	f8dc 3000 	ldr.w	r3, [ip]
 80064e2:	b299      	uxth	r1, r3
 80064e4:	fb02 6101 	mla	r1, r2, r1, r6
 80064e8:	0c1e      	lsrs	r6, r3, #16
 80064ea:	0c0b      	lsrs	r3, r1, #16
 80064ec:	fb02 3306 	mla	r3, r2, r6, r3
 80064f0:	b289      	uxth	r1, r1
 80064f2:	3001      	adds	r0, #1
 80064f4:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 80064f8:	4285      	cmp	r5, r0
 80064fa:	f84c 1b04 	str.w	r1, [ip], #4
 80064fe:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8006502:	dcec      	bgt.n	80064de <__multadd+0x12>
 8006504:	b30e      	cbz	r6, 800654a <__multadd+0x7e>
 8006506:	68a3      	ldr	r3, [r4, #8]
 8006508:	42ab      	cmp	r3, r5
 800650a:	dc19      	bgt.n	8006540 <__multadd+0x74>
 800650c:	6861      	ldr	r1, [r4, #4]
 800650e:	4638      	mov	r0, r7
 8006510:	3101      	adds	r1, #1
 8006512:	f7ff ff79 	bl	8006408 <_Balloc>
 8006516:	4680      	mov	r8, r0
 8006518:	b928      	cbnz	r0, 8006526 <__multadd+0x5a>
 800651a:	4602      	mov	r2, r0
 800651c:	4b0c      	ldr	r3, [pc, #48]	; (8006550 <__multadd+0x84>)
 800651e:	480d      	ldr	r0, [pc, #52]	; (8006554 <__multadd+0x88>)
 8006520:	21b5      	movs	r1, #181	; 0xb5
 8006522:	f000 fdab 	bl	800707c <__assert_func>
 8006526:	6922      	ldr	r2, [r4, #16]
 8006528:	3202      	adds	r2, #2
 800652a:	f104 010c 	add.w	r1, r4, #12
 800652e:	0092      	lsls	r2, r2, #2
 8006530:	300c      	adds	r0, #12
 8006532:	f7ff ff5b 	bl	80063ec <memcpy>
 8006536:	4621      	mov	r1, r4
 8006538:	4638      	mov	r0, r7
 800653a:	f7ff ffa5 	bl	8006488 <_Bfree>
 800653e:	4644      	mov	r4, r8
 8006540:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8006544:	3501      	adds	r5, #1
 8006546:	615e      	str	r6, [r3, #20]
 8006548:	6125      	str	r5, [r4, #16]
 800654a:	4620      	mov	r0, r4
 800654c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006550:	08007393 	.word	0x08007393
 8006554:	08007404 	.word	0x08007404

08006558 <__hi0bits>:
 8006558:	0c03      	lsrs	r3, r0, #16
 800655a:	041b      	lsls	r3, r3, #16
 800655c:	b9d3      	cbnz	r3, 8006594 <__hi0bits+0x3c>
 800655e:	0400      	lsls	r0, r0, #16
 8006560:	2310      	movs	r3, #16
 8006562:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8006566:	bf04      	itt	eq
 8006568:	0200      	lsleq	r0, r0, #8
 800656a:	3308      	addeq	r3, #8
 800656c:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8006570:	bf04      	itt	eq
 8006572:	0100      	lsleq	r0, r0, #4
 8006574:	3304      	addeq	r3, #4
 8006576:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800657a:	bf04      	itt	eq
 800657c:	0080      	lsleq	r0, r0, #2
 800657e:	3302      	addeq	r3, #2
 8006580:	2800      	cmp	r0, #0
 8006582:	db05      	blt.n	8006590 <__hi0bits+0x38>
 8006584:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8006588:	f103 0301 	add.w	r3, r3, #1
 800658c:	bf08      	it	eq
 800658e:	2320      	moveq	r3, #32
 8006590:	4618      	mov	r0, r3
 8006592:	4770      	bx	lr
 8006594:	2300      	movs	r3, #0
 8006596:	e7e4      	b.n	8006562 <__hi0bits+0xa>

08006598 <__lo0bits>:
 8006598:	6803      	ldr	r3, [r0, #0]
 800659a:	f013 0207 	ands.w	r2, r3, #7
 800659e:	4601      	mov	r1, r0
 80065a0:	d00b      	beq.n	80065ba <__lo0bits+0x22>
 80065a2:	07da      	lsls	r2, r3, #31
 80065a4:	d423      	bmi.n	80065ee <__lo0bits+0x56>
 80065a6:	0798      	lsls	r0, r3, #30
 80065a8:	bf49      	itett	mi
 80065aa:	085b      	lsrmi	r3, r3, #1
 80065ac:	089b      	lsrpl	r3, r3, #2
 80065ae:	2001      	movmi	r0, #1
 80065b0:	600b      	strmi	r3, [r1, #0]
 80065b2:	bf5c      	itt	pl
 80065b4:	600b      	strpl	r3, [r1, #0]
 80065b6:	2002      	movpl	r0, #2
 80065b8:	4770      	bx	lr
 80065ba:	b298      	uxth	r0, r3
 80065bc:	b9a8      	cbnz	r0, 80065ea <__lo0bits+0x52>
 80065be:	0c1b      	lsrs	r3, r3, #16
 80065c0:	2010      	movs	r0, #16
 80065c2:	b2da      	uxtb	r2, r3
 80065c4:	b90a      	cbnz	r2, 80065ca <__lo0bits+0x32>
 80065c6:	3008      	adds	r0, #8
 80065c8:	0a1b      	lsrs	r3, r3, #8
 80065ca:	071a      	lsls	r2, r3, #28
 80065cc:	bf04      	itt	eq
 80065ce:	091b      	lsreq	r3, r3, #4
 80065d0:	3004      	addeq	r0, #4
 80065d2:	079a      	lsls	r2, r3, #30
 80065d4:	bf04      	itt	eq
 80065d6:	089b      	lsreq	r3, r3, #2
 80065d8:	3002      	addeq	r0, #2
 80065da:	07da      	lsls	r2, r3, #31
 80065dc:	d403      	bmi.n	80065e6 <__lo0bits+0x4e>
 80065de:	085b      	lsrs	r3, r3, #1
 80065e0:	f100 0001 	add.w	r0, r0, #1
 80065e4:	d005      	beq.n	80065f2 <__lo0bits+0x5a>
 80065e6:	600b      	str	r3, [r1, #0]
 80065e8:	4770      	bx	lr
 80065ea:	4610      	mov	r0, r2
 80065ec:	e7e9      	b.n	80065c2 <__lo0bits+0x2a>
 80065ee:	2000      	movs	r0, #0
 80065f0:	4770      	bx	lr
 80065f2:	2020      	movs	r0, #32
 80065f4:	4770      	bx	lr
	...

080065f8 <__i2b>:
 80065f8:	b510      	push	{r4, lr}
 80065fa:	460c      	mov	r4, r1
 80065fc:	2101      	movs	r1, #1
 80065fe:	f7ff ff03 	bl	8006408 <_Balloc>
 8006602:	4602      	mov	r2, r0
 8006604:	b928      	cbnz	r0, 8006612 <__i2b+0x1a>
 8006606:	4b05      	ldr	r3, [pc, #20]	; (800661c <__i2b+0x24>)
 8006608:	4805      	ldr	r0, [pc, #20]	; (8006620 <__i2b+0x28>)
 800660a:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800660e:	f000 fd35 	bl	800707c <__assert_func>
 8006612:	2301      	movs	r3, #1
 8006614:	6144      	str	r4, [r0, #20]
 8006616:	6103      	str	r3, [r0, #16]
 8006618:	bd10      	pop	{r4, pc}
 800661a:	bf00      	nop
 800661c:	08007393 	.word	0x08007393
 8006620:	08007404 	.word	0x08007404

08006624 <__multiply>:
 8006624:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006628:	4691      	mov	r9, r2
 800662a:	690a      	ldr	r2, [r1, #16]
 800662c:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8006630:	429a      	cmp	r2, r3
 8006632:	bfb8      	it	lt
 8006634:	460b      	movlt	r3, r1
 8006636:	460c      	mov	r4, r1
 8006638:	bfbc      	itt	lt
 800663a:	464c      	movlt	r4, r9
 800663c:	4699      	movlt	r9, r3
 800663e:	6927      	ldr	r7, [r4, #16]
 8006640:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8006644:	68a3      	ldr	r3, [r4, #8]
 8006646:	6861      	ldr	r1, [r4, #4]
 8006648:	eb07 060a 	add.w	r6, r7, sl
 800664c:	42b3      	cmp	r3, r6
 800664e:	b085      	sub	sp, #20
 8006650:	bfb8      	it	lt
 8006652:	3101      	addlt	r1, #1
 8006654:	f7ff fed8 	bl	8006408 <_Balloc>
 8006658:	b930      	cbnz	r0, 8006668 <__multiply+0x44>
 800665a:	4602      	mov	r2, r0
 800665c:	4b44      	ldr	r3, [pc, #272]	; (8006770 <__multiply+0x14c>)
 800665e:	4845      	ldr	r0, [pc, #276]	; (8006774 <__multiply+0x150>)
 8006660:	f240 115d 	movw	r1, #349	; 0x15d
 8006664:	f000 fd0a 	bl	800707c <__assert_func>
 8006668:	f100 0514 	add.w	r5, r0, #20
 800666c:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8006670:	462b      	mov	r3, r5
 8006672:	2200      	movs	r2, #0
 8006674:	4543      	cmp	r3, r8
 8006676:	d321      	bcc.n	80066bc <__multiply+0x98>
 8006678:	f104 0314 	add.w	r3, r4, #20
 800667c:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8006680:	f109 0314 	add.w	r3, r9, #20
 8006684:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8006688:	9202      	str	r2, [sp, #8]
 800668a:	1b3a      	subs	r2, r7, r4
 800668c:	3a15      	subs	r2, #21
 800668e:	f022 0203 	bic.w	r2, r2, #3
 8006692:	3204      	adds	r2, #4
 8006694:	f104 0115 	add.w	r1, r4, #21
 8006698:	428f      	cmp	r7, r1
 800669a:	bf38      	it	cc
 800669c:	2204      	movcc	r2, #4
 800669e:	9201      	str	r2, [sp, #4]
 80066a0:	9a02      	ldr	r2, [sp, #8]
 80066a2:	9303      	str	r3, [sp, #12]
 80066a4:	429a      	cmp	r2, r3
 80066a6:	d80c      	bhi.n	80066c2 <__multiply+0x9e>
 80066a8:	2e00      	cmp	r6, #0
 80066aa:	dd03      	ble.n	80066b4 <__multiply+0x90>
 80066ac:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 80066b0:	2b00      	cmp	r3, #0
 80066b2:	d05a      	beq.n	800676a <__multiply+0x146>
 80066b4:	6106      	str	r6, [r0, #16]
 80066b6:	b005      	add	sp, #20
 80066b8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80066bc:	f843 2b04 	str.w	r2, [r3], #4
 80066c0:	e7d8      	b.n	8006674 <__multiply+0x50>
 80066c2:	f8b3 a000 	ldrh.w	sl, [r3]
 80066c6:	f1ba 0f00 	cmp.w	sl, #0
 80066ca:	d024      	beq.n	8006716 <__multiply+0xf2>
 80066cc:	f104 0e14 	add.w	lr, r4, #20
 80066d0:	46a9      	mov	r9, r5
 80066d2:	f04f 0c00 	mov.w	ip, #0
 80066d6:	f85e 2b04 	ldr.w	r2, [lr], #4
 80066da:	f8d9 1000 	ldr.w	r1, [r9]
 80066de:	fa1f fb82 	uxth.w	fp, r2
 80066e2:	b289      	uxth	r1, r1
 80066e4:	fb0a 110b 	mla	r1, sl, fp, r1
 80066e8:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 80066ec:	f8d9 2000 	ldr.w	r2, [r9]
 80066f0:	4461      	add	r1, ip
 80066f2:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 80066f6:	fb0a c20b 	mla	r2, sl, fp, ip
 80066fa:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 80066fe:	b289      	uxth	r1, r1
 8006700:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8006704:	4577      	cmp	r7, lr
 8006706:	f849 1b04 	str.w	r1, [r9], #4
 800670a:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800670e:	d8e2      	bhi.n	80066d6 <__multiply+0xb2>
 8006710:	9a01      	ldr	r2, [sp, #4]
 8006712:	f845 c002 	str.w	ip, [r5, r2]
 8006716:	9a03      	ldr	r2, [sp, #12]
 8006718:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800671c:	3304      	adds	r3, #4
 800671e:	f1b9 0f00 	cmp.w	r9, #0
 8006722:	d020      	beq.n	8006766 <__multiply+0x142>
 8006724:	6829      	ldr	r1, [r5, #0]
 8006726:	f104 0c14 	add.w	ip, r4, #20
 800672a:	46ae      	mov	lr, r5
 800672c:	f04f 0a00 	mov.w	sl, #0
 8006730:	f8bc b000 	ldrh.w	fp, [ip]
 8006734:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8006738:	fb09 220b 	mla	r2, r9, fp, r2
 800673c:	4492      	add	sl, r2
 800673e:	b289      	uxth	r1, r1
 8006740:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 8006744:	f84e 1b04 	str.w	r1, [lr], #4
 8006748:	f85c 2b04 	ldr.w	r2, [ip], #4
 800674c:	f8be 1000 	ldrh.w	r1, [lr]
 8006750:	0c12      	lsrs	r2, r2, #16
 8006752:	fb09 1102 	mla	r1, r9, r2, r1
 8006756:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 800675a:	4567      	cmp	r7, ip
 800675c:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8006760:	d8e6      	bhi.n	8006730 <__multiply+0x10c>
 8006762:	9a01      	ldr	r2, [sp, #4]
 8006764:	50a9      	str	r1, [r5, r2]
 8006766:	3504      	adds	r5, #4
 8006768:	e79a      	b.n	80066a0 <__multiply+0x7c>
 800676a:	3e01      	subs	r6, #1
 800676c:	e79c      	b.n	80066a8 <__multiply+0x84>
 800676e:	bf00      	nop
 8006770:	08007393 	.word	0x08007393
 8006774:	08007404 	.word	0x08007404

08006778 <__pow5mult>:
 8006778:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800677c:	4615      	mov	r5, r2
 800677e:	f012 0203 	ands.w	r2, r2, #3
 8006782:	4606      	mov	r6, r0
 8006784:	460f      	mov	r7, r1
 8006786:	d007      	beq.n	8006798 <__pow5mult+0x20>
 8006788:	4c25      	ldr	r4, [pc, #148]	; (8006820 <__pow5mult+0xa8>)
 800678a:	3a01      	subs	r2, #1
 800678c:	2300      	movs	r3, #0
 800678e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8006792:	f7ff fe9b 	bl	80064cc <__multadd>
 8006796:	4607      	mov	r7, r0
 8006798:	10ad      	asrs	r5, r5, #2
 800679a:	d03d      	beq.n	8006818 <__pow5mult+0xa0>
 800679c:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800679e:	b97c      	cbnz	r4, 80067c0 <__pow5mult+0x48>
 80067a0:	2010      	movs	r0, #16
 80067a2:	f7ff fe1b 	bl	80063dc <malloc>
 80067a6:	4602      	mov	r2, r0
 80067a8:	6270      	str	r0, [r6, #36]	; 0x24
 80067aa:	b928      	cbnz	r0, 80067b8 <__pow5mult+0x40>
 80067ac:	4b1d      	ldr	r3, [pc, #116]	; (8006824 <__pow5mult+0xac>)
 80067ae:	481e      	ldr	r0, [pc, #120]	; (8006828 <__pow5mult+0xb0>)
 80067b0:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 80067b4:	f000 fc62 	bl	800707c <__assert_func>
 80067b8:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80067bc:	6004      	str	r4, [r0, #0]
 80067be:	60c4      	str	r4, [r0, #12]
 80067c0:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 80067c4:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80067c8:	b94c      	cbnz	r4, 80067de <__pow5mult+0x66>
 80067ca:	f240 2171 	movw	r1, #625	; 0x271
 80067ce:	4630      	mov	r0, r6
 80067d0:	f7ff ff12 	bl	80065f8 <__i2b>
 80067d4:	2300      	movs	r3, #0
 80067d6:	f8c8 0008 	str.w	r0, [r8, #8]
 80067da:	4604      	mov	r4, r0
 80067dc:	6003      	str	r3, [r0, #0]
 80067de:	f04f 0900 	mov.w	r9, #0
 80067e2:	07eb      	lsls	r3, r5, #31
 80067e4:	d50a      	bpl.n	80067fc <__pow5mult+0x84>
 80067e6:	4639      	mov	r1, r7
 80067e8:	4622      	mov	r2, r4
 80067ea:	4630      	mov	r0, r6
 80067ec:	f7ff ff1a 	bl	8006624 <__multiply>
 80067f0:	4639      	mov	r1, r7
 80067f2:	4680      	mov	r8, r0
 80067f4:	4630      	mov	r0, r6
 80067f6:	f7ff fe47 	bl	8006488 <_Bfree>
 80067fa:	4647      	mov	r7, r8
 80067fc:	106d      	asrs	r5, r5, #1
 80067fe:	d00b      	beq.n	8006818 <__pow5mult+0xa0>
 8006800:	6820      	ldr	r0, [r4, #0]
 8006802:	b938      	cbnz	r0, 8006814 <__pow5mult+0x9c>
 8006804:	4622      	mov	r2, r4
 8006806:	4621      	mov	r1, r4
 8006808:	4630      	mov	r0, r6
 800680a:	f7ff ff0b 	bl	8006624 <__multiply>
 800680e:	6020      	str	r0, [r4, #0]
 8006810:	f8c0 9000 	str.w	r9, [r0]
 8006814:	4604      	mov	r4, r0
 8006816:	e7e4      	b.n	80067e2 <__pow5mult+0x6a>
 8006818:	4638      	mov	r0, r7
 800681a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800681e:	bf00      	nop
 8006820:	08007550 	.word	0x08007550
 8006824:	08007321 	.word	0x08007321
 8006828:	08007404 	.word	0x08007404

0800682c <__lshift>:
 800682c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006830:	460c      	mov	r4, r1
 8006832:	6849      	ldr	r1, [r1, #4]
 8006834:	6923      	ldr	r3, [r4, #16]
 8006836:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800683a:	68a3      	ldr	r3, [r4, #8]
 800683c:	4607      	mov	r7, r0
 800683e:	4691      	mov	r9, r2
 8006840:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8006844:	f108 0601 	add.w	r6, r8, #1
 8006848:	42b3      	cmp	r3, r6
 800684a:	db0b      	blt.n	8006864 <__lshift+0x38>
 800684c:	4638      	mov	r0, r7
 800684e:	f7ff fddb 	bl	8006408 <_Balloc>
 8006852:	4605      	mov	r5, r0
 8006854:	b948      	cbnz	r0, 800686a <__lshift+0x3e>
 8006856:	4602      	mov	r2, r0
 8006858:	4b2a      	ldr	r3, [pc, #168]	; (8006904 <__lshift+0xd8>)
 800685a:	482b      	ldr	r0, [pc, #172]	; (8006908 <__lshift+0xdc>)
 800685c:	f240 11d9 	movw	r1, #473	; 0x1d9
 8006860:	f000 fc0c 	bl	800707c <__assert_func>
 8006864:	3101      	adds	r1, #1
 8006866:	005b      	lsls	r3, r3, #1
 8006868:	e7ee      	b.n	8006848 <__lshift+0x1c>
 800686a:	2300      	movs	r3, #0
 800686c:	f100 0114 	add.w	r1, r0, #20
 8006870:	f100 0210 	add.w	r2, r0, #16
 8006874:	4618      	mov	r0, r3
 8006876:	4553      	cmp	r3, sl
 8006878:	db37      	blt.n	80068ea <__lshift+0xbe>
 800687a:	6920      	ldr	r0, [r4, #16]
 800687c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8006880:	f104 0314 	add.w	r3, r4, #20
 8006884:	f019 091f 	ands.w	r9, r9, #31
 8006888:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800688c:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8006890:	d02f      	beq.n	80068f2 <__lshift+0xc6>
 8006892:	f1c9 0e20 	rsb	lr, r9, #32
 8006896:	468a      	mov	sl, r1
 8006898:	f04f 0c00 	mov.w	ip, #0
 800689c:	681a      	ldr	r2, [r3, #0]
 800689e:	fa02 f209 	lsl.w	r2, r2, r9
 80068a2:	ea42 020c 	orr.w	r2, r2, ip
 80068a6:	f84a 2b04 	str.w	r2, [sl], #4
 80068aa:	f853 2b04 	ldr.w	r2, [r3], #4
 80068ae:	4298      	cmp	r0, r3
 80068b0:	fa22 fc0e 	lsr.w	ip, r2, lr
 80068b4:	d8f2      	bhi.n	800689c <__lshift+0x70>
 80068b6:	1b03      	subs	r3, r0, r4
 80068b8:	3b15      	subs	r3, #21
 80068ba:	f023 0303 	bic.w	r3, r3, #3
 80068be:	3304      	adds	r3, #4
 80068c0:	f104 0215 	add.w	r2, r4, #21
 80068c4:	4290      	cmp	r0, r2
 80068c6:	bf38      	it	cc
 80068c8:	2304      	movcc	r3, #4
 80068ca:	f841 c003 	str.w	ip, [r1, r3]
 80068ce:	f1bc 0f00 	cmp.w	ip, #0
 80068d2:	d001      	beq.n	80068d8 <__lshift+0xac>
 80068d4:	f108 0602 	add.w	r6, r8, #2
 80068d8:	3e01      	subs	r6, #1
 80068da:	4638      	mov	r0, r7
 80068dc:	612e      	str	r6, [r5, #16]
 80068de:	4621      	mov	r1, r4
 80068e0:	f7ff fdd2 	bl	8006488 <_Bfree>
 80068e4:	4628      	mov	r0, r5
 80068e6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80068ea:	f842 0f04 	str.w	r0, [r2, #4]!
 80068ee:	3301      	adds	r3, #1
 80068f0:	e7c1      	b.n	8006876 <__lshift+0x4a>
 80068f2:	3904      	subs	r1, #4
 80068f4:	f853 2b04 	ldr.w	r2, [r3], #4
 80068f8:	f841 2f04 	str.w	r2, [r1, #4]!
 80068fc:	4298      	cmp	r0, r3
 80068fe:	d8f9      	bhi.n	80068f4 <__lshift+0xc8>
 8006900:	e7ea      	b.n	80068d8 <__lshift+0xac>
 8006902:	bf00      	nop
 8006904:	08007393 	.word	0x08007393
 8006908:	08007404 	.word	0x08007404

0800690c <__mcmp>:
 800690c:	b530      	push	{r4, r5, lr}
 800690e:	6902      	ldr	r2, [r0, #16]
 8006910:	690c      	ldr	r4, [r1, #16]
 8006912:	1b12      	subs	r2, r2, r4
 8006914:	d10e      	bne.n	8006934 <__mcmp+0x28>
 8006916:	f100 0314 	add.w	r3, r0, #20
 800691a:	3114      	adds	r1, #20
 800691c:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8006920:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8006924:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8006928:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800692c:	42a5      	cmp	r5, r4
 800692e:	d003      	beq.n	8006938 <__mcmp+0x2c>
 8006930:	d305      	bcc.n	800693e <__mcmp+0x32>
 8006932:	2201      	movs	r2, #1
 8006934:	4610      	mov	r0, r2
 8006936:	bd30      	pop	{r4, r5, pc}
 8006938:	4283      	cmp	r3, r0
 800693a:	d3f3      	bcc.n	8006924 <__mcmp+0x18>
 800693c:	e7fa      	b.n	8006934 <__mcmp+0x28>
 800693e:	f04f 32ff 	mov.w	r2, #4294967295
 8006942:	e7f7      	b.n	8006934 <__mcmp+0x28>

08006944 <__mdiff>:
 8006944:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006948:	460c      	mov	r4, r1
 800694a:	4606      	mov	r6, r0
 800694c:	4611      	mov	r1, r2
 800694e:	4620      	mov	r0, r4
 8006950:	4690      	mov	r8, r2
 8006952:	f7ff ffdb 	bl	800690c <__mcmp>
 8006956:	1e05      	subs	r5, r0, #0
 8006958:	d110      	bne.n	800697c <__mdiff+0x38>
 800695a:	4629      	mov	r1, r5
 800695c:	4630      	mov	r0, r6
 800695e:	f7ff fd53 	bl	8006408 <_Balloc>
 8006962:	b930      	cbnz	r0, 8006972 <__mdiff+0x2e>
 8006964:	4b3a      	ldr	r3, [pc, #232]	; (8006a50 <__mdiff+0x10c>)
 8006966:	4602      	mov	r2, r0
 8006968:	f240 2132 	movw	r1, #562	; 0x232
 800696c:	4839      	ldr	r0, [pc, #228]	; (8006a54 <__mdiff+0x110>)
 800696e:	f000 fb85 	bl	800707c <__assert_func>
 8006972:	2301      	movs	r3, #1
 8006974:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8006978:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800697c:	bfa4      	itt	ge
 800697e:	4643      	movge	r3, r8
 8006980:	46a0      	movge	r8, r4
 8006982:	4630      	mov	r0, r6
 8006984:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8006988:	bfa6      	itte	ge
 800698a:	461c      	movge	r4, r3
 800698c:	2500      	movge	r5, #0
 800698e:	2501      	movlt	r5, #1
 8006990:	f7ff fd3a 	bl	8006408 <_Balloc>
 8006994:	b920      	cbnz	r0, 80069a0 <__mdiff+0x5c>
 8006996:	4b2e      	ldr	r3, [pc, #184]	; (8006a50 <__mdiff+0x10c>)
 8006998:	4602      	mov	r2, r0
 800699a:	f44f 7110 	mov.w	r1, #576	; 0x240
 800699e:	e7e5      	b.n	800696c <__mdiff+0x28>
 80069a0:	f8d8 7010 	ldr.w	r7, [r8, #16]
 80069a4:	6926      	ldr	r6, [r4, #16]
 80069a6:	60c5      	str	r5, [r0, #12]
 80069a8:	f104 0914 	add.w	r9, r4, #20
 80069ac:	f108 0514 	add.w	r5, r8, #20
 80069b0:	f100 0e14 	add.w	lr, r0, #20
 80069b4:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 80069b8:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 80069bc:	f108 0210 	add.w	r2, r8, #16
 80069c0:	46f2      	mov	sl, lr
 80069c2:	2100      	movs	r1, #0
 80069c4:	f859 3b04 	ldr.w	r3, [r9], #4
 80069c8:	f852 bf04 	ldr.w	fp, [r2, #4]!
 80069cc:	fa1f f883 	uxth.w	r8, r3
 80069d0:	fa11 f18b 	uxtah	r1, r1, fp
 80069d4:	0c1b      	lsrs	r3, r3, #16
 80069d6:	eba1 0808 	sub.w	r8, r1, r8
 80069da:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 80069de:	eb03 4328 	add.w	r3, r3, r8, asr #16
 80069e2:	fa1f f888 	uxth.w	r8, r8
 80069e6:	1419      	asrs	r1, r3, #16
 80069e8:	454e      	cmp	r6, r9
 80069ea:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 80069ee:	f84a 3b04 	str.w	r3, [sl], #4
 80069f2:	d8e7      	bhi.n	80069c4 <__mdiff+0x80>
 80069f4:	1b33      	subs	r3, r6, r4
 80069f6:	3b15      	subs	r3, #21
 80069f8:	f023 0303 	bic.w	r3, r3, #3
 80069fc:	3304      	adds	r3, #4
 80069fe:	3415      	adds	r4, #21
 8006a00:	42a6      	cmp	r6, r4
 8006a02:	bf38      	it	cc
 8006a04:	2304      	movcc	r3, #4
 8006a06:	441d      	add	r5, r3
 8006a08:	4473      	add	r3, lr
 8006a0a:	469e      	mov	lr, r3
 8006a0c:	462e      	mov	r6, r5
 8006a0e:	4566      	cmp	r6, ip
 8006a10:	d30e      	bcc.n	8006a30 <__mdiff+0xec>
 8006a12:	f10c 0203 	add.w	r2, ip, #3
 8006a16:	1b52      	subs	r2, r2, r5
 8006a18:	f022 0203 	bic.w	r2, r2, #3
 8006a1c:	3d03      	subs	r5, #3
 8006a1e:	45ac      	cmp	ip, r5
 8006a20:	bf38      	it	cc
 8006a22:	2200      	movcc	r2, #0
 8006a24:	441a      	add	r2, r3
 8006a26:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 8006a2a:	b17b      	cbz	r3, 8006a4c <__mdiff+0x108>
 8006a2c:	6107      	str	r7, [r0, #16]
 8006a2e:	e7a3      	b.n	8006978 <__mdiff+0x34>
 8006a30:	f856 8b04 	ldr.w	r8, [r6], #4
 8006a34:	fa11 f288 	uxtah	r2, r1, r8
 8006a38:	1414      	asrs	r4, r2, #16
 8006a3a:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 8006a3e:	b292      	uxth	r2, r2
 8006a40:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 8006a44:	f84e 2b04 	str.w	r2, [lr], #4
 8006a48:	1421      	asrs	r1, r4, #16
 8006a4a:	e7e0      	b.n	8006a0e <__mdiff+0xca>
 8006a4c:	3f01      	subs	r7, #1
 8006a4e:	e7ea      	b.n	8006a26 <__mdiff+0xe2>
 8006a50:	08007393 	.word	0x08007393
 8006a54:	08007404 	.word	0x08007404

08006a58 <__d2b>:
 8006a58:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8006a5c:	4689      	mov	r9, r1
 8006a5e:	2101      	movs	r1, #1
 8006a60:	ec57 6b10 	vmov	r6, r7, d0
 8006a64:	4690      	mov	r8, r2
 8006a66:	f7ff fccf 	bl	8006408 <_Balloc>
 8006a6a:	4604      	mov	r4, r0
 8006a6c:	b930      	cbnz	r0, 8006a7c <__d2b+0x24>
 8006a6e:	4602      	mov	r2, r0
 8006a70:	4b25      	ldr	r3, [pc, #148]	; (8006b08 <__d2b+0xb0>)
 8006a72:	4826      	ldr	r0, [pc, #152]	; (8006b0c <__d2b+0xb4>)
 8006a74:	f240 310a 	movw	r1, #778	; 0x30a
 8006a78:	f000 fb00 	bl	800707c <__assert_func>
 8006a7c:	f3c7 550a 	ubfx	r5, r7, #20, #11
 8006a80:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8006a84:	bb35      	cbnz	r5, 8006ad4 <__d2b+0x7c>
 8006a86:	2e00      	cmp	r6, #0
 8006a88:	9301      	str	r3, [sp, #4]
 8006a8a:	d028      	beq.n	8006ade <__d2b+0x86>
 8006a8c:	4668      	mov	r0, sp
 8006a8e:	9600      	str	r6, [sp, #0]
 8006a90:	f7ff fd82 	bl	8006598 <__lo0bits>
 8006a94:	9900      	ldr	r1, [sp, #0]
 8006a96:	b300      	cbz	r0, 8006ada <__d2b+0x82>
 8006a98:	9a01      	ldr	r2, [sp, #4]
 8006a9a:	f1c0 0320 	rsb	r3, r0, #32
 8006a9e:	fa02 f303 	lsl.w	r3, r2, r3
 8006aa2:	430b      	orrs	r3, r1
 8006aa4:	40c2      	lsrs	r2, r0
 8006aa6:	6163      	str	r3, [r4, #20]
 8006aa8:	9201      	str	r2, [sp, #4]
 8006aaa:	9b01      	ldr	r3, [sp, #4]
 8006aac:	61a3      	str	r3, [r4, #24]
 8006aae:	2b00      	cmp	r3, #0
 8006ab0:	bf14      	ite	ne
 8006ab2:	2202      	movne	r2, #2
 8006ab4:	2201      	moveq	r2, #1
 8006ab6:	6122      	str	r2, [r4, #16]
 8006ab8:	b1d5      	cbz	r5, 8006af0 <__d2b+0x98>
 8006aba:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8006abe:	4405      	add	r5, r0
 8006ac0:	f8c9 5000 	str.w	r5, [r9]
 8006ac4:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8006ac8:	f8c8 0000 	str.w	r0, [r8]
 8006acc:	4620      	mov	r0, r4
 8006ace:	b003      	add	sp, #12
 8006ad0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8006ad4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8006ad8:	e7d5      	b.n	8006a86 <__d2b+0x2e>
 8006ada:	6161      	str	r1, [r4, #20]
 8006adc:	e7e5      	b.n	8006aaa <__d2b+0x52>
 8006ade:	a801      	add	r0, sp, #4
 8006ae0:	f7ff fd5a 	bl	8006598 <__lo0bits>
 8006ae4:	9b01      	ldr	r3, [sp, #4]
 8006ae6:	6163      	str	r3, [r4, #20]
 8006ae8:	2201      	movs	r2, #1
 8006aea:	6122      	str	r2, [r4, #16]
 8006aec:	3020      	adds	r0, #32
 8006aee:	e7e3      	b.n	8006ab8 <__d2b+0x60>
 8006af0:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8006af4:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8006af8:	f8c9 0000 	str.w	r0, [r9]
 8006afc:	6918      	ldr	r0, [r3, #16]
 8006afe:	f7ff fd2b 	bl	8006558 <__hi0bits>
 8006b02:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8006b06:	e7df      	b.n	8006ac8 <__d2b+0x70>
 8006b08:	08007393 	.word	0x08007393
 8006b0c:	08007404 	.word	0x08007404

08006b10 <_calloc_r>:
 8006b10:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8006b12:	fba1 2402 	umull	r2, r4, r1, r2
 8006b16:	b94c      	cbnz	r4, 8006b2c <_calloc_r+0x1c>
 8006b18:	4611      	mov	r1, r2
 8006b1a:	9201      	str	r2, [sp, #4]
 8006b1c:	f000 f87a 	bl	8006c14 <_malloc_r>
 8006b20:	9a01      	ldr	r2, [sp, #4]
 8006b22:	4605      	mov	r5, r0
 8006b24:	b930      	cbnz	r0, 8006b34 <_calloc_r+0x24>
 8006b26:	4628      	mov	r0, r5
 8006b28:	b003      	add	sp, #12
 8006b2a:	bd30      	pop	{r4, r5, pc}
 8006b2c:	220c      	movs	r2, #12
 8006b2e:	6002      	str	r2, [r0, #0]
 8006b30:	2500      	movs	r5, #0
 8006b32:	e7f8      	b.n	8006b26 <_calloc_r+0x16>
 8006b34:	4621      	mov	r1, r4
 8006b36:	f7fd fdf1 	bl	800471c <memset>
 8006b3a:	e7f4      	b.n	8006b26 <_calloc_r+0x16>

08006b3c <_free_r>:
 8006b3c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8006b3e:	2900      	cmp	r1, #0
 8006b40:	d044      	beq.n	8006bcc <_free_r+0x90>
 8006b42:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006b46:	9001      	str	r0, [sp, #4]
 8006b48:	2b00      	cmp	r3, #0
 8006b4a:	f1a1 0404 	sub.w	r4, r1, #4
 8006b4e:	bfb8      	it	lt
 8006b50:	18e4      	addlt	r4, r4, r3
 8006b52:	f000 fb19 	bl	8007188 <__malloc_lock>
 8006b56:	4a1e      	ldr	r2, [pc, #120]	; (8006bd0 <_free_r+0x94>)
 8006b58:	9801      	ldr	r0, [sp, #4]
 8006b5a:	6813      	ldr	r3, [r2, #0]
 8006b5c:	b933      	cbnz	r3, 8006b6c <_free_r+0x30>
 8006b5e:	6063      	str	r3, [r4, #4]
 8006b60:	6014      	str	r4, [r2, #0]
 8006b62:	b003      	add	sp, #12
 8006b64:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8006b68:	f000 bb14 	b.w	8007194 <__malloc_unlock>
 8006b6c:	42a3      	cmp	r3, r4
 8006b6e:	d908      	bls.n	8006b82 <_free_r+0x46>
 8006b70:	6825      	ldr	r5, [r4, #0]
 8006b72:	1961      	adds	r1, r4, r5
 8006b74:	428b      	cmp	r3, r1
 8006b76:	bf01      	itttt	eq
 8006b78:	6819      	ldreq	r1, [r3, #0]
 8006b7a:	685b      	ldreq	r3, [r3, #4]
 8006b7c:	1949      	addeq	r1, r1, r5
 8006b7e:	6021      	streq	r1, [r4, #0]
 8006b80:	e7ed      	b.n	8006b5e <_free_r+0x22>
 8006b82:	461a      	mov	r2, r3
 8006b84:	685b      	ldr	r3, [r3, #4]
 8006b86:	b10b      	cbz	r3, 8006b8c <_free_r+0x50>
 8006b88:	42a3      	cmp	r3, r4
 8006b8a:	d9fa      	bls.n	8006b82 <_free_r+0x46>
 8006b8c:	6811      	ldr	r1, [r2, #0]
 8006b8e:	1855      	adds	r5, r2, r1
 8006b90:	42a5      	cmp	r5, r4
 8006b92:	d10b      	bne.n	8006bac <_free_r+0x70>
 8006b94:	6824      	ldr	r4, [r4, #0]
 8006b96:	4421      	add	r1, r4
 8006b98:	1854      	adds	r4, r2, r1
 8006b9a:	42a3      	cmp	r3, r4
 8006b9c:	6011      	str	r1, [r2, #0]
 8006b9e:	d1e0      	bne.n	8006b62 <_free_r+0x26>
 8006ba0:	681c      	ldr	r4, [r3, #0]
 8006ba2:	685b      	ldr	r3, [r3, #4]
 8006ba4:	6053      	str	r3, [r2, #4]
 8006ba6:	4421      	add	r1, r4
 8006ba8:	6011      	str	r1, [r2, #0]
 8006baa:	e7da      	b.n	8006b62 <_free_r+0x26>
 8006bac:	d902      	bls.n	8006bb4 <_free_r+0x78>
 8006bae:	230c      	movs	r3, #12
 8006bb0:	6003      	str	r3, [r0, #0]
 8006bb2:	e7d6      	b.n	8006b62 <_free_r+0x26>
 8006bb4:	6825      	ldr	r5, [r4, #0]
 8006bb6:	1961      	adds	r1, r4, r5
 8006bb8:	428b      	cmp	r3, r1
 8006bba:	bf04      	itt	eq
 8006bbc:	6819      	ldreq	r1, [r3, #0]
 8006bbe:	685b      	ldreq	r3, [r3, #4]
 8006bc0:	6063      	str	r3, [r4, #4]
 8006bc2:	bf04      	itt	eq
 8006bc4:	1949      	addeq	r1, r1, r5
 8006bc6:	6021      	streq	r1, [r4, #0]
 8006bc8:	6054      	str	r4, [r2, #4]
 8006bca:	e7ca      	b.n	8006b62 <_free_r+0x26>
 8006bcc:	b003      	add	sp, #12
 8006bce:	bd30      	pop	{r4, r5, pc}
 8006bd0:	200003dc 	.word	0x200003dc

08006bd4 <sbrk_aligned>:
 8006bd4:	b570      	push	{r4, r5, r6, lr}
 8006bd6:	4e0e      	ldr	r6, [pc, #56]	; (8006c10 <sbrk_aligned+0x3c>)
 8006bd8:	460c      	mov	r4, r1
 8006bda:	6831      	ldr	r1, [r6, #0]
 8006bdc:	4605      	mov	r5, r0
 8006bde:	b911      	cbnz	r1, 8006be6 <sbrk_aligned+0x12>
 8006be0:	f000 f9e6 	bl	8006fb0 <_sbrk_r>
 8006be4:	6030      	str	r0, [r6, #0]
 8006be6:	4621      	mov	r1, r4
 8006be8:	4628      	mov	r0, r5
 8006bea:	f000 f9e1 	bl	8006fb0 <_sbrk_r>
 8006bee:	1c43      	adds	r3, r0, #1
 8006bf0:	d00a      	beq.n	8006c08 <sbrk_aligned+0x34>
 8006bf2:	1cc4      	adds	r4, r0, #3
 8006bf4:	f024 0403 	bic.w	r4, r4, #3
 8006bf8:	42a0      	cmp	r0, r4
 8006bfa:	d007      	beq.n	8006c0c <sbrk_aligned+0x38>
 8006bfc:	1a21      	subs	r1, r4, r0
 8006bfe:	4628      	mov	r0, r5
 8006c00:	f000 f9d6 	bl	8006fb0 <_sbrk_r>
 8006c04:	3001      	adds	r0, #1
 8006c06:	d101      	bne.n	8006c0c <sbrk_aligned+0x38>
 8006c08:	f04f 34ff 	mov.w	r4, #4294967295
 8006c0c:	4620      	mov	r0, r4
 8006c0e:	bd70      	pop	{r4, r5, r6, pc}
 8006c10:	200003e0 	.word	0x200003e0

08006c14 <_malloc_r>:
 8006c14:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006c18:	1ccd      	adds	r5, r1, #3
 8006c1a:	f025 0503 	bic.w	r5, r5, #3
 8006c1e:	3508      	adds	r5, #8
 8006c20:	2d0c      	cmp	r5, #12
 8006c22:	bf38      	it	cc
 8006c24:	250c      	movcc	r5, #12
 8006c26:	2d00      	cmp	r5, #0
 8006c28:	4607      	mov	r7, r0
 8006c2a:	db01      	blt.n	8006c30 <_malloc_r+0x1c>
 8006c2c:	42a9      	cmp	r1, r5
 8006c2e:	d905      	bls.n	8006c3c <_malloc_r+0x28>
 8006c30:	230c      	movs	r3, #12
 8006c32:	603b      	str	r3, [r7, #0]
 8006c34:	2600      	movs	r6, #0
 8006c36:	4630      	mov	r0, r6
 8006c38:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006c3c:	4e2e      	ldr	r6, [pc, #184]	; (8006cf8 <_malloc_r+0xe4>)
 8006c3e:	f000 faa3 	bl	8007188 <__malloc_lock>
 8006c42:	6833      	ldr	r3, [r6, #0]
 8006c44:	461c      	mov	r4, r3
 8006c46:	bb34      	cbnz	r4, 8006c96 <_malloc_r+0x82>
 8006c48:	4629      	mov	r1, r5
 8006c4a:	4638      	mov	r0, r7
 8006c4c:	f7ff ffc2 	bl	8006bd4 <sbrk_aligned>
 8006c50:	1c43      	adds	r3, r0, #1
 8006c52:	4604      	mov	r4, r0
 8006c54:	d14d      	bne.n	8006cf2 <_malloc_r+0xde>
 8006c56:	6834      	ldr	r4, [r6, #0]
 8006c58:	4626      	mov	r6, r4
 8006c5a:	2e00      	cmp	r6, #0
 8006c5c:	d140      	bne.n	8006ce0 <_malloc_r+0xcc>
 8006c5e:	6823      	ldr	r3, [r4, #0]
 8006c60:	4631      	mov	r1, r6
 8006c62:	4638      	mov	r0, r7
 8006c64:	eb04 0803 	add.w	r8, r4, r3
 8006c68:	f000 f9a2 	bl	8006fb0 <_sbrk_r>
 8006c6c:	4580      	cmp	r8, r0
 8006c6e:	d13a      	bne.n	8006ce6 <_malloc_r+0xd2>
 8006c70:	6821      	ldr	r1, [r4, #0]
 8006c72:	3503      	adds	r5, #3
 8006c74:	1a6d      	subs	r5, r5, r1
 8006c76:	f025 0503 	bic.w	r5, r5, #3
 8006c7a:	3508      	adds	r5, #8
 8006c7c:	2d0c      	cmp	r5, #12
 8006c7e:	bf38      	it	cc
 8006c80:	250c      	movcc	r5, #12
 8006c82:	4629      	mov	r1, r5
 8006c84:	4638      	mov	r0, r7
 8006c86:	f7ff ffa5 	bl	8006bd4 <sbrk_aligned>
 8006c8a:	3001      	adds	r0, #1
 8006c8c:	d02b      	beq.n	8006ce6 <_malloc_r+0xd2>
 8006c8e:	6823      	ldr	r3, [r4, #0]
 8006c90:	442b      	add	r3, r5
 8006c92:	6023      	str	r3, [r4, #0]
 8006c94:	e00e      	b.n	8006cb4 <_malloc_r+0xa0>
 8006c96:	6822      	ldr	r2, [r4, #0]
 8006c98:	1b52      	subs	r2, r2, r5
 8006c9a:	d41e      	bmi.n	8006cda <_malloc_r+0xc6>
 8006c9c:	2a0b      	cmp	r2, #11
 8006c9e:	d916      	bls.n	8006cce <_malloc_r+0xba>
 8006ca0:	1961      	adds	r1, r4, r5
 8006ca2:	42a3      	cmp	r3, r4
 8006ca4:	6025      	str	r5, [r4, #0]
 8006ca6:	bf18      	it	ne
 8006ca8:	6059      	strne	r1, [r3, #4]
 8006caa:	6863      	ldr	r3, [r4, #4]
 8006cac:	bf08      	it	eq
 8006cae:	6031      	streq	r1, [r6, #0]
 8006cb0:	5162      	str	r2, [r4, r5]
 8006cb2:	604b      	str	r3, [r1, #4]
 8006cb4:	4638      	mov	r0, r7
 8006cb6:	f104 060b 	add.w	r6, r4, #11
 8006cba:	f000 fa6b 	bl	8007194 <__malloc_unlock>
 8006cbe:	f026 0607 	bic.w	r6, r6, #7
 8006cc2:	1d23      	adds	r3, r4, #4
 8006cc4:	1af2      	subs	r2, r6, r3
 8006cc6:	d0b6      	beq.n	8006c36 <_malloc_r+0x22>
 8006cc8:	1b9b      	subs	r3, r3, r6
 8006cca:	50a3      	str	r3, [r4, r2]
 8006ccc:	e7b3      	b.n	8006c36 <_malloc_r+0x22>
 8006cce:	6862      	ldr	r2, [r4, #4]
 8006cd0:	42a3      	cmp	r3, r4
 8006cd2:	bf0c      	ite	eq
 8006cd4:	6032      	streq	r2, [r6, #0]
 8006cd6:	605a      	strne	r2, [r3, #4]
 8006cd8:	e7ec      	b.n	8006cb4 <_malloc_r+0xa0>
 8006cda:	4623      	mov	r3, r4
 8006cdc:	6864      	ldr	r4, [r4, #4]
 8006cde:	e7b2      	b.n	8006c46 <_malloc_r+0x32>
 8006ce0:	4634      	mov	r4, r6
 8006ce2:	6876      	ldr	r6, [r6, #4]
 8006ce4:	e7b9      	b.n	8006c5a <_malloc_r+0x46>
 8006ce6:	230c      	movs	r3, #12
 8006ce8:	603b      	str	r3, [r7, #0]
 8006cea:	4638      	mov	r0, r7
 8006cec:	f000 fa52 	bl	8007194 <__malloc_unlock>
 8006cf0:	e7a1      	b.n	8006c36 <_malloc_r+0x22>
 8006cf2:	6025      	str	r5, [r4, #0]
 8006cf4:	e7de      	b.n	8006cb4 <_malloc_r+0xa0>
 8006cf6:	bf00      	nop
 8006cf8:	200003dc 	.word	0x200003dc

08006cfc <__sfputc_r>:
 8006cfc:	6893      	ldr	r3, [r2, #8]
 8006cfe:	3b01      	subs	r3, #1
 8006d00:	2b00      	cmp	r3, #0
 8006d02:	b410      	push	{r4}
 8006d04:	6093      	str	r3, [r2, #8]
 8006d06:	da08      	bge.n	8006d1a <__sfputc_r+0x1e>
 8006d08:	6994      	ldr	r4, [r2, #24]
 8006d0a:	42a3      	cmp	r3, r4
 8006d0c:	db01      	blt.n	8006d12 <__sfputc_r+0x16>
 8006d0e:	290a      	cmp	r1, #10
 8006d10:	d103      	bne.n	8006d1a <__sfputc_r+0x1e>
 8006d12:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006d16:	f7fe ba01 	b.w	800511c <__swbuf_r>
 8006d1a:	6813      	ldr	r3, [r2, #0]
 8006d1c:	1c58      	adds	r0, r3, #1
 8006d1e:	6010      	str	r0, [r2, #0]
 8006d20:	7019      	strb	r1, [r3, #0]
 8006d22:	4608      	mov	r0, r1
 8006d24:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006d28:	4770      	bx	lr

08006d2a <__sfputs_r>:
 8006d2a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006d2c:	4606      	mov	r6, r0
 8006d2e:	460f      	mov	r7, r1
 8006d30:	4614      	mov	r4, r2
 8006d32:	18d5      	adds	r5, r2, r3
 8006d34:	42ac      	cmp	r4, r5
 8006d36:	d101      	bne.n	8006d3c <__sfputs_r+0x12>
 8006d38:	2000      	movs	r0, #0
 8006d3a:	e007      	b.n	8006d4c <__sfputs_r+0x22>
 8006d3c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006d40:	463a      	mov	r2, r7
 8006d42:	4630      	mov	r0, r6
 8006d44:	f7ff ffda 	bl	8006cfc <__sfputc_r>
 8006d48:	1c43      	adds	r3, r0, #1
 8006d4a:	d1f3      	bne.n	8006d34 <__sfputs_r+0xa>
 8006d4c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08006d50 <_vfiprintf_r>:
 8006d50:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006d54:	460d      	mov	r5, r1
 8006d56:	b09d      	sub	sp, #116	; 0x74
 8006d58:	4614      	mov	r4, r2
 8006d5a:	4698      	mov	r8, r3
 8006d5c:	4606      	mov	r6, r0
 8006d5e:	b118      	cbz	r0, 8006d68 <_vfiprintf_r+0x18>
 8006d60:	6983      	ldr	r3, [r0, #24]
 8006d62:	b90b      	cbnz	r3, 8006d68 <_vfiprintf_r+0x18>
 8006d64:	f7ff fa30 	bl	80061c8 <__sinit>
 8006d68:	4b89      	ldr	r3, [pc, #548]	; (8006f90 <_vfiprintf_r+0x240>)
 8006d6a:	429d      	cmp	r5, r3
 8006d6c:	d11b      	bne.n	8006da6 <_vfiprintf_r+0x56>
 8006d6e:	6875      	ldr	r5, [r6, #4]
 8006d70:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8006d72:	07d9      	lsls	r1, r3, #31
 8006d74:	d405      	bmi.n	8006d82 <_vfiprintf_r+0x32>
 8006d76:	89ab      	ldrh	r3, [r5, #12]
 8006d78:	059a      	lsls	r2, r3, #22
 8006d7a:	d402      	bmi.n	8006d82 <_vfiprintf_r+0x32>
 8006d7c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8006d7e:	f7ff fac6 	bl	800630e <__retarget_lock_acquire_recursive>
 8006d82:	89ab      	ldrh	r3, [r5, #12]
 8006d84:	071b      	lsls	r3, r3, #28
 8006d86:	d501      	bpl.n	8006d8c <_vfiprintf_r+0x3c>
 8006d88:	692b      	ldr	r3, [r5, #16]
 8006d8a:	b9eb      	cbnz	r3, 8006dc8 <_vfiprintf_r+0x78>
 8006d8c:	4629      	mov	r1, r5
 8006d8e:	4630      	mov	r0, r6
 8006d90:	f7fe fa16 	bl	80051c0 <__swsetup_r>
 8006d94:	b1c0      	cbz	r0, 8006dc8 <_vfiprintf_r+0x78>
 8006d96:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8006d98:	07dc      	lsls	r4, r3, #31
 8006d9a:	d50e      	bpl.n	8006dba <_vfiprintf_r+0x6a>
 8006d9c:	f04f 30ff 	mov.w	r0, #4294967295
 8006da0:	b01d      	add	sp, #116	; 0x74
 8006da2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006da6:	4b7b      	ldr	r3, [pc, #492]	; (8006f94 <_vfiprintf_r+0x244>)
 8006da8:	429d      	cmp	r5, r3
 8006daa:	d101      	bne.n	8006db0 <_vfiprintf_r+0x60>
 8006dac:	68b5      	ldr	r5, [r6, #8]
 8006dae:	e7df      	b.n	8006d70 <_vfiprintf_r+0x20>
 8006db0:	4b79      	ldr	r3, [pc, #484]	; (8006f98 <_vfiprintf_r+0x248>)
 8006db2:	429d      	cmp	r5, r3
 8006db4:	bf08      	it	eq
 8006db6:	68f5      	ldreq	r5, [r6, #12]
 8006db8:	e7da      	b.n	8006d70 <_vfiprintf_r+0x20>
 8006dba:	89ab      	ldrh	r3, [r5, #12]
 8006dbc:	0598      	lsls	r0, r3, #22
 8006dbe:	d4ed      	bmi.n	8006d9c <_vfiprintf_r+0x4c>
 8006dc0:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8006dc2:	f7ff faa5 	bl	8006310 <__retarget_lock_release_recursive>
 8006dc6:	e7e9      	b.n	8006d9c <_vfiprintf_r+0x4c>
 8006dc8:	2300      	movs	r3, #0
 8006dca:	9309      	str	r3, [sp, #36]	; 0x24
 8006dcc:	2320      	movs	r3, #32
 8006dce:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8006dd2:	f8cd 800c 	str.w	r8, [sp, #12]
 8006dd6:	2330      	movs	r3, #48	; 0x30
 8006dd8:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8006f9c <_vfiprintf_r+0x24c>
 8006ddc:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8006de0:	f04f 0901 	mov.w	r9, #1
 8006de4:	4623      	mov	r3, r4
 8006de6:	469a      	mov	sl, r3
 8006de8:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006dec:	b10a      	cbz	r2, 8006df2 <_vfiprintf_r+0xa2>
 8006dee:	2a25      	cmp	r2, #37	; 0x25
 8006df0:	d1f9      	bne.n	8006de6 <_vfiprintf_r+0x96>
 8006df2:	ebba 0b04 	subs.w	fp, sl, r4
 8006df6:	d00b      	beq.n	8006e10 <_vfiprintf_r+0xc0>
 8006df8:	465b      	mov	r3, fp
 8006dfa:	4622      	mov	r2, r4
 8006dfc:	4629      	mov	r1, r5
 8006dfe:	4630      	mov	r0, r6
 8006e00:	f7ff ff93 	bl	8006d2a <__sfputs_r>
 8006e04:	3001      	adds	r0, #1
 8006e06:	f000 80aa 	beq.w	8006f5e <_vfiprintf_r+0x20e>
 8006e0a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006e0c:	445a      	add	r2, fp
 8006e0e:	9209      	str	r2, [sp, #36]	; 0x24
 8006e10:	f89a 3000 	ldrb.w	r3, [sl]
 8006e14:	2b00      	cmp	r3, #0
 8006e16:	f000 80a2 	beq.w	8006f5e <_vfiprintf_r+0x20e>
 8006e1a:	2300      	movs	r3, #0
 8006e1c:	f04f 32ff 	mov.w	r2, #4294967295
 8006e20:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006e24:	f10a 0a01 	add.w	sl, sl, #1
 8006e28:	9304      	str	r3, [sp, #16]
 8006e2a:	9307      	str	r3, [sp, #28]
 8006e2c:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8006e30:	931a      	str	r3, [sp, #104]	; 0x68
 8006e32:	4654      	mov	r4, sl
 8006e34:	2205      	movs	r2, #5
 8006e36:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006e3a:	4858      	ldr	r0, [pc, #352]	; (8006f9c <_vfiprintf_r+0x24c>)
 8006e3c:	f7f9 f9f0 	bl	8000220 <memchr>
 8006e40:	9a04      	ldr	r2, [sp, #16]
 8006e42:	b9d8      	cbnz	r0, 8006e7c <_vfiprintf_r+0x12c>
 8006e44:	06d1      	lsls	r1, r2, #27
 8006e46:	bf44      	itt	mi
 8006e48:	2320      	movmi	r3, #32
 8006e4a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8006e4e:	0713      	lsls	r3, r2, #28
 8006e50:	bf44      	itt	mi
 8006e52:	232b      	movmi	r3, #43	; 0x2b
 8006e54:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8006e58:	f89a 3000 	ldrb.w	r3, [sl]
 8006e5c:	2b2a      	cmp	r3, #42	; 0x2a
 8006e5e:	d015      	beq.n	8006e8c <_vfiprintf_r+0x13c>
 8006e60:	9a07      	ldr	r2, [sp, #28]
 8006e62:	4654      	mov	r4, sl
 8006e64:	2000      	movs	r0, #0
 8006e66:	f04f 0c0a 	mov.w	ip, #10
 8006e6a:	4621      	mov	r1, r4
 8006e6c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006e70:	3b30      	subs	r3, #48	; 0x30
 8006e72:	2b09      	cmp	r3, #9
 8006e74:	d94e      	bls.n	8006f14 <_vfiprintf_r+0x1c4>
 8006e76:	b1b0      	cbz	r0, 8006ea6 <_vfiprintf_r+0x156>
 8006e78:	9207      	str	r2, [sp, #28]
 8006e7a:	e014      	b.n	8006ea6 <_vfiprintf_r+0x156>
 8006e7c:	eba0 0308 	sub.w	r3, r0, r8
 8006e80:	fa09 f303 	lsl.w	r3, r9, r3
 8006e84:	4313      	orrs	r3, r2
 8006e86:	9304      	str	r3, [sp, #16]
 8006e88:	46a2      	mov	sl, r4
 8006e8a:	e7d2      	b.n	8006e32 <_vfiprintf_r+0xe2>
 8006e8c:	9b03      	ldr	r3, [sp, #12]
 8006e8e:	1d19      	adds	r1, r3, #4
 8006e90:	681b      	ldr	r3, [r3, #0]
 8006e92:	9103      	str	r1, [sp, #12]
 8006e94:	2b00      	cmp	r3, #0
 8006e96:	bfbb      	ittet	lt
 8006e98:	425b      	neglt	r3, r3
 8006e9a:	f042 0202 	orrlt.w	r2, r2, #2
 8006e9e:	9307      	strge	r3, [sp, #28]
 8006ea0:	9307      	strlt	r3, [sp, #28]
 8006ea2:	bfb8      	it	lt
 8006ea4:	9204      	strlt	r2, [sp, #16]
 8006ea6:	7823      	ldrb	r3, [r4, #0]
 8006ea8:	2b2e      	cmp	r3, #46	; 0x2e
 8006eaa:	d10c      	bne.n	8006ec6 <_vfiprintf_r+0x176>
 8006eac:	7863      	ldrb	r3, [r4, #1]
 8006eae:	2b2a      	cmp	r3, #42	; 0x2a
 8006eb0:	d135      	bne.n	8006f1e <_vfiprintf_r+0x1ce>
 8006eb2:	9b03      	ldr	r3, [sp, #12]
 8006eb4:	1d1a      	adds	r2, r3, #4
 8006eb6:	681b      	ldr	r3, [r3, #0]
 8006eb8:	9203      	str	r2, [sp, #12]
 8006eba:	2b00      	cmp	r3, #0
 8006ebc:	bfb8      	it	lt
 8006ebe:	f04f 33ff 	movlt.w	r3, #4294967295
 8006ec2:	3402      	adds	r4, #2
 8006ec4:	9305      	str	r3, [sp, #20]
 8006ec6:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8006fac <_vfiprintf_r+0x25c>
 8006eca:	7821      	ldrb	r1, [r4, #0]
 8006ecc:	2203      	movs	r2, #3
 8006ece:	4650      	mov	r0, sl
 8006ed0:	f7f9 f9a6 	bl	8000220 <memchr>
 8006ed4:	b140      	cbz	r0, 8006ee8 <_vfiprintf_r+0x198>
 8006ed6:	2340      	movs	r3, #64	; 0x40
 8006ed8:	eba0 000a 	sub.w	r0, r0, sl
 8006edc:	fa03 f000 	lsl.w	r0, r3, r0
 8006ee0:	9b04      	ldr	r3, [sp, #16]
 8006ee2:	4303      	orrs	r3, r0
 8006ee4:	3401      	adds	r4, #1
 8006ee6:	9304      	str	r3, [sp, #16]
 8006ee8:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006eec:	482c      	ldr	r0, [pc, #176]	; (8006fa0 <_vfiprintf_r+0x250>)
 8006eee:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8006ef2:	2206      	movs	r2, #6
 8006ef4:	f7f9 f994 	bl	8000220 <memchr>
 8006ef8:	2800      	cmp	r0, #0
 8006efa:	d03f      	beq.n	8006f7c <_vfiprintf_r+0x22c>
 8006efc:	4b29      	ldr	r3, [pc, #164]	; (8006fa4 <_vfiprintf_r+0x254>)
 8006efe:	bb1b      	cbnz	r3, 8006f48 <_vfiprintf_r+0x1f8>
 8006f00:	9b03      	ldr	r3, [sp, #12]
 8006f02:	3307      	adds	r3, #7
 8006f04:	f023 0307 	bic.w	r3, r3, #7
 8006f08:	3308      	adds	r3, #8
 8006f0a:	9303      	str	r3, [sp, #12]
 8006f0c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006f0e:	443b      	add	r3, r7
 8006f10:	9309      	str	r3, [sp, #36]	; 0x24
 8006f12:	e767      	b.n	8006de4 <_vfiprintf_r+0x94>
 8006f14:	fb0c 3202 	mla	r2, ip, r2, r3
 8006f18:	460c      	mov	r4, r1
 8006f1a:	2001      	movs	r0, #1
 8006f1c:	e7a5      	b.n	8006e6a <_vfiprintf_r+0x11a>
 8006f1e:	2300      	movs	r3, #0
 8006f20:	3401      	adds	r4, #1
 8006f22:	9305      	str	r3, [sp, #20]
 8006f24:	4619      	mov	r1, r3
 8006f26:	f04f 0c0a 	mov.w	ip, #10
 8006f2a:	4620      	mov	r0, r4
 8006f2c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006f30:	3a30      	subs	r2, #48	; 0x30
 8006f32:	2a09      	cmp	r2, #9
 8006f34:	d903      	bls.n	8006f3e <_vfiprintf_r+0x1ee>
 8006f36:	2b00      	cmp	r3, #0
 8006f38:	d0c5      	beq.n	8006ec6 <_vfiprintf_r+0x176>
 8006f3a:	9105      	str	r1, [sp, #20]
 8006f3c:	e7c3      	b.n	8006ec6 <_vfiprintf_r+0x176>
 8006f3e:	fb0c 2101 	mla	r1, ip, r1, r2
 8006f42:	4604      	mov	r4, r0
 8006f44:	2301      	movs	r3, #1
 8006f46:	e7f0      	b.n	8006f2a <_vfiprintf_r+0x1da>
 8006f48:	ab03      	add	r3, sp, #12
 8006f4a:	9300      	str	r3, [sp, #0]
 8006f4c:	462a      	mov	r2, r5
 8006f4e:	4b16      	ldr	r3, [pc, #88]	; (8006fa8 <_vfiprintf_r+0x258>)
 8006f50:	a904      	add	r1, sp, #16
 8006f52:	4630      	mov	r0, r6
 8006f54:	f7fd fc8a 	bl	800486c <_printf_float>
 8006f58:	4607      	mov	r7, r0
 8006f5a:	1c78      	adds	r0, r7, #1
 8006f5c:	d1d6      	bne.n	8006f0c <_vfiprintf_r+0x1bc>
 8006f5e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8006f60:	07d9      	lsls	r1, r3, #31
 8006f62:	d405      	bmi.n	8006f70 <_vfiprintf_r+0x220>
 8006f64:	89ab      	ldrh	r3, [r5, #12]
 8006f66:	059a      	lsls	r2, r3, #22
 8006f68:	d402      	bmi.n	8006f70 <_vfiprintf_r+0x220>
 8006f6a:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8006f6c:	f7ff f9d0 	bl	8006310 <__retarget_lock_release_recursive>
 8006f70:	89ab      	ldrh	r3, [r5, #12]
 8006f72:	065b      	lsls	r3, r3, #25
 8006f74:	f53f af12 	bmi.w	8006d9c <_vfiprintf_r+0x4c>
 8006f78:	9809      	ldr	r0, [sp, #36]	; 0x24
 8006f7a:	e711      	b.n	8006da0 <_vfiprintf_r+0x50>
 8006f7c:	ab03      	add	r3, sp, #12
 8006f7e:	9300      	str	r3, [sp, #0]
 8006f80:	462a      	mov	r2, r5
 8006f82:	4b09      	ldr	r3, [pc, #36]	; (8006fa8 <_vfiprintf_r+0x258>)
 8006f84:	a904      	add	r1, sp, #16
 8006f86:	4630      	mov	r0, r6
 8006f88:	f7fd ff14 	bl	8004db4 <_printf_i>
 8006f8c:	e7e4      	b.n	8006f58 <_vfiprintf_r+0x208>
 8006f8e:	bf00      	nop
 8006f90:	080073c4 	.word	0x080073c4
 8006f94:	080073e4 	.word	0x080073e4
 8006f98:	080073a4 	.word	0x080073a4
 8006f9c:	0800755c 	.word	0x0800755c
 8006fa0:	08007566 	.word	0x08007566
 8006fa4:	0800486d 	.word	0x0800486d
 8006fa8:	08006d2b 	.word	0x08006d2b
 8006fac:	08007562 	.word	0x08007562

08006fb0 <_sbrk_r>:
 8006fb0:	b538      	push	{r3, r4, r5, lr}
 8006fb2:	4d06      	ldr	r5, [pc, #24]	; (8006fcc <_sbrk_r+0x1c>)
 8006fb4:	2300      	movs	r3, #0
 8006fb6:	4604      	mov	r4, r0
 8006fb8:	4608      	mov	r0, r1
 8006fba:	602b      	str	r3, [r5, #0]
 8006fbc:	f7fb f880 	bl	80020c0 <_sbrk>
 8006fc0:	1c43      	adds	r3, r0, #1
 8006fc2:	d102      	bne.n	8006fca <_sbrk_r+0x1a>
 8006fc4:	682b      	ldr	r3, [r5, #0]
 8006fc6:	b103      	cbz	r3, 8006fca <_sbrk_r+0x1a>
 8006fc8:	6023      	str	r3, [r4, #0]
 8006fca:	bd38      	pop	{r3, r4, r5, pc}
 8006fcc:	200003e4 	.word	0x200003e4

08006fd0 <__sread>:
 8006fd0:	b510      	push	{r4, lr}
 8006fd2:	460c      	mov	r4, r1
 8006fd4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006fd8:	f000 f8e2 	bl	80071a0 <_read_r>
 8006fdc:	2800      	cmp	r0, #0
 8006fde:	bfab      	itete	ge
 8006fe0:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8006fe2:	89a3      	ldrhlt	r3, [r4, #12]
 8006fe4:	181b      	addge	r3, r3, r0
 8006fe6:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8006fea:	bfac      	ite	ge
 8006fec:	6563      	strge	r3, [r4, #84]	; 0x54
 8006fee:	81a3      	strhlt	r3, [r4, #12]
 8006ff0:	bd10      	pop	{r4, pc}

08006ff2 <__swrite>:
 8006ff2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006ff6:	461f      	mov	r7, r3
 8006ff8:	898b      	ldrh	r3, [r1, #12]
 8006ffa:	05db      	lsls	r3, r3, #23
 8006ffc:	4605      	mov	r5, r0
 8006ffe:	460c      	mov	r4, r1
 8007000:	4616      	mov	r6, r2
 8007002:	d505      	bpl.n	8007010 <__swrite+0x1e>
 8007004:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007008:	2302      	movs	r3, #2
 800700a:	2200      	movs	r2, #0
 800700c:	f000 f898 	bl	8007140 <_lseek_r>
 8007010:	89a3      	ldrh	r3, [r4, #12]
 8007012:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007016:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800701a:	81a3      	strh	r3, [r4, #12]
 800701c:	4632      	mov	r2, r6
 800701e:	463b      	mov	r3, r7
 8007020:	4628      	mov	r0, r5
 8007022:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007026:	f000 b817 	b.w	8007058 <_write_r>

0800702a <__sseek>:
 800702a:	b510      	push	{r4, lr}
 800702c:	460c      	mov	r4, r1
 800702e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007032:	f000 f885 	bl	8007140 <_lseek_r>
 8007036:	1c43      	adds	r3, r0, #1
 8007038:	89a3      	ldrh	r3, [r4, #12]
 800703a:	bf15      	itete	ne
 800703c:	6560      	strne	r0, [r4, #84]	; 0x54
 800703e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8007042:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8007046:	81a3      	strheq	r3, [r4, #12]
 8007048:	bf18      	it	ne
 800704a:	81a3      	strhne	r3, [r4, #12]
 800704c:	bd10      	pop	{r4, pc}

0800704e <__sclose>:
 800704e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007052:	f000 b831 	b.w	80070b8 <_close_r>
	...

08007058 <_write_r>:
 8007058:	b538      	push	{r3, r4, r5, lr}
 800705a:	4d07      	ldr	r5, [pc, #28]	; (8007078 <_write_r+0x20>)
 800705c:	4604      	mov	r4, r0
 800705e:	4608      	mov	r0, r1
 8007060:	4611      	mov	r1, r2
 8007062:	2200      	movs	r2, #0
 8007064:	602a      	str	r2, [r5, #0]
 8007066:	461a      	mov	r2, r3
 8007068:	f7f9 ffb7 	bl	8000fda <_write>
 800706c:	1c43      	adds	r3, r0, #1
 800706e:	d102      	bne.n	8007076 <_write_r+0x1e>
 8007070:	682b      	ldr	r3, [r5, #0]
 8007072:	b103      	cbz	r3, 8007076 <_write_r+0x1e>
 8007074:	6023      	str	r3, [r4, #0]
 8007076:	bd38      	pop	{r3, r4, r5, pc}
 8007078:	200003e4 	.word	0x200003e4

0800707c <__assert_func>:
 800707c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800707e:	4614      	mov	r4, r2
 8007080:	461a      	mov	r2, r3
 8007082:	4b09      	ldr	r3, [pc, #36]	; (80070a8 <__assert_func+0x2c>)
 8007084:	681b      	ldr	r3, [r3, #0]
 8007086:	4605      	mov	r5, r0
 8007088:	68d8      	ldr	r0, [r3, #12]
 800708a:	b14c      	cbz	r4, 80070a0 <__assert_func+0x24>
 800708c:	4b07      	ldr	r3, [pc, #28]	; (80070ac <__assert_func+0x30>)
 800708e:	9100      	str	r1, [sp, #0]
 8007090:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8007094:	4906      	ldr	r1, [pc, #24]	; (80070b0 <__assert_func+0x34>)
 8007096:	462b      	mov	r3, r5
 8007098:	f000 f81e 	bl	80070d8 <fiprintf>
 800709c:	f000 f89f 	bl	80071de <abort>
 80070a0:	4b04      	ldr	r3, [pc, #16]	; (80070b4 <__assert_func+0x38>)
 80070a2:	461c      	mov	r4, r3
 80070a4:	e7f3      	b.n	800708e <__assert_func+0x12>
 80070a6:	bf00      	nop
 80070a8:	2000000c 	.word	0x2000000c
 80070ac:	0800756d 	.word	0x0800756d
 80070b0:	0800757a 	.word	0x0800757a
 80070b4:	080075a8 	.word	0x080075a8

080070b8 <_close_r>:
 80070b8:	b538      	push	{r3, r4, r5, lr}
 80070ba:	4d06      	ldr	r5, [pc, #24]	; (80070d4 <_close_r+0x1c>)
 80070bc:	2300      	movs	r3, #0
 80070be:	4604      	mov	r4, r0
 80070c0:	4608      	mov	r0, r1
 80070c2:	602b      	str	r3, [r5, #0]
 80070c4:	f7fa ffc7 	bl	8002056 <_close>
 80070c8:	1c43      	adds	r3, r0, #1
 80070ca:	d102      	bne.n	80070d2 <_close_r+0x1a>
 80070cc:	682b      	ldr	r3, [r5, #0]
 80070ce:	b103      	cbz	r3, 80070d2 <_close_r+0x1a>
 80070d0:	6023      	str	r3, [r4, #0]
 80070d2:	bd38      	pop	{r3, r4, r5, pc}
 80070d4:	200003e4 	.word	0x200003e4

080070d8 <fiprintf>:
 80070d8:	b40e      	push	{r1, r2, r3}
 80070da:	b503      	push	{r0, r1, lr}
 80070dc:	4601      	mov	r1, r0
 80070de:	ab03      	add	r3, sp, #12
 80070e0:	4805      	ldr	r0, [pc, #20]	; (80070f8 <fiprintf+0x20>)
 80070e2:	f853 2b04 	ldr.w	r2, [r3], #4
 80070e6:	6800      	ldr	r0, [r0, #0]
 80070e8:	9301      	str	r3, [sp, #4]
 80070ea:	f7ff fe31 	bl	8006d50 <_vfiprintf_r>
 80070ee:	b002      	add	sp, #8
 80070f0:	f85d eb04 	ldr.w	lr, [sp], #4
 80070f4:	b003      	add	sp, #12
 80070f6:	4770      	bx	lr
 80070f8:	2000000c 	.word	0x2000000c

080070fc <_fstat_r>:
 80070fc:	b538      	push	{r3, r4, r5, lr}
 80070fe:	4d07      	ldr	r5, [pc, #28]	; (800711c <_fstat_r+0x20>)
 8007100:	2300      	movs	r3, #0
 8007102:	4604      	mov	r4, r0
 8007104:	4608      	mov	r0, r1
 8007106:	4611      	mov	r1, r2
 8007108:	602b      	str	r3, [r5, #0]
 800710a:	f7fa ffb0 	bl	800206e <_fstat>
 800710e:	1c43      	adds	r3, r0, #1
 8007110:	d102      	bne.n	8007118 <_fstat_r+0x1c>
 8007112:	682b      	ldr	r3, [r5, #0]
 8007114:	b103      	cbz	r3, 8007118 <_fstat_r+0x1c>
 8007116:	6023      	str	r3, [r4, #0]
 8007118:	bd38      	pop	{r3, r4, r5, pc}
 800711a:	bf00      	nop
 800711c:	200003e4 	.word	0x200003e4

08007120 <_isatty_r>:
 8007120:	b538      	push	{r3, r4, r5, lr}
 8007122:	4d06      	ldr	r5, [pc, #24]	; (800713c <_isatty_r+0x1c>)
 8007124:	2300      	movs	r3, #0
 8007126:	4604      	mov	r4, r0
 8007128:	4608      	mov	r0, r1
 800712a:	602b      	str	r3, [r5, #0]
 800712c:	f7fa ffaf 	bl	800208e <_isatty>
 8007130:	1c43      	adds	r3, r0, #1
 8007132:	d102      	bne.n	800713a <_isatty_r+0x1a>
 8007134:	682b      	ldr	r3, [r5, #0]
 8007136:	b103      	cbz	r3, 800713a <_isatty_r+0x1a>
 8007138:	6023      	str	r3, [r4, #0]
 800713a:	bd38      	pop	{r3, r4, r5, pc}
 800713c:	200003e4 	.word	0x200003e4

08007140 <_lseek_r>:
 8007140:	b538      	push	{r3, r4, r5, lr}
 8007142:	4d07      	ldr	r5, [pc, #28]	; (8007160 <_lseek_r+0x20>)
 8007144:	4604      	mov	r4, r0
 8007146:	4608      	mov	r0, r1
 8007148:	4611      	mov	r1, r2
 800714a:	2200      	movs	r2, #0
 800714c:	602a      	str	r2, [r5, #0]
 800714e:	461a      	mov	r2, r3
 8007150:	f7fa ffa8 	bl	80020a4 <_lseek>
 8007154:	1c43      	adds	r3, r0, #1
 8007156:	d102      	bne.n	800715e <_lseek_r+0x1e>
 8007158:	682b      	ldr	r3, [r5, #0]
 800715a:	b103      	cbz	r3, 800715e <_lseek_r+0x1e>
 800715c:	6023      	str	r3, [r4, #0]
 800715e:	bd38      	pop	{r3, r4, r5, pc}
 8007160:	200003e4 	.word	0x200003e4

08007164 <__ascii_mbtowc>:
 8007164:	b082      	sub	sp, #8
 8007166:	b901      	cbnz	r1, 800716a <__ascii_mbtowc+0x6>
 8007168:	a901      	add	r1, sp, #4
 800716a:	b142      	cbz	r2, 800717e <__ascii_mbtowc+0x1a>
 800716c:	b14b      	cbz	r3, 8007182 <__ascii_mbtowc+0x1e>
 800716e:	7813      	ldrb	r3, [r2, #0]
 8007170:	600b      	str	r3, [r1, #0]
 8007172:	7812      	ldrb	r2, [r2, #0]
 8007174:	1e10      	subs	r0, r2, #0
 8007176:	bf18      	it	ne
 8007178:	2001      	movne	r0, #1
 800717a:	b002      	add	sp, #8
 800717c:	4770      	bx	lr
 800717e:	4610      	mov	r0, r2
 8007180:	e7fb      	b.n	800717a <__ascii_mbtowc+0x16>
 8007182:	f06f 0001 	mvn.w	r0, #1
 8007186:	e7f8      	b.n	800717a <__ascii_mbtowc+0x16>

08007188 <__malloc_lock>:
 8007188:	4801      	ldr	r0, [pc, #4]	; (8007190 <__malloc_lock+0x8>)
 800718a:	f7ff b8c0 	b.w	800630e <__retarget_lock_acquire_recursive>
 800718e:	bf00      	nop
 8007190:	200003d8 	.word	0x200003d8

08007194 <__malloc_unlock>:
 8007194:	4801      	ldr	r0, [pc, #4]	; (800719c <__malloc_unlock+0x8>)
 8007196:	f7ff b8bb 	b.w	8006310 <__retarget_lock_release_recursive>
 800719a:	bf00      	nop
 800719c:	200003d8 	.word	0x200003d8

080071a0 <_read_r>:
 80071a0:	b538      	push	{r3, r4, r5, lr}
 80071a2:	4d07      	ldr	r5, [pc, #28]	; (80071c0 <_read_r+0x20>)
 80071a4:	4604      	mov	r4, r0
 80071a6:	4608      	mov	r0, r1
 80071a8:	4611      	mov	r1, r2
 80071aa:	2200      	movs	r2, #0
 80071ac:	602a      	str	r2, [r5, #0]
 80071ae:	461a      	mov	r2, r3
 80071b0:	f7fa ff34 	bl	800201c <_read>
 80071b4:	1c43      	adds	r3, r0, #1
 80071b6:	d102      	bne.n	80071be <_read_r+0x1e>
 80071b8:	682b      	ldr	r3, [r5, #0]
 80071ba:	b103      	cbz	r3, 80071be <_read_r+0x1e>
 80071bc:	6023      	str	r3, [r4, #0]
 80071be:	bd38      	pop	{r3, r4, r5, pc}
 80071c0:	200003e4 	.word	0x200003e4

080071c4 <__ascii_wctomb>:
 80071c4:	b149      	cbz	r1, 80071da <__ascii_wctomb+0x16>
 80071c6:	2aff      	cmp	r2, #255	; 0xff
 80071c8:	bf85      	ittet	hi
 80071ca:	238a      	movhi	r3, #138	; 0x8a
 80071cc:	6003      	strhi	r3, [r0, #0]
 80071ce:	700a      	strbls	r2, [r1, #0]
 80071d0:	f04f 30ff 	movhi.w	r0, #4294967295
 80071d4:	bf98      	it	ls
 80071d6:	2001      	movls	r0, #1
 80071d8:	4770      	bx	lr
 80071da:	4608      	mov	r0, r1
 80071dc:	4770      	bx	lr

080071de <abort>:
 80071de:	b508      	push	{r3, lr}
 80071e0:	2006      	movs	r0, #6
 80071e2:	f000 f82b 	bl	800723c <raise>
 80071e6:	2001      	movs	r0, #1
 80071e8:	f7fa ff0e 	bl	8002008 <_exit>

080071ec <_raise_r>:
 80071ec:	291f      	cmp	r1, #31
 80071ee:	b538      	push	{r3, r4, r5, lr}
 80071f0:	4604      	mov	r4, r0
 80071f2:	460d      	mov	r5, r1
 80071f4:	d904      	bls.n	8007200 <_raise_r+0x14>
 80071f6:	2316      	movs	r3, #22
 80071f8:	6003      	str	r3, [r0, #0]
 80071fa:	f04f 30ff 	mov.w	r0, #4294967295
 80071fe:	bd38      	pop	{r3, r4, r5, pc}
 8007200:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8007202:	b112      	cbz	r2, 800720a <_raise_r+0x1e>
 8007204:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8007208:	b94b      	cbnz	r3, 800721e <_raise_r+0x32>
 800720a:	4620      	mov	r0, r4
 800720c:	f000 f830 	bl	8007270 <_getpid_r>
 8007210:	462a      	mov	r2, r5
 8007212:	4601      	mov	r1, r0
 8007214:	4620      	mov	r0, r4
 8007216:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800721a:	f000 b817 	b.w	800724c <_kill_r>
 800721e:	2b01      	cmp	r3, #1
 8007220:	d00a      	beq.n	8007238 <_raise_r+0x4c>
 8007222:	1c59      	adds	r1, r3, #1
 8007224:	d103      	bne.n	800722e <_raise_r+0x42>
 8007226:	2316      	movs	r3, #22
 8007228:	6003      	str	r3, [r0, #0]
 800722a:	2001      	movs	r0, #1
 800722c:	e7e7      	b.n	80071fe <_raise_r+0x12>
 800722e:	2400      	movs	r4, #0
 8007230:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8007234:	4628      	mov	r0, r5
 8007236:	4798      	blx	r3
 8007238:	2000      	movs	r0, #0
 800723a:	e7e0      	b.n	80071fe <_raise_r+0x12>

0800723c <raise>:
 800723c:	4b02      	ldr	r3, [pc, #8]	; (8007248 <raise+0xc>)
 800723e:	4601      	mov	r1, r0
 8007240:	6818      	ldr	r0, [r3, #0]
 8007242:	f7ff bfd3 	b.w	80071ec <_raise_r>
 8007246:	bf00      	nop
 8007248:	2000000c 	.word	0x2000000c

0800724c <_kill_r>:
 800724c:	b538      	push	{r3, r4, r5, lr}
 800724e:	4d07      	ldr	r5, [pc, #28]	; (800726c <_kill_r+0x20>)
 8007250:	2300      	movs	r3, #0
 8007252:	4604      	mov	r4, r0
 8007254:	4608      	mov	r0, r1
 8007256:	4611      	mov	r1, r2
 8007258:	602b      	str	r3, [r5, #0]
 800725a:	f7fa fec5 	bl	8001fe8 <_kill>
 800725e:	1c43      	adds	r3, r0, #1
 8007260:	d102      	bne.n	8007268 <_kill_r+0x1c>
 8007262:	682b      	ldr	r3, [r5, #0]
 8007264:	b103      	cbz	r3, 8007268 <_kill_r+0x1c>
 8007266:	6023      	str	r3, [r4, #0]
 8007268:	bd38      	pop	{r3, r4, r5, pc}
 800726a:	bf00      	nop
 800726c:	200003e4 	.word	0x200003e4

08007270 <_getpid_r>:
 8007270:	f7fa beb2 	b.w	8001fd8 <_getpid>

08007274 <_init>:
 8007274:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007276:	bf00      	nop
 8007278:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800727a:	bc08      	pop	{r3}
 800727c:	469e      	mov	lr, r3
 800727e:	4770      	bx	lr

08007280 <_fini>:
 8007280:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007282:	bf00      	nop
 8007284:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007286:	bc08      	pop	{r3}
 8007288:	469e      	mov	lr, r3
 800728a:	4770      	bx	lr
