********************************************
*  SURELOG System Verilog Compiler/Linter  *
********************************************

Copyright (c) 2017-2019 Alain Dargelas,
http://www.apache.org/licenses/LICENSE-2.0

VERSION: 1.00
BUILT  : Jun 30 2020
DATE   : 2020-07-03.15:20:13
COMMAND: -cd verilog/src/unisims FDSE.v -parse -nocache -nobuiltin -noinfo -noelab -timescale=1ns/1ns -nostdout -l FDSE.v.log

[ERR:UH0700] FDSE.v:34: Unsupported expression "<n<> u<0> t<Null_rule> p<684> s<683> l<34>> `timescale  1 ps / 1 ps
".

[ERR:UH0700] FDSE.v:34: Unsupported expression "<n<> u<3> t<Description> p<683> c<2> s<6> l<34>> `timescale  1 ps / 1 ps
".

[NTE:CP0309] FDSE.v:49: Implicit port type (wire) for "Q".

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 2
[WARNING] : 0
[   NOTE] : 1

********************************************
*   End SURELOG SVerilog Compiler/Linter   *
********************************************

