// Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, the Altera Quartus II License Agreement,
// the Altera MegaCore Function License Agreement, or other 
// applicable license agreement, including, without limitation, 
// that your use is for the sole purpose of programming logic 
// devices manufactured by Altera and sold by Altera or its 
// authorized distributors.  Please refer to the applicable 
// agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition"

// DATE "04/15/2018 20:12:47"

// 
// Device: Altera EP4CE115F29I8L Package FBGA780
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module trivium1 (
	KEYSTREAM,
	clkn,
	encip,
	last3_ip,
	Cipher,
	message,
	Message_Decrypted,
	pulse_1152,
	pulse_200000,
	filter_out,
	bit1,
	bit2,
	bit3,
	bit4,
	bit5,
	bit6,
	bit7,
	bit8,
	bit9,
	bit10,
	bit11,
	Key_1,
	Key_2,
	Key_3,
	Key_4,
	Key_5,
	Key_6,
	Key_7,
	Key_8,
	Key_9,
	Key_10,
	Key_11,
	Key_12,
	Key_13,
	Key_14,
	Key_15,
	Key_16,
	Key_17,
	Key_18,
	Key_19,
	Key_20,
	Key_21,
	Key_22,
	Key_23,
	Key_24,
	Key_25,
	Key_26,
	Key_27,
	Key_28,
	Key_29,
	Key_30,
	Key_31,
	Key_32,
	Key_33,
	Key_34,
	Key_35,
	Key_36,
	Key_37,
	Key_38,
	Key_39,
	Key_40,
	Key_41,
	Key_43,
	Key_42,
	Key_44,
	Key_45,
	Key_46,
	Key_47,
	Key_48,
	Key_49,
	Key_50,
	Key_51,
	Key_52,
	Key_53,
	Key_54,
	Key_55,
	Key_56,
	Key_57,
	Key_58,
	Key_59,
	Key_60,
	Key_61,
	Key_62,
	Key_63,
	Key_64,
	Key_65,
	Key_66,
	Key_67,
	Key_68,
	Key_69,
	Key_70,
	Key_71,
	Key_72,
	Key_73,
	Key_74,
	Key_75,
	Key_76,
	Key_77,
	Key_78,
	Key_79,
	Key_80,
	IV_1,
	IV_2,
	IV_3,
	IV_4,
	IV_5,
	IV_6,
	IV_7,
	IV_8,
	IV_9,
	IV_10,
	IV_11,
	IV_12,
	IV_13,
	IV_14,
	IV_15,
	IV_16,
	IV_17,
	IV_18,
	IV_19,
	IV_20,
	IV_21,
	IV_22,
	IV_23,
	IV_24,
	IV_25,
	IV_26,
	IV_27,
	IV_28,
	IV_29,
	IV_30,
	IV_31,
	IV_32,
	IV_33,
	IV_34,
	IV_35,
	IV_36,
	IV_37,
	IV_38,
	IV_39,
	IV_40,
	IV_41,
	IV_42,
	IV_43,
	IV_44,
	IV_45,
	IV_46,
	IV_47,
	IV_48,
	IV_49,
	IV_50,
	IV_51,
	IV_52,
	IV_53,
	IV_54,
	IV_55,
	IV_56,
	IV_57,
	IV_58,
	IV_59,
	IV_60,
	IV_61,
	IV_62,
	IV_63,
	IV_64,
	IV_65,
	IV_66,
	IV_75,
	IV_76,
	IV_77,
	IV_78,
	IV_79,
	IV_80,
	IV_67,
	IV_68,
	IV_69,
	IV_70,
	IV_71,
	IV_72,
	IV_73,
	IV_74);
output 	KEYSTREAM;
input 	clkn;
input 	encip;
input 	last3_ip;
output 	Cipher;
input 	message;
output 	Message_Decrypted;
output 	pulse_1152;
output 	pulse_200000;
output 	filter_out;
output 	bit1;
output 	bit2;
output 	bit3;
output 	bit4;
output 	bit5;
output 	bit6;
output 	bit7;
output 	bit8;
output 	bit9;
output 	bit10;
output 	bit11;
input 	Key_1;
input 	Key_2;
input 	Key_3;
input 	Key_4;
input 	Key_5;
input 	Key_6;
input 	Key_7;
input 	Key_8;
input 	Key_9;
input 	Key_10;
input 	Key_11;
input 	Key_12;
input 	Key_13;
input 	Key_14;
input 	Key_15;
input 	Key_16;
input 	Key_17;
input 	Key_18;
input 	Key_19;
input 	Key_20;
input 	Key_21;
input 	Key_22;
input 	Key_23;
input 	Key_24;
input 	Key_25;
input 	Key_26;
input 	Key_27;
input 	Key_28;
input 	Key_29;
input 	Key_30;
input 	Key_31;
input 	Key_32;
input 	Key_33;
input 	Key_34;
input 	Key_35;
input 	Key_36;
input 	Key_37;
input 	Key_38;
input 	Key_39;
input 	Key_40;
input 	Key_41;
input 	Key_43;
input 	Key_42;
input 	Key_44;
input 	Key_45;
input 	Key_46;
input 	Key_47;
input 	Key_48;
input 	Key_49;
input 	Key_50;
input 	Key_51;
input 	Key_52;
input 	Key_53;
input 	Key_54;
input 	Key_55;
input 	Key_56;
input 	Key_57;
input 	Key_58;
input 	Key_59;
input 	Key_60;
input 	Key_61;
input 	Key_62;
input 	Key_63;
input 	Key_64;
input 	Key_65;
input 	Key_66;
input 	Key_67;
input 	Key_68;
input 	Key_69;
input 	Key_70;
input 	Key_71;
input 	Key_72;
input 	Key_73;
input 	Key_74;
input 	Key_75;
input 	Key_76;
input 	Key_77;
input 	Key_78;
input 	Key_79;
input 	Key_80;
input 	IV_1;
input 	IV_2;
input 	IV_3;
input 	IV_4;
input 	IV_5;
input 	IV_6;
input 	IV_7;
input 	IV_8;
input 	IV_9;
input 	IV_10;
input 	IV_11;
input 	IV_12;
input 	IV_13;
input 	IV_14;
input 	IV_15;
input 	IV_16;
input 	IV_17;
input 	IV_18;
input 	IV_19;
input 	IV_20;
input 	IV_21;
input 	IV_22;
input 	IV_23;
input 	IV_24;
input 	IV_25;
input 	IV_26;
input 	IV_27;
input 	IV_28;
input 	IV_29;
input 	IV_30;
input 	IV_31;
input 	IV_32;
input 	IV_33;
input 	IV_34;
input 	IV_35;
input 	IV_36;
input 	IV_37;
input 	IV_38;
input 	IV_39;
input 	IV_40;
input 	IV_41;
input 	IV_42;
input 	IV_43;
input 	IV_44;
input 	IV_45;
input 	IV_46;
input 	IV_47;
input 	IV_48;
input 	IV_49;
input 	IV_50;
input 	IV_51;
input 	IV_52;
input 	IV_53;
input 	IV_54;
input 	IV_55;
input 	IV_56;
input 	IV_57;
input 	IV_58;
input 	IV_59;
input 	IV_60;
input 	IV_61;
input 	IV_62;
input 	IV_63;
input 	IV_64;
input 	IV_65;
input 	IV_66;
input 	IV_75;
input 	IV_76;
input 	IV_77;
input 	IV_78;
input 	IV_79;
input 	IV_80;
input 	IV_67;
input 	IV_68;
input 	IV_69;
input 	IV_70;
input 	IV_71;
input 	IV_72;
input 	IV_73;
input 	IV_74;

// Design Ports Information
// KEYSTREAM	=>  Location: PIN_N8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Cipher	=>  Location: PIN_M2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Message_Decrypted	=>  Location: PIN_M1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pulse_1152	=>  Location: PIN_L1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pulse_200000	=>  Location: PIN_M7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// filter_out	=>  Location: PIN_P1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// bit1	=>  Location: PIN_M5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// bit2	=>  Location: PIN_J6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// bit3	=>  Location: PIN_L6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// bit4	=>  Location: PIN_L7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// bit5	=>  Location: PIN_K8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// bit6	=>  Location: PIN_P2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// bit7	=>  Location: PIN_J7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// bit8	=>  Location: PIN_L8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// bit9	=>  Location: PIN_N4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// bit10	=>  Location: PIN_N3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// bit11	=>  Location: PIN_K7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Key_1	=>  Location: PIN_H8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Key_2	=>  Location: PIN_AE24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Key_3	=>  Location: PIN_AH8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Key_4	=>  Location: PIN_AG3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Key_5	=>  Location: PIN_AF9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Key_6	=>  Location: PIN_AC18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Key_7	=>  Location: PIN_K2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Key_8	=>  Location: PIN_A19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Key_9	=>  Location: PIN_J19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Key_10	=>  Location: PIN_AE15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Key_11	=>  Location: PIN_B21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Key_12	=>  Location: PIN_AC11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Key_13	=>  Location: PIN_F8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Key_14	=>  Location: PIN_J26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Key_15	=>  Location: PIN_AA10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Key_16	=>  Location: PIN_B23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Key_17	=>  Location: PIN_A18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Key_18	=>  Location: PIN_AB18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Key_19	=>  Location: PIN_F21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Key_20	=>  Location: PIN_D4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Key_21	=>  Location: PIN_Y10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Key_22	=>  Location: PIN_AA5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Key_23	=>  Location: PIN_V5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Key_24	=>  Location: PIN_B19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Key_25	=>  Location: PIN_AB24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Key_26	=>  Location: PIN_C7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Key_27	=>  Location: PIN_AC10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Key_28	=>  Location: PIN_B4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Key_29	=>  Location: PIN_F17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Key_30	=>  Location: PIN_J23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Key_31	=>  Location: PIN_AH6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Key_32	=>  Location: PIN_Y16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Key_33	=>  Location: PIN_C20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Key_34	=>  Location: PIN_AB16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Key_35	=>  Location: PIN_AC5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Key_36	=>  Location: PIN_U27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Key_37	=>  Location: PIN_AB4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Key_38	=>  Location: PIN_D2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Key_39	=>  Location: PIN_G14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Key_40	=>  Location: PIN_G11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Key_41	=>  Location: PIN_Y6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Key_43	=>  Location: PIN_AE10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Key_42	=>  Location: PIN_V1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Key_44	=>  Location: PIN_K1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Key_45	=>  Location: PIN_AA24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Key_46	=>  Location: PIN_D8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Key_47	=>  Location: PIN_C9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Key_48	=>  Location: PIN_Y25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Key_49	=>  Location: PIN_M21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Key_50	=>  Location: PIN_AD7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Key_51	=>  Location: PIN_R21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Key_52	=>  Location: PIN_N25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Key_53	=>  Location: PIN_D22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Key_54	=>  Location: PIN_G10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Key_55	=>  Location: PIN_AH11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Key_56	=>  Location: PIN_G18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Key_57	=>  Location: PIN_AF24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Key_58	=>  Location: PIN_U2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Key_59	=>  Location: PIN_D10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Key_60	=>  Location: PIN_E19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Key_61	=>  Location: PIN_J12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Key_62	=>  Location: PIN_AF19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Key_63	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Key_64	=>  Location: PIN_F19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Key_65	=>  Location: PIN_AD5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Key_66	=>  Location: PIN_AB8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Key_67	=>  Location: PIN_L5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Key_68	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Key_69	=>  Location: PIN_AG14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Key_70	=>  Location: PIN_AH14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Key_71	=>  Location: PIN_R22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Key_72	=>  Location: PIN_V24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Key_73	=>  Location: PIN_AH10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Key_74	=>  Location: PIN_Y1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Key_75	=>  Location: PIN_AC24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Key_76	=>  Location: PIN_W1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Key_77	=>  Location: PIN_AD28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Key_78	=>  Location: PIN_AG23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Key_79	=>  Location: PIN_F26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Key_80	=>  Location: PIN_AF23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IV_1	=>  Location: PIN_E10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IV_2	=>  Location: PIN_E24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IV_3	=>  Location: PIN_J25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IV_4	=>  Location: PIN_D23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IV_5	=>  Location: PIN_D21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IV_6	=>  Location: PIN_AG25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IV_7	=>  Location: PIN_AA8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IV_8	=>  Location: PIN_G8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IV_9	=>  Location: PIN_C19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IV_10	=>  Location: PIN_E22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IV_11	=>  Location: PIN_AB6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IV_12	=>  Location: PIN_AC12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IV_13	=>  Location: PIN_E28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IV_14	=>  Location: PIN_AH26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IV_15	=>  Location: PIN_AB3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IV_16	=>  Location: PIN_Y12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IV_17	=>  Location: PIN_F18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IV_18	=>  Location: PIN_H23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IV_19	=>  Location: PIN_AF17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IV_20	=>  Location: PIN_D27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IV_21	=>  Location: PIN_C18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IV_22	=>  Location: PIN_D25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IV_23	=>  Location: PIN_AF4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IV_24	=>  Location: PIN_AE13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IV_25	=>  Location: PIN_P21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IV_26	=>  Location: PIN_AB20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IV_27	=>  Location: PIN_AC4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IV_28	=>  Location: PIN_L24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IV_29	=>  Location: PIN_C27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IV_30	=>  Location: PIN_H22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IV_31	=>  Location: PIN_Y17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IV_32	=>  Location: PIN_F3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IV_33	=>  Location: PIN_AD11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IV_34	=>  Location: PIN_D18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IV_35	=>  Location: PIN_Y26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IV_36	=>  Location: PIN_AA12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IV_37	=>  Location: PIN_H15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IV_38	=>  Location: PIN_AD4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IV_39	=>  Location: PIN_Y14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IV_40	=>  Location: PIN_R26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IV_41	=>  Location: PIN_D14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IV_42	=>  Location: PIN_AB9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IV_43	=>  Location: PIN_C16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IV_44	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IV_45	=>  Location: PIN_L27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IV_46	=>  Location: PIN_K25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IV_47	=>  Location: PIN_AB27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IV_48	=>  Location: PIN_V21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IV_49	=>  Location: PIN_A25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IV_50	=>  Location: PIN_E8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IV_51	=>  Location: PIN_G16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IV_52	=>  Location: PIN_Y3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IV_53	=>  Location: PIN_F10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IV_54	=>  Location: PIN_AE21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IV_55	=>  Location: PIN_C4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IV_56	=>  Location: PIN_M27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IV_57	=>  Location: PIN_AE16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IV_58	=>  Location: PIN_C12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IV_59	=>  Location: PIN_H13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IV_60	=>  Location: PIN_K3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IV_61	=>  Location: PIN_E18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IV_62	=>  Location: PIN_D13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IV_63	=>  Location: PIN_AD14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IV_64	=>  Location: PIN_C15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IV_65	=>  Location: PIN_F5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IV_66	=>  Location: PIN_J16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IV_75	=>  Location: PIN_AE4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IV_76	=>  Location: PIN_AB28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IV_77	=>  Location: PIN_J13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IV_78	=>  Location: PIN_G19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IV_79	=>  Location: PIN_C26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IV_80	=>  Location: PIN_N26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IV_67	=>  Location: PIN_H6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IV_68	=>  Location: PIN_B18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IV_69	=>  Location: PIN_A4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IV_70	=>  Location: PIN_AA17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IV_71	=>  Location: PIN_AE28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IV_72	=>  Location: PIN_J24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IV_73	=>  Location: PIN_A10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IV_74	=>  Location: PIN_A21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// encip	=>  Location: PIN_M8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// message	=>  Location: PIN_L2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// last3_ip	=>  Location: PIN_Y2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clkn	=>  Location: PIN_J1,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \Key_1~input_o ;
wire \Key_2~input_o ;
wire \Key_3~input_o ;
wire \Key_4~input_o ;
wire \Key_5~input_o ;
wire \Key_6~input_o ;
wire \Key_7~input_o ;
wire \Key_8~input_o ;
wire \Key_9~input_o ;
wire \Key_10~input_o ;
wire \Key_11~input_o ;
wire \Key_12~input_o ;
wire \Key_13~input_o ;
wire \Key_14~input_o ;
wire \Key_15~input_o ;
wire \Key_16~input_o ;
wire \Key_17~input_o ;
wire \Key_18~input_o ;
wire \Key_19~input_o ;
wire \Key_20~input_o ;
wire \Key_21~input_o ;
wire \Key_22~input_o ;
wire \Key_23~input_o ;
wire \Key_24~input_o ;
wire \Key_25~input_o ;
wire \Key_26~input_o ;
wire \Key_27~input_o ;
wire \Key_28~input_o ;
wire \Key_29~input_o ;
wire \Key_30~input_o ;
wire \Key_31~input_o ;
wire \Key_32~input_o ;
wire \Key_33~input_o ;
wire \Key_34~input_o ;
wire \Key_35~input_o ;
wire \Key_36~input_o ;
wire \Key_37~input_o ;
wire \Key_38~input_o ;
wire \Key_39~input_o ;
wire \Key_40~input_o ;
wire \Key_41~input_o ;
wire \Key_43~input_o ;
wire \Key_42~input_o ;
wire \Key_44~input_o ;
wire \Key_45~input_o ;
wire \Key_46~input_o ;
wire \Key_47~input_o ;
wire \Key_48~input_o ;
wire \Key_49~input_o ;
wire \Key_50~input_o ;
wire \Key_51~input_o ;
wire \Key_52~input_o ;
wire \Key_53~input_o ;
wire \Key_54~input_o ;
wire \Key_55~input_o ;
wire \Key_56~input_o ;
wire \Key_57~input_o ;
wire \Key_58~input_o ;
wire \Key_59~input_o ;
wire \Key_60~input_o ;
wire \Key_61~input_o ;
wire \Key_62~input_o ;
wire \Key_63~input_o ;
wire \Key_64~input_o ;
wire \Key_65~input_o ;
wire \Key_66~input_o ;
wire \Key_67~input_o ;
wire \Key_68~input_o ;
wire \Key_69~input_o ;
wire \Key_70~input_o ;
wire \Key_71~input_o ;
wire \Key_72~input_o ;
wire \Key_73~input_o ;
wire \Key_74~input_o ;
wire \Key_75~input_o ;
wire \Key_76~input_o ;
wire \Key_77~input_o ;
wire \Key_78~input_o ;
wire \Key_79~input_o ;
wire \Key_80~input_o ;
wire \IV_1~input_o ;
wire \IV_2~input_o ;
wire \IV_3~input_o ;
wire \IV_4~input_o ;
wire \IV_5~input_o ;
wire \IV_6~input_o ;
wire \IV_7~input_o ;
wire \IV_8~input_o ;
wire \IV_9~input_o ;
wire \IV_10~input_o ;
wire \IV_11~input_o ;
wire \IV_12~input_o ;
wire \IV_13~input_o ;
wire \IV_14~input_o ;
wire \IV_15~input_o ;
wire \IV_16~input_o ;
wire \IV_17~input_o ;
wire \IV_18~input_o ;
wire \IV_19~input_o ;
wire \IV_20~input_o ;
wire \IV_21~input_o ;
wire \IV_22~input_o ;
wire \IV_23~input_o ;
wire \IV_24~input_o ;
wire \IV_25~input_o ;
wire \IV_26~input_o ;
wire \IV_27~input_o ;
wire \IV_28~input_o ;
wire \IV_29~input_o ;
wire \IV_30~input_o ;
wire \IV_31~input_o ;
wire \IV_32~input_o ;
wire \IV_33~input_o ;
wire \IV_34~input_o ;
wire \IV_35~input_o ;
wire \IV_36~input_o ;
wire \IV_37~input_o ;
wire \IV_38~input_o ;
wire \IV_39~input_o ;
wire \IV_40~input_o ;
wire \IV_41~input_o ;
wire \IV_42~input_o ;
wire \IV_43~input_o ;
wire \IV_44~input_o ;
wire \IV_45~input_o ;
wire \IV_46~input_o ;
wire \IV_47~input_o ;
wire \IV_48~input_o ;
wire \IV_49~input_o ;
wire \IV_50~input_o ;
wire \IV_51~input_o ;
wire \IV_52~input_o ;
wire \IV_53~input_o ;
wire \IV_54~input_o ;
wire \IV_55~input_o ;
wire \IV_56~input_o ;
wire \IV_57~input_o ;
wire \IV_58~input_o ;
wire \IV_59~input_o ;
wire \IV_60~input_o ;
wire \IV_61~input_o ;
wire \IV_62~input_o ;
wire \IV_63~input_o ;
wire \IV_64~input_o ;
wire \IV_65~input_o ;
wire \IV_66~input_o ;
wire \IV_75~input_o ;
wire \IV_76~input_o ;
wire \IV_77~input_o ;
wire \IV_78~input_o ;
wire \IV_79~input_o ;
wire \IV_80~input_o ;
wire \IV_67~input_o ;
wire \IV_68~input_o ;
wire \IV_69~input_o ;
wire \IV_70~input_o ;
wire \IV_71~input_o ;
wire \IV_72~input_o ;
wire \IV_73~input_o ;
wire \IV_74~input_o ;
wire \KEYSTREAM~output_o ;
wire \Cipher~output_o ;
wire \Message_Decrypted~output_o ;
wire \pulse_1152~output_o ;
wire \pulse_200000~output_o ;
wire \filter_out~output_o ;
wire \bit1~output_o ;
wire \bit2~output_o ;
wire \bit3~output_o ;
wire \bit4~output_o ;
wire \bit5~output_o ;
wire \bit6~output_o ;
wire \bit7~output_o ;
wire \bit8~output_o ;
wire \bit9~output_o ;
wire \bit10~output_o ;
wire \bit11~output_o ;
wire \encip~input_o ;
wire \clkn~input_o ;
wire \inst185~combout ;
wire \inst185~clkctrl_outclk ;
wire \inst289~combout ;
wire \inst93_rtl_0|auto_generated|cntr1|counter_comb_bita0~COUT ;
wire \inst93_rtl_0|auto_generated|cntr1|counter_comb_bita1~combout ;
wire \inst93_rtl_0|auto_generated|cntr1|counter_reg_bit[1]~1_combout ;
wire \inst93_rtl_0|auto_generated|cntr1|counter_comb_bita1~COUT ;
wire \inst93_rtl_0|auto_generated|cntr1|counter_comb_bita2~COUT ;
wire \inst93_rtl_0|auto_generated|cntr1|counter_comb_bita3~combout ;
wire \inst93_rtl_0|auto_generated|cntr1|counter_reg_bit[3]~3_combout ;
wire \inst93_rtl_0|auto_generated|cntr1|counter_comb_bita3~COUT ;
wire \inst93_rtl_0|auto_generated|cntr1|counter_comb_bita4~combout ;
wire \inst93_rtl_0|auto_generated|cntr1|counter_reg_bit[4]~4_combout ;
wire \inst93_rtl_0|auto_generated|cntr1|counter_comb_bita4~COUT ;
wire \inst93_rtl_0|auto_generated|cntr1|counter_comb_bita5~COUT ;
wire \inst93_rtl_0|auto_generated|cntr1|counter_comb_bita6~combout ;
wire \inst93_rtl_0|auto_generated|cntr1|counter_reg_bit[6]~6_combout ;
wire \inst93_rtl_0|auto_generated|cntr1|counter_comb_bita6~COUT ;
wire \inst93_rtl_0|auto_generated|cntr1|counter_comb_bita6~0_combout ;
wire \inst93_rtl_0|auto_generated|cntr1|counter_comb_bita2~combout ;
wire \inst93_rtl_0|auto_generated|cntr1|counter_reg_bit[2]~2_combout ;
wire \inst93_rtl_0|auto_generated|cntr1|cmpr4|aneb_result_wire[0]~1_combout ;
wire \inst93_rtl_0|auto_generated|cntr1|counter_comb_bita5~combout ;
wire \inst93_rtl_0|auto_generated|cntr1|counter_reg_bit[5]~5_combout ;
wire \inst93_rtl_0|auto_generated|cntr1|cmpr4|aneb_result_wire[0]~0_combout ;
wire \inst93_rtl_0|auto_generated|cntr1|counter_comb_bita0~combout ;
wire \inst93_rtl_0|auto_generated|cntr1|counter_reg_bit[0]~0_combout ;
wire \inst93_rtl_0|auto_generated|altsyncram2|ram_block3a0~portbdataout ;
wire \inst162~feeder_combout ;
wire \inst162~q ;
wire \inst163~feeder_combout ;
wire \inst163~q ;
wire \inst164~feeder_combout ;
wire \inst164~q ;
wire \inst165~feeder_combout ;
wire \inst165~q ;
wire \inst166~feeder_combout ;
wire \inst166~q ;
wire \inst167~feeder_combout ;
wire \inst167~q ;
wire \inst168~feeder_combout ;
wire \inst168~q ;
wire \inst169~feeder_combout ;
wire \inst169~q ;
wire \inst170~feeder_combout ;
wire \inst170~q ;
wire \inst171~feeder_combout ;
wire \inst171~q ;
wire \inst172~feeder_combout ;
wire \inst172~q ;
wire \inst173~feeder_combout ;
wire \inst173~q ;
wire \inst174~feeder_combout ;
wire \inst174~q ;
wire \inst175~feeder_combout ;
wire \inst175~q ;
wire \inst176~q ;
wire \inst296|1~0_combout ;
wire \inst291~combout ;
wire \Register_C_1_rtl_0|auto_generated|cntr1|counter_comb_bita0~combout ;
wire \Register_C_1_rtl_0|auto_generated|cntr1|counter_comb_bita0~COUT ;
wire \Register_C_1_rtl_0|auto_generated|cntr1|counter_comb_bita1~combout ;
wire \Register_C_1_rtl_0|auto_generated|cntr1|counter_comb_bita1~COUT ;
wire \Register_C_1_rtl_0|auto_generated|cntr1|counter_comb_bita2~combout ;
wire \Register_C_1_rtl_0|auto_generated|cntr1|counter_comb_bita2~COUT ;
wire \Register_C_1_rtl_0|auto_generated|cntr1|counter_comb_bita3~combout ;
wire \Register_C_1_rtl_0|auto_generated|cntr1|counter_comb_bita3~COUT ;
wire \Register_C_1_rtl_0|auto_generated|cntr1|counter_comb_bita4~combout ;
wire \Register_C_1_rtl_0|auto_generated|cntr1|counter_comb_bita4~COUT ;
wire \Register_C_1_rtl_0|auto_generated|cntr1|counter_comb_bita5~combout ;
wire \Register_C_1_rtl_0|auto_generated|altsyncram2|ram_block3a0~portbdataout ;
wire \Register_C_67~feeder_combout ;
wire \Register_C_67~q ;
wire \Register_C_68~feeder_combout ;
wire \Register_C_68~q ;
wire \Register_C_69~feeder_combout ;
wire \Register_C_69~q ;
wire \Register_C_70~feeder_combout ;
wire \Register_C_70~q ;
wire \Register_C_71~feeder_combout ;
wire \Register_C_71~q ;
wire \Register_C_72~feeder_combout ;
wire \Register_C_72~q ;
wire \Register_C_73~feeder_combout ;
wire \Register_C_73~q ;
wire \Register_C_74~feeder_combout ;
wire \Register_C_74~q ;
wire \Register_C_75~feeder_combout ;
wire \Register_C_75~q ;
wire \Register_C_76~feeder_combout ;
wire \Register_C_76~q ;
wire \Register_C_77~feeder_combout ;
wire \Register_C_77~q ;
wire \Register_C_78~feeder_combout ;
wire \Register_C_78~q ;
wire \Register_C_79~feeder_combout ;
wire \Register_C_79~q ;
wire \Register_C_80~feeder_combout ;
wire \Register_C_80~q ;
wire \Register_C_81~feeder_combout ;
wire \Register_C_81~q ;
wire \Register_C_82~feeder_combout ;
wire \Register_C_82~q ;
wire \Register_C_83~feeder_combout ;
wire \Register_C_83~q ;
wire \Register_C_84~feeder_combout ;
wire \Register_C_84~q ;
wire \Register_C_85~feeder_combout ;
wire \Register_C_85~q ;
wire \Register_C_86~feeder_combout ;
wire \Register_C_86~q ;
wire \Register_C_87~feeder_combout ;
wire \Register_C_87~q ;
wire \Register_C_88~feeder_combout ;
wire \Register_C_88~q ;
wire \Register_C_89~feeder_combout ;
wire \Register_C_89~q ;
wire \Register_C_90~feeder_combout ;
wire \Register_C_90~q ;
wire \Register_C_91~feeder_combout ;
wire \Register_C_91~q ;
wire \Register_C_92~feeder_combout ;
wire \Register_C_92~q ;
wire \Register_C_93~feeder_combout ;
wire \Register_C_93~q ;
wire \Register_C_94~feeder_combout ;
wire \Register_C_94~q ;
wire \Register_C_95~feeder_combout ;
wire \Register_C_95~q ;
wire \Register_C_96~feeder_combout ;
wire \Register_C_96~q ;
wire \Register_C_97~feeder_combout ;
wire \Register_C_97~q ;
wire \Register_C_98~feeder_combout ;
wire \Register_C_98~q ;
wire \Register_C_99~q ;
wire \Register_C_100~feeder_combout ;
wire \Register_C_100~q ;
wire \Register_C_101~feeder_combout ;
wire \Register_C_101~q ;
wire \Register_C_102~feeder_combout ;
wire \Register_C_102~q ;
wire \Register_C_103~feeder_combout ;
wire \Register_C_103~q ;
wire \Register_C_104~feeder_combout ;
wire \Register_C_104~q ;
wire \Register_C_105~feeder_combout ;
wire \Register_C_105~q ;
wire \Register_C_106~feeder_combout ;
wire \Register_C_106~q ;
wire \Register_C_107~feeder_combout ;
wire \Register_C_107~q ;
wire \Register_C_108~feeder_combout ;
wire \Register_C_108~q ;
wire \Register_C_109~0_combout ;
wire \last3_ip~input_o ;
wire \last3_ip~inputclkctrl_outclk ;
wire \Register_C_109~q ;
wire \Register_C_110~feeder_combout ;
wire \Register_C_110~q ;
wire \inst288~0_combout ;
wire \Register_C_111~q ;
wire \inst288~combout ;
wire \inst~q ;
wire \inst1_rtl_0|auto_generated|cntr1|counter_comb_bita0~combout ;
wire \inst1_rtl_0|auto_generated|cntr1|counter_comb_bita0~COUT ;
wire \inst1_rtl_0|auto_generated|cntr1|counter_comb_bita1~combout ;
wire \inst1_rtl_0|auto_generated|cntr1|counter_comb_bita1~COUT ;
wire \inst1_rtl_0|auto_generated|cntr1|counter_comb_bita2~combout ;
wire \inst1_rtl_0|auto_generated|cntr1|counter_reg_bit[2]~2_combout ;
wire \inst1_rtl_0|auto_generated|cntr1|counter_comb_bita2~COUT ;
wire \inst1_rtl_0|auto_generated|cntr1|counter_comb_bita3~COUT ;
wire \inst1_rtl_0|auto_generated|cntr1|counter_comb_bita4~combout ;
wire \inst1_rtl_0|auto_generated|cntr1|counter_reg_bit[4]~4_combout ;
wire \inst1_rtl_0|auto_generated|cntr1|counter_comb_bita4~COUT ;
wire \inst1_rtl_0|auto_generated|cntr1|counter_comb_bita5~combout ;
wire \inst1_rtl_0|auto_generated|cntr1|counter_reg_bit[5]~5_combout ;
wire \inst1_rtl_0|auto_generated|cntr1|counter_comb_bita5~COUT ;
wire \inst1_rtl_0|auto_generated|cntr1|counter_comb_bita5~0_combout ;
wire \inst1_rtl_0|auto_generated|cntr1|counter_reg_bit[1]~1_combout ;
wire \inst1_rtl_0|auto_generated|cntr1|cmpr4|aneb_result_wire[0]~1_combout ;
wire \inst1_rtl_0|auto_generated|cntr1|counter_comb_bita3~combout ;
wire \inst1_rtl_0|auto_generated|cntr1|counter_reg_bit[3]~3_combout ;
wire \inst1_rtl_0|auto_generated|cntr1|cmpr4|aneb_result_wire[0]~0_combout ;
wire \inst1_rtl_0|auto_generated|cntr1|counter_reg_bit[0]~0_combout ;
wire \inst1_rtl_0|auto_generated|altsyncram2|ram_block3a0~portbdataout ;
wire \inst66~feeder_combout ;
wire \inst66~q ;
wire \inst67~feeder_combout ;
wire \inst67~q ;
wire \inst68~feeder_combout ;
wire \inst68~q ;
wire \inst69~feeder_combout ;
wire \inst69~q ;
wire \inst70~feeder_combout ;
wire \inst70~q ;
wire \inst71~feeder_combout ;
wire \inst71~q ;
wire \inst72~feeder_combout ;
wire \inst72~q ;
wire \inst73~feeder_combout ;
wire \inst73~q ;
wire \inst74~feeder_combout ;
wire \inst74~q ;
wire \inst75~feeder_combout ;
wire \inst75~q ;
wire \inst76~feeder_combout ;
wire \inst76~q ;
wire \inst77~feeder_combout ;
wire \inst77~q ;
wire \inst78~feeder_combout ;
wire \inst78~q ;
wire \inst79~feeder_combout ;
wire \inst79~q ;
wire \inst80~feeder_combout ;
wire \inst80~q ;
wire \inst81~feeder_combout ;
wire \inst81~q ;
wire \inst82~feeder_combout ;
wire \inst82~q ;
wire \inst83~feeder_combout ;
wire \inst83~q ;
wire \inst84~feeder_combout ;
wire \inst84~q ;
wire \inst85~feeder_combout ;
wire \inst85~q ;
wire \inst86~feeder_combout ;
wire \inst86~q ;
wire \inst87~feeder_combout ;
wire \inst87~q ;
wire \inst88~feeder_combout ;
wire \inst88~q ;
wire \inst89~feeder_combout ;
wire \inst89~q ;
wire \inst90~q ;
wire \inst91~q ;
wire \inst92~q ;
wire \inst295|1~0_combout ;
wire \inst297|1~0_combout ;
wire \clkn~inputclkctrl_outclk ;
wire \inst177~0_combout ;
wire \inst177~feeder_combout ;
wire \inst177~q ;
wire \inst178~0_combout ;
wire \inst178~feeder_combout ;
wire \inst178~q ;
wire \inst179~0_combout ;
wire \inst179~feeder_combout ;
wire \inst179~q ;
wire \inst180~0_combout ;
wire \inst180~feeder_combout ;
wire \inst180~q ;
wire \inst181~0_combout ;
wire \inst181~feeder_combout ;
wire \inst181~q ;
wire \inst182~0_combout ;
wire \inst182~feeder_combout ;
wire \inst182~q ;
wire \inst183~0_combout ;
wire \inst183~feeder_combout ;
wire \inst183~q ;
wire \inst184~0_combout ;
wire \inst184~feeder_combout ;
wire \inst184~q ;
wire \inst186~0_combout ;
wire \inst186~feeder_combout ;
wire \inst186~q ;
wire \inst187~0_combout ;
wire \inst187~feeder_combout ;
wire \inst187~q ;
wire \inst188~0_combout ;
wire \inst188~feeder_combout ;
wire \inst188~q ;
wire \inst190~0_combout ;
wire \inst190~feeder_combout ;
wire \inst190~q ;
wire \inst191~0_combout ;
wire \inst191~feeder_combout ;
wire \inst191~q ;
wire \inst192~0_combout ;
wire \inst192~feeder_combout ;
wire \inst192~q ;
wire \inst193~0_combout ;
wire \inst193~feeder_combout ;
wire \inst193~q ;
wire \inst194~0_combout ;
wire \inst194~feeder_combout ;
wire \inst194~q ;
wire \inst195~0_combout ;
wire \inst195~feeder_combout ;
wire \inst195~q ;
wire \inst196~0_combout ;
wire \inst196~q ;
wire \inst197~0_combout ;
wire \inst197~combout ;
wire \inst216~feeder_combout ;
wire \inst226~0_combout ;
wire \inst223~combout ;
wire \inst216~q ;
wire \inst198~combout ;
wire \inst218~combout ;
wire \inst217~q ;
wire \inst221~combout ;
wire \inst219~combout ;
wire \message~input_o ;
wire \inst465~combout ;
wire \inst1456~0_combout ;
wire \inst220~0_combout ;
wire [6:0] \inst93_rtl_0|auto_generated|cntr1|counter_reg_bit ;
wire [5:0] \Register_C_1_rtl_0|auto_generated|cntr1|counter_reg_bit ;
wire [5:0] \inst1_rtl_0|auto_generated|cntr1|counter_reg_bit ;

wire [35:0] \Register_C_1_rtl_0|auto_generated|altsyncram2|ram_block3a0_PORTBDATAOUT_bus ;
wire [35:0] \inst93_rtl_0|auto_generated|altsyncram2|ram_block3a0_PORTBDATAOUT_bus ;
wire [35:0] \inst1_rtl_0|auto_generated|altsyncram2|ram_block3a0_PORTBDATAOUT_bus ;

assign \Register_C_1_rtl_0|auto_generated|altsyncram2|ram_block3a0~portbdataout  = \Register_C_1_rtl_0|auto_generated|altsyncram2|ram_block3a0_PORTBDATAOUT_bus [0];

assign \inst93_rtl_0|auto_generated|altsyncram2|ram_block3a0~portbdataout  = \inst93_rtl_0|auto_generated|altsyncram2|ram_block3a0_PORTBDATAOUT_bus [0];

assign \inst1_rtl_0|auto_generated|altsyncram2|ram_block3a0~portbdataout  = \inst1_rtl_0|auto_generated|altsyncram2|ram_block3a0_PORTBDATAOUT_bus [0];

// Location: IOOBUF_X0_Y42_N9
cycloneive_io_obuf \KEYSTREAM~output (
	.i(\inst219~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\KEYSTREAM~output_o ),
	.obar());
// synopsys translate_off
defparam \KEYSTREAM~output .bus_hold = "false";
defparam \KEYSTREAM~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y44_N16
cycloneive_io_obuf \Cipher~output (
	.i(\inst465~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Cipher~output_o ),
	.obar());
// synopsys translate_off
defparam \Cipher~output .bus_hold = "false";
defparam \Cipher~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y44_N23
cycloneive_io_obuf \Message_Decrypted~output (
	.i(\inst1456~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Message_Decrypted~output_o ),
	.obar());
// synopsys translate_off
defparam \Message_Decrypted~output .bus_hold = "false";
defparam \Message_Decrypted~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y44_N9
cycloneive_io_obuf \pulse_1152~output (
	.i(\inst220~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pulse_1152~output_o ),
	.obar());
// synopsys translate_off
defparam \pulse_1152~output .bus_hold = "false";
defparam \pulse_1152~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y45_N23
cycloneive_io_obuf \pulse_200000~output (
	.i(!\inst226~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pulse_200000~output_o ),
	.obar());
// synopsys translate_off
defparam \pulse_200000~output .bus_hold = "false";
defparam \pulse_200000~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y42_N2
cycloneive_io_obuf \filter_out~output (
	.i(!\inst221~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\filter_out~output_o ),
	.obar());
// synopsys translate_off
defparam \filter_out~output .bus_hold = "false";
defparam \filter_out~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y47_N2
cycloneive_io_obuf \bit1~output (
	.i(\inst177~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\bit1~output_o ),
	.obar());
// synopsys translate_off
defparam \bit1~output .bus_hold = "false";
defparam \bit1~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y50_N16
cycloneive_io_obuf \bit2~output (
	.i(\inst178~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\bit2~output_o ),
	.obar());
// synopsys translate_off
defparam \bit2~output .bus_hold = "false";
defparam \bit2~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y47_N23
cycloneive_io_obuf \bit3~output (
	.i(\inst179~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\bit3~output_o ),
	.obar());
// synopsys translate_off
defparam \bit3~output .bus_hold = "false";
defparam \bit3~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y47_N16
cycloneive_io_obuf \bit4~output (
	.i(\inst180~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\bit4~output_o ),
	.obar());
// synopsys translate_off
defparam \bit4~output .bus_hold = "false";
defparam \bit4~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y48_N2
cycloneive_io_obuf \bit5~output (
	.i(\inst181~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\bit5~output_o ),
	.obar());
// synopsys translate_off
defparam \bit5~output .bus_hold = "false";
defparam \bit5~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y43_N16
cycloneive_io_obuf \bit6~output (
	.i(\inst182~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\bit6~output_o ),
	.obar());
// synopsys translate_off
defparam \bit6~output .bus_hold = "false";
defparam \bit6~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y49_N2
cycloneive_io_obuf \bit7~output (
	.i(\inst183~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\bit7~output_o ),
	.obar());
// synopsys translate_off
defparam \bit7~output .bus_hold = "false";
defparam \bit7~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y48_N9
cycloneive_io_obuf \bit8~output (
	.i(\inst184~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\bit8~output_o ),
	.obar());
// synopsys translate_off
defparam \bit8~output .bus_hold = "false";
defparam \bit8~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y46_N16
cycloneive_io_obuf \bit9~output (
	.i(\inst186~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\bit9~output_o ),
	.obar());
// synopsys translate_off
defparam \bit9~output .bus_hold = "false";
defparam \bit9~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y46_N23
cycloneive_io_obuf \bit10~output (
	.i(\inst187~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\bit10~output_o ),
	.obar());
// synopsys translate_off
defparam \bit10~output .bus_hold = "false";
defparam \bit10~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y49_N9
cycloneive_io_obuf \bit11~output (
	.i(\inst188~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\bit11~output_o ),
	.obar());
// synopsys translate_off
defparam \bit11~output .bus_hold = "false";
defparam \bit11~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y45_N15
cycloneive_io_ibuf \encip~input (
	.i(encip),
	.ibar(gnd),
	.o(\encip~input_o ));
// synopsys translate_off
defparam \encip~input .bus_hold = "false";
defparam \encip~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y36_N8
cycloneive_io_ibuf \clkn~input (
	.i(clkn),
	.ibar(gnd),
	.o(\clkn~input_o ));
// synopsys translate_off
defparam \clkn~input .bus_hold = "false";
defparam \clkn~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X1_Y36_N28
cycloneive_lcell_comb inst185(
// Equation(s):
// \inst185~combout  = LCELL((\encip~input_o  & \clkn~input_o ))

	.dataa(gnd),
	.datab(gnd),
	.datac(\encip~input_o ),
	.datad(\clkn~input_o ),
	.cin(gnd),
	.combout(\inst185~combout ),
	.cout());
// synopsys translate_off
defparam inst185.lut_mask = 16'hF000;
defparam inst185.sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G3
cycloneive_clkctrl \inst185~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\inst185~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\inst185~clkctrl_outclk ));
// synopsys translate_off
defparam \inst185~clkctrl .clock_type = "global clock";
defparam \inst185~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X36_Y40_N22
cycloneive_lcell_comb inst289(
// Equation(s):
// \inst289~combout  = \inst170~q  $ (\inst295|1~0_combout )

	.dataa(\inst170~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst295|1~0_combout ),
	.cin(gnd),
	.combout(\inst289~combout ),
	.cout());
// synopsys translate_off
defparam inst289.lut_mask = 16'h55AA;
defparam inst289.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y40_N8
cycloneive_lcell_comb \inst93_rtl_0|auto_generated|cntr1|counter_comb_bita0 (
// Equation(s):
// \inst93_rtl_0|auto_generated|cntr1|counter_comb_bita0~combout  = \inst93_rtl_0|auto_generated|cntr1|counter_reg_bit [0] $ (VCC)
// \inst93_rtl_0|auto_generated|cntr1|counter_comb_bita0~COUT  = CARRY(\inst93_rtl_0|auto_generated|cntr1|counter_reg_bit [0])

	.dataa(gnd),
	.datab(\inst93_rtl_0|auto_generated|cntr1|counter_reg_bit [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst93_rtl_0|auto_generated|cntr1|counter_comb_bita0~combout ),
	.cout(\inst93_rtl_0|auto_generated|cntr1|counter_comb_bita0~COUT ));
// synopsys translate_off
defparam \inst93_rtl_0|auto_generated|cntr1|counter_comb_bita0 .lut_mask = 16'h33CC;
defparam \inst93_rtl_0|auto_generated|cntr1|counter_comb_bita0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y40_N10
cycloneive_lcell_comb \inst93_rtl_0|auto_generated|cntr1|counter_comb_bita1 (
// Equation(s):
// \inst93_rtl_0|auto_generated|cntr1|counter_comb_bita1~combout  = (\inst93_rtl_0|auto_generated|cntr1|counter_reg_bit [1] & (!\inst93_rtl_0|auto_generated|cntr1|counter_comb_bita0~COUT )) # (!\inst93_rtl_0|auto_generated|cntr1|counter_reg_bit [1] & 
// ((\inst93_rtl_0|auto_generated|cntr1|counter_comb_bita0~COUT ) # (GND)))
// \inst93_rtl_0|auto_generated|cntr1|counter_comb_bita1~COUT  = CARRY((!\inst93_rtl_0|auto_generated|cntr1|counter_comb_bita0~COUT ) # (!\inst93_rtl_0|auto_generated|cntr1|counter_reg_bit [1]))

	.dataa(\inst93_rtl_0|auto_generated|cntr1|counter_reg_bit [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst93_rtl_0|auto_generated|cntr1|counter_comb_bita0~COUT ),
	.combout(\inst93_rtl_0|auto_generated|cntr1|counter_comb_bita1~combout ),
	.cout(\inst93_rtl_0|auto_generated|cntr1|counter_comb_bita1~COUT ));
// synopsys translate_off
defparam \inst93_rtl_0|auto_generated|cntr1|counter_comb_bita1 .lut_mask = 16'h5A5F;
defparam \inst93_rtl_0|auto_generated|cntr1|counter_comb_bita1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y40_N26
cycloneive_lcell_comb \inst93_rtl_0|auto_generated|cntr1|counter_reg_bit[1]~1 (
// Equation(s):
// \inst93_rtl_0|auto_generated|cntr1|counter_reg_bit[1]~1_combout  = (!\inst93_rtl_0|auto_generated|cntr1|counter_comb_bita6~0_combout  & (\inst93_rtl_0|auto_generated|cntr1|counter_comb_bita1~combout  & 
// ((!\inst93_rtl_0|auto_generated|cntr1|cmpr4|aneb_result_wire[0]~1_combout ) # (!\inst93_rtl_0|auto_generated|cntr1|cmpr4|aneb_result_wire[0]~0_combout ))))

	.dataa(\inst93_rtl_0|auto_generated|cntr1|cmpr4|aneb_result_wire[0]~0_combout ),
	.datab(\inst93_rtl_0|auto_generated|cntr1|cmpr4|aneb_result_wire[0]~1_combout ),
	.datac(\inst93_rtl_0|auto_generated|cntr1|counter_comb_bita6~0_combout ),
	.datad(\inst93_rtl_0|auto_generated|cntr1|counter_comb_bita1~combout ),
	.cin(gnd),
	.combout(\inst93_rtl_0|auto_generated|cntr1|counter_reg_bit[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst93_rtl_0|auto_generated|cntr1|counter_reg_bit[1]~1 .lut_mask = 16'h0700;
defparam \inst93_rtl_0|auto_generated|cntr1|counter_reg_bit[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y40_N27
dffeas \inst93_rtl_0|auto_generated|cntr1|counter_reg_bit[1] (
	.clk(\inst185~clkctrl_outclk ),
	.d(\inst93_rtl_0|auto_generated|cntr1|counter_reg_bit[1]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst93_rtl_0|auto_generated|cntr1|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst93_rtl_0|auto_generated|cntr1|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \inst93_rtl_0|auto_generated|cntr1|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y40_N12
cycloneive_lcell_comb \inst93_rtl_0|auto_generated|cntr1|counter_comb_bita2 (
// Equation(s):
// \inst93_rtl_0|auto_generated|cntr1|counter_comb_bita2~combout  = (\inst93_rtl_0|auto_generated|cntr1|counter_reg_bit [2] & (\inst93_rtl_0|auto_generated|cntr1|counter_comb_bita1~COUT  $ (GND))) # (!\inst93_rtl_0|auto_generated|cntr1|counter_reg_bit [2] & 
// (!\inst93_rtl_0|auto_generated|cntr1|counter_comb_bita1~COUT  & VCC))
// \inst93_rtl_0|auto_generated|cntr1|counter_comb_bita2~COUT  = CARRY((\inst93_rtl_0|auto_generated|cntr1|counter_reg_bit [2] & !\inst93_rtl_0|auto_generated|cntr1|counter_comb_bita1~COUT ))

	.dataa(gnd),
	.datab(\inst93_rtl_0|auto_generated|cntr1|counter_reg_bit [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst93_rtl_0|auto_generated|cntr1|counter_comb_bita1~COUT ),
	.combout(\inst93_rtl_0|auto_generated|cntr1|counter_comb_bita2~combout ),
	.cout(\inst93_rtl_0|auto_generated|cntr1|counter_comb_bita2~COUT ));
// synopsys translate_off
defparam \inst93_rtl_0|auto_generated|cntr1|counter_comb_bita2 .lut_mask = 16'hC30C;
defparam \inst93_rtl_0|auto_generated|cntr1|counter_comb_bita2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y40_N14
cycloneive_lcell_comb \inst93_rtl_0|auto_generated|cntr1|counter_comb_bita3 (
// Equation(s):
// \inst93_rtl_0|auto_generated|cntr1|counter_comb_bita3~combout  = (\inst93_rtl_0|auto_generated|cntr1|counter_reg_bit [3] & (!\inst93_rtl_0|auto_generated|cntr1|counter_comb_bita2~COUT )) # (!\inst93_rtl_0|auto_generated|cntr1|counter_reg_bit [3] & 
// ((\inst93_rtl_0|auto_generated|cntr1|counter_comb_bita2~COUT ) # (GND)))
// \inst93_rtl_0|auto_generated|cntr1|counter_comb_bita3~COUT  = CARRY((!\inst93_rtl_0|auto_generated|cntr1|counter_comb_bita2~COUT ) # (!\inst93_rtl_0|auto_generated|cntr1|counter_reg_bit [3]))

	.dataa(gnd),
	.datab(\inst93_rtl_0|auto_generated|cntr1|counter_reg_bit [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst93_rtl_0|auto_generated|cntr1|counter_comb_bita2~COUT ),
	.combout(\inst93_rtl_0|auto_generated|cntr1|counter_comb_bita3~combout ),
	.cout(\inst93_rtl_0|auto_generated|cntr1|counter_comb_bita3~COUT ));
// synopsys translate_off
defparam \inst93_rtl_0|auto_generated|cntr1|counter_comb_bita3 .lut_mask = 16'h3C3F;
defparam \inst93_rtl_0|auto_generated|cntr1|counter_comb_bita3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y40_N2
cycloneive_lcell_comb \inst93_rtl_0|auto_generated|cntr1|counter_reg_bit[3]~3 (
// Equation(s):
// \inst93_rtl_0|auto_generated|cntr1|counter_reg_bit[3]~3_combout  = (\inst93_rtl_0|auto_generated|cntr1|counter_comb_bita3~combout  & (!\inst93_rtl_0|auto_generated|cntr1|counter_comb_bita6~0_combout  & 
// ((!\inst93_rtl_0|auto_generated|cntr1|cmpr4|aneb_result_wire[0]~1_combout ) # (!\inst93_rtl_0|auto_generated|cntr1|cmpr4|aneb_result_wire[0]~0_combout ))))

	.dataa(\inst93_rtl_0|auto_generated|cntr1|cmpr4|aneb_result_wire[0]~0_combout ),
	.datab(\inst93_rtl_0|auto_generated|cntr1|counter_comb_bita3~combout ),
	.datac(\inst93_rtl_0|auto_generated|cntr1|counter_comb_bita6~0_combout ),
	.datad(\inst93_rtl_0|auto_generated|cntr1|cmpr4|aneb_result_wire[0]~1_combout ),
	.cin(gnd),
	.combout(\inst93_rtl_0|auto_generated|cntr1|counter_reg_bit[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst93_rtl_0|auto_generated|cntr1|counter_reg_bit[3]~3 .lut_mask = 16'h040C;
defparam \inst93_rtl_0|auto_generated|cntr1|counter_reg_bit[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y40_N3
dffeas \inst93_rtl_0|auto_generated|cntr1|counter_reg_bit[3] (
	.clk(\inst185~clkctrl_outclk ),
	.d(\inst93_rtl_0|auto_generated|cntr1|counter_reg_bit[3]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst93_rtl_0|auto_generated|cntr1|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst93_rtl_0|auto_generated|cntr1|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \inst93_rtl_0|auto_generated|cntr1|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y40_N16
cycloneive_lcell_comb \inst93_rtl_0|auto_generated|cntr1|counter_comb_bita4 (
// Equation(s):
// \inst93_rtl_0|auto_generated|cntr1|counter_comb_bita4~combout  = (\inst93_rtl_0|auto_generated|cntr1|counter_reg_bit [4] & (\inst93_rtl_0|auto_generated|cntr1|counter_comb_bita3~COUT  $ (GND))) # (!\inst93_rtl_0|auto_generated|cntr1|counter_reg_bit [4] & 
// (!\inst93_rtl_0|auto_generated|cntr1|counter_comb_bita3~COUT  & VCC))
// \inst93_rtl_0|auto_generated|cntr1|counter_comb_bita4~COUT  = CARRY((\inst93_rtl_0|auto_generated|cntr1|counter_reg_bit [4] & !\inst93_rtl_0|auto_generated|cntr1|counter_comb_bita3~COUT ))

	.dataa(gnd),
	.datab(\inst93_rtl_0|auto_generated|cntr1|counter_reg_bit [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst93_rtl_0|auto_generated|cntr1|counter_comb_bita3~COUT ),
	.combout(\inst93_rtl_0|auto_generated|cntr1|counter_comb_bita4~combout ),
	.cout(\inst93_rtl_0|auto_generated|cntr1|counter_comb_bita4~COUT ));
// synopsys translate_off
defparam \inst93_rtl_0|auto_generated|cntr1|counter_comb_bita4 .lut_mask = 16'hC30C;
defparam \inst93_rtl_0|auto_generated|cntr1|counter_comb_bita4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y40_N4
cycloneive_lcell_comb \inst93_rtl_0|auto_generated|cntr1|counter_reg_bit[4]~4 (
// Equation(s):
// \inst93_rtl_0|auto_generated|cntr1|counter_reg_bit[4]~4_combout  = (!\inst93_rtl_0|auto_generated|cntr1|counter_comb_bita6~0_combout  & (\inst93_rtl_0|auto_generated|cntr1|counter_comb_bita4~combout  & 
// ((!\inst93_rtl_0|auto_generated|cntr1|cmpr4|aneb_result_wire[0]~1_combout ) # (!\inst93_rtl_0|auto_generated|cntr1|cmpr4|aneb_result_wire[0]~0_combout ))))

	.dataa(\inst93_rtl_0|auto_generated|cntr1|cmpr4|aneb_result_wire[0]~0_combout ),
	.datab(\inst93_rtl_0|auto_generated|cntr1|cmpr4|aneb_result_wire[0]~1_combout ),
	.datac(\inst93_rtl_0|auto_generated|cntr1|counter_comb_bita6~0_combout ),
	.datad(\inst93_rtl_0|auto_generated|cntr1|counter_comb_bita4~combout ),
	.cin(gnd),
	.combout(\inst93_rtl_0|auto_generated|cntr1|counter_reg_bit[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst93_rtl_0|auto_generated|cntr1|counter_reg_bit[4]~4 .lut_mask = 16'h0700;
defparam \inst93_rtl_0|auto_generated|cntr1|counter_reg_bit[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y40_N5
dffeas \inst93_rtl_0|auto_generated|cntr1|counter_reg_bit[4] (
	.clk(\inst185~clkctrl_outclk ),
	.d(\inst93_rtl_0|auto_generated|cntr1|counter_reg_bit[4]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst93_rtl_0|auto_generated|cntr1|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst93_rtl_0|auto_generated|cntr1|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \inst93_rtl_0|auto_generated|cntr1|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y40_N18
cycloneive_lcell_comb \inst93_rtl_0|auto_generated|cntr1|counter_comb_bita5 (
// Equation(s):
// \inst93_rtl_0|auto_generated|cntr1|counter_comb_bita5~combout  = (\inst93_rtl_0|auto_generated|cntr1|counter_reg_bit [5] & (!\inst93_rtl_0|auto_generated|cntr1|counter_comb_bita4~COUT )) # (!\inst93_rtl_0|auto_generated|cntr1|counter_reg_bit [5] & 
// ((\inst93_rtl_0|auto_generated|cntr1|counter_comb_bita4~COUT ) # (GND)))
// \inst93_rtl_0|auto_generated|cntr1|counter_comb_bita5~COUT  = CARRY((!\inst93_rtl_0|auto_generated|cntr1|counter_comb_bita4~COUT ) # (!\inst93_rtl_0|auto_generated|cntr1|counter_reg_bit [5]))

	.dataa(\inst93_rtl_0|auto_generated|cntr1|counter_reg_bit [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst93_rtl_0|auto_generated|cntr1|counter_comb_bita4~COUT ),
	.combout(\inst93_rtl_0|auto_generated|cntr1|counter_comb_bita5~combout ),
	.cout(\inst93_rtl_0|auto_generated|cntr1|counter_comb_bita5~COUT ));
// synopsys translate_off
defparam \inst93_rtl_0|auto_generated|cntr1|counter_comb_bita5 .lut_mask = 16'h5A5F;
defparam \inst93_rtl_0|auto_generated|cntr1|counter_comb_bita5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y40_N20
cycloneive_lcell_comb \inst93_rtl_0|auto_generated|cntr1|counter_comb_bita6 (
// Equation(s):
// \inst93_rtl_0|auto_generated|cntr1|counter_comb_bita6~combout  = (\inst93_rtl_0|auto_generated|cntr1|counter_reg_bit [6] & (\inst93_rtl_0|auto_generated|cntr1|counter_comb_bita5~COUT  $ (GND))) # (!\inst93_rtl_0|auto_generated|cntr1|counter_reg_bit [6] & 
// (!\inst93_rtl_0|auto_generated|cntr1|counter_comb_bita5~COUT  & VCC))
// \inst93_rtl_0|auto_generated|cntr1|counter_comb_bita6~COUT  = CARRY((\inst93_rtl_0|auto_generated|cntr1|counter_reg_bit [6] & !\inst93_rtl_0|auto_generated|cntr1|counter_comb_bita5~COUT ))

	.dataa(gnd),
	.datab(\inst93_rtl_0|auto_generated|cntr1|counter_reg_bit [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst93_rtl_0|auto_generated|cntr1|counter_comb_bita5~COUT ),
	.combout(\inst93_rtl_0|auto_generated|cntr1|counter_comb_bita6~combout ),
	.cout(\inst93_rtl_0|auto_generated|cntr1|counter_comb_bita6~COUT ));
// synopsys translate_off
defparam \inst93_rtl_0|auto_generated|cntr1|counter_comb_bita6 .lut_mask = 16'hC30C;
defparam \inst93_rtl_0|auto_generated|cntr1|counter_comb_bita6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y40_N28
cycloneive_lcell_comb \inst93_rtl_0|auto_generated|cntr1|counter_reg_bit[6]~6 (
// Equation(s):
// \inst93_rtl_0|auto_generated|cntr1|counter_reg_bit[6]~6_combout  = (!\inst93_rtl_0|auto_generated|cntr1|counter_comb_bita6~0_combout  & (\inst93_rtl_0|auto_generated|cntr1|counter_comb_bita6~combout  & 
// ((!\inst93_rtl_0|auto_generated|cntr1|cmpr4|aneb_result_wire[0]~1_combout ) # (!\inst93_rtl_0|auto_generated|cntr1|cmpr4|aneb_result_wire[0]~0_combout ))))

	.dataa(\inst93_rtl_0|auto_generated|cntr1|cmpr4|aneb_result_wire[0]~0_combout ),
	.datab(\inst93_rtl_0|auto_generated|cntr1|cmpr4|aneb_result_wire[0]~1_combout ),
	.datac(\inst93_rtl_0|auto_generated|cntr1|counter_comb_bita6~0_combout ),
	.datad(\inst93_rtl_0|auto_generated|cntr1|counter_comb_bita6~combout ),
	.cin(gnd),
	.combout(\inst93_rtl_0|auto_generated|cntr1|counter_reg_bit[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst93_rtl_0|auto_generated|cntr1|counter_reg_bit[6]~6 .lut_mask = 16'h0700;
defparam \inst93_rtl_0|auto_generated|cntr1|counter_reg_bit[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y40_N29
dffeas \inst93_rtl_0|auto_generated|cntr1|counter_reg_bit[6] (
	.clk(\inst185~clkctrl_outclk ),
	.d(\inst93_rtl_0|auto_generated|cntr1|counter_reg_bit[6]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst93_rtl_0|auto_generated|cntr1|counter_reg_bit [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst93_rtl_0|auto_generated|cntr1|counter_reg_bit[6] .is_wysiwyg = "true";
defparam \inst93_rtl_0|auto_generated|cntr1|counter_reg_bit[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y40_N22
cycloneive_lcell_comb \inst93_rtl_0|auto_generated|cntr1|counter_comb_bita6~0 (
// Equation(s):
// \inst93_rtl_0|auto_generated|cntr1|counter_comb_bita6~0_combout  = \inst93_rtl_0|auto_generated|cntr1|counter_comb_bita6~COUT 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\inst93_rtl_0|auto_generated|cntr1|counter_comb_bita6~COUT ),
	.combout(\inst93_rtl_0|auto_generated|cntr1|counter_comb_bita6~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst93_rtl_0|auto_generated|cntr1|counter_comb_bita6~0 .lut_mask = 16'hF0F0;
defparam \inst93_rtl_0|auto_generated|cntr1|counter_comb_bita6~0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y40_N24
cycloneive_lcell_comb \inst93_rtl_0|auto_generated|cntr1|counter_reg_bit[2]~2 (
// Equation(s):
// \inst93_rtl_0|auto_generated|cntr1|counter_reg_bit[2]~2_combout  = (!\inst93_rtl_0|auto_generated|cntr1|counter_comb_bita6~0_combout  & (\inst93_rtl_0|auto_generated|cntr1|counter_comb_bita2~combout  & 
// ((!\inst93_rtl_0|auto_generated|cntr1|cmpr4|aneb_result_wire[0]~1_combout ) # (!\inst93_rtl_0|auto_generated|cntr1|cmpr4|aneb_result_wire[0]~0_combout ))))

	.dataa(\inst93_rtl_0|auto_generated|cntr1|cmpr4|aneb_result_wire[0]~0_combout ),
	.datab(\inst93_rtl_0|auto_generated|cntr1|cmpr4|aneb_result_wire[0]~1_combout ),
	.datac(\inst93_rtl_0|auto_generated|cntr1|counter_comb_bita6~0_combout ),
	.datad(\inst93_rtl_0|auto_generated|cntr1|counter_comb_bita2~combout ),
	.cin(gnd),
	.combout(\inst93_rtl_0|auto_generated|cntr1|counter_reg_bit[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst93_rtl_0|auto_generated|cntr1|counter_reg_bit[2]~2 .lut_mask = 16'h0700;
defparam \inst93_rtl_0|auto_generated|cntr1|counter_reg_bit[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y40_N25
dffeas \inst93_rtl_0|auto_generated|cntr1|counter_reg_bit[2] (
	.clk(\inst185~clkctrl_outclk ),
	.d(\inst93_rtl_0|auto_generated|cntr1|counter_reg_bit[2]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst93_rtl_0|auto_generated|cntr1|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst93_rtl_0|auto_generated|cntr1|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \inst93_rtl_0|auto_generated|cntr1|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y40_N24
cycloneive_lcell_comb \inst93_rtl_0|auto_generated|cntr1|cmpr4|aneb_result_wire[0]~1 (
// Equation(s):
// \inst93_rtl_0|auto_generated|cntr1|cmpr4|aneb_result_wire[0]~1_combout  = (!\inst93_rtl_0|auto_generated|cntr1|counter_reg_bit [0] & (!\inst93_rtl_0|auto_generated|cntr1|counter_reg_bit [2] & \inst93_rtl_0|auto_generated|cntr1|counter_reg_bit [1]))

	.dataa(\inst93_rtl_0|auto_generated|cntr1|counter_reg_bit [0]),
	.datab(\inst93_rtl_0|auto_generated|cntr1|counter_reg_bit [2]),
	.datac(\inst93_rtl_0|auto_generated|cntr1|counter_reg_bit [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst93_rtl_0|auto_generated|cntr1|cmpr4|aneb_result_wire[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst93_rtl_0|auto_generated|cntr1|cmpr4|aneb_result_wire[0]~1 .lut_mask = 16'h1010;
defparam \inst93_rtl_0|auto_generated|cntr1|cmpr4|aneb_result_wire[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y40_N6
cycloneive_lcell_comb \inst93_rtl_0|auto_generated|cntr1|counter_reg_bit[5]~5 (
// Equation(s):
// \inst93_rtl_0|auto_generated|cntr1|counter_reg_bit[5]~5_combout  = (!\inst93_rtl_0|auto_generated|cntr1|counter_comb_bita6~0_combout  & (\inst93_rtl_0|auto_generated|cntr1|counter_comb_bita5~combout  & 
// ((!\inst93_rtl_0|auto_generated|cntr1|cmpr4|aneb_result_wire[0]~1_combout ) # (!\inst93_rtl_0|auto_generated|cntr1|cmpr4|aneb_result_wire[0]~0_combout ))))

	.dataa(\inst93_rtl_0|auto_generated|cntr1|cmpr4|aneb_result_wire[0]~0_combout ),
	.datab(\inst93_rtl_0|auto_generated|cntr1|cmpr4|aneb_result_wire[0]~1_combout ),
	.datac(\inst93_rtl_0|auto_generated|cntr1|counter_comb_bita6~0_combout ),
	.datad(\inst93_rtl_0|auto_generated|cntr1|counter_comb_bita5~combout ),
	.cin(gnd),
	.combout(\inst93_rtl_0|auto_generated|cntr1|counter_reg_bit[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst93_rtl_0|auto_generated|cntr1|counter_reg_bit[5]~5 .lut_mask = 16'h0700;
defparam \inst93_rtl_0|auto_generated|cntr1|counter_reg_bit[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y40_N7
dffeas \inst93_rtl_0|auto_generated|cntr1|counter_reg_bit[5] (
	.clk(\inst185~clkctrl_outclk ),
	.d(\inst93_rtl_0|auto_generated|cntr1|counter_reg_bit[5]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst93_rtl_0|auto_generated|cntr1|counter_reg_bit [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst93_rtl_0|auto_generated|cntr1|counter_reg_bit[5] .is_wysiwyg = "true";
defparam \inst93_rtl_0|auto_generated|cntr1|counter_reg_bit[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y40_N30
cycloneive_lcell_comb \inst93_rtl_0|auto_generated|cntr1|cmpr4|aneb_result_wire[0]~0 (
// Equation(s):
// \inst93_rtl_0|auto_generated|cntr1|cmpr4|aneb_result_wire[0]~0_combout  = (!\inst93_rtl_0|auto_generated|cntr1|counter_reg_bit [5] & (!\inst93_rtl_0|auto_generated|cntr1|counter_reg_bit [3] & (!\inst93_rtl_0|auto_generated|cntr1|counter_reg_bit [4] & 
// \inst93_rtl_0|auto_generated|cntr1|counter_reg_bit [6])))

	.dataa(\inst93_rtl_0|auto_generated|cntr1|counter_reg_bit [5]),
	.datab(\inst93_rtl_0|auto_generated|cntr1|counter_reg_bit [3]),
	.datac(\inst93_rtl_0|auto_generated|cntr1|counter_reg_bit [4]),
	.datad(\inst93_rtl_0|auto_generated|cntr1|counter_reg_bit [6]),
	.cin(gnd),
	.combout(\inst93_rtl_0|auto_generated|cntr1|cmpr4|aneb_result_wire[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst93_rtl_0|auto_generated|cntr1|cmpr4|aneb_result_wire[0]~0 .lut_mask = 16'h0100;
defparam \inst93_rtl_0|auto_generated|cntr1|cmpr4|aneb_result_wire[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y40_N0
cycloneive_lcell_comb \inst93_rtl_0|auto_generated|cntr1|counter_reg_bit[0]~0 (
// Equation(s):
// \inst93_rtl_0|auto_generated|cntr1|counter_reg_bit[0]~0_combout  = (\inst93_rtl_0|auto_generated|cntr1|counter_comb_bita0~combout  & (!\inst93_rtl_0|auto_generated|cntr1|counter_comb_bita6~0_combout  & 
// ((!\inst93_rtl_0|auto_generated|cntr1|cmpr4|aneb_result_wire[0]~1_combout ) # (!\inst93_rtl_0|auto_generated|cntr1|cmpr4|aneb_result_wire[0]~0_combout ))))

	.dataa(\inst93_rtl_0|auto_generated|cntr1|cmpr4|aneb_result_wire[0]~0_combout ),
	.datab(\inst93_rtl_0|auto_generated|cntr1|counter_comb_bita0~combout ),
	.datac(\inst93_rtl_0|auto_generated|cntr1|counter_comb_bita6~0_combout ),
	.datad(\inst93_rtl_0|auto_generated|cntr1|cmpr4|aneb_result_wire[0]~1_combout ),
	.cin(gnd),
	.combout(\inst93_rtl_0|auto_generated|cntr1|counter_reg_bit[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst93_rtl_0|auto_generated|cntr1|counter_reg_bit[0]~0 .lut_mask = 16'h040C;
defparam \inst93_rtl_0|auto_generated|cntr1|counter_reg_bit[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y40_N1
dffeas \inst93_rtl_0|auto_generated|cntr1|counter_reg_bit[0] (
	.clk(\inst185~clkctrl_outclk ),
	.d(\inst93_rtl_0|auto_generated|cntr1|counter_reg_bit[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst93_rtl_0|auto_generated|cntr1|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst93_rtl_0|auto_generated|cntr1|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \inst93_rtl_0|auto_generated|cntr1|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: M9K_X37_Y40_N0
cycloneive_ram_block \inst93_rtl_0|auto_generated|altsyncram2|ram_block3a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst185~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\inst289~combout }),
	.portaaddr({\inst93_rtl_0|auto_generated|cntr1|counter_reg_bit [6],\inst93_rtl_0|auto_generated|cntr1|counter_reg_bit [5],\inst93_rtl_0|auto_generated|cntr1|counter_reg_bit [4],\inst93_rtl_0|auto_generated|cntr1|counter_reg_bit [3],\inst93_rtl_0|auto_generated|cntr1|counter_reg_bit [2],
\inst93_rtl_0|auto_generated|cntr1|counter_reg_bit [1],\inst93_rtl_0|auto_generated|cntr1|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(36'b000000000000000000000000000000000000),
	.portbaddr({\inst93_rtl_0|auto_generated|cntr1|counter_reg_bit [6],\inst93_rtl_0|auto_generated|cntr1|counter_reg_bit [5],\inst93_rtl_0|auto_generated|cntr1|counter_reg_bit [4],\inst93_rtl_0|auto_generated|cntr1|counter_reg_bit [3],\inst93_rtl_0|auto_generated|cntr1|counter_reg_bit [2],
\inst93_rtl_0|auto_generated|cntr1|counter_reg_bit [1],\inst93_rtl_0|auto_generated|cntr1|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst93_rtl_0|auto_generated|altsyncram2|ram_block3a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst93_rtl_0|auto_generated|altsyncram2|ram_block3a0 .data_interleave_offset_in_bits = 1;
defparam \inst93_rtl_0|auto_generated|altsyncram2|ram_block3a0 .data_interleave_width_in_bits = 1;
defparam \inst93_rtl_0|auto_generated|altsyncram2|ram_block3a0 .logical_ram_name = "altshift_taps:inst93_rtl_0|shift_taps_i6m:auto_generated|altsyncram_ke81:altsyncram2|ALTSYNCRAM";
defparam \inst93_rtl_0|auto_generated|altsyncram2|ram_block3a0 .mixed_port_feed_through_mode = "old";
defparam \inst93_rtl_0|auto_generated|altsyncram2|ram_block3a0 .operation_mode = "dual_port";
defparam \inst93_rtl_0|auto_generated|altsyncram2|ram_block3a0 .port_a_address_clear = "none";
defparam \inst93_rtl_0|auto_generated|altsyncram2|ram_block3a0 .port_a_address_width = 7;
defparam \inst93_rtl_0|auto_generated|altsyncram2|ram_block3a0 .port_a_byte_enable_clock = "none";
defparam \inst93_rtl_0|auto_generated|altsyncram2|ram_block3a0 .port_a_data_out_clear = "none";
defparam \inst93_rtl_0|auto_generated|altsyncram2|ram_block3a0 .port_a_data_out_clock = "none";
defparam \inst93_rtl_0|auto_generated|altsyncram2|ram_block3a0 .port_a_data_width = 36;
defparam \inst93_rtl_0|auto_generated|altsyncram2|ram_block3a0 .port_a_first_address = 0;
defparam \inst93_rtl_0|auto_generated|altsyncram2|ram_block3a0 .port_a_first_bit_number = 0;
defparam \inst93_rtl_0|auto_generated|altsyncram2|ram_block3a0 .port_a_last_address = 127;
defparam \inst93_rtl_0|auto_generated|altsyncram2|ram_block3a0 .port_a_logical_ram_depth = 67;
defparam \inst93_rtl_0|auto_generated|altsyncram2|ram_block3a0 .port_a_logical_ram_width = 1;
defparam \inst93_rtl_0|auto_generated|altsyncram2|ram_block3a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst93_rtl_0|auto_generated|altsyncram2|ram_block3a0 .port_b_address_clear = "none";
defparam \inst93_rtl_0|auto_generated|altsyncram2|ram_block3a0 .port_b_address_clock = "clock0";
defparam \inst93_rtl_0|auto_generated|altsyncram2|ram_block3a0 .port_b_address_width = 7;
defparam \inst93_rtl_0|auto_generated|altsyncram2|ram_block3a0 .port_b_data_out_clear = "none";
defparam \inst93_rtl_0|auto_generated|altsyncram2|ram_block3a0 .port_b_data_out_clock = "clock0";
defparam \inst93_rtl_0|auto_generated|altsyncram2|ram_block3a0 .port_b_data_width = 36;
defparam \inst93_rtl_0|auto_generated|altsyncram2|ram_block3a0 .port_b_first_address = 0;
defparam \inst93_rtl_0|auto_generated|altsyncram2|ram_block3a0 .port_b_first_bit_number = 0;
defparam \inst93_rtl_0|auto_generated|altsyncram2|ram_block3a0 .port_b_last_address = 127;
defparam \inst93_rtl_0|auto_generated|altsyncram2|ram_block3a0 .port_b_logical_ram_depth = 67;
defparam \inst93_rtl_0|auto_generated|altsyncram2|ram_block3a0 .port_b_logical_ram_width = 1;
defparam \inst93_rtl_0|auto_generated|altsyncram2|ram_block3a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst93_rtl_0|auto_generated|altsyncram2|ram_block3a0 .port_b_read_enable_clock = "clock0";
defparam \inst93_rtl_0|auto_generated|altsyncram2|ram_block3a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X36_Y40_N2
cycloneive_lcell_comb \inst162~feeder (
// Equation(s):
// \inst162~feeder_combout  = \inst93_rtl_0|auto_generated|altsyncram2|ram_block3a0~portbdataout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst93_rtl_0|auto_generated|altsyncram2|ram_block3a0~portbdataout ),
	.cin(gnd),
	.combout(\inst162~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst162~feeder .lut_mask = 16'hFF00;
defparam \inst162~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y40_N3
dffeas inst162(
	.clk(\inst185~clkctrl_outclk ),
	.d(\inst162~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst162~q ),
	.prn(vcc));
// synopsys translate_off
defparam inst162.is_wysiwyg = "true";
defparam inst162.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y40_N16
cycloneive_lcell_comb \inst163~feeder (
// Equation(s):
// \inst163~feeder_combout  = \inst162~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst162~q ),
	.cin(gnd),
	.combout(\inst163~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst163~feeder .lut_mask = 16'hFF00;
defparam \inst163~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y40_N17
dffeas inst163(
	.clk(\inst185~clkctrl_outclk ),
	.d(\inst163~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst163~q ),
	.prn(vcc));
// synopsys translate_off
defparam inst163.is_wysiwyg = "true";
defparam inst163.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y40_N12
cycloneive_lcell_comb \inst164~feeder (
// Equation(s):
// \inst164~feeder_combout  = \inst163~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst163~q ),
	.cin(gnd),
	.combout(\inst164~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst164~feeder .lut_mask = 16'hFF00;
defparam \inst164~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y40_N13
dffeas inst164(
	.clk(\inst185~clkctrl_outclk ),
	.d(\inst164~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst164~q ),
	.prn(vcc));
// synopsys translate_off
defparam inst164.is_wysiwyg = "true";
defparam inst164.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y40_N10
cycloneive_lcell_comb \inst165~feeder (
// Equation(s):
// \inst165~feeder_combout  = \inst164~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst164~q ),
	.cin(gnd),
	.combout(\inst165~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst165~feeder .lut_mask = 16'hFF00;
defparam \inst165~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y40_N11
dffeas inst165(
	.clk(\inst185~clkctrl_outclk ),
	.d(\inst165~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst165~q ),
	.prn(vcc));
// synopsys translate_off
defparam inst165.is_wysiwyg = "true";
defparam inst165.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y40_N4
cycloneive_lcell_comb \inst166~feeder (
// Equation(s):
// \inst166~feeder_combout  = \inst165~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst165~q ),
	.cin(gnd),
	.combout(\inst166~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst166~feeder .lut_mask = 16'hFF00;
defparam \inst166~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y40_N5
dffeas inst166(
	.clk(\inst185~clkctrl_outclk ),
	.d(\inst166~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst166~q ),
	.prn(vcc));
// synopsys translate_off
defparam inst166.is_wysiwyg = "true";
defparam inst166.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y40_N2
cycloneive_lcell_comb \inst167~feeder (
// Equation(s):
// \inst167~feeder_combout  = \inst166~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst166~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst167~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst167~feeder .lut_mask = 16'hF0F0;
defparam \inst167~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y40_N3
dffeas inst167(
	.clk(\inst185~clkctrl_outclk ),
	.d(\inst167~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst167~q ),
	.prn(vcc));
// synopsys translate_off
defparam inst167.is_wysiwyg = "true";
defparam inst167.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y40_N28
cycloneive_lcell_comb \inst168~feeder (
// Equation(s):
// \inst168~feeder_combout  = \inst167~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst167~q ),
	.cin(gnd),
	.combout(\inst168~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst168~feeder .lut_mask = 16'hFF00;
defparam \inst168~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y40_N29
dffeas inst168(
	.clk(\inst185~clkctrl_outclk ),
	.d(\inst168~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst168~q ),
	.prn(vcc));
// synopsys translate_off
defparam inst168.is_wysiwyg = "true";
defparam inst168.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y40_N18
cycloneive_lcell_comb \inst169~feeder (
// Equation(s):
// \inst169~feeder_combout  = \inst168~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst168~q ),
	.cin(gnd),
	.combout(\inst169~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst169~feeder .lut_mask = 16'hFF00;
defparam \inst169~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y40_N19
dffeas inst169(
	.clk(\inst185~clkctrl_outclk ),
	.d(\inst169~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst169~q ),
	.prn(vcc));
// synopsys translate_off
defparam inst169.is_wysiwyg = "true";
defparam inst169.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y40_N16
cycloneive_lcell_comb \inst170~feeder (
// Equation(s):
// \inst170~feeder_combout  = \inst169~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst169~q ),
	.cin(gnd),
	.combout(\inst170~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst170~feeder .lut_mask = 16'hFF00;
defparam \inst170~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y40_N17
dffeas inst170(
	.clk(\inst185~clkctrl_outclk ),
	.d(\inst170~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst170~q ),
	.prn(vcc));
// synopsys translate_off
defparam inst170.is_wysiwyg = "true";
defparam inst170.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y40_N24
cycloneive_lcell_comb \inst171~feeder (
// Equation(s):
// \inst171~feeder_combout  = \inst170~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst170~q ),
	.cin(gnd),
	.combout(\inst171~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst171~feeder .lut_mask = 16'hFF00;
defparam \inst171~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y40_N25
dffeas inst171(
	.clk(\inst185~clkctrl_outclk ),
	.d(\inst171~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst171~q ),
	.prn(vcc));
// synopsys translate_off
defparam inst171.is_wysiwyg = "true";
defparam inst171.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y40_N14
cycloneive_lcell_comb \inst172~feeder (
// Equation(s):
// \inst172~feeder_combout  = \inst171~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst171~q ),
	.cin(gnd),
	.combout(\inst172~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst172~feeder .lut_mask = 16'hFF00;
defparam \inst172~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y40_N15
dffeas inst172(
	.clk(\inst185~clkctrl_outclk ),
	.d(\inst172~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst172~q ),
	.prn(vcc));
// synopsys translate_off
defparam inst172.is_wysiwyg = "true";
defparam inst172.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y40_N18
cycloneive_lcell_comb \inst173~feeder (
// Equation(s):
// \inst173~feeder_combout  = \inst172~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst172~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst173~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst173~feeder .lut_mask = 16'hF0F0;
defparam \inst173~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y40_N19
dffeas inst173(
	.clk(\inst185~clkctrl_outclk ),
	.d(\inst173~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst173~q ),
	.prn(vcc));
// synopsys translate_off
defparam inst173.is_wysiwyg = "true";
defparam inst173.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y40_N30
cycloneive_lcell_comb \inst174~feeder (
// Equation(s):
// \inst174~feeder_combout  = \inst173~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst173~q ),
	.cin(gnd),
	.combout(\inst174~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst174~feeder .lut_mask = 16'hFF00;
defparam \inst174~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y40_N31
dffeas inst174(
	.clk(\inst185~clkctrl_outclk ),
	.d(\inst174~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst174~q ),
	.prn(vcc));
// synopsys translate_off
defparam inst174.is_wysiwyg = "true";
defparam inst174.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y40_N12
cycloneive_lcell_comb \inst175~feeder (
// Equation(s):
// \inst175~feeder_combout  = \inst174~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst174~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst175~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst175~feeder .lut_mask = 16'hF0F0;
defparam \inst175~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y40_N13
dffeas inst175(
	.clk(\inst185~clkctrl_outclk ),
	.d(\inst175~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst175~q ),
	.prn(vcc));
// synopsys translate_off
defparam inst175.is_wysiwyg = "true";
defparam inst175.power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y40_N7
dffeas inst176(
	.clk(\inst185~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst175~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst176~q ),
	.prn(vcc));
// synopsys translate_off
defparam inst176.is_wysiwyg = "true";
defparam inst176.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y40_N6
cycloneive_lcell_comb \inst296|1~0 (
// Equation(s):
// \inst296|1~0_combout  = \inst176~q  $ (\inst93_rtl_0|auto_generated|altsyncram2|ram_block3a0~portbdataout  $ (((\inst174~q  & \inst175~q ))))

	.dataa(\inst174~q ),
	.datab(\inst175~q ),
	.datac(\inst176~q ),
	.datad(\inst93_rtl_0|auto_generated|altsyncram2|ram_block3a0~portbdataout ),
	.cin(gnd),
	.combout(\inst296|1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst296|1~0 .lut_mask = 16'h8778;
defparam \inst296|1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y40_N4
cycloneive_lcell_comb inst291(
// Equation(s):
// \inst291~combout  = \Register_C_87~q  $ (\inst296|1~0_combout )

	.dataa(gnd),
	.datab(\Register_C_87~q ),
	.datac(gnd),
	.datad(\inst296|1~0_combout ),
	.cin(gnd),
	.combout(\inst291~combout ),
	.cout());
// synopsys translate_off
defparam inst291.lut_mask = 16'h33CC;
defparam inst291.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y41_N10
cycloneive_lcell_comb \Register_C_1_rtl_0|auto_generated|cntr1|counter_comb_bita0 (
// Equation(s):
// \Register_C_1_rtl_0|auto_generated|cntr1|counter_comb_bita0~combout  = \Register_C_1_rtl_0|auto_generated|cntr1|counter_reg_bit [0] $ (VCC)
// \Register_C_1_rtl_0|auto_generated|cntr1|counter_comb_bita0~COUT  = CARRY(\Register_C_1_rtl_0|auto_generated|cntr1|counter_reg_bit [0])

	.dataa(\Register_C_1_rtl_0|auto_generated|cntr1|counter_reg_bit [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Register_C_1_rtl_0|auto_generated|cntr1|counter_comb_bita0~combout ),
	.cout(\Register_C_1_rtl_0|auto_generated|cntr1|counter_comb_bita0~COUT ));
// synopsys translate_off
defparam \Register_C_1_rtl_0|auto_generated|cntr1|counter_comb_bita0 .lut_mask = 16'h55AA;
defparam \Register_C_1_rtl_0|auto_generated|cntr1|counter_comb_bita0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X36_Y41_N11
dffeas \Register_C_1_rtl_0|auto_generated|cntr1|counter_reg_bit[0] (
	.clk(\inst185~clkctrl_outclk ),
	.d(\Register_C_1_rtl_0|auto_generated|cntr1|counter_comb_bita0~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_C_1_rtl_0|auto_generated|cntr1|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Register_C_1_rtl_0|auto_generated|cntr1|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \Register_C_1_rtl_0|auto_generated|cntr1|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y41_N12
cycloneive_lcell_comb \Register_C_1_rtl_0|auto_generated|cntr1|counter_comb_bita1 (
// Equation(s):
// \Register_C_1_rtl_0|auto_generated|cntr1|counter_comb_bita1~combout  = (\Register_C_1_rtl_0|auto_generated|cntr1|counter_reg_bit [1] & (!\Register_C_1_rtl_0|auto_generated|cntr1|counter_comb_bita0~COUT )) # 
// (!\Register_C_1_rtl_0|auto_generated|cntr1|counter_reg_bit [1] & ((\Register_C_1_rtl_0|auto_generated|cntr1|counter_comb_bita0~COUT ) # (GND)))
// \Register_C_1_rtl_0|auto_generated|cntr1|counter_comb_bita1~COUT  = CARRY((!\Register_C_1_rtl_0|auto_generated|cntr1|counter_comb_bita0~COUT ) # (!\Register_C_1_rtl_0|auto_generated|cntr1|counter_reg_bit [1]))

	.dataa(\Register_C_1_rtl_0|auto_generated|cntr1|counter_reg_bit [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Register_C_1_rtl_0|auto_generated|cntr1|counter_comb_bita0~COUT ),
	.combout(\Register_C_1_rtl_0|auto_generated|cntr1|counter_comb_bita1~combout ),
	.cout(\Register_C_1_rtl_0|auto_generated|cntr1|counter_comb_bita1~COUT ));
// synopsys translate_off
defparam \Register_C_1_rtl_0|auto_generated|cntr1|counter_comb_bita1 .lut_mask = 16'h5A5F;
defparam \Register_C_1_rtl_0|auto_generated|cntr1|counter_comb_bita1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X36_Y41_N13
dffeas \Register_C_1_rtl_0|auto_generated|cntr1|counter_reg_bit[1] (
	.clk(\inst185~clkctrl_outclk ),
	.d(\Register_C_1_rtl_0|auto_generated|cntr1|counter_comb_bita1~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_C_1_rtl_0|auto_generated|cntr1|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Register_C_1_rtl_0|auto_generated|cntr1|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \Register_C_1_rtl_0|auto_generated|cntr1|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y41_N14
cycloneive_lcell_comb \Register_C_1_rtl_0|auto_generated|cntr1|counter_comb_bita2 (
// Equation(s):
// \Register_C_1_rtl_0|auto_generated|cntr1|counter_comb_bita2~combout  = (\Register_C_1_rtl_0|auto_generated|cntr1|counter_reg_bit [2] & (\Register_C_1_rtl_0|auto_generated|cntr1|counter_comb_bita1~COUT  $ (GND))) # 
// (!\Register_C_1_rtl_0|auto_generated|cntr1|counter_reg_bit [2] & (!\Register_C_1_rtl_0|auto_generated|cntr1|counter_comb_bita1~COUT  & VCC))
// \Register_C_1_rtl_0|auto_generated|cntr1|counter_comb_bita2~COUT  = CARRY((\Register_C_1_rtl_0|auto_generated|cntr1|counter_reg_bit [2] & !\Register_C_1_rtl_0|auto_generated|cntr1|counter_comb_bita1~COUT ))

	.dataa(gnd),
	.datab(\Register_C_1_rtl_0|auto_generated|cntr1|counter_reg_bit [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Register_C_1_rtl_0|auto_generated|cntr1|counter_comb_bita1~COUT ),
	.combout(\Register_C_1_rtl_0|auto_generated|cntr1|counter_comb_bita2~combout ),
	.cout(\Register_C_1_rtl_0|auto_generated|cntr1|counter_comb_bita2~COUT ));
// synopsys translate_off
defparam \Register_C_1_rtl_0|auto_generated|cntr1|counter_comb_bita2 .lut_mask = 16'hC30C;
defparam \Register_C_1_rtl_0|auto_generated|cntr1|counter_comb_bita2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X36_Y41_N15
dffeas \Register_C_1_rtl_0|auto_generated|cntr1|counter_reg_bit[2] (
	.clk(\inst185~clkctrl_outclk ),
	.d(\Register_C_1_rtl_0|auto_generated|cntr1|counter_comb_bita2~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_C_1_rtl_0|auto_generated|cntr1|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Register_C_1_rtl_0|auto_generated|cntr1|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \Register_C_1_rtl_0|auto_generated|cntr1|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y41_N16
cycloneive_lcell_comb \Register_C_1_rtl_0|auto_generated|cntr1|counter_comb_bita3 (
// Equation(s):
// \Register_C_1_rtl_0|auto_generated|cntr1|counter_comb_bita3~combout  = (\Register_C_1_rtl_0|auto_generated|cntr1|counter_reg_bit [3] & (!\Register_C_1_rtl_0|auto_generated|cntr1|counter_comb_bita2~COUT )) # 
// (!\Register_C_1_rtl_0|auto_generated|cntr1|counter_reg_bit [3] & ((\Register_C_1_rtl_0|auto_generated|cntr1|counter_comb_bita2~COUT ) # (GND)))
// \Register_C_1_rtl_0|auto_generated|cntr1|counter_comb_bita3~COUT  = CARRY((!\Register_C_1_rtl_0|auto_generated|cntr1|counter_comb_bita2~COUT ) # (!\Register_C_1_rtl_0|auto_generated|cntr1|counter_reg_bit [3]))

	.dataa(gnd),
	.datab(\Register_C_1_rtl_0|auto_generated|cntr1|counter_reg_bit [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Register_C_1_rtl_0|auto_generated|cntr1|counter_comb_bita2~COUT ),
	.combout(\Register_C_1_rtl_0|auto_generated|cntr1|counter_comb_bita3~combout ),
	.cout(\Register_C_1_rtl_0|auto_generated|cntr1|counter_comb_bita3~COUT ));
// synopsys translate_off
defparam \Register_C_1_rtl_0|auto_generated|cntr1|counter_comb_bita3 .lut_mask = 16'h3C3F;
defparam \Register_C_1_rtl_0|auto_generated|cntr1|counter_comb_bita3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X36_Y41_N17
dffeas \Register_C_1_rtl_0|auto_generated|cntr1|counter_reg_bit[3] (
	.clk(\inst185~clkctrl_outclk ),
	.d(\Register_C_1_rtl_0|auto_generated|cntr1|counter_comb_bita3~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_C_1_rtl_0|auto_generated|cntr1|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Register_C_1_rtl_0|auto_generated|cntr1|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \Register_C_1_rtl_0|auto_generated|cntr1|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y41_N18
cycloneive_lcell_comb \Register_C_1_rtl_0|auto_generated|cntr1|counter_comb_bita4 (
// Equation(s):
// \Register_C_1_rtl_0|auto_generated|cntr1|counter_comb_bita4~combout  = (\Register_C_1_rtl_0|auto_generated|cntr1|counter_reg_bit [4] & (\Register_C_1_rtl_0|auto_generated|cntr1|counter_comb_bita3~COUT  $ (GND))) # 
// (!\Register_C_1_rtl_0|auto_generated|cntr1|counter_reg_bit [4] & (!\Register_C_1_rtl_0|auto_generated|cntr1|counter_comb_bita3~COUT  & VCC))
// \Register_C_1_rtl_0|auto_generated|cntr1|counter_comb_bita4~COUT  = CARRY((\Register_C_1_rtl_0|auto_generated|cntr1|counter_reg_bit [4] & !\Register_C_1_rtl_0|auto_generated|cntr1|counter_comb_bita3~COUT ))

	.dataa(gnd),
	.datab(\Register_C_1_rtl_0|auto_generated|cntr1|counter_reg_bit [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Register_C_1_rtl_0|auto_generated|cntr1|counter_comb_bita3~COUT ),
	.combout(\Register_C_1_rtl_0|auto_generated|cntr1|counter_comb_bita4~combout ),
	.cout(\Register_C_1_rtl_0|auto_generated|cntr1|counter_comb_bita4~COUT ));
// synopsys translate_off
defparam \Register_C_1_rtl_0|auto_generated|cntr1|counter_comb_bita4 .lut_mask = 16'hC30C;
defparam \Register_C_1_rtl_0|auto_generated|cntr1|counter_comb_bita4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X36_Y41_N19
dffeas \Register_C_1_rtl_0|auto_generated|cntr1|counter_reg_bit[4] (
	.clk(\inst185~clkctrl_outclk ),
	.d(\Register_C_1_rtl_0|auto_generated|cntr1|counter_comb_bita4~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_C_1_rtl_0|auto_generated|cntr1|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \Register_C_1_rtl_0|auto_generated|cntr1|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \Register_C_1_rtl_0|auto_generated|cntr1|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y41_N20
cycloneive_lcell_comb \Register_C_1_rtl_0|auto_generated|cntr1|counter_comb_bita5 (
// Equation(s):
// \Register_C_1_rtl_0|auto_generated|cntr1|counter_comb_bita5~combout  = \Register_C_1_rtl_0|auto_generated|cntr1|counter_comb_bita4~COUT  $ (\Register_C_1_rtl_0|auto_generated|cntr1|counter_reg_bit [5])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Register_C_1_rtl_0|auto_generated|cntr1|counter_reg_bit [5]),
	.cin(\Register_C_1_rtl_0|auto_generated|cntr1|counter_comb_bita4~COUT ),
	.combout(\Register_C_1_rtl_0|auto_generated|cntr1|counter_comb_bita5~combout ),
	.cout());
// synopsys translate_off
defparam \Register_C_1_rtl_0|auto_generated|cntr1|counter_comb_bita5 .lut_mask = 16'h0FF0;
defparam \Register_C_1_rtl_0|auto_generated|cntr1|counter_comb_bita5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X36_Y41_N21
dffeas \Register_C_1_rtl_0|auto_generated|cntr1|counter_reg_bit[5] (
	.clk(\inst185~clkctrl_outclk ),
	.d(\Register_C_1_rtl_0|auto_generated|cntr1|counter_comb_bita5~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_C_1_rtl_0|auto_generated|cntr1|counter_reg_bit [5]),
	.prn(vcc));
// synopsys translate_off
defparam \Register_C_1_rtl_0|auto_generated|cntr1|counter_reg_bit[5] .is_wysiwyg = "true";
defparam \Register_C_1_rtl_0|auto_generated|cntr1|counter_reg_bit[5] .power_up = "low";
// synopsys translate_on

// Location: M9K_X37_Y41_N0
cycloneive_ram_block \Register_C_1_rtl_0|auto_generated|altsyncram2|ram_block3a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst185~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\inst291~combout }),
	.portaaddr({\Register_C_1_rtl_0|auto_generated|cntr1|counter_reg_bit [5],\Register_C_1_rtl_0|auto_generated|cntr1|counter_reg_bit [4],\Register_C_1_rtl_0|auto_generated|cntr1|counter_reg_bit [3],\Register_C_1_rtl_0|auto_generated|cntr1|counter_reg_bit [2],
\Register_C_1_rtl_0|auto_generated|cntr1|counter_reg_bit [1],\Register_C_1_rtl_0|auto_generated|cntr1|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(36'b000000000000000000000000000000000000),
	.portbaddr({\Register_C_1_rtl_0|auto_generated|cntr1|counter_reg_bit [5],\Register_C_1_rtl_0|auto_generated|cntr1|counter_reg_bit [4],\Register_C_1_rtl_0|auto_generated|cntr1|counter_reg_bit [3],\Register_C_1_rtl_0|auto_generated|cntr1|counter_reg_bit [2],
\Register_C_1_rtl_0|auto_generated|cntr1|counter_reg_bit [1],\Register_C_1_rtl_0|auto_generated|cntr1|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Register_C_1_rtl_0|auto_generated|altsyncram2|ram_block3a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Register_C_1_rtl_0|auto_generated|altsyncram2|ram_block3a0 .data_interleave_offset_in_bits = 1;
defparam \Register_C_1_rtl_0|auto_generated|altsyncram2|ram_block3a0 .data_interleave_width_in_bits = 1;
defparam \Register_C_1_rtl_0|auto_generated|altsyncram2|ram_block3a0 .logical_ram_name = "altshift_taps:Register_C_1_rtl_0|shift_taps_f6m:auto_generated|altsyncram_ce81:altsyncram2|ALTSYNCRAM";
defparam \Register_C_1_rtl_0|auto_generated|altsyncram2|ram_block3a0 .mixed_port_feed_through_mode = "old";
defparam \Register_C_1_rtl_0|auto_generated|altsyncram2|ram_block3a0 .operation_mode = "dual_port";
defparam \Register_C_1_rtl_0|auto_generated|altsyncram2|ram_block3a0 .port_a_address_clear = "none";
defparam \Register_C_1_rtl_0|auto_generated|altsyncram2|ram_block3a0 .port_a_address_width = 6;
defparam \Register_C_1_rtl_0|auto_generated|altsyncram2|ram_block3a0 .port_a_byte_enable_clock = "none";
defparam \Register_C_1_rtl_0|auto_generated|altsyncram2|ram_block3a0 .port_a_data_out_clear = "none";
defparam \Register_C_1_rtl_0|auto_generated|altsyncram2|ram_block3a0 .port_a_data_out_clock = "none";
defparam \Register_C_1_rtl_0|auto_generated|altsyncram2|ram_block3a0 .port_a_data_width = 36;
defparam \Register_C_1_rtl_0|auto_generated|altsyncram2|ram_block3a0 .port_a_first_address = 0;
defparam \Register_C_1_rtl_0|auto_generated|altsyncram2|ram_block3a0 .port_a_first_bit_number = 0;
defparam \Register_C_1_rtl_0|auto_generated|altsyncram2|ram_block3a0 .port_a_last_address = 63;
defparam \Register_C_1_rtl_0|auto_generated|altsyncram2|ram_block3a0 .port_a_logical_ram_depth = 64;
defparam \Register_C_1_rtl_0|auto_generated|altsyncram2|ram_block3a0 .port_a_logical_ram_width = 1;
defparam \Register_C_1_rtl_0|auto_generated|altsyncram2|ram_block3a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Register_C_1_rtl_0|auto_generated|altsyncram2|ram_block3a0 .port_b_address_clear = "none";
defparam \Register_C_1_rtl_0|auto_generated|altsyncram2|ram_block3a0 .port_b_address_clock = "clock0";
defparam \Register_C_1_rtl_0|auto_generated|altsyncram2|ram_block3a0 .port_b_address_width = 6;
defparam \Register_C_1_rtl_0|auto_generated|altsyncram2|ram_block3a0 .port_b_data_out_clear = "none";
defparam \Register_C_1_rtl_0|auto_generated|altsyncram2|ram_block3a0 .port_b_data_out_clock = "clock0";
defparam \Register_C_1_rtl_0|auto_generated|altsyncram2|ram_block3a0 .port_b_data_width = 36;
defparam \Register_C_1_rtl_0|auto_generated|altsyncram2|ram_block3a0 .port_b_first_address = 0;
defparam \Register_C_1_rtl_0|auto_generated|altsyncram2|ram_block3a0 .port_b_first_bit_number = 0;
defparam \Register_C_1_rtl_0|auto_generated|altsyncram2|ram_block3a0 .port_b_last_address = 63;
defparam \Register_C_1_rtl_0|auto_generated|altsyncram2|ram_block3a0 .port_b_logical_ram_depth = 64;
defparam \Register_C_1_rtl_0|auto_generated|altsyncram2|ram_block3a0 .port_b_logical_ram_width = 1;
defparam \Register_C_1_rtl_0|auto_generated|altsyncram2|ram_block3a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Register_C_1_rtl_0|auto_generated|altsyncram2|ram_block3a0 .port_b_read_enable_clock = "clock0";
defparam \Register_C_1_rtl_0|auto_generated|altsyncram2|ram_block3a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X34_Y41_N28
cycloneive_lcell_comb \Register_C_67~feeder (
// Equation(s):
// \Register_C_67~feeder_combout  = \Register_C_1_rtl_0|auto_generated|altsyncram2|ram_block3a0~portbdataout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Register_C_1_rtl_0|auto_generated|altsyncram2|ram_block3a0~portbdataout ),
	.cin(gnd),
	.combout(\Register_C_67~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Register_C_67~feeder .lut_mask = 16'hFF00;
defparam \Register_C_67~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y41_N29
dffeas Register_C_67(
	.clk(\inst185~clkctrl_outclk ),
	.d(\Register_C_67~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_C_67~q ),
	.prn(vcc));
// synopsys translate_off
defparam Register_C_67.is_wysiwyg = "true";
defparam Register_C_67.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y41_N20
cycloneive_lcell_comb \Register_C_68~feeder (
// Equation(s):
// \Register_C_68~feeder_combout  = \Register_C_67~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Register_C_67~q ),
	.cin(gnd),
	.combout(\Register_C_68~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Register_C_68~feeder .lut_mask = 16'hFF00;
defparam \Register_C_68~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y41_N21
dffeas Register_C_68(
	.clk(\inst185~clkctrl_outclk ),
	.d(\Register_C_68~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_C_68~q ),
	.prn(vcc));
// synopsys translate_off
defparam Register_C_68.is_wysiwyg = "true";
defparam Register_C_68.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y41_N26
cycloneive_lcell_comb \Register_C_69~feeder (
// Equation(s):
// \Register_C_69~feeder_combout  = \Register_C_68~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Register_C_68~q ),
	.cin(gnd),
	.combout(\Register_C_69~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Register_C_69~feeder .lut_mask = 16'hFF00;
defparam \Register_C_69~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y41_N27
dffeas Register_C_69(
	.clk(\inst185~clkctrl_outclk ),
	.d(\Register_C_69~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_C_69~q ),
	.prn(vcc));
// synopsys translate_off
defparam Register_C_69.is_wysiwyg = "true";
defparam Register_C_69.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y41_N28
cycloneive_lcell_comb \Register_C_70~feeder (
// Equation(s):
// \Register_C_70~feeder_combout  = \Register_C_69~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\Register_C_69~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Register_C_70~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Register_C_70~feeder .lut_mask = 16'hF0F0;
defparam \Register_C_70~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y41_N29
dffeas Register_C_70(
	.clk(\inst185~clkctrl_outclk ),
	.d(\Register_C_70~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_C_70~q ),
	.prn(vcc));
// synopsys translate_off
defparam Register_C_70.is_wysiwyg = "true";
defparam Register_C_70.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y41_N4
cycloneive_lcell_comb \Register_C_71~feeder (
// Equation(s):
// \Register_C_71~feeder_combout  = \Register_C_70~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Register_C_70~q ),
	.cin(gnd),
	.combout(\Register_C_71~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Register_C_71~feeder .lut_mask = 16'hFF00;
defparam \Register_C_71~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y41_N5
dffeas Register_C_71(
	.clk(\inst185~clkctrl_outclk ),
	.d(\Register_C_71~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_C_71~q ),
	.prn(vcc));
// synopsys translate_off
defparam Register_C_71.is_wysiwyg = "true";
defparam Register_C_71.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y41_N8
cycloneive_lcell_comb \Register_C_72~feeder (
// Equation(s):
// \Register_C_72~feeder_combout  = \Register_C_71~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\Register_C_71~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Register_C_72~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Register_C_72~feeder .lut_mask = 16'hF0F0;
defparam \Register_C_72~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y41_N9
dffeas Register_C_72(
	.clk(\inst185~clkctrl_outclk ),
	.d(\Register_C_72~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_C_72~q ),
	.prn(vcc));
// synopsys translate_off
defparam Register_C_72.is_wysiwyg = "true";
defparam Register_C_72.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y41_N12
cycloneive_lcell_comb \Register_C_73~feeder (
// Equation(s):
// \Register_C_73~feeder_combout  = \Register_C_72~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\Register_C_72~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Register_C_73~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Register_C_73~feeder .lut_mask = 16'hF0F0;
defparam \Register_C_73~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y41_N13
dffeas Register_C_73(
	.clk(\inst185~clkctrl_outclk ),
	.d(\Register_C_73~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_C_73~q ),
	.prn(vcc));
// synopsys translate_off
defparam Register_C_73.is_wysiwyg = "true";
defparam Register_C_73.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y41_N20
cycloneive_lcell_comb \Register_C_74~feeder (
// Equation(s):
// \Register_C_74~feeder_combout  = \Register_C_73~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Register_C_73~q ),
	.cin(gnd),
	.combout(\Register_C_74~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Register_C_74~feeder .lut_mask = 16'hFF00;
defparam \Register_C_74~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y41_N21
dffeas Register_C_74(
	.clk(\inst185~clkctrl_outclk ),
	.d(\Register_C_74~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_C_74~q ),
	.prn(vcc));
// synopsys translate_off
defparam Register_C_74.is_wysiwyg = "true";
defparam Register_C_74.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y41_N16
cycloneive_lcell_comb \Register_C_75~feeder (
// Equation(s):
// \Register_C_75~feeder_combout  = \Register_C_74~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Register_C_74~q ),
	.cin(gnd),
	.combout(\Register_C_75~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Register_C_75~feeder .lut_mask = 16'hFF00;
defparam \Register_C_75~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y41_N17
dffeas Register_C_75(
	.clk(\inst185~clkctrl_outclk ),
	.d(\Register_C_75~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_C_75~q ),
	.prn(vcc));
// synopsys translate_off
defparam Register_C_75.is_wysiwyg = "true";
defparam Register_C_75.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y41_N0
cycloneive_lcell_comb \Register_C_76~feeder (
// Equation(s):
// \Register_C_76~feeder_combout  = \Register_C_75~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Register_C_75~q ),
	.cin(gnd),
	.combout(\Register_C_76~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Register_C_76~feeder .lut_mask = 16'hFF00;
defparam \Register_C_76~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y41_N1
dffeas Register_C_76(
	.clk(\inst185~clkctrl_outclk ),
	.d(\Register_C_76~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_C_76~q ),
	.prn(vcc));
// synopsys translate_off
defparam Register_C_76.is_wysiwyg = "true";
defparam Register_C_76.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y41_N24
cycloneive_lcell_comb \Register_C_77~feeder (
// Equation(s):
// \Register_C_77~feeder_combout  = \Register_C_76~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Register_C_76~q ),
	.cin(gnd),
	.combout(\Register_C_77~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Register_C_77~feeder .lut_mask = 16'hFF00;
defparam \Register_C_77~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y41_N25
dffeas Register_C_77(
	.clk(\inst185~clkctrl_outclk ),
	.d(\Register_C_77~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_C_77~q ),
	.prn(vcc));
// synopsys translate_off
defparam Register_C_77.is_wysiwyg = "true";
defparam Register_C_77.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y41_N30
cycloneive_lcell_comb \Register_C_78~feeder (
// Equation(s):
// \Register_C_78~feeder_combout  = \Register_C_77~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Register_C_77~q ),
	.cin(gnd),
	.combout(\Register_C_78~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Register_C_78~feeder .lut_mask = 16'hFF00;
defparam \Register_C_78~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y41_N31
dffeas Register_C_78(
	.clk(\inst185~clkctrl_outclk ),
	.d(\Register_C_78~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_C_78~q ),
	.prn(vcc));
// synopsys translate_off
defparam Register_C_78.is_wysiwyg = "true";
defparam Register_C_78.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y41_N28
cycloneive_lcell_comb \Register_C_79~feeder (
// Equation(s):
// \Register_C_79~feeder_combout  = \Register_C_78~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\Register_C_78~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Register_C_79~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Register_C_79~feeder .lut_mask = 16'hF0F0;
defparam \Register_C_79~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y41_N29
dffeas Register_C_79(
	.clk(\inst185~clkctrl_outclk ),
	.d(\Register_C_79~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_C_79~q ),
	.prn(vcc));
// synopsys translate_off
defparam Register_C_79.is_wysiwyg = "true";
defparam Register_C_79.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y41_N2
cycloneive_lcell_comb \Register_C_80~feeder (
// Equation(s):
// \Register_C_80~feeder_combout  = \Register_C_79~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Register_C_79~q ),
	.cin(gnd),
	.combout(\Register_C_80~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Register_C_80~feeder .lut_mask = 16'hFF00;
defparam \Register_C_80~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y41_N3
dffeas Register_C_80(
	.clk(\inst185~clkctrl_outclk ),
	.d(\Register_C_80~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_C_80~q ),
	.prn(vcc));
// synopsys translate_off
defparam Register_C_80.is_wysiwyg = "true";
defparam Register_C_80.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y41_N0
cycloneive_lcell_comb \Register_C_81~feeder (
// Equation(s):
// \Register_C_81~feeder_combout  = \Register_C_80~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Register_C_80~q ),
	.cin(gnd),
	.combout(\Register_C_81~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Register_C_81~feeder .lut_mask = 16'hFF00;
defparam \Register_C_81~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y41_N1
dffeas Register_C_81(
	.clk(\inst185~clkctrl_outclk ),
	.d(\Register_C_81~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_C_81~q ),
	.prn(vcc));
// synopsys translate_off
defparam Register_C_81.is_wysiwyg = "true";
defparam Register_C_81.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y41_N6
cycloneive_lcell_comb \Register_C_82~feeder (
// Equation(s):
// \Register_C_82~feeder_combout  = \Register_C_81~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Register_C_81~q ),
	.cin(gnd),
	.combout(\Register_C_82~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Register_C_82~feeder .lut_mask = 16'hFF00;
defparam \Register_C_82~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y41_N7
dffeas Register_C_82(
	.clk(\inst185~clkctrl_outclk ),
	.d(\Register_C_82~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_C_82~q ),
	.prn(vcc));
// synopsys translate_off
defparam Register_C_82.is_wysiwyg = "true";
defparam Register_C_82.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y41_N4
cycloneive_lcell_comb \Register_C_83~feeder (
// Equation(s):
// \Register_C_83~feeder_combout  = \Register_C_82~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Register_C_82~q ),
	.cin(gnd),
	.combout(\Register_C_83~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Register_C_83~feeder .lut_mask = 16'hFF00;
defparam \Register_C_83~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y41_N5
dffeas Register_C_83(
	.clk(\inst185~clkctrl_outclk ),
	.d(\Register_C_83~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_C_83~q ),
	.prn(vcc));
// synopsys translate_off
defparam Register_C_83.is_wysiwyg = "true";
defparam Register_C_83.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y40_N28
cycloneive_lcell_comb \Register_C_84~feeder (
// Equation(s):
// \Register_C_84~feeder_combout  = \Register_C_83~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Register_C_83~q ),
	.cin(gnd),
	.combout(\Register_C_84~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Register_C_84~feeder .lut_mask = 16'hFF00;
defparam \Register_C_84~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y40_N29
dffeas Register_C_84(
	.clk(\inst185~clkctrl_outclk ),
	.d(\Register_C_84~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_C_84~q ),
	.prn(vcc));
// synopsys translate_off
defparam Register_C_84.is_wysiwyg = "true";
defparam Register_C_84.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y40_N8
cycloneive_lcell_comb \Register_C_85~feeder (
// Equation(s):
// \Register_C_85~feeder_combout  = \Register_C_84~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Register_C_84~q ),
	.cin(gnd),
	.combout(\Register_C_85~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Register_C_85~feeder .lut_mask = 16'hFF00;
defparam \Register_C_85~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y40_N9
dffeas Register_C_85(
	.clk(\inst185~clkctrl_outclk ),
	.d(\Register_C_85~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_C_85~q ),
	.prn(vcc));
// synopsys translate_off
defparam Register_C_85.is_wysiwyg = "true";
defparam Register_C_85.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y40_N10
cycloneive_lcell_comb \Register_C_86~feeder (
// Equation(s):
// \Register_C_86~feeder_combout  = \Register_C_85~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\Register_C_85~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Register_C_86~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Register_C_86~feeder .lut_mask = 16'hF0F0;
defparam \Register_C_86~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y40_N11
dffeas Register_C_86(
	.clk(\inst185~clkctrl_outclk ),
	.d(\Register_C_86~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_C_86~q ),
	.prn(vcc));
// synopsys translate_off
defparam Register_C_86.is_wysiwyg = "true";
defparam Register_C_86.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y40_N0
cycloneive_lcell_comb \Register_C_87~feeder (
// Equation(s):
// \Register_C_87~feeder_combout  = \Register_C_86~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Register_C_86~q ),
	.cin(gnd),
	.combout(\Register_C_87~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Register_C_87~feeder .lut_mask = 16'hFF00;
defparam \Register_C_87~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y40_N1
dffeas Register_C_87(
	.clk(\inst185~clkctrl_outclk ),
	.d(\Register_C_87~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_C_87~q ),
	.prn(vcc));
// synopsys translate_off
defparam Register_C_87.is_wysiwyg = "true";
defparam Register_C_87.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y41_N22
cycloneive_lcell_comb \Register_C_88~feeder (
// Equation(s):
// \Register_C_88~feeder_combout  = \Register_C_87~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Register_C_87~q ),
	.cin(gnd),
	.combout(\Register_C_88~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Register_C_88~feeder .lut_mask = 16'hFF00;
defparam \Register_C_88~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y41_N23
dffeas Register_C_88(
	.clk(\inst185~clkctrl_outclk ),
	.d(\Register_C_88~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_C_88~q ),
	.prn(vcc));
// synopsys translate_off
defparam Register_C_88.is_wysiwyg = "true";
defparam Register_C_88.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y41_N8
cycloneive_lcell_comb \Register_C_89~feeder (
// Equation(s):
// \Register_C_89~feeder_combout  = \Register_C_88~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\Register_C_88~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Register_C_89~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Register_C_89~feeder .lut_mask = 16'hF0F0;
defparam \Register_C_89~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y41_N9
dffeas Register_C_89(
	.clk(\inst185~clkctrl_outclk ),
	.d(\Register_C_89~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_C_89~q ),
	.prn(vcc));
// synopsys translate_off
defparam Register_C_89.is_wysiwyg = "true";
defparam Register_C_89.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y41_N26
cycloneive_lcell_comb \Register_C_90~feeder (
// Equation(s):
// \Register_C_90~feeder_combout  = \Register_C_89~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\Register_C_89~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Register_C_90~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Register_C_90~feeder .lut_mask = 16'hF0F0;
defparam \Register_C_90~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y41_N27
dffeas Register_C_90(
	.clk(\inst185~clkctrl_outclk ),
	.d(\Register_C_90~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_C_90~q ),
	.prn(vcc));
// synopsys translate_off
defparam Register_C_90.is_wysiwyg = "true";
defparam Register_C_90.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y41_N24
cycloneive_lcell_comb \Register_C_91~feeder (
// Equation(s):
// \Register_C_91~feeder_combout  = \Register_C_90~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\Register_C_90~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Register_C_91~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Register_C_91~feeder .lut_mask = 16'hF0F0;
defparam \Register_C_91~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y41_N25
dffeas Register_C_91(
	.clk(\inst185~clkctrl_outclk ),
	.d(\Register_C_91~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_C_91~q ),
	.prn(vcc));
// synopsys translate_off
defparam Register_C_91.is_wysiwyg = "true";
defparam Register_C_91.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y41_N18
cycloneive_lcell_comb \Register_C_92~feeder (
// Equation(s):
// \Register_C_92~feeder_combout  = \Register_C_91~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Register_C_91~q ),
	.cin(gnd),
	.combout(\Register_C_92~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Register_C_92~feeder .lut_mask = 16'hFF00;
defparam \Register_C_92~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y41_N19
dffeas Register_C_92(
	.clk(\inst185~clkctrl_outclk ),
	.d(\Register_C_92~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_C_92~q ),
	.prn(vcc));
// synopsys translate_off
defparam Register_C_92.is_wysiwyg = "true";
defparam Register_C_92.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y41_N22
cycloneive_lcell_comb \Register_C_93~feeder (
// Equation(s):
// \Register_C_93~feeder_combout  = \Register_C_92~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Register_C_92~q ),
	.cin(gnd),
	.combout(\Register_C_93~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Register_C_93~feeder .lut_mask = 16'hFF00;
defparam \Register_C_93~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y41_N23
dffeas Register_C_93(
	.clk(\inst185~clkctrl_outclk ),
	.d(\Register_C_93~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_C_93~q ),
	.prn(vcc));
// synopsys translate_off
defparam Register_C_93.is_wysiwyg = "true";
defparam Register_C_93.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y41_N14
cycloneive_lcell_comb \Register_C_94~feeder (
// Equation(s):
// \Register_C_94~feeder_combout  = \Register_C_93~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\Register_C_93~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Register_C_94~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Register_C_94~feeder .lut_mask = 16'hF0F0;
defparam \Register_C_94~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y41_N15
dffeas Register_C_94(
	.clk(\inst185~clkctrl_outclk ),
	.d(\Register_C_94~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_C_94~q ),
	.prn(vcc));
// synopsys translate_off
defparam Register_C_94.is_wysiwyg = "true";
defparam Register_C_94.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y41_N6
cycloneive_lcell_comb \Register_C_95~feeder (
// Equation(s):
// \Register_C_95~feeder_combout  = \Register_C_94~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\Register_C_94~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Register_C_95~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Register_C_95~feeder .lut_mask = 16'hF0F0;
defparam \Register_C_95~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y41_N7
dffeas Register_C_95(
	.clk(\inst185~clkctrl_outclk ),
	.d(\Register_C_95~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_C_95~q ),
	.prn(vcc));
// synopsys translate_off
defparam Register_C_95.is_wysiwyg = "true";
defparam Register_C_95.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y41_N2
cycloneive_lcell_comb \Register_C_96~feeder (
// Equation(s):
// \Register_C_96~feeder_combout  = \Register_C_95~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Register_C_95~q ),
	.cin(gnd),
	.combout(\Register_C_96~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Register_C_96~feeder .lut_mask = 16'hFF00;
defparam \Register_C_96~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y41_N3
dffeas Register_C_96(
	.clk(\inst185~clkctrl_outclk ),
	.d(\Register_C_96~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_C_96~q ),
	.prn(vcc));
// synopsys translate_off
defparam Register_C_96.is_wysiwyg = "true";
defparam Register_C_96.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y41_N10
cycloneive_lcell_comb \Register_C_97~feeder (
// Equation(s):
// \Register_C_97~feeder_combout  = \Register_C_96~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Register_C_96~q ),
	.cin(gnd),
	.combout(\Register_C_97~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Register_C_97~feeder .lut_mask = 16'hFF00;
defparam \Register_C_97~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y41_N11
dffeas Register_C_97(
	.clk(\inst185~clkctrl_outclk ),
	.d(\Register_C_97~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_C_97~q ),
	.prn(vcc));
// synopsys translate_off
defparam Register_C_97.is_wysiwyg = "true";
defparam Register_C_97.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y41_N30
cycloneive_lcell_comb \Register_C_98~feeder (
// Equation(s):
// \Register_C_98~feeder_combout  = \Register_C_97~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Register_C_97~q ),
	.cin(gnd),
	.combout(\Register_C_98~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Register_C_98~feeder .lut_mask = 16'hFF00;
defparam \Register_C_98~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y41_N31
dffeas Register_C_98(
	.clk(\inst185~clkctrl_outclk ),
	.d(\Register_C_98~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_C_98~q ),
	.prn(vcc));
// synopsys translate_off
defparam Register_C_98.is_wysiwyg = "true";
defparam Register_C_98.power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y41_N19
dffeas Register_C_99(
	.clk(\inst185~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Register_C_98~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_C_99~q ),
	.prn(vcc));
// synopsys translate_off
defparam Register_C_99.is_wysiwyg = "true";
defparam Register_C_99.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y41_N8
cycloneive_lcell_comb \Register_C_100~feeder (
// Equation(s):
// \Register_C_100~feeder_combout  = \Register_C_99~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\Register_C_99~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Register_C_100~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Register_C_100~feeder .lut_mask = 16'hF0F0;
defparam \Register_C_100~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y41_N9
dffeas Register_C_100(
	.clk(\inst185~clkctrl_outclk ),
	.d(\Register_C_100~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_C_100~q ),
	.prn(vcc));
// synopsys translate_off
defparam Register_C_100.is_wysiwyg = "true";
defparam Register_C_100.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y41_N16
cycloneive_lcell_comb \Register_C_101~feeder (
// Equation(s):
// \Register_C_101~feeder_combout  = \Register_C_100~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\Register_C_100~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Register_C_101~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Register_C_101~feeder .lut_mask = 16'hF0F0;
defparam \Register_C_101~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y41_N17
dffeas Register_C_101(
	.clk(\inst185~clkctrl_outclk ),
	.d(\Register_C_101~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_C_101~q ),
	.prn(vcc));
// synopsys translate_off
defparam Register_C_101.is_wysiwyg = "true";
defparam Register_C_101.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y41_N2
cycloneive_lcell_comb \Register_C_102~feeder (
// Equation(s):
// \Register_C_102~feeder_combout  = \Register_C_101~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Register_C_101~q ),
	.cin(gnd),
	.combout(\Register_C_102~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Register_C_102~feeder .lut_mask = 16'hFF00;
defparam \Register_C_102~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y41_N3
dffeas Register_C_102(
	.clk(\inst185~clkctrl_outclk ),
	.d(\Register_C_102~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_C_102~q ),
	.prn(vcc));
// synopsys translate_off
defparam Register_C_102.is_wysiwyg = "true";
defparam Register_C_102.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y41_N22
cycloneive_lcell_comb \Register_C_103~feeder (
// Equation(s):
// \Register_C_103~feeder_combout  = \Register_C_102~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Register_C_102~q ),
	.cin(gnd),
	.combout(\Register_C_103~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Register_C_103~feeder .lut_mask = 16'hFF00;
defparam \Register_C_103~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y41_N23
dffeas Register_C_103(
	.clk(\inst185~clkctrl_outclk ),
	.d(\Register_C_103~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_C_103~q ),
	.prn(vcc));
// synopsys translate_off
defparam Register_C_103.is_wysiwyg = "true";
defparam Register_C_103.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y41_N10
cycloneive_lcell_comb \Register_C_104~feeder (
// Equation(s):
// \Register_C_104~feeder_combout  = \Register_C_103~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\Register_C_103~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Register_C_104~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Register_C_104~feeder .lut_mask = 16'hF0F0;
defparam \Register_C_104~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y41_N11
dffeas Register_C_104(
	.clk(\inst185~clkctrl_outclk ),
	.d(\Register_C_104~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_C_104~q ),
	.prn(vcc));
// synopsys translate_off
defparam Register_C_104.is_wysiwyg = "true";
defparam Register_C_104.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y41_N24
cycloneive_lcell_comb \Register_C_105~feeder (
// Equation(s):
// \Register_C_105~feeder_combout  = \Register_C_104~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Register_C_104~q ),
	.cin(gnd),
	.combout(\Register_C_105~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Register_C_105~feeder .lut_mask = 16'hFF00;
defparam \Register_C_105~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y41_N25
dffeas Register_C_105(
	.clk(\inst185~clkctrl_outclk ),
	.d(\Register_C_105~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_C_105~q ),
	.prn(vcc));
// synopsys translate_off
defparam Register_C_105.is_wysiwyg = "true";
defparam Register_C_105.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y41_N12
cycloneive_lcell_comb \Register_C_106~feeder (
// Equation(s):
// \Register_C_106~feeder_combout  = \Register_C_105~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Register_C_105~q ),
	.cin(gnd),
	.combout(\Register_C_106~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Register_C_106~feeder .lut_mask = 16'hFF00;
defparam \Register_C_106~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y41_N13
dffeas Register_C_106(
	.clk(\inst185~clkctrl_outclk ),
	.d(\Register_C_106~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_C_106~q ),
	.prn(vcc));
// synopsys translate_off
defparam Register_C_106.is_wysiwyg = "true";
defparam Register_C_106.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y41_N6
cycloneive_lcell_comb \Register_C_107~feeder (
// Equation(s):
// \Register_C_107~feeder_combout  = \Register_C_106~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Register_C_106~q ),
	.cin(gnd),
	.combout(\Register_C_107~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Register_C_107~feeder .lut_mask = 16'hFF00;
defparam \Register_C_107~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y41_N7
dffeas Register_C_107(
	.clk(\inst185~clkctrl_outclk ),
	.d(\Register_C_107~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_C_107~q ),
	.prn(vcc));
// synopsys translate_off
defparam Register_C_107.is_wysiwyg = "true";
defparam Register_C_107.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y41_N4
cycloneive_lcell_comb \Register_C_108~feeder (
// Equation(s):
// \Register_C_108~feeder_combout  = \Register_C_107~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Register_C_107~q ),
	.cin(gnd),
	.combout(\Register_C_108~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Register_C_108~feeder .lut_mask = 16'hFF00;
defparam \Register_C_108~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y41_N5
dffeas Register_C_108(
	.clk(\inst185~clkctrl_outclk ),
	.d(\Register_C_108~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_C_108~q ),
	.prn(vcc));
// synopsys translate_off
defparam Register_C_108.is_wysiwyg = "true";
defparam Register_C_108.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y41_N14
cycloneive_lcell_comb \Register_C_109~0 (
// Equation(s):
// \Register_C_109~0_combout  = !\Register_C_108~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\Register_C_108~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Register_C_109~0_combout ),
	.cout());
// synopsys translate_off
defparam \Register_C_109~0 .lut_mask = 16'h0F0F;
defparam \Register_C_109~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y36_N15
cycloneive_io_ibuf \last3_ip~input (
	.i(last3_ip),
	.ibar(gnd),
	.o(\last3_ip~input_o ));
// synopsys translate_off
defparam \last3_ip~input .bus_hold = "false";
defparam \last3_ip~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G4
cycloneive_clkctrl \last3_ip~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\last3_ip~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\last3_ip~inputclkctrl_outclk ));
// synopsys translate_off
defparam \last3_ip~inputclkctrl .clock_type = "global clock";
defparam \last3_ip~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: FF_X34_Y41_N15
dffeas Register_C_109(
	.clk(\inst185~clkctrl_outclk ),
	.d(\Register_C_109~0_combout ),
	.asdata(vcc),
	.clrn(!\last3_ip~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_C_109~q ),
	.prn(vcc));
// synopsys translate_off
defparam Register_C_109.is_wysiwyg = "true";
defparam Register_C_109.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y41_N26
cycloneive_lcell_comb \Register_C_110~feeder (
// Equation(s):
// \Register_C_110~feeder_combout  = \Register_C_109~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\Register_C_109~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Register_C_110~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Register_C_110~feeder .lut_mask = 16'hF0F0;
defparam \Register_C_110~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y41_N27
dffeas Register_C_110(
	.clk(\inst185~clkctrl_outclk ),
	.d(\Register_C_110~feeder_combout ),
	.asdata(vcc),
	.clrn(!\last3_ip~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_C_110~q ),
	.prn(vcc));
// synopsys translate_off
defparam Register_C_110.is_wysiwyg = "true";
defparam Register_C_110.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y41_N18
cycloneive_lcell_comb \inst288~0 (
// Equation(s):
// \inst288~0_combout  = (!\Register_C_109~q  & !\Register_C_110~q )

	.dataa(gnd),
	.datab(\Register_C_109~q ),
	.datac(gnd),
	.datad(\Register_C_110~q ),
	.cin(gnd),
	.combout(\inst288~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst288~0 .lut_mask = 16'h0033;
defparam \inst288~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y41_N31
dffeas Register_C_111(
	.clk(\inst185~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Register_C_110~q ),
	.clrn(!\last3_ip~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_C_111~q ),
	.prn(vcc));
// synopsys translate_off
defparam Register_C_111.is_wysiwyg = "true";
defparam Register_C_111.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y41_N0
cycloneive_lcell_comb inst288(
// Equation(s):
// \inst288~combout  = \inst68~q  $ (\inst288~0_combout  $ (\Register_C_111~q  $ (!\Register_C_1_rtl_0|auto_generated|altsyncram2|ram_block3a0~portbdataout )))

	.dataa(\inst68~q ),
	.datab(\inst288~0_combout ),
	.datac(\Register_C_111~q ),
	.datad(\Register_C_1_rtl_0|auto_generated|altsyncram2|ram_block3a0~portbdataout ),
	.cin(gnd),
	.combout(\inst288~combout ),
	.cout());
// synopsys translate_off
defparam inst288.lut_mask = 16'h9669;
defparam inst288.sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y41_N1
dffeas inst(
	.clk(\inst185~clkctrl_outclk ),
	.d(\inst288~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst~q ),
	.prn(vcc));
// synopsys translate_off
defparam inst.is_wysiwyg = "true";
defparam inst.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y42_N10
cycloneive_lcell_comb \inst1_rtl_0|auto_generated|cntr1|counter_comb_bita0 (
// Equation(s):
// \inst1_rtl_0|auto_generated|cntr1|counter_comb_bita0~combout  = \inst1_rtl_0|auto_generated|cntr1|counter_reg_bit [0] $ (VCC)
// \inst1_rtl_0|auto_generated|cntr1|counter_comb_bita0~COUT  = CARRY(\inst1_rtl_0|auto_generated|cntr1|counter_reg_bit [0])

	.dataa(gnd),
	.datab(\inst1_rtl_0|auto_generated|cntr1|counter_reg_bit [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst1_rtl_0|auto_generated|cntr1|counter_comb_bita0~combout ),
	.cout(\inst1_rtl_0|auto_generated|cntr1|counter_comb_bita0~COUT ));
// synopsys translate_off
defparam \inst1_rtl_0|auto_generated|cntr1|counter_comb_bita0 .lut_mask = 16'h33CC;
defparam \inst1_rtl_0|auto_generated|cntr1|counter_comb_bita0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y42_N12
cycloneive_lcell_comb \inst1_rtl_0|auto_generated|cntr1|counter_comb_bita1 (
// Equation(s):
// \inst1_rtl_0|auto_generated|cntr1|counter_comb_bita1~combout  = (\inst1_rtl_0|auto_generated|cntr1|counter_reg_bit [1] & (!\inst1_rtl_0|auto_generated|cntr1|counter_comb_bita0~COUT )) # (!\inst1_rtl_0|auto_generated|cntr1|counter_reg_bit [1] & 
// ((\inst1_rtl_0|auto_generated|cntr1|counter_comb_bita0~COUT ) # (GND)))
// \inst1_rtl_0|auto_generated|cntr1|counter_comb_bita1~COUT  = CARRY((!\inst1_rtl_0|auto_generated|cntr1|counter_comb_bita0~COUT ) # (!\inst1_rtl_0|auto_generated|cntr1|counter_reg_bit [1]))

	.dataa(\inst1_rtl_0|auto_generated|cntr1|counter_reg_bit [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1_rtl_0|auto_generated|cntr1|counter_comb_bita0~COUT ),
	.combout(\inst1_rtl_0|auto_generated|cntr1|counter_comb_bita1~combout ),
	.cout(\inst1_rtl_0|auto_generated|cntr1|counter_comb_bita1~COUT ));
// synopsys translate_off
defparam \inst1_rtl_0|auto_generated|cntr1|counter_comb_bita1 .lut_mask = 16'h5A5F;
defparam \inst1_rtl_0|auto_generated|cntr1|counter_comb_bita1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y42_N14
cycloneive_lcell_comb \inst1_rtl_0|auto_generated|cntr1|counter_comb_bita2 (
// Equation(s):
// \inst1_rtl_0|auto_generated|cntr1|counter_comb_bita2~combout  = (\inst1_rtl_0|auto_generated|cntr1|counter_reg_bit [2] & (\inst1_rtl_0|auto_generated|cntr1|counter_comb_bita1~COUT  $ (GND))) # (!\inst1_rtl_0|auto_generated|cntr1|counter_reg_bit [2] & 
// (!\inst1_rtl_0|auto_generated|cntr1|counter_comb_bita1~COUT  & VCC))
// \inst1_rtl_0|auto_generated|cntr1|counter_comb_bita2~COUT  = CARRY((\inst1_rtl_0|auto_generated|cntr1|counter_reg_bit [2] & !\inst1_rtl_0|auto_generated|cntr1|counter_comb_bita1~COUT ))

	.dataa(gnd),
	.datab(\inst1_rtl_0|auto_generated|cntr1|counter_reg_bit [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1_rtl_0|auto_generated|cntr1|counter_comb_bita1~COUT ),
	.combout(\inst1_rtl_0|auto_generated|cntr1|counter_comb_bita2~combout ),
	.cout(\inst1_rtl_0|auto_generated|cntr1|counter_comb_bita2~COUT ));
// synopsys translate_off
defparam \inst1_rtl_0|auto_generated|cntr1|counter_comb_bita2 .lut_mask = 16'hC30C;
defparam \inst1_rtl_0|auto_generated|cntr1|counter_comb_bita2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y42_N24
cycloneive_lcell_comb \inst1_rtl_0|auto_generated|cntr1|counter_reg_bit[2]~2 (
// Equation(s):
// \inst1_rtl_0|auto_generated|cntr1|counter_reg_bit[2]~2_combout  = (!\inst1_rtl_0|auto_generated|cntr1|counter_comb_bita5~0_combout  & (\inst1_rtl_0|auto_generated|cntr1|counter_comb_bita2~combout  & 
// ((!\inst1_rtl_0|auto_generated|cntr1|cmpr4|aneb_result_wire[0]~0_combout ) # (!\inst1_rtl_0|auto_generated|cntr1|cmpr4|aneb_result_wire[0]~1_combout ))))

	.dataa(\inst1_rtl_0|auto_generated|cntr1|counter_comb_bita5~0_combout ),
	.datab(\inst1_rtl_0|auto_generated|cntr1|cmpr4|aneb_result_wire[0]~1_combout ),
	.datac(\inst1_rtl_0|auto_generated|cntr1|counter_comb_bita2~combout ),
	.datad(\inst1_rtl_0|auto_generated|cntr1|cmpr4|aneb_result_wire[0]~0_combout ),
	.cin(gnd),
	.combout(\inst1_rtl_0|auto_generated|cntr1|counter_reg_bit[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst1_rtl_0|auto_generated|cntr1|counter_reg_bit[2]~2 .lut_mask = 16'h1050;
defparam \inst1_rtl_0|auto_generated|cntr1|counter_reg_bit[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y42_N25
dffeas \inst1_rtl_0|auto_generated|cntr1|counter_reg_bit[2] (
	.clk(\inst185~clkctrl_outclk ),
	.d(\inst1_rtl_0|auto_generated|cntr1|counter_reg_bit[2]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1_rtl_0|auto_generated|cntr1|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1_rtl_0|auto_generated|cntr1|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \inst1_rtl_0|auto_generated|cntr1|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y42_N16
cycloneive_lcell_comb \inst1_rtl_0|auto_generated|cntr1|counter_comb_bita3 (
// Equation(s):
// \inst1_rtl_0|auto_generated|cntr1|counter_comb_bita3~combout  = (\inst1_rtl_0|auto_generated|cntr1|counter_reg_bit [3] & (!\inst1_rtl_0|auto_generated|cntr1|counter_comb_bita2~COUT )) # (!\inst1_rtl_0|auto_generated|cntr1|counter_reg_bit [3] & 
// ((\inst1_rtl_0|auto_generated|cntr1|counter_comb_bita2~COUT ) # (GND)))
// \inst1_rtl_0|auto_generated|cntr1|counter_comb_bita3~COUT  = CARRY((!\inst1_rtl_0|auto_generated|cntr1|counter_comb_bita2~COUT ) # (!\inst1_rtl_0|auto_generated|cntr1|counter_reg_bit [3]))

	.dataa(\inst1_rtl_0|auto_generated|cntr1|counter_reg_bit [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1_rtl_0|auto_generated|cntr1|counter_comb_bita2~COUT ),
	.combout(\inst1_rtl_0|auto_generated|cntr1|counter_comb_bita3~combout ),
	.cout(\inst1_rtl_0|auto_generated|cntr1|counter_comb_bita3~COUT ));
// synopsys translate_off
defparam \inst1_rtl_0|auto_generated|cntr1|counter_comb_bita3 .lut_mask = 16'h5A5F;
defparam \inst1_rtl_0|auto_generated|cntr1|counter_comb_bita3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y42_N18
cycloneive_lcell_comb \inst1_rtl_0|auto_generated|cntr1|counter_comb_bita4 (
// Equation(s):
// \inst1_rtl_0|auto_generated|cntr1|counter_comb_bita4~combout  = (\inst1_rtl_0|auto_generated|cntr1|counter_reg_bit [4] & (\inst1_rtl_0|auto_generated|cntr1|counter_comb_bita3~COUT  $ (GND))) # (!\inst1_rtl_0|auto_generated|cntr1|counter_reg_bit [4] & 
// (!\inst1_rtl_0|auto_generated|cntr1|counter_comb_bita3~COUT  & VCC))
// \inst1_rtl_0|auto_generated|cntr1|counter_comb_bita4~COUT  = CARRY((\inst1_rtl_0|auto_generated|cntr1|counter_reg_bit [4] & !\inst1_rtl_0|auto_generated|cntr1|counter_comb_bita3~COUT ))

	.dataa(gnd),
	.datab(\inst1_rtl_0|auto_generated|cntr1|counter_reg_bit [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1_rtl_0|auto_generated|cntr1|counter_comb_bita3~COUT ),
	.combout(\inst1_rtl_0|auto_generated|cntr1|counter_comb_bita4~combout ),
	.cout(\inst1_rtl_0|auto_generated|cntr1|counter_comb_bita4~COUT ));
// synopsys translate_off
defparam \inst1_rtl_0|auto_generated|cntr1|counter_comb_bita4 .lut_mask = 16'hC30C;
defparam \inst1_rtl_0|auto_generated|cntr1|counter_comb_bita4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y42_N8
cycloneive_lcell_comb \inst1_rtl_0|auto_generated|cntr1|counter_reg_bit[4]~4 (
// Equation(s):
// \inst1_rtl_0|auto_generated|cntr1|counter_reg_bit[4]~4_combout  = (!\inst1_rtl_0|auto_generated|cntr1|counter_comb_bita5~0_combout  & (\inst1_rtl_0|auto_generated|cntr1|counter_comb_bita4~combout  & 
// ((!\inst1_rtl_0|auto_generated|cntr1|cmpr4|aneb_result_wire[0]~0_combout ) # (!\inst1_rtl_0|auto_generated|cntr1|cmpr4|aneb_result_wire[0]~1_combout ))))

	.dataa(\inst1_rtl_0|auto_generated|cntr1|cmpr4|aneb_result_wire[0]~1_combout ),
	.datab(\inst1_rtl_0|auto_generated|cntr1|cmpr4|aneb_result_wire[0]~0_combout ),
	.datac(\inst1_rtl_0|auto_generated|cntr1|counter_comb_bita5~0_combout ),
	.datad(\inst1_rtl_0|auto_generated|cntr1|counter_comb_bita4~combout ),
	.cin(gnd),
	.combout(\inst1_rtl_0|auto_generated|cntr1|counter_reg_bit[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst1_rtl_0|auto_generated|cntr1|counter_reg_bit[4]~4 .lut_mask = 16'h0700;
defparam \inst1_rtl_0|auto_generated|cntr1|counter_reg_bit[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y42_N9
dffeas \inst1_rtl_0|auto_generated|cntr1|counter_reg_bit[4] (
	.clk(\inst185~clkctrl_outclk ),
	.d(\inst1_rtl_0|auto_generated|cntr1|counter_reg_bit[4]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1_rtl_0|auto_generated|cntr1|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1_rtl_0|auto_generated|cntr1|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \inst1_rtl_0|auto_generated|cntr1|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y42_N20
cycloneive_lcell_comb \inst1_rtl_0|auto_generated|cntr1|counter_comb_bita5 (
// Equation(s):
// \inst1_rtl_0|auto_generated|cntr1|counter_comb_bita5~combout  = (\inst1_rtl_0|auto_generated|cntr1|counter_reg_bit [5] & (!\inst1_rtl_0|auto_generated|cntr1|counter_comb_bita4~COUT )) # (!\inst1_rtl_0|auto_generated|cntr1|counter_reg_bit [5] & 
// ((\inst1_rtl_0|auto_generated|cntr1|counter_comb_bita4~COUT ) # (GND)))
// \inst1_rtl_0|auto_generated|cntr1|counter_comb_bita5~COUT  = CARRY((!\inst1_rtl_0|auto_generated|cntr1|counter_comb_bita4~COUT ) # (!\inst1_rtl_0|auto_generated|cntr1|counter_reg_bit [5]))

	.dataa(gnd),
	.datab(\inst1_rtl_0|auto_generated|cntr1|counter_reg_bit [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1_rtl_0|auto_generated|cntr1|counter_comb_bita4~COUT ),
	.combout(\inst1_rtl_0|auto_generated|cntr1|counter_comb_bita5~combout ),
	.cout(\inst1_rtl_0|auto_generated|cntr1|counter_comb_bita5~COUT ));
// synopsys translate_off
defparam \inst1_rtl_0|auto_generated|cntr1|counter_comb_bita5 .lut_mask = 16'h3C3F;
defparam \inst1_rtl_0|auto_generated|cntr1|counter_comb_bita5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y42_N4
cycloneive_lcell_comb \inst1_rtl_0|auto_generated|cntr1|counter_reg_bit[5]~5 (
// Equation(s):
// \inst1_rtl_0|auto_generated|cntr1|counter_reg_bit[5]~5_combout  = (!\inst1_rtl_0|auto_generated|cntr1|counter_comb_bita5~0_combout  & (\inst1_rtl_0|auto_generated|cntr1|counter_comb_bita5~combout  & 
// ((!\inst1_rtl_0|auto_generated|cntr1|cmpr4|aneb_result_wire[0]~0_combout ) # (!\inst1_rtl_0|auto_generated|cntr1|cmpr4|aneb_result_wire[0]~1_combout ))))

	.dataa(\inst1_rtl_0|auto_generated|cntr1|cmpr4|aneb_result_wire[0]~1_combout ),
	.datab(\inst1_rtl_0|auto_generated|cntr1|cmpr4|aneb_result_wire[0]~0_combout ),
	.datac(\inst1_rtl_0|auto_generated|cntr1|counter_comb_bita5~0_combout ),
	.datad(\inst1_rtl_0|auto_generated|cntr1|counter_comb_bita5~combout ),
	.cin(gnd),
	.combout(\inst1_rtl_0|auto_generated|cntr1|counter_reg_bit[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst1_rtl_0|auto_generated|cntr1|counter_reg_bit[5]~5 .lut_mask = 16'h0700;
defparam \inst1_rtl_0|auto_generated|cntr1|counter_reg_bit[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y42_N5
dffeas \inst1_rtl_0|auto_generated|cntr1|counter_reg_bit[5] (
	.clk(\inst185~clkctrl_outclk ),
	.d(\inst1_rtl_0|auto_generated|cntr1|counter_reg_bit[5]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1_rtl_0|auto_generated|cntr1|counter_reg_bit [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1_rtl_0|auto_generated|cntr1|counter_reg_bit[5] .is_wysiwyg = "true";
defparam \inst1_rtl_0|auto_generated|cntr1|counter_reg_bit[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y42_N22
cycloneive_lcell_comb \inst1_rtl_0|auto_generated|cntr1|counter_comb_bita5~0 (
// Equation(s):
// \inst1_rtl_0|auto_generated|cntr1|counter_comb_bita5~0_combout  = !\inst1_rtl_0|auto_generated|cntr1|counter_comb_bita5~COUT 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\inst1_rtl_0|auto_generated|cntr1|counter_comb_bita5~COUT ),
	.combout(\inst1_rtl_0|auto_generated|cntr1|counter_comb_bita5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1_rtl_0|auto_generated|cntr1|counter_comb_bita5~0 .lut_mask = 16'h0F0F;
defparam \inst1_rtl_0|auto_generated|cntr1|counter_comb_bita5~0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y42_N6
cycloneive_lcell_comb \inst1_rtl_0|auto_generated|cntr1|counter_reg_bit[1]~1 (
// Equation(s):
// \inst1_rtl_0|auto_generated|cntr1|counter_reg_bit[1]~1_combout  = (\inst1_rtl_0|auto_generated|cntr1|counter_comb_bita1~combout  & (!\inst1_rtl_0|auto_generated|cntr1|counter_comb_bita5~0_combout  & 
// ((!\inst1_rtl_0|auto_generated|cntr1|cmpr4|aneb_result_wire[0]~1_combout ) # (!\inst1_rtl_0|auto_generated|cntr1|cmpr4|aneb_result_wire[0]~0_combout ))))

	.dataa(\inst1_rtl_0|auto_generated|cntr1|counter_comb_bita1~combout ),
	.datab(\inst1_rtl_0|auto_generated|cntr1|cmpr4|aneb_result_wire[0]~0_combout ),
	.datac(\inst1_rtl_0|auto_generated|cntr1|counter_comb_bita5~0_combout ),
	.datad(\inst1_rtl_0|auto_generated|cntr1|cmpr4|aneb_result_wire[0]~1_combout ),
	.cin(gnd),
	.combout(\inst1_rtl_0|auto_generated|cntr1|counter_reg_bit[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst1_rtl_0|auto_generated|cntr1|counter_reg_bit[1]~1 .lut_mask = 16'h020A;
defparam \inst1_rtl_0|auto_generated|cntr1|counter_reg_bit[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y42_N7
dffeas \inst1_rtl_0|auto_generated|cntr1|counter_reg_bit[1] (
	.clk(\inst185~clkctrl_outclk ),
	.d(\inst1_rtl_0|auto_generated|cntr1|counter_reg_bit[1]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1_rtl_0|auto_generated|cntr1|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1_rtl_0|auto_generated|cntr1|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \inst1_rtl_0|auto_generated|cntr1|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y42_N28
cycloneive_lcell_comb \inst1_rtl_0|auto_generated|cntr1|cmpr4|aneb_result_wire[0]~1 (
// Equation(s):
// \inst1_rtl_0|auto_generated|cntr1|cmpr4|aneb_result_wire[0]~1_combout  = (\inst1_rtl_0|auto_generated|cntr1|counter_reg_bit [1] & !\inst1_rtl_0|auto_generated|cntr1|counter_reg_bit [0])

	.dataa(\inst1_rtl_0|auto_generated|cntr1|counter_reg_bit [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst1_rtl_0|auto_generated|cntr1|counter_reg_bit [0]),
	.cin(gnd),
	.combout(\inst1_rtl_0|auto_generated|cntr1|cmpr4|aneb_result_wire[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst1_rtl_0|auto_generated|cntr1|cmpr4|aneb_result_wire[0]~1 .lut_mask = 16'h00AA;
defparam \inst1_rtl_0|auto_generated|cntr1|cmpr4|aneb_result_wire[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y42_N26
cycloneive_lcell_comb \inst1_rtl_0|auto_generated|cntr1|counter_reg_bit[3]~3 (
// Equation(s):
// \inst1_rtl_0|auto_generated|cntr1|counter_reg_bit[3]~3_combout  = (!\inst1_rtl_0|auto_generated|cntr1|counter_comb_bita5~0_combout  & (\inst1_rtl_0|auto_generated|cntr1|counter_comb_bita3~combout  & 
// ((!\inst1_rtl_0|auto_generated|cntr1|cmpr4|aneb_result_wire[0]~0_combout ) # (!\inst1_rtl_0|auto_generated|cntr1|cmpr4|aneb_result_wire[0]~1_combout ))))

	.dataa(\inst1_rtl_0|auto_generated|cntr1|cmpr4|aneb_result_wire[0]~1_combout ),
	.datab(\inst1_rtl_0|auto_generated|cntr1|cmpr4|aneb_result_wire[0]~0_combout ),
	.datac(\inst1_rtl_0|auto_generated|cntr1|counter_comb_bita5~0_combout ),
	.datad(\inst1_rtl_0|auto_generated|cntr1|counter_comb_bita3~combout ),
	.cin(gnd),
	.combout(\inst1_rtl_0|auto_generated|cntr1|counter_reg_bit[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst1_rtl_0|auto_generated|cntr1|counter_reg_bit[3]~3 .lut_mask = 16'h0700;
defparam \inst1_rtl_0|auto_generated|cntr1|counter_reg_bit[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y42_N27
dffeas \inst1_rtl_0|auto_generated|cntr1|counter_reg_bit[3] (
	.clk(\inst185~clkctrl_outclk ),
	.d(\inst1_rtl_0|auto_generated|cntr1|counter_reg_bit[3]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1_rtl_0|auto_generated|cntr1|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1_rtl_0|auto_generated|cntr1|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \inst1_rtl_0|auto_generated|cntr1|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y42_N2
cycloneive_lcell_comb \inst1_rtl_0|auto_generated|cntr1|cmpr4|aneb_result_wire[0]~0 (
// Equation(s):
// \inst1_rtl_0|auto_generated|cntr1|cmpr4|aneb_result_wire[0]~0_combout  = (\inst1_rtl_0|auto_generated|cntr1|counter_reg_bit [3] & (\inst1_rtl_0|auto_generated|cntr1|counter_reg_bit [4] & (\inst1_rtl_0|auto_generated|cntr1|counter_reg_bit [5] & 
// \inst1_rtl_0|auto_generated|cntr1|counter_reg_bit [2])))

	.dataa(\inst1_rtl_0|auto_generated|cntr1|counter_reg_bit [3]),
	.datab(\inst1_rtl_0|auto_generated|cntr1|counter_reg_bit [4]),
	.datac(\inst1_rtl_0|auto_generated|cntr1|counter_reg_bit [5]),
	.datad(\inst1_rtl_0|auto_generated|cntr1|counter_reg_bit [2]),
	.cin(gnd),
	.combout(\inst1_rtl_0|auto_generated|cntr1|cmpr4|aneb_result_wire[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1_rtl_0|auto_generated|cntr1|cmpr4|aneb_result_wire[0]~0 .lut_mask = 16'h8000;
defparam \inst1_rtl_0|auto_generated|cntr1|cmpr4|aneb_result_wire[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y42_N0
cycloneive_lcell_comb \inst1_rtl_0|auto_generated|cntr1|counter_reg_bit[0]~0 (
// Equation(s):
// \inst1_rtl_0|auto_generated|cntr1|counter_reg_bit[0]~0_combout  = (\inst1_rtl_0|auto_generated|cntr1|counter_comb_bita0~combout  & (!\inst1_rtl_0|auto_generated|cntr1|counter_comb_bita5~0_combout  & 
// ((!\inst1_rtl_0|auto_generated|cntr1|cmpr4|aneb_result_wire[0]~1_combout ) # (!\inst1_rtl_0|auto_generated|cntr1|cmpr4|aneb_result_wire[0]~0_combout ))))

	.dataa(\inst1_rtl_0|auto_generated|cntr1|counter_comb_bita0~combout ),
	.datab(\inst1_rtl_0|auto_generated|cntr1|cmpr4|aneb_result_wire[0]~0_combout ),
	.datac(\inst1_rtl_0|auto_generated|cntr1|counter_comb_bita5~0_combout ),
	.datad(\inst1_rtl_0|auto_generated|cntr1|cmpr4|aneb_result_wire[0]~1_combout ),
	.cin(gnd),
	.combout(\inst1_rtl_0|auto_generated|cntr1|counter_reg_bit[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1_rtl_0|auto_generated|cntr1|counter_reg_bit[0]~0 .lut_mask = 16'h020A;
defparam \inst1_rtl_0|auto_generated|cntr1|counter_reg_bit[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y42_N1
dffeas \inst1_rtl_0|auto_generated|cntr1|counter_reg_bit[0] (
	.clk(\inst185~clkctrl_outclk ),
	.d(\inst1_rtl_0|auto_generated|cntr1|counter_reg_bit[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1_rtl_0|auto_generated|cntr1|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1_rtl_0|auto_generated|cntr1|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \inst1_rtl_0|auto_generated|cntr1|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: M9K_X37_Y42_N0
cycloneive_ram_block \inst1_rtl_0|auto_generated|altsyncram2|ram_block3a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst185~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\inst~q }),
	.portaaddr({\inst1_rtl_0|auto_generated|cntr1|counter_reg_bit [5],\inst1_rtl_0|auto_generated|cntr1|counter_reg_bit [4],\inst1_rtl_0|auto_generated|cntr1|counter_reg_bit [3],\inst1_rtl_0|auto_generated|cntr1|counter_reg_bit [2],\inst1_rtl_0|auto_generated|cntr1|counter_reg_bit [1],
\inst1_rtl_0|auto_generated|cntr1|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(36'b000000000000000000000000000000000000),
	.portbaddr({\inst1_rtl_0|auto_generated|cntr1|counter_reg_bit [5],\inst1_rtl_0|auto_generated|cntr1|counter_reg_bit [4],\inst1_rtl_0|auto_generated|cntr1|counter_reg_bit [3],\inst1_rtl_0|auto_generated|cntr1|counter_reg_bit [2],\inst1_rtl_0|auto_generated|cntr1|counter_reg_bit [1],
\inst1_rtl_0|auto_generated|cntr1|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst1_rtl_0|auto_generated|altsyncram2|ram_block3a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst1_rtl_0|auto_generated|altsyncram2|ram_block3a0 .data_interleave_offset_in_bits = 1;
defparam \inst1_rtl_0|auto_generated|altsyncram2|ram_block3a0 .data_interleave_width_in_bits = 1;
defparam \inst1_rtl_0|auto_generated|altsyncram2|ram_block3a0 .logical_ram_name = "altshift_taps:inst1_rtl_0|shift_taps_e6m:auto_generated|altsyncram_ae81:altsyncram2|ALTSYNCRAM";
defparam \inst1_rtl_0|auto_generated|altsyncram2|ram_block3a0 .mixed_port_feed_through_mode = "old";
defparam \inst1_rtl_0|auto_generated|altsyncram2|ram_block3a0 .operation_mode = "dual_port";
defparam \inst1_rtl_0|auto_generated|altsyncram2|ram_block3a0 .port_a_address_clear = "none";
defparam \inst1_rtl_0|auto_generated|altsyncram2|ram_block3a0 .port_a_address_width = 6;
defparam \inst1_rtl_0|auto_generated|altsyncram2|ram_block3a0 .port_a_byte_enable_clock = "none";
defparam \inst1_rtl_0|auto_generated|altsyncram2|ram_block3a0 .port_a_data_out_clear = "none";
defparam \inst1_rtl_0|auto_generated|altsyncram2|ram_block3a0 .port_a_data_out_clock = "none";
defparam \inst1_rtl_0|auto_generated|altsyncram2|ram_block3a0 .port_a_data_width = 36;
defparam \inst1_rtl_0|auto_generated|altsyncram2|ram_block3a0 .port_a_first_address = 0;
defparam \inst1_rtl_0|auto_generated|altsyncram2|ram_block3a0 .port_a_first_bit_number = 0;
defparam \inst1_rtl_0|auto_generated|altsyncram2|ram_block3a0 .port_a_last_address = 63;
defparam \inst1_rtl_0|auto_generated|altsyncram2|ram_block3a0 .port_a_logical_ram_depth = 63;
defparam \inst1_rtl_0|auto_generated|altsyncram2|ram_block3a0 .port_a_logical_ram_width = 1;
defparam \inst1_rtl_0|auto_generated|altsyncram2|ram_block3a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1_rtl_0|auto_generated|altsyncram2|ram_block3a0 .port_b_address_clear = "none";
defparam \inst1_rtl_0|auto_generated|altsyncram2|ram_block3a0 .port_b_address_clock = "clock0";
defparam \inst1_rtl_0|auto_generated|altsyncram2|ram_block3a0 .port_b_address_width = 6;
defparam \inst1_rtl_0|auto_generated|altsyncram2|ram_block3a0 .port_b_data_out_clear = "none";
defparam \inst1_rtl_0|auto_generated|altsyncram2|ram_block3a0 .port_b_data_out_clock = "clock0";
defparam \inst1_rtl_0|auto_generated|altsyncram2|ram_block3a0 .port_b_data_width = 36;
defparam \inst1_rtl_0|auto_generated|altsyncram2|ram_block3a0 .port_b_first_address = 0;
defparam \inst1_rtl_0|auto_generated|altsyncram2|ram_block3a0 .port_b_first_bit_number = 0;
defparam \inst1_rtl_0|auto_generated|altsyncram2|ram_block3a0 .port_b_last_address = 63;
defparam \inst1_rtl_0|auto_generated|altsyncram2|ram_block3a0 .port_b_logical_ram_depth = 63;
defparam \inst1_rtl_0|auto_generated|altsyncram2|ram_block3a0 .port_b_logical_ram_width = 1;
defparam \inst1_rtl_0|auto_generated|altsyncram2|ram_block3a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1_rtl_0|auto_generated|altsyncram2|ram_block3a0 .port_b_read_enable_clock = "clock0";
defparam \inst1_rtl_0|auto_generated|altsyncram2|ram_block3a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X36_Y42_N26
cycloneive_lcell_comb \inst66~feeder (
// Equation(s):
// \inst66~feeder_combout  = \inst1_rtl_0|auto_generated|altsyncram2|ram_block3a0~portbdataout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst1_rtl_0|auto_generated|altsyncram2|ram_block3a0~portbdataout ),
	.cin(gnd),
	.combout(\inst66~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst66~feeder .lut_mask = 16'hFF00;
defparam \inst66~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y42_N27
dffeas inst66(
	.clk(\inst185~clkctrl_outclk ),
	.d(\inst66~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst66~q ),
	.prn(vcc));
// synopsys translate_off
defparam inst66.is_wysiwyg = "true";
defparam inst66.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y42_N18
cycloneive_lcell_comb \inst67~feeder (
// Equation(s):
// \inst67~feeder_combout  = \inst66~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst66~q ),
	.cin(gnd),
	.combout(\inst67~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst67~feeder .lut_mask = 16'hFF00;
defparam \inst67~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y42_N19
dffeas inst67(
	.clk(\inst185~clkctrl_outclk ),
	.d(\inst67~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst67~q ),
	.prn(vcc));
// synopsys translate_off
defparam inst67.is_wysiwyg = "true";
defparam inst67.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y42_N16
cycloneive_lcell_comb \inst68~feeder (
// Equation(s):
// \inst68~feeder_combout  = \inst67~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst67~q ),
	.cin(gnd),
	.combout(\inst68~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst68~feeder .lut_mask = 16'hFF00;
defparam \inst68~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y42_N17
dffeas inst68(
	.clk(\inst185~clkctrl_outclk ),
	.d(\inst68~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst68~q ),
	.prn(vcc));
// synopsys translate_off
defparam inst68.is_wysiwyg = "true";
defparam inst68.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y42_N12
cycloneive_lcell_comb \inst69~feeder (
// Equation(s):
// \inst69~feeder_combout  = \inst68~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst68~q ),
	.cin(gnd),
	.combout(\inst69~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst69~feeder .lut_mask = 16'hFF00;
defparam \inst69~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y42_N13
dffeas inst69(
	.clk(\inst185~clkctrl_outclk ),
	.d(\inst69~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst69~q ),
	.prn(vcc));
// synopsys translate_off
defparam inst69.is_wysiwyg = "true";
defparam inst69.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y42_N2
cycloneive_lcell_comb \inst70~feeder (
// Equation(s):
// \inst70~feeder_combout  = \inst69~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst69~q ),
	.cin(gnd),
	.combout(\inst70~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst70~feeder .lut_mask = 16'hFF00;
defparam \inst70~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y42_N3
dffeas inst70(
	.clk(\inst185~clkctrl_outclk ),
	.d(\inst70~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst70~q ),
	.prn(vcc));
// synopsys translate_off
defparam inst70.is_wysiwyg = "true";
defparam inst70.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y42_N28
cycloneive_lcell_comb \inst71~feeder (
// Equation(s):
// \inst71~feeder_combout  = \inst70~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst70~q ),
	.cin(gnd),
	.combout(\inst71~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst71~feeder .lut_mask = 16'hFF00;
defparam \inst71~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y42_N29
dffeas inst71(
	.clk(\inst185~clkctrl_outclk ),
	.d(\inst71~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst71~q ),
	.prn(vcc));
// synopsys translate_off
defparam inst71.is_wysiwyg = "true";
defparam inst71.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y42_N10
cycloneive_lcell_comb \inst72~feeder (
// Equation(s):
// \inst72~feeder_combout  = \inst71~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst71~q ),
	.cin(gnd),
	.combout(\inst72~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst72~feeder .lut_mask = 16'hFF00;
defparam \inst72~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y42_N11
dffeas inst72(
	.clk(\inst185~clkctrl_outclk ),
	.d(\inst72~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst72~q ),
	.prn(vcc));
// synopsys translate_off
defparam inst72.is_wysiwyg = "true";
defparam inst72.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y42_N24
cycloneive_lcell_comb \inst73~feeder (
// Equation(s):
// \inst73~feeder_combout  = \inst72~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst72~q ),
	.cin(gnd),
	.combout(\inst73~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst73~feeder .lut_mask = 16'hFF00;
defparam \inst73~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y42_N25
dffeas inst73(
	.clk(\inst185~clkctrl_outclk ),
	.d(\inst73~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst73~q ),
	.prn(vcc));
// synopsys translate_off
defparam inst73.is_wysiwyg = "true";
defparam inst73.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y42_N2
cycloneive_lcell_comb \inst74~feeder (
// Equation(s):
// \inst74~feeder_combout  = \inst73~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst73~q ),
	.cin(gnd),
	.combout(\inst74~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst74~feeder .lut_mask = 16'hFF00;
defparam \inst74~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y42_N3
dffeas inst74(
	.clk(\inst185~clkctrl_outclk ),
	.d(\inst74~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst74~q ),
	.prn(vcc));
// synopsys translate_off
defparam inst74.is_wysiwyg = "true";
defparam inst74.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y42_N16
cycloneive_lcell_comb \inst75~feeder (
// Equation(s):
// \inst75~feeder_combout  = \inst74~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst74~q ),
	.cin(gnd),
	.combout(\inst75~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst75~feeder .lut_mask = 16'hFF00;
defparam \inst75~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y42_N17
dffeas inst75(
	.clk(\inst185~clkctrl_outclk ),
	.d(\inst75~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst75~q ),
	.prn(vcc));
// synopsys translate_off
defparam inst75.is_wysiwyg = "true";
defparam inst75.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y42_N10
cycloneive_lcell_comb \inst76~feeder (
// Equation(s):
// \inst76~feeder_combout  = \inst75~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst75~q ),
	.cin(gnd),
	.combout(\inst76~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst76~feeder .lut_mask = 16'hFF00;
defparam \inst76~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y42_N11
dffeas inst76(
	.clk(\inst185~clkctrl_outclk ),
	.d(\inst76~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst76~q ),
	.prn(vcc));
// synopsys translate_off
defparam inst76.is_wysiwyg = "true";
defparam inst76.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y42_N0
cycloneive_lcell_comb \inst77~feeder (
// Equation(s):
// \inst77~feeder_combout  = \inst76~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst76~q ),
	.cin(gnd),
	.combout(\inst77~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst77~feeder .lut_mask = 16'hFF00;
defparam \inst77~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y42_N1
dffeas inst77(
	.clk(\inst185~clkctrl_outclk ),
	.d(\inst77~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst77~q ),
	.prn(vcc));
// synopsys translate_off
defparam inst77.is_wysiwyg = "true";
defparam inst77.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y42_N6
cycloneive_lcell_comb \inst78~feeder (
// Equation(s):
// \inst78~feeder_combout  = \inst77~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst77~q ),
	.cin(gnd),
	.combout(\inst78~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst78~feeder .lut_mask = 16'hFF00;
defparam \inst78~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y42_N7
dffeas inst78(
	.clk(\inst185~clkctrl_outclk ),
	.d(\inst78~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst78~q ),
	.prn(vcc));
// synopsys translate_off
defparam inst78.is_wysiwyg = "true";
defparam inst78.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y42_N24
cycloneive_lcell_comb \inst79~feeder (
// Equation(s):
// \inst79~feeder_combout  = \inst78~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst78~q ),
	.cin(gnd),
	.combout(\inst79~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst79~feeder .lut_mask = 16'hFF00;
defparam \inst79~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y42_N25
dffeas inst79(
	.clk(\inst185~clkctrl_outclk ),
	.d(\inst79~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst79~q ),
	.prn(vcc));
// synopsys translate_off
defparam inst79.is_wysiwyg = "true";
defparam inst79.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y42_N22
cycloneive_lcell_comb \inst80~feeder (
// Equation(s):
// \inst80~feeder_combout  = \inst79~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst79~q ),
	.cin(gnd),
	.combout(\inst80~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst80~feeder .lut_mask = 16'hFF00;
defparam \inst80~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y42_N23
dffeas inst80(
	.clk(\inst185~clkctrl_outclk ),
	.d(\inst80~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst80~q ),
	.prn(vcc));
// synopsys translate_off
defparam inst80.is_wysiwyg = "true";
defparam inst80.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y42_N12
cycloneive_lcell_comb \inst81~feeder (
// Equation(s):
// \inst81~feeder_combout  = \inst80~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst80~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst81~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst81~feeder .lut_mask = 16'hF0F0;
defparam \inst81~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y42_N13
dffeas inst81(
	.clk(\inst185~clkctrl_outclk ),
	.d(\inst81~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst81~q ),
	.prn(vcc));
// synopsys translate_off
defparam inst81.is_wysiwyg = "true";
defparam inst81.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y42_N14
cycloneive_lcell_comb \inst82~feeder (
// Equation(s):
// \inst82~feeder_combout  = \inst81~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst81~q ),
	.cin(gnd),
	.combout(\inst82~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst82~feeder .lut_mask = 16'hFF00;
defparam \inst82~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y42_N15
dffeas inst82(
	.clk(\inst185~clkctrl_outclk ),
	.d(\inst82~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst82~q ),
	.prn(vcc));
// synopsys translate_off
defparam inst82.is_wysiwyg = "true";
defparam inst82.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y42_N4
cycloneive_lcell_comb \inst83~feeder (
// Equation(s):
// \inst83~feeder_combout  = \inst82~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst82~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst83~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst83~feeder .lut_mask = 16'hF0F0;
defparam \inst83~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y42_N5
dffeas inst83(
	.clk(\inst185~clkctrl_outclk ),
	.d(\inst83~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst83~q ),
	.prn(vcc));
// synopsys translate_off
defparam inst83.is_wysiwyg = "true";
defparam inst83.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y42_N30
cycloneive_lcell_comb \inst84~feeder (
// Equation(s):
// \inst84~feeder_combout  = \inst83~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst83~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst84~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst84~feeder .lut_mask = 16'hF0F0;
defparam \inst84~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y42_N31
dffeas inst84(
	.clk(\inst185~clkctrl_outclk ),
	.d(\inst84~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst84~q ),
	.prn(vcc));
// synopsys translate_off
defparam inst84.is_wysiwyg = "true";
defparam inst84.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y42_N8
cycloneive_lcell_comb \inst85~feeder (
// Equation(s):
// \inst85~feeder_combout  = \inst84~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst84~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst85~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst85~feeder .lut_mask = 16'hF0F0;
defparam \inst85~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y42_N9
dffeas inst85(
	.clk(\inst185~clkctrl_outclk ),
	.d(\inst85~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst85~q ),
	.prn(vcc));
// synopsys translate_off
defparam inst85.is_wysiwyg = "true";
defparam inst85.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y42_N28
cycloneive_lcell_comb \inst86~feeder (
// Equation(s):
// \inst86~feeder_combout  = \inst85~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst85~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst86~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst86~feeder .lut_mask = 16'hF0F0;
defparam \inst86~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y42_N29
dffeas inst86(
	.clk(\inst185~clkctrl_outclk ),
	.d(\inst86~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst86~q ),
	.prn(vcc));
// synopsys translate_off
defparam inst86.is_wysiwyg = "true";
defparam inst86.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y42_N18
cycloneive_lcell_comb \inst87~feeder (
// Equation(s):
// \inst87~feeder_combout  = \inst86~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst86~q ),
	.cin(gnd),
	.combout(\inst87~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst87~feeder .lut_mask = 16'hFF00;
defparam \inst87~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y42_N19
dffeas inst87(
	.clk(\inst185~clkctrl_outclk ),
	.d(\inst87~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst87~q ),
	.prn(vcc));
// synopsys translate_off
defparam inst87.is_wysiwyg = "true";
defparam inst87.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y42_N20
cycloneive_lcell_comb \inst88~feeder (
// Equation(s):
// \inst88~feeder_combout  = \inst87~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst87~q ),
	.cin(gnd),
	.combout(\inst88~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst88~feeder .lut_mask = 16'hFF00;
defparam \inst88~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y42_N21
dffeas inst88(
	.clk(\inst185~clkctrl_outclk ),
	.d(\inst88~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst88~q ),
	.prn(vcc));
// synopsys translate_off
defparam inst88.is_wysiwyg = "true";
defparam inst88.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y40_N26
cycloneive_lcell_comb \inst89~feeder (
// Equation(s):
// \inst89~feeder_combout  = \inst88~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst88~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst89~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst89~feeder .lut_mask = 16'hF0F0;
defparam \inst89~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y40_N27
dffeas inst89(
	.clk(\inst185~clkctrl_outclk ),
	.d(\inst89~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst89~q ),
	.prn(vcc));
// synopsys translate_off
defparam inst89.is_wysiwyg = "true";
defparam inst89.power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y40_N5
dffeas inst90(
	.clk(\inst185~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst89~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst90~q ),
	.prn(vcc));
// synopsys translate_off
defparam inst90.is_wysiwyg = "true";
defparam inst90.power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y40_N23
dffeas inst91(
	.clk(\inst185~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst90~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst91~q ),
	.prn(vcc));
// synopsys translate_off
defparam inst91.is_wysiwyg = "true";
defparam inst91.power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y40_N21
dffeas inst92(
	.clk(\inst185~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst91~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst92~q ),
	.prn(vcc));
// synopsys translate_off
defparam inst92.is_wysiwyg = "true";
defparam inst92.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y40_N20
cycloneive_lcell_comb \inst295|1~0 (
// Equation(s):
// \inst295|1~0_combout  = \inst92~q  $ (\inst1_rtl_0|auto_generated|altsyncram2|ram_block3a0~portbdataout  $ (((\inst91~q  & \inst90~q ))))

	.dataa(\inst91~q ),
	.datab(\inst90~q ),
	.datac(\inst92~q ),
	.datad(\inst1_rtl_0|auto_generated|altsyncram2|ram_block3a0~portbdataout ),
	.cin(gnd),
	.combout(\inst295|1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst295|1~0 .lut_mask = 16'h8778;
defparam \inst295|1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y41_N30
cycloneive_lcell_comb \inst297|1~0 (
// Equation(s):
// \inst297|1~0_combout  = \Register_C_111~q  $ (\Register_C_1_rtl_0|auto_generated|altsyncram2|ram_block3a0~portbdataout  $ (((\Register_C_110~q ) # (\Register_C_109~q ))))

	.dataa(\Register_C_110~q ),
	.datab(\Register_C_109~q ),
	.datac(\Register_C_111~q ),
	.datad(\Register_C_1_rtl_0|auto_generated|altsyncram2|ram_block3a0~portbdataout ),
	.cin(gnd),
	.combout(\inst297|1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst297|1~0 .lut_mask = 16'hE11E;
defparam \inst297|1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneive_clkctrl \clkn~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clkn~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clkn~inputclkctrl_outclk ));
// synopsys translate_off
defparam \clkn~inputclkctrl .clock_type = "global clock";
defparam \clkn~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X3_Y47_N4
cycloneive_lcell_comb \inst177~0 (
// Equation(s):
// \inst177~0_combout  = !\inst177~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst177~q ),
	.cin(gnd),
	.combout(\inst177~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst177~0 .lut_mask = 16'h00FF;
defparam \inst177~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y47_N26
cycloneive_lcell_comb \inst177~feeder (
// Equation(s):
// \inst177~feeder_combout  = \inst177~0_combout 

	.dataa(\inst177~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst177~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst177~feeder .lut_mask = 16'hAAAA;
defparam \inst177~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X3_Y47_N27
dffeas inst177(
	.clk(\inst185~clkctrl_outclk ),
	.d(\inst177~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst177~q ),
	.prn(vcc));
// synopsys translate_off
defparam inst177.is_wysiwyg = "true";
defparam inst177.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y47_N18
cycloneive_lcell_comb \inst178~0 (
// Equation(s):
// \inst178~0_combout  = !\inst178~q 

	.dataa(\inst178~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst178~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst178~0 .lut_mask = 16'h5555;
defparam \inst178~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y47_N28
cycloneive_lcell_comb \inst178~feeder (
// Equation(s):
// \inst178~feeder_combout  = \inst178~0_combout 

	.dataa(\inst178~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst178~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst178~feeder .lut_mask = 16'hAAAA;
defparam \inst178~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X2_Y47_N29
dffeas inst178(
	.clk(!\inst177~q ),
	.d(\inst178~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst178~q ),
	.prn(vcc));
// synopsys translate_off
defparam inst178.is_wysiwyg = "true";
defparam inst178.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y47_N24
cycloneive_lcell_comb \inst179~0 (
// Equation(s):
// \inst179~0_combout  = !\inst179~q 

	.dataa(gnd),
	.datab(\inst179~q ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst179~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst179~0 .lut_mask = 16'h3333;
defparam \inst179~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y47_N14
cycloneive_lcell_comb \inst179~feeder (
// Equation(s):
// \inst179~feeder_combout  = \inst179~0_combout 

	.dataa(gnd),
	.datab(\inst179~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst179~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst179~feeder .lut_mask = 16'hCCCC;
defparam \inst179~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X2_Y47_N15
dffeas inst179(
	.clk(!\inst178~q ),
	.d(\inst179~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst179~q ),
	.prn(vcc));
// synopsys translate_off
defparam inst179.is_wysiwyg = "true";
defparam inst179.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y47_N18
cycloneive_lcell_comb \inst180~0 (
// Equation(s):
// \inst180~0_combout  = !\inst180~q 

	.dataa(\inst180~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst180~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst180~0 .lut_mask = 16'h5555;
defparam \inst180~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y47_N28
cycloneive_lcell_comb \inst180~feeder (
// Equation(s):
// \inst180~feeder_combout  = \inst180~0_combout 

	.dataa(\inst180~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst180~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst180~feeder .lut_mask = 16'hAAAA;
defparam \inst180~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y47_N29
dffeas inst180(
	.clk(!\inst179~q ),
	.d(\inst180~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst180~q ),
	.prn(vcc));
// synopsys translate_off
defparam inst180.is_wysiwyg = "true";
defparam inst180.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y47_N0
cycloneive_lcell_comb \inst181~0 (
// Equation(s):
// \inst181~0_combout  = !\inst181~q 

	.dataa(gnd),
	.datab(\inst181~q ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst181~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst181~0 .lut_mask = 16'h3333;
defparam \inst181~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y47_N14
cycloneive_lcell_comb \inst181~feeder (
// Equation(s):
// \inst181~feeder_combout  = \inst181~0_combout 

	.dataa(gnd),
	.datab(\inst181~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst181~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst181~feeder .lut_mask = 16'hCCCC;
defparam \inst181~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y47_N15
dffeas inst181(
	.clk(!\inst180~q ),
	.d(\inst181~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst181~q ),
	.prn(vcc));
// synopsys translate_off
defparam inst181.is_wysiwyg = "true";
defparam inst181.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y44_N18
cycloneive_lcell_comb \inst182~0 (
// Equation(s):
// \inst182~0_combout  = !\inst182~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst182~q ),
	.cin(gnd),
	.combout(\inst182~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst182~0 .lut_mask = 16'h00FF;
defparam \inst182~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y44_N12
cycloneive_lcell_comb \inst182~feeder (
// Equation(s):
// \inst182~feeder_combout  = \inst182~0_combout 

	.dataa(\inst182~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst182~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst182~feeder .lut_mask = 16'hAAAA;
defparam \inst182~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X2_Y44_N13
dffeas inst182(
	.clk(!\inst181~q ),
	.d(\inst182~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst182~q ),
	.prn(vcc));
// synopsys translate_off
defparam inst182.is_wysiwyg = "true";
defparam inst182.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y44_N0
cycloneive_lcell_comb \inst183~0 (
// Equation(s):
// \inst183~0_combout  = !\inst183~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst183~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst183~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst183~0 .lut_mask = 16'h0F0F;
defparam \inst183~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y44_N2
cycloneive_lcell_comb \inst183~feeder (
// Equation(s):
// \inst183~feeder_combout  = \inst183~0_combout 

	.dataa(gnd),
	.datab(\inst183~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst183~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst183~feeder .lut_mask = 16'hCCCC;
defparam \inst183~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X2_Y44_N3
dffeas inst183(
	.clk(!\inst182~q ),
	.d(\inst183~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst183~q ),
	.prn(vcc));
// synopsys translate_off
defparam inst183.is_wysiwyg = "true";
defparam inst183.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y44_N26
cycloneive_lcell_comb \inst184~0 (
// Equation(s):
// \inst184~0_combout  = !\inst184~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst184~q ),
	.cin(gnd),
	.combout(\inst184~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst184~0 .lut_mask = 16'h00FF;
defparam \inst184~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y44_N20
cycloneive_lcell_comb \inst184~feeder (
// Equation(s):
// \inst184~feeder_combout  = \inst184~0_combout 

	.dataa(gnd),
	.datab(\inst184~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst184~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst184~feeder .lut_mask = 16'hCCCC;
defparam \inst184~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y44_N21
dffeas inst184(
	.clk(!\inst183~q ),
	.d(\inst184~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst184~q ),
	.prn(vcc));
// synopsys translate_off
defparam inst184.is_wysiwyg = "true";
defparam inst184.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y46_N10
cycloneive_lcell_comb \inst186~0 (
// Equation(s):
// \inst186~0_combout  = !\inst186~q 

	.dataa(\inst186~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst186~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst186~0 .lut_mask = 16'h5555;
defparam \inst186~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y46_N20
cycloneive_lcell_comb \inst186~feeder (
// Equation(s):
// \inst186~feeder_combout  = \inst186~0_combout 

	.dataa(gnd),
	.datab(\inst186~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst186~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst186~feeder .lut_mask = 16'hCCCC;
defparam \inst186~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y46_N21
dffeas inst186(
	.clk(!\inst184~q ),
	.d(\inst186~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst186~q ),
	.prn(vcc));
// synopsys translate_off
defparam inst186.is_wysiwyg = "true";
defparam inst186.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y46_N18
cycloneive_lcell_comb \inst187~0 (
// Equation(s):
// \inst187~0_combout  = !\inst187~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst187~q ),
	.cin(gnd),
	.combout(\inst187~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst187~0 .lut_mask = 16'h00FF;
defparam \inst187~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y46_N26
cycloneive_lcell_comb \inst187~feeder (
// Equation(s):
// \inst187~feeder_combout  = \inst187~0_combout 

	.dataa(\inst187~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst187~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst187~feeder .lut_mask = 16'hAAAA;
defparam \inst187~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X2_Y46_N27
dffeas inst187(
	.clk(!\inst186~q ),
	.d(\inst187~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst187~q ),
	.prn(vcc));
// synopsys translate_off
defparam inst187.is_wysiwyg = "true";
defparam inst187.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y46_N20
cycloneive_lcell_comb \inst188~0 (
// Equation(s):
// \inst188~0_combout  = !\inst188~q 

	.dataa(gnd),
	.datab(\inst188~q ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst188~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst188~0 .lut_mask = 16'h3333;
defparam \inst188~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y46_N28
cycloneive_lcell_comb \inst188~feeder (
// Equation(s):
// \inst188~feeder_combout  = \inst188~0_combout 

	.dataa(gnd),
	.datab(\inst188~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst188~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst188~feeder .lut_mask = 16'hCCCC;
defparam \inst188~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X2_Y46_N29
dffeas inst188(
	.clk(!\inst187~q ),
	.d(\inst188~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst188~q ),
	.prn(vcc));
// synopsys translate_off
defparam inst188.is_wysiwyg = "true";
defparam inst188.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X3_Y46_N28
cycloneive_lcell_comb \inst190~0 (
// Equation(s):
// \inst190~0_combout  = !\inst190~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst190~q ),
	.cin(gnd),
	.combout(\inst190~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst190~0 .lut_mask = 16'h00FF;
defparam \inst190~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y46_N12
cycloneive_lcell_comb \inst190~feeder (
// Equation(s):
// \inst190~feeder_combout  = \inst190~0_combout 

	.dataa(\inst190~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst190~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst190~feeder .lut_mask = 16'hAAAA;
defparam \inst190~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X3_Y46_N13
dffeas inst190(
	.clk(!\inst188~q ),
	.d(\inst190~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst190~q ),
	.prn(vcc));
// synopsys translate_off
defparam inst190.is_wysiwyg = "true";
defparam inst190.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X3_Y46_N26
cycloneive_lcell_comb \inst191~0 (
// Equation(s):
// \inst191~0_combout  = !\inst191~q 

	.dataa(\inst191~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst191~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst191~0 .lut_mask = 16'h5555;
defparam \inst191~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y46_N30
cycloneive_lcell_comb \inst191~feeder (
// Equation(s):
// \inst191~feeder_combout  = \inst191~0_combout 

	.dataa(\inst191~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst191~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst191~feeder .lut_mask = 16'hAAAA;
defparam \inst191~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X3_Y46_N31
dffeas inst191(
	.clk(!\inst190~q ),
	.d(\inst191~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst191~q ),
	.prn(vcc));
// synopsys translate_off
defparam inst191.is_wysiwyg = "true";
defparam inst191.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X3_Y45_N30
cycloneive_lcell_comb \inst192~0 (
// Equation(s):
// \inst192~0_combout  = !\inst192~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst192~q ),
	.cin(gnd),
	.combout(\inst192~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst192~0 .lut_mask = 16'h00FF;
defparam \inst192~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y45_N20
cycloneive_lcell_comb \inst192~feeder (
// Equation(s):
// \inst192~feeder_combout  = \inst192~0_combout 

	.dataa(gnd),
	.datab(\inst192~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst192~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst192~feeder .lut_mask = 16'hCCCC;
defparam \inst192~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X3_Y45_N21
dffeas inst192(
	.clk(!\inst191~q ),
	.d(\inst192~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst192~q ),
	.prn(vcc));
// synopsys translate_off
defparam inst192.is_wysiwyg = "true";
defparam inst192.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X3_Y45_N24
cycloneive_lcell_comb \inst193~0 (
// Equation(s):
// \inst193~0_combout  = !\inst193~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst193~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst193~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst193~0 .lut_mask = 16'h0F0F;
defparam \inst193~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y45_N16
cycloneive_lcell_comb \inst193~feeder (
// Equation(s):
// \inst193~feeder_combout  = \inst193~0_combout 

	.dataa(gnd),
	.datab(\inst193~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst193~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst193~feeder .lut_mask = 16'hCCCC;
defparam \inst193~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X3_Y45_N17
dffeas inst193(
	.clk(!\inst192~q ),
	.d(\inst193~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst193~q ),
	.prn(vcc));
// synopsys translate_off
defparam inst193.is_wysiwyg = "true";
defparam inst193.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y45_N10
cycloneive_lcell_comb \inst194~0 (
// Equation(s):
// \inst194~0_combout  = !\inst194~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst194~q ),
	.cin(gnd),
	.combout(\inst194~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst194~0 .lut_mask = 16'h00FF;
defparam \inst194~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y45_N4
cycloneive_lcell_comb \inst194~feeder (
// Equation(s):
// \inst194~feeder_combout  = \inst194~0_combout 

	.dataa(gnd),
	.datab(\inst194~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst194~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst194~feeder .lut_mask = 16'hCCCC;
defparam \inst194~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X2_Y45_N5
dffeas inst194(
	.clk(!\inst193~q ),
	.d(\inst194~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst194~q ),
	.prn(vcc));
// synopsys translate_off
defparam inst194.is_wysiwyg = "true";
defparam inst194.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y45_N28
cycloneive_lcell_comb \inst195~0 (
// Equation(s):
// \inst195~0_combout  = !\inst195~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst195~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst195~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst195~0 .lut_mask = 16'h0F0F;
defparam \inst195~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y45_N0
cycloneive_lcell_comb \inst195~feeder (
// Equation(s):
// \inst195~feeder_combout  = \inst195~0_combout 

	.dataa(gnd),
	.datab(\inst195~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst195~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst195~feeder .lut_mask = 16'hCCCC;
defparam \inst195~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X2_Y45_N1
dffeas inst195(
	.clk(!\inst194~q ),
	.d(\inst195~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst195~q ),
	.prn(vcc));
// synopsys translate_off
defparam inst195.is_wysiwyg = "true";
defparam inst195.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y45_N28
cycloneive_lcell_comb \inst196~0 (
// Equation(s):
// \inst196~0_combout  = !\inst196~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst196~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst196~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst196~0 .lut_mask = 16'h0F0F;
defparam \inst196~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y45_N29
dffeas inst196(
	.clk(!\inst195~q ),
	.d(\inst196~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst196~q ),
	.prn(vcc));
// synopsys translate_off
defparam inst196.is_wysiwyg = "true";
defparam inst196.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y46_N12
cycloneive_lcell_comb \inst197~0 (
// Equation(s):
// \inst197~0_combout  = (\inst190~q  & (\inst188~q  & (\inst183~q  & \inst186~q )))

	.dataa(\inst190~q ),
	.datab(\inst188~q ),
	.datac(\inst183~q ),
	.datad(\inst186~q ),
	.cin(gnd),
	.combout(\inst197~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst197~0 .lut_mask = 16'h8000;
defparam \inst197~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y45_N6
cycloneive_lcell_comb inst197(
// Equation(s):
// \inst197~combout  = ((!\inst197~0_combout ) # (!\inst196~q )) # (!\inst195~q )

	.dataa(\inst195~q ),
	.datab(\inst196~q ),
	.datac(\inst197~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst197~combout ),
	.cout());
// synopsys translate_off
defparam inst197.lut_mask = 16'h7F7F;
defparam inst197.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y45_N12
cycloneive_lcell_comb \inst216~feeder (
// Equation(s):
// \inst216~feeder_combout  = \inst197~combout 

	.dataa(gnd),
	.datab(\inst197~combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst216~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst216~feeder .lut_mask = 16'hCCCC;
defparam \inst216~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y45_N2
cycloneive_lcell_comb \inst226~0 (
// Equation(s):
// \inst226~0_combout  = (\encip~input_o  & !\inst216~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\encip~input_o ),
	.datad(\inst216~q ),
	.cin(gnd),
	.combout(\inst226~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst226~0 .lut_mask = 16'h00F0;
defparam \inst226~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y45_N16
cycloneive_lcell_comb inst223(
// Equation(s):
// \inst223~combout  = \inst226~0_combout  $ (((\inst195~q  & (\inst196~q  & \inst197~0_combout ))))

	.dataa(\inst195~q ),
	.datab(\inst196~q ),
	.datac(\inst197~0_combout ),
	.datad(\inst226~0_combout ),
	.cin(gnd),
	.combout(\inst223~combout ),
	.cout());
// synopsys translate_off
defparam inst223.lut_mask = 16'h7F80;
defparam inst223.sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y45_N13
dffeas inst216(
	.clk(\clkn~inputclkctrl_outclk ),
	.d(\inst216~feeder_combout ),
	.asdata(vcc),
	.clrn(!\inst223~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst216~q ),
	.prn(vcc));
// synopsys translate_off
defparam inst216.is_wysiwyg = "true";
defparam inst216.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y44_N28
cycloneive_lcell_comb inst198(
// Equation(s):
// \inst198~combout  = (!\inst188~q ) # (!\inst184~q )

	.dataa(\inst184~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst188~q ),
	.cin(gnd),
	.combout(\inst198~combout ),
	.cout());
// synopsys translate_off
defparam inst198.lut_mask = 16'h55FF;
defparam inst198.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y44_N0
cycloneive_lcell_comb inst218(
// Equation(s):
// \inst218~combout  = (\inst188~q  & (\inst184~q  $ (((\encip~input_o  & !\inst217~q ))))) # (!\inst188~q  & (\encip~input_o  & (!\inst217~q )))

	.dataa(\inst188~q ),
	.datab(\encip~input_o ),
	.datac(\inst217~q ),
	.datad(\inst184~q ),
	.cin(gnd),
	.combout(\inst218~combout ),
	.cout());
// synopsys translate_off
defparam inst218.lut_mask = 16'hA60C;
defparam inst218.sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y44_N1
dffeas inst217(
	.clk(\clkn~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst198~combout ),
	.clrn(!\inst218~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst217~q ),
	.prn(vcc));
// synopsys translate_off
defparam inst217.is_wysiwyg = "true";
defparam inst217.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y44_N14
cycloneive_lcell_comb inst221(
// Equation(s):
// \inst221~combout  = ((\inst217~q ) # (!\encip~input_o )) # (!\inst216~q )

	.dataa(gnd),
	.datab(\inst216~q ),
	.datac(\encip~input_o ),
	.datad(\inst217~q ),
	.cin(gnd),
	.combout(\inst221~combout ),
	.cout());
// synopsys translate_off
defparam inst221.lut_mask = 16'hFF3F;
defparam inst221.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y40_N8
cycloneive_lcell_comb inst219(
// Equation(s):
// \inst219~combout  = (!\inst221~combout  & (\inst295|1~0_combout  $ (\inst297|1~0_combout  $ (\inst296|1~0_combout ))))

	.dataa(\inst295|1~0_combout ),
	.datab(\inst297|1~0_combout ),
	.datac(\inst221~combout ),
	.datad(\inst296|1~0_combout ),
	.cin(gnd),
	.combout(\inst219~combout ),
	.cout());
// synopsys translate_off
defparam inst219.lut_mask = 16'h0906;
defparam inst219.sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y44_N1
cycloneive_io_ibuf \message~input (
	.i(message),
	.ibar(gnd),
	.o(\message~input_o ));
// synopsys translate_off
defparam \message~input .bus_hold = "false";
defparam \message~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X1_Y44_N30
cycloneive_lcell_comb inst465(
// Equation(s):
// \inst465~combout  = (!\inst221~combout  & (\message~input_o  $ (\inst219~combout )))

	.dataa(\message~input_o ),
	.datab(gnd),
	.datac(\inst221~combout ),
	.datad(\inst219~combout ),
	.cin(gnd),
	.combout(\inst465~combout ),
	.cout());
// synopsys translate_off
defparam inst465.lut_mask = 16'h050A;
defparam inst465.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y44_N18
cycloneive_lcell_comb \inst1456~0 (
// Equation(s):
// \inst1456~0_combout  = (\message~input_o  & (!\inst217~q  & (\encip~input_o  & \inst216~q )))

	.dataa(\message~input_o ),
	.datab(\inst217~q ),
	.datac(\encip~input_o ),
	.datad(\inst216~q ),
	.cin(gnd),
	.combout(\inst1456~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1456~0 .lut_mask = 16'h2000;
defparam \inst1456~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y44_N22
cycloneive_lcell_comb \inst220~0 (
// Equation(s):
// \inst220~0_combout  = (\encip~input_o  & !\inst217~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\encip~input_o ),
	.datad(\inst217~q ),
	.cin(gnd),
	.combout(\inst220~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst220~0 .lut_mask = 16'h00F0;
defparam \inst220~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X11_Y73_N22
cycloneive_io_ibuf \Key_1~input (
	.i(Key_1),
	.ibar(gnd),
	.o(\Key_1~input_o ));
// synopsys translate_off
defparam \Key_1~input .bus_hold = "false";
defparam \Key_1~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X100_Y0_N15
cycloneive_io_ibuf \Key_2~input (
	.i(Key_2),
	.ibar(gnd),
	.o(\Key_2~input_o ));
// synopsys translate_off
defparam \Key_2~input .bus_hold = "false";
defparam \Key_2~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X20_Y0_N22
cycloneive_io_ibuf \Key_3~input (
	.i(Key_3),
	.ibar(gnd),
	.o(\Key_3~input_o ));
// synopsys translate_off
defparam \Key_3~input .bus_hold = "false";
defparam \Key_3~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X3_Y0_N15
cycloneive_io_ibuf \Key_4~input (
	.i(Key_4),
	.ibar(gnd),
	.o(\Key_4~input_o ));
// synopsys translate_off
defparam \Key_4~input .bus_hold = "false";
defparam \Key_4~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X20_Y0_N1
cycloneive_io_ibuf \Key_5~input (
	.i(Key_5),
	.ibar(gnd),
	.o(\Key_5~input_o ));
// synopsys translate_off
defparam \Key_5~input .bus_hold = "false";
defparam \Key_5~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X87_Y0_N15
cycloneive_io_ibuf \Key_6~input (
	.i(Key_6),
	.ibar(gnd),
	.o(\Key_6~input_o ));
// synopsys translate_off
defparam \Key_6~input .bus_hold = "false";
defparam \Key_6~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y55_N22
cycloneive_io_ibuf \Key_7~input (
	.i(Key_7),
	.ibar(gnd),
	.o(\Key_7~input_o ));
// synopsys translate_off
defparam \Key_7~input .bus_hold = "false";
defparam \Key_7~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X81_Y73_N15
cycloneive_io_ibuf \Key_8~input (
	.i(Key_8),
	.ibar(gnd),
	.o(\Key_8~input_o ));
// synopsys translate_off
defparam \Key_8~input .bus_hold = "false";
defparam \Key_8~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X72_Y73_N8
cycloneive_io_ibuf \Key_9~input (
	.i(Key_9),
	.ibar(gnd),
	.o(\Key_9~input_o ));
// synopsys translate_off
defparam \Key_9~input .bus_hold = "false";
defparam \Key_9~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X60_Y0_N8
cycloneive_io_ibuf \Key_10~input (
	.i(Key_10),
	.ibar(gnd),
	.o(\Key_10~input_o ));
// synopsys translate_off
defparam \Key_10~input .bus_hold = "false";
defparam \Key_10~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X87_Y73_N1
cycloneive_io_ibuf \Key_11~input (
	.i(Key_11),
	.ibar(gnd),
	.o(\Key_11~input_o ));
// synopsys translate_off
defparam \Key_11~input .bus_hold = "false";
defparam \Key_11~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X49_Y0_N8
cycloneive_io_ibuf \Key_12~input (
	.i(Key_12),
	.ibar(gnd),
	.o(\Key_12~input_o ));
// synopsys translate_off
defparam \Key_12~input .bus_hold = "false";
defparam \Key_12~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X11_Y73_N8
cycloneive_io_ibuf \Key_13~input (
	.i(Key_13),
	.ibar(gnd),
	.o(\Key_13~input_o ));
// synopsys translate_off
defparam \Key_13~input .bus_hold = "false";
defparam \Key_13~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y51_N8
cycloneive_io_ibuf \Key_14~input (
	.i(Key_14),
	.ibar(gnd),
	.o(\Key_14~input_o ));
// synopsys translate_off
defparam \Key_14~input .bus_hold = "false";
defparam \Key_14~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X18_Y0_N8
cycloneive_io_ibuf \Key_15~input (
	.i(Key_15),
	.ibar(gnd),
	.o(\Key_15~input_o ));
// synopsys translate_off
defparam \Key_15~input .bus_hold = "false";
defparam \Key_15~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X102_Y73_N8
cycloneive_io_ibuf \Key_16~input (
	.i(Key_16),
	.ibar(gnd),
	.o(\Key_16~input_o ));
// synopsys translate_off
defparam \Key_16~input .bus_hold = "false";
defparam \Key_16~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X79_Y73_N1
cycloneive_io_ibuf \Key_17~input (
	.i(Key_17),
	.ibar(gnd),
	.o(\Key_17~input_o ));
// synopsys translate_off
defparam \Key_17~input .bus_hold = "false";
defparam \Key_17~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X98_Y0_N15
cycloneive_io_ibuf \Key_18~input (
	.i(Key_18),
	.ibar(gnd),
	.o(\Key_18~input_o ));
// synopsys translate_off
defparam \Key_18~input .bus_hold = "false";
defparam \Key_18~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X107_Y73_N15
cycloneive_io_ibuf \Key_19~input (
	.i(Key_19),
	.ibar(gnd),
	.o(\Key_19~input_o ));
// synopsys translate_off
defparam \Key_19~input .bus_hold = "false";
defparam \Key_19~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X1_Y73_N1
cycloneive_io_ibuf \Key_20~input (
	.i(Key_20),
	.ibar(gnd),
	.o(\Key_20~input_o ));
// synopsys translate_off
defparam \Key_20~input .bus_hold = "false";
defparam \Key_20~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X7_Y0_N8
cycloneive_io_ibuf \Key_21~input (
	.i(Key_21),
	.ibar(gnd),
	.o(\Key_21~input_o ));
// synopsys translate_off
defparam \Key_21~input .bus_hold = "false";
defparam \Key_21~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y10_N22
cycloneive_io_ibuf \Key_22~input (
	.i(Key_22),
	.ibar(gnd),
	.o(\Key_22~input_o ));
// synopsys translate_off
defparam \Key_22~input .bus_hold = "false";
defparam \Key_22~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y15_N15
cycloneive_io_ibuf \Key_23~input (
	.i(Key_23),
	.ibar(gnd),
	.o(\Key_23~input_o ));
// synopsys translate_off
defparam \Key_23~input .bus_hold = "false";
defparam \Key_23~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X81_Y73_N22
cycloneive_io_ibuf \Key_24~input (
	.i(Key_24),
	.ibar(gnd),
	.o(\Key_24~input_o ));
// synopsys translate_off
defparam \Key_24~input .bus_hold = "false";
defparam \Key_24~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y5_N15
cycloneive_io_ibuf \Key_25~input (
	.i(Key_25),
	.ibar(gnd),
	.o(\Key_25~input_o ));
// synopsys translate_off
defparam \Key_25~input .bus_hold = "false";
defparam \Key_25~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y73_N22
cycloneive_io_ibuf \Key_26~input (
	.i(Key_26),
	.ibar(gnd),
	.o(\Key_26~input_o ));
// synopsys translate_off
defparam \Key_26~input .bus_hold = "false";
defparam \Key_26~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X38_Y0_N1
cycloneive_io_ibuf \Key_27~input (
	.i(Key_27),
	.ibar(gnd),
	.o(\Key_27~input_o ));
// synopsys translate_off
defparam \Key_27~input .bus_hold = "false";
defparam \Key_27~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X7_Y73_N22
cycloneive_io_ibuf \Key_28~input (
	.i(Key_28),
	.ibar(gnd),
	.o(\Key_28~input_o ));
// synopsys translate_off
defparam \Key_28~input .bus_hold = "false";
defparam \Key_28~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X67_Y73_N15
cycloneive_io_ibuf \Key_29~input (
	.i(Key_29),
	.ibar(gnd),
	.o(\Key_29~input_o ));
// synopsys translate_off
defparam \Key_29~input .bus_hold = "false";
defparam \Key_29~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y63_N1
cycloneive_io_ibuf \Key_30~input (
	.i(Key_30),
	.ibar(gnd),
	.o(\Key_30~input_o ));
// synopsys translate_off
defparam \Key_30~input .bus_hold = "false";
defparam \Key_30~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X11_Y0_N15
cycloneive_io_ibuf \Key_31~input (
	.i(Key_31),
	.ibar(gnd),
	.o(\Key_31~input_o ));
// synopsys translate_off
defparam \Key_31~input .bus_hold = "false";
defparam \Key_31~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X96_Y0_N15
cycloneive_io_ibuf \Key_32~input (
	.i(Key_32),
	.ibar(gnd),
	.o(\Key_32~input_o ));
// synopsys translate_off
defparam \Key_32~input .bus_hold = "false";
defparam \Key_32~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X85_Y73_N8
cycloneive_io_ibuf \Key_33~input (
	.i(Key_33),
	.ibar(gnd),
	.o(\Key_33~input_o ));
// synopsys translate_off
defparam \Key_33~input .bus_hold = "false";
defparam \Key_33~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X65_Y0_N1
cycloneive_io_ibuf \Key_34~input (
	.i(Key_34),
	.ibar(gnd),
	.o(\Key_34~input_o ));
// synopsys translate_off
defparam \Key_34~input .bus_hold = "false";
defparam \Key_34~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y5_N15
cycloneive_io_ibuf \Key_35~input (
	.i(Key_35),
	.ibar(gnd),
	.o(\Key_35~input_o ));
// synopsys translate_off
defparam \Key_35~input .bus_hold = "false";
defparam \Key_35~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y29_N8
cycloneive_io_ibuf \Key_36~input (
	.i(Key_36),
	.ibar(gnd),
	.o(\Key_36~input_o ));
// synopsys translate_off
defparam \Key_36~input .bus_hold = "false";
defparam \Key_36~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y8_N22
cycloneive_io_ibuf \Key_37~input (
	.i(Key_37),
	.ibar(gnd),
	.o(\Key_37~input_o ));
// synopsys translate_off
defparam \Key_37~input .bus_hold = "false";
defparam \Key_37~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y68_N1
cycloneive_io_ibuf \Key_38~input (
	.i(Key_38),
	.ibar(gnd),
	.o(\Key_38~input_o ));
// synopsys translate_off
defparam \Key_38~input .bus_hold = "false";
defparam \Key_38~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X47_Y73_N15
cycloneive_io_ibuf \Key_39~input (
	.i(Key_39),
	.ibar(gnd),
	.o(\Key_39~input_o ));
// synopsys translate_off
defparam \Key_39~input .bus_hold = "false";
defparam \Key_39~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X25_Y73_N15
cycloneive_io_ibuf \Key_40~input (
	.i(Key_40),
	.ibar(gnd),
	.o(\Key_40~input_o ));
// synopsys translate_off
defparam \Key_40~input .bus_hold = "false";
defparam \Key_40~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y13_N8
cycloneive_io_ibuf \Key_41~input (
	.i(Key_41),
	.ibar(gnd),
	.o(\Key_41~input_o ));
// synopsys translate_off
defparam \Key_41~input .bus_hold = "false";
defparam \Key_41~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X29_Y0_N22
cycloneive_io_ibuf \Key_43~input (
	.i(Key_43),
	.ibar(gnd),
	.o(\Key_43~input_o ));
// synopsys translate_off
defparam \Key_43~input .bus_hold = "false";
defparam \Key_43~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y28_N22
cycloneive_io_ibuf \Key_42~input (
	.i(Key_42),
	.ibar(gnd),
	.o(\Key_42~input_o ));
// synopsys translate_off
defparam \Key_42~input .bus_hold = "false";
defparam \Key_42~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y54_N8
cycloneive_io_ibuf \Key_44~input (
	.i(Key_44),
	.ibar(gnd),
	.o(\Key_44~input_o ));
// synopsys translate_off
defparam \Key_44~input .bus_hold = "false";
defparam \Key_44~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y9_N22
cycloneive_io_ibuf \Key_45~input (
	.i(Key_45),
	.ibar(gnd),
	.o(\Key_45~input_o ));
// synopsys translate_off
defparam \Key_45~input .bus_hold = "false";
defparam \Key_45~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y73_N15
cycloneive_io_ibuf \Key_46~input (
	.i(Key_46),
	.ibar(gnd),
	.o(\Key_46~input_o ));
// synopsys translate_off
defparam \Key_46~input .bus_hold = "false";
defparam \Key_46~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X23_Y73_N15
cycloneive_io_ibuf \Key_47~input (
	.i(Key_47),
	.ibar(gnd),
	.o(\Key_47~input_o ));
// synopsys translate_off
defparam \Key_47~input .bus_hold = "false";
defparam \Key_47~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y19_N8
cycloneive_io_ibuf \Key_48~input (
	.i(Key_48),
	.ibar(gnd),
	.o(\Key_48~input_o ));
// synopsys translate_off
defparam \Key_48~input .bus_hold = "false";
defparam \Key_48~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y53_N15
cycloneive_io_ibuf \Key_49~input (
	.i(Key_49),
	.ibar(gnd),
	.o(\Key_49~input_o ));
// synopsys translate_off
defparam \Key_49~input .bus_hold = "false";
defparam \Key_49~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X3_Y0_N1
cycloneive_io_ibuf \Key_50~input (
	.i(Key_50),
	.ibar(gnd),
	.o(\Key_50~input_o ));
// synopsys translate_off
defparam \Key_50~input .bus_hold = "false";
defparam \Key_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y36_N8
cycloneive_io_ibuf \Key_51~input (
	.i(Key_51),
	.ibar(gnd),
	.o(\Key_51~input_o ));
// synopsys translate_off
defparam \Key_51~input .bus_hold = "false";
defparam \Key_51~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y45_N22
cycloneive_io_ibuf \Key_52~input (
	.i(Key_52),
	.ibar(gnd),
	.o(\Key_52~input_o ));
// synopsys translate_off
defparam \Key_52~input .bus_hold = "false";
defparam \Key_52~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X111_Y73_N1
cycloneive_io_ibuf \Key_53~input (
	.i(Key_53),
	.ibar(gnd),
	.o(\Key_53~input_o ));
// synopsys translate_off
defparam \Key_53~input .bus_hold = "false";
defparam \Key_53~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X20_Y73_N8
cycloneive_io_ibuf \Key_54~input (
	.i(Key_54),
	.ibar(gnd),
	.o(\Key_54~input_o ));
// synopsys translate_off
defparam \Key_54~input .bus_hold = "false";
defparam \Key_54~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N15
cycloneive_io_ibuf \Key_55~input (
	.i(Key_55),
	.ibar(gnd),
	.o(\Key_55~input_o ));
// synopsys translate_off
defparam \Key_55~input .bus_hold = "false";
defparam \Key_55~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X69_Y73_N22
cycloneive_io_ibuf \Key_56~input (
	.i(Key_56),
	.ibar(gnd),
	.o(\Key_56~input_o ));
// synopsys translate_off
defparam \Key_56~input .bus_hold = "false";
defparam \Key_56~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X83_Y0_N8
cycloneive_io_ibuf \Key_57~input (
	.i(Key_57),
	.ibar(gnd),
	.o(\Key_57~input_o ));
// synopsys translate_off
defparam \Key_57~input .bus_hold = "false";
defparam \Key_57~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y30_N1
cycloneive_io_ibuf \Key_58~input (
	.i(Key_58),
	.ibar(gnd),
	.o(\Key_58~input_o ));
// synopsys translate_off
defparam \Key_58~input .bus_hold = "false";
defparam \Key_58~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X35_Y73_N22
cycloneive_io_ibuf \Key_59~input (
	.i(Key_59),
	.ibar(gnd),
	.o(\Key_59~input_o ));
// synopsys translate_off
defparam \Key_59~input .bus_hold = "false";
defparam \Key_59~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X94_Y73_N8
cycloneive_io_ibuf \Key_60~input (
	.i(Key_60),
	.ibar(gnd),
	.o(\Key_60~input_o ));
// synopsys translate_off
defparam \Key_60~input .bus_hold = "false";
defparam \Key_60~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X40_Y73_N8
cycloneive_io_ibuf \Key_61~input (
	.i(Key_61),
	.ibar(gnd),
	.o(\Key_61~input_o ));
// synopsys translate_off
defparam \Key_61~input .bus_hold = "false";
defparam \Key_61~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X83_Y0_N15
cycloneive_io_ibuf \Key_62~input (
	.i(Key_62),
	.ibar(gnd),
	.o(\Key_62~input_o ));
// synopsys translate_off
defparam \Key_62~input .bus_hold = "false";
defparam \Key_62~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y73_N1
cycloneive_io_ibuf \Key_63~input (
	.i(Key_63),
	.ibar(gnd),
	.o(\Key_63~input_o ));
// synopsys translate_off
defparam \Key_63~input .bus_hold = "false";
defparam \Key_63~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X94_Y73_N1
cycloneive_io_ibuf \Key_64~input (
	.i(Key_64),
	.ibar(gnd),
	.o(\Key_64~input_o ));
// synopsys translate_off
defparam \Key_64~input .bus_hold = "false";
defparam \Key_64~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X1_Y0_N22
cycloneive_io_ibuf \Key_65~input (
	.i(Key_65),
	.ibar(gnd),
	.o(\Key_65~input_o ));
// synopsys translate_off
defparam \Key_65~input .bus_hold = "false";
defparam \Key_65~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X11_Y0_N1
cycloneive_io_ibuf \Key_66~input (
	.i(Key_66),
	.ibar(gnd),
	.o(\Key_66~input_o ));
// synopsys translate_off
defparam \Key_66~input .bus_hold = "false";
defparam \Key_66~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y58_N15
cycloneive_io_ibuf \Key_67~input (
	.i(Key_67),
	.ibar(gnd),
	.o(\Key_67~input_o ));
// synopsys translate_off
defparam \Key_67~input .bus_hold = "false";
defparam \Key_67~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X52_Y73_N22
cycloneive_io_ibuf \Key_68~input (
	.i(Key_68),
	.ibar(gnd),
	.o(\Key_68~input_o ));
// synopsys translate_off
defparam \Key_68~input .bus_hold = "false";
defparam \Key_68~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X58_Y0_N22
cycloneive_io_ibuf \Key_69~input (
	.i(Key_69),
	.ibar(gnd),
	.o(\Key_69~input_o ));
// synopsys translate_off
defparam \Key_69~input .bus_hold = "false";
defparam \Key_69~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X58_Y0_N15
cycloneive_io_ibuf \Key_70~input (
	.i(Key_70),
	.ibar(gnd),
	.o(\Key_70~input_o ));
// synopsys translate_off
defparam \Key_70~input .bus_hold = "false";
defparam \Key_70~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y36_N15
cycloneive_io_ibuf \Key_71~input (
	.i(Key_71),
	.ibar(gnd),
	.o(\Key_71~input_o ));
// synopsys translate_off
defparam \Key_71~input .bus_hold = "false";
defparam \Key_71~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y24_N8
cycloneive_io_ibuf \Key_72~input (
	.i(Key_72),
	.ibar(gnd),
	.o(\Key_72~input_o ));
// synopsys translate_off
defparam \Key_72~input .bus_hold = "false";
defparam \Key_72~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X31_Y0_N1
cycloneive_io_ibuf \Key_73~input (
	.i(Key_73),
	.ibar(gnd),
	.o(\Key_73~input_o ));
// synopsys translate_off
defparam \Key_73~input .bus_hold = "false";
defparam \Key_73~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y36_N22
cycloneive_io_ibuf \Key_74~input (
	.i(Key_74),
	.ibar(gnd),
	.o(\Key_74~input_o ));
// synopsys translate_off
defparam \Key_74~input .bus_hold = "false";
defparam \Key_74~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y4_N15
cycloneive_io_ibuf \Key_75~input (
	.i(Key_75),
	.ibar(gnd),
	.o(\Key_75~input_o ));
// synopsys translate_off
defparam \Key_75~input .bus_hold = "false";
defparam \Key_75~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y25_N15
cycloneive_io_ibuf \Key_76~input (
	.i(Key_76),
	.ibar(gnd),
	.o(\Key_76~input_o ));
// synopsys translate_off
defparam \Key_76~input .bus_hold = "false";
defparam \Key_76~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y12_N1
cycloneive_io_ibuf \Key_77~input (
	.i(Key_77),
	.ibar(gnd),
	.o(\Key_77~input_o ));
// synopsys translate_off
defparam \Key_77~input .bus_hold = "false";
defparam \Key_77~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X81_Y0_N22
cycloneive_io_ibuf \Key_78~input (
	.i(Key_78),
	.ibar(gnd),
	.o(\Key_78~input_o ));
// synopsys translate_off
defparam \Key_78~input .bus_hold = "false";
defparam \Key_78~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y59_N15
cycloneive_io_ibuf \Key_79~input (
	.i(Key_79),
	.ibar(gnd),
	.o(\Key_79~input_o ));
// synopsys translate_off
defparam \Key_79~input .bus_hold = "false";
defparam \Key_79~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X105_Y0_N8
cycloneive_io_ibuf \Key_80~input (
	.i(Key_80),
	.ibar(gnd),
	.o(\Key_80~input_o ));
// synopsys translate_off
defparam \Key_80~input .bus_hold = "false";
defparam \Key_80~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X18_Y73_N15
cycloneive_io_ibuf \IV_1~input (
	.i(IV_1),
	.ibar(gnd),
	.o(\IV_1~input_o ));
// synopsys translate_off
defparam \IV_1~input .bus_hold = "false";
defparam \IV_1~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X85_Y73_N22
cycloneive_io_ibuf \IV_2~input (
	.i(IV_2),
	.ibar(gnd),
	.o(\IV_2~input_o ));
// synopsys translate_off
defparam \IV_2~input .bus_hold = "false";
defparam \IV_2~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y51_N1
cycloneive_io_ibuf \IV_3~input (
	.i(IV_3),
	.ibar(gnd),
	.o(\IV_3~input_o ));
// synopsys translate_off
defparam \IV_3~input .bus_hold = "false";
defparam \IV_3~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X100_Y73_N15
cycloneive_io_ibuf \IV_4~input (
	.i(IV_4),
	.ibar(gnd),
	.o(\IV_4~input_o ));
// synopsys translate_off
defparam \IV_4~input .bus_hold = "false";
defparam \IV_4~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X96_Y73_N22
cycloneive_io_ibuf \IV_5~input (
	.i(IV_5),
	.ibar(gnd),
	.o(\IV_5~input_o ));
// synopsys translate_off
defparam \IV_5~input .bus_hold = "false";
defparam \IV_5~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X91_Y0_N22
cycloneive_io_ibuf \IV_6~input (
	.i(IV_6),
	.ibar(gnd),
	.o(\IV_6~input_o ));
// synopsys translate_off
defparam \IV_6~input .bus_hold = "false";
defparam \IV_6~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X18_Y0_N15
cycloneive_io_ibuf \IV_7~input (
	.i(IV_7),
	.ibar(gnd),
	.o(\IV_7~input_o ));
// synopsys translate_off
defparam \IV_7~input .bus_hold = "false";
defparam \IV_7~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X11_Y73_N15
cycloneive_io_ibuf \IV_8~input (
	.i(IV_8),
	.ibar(gnd),
	.o(\IV_8~input_o ));
// synopsys translate_off
defparam \IV_8~input .bus_hold = "false";
defparam \IV_8~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X83_Y73_N8
cycloneive_io_ibuf \IV_9~input (
	.i(IV_9),
	.ibar(gnd),
	.o(\IV_9~input_o ));
// synopsys translate_off
defparam \IV_9~input .bus_hold = "false";
defparam \IV_9~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X111_Y73_N8
cycloneive_io_ibuf \IV_10~input (
	.i(IV_10),
	.ibar(gnd),
	.o(\IV_10~input_o ));
// synopsys translate_off
defparam \IV_10~input .bus_hold = "false";
defparam \IV_10~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y4_N8
cycloneive_io_ibuf \IV_11~input (
	.i(IV_11),
	.ibar(gnd),
	.o(\IV_11~input_o ));
// synopsys translate_off
defparam \IV_11~input .bus_hold = "false";
defparam \IV_11~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X45_Y0_N22
cycloneive_io_ibuf \IV_12~input (
	.i(IV_12),
	.ibar(gnd),
	.o(\IV_12~input_o ));
// synopsys translate_off
defparam \IV_12~input .bus_hold = "false";
defparam \IV_12~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y57_N22
cycloneive_io_ibuf \IV_13~input (
	.i(IV_13),
	.ibar(gnd),
	.o(\IV_13~input_o ));
// synopsys translate_off
defparam \IV_13~input .bus_hold = "false";
defparam \IV_13~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X113_Y0_N1
cycloneive_io_ibuf \IV_14~input (
	.i(IV_14),
	.ibar(gnd),
	.o(\IV_14~input_o ));
// synopsys translate_off
defparam \IV_14~input .bus_hold = "false";
defparam \IV_14~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y21_N22
cycloneive_io_ibuf \IV_15~input (
	.i(IV_15),
	.ibar(gnd),
	.o(\IV_15~input_o ));
// synopsys translate_off
defparam \IV_15~input .bus_hold = "false";
defparam \IV_15~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X52_Y0_N22
cycloneive_io_ibuf \IV_16~input (
	.i(IV_16),
	.ibar(gnd),
	.o(\IV_16~input_o ));
// synopsys translate_off
defparam \IV_16~input .bus_hold = "false";
defparam \IV_16~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X87_Y73_N15
cycloneive_io_ibuf \IV_17~input (
	.i(IV_17),
	.ibar(gnd),
	.o(\IV_17~input_o ));
// synopsys translate_off
defparam \IV_17~input .bus_hold = "false";
defparam \IV_17~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y65_N15
cycloneive_io_ibuf \IV_18~input (
	.i(IV_18),
	.ibar(gnd),
	.o(\IV_18~input_o ));
// synopsys translate_off
defparam \IV_18~input .bus_hold = "false";
defparam \IV_18~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X67_Y0_N1
cycloneive_io_ibuf \IV_19~input (
	.i(IV_19),
	.ibar(gnd),
	.o(\IV_19~input_o ));
// synopsys translate_off
defparam \IV_19~input .bus_hold = "false";
defparam \IV_19~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y61_N22
cycloneive_io_ibuf \IV_20~input (
	.i(IV_20),
	.ibar(gnd),
	.o(\IV_20~input_o ));
// synopsys translate_off
defparam \IV_20~input .bus_hold = "false";
defparam \IV_20~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X87_Y73_N22
cycloneive_io_ibuf \IV_21~input (
	.i(IV_21),
	.ibar(gnd),
	.o(\IV_21~input_o ));
// synopsys translate_off
defparam \IV_21~input .bus_hold = "false";
defparam \IV_21~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X105_Y73_N1
cycloneive_io_ibuf \IV_22~input (
	.i(IV_22),
	.ibar(gnd),
	.o(\IV_22~input_o ));
// synopsys translate_off
defparam \IV_22~input .bus_hold = "false";
defparam \IV_22~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X1_Y0_N1
cycloneive_io_ibuf \IV_23~input (
	.i(IV_23),
	.ibar(gnd),
	.o(\IV_23~input_o ));
// synopsys translate_off
defparam \IV_23~input .bus_hold = "false";
defparam \IV_23~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X42_Y0_N22
cycloneive_io_ibuf \IV_24~input (
	.i(IV_24),
	.ibar(gnd),
	.o(\IV_24~input_o ));
// synopsys translate_off
defparam \IV_24~input .bus_hold = "false";
defparam \IV_24~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y36_N1
cycloneive_io_ibuf \IV_25~input (
	.i(IV_25),
	.ibar(gnd),
	.o(\IV_25~input_o ));
// synopsys translate_off
defparam \IV_25~input .bus_hold = "false";
defparam \IV_25~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X100_Y0_N1
cycloneive_io_ibuf \IV_26~input (
	.i(IV_26),
	.ibar(gnd),
	.o(\IV_26~input_o ));
// synopsys translate_off
defparam \IV_26~input .bus_hold = "false";
defparam \IV_26~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y4_N1
cycloneive_io_ibuf \IV_27~input (
	.i(IV_27),
	.ibar(gnd),
	.o(\IV_27~input_o ));
// synopsys translate_off
defparam \IV_27~input .bus_hold = "false";
defparam \IV_27~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y48_N1
cycloneive_io_ibuf \IV_28~input (
	.i(IV_28),
	.ibar(gnd),
	.o(\IV_28~input_o ));
// synopsys translate_off
defparam \IV_28~input .bus_hold = "false";
defparam \IV_28~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y61_N15
cycloneive_io_ibuf \IV_29~input (
	.i(IV_29),
	.ibar(gnd),
	.o(\IV_29~input_o ));
// synopsys translate_off
defparam \IV_29~input .bus_hold = "false";
defparam \IV_29~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y69_N1
cycloneive_io_ibuf \IV_30~input (
	.i(IV_30),
	.ibar(gnd),
	.o(\IV_30~input_o ));
// synopsys translate_off
defparam \IV_30~input .bus_hold = "false";
defparam \IV_30~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X96_Y0_N22
cycloneive_io_ibuf \IV_31~input (
	.i(IV_31),
	.ibar(gnd),
	.o(\IV_31~input_o ));
// synopsys translate_off
defparam \IV_31~input .bus_hold = "false";
defparam \IV_31~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y66_N22
cycloneive_io_ibuf \IV_32~input (
	.i(IV_32),
	.ibar(gnd),
	.o(\IV_32~input_o ));
// synopsys translate_off
defparam \IV_32~input .bus_hold = "false";
defparam \IV_32~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X49_Y0_N1
cycloneive_io_ibuf \IV_33~input (
	.i(IV_33),
	.ibar(gnd),
	.o(\IV_33~input_o ));
// synopsys translate_off
defparam \IV_33~input .bus_hold = "false";
defparam \IV_33~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X85_Y73_N1
cycloneive_io_ibuf \IV_34~input (
	.i(IV_34),
	.ibar(gnd),
	.o(\IV_34~input_o ));
// synopsys translate_off
defparam \IV_34~input .bus_hold = "false";
defparam \IV_34~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y18_N1
cycloneive_io_ibuf \IV_35~input (
	.i(IV_35),
	.ibar(gnd),
	.o(\IV_35~input_o ));
// synopsys translate_off
defparam \IV_35~input .bus_hold = "false";
defparam \IV_35~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X52_Y0_N15
cycloneive_io_ibuf \IV_36~input (
	.i(IV_36),
	.ibar(gnd),
	.o(\IV_36~input_o ));
// synopsys translate_off
defparam \IV_36~input .bus_hold = "false";
defparam \IV_36~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X60_Y73_N15
cycloneive_io_ibuf \IV_37~input (
	.i(IV_37),
	.ibar(gnd),
	.o(\IV_37~input_o ));
// synopsys translate_off
defparam \IV_37~input .bus_hold = "false";
defparam \IV_37~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X1_Y0_N8
cycloneive_io_ibuf \IV_38~input (
	.i(IV_38),
	.ibar(gnd),
	.o(\IV_38~input_o ));
// synopsys translate_off
defparam \IV_38~input .bus_hold = "false";
defparam \IV_38~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X56_Y0_N8
cycloneive_io_ibuf \IV_39~input (
	.i(IV_39),
	.ibar(gnd),
	.o(\IV_39~input_o ));
// synopsys translate_off
defparam \IV_39~input .bus_hold = "false";
defparam \IV_39~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y33_N8
cycloneive_io_ibuf \IV_40~input (
	.i(IV_40),
	.ibar(gnd),
	.o(\IV_40~input_o ));
// synopsys translate_off
defparam \IV_40~input .bus_hold = "false";
defparam \IV_40~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X52_Y73_N8
cycloneive_io_ibuf \IV_41~input (
	.i(IV_41),
	.ibar(gnd),
	.o(\IV_41~input_o ));
// synopsys translate_off
defparam \IV_41~input .bus_hold = "false";
defparam \IV_41~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X11_Y0_N8
cycloneive_io_ibuf \IV_42~input (
	.i(IV_42),
	.ibar(gnd),
	.o(\IV_42~input_o ));
// synopsys translate_off
defparam \IV_42~input .bus_hold = "false";
defparam \IV_42~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X62_Y73_N15
cycloneive_io_ibuf \IV_43~input (
	.i(IV_43),
	.ibar(gnd),
	.o(\IV_43~input_o ));
// synopsys translate_off
defparam \IV_43~input .bus_hold = "false";
defparam \IV_43~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y0_N22
cycloneive_io_ibuf \IV_44~input (
	.i(IV_44),
	.ibar(gnd),
	.o(\IV_44~input_o ));
// synopsys translate_off
defparam \IV_44~input .bus_hold = "false";
defparam \IV_44~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y48_N8
cycloneive_io_ibuf \IV_45~input (
	.i(IV_45),
	.ibar(gnd),
	.o(\IV_45~input_o ));
// synopsys translate_off
defparam \IV_45~input .bus_hold = "false";
defparam \IV_45~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y55_N15
cycloneive_io_ibuf \IV_46~input (
	.i(IV_46),
	.ibar(gnd),
	.o(\IV_46~input_o ));
// synopsys translate_off
defparam \IV_46~input .bus_hold = "false";
defparam \IV_46~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y18_N8
cycloneive_io_ibuf \IV_47~input (
	.i(IV_47),
	.ibar(gnd),
	.o(\IV_47~input_o ));
// synopsys translate_off
defparam \IV_47~input .bus_hold = "false";
defparam \IV_47~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y25_N15
cycloneive_io_ibuf \IV_48~input (
	.i(IV_48),
	.ibar(gnd),
	.o(\IV_48~input_o ));
// synopsys translate_off
defparam \IV_48~input .bus_hold = "false";
defparam \IV_48~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X109_Y73_N8
cycloneive_io_ibuf \IV_49~input (
	.i(IV_49),
	.ibar(gnd),
	.o(\IV_49~input_o ));
// synopsys translate_off
defparam \IV_49~input .bus_hold = "false";
defparam \IV_49~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X11_Y73_N1
cycloneive_io_ibuf \IV_50~input (
	.i(IV_50),
	.ibar(gnd),
	.o(\IV_50~input_o ));
// synopsys translate_off
defparam \IV_50~input .bus_hold = "false";
defparam \IV_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X67_Y73_N1
cycloneive_io_ibuf \IV_51~input (
	.i(IV_51),
	.ibar(gnd),
	.o(\IV_51~input_o ));
// synopsys translate_off
defparam \IV_51~input .bus_hold = "false";
defparam \IV_51~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y24_N15
cycloneive_io_ibuf \IV_52~input (
	.i(IV_52),
	.ibar(gnd),
	.o(\IV_52~input_o ));
// synopsys translate_off
defparam \IV_52~input .bus_hold = "false";
defparam \IV_52~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X20_Y73_N1
cycloneive_io_ibuf \IV_53~input (
	.i(IV_53),
	.ibar(gnd),
	.o(\IV_53~input_o ));
// synopsys translate_off
defparam \IV_53~input .bus_hold = "false";
defparam \IV_53~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X85_Y0_N1
cycloneive_io_ibuf \IV_54~input (
	.i(IV_54),
	.ibar(gnd),
	.o(\IV_54~input_o ));
// synopsys translate_off
defparam \IV_54~input .bus_hold = "false";
defparam \IV_54~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X3_Y73_N22
cycloneive_io_ibuf \IV_55~input (
	.i(IV_55),
	.ibar(gnd),
	.o(\IV_55~input_o ));
// synopsys translate_off
defparam \IV_55~input .bus_hold = "false";
defparam \IV_55~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y46_N8
cycloneive_io_ibuf \IV_56~input (
	.i(IV_56),
	.ibar(gnd),
	.o(\IV_56~input_o ));
// synopsys translate_off
defparam \IV_56~input .bus_hold = "false";
defparam \IV_56~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X65_Y0_N22
cycloneive_io_ibuf \IV_57~input (
	.i(IV_57),
	.ibar(gnd),
	.o(\IV_57~input_o ));
// synopsys translate_off
defparam \IV_57~input .bus_hold = "false";
defparam \IV_57~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X52_Y73_N15
cycloneive_io_ibuf \IV_58~input (
	.i(IV_58),
	.ibar(gnd),
	.o(\IV_58~input_o ));
// synopsys translate_off
defparam \IV_58~input .bus_hold = "false";
defparam \IV_58~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X38_Y73_N22
cycloneive_io_ibuf \IV_59~input (
	.i(IV_59),
	.ibar(gnd),
	.o(\IV_59~input_o ));
// synopsys translate_off
defparam \IV_59~input .bus_hold = "false";
defparam \IV_59~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y53_N8
cycloneive_io_ibuf \IV_60~input (
	.i(IV_60),
	.ibar(gnd),
	.o(\IV_60~input_o ));
// synopsys translate_off
defparam \IV_60~input .bus_hold = "false";
defparam \IV_60~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X87_Y73_N8
cycloneive_io_ibuf \IV_61~input (
	.i(IV_61),
	.ibar(gnd),
	.o(\IV_61~input_o ));
// synopsys translate_off
defparam \IV_61~input .bus_hold = "false";
defparam \IV_61~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y73_N8
cycloneive_io_ibuf \IV_62~input (
	.i(IV_62),
	.ibar(gnd),
	.o(\IV_62~input_o ));
// synopsys translate_off
defparam \IV_62~input .bus_hold = "false";
defparam \IV_62~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X56_Y0_N15
cycloneive_io_ibuf \IV_63~input (
	.i(IV_63),
	.ibar(gnd),
	.o(\IV_63~input_o ));
// synopsys translate_off
defparam \IV_63~input .bus_hold = "false";
defparam \IV_63~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X58_Y73_N15
cycloneive_io_ibuf \IV_64~input (
	.i(IV_64),
	.ibar(gnd),
	.o(\IV_64~input_o ));
// synopsys translate_off
defparam \IV_64~input .bus_hold = "false";
defparam \IV_64~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y65_N15
cycloneive_io_ibuf \IV_65~input (
	.i(IV_65),
	.ibar(gnd),
	.o(\IV_65~input_o ));
// synopsys translate_off
defparam \IV_65~input .bus_hold = "false";
defparam \IV_65~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X65_Y73_N15
cycloneive_io_ibuf \IV_66~input (
	.i(IV_66),
	.ibar(gnd),
	.o(\IV_66~input_o ));
// synopsys translate_off
defparam \IV_66~input .bus_hold = "false";
defparam \IV_66~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X3_Y0_N22
cycloneive_io_ibuf \IV_75~input (
	.i(IV_75),
	.ibar(gnd),
	.o(\IV_75~input_o ));
// synopsys translate_off
defparam \IV_75~input .bus_hold = "false";
defparam \IV_75~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y17_N1
cycloneive_io_ibuf \IV_76~input (
	.i(IV_76),
	.ibar(gnd),
	.o(\IV_76~input_o ));
// synopsys translate_off
defparam \IV_76~input .bus_hold = "false";
defparam \IV_76~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X40_Y73_N1
cycloneive_io_ibuf \IV_77~input (
	.i(IV_77),
	.ibar(gnd),
	.o(\IV_77~input_o ));
// synopsys translate_off
defparam \IV_77~input .bus_hold = "false";
defparam \IV_77~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X69_Y73_N15
cycloneive_io_ibuf \IV_78~input (
	.i(IV_78),
	.ibar(gnd),
	.o(\IV_78~input_o ));
// synopsys translate_off
defparam \IV_78~input .bus_hold = "false";
defparam \IV_78~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X113_Y73_N1
cycloneive_io_ibuf \IV_79~input (
	.i(IV_79),
	.ibar(gnd),
	.o(\IV_79~input_o ));
// synopsys translate_off
defparam \IV_79~input .bus_hold = "false";
defparam \IV_79~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y44_N1
cycloneive_io_ibuf \IV_80~input (
	.i(IV_80),
	.ibar(gnd),
	.o(\IV_80~input_o ));
// synopsys translate_off
defparam \IV_80~input .bus_hold = "false";
defparam \IV_80~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y64_N1
cycloneive_io_ibuf \IV_67~input (
	.i(IV_67),
	.ibar(gnd),
	.o(\IV_67~input_o ));
// synopsys translate_off
defparam \IV_67~input .bus_hold = "false";
defparam \IV_67~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X79_Y73_N8
cycloneive_io_ibuf \IV_68~input (
	.i(IV_68),
	.ibar(gnd),
	.o(\IV_68~input_o ));
// synopsys translate_off
defparam \IV_68~input .bus_hold = "false";
defparam \IV_68~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X7_Y73_N15
cycloneive_io_ibuf \IV_69~input (
	.i(IV_69),
	.ibar(gnd),
	.o(\IV_69~input_o ));
// synopsys translate_off
defparam \IV_69~input .bus_hold = "false";
defparam \IV_69~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y0_N22
cycloneive_io_ibuf \IV_70~input (
	.i(IV_70),
	.ibar(gnd),
	.o(\IV_70~input_o ));
// synopsys translate_off
defparam \IV_70~input .bus_hold = "false";
defparam \IV_70~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y11_N1
cycloneive_io_ibuf \IV_71~input (
	.i(IV_71),
	.ibar(gnd),
	.o(\IV_71~input_o ));
// synopsys translate_off
defparam \IV_71~input .bus_hold = "false";
defparam \IV_71~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y63_N8
cycloneive_io_ibuf \IV_72~input (
	.i(IV_72),
	.ibar(gnd),
	.o(\IV_72~input_o ));
// synopsys translate_off
defparam \IV_72~input .bus_hold = "false";
defparam \IV_72~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X38_Y73_N1
cycloneive_io_ibuf \IV_73~input (
	.i(IV_73),
	.ibar(gnd),
	.o(\IV_73~input_o ));
// synopsys translate_off
defparam \IV_73~input .bus_hold = "false";
defparam \IV_73~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y73_N22
cycloneive_io_ibuf \IV_74~input (
	.i(IV_74),
	.ibar(gnd),
	.o(\IV_74~input_o ));
// synopsys translate_off
defparam \IV_74~input .bus_hold = "false";
defparam \IV_74~input .simulate_z_as = "z";
// synopsys translate_on

assign KEYSTREAM = \KEYSTREAM~output_o ;

assign Cipher = \Cipher~output_o ;

assign Message_Decrypted = \Message_Decrypted~output_o ;

assign pulse_1152 = \pulse_1152~output_o ;

assign pulse_200000 = \pulse_200000~output_o ;

assign filter_out = \filter_out~output_o ;

assign bit1 = \bit1~output_o ;

assign bit2 = \bit2~output_o ;

assign bit3 = \bit3~output_o ;

assign bit4 = \bit4~output_o ;

assign bit5 = \bit5~output_o ;

assign bit6 = \bit6~output_o ;

assign bit7 = \bit7~output_o ;

assign bit8 = \bit8~output_o ;

assign bit9 = \bit9~output_o ;

assign bit10 = \bit10~output_o ;

assign bit11 = \bit11~output_o ;

endmodule
