# 16bit-ALU-iverilog
![](https://github.com/0xrutvij/16bit-ALU-iverilog/blob/main/circuit_diagrams/final_alu_circDiag.png)
![](https://github.com/0xrutvij/16bit-ALU-iverilog/blob/main/code/code_output.png)
