{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus II " "Info: Running Quartus II Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 6.0 Build 202 06/20/2006 Service Pack 1 SJ Web Edition " "Info: Version 6.0 Build 202 06/20/2006 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 25 20:10:20 2006 " "Info: Processing started: Sat Nov 25 20:10:20 2006" {  } {  } 0 0 "Processing started: %1!s!" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Ozy_Janus -c Ozy_Janus --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Ozy_Janus -c Ozy_Janus --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0}
{ "Warning" "WTAN_CLOCK_SETTING_NOT_USED" "FX2 Clock " "Warning: Clock Setting \"FX2 Clock\" is unassigned" {  } {  } 0 0 "Clock Setting \"%1!s!\" is unassigned" 0 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "3 " "Warning: Found 3 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "clocks:clocks\|lpm_counter:lpm_counter_component\|cntr_skh:auto_generated\|safe_q\[1\] " "Info: Detected ripple clock \"clocks:clocks\|lpm_counter:lpm_counter_component\|cntr_skh:auto_generated\|safe_q\[1\]\" as buffer" {  } { { "db/cntr_skh.tdf" "" { Text "C:/HPDSDR/trunk/Ozy-JanusV2/db/cntr_skh.tdf" 80 8 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "clocks:clocks\|lpm_counter:lpm_counter_component\|cntr_skh:auto_generated\|safe_q\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_RIPPLE_CLK" "SLRD~reg0 " "Info: Detected ripple clock \"SLRD~reg0\" as buffer" {  } { { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/Ozy-JanusV2/Ozy_Janus.v" 763 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "SLRD~reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_RIPPLE_CLK" "Tx_read_clock " "Info: Detected ripple clock \"Tx_read_clock\" as buffer" {  } { { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/Ozy-JanusV2/Ozy_Janus.v" 646 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "Tx_read_clock" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0}
{ "Info" "ITAN_SLACK_ANALYSIS" "" "Info: Found timing assignments -- calculating delays" {  } {  } 0 0 "Found timing assignments -- calculating delays" 0 0}
{ "Info" "ITDB_FULL_SLACK_RESULT" "IFCLK register Rx_register\[9\] memory Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_rhc1:auto_generated\|altsyncram_vpu:fifo_ram\|altsyncram_aec1:altsyncram5\|ram_block6a9~portb_datain_reg0 9.468 ns " "Info: Slack time is 9.468 ns for clock \"IFCLK\" between source register \"Rx_register\[9\]\" and destination memory \"Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_rhc1:auto_generated\|altsyncram_vpu:fifo_ram\|altsyncram_aec1:altsyncram5\|ram_block6a9~portb_datain_reg0\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT_RESTRICTED" "163.03 MHz " "Info: Fmax is restricted to 163.03 MHz due to tcl and tch limits" {  } {  } 0 0 "Fmax is restricted to %1!s! due to tcl and tch limits" 0 0} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "12.834 ns + Largest register memory " "Info: + Largest register to memory requirement is 12.834 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "10.417 ns + " "Info: + Setup relationship between source and destination is 10.417 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 20.833 ns " "Info: + Latch edge is 20.833 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination IFCLK 20.833 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"IFCLK\" is 20.833 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0} { "Info" "ITDB_EDGE_RESULT" "- Launch 10.416 ns " "Info: - Launch edge is 10.416 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source IFCLK 20.833 ns 10.416 ns inverted 50 " "Info: Clock period of Source clock \"IFCLK\" is 20.833 ns with inverted offset of 10.416 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "2.767 ns + Largest " "Info: + Largest clock skew is 2.767 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "IFCLK destination 5.511 ns + Shortest memory " "Info: + Shortest clock path from clock \"IFCLK\" to destination memory is 5.511 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.130 ns) 1.130 ns IFCLK 1 CLK PIN_24 1 " "Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 1; CLK Node = 'IFCLK'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { IFCLK } "NODE_NAME" } } { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/Ozy-JanusV2/Ozy_Janus.v" 223 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.140 ns) + CELL(0.000 ns) 1.270 ns IFCLK~clkctrl 2 COMB CLKCTRL_G2 115 " "Info: 2: + IC(0.140 ns) + CELL(0.000 ns) = 1.270 ns; Loc. = CLKCTRL_G2; Fanout = 115; COMB Node = 'IFCLK~clkctrl'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.140 ns" { IFCLK IFCLK~clkctrl } "NODE_NAME" } } { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/Ozy-JanusV2/Ozy_Janus.v" 223 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.812 ns) + CELL(0.970 ns) 3.052 ns SLRD~reg0 3 REG LCFF_X1_Y6_N1 3 " "Info: 3: + IC(0.812 ns) + CELL(0.970 ns) = 3.052 ns; Loc. = LCFF_X1_Y6_N1; Fanout = 3; REG Node = 'SLRD~reg0'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.782 ns" { IFCLK~clkctrl SLRD~reg0 } "NODE_NAME" } } { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/Ozy-JanusV2/Ozy_Janus.v" 763 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.814 ns) + CELL(0.000 ns) 3.866 ns SLRD~reg0clkctrl 4 COMB CLKCTRL_G0 306 " "Info: 4: + IC(0.814 ns) + CELL(0.000 ns) = 3.866 ns; Loc. = CLKCTRL_G0; Fanout = 306; COMB Node = 'SLRD~reg0clkctrl'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.814 ns" { SLRD~reg0 SLRD~reg0clkctrl } "NODE_NAME" } } { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/Ozy-JanusV2/Ozy_Janus.v" 232 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.787 ns) + CELL(0.858 ns) 5.511 ns Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_rhc1:auto_generated\|altsyncram_vpu:fifo_ram\|altsyncram_aec1:altsyncram5\|ram_block6a9~portb_datain_reg0 5 MEM M4K_X23_Y12 1 " "Info: 5: + IC(0.787 ns) + CELL(0.858 ns) = 5.511 ns; Loc. = M4K_X23_Y12; Fanout = 1; MEM Node = 'Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_rhc1:auto_generated\|altsyncram_vpu:fifo_ram\|altsyncram_aec1:altsyncram5\|ram_block6a9~portb_datain_reg0'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.645 ns" { SLRD~reg0clkctrl Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_rhc1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a9~portb_datain_reg0 } "NODE_NAME" } } { "db/altsyncram_aec1.tdf" "" { Text "C:/HPDSDR/trunk/Ozy-JanusV2/db/altsyncram_aec1.tdf" 332 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.958 ns ( 53.67 % ) " "Info: Total cell delay = 2.958 ns ( 53.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.553 ns ( 46.33 % ) " "Info: Total interconnect delay = 2.553 ns ( 46.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "5.511 ns" { IFCLK IFCLK~clkctrl SLRD~reg0 SLRD~reg0clkctrl Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_rhc1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a9~portb_datain_reg0 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "5.511 ns" { IFCLK IFCLK~combout IFCLK~clkctrl SLRD~reg0 SLRD~reg0clkctrl Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_rhc1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a9~portb_datain_reg0 } { 0.000ns 0.000ns 0.140ns 0.812ns 0.814ns 0.787ns } { 0.000ns 1.130ns 0.000ns 0.970ns 0.000ns 0.858ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "IFCLK source 2.744 ns - Longest register " "Info: - Longest clock path from clock \"IFCLK\" to source register is 2.744 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.130 ns) 1.130 ns IFCLK 1 CLK PIN_24 1 " "Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 1; CLK Node = 'IFCLK'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { IFCLK } "NODE_NAME" } } { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/Ozy-JanusV2/Ozy_Janus.v" 223 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.140 ns) + CELL(0.000 ns) 1.270 ns IFCLK~clkctrl 2 COMB CLKCTRL_G2 115 " "Info: 2: + IC(0.140 ns) + CELL(0.000 ns) = 1.270 ns; Loc. = CLKCTRL_G2; Fanout = 115; COMB Node = 'IFCLK~clkctrl'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.140 ns" { IFCLK IFCLK~clkctrl } "NODE_NAME" } } { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/Ozy-JanusV2/Ozy_Janus.v" 223 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.808 ns) + CELL(0.666 ns) 2.744 ns Rx_register\[9\] 3 REG LCFF_X7_Y7_N9 1 " "Info: 3: + IC(0.808 ns) + CELL(0.666 ns) = 2.744 ns; Loc. = LCFF_X7_Y7_N9; Fanout = 1; REG Node = 'Rx_register\[9\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.474 ns" { IFCLK~clkctrl Rx_register[9] } "NODE_NAME" } } { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/Ozy-JanusV2/Ozy_Janus.v" 763 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.796 ns ( 65.45 % ) " "Info: Total cell delay = 1.796 ns ( 65.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.948 ns ( 34.55 % ) " "Info: Total interconnect delay = 0.948 ns ( 34.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.744 ns" { IFCLK IFCLK~clkctrl Rx_register[9] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.744 ns" { IFCLK IFCLK~combout IFCLK~clkctrl Rx_register[9] } { 0.000ns 0.000ns 0.140ns 0.808ns } { 0.000ns 1.130ns 0.000ns 0.666ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "5.511 ns" { IFCLK IFCLK~clkctrl SLRD~reg0 SLRD~reg0clkctrl Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_rhc1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a9~portb_datain_reg0 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "5.511 ns" { IFCLK IFCLK~combout IFCLK~clkctrl SLRD~reg0 SLRD~reg0clkctrl Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_rhc1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a9~portb_datain_reg0 } { 0.000ns 0.000ns 0.140ns 0.812ns 0.814ns 0.787ns } { 0.000ns 1.130ns 0.000ns 0.970ns 0.000ns 0.858ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.744 ns" { IFCLK IFCLK~clkctrl Rx_register[9] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.744 ns" { IFCLK IFCLK~combout IFCLK~clkctrl Rx_register[9] } { 0.000ns 0.000ns 0.140ns 0.808ns } { 0.000ns 1.130ns 0.000ns 0.666ns } } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/Ozy-JanusV2/Ozy_Janus.v" 763 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.046 ns - " "Info: - Micro setup delay of destination is 0.046 ns" {  } { { "db/altsyncram_aec1.tdf" "" { Text "C:/HPDSDR/trunk/Ozy-JanusV2/db/altsyncram_aec1.tdf" 332 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "5.511 ns" { IFCLK IFCLK~clkctrl SLRD~reg0 SLRD~reg0clkctrl Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_rhc1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a9~portb_datain_reg0 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "5.511 ns" { IFCLK IFCLK~combout IFCLK~clkctrl SLRD~reg0 SLRD~reg0clkctrl Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_rhc1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a9~portb_datain_reg0 } { 0.000ns 0.000ns 0.140ns 0.812ns 0.814ns 0.787ns } { 0.000ns 1.130ns 0.000ns 0.970ns 0.000ns 0.858ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.744 ns" { IFCLK IFCLK~clkctrl Rx_register[9] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.744 ns" { IFCLK IFCLK~combout IFCLK~clkctrl Rx_register[9] } { 0.000ns 0.000ns 0.140ns 0.808ns } { 0.000ns 1.130ns 0.000ns 0.666ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.366 ns - Longest register memory " "Info: - Longest register to memory delay is 3.366 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Rx_register\[9\] 1 REG LCFF_X7_Y7_N9 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X7_Y7_N9; Fanout = 1; REG Node = 'Rx_register\[9\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { Rx_register[9] } "NODE_NAME" } } { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/Ozy-JanusV2/Ozy_Janus.v" 763 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.236 ns) + CELL(0.130 ns) 3.366 ns Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_rhc1:auto_generated\|altsyncram_vpu:fifo_ram\|altsyncram_aec1:altsyncram5\|ram_block6a9~portb_datain_reg0 2 MEM M4K_X23_Y12 1 " "Info: 2: + IC(3.236 ns) + CELL(0.130 ns) = 3.366 ns; Loc. = M4K_X23_Y12; Fanout = 1; MEM Node = 'Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_rhc1:auto_generated\|altsyncram_vpu:fifo_ram\|altsyncram_aec1:altsyncram5\|ram_block6a9~portb_datain_reg0'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.366 ns" { Rx_register[9] Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_rhc1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a9~portb_datain_reg0 } "NODE_NAME" } } { "db/altsyncram_aec1.tdf" "" { Text "C:/HPDSDR/trunk/Ozy-JanusV2/db/altsyncram_aec1.tdf" 332 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.130 ns ( 3.86 % ) " "Info: Total cell delay = 0.130 ns ( 3.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.236 ns ( 96.14 % ) " "Info: Total interconnect delay = 3.236 ns ( 96.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.366 ns" { Rx_register[9] Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_rhc1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a9~portb_datain_reg0 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.366 ns" { Rx_register[9] Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_rhc1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a9~portb_datain_reg0 } { 0.000ns 3.236ns } { 0.000ns 0.130ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "5.511 ns" { IFCLK IFCLK~clkctrl SLRD~reg0 SLRD~reg0clkctrl Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_rhc1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a9~portb_datain_reg0 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "5.511 ns" { IFCLK IFCLK~combout IFCLK~clkctrl SLRD~reg0 SLRD~reg0clkctrl Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_rhc1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a9~portb_datain_reg0 } { 0.000ns 0.000ns 0.140ns 0.812ns 0.814ns 0.787ns } { 0.000ns 1.130ns 0.000ns 0.970ns 0.000ns 0.858ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.744 ns" { IFCLK IFCLK~clkctrl Rx_register[9] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.744 ns" { IFCLK IFCLK~combout IFCLK~clkctrl Rx_register[9] } { 0.000ns 0.000ns 0.140ns 0.808ns } { 0.000ns 1.130ns 0.000ns 0.666ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.366 ns" { Rx_register[9] Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_rhc1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a9~portb_datain_reg0 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.366 ns" { Rx_register[9] Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_rhc1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a9~portb_datain_reg0 } { 0.000ns 3.236ns } { 0.000ns 0.130ns } } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0}
{ "Info" "ITDB_FULL_SLACK_RESULT" "BCLK memory Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_rhc1:auto_generated\|altsyncram_vpu:fifo_ram\|altsyncram_aec1:altsyncram5\|q_a\[12\] register sync_count\[5\] 12.695 ns " "Info: Slack time is 12.695 ns for clock \"BCLK\" between source memory \"Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_rhc1:auto_generated\|altsyncram_vpu:fifo_ram\|altsyncram_aec1:altsyncram5\|q_a\[12\]\" and destination register \"sync_count\[5\]\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "65.36 MHz 15.3 ns " "Info: Fmax is 65.36 MHz (period= 15.3 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "18.979 ns + Largest memory register " "Info: + Largest memory to register requirement is 18.979 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "20.345 ns + " "Info: + Setup relationship between source and destination is 20.345 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 20.345 ns " "Info: + Latch edge is 20.345 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination BCLK 40.690 ns 20.345 ns inverted 50 " "Info: Clock period of Destination clock \"BCLK\" is 40.690 ns with inverted offset of 20.345 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source BCLK 40.690 ns 0.000 ns  50 " "Info: Clock period of Source clock \"BCLK\" is 40.690 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-1.146 ns + Largest " "Info: + Largest clock skew is -1.146 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "BCLK destination 3.462 ns + Shortest register " "Info: + Shortest clock path from clock \"BCLK\" to destination register is 3.462 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.995 ns) 0.995 ns BCLK 1 CLK PIN_143 679 " "Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_143; Fanout = 679; CLK Node = 'BCLK'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { BCLK } "NODE_NAME" } } { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/Ozy-JanusV2/Ozy_Janus.v" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.801 ns) + CELL(0.666 ns) 3.462 ns sync_count\[5\] 2 REG LCFF_X25_Y8_N23 3 " "Info: 2: + IC(1.801 ns) + CELL(0.666 ns) = 3.462 ns; Loc. = LCFF_X25_Y8_N23; Fanout = 3; REG Node = 'sync_count\[5\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.467 ns" { BCLK sync_count[5] } "NODE_NAME" } } { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/Ozy-JanusV2/Ozy_Janus.v" 959 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.661 ns ( 47.98 % ) " "Info: Total cell delay = 1.661 ns ( 47.98 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.801 ns ( 52.02 % ) " "Info: Total interconnect delay = 1.801 ns ( 52.02 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.462 ns" { BCLK sync_count[5] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.462 ns" { BCLK BCLK~combout sync_count[5] } { 0.000ns 0.000ns 1.801ns } { 0.000ns 0.995ns 0.666ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "BCLK source 4.608 ns - Longest memory " "Info: - Longest clock path from clock \"BCLK\" to source memory is 4.608 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.995 ns) 0.995 ns BCLK 1 CLK PIN_143 679 " "Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_143; Fanout = 679; CLK Node = 'BCLK'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { BCLK } "NODE_NAME" } } { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/Ozy-JanusV2/Ozy_Janus.v" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.798 ns) + CELL(0.815 ns) 4.608 ns Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_rhc1:auto_generated\|altsyncram_vpu:fifo_ram\|altsyncram_aec1:altsyncram5\|q_a\[12\] 2 MEM M4K_X23_Y5 5 " "Info: 2: + IC(2.798 ns) + CELL(0.815 ns) = 4.608 ns; Loc. = M4K_X23_Y5; Fanout = 5; MEM Node = 'Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_rhc1:auto_generated\|altsyncram_vpu:fifo_ram\|altsyncram_aec1:altsyncram5\|q_a\[12\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.613 ns" { BCLK Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_rhc1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[12] } "NODE_NAME" } } { "db/altsyncram_aec1.tdf" "" { Text "C:/HPDSDR/trunk/Ozy-JanusV2/db/altsyncram_aec1.tdf" 47 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.810 ns ( 39.28 % ) " "Info: Total cell delay = 1.810 ns ( 39.28 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.798 ns ( 60.72 % ) " "Info: Total interconnect delay = 2.798 ns ( 60.72 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "4.608 ns" { BCLK Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_rhc1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[12] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "4.608 ns" { BCLK BCLK~combout Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_rhc1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[12] } { 0.000ns 0.000ns 2.798ns } { 0.000ns 0.995ns 0.815ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.462 ns" { BCLK sync_count[5] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.462 ns" { BCLK BCLK~combout sync_count[5] } { 0.000ns 0.000ns 1.801ns } { 0.000ns 0.995ns 0.666ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "4.608 ns" { BCLK Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_rhc1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[12] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "4.608 ns" { BCLK BCLK~combout Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_rhc1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[12] } { 0.000ns 0.000ns 2.798ns } { 0.000ns 0.995ns 0.815ns } } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.260 ns - " "Info: - Micro clock to output delay of source is 0.260 ns" {  } { { "db/altsyncram_aec1.tdf" "" { Text "C:/HPDSDR/trunk/Ozy-JanusV2/db/altsyncram_aec1.tdf" 47 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns - " "Info: - Micro setup delay of destination is -0.040 ns" {  } { { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/Ozy-JanusV2/Ozy_Janus.v" 959 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.462 ns" { BCLK sync_count[5] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.462 ns" { BCLK BCLK~combout sync_count[5] } { 0.000ns 0.000ns 1.801ns } { 0.000ns 0.995ns 0.666ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "4.608 ns" { BCLK Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_rhc1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[12] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "4.608 ns" { BCLK BCLK~combout Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_rhc1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[12] } { 0.000ns 0.000ns 2.798ns } { 0.000ns 0.995ns 0.815ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.284 ns - Longest memory register " "Info: - Longest memory to register delay is 6.284 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.109 ns) 0.109 ns Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_rhc1:auto_generated\|altsyncram_vpu:fifo_ram\|altsyncram_aec1:altsyncram5\|q_a\[12\] 1 MEM M4K_X23_Y5 5 " "Info: 1: + IC(0.000 ns) + CELL(0.109 ns) = 0.109 ns; Loc. = M4K_X23_Y5; Fanout = 5; MEM Node = 'Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_rhc1:auto_generated\|altsyncram_vpu:fifo_ram\|altsyncram_aec1:altsyncram5\|q_a\[12\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_rhc1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[12] } "NODE_NAME" } } { "db/altsyncram_aec1.tdf" "" { Text "C:/HPDSDR/trunk/Ozy-JanusV2/db/altsyncram_aec1.tdf" 47 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.479 ns) + CELL(0.624 ns) 2.212 ns Equal4~73 2 COMB LCCOMB_X24_Y8_N10 1 " "Info: 2: + IC(1.479 ns) + CELL(0.624 ns) = 2.212 ns; Loc. = LCCOMB_X24_Y8_N10; Fanout = 1; COMB Node = 'Equal4~73'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.103 ns" { Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_rhc1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[12] Equal4~73 } "NODE_NAME" } } { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/Ozy-JanusV2/Ozy_Janus.v" 888 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.430 ns) + CELL(0.614 ns) 3.256 ns Equal4~74 3 COMB LCCOMB_X24_Y8_N12 7 " "Info: 3: + IC(0.430 ns) + CELL(0.614 ns) = 3.256 ns; Loc. = LCCOMB_X24_Y8_N12; Fanout = 7; COMB Node = 'Equal4~74'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.044 ns" { Equal4~73 Equal4~74 } "NODE_NAME" } } { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/Ozy-JanusV2/Ozy_Janus.v" 888 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.417 ns) + CELL(0.206 ns) 3.879 ns Selector59~93 4 COMB LCCOMB_X24_Y8_N14 2 " "Info: 4: + IC(0.417 ns) + CELL(0.206 ns) = 3.879 ns; Loc. = LCCOMB_X24_Y8_N14; Fanout = 2; COMB Node = 'Selector59~93'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.623 ns" { Equal4~74 Selector59~93 } "NODE_NAME" } } { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/Ozy-JanusV2/Ozy_Janus.v" 840 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.020 ns) + CELL(0.206 ns) 5.105 ns sync_count\[1\]~486 5 COMB LCCOMB_X25_Y8_N10 9 " "Info: 5: + IC(1.020 ns) + CELL(0.206 ns) = 5.105 ns; Loc. = LCCOMB_X25_Y8_N10; Fanout = 9; COMB Node = 'sync_count\[1\]~486'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.226 ns" { Selector59~93 sync_count[1]~486 } "NODE_NAME" } } { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/Ozy-JanusV2/Ozy_Janus.v" 959 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.324 ns) + CELL(0.855 ns) 6.284 ns sync_count\[5\] 6 REG LCFF_X25_Y8_N23 3 " "Info: 6: + IC(0.324 ns) + CELL(0.855 ns) = 6.284 ns; Loc. = LCFF_X25_Y8_N23; Fanout = 3; REG Node = 'sync_count\[5\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.179 ns" { sync_count[1]~486 sync_count[5] } "NODE_NAME" } } { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/Ozy-JanusV2/Ozy_Janus.v" 959 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.614 ns ( 41.60 % ) " "Info: Total cell delay = 2.614 ns ( 41.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.670 ns ( 58.40 % ) " "Info: Total interconnect delay = 3.670 ns ( 58.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "6.284 ns" { Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_rhc1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[12] Equal4~73 Equal4~74 Selector59~93 sync_count[1]~486 sync_count[5] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "6.284 ns" { Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_rhc1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[12] Equal4~73 Equal4~74 Selector59~93 sync_count[1]~486 sync_count[5] } { 0.000ns 1.479ns 0.430ns 0.417ns 1.020ns 0.324ns } { 0.109ns 0.624ns 0.614ns 0.206ns 0.206ns 0.855ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.462 ns" { BCLK sync_count[5] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.462 ns" { BCLK BCLK~combout sync_count[5] } { 0.000ns 0.000ns 1.801ns } { 0.000ns 0.995ns 0.666ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "4.608 ns" { BCLK Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_rhc1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[12] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "4.608 ns" { BCLK BCLK~combout Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_rhc1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[12] } { 0.000ns 0.000ns 2.798ns } { 0.000ns 0.995ns 0.815ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "6.284 ns" { Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_rhc1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[12] Equal4~73 Equal4~74 Selector59~93 sync_count[1]~486 sync_count[5] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "6.284 ns" { Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_rhc1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[12] Equal4~73 Equal4~74 Selector59~93 sync_count[1]~486 sync_count[5] } { 0.000ns 1.479ns 0.430ns 0.417ns 1.020ns 0.324ns } { 0.109ns 0.624ns 0.614ns 0.206ns 0.206ns 0.855ns } } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0}
{ "Info" "ITDB_FULL_SLACK_RESULT" "CLK_12MHZ register clocks:clocks\|lpm_counter:lpm_counter_component\|cntr_skh:auto_generated\|safe_q\[7\] register I2SAudioOut:I2SAO\|local_left_sample\[0\] 19.003 ns " "Info: Slack time is 19.003 ns for clock \"CLK_12MHZ\" between source register \"clocks:clocks\|lpm_counter:lpm_counter_component\|cntr_skh:auto_generated\|safe_q\[7\]\" and destination register \"I2SAudioOut:I2SAO\|local_left_sample\[0\]\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT_RESTRICTED" "360.1 MHz " "Info: Fmax is restricted to 360.1 MHz due to tcl and tch limits" {  } {  } 0 0 "Fmax is restricted to %1!s! due to tcl and tch limits" 0 0} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "22.731 ns + Largest register register " "Info: + Largest register to register requirement is 22.731 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "20.345 ns + " "Info: + Setup relationship between source and destination is 20.345 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 20.345 ns " "Info: + Latch edge is 20.345 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination CLK_12MHZ 40.690 ns 20.345 ns inverted 50 " "Info: Clock period of Destination clock \"CLK_12MHZ\" is 40.690 ns with inverted offset of 20.345 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source CLK_12MHZ 40.690 ns 0.000 ns  50 " "Info: Clock period of Source clock \"CLK_12MHZ\" is 40.690 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "2.650 ns + Largest " "Info: + Largest clock skew is 2.650 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK_12MHZ destination 5.675 ns + Shortest register " "Info: + Shortest clock path from clock \"CLK_12MHZ\" to destination register is 5.675 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.995 ns) 0.995 ns CLK_12MHZ 1 CLK PIN_144 101 " "Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_144; Fanout = 101; CLK Node = 'CLK_12MHZ'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { CLK_12MHZ } "NODE_NAME" } } { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/Ozy-JanusV2/Ozy_Janus.v" 221 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.364 ns) + CELL(0.970 ns) 3.329 ns clocks:clocks\|lpm_counter:lpm_counter_component\|cntr_skh:auto_generated\|safe_q\[1\] 2 REG LCFF_X27_Y7_N5 4 " "Info: 2: + IC(1.364 ns) + CELL(0.970 ns) = 3.329 ns; Loc. = LCFF_X27_Y7_N5; Fanout = 4; REG Node = 'clocks:clocks\|lpm_counter:lpm_counter_component\|cntr_skh:auto_generated\|safe_q\[1\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.334 ns" { CLK_12MHZ clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1] } "NODE_NAME" } } { "db/cntr_skh.tdf" "" { Text "C:/HPDSDR/trunk/Ozy-JanusV2/db/cntr_skh.tdf" 80 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.830 ns) + CELL(0.000 ns) 4.159 ns clocks:clocks\|lpm_counter:lpm_counter_component\|cntr_skh:auto_generated\|safe_q\[1\]~clkctrl 3 COMB CLKCTRL_G6 79 " "Info: 3: + IC(0.830 ns) + CELL(0.000 ns) = 4.159 ns; Loc. = CLKCTRL_G6; Fanout = 79; COMB Node = 'clocks:clocks\|lpm_counter:lpm_counter_component\|cntr_skh:auto_generated\|safe_q\[1\]~clkctrl'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.830 ns" { clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1] clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1]~clkctrl } "NODE_NAME" } } { "db/cntr_skh.tdf" "" { Text "C:/HPDSDR/trunk/Ozy-JanusV2/db/cntr_skh.tdf" 80 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.850 ns) + CELL(0.666 ns) 5.675 ns I2SAudioOut:I2SAO\|local_left_sample\[0\] 4 REG LCFF_X22_Y9_N27 1 " "Info: 4: + IC(0.850 ns) + CELL(0.666 ns) = 5.675 ns; Loc. = LCFF_X22_Y9_N27; Fanout = 1; REG Node = 'I2SAudioOut:I2SAO\|local_left_sample\[0\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.516 ns" { clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1]~clkctrl I2SAudioOut:I2SAO|local_left_sample[0] } "NODE_NAME" } } { "DigAudioOut48k16bI2S.v" "" { Text "C:/HPDSDR/trunk/Ozy-JanusV2/DigAudioOut48k16bI2S.v" 60 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.631 ns ( 46.36 % ) " "Info: Total cell delay = 2.631 ns ( 46.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.044 ns ( 53.64 % ) " "Info: Total interconnect delay = 3.044 ns ( 53.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "5.675 ns" { CLK_12MHZ clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1] clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1]~clkctrl I2SAudioOut:I2SAO|local_left_sample[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "5.675 ns" { CLK_12MHZ CLK_12MHZ~combout clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1] clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1]~clkctrl I2SAudioOut:I2SAO|local_left_sample[0] } { 0.000ns 0.000ns 1.364ns 0.830ns 0.850ns } { 0.000ns 0.995ns 0.970ns 0.000ns 0.666ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK_12MHZ source 3.025 ns - Longest register " "Info: - Longest clock path from clock \"CLK_12MHZ\" to source register is 3.025 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.995 ns) 0.995 ns CLK_12MHZ 1 CLK PIN_144 101 " "Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_144; Fanout = 101; CLK Node = 'CLK_12MHZ'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { CLK_12MHZ } "NODE_NAME" } } { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/Ozy-JanusV2/Ozy_Janus.v" 221 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.364 ns) + CELL(0.666 ns) 3.025 ns clocks:clocks\|lpm_counter:lpm_counter_component\|cntr_skh:auto_generated\|safe_q\[7\] 2 REG LCFF_X27_Y7_N17 17 " "Info: 2: + IC(1.364 ns) + CELL(0.666 ns) = 3.025 ns; Loc. = LCFF_X27_Y7_N17; Fanout = 17; REG Node = 'clocks:clocks\|lpm_counter:lpm_counter_component\|cntr_skh:auto_generated\|safe_q\[7\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.030 ns" { CLK_12MHZ clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7] } "NODE_NAME" } } { "db/cntr_skh.tdf" "" { Text "C:/HPDSDR/trunk/Ozy-JanusV2/db/cntr_skh.tdf" 80 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.661 ns ( 54.91 % ) " "Info: Total cell delay = 1.661 ns ( 54.91 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.364 ns ( 45.09 % ) " "Info: Total interconnect delay = 1.364 ns ( 45.09 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.025 ns" { CLK_12MHZ clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.025 ns" { CLK_12MHZ CLK_12MHZ~combout clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7] } { 0.000ns 0.000ns 1.364ns } { 0.000ns 0.995ns 0.666ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "5.675 ns" { CLK_12MHZ clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1] clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1]~clkctrl I2SAudioOut:I2SAO|local_left_sample[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "5.675 ns" { CLK_12MHZ CLK_12MHZ~combout clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1] clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1]~clkctrl I2SAudioOut:I2SAO|local_left_sample[0] } { 0.000ns 0.000ns 1.364ns 0.830ns 0.850ns } { 0.000ns 0.995ns 0.970ns 0.000ns 0.666ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.025 ns" { CLK_12MHZ clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.025 ns" { CLK_12MHZ CLK_12MHZ~combout clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7] } { 0.000ns 0.000ns 1.364ns } { 0.000ns 0.995ns 0.666ns } } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "db/cntr_skh.tdf" "" { Text "C:/HPDSDR/trunk/Ozy-JanusV2/db/cntr_skh.tdf" 80 8 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns - " "Info: - Micro setup delay of destination is -0.040 ns" {  } { { "DigAudioOut48k16bI2S.v" "" { Text "C:/HPDSDR/trunk/Ozy-JanusV2/DigAudioOut48k16bI2S.v" 60 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "5.675 ns" { CLK_12MHZ clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1] clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1]~clkctrl I2SAudioOut:I2SAO|local_left_sample[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "5.675 ns" { CLK_12MHZ CLK_12MHZ~combout clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1] clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1]~clkctrl I2SAudioOut:I2SAO|local_left_sample[0] } { 0.000ns 0.000ns 1.364ns 0.830ns 0.850ns } { 0.000ns 0.995ns 0.970ns 0.000ns 0.666ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.025 ns" { CLK_12MHZ clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.025 ns" { CLK_12MHZ CLK_12MHZ~combout clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7] } { 0.000ns 0.000ns 1.364ns } { 0.000ns 0.995ns 0.666ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.728 ns - Longest register register " "Info: - Longest register to register delay is 3.728 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns clocks:clocks\|lpm_counter:lpm_counter_component\|cntr_skh:auto_generated\|safe_q\[7\] 1 REG LCFF_X27_Y7_N17 17 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X27_Y7_N17; Fanout = 17; REG Node = 'clocks:clocks\|lpm_counter:lpm_counter_component\|cntr_skh:auto_generated\|safe_q\[7\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7] } "NODE_NAME" } } { "db/cntr_skh.tdf" "" { Text "C:/HPDSDR/trunk/Ozy-JanusV2/db/cntr_skh.tdf" 80 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.782 ns) + CELL(0.647 ns) 1.429 ns I2SAudioOut:I2SAO\|local_left_sample\[15\]~0 2 COMB LCCOMB_X26_Y7_N24 32 " "Info: 2: + IC(0.782 ns) + CELL(0.647 ns) = 1.429 ns; Loc. = LCCOMB_X26_Y7_N24; Fanout = 32; COMB Node = 'I2SAudioOut:I2SAO\|local_left_sample\[15\]~0'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.429 ns" { clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7] I2SAudioOut:I2SAO|local_left_sample[15]~0 } "NODE_NAME" } } { "DigAudioOut48k16bI2S.v" "" { Text "C:/HPDSDR/trunk/Ozy-JanusV2/DigAudioOut48k16bI2S.v" 60 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.444 ns) + CELL(0.855 ns) 3.728 ns I2SAudioOut:I2SAO\|local_left_sample\[0\] 3 REG LCFF_X22_Y9_N27 1 " "Info: 3: + IC(1.444 ns) + CELL(0.855 ns) = 3.728 ns; Loc. = LCFF_X22_Y9_N27; Fanout = 1; REG Node = 'I2SAudioOut:I2SAO\|local_left_sample\[0\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.299 ns" { I2SAudioOut:I2SAO|local_left_sample[15]~0 I2SAudioOut:I2SAO|local_left_sample[0] } "NODE_NAME" } } { "DigAudioOut48k16bI2S.v" "" { Text "C:/HPDSDR/trunk/Ozy-JanusV2/DigAudioOut48k16bI2S.v" 60 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.502 ns ( 40.29 % ) " "Info: Total cell delay = 1.502 ns ( 40.29 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.226 ns ( 59.71 % ) " "Info: Total interconnect delay = 2.226 ns ( 59.71 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.728 ns" { clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7] I2SAudioOut:I2SAO|local_left_sample[15]~0 I2SAudioOut:I2SAO|local_left_sample[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.728 ns" { clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7] I2SAudioOut:I2SAO|local_left_sample[15]~0 I2SAudioOut:I2SAO|local_left_sample[0] } { 0.000ns 0.782ns 1.444ns } { 0.000ns 0.647ns 0.855ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "5.675 ns" { CLK_12MHZ clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1] clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1]~clkctrl I2SAudioOut:I2SAO|local_left_sample[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "5.675 ns" { CLK_12MHZ CLK_12MHZ~combout clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1] clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1]~clkctrl I2SAudioOut:I2SAO|local_left_sample[0] } { 0.000ns 0.000ns 1.364ns 0.830ns 0.850ns } { 0.000ns 0.995ns 0.970ns 0.000ns 0.666ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.025 ns" { CLK_12MHZ clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.025 ns" { CLK_12MHZ CLK_12MHZ~combout clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7] } { 0.000ns 0.000ns 1.364ns } { 0.000ns 0.995ns 0.666ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.728 ns" { clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7] I2SAudioOut:I2SAO|local_left_sample[15]~0 I2SAudioOut:I2SAO|local_left_sample[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.728 ns" { clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7] I2SAudioOut:I2SAO|local_left_sample[15]~0 I2SAudioOut:I2SAO|local_left_sample[0] } { 0.000ns 0.782ns 1.444ns } { 0.000ns 0.647ns 0.855ns } } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0}
{ "Info" "ITAN_NO_REG2REG_EXIST" "CBCLK " "Info: No valid register-to-register data paths exist for clock \"CBCLK\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "IFCLK register RX_wait\[0\] register RX_wait\[0\] 499 ps " "Info: Minimum slack time is 499 ps for clock \"IFCLK\" between source register \"RX_wait\[0\]\" and destination register \"RX_wait\[0\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.501 ns + Shortest register register " "Info: + Shortest register to register delay is 0.501 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns RX_wait\[0\] 1 REG LCFF_X7_Y7_N25 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X7_Y7_N25; Fanout = 4; REG Node = 'RX_wait\[0\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { RX_wait[0] } "NODE_NAME" } } { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/Ozy-JanusV2/Ozy_Janus.v" 763 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.393 ns) 0.393 ns RX_wait\[0\]~697 2 COMB LCCOMB_X7_Y7_N24 1 " "Info: 2: + IC(0.000 ns) + CELL(0.393 ns) = 0.393 ns; Loc. = LCCOMB_X7_Y7_N24; Fanout = 1; COMB Node = 'RX_wait\[0\]~697'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.393 ns" { RX_wait[0] RX_wait[0]~697 } "NODE_NAME" } } { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/Ozy-JanusV2/Ozy_Janus.v" 763 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 0.501 ns RX_wait\[0\] 3 REG LCFF_X7_Y7_N25 4 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.501 ns; Loc. = LCFF_X7_Y7_N25; Fanout = 4; REG Node = 'RX_wait\[0\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.108 ns" { RX_wait[0]~697 RX_wait[0] } "NODE_NAME" } } { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/Ozy-JanusV2/Ozy_Janus.v" 763 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.501 ns ( 100.00 % ) " "Info: Total cell delay = 0.501 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.501 ns" { RX_wait[0] RX_wait[0]~697 RX_wait[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "0.501 ns" { RX_wait[0] RX_wait[0]~697 RX_wait[0] } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.393ns 0.108ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.002 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.002 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 10.416 ns " "Info: + Latch edge is 10.416 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination IFCLK 20.833 ns 10.416 ns inverted 50 " "Info: Clock period of Destination clock \"IFCLK\" is 20.833 ns with inverted offset of 10.416 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0} { "Info" "ITDB_EDGE_RESULT" "- Launch 10.416 ns " "Info: - Launch edge is 10.416 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source IFCLK 20.833 ns 10.416 ns inverted 50 " "Info: Clock period of Source clock \"IFCLK\" is 20.833 ns with inverted offset of 10.416 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "IFCLK destination 2.744 ns + Longest register " "Info: + Longest clock path from clock \"IFCLK\" to destination register is 2.744 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.130 ns) 1.130 ns IFCLK 1 CLK PIN_24 1 " "Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 1; CLK Node = 'IFCLK'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { IFCLK } "NODE_NAME" } } { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/Ozy-JanusV2/Ozy_Janus.v" 223 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.140 ns) + CELL(0.000 ns) 1.270 ns IFCLK~clkctrl 2 COMB CLKCTRL_G2 115 " "Info: 2: + IC(0.140 ns) + CELL(0.000 ns) = 1.270 ns; Loc. = CLKCTRL_G2; Fanout = 115; COMB Node = 'IFCLK~clkctrl'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.140 ns" { IFCLK IFCLK~clkctrl } "NODE_NAME" } } { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/Ozy-JanusV2/Ozy_Janus.v" 223 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.808 ns) + CELL(0.666 ns) 2.744 ns RX_wait\[0\] 3 REG LCFF_X7_Y7_N25 4 " "Info: 3: + IC(0.808 ns) + CELL(0.666 ns) = 2.744 ns; Loc. = LCFF_X7_Y7_N25; Fanout = 4; REG Node = 'RX_wait\[0\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.474 ns" { IFCLK~clkctrl RX_wait[0] } "NODE_NAME" } } { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/Ozy-JanusV2/Ozy_Janus.v" 763 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.796 ns ( 65.45 % ) " "Info: Total cell delay = 1.796 ns ( 65.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.948 ns ( 34.55 % ) " "Info: Total interconnect delay = 0.948 ns ( 34.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.744 ns" { IFCLK IFCLK~clkctrl RX_wait[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.744 ns" { IFCLK IFCLK~combout IFCLK~clkctrl RX_wait[0] } { 0.000ns 0.000ns 0.140ns 0.808ns } { 0.000ns 1.130ns 0.000ns 0.666ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "IFCLK source 2.744 ns - Shortest register " "Info: - Shortest clock path from clock \"IFCLK\" to source register is 2.744 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.130 ns) 1.130 ns IFCLK 1 CLK PIN_24 1 " "Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 1; CLK Node = 'IFCLK'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { IFCLK } "NODE_NAME" } } { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/Ozy-JanusV2/Ozy_Janus.v" 223 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.140 ns) + CELL(0.000 ns) 1.270 ns IFCLK~clkctrl 2 COMB CLKCTRL_G2 115 " "Info: 2: + IC(0.140 ns) + CELL(0.000 ns) = 1.270 ns; Loc. = CLKCTRL_G2; Fanout = 115; COMB Node = 'IFCLK~clkctrl'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.140 ns" { IFCLK IFCLK~clkctrl } "NODE_NAME" } } { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/Ozy-JanusV2/Ozy_Janus.v" 223 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.808 ns) + CELL(0.666 ns) 2.744 ns RX_wait\[0\] 3 REG LCFF_X7_Y7_N25 4 " "Info: 3: + IC(0.808 ns) + CELL(0.666 ns) = 2.744 ns; Loc. = LCFF_X7_Y7_N25; Fanout = 4; REG Node = 'RX_wait\[0\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.474 ns" { IFCLK~clkctrl RX_wait[0] } "NODE_NAME" } } { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/Ozy-JanusV2/Ozy_Janus.v" 763 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.796 ns ( 65.45 % ) " "Info: Total cell delay = 1.796 ns ( 65.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.948 ns ( 34.55 % ) " "Info: Total interconnect delay = 0.948 ns ( 34.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.744 ns" { IFCLK IFCLK~clkctrl RX_wait[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.744 ns" { IFCLK IFCLK~combout IFCLK~clkctrl RX_wait[0] } { 0.000ns 0.000ns 0.140ns 0.808ns } { 0.000ns 1.130ns 0.000ns 0.666ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.744 ns" { IFCLK IFCLK~clkctrl RX_wait[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.744 ns" { IFCLK IFCLK~combout IFCLK~clkctrl RX_wait[0] } { 0.000ns 0.000ns 0.140ns 0.808ns } { 0.000ns 1.130ns 0.000ns 0.666ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.744 ns" { IFCLK IFCLK~clkctrl RX_wait[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.744 ns" { IFCLK IFCLK~combout IFCLK~clkctrl RX_wait[0] } { 0.000ns 0.000ns 0.140ns 0.808ns } { 0.000ns 1.130ns 0.000ns 0.666ns } } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/Ozy-JanusV2/Ozy_Janus.v" 763 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/Ozy-JanusV2/Ozy_Janus.v" 763 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.744 ns" { IFCLK IFCLK~clkctrl RX_wait[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.744 ns" { IFCLK IFCLK~combout IFCLK~clkctrl RX_wait[0] } { 0.000ns 0.000ns 0.140ns 0.808ns } { 0.000ns 1.130ns 0.000ns 0.666ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.744 ns" { IFCLK IFCLK~clkctrl RX_wait[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.744 ns" { IFCLK IFCLK~combout IFCLK~clkctrl RX_wait[0] } { 0.000ns 0.000ns 0.140ns 0.808ns } { 0.000ns 1.130ns 0.000ns 0.666ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.501 ns" { RX_wait[0] RX_wait[0]~697 RX_wait[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "0.501 ns" { RX_wait[0] RX_wait[0]~697 RX_wait[0] } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.393ns 0.108ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.744 ns" { IFCLK IFCLK~clkctrl RX_wait[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.744 ns" { IFCLK IFCLK~combout IFCLK~clkctrl RX_wait[0] } { 0.000ns 0.000ns 0.140ns 0.808ns } { 0.000ns 1.130ns 0.000ns 0.666ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.744 ns" { IFCLK IFCLK~clkctrl RX_wait[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.744 ns" { IFCLK IFCLK~combout IFCLK~clkctrl RX_wait[0] } { 0.000ns 0.000ns 0.140ns 0.808ns } { 0.000ns 1.130ns 0.000ns 0.666ns } } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "BCLK register Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\|dcfifo_9p91:auto_generated\|a_graycounter_ik6:wrptr_gp\|power_modified_counter_values\[6\] memory Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\|dcfifo_9p91:auto_generated\|altsyncram_tpu:fifo_ram\|altsyncram_8ec1:altsyncram4\|ram_block5a9~portb_address_reg6 379 ps " "Info: Minimum slack time is 379 ps for clock \"BCLK\" between source register \"Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\|dcfifo_9p91:auto_generated\|a_graycounter_ik6:wrptr_gp\|power_modified_counter_values\[6\]\" and destination memory \"Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\|dcfifo_9p91:auto_generated\|altsyncram_tpu:fifo_ram\|altsyncram_8ec1:altsyncram4\|ram_block5a9~portb_address_reg6\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.914 ns + Shortest register memory " "Info: + Shortest register to memory delay is 1.914 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\|dcfifo_9p91:auto_generated\|a_graycounter_ik6:wrptr_gp\|power_modified_counter_values\[6\] 1 REG LCFF_X27_Y6_N21 13 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X27_Y6_N21; Fanout = 13; REG Node = 'Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\|dcfifo_9p91:auto_generated\|a_graycounter_ik6:wrptr_gp\|power_modified_counter_values\[6\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_9p91:auto_generated|a_graycounter_ik6:wrptr_gp|power_modified_counter_values[6] } "NODE_NAME" } } { "db/a_graycounter_ik6.tdf" "" { Text "C:/HPDSDR/trunk/Ozy-JanusV2/db/a_graycounter_ik6.tdf" 101 31 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(0.176 ns) 1.914 ns Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\|dcfifo_9p91:auto_generated\|altsyncram_tpu:fifo_ram\|altsyncram_8ec1:altsyncram4\|ram_block5a9~portb_address_reg6 2 MEM M4K_X23_Y2 0 " "Info: 2: + IC(1.738 ns) + CELL(0.176 ns) = 1.914 ns; Loc. = M4K_X23_Y2; Fanout = 0; MEM Node = 'Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\|dcfifo_9p91:auto_generated\|altsyncram_tpu:fifo_ram\|altsyncram_8ec1:altsyncram4\|ram_block5a9~portb_address_reg6'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.914 ns" { Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_9p91:auto_generated|a_graycounter_ik6:wrptr_gp|power_modified_counter_values[6] Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_9p91:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|ram_block5a9~portb_address_reg6 } "NODE_NAME" } } { "db/altsyncram_8ec1.tdf" "" { Text "C:/HPDSDR/trunk/Ozy-JanusV2/db/altsyncram_8ec1.tdf" 332 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.176 ns ( 9.20 % ) " "Info: Total cell delay = 0.176 ns ( 9.20 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.738 ns ( 90.80 % ) " "Info: Total interconnect delay = 1.738 ns ( 90.80 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.914 ns" { Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_9p91:auto_generated|a_graycounter_ik6:wrptr_gp|power_modified_counter_values[6] Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_9p91:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|ram_block5a9~portb_address_reg6 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "1.914 ns" { Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_9p91:auto_generated|a_graycounter_ik6:wrptr_gp|power_modified_counter_values[6] Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_9p91:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|ram_block5a9~portb_address_reg6 } { 0.000ns 1.738ns } { 0.000ns 0.176ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "1.535 ns - Smallest register memory " "Info: - Smallest register to memory requirement is 1.535 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.000 ns " "Info: + Latch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination BCLK 40.690 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"BCLK\" is 40.690 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source BCLK 40.690 ns 0.000 ns  50 " "Info: Clock period of Source clock \"BCLK\" is 40.690 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "1.572 ns + Smallest " "Info: + Smallest clock skew is 1.572 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "BCLK destination 4.718 ns + Longest memory " "Info: + Longest clock path from clock \"BCLK\" to destination memory is 4.718 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.995 ns) 0.995 ns BCLK 1 CLK PIN_143 679 " "Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_143; Fanout = 679; CLK Node = 'BCLK'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { BCLK } "NODE_NAME" } } { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/Ozy-JanusV2/Ozy_Janus.v" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.845 ns) + CELL(0.878 ns) 4.718 ns Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\|dcfifo_9p91:auto_generated\|altsyncram_tpu:fifo_ram\|altsyncram_8ec1:altsyncram4\|ram_block5a9~portb_address_reg6 2 MEM M4K_X23_Y2 0 " "Info: 2: + IC(2.845 ns) + CELL(0.878 ns) = 4.718 ns; Loc. = M4K_X23_Y2; Fanout = 0; MEM Node = 'Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\|dcfifo_9p91:auto_generated\|altsyncram_tpu:fifo_ram\|altsyncram_8ec1:altsyncram4\|ram_block5a9~portb_address_reg6'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.723 ns" { BCLK Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_9p91:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|ram_block5a9~portb_address_reg6 } "NODE_NAME" } } { "db/altsyncram_8ec1.tdf" "" { Text "C:/HPDSDR/trunk/Ozy-JanusV2/db/altsyncram_8ec1.tdf" 332 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.873 ns ( 39.70 % ) " "Info: Total cell delay = 1.873 ns ( 39.70 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.845 ns ( 60.30 % ) " "Info: Total interconnect delay = 2.845 ns ( 60.30 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "4.718 ns" { BCLK Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_9p91:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|ram_block5a9~portb_address_reg6 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "4.718 ns" { BCLK BCLK~combout Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_9p91:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|ram_block5a9~portb_address_reg6 } { 0.000ns 0.000ns 2.845ns } { 0.000ns 0.995ns 0.878ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "BCLK source 3.146 ns - Shortest register " "Info: - Shortest clock path from clock \"BCLK\" to source register is 3.146 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.995 ns) 0.995 ns BCLK 1 CLK PIN_143 679 " "Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_143; Fanout = 679; CLK Node = 'BCLK'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { BCLK } "NODE_NAME" } } { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/Ozy-JanusV2/Ozy_Janus.v" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.485 ns) + CELL(0.666 ns) 3.146 ns Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\|dcfifo_9p91:auto_generated\|a_graycounter_ik6:wrptr_gp\|power_modified_counter_values\[6\] 2 REG LCFF_X27_Y6_N21 13 " "Info: 2: + IC(1.485 ns) + CELL(0.666 ns) = 3.146 ns; Loc. = LCFF_X27_Y6_N21; Fanout = 13; REG Node = 'Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\|dcfifo_9p91:auto_generated\|a_graycounter_ik6:wrptr_gp\|power_modified_counter_values\[6\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.151 ns" { BCLK Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_9p91:auto_generated|a_graycounter_ik6:wrptr_gp|power_modified_counter_values[6] } "NODE_NAME" } } { "db/a_graycounter_ik6.tdf" "" { Text "C:/HPDSDR/trunk/Ozy-JanusV2/db/a_graycounter_ik6.tdf" 101 31 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.661 ns ( 52.80 % ) " "Info: Total cell delay = 1.661 ns ( 52.80 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.485 ns ( 47.20 % ) " "Info: Total interconnect delay = 1.485 ns ( 47.20 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.146 ns" { BCLK Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_9p91:auto_generated|a_graycounter_ik6:wrptr_gp|power_modified_counter_values[6] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.146 ns" { BCLK BCLK~combout Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_9p91:auto_generated|a_graycounter_ik6:wrptr_gp|power_modified_counter_values[6] } { 0.000ns 0.000ns 1.485ns } { 0.000ns 0.995ns 0.666ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "4.718 ns" { BCLK Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_9p91:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|ram_block5a9~portb_address_reg6 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "4.718 ns" { BCLK BCLK~combout Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_9p91:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|ram_block5a9~portb_address_reg6 } { 0.000ns 0.000ns 2.845ns } { 0.000ns 0.995ns 0.878ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.146 ns" { BCLK Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_9p91:auto_generated|a_graycounter_ik6:wrptr_gp|power_modified_counter_values[6] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.146 ns" { BCLK BCLK~combout Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_9p91:auto_generated|a_graycounter_ik6:wrptr_gp|power_modified_counter_values[6] } { 0.000ns 0.000ns 1.485ns } { 0.000ns 0.995ns 0.666ns } } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "db/a_graycounter_ik6.tdf" "" { Text "C:/HPDSDR/trunk/Ozy-JanusV2/db/a_graycounter_ik6.tdf" 101 31 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.267 ns + " "Info: + Micro hold delay of destination is 0.267 ns" {  } { { "db/altsyncram_8ec1.tdf" "" { Text "C:/HPDSDR/trunk/Ozy-JanusV2/db/altsyncram_8ec1.tdf" 332 2 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "4.718 ns" { BCLK Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_9p91:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|ram_block5a9~portb_address_reg6 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "4.718 ns" { BCLK BCLK~combout Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_9p91:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|ram_block5a9~portb_address_reg6 } { 0.000ns 0.000ns 2.845ns } { 0.000ns 0.995ns 0.878ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.146 ns" { BCLK Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_9p91:auto_generated|a_graycounter_ik6:wrptr_gp|power_modified_counter_values[6] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.146 ns" { BCLK BCLK~combout Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_9p91:auto_generated|a_graycounter_ik6:wrptr_gp|power_modified_counter_values[6] } { 0.000ns 0.000ns 1.485ns } { 0.000ns 0.995ns 0.666ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.914 ns" { Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_9p91:auto_generated|a_graycounter_ik6:wrptr_gp|power_modified_counter_values[6] Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_9p91:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|ram_block5a9~portb_address_reg6 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "1.914 ns" { Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_9p91:auto_generated|a_graycounter_ik6:wrptr_gp|power_modified_counter_values[6] Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_9p91:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|ram_block5a9~portb_address_reg6 } { 0.000ns 1.738ns } { 0.000ns 0.176ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "4.718 ns" { BCLK Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_9p91:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|ram_block5a9~portb_address_reg6 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "4.718 ns" { BCLK BCLK~combout Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_9p91:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|ram_block5a9~portb_address_reg6 } { 0.000ns 0.000ns 2.845ns } { 0.000ns 0.995ns 0.878ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.146 ns" { BCLK Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_9p91:auto_generated|a_graycounter_ik6:wrptr_gp|power_modified_counter_values[6] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.146 ns" { BCLK BCLK~combout Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_9p91:auto_generated|a_graycounter_ik6:wrptr_gp|power_modified_counter_values[6] } { 0.000ns 0.000ns 1.485ns } { 0.000ns 0.995ns 0.666ns } } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "CLK_12MHZ register I2SAudioOut:I2SAO\|TLV_state.000 register I2SAudioOut:I2SAO\|TLV_state.000 499 ps " "Info: Minimum slack time is 499 ps for clock \"CLK_12MHZ\" between source register \"I2SAudioOut:I2SAO\|TLV_state.000\" and destination register \"I2SAudioOut:I2SAO\|TLV_state.000\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.501 ns + Shortest register register " "Info: + Shortest register to register delay is 0.501 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns I2SAudioOut:I2SAO\|TLV_state.000 1 REG LCFF_X26_Y8_N17 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X26_Y8_N17; Fanout = 3; REG Node = 'I2SAudioOut:I2SAO\|TLV_state.000'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { I2SAudioOut:I2SAO|TLV_state.000 } "NODE_NAME" } } { "DigAudioOut48k16bI2S.v" "" { Text "C:/HPDSDR/trunk/Ozy-JanusV2/DigAudioOut48k16bI2S.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.393 ns) 0.393 ns I2SAudioOut:I2SAO\|Selector4~18 2 COMB LCCOMB_X26_Y8_N16 1 " "Info: 2: + IC(0.000 ns) + CELL(0.393 ns) = 0.393 ns; Loc. = LCCOMB_X26_Y8_N16; Fanout = 1; COMB Node = 'I2SAudioOut:I2SAO\|Selector4~18'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.393 ns" { I2SAudioOut:I2SAO|TLV_state.000 I2SAudioOut:I2SAO|Selector4~18 } "NODE_NAME" } } { "DigAudioOut48k16bI2S.v" "" { Text "C:/HPDSDR/trunk/Ozy-JanusV2/DigAudioOut48k16bI2S.v" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 0.501 ns I2SAudioOut:I2SAO\|TLV_state.000 3 REG LCFF_X26_Y8_N17 3 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.501 ns; Loc. = LCFF_X26_Y8_N17; Fanout = 3; REG Node = 'I2SAudioOut:I2SAO\|TLV_state.000'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.108 ns" { I2SAudioOut:I2SAO|Selector4~18 I2SAudioOut:I2SAO|TLV_state.000 } "NODE_NAME" } } { "DigAudioOut48k16bI2S.v" "" { Text "C:/HPDSDR/trunk/Ozy-JanusV2/DigAudioOut48k16bI2S.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.501 ns ( 100.00 % ) " "Info: Total cell delay = 0.501 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.501 ns" { I2SAudioOut:I2SAO|TLV_state.000 I2SAudioOut:I2SAO|Selector4~18 I2SAudioOut:I2SAO|TLV_state.000 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "0.501 ns" { I2SAudioOut:I2SAO|TLV_state.000 I2SAudioOut:I2SAO|Selector4~18 I2SAudioOut:I2SAO|TLV_state.000 } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.393ns 0.108ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.002 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.002 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 20.345 ns " "Info: + Latch edge is 20.345 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination CLK_12MHZ 40.690 ns 20.345 ns inverted 50 " "Info: Clock period of Destination clock \"CLK_12MHZ\" is 40.690 ns with inverted offset of 20.345 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0} { "Info" "ITDB_EDGE_RESULT" "- Launch 20.345 ns " "Info: - Launch edge is 20.345 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source CLK_12MHZ 40.690 ns 20.345 ns inverted 50 " "Info: Clock period of Source clock \"CLK_12MHZ\" is 40.690 ns with inverted offset of 20.345 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK_12MHZ destination 5.671 ns + Longest register " "Info: + Longest clock path from clock \"CLK_12MHZ\" to destination register is 5.671 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.995 ns) 0.995 ns CLK_12MHZ 1 CLK PIN_144 101 " "Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_144; Fanout = 101; CLK Node = 'CLK_12MHZ'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { CLK_12MHZ } "NODE_NAME" } } { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/Ozy-JanusV2/Ozy_Janus.v" 221 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.364 ns) + CELL(0.970 ns) 3.329 ns clocks:clocks\|lpm_counter:lpm_counter_component\|cntr_skh:auto_generated\|safe_q\[1\] 2 REG LCFF_X27_Y7_N5 4 " "Info: 2: + IC(1.364 ns) + CELL(0.970 ns) = 3.329 ns; Loc. = LCFF_X27_Y7_N5; Fanout = 4; REG Node = 'clocks:clocks\|lpm_counter:lpm_counter_component\|cntr_skh:auto_generated\|safe_q\[1\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.334 ns" { CLK_12MHZ clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1] } "NODE_NAME" } } { "db/cntr_skh.tdf" "" { Text "C:/HPDSDR/trunk/Ozy-JanusV2/db/cntr_skh.tdf" 80 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.830 ns) + CELL(0.000 ns) 4.159 ns clocks:clocks\|lpm_counter:lpm_counter_component\|cntr_skh:auto_generated\|safe_q\[1\]~clkctrl 3 COMB CLKCTRL_G6 79 " "Info: 3: + IC(0.830 ns) + CELL(0.000 ns) = 4.159 ns; Loc. = CLKCTRL_G6; Fanout = 79; COMB Node = 'clocks:clocks\|lpm_counter:lpm_counter_component\|cntr_skh:auto_generated\|safe_q\[1\]~clkctrl'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.830 ns" { clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1] clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1]~clkctrl } "NODE_NAME" } } { "db/cntr_skh.tdf" "" { Text "C:/HPDSDR/trunk/Ozy-JanusV2/db/cntr_skh.tdf" 80 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.846 ns) + CELL(0.666 ns) 5.671 ns I2SAudioOut:I2SAO\|TLV_state.000 4 REG LCFF_X26_Y8_N17 3 " "Info: 4: + IC(0.846 ns) + CELL(0.666 ns) = 5.671 ns; Loc. = LCFF_X26_Y8_N17; Fanout = 3; REG Node = 'I2SAudioOut:I2SAO\|TLV_state.000'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.512 ns" { clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1]~clkctrl I2SAudioOut:I2SAO|TLV_state.000 } "NODE_NAME" } } { "DigAudioOut48k16bI2S.v" "" { Text "C:/HPDSDR/trunk/Ozy-JanusV2/DigAudioOut48k16bI2S.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.631 ns ( 46.39 % ) " "Info: Total cell delay = 2.631 ns ( 46.39 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.040 ns ( 53.61 % ) " "Info: Total interconnect delay = 3.040 ns ( 53.61 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "5.671 ns" { CLK_12MHZ clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1] clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1]~clkctrl I2SAudioOut:I2SAO|TLV_state.000 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "5.671 ns" { CLK_12MHZ CLK_12MHZ~combout clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1] clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1]~clkctrl I2SAudioOut:I2SAO|TLV_state.000 } { 0.000ns 0.000ns 1.364ns 0.830ns 0.846ns } { 0.000ns 0.995ns 0.970ns 0.000ns 0.666ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK_12MHZ source 5.671 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK_12MHZ\" to source register is 5.671 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.995 ns) 0.995 ns CLK_12MHZ 1 CLK PIN_144 101 " "Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_144; Fanout = 101; CLK Node = 'CLK_12MHZ'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { CLK_12MHZ } "NODE_NAME" } } { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/Ozy-JanusV2/Ozy_Janus.v" 221 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.364 ns) + CELL(0.970 ns) 3.329 ns clocks:clocks\|lpm_counter:lpm_counter_component\|cntr_skh:auto_generated\|safe_q\[1\] 2 REG LCFF_X27_Y7_N5 4 " "Info: 2: + IC(1.364 ns) + CELL(0.970 ns) = 3.329 ns; Loc. = LCFF_X27_Y7_N5; Fanout = 4; REG Node = 'clocks:clocks\|lpm_counter:lpm_counter_component\|cntr_skh:auto_generated\|safe_q\[1\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.334 ns" { CLK_12MHZ clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1] } "NODE_NAME" } } { "db/cntr_skh.tdf" "" { Text "C:/HPDSDR/trunk/Ozy-JanusV2/db/cntr_skh.tdf" 80 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.830 ns) + CELL(0.000 ns) 4.159 ns clocks:clocks\|lpm_counter:lpm_counter_component\|cntr_skh:auto_generated\|safe_q\[1\]~clkctrl 3 COMB CLKCTRL_G6 79 " "Info: 3: + IC(0.830 ns) + CELL(0.000 ns) = 4.159 ns; Loc. = CLKCTRL_G6; Fanout = 79; COMB Node = 'clocks:clocks\|lpm_counter:lpm_counter_component\|cntr_skh:auto_generated\|safe_q\[1\]~clkctrl'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.830 ns" { clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1] clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1]~clkctrl } "NODE_NAME" } } { "db/cntr_skh.tdf" "" { Text "C:/HPDSDR/trunk/Ozy-JanusV2/db/cntr_skh.tdf" 80 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.846 ns) + CELL(0.666 ns) 5.671 ns I2SAudioOut:I2SAO\|TLV_state.000 4 REG LCFF_X26_Y8_N17 3 " "Info: 4: + IC(0.846 ns) + CELL(0.666 ns) = 5.671 ns; Loc. = LCFF_X26_Y8_N17; Fanout = 3; REG Node = 'I2SAudioOut:I2SAO\|TLV_state.000'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.512 ns" { clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1]~clkctrl I2SAudioOut:I2SAO|TLV_state.000 } "NODE_NAME" } } { "DigAudioOut48k16bI2S.v" "" { Text "C:/HPDSDR/trunk/Ozy-JanusV2/DigAudioOut48k16bI2S.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.631 ns ( 46.39 % ) " "Info: Total cell delay = 2.631 ns ( 46.39 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.040 ns ( 53.61 % ) " "Info: Total interconnect delay = 3.040 ns ( 53.61 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "5.671 ns" { CLK_12MHZ clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1] clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1]~clkctrl I2SAudioOut:I2SAO|TLV_state.000 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "5.671 ns" { CLK_12MHZ CLK_12MHZ~combout clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1] clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1]~clkctrl I2SAudioOut:I2SAO|TLV_state.000 } { 0.000ns 0.000ns 1.364ns 0.830ns 0.846ns } { 0.000ns 0.995ns 0.970ns 0.000ns 0.666ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "5.671 ns" { CLK_12MHZ clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1] clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1]~clkctrl I2SAudioOut:I2SAO|TLV_state.000 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "5.671 ns" { CLK_12MHZ CLK_12MHZ~combout clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1] clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1]~clkctrl I2SAudioOut:I2SAO|TLV_state.000 } { 0.000ns 0.000ns 1.364ns 0.830ns 0.846ns } { 0.000ns 0.995ns 0.970ns 0.000ns 0.666ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "5.671 ns" { CLK_12MHZ clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1] clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1]~clkctrl I2SAudioOut:I2SAO|TLV_state.000 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "5.671 ns" { CLK_12MHZ CLK_12MHZ~combout clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1] clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1]~clkctrl I2SAudioOut:I2SAO|TLV_state.000 } { 0.000ns 0.000ns 1.364ns 0.830ns 0.846ns } { 0.000ns 0.995ns 0.970ns 0.000ns 0.666ns } } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "DigAudioOut48k16bI2S.v" "" { Text "C:/HPDSDR/trunk/Ozy-JanusV2/DigAudioOut48k16bI2S.v" 29 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "DigAudioOut48k16bI2S.v" "" { Text "C:/HPDSDR/trunk/Ozy-JanusV2/DigAudioOut48k16bI2S.v" 29 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "5.671 ns" { CLK_12MHZ clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1] clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1]~clkctrl I2SAudioOut:I2SAO|TLV_state.000 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "5.671 ns" { CLK_12MHZ CLK_12MHZ~combout clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1] clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1]~clkctrl I2SAudioOut:I2SAO|TLV_state.000 } { 0.000ns 0.000ns 1.364ns 0.830ns 0.846ns } { 0.000ns 0.995ns 0.970ns 0.000ns 0.666ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "5.671 ns" { CLK_12MHZ clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1] clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1]~clkctrl I2SAudioOut:I2SAO|TLV_state.000 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "5.671 ns" { CLK_12MHZ CLK_12MHZ~combout clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1] clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1]~clkctrl I2SAudioOut:I2SAO|TLV_state.000 } { 0.000ns 0.000ns 1.364ns 0.830ns 0.846ns } { 0.000ns 0.995ns 0.970ns 0.000ns 0.666ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.501 ns" { I2SAudioOut:I2SAO|TLV_state.000 I2SAudioOut:I2SAO|Selector4~18 I2SAudioOut:I2SAO|TLV_state.000 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "0.501 ns" { I2SAudioOut:I2SAO|TLV_state.000 I2SAudioOut:I2SAO|Selector4~18 I2SAudioOut:I2SAO|TLV_state.000 } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.393ns 0.108ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "5.671 ns" { CLK_12MHZ clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1] clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1]~clkctrl I2SAudioOut:I2SAO|TLV_state.000 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "5.671 ns" { CLK_12MHZ CLK_12MHZ~combout clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1] clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1]~clkctrl I2SAudioOut:I2SAO|TLV_state.000 } { 0.000ns 0.000ns 1.364ns 0.830ns 0.846ns } { 0.000ns 0.995ns 0.970ns 0.000ns 0.666ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "5.671 ns" { CLK_12MHZ clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1] clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1]~clkctrl I2SAudioOut:I2SAO|TLV_state.000 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "5.671 ns" { CLK_12MHZ CLK_12MHZ~combout clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1] clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1]~clkctrl I2SAudioOut:I2SAO|TLV_state.000 } { 0.000ns 0.000ns 1.364ns 0.830ns 0.846ns } { 0.000ns 0.995ns 0.970ns 0.000ns 0.666ns } } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0}
{ "Info" "ITDB_TSU_RESULT" "TX_wait\[1\] FLAGC IFCLK 8.158 ns register " "Info: tsu for register \"TX_wait\[1\]\" (data pin = \"FLAGC\", clock pin = \"IFCLK\") is 8.158 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.949 ns + Longest pin register " "Info: + Longest pin to register delay is 10.949 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.015 ns) 1.015 ns FLAGC 1 PIN PIN_5 5 " "Info: 1: + IC(0.000 ns) + CELL(1.015 ns) = 1.015 ns; Loc. = PIN_5; Fanout = 5; PIN Node = 'FLAGC'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { FLAGC } "NODE_NAME" } } { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/Ozy-JanusV2/Ozy_Janus.v" 230 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.637 ns) + CELL(0.535 ns) 8.187 ns Selector35~219 2 COMB LCCOMB_X8_Y7_N4 4 " "Info: 2: + IC(6.637 ns) + CELL(0.535 ns) = 8.187 ns; Loc. = LCCOMB_X8_Y7_N4; Fanout = 4; COMB Node = 'Selector35~219'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "7.172 ns" { FLAGC Selector35~219 } "NODE_NAME" } } { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/Ozy-JanusV2/Ozy_Janus.v" 685 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.385 ns) + CELL(0.206 ns) 9.778 ns TX_wait\[0\]~701 3 COMB LCCOMB_X13_Y7_N26 7 " "Info: 3: + IC(1.385 ns) + CELL(0.206 ns) = 9.778 ns; Loc. = LCCOMB_X13_Y7_N26; Fanout = 7; COMB Node = 'TX_wait\[0\]~701'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.591 ns" { Selector35~219 TX_wait[0]~701 } "NODE_NAME" } } { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/Ozy-JanusV2/Ozy_Janus.v" 763 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.316 ns) + CELL(0.855 ns) 10.949 ns TX_wait\[1\] 4 REG LCFF_X13_Y7_N5 3 " "Info: 4: + IC(0.316 ns) + CELL(0.855 ns) = 10.949 ns; Loc. = LCFF_X13_Y7_N5; Fanout = 3; REG Node = 'TX_wait\[1\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.171 ns" { TX_wait[0]~701 TX_wait[1] } "NODE_NAME" } } { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/Ozy-JanusV2/Ozy_Janus.v" 763 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.611 ns ( 23.85 % ) " "Info: Total cell delay = 2.611 ns ( 23.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.338 ns ( 76.15 % ) " "Info: Total interconnect delay = 8.338 ns ( 76.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "10.949 ns" { FLAGC Selector35~219 TX_wait[0]~701 TX_wait[1] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "10.949 ns" { FLAGC FLAGC~combout Selector35~219 TX_wait[0]~701 TX_wait[1] } { 0.000ns 0.000ns 6.637ns 1.385ns 0.316ns } { 0.000ns 1.015ns 0.535ns 0.206ns 0.855ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/Ozy-JanusV2/Ozy_Janus.v" 763 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "IFCLK destination 2.751 ns - Shortest register " "Info: - Shortest clock path from clock \"IFCLK\" to destination register is 2.751 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.130 ns) 1.130 ns IFCLK 1 CLK PIN_24 1 " "Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 1; CLK Node = 'IFCLK'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { IFCLK } "NODE_NAME" } } { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/Ozy-JanusV2/Ozy_Janus.v" 223 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.140 ns) + CELL(0.000 ns) 1.270 ns IFCLK~clkctrl 2 COMB CLKCTRL_G2 115 " "Info: 2: + IC(0.140 ns) + CELL(0.000 ns) = 1.270 ns; Loc. = CLKCTRL_G2; Fanout = 115; COMB Node = 'IFCLK~clkctrl'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.140 ns" { IFCLK IFCLK~clkctrl } "NODE_NAME" } } { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/Ozy-JanusV2/Ozy_Janus.v" 223 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.815 ns) + CELL(0.666 ns) 2.751 ns TX_wait\[1\] 3 REG LCFF_X13_Y7_N5 3 " "Info: 3: + IC(0.815 ns) + CELL(0.666 ns) = 2.751 ns; Loc. = LCFF_X13_Y7_N5; Fanout = 3; REG Node = 'TX_wait\[1\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.481 ns" { IFCLK~clkctrl TX_wait[1] } "NODE_NAME" } } { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/Ozy-JanusV2/Ozy_Janus.v" 763 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.796 ns ( 65.29 % ) " "Info: Total cell delay = 1.796 ns ( 65.29 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.955 ns ( 34.71 % ) " "Info: Total interconnect delay = 0.955 ns ( 34.71 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.751 ns" { IFCLK IFCLK~clkctrl TX_wait[1] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.751 ns" { IFCLK IFCLK~combout IFCLK~clkctrl TX_wait[1] } { 0.000ns 0.000ns 0.140ns 0.815ns } { 0.000ns 1.130ns 0.000ns 0.666ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "10.949 ns" { FLAGC Selector35~219 TX_wait[0]~701 TX_wait[1] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "10.949 ns" { FLAGC FLAGC~combout Selector35~219 TX_wait[0]~701 TX_wait[1] } { 0.000ns 0.000ns 6.637ns 1.385ns 0.316ns } { 0.000ns 1.015ns 0.535ns 0.206ns 0.855ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.751 ns" { IFCLK IFCLK~clkctrl TX_wait[1] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.751 ns" { IFCLK IFCLK~combout IFCLK~clkctrl TX_wait[1] } { 0.000ns 0.000ns 0.140ns 0.815ns } { 0.000ns 1.130ns 0.000ns 0.666ns } } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "IFCLK LED\[0\] Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_rhc1:auto_generated\|a_graycounter_jk6:wrptr_gp\|power_modified_counter_values\[6\] 15.789 ns register " "Info: tco from clock \"IFCLK\" to destination pin \"LED\[0\]\" through register \"Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_rhc1:auto_generated\|a_graycounter_jk6:wrptr_gp\|power_modified_counter_values\[6\]\" is 15.789 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "IFCLK source 5.372 ns + Longest register " "Info: + Longest clock path from clock \"IFCLK\" to source register is 5.372 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.130 ns) 1.130 ns IFCLK 1 CLK PIN_24 1 " "Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 1; CLK Node = 'IFCLK'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { IFCLK } "NODE_NAME" } } { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/Ozy-JanusV2/Ozy_Janus.v" 223 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.140 ns) + CELL(0.000 ns) 1.270 ns IFCLK~clkctrl 2 COMB CLKCTRL_G2 115 " "Info: 2: + IC(0.140 ns) + CELL(0.000 ns) = 1.270 ns; Loc. = CLKCTRL_G2; Fanout = 115; COMB Node = 'IFCLK~clkctrl'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.140 ns" { IFCLK IFCLK~clkctrl } "NODE_NAME" } } { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/Ozy-JanusV2/Ozy_Janus.v" 223 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.812 ns) + CELL(0.970 ns) 3.052 ns SLRD~reg0 3 REG LCFF_X1_Y6_N1 3 " "Info: 3: + IC(0.812 ns) + CELL(0.970 ns) = 3.052 ns; Loc. = LCFF_X1_Y6_N1; Fanout = 3; REG Node = 'SLRD~reg0'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.782 ns" { IFCLK~clkctrl SLRD~reg0 } "NODE_NAME" } } { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/Ozy-JanusV2/Ozy_Janus.v" 763 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.814 ns) + CELL(0.000 ns) 3.866 ns SLRD~reg0clkctrl 4 COMB CLKCTRL_G0 306 " "Info: 4: + IC(0.814 ns) + CELL(0.000 ns) = 3.866 ns; Loc. = CLKCTRL_G0; Fanout = 306; COMB Node = 'SLRD~reg0clkctrl'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.814 ns" { SLRD~reg0 SLRD~reg0clkctrl } "NODE_NAME" } } { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/Ozy-JanusV2/Ozy_Janus.v" 232 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.840 ns) + CELL(0.666 ns) 5.372 ns Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_rhc1:auto_generated\|a_graycounter_jk6:wrptr_gp\|power_modified_counter_values\[6\] 5 REG LCFF_X18_Y9_N15 22 " "Info: 5: + IC(0.840 ns) + CELL(0.666 ns) = 5.372 ns; Loc. = LCFF_X18_Y9_N15; Fanout = 22; REG Node = 'Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_rhc1:auto_generated\|a_graycounter_jk6:wrptr_gp\|power_modified_counter_values\[6\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.506 ns" { SLRD~reg0clkctrl Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_rhc1:auto_generated|a_graycounter_jk6:wrptr_gp|power_modified_counter_values[6] } "NODE_NAME" } } { "db/a_graycounter_jk6.tdf" "" { Text "C:/HPDSDR/trunk/Ozy-JanusV2/db/a_graycounter_jk6.tdf" 106 31 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.766 ns ( 51.49 % ) " "Info: Total cell delay = 2.766 ns ( 51.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.606 ns ( 48.51 % ) " "Info: Total interconnect delay = 2.606 ns ( 48.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "5.372 ns" { IFCLK IFCLK~clkctrl SLRD~reg0 SLRD~reg0clkctrl Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_rhc1:auto_generated|a_graycounter_jk6:wrptr_gp|power_modified_counter_values[6] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "5.372 ns" { IFCLK IFCLK~combout IFCLK~clkctrl SLRD~reg0 SLRD~reg0clkctrl Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_rhc1:auto_generated|a_graycounter_jk6:wrptr_gp|power_modified_counter_values[6] } { 0.000ns 0.000ns 0.140ns 0.812ns 0.814ns 0.840ns } { 0.000ns 1.130ns 0.000ns 0.970ns 0.000ns 0.666ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "db/a_graycounter_jk6.tdf" "" { Text "C:/HPDSDR/trunk/Ozy-JanusV2/db/a_graycounter_jk6.tdf" 106 31 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.113 ns + Longest register pin " "Info: + Longest register to pin delay is 10.113 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_rhc1:auto_generated\|a_graycounter_jk6:wrptr_gp\|power_modified_counter_values\[6\] 1 REG LCFF_X18_Y9_N15 22 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X18_Y9_N15; Fanout = 22; REG Node = 'Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_rhc1:auto_generated\|a_graycounter_jk6:wrptr_gp\|power_modified_counter_values\[6\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_rhc1:auto_generated|a_graycounter_jk6:wrptr_gp|power_modified_counter_values[6] } "NODE_NAME" } } { "db/a_graycounter_jk6.tdf" "" { Text "C:/HPDSDR/trunk/Ozy-JanusV2/db/a_graycounter_jk6.tdf" 106 31 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.796 ns) + CELL(0.651 ns) 1.447 ns Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_rhc1:auto_generated\|wrfull_eq_comp_aeb_int~99_BDD2 2 COMB LCCOMB_X19_Y9_N8 2 " "Info: 2: + IC(0.796 ns) + CELL(0.651 ns) = 1.447 ns; Loc. = LCCOMB_X19_Y9_N8; Fanout = 2; COMB Node = 'Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_rhc1:auto_generated\|wrfull_eq_comp_aeb_int~99_BDD2'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.447 ns" { Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_rhc1:auto_generated|a_graycounter_jk6:wrptr_gp|power_modified_counter_values[6] Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_rhc1:auto_generated|wrfull_eq_comp_aeb_int~99_BDD2 } "NODE_NAME" } } { "db/dcfifo_rhc1.tdf" "" { Text "C:/HPDSDR/trunk/Ozy-JanusV2/db/dcfifo_rhc1.tdf" 98 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.709 ns) + CELL(0.614 ns) 2.770 ns Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_rhc1:auto_generated\|wrfull_eq_comp_aeb_int~96 3 COMB LCCOMB_X19_Y9_N10 1 " "Info: 3: + IC(0.709 ns) + CELL(0.614 ns) = 2.770 ns; Loc. = LCCOMB_X19_Y9_N10; Fanout = 1; COMB Node = 'Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_rhc1:auto_generated\|wrfull_eq_comp_aeb_int~96'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.323 ns" { Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_rhc1:auto_generated|wrfull_eq_comp_aeb_int~99_BDD2 Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_rhc1:auto_generated|wrfull_eq_comp_aeb_int~96 } "NODE_NAME" } } { "db/dcfifo_rhc1.tdf" "" { Text "C:/HPDSDR/trunk/Ozy-JanusV2/db/dcfifo_rhc1.tdf" 98 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.401 ns) + CELL(0.651 ns) 3.822 ns Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_rhc1:auto_generated\|wrfull_eq_comp_aeb_int~0 4 COMB LCCOMB_X19_Y9_N26 241 " "Info: 4: + IC(0.401 ns) + CELL(0.651 ns) = 3.822 ns; Loc. = LCCOMB_X19_Y9_N26; Fanout = 241; COMB Node = 'Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_rhc1:auto_generated\|wrfull_eq_comp_aeb_int~0'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.052 ns" { Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_rhc1:auto_generated|wrfull_eq_comp_aeb_int~96 Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_rhc1:auto_generated|wrfull_eq_comp_aeb_int~0 } "NODE_NAME" } } { "db/dcfifo_rhc1.tdf" "" { Text "C:/HPDSDR/trunk/Ozy-JanusV2/db/dcfifo_rhc1.tdf" 98 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.995 ns) + CELL(3.296 ns) 10.113 ns LED\[0\] 5 PIN PIN_67 0 " "Info: 5: + IC(2.995 ns) + CELL(3.296 ns) = 10.113 ns; Loc. = PIN_67; Fanout = 0; PIN Node = 'LED\[0\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "6.291 ns" { Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_rhc1:auto_generated|wrfull_eq_comp_aeb_int~0 LED[0] } "NODE_NAME" } } { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/Ozy-JanusV2/Ozy_Janus.v" 236 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.212 ns ( 51.54 % ) " "Info: Total cell delay = 5.212 ns ( 51.54 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.901 ns ( 48.46 % ) " "Info: Total interconnect delay = 4.901 ns ( 48.46 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "10.113 ns" { Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_rhc1:auto_generated|a_graycounter_jk6:wrptr_gp|power_modified_counter_values[6] Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_rhc1:auto_generated|wrfull_eq_comp_aeb_int~99_BDD2 Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_rhc1:auto_generated|wrfull_eq_comp_aeb_int~96 Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_rhc1:auto_generated|wrfull_eq_comp_aeb_int~0 LED[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "10.113 ns" { Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_rhc1:auto_generated|a_graycounter_jk6:wrptr_gp|power_modified_counter_values[6] Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_rhc1:auto_generated|wrfull_eq_comp_aeb_int~99_BDD2 Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_rhc1:auto_generated|wrfull_eq_comp_aeb_int~96 Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_rhc1:auto_generated|wrfull_eq_comp_aeb_int~0 LED[0] } { 0.000ns 0.796ns 0.709ns 0.401ns 2.995ns } { 0.000ns 0.651ns 0.614ns 0.651ns 3.296ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "5.372 ns" { IFCLK IFCLK~clkctrl SLRD~reg0 SLRD~reg0clkctrl Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_rhc1:auto_generated|a_graycounter_jk6:wrptr_gp|power_modified_counter_values[6] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "5.372 ns" { IFCLK IFCLK~combout IFCLK~clkctrl SLRD~reg0 SLRD~reg0clkctrl Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_rhc1:auto_generated|a_graycounter_jk6:wrptr_gp|power_modified_counter_values[6] } { 0.000ns 0.000ns 0.140ns 0.812ns 0.814ns 0.840ns } { 0.000ns 1.130ns 0.000ns 0.970ns 0.000ns 0.666ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "10.113 ns" { Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_rhc1:auto_generated|a_graycounter_jk6:wrptr_gp|power_modified_counter_values[6] Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_rhc1:auto_generated|wrfull_eq_comp_aeb_int~99_BDD2 Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_rhc1:auto_generated|wrfull_eq_comp_aeb_int~96 Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_rhc1:auto_generated|wrfull_eq_comp_aeb_int~0 LED[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "10.113 ns" { Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_rhc1:auto_generated|a_graycounter_jk6:wrptr_gp|power_modified_counter_values[6] Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_rhc1:auto_generated|wrfull_eq_comp_aeb_int~99_BDD2 Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_rhc1:auto_generated|wrfull_eq_comp_aeb_int~96 Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_rhc1:auto_generated|wrfull_eq_comp_aeb_int~0 LED[0] } { 0.000ns 0.796ns 0.709ns 0.401ns 2.995ns } { 0.000ns 0.651ns 0.614ns 0.651ns 3.296ns } } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "FLAGC LED\[1\] 11.544 ns Longest " "Info: Longest tpd from source pin \"FLAGC\" to destination pin \"LED\[1\]\" is 11.544 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.015 ns) 1.015 ns FLAGC 1 PIN PIN_5 5 " "Info: 1: + IC(0.000 ns) + CELL(1.015 ns) = 1.015 ns; Loc. = PIN_5; Fanout = 5; PIN Node = 'FLAGC'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { FLAGC } "NODE_NAME" } } { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/Ozy-JanusV2/Ozy_Janus.v" 230 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(7.243 ns) + CELL(3.286 ns) 11.544 ns LED\[1\] 2 PIN PIN_68 0 " "Info: 2: + IC(7.243 ns) + CELL(3.286 ns) = 11.544 ns; Loc. = PIN_68; Fanout = 0; PIN Node = 'LED\[1\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "10.529 ns" { FLAGC LED[1] } "NODE_NAME" } } { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/Ozy-JanusV2/Ozy_Janus.v" 236 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.301 ns ( 37.26 % ) " "Info: Total cell delay = 4.301 ns ( 37.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.243 ns ( 62.74 % ) " "Info: Total interconnect delay = 7.243 ns ( 62.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "11.544 ns" { FLAGC LED[1] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "11.544 ns" { FLAGC FLAGC~combout LED[1] } { 0.000ns 0.000ns 7.243ns } { 0.000ns 1.015ns 3.286ns } } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0}
{ "Info" "ITDB_TH_RESULT" "Tx_q\[0\] CDOUT CLK_12MHZ -1.691 ns register " "Info: th for register \"Tx_q\[0\]\" (data pin = \"CDOUT\", clock pin = \"CLK_12MHZ\") is -1.691 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK_12MHZ destination 5.648 ns + Longest register " "Info: + Longest clock path from clock \"CLK_12MHZ\" to destination register is 5.648 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.995 ns) 0.995 ns CLK_12MHZ 1 CLK PIN_144 101 " "Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_144; Fanout = 101; CLK Node = 'CLK_12MHZ'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { CLK_12MHZ } "NODE_NAME" } } { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/Ozy-JanusV2/Ozy_Janus.v" 221 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.364 ns) + CELL(0.970 ns) 3.329 ns clocks:clocks\|lpm_counter:lpm_counter_component\|cntr_skh:auto_generated\|safe_q\[1\] 2 REG LCFF_X27_Y7_N5 4 " "Info: 2: + IC(1.364 ns) + CELL(0.970 ns) = 3.329 ns; Loc. = LCFF_X27_Y7_N5; Fanout = 4; REG Node = 'clocks:clocks\|lpm_counter:lpm_counter_component\|cntr_skh:auto_generated\|safe_q\[1\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.334 ns" { CLK_12MHZ clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1] } "NODE_NAME" } } { "db/cntr_skh.tdf" "" { Text "C:/HPDSDR/trunk/Ozy-JanusV2/db/cntr_skh.tdf" 80 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.830 ns) + CELL(0.000 ns) 4.159 ns clocks:clocks\|lpm_counter:lpm_counter_component\|cntr_skh:auto_generated\|safe_q\[1\]~clkctrl 3 COMB CLKCTRL_G6 79 " "Info: 3: + IC(0.830 ns) + CELL(0.000 ns) = 4.159 ns; Loc. = CLKCTRL_G6; Fanout = 79; COMB Node = 'clocks:clocks\|lpm_counter:lpm_counter_component\|cntr_skh:auto_generated\|safe_q\[1\]~clkctrl'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.830 ns" { clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1] clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1]~clkctrl } "NODE_NAME" } } { "db/cntr_skh.tdf" "" { Text "C:/HPDSDR/trunk/Ozy-JanusV2/db/cntr_skh.tdf" 80 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.823 ns) + CELL(0.666 ns) 5.648 ns Tx_q\[0\] 4 REG LCFF_X17_Y7_N27 2 " "Info: 4: + IC(0.823 ns) + CELL(0.666 ns) = 5.648 ns; Loc. = LCFF_X17_Y7_N27; Fanout = 2; REG Node = 'Tx_q\[0\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.489 ns" { clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1]~clkctrl Tx_q[0] } "NODE_NAME" } } { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/Ozy-JanusV2/Ozy_Janus.v" 582 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.631 ns ( 46.58 % ) " "Info: Total cell delay = 2.631 ns ( 46.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.017 ns ( 53.42 % ) " "Info: Total interconnect delay = 3.017 ns ( 53.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "5.648 ns" { CLK_12MHZ clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1] clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1]~clkctrl Tx_q[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "5.648 ns" { CLK_12MHZ CLK_12MHZ~combout clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1] clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1]~clkctrl Tx_q[0] } { 0.000ns 0.000ns 1.364ns 0.830ns 0.823ns } { 0.000ns 0.995ns 0.970ns 0.000ns 0.666ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/Ozy-JanusV2/Ozy_Janus.v" 582 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.645 ns - Shortest pin register " "Info: - Shortest pin to register delay is 7.645 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.985 ns) 0.985 ns CDOUT 1 PIN PIN_137 1 " "Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_137; Fanout = 1; PIN Node = 'CDOUT'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { CDOUT } "NODE_NAME" } } { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/Ozy-JanusV2/Ozy_Janus.v" 241 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.200 ns) + CELL(0.460 ns) 7.645 ns Tx_q\[0\] 2 REG LCFF_X17_Y7_N27 2 " "Info: 2: + IC(6.200 ns) + CELL(0.460 ns) = 7.645 ns; Loc. = LCFF_X17_Y7_N27; Fanout = 2; REG Node = 'Tx_q\[0\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "6.660 ns" { CDOUT Tx_q[0] } "NODE_NAME" } } { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/Ozy-JanusV2/Ozy_Janus.v" 582 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.445 ns ( 18.90 % ) " "Info: Total cell delay = 1.445 ns ( 18.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.200 ns ( 81.10 % ) " "Info: Total interconnect delay = 6.200 ns ( 81.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "7.645 ns" { CDOUT Tx_q[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "7.645 ns" { CDOUT CDOUT~combout Tx_q[0] } { 0.000ns 0.000ns 6.200ns } { 0.000ns 0.985ns 0.460ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "5.648 ns" { CLK_12MHZ clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1] clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1]~clkctrl Tx_q[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "5.648 ns" { CLK_12MHZ CLK_12MHZ~combout clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1] clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1]~clkctrl Tx_q[0] } { 0.000ns 0.000ns 1.364ns 0.830ns 0.823ns } { 0.000ns 0.995ns 0.970ns 0.000ns 0.666ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "7.645 ns" { CDOUT Tx_q[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "7.645 ns" { CDOUT CDOUT~combout Tx_q[0] } { 0.000ns 0.000ns 6.200ns } { 0.000ns 0.985ns 0.460ns } } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0}
{ "Info" "ITAN_REQUIREMENTS_MET" "" "Info: All timing requirements were met. See Report window for more details." {  } {  } 0 0 "All timing requirements were met. See Report window for more details." 0 0}
{ "Warning" "WTAN_INVALID_ASSIGNMENTS_FOUND" "" "Warning: Found invalid timing assignments -- see Ignored Timing Assignments report for details" {  } {  } 0 0 "Found invalid timing assignments -- see Ignored Timing Assignments report for details" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 3 s Quartus II " "Info: Quartus II Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 25 20:10:23 2006 " "Info: Processing ended: Sat Nov 25 20:10:23 2006" {  } {  } 0 0 "Processing ended: %1!s!" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0}
