m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/Users/Rao/Desktop/Quartus_github/FPGA_DLD_LAB/alu_reg_5bit/simulation/modelsim
valu_top
DXx6 sv_std 3 std 0 22 AD7iAPLo6nTIKk<N0eo=D3
!s110 1705341053
!i10b 1
!s100 Fz3<oKCoF_gC5PA10o>WF2
IR>ii;4R5GRKiXe5eCnK[N1
VDg1SIo80bB@j0V0VzS_@n1
!s105 alu_top_sv_unit
S1
R0
w1705339243
8C:/Users/Rao/Desktop/Quartus_github/FPGA_DLD_LAB/alu_reg_5bit/alu_top.sv
FC:/Users/Rao/Desktop/Quartus_github/FPGA_DLD_LAB/alu_reg_5bit/alu_top.sv
L0 2
OV;L;10.5b;63
r1
!s85 0
31
!s108 1705341053.000000
!s107 C:/Users/Rao/Desktop/Quartus_github/FPGA_DLD_LAB/alu_reg_5bit/alu_top.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/Rao/Desktop/Quartus_github/FPGA_DLD_LAB/alu_reg_5bit|C:/Users/Rao/Desktop/Quartus_github/FPGA_DLD_LAB/alu_reg_5bit/alu_top.sv|
!i113 1
o-sv -work work
!s92 -sv -work work +incdir+C:/Users/Rao/Desktop/Quartus_github/FPGA_DLD_LAB/alu_reg_5bit
tCvgOpt 0
