// Seed: 1464413541
module module_0 ();
  wire id_1;
endmodule
module module_1 #(
    parameter id_1 = 32'd60
) (
    _id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  output logic [7:0] id_3;
  input wire id_2;
  inout wire _id_1;
  logic [7:0] id_5;
  assign id_5[id_1] = 1 ? 1 == id_1 : id_5 == id_5 ? 1 : 1;
  parameter id_6 = 1;
  module_0 modCall_1 ();
  assign id_3[-1] = -1 | id_5;
endmodule
module module_2 #(
    parameter id_11 = 32'd16
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    _id_11,
    id_12,
    id_13,
    id_14,
    id_15
);
  input wire id_15;
  inout wire id_14;
  inout wire id_13;
  input wire id_12;
  inout wire _id_11;
  inout wire id_10;
  output wire id_9;
  module_0 modCall_1 ();
  output wire id_8;
  inout wire id_7;
  inout wire id_6;
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_16;
  wire id_17;
  wire [id_11  !=?  id_11 : 1  ==?  -1] id_18;
  wire id_19;
endmodule
