
*** Running vivado
    with args -log fourbitadder.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source fourbitadder.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source fourbitadder.tcl -notrace
Command: synth_design -top fourbitadder -part xc7z045ffg900-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z045'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z045'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 1883402 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1721.523 ; gain = 214.688 ; free physical = 4337 ; free virtual = 8659
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'fourbitadder' [/home/rommac/vivado/projects/vhdl_learning/vhdl_learning.srcs/sources_1/new/fourbitadder.vhd:11]
INFO: [Synth 8-3491] module 'FULLADDER' declared at '/home/rommac/vivado/projects/vhdl_learning/vhdl_learning.srcs/sources_1/new/FULLADDER.vhd:4' bound to instance 'FULLADD0' of component 'FULLADDER' [/home/rommac/vivado/projects/vhdl_learning/vhdl_learning.srcs/sources_1/new/fourbitadder.vhd:18]
INFO: [Synth 8-638] synthesizing module 'FULLADDER' [/home/rommac/vivado/projects/vhdl_learning/vhdl_learning.srcs/sources_1/new/FULLADDER.vhd:9]
INFO: [Synth 8-256] done synthesizing module 'FULLADDER' (1#1) [/home/rommac/vivado/projects/vhdl_learning/vhdl_learning.srcs/sources_1/new/FULLADDER.vhd:9]
INFO: [Synth 8-3491] module 'FULLADDER' declared at '/home/rommac/vivado/projects/vhdl_learning/vhdl_learning.srcs/sources_1/new/FULLADDER.vhd:4' bound to instance 'FULLADD1' of component 'FULLADDER' [/home/rommac/vivado/projects/vhdl_learning/vhdl_learning.srcs/sources_1/new/fourbitadder.vhd:20]
INFO: [Synth 8-3491] module 'FULLADDER' declared at '/home/rommac/vivado/projects/vhdl_learning/vhdl_learning.srcs/sources_1/new/FULLADDER.vhd:4' bound to instance 'FULLADD2' of component 'FULLADDER' [/home/rommac/vivado/projects/vhdl_learning/vhdl_learning.srcs/sources_1/new/fourbitadder.vhd:22]
INFO: [Synth 8-3491] module 'FULLADDER' declared at '/home/rommac/vivado/projects/vhdl_learning/vhdl_learning.srcs/sources_1/new/FULLADDER.vhd:4' bound to instance 'FULLADD3' of component 'FULLADDER' [/home/rommac/vivado/projects/vhdl_learning/vhdl_learning.srcs/sources_1/new/fourbitadder.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'fourbitadder' (2#1) [/home/rommac/vivado/projects/vhdl_learning/vhdl_learning.srcs/sources_1/new/fourbitadder.vhd:11]
WARNING: [Synth 8-3331] design fourbitadder has unconnected port sum[3]
WARNING: [Synth 8-3331] design fourbitadder has unconnected port sum[2]
WARNING: [Synth 8-3331] design fourbitadder has unconnected port sum[1]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1783.273 ; gain = 276.438 ; free physical = 4373 ; free virtual = 8695
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1786.242 ; gain = 279.406 ; free physical = 4368 ; free virtual = 8690
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z045ffg900-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1794.246 ; gain = 287.410 ; free physical = 4368 ; free virtual = 8691
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z045ffg900-2
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1803.152 ; gain = 296.316 ; free physical = 4366 ; free virtual = 8689
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 9     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module fourbitadder 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module FULLADDER 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 900 (col length:140)
BRAMs: 1090 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design fourbitadder has unconnected port sum[3]
WARNING: [Synth 8-3331] design fourbitadder has unconnected port sum[2]
WARNING: [Synth 8-3331] design fourbitadder has unconnected port sum[1]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 1992.254 ; gain = 485.418 ; free physical = 4083 ; free virtual = 8408
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 1992.254 ; gain = 485.418 ; free physical = 4081 ; free virtual = 8405
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 1992.254 ; gain = 485.418 ; free physical = 4072 ; free virtual = 8397
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 1995.223 ; gain = 488.387 ; free physical = 4071 ; free virtual = 8396
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 1995.223 ; gain = 488.387 ; free physical = 4071 ; free virtual = 8396
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin sum_OBUF[0] with 1st driver pin 'sum_OBUF[0]_inst_i_1/O' [/home/rommac/vivado/projects/vhdl_learning/vhdl_learning.srcs/sources_1/new/FULLADDER.vhd:11]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin sum_OBUF[0] with 2nd driver pin 'sum_OBUF[0]_inst_i_2/O' [/home/rommac/vivado/projects/vhdl_learning/vhdl_learning.srcs/sources_1/new/FULLADDER.vhd:11]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin sum_OBUF[0] with 3rd driver pin 'sum_OBUF[0]_inst_i_3/O' [/home/rommac/vivado/projects/vhdl_learning/vhdl_learning.srcs/sources_1/new/FULLADDER.vhd:11]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin sum_OBUF[0] with 4th driver pin 'sum_OBUF[0]_inst_i_4/O' [/home/rommac/vivado/projects/vhdl_learning/vhdl_learning.srcs/sources_1/new/FULLADDER.vhd:11]

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        1|Failed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 1995.223 ; gain = 488.387 ; free physical = 4071 ; free virtual = 8396
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 1995.223 ; gain = 488.387 ; free physical = 4071 ; free virtual = 8396
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 1995.223 ; gain = 488.387 ; free physical = 4071 ; free virtual = 8396
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 1995.223 ; gain = 488.387 ; free physical = 4071 ; free virtual = 8396
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |LUT2  |     1|
|2     |LUT3  |     1|
|3     |LUT4  |     4|
|4     |IBUF  |     9|
|5     |OBUF  |     3|
|6     |OBUFT |     3|
+------+------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    21|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 1995.223 ; gain = 488.387 ; free physical = 4071 ; free virtual = 8396
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 4 critical warnings and 6 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 1995.223 ; gain = 488.387 ; free physical = 4074 ; free virtual = 8398
Synthesis Optimization Complete : Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 1995.230 ; gain = 488.387 ; free physical = 4074 ; free virtual = 8398
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2009.098 ; gain = 0.000 ; free physical = 4139 ; free virtual = 8463
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2147.750 ; gain = 0.000 ; free physical = 4047 ; free virtual = 8371
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
15 Infos, 6 Warnings, 4 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:32 . Memory (MB): peak = 2147.750 ; gain = 672.730 ; free physical = 4184 ; free virtual = 8508
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2147.750 ; gain = 0.000 ; free physical = 4184 ; free virtual = 8508
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/rommac/vivado/projects/vhdl_learning/vhdl_learning.runs/synth_1/fourbitadder.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file fourbitadder_utilization_synth.rpt -pb fourbitadder_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed May 27 09:15:41 2020...
