{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1527872604974 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1527872604987 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 01 10:03:24 2018 " "Processing started: Fri Jun 01 10:03:24 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1527872604987 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527872604987 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Part3 -c Part3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Part3 -c Part3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527872604987 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1527872605848 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1527872605848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part3.sv 1 1 " "Found 1 design units, including 1 entities, in source file part3.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Part3 " "Found entity 1: Part3" {  } { { "Part3.sv" "" { Text "C:/Users/Spencer/Google Drive/Documents for School/spring 12018/TCES 330/hw4/Part3/Part3.sv" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527872621188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527872621188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexhelo.sv 1 1 " "Found 1 design units, including 1 entities, in source file hexhelo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HexHELO " "Found entity 1: HexHELO" {  } { { "HexHELO.sv" "" { Text "C:/Users/Spencer/Google Drive/Documents for School/spring 12018/TCES 330/hw4/Part3/HexHELO.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527872621191 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527872621191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsmpart3.sv 1 1 " "Found 1 design units, including 1 entities, in source file fsmpart3.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FSMPart3 " "Found entity 1: FSMPart3" {  } { { "FSMPart3.sv" "" { Text "C:/Users/Spencer/Google Drive/Documents for School/spring 12018/TCES 330/hw4/Part3/FSMPart3.sv" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527872621193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527872621193 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "fourBitReg.sv(18) " "Verilog HDL information at fourBitReg.sv(18): always construct contains both blocking and non-blocking assignments" {  } { { "fourBitReg.sv" "" { Text "C:/Users/Spencer/Google Drive/Documents for School/spring 12018/TCES 330/hw4/Part3/fourBitReg.sv" 18 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1527872621199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fourbitreg.sv 1 1 " "Found 1 design units, including 1 entities, in source file fourbitreg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fourBitReg " "Found entity 1: fourBitReg" {  } { { "fourBitReg.sv" "" { Text "C:/Users/Spencer/Google Drive/Documents for School/spring 12018/TCES 330/hw4/Part3/fourBitReg.sv" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527872621200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527872621200 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Part3 " "Elaborating entity \"Part3\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1527872621287 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Part3.sv(31) " "Verilog HDL assignment warning at Part3.sv(31): truncated value with size 32 to match size of target (4)" {  } { { "Part3.sv" "" { Text "C:/Users/Spencer/Google Drive/Documents for School/spring 12018/TCES 330/hw4/Part3/Part3.sv" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1527872621298 "|Part3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Part3.sv(32) " "Verilog HDL assignment warning at Part3.sv(32): truncated value with size 32 to match size of target (4)" {  } { { "Part3.sv" "" { Text "C:/Users/Spencer/Google Drive/Documents for School/spring 12018/TCES 330/hw4/Part3/Part3.sv" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1527872621298 "|Part3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Part3.sv(33) " "Verilog HDL assignment warning at Part3.sv(33): truncated value with size 32 to match size of target (4)" {  } { { "Part3.sv" "" { Text "C:/Users/Spencer/Google Drive/Documents for School/spring 12018/TCES 330/hw4/Part3/Part3.sv" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1527872621298 "|Part3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Part3.sv(34) " "Verilog HDL assignment warning at Part3.sv(34): truncated value with size 32 to match size of target (4)" {  } { { "Part3.sv" "" { Text "C:/Users/Spencer/Google Drive/Documents for School/spring 12018/TCES 330/hw4/Part3/Part3.sv" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1527872621298 "|Part3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Part3.sv(35) " "Verilog HDL assignment warning at Part3.sv(35): truncated value with size 32 to match size of target (4)" {  } { { "Part3.sv" "" { Text "C:/Users/Spencer/Google Drive/Documents for School/spring 12018/TCES 330/hw4/Part3/Part3.sv" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1527872621298 "|Part3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Part3.sv(36) " "Verilog HDL assignment warning at Part3.sv(36): truncated value with size 32 to match size of target (4)" {  } { { "Part3.sv" "" { Text "C:/Users/Spencer/Google Drive/Documents for School/spring 12018/TCES 330/hw4/Part3/Part3.sv" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1527872621298 "|Part3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Part3.sv(37) " "Verilog HDL assignment warning at Part3.sv(37): truncated value with size 32 to match size of target (4)" {  } { { "Part3.sv" "" { Text "C:/Users/Spencer/Google Drive/Documents for School/spring 12018/TCES 330/hw4/Part3/Part3.sv" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1527872621298 "|Part3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Part3.sv(38) " "Verilog HDL assignment warning at Part3.sv(38): truncated value with size 32 to match size of target (4)" {  } { { "Part3.sv" "" { Text "C:/Users/Spencer/Google Drive/Documents for School/spring 12018/TCES 330/hw4/Part3/Part3.sv" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1527872621299 "|Part3"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDG\[0\] Part3.sv(12) " "Output port \"LEDG\[0\]\" at Part3.sv(12) has no driver" {  } { { "Part3.sv" "" { Text "C:/Users/Spencer/Google Drive/Documents for School/spring 12018/TCES 330/hw4/Part3/Part3.sv" 12 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1527872621299 "|Part3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSMPart3 FSMPart3:toDigit " "Elaborating entity \"FSMPart3\" for hierarchy \"FSMPart3:toDigit\"" {  } { { "Part3.sv" "toDigit" { Text "C:/Users/Spencer/Google Drive/Documents for School/spring 12018/TCES 330/hw4/Part3/Part3.sv" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527872621301 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fourBitReg FSMPart3:toDigit\|fourBitReg:zero " "Elaborating entity \"fourBitReg\" for hierarchy \"FSMPart3:toDigit\|fourBitReg:zero\"" {  } { { "FSMPart3.sv" "zero" { Text "C:/Users/Spencer/Google Drive/Documents for School/spring 12018/TCES 330/hw4/Part3/FSMPart3.sv" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527872621314 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HexHELO HexHELO:outStateZero " "Elaborating entity \"HexHELO\" for hierarchy \"HexHELO:outStateZero\"" {  } { { "Part3.sv" "outStateZero" { Text "C:/Users/Spencer/Google Drive/Documents for School/spring 12018/TCES 330/hw4/Part3/Part3.sv" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527872621326 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "8 " "8 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1527872622193 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[0\] GND " "Pin \"LEDG\[0\]\" is stuck at GND" {  } { { "Part3.sv" "" { Text "C:/Users/Spencer/Google Drive/Documents for School/spring 12018/TCES 330/hw4/Part3/Part3.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1527872622243 "|Part3|LEDG[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1527872622243 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1527872622384 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "5 " "5 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1527872622928 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Spencer/Google Drive/Documents for School/spring 12018/TCES 330/hw4/Part3/output_files/Part3.map.smsg " "Generated suppressed messages file C:/Users/Spencer/Google Drive/Documents for School/spring 12018/TCES 330/hw4/Part3/output_files/Part3.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527872623064 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1527872623517 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527872623517 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "162 " "Implemented 162 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "19 " "Implemented 19 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1527872623800 ""} { "Info" "ICUT_CUT_TM_OPINS" "75 " "Implemented 75 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1527872623800 ""} { "Info" "ICUT_CUT_TM_LCELLS" "68 " "Implemented 68 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1527872623800 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1527872623800 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 13 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "674 " "Peak virtual memory: 674 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1527872623883 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 01 10:03:43 2018 " "Processing ended: Fri Jun 01 10:03:43 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1527872623883 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1527872623883 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:39 " "Total CPU time (on all processors): 00:00:39" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1527872623883 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1527872623883 ""}
