<?xml version="1.0" encoding="UTF-8"?>
<!-- Product Version: Vivado v2015.4 (64-bit)              -->
<!--                                                         -->
<!-- Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.   -->

<Project Version="7" Minor="10" Path="E:/projects/xilinix/master_repo/LAB_AEP/Integrated/Integrated_1/Integrated_1.xpr">
  <DefaultLaunch Dir="$PRUNDIR"/>
  <Configuration>
    <Option Name="Id" Val="84f460ac26e04675b0a7736cc3718642"/>
    <Option Name="Part" Val="xc7z020clg484-1"/>
    <Option Name="CompiledLibDir" Val="$PCACHEDIR/compile_simlib"/>
    <Option Name="CompiledLibDirModelSim" Val="$PCACHEDIR/compile_simlib/modelsim"/>
    <Option Name="CompiledLibDirQuesta" Val="$PCACHEDIR/compile_simlib/questa"/>
    <Option Name="CompiledLibDirIES" Val="$PCACHEDIR/compile_simlib/ies"/>
    <Option Name="CompiledLibDirVCS" Val="$PCACHEDIR/compile_simlib/vcs"/>
    <Option Name="CompiledLibDirRiviera" Val="$PCACHEDIR/compile_simlib/riviera"/>
    <Option Name="CompiledLibDirActivehdl" Val="$PCACHEDIR/compile_simlib/activehdl"/>
    <Option Name="TargetLanguage" Val="VHDL"/>
    <Option Name="BoardPart" Val="em.avnet.com:zed:part0:1.3"/>
    <Option Name="ActiveSimSet" Val="sim_1"/>
    <Option Name="DefaultLib" Val="xil_defaultlib"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../../Video/IP"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../../../../Zynq training repo/Zynq-SoC-Training/lab8/Source Code/ip_cores/zed_audio_ctrl"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../../Integrated"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../../Audio"/>
    <Option Name="EnableCoreContainer" Val="FALSE"/>
    <Option Name="CreateRefXciForCoreContainers" Val="FALSE"/>
    <Option Name="IPUserFilesDir" Val="$PPRDIR/Integrated_1.ip_user_files"/>
    <Option Name="IPStaticSourceDir" Val="$PPRDIR/Integrated_1.ip_user_files/ipstatic"/>
    <Option Name="EnableBDX" Val="FALSE"/>
  </Configuration>
  <FileSets Version="1" Minor="31">
    <FileSet Name="sources_1" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1">
      <Filter Type="Srcs"/>
      <File Path="$PSRCDIR/sources_1/bd/fmc_imageon_gs/fmc_imageon_gs.bd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../Video/Projects/fmc_imageon_gs/ZEDBOARD/fmc_imageon_gs.srcs/sources_1/bd/fmc_imageon_gs/fmc_imageon_gs.bd"/>
          <Attr Name="ImportTime" Val="1463490981"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
        <CompFileExtendedInfo CompFileName="fmc_imageon_gs.bd" FileRelPathName="ip/fmc_imageon_gs_onsemi_vita_cam_0_0/fmc_imageon_gs_onsemi_vita_cam_0_0.xci"/>
        <CompFileExtendedInfo CompFileName="fmc_imageon_gs.bd" FileRelPathName="ip/fmc_imageon_gs_fmc_imageon_iic_0_0/fmc_imageon_gs_fmc_imageon_iic_0_0.xci"/>
        <CompFileExtendedInfo CompFileName="fmc_imageon_gs.bd" FileRelPathName="ip/fmc_imageon_gs_axi_vdma_1_0/fmc_imageon_gs_axi_vdma_1_0.xci"/>
        <CompFileExtendedInfo CompFileName="fmc_imageon_gs.bd" FileRelPathName="ip/fmc_imageon_gs_axi_vdma_0_0/fmc_imageon_gs_axi_vdma_0_0.xci"/>
        <CompFileExtendedInfo CompFileName="fmc_imageon_gs.bd" FileRelPathName="ip/fmc_imageon_gs_axi_mem_intercon_0/fmc_imageon_gs_axi_mem_intercon_0.xci"/>
        <CompFileExtendedInfo CompFileName="fmc_imageon_gs.bd" FileRelPathName="ip/fmc_imageon_gs_avnet_hdmi_out_0_0/fmc_imageon_gs_avnet_hdmi_out_0_0.xci"/>
        <CompFileExtendedInfo CompFileName="fmc_imageon_gs.bd" FileRelPathName="ip/fmc_imageon_gs_avnet_hdmi_in_0_0/fmc_imageon_gs_avnet_hdmi_in_0_0.xci"/>
        <CompFileExtendedInfo CompFileName="fmc_imageon_gs.bd" FileRelPathName="ip/fmc_imageon_gs_v_tc_0_0/fmc_imageon_gs_v_tc_0_0.xci"/>
        <CompFileExtendedInfo CompFileName="fmc_imageon_gs.bd" FileRelPathName="ip/fmc_imageon_gs_v_rgb2ycrcb_0_0/fmc_imageon_gs_v_rgb2ycrcb_0_0.xci"/>
        <CompFileExtendedInfo CompFileName="fmc_imageon_gs.bd" FileRelPathName="ip/fmc_imageon_gs_v_osd_0_0/fmc_imageon_gs_v_osd_0_0.xci"/>
        <CompFileExtendedInfo CompFileName="fmc_imageon_gs.bd" FileRelPathName="ip/fmc_imageon_gs_v_cresample_0_0/fmc_imageon_gs_v_cresample_0_0.xci"/>
        <CompFileExtendedInfo CompFileName="fmc_imageon_gs.bd" FileRelPathName="ip/fmc_imageon_gs_v_cfa_0_0/fmc_imageon_gs_v_cfa_0_0.xci"/>
        <CompFileExtendedInfo CompFileName="fmc_imageon_gs.bd" FileRelPathName="ip/fmc_imageon_gs_processing_system7_0_0/fmc_imageon_gs_processing_system7_0_0.xci"/>
        <CompFileExtendedInfo CompFileName="fmc_imageon_gs.bd" FileRelPathName="ip/fmc_imageon_gs_onsemi_vita_spi_0_0/fmc_imageon_gs_onsemi_vita_spi_0_0.xci"/>
        <CompFileExtendedInfo CompFileName="fmc_imageon_gs.bd" FileRelPathName="ip/fmc_imageon_gs_xbar_0/fmc_imageon_gs_xbar_0.xci"/>
        <CompFileExtendedInfo CompFileName="fmc_imageon_gs.bd" FileRelPathName="ip/fmc_imageon_gs_v_axi4s_vid_out_0_0/fmc_imageon_gs_v_axi4s_vid_out_0_0.xci"/>
        <CompFileExtendedInfo CompFileName="fmc_imageon_gs.bd" FileRelPathName="ip/fmc_imageon_gs_rst_processing_system7_0_76M_0/fmc_imageon_gs_rst_processing_system7_0_76M_0.xci"/>
        <CompFileExtendedInfo CompFileName="fmc_imageon_gs.bd" FileRelPathName="ip/fmc_imageon_gs_rst_processing_system7_0_149M_0/fmc_imageon_gs_rst_processing_system7_0_149M_0.xci"/>
        <CompFileExtendedInfo CompFileName="fmc_imageon_gs.bd" FileRelPathName="ip/fmc_imageon_gs_xbar_1/fmc_imageon_gs_xbar_1.xci"/>
        <CompFileExtendedInfo CompFileName="fmc_imageon_gs.bd" FileRelPathName="ip/fmc_imageon_gs_v_vid_in_axi4s_0_0/fmc_imageon_gs_v_vid_in_axi4s_0_0.xci"/>
        <CompFileExtendedInfo CompFileName="fmc_imageon_gs.bd" FileRelPathName="ip/fmc_imageon_gs_rst_processing_system7_0_148_5M_0/fmc_imageon_gs_rst_processing_system7_0_148_5M_0.xci"/>
        <CompFileExtendedInfo CompFileName="fmc_imageon_gs.bd" FileRelPathName="ip/fmc_imageon_gs_processing_system7_0_axi_periph_0/fmc_imageon_gs_processing_system7_0_axi_periph_0.xci"/>
        <CompFileExtendedInfo CompFileName="fmc_imageon_gs.bd" FileRelPathName="ip/fmc_imageon_gs_xlconstant_1_0/fmc_imageon_gs_xlconstant_1_0.xci"/>
        <CompFileExtendedInfo CompFileName="fmc_imageon_gs.bd" FileRelPathName="ip/fmc_imageon_gs_xlconstant_0_0/fmc_imageon_gs_xlconstant_0_0.xci"/>
        <CompFileExtendedInfo CompFileName="fmc_imageon_gs.bd" FileRelPathName="ip/fmc_imageon_gs_v_vid_in_axi4s_1_0/fmc_imageon_gs_v_vid_in_axi4s_1_0.xci"/>
        <CompFileExtendedInfo CompFileName="fmc_imageon_gs.bd" FileRelPathName="hdl/fmc_imageon_gs.vhd"/>
        <CompFileExtendedInfo CompFileName="fmc_imageon_gs.bd" FileRelPathName="ip/fmc_imageon_gs_auto_pc_0/fmc_imageon_gs_auto_pc_0.xci"/>
        <CompFileExtendedInfo CompFileName="fmc_imageon_gs.bd" FileRelPathName="ip/fmc_imageon_gs_auto_pc_1/fmc_imageon_gs_auto_pc_1.xci"/>
        <CompFileExtendedInfo CompFileName="fmc_imageon_gs.bd" FileRelPathName="ip/fmc_imageon_gs_zed_audio_ctrl_0_0/fmc_imageon_gs_zed_audio_ctrl_0_0.xci"/>
        <CompFileExtendedInfo CompFileName="fmc_imageon_gs.bd" FileRelPathName="fmc_imageon_gs_ooc.xdc"/>
        <CompFileExtendedInfo CompFileName="fmc_imageon_gs.bd" FileRelPathName="ip/fmc_imageon_gs_xlconstant_2_0/fmc_imageon_gs_xlconstant_2_0.xci"/>
        <CompFileExtendedInfo CompFileName="fmc_imageon_gs.bd" FileRelPathName="hdl/fmc_imageon_gs.hwdef"/>
        <CompFileExtendedInfo CompFileName="fmc_imageon_gs.bd" FileRelPathName="hw_handoff/fmc_imageon_gs_bd.tcl"/>
        <CompFileExtendedInfo CompFileName="fmc_imageon_gs.bd" FileRelPathName="hw_handoff/fmc_imageon_gs.hwh"/>
      </File>
      <File Path="$PSRCDIR/sources_1/bd/fmc_imageon_gs/hdl/fmc_imageon_gs_wrapper.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../Video/Projects/fmc_imageon_gs/ZEDBOARD/fmc_imageon_gs.srcs/sources_1/bd/fmc_imageon_gs/hdl/fmc_imageon_gs_wrapper.vhd"/>
          <Attr Name="ImportTime" Val="1463490893"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="DesignMode" Val="RTL"/>
        <Option Name="TopModule" Val="fmc_imageon_gs_wrapper"/>
        <Option Name="TopAutoSet" Val="TRUE"/>
      </Config>
    </FileSet>
    <FileSet Name="constrs_1" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1">
      <Filter Type="Constrs"/>
      <File Path="$PSRCDIR/constrs_1/imports/LAB_AEP/Video/Projects/fmc_imageon_gs/zedboard_fmc_imageon_gs.xdc">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../Video/Projects/fmc_imageon_gs/zedboard_fmc_imageon_gs.xdc"/>
          <Attr Name="ImportTime" Val="1463490963"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/constrs_1/imports/Source Code/adc_dac_audio.xdc">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../Zynq training repo/Zynq-SoC-Training/lab8/Source Code/adc_dac_audio.xdc"/>
          <Attr Name="ImportTime" Val="1464295940"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="ConstrsType" Val="XDC"/>
      </Config>
    </FileSet>
    <FileSet Name="sim_1" Type="SimulationSrcs" RelSrcDir="$PSRCDIR/sim_1">
      <Filter Type="Srcs"/>
      <Config>
        <Option Name="DesignMode" Val="RTL"/>
        <Option Name="TopModule" Val="fmc_imageon_gs_wrapper"/>
        <Option Name="TopLib" Val="xil_defaultlib"/>
        <Option Name="TopAutoSet" Val="TRUE"/>
        <Option Name="SimMode" Val="post-implementation"/>
        <Option Name="SrcSet" Val="sources_1"/>
      </Config>
    </FileSet>
  </FileSets>
  <Simulators>
    <Simulator Name="XSim">
      <Option Name="Description" Val="Vivado Simulator"/>
      <Option Name="CompiledLib" Val="0"/>
    </Simulator>
    <Simulator Name="ModelSim">
      <Option Name="Description" Val="ModelSim Simulator"/>
    </Simulator>
    <Simulator Name="Questa">
      <Option Name="Description" Val="Questa Advanced Simulator"/>
    </Simulator>
    <Simulator Name="IES">
      <Option Name="Description" Val="Incisive Enterprise Simulator (IES)"/>
    </Simulator>
    <Simulator Name="VCS">
      <Option Name="Description" Val="Verilog Compiler Simulator (VCS)"/>
    </Simulator>
    <Simulator Name="Riviera">
      <Option Name="Description" Val="Riviera-PRO Simulator"/>
    </Simulator>
    <Simulator Name="ActiveHDL">
      <Option Name="Description" Val="Active-HDL Simulator"/>
    </Simulator>
  </Simulators>
  <Runs Version="1" Minor="10">
    <Run Id="synth_1" Type="Ft3:Synth" SrcSet="sources_1" Part="xc7z020clg484-1" ConstrsSet="constrs_1" Description="Vivado Synthesis Defaults" State="current" Dir="$PRUNDIR/synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2015"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
    </Run>
    <Run Id="impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg484-1" ConstrsSet="constrs_1" Description="Vivado Implementation Defaults" State="current" Dir="$PRUNDIR/impl_1" SynthRun="synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2015"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
    </Run>
  </Runs>
</Project>
