
Projetao.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00007f18  00400000  00400000  00010000  2**6
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  00407f18  00407f18  00017f18  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .relocate     000008ac  20000000  00407f20  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  3 .bss          000004b0  200008ac  004087cc  000208ac  2**2
                  ALLOC
  4 .stack        00003004  20000d5c  00408c7c  000208ac  2**0
                  ALLOC
  5 .ARM.attributes 0000002a  00000000  00000000  000208ac  2**0
                  CONTENTS, READONLY
  6 .comment      00000059  00000000  00000000  000208d6  2**0
                  CONTENTS, READONLY
  7 .debug_info   00010496  00000000  00000000  0002092f  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 000024e2  00000000  00000000  00030dc5  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_loc    000073ba  00000000  00000000  000332a7  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_aranges 00000cf0  00000000  00000000  0003a661  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000c88  00000000  00000000  0003b351  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_macro  00015a7f  00000000  00000000  0003bfd9  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   0000de58  00000000  00000000  00051a58  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    0005a166  00000000  00000000  0005f8b0  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_frame  00002bd8  00000000  00000000  000b9a18  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00400000 <_sfixed>:
  400000:	20003d60 	.word	0x20003d60
  400004:	004012c9 	.word	0x004012c9
  400008:	004012c5 	.word	0x004012c5
  40000c:	004012c5 	.word	0x004012c5
  400010:	004012c5 	.word	0x004012c5
  400014:	004012c5 	.word	0x004012c5
  400018:	004012c5 	.word	0x004012c5
	...
  40002c:	004012c5 	.word	0x004012c5
  400030:	004012c5 	.word	0x004012c5
  400034:	00000000 	.word	0x00000000
  400038:	004012c5 	.word	0x004012c5
  40003c:	004012c5 	.word	0x004012c5
  400040:	004012c5 	.word	0x004012c5
  400044:	004012c5 	.word	0x004012c5
  400048:	004012c5 	.word	0x004012c5
  40004c:	004012c5 	.word	0x004012c5
  400050:	004012c5 	.word	0x004012c5
  400054:	004012c5 	.word	0x004012c5
  400058:	004012c5 	.word	0x004012c5
  40005c:	004012c5 	.word	0x004012c5
  400060:	004012c5 	.word	0x004012c5
  400064:	004012c5 	.word	0x004012c5
  400068:	00000000 	.word	0x00000000
  40006c:	00401149 	.word	0x00401149
  400070:	0040115d 	.word	0x0040115d
  400074:	00401171 	.word	0x00401171
  400078:	004012c5 	.word	0x004012c5
  40007c:	004012c5 	.word	0x004012c5
	...
  400088:	004012c5 	.word	0x004012c5
  40008c:	004012c5 	.word	0x004012c5
  400090:	004012c5 	.word	0x004012c5
  400094:	004012c5 	.word	0x004012c5
  400098:	004012c5 	.word	0x004012c5
  40009c:	00401711 	.word	0x00401711
  4000a0:	004012c5 	.word	0x004012c5
  4000a4:	004012c5 	.word	0x004012c5
  4000a8:	004012c5 	.word	0x004012c5
  4000ac:	004012c5 	.word	0x004012c5
  4000b0:	004012c5 	.word	0x004012c5
  4000b4:	004017a1 	.word	0x004017a1
  4000b8:	004012c5 	.word	0x004012c5
  4000bc:	004012c5 	.word	0x004012c5
  4000c0:	004012c5 	.word	0x004012c5
  4000c4:	004012c5 	.word	0x004012c5
  4000c8:	004012c5 	.word	0x004012c5

004000cc <__do_global_dtors_aux>:
  4000cc:	b510      	push	{r4, lr}
  4000ce:	4c05      	ldr	r4, [pc, #20]	; (4000e4 <__do_global_dtors_aux+0x18>)
  4000d0:	7823      	ldrb	r3, [r4, #0]
  4000d2:	b933      	cbnz	r3, 4000e2 <__do_global_dtors_aux+0x16>
  4000d4:	4b04      	ldr	r3, [pc, #16]	; (4000e8 <__do_global_dtors_aux+0x1c>)
  4000d6:	b113      	cbz	r3, 4000de <__do_global_dtors_aux+0x12>
  4000d8:	4804      	ldr	r0, [pc, #16]	; (4000ec <__do_global_dtors_aux+0x20>)
  4000da:	f3af 8000 	nop.w
  4000de:	2301      	movs	r3, #1
  4000e0:	7023      	strb	r3, [r4, #0]
  4000e2:	bd10      	pop	{r4, pc}
  4000e4:	200008ac 	.word	0x200008ac
  4000e8:	00000000 	.word	0x00000000
  4000ec:	00407f20 	.word	0x00407f20

004000f0 <frame_dummy>:
  4000f0:	4b08      	ldr	r3, [pc, #32]	; (400114 <frame_dummy+0x24>)
  4000f2:	b510      	push	{r4, lr}
  4000f4:	b11b      	cbz	r3, 4000fe <frame_dummy+0xe>
  4000f6:	4908      	ldr	r1, [pc, #32]	; (400118 <frame_dummy+0x28>)
  4000f8:	4808      	ldr	r0, [pc, #32]	; (40011c <frame_dummy+0x2c>)
  4000fa:	f3af 8000 	nop.w
  4000fe:	4808      	ldr	r0, [pc, #32]	; (400120 <frame_dummy+0x30>)
  400100:	6803      	ldr	r3, [r0, #0]
  400102:	b903      	cbnz	r3, 400106 <frame_dummy+0x16>
  400104:	bd10      	pop	{r4, pc}
  400106:	4b07      	ldr	r3, [pc, #28]	; (400124 <frame_dummy+0x34>)
  400108:	2b00      	cmp	r3, #0
  40010a:	d0fb      	beq.n	400104 <frame_dummy+0x14>
  40010c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  400110:	4718      	bx	r3
  400112:	bf00      	nop
  400114:	00000000 	.word	0x00000000
  400118:	200008b0 	.word	0x200008b0
  40011c:	00407f20 	.word	0x00407f20
  400120:	00407f20 	.word	0x00407f20
  400124:	00000000 	.word	0x00000000

00400128 <_read>:
int __attribute__((weak))
_read (int file, char * ptr, int len)
{
	int nChars = 0;

	if (file != 0) {
  400128:	b990      	cbnz	r0, 400150 <_read+0x28>
int __attribute__((weak))
_read (int file, char * ptr, int len); // Remove GCC compiler warning

int __attribute__((weak))
_read (int file, char * ptr, int len)
{
  40012a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40012e:	460c      	mov	r4, r1
  400130:	4690      	mov	r8, r2

	if (file != 0) {
		return -1;
	}

	for (; len > 0; --len) {
  400132:	2a00      	cmp	r2, #0
  400134:	dd0f      	ble.n	400156 <_read+0x2e>
  400136:	188f      	adds	r7, r1, r2
		ptr_get(stdio_base, ptr);
  400138:	4e08      	ldr	r6, [pc, #32]	; (40015c <_read+0x34>)
  40013a:	4d09      	ldr	r5, [pc, #36]	; (400160 <_read+0x38>)
  40013c:	6830      	ldr	r0, [r6, #0]
  40013e:	4621      	mov	r1, r4
  400140:	682b      	ldr	r3, [r5, #0]
  400142:	4798      	blx	r3
		ptr++;
  400144:	3401      	adds	r4, #1

	if (file != 0) {
		return -1;
	}

	for (; len > 0; --len) {
  400146:	42a7      	cmp	r7, r4
  400148:	d1f8      	bne.n	40013c <_read+0x14>
		ptr_get(stdio_base, ptr);
		ptr++;
		nChars++;
  40014a:	4640      	mov	r0, r8
  40014c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
_read (int file, char * ptr, int len)
{
	int nChars = 0;

	if (file != 0) {
		return -1;
  400150:	f04f 30ff 	mov.w	r0, #4294967295
		ptr_get(stdio_base, ptr);
		ptr++;
		nChars++;
	}
	return nChars;
}
  400154:	4770      	bx	lr

	if (file != 0) {
		return -1;
	}

	for (; len > 0; --len) {
  400156:	2000      	movs	r0, #0
		ptr_get(stdio_base, ptr);
		ptr++;
		nChars++;
	}
	return nChars;
}
  400158:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40015c:	20000d40 	.word	0x20000d40
  400160:	20000d38 	.word	0x20000d38

00400164 <aat31xx_set_backlight>:
 * \param ul_level backlight level.
 *
 * \note pin BOARD_AAT31XX_SET_GPIO must be configured before calling aat31xx_set_backlight.
 */
void aat31xx_set_backlight(uint32_t ul_level)
{
  400164:	b470      	push	{r4, r5, r6}
  400166:	b083      	sub	sp, #12
	volatile uint32_t ul_delay;
	uint32_t i;

#ifdef CONF_BOARD_AAT3155
	ul_level = AAT31XX_MAX_BACKLIGHT_LEVEL - ul_level + 1;
  400168:	f1c0 0011 	rsb	r0, r0, #17
#ifdef CONF_BOARD_AAT3193
	ul_level = AAT31XX_MAX_BACKLIGHT_LEVEL - ul_level + 1;
#endif

	/* Ensure valid level */
	ul_level = (ul_level > AAT31XX_MAX_BACKLIGHT_LEVEL) ? AAT31XX_MAX_BACKLIGHT_LEVEL : ul_level;
  40016c:	2810      	cmp	r0, #16
  40016e:	bf28      	it	cs
  400170:	2010      	movcs	r0, #16
	ul_level = (ul_level < AAT31XX_MIN_BACKLIGHT_LEVEL) ? AAT31XX_MIN_BACKLIGHT_LEVEL : ul_level;
  400172:	2800      	cmp	r0, #0
  400174:	bf08      	it	eq
  400176:	2001      	moveq	r0, #1
 * \param ul_level backlight level.
 *
 * \note pin BOARD_AAT31XX_SET_GPIO must be configured before calling aat31xx_set_backlight.
 */
void aat31xx_set_backlight(uint32_t ul_level)
{
  400178:	2100      	movs	r1, #0
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
	} else {
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
  40017a:	4e10      	ldr	r6, [pc, #64]	; (4001bc <aat31xx_set_backlight+0x58>)
  40017c:	f44f 5500 	mov.w	r5, #8192	; 0x2000
	ul_level = (ul_level < AAT31XX_MIN_BACKLIGHT_LEVEL) ? AAT31XX_MIN_BACKLIGHT_LEVEL : ul_level;

	/* Set new backlight level */
	for (i = 0; i < ul_level; i++) {
		ioport_set_pin_level(BOARD_AAT31XX_SET_GPIO, IOPORT_PIN_LEVEL_LOW);
		ul_delay = DELAY_PULSE;
  400180:	2418      	movs	r4, #24
  400182:	6375      	str	r5, [r6, #52]	; 0x34
  400184:	9401      	str	r4, [sp, #4]
		while (ul_delay--) {
  400186:	9b01      	ldr	r3, [sp, #4]
  400188:	1e5a      	subs	r2, r3, #1
  40018a:	9201      	str	r2, [sp, #4]
  40018c:	2b00      	cmp	r3, #0
  40018e:	d1fa      	bne.n	400186 <aat31xx_set_backlight+0x22>
		bool level)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  400190:	6335      	str	r5, [r6, #48]	; 0x30
		}

		ioport_set_pin_level(BOARD_AAT31XX_SET_GPIO, IOPORT_PIN_LEVEL_HIGH);

		ul_delay = DELAY_PULSE;
  400192:	9401      	str	r4, [sp, #4]
		while (ul_delay--) {
  400194:	9b01      	ldr	r3, [sp, #4]
  400196:	1e5a      	subs	r2, r3, #1
  400198:	9201      	str	r2, [sp, #4]
  40019a:	2b00      	cmp	r3, #0
  40019c:	d1fa      	bne.n	400194 <aat31xx_set_backlight+0x30>
	/* Ensure valid level */
	ul_level = (ul_level > AAT31XX_MAX_BACKLIGHT_LEVEL) ? AAT31XX_MAX_BACKLIGHT_LEVEL : ul_level;
	ul_level = (ul_level < AAT31XX_MIN_BACKLIGHT_LEVEL) ? AAT31XX_MIN_BACKLIGHT_LEVEL : ul_level;

	/* Set new backlight level */
	for (i = 0; i < ul_level; i++) {
  40019e:	3101      	adds	r1, #1
  4001a0:	4281      	cmp	r1, r0
  4001a2:	d3ee      	bcc.n	400182 <aat31xx_set_backlight+0x1e>
		ul_delay = DELAY_PULSE;
		while (ul_delay--) {
		}
	}

	ul_delay = DELAY_ENABLE;
  4001a4:	f44f 3300 	mov.w	r3, #131072	; 0x20000
  4001a8:	9301      	str	r3, [sp, #4]
	while (ul_delay--) {
  4001aa:	9b01      	ldr	r3, [sp, #4]
  4001ac:	1e5a      	subs	r2, r3, #1
  4001ae:	9201      	str	r2, [sp, #4]
  4001b0:	2b00      	cmp	r3, #0
  4001b2:	d1fa      	bne.n	4001aa <aat31xx_set_backlight+0x46>
	}
}
  4001b4:	b003      	add	sp, #12
  4001b6:	bc70      	pop	{r4, r5, r6}
  4001b8:	4770      	bx	lr
  4001ba:	bf00      	nop
  4001bc:	400e1200 	.word	0x400e1200

004001c0 <aat31xx_disable_backlight>:

/**
 * \brief Switch off backlight.
 */
void aat31xx_disable_backlight(void)
{
  4001c0:	b082      	sub	sp, #8
	} else {
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
  4001c2:	f44f 5200 	mov.w	r2, #8192	; 0x2000
  4001c6:	4b06      	ldr	r3, [pc, #24]	; (4001e0 <aat31xx_disable_backlight+0x20>)
  4001c8:	635a      	str	r2, [r3, #52]	; 0x34
	volatile uint32_t ul_delay;

	ioport_set_pin_level(BOARD_AAT31XX_SET_GPIO, IOPORT_PIN_LEVEL_LOW);

	ul_delay = DELAY_DISABLE;
  4001ca:	f44f 3300 	mov.w	r3, #131072	; 0x20000
  4001ce:	9301      	str	r3, [sp, #4]
	while (ul_delay--) {
  4001d0:	9b01      	ldr	r3, [sp, #4]
  4001d2:	1e5a      	subs	r2, r3, #1
  4001d4:	9201      	str	r2, [sp, #4]
  4001d6:	2b00      	cmp	r3, #0
  4001d8:	d1fa      	bne.n	4001d0 <aat31xx_disable_backlight+0x10>
	}
}
  4001da:	b002      	add	sp, #8
  4001dc:	4770      	bx	lr
  4001de:	bf00      	nop
  4001e0:	400e1200 	.word	0x400e1200

004001e4 <ili93xx_write_ram_prepare>:
/**
 * \brief Prepare to write GRAM data for ili93xx.
 */
static void ili93xx_write_ram_prepare(void)
{
	if (g_uc_device_type == DEVICE_TYPE_ILI9325) {
  4001e4:	4b0a      	ldr	r3, [pc, #40]	; (400210 <ili93xx_write_ram_prepare+0x2c>)
  4001e6:	781b      	ldrb	r3, [r3, #0]
  4001e8:	2b01      	cmp	r3, #1
  4001ea:	d106      	bne.n	4001fa <ili93xx_write_ram_prepare+0x16>
/** Define EBI access for ILI93xx 8-bit System Interface.*/
#if defined(BOARD_ILI93XX_ADDR) && defined (BOARD_ILI93XX_RS)
static inline void LCD_IR(uint8_t lcd_index)
{
	/** ILI93XX index register address */
	*((volatile uint8_t *)(BOARD_ILI93XX_ADDR)) = lcd_index;
  4001ec:	f04f 43c2 	mov.w	r3, #1627389952	; 0x61000000
  4001f0:	2200      	movs	r2, #0
  4001f2:	701a      	strb	r2, [r3, #0]
  4001f4:	2222      	movs	r2, #34	; 0x22
  4001f6:	701a      	strb	r2, [r3, #0]
  4001f8:	4770      	bx	lr
		/** Write Data to GRAM (R22h) */
		LCD_IR(0);
		LCD_IR(ILI9325_GRAM_DATA_REG);
	} else if (g_uc_device_type == DEVICE_TYPE_ILI9341) {
  4001fa:	2b02      	cmp	r3, #2
  4001fc:	d107      	bne.n	40020e <ili93xx_write_ram_prepare+0x2a>
  4001fe:	f04f 43c2 	mov.w	r3, #1627389952	; 0x61000000
  400202:	222c      	movs	r2, #44	; 0x2c
  400204:	701a      	strb	r2, [r3, #0]
  400206:	2200      	movs	r2, #0
  400208:	701a      	strb	r2, [r3, #0]
  40020a:	223c      	movs	r2, #60	; 0x3c
  40020c:	701a      	strb	r2, [r3, #0]
  40020e:	4770      	bx	lr
  400210:	20000c88 	.word	0x20000c88

00400214 <ili93xx_write_ram>:
 *
 * \param ul_color 24-bits RGB color.
 */
static void ili93xx_write_ram(ili93xx_color_t ul_color)
{
	LCD_WD((ul_color >> 16) & 0xFF);
  400214:	f3c0 4207 	ubfx	r2, r0, #16, #8
}

static inline void LCD_WD(uint8_t lcd_data)
{
	*((volatile uint8_t *)((BOARD_ILI93XX_ADDR) | (BOARD_ILI93XX_RS))) =
  400218:	4b03      	ldr	r3, [pc, #12]	; (400228 <ili93xx_write_ram+0x14>)
  40021a:	701a      	strb	r2, [r3, #0]
	LCD_WD((ul_color >> 8) & 0xFF);
  40021c:	f3c0 2207 	ubfx	r2, r0, #8, #8
  400220:	701a      	strb	r2, [r3, #0]
	LCD_WD(ul_color & 0xFF);
  400222:	b2c0      	uxtb	r0, r0
  400224:	7018      	strb	r0, [r3, #0]
  400226:	4770      	bx	lr
  400228:	61000002 	.word	0x61000002

0040022c <ili93xx_write_ram_buffer>:
 * \param p_ul_buf data buffer.
 * \param ul_size size in pixels.
 */
static void ili93xx_write_ram_buffer(const ili93xx_color_t *p_ul_buf,
		uint32_t ul_size)
{
  40022c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  400230:	4607      	mov	r7, r0
  400232:	4688      	mov	r8, r1
	uint32_t ul_addr;
	for (ul_addr = 0; ul_addr < (ul_size - ul_size % 8); ul_addr += 8) {
  400234:	f031 0907 	bics.w	r9, r1, #7
  400238:	d018      	beq.n	40026c <ili93xx_write_ram_buffer+0x40>
  40023a:	4604      	mov	r4, r0
  40023c:	2600      	movs	r6, #0
		ili93xx_write_ram(p_ul_buf[ul_addr]);
  40023e:	4d12      	ldr	r5, [pc, #72]	; (400288 <ili93xx_write_ram_buffer+0x5c>)
  400240:	f857 0026 	ldr.w	r0, [r7, r6, lsl #2]
  400244:	47a8      	blx	r5
		ili93xx_write_ram(p_ul_buf[ul_addr + 1]);
  400246:	6860      	ldr	r0, [r4, #4]
  400248:	47a8      	blx	r5
		ili93xx_write_ram(p_ul_buf[ul_addr + 2]);
  40024a:	68a0      	ldr	r0, [r4, #8]
  40024c:	47a8      	blx	r5
		ili93xx_write_ram(p_ul_buf[ul_addr + 3]);
  40024e:	68e0      	ldr	r0, [r4, #12]
  400250:	47a8      	blx	r5
		ili93xx_write_ram(p_ul_buf[ul_addr + 4]);
  400252:	6920      	ldr	r0, [r4, #16]
  400254:	47a8      	blx	r5
		ili93xx_write_ram(p_ul_buf[ul_addr + 5]);
  400256:	6960      	ldr	r0, [r4, #20]
  400258:	47a8      	blx	r5
		ili93xx_write_ram(p_ul_buf[ul_addr + 6]);
  40025a:	69a0      	ldr	r0, [r4, #24]
  40025c:	47a8      	blx	r5
		ili93xx_write_ram(p_ul_buf[ul_addr + 7]);
  40025e:	69e0      	ldr	r0, [r4, #28]
  400260:	47a8      	blx	r5
 */
static void ili93xx_write_ram_buffer(const ili93xx_color_t *p_ul_buf,
		uint32_t ul_size)
{
	uint32_t ul_addr;
	for (ul_addr = 0; ul_addr < (ul_size - ul_size % 8); ul_addr += 8) {
  400262:	3608      	adds	r6, #8
  400264:	3420      	adds	r4, #32
  400266:	454e      	cmp	r6, r9
  400268:	d3ea      	bcc.n	400240 <ili93xx_write_ram_buffer+0x14>
  40026a:	e000      	b.n	40026e <ili93xx_write_ram_buffer+0x42>
  40026c:	2600      	movs	r6, #0
		ili93xx_write_ram(p_ul_buf[ul_addr + 4]);
		ili93xx_write_ram(p_ul_buf[ul_addr + 5]);
		ili93xx_write_ram(p_ul_buf[ul_addr + 6]);
		ili93xx_write_ram(p_ul_buf[ul_addr + 7]);
	}
	for (; ul_addr < ul_size; ul_addr++) {
  40026e:	45b0      	cmp	r8, r6
  400270:	d908      	bls.n	400284 <ili93xx_write_ram_buffer+0x58>
  400272:	eb07 0486 	add.w	r4, r7, r6, lsl #2
		ili93xx_write_ram(p_ul_buf[ul_addr]);
  400276:	4d04      	ldr	r5, [pc, #16]	; (400288 <ili93xx_write_ram_buffer+0x5c>)
  400278:	f854 0b04 	ldr.w	r0, [r4], #4
  40027c:	47a8      	blx	r5
		ili93xx_write_ram(p_ul_buf[ul_addr + 4]);
		ili93xx_write_ram(p_ul_buf[ul_addr + 5]);
		ili93xx_write_ram(p_ul_buf[ul_addr + 6]);
		ili93xx_write_ram(p_ul_buf[ul_addr + 7]);
	}
	for (; ul_addr < ul_size; ul_addr++) {
  40027e:	3601      	adds	r6, #1
  400280:	45b0      	cmp	r8, r6
  400282:	d8f9      	bhi.n	400278 <ili93xx_write_ram_buffer+0x4c>
  400284:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  400288:	00400215 	.word	0x00400215

0040028c <ili93xx_write_register_word>:
/** Define EBI access for ILI93xx 8-bit System Interface.*/
#if defined(BOARD_ILI93XX_ADDR) && defined (BOARD_ILI93XX_RS)
static inline void LCD_IR(uint8_t lcd_index)
{
	/** ILI93XX index register address */
	*((volatile uint8_t *)(BOARD_ILI93XX_ADDR)) = lcd_index;
  40028c:	f04f 43c2 	mov.w	r3, #1627389952	; 0x61000000
  400290:	2200      	movs	r2, #0
  400292:	701a      	strb	r2, [r3, #0]
  400294:	7018      	strb	r0, [r3, #0]
 */
static void ili93xx_write_register_word(uint8_t uc_reg, uint16_t us_data)
{
	LCD_IR(0);
	LCD_IR(uc_reg);
	LCD_WD((us_data >> 8) & 0xFF);
  400296:	0a0a      	lsrs	r2, r1, #8
}

static inline void LCD_WD(uint8_t lcd_data)
{
	*((volatile uint8_t *)((BOARD_ILI93XX_ADDR) | (BOARD_ILI93XX_RS))) =
  400298:	3302      	adds	r3, #2
  40029a:	701a      	strb	r2, [r3, #0]
	LCD_WD(us_data & 0xFF);
  40029c:	b2c9      	uxtb	r1, r1
  40029e:	7019      	strb	r1, [r3, #0]
  4002a0:	4770      	bx	lr
  4002a2:	bf00      	nop

004002a4 <ili93xx_write_register>:
 * \param uc_reg register address.
 * \param us_data data to be written.
 */
static void ili93xx_write_register(uint8_t uc_reg, uint8_t *p_data,
		uint8_t uc_datacnt)
{
  4002a4:	b410      	push	{r4}
/** Define EBI access for ILI93xx 8-bit System Interface.*/
#if defined(BOARD_ILI93XX_ADDR) && defined (BOARD_ILI93XX_RS)
static inline void LCD_IR(uint8_t lcd_index)
{
	/** ILI93XX index register address */
	*((volatile uint8_t *)(BOARD_ILI93XX_ADDR)) = lcd_index;
  4002a6:	f04f 43c2 	mov.w	r3, #1627389952	; 0x61000000
  4002aa:	2400      	movs	r4, #0
  4002ac:	701c      	strb	r4, [r3, #0]
  4002ae:	7018      	strb	r0, [r3, #0]
	LCD_IR(0);
	LCD_IR(uc_reg);
	for (uint8_t i = 0; i < uc_datacnt; i++) {
  4002b0:	b14a      	cbz	r2, 4002c6 <ili93xx_write_register+0x22>
  4002b2:	1e4b      	subs	r3, r1, #1
  4002b4:	1e50      	subs	r0, r2, #1
  4002b6:	fa51 f180 	uxtab	r1, r1, r0
}

static inline void LCD_WD(uint8_t lcd_data)
{
	*((volatile uint8_t *)((BOARD_ILI93XX_ADDR) | (BOARD_ILI93XX_RS))) =
  4002ba:	4804      	ldr	r0, [pc, #16]	; (4002cc <ili93xx_write_register+0x28>)
		LCD_WD(p_data[i]);
  4002bc:	f813 2f01 	ldrb.w	r2, [r3, #1]!
  4002c0:	7002      	strb	r2, [r0, #0]
static void ili93xx_write_register(uint8_t uc_reg, uint8_t *p_data,
		uint8_t uc_datacnt)
{
	LCD_IR(0);
	LCD_IR(uc_reg);
	for (uint8_t i = 0; i < uc_datacnt; i++) {
  4002c2:	428b      	cmp	r3, r1
  4002c4:	d1fa      	bne.n	4002bc <ili93xx_write_register+0x18>
		LCD_WD(p_data[i]);
	}
}
  4002c6:	bc10      	pop	{r4}
  4002c8:	4770      	bx	lr
  4002ca:	bf00      	nop
  4002cc:	61000002 	.word	0x61000002

004002d0 <ili93xx_delay>:

/**
 * \brief Delay function.
 */
static void ili93xx_delay(uint32_t ul_ms)
{
  4002d0:	b082      	sub	sp, #8
	volatile uint32_t i;

	for (i = 0; i < ul_ms; i++) {
  4002d2:	2300      	movs	r3, #0
  4002d4:	9301      	str	r3, [sp, #4]
  4002d6:	9b01      	ldr	r3, [sp, #4]
  4002d8:	4298      	cmp	r0, r3
  4002da:	d911      	bls.n	400300 <ili93xx_delay+0x30>
		for (i = 0; i < 100000; i++) {
  4002dc:	2100      	movs	r1, #0
  4002de:	4a09      	ldr	r2, [pc, #36]	; (400304 <ili93xx_delay+0x34>)
  4002e0:	9101      	str	r1, [sp, #4]
  4002e2:	9b01      	ldr	r3, [sp, #4]
  4002e4:	4293      	cmp	r3, r2
  4002e6:	d805      	bhi.n	4002f4 <ili93xx_delay+0x24>
  4002e8:	9b01      	ldr	r3, [sp, #4]
  4002ea:	3301      	adds	r3, #1
  4002ec:	9301      	str	r3, [sp, #4]
  4002ee:	9b01      	ldr	r3, [sp, #4]
  4002f0:	4293      	cmp	r3, r2
  4002f2:	d9f9      	bls.n	4002e8 <ili93xx_delay+0x18>
 */
static void ili93xx_delay(uint32_t ul_ms)
{
	volatile uint32_t i;

	for (i = 0; i < ul_ms; i++) {
  4002f4:	9b01      	ldr	r3, [sp, #4]
  4002f6:	3301      	adds	r3, #1
  4002f8:	9301      	str	r3, [sp, #4]
  4002fa:	9b01      	ldr	r3, [sp, #4]
  4002fc:	4283      	cmp	r3, r0
  4002fe:	d3ef      	bcc.n	4002e0 <ili93xx_delay+0x10>
		for (i = 0; i < 100000; i++) {
		}
	}
}
  400300:	b002      	add	sp, #8
  400302:	4770      	bx	lr
  400304:	0001869f 	.word	0x0001869f

00400308 <ili93xx_check_box_coordinates>:
 * \param p_ul_x2 X coordinate of lower-right corner on LCD.
 * \param p_ul_y2 Y coordinate of lower-right corner on LCD.
 */
static void ili93xx_check_box_coordinates(uint32_t *p_ul_x1, uint32_t *p_ul_y1,
		uint32_t *p_ul_x2, uint32_t *p_ul_y2)
{
  400308:	b430      	push	{r4, r5}
	uint32_t dw;

	if (*p_ul_x1 >= g_ul_lcd_x_length) {
  40030a:	4c15      	ldr	r4, [pc, #84]	; (400360 <ili93xx_check_box_coordinates+0x58>)
  40030c:	6824      	ldr	r4, [r4, #0]
  40030e:	6805      	ldr	r5, [r0, #0]
  400310:	42a5      	cmp	r5, r4
		*p_ul_x1 = g_ul_lcd_x_length - 1;
  400312:	bf24      	itt	cs
  400314:	f104 35ff 	addcs.w	r5, r4, #4294967295
  400318:	6005      	strcs	r5, [r0, #0]
	}

	if (*p_ul_x2 >= g_ul_lcd_x_length) {
  40031a:	6815      	ldr	r5, [r2, #0]
  40031c:	42ac      	cmp	r4, r5
		*p_ul_x2 = g_ul_lcd_x_length - 1;
  40031e:	bf9c      	itt	ls
  400320:	f104 34ff 	addls.w	r4, r4, #4294967295
  400324:	6014      	strls	r4, [r2, #0]
	}

	if (*p_ul_y1 >= g_ul_lcd_y_length) {
  400326:	4c0f      	ldr	r4, [pc, #60]	; (400364 <ili93xx_check_box_coordinates+0x5c>)
  400328:	6824      	ldr	r4, [r4, #0]
  40032a:	680d      	ldr	r5, [r1, #0]
  40032c:	42a5      	cmp	r5, r4
		*p_ul_y1 = g_ul_lcd_y_length - 1;
  40032e:	bf24      	itt	cs
  400330:	f104 35ff 	addcs.w	r5, r4, #4294967295
  400334:	600d      	strcs	r5, [r1, #0]
	}

	if (*p_ul_y2 >= g_ul_lcd_y_length) {
  400336:	681d      	ldr	r5, [r3, #0]
  400338:	42ac      	cmp	r4, r5
		*p_ul_y2 = g_ul_lcd_y_length - 1;
  40033a:	bf9c      	itt	ls
  40033c:	f104 34ff 	addls.w	r4, r4, #4294967295
  400340:	601c      	strls	r4, [r3, #0]
	}

	if (*p_ul_x1 > *p_ul_x2) {
  400342:	6804      	ldr	r4, [r0, #0]
  400344:	6815      	ldr	r5, [r2, #0]
  400346:	42ac      	cmp	r4, r5
		dw = *p_ul_x1;
		*p_ul_x1 = *p_ul_x2;
  400348:	bf84      	itt	hi
  40034a:	6005      	strhi	r5, [r0, #0]
		*p_ul_x2 = dw;
  40034c:	6014      	strhi	r4, [r2, #0]
	}

	if (*p_ul_y1 > *p_ul_y2) {
  40034e:	680a      	ldr	r2, [r1, #0]
  400350:	6818      	ldr	r0, [r3, #0]
  400352:	4282      	cmp	r2, r0
		dw = *p_ul_y1;
		*p_ul_y1 = *p_ul_y2;
  400354:	bf84      	itt	hi
  400356:	6008      	strhi	r0, [r1, #0]
		*p_ul_y2 = dw;
  400358:	601a      	strhi	r2, [r3, #0]
	}
}
  40035a:	bc30      	pop	{r4, r5}
  40035c:	4770      	bx	lr
  40035e:	bf00      	nop
  400360:	20000000 	.word	0x20000000
  400364:	20000004 	.word	0x20000004

00400368 <ili93xx_device_type_identify>:
 *        ILI9341 device ID locates in Read ID4 (RD3h) register.
 *
 * \return 0 if secceed in identifying device; otherwise fails.
 */
uint8_t ili93xx_device_type_identify(void)
{
  400368:	b082      	sub	sp, #8
/** Define EBI access for ILI93xx 8-bit System Interface.*/
#if defined(BOARD_ILI93XX_ADDR) && defined (BOARD_ILI93XX_RS)
static inline void LCD_IR(uint8_t lcd_index)
{
	/** ILI93XX index register address */
	*((volatile uint8_t *)(BOARD_ILI93XX_ADDR)) = lcd_index;
  40036a:	f04f 43c2 	mov.w	r3, #1627389952	; 0x61000000
  40036e:	2200      	movs	r2, #0
  400370:	701a      	strb	r2, [r3, #0]
  400372:	22d3      	movs	r2, #211	; 0xd3
  400374:	701a      	strb	r2, [r3, #0]
																lcd_data;
}

static inline uint8_t LCD_RD(void)
{
	return *((volatile uint8_t *)((BOARD_ILI93XX_ADDR) |(BOARD_ILI93XX_RS)));
  400376:	3302      	adds	r3, #2
  400378:	781a      	ldrb	r2, [r3, #0]
{
	LCD_IR(0);
	LCD_IR(uc_reg);

	for (uint8_t i = 0; i < uc_datacnt; i++) {
		p_data[i] = LCD_RD();
  40037a:	f88d 2000 	strb.w	r2, [sp]
  40037e:	781a      	ldrb	r2, [r3, #0]
  400380:	f88d 2001 	strb.w	r2, [sp, #1]
  400384:	781a      	ldrb	r2, [r3, #0]
  400386:	f88d 2002 	strb.w	r2, [sp, #2]
  40038a:	781b      	ldrb	r3, [r3, #0]
  40038c:	b2db      	uxtb	r3, r3
  40038e:	f88d 3003 	strb.w	r3, [sp, #3]

	/** Read ID4 (RD4h) register to get device code for ILI9341*/
	ili93xx_read_register(ILI9341_CMD_READ_ID4, paratable, 4);
	chipid = ((uint16_t)paratable[2] << 8) + paratable[3];

	if (chipid == ILI9341_DEVICE_CODE) {
  400392:	b2d2      	uxtb	r2, r2
  400394:	eb03 2302 	add.w	r3, r3, r2, lsl #8
  400398:	b29b      	uxth	r3, r3
  40039a:	f249 3241 	movw	r2, #37697	; 0x9341
  40039e:	4293      	cmp	r3, r2
  4003a0:	d104      	bne.n	4003ac <ili93xx_device_type_identify+0x44>
		g_uc_device_type = DEVICE_TYPE_ILI9341;
  4003a2:	2202      	movs	r2, #2
  4003a4:	4b0e      	ldr	r3, [pc, #56]	; (4003e0 <ili93xx_device_type_identify+0x78>)
  4003a6:	701a      	strb	r2, [r3, #0]
		return 0;
  4003a8:	2000      	movs	r0, #0
  4003aa:	e017      	b.n	4003dc <ili93xx_device_type_identify+0x74>
/** Define EBI access for ILI93xx 8-bit System Interface.*/
#if defined(BOARD_ILI93XX_ADDR) && defined (BOARD_ILI93XX_RS)
static inline void LCD_IR(uint8_t lcd_index)
{
	/** ILI93XX index register address */
	*((volatile uint8_t *)(BOARD_ILI93XX_ADDR)) = lcd_index;
  4003ac:	f04f 43c2 	mov.w	r3, #1627389952	; 0x61000000
  4003b0:	2200      	movs	r2, #0
  4003b2:	701a      	strb	r2, [r3, #0]
  4003b4:	701a      	strb	r2, [r3, #0]
																lcd_data;
}

static inline uint8_t LCD_RD(void)
{
	return *((volatile uint8_t *)((BOARD_ILI93XX_ADDR) |(BOARD_ILI93XX_RS)));
  4003b6:	3302      	adds	r3, #2
  4003b8:	781a      	ldrb	r2, [r3, #0]
{
	LCD_IR(0);
	LCD_IR(uc_reg);

	for (uint8_t i = 0; i < uc_datacnt; i++) {
		p_data[i] = LCD_RD();
  4003ba:	f88d 2000 	strb.w	r2, [sp]
  4003be:	781b      	ldrb	r3, [r3, #0]
	}

	/** Driver Code Read (R00h) for ILI9325*/
	ili93xx_read_register(ILI9325_DEVICE_CODE_REG, paratable, 2);
	chipid = ((uint16_t)paratable[0] << 8) + paratable[1];
	if (chipid == ILI9325_DEVICE_CODE) {
  4003c0:	b2d2      	uxtb	r2, r2
  4003c2:	eb03 2302 	add.w	r3, r3, r2, lsl #8
  4003c6:	b29b      	uxth	r3, r3
  4003c8:	f249 3225 	movw	r2, #37669	; 0x9325
  4003cc:	4293      	cmp	r3, r2
  4003ce:	d104      	bne.n	4003da <ili93xx_device_type_identify+0x72>
		g_uc_device_type = DEVICE_TYPE_ILI9325;
  4003d0:	2201      	movs	r2, #1
  4003d2:	4b03      	ldr	r3, [pc, #12]	; (4003e0 <ili93xx_device_type_identify+0x78>)
  4003d4:	701a      	strb	r2, [r3, #0]
		return 0;
  4003d6:	2000      	movs	r0, #0
  4003d8:	e000      	b.n	4003dc <ili93xx_device_type_identify+0x74>
	}

	return 1;
  4003da:	2001      	movs	r0, #1
}
  4003dc:	b002      	add	sp, #8
  4003de:	4770      	bx	lr
  4003e0:	20000c88 	.word	0x20000c88

004003e4 <ili93xx_display_on>:

/**
 * \brief Turn on the LCD.
 */
void ili93xx_display_on(void)
{
  4003e4:	b508      	push	{r3, lr}
	if (g_uc_device_type == DEVICE_TYPE_ILI9325) {
  4003e6:	4b09      	ldr	r3, [pc, #36]	; (40040c <ili93xx_display_on+0x28>)
  4003e8:	781b      	ldrb	r3, [r3, #0]
  4003ea:	2b01      	cmp	r3, #1
  4003ec:	d105      	bne.n	4003fa <ili93xx_display_on+0x16>
		ili93xx_write_register_word(ILI9325_DISP_CTRL1,
  4003ee:	f240 1133 	movw	r1, #307	; 0x133
  4003f2:	2007      	movs	r0, #7
  4003f4:	4b06      	ldr	r3, [pc, #24]	; (400410 <ili93xx_display_on+0x2c>)
  4003f6:	4798      	blx	r3
  4003f8:	bd08      	pop	{r3, pc}
				ILI9325_DISP_CTRL1_BASEE |
				ILI9325_DISP_CTRL1_GON |
				ILI9325_DISP_CTRL1_DTE |
				ILI9325_DISP_CTRL1_D(0x03));
	} else if (g_uc_device_type == DEVICE_TYPE_ILI9341) {
  4003fa:	2b02      	cmp	r3, #2
  4003fc:	d104      	bne.n	400408 <ili93xx_display_on+0x24>
		ili93xx_write_register(ILI9341_CMD_DISPLAY_ON, NULL, 0);
  4003fe:	2200      	movs	r2, #0
  400400:	4611      	mov	r1, r2
  400402:	2029      	movs	r0, #41	; 0x29
  400404:	4b03      	ldr	r3, [pc, #12]	; (400414 <ili93xx_display_on+0x30>)
  400406:	4798      	blx	r3
  400408:	bd08      	pop	{r3, pc}
  40040a:	bf00      	nop
  40040c:	20000c88 	.word	0x20000c88
  400410:	0040028d 	.word	0x0040028d
  400414:	004002a5 	.word	0x004002a5

00400418 <ili93xx_set_foreground_color>:
 * \brief Set foreground color.
 *
 * \param ul_color foreground color.
 */
void ili93xx_set_foreground_color(ili93xx_color_t ul_color)
{
  400418:	4a04      	ldr	r2, [pc, #16]	; (40042c <ili93xx_set_foreground_color+0x14>)
  40041a:	1f13      	subs	r3, r2, #4
  40041c:	f502 726f 	add.w	r2, r2, #956	; 0x3bc
	uint32_t i;

	/** Fill the cache with selected color */
	for (i = 0; i < LCD_DATA_CACHE_SIZE; ++i) {
		g_ul_pixel_cache[i] = ul_color;
  400420:	f843 0f04 	str.w	r0, [r3, #4]!
void ili93xx_set_foreground_color(ili93xx_color_t ul_color)
{
	uint32_t i;

	/** Fill the cache with selected color */
	for (i = 0; i < LCD_DATA_CACHE_SIZE; ++i) {
  400424:	4293      	cmp	r3, r2
  400426:	d1fb      	bne.n	400420 <ili93xx_set_foreground_color+0x8>
		g_ul_pixel_cache[i] = ul_color;
	}
}
  400428:	4770      	bx	lr
  40042a:	bf00      	nop
  40042c:	200008c8 	.word	0x200008c8

00400430 <ili93xx_set_window>:
 * \param ul_width The width of the window.
 * \param ul_height The height of the window.
 */
void ili93xx_set_window(uint32_t ul_x, uint32_t ul_y, uint32_t ul_width,
		uint32_t ul_height)
{
  400430:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  400434:	b082      	sub	sp, #8
  400436:	460c      	mov	r4, r1
  400438:	4617      	mov	r7, r2
  40043a:	461e      	mov	r6, r3
	Assert(ul_x <= (g_ul_lcd_x_length - 1));
	Assert(ul_y <= (g_ul_lcd_y_length - 1));
	Assert(ul_width <= (g_ul_lcd_x_length - ul_x));
	Assert(ul_height <= (g_ul_lcd_y_length - ul_y));
	if (g_uc_device_type == DEVICE_TYPE_ILI9325) {
  40043c:	4b23      	ldr	r3, [pc, #140]	; (4004cc <ili93xx_set_window+0x9c>)
  40043e:	781b      	ldrb	r3, [r3, #0]
  400440:	2b01      	cmp	r3, #1
  400442:	d114      	bne.n	40046e <ili93xx_set_window+0x3e>
		/** Set Horizontal Address Start Position */
		ili93xx_write_register_word(ILI9325_HORIZONTAL_ADDR_START,
  400444:	b285      	uxth	r5, r0
  400446:	4629      	mov	r1, r5
  400448:	2050      	movs	r0, #80	; 0x50
  40044a:	f8df 8088 	ldr.w	r8, [pc, #136]	; 4004d4 <ili93xx_set_window+0xa4>
  40044e:	47c0      	blx	r8
				(uint16_t)ul_x);

		/** Set Horizontal Address End Position */
		ili93xx_write_register_word(ILI9325_HORIZONTAL_ADDR_END,
  400450:	1e78      	subs	r0, r7, #1
  400452:	1829      	adds	r1, r5, r0
  400454:	b289      	uxth	r1, r1
  400456:	2051      	movs	r0, #81	; 0x51
  400458:	47c0      	blx	r8
				(uint16_t)(ul_x + ul_width - 1));

		/** Set Vertical Address Start Position */
		ili93xx_write_register_word(ILI9325_VERTICAL_ADDR_START,
  40045a:	b2a4      	uxth	r4, r4
  40045c:	4621      	mov	r1, r4
  40045e:	2052      	movs	r0, #82	; 0x52
  400460:	47c0      	blx	r8
				(uint16_t)ul_y);

		/** Set Vertical Address End Position */
		ili93xx_write_register_word(ILI9325_VERTICAL_ADDR_END,
  400462:	1e71      	subs	r1, r6, #1
  400464:	4421      	add	r1, r4
  400466:	b289      	uxth	r1, r1
  400468:	2053      	movs	r0, #83	; 0x53
  40046a:	47c0      	blx	r8
  40046c:	e02a      	b.n	4004c4 <ili93xx_set_window+0x94>
				(uint16_t)(ul_y + ul_height - 1));
	} else if (g_uc_device_type == DEVICE_TYPE_ILI9341) {
  40046e:	2b02      	cmp	r3, #2
  400470:	d128      	bne.n	4004c4 <ili93xx_set_window+0x94>
		uint8_t paratable[4];

		/** Set Column Address Position */
		paratable[0] = (ul_x >> 8) & 0xFF;
  400472:	0a03      	lsrs	r3, r0, #8
  400474:	f88d 3004 	strb.w	r3, [sp, #4]
		paratable[1] = ul_x & 0xFF;
  400478:	b2c3      	uxtb	r3, r0
  40047a:	f88d 3005 	strb.w	r3, [sp, #5]
		paratable[2] = ((ul_x + ul_width - 1) >> 8) & 0xFF;
  40047e:	3a01      	subs	r2, #1
  400480:	4410      	add	r0, r2
  400482:	0a00      	lsrs	r0, r0, #8
  400484:	f88d 0006 	strb.w	r0, [sp, #6]
		paratable[3] = (ul_x + ul_width - 1) & 0xFF;
  400488:	4617      	mov	r7, r2
  40048a:	441f      	add	r7, r3
  40048c:	f88d 7007 	strb.w	r7, [sp, #7]
		ili93xx_write_register(ILI9341_CMD_COLUMN_ADDRESS_SET,
  400490:	2204      	movs	r2, #4
  400492:	eb0d 0102 	add.w	r1, sp, r2
  400496:	202a      	movs	r0, #42	; 0x2a
  400498:	4d0d      	ldr	r5, [pc, #52]	; (4004d0 <ili93xx_set_window+0xa0>)
  40049a:	47a8      	blx	r5
				paratable, 4);

		/** Set Page Address Position */
		paratable[0] = (ul_y >> 8) & 0xFF;
  40049c:	0a23      	lsrs	r3, r4, #8
  40049e:	f88d 3004 	strb.w	r3, [sp, #4]
		paratable[1] = ul_y & 0xFF;
  4004a2:	b2e3      	uxtb	r3, r4
  4004a4:	f88d 3005 	strb.w	r3, [sp, #5]
		paratable[2] = ((ul_y + ul_height - 1) >> 8) & 0xFF;
  4004a8:	1e72      	subs	r2, r6, #1
  4004aa:	4414      	add	r4, r2
  4004ac:	0a24      	lsrs	r4, r4, #8
  4004ae:	f88d 4006 	strb.w	r4, [sp, #6]
		paratable[3] = (ul_y + ul_height - 1) & 0xFF;
  4004b2:	4616      	mov	r6, r2
  4004b4:	441e      	add	r6, r3
  4004b6:	f88d 6007 	strb.w	r6, [sp, #7]
		ili93xx_write_register(ILI9341_CMD_PAGE_ADDRESS_SET,
  4004ba:	2204      	movs	r2, #4
  4004bc:	eb0d 0102 	add.w	r1, sp, r2
  4004c0:	202b      	movs	r0, #43	; 0x2b
  4004c2:	47a8      	blx	r5
				       paratable, 4);
	}
}
  4004c4:	b002      	add	sp, #8
  4004c6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4004ca:	bf00      	nop
  4004cc:	20000c88 	.word	0x20000c88
  4004d0:	004002a5 	.word	0x004002a5
  4004d4:	0040028d 	.word	0x0040028d

004004d8 <ili93xx_set_cursor_position>:
 *
 * \param us_x X coordinate of upper-left corner on LCD.
 * \param us_y Y coordinate of upper-left corner on LCD.
 */
void ili93xx_set_cursor_position(uint16_t us_x, uint16_t us_y)
{
  4004d8:	b538      	push	{r3, r4, r5, lr}
	if (g_uc_device_type == DEVICE_TYPE_ILI9325) {
  4004da:	4b06      	ldr	r3, [pc, #24]	; (4004f4 <ili93xx_set_cursor_position+0x1c>)
  4004dc:	781b      	ldrb	r3, [r3, #0]
  4004de:	2b01      	cmp	r3, #1
  4004e0:	d107      	bne.n	4004f2 <ili93xx_set_cursor_position+0x1a>
  4004e2:	460c      	mov	r4, r1
  4004e4:	4601      	mov	r1, r0
		/** GRAM Horizontal/Vertical Address Set (R20h, R21h) */
		ili93xx_write_register_word(ILI9325_HORIZONTAL_GRAM_ADDR_SET, us_x);
  4004e6:	2020      	movs	r0, #32
  4004e8:	4d03      	ldr	r5, [pc, #12]	; (4004f8 <ili93xx_set_cursor_position+0x20>)
  4004ea:	47a8      	blx	r5
		ili93xx_write_register_word(ILI9325_VERTICAL_GRAM_ADDR_SET, us_y);
  4004ec:	4621      	mov	r1, r4
  4004ee:	2021      	movs	r0, #33	; 0x21
  4004f0:	47a8      	blx	r5
  4004f2:	bd38      	pop	{r3, r4, r5, pc}
  4004f4:	20000c88 	.word	0x20000c88
  4004f8:	0040028d 	.word	0x0040028d

004004fc <ili93xx_init>:
 * \param p_opt pointer to ILI93xx option structure.
 *
 * \return 0 if initialization succeeds, otherwise fails.
 */
uint32_t ili93xx_init(struct ili93xx_opt_t *p_opt)
{
  4004fc:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  400500:	b083      	sub	sp, #12
  400502:	4606      	mov	r6, r0
	uint8_t paratable[6];

	/** Identify the LCD driver device*/
	if (ili93xx_device_type_identify() != 0) {
  400504:	4bac      	ldr	r3, [pc, #688]	; (4007b8 <ili93xx_init+0x2bc>)
  400506:	4798      	blx	r3
  400508:	2800      	cmp	r0, #0
  40050a:	f040 814f 	bne.w	4007ac <ili93xx_init+0x2b0>
		return 1;
	}

	g_ul_lcd_x_length = ILI93XX_LCD_WIDTH;
  40050e:	22f0      	movs	r2, #240	; 0xf0
  400510:	4baa      	ldr	r3, [pc, #680]	; (4007bc <ili93xx_init+0x2c0>)
  400512:	601a      	str	r2, [r3, #0]
	g_ul_lcd_y_length = ILI93XX_LCD_HEIGHT;
  400514:	f44f 72a0 	mov.w	r2, #320	; 0x140
  400518:	4ba9      	ldr	r3, [pc, #676]	; (4007c0 <ili93xx_init+0x2c4>)
  40051a:	601a      	str	r2, [r3, #0]

	if (g_uc_device_type == DEVICE_TYPE_ILI9325) {
  40051c:	4ba9      	ldr	r3, [pc, #676]	; (4007c4 <ili93xx_init+0x2c8>)
  40051e:	781b      	ldrb	r3, [r3, #0]
  400520:	2b01      	cmp	r3, #1
  400522:	f040 80b1 	bne.w	400688 <ili93xx_init+0x18c>
		/** Turn off LCD */
		ili93xx_write_register_word(ILI9325_DISP_CTRL1, ILI9325_DISP_CTRL1_GON |
  400526:	2133      	movs	r1, #51	; 0x33
  400528:	2007      	movs	r0, #7
  40052a:	4ca7      	ldr	r4, [pc, #668]	; (4007c8 <ili93xx_init+0x2cc>)
  40052c:	47a0      	blx	r4
				ILI9325_DISP_CTRL1_DTE | ILI9325_DISP_CTRL1_D(0x03));

		/** Start initial sequence */
		/** Disable sleep and standby mode*/
		ili93xx_write_register_word(ILI9325_POWER_CTRL1, 0x0000);
  40052e:	2100      	movs	r1, #0
  400530:	2010      	movs	r0, #16
  400532:	47a0      	blx	r4
		/** Start internal OSC */
		ili93xx_write_register_word(ILI9325_START_OSC_CTRL,
  400534:	2101      	movs	r1, #1
  400536:	2000      	movs	r0, #0
  400538:	47a0      	blx	r4
				ILI9325_START_OSC_CTRL_EN);
		/** Set SS bit and direction output from S720 to S1 */
		ili93xx_write_register_word(ILI9325_DRIVER_OUTPUT_CTRL1,
  40053a:	f44f 7180 	mov.w	r1, #256	; 0x100
  40053e:	2001      	movs	r0, #1
  400540:	47a0      	blx	r4
				ILI9325_DRIVER_OUTPUT_CTRL1_SS);
		/** Set 1 line inversion */
		ili93xx_write_register_word(ILI9325_LCD_DRIVING_CTRL,
  400542:	f44f 61e0 	mov.w	r1, #1792	; 0x700
  400546:	2002      	movs	r0, #2
  400548:	47a0      	blx	r4
				ILI9325_LCD_DRIVING_CTRL_BIT10 | ILI9325_LCD_DRIVING_CTRL_EOR
				| ILI9325_LCD_DRIVING_CTRL_BC0);
		/** Disable resizing feature */
		ili93xx_write_register_word(ILI9325_RESIZE_CTRL, 0x0000);
  40054a:	2100      	movs	r1, #0
  40054c:	2004      	movs	r0, #4
  40054e:	47a0      	blx	r4
		/** Set the back porch and front porch */
		ili93xx_write_register_word(ILI9325_DISP_CTRL2,
  400550:	f240 2107 	movw	r1, #519	; 0x207
  400554:	2008      	movs	r0, #8
  400556:	47a0      	blx	r4
				ILI9325_DISP_CTRL2_BP(
				0x07) | ILI9325_DISP_CTRL2_FP(0x02));
		/** Set non-display area refresh cycle ISC[3:0] */
		ili93xx_write_register_word(ILI9325_DISP_CTRL3, 0x0000);
  400558:	2100      	movs	r1, #0
  40055a:	2009      	movs	r0, #9
  40055c:	47a0      	blx	r4
		/** Disable FMARK function */
		ili93xx_write_register_word(ILI9325_DISP_CTRL4, 0x0000);
  40055e:	2100      	movs	r1, #0
  400560:	200a      	movs	r0, #10
  400562:	47a0      	blx	r4
		/** 18-bit RGB interface and writing display data by system
		 *interface */
		ili93xx_write_register_word(ILI9325_RGB_DISP_INTERFACE_CTRL1,
  400564:	2100      	movs	r1, #0
  400566:	200c      	movs	r0, #12
  400568:	47a0      	blx	r4
				0x0000);
		/** Set the output position of frame cycle */
		ili93xx_write_register_word(ILI9325_FRAME_MAKER_POS, 0x0000);
  40056a:	2100      	movs	r1, #0
  40056c:	200d      	movs	r0, #13
  40056e:	47a0      	blx	r4
		/** RGB interface polarity */
		ili93xx_write_register_word(ILI9325_RGB_DISP_INTERFACE_CTRL2,
  400570:	2100      	movs	r1, #0
  400572:	200f      	movs	r0, #15
  400574:	47a0      	blx	r4
				0x0000);

		/** Power on sequence */
		/** Disable sleep and standby mode */
		ili93xx_write_register_word(ILI9325_POWER_CTRL1, 0x0000);
  400576:	2100      	movs	r1, #0
  400578:	2010      	movs	r0, #16
  40057a:	47a0      	blx	r4

		/**
		 * Selects the operating frequency of the step-up circuit 1,2
		 * and Sets the ratio factor of Vci.
		 */
		ili93xx_write_register_word(ILI9325_POWER_CTRL2, 0x0000);
  40057c:	2100      	movs	r1, #0
  40057e:	2011      	movs	r0, #17
  400580:	47a0      	blx	r4
		/** Set VREG1OUT voltage */
		ili93xx_write_register_word(ILI9325_POWER_CTRL3, 0x0000);
  400582:	2100      	movs	r1, #0
  400584:	2012      	movs	r0, #18
  400586:	47a0      	blx	r4
		/** Set VCOM amplitude */
		ili93xx_write_register_word(ILI9325_POWER_CTRL4, 0x0000);
  400588:	2100      	movs	r1, #0
  40058a:	2013      	movs	r0, #19
  40058c:	47a0      	blx	r4
		ili93xx_delay(200);
  40058e:	20c8      	movs	r0, #200	; 0xc8
  400590:	4d8e      	ldr	r5, [pc, #568]	; (4007cc <ili93xx_init+0x2d0>)
  400592:	47a8      	blx	r5

		/**
		 * Adjusts the constant current and Sets the factor used
		 * in the step-up circuits.
		 */
		ili93xx_write_register_word(ILI9325_POWER_CTRL1,
  400594:	f241 2190 	movw	r1, #4752	; 0x1290
  400598:	2010      	movs	r0, #16
  40059a:	47a0      	blx	r4

		/**
		 * Select the operating frequency of the step-up circuit 1,2 and
		 * Sets the ratio factor of Vci
		 */
		ili93xx_write_register_word(ILI9325_POWER_CTRL2,
  40059c:	f240 2127 	movw	r1, #551	; 0x227
  4005a0:	2011      	movs	r0, #17
  4005a2:	47a0      	blx	r4
				ILI9325_POWER_CTRL2_DC1(0x02) |
				ILI9325_POWER_CTRL2_DC0(0x02) | ILI9325_POWER_CTRL2_VC(0x07));
		ili93xx_delay(50);
  4005a4:	2032      	movs	r0, #50	; 0x32
  4005a6:	47a8      	blx	r5
		/** Internal reference voltage= Vci */
		ili93xx_write_register_word(ILI9325_POWER_CTRL3,
  4005a8:	211b      	movs	r1, #27
  4005aa:	2012      	movs	r0, #18
  4005ac:	47a0      	blx	r4
				ILI9325_POWER_CTRL3_PON | ILI9325_POWER_CTRL3_VRH(0x0B));
		ili93xx_delay(50);
  4005ae:	2032      	movs	r0, #50	; 0x32
  4005b0:	47a8      	blx	r5
		/** Set VDV[4:0] for VCOM amplitude */
		ili93xx_write_register_word(ILI9325_POWER_CTRL4,
  4005b2:	f44f 5188 	mov.w	r1, #4352	; 0x1100
  4005b6:	2013      	movs	r0, #19
  4005b8:	47a0      	blx	r4
				ILI9325_POWER_CTRL4_VDV(0x11));
		/** Set VCM[5:0] for VCOMH */
		ili93xx_write_register_word(ILI9325_POWER_CTRL7,
  4005ba:	2119      	movs	r1, #25
  4005bc:	2029      	movs	r0, #41	; 0x29
  4005be:	47a0      	blx	r4
				ILI9325_POWER_CTRL7_VCM(0x19));
		/** Set Frame Rate */
		ili93xx_write_register_word(ILI9325_FRAME_RATE_AND_COLOR_CTRL,
  4005c0:	210d      	movs	r1, #13
  4005c2:	202b      	movs	r0, #43	; 0x2b
  4005c4:	47a0      	blx	r4
				ILI9325_FRAME_RATE_AND_COLOR_CTRL_FRS(0x0D));
		ili93xx_delay(50);
  4005c6:	2032      	movs	r0, #50	; 0x32
  4005c8:	47a8      	blx	r5

		/** Adjust the Gamma Curve */
		ili93xx_write_register_word(ILI9325_GAMMA_CTL1, 0x0000);
  4005ca:	2100      	movs	r1, #0
  4005cc:	2030      	movs	r0, #48	; 0x30
  4005ce:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_GAMMA_CTL2,
  4005d0:	f44f 7101 	mov.w	r1, #516	; 0x204
  4005d4:	2031      	movs	r0, #49	; 0x31
  4005d6:	47a0      	blx	r4
				ILI9325_GAMMA_CTL2_KP3(0x02) |
				ILI9325_GAMMA_CTL2_KP2(0x04));
		ili93xx_write_register_word(ILI9325_GAMMA_CTL3,
  4005d8:	f44f 7100 	mov.w	r1, #512	; 0x200
  4005dc:	2032      	movs	r0, #50	; 0x32
  4005de:	47a0      	blx	r4
				ILI9325_GAMMA_CTL3_KP5(0x02) |
				ILI9325_GAMMA_CTL3_KP4(0x00));
		ili93xx_write_register_word(ILI9325_GAMMA_CTL4,
  4005e0:	2107      	movs	r1, #7
  4005e2:	2035      	movs	r0, #53	; 0x35
  4005e4:	47a0      	blx	r4
				ILI9325_GAMMA_CTL4_RP1(0x00) |
				ILI9325_GAMMA_CTL4_RP0(0x07));
		ili93xx_write_register_word(ILI9325_GAMMA_CTL5,
  4005e6:	f241 4104 	movw	r1, #5124	; 0x1404
  4005ea:	2036      	movs	r0, #54	; 0x36
  4005ec:	47a0      	blx	r4
				ILI9325_GAMMA_CTL5_VRP1(0x14) |
				ILI9325_GAMMA_CTL5_VRP0(0x04));
		ili93xx_write_register_word(ILI9325_GAMMA_CTL6,
  4005ee:	f240 7105 	movw	r1, #1797	; 0x705
  4005f2:	2037      	movs	r0, #55	; 0x37
  4005f4:	47a0      	blx	r4
				ILI9325_GAMMA_CTL6_KN1(0x07) |
				ILI9325_GAMMA_CTL6_KN0(0x05));
		ili93xx_write_register_word(ILI9325_GAMMA_CTL7,
  4005f6:	f240 3105 	movw	r1, #773	; 0x305
  4005fa:	2038      	movs	r0, #56	; 0x38
  4005fc:	47a0      	blx	r4
				ILI9325_GAMMA_CTL7_KN3(0x03) |
				ILI9325_GAMMA_CTL7_KN2(0x05));
		ili93xx_write_register_word(ILI9325_GAMMA_CTL8,
  4005fe:	f240 7107 	movw	r1, #1799	; 0x707
  400602:	2039      	movs	r0, #57	; 0x39
  400604:	47a0      	blx	r4
				ILI9325_GAMMA_CTL8_KN5(0x07) |
				ILI9325_GAMMA_CTL8_KN4(0x07));
		ili93xx_write_register_word(ILI9325_GAMMA_CTL9,
  400606:	f240 7101 	movw	r1, #1793	; 0x701
  40060a:	203c      	movs	r0, #60	; 0x3c
  40060c:	47a0      	blx	r4
				ILI9325_GAMMA_CTL9_RN1(0x07) |
				ILI9325_GAMMA_CTL9_RN0(0x01));
		ili93xx_write_register_word(ILI9325_GAMMA_CTL10,
  40060e:	210e      	movs	r1, #14
  400610:	203d      	movs	r0, #61	; 0x3d
  400612:	47a0      	blx	r4
		 * DFM Set the mode of transferring data to the internal RAM
		 * when TRI = 1.
		 * I/D[1:0] = 11 Horizontal : increment Vertical : increment,
		 * AM=0:Horizontal
		 */
		ili93xx_write_register_word(ILI9325_ENTRY_MODE,
  400614:	f24d 0110 	movw	r1, #53264	; 0xd010
  400618:	2003      	movs	r0, #3
  40061a:	47a0      	blx	r4
				ILI9325_ENTRY_MODE_ID(0x01) | ILI9325_ENTRY_MODE_BGR);
		/**
		 * Sets the number of lines to drive the LCD at an interval of 8
		 * lines. The scan direction is from G320 to G1
		 */
		ili93xx_write_register_word(ILI9325_DRIVER_OUTPUT_CTRL2,
  40061c:	f44f 4127 	mov.w	r1, #42752	; 0xa700
  400620:	2060      	movs	r0, #96	; 0x60
  400622:	47a0      	blx	r4
				ILI9325_DRIVER_OUTPUT_CTRL2_GS |
				ILI9325_DRIVER_OUTPUT_CTRL2_NL(0x27));

		/** Vertical Scrolling */
		/** Disable scrolling and enable the grayscale inversion */
		ili93xx_write_register_word(ILI9325_BASE_IMG_DISP_CTRL,
  400624:	2101      	movs	r1, #1
  400626:	2061      	movs	r0, #97	; 0x61
  400628:	47a0      	blx	r4
				ILI9325_BASE_IMG_DISP_CTRL_REV);
		ili93xx_write_register_word(ILI9325_VERTICAL_SCROLL_CTRL,
  40062a:	2100      	movs	r1, #0
  40062c:	206a      	movs	r0, #106	; 0x6a
  40062e:	47a0      	blx	r4
				0x0000);

		/** Disable Partial Display */
		ili93xx_write_register_word(ILI9325_PARTIAL_IMG1_DISP_POS,
  400630:	2100      	movs	r1, #0
  400632:	2080      	movs	r0, #128	; 0x80
  400634:	47a0      	blx	r4
				0x0000);
		ili93xx_write_register_word(
  400636:	2100      	movs	r1, #0
  400638:	2081      	movs	r0, #129	; 0x81
  40063a:	47a0      	blx	r4
				ILI9325_PARTIAL_IMG1_AREA_START_LINE,
				0x0000);
		ili93xx_write_register_word(ILI9325_PARTIAL_IMG1_AREA_END_LINE,
  40063c:	2100      	movs	r1, #0
  40063e:	2082      	movs	r0, #130	; 0x82
  400640:	47a0      	blx	r4
				0x0000);
		ili93xx_write_register_word(ILI9325_PARTIAL_IMG2_DISP_POS,
  400642:	2100      	movs	r1, #0
  400644:	2083      	movs	r0, #131	; 0x83
  400646:	47a0      	blx	r4
				0x0000);
		ili93xx_write_register_word(
  400648:	2100      	movs	r1, #0
  40064a:	2084      	movs	r0, #132	; 0x84
  40064c:	47a0      	blx	r4
				ILI9325_PARTIAL_IMG2_AREA_START_LINE,
				0x0000);
		ili93xx_write_register_word(ILI9325_PARTIAL_IMG2_AREA_END_LINE,
  40064e:	2100      	movs	r1, #0
  400650:	2085      	movs	r0, #133	; 0x85
  400652:	47a0      	blx	r4
				0x0000);

		/** Panel Control */
		ili93xx_write_register_word(ILI9325_PANEL_INTERFACE_CTRL1,
  400654:	2110      	movs	r1, #16
  400656:	2090      	movs	r0, #144	; 0x90
  400658:	47a0      	blx	r4
				ILI9325_PANEL_INTERFACE_CTRL1_RTNI(0x10));
		ili93xx_write_register_word(ILI9325_PANEL_INTERFACE_CTRL2,
  40065a:	f44f 61c0 	mov.w	r1, #1536	; 0x600
  40065e:	2092      	movs	r0, #146	; 0x92
  400660:	47a0      	blx	r4
				ILI9325_PANEL_INTERFACE_CTRL2_NOWI(0x06));
		ili93xx_write_register_word(ILI9325_PANEL_INTERFACE_CTRL4,
  400662:	f44f 7188 	mov.w	r1, #272	; 0x110
  400666:	2095      	movs	r0, #149	; 0x95
  400668:	47a0      	blx	r4
				ILI9325_PANEL_INTERFACE_CTRL4_DIVE(0x01) |
				ILI9325_PANEL_INTERFACE_CTRL4_RTNE(0x10));

		ili93xx_set_window(0, 0, p_opt->ul_width, p_opt->ul_height);
  40066a:	6873      	ldr	r3, [r6, #4]
  40066c:	6832      	ldr	r2, [r6, #0]
  40066e:	2100      	movs	r1, #0
  400670:	4608      	mov	r0, r1
  400672:	4c57      	ldr	r4, [pc, #348]	; (4007d0 <ili93xx_init+0x2d4>)
  400674:	47a0      	blx	r4
		ili93xx_set_foreground_color(p_opt->foreground_color);
  400676:	68b0      	ldr	r0, [r6, #8]
  400678:	4b56      	ldr	r3, [pc, #344]	; (4007d4 <ili93xx_init+0x2d8>)
  40067a:	4798      	blx	r3
		ili93xx_set_cursor_position(0, 0);
  40067c:	2100      	movs	r1, #0
  40067e:	4608      	mov	r0, r1
  400680:	4b55      	ldr	r3, [pc, #340]	; (4007d8 <ili93xx_init+0x2dc>)
  400682:	4798      	blx	r3
	} else {
		/** exit with return value 1 if device type is not supported.*/
		return 1;
	}

	return 0;
  400684:	2000      	movs	r0, #0
  400686:	e094      	b.n	4007b2 <ili93xx_init+0x2b6>
				ILI9325_PANEL_INTERFACE_CTRL4_RTNE(0x10));

		ili93xx_set_window(0, 0, p_opt->ul_width, p_opt->ul_height);
		ili93xx_set_foreground_color(p_opt->foreground_color);
		ili93xx_set_cursor_position(0, 0);
	} else if (g_uc_device_type == DEVICE_TYPE_ILI9341) {
  400688:	2b02      	cmp	r3, #2
  40068a:	f040 8091 	bne.w	4007b0 <ili93xx_init+0x2b4>
		/** init for ILI9341 **/
		/** power control A configuration*/
		paratable[0] = 0x39;
  40068e:	2339      	movs	r3, #57	; 0x39
  400690:	f88d 3000 	strb.w	r3, [sp]
		paratable[1] = 0x2C;
  400694:	232c      	movs	r3, #44	; 0x2c
  400696:	f88d 3001 	strb.w	r3, [sp, #1]
		paratable[2] = 0x00;
  40069a:	2400      	movs	r4, #0
  40069c:	f88d 4002 	strb.w	r4, [sp, #2]
		paratable[3] = 0x34;
  4006a0:	2334      	movs	r3, #52	; 0x34
  4006a2:	f88d 3003 	strb.w	r3, [sp, #3]
		paratable[4] = 0x02;
  4006a6:	2702      	movs	r7, #2
  4006a8:	f88d 7004 	strb.w	r7, [sp, #4]
		ili93xx_write_register(ILI9341_CMD_POWER_CONTROL_A, paratable, 5);
  4006ac:	2205      	movs	r2, #5
  4006ae:	4669      	mov	r1, sp
  4006b0:	20cb      	movs	r0, #203	; 0xcb
  4006b2:	4d4a      	ldr	r5, [pc, #296]	; (4007dc <ili93xx_init+0x2e0>)
  4006b4:	47a8      	blx	r5

		/** power control B configuration */
		paratable[0] = 0;
  4006b6:	f88d 4000 	strb.w	r4, [sp]
		paratable[1] = 0xAA;
  4006ba:	23aa      	movs	r3, #170	; 0xaa
  4006bc:	f88d 3001 	strb.w	r3, [sp, #1]
		paratable[2] = 0xB0;
  4006c0:	23b0      	movs	r3, #176	; 0xb0
  4006c2:	f88d 3002 	strb.w	r3, [sp, #2]
		ili93xx_write_register(ILI9341_CMD_POWER_CONTROL_B, paratable, 3);
  4006c6:	2203      	movs	r2, #3
  4006c8:	4669      	mov	r1, sp
  4006ca:	20cf      	movs	r0, #207	; 0xcf
  4006cc:	47a8      	blx	r5

		/** Pump Ratio Control configuration */
		paratable[0] = 0x30;
  4006ce:	2330      	movs	r3, #48	; 0x30
  4006d0:	f88d 3000 	strb.w	r3, [sp]
		ili93xx_write_register(ILI9341_CMD_PUMP_RATIO_CONTROL,
  4006d4:	2201      	movs	r2, #1
  4006d6:	4669      	mov	r1, sp
  4006d8:	20f7      	movs	r0, #247	; 0xf7
  4006da:	47a8      	blx	r5
				paratable, 1);

		/** Power Control 1 configuration*/
		paratable[0] = 0x25;
  4006dc:	2325      	movs	r3, #37	; 0x25
  4006de:	f88d 3000 	strb.w	r3, [sp]
		ili93xx_write_register(ILI9341_CMD_POWER_CONTROL_1, paratable, 1);
  4006e2:	2201      	movs	r2, #1
  4006e4:	4669      	mov	r1, sp
  4006e6:	20c0      	movs	r0, #192	; 0xc0
  4006e8:	47a8      	blx	r5

		/** Power Control 2 configuration*/
		paratable[0] = 0x11;
  4006ea:	f04f 0911 	mov.w	r9, #17
  4006ee:	f88d 9000 	strb.w	r9, [sp]
		ili93xx_write_register(ILI9341_CMD_POWER_CONTROL_2, paratable, 1);
  4006f2:	2201      	movs	r2, #1
  4006f4:	4669      	mov	r1, sp
  4006f6:	20c1      	movs	r0, #193	; 0xc1
  4006f8:	47a8      	blx	r5

		/** VOM Control 1 configuration*/
		paratable[0] = 0x5C;
  4006fa:	235c      	movs	r3, #92	; 0x5c
  4006fc:	f88d 3000 	strb.w	r3, [sp]
		paratable[1] = 0x4C;
  400700:	234c      	movs	r3, #76	; 0x4c
  400702:	f88d 3001 	strb.w	r3, [sp, #1]
		ili93xx_write_register(ILI9341_CMD_VCOM_CONTROL_1, paratable, 2);
  400706:	463a      	mov	r2, r7
  400708:	4669      	mov	r1, sp
  40070a:	20c5      	movs	r0, #197	; 0xc5
  40070c:	47a8      	blx	r5

		/** VOM control 2 configuration*/
		paratable[0] = 0x94;
  40070e:	2394      	movs	r3, #148	; 0x94
  400710:	f88d 3000 	strb.w	r3, [sp]
		ili93xx_write_register(ILI9341_CMD_VCOM_CONTROL_2, paratable, 1);
  400714:	2201      	movs	r2, #1
  400716:	4669      	mov	r1, sp
  400718:	20c7      	movs	r0, #199	; 0xc7
  40071a:	47a8      	blx	r5

		/** Driver Timing Control A configuration*/
		paratable[0] = 0x85;
  40071c:	2385      	movs	r3, #133	; 0x85
  40071e:	f88d 3000 	strb.w	r3, [sp]
		paratable[1] = 0x01;
  400722:	f04f 0801 	mov.w	r8, #1
  400726:	f88d 8001 	strb.w	r8, [sp, #1]
		paratable[2] = 0x78;
  40072a:	2378      	movs	r3, #120	; 0x78
  40072c:	f88d 3002 	strb.w	r3, [sp, #2]
		ili93xx_write_register(ILI9341_CMD_DRIVER_TIMING_CTL_A, paratable, 3);
  400730:	2203      	movs	r2, #3
  400732:	4669      	mov	r1, sp
  400734:	20e8      	movs	r0, #232	; 0xe8
  400736:	47a8      	blx	r5

		/** Driver Timing Control B configuration*/
		paratable[0] = 0x00;
  400738:	f88d 4000 	strb.w	r4, [sp]
		paratable[1] = 0x00;
  40073c:	f88d 4001 	strb.w	r4, [sp, #1]
		ili93xx_write_register(ILI9341_CMD_DRIVER_TIMING_CTL_B, paratable, 2);
  400740:	463a      	mov	r2, r7
  400742:	4669      	mov	r1, sp
  400744:	20ea      	movs	r0, #234	; 0xea
  400746:	47a8      	blx	r5

		/** Memory Access Control configuration*/
		paratable[0] = ILI9341_CMD_MEMORY_ACCESS_CONTROL_MX |
  400748:	2348      	movs	r3, #72	; 0x48
  40074a:	f88d 3000 	strb.w	r3, [sp]
				ILI9341_CMD_MEMORY_ACCESS_CONTROL_BGR;
		ili93xx_write_register(ILI9341_CMD_MEMORY_ACCESS_CONTROL,
  40074e:	4642      	mov	r2, r8
  400750:	4669      	mov	r1, sp
  400752:	2036      	movs	r0, #54	; 0x36
  400754:	47a8      	blx	r5
				paratable, 1);

		/** Colmod Pixel Format Set configuation*/
		paratable[0] = 0x06;
  400756:	2306      	movs	r3, #6
  400758:	f88d 3000 	strb.w	r3, [sp]
		ili93xx_write_register(ILI9341_CMD_PIXEL_FORMAT_SET, paratable, 1);
  40075c:	4642      	mov	r2, r8
  40075e:	4669      	mov	r1, sp
  400760:	203a      	movs	r0, #58	; 0x3a
  400762:	47a8      	blx	r5

		/** Display Function Control */
		paratable[0] = 0x02;
  400764:	f88d 7000 	strb.w	r7, [sp]
		paratable[1] = 0x82;
  400768:	2382      	movs	r3, #130	; 0x82
  40076a:	f88d 3001 	strb.w	r3, [sp, #1]
		paratable[2] = 0x27;
  40076e:	2327      	movs	r3, #39	; 0x27
  400770:	f88d 3002 	strb.w	r3, [sp, #2]
		paratable[3] = 0x00;
  400774:	f88d 4003 	strb.w	r4, [sp, #3]
		ili93xx_write_register(ILI9341_CMD_DISPLAY_FUNCTION_CTL, paratable, 4);
  400778:	2204      	movs	r2, #4
  40077a:	4669      	mov	r1, sp
  40077c:	20b6      	movs	r0, #182	; 0xb6
  40077e:	47a8      	blx	r5
		
		/** set window area*/
		ili93xx_set_window(0, 0, p_opt->ul_width, p_opt->ul_height);
  400780:	6873      	ldr	r3, [r6, #4]
  400782:	6832      	ldr	r2, [r6, #0]
  400784:	4621      	mov	r1, r4
  400786:	4620      	mov	r0, r4
  400788:	4f11      	ldr	r7, [pc, #68]	; (4007d0 <ili93xx_init+0x2d4>)
  40078a:	47b8      	blx	r7
		ili93xx_set_foreground_color(p_opt->foreground_color);
  40078c:	68b0      	ldr	r0, [r6, #8]
  40078e:	4b11      	ldr	r3, [pc, #68]	; (4007d4 <ili93xx_init+0x2d8>)
  400790:	4798      	blx	r3
		/** Leave sleep mode*/
		ili93xx_write_register(ILI9341_CMD_SLEEP_OUT, paratable, 0);
  400792:	4622      	mov	r2, r4
  400794:	4669      	mov	r1, sp
  400796:	4648      	mov	r0, r9
  400798:	47a8      	blx	r5
		ili93xx_delay(10);
  40079a:	200a      	movs	r0, #10
  40079c:	4b0b      	ldr	r3, [pc, #44]	; (4007cc <ili93xx_init+0x2d0>)
  40079e:	4798      	blx	r3
		/** Display on*/
		ili93xx_write_register(ILI9341_CMD_DISPLAY_ON, paratable, 0);
  4007a0:	4622      	mov	r2, r4
  4007a2:	4669      	mov	r1, sp
  4007a4:	2029      	movs	r0, #41	; 0x29
  4007a6:	47a8      	blx	r5
	} else {
		/** exit with return value 1 if device type is not supported.*/
		return 1;
	}

	return 0;
  4007a8:	4620      	mov	r0, r4
  4007aa:	e002      	b.n	4007b2 <ili93xx_init+0x2b6>
{
	uint8_t paratable[6];

	/** Identify the LCD driver device*/
	if (ili93xx_device_type_identify() != 0) {
		return 1;
  4007ac:	2001      	movs	r0, #1
  4007ae:	e000      	b.n	4007b2 <ili93xx_init+0x2b6>
		ili93xx_delay(10);
		/** Display on*/
		ili93xx_write_register(ILI9341_CMD_DISPLAY_ON, paratable, 0);
	} else {
		/** exit with return value 1 if device type is not supported.*/
		return 1;
  4007b0:	2001      	movs	r0, #1
	}

	return 0;
}
  4007b2:	b003      	add	sp, #12
  4007b4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  4007b8:	00400369 	.word	0x00400369
  4007bc:	20000000 	.word	0x20000000
  4007c0:	20000004 	.word	0x20000004
  4007c4:	20000c88 	.word	0x20000c88
  4007c8:	0040028d 	.word	0x0040028d
  4007cc:	004002d1 	.word	0x004002d1
  4007d0:	00400431 	.word	0x00400431
  4007d4:	00400419 	.word	0x00400419
  4007d8:	004004d9 	.word	0x004004d9
  4007dc:	004002a5 	.word	0x004002a5

004007e0 <ili93xx_draw_pixel>:
 * \param ul_y Y coordinate of pixel.
 *
 * \return 0 if succeeds, otherwise fails.
 */
uint32_t ili93xx_draw_pixel(uint32_t ul_x, uint32_t ul_y)
{
  4007e0:	b510      	push	{r4, lr}
	if ((ul_x >= g_ul_lcd_x_length) || (ul_y >= g_ul_lcd_y_length)) {
  4007e2:	4b16      	ldr	r3, [pc, #88]	; (40083c <ili93xx_draw_pixel+0x5c>)
  4007e4:	681b      	ldr	r3, [r3, #0]
  4007e6:	4283      	cmp	r3, r0
  4007e8:	d921      	bls.n	40082e <ili93xx_draw_pixel+0x4e>
  4007ea:	4b15      	ldr	r3, [pc, #84]	; (400840 <ili93xx_draw_pixel+0x60>)
  4007ec:	681b      	ldr	r3, [r3, #0]
  4007ee:	428b      	cmp	r3, r1
  4007f0:	d91f      	bls.n	400832 <ili93xx_draw_pixel+0x52>
		return 1;
	}

	if (g_uc_device_type == DEVICE_TYPE_ILI9325) {
  4007f2:	4b14      	ldr	r3, [pc, #80]	; (400844 <ili93xx_draw_pixel+0x64>)
  4007f4:	781b      	ldrb	r3, [r3, #0]
  4007f6:	2b01      	cmp	r3, #1
  4007f8:	d10b      	bne.n	400812 <ili93xx_draw_pixel+0x32>
		/** Set cursor */
		ili93xx_set_cursor_position(ul_x, ul_y);
  4007fa:	b289      	uxth	r1, r1
  4007fc:	b280      	uxth	r0, r0
  4007fe:	4b12      	ldr	r3, [pc, #72]	; (400848 <ili93xx_draw_pixel+0x68>)
  400800:	4798      	blx	r3
		/** Prepare to write in GRAM */
		ili93xx_write_ram_prepare();
  400802:	4b12      	ldr	r3, [pc, #72]	; (40084c <ili93xx_draw_pixel+0x6c>)
  400804:	4798      	blx	r3
		ili93xx_write_ram(*g_ul_pixel_cache);
  400806:	4b12      	ldr	r3, [pc, #72]	; (400850 <ili93xx_draw_pixel+0x70>)
  400808:	6818      	ldr	r0, [r3, #0]
  40080a:	4b12      	ldr	r3, [pc, #72]	; (400854 <ili93xx_draw_pixel+0x74>)
  40080c:	4798      	blx	r3
		/** Prepare to write in GRAM */
		ili93xx_write_ram_prepare();
		ili93xx_write_ram(*g_ul_pixel_cache);
	}

	return 0;
  40080e:	2000      	movs	r0, #0
  400810:	bd10      	pop	{r4, pc}
		/** Set cursor */
		ili93xx_set_cursor_position(ul_x, ul_y);
		/** Prepare to write in GRAM */
		ili93xx_write_ram_prepare();
		ili93xx_write_ram(*g_ul_pixel_cache);
	} else if (g_uc_device_type == DEVICE_TYPE_ILI9341) {
  400812:	2b02      	cmp	r3, #2
  400814:	d10f      	bne.n	400836 <ili93xx_draw_pixel+0x56>
		ili93xx_set_window(ul_x, ul_y, 0, 0);
  400816:	2300      	movs	r3, #0
  400818:	461a      	mov	r2, r3
  40081a:	4c0f      	ldr	r4, [pc, #60]	; (400858 <ili93xx_draw_pixel+0x78>)
  40081c:	47a0      	blx	r4
		/** Prepare to write in GRAM */
		ili93xx_write_ram_prepare();
  40081e:	4b0b      	ldr	r3, [pc, #44]	; (40084c <ili93xx_draw_pixel+0x6c>)
  400820:	4798      	blx	r3
		ili93xx_write_ram(*g_ul_pixel_cache);
  400822:	4b0b      	ldr	r3, [pc, #44]	; (400850 <ili93xx_draw_pixel+0x70>)
  400824:	6818      	ldr	r0, [r3, #0]
  400826:	4b0b      	ldr	r3, [pc, #44]	; (400854 <ili93xx_draw_pixel+0x74>)
  400828:	4798      	blx	r3
	}

	return 0;
  40082a:	2000      	movs	r0, #0
  40082c:	bd10      	pop	{r4, pc}
 * \return 0 if succeeds, otherwise fails.
 */
uint32_t ili93xx_draw_pixel(uint32_t ul_x, uint32_t ul_y)
{
	if ((ul_x >= g_ul_lcd_x_length) || (ul_y >= g_ul_lcd_y_length)) {
		return 1;
  40082e:	2001      	movs	r0, #1
  400830:	bd10      	pop	{r4, pc}
  400832:	2001      	movs	r0, #1
  400834:	bd10      	pop	{r4, pc}
		/** Prepare to write in GRAM */
		ili93xx_write_ram_prepare();
		ili93xx_write_ram(*g_ul_pixel_cache);
	}

	return 0;
  400836:	2000      	movs	r0, #0
}
  400838:	bd10      	pop	{r4, pc}
  40083a:	bf00      	nop
  40083c:	20000000 	.word	0x20000000
  400840:	20000004 	.word	0x20000004
  400844:	20000c88 	.word	0x20000c88
  400848:	004004d9 	.word	0x004004d9
  40084c:	004001e5 	.word	0x004001e5
  400850:	200008c8 	.word	0x200008c8
  400854:	00400215 	.word	0x00400215
  400858:	00400431 	.word	0x00400431

0040085c <ili93xx_draw_filled_rectangle>:
 * \param ul_x2 X coordinate of lower-right corner on LCD.
 * \param ul_y2 Y coordinate of lower-right corner on LCD.
 */
void ili93xx_draw_filled_rectangle(uint32_t ul_x1, uint32_t ul_y1,
		uint32_t ul_x2, uint32_t ul_y2)
{
  40085c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  400860:	b084      	sub	sp, #16
  400862:	9003      	str	r0, [sp, #12]
  400864:	9102      	str	r1, [sp, #8]
  400866:	9201      	str	r2, [sp, #4]
  400868:	aa04      	add	r2, sp, #16
  40086a:	f842 3d10 	str.w	r3, [r2, #-16]!
	uint32_t size, blocks;

	/** Swap coordinates if necessary */
	ili93xx_check_box_coordinates(&ul_x1, &ul_y1, &ul_x2, &ul_y2);
  40086e:	4613      	mov	r3, r2
  400870:	aa01      	add	r2, sp, #4
  400872:	a902      	add	r1, sp, #8
  400874:	a803      	add	r0, sp, #12
  400876:	4c21      	ldr	r4, [pc, #132]	; (4008fc <ili93xx_draw_filled_rectangle+0xa0>)
  400878:	47a0      	blx	r4

	/** Determine the refresh window area */
	ili93xx_set_window(ul_x1, ul_y1, (ul_x2 - ul_x1) + 1,
  40087a:	9803      	ldr	r0, [sp, #12]
			(ul_y2 - ul_y1) + 1);
  40087c:	9902      	ldr	r1, [sp, #8]

	/** Swap coordinates if necessary */
	ili93xx_check_box_coordinates(&ul_x1, &ul_y1, &ul_x2, &ul_y2);

	/** Determine the refresh window area */
	ili93xx_set_window(ul_x1, ul_y1, (ul_x2 - ul_x1) + 1,
  40087e:	9b00      	ldr	r3, [sp, #0]
  400880:	3301      	adds	r3, #1
  400882:	9a01      	ldr	r2, [sp, #4]
  400884:	3201      	adds	r2, #1
  400886:	1a5b      	subs	r3, r3, r1
  400888:	1a12      	subs	r2, r2, r0
  40088a:	4c1d      	ldr	r4, [pc, #116]	; (400900 <ili93xx_draw_filled_rectangle+0xa4>)
  40088c:	47a0      	blx	r4
			(ul_y2 - ul_y1) + 1);

	/** Set cursor */
	ili93xx_set_cursor_position(ul_x1, ul_y1);
  40088e:	f8bd 1008 	ldrh.w	r1, [sp, #8]
  400892:	f8bd 000c 	ldrh.w	r0, [sp, #12]
  400896:	4b1b      	ldr	r3, [pc, #108]	; (400904 <ili93xx_draw_filled_rectangle+0xa8>)
  400898:	4798      	blx	r3

	/** Prepare to write in Graphic RAM */
	ili93xx_write_ram_prepare();
  40089a:	4b1b      	ldr	r3, [pc, #108]	; (400908 <ili93xx_draw_filled_rectangle+0xac>)
  40089c:	4798      	blx	r3

	size = (ul_x2 - ul_x1 + 1) * (ul_y2 - ul_y1 + 1);
  40089e:	9a03      	ldr	r2, [sp, #12]
  4008a0:	9b01      	ldr	r3, [sp, #4]
  4008a2:	1a9a      	subs	r2, r3, r2
  4008a4:	9b00      	ldr	r3, [sp, #0]
  4008a6:	f103 0801 	add.w	r8, r3, #1
  4008aa:	9b02      	ldr	r3, [sp, #8]
  4008ac:	ebc3 0808 	rsb	r8, r3, r8
  4008b0:	fb02 8808 	mla	r8, r2, r8, r8

	/** Send pixels blocks => one SPI IT / block */
	blocks = size / LCD_DATA_CACHE_SIZE;
  4008b4:	4c15      	ldr	r4, [pc, #84]	; (40090c <ili93xx_draw_filled_rectangle+0xb0>)
  4008b6:	fba4 3408 	umull	r3, r4, r4, r8
	while (blocks--) {
  4008ba:	09e4      	lsrs	r4, r4, #7
  4008bc:	d007      	beq.n	4008ce <ili93xx_draw_filled_rectangle+0x72>
		ili93xx_write_ram_buffer(g_ul_pixel_cache,
  4008be:	4f14      	ldr	r7, [pc, #80]	; (400910 <ili93xx_draw_filled_rectangle+0xb4>)
  4008c0:	26f0      	movs	r6, #240	; 0xf0
  4008c2:	4d14      	ldr	r5, [pc, #80]	; (400914 <ili93xx_draw_filled_rectangle+0xb8>)
  4008c4:	4631      	mov	r1, r6
  4008c6:	4638      	mov	r0, r7
  4008c8:	47a8      	blx	r5

	size = (ul_x2 - ul_x1 + 1) * (ul_y2 - ul_y1 + 1);

	/** Send pixels blocks => one SPI IT / block */
	blocks = size / LCD_DATA_CACHE_SIZE;
	while (blocks--) {
  4008ca:	3c01      	subs	r4, #1
  4008cc:	d1fa      	bne.n	4008c4 <ili93xx_draw_filled_rectangle+0x68>
		ili93xx_write_ram_buffer(g_ul_pixel_cache,
								LCD_DATA_CACHE_SIZE);
	}

	/** Send remaining pixels */
	ili93xx_write_ram_buffer(g_ul_pixel_cache,
  4008ce:	490f      	ldr	r1, [pc, #60]	; (40090c <ili93xx_draw_filled_rectangle+0xb0>)
  4008d0:	fba1 3108 	umull	r3, r1, r1, r8
  4008d4:	09c9      	lsrs	r1, r1, #7
  4008d6:	ebc1 1101 	rsb	r1, r1, r1, lsl #4
  4008da:	eba8 1101 	sub.w	r1, r8, r1, lsl #4
  4008de:	480c      	ldr	r0, [pc, #48]	; (400910 <ili93xx_draw_filled_rectangle+0xb4>)
  4008e0:	4b0c      	ldr	r3, [pc, #48]	; (400914 <ili93xx_draw_filled_rectangle+0xb8>)
  4008e2:	4798      	blx	r3
					size % LCD_DATA_CACHE_SIZE);

	/** Reset the refresh window area */
	ili93xx_set_window(0, 0, g_ul_lcd_x_length, g_ul_lcd_y_length);
  4008e4:	4b0c      	ldr	r3, [pc, #48]	; (400918 <ili93xx_draw_filled_rectangle+0xbc>)
  4008e6:	681b      	ldr	r3, [r3, #0]
  4008e8:	4a0c      	ldr	r2, [pc, #48]	; (40091c <ili93xx_draw_filled_rectangle+0xc0>)
  4008ea:	6812      	ldr	r2, [r2, #0]
  4008ec:	2100      	movs	r1, #0
  4008ee:	4608      	mov	r0, r1
  4008f0:	4c03      	ldr	r4, [pc, #12]	; (400900 <ili93xx_draw_filled_rectangle+0xa4>)
  4008f2:	47a0      	blx	r4
}
  4008f4:	b004      	add	sp, #16
  4008f6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4008fa:	bf00      	nop
  4008fc:	00400309 	.word	0x00400309
  400900:	00400431 	.word	0x00400431
  400904:	004004d9 	.word	0x004004d9
  400908:	004001e5 	.word	0x004001e5
  40090c:	88888889 	.word	0x88888889
  400910:	200008c8 	.word	0x200008c8
  400914:	0040022d 	.word	0x0040022d
  400918:	20000004 	.word	0x20000004
  40091c:	20000000 	.word	0x20000000

00400920 <ili93xx_draw_string>:
 * \param ul_x X coordinate of string top-left corner.
 * \param ul_y Y coordinate of string top-left corner.
 * \param p_str String to display.
 */
void ili93xx_draw_string(uint32_t ul_x, uint32_t ul_y, const uint8_t *p_str)
{
  400920:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  400924:	b085      	sub	sp, #20
  400926:	9003      	str	r0, [sp, #12]
  400928:	9202      	str	r2, [sp, #8]
	uint32_t xorg = ul_x;

	while (*p_str != 0) {
  40092a:	7813      	ldrb	r3, [r2, #0]
  40092c:	2b00      	cmp	r3, #0
  40092e:	d045      	beq.n	4009bc <ili93xx_draw_string+0x9c>
  400930:	468a      	mov	sl, r1
  400932:	9001      	str	r0, [sp, #4]
		 * Draw pixel on screen depending on the corresponding bit value
		 * from the charset
		 */
		for (row = 0; row < 8; row++) {
			if ((p_uc_charset10x14[offset0] >> (7 - row)) & 0x1) {
				ili93xx_draw_pixel(ul_x + col, ul_y + row);
  400934:	f8df 8090 	ldr.w	r8, [pc, #144]	; 4009c8 <ili93xx_draw_string+0xa8>
{
	uint32_t xorg = ul_x;

	while (*p_str != 0) {
		/** If newline, jump to the next line (font height + 2) */
		if (*p_str == '\n') {
  400938:	2b0a      	cmp	r3, #10
  40093a:	d104      	bne.n	400946 <ili93xx_draw_string+0x26>
			ul_y += gfont.height + 2;
  40093c:	f10a 0a10 	add.w	sl, sl, #16
			ul_x = xorg;
  400940:	9b03      	ldr	r3, [sp, #12]
  400942:	9301      	str	r3, [sp, #4]
  400944:	e034      	b.n	4009b0 <ili93xx_draw_string+0x90>
  400946:	eb03 0383 	add.w	r3, r3, r3, lsl #2
  40094a:	4e1e      	ldr	r6, [pc, #120]	; (4009c4 <ili93xx_draw_string+0xa4>)
  40094c:	eb06 0383 	add.w	r3, r6, r3, lsl #2
  400950:	f2a3 267f 	subw	r6, r3, #639	; 0x27f
  400954:	9f01      	ldr	r7, [sp, #4]
  400956:	463b      	mov	r3, r7
  400958:	330a      	adds	r3, #10
  40095a:	9300      	str	r3, [sp, #0]
		 * Draw pixel on screen depending on the corresponding bit value
		 * from the charset
		 */
		for (row = 0; row < 8; row++) {
			if ((p_uc_charset10x14[offset0] >> (7 - row)) & 0x1) {
				ili93xx_draw_pixel(ul_x + col, ul_y + row);
  40095c:	f10a 0907 	add.w	r9, sl, #7

	/**
	 * Compute offset according of the specified ASCII character
	 *  Note: the first 32 characters of the ASCII table are not handled
	 */
	offset = ((uint32_t)uc_c - 0x20) * 20;
  400960:	2407      	movs	r4, #7
  400962:	46b3      	mov	fp, r6
  400964:	465d      	mov	r5, fp
		/**
		 * Draw pixel on screen depending on the corresponding bit value
		 * from the charset
		 */
		for (row = 0; row < 8; row++) {
			if ((p_uc_charset10x14[offset0] >> (7 - row)) & 0x1) {
  400966:	f816 3c01 	ldrb.w	r3, [r6, #-1]
  40096a:	4123      	asrs	r3, r4
  40096c:	f013 0f01 	tst.w	r3, #1
  400970:	d003      	beq.n	40097a <ili93xx_draw_string+0x5a>
				ili93xx_draw_pixel(ul_x + col, ul_y + row);
  400972:	ebc4 0109 	rsb	r1, r4, r9
  400976:	4638      	mov	r0, r7
  400978:	47c0      	blx	r8
  40097a:	3c01      	subs	r4, #1

		/**
		 * Draw pixel on screen depending on the corresponding bit value
		 * from the charset
		 */
		for (row = 0; row < 8; row++) {
  40097c:	f1b4 3fff 	cmp.w	r4, #4294967295
  400980:	d1f0      	bne.n	400964 <ili93xx_draw_string+0x44>
  400982:	2407      	movs	r4, #7
			}
		}

		for (row = 0; row < 6; row++) {
			if ((p_uc_charset10x14[offset1] >> (7 - row)) & 0x1) {
				ili93xx_draw_pixel(ul_x + col, ul_y + row + 8);
  400984:	f10a 0b0f 	add.w	fp, sl, #15
				ili93xx_draw_pixel(ul_x + col, ul_y + row);
			}
		}

		for (row = 0; row < 6; row++) {
			if ((p_uc_charset10x14[offset1] >> (7 - row)) & 0x1) {
  400988:	782b      	ldrb	r3, [r5, #0]
  40098a:	4123      	asrs	r3, r4
  40098c:	f013 0f01 	tst.w	r3, #1
  400990:	d003      	beq.n	40099a <ili93xx_draw_string+0x7a>
				ili93xx_draw_pixel(ul_x + col, ul_y + row + 8);
  400992:	ebc4 010b 	rsb	r1, r4, fp
  400996:	4638      	mov	r0, r7
  400998:	47c0      	blx	r8
  40099a:	3c01      	subs	r4, #1
			if ((p_uc_charset10x14[offset0] >> (7 - row)) & 0x1) {
				ili93xx_draw_pixel(ul_x + col, ul_y + row);
			}
		}

		for (row = 0; row < 6; row++) {
  40099c:	2c01      	cmp	r4, #1
  40099e:	d1f3      	bne.n	400988 <ili93xx_draw_string+0x68>
  4009a0:	3602      	adds	r6, #2
  4009a2:	3701      	adds	r7, #1
	 * Compute offset according of the specified ASCII character
	 *  Note: the first 32 characters of the ASCII table are not handled
	 */
	offset = ((uint32_t)uc_c - 0x20) * 20;

	for (col = 0; col < 10; col++) {
  4009a4:	9b00      	ldr	r3, [sp, #0]
  4009a6:	42bb      	cmp	r3, r7
  4009a8:	d1da      	bne.n	400960 <ili93xx_draw_string+0x40>
			/**
			 * Draw the character and place cursor right after (font
			 * width + 2)
			 */
			ili93xx_draw_char(ul_x, ul_y, *p_str);
			ul_x += gfont.width + 2;
  4009aa:	9b01      	ldr	r3, [sp, #4]
  4009ac:	330c      	adds	r3, #12
  4009ae:	9301      	str	r3, [sp, #4]
 */
void ili93xx_draw_string(uint32_t ul_x, uint32_t ul_y, const uint8_t *p_str)
{
	uint32_t xorg = ul_x;

	while (*p_str != 0) {
  4009b0:	9a02      	ldr	r2, [sp, #8]
  4009b2:	f812 3f01 	ldrb.w	r3, [r2, #1]!
  4009b6:	9202      	str	r2, [sp, #8]
  4009b8:	2b00      	cmp	r3, #0
  4009ba:	d1bd      	bne.n	400938 <ili93xx_draw_string+0x18>
			ul_x += gfont.width + 2;
		}

		p_str++;
	}
}
  4009bc:	b005      	add	sp, #20
  4009be:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4009c2:	bf00      	nop
  4009c4:	00407518 	.word	0x00407518
  4009c8:	004007e1 	.word	0x004007e1

004009cc <adc_init>:
 *
 * \return 0 on success.
 */
uint32_t adc_init(Adc *p_adc, const uint32_t ul_mck,
		const uint32_t ul_adc_clock, const enum adc_startup_time startup)
{
  4009cc:	b430      	push	{r4, r5}
	uint32_t ul_prescal;

	/*  Reset the controller. */
	p_adc->ADC_CR = ADC_CR_SWRST;
  4009ce:	2401      	movs	r4, #1
  4009d0:	6004      	str	r4, [r0, #0]

	/* Reset Mode Register. */
	p_adc->ADC_MR = 0;
  4009d2:	2500      	movs	r5, #0
  4009d4:	6045      	str	r5, [r0, #4]

	/* Reset PDC transfer. */
	p_adc->ADC_PTCR = (ADC_PTCR_RXTDIS | ADC_PTCR_TXTDIS);
  4009d6:	f240 2402 	movw	r4, #514	; 0x202
  4009da:	f8c0 4120 	str.w	r4, [r0, #288]	; 0x120
	p_adc->ADC_RCR = 0;
  4009de:	f8c0 5104 	str.w	r5, [r0, #260]	; 0x104
	p_adc->ADC_RNCR = 0;
  4009e2:	f8c0 5114 	str.w	r5, [r0, #276]	; 0x114

	ul_prescal = ul_mck / (2 * ul_adc_clock) - 1;
	p_adc->ADC_MR |= ADC_MR_PRESCAL(ul_prescal) | startup;
  4009e6:	6844      	ldr	r4, [r0, #4]
  4009e8:	0052      	lsls	r2, r2, #1
  4009ea:	fbb1 f1f2 	udiv	r1, r1, r2
  4009ee:	1e4a      	subs	r2, r1, #1
  4009f0:	0212      	lsls	r2, r2, #8
  4009f2:	b292      	uxth	r2, r2
  4009f4:	4323      	orrs	r3, r4
  4009f6:	431a      	orrs	r2, r3
  4009f8:	6042      	str	r2, [r0, #4]
	return 0;
}
  4009fa:	4628      	mov	r0, r5
  4009fc:	bc30      	pop	{r4, r5}
  4009fe:	4770      	bx	lr

00400a00 <adc_configure_trigger>:
 *
 */
void adc_configure_trigger(Adc *p_adc, const enum adc_trigger_t trigger,
		uint8_t uc_freerun)
{
	p_adc->ADC_MR |= trigger | ((uc_freerun << 7) & ADC_MR_FREERUN);
  400a00:	6843      	ldr	r3, [r0, #4]
  400a02:	01d2      	lsls	r2, r2, #7
  400a04:	b2d2      	uxtb	r2, r2
  400a06:	4319      	orrs	r1, r3
  400a08:	4311      	orrs	r1, r2
  400a0a:	6041      	str	r1, [r0, #4]
  400a0c:	4770      	bx	lr
  400a0e:	bf00      	nop

00400a10 <adc_configure_timing>:
 * \param uc_settling Analog settling time = (uc_settling + 1) / ADC clock.
 * \param uc_transfer Data transfer time = (uc_transfer * 2 + 3) / ADC clock.
 */
void adc_configure_timing(Adc *p_adc, const uint8_t uc_tracking,
		const enum adc_settling_time_t settling,const uint8_t uc_transfer)
{
  400a10:	b410      	push	{r4}
	p_adc->ADC_MR |= ADC_MR_TRANSFER(uc_transfer)
  400a12:	6844      	ldr	r4, [r0, #4]
  400a14:	0609      	lsls	r1, r1, #24
  400a16:	f001 6170 	and.w	r1, r1, #251658240	; 0xf000000
  400a1a:	4322      	orrs	r2, r4
  400a1c:	430a      	orrs	r2, r1
  400a1e:	071b      	lsls	r3, r3, #28
  400a20:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
  400a24:	4313      	orrs	r3, r2
  400a26:	6043      	str	r3, [r0, #4]
			| settling | ADC_MR_TRACKTIM(uc_tracking);
}
  400a28:	bc10      	pop	{r4}
  400a2a:	4770      	bx	lr

00400a2c <adc_start>:
 * \param p_adc Pointer to an ADC instance.
 */

void adc_start(Adc *p_adc)
{
	p_adc->ADC_CR = ADC_CR_START;
  400a2c:	2302      	movs	r3, #2
  400a2e:	6003      	str	r3, [r0, #0]
  400a30:	4770      	bx	lr
  400a32:	bf00      	nop

00400a34 <adc_enable_channel>:
 * \param p_adc Pointer to an ADC instance.
 * \param adc_ch ADC channel number.
 */
void adc_enable_channel(Adc *p_adc, const enum adc_channel_num_t adc_ch)
{
	p_adc->ADC_CHER = 1 << adc_ch;
  400a34:	2301      	movs	r3, #1
  400a36:	fa03 f101 	lsl.w	r1, r3, r1
  400a3a:	6101      	str	r1, [r0, #16]
  400a3c:	4770      	bx	lr
  400a3e:	bf00      	nop

00400a40 <adc_get_channel_value>:
 */
uint32_t adc_get_channel_value(const Adc *p_adc, const enum adc_channel_num_t adc_ch)
{
	uint32_t ul_data = 0;

	if (15 >= adc_ch) {
  400a40:	290f      	cmp	r1, #15
		ul_data = *(p_adc->ADC_CDR + adc_ch);
  400a42:	bf9a      	itte	ls
  400a44:	3050      	addls	r0, #80	; 0x50
  400a46:	f850 0021 	ldrls.w	r0, [r0, r1, lsl #2]
 *
 * \return ADC value of the specified channel.
 */
uint32_t adc_get_channel_value(const Adc *p_adc, const enum adc_channel_num_t adc_ch)
{
	uint32_t ul_data = 0;
  400a4a:	2000      	movhi	r0, #0
	if (15 >= adc_ch) {
		ul_data = *(p_adc->ADC_CDR + adc_ch);
	}

	return ul_data;
}
  400a4c:	4770      	bx	lr
  400a4e:	bf00      	nop

00400a50 <adc_enable_interrupt>:
 * \param p_adc Pointer to an ADC instance.
 * \param ul_source Interrupts to be enabled.
 */
void adc_enable_interrupt(Adc *p_adc, const uint32_t ul_source)
{
	p_adc->ADC_IER = ul_source;
  400a50:	6241      	str	r1, [r0, #36]	; 0x24
  400a52:	4770      	bx	lr

00400a54 <adc_get_status>:
 *
 * \return ADC status structure.
 */
uint32_t adc_get_status(const Adc *p_adc)
{
	return p_adc->ADC_ISR;
  400a54:	6b00      	ldr	r0, [r0, #48]	; 0x30
}
  400a56:	4770      	bx	lr

00400a58 <smc_set_setup_timing>:
 * \param ul_setup_timing Setup timing for NWE, NCS, NRD.
 */
void smc_set_setup_timing(Smc *p_smc, uint32_t ul_cs,
		uint32_t ul_setup_timing)
{
	p_smc->SMC_CS_NUMBER[ul_cs].SMC_SETUP = ul_setup_timing;
  400a58:	0109      	lsls	r1, r1, #4
  400a5a:	5042      	str	r2, [r0, r1]
  400a5c:	4770      	bx	lr
  400a5e:	bf00      	nop

00400a60 <smc_set_pulse_timing>:
 * \param ul_pulse_timing Pulse timing for NWE,NCS,NRD.
 */
void smc_set_pulse_timing(Smc *p_smc, uint32_t ul_cs,
		uint32_t ul_pulse_timing)
{
	p_smc->SMC_CS_NUMBER[ul_cs].SMC_PULSE = ul_pulse_timing;
  400a60:	eb00 1101 	add.w	r1, r0, r1, lsl #4
  400a64:	604a      	str	r2, [r1, #4]
  400a66:	4770      	bx	lr

00400a68 <smc_set_cycle_timing>:
 * \param ul_cycle_timing Cycle timing for NWE and NRD.
 */
void smc_set_cycle_timing(Smc *p_smc, uint32_t ul_cs,
		uint32_t ul_cycle_timing)
{
	p_smc->SMC_CS_NUMBER[ul_cs].SMC_CYCLE = ul_cycle_timing;
  400a68:	eb00 1101 	add.w	r1, r0, r1, lsl #4
  400a6c:	608a      	str	r2, [r1, #8]
  400a6e:	4770      	bx	lr

00400a70 <smc_set_mode>:
 * \param ul_cs Chip select number to be set.
 * \param ul_mode SMC mode.
 */
void smc_set_mode(Smc *p_smc, uint32_t ul_cs, uint32_t ul_mode)
{
	p_smc->SMC_CS_NUMBER[ul_cs].SMC_MODE = ul_mode;
  400a70:	eb00 1101 	add.w	r1, r0, r1, lsl #4
  400a74:	60ca      	str	r2, [r1, #12]
  400a76:	4770      	bx	lr

00400a78 <tc_init>:
 */
void tc_init(
		Tc *p_tc,
		uint32_t ul_channel,
		uint32_t ul_mode)
{
  400a78:	b410      	push	{r4}

	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
  400a7a:	0189      	lsls	r1, r1, #6
  400a7c:	1843      	adds	r3, r0, r1

	/*  Disable TC clock. */
	tc_channel->TC_CCR = TC_CCR_CLKDIS;
  400a7e:	2402      	movs	r4, #2
  400a80:	5044      	str	r4, [r0, r1]

	/*  Disable interrupts. */
	tc_channel->TC_IDR = 0xFFFFFFFF;
  400a82:	f04f 31ff 	mov.w	r1, #4294967295
  400a86:	6299      	str	r1, [r3, #40]	; 0x28

	/*  Clear status register. */
	tc_channel->TC_SR;
  400a88:	6a19      	ldr	r1, [r3, #32]

	/*  Set mode. */
	tc_channel->TC_CMR = ul_mode;
  400a8a:	605a      	str	r2, [r3, #4]
}
  400a8c:	bc10      	pop	{r4}
  400a8e:	4770      	bx	lr

00400a90 <tc_start>:
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));

	p_tc->TC_CHANNEL[ul_channel].TC_CCR = TC_CCR_CLKEN | TC_CCR_SWTRG;
  400a90:	0189      	lsls	r1, r1, #6
  400a92:	2305      	movs	r3, #5
  400a94:	5043      	str	r3, [r0, r1]
  400a96:	4770      	bx	lr

00400a98 <tc_write_rc>:
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));

	p_tc->TC_CHANNEL[ul_channel].TC_RC = ul_value;
  400a98:	eb00 1181 	add.w	r1, r0, r1, lsl #6
  400a9c:	61ca      	str	r2, [r1, #28]
  400a9e:	4770      	bx	lr

00400aa0 <tc_enable_interrupt>:

	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
  400aa0:	eb00 1181 	add.w	r1, r0, r1, lsl #6
	tc_channel->TC_IER = ul_sources;
  400aa4:	624a      	str	r2, [r1, #36]	; 0x24
  400aa6:	4770      	bx	lr

00400aa8 <tc_get_status>:
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
			
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
  400aa8:	eb00 1181 	add.w	r1, r0, r1, lsl #6
	return tc_channel->TC_SR;
  400aac:	6a08      	ldr	r0, [r1, #32]
}
  400aae:	4770      	bx	lr

00400ab0 <tc_find_mck_divisor>:
		uint32_t ul_freq,
		uint32_t ul_mck,
		uint32_t *p_uldiv,
		uint32_t *p_ultcclks,
		uint32_t ul_boardmck)
{
  400ab0:	b4f0      	push	{r4, r5, r6, r7}
  400ab2:	b086      	sub	sp, #24
	const uint32_t divisors[5] = { 2, 8, 32, 128,
  400ab4:	2402      	movs	r4, #2
  400ab6:	9401      	str	r4, [sp, #4]
  400ab8:	2408      	movs	r4, #8
  400aba:	9402      	str	r4, [sp, #8]
  400abc:	2420      	movs	r4, #32
  400abe:	9403      	str	r4, [sp, #12]
  400ac0:	2480      	movs	r4, #128	; 0x80
  400ac2:	9404      	str	r4, [sp, #16]
  400ac4:	9c0a      	ldr	r4, [sp, #40]	; 0x28
  400ac6:	0be4      	lsrs	r4, r4, #15
  400ac8:	9405      	str	r4, [sp, #20]
	for (ul_index = 0;
			ul_index < (sizeof(divisors) / sizeof(divisors[0]));
			ul_index++) {
		ul_high = ul_mck / divisors[ul_index];
		ul_low  = ul_high / TC_DIV_FACTOR;
		if (ul_freq > ul_high) {
  400aca:	ebb0 0f51 	cmp.w	r0, r1, lsr #1
  400ace:	d81c      	bhi.n	400b0a <tc_find_mck_divisor+0x5a>
  400ad0:	0c4c      	lsrs	r4, r1, #17
			return 0;
		} else if (ul_freq >= ul_low) {
  400ad2:	42a0      	cmp	r0, r4
  400ad4:	d21f      	bcs.n	400b16 <tc_find_mck_divisor+0x66>
  400ad6:	ae01      	add	r6, sp, #4
	uint32_t ul_high, ul_low;

	/*  Satisfy frequency bound. */
	for (ul_index = 0;
			ul_index < (sizeof(divisors) / sizeof(divisors[0]));
			ul_index++) {
  400ad8:	2501      	movs	r5, #1
		ul_high = ul_mck / divisors[ul_index];
  400ada:	f856 4f04 	ldr.w	r4, [r6, #4]!
  400ade:	fbb1 f4f4 	udiv	r4, r1, r4
		ul_low  = ul_high / TC_DIV_FACTOR;
  400ae2:	0c27      	lsrs	r7, r4, #16
		if (ul_freq > ul_high) {
  400ae4:	4284      	cmp	r4, r0
  400ae6:	d312      	bcc.n	400b0e <tc_find_mck_divisor+0x5e>
			return 0;
		} else if (ul_freq >= ul_low) {
  400ae8:	4287      	cmp	r7, r0
  400aea:	d915      	bls.n	400b18 <tc_find_mck_divisor+0x68>
	uint32_t ul_high, ul_low;

	/*  Satisfy frequency bound. */
	for (ul_index = 0;
			ul_index < (sizeof(divisors) / sizeof(divisors[0]));
			ul_index++) {
  400aec:	3501      	adds	r5, #1
			ul_boardmck / FREQ_SLOW_CLOCK_EXT };
	uint32_t ul_index;
	uint32_t ul_high, ul_low;

	/*  Satisfy frequency bound. */
	for (ul_index = 0;
  400aee:	2d05      	cmp	r5, #5
  400af0:	d1f3      	bne.n	400ada <tc_find_mck_divisor+0x2a>
		} else if (ul_freq >= ul_low) {
			break;
		}
	}
	if (ul_index >= (sizeof(divisors) / sizeof(divisors[0]))) {
		return 0;
  400af2:	2000      	movs	r0, #0
  400af4:	e013      	b.n	400b1e <tc_find_mck_divisor+0x6e>
	}

	/*  Store results. */
	if (p_uldiv) {
		*p_uldiv = divisors[ul_index];
  400af6:	a906      	add	r1, sp, #24
  400af8:	eb01 0185 	add.w	r1, r1, r5, lsl #2
  400afc:	f851 1c14 	ldr.w	r1, [r1, #-20]
  400b00:	6011      	str	r1, [r2, #0]
	}

	if (p_ultcclks) {
  400b02:	b133      	cbz	r3, 400b12 <tc_find_mck_divisor+0x62>
		*p_ultcclks = ul_index;
  400b04:	601d      	str	r5, [r3, #0]
	}

	return 1;
  400b06:	2001      	movs	r0, #1
  400b08:	e009      	b.n	400b1e <tc_find_mck_divisor+0x6e>
			ul_index < (sizeof(divisors) / sizeof(divisors[0]));
			ul_index++) {
		ul_high = ul_mck / divisors[ul_index];
		ul_low  = ul_high / TC_DIV_FACTOR;
		if (ul_freq > ul_high) {
			return 0;
  400b0a:	2000      	movs	r0, #0
  400b0c:	e007      	b.n	400b1e <tc_find_mck_divisor+0x6e>
  400b0e:	2000      	movs	r0, #0
  400b10:	e005      	b.n	400b1e <tc_find_mck_divisor+0x6e>

	if (p_ultcclks) {
		*p_ultcclks = ul_index;
	}

	return 1;
  400b12:	2001      	movs	r0, #1
  400b14:	e003      	b.n	400b1e <tc_find_mck_divisor+0x6e>
			ul_boardmck / FREQ_SLOW_CLOCK_EXT };
	uint32_t ul_index;
	uint32_t ul_high, ul_low;

	/*  Satisfy frequency bound. */
	for (ul_index = 0;
  400b16:	2500      	movs	r5, #0
	if (ul_index >= (sizeof(divisors) / sizeof(divisors[0]))) {
		return 0;
	}

	/*  Store results. */
	if (p_uldiv) {
  400b18:	2a00      	cmp	r2, #0
  400b1a:	d1ec      	bne.n	400af6 <tc_find_mck_divisor+0x46>
  400b1c:	e7f1      	b.n	400b02 <tc_find_mck_divisor+0x52>
	if (p_ultcclks) {
		*p_ultcclks = ul_index;
	}

	return 1;
}
  400b1e:	b006      	add	sp, #24
  400b20:	bcf0      	pop	{r4, r5, r6, r7}
  400b22:	4770      	bx	lr

00400b24 <usart_write>:
 * \retval 0 on success.
 * \retval 1 on failure.
 */
uint32_t usart_write(Usart *p_usart, uint32_t c)
{
	if (!(p_usart->US_CSR & US_CSR_TXRDY)) {
  400b24:	6943      	ldr	r3, [r0, #20]
  400b26:	f013 0f02 	tst.w	r3, #2
		return 1;
	}

	p_usart->US_THR = US_THR_TXCHR(c);
  400b2a:	bf1d      	ittte	ne
  400b2c:	f3c1 0108 	ubfxne	r1, r1, #0, #9
  400b30:	61c1      	strne	r1, [r0, #28]
	return 0;
  400b32:	2000      	movne	r0, #0
 * \retval 1 on failure.
 */
uint32_t usart_write(Usart *p_usart, uint32_t c)
{
	if (!(p_usart->US_CSR & US_CSR_TXRDY)) {
		return 1;
  400b34:	2001      	moveq	r0, #1
	}

	p_usart->US_THR = US_THR_TXCHR(c);
	return 0;
}
  400b36:	4770      	bx	lr

00400b38 <usart_read>:
 * \retval 0 on success.
 * \retval 1 if no data is available or errors.
 */
uint32_t usart_read(Usart *p_usart, uint32_t *c)
{
	if (!(p_usart->US_CSR & US_CSR_RXRDY)) {
  400b38:	6943      	ldr	r3, [r0, #20]
  400b3a:	f013 0f01 	tst.w	r3, #1
  400b3e:	d005      	beq.n	400b4c <usart_read+0x14>
		return 1;
	}

	/* Read character */
	*c = p_usart->US_RHR & US_RHR_RXCHR_Msk;
  400b40:	6983      	ldr	r3, [r0, #24]
  400b42:	f3c3 0308 	ubfx	r3, r3, #0, #9
  400b46:	600b      	str	r3, [r1, #0]

	return 0;
  400b48:	2000      	movs	r0, #0
  400b4a:	4770      	bx	lr
 * \retval 1 if no data is available or errors.
 */
uint32_t usart_read(Usart *p_usart, uint32_t *c)
{
	if (!(p_usart->US_CSR & US_CSR_RXRDY)) {
		return 1;
  400b4c:	2001      	movs	r0, #1

	/* Read character */
	*c = p_usart->US_RHR & US_RHR_RXCHR_Msk;

	return 0;
}
  400b4e:	4770      	bx	lr

00400b50 <_write>:
int __attribute__((weak))
_write (int file, const char *ptr, int len)
{
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
  400b50:	3801      	subs	r0, #1
  400b52:	2802      	cmp	r0, #2
  400b54:	d815      	bhi.n	400b82 <_write+0x32>
int __attribute__((weak))
_write (int file, const char *ptr, int len);

int __attribute__((weak))
_write (int file, const char *ptr, int len)
{
  400b56:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  400b5a:	460e      	mov	r6, r1
  400b5c:	4614      	mov	r4, r2

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
	}

	for (; len != 0; --len) {
  400b5e:	b19a      	cbz	r2, 400b88 <_write+0x38>
  400b60:	460d      	mov	r5, r1
		if (ptr_put(stdio_base, *ptr++) < 0) {
  400b62:	f8df 8038 	ldr.w	r8, [pc, #56]	; 400b9c <_write+0x4c>
  400b66:	4f0c      	ldr	r7, [pc, #48]	; (400b98 <_write+0x48>)
  400b68:	f8d8 0000 	ldr.w	r0, [r8]
  400b6c:	f815 1b01 	ldrb.w	r1, [r5], #1
  400b70:	683b      	ldr	r3, [r7, #0]
  400b72:	4798      	blx	r3
  400b74:	2800      	cmp	r0, #0
  400b76:	db0a      	blt.n	400b8e <_write+0x3e>
  400b78:	1ba8      	subs	r0, r5, r6

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
	}

	for (; len != 0; --len) {
  400b7a:	3c01      	subs	r4, #1
  400b7c:	d1f4      	bne.n	400b68 <_write+0x18>
  400b7e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
_write (int file, const char *ptr, int len)
{
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
  400b82:	f04f 30ff 	mov.w	r0, #4294967295
			return -1;
		}
		++nChars;
	}
	return nChars;
}
  400b86:	4770      	bx	lr

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
	}

	for (; len != 0; --len) {
  400b88:	2000      	movs	r0, #0
  400b8a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		if (ptr_put(stdio_base, *ptr++) < 0) {
			return -1;
  400b8e:	f04f 30ff 	mov.w	r0, #4294967295
		}
		++nChars;
	}
	return nChars;
}
  400b92:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  400b96:	bf00      	nop
  400b98:	20000d3c 	.word	0x20000d3c
  400b9c:	20000d40 	.word	0x20000d40

00400ba0 <uart_init>:
 *
 * \retval 0 Success.
 * \retval 1 Bad baud rate generator value.
 */
uint32_t uart_init(Uart *p_uart, const sam_uart_opt_t *p_uart_opt)
{
  400ba0:	b410      	push	{r4}
	uint32_t cd = 0;

	/* Reset and disable receiver & transmitter */
	p_uart->UART_CR = UART_CR_RSTRX | UART_CR_RSTTX
  400ba2:	23ac      	movs	r3, #172	; 0xac
  400ba4:	6003      	str	r3, [r0, #0]
			| UART_CR_RXDIS | UART_CR_TXDIS;

	/* Check and configure baudrate */
	/* Asynchronous, no oversampling */
	cd = (p_uart_opt->ul_mck / p_uart_opt->ul_baudrate) / UART_MCK_DIV;
  400ba6:	680b      	ldr	r3, [r1, #0]
  400ba8:	684a      	ldr	r2, [r1, #4]
  400baa:	fbb3 f3f2 	udiv	r3, r3, r2
  400bae:	091b      	lsrs	r3, r3, #4
	if (cd < UART_MCK_DIV_MIN_FACTOR || cd > UART_MCK_DIV_MAX_FACTOR)
  400bb0:	1e5c      	subs	r4, r3, #1
  400bb2:	f64f 72fe 	movw	r2, #65534	; 0xfffe
  400bb6:	4294      	cmp	r4, r2
  400bb8:	d80a      	bhi.n	400bd0 <uart_init+0x30>
		return 1;

	p_uart->UART_BRGR = cd;
  400bba:	6203      	str	r3, [r0, #32]
	/* Configure mode */
	p_uart->UART_MR = p_uart_opt->ul_mode;
  400bbc:	688b      	ldr	r3, [r1, #8]
  400bbe:	6043      	str	r3, [r0, #4]

#if (!SAMV71 && !SAMV70 && !SAME70 && !SAMS70)
	/* Disable PDC channel */
	p_uart->UART_PTCR = UART_PTCR_RXTDIS | UART_PTCR_TXTDIS;
  400bc0:	f240 2302 	movw	r3, #514	; 0x202
  400bc4:	f8c0 3120 	str.w	r3, [r0, #288]	; 0x120
#endif

	/* Enable receiver and transmitter */
	p_uart->UART_CR = UART_CR_RXEN | UART_CR_TXEN;
  400bc8:	2350      	movs	r3, #80	; 0x50
  400bca:	6003      	str	r3, [r0, #0]

	return 0;
  400bcc:	2000      	movs	r0, #0
  400bce:	e000      	b.n	400bd2 <uart_init+0x32>

	/* Check and configure baudrate */
	/* Asynchronous, no oversampling */
	cd = (p_uart_opt->ul_mck / p_uart_opt->ul_baudrate) / UART_MCK_DIV;
	if (cd < UART_MCK_DIV_MIN_FACTOR || cd > UART_MCK_DIV_MAX_FACTOR)
		return 1;
  400bd0:	2001      	movs	r0, #1

	/* Enable receiver and transmitter */
	p_uart->UART_CR = UART_CR_RXEN | UART_CR_TXEN;

	return 0;
}
  400bd2:	bc10      	pop	{r4}
  400bd4:	4770      	bx	lr
  400bd6:	bf00      	nop

00400bd8 <uart_write>:
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_write(Uart *p_uart, const uint8_t uc_data)
{
	/* Check if the transmitter is ready */
	if (!(p_uart->UART_SR & UART_SR_TXRDY))
  400bd8:	6943      	ldr	r3, [r0, #20]
  400bda:	f013 0f02 	tst.w	r3, #2
		return 1;

	/* Send character */
	p_uart->UART_THR = uc_data;
  400bde:	bf1a      	itte	ne
  400be0:	61c1      	strne	r1, [r0, #28]
	return 0;
  400be2:	2000      	movne	r0, #0
 */
uint32_t uart_write(Uart *p_uart, const uint8_t uc_data)
{
	/* Check if the transmitter is ready */
	if (!(p_uart->UART_SR & UART_SR_TXRDY))
		return 1;
  400be4:	2001      	moveq	r0, #1

	/* Send character */
	p_uart->UART_THR = uc_data;
	return 0;
}
  400be6:	4770      	bx	lr

00400be8 <uart_read>:
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_read(Uart *p_uart, uint8_t *puc_data)
{
	/* Check if the receiver is ready */
	if ((p_uart->UART_SR & UART_SR_RXRDY) == 0)
  400be8:	6943      	ldr	r3, [r0, #20]
  400bea:	f013 0f01 	tst.w	r3, #1
		return 1;

	/* Read character */
	*puc_data = (uint8_t) p_uart->UART_RHR;
  400bee:	bf1d      	ittte	ne
  400bf0:	6983      	ldrne	r3, [r0, #24]
  400bf2:	700b      	strbne	r3, [r1, #0]
	return 0;
  400bf4:	2000      	movne	r0, #0
 */
uint32_t uart_read(Uart *p_uart, uint8_t *puc_data)
{
	/* Check if the receiver is ready */
	if ((p_uart->UART_SR & UART_SR_RXRDY) == 0)
		return 1;
  400bf6:	2001      	moveq	r0, #1

	/* Read character */
	*puc_data = (uint8_t) p_uart->UART_RHR;
	return 0;
}
  400bf8:	4770      	bx	lr
  400bfa:	bf00      	nop

00400bfc <sysclk_init>:
	pmc_disable_udpck();
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
  400bfc:	b510      	push	{r4, lr}
	/* Set flash wait state to max in case the below clock switching. */
	system_init_flash(CHIP_FREQ_CPU_MAX);
  400bfe:	480e      	ldr	r0, [pc, #56]	; (400c38 <sysclk_init+0x3c>)
  400c00:	4b0e      	ldr	r3, [pc, #56]	; (400c3c <sysclk_init+0x40>)
  400c02:	4798      	blx	r3
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
		break;


	case OSC_MAINCK_XTAL:
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL,
  400c04:	213e      	movs	r1, #62	; 0x3e
  400c06:	2000      	movs	r0, #0
  400c08:	4b0d      	ldr	r3, [pc, #52]	; (400c40 <sysclk_init+0x44>)
  400c0a:	4798      	blx	r3
	case OSC_MAINCK_4M_RC:
	case OSC_MAINCK_8M_RC:
	case OSC_MAINCK_12M_RC:
	case OSC_MAINCK_XTAL:
	case OSC_MAINCK_BYPASS:
		return pmc_osc_is_ready_mainck();
  400c0c:	4c0d      	ldr	r4, [pc, #52]	; (400c44 <sysclk_init+0x48>)
  400c0e:	47a0      	blx	r4
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
	while (!osc_is_ready(id)) {
  400c10:	2800      	cmp	r0, #0
  400c12:	d0fc      	beq.n	400c0e <sysclk_init+0x12>
static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		pmc_disable_pllack(); // Always stop PLL first!
  400c14:	4b0c      	ldr	r3, [pc, #48]	; (400c48 <sysclk_init+0x4c>)
  400c16:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
  400c18:	4a0c      	ldr	r2, [pc, #48]	; (400c4c <sysclk_init+0x50>)
  400c1a:	4b0d      	ldr	r3, [pc, #52]	; (400c50 <sysclk_init+0x54>)
  400c1c:	629a      	str	r2, [r3, #40]	; 0x28
static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		return pmc_is_locked_pllack();
  400c1e:	4c0d      	ldr	r4, [pc, #52]	; (400c54 <sysclk_init+0x58>)
  400c20:	47a0      	blx	r4
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
  400c22:	2800      	cmp	r0, #0
  400c24:	d0fc      	beq.n	400c20 <sysclk_init+0x24>

		pll_enable_source(CONFIG_PLL0_SOURCE);
		pll_config_defaults(&pllcfg, 0);
		pll_enable(&pllcfg, 0);
		pll_wait_for_lock(0);
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
  400c26:	2010      	movs	r0, #16
  400c28:	4b0b      	ldr	r3, [pc, #44]	; (400c58 <sysclk_init+0x5c>)
  400c2a:	4798      	blx	r3
		pmc_switch_mck_to_pllbck(CONFIG_SYSCLK_PRES);
	}
#endif

	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
  400c2c:	4b0b      	ldr	r3, [pc, #44]	; (400c5c <sysclk_init+0x60>)
  400c2e:	4798      	blx	r3

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
  400c30:	4801      	ldr	r0, [pc, #4]	; (400c38 <sysclk_init+0x3c>)
  400c32:	4b02      	ldr	r3, [pc, #8]	; (400c3c <sysclk_init+0x40>)
  400c34:	4798      	blx	r3
  400c36:	bd10      	pop	{r4, pc}
  400c38:	07270e00 	.word	0x07270e00
  400c3c:	0040148d 	.word	0x0040148d
  400c40:	004011ed 	.word	0x004011ed
  400c44:	00401241 	.word	0x00401241
  400c48:	00401251 	.word	0x00401251
  400c4c:	20133f01 	.word	0x20133f01
  400c50:	400e0400 	.word	0x400e0400
  400c54:	00401261 	.word	0x00401261
  400c58:	00401185 	.word	0x00401185
  400c5c:	00401379 	.word	0x00401379

00400c60 <board_init>:
#include "conf_board.h"
#include "gpio.h"
#include "ioport.h"

void board_init(void)
{
  400c60:	b538      	push	{r3, r4, r5, lr}
#ifndef CONF_BOARD_KEEP_WATCHDOG_AT_INIT
	/* Disable the watchdog */
	WDT->WDT_MR = WDT_MR_WDDIS;
  400c62:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  400c66:	4b46      	ldr	r3, [pc, #280]	; (400d80 <board_init+0x120>)
  400c68:	605a      	str	r2, [r3, #4]
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
	pmc_enable_periph_clk(ul_id);
  400c6a:	200b      	movs	r0, #11
  400c6c:	4c45      	ldr	r4, [pc, #276]	; (400d84 <board_init+0x124>)
  400c6e:	47a0      	blx	r4
  400c70:	200c      	movs	r0, #12
  400c72:	47a0      	blx	r4
  400c74:	200d      	movs	r0, #13
  400c76:	47a0      	blx	r4
	 * Here IOPORT must be initialized for others to use before setting up IO.
	 */
	ioport_init();

	/* Configure LED pins */
	gpio_configure_pin(LED0_GPIO, LED0_FLAGS);
  400c78:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
  400c7c:	2013      	movs	r0, #19
  400c7e:	4c42      	ldr	r4, [pc, #264]	; (400d88 <board_init+0x128>)
  400c80:	47a0      	blx	r4
	gpio_configure_pin(LED1_GPIO, LED1_FLAGS);
  400c82:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
  400c86:	2014      	movs	r0, #20
  400c88:	47a0      	blx	r4

	/* Configure Push Button pins */
	gpio_configure_pin(GPIO_PUSH_BUTTON_1, GPIO_PUSH_BUTTON_1_FLAGS);
  400c8a:	4940      	ldr	r1, [pc, #256]	; (400d8c <board_init+0x12c>)
  400c8c:	2023      	movs	r0, #35	; 0x23
  400c8e:	47a0      	blx	r4
	gpio_configure_pin(GPIO_PUSH_BUTTON_2, GPIO_PUSH_BUTTON_2_FLAGS);
  400c90:	493f      	ldr	r1, [pc, #252]	; (400d90 <board_init+0x130>)
  400c92:	204c      	movs	r0, #76	; 0x4c
  400c94:	47a0      	blx	r4

#ifdef CONF_BOARD_UART_CONSOLE
	/* Configure UART pins */
	gpio_configure_group(PINS_UART0_PIO, PINS_UART0, PINS_UART0_FLAGS);
  400c96:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
  400c9a:	f44f 61c0 	mov.w	r1, #1536	; 0x600
  400c9e:	483d      	ldr	r0, [pc, #244]	; (400d94 <board_init+0x134>)
  400ca0:	4b3d      	ldr	r3, [pc, #244]	; (400d98 <board_init+0x138>)
  400ca2:	4798      	blx	r3
#endif

	/* Configure ADC example pins */
#ifdef CONF_BOARD_ADC
	/* TC TIOA configuration */
	gpio_configure_pin(PIN_TC0_TIOA0,PIN_TC0_TIOA0_FLAGS);
  400ca4:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  400ca8:	2000      	movs	r0, #0
  400caa:	47a0      	blx	r4

	/* ADC Trigger configuration */
	gpio_configure_pin(PINS_ADC_TRIG, PINS_ADC_TRIG_FLAG);
  400cac:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  400cb0:	2008      	movs	r0, #8
  400cb2:	47a0      	blx	r4

	/* PWMH0 configuration */
	gpio_configure_pin(PIN_PWMC_PWMH0_TRIG, PIN_PWMC_PWMH0_TRIG_FLAG);
  400cb4:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  400cb8:	2052      	movs	r0, #82	; 0x52
  400cba:	47a0      	blx	r4
	gpio_configure_pin(TWI1_CLK_GPIO, TWI1_CLK_FLAGS);
#endif

	/* Configure SPI pins */
#ifdef CONF_BOARD_SPI
	gpio_configure_pin(SPI_MISO_GPIO, SPI_MISO_FLAGS);
  400cbc:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  400cc0:	200c      	movs	r0, #12
  400cc2:	47a0      	blx	r4
	gpio_configure_pin(SPI_MOSI_GPIO, SPI_MOSI_FLAGS);
  400cc4:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  400cc8:	200d      	movs	r0, #13
  400cca:	47a0      	blx	r4
	gpio_configure_pin(SPI_SPCK_GPIO, SPI_SPCK_FLAGS);
  400ccc:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  400cd0:	200e      	movs	r0, #14
  400cd2:	47a0      	blx	r4
	 * Hence a different PIN should be selected using the CONF_BOARD_SPI_NPCS_GPIO and
	 * CONF_BOARD_SPI_NPCS_FLAGS macros.
	 */

#  ifdef CONF_BOARD_SPI_NPCS0
	gpio_configure_pin(SPI_NPCS0_GPIO, SPI_NPCS0_FLAGS);
  400cd4:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  400cd8:	200b      	movs	r0, #11
  400cda:	47a0      	blx	r4
#  endif
#endif /* CONF_BOARD_SPI */

#ifdef CONF_BOARD_USART_RXD
	/* Configure USART RXD pin */
	gpio_configure_pin(PIN_USART1_RXD_IDX, PIN_USART1_RXD_FLAGS);
  400cdc:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  400ce0:	2015      	movs	r0, #21
  400ce2:	47a0      	blx	r4
#endif

#ifdef CONF_BOARD_USART_TXD
	/* Configure USART TXD pin */
	gpio_configure_pin(PIN_USART1_TXD_IDX, PIN_USART1_TXD_FLAGS);
  400ce4:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  400ce8:	2016      	movs	r0, #22
  400cea:	47a0      	blx	r4
	gpio_configure_pin(PIN_USART1_SCK_IDX, PIN_USART1_SCK_FLAGS);
#endif

#ifdef CONF_BOARD_ADM3312_EN
	/* Configure ADM33312 enable pin */
	gpio_configure_pin(PIN_USART1_EN_IDX, PIN_USART1_EN_FLAGS);
  400cec:	f04f 5140 	mov.w	r1, #805306368	; 0x30000000
  400cf0:	2017      	movs	r0, #23
  400cf2:	47a0      	blx	r4
	gpio_set_pin_low(PIN_USART1_EN_IDX);
  400cf4:	2017      	movs	r0, #23
  400cf6:	4b29      	ldr	r3, [pc, #164]	; (400d9c <board_init+0x13c>)
  400cf8:	4798      	blx	r3
	gpio_set_pin_low(PIN_RE_IDX);
#endif

#if defined(CONF_BOARD_ILI9325) || defined(CONF_BOARD_ILI93XX)
	/* Configure LCD EBI pins */
	gpio_configure_pin(PIN_EBI_DATA_BUS_D0, PIN_EBI_DATA_BUS_FLAGS);
  400cfa:	4d29      	ldr	r5, [pc, #164]	; (400da0 <board_init+0x140>)
  400cfc:	4629      	mov	r1, r5
  400cfe:	2040      	movs	r0, #64	; 0x40
  400d00:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_DATA_BUS_D1, PIN_EBI_DATA_BUS_FLAGS);
  400d02:	4629      	mov	r1, r5
  400d04:	2041      	movs	r0, #65	; 0x41
  400d06:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_DATA_BUS_D2, PIN_EBI_DATA_BUS_FLAGS);
  400d08:	4629      	mov	r1, r5
  400d0a:	2042      	movs	r0, #66	; 0x42
  400d0c:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_DATA_BUS_D3, PIN_EBI_DATA_BUS_FLAGS);
  400d0e:	4629      	mov	r1, r5
  400d10:	2043      	movs	r0, #67	; 0x43
  400d12:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_DATA_BUS_D4, PIN_EBI_DATA_BUS_FLAGS);
  400d14:	4629      	mov	r1, r5
  400d16:	2044      	movs	r0, #68	; 0x44
  400d18:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_DATA_BUS_D5, PIN_EBI_DATA_BUS_FLAGS);
  400d1a:	4629      	mov	r1, r5
  400d1c:	2045      	movs	r0, #69	; 0x45
  400d1e:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_DATA_BUS_D6, PIN_EBI_DATA_BUS_FLAGS);
  400d20:	4629      	mov	r1, r5
  400d22:	2046      	movs	r0, #70	; 0x46
  400d24:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_DATA_BUS_D7, PIN_EBI_DATA_BUS_FLAGS);
  400d26:	4629      	mov	r1, r5
  400d28:	2047      	movs	r0, #71	; 0x47
  400d2a:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_NRD, PIN_EBI_NRD_FLAGS);
  400d2c:	4629      	mov	r1, r5
  400d2e:	204b      	movs	r0, #75	; 0x4b
  400d30:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_NWE, PIN_EBI_NWE_FLAGS);
  400d32:	4629      	mov	r1, r5
  400d34:	2048      	movs	r0, #72	; 0x48
  400d36:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_NCS1, PIN_EBI_NCS1_FLAGS);
  400d38:	4629      	mov	r1, r5
  400d3a:	204f      	movs	r0, #79	; 0x4f
  400d3c:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_LCD_RS, PIN_EBI_LCD_RS_FLAGS);
  400d3e:	4629      	mov	r1, r5
  400d40:	2053      	movs	r0, #83	; 0x53
  400d42:	47a0      	blx	r4
#endif

#ifdef CONF_BOARD_AAT3155
	/* Configure Backlight control pin */
	gpio_configure_pin(BOARD_AAT31XX_SET_GPIO, BOARD_AAT31XX_SET_FLAGS);
  400d44:	f04f 5140 	mov.w	r1, #805306368	; 0x30000000
  400d48:	204d      	movs	r0, #77	; 0x4d
  400d4a:	47a0      	blx	r4
#endif

#ifdef CONF_BOARD_ADS7843
	/* Configure Touchscreen SPI pins */
	gpio_configure_pin(BOARD_ADS7843_IRQ_GPIO,BOARD_ADS7843_IRQ_FLAGS);
  400d4c:	f105 5500 	add.w	r5, r5, #536870912	; 0x20000000
  400d50:	4629      	mov	r1, r5
  400d52:	2010      	movs	r0, #16
  400d54:	47a0      	blx	r4
	gpio_configure_pin(BOARD_ADS7843_BUSY_GPIO, BOARD_ADS7843_BUSY_FLAGS);
  400d56:	4629      	mov	r1, r5
  400d58:	2011      	movs	r0, #17
  400d5a:	47a0      	blx	r4
	gpio_configure_pin(SPI_MISO_GPIO, SPI_MISO_FLAGS);
  400d5c:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  400d60:	200c      	movs	r0, #12
  400d62:	47a0      	blx	r4
	gpio_configure_pin(SPI_MOSI_GPIO, SPI_MOSI_FLAGS);
  400d64:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  400d68:	200d      	movs	r0, #13
  400d6a:	47a0      	blx	r4
	gpio_configure_pin(SPI_SPCK_GPIO, SPI_SPCK_FLAGS);
  400d6c:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  400d70:	200e      	movs	r0, #14
  400d72:	47a0      	blx	r4
	gpio_configure_pin(SPI_NPCS0_GPIO, SPI_NPCS0_FLAGS);
  400d74:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  400d78:	200b      	movs	r0, #11
  400d7a:	47a0      	blx	r4
  400d7c:	bd38      	pop	{r3, r4, r5, pc}
  400d7e:	bf00      	nop
  400d80:	400e1450 	.word	0x400e1450
  400d84:	00401271 	.word	0x00401271
  400d88:	00400ee1 	.word	0x00400ee1
  400d8c:	28000079 	.word	0x28000079
  400d90:	28000059 	.word	0x28000059
  400d94:	400e0e00 	.word	0x400e0e00
  400d98:	00401005 	.word	0x00401005
  400d9c:	00400ea1 	.word	0x00400ea1
  400da0:	08000001 	.word	0x08000001

00400da4 <pio_set>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_set(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_SODR = ul_mask;
  400da4:	6301      	str	r1, [r0, #48]	; 0x30
  400da6:	4770      	bx	lr

00400da8 <pio_clear>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_clear(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_CODR = ul_mask;
  400da8:	6341      	str	r1, [r0, #52]	; 0x34
  400daa:	4770      	bx	lr

00400dac <pio_set_peripheral>:
		const uint32_t ul_mask)
{
	uint32_t ul_sr;

	/* Disable interrupts on the pin(s) */
	p_pio->PIO_IDR = ul_mask;
  400dac:	6442      	str	r2, [r0, #68]	; 0x44

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	switch (ul_type) {
  400dae:	f1b1 5fc0 	cmp.w	r1, #402653184	; 0x18000000
  400db2:	d02f      	beq.n	400e14 <pio_set_peripheral+0x68>
  400db4:	d807      	bhi.n	400dc6 <pio_set_peripheral+0x1a>
  400db6:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
  400dba:	d014      	beq.n	400de6 <pio_set_peripheral+0x3a>
  400dbc:	f1b1 5f80 	cmp.w	r1, #268435456	; 0x10000000
  400dc0:	d01e      	beq.n	400e00 <pio_set_peripheral+0x54>
  400dc2:	b939      	cbnz	r1, 400dd4 <pio_set_peripheral+0x28>
  400dc4:	4770      	bx	lr
  400dc6:	f1b1 5f20 	cmp.w	r1, #671088640	; 0x28000000
  400dca:	d036      	beq.n	400e3a <pio_set_peripheral+0x8e>
  400dcc:	d804      	bhi.n	400dd8 <pio_set_peripheral+0x2c>
  400dce:	f1b1 5f00 	cmp.w	r1, #536870912	; 0x20000000
  400dd2:	d029      	beq.n	400e28 <pio_set_peripheral+0x7c>
#else
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
  400dd4:	6042      	str	r2, [r0, #4]
  400dd6:	4770      	bx	lr

	/* Disable interrupts on the pin(s) */
	p_pio->PIO_IDR = ul_mask;

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	switch (ul_type) {
  400dd8:	f1b1 5f40 	cmp.w	r1, #805306368	; 0x30000000
  400ddc:	d02d      	beq.n	400e3a <pio_set_peripheral+0x8e>
  400dde:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
  400de2:	d02a      	beq.n	400e3a <pio_set_peripheral+0x8e>
  400de4:	e7f6      	b.n	400dd4 <pio_set_peripheral+0x28>
 * \param ul_type PIO type.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_set_peripheral(Pio *p_pio, const pio_type_t ul_type,
		const uint32_t ul_mask)
{
  400de6:	b410      	push	{r4}
	p_pio->PIO_IDR = ul_mask;

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	switch (ul_type) {
	case PIO_PERIPH_A:
		ul_sr = p_pio->PIO_ABCDSR[0];
  400de8:	6f04      	ldr	r4, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  400dea:	6f01      	ldr	r1, [r0, #112]	; 0x70
  400dec:	43d3      	mvns	r3, r2
  400dee:	4021      	ands	r1, r4
  400df0:	4019      	ands	r1, r3
  400df2:	6701      	str	r1, [r0, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  400df4:	6f44      	ldr	r4, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  400df6:	6f41      	ldr	r1, [r0, #116]	; 0x74
  400df8:	4021      	ands	r1, r4
  400dfa:	400b      	ands	r3, r1
  400dfc:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  400dfe:	e01a      	b.n	400e36 <pio_set_peripheral+0x8a>
	case PIO_PERIPH_B:
		ul_sr = p_pio->PIO_ABCDSR[0];
  400e00:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  400e02:	4313      	orrs	r3, r2
  400e04:	6703      	str	r3, [r0, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  400e06:	6f41      	ldr	r1, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  400e08:	6f43      	ldr	r3, [r0, #116]	; 0x74
  400e0a:	400b      	ands	r3, r1
  400e0c:	ea23 0302 	bic.w	r3, r3, r2
  400e10:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  400e12:	e7df      	b.n	400dd4 <pio_set_peripheral+0x28>
#if (!SAMG)
	case PIO_PERIPH_C:
		ul_sr = p_pio->PIO_ABCDSR[0];
  400e14:	6f01      	ldr	r1, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  400e16:	6f03      	ldr	r3, [r0, #112]	; 0x70
  400e18:	400b      	ands	r3, r1
  400e1a:	ea23 0302 	bic.w	r3, r3, r2
  400e1e:	6703      	str	r3, [r0, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  400e20:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  400e22:	4313      	orrs	r3, r2
  400e24:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  400e26:	e7d5      	b.n	400dd4 <pio_set_peripheral+0x28>
	case PIO_PERIPH_D:
		ul_sr = p_pio->PIO_ABCDSR[0];
  400e28:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  400e2a:	4313      	orrs	r3, r2
  400e2c:	6703      	str	r3, [r0, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  400e2e:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  400e30:	4313      	orrs	r3, r2
  400e32:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  400e34:	e7ce      	b.n	400dd4 <pio_set_peripheral+0x28>
#else
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
  400e36:	6042      	str	r2, [r0, #4]
}
  400e38:	bc10      	pop	{r4}
  400e3a:	4770      	bx	lr

00400e3c <pio_set_input>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_IDR = ul_mask;
  400e3c:	6441      	str	r1, [r0, #68]	; 0x44
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  400e3e:	f012 0f01 	tst.w	r2, #1
		p_pio->PIO_PUER = ul_mask;
  400e42:	bf14      	ite	ne
  400e44:	6641      	strne	r1, [r0, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  400e46:	6601      	streq	r1, [r0, #96]	; 0x60
{
	pio_disable_interrupt(p_pio, ul_mask);
	pio_pull_up(p_pio, ul_mask, ul_attribute & PIO_PULLUP);

	/* Enable Input Filter if necessary */
	if (ul_attribute & (PIO_DEGLITCH | PIO_DEBOUNCE)) {
  400e48:	f012 0f0a 	tst.w	r2, #10
		p_pio->PIO_IFER = ul_mask;
  400e4c:	bf14      	ite	ne
  400e4e:	6201      	strne	r1, [r0, #32]
	} else {
		p_pio->PIO_IFDR = ul_mask;
  400e50:	6241      	streq	r1, [r0, #36]	; 0x24
	}

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	/* Enable de-glitch or de-bounce if necessary */
	if (ul_attribute & PIO_DEGLITCH) {
  400e52:	f012 0f02 	tst.w	r2, #2
  400e56:	d002      	beq.n	400e5e <pio_set_input+0x22>
		p_pio->PIO_IFSCDR = ul_mask;
  400e58:	f8c0 1080 	str.w	r1, [r0, #128]	; 0x80
  400e5c:	e004      	b.n	400e68 <pio_set_input+0x2c>
	} else {
		if (ul_attribute & PIO_DEBOUNCE) {
  400e5e:	f012 0f08 	tst.w	r2, #8
			p_pio->PIO_IFSCER = ul_mask;
  400e62:	bf18      	it	ne
  400e64:	f8c0 1084 	strne.w	r1, [r0, #132]	; 0x84
#else
#error "Unsupported device"
#endif

	/* Configure pin as input */
	p_pio->PIO_ODR = ul_mask;
  400e68:	6141      	str	r1, [r0, #20]
	p_pio->PIO_PER = ul_mask;
  400e6a:	6001      	str	r1, [r0, #0]
  400e6c:	4770      	bx	lr
  400e6e:	bf00      	nop

00400e70 <pio_set_output>:
 */
void pio_set_output(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_default_level,
		const uint32_t ul_multidrive_enable,
		const uint32_t ul_pull_up_enable)
{
  400e70:	b410      	push	{r4}
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_IDR = ul_mask;
  400e72:	6441      	str	r1, [r0, #68]	; 0x44
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  400e74:	9c01      	ldr	r4, [sp, #4]
  400e76:	b10c      	cbz	r4, 400e7c <pio_set_output+0xc>
		p_pio->PIO_PUER = ul_mask;
  400e78:	6641      	str	r1, [r0, #100]	; 0x64
  400e7a:	e000      	b.n	400e7e <pio_set_output+0xe>
	} else {
		p_pio->PIO_PUDR = ul_mask;
  400e7c:	6601      	str	r1, [r0, #96]	; 0x60
{
	pio_disable_interrupt(p_pio, ul_mask);
	pio_pull_up(p_pio, ul_mask, ul_pull_up_enable);

	/* Enable multi-drive if necessary */
	if (ul_multidrive_enable) {
  400e7e:	b10b      	cbz	r3, 400e84 <pio_set_output+0x14>
		p_pio->PIO_MDER = ul_mask;
  400e80:	6501      	str	r1, [r0, #80]	; 0x50
  400e82:	e000      	b.n	400e86 <pio_set_output+0x16>
	} else {
		p_pio->PIO_MDDR = ul_mask;
  400e84:	6541      	str	r1, [r0, #84]	; 0x54
	}

	/* Set default value */
	if (ul_default_level) {
  400e86:	b10a      	cbz	r2, 400e8c <pio_set_output+0x1c>
		p_pio->PIO_SODR = ul_mask;
  400e88:	6301      	str	r1, [r0, #48]	; 0x30
  400e8a:	e000      	b.n	400e8e <pio_set_output+0x1e>
	} else {
		p_pio->PIO_CODR = ul_mask;
  400e8c:	6341      	str	r1, [r0, #52]	; 0x34
	}

	/* Configure pin(s) as output(s) */
	p_pio->PIO_OER = ul_mask;
  400e8e:	6101      	str	r1, [r0, #16]
	p_pio->PIO_PER = ul_mask;
  400e90:	6001      	str	r1, [r0, #0]
}
  400e92:	bc10      	pop	{r4}
  400e94:	4770      	bx	lr
  400e96:	bf00      	nop

00400e98 <pio_get_interrupt_status>:
 *
 * \return The interrupt status value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
	return p_pio->PIO_ISR;
  400e98:	6cc0      	ldr	r0, [r0, #76]	; 0x4c
}
  400e9a:	4770      	bx	lr

00400e9c <pio_get_interrupt_mask>:
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
	return p_pio->PIO_IMR;
  400e9c:	6c80      	ldr	r0, [r0, #72]	; 0x48
}
  400e9e:	4770      	bx	lr

00400ea0 <pio_set_pin_low>:
		p_pio = PIOC;
	} else {
		p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
	}
#else
	p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
  400ea0:	0943      	lsrs	r3, r0, #5
  400ea2:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
  400ea6:	f203 7307 	addw	r3, r3, #1799	; 0x707
  400eaa:	025b      	lsls	r3, r3, #9
void pio_set_pin_low(uint32_t ul_pin)
{
	Pio *p_pio = pio_get_pin_group(ul_pin);

	/* Value to be driven on the I/O line: 0. */
	p_pio->PIO_CODR = 1 << (ul_pin & 0x1F);
  400eac:	f000 001f 	and.w	r0, r0, #31
  400eb0:	2201      	movs	r2, #1
  400eb2:	fa02 f000 	lsl.w	r0, r2, r0
  400eb6:	6358      	str	r0, [r3, #52]	; 0x34
  400eb8:	4770      	bx	lr
  400eba:	bf00      	nop

00400ebc <pio_toggle_pin>:
		p_pio = PIOC;
	} else {
		p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
	}
#else
	p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
  400ebc:	0943      	lsrs	r3, r0, #5
  400ebe:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
  400ec2:	f203 7307 	addw	r3, r3, #1799	; 0x707
  400ec6:	025b      	lsls	r3, r3, #9
 */
void pio_toggle_pin(uint32_t ul_pin)
{
	Pio *p_pio = pio_get_pin_group(ul_pin);

	if (p_pio->PIO_ODSR & (1 << (ul_pin & 0x1F))) {
  400ec8:	6b99      	ldr	r1, [r3, #56]	; 0x38
  400eca:	f000 001f 	and.w	r0, r0, #31
  400ece:	2201      	movs	r2, #1
  400ed0:	fa02 f000 	lsl.w	r0, r2, r0
  400ed4:	4201      	tst	r1, r0
		/* Value to be driven on the I/O line: 0. */
		p_pio->PIO_CODR = 1 << (ul_pin & 0x1F);
  400ed6:	bf14      	ite	ne
  400ed8:	6358      	strne	r0, [r3, #52]	; 0x34
	} else {
		/* Value to be driven on the I/O line: 1. */
		p_pio->PIO_SODR = 1 << (ul_pin & 0x1F);
  400eda:	6318      	streq	r0, [r3, #48]	; 0x30
  400edc:	4770      	bx	lr
  400ede:	bf00      	nop

00400ee0 <pio_configure_pin>:
 * \param ul_flags Pins attributes.
 *
 * \return Whether the pin(s) have been configured properly.
 */
uint32_t pio_configure_pin(uint32_t ul_pin, const uint32_t ul_flags)
{
  400ee0:	b570      	push	{r4, r5, r6, lr}
  400ee2:	b082      	sub	sp, #8
  400ee4:	460d      	mov	r5, r1
		p_pio = PIOC;
	} else {
		p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
	}
#else
	p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
  400ee6:	0943      	lsrs	r3, r0, #5
  400ee8:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
  400eec:	f203 7307 	addw	r3, r3, #1799	; 0x707
  400ef0:	025c      	lsls	r4, r3, #9
uint32_t pio_configure_pin(uint32_t ul_pin, const uint32_t ul_flags)
{
	Pio *p_pio = pio_get_pin_group(ul_pin);

	/* Configure pins */
	switch (ul_flags & PIO_TYPE_Msk) {
  400ef2:	f001 43f0 	and.w	r3, r1, #2013265920	; 0x78000000
  400ef6:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
  400efa:	d047      	beq.n	400f8c <pio_configure_pin+0xac>
  400efc:	d809      	bhi.n	400f12 <pio_configure_pin+0x32>
  400efe:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
  400f02:	d021      	beq.n	400f48 <pio_configure_pin+0x68>
  400f04:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
  400f08:	d02f      	beq.n	400f6a <pio_configure_pin+0x8a>
  400f0a:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
  400f0e:	d16f      	bne.n	400ff0 <pio_configure_pin+0x110>
  400f10:	e009      	b.n	400f26 <pio_configure_pin+0x46>
  400f12:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
  400f16:	d055      	beq.n	400fc4 <pio_configure_pin+0xe4>
  400f18:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  400f1c:	d052      	beq.n	400fc4 <pio_configure_pin+0xe4>
  400f1e:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
  400f22:	d044      	beq.n	400fae <pio_configure_pin+0xce>
  400f24:	e064      	b.n	400ff0 <pio_configure_pin+0x110>
	case PIO_TYPE_PIO_PERIPH_A:
		pio_set_peripheral(p_pio, PIO_PERIPH_A, (1 << (ul_pin & 0x1F)));
  400f26:	f000 001f 	and.w	r0, r0, #31
  400f2a:	2601      	movs	r6, #1
  400f2c:	4086      	lsls	r6, r0
  400f2e:	4632      	mov	r2, r6
  400f30:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  400f34:	4620      	mov	r0, r4
  400f36:	4b30      	ldr	r3, [pc, #192]	; (400ff8 <pio_configure_pin+0x118>)
  400f38:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  400f3a:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
  400f3e:	bf14      	ite	ne
  400f40:	6666      	strne	r6, [r4, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  400f42:	6626      	streq	r6, [r4, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
  400f44:	2001      	movs	r0, #1
  400f46:	e054      	b.n	400ff2 <pio_configure_pin+0x112>
		pio_set_peripheral(p_pio, PIO_PERIPH_A, (1 << (ul_pin & 0x1F)));
		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
				(ul_flags & PIO_PULLUP));
		break;
	case PIO_TYPE_PIO_PERIPH_B:
		pio_set_peripheral(p_pio, PIO_PERIPH_B, (1 << (ul_pin & 0x1F)));
  400f48:	f000 001f 	and.w	r0, r0, #31
  400f4c:	2601      	movs	r6, #1
  400f4e:	4086      	lsls	r6, r0
  400f50:	4632      	mov	r2, r6
  400f52:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  400f56:	4620      	mov	r0, r4
  400f58:	4b27      	ldr	r3, [pc, #156]	; (400ff8 <pio_configure_pin+0x118>)
  400f5a:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  400f5c:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
  400f60:	bf14      	ite	ne
  400f62:	6666      	strne	r6, [r4, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  400f64:	6626      	streq	r6, [r4, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
  400f66:	2001      	movs	r0, #1
  400f68:	e043      	b.n	400ff2 <pio_configure_pin+0x112>
		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
				(ul_flags & PIO_PULLUP));
		break;
#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	case PIO_TYPE_PIO_PERIPH_C:
		pio_set_peripheral(p_pio, PIO_PERIPH_C, (1 << (ul_pin & 0x1F)));
  400f6a:	f000 001f 	and.w	r0, r0, #31
  400f6e:	2601      	movs	r6, #1
  400f70:	4086      	lsls	r6, r0
  400f72:	4632      	mov	r2, r6
  400f74:	f04f 51c0 	mov.w	r1, #402653184	; 0x18000000
  400f78:	4620      	mov	r0, r4
  400f7a:	4b1f      	ldr	r3, [pc, #124]	; (400ff8 <pio_configure_pin+0x118>)
  400f7c:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  400f7e:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
  400f82:	bf14      	ite	ne
  400f84:	6666      	strne	r6, [r4, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  400f86:	6626      	streq	r6, [r4, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
  400f88:	2001      	movs	r0, #1
  400f8a:	e032      	b.n	400ff2 <pio_configure_pin+0x112>
		pio_set_peripheral(p_pio, PIO_PERIPH_C, (1 << (ul_pin & 0x1F)));
		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
				(ul_flags & PIO_PULLUP));
		break;
	case PIO_TYPE_PIO_PERIPH_D:
		pio_set_peripheral(p_pio, PIO_PERIPH_D, (1 << (ul_pin & 0x1F)));
  400f8c:	f000 001f 	and.w	r0, r0, #31
  400f90:	2601      	movs	r6, #1
  400f92:	4086      	lsls	r6, r0
  400f94:	4632      	mov	r2, r6
  400f96:	f04f 5100 	mov.w	r1, #536870912	; 0x20000000
  400f9a:	4620      	mov	r0, r4
  400f9c:	4b16      	ldr	r3, [pc, #88]	; (400ff8 <pio_configure_pin+0x118>)
  400f9e:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  400fa0:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
  400fa4:	bf14      	ite	ne
  400fa6:	6666      	strne	r6, [r4, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  400fa8:	6626      	streq	r6, [r4, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
  400faa:	2001      	movs	r0, #1
  400fac:	e021      	b.n	400ff2 <pio_configure_pin+0x112>
				(ul_flags & PIO_PULLUP));
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
  400fae:	f000 011f 	and.w	r1, r0, #31
  400fb2:	2601      	movs	r6, #1
  400fb4:	462a      	mov	r2, r5
  400fb6:	fa06 f101 	lsl.w	r1, r6, r1
  400fba:	4620      	mov	r0, r4
  400fbc:	4b0f      	ldr	r3, [pc, #60]	; (400ffc <pio_configure_pin+0x11c>)
  400fbe:	4798      	blx	r3

	default:
		return 0;
	}

	return 1;
  400fc0:	4630      	mov	r0, r6
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
		break;
  400fc2:	e016      	b.n	400ff2 <pio_configure_pin+0x112>

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
  400fc4:	f005 5260 	and.w	r2, r5, #939524096	; 0x38000000
  400fc8:	f000 011f 	and.w	r1, r0, #31
  400fcc:	2601      	movs	r6, #1
  400fce:	ea05 0306 	and.w	r3, r5, r6
  400fd2:	9300      	str	r3, [sp, #0]
  400fd4:	f3c5 0380 	ubfx	r3, r5, #2, #1
  400fd8:	f1b2 5f60 	cmp.w	r2, #939524096	; 0x38000000
  400fdc:	bf14      	ite	ne
  400fde:	2200      	movne	r2, #0
  400fe0:	2201      	moveq	r2, #1
  400fe2:	fa06 f101 	lsl.w	r1, r6, r1
  400fe6:	4620      	mov	r0, r4
  400fe8:	4c05      	ldr	r4, [pc, #20]	; (401000 <pio_configure_pin+0x120>)
  400fea:	47a0      	blx	r4

	default:
		return 0;
	}

	return 1;
  400fec:	4630      	mov	r0, r6
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
				(ul_flags & PIO_PULLUP) ? 1 : 0);
		break;
  400fee:	e000      	b.n	400ff2 <pio_configure_pin+0x112>

	default:
		return 0;
  400ff0:	2000      	movs	r0, #0
	}

	return 1;
}
  400ff2:	b002      	add	sp, #8
  400ff4:	bd70      	pop	{r4, r5, r6, pc}
  400ff6:	bf00      	nop
  400ff8:	00400dad 	.word	0x00400dad
  400ffc:	00400e3d 	.word	0x00400e3d
  401000:	00400e71 	.word	0x00400e71

00401004 <pio_configure_pin_group>:
 *
 * \return Whether the pin(s) have been configured properly.
 */
uint32_t pio_configure_pin_group(Pio *p_pio,
		uint32_t ul_mask, const uint32_t ul_flags)
{
  401004:	b570      	push	{r4, r5, r6, lr}
  401006:	b082      	sub	sp, #8
  401008:	4605      	mov	r5, r0
  40100a:	460e      	mov	r6, r1
  40100c:	4614      	mov	r4, r2
	/* Configure pins */
	switch (ul_flags & PIO_TYPE_Msk) {
  40100e:	f002 43f0 	and.w	r3, r2, #2013265920	; 0x78000000
  401012:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
  401016:	d038      	beq.n	40108a <pio_configure_pin_group+0x86>
  401018:	d809      	bhi.n	40102e <pio_configure_pin_group+0x2a>
  40101a:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
  40101e:	d01c      	beq.n	40105a <pio_configure_pin_group+0x56>
  401020:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
  401024:	d025      	beq.n	401072 <pio_configure_pin_group+0x6e>
  401026:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
  40102a:	d150      	bne.n	4010ce <pio_configure_pin_group+0xca>
  40102c:	e009      	b.n	401042 <pio_configure_pin_group+0x3e>
  40102e:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
  401032:	d03a      	beq.n	4010aa <pio_configure_pin_group+0xa6>
  401034:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  401038:	d037      	beq.n	4010aa <pio_configure_pin_group+0xa6>
  40103a:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
  40103e:	d030      	beq.n	4010a2 <pio_configure_pin_group+0x9e>
  401040:	e045      	b.n	4010ce <pio_configure_pin_group+0xca>
	case PIO_TYPE_PIO_PERIPH_A:
		pio_set_peripheral(p_pio, PIO_PERIPH_A, ul_mask);
  401042:	460a      	mov	r2, r1
  401044:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  401048:	4b22      	ldr	r3, [pc, #136]	; (4010d4 <pio_configure_pin_group+0xd0>)
  40104a:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  40104c:	f014 0f01 	tst.w	r4, #1
		p_pio->PIO_PUER = ul_mask;
  401050:	bf14      	ite	ne
  401052:	666e      	strne	r6, [r5, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  401054:	662e      	streq	r6, [r5, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
  401056:	2001      	movs	r0, #1
  401058:	e03a      	b.n	4010d0 <pio_configure_pin_group+0xcc>
	case PIO_TYPE_PIO_PERIPH_A:
		pio_set_peripheral(p_pio, PIO_PERIPH_A, ul_mask);
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
		break;
	case PIO_TYPE_PIO_PERIPH_B:
		pio_set_peripheral(p_pio, PIO_PERIPH_B, ul_mask);
  40105a:	460a      	mov	r2, r1
  40105c:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  401060:	4b1c      	ldr	r3, [pc, #112]	; (4010d4 <pio_configure_pin_group+0xd0>)
  401062:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  401064:	f014 0f01 	tst.w	r4, #1
		p_pio->PIO_PUER = ul_mask;
  401068:	bf14      	ite	ne
  40106a:	666e      	strne	r6, [r5, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  40106c:	662e      	streq	r6, [r5, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
  40106e:	2001      	movs	r0, #1
  401070:	e02e      	b.n	4010d0 <pio_configure_pin_group+0xcc>
		pio_set_peripheral(p_pio, PIO_PERIPH_B, ul_mask);
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
		break;
#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	case PIO_TYPE_PIO_PERIPH_C:
		pio_set_peripheral(p_pio, PIO_PERIPH_C, ul_mask);
  401072:	460a      	mov	r2, r1
  401074:	f04f 51c0 	mov.w	r1, #402653184	; 0x18000000
  401078:	4b16      	ldr	r3, [pc, #88]	; (4010d4 <pio_configure_pin_group+0xd0>)
  40107a:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  40107c:	f014 0f01 	tst.w	r4, #1
		p_pio->PIO_PUER = ul_mask;
  401080:	bf14      	ite	ne
  401082:	666e      	strne	r6, [r5, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  401084:	662e      	streq	r6, [r5, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
  401086:	2001      	movs	r0, #1
  401088:	e022      	b.n	4010d0 <pio_configure_pin_group+0xcc>
	case PIO_TYPE_PIO_PERIPH_C:
		pio_set_peripheral(p_pio, PIO_PERIPH_C, ul_mask);
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
		break;
	case PIO_TYPE_PIO_PERIPH_D:
		pio_set_peripheral(p_pio, PIO_PERIPH_D, ul_mask);
  40108a:	460a      	mov	r2, r1
  40108c:	f04f 5100 	mov.w	r1, #536870912	; 0x20000000
  401090:	4b10      	ldr	r3, [pc, #64]	; (4010d4 <pio_configure_pin_group+0xd0>)
  401092:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  401094:	f014 0f01 	tst.w	r4, #1
		p_pio->PIO_PUER = ul_mask;
  401098:	bf14      	ite	ne
  40109a:	666e      	strne	r6, [r5, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  40109c:	662e      	streq	r6, [r5, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
  40109e:	2001      	movs	r0, #1
  4010a0:	e016      	b.n	4010d0 <pio_configure_pin_group+0xcc>
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, ul_mask, ul_flags);
  4010a2:	4b0d      	ldr	r3, [pc, #52]	; (4010d8 <pio_configure_pin_group+0xd4>)
  4010a4:	4798      	blx	r3

	default:
		return 0;
	}

	return 1;
  4010a6:	2001      	movs	r0, #1
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, ul_mask, ul_flags);
		break;
  4010a8:	e012      	b.n	4010d0 <pio_configure_pin_group+0xcc>

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, ul_mask,
  4010aa:	f004 5260 	and.w	r2, r4, #939524096	; 0x38000000
  4010ae:	f004 0301 	and.w	r3, r4, #1
  4010b2:	9300      	str	r3, [sp, #0]
  4010b4:	f3c4 0380 	ubfx	r3, r4, #2, #1
  4010b8:	f1b2 5f60 	cmp.w	r2, #939524096	; 0x38000000
  4010bc:	bf14      	ite	ne
  4010be:	2200      	movne	r2, #0
  4010c0:	2201      	moveq	r2, #1
  4010c2:	4631      	mov	r1, r6
  4010c4:	4628      	mov	r0, r5
  4010c6:	4c05      	ldr	r4, [pc, #20]	; (4010dc <pio_configure_pin_group+0xd8>)
  4010c8:	47a0      	blx	r4

	default:
		return 0;
	}

	return 1;
  4010ca:	2001      	movs	r0, #1
		pio_set_output(p_pio, ul_mask,
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
				(ul_flags & PIO_PULLUP) ? 1 : 0);
		break;
  4010cc:	e000      	b.n	4010d0 <pio_configure_pin_group+0xcc>

	default:
		return 0;
  4010ce:	2000      	movs	r0, #0
	}

	return 1;
}
  4010d0:	b002      	add	sp, #8
  4010d2:	bd70      	pop	{r4, r5, r6, pc}
  4010d4:	00400dad 	.word	0x00400dad
  4010d8:	00400e3d 	.word	0x00400e3d
  4010dc:	00400e71 	.word	0x00400e71

004010e0 <pio_handler_process>:
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
{
  4010e0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  4010e4:	4681      	mov	r9, r0
  4010e6:	4688      	mov	r8, r1
	uint32_t status;
	uint32_t i;

	/* Read PIO controller status */
	status = pio_get_interrupt_status(p_pio);
  4010e8:	4b12      	ldr	r3, [pc, #72]	; (401134 <pio_handler_process+0x54>)
  4010ea:	4798      	blx	r3
  4010ec:	4605      	mov	r5, r0
	status &= pio_get_interrupt_mask(p_pio);
  4010ee:	4648      	mov	r0, r9
  4010f0:	4b11      	ldr	r3, [pc, #68]	; (401138 <pio_handler_process+0x58>)
  4010f2:	4798      	blx	r3

	/* Check pending events */
	if (status != 0) {
  4010f4:	4005      	ands	r5, r0
  4010f6:	d013      	beq.n	401120 <pio_handler_process+0x40>
  4010f8:	4c10      	ldr	r4, [pc, #64]	; (40113c <pio_handler_process+0x5c>)
  4010fa:	f104 0660 	add.w	r6, r4, #96	; 0x60
		/* Find triggering source */
		i = 0;
		while (status != 0) {
			/* Source is configured on the same controller */
			if (gs_interrupt_sources[i].id == ul_id) {
  4010fe:	6823      	ldr	r3, [r4, #0]
  401100:	4543      	cmp	r3, r8
  401102:	d108      	bne.n	401116 <pio_handler_process+0x36>
				/* Source has PIOs whose statuses have changed */
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  401104:	6861      	ldr	r1, [r4, #4]
  401106:	4229      	tst	r1, r5
  401108:	d005      	beq.n	401116 <pio_handler_process+0x36>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  40110a:	68e3      	ldr	r3, [r4, #12]
  40110c:	4640      	mov	r0, r8
  40110e:	4798      	blx	r3
							gs_interrupt_sources[i].mask);
					status &= ~(gs_interrupt_sources[i].mask);
  401110:	6863      	ldr	r3, [r4, #4]
  401112:	ea25 0503 	bic.w	r5, r5, r3
				}
			}
			i++;
			if (i >= MAX_INTERRUPT_SOURCES) {
  401116:	42b4      	cmp	r4, r6
  401118:	d002      	beq.n	401120 <pio_handler_process+0x40>
  40111a:	3410      	adds	r4, #16

	/* Check pending events */
	if (status != 0) {
		/* Find triggering source */
		i = 0;
		while (status != 0) {
  40111c:	2d00      	cmp	r5, #0
  40111e:	d1ee      	bne.n	4010fe <pio_handler_process+0x1e>
		}
	}

	/* Check capture events */
#if (SAM3S || SAM4S || SAM4E)
	if (pio_capture_enable_flag) {
  401120:	4b07      	ldr	r3, [pc, #28]	; (401140 <pio_handler_process+0x60>)
  401122:	681b      	ldr	r3, [r3, #0]
  401124:	b123      	cbz	r3, 401130 <pio_handler_process+0x50>
		if (pio_capture_handler) {
  401126:	4b07      	ldr	r3, [pc, #28]	; (401144 <pio_handler_process+0x64>)
  401128:	681b      	ldr	r3, [r3, #0]
  40112a:	b10b      	cbz	r3, 401130 <pio_handler_process+0x50>
			pio_capture_handler(p_pio);
  40112c:	4648      	mov	r0, r9
  40112e:	4798      	blx	r3
  401130:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  401134:	00400e99 	.word	0x00400e99
  401138:	00400e9d 	.word	0x00400e9d
  40113c:	20000c90 	.word	0x20000c90
  401140:	20000d44 	.word	0x20000d44
  401144:	20000c8c 	.word	0x20000c8c

00401148 <PIOA_Handler>:
/**
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
  401148:	b508      	push	{r3, lr}
	pio_handler_process(PIOA, ID_PIOA);
  40114a:	210b      	movs	r1, #11
  40114c:	4801      	ldr	r0, [pc, #4]	; (401154 <PIOA_Handler+0xc>)
  40114e:	4b02      	ldr	r3, [pc, #8]	; (401158 <PIOA_Handler+0x10>)
  401150:	4798      	blx	r3
  401152:	bd08      	pop	{r3, pc}
  401154:	400e0e00 	.word	0x400e0e00
  401158:	004010e1 	.word	0x004010e1

0040115c <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
  40115c:	b508      	push	{r3, lr}
    pio_handler_process(PIOB, ID_PIOB);
  40115e:	210c      	movs	r1, #12
  401160:	4801      	ldr	r0, [pc, #4]	; (401168 <PIOB_Handler+0xc>)
  401162:	4b02      	ldr	r3, [pc, #8]	; (40116c <PIOB_Handler+0x10>)
  401164:	4798      	blx	r3
  401166:	bd08      	pop	{r3, pc}
  401168:	400e1000 	.word	0x400e1000
  40116c:	004010e1 	.word	0x004010e1

00401170 <PIOC_Handler>:
/**
 * \brief Parallel IO Controller C interrupt handler.
 * Redefined PIOC interrupt handler for NVIC interrupt table.
 */
void PIOC_Handler(void)
{
  401170:	b508      	push	{r3, lr}
	pio_handler_process(PIOC, ID_PIOC);
  401172:	210d      	movs	r1, #13
  401174:	4801      	ldr	r0, [pc, #4]	; (40117c <PIOC_Handler+0xc>)
  401176:	4b02      	ldr	r3, [pc, #8]	; (401180 <PIOC_Handler+0x10>)
  401178:	4798      	blx	r3
  40117a:	bd08      	pop	{r3, pc}
  40117c:	400e1200 	.word	0x400e1200
  401180:	004010e1 	.word	0x004010e1

00401184 <pmc_switch_mck_to_pllack>:
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
  401184:	4a18      	ldr	r2, [pc, #96]	; (4011e8 <pmc_switch_mck_to_pllack+0x64>)
  401186:	6b13      	ldr	r3, [r2, #48]	; 0x30
  401188:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  40118c:	4318      	orrs	r0, r3
  40118e:	6310      	str	r0, [r2, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  401190:	6e93      	ldr	r3, [r2, #104]	; 0x68
  401192:	f013 0f08 	tst.w	r3, #8
  401196:	d003      	beq.n	4011a0 <pmc_switch_mck_to_pllack+0x1c>
  401198:	e009      	b.n	4011ae <pmc_switch_mck_to_pllack+0x2a>
			--ul_timeout) {
		if (ul_timeout == 0) {
  40119a:	3b01      	subs	r3, #1
  40119c:	d103      	bne.n	4011a6 <pmc_switch_mck_to_pllack+0x22>
  40119e:	e01e      	b.n	4011de <pmc_switch_mck_to_pllack+0x5a>
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  4011a0:	f44f 6300 	mov.w	r3, #2048	; 0x800
  4011a4:	4910      	ldr	r1, [pc, #64]	; (4011e8 <pmc_switch_mck_to_pllack+0x64>)
  4011a6:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  4011a8:	f012 0f08 	tst.w	r2, #8
  4011ac:	d0f5      	beq.n	40119a <pmc_switch_mck_to_pllack+0x16>
		if (ul_timeout == 0) {
			return 1;
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
  4011ae:	4a0e      	ldr	r2, [pc, #56]	; (4011e8 <pmc_switch_mck_to_pllack+0x64>)
  4011b0:	6b13      	ldr	r3, [r2, #48]	; 0x30
  4011b2:	f023 0303 	bic.w	r3, r3, #3
  4011b6:	f043 0302 	orr.w	r3, r3, #2
  4011ba:	6313      	str	r3, [r2, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  4011bc:	6e90      	ldr	r0, [r2, #104]	; 0x68
  4011be:	f010 0008 	ands.w	r0, r0, #8
  4011c2:	d004      	beq.n	4011ce <pmc_switch_mck_to_pllack+0x4a>
		if (ul_timeout == 0) {
			return 1;
		}
	}

	return 0;
  4011c4:	2000      	movs	r0, #0
  4011c6:	4770      	bx	lr
	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
		if (ul_timeout == 0) {
  4011c8:	3b01      	subs	r3, #1
  4011ca:	d103      	bne.n	4011d4 <pmc_switch_mck_to_pllack+0x50>
  4011cc:	e009      	b.n	4011e2 <pmc_switch_mck_to_pllack+0x5e>
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  4011ce:	f44f 6300 	mov.w	r3, #2048	; 0x800
  4011d2:	4905      	ldr	r1, [pc, #20]	; (4011e8 <pmc_switch_mck_to_pllack+0x64>)
  4011d4:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  4011d6:	f012 0f08 	tst.w	r2, #8
  4011da:	d0f5      	beq.n	4011c8 <pmc_switch_mck_to_pllack+0x44>
  4011dc:	4770      	bx	lr

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
		if (ul_timeout == 0) {
			return 1;
  4011de:	2001      	movs	r0, #1
  4011e0:	4770      	bx	lr
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
		if (ul_timeout == 0) {
			return 1;
  4011e2:	2001      	movs	r0, #1
		}
	}

	return 0;
}
  4011e4:	4770      	bx	lr
  4011e6:	bf00      	nop
  4011e8:	400e0400 	.word	0x400e0400

004011ec <pmc_switch_mainck_to_xtal>:
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
  4011ec:	b138      	cbz	r0, 4011fe <pmc_switch_mainck_to_xtal+0x12>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  4011ee:	4911      	ldr	r1, [pc, #68]	; (401234 <pmc_switch_mainck_to_xtal+0x48>)
  4011f0:	6a0b      	ldr	r3, [r1, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
  4011f2:	4a11      	ldr	r2, [pc, #68]	; (401238 <pmc_switch_mainck_to_xtal+0x4c>)
  4011f4:	401a      	ands	r2, r3
  4011f6:	4b11      	ldr	r3, [pc, #68]	; (40123c <pmc_switch_mainck_to_xtal+0x50>)
  4011f8:	4313      	orrs	r3, r2
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  4011fa:	620b      	str	r3, [r1, #32]
  4011fc:	4770      	bx	lr
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  4011fe:	480d      	ldr	r0, [pc, #52]	; (401234 <pmc_switch_mainck_to_xtal+0x48>)
  401200:	6a02      	ldr	r2, [r0, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  401202:	0209      	lsls	r1, r1, #8
  401204:	b289      	uxth	r1, r1
  401206:	f422 135c 	bic.w	r3, r2, #3604480	; 0x370000
  40120a:	f023 0303 	bic.w	r3, r3, #3
  40120e:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  401212:	f043 0301 	orr.w	r3, r3, #1
  401216:	430b      	orrs	r3, r1
	if (ul_bypass) {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  401218:	6203      	str	r3, [r0, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
  40121a:	4602      	mov	r2, r0
  40121c:	6e93      	ldr	r3, [r2, #104]	; 0x68
  40121e:	f013 0f01 	tst.w	r3, #1
  401222:	d0fb      	beq.n	40121c <pmc_switch_mainck_to_xtal+0x30>

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
  401224:	4a03      	ldr	r2, [pc, #12]	; (401234 <pmc_switch_mainck_to_xtal+0x48>)
  401226:	6a13      	ldr	r3, [r2, #32]
  401228:	f043 739b 	orr.w	r3, r3, #20316160	; 0x1360000
  40122c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
  401230:	6213      	str	r3, [r2, #32]
  401232:	4770      	bx	lr
  401234:	400e0400 	.word	0x400e0400
  401238:	fec8fffc 	.word	0xfec8fffc
  40123c:	01370002 	.word	0x01370002

00401240 <pmc_osc_is_ready_mainck>:
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
  401240:	4b02      	ldr	r3, [pc, #8]	; (40124c <pmc_osc_is_ready_mainck+0xc>)
  401242:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  401244:	f400 3080 	and.w	r0, r0, #65536	; 0x10000
  401248:	4770      	bx	lr
  40124a:	bf00      	nop
  40124c:	400e0400 	.word	0x400e0400

00401250 <pmc_disable_pllack>:
void pmc_disable_pllack(void)
{
#if (SAM4C || SAM4CM || SAM4CP || SAMG)
	PMC->CKGR_PLLAR = CKGR_PLLAR_MULA(0);
#else
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
  401250:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
  401254:	4b01      	ldr	r3, [pc, #4]	; (40125c <pmc_disable_pllack+0xc>)
  401256:	629a      	str	r2, [r3, #40]	; 0x28
  401258:	4770      	bx	lr
  40125a:	bf00      	nop
  40125c:	400e0400 	.word	0x400e0400

00401260 <pmc_is_locked_pllack>:
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
	return (PMC->PMC_SR & PMC_SR_LOCKA);
  401260:	4b02      	ldr	r3, [pc, #8]	; (40126c <pmc_is_locked_pllack+0xc>)
  401262:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  401264:	f000 0002 	and.w	r0, r0, #2
  401268:	4770      	bx	lr
  40126a:	bf00      	nop
  40126c:	400e0400 	.word	0x400e0400

00401270 <pmc_enable_periph_clk>:
 * \retval 0 Success.
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
	if (ul_id > MAX_PERIPH_ID) {
  401270:	2822      	cmp	r0, #34	; 0x22
  401272:	d81e      	bhi.n	4012b2 <pmc_enable_periph_clk+0x42>
		return 1;
	}

	if (ul_id < 32) {
  401274:	281f      	cmp	r0, #31
  401276:	d80c      	bhi.n	401292 <pmc_enable_periph_clk+0x22>
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
  401278:	4b11      	ldr	r3, [pc, #68]	; (4012c0 <pmc_enable_periph_clk+0x50>)
  40127a:	699a      	ldr	r2, [r3, #24]
  40127c:	2301      	movs	r3, #1
  40127e:	4083      	lsls	r3, r0
  401280:	4393      	bics	r3, r2
  401282:	d018      	beq.n	4012b6 <pmc_enable_periph_clk+0x46>
			PMC->PMC_PCER0 = 1 << ul_id;
  401284:	2301      	movs	r3, #1
  401286:	fa03 f000 	lsl.w	r0, r3, r0
  40128a:	4b0d      	ldr	r3, [pc, #52]	; (4012c0 <pmc_enable_periph_clk+0x50>)
  40128c:	6118      	str	r0, [r3, #16]
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
  40128e:	2000      	movs	r0, #0
  401290:	4770      	bx	lr
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
			PMC->PMC_PCER0 = 1 << ul_id;
		}
#if (SAM3S || SAM3XA || SAM4S || SAM4E || SAM4C || SAM4CM || SAM4CP || SAMG55 || SAMV71 || SAMV70 || SAME70 || SAMS70)
	} else {
		ul_id -= 32;
  401292:	3820      	subs	r0, #32
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
  401294:	4b0a      	ldr	r3, [pc, #40]	; (4012c0 <pmc_enable_periph_clk+0x50>)
  401296:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
  40129a:	2301      	movs	r3, #1
  40129c:	4083      	lsls	r3, r0
  40129e:	4393      	bics	r3, r2
  4012a0:	d00b      	beq.n	4012ba <pmc_enable_periph_clk+0x4a>
			PMC->PMC_PCER1 = 1 << ul_id;
  4012a2:	2301      	movs	r3, #1
  4012a4:	fa03 f000 	lsl.w	r0, r3, r0
  4012a8:	4b05      	ldr	r3, [pc, #20]	; (4012c0 <pmc_enable_periph_clk+0x50>)
  4012aa:	f8c3 0100 	str.w	r0, [r3, #256]	; 0x100
		}
#endif
	}

	return 0;
  4012ae:	2000      	movs	r0, #0
  4012b0:	4770      	bx	lr
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
	if (ul_id > MAX_PERIPH_ID) {
		return 1;
  4012b2:	2001      	movs	r0, #1
  4012b4:	4770      	bx	lr
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
  4012b6:	2000      	movs	r0, #0
  4012b8:	4770      	bx	lr
  4012ba:	2000      	movs	r0, #0
}
  4012bc:	4770      	bx	lr
  4012be:	bf00      	nop
  4012c0:	400e0400 	.word	0x400e0400

004012c4 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
  4012c4:	e7fe      	b.n	4012c4 <Dummy_Handler>
  4012c6:	bf00      	nop

004012c8 <Reset_Handler>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
{
  4012c8:	b508      	push	{r3, lr}

	/* Initialize the relocate segment */
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc > pDest) {
  4012ca:	4b20      	ldr	r3, [pc, #128]	; (40134c <Reset_Handler+0x84>)
  4012cc:	4a20      	ldr	r2, [pc, #128]	; (401350 <Reset_Handler+0x88>)
  4012ce:	429a      	cmp	r2, r3
  4012d0:	d912      	bls.n	4012f8 <Reset_Handler+0x30>
		for (; pDest < &_erelocate;) {
  4012d2:	4b20      	ldr	r3, [pc, #128]	; (401354 <Reset_Handler+0x8c>)
  4012d4:	4a1d      	ldr	r2, [pc, #116]	; (40134c <Reset_Handler+0x84>)
  4012d6:	429a      	cmp	r2, r3
  4012d8:	d21e      	bcs.n	401318 <Reset_Handler+0x50>
  4012da:	4611      	mov	r1, r2
  4012dc:	3b01      	subs	r3, #1
  4012de:	1a9b      	subs	r3, r3, r2
  4012e0:	f023 0303 	bic.w	r3, r3, #3
  4012e4:	3304      	adds	r3, #4
  4012e6:	4a1a      	ldr	r2, [pc, #104]	; (401350 <Reset_Handler+0x88>)
  4012e8:	4413      	add	r3, r2
			*pDest++ = *pSrc++;
  4012ea:	f852 0b04 	ldr.w	r0, [r2], #4
  4012ee:	f841 0b04 	str.w	r0, [r1], #4
	/* Initialize the relocate segment */
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc > pDest) {
		for (; pDest < &_erelocate;) {
  4012f2:	429a      	cmp	r2, r3
  4012f4:	d1f9      	bne.n	4012ea <Reset_Handler+0x22>
  4012f6:	e00f      	b.n	401318 <Reset_Handler+0x50>
			*pDest++ = *pSrc++;
		}
	} else if (pSrc < pDest) {
  4012f8:	4b14      	ldr	r3, [pc, #80]	; (40134c <Reset_Handler+0x84>)
  4012fa:	4a15      	ldr	r2, [pc, #84]	; (401350 <Reset_Handler+0x88>)
  4012fc:	429a      	cmp	r2, r3
  4012fe:	d20b      	bcs.n	401318 <Reset_Handler+0x50>
		uint32_t nb_bytes = (uint32_t)&_erelocate - (uint32_t)&_srelocate;
  401300:	4b14      	ldr	r3, [pc, #80]	; (401354 <Reset_Handler+0x8c>)
  401302:	4a12      	ldr	r2, [pc, #72]	; (40134c <Reset_Handler+0x84>)
  401304:	1a9a      	subs	r2, r3, r2
  401306:	4814      	ldr	r0, [pc, #80]	; (401358 <Reset_Handler+0x90>)
		pSrc = (uint32_t*)((uint32_t)pSrc + nb_bytes) - 1;
  401308:	1811      	adds	r1, r2, r0
		pDest = (uint32_t*)((uint32_t)pDest + nb_bytes) - 1;
		for (;nb_bytes;nb_bytes -= 4) {
  40130a:	b12a      	cbz	r2, 401318 <Reset_Handler+0x50>
			*pDest-- = *pSrc--;
  40130c:	f851 2904 	ldr.w	r2, [r1], #-4
  401310:	f843 2d04 	str.w	r2, [r3, #-4]!
		}
	} else if (pSrc < pDest) {
		uint32_t nb_bytes = (uint32_t)&_erelocate - (uint32_t)&_srelocate;
		pSrc = (uint32_t*)((uint32_t)pSrc + nb_bytes) - 1;
		pDest = (uint32_t*)((uint32_t)pDest + nb_bytes) - 1;
		for (;nb_bytes;nb_bytes -= 4) {
  401314:	4281      	cmp	r1, r0
  401316:	d1f9      	bne.n	40130c <Reset_Handler+0x44>

    No Operation does nothing. This instruction can be used for code alignment purposes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __NOP(void)
{
  __ASM volatile ("nop");
  401318:	bf00      	nop
		}
	}
	__NOP();

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
  40131a:	4b10      	ldr	r3, [pc, #64]	; (40135c <Reset_Handler+0x94>)
  40131c:	4a10      	ldr	r2, [pc, #64]	; (401360 <Reset_Handler+0x98>)
  40131e:	429a      	cmp	r2, r3
  401320:	d20b      	bcs.n	40133a <Reset_Handler+0x72>
  401322:	1d13      	adds	r3, r2, #4
  401324:	4a0f      	ldr	r2, [pc, #60]	; (401364 <Reset_Handler+0x9c>)
  401326:	1ad2      	subs	r2, r2, r3
  401328:	f022 0203 	bic.w	r2, r2, #3
  40132c:	441a      	add	r2, r3
  40132e:	3b04      	subs	r3, #4
		*pDest++ = 0;
  401330:	2100      	movs	r1, #0
  401332:	f843 1b04 	str.w	r1, [r3], #4
		}
	}
	__NOP();

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
  401336:	429a      	cmp	r2, r3
  401338:	d1fb      	bne.n	401332 <Reset_Handler+0x6a>
		*pDest++ = 0;
	}

	/* Set the vector table base address */
	pSrc = (uint32_t *) & _sfixed;
	SCB->VTOR = ((uint32_t) pSrc);
  40133a:	4b0b      	ldr	r3, [pc, #44]	; (401368 <Reset_Handler+0xa0>)
  40133c:	4a0b      	ldr	r2, [pc, #44]	; (40136c <Reset_Handler+0xa4>)
  40133e:	609a      	str	r2, [r3, #8]

	/* Initialize the C library */
	__libc_init_array();
  401340:	4b0b      	ldr	r3, [pc, #44]	; (401370 <Reset_Handler+0xa8>)
  401342:	4798      	blx	r3

	/* Branch to main function */
	main();
  401344:	4b0b      	ldr	r3, [pc, #44]	; (401374 <Reset_Handler+0xac>)
  401346:	4798      	blx	r3
  401348:	e7fe      	b.n	401348 <Reset_Handler+0x80>
  40134a:	bf00      	nop
  40134c:	20000000 	.word	0x20000000
  401350:	00407f20 	.word	0x00407f20
  401354:	200008ac 	.word	0x200008ac
  401358:	00407f1c 	.word	0x00407f1c
  40135c:	20000d5c 	.word	0x20000d5c
  401360:	200008ac 	.word	0x200008ac
  401364:	20000d5f 	.word	0x20000d5f
  401368:	e000ed00 	.word	0xe000ed00
  40136c:	00400000 	.word	0x00400000
  401370:	00401c75 	.word	0x00401c75
  401374:	00401b91 	.word	0x00401b91

00401378 <SystemCoreClockUpdate>:
 * \brief Get Core Clock Frequency.
 */
void SystemCoreClockUpdate( void )
{
	/* Determine clock frequency according to clock register values */
	switch ( PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk ) {
  401378:	4b3d      	ldr	r3, [pc, #244]	; (401470 <SystemCoreClockUpdate+0xf8>)
  40137a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  40137c:	f003 0303 	and.w	r3, r3, #3
  401380:	2b03      	cmp	r3, #3
  401382:	d85d      	bhi.n	401440 <SystemCoreClockUpdate+0xc8>
  401384:	e8df f003 	tbb	[pc, r3]
  401388:	2b2b0e02 	.word	0x2b2b0e02
	case PMC_MCKR_CSS_SLOW_CLK: /* Slow clock */
			if ( SUPC->SUPC_SR & SUPC_SR_OSCSEL ) {
  40138c:	4b39      	ldr	r3, [pc, #228]	; (401474 <SystemCoreClockUpdate+0xfc>)
  40138e:	695b      	ldr	r3, [r3, #20]
  401390:	f013 0f80 	tst.w	r3, #128	; 0x80
				SystemCoreClock = CHIP_FREQ_XTAL_32K;
  401394:	bf14      	ite	ne
  401396:	f44f 4200 	movne.w	r2, #32768	; 0x8000
			} else {
				SystemCoreClock = CHIP_FREQ_SLCK_RC;
  40139a:	f44f 42fa 	moveq.w	r2, #32000	; 0x7d00
  40139e:	4b36      	ldr	r3, [pc, #216]	; (401478 <SystemCoreClockUpdate+0x100>)
  4013a0:	601a      	str	r2, [r3, #0]
  4013a2:	e04d      	b.n	401440 <SystemCoreClockUpdate+0xc8>
			}
		break;
		
	case PMC_MCKR_CSS_MAIN_CLK: /* Main clock */
		if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL ) {
  4013a4:	4b32      	ldr	r3, [pc, #200]	; (401470 <SystemCoreClockUpdate+0xf8>)
  4013a6:	6a1b      	ldr	r3, [r3, #32]
  4013a8:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  4013ac:	d003      	beq.n	4013b6 <SystemCoreClockUpdate+0x3e>
			SystemCoreClock = CHIP_FREQ_XTAL;
  4013ae:	4a33      	ldr	r2, [pc, #204]	; (40147c <SystemCoreClockUpdate+0x104>)
  4013b0:	4b31      	ldr	r3, [pc, #196]	; (401478 <SystemCoreClockUpdate+0x100>)
  4013b2:	601a      	str	r2, [r3, #0]
  4013b4:	e044      	b.n	401440 <SystemCoreClockUpdate+0xc8>
		} else {
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  4013b6:	4a32      	ldr	r2, [pc, #200]	; (401480 <SystemCoreClockUpdate+0x108>)
  4013b8:	4b2f      	ldr	r3, [pc, #188]	; (401478 <SystemCoreClockUpdate+0x100>)
  4013ba:	601a      	str	r2, [r3, #0]
			
			switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk ) {
  4013bc:	4b2c      	ldr	r3, [pc, #176]	; (401470 <SystemCoreClockUpdate+0xf8>)
  4013be:	6a1b      	ldr	r3, [r3, #32]
  4013c0:	f003 0370 	and.w	r3, r3, #112	; 0x70
  4013c4:	2b10      	cmp	r3, #16
  4013c6:	d002      	beq.n	4013ce <SystemCoreClockUpdate+0x56>
  4013c8:	2b20      	cmp	r3, #32
  4013ca:	d004      	beq.n	4013d6 <SystemCoreClockUpdate+0x5e>
  4013cc:	e038      	b.n	401440 <SystemCoreClockUpdate+0xc8>
			case CKGR_MOR_MOSCRCF_4_MHz:
				SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
			break;
			
			case CKGR_MOR_MOSCRCF_8_MHz:
				SystemCoreClock = CHIP_FREQ_MAINCK_RC_8MHZ;
  4013ce:	4a2d      	ldr	r2, [pc, #180]	; (401484 <SystemCoreClockUpdate+0x10c>)
  4013d0:	4b29      	ldr	r3, [pc, #164]	; (401478 <SystemCoreClockUpdate+0x100>)
  4013d2:	601a      	str	r2, [r3, #0]
			break;
  4013d4:	e034      	b.n	401440 <SystemCoreClockUpdate+0xc8>
			
			case CKGR_MOR_MOSCRCF_12_MHz:
				SystemCoreClock = CHIP_FREQ_MAINCK_RC_12MHZ;
  4013d6:	4a29      	ldr	r2, [pc, #164]	; (40147c <SystemCoreClockUpdate+0x104>)
  4013d8:	4b27      	ldr	r3, [pc, #156]	; (401478 <SystemCoreClockUpdate+0x100>)
  4013da:	601a      	str	r2, [r3, #0]
			break;
  4013dc:	e030      	b.n	401440 <SystemCoreClockUpdate+0xc8>
		}
		break;
		
	case PMC_MCKR_CSS_PLLA_CLK:	/* PLLA clock */
	case PMC_MCKR_CSS_PLLB_CLK:	/* PLLB clock */
			if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL ) {
  4013de:	4b24      	ldr	r3, [pc, #144]	; (401470 <SystemCoreClockUpdate+0xf8>)
  4013e0:	6a1b      	ldr	r3, [r3, #32]
  4013e2:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  4013e6:	d003      	beq.n	4013f0 <SystemCoreClockUpdate+0x78>
				SystemCoreClock = CHIP_FREQ_XTAL;
  4013e8:	4a24      	ldr	r2, [pc, #144]	; (40147c <SystemCoreClockUpdate+0x104>)
  4013ea:	4b23      	ldr	r3, [pc, #140]	; (401478 <SystemCoreClockUpdate+0x100>)
  4013ec:	601a      	str	r2, [r3, #0]
  4013ee:	e012      	b.n	401416 <SystemCoreClockUpdate+0x9e>
			} else {
				SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  4013f0:	4a23      	ldr	r2, [pc, #140]	; (401480 <SystemCoreClockUpdate+0x108>)
  4013f2:	4b21      	ldr	r3, [pc, #132]	; (401478 <SystemCoreClockUpdate+0x100>)
  4013f4:	601a      	str	r2, [r3, #0]
				
				switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk ) {
  4013f6:	4b1e      	ldr	r3, [pc, #120]	; (401470 <SystemCoreClockUpdate+0xf8>)
  4013f8:	6a1b      	ldr	r3, [r3, #32]
  4013fa:	f003 0370 	and.w	r3, r3, #112	; 0x70
  4013fe:	2b10      	cmp	r3, #16
  401400:	d002      	beq.n	401408 <SystemCoreClockUpdate+0x90>
  401402:	2b20      	cmp	r3, #32
  401404:	d004      	beq.n	401410 <SystemCoreClockUpdate+0x98>
  401406:	e006      	b.n	401416 <SystemCoreClockUpdate+0x9e>
				case CKGR_MOR_MOSCRCF_4_MHz:
					SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
					break;
				
				case CKGR_MOR_MOSCRCF_8_MHz:
					SystemCoreClock = CHIP_FREQ_MAINCK_RC_8MHZ;
  401408:	4a1e      	ldr	r2, [pc, #120]	; (401484 <SystemCoreClockUpdate+0x10c>)
  40140a:	4b1b      	ldr	r3, [pc, #108]	; (401478 <SystemCoreClockUpdate+0x100>)
  40140c:	601a      	str	r2, [r3, #0]
					break;
  40140e:	e002      	b.n	401416 <SystemCoreClockUpdate+0x9e>
				
				case CKGR_MOR_MOSCRCF_12_MHz:
					SystemCoreClock = CHIP_FREQ_MAINCK_RC_12MHZ;
  401410:	4a1a      	ldr	r2, [pc, #104]	; (40147c <SystemCoreClockUpdate+0x104>)
  401412:	4b19      	ldr	r3, [pc, #100]	; (401478 <SystemCoreClockUpdate+0x100>)
  401414:	601a      	str	r2, [r3, #0]
				default:
					break;
				}
			}
			
			if ( (uint32_t)(PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk) ==
  401416:	4b16      	ldr	r3, [pc, #88]	; (401470 <SystemCoreClockUpdate+0xf8>)
  401418:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  40141a:	f003 0303 	and.w	r3, r3, #3
  40141e:	2b02      	cmp	r3, #2
					PMC_MCKR_CSS_PLLA_CLK ) {
				SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk)
  401420:	4a13      	ldr	r2, [pc, #76]	; (401470 <SystemCoreClockUpdate+0xf8>)
  401422:	bf07      	ittee	eq
  401424:	6a93      	ldreq	r3, [r2, #40]	; 0x28
						>> CKGR_PLLAR_MULA_Pos) + 1U);
				SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk)
  401426:	6a92      	ldreq	r2, [r2, #40]	; 0x28
						>> CKGR_PLLAR_DIVA_Pos));
			} else {
				SystemCoreClock *= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_MULB_Msk)
  401428:	6ad3      	ldrne	r3, [r2, #44]	; 0x2c
						>> CKGR_PLLBR_MULB_Pos) + 1U);
				SystemCoreClock /= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_DIVB_Msk)
  40142a:	6ad2      	ldrne	r2, [r2, #44]	; 0x2c
  40142c:	4812      	ldr	r0, [pc, #72]	; (401478 <SystemCoreClockUpdate+0x100>)
  40142e:	f3c3 410a 	ubfx	r1, r3, #16, #11
  401432:	6803      	ldr	r3, [r0, #0]
  401434:	fb01 3303 	mla	r3, r1, r3, r3
  401438:	b2d2      	uxtb	r2, r2
  40143a:	fbb3 f3f2 	udiv	r3, r3, r2
  40143e:	6003      	str	r3, [r0, #0]
		
	default:
		break;
	}

	if ( (PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3 ) {
  401440:	4b0b      	ldr	r3, [pc, #44]	; (401470 <SystemCoreClockUpdate+0xf8>)
  401442:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  401444:	f003 0370 	and.w	r3, r3, #112	; 0x70
  401448:	2b70      	cmp	r3, #112	; 0x70
  40144a:	d107      	bne.n	40145c <SystemCoreClockUpdate+0xe4>
		SystemCoreClock /= 3U;
  40144c:	4a0a      	ldr	r2, [pc, #40]	; (401478 <SystemCoreClockUpdate+0x100>)
  40144e:	6813      	ldr	r3, [r2, #0]
  401450:	490d      	ldr	r1, [pc, #52]	; (401488 <SystemCoreClockUpdate+0x110>)
  401452:	fba1 1303 	umull	r1, r3, r1, r3
  401456:	085b      	lsrs	r3, r3, #1
  401458:	6013      	str	r3, [r2, #0]
  40145a:	4770      	bx	lr
	} else {
		SystemCoreClock >>=
			((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
  40145c:	4b04      	ldr	r3, [pc, #16]	; (401470 <SystemCoreClockUpdate+0xf8>)
  40145e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
	}

	if ( (PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3 ) {
		SystemCoreClock /= 3U;
	} else {
		SystemCoreClock >>=
  401460:	4905      	ldr	r1, [pc, #20]	; (401478 <SystemCoreClockUpdate+0x100>)
  401462:	f3c3 1202 	ubfx	r2, r3, #4, #3
  401466:	680b      	ldr	r3, [r1, #0]
  401468:	40d3      	lsrs	r3, r2
  40146a:	600b      	str	r3, [r1, #0]
  40146c:	4770      	bx	lr
  40146e:	bf00      	nop
  401470:	400e0400 	.word	0x400e0400
  401474:	400e1410 	.word	0x400e1410
  401478:	20000008 	.word	0x20000008
  40147c:	00b71b00 	.word	0x00b71b00
  401480:	003d0900 	.word	0x003d0900
  401484:	007a1200 	.word	0x007a1200
  401488:	aaaaaaab 	.word	0xaaaaaaab

0040148c <system_init_flash>:
				}
			}
		}
	}
#else
	if ( ul_clk < CHIP_FREQ_FWS_0 ) {
  40148c:	4b1a      	ldr	r3, [pc, #104]	; (4014f8 <system_init_flash+0x6c>)
  40148e:	4298      	cmp	r0, r3
  401490:	d807      	bhi.n	4014a2 <system_init_flash+0x16>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  401492:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
  401496:	4a19      	ldr	r2, [pc, #100]	; (4014fc <system_init_flash+0x70>)
  401498:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  40149a:	f502 7200 	add.w	r2, r2, #512	; 0x200
  40149e:	6013      	str	r3, [r2, #0]
  4014a0:	4770      	bx	lr
	} else {
		if ( ul_clk < CHIP_FREQ_FWS_1 ) {
  4014a2:	4b17      	ldr	r3, [pc, #92]	; (401500 <system_init_flash+0x74>)
  4014a4:	4298      	cmp	r0, r3
  4014a6:	d806      	bhi.n	4014b6 <system_init_flash+0x2a>
			EFC0->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
  4014a8:	4b16      	ldr	r3, [pc, #88]	; (401504 <system_init_flash+0x78>)
  4014aa:	4a14      	ldr	r2, [pc, #80]	; (4014fc <system_init_flash+0x70>)
  4014ac:	6013      	str	r3, [r2, #0]
			EFC1->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
  4014ae:	f502 7200 	add.w	r2, r2, #512	; 0x200
  4014b2:	6013      	str	r3, [r2, #0]
  4014b4:	4770      	bx	lr
		} else {
			if ( ul_clk < CHIP_FREQ_FWS_2 ) {
  4014b6:	4b14      	ldr	r3, [pc, #80]	; (401508 <system_init_flash+0x7c>)
  4014b8:	4298      	cmp	r0, r3
  4014ba:	d806      	bhi.n	4014ca <system_init_flash+0x3e>
				EFC0->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
  4014bc:	4b13      	ldr	r3, [pc, #76]	; (40150c <system_init_flash+0x80>)
  4014be:	4a0f      	ldr	r2, [pc, #60]	; (4014fc <system_init_flash+0x70>)
  4014c0:	6013      	str	r3, [r2, #0]
				EFC1->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
  4014c2:	f502 7200 	add.w	r2, r2, #512	; 0x200
  4014c6:	6013      	str	r3, [r2, #0]
  4014c8:	4770      	bx	lr
			} else {
				if ( ul_clk < CHIP_FREQ_FWS_3 ) {
  4014ca:	4b11      	ldr	r3, [pc, #68]	; (401510 <system_init_flash+0x84>)
  4014cc:	4298      	cmp	r0, r3
  4014ce:	d806      	bhi.n	4014de <system_init_flash+0x52>
					EFC0->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
  4014d0:	4b10      	ldr	r3, [pc, #64]	; (401514 <system_init_flash+0x88>)
  4014d2:	4a0a      	ldr	r2, [pc, #40]	; (4014fc <system_init_flash+0x70>)
  4014d4:	6013      	str	r3, [r2, #0]
					EFC1->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
  4014d6:	f502 7200 	add.w	r2, r2, #512	; 0x200
  4014da:	6013      	str	r3, [r2, #0]
  4014dc:	4770      	bx	lr
				} else {
					if ( ul_clk < CHIP_FREQ_FWS_4 ) {
  4014de:	4b0e      	ldr	r3, [pc, #56]	; (401518 <system_init_flash+0x8c>)
  4014e0:	4298      	cmp	r0, r3
						EFC0->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
  4014e2:	bf94      	ite	ls
  4014e4:	f04f 2304 	movls.w	r3, #67109888	; 0x4000400
						EFC1->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
					} else {
						EFC0->EEFC_FMR = EEFC_FMR_FWS(5)|EEFC_FMR_CLOE;
  4014e8:	4b0c      	ldrhi	r3, [pc, #48]	; (40151c <system_init_flash+0x90>)
  4014ea:	4a04      	ldr	r2, [pc, #16]	; (4014fc <system_init_flash+0x70>)
  4014ec:	6013      	str	r3, [r2, #0]
						EFC1->EEFC_FMR = EEFC_FMR_FWS(5)|EEFC_FMR_CLOE;
  4014ee:	f502 7200 	add.w	r2, r2, #512	; 0x200
  4014f2:	6013      	str	r3, [r2, #0]
  4014f4:	4770      	bx	lr
  4014f6:	bf00      	nop
  4014f8:	01312cff 	.word	0x01312cff
  4014fc:	400e0a00 	.word	0x400e0a00
  401500:	026259ff 	.word	0x026259ff
  401504:	04000100 	.word	0x04000100
  401508:	039386ff 	.word	0x039386ff
  40150c:	04000200 	.word	0x04000200
  401510:	04c4b3ff 	.word	0x04c4b3ff
  401514:	04000300 	.word	0x04000300
  401518:	05f5e0ff 	.word	0x05f5e0ff
  40151c:	04000500 	.word	0x04000500

00401520 <_sbrk>:
{
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;
	int ramend = (int)&__ram_end__;

	if (heap == NULL) {
  401520:	4b09      	ldr	r3, [pc, #36]	; (401548 <_sbrk+0x28>)
  401522:	681b      	ldr	r3, [r3, #0]
  401524:	b913      	cbnz	r3, 40152c <_sbrk+0xc>
		heap = (unsigned char *)&_end;
  401526:	4a09      	ldr	r2, [pc, #36]	; (40154c <_sbrk+0x2c>)
  401528:	4b07      	ldr	r3, [pc, #28]	; (401548 <_sbrk+0x28>)
  40152a:	601a      	str	r2, [r3, #0]
	}
	prev_heap = heap;
  40152c:	4b06      	ldr	r3, [pc, #24]	; (401548 <_sbrk+0x28>)
  40152e:	681b      	ldr	r3, [r3, #0]

	if (((int)prev_heap + incr) > ramend) {
  401530:	181a      	adds	r2, r3, r0
  401532:	4907      	ldr	r1, [pc, #28]	; (401550 <_sbrk+0x30>)
  401534:	4291      	cmp	r1, r2
  401536:	db04      	blt.n	401542 <_sbrk+0x22>
		return (caddr_t) -1;	
	}

	heap += incr;
  401538:	4610      	mov	r0, r2
  40153a:	4a03      	ldr	r2, [pc, #12]	; (401548 <_sbrk+0x28>)
  40153c:	6010      	str	r0, [r2, #0]

	return (caddr_t) prev_heap;
  40153e:	4618      	mov	r0, r3
  401540:	4770      	bx	lr
		heap = (unsigned char *)&_end;
	}
	prev_heap = heap;

	if (((int)prev_heap + incr) > ramend) {
		return (caddr_t) -1;	
  401542:	f04f 30ff 	mov.w	r0, #4294967295
	}

	heap += incr;

	return (caddr_t) prev_heap;
}
  401546:	4770      	bx	lr
  401548:	20000d00 	.word	0x20000d00
  40154c:	20003d60 	.word	0x20003d60
  401550:	20027ffc 	.word	0x20027ffc

00401554 <_close>:
}

extern int _close(int file)
{
	return -1;
}
  401554:	f04f 30ff 	mov.w	r0, #4294967295
  401558:	4770      	bx	lr
  40155a:	bf00      	nop

0040155c <_fstat>:

extern int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
  40155c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
  401560:	604b      	str	r3, [r1, #4]

	return 0;
}
  401562:	2000      	movs	r0, #0
  401564:	4770      	bx	lr
  401566:	bf00      	nop

00401568 <_isatty>:

extern int _isatty(int file)
{
	return 1;
}
  401568:	2001      	movs	r0, #1
  40156a:	4770      	bx	lr

0040156c <_lseek>:

extern int _lseek(int file, int ptr, int dir)
{
	return 0;
}
  40156c:	2000      	movs	r0, #0
  40156e:	4770      	bx	lr

00401570 <usart_serial_getchar>:
 * \param p_usart   Base address of the USART instance.
 * \param data   Data to read
 *
 */
static inline void usart_serial_getchar(usart_if p_usart, uint8_t *data)
{
  401570:	b5f0      	push	{r4, r5, r6, r7, lr}
  401572:	b083      	sub	sp, #12
  401574:	4605      	mov	r5, r0
  401576:	460c      	mov	r4, r1
	uint32_t val = 0;
  401578:	2300      	movs	r3, #0
  40157a:	9301      	str	r3, [sp, #4]
	if (UART == (Uart*)p_usart) {
		while (uart_read((Uart*)p_usart, data));
	}
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
  40157c:	4b18      	ldr	r3, [pc, #96]	; (4015e0 <usart_serial_getchar+0x70>)
  40157e:	4298      	cmp	r0, r3
  401580:	d107      	bne.n	401592 <usart_serial_getchar+0x22>
		while (uart_read((Uart*)p_usart, data));
  401582:	461f      	mov	r7, r3
  401584:	4e17      	ldr	r6, [pc, #92]	; (4015e4 <usart_serial_getchar+0x74>)
  401586:	4621      	mov	r1, r4
  401588:	4638      	mov	r0, r7
  40158a:	47b0      	blx	r6
  40158c:	2800      	cmp	r0, #0
  40158e:	d1fa      	bne.n	401586 <usart_serial_getchar+0x16>
  401590:	e017      	b.n	4015c2 <usart_serial_getchar+0x52>
	}
# endif
# ifdef UART1
	if (UART1 == (Uart*)p_usart) {
  401592:	4b15      	ldr	r3, [pc, #84]	; (4015e8 <usart_serial_getchar+0x78>)
  401594:	4298      	cmp	r0, r3
  401596:	d107      	bne.n	4015a8 <usart_serial_getchar+0x38>
		while (uart_read((Uart*)p_usart, data));
  401598:	461e      	mov	r6, r3
  40159a:	4d12      	ldr	r5, [pc, #72]	; (4015e4 <usart_serial_getchar+0x74>)
  40159c:	4621      	mov	r1, r4
  40159e:	4630      	mov	r0, r6
  4015a0:	47a8      	blx	r5
  4015a2:	2800      	cmp	r0, #0
  4015a4:	d1fa      	bne.n	40159c <usart_serial_getchar+0x2c>
  4015a6:	e018      	b.n	4015da <usart_serial_getchar+0x6a>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
  4015a8:	4b10      	ldr	r3, [pc, #64]	; (4015ec <usart_serial_getchar+0x7c>)
  4015aa:	4298      	cmp	r0, r3
  4015ac:	d109      	bne.n	4015c2 <usart_serial_getchar+0x52>
		while (usart_read(p_usart, &val));
  4015ae:	461e      	mov	r6, r3
  4015b0:	4d0f      	ldr	r5, [pc, #60]	; (4015f0 <usart_serial_getchar+0x80>)
  4015b2:	a901      	add	r1, sp, #4
  4015b4:	4630      	mov	r0, r6
  4015b6:	47a8      	blx	r5
  4015b8:	2800      	cmp	r0, #0
  4015ba:	d1fa      	bne.n	4015b2 <usart_serial_getchar+0x42>
		*data = (uint8_t)(val & 0xFF);
  4015bc:	9b01      	ldr	r3, [sp, #4]
  4015be:	7023      	strb	r3, [r4, #0]
  4015c0:	e00b      	b.n	4015da <usart_serial_getchar+0x6a>
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
  4015c2:	4b0c      	ldr	r3, [pc, #48]	; (4015f4 <usart_serial_getchar+0x84>)
  4015c4:	429d      	cmp	r5, r3
  4015c6:	d108      	bne.n	4015da <usart_serial_getchar+0x6a>
		while (usart_read(p_usart, &val));
  4015c8:	461e      	mov	r6, r3
  4015ca:	4d09      	ldr	r5, [pc, #36]	; (4015f0 <usart_serial_getchar+0x80>)
  4015cc:	a901      	add	r1, sp, #4
  4015ce:	4630      	mov	r0, r6
  4015d0:	47a8      	blx	r5
  4015d2:	2800      	cmp	r0, #0
  4015d4:	d1fa      	bne.n	4015cc <usart_serial_getchar+0x5c>
		*data = (uint8_t)(val & 0xFF);
  4015d6:	9b01      	ldr	r3, [sp, #4]
  4015d8:	7023      	strb	r3, [r4, #0]
		*data = (uint8_t)(val & 0xFF);
	}
# endif
#endif /* ifdef USART */

}
  4015da:	b003      	add	sp, #12
  4015dc:	bdf0      	pop	{r4, r5, r6, r7, pc}
  4015de:	bf00      	nop
  4015e0:	400e0600 	.word	0x400e0600
  4015e4:	00400be9 	.word	0x00400be9
  4015e8:	400e0800 	.word	0x400e0800
  4015ec:	40024000 	.word	0x40024000
  4015f0:	00400b39 	.word	0x00400b39
  4015f4:	40028000 	.word	0x40028000

004015f8 <usart_serial_putchar>:
 *   \retval 1  The character was written.
 *   \retval 0  The function timed out before the USART transmitter became
 * ready to send.
 */
static inline int usart_serial_putchar(usart_if p_usart, const uint8_t c)
{
  4015f8:	b570      	push	{r4, r5, r6, lr}
  4015fa:	460c      	mov	r4, r1
		while (uart_write((Uart*)p_usart, c)!=0);
		return 1;
	}
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
  4015fc:	4b18      	ldr	r3, [pc, #96]	; (401660 <usart_serial_putchar+0x68>)
  4015fe:	4298      	cmp	r0, r3
  401600:	d108      	bne.n	401614 <usart_serial_putchar+0x1c>
		while (uart_write((Uart*)p_usart, c)!=0);
  401602:	461e      	mov	r6, r3
  401604:	4d17      	ldr	r5, [pc, #92]	; (401664 <usart_serial_putchar+0x6c>)
  401606:	4621      	mov	r1, r4
  401608:	4630      	mov	r0, r6
  40160a:	47a8      	blx	r5
  40160c:	2800      	cmp	r0, #0
  40160e:	d1fa      	bne.n	401606 <usart_serial_putchar+0xe>
		return 1;
  401610:	2001      	movs	r0, #1
  401612:	bd70      	pop	{r4, r5, r6, pc}
	}
# endif
# ifdef UART1
	if (UART1 == (Uart*)p_usart) {
  401614:	4b14      	ldr	r3, [pc, #80]	; (401668 <usart_serial_putchar+0x70>)
  401616:	4298      	cmp	r0, r3
  401618:	d108      	bne.n	40162c <usart_serial_putchar+0x34>
		while (uart_write((Uart*)p_usart, c)!=0);
  40161a:	461e      	mov	r6, r3
  40161c:	4d11      	ldr	r5, [pc, #68]	; (401664 <usart_serial_putchar+0x6c>)
  40161e:	4621      	mov	r1, r4
  401620:	4630      	mov	r0, r6
  401622:	47a8      	blx	r5
  401624:	2800      	cmp	r0, #0
  401626:	d1fa      	bne.n	40161e <usart_serial_putchar+0x26>
		return 1;
  401628:	2001      	movs	r0, #1
  40162a:	bd70      	pop	{r4, r5, r6, pc}
		while (usart_write(p_usart, c)!=0);
		return 1;
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
  40162c:	4b0f      	ldr	r3, [pc, #60]	; (40166c <usart_serial_putchar+0x74>)
  40162e:	4298      	cmp	r0, r3
  401630:	d108      	bne.n	401644 <usart_serial_putchar+0x4c>
		while (usart_write(p_usart, c)!=0);
  401632:	461e      	mov	r6, r3
  401634:	4d0e      	ldr	r5, [pc, #56]	; (401670 <usart_serial_putchar+0x78>)
  401636:	4621      	mov	r1, r4
  401638:	4630      	mov	r0, r6
  40163a:	47a8      	blx	r5
  40163c:	2800      	cmp	r0, #0
  40163e:	d1fa      	bne.n	401636 <usart_serial_putchar+0x3e>
		return 1;
  401640:	2001      	movs	r0, #1
  401642:	bd70      	pop	{r4, r5, r6, pc}
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
  401644:	4b0b      	ldr	r3, [pc, #44]	; (401674 <usart_serial_putchar+0x7c>)
  401646:	4298      	cmp	r0, r3
  401648:	d108      	bne.n	40165c <usart_serial_putchar+0x64>
		while (usart_write(p_usart, c)!=0);
  40164a:	461e      	mov	r6, r3
  40164c:	4d08      	ldr	r5, [pc, #32]	; (401670 <usart_serial_putchar+0x78>)
  40164e:	4621      	mov	r1, r4
  401650:	4630      	mov	r0, r6
  401652:	47a8      	blx	r5
  401654:	2800      	cmp	r0, #0
  401656:	d1fa      	bne.n	40164e <usart_serial_putchar+0x56>
		return 1;
  401658:	2001      	movs	r0, #1
  40165a:	bd70      	pop	{r4, r5, r6, pc}
		return 1;
	}
# endif
#endif /* ifdef USART */

	return 0;
  40165c:	2000      	movs	r0, #0
}
  40165e:	bd70      	pop	{r4, r5, r6, pc}
  401660:	400e0600 	.word	0x400e0600
  401664:	00400bd9 	.word	0x00400bd9
  401668:	400e0800 	.word	0x400e0800
  40166c:	40024000 	.word	0x40024000
  401670:	00400b25 	.word	0x00400b25
  401674:	40028000 	.word	0x40028000

00401678 <inicializacao_UART>:
uint32_t	duty_cycle = INIT_DUTY_VALUE;
uint32_t	max_aceso = 10;	//Tempo maximo com a luz acesa
uint32_t	tempo_entre_medicoes = INTERVALO_MEDICAO;
uint32_t	tempo_prox_medicao = INTERVALO_MEDICAO;

void inicializacao_UART (){
  401678:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40167c:	b084      	sub	sp, #16
static inline void usart_serial_init(usart_if p_usart,
		usart_serial_options_t *opt)
{
#if ((!SAM4L) && (!SAMG55))
	sam_uart_opt_t uart_settings;
	uart_settings.ul_mck = sysclk_get_peripheral_hz();
  40167e:	f8df 808c 	ldr.w	r8, [pc, #140]	; 40170c <inicializacao_UART+0x94>
  401682:	f8cd 8004 	str.w	r8, [sp, #4]
	uart_settings.ul_baudrate = opt->baudrate;
  401686:	4c16      	ldr	r4, [pc, #88]	; (4016e0 <inicializacao_UART+0x68>)
  401688:	6823      	ldr	r3, [r4, #0]
  40168a:	9302      	str	r3, [sp, #8]
	uart_settings.ul_mode = opt->paritytype;
  40168c:	68a3      	ldr	r3, [r4, #8]
  40168e:	9303      	str	r3, [sp, #12]
  401690:	2008      	movs	r0, #8
  401692:	4f14      	ldr	r7, [pc, #80]	; (4016e4 <inicializacao_UART+0x6c>)
  401694:	47b8      	blx	r7
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
		sysclk_enable_peripheral_clock(ID_UART0);
		/* Configure UART */
		uart_init((Uart*)p_usart, &uart_settings);
  401696:	4d14      	ldr	r5, [pc, #80]	; (4016e8 <inicializacao_UART+0x70>)
  401698:	a901      	add	r1, sp, #4
  40169a:	4628      	mov	r0, r5
  40169c:	4e13      	ldr	r6, [pc, #76]	; (4016ec <inicializacao_UART+0x74>)
  40169e:	47b0      	blx	r6
 * \param opt         Options needed to set up RS232 communication (see \ref usart_options_t).
 *
 */
static inline void stdio_serial_init(volatile void *usart, const usart_serial_options_t *opt)
{
	stdio_base = (void *)usart;
  4016a0:	4b13      	ldr	r3, [pc, #76]	; (4016f0 <inicializacao_UART+0x78>)
  4016a2:	601d      	str	r5, [r3, #0]
	ptr_put = (int (*)(void volatile*,char))&usart_serial_putchar;
  4016a4:	4a13      	ldr	r2, [pc, #76]	; (4016f4 <inicializacao_UART+0x7c>)
  4016a6:	4b14      	ldr	r3, [pc, #80]	; (4016f8 <inicializacao_UART+0x80>)
  4016a8:	601a      	str	r2, [r3, #0]
	ptr_get = (void (*)(void volatile*,char*))&usart_serial_getchar;
  4016aa:	4a14      	ldr	r2, [pc, #80]	; (4016fc <inicializacao_UART+0x84>)
  4016ac:	4b14      	ldr	r3, [pc, #80]	; (401700 <inicializacao_UART+0x88>)
  4016ae:	601a      	str	r2, [r3, #0]
static inline void usart_serial_init(usart_if p_usart,
		usart_serial_options_t *opt)
{
#if ((!SAM4L) && (!SAMG55))
	sam_uart_opt_t uart_settings;
	uart_settings.ul_mck = sysclk_get_peripheral_hz();
  4016b0:	f8cd 8004 	str.w	r8, [sp, #4]
	uart_settings.ul_baudrate = opt->baudrate;
  4016b4:	6823      	ldr	r3, [r4, #0]
  4016b6:	9302      	str	r3, [sp, #8]
	uart_settings.ul_mode = opt->paritytype;
  4016b8:	68a3      	ldr	r3, [r4, #8]
  4016ba:	9303      	str	r3, [sp, #12]
  4016bc:	2008      	movs	r0, #8
  4016be:	47b8      	blx	r7
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
		sysclk_enable_peripheral_clock(ID_UART0);
		/* Configure UART */
		uart_init((Uart*)p_usart, &uart_settings);
  4016c0:	a901      	add	r1, sp, #4
  4016c2:	4628      	mov	r0, r5
  4016c4:	47b0      	blx	r6
	fdevopen((int (*)(char, FILE*))(_write),(int (*)(FILE*))(_read));
#  endif
#  if UC3 || SAM
	// For AVR32 and SAM GCC
	// Specify that stdout and stdin should not be buffered.
	setbuf(stdout, NULL);
  4016c6:	4d0f      	ldr	r5, [pc, #60]	; (401704 <inicializacao_UART+0x8c>)
  4016c8:	682b      	ldr	r3, [r5, #0]
  4016ca:	2100      	movs	r1, #0
  4016cc:	6898      	ldr	r0, [r3, #8]
  4016ce:	4c0e      	ldr	r4, [pc, #56]	; (401708 <inicializacao_UART+0x90>)
  4016d0:	47a0      	blx	r4
	setbuf(stdin, NULL);
  4016d2:	682b      	ldr	r3, [r5, #0]
  4016d4:	2100      	movs	r1, #0
  4016d6:	6858      	ldr	r0, [r3, #4]
  4016d8:	47a0      	blx	r4
		.paritytype = CONF_UART_PARITY,
		.stopbits = CONF_UART_STOP_BITS
	};
	usart_serial_init(CONF_UART, &usart_options);
	stdio_serial_init((Usart *)CONF_UART, &usart_options);
}
  4016da:	b004      	add	sp, #16
  4016dc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4016e0:	2000001c 	.word	0x2000001c
  4016e4:	00401271 	.word	0x00401271
  4016e8:	400e0600 	.word	0x400e0600
  4016ec:	00400ba1 	.word	0x00400ba1
  4016f0:	20000d40 	.word	0x20000d40
  4016f4:	004015f9 	.word	0x004015f9
  4016f8:	20000d3c 	.word	0x20000d3c
  4016fc:	00401571 	.word	0x00401571
  401700:	20000d38 	.word	0x20000d38
  401704:	20000460 	.word	0x20000460
  401708:	00401e0d 	.word	0x00401e0d
  40170c:	07270e00 	.word	0x07270e00

00401710 <TC0_Handler>:
	tc_enable_interrupt(TC,	CHANNEL, TC_IER_CPCS);
	tc_start(TC, CHANNEL);
}

void TC_Handler(void)
{
  401710:	b530      	push	{r4, r5, lr}
  401712:	b09b      	sub	sp, #108	; 0x6c
	tc_get_status(TC,CHANNEL);
  401714:	2100      	movs	r1, #0
  401716:	4816      	ldr	r0, [pc, #88]	; (401770 <TC0_Handler+0x60>)
  401718:	4b16      	ldr	r3, [pc, #88]	; (401774 <TC0_Handler+0x64>)
  40171a:	4798      	blx	r3
	LED_Toggle(LED0_GPIO);
  40171c:	2013      	movs	r0, #19
  40171e:	4b16      	ldr	r3, [pc, #88]	; (401778 <TC0_Handler+0x68>)
  401720:	4798      	blx	r3
	tempo_prox_medicao--;
  401722:	4a16      	ldr	r2, [pc, #88]	; (40177c <TC0_Handler+0x6c>)
  401724:	6813      	ldr	r3, [r2, #0]
  401726:	3b01      	subs	r3, #1
  401728:	6013      	str	r3, [r2, #0]
	
	if (tempo_prox_medicao <= 0)
  40172a:	b933      	cbnz	r3, 40173a <TC0_Handler+0x2a>
	{
		adc_start(ADC);
  40172c:	4814      	ldr	r0, [pc, #80]	; (401780 <TC0_Handler+0x70>)
  40172e:	4b15      	ldr	r3, [pc, #84]	; (401784 <TC0_Handler+0x74>)
  401730:	4798      	blx	r3
		tempo_prox_medicao = tempo_entre_medicoes;
  401732:	4b15      	ldr	r3, [pc, #84]	; (401788 <TC0_Handler+0x78>)
  401734:	681a      	ldr	r2, [r3, #0]
  401736:	4b11      	ldr	r3, [pc, #68]	; (40177c <TC0_Handler+0x6c>)
  401738:	601a      	str	r2, [r3, #0]
	}
	
	char buffer[100];
	sprintf(buffer, "Entre medicoes: %d\nProx medicao: %d\n", tempo_entre_medicoes, tempo_prox_medicao);
  40173a:	4b10      	ldr	r3, [pc, #64]	; (40177c <TC0_Handler+0x6c>)
  40173c:	681b      	ldr	r3, [r3, #0]
  40173e:	4a12      	ldr	r2, [pc, #72]	; (401788 <TC0_Handler+0x78>)
  401740:	6812      	ldr	r2, [r2, #0]
  401742:	4912      	ldr	r1, [pc, #72]	; (40178c <TC0_Handler+0x7c>)
  401744:	a801      	add	r0, sp, #4
  401746:	4c12      	ldr	r4, [pc, #72]	; (401790 <TC0_Handler+0x80>)
  401748:	47a0      	blx	r4

	ili93xx_set_foreground_color(COLOR_WHITE);
  40174a:	f06f 407f 	mvn.w	r0, #4278190080	; 0xff000000
  40174e:	4c11      	ldr	r4, [pc, #68]	; (401794 <TC0_Handler+0x84>)
  401750:	47a0      	blx	r4
	ili93xx_draw_filled_rectangle(0, 0, ILI93XX_LCD_WIDTH, 100);
  401752:	2364      	movs	r3, #100	; 0x64
  401754:	22f0      	movs	r2, #240	; 0xf0
  401756:	2100      	movs	r1, #0
  401758:	4608      	mov	r0, r1
  40175a:	4d0f      	ldr	r5, [pc, #60]	; (401798 <TC0_Handler+0x88>)
  40175c:	47a8      	blx	r5

	ili93xx_set_foreground_color(COLOR_BLACK);
  40175e:	2000      	movs	r0, #0
  401760:	47a0      	blx	r4
	ili93xx_draw_string(5, 5, (uint8_t*) buffer);
  401762:	aa01      	add	r2, sp, #4
  401764:	2105      	movs	r1, #5
  401766:	4608      	mov	r0, r1
  401768:	4b0c      	ldr	r3, [pc, #48]	; (40179c <TC0_Handler+0x8c>)
  40176a:	4798      	blx	r3
}
  40176c:	b01b      	add	sp, #108	; 0x6c
  40176e:	bd30      	pop	{r4, r5, pc}
  401770:	40010000 	.word	0x40010000
  401774:	00400aa9 	.word	0x00400aa9
  401778:	00400ebd 	.word	0x00400ebd
  40177c:	20000010 	.word	0x20000010
  401780:	40038000 	.word	0x40038000
  401784:	00400a2d 	.word	0x00400a2d
  401788:	20000018 	.word	0x20000018
  40178c:	00407c98 	.word	0x00407c98
  401790:	00401f6d 	.word	0x00401f6d
  401794:	00400419 	.word	0x00400419
  401798:	0040085d 	.word	0x0040085d
  40179c:	00400921 	.word	0x00400921

004017a0 <ADC_Handler>:

void ADC_Handler(void)
{
  4017a0:	b570      	push	{r4, r5, r6, lr}
  4017a2:	b088      	sub	sp, #32
	uint16_t result;

	if (adc_get_status(ADC) & ADC_ISR_LDR)
  4017a4:	4854      	ldr	r0, [pc, #336]	; (4018f8 <ADC_Handler+0x158>)
  4017a6:	4b55      	ldr	r3, [pc, #340]	; (4018fc <ADC_Handler+0x15c>)
  4017a8:	4798      	blx	r3
  4017aa:	f010 0f20 	tst.w	r0, #32
  4017ae:	d058      	beq.n	401862 <ADC_Handler+0xc2>
	{
		result = adc_get_channel_value(ADC, ADC_CHANNEL_LDR);
  4017b0:	2105      	movs	r1, #5
  4017b2:	4851      	ldr	r0, [pc, #324]	; (4018f8 <ADC_Handler+0x158>)
  4017b4:	4b52      	ldr	r3, [pc, #328]	; (401900 <ADC_Handler+0x160>)
  4017b6:	4798      	blx	r3
  4017b8:	b284      	uxth	r4, r0
		
		//exibio do ltimo valor
		char buffer[30];
		sprintf (buffer, "LDR: %d\r", result);
  4017ba:	4622      	mov	r2, r4
  4017bc:	4951      	ldr	r1, [pc, #324]	; (401904 <ADC_Handler+0x164>)
  4017be:	4668      	mov	r0, sp
  4017c0:	4b51      	ldr	r3, [pc, #324]	; (401908 <ADC_Handler+0x168>)
  4017c2:	4798      	blx	r3
		puts(buffer);
  4017c4:	4668      	mov	r0, sp
  4017c6:	4b51      	ldr	r3, [pc, #324]	; (40190c <ADC_Handler+0x16c>)
  4017c8:	4798      	blx	r3
		
		ili93xx_set_foreground_color(COLOR_WHITE);
  4017ca:	f06f 407f 	mvn.w	r0, #4278190080	; 0xff000000
  4017ce:	4d50      	ldr	r5, [pc, #320]	; (401910 <ADC_Handler+0x170>)
  4017d0:	47a8      	blx	r5
		ili93xx_draw_filled_rectangle(0, 150, ILI93XX_LCD_WIDTH, ILI93XX_LCD_HEIGHT);
  4017d2:	f44f 73a0 	mov.w	r3, #320	; 0x140
  4017d6:	22f0      	movs	r2, #240	; 0xf0
  4017d8:	2196      	movs	r1, #150	; 0x96
  4017da:	2000      	movs	r0, #0
  4017dc:	4e4d      	ldr	r6, [pc, #308]	; (401914 <ADC_Handler+0x174>)
  4017de:	47b0      	blx	r6
		ili93xx_set_foreground_color(COLOR_BLACK);
  4017e0:	2000      	movs	r0, #0
  4017e2:	47a8      	blx	r5
		ili93xx_draw_string(5, 155, (uint8_t*) buffer);
  4017e4:	466a      	mov	r2, sp
  4017e6:	219b      	movs	r1, #155	; 0x9b
  4017e8:	2005      	movs	r0, #5
  4017ea:	4b4b      	ldr	r3, [pc, #300]	; (401918 <ADC_Handler+0x178>)
  4017ec:	4798      	blx	r3
		
		//lgica de tempo para acender lmpada
		if (result <= (4095*luz_min/100))
  4017ee:	4b4b      	ldr	r3, [pc, #300]	; (40191c <ADC_Handler+0x17c>)
  4017f0:	681b      	ldr	r3, [r3, #0]
  4017f2:	ebc3 3303 	rsb	r3, r3, r3, lsl #12
  4017f6:	4a4a      	ldr	r2, [pc, #296]	; (401920 <ADC_Handler+0x180>)
  4017f8:	fba2 2303 	umull	r2, r3, r2, r3
  4017fc:	ebb4 1f53 	cmp.w	r4, r3, lsr #5
  401800:	d806      	bhi.n	401810 <ADC_Handler+0x70>
			escuro -= tempo_entre_medicoes;
  401802:	4a48      	ldr	r2, [pc, #288]	; (401924 <ADC_Handler+0x184>)
  401804:	6813      	ldr	r3, [r2, #0]
  401806:	4948      	ldr	r1, [pc, #288]	; (401928 <ADC_Handler+0x188>)
  401808:	6809      	ldr	r1, [r1, #0]
  40180a:	1a5b      	subs	r3, r3, r1
  40180c:	6013      	str	r3, [r2, #0]
  40180e:	e003      	b.n	401818 <ADC_Handler+0x78>
		else
			escuro = escuro_max;
  401810:	4b46      	ldr	r3, [pc, #280]	; (40192c <ADC_Handler+0x18c>)
  401812:	681a      	ldr	r2, [r3, #0]
  401814:	4b43      	ldr	r3, [pc, #268]	; (401924 <ADC_Handler+0x184>)
  401816:	601a      	str	r2, [r3, #0]
		sprintf (buffer, "Escuro: %d\r", escuro);
  401818:	4c42      	ldr	r4, [pc, #264]	; (401924 <ADC_Handler+0x184>)
  40181a:	6822      	ldr	r2, [r4, #0]
  40181c:	4944      	ldr	r1, [pc, #272]	; (401930 <ADC_Handler+0x190>)
  40181e:	4668      	mov	r0, sp
  401820:	4b39      	ldr	r3, [pc, #228]	; (401908 <ADC_Handler+0x168>)
  401822:	4798      	blx	r3
		puts(buffer);
  401824:	4668      	mov	r0, sp
  401826:	4b39      	ldr	r3, [pc, #228]	; (40190c <ADC_Handler+0x16c>)
  401828:	4798      	blx	r3
		ili93xx_set_foreground_color(COLOR_WHITE);
  40182a:	f06f 407f 	mvn.w	r0, #4278190080	; 0xff000000
  40182e:	4d38      	ldr	r5, [pc, #224]	; (401910 <ADC_Handler+0x170>)
  401830:	47a8      	blx	r5
		ili93xx_draw_filled_rectangle(0, 171, ILI93XX_LCD_WIDTH, ILI93XX_LCD_HEIGHT);
  401832:	f44f 73a0 	mov.w	r3, #320	; 0x140
  401836:	22f0      	movs	r2, #240	; 0xf0
  401838:	21ab      	movs	r1, #171	; 0xab
  40183a:	2000      	movs	r0, #0
  40183c:	4e35      	ldr	r6, [pc, #212]	; (401914 <ADC_Handler+0x174>)
  40183e:	47b0      	blx	r6
		ili93xx_set_foreground_color(COLOR_BLACK);
  401840:	2000      	movs	r0, #0
  401842:	47a8      	blx	r5
		ili93xx_draw_string(5, 176, (uint8_t*) buffer);
  401844:	466a      	mov	r2, sp
  401846:	21b0      	movs	r1, #176	; 0xb0
  401848:	2005      	movs	r0, #5
  40184a:	4b33      	ldr	r3, [pc, #204]	; (401918 <ADC_Handler+0x178>)
  40184c:	4798      	blx	r3
		
		if (escuro <= 0)
  40184e:	6823      	ldr	r3, [r4, #0]
  401850:	2b00      	cmp	r3, #0
			pio_clear(PIOA, PINO_LED_VERDE);
  401852:	f44f 1180 	mov.w	r1, #1048576	; 0x100000
  401856:	4837      	ldr	r0, [pc, #220]	; (401934 <ADC_Handler+0x194>)
  401858:	bfd4      	ite	le
  40185a:	4b37      	ldrle	r3, [pc, #220]	; (401938 <ADC_Handler+0x198>)
		else
			pio_set(PIOA, PINO_LED_VERDE);
  40185c:	4b37      	ldrgt	r3, [pc, #220]	; (40193c <ADC_Handler+0x19c>)
  40185e:	4798      	blx	r3
  401860:	e048      	b.n	4018f4 <ADC_Handler+0x154>
		// (escuro <= -max_aceso)
			//pio_set(PIOA, PINO_LED_VERDE);	
	}
	else if (adc_get_status(ADC) & ADC_ISR_UMIDADE)
  401862:	4825      	ldr	r0, [pc, #148]	; (4018f8 <ADC_Handler+0x158>)
  401864:	4b25      	ldr	r3, [pc, #148]	; (4018fc <ADC_Handler+0x15c>)
  401866:	4798      	blx	r3
  401868:	f010 0f01 	tst.w	r0, #1
  40186c:	d042      	beq.n	4018f4 <ADC_Handler+0x154>
	{
		result = adc_get_channel_value(ADC, ADC_CHANNEL_UMIDADE);
  40186e:	2100      	movs	r1, #0
  401870:	4821      	ldr	r0, [pc, #132]	; (4018f8 <ADC_Handler+0x158>)
  401872:	4b23      	ldr	r3, [pc, #140]	; (401900 <ADC_Handler+0x160>)
  401874:	4798      	blx	r3
		
		char buffer[30];
		sprintf (buffer, "Umidade: %d\r", result);
  401876:	b284      	uxth	r4, r0
  401878:	4622      	mov	r2, r4
  40187a:	4931      	ldr	r1, [pc, #196]	; (401940 <ADC_Handler+0x1a0>)
  40187c:	4668      	mov	r0, sp
  40187e:	4b22      	ldr	r3, [pc, #136]	; (401908 <ADC_Handler+0x168>)
  401880:	4798      	blx	r3
		puts(buffer);
  401882:	4668      	mov	r0, sp
  401884:	4b21      	ldr	r3, [pc, #132]	; (40190c <ADC_Handler+0x16c>)
  401886:	4798      	blx	r3
		ili93xx_set_foreground_color(COLOR_WHITE);
  401888:	f06f 407f 	mvn.w	r0, #4278190080	; 0xff000000
  40188c:	4d20      	ldr	r5, [pc, #128]	; (401910 <ADC_Handler+0x170>)
  40188e:	47a8      	blx	r5
		ili93xx_draw_filled_rectangle(0, 192, ILI93XX_LCD_WIDTH, ILI93XX_LCD_HEIGHT);
  401890:	f44f 73a0 	mov.w	r3, #320	; 0x140
  401894:	22f0      	movs	r2, #240	; 0xf0
  401896:	21c0      	movs	r1, #192	; 0xc0
  401898:	2000      	movs	r0, #0
  40189a:	4e1e      	ldr	r6, [pc, #120]	; (401914 <ADC_Handler+0x174>)
  40189c:	47b0      	blx	r6
		ili93xx_set_foreground_color(COLOR_BLACK);
  40189e:	2000      	movs	r0, #0
  4018a0:	47a8      	blx	r5
		ili93xx_draw_string(5, 197, (uint8_t*) buffer);
  4018a2:	466a      	mov	r2, sp
  4018a4:	21c5      	movs	r1, #197	; 0xc5
  4018a6:	2005      	movs	r0, #5
  4018a8:	4b1b      	ldr	r3, [pc, #108]	; (401918 <ADC_Handler+0x178>)
  4018aa:	4798      	blx	r3
		
		// Ligar a bomba baseado na umidade
		if (result <= UMIDADE_MINIMA)
  4018ac:	f640 6374 	movw	r3, #3700	; 0xe74
  4018b0:	429c      	cmp	r4, r3
  4018b2:	d810      	bhi.n	4018d6 <ADC_Handler+0x136>
		{
			duty_cycle = 4095;
  4018b4:	f640 73ff 	movw	r3, #4095	; 0xfff
  4018b8:	4a22      	ldr	r2, [pc, #136]	; (401944 <ADC_Handler+0x1a4>)
  4018ba:	6013      	str	r3, [r2, #0]
			PWM->PWM_CH_NUM[PWM_CHANNEL_BOMBA].PWM_CDTYUPD = duty_cycle;
  4018bc:	4a22      	ldr	r2, [pc, #136]	; (401948 <ADC_Handler+0x1a8>)
  4018be:	f8c2 3248 	str.w	r3, [r2, #584]	; 0x248
			if (tempo_entre_medicoes != INTERVALO_ATIVO)
  4018c2:	4b19      	ldr	r3, [pc, #100]	; (401928 <ADC_Handler+0x188>)
  4018c4:	681b      	ldr	r3, [r3, #0]
  4018c6:	2b01      	cmp	r3, #1
  4018c8:	d014      	beq.n	4018f4 <ADC_Handler+0x154>
			{
				tempo_entre_medicoes = INTERVALO_ATIVO;
  4018ca:	2301      	movs	r3, #1
  4018cc:	4a16      	ldr	r2, [pc, #88]	; (401928 <ADC_Handler+0x188>)
  4018ce:	6013      	str	r3, [r2, #0]
				tempo_prox_medicao = tempo_entre_medicoes;
  4018d0:	4a1e      	ldr	r2, [pc, #120]	; (40194c <ADC_Handler+0x1ac>)
  4018d2:	6013      	str	r3, [r2, #0]
  4018d4:	e00e      	b.n	4018f4 <ADC_Handler+0x154>
			}
		}
		else
		{
			duty_cycle = 0;
  4018d6:	2300      	movs	r3, #0
  4018d8:	4a1a      	ldr	r2, [pc, #104]	; (401944 <ADC_Handler+0x1a4>)
  4018da:	6013      	str	r3, [r2, #0]
			PWM->PWM_CH_NUM[PWM_CHANNEL_BOMBA].PWM_CDTYUPD = duty_cycle;
  4018dc:	4a1a      	ldr	r2, [pc, #104]	; (401948 <ADC_Handler+0x1a8>)
  4018de:	f8c2 3248 	str.w	r3, [r2, #584]	; 0x248
			if (tempo_entre_medicoes != INTERVALO_MEDICAO)
  4018e2:	4b11      	ldr	r3, [pc, #68]	; (401928 <ADC_Handler+0x188>)
  4018e4:	681b      	ldr	r3, [r3, #0]
  4018e6:	2b0a      	cmp	r3, #10
  4018e8:	d004      	beq.n	4018f4 <ADC_Handler+0x154>
			{
				tempo_entre_medicoes = INTERVALO_MEDICAO;
  4018ea:	230a      	movs	r3, #10
  4018ec:	4a0e      	ldr	r2, [pc, #56]	; (401928 <ADC_Handler+0x188>)
  4018ee:	6013      	str	r3, [r2, #0]
				tempo_prox_medicao = tempo_entre_medicoes;
  4018f0:	4a16      	ldr	r2, [pc, #88]	; (40194c <ADC_Handler+0x1ac>)
  4018f2:	6013      	str	r3, [r2, #0]
			}
		}
	}
}
  4018f4:	b008      	add	sp, #32
  4018f6:	bd70      	pop	{r4, r5, r6, pc}
  4018f8:	40038000 	.word	0x40038000
  4018fc:	00400a55 	.word	0x00400a55
  401900:	00400a41 	.word	0x00400a41
  401904:	00407cc0 	.word	0x00407cc0
  401908:	00401f6d 	.word	0x00401f6d
  40190c:	00401dc9 	.word	0x00401dc9
  401910:	00400419 	.word	0x00400419
  401914:	0040085d 	.word	0x0040085d
  401918:	00400921 	.word	0x00400921
  40191c:	20000030 	.word	0x20000030
  401920:	51eb851f 	.word	0x51eb851f
  401924:	20000014 	.word	0x20000014
  401928:	20000018 	.word	0x20000018
  40192c:	2000002c 	.word	0x2000002c
  401930:	00407ccc 	.word	0x00407ccc
  401934:	400e0e00 	.word	0x400e0e00
  401938:	00400da9 	.word	0x00400da9
  40193c:	00400da5 	.word	0x00400da5
  401940:	00407cd8 	.word	0x00407cd8
  401944:	2000000c 	.word	0x2000000c
  401948:	40020000 	.word	0x40020000
  40194c:	20000010 	.word	0x20000010

00401950 <configuracoes_gerais>:

void configuracoes_gerais()
{
  401950:	b530      	push	{r4, r5, lr}
  401952:	b0c1      	sub	sp, #260	; 0x104
	char buffer[255], a;
	puts("Insira tempo maximo no escuro em horas:\r");
  401954:	4821      	ldr	r0, [pc, #132]	; (4019dc <configuracoes_gerais+0x8c>)
  401956:	4b22      	ldr	r3, [pc, #136]	; (4019e0 <configuracoes_gerais+0x90>)
  401958:	4798      	blx	r3
	escuro_max = getchar();
  40195a:	4b22      	ldr	r3, [pc, #136]	; (4019e4 <configuracoes_gerais+0x94>)
  40195c:	6818      	ldr	r0, [r3, #0]
  40195e:	6842      	ldr	r2, [r0, #4]
  401960:	6853      	ldr	r3, [r2, #4]
  401962:	3b01      	subs	r3, #1
  401964:	6053      	str	r3, [r2, #4]
  401966:	2b00      	cmp	r3, #0
  401968:	da03      	bge.n	401972 <configuracoes_gerais+0x22>
  40196a:	6841      	ldr	r1, [r0, #4]
  40196c:	4b1e      	ldr	r3, [pc, #120]	; (4019e8 <configuracoes_gerais+0x98>)
  40196e:	4798      	blx	r3
  401970:	e004      	b.n	40197c <configuracoes_gerais+0x2c>
  401972:	6842      	ldr	r2, [r0, #4]
  401974:	6813      	ldr	r3, [r2, #0]
  401976:	1c59      	adds	r1, r3, #1
  401978:	6011      	str	r1, [r2, #0]
  40197a:	7818      	ldrb	r0, [r3, #0]
	escuro_max -= 48;
	escuro_max *= 3600;
  40197c:	3830      	subs	r0, #48	; 0x30
  40197e:	f44f 6361 	mov.w	r3, #3600	; 0xe10
  401982:	fb03 f000 	mul.w	r0, r3, r0
  401986:	4b19      	ldr	r3, [pc, #100]	; (4019ec <configuracoes_gerais+0x9c>)
  401988:	6018      	str	r0, [r3, #0]
	puts("Insira a luminosidade minima em \%:\r");
  40198a:	4819      	ldr	r0, [pc, #100]	; (4019f0 <configuracoes_gerais+0xa0>)
  40198c:	4b14      	ldr	r3, [pc, #80]	; (4019e0 <configuracoes_gerais+0x90>)
  40198e:	4798      	blx	r3
	luz_min = getchar();
  401990:	4b14      	ldr	r3, [pc, #80]	; (4019e4 <configuracoes_gerais+0x94>)
  401992:	6818      	ldr	r0, [r3, #0]
  401994:	6842      	ldr	r2, [r0, #4]
  401996:	6853      	ldr	r3, [r2, #4]
  401998:	3b01      	subs	r3, #1
  40199a:	6053      	str	r3, [r2, #4]
  40199c:	2b00      	cmp	r3, #0
  40199e:	da03      	bge.n	4019a8 <configuracoes_gerais+0x58>
  4019a0:	6841      	ldr	r1, [r0, #4]
  4019a2:	4b11      	ldr	r3, [pc, #68]	; (4019e8 <configuracoes_gerais+0x98>)
  4019a4:	4798      	blx	r3
  4019a6:	e004      	b.n	4019b2 <configuracoes_gerais+0x62>
  4019a8:	6842      	ldr	r2, [r0, #4]
  4019aa:	6813      	ldr	r3, [r2, #0]
  4019ac:	1c59      	adds	r1, r3, #1
  4019ae:	6011      	str	r1, [r2, #0]
  4019b0:	7818      	ldrb	r0, [r3, #0]
	luz_min -= 48;
	luz_min *= 10;
  4019b2:	4d10      	ldr	r5, [pc, #64]	; (4019f4 <configuracoes_gerais+0xa4>)
  4019b4:	3830      	subs	r0, #48	; 0x30
  4019b6:	eb00 0080 	add.w	r0, r0, r0, lsl #2
  4019ba:	0040      	lsls	r0, r0, #1
  4019bc:	6028      	str	r0, [r5, #0]
	puts("Configuracao completa!\r");
  4019be:	480e      	ldr	r0, [pc, #56]	; (4019f8 <configuracoes_gerais+0xa8>)
  4019c0:	4c07      	ldr	r4, [pc, #28]	; (4019e0 <configuracoes_gerais+0x90>)
  4019c2:	47a0      	blx	r4
	sprintf(buffer,"Tempo: %i\tLuz: %i\%\n\r", escuro_max, luz_min);
  4019c4:	682b      	ldr	r3, [r5, #0]
  4019c6:	4a09      	ldr	r2, [pc, #36]	; (4019ec <configuracoes_gerais+0x9c>)
  4019c8:	6812      	ldr	r2, [r2, #0]
  4019ca:	490c      	ldr	r1, [pc, #48]	; (4019fc <configuracoes_gerais+0xac>)
  4019cc:	4668      	mov	r0, sp
  4019ce:	4d0c      	ldr	r5, [pc, #48]	; (401a00 <configuracoes_gerais+0xb0>)
  4019d0:	47a8      	blx	r5
	puts(buffer);
  4019d2:	4668      	mov	r0, sp
  4019d4:	47a0      	blx	r4
}
  4019d6:	b041      	add	sp, #260	; 0x104
  4019d8:	bd30      	pop	{r4, r5, pc}
  4019da:	bf00      	nop
  4019dc:	00407ce8 	.word	0x00407ce8
  4019e0:	00401dc9 	.word	0x00401dc9
  4019e4:	20000460 	.word	0x20000460
  4019e8:	00401dd9 	.word	0x00401dd9
  4019ec:	2000002c 	.word	0x2000002c
  4019f0:	00407d14 	.word	0x00407d14
  4019f4:	20000030 	.word	0x20000030
  4019f8:	00407d38 	.word	0x00407d38
  4019fc:	00407d50 	.word	0x00407d50
  401a00:	00401f6d 	.word	0x00401f6d

00401a04 <configure_adc>:

void configure_adc(void)
{
  401a04:	b538      	push	{r3, r4, r5, lr}
	/* Enable peripheral clock. */
	pmc_enable_periph_clk(ID_ADC);
  401a06:	201d      	movs	r0, #29
  401a08:	4b15      	ldr	r3, [pc, #84]	; (401a60 <configure_adc+0x5c>)
  401a0a:	4798      	blx	r3
	
	adc_init(ADC, sysclk_get_cpu_hz(), 6400000, STARTUP_TIME);
  401a0c:	4c15      	ldr	r4, [pc, #84]	; (401a64 <configure_adc+0x60>)
  401a0e:	f44f 2380 	mov.w	r3, #262144	; 0x40000
  401a12:	4a15      	ldr	r2, [pc, #84]	; (401a68 <configure_adc+0x64>)
  401a14:	4915      	ldr	r1, [pc, #84]	; (401a6c <configure_adc+0x68>)
  401a16:	4620      	mov	r0, r4
  401a18:	4d15      	ldr	r5, [pc, #84]	; (401a70 <configure_adc+0x6c>)
  401a1a:	47a8      	blx	r5
	adc_configure_timing(ADC, TRACKING_TIME	, ADC_SETTLING_TIME_3, TRANSFER_PERIOD);
  401a1c:	2302      	movs	r3, #2
  401a1e:	f44f 1240 	mov.w	r2, #3145728	; 0x300000
  401a22:	210f      	movs	r1, #15
  401a24:	4620      	mov	r0, r4
  401a26:	4d13      	ldr	r5, [pc, #76]	; (401a74 <configure_adc+0x70>)
  401a28:	47a8      	blx	r5
	adc_configure_trigger(ADC, ADC_TRIG_SW, 0);
  401a2a:	2200      	movs	r2, #0
  401a2c:	4611      	mov	r1, r2
  401a2e:	4620      	mov	r0, r4
  401a30:	4b11      	ldr	r3, [pc, #68]	; (401a78 <configure_adc+0x74>)
  401a32:	4798      	blx	r3
	adc_enable_channel(ADC, ADC_CHANNEL_LDR);
  401a34:	2105      	movs	r1, #5
  401a36:	4620      	mov	r0, r4
  401a38:	4d10      	ldr	r5, [pc, #64]	; (401a7c <configure_adc+0x78>)
  401a3a:	47a8      	blx	r5
	adc_enable_channel(ADC, ADC_CHANNEL_UMIDADE);
  401a3c:	2100      	movs	r1, #0
  401a3e:	4620      	mov	r0, r4
  401a40:	47a8      	blx	r5
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if(IRQn < 0) {
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  else {
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
  401a42:	4b0f      	ldr	r3, [pc, #60]	; (401a80 <configure_adc+0x7c>)
  401a44:	2250      	movs	r2, #80	; 0x50
  401a46:	f883 231d 	strb.w	r2, [r3, #797]	; 0x31d
    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
/*  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));  enable interrupt */
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  401a4a:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
  401a4e:	601a      	str	r2, [r3, #0]
	NVIC_SetPriority(ADC_IRQn, 5);
	NVIC_EnableIRQ(ADC_IRQn);
	adc_enable_interrupt(ADC, ADC_ISR_LDR);
  401a50:	2120      	movs	r1, #32
  401a52:	4620      	mov	r0, r4
  401a54:	4d0b      	ldr	r5, [pc, #44]	; (401a84 <configure_adc+0x80>)
  401a56:	47a8      	blx	r5
	adc_enable_interrupt(ADC, ADC_ISR_UMIDADE);
  401a58:	2101      	movs	r1, #1
  401a5a:	4620      	mov	r0, r4
  401a5c:	47a8      	blx	r5
  401a5e:	bd38      	pop	{r3, r4, r5, pc}
  401a60:	00401271 	.word	0x00401271
  401a64:	40038000 	.word	0x40038000
  401a68:	0061a800 	.word	0x0061a800
  401a6c:	07270e00 	.word	0x07270e00
  401a70:	004009cd 	.word	0x004009cd
  401a74:	00400a11 	.word	0x00400a11
  401a78:	00400a01 	.word	0x00400a01
  401a7c:	00400a35 	.word	0x00400a35
  401a80:	e000e100 	.word	0xe000e100
  401a84:	00400a51 	.word	0x00400a51

00401a88 <configure_pwm>:
}

void configure_pwm(void)
{
	// disable the PIO (peripheral controls the pin)
	PIO_BOMBA->PIO_PDR = PIN_BOMBA;
  401a88:	4b0f      	ldr	r3, [pc, #60]	; (401ac8 <configure_pwm+0x40>)
  401a8a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
  401a8e:	605a      	str	r2, [r3, #4]
	// select alternate function B (PWML0) for pin PA19
	PIO_BOMBA->PIO_ABCDSR[0] |= PIN_BOMBA_ABCDSR;
  401a90:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  401a92:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
  401a96:	671a      	str	r2, [r3, #112]	; 0x70
	PIO_BOMBA->PIO_ABCDSR[1] &= ~PIN_BOMBA_ABCDSR;
  401a98:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  401a9a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
  401a9e:	675a      	str	r2, [r3, #116]	; 0x74
	// Enable the PWM peripheral from the Power Manger
	PMC->PMC_PCER0 = (1 << ID_PWM);
  401aa0:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
  401aa4:	f5a3 6320 	sub.w	r3, r3, #2560	; 0xa00
  401aa8:	611a      	str	r2, [r3, #16]
	// Select the Clock to run at the MCK (4MHz)
	PWM->PWM_CH_NUM[PWM_CHANNEL_BOMBA].PWM_CMR = PWM_CMR_CPRE_MCK;
  401aaa:	4b08      	ldr	r3, [pc, #32]	; (401acc <configure_pwm+0x44>)
  401aac:	2200      	movs	r2, #0
  401aae:	f8c3 2240 	str.w	r2, [r3, #576]	; 0x240
	// select the period 10msec
	PWM->PWM_CH_NUM[PWM_CHANNEL_BOMBA].PWM_CPRD = PERIOD_VALUE;// freq em khz
  401ab2:	f44f 5280 	mov.w	r2, #4096	; 0x1000
  401ab6:	f8c3 224c 	str.w	r2, [r3, #588]	; 0x24c
	// select the duty cycle
	PWM->PWM_CH_NUM[PWM_CHANNEL_BOMBA].PWM_CDTY = INIT_DUTY_VALUE;
  401aba:	f44f 6280 	mov.w	r2, #1024	; 0x400
  401abe:	f8c3 2244 	str.w	r2, [r3, #580]	; 0x244
	// enable the channel
	PWM->PWM_ENA = PWM_CHANNEL_BOMBA_EN;
  401ac2:	2204      	movs	r2, #4
  401ac4:	605a      	str	r2, [r3, #4]
  401ac6:	4770      	bx	lr
  401ac8:	400e0e00 	.word	0x400e0e00
  401acc:	40020000 	.word	0x40020000

00401ad0 <configure_lcd>:
}

void configure_lcd()
{
  401ad0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	/** Enable peripheral clock */
	pmc_enable_periph_clk(ID_SMC);
  401ad4:	200a      	movs	r0, #10
  401ad6:	4b1e      	ldr	r3, [pc, #120]	; (401b50 <configure_lcd+0x80>)
  401ad8:	4798      	blx	r3

	/** Configure SMC interface for Lcd */
	smc_set_setup_timing(SMC, ILI93XX_LCD_CS, SMC_SETUP_NWE_SETUP(2)
  401ada:	4c1e      	ldr	r4, [pc, #120]	; (401b54 <configure_lcd+0x84>)
  401adc:	f04f 3202 	mov.w	r2, #33686018	; 0x2020202
  401ae0:	2101      	movs	r1, #1
  401ae2:	4620      	mov	r0, r4
  401ae4:	4b1c      	ldr	r3, [pc, #112]	; (401b58 <configure_lcd+0x88>)
  401ae6:	4798      	blx	r3
	| SMC_SETUP_NCS_WR_SETUP(2)
	| SMC_SETUP_NRD_SETUP(2)
	| SMC_SETUP_NCS_RD_SETUP(2));
	
	smc_set_pulse_timing(SMC, ILI93XX_LCD_CS, SMC_PULSE_NWE_PULSE(4)
  401ae8:	4a1c      	ldr	r2, [pc, #112]	; (401b5c <configure_lcd+0x8c>)
  401aea:	2101      	movs	r1, #1
  401aec:	4620      	mov	r0, r4
  401aee:	4b1c      	ldr	r3, [pc, #112]	; (401b60 <configure_lcd+0x90>)
  401af0:	4798      	blx	r3
	| SMC_PULSE_NCS_WR_PULSE(4)
	| SMC_PULSE_NRD_PULSE(10)
	| SMC_PULSE_NCS_RD_PULSE(10));
	
	smc_set_cycle_timing(SMC, ILI93XX_LCD_CS, SMC_CYCLE_NWE_CYCLE(10)
  401af2:	4a1c      	ldr	r2, [pc, #112]	; (401b64 <configure_lcd+0x94>)
  401af4:	2101      	movs	r1, #1
  401af6:	4620      	mov	r0, r4
  401af8:	4b1b      	ldr	r3, [pc, #108]	; (401b68 <configure_lcd+0x98>)
  401afa:	4798      	blx	r3
	| SMC_CYCLE_NRD_CYCLE(22));
	
	smc_set_mode(SMC, ILI93XX_LCD_CS, SMC_MODE_READ_MODE
  401afc:	2203      	movs	r2, #3
  401afe:	2101      	movs	r1, #1
  401b00:	4620      	mov	r0, r4
  401b02:	4b1a      	ldr	r3, [pc, #104]	; (401b6c <configure_lcd+0x9c>)
  401b04:	4798      	blx	r3
	| SMC_MODE_WRITE_MODE);

	/** Initialize display parameter */
	g_ili93xx_display_opt.ul_width = ILI93XX_LCD_WIDTH;
  401b06:	4d1a      	ldr	r5, [pc, #104]	; (401b70 <configure_lcd+0xa0>)
  401b08:	26f0      	movs	r6, #240	; 0xf0
  401b0a:	602e      	str	r6, [r5, #0]
	g_ili93xx_display_opt.ul_height = ILI93XX_LCD_HEIGHT;
  401b0c:	f44f 77a0 	mov.w	r7, #320	; 0x140
  401b10:	606f      	str	r7, [r5, #4]
	g_ili93xx_display_opt.foreground_color = COLOR_BLACK;
  401b12:	2400      	movs	r4, #0
  401b14:	60ac      	str	r4, [r5, #8]
	g_ili93xx_display_opt.background_color = COLOR_WHITE;
  401b16:	f06f 487f 	mvn.w	r8, #4278190080	; 0xff000000
  401b1a:	f8c5 800c 	str.w	r8, [r5, #12]

	/** Switch off backlight */
	aat31xx_disable_backlight();
  401b1e:	4b15      	ldr	r3, [pc, #84]	; (401b74 <configure_lcd+0xa4>)
  401b20:	4798      	blx	r3

	/** Initialize LCD */
	ili93xx_init(&g_ili93xx_display_opt);
  401b22:	4628      	mov	r0, r5
  401b24:	4b14      	ldr	r3, [pc, #80]	; (401b78 <configure_lcd+0xa8>)
  401b26:	4798      	blx	r3

	/** Set backlight level */
	aat31xx_set_backlight(AAT31XX_AVG_BACKLIGHT_LEVEL);
  401b28:	2008      	movs	r0, #8
  401b2a:	4b14      	ldr	r3, [pc, #80]	; (401b7c <configure_lcd+0xac>)
  401b2c:	4798      	blx	r3

	ili93xx_set_foreground_color(COLOR_WHITE);
  401b2e:	4640      	mov	r0, r8
  401b30:	4b13      	ldr	r3, [pc, #76]	; (401b80 <configure_lcd+0xb0>)
  401b32:	4798      	blx	r3
	ili93xx_draw_filled_rectangle(0, 0, ILI93XX_LCD_WIDTH,
  401b34:	463b      	mov	r3, r7
  401b36:	4632      	mov	r2, r6
  401b38:	4621      	mov	r1, r4
  401b3a:	4620      	mov	r0, r4
  401b3c:	4d11      	ldr	r5, [pc, #68]	; (401b84 <configure_lcd+0xb4>)
  401b3e:	47a8      	blx	r5
	ILI93XX_LCD_HEIGHT);
	/** Turn on LCD */
	ili93xx_display_on();
  401b40:	4b11      	ldr	r3, [pc, #68]	; (401b88 <configure_lcd+0xb8>)
  401b42:	4798      	blx	r3
	ili93xx_set_cursor_position(0, 0);
  401b44:	4621      	mov	r1, r4
  401b46:	4620      	mov	r0, r4
  401b48:	4b10      	ldr	r3, [pc, #64]	; (401b8c <configure_lcd+0xbc>)
  401b4a:	4798      	blx	r3
  401b4c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  401b50:	00401271 	.word	0x00401271
  401b54:	400e0000 	.word	0x400e0000
  401b58:	00400a59 	.word	0x00400a59
  401b5c:	0a0a0404 	.word	0x0a0a0404
  401b60:	00400a61 	.word	0x00400a61
  401b64:	0016000a 	.word	0x0016000a
  401b68:	00400a69 	.word	0x00400a69
  401b6c:	00400a71 	.word	0x00400a71
  401b70:	20000d48 	.word	0x20000d48
  401b74:	004001c1 	.word	0x004001c1
  401b78:	004004fd 	.word	0x004004fd
  401b7c:	00400165 	.word	0x00400165
  401b80:	00400419 	.word	0x00400419
  401b84:	0040085d 	.word	0x0040085d
  401b88:	004003e5 	.word	0x004003e5
  401b8c:	004004d9 	.word	0x004004d9

00401b90 <main>:
}

int main (void)
{
  401b90:	b500      	push	{lr}
  401b92:	b085      	sub	sp, #20
	sysclk_init();
  401b94:	4b25      	ldr	r3, [pc, #148]	; (401c2c <main+0x9c>)
  401b96:	4798      	blx	r3
	board_init();
  401b98:	4b25      	ldr	r3, [pc, #148]	; (401c30 <main+0xa0>)
  401b9a:	4798      	blx	r3
	inicializacao_UART();
  401b9c:	4b25      	ldr	r3, [pc, #148]	; (401c34 <main+0xa4>)
  401b9e:	4798      	blx	r3
	configuracoes_gerais();
  401ba0:	4b25      	ldr	r3, [pc, #148]	; (401c38 <main+0xa8>)
  401ba2:	4798      	blx	r3
	configure_adc();
  401ba4:	4b25      	ldr	r3, [pc, #148]	; (401c3c <main+0xac>)
  401ba6:	4798      	blx	r3
	configure_pwm();
  401ba8:	4b25      	ldr	r3, [pc, #148]	; (401c40 <main+0xb0>)
  401baa:	4798      	blx	r3
	configure_lcd();
  401bac:	4b25      	ldr	r3, [pc, #148]	; (401c44 <main+0xb4>)
  401bae:	4798      	blx	r3
	uint32_t ul_div;
	uint32_t ul_tcclks;
	uint32_t counts;
	uint32_t ul_sysclk = sysclk_get_cpu_hz();
	
	pmc_enable_periph_clk(ID_TC);
  401bb0:	2017      	movs	r0, #23
  401bb2:	4b25      	ldr	r3, [pc, #148]	; (401c48 <main+0xb8>)
  401bb4:	4798      	blx	r3
	
	tc_find_mck_divisor( freq_desejada, ul_sysclk, &ul_div, &ul_tcclks,	BOARD_MCK);
  401bb6:	4d25      	ldr	r5, [pc, #148]	; (401c4c <main+0xbc>)
  401bb8:	9500      	str	r5, [sp, #0]
  401bba:	ab03      	add	r3, sp, #12
  401bbc:	aa02      	add	r2, sp, #8
  401bbe:	4629      	mov	r1, r5
  401bc0:	2001      	movs	r0, #1
  401bc2:	4c23      	ldr	r4, [pc, #140]	; (401c50 <main+0xc0>)
  401bc4:	47a0      	blx	r4
	tc_init(TC, CHANNEL, ul_tcclks | TC_CMR_CPCTRG);
  401bc6:	4c23      	ldr	r4, [pc, #140]	; (401c54 <main+0xc4>)
  401bc8:	9a03      	ldr	r2, [sp, #12]
  401bca:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
  401bce:	2100      	movs	r1, #0
  401bd0:	4620      	mov	r0, r4
  401bd2:	4b21      	ldr	r3, [pc, #132]	; (401c58 <main+0xc8>)
  401bd4:	4798      	blx	r3
	counts = ((ul_sysclk/ul_div)/freq_desejada);
	tc_write_rc(TC, CHANNEL, counts);
  401bd6:	9a02      	ldr	r2, [sp, #8]
  401bd8:	fbb5 f2f2 	udiv	r2, r5, r2
  401bdc:	2100      	movs	r1, #0
  401bde:	4620      	mov	r0, r4
  401be0:	4b1e      	ldr	r3, [pc, #120]	; (401c5c <main+0xcc>)
  401be2:	4798      	blx	r3

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
  401be4:	4b1e      	ldr	r3, [pc, #120]	; (401c60 <main+0xd0>)
  401be6:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
  401bea:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if(IRQn < 0) {
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  else {
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
  401bee:	2140      	movs	r1, #64	; 0x40
  401bf0:	f883 1317 	strb.w	r1, [r3, #791]	; 0x317
    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
/*  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));  enable interrupt */
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  401bf4:	601a      	str	r2, [r3, #0]
	NVIC_ClearPendingIRQ(TC_IRQn);
	NVIC_SetPriority(TC_IRQn, 4);
	NVIC_EnableIRQ(TC_IRQn);
	tc_enable_interrupt(TC,	CHANNEL, TC_IER_CPCS);
  401bf6:	2210      	movs	r2, #16
  401bf8:	2100      	movs	r1, #0
  401bfa:	4620      	mov	r0, r4
  401bfc:	4b19      	ldr	r3, [pc, #100]	; (401c64 <main+0xd4>)
  401bfe:	4798      	blx	r3
	tc_start(TC, CHANNEL);
  401c00:	2100      	movs	r1, #0
  401c02:	4620      	mov	r0, r4
  401c04:	4b18      	ldr	r3, [pc, #96]	; (401c68 <main+0xd8>)
  401c06:	4798      	blx	r3
	configure_adc();
	configure_pwm();
	configure_lcd();
	tc_config(1);

	pio_set_output(PIOA, PINO_LED_AZUL, HIGH, DISABLE, ENABLE);
  401c08:	4e18      	ldr	r6, [pc, #96]	; (401c6c <main+0xdc>)
  401c0a:	2401      	movs	r4, #1
  401c0c:	9400      	str	r4, [sp, #0]
  401c0e:	2300      	movs	r3, #0
  401c10:	4622      	mov	r2, r4
  401c12:	f44f 2100 	mov.w	r1, #524288	; 0x80000
  401c16:	4630      	mov	r0, r6
  401c18:	4d15      	ldr	r5, [pc, #84]	; (401c70 <main+0xe0>)
  401c1a:	47a8      	blx	r5
	pio_set_output(PIOA, PINO_LED_VERDE, HIGH, DISABLE, ENABLE);
  401c1c:	9400      	str	r4, [sp, #0]
  401c1e:	2300      	movs	r3, #0
  401c20:	4622      	mov	r2, r4
  401c22:	f44f 1180 	mov.w	r1, #1048576	; 0x100000
  401c26:	4630      	mov	r0, r6
  401c28:	47a8      	blx	r5
  401c2a:	e7fe      	b.n	401c2a <main+0x9a>
  401c2c:	00400bfd 	.word	0x00400bfd
  401c30:	00400c61 	.word	0x00400c61
  401c34:	00401679 	.word	0x00401679
  401c38:	00401951 	.word	0x00401951
  401c3c:	00401a05 	.word	0x00401a05
  401c40:	00401a89 	.word	0x00401a89
  401c44:	00401ad1 	.word	0x00401ad1
  401c48:	00401271 	.word	0x00401271
  401c4c:	07270e00 	.word	0x07270e00
  401c50:	00400ab1 	.word	0x00400ab1
  401c54:	40010000 	.word	0x40010000
  401c58:	00400a79 	.word	0x00400a79
  401c5c:	00400a99 	.word	0x00400a99
  401c60:	e000e100 	.word	0xe000e100
  401c64:	00400aa1 	.word	0x00400aa1
  401c68:	00400a91 	.word	0x00400a91
  401c6c:	400e0e00 	.word	0x400e0e00
  401c70:	00400e71 	.word	0x00400e71

00401c74 <__libc_init_array>:
  401c74:	b570      	push	{r4, r5, r6, lr}
  401c76:	4e0f      	ldr	r6, [pc, #60]	; (401cb4 <__libc_init_array+0x40>)
  401c78:	4d0f      	ldr	r5, [pc, #60]	; (401cb8 <__libc_init_array+0x44>)
  401c7a:	1b76      	subs	r6, r6, r5
  401c7c:	10b6      	asrs	r6, r6, #2
  401c7e:	bf18      	it	ne
  401c80:	2400      	movne	r4, #0
  401c82:	d005      	beq.n	401c90 <__libc_init_array+0x1c>
  401c84:	3401      	adds	r4, #1
  401c86:	f855 3b04 	ldr.w	r3, [r5], #4
  401c8a:	4798      	blx	r3
  401c8c:	42a6      	cmp	r6, r4
  401c8e:	d1f9      	bne.n	401c84 <__libc_init_array+0x10>
  401c90:	4e0a      	ldr	r6, [pc, #40]	; (401cbc <__libc_init_array+0x48>)
  401c92:	4d0b      	ldr	r5, [pc, #44]	; (401cc0 <__libc_init_array+0x4c>)
  401c94:	1b76      	subs	r6, r6, r5
  401c96:	f006 f92d 	bl	407ef4 <_init>
  401c9a:	10b6      	asrs	r6, r6, #2
  401c9c:	bf18      	it	ne
  401c9e:	2400      	movne	r4, #0
  401ca0:	d006      	beq.n	401cb0 <__libc_init_array+0x3c>
  401ca2:	3401      	adds	r4, #1
  401ca4:	f855 3b04 	ldr.w	r3, [r5], #4
  401ca8:	4798      	blx	r3
  401caa:	42a6      	cmp	r6, r4
  401cac:	d1f9      	bne.n	401ca2 <__libc_init_array+0x2e>
  401cae:	bd70      	pop	{r4, r5, r6, pc}
  401cb0:	bd70      	pop	{r4, r5, r6, pc}
  401cb2:	bf00      	nop
  401cb4:	00407f00 	.word	0x00407f00
  401cb8:	00407f00 	.word	0x00407f00
  401cbc:	00407f08 	.word	0x00407f08
  401cc0:	00407f00 	.word	0x00407f00

00401cc4 <memset>:
  401cc4:	b470      	push	{r4, r5, r6}
  401cc6:	0784      	lsls	r4, r0, #30
  401cc8:	d046      	beq.n	401d58 <memset+0x94>
  401cca:	1e54      	subs	r4, r2, #1
  401ccc:	2a00      	cmp	r2, #0
  401cce:	d041      	beq.n	401d54 <memset+0x90>
  401cd0:	b2cd      	uxtb	r5, r1
  401cd2:	4603      	mov	r3, r0
  401cd4:	e002      	b.n	401cdc <memset+0x18>
  401cd6:	1e62      	subs	r2, r4, #1
  401cd8:	b3e4      	cbz	r4, 401d54 <memset+0x90>
  401cda:	4614      	mov	r4, r2
  401cdc:	f803 5b01 	strb.w	r5, [r3], #1
  401ce0:	079a      	lsls	r2, r3, #30
  401ce2:	d1f8      	bne.n	401cd6 <memset+0x12>
  401ce4:	2c03      	cmp	r4, #3
  401ce6:	d92e      	bls.n	401d46 <memset+0x82>
  401ce8:	b2cd      	uxtb	r5, r1
  401cea:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
  401cee:	2c0f      	cmp	r4, #15
  401cf0:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
  401cf4:	d919      	bls.n	401d2a <memset+0x66>
  401cf6:	f103 0210 	add.w	r2, r3, #16
  401cfa:	4626      	mov	r6, r4
  401cfc:	3e10      	subs	r6, #16
  401cfe:	2e0f      	cmp	r6, #15
  401d00:	f842 5c10 	str.w	r5, [r2, #-16]
  401d04:	f842 5c0c 	str.w	r5, [r2, #-12]
  401d08:	f842 5c08 	str.w	r5, [r2, #-8]
  401d0c:	f842 5c04 	str.w	r5, [r2, #-4]
  401d10:	f102 0210 	add.w	r2, r2, #16
  401d14:	d8f2      	bhi.n	401cfc <memset+0x38>
  401d16:	f1a4 0210 	sub.w	r2, r4, #16
  401d1a:	f022 020f 	bic.w	r2, r2, #15
  401d1e:	f004 040f 	and.w	r4, r4, #15
  401d22:	3210      	adds	r2, #16
  401d24:	2c03      	cmp	r4, #3
  401d26:	4413      	add	r3, r2
  401d28:	d90d      	bls.n	401d46 <memset+0x82>
  401d2a:	461e      	mov	r6, r3
  401d2c:	4622      	mov	r2, r4
  401d2e:	3a04      	subs	r2, #4
  401d30:	2a03      	cmp	r2, #3
  401d32:	f846 5b04 	str.w	r5, [r6], #4
  401d36:	d8fa      	bhi.n	401d2e <memset+0x6a>
  401d38:	1f22      	subs	r2, r4, #4
  401d3a:	f022 0203 	bic.w	r2, r2, #3
  401d3e:	3204      	adds	r2, #4
  401d40:	4413      	add	r3, r2
  401d42:	f004 0403 	and.w	r4, r4, #3
  401d46:	b12c      	cbz	r4, 401d54 <memset+0x90>
  401d48:	b2c9      	uxtb	r1, r1
  401d4a:	441c      	add	r4, r3
  401d4c:	f803 1b01 	strb.w	r1, [r3], #1
  401d50:	42a3      	cmp	r3, r4
  401d52:	d1fb      	bne.n	401d4c <memset+0x88>
  401d54:	bc70      	pop	{r4, r5, r6}
  401d56:	4770      	bx	lr
  401d58:	4614      	mov	r4, r2
  401d5a:	4603      	mov	r3, r0
  401d5c:	e7c2      	b.n	401ce4 <memset+0x20>
  401d5e:	bf00      	nop

00401d60 <_puts_r>:
  401d60:	b5f0      	push	{r4, r5, r6, r7, lr}
  401d62:	4605      	mov	r5, r0
  401d64:	b089      	sub	sp, #36	; 0x24
  401d66:	4608      	mov	r0, r1
  401d68:	460c      	mov	r4, r1
  401d6a:	f000 f929 	bl	401fc0 <strlen>
  401d6e:	6bab      	ldr	r3, [r5, #56]	; 0x38
  401d70:	4f14      	ldr	r7, [pc, #80]	; (401dc4 <_puts_r+0x64>)
  401d72:	9404      	str	r4, [sp, #16]
  401d74:	2601      	movs	r6, #1
  401d76:	1c44      	adds	r4, r0, #1
  401d78:	a904      	add	r1, sp, #16
  401d7a:	2202      	movs	r2, #2
  401d7c:	9403      	str	r4, [sp, #12]
  401d7e:	9005      	str	r0, [sp, #20]
  401d80:	68ac      	ldr	r4, [r5, #8]
  401d82:	9706      	str	r7, [sp, #24]
  401d84:	9607      	str	r6, [sp, #28]
  401d86:	9101      	str	r1, [sp, #4]
  401d88:	9202      	str	r2, [sp, #8]
  401d8a:	b1b3      	cbz	r3, 401dba <_puts_r+0x5a>
  401d8c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  401d90:	049a      	lsls	r2, r3, #18
  401d92:	d406      	bmi.n	401da2 <_puts_r+0x42>
  401d94:	6e62      	ldr	r2, [r4, #100]	; 0x64
  401d96:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
  401d9a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
  401d9e:	81a3      	strh	r3, [r4, #12]
  401da0:	6662      	str	r2, [r4, #100]	; 0x64
  401da2:	4621      	mov	r1, r4
  401da4:	4628      	mov	r0, r5
  401da6:	aa01      	add	r2, sp, #4
  401da8:	f002 ff98 	bl	404cdc <__sfvwrite_r>
  401dac:	2800      	cmp	r0, #0
  401dae:	bf14      	ite	ne
  401db0:	f04f 30ff 	movne.w	r0, #4294967295
  401db4:	200a      	moveq	r0, #10
  401db6:	b009      	add	sp, #36	; 0x24
  401db8:	bdf0      	pop	{r4, r5, r6, r7, pc}
  401dba:	4628      	mov	r0, r5
  401dbc:	f002 fe3a 	bl	404a34 <__sinit>
  401dc0:	e7e4      	b.n	401d8c <_puts_r+0x2c>
  401dc2:	bf00      	nop
  401dc4:	00407d70 	.word	0x00407d70

00401dc8 <puts>:
  401dc8:	4b02      	ldr	r3, [pc, #8]	; (401dd4 <puts+0xc>)
  401dca:	4601      	mov	r1, r0
  401dcc:	6818      	ldr	r0, [r3, #0]
  401dce:	f7ff bfc7 	b.w	401d60 <_puts_r>
  401dd2:	bf00      	nop
  401dd4:	20000460 	.word	0x20000460

00401dd8 <__srget_r>:
  401dd8:	b538      	push	{r3, r4, r5, lr}
  401dda:	460c      	mov	r4, r1
  401ddc:	4605      	mov	r5, r0
  401dde:	b108      	cbz	r0, 401de4 <__srget_r+0xc>
  401de0:	6b83      	ldr	r3, [r0, #56]	; 0x38
  401de2:	b163      	cbz	r3, 401dfe <__srget_r+0x26>
  401de4:	4628      	mov	r0, r5
  401de6:	4621      	mov	r1, r4
  401de8:	f004 fadc 	bl	4063a4 <__srefill_r>
  401dec:	b950      	cbnz	r0, 401e04 <__srget_r+0x2c>
  401dee:	e894 000c 	ldmia.w	r4, {r2, r3}
  401df2:	3b01      	subs	r3, #1
  401df4:	1c51      	adds	r1, r2, #1
  401df6:	e884 000a 	stmia.w	r4, {r1, r3}
  401dfa:	7810      	ldrb	r0, [r2, #0]
  401dfc:	bd38      	pop	{r3, r4, r5, pc}
  401dfe:	f002 fe19 	bl	404a34 <__sinit>
  401e02:	e7ef      	b.n	401de4 <__srget_r+0xc>
  401e04:	f04f 30ff 	mov.w	r0, #4294967295
  401e08:	bd38      	pop	{r3, r4, r5, pc}
  401e0a:	bf00      	nop

00401e0c <setbuf>:
  401e0c:	2900      	cmp	r1, #0
  401e0e:	bf0c      	ite	eq
  401e10:	2202      	moveq	r2, #2
  401e12:	2200      	movne	r2, #0
  401e14:	f44f 6380 	mov.w	r3, #1024	; 0x400
  401e18:	f000 b800 	b.w	401e1c <setvbuf>

00401e1c <setvbuf>:
  401e1c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  401e20:	4c51      	ldr	r4, [pc, #324]	; (401f68 <setvbuf+0x14c>)
  401e22:	6825      	ldr	r5, [r4, #0]
  401e24:	b083      	sub	sp, #12
  401e26:	4604      	mov	r4, r0
  401e28:	460f      	mov	r7, r1
  401e2a:	4690      	mov	r8, r2
  401e2c:	461e      	mov	r6, r3
  401e2e:	b115      	cbz	r5, 401e36 <setvbuf+0x1a>
  401e30:	6bab      	ldr	r3, [r5, #56]	; 0x38
  401e32:	2b00      	cmp	r3, #0
  401e34:	d079      	beq.n	401f2a <setvbuf+0x10e>
  401e36:	f1b8 0f02 	cmp.w	r8, #2
  401e3a:	d004      	beq.n	401e46 <setvbuf+0x2a>
  401e3c:	f1b8 0f01 	cmp.w	r8, #1
  401e40:	d87f      	bhi.n	401f42 <setvbuf+0x126>
  401e42:	2e00      	cmp	r6, #0
  401e44:	db7d      	blt.n	401f42 <setvbuf+0x126>
  401e46:	4621      	mov	r1, r4
  401e48:	4628      	mov	r0, r5
  401e4a:	f002 fd4d 	bl	4048e8 <_fflush_r>
  401e4e:	6b21      	ldr	r1, [r4, #48]	; 0x30
  401e50:	b141      	cbz	r1, 401e64 <setvbuf+0x48>
  401e52:	f104 0340 	add.w	r3, r4, #64	; 0x40
  401e56:	4299      	cmp	r1, r3
  401e58:	d002      	beq.n	401e60 <setvbuf+0x44>
  401e5a:	4628      	mov	r0, r5
  401e5c:	f002 fe56 	bl	404b0c <_free_r>
  401e60:	2300      	movs	r3, #0
  401e62:	6323      	str	r3, [r4, #48]	; 0x30
  401e64:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  401e68:	2200      	movs	r2, #0
  401e6a:	61a2      	str	r2, [r4, #24]
  401e6c:	6062      	str	r2, [r4, #4]
  401e6e:	061a      	lsls	r2, r3, #24
  401e70:	d454      	bmi.n	401f1c <setvbuf+0x100>
  401e72:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
  401e76:	f023 0303 	bic.w	r3, r3, #3
  401e7a:	f1b8 0f02 	cmp.w	r8, #2
  401e7e:	81a3      	strh	r3, [r4, #12]
  401e80:	d039      	beq.n	401ef6 <setvbuf+0xda>
  401e82:	ab01      	add	r3, sp, #4
  401e84:	466a      	mov	r2, sp
  401e86:	4621      	mov	r1, r4
  401e88:	4628      	mov	r0, r5
  401e8a:	f003 f8fd 	bl	405088 <__swhatbuf_r>
  401e8e:	89a3      	ldrh	r3, [r4, #12]
  401e90:	4318      	orrs	r0, r3
  401e92:	81a0      	strh	r0, [r4, #12]
  401e94:	b326      	cbz	r6, 401ee0 <setvbuf+0xc4>
  401e96:	b327      	cbz	r7, 401ee2 <setvbuf+0xc6>
  401e98:	6bab      	ldr	r3, [r5, #56]	; 0x38
  401e9a:	2b00      	cmp	r3, #0
  401e9c:	d04d      	beq.n	401f3a <setvbuf+0x11e>
  401e9e:	9b00      	ldr	r3, [sp, #0]
  401ea0:	f9b4 000c 	ldrsh.w	r0, [r4, #12]
  401ea4:	6027      	str	r7, [r4, #0]
  401ea6:	429e      	cmp	r6, r3
  401ea8:	bf1c      	itt	ne
  401eaa:	f440 6000 	orrne.w	r0, r0, #2048	; 0x800
  401eae:	81a0      	strhne	r0, [r4, #12]
  401eb0:	f1b8 0f01 	cmp.w	r8, #1
  401eb4:	bf08      	it	eq
  401eb6:	f040 0001 	orreq.w	r0, r0, #1
  401eba:	b283      	uxth	r3, r0
  401ebc:	bf08      	it	eq
  401ebe:	81a0      	strheq	r0, [r4, #12]
  401ec0:	f003 0008 	and.w	r0, r3, #8
  401ec4:	b280      	uxth	r0, r0
  401ec6:	6127      	str	r7, [r4, #16]
  401ec8:	6166      	str	r6, [r4, #20]
  401eca:	b318      	cbz	r0, 401f14 <setvbuf+0xf8>
  401ecc:	f013 0001 	ands.w	r0, r3, #1
  401ed0:	d02f      	beq.n	401f32 <setvbuf+0x116>
  401ed2:	2000      	movs	r0, #0
  401ed4:	4276      	negs	r6, r6
  401ed6:	61a6      	str	r6, [r4, #24]
  401ed8:	60a0      	str	r0, [r4, #8]
  401eda:	b003      	add	sp, #12
  401edc:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  401ee0:	9e00      	ldr	r6, [sp, #0]
  401ee2:	4630      	mov	r0, r6
  401ee4:	f003 f944 	bl	405170 <malloc>
  401ee8:	4607      	mov	r7, r0
  401eea:	b368      	cbz	r0, 401f48 <setvbuf+0x12c>
  401eec:	89a3      	ldrh	r3, [r4, #12]
  401eee:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  401ef2:	81a3      	strh	r3, [r4, #12]
  401ef4:	e7d0      	b.n	401e98 <setvbuf+0x7c>
  401ef6:	2000      	movs	r0, #0
  401ef8:	f104 0243 	add.w	r2, r4, #67	; 0x43
  401efc:	f043 0302 	orr.w	r3, r3, #2
  401f00:	2500      	movs	r5, #0
  401f02:	2101      	movs	r1, #1
  401f04:	81a3      	strh	r3, [r4, #12]
  401f06:	60a5      	str	r5, [r4, #8]
  401f08:	6022      	str	r2, [r4, #0]
  401f0a:	6122      	str	r2, [r4, #16]
  401f0c:	6161      	str	r1, [r4, #20]
  401f0e:	b003      	add	sp, #12
  401f10:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  401f14:	60a0      	str	r0, [r4, #8]
  401f16:	b003      	add	sp, #12
  401f18:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  401f1c:	6921      	ldr	r1, [r4, #16]
  401f1e:	4628      	mov	r0, r5
  401f20:	f002 fdf4 	bl	404b0c <_free_r>
  401f24:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  401f28:	e7a3      	b.n	401e72 <setvbuf+0x56>
  401f2a:	4628      	mov	r0, r5
  401f2c:	f002 fd82 	bl	404a34 <__sinit>
  401f30:	e781      	b.n	401e36 <setvbuf+0x1a>
  401f32:	60a6      	str	r6, [r4, #8]
  401f34:	b003      	add	sp, #12
  401f36:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  401f3a:	4628      	mov	r0, r5
  401f3c:	f002 fd7a 	bl	404a34 <__sinit>
  401f40:	e7ad      	b.n	401e9e <setvbuf+0x82>
  401f42:	f04f 30ff 	mov.w	r0, #4294967295
  401f46:	e7e2      	b.n	401f0e <setvbuf+0xf2>
  401f48:	f8dd 9000 	ldr.w	r9, [sp]
  401f4c:	45b1      	cmp	r9, r6
  401f4e:	d006      	beq.n	401f5e <setvbuf+0x142>
  401f50:	4648      	mov	r0, r9
  401f52:	f003 f90d 	bl	405170 <malloc>
  401f56:	4607      	mov	r7, r0
  401f58:	b108      	cbz	r0, 401f5e <setvbuf+0x142>
  401f5a:	464e      	mov	r6, r9
  401f5c:	e7c6      	b.n	401eec <setvbuf+0xd0>
  401f5e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  401f62:	f04f 30ff 	mov.w	r0, #4294967295
  401f66:	e7c7      	b.n	401ef8 <setvbuf+0xdc>
  401f68:	20000460 	.word	0x20000460

00401f6c <sprintf>:
  401f6c:	b40e      	push	{r1, r2, r3}
  401f6e:	b5f0      	push	{r4, r5, r6, r7, lr}
  401f70:	b09c      	sub	sp, #112	; 0x70
  401f72:	ab21      	add	r3, sp, #132	; 0x84
  401f74:	490f      	ldr	r1, [pc, #60]	; (401fb4 <sprintf+0x48>)
  401f76:	f853 2b04 	ldr.w	r2, [r3], #4
  401f7a:	9301      	str	r3, [sp, #4]
  401f7c:	4605      	mov	r5, r0
  401f7e:	f06f 4400 	mvn.w	r4, #2147483648	; 0x80000000
  401f82:	6808      	ldr	r0, [r1, #0]
  401f84:	9502      	str	r5, [sp, #8]
  401f86:	f44f 7702 	mov.w	r7, #520	; 0x208
  401f8a:	f64f 76ff 	movw	r6, #65535	; 0xffff
  401f8e:	a902      	add	r1, sp, #8
  401f90:	9506      	str	r5, [sp, #24]
  401f92:	f8ad 7014 	strh.w	r7, [sp, #20]
  401f96:	9404      	str	r4, [sp, #16]
  401f98:	9407      	str	r4, [sp, #28]
  401f9a:	f8ad 6016 	strh.w	r6, [sp, #22]
  401f9e:	f000 f87d 	bl	40209c <_svfprintf_r>
  401fa2:	9b02      	ldr	r3, [sp, #8]
  401fa4:	2200      	movs	r2, #0
  401fa6:	701a      	strb	r2, [r3, #0]
  401fa8:	b01c      	add	sp, #112	; 0x70
  401faa:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
  401fae:	b003      	add	sp, #12
  401fb0:	4770      	bx	lr
  401fb2:	bf00      	nop
  401fb4:	20000460 	.word	0x20000460
	...

00401fc0 <strlen>:
  401fc0:	f890 f000 	pld	[r0]
  401fc4:	e96d 4502 	strd	r4, r5, [sp, #-8]!
  401fc8:	f020 0107 	bic.w	r1, r0, #7
  401fcc:	f06f 0c00 	mvn.w	ip, #0
  401fd0:	f010 0407 	ands.w	r4, r0, #7
  401fd4:	f891 f020 	pld	[r1, #32]
  401fd8:	f040 8049 	bne.w	40206e <strlen+0xae>
  401fdc:	f04f 0400 	mov.w	r4, #0
  401fe0:	f06f 0007 	mvn.w	r0, #7
  401fe4:	e9d1 2300 	ldrd	r2, r3, [r1]
  401fe8:	f891 f040 	pld	[r1, #64]	; 0x40
  401fec:	f100 0008 	add.w	r0, r0, #8
  401ff0:	fa82 f24c 	uadd8	r2, r2, ip
  401ff4:	faa4 f28c 	sel	r2, r4, ip
  401ff8:	fa83 f34c 	uadd8	r3, r3, ip
  401ffc:	faa2 f38c 	sel	r3, r2, ip
  402000:	bb4b      	cbnz	r3, 402056 <strlen+0x96>
  402002:	e9d1 2302 	ldrd	r2, r3, [r1, #8]
  402006:	fa82 f24c 	uadd8	r2, r2, ip
  40200a:	f100 0008 	add.w	r0, r0, #8
  40200e:	faa4 f28c 	sel	r2, r4, ip
  402012:	fa83 f34c 	uadd8	r3, r3, ip
  402016:	faa2 f38c 	sel	r3, r2, ip
  40201a:	b9e3      	cbnz	r3, 402056 <strlen+0x96>
  40201c:	e9d1 2304 	ldrd	r2, r3, [r1, #16]
  402020:	fa82 f24c 	uadd8	r2, r2, ip
  402024:	f100 0008 	add.w	r0, r0, #8
  402028:	faa4 f28c 	sel	r2, r4, ip
  40202c:	fa83 f34c 	uadd8	r3, r3, ip
  402030:	faa2 f38c 	sel	r3, r2, ip
  402034:	b97b      	cbnz	r3, 402056 <strlen+0x96>
  402036:	e9d1 2306 	ldrd	r2, r3, [r1, #24]
  40203a:	f101 0120 	add.w	r1, r1, #32
  40203e:	fa82 f24c 	uadd8	r2, r2, ip
  402042:	f100 0008 	add.w	r0, r0, #8
  402046:	faa4 f28c 	sel	r2, r4, ip
  40204a:	fa83 f34c 	uadd8	r3, r3, ip
  40204e:	faa2 f38c 	sel	r3, r2, ip
  402052:	2b00      	cmp	r3, #0
  402054:	d0c6      	beq.n	401fe4 <strlen+0x24>
  402056:	2a00      	cmp	r2, #0
  402058:	bf04      	itt	eq
  40205a:	3004      	addeq	r0, #4
  40205c:	461a      	moveq	r2, r3
  40205e:	ba12      	rev	r2, r2
  402060:	fab2 f282 	clz	r2, r2
  402064:	e8fd 4502 	ldrd	r4, r5, [sp], #8
  402068:	eb00 00d2 	add.w	r0, r0, r2, lsr #3
  40206c:	4770      	bx	lr
  40206e:	e9d1 2300 	ldrd	r2, r3, [r1]
  402072:	f004 0503 	and.w	r5, r4, #3
  402076:	f1c4 0000 	rsb	r0, r4, #0
  40207a:	ea4f 05c5 	mov.w	r5, r5, lsl #3
  40207e:	f014 0f04 	tst.w	r4, #4
  402082:	f891 f040 	pld	[r1, #64]	; 0x40
  402086:	fa0c f505 	lsl.w	r5, ip, r5
  40208a:	ea62 0205 	orn	r2, r2, r5
  40208e:	bf1c      	itt	ne
  402090:	ea63 0305 	ornne	r3, r3, r5
  402094:	4662      	movne	r2, ip
  402096:	f04f 0400 	mov.w	r4, #0
  40209a:	e7a9      	b.n	401ff0 <strlen+0x30>

0040209c <_svfprintf_r>:
  40209c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4020a0:	b0c1      	sub	sp, #260	; 0x104
  4020a2:	460c      	mov	r4, r1
  4020a4:	9109      	str	r1, [sp, #36]	; 0x24
  4020a6:	4615      	mov	r5, r2
  4020a8:	930e      	str	r3, [sp, #56]	; 0x38
  4020aa:	900a      	str	r0, [sp, #40]	; 0x28
  4020ac:	f002 ffe8 	bl	405080 <_localeconv_r>
  4020b0:	6803      	ldr	r3, [r0, #0]
  4020b2:	9317      	str	r3, [sp, #92]	; 0x5c
  4020b4:	4618      	mov	r0, r3
  4020b6:	f7ff ff83 	bl	401fc0 <strlen>
  4020ba:	89a3      	ldrh	r3, [r4, #12]
  4020bc:	9016      	str	r0, [sp, #88]	; 0x58
  4020be:	061e      	lsls	r6, r3, #24
  4020c0:	d503      	bpl.n	4020ca <_svfprintf_r+0x2e>
  4020c2:	6923      	ldr	r3, [r4, #16]
  4020c4:	2b00      	cmp	r3, #0
  4020c6:	f001 8119 	beq.w	4032fc <_svfprintf_r+0x1260>
  4020ca:	2300      	movs	r3, #0
  4020cc:	461a      	mov	r2, r3
  4020ce:	9312      	str	r3, [sp, #72]	; 0x48
  4020d0:	9325      	str	r3, [sp, #148]	; 0x94
  4020d2:	9324      	str	r3, [sp, #144]	; 0x90
  4020d4:	9319      	str	r3, [sp, #100]	; 0x64
  4020d6:	930b      	str	r3, [sp, #44]	; 0x2c
  4020d8:	f8df a464 	ldr.w	sl, [pc, #1124]	; 402540 <_svfprintf_r+0x4a4>
  4020dc:	9214      	str	r2, [sp, #80]	; 0x50
  4020de:	ab30      	add	r3, sp, #192	; 0xc0
  4020e0:	9323      	str	r3, [sp, #140]	; 0x8c
  4020e2:	4699      	mov	r9, r3
  4020e4:	9215      	str	r2, [sp, #84]	; 0x54
  4020e6:	46a8      	mov	r8, r5
  4020e8:	f898 3000 	ldrb.w	r3, [r8]
  4020ec:	4644      	mov	r4, r8
  4020ee:	b1eb      	cbz	r3, 40212c <_svfprintf_r+0x90>
  4020f0:	2b25      	cmp	r3, #37	; 0x25
  4020f2:	d102      	bne.n	4020fa <_svfprintf_r+0x5e>
  4020f4:	e01a      	b.n	40212c <_svfprintf_r+0x90>
  4020f6:	2b25      	cmp	r3, #37	; 0x25
  4020f8:	d003      	beq.n	402102 <_svfprintf_r+0x66>
  4020fa:	f814 3f01 	ldrb.w	r3, [r4, #1]!
  4020fe:	2b00      	cmp	r3, #0
  402100:	d1f9      	bne.n	4020f6 <_svfprintf_r+0x5a>
  402102:	ebc8 0504 	rsb	r5, r8, r4
  402106:	b18d      	cbz	r5, 40212c <_svfprintf_r+0x90>
  402108:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40210a:	9a25      	ldr	r2, [sp, #148]	; 0x94
  40210c:	f8c9 8000 	str.w	r8, [r9]
  402110:	3301      	adds	r3, #1
  402112:	442a      	add	r2, r5
  402114:	2b07      	cmp	r3, #7
  402116:	f8c9 5004 	str.w	r5, [r9, #4]
  40211a:	9225      	str	r2, [sp, #148]	; 0x94
  40211c:	9324      	str	r3, [sp, #144]	; 0x90
  40211e:	f300 80a6 	bgt.w	40226e <_svfprintf_r+0x1d2>
  402122:	f109 0908 	add.w	r9, r9, #8
  402126:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  402128:	442b      	add	r3, r5
  40212a:	930b      	str	r3, [sp, #44]	; 0x2c
  40212c:	7823      	ldrb	r3, [r4, #0]
  40212e:	2b00      	cmp	r3, #0
  402130:	f000 80a6 	beq.w	402280 <_svfprintf_r+0x1e4>
  402134:	2300      	movs	r3, #0
  402136:	461a      	mov	r2, r3
  402138:	f88d 306f 	strb.w	r3, [sp, #111]	; 0x6f
  40213c:	4619      	mov	r1, r3
  40213e:	930c      	str	r3, [sp, #48]	; 0x30
  402140:	9307      	str	r3, [sp, #28]
  402142:	f04f 3bff 	mov.w	fp, #4294967295
  402146:	7863      	ldrb	r3, [r4, #1]
  402148:	f104 0801 	add.w	r8, r4, #1
  40214c:	465d      	mov	r5, fp
  40214e:	f108 0801 	add.w	r8, r8, #1
  402152:	f1a3 0020 	sub.w	r0, r3, #32
  402156:	2858      	cmp	r0, #88	; 0x58
  402158:	f200 8425 	bhi.w	4029a6 <_svfprintf_r+0x90a>
  40215c:	e8df f010 	tbh	[pc, r0, lsl #1]
  402160:	04230388 	.word	0x04230388
  402164:	03900423 	.word	0x03900423
  402168:	04230423 	.word	0x04230423
  40216c:	04230423 	.word	0x04230423
  402170:	04230423 	.word	0x04230423
  402174:	03a50397 	.word	0x03a50397
  402178:	005d0423 	.word	0x005d0423
  40217c:	042300e2 	.word	0x042300e2
  402180:	010500fe 	.word	0x010500fe
  402184:	01050105 	.word	0x01050105
  402188:	01050105 	.word	0x01050105
  40218c:	01050105 	.word	0x01050105
  402190:	01050105 	.word	0x01050105
  402194:	04230423 	.word	0x04230423
  402198:	04230423 	.word	0x04230423
  40219c:	04230423 	.word	0x04230423
  4021a0:	04230423 	.word	0x04230423
  4021a4:	04230423 	.word	0x04230423
  4021a8:	02810115 	.word	0x02810115
  4021ac:	02810423 	.word	0x02810423
  4021b0:	04230423 	.word	0x04230423
  4021b4:	04230423 	.word	0x04230423
  4021b8:	042302c6 	.word	0x042302c6
  4021bc:	02cd0423 	.word	0x02cd0423
  4021c0:	04230423 	.word	0x04230423
  4021c4:	04230423 	.word	0x04230423
  4021c8:	02f70423 	.word	0x02f70423
  4021cc:	04230423 	.word	0x04230423
  4021d0:	04230325 	.word	0x04230325
  4021d4:	04230423 	.word	0x04230423
  4021d8:	04230423 	.word	0x04230423
  4021dc:	04230423 	.word	0x04230423
  4021e0:	04230423 	.word	0x04230423
  4021e4:	03660423 	.word	0x03660423
  4021e8:	02810379 	.word	0x02810379
  4021ec:	02810281 	.word	0x02810281
  4021f0:	03790381 	.word	0x03790381
  4021f4:	04230423 	.word	0x04230423
  4021f8:	042303d1 	.word	0x042303d1
  4021fc:	00a303db 	.word	0x00a303db
  402200:	03ee0064 	.word	0x03ee0064
  402204:	03f50423 	.word	0x03f50423
  402208:	03aa0423 	.word	0x03aa0423
  40220c:	04230423 	.word	0x04230423
  402210:	03bc      	.short	0x03bc
  402212:	980c      	ldr	r0, [sp, #48]	; 0x30
  402214:	930e      	str	r3, [sp, #56]	; 0x38
  402216:	4240      	negs	r0, r0
  402218:	900c      	str	r0, [sp, #48]	; 0x30
  40221a:	9b07      	ldr	r3, [sp, #28]
  40221c:	f043 0304 	orr.w	r3, r3, #4
  402220:	9307      	str	r3, [sp, #28]
  402222:	f898 3000 	ldrb.w	r3, [r8]
  402226:	e792      	b.n	40214e <_svfprintf_r+0xb2>
  402228:	980e      	ldr	r0, [sp, #56]	; 0x38
  40222a:	46ab      	mov	fp, r5
  40222c:	2100      	movs	r1, #0
  40222e:	6804      	ldr	r4, [r0, #0]
  402230:	f88d 106f 	strb.w	r1, [sp, #111]	; 0x6f
  402234:	1d07      	adds	r7, r0, #4
  402236:	9807      	ldr	r0, [sp, #28]
  402238:	2330      	movs	r3, #48	; 0x30
  40223a:	2278      	movs	r2, #120	; 0x78
  40223c:	458b      	cmp	fp, r1
  40223e:	f88d 3070 	strb.w	r3, [sp, #112]	; 0x70
  402242:	f04f 0500 	mov.w	r5, #0
  402246:	f88d 2071 	strb.w	r2, [sp, #113]	; 0x71
  40224a:	f040 0302 	orr.w	r3, r0, #2
  40224e:	f2c0 83c7 	blt.w	4029e0 <_svfprintf_r+0x944>
  402252:	f020 0380 	bic.w	r3, r0, #128	; 0x80
  402256:	f043 0302 	orr.w	r3, r3, #2
  40225a:	9307      	str	r3, [sp, #28]
  40225c:	ea54 0305 	orrs.w	r3, r4, r5
  402260:	970e      	str	r7, [sp, #56]	; 0x38
  402262:	f000 8393 	beq.w	40298c <_svfprintf_r+0x8f0>
  402266:	460f      	mov	r7, r1
  402268:	9211      	str	r2, [sp, #68]	; 0x44
  40226a:	48b3      	ldr	r0, [pc, #716]	; (402538 <_svfprintf_r+0x49c>)
  40226c:	e2ce      	b.n	40280c <_svfprintf_r+0x770>
  40226e:	aa23      	add	r2, sp, #140	; 0x8c
  402270:	9909      	ldr	r1, [sp, #36]	; 0x24
  402272:	980a      	ldr	r0, [sp, #40]	; 0x28
  402274:	f004 f976 	bl	406564 <__ssprint_r>
  402278:	b948      	cbnz	r0, 40228e <_svfprintf_r+0x1f2>
  40227a:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  40227e:	e752      	b.n	402126 <_svfprintf_r+0x8a>
  402280:	9b25      	ldr	r3, [sp, #148]	; 0x94
  402282:	b123      	cbz	r3, 40228e <_svfprintf_r+0x1f2>
  402284:	980a      	ldr	r0, [sp, #40]	; 0x28
  402286:	9909      	ldr	r1, [sp, #36]	; 0x24
  402288:	aa23      	add	r2, sp, #140	; 0x8c
  40228a:	f004 f96b 	bl	406564 <__ssprint_r>
  40228e:	9b09      	ldr	r3, [sp, #36]	; 0x24
  402290:	899b      	ldrh	r3, [r3, #12]
  402292:	f013 0f40 	tst.w	r3, #64	; 0x40
  402296:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  402298:	bf18      	it	ne
  40229a:	f04f 33ff 	movne.w	r3, #4294967295
  40229e:	4618      	mov	r0, r3
  4022a0:	b041      	add	sp, #260	; 0x104
  4022a2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4022a6:	9311      	str	r3, [sp, #68]	; 0x44
  4022a8:	46ab      	mov	fp, r5
  4022aa:	2a00      	cmp	r2, #0
  4022ac:	f041 8223 	bne.w	4036f6 <_svfprintf_r+0x165a>
  4022b0:	9a07      	ldr	r2, [sp, #28]
  4022b2:	f012 0320 	ands.w	r3, r2, #32
  4022b6:	f000 822e 	beq.w	402716 <_svfprintf_r+0x67a>
  4022ba:	9f0e      	ldr	r7, [sp, #56]	; 0x38
  4022bc:	3707      	adds	r7, #7
  4022be:	f027 0307 	bic.w	r3, r7, #7
  4022c2:	2700      	movs	r7, #0
  4022c4:	f103 0108 	add.w	r1, r3, #8
  4022c8:	45bb      	cmp	fp, r7
  4022ca:	910e      	str	r1, [sp, #56]	; 0x38
  4022cc:	e9d3 4500 	ldrd	r4, r5, [r3]
  4022d0:	f88d 706f 	strb.w	r7, [sp, #111]	; 0x6f
  4022d4:	f2c0 8752 	blt.w	40317c <_svfprintf_r+0x10e0>
  4022d8:	f022 0380 	bic.w	r3, r2, #128	; 0x80
  4022dc:	9307      	str	r3, [sp, #28]
  4022de:	ea54 0305 	orrs.w	r3, r4, r5
  4022e2:	f000 8375 	beq.w	4029d0 <_svfprintf_r+0x934>
  4022e6:	ae30      	add	r6, sp, #192	; 0xc0
  4022e8:	08e2      	lsrs	r2, r4, #3
  4022ea:	ea42 7245 	orr.w	r2, r2, r5, lsl #29
  4022ee:	08e9      	lsrs	r1, r5, #3
  4022f0:	f004 0307 	and.w	r3, r4, #7
  4022f4:	460d      	mov	r5, r1
  4022f6:	4614      	mov	r4, r2
  4022f8:	3330      	adds	r3, #48	; 0x30
  4022fa:	ea54 0205 	orrs.w	r2, r4, r5
  4022fe:	f806 3d01 	strb.w	r3, [r6, #-1]!
  402302:	d1f1      	bne.n	4022e8 <_svfprintf_r+0x24c>
  402304:	9a07      	ldr	r2, [sp, #28]
  402306:	07d1      	lsls	r1, r2, #31
  402308:	f140 8084 	bpl.w	402414 <_svfprintf_r+0x378>
  40230c:	2b30      	cmp	r3, #48	; 0x30
  40230e:	f000 8081 	beq.w	402414 <_svfprintf_r+0x378>
  402312:	2230      	movs	r2, #48	; 0x30
  402314:	1e73      	subs	r3, r6, #1
  402316:	f806 2c01 	strb.w	r2, [r6, #-1]
  40231a:	aa30      	add	r2, sp, #192	; 0xc0
  40231c:	1ad2      	subs	r2, r2, r3
  40231e:	920d      	str	r2, [sp, #52]	; 0x34
  402320:	461e      	mov	r6, r3
  402322:	e07a      	b.n	40241a <_svfprintf_r+0x37e>
  402324:	f898 3000 	ldrb.w	r3, [r8]
  402328:	2b2a      	cmp	r3, #42	; 0x2a
  40232a:	f108 0401 	add.w	r4, r8, #1
  40232e:	f001 81b1 	beq.w	403694 <_svfprintf_r+0x15f8>
  402332:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  402336:	2809      	cmp	r0, #9
  402338:	bf98      	it	ls
  40233a:	2500      	movls	r5, #0
  40233c:	f201 8164 	bhi.w	403608 <_svfprintf_r+0x156c>
  402340:	f814 3b01 	ldrb.w	r3, [r4], #1
  402344:	eb05 0585 	add.w	r5, r5, r5, lsl #2
  402348:	eb00 0545 	add.w	r5, r0, r5, lsl #1
  40234c:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  402350:	2809      	cmp	r0, #9
  402352:	d9f5      	bls.n	402340 <_svfprintf_r+0x2a4>
  402354:	ea45 75e5 	orr.w	r5, r5, r5, asr #31
  402358:	46a0      	mov	r8, r4
  40235a:	e6fa      	b.n	402152 <_svfprintf_r+0xb6>
  40235c:	9b07      	ldr	r3, [sp, #28]
  40235e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  402362:	9307      	str	r3, [sp, #28]
  402364:	f898 3000 	ldrb.w	r3, [r8]
  402368:	e6f1      	b.n	40214e <_svfprintf_r+0xb2>
  40236a:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  40236e:	2300      	movs	r3, #0
  402370:	461c      	mov	r4, r3
  402372:	f818 3b01 	ldrb.w	r3, [r8], #1
  402376:	eb04 0484 	add.w	r4, r4, r4, lsl #2
  40237a:	eb00 0444 	add.w	r4, r0, r4, lsl #1
  40237e:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  402382:	2809      	cmp	r0, #9
  402384:	d9f5      	bls.n	402372 <_svfprintf_r+0x2d6>
  402386:	940c      	str	r4, [sp, #48]	; 0x30
  402388:	e6e3      	b.n	402152 <_svfprintf_r+0xb6>
  40238a:	9311      	str	r3, [sp, #68]	; 0x44
  40238c:	46ab      	mov	fp, r5
  40238e:	2a00      	cmp	r2, #0
  402390:	f041 81c9 	bne.w	403726 <_svfprintf_r+0x168a>
  402394:	9b07      	ldr	r3, [sp, #28]
  402396:	f043 0310 	orr.w	r3, r3, #16
  40239a:	9307      	str	r3, [sp, #28]
  40239c:	9b07      	ldr	r3, [sp, #28]
  40239e:	0698      	lsls	r0, r3, #26
  4023a0:	f140 8530 	bpl.w	402e04 <_svfprintf_r+0xd68>
  4023a4:	9f0e      	ldr	r7, [sp, #56]	; 0x38
  4023a6:	3707      	adds	r7, #7
  4023a8:	f027 0707 	bic.w	r7, r7, #7
  4023ac:	e9d7 2300 	ldrd	r2, r3, [r7]
  4023b0:	f107 0108 	add.w	r1, r7, #8
  4023b4:	910e      	str	r1, [sp, #56]	; 0x38
  4023b6:	4614      	mov	r4, r2
  4023b8:	461d      	mov	r5, r3
  4023ba:	2a00      	cmp	r2, #0
  4023bc:	f173 0300 	sbcs.w	r3, r3, #0
  4023c0:	f2c0 855b 	blt.w	402e7a <_svfprintf_r+0xdde>
  4023c4:	f1bb 0f00 	cmp.w	fp, #0
  4023c8:	f89d 706f 	ldrb.w	r7, [sp, #111]	; 0x6f
  4023cc:	f2c0 8538 	blt.w	402e40 <_svfprintf_r+0xda4>
  4023d0:	9b07      	ldr	r3, [sp, #28]
  4023d2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  4023d6:	9307      	str	r3, [sp, #28]
  4023d8:	ea54 0305 	orrs.w	r3, r4, r5
  4023dc:	f000 81db 	beq.w	402796 <_svfprintf_r+0x6fa>
  4023e0:	2d00      	cmp	r5, #0
  4023e2:	bf08      	it	eq
  4023e4:	2c0a      	cmpeq	r4, #10
  4023e6:	f0c0 81db 	bcc.w	4027a0 <_svfprintf_r+0x704>
  4023ea:	ae30      	add	r6, sp, #192	; 0xc0
  4023ec:	4620      	mov	r0, r4
  4023ee:	4629      	mov	r1, r5
  4023f0:	220a      	movs	r2, #10
  4023f2:	2300      	movs	r3, #0
  4023f4:	f004 ff04 	bl	407200 <__aeabi_uldivmod>
  4023f8:	3230      	adds	r2, #48	; 0x30
  4023fa:	f806 2d01 	strb.w	r2, [r6, #-1]!
  4023fe:	4620      	mov	r0, r4
  402400:	4629      	mov	r1, r5
  402402:	2300      	movs	r3, #0
  402404:	220a      	movs	r2, #10
  402406:	f004 fefb 	bl	407200 <__aeabi_uldivmod>
  40240a:	4604      	mov	r4, r0
  40240c:	460d      	mov	r5, r1
  40240e:	ea54 0305 	orrs.w	r3, r4, r5
  402412:	d1eb      	bne.n	4023ec <_svfprintf_r+0x350>
  402414:	ab30      	add	r3, sp, #192	; 0xc0
  402416:	1b9b      	subs	r3, r3, r6
  402418:	930d      	str	r3, [sp, #52]	; 0x34
  40241a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  40241c:	455b      	cmp	r3, fp
  40241e:	bfb8      	it	lt
  402420:	465b      	movlt	r3, fp
  402422:	9308      	str	r3, [sp, #32]
  402424:	2300      	movs	r3, #0
  402426:	9313      	str	r3, [sp, #76]	; 0x4c
  402428:	b117      	cbz	r7, 402430 <_svfprintf_r+0x394>
  40242a:	9b08      	ldr	r3, [sp, #32]
  40242c:	3301      	adds	r3, #1
  40242e:	9308      	str	r3, [sp, #32]
  402430:	9b07      	ldr	r3, [sp, #28]
  402432:	f013 0302 	ands.w	r3, r3, #2
  402436:	930f      	str	r3, [sp, #60]	; 0x3c
  402438:	d002      	beq.n	402440 <_svfprintf_r+0x3a4>
  40243a:	9b08      	ldr	r3, [sp, #32]
  40243c:	3302      	adds	r3, #2
  40243e:	9308      	str	r3, [sp, #32]
  402440:	9b07      	ldr	r3, [sp, #28]
  402442:	f013 0384 	ands.w	r3, r3, #132	; 0x84
  402446:	9310      	str	r3, [sp, #64]	; 0x40
  402448:	f040 82d7 	bne.w	4029fa <_svfprintf_r+0x95e>
  40244c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  40244e:	9a08      	ldr	r2, [sp, #32]
  402450:	1a9d      	subs	r5, r3, r2
  402452:	2d00      	cmp	r5, #0
  402454:	f340 82d1 	ble.w	4029fa <_svfprintf_r+0x95e>
  402458:	2d10      	cmp	r5, #16
  40245a:	9925      	ldr	r1, [sp, #148]	; 0x94
  40245c:	9a24      	ldr	r2, [sp, #144]	; 0x90
  40245e:	4f37      	ldr	r7, [pc, #220]	; (40253c <_svfprintf_r+0x4a0>)
  402460:	dd27      	ble.n	4024b2 <_svfprintf_r+0x416>
  402462:	9618      	str	r6, [sp, #96]	; 0x60
  402464:	4648      	mov	r0, r9
  402466:	2410      	movs	r4, #16
  402468:	46b9      	mov	r9, r7
  40246a:	9e09      	ldr	r6, [sp, #36]	; 0x24
  40246c:	462f      	mov	r7, r5
  40246e:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  402470:	e004      	b.n	40247c <_svfprintf_r+0x3e0>
  402472:	3f10      	subs	r7, #16
  402474:	2f10      	cmp	r7, #16
  402476:	f100 0008 	add.w	r0, r0, #8
  40247a:	dd16      	ble.n	4024aa <_svfprintf_r+0x40e>
  40247c:	3201      	adds	r2, #1
  40247e:	4b2f      	ldr	r3, [pc, #188]	; (40253c <_svfprintf_r+0x4a0>)
  402480:	9224      	str	r2, [sp, #144]	; 0x90
  402482:	3110      	adds	r1, #16
  402484:	2a07      	cmp	r2, #7
  402486:	9125      	str	r1, [sp, #148]	; 0x94
  402488:	e880 0018 	stmia.w	r0, {r3, r4}
  40248c:	ddf1      	ble.n	402472 <_svfprintf_r+0x3d6>
  40248e:	aa23      	add	r2, sp, #140	; 0x8c
  402490:	4631      	mov	r1, r6
  402492:	4628      	mov	r0, r5
  402494:	f004 f866 	bl	406564 <__ssprint_r>
  402498:	2800      	cmp	r0, #0
  40249a:	f47f aef8 	bne.w	40228e <_svfprintf_r+0x1f2>
  40249e:	3f10      	subs	r7, #16
  4024a0:	2f10      	cmp	r7, #16
  4024a2:	9925      	ldr	r1, [sp, #148]	; 0x94
  4024a4:	9a24      	ldr	r2, [sp, #144]	; 0x90
  4024a6:	a830      	add	r0, sp, #192	; 0xc0
  4024a8:	dce8      	bgt.n	40247c <_svfprintf_r+0x3e0>
  4024aa:	9e18      	ldr	r6, [sp, #96]	; 0x60
  4024ac:	463d      	mov	r5, r7
  4024ae:	464f      	mov	r7, r9
  4024b0:	4681      	mov	r9, r0
  4024b2:	3201      	adds	r2, #1
  4024b4:	186c      	adds	r4, r5, r1
  4024b6:	2a07      	cmp	r2, #7
  4024b8:	9425      	str	r4, [sp, #148]	; 0x94
  4024ba:	9224      	str	r2, [sp, #144]	; 0x90
  4024bc:	f8c9 7000 	str.w	r7, [r9]
  4024c0:	f8c9 5004 	str.w	r5, [r9, #4]
  4024c4:	f300 8428 	bgt.w	402d18 <_svfprintf_r+0xc7c>
  4024c8:	f89d 706f 	ldrb.w	r7, [sp, #111]	; 0x6f
  4024cc:	f109 0908 	add.w	r9, r9, #8
  4024d0:	b177      	cbz	r7, 4024f0 <_svfprintf_r+0x454>
  4024d2:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4024d4:	3301      	adds	r3, #1
  4024d6:	3401      	adds	r4, #1
  4024d8:	f10d 016f 	add.w	r1, sp, #111	; 0x6f
  4024dc:	2201      	movs	r2, #1
  4024de:	2b07      	cmp	r3, #7
  4024e0:	9425      	str	r4, [sp, #148]	; 0x94
  4024e2:	9324      	str	r3, [sp, #144]	; 0x90
  4024e4:	e889 0006 	stmia.w	r9, {r1, r2}
  4024e8:	f300 83a0 	bgt.w	402c2c <_svfprintf_r+0xb90>
  4024ec:	f109 0908 	add.w	r9, r9, #8
  4024f0:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  4024f2:	b16b      	cbz	r3, 402510 <_svfprintf_r+0x474>
  4024f4:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4024f6:	3301      	adds	r3, #1
  4024f8:	3402      	adds	r4, #2
  4024fa:	a91c      	add	r1, sp, #112	; 0x70
  4024fc:	2202      	movs	r2, #2
  4024fe:	2b07      	cmp	r3, #7
  402500:	9425      	str	r4, [sp, #148]	; 0x94
  402502:	9324      	str	r3, [sp, #144]	; 0x90
  402504:	e889 0006 	stmia.w	r9, {r1, r2}
  402508:	f300 839c 	bgt.w	402c44 <_svfprintf_r+0xba8>
  40250c:	f109 0908 	add.w	r9, r9, #8
  402510:	9b10      	ldr	r3, [sp, #64]	; 0x40
  402512:	2b80      	cmp	r3, #128	; 0x80
  402514:	f000 82d5 	beq.w	402ac2 <_svfprintf_r+0xa26>
  402518:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  40251a:	ebc3 070b 	rsb	r7, r3, fp
  40251e:	2f00      	cmp	r7, #0
  402520:	dd39      	ble.n	402596 <_svfprintf_r+0x4fa>
  402522:	4a07      	ldr	r2, [pc, #28]	; (402540 <_svfprintf_r+0x4a4>)
  402524:	9b24      	ldr	r3, [sp, #144]	; 0x90
  402526:	920f      	str	r2, [sp, #60]	; 0x3c
  402528:	2f10      	cmp	r7, #16
  40252a:	dd28      	ble.n	40257e <_svfprintf_r+0x4e2>
  40252c:	4622      	mov	r2, r4
  40252e:	f04f 0b10 	mov.w	fp, #16
  402532:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  402534:	9c09      	ldr	r4, [sp, #36]	; 0x24
  402536:	e00a      	b.n	40254e <_svfprintf_r+0x4b2>
  402538:	00407da8 	.word	0x00407da8
  40253c:	00407dc8 	.word	0x00407dc8
  402540:	00407d74 	.word	0x00407d74
  402544:	3f10      	subs	r7, #16
  402546:	2f10      	cmp	r7, #16
  402548:	f109 0908 	add.w	r9, r9, #8
  40254c:	dd16      	ble.n	40257c <_svfprintf_r+0x4e0>
  40254e:	3301      	adds	r3, #1
  402550:	3210      	adds	r2, #16
  402552:	2b07      	cmp	r3, #7
  402554:	9225      	str	r2, [sp, #148]	; 0x94
  402556:	9324      	str	r3, [sp, #144]	; 0x90
  402558:	e889 0c00 	stmia.w	r9, {sl, fp}
  40255c:	ddf2      	ble.n	402544 <_svfprintf_r+0x4a8>
  40255e:	aa23      	add	r2, sp, #140	; 0x8c
  402560:	4621      	mov	r1, r4
  402562:	4628      	mov	r0, r5
  402564:	f003 fffe 	bl	406564 <__ssprint_r>
  402568:	2800      	cmp	r0, #0
  40256a:	f47f ae90 	bne.w	40228e <_svfprintf_r+0x1f2>
  40256e:	3f10      	subs	r7, #16
  402570:	2f10      	cmp	r7, #16
  402572:	9a25      	ldr	r2, [sp, #148]	; 0x94
  402574:	9b24      	ldr	r3, [sp, #144]	; 0x90
  402576:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  40257a:	dce8      	bgt.n	40254e <_svfprintf_r+0x4b2>
  40257c:	4614      	mov	r4, r2
  40257e:	3301      	adds	r3, #1
  402580:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  402582:	9324      	str	r3, [sp, #144]	; 0x90
  402584:	443c      	add	r4, r7
  402586:	2b07      	cmp	r3, #7
  402588:	9425      	str	r4, [sp, #148]	; 0x94
  40258a:	e889 0084 	stmia.w	r9, {r2, r7}
  40258e:	f300 8341 	bgt.w	402c14 <_svfprintf_r+0xb78>
  402592:	f109 0908 	add.w	r9, r9, #8
  402596:	9b07      	ldr	r3, [sp, #28]
  402598:	05da      	lsls	r2, r3, #23
  40259a:	f100 8230 	bmi.w	4029fe <_svfprintf_r+0x962>
  40259e:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4025a0:	990d      	ldr	r1, [sp, #52]	; 0x34
  4025a2:	f8c9 6000 	str.w	r6, [r9]
  4025a6:	3301      	adds	r3, #1
  4025a8:	440c      	add	r4, r1
  4025aa:	2b07      	cmp	r3, #7
  4025ac:	9425      	str	r4, [sp, #148]	; 0x94
  4025ae:	f8c9 1004 	str.w	r1, [r9, #4]
  4025b2:	9324      	str	r3, [sp, #144]	; 0x90
  4025b4:	f300 8318 	bgt.w	402be8 <_svfprintf_r+0xb4c>
  4025b8:	f109 0908 	add.w	r9, r9, #8
  4025bc:	9b07      	ldr	r3, [sp, #28]
  4025be:	0759      	lsls	r1, r3, #29
  4025c0:	d53f      	bpl.n	402642 <_svfprintf_r+0x5a6>
  4025c2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  4025c4:	9a08      	ldr	r2, [sp, #32]
  4025c6:	1a9d      	subs	r5, r3, r2
  4025c8:	2d00      	cmp	r5, #0
  4025ca:	dd3a      	ble.n	402642 <_svfprintf_r+0x5a6>
  4025cc:	2d10      	cmp	r5, #16
  4025ce:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4025d0:	4fbc      	ldr	r7, [pc, #752]	; (4028c4 <_svfprintf_r+0x828>)
  4025d2:	dd23      	ble.n	40261c <_svfprintf_r+0x580>
  4025d4:	4622      	mov	r2, r4
  4025d6:	2610      	movs	r6, #16
  4025d8:	f8dd b028 	ldr.w	fp, [sp, #40]	; 0x28
  4025dc:	9c09      	ldr	r4, [sp, #36]	; 0x24
  4025de:	e004      	b.n	4025ea <_svfprintf_r+0x54e>
  4025e0:	3d10      	subs	r5, #16
  4025e2:	2d10      	cmp	r5, #16
  4025e4:	f109 0908 	add.w	r9, r9, #8
  4025e8:	dd17      	ble.n	40261a <_svfprintf_r+0x57e>
  4025ea:	3301      	adds	r3, #1
  4025ec:	49b5      	ldr	r1, [pc, #724]	; (4028c4 <_svfprintf_r+0x828>)
  4025ee:	9324      	str	r3, [sp, #144]	; 0x90
  4025f0:	3210      	adds	r2, #16
  4025f2:	2b07      	cmp	r3, #7
  4025f4:	9225      	str	r2, [sp, #148]	; 0x94
  4025f6:	e889 0042 	stmia.w	r9, {r1, r6}
  4025fa:	ddf1      	ble.n	4025e0 <_svfprintf_r+0x544>
  4025fc:	aa23      	add	r2, sp, #140	; 0x8c
  4025fe:	4621      	mov	r1, r4
  402600:	4658      	mov	r0, fp
  402602:	f003 ffaf 	bl	406564 <__ssprint_r>
  402606:	2800      	cmp	r0, #0
  402608:	f47f ae41 	bne.w	40228e <_svfprintf_r+0x1f2>
  40260c:	3d10      	subs	r5, #16
  40260e:	2d10      	cmp	r5, #16
  402610:	9a25      	ldr	r2, [sp, #148]	; 0x94
  402612:	9b24      	ldr	r3, [sp, #144]	; 0x90
  402614:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  402618:	dce7      	bgt.n	4025ea <_svfprintf_r+0x54e>
  40261a:	4614      	mov	r4, r2
  40261c:	3301      	adds	r3, #1
  40261e:	442c      	add	r4, r5
  402620:	2b07      	cmp	r3, #7
  402622:	9425      	str	r4, [sp, #148]	; 0x94
  402624:	9324      	str	r3, [sp, #144]	; 0x90
  402626:	f8c9 7000 	str.w	r7, [r9]
  40262a:	f8c9 5004 	str.w	r5, [r9, #4]
  40262e:	dd08      	ble.n	402642 <_svfprintf_r+0x5a6>
  402630:	aa23      	add	r2, sp, #140	; 0x8c
  402632:	9909      	ldr	r1, [sp, #36]	; 0x24
  402634:	980a      	ldr	r0, [sp, #40]	; 0x28
  402636:	f003 ff95 	bl	406564 <__ssprint_r>
  40263a:	2800      	cmp	r0, #0
  40263c:	f47f ae27 	bne.w	40228e <_svfprintf_r+0x1f2>
  402640:	9c25      	ldr	r4, [sp, #148]	; 0x94
  402642:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  402644:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  402646:	9908      	ldr	r1, [sp, #32]
  402648:	428a      	cmp	r2, r1
  40264a:	bfac      	ite	ge
  40264c:	189b      	addge	r3, r3, r2
  40264e:	185b      	addlt	r3, r3, r1
  402650:	930b      	str	r3, [sp, #44]	; 0x2c
  402652:	2c00      	cmp	r4, #0
  402654:	f040 82d4 	bne.w	402c00 <_svfprintf_r+0xb64>
  402658:	2300      	movs	r3, #0
  40265a:	9324      	str	r3, [sp, #144]	; 0x90
  40265c:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  402660:	e542      	b.n	4020e8 <_svfprintf_r+0x4c>
  402662:	9311      	str	r3, [sp, #68]	; 0x44
  402664:	46ab      	mov	fp, r5
  402666:	2a00      	cmp	r2, #0
  402668:	f041 8059 	bne.w	40371e <_svfprintf_r+0x1682>
  40266c:	9f0e      	ldr	r7, [sp, #56]	; 0x38
  40266e:	3707      	adds	r7, #7
  402670:	f027 0307 	bic.w	r3, r7, #7
  402674:	f103 0208 	add.w	r2, r3, #8
  402678:	920e      	str	r2, [sp, #56]	; 0x38
  40267a:	681a      	ldr	r2, [r3, #0]
  40267c:	9214      	str	r2, [sp, #80]	; 0x50
  40267e:	685b      	ldr	r3, [r3, #4]
  402680:	9315      	str	r3, [sp, #84]	; 0x54
  402682:	9b15      	ldr	r3, [sp, #84]	; 0x54
  402684:	9d14      	ldr	r5, [sp, #80]	; 0x50
  402686:	f023 4400 	bic.w	r4, r3, #2147483648	; 0x80000000
  40268a:	4628      	mov	r0, r5
  40268c:	4621      	mov	r1, r4
  40268e:	f04f 32ff 	mov.w	r2, #4294967295
  402692:	4b8d      	ldr	r3, [pc, #564]	; (4028c8 <_svfprintf_r+0x82c>)
  402694:	f004 fd76 	bl	407184 <__aeabi_dcmpun>
  402698:	2800      	cmp	r0, #0
  40269a:	f040 84c1 	bne.w	403020 <_svfprintf_r+0xf84>
  40269e:	4628      	mov	r0, r5
  4026a0:	4621      	mov	r1, r4
  4026a2:	f04f 32ff 	mov.w	r2, #4294967295
  4026a6:	4b88      	ldr	r3, [pc, #544]	; (4028c8 <_svfprintf_r+0x82c>)
  4026a8:	f004 fd4e 	bl	407148 <__aeabi_dcmple>
  4026ac:	2800      	cmp	r0, #0
  4026ae:	f040 84b7 	bne.w	403020 <_svfprintf_r+0xf84>
  4026b2:	9814      	ldr	r0, [sp, #80]	; 0x50
  4026b4:	9915      	ldr	r1, [sp, #84]	; 0x54
  4026b6:	2200      	movs	r2, #0
  4026b8:	2300      	movs	r3, #0
  4026ba:	f004 fd3b 	bl	407134 <__aeabi_dcmplt>
  4026be:	2800      	cmp	r0, #0
  4026c0:	f040 874b 	bne.w	40355a <_svfprintf_r+0x14be>
  4026c4:	f89d 706f 	ldrb.w	r7, [sp, #111]	; 0x6f
  4026c8:	4e80      	ldr	r6, [pc, #512]	; (4028cc <_svfprintf_r+0x830>)
  4026ca:	4b81      	ldr	r3, [pc, #516]	; (4028d0 <_svfprintf_r+0x834>)
  4026cc:	9907      	ldr	r1, [sp, #28]
  4026ce:	f021 0180 	bic.w	r1, r1, #128	; 0x80
  4026d2:	9107      	str	r1, [sp, #28]
  4026d4:	9911      	ldr	r1, [sp, #68]	; 0x44
  4026d6:	2203      	movs	r2, #3
  4026d8:	f04f 0b00 	mov.w	fp, #0
  4026dc:	9208      	str	r2, [sp, #32]
  4026de:	2947      	cmp	r1, #71	; 0x47
  4026e0:	bfd8      	it	le
  4026e2:	461e      	movle	r6, r3
  4026e4:	920d      	str	r2, [sp, #52]	; 0x34
  4026e6:	f8cd b04c 	str.w	fp, [sp, #76]	; 0x4c
  4026ea:	e69d      	b.n	402428 <_svfprintf_r+0x38c>
  4026ec:	9b07      	ldr	r3, [sp, #28]
  4026ee:	f043 0308 	orr.w	r3, r3, #8
  4026f2:	9307      	str	r3, [sp, #28]
  4026f4:	f898 3000 	ldrb.w	r3, [r8]
  4026f8:	e529      	b.n	40214e <_svfprintf_r+0xb2>
  4026fa:	9311      	str	r3, [sp, #68]	; 0x44
  4026fc:	46ab      	mov	fp, r5
  4026fe:	2a00      	cmp	r2, #0
  402700:	f041 8009 	bne.w	403716 <_svfprintf_r+0x167a>
  402704:	9b07      	ldr	r3, [sp, #28]
  402706:	f043 0310 	orr.w	r3, r3, #16
  40270a:	9307      	str	r3, [sp, #28]
  40270c:	9a07      	ldr	r2, [sp, #28]
  40270e:	f012 0320 	ands.w	r3, r2, #32
  402712:	f47f add2 	bne.w	4022ba <_svfprintf_r+0x21e>
  402716:	9907      	ldr	r1, [sp, #28]
  402718:	f011 0210 	ands.w	r2, r1, #16
  40271c:	f000 8507 	beq.w	40312e <_svfprintf_r+0x1092>
  402720:	980e      	ldr	r0, [sp, #56]	; 0x38
  402722:	f88d 306f 	strb.w	r3, [sp, #111]	; 0x6f
  402726:	f1bb 0f00 	cmp.w	fp, #0
  40272a:	6804      	ldr	r4, [r0, #0]
  40272c:	f100 0704 	add.w	r7, r0, #4
  402730:	f04f 0500 	mov.w	r5, #0
  402734:	f2c0 8521 	blt.w	40317a <_svfprintf_r+0x10de>
  402738:	460a      	mov	r2, r1
  40273a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
  40273e:	9207      	str	r2, [sp, #28]
  402740:	ea54 0205 	orrs.w	r2, r4, r5
  402744:	970e      	str	r7, [sp, #56]	; 0x38
  402746:	f000 8143 	beq.w	4029d0 <_svfprintf_r+0x934>
  40274a:	461f      	mov	r7, r3
  40274c:	e5cb      	b.n	4022e6 <_svfprintf_r+0x24a>
  40274e:	9311      	str	r3, [sp, #68]	; 0x44
  402750:	46ab      	mov	fp, r5
  402752:	2a00      	cmp	r2, #0
  402754:	f040 87d7 	bne.w	403706 <_svfprintf_r+0x166a>
  402758:	9b07      	ldr	r3, [sp, #28]
  40275a:	f043 0310 	orr.w	r3, r3, #16
  40275e:	9307      	str	r3, [sp, #28]
  402760:	9a07      	ldr	r2, [sp, #28]
  402762:	f012 0320 	ands.w	r3, r2, #32
  402766:	f000 8332 	beq.w	402dce <_svfprintf_r+0xd32>
  40276a:	9f0e      	ldr	r7, [sp, #56]	; 0x38
  40276c:	3707      	adds	r7, #7
  40276e:	f027 0307 	bic.w	r3, r7, #7
  402772:	2700      	movs	r7, #0
  402774:	f103 0108 	add.w	r1, r3, #8
  402778:	45bb      	cmp	fp, r7
  40277a:	910e      	str	r1, [sp, #56]	; 0x38
  40277c:	e9d3 4500 	ldrd	r4, r5, [r3]
  402780:	f88d 706f 	strb.w	r7, [sp, #111]	; 0x6f
  402784:	f2c0 835c 	blt.w	402e40 <_svfprintf_r+0xda4>
  402788:	f022 0380 	bic.w	r3, r2, #128	; 0x80
  40278c:	9307      	str	r3, [sp, #28]
  40278e:	ea54 0305 	orrs.w	r3, r4, r5
  402792:	f47f ae25 	bne.w	4023e0 <_svfprintf_r+0x344>
  402796:	f1bb 0f00 	cmp.w	fp, #0
  40279a:	f000 80fe 	beq.w	40299a <_svfprintf_r+0x8fe>
  40279e:	2400      	movs	r4, #0
  4027a0:	ae40      	add	r6, sp, #256	; 0x100
  4027a2:	3430      	adds	r4, #48	; 0x30
  4027a4:	f806 4d41 	strb.w	r4, [r6, #-65]!
  4027a8:	e634      	b.n	402414 <_svfprintf_r+0x378>
  4027aa:	9311      	str	r3, [sp, #68]	; 0x44
  4027ac:	46ab      	mov	fp, r5
  4027ae:	2a00      	cmp	r2, #0
  4027b0:	f040 87a5 	bne.w	4036fe <_svfprintf_r+0x1662>
  4027b4:	9b07      	ldr	r3, [sp, #28]
  4027b6:	4847      	ldr	r0, [pc, #284]	; (4028d4 <_svfprintf_r+0x838>)
  4027b8:	069d      	lsls	r5, r3, #26
  4027ba:	f140 8097 	bpl.w	4028ec <_svfprintf_r+0x850>
  4027be:	9f0e      	ldr	r7, [sp, #56]	; 0x38
  4027c0:	3707      	adds	r7, #7
  4027c2:	f027 0307 	bic.w	r3, r7, #7
  4027c6:	e9d3 4500 	ldrd	r4, r5, [r3]
  4027ca:	f103 0208 	add.w	r2, r3, #8
  4027ce:	920e      	str	r2, [sp, #56]	; 0x38
  4027d0:	9a07      	ldr	r2, [sp, #28]
  4027d2:	f012 0701 	ands.w	r7, r2, #1
  4027d6:	f000 8241 	beq.w	402c5c <_svfprintf_r+0xbc0>
  4027da:	ea54 0305 	orrs.w	r3, r4, r5
  4027de:	f000 84f5 	beq.w	4031cc <_svfprintf_r+0x1130>
  4027e2:	f89d 2044 	ldrb.w	r2, [sp, #68]	; 0x44
  4027e6:	f88d 2071 	strb.w	r2, [sp, #113]	; 0x71
  4027ea:	2700      	movs	r7, #0
  4027ec:	9a07      	ldr	r2, [sp, #28]
  4027ee:	f88d 706f 	strb.w	r7, [sp, #111]	; 0x6f
  4027f2:	2330      	movs	r3, #48	; 0x30
  4027f4:	45bb      	cmp	fp, r7
  4027f6:	f88d 3070 	strb.w	r3, [sp, #112]	; 0x70
  4027fa:	f042 0302 	orr.w	r3, r2, #2
  4027fe:	f2c0 86a9 	blt.w	403554 <_svfprintf_r+0x14b8>
  402802:	f022 0380 	bic.w	r3, r2, #128	; 0x80
  402806:	f043 0302 	orr.w	r3, r3, #2
  40280a:	9307      	str	r3, [sp, #28]
  40280c:	ae30      	add	r6, sp, #192	; 0xc0
  40280e:	0923      	lsrs	r3, r4, #4
  402810:	f004 010f 	and.w	r1, r4, #15
  402814:	ea43 7305 	orr.w	r3, r3, r5, lsl #28
  402818:	092a      	lsrs	r2, r5, #4
  40281a:	461c      	mov	r4, r3
  40281c:	4615      	mov	r5, r2
  40281e:	5c43      	ldrb	r3, [r0, r1]
  402820:	f806 3d01 	strb.w	r3, [r6, #-1]!
  402824:	ea54 0305 	orrs.w	r3, r4, r5
  402828:	d1f1      	bne.n	40280e <_svfprintf_r+0x772>
  40282a:	e5f3      	b.n	402414 <_svfprintf_r+0x378>
  40282c:	990e      	ldr	r1, [sp, #56]	; 0x38
  40282e:	9311      	str	r3, [sp, #68]	; 0x44
  402830:	680a      	ldr	r2, [r1, #0]
  402832:	f88d 2098 	strb.w	r2, [sp, #152]	; 0x98
  402836:	2300      	movs	r3, #0
  402838:	460a      	mov	r2, r1
  40283a:	461f      	mov	r7, r3
  40283c:	f88d 306f 	strb.w	r3, [sp, #111]	; 0x6f
  402840:	3204      	adds	r2, #4
  402842:	2301      	movs	r3, #1
  402844:	9308      	str	r3, [sp, #32]
  402846:	46bb      	mov	fp, r7
  402848:	9713      	str	r7, [sp, #76]	; 0x4c
  40284a:	920e      	str	r2, [sp, #56]	; 0x38
  40284c:	930d      	str	r3, [sp, #52]	; 0x34
  40284e:	ae26      	add	r6, sp, #152	; 0x98
  402850:	e5ee      	b.n	402430 <_svfprintf_r+0x394>
  402852:	9311      	str	r3, [sp, #68]	; 0x44
  402854:	46ab      	mov	fp, r5
  402856:	2a00      	cmp	r2, #0
  402858:	f43f ada0 	beq.w	40239c <_svfprintf_r+0x300>
  40285c:	f88d 106f 	strb.w	r1, [sp, #111]	; 0x6f
  402860:	e59c      	b.n	40239c <_svfprintf_r+0x300>
  402862:	9b07      	ldr	r3, [sp, #28]
  402864:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  402868:	9307      	str	r3, [sp, #28]
  40286a:	f898 3000 	ldrb.w	r3, [r8]
  40286e:	e46e      	b.n	40214e <_svfprintf_r+0xb2>
  402870:	f898 3000 	ldrb.w	r3, [r8]
  402874:	2900      	cmp	r1, #0
  402876:	f47f ac6a 	bne.w	40214e <_svfprintf_r+0xb2>
  40287a:	2201      	movs	r2, #1
  40287c:	2120      	movs	r1, #32
  40287e:	e466      	b.n	40214e <_svfprintf_r+0xb2>
  402880:	9b07      	ldr	r3, [sp, #28]
  402882:	f043 0301 	orr.w	r3, r3, #1
  402886:	9307      	str	r3, [sp, #28]
  402888:	f898 3000 	ldrb.w	r3, [r8]
  40288c:	e45f      	b.n	40214e <_svfprintf_r+0xb2>
  40288e:	9c0e      	ldr	r4, [sp, #56]	; 0x38
  402890:	6823      	ldr	r3, [r4, #0]
  402892:	930c      	str	r3, [sp, #48]	; 0x30
  402894:	4618      	mov	r0, r3
  402896:	2800      	cmp	r0, #0
  402898:	4623      	mov	r3, r4
  40289a:	f103 0304 	add.w	r3, r3, #4
  40289e:	f6ff acb8 	blt.w	402212 <_svfprintf_r+0x176>
  4028a2:	930e      	str	r3, [sp, #56]	; 0x38
  4028a4:	f898 3000 	ldrb.w	r3, [r8]
  4028a8:	e451      	b.n	40214e <_svfprintf_r+0xb2>
  4028aa:	f898 3000 	ldrb.w	r3, [r8]
  4028ae:	2201      	movs	r2, #1
  4028b0:	212b      	movs	r1, #43	; 0x2b
  4028b2:	e44c      	b.n	40214e <_svfprintf_r+0xb2>
  4028b4:	9311      	str	r3, [sp, #68]	; 0x44
  4028b6:	46ab      	mov	fp, r5
  4028b8:	2a00      	cmp	r2, #0
  4028ba:	f43f af51 	beq.w	402760 <_svfprintf_r+0x6c4>
  4028be:	f88d 106f 	strb.w	r1, [sp, #111]	; 0x6f
  4028c2:	e74d      	b.n	402760 <_svfprintf_r+0x6c4>
  4028c4:	00407dc8 	.word	0x00407dc8
  4028c8:	7fefffff 	.word	0x7fefffff
  4028cc:	00407d88 	.word	0x00407d88
  4028d0:	00407d84 	.word	0x00407d84
  4028d4:	00407d94 	.word	0x00407d94
  4028d8:	9311      	str	r3, [sp, #68]	; 0x44
  4028da:	46ab      	mov	fp, r5
  4028dc:	2a00      	cmp	r2, #0
  4028de:	f040 8703 	bne.w	4036e8 <_svfprintf_r+0x164c>
  4028e2:	9b07      	ldr	r3, [sp, #28]
  4028e4:	4899      	ldr	r0, [pc, #612]	; (402b4c <_svfprintf_r+0xab0>)
  4028e6:	069d      	lsls	r5, r3, #26
  4028e8:	f53f af69 	bmi.w	4027be <_svfprintf_r+0x722>
  4028ec:	9b07      	ldr	r3, [sp, #28]
  4028ee:	06dc      	lsls	r4, r3, #27
  4028f0:	f140 845e 	bpl.w	4031b0 <_svfprintf_r+0x1114>
  4028f4:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  4028f6:	4613      	mov	r3, r2
  4028f8:	3304      	adds	r3, #4
  4028fa:	6814      	ldr	r4, [r2, #0]
  4028fc:	930e      	str	r3, [sp, #56]	; 0x38
  4028fe:	2500      	movs	r5, #0
  402900:	e766      	b.n	4027d0 <_svfprintf_r+0x734>
  402902:	f898 3000 	ldrb.w	r3, [r8]
  402906:	2b6c      	cmp	r3, #108	; 0x6c
  402908:	f000 84e1 	beq.w	4032ce <_svfprintf_r+0x1232>
  40290c:	9807      	ldr	r0, [sp, #28]
  40290e:	f040 0010 	orr.w	r0, r0, #16
  402912:	9007      	str	r0, [sp, #28]
  402914:	e41b      	b.n	40214e <_svfprintf_r+0xb2>
  402916:	2a00      	cmp	r2, #0
  402918:	f040 86db 	bne.w	4036d2 <_svfprintf_r+0x1636>
  40291c:	9b07      	ldr	r3, [sp, #28]
  40291e:	069b      	lsls	r3, r3, #26
  402920:	f140 842f 	bpl.w	403182 <_svfprintf_r+0x10e6>
  402924:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  402926:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402928:	6813      	ldr	r3, [r2, #0]
  40292a:	17cd      	asrs	r5, r1, #31
  40292c:	4608      	mov	r0, r1
  40292e:	3204      	adds	r2, #4
  402930:	4629      	mov	r1, r5
  402932:	920e      	str	r2, [sp, #56]	; 0x38
  402934:	e9c3 0100 	strd	r0, r1, [r3]
  402938:	f7ff bbd6 	b.w	4020e8 <_svfprintf_r+0x4c>
  40293c:	9b07      	ldr	r3, [sp, #28]
  40293e:	f043 0320 	orr.w	r3, r3, #32
  402942:	9307      	str	r3, [sp, #28]
  402944:	f898 3000 	ldrb.w	r3, [r8]
  402948:	e401      	b.n	40214e <_svfprintf_r+0xb2>
  40294a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  40294c:	9311      	str	r3, [sp, #68]	; 0x44
  40294e:	6816      	ldr	r6, [r2, #0]
  402950:	2400      	movs	r4, #0
  402952:	f88d 406f 	strb.w	r4, [sp, #111]	; 0x6f
  402956:	1d17      	adds	r7, r2, #4
  402958:	2e00      	cmp	r6, #0
  40295a:	f000 85bd 	beq.w	4034d8 <_svfprintf_r+0x143c>
  40295e:	2d00      	cmp	r5, #0
  402960:	f2c0 850f 	blt.w	403382 <_svfprintf_r+0x12e6>
  402964:	462a      	mov	r2, r5
  402966:	4621      	mov	r1, r4
  402968:	4630      	mov	r0, r6
  40296a:	f002 fec1 	bl	4056f0 <memchr>
  40296e:	2800      	cmp	r0, #0
  402970:	f000 8604 	beq.w	40357c <_svfprintf_r+0x14e0>
  402974:	1b83      	subs	r3, r0, r6
  402976:	930d      	str	r3, [sp, #52]	; 0x34
  402978:	46a3      	mov	fp, r4
  40297a:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  40297e:	970e      	str	r7, [sp, #56]	; 0x38
  402980:	9308      	str	r3, [sp, #32]
  402982:	f8cd b04c 	str.w	fp, [sp, #76]	; 0x4c
  402986:	f89d 706f 	ldrb.w	r7, [sp, #111]	; 0x6f
  40298a:	e54d      	b.n	402428 <_svfprintf_r+0x38c>
  40298c:	486f      	ldr	r0, [pc, #444]	; (402b4c <_svfprintf_r+0xab0>)
  40298e:	9211      	str	r2, [sp, #68]	; 0x44
  402990:	f1bb 0f00 	cmp.w	fp, #0
  402994:	f040 8173 	bne.w	402c7e <_svfprintf_r+0xbe2>
  402998:	465f      	mov	r7, fp
  40299a:	f04f 0b00 	mov.w	fp, #0
  40299e:	f8cd b034 	str.w	fp, [sp, #52]	; 0x34
  4029a2:	ae30      	add	r6, sp, #192	; 0xc0
  4029a4:	e539      	b.n	40241a <_svfprintf_r+0x37e>
  4029a6:	9311      	str	r3, [sp, #68]	; 0x44
  4029a8:	2a00      	cmp	r2, #0
  4029aa:	f040 86b0 	bne.w	40370e <_svfprintf_r+0x1672>
  4029ae:	9a11      	ldr	r2, [sp, #68]	; 0x44
  4029b0:	2a00      	cmp	r2, #0
  4029b2:	f43f ac65 	beq.w	402280 <_svfprintf_r+0x1e4>
  4029b6:	2300      	movs	r3, #0
  4029b8:	2101      	movs	r1, #1
  4029ba:	461f      	mov	r7, r3
  4029bc:	9108      	str	r1, [sp, #32]
  4029be:	f88d 2098 	strb.w	r2, [sp, #152]	; 0x98
  4029c2:	f88d 306f 	strb.w	r3, [sp, #111]	; 0x6f
  4029c6:	469b      	mov	fp, r3
  4029c8:	9313      	str	r3, [sp, #76]	; 0x4c
  4029ca:	910d      	str	r1, [sp, #52]	; 0x34
  4029cc:	ae26      	add	r6, sp, #152	; 0x98
  4029ce:	e52f      	b.n	402430 <_svfprintf_r+0x394>
  4029d0:	f1bb 0f00 	cmp.w	fp, #0
  4029d4:	f000 85dd 	beq.w	403592 <_svfprintf_r+0x14f6>
  4029d8:	2700      	movs	r7, #0
  4029da:	2400      	movs	r4, #0
  4029dc:	2500      	movs	r5, #0
  4029de:	e482      	b.n	4022e6 <_svfprintf_r+0x24a>
  4029e0:	485a      	ldr	r0, [pc, #360]	; (402b4c <_svfprintf_r+0xab0>)
  4029e2:	9307      	str	r3, [sp, #28]
  4029e4:	9211      	str	r2, [sp, #68]	; 0x44
  4029e6:	ea54 0305 	orrs.w	r3, r4, r5
  4029ea:	970e      	str	r7, [sp, #56]	; 0x38
  4029ec:	f04f 0700 	mov.w	r7, #0
  4029f0:	f47f af0c 	bne.w	40280c <_svfprintf_r+0x770>
  4029f4:	2400      	movs	r4, #0
  4029f6:	2500      	movs	r5, #0
  4029f8:	e708      	b.n	40280c <_svfprintf_r+0x770>
  4029fa:	9c25      	ldr	r4, [sp, #148]	; 0x94
  4029fc:	e568      	b.n	4024d0 <_svfprintf_r+0x434>
  4029fe:	9b11      	ldr	r3, [sp, #68]	; 0x44
  402a00:	2b65      	cmp	r3, #101	; 0x65
  402a02:	f340 80a9 	ble.w	402b58 <_svfprintf_r+0xabc>
  402a06:	9814      	ldr	r0, [sp, #80]	; 0x50
  402a08:	9915      	ldr	r1, [sp, #84]	; 0x54
  402a0a:	2200      	movs	r2, #0
  402a0c:	2300      	movs	r3, #0
  402a0e:	f004 fb87 	bl	407120 <__aeabi_dcmpeq>
  402a12:	2800      	cmp	r0, #0
  402a14:	f000 8135 	beq.w	402c82 <_svfprintf_r+0xbe6>
  402a18:	9b24      	ldr	r3, [sp, #144]	; 0x90
  402a1a:	4a4d      	ldr	r2, [pc, #308]	; (402b50 <_svfprintf_r+0xab4>)
  402a1c:	f8c9 2000 	str.w	r2, [r9]
  402a20:	3301      	adds	r3, #1
  402a22:	3401      	adds	r4, #1
  402a24:	2201      	movs	r2, #1
  402a26:	2b07      	cmp	r3, #7
  402a28:	9425      	str	r4, [sp, #148]	; 0x94
  402a2a:	9324      	str	r3, [sp, #144]	; 0x90
  402a2c:	f8c9 2004 	str.w	r2, [r9, #4]
  402a30:	f300 83e6 	bgt.w	403200 <_svfprintf_r+0x1164>
  402a34:	f109 0908 	add.w	r9, r9, #8
  402a38:	9b1d      	ldr	r3, [sp, #116]	; 0x74
  402a3a:	9a12      	ldr	r2, [sp, #72]	; 0x48
  402a3c:	4293      	cmp	r3, r2
  402a3e:	db03      	blt.n	402a48 <_svfprintf_r+0x9ac>
  402a40:	9b07      	ldr	r3, [sp, #28]
  402a42:	07db      	lsls	r3, r3, #31
  402a44:	f57f adba 	bpl.w	4025bc <_svfprintf_r+0x520>
  402a48:	9b24      	ldr	r3, [sp, #144]	; 0x90
  402a4a:	9916      	ldr	r1, [sp, #88]	; 0x58
  402a4c:	9a17      	ldr	r2, [sp, #92]	; 0x5c
  402a4e:	f8c9 2000 	str.w	r2, [r9]
  402a52:	3301      	adds	r3, #1
  402a54:	440c      	add	r4, r1
  402a56:	2b07      	cmp	r3, #7
  402a58:	9425      	str	r4, [sp, #148]	; 0x94
  402a5a:	f8c9 1004 	str.w	r1, [r9, #4]
  402a5e:	9324      	str	r3, [sp, #144]	; 0x90
  402a60:	f300 843f 	bgt.w	4032e2 <_svfprintf_r+0x1246>
  402a64:	f109 0908 	add.w	r9, r9, #8
  402a68:	9b12      	ldr	r3, [sp, #72]	; 0x48
  402a6a:	1e5d      	subs	r5, r3, #1
  402a6c:	2d00      	cmp	r5, #0
  402a6e:	f77f ada5 	ble.w	4025bc <_svfprintf_r+0x520>
  402a72:	4a38      	ldr	r2, [pc, #224]	; (402b54 <_svfprintf_r+0xab8>)
  402a74:	9b24      	ldr	r3, [sp, #144]	; 0x90
  402a76:	920f      	str	r2, [sp, #60]	; 0x3c
  402a78:	2d10      	cmp	r5, #16
  402a7a:	f340 81e6 	ble.w	402e4a <_svfprintf_r+0xdae>
  402a7e:	2610      	movs	r6, #16
  402a80:	9f0a      	ldr	r7, [sp, #40]	; 0x28
  402a82:	f8dd b024 	ldr.w	fp, [sp, #36]	; 0x24
  402a86:	e005      	b.n	402a94 <_svfprintf_r+0x9f8>
  402a88:	f109 0908 	add.w	r9, r9, #8
  402a8c:	3d10      	subs	r5, #16
  402a8e:	2d10      	cmp	r5, #16
  402a90:	f340 81db 	ble.w	402e4a <_svfprintf_r+0xdae>
  402a94:	3301      	adds	r3, #1
  402a96:	3410      	adds	r4, #16
  402a98:	2b07      	cmp	r3, #7
  402a9a:	9425      	str	r4, [sp, #148]	; 0x94
  402a9c:	9324      	str	r3, [sp, #144]	; 0x90
  402a9e:	f8c9 a000 	str.w	sl, [r9]
  402aa2:	f8c9 6004 	str.w	r6, [r9, #4]
  402aa6:	ddef      	ble.n	402a88 <_svfprintf_r+0x9ec>
  402aa8:	aa23      	add	r2, sp, #140	; 0x8c
  402aaa:	4659      	mov	r1, fp
  402aac:	4638      	mov	r0, r7
  402aae:	f003 fd59 	bl	406564 <__ssprint_r>
  402ab2:	2800      	cmp	r0, #0
  402ab4:	f47f abeb 	bne.w	40228e <_svfprintf_r+0x1f2>
  402ab8:	9c25      	ldr	r4, [sp, #148]	; 0x94
  402aba:	9b24      	ldr	r3, [sp, #144]	; 0x90
  402abc:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  402ac0:	e7e4      	b.n	402a8c <_svfprintf_r+0x9f0>
  402ac2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  402ac4:	9a08      	ldr	r2, [sp, #32]
  402ac6:	1a9f      	subs	r7, r3, r2
  402ac8:	2f00      	cmp	r7, #0
  402aca:	f77f ad25 	ble.w	402518 <_svfprintf_r+0x47c>
  402ace:	4a21      	ldr	r2, [pc, #132]	; (402b54 <_svfprintf_r+0xab8>)
  402ad0:	9b24      	ldr	r3, [sp, #144]	; 0x90
  402ad2:	920f      	str	r2, [sp, #60]	; 0x3c
  402ad4:	2f10      	cmp	r7, #16
  402ad6:	dd2b      	ble.n	402b30 <_svfprintf_r+0xa94>
  402ad8:	464a      	mov	r2, r9
  402ada:	4621      	mov	r1, r4
  402adc:	46b9      	mov	r9, r7
  402ade:	2510      	movs	r5, #16
  402ae0:	4637      	mov	r7, r6
  402ae2:	9c0a      	ldr	r4, [sp, #40]	; 0x28
  402ae4:	9e09      	ldr	r6, [sp, #36]	; 0x24
  402ae6:	e006      	b.n	402af6 <_svfprintf_r+0xa5a>
  402ae8:	f1a9 0910 	sub.w	r9, r9, #16
  402aec:	f1b9 0f10 	cmp.w	r9, #16
  402af0:	f102 0208 	add.w	r2, r2, #8
  402af4:	dd18      	ble.n	402b28 <_svfprintf_r+0xa8c>
  402af6:	3301      	adds	r3, #1
  402af8:	3110      	adds	r1, #16
  402afa:	2b07      	cmp	r3, #7
  402afc:	9125      	str	r1, [sp, #148]	; 0x94
  402afe:	9324      	str	r3, [sp, #144]	; 0x90
  402b00:	f8c2 a000 	str.w	sl, [r2]
  402b04:	6055      	str	r5, [r2, #4]
  402b06:	ddef      	ble.n	402ae8 <_svfprintf_r+0xa4c>
  402b08:	aa23      	add	r2, sp, #140	; 0x8c
  402b0a:	4631      	mov	r1, r6
  402b0c:	4620      	mov	r0, r4
  402b0e:	f003 fd29 	bl	406564 <__ssprint_r>
  402b12:	2800      	cmp	r0, #0
  402b14:	f47f abbb 	bne.w	40228e <_svfprintf_r+0x1f2>
  402b18:	f1a9 0910 	sub.w	r9, r9, #16
  402b1c:	f1b9 0f10 	cmp.w	r9, #16
  402b20:	9925      	ldr	r1, [sp, #148]	; 0x94
  402b22:	9b24      	ldr	r3, [sp, #144]	; 0x90
  402b24:	aa30      	add	r2, sp, #192	; 0xc0
  402b26:	dce6      	bgt.n	402af6 <_svfprintf_r+0xa5a>
  402b28:	463e      	mov	r6, r7
  402b2a:	460c      	mov	r4, r1
  402b2c:	464f      	mov	r7, r9
  402b2e:	4691      	mov	r9, r2
  402b30:	3301      	adds	r3, #1
  402b32:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  402b34:	9324      	str	r3, [sp, #144]	; 0x90
  402b36:	443c      	add	r4, r7
  402b38:	2b07      	cmp	r3, #7
  402b3a:	9425      	str	r4, [sp, #148]	; 0x94
  402b3c:	e889 0084 	stmia.w	r9, {r2, r7}
  402b40:	f300 8245 	bgt.w	402fce <_svfprintf_r+0xf32>
  402b44:	f109 0908 	add.w	r9, r9, #8
  402b48:	e4e6      	b.n	402518 <_svfprintf_r+0x47c>
  402b4a:	bf00      	nop
  402b4c:	00407da8 	.word	0x00407da8
  402b50:	00407dc4 	.word	0x00407dc4
  402b54:	00407d74 	.word	0x00407d74
  402b58:	9b12      	ldr	r3, [sp, #72]	; 0x48
  402b5a:	9d24      	ldr	r5, [sp, #144]	; 0x90
  402b5c:	2b01      	cmp	r3, #1
  402b5e:	f340 8208 	ble.w	402f72 <_svfprintf_r+0xed6>
  402b62:	3501      	adds	r5, #1
  402b64:	3401      	adds	r4, #1
  402b66:	2301      	movs	r3, #1
  402b68:	2d07      	cmp	r5, #7
  402b6a:	9425      	str	r4, [sp, #148]	; 0x94
  402b6c:	9524      	str	r5, [sp, #144]	; 0x90
  402b6e:	f8c9 6000 	str.w	r6, [r9]
  402b72:	f8c9 3004 	str.w	r3, [r9, #4]
  402b76:	f300 820d 	bgt.w	402f94 <_svfprintf_r+0xef8>
  402b7a:	f109 0908 	add.w	r9, r9, #8
  402b7e:	9a16      	ldr	r2, [sp, #88]	; 0x58
  402b80:	9b17      	ldr	r3, [sp, #92]	; 0x5c
  402b82:	f8c9 3000 	str.w	r3, [r9]
  402b86:	3501      	adds	r5, #1
  402b88:	4414      	add	r4, r2
  402b8a:	2d07      	cmp	r5, #7
  402b8c:	9425      	str	r4, [sp, #148]	; 0x94
  402b8e:	9524      	str	r5, [sp, #144]	; 0x90
  402b90:	f8c9 2004 	str.w	r2, [r9, #4]
  402b94:	f300 820e 	bgt.w	402fb4 <_svfprintf_r+0xf18>
  402b98:	f109 0908 	add.w	r9, r9, #8
  402b9c:	2300      	movs	r3, #0
  402b9e:	9814      	ldr	r0, [sp, #80]	; 0x50
  402ba0:	9915      	ldr	r1, [sp, #84]	; 0x54
  402ba2:	2200      	movs	r2, #0
  402ba4:	f004 fabc 	bl	407120 <__aeabi_dcmpeq>
  402ba8:	9b12      	ldr	r3, [sp, #72]	; 0x48
  402baa:	2800      	cmp	r0, #0
  402bac:	f040 80c3 	bne.w	402d36 <_svfprintf_r+0xc9a>
  402bb0:	3b01      	subs	r3, #1
  402bb2:	3501      	adds	r5, #1
  402bb4:	3601      	adds	r6, #1
  402bb6:	441c      	add	r4, r3
  402bb8:	2d07      	cmp	r5, #7
  402bba:	9524      	str	r5, [sp, #144]	; 0x90
  402bbc:	9425      	str	r4, [sp, #148]	; 0x94
  402bbe:	f8c9 6000 	str.w	r6, [r9]
  402bc2:	f8c9 3004 	str.w	r3, [r9, #4]
  402bc6:	f300 80f5 	bgt.w	402db4 <_svfprintf_r+0xd18>
  402bca:	f109 0908 	add.w	r9, r9, #8
  402bce:	9a19      	ldr	r2, [sp, #100]	; 0x64
  402bd0:	f8c9 2004 	str.w	r2, [r9, #4]
  402bd4:	3501      	adds	r5, #1
  402bd6:	4414      	add	r4, r2
  402bd8:	ab1f      	add	r3, sp, #124	; 0x7c
  402bda:	2d07      	cmp	r5, #7
  402bdc:	9425      	str	r4, [sp, #148]	; 0x94
  402bde:	9524      	str	r5, [sp, #144]	; 0x90
  402be0:	f8c9 3000 	str.w	r3, [r9]
  402be4:	f77f ace8 	ble.w	4025b8 <_svfprintf_r+0x51c>
  402be8:	aa23      	add	r2, sp, #140	; 0x8c
  402bea:	9909      	ldr	r1, [sp, #36]	; 0x24
  402bec:	980a      	ldr	r0, [sp, #40]	; 0x28
  402bee:	f003 fcb9 	bl	406564 <__ssprint_r>
  402bf2:	2800      	cmp	r0, #0
  402bf4:	f47f ab4b 	bne.w	40228e <_svfprintf_r+0x1f2>
  402bf8:	9c25      	ldr	r4, [sp, #148]	; 0x94
  402bfa:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  402bfe:	e4dd      	b.n	4025bc <_svfprintf_r+0x520>
  402c00:	aa23      	add	r2, sp, #140	; 0x8c
  402c02:	9909      	ldr	r1, [sp, #36]	; 0x24
  402c04:	980a      	ldr	r0, [sp, #40]	; 0x28
  402c06:	f003 fcad 	bl	406564 <__ssprint_r>
  402c0a:	2800      	cmp	r0, #0
  402c0c:	f43f ad24 	beq.w	402658 <_svfprintf_r+0x5bc>
  402c10:	f7ff bb3d 	b.w	40228e <_svfprintf_r+0x1f2>
  402c14:	aa23      	add	r2, sp, #140	; 0x8c
  402c16:	9909      	ldr	r1, [sp, #36]	; 0x24
  402c18:	980a      	ldr	r0, [sp, #40]	; 0x28
  402c1a:	f003 fca3 	bl	406564 <__ssprint_r>
  402c1e:	2800      	cmp	r0, #0
  402c20:	f47f ab35 	bne.w	40228e <_svfprintf_r+0x1f2>
  402c24:	9c25      	ldr	r4, [sp, #148]	; 0x94
  402c26:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  402c2a:	e4b4      	b.n	402596 <_svfprintf_r+0x4fa>
  402c2c:	aa23      	add	r2, sp, #140	; 0x8c
  402c2e:	9909      	ldr	r1, [sp, #36]	; 0x24
  402c30:	980a      	ldr	r0, [sp, #40]	; 0x28
  402c32:	f003 fc97 	bl	406564 <__ssprint_r>
  402c36:	2800      	cmp	r0, #0
  402c38:	f47f ab29 	bne.w	40228e <_svfprintf_r+0x1f2>
  402c3c:	9c25      	ldr	r4, [sp, #148]	; 0x94
  402c3e:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  402c42:	e455      	b.n	4024f0 <_svfprintf_r+0x454>
  402c44:	aa23      	add	r2, sp, #140	; 0x8c
  402c46:	9909      	ldr	r1, [sp, #36]	; 0x24
  402c48:	980a      	ldr	r0, [sp, #40]	; 0x28
  402c4a:	f003 fc8b 	bl	406564 <__ssprint_r>
  402c4e:	2800      	cmp	r0, #0
  402c50:	f47f ab1d 	bne.w	40228e <_svfprintf_r+0x1f2>
  402c54:	9c25      	ldr	r4, [sp, #148]	; 0x94
  402c56:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  402c5a:	e459      	b.n	402510 <_svfprintf_r+0x474>
  402c5c:	f1bb 0f00 	cmp.w	fp, #0
  402c60:	f88d 706f 	strb.w	r7, [sp, #111]	; 0x6f
  402c64:	f2c0 82d8 	blt.w	403218 <_svfprintf_r+0x117c>
  402c68:	f022 0380 	bic.w	r3, r2, #128	; 0x80
  402c6c:	9307      	str	r3, [sp, #28]
  402c6e:	ea54 0305 	orrs.w	r3, r4, r5
  402c72:	f47f adcb 	bne.w	40280c <_svfprintf_r+0x770>
  402c76:	f1bb 0f00 	cmp.w	fp, #0
  402c7a:	f43f ae8d 	beq.w	402998 <_svfprintf_r+0x8fc>
  402c7e:	2700      	movs	r7, #0
  402c80:	e6b8      	b.n	4029f4 <_svfprintf_r+0x958>
  402c82:	9d1d      	ldr	r5, [sp, #116]	; 0x74
  402c84:	2d00      	cmp	r5, #0
  402c86:	f340 82ca 	ble.w	40321e <_svfprintf_r+0x1182>
  402c8a:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  402c8c:	9a12      	ldr	r2, [sp, #72]	; 0x48
  402c8e:	4293      	cmp	r3, r2
  402c90:	bfa8      	it	ge
  402c92:	4613      	movge	r3, r2
  402c94:	2b00      	cmp	r3, #0
  402c96:	461d      	mov	r5, r3
  402c98:	dd0d      	ble.n	402cb6 <_svfprintf_r+0xc1a>
  402c9a:	9b24      	ldr	r3, [sp, #144]	; 0x90
  402c9c:	f8c9 6000 	str.w	r6, [r9]
  402ca0:	3301      	adds	r3, #1
  402ca2:	442c      	add	r4, r5
  402ca4:	2b07      	cmp	r3, #7
  402ca6:	9425      	str	r4, [sp, #148]	; 0x94
  402ca8:	f8c9 5004 	str.w	r5, [r9, #4]
  402cac:	9324      	str	r3, [sp, #144]	; 0x90
  402cae:	f300 839c 	bgt.w	4033ea <_svfprintf_r+0x134e>
  402cb2:	f109 0908 	add.w	r9, r9, #8
  402cb6:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  402cb8:	2d00      	cmp	r5, #0
  402cba:	bfa8      	it	ge
  402cbc:	1b5b      	subge	r3, r3, r5
  402cbe:	2b00      	cmp	r3, #0
  402cc0:	461d      	mov	r5, r3
  402cc2:	f340 80f6 	ble.w	402eb2 <_svfprintf_r+0xe16>
  402cc6:	4aba      	ldr	r2, [pc, #744]	; (402fb0 <_svfprintf_r+0xf14>)
  402cc8:	9b24      	ldr	r3, [sp, #144]	; 0x90
  402cca:	920f      	str	r2, [sp, #60]	; 0x3c
  402ccc:	2d10      	cmp	r5, #16
  402cce:	f340 828a 	ble.w	4031e6 <_svfprintf_r+0x114a>
  402cd2:	4622      	mov	r2, r4
  402cd4:	2710      	movs	r7, #16
  402cd6:	f8dd b028 	ldr.w	fp, [sp, #40]	; 0x28
  402cda:	9c09      	ldr	r4, [sp, #36]	; 0x24
  402cdc:	e005      	b.n	402cea <_svfprintf_r+0xc4e>
  402cde:	f109 0908 	add.w	r9, r9, #8
  402ce2:	3d10      	subs	r5, #16
  402ce4:	2d10      	cmp	r5, #16
  402ce6:	f340 827d 	ble.w	4031e4 <_svfprintf_r+0x1148>
  402cea:	3301      	adds	r3, #1
  402cec:	3210      	adds	r2, #16
  402cee:	2b07      	cmp	r3, #7
  402cf0:	9225      	str	r2, [sp, #148]	; 0x94
  402cf2:	9324      	str	r3, [sp, #144]	; 0x90
  402cf4:	f8c9 a000 	str.w	sl, [r9]
  402cf8:	f8c9 7004 	str.w	r7, [r9, #4]
  402cfc:	ddef      	ble.n	402cde <_svfprintf_r+0xc42>
  402cfe:	aa23      	add	r2, sp, #140	; 0x8c
  402d00:	4621      	mov	r1, r4
  402d02:	4658      	mov	r0, fp
  402d04:	f003 fc2e 	bl	406564 <__ssprint_r>
  402d08:	2800      	cmp	r0, #0
  402d0a:	f47f aac0 	bne.w	40228e <_svfprintf_r+0x1f2>
  402d0e:	9a25      	ldr	r2, [sp, #148]	; 0x94
  402d10:	9b24      	ldr	r3, [sp, #144]	; 0x90
  402d12:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  402d16:	e7e4      	b.n	402ce2 <_svfprintf_r+0xc46>
  402d18:	aa23      	add	r2, sp, #140	; 0x8c
  402d1a:	9909      	ldr	r1, [sp, #36]	; 0x24
  402d1c:	980a      	ldr	r0, [sp, #40]	; 0x28
  402d1e:	f003 fc21 	bl	406564 <__ssprint_r>
  402d22:	2800      	cmp	r0, #0
  402d24:	f47f aab3 	bne.w	40228e <_svfprintf_r+0x1f2>
  402d28:	f89d 706f 	ldrb.w	r7, [sp, #111]	; 0x6f
  402d2c:	9c25      	ldr	r4, [sp, #148]	; 0x94
  402d2e:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  402d32:	f7ff bbcd 	b.w	4024d0 <_svfprintf_r+0x434>
  402d36:	1e5e      	subs	r6, r3, #1
  402d38:	2e00      	cmp	r6, #0
  402d3a:	f77f af48 	ble.w	402bce <_svfprintf_r+0xb32>
  402d3e:	4b9c      	ldr	r3, [pc, #624]	; (402fb0 <_svfprintf_r+0xf14>)
  402d40:	930f      	str	r3, [sp, #60]	; 0x3c
  402d42:	2e10      	cmp	r6, #16
  402d44:	dd2c      	ble.n	402da0 <_svfprintf_r+0xd04>
  402d46:	f8cd 8034 	str.w	r8, [sp, #52]	; 0x34
  402d4a:	2710      	movs	r7, #16
  402d4c:	46b0      	mov	r8, r6
  402d4e:	f8dd b028 	ldr.w	fp, [sp, #40]	; 0x28
  402d52:	9e09      	ldr	r6, [sp, #36]	; 0x24
  402d54:	e006      	b.n	402d64 <_svfprintf_r+0xcc8>
  402d56:	f1a8 0810 	sub.w	r8, r8, #16
  402d5a:	f1b8 0f10 	cmp.w	r8, #16
  402d5e:	f109 0908 	add.w	r9, r9, #8
  402d62:	dd1a      	ble.n	402d9a <_svfprintf_r+0xcfe>
  402d64:	3501      	adds	r5, #1
  402d66:	3410      	adds	r4, #16
  402d68:	2d07      	cmp	r5, #7
  402d6a:	9425      	str	r4, [sp, #148]	; 0x94
  402d6c:	9524      	str	r5, [sp, #144]	; 0x90
  402d6e:	f8c9 a000 	str.w	sl, [r9]
  402d72:	f8c9 7004 	str.w	r7, [r9, #4]
  402d76:	ddee      	ble.n	402d56 <_svfprintf_r+0xcba>
  402d78:	aa23      	add	r2, sp, #140	; 0x8c
  402d7a:	4631      	mov	r1, r6
  402d7c:	4658      	mov	r0, fp
  402d7e:	f003 fbf1 	bl	406564 <__ssprint_r>
  402d82:	2800      	cmp	r0, #0
  402d84:	f47f aa83 	bne.w	40228e <_svfprintf_r+0x1f2>
  402d88:	f1a8 0810 	sub.w	r8, r8, #16
  402d8c:	f1b8 0f10 	cmp.w	r8, #16
  402d90:	9c25      	ldr	r4, [sp, #148]	; 0x94
  402d92:	9d24      	ldr	r5, [sp, #144]	; 0x90
  402d94:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  402d98:	dce4      	bgt.n	402d64 <_svfprintf_r+0xcc8>
  402d9a:	4646      	mov	r6, r8
  402d9c:	f8dd 8034 	ldr.w	r8, [sp, #52]	; 0x34
  402da0:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  402da2:	3501      	adds	r5, #1
  402da4:	4434      	add	r4, r6
  402da6:	2d07      	cmp	r5, #7
  402da8:	9425      	str	r4, [sp, #148]	; 0x94
  402daa:	9524      	str	r5, [sp, #144]	; 0x90
  402dac:	e889 0048 	stmia.w	r9, {r3, r6}
  402db0:	f77f af0b 	ble.w	402bca <_svfprintf_r+0xb2e>
  402db4:	aa23      	add	r2, sp, #140	; 0x8c
  402db6:	9909      	ldr	r1, [sp, #36]	; 0x24
  402db8:	980a      	ldr	r0, [sp, #40]	; 0x28
  402dba:	f003 fbd3 	bl	406564 <__ssprint_r>
  402dbe:	2800      	cmp	r0, #0
  402dc0:	f47f aa65 	bne.w	40228e <_svfprintf_r+0x1f2>
  402dc4:	9c25      	ldr	r4, [sp, #148]	; 0x94
  402dc6:	9d24      	ldr	r5, [sp, #144]	; 0x90
  402dc8:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  402dcc:	e6ff      	b.n	402bce <_svfprintf_r+0xb32>
  402dce:	9907      	ldr	r1, [sp, #28]
  402dd0:	f011 0210 	ands.w	r2, r1, #16
  402dd4:	f000 8108 	beq.w	402fe8 <_svfprintf_r+0xf4c>
  402dd8:	980e      	ldr	r0, [sp, #56]	; 0x38
  402dda:	f88d 306f 	strb.w	r3, [sp, #111]	; 0x6f
  402dde:	f1bb 0f00 	cmp.w	fp, #0
  402de2:	6804      	ldr	r4, [r0, #0]
  402de4:	f100 0704 	add.w	r7, r0, #4
  402de8:	f04f 0500 	mov.w	r5, #0
  402dec:	db26      	blt.n	402e3c <_svfprintf_r+0xda0>
  402dee:	460a      	mov	r2, r1
  402df0:	f022 0280 	bic.w	r2, r2, #128	; 0x80
  402df4:	9207      	str	r2, [sp, #28]
  402df6:	ea54 0205 	orrs.w	r2, r4, r5
  402dfa:	970e      	str	r7, [sp, #56]	; 0x38
  402dfc:	461f      	mov	r7, r3
  402dfe:	f47f aaef 	bne.w	4023e0 <_svfprintf_r+0x344>
  402e02:	e4c8      	b.n	402796 <_svfprintf_r+0x6fa>
  402e04:	9b07      	ldr	r3, [sp, #28]
  402e06:	06d9      	lsls	r1, r3, #27
  402e08:	d42a      	bmi.n	402e60 <_svfprintf_r+0xdc4>
  402e0a:	9b07      	ldr	r3, [sp, #28]
  402e0c:	065a      	lsls	r2, r3, #25
  402e0e:	d527      	bpl.n	402e60 <_svfprintf_r+0xdc4>
  402e10:	990e      	ldr	r1, [sp, #56]	; 0x38
  402e12:	f9b1 4000 	ldrsh.w	r4, [r1]
  402e16:	3104      	adds	r1, #4
  402e18:	17e5      	asrs	r5, r4, #31
  402e1a:	4622      	mov	r2, r4
  402e1c:	462b      	mov	r3, r5
  402e1e:	910e      	str	r1, [sp, #56]	; 0x38
  402e20:	f7ff bacb 	b.w	4023ba <_svfprintf_r+0x31e>
  402e24:	990e      	ldr	r1, [sp, #56]	; 0x38
  402e26:	f88d 306f 	strb.w	r3, [sp, #111]	; 0x6f
  402e2a:	f1bb 0f00 	cmp.w	fp, #0
  402e2e:	680c      	ldr	r4, [r1, #0]
  402e30:	f101 0704 	add.w	r7, r1, #4
  402e34:	f04f 0500 	mov.w	r5, #0
  402e38:	f280 8247 	bge.w	4032ca <_svfprintf_r+0x122e>
  402e3c:	970e      	str	r7, [sp, #56]	; 0x38
  402e3e:	461f      	mov	r7, r3
  402e40:	ea54 0305 	orrs.w	r3, r4, r5
  402e44:	f47f aacc 	bne.w	4023e0 <_svfprintf_r+0x344>
  402e48:	e4aa      	b.n	4027a0 <_svfprintf_r+0x704>
  402e4a:	3301      	adds	r3, #1
  402e4c:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  402e4e:	9324      	str	r3, [sp, #144]	; 0x90
  402e50:	442c      	add	r4, r5
  402e52:	2b07      	cmp	r3, #7
  402e54:	9425      	str	r4, [sp, #148]	; 0x94
  402e56:	e889 0024 	stmia.w	r9, {r2, r5}
  402e5a:	f77f abad 	ble.w	4025b8 <_svfprintf_r+0x51c>
  402e5e:	e6c3      	b.n	402be8 <_svfprintf_r+0xb4c>
  402e60:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  402e62:	6814      	ldr	r4, [r2, #0]
  402e64:	4613      	mov	r3, r2
  402e66:	3304      	adds	r3, #4
  402e68:	17e5      	asrs	r5, r4, #31
  402e6a:	4622      	mov	r2, r4
  402e6c:	930e      	str	r3, [sp, #56]	; 0x38
  402e6e:	2a00      	cmp	r2, #0
  402e70:	462b      	mov	r3, r5
  402e72:	f173 0300 	sbcs.w	r3, r3, #0
  402e76:	f6bf aaa5 	bge.w	4023c4 <_svfprintf_r+0x328>
  402e7a:	4264      	negs	r4, r4
  402e7c:	f04f 072d 	mov.w	r7, #45	; 0x2d
  402e80:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
  402e84:	f1bb 0f00 	cmp.w	fp, #0
  402e88:	f88d 706f 	strb.w	r7, [sp, #111]	; 0x6f
  402e8c:	f6ff aaa8 	blt.w	4023e0 <_svfprintf_r+0x344>
  402e90:	9b07      	ldr	r3, [sp, #28]
  402e92:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  402e96:	9307      	str	r3, [sp, #28]
  402e98:	f7ff baa2 	b.w	4023e0 <_svfprintf_r+0x344>
  402e9c:	aa23      	add	r2, sp, #140	; 0x8c
  402e9e:	9909      	ldr	r1, [sp, #36]	; 0x24
  402ea0:	980a      	ldr	r0, [sp, #40]	; 0x28
  402ea2:	f003 fb5f 	bl	406564 <__ssprint_r>
  402ea6:	2800      	cmp	r0, #0
  402ea8:	f47f a9f1 	bne.w	40228e <_svfprintf_r+0x1f2>
  402eac:	9c25      	ldr	r4, [sp, #148]	; 0x94
  402eae:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  402eb2:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  402eb4:	9b1d      	ldr	r3, [sp, #116]	; 0x74
  402eb6:	4432      	add	r2, r6
  402eb8:	4617      	mov	r7, r2
  402eba:	9a12      	ldr	r2, [sp, #72]	; 0x48
  402ebc:	4293      	cmp	r3, r2
  402ebe:	db47      	blt.n	402f50 <_svfprintf_r+0xeb4>
  402ec0:	9a07      	ldr	r2, [sp, #28]
  402ec2:	07d5      	lsls	r5, r2, #31
  402ec4:	d444      	bmi.n	402f50 <_svfprintf_r+0xeb4>
  402ec6:	9912      	ldr	r1, [sp, #72]	; 0x48
  402ec8:	440e      	add	r6, r1
  402eca:	1bf5      	subs	r5, r6, r7
  402ecc:	1acb      	subs	r3, r1, r3
  402ece:	429d      	cmp	r5, r3
  402ed0:	bfa8      	it	ge
  402ed2:	461d      	movge	r5, r3
  402ed4:	2d00      	cmp	r5, #0
  402ed6:	462e      	mov	r6, r5
  402ed8:	dd0d      	ble.n	402ef6 <_svfprintf_r+0xe5a>
  402eda:	9a24      	ldr	r2, [sp, #144]	; 0x90
  402edc:	f8c9 7000 	str.w	r7, [r9]
  402ee0:	3201      	adds	r2, #1
  402ee2:	442c      	add	r4, r5
  402ee4:	2a07      	cmp	r2, #7
  402ee6:	9425      	str	r4, [sp, #148]	; 0x94
  402ee8:	f8c9 5004 	str.w	r5, [r9, #4]
  402eec:	9224      	str	r2, [sp, #144]	; 0x90
  402eee:	f300 830b 	bgt.w	403508 <_svfprintf_r+0x146c>
  402ef2:	f109 0908 	add.w	r9, r9, #8
  402ef6:	2e00      	cmp	r6, #0
  402ef8:	bfac      	ite	ge
  402efa:	1b9d      	subge	r5, r3, r6
  402efc:	461d      	movlt	r5, r3
  402efe:	2d00      	cmp	r5, #0
  402f00:	f77f ab5c 	ble.w	4025bc <_svfprintf_r+0x520>
  402f04:	4a2a      	ldr	r2, [pc, #168]	; (402fb0 <_svfprintf_r+0xf14>)
  402f06:	9b24      	ldr	r3, [sp, #144]	; 0x90
  402f08:	920f      	str	r2, [sp, #60]	; 0x3c
  402f0a:	2d10      	cmp	r5, #16
  402f0c:	dd9d      	ble.n	402e4a <_svfprintf_r+0xdae>
  402f0e:	2610      	movs	r6, #16
  402f10:	9f0a      	ldr	r7, [sp, #40]	; 0x28
  402f12:	f8dd b024 	ldr.w	fp, [sp, #36]	; 0x24
  402f16:	e004      	b.n	402f22 <_svfprintf_r+0xe86>
  402f18:	f109 0908 	add.w	r9, r9, #8
  402f1c:	3d10      	subs	r5, #16
  402f1e:	2d10      	cmp	r5, #16
  402f20:	dd93      	ble.n	402e4a <_svfprintf_r+0xdae>
  402f22:	3301      	adds	r3, #1
  402f24:	3410      	adds	r4, #16
  402f26:	2b07      	cmp	r3, #7
  402f28:	9425      	str	r4, [sp, #148]	; 0x94
  402f2a:	9324      	str	r3, [sp, #144]	; 0x90
  402f2c:	f8c9 a000 	str.w	sl, [r9]
  402f30:	f8c9 6004 	str.w	r6, [r9, #4]
  402f34:	ddf0      	ble.n	402f18 <_svfprintf_r+0xe7c>
  402f36:	aa23      	add	r2, sp, #140	; 0x8c
  402f38:	4659      	mov	r1, fp
  402f3a:	4638      	mov	r0, r7
  402f3c:	f003 fb12 	bl	406564 <__ssprint_r>
  402f40:	2800      	cmp	r0, #0
  402f42:	f47f a9a4 	bne.w	40228e <_svfprintf_r+0x1f2>
  402f46:	9c25      	ldr	r4, [sp, #148]	; 0x94
  402f48:	9b24      	ldr	r3, [sp, #144]	; 0x90
  402f4a:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  402f4e:	e7e5      	b.n	402f1c <_svfprintf_r+0xe80>
  402f50:	9a24      	ldr	r2, [sp, #144]	; 0x90
  402f52:	9816      	ldr	r0, [sp, #88]	; 0x58
  402f54:	9917      	ldr	r1, [sp, #92]	; 0x5c
  402f56:	f8c9 1000 	str.w	r1, [r9]
  402f5a:	3201      	adds	r2, #1
  402f5c:	4404      	add	r4, r0
  402f5e:	2a07      	cmp	r2, #7
  402f60:	9425      	str	r4, [sp, #148]	; 0x94
  402f62:	f8c9 0004 	str.w	r0, [r9, #4]
  402f66:	9224      	str	r2, [sp, #144]	; 0x90
  402f68:	f300 82a9 	bgt.w	4034be <_svfprintf_r+0x1422>
  402f6c:	f109 0908 	add.w	r9, r9, #8
  402f70:	e7a9      	b.n	402ec6 <_svfprintf_r+0xe2a>
  402f72:	9b07      	ldr	r3, [sp, #28]
  402f74:	07d8      	lsls	r0, r3, #31
  402f76:	f53f adf4 	bmi.w	402b62 <_svfprintf_r+0xac6>
  402f7a:	3501      	adds	r5, #1
  402f7c:	3401      	adds	r4, #1
  402f7e:	2301      	movs	r3, #1
  402f80:	2d07      	cmp	r5, #7
  402f82:	9425      	str	r4, [sp, #148]	; 0x94
  402f84:	9524      	str	r5, [sp, #144]	; 0x90
  402f86:	f8c9 6000 	str.w	r6, [r9]
  402f8a:	f8c9 3004 	str.w	r3, [r9, #4]
  402f8e:	f77f ae1c 	ble.w	402bca <_svfprintf_r+0xb2e>
  402f92:	e70f      	b.n	402db4 <_svfprintf_r+0xd18>
  402f94:	aa23      	add	r2, sp, #140	; 0x8c
  402f96:	9909      	ldr	r1, [sp, #36]	; 0x24
  402f98:	980a      	ldr	r0, [sp, #40]	; 0x28
  402f9a:	f003 fae3 	bl	406564 <__ssprint_r>
  402f9e:	2800      	cmp	r0, #0
  402fa0:	f47f a975 	bne.w	40228e <_svfprintf_r+0x1f2>
  402fa4:	9c25      	ldr	r4, [sp, #148]	; 0x94
  402fa6:	9d24      	ldr	r5, [sp, #144]	; 0x90
  402fa8:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  402fac:	e5e7      	b.n	402b7e <_svfprintf_r+0xae2>
  402fae:	bf00      	nop
  402fb0:	00407d74 	.word	0x00407d74
  402fb4:	aa23      	add	r2, sp, #140	; 0x8c
  402fb6:	9909      	ldr	r1, [sp, #36]	; 0x24
  402fb8:	980a      	ldr	r0, [sp, #40]	; 0x28
  402fba:	f003 fad3 	bl	406564 <__ssprint_r>
  402fbe:	2800      	cmp	r0, #0
  402fc0:	f47f a965 	bne.w	40228e <_svfprintf_r+0x1f2>
  402fc4:	9c25      	ldr	r4, [sp, #148]	; 0x94
  402fc6:	9d24      	ldr	r5, [sp, #144]	; 0x90
  402fc8:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  402fcc:	e5e6      	b.n	402b9c <_svfprintf_r+0xb00>
  402fce:	aa23      	add	r2, sp, #140	; 0x8c
  402fd0:	9909      	ldr	r1, [sp, #36]	; 0x24
  402fd2:	980a      	ldr	r0, [sp, #40]	; 0x28
  402fd4:	f003 fac6 	bl	406564 <__ssprint_r>
  402fd8:	2800      	cmp	r0, #0
  402fda:	f47f a958 	bne.w	40228e <_svfprintf_r+0x1f2>
  402fde:	9c25      	ldr	r4, [sp, #148]	; 0x94
  402fe0:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  402fe4:	f7ff ba98 	b.w	402518 <_svfprintf_r+0x47c>
  402fe8:	9907      	ldr	r1, [sp, #28]
  402fea:	f011 0340 	ands.w	r3, r1, #64	; 0x40
  402fee:	f43f af19 	beq.w	402e24 <_svfprintf_r+0xd88>
  402ff2:	980e      	ldr	r0, [sp, #56]	; 0x38
  402ff4:	f88d 206f 	strb.w	r2, [sp, #111]	; 0x6f
  402ff8:	f1bb 0f00 	cmp.w	fp, #0
  402ffc:	8804      	ldrh	r4, [r0, #0]
  402ffe:	f100 0704 	add.w	r7, r0, #4
  403002:	f04f 0500 	mov.w	r5, #0
  403006:	f2c0 81b9 	blt.w	40337c <_svfprintf_r+0x12e0>
  40300a:	f021 0380 	bic.w	r3, r1, #128	; 0x80
  40300e:	9307      	str	r3, [sp, #28]
  403010:	ea54 0305 	orrs.w	r3, r4, r5
  403014:	970e      	str	r7, [sp, #56]	; 0x38
  403016:	4617      	mov	r7, r2
  403018:	f47f a9e2 	bne.w	4023e0 <_svfprintf_r+0x344>
  40301c:	f7ff bbbb 	b.w	402796 <_svfprintf_r+0x6fa>
  403020:	9c14      	ldr	r4, [sp, #80]	; 0x50
  403022:	4622      	mov	r2, r4
  403024:	4620      	mov	r0, r4
  403026:	9c15      	ldr	r4, [sp, #84]	; 0x54
  403028:	4623      	mov	r3, r4
  40302a:	4621      	mov	r1, r4
  40302c:	f004 f8aa 	bl	407184 <__aeabi_dcmpun>
  403030:	2800      	cmp	r0, #0
  403032:	f040 8317 	bne.w	403664 <_svfprintf_r+0x15c8>
  403036:	9b11      	ldr	r3, [sp, #68]	; 0x44
  403038:	f1bb 3fff 	cmp.w	fp, #4294967295
  40303c:	f023 0320 	bic.w	r3, r3, #32
  403040:	930d      	str	r3, [sp, #52]	; 0x34
  403042:	f000 8270 	beq.w	403526 <_svfprintf_r+0x148a>
  403046:	2b47      	cmp	r3, #71	; 0x47
  403048:	f000 8192 	beq.w	403370 <_svfprintf_r+0x12d4>
  40304c:	9b07      	ldr	r3, [sp, #28]
  40304e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
  403052:	9310      	str	r3, [sp, #64]	; 0x40
  403054:	9b15      	ldr	r3, [sp, #84]	; 0x54
  403056:	1e1f      	subs	r7, r3, #0
  403058:	9b14      	ldr	r3, [sp, #80]	; 0x50
  40305a:	9308      	str	r3, [sp, #32]
  40305c:	bfbb      	ittet	lt
  40305e:	463b      	movlt	r3, r7
  403060:	f103 4700 	addlt.w	r7, r3, #2147483648	; 0x80000000
  403064:	2300      	movge	r3, #0
  403066:	232d      	movlt	r3, #45	; 0x2d
  403068:	930f      	str	r3, [sp, #60]	; 0x3c
  40306a:	9b11      	ldr	r3, [sp, #68]	; 0x44
  40306c:	2b66      	cmp	r3, #102	; 0x66
  40306e:	f000 825d 	beq.w	40352c <_svfprintf_r+0x1490>
  403072:	2b46      	cmp	r3, #70	; 0x46
  403074:	f000 8151 	beq.w	40331a <_svfprintf_r+0x127e>
  403078:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  40307a:	9a08      	ldr	r2, [sp, #32]
  40307c:	2b45      	cmp	r3, #69	; 0x45
  40307e:	a821      	add	r0, sp, #132	; 0x84
  403080:	a91e      	add	r1, sp, #120	; 0x78
  403082:	bf0c      	ite	eq
  403084:	f10b 0501 	addeq.w	r5, fp, #1
  403088:	465d      	movne	r5, fp
  40308a:	9004      	str	r0, [sp, #16]
  40308c:	9103      	str	r1, [sp, #12]
  40308e:	a81d      	add	r0, sp, #116	; 0x74
  403090:	2102      	movs	r1, #2
  403092:	463b      	mov	r3, r7
  403094:	9002      	str	r0, [sp, #8]
  403096:	9501      	str	r5, [sp, #4]
  403098:	9100      	str	r1, [sp, #0]
  40309a:	980a      	ldr	r0, [sp, #40]	; 0x28
  40309c:	f000 fc54 	bl	403948 <_dtoa_r>
  4030a0:	9b11      	ldr	r3, [sp, #68]	; 0x44
  4030a2:	2b67      	cmp	r3, #103	; 0x67
  4030a4:	4606      	mov	r6, r0
  4030a6:	f040 8290 	bne.w	4035ca <_svfprintf_r+0x152e>
  4030aa:	9b07      	ldr	r3, [sp, #28]
  4030ac:	07da      	lsls	r2, r3, #31
  4030ae:	f140 82af 	bpl.w	403610 <_svfprintf_r+0x1574>
  4030b2:	1974      	adds	r4, r6, r5
  4030b4:	9808      	ldr	r0, [sp, #32]
  4030b6:	4639      	mov	r1, r7
  4030b8:	2200      	movs	r2, #0
  4030ba:	2300      	movs	r3, #0
  4030bc:	f004 f830 	bl	407120 <__aeabi_dcmpeq>
  4030c0:	2800      	cmp	r0, #0
  4030c2:	f040 8190 	bne.w	4033e6 <_svfprintf_r+0x134a>
  4030c6:	9b21      	ldr	r3, [sp, #132]	; 0x84
  4030c8:	429c      	cmp	r4, r3
  4030ca:	d906      	bls.n	4030da <_svfprintf_r+0x103e>
  4030cc:	2130      	movs	r1, #48	; 0x30
  4030ce:	1c5a      	adds	r2, r3, #1
  4030d0:	9221      	str	r2, [sp, #132]	; 0x84
  4030d2:	7019      	strb	r1, [r3, #0]
  4030d4:	9b21      	ldr	r3, [sp, #132]	; 0x84
  4030d6:	429c      	cmp	r4, r3
  4030d8:	d8f9      	bhi.n	4030ce <_svfprintf_r+0x1032>
  4030da:	1b9b      	subs	r3, r3, r6
  4030dc:	9312      	str	r3, [sp, #72]	; 0x48
  4030de:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  4030e0:	2b47      	cmp	r3, #71	; 0x47
  4030e2:	f000 8179 	beq.w	4033d8 <_svfprintf_r+0x133c>
  4030e6:	9b11      	ldr	r3, [sp, #68]	; 0x44
  4030e8:	2b65      	cmp	r3, #101	; 0x65
  4030ea:	f340 827d 	ble.w	4035e8 <_svfprintf_r+0x154c>
  4030ee:	9b11      	ldr	r3, [sp, #68]	; 0x44
  4030f0:	2b66      	cmp	r3, #102	; 0x66
  4030f2:	9b1d      	ldr	r3, [sp, #116]	; 0x74
  4030f4:	9313      	str	r3, [sp, #76]	; 0x4c
  4030f6:	f000 825b 	beq.w	4035b0 <_svfprintf_r+0x1514>
  4030fa:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  4030fc:	9912      	ldr	r1, [sp, #72]	; 0x48
  4030fe:	428a      	cmp	r2, r1
  403100:	f2c0 8230 	blt.w	403564 <_svfprintf_r+0x14c8>
  403104:	9b07      	ldr	r3, [sp, #28]
  403106:	07d9      	lsls	r1, r3, #31
  403108:	f100 8284 	bmi.w	403614 <_svfprintf_r+0x1578>
  40310c:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
  403110:	920d      	str	r2, [sp, #52]	; 0x34
  403112:	2267      	movs	r2, #103	; 0x67
  403114:	9211      	str	r2, [sp, #68]	; 0x44
  403116:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  403118:	2a00      	cmp	r2, #0
  40311a:	f040 8153 	bne.w	4033c4 <_svfprintf_r+0x1328>
  40311e:	9308      	str	r3, [sp, #32]
  403120:	9b10      	ldr	r3, [sp, #64]	; 0x40
  403122:	9307      	str	r3, [sp, #28]
  403124:	4693      	mov	fp, r2
  403126:	f89d 706f 	ldrb.w	r7, [sp, #111]	; 0x6f
  40312a:	f7ff b97d 	b.w	402428 <_svfprintf_r+0x38c>
  40312e:	9907      	ldr	r1, [sp, #28]
  403130:	f011 0340 	ands.w	r3, r1, #64	; 0x40
  403134:	d015      	beq.n	403162 <_svfprintf_r+0x10c6>
  403136:	980e      	ldr	r0, [sp, #56]	; 0x38
  403138:	f88d 206f 	strb.w	r2, [sp, #111]	; 0x6f
  40313c:	f1bb 0f00 	cmp.w	fp, #0
  403140:	8804      	ldrh	r4, [r0, #0]
  403142:	f100 0704 	add.w	r7, r0, #4
  403146:	f04f 0500 	mov.w	r5, #0
  40314a:	db16      	blt.n	40317a <_svfprintf_r+0x10de>
  40314c:	f021 0380 	bic.w	r3, r1, #128	; 0x80
  403150:	9307      	str	r3, [sp, #28]
  403152:	ea54 0305 	orrs.w	r3, r4, r5
  403156:	970e      	str	r7, [sp, #56]	; 0x38
  403158:	f43f ac3a 	beq.w	4029d0 <_svfprintf_r+0x934>
  40315c:	4617      	mov	r7, r2
  40315e:	f7ff b8c2 	b.w	4022e6 <_svfprintf_r+0x24a>
  403162:	990e      	ldr	r1, [sp, #56]	; 0x38
  403164:	f88d 306f 	strb.w	r3, [sp, #111]	; 0x6f
  403168:	f1bb 0f00 	cmp.w	fp, #0
  40316c:	680c      	ldr	r4, [r1, #0]
  40316e:	f101 0704 	add.w	r7, r1, #4
  403172:	f04f 0500 	mov.w	r5, #0
  403176:	f280 80a5 	bge.w	4032c4 <_svfprintf_r+0x1228>
  40317a:	970e      	str	r7, [sp, #56]	; 0x38
  40317c:	2700      	movs	r7, #0
  40317e:	f7ff b8b2 	b.w	4022e6 <_svfprintf_r+0x24a>
  403182:	9b07      	ldr	r3, [sp, #28]
  403184:	06df      	lsls	r7, r3, #27
  403186:	d40b      	bmi.n	4031a0 <_svfprintf_r+0x1104>
  403188:	9b07      	ldr	r3, [sp, #28]
  40318a:	065e      	lsls	r6, r3, #25
  40318c:	d508      	bpl.n	4031a0 <_svfprintf_r+0x1104>
  40318e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  403190:	6813      	ldr	r3, [r2, #0]
  403192:	3204      	adds	r2, #4
  403194:	920e      	str	r2, [sp, #56]	; 0x38
  403196:	f8bd 202c 	ldrh.w	r2, [sp, #44]	; 0x2c
  40319a:	801a      	strh	r2, [r3, #0]
  40319c:	f7fe bfa4 	b.w	4020e8 <_svfprintf_r+0x4c>
  4031a0:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  4031a2:	6813      	ldr	r3, [r2, #0]
  4031a4:	3204      	adds	r2, #4
  4031a6:	920e      	str	r2, [sp, #56]	; 0x38
  4031a8:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  4031aa:	601a      	str	r2, [r3, #0]
  4031ac:	f7fe bf9c 	b.w	4020e8 <_svfprintf_r+0x4c>
  4031b0:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  4031b2:	9b07      	ldr	r3, [sp, #28]
  4031b4:	f013 0f40 	tst.w	r3, #64	; 0x40
  4031b8:	4613      	mov	r3, r2
  4031ba:	f103 0304 	add.w	r3, r3, #4
  4031be:	bf0c      	ite	eq
  4031c0:	6814      	ldreq	r4, [r2, #0]
  4031c2:	8814      	ldrhne	r4, [r2, #0]
  4031c4:	930e      	str	r3, [sp, #56]	; 0x38
  4031c6:	2500      	movs	r5, #0
  4031c8:	f7ff bb02 	b.w	4027d0 <_svfprintf_r+0x734>
  4031cc:	2700      	movs	r7, #0
  4031ce:	45bb      	cmp	fp, r7
  4031d0:	f88d 706f 	strb.w	r7, [sp, #111]	; 0x6f
  4031d4:	f6ff ac0e 	blt.w	4029f4 <_svfprintf_r+0x958>
  4031d8:	9b07      	ldr	r3, [sp, #28]
  4031da:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  4031de:	9307      	str	r3, [sp, #28]
  4031e0:	f7ff bbd6 	b.w	402990 <_svfprintf_r+0x8f4>
  4031e4:	4614      	mov	r4, r2
  4031e6:	3301      	adds	r3, #1
  4031e8:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  4031ea:	9324      	str	r3, [sp, #144]	; 0x90
  4031ec:	442c      	add	r4, r5
  4031ee:	2b07      	cmp	r3, #7
  4031f0:	9425      	str	r4, [sp, #148]	; 0x94
  4031f2:	e889 0024 	stmia.w	r9, {r2, r5}
  4031f6:	f73f ae51 	bgt.w	402e9c <_svfprintf_r+0xe00>
  4031fa:	f109 0908 	add.w	r9, r9, #8
  4031fe:	e658      	b.n	402eb2 <_svfprintf_r+0xe16>
  403200:	aa23      	add	r2, sp, #140	; 0x8c
  403202:	9909      	ldr	r1, [sp, #36]	; 0x24
  403204:	980a      	ldr	r0, [sp, #40]	; 0x28
  403206:	f003 f9ad 	bl	406564 <__ssprint_r>
  40320a:	2800      	cmp	r0, #0
  40320c:	f47f a83f 	bne.w	40228e <_svfprintf_r+0x1f2>
  403210:	9c25      	ldr	r4, [sp, #148]	; 0x94
  403212:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  403216:	e40f      	b.n	402a38 <_svfprintf_r+0x99c>
  403218:	9f0e      	ldr	r7, [sp, #56]	; 0x38
  40321a:	f7ff bbe4 	b.w	4029e6 <_svfprintf_r+0x94a>
  40321e:	9b24      	ldr	r3, [sp, #144]	; 0x90
  403220:	4ab5      	ldr	r2, [pc, #724]	; (4034f8 <_svfprintf_r+0x145c>)
  403222:	f8c9 2000 	str.w	r2, [r9]
  403226:	3301      	adds	r3, #1
  403228:	3401      	adds	r4, #1
  40322a:	2201      	movs	r2, #1
  40322c:	2b07      	cmp	r3, #7
  40322e:	9425      	str	r4, [sp, #148]	; 0x94
  403230:	9324      	str	r3, [sp, #144]	; 0x90
  403232:	f8c9 2004 	str.w	r2, [r9, #4]
  403236:	f300 808e 	bgt.w	403356 <_svfprintf_r+0x12ba>
  40323a:	f109 0908 	add.w	r9, r9, #8
  40323e:	b92d      	cbnz	r5, 40324c <_svfprintf_r+0x11b0>
  403240:	9b12      	ldr	r3, [sp, #72]	; 0x48
  403242:	b91b      	cbnz	r3, 40324c <_svfprintf_r+0x11b0>
  403244:	9b07      	ldr	r3, [sp, #28]
  403246:	07df      	lsls	r7, r3, #31
  403248:	f57f a9b8 	bpl.w	4025bc <_svfprintf_r+0x520>
  40324c:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40324e:	9916      	ldr	r1, [sp, #88]	; 0x58
  403250:	9a17      	ldr	r2, [sp, #92]	; 0x5c
  403252:	f8c9 2000 	str.w	r2, [r9]
  403256:	3301      	adds	r3, #1
  403258:	440c      	add	r4, r1
  40325a:	2b07      	cmp	r3, #7
  40325c:	9425      	str	r4, [sp, #148]	; 0x94
  40325e:	f8c9 1004 	str.w	r1, [r9, #4]
  403262:	9324      	str	r3, [sp, #144]	; 0x90
  403264:	f300 81c2 	bgt.w	4035ec <_svfprintf_r+0x1550>
  403268:	f109 0908 	add.w	r9, r9, #8
  40326c:	426d      	negs	r5, r5
  40326e:	2d00      	cmp	r5, #0
  403270:	f340 809b 	ble.w	4033aa <_svfprintf_r+0x130e>
  403274:	4aa1      	ldr	r2, [pc, #644]	; (4034fc <_svfprintf_r+0x1460>)
  403276:	920f      	str	r2, [sp, #60]	; 0x3c
  403278:	2d10      	cmp	r5, #16
  40327a:	f340 80c3 	ble.w	403404 <_svfprintf_r+0x1368>
  40327e:	4622      	mov	r2, r4
  403280:	2710      	movs	r7, #16
  403282:	f8dd b028 	ldr.w	fp, [sp, #40]	; 0x28
  403286:	9c09      	ldr	r4, [sp, #36]	; 0x24
  403288:	e005      	b.n	403296 <_svfprintf_r+0x11fa>
  40328a:	f109 0908 	add.w	r9, r9, #8
  40328e:	3d10      	subs	r5, #16
  403290:	2d10      	cmp	r5, #16
  403292:	f340 80b6 	ble.w	403402 <_svfprintf_r+0x1366>
  403296:	3301      	adds	r3, #1
  403298:	3210      	adds	r2, #16
  40329a:	2b07      	cmp	r3, #7
  40329c:	9225      	str	r2, [sp, #148]	; 0x94
  40329e:	9324      	str	r3, [sp, #144]	; 0x90
  4032a0:	f8c9 a000 	str.w	sl, [r9]
  4032a4:	f8c9 7004 	str.w	r7, [r9, #4]
  4032a8:	ddef      	ble.n	40328a <_svfprintf_r+0x11ee>
  4032aa:	aa23      	add	r2, sp, #140	; 0x8c
  4032ac:	4621      	mov	r1, r4
  4032ae:	4658      	mov	r0, fp
  4032b0:	f003 f958 	bl	406564 <__ssprint_r>
  4032b4:	2800      	cmp	r0, #0
  4032b6:	f47e afea 	bne.w	40228e <_svfprintf_r+0x1f2>
  4032ba:	9a25      	ldr	r2, [sp, #148]	; 0x94
  4032bc:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4032be:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  4032c2:	e7e4      	b.n	40328e <_svfprintf_r+0x11f2>
  4032c4:	9a07      	ldr	r2, [sp, #28]
  4032c6:	f7ff ba38 	b.w	40273a <_svfprintf_r+0x69e>
  4032ca:	9a07      	ldr	r2, [sp, #28]
  4032cc:	e590      	b.n	402df0 <_svfprintf_r+0xd54>
  4032ce:	9b07      	ldr	r3, [sp, #28]
  4032d0:	f043 0320 	orr.w	r3, r3, #32
  4032d4:	9307      	str	r3, [sp, #28]
  4032d6:	f108 0801 	add.w	r8, r8, #1
  4032da:	f898 3000 	ldrb.w	r3, [r8]
  4032de:	f7fe bf36 	b.w	40214e <_svfprintf_r+0xb2>
  4032e2:	aa23      	add	r2, sp, #140	; 0x8c
  4032e4:	9909      	ldr	r1, [sp, #36]	; 0x24
  4032e6:	980a      	ldr	r0, [sp, #40]	; 0x28
  4032e8:	f003 f93c 	bl	406564 <__ssprint_r>
  4032ec:	2800      	cmp	r0, #0
  4032ee:	f47e afce 	bne.w	40228e <_svfprintf_r+0x1f2>
  4032f2:	9c25      	ldr	r4, [sp, #148]	; 0x94
  4032f4:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  4032f8:	f7ff bbb6 	b.w	402a68 <_svfprintf_r+0x9cc>
  4032fc:	2140      	movs	r1, #64	; 0x40
  4032fe:	980a      	ldr	r0, [sp, #40]	; 0x28
  403300:	f001 ff3e 	bl	405180 <_malloc_r>
  403304:	9a09      	ldr	r2, [sp, #36]	; 0x24
  403306:	6010      	str	r0, [r2, #0]
  403308:	6110      	str	r0, [r2, #16]
  40330a:	2800      	cmp	r0, #0
  40330c:	f000 81e5 	beq.w	4036da <_svfprintf_r+0x163e>
  403310:	9a09      	ldr	r2, [sp, #36]	; 0x24
  403312:	2340      	movs	r3, #64	; 0x40
  403314:	6153      	str	r3, [r2, #20]
  403316:	f7fe bed8 	b.w	4020ca <_svfprintf_r+0x2e>
  40331a:	a821      	add	r0, sp, #132	; 0x84
  40331c:	a91e      	add	r1, sp, #120	; 0x78
  40331e:	9004      	str	r0, [sp, #16]
  403320:	9103      	str	r1, [sp, #12]
  403322:	a81d      	add	r0, sp, #116	; 0x74
  403324:	2103      	movs	r1, #3
  403326:	9002      	str	r0, [sp, #8]
  403328:	9a08      	ldr	r2, [sp, #32]
  40332a:	f8cd b004 	str.w	fp, [sp, #4]
  40332e:	463b      	mov	r3, r7
  403330:	9100      	str	r1, [sp, #0]
  403332:	980a      	ldr	r0, [sp, #40]	; 0x28
  403334:	f000 fb08 	bl	403948 <_dtoa_r>
  403338:	465d      	mov	r5, fp
  40333a:	4606      	mov	r6, r0
  40333c:	9b11      	ldr	r3, [sp, #68]	; 0x44
  40333e:	2b46      	cmp	r3, #70	; 0x46
  403340:	eb06 0405 	add.w	r4, r6, r5
  403344:	f47f aeb6 	bne.w	4030b4 <_svfprintf_r+0x1018>
  403348:	7833      	ldrb	r3, [r6, #0]
  40334a:	2b30      	cmp	r3, #48	; 0x30
  40334c:	f000 817c 	beq.w	403648 <_svfprintf_r+0x15ac>
  403350:	9d1d      	ldr	r5, [sp, #116]	; 0x74
  403352:	442c      	add	r4, r5
  403354:	e6ae      	b.n	4030b4 <_svfprintf_r+0x1018>
  403356:	aa23      	add	r2, sp, #140	; 0x8c
  403358:	9909      	ldr	r1, [sp, #36]	; 0x24
  40335a:	980a      	ldr	r0, [sp, #40]	; 0x28
  40335c:	f003 f902 	bl	406564 <__ssprint_r>
  403360:	2800      	cmp	r0, #0
  403362:	f47e af94 	bne.w	40228e <_svfprintf_r+0x1f2>
  403366:	9d1d      	ldr	r5, [sp, #116]	; 0x74
  403368:	9c25      	ldr	r4, [sp, #148]	; 0x94
  40336a:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  40336e:	e766      	b.n	40323e <_svfprintf_r+0x11a2>
  403370:	f1bb 0f00 	cmp.w	fp, #0
  403374:	bf08      	it	eq
  403376:	f04f 0b01 	moveq.w	fp, #1
  40337a:	e667      	b.n	40304c <_svfprintf_r+0xfb0>
  40337c:	970e      	str	r7, [sp, #56]	; 0x38
  40337e:	4617      	mov	r7, r2
  403380:	e55e      	b.n	402e40 <_svfprintf_r+0xda4>
  403382:	4630      	mov	r0, r6
  403384:	f7fe fe1c 	bl	401fc0 <strlen>
  403388:	46a3      	mov	fp, r4
  40338a:	4603      	mov	r3, r0
  40338c:	900d      	str	r0, [sp, #52]	; 0x34
  40338e:	f7ff baf4 	b.w	40297a <_svfprintf_r+0x8de>
  403392:	aa23      	add	r2, sp, #140	; 0x8c
  403394:	9909      	ldr	r1, [sp, #36]	; 0x24
  403396:	980a      	ldr	r0, [sp, #40]	; 0x28
  403398:	f003 f8e4 	bl	406564 <__ssprint_r>
  40339c:	2800      	cmp	r0, #0
  40339e:	f47e af76 	bne.w	40228e <_svfprintf_r+0x1f2>
  4033a2:	9c25      	ldr	r4, [sp, #148]	; 0x94
  4033a4:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4033a6:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  4033aa:	9912      	ldr	r1, [sp, #72]	; 0x48
  4033ac:	f8c9 6000 	str.w	r6, [r9]
  4033b0:	3301      	adds	r3, #1
  4033b2:	440c      	add	r4, r1
  4033b4:	2b07      	cmp	r3, #7
  4033b6:	9425      	str	r4, [sp, #148]	; 0x94
  4033b8:	9324      	str	r3, [sp, #144]	; 0x90
  4033ba:	f8c9 1004 	str.w	r1, [r9, #4]
  4033be:	f77f a8fb 	ble.w	4025b8 <_svfprintf_r+0x51c>
  4033c2:	e411      	b.n	402be8 <_svfprintf_r+0xb4c>
  4033c4:	272d      	movs	r7, #45	; 0x2d
  4033c6:	9308      	str	r3, [sp, #32]
  4033c8:	9b10      	ldr	r3, [sp, #64]	; 0x40
  4033ca:	9307      	str	r3, [sp, #28]
  4033cc:	f88d 706f 	strb.w	r7, [sp, #111]	; 0x6f
  4033d0:	f04f 0b00 	mov.w	fp, #0
  4033d4:	f7ff b829 	b.w	40242a <_svfprintf_r+0x38e>
  4033d8:	9b1d      	ldr	r3, [sp, #116]	; 0x74
  4033da:	1cdd      	adds	r5, r3, #3
  4033dc:	db1e      	blt.n	40341c <_svfprintf_r+0x1380>
  4033de:	459b      	cmp	fp, r3
  4033e0:	db1c      	blt.n	40341c <_svfprintf_r+0x1380>
  4033e2:	9313      	str	r3, [sp, #76]	; 0x4c
  4033e4:	e689      	b.n	4030fa <_svfprintf_r+0x105e>
  4033e6:	4623      	mov	r3, r4
  4033e8:	e677      	b.n	4030da <_svfprintf_r+0x103e>
  4033ea:	aa23      	add	r2, sp, #140	; 0x8c
  4033ec:	9909      	ldr	r1, [sp, #36]	; 0x24
  4033ee:	980a      	ldr	r0, [sp, #40]	; 0x28
  4033f0:	f003 f8b8 	bl	406564 <__ssprint_r>
  4033f4:	2800      	cmp	r0, #0
  4033f6:	f47e af4a 	bne.w	40228e <_svfprintf_r+0x1f2>
  4033fa:	9c25      	ldr	r4, [sp, #148]	; 0x94
  4033fc:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  403400:	e459      	b.n	402cb6 <_svfprintf_r+0xc1a>
  403402:	4614      	mov	r4, r2
  403404:	3301      	adds	r3, #1
  403406:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  403408:	9324      	str	r3, [sp, #144]	; 0x90
  40340a:	442c      	add	r4, r5
  40340c:	2b07      	cmp	r3, #7
  40340e:	9425      	str	r4, [sp, #148]	; 0x94
  403410:	e889 0024 	stmia.w	r9, {r2, r5}
  403414:	dcbd      	bgt.n	403392 <_svfprintf_r+0x12f6>
  403416:	f109 0908 	add.w	r9, r9, #8
  40341a:	e7c6      	b.n	4033aa <_svfprintf_r+0x130e>
  40341c:	9a11      	ldr	r2, [sp, #68]	; 0x44
  40341e:	3a02      	subs	r2, #2
  403420:	9211      	str	r2, [sp, #68]	; 0x44
  403422:	3b01      	subs	r3, #1
  403424:	2b00      	cmp	r3, #0
  403426:	f89d 2044 	ldrb.w	r2, [sp, #68]	; 0x44
  40342a:	931d      	str	r3, [sp, #116]	; 0x74
  40342c:	bfb8      	it	lt
  40342e:	425b      	neglt	r3, r3
  403430:	f88d 207c 	strb.w	r2, [sp, #124]	; 0x7c
  403434:	bfb4      	ite	lt
  403436:	222d      	movlt	r2, #45	; 0x2d
  403438:	222b      	movge	r2, #43	; 0x2b
  40343a:	2b09      	cmp	r3, #9
  40343c:	f88d 207d 	strb.w	r2, [sp, #125]	; 0x7d
  403440:	f340 80f1 	ble.w	403626 <_svfprintf_r+0x158a>
  403444:	f10d 008b 	add.w	r0, sp, #139	; 0x8b
  403448:	4604      	mov	r4, r0
  40344a:	4a2d      	ldr	r2, [pc, #180]	; (403500 <_svfprintf_r+0x1464>)
  40344c:	fb82 2103 	smull	r2, r1, r2, r3
  403450:	17da      	asrs	r2, r3, #31
  403452:	ebc2 02a1 	rsb	r2, r2, r1, asr #2
  403456:	eb02 0182 	add.w	r1, r2, r2, lsl #2
  40345a:	eba3 0341 	sub.w	r3, r3, r1, lsl #1
  40345e:	f103 0130 	add.w	r1, r3, #48	; 0x30
  403462:	2a09      	cmp	r2, #9
  403464:	4613      	mov	r3, r2
  403466:	f804 1d01 	strb.w	r1, [r4, #-1]!
  40346a:	dcee      	bgt.n	40344a <_svfprintf_r+0x13ae>
  40346c:	4621      	mov	r1, r4
  40346e:	3330      	adds	r3, #48	; 0x30
  403470:	b2da      	uxtb	r2, r3
  403472:	f801 2d01 	strb.w	r2, [r1, #-1]!
  403476:	4288      	cmp	r0, r1
  403478:	f240 813a 	bls.w	4036f0 <_svfprintf_r+0x1654>
  40347c:	f10d 017e 	add.w	r1, sp, #126	; 0x7e
  403480:	4623      	mov	r3, r4
  403482:	e001      	b.n	403488 <_svfprintf_r+0x13ec>
  403484:	f813 2b01 	ldrb.w	r2, [r3], #1
  403488:	f801 2b01 	strb.w	r2, [r1], #1
  40348c:	4298      	cmp	r0, r3
  40348e:	d1f9      	bne.n	403484 <_svfprintf_r+0x13e8>
  403490:	1c43      	adds	r3, r0, #1
  403492:	1b1b      	subs	r3, r3, r4
  403494:	f10d 027e 	add.w	r2, sp, #126	; 0x7e
  403498:	4413      	add	r3, r2
  40349a:	aa1f      	add	r2, sp, #124	; 0x7c
  40349c:	1a9b      	subs	r3, r3, r2
  40349e:	9a12      	ldr	r2, [sp, #72]	; 0x48
  4034a0:	9319      	str	r3, [sp, #100]	; 0x64
  4034a2:	2a01      	cmp	r2, #1
  4034a4:	4413      	add	r3, r2
  4034a6:	930d      	str	r3, [sp, #52]	; 0x34
  4034a8:	f340 80ea 	ble.w	403680 <_svfprintf_r+0x15e4>
  4034ac:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  4034ae:	9a16      	ldr	r2, [sp, #88]	; 0x58
  4034b0:	4413      	add	r3, r2
  4034b2:	2200      	movs	r2, #0
  4034b4:	930d      	str	r3, [sp, #52]	; 0x34
  4034b6:	9213      	str	r2, [sp, #76]	; 0x4c
  4034b8:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  4034bc:	e62b      	b.n	403116 <_svfprintf_r+0x107a>
  4034be:	aa23      	add	r2, sp, #140	; 0x8c
  4034c0:	9909      	ldr	r1, [sp, #36]	; 0x24
  4034c2:	980a      	ldr	r0, [sp, #40]	; 0x28
  4034c4:	f003 f84e 	bl	406564 <__ssprint_r>
  4034c8:	2800      	cmp	r0, #0
  4034ca:	f47e aee0 	bne.w	40228e <_svfprintf_r+0x1f2>
  4034ce:	9b1d      	ldr	r3, [sp, #116]	; 0x74
  4034d0:	9c25      	ldr	r4, [sp, #148]	; 0x94
  4034d2:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  4034d6:	e4f6      	b.n	402ec6 <_svfprintf_r+0xe2a>
  4034d8:	2d06      	cmp	r5, #6
  4034da:	462b      	mov	r3, r5
  4034dc:	bf28      	it	cs
  4034de:	2306      	movcs	r3, #6
  4034e0:	930d      	str	r3, [sp, #52]	; 0x34
  4034e2:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  4034e6:	46b3      	mov	fp, r6
  4034e8:	970e      	str	r7, [sp, #56]	; 0x38
  4034ea:	9613      	str	r6, [sp, #76]	; 0x4c
  4034ec:	4637      	mov	r7, r6
  4034ee:	9308      	str	r3, [sp, #32]
  4034f0:	4e04      	ldr	r6, [pc, #16]	; (403504 <_svfprintf_r+0x1468>)
  4034f2:	f7fe bf99 	b.w	402428 <_svfprintf_r+0x38c>
  4034f6:	bf00      	nop
  4034f8:	00407dc4 	.word	0x00407dc4
  4034fc:	00407d74 	.word	0x00407d74
  403500:	66666667 	.word	0x66666667
  403504:	00407dbc 	.word	0x00407dbc
  403508:	aa23      	add	r2, sp, #140	; 0x8c
  40350a:	9909      	ldr	r1, [sp, #36]	; 0x24
  40350c:	980a      	ldr	r0, [sp, #40]	; 0x28
  40350e:	f003 f829 	bl	406564 <__ssprint_r>
  403512:	2800      	cmp	r0, #0
  403514:	f47e aebb 	bne.w	40228e <_svfprintf_r+0x1f2>
  403518:	9b1d      	ldr	r3, [sp, #116]	; 0x74
  40351a:	9a12      	ldr	r2, [sp, #72]	; 0x48
  40351c:	9c25      	ldr	r4, [sp, #148]	; 0x94
  40351e:	1ad3      	subs	r3, r2, r3
  403520:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  403524:	e4e7      	b.n	402ef6 <_svfprintf_r+0xe5a>
  403526:	f04f 0b06 	mov.w	fp, #6
  40352a:	e58f      	b.n	40304c <_svfprintf_r+0xfb0>
  40352c:	a821      	add	r0, sp, #132	; 0x84
  40352e:	a91e      	add	r1, sp, #120	; 0x78
  403530:	9004      	str	r0, [sp, #16]
  403532:	9103      	str	r1, [sp, #12]
  403534:	a81d      	add	r0, sp, #116	; 0x74
  403536:	2103      	movs	r1, #3
  403538:	9002      	str	r0, [sp, #8]
  40353a:	9a08      	ldr	r2, [sp, #32]
  40353c:	f8cd b004 	str.w	fp, [sp, #4]
  403540:	463b      	mov	r3, r7
  403542:	9100      	str	r1, [sp, #0]
  403544:	980a      	ldr	r0, [sp, #40]	; 0x28
  403546:	f000 f9ff 	bl	403948 <_dtoa_r>
  40354a:	465d      	mov	r5, fp
  40354c:	4606      	mov	r6, r0
  40354e:	eb00 040b 	add.w	r4, r0, fp
  403552:	e6f9      	b.n	403348 <_svfprintf_r+0x12ac>
  403554:	9307      	str	r3, [sp, #28]
  403556:	f7ff b959 	b.w	40280c <_svfprintf_r+0x770>
  40355a:	272d      	movs	r7, #45	; 0x2d
  40355c:	f88d 706f 	strb.w	r7, [sp, #111]	; 0x6f
  403560:	f7ff b8b2 	b.w	4026c8 <_svfprintf_r+0x62c>
  403564:	9a16      	ldr	r2, [sp, #88]	; 0x58
  403566:	9b12      	ldr	r3, [sp, #72]	; 0x48
  403568:	4413      	add	r3, r2
  40356a:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  40356c:	930d      	str	r3, [sp, #52]	; 0x34
  40356e:	2a00      	cmp	r2, #0
  403570:	dd7e      	ble.n	403670 <_svfprintf_r+0x15d4>
  403572:	2267      	movs	r2, #103	; 0x67
  403574:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  403578:	9211      	str	r2, [sp, #68]	; 0x44
  40357a:	e5cc      	b.n	403116 <_svfprintf_r+0x107a>
  40357c:	ea25 73e5 	bic.w	r3, r5, r5, asr #31
  403580:	970e      	str	r7, [sp, #56]	; 0x38
  403582:	9308      	str	r3, [sp, #32]
  403584:	950d      	str	r5, [sp, #52]	; 0x34
  403586:	4683      	mov	fp, r0
  403588:	9013      	str	r0, [sp, #76]	; 0x4c
  40358a:	f89d 706f 	ldrb.w	r7, [sp, #111]	; 0x6f
  40358e:	f7fe bf4b 	b.w	402428 <_svfprintf_r+0x38c>
  403592:	9b07      	ldr	r3, [sp, #28]
  403594:	07db      	lsls	r3, r3, #31
  403596:	465f      	mov	r7, fp
  403598:	d505      	bpl.n	4035a6 <_svfprintf_r+0x150a>
  40359a:	ae40      	add	r6, sp, #256	; 0x100
  40359c:	2330      	movs	r3, #48	; 0x30
  40359e:	f806 3d41 	strb.w	r3, [r6, #-65]!
  4035a2:	f7fe bf37 	b.w	402414 <_svfprintf_r+0x378>
  4035a6:	f8cd b034 	str.w	fp, [sp, #52]	; 0x34
  4035aa:	ae30      	add	r6, sp, #192	; 0xc0
  4035ac:	f7fe bf35 	b.w	40241a <_svfprintf_r+0x37e>
  4035b0:	2b00      	cmp	r3, #0
  4035b2:	dd7d      	ble.n	4036b0 <_svfprintf_r+0x1614>
  4035b4:	f1bb 0f00 	cmp.w	fp, #0
  4035b8:	d13d      	bne.n	403636 <_svfprintf_r+0x159a>
  4035ba:	9a07      	ldr	r2, [sp, #28]
  4035bc:	07d4      	lsls	r4, r2, #31
  4035be:	d43a      	bmi.n	403636 <_svfprintf_r+0x159a>
  4035c0:	461a      	mov	r2, r3
  4035c2:	920d      	str	r2, [sp, #52]	; 0x34
  4035c4:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  4035c8:	e5a5      	b.n	403116 <_svfprintf_r+0x107a>
  4035ca:	9b11      	ldr	r3, [sp, #68]	; 0x44
  4035cc:	2b47      	cmp	r3, #71	; 0x47
  4035ce:	f47f ad70 	bne.w	4030b2 <_svfprintf_r+0x1016>
  4035d2:	9b07      	ldr	r3, [sp, #28]
  4035d4:	07db      	lsls	r3, r3, #31
  4035d6:	f53f aeb1 	bmi.w	40333c <_svfprintf_r+0x12a0>
  4035da:	9b21      	ldr	r3, [sp, #132]	; 0x84
  4035dc:	1b9b      	subs	r3, r3, r6
  4035de:	9312      	str	r3, [sp, #72]	; 0x48
  4035e0:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  4035e2:	2b47      	cmp	r3, #71	; 0x47
  4035e4:	f43f aef8 	beq.w	4033d8 <_svfprintf_r+0x133c>
  4035e8:	9b1d      	ldr	r3, [sp, #116]	; 0x74
  4035ea:	e71a      	b.n	403422 <_svfprintf_r+0x1386>
  4035ec:	aa23      	add	r2, sp, #140	; 0x8c
  4035ee:	9909      	ldr	r1, [sp, #36]	; 0x24
  4035f0:	980a      	ldr	r0, [sp, #40]	; 0x28
  4035f2:	f002 ffb7 	bl	406564 <__ssprint_r>
  4035f6:	2800      	cmp	r0, #0
  4035f8:	f47e ae49 	bne.w	40228e <_svfprintf_r+0x1f2>
  4035fc:	9d1d      	ldr	r5, [sp, #116]	; 0x74
  4035fe:	9c25      	ldr	r4, [sp, #148]	; 0x94
  403600:	9b24      	ldr	r3, [sp, #144]	; 0x90
  403602:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  403606:	e631      	b.n	40326c <_svfprintf_r+0x11d0>
  403608:	46a0      	mov	r8, r4
  40360a:	2500      	movs	r5, #0
  40360c:	f7fe bda1 	b.w	402152 <_svfprintf_r+0xb6>
  403610:	9b21      	ldr	r3, [sp, #132]	; 0x84
  403612:	e562      	b.n	4030da <_svfprintf_r+0x103e>
  403614:	9a16      	ldr	r2, [sp, #88]	; 0x58
  403616:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  403618:	4413      	add	r3, r2
  40361a:	2267      	movs	r2, #103	; 0x67
  40361c:	930d      	str	r3, [sp, #52]	; 0x34
  40361e:	9211      	str	r2, [sp, #68]	; 0x44
  403620:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  403624:	e577      	b.n	403116 <_svfprintf_r+0x107a>
  403626:	3330      	adds	r3, #48	; 0x30
  403628:	2230      	movs	r2, #48	; 0x30
  40362a:	f88d 307f 	strb.w	r3, [sp, #127]	; 0x7f
  40362e:	f88d 207e 	strb.w	r2, [sp, #126]	; 0x7e
  403632:	ab20      	add	r3, sp, #128	; 0x80
  403634:	e731      	b.n	40349a <_svfprintf_r+0x13fe>
  403636:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  403638:	9a16      	ldr	r2, [sp, #88]	; 0x58
  40363a:	189d      	adds	r5, r3, r2
  40363c:	eb05 030b 	add.w	r3, r5, fp
  403640:	930d      	str	r3, [sp, #52]	; 0x34
  403642:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  403646:	e566      	b.n	403116 <_svfprintf_r+0x107a>
  403648:	9808      	ldr	r0, [sp, #32]
  40364a:	4639      	mov	r1, r7
  40364c:	2200      	movs	r2, #0
  40364e:	2300      	movs	r3, #0
  403650:	f003 fd66 	bl	407120 <__aeabi_dcmpeq>
  403654:	2800      	cmp	r0, #0
  403656:	f47f ae7b 	bne.w	403350 <_svfprintf_r+0x12b4>
  40365a:	f1c5 0501 	rsb	r5, r5, #1
  40365e:	951d      	str	r5, [sp, #116]	; 0x74
  403660:	442c      	add	r4, r5
  403662:	e527      	b.n	4030b4 <_svfprintf_r+0x1018>
  403664:	4e32      	ldr	r6, [pc, #200]	; (403730 <_svfprintf_r+0x1694>)
  403666:	4b33      	ldr	r3, [pc, #204]	; (403734 <_svfprintf_r+0x1698>)
  403668:	f89d 706f 	ldrb.w	r7, [sp, #111]	; 0x6f
  40366c:	f7ff b82e 	b.w	4026cc <_svfprintf_r+0x630>
  403670:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  403672:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  403674:	f1c3 0301 	rsb	r3, r3, #1
  403678:	441a      	add	r2, r3
  40367a:	4613      	mov	r3, r2
  40367c:	920d      	str	r2, [sp, #52]	; 0x34
  40367e:	e778      	b.n	403572 <_svfprintf_r+0x14d6>
  403680:	9b07      	ldr	r3, [sp, #28]
  403682:	f013 0301 	ands.w	r3, r3, #1
  403686:	f47f af11 	bne.w	4034ac <_svfprintf_r+0x1410>
  40368a:	9313      	str	r3, [sp, #76]	; 0x4c
  40368c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  40368e:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  403692:	e540      	b.n	403116 <_svfprintf_r+0x107a>
  403694:	980e      	ldr	r0, [sp, #56]	; 0x38
  403696:	f898 3001 	ldrb.w	r3, [r8, #1]
  40369a:	6805      	ldr	r5, [r0, #0]
  40369c:	3004      	adds	r0, #4
  40369e:	2d00      	cmp	r5, #0
  4036a0:	900e      	str	r0, [sp, #56]	; 0x38
  4036a2:	46a0      	mov	r8, r4
  4036a4:	f6be ad53 	bge.w	40214e <_svfprintf_r+0xb2>
  4036a8:	f04f 35ff 	mov.w	r5, #4294967295
  4036ac:	f7fe bd4f 	b.w	40214e <_svfprintf_r+0xb2>
  4036b0:	f1bb 0f00 	cmp.w	fp, #0
  4036b4:	d102      	bne.n	4036bc <_svfprintf_r+0x1620>
  4036b6:	9b07      	ldr	r3, [sp, #28]
  4036b8:	07d8      	lsls	r0, r3, #31
  4036ba:	d507      	bpl.n	4036cc <_svfprintf_r+0x1630>
  4036bc:	9b16      	ldr	r3, [sp, #88]	; 0x58
  4036be:	1c5d      	adds	r5, r3, #1
  4036c0:	eb05 030b 	add.w	r3, r5, fp
  4036c4:	930d      	str	r3, [sp, #52]	; 0x34
  4036c6:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  4036ca:	e524      	b.n	403116 <_svfprintf_r+0x107a>
  4036cc:	2301      	movs	r3, #1
  4036ce:	930d      	str	r3, [sp, #52]	; 0x34
  4036d0:	e521      	b.n	403116 <_svfprintf_r+0x107a>
  4036d2:	f88d 106f 	strb.w	r1, [sp, #111]	; 0x6f
  4036d6:	f7ff b921 	b.w	40291c <_svfprintf_r+0x880>
  4036da:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  4036dc:	230c      	movs	r3, #12
  4036de:	6013      	str	r3, [r2, #0]
  4036e0:	f04f 30ff 	mov.w	r0, #4294967295
  4036e4:	f7fe bddc 	b.w	4022a0 <_svfprintf_r+0x204>
  4036e8:	f88d 106f 	strb.w	r1, [sp, #111]	; 0x6f
  4036ec:	f7ff b8f9 	b.w	4028e2 <_svfprintf_r+0x846>
  4036f0:	f10d 037e 	add.w	r3, sp, #126	; 0x7e
  4036f4:	e6d1      	b.n	40349a <_svfprintf_r+0x13fe>
  4036f6:	f88d 106f 	strb.w	r1, [sp, #111]	; 0x6f
  4036fa:	f7fe bdd9 	b.w	4022b0 <_svfprintf_r+0x214>
  4036fe:	f88d 106f 	strb.w	r1, [sp, #111]	; 0x6f
  403702:	f7ff b857 	b.w	4027b4 <_svfprintf_r+0x718>
  403706:	f88d 106f 	strb.w	r1, [sp, #111]	; 0x6f
  40370a:	f7ff b825 	b.w	402758 <_svfprintf_r+0x6bc>
  40370e:	f88d 106f 	strb.w	r1, [sp, #111]	; 0x6f
  403712:	f7ff b94c 	b.w	4029ae <_svfprintf_r+0x912>
  403716:	f88d 106f 	strb.w	r1, [sp, #111]	; 0x6f
  40371a:	f7fe bff3 	b.w	402704 <_svfprintf_r+0x668>
  40371e:	f88d 106f 	strb.w	r1, [sp, #111]	; 0x6f
  403722:	f7fe bfa3 	b.w	40266c <_svfprintf_r+0x5d0>
  403726:	f88d 106f 	strb.w	r1, [sp, #111]	; 0x6f
  40372a:	f7fe be33 	b.w	402394 <_svfprintf_r+0x2f8>
  40372e:	bf00      	nop
  403730:	00407d90 	.word	0x00407d90
  403734:	00407d8c 	.word	0x00407d8c

00403738 <__swsetup_r>:
  403738:	b538      	push	{r3, r4, r5, lr}
  40373a:	4b30      	ldr	r3, [pc, #192]	; (4037fc <__swsetup_r+0xc4>)
  40373c:	681b      	ldr	r3, [r3, #0]
  40373e:	4605      	mov	r5, r0
  403740:	460c      	mov	r4, r1
  403742:	b113      	cbz	r3, 40374a <__swsetup_r+0x12>
  403744:	6b9a      	ldr	r2, [r3, #56]	; 0x38
  403746:	2a00      	cmp	r2, #0
  403748:	d038      	beq.n	4037bc <__swsetup_r+0x84>
  40374a:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  40374e:	b293      	uxth	r3, r2
  403750:	0718      	lsls	r0, r3, #28
  403752:	d50c      	bpl.n	40376e <__swsetup_r+0x36>
  403754:	6920      	ldr	r0, [r4, #16]
  403756:	b1a8      	cbz	r0, 403784 <__swsetup_r+0x4c>
  403758:	f013 0201 	ands.w	r2, r3, #1
  40375c:	d01e      	beq.n	40379c <__swsetup_r+0x64>
  40375e:	6963      	ldr	r3, [r4, #20]
  403760:	2200      	movs	r2, #0
  403762:	425b      	negs	r3, r3
  403764:	61a3      	str	r3, [r4, #24]
  403766:	60a2      	str	r2, [r4, #8]
  403768:	b1f0      	cbz	r0, 4037a8 <__swsetup_r+0x70>
  40376a:	2000      	movs	r0, #0
  40376c:	bd38      	pop	{r3, r4, r5, pc}
  40376e:	06d9      	lsls	r1, r3, #27
  403770:	d53c      	bpl.n	4037ec <__swsetup_r+0xb4>
  403772:	0758      	lsls	r0, r3, #29
  403774:	d426      	bmi.n	4037c4 <__swsetup_r+0x8c>
  403776:	6920      	ldr	r0, [r4, #16]
  403778:	f042 0308 	orr.w	r3, r2, #8
  40377c:	81a3      	strh	r3, [r4, #12]
  40377e:	b29b      	uxth	r3, r3
  403780:	2800      	cmp	r0, #0
  403782:	d1e9      	bne.n	403758 <__swsetup_r+0x20>
  403784:	f403 7220 	and.w	r2, r3, #640	; 0x280
  403788:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
  40378c:	d0e4      	beq.n	403758 <__swsetup_r+0x20>
  40378e:	4628      	mov	r0, r5
  403790:	4621      	mov	r1, r4
  403792:	f001 fca9 	bl	4050e8 <__smakebuf_r>
  403796:	89a3      	ldrh	r3, [r4, #12]
  403798:	6920      	ldr	r0, [r4, #16]
  40379a:	e7dd      	b.n	403758 <__swsetup_r+0x20>
  40379c:	0799      	lsls	r1, r3, #30
  40379e:	bf58      	it	pl
  4037a0:	6962      	ldrpl	r2, [r4, #20]
  4037a2:	60a2      	str	r2, [r4, #8]
  4037a4:	2800      	cmp	r0, #0
  4037a6:	d1e0      	bne.n	40376a <__swsetup_r+0x32>
  4037a8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  4037ac:	061a      	lsls	r2, r3, #24
  4037ae:	d5dd      	bpl.n	40376c <__swsetup_r+0x34>
  4037b0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  4037b4:	81a3      	strh	r3, [r4, #12]
  4037b6:	f04f 30ff 	mov.w	r0, #4294967295
  4037ba:	bd38      	pop	{r3, r4, r5, pc}
  4037bc:	4618      	mov	r0, r3
  4037be:	f001 f939 	bl	404a34 <__sinit>
  4037c2:	e7c2      	b.n	40374a <__swsetup_r+0x12>
  4037c4:	6b21      	ldr	r1, [r4, #48]	; 0x30
  4037c6:	b151      	cbz	r1, 4037de <__swsetup_r+0xa6>
  4037c8:	f104 0340 	add.w	r3, r4, #64	; 0x40
  4037cc:	4299      	cmp	r1, r3
  4037ce:	d004      	beq.n	4037da <__swsetup_r+0xa2>
  4037d0:	4628      	mov	r0, r5
  4037d2:	f001 f99b 	bl	404b0c <_free_r>
  4037d6:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  4037da:	2300      	movs	r3, #0
  4037dc:	6323      	str	r3, [r4, #48]	; 0x30
  4037de:	2300      	movs	r3, #0
  4037e0:	6920      	ldr	r0, [r4, #16]
  4037e2:	6063      	str	r3, [r4, #4]
  4037e4:	f022 0224 	bic.w	r2, r2, #36	; 0x24
  4037e8:	6020      	str	r0, [r4, #0]
  4037ea:	e7c5      	b.n	403778 <__swsetup_r+0x40>
  4037ec:	f042 0240 	orr.w	r2, r2, #64	; 0x40
  4037f0:	2309      	movs	r3, #9
  4037f2:	602b      	str	r3, [r5, #0]
  4037f4:	f04f 30ff 	mov.w	r0, #4294967295
  4037f8:	81a2      	strh	r2, [r4, #12]
  4037fa:	bd38      	pop	{r3, r4, r5, pc}
  4037fc:	20000460 	.word	0x20000460

00403800 <register_fini>:
  403800:	4b02      	ldr	r3, [pc, #8]	; (40380c <register_fini+0xc>)
  403802:	b113      	cbz	r3, 40380a <register_fini+0xa>
  403804:	4802      	ldr	r0, [pc, #8]	; (403810 <register_fini+0x10>)
  403806:	f000 b805 	b.w	403814 <atexit>
  40380a:	4770      	bx	lr
  40380c:	00000000 	.word	0x00000000
  403810:	00404a49 	.word	0x00404a49

00403814 <atexit>:
  403814:	2300      	movs	r3, #0
  403816:	4601      	mov	r1, r0
  403818:	461a      	mov	r2, r3
  40381a:	4618      	mov	r0, r3
  40381c:	f002 bf38 	b.w	406690 <__register_exitproc>

00403820 <quorem>:
  403820:	6902      	ldr	r2, [r0, #16]
  403822:	690b      	ldr	r3, [r1, #16]
  403824:	4293      	cmp	r3, r2
  403826:	f300 808d 	bgt.w	403944 <quorem+0x124>
  40382a:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40382e:	f103 38ff 	add.w	r8, r3, #4294967295
  403832:	f101 0714 	add.w	r7, r1, #20
  403836:	f100 0b14 	add.w	fp, r0, #20
  40383a:	f857 2028 	ldr.w	r2, [r7, r8, lsl #2]
  40383e:	f85b 3028 	ldr.w	r3, [fp, r8, lsl #2]
  403842:	ea4f 0488 	mov.w	r4, r8, lsl #2
  403846:	b083      	sub	sp, #12
  403848:	3201      	adds	r2, #1
  40384a:	fbb3 f9f2 	udiv	r9, r3, r2
  40384e:	eb0b 0304 	add.w	r3, fp, r4
  403852:	9400      	str	r4, [sp, #0]
  403854:	eb07 0a04 	add.w	sl, r7, r4
  403858:	9301      	str	r3, [sp, #4]
  40385a:	f1b9 0f00 	cmp.w	r9, #0
  40385e:	d039      	beq.n	4038d4 <quorem+0xb4>
  403860:	2500      	movs	r5, #0
  403862:	46bc      	mov	ip, r7
  403864:	46de      	mov	lr, fp
  403866:	462b      	mov	r3, r5
  403868:	f85c 6b04 	ldr.w	r6, [ip], #4
  40386c:	f8de 2000 	ldr.w	r2, [lr]
  403870:	b2b4      	uxth	r4, r6
  403872:	fb09 5504 	mla	r5, r9, r4, r5
  403876:	0c36      	lsrs	r6, r6, #16
  403878:	0c2c      	lsrs	r4, r5, #16
  40387a:	fb09 4406 	mla	r4, r9, r6, r4
  40387e:	b2ad      	uxth	r5, r5
  403880:	1b5b      	subs	r3, r3, r5
  403882:	b2a6      	uxth	r6, r4
  403884:	fa13 f382 	uxtah	r3, r3, r2
  403888:	ebc6 4612 	rsb	r6, r6, r2, lsr #16
  40388c:	eb06 4623 	add.w	r6, r6, r3, asr #16
  403890:	b29b      	uxth	r3, r3
  403892:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
  403896:	45e2      	cmp	sl, ip
  403898:	f84e 3b04 	str.w	r3, [lr], #4
  40389c:	ea4f 4514 	mov.w	r5, r4, lsr #16
  4038a0:	ea4f 4326 	mov.w	r3, r6, asr #16
  4038a4:	d2e0      	bcs.n	403868 <quorem+0x48>
  4038a6:	9b00      	ldr	r3, [sp, #0]
  4038a8:	f85b 3003 	ldr.w	r3, [fp, r3]
  4038ac:	b993      	cbnz	r3, 4038d4 <quorem+0xb4>
  4038ae:	9c01      	ldr	r4, [sp, #4]
  4038b0:	1f23      	subs	r3, r4, #4
  4038b2:	459b      	cmp	fp, r3
  4038b4:	d20c      	bcs.n	4038d0 <quorem+0xb0>
  4038b6:	f854 3c04 	ldr.w	r3, [r4, #-4]
  4038ba:	b94b      	cbnz	r3, 4038d0 <quorem+0xb0>
  4038bc:	f1a4 0308 	sub.w	r3, r4, #8
  4038c0:	e002      	b.n	4038c8 <quorem+0xa8>
  4038c2:	681a      	ldr	r2, [r3, #0]
  4038c4:	3b04      	subs	r3, #4
  4038c6:	b91a      	cbnz	r2, 4038d0 <quorem+0xb0>
  4038c8:	459b      	cmp	fp, r3
  4038ca:	f108 38ff 	add.w	r8, r8, #4294967295
  4038ce:	d3f8      	bcc.n	4038c2 <quorem+0xa2>
  4038d0:	f8c0 8010 	str.w	r8, [r0, #16]
  4038d4:	4604      	mov	r4, r0
  4038d6:	f002 fa65 	bl	405da4 <__mcmp>
  4038da:	2800      	cmp	r0, #0
  4038dc:	db2e      	blt.n	40393c <quorem+0x11c>
  4038de:	f109 0901 	add.w	r9, r9, #1
  4038e2:	465d      	mov	r5, fp
  4038e4:	2300      	movs	r3, #0
  4038e6:	f857 1b04 	ldr.w	r1, [r7], #4
  4038ea:	6828      	ldr	r0, [r5, #0]
  4038ec:	b28a      	uxth	r2, r1
  4038ee:	1a9a      	subs	r2, r3, r2
  4038f0:	0c09      	lsrs	r1, r1, #16
  4038f2:	fa12 f280 	uxtah	r2, r2, r0
  4038f6:	ebc1 4310 	rsb	r3, r1, r0, lsr #16
  4038fa:	eb03 4322 	add.w	r3, r3, r2, asr #16
  4038fe:	b291      	uxth	r1, r2
  403900:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
  403904:	45ba      	cmp	sl, r7
  403906:	f845 1b04 	str.w	r1, [r5], #4
  40390a:	ea4f 4323 	mov.w	r3, r3, asr #16
  40390e:	d2ea      	bcs.n	4038e6 <quorem+0xc6>
  403910:	f85b 2028 	ldr.w	r2, [fp, r8, lsl #2]
  403914:	eb0b 0388 	add.w	r3, fp, r8, lsl #2
  403918:	b982      	cbnz	r2, 40393c <quorem+0x11c>
  40391a:	1f1a      	subs	r2, r3, #4
  40391c:	4593      	cmp	fp, r2
  40391e:	d20b      	bcs.n	403938 <quorem+0x118>
  403920:	f853 2c04 	ldr.w	r2, [r3, #-4]
  403924:	b942      	cbnz	r2, 403938 <quorem+0x118>
  403926:	3b08      	subs	r3, #8
  403928:	e002      	b.n	403930 <quorem+0x110>
  40392a:	681a      	ldr	r2, [r3, #0]
  40392c:	3b04      	subs	r3, #4
  40392e:	b91a      	cbnz	r2, 403938 <quorem+0x118>
  403930:	459b      	cmp	fp, r3
  403932:	f108 38ff 	add.w	r8, r8, #4294967295
  403936:	d3f8      	bcc.n	40392a <quorem+0x10a>
  403938:	f8c4 8010 	str.w	r8, [r4, #16]
  40393c:	4648      	mov	r0, r9
  40393e:	b003      	add	sp, #12
  403940:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403944:	2000      	movs	r0, #0
  403946:	4770      	bx	lr

00403948 <_dtoa_r>:
  403948:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40394c:	6c01      	ldr	r1, [r0, #64]	; 0x40
  40394e:	b097      	sub	sp, #92	; 0x5c
  403950:	4681      	mov	r9, r0
  403952:	9c23      	ldr	r4, [sp, #140]	; 0x8c
  403954:	4692      	mov	sl, r2
  403956:	469b      	mov	fp, r3
  403958:	b149      	cbz	r1, 40396e <_dtoa_r+0x26>
  40395a:	6c42      	ldr	r2, [r0, #68]	; 0x44
  40395c:	604a      	str	r2, [r1, #4]
  40395e:	2301      	movs	r3, #1
  403960:	4093      	lsls	r3, r2
  403962:	608b      	str	r3, [r1, #8]
  403964:	f002 f83c 	bl	4059e0 <_Bfree>
  403968:	2300      	movs	r3, #0
  40396a:	f8c9 3040 	str.w	r3, [r9, #64]	; 0x40
  40396e:	f1bb 0f00 	cmp.w	fp, #0
  403972:	46d8      	mov	r8, fp
  403974:	db33      	blt.n	4039de <_dtoa_r+0x96>
  403976:	2300      	movs	r3, #0
  403978:	6023      	str	r3, [r4, #0]
  40397a:	4ba5      	ldr	r3, [pc, #660]	; (403c10 <_dtoa_r+0x2c8>)
  40397c:	461a      	mov	r2, r3
  40397e:	ea08 0303 	and.w	r3, r8, r3
  403982:	4293      	cmp	r3, r2
  403984:	d014      	beq.n	4039b0 <_dtoa_r+0x68>
  403986:	4650      	mov	r0, sl
  403988:	4659      	mov	r1, fp
  40398a:	2200      	movs	r2, #0
  40398c:	2300      	movs	r3, #0
  40398e:	f003 fbc7 	bl	407120 <__aeabi_dcmpeq>
  403992:	4605      	mov	r5, r0
  403994:	b348      	cbz	r0, 4039ea <_dtoa_r+0xa2>
  403996:	9a22      	ldr	r2, [sp, #136]	; 0x88
  403998:	2301      	movs	r3, #1
  40399a:	6013      	str	r3, [r2, #0]
  40399c:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40399e:	2b00      	cmp	r3, #0
  4039a0:	f000 80c5 	beq.w	403b2e <_dtoa_r+0x1e6>
  4039a4:	489b      	ldr	r0, [pc, #620]	; (403c14 <_dtoa_r+0x2cc>)
  4039a6:	6018      	str	r0, [r3, #0]
  4039a8:	3801      	subs	r0, #1
  4039aa:	b017      	add	sp, #92	; 0x5c
  4039ac:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4039b0:	9a22      	ldr	r2, [sp, #136]	; 0x88
  4039b2:	f242 730f 	movw	r3, #9999	; 0x270f
  4039b6:	6013      	str	r3, [r2, #0]
  4039b8:	f1ba 0f00 	cmp.w	sl, #0
  4039bc:	f000 80a2 	beq.w	403b04 <_dtoa_r+0x1bc>
  4039c0:	4895      	ldr	r0, [pc, #596]	; (403c18 <_dtoa_r+0x2d0>)
  4039c2:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4039c4:	2b00      	cmp	r3, #0
  4039c6:	d0f0      	beq.n	4039aa <_dtoa_r+0x62>
  4039c8:	78c3      	ldrb	r3, [r0, #3]
  4039ca:	2b00      	cmp	r3, #0
  4039cc:	f000 80b1 	beq.w	403b32 <_dtoa_r+0x1ea>
  4039d0:	f100 0308 	add.w	r3, r0, #8
  4039d4:	9a24      	ldr	r2, [sp, #144]	; 0x90
  4039d6:	6013      	str	r3, [r2, #0]
  4039d8:	b017      	add	sp, #92	; 0x5c
  4039da:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4039de:	2301      	movs	r3, #1
  4039e0:	f02b 4800 	bic.w	r8, fp, #2147483648	; 0x80000000
  4039e4:	6023      	str	r3, [r4, #0]
  4039e6:	46c3      	mov	fp, r8
  4039e8:	e7c7      	b.n	40397a <_dtoa_r+0x32>
  4039ea:	aa14      	add	r2, sp, #80	; 0x50
  4039ec:	ab15      	add	r3, sp, #84	; 0x54
  4039ee:	9201      	str	r2, [sp, #4]
  4039f0:	9300      	str	r3, [sp, #0]
  4039f2:	4652      	mov	r2, sl
  4039f4:	465b      	mov	r3, fp
  4039f6:	4648      	mov	r0, r9
  4039f8:	f002 fa7e 	bl	405ef8 <__d2b>
  4039fc:	ea5f 5418 	movs.w	r4, r8, lsr #20
  403a00:	9008      	str	r0, [sp, #32]
  403a02:	f040 8088 	bne.w	403b16 <_dtoa_r+0x1ce>
  403a06:	9d14      	ldr	r5, [sp, #80]	; 0x50
  403a08:	9c15      	ldr	r4, [sp, #84]	; 0x54
  403a0a:	442c      	add	r4, r5
  403a0c:	f204 4332 	addw	r3, r4, #1074	; 0x432
  403a10:	2b20      	cmp	r3, #32
  403a12:	f340 8291 	ble.w	403f38 <_dtoa_r+0x5f0>
  403a16:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
  403a1a:	f204 4012 	addw	r0, r4, #1042	; 0x412
  403a1e:	fa08 f803 	lsl.w	r8, r8, r3
  403a22:	fa2a f000 	lsr.w	r0, sl, r0
  403a26:	ea40 0008 	orr.w	r0, r0, r8
  403a2a:	f003 f89b 	bl	406b64 <__aeabi_ui2d>
  403a2e:	2301      	movs	r3, #1
  403a30:	3c01      	subs	r4, #1
  403a32:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
  403a36:	9310      	str	r3, [sp, #64]	; 0x40
  403a38:	2200      	movs	r2, #0
  403a3a:	4b78      	ldr	r3, [pc, #480]	; (403c1c <_dtoa_r+0x2d4>)
  403a3c:	f002 ff54 	bl	4068e8 <__aeabi_dsub>
  403a40:	a36d      	add	r3, pc, #436	; (adr r3, 403bf8 <_dtoa_r+0x2b0>)
  403a42:	e9d3 2300 	ldrd	r2, r3, [r3]
  403a46:	f003 f903 	bl	406c50 <__aeabi_dmul>
  403a4a:	a36d      	add	r3, pc, #436	; (adr r3, 403c00 <_dtoa_r+0x2b8>)
  403a4c:	e9d3 2300 	ldrd	r2, r3, [r3]
  403a50:	f002 ff4c 	bl	4068ec <__adddf3>
  403a54:	4606      	mov	r6, r0
  403a56:	4620      	mov	r0, r4
  403a58:	460f      	mov	r7, r1
  403a5a:	f003 f893 	bl	406b84 <__aeabi_i2d>
  403a5e:	a36a      	add	r3, pc, #424	; (adr r3, 403c08 <_dtoa_r+0x2c0>)
  403a60:	e9d3 2300 	ldrd	r2, r3, [r3]
  403a64:	f003 f8f4 	bl	406c50 <__aeabi_dmul>
  403a68:	4602      	mov	r2, r0
  403a6a:	460b      	mov	r3, r1
  403a6c:	4630      	mov	r0, r6
  403a6e:	4639      	mov	r1, r7
  403a70:	f002 ff3c 	bl	4068ec <__adddf3>
  403a74:	4606      	mov	r6, r0
  403a76:	460f      	mov	r7, r1
  403a78:	f003 fb9a 	bl	4071b0 <__aeabi_d2iz>
  403a7c:	2200      	movs	r2, #0
  403a7e:	9004      	str	r0, [sp, #16]
  403a80:	2300      	movs	r3, #0
  403a82:	4630      	mov	r0, r6
  403a84:	4639      	mov	r1, r7
  403a86:	f003 fb55 	bl	407134 <__aeabi_dcmplt>
  403a8a:	2800      	cmp	r0, #0
  403a8c:	f040 8230 	bne.w	403ef0 <_dtoa_r+0x5a8>
  403a90:	9e04      	ldr	r6, [sp, #16]
  403a92:	2e16      	cmp	r6, #22
  403a94:	f200 8229 	bhi.w	403eea <_dtoa_r+0x5a2>
  403a98:	4b61      	ldr	r3, [pc, #388]	; (403c20 <_dtoa_r+0x2d8>)
  403a9a:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
  403a9e:	e9d3 0100 	ldrd	r0, r1, [r3]
  403aa2:	4652      	mov	r2, sl
  403aa4:	465b      	mov	r3, fp
  403aa6:	f003 fb63 	bl	407170 <__aeabi_dcmpgt>
  403aaa:	2800      	cmp	r0, #0
  403aac:	f000 8249 	beq.w	403f42 <_dtoa_r+0x5fa>
  403ab0:	1e73      	subs	r3, r6, #1
  403ab2:	9304      	str	r3, [sp, #16]
  403ab4:	2300      	movs	r3, #0
  403ab6:	930c      	str	r3, [sp, #48]	; 0x30
  403ab8:	1b2c      	subs	r4, r5, r4
  403aba:	1e63      	subs	r3, r4, #1
  403abc:	9302      	str	r3, [sp, #8]
  403abe:	f100 8232 	bmi.w	403f26 <_dtoa_r+0x5de>
  403ac2:	2300      	movs	r3, #0
  403ac4:	9305      	str	r3, [sp, #20]
  403ac6:	9b04      	ldr	r3, [sp, #16]
  403ac8:	2b00      	cmp	r3, #0
  403aca:	f2c0 8223 	blt.w	403f14 <_dtoa_r+0x5cc>
  403ace:	9a02      	ldr	r2, [sp, #8]
  403ad0:	930b      	str	r3, [sp, #44]	; 0x2c
  403ad2:	4611      	mov	r1, r2
  403ad4:	4419      	add	r1, r3
  403ad6:	2300      	movs	r3, #0
  403ad8:	9102      	str	r1, [sp, #8]
  403ada:	930a      	str	r3, [sp, #40]	; 0x28
  403adc:	9b20      	ldr	r3, [sp, #128]	; 0x80
  403ade:	2b09      	cmp	r3, #9
  403ae0:	d829      	bhi.n	403b36 <_dtoa_r+0x1ee>
  403ae2:	2b05      	cmp	r3, #5
  403ae4:	f340 8658 	ble.w	404798 <_dtoa_r+0xe50>
  403ae8:	3b04      	subs	r3, #4
  403aea:	9320      	str	r3, [sp, #128]	; 0x80
  403aec:	2500      	movs	r5, #0
  403aee:	9b20      	ldr	r3, [sp, #128]	; 0x80
  403af0:	3b02      	subs	r3, #2
  403af2:	2b03      	cmp	r3, #3
  403af4:	f200 8635 	bhi.w	404762 <_dtoa_r+0xe1a>
  403af8:	e8df f013 	tbh	[pc, r3, lsl #1]
  403afc:	0228032c 	.word	0x0228032c
  403b00:	04590337 	.word	0x04590337
  403b04:	4b44      	ldr	r3, [pc, #272]	; (403c18 <_dtoa_r+0x2d0>)
  403b06:	4a47      	ldr	r2, [pc, #284]	; (403c24 <_dtoa_r+0x2dc>)
  403b08:	f3c8 0013 	ubfx	r0, r8, #0, #20
  403b0c:	2800      	cmp	r0, #0
  403b0e:	bf14      	ite	ne
  403b10:	4618      	movne	r0, r3
  403b12:	4610      	moveq	r0, r2
  403b14:	e755      	b.n	4039c2 <_dtoa_r+0x7a>
  403b16:	f3cb 0313 	ubfx	r3, fp, #0, #20
  403b1a:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
  403b1e:	9510      	str	r5, [sp, #64]	; 0x40
  403b20:	4650      	mov	r0, sl
  403b22:	f2a4 34ff 	subw	r4, r4, #1023	; 0x3ff
  403b26:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
  403b2a:	9d14      	ldr	r5, [sp, #80]	; 0x50
  403b2c:	e784      	b.n	403a38 <_dtoa_r+0xf0>
  403b2e:	483e      	ldr	r0, [pc, #248]	; (403c28 <_dtoa_r+0x2e0>)
  403b30:	e73b      	b.n	4039aa <_dtoa_r+0x62>
  403b32:	1cc3      	adds	r3, r0, #3
  403b34:	e74e      	b.n	4039d4 <_dtoa_r+0x8c>
  403b36:	2100      	movs	r1, #0
  403b38:	f8c9 1044 	str.w	r1, [r9, #68]	; 0x44
  403b3c:	4648      	mov	r0, r9
  403b3e:	9120      	str	r1, [sp, #128]	; 0x80
  403b40:	f001 ff28 	bl	405994 <_Balloc>
  403b44:	f04f 33ff 	mov.w	r3, #4294967295
  403b48:	9306      	str	r3, [sp, #24]
  403b4a:	9a20      	ldr	r2, [sp, #128]	; 0x80
  403b4c:	930d      	str	r3, [sp, #52]	; 0x34
  403b4e:	2301      	movs	r3, #1
  403b50:	9007      	str	r0, [sp, #28]
  403b52:	9221      	str	r2, [sp, #132]	; 0x84
  403b54:	f8c9 0040 	str.w	r0, [r9, #64]	; 0x40
  403b58:	9309      	str	r3, [sp, #36]	; 0x24
  403b5a:	9b15      	ldr	r3, [sp, #84]	; 0x54
  403b5c:	2b00      	cmp	r3, #0
  403b5e:	f2c0 80d1 	blt.w	403d04 <_dtoa_r+0x3bc>
  403b62:	9a04      	ldr	r2, [sp, #16]
  403b64:	2a0e      	cmp	r2, #14
  403b66:	f300 80cd 	bgt.w	403d04 <_dtoa_r+0x3bc>
  403b6a:	4b2d      	ldr	r3, [pc, #180]	; (403c20 <_dtoa_r+0x2d8>)
  403b6c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  403b70:	e9d3 3400 	ldrd	r3, r4, [r3]
  403b74:	e9cd 3402 	strd	r3, r4, [sp, #8]
  403b78:	9b21      	ldr	r3, [sp, #132]	; 0x84
  403b7a:	2b00      	cmp	r3, #0
  403b7c:	f2c0 8300 	blt.w	404180 <_dtoa_r+0x838>
  403b80:	4656      	mov	r6, sl
  403b82:	465f      	mov	r7, fp
  403b84:	4650      	mov	r0, sl
  403b86:	4659      	mov	r1, fp
  403b88:	e9dd ab02 	ldrd	sl, fp, [sp, #8]
  403b8c:	4652      	mov	r2, sl
  403b8e:	465b      	mov	r3, fp
  403b90:	f003 f988 	bl	406ea4 <__aeabi_ddiv>
  403b94:	f003 fb0c 	bl	4071b0 <__aeabi_d2iz>
  403b98:	4604      	mov	r4, r0
  403b9a:	f002 fff3 	bl	406b84 <__aeabi_i2d>
  403b9e:	4652      	mov	r2, sl
  403ba0:	465b      	mov	r3, fp
  403ba2:	f003 f855 	bl	406c50 <__aeabi_dmul>
  403ba6:	460b      	mov	r3, r1
  403ba8:	4602      	mov	r2, r0
  403baa:	4639      	mov	r1, r7
  403bac:	4630      	mov	r0, r6
  403bae:	f002 fe9b 	bl	4068e8 <__aeabi_dsub>
  403bb2:	9d07      	ldr	r5, [sp, #28]
  403bb4:	f104 0330 	add.w	r3, r4, #48	; 0x30
  403bb8:	702b      	strb	r3, [r5, #0]
  403bba:	9b06      	ldr	r3, [sp, #24]
  403bbc:	2b01      	cmp	r3, #1
  403bbe:	4606      	mov	r6, r0
  403bc0:	460f      	mov	r7, r1
  403bc2:	f105 0501 	add.w	r5, r5, #1
  403bc6:	d062      	beq.n	403c8e <_dtoa_r+0x346>
  403bc8:	2200      	movs	r2, #0
  403bca:	4b18      	ldr	r3, [pc, #96]	; (403c2c <_dtoa_r+0x2e4>)
  403bcc:	f003 f840 	bl	406c50 <__aeabi_dmul>
  403bd0:	2200      	movs	r2, #0
  403bd2:	2300      	movs	r3, #0
  403bd4:	4606      	mov	r6, r0
  403bd6:	460f      	mov	r7, r1
  403bd8:	f003 faa2 	bl	407120 <__aeabi_dcmpeq>
  403bdc:	2800      	cmp	r0, #0
  403bde:	d17e      	bne.n	403cde <_dtoa_r+0x396>
  403be0:	f8cd 9014 	str.w	r9, [sp, #20]
  403be4:	f8dd a018 	ldr.w	sl, [sp, #24]
  403be8:	f8dd b01c 	ldr.w	fp, [sp, #28]
  403bec:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
  403bf0:	e029      	b.n	403c46 <_dtoa_r+0x2fe>
  403bf2:	bf00      	nop
  403bf4:	f3af 8000 	nop.w
  403bf8:	636f4361 	.word	0x636f4361
  403bfc:	3fd287a7 	.word	0x3fd287a7
  403c00:	8b60c8b3 	.word	0x8b60c8b3
  403c04:	3fc68a28 	.word	0x3fc68a28
  403c08:	509f79fb 	.word	0x509f79fb
  403c0c:	3fd34413 	.word	0x3fd34413
  403c10:	7ff00000 	.word	0x7ff00000
  403c14:	00407dc5 	.word	0x00407dc5
  403c18:	00407de4 	.word	0x00407de4
  403c1c:	3ff80000 	.word	0x3ff80000
  403c20:	00407df8 	.word	0x00407df8
  403c24:	00407dd8 	.word	0x00407dd8
  403c28:	00407dc4 	.word	0x00407dc4
  403c2c:	40240000 	.word	0x40240000
  403c30:	f003 f80e 	bl	406c50 <__aeabi_dmul>
  403c34:	2200      	movs	r2, #0
  403c36:	2300      	movs	r3, #0
  403c38:	4606      	mov	r6, r0
  403c3a:	460f      	mov	r7, r1
  403c3c:	f003 fa70 	bl	407120 <__aeabi_dcmpeq>
  403c40:	2800      	cmp	r0, #0
  403c42:	f040 83b7 	bne.w	4043b4 <_dtoa_r+0xa6c>
  403c46:	4642      	mov	r2, r8
  403c48:	464b      	mov	r3, r9
  403c4a:	4630      	mov	r0, r6
  403c4c:	4639      	mov	r1, r7
  403c4e:	f003 f929 	bl	406ea4 <__aeabi_ddiv>
  403c52:	f003 faad 	bl	4071b0 <__aeabi_d2iz>
  403c56:	4604      	mov	r4, r0
  403c58:	f002 ff94 	bl	406b84 <__aeabi_i2d>
  403c5c:	4642      	mov	r2, r8
  403c5e:	464b      	mov	r3, r9
  403c60:	f002 fff6 	bl	406c50 <__aeabi_dmul>
  403c64:	4602      	mov	r2, r0
  403c66:	460b      	mov	r3, r1
  403c68:	4630      	mov	r0, r6
  403c6a:	4639      	mov	r1, r7
  403c6c:	f002 fe3c 	bl	4068e8 <__aeabi_dsub>
  403c70:	f104 0e30 	add.w	lr, r4, #48	; 0x30
  403c74:	f805 eb01 	strb.w	lr, [r5], #1
  403c78:	ebcb 0e05 	rsb	lr, fp, r5
  403c7c:	45d6      	cmp	lr, sl
  403c7e:	4606      	mov	r6, r0
  403c80:	460f      	mov	r7, r1
  403c82:	f04f 0200 	mov.w	r2, #0
  403c86:	4bb0      	ldr	r3, [pc, #704]	; (403f48 <_dtoa_r+0x600>)
  403c88:	d1d2      	bne.n	403c30 <_dtoa_r+0x2e8>
  403c8a:	f8dd 9014 	ldr.w	r9, [sp, #20]
  403c8e:	4632      	mov	r2, r6
  403c90:	463b      	mov	r3, r7
  403c92:	4630      	mov	r0, r6
  403c94:	4639      	mov	r1, r7
  403c96:	f002 fe29 	bl	4068ec <__adddf3>
  403c9a:	4606      	mov	r6, r0
  403c9c:	460f      	mov	r7, r1
  403c9e:	4602      	mov	r2, r0
  403ca0:	460b      	mov	r3, r1
  403ca2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  403ca6:	f003 fa45 	bl	407134 <__aeabi_dcmplt>
  403caa:	b940      	cbnz	r0, 403cbe <_dtoa_r+0x376>
  403cac:	4632      	mov	r2, r6
  403cae:	463b      	mov	r3, r7
  403cb0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  403cb4:	f003 fa34 	bl	407120 <__aeabi_dcmpeq>
  403cb8:	b188      	cbz	r0, 403cde <_dtoa_r+0x396>
  403cba:	07e3      	lsls	r3, r4, #31
  403cbc:	d50f      	bpl.n	403cde <_dtoa_r+0x396>
  403cbe:	f815 4c01 	ldrb.w	r4, [r5, #-1]
  403cc2:	9a07      	ldr	r2, [sp, #28]
  403cc4:	1e6b      	subs	r3, r5, #1
  403cc6:	e004      	b.n	403cd2 <_dtoa_r+0x38a>
  403cc8:	429a      	cmp	r2, r3
  403cca:	f000 842c 	beq.w	404526 <_dtoa_r+0xbde>
  403cce:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
  403cd2:	2c39      	cmp	r4, #57	; 0x39
  403cd4:	f103 0501 	add.w	r5, r3, #1
  403cd8:	d0f6      	beq.n	403cc8 <_dtoa_r+0x380>
  403cda:	3401      	adds	r4, #1
  403cdc:	701c      	strb	r4, [r3, #0]
  403cde:	9908      	ldr	r1, [sp, #32]
  403ce0:	4648      	mov	r0, r9
  403ce2:	f001 fe7d 	bl	4059e0 <_Bfree>
  403ce6:	2200      	movs	r2, #0
  403ce8:	9b04      	ldr	r3, [sp, #16]
  403cea:	702a      	strb	r2, [r5, #0]
  403cec:	9a22      	ldr	r2, [sp, #136]	; 0x88
  403cee:	3301      	adds	r3, #1
  403cf0:	6013      	str	r3, [r2, #0]
  403cf2:	9b24      	ldr	r3, [sp, #144]	; 0x90
  403cf4:	2b00      	cmp	r3, #0
  403cf6:	f000 83a7 	beq.w	404448 <_dtoa_r+0xb00>
  403cfa:	9807      	ldr	r0, [sp, #28]
  403cfc:	601d      	str	r5, [r3, #0]
  403cfe:	b017      	add	sp, #92	; 0x5c
  403d00:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403d04:	9a09      	ldr	r2, [sp, #36]	; 0x24
  403d06:	2a00      	cmp	r2, #0
  403d08:	f000 8112 	beq.w	403f30 <_dtoa_r+0x5e8>
  403d0c:	9a20      	ldr	r2, [sp, #128]	; 0x80
  403d0e:	2a01      	cmp	r2, #1
  403d10:	f340 8258 	ble.w	4041c4 <_dtoa_r+0x87c>
  403d14:	9b06      	ldr	r3, [sp, #24]
  403d16:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  403d18:	1e5f      	subs	r7, r3, #1
  403d1a:	42ba      	cmp	r2, r7
  403d1c:	f2c0 8397 	blt.w	40444e <_dtoa_r+0xb06>
  403d20:	1bd7      	subs	r7, r2, r7
  403d22:	9b06      	ldr	r3, [sp, #24]
  403d24:	2b00      	cmp	r3, #0
  403d26:	f2c0 848a 	blt.w	40463e <_dtoa_r+0xcf6>
  403d2a:	9d05      	ldr	r5, [sp, #20]
  403d2c:	9b06      	ldr	r3, [sp, #24]
  403d2e:	9a05      	ldr	r2, [sp, #20]
  403d30:	441a      	add	r2, r3
  403d32:	9205      	str	r2, [sp, #20]
  403d34:	9a02      	ldr	r2, [sp, #8]
  403d36:	2101      	movs	r1, #1
  403d38:	441a      	add	r2, r3
  403d3a:	4648      	mov	r0, r9
  403d3c:	9202      	str	r2, [sp, #8]
  403d3e:	f001 fee7 	bl	405b10 <__i2b>
  403d42:	4606      	mov	r6, r0
  403d44:	b165      	cbz	r5, 403d60 <_dtoa_r+0x418>
  403d46:	9902      	ldr	r1, [sp, #8]
  403d48:	2900      	cmp	r1, #0
  403d4a:	460b      	mov	r3, r1
  403d4c:	dd08      	ble.n	403d60 <_dtoa_r+0x418>
  403d4e:	42a9      	cmp	r1, r5
  403d50:	9a05      	ldr	r2, [sp, #20]
  403d52:	bfa8      	it	ge
  403d54:	462b      	movge	r3, r5
  403d56:	1ad2      	subs	r2, r2, r3
  403d58:	1aed      	subs	r5, r5, r3
  403d5a:	1acb      	subs	r3, r1, r3
  403d5c:	9205      	str	r2, [sp, #20]
  403d5e:	9302      	str	r3, [sp, #8]
  403d60:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403d62:	2b00      	cmp	r3, #0
  403d64:	f340 82fc 	ble.w	404360 <_dtoa_r+0xa18>
  403d68:	9a09      	ldr	r2, [sp, #36]	; 0x24
  403d6a:	2a00      	cmp	r2, #0
  403d6c:	f000 8201 	beq.w	404172 <_dtoa_r+0x82a>
  403d70:	2f00      	cmp	r7, #0
  403d72:	f000 81fe 	beq.w	404172 <_dtoa_r+0x82a>
  403d76:	4631      	mov	r1, r6
  403d78:	463a      	mov	r2, r7
  403d7a:	4648      	mov	r0, r9
  403d7c:	f001 ff6a 	bl	405c54 <__pow5mult>
  403d80:	f8dd 8020 	ldr.w	r8, [sp, #32]
  403d84:	4601      	mov	r1, r0
  403d86:	4642      	mov	r2, r8
  403d88:	4606      	mov	r6, r0
  403d8a:	4648      	mov	r0, r9
  403d8c:	f001 feca 	bl	405b24 <__multiply>
  403d90:	4641      	mov	r1, r8
  403d92:	4604      	mov	r4, r0
  403d94:	4648      	mov	r0, r9
  403d96:	f001 fe23 	bl	4059e0 <_Bfree>
  403d9a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403d9c:	1bdb      	subs	r3, r3, r7
  403d9e:	930a      	str	r3, [sp, #40]	; 0x28
  403da0:	f040 81e6 	bne.w	404170 <_dtoa_r+0x828>
  403da4:	2101      	movs	r1, #1
  403da6:	4648      	mov	r0, r9
  403da8:	f001 feb2 	bl	405b10 <__i2b>
  403dac:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  403dae:	4680      	mov	r8, r0
  403db0:	2b00      	cmp	r3, #0
  403db2:	f000 8219 	beq.w	4041e8 <_dtoa_r+0x8a0>
  403db6:	4601      	mov	r1, r0
  403db8:	461a      	mov	r2, r3
  403dba:	4648      	mov	r0, r9
  403dbc:	f001 ff4a 	bl	405c54 <__pow5mult>
  403dc0:	9b20      	ldr	r3, [sp, #128]	; 0x80
  403dc2:	2b01      	cmp	r3, #1
  403dc4:	4680      	mov	r8, r0
  403dc6:	f340 82f8 	ble.w	4043ba <_dtoa_r+0xa72>
  403dca:	2700      	movs	r7, #0
  403dcc:	f8d8 3010 	ldr.w	r3, [r8, #16]
  403dd0:	eb08 0383 	add.w	r3, r8, r3, lsl #2
  403dd4:	6918      	ldr	r0, [r3, #16]
  403dd6:	f001 fe4d 	bl	405a74 <__hi0bits>
  403dda:	f1c0 0020 	rsb	r0, r0, #32
  403dde:	9a02      	ldr	r2, [sp, #8]
  403de0:	4410      	add	r0, r2
  403de2:	f010 001f 	ands.w	r0, r0, #31
  403de6:	f000 81f6 	beq.w	4041d6 <_dtoa_r+0x88e>
  403dea:	f1c0 0320 	rsb	r3, r0, #32
  403dee:	2b04      	cmp	r3, #4
  403df0:	f340 84ca 	ble.w	404788 <_dtoa_r+0xe40>
  403df4:	9b05      	ldr	r3, [sp, #20]
  403df6:	f1c0 001c 	rsb	r0, r0, #28
  403dfa:	4403      	add	r3, r0
  403dfc:	9305      	str	r3, [sp, #20]
  403dfe:	4613      	mov	r3, r2
  403e00:	4403      	add	r3, r0
  403e02:	4405      	add	r5, r0
  403e04:	9302      	str	r3, [sp, #8]
  403e06:	9b05      	ldr	r3, [sp, #20]
  403e08:	2b00      	cmp	r3, #0
  403e0a:	dd05      	ble.n	403e18 <_dtoa_r+0x4d0>
  403e0c:	4621      	mov	r1, r4
  403e0e:	461a      	mov	r2, r3
  403e10:	4648      	mov	r0, r9
  403e12:	f001 ff6f 	bl	405cf4 <__lshift>
  403e16:	4604      	mov	r4, r0
  403e18:	9b02      	ldr	r3, [sp, #8]
  403e1a:	2b00      	cmp	r3, #0
  403e1c:	dd05      	ble.n	403e2a <_dtoa_r+0x4e2>
  403e1e:	4641      	mov	r1, r8
  403e20:	461a      	mov	r2, r3
  403e22:	4648      	mov	r0, r9
  403e24:	f001 ff66 	bl	405cf4 <__lshift>
  403e28:	4680      	mov	r8, r0
  403e2a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  403e2c:	2b00      	cmp	r3, #0
  403e2e:	f040 827c 	bne.w	40432a <_dtoa_r+0x9e2>
  403e32:	9b06      	ldr	r3, [sp, #24]
  403e34:	2b00      	cmp	r3, #0
  403e36:	f340 8295 	ble.w	404364 <_dtoa_r+0xa1c>
  403e3a:	9b09      	ldr	r3, [sp, #36]	; 0x24
  403e3c:	2b00      	cmp	r3, #0
  403e3e:	f040 81f5 	bne.w	40422c <_dtoa_r+0x8e4>
  403e42:	f8dd b01c 	ldr.w	fp, [sp, #28]
  403e46:	9f06      	ldr	r7, [sp, #24]
  403e48:	465d      	mov	r5, fp
  403e4a:	e002      	b.n	403e52 <_dtoa_r+0x50a>
  403e4c:	f001 fdd2 	bl	4059f4 <__multadd>
  403e50:	4604      	mov	r4, r0
  403e52:	4641      	mov	r1, r8
  403e54:	4620      	mov	r0, r4
  403e56:	f7ff fce3 	bl	403820 <quorem>
  403e5a:	f100 0a30 	add.w	sl, r0, #48	; 0x30
  403e5e:	f805 ab01 	strb.w	sl, [r5], #1
  403e62:	ebcb 0305 	rsb	r3, fp, r5
  403e66:	42bb      	cmp	r3, r7
  403e68:	f04f 020a 	mov.w	r2, #10
  403e6c:	f04f 0300 	mov.w	r3, #0
  403e70:	4621      	mov	r1, r4
  403e72:	4648      	mov	r0, r9
  403e74:	dbea      	blt.n	403e4c <_dtoa_r+0x504>
  403e76:	9b07      	ldr	r3, [sp, #28]
  403e78:	9a06      	ldr	r2, [sp, #24]
  403e7a:	2a01      	cmp	r2, #1
  403e7c:	bfac      	ite	ge
  403e7e:	189b      	addge	r3, r3, r2
  403e80:	3301      	addlt	r3, #1
  403e82:	461d      	mov	r5, r3
  403e84:	f04f 0b00 	mov.w	fp, #0
  403e88:	4621      	mov	r1, r4
  403e8a:	2201      	movs	r2, #1
  403e8c:	4648      	mov	r0, r9
  403e8e:	f001 ff31 	bl	405cf4 <__lshift>
  403e92:	4641      	mov	r1, r8
  403e94:	9008      	str	r0, [sp, #32]
  403e96:	f001 ff85 	bl	405da4 <__mcmp>
  403e9a:	2800      	cmp	r0, #0
  403e9c:	f340 830d 	ble.w	4044ba <_dtoa_r+0xb72>
  403ea0:	f815 2c01 	ldrb.w	r2, [r5, #-1]
  403ea4:	9907      	ldr	r1, [sp, #28]
  403ea6:	1e6b      	subs	r3, r5, #1
  403ea8:	e004      	b.n	403eb4 <_dtoa_r+0x56c>
  403eaa:	428b      	cmp	r3, r1
  403eac:	f000 8278 	beq.w	4043a0 <_dtoa_r+0xa58>
  403eb0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
  403eb4:	2a39      	cmp	r2, #57	; 0x39
  403eb6:	f103 0501 	add.w	r5, r3, #1
  403eba:	d0f6      	beq.n	403eaa <_dtoa_r+0x562>
  403ebc:	3201      	adds	r2, #1
  403ebe:	701a      	strb	r2, [r3, #0]
  403ec0:	4641      	mov	r1, r8
  403ec2:	4648      	mov	r0, r9
  403ec4:	f001 fd8c 	bl	4059e0 <_Bfree>
  403ec8:	2e00      	cmp	r6, #0
  403eca:	f43f af08 	beq.w	403cde <_dtoa_r+0x396>
  403ece:	f1bb 0f00 	cmp.w	fp, #0
  403ed2:	d005      	beq.n	403ee0 <_dtoa_r+0x598>
  403ed4:	45b3      	cmp	fp, r6
  403ed6:	d003      	beq.n	403ee0 <_dtoa_r+0x598>
  403ed8:	4659      	mov	r1, fp
  403eda:	4648      	mov	r0, r9
  403edc:	f001 fd80 	bl	4059e0 <_Bfree>
  403ee0:	4631      	mov	r1, r6
  403ee2:	4648      	mov	r0, r9
  403ee4:	f001 fd7c 	bl	4059e0 <_Bfree>
  403ee8:	e6f9      	b.n	403cde <_dtoa_r+0x396>
  403eea:	2301      	movs	r3, #1
  403eec:	930c      	str	r3, [sp, #48]	; 0x30
  403eee:	e5e3      	b.n	403ab8 <_dtoa_r+0x170>
  403ef0:	f8dd 8010 	ldr.w	r8, [sp, #16]
  403ef4:	4640      	mov	r0, r8
  403ef6:	f002 fe45 	bl	406b84 <__aeabi_i2d>
  403efa:	4602      	mov	r2, r0
  403efc:	460b      	mov	r3, r1
  403efe:	4630      	mov	r0, r6
  403f00:	4639      	mov	r1, r7
  403f02:	f003 f90d 	bl	407120 <__aeabi_dcmpeq>
  403f06:	2800      	cmp	r0, #0
  403f08:	f47f adc2 	bne.w	403a90 <_dtoa_r+0x148>
  403f0c:	f108 33ff 	add.w	r3, r8, #4294967295
  403f10:	9304      	str	r3, [sp, #16]
  403f12:	e5bd      	b.n	403a90 <_dtoa_r+0x148>
  403f14:	9a05      	ldr	r2, [sp, #20]
  403f16:	9b04      	ldr	r3, [sp, #16]
  403f18:	1ad2      	subs	r2, r2, r3
  403f1a:	425b      	negs	r3, r3
  403f1c:	930a      	str	r3, [sp, #40]	; 0x28
  403f1e:	2300      	movs	r3, #0
  403f20:	9205      	str	r2, [sp, #20]
  403f22:	930b      	str	r3, [sp, #44]	; 0x2c
  403f24:	e5da      	b.n	403adc <_dtoa_r+0x194>
  403f26:	425b      	negs	r3, r3
  403f28:	9305      	str	r3, [sp, #20]
  403f2a:	2300      	movs	r3, #0
  403f2c:	9302      	str	r3, [sp, #8]
  403f2e:	e5ca      	b.n	403ac6 <_dtoa_r+0x17e>
  403f30:	9f0a      	ldr	r7, [sp, #40]	; 0x28
  403f32:	9d05      	ldr	r5, [sp, #20]
  403f34:	9e09      	ldr	r6, [sp, #36]	; 0x24
  403f36:	e705      	b.n	403d44 <_dtoa_r+0x3fc>
  403f38:	f1c3 0820 	rsb	r8, r3, #32
  403f3c:	fa0a f008 	lsl.w	r0, sl, r8
  403f40:	e573      	b.n	403a2a <_dtoa_r+0xe2>
  403f42:	900c      	str	r0, [sp, #48]	; 0x30
  403f44:	e5b8      	b.n	403ab8 <_dtoa_r+0x170>
  403f46:	bf00      	nop
  403f48:	40240000 	.word	0x40240000
  403f4c:	2300      	movs	r3, #0
  403f4e:	9309      	str	r3, [sp, #36]	; 0x24
  403f50:	9b04      	ldr	r3, [sp, #16]
  403f52:	9a21      	ldr	r2, [sp, #132]	; 0x84
  403f54:	4413      	add	r3, r2
  403f56:	930d      	str	r3, [sp, #52]	; 0x34
  403f58:	3301      	adds	r3, #1
  403f5a:	2b00      	cmp	r3, #0
  403f5c:	9306      	str	r3, [sp, #24]
  403f5e:	f340 8283 	ble.w	404468 <_dtoa_r+0xb20>
  403f62:	9c06      	ldr	r4, [sp, #24]
  403f64:	4626      	mov	r6, r4
  403f66:	2100      	movs	r1, #0
  403f68:	2e17      	cmp	r6, #23
  403f6a:	f8c9 1044 	str.w	r1, [r9, #68]	; 0x44
  403f6e:	d90b      	bls.n	403f88 <_dtoa_r+0x640>
  403f70:	2201      	movs	r2, #1
  403f72:	2304      	movs	r3, #4
  403f74:	005b      	lsls	r3, r3, #1
  403f76:	f103 0014 	add.w	r0, r3, #20
  403f7a:	42b0      	cmp	r0, r6
  403f7c:	4611      	mov	r1, r2
  403f7e:	f102 0201 	add.w	r2, r2, #1
  403f82:	d9f7      	bls.n	403f74 <_dtoa_r+0x62c>
  403f84:	f8c9 1044 	str.w	r1, [r9, #68]	; 0x44
  403f88:	4648      	mov	r0, r9
  403f8a:	f001 fd03 	bl	405994 <_Balloc>
  403f8e:	2c0e      	cmp	r4, #14
  403f90:	9007      	str	r0, [sp, #28]
  403f92:	f8c9 0040 	str.w	r0, [r9, #64]	; 0x40
  403f96:	f63f ade0 	bhi.w	403b5a <_dtoa_r+0x212>
  403f9a:	2d00      	cmp	r5, #0
  403f9c:	f43f addd 	beq.w	403b5a <_dtoa_r+0x212>
  403fa0:	9904      	ldr	r1, [sp, #16]
  403fa2:	4657      	mov	r7, sl
  403fa4:	46d8      	mov	r8, fp
  403fa6:	2900      	cmp	r1, #0
  403fa8:	e9cd 780e 	strd	r7, r8, [sp, #56]	; 0x38
  403fac:	f340 8292 	ble.w	4044d4 <_dtoa_r+0xb8c>
  403fb0:	4b91      	ldr	r3, [pc, #580]	; (4041f8 <_dtoa_r+0x8b0>)
  403fb2:	f001 020f 	and.w	r2, r1, #15
  403fb6:	110e      	asrs	r6, r1, #4
  403fb8:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  403fbc:	06f0      	lsls	r0, r6, #27
  403fbe:	e9d3 4500 	ldrd	r4, r5, [r3]
  403fc2:	f140 824c 	bpl.w	40445e <_dtoa_r+0xb16>
  403fc6:	4b8d      	ldr	r3, [pc, #564]	; (4041fc <_dtoa_r+0x8b4>)
  403fc8:	4650      	mov	r0, sl
  403fca:	4659      	mov	r1, fp
  403fcc:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
  403fd0:	f002 ff68 	bl	406ea4 <__aeabi_ddiv>
  403fd4:	f006 060f 	and.w	r6, r6, #15
  403fd8:	4682      	mov	sl, r0
  403fda:	468b      	mov	fp, r1
  403fdc:	f04f 0803 	mov.w	r8, #3
  403fe0:	b186      	cbz	r6, 404004 <_dtoa_r+0x6bc>
  403fe2:	4f86      	ldr	r7, [pc, #536]	; (4041fc <_dtoa_r+0x8b4>)
  403fe4:	07f1      	lsls	r1, r6, #31
  403fe6:	d509      	bpl.n	403ffc <_dtoa_r+0x6b4>
  403fe8:	4620      	mov	r0, r4
  403fea:	4629      	mov	r1, r5
  403fec:	e9d7 2300 	ldrd	r2, r3, [r7]
  403ff0:	f002 fe2e 	bl	406c50 <__aeabi_dmul>
  403ff4:	f108 0801 	add.w	r8, r8, #1
  403ff8:	4604      	mov	r4, r0
  403ffa:	460d      	mov	r5, r1
  403ffc:	1076      	asrs	r6, r6, #1
  403ffe:	f107 0708 	add.w	r7, r7, #8
  404002:	d1ef      	bne.n	403fe4 <_dtoa_r+0x69c>
  404004:	4622      	mov	r2, r4
  404006:	462b      	mov	r3, r5
  404008:	4650      	mov	r0, sl
  40400a:	4659      	mov	r1, fp
  40400c:	f002 ff4a 	bl	406ea4 <__aeabi_ddiv>
  404010:	4606      	mov	r6, r0
  404012:	460f      	mov	r7, r1
  404014:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  404016:	b143      	cbz	r3, 40402a <_dtoa_r+0x6e2>
  404018:	2200      	movs	r2, #0
  40401a:	4b79      	ldr	r3, [pc, #484]	; (404200 <_dtoa_r+0x8b8>)
  40401c:	4630      	mov	r0, r6
  40401e:	4639      	mov	r1, r7
  404020:	f003 f888 	bl	407134 <__aeabi_dcmplt>
  404024:	2800      	cmp	r0, #0
  404026:	f040 8320 	bne.w	40466a <_dtoa_r+0xd22>
  40402a:	4640      	mov	r0, r8
  40402c:	f002 fdaa 	bl	406b84 <__aeabi_i2d>
  404030:	4632      	mov	r2, r6
  404032:	463b      	mov	r3, r7
  404034:	f002 fe0c 	bl	406c50 <__aeabi_dmul>
  404038:	4b72      	ldr	r3, [pc, #456]	; (404204 <_dtoa_r+0x8bc>)
  40403a:	2200      	movs	r2, #0
  40403c:	f002 fc56 	bl	4068ec <__adddf3>
  404040:	9b06      	ldr	r3, [sp, #24]
  404042:	4604      	mov	r4, r0
  404044:	f1a1 7550 	sub.w	r5, r1, #54525952	; 0x3400000
  404048:	2b00      	cmp	r3, #0
  40404a:	f000 81df 	beq.w	40440c <_dtoa_r+0xac4>
  40404e:	9b04      	ldr	r3, [sp, #16]
  404050:	f8dd 8018 	ldr.w	r8, [sp, #24]
  404054:	9311      	str	r3, [sp, #68]	; 0x44
  404056:	9b09      	ldr	r3, [sp, #36]	; 0x24
  404058:	2b00      	cmp	r3, #0
  40405a:	f000 8297 	beq.w	40458c <_dtoa_r+0xc44>
  40405e:	4b66      	ldr	r3, [pc, #408]	; (4041f8 <_dtoa_r+0x8b0>)
  404060:	4969      	ldr	r1, [pc, #420]	; (404208 <_dtoa_r+0x8c0>)
  404062:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
  404066:	e953 2302 	ldrd	r2, r3, [r3, #-8]
  40406a:	2000      	movs	r0, #0
  40406c:	f002 ff1a 	bl	406ea4 <__aeabi_ddiv>
  404070:	4622      	mov	r2, r4
  404072:	462b      	mov	r3, r5
  404074:	f002 fc38 	bl	4068e8 <__aeabi_dsub>
  404078:	4682      	mov	sl, r0
  40407a:	468b      	mov	fp, r1
  40407c:	4630      	mov	r0, r6
  40407e:	4639      	mov	r1, r7
  404080:	f003 f896 	bl	4071b0 <__aeabi_d2iz>
  404084:	4604      	mov	r4, r0
  404086:	f002 fd7d 	bl	406b84 <__aeabi_i2d>
  40408a:	4602      	mov	r2, r0
  40408c:	460b      	mov	r3, r1
  40408e:	4630      	mov	r0, r6
  404090:	4639      	mov	r1, r7
  404092:	f002 fc29 	bl	4068e8 <__aeabi_dsub>
  404096:	3430      	adds	r4, #48	; 0x30
  404098:	9d07      	ldr	r5, [sp, #28]
  40409a:	b2e4      	uxtb	r4, r4
  40409c:	4606      	mov	r6, r0
  40409e:	460f      	mov	r7, r1
  4040a0:	702c      	strb	r4, [r5, #0]
  4040a2:	4602      	mov	r2, r0
  4040a4:	460b      	mov	r3, r1
  4040a6:	4650      	mov	r0, sl
  4040a8:	4659      	mov	r1, fp
  4040aa:	3501      	adds	r5, #1
  4040ac:	f003 f860 	bl	407170 <__aeabi_dcmpgt>
  4040b0:	2800      	cmp	r0, #0
  4040b2:	d14c      	bne.n	40414e <_dtoa_r+0x806>
  4040b4:	4632      	mov	r2, r6
  4040b6:	463b      	mov	r3, r7
  4040b8:	2000      	movs	r0, #0
  4040ba:	4951      	ldr	r1, [pc, #324]	; (404200 <_dtoa_r+0x8b8>)
  4040bc:	f002 fc14 	bl	4068e8 <__aeabi_dsub>
  4040c0:	4602      	mov	r2, r0
  4040c2:	460b      	mov	r3, r1
  4040c4:	4650      	mov	r0, sl
  4040c6:	4659      	mov	r1, fp
  4040c8:	f003 f852 	bl	407170 <__aeabi_dcmpgt>
  4040cc:	2800      	cmp	r0, #0
  4040ce:	f040 830d 	bne.w	4046ec <_dtoa_r+0xda4>
  4040d2:	f1b8 0f01 	cmp.w	r8, #1
  4040d6:	f340 81b3 	ble.w	404440 <_dtoa_r+0xaf8>
  4040da:	9b07      	ldr	r3, [sp, #28]
  4040dc:	4498      	add	r8, r3
  4040de:	e00d      	b.n	4040fc <_dtoa_r+0x7b4>
  4040e0:	2000      	movs	r0, #0
  4040e2:	4947      	ldr	r1, [pc, #284]	; (404200 <_dtoa_r+0x8b8>)
  4040e4:	f002 fc00 	bl	4068e8 <__aeabi_dsub>
  4040e8:	4652      	mov	r2, sl
  4040ea:	465b      	mov	r3, fp
  4040ec:	f003 f822 	bl	407134 <__aeabi_dcmplt>
  4040f0:	2800      	cmp	r0, #0
  4040f2:	f040 82fb 	bne.w	4046ec <_dtoa_r+0xda4>
  4040f6:	4545      	cmp	r5, r8
  4040f8:	f000 81a2 	beq.w	404440 <_dtoa_r+0xaf8>
  4040fc:	4650      	mov	r0, sl
  4040fe:	4659      	mov	r1, fp
  404100:	2200      	movs	r2, #0
  404102:	4b42      	ldr	r3, [pc, #264]	; (40420c <_dtoa_r+0x8c4>)
  404104:	f002 fda4 	bl	406c50 <__aeabi_dmul>
  404108:	2200      	movs	r2, #0
  40410a:	4b40      	ldr	r3, [pc, #256]	; (40420c <_dtoa_r+0x8c4>)
  40410c:	4682      	mov	sl, r0
  40410e:	468b      	mov	fp, r1
  404110:	4630      	mov	r0, r6
  404112:	4639      	mov	r1, r7
  404114:	f002 fd9c 	bl	406c50 <__aeabi_dmul>
  404118:	460f      	mov	r7, r1
  40411a:	4606      	mov	r6, r0
  40411c:	f003 f848 	bl	4071b0 <__aeabi_d2iz>
  404120:	4604      	mov	r4, r0
  404122:	f002 fd2f 	bl	406b84 <__aeabi_i2d>
  404126:	4602      	mov	r2, r0
  404128:	460b      	mov	r3, r1
  40412a:	4630      	mov	r0, r6
  40412c:	4639      	mov	r1, r7
  40412e:	f002 fbdb 	bl	4068e8 <__aeabi_dsub>
  404132:	3430      	adds	r4, #48	; 0x30
  404134:	b2e4      	uxtb	r4, r4
  404136:	4652      	mov	r2, sl
  404138:	465b      	mov	r3, fp
  40413a:	f805 4b01 	strb.w	r4, [r5], #1
  40413e:	4606      	mov	r6, r0
  404140:	460f      	mov	r7, r1
  404142:	f002 fff7 	bl	407134 <__aeabi_dcmplt>
  404146:	4632      	mov	r2, r6
  404148:	463b      	mov	r3, r7
  40414a:	2800      	cmp	r0, #0
  40414c:	d0c8      	beq.n	4040e0 <_dtoa_r+0x798>
  40414e:	9b11      	ldr	r3, [sp, #68]	; 0x44
  404150:	9304      	str	r3, [sp, #16]
  404152:	e5c4      	b.n	403cde <_dtoa_r+0x396>
  404154:	2300      	movs	r3, #0
  404156:	9309      	str	r3, [sp, #36]	; 0x24
  404158:	9b21      	ldr	r3, [sp, #132]	; 0x84
  40415a:	2b00      	cmp	r3, #0
  40415c:	f340 8189 	ble.w	404472 <_dtoa_r+0xb2a>
  404160:	461e      	mov	r6, r3
  404162:	461c      	mov	r4, r3
  404164:	930d      	str	r3, [sp, #52]	; 0x34
  404166:	9306      	str	r3, [sp, #24]
  404168:	e6fd      	b.n	403f66 <_dtoa_r+0x61e>
  40416a:	2301      	movs	r3, #1
  40416c:	9309      	str	r3, [sp, #36]	; 0x24
  40416e:	e7f3      	b.n	404158 <_dtoa_r+0x810>
  404170:	9408      	str	r4, [sp, #32]
  404172:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  404174:	9908      	ldr	r1, [sp, #32]
  404176:	4648      	mov	r0, r9
  404178:	f001 fd6c 	bl	405c54 <__pow5mult>
  40417c:	4604      	mov	r4, r0
  40417e:	e611      	b.n	403da4 <_dtoa_r+0x45c>
  404180:	9b06      	ldr	r3, [sp, #24]
  404182:	2b00      	cmp	r3, #0
  404184:	f73f acfc 	bgt.w	403b80 <_dtoa_r+0x238>
  404188:	f040 82da 	bne.w	404740 <_dtoa_r+0xdf8>
  40418c:	2200      	movs	r2, #0
  40418e:	4b20      	ldr	r3, [pc, #128]	; (404210 <_dtoa_r+0x8c8>)
  404190:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  404194:	f002 fd5c 	bl	406c50 <__aeabi_dmul>
  404198:	4652      	mov	r2, sl
  40419a:	465b      	mov	r3, fp
  40419c:	f002 ffde 	bl	40715c <__aeabi_dcmpge>
  4041a0:	f8dd 8018 	ldr.w	r8, [sp, #24]
  4041a4:	4646      	mov	r6, r8
  4041a6:	2800      	cmp	r0, #0
  4041a8:	f000 80f2 	beq.w	404390 <_dtoa_r+0xa48>
  4041ac:	9b21      	ldr	r3, [sp, #132]	; 0x84
  4041ae:	9d07      	ldr	r5, [sp, #28]
  4041b0:	43db      	mvns	r3, r3
  4041b2:	9304      	str	r3, [sp, #16]
  4041b4:	4641      	mov	r1, r8
  4041b6:	4648      	mov	r0, r9
  4041b8:	f001 fc12 	bl	4059e0 <_Bfree>
  4041bc:	2e00      	cmp	r6, #0
  4041be:	f43f ad8e 	beq.w	403cde <_dtoa_r+0x396>
  4041c2:	e68d      	b.n	403ee0 <_dtoa_r+0x598>
  4041c4:	9a10      	ldr	r2, [sp, #64]	; 0x40
  4041c6:	2a00      	cmp	r2, #0
  4041c8:	f000 8241 	beq.w	40464e <_dtoa_r+0xd06>
  4041cc:	f203 4333 	addw	r3, r3, #1075	; 0x433
  4041d0:	9f0a      	ldr	r7, [sp, #40]	; 0x28
  4041d2:	9d05      	ldr	r5, [sp, #20]
  4041d4:	e5ab      	b.n	403d2e <_dtoa_r+0x3e6>
  4041d6:	201c      	movs	r0, #28
  4041d8:	9b05      	ldr	r3, [sp, #20]
  4041da:	4403      	add	r3, r0
  4041dc:	9305      	str	r3, [sp, #20]
  4041de:	9b02      	ldr	r3, [sp, #8]
  4041e0:	4403      	add	r3, r0
  4041e2:	4405      	add	r5, r0
  4041e4:	9302      	str	r3, [sp, #8]
  4041e6:	e60e      	b.n	403e06 <_dtoa_r+0x4be>
  4041e8:	9b20      	ldr	r3, [sp, #128]	; 0x80
  4041ea:	2b01      	cmp	r3, #1
  4041ec:	f340 8282 	ble.w	4046f4 <_dtoa_r+0xdac>
  4041f0:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
  4041f2:	2001      	movs	r0, #1
  4041f4:	e5f3      	b.n	403dde <_dtoa_r+0x496>
  4041f6:	bf00      	nop
  4041f8:	00407df8 	.word	0x00407df8
  4041fc:	00407ec0 	.word	0x00407ec0
  404200:	3ff00000 	.word	0x3ff00000
  404204:	401c0000 	.word	0x401c0000
  404208:	3fe00000 	.word	0x3fe00000
  40420c:	40240000 	.word	0x40240000
  404210:	40140000 	.word	0x40140000
  404214:	4631      	mov	r1, r6
  404216:	2300      	movs	r3, #0
  404218:	220a      	movs	r2, #10
  40421a:	4648      	mov	r0, r9
  40421c:	f001 fbea 	bl	4059f4 <__multadd>
  404220:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  404222:	2b00      	cmp	r3, #0
  404224:	4606      	mov	r6, r0
  404226:	f340 8297 	ble.w	404758 <_dtoa_r+0xe10>
  40422a:	9306      	str	r3, [sp, #24]
  40422c:	2d00      	cmp	r5, #0
  40422e:	dd05      	ble.n	40423c <_dtoa_r+0x8f4>
  404230:	4631      	mov	r1, r6
  404232:	462a      	mov	r2, r5
  404234:	4648      	mov	r0, r9
  404236:	f001 fd5d 	bl	405cf4 <__lshift>
  40423a:	4606      	mov	r6, r0
  40423c:	2f00      	cmp	r7, #0
  40423e:	f040 817c 	bne.w	40453a <_dtoa_r+0xbf2>
  404242:	9605      	str	r6, [sp, #20]
  404244:	9b06      	ldr	r3, [sp, #24]
  404246:	9a07      	ldr	r2, [sp, #28]
  404248:	f8dd b014 	ldr.w	fp, [sp, #20]
  40424c:	3b01      	subs	r3, #1
  40424e:	18d3      	adds	r3, r2, r3
  404250:	9308      	str	r3, [sp, #32]
  404252:	f00a 0301 	and.w	r3, sl, #1
  404256:	9309      	str	r3, [sp, #36]	; 0x24
  404258:	4617      	mov	r7, r2
  40425a:	46c2      	mov	sl, r8
  40425c:	4651      	mov	r1, sl
  40425e:	4620      	mov	r0, r4
  404260:	f7ff fade 	bl	403820 <quorem>
  404264:	4631      	mov	r1, r6
  404266:	4605      	mov	r5, r0
  404268:	4620      	mov	r0, r4
  40426a:	f001 fd9b 	bl	405da4 <__mcmp>
  40426e:	465a      	mov	r2, fp
  404270:	9002      	str	r0, [sp, #8]
  404272:	4651      	mov	r1, sl
  404274:	4648      	mov	r0, r9
  404276:	f001 fdb5 	bl	405de4 <__mdiff>
  40427a:	68c2      	ldr	r2, [r0, #12]
  40427c:	4680      	mov	r8, r0
  40427e:	f105 0330 	add.w	r3, r5, #48	; 0x30
  404282:	2a00      	cmp	r2, #0
  404284:	d149      	bne.n	40431a <_dtoa_r+0x9d2>
  404286:	4601      	mov	r1, r0
  404288:	4620      	mov	r0, r4
  40428a:	9306      	str	r3, [sp, #24]
  40428c:	f001 fd8a 	bl	405da4 <__mcmp>
  404290:	4641      	mov	r1, r8
  404292:	9005      	str	r0, [sp, #20]
  404294:	4648      	mov	r0, r9
  404296:	f001 fba3 	bl	4059e0 <_Bfree>
  40429a:	9a05      	ldr	r2, [sp, #20]
  40429c:	9b06      	ldr	r3, [sp, #24]
  40429e:	b92a      	cbnz	r2, 4042ac <_dtoa_r+0x964>
  4042a0:	9920      	ldr	r1, [sp, #128]	; 0x80
  4042a2:	b919      	cbnz	r1, 4042ac <_dtoa_r+0x964>
  4042a4:	9909      	ldr	r1, [sp, #36]	; 0x24
  4042a6:	2900      	cmp	r1, #0
  4042a8:	f000 8236 	beq.w	404718 <_dtoa_r+0xdd0>
  4042ac:	9902      	ldr	r1, [sp, #8]
  4042ae:	2900      	cmp	r1, #0
  4042b0:	f2c0 80e4 	blt.w	40447c <_dtoa_r+0xb34>
  4042b4:	d105      	bne.n	4042c2 <_dtoa_r+0x97a>
  4042b6:	9920      	ldr	r1, [sp, #128]	; 0x80
  4042b8:	b919      	cbnz	r1, 4042c2 <_dtoa_r+0x97a>
  4042ba:	9909      	ldr	r1, [sp, #36]	; 0x24
  4042bc:	2900      	cmp	r1, #0
  4042be:	f000 80dd 	beq.w	40447c <_dtoa_r+0xb34>
  4042c2:	2a00      	cmp	r2, #0
  4042c4:	f300 814d 	bgt.w	404562 <_dtoa_r+0xc1a>
  4042c8:	9a08      	ldr	r2, [sp, #32]
  4042ca:	703b      	strb	r3, [r7, #0]
  4042cc:	f107 0801 	add.w	r8, r7, #1
  4042d0:	4297      	cmp	r7, r2
  4042d2:	4645      	mov	r5, r8
  4042d4:	f000 8154 	beq.w	404580 <_dtoa_r+0xc38>
  4042d8:	4621      	mov	r1, r4
  4042da:	2300      	movs	r3, #0
  4042dc:	220a      	movs	r2, #10
  4042de:	4648      	mov	r0, r9
  4042e0:	f001 fb88 	bl	4059f4 <__multadd>
  4042e4:	455e      	cmp	r6, fp
  4042e6:	4604      	mov	r4, r0
  4042e8:	4631      	mov	r1, r6
  4042ea:	f04f 0300 	mov.w	r3, #0
  4042ee:	f04f 020a 	mov.w	r2, #10
  4042f2:	4648      	mov	r0, r9
  4042f4:	d00b      	beq.n	40430e <_dtoa_r+0x9c6>
  4042f6:	f001 fb7d 	bl	4059f4 <__multadd>
  4042fa:	4659      	mov	r1, fp
  4042fc:	4606      	mov	r6, r0
  4042fe:	2300      	movs	r3, #0
  404300:	220a      	movs	r2, #10
  404302:	4648      	mov	r0, r9
  404304:	f001 fb76 	bl	4059f4 <__multadd>
  404308:	4647      	mov	r7, r8
  40430a:	4683      	mov	fp, r0
  40430c:	e7a6      	b.n	40425c <_dtoa_r+0x914>
  40430e:	f001 fb71 	bl	4059f4 <__multadd>
  404312:	4647      	mov	r7, r8
  404314:	4606      	mov	r6, r0
  404316:	4683      	mov	fp, r0
  404318:	e7a0      	b.n	40425c <_dtoa_r+0x914>
  40431a:	4601      	mov	r1, r0
  40431c:	4648      	mov	r0, r9
  40431e:	9305      	str	r3, [sp, #20]
  404320:	f001 fb5e 	bl	4059e0 <_Bfree>
  404324:	2201      	movs	r2, #1
  404326:	9b05      	ldr	r3, [sp, #20]
  404328:	e7c0      	b.n	4042ac <_dtoa_r+0x964>
  40432a:	4641      	mov	r1, r8
  40432c:	4620      	mov	r0, r4
  40432e:	f001 fd39 	bl	405da4 <__mcmp>
  404332:	2800      	cmp	r0, #0
  404334:	f6bf ad7d 	bge.w	403e32 <_dtoa_r+0x4ea>
  404338:	4621      	mov	r1, r4
  40433a:	9c04      	ldr	r4, [sp, #16]
  40433c:	2300      	movs	r3, #0
  40433e:	3c01      	subs	r4, #1
  404340:	220a      	movs	r2, #10
  404342:	4648      	mov	r0, r9
  404344:	9404      	str	r4, [sp, #16]
  404346:	f001 fb55 	bl	4059f4 <__multadd>
  40434a:	9b09      	ldr	r3, [sp, #36]	; 0x24
  40434c:	4604      	mov	r4, r0
  40434e:	2b00      	cmp	r3, #0
  404350:	f47f af60 	bne.w	404214 <_dtoa_r+0x8cc>
  404354:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  404356:	2b00      	cmp	r3, #0
  404358:	f340 81f6 	ble.w	404748 <_dtoa_r+0xe00>
  40435c:	9306      	str	r3, [sp, #24]
  40435e:	e570      	b.n	403e42 <_dtoa_r+0x4fa>
  404360:	9c08      	ldr	r4, [sp, #32]
  404362:	e51f      	b.n	403da4 <_dtoa_r+0x45c>
  404364:	9b20      	ldr	r3, [sp, #128]	; 0x80
  404366:	2b02      	cmp	r3, #2
  404368:	f77f ad67 	ble.w	403e3a <_dtoa_r+0x4f2>
  40436c:	9b06      	ldr	r3, [sp, #24]
  40436e:	2b00      	cmp	r3, #0
  404370:	f040 8179 	bne.w	404666 <_dtoa_r+0xd1e>
  404374:	4641      	mov	r1, r8
  404376:	2205      	movs	r2, #5
  404378:	4648      	mov	r0, r9
  40437a:	f001 fb3b 	bl	4059f4 <__multadd>
  40437e:	4601      	mov	r1, r0
  404380:	4680      	mov	r8, r0
  404382:	4620      	mov	r0, r4
  404384:	f001 fd0e 	bl	405da4 <__mcmp>
  404388:	2800      	cmp	r0, #0
  40438a:	9408      	str	r4, [sp, #32]
  40438c:	f77f af0e 	ble.w	4041ac <_dtoa_r+0x864>
  404390:	9a04      	ldr	r2, [sp, #16]
  404392:	9907      	ldr	r1, [sp, #28]
  404394:	2331      	movs	r3, #49	; 0x31
  404396:	3201      	adds	r2, #1
  404398:	9204      	str	r2, [sp, #16]
  40439a:	700b      	strb	r3, [r1, #0]
  40439c:	1c4d      	adds	r5, r1, #1
  40439e:	e709      	b.n	4041b4 <_dtoa_r+0x86c>
  4043a0:	9a04      	ldr	r2, [sp, #16]
  4043a2:	3201      	adds	r2, #1
  4043a4:	9204      	str	r2, [sp, #16]
  4043a6:	9a07      	ldr	r2, [sp, #28]
  4043a8:	2331      	movs	r3, #49	; 0x31
  4043aa:	7013      	strb	r3, [r2, #0]
  4043ac:	e588      	b.n	403ec0 <_dtoa_r+0x578>
  4043ae:	2301      	movs	r3, #1
  4043b0:	9309      	str	r3, [sp, #36]	; 0x24
  4043b2:	e5cd      	b.n	403f50 <_dtoa_r+0x608>
  4043b4:	f8dd 9014 	ldr.w	r9, [sp, #20]
  4043b8:	e491      	b.n	403cde <_dtoa_r+0x396>
  4043ba:	f1ba 0f00 	cmp.w	sl, #0
  4043be:	f47f ad04 	bne.w	403dca <_dtoa_r+0x482>
  4043c2:	f3cb 0313 	ubfx	r3, fp, #0, #20
  4043c6:	2b00      	cmp	r3, #0
  4043c8:	f040 813f 	bne.w	40464a <_dtoa_r+0xd02>
  4043cc:	f02b 4700 	bic.w	r7, fp, #2147483648	; 0x80000000
  4043d0:	0d3f      	lsrs	r7, r7, #20
  4043d2:	053f      	lsls	r7, r7, #20
  4043d4:	b137      	cbz	r7, 4043e4 <_dtoa_r+0xa9c>
  4043d6:	9b05      	ldr	r3, [sp, #20]
  4043d8:	3301      	adds	r3, #1
  4043da:	9305      	str	r3, [sp, #20]
  4043dc:	9b02      	ldr	r3, [sp, #8]
  4043de:	3301      	adds	r3, #1
  4043e0:	9302      	str	r3, [sp, #8]
  4043e2:	2701      	movs	r7, #1
  4043e4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  4043e6:	2001      	movs	r0, #1
  4043e8:	2b00      	cmp	r3, #0
  4043ea:	f43f acf8 	beq.w	403dde <_dtoa_r+0x496>
  4043ee:	e4ed      	b.n	403dcc <_dtoa_r+0x484>
  4043f0:	4640      	mov	r0, r8
  4043f2:	f002 fbc7 	bl	406b84 <__aeabi_i2d>
  4043f6:	4632      	mov	r2, r6
  4043f8:	463b      	mov	r3, r7
  4043fa:	f002 fc29 	bl	406c50 <__aeabi_dmul>
  4043fe:	2200      	movs	r2, #0
  404400:	4bbf      	ldr	r3, [pc, #764]	; (404700 <_dtoa_r+0xdb8>)
  404402:	f002 fa73 	bl	4068ec <__adddf3>
  404406:	4604      	mov	r4, r0
  404408:	f1a1 7550 	sub.w	r5, r1, #54525952	; 0x3400000
  40440c:	4630      	mov	r0, r6
  40440e:	4639      	mov	r1, r7
  404410:	2200      	movs	r2, #0
  404412:	4bbc      	ldr	r3, [pc, #752]	; (404704 <_dtoa_r+0xdbc>)
  404414:	f002 fa68 	bl	4068e8 <__aeabi_dsub>
  404418:	4622      	mov	r2, r4
  40441a:	462b      	mov	r3, r5
  40441c:	4606      	mov	r6, r0
  40441e:	460f      	mov	r7, r1
  404420:	f002 fea6 	bl	407170 <__aeabi_dcmpgt>
  404424:	4680      	mov	r8, r0
  404426:	2800      	cmp	r0, #0
  404428:	f040 8105 	bne.w	404636 <_dtoa_r+0xcee>
  40442c:	4622      	mov	r2, r4
  40442e:	f105 4300 	add.w	r3, r5, #2147483648	; 0x80000000
  404432:	4630      	mov	r0, r6
  404434:	4639      	mov	r1, r7
  404436:	f002 fe7d 	bl	407134 <__aeabi_dcmplt>
  40443a:	b108      	cbz	r0, 404440 <_dtoa_r+0xaf8>
  40443c:	4646      	mov	r6, r8
  40443e:	e6b5      	b.n	4041ac <_dtoa_r+0x864>
  404440:	e9dd ab0e 	ldrd	sl, fp, [sp, #56]	; 0x38
  404444:	f7ff bb89 	b.w	403b5a <_dtoa_r+0x212>
  404448:	9807      	ldr	r0, [sp, #28]
  40444a:	f7ff baae 	b.w	4039aa <_dtoa_r+0x62>
  40444e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  404450:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  404452:	970a      	str	r7, [sp, #40]	; 0x28
  404454:	1afb      	subs	r3, r7, r3
  404456:	441a      	add	r2, r3
  404458:	920b      	str	r2, [sp, #44]	; 0x2c
  40445a:	2700      	movs	r7, #0
  40445c:	e461      	b.n	403d22 <_dtoa_r+0x3da>
  40445e:	e9dd ab0e 	ldrd	sl, fp, [sp, #56]	; 0x38
  404462:	f04f 0802 	mov.w	r8, #2
  404466:	e5bb      	b.n	403fe0 <_dtoa_r+0x698>
  404468:	461c      	mov	r4, r3
  40446a:	2100      	movs	r1, #0
  40446c:	f8c9 1044 	str.w	r1, [r9, #68]	; 0x44
  404470:	e58a      	b.n	403f88 <_dtoa_r+0x640>
  404472:	2401      	movs	r4, #1
  404474:	9421      	str	r4, [sp, #132]	; 0x84
  404476:	940d      	str	r4, [sp, #52]	; 0x34
  404478:	9406      	str	r4, [sp, #24]
  40447a:	e7f6      	b.n	40446a <_dtoa_r+0xb22>
  40447c:	2a00      	cmp	r2, #0
  40447e:	46d0      	mov	r8, sl
  404480:	f8cd b014 	str.w	fp, [sp, #20]
  404484:	469a      	mov	sl, r3
  404486:	dd11      	ble.n	4044ac <_dtoa_r+0xb64>
  404488:	4621      	mov	r1, r4
  40448a:	2201      	movs	r2, #1
  40448c:	4648      	mov	r0, r9
  40448e:	f001 fc31 	bl	405cf4 <__lshift>
  404492:	4641      	mov	r1, r8
  404494:	4604      	mov	r4, r0
  404496:	f001 fc85 	bl	405da4 <__mcmp>
  40449a:	2800      	cmp	r0, #0
  40449c:	f340 8149 	ble.w	404732 <_dtoa_r+0xdea>
  4044a0:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
  4044a4:	f000 8106 	beq.w	4046b4 <_dtoa_r+0xd6c>
  4044a8:	f105 0a31 	add.w	sl, r5, #49	; 0x31
  4044ac:	46b3      	mov	fp, r6
  4044ae:	f887 a000 	strb.w	sl, [r7]
  4044b2:	1c7d      	adds	r5, r7, #1
  4044b4:	9e05      	ldr	r6, [sp, #20]
  4044b6:	9408      	str	r4, [sp, #32]
  4044b8:	e502      	b.n	403ec0 <_dtoa_r+0x578>
  4044ba:	d104      	bne.n	4044c6 <_dtoa_r+0xb7e>
  4044bc:	f01a 0f01 	tst.w	sl, #1
  4044c0:	d001      	beq.n	4044c6 <_dtoa_r+0xb7e>
  4044c2:	e4ed      	b.n	403ea0 <_dtoa_r+0x558>
  4044c4:	4615      	mov	r5, r2
  4044c6:	f815 3c01 	ldrb.w	r3, [r5, #-1]
  4044ca:	2b30      	cmp	r3, #48	; 0x30
  4044cc:	f105 32ff 	add.w	r2, r5, #4294967295
  4044d0:	d0f8      	beq.n	4044c4 <_dtoa_r+0xb7c>
  4044d2:	e4f5      	b.n	403ec0 <_dtoa_r+0x578>
  4044d4:	9b04      	ldr	r3, [sp, #16]
  4044d6:	425c      	negs	r4, r3
  4044d8:	2c00      	cmp	r4, #0
  4044da:	f000 80bf 	beq.w	40465c <_dtoa_r+0xd14>
  4044de:	4b8a      	ldr	r3, [pc, #552]	; (404708 <_dtoa_r+0xdc0>)
  4044e0:	f004 020f 	and.w	r2, r4, #15
  4044e4:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  4044e8:	e9d3 2300 	ldrd	r2, r3, [r3]
  4044ec:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
  4044f0:	f002 fbae 	bl	406c50 <__aeabi_dmul>
  4044f4:	1124      	asrs	r4, r4, #4
  4044f6:	4606      	mov	r6, r0
  4044f8:	460f      	mov	r7, r1
  4044fa:	f000 812a 	beq.w	404752 <_dtoa_r+0xe0a>
  4044fe:	4d83      	ldr	r5, [pc, #524]	; (40470c <_dtoa_r+0xdc4>)
  404500:	f04f 0802 	mov.w	r8, #2
  404504:	07e2      	lsls	r2, r4, #31
  404506:	d509      	bpl.n	40451c <_dtoa_r+0xbd4>
  404508:	4630      	mov	r0, r6
  40450a:	4639      	mov	r1, r7
  40450c:	e9d5 2300 	ldrd	r2, r3, [r5]
  404510:	f002 fb9e 	bl	406c50 <__aeabi_dmul>
  404514:	f108 0801 	add.w	r8, r8, #1
  404518:	4606      	mov	r6, r0
  40451a:	460f      	mov	r7, r1
  40451c:	1064      	asrs	r4, r4, #1
  40451e:	f105 0508 	add.w	r5, r5, #8
  404522:	d1ef      	bne.n	404504 <_dtoa_r+0xbbc>
  404524:	e576      	b.n	404014 <_dtoa_r+0x6cc>
  404526:	9907      	ldr	r1, [sp, #28]
  404528:	2230      	movs	r2, #48	; 0x30
  40452a:	700a      	strb	r2, [r1, #0]
  40452c:	9a04      	ldr	r2, [sp, #16]
  40452e:	f815 4c01 	ldrb.w	r4, [r5, #-1]
  404532:	3201      	adds	r2, #1
  404534:	9204      	str	r2, [sp, #16]
  404536:	f7ff bbd0 	b.w	403cda <_dtoa_r+0x392>
  40453a:	6871      	ldr	r1, [r6, #4]
  40453c:	4648      	mov	r0, r9
  40453e:	f001 fa29 	bl	405994 <_Balloc>
  404542:	6933      	ldr	r3, [r6, #16]
  404544:	1c9a      	adds	r2, r3, #2
  404546:	4605      	mov	r5, r0
  404548:	0092      	lsls	r2, r2, #2
  40454a:	f106 010c 	add.w	r1, r6, #12
  40454e:	300c      	adds	r0, #12
  404550:	f001 f91e 	bl	405790 <memcpy>
  404554:	4629      	mov	r1, r5
  404556:	2201      	movs	r2, #1
  404558:	4648      	mov	r0, r9
  40455a:	f001 fbcb 	bl	405cf4 <__lshift>
  40455e:	9005      	str	r0, [sp, #20]
  404560:	e670      	b.n	404244 <_dtoa_r+0x8fc>
  404562:	2b39      	cmp	r3, #57	; 0x39
  404564:	f8cd b014 	str.w	fp, [sp, #20]
  404568:	46d0      	mov	r8, sl
  40456a:	f000 80a3 	beq.w	4046b4 <_dtoa_r+0xd6c>
  40456e:	f103 0a01 	add.w	sl, r3, #1
  404572:	46b3      	mov	fp, r6
  404574:	f887 a000 	strb.w	sl, [r7]
  404578:	1c7d      	adds	r5, r7, #1
  40457a:	9e05      	ldr	r6, [sp, #20]
  40457c:	9408      	str	r4, [sp, #32]
  40457e:	e49f      	b.n	403ec0 <_dtoa_r+0x578>
  404580:	465a      	mov	r2, fp
  404582:	46d0      	mov	r8, sl
  404584:	46b3      	mov	fp, r6
  404586:	469a      	mov	sl, r3
  404588:	4616      	mov	r6, r2
  40458a:	e47d      	b.n	403e88 <_dtoa_r+0x540>
  40458c:	495e      	ldr	r1, [pc, #376]	; (404708 <_dtoa_r+0xdc0>)
  40458e:	f108 3aff 	add.w	sl, r8, #4294967295
  404592:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
  404596:	4622      	mov	r2, r4
  404598:	462b      	mov	r3, r5
  40459a:	e9d1 0100 	ldrd	r0, r1, [r1]
  40459e:	f002 fb57 	bl	406c50 <__aeabi_dmul>
  4045a2:	e9cd 0112 	strd	r0, r1, [sp, #72]	; 0x48
  4045a6:	4639      	mov	r1, r7
  4045a8:	4630      	mov	r0, r6
  4045aa:	f002 fe01 	bl	4071b0 <__aeabi_d2iz>
  4045ae:	4604      	mov	r4, r0
  4045b0:	f002 fae8 	bl	406b84 <__aeabi_i2d>
  4045b4:	4602      	mov	r2, r0
  4045b6:	460b      	mov	r3, r1
  4045b8:	4630      	mov	r0, r6
  4045ba:	4639      	mov	r1, r7
  4045bc:	f002 f994 	bl	4068e8 <__aeabi_dsub>
  4045c0:	9a07      	ldr	r2, [sp, #28]
  4045c2:	3430      	adds	r4, #48	; 0x30
  4045c4:	f1b8 0f01 	cmp.w	r8, #1
  4045c8:	4606      	mov	r6, r0
  4045ca:	460f      	mov	r7, r1
  4045cc:	7014      	strb	r4, [r2, #0]
  4045ce:	f102 0501 	add.w	r5, r2, #1
  4045d2:	d01e      	beq.n	404612 <_dtoa_r+0xcca>
  4045d4:	9b07      	ldr	r3, [sp, #28]
  4045d6:	eb03 0b08 	add.w	fp, r3, r8
  4045da:	46a8      	mov	r8, r5
  4045dc:	2200      	movs	r2, #0
  4045de:	4b4c      	ldr	r3, [pc, #304]	; (404710 <_dtoa_r+0xdc8>)
  4045e0:	4630      	mov	r0, r6
  4045e2:	4639      	mov	r1, r7
  4045e4:	f002 fb34 	bl	406c50 <__aeabi_dmul>
  4045e8:	460f      	mov	r7, r1
  4045ea:	4606      	mov	r6, r0
  4045ec:	f002 fde0 	bl	4071b0 <__aeabi_d2iz>
  4045f0:	4604      	mov	r4, r0
  4045f2:	f002 fac7 	bl	406b84 <__aeabi_i2d>
  4045f6:	3430      	adds	r4, #48	; 0x30
  4045f8:	4602      	mov	r2, r0
  4045fa:	460b      	mov	r3, r1
  4045fc:	4630      	mov	r0, r6
  4045fe:	4639      	mov	r1, r7
  404600:	f002 f972 	bl	4068e8 <__aeabi_dsub>
  404604:	f808 4b01 	strb.w	r4, [r8], #1
  404608:	45c3      	cmp	fp, r8
  40460a:	4606      	mov	r6, r0
  40460c:	460f      	mov	r7, r1
  40460e:	d1e5      	bne.n	4045dc <_dtoa_r+0xc94>
  404610:	4455      	add	r5, sl
  404612:	2200      	movs	r2, #0
  404614:	4b3f      	ldr	r3, [pc, #252]	; (404714 <_dtoa_r+0xdcc>)
  404616:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
  40461a:	f002 f967 	bl	4068ec <__adddf3>
  40461e:	4632      	mov	r2, r6
  404620:	463b      	mov	r3, r7
  404622:	f002 fd87 	bl	407134 <__aeabi_dcmplt>
  404626:	2800      	cmp	r0, #0
  404628:	d04c      	beq.n	4046c4 <_dtoa_r+0xd7c>
  40462a:	9b11      	ldr	r3, [sp, #68]	; 0x44
  40462c:	9304      	str	r3, [sp, #16]
  40462e:	f815 4c01 	ldrb.w	r4, [r5, #-1]
  404632:	f7ff bb46 	b.w	403cc2 <_dtoa_r+0x37a>
  404636:	f04f 0800 	mov.w	r8, #0
  40463a:	4646      	mov	r6, r8
  40463c:	e6a8      	b.n	404390 <_dtoa_r+0xa48>
  40463e:	9b05      	ldr	r3, [sp, #20]
  404640:	9a06      	ldr	r2, [sp, #24]
  404642:	1a9d      	subs	r5, r3, r2
  404644:	2300      	movs	r3, #0
  404646:	f7ff bb72 	b.w	403d2e <_dtoa_r+0x3e6>
  40464a:	2700      	movs	r7, #0
  40464c:	e6ca      	b.n	4043e4 <_dtoa_r+0xa9c>
  40464e:	9b14      	ldr	r3, [sp, #80]	; 0x50
  404650:	9f0a      	ldr	r7, [sp, #40]	; 0x28
  404652:	9d05      	ldr	r5, [sp, #20]
  404654:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
  404658:	f7ff bb69 	b.w	403d2e <_dtoa_r+0x3e6>
  40465c:	e9dd 670e 	ldrd	r6, r7, [sp, #56]	; 0x38
  404660:	f04f 0802 	mov.w	r8, #2
  404664:	e4d6      	b.n	404014 <_dtoa_r+0x6cc>
  404666:	9408      	str	r4, [sp, #32]
  404668:	e5a0      	b.n	4041ac <_dtoa_r+0x864>
  40466a:	9b06      	ldr	r3, [sp, #24]
  40466c:	2b00      	cmp	r3, #0
  40466e:	f43f aebf 	beq.w	4043f0 <_dtoa_r+0xaa8>
  404672:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  404674:	2b00      	cmp	r3, #0
  404676:	f77f aee3 	ble.w	404440 <_dtoa_r+0xaf8>
  40467a:	2200      	movs	r2, #0
  40467c:	4b24      	ldr	r3, [pc, #144]	; (404710 <_dtoa_r+0xdc8>)
  40467e:	4630      	mov	r0, r6
  404680:	4639      	mov	r1, r7
  404682:	f002 fae5 	bl	406c50 <__aeabi_dmul>
  404686:	4606      	mov	r6, r0
  404688:	460f      	mov	r7, r1
  40468a:	f108 0001 	add.w	r0, r8, #1
  40468e:	f002 fa79 	bl	406b84 <__aeabi_i2d>
  404692:	4632      	mov	r2, r6
  404694:	463b      	mov	r3, r7
  404696:	f002 fadb 	bl	406c50 <__aeabi_dmul>
  40469a:	2200      	movs	r2, #0
  40469c:	4b18      	ldr	r3, [pc, #96]	; (404700 <_dtoa_r+0xdb8>)
  40469e:	f002 f925 	bl	4068ec <__adddf3>
  4046a2:	9a04      	ldr	r2, [sp, #16]
  4046a4:	f8dd 8034 	ldr.w	r8, [sp, #52]	; 0x34
  4046a8:	3a01      	subs	r2, #1
  4046aa:	4604      	mov	r4, r0
  4046ac:	f1a1 7550 	sub.w	r5, r1, #54525952	; 0x3400000
  4046b0:	9211      	str	r2, [sp, #68]	; 0x44
  4046b2:	e4d0      	b.n	404056 <_dtoa_r+0x70e>
  4046b4:	2239      	movs	r2, #57	; 0x39
  4046b6:	46b3      	mov	fp, r6
  4046b8:	9408      	str	r4, [sp, #32]
  4046ba:	9e05      	ldr	r6, [sp, #20]
  4046bc:	703a      	strb	r2, [r7, #0]
  4046be:	1c7d      	adds	r5, r7, #1
  4046c0:	f7ff bbf0 	b.w	403ea4 <_dtoa_r+0x55c>
  4046c4:	e9dd 2312 	ldrd	r2, r3, [sp, #72]	; 0x48
  4046c8:	2000      	movs	r0, #0
  4046ca:	4912      	ldr	r1, [pc, #72]	; (404714 <_dtoa_r+0xdcc>)
  4046cc:	f002 f90c 	bl	4068e8 <__aeabi_dsub>
  4046d0:	4632      	mov	r2, r6
  4046d2:	463b      	mov	r3, r7
  4046d4:	f002 fd4c 	bl	407170 <__aeabi_dcmpgt>
  4046d8:	b908      	cbnz	r0, 4046de <_dtoa_r+0xd96>
  4046da:	e6b1      	b.n	404440 <_dtoa_r+0xaf8>
  4046dc:	4615      	mov	r5, r2
  4046de:	f815 3c01 	ldrb.w	r3, [r5, #-1]
  4046e2:	2b30      	cmp	r3, #48	; 0x30
  4046e4:	f105 32ff 	add.w	r2, r5, #4294967295
  4046e8:	d0f8      	beq.n	4046dc <_dtoa_r+0xd94>
  4046ea:	e530      	b.n	40414e <_dtoa_r+0x806>
  4046ec:	9b11      	ldr	r3, [sp, #68]	; 0x44
  4046ee:	9304      	str	r3, [sp, #16]
  4046f0:	f7ff bae7 	b.w	403cc2 <_dtoa_r+0x37a>
  4046f4:	f1ba 0f00 	cmp.w	sl, #0
  4046f8:	f47f ad7a 	bne.w	4041f0 <_dtoa_r+0x8a8>
  4046fc:	e661      	b.n	4043c2 <_dtoa_r+0xa7a>
  4046fe:	bf00      	nop
  404700:	401c0000 	.word	0x401c0000
  404704:	40140000 	.word	0x40140000
  404708:	00407df8 	.word	0x00407df8
  40470c:	00407ec0 	.word	0x00407ec0
  404710:	40240000 	.word	0x40240000
  404714:	3fe00000 	.word	0x3fe00000
  404718:	2b39      	cmp	r3, #57	; 0x39
  40471a:	f8cd b014 	str.w	fp, [sp, #20]
  40471e:	46d0      	mov	r8, sl
  404720:	f8dd b008 	ldr.w	fp, [sp, #8]
  404724:	469a      	mov	sl, r3
  404726:	d0c5      	beq.n	4046b4 <_dtoa_r+0xd6c>
  404728:	f1bb 0f00 	cmp.w	fp, #0
  40472c:	f73f aebc 	bgt.w	4044a8 <_dtoa_r+0xb60>
  404730:	e6bc      	b.n	4044ac <_dtoa_r+0xb64>
  404732:	f47f aebb 	bne.w	4044ac <_dtoa_r+0xb64>
  404736:	f01a 0f01 	tst.w	sl, #1
  40473a:	f43f aeb7 	beq.w	4044ac <_dtoa_r+0xb64>
  40473e:	e6af      	b.n	4044a0 <_dtoa_r+0xb58>
  404740:	f04f 0800 	mov.w	r8, #0
  404744:	4646      	mov	r6, r8
  404746:	e531      	b.n	4041ac <_dtoa_r+0x864>
  404748:	9b20      	ldr	r3, [sp, #128]	; 0x80
  40474a:	2b02      	cmp	r3, #2
  40474c:	dc21      	bgt.n	404792 <_dtoa_r+0xe4a>
  40474e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  404750:	e604      	b.n	40435c <_dtoa_r+0xa14>
  404752:	f04f 0802 	mov.w	r8, #2
  404756:	e45d      	b.n	404014 <_dtoa_r+0x6cc>
  404758:	9b20      	ldr	r3, [sp, #128]	; 0x80
  40475a:	2b02      	cmp	r3, #2
  40475c:	dc19      	bgt.n	404792 <_dtoa_r+0xe4a>
  40475e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  404760:	e563      	b.n	40422a <_dtoa_r+0x8e2>
  404762:	2400      	movs	r4, #0
  404764:	f8c9 4044 	str.w	r4, [r9, #68]	; 0x44
  404768:	4621      	mov	r1, r4
  40476a:	4648      	mov	r0, r9
  40476c:	f001 f912 	bl	405994 <_Balloc>
  404770:	f04f 33ff 	mov.w	r3, #4294967295
  404774:	9306      	str	r3, [sp, #24]
  404776:	930d      	str	r3, [sp, #52]	; 0x34
  404778:	2301      	movs	r3, #1
  40477a:	9007      	str	r0, [sp, #28]
  40477c:	9421      	str	r4, [sp, #132]	; 0x84
  40477e:	f8c9 0040 	str.w	r0, [r9, #64]	; 0x40
  404782:	9309      	str	r3, [sp, #36]	; 0x24
  404784:	f7ff b9e9 	b.w	403b5a <_dtoa_r+0x212>
  404788:	f43f ab3d 	beq.w	403e06 <_dtoa_r+0x4be>
  40478c:	f1c0 003c 	rsb	r0, r0, #60	; 0x3c
  404790:	e522      	b.n	4041d8 <_dtoa_r+0x890>
  404792:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  404794:	9306      	str	r3, [sp, #24]
  404796:	e5e9      	b.n	40436c <_dtoa_r+0xa24>
  404798:	2501      	movs	r5, #1
  40479a:	f7ff b9a8 	b.w	403aee <_dtoa_r+0x1a6>
  40479e:	bf00      	nop

004047a0 <__sflush_r>:
  4047a0:	f9b1 300c 	ldrsh.w	r3, [r1, #12]
  4047a4:	b29a      	uxth	r2, r3
  4047a6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4047aa:	460d      	mov	r5, r1
  4047ac:	0711      	lsls	r1, r2, #28
  4047ae:	4680      	mov	r8, r0
  4047b0:	d43c      	bmi.n	40482c <__sflush_r+0x8c>
  4047b2:	686a      	ldr	r2, [r5, #4]
  4047b4:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
  4047b8:	2a00      	cmp	r2, #0
  4047ba:	81ab      	strh	r3, [r5, #12]
  4047bc:	dd73      	ble.n	4048a6 <__sflush_r+0x106>
  4047be:	6aac      	ldr	r4, [r5, #40]	; 0x28
  4047c0:	2c00      	cmp	r4, #0
  4047c2:	d04b      	beq.n	40485c <__sflush_r+0xbc>
  4047c4:	b29b      	uxth	r3, r3
  4047c6:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
  4047ca:	2100      	movs	r1, #0
  4047cc:	b292      	uxth	r2, r2
  4047ce:	f8d8 6000 	ldr.w	r6, [r8]
  4047d2:	f8c8 1000 	str.w	r1, [r8]
  4047d6:	2a00      	cmp	r2, #0
  4047d8:	d069      	beq.n	4048ae <__sflush_r+0x10e>
  4047da:	6d2a      	ldr	r2, [r5, #80]	; 0x50
  4047dc:	075f      	lsls	r7, r3, #29
  4047de:	d505      	bpl.n	4047ec <__sflush_r+0x4c>
  4047e0:	6869      	ldr	r1, [r5, #4]
  4047e2:	6b2b      	ldr	r3, [r5, #48]	; 0x30
  4047e4:	1a52      	subs	r2, r2, r1
  4047e6:	b10b      	cbz	r3, 4047ec <__sflush_r+0x4c>
  4047e8:	6beb      	ldr	r3, [r5, #60]	; 0x3c
  4047ea:	1ad2      	subs	r2, r2, r3
  4047ec:	2300      	movs	r3, #0
  4047ee:	69e9      	ldr	r1, [r5, #28]
  4047f0:	4640      	mov	r0, r8
  4047f2:	47a0      	blx	r4
  4047f4:	1c44      	adds	r4, r0, #1
  4047f6:	d03c      	beq.n	404872 <__sflush_r+0xd2>
  4047f8:	f9b5 300c 	ldrsh.w	r3, [r5, #12]
  4047fc:	692a      	ldr	r2, [r5, #16]
  4047fe:	602a      	str	r2, [r5, #0]
  404800:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
  404804:	2200      	movs	r2, #0
  404806:	81ab      	strh	r3, [r5, #12]
  404808:	04db      	lsls	r3, r3, #19
  40480a:	606a      	str	r2, [r5, #4]
  40480c:	d449      	bmi.n	4048a2 <__sflush_r+0x102>
  40480e:	6b29      	ldr	r1, [r5, #48]	; 0x30
  404810:	f8c8 6000 	str.w	r6, [r8]
  404814:	b311      	cbz	r1, 40485c <__sflush_r+0xbc>
  404816:	f105 0340 	add.w	r3, r5, #64	; 0x40
  40481a:	4299      	cmp	r1, r3
  40481c:	d002      	beq.n	404824 <__sflush_r+0x84>
  40481e:	4640      	mov	r0, r8
  404820:	f000 f974 	bl	404b0c <_free_r>
  404824:	2000      	movs	r0, #0
  404826:	6328      	str	r0, [r5, #48]	; 0x30
  404828:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40482c:	692e      	ldr	r6, [r5, #16]
  40482e:	b1ae      	cbz	r6, 40485c <__sflush_r+0xbc>
  404830:	682c      	ldr	r4, [r5, #0]
  404832:	602e      	str	r6, [r5, #0]
  404834:	0790      	lsls	r0, r2, #30
  404836:	bf0c      	ite	eq
  404838:	696b      	ldreq	r3, [r5, #20]
  40483a:	2300      	movne	r3, #0
  40483c:	1ba4      	subs	r4, r4, r6
  40483e:	60ab      	str	r3, [r5, #8]
  404840:	e00a      	b.n	404858 <__sflush_r+0xb8>
  404842:	4623      	mov	r3, r4
  404844:	4632      	mov	r2, r6
  404846:	6a6f      	ldr	r7, [r5, #36]	; 0x24
  404848:	69e9      	ldr	r1, [r5, #28]
  40484a:	4640      	mov	r0, r8
  40484c:	47b8      	blx	r7
  40484e:	2800      	cmp	r0, #0
  404850:	eba4 0400 	sub.w	r4, r4, r0
  404854:	4406      	add	r6, r0
  404856:	dd04      	ble.n	404862 <__sflush_r+0xc2>
  404858:	2c00      	cmp	r4, #0
  40485a:	dcf2      	bgt.n	404842 <__sflush_r+0xa2>
  40485c:	2000      	movs	r0, #0
  40485e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  404862:	89ab      	ldrh	r3, [r5, #12]
  404864:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  404868:	81ab      	strh	r3, [r5, #12]
  40486a:	f04f 30ff 	mov.w	r0, #4294967295
  40486e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  404872:	f8d8 2000 	ldr.w	r2, [r8]
  404876:	2a1d      	cmp	r2, #29
  404878:	d8f3      	bhi.n	404862 <__sflush_r+0xc2>
  40487a:	4b1a      	ldr	r3, [pc, #104]	; (4048e4 <__sflush_r+0x144>)
  40487c:	40d3      	lsrs	r3, r2
  40487e:	f003 0301 	and.w	r3, r3, #1
  404882:	f083 0401 	eor.w	r4, r3, #1
  404886:	2b00      	cmp	r3, #0
  404888:	d0eb      	beq.n	404862 <__sflush_r+0xc2>
  40488a:	f9b5 300c 	ldrsh.w	r3, [r5, #12]
  40488e:	6929      	ldr	r1, [r5, #16]
  404890:	6029      	str	r1, [r5, #0]
  404892:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
  404896:	04d9      	lsls	r1, r3, #19
  404898:	606c      	str	r4, [r5, #4]
  40489a:	81ab      	strh	r3, [r5, #12]
  40489c:	d5b7      	bpl.n	40480e <__sflush_r+0x6e>
  40489e:	2a00      	cmp	r2, #0
  4048a0:	d1b5      	bne.n	40480e <__sflush_r+0x6e>
  4048a2:	6528      	str	r0, [r5, #80]	; 0x50
  4048a4:	e7b3      	b.n	40480e <__sflush_r+0x6e>
  4048a6:	6bea      	ldr	r2, [r5, #60]	; 0x3c
  4048a8:	2a00      	cmp	r2, #0
  4048aa:	dc88      	bgt.n	4047be <__sflush_r+0x1e>
  4048ac:	e7d6      	b.n	40485c <__sflush_r+0xbc>
  4048ae:	2301      	movs	r3, #1
  4048b0:	69e9      	ldr	r1, [r5, #28]
  4048b2:	4640      	mov	r0, r8
  4048b4:	47a0      	blx	r4
  4048b6:	1c43      	adds	r3, r0, #1
  4048b8:	4602      	mov	r2, r0
  4048ba:	d002      	beq.n	4048c2 <__sflush_r+0x122>
  4048bc:	89ab      	ldrh	r3, [r5, #12]
  4048be:	6aac      	ldr	r4, [r5, #40]	; 0x28
  4048c0:	e78c      	b.n	4047dc <__sflush_r+0x3c>
  4048c2:	f8d8 3000 	ldr.w	r3, [r8]
  4048c6:	2b00      	cmp	r3, #0
  4048c8:	d0f8      	beq.n	4048bc <__sflush_r+0x11c>
  4048ca:	2b1d      	cmp	r3, #29
  4048cc:	d001      	beq.n	4048d2 <__sflush_r+0x132>
  4048ce:	2b16      	cmp	r3, #22
  4048d0:	d102      	bne.n	4048d8 <__sflush_r+0x138>
  4048d2:	f8c8 6000 	str.w	r6, [r8]
  4048d6:	e7c1      	b.n	40485c <__sflush_r+0xbc>
  4048d8:	89ab      	ldrh	r3, [r5, #12]
  4048da:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  4048de:	81ab      	strh	r3, [r5, #12]
  4048e0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4048e4:	20400001 	.word	0x20400001

004048e8 <_fflush_r>:
  4048e8:	b510      	push	{r4, lr}
  4048ea:	4604      	mov	r4, r0
  4048ec:	b082      	sub	sp, #8
  4048ee:	b108      	cbz	r0, 4048f4 <_fflush_r+0xc>
  4048f0:	6b83      	ldr	r3, [r0, #56]	; 0x38
  4048f2:	b153      	cbz	r3, 40490a <_fflush_r+0x22>
  4048f4:	f9b1 000c 	ldrsh.w	r0, [r1, #12]
  4048f8:	b908      	cbnz	r0, 4048fe <_fflush_r+0x16>
  4048fa:	b002      	add	sp, #8
  4048fc:	bd10      	pop	{r4, pc}
  4048fe:	4620      	mov	r0, r4
  404900:	b002      	add	sp, #8
  404902:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  404906:	f7ff bf4b 	b.w	4047a0 <__sflush_r>
  40490a:	9101      	str	r1, [sp, #4]
  40490c:	f000 f892 	bl	404a34 <__sinit>
  404910:	9901      	ldr	r1, [sp, #4]
  404912:	e7ef      	b.n	4048f4 <_fflush_r+0xc>

00404914 <fflush>:
  404914:	b120      	cbz	r0, 404920 <fflush+0xc>
  404916:	4b05      	ldr	r3, [pc, #20]	; (40492c <fflush+0x18>)
  404918:	4601      	mov	r1, r0
  40491a:	6818      	ldr	r0, [r3, #0]
  40491c:	f7ff bfe4 	b.w	4048e8 <_fflush_r>
  404920:	4b03      	ldr	r3, [pc, #12]	; (404930 <fflush+0x1c>)
  404922:	4904      	ldr	r1, [pc, #16]	; (404934 <fflush+0x20>)
  404924:	6818      	ldr	r0, [r3, #0]
  404926:	f000 bb81 	b.w	40502c <_fwalk_reent>
  40492a:	bf00      	nop
  40492c:	20000460 	.word	0x20000460
  404930:	00407d6c 	.word	0x00407d6c
  404934:	004048e9 	.word	0x004048e9

00404938 <_cleanup_r>:
  404938:	4901      	ldr	r1, [pc, #4]	; (404940 <_cleanup_r+0x8>)
  40493a:	f000 bb77 	b.w	40502c <_fwalk_reent>
  40493e:	bf00      	nop
  404940:	004067b9 	.word	0x004067b9

00404944 <__sinit.part.1>:
  404944:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  404948:	4b35      	ldr	r3, [pc, #212]	; (404a20 <__sinit.part.1+0xdc>)
  40494a:	6845      	ldr	r5, [r0, #4]
  40494c:	63c3      	str	r3, [r0, #60]	; 0x3c
  40494e:	2400      	movs	r4, #0
  404950:	4607      	mov	r7, r0
  404952:	f500 723b 	add.w	r2, r0, #748	; 0x2ec
  404956:	2304      	movs	r3, #4
  404958:	2103      	movs	r1, #3
  40495a:	f8c0 12e4 	str.w	r1, [r0, #740]	; 0x2e4
  40495e:	f8c0 22e8 	str.w	r2, [r0, #744]	; 0x2e8
  404962:	f8c0 42e0 	str.w	r4, [r0, #736]	; 0x2e0
  404966:	b083      	sub	sp, #12
  404968:	602c      	str	r4, [r5, #0]
  40496a:	606c      	str	r4, [r5, #4]
  40496c:	60ac      	str	r4, [r5, #8]
  40496e:	666c      	str	r4, [r5, #100]	; 0x64
  404970:	81ec      	strh	r4, [r5, #14]
  404972:	612c      	str	r4, [r5, #16]
  404974:	616c      	str	r4, [r5, #20]
  404976:	61ac      	str	r4, [r5, #24]
  404978:	81ab      	strh	r3, [r5, #12]
  40497a:	4621      	mov	r1, r4
  40497c:	f105 005c 	add.w	r0, r5, #92	; 0x5c
  404980:	2208      	movs	r2, #8
  404982:	f7fd f99f 	bl	401cc4 <memset>
  404986:	68be      	ldr	r6, [r7, #8]
  404988:	f8df b098 	ldr.w	fp, [pc, #152]	; 404a24 <__sinit.part.1+0xe0>
  40498c:	f8df a098 	ldr.w	sl, [pc, #152]	; 404a28 <__sinit.part.1+0xe4>
  404990:	f8df 9098 	ldr.w	r9, [pc, #152]	; 404a2c <__sinit.part.1+0xe8>
  404994:	f8df 8098 	ldr.w	r8, [pc, #152]	; 404a30 <__sinit.part.1+0xec>
  404998:	f8c5 b020 	str.w	fp, [r5, #32]
  40499c:	2301      	movs	r3, #1
  40499e:	2209      	movs	r2, #9
  4049a0:	f8c5 a024 	str.w	sl, [r5, #36]	; 0x24
  4049a4:	f8c5 9028 	str.w	r9, [r5, #40]	; 0x28
  4049a8:	f8c5 802c 	str.w	r8, [r5, #44]	; 0x2c
  4049ac:	61ed      	str	r5, [r5, #28]
  4049ae:	4621      	mov	r1, r4
  4049b0:	81f3      	strh	r3, [r6, #14]
  4049b2:	81b2      	strh	r2, [r6, #12]
  4049b4:	f106 005c 	add.w	r0, r6, #92	; 0x5c
  4049b8:	6034      	str	r4, [r6, #0]
  4049ba:	6074      	str	r4, [r6, #4]
  4049bc:	60b4      	str	r4, [r6, #8]
  4049be:	6674      	str	r4, [r6, #100]	; 0x64
  4049c0:	6134      	str	r4, [r6, #16]
  4049c2:	6174      	str	r4, [r6, #20]
  4049c4:	61b4      	str	r4, [r6, #24]
  4049c6:	2208      	movs	r2, #8
  4049c8:	9301      	str	r3, [sp, #4]
  4049ca:	f7fd f97b 	bl	401cc4 <memset>
  4049ce:	68fd      	ldr	r5, [r7, #12]
  4049d0:	61f6      	str	r6, [r6, #28]
  4049d2:	2012      	movs	r0, #18
  4049d4:	2202      	movs	r2, #2
  4049d6:	f8c6 b020 	str.w	fp, [r6, #32]
  4049da:	f8c6 a024 	str.w	sl, [r6, #36]	; 0x24
  4049de:	f8c6 9028 	str.w	r9, [r6, #40]	; 0x28
  4049e2:	f8c6 802c 	str.w	r8, [r6, #44]	; 0x2c
  4049e6:	4621      	mov	r1, r4
  4049e8:	81a8      	strh	r0, [r5, #12]
  4049ea:	81ea      	strh	r2, [r5, #14]
  4049ec:	602c      	str	r4, [r5, #0]
  4049ee:	606c      	str	r4, [r5, #4]
  4049f0:	60ac      	str	r4, [r5, #8]
  4049f2:	666c      	str	r4, [r5, #100]	; 0x64
  4049f4:	612c      	str	r4, [r5, #16]
  4049f6:	616c      	str	r4, [r5, #20]
  4049f8:	61ac      	str	r4, [r5, #24]
  4049fa:	f105 005c 	add.w	r0, r5, #92	; 0x5c
  4049fe:	2208      	movs	r2, #8
  404a00:	f7fd f960 	bl	401cc4 <memset>
  404a04:	9b01      	ldr	r3, [sp, #4]
  404a06:	61ed      	str	r5, [r5, #28]
  404a08:	f8c5 b020 	str.w	fp, [r5, #32]
  404a0c:	f8c5 a024 	str.w	sl, [r5, #36]	; 0x24
  404a10:	f8c5 9028 	str.w	r9, [r5, #40]	; 0x28
  404a14:	f8c5 802c 	str.w	r8, [r5, #44]	; 0x2c
  404a18:	63bb      	str	r3, [r7, #56]	; 0x38
  404a1a:	b003      	add	sp, #12
  404a1c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404a20:	00404939 	.word	0x00404939
  404a24:	004064dd 	.word	0x004064dd
  404a28:	00406501 	.word	0x00406501
  404a2c:	0040653d 	.word	0x0040653d
  404a30:	0040655d 	.word	0x0040655d

00404a34 <__sinit>:
  404a34:	6b83      	ldr	r3, [r0, #56]	; 0x38
  404a36:	b103      	cbz	r3, 404a3a <__sinit+0x6>
  404a38:	4770      	bx	lr
  404a3a:	f7ff bf83 	b.w	404944 <__sinit.part.1>
  404a3e:	bf00      	nop

00404a40 <__sfp_lock_acquire>:
  404a40:	4770      	bx	lr
  404a42:	bf00      	nop

00404a44 <__sfp_lock_release>:
  404a44:	4770      	bx	lr
  404a46:	bf00      	nop

00404a48 <__libc_fini_array>:
  404a48:	b538      	push	{r3, r4, r5, lr}
  404a4a:	4d07      	ldr	r5, [pc, #28]	; (404a68 <__libc_fini_array+0x20>)
  404a4c:	4c07      	ldr	r4, [pc, #28]	; (404a6c <__libc_fini_array+0x24>)
  404a4e:	1b2c      	subs	r4, r5, r4
  404a50:	10a4      	asrs	r4, r4, #2
  404a52:	d005      	beq.n	404a60 <__libc_fini_array+0x18>
  404a54:	3c01      	subs	r4, #1
  404a56:	f855 3d04 	ldr.w	r3, [r5, #-4]!
  404a5a:	4798      	blx	r3
  404a5c:	2c00      	cmp	r4, #0
  404a5e:	d1f9      	bne.n	404a54 <__libc_fini_array+0xc>
  404a60:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  404a64:	f003 ba50 	b.w	407f08 <_fini>
  404a68:	00407f18 	.word	0x00407f18
  404a6c:	00407f14 	.word	0x00407f14

00404a70 <_malloc_trim_r>:
  404a70:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  404a72:	4f23      	ldr	r7, [pc, #140]	; (404b00 <_malloc_trim_r+0x90>)
  404a74:	460c      	mov	r4, r1
  404a76:	4606      	mov	r6, r0
  404a78:	f000 ff88 	bl	40598c <__malloc_lock>
  404a7c:	68bb      	ldr	r3, [r7, #8]
  404a7e:	685d      	ldr	r5, [r3, #4]
  404a80:	f025 0503 	bic.w	r5, r5, #3
  404a84:	1b29      	subs	r1, r5, r4
  404a86:	f601 71ef 	addw	r1, r1, #4079	; 0xfef
  404a8a:	f421 617f 	bic.w	r1, r1, #4080	; 0xff0
  404a8e:	f021 010f 	bic.w	r1, r1, #15
  404a92:	f5a1 5480 	sub.w	r4, r1, #4096	; 0x1000
  404a96:	f5b4 5f80 	cmp.w	r4, #4096	; 0x1000
  404a9a:	db07      	blt.n	404aac <_malloc_trim_r+0x3c>
  404a9c:	2100      	movs	r1, #0
  404a9e:	4630      	mov	r0, r6
  404aa0:	f001 fd0a 	bl	4064b8 <_sbrk_r>
  404aa4:	68bb      	ldr	r3, [r7, #8]
  404aa6:	442b      	add	r3, r5
  404aa8:	4298      	cmp	r0, r3
  404aaa:	d004      	beq.n	404ab6 <_malloc_trim_r+0x46>
  404aac:	4630      	mov	r0, r6
  404aae:	f000 ff6f 	bl	405990 <__malloc_unlock>
  404ab2:	2000      	movs	r0, #0
  404ab4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  404ab6:	4261      	negs	r1, r4
  404ab8:	4630      	mov	r0, r6
  404aba:	f001 fcfd 	bl	4064b8 <_sbrk_r>
  404abe:	3001      	adds	r0, #1
  404ac0:	d00d      	beq.n	404ade <_malloc_trim_r+0x6e>
  404ac2:	4b10      	ldr	r3, [pc, #64]	; (404b04 <_malloc_trim_r+0x94>)
  404ac4:	68ba      	ldr	r2, [r7, #8]
  404ac6:	6819      	ldr	r1, [r3, #0]
  404ac8:	1b2d      	subs	r5, r5, r4
  404aca:	f045 0501 	orr.w	r5, r5, #1
  404ace:	4630      	mov	r0, r6
  404ad0:	1b09      	subs	r1, r1, r4
  404ad2:	6055      	str	r5, [r2, #4]
  404ad4:	6019      	str	r1, [r3, #0]
  404ad6:	f000 ff5b 	bl	405990 <__malloc_unlock>
  404ada:	2001      	movs	r0, #1
  404adc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  404ade:	2100      	movs	r1, #0
  404ae0:	4630      	mov	r0, r6
  404ae2:	f001 fce9 	bl	4064b8 <_sbrk_r>
  404ae6:	68ba      	ldr	r2, [r7, #8]
  404ae8:	1a83      	subs	r3, r0, r2
  404aea:	2b0f      	cmp	r3, #15
  404aec:	ddde      	ble.n	404aac <_malloc_trim_r+0x3c>
  404aee:	4c06      	ldr	r4, [pc, #24]	; (404b08 <_malloc_trim_r+0x98>)
  404af0:	4904      	ldr	r1, [pc, #16]	; (404b04 <_malloc_trim_r+0x94>)
  404af2:	6824      	ldr	r4, [r4, #0]
  404af4:	f043 0301 	orr.w	r3, r3, #1
  404af8:	1b00      	subs	r0, r0, r4
  404afa:	6053      	str	r3, [r2, #4]
  404afc:	6008      	str	r0, [r1, #0]
  404afe:	e7d5      	b.n	404aac <_malloc_trim_r+0x3c>
  404b00:	2000049c 	.word	0x2000049c
  404b04:	20000d10 	.word	0x20000d10
  404b08:	200008a8 	.word	0x200008a8

00404b0c <_free_r>:
  404b0c:	2900      	cmp	r1, #0
  404b0e:	d045      	beq.n	404b9c <_free_r+0x90>
  404b10:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  404b14:	460d      	mov	r5, r1
  404b16:	4680      	mov	r8, r0
  404b18:	f000 ff38 	bl	40598c <__malloc_lock>
  404b1c:	f855 7c04 	ldr.w	r7, [r5, #-4]
  404b20:	496a      	ldr	r1, [pc, #424]	; (404ccc <_free_r+0x1c0>)
  404b22:	f027 0301 	bic.w	r3, r7, #1
  404b26:	f1a5 0408 	sub.w	r4, r5, #8
  404b2a:	18e2      	adds	r2, r4, r3
  404b2c:	688e      	ldr	r6, [r1, #8]
  404b2e:	6850      	ldr	r0, [r2, #4]
  404b30:	42b2      	cmp	r2, r6
  404b32:	f020 0003 	bic.w	r0, r0, #3
  404b36:	d062      	beq.n	404bfe <_free_r+0xf2>
  404b38:	07fe      	lsls	r6, r7, #31
  404b3a:	6050      	str	r0, [r2, #4]
  404b3c:	d40b      	bmi.n	404b56 <_free_r+0x4a>
  404b3e:	f855 7c08 	ldr.w	r7, [r5, #-8]
  404b42:	1be4      	subs	r4, r4, r7
  404b44:	f101 0e08 	add.w	lr, r1, #8
  404b48:	68a5      	ldr	r5, [r4, #8]
  404b4a:	4575      	cmp	r5, lr
  404b4c:	443b      	add	r3, r7
  404b4e:	d06f      	beq.n	404c30 <_free_r+0x124>
  404b50:	68e7      	ldr	r7, [r4, #12]
  404b52:	60ef      	str	r7, [r5, #12]
  404b54:	60bd      	str	r5, [r7, #8]
  404b56:	1815      	adds	r5, r2, r0
  404b58:	686d      	ldr	r5, [r5, #4]
  404b5a:	07ed      	lsls	r5, r5, #31
  404b5c:	d542      	bpl.n	404be4 <_free_r+0xd8>
  404b5e:	f043 0201 	orr.w	r2, r3, #1
  404b62:	6062      	str	r2, [r4, #4]
  404b64:	50e3      	str	r3, [r4, r3]
  404b66:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  404b6a:	d218      	bcs.n	404b9e <_free_r+0x92>
  404b6c:	08db      	lsrs	r3, r3, #3
  404b6e:	1c5a      	adds	r2, r3, #1
  404b70:	684d      	ldr	r5, [r1, #4]
  404b72:	f851 7032 	ldr.w	r7, [r1, r2, lsl #3]
  404b76:	60a7      	str	r7, [r4, #8]
  404b78:	2001      	movs	r0, #1
  404b7a:	109b      	asrs	r3, r3, #2
  404b7c:	fa00 f303 	lsl.w	r3, r0, r3
  404b80:	eb01 00c2 	add.w	r0, r1, r2, lsl #3
  404b84:	431d      	orrs	r5, r3
  404b86:	3808      	subs	r0, #8
  404b88:	60e0      	str	r0, [r4, #12]
  404b8a:	604d      	str	r5, [r1, #4]
  404b8c:	f841 4032 	str.w	r4, [r1, r2, lsl #3]
  404b90:	60fc      	str	r4, [r7, #12]
  404b92:	4640      	mov	r0, r8
  404b94:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  404b98:	f000 befa 	b.w	405990 <__malloc_unlock>
  404b9c:	4770      	bx	lr
  404b9e:	0a5a      	lsrs	r2, r3, #9
  404ba0:	2a04      	cmp	r2, #4
  404ba2:	d853      	bhi.n	404c4c <_free_r+0x140>
  404ba4:	099a      	lsrs	r2, r3, #6
  404ba6:	f102 0739 	add.w	r7, r2, #57	; 0x39
  404baa:	007f      	lsls	r7, r7, #1
  404bac:	f102 0538 	add.w	r5, r2, #56	; 0x38
  404bb0:	eb01 0087 	add.w	r0, r1, r7, lsl #2
  404bb4:	f851 2027 	ldr.w	r2, [r1, r7, lsl #2]
  404bb8:	4944      	ldr	r1, [pc, #272]	; (404ccc <_free_r+0x1c0>)
  404bba:	3808      	subs	r0, #8
  404bbc:	4290      	cmp	r0, r2
  404bbe:	d04d      	beq.n	404c5c <_free_r+0x150>
  404bc0:	6851      	ldr	r1, [r2, #4]
  404bc2:	f021 0103 	bic.w	r1, r1, #3
  404bc6:	428b      	cmp	r3, r1
  404bc8:	d202      	bcs.n	404bd0 <_free_r+0xc4>
  404bca:	6892      	ldr	r2, [r2, #8]
  404bcc:	4290      	cmp	r0, r2
  404bce:	d1f7      	bne.n	404bc0 <_free_r+0xb4>
  404bd0:	68d0      	ldr	r0, [r2, #12]
  404bd2:	60e0      	str	r0, [r4, #12]
  404bd4:	60a2      	str	r2, [r4, #8]
  404bd6:	6084      	str	r4, [r0, #8]
  404bd8:	60d4      	str	r4, [r2, #12]
  404bda:	4640      	mov	r0, r8
  404bdc:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  404be0:	f000 bed6 	b.w	405990 <__malloc_unlock>
  404be4:	6895      	ldr	r5, [r2, #8]
  404be6:	4f3a      	ldr	r7, [pc, #232]	; (404cd0 <_free_r+0x1c4>)
  404be8:	42bd      	cmp	r5, r7
  404bea:	4403      	add	r3, r0
  404bec:	d03f      	beq.n	404c6e <_free_r+0x162>
  404bee:	68d0      	ldr	r0, [r2, #12]
  404bf0:	60e8      	str	r0, [r5, #12]
  404bf2:	f043 0201 	orr.w	r2, r3, #1
  404bf6:	6085      	str	r5, [r0, #8]
  404bf8:	6062      	str	r2, [r4, #4]
  404bfa:	50e3      	str	r3, [r4, r3]
  404bfc:	e7b3      	b.n	404b66 <_free_r+0x5a>
  404bfe:	07ff      	lsls	r7, r7, #31
  404c00:	4403      	add	r3, r0
  404c02:	d407      	bmi.n	404c14 <_free_r+0x108>
  404c04:	f855 2c08 	ldr.w	r2, [r5, #-8]
  404c08:	1aa4      	subs	r4, r4, r2
  404c0a:	4413      	add	r3, r2
  404c0c:	68a0      	ldr	r0, [r4, #8]
  404c0e:	68e2      	ldr	r2, [r4, #12]
  404c10:	60c2      	str	r2, [r0, #12]
  404c12:	6090      	str	r0, [r2, #8]
  404c14:	4a2f      	ldr	r2, [pc, #188]	; (404cd4 <_free_r+0x1c8>)
  404c16:	6812      	ldr	r2, [r2, #0]
  404c18:	f043 0001 	orr.w	r0, r3, #1
  404c1c:	4293      	cmp	r3, r2
  404c1e:	6060      	str	r0, [r4, #4]
  404c20:	608c      	str	r4, [r1, #8]
  404c22:	d3b6      	bcc.n	404b92 <_free_r+0x86>
  404c24:	4b2c      	ldr	r3, [pc, #176]	; (404cd8 <_free_r+0x1cc>)
  404c26:	4640      	mov	r0, r8
  404c28:	6819      	ldr	r1, [r3, #0]
  404c2a:	f7ff ff21 	bl	404a70 <_malloc_trim_r>
  404c2e:	e7b0      	b.n	404b92 <_free_r+0x86>
  404c30:	1811      	adds	r1, r2, r0
  404c32:	6849      	ldr	r1, [r1, #4]
  404c34:	07c9      	lsls	r1, r1, #31
  404c36:	d444      	bmi.n	404cc2 <_free_r+0x1b6>
  404c38:	6891      	ldr	r1, [r2, #8]
  404c3a:	68d2      	ldr	r2, [r2, #12]
  404c3c:	60ca      	str	r2, [r1, #12]
  404c3e:	4403      	add	r3, r0
  404c40:	f043 0001 	orr.w	r0, r3, #1
  404c44:	6091      	str	r1, [r2, #8]
  404c46:	6060      	str	r0, [r4, #4]
  404c48:	50e3      	str	r3, [r4, r3]
  404c4a:	e7a2      	b.n	404b92 <_free_r+0x86>
  404c4c:	2a14      	cmp	r2, #20
  404c4e:	d817      	bhi.n	404c80 <_free_r+0x174>
  404c50:	f102 075c 	add.w	r7, r2, #92	; 0x5c
  404c54:	007f      	lsls	r7, r7, #1
  404c56:	f102 055b 	add.w	r5, r2, #91	; 0x5b
  404c5a:	e7a9      	b.n	404bb0 <_free_r+0xa4>
  404c5c:	10aa      	asrs	r2, r5, #2
  404c5e:	684b      	ldr	r3, [r1, #4]
  404c60:	2501      	movs	r5, #1
  404c62:	fa05 f202 	lsl.w	r2, r5, r2
  404c66:	4313      	orrs	r3, r2
  404c68:	604b      	str	r3, [r1, #4]
  404c6a:	4602      	mov	r2, r0
  404c6c:	e7b1      	b.n	404bd2 <_free_r+0xc6>
  404c6e:	f043 0201 	orr.w	r2, r3, #1
  404c72:	614c      	str	r4, [r1, #20]
  404c74:	610c      	str	r4, [r1, #16]
  404c76:	60e5      	str	r5, [r4, #12]
  404c78:	60a5      	str	r5, [r4, #8]
  404c7a:	6062      	str	r2, [r4, #4]
  404c7c:	50e3      	str	r3, [r4, r3]
  404c7e:	e788      	b.n	404b92 <_free_r+0x86>
  404c80:	2a54      	cmp	r2, #84	; 0x54
  404c82:	d806      	bhi.n	404c92 <_free_r+0x186>
  404c84:	0b1a      	lsrs	r2, r3, #12
  404c86:	f102 076f 	add.w	r7, r2, #111	; 0x6f
  404c8a:	007f      	lsls	r7, r7, #1
  404c8c:	f102 056e 	add.w	r5, r2, #110	; 0x6e
  404c90:	e78e      	b.n	404bb0 <_free_r+0xa4>
  404c92:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  404c96:	d806      	bhi.n	404ca6 <_free_r+0x19a>
  404c98:	0bda      	lsrs	r2, r3, #15
  404c9a:	f102 0778 	add.w	r7, r2, #120	; 0x78
  404c9e:	007f      	lsls	r7, r7, #1
  404ca0:	f102 0577 	add.w	r5, r2, #119	; 0x77
  404ca4:	e784      	b.n	404bb0 <_free_r+0xa4>
  404ca6:	f240 5054 	movw	r0, #1364	; 0x554
  404caa:	4282      	cmp	r2, r0
  404cac:	d806      	bhi.n	404cbc <_free_r+0x1b0>
  404cae:	0c9a      	lsrs	r2, r3, #18
  404cb0:	f102 077d 	add.w	r7, r2, #125	; 0x7d
  404cb4:	007f      	lsls	r7, r7, #1
  404cb6:	f102 057c 	add.w	r5, r2, #124	; 0x7c
  404cba:	e779      	b.n	404bb0 <_free_r+0xa4>
  404cbc:	27fe      	movs	r7, #254	; 0xfe
  404cbe:	257e      	movs	r5, #126	; 0x7e
  404cc0:	e776      	b.n	404bb0 <_free_r+0xa4>
  404cc2:	f043 0201 	orr.w	r2, r3, #1
  404cc6:	6062      	str	r2, [r4, #4]
  404cc8:	50e3      	str	r3, [r4, r3]
  404cca:	e762      	b.n	404b92 <_free_r+0x86>
  404ccc:	2000049c 	.word	0x2000049c
  404cd0:	200004a4 	.word	0x200004a4
  404cd4:	200008a4 	.word	0x200008a4
  404cd8:	20000d0c 	.word	0x20000d0c

00404cdc <__sfvwrite_r>:
  404cdc:	6893      	ldr	r3, [r2, #8]
  404cde:	2b00      	cmp	r3, #0
  404ce0:	d076      	beq.n	404dd0 <__sfvwrite_r+0xf4>
  404ce2:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  404ce6:	898b      	ldrh	r3, [r1, #12]
  404ce8:	b085      	sub	sp, #20
  404cea:	460c      	mov	r4, r1
  404cec:	0719      	lsls	r1, r3, #28
  404cee:	9001      	str	r0, [sp, #4]
  404cf0:	4616      	mov	r6, r2
  404cf2:	d529      	bpl.n	404d48 <__sfvwrite_r+0x6c>
  404cf4:	6922      	ldr	r2, [r4, #16]
  404cf6:	b33a      	cbz	r2, 404d48 <__sfvwrite_r+0x6c>
  404cf8:	f003 0802 	and.w	r8, r3, #2
  404cfc:	fa1f f088 	uxth.w	r0, r8
  404d00:	6835      	ldr	r5, [r6, #0]
  404d02:	2800      	cmp	r0, #0
  404d04:	d02f      	beq.n	404d66 <__sfvwrite_r+0x8a>
  404d06:	f04f 0900 	mov.w	r9, #0
  404d0a:	4fb4      	ldr	r7, [pc, #720]	; (404fdc <__sfvwrite_r+0x300>)
  404d0c:	46c8      	mov	r8, r9
  404d0e:	46b2      	mov	sl, r6
  404d10:	45b8      	cmp	r8, r7
  404d12:	4643      	mov	r3, r8
  404d14:	464a      	mov	r2, r9
  404d16:	bf28      	it	cs
  404d18:	463b      	movcs	r3, r7
  404d1a:	9801      	ldr	r0, [sp, #4]
  404d1c:	f1b8 0f00 	cmp.w	r8, #0
  404d20:	d050      	beq.n	404dc4 <__sfvwrite_r+0xe8>
  404d22:	69e1      	ldr	r1, [r4, #28]
  404d24:	6a66      	ldr	r6, [r4, #36]	; 0x24
  404d26:	47b0      	blx	r6
  404d28:	2800      	cmp	r0, #0
  404d2a:	dd71      	ble.n	404e10 <__sfvwrite_r+0x134>
  404d2c:	f8da 3008 	ldr.w	r3, [sl, #8]
  404d30:	1a1b      	subs	r3, r3, r0
  404d32:	4481      	add	r9, r0
  404d34:	ebc0 0808 	rsb	r8, r0, r8
  404d38:	f8ca 3008 	str.w	r3, [sl, #8]
  404d3c:	2b00      	cmp	r3, #0
  404d3e:	d1e7      	bne.n	404d10 <__sfvwrite_r+0x34>
  404d40:	2000      	movs	r0, #0
  404d42:	b005      	add	sp, #20
  404d44:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404d48:	4621      	mov	r1, r4
  404d4a:	9801      	ldr	r0, [sp, #4]
  404d4c:	f7fe fcf4 	bl	403738 <__swsetup_r>
  404d50:	2800      	cmp	r0, #0
  404d52:	f040 813a 	bne.w	404fca <__sfvwrite_r+0x2ee>
  404d56:	89a3      	ldrh	r3, [r4, #12]
  404d58:	6835      	ldr	r5, [r6, #0]
  404d5a:	f003 0802 	and.w	r8, r3, #2
  404d5e:	fa1f f088 	uxth.w	r0, r8
  404d62:	2800      	cmp	r0, #0
  404d64:	d1cf      	bne.n	404d06 <__sfvwrite_r+0x2a>
  404d66:	f013 0901 	ands.w	r9, r3, #1
  404d6a:	d15b      	bne.n	404e24 <__sfvwrite_r+0x148>
  404d6c:	464f      	mov	r7, r9
  404d6e:	9602      	str	r6, [sp, #8]
  404d70:	b31f      	cbz	r7, 404dba <__sfvwrite_r+0xde>
  404d72:	059a      	lsls	r2, r3, #22
  404d74:	f8d4 8008 	ldr.w	r8, [r4, #8]
  404d78:	d52c      	bpl.n	404dd4 <__sfvwrite_r+0xf8>
  404d7a:	4547      	cmp	r7, r8
  404d7c:	46c2      	mov	sl, r8
  404d7e:	f0c0 80a4 	bcc.w	404eca <__sfvwrite_r+0x1ee>
  404d82:	f413 6f90 	tst.w	r3, #1152	; 0x480
  404d86:	f040 80b1 	bne.w	404eec <__sfvwrite_r+0x210>
  404d8a:	6820      	ldr	r0, [r4, #0]
  404d8c:	4652      	mov	r2, sl
  404d8e:	4649      	mov	r1, r9
  404d90:	f000 fd98 	bl	4058c4 <memmove>
  404d94:	68a0      	ldr	r0, [r4, #8]
  404d96:	6823      	ldr	r3, [r4, #0]
  404d98:	ebc8 0000 	rsb	r0, r8, r0
  404d9c:	4453      	add	r3, sl
  404d9e:	60a0      	str	r0, [r4, #8]
  404da0:	6023      	str	r3, [r4, #0]
  404da2:	4638      	mov	r0, r7
  404da4:	9a02      	ldr	r2, [sp, #8]
  404da6:	6893      	ldr	r3, [r2, #8]
  404da8:	1a1b      	subs	r3, r3, r0
  404daa:	4481      	add	r9, r0
  404dac:	1a3f      	subs	r7, r7, r0
  404dae:	6093      	str	r3, [r2, #8]
  404db0:	2b00      	cmp	r3, #0
  404db2:	d0c5      	beq.n	404d40 <__sfvwrite_r+0x64>
  404db4:	89a3      	ldrh	r3, [r4, #12]
  404db6:	2f00      	cmp	r7, #0
  404db8:	d1db      	bne.n	404d72 <__sfvwrite_r+0x96>
  404dba:	f8d5 9000 	ldr.w	r9, [r5]
  404dbe:	686f      	ldr	r7, [r5, #4]
  404dc0:	3508      	adds	r5, #8
  404dc2:	e7d5      	b.n	404d70 <__sfvwrite_r+0x94>
  404dc4:	f8d5 9000 	ldr.w	r9, [r5]
  404dc8:	f8d5 8004 	ldr.w	r8, [r5, #4]
  404dcc:	3508      	adds	r5, #8
  404dce:	e79f      	b.n	404d10 <__sfvwrite_r+0x34>
  404dd0:	2000      	movs	r0, #0
  404dd2:	4770      	bx	lr
  404dd4:	6820      	ldr	r0, [r4, #0]
  404dd6:	6923      	ldr	r3, [r4, #16]
  404dd8:	4298      	cmp	r0, r3
  404dda:	d803      	bhi.n	404de4 <__sfvwrite_r+0x108>
  404ddc:	6961      	ldr	r1, [r4, #20]
  404dde:	428f      	cmp	r7, r1
  404de0:	f080 80b7 	bcs.w	404f52 <__sfvwrite_r+0x276>
  404de4:	45b8      	cmp	r8, r7
  404de6:	bf28      	it	cs
  404de8:	46b8      	movcs	r8, r7
  404dea:	4642      	mov	r2, r8
  404dec:	4649      	mov	r1, r9
  404dee:	f000 fd69 	bl	4058c4 <memmove>
  404df2:	68a3      	ldr	r3, [r4, #8]
  404df4:	6822      	ldr	r2, [r4, #0]
  404df6:	ebc8 0303 	rsb	r3, r8, r3
  404dfa:	4442      	add	r2, r8
  404dfc:	60a3      	str	r3, [r4, #8]
  404dfe:	6022      	str	r2, [r4, #0]
  404e00:	2b00      	cmp	r3, #0
  404e02:	d149      	bne.n	404e98 <__sfvwrite_r+0x1bc>
  404e04:	4621      	mov	r1, r4
  404e06:	9801      	ldr	r0, [sp, #4]
  404e08:	f7ff fd6e 	bl	4048e8 <_fflush_r>
  404e0c:	2800      	cmp	r0, #0
  404e0e:	d043      	beq.n	404e98 <__sfvwrite_r+0x1bc>
  404e10:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  404e14:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  404e18:	f04f 30ff 	mov.w	r0, #4294967295
  404e1c:	81a3      	strh	r3, [r4, #12]
  404e1e:	b005      	add	sp, #20
  404e20:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404e24:	4680      	mov	r8, r0
  404e26:	9002      	str	r0, [sp, #8]
  404e28:	4682      	mov	sl, r0
  404e2a:	4681      	mov	r9, r0
  404e2c:	f1b9 0f00 	cmp.w	r9, #0
  404e30:	d02a      	beq.n	404e88 <__sfvwrite_r+0x1ac>
  404e32:	9b02      	ldr	r3, [sp, #8]
  404e34:	2b00      	cmp	r3, #0
  404e36:	d04c      	beq.n	404ed2 <__sfvwrite_r+0x1f6>
  404e38:	6820      	ldr	r0, [r4, #0]
  404e3a:	6923      	ldr	r3, [r4, #16]
  404e3c:	6962      	ldr	r2, [r4, #20]
  404e3e:	45c8      	cmp	r8, r9
  404e40:	46c3      	mov	fp, r8
  404e42:	bf28      	it	cs
  404e44:	46cb      	movcs	fp, r9
  404e46:	4298      	cmp	r0, r3
  404e48:	465f      	mov	r7, fp
  404e4a:	d904      	bls.n	404e56 <__sfvwrite_r+0x17a>
  404e4c:	68a3      	ldr	r3, [r4, #8]
  404e4e:	4413      	add	r3, r2
  404e50:	459b      	cmp	fp, r3
  404e52:	f300 8090 	bgt.w	404f76 <__sfvwrite_r+0x29a>
  404e56:	4593      	cmp	fp, r2
  404e58:	db20      	blt.n	404e9c <__sfvwrite_r+0x1c0>
  404e5a:	4613      	mov	r3, r2
  404e5c:	6a67      	ldr	r7, [r4, #36]	; 0x24
  404e5e:	69e1      	ldr	r1, [r4, #28]
  404e60:	9801      	ldr	r0, [sp, #4]
  404e62:	4652      	mov	r2, sl
  404e64:	47b8      	blx	r7
  404e66:	1e07      	subs	r7, r0, #0
  404e68:	ddd2      	ble.n	404e10 <__sfvwrite_r+0x134>
  404e6a:	ebb8 0807 	subs.w	r8, r8, r7
  404e6e:	d023      	beq.n	404eb8 <__sfvwrite_r+0x1dc>
  404e70:	68b3      	ldr	r3, [r6, #8]
  404e72:	1bdb      	subs	r3, r3, r7
  404e74:	44ba      	add	sl, r7
  404e76:	ebc7 0909 	rsb	r9, r7, r9
  404e7a:	60b3      	str	r3, [r6, #8]
  404e7c:	2b00      	cmp	r3, #0
  404e7e:	f43f af5f 	beq.w	404d40 <__sfvwrite_r+0x64>
  404e82:	f1b9 0f00 	cmp.w	r9, #0
  404e86:	d1d4      	bne.n	404e32 <__sfvwrite_r+0x156>
  404e88:	2300      	movs	r3, #0
  404e8a:	f8d5 a000 	ldr.w	sl, [r5]
  404e8e:	f8d5 9004 	ldr.w	r9, [r5, #4]
  404e92:	9302      	str	r3, [sp, #8]
  404e94:	3508      	adds	r5, #8
  404e96:	e7c9      	b.n	404e2c <__sfvwrite_r+0x150>
  404e98:	4640      	mov	r0, r8
  404e9a:	e783      	b.n	404da4 <__sfvwrite_r+0xc8>
  404e9c:	465a      	mov	r2, fp
  404e9e:	4651      	mov	r1, sl
  404ea0:	f000 fd10 	bl	4058c4 <memmove>
  404ea4:	68a2      	ldr	r2, [r4, #8]
  404ea6:	6823      	ldr	r3, [r4, #0]
  404ea8:	ebcb 0202 	rsb	r2, fp, r2
  404eac:	445b      	add	r3, fp
  404eae:	ebb8 0807 	subs.w	r8, r8, r7
  404eb2:	60a2      	str	r2, [r4, #8]
  404eb4:	6023      	str	r3, [r4, #0]
  404eb6:	d1db      	bne.n	404e70 <__sfvwrite_r+0x194>
  404eb8:	4621      	mov	r1, r4
  404eba:	9801      	ldr	r0, [sp, #4]
  404ebc:	f7ff fd14 	bl	4048e8 <_fflush_r>
  404ec0:	2800      	cmp	r0, #0
  404ec2:	d1a5      	bne.n	404e10 <__sfvwrite_r+0x134>
  404ec4:	f8cd 8008 	str.w	r8, [sp, #8]
  404ec8:	e7d2      	b.n	404e70 <__sfvwrite_r+0x194>
  404eca:	6820      	ldr	r0, [r4, #0]
  404ecc:	46b8      	mov	r8, r7
  404ece:	46ba      	mov	sl, r7
  404ed0:	e75c      	b.n	404d8c <__sfvwrite_r+0xb0>
  404ed2:	464a      	mov	r2, r9
  404ed4:	210a      	movs	r1, #10
  404ed6:	4650      	mov	r0, sl
  404ed8:	f000 fc0a 	bl	4056f0 <memchr>
  404edc:	2800      	cmp	r0, #0
  404ede:	d06f      	beq.n	404fc0 <__sfvwrite_r+0x2e4>
  404ee0:	3001      	adds	r0, #1
  404ee2:	2301      	movs	r3, #1
  404ee4:	ebca 0800 	rsb	r8, sl, r0
  404ee8:	9302      	str	r3, [sp, #8]
  404eea:	e7a5      	b.n	404e38 <__sfvwrite_r+0x15c>
  404eec:	6962      	ldr	r2, [r4, #20]
  404eee:	6820      	ldr	r0, [r4, #0]
  404ef0:	6921      	ldr	r1, [r4, #16]
  404ef2:	eb02 0842 	add.w	r8, r2, r2, lsl #1
  404ef6:	ebc1 0a00 	rsb	sl, r1, r0
  404efa:	eb08 78d8 	add.w	r8, r8, r8, lsr #31
  404efe:	f10a 0001 	add.w	r0, sl, #1
  404f02:	ea4f 0868 	mov.w	r8, r8, asr #1
  404f06:	4438      	add	r0, r7
  404f08:	4540      	cmp	r0, r8
  404f0a:	4642      	mov	r2, r8
  404f0c:	bf84      	itt	hi
  404f0e:	4680      	movhi	r8, r0
  404f10:	4642      	movhi	r2, r8
  404f12:	055b      	lsls	r3, r3, #21
  404f14:	d542      	bpl.n	404f9c <__sfvwrite_r+0x2c0>
  404f16:	4611      	mov	r1, r2
  404f18:	9801      	ldr	r0, [sp, #4]
  404f1a:	f000 f931 	bl	405180 <_malloc_r>
  404f1e:	4683      	mov	fp, r0
  404f20:	2800      	cmp	r0, #0
  404f22:	d055      	beq.n	404fd0 <__sfvwrite_r+0x2f4>
  404f24:	4652      	mov	r2, sl
  404f26:	6921      	ldr	r1, [r4, #16]
  404f28:	f000 fc32 	bl	405790 <memcpy>
  404f2c:	89a3      	ldrh	r3, [r4, #12]
  404f2e:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
  404f32:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  404f36:	81a3      	strh	r3, [r4, #12]
  404f38:	ebca 0308 	rsb	r3, sl, r8
  404f3c:	eb0b 000a 	add.w	r0, fp, sl
  404f40:	f8c4 8014 	str.w	r8, [r4, #20]
  404f44:	f8c4 b010 	str.w	fp, [r4, #16]
  404f48:	6020      	str	r0, [r4, #0]
  404f4a:	60a3      	str	r3, [r4, #8]
  404f4c:	46b8      	mov	r8, r7
  404f4e:	46ba      	mov	sl, r7
  404f50:	e71c      	b.n	404d8c <__sfvwrite_r+0xb0>
  404f52:	f06f 4300 	mvn.w	r3, #2147483648	; 0x80000000
  404f56:	42bb      	cmp	r3, r7
  404f58:	bf28      	it	cs
  404f5a:	463b      	movcs	r3, r7
  404f5c:	464a      	mov	r2, r9
  404f5e:	fb93 f3f1 	sdiv	r3, r3, r1
  404f62:	9801      	ldr	r0, [sp, #4]
  404f64:	6a66      	ldr	r6, [r4, #36]	; 0x24
  404f66:	fb01 f303 	mul.w	r3, r1, r3
  404f6a:	69e1      	ldr	r1, [r4, #28]
  404f6c:	47b0      	blx	r6
  404f6e:	2800      	cmp	r0, #0
  404f70:	f73f af18 	bgt.w	404da4 <__sfvwrite_r+0xc8>
  404f74:	e74c      	b.n	404e10 <__sfvwrite_r+0x134>
  404f76:	461a      	mov	r2, r3
  404f78:	4651      	mov	r1, sl
  404f7a:	9303      	str	r3, [sp, #12]
  404f7c:	f000 fca2 	bl	4058c4 <memmove>
  404f80:	6822      	ldr	r2, [r4, #0]
  404f82:	9b03      	ldr	r3, [sp, #12]
  404f84:	9801      	ldr	r0, [sp, #4]
  404f86:	441a      	add	r2, r3
  404f88:	6022      	str	r2, [r4, #0]
  404f8a:	4621      	mov	r1, r4
  404f8c:	f7ff fcac 	bl	4048e8 <_fflush_r>
  404f90:	9b03      	ldr	r3, [sp, #12]
  404f92:	2800      	cmp	r0, #0
  404f94:	f47f af3c 	bne.w	404e10 <__sfvwrite_r+0x134>
  404f98:	461f      	mov	r7, r3
  404f9a:	e766      	b.n	404e6a <__sfvwrite_r+0x18e>
  404f9c:	9801      	ldr	r0, [sp, #4]
  404f9e:	f001 f807 	bl	405fb0 <_realloc_r>
  404fa2:	4683      	mov	fp, r0
  404fa4:	2800      	cmp	r0, #0
  404fa6:	d1c7      	bne.n	404f38 <__sfvwrite_r+0x25c>
  404fa8:	9d01      	ldr	r5, [sp, #4]
  404faa:	6921      	ldr	r1, [r4, #16]
  404fac:	4628      	mov	r0, r5
  404fae:	f7ff fdad 	bl	404b0c <_free_r>
  404fb2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  404fb6:	220c      	movs	r2, #12
  404fb8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  404fbc:	602a      	str	r2, [r5, #0]
  404fbe:	e729      	b.n	404e14 <__sfvwrite_r+0x138>
  404fc0:	2301      	movs	r3, #1
  404fc2:	f109 0801 	add.w	r8, r9, #1
  404fc6:	9302      	str	r3, [sp, #8]
  404fc8:	e736      	b.n	404e38 <__sfvwrite_r+0x15c>
  404fca:	f04f 30ff 	mov.w	r0, #4294967295
  404fce:	e6b8      	b.n	404d42 <__sfvwrite_r+0x66>
  404fd0:	9a01      	ldr	r2, [sp, #4]
  404fd2:	230c      	movs	r3, #12
  404fd4:	6013      	str	r3, [r2, #0]
  404fd6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  404fda:	e71b      	b.n	404e14 <__sfvwrite_r+0x138>
  404fdc:	7ffffc00 	.word	0x7ffffc00

00404fe0 <_fwalk>:
  404fe0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  404fe4:	f510 7738 	adds.w	r7, r0, #736	; 0x2e0
  404fe8:	d01b      	beq.n	405022 <_fwalk+0x42>
  404fea:	4688      	mov	r8, r1
  404fec:	2600      	movs	r6, #0
  404fee:	687d      	ldr	r5, [r7, #4]
  404ff0:	68bc      	ldr	r4, [r7, #8]
  404ff2:	3d01      	subs	r5, #1
  404ff4:	d40f      	bmi.n	405016 <_fwalk+0x36>
  404ff6:	89a3      	ldrh	r3, [r4, #12]
  404ff8:	2b01      	cmp	r3, #1
  404ffa:	f105 35ff 	add.w	r5, r5, #4294967295
  404ffe:	d906      	bls.n	40500e <_fwalk+0x2e>
  405000:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
  405004:	3301      	adds	r3, #1
  405006:	4620      	mov	r0, r4
  405008:	d001      	beq.n	40500e <_fwalk+0x2e>
  40500a:	47c0      	blx	r8
  40500c:	4306      	orrs	r6, r0
  40500e:	1c6b      	adds	r3, r5, #1
  405010:	f104 0468 	add.w	r4, r4, #104	; 0x68
  405014:	d1ef      	bne.n	404ff6 <_fwalk+0x16>
  405016:	683f      	ldr	r7, [r7, #0]
  405018:	2f00      	cmp	r7, #0
  40501a:	d1e8      	bne.n	404fee <_fwalk+0xe>
  40501c:	4630      	mov	r0, r6
  40501e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  405022:	463e      	mov	r6, r7
  405024:	4630      	mov	r0, r6
  405026:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40502a:	bf00      	nop

0040502c <_fwalk_reent>:
  40502c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  405030:	f510 7738 	adds.w	r7, r0, #736	; 0x2e0
  405034:	d01f      	beq.n	405076 <_fwalk_reent+0x4a>
  405036:	4688      	mov	r8, r1
  405038:	4606      	mov	r6, r0
  40503a:	f04f 0900 	mov.w	r9, #0
  40503e:	687d      	ldr	r5, [r7, #4]
  405040:	68bc      	ldr	r4, [r7, #8]
  405042:	3d01      	subs	r5, #1
  405044:	d411      	bmi.n	40506a <_fwalk_reent+0x3e>
  405046:	89a3      	ldrh	r3, [r4, #12]
  405048:	2b01      	cmp	r3, #1
  40504a:	f105 35ff 	add.w	r5, r5, #4294967295
  40504e:	d908      	bls.n	405062 <_fwalk_reent+0x36>
  405050:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
  405054:	3301      	adds	r3, #1
  405056:	4621      	mov	r1, r4
  405058:	4630      	mov	r0, r6
  40505a:	d002      	beq.n	405062 <_fwalk_reent+0x36>
  40505c:	47c0      	blx	r8
  40505e:	ea49 0900 	orr.w	r9, r9, r0
  405062:	1c6b      	adds	r3, r5, #1
  405064:	f104 0468 	add.w	r4, r4, #104	; 0x68
  405068:	d1ed      	bne.n	405046 <_fwalk_reent+0x1a>
  40506a:	683f      	ldr	r7, [r7, #0]
  40506c:	2f00      	cmp	r7, #0
  40506e:	d1e6      	bne.n	40503e <_fwalk_reent+0x12>
  405070:	4648      	mov	r0, r9
  405072:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  405076:	46b9      	mov	r9, r7
  405078:	4648      	mov	r0, r9
  40507a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  40507e:	bf00      	nop

00405080 <_localeconv_r>:
  405080:	4800      	ldr	r0, [pc, #0]	; (405084 <_localeconv_r+0x4>)
  405082:	4770      	bx	lr
  405084:	20000464 	.word	0x20000464

00405088 <__swhatbuf_r>:
  405088:	b570      	push	{r4, r5, r6, lr}
  40508a:	460d      	mov	r5, r1
  40508c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  405090:	2900      	cmp	r1, #0
  405092:	b090      	sub	sp, #64	; 0x40
  405094:	4614      	mov	r4, r2
  405096:	461e      	mov	r6, r3
  405098:	db14      	blt.n	4050c4 <__swhatbuf_r+0x3c>
  40509a:	aa01      	add	r2, sp, #4
  40509c:	f001 fbce 	bl	40683c <_fstat_r>
  4050a0:	2800      	cmp	r0, #0
  4050a2:	db0f      	blt.n	4050c4 <__swhatbuf_r+0x3c>
  4050a4:	9a02      	ldr	r2, [sp, #8]
  4050a6:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
  4050aa:	f5a2 5200 	sub.w	r2, r2, #8192	; 0x2000
  4050ae:	fab2 f282 	clz	r2, r2
  4050b2:	0952      	lsrs	r2, r2, #5
  4050b4:	f44f 6380 	mov.w	r3, #1024	; 0x400
  4050b8:	f44f 6000 	mov.w	r0, #2048	; 0x800
  4050bc:	6032      	str	r2, [r6, #0]
  4050be:	6023      	str	r3, [r4, #0]
  4050c0:	b010      	add	sp, #64	; 0x40
  4050c2:	bd70      	pop	{r4, r5, r6, pc}
  4050c4:	89a8      	ldrh	r0, [r5, #12]
  4050c6:	f000 0080 	and.w	r0, r0, #128	; 0x80
  4050ca:	b282      	uxth	r2, r0
  4050cc:	2000      	movs	r0, #0
  4050ce:	6030      	str	r0, [r6, #0]
  4050d0:	b11a      	cbz	r2, 4050da <__swhatbuf_r+0x52>
  4050d2:	2340      	movs	r3, #64	; 0x40
  4050d4:	6023      	str	r3, [r4, #0]
  4050d6:	b010      	add	sp, #64	; 0x40
  4050d8:	bd70      	pop	{r4, r5, r6, pc}
  4050da:	f44f 6380 	mov.w	r3, #1024	; 0x400
  4050de:	4610      	mov	r0, r2
  4050e0:	6023      	str	r3, [r4, #0]
  4050e2:	b010      	add	sp, #64	; 0x40
  4050e4:	bd70      	pop	{r4, r5, r6, pc}
  4050e6:	bf00      	nop

004050e8 <__smakebuf_r>:
  4050e8:	898a      	ldrh	r2, [r1, #12]
  4050ea:	0792      	lsls	r2, r2, #30
  4050ec:	460b      	mov	r3, r1
  4050ee:	d506      	bpl.n	4050fe <__smakebuf_r+0x16>
  4050f0:	f101 0243 	add.w	r2, r1, #67	; 0x43
  4050f4:	2101      	movs	r1, #1
  4050f6:	601a      	str	r2, [r3, #0]
  4050f8:	611a      	str	r2, [r3, #16]
  4050fa:	6159      	str	r1, [r3, #20]
  4050fc:	4770      	bx	lr
  4050fe:	b5f0      	push	{r4, r5, r6, r7, lr}
  405100:	b083      	sub	sp, #12
  405102:	ab01      	add	r3, sp, #4
  405104:	466a      	mov	r2, sp
  405106:	460c      	mov	r4, r1
  405108:	4605      	mov	r5, r0
  40510a:	f7ff ffbd 	bl	405088 <__swhatbuf_r>
  40510e:	9900      	ldr	r1, [sp, #0]
  405110:	4606      	mov	r6, r0
  405112:	4628      	mov	r0, r5
  405114:	f000 f834 	bl	405180 <_malloc_r>
  405118:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  40511c:	b1d0      	cbz	r0, 405154 <__smakebuf_r+0x6c>
  40511e:	9a01      	ldr	r2, [sp, #4]
  405120:	4f12      	ldr	r7, [pc, #72]	; (40516c <__smakebuf_r+0x84>)
  405122:	9900      	ldr	r1, [sp, #0]
  405124:	63ef      	str	r7, [r5, #60]	; 0x3c
  405126:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  40512a:	81a3      	strh	r3, [r4, #12]
  40512c:	6020      	str	r0, [r4, #0]
  40512e:	6120      	str	r0, [r4, #16]
  405130:	6161      	str	r1, [r4, #20]
  405132:	b91a      	cbnz	r2, 40513c <__smakebuf_r+0x54>
  405134:	4333      	orrs	r3, r6
  405136:	81a3      	strh	r3, [r4, #12]
  405138:	b003      	add	sp, #12
  40513a:	bdf0      	pop	{r4, r5, r6, r7, pc}
  40513c:	4628      	mov	r0, r5
  40513e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  405142:	f001 fb8f 	bl	406864 <_isatty_r>
  405146:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  40514a:	2800      	cmp	r0, #0
  40514c:	d0f2      	beq.n	405134 <__smakebuf_r+0x4c>
  40514e:	f043 0301 	orr.w	r3, r3, #1
  405152:	e7ef      	b.n	405134 <__smakebuf_r+0x4c>
  405154:	059a      	lsls	r2, r3, #22
  405156:	d4ef      	bmi.n	405138 <__smakebuf_r+0x50>
  405158:	f104 0243 	add.w	r2, r4, #67	; 0x43
  40515c:	f043 0302 	orr.w	r3, r3, #2
  405160:	2101      	movs	r1, #1
  405162:	81a3      	strh	r3, [r4, #12]
  405164:	6022      	str	r2, [r4, #0]
  405166:	6122      	str	r2, [r4, #16]
  405168:	6161      	str	r1, [r4, #20]
  40516a:	e7e5      	b.n	405138 <__smakebuf_r+0x50>
  40516c:	00404939 	.word	0x00404939

00405170 <malloc>:
  405170:	4b02      	ldr	r3, [pc, #8]	; (40517c <malloc+0xc>)
  405172:	4601      	mov	r1, r0
  405174:	6818      	ldr	r0, [r3, #0]
  405176:	f000 b803 	b.w	405180 <_malloc_r>
  40517a:	bf00      	nop
  40517c:	20000460 	.word	0x20000460

00405180 <_malloc_r>:
  405180:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  405184:	f101 050b 	add.w	r5, r1, #11
  405188:	2d16      	cmp	r5, #22
  40518a:	b083      	sub	sp, #12
  40518c:	4606      	mov	r6, r0
  40518e:	f240 809f 	bls.w	4052d0 <_malloc_r+0x150>
  405192:	f035 0507 	bics.w	r5, r5, #7
  405196:	f100 80bf 	bmi.w	405318 <_malloc_r+0x198>
  40519a:	42a9      	cmp	r1, r5
  40519c:	f200 80bc 	bhi.w	405318 <_malloc_r+0x198>
  4051a0:	f000 fbf4 	bl	40598c <__malloc_lock>
  4051a4:	f5b5 7ffc 	cmp.w	r5, #504	; 0x1f8
  4051a8:	f0c0 829c 	bcc.w	4056e4 <_malloc_r+0x564>
  4051ac:	0a6b      	lsrs	r3, r5, #9
  4051ae:	f000 80ba 	beq.w	405326 <_malloc_r+0x1a6>
  4051b2:	2b04      	cmp	r3, #4
  4051b4:	f200 8183 	bhi.w	4054be <_malloc_r+0x33e>
  4051b8:	09a8      	lsrs	r0, r5, #6
  4051ba:	f100 0e39 	add.w	lr, r0, #57	; 0x39
  4051be:	ea4f 034e 	mov.w	r3, lr, lsl #1
  4051c2:	3038      	adds	r0, #56	; 0x38
  4051c4:	4fc4      	ldr	r7, [pc, #784]	; (4054d8 <_malloc_r+0x358>)
  4051c6:	eb07 0383 	add.w	r3, r7, r3, lsl #2
  4051ca:	f1a3 0108 	sub.w	r1, r3, #8
  4051ce:	685c      	ldr	r4, [r3, #4]
  4051d0:	42a1      	cmp	r1, r4
  4051d2:	d107      	bne.n	4051e4 <_malloc_r+0x64>
  4051d4:	e0ac      	b.n	405330 <_malloc_r+0x1b0>
  4051d6:	2a00      	cmp	r2, #0
  4051d8:	f280 80ac 	bge.w	405334 <_malloc_r+0x1b4>
  4051dc:	68e4      	ldr	r4, [r4, #12]
  4051de:	42a1      	cmp	r1, r4
  4051e0:	f000 80a6 	beq.w	405330 <_malloc_r+0x1b0>
  4051e4:	6863      	ldr	r3, [r4, #4]
  4051e6:	f023 0303 	bic.w	r3, r3, #3
  4051ea:	1b5a      	subs	r2, r3, r5
  4051ec:	2a0f      	cmp	r2, #15
  4051ee:	ddf2      	ble.n	4051d6 <_malloc_r+0x56>
  4051f0:	49b9      	ldr	r1, [pc, #740]	; (4054d8 <_malloc_r+0x358>)
  4051f2:	693c      	ldr	r4, [r7, #16]
  4051f4:	f101 0e08 	add.w	lr, r1, #8
  4051f8:	4574      	cmp	r4, lr
  4051fa:	f000 81b3 	beq.w	405564 <_malloc_r+0x3e4>
  4051fe:	6863      	ldr	r3, [r4, #4]
  405200:	f023 0303 	bic.w	r3, r3, #3
  405204:	1b5a      	subs	r2, r3, r5
  405206:	2a0f      	cmp	r2, #15
  405208:	f300 8199 	bgt.w	40553e <_malloc_r+0x3be>
  40520c:	2a00      	cmp	r2, #0
  40520e:	f8c1 e014 	str.w	lr, [r1, #20]
  405212:	f8c1 e010 	str.w	lr, [r1, #16]
  405216:	f280 809e 	bge.w	405356 <_malloc_r+0x1d6>
  40521a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  40521e:	f080 8167 	bcs.w	4054f0 <_malloc_r+0x370>
  405222:	08db      	lsrs	r3, r3, #3
  405224:	f103 0c01 	add.w	ip, r3, #1
  405228:	2201      	movs	r2, #1
  40522a:	109b      	asrs	r3, r3, #2
  40522c:	fa02 f303 	lsl.w	r3, r2, r3
  405230:	684a      	ldr	r2, [r1, #4]
  405232:	f851 803c 	ldr.w	r8, [r1, ip, lsl #3]
  405236:	f8c4 8008 	str.w	r8, [r4, #8]
  40523a:	eb01 09cc 	add.w	r9, r1, ip, lsl #3
  40523e:	431a      	orrs	r2, r3
  405240:	f1a9 0308 	sub.w	r3, r9, #8
  405244:	60e3      	str	r3, [r4, #12]
  405246:	604a      	str	r2, [r1, #4]
  405248:	f841 403c 	str.w	r4, [r1, ip, lsl #3]
  40524c:	f8c8 400c 	str.w	r4, [r8, #12]
  405250:	1083      	asrs	r3, r0, #2
  405252:	2401      	movs	r4, #1
  405254:	409c      	lsls	r4, r3
  405256:	4294      	cmp	r4, r2
  405258:	f200 808a 	bhi.w	405370 <_malloc_r+0x1f0>
  40525c:	4214      	tst	r4, r2
  40525e:	d106      	bne.n	40526e <_malloc_r+0xee>
  405260:	f020 0003 	bic.w	r0, r0, #3
  405264:	0064      	lsls	r4, r4, #1
  405266:	4214      	tst	r4, r2
  405268:	f100 0004 	add.w	r0, r0, #4
  40526c:	d0fa      	beq.n	405264 <_malloc_r+0xe4>
  40526e:	eb07 09c0 	add.w	r9, r7, r0, lsl #3
  405272:	46cc      	mov	ip, r9
  405274:	4680      	mov	r8, r0
  405276:	f8dc 100c 	ldr.w	r1, [ip, #12]
  40527a:	458c      	cmp	ip, r1
  40527c:	d107      	bne.n	40528e <_malloc_r+0x10e>
  40527e:	e173      	b.n	405568 <_malloc_r+0x3e8>
  405280:	2a00      	cmp	r2, #0
  405282:	f280 8181 	bge.w	405588 <_malloc_r+0x408>
  405286:	68c9      	ldr	r1, [r1, #12]
  405288:	458c      	cmp	ip, r1
  40528a:	f000 816d 	beq.w	405568 <_malloc_r+0x3e8>
  40528e:	684b      	ldr	r3, [r1, #4]
  405290:	f023 0303 	bic.w	r3, r3, #3
  405294:	1b5a      	subs	r2, r3, r5
  405296:	2a0f      	cmp	r2, #15
  405298:	ddf2      	ble.n	405280 <_malloc_r+0x100>
  40529a:	460c      	mov	r4, r1
  40529c:	f8d1 c00c 	ldr.w	ip, [r1, #12]
  4052a0:	f854 8f08 	ldr.w	r8, [r4, #8]!
  4052a4:	194b      	adds	r3, r1, r5
  4052a6:	f045 0501 	orr.w	r5, r5, #1
  4052aa:	604d      	str	r5, [r1, #4]
  4052ac:	f042 0101 	orr.w	r1, r2, #1
  4052b0:	f8c8 c00c 	str.w	ip, [r8, #12]
  4052b4:	4630      	mov	r0, r6
  4052b6:	f8cc 8008 	str.w	r8, [ip, #8]
  4052ba:	617b      	str	r3, [r7, #20]
  4052bc:	613b      	str	r3, [r7, #16]
  4052be:	f8c3 e00c 	str.w	lr, [r3, #12]
  4052c2:	f8c3 e008 	str.w	lr, [r3, #8]
  4052c6:	6059      	str	r1, [r3, #4]
  4052c8:	509a      	str	r2, [r3, r2]
  4052ca:	f000 fb61 	bl	405990 <__malloc_unlock>
  4052ce:	e01f      	b.n	405310 <_malloc_r+0x190>
  4052d0:	2910      	cmp	r1, #16
  4052d2:	d821      	bhi.n	405318 <_malloc_r+0x198>
  4052d4:	f000 fb5a 	bl	40598c <__malloc_lock>
  4052d8:	2510      	movs	r5, #16
  4052da:	2306      	movs	r3, #6
  4052dc:	2002      	movs	r0, #2
  4052de:	4f7e      	ldr	r7, [pc, #504]	; (4054d8 <_malloc_r+0x358>)
  4052e0:	eb07 0383 	add.w	r3, r7, r3, lsl #2
  4052e4:	f1a3 0208 	sub.w	r2, r3, #8
  4052e8:	685c      	ldr	r4, [r3, #4]
  4052ea:	4294      	cmp	r4, r2
  4052ec:	f000 8145 	beq.w	40557a <_malloc_r+0x3fa>
  4052f0:	6863      	ldr	r3, [r4, #4]
  4052f2:	68e1      	ldr	r1, [r4, #12]
  4052f4:	68a5      	ldr	r5, [r4, #8]
  4052f6:	f023 0303 	bic.w	r3, r3, #3
  4052fa:	4423      	add	r3, r4
  4052fc:	4630      	mov	r0, r6
  4052fe:	685a      	ldr	r2, [r3, #4]
  405300:	60e9      	str	r1, [r5, #12]
  405302:	f042 0201 	orr.w	r2, r2, #1
  405306:	608d      	str	r5, [r1, #8]
  405308:	605a      	str	r2, [r3, #4]
  40530a:	f000 fb41 	bl	405990 <__malloc_unlock>
  40530e:	3408      	adds	r4, #8
  405310:	4620      	mov	r0, r4
  405312:	b003      	add	sp, #12
  405314:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  405318:	2400      	movs	r4, #0
  40531a:	230c      	movs	r3, #12
  40531c:	4620      	mov	r0, r4
  40531e:	6033      	str	r3, [r6, #0]
  405320:	b003      	add	sp, #12
  405322:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  405326:	2380      	movs	r3, #128	; 0x80
  405328:	f04f 0e40 	mov.w	lr, #64	; 0x40
  40532c:	203f      	movs	r0, #63	; 0x3f
  40532e:	e749      	b.n	4051c4 <_malloc_r+0x44>
  405330:	4670      	mov	r0, lr
  405332:	e75d      	b.n	4051f0 <_malloc_r+0x70>
  405334:	4423      	add	r3, r4
  405336:	68e1      	ldr	r1, [r4, #12]
  405338:	685a      	ldr	r2, [r3, #4]
  40533a:	68a5      	ldr	r5, [r4, #8]
  40533c:	f042 0201 	orr.w	r2, r2, #1
  405340:	60e9      	str	r1, [r5, #12]
  405342:	4630      	mov	r0, r6
  405344:	608d      	str	r5, [r1, #8]
  405346:	605a      	str	r2, [r3, #4]
  405348:	f000 fb22 	bl	405990 <__malloc_unlock>
  40534c:	3408      	adds	r4, #8
  40534e:	4620      	mov	r0, r4
  405350:	b003      	add	sp, #12
  405352:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  405356:	4423      	add	r3, r4
  405358:	4630      	mov	r0, r6
  40535a:	685a      	ldr	r2, [r3, #4]
  40535c:	f042 0201 	orr.w	r2, r2, #1
  405360:	605a      	str	r2, [r3, #4]
  405362:	f000 fb15 	bl	405990 <__malloc_unlock>
  405366:	3408      	adds	r4, #8
  405368:	4620      	mov	r0, r4
  40536a:	b003      	add	sp, #12
  40536c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  405370:	68bc      	ldr	r4, [r7, #8]
  405372:	6863      	ldr	r3, [r4, #4]
  405374:	f023 0803 	bic.w	r8, r3, #3
  405378:	45a8      	cmp	r8, r5
  40537a:	d304      	bcc.n	405386 <_malloc_r+0x206>
  40537c:	ebc5 0308 	rsb	r3, r5, r8
  405380:	2b0f      	cmp	r3, #15
  405382:	f300 808c 	bgt.w	40549e <_malloc_r+0x31e>
  405386:	4b55      	ldr	r3, [pc, #340]	; (4054dc <_malloc_r+0x35c>)
  405388:	f8df 9160 	ldr.w	r9, [pc, #352]	; 4054ec <_malloc_r+0x36c>
  40538c:	681a      	ldr	r2, [r3, #0]
  40538e:	f8d9 3000 	ldr.w	r3, [r9]
  405392:	3301      	adds	r3, #1
  405394:	442a      	add	r2, r5
  405396:	eb04 0a08 	add.w	sl, r4, r8
  40539a:	f000 8160 	beq.w	40565e <_malloc_r+0x4de>
  40539e:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
  4053a2:	320f      	adds	r2, #15
  4053a4:	f422 627f 	bic.w	r2, r2, #4080	; 0xff0
  4053a8:	f022 020f 	bic.w	r2, r2, #15
  4053ac:	4611      	mov	r1, r2
  4053ae:	4630      	mov	r0, r6
  4053b0:	9201      	str	r2, [sp, #4]
  4053b2:	f001 f881 	bl	4064b8 <_sbrk_r>
  4053b6:	f1b0 3fff 	cmp.w	r0, #4294967295
  4053ba:	4683      	mov	fp, r0
  4053bc:	9a01      	ldr	r2, [sp, #4]
  4053be:	f000 8158 	beq.w	405672 <_malloc_r+0x4f2>
  4053c2:	4582      	cmp	sl, r0
  4053c4:	f200 80fc 	bhi.w	4055c0 <_malloc_r+0x440>
  4053c8:	4b45      	ldr	r3, [pc, #276]	; (4054e0 <_malloc_r+0x360>)
  4053ca:	6819      	ldr	r1, [r3, #0]
  4053cc:	45da      	cmp	sl, fp
  4053ce:	4411      	add	r1, r2
  4053d0:	6019      	str	r1, [r3, #0]
  4053d2:	f000 8153 	beq.w	40567c <_malloc_r+0x4fc>
  4053d6:	f8d9 0000 	ldr.w	r0, [r9]
  4053da:	f8df e110 	ldr.w	lr, [pc, #272]	; 4054ec <_malloc_r+0x36c>
  4053de:	3001      	adds	r0, #1
  4053e0:	bf1b      	ittet	ne
  4053e2:	ebca 0a0b 	rsbne	sl, sl, fp
  4053e6:	4451      	addne	r1, sl
  4053e8:	f8ce b000 	streq.w	fp, [lr]
  4053ec:	6019      	strne	r1, [r3, #0]
  4053ee:	f01b 0107 	ands.w	r1, fp, #7
  4053f2:	f000 8117 	beq.w	405624 <_malloc_r+0x4a4>
  4053f6:	f1c1 0008 	rsb	r0, r1, #8
  4053fa:	f5c1 5180 	rsb	r1, r1, #4096	; 0x1000
  4053fe:	4483      	add	fp, r0
  405400:	3108      	adds	r1, #8
  405402:	445a      	add	r2, fp
  405404:	f3c2 020b 	ubfx	r2, r2, #0, #12
  405408:	ebc2 0901 	rsb	r9, r2, r1
  40540c:	4649      	mov	r1, r9
  40540e:	4630      	mov	r0, r6
  405410:	9301      	str	r3, [sp, #4]
  405412:	f001 f851 	bl	4064b8 <_sbrk_r>
  405416:	1c43      	adds	r3, r0, #1
  405418:	9b01      	ldr	r3, [sp, #4]
  40541a:	f000 813f 	beq.w	40569c <_malloc_r+0x51c>
  40541e:	ebcb 0200 	rsb	r2, fp, r0
  405422:	444a      	add	r2, r9
  405424:	f042 0201 	orr.w	r2, r2, #1
  405428:	6819      	ldr	r1, [r3, #0]
  40542a:	f8c7 b008 	str.w	fp, [r7, #8]
  40542e:	4449      	add	r1, r9
  405430:	42bc      	cmp	r4, r7
  405432:	f8cb 2004 	str.w	r2, [fp, #4]
  405436:	6019      	str	r1, [r3, #0]
  405438:	f8df 90a4 	ldr.w	r9, [pc, #164]	; 4054e0 <_malloc_r+0x360>
  40543c:	d016      	beq.n	40546c <_malloc_r+0x2ec>
  40543e:	f1b8 0f0f 	cmp.w	r8, #15
  405442:	f240 80fd 	bls.w	405640 <_malloc_r+0x4c0>
  405446:	6862      	ldr	r2, [r4, #4]
  405448:	f1a8 030c 	sub.w	r3, r8, #12
  40544c:	f023 0307 	bic.w	r3, r3, #7
  405450:	18e0      	adds	r0, r4, r3
  405452:	f002 0201 	and.w	r2, r2, #1
  405456:	f04f 0e05 	mov.w	lr, #5
  40545a:	431a      	orrs	r2, r3
  40545c:	2b0f      	cmp	r3, #15
  40545e:	6062      	str	r2, [r4, #4]
  405460:	f8c0 e004 	str.w	lr, [r0, #4]
  405464:	f8c0 e008 	str.w	lr, [r0, #8]
  405468:	f200 811c 	bhi.w	4056a4 <_malloc_r+0x524>
  40546c:	4b1d      	ldr	r3, [pc, #116]	; (4054e4 <_malloc_r+0x364>)
  40546e:	68bc      	ldr	r4, [r7, #8]
  405470:	681a      	ldr	r2, [r3, #0]
  405472:	4291      	cmp	r1, r2
  405474:	bf88      	it	hi
  405476:	6019      	strhi	r1, [r3, #0]
  405478:	4b1b      	ldr	r3, [pc, #108]	; (4054e8 <_malloc_r+0x368>)
  40547a:	681a      	ldr	r2, [r3, #0]
  40547c:	4291      	cmp	r1, r2
  40547e:	6862      	ldr	r2, [r4, #4]
  405480:	bf88      	it	hi
  405482:	6019      	strhi	r1, [r3, #0]
  405484:	f022 0203 	bic.w	r2, r2, #3
  405488:	4295      	cmp	r5, r2
  40548a:	eba2 0305 	sub.w	r3, r2, r5
  40548e:	d801      	bhi.n	405494 <_malloc_r+0x314>
  405490:	2b0f      	cmp	r3, #15
  405492:	dc04      	bgt.n	40549e <_malloc_r+0x31e>
  405494:	4630      	mov	r0, r6
  405496:	f000 fa7b 	bl	405990 <__malloc_unlock>
  40549a:	2400      	movs	r4, #0
  40549c:	e738      	b.n	405310 <_malloc_r+0x190>
  40549e:	1962      	adds	r2, r4, r5
  4054a0:	f043 0301 	orr.w	r3, r3, #1
  4054a4:	f045 0501 	orr.w	r5, r5, #1
  4054a8:	6065      	str	r5, [r4, #4]
  4054aa:	4630      	mov	r0, r6
  4054ac:	60ba      	str	r2, [r7, #8]
  4054ae:	6053      	str	r3, [r2, #4]
  4054b0:	f000 fa6e 	bl	405990 <__malloc_unlock>
  4054b4:	3408      	adds	r4, #8
  4054b6:	4620      	mov	r0, r4
  4054b8:	b003      	add	sp, #12
  4054ba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4054be:	2b14      	cmp	r3, #20
  4054c0:	d971      	bls.n	4055a6 <_malloc_r+0x426>
  4054c2:	2b54      	cmp	r3, #84	; 0x54
  4054c4:	f200 80a4 	bhi.w	405610 <_malloc_r+0x490>
  4054c8:	0b28      	lsrs	r0, r5, #12
  4054ca:	f100 0e6f 	add.w	lr, r0, #111	; 0x6f
  4054ce:	ea4f 034e 	mov.w	r3, lr, lsl #1
  4054d2:	306e      	adds	r0, #110	; 0x6e
  4054d4:	e676      	b.n	4051c4 <_malloc_r+0x44>
  4054d6:	bf00      	nop
  4054d8:	2000049c 	.word	0x2000049c
  4054dc:	20000d0c 	.word	0x20000d0c
  4054e0:	20000d10 	.word	0x20000d10
  4054e4:	20000d08 	.word	0x20000d08
  4054e8:	20000d04 	.word	0x20000d04
  4054ec:	200008a8 	.word	0x200008a8
  4054f0:	0a5a      	lsrs	r2, r3, #9
  4054f2:	2a04      	cmp	r2, #4
  4054f4:	d95e      	bls.n	4055b4 <_malloc_r+0x434>
  4054f6:	2a14      	cmp	r2, #20
  4054f8:	f200 80b3 	bhi.w	405662 <_malloc_r+0x4e2>
  4054fc:	f102 015c 	add.w	r1, r2, #92	; 0x5c
  405500:	0049      	lsls	r1, r1, #1
  405502:	325b      	adds	r2, #91	; 0x5b
  405504:	eb07 0c81 	add.w	ip, r7, r1, lsl #2
  405508:	f857 1021 	ldr.w	r1, [r7, r1, lsl #2]
  40550c:	f8df 81dc 	ldr.w	r8, [pc, #476]	; 4056ec <_malloc_r+0x56c>
  405510:	f1ac 0c08 	sub.w	ip, ip, #8
  405514:	458c      	cmp	ip, r1
  405516:	f000 8088 	beq.w	40562a <_malloc_r+0x4aa>
  40551a:	684a      	ldr	r2, [r1, #4]
  40551c:	f022 0203 	bic.w	r2, r2, #3
  405520:	4293      	cmp	r3, r2
  405522:	d202      	bcs.n	40552a <_malloc_r+0x3aa>
  405524:	6889      	ldr	r1, [r1, #8]
  405526:	458c      	cmp	ip, r1
  405528:	d1f7      	bne.n	40551a <_malloc_r+0x39a>
  40552a:	f8d1 c00c 	ldr.w	ip, [r1, #12]
  40552e:	687a      	ldr	r2, [r7, #4]
  405530:	f8c4 c00c 	str.w	ip, [r4, #12]
  405534:	60a1      	str	r1, [r4, #8]
  405536:	f8cc 4008 	str.w	r4, [ip, #8]
  40553a:	60cc      	str	r4, [r1, #12]
  40553c:	e688      	b.n	405250 <_malloc_r+0xd0>
  40553e:	1963      	adds	r3, r4, r5
  405540:	f042 0701 	orr.w	r7, r2, #1
  405544:	f045 0501 	orr.w	r5, r5, #1
  405548:	6065      	str	r5, [r4, #4]
  40554a:	4630      	mov	r0, r6
  40554c:	614b      	str	r3, [r1, #20]
  40554e:	610b      	str	r3, [r1, #16]
  405550:	f8c3 e00c 	str.w	lr, [r3, #12]
  405554:	f8c3 e008 	str.w	lr, [r3, #8]
  405558:	605f      	str	r7, [r3, #4]
  40555a:	509a      	str	r2, [r3, r2]
  40555c:	3408      	adds	r4, #8
  40555e:	f000 fa17 	bl	405990 <__malloc_unlock>
  405562:	e6d5      	b.n	405310 <_malloc_r+0x190>
  405564:	684a      	ldr	r2, [r1, #4]
  405566:	e673      	b.n	405250 <_malloc_r+0xd0>
  405568:	f108 0801 	add.w	r8, r8, #1
  40556c:	f018 0f03 	tst.w	r8, #3
  405570:	f10c 0c08 	add.w	ip, ip, #8
  405574:	f47f ae7f 	bne.w	405276 <_malloc_r+0xf6>
  405578:	e030      	b.n	4055dc <_malloc_r+0x45c>
  40557a:	68dc      	ldr	r4, [r3, #12]
  40557c:	42a3      	cmp	r3, r4
  40557e:	bf08      	it	eq
  405580:	3002      	addeq	r0, #2
  405582:	f43f ae35 	beq.w	4051f0 <_malloc_r+0x70>
  405586:	e6b3      	b.n	4052f0 <_malloc_r+0x170>
  405588:	440b      	add	r3, r1
  40558a:	460c      	mov	r4, r1
  40558c:	685a      	ldr	r2, [r3, #4]
  40558e:	68c9      	ldr	r1, [r1, #12]
  405590:	f854 5f08 	ldr.w	r5, [r4, #8]!
  405594:	f042 0201 	orr.w	r2, r2, #1
  405598:	605a      	str	r2, [r3, #4]
  40559a:	4630      	mov	r0, r6
  40559c:	60e9      	str	r1, [r5, #12]
  40559e:	608d      	str	r5, [r1, #8]
  4055a0:	f000 f9f6 	bl	405990 <__malloc_unlock>
  4055a4:	e6b4      	b.n	405310 <_malloc_r+0x190>
  4055a6:	f103 0e5c 	add.w	lr, r3, #92	; 0x5c
  4055aa:	f103 005b 	add.w	r0, r3, #91	; 0x5b
  4055ae:	ea4f 034e 	mov.w	r3, lr, lsl #1
  4055b2:	e607      	b.n	4051c4 <_malloc_r+0x44>
  4055b4:	099a      	lsrs	r2, r3, #6
  4055b6:	f102 0139 	add.w	r1, r2, #57	; 0x39
  4055ba:	0049      	lsls	r1, r1, #1
  4055bc:	3238      	adds	r2, #56	; 0x38
  4055be:	e7a1      	b.n	405504 <_malloc_r+0x384>
  4055c0:	42bc      	cmp	r4, r7
  4055c2:	4b4a      	ldr	r3, [pc, #296]	; (4056ec <_malloc_r+0x56c>)
  4055c4:	f43f af00 	beq.w	4053c8 <_malloc_r+0x248>
  4055c8:	689c      	ldr	r4, [r3, #8]
  4055ca:	6862      	ldr	r2, [r4, #4]
  4055cc:	f022 0203 	bic.w	r2, r2, #3
  4055d0:	e75a      	b.n	405488 <_malloc_r+0x308>
  4055d2:	f859 3908 	ldr.w	r3, [r9], #-8
  4055d6:	4599      	cmp	r9, r3
  4055d8:	f040 8082 	bne.w	4056e0 <_malloc_r+0x560>
  4055dc:	f010 0f03 	tst.w	r0, #3
  4055e0:	f100 30ff 	add.w	r0, r0, #4294967295
  4055e4:	d1f5      	bne.n	4055d2 <_malloc_r+0x452>
  4055e6:	687b      	ldr	r3, [r7, #4]
  4055e8:	ea23 0304 	bic.w	r3, r3, r4
  4055ec:	607b      	str	r3, [r7, #4]
  4055ee:	0064      	lsls	r4, r4, #1
  4055f0:	429c      	cmp	r4, r3
  4055f2:	f63f aebd 	bhi.w	405370 <_malloc_r+0x1f0>
  4055f6:	2c00      	cmp	r4, #0
  4055f8:	f43f aeba 	beq.w	405370 <_malloc_r+0x1f0>
  4055fc:	421c      	tst	r4, r3
  4055fe:	4640      	mov	r0, r8
  405600:	f47f ae35 	bne.w	40526e <_malloc_r+0xee>
  405604:	0064      	lsls	r4, r4, #1
  405606:	421c      	tst	r4, r3
  405608:	f100 0004 	add.w	r0, r0, #4
  40560c:	d0fa      	beq.n	405604 <_malloc_r+0x484>
  40560e:	e62e      	b.n	40526e <_malloc_r+0xee>
  405610:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
  405614:	d818      	bhi.n	405648 <_malloc_r+0x4c8>
  405616:	0be8      	lsrs	r0, r5, #15
  405618:	f100 0e78 	add.w	lr, r0, #120	; 0x78
  40561c:	ea4f 034e 	mov.w	r3, lr, lsl #1
  405620:	3077      	adds	r0, #119	; 0x77
  405622:	e5cf      	b.n	4051c4 <_malloc_r+0x44>
  405624:	f44f 5180 	mov.w	r1, #4096	; 0x1000
  405628:	e6eb      	b.n	405402 <_malloc_r+0x282>
  40562a:	2101      	movs	r1, #1
  40562c:	f8d8 3004 	ldr.w	r3, [r8, #4]
  405630:	1092      	asrs	r2, r2, #2
  405632:	fa01 f202 	lsl.w	r2, r1, r2
  405636:	431a      	orrs	r2, r3
  405638:	f8c8 2004 	str.w	r2, [r8, #4]
  40563c:	4661      	mov	r1, ip
  40563e:	e777      	b.n	405530 <_malloc_r+0x3b0>
  405640:	2301      	movs	r3, #1
  405642:	f8cb 3004 	str.w	r3, [fp, #4]
  405646:	e725      	b.n	405494 <_malloc_r+0x314>
  405648:	f240 5254 	movw	r2, #1364	; 0x554
  40564c:	4293      	cmp	r3, r2
  40564e:	d820      	bhi.n	405692 <_malloc_r+0x512>
  405650:	0ca8      	lsrs	r0, r5, #18
  405652:	f100 0e7d 	add.w	lr, r0, #125	; 0x7d
  405656:	ea4f 034e 	mov.w	r3, lr, lsl #1
  40565a:	307c      	adds	r0, #124	; 0x7c
  40565c:	e5b2      	b.n	4051c4 <_malloc_r+0x44>
  40565e:	3210      	adds	r2, #16
  405660:	e6a4      	b.n	4053ac <_malloc_r+0x22c>
  405662:	2a54      	cmp	r2, #84	; 0x54
  405664:	d826      	bhi.n	4056b4 <_malloc_r+0x534>
  405666:	0b1a      	lsrs	r2, r3, #12
  405668:	f102 016f 	add.w	r1, r2, #111	; 0x6f
  40566c:	0049      	lsls	r1, r1, #1
  40566e:	326e      	adds	r2, #110	; 0x6e
  405670:	e748      	b.n	405504 <_malloc_r+0x384>
  405672:	68bc      	ldr	r4, [r7, #8]
  405674:	6862      	ldr	r2, [r4, #4]
  405676:	f022 0203 	bic.w	r2, r2, #3
  40567a:	e705      	b.n	405488 <_malloc_r+0x308>
  40567c:	f3ca 000b 	ubfx	r0, sl, #0, #12
  405680:	2800      	cmp	r0, #0
  405682:	f47f aea8 	bne.w	4053d6 <_malloc_r+0x256>
  405686:	4442      	add	r2, r8
  405688:	68bb      	ldr	r3, [r7, #8]
  40568a:	f042 0201 	orr.w	r2, r2, #1
  40568e:	605a      	str	r2, [r3, #4]
  405690:	e6ec      	b.n	40546c <_malloc_r+0x2ec>
  405692:	23fe      	movs	r3, #254	; 0xfe
  405694:	f04f 0e7f 	mov.w	lr, #127	; 0x7f
  405698:	207e      	movs	r0, #126	; 0x7e
  40569a:	e593      	b.n	4051c4 <_malloc_r+0x44>
  40569c:	2201      	movs	r2, #1
  40569e:	f04f 0900 	mov.w	r9, #0
  4056a2:	e6c1      	b.n	405428 <_malloc_r+0x2a8>
  4056a4:	f104 0108 	add.w	r1, r4, #8
  4056a8:	4630      	mov	r0, r6
  4056aa:	f7ff fa2f 	bl	404b0c <_free_r>
  4056ae:	f8d9 1000 	ldr.w	r1, [r9]
  4056b2:	e6db      	b.n	40546c <_malloc_r+0x2ec>
  4056b4:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  4056b8:	d805      	bhi.n	4056c6 <_malloc_r+0x546>
  4056ba:	0bda      	lsrs	r2, r3, #15
  4056bc:	f102 0178 	add.w	r1, r2, #120	; 0x78
  4056c0:	0049      	lsls	r1, r1, #1
  4056c2:	3277      	adds	r2, #119	; 0x77
  4056c4:	e71e      	b.n	405504 <_malloc_r+0x384>
  4056c6:	f240 5154 	movw	r1, #1364	; 0x554
  4056ca:	428a      	cmp	r2, r1
  4056cc:	d805      	bhi.n	4056da <_malloc_r+0x55a>
  4056ce:	0c9a      	lsrs	r2, r3, #18
  4056d0:	f102 017d 	add.w	r1, r2, #125	; 0x7d
  4056d4:	0049      	lsls	r1, r1, #1
  4056d6:	327c      	adds	r2, #124	; 0x7c
  4056d8:	e714      	b.n	405504 <_malloc_r+0x384>
  4056da:	21fe      	movs	r1, #254	; 0xfe
  4056dc:	227e      	movs	r2, #126	; 0x7e
  4056de:	e711      	b.n	405504 <_malloc_r+0x384>
  4056e0:	687b      	ldr	r3, [r7, #4]
  4056e2:	e784      	b.n	4055ee <_malloc_r+0x46e>
  4056e4:	08e8      	lsrs	r0, r5, #3
  4056e6:	1c43      	adds	r3, r0, #1
  4056e8:	005b      	lsls	r3, r3, #1
  4056ea:	e5f8      	b.n	4052de <_malloc_r+0x15e>
  4056ec:	2000049c 	.word	0x2000049c

004056f0 <memchr>:
  4056f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  4056f4:	2a10      	cmp	r2, #16
  4056f6:	db2b      	blt.n	405750 <memchr+0x60>
  4056f8:	f010 0f07 	tst.w	r0, #7
  4056fc:	d008      	beq.n	405710 <memchr+0x20>
  4056fe:	f810 3b01 	ldrb.w	r3, [r0], #1
  405702:	3a01      	subs	r2, #1
  405704:	428b      	cmp	r3, r1
  405706:	d02d      	beq.n	405764 <memchr+0x74>
  405708:	f010 0f07 	tst.w	r0, #7
  40570c:	b342      	cbz	r2, 405760 <memchr+0x70>
  40570e:	d1f6      	bne.n	4056fe <memchr+0xe>
  405710:	b4f0      	push	{r4, r5, r6, r7}
  405712:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
  405716:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
  40571a:	f022 0407 	bic.w	r4, r2, #7
  40571e:	f07f 0700 	mvns.w	r7, #0
  405722:	2300      	movs	r3, #0
  405724:	e8f0 5602 	ldrd	r5, r6, [r0], #8
  405728:	3c08      	subs	r4, #8
  40572a:	ea85 0501 	eor.w	r5, r5, r1
  40572e:	ea86 0601 	eor.w	r6, r6, r1
  405732:	fa85 f547 	uadd8	r5, r5, r7
  405736:	faa3 f587 	sel	r5, r3, r7
  40573a:	fa86 f647 	uadd8	r6, r6, r7
  40573e:	faa5 f687 	sel	r6, r5, r7
  405742:	b98e      	cbnz	r6, 405768 <memchr+0x78>
  405744:	d1ee      	bne.n	405724 <memchr+0x34>
  405746:	bcf0      	pop	{r4, r5, r6, r7}
  405748:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  40574c:	f002 0207 	and.w	r2, r2, #7
  405750:	b132      	cbz	r2, 405760 <memchr+0x70>
  405752:	f810 3b01 	ldrb.w	r3, [r0], #1
  405756:	3a01      	subs	r2, #1
  405758:	ea83 0301 	eor.w	r3, r3, r1
  40575c:	b113      	cbz	r3, 405764 <memchr+0x74>
  40575e:	d1f8      	bne.n	405752 <memchr+0x62>
  405760:	2000      	movs	r0, #0
  405762:	4770      	bx	lr
  405764:	3801      	subs	r0, #1
  405766:	4770      	bx	lr
  405768:	2d00      	cmp	r5, #0
  40576a:	bf06      	itte	eq
  40576c:	4635      	moveq	r5, r6
  40576e:	3803      	subeq	r0, #3
  405770:	3807      	subne	r0, #7
  405772:	f015 0f01 	tst.w	r5, #1
  405776:	d107      	bne.n	405788 <memchr+0x98>
  405778:	3001      	adds	r0, #1
  40577a:	f415 7f80 	tst.w	r5, #256	; 0x100
  40577e:	bf02      	ittt	eq
  405780:	3001      	addeq	r0, #1
  405782:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
  405786:	3001      	addeq	r0, #1
  405788:	bcf0      	pop	{r4, r5, r6, r7}
  40578a:	3801      	subs	r0, #1
  40578c:	4770      	bx	lr
  40578e:	bf00      	nop

00405790 <memcpy>:
  405790:	4684      	mov	ip, r0
  405792:	ea41 0300 	orr.w	r3, r1, r0
  405796:	f013 0303 	ands.w	r3, r3, #3
  40579a:	d16d      	bne.n	405878 <memcpy+0xe8>
  40579c:	3a40      	subs	r2, #64	; 0x40
  40579e:	d341      	bcc.n	405824 <memcpy+0x94>
  4057a0:	f851 3b04 	ldr.w	r3, [r1], #4
  4057a4:	f840 3b04 	str.w	r3, [r0], #4
  4057a8:	f851 3b04 	ldr.w	r3, [r1], #4
  4057ac:	f840 3b04 	str.w	r3, [r0], #4
  4057b0:	f851 3b04 	ldr.w	r3, [r1], #4
  4057b4:	f840 3b04 	str.w	r3, [r0], #4
  4057b8:	f851 3b04 	ldr.w	r3, [r1], #4
  4057bc:	f840 3b04 	str.w	r3, [r0], #4
  4057c0:	f851 3b04 	ldr.w	r3, [r1], #4
  4057c4:	f840 3b04 	str.w	r3, [r0], #4
  4057c8:	f851 3b04 	ldr.w	r3, [r1], #4
  4057cc:	f840 3b04 	str.w	r3, [r0], #4
  4057d0:	f851 3b04 	ldr.w	r3, [r1], #4
  4057d4:	f840 3b04 	str.w	r3, [r0], #4
  4057d8:	f851 3b04 	ldr.w	r3, [r1], #4
  4057dc:	f840 3b04 	str.w	r3, [r0], #4
  4057e0:	f851 3b04 	ldr.w	r3, [r1], #4
  4057e4:	f840 3b04 	str.w	r3, [r0], #4
  4057e8:	f851 3b04 	ldr.w	r3, [r1], #4
  4057ec:	f840 3b04 	str.w	r3, [r0], #4
  4057f0:	f851 3b04 	ldr.w	r3, [r1], #4
  4057f4:	f840 3b04 	str.w	r3, [r0], #4
  4057f8:	f851 3b04 	ldr.w	r3, [r1], #4
  4057fc:	f840 3b04 	str.w	r3, [r0], #4
  405800:	f851 3b04 	ldr.w	r3, [r1], #4
  405804:	f840 3b04 	str.w	r3, [r0], #4
  405808:	f851 3b04 	ldr.w	r3, [r1], #4
  40580c:	f840 3b04 	str.w	r3, [r0], #4
  405810:	f851 3b04 	ldr.w	r3, [r1], #4
  405814:	f840 3b04 	str.w	r3, [r0], #4
  405818:	f851 3b04 	ldr.w	r3, [r1], #4
  40581c:	f840 3b04 	str.w	r3, [r0], #4
  405820:	3a40      	subs	r2, #64	; 0x40
  405822:	d2bd      	bcs.n	4057a0 <memcpy+0x10>
  405824:	3230      	adds	r2, #48	; 0x30
  405826:	d311      	bcc.n	40584c <memcpy+0xbc>
  405828:	f851 3b04 	ldr.w	r3, [r1], #4
  40582c:	f840 3b04 	str.w	r3, [r0], #4
  405830:	f851 3b04 	ldr.w	r3, [r1], #4
  405834:	f840 3b04 	str.w	r3, [r0], #4
  405838:	f851 3b04 	ldr.w	r3, [r1], #4
  40583c:	f840 3b04 	str.w	r3, [r0], #4
  405840:	f851 3b04 	ldr.w	r3, [r1], #4
  405844:	f840 3b04 	str.w	r3, [r0], #4
  405848:	3a10      	subs	r2, #16
  40584a:	d2ed      	bcs.n	405828 <memcpy+0x98>
  40584c:	320c      	adds	r2, #12
  40584e:	d305      	bcc.n	40585c <memcpy+0xcc>
  405850:	f851 3b04 	ldr.w	r3, [r1], #4
  405854:	f840 3b04 	str.w	r3, [r0], #4
  405858:	3a04      	subs	r2, #4
  40585a:	d2f9      	bcs.n	405850 <memcpy+0xc0>
  40585c:	3204      	adds	r2, #4
  40585e:	d008      	beq.n	405872 <memcpy+0xe2>
  405860:	07d2      	lsls	r2, r2, #31
  405862:	bf1c      	itt	ne
  405864:	f811 3b01 	ldrbne.w	r3, [r1], #1
  405868:	f800 3b01 	strbne.w	r3, [r0], #1
  40586c:	d301      	bcc.n	405872 <memcpy+0xe2>
  40586e:	880b      	ldrh	r3, [r1, #0]
  405870:	8003      	strh	r3, [r0, #0]
  405872:	4660      	mov	r0, ip
  405874:	4770      	bx	lr
  405876:	bf00      	nop
  405878:	2a08      	cmp	r2, #8
  40587a:	d313      	bcc.n	4058a4 <memcpy+0x114>
  40587c:	078b      	lsls	r3, r1, #30
  40587e:	d08d      	beq.n	40579c <memcpy+0xc>
  405880:	f010 0303 	ands.w	r3, r0, #3
  405884:	d08a      	beq.n	40579c <memcpy+0xc>
  405886:	f1c3 0304 	rsb	r3, r3, #4
  40588a:	1ad2      	subs	r2, r2, r3
  40588c:	07db      	lsls	r3, r3, #31
  40588e:	bf1c      	itt	ne
  405890:	f811 3b01 	ldrbne.w	r3, [r1], #1
  405894:	f800 3b01 	strbne.w	r3, [r0], #1
  405898:	d380      	bcc.n	40579c <memcpy+0xc>
  40589a:	f831 3b02 	ldrh.w	r3, [r1], #2
  40589e:	f820 3b02 	strh.w	r3, [r0], #2
  4058a2:	e77b      	b.n	40579c <memcpy+0xc>
  4058a4:	3a04      	subs	r2, #4
  4058a6:	d3d9      	bcc.n	40585c <memcpy+0xcc>
  4058a8:	3a01      	subs	r2, #1
  4058aa:	f811 3b01 	ldrb.w	r3, [r1], #1
  4058ae:	f800 3b01 	strb.w	r3, [r0], #1
  4058b2:	d2f9      	bcs.n	4058a8 <memcpy+0x118>
  4058b4:	780b      	ldrb	r3, [r1, #0]
  4058b6:	7003      	strb	r3, [r0, #0]
  4058b8:	784b      	ldrb	r3, [r1, #1]
  4058ba:	7043      	strb	r3, [r0, #1]
  4058bc:	788b      	ldrb	r3, [r1, #2]
  4058be:	7083      	strb	r3, [r0, #2]
  4058c0:	4660      	mov	r0, ip
  4058c2:	4770      	bx	lr

004058c4 <memmove>:
  4058c4:	4288      	cmp	r0, r1
  4058c6:	b5f0      	push	{r4, r5, r6, r7, lr}
  4058c8:	d90d      	bls.n	4058e6 <memmove+0x22>
  4058ca:	188b      	adds	r3, r1, r2
  4058cc:	4298      	cmp	r0, r3
  4058ce:	d20a      	bcs.n	4058e6 <memmove+0x22>
  4058d0:	1881      	adds	r1, r0, r2
  4058d2:	2a00      	cmp	r2, #0
  4058d4:	d051      	beq.n	40597a <memmove+0xb6>
  4058d6:	1a9a      	subs	r2, r3, r2
  4058d8:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
  4058dc:	f801 4d01 	strb.w	r4, [r1, #-1]!
  4058e0:	4293      	cmp	r3, r2
  4058e2:	d1f9      	bne.n	4058d8 <memmove+0x14>
  4058e4:	bdf0      	pop	{r4, r5, r6, r7, pc}
  4058e6:	2a0f      	cmp	r2, #15
  4058e8:	d948      	bls.n	40597c <memmove+0xb8>
  4058ea:	ea41 0300 	orr.w	r3, r1, r0
  4058ee:	079b      	lsls	r3, r3, #30
  4058f0:	d146      	bne.n	405980 <memmove+0xbc>
  4058f2:	f100 0410 	add.w	r4, r0, #16
  4058f6:	f101 0310 	add.w	r3, r1, #16
  4058fa:	4615      	mov	r5, r2
  4058fc:	f853 6c10 	ldr.w	r6, [r3, #-16]
  405900:	f844 6c10 	str.w	r6, [r4, #-16]
  405904:	f853 6c0c 	ldr.w	r6, [r3, #-12]
  405908:	f844 6c0c 	str.w	r6, [r4, #-12]
  40590c:	f853 6c08 	ldr.w	r6, [r3, #-8]
  405910:	f844 6c08 	str.w	r6, [r4, #-8]
  405914:	3d10      	subs	r5, #16
  405916:	f853 6c04 	ldr.w	r6, [r3, #-4]
  40591a:	f844 6c04 	str.w	r6, [r4, #-4]
  40591e:	2d0f      	cmp	r5, #15
  405920:	f103 0310 	add.w	r3, r3, #16
  405924:	f104 0410 	add.w	r4, r4, #16
  405928:	d8e8      	bhi.n	4058fc <memmove+0x38>
  40592a:	f1a2 0310 	sub.w	r3, r2, #16
  40592e:	f023 030f 	bic.w	r3, r3, #15
  405932:	f002 0e0f 	and.w	lr, r2, #15
  405936:	3310      	adds	r3, #16
  405938:	f1be 0f03 	cmp.w	lr, #3
  40593c:	4419      	add	r1, r3
  40593e:	4403      	add	r3, r0
  405940:	d921      	bls.n	405986 <memmove+0xc2>
  405942:	1f1e      	subs	r6, r3, #4
  405944:	460d      	mov	r5, r1
  405946:	4674      	mov	r4, lr
  405948:	3c04      	subs	r4, #4
  40594a:	f855 7b04 	ldr.w	r7, [r5], #4
  40594e:	f846 7f04 	str.w	r7, [r6, #4]!
  405952:	2c03      	cmp	r4, #3
  405954:	d8f8      	bhi.n	405948 <memmove+0x84>
  405956:	f1ae 0404 	sub.w	r4, lr, #4
  40595a:	f024 0403 	bic.w	r4, r4, #3
  40595e:	3404      	adds	r4, #4
  405960:	4423      	add	r3, r4
  405962:	4421      	add	r1, r4
  405964:	f002 0203 	and.w	r2, r2, #3
  405968:	b162      	cbz	r2, 405984 <memmove+0xc0>
  40596a:	3b01      	subs	r3, #1
  40596c:	440a      	add	r2, r1
  40596e:	f811 4b01 	ldrb.w	r4, [r1], #1
  405972:	f803 4f01 	strb.w	r4, [r3, #1]!
  405976:	428a      	cmp	r2, r1
  405978:	d1f9      	bne.n	40596e <memmove+0xaa>
  40597a:	bdf0      	pop	{r4, r5, r6, r7, pc}
  40597c:	4603      	mov	r3, r0
  40597e:	e7f3      	b.n	405968 <memmove+0xa4>
  405980:	4603      	mov	r3, r0
  405982:	e7f2      	b.n	40596a <memmove+0xa6>
  405984:	bdf0      	pop	{r4, r5, r6, r7, pc}
  405986:	4672      	mov	r2, lr
  405988:	e7ee      	b.n	405968 <memmove+0xa4>
  40598a:	bf00      	nop

0040598c <__malloc_lock>:
  40598c:	4770      	bx	lr
  40598e:	bf00      	nop

00405990 <__malloc_unlock>:
  405990:	4770      	bx	lr
  405992:	bf00      	nop

00405994 <_Balloc>:
  405994:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
  405996:	b570      	push	{r4, r5, r6, lr}
  405998:	4605      	mov	r5, r0
  40599a:	460c      	mov	r4, r1
  40599c:	b14b      	cbz	r3, 4059b2 <_Balloc+0x1e>
  40599e:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
  4059a2:	b180      	cbz	r0, 4059c6 <_Balloc+0x32>
  4059a4:	6802      	ldr	r2, [r0, #0]
  4059a6:	f843 2024 	str.w	r2, [r3, r4, lsl #2]
  4059aa:	2300      	movs	r3, #0
  4059ac:	6103      	str	r3, [r0, #16]
  4059ae:	60c3      	str	r3, [r0, #12]
  4059b0:	bd70      	pop	{r4, r5, r6, pc}
  4059b2:	2221      	movs	r2, #33	; 0x21
  4059b4:	2104      	movs	r1, #4
  4059b6:	f000 febd 	bl	406734 <_calloc_r>
  4059ba:	64e8      	str	r0, [r5, #76]	; 0x4c
  4059bc:	4603      	mov	r3, r0
  4059be:	2800      	cmp	r0, #0
  4059c0:	d1ed      	bne.n	40599e <_Balloc+0xa>
  4059c2:	2000      	movs	r0, #0
  4059c4:	bd70      	pop	{r4, r5, r6, pc}
  4059c6:	2101      	movs	r1, #1
  4059c8:	fa01 f604 	lsl.w	r6, r1, r4
  4059cc:	1d72      	adds	r2, r6, #5
  4059ce:	4628      	mov	r0, r5
  4059d0:	0092      	lsls	r2, r2, #2
  4059d2:	f000 feaf 	bl	406734 <_calloc_r>
  4059d6:	2800      	cmp	r0, #0
  4059d8:	d0f3      	beq.n	4059c2 <_Balloc+0x2e>
  4059da:	6044      	str	r4, [r0, #4]
  4059dc:	6086      	str	r6, [r0, #8]
  4059de:	e7e4      	b.n	4059aa <_Balloc+0x16>

004059e0 <_Bfree>:
  4059e0:	b131      	cbz	r1, 4059f0 <_Bfree+0x10>
  4059e2:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
  4059e4:	684a      	ldr	r2, [r1, #4]
  4059e6:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
  4059ea:	6008      	str	r0, [r1, #0]
  4059ec:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  4059f0:	4770      	bx	lr
  4059f2:	bf00      	nop

004059f4 <__multadd>:
  4059f4:	b5f0      	push	{r4, r5, r6, r7, lr}
  4059f6:	690c      	ldr	r4, [r1, #16]
  4059f8:	b083      	sub	sp, #12
  4059fa:	460d      	mov	r5, r1
  4059fc:	4606      	mov	r6, r0
  4059fe:	f101 0e14 	add.w	lr, r1, #20
  405a02:	2700      	movs	r7, #0
  405a04:	f8de 0000 	ldr.w	r0, [lr]
  405a08:	b281      	uxth	r1, r0
  405a0a:	fb02 3101 	mla	r1, r2, r1, r3
  405a0e:	0c0b      	lsrs	r3, r1, #16
  405a10:	0c00      	lsrs	r0, r0, #16
  405a12:	fb02 3300 	mla	r3, r2, r0, r3
  405a16:	b289      	uxth	r1, r1
  405a18:	3701      	adds	r7, #1
  405a1a:	eb01 4103 	add.w	r1, r1, r3, lsl #16
  405a1e:	42bc      	cmp	r4, r7
  405a20:	f84e 1b04 	str.w	r1, [lr], #4
  405a24:	ea4f 4313 	mov.w	r3, r3, lsr #16
  405a28:	dcec      	bgt.n	405a04 <__multadd+0x10>
  405a2a:	b13b      	cbz	r3, 405a3c <__multadd+0x48>
  405a2c:	68aa      	ldr	r2, [r5, #8]
  405a2e:	4294      	cmp	r4, r2
  405a30:	da07      	bge.n	405a42 <__multadd+0x4e>
  405a32:	eb05 0284 	add.w	r2, r5, r4, lsl #2
  405a36:	3401      	adds	r4, #1
  405a38:	6153      	str	r3, [r2, #20]
  405a3a:	612c      	str	r4, [r5, #16]
  405a3c:	4628      	mov	r0, r5
  405a3e:	b003      	add	sp, #12
  405a40:	bdf0      	pop	{r4, r5, r6, r7, pc}
  405a42:	6869      	ldr	r1, [r5, #4]
  405a44:	9301      	str	r3, [sp, #4]
  405a46:	3101      	adds	r1, #1
  405a48:	4630      	mov	r0, r6
  405a4a:	f7ff ffa3 	bl	405994 <_Balloc>
  405a4e:	692a      	ldr	r2, [r5, #16]
  405a50:	3202      	adds	r2, #2
  405a52:	f105 010c 	add.w	r1, r5, #12
  405a56:	4607      	mov	r7, r0
  405a58:	0092      	lsls	r2, r2, #2
  405a5a:	300c      	adds	r0, #12
  405a5c:	f7ff fe98 	bl	405790 <memcpy>
  405a60:	6cf2      	ldr	r2, [r6, #76]	; 0x4c
  405a62:	6869      	ldr	r1, [r5, #4]
  405a64:	9b01      	ldr	r3, [sp, #4]
  405a66:	f852 0021 	ldr.w	r0, [r2, r1, lsl #2]
  405a6a:	6028      	str	r0, [r5, #0]
  405a6c:	f842 5021 	str.w	r5, [r2, r1, lsl #2]
  405a70:	463d      	mov	r5, r7
  405a72:	e7de      	b.n	405a32 <__multadd+0x3e>

00405a74 <__hi0bits>:
  405a74:	0c03      	lsrs	r3, r0, #16
  405a76:	041b      	lsls	r3, r3, #16
  405a78:	b9b3      	cbnz	r3, 405aa8 <__hi0bits+0x34>
  405a7a:	0400      	lsls	r0, r0, #16
  405a7c:	2310      	movs	r3, #16
  405a7e:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
  405a82:	bf04      	itt	eq
  405a84:	0200      	lsleq	r0, r0, #8
  405a86:	3308      	addeq	r3, #8
  405a88:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
  405a8c:	bf04      	itt	eq
  405a8e:	0100      	lsleq	r0, r0, #4
  405a90:	3304      	addeq	r3, #4
  405a92:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
  405a96:	bf04      	itt	eq
  405a98:	0080      	lsleq	r0, r0, #2
  405a9a:	3302      	addeq	r3, #2
  405a9c:	2800      	cmp	r0, #0
  405a9e:	db07      	blt.n	405ab0 <__hi0bits+0x3c>
  405aa0:	0042      	lsls	r2, r0, #1
  405aa2:	d403      	bmi.n	405aac <__hi0bits+0x38>
  405aa4:	2020      	movs	r0, #32
  405aa6:	4770      	bx	lr
  405aa8:	2300      	movs	r3, #0
  405aaa:	e7e8      	b.n	405a7e <__hi0bits+0xa>
  405aac:	1c58      	adds	r0, r3, #1
  405aae:	4770      	bx	lr
  405ab0:	4618      	mov	r0, r3
  405ab2:	4770      	bx	lr

00405ab4 <__lo0bits>:
  405ab4:	6803      	ldr	r3, [r0, #0]
  405ab6:	f013 0207 	ands.w	r2, r3, #7
  405aba:	d007      	beq.n	405acc <__lo0bits+0x18>
  405abc:	07d9      	lsls	r1, r3, #31
  405abe:	d420      	bmi.n	405b02 <__lo0bits+0x4e>
  405ac0:	079a      	lsls	r2, r3, #30
  405ac2:	d420      	bmi.n	405b06 <__lo0bits+0x52>
  405ac4:	089b      	lsrs	r3, r3, #2
  405ac6:	6003      	str	r3, [r0, #0]
  405ac8:	2002      	movs	r0, #2
  405aca:	4770      	bx	lr
  405acc:	b299      	uxth	r1, r3
  405ace:	b909      	cbnz	r1, 405ad4 <__lo0bits+0x20>
  405ad0:	0c1b      	lsrs	r3, r3, #16
  405ad2:	2210      	movs	r2, #16
  405ad4:	f013 0fff 	tst.w	r3, #255	; 0xff
  405ad8:	bf04      	itt	eq
  405ada:	0a1b      	lsreq	r3, r3, #8
  405adc:	3208      	addeq	r2, #8
  405ade:	0719      	lsls	r1, r3, #28
  405ae0:	bf04      	itt	eq
  405ae2:	091b      	lsreq	r3, r3, #4
  405ae4:	3204      	addeq	r2, #4
  405ae6:	0799      	lsls	r1, r3, #30
  405ae8:	bf04      	itt	eq
  405aea:	089b      	lsreq	r3, r3, #2
  405aec:	3202      	addeq	r2, #2
  405aee:	07d9      	lsls	r1, r3, #31
  405af0:	d404      	bmi.n	405afc <__lo0bits+0x48>
  405af2:	085b      	lsrs	r3, r3, #1
  405af4:	d101      	bne.n	405afa <__lo0bits+0x46>
  405af6:	2020      	movs	r0, #32
  405af8:	4770      	bx	lr
  405afa:	3201      	adds	r2, #1
  405afc:	6003      	str	r3, [r0, #0]
  405afe:	4610      	mov	r0, r2
  405b00:	4770      	bx	lr
  405b02:	2000      	movs	r0, #0
  405b04:	4770      	bx	lr
  405b06:	085b      	lsrs	r3, r3, #1
  405b08:	6003      	str	r3, [r0, #0]
  405b0a:	2001      	movs	r0, #1
  405b0c:	4770      	bx	lr
  405b0e:	bf00      	nop

00405b10 <__i2b>:
  405b10:	b510      	push	{r4, lr}
  405b12:	460c      	mov	r4, r1
  405b14:	2101      	movs	r1, #1
  405b16:	f7ff ff3d 	bl	405994 <_Balloc>
  405b1a:	2201      	movs	r2, #1
  405b1c:	6144      	str	r4, [r0, #20]
  405b1e:	6102      	str	r2, [r0, #16]
  405b20:	bd10      	pop	{r4, pc}
  405b22:	bf00      	nop

00405b24 <__multiply>:
  405b24:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  405b28:	690d      	ldr	r5, [r1, #16]
  405b2a:	6917      	ldr	r7, [r2, #16]
  405b2c:	42bd      	cmp	r5, r7
  405b2e:	b083      	sub	sp, #12
  405b30:	460c      	mov	r4, r1
  405b32:	4616      	mov	r6, r2
  405b34:	da04      	bge.n	405b40 <__multiply+0x1c>
  405b36:	462a      	mov	r2, r5
  405b38:	4634      	mov	r4, r6
  405b3a:	463d      	mov	r5, r7
  405b3c:	460e      	mov	r6, r1
  405b3e:	4617      	mov	r7, r2
  405b40:	68a3      	ldr	r3, [r4, #8]
  405b42:	6861      	ldr	r1, [r4, #4]
  405b44:	eb05 0807 	add.w	r8, r5, r7
  405b48:	4598      	cmp	r8, r3
  405b4a:	bfc8      	it	gt
  405b4c:	3101      	addgt	r1, #1
  405b4e:	f7ff ff21 	bl	405994 <_Balloc>
  405b52:	f100 0c14 	add.w	ip, r0, #20
  405b56:	eb0c 0988 	add.w	r9, ip, r8, lsl #2
  405b5a:	45cc      	cmp	ip, r9
  405b5c:	9000      	str	r0, [sp, #0]
  405b5e:	d205      	bcs.n	405b6c <__multiply+0x48>
  405b60:	4663      	mov	r3, ip
  405b62:	2100      	movs	r1, #0
  405b64:	f843 1b04 	str.w	r1, [r3], #4
  405b68:	4599      	cmp	r9, r3
  405b6a:	d8fb      	bhi.n	405b64 <__multiply+0x40>
  405b6c:	f106 0214 	add.w	r2, r6, #20
  405b70:	eb02 0a87 	add.w	sl, r2, r7, lsl #2
  405b74:	f104 0314 	add.w	r3, r4, #20
  405b78:	4552      	cmp	r2, sl
  405b7a:	eb03 0e85 	add.w	lr, r3, r5, lsl #2
  405b7e:	d254      	bcs.n	405c2a <__multiply+0x106>
  405b80:	f8cd 9004 	str.w	r9, [sp, #4]
  405b84:	4699      	mov	r9, r3
  405b86:	f852 3b04 	ldr.w	r3, [r2], #4
  405b8a:	fa1f fb83 	uxth.w	fp, r3
  405b8e:	f1bb 0f00 	cmp.w	fp, #0
  405b92:	d020      	beq.n	405bd6 <__multiply+0xb2>
  405b94:	2000      	movs	r0, #0
  405b96:	464f      	mov	r7, r9
  405b98:	4666      	mov	r6, ip
  405b9a:	4605      	mov	r5, r0
  405b9c:	e000      	b.n	405ba0 <__multiply+0x7c>
  405b9e:	461e      	mov	r6, r3
  405ba0:	f857 4b04 	ldr.w	r4, [r7], #4
  405ba4:	6830      	ldr	r0, [r6, #0]
  405ba6:	b2a1      	uxth	r1, r4
  405ba8:	b283      	uxth	r3, r0
  405baa:	fb0b 3101 	mla	r1, fp, r1, r3
  405bae:	0c24      	lsrs	r4, r4, #16
  405bb0:	0c00      	lsrs	r0, r0, #16
  405bb2:	194b      	adds	r3, r1, r5
  405bb4:	fb0b 0004 	mla	r0, fp, r4, r0
  405bb8:	eb00 4013 	add.w	r0, r0, r3, lsr #16
  405bbc:	b299      	uxth	r1, r3
  405bbe:	4633      	mov	r3, r6
  405bc0:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
  405bc4:	45be      	cmp	lr, r7
  405bc6:	ea4f 4510 	mov.w	r5, r0, lsr #16
  405bca:	f843 1b04 	str.w	r1, [r3], #4
  405bce:	d8e6      	bhi.n	405b9e <__multiply+0x7a>
  405bd0:	6075      	str	r5, [r6, #4]
  405bd2:	f852 3c04 	ldr.w	r3, [r2, #-4]
  405bd6:	ea5f 4b13 	movs.w	fp, r3, lsr #16
  405bda:	d020      	beq.n	405c1e <__multiply+0xfa>
  405bdc:	f8dc 3000 	ldr.w	r3, [ip]
  405be0:	4667      	mov	r7, ip
  405be2:	4618      	mov	r0, r3
  405be4:	464d      	mov	r5, r9
  405be6:	2100      	movs	r1, #0
  405be8:	e000      	b.n	405bec <__multiply+0xc8>
  405bea:	4637      	mov	r7, r6
  405bec:	882c      	ldrh	r4, [r5, #0]
  405bee:	0c00      	lsrs	r0, r0, #16
  405bf0:	fb0b 0004 	mla	r0, fp, r4, r0
  405bf4:	4401      	add	r1, r0
  405bf6:	b29c      	uxth	r4, r3
  405bf8:	463e      	mov	r6, r7
  405bfa:	ea44 4301 	orr.w	r3, r4, r1, lsl #16
  405bfe:	f846 3b04 	str.w	r3, [r6], #4
  405c02:	6878      	ldr	r0, [r7, #4]
  405c04:	f855 4b04 	ldr.w	r4, [r5], #4
  405c08:	b283      	uxth	r3, r0
  405c0a:	0c24      	lsrs	r4, r4, #16
  405c0c:	fb0b 3404 	mla	r4, fp, r4, r3
  405c10:	eb04 4311 	add.w	r3, r4, r1, lsr #16
  405c14:	45ae      	cmp	lr, r5
  405c16:	ea4f 4113 	mov.w	r1, r3, lsr #16
  405c1a:	d8e6      	bhi.n	405bea <__multiply+0xc6>
  405c1c:	607b      	str	r3, [r7, #4]
  405c1e:	4592      	cmp	sl, r2
  405c20:	f10c 0c04 	add.w	ip, ip, #4
  405c24:	d8af      	bhi.n	405b86 <__multiply+0x62>
  405c26:	f8dd 9004 	ldr.w	r9, [sp, #4]
  405c2a:	f1b8 0f00 	cmp.w	r8, #0
  405c2e:	dd0b      	ble.n	405c48 <__multiply+0x124>
  405c30:	f859 3c04 	ldr.w	r3, [r9, #-4]
  405c34:	f1a9 0904 	sub.w	r9, r9, #4
  405c38:	b11b      	cbz	r3, 405c42 <__multiply+0x11e>
  405c3a:	e005      	b.n	405c48 <__multiply+0x124>
  405c3c:	f859 3d04 	ldr.w	r3, [r9, #-4]!
  405c40:	b913      	cbnz	r3, 405c48 <__multiply+0x124>
  405c42:	f1b8 0801 	subs.w	r8, r8, #1
  405c46:	d1f9      	bne.n	405c3c <__multiply+0x118>
  405c48:	9800      	ldr	r0, [sp, #0]
  405c4a:	f8c0 8010 	str.w	r8, [r0, #16]
  405c4e:	b003      	add	sp, #12
  405c50:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

00405c54 <__pow5mult>:
  405c54:	f012 0303 	ands.w	r3, r2, #3
  405c58:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  405c5c:	4614      	mov	r4, r2
  405c5e:	4607      	mov	r7, r0
  405c60:	d12e      	bne.n	405cc0 <__pow5mult+0x6c>
  405c62:	460e      	mov	r6, r1
  405c64:	10a4      	asrs	r4, r4, #2
  405c66:	d01c      	beq.n	405ca2 <__pow5mult+0x4e>
  405c68:	6cbd      	ldr	r5, [r7, #72]	; 0x48
  405c6a:	b395      	cbz	r5, 405cd2 <__pow5mult+0x7e>
  405c6c:	07e3      	lsls	r3, r4, #31
  405c6e:	f04f 0800 	mov.w	r8, #0
  405c72:	d406      	bmi.n	405c82 <__pow5mult+0x2e>
  405c74:	1064      	asrs	r4, r4, #1
  405c76:	d014      	beq.n	405ca2 <__pow5mult+0x4e>
  405c78:	6828      	ldr	r0, [r5, #0]
  405c7a:	b1a8      	cbz	r0, 405ca8 <__pow5mult+0x54>
  405c7c:	4605      	mov	r5, r0
  405c7e:	07e3      	lsls	r3, r4, #31
  405c80:	d5f8      	bpl.n	405c74 <__pow5mult+0x20>
  405c82:	462a      	mov	r2, r5
  405c84:	4631      	mov	r1, r6
  405c86:	4638      	mov	r0, r7
  405c88:	f7ff ff4c 	bl	405b24 <__multiply>
  405c8c:	b1b6      	cbz	r6, 405cbc <__pow5mult+0x68>
  405c8e:	6872      	ldr	r2, [r6, #4]
  405c90:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
  405c92:	1064      	asrs	r4, r4, #1
  405c94:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
  405c98:	6031      	str	r1, [r6, #0]
  405c9a:	f843 6022 	str.w	r6, [r3, r2, lsl #2]
  405c9e:	4606      	mov	r6, r0
  405ca0:	d1ea      	bne.n	405c78 <__pow5mult+0x24>
  405ca2:	4630      	mov	r0, r6
  405ca4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  405ca8:	462a      	mov	r2, r5
  405caa:	4629      	mov	r1, r5
  405cac:	4638      	mov	r0, r7
  405cae:	f7ff ff39 	bl	405b24 <__multiply>
  405cb2:	6028      	str	r0, [r5, #0]
  405cb4:	f8c0 8000 	str.w	r8, [r0]
  405cb8:	4605      	mov	r5, r0
  405cba:	e7e0      	b.n	405c7e <__pow5mult+0x2a>
  405cbc:	4606      	mov	r6, r0
  405cbe:	e7d9      	b.n	405c74 <__pow5mult+0x20>
  405cc0:	1e5a      	subs	r2, r3, #1
  405cc2:	4d0b      	ldr	r5, [pc, #44]	; (405cf0 <__pow5mult+0x9c>)
  405cc4:	2300      	movs	r3, #0
  405cc6:	f855 2022 	ldr.w	r2, [r5, r2, lsl #2]
  405cca:	f7ff fe93 	bl	4059f4 <__multadd>
  405cce:	4606      	mov	r6, r0
  405cd0:	e7c8      	b.n	405c64 <__pow5mult+0x10>
  405cd2:	2101      	movs	r1, #1
  405cd4:	4638      	mov	r0, r7
  405cd6:	f7ff fe5d 	bl	405994 <_Balloc>
  405cda:	f240 2171 	movw	r1, #625	; 0x271
  405cde:	2201      	movs	r2, #1
  405ce0:	2300      	movs	r3, #0
  405ce2:	6141      	str	r1, [r0, #20]
  405ce4:	6102      	str	r2, [r0, #16]
  405ce6:	4605      	mov	r5, r0
  405ce8:	64b8      	str	r0, [r7, #72]	; 0x48
  405cea:	6003      	str	r3, [r0, #0]
  405cec:	e7be      	b.n	405c6c <__pow5mult+0x18>
  405cee:	bf00      	nop
  405cf0:	00407ee8 	.word	0x00407ee8

00405cf4 <__lshift>:
  405cf4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  405cf8:	4691      	mov	r9, r2
  405cfa:	690a      	ldr	r2, [r1, #16]
  405cfc:	688b      	ldr	r3, [r1, #8]
  405cfe:	ea4f 1469 	mov.w	r4, r9, asr #5
  405d02:	eb04 0802 	add.w	r8, r4, r2
  405d06:	f108 0501 	add.w	r5, r8, #1
  405d0a:	429d      	cmp	r5, r3
  405d0c:	460e      	mov	r6, r1
  405d0e:	4682      	mov	sl, r0
  405d10:	6849      	ldr	r1, [r1, #4]
  405d12:	dd04      	ble.n	405d1e <__lshift+0x2a>
  405d14:	005b      	lsls	r3, r3, #1
  405d16:	429d      	cmp	r5, r3
  405d18:	f101 0101 	add.w	r1, r1, #1
  405d1c:	dcfa      	bgt.n	405d14 <__lshift+0x20>
  405d1e:	4650      	mov	r0, sl
  405d20:	f7ff fe38 	bl	405994 <_Balloc>
  405d24:	2c00      	cmp	r4, #0
  405d26:	f100 0214 	add.w	r2, r0, #20
  405d2a:	dd38      	ble.n	405d9e <__lshift+0xaa>
  405d2c:	eb02 0384 	add.w	r3, r2, r4, lsl #2
  405d30:	2100      	movs	r1, #0
  405d32:	f842 1b04 	str.w	r1, [r2], #4
  405d36:	4293      	cmp	r3, r2
  405d38:	d1fb      	bne.n	405d32 <__lshift+0x3e>
  405d3a:	6934      	ldr	r4, [r6, #16]
  405d3c:	f106 0114 	add.w	r1, r6, #20
  405d40:	f019 091f 	ands.w	r9, r9, #31
  405d44:	eb01 0e84 	add.w	lr, r1, r4, lsl #2
  405d48:	d021      	beq.n	405d8e <__lshift+0x9a>
  405d4a:	f1c9 0220 	rsb	r2, r9, #32
  405d4e:	2400      	movs	r4, #0
  405d50:	680f      	ldr	r7, [r1, #0]
  405d52:	fa07 fc09 	lsl.w	ip, r7, r9
  405d56:	ea4c 0404 	orr.w	r4, ip, r4
  405d5a:	469c      	mov	ip, r3
  405d5c:	f843 4b04 	str.w	r4, [r3], #4
  405d60:	f851 4b04 	ldr.w	r4, [r1], #4
  405d64:	458e      	cmp	lr, r1
  405d66:	fa24 f402 	lsr.w	r4, r4, r2
  405d6a:	d8f1      	bhi.n	405d50 <__lshift+0x5c>
  405d6c:	f8cc 4004 	str.w	r4, [ip, #4]
  405d70:	b10c      	cbz	r4, 405d76 <__lshift+0x82>
  405d72:	f108 0502 	add.w	r5, r8, #2
  405d76:	f8da 304c 	ldr.w	r3, [sl, #76]	; 0x4c
  405d7a:	6872      	ldr	r2, [r6, #4]
  405d7c:	3d01      	subs	r5, #1
  405d7e:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
  405d82:	6105      	str	r5, [r0, #16]
  405d84:	6031      	str	r1, [r6, #0]
  405d86:	f843 6022 	str.w	r6, [r3, r2, lsl #2]
  405d8a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  405d8e:	3b04      	subs	r3, #4
  405d90:	f851 2b04 	ldr.w	r2, [r1], #4
  405d94:	f843 2f04 	str.w	r2, [r3, #4]!
  405d98:	458e      	cmp	lr, r1
  405d9a:	d8f9      	bhi.n	405d90 <__lshift+0x9c>
  405d9c:	e7eb      	b.n	405d76 <__lshift+0x82>
  405d9e:	4613      	mov	r3, r2
  405da0:	e7cb      	b.n	405d3a <__lshift+0x46>
  405da2:	bf00      	nop

00405da4 <__mcmp>:
  405da4:	6902      	ldr	r2, [r0, #16]
  405da6:	690b      	ldr	r3, [r1, #16]
  405da8:	1ad2      	subs	r2, r2, r3
  405daa:	d112      	bne.n	405dd2 <__mcmp+0x2e>
  405dac:	009b      	lsls	r3, r3, #2
  405dae:	3014      	adds	r0, #20
  405db0:	3114      	adds	r1, #20
  405db2:	4419      	add	r1, r3
  405db4:	b410      	push	{r4}
  405db6:	4403      	add	r3, r0
  405db8:	e001      	b.n	405dbe <__mcmp+0x1a>
  405dba:	4298      	cmp	r0, r3
  405dbc:	d20b      	bcs.n	405dd6 <__mcmp+0x32>
  405dbe:	f853 4d04 	ldr.w	r4, [r3, #-4]!
  405dc2:	f851 2d04 	ldr.w	r2, [r1, #-4]!
  405dc6:	4294      	cmp	r4, r2
  405dc8:	d0f7      	beq.n	405dba <__mcmp+0x16>
  405dca:	d307      	bcc.n	405ddc <__mcmp+0x38>
  405dcc:	2001      	movs	r0, #1
  405dce:	bc10      	pop	{r4}
  405dd0:	4770      	bx	lr
  405dd2:	4610      	mov	r0, r2
  405dd4:	4770      	bx	lr
  405dd6:	2000      	movs	r0, #0
  405dd8:	bc10      	pop	{r4}
  405dda:	4770      	bx	lr
  405ddc:	f04f 30ff 	mov.w	r0, #4294967295
  405de0:	e7f5      	b.n	405dce <__mcmp+0x2a>
  405de2:	bf00      	nop

00405de4 <__mdiff>:
  405de4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  405de8:	690b      	ldr	r3, [r1, #16]
  405dea:	460f      	mov	r7, r1
  405dec:	6911      	ldr	r1, [r2, #16]
  405dee:	1a5b      	subs	r3, r3, r1
  405df0:	2b00      	cmp	r3, #0
  405df2:	4690      	mov	r8, r2
  405df4:	d117      	bne.n	405e26 <__mdiff+0x42>
  405df6:	0089      	lsls	r1, r1, #2
  405df8:	f107 0214 	add.w	r2, r7, #20
  405dfc:	f108 0514 	add.w	r5, r8, #20
  405e00:	1853      	adds	r3, r2, r1
  405e02:	4429      	add	r1, r5
  405e04:	e001      	b.n	405e0a <__mdiff+0x26>
  405e06:	429a      	cmp	r2, r3
  405e08:	d25e      	bcs.n	405ec8 <__mdiff+0xe4>
  405e0a:	f853 6d04 	ldr.w	r6, [r3, #-4]!
  405e0e:	f851 4d04 	ldr.w	r4, [r1, #-4]!
  405e12:	42a6      	cmp	r6, r4
  405e14:	d0f7      	beq.n	405e06 <__mdiff+0x22>
  405e16:	d260      	bcs.n	405eda <__mdiff+0xf6>
  405e18:	463b      	mov	r3, r7
  405e1a:	4614      	mov	r4, r2
  405e1c:	4647      	mov	r7, r8
  405e1e:	f04f 0901 	mov.w	r9, #1
  405e22:	4698      	mov	r8, r3
  405e24:	e006      	b.n	405e34 <__mdiff+0x50>
  405e26:	db5d      	blt.n	405ee4 <__mdiff+0x100>
  405e28:	f107 0514 	add.w	r5, r7, #20
  405e2c:	f102 0414 	add.w	r4, r2, #20
  405e30:	f04f 0900 	mov.w	r9, #0
  405e34:	6879      	ldr	r1, [r7, #4]
  405e36:	f7ff fdad 	bl	405994 <_Balloc>
  405e3a:	f8d8 3010 	ldr.w	r3, [r8, #16]
  405e3e:	693e      	ldr	r6, [r7, #16]
  405e40:	f8c0 900c 	str.w	r9, [r0, #12]
  405e44:	eb04 0c83 	add.w	ip, r4, r3, lsl #2
  405e48:	46a6      	mov	lr, r4
  405e4a:	eb05 0786 	add.w	r7, r5, r6, lsl #2
  405e4e:	f100 0414 	add.w	r4, r0, #20
  405e52:	2300      	movs	r3, #0
  405e54:	f85e 1b04 	ldr.w	r1, [lr], #4
  405e58:	f855 8b04 	ldr.w	r8, [r5], #4
  405e5c:	b28a      	uxth	r2, r1
  405e5e:	fa13 f388 	uxtah	r3, r3, r8
  405e62:	0c09      	lsrs	r1, r1, #16
  405e64:	1a9a      	subs	r2, r3, r2
  405e66:	ebc1 4318 	rsb	r3, r1, r8, lsr #16
  405e6a:	eb03 4322 	add.w	r3, r3, r2, asr #16
  405e6e:	b292      	uxth	r2, r2
  405e70:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
  405e74:	45f4      	cmp	ip, lr
  405e76:	f844 2b04 	str.w	r2, [r4], #4
  405e7a:	ea4f 4323 	mov.w	r3, r3, asr #16
  405e7e:	d8e9      	bhi.n	405e54 <__mdiff+0x70>
  405e80:	42af      	cmp	r7, r5
  405e82:	d917      	bls.n	405eb4 <__mdiff+0xd0>
  405e84:	46a4      	mov	ip, r4
  405e86:	4629      	mov	r1, r5
  405e88:	f851 eb04 	ldr.w	lr, [r1], #4
  405e8c:	fa13 f28e 	uxtah	r2, r3, lr
  405e90:	1413      	asrs	r3, r2, #16
  405e92:	eb03 431e 	add.w	r3, r3, lr, lsr #16
  405e96:	b292      	uxth	r2, r2
  405e98:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
  405e9c:	428f      	cmp	r7, r1
  405e9e:	f84c 2b04 	str.w	r2, [ip], #4
  405ea2:	ea4f 4323 	mov.w	r3, r3, asr #16
  405ea6:	d8ef      	bhi.n	405e88 <__mdiff+0xa4>
  405ea8:	43ed      	mvns	r5, r5
  405eaa:	443d      	add	r5, r7
  405eac:	f025 0503 	bic.w	r5, r5, #3
  405eb0:	3504      	adds	r5, #4
  405eb2:	442c      	add	r4, r5
  405eb4:	3c04      	subs	r4, #4
  405eb6:	b922      	cbnz	r2, 405ec2 <__mdiff+0xde>
  405eb8:	f854 3d04 	ldr.w	r3, [r4, #-4]!
  405ebc:	3e01      	subs	r6, #1
  405ebe:	2b00      	cmp	r3, #0
  405ec0:	d0fa      	beq.n	405eb8 <__mdiff+0xd4>
  405ec2:	6106      	str	r6, [r0, #16]
  405ec4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  405ec8:	2100      	movs	r1, #0
  405eca:	f7ff fd63 	bl	405994 <_Balloc>
  405ece:	2201      	movs	r2, #1
  405ed0:	2300      	movs	r3, #0
  405ed2:	6102      	str	r2, [r0, #16]
  405ed4:	6143      	str	r3, [r0, #20]
  405ed6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  405eda:	462c      	mov	r4, r5
  405edc:	f04f 0900 	mov.w	r9, #0
  405ee0:	4615      	mov	r5, r2
  405ee2:	e7a7      	b.n	405e34 <__mdiff+0x50>
  405ee4:	463b      	mov	r3, r7
  405ee6:	f107 0414 	add.w	r4, r7, #20
  405eea:	f108 0514 	add.w	r5, r8, #20
  405eee:	4647      	mov	r7, r8
  405ef0:	f04f 0901 	mov.w	r9, #1
  405ef4:	4698      	mov	r8, r3
  405ef6:	e79d      	b.n	405e34 <__mdiff+0x50>

00405ef8 <__d2b>:
  405ef8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  405efc:	b082      	sub	sp, #8
  405efe:	2101      	movs	r1, #1
  405f00:	461c      	mov	r4, r3
  405f02:	f3c3 570a 	ubfx	r7, r3, #20, #11
  405f06:	4615      	mov	r5, r2
  405f08:	9e08      	ldr	r6, [sp, #32]
  405f0a:	f7ff fd43 	bl	405994 <_Balloc>
  405f0e:	f3c4 0413 	ubfx	r4, r4, #0, #20
  405f12:	4680      	mov	r8, r0
  405f14:	b10f      	cbz	r7, 405f1a <__d2b+0x22>
  405f16:	f444 1480 	orr.w	r4, r4, #1048576	; 0x100000
  405f1a:	9401      	str	r4, [sp, #4]
  405f1c:	b31d      	cbz	r5, 405f66 <__d2b+0x6e>
  405f1e:	a802      	add	r0, sp, #8
  405f20:	f840 5d08 	str.w	r5, [r0, #-8]!
  405f24:	f7ff fdc6 	bl	405ab4 <__lo0bits>
  405f28:	2800      	cmp	r0, #0
  405f2a:	d134      	bne.n	405f96 <__d2b+0x9e>
  405f2c:	e89d 000c 	ldmia.w	sp, {r2, r3}
  405f30:	f8c8 2014 	str.w	r2, [r8, #20]
  405f34:	2b00      	cmp	r3, #0
  405f36:	bf0c      	ite	eq
  405f38:	2101      	moveq	r1, #1
  405f3a:	2102      	movne	r1, #2
  405f3c:	f8c8 3018 	str.w	r3, [r8, #24]
  405f40:	f8c8 1010 	str.w	r1, [r8, #16]
  405f44:	b9df      	cbnz	r7, 405f7e <__d2b+0x86>
  405f46:	eb08 0381 	add.w	r3, r8, r1, lsl #2
  405f4a:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
  405f4e:	6030      	str	r0, [r6, #0]
  405f50:	6918      	ldr	r0, [r3, #16]
  405f52:	f7ff fd8f 	bl	405a74 <__hi0bits>
  405f56:	9b09      	ldr	r3, [sp, #36]	; 0x24
  405f58:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
  405f5c:	6018      	str	r0, [r3, #0]
  405f5e:	4640      	mov	r0, r8
  405f60:	b002      	add	sp, #8
  405f62:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  405f66:	a801      	add	r0, sp, #4
  405f68:	f7ff fda4 	bl	405ab4 <__lo0bits>
  405f6c:	9b01      	ldr	r3, [sp, #4]
  405f6e:	f8c8 3014 	str.w	r3, [r8, #20]
  405f72:	2101      	movs	r1, #1
  405f74:	3020      	adds	r0, #32
  405f76:	f8c8 1010 	str.w	r1, [r8, #16]
  405f7a:	2f00      	cmp	r7, #0
  405f7c:	d0e3      	beq.n	405f46 <__d2b+0x4e>
  405f7e:	9b09      	ldr	r3, [sp, #36]	; 0x24
  405f80:	f2a7 4733 	subw	r7, r7, #1075	; 0x433
  405f84:	4407      	add	r7, r0
  405f86:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
  405f8a:	6037      	str	r7, [r6, #0]
  405f8c:	6018      	str	r0, [r3, #0]
  405f8e:	4640      	mov	r0, r8
  405f90:	b002      	add	sp, #8
  405f92:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  405f96:	e89d 000c 	ldmia.w	sp, {r2, r3}
  405f9a:	f1c0 0120 	rsb	r1, r0, #32
  405f9e:	fa03 f101 	lsl.w	r1, r3, r1
  405fa2:	430a      	orrs	r2, r1
  405fa4:	40c3      	lsrs	r3, r0
  405fa6:	9301      	str	r3, [sp, #4]
  405fa8:	f8c8 2014 	str.w	r2, [r8, #20]
  405fac:	e7c2      	b.n	405f34 <__d2b+0x3c>
  405fae:	bf00      	nop

00405fb0 <_realloc_r>:
  405fb0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  405fb4:	4617      	mov	r7, r2
  405fb6:	b083      	sub	sp, #12
  405fb8:	2900      	cmp	r1, #0
  405fba:	f000 80c1 	beq.w	406140 <_realloc_r+0x190>
  405fbe:	460e      	mov	r6, r1
  405fc0:	4681      	mov	r9, r0
  405fc2:	f107 050b 	add.w	r5, r7, #11
  405fc6:	f7ff fce1 	bl	40598c <__malloc_lock>
  405fca:	f856 ec04 	ldr.w	lr, [r6, #-4]
  405fce:	2d16      	cmp	r5, #22
  405fd0:	f02e 0403 	bic.w	r4, lr, #3
  405fd4:	f1a6 0808 	sub.w	r8, r6, #8
  405fd8:	d840      	bhi.n	40605c <_realloc_r+0xac>
  405fda:	2210      	movs	r2, #16
  405fdc:	4615      	mov	r5, r2
  405fde:	42af      	cmp	r7, r5
  405fe0:	d841      	bhi.n	406066 <_realloc_r+0xb6>
  405fe2:	4294      	cmp	r4, r2
  405fe4:	da75      	bge.n	4060d2 <_realloc_r+0x122>
  405fe6:	4bc9      	ldr	r3, [pc, #804]	; (40630c <_realloc_r+0x35c>)
  405fe8:	6899      	ldr	r1, [r3, #8]
  405fea:	eb08 0004 	add.w	r0, r8, r4
  405fee:	4288      	cmp	r0, r1
  405ff0:	6841      	ldr	r1, [r0, #4]
  405ff2:	f000 80d9 	beq.w	4061a8 <_realloc_r+0x1f8>
  405ff6:	f021 0301 	bic.w	r3, r1, #1
  405ffa:	4403      	add	r3, r0
  405ffc:	685b      	ldr	r3, [r3, #4]
  405ffe:	07db      	lsls	r3, r3, #31
  406000:	d57d      	bpl.n	4060fe <_realloc_r+0x14e>
  406002:	f01e 0f01 	tst.w	lr, #1
  406006:	d035      	beq.n	406074 <_realloc_r+0xc4>
  406008:	4639      	mov	r1, r7
  40600a:	4648      	mov	r0, r9
  40600c:	f7ff f8b8 	bl	405180 <_malloc_r>
  406010:	4607      	mov	r7, r0
  406012:	b1e0      	cbz	r0, 40604e <_realloc_r+0x9e>
  406014:	f856 3c04 	ldr.w	r3, [r6, #-4]
  406018:	f023 0301 	bic.w	r3, r3, #1
  40601c:	4443      	add	r3, r8
  40601e:	f1a0 0208 	sub.w	r2, r0, #8
  406022:	429a      	cmp	r2, r3
  406024:	f000 8144 	beq.w	4062b0 <_realloc_r+0x300>
  406028:	1f22      	subs	r2, r4, #4
  40602a:	2a24      	cmp	r2, #36	; 0x24
  40602c:	f200 8131 	bhi.w	406292 <_realloc_r+0x2e2>
  406030:	2a13      	cmp	r2, #19
  406032:	f200 8104 	bhi.w	40623e <_realloc_r+0x28e>
  406036:	4603      	mov	r3, r0
  406038:	4632      	mov	r2, r6
  40603a:	6811      	ldr	r1, [r2, #0]
  40603c:	6019      	str	r1, [r3, #0]
  40603e:	6851      	ldr	r1, [r2, #4]
  406040:	6059      	str	r1, [r3, #4]
  406042:	6892      	ldr	r2, [r2, #8]
  406044:	609a      	str	r2, [r3, #8]
  406046:	4631      	mov	r1, r6
  406048:	4648      	mov	r0, r9
  40604a:	f7fe fd5f 	bl	404b0c <_free_r>
  40604e:	4648      	mov	r0, r9
  406050:	f7ff fc9e 	bl	405990 <__malloc_unlock>
  406054:	4638      	mov	r0, r7
  406056:	b003      	add	sp, #12
  406058:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40605c:	f025 0507 	bic.w	r5, r5, #7
  406060:	2d00      	cmp	r5, #0
  406062:	462a      	mov	r2, r5
  406064:	dabb      	bge.n	405fde <_realloc_r+0x2e>
  406066:	230c      	movs	r3, #12
  406068:	2000      	movs	r0, #0
  40606a:	f8c9 3000 	str.w	r3, [r9]
  40606e:	b003      	add	sp, #12
  406070:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  406074:	f856 3c08 	ldr.w	r3, [r6, #-8]
  406078:	ebc3 0a08 	rsb	sl, r3, r8
  40607c:	f8da 3004 	ldr.w	r3, [sl, #4]
  406080:	f023 0c03 	bic.w	ip, r3, #3
  406084:	eb04 030c 	add.w	r3, r4, ip
  406088:	4293      	cmp	r3, r2
  40608a:	dbbd      	blt.n	406008 <_realloc_r+0x58>
  40608c:	4657      	mov	r7, sl
  40608e:	f8da 100c 	ldr.w	r1, [sl, #12]
  406092:	f857 0f08 	ldr.w	r0, [r7, #8]!
  406096:	1f22      	subs	r2, r4, #4
  406098:	2a24      	cmp	r2, #36	; 0x24
  40609a:	60c1      	str	r1, [r0, #12]
  40609c:	6088      	str	r0, [r1, #8]
  40609e:	f200 8117 	bhi.w	4062d0 <_realloc_r+0x320>
  4060a2:	2a13      	cmp	r2, #19
  4060a4:	f240 8112 	bls.w	4062cc <_realloc_r+0x31c>
  4060a8:	6831      	ldr	r1, [r6, #0]
  4060aa:	f8ca 1008 	str.w	r1, [sl, #8]
  4060ae:	6871      	ldr	r1, [r6, #4]
  4060b0:	f8ca 100c 	str.w	r1, [sl, #12]
  4060b4:	2a1b      	cmp	r2, #27
  4060b6:	f200 812b 	bhi.w	406310 <_realloc_r+0x360>
  4060ba:	3608      	adds	r6, #8
  4060bc:	f10a 0210 	add.w	r2, sl, #16
  4060c0:	6831      	ldr	r1, [r6, #0]
  4060c2:	6011      	str	r1, [r2, #0]
  4060c4:	6871      	ldr	r1, [r6, #4]
  4060c6:	6051      	str	r1, [r2, #4]
  4060c8:	68b1      	ldr	r1, [r6, #8]
  4060ca:	6091      	str	r1, [r2, #8]
  4060cc:	463e      	mov	r6, r7
  4060ce:	461c      	mov	r4, r3
  4060d0:	46d0      	mov	r8, sl
  4060d2:	1b63      	subs	r3, r4, r5
  4060d4:	2b0f      	cmp	r3, #15
  4060d6:	d81d      	bhi.n	406114 <_realloc_r+0x164>
  4060d8:	f8d8 3004 	ldr.w	r3, [r8, #4]
  4060dc:	f003 0301 	and.w	r3, r3, #1
  4060e0:	4323      	orrs	r3, r4
  4060e2:	4444      	add	r4, r8
  4060e4:	f8c8 3004 	str.w	r3, [r8, #4]
  4060e8:	6863      	ldr	r3, [r4, #4]
  4060ea:	f043 0301 	orr.w	r3, r3, #1
  4060ee:	6063      	str	r3, [r4, #4]
  4060f0:	4648      	mov	r0, r9
  4060f2:	f7ff fc4d 	bl	405990 <__malloc_unlock>
  4060f6:	4630      	mov	r0, r6
  4060f8:	b003      	add	sp, #12
  4060fa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4060fe:	f021 0103 	bic.w	r1, r1, #3
  406102:	4421      	add	r1, r4
  406104:	4291      	cmp	r1, r2
  406106:	db21      	blt.n	40614c <_realloc_r+0x19c>
  406108:	68c3      	ldr	r3, [r0, #12]
  40610a:	6882      	ldr	r2, [r0, #8]
  40610c:	460c      	mov	r4, r1
  40610e:	60d3      	str	r3, [r2, #12]
  406110:	609a      	str	r2, [r3, #8]
  406112:	e7de      	b.n	4060d2 <_realloc_r+0x122>
  406114:	f8d8 2004 	ldr.w	r2, [r8, #4]
  406118:	eb08 0105 	add.w	r1, r8, r5
  40611c:	f002 0201 	and.w	r2, r2, #1
  406120:	4315      	orrs	r5, r2
  406122:	f043 0201 	orr.w	r2, r3, #1
  406126:	440b      	add	r3, r1
  406128:	f8c8 5004 	str.w	r5, [r8, #4]
  40612c:	604a      	str	r2, [r1, #4]
  40612e:	685a      	ldr	r2, [r3, #4]
  406130:	f042 0201 	orr.w	r2, r2, #1
  406134:	3108      	adds	r1, #8
  406136:	605a      	str	r2, [r3, #4]
  406138:	4648      	mov	r0, r9
  40613a:	f7fe fce7 	bl	404b0c <_free_r>
  40613e:	e7d7      	b.n	4060f0 <_realloc_r+0x140>
  406140:	4611      	mov	r1, r2
  406142:	b003      	add	sp, #12
  406144:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  406148:	f7ff b81a 	b.w	405180 <_malloc_r>
  40614c:	f01e 0f01 	tst.w	lr, #1
  406150:	f47f af5a 	bne.w	406008 <_realloc_r+0x58>
  406154:	f856 3c08 	ldr.w	r3, [r6, #-8]
  406158:	ebc3 0a08 	rsb	sl, r3, r8
  40615c:	f8da 3004 	ldr.w	r3, [sl, #4]
  406160:	f023 0c03 	bic.w	ip, r3, #3
  406164:	eb01 0e0c 	add.w	lr, r1, ip
  406168:	4596      	cmp	lr, r2
  40616a:	db8b      	blt.n	406084 <_realloc_r+0xd4>
  40616c:	68c3      	ldr	r3, [r0, #12]
  40616e:	6882      	ldr	r2, [r0, #8]
  406170:	4657      	mov	r7, sl
  406172:	60d3      	str	r3, [r2, #12]
  406174:	609a      	str	r2, [r3, #8]
  406176:	f857 1f08 	ldr.w	r1, [r7, #8]!
  40617a:	f8da 300c 	ldr.w	r3, [sl, #12]
  40617e:	60cb      	str	r3, [r1, #12]
  406180:	1f22      	subs	r2, r4, #4
  406182:	2a24      	cmp	r2, #36	; 0x24
  406184:	6099      	str	r1, [r3, #8]
  406186:	f200 8099 	bhi.w	4062bc <_realloc_r+0x30c>
  40618a:	2a13      	cmp	r2, #19
  40618c:	d962      	bls.n	406254 <_realloc_r+0x2a4>
  40618e:	6833      	ldr	r3, [r6, #0]
  406190:	f8ca 3008 	str.w	r3, [sl, #8]
  406194:	6873      	ldr	r3, [r6, #4]
  406196:	f8ca 300c 	str.w	r3, [sl, #12]
  40619a:	2a1b      	cmp	r2, #27
  40619c:	f200 80a0 	bhi.w	4062e0 <_realloc_r+0x330>
  4061a0:	3608      	adds	r6, #8
  4061a2:	f10a 0310 	add.w	r3, sl, #16
  4061a6:	e056      	b.n	406256 <_realloc_r+0x2a6>
  4061a8:	f021 0b03 	bic.w	fp, r1, #3
  4061ac:	44a3      	add	fp, r4
  4061ae:	f105 0010 	add.w	r0, r5, #16
  4061b2:	4583      	cmp	fp, r0
  4061b4:	da59      	bge.n	40626a <_realloc_r+0x2ba>
  4061b6:	f01e 0f01 	tst.w	lr, #1
  4061ba:	f47f af25 	bne.w	406008 <_realloc_r+0x58>
  4061be:	f856 1c08 	ldr.w	r1, [r6, #-8]
  4061c2:	ebc1 0a08 	rsb	sl, r1, r8
  4061c6:	f8da 1004 	ldr.w	r1, [sl, #4]
  4061ca:	f021 0c03 	bic.w	ip, r1, #3
  4061ce:	44e3      	add	fp, ip
  4061d0:	4558      	cmp	r0, fp
  4061d2:	f73f af57 	bgt.w	406084 <_realloc_r+0xd4>
  4061d6:	4657      	mov	r7, sl
  4061d8:	f8da 100c 	ldr.w	r1, [sl, #12]
  4061dc:	f857 0f08 	ldr.w	r0, [r7, #8]!
  4061e0:	1f22      	subs	r2, r4, #4
  4061e2:	2a24      	cmp	r2, #36	; 0x24
  4061e4:	60c1      	str	r1, [r0, #12]
  4061e6:	6088      	str	r0, [r1, #8]
  4061e8:	f200 80b4 	bhi.w	406354 <_realloc_r+0x3a4>
  4061ec:	2a13      	cmp	r2, #19
  4061ee:	f240 80a5 	bls.w	40633c <_realloc_r+0x38c>
  4061f2:	6831      	ldr	r1, [r6, #0]
  4061f4:	f8ca 1008 	str.w	r1, [sl, #8]
  4061f8:	6871      	ldr	r1, [r6, #4]
  4061fa:	f8ca 100c 	str.w	r1, [sl, #12]
  4061fe:	2a1b      	cmp	r2, #27
  406200:	f200 80af 	bhi.w	406362 <_realloc_r+0x3b2>
  406204:	3608      	adds	r6, #8
  406206:	f10a 0210 	add.w	r2, sl, #16
  40620a:	6831      	ldr	r1, [r6, #0]
  40620c:	6011      	str	r1, [r2, #0]
  40620e:	6871      	ldr	r1, [r6, #4]
  406210:	6051      	str	r1, [r2, #4]
  406212:	68b1      	ldr	r1, [r6, #8]
  406214:	6091      	str	r1, [r2, #8]
  406216:	eb0a 0105 	add.w	r1, sl, r5
  40621a:	ebc5 020b 	rsb	r2, r5, fp
  40621e:	f042 0201 	orr.w	r2, r2, #1
  406222:	6099      	str	r1, [r3, #8]
  406224:	604a      	str	r2, [r1, #4]
  406226:	f8da 3004 	ldr.w	r3, [sl, #4]
  40622a:	f003 0301 	and.w	r3, r3, #1
  40622e:	431d      	orrs	r5, r3
  406230:	4648      	mov	r0, r9
  406232:	f8ca 5004 	str.w	r5, [sl, #4]
  406236:	f7ff fbab 	bl	405990 <__malloc_unlock>
  40623a:	4638      	mov	r0, r7
  40623c:	e75c      	b.n	4060f8 <_realloc_r+0x148>
  40623e:	6833      	ldr	r3, [r6, #0]
  406240:	6003      	str	r3, [r0, #0]
  406242:	6873      	ldr	r3, [r6, #4]
  406244:	6043      	str	r3, [r0, #4]
  406246:	2a1b      	cmp	r2, #27
  406248:	d827      	bhi.n	40629a <_realloc_r+0x2ea>
  40624a:	f100 0308 	add.w	r3, r0, #8
  40624e:	f106 0208 	add.w	r2, r6, #8
  406252:	e6f2      	b.n	40603a <_realloc_r+0x8a>
  406254:	463b      	mov	r3, r7
  406256:	6832      	ldr	r2, [r6, #0]
  406258:	601a      	str	r2, [r3, #0]
  40625a:	6872      	ldr	r2, [r6, #4]
  40625c:	605a      	str	r2, [r3, #4]
  40625e:	68b2      	ldr	r2, [r6, #8]
  406260:	609a      	str	r2, [r3, #8]
  406262:	463e      	mov	r6, r7
  406264:	4674      	mov	r4, lr
  406266:	46d0      	mov	r8, sl
  406268:	e733      	b.n	4060d2 <_realloc_r+0x122>
  40626a:	eb08 0105 	add.w	r1, r8, r5
  40626e:	ebc5 0b0b 	rsb	fp, r5, fp
  406272:	f04b 0201 	orr.w	r2, fp, #1
  406276:	6099      	str	r1, [r3, #8]
  406278:	604a      	str	r2, [r1, #4]
  40627a:	f856 3c04 	ldr.w	r3, [r6, #-4]
  40627e:	f003 0301 	and.w	r3, r3, #1
  406282:	431d      	orrs	r5, r3
  406284:	4648      	mov	r0, r9
  406286:	f846 5c04 	str.w	r5, [r6, #-4]
  40628a:	f7ff fb81 	bl	405990 <__malloc_unlock>
  40628e:	4630      	mov	r0, r6
  406290:	e732      	b.n	4060f8 <_realloc_r+0x148>
  406292:	4631      	mov	r1, r6
  406294:	f7ff fb16 	bl	4058c4 <memmove>
  406298:	e6d5      	b.n	406046 <_realloc_r+0x96>
  40629a:	68b3      	ldr	r3, [r6, #8]
  40629c:	6083      	str	r3, [r0, #8]
  40629e:	68f3      	ldr	r3, [r6, #12]
  4062a0:	60c3      	str	r3, [r0, #12]
  4062a2:	2a24      	cmp	r2, #36	; 0x24
  4062a4:	d028      	beq.n	4062f8 <_realloc_r+0x348>
  4062a6:	f100 0310 	add.w	r3, r0, #16
  4062aa:	f106 0210 	add.w	r2, r6, #16
  4062ae:	e6c4      	b.n	40603a <_realloc_r+0x8a>
  4062b0:	f850 3c04 	ldr.w	r3, [r0, #-4]
  4062b4:	f023 0303 	bic.w	r3, r3, #3
  4062b8:	441c      	add	r4, r3
  4062ba:	e70a      	b.n	4060d2 <_realloc_r+0x122>
  4062bc:	4631      	mov	r1, r6
  4062be:	4638      	mov	r0, r7
  4062c0:	4674      	mov	r4, lr
  4062c2:	46d0      	mov	r8, sl
  4062c4:	f7ff fafe 	bl	4058c4 <memmove>
  4062c8:	463e      	mov	r6, r7
  4062ca:	e702      	b.n	4060d2 <_realloc_r+0x122>
  4062cc:	463a      	mov	r2, r7
  4062ce:	e6f7      	b.n	4060c0 <_realloc_r+0x110>
  4062d0:	4631      	mov	r1, r6
  4062d2:	4638      	mov	r0, r7
  4062d4:	461c      	mov	r4, r3
  4062d6:	46d0      	mov	r8, sl
  4062d8:	f7ff faf4 	bl	4058c4 <memmove>
  4062dc:	463e      	mov	r6, r7
  4062de:	e6f8      	b.n	4060d2 <_realloc_r+0x122>
  4062e0:	68b3      	ldr	r3, [r6, #8]
  4062e2:	f8ca 3010 	str.w	r3, [sl, #16]
  4062e6:	68f3      	ldr	r3, [r6, #12]
  4062e8:	f8ca 3014 	str.w	r3, [sl, #20]
  4062ec:	2a24      	cmp	r2, #36	; 0x24
  4062ee:	d01b      	beq.n	406328 <_realloc_r+0x378>
  4062f0:	3610      	adds	r6, #16
  4062f2:	f10a 0318 	add.w	r3, sl, #24
  4062f6:	e7ae      	b.n	406256 <_realloc_r+0x2a6>
  4062f8:	6933      	ldr	r3, [r6, #16]
  4062fa:	6103      	str	r3, [r0, #16]
  4062fc:	6973      	ldr	r3, [r6, #20]
  4062fe:	6143      	str	r3, [r0, #20]
  406300:	f106 0218 	add.w	r2, r6, #24
  406304:	f100 0318 	add.w	r3, r0, #24
  406308:	e697      	b.n	40603a <_realloc_r+0x8a>
  40630a:	bf00      	nop
  40630c:	2000049c 	.word	0x2000049c
  406310:	68b1      	ldr	r1, [r6, #8]
  406312:	f8ca 1010 	str.w	r1, [sl, #16]
  406316:	68f1      	ldr	r1, [r6, #12]
  406318:	f8ca 1014 	str.w	r1, [sl, #20]
  40631c:	2a24      	cmp	r2, #36	; 0x24
  40631e:	d00f      	beq.n	406340 <_realloc_r+0x390>
  406320:	3610      	adds	r6, #16
  406322:	f10a 0218 	add.w	r2, sl, #24
  406326:	e6cb      	b.n	4060c0 <_realloc_r+0x110>
  406328:	6933      	ldr	r3, [r6, #16]
  40632a:	f8ca 3018 	str.w	r3, [sl, #24]
  40632e:	6973      	ldr	r3, [r6, #20]
  406330:	f8ca 301c 	str.w	r3, [sl, #28]
  406334:	3618      	adds	r6, #24
  406336:	f10a 0320 	add.w	r3, sl, #32
  40633a:	e78c      	b.n	406256 <_realloc_r+0x2a6>
  40633c:	463a      	mov	r2, r7
  40633e:	e764      	b.n	40620a <_realloc_r+0x25a>
  406340:	6932      	ldr	r2, [r6, #16]
  406342:	f8ca 2018 	str.w	r2, [sl, #24]
  406346:	6972      	ldr	r2, [r6, #20]
  406348:	f8ca 201c 	str.w	r2, [sl, #28]
  40634c:	3618      	adds	r6, #24
  40634e:	f10a 0220 	add.w	r2, sl, #32
  406352:	e6b5      	b.n	4060c0 <_realloc_r+0x110>
  406354:	4631      	mov	r1, r6
  406356:	4638      	mov	r0, r7
  406358:	9301      	str	r3, [sp, #4]
  40635a:	f7ff fab3 	bl	4058c4 <memmove>
  40635e:	9b01      	ldr	r3, [sp, #4]
  406360:	e759      	b.n	406216 <_realloc_r+0x266>
  406362:	68b1      	ldr	r1, [r6, #8]
  406364:	f8ca 1010 	str.w	r1, [sl, #16]
  406368:	68f1      	ldr	r1, [r6, #12]
  40636a:	f8ca 1014 	str.w	r1, [sl, #20]
  40636e:	2a24      	cmp	r2, #36	; 0x24
  406370:	d003      	beq.n	40637a <_realloc_r+0x3ca>
  406372:	3610      	adds	r6, #16
  406374:	f10a 0218 	add.w	r2, sl, #24
  406378:	e747      	b.n	40620a <_realloc_r+0x25a>
  40637a:	6932      	ldr	r2, [r6, #16]
  40637c:	f8ca 2018 	str.w	r2, [sl, #24]
  406380:	6972      	ldr	r2, [r6, #20]
  406382:	f8ca 201c 	str.w	r2, [sl, #28]
  406386:	3618      	adds	r6, #24
  406388:	f10a 0220 	add.w	r2, sl, #32
  40638c:	e73d      	b.n	40620a <_realloc_r+0x25a>
  40638e:	bf00      	nop

00406390 <lflush>:
  406390:	8983      	ldrh	r3, [r0, #12]
  406392:	f003 0309 	and.w	r3, r3, #9
  406396:	2b09      	cmp	r3, #9
  406398:	d001      	beq.n	40639e <lflush+0xe>
  40639a:	2000      	movs	r0, #0
  40639c:	4770      	bx	lr
  40639e:	f7fe bab9 	b.w	404914 <fflush>
  4063a2:	bf00      	nop

004063a4 <__srefill_r>:
  4063a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  4063a6:	460c      	mov	r4, r1
  4063a8:	4605      	mov	r5, r0
  4063aa:	b110      	cbz	r0, 4063b2 <__srefill_r+0xe>
  4063ac:	6b83      	ldr	r3, [r0, #56]	; 0x38
  4063ae:	2b00      	cmp	r3, #0
  4063b0:	d045      	beq.n	40643e <__srefill_r+0x9a>
  4063b2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  4063b6:	b29a      	uxth	r2, r3
  4063b8:	0497      	lsls	r7, r2, #18
  4063ba:	d407      	bmi.n	4063cc <__srefill_r+0x28>
  4063bc:	6e62      	ldr	r2, [r4, #100]	; 0x64
  4063be:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
  4063c2:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
  4063c6:	6662      	str	r2, [r4, #100]	; 0x64
  4063c8:	81a3      	strh	r3, [r4, #12]
  4063ca:	b29a      	uxth	r2, r3
  4063cc:	2100      	movs	r1, #0
  4063ce:	0696      	lsls	r6, r2, #26
  4063d0:	6061      	str	r1, [r4, #4]
  4063d2:	d431      	bmi.n	406438 <__srefill_r+0x94>
  4063d4:	0750      	lsls	r0, r2, #29
  4063d6:	d522      	bpl.n	40641e <__srefill_r+0x7a>
  4063d8:	6b21      	ldr	r1, [r4, #48]	; 0x30
  4063da:	b161      	cbz	r1, 4063f6 <__srefill_r+0x52>
  4063dc:	f104 0340 	add.w	r3, r4, #64	; 0x40
  4063e0:	4299      	cmp	r1, r3
  4063e2:	d002      	beq.n	4063ea <__srefill_r+0x46>
  4063e4:	4628      	mov	r0, r5
  4063e6:	f7fe fb91 	bl	404b0c <_free_r>
  4063ea:	6be3      	ldr	r3, [r4, #60]	; 0x3c
  4063ec:	6063      	str	r3, [r4, #4]
  4063ee:	2000      	movs	r0, #0
  4063f0:	6320      	str	r0, [r4, #48]	; 0x30
  4063f2:	2b00      	cmp	r3, #0
  4063f4:	d13f      	bne.n	406476 <__srefill_r+0xd2>
  4063f6:	6923      	ldr	r3, [r4, #16]
  4063f8:	2b00      	cmp	r3, #0
  4063fa:	d04c      	beq.n	406496 <__srefill_r+0xf2>
  4063fc:	f9b4 700c 	ldrsh.w	r7, [r4, #12]
  406400:	b2be      	uxth	r6, r7
  406402:	07b3      	lsls	r3, r6, #30
  406404:	d11e      	bne.n	406444 <__srefill_r+0xa0>
  406406:	6922      	ldr	r2, [r4, #16]
  406408:	6022      	str	r2, [r4, #0]
  40640a:	4628      	mov	r0, r5
  40640c:	6963      	ldr	r3, [r4, #20]
  40640e:	6a25      	ldr	r5, [r4, #32]
  406410:	69e1      	ldr	r1, [r4, #28]
  406412:	47a8      	blx	r5
  406414:	2800      	cmp	r0, #0
  406416:	6060      	str	r0, [r4, #4]
  406418:	dd09      	ble.n	40642e <__srefill_r+0x8a>
  40641a:	2000      	movs	r0, #0
  40641c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  40641e:	06d1      	lsls	r1, r2, #27
  406420:	d53e      	bpl.n	4064a0 <__srefill_r+0xfc>
  406422:	0712      	lsls	r2, r2, #28
  406424:	d42a      	bmi.n	40647c <__srefill_r+0xd8>
  406426:	f043 0304 	orr.w	r3, r3, #4
  40642a:	81a3      	strh	r3, [r4, #12]
  40642c:	e7e3      	b.n	4063f6 <__srefill_r+0x52>
  40642e:	89a3      	ldrh	r3, [r4, #12]
  406430:	d119      	bne.n	406466 <__srefill_r+0xc2>
  406432:	f043 0320 	orr.w	r3, r3, #32
  406436:	81a3      	strh	r3, [r4, #12]
  406438:	f04f 30ff 	mov.w	r0, #4294967295
  40643c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  40643e:	f7fe faf9 	bl	404a34 <__sinit>
  406442:	e7b6      	b.n	4063b2 <__srefill_r+0xe>
  406444:	4b1a      	ldr	r3, [pc, #104]	; (4064b0 <__srefill_r+0x10c>)
  406446:	491b      	ldr	r1, [pc, #108]	; (4064b4 <__srefill_r+0x110>)
  406448:	6818      	ldr	r0, [r3, #0]
  40644a:	2301      	movs	r3, #1
  40644c:	81a3      	strh	r3, [r4, #12]
  40644e:	f006 0609 	and.w	r6, r6, #9
  406452:	f7fe fdc5 	bl	404fe0 <_fwalk>
  406456:	2e09      	cmp	r6, #9
  406458:	81a7      	strh	r7, [r4, #12]
  40645a:	d1d4      	bne.n	406406 <__srefill_r+0x62>
  40645c:	4621      	mov	r1, r4
  40645e:	4628      	mov	r0, r5
  406460:	f7fe f99e 	bl	4047a0 <__sflush_r>
  406464:	e7cf      	b.n	406406 <__srefill_r+0x62>
  406466:	2200      	movs	r2, #0
  406468:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  40646c:	81a3      	strh	r3, [r4, #12]
  40646e:	6062      	str	r2, [r4, #4]
  406470:	f04f 30ff 	mov.w	r0, #4294967295
  406474:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  406476:	6ba3      	ldr	r3, [r4, #56]	; 0x38
  406478:	6023      	str	r3, [r4, #0]
  40647a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  40647c:	4621      	mov	r1, r4
  40647e:	4628      	mov	r0, r5
  406480:	f7fe fa32 	bl	4048e8 <_fflush_r>
  406484:	2800      	cmp	r0, #0
  406486:	d1d7      	bne.n	406438 <__srefill_r+0x94>
  406488:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  40648c:	60a0      	str	r0, [r4, #8]
  40648e:	61a0      	str	r0, [r4, #24]
  406490:	f023 0308 	bic.w	r3, r3, #8
  406494:	e7c7      	b.n	406426 <__srefill_r+0x82>
  406496:	4621      	mov	r1, r4
  406498:	4628      	mov	r0, r5
  40649a:	f7fe fe25 	bl	4050e8 <__smakebuf_r>
  40649e:	e7ad      	b.n	4063fc <__srefill_r+0x58>
  4064a0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  4064a4:	2209      	movs	r2, #9
  4064a6:	602a      	str	r2, [r5, #0]
  4064a8:	f04f 30ff 	mov.w	r0, #4294967295
  4064ac:	81a3      	strh	r3, [r4, #12]
  4064ae:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  4064b0:	00407d6c 	.word	0x00407d6c
  4064b4:	00406391 	.word	0x00406391

004064b8 <_sbrk_r>:
  4064b8:	b538      	push	{r3, r4, r5, lr}
  4064ba:	4c07      	ldr	r4, [pc, #28]	; (4064d8 <_sbrk_r+0x20>)
  4064bc:	2300      	movs	r3, #0
  4064be:	4605      	mov	r5, r0
  4064c0:	4608      	mov	r0, r1
  4064c2:	6023      	str	r3, [r4, #0]
  4064c4:	f7fb f82c 	bl	401520 <_sbrk>
  4064c8:	1c43      	adds	r3, r0, #1
  4064ca:	d000      	beq.n	4064ce <_sbrk_r+0x16>
  4064cc:	bd38      	pop	{r3, r4, r5, pc}
  4064ce:	6823      	ldr	r3, [r4, #0]
  4064d0:	2b00      	cmp	r3, #0
  4064d2:	d0fb      	beq.n	4064cc <_sbrk_r+0x14>
  4064d4:	602b      	str	r3, [r5, #0]
  4064d6:	bd38      	pop	{r3, r4, r5, pc}
  4064d8:	20000d58 	.word	0x20000d58

004064dc <__sread>:
  4064dc:	b510      	push	{r4, lr}
  4064de:	460c      	mov	r4, r1
  4064e0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  4064e4:	f000 f9e6 	bl	4068b4 <_read_r>
  4064e8:	2800      	cmp	r0, #0
  4064ea:	db03      	blt.n	4064f4 <__sread+0x18>
  4064ec:	6d23      	ldr	r3, [r4, #80]	; 0x50
  4064ee:	4403      	add	r3, r0
  4064f0:	6523      	str	r3, [r4, #80]	; 0x50
  4064f2:	bd10      	pop	{r4, pc}
  4064f4:	89a3      	ldrh	r3, [r4, #12]
  4064f6:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
  4064fa:	81a3      	strh	r3, [r4, #12]
  4064fc:	bd10      	pop	{r4, pc}
  4064fe:	bf00      	nop

00406500 <__swrite>:
  406500:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  406504:	4616      	mov	r6, r2
  406506:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
  40650a:	461f      	mov	r7, r3
  40650c:	05d3      	lsls	r3, r2, #23
  40650e:	460c      	mov	r4, r1
  406510:	4605      	mov	r5, r0
  406512:	d507      	bpl.n	406524 <__swrite+0x24>
  406514:	2200      	movs	r2, #0
  406516:	2302      	movs	r3, #2
  406518:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  40651c:	f000 f9b4 	bl	406888 <_lseek_r>
  406520:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  406524:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  406528:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
  40652c:	81a2      	strh	r2, [r4, #12]
  40652e:	463b      	mov	r3, r7
  406530:	4632      	mov	r2, r6
  406532:	4628      	mov	r0, r5
  406534:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  406538:	f000 b894 	b.w	406664 <_write_r>

0040653c <__sseek>:
  40653c:	b510      	push	{r4, lr}
  40653e:	460c      	mov	r4, r1
  406540:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  406544:	f000 f9a0 	bl	406888 <_lseek_r>
  406548:	89a3      	ldrh	r3, [r4, #12]
  40654a:	1c42      	adds	r2, r0, #1
  40654c:	bf0e      	itee	eq
  40654e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
  406552:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
  406556:	6520      	strne	r0, [r4, #80]	; 0x50
  406558:	81a3      	strh	r3, [r4, #12]
  40655a:	bd10      	pop	{r4, pc}

0040655c <__sclose>:
  40655c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  406560:	f000 b918 	b.w	406794 <_close_r>

00406564 <__ssprint_r>:
  406564:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  406568:	6893      	ldr	r3, [r2, #8]
  40656a:	b083      	sub	sp, #12
  40656c:	4690      	mov	r8, r2
  40656e:	2b00      	cmp	r3, #0
  406570:	d072      	beq.n	406658 <__ssprint_r+0xf4>
  406572:	4683      	mov	fp, r0
  406574:	f04f 0900 	mov.w	r9, #0
  406578:	6816      	ldr	r6, [r2, #0]
  40657a:	6808      	ldr	r0, [r1, #0]
  40657c:	688b      	ldr	r3, [r1, #8]
  40657e:	460d      	mov	r5, r1
  406580:	464c      	mov	r4, r9
  406582:	2c00      	cmp	r4, #0
  406584:	d045      	beq.n	406612 <__ssprint_r+0xae>
  406586:	429c      	cmp	r4, r3
  406588:	461f      	mov	r7, r3
  40658a:	469a      	mov	sl, r3
  40658c:	d346      	bcc.n	40661c <__ssprint_r+0xb8>
  40658e:	89ab      	ldrh	r3, [r5, #12]
  406590:	f413 6f90 	tst.w	r3, #1152	; 0x480
  406594:	d02d      	beq.n	4065f2 <__ssprint_r+0x8e>
  406596:	696f      	ldr	r7, [r5, #20]
  406598:	6929      	ldr	r1, [r5, #16]
  40659a:	eb07 0747 	add.w	r7, r7, r7, lsl #1
  40659e:	ebc1 0a00 	rsb	sl, r1, r0
  4065a2:	eb07 77d7 	add.w	r7, r7, r7, lsr #31
  4065a6:	1c60      	adds	r0, r4, #1
  4065a8:	107f      	asrs	r7, r7, #1
  4065aa:	4450      	add	r0, sl
  4065ac:	42b8      	cmp	r0, r7
  4065ae:	463a      	mov	r2, r7
  4065b0:	bf84      	itt	hi
  4065b2:	4607      	movhi	r7, r0
  4065b4:	463a      	movhi	r2, r7
  4065b6:	055b      	lsls	r3, r3, #21
  4065b8:	d533      	bpl.n	406622 <__ssprint_r+0xbe>
  4065ba:	4611      	mov	r1, r2
  4065bc:	4658      	mov	r0, fp
  4065be:	f7fe fddf 	bl	405180 <_malloc_r>
  4065c2:	2800      	cmp	r0, #0
  4065c4:	d037      	beq.n	406636 <__ssprint_r+0xd2>
  4065c6:	4652      	mov	r2, sl
  4065c8:	6929      	ldr	r1, [r5, #16]
  4065ca:	9001      	str	r0, [sp, #4]
  4065cc:	f7ff f8e0 	bl	405790 <memcpy>
  4065d0:	89aa      	ldrh	r2, [r5, #12]
  4065d2:	9b01      	ldr	r3, [sp, #4]
  4065d4:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
  4065d8:	f042 0280 	orr.w	r2, r2, #128	; 0x80
  4065dc:	81aa      	strh	r2, [r5, #12]
  4065de:	ebca 0207 	rsb	r2, sl, r7
  4065e2:	eb03 000a 	add.w	r0, r3, sl
  4065e6:	616f      	str	r7, [r5, #20]
  4065e8:	612b      	str	r3, [r5, #16]
  4065ea:	6028      	str	r0, [r5, #0]
  4065ec:	60aa      	str	r2, [r5, #8]
  4065ee:	4627      	mov	r7, r4
  4065f0:	46a2      	mov	sl, r4
  4065f2:	4652      	mov	r2, sl
  4065f4:	4649      	mov	r1, r9
  4065f6:	f7ff f965 	bl	4058c4 <memmove>
  4065fa:	f8d8 2008 	ldr.w	r2, [r8, #8]
  4065fe:	68ab      	ldr	r3, [r5, #8]
  406600:	6828      	ldr	r0, [r5, #0]
  406602:	1bdb      	subs	r3, r3, r7
  406604:	4450      	add	r0, sl
  406606:	1b14      	subs	r4, r2, r4
  406608:	60ab      	str	r3, [r5, #8]
  40660a:	6028      	str	r0, [r5, #0]
  40660c:	f8c8 4008 	str.w	r4, [r8, #8]
  406610:	b314      	cbz	r4, 406658 <__ssprint_r+0xf4>
  406612:	f8d6 9000 	ldr.w	r9, [r6]
  406616:	6874      	ldr	r4, [r6, #4]
  406618:	3608      	adds	r6, #8
  40661a:	e7b2      	b.n	406582 <__ssprint_r+0x1e>
  40661c:	4627      	mov	r7, r4
  40661e:	46a2      	mov	sl, r4
  406620:	e7e7      	b.n	4065f2 <__ssprint_r+0x8e>
  406622:	4658      	mov	r0, fp
  406624:	f7ff fcc4 	bl	405fb0 <_realloc_r>
  406628:	4603      	mov	r3, r0
  40662a:	2800      	cmp	r0, #0
  40662c:	d1d7      	bne.n	4065de <__ssprint_r+0x7a>
  40662e:	6929      	ldr	r1, [r5, #16]
  406630:	4658      	mov	r0, fp
  406632:	f7fe fa6b 	bl	404b0c <_free_r>
  406636:	230c      	movs	r3, #12
  406638:	f8cb 3000 	str.w	r3, [fp]
  40663c:	89ab      	ldrh	r3, [r5, #12]
  40663e:	2200      	movs	r2, #0
  406640:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  406644:	f04f 30ff 	mov.w	r0, #4294967295
  406648:	81ab      	strh	r3, [r5, #12]
  40664a:	f8c8 2008 	str.w	r2, [r8, #8]
  40664e:	f8c8 2004 	str.w	r2, [r8, #4]
  406652:	b003      	add	sp, #12
  406654:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  406658:	2000      	movs	r0, #0
  40665a:	f8c8 0004 	str.w	r0, [r8, #4]
  40665e:	b003      	add	sp, #12
  406660:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

00406664 <_write_r>:
  406664:	b570      	push	{r4, r5, r6, lr}
  406666:	460d      	mov	r5, r1
  406668:	4c08      	ldr	r4, [pc, #32]	; (40668c <_write_r+0x28>)
  40666a:	4611      	mov	r1, r2
  40666c:	4606      	mov	r6, r0
  40666e:	461a      	mov	r2, r3
  406670:	4628      	mov	r0, r5
  406672:	2300      	movs	r3, #0
  406674:	6023      	str	r3, [r4, #0]
  406676:	f7fa fa6b 	bl	400b50 <_write>
  40667a:	1c43      	adds	r3, r0, #1
  40667c:	d000      	beq.n	406680 <_write_r+0x1c>
  40667e:	bd70      	pop	{r4, r5, r6, pc}
  406680:	6823      	ldr	r3, [r4, #0]
  406682:	2b00      	cmp	r3, #0
  406684:	d0fb      	beq.n	40667e <_write_r+0x1a>
  406686:	6033      	str	r3, [r6, #0]
  406688:	bd70      	pop	{r4, r5, r6, pc}
  40668a:	bf00      	nop
  40668c:	20000d58 	.word	0x20000d58

00406690 <__register_exitproc>:
  406690:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  406694:	4c25      	ldr	r4, [pc, #148]	; (40672c <__register_exitproc+0x9c>)
  406696:	6825      	ldr	r5, [r4, #0]
  406698:	f8d5 4148 	ldr.w	r4, [r5, #328]	; 0x148
  40669c:	4606      	mov	r6, r0
  40669e:	4688      	mov	r8, r1
  4066a0:	4692      	mov	sl, r2
  4066a2:	4699      	mov	r9, r3
  4066a4:	b3c4      	cbz	r4, 406718 <__register_exitproc+0x88>
  4066a6:	6860      	ldr	r0, [r4, #4]
  4066a8:	281f      	cmp	r0, #31
  4066aa:	dc17      	bgt.n	4066dc <__register_exitproc+0x4c>
  4066ac:	1c43      	adds	r3, r0, #1
  4066ae:	b176      	cbz	r6, 4066ce <__register_exitproc+0x3e>
  4066b0:	eb04 0580 	add.w	r5, r4, r0, lsl #2
  4066b4:	2201      	movs	r2, #1
  4066b6:	f8c5 a088 	str.w	sl, [r5, #136]	; 0x88
  4066ba:	f8d4 1188 	ldr.w	r1, [r4, #392]	; 0x188
  4066be:	4082      	lsls	r2, r0
  4066c0:	4311      	orrs	r1, r2
  4066c2:	2e02      	cmp	r6, #2
  4066c4:	f8c4 1188 	str.w	r1, [r4, #392]	; 0x188
  4066c8:	f8c5 9108 	str.w	r9, [r5, #264]	; 0x108
  4066cc:	d01e      	beq.n	40670c <__register_exitproc+0x7c>
  4066ce:	3002      	adds	r0, #2
  4066d0:	6063      	str	r3, [r4, #4]
  4066d2:	f844 8020 	str.w	r8, [r4, r0, lsl #2]
  4066d6:	2000      	movs	r0, #0
  4066d8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4066dc:	4b14      	ldr	r3, [pc, #80]	; (406730 <__register_exitproc+0xa0>)
  4066de:	b303      	cbz	r3, 406722 <__register_exitproc+0x92>
  4066e0:	f44f 70c8 	mov.w	r0, #400	; 0x190
  4066e4:	f7fe fd44 	bl	405170 <malloc>
  4066e8:	4604      	mov	r4, r0
  4066ea:	b1d0      	cbz	r0, 406722 <__register_exitproc+0x92>
  4066ec:	f8d5 3148 	ldr.w	r3, [r5, #328]	; 0x148
  4066f0:	2700      	movs	r7, #0
  4066f2:	e880 0088 	stmia.w	r0, {r3, r7}
  4066f6:	f8c5 4148 	str.w	r4, [r5, #328]	; 0x148
  4066fa:	4638      	mov	r0, r7
  4066fc:	2301      	movs	r3, #1
  4066fe:	f8c4 7188 	str.w	r7, [r4, #392]	; 0x188
  406702:	f8c4 718c 	str.w	r7, [r4, #396]	; 0x18c
  406706:	2e00      	cmp	r6, #0
  406708:	d0e1      	beq.n	4066ce <__register_exitproc+0x3e>
  40670a:	e7d1      	b.n	4066b0 <__register_exitproc+0x20>
  40670c:	f8d4 118c 	ldr.w	r1, [r4, #396]	; 0x18c
  406710:	430a      	orrs	r2, r1
  406712:	f8c4 218c 	str.w	r2, [r4, #396]	; 0x18c
  406716:	e7da      	b.n	4066ce <__register_exitproc+0x3e>
  406718:	f505 74a6 	add.w	r4, r5, #332	; 0x14c
  40671c:	f8c5 4148 	str.w	r4, [r5, #328]	; 0x148
  406720:	e7c1      	b.n	4066a6 <__register_exitproc+0x16>
  406722:	f04f 30ff 	mov.w	r0, #4294967295
  406726:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40672a:	bf00      	nop
  40672c:	00407d6c 	.word	0x00407d6c
  406730:	00405171 	.word	0x00405171

00406734 <_calloc_r>:
  406734:	b510      	push	{r4, lr}
  406736:	fb02 f101 	mul.w	r1, r2, r1
  40673a:	f7fe fd21 	bl	405180 <_malloc_r>
  40673e:	4604      	mov	r4, r0
  406740:	b1d8      	cbz	r0, 40677a <_calloc_r+0x46>
  406742:	f850 2c04 	ldr.w	r2, [r0, #-4]
  406746:	f022 0203 	bic.w	r2, r2, #3
  40674a:	3a04      	subs	r2, #4
  40674c:	2a24      	cmp	r2, #36	; 0x24
  40674e:	d818      	bhi.n	406782 <_calloc_r+0x4e>
  406750:	2a13      	cmp	r2, #19
  406752:	d914      	bls.n	40677e <_calloc_r+0x4a>
  406754:	2300      	movs	r3, #0
  406756:	2a1b      	cmp	r2, #27
  406758:	6003      	str	r3, [r0, #0]
  40675a:	6043      	str	r3, [r0, #4]
  40675c:	d916      	bls.n	40678c <_calloc_r+0x58>
  40675e:	2a24      	cmp	r2, #36	; 0x24
  406760:	6083      	str	r3, [r0, #8]
  406762:	60c3      	str	r3, [r0, #12]
  406764:	bf11      	iteee	ne
  406766:	f100 0210 	addne.w	r2, r0, #16
  40676a:	6103      	streq	r3, [r0, #16]
  40676c:	6143      	streq	r3, [r0, #20]
  40676e:	f100 0218 	addeq.w	r2, r0, #24
  406772:	2300      	movs	r3, #0
  406774:	6013      	str	r3, [r2, #0]
  406776:	6053      	str	r3, [r2, #4]
  406778:	6093      	str	r3, [r2, #8]
  40677a:	4620      	mov	r0, r4
  40677c:	bd10      	pop	{r4, pc}
  40677e:	4602      	mov	r2, r0
  406780:	e7f7      	b.n	406772 <_calloc_r+0x3e>
  406782:	2100      	movs	r1, #0
  406784:	f7fb fa9e 	bl	401cc4 <memset>
  406788:	4620      	mov	r0, r4
  40678a:	bd10      	pop	{r4, pc}
  40678c:	f100 0208 	add.w	r2, r0, #8
  406790:	e7ef      	b.n	406772 <_calloc_r+0x3e>
  406792:	bf00      	nop

00406794 <_close_r>:
  406794:	b538      	push	{r3, r4, r5, lr}
  406796:	4c07      	ldr	r4, [pc, #28]	; (4067b4 <_close_r+0x20>)
  406798:	2300      	movs	r3, #0
  40679a:	4605      	mov	r5, r0
  40679c:	4608      	mov	r0, r1
  40679e:	6023      	str	r3, [r4, #0]
  4067a0:	f7fa fed8 	bl	401554 <_close>
  4067a4:	1c43      	adds	r3, r0, #1
  4067a6:	d000      	beq.n	4067aa <_close_r+0x16>
  4067a8:	bd38      	pop	{r3, r4, r5, pc}
  4067aa:	6823      	ldr	r3, [r4, #0]
  4067ac:	2b00      	cmp	r3, #0
  4067ae:	d0fb      	beq.n	4067a8 <_close_r+0x14>
  4067b0:	602b      	str	r3, [r5, #0]
  4067b2:	bd38      	pop	{r3, r4, r5, pc}
  4067b4:	20000d58 	.word	0x20000d58

004067b8 <_fclose_r>:
  4067b8:	2900      	cmp	r1, #0
  4067ba:	d03d      	beq.n	406838 <_fclose_r+0x80>
  4067bc:	b570      	push	{r4, r5, r6, lr}
  4067be:	4605      	mov	r5, r0
  4067c0:	460c      	mov	r4, r1
  4067c2:	b108      	cbz	r0, 4067c8 <_fclose_r+0x10>
  4067c4:	6b83      	ldr	r3, [r0, #56]	; 0x38
  4067c6:	b37b      	cbz	r3, 406828 <_fclose_r+0x70>
  4067c8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  4067cc:	b90b      	cbnz	r3, 4067d2 <_fclose_r+0x1a>
  4067ce:	2000      	movs	r0, #0
  4067d0:	bd70      	pop	{r4, r5, r6, pc}
  4067d2:	4621      	mov	r1, r4
  4067d4:	4628      	mov	r0, r5
  4067d6:	f7fd ffe3 	bl	4047a0 <__sflush_r>
  4067da:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
  4067dc:	4606      	mov	r6, r0
  4067de:	b133      	cbz	r3, 4067ee <_fclose_r+0x36>
  4067e0:	69e1      	ldr	r1, [r4, #28]
  4067e2:	4628      	mov	r0, r5
  4067e4:	4798      	blx	r3
  4067e6:	2800      	cmp	r0, #0
  4067e8:	bfb8      	it	lt
  4067ea:	f04f 36ff 	movlt.w	r6, #4294967295
  4067ee:	89a3      	ldrh	r3, [r4, #12]
  4067f0:	061b      	lsls	r3, r3, #24
  4067f2:	d41c      	bmi.n	40682e <_fclose_r+0x76>
  4067f4:	6b21      	ldr	r1, [r4, #48]	; 0x30
  4067f6:	b141      	cbz	r1, 40680a <_fclose_r+0x52>
  4067f8:	f104 0340 	add.w	r3, r4, #64	; 0x40
  4067fc:	4299      	cmp	r1, r3
  4067fe:	d002      	beq.n	406806 <_fclose_r+0x4e>
  406800:	4628      	mov	r0, r5
  406802:	f7fe f983 	bl	404b0c <_free_r>
  406806:	2300      	movs	r3, #0
  406808:	6323      	str	r3, [r4, #48]	; 0x30
  40680a:	6c61      	ldr	r1, [r4, #68]	; 0x44
  40680c:	b121      	cbz	r1, 406818 <_fclose_r+0x60>
  40680e:	4628      	mov	r0, r5
  406810:	f7fe f97c 	bl	404b0c <_free_r>
  406814:	2300      	movs	r3, #0
  406816:	6463      	str	r3, [r4, #68]	; 0x44
  406818:	f7fe f912 	bl	404a40 <__sfp_lock_acquire>
  40681c:	2300      	movs	r3, #0
  40681e:	81a3      	strh	r3, [r4, #12]
  406820:	f7fe f910 	bl	404a44 <__sfp_lock_release>
  406824:	4630      	mov	r0, r6
  406826:	bd70      	pop	{r4, r5, r6, pc}
  406828:	f7fe f904 	bl	404a34 <__sinit>
  40682c:	e7cc      	b.n	4067c8 <_fclose_r+0x10>
  40682e:	6921      	ldr	r1, [r4, #16]
  406830:	4628      	mov	r0, r5
  406832:	f7fe f96b 	bl	404b0c <_free_r>
  406836:	e7dd      	b.n	4067f4 <_fclose_r+0x3c>
  406838:	2000      	movs	r0, #0
  40683a:	4770      	bx	lr

0040683c <_fstat_r>:
  40683c:	b538      	push	{r3, r4, r5, lr}
  40683e:	460b      	mov	r3, r1
  406840:	4c07      	ldr	r4, [pc, #28]	; (406860 <_fstat_r+0x24>)
  406842:	4605      	mov	r5, r0
  406844:	4611      	mov	r1, r2
  406846:	4618      	mov	r0, r3
  406848:	2300      	movs	r3, #0
  40684a:	6023      	str	r3, [r4, #0]
  40684c:	f7fa fe86 	bl	40155c <_fstat>
  406850:	1c43      	adds	r3, r0, #1
  406852:	d000      	beq.n	406856 <_fstat_r+0x1a>
  406854:	bd38      	pop	{r3, r4, r5, pc}
  406856:	6823      	ldr	r3, [r4, #0]
  406858:	2b00      	cmp	r3, #0
  40685a:	d0fb      	beq.n	406854 <_fstat_r+0x18>
  40685c:	602b      	str	r3, [r5, #0]
  40685e:	bd38      	pop	{r3, r4, r5, pc}
  406860:	20000d58 	.word	0x20000d58

00406864 <_isatty_r>:
  406864:	b538      	push	{r3, r4, r5, lr}
  406866:	4c07      	ldr	r4, [pc, #28]	; (406884 <_isatty_r+0x20>)
  406868:	2300      	movs	r3, #0
  40686a:	4605      	mov	r5, r0
  40686c:	4608      	mov	r0, r1
  40686e:	6023      	str	r3, [r4, #0]
  406870:	f7fa fe7a 	bl	401568 <_isatty>
  406874:	1c43      	adds	r3, r0, #1
  406876:	d000      	beq.n	40687a <_isatty_r+0x16>
  406878:	bd38      	pop	{r3, r4, r5, pc}
  40687a:	6823      	ldr	r3, [r4, #0]
  40687c:	2b00      	cmp	r3, #0
  40687e:	d0fb      	beq.n	406878 <_isatty_r+0x14>
  406880:	602b      	str	r3, [r5, #0]
  406882:	bd38      	pop	{r3, r4, r5, pc}
  406884:	20000d58 	.word	0x20000d58

00406888 <_lseek_r>:
  406888:	b570      	push	{r4, r5, r6, lr}
  40688a:	460d      	mov	r5, r1
  40688c:	4c08      	ldr	r4, [pc, #32]	; (4068b0 <_lseek_r+0x28>)
  40688e:	4611      	mov	r1, r2
  406890:	4606      	mov	r6, r0
  406892:	461a      	mov	r2, r3
  406894:	4628      	mov	r0, r5
  406896:	2300      	movs	r3, #0
  406898:	6023      	str	r3, [r4, #0]
  40689a:	f7fa fe67 	bl	40156c <_lseek>
  40689e:	1c43      	adds	r3, r0, #1
  4068a0:	d000      	beq.n	4068a4 <_lseek_r+0x1c>
  4068a2:	bd70      	pop	{r4, r5, r6, pc}
  4068a4:	6823      	ldr	r3, [r4, #0]
  4068a6:	2b00      	cmp	r3, #0
  4068a8:	d0fb      	beq.n	4068a2 <_lseek_r+0x1a>
  4068aa:	6033      	str	r3, [r6, #0]
  4068ac:	bd70      	pop	{r4, r5, r6, pc}
  4068ae:	bf00      	nop
  4068b0:	20000d58 	.word	0x20000d58

004068b4 <_read_r>:
  4068b4:	b570      	push	{r4, r5, r6, lr}
  4068b6:	460d      	mov	r5, r1
  4068b8:	4c08      	ldr	r4, [pc, #32]	; (4068dc <_read_r+0x28>)
  4068ba:	4611      	mov	r1, r2
  4068bc:	4606      	mov	r6, r0
  4068be:	461a      	mov	r2, r3
  4068c0:	4628      	mov	r0, r5
  4068c2:	2300      	movs	r3, #0
  4068c4:	6023      	str	r3, [r4, #0]
  4068c6:	f7f9 fc2f 	bl	400128 <_read>
  4068ca:	1c43      	adds	r3, r0, #1
  4068cc:	d000      	beq.n	4068d0 <_read_r+0x1c>
  4068ce:	bd70      	pop	{r4, r5, r6, pc}
  4068d0:	6823      	ldr	r3, [r4, #0]
  4068d2:	2b00      	cmp	r3, #0
  4068d4:	d0fb      	beq.n	4068ce <_read_r+0x1a>
  4068d6:	6033      	str	r3, [r6, #0]
  4068d8:	bd70      	pop	{r4, r5, r6, pc}
  4068da:	bf00      	nop
  4068dc:	20000d58 	.word	0x20000d58

004068e0 <__aeabi_drsub>:
  4068e0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
  4068e4:	e002      	b.n	4068ec <__adddf3>
  4068e6:	bf00      	nop

004068e8 <__aeabi_dsub>:
  4068e8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

004068ec <__adddf3>:
  4068ec:	b530      	push	{r4, r5, lr}
  4068ee:	ea4f 0441 	mov.w	r4, r1, lsl #1
  4068f2:	ea4f 0543 	mov.w	r5, r3, lsl #1
  4068f6:	ea94 0f05 	teq	r4, r5
  4068fa:	bf08      	it	eq
  4068fc:	ea90 0f02 	teqeq	r0, r2
  406900:	bf1f      	itttt	ne
  406902:	ea54 0c00 	orrsne.w	ip, r4, r0
  406906:	ea55 0c02 	orrsne.w	ip, r5, r2
  40690a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
  40690e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  406912:	f000 80e2 	beq.w	406ada <__adddf3+0x1ee>
  406916:	ea4f 5454 	mov.w	r4, r4, lsr #21
  40691a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
  40691e:	bfb8      	it	lt
  406920:	426d      	neglt	r5, r5
  406922:	dd0c      	ble.n	40693e <__adddf3+0x52>
  406924:	442c      	add	r4, r5
  406926:	ea80 0202 	eor.w	r2, r0, r2
  40692a:	ea81 0303 	eor.w	r3, r1, r3
  40692e:	ea82 0000 	eor.w	r0, r2, r0
  406932:	ea83 0101 	eor.w	r1, r3, r1
  406936:	ea80 0202 	eor.w	r2, r0, r2
  40693a:	ea81 0303 	eor.w	r3, r1, r3
  40693e:	2d36      	cmp	r5, #54	; 0x36
  406940:	bf88      	it	hi
  406942:	bd30      	pophi	{r4, r5, pc}
  406944:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  406948:	ea4f 3101 	mov.w	r1, r1, lsl #12
  40694c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
  406950:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
  406954:	d002      	beq.n	40695c <__adddf3+0x70>
  406956:	4240      	negs	r0, r0
  406958:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  40695c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
  406960:	ea4f 3303 	mov.w	r3, r3, lsl #12
  406964:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
  406968:	d002      	beq.n	406970 <__adddf3+0x84>
  40696a:	4252      	negs	r2, r2
  40696c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
  406970:	ea94 0f05 	teq	r4, r5
  406974:	f000 80a7 	beq.w	406ac6 <__adddf3+0x1da>
  406978:	f1a4 0401 	sub.w	r4, r4, #1
  40697c:	f1d5 0e20 	rsbs	lr, r5, #32
  406980:	db0d      	blt.n	40699e <__adddf3+0xb2>
  406982:	fa02 fc0e 	lsl.w	ip, r2, lr
  406986:	fa22 f205 	lsr.w	r2, r2, r5
  40698a:	1880      	adds	r0, r0, r2
  40698c:	f141 0100 	adc.w	r1, r1, #0
  406990:	fa03 f20e 	lsl.w	r2, r3, lr
  406994:	1880      	adds	r0, r0, r2
  406996:	fa43 f305 	asr.w	r3, r3, r5
  40699a:	4159      	adcs	r1, r3
  40699c:	e00e      	b.n	4069bc <__adddf3+0xd0>
  40699e:	f1a5 0520 	sub.w	r5, r5, #32
  4069a2:	f10e 0e20 	add.w	lr, lr, #32
  4069a6:	2a01      	cmp	r2, #1
  4069a8:	fa03 fc0e 	lsl.w	ip, r3, lr
  4069ac:	bf28      	it	cs
  4069ae:	f04c 0c02 	orrcs.w	ip, ip, #2
  4069b2:	fa43 f305 	asr.w	r3, r3, r5
  4069b6:	18c0      	adds	r0, r0, r3
  4069b8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
  4069bc:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  4069c0:	d507      	bpl.n	4069d2 <__adddf3+0xe6>
  4069c2:	f04f 0e00 	mov.w	lr, #0
  4069c6:	f1dc 0c00 	rsbs	ip, ip, #0
  4069ca:	eb7e 0000 	sbcs.w	r0, lr, r0
  4069ce:	eb6e 0101 	sbc.w	r1, lr, r1
  4069d2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
  4069d6:	d31b      	bcc.n	406a10 <__adddf3+0x124>
  4069d8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
  4069dc:	d30c      	bcc.n	4069f8 <__adddf3+0x10c>
  4069de:	0849      	lsrs	r1, r1, #1
  4069e0:	ea5f 0030 	movs.w	r0, r0, rrx
  4069e4:	ea4f 0c3c 	mov.w	ip, ip, rrx
  4069e8:	f104 0401 	add.w	r4, r4, #1
  4069ec:	ea4f 5244 	mov.w	r2, r4, lsl #21
  4069f0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
  4069f4:	f080 809a 	bcs.w	406b2c <__adddf3+0x240>
  4069f8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
  4069fc:	bf08      	it	eq
  4069fe:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  406a02:	f150 0000 	adcs.w	r0, r0, #0
  406a06:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  406a0a:	ea41 0105 	orr.w	r1, r1, r5
  406a0e:	bd30      	pop	{r4, r5, pc}
  406a10:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
  406a14:	4140      	adcs	r0, r0
  406a16:	eb41 0101 	adc.w	r1, r1, r1
  406a1a:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  406a1e:	f1a4 0401 	sub.w	r4, r4, #1
  406a22:	d1e9      	bne.n	4069f8 <__adddf3+0x10c>
  406a24:	f091 0f00 	teq	r1, #0
  406a28:	bf04      	itt	eq
  406a2a:	4601      	moveq	r1, r0
  406a2c:	2000      	moveq	r0, #0
  406a2e:	fab1 f381 	clz	r3, r1
  406a32:	bf08      	it	eq
  406a34:	3320      	addeq	r3, #32
  406a36:	f1a3 030b 	sub.w	r3, r3, #11
  406a3a:	f1b3 0220 	subs.w	r2, r3, #32
  406a3e:	da0c      	bge.n	406a5a <__adddf3+0x16e>
  406a40:	320c      	adds	r2, #12
  406a42:	dd08      	ble.n	406a56 <__adddf3+0x16a>
  406a44:	f102 0c14 	add.w	ip, r2, #20
  406a48:	f1c2 020c 	rsb	r2, r2, #12
  406a4c:	fa01 f00c 	lsl.w	r0, r1, ip
  406a50:	fa21 f102 	lsr.w	r1, r1, r2
  406a54:	e00c      	b.n	406a70 <__adddf3+0x184>
  406a56:	f102 0214 	add.w	r2, r2, #20
  406a5a:	bfd8      	it	le
  406a5c:	f1c2 0c20 	rsble	ip, r2, #32
  406a60:	fa01 f102 	lsl.w	r1, r1, r2
  406a64:	fa20 fc0c 	lsr.w	ip, r0, ip
  406a68:	bfdc      	itt	le
  406a6a:	ea41 010c 	orrle.w	r1, r1, ip
  406a6e:	4090      	lslle	r0, r2
  406a70:	1ae4      	subs	r4, r4, r3
  406a72:	bfa2      	ittt	ge
  406a74:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
  406a78:	4329      	orrge	r1, r5
  406a7a:	bd30      	popge	{r4, r5, pc}
  406a7c:	ea6f 0404 	mvn.w	r4, r4
  406a80:	3c1f      	subs	r4, #31
  406a82:	da1c      	bge.n	406abe <__adddf3+0x1d2>
  406a84:	340c      	adds	r4, #12
  406a86:	dc0e      	bgt.n	406aa6 <__adddf3+0x1ba>
  406a88:	f104 0414 	add.w	r4, r4, #20
  406a8c:	f1c4 0220 	rsb	r2, r4, #32
  406a90:	fa20 f004 	lsr.w	r0, r0, r4
  406a94:	fa01 f302 	lsl.w	r3, r1, r2
  406a98:	ea40 0003 	orr.w	r0, r0, r3
  406a9c:	fa21 f304 	lsr.w	r3, r1, r4
  406aa0:	ea45 0103 	orr.w	r1, r5, r3
  406aa4:	bd30      	pop	{r4, r5, pc}
  406aa6:	f1c4 040c 	rsb	r4, r4, #12
  406aaa:	f1c4 0220 	rsb	r2, r4, #32
  406aae:	fa20 f002 	lsr.w	r0, r0, r2
  406ab2:	fa01 f304 	lsl.w	r3, r1, r4
  406ab6:	ea40 0003 	orr.w	r0, r0, r3
  406aba:	4629      	mov	r1, r5
  406abc:	bd30      	pop	{r4, r5, pc}
  406abe:	fa21 f004 	lsr.w	r0, r1, r4
  406ac2:	4629      	mov	r1, r5
  406ac4:	bd30      	pop	{r4, r5, pc}
  406ac6:	f094 0f00 	teq	r4, #0
  406aca:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
  406ace:	bf06      	itte	eq
  406ad0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
  406ad4:	3401      	addeq	r4, #1
  406ad6:	3d01      	subne	r5, #1
  406ad8:	e74e      	b.n	406978 <__adddf3+0x8c>
  406ada:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  406ade:	bf18      	it	ne
  406ae0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  406ae4:	d029      	beq.n	406b3a <__adddf3+0x24e>
  406ae6:	ea94 0f05 	teq	r4, r5
  406aea:	bf08      	it	eq
  406aec:	ea90 0f02 	teqeq	r0, r2
  406af0:	d005      	beq.n	406afe <__adddf3+0x212>
  406af2:	ea54 0c00 	orrs.w	ip, r4, r0
  406af6:	bf04      	itt	eq
  406af8:	4619      	moveq	r1, r3
  406afa:	4610      	moveq	r0, r2
  406afc:	bd30      	pop	{r4, r5, pc}
  406afe:	ea91 0f03 	teq	r1, r3
  406b02:	bf1e      	ittt	ne
  406b04:	2100      	movne	r1, #0
  406b06:	2000      	movne	r0, #0
  406b08:	bd30      	popne	{r4, r5, pc}
  406b0a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
  406b0e:	d105      	bne.n	406b1c <__adddf3+0x230>
  406b10:	0040      	lsls	r0, r0, #1
  406b12:	4149      	adcs	r1, r1
  406b14:	bf28      	it	cs
  406b16:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
  406b1a:	bd30      	pop	{r4, r5, pc}
  406b1c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
  406b20:	bf3c      	itt	cc
  406b22:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
  406b26:	bd30      	popcc	{r4, r5, pc}
  406b28:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  406b2c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
  406b30:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  406b34:	f04f 0000 	mov.w	r0, #0
  406b38:	bd30      	pop	{r4, r5, pc}
  406b3a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  406b3e:	bf1a      	itte	ne
  406b40:	4619      	movne	r1, r3
  406b42:	4610      	movne	r0, r2
  406b44:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
  406b48:	bf1c      	itt	ne
  406b4a:	460b      	movne	r3, r1
  406b4c:	4602      	movne	r2, r0
  406b4e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  406b52:	bf06      	itte	eq
  406b54:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
  406b58:	ea91 0f03 	teqeq	r1, r3
  406b5c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
  406b60:	bd30      	pop	{r4, r5, pc}
  406b62:	bf00      	nop

00406b64 <__aeabi_ui2d>:
  406b64:	f090 0f00 	teq	r0, #0
  406b68:	bf04      	itt	eq
  406b6a:	2100      	moveq	r1, #0
  406b6c:	4770      	bxeq	lr
  406b6e:	b530      	push	{r4, r5, lr}
  406b70:	f44f 6480 	mov.w	r4, #1024	; 0x400
  406b74:	f104 0432 	add.w	r4, r4, #50	; 0x32
  406b78:	f04f 0500 	mov.w	r5, #0
  406b7c:	f04f 0100 	mov.w	r1, #0
  406b80:	e750      	b.n	406a24 <__adddf3+0x138>
  406b82:	bf00      	nop

00406b84 <__aeabi_i2d>:
  406b84:	f090 0f00 	teq	r0, #0
  406b88:	bf04      	itt	eq
  406b8a:	2100      	moveq	r1, #0
  406b8c:	4770      	bxeq	lr
  406b8e:	b530      	push	{r4, r5, lr}
  406b90:	f44f 6480 	mov.w	r4, #1024	; 0x400
  406b94:	f104 0432 	add.w	r4, r4, #50	; 0x32
  406b98:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
  406b9c:	bf48      	it	mi
  406b9e:	4240      	negmi	r0, r0
  406ba0:	f04f 0100 	mov.w	r1, #0
  406ba4:	e73e      	b.n	406a24 <__adddf3+0x138>
  406ba6:	bf00      	nop

00406ba8 <__aeabi_f2d>:
  406ba8:	0042      	lsls	r2, r0, #1
  406baa:	ea4f 01e2 	mov.w	r1, r2, asr #3
  406bae:	ea4f 0131 	mov.w	r1, r1, rrx
  406bb2:	ea4f 7002 	mov.w	r0, r2, lsl #28
  406bb6:	bf1f      	itttt	ne
  406bb8:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
  406bbc:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  406bc0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
  406bc4:	4770      	bxne	lr
  406bc6:	f092 0f00 	teq	r2, #0
  406bca:	bf14      	ite	ne
  406bcc:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  406bd0:	4770      	bxeq	lr
  406bd2:	b530      	push	{r4, r5, lr}
  406bd4:	f44f 7460 	mov.w	r4, #896	; 0x380
  406bd8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  406bdc:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  406be0:	e720      	b.n	406a24 <__adddf3+0x138>
  406be2:	bf00      	nop

00406be4 <__aeabi_ul2d>:
  406be4:	ea50 0201 	orrs.w	r2, r0, r1
  406be8:	bf08      	it	eq
  406bea:	4770      	bxeq	lr
  406bec:	b530      	push	{r4, r5, lr}
  406bee:	f04f 0500 	mov.w	r5, #0
  406bf2:	e00a      	b.n	406c0a <__aeabi_l2d+0x16>

00406bf4 <__aeabi_l2d>:
  406bf4:	ea50 0201 	orrs.w	r2, r0, r1
  406bf8:	bf08      	it	eq
  406bfa:	4770      	bxeq	lr
  406bfc:	b530      	push	{r4, r5, lr}
  406bfe:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
  406c02:	d502      	bpl.n	406c0a <__aeabi_l2d+0x16>
  406c04:	4240      	negs	r0, r0
  406c06:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  406c0a:	f44f 6480 	mov.w	r4, #1024	; 0x400
  406c0e:	f104 0432 	add.w	r4, r4, #50	; 0x32
  406c12:	ea5f 5c91 	movs.w	ip, r1, lsr #22
  406c16:	f43f aedc 	beq.w	4069d2 <__adddf3+0xe6>
  406c1a:	f04f 0203 	mov.w	r2, #3
  406c1e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  406c22:	bf18      	it	ne
  406c24:	3203      	addne	r2, #3
  406c26:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  406c2a:	bf18      	it	ne
  406c2c:	3203      	addne	r2, #3
  406c2e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
  406c32:	f1c2 0320 	rsb	r3, r2, #32
  406c36:	fa00 fc03 	lsl.w	ip, r0, r3
  406c3a:	fa20 f002 	lsr.w	r0, r0, r2
  406c3e:	fa01 fe03 	lsl.w	lr, r1, r3
  406c42:	ea40 000e 	orr.w	r0, r0, lr
  406c46:	fa21 f102 	lsr.w	r1, r1, r2
  406c4a:	4414      	add	r4, r2
  406c4c:	e6c1      	b.n	4069d2 <__adddf3+0xe6>
  406c4e:	bf00      	nop

00406c50 <__aeabi_dmul>:
  406c50:	b570      	push	{r4, r5, r6, lr}
  406c52:	f04f 0cff 	mov.w	ip, #255	; 0xff
  406c56:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  406c5a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  406c5e:	bf1d      	ittte	ne
  406c60:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  406c64:	ea94 0f0c 	teqne	r4, ip
  406c68:	ea95 0f0c 	teqne	r5, ip
  406c6c:	f000 f8de 	bleq	406e2c <__aeabi_dmul+0x1dc>
  406c70:	442c      	add	r4, r5
  406c72:	ea81 0603 	eor.w	r6, r1, r3
  406c76:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
  406c7a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
  406c7e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
  406c82:	bf18      	it	ne
  406c84:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
  406c88:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  406c8c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  406c90:	d038      	beq.n	406d04 <__aeabi_dmul+0xb4>
  406c92:	fba0 ce02 	umull	ip, lr, r0, r2
  406c96:	f04f 0500 	mov.w	r5, #0
  406c9a:	fbe1 e502 	umlal	lr, r5, r1, r2
  406c9e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
  406ca2:	fbe0 e503 	umlal	lr, r5, r0, r3
  406ca6:	f04f 0600 	mov.w	r6, #0
  406caa:	fbe1 5603 	umlal	r5, r6, r1, r3
  406cae:	f09c 0f00 	teq	ip, #0
  406cb2:	bf18      	it	ne
  406cb4:	f04e 0e01 	orrne.w	lr, lr, #1
  406cb8:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
  406cbc:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
  406cc0:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
  406cc4:	d204      	bcs.n	406cd0 <__aeabi_dmul+0x80>
  406cc6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
  406cca:	416d      	adcs	r5, r5
  406ccc:	eb46 0606 	adc.w	r6, r6, r6
  406cd0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
  406cd4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
  406cd8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
  406cdc:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
  406ce0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
  406ce4:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  406ce8:	bf88      	it	hi
  406cea:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  406cee:	d81e      	bhi.n	406d2e <__aeabi_dmul+0xde>
  406cf0:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
  406cf4:	bf08      	it	eq
  406cf6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
  406cfa:	f150 0000 	adcs.w	r0, r0, #0
  406cfe:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  406d02:	bd70      	pop	{r4, r5, r6, pc}
  406d04:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
  406d08:	ea46 0101 	orr.w	r1, r6, r1
  406d0c:	ea40 0002 	orr.w	r0, r0, r2
  406d10:	ea81 0103 	eor.w	r1, r1, r3
  406d14:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
  406d18:	bfc2      	ittt	gt
  406d1a:	ebd4 050c 	rsbsgt	r5, r4, ip
  406d1e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  406d22:	bd70      	popgt	{r4, r5, r6, pc}
  406d24:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  406d28:	f04f 0e00 	mov.w	lr, #0
  406d2c:	3c01      	subs	r4, #1
  406d2e:	f300 80ab 	bgt.w	406e88 <__aeabi_dmul+0x238>
  406d32:	f114 0f36 	cmn.w	r4, #54	; 0x36
  406d36:	bfde      	ittt	le
  406d38:	2000      	movle	r0, #0
  406d3a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
  406d3e:	bd70      	pople	{r4, r5, r6, pc}
  406d40:	f1c4 0400 	rsb	r4, r4, #0
  406d44:	3c20      	subs	r4, #32
  406d46:	da35      	bge.n	406db4 <__aeabi_dmul+0x164>
  406d48:	340c      	adds	r4, #12
  406d4a:	dc1b      	bgt.n	406d84 <__aeabi_dmul+0x134>
  406d4c:	f104 0414 	add.w	r4, r4, #20
  406d50:	f1c4 0520 	rsb	r5, r4, #32
  406d54:	fa00 f305 	lsl.w	r3, r0, r5
  406d58:	fa20 f004 	lsr.w	r0, r0, r4
  406d5c:	fa01 f205 	lsl.w	r2, r1, r5
  406d60:	ea40 0002 	orr.w	r0, r0, r2
  406d64:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
  406d68:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  406d6c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  406d70:	fa21 f604 	lsr.w	r6, r1, r4
  406d74:	eb42 0106 	adc.w	r1, r2, r6
  406d78:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  406d7c:	bf08      	it	eq
  406d7e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  406d82:	bd70      	pop	{r4, r5, r6, pc}
  406d84:	f1c4 040c 	rsb	r4, r4, #12
  406d88:	f1c4 0520 	rsb	r5, r4, #32
  406d8c:	fa00 f304 	lsl.w	r3, r0, r4
  406d90:	fa20 f005 	lsr.w	r0, r0, r5
  406d94:	fa01 f204 	lsl.w	r2, r1, r4
  406d98:	ea40 0002 	orr.w	r0, r0, r2
  406d9c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  406da0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  406da4:	f141 0100 	adc.w	r1, r1, #0
  406da8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  406dac:	bf08      	it	eq
  406dae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  406db2:	bd70      	pop	{r4, r5, r6, pc}
  406db4:	f1c4 0520 	rsb	r5, r4, #32
  406db8:	fa00 f205 	lsl.w	r2, r0, r5
  406dbc:	ea4e 0e02 	orr.w	lr, lr, r2
  406dc0:	fa20 f304 	lsr.w	r3, r0, r4
  406dc4:	fa01 f205 	lsl.w	r2, r1, r5
  406dc8:	ea43 0302 	orr.w	r3, r3, r2
  406dcc:	fa21 f004 	lsr.w	r0, r1, r4
  406dd0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  406dd4:	fa21 f204 	lsr.w	r2, r1, r4
  406dd8:	ea20 0002 	bic.w	r0, r0, r2
  406ddc:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
  406de0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  406de4:	bf08      	it	eq
  406de6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  406dea:	bd70      	pop	{r4, r5, r6, pc}
  406dec:	f094 0f00 	teq	r4, #0
  406df0:	d10f      	bne.n	406e12 <__aeabi_dmul+0x1c2>
  406df2:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
  406df6:	0040      	lsls	r0, r0, #1
  406df8:	eb41 0101 	adc.w	r1, r1, r1
  406dfc:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  406e00:	bf08      	it	eq
  406e02:	3c01      	subeq	r4, #1
  406e04:	d0f7      	beq.n	406df6 <__aeabi_dmul+0x1a6>
  406e06:	ea41 0106 	orr.w	r1, r1, r6
  406e0a:	f095 0f00 	teq	r5, #0
  406e0e:	bf18      	it	ne
  406e10:	4770      	bxne	lr
  406e12:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
  406e16:	0052      	lsls	r2, r2, #1
  406e18:	eb43 0303 	adc.w	r3, r3, r3
  406e1c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
  406e20:	bf08      	it	eq
  406e22:	3d01      	subeq	r5, #1
  406e24:	d0f7      	beq.n	406e16 <__aeabi_dmul+0x1c6>
  406e26:	ea43 0306 	orr.w	r3, r3, r6
  406e2a:	4770      	bx	lr
  406e2c:	ea94 0f0c 	teq	r4, ip
  406e30:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  406e34:	bf18      	it	ne
  406e36:	ea95 0f0c 	teqne	r5, ip
  406e3a:	d00c      	beq.n	406e56 <__aeabi_dmul+0x206>
  406e3c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  406e40:	bf18      	it	ne
  406e42:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  406e46:	d1d1      	bne.n	406dec <__aeabi_dmul+0x19c>
  406e48:	ea81 0103 	eor.w	r1, r1, r3
  406e4c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  406e50:	f04f 0000 	mov.w	r0, #0
  406e54:	bd70      	pop	{r4, r5, r6, pc}
  406e56:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  406e5a:	bf06      	itte	eq
  406e5c:	4610      	moveq	r0, r2
  406e5e:	4619      	moveq	r1, r3
  406e60:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  406e64:	d019      	beq.n	406e9a <__aeabi_dmul+0x24a>
  406e66:	ea94 0f0c 	teq	r4, ip
  406e6a:	d102      	bne.n	406e72 <__aeabi_dmul+0x222>
  406e6c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
  406e70:	d113      	bne.n	406e9a <__aeabi_dmul+0x24a>
  406e72:	ea95 0f0c 	teq	r5, ip
  406e76:	d105      	bne.n	406e84 <__aeabi_dmul+0x234>
  406e78:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
  406e7c:	bf1c      	itt	ne
  406e7e:	4610      	movne	r0, r2
  406e80:	4619      	movne	r1, r3
  406e82:	d10a      	bne.n	406e9a <__aeabi_dmul+0x24a>
  406e84:	ea81 0103 	eor.w	r1, r1, r3
  406e88:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  406e8c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  406e90:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  406e94:	f04f 0000 	mov.w	r0, #0
  406e98:	bd70      	pop	{r4, r5, r6, pc}
  406e9a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  406e9e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
  406ea2:	bd70      	pop	{r4, r5, r6, pc}

00406ea4 <__aeabi_ddiv>:
  406ea4:	b570      	push	{r4, r5, r6, lr}
  406ea6:	f04f 0cff 	mov.w	ip, #255	; 0xff
  406eaa:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  406eae:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  406eb2:	bf1d      	ittte	ne
  406eb4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  406eb8:	ea94 0f0c 	teqne	r4, ip
  406ebc:	ea95 0f0c 	teqne	r5, ip
  406ec0:	f000 f8a7 	bleq	407012 <__aeabi_ddiv+0x16e>
  406ec4:	eba4 0405 	sub.w	r4, r4, r5
  406ec8:	ea81 0e03 	eor.w	lr, r1, r3
  406ecc:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  406ed0:	ea4f 3101 	mov.w	r1, r1, lsl #12
  406ed4:	f000 8088 	beq.w	406fe8 <__aeabi_ddiv+0x144>
  406ed8:	ea4f 3303 	mov.w	r3, r3, lsl #12
  406edc:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
  406ee0:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
  406ee4:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
  406ee8:	ea4f 2202 	mov.w	r2, r2, lsl #8
  406eec:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
  406ef0:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
  406ef4:	ea4f 2600 	mov.w	r6, r0, lsl #8
  406ef8:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
  406efc:	429d      	cmp	r5, r3
  406efe:	bf08      	it	eq
  406f00:	4296      	cmpeq	r6, r2
  406f02:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
  406f06:	f504 7440 	add.w	r4, r4, #768	; 0x300
  406f0a:	d202      	bcs.n	406f12 <__aeabi_ddiv+0x6e>
  406f0c:	085b      	lsrs	r3, r3, #1
  406f0e:	ea4f 0232 	mov.w	r2, r2, rrx
  406f12:	1ab6      	subs	r6, r6, r2
  406f14:	eb65 0503 	sbc.w	r5, r5, r3
  406f18:	085b      	lsrs	r3, r3, #1
  406f1a:	ea4f 0232 	mov.w	r2, r2, rrx
  406f1e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
  406f22:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
  406f26:	ebb6 0e02 	subs.w	lr, r6, r2
  406f2a:	eb75 0e03 	sbcs.w	lr, r5, r3
  406f2e:	bf22      	ittt	cs
  406f30:	1ab6      	subcs	r6, r6, r2
  406f32:	4675      	movcs	r5, lr
  406f34:	ea40 000c 	orrcs.w	r0, r0, ip
  406f38:	085b      	lsrs	r3, r3, #1
  406f3a:	ea4f 0232 	mov.w	r2, r2, rrx
  406f3e:	ebb6 0e02 	subs.w	lr, r6, r2
  406f42:	eb75 0e03 	sbcs.w	lr, r5, r3
  406f46:	bf22      	ittt	cs
  406f48:	1ab6      	subcs	r6, r6, r2
  406f4a:	4675      	movcs	r5, lr
  406f4c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
  406f50:	085b      	lsrs	r3, r3, #1
  406f52:	ea4f 0232 	mov.w	r2, r2, rrx
  406f56:	ebb6 0e02 	subs.w	lr, r6, r2
  406f5a:	eb75 0e03 	sbcs.w	lr, r5, r3
  406f5e:	bf22      	ittt	cs
  406f60:	1ab6      	subcs	r6, r6, r2
  406f62:	4675      	movcs	r5, lr
  406f64:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
  406f68:	085b      	lsrs	r3, r3, #1
  406f6a:	ea4f 0232 	mov.w	r2, r2, rrx
  406f6e:	ebb6 0e02 	subs.w	lr, r6, r2
  406f72:	eb75 0e03 	sbcs.w	lr, r5, r3
  406f76:	bf22      	ittt	cs
  406f78:	1ab6      	subcs	r6, r6, r2
  406f7a:	4675      	movcs	r5, lr
  406f7c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
  406f80:	ea55 0e06 	orrs.w	lr, r5, r6
  406f84:	d018      	beq.n	406fb8 <__aeabi_ddiv+0x114>
  406f86:	ea4f 1505 	mov.w	r5, r5, lsl #4
  406f8a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
  406f8e:	ea4f 1606 	mov.w	r6, r6, lsl #4
  406f92:	ea4f 03c3 	mov.w	r3, r3, lsl #3
  406f96:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
  406f9a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
  406f9e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
  406fa2:	d1c0      	bne.n	406f26 <__aeabi_ddiv+0x82>
  406fa4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  406fa8:	d10b      	bne.n	406fc2 <__aeabi_ddiv+0x11e>
  406faa:	ea41 0100 	orr.w	r1, r1, r0
  406fae:	f04f 0000 	mov.w	r0, #0
  406fb2:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
  406fb6:	e7b6      	b.n	406f26 <__aeabi_ddiv+0x82>
  406fb8:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  406fbc:	bf04      	itt	eq
  406fbe:	4301      	orreq	r1, r0
  406fc0:	2000      	moveq	r0, #0
  406fc2:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  406fc6:	bf88      	it	hi
  406fc8:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  406fcc:	f63f aeaf 	bhi.w	406d2e <__aeabi_dmul+0xde>
  406fd0:	ebb5 0c03 	subs.w	ip, r5, r3
  406fd4:	bf04      	itt	eq
  406fd6:	ebb6 0c02 	subseq.w	ip, r6, r2
  406fda:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  406fde:	f150 0000 	adcs.w	r0, r0, #0
  406fe2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  406fe6:	bd70      	pop	{r4, r5, r6, pc}
  406fe8:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
  406fec:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
  406ff0:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
  406ff4:	bfc2      	ittt	gt
  406ff6:	ebd4 050c 	rsbsgt	r5, r4, ip
  406ffa:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  406ffe:	bd70      	popgt	{r4, r5, r6, pc}
  407000:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  407004:	f04f 0e00 	mov.w	lr, #0
  407008:	3c01      	subs	r4, #1
  40700a:	e690      	b.n	406d2e <__aeabi_dmul+0xde>
  40700c:	ea45 0e06 	orr.w	lr, r5, r6
  407010:	e68d      	b.n	406d2e <__aeabi_dmul+0xde>
  407012:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  407016:	ea94 0f0c 	teq	r4, ip
  40701a:	bf08      	it	eq
  40701c:	ea95 0f0c 	teqeq	r5, ip
  407020:	f43f af3b 	beq.w	406e9a <__aeabi_dmul+0x24a>
  407024:	ea94 0f0c 	teq	r4, ip
  407028:	d10a      	bne.n	407040 <__aeabi_ddiv+0x19c>
  40702a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  40702e:	f47f af34 	bne.w	406e9a <__aeabi_dmul+0x24a>
  407032:	ea95 0f0c 	teq	r5, ip
  407036:	f47f af25 	bne.w	406e84 <__aeabi_dmul+0x234>
  40703a:	4610      	mov	r0, r2
  40703c:	4619      	mov	r1, r3
  40703e:	e72c      	b.n	406e9a <__aeabi_dmul+0x24a>
  407040:	ea95 0f0c 	teq	r5, ip
  407044:	d106      	bne.n	407054 <__aeabi_ddiv+0x1b0>
  407046:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  40704a:	f43f aefd 	beq.w	406e48 <__aeabi_dmul+0x1f8>
  40704e:	4610      	mov	r0, r2
  407050:	4619      	mov	r1, r3
  407052:	e722      	b.n	406e9a <__aeabi_dmul+0x24a>
  407054:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  407058:	bf18      	it	ne
  40705a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  40705e:	f47f aec5 	bne.w	406dec <__aeabi_dmul+0x19c>
  407062:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
  407066:	f47f af0d 	bne.w	406e84 <__aeabi_dmul+0x234>
  40706a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
  40706e:	f47f aeeb 	bne.w	406e48 <__aeabi_dmul+0x1f8>
  407072:	e712      	b.n	406e9a <__aeabi_dmul+0x24a>

00407074 <__gedf2>:
  407074:	f04f 3cff 	mov.w	ip, #4294967295
  407078:	e006      	b.n	407088 <__cmpdf2+0x4>
  40707a:	bf00      	nop

0040707c <__ledf2>:
  40707c:	f04f 0c01 	mov.w	ip, #1
  407080:	e002      	b.n	407088 <__cmpdf2+0x4>
  407082:	bf00      	nop

00407084 <__cmpdf2>:
  407084:	f04f 0c01 	mov.w	ip, #1
  407088:	f84d cd04 	str.w	ip, [sp, #-4]!
  40708c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  407090:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  407094:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  407098:	bf18      	it	ne
  40709a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
  40709e:	d01b      	beq.n	4070d8 <__cmpdf2+0x54>
  4070a0:	b001      	add	sp, #4
  4070a2:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
  4070a6:	bf0c      	ite	eq
  4070a8:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
  4070ac:	ea91 0f03 	teqne	r1, r3
  4070b0:	bf02      	ittt	eq
  4070b2:	ea90 0f02 	teqeq	r0, r2
  4070b6:	2000      	moveq	r0, #0
  4070b8:	4770      	bxeq	lr
  4070ba:	f110 0f00 	cmn.w	r0, #0
  4070be:	ea91 0f03 	teq	r1, r3
  4070c2:	bf58      	it	pl
  4070c4:	4299      	cmppl	r1, r3
  4070c6:	bf08      	it	eq
  4070c8:	4290      	cmpeq	r0, r2
  4070ca:	bf2c      	ite	cs
  4070cc:	17d8      	asrcs	r0, r3, #31
  4070ce:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
  4070d2:	f040 0001 	orr.w	r0, r0, #1
  4070d6:	4770      	bx	lr
  4070d8:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  4070dc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  4070e0:	d102      	bne.n	4070e8 <__cmpdf2+0x64>
  4070e2:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
  4070e6:	d107      	bne.n	4070f8 <__cmpdf2+0x74>
  4070e8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  4070ec:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  4070f0:	d1d6      	bne.n	4070a0 <__cmpdf2+0x1c>
  4070f2:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
  4070f6:	d0d3      	beq.n	4070a0 <__cmpdf2+0x1c>
  4070f8:	f85d 0b04 	ldr.w	r0, [sp], #4
  4070fc:	4770      	bx	lr
  4070fe:	bf00      	nop

00407100 <__aeabi_cdrcmple>:
  407100:	4684      	mov	ip, r0
  407102:	4610      	mov	r0, r2
  407104:	4662      	mov	r2, ip
  407106:	468c      	mov	ip, r1
  407108:	4619      	mov	r1, r3
  40710a:	4663      	mov	r3, ip
  40710c:	e000      	b.n	407110 <__aeabi_cdcmpeq>
  40710e:	bf00      	nop

00407110 <__aeabi_cdcmpeq>:
  407110:	b501      	push	{r0, lr}
  407112:	f7ff ffb7 	bl	407084 <__cmpdf2>
  407116:	2800      	cmp	r0, #0
  407118:	bf48      	it	mi
  40711a:	f110 0f00 	cmnmi.w	r0, #0
  40711e:	bd01      	pop	{r0, pc}

00407120 <__aeabi_dcmpeq>:
  407120:	f84d ed08 	str.w	lr, [sp, #-8]!
  407124:	f7ff fff4 	bl	407110 <__aeabi_cdcmpeq>
  407128:	bf0c      	ite	eq
  40712a:	2001      	moveq	r0, #1
  40712c:	2000      	movne	r0, #0
  40712e:	f85d fb08 	ldr.w	pc, [sp], #8
  407132:	bf00      	nop

00407134 <__aeabi_dcmplt>:
  407134:	f84d ed08 	str.w	lr, [sp, #-8]!
  407138:	f7ff ffea 	bl	407110 <__aeabi_cdcmpeq>
  40713c:	bf34      	ite	cc
  40713e:	2001      	movcc	r0, #1
  407140:	2000      	movcs	r0, #0
  407142:	f85d fb08 	ldr.w	pc, [sp], #8
  407146:	bf00      	nop

00407148 <__aeabi_dcmple>:
  407148:	f84d ed08 	str.w	lr, [sp, #-8]!
  40714c:	f7ff ffe0 	bl	407110 <__aeabi_cdcmpeq>
  407150:	bf94      	ite	ls
  407152:	2001      	movls	r0, #1
  407154:	2000      	movhi	r0, #0
  407156:	f85d fb08 	ldr.w	pc, [sp], #8
  40715a:	bf00      	nop

0040715c <__aeabi_dcmpge>:
  40715c:	f84d ed08 	str.w	lr, [sp, #-8]!
  407160:	f7ff ffce 	bl	407100 <__aeabi_cdrcmple>
  407164:	bf94      	ite	ls
  407166:	2001      	movls	r0, #1
  407168:	2000      	movhi	r0, #0
  40716a:	f85d fb08 	ldr.w	pc, [sp], #8
  40716e:	bf00      	nop

00407170 <__aeabi_dcmpgt>:
  407170:	f84d ed08 	str.w	lr, [sp, #-8]!
  407174:	f7ff ffc4 	bl	407100 <__aeabi_cdrcmple>
  407178:	bf34      	ite	cc
  40717a:	2001      	movcc	r0, #1
  40717c:	2000      	movcs	r0, #0
  40717e:	f85d fb08 	ldr.w	pc, [sp], #8
  407182:	bf00      	nop

00407184 <__aeabi_dcmpun>:
  407184:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  407188:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  40718c:	d102      	bne.n	407194 <__aeabi_dcmpun+0x10>
  40718e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
  407192:	d10a      	bne.n	4071aa <__aeabi_dcmpun+0x26>
  407194:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  407198:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  40719c:	d102      	bne.n	4071a4 <__aeabi_dcmpun+0x20>
  40719e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
  4071a2:	d102      	bne.n	4071aa <__aeabi_dcmpun+0x26>
  4071a4:	f04f 0000 	mov.w	r0, #0
  4071a8:	4770      	bx	lr
  4071aa:	f04f 0001 	mov.w	r0, #1
  4071ae:	4770      	bx	lr

004071b0 <__aeabi_d2iz>:
  4071b0:	ea4f 0241 	mov.w	r2, r1, lsl #1
  4071b4:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
  4071b8:	d215      	bcs.n	4071e6 <__aeabi_d2iz+0x36>
  4071ba:	d511      	bpl.n	4071e0 <__aeabi_d2iz+0x30>
  4071bc:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
  4071c0:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
  4071c4:	d912      	bls.n	4071ec <__aeabi_d2iz+0x3c>
  4071c6:	ea4f 23c1 	mov.w	r3, r1, lsl #11
  4071ca:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
  4071ce:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
  4071d2:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  4071d6:	fa23 f002 	lsr.w	r0, r3, r2
  4071da:	bf18      	it	ne
  4071dc:	4240      	negne	r0, r0
  4071de:	4770      	bx	lr
  4071e0:	f04f 0000 	mov.w	r0, #0
  4071e4:	4770      	bx	lr
  4071e6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
  4071ea:	d105      	bne.n	4071f8 <__aeabi_d2iz+0x48>
  4071ec:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
  4071f0:	bf08      	it	eq
  4071f2:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
  4071f6:	4770      	bx	lr
  4071f8:	f04f 0000 	mov.w	r0, #0
  4071fc:	4770      	bx	lr
  4071fe:	bf00      	nop

00407200 <__aeabi_uldivmod>:
  407200:	b953      	cbnz	r3, 407218 <__aeabi_uldivmod+0x18>
  407202:	b94a      	cbnz	r2, 407218 <__aeabi_uldivmod+0x18>
  407204:	2900      	cmp	r1, #0
  407206:	bf08      	it	eq
  407208:	2800      	cmpeq	r0, #0
  40720a:	bf1c      	itt	ne
  40720c:	f04f 31ff 	movne.w	r1, #4294967295
  407210:	f04f 30ff 	movne.w	r0, #4294967295
  407214:	f000 b97e 	b.w	407514 <__aeabi_idiv0>
  407218:	f1ad 0c08 	sub.w	ip, sp, #8
  40721c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
  407220:	f000 f806 	bl	407230 <__udivmoddi4>
  407224:	f8dd e004 	ldr.w	lr, [sp, #4]
  407228:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  40722c:	b004      	add	sp, #16
  40722e:	4770      	bx	lr

00407230 <__udivmoddi4>:
  407230:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  407234:	468c      	mov	ip, r1
  407236:	460e      	mov	r6, r1
  407238:	4604      	mov	r4, r0
  40723a:	9d08      	ldr	r5, [sp, #32]
  40723c:	2b00      	cmp	r3, #0
  40723e:	d150      	bne.n	4072e2 <__udivmoddi4+0xb2>
  407240:	428a      	cmp	r2, r1
  407242:	4617      	mov	r7, r2
  407244:	d96c      	bls.n	407320 <__udivmoddi4+0xf0>
  407246:	fab2 fe82 	clz	lr, r2
  40724a:	f1be 0f00 	cmp.w	lr, #0
  40724e:	d00b      	beq.n	407268 <__udivmoddi4+0x38>
  407250:	f1ce 0420 	rsb	r4, lr, #32
  407254:	fa20 f404 	lsr.w	r4, r0, r4
  407258:	fa01 f60e 	lsl.w	r6, r1, lr
  40725c:	ea44 0c06 	orr.w	ip, r4, r6
  407260:	fa02 f70e 	lsl.w	r7, r2, lr
  407264:	fa00 f40e 	lsl.w	r4, r0, lr
  407268:	ea4f 4917 	mov.w	r9, r7, lsr #16
  40726c:	0c22      	lsrs	r2, r4, #16
  40726e:	fbbc f0f9 	udiv	r0, ip, r9
  407272:	fa1f f887 	uxth.w	r8, r7
  407276:	fb09 c610 	mls	r6, r9, r0, ip
  40727a:	ea42 4606 	orr.w	r6, r2, r6, lsl #16
  40727e:	fb00 f308 	mul.w	r3, r0, r8
  407282:	42b3      	cmp	r3, r6
  407284:	d909      	bls.n	40729a <__udivmoddi4+0x6a>
  407286:	19f6      	adds	r6, r6, r7
  407288:	f100 32ff 	add.w	r2, r0, #4294967295
  40728c:	f080 8122 	bcs.w	4074d4 <__udivmoddi4+0x2a4>
  407290:	42b3      	cmp	r3, r6
  407292:	f240 811f 	bls.w	4074d4 <__udivmoddi4+0x2a4>
  407296:	3802      	subs	r0, #2
  407298:	443e      	add	r6, r7
  40729a:	1af6      	subs	r6, r6, r3
  40729c:	b2a2      	uxth	r2, r4
  40729e:	fbb6 f3f9 	udiv	r3, r6, r9
  4072a2:	fb09 6613 	mls	r6, r9, r3, r6
  4072a6:	ea42 4406 	orr.w	r4, r2, r6, lsl #16
  4072aa:	fb03 f808 	mul.w	r8, r3, r8
  4072ae:	45a0      	cmp	r8, r4
  4072b0:	d909      	bls.n	4072c6 <__udivmoddi4+0x96>
  4072b2:	19e4      	adds	r4, r4, r7
  4072b4:	f103 32ff 	add.w	r2, r3, #4294967295
  4072b8:	f080 810a 	bcs.w	4074d0 <__udivmoddi4+0x2a0>
  4072bc:	45a0      	cmp	r8, r4
  4072be:	f240 8107 	bls.w	4074d0 <__udivmoddi4+0x2a0>
  4072c2:	3b02      	subs	r3, #2
  4072c4:	443c      	add	r4, r7
  4072c6:	ebc8 0404 	rsb	r4, r8, r4
  4072ca:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
  4072ce:	2100      	movs	r1, #0
  4072d0:	2d00      	cmp	r5, #0
  4072d2:	d062      	beq.n	40739a <__udivmoddi4+0x16a>
  4072d4:	fa24 f40e 	lsr.w	r4, r4, lr
  4072d8:	2300      	movs	r3, #0
  4072da:	602c      	str	r4, [r5, #0]
  4072dc:	606b      	str	r3, [r5, #4]
  4072de:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4072e2:	428b      	cmp	r3, r1
  4072e4:	d907      	bls.n	4072f6 <__udivmoddi4+0xc6>
  4072e6:	2d00      	cmp	r5, #0
  4072e8:	d055      	beq.n	407396 <__udivmoddi4+0x166>
  4072ea:	2100      	movs	r1, #0
  4072ec:	e885 0041 	stmia.w	r5, {r0, r6}
  4072f0:	4608      	mov	r0, r1
  4072f2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4072f6:	fab3 f183 	clz	r1, r3
  4072fa:	2900      	cmp	r1, #0
  4072fc:	f040 8090 	bne.w	407420 <__udivmoddi4+0x1f0>
  407300:	42b3      	cmp	r3, r6
  407302:	d302      	bcc.n	40730a <__udivmoddi4+0xda>
  407304:	4282      	cmp	r2, r0
  407306:	f200 80f8 	bhi.w	4074fa <__udivmoddi4+0x2ca>
  40730a:	1a84      	subs	r4, r0, r2
  40730c:	eb66 0603 	sbc.w	r6, r6, r3
  407310:	2001      	movs	r0, #1
  407312:	46b4      	mov	ip, r6
  407314:	2d00      	cmp	r5, #0
  407316:	d040      	beq.n	40739a <__udivmoddi4+0x16a>
  407318:	e885 1010 	stmia.w	r5, {r4, ip}
  40731c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  407320:	b912      	cbnz	r2, 407328 <__udivmoddi4+0xf8>
  407322:	2701      	movs	r7, #1
  407324:	fbb7 f7f2 	udiv	r7, r7, r2
  407328:	fab7 fe87 	clz	lr, r7
  40732c:	f1be 0f00 	cmp.w	lr, #0
  407330:	d135      	bne.n	40739e <__udivmoddi4+0x16e>
  407332:	1bf3      	subs	r3, r6, r7
  407334:	ea4f 4817 	mov.w	r8, r7, lsr #16
  407338:	fa1f fc87 	uxth.w	ip, r7
  40733c:	2101      	movs	r1, #1
  40733e:	fbb3 f0f8 	udiv	r0, r3, r8
  407342:	0c22      	lsrs	r2, r4, #16
  407344:	fb08 3610 	mls	r6, r8, r0, r3
  407348:	ea42 4606 	orr.w	r6, r2, r6, lsl #16
  40734c:	fb0c f300 	mul.w	r3, ip, r0
  407350:	42b3      	cmp	r3, r6
  407352:	d907      	bls.n	407364 <__udivmoddi4+0x134>
  407354:	19f6      	adds	r6, r6, r7
  407356:	f100 32ff 	add.w	r2, r0, #4294967295
  40735a:	d202      	bcs.n	407362 <__udivmoddi4+0x132>
  40735c:	42b3      	cmp	r3, r6
  40735e:	f200 80ce 	bhi.w	4074fe <__udivmoddi4+0x2ce>
  407362:	4610      	mov	r0, r2
  407364:	1af6      	subs	r6, r6, r3
  407366:	b2a2      	uxth	r2, r4
  407368:	fbb6 f3f8 	udiv	r3, r6, r8
  40736c:	fb08 6613 	mls	r6, r8, r3, r6
  407370:	ea42 4406 	orr.w	r4, r2, r6, lsl #16
  407374:	fb0c fc03 	mul.w	ip, ip, r3
  407378:	45a4      	cmp	ip, r4
  40737a:	d907      	bls.n	40738c <__udivmoddi4+0x15c>
  40737c:	19e4      	adds	r4, r4, r7
  40737e:	f103 32ff 	add.w	r2, r3, #4294967295
  407382:	d202      	bcs.n	40738a <__udivmoddi4+0x15a>
  407384:	45a4      	cmp	ip, r4
  407386:	f200 80b5 	bhi.w	4074f4 <__udivmoddi4+0x2c4>
  40738a:	4613      	mov	r3, r2
  40738c:	ebcc 0404 	rsb	r4, ip, r4
  407390:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
  407394:	e79c      	b.n	4072d0 <__udivmoddi4+0xa0>
  407396:	4629      	mov	r1, r5
  407398:	4628      	mov	r0, r5
  40739a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40739e:	f1ce 0120 	rsb	r1, lr, #32
  4073a2:	fa06 f30e 	lsl.w	r3, r6, lr
  4073a6:	fa07 f70e 	lsl.w	r7, r7, lr
  4073aa:	fa20 f901 	lsr.w	r9, r0, r1
  4073ae:	ea4f 4817 	mov.w	r8, r7, lsr #16
  4073b2:	40ce      	lsrs	r6, r1
  4073b4:	ea49 0903 	orr.w	r9, r9, r3
  4073b8:	fbb6 faf8 	udiv	sl, r6, r8
  4073bc:	ea4f 4419 	mov.w	r4, r9, lsr #16
  4073c0:	fb08 661a 	mls	r6, r8, sl, r6
  4073c4:	fa1f fc87 	uxth.w	ip, r7
  4073c8:	ea44 4306 	orr.w	r3, r4, r6, lsl #16
  4073cc:	fb0a f20c 	mul.w	r2, sl, ip
  4073d0:	429a      	cmp	r2, r3
  4073d2:	fa00 f40e 	lsl.w	r4, r0, lr
  4073d6:	d90a      	bls.n	4073ee <__udivmoddi4+0x1be>
  4073d8:	19db      	adds	r3, r3, r7
  4073da:	f10a 31ff 	add.w	r1, sl, #4294967295
  4073de:	f080 8087 	bcs.w	4074f0 <__udivmoddi4+0x2c0>
  4073e2:	429a      	cmp	r2, r3
  4073e4:	f240 8084 	bls.w	4074f0 <__udivmoddi4+0x2c0>
  4073e8:	f1aa 0a02 	sub.w	sl, sl, #2
  4073ec:	443b      	add	r3, r7
  4073ee:	1a9b      	subs	r3, r3, r2
  4073f0:	fa1f f989 	uxth.w	r9, r9
  4073f4:	fbb3 f1f8 	udiv	r1, r3, r8
  4073f8:	fb08 3311 	mls	r3, r8, r1, r3
  4073fc:	ea49 4303 	orr.w	r3, r9, r3, lsl #16
  407400:	fb01 f60c 	mul.w	r6, r1, ip
  407404:	429e      	cmp	r6, r3
  407406:	d907      	bls.n	407418 <__udivmoddi4+0x1e8>
  407408:	19db      	adds	r3, r3, r7
  40740a:	f101 32ff 	add.w	r2, r1, #4294967295
  40740e:	d26b      	bcs.n	4074e8 <__udivmoddi4+0x2b8>
  407410:	429e      	cmp	r6, r3
  407412:	d969      	bls.n	4074e8 <__udivmoddi4+0x2b8>
  407414:	3902      	subs	r1, #2
  407416:	443b      	add	r3, r7
  407418:	1b9b      	subs	r3, r3, r6
  40741a:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
  40741e:	e78e      	b.n	40733e <__udivmoddi4+0x10e>
  407420:	f1c1 0e20 	rsb	lr, r1, #32
  407424:	fa22 f40e 	lsr.w	r4, r2, lr
  407428:	408b      	lsls	r3, r1
  40742a:	4323      	orrs	r3, r4
  40742c:	fa20 f70e 	lsr.w	r7, r0, lr
  407430:	fa06 f401 	lsl.w	r4, r6, r1
  407434:	ea4f 4c13 	mov.w	ip, r3, lsr #16
  407438:	fa26 f60e 	lsr.w	r6, r6, lr
  40743c:	433c      	orrs	r4, r7
  40743e:	fbb6 f9fc 	udiv	r9, r6, ip
  407442:	0c27      	lsrs	r7, r4, #16
  407444:	fb0c 6619 	mls	r6, ip, r9, r6
  407448:	fa1f f883 	uxth.w	r8, r3
  40744c:	ea47 4606 	orr.w	r6, r7, r6, lsl #16
  407450:	fb09 f708 	mul.w	r7, r9, r8
  407454:	42b7      	cmp	r7, r6
  407456:	fa02 f201 	lsl.w	r2, r2, r1
  40745a:	fa00 fa01 	lsl.w	sl, r0, r1
  40745e:	d908      	bls.n	407472 <__udivmoddi4+0x242>
  407460:	18f6      	adds	r6, r6, r3
  407462:	f109 30ff 	add.w	r0, r9, #4294967295
  407466:	d241      	bcs.n	4074ec <__udivmoddi4+0x2bc>
  407468:	42b7      	cmp	r7, r6
  40746a:	d93f      	bls.n	4074ec <__udivmoddi4+0x2bc>
  40746c:	f1a9 0902 	sub.w	r9, r9, #2
  407470:	441e      	add	r6, r3
  407472:	1bf6      	subs	r6, r6, r7
  407474:	b2a0      	uxth	r0, r4
  407476:	fbb6 f4fc 	udiv	r4, r6, ip
  40747a:	fb0c 6614 	mls	r6, ip, r4, r6
  40747e:	ea40 4706 	orr.w	r7, r0, r6, lsl #16
  407482:	fb04 f808 	mul.w	r8, r4, r8
  407486:	45b8      	cmp	r8, r7
  407488:	d907      	bls.n	40749a <__udivmoddi4+0x26a>
  40748a:	18ff      	adds	r7, r7, r3
  40748c:	f104 30ff 	add.w	r0, r4, #4294967295
  407490:	d228      	bcs.n	4074e4 <__udivmoddi4+0x2b4>
  407492:	45b8      	cmp	r8, r7
  407494:	d926      	bls.n	4074e4 <__udivmoddi4+0x2b4>
  407496:	3c02      	subs	r4, #2
  407498:	441f      	add	r7, r3
  40749a:	ea44 4009 	orr.w	r0, r4, r9, lsl #16
  40749e:	ebc8 0707 	rsb	r7, r8, r7
  4074a2:	fba0 8902 	umull	r8, r9, r0, r2
  4074a6:	454f      	cmp	r7, r9
  4074a8:	4644      	mov	r4, r8
  4074aa:	464e      	mov	r6, r9
  4074ac:	d314      	bcc.n	4074d8 <__udivmoddi4+0x2a8>
  4074ae:	d029      	beq.n	407504 <__udivmoddi4+0x2d4>
  4074b0:	b365      	cbz	r5, 40750c <__udivmoddi4+0x2dc>
  4074b2:	ebba 0304 	subs.w	r3, sl, r4
  4074b6:	eb67 0706 	sbc.w	r7, r7, r6
  4074ba:	fa07 fe0e 	lsl.w	lr, r7, lr
  4074be:	40cb      	lsrs	r3, r1
  4074c0:	40cf      	lsrs	r7, r1
  4074c2:	ea4e 0303 	orr.w	r3, lr, r3
  4074c6:	e885 0088 	stmia.w	r5, {r3, r7}
  4074ca:	2100      	movs	r1, #0
  4074cc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4074d0:	4613      	mov	r3, r2
  4074d2:	e6f8      	b.n	4072c6 <__udivmoddi4+0x96>
  4074d4:	4610      	mov	r0, r2
  4074d6:	e6e0      	b.n	40729a <__udivmoddi4+0x6a>
  4074d8:	ebb8 0402 	subs.w	r4, r8, r2
  4074dc:	eb69 0603 	sbc.w	r6, r9, r3
  4074e0:	3801      	subs	r0, #1
  4074e2:	e7e5      	b.n	4074b0 <__udivmoddi4+0x280>
  4074e4:	4604      	mov	r4, r0
  4074e6:	e7d8      	b.n	40749a <__udivmoddi4+0x26a>
  4074e8:	4611      	mov	r1, r2
  4074ea:	e795      	b.n	407418 <__udivmoddi4+0x1e8>
  4074ec:	4681      	mov	r9, r0
  4074ee:	e7c0      	b.n	407472 <__udivmoddi4+0x242>
  4074f0:	468a      	mov	sl, r1
  4074f2:	e77c      	b.n	4073ee <__udivmoddi4+0x1be>
  4074f4:	3b02      	subs	r3, #2
  4074f6:	443c      	add	r4, r7
  4074f8:	e748      	b.n	40738c <__udivmoddi4+0x15c>
  4074fa:	4608      	mov	r0, r1
  4074fc:	e70a      	b.n	407314 <__udivmoddi4+0xe4>
  4074fe:	3802      	subs	r0, #2
  407500:	443e      	add	r6, r7
  407502:	e72f      	b.n	407364 <__udivmoddi4+0x134>
  407504:	45c2      	cmp	sl, r8
  407506:	d3e7      	bcc.n	4074d8 <__udivmoddi4+0x2a8>
  407508:	463e      	mov	r6, r7
  40750a:	e7d1      	b.n	4074b0 <__udivmoddi4+0x280>
  40750c:	4629      	mov	r1, r5
  40750e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  407512:	bf00      	nop

00407514 <__aeabi_idiv0>:
  407514:	4770      	bx	lr
  407516:	bf00      	nop

00407518 <p_uc_charset10x14>:
	...
  407534:	ccff ccff 0000 0000 0000 0000 0000 0000     ................
  407544:	00f0 00f0 0000 0000 00f0 00f0 0000 0000     ................
  407554:	c00c c00c fcff fcff c00c c00c fcff fcff     ................
  407564:	c00c c00c 600c 701e 303f 3033 fcff fcff     .....`.p?030....
  407574:	3033 f033 e039 c018 0060 0cf0 3cf0 f060     303.9...`....<`.
  407584:	c003 000f 183c 3cf0 3cc0 1800 f03c f87f     ....<..<.<..<...
  407594:	1cc3 8cc7 cccf ecdc 7878 3030 fc00 cc00     ........xx00....
  4075a4:	0000 0000 0000 0044 00ec 00f8 0070 0000     ......D.....p...
	...
  4075bc:	c00f f03f 7878 1860 0cc0 0cc0 0000 0000     ..?.xx`.........
  4075cc:	0000 0000 0cc0 0cc0 1860 7878 f03f c00f     ........`.xx?...
  4075dc:	0000 0000 600c e00e c007 8003 f83f f83f     .....`......?.?.
  4075ec:	8003 c007 e00e 600c 0003 0003 0003 0003     .......`........
  4075fc:	f03f f03f 0003 0003 0003 0003 4400 ec00     ?.?..........D..
  40760c:	f800 7000 0000 0000 0000 0000 0000 0000     ...p............
  40761c:	0003 0003 0003 0003 0003 0003 0003 0003     ................
  40762c:	0003 0003 1800 3c00 3c00 1800 0000 0000     .......<.<......
	...
  407644:	0000 0c00 3c00 f000 c003 000f 003c 00f0     .....<......<...
  407654:	00c0 0000 f03f f87f fce0 ccc1 8cc3 0cc7     ....?...........
  407664:	0cce 1cfc f87f f03f 0000 0000 0c30 0c70     ......?.....0.p.
  407674:	fcff fcff 0c00 0c00 0000 0000 0c30 1c70     ............0.p.
  407684:	3ce0 7cc0 ecc0 ccc1 8cc3 0ce7 0c7e 0c3c     .<.|........~.<.
  407694:	3030 3870 1ce0 0cc0 0cc0 0cc3 0cc3 1ce3     00p8............
  4076a4:	f87f f03c c003 c007 c00e c01c c038 c070     ..<.........8.p.
  4076b4:	fcff fcff c000 c000 30fc 38fc 1ccc 0ccc     .........0.8....
  4076c4:	0ccc 0ccc 0ccc 1cce f8c7 f0c3 f03f f87f     ............?...
  4076d4:	1ce3 0cc3 0cc3 0cc3 0cc3 9ce3 f871 f030     ............q.0.
  4076e4:	00c0 00c0 00c0 00c0 fcc3 fcc7 00ce 00dc     ................
  4076f4:	00f8 00f0 f03c f87f 9ce7 0cc3 0cc3 0cc3     ....<...........
  407704:	0cc3 9ce7 f87f f03c 003c 007e 0ce7 0cc3     ......<.<.~.....
  407714:	1cc3 38c3 70c3 e0e7 c07f 803f 0000 0000     ...8.p....?.....
  407724:	0000 6018 f03c f03c 6018 0000 0000 0000     ...`<.<..`......
  407734:	0000 0000 0000 4418 ec3c f83c 7018 0000     .......D<.<..p..
  407744:	0000 0000 0000 0003 8007 c00f e01c 7038     ..............8p
  407754:	3870 1ce0 0cc0 0000 c00c c00c c00c c00c     p8..............
  407764:	c00c c00c c00c c00c c00c c00c 0000 0cc0     ................
  407774:	1ce0 3870 7038 e01c c00f 8007 0003 0000     ..p88p..........
  407784:	0030 0070 00e0 00c0 ecc1 ecc3 00c3 00e6     0.p.............
  407794:	007e 003c f030 f871 9ce3 0cc3 fcc3 fcc3     ~.<.0.q.........
  4077a4:	0cc0 1ce0 f87f f03f fc3f fc7f c0e0 c0c0     ......?.?.......
  4077b4:	c0c0 c0c0 c0c0 c0e0 fc7f fc3f fcff fcff     ..........?.....
  4077c4:	0cc3 0cc3 0cc3 0cc3 0cc3 9ce7 f87f f03c     ..............<.
  4077d4:	f03f f87f 1ce0 0cc0 0cc0 0cc0 0cc0 1ce0     ?...............
  4077e4:	3870 3030 fcff fcff 0cc0 0cc0 0cc0 0cc0     p800............
  4077f4:	0cc0 1ce0 f87f f03f fcff fcff 0cc3 0cc3     ......?.........
  407804:	0cc3 0cc3 0cc3 0cc3 0cc0 0cc0 fcff fcff     ................
  407814:	00c3 00c3 00c3 00c3 00c3 00c3 00c0 00c0     ................
  407824:	f03f f87f 1ce0 0cc0 0cc0 0cc3 0cc3 1ce3     ?...............
  407834:	f873 f033 fcff fcff 0003 0003 0003 0003     s.3.............
  407844:	0003 0003 fcff fcff 0000 0000 0cc0 0cc0     ................
  407854:	fcff fcff 0cc0 0cc0 0000 0000 3000 3800     .............0.8
  407864:	1cc0 0cc0 0cc0 1cc0 f8ff f0ff 00c0 00c0     ................
  407874:	fcff fcff 8007 8007 c00f e01c 7038 3870     ............8pp8
  407884:	1ce0 0cc0 fcff fcff 0c00 0c00 0c00 0c00     ................
  407894:	0c00 0c00 0c00 0c00 fcff fcff 0070 0038     ............p.8.
  4078a4:	001f 001f 0038 0070 fcff fcff fcff fcff     ....8.p.........
  4078b4:	001c 000e 0007 8003 c001 e000 fcff fcff     ................
  4078c4:	f03f f87f 1ce0 0cc0 0cc0 0cc0 0cc0 1ce0     ?...............
  4078d4:	f87f f03f fcff fcff 00c3 00c3 00c3 00c3     ..?.............
  4078e4:	00c3 00e7 007e 003c f03f f87f 1ce0 0cc0     ....~.<.?.......
  4078f4:	ccc0 ecc0 7cc0 38e0 fc7f ec3f fcff fcff     .....|.8..?.....
  407904:	00c3 80c3 80c3 c0c3 c0c3 70e7 3c7e 1c3c     ...........p~<<.
  407914:	183c 1c7e 0ce7 0cc3 0cc3 0cc3 0cc3 9cc3     <.~.............
  407924:	f8e1 f060 00c0 00c0 00c0 00c0 fcff fcff     ..`.............
  407934:	00c0 00c0 00c0 00c0 f0ff f8ff 1c00 0c00     ................
  407944:	0c00 0c00 0c00 1c00 f8ff f0ff c0ff e0ff     ................
  407954:	7000 3800 1c00 1c00 3800 7000 e0ff c0ff     .p.8.....8.p....
  407964:	f0ff f8ff 1c00 3c00 f800 f800 3c00 1c00     .......<.....<..
  407974:	f8ff f0ff 3cf0 7cf8 e01c c00f 8007 8007     .....<.|........
  407984:	c00f e01c 7cf8 3cf0 00fc 00fe 0007 8003     .....|.<........
  407994:	fc01 fc01 8003 0007 00fe 00fc 3cc0 7cc0     .............<.|
  4079a4:	ecc0 ccc1 8cc3 0cc7 0cce 0cdc 0cf8 0cf0     ................
  4079b4:	0000 0000 fcff fcff 0cc0 0cc0 0cc0 0000     ................
  4079c4:	0000 0000 0030 0030 000c 000c 0003 0003     ....0.0.........
  4079d4:	c000 c000 3000 3000 0000 0000 0cc0 0cc0     .....0.0........
  4079e4:	0cc0 fcff fcff 0000 0000 0000 000c 001c     ................
  4079f4:	0038 0070 00e0 00e0 0070 0038 001c 000c     8.p.....p.8.....
  407a04:	0c00 0c00 0c00 0c00 0c00 0c00 0c00 0c00     ................
  407a14:	0c00 0c00 0000 0000 00c0 00e0 0070 0038     ............p.8.
  407a24:	0018 0000 0000 0000 3000 7806 fc0e cc0c     .........0.x....
  407a34:	cc0c cc0c cc0c cc0e fc07 f803 fcff fcff     ................
  407a44:	0c03 0c03 0c03 0c03 0c03 9c03 f801 f000     ................
  407a54:	f003 f807 1c0e 0c0c 0c0c 0c0c 0c0c 1c0e     ................
  407a64:	3807 3003 f000 f801 9c03 0c03 0c03 0c03     .8.0............
  407a74:	0c03 0c03 fcff fcff f003 f807 dc0e cc0c     ................
  407a84:	cc0c cc0c cc0c dc0e d807 9003 0000 0003     ................
  407a94:	fc3f fc7f 00e3 00e3 0070 0030 0000 0000     ?.......p.0.....
  407aa4:	1803 9c07 cc0f cc0c cc0c cc0c cc0c dc0c     ................
  407ab4:	f80f f007 fcff fcff 0003 0003 0003 0003     ................
  407ac4:	8003 fc01 fc00 0000 0000 0000 0000 0000     ................
  407ad4:	fc1b fc1b 0000 0000 0000 0000 0000 3000     ...............0
  407ae4:	3800 1c00 0c00 0c00 1c00 f8cf f0cf 0000     .8..............
  407af4:	0000 fcff fcff e000 e001 f003 3807 1c0e     .............8..
  407b04:	0c0c 0000 0000 0000 0cc0 0cc0 fcff fcff     ................
  407b14:	0c00 0c00 0000 0000 fc0f fc0f 000e 0007     ................
  407b24:	c003 c003 0007 000e fc0f fc0f fc0f fc0f     ................
  407b34:	0003 0007 000e 000c 000c 000e fc07 fc03     ................
  407b44:	f003 f807 1c0e 0c0c 0c0c 0c0c 0c0c 1c0e     ................
  407b54:	f807 f003 fc0f fc0f c00c c00c c00c c00c     ................
  407b64:	c00c c00f 8007 0003 0003 8007 c00f c00c     ................
  407b74:	c00c c00c c00c c00c fc0f fc0f fc0f fc0f     ................
  407b84:	8003 0007 000e 000c 000c 000e 0007 0003     ................
  407b94:	1803 9c07 cc0f cc0c cc0c cc0c cc0c fc0c     ................
  407ba4:	780e 3006 0000 000c 000c f0ff f8ff 1c0c     .x.0............
  407bb4:	1c0c 380c 300c 0000 f00f f80f 1c00 0c00     ...8.0..........
  407bc4:	0c00 0c00 0c00 1c00 f80f f00f c00f e00f     ................
  407bd4:	7000 3800 1c00 1c00 3800 7000 e00f c00f     .p.8.....8.p....
  407be4:	f00f f80f 1c00 1c00 f800 f800 1c00 1c00     ................
  407bf4:	f80f f00f 0c0c 1c0e 3807 f003 e001 e001     .........8......
  407c04:	f003 3807 1c0e 0c0c 000c 000e 0c07 9c03     ...8............
  407c14:	f801 f001 8003 0007 000e 000c 0c0c 1c0c     ................
  407c24:	3c0c 7c0c ec0c cc0d 8c0f 0c0f 0c0e 0c0c     .<.|............
  407c34:	0000 0003 8007 f03f f87c 1ce0 0cc0 0cc0     ......?.|.......
  407c44:	0cc0 0000 0c03 0c03 fc3f fc7f 0ce3 0cc3     ........?.......
  407c54:	0cc0 0ce0 0c70 0c30 0000 0cc0 0cc0 0cc0     ....p.0.........
  407c64:	1ce0 f87c f03f 8007 0003 0000 00c0 00c0     ..|.?...........
  407c74:	00c0 00c0 00c0 00c0 00c0 00c0 00c0 00c0     ................
  407c84:	fcff fcff fcff fcff fcff fcff fcff fcff     ................
  407c94:	fcff fcff 6e45 7274 2065 656d 6964 6f63     ....Entre medico
  407ca4:	7365 203a 6425 500a 6f72 2078 656d 6964     es: %d.Prox medi
  407cb4:	6163 3a6f 2520 0a64 0000 0000 444c 3a52     cao: %d.....LDR:
  407cc4:	2520 0d64 0000 0000 7345 7563 6f72 203a      %d.....Escuro: 
  407cd4:	6425 000d 6d55 6469 6461 3a65 2520 0d64     %d..Umidade: %d.
  407ce4:	0000 0000 6e49 6973 6172 7420 6d65 6f70     ....Insira tempo
  407cf4:	6d20 7861 6d69 206f 6f6e 6520 6373 7275      maximo no escur
  407d04:	206f 6d65 6820 726f 7361 0d3a 0000 0000     o em horas:.....
  407d14:	6e49 6973 6172 6120 6c20 6d75 6e69 736f     Insira a luminos
  407d24:	6469 6461 2065 696d 696e 616d 6520 206d     idade minima em 
  407d34:	3a25 000d 6f43 666e 6769 7275 6361 6f61     %:..Configuracao
  407d44:	6320 6d6f 6c70 7465 2161 000d 6554 706d      completa!..Temp
  407d54:	3a6f 2520 0969 754c 3a7a 2520 2569 0d0a     o: %i.Luz: %i%..
  407d64:	0000 0000 0043 0000                         ....C...

00407d6c <_global_impure_ptr>:
  407d6c:	0038 2000 000a 0000                         8.. ....

00407d74 <zeroes.7035>:
  407d74:	3030 3030 3030 3030 3030 3030 3030 3030     0000000000000000
  407d84:	4e49 0046 6e69 0066 414e 004e 616e 006e     INF.inf.NAN.nan.
  407d94:	3130 3332 3534 3736 3938 4241 4443 4645     0123456789ABCDEF
  407da4:	0000 0000 3130 3332 3534 3736 3938 6261     ....0123456789ab
  407db4:	6463 6665 0000 0000 6e28 6c75 296c 0000     cdef....(null)..
  407dc4:	0030 0000                                   0...

00407dc8 <blanks.7034>:
  407dc8:	2020 2020 2020 2020 2020 2020 2020 2020                     
  407dd8:	6e49 6966 696e 7974 0000 0000 614e 004e     Infinity....NaN.
  407de8:	4f50 4953 0058 0000 002e 0000 0000 0000     POSIX...........

00407df8 <__mprec_tens>:
  407df8:	0000 0000 0000 3ff0 0000 0000 0000 4024     .......?......$@
  407e08:	0000 0000 0000 4059 0000 0000 4000 408f     ......Y@.....@.@
  407e18:	0000 0000 8800 40c3 0000 0000 6a00 40f8     .......@.....j.@
  407e28:	0000 0000 8480 412e 0000 0000 12d0 4163     .......A......cA
  407e38:	0000 0000 d784 4197 0000 0000 cd65 41cd     .......A....e..A
  407e48:	0000 2000 a05f 4202 0000 e800 4876 4237     ... _..B....vH7B
  407e58:	0000 a200 1a94 426d 0000 e540 309c 42a2     ......mB..@..0.B
  407e68:	0000 1e90 bcc4 42d6 0000 2634 6bf5 430c     .......B..4&.k.C
  407e78:	8000 37e0 c379 4341 a000 85d8 3457 4376     ...7y.AC....W4vC
  407e88:	c800 674e c16d 43ab 3d00 6091 58e4 43e1     ..Ngm..C.=.`.X.C
  407e98:	8c40 78b5 af1d 4415 ef50 d6e2 1ae4 444b     @..x...DP.....KD
  407ea8:	d592 064d f0cf 4480 4af6 c7e1 2d02 44b5     ..M....D.J...-.D
  407eb8:	9db4 79d9 7843 44ea                         ...yCx.D

00407ec0 <__mprec_bigtens>:
  407ec0:	8000 37e0 c379 4341 6e17 b505 b8b5 4693     ...7y.AC.n.....F
  407ed0:	f9f5 e93f 4f03 4d38 1d32 f930 7748 5a82     ..?..O8M2.0.Hw.Z
  407ee0:	bf3c 7f73 4fdd 7515                         <.s..O.u

00407ee8 <p05.5373>:
  407ee8:	0005 0000 0019 0000 007d 0000               ........}...

00407ef4 <_init>:
  407ef4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  407ef6:	bf00      	nop
  407ef8:	bcf8      	pop	{r3, r4, r5, r6, r7}
  407efa:	bc08      	pop	{r3}
  407efc:	469e      	mov	lr, r3
  407efe:	4770      	bx	lr

00407f00 <__init_array_start>:
  407f00:	00403801 	.word	0x00403801

00407f04 <__frame_dummy_init_array_entry>:
  407f04:	004000f1                                ..@.

00407f08 <_fini>:
  407f08:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  407f0a:	bf00      	nop
  407f0c:	bcf8      	pop	{r3, r4, r5, r6, r7}
  407f0e:	bc08      	pop	{r3}
  407f10:	469e      	mov	lr, r3
  407f12:	4770      	bx	lr

00407f14 <__fini_array_start>:
  407f14:	004000cd 	.word	0x004000cd
