SIM = verilator
TOPLEVEL_LANG = verilog
VERILOG_SOURCES = /home/james/https---github.com-JamesRyanV1-RV32I-Single-Cycle-capstone/cpu/registerFile.sv
TOPLEVEL = registerFile
MODULE = registerFile
include $(shell cocotb-config --makefiles)/Makefile.sim