{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1489870335053 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1489870335054 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Mar 18 14:52:14 2017 " "Processing started: Sat Mar 18 14:52:14 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1489870335054 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1489870335054 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Subtractor_Module -c Subtractor_Module --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off Subtractor_Module -c Subtractor_Module --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1489870335054 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1489870335701 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1489870335701 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_divider.v 1 1 " "Found 1 design units, including 1 entities, in source file clock_divider.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_divider " "Found entity 1: clock_divider" {  } { { "clock_divider.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseño/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Subtractor_Module/clock_divider.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489870357668 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1489870357668 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_module.v 1 1 " "Found 1 design units, including 1 entities, in source file top_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_module " "Found entity 1: top_module" {  } { { "top_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseño/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Subtractor_Module/top_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489870357670 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1489870357670 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "write_to_lcd.v 1 1 " "Found 1 design units, including 1 entities, in source file write_to_lcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 write_to_lcd " "Found entity 1: write_to_lcd" {  } { { "write_to_lcd.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseño/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Subtractor_Module/write_to_lcd.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489870357673 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1489870357673 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "subtractor_module.v 1 1 " "Found 1 design units, including 1 entities, in source file subtractor_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 subtractor_module " "Found entity 1: subtractor_module" {  } { { "subtractor_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseño/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Subtractor_Module/subtractor_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489870357676 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1489870357676 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_module " "Elaborating entity \"top_module\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1489870357723 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_divider clock_divider:lcd_clock_inst " "Elaborating entity \"clock_divider\" for hierarchy \"clock_divider:lcd_clock_inst\"" {  } { { "top_module.v" "lcd_clock_inst" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseño/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Subtractor_Module/top_module.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1489870358235 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 23 clock_divider.v(23) " "Verilog HDL assignment warning at clock_divider.v(23): truncated value with size 32 to match size of target (23)" {  } { { "clock_divider.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseño/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Subtractor_Module/clock_divider.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1489870358238 "|top_module|clock_divider:lcd_clock_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "subtractor_module subtractor_module:subtractor_inst " "Elaborating entity \"subtractor_module\" for hierarchy \"subtractor_module:subtractor_inst\"" {  } { { "top_module.v" "subtractor_inst" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseño/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Subtractor_Module/top_module.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1489870358240 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "first_entry subtractor_module.v(38) " "Verilog HDL Always Construct warning at subtractor_module.v(38): inferring latch(es) for variable \"first_entry\", which holds its previous value in one or more paths through the always construct" {  } { { "subtractor_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseño/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Subtractor_Module/subtractor_module.v" 38 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1489870358244 "|top_module|subtractor_module:subtractor_inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "second_entry subtractor_module.v(38) " "Verilog HDL Always Construct warning at subtractor_module.v(38): inferring latch(es) for variable \"second_entry\", which holds its previous value in one or more paths through the always construct" {  } { { "subtractor_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseño/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Subtractor_Module/subtractor_module.v" 38 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1489870358244 "|top_module|subtractor_module:subtractor_inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "number1_written subtractor_module.v(38) " "Verilog HDL Always Construct warning at subtractor_module.v(38): inferring latch(es) for variable \"number1_written\", which holds its previous value in one or more paths through the always construct" {  } { { "subtractor_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseño/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Subtractor_Module/subtractor_module.v" 38 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1489870358245 "|top_module|subtractor_module:subtractor_inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "number2_written subtractor_module.v(38) " "Verilog HDL Always Construct warning at subtractor_module.v(38): inferring latch(es) for variable \"number2_written\", which holds its previous value in one or more paths through the always construct" {  } { { "subtractor_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseño/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Subtractor_Module/subtractor_module.v" 38 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1489870358245 "|top_module|subtractor_module:subtractor_inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "result subtractor_module.v(38) " "Verilog HDL Always Construct warning at subtractor_module.v(38): inferring latch(es) for variable \"result\", which holds its previous value in one or more paths through the always construct" {  } { { "subtractor_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseño/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Subtractor_Module/subtractor_module.v" 38 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1489870358245 "|top_module|subtractor_module:subtractor_inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "show_result subtractor_module.v(38) " "Verilog HDL Always Construct warning at subtractor_module.v(38): inferring latch(es) for variable \"show_result\", which holds its previous value in one or more paths through the always construct" {  } { { "subtractor_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseño/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Subtractor_Module/subtractor_module.v" 38 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1489870358245 "|top_module|subtractor_module:subtractor_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "show_result subtractor_module.v(49) " "Inferred latch for \"show_result\" at subtractor_module.v(49)" {  } { { "subtractor_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseño/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Subtractor_Module/subtractor_module.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1489870358246 "|top_module|subtractor_module:subtractor_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[0\] subtractor_module.v(49) " "Inferred latch for \"result\[0\]\" at subtractor_module.v(49)" {  } { { "subtractor_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseño/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Subtractor_Module/subtractor_module.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1489870358246 "|top_module|subtractor_module:subtractor_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[1\] subtractor_module.v(49) " "Inferred latch for \"result\[1\]\" at subtractor_module.v(49)" {  } { { "subtractor_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseño/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Subtractor_Module/subtractor_module.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1489870358246 "|top_module|subtractor_module:subtractor_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[2\] subtractor_module.v(49) " "Inferred latch for \"result\[2\]\" at subtractor_module.v(49)" {  } { { "subtractor_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseño/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Subtractor_Module/subtractor_module.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1489870358246 "|top_module|subtractor_module:subtractor_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[3\] subtractor_module.v(49) " "Inferred latch for \"result\[3\]\" at subtractor_module.v(49)" {  } { { "subtractor_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseño/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Subtractor_Module/subtractor_module.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1489870358246 "|top_module|subtractor_module:subtractor_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[4\] subtractor_module.v(49) " "Inferred latch for \"result\[4\]\" at subtractor_module.v(49)" {  } { { "subtractor_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseño/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Subtractor_Module/subtractor_module.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1489870358246 "|top_module|subtractor_module:subtractor_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[5\] subtractor_module.v(49) " "Inferred latch for \"result\[5\]\" at subtractor_module.v(49)" {  } { { "subtractor_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseño/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Subtractor_Module/subtractor_module.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1489870358247 "|top_module|subtractor_module:subtractor_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[6\] subtractor_module.v(49) " "Inferred latch for \"result\[6\]\" at subtractor_module.v(49)" {  } { { "subtractor_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseño/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Subtractor_Module/subtractor_module.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1489870358247 "|top_module|subtractor_module:subtractor_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[7\] subtractor_module.v(49) " "Inferred latch for \"result\[7\]\" at subtractor_module.v(49)" {  } { { "subtractor_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseño/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Subtractor_Module/subtractor_module.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1489870358247 "|top_module|subtractor_module:subtractor_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[8\] subtractor_module.v(49) " "Inferred latch for \"result\[8\]\" at subtractor_module.v(49)" {  } { { "subtractor_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseño/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Subtractor_Module/subtractor_module.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1489870358247 "|top_module|subtractor_module:subtractor_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[9\] subtractor_module.v(49) " "Inferred latch for \"result\[9\]\" at subtractor_module.v(49)" {  } { { "subtractor_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseño/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Subtractor_Module/subtractor_module.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1489870358247 "|top_module|subtractor_module:subtractor_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[10\] subtractor_module.v(49) " "Inferred latch for \"result\[10\]\" at subtractor_module.v(49)" {  } { { "subtractor_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseño/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Subtractor_Module/subtractor_module.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1489870358247 "|top_module|subtractor_module:subtractor_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[11\] subtractor_module.v(49) " "Inferred latch for \"result\[11\]\" at subtractor_module.v(49)" {  } { { "subtractor_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseño/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Subtractor_Module/subtractor_module.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1489870358248 "|top_module|subtractor_module:subtractor_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[12\] subtractor_module.v(49) " "Inferred latch for \"result\[12\]\" at subtractor_module.v(49)" {  } { { "subtractor_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseño/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Subtractor_Module/subtractor_module.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1489870358248 "|top_module|subtractor_module:subtractor_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[13\] subtractor_module.v(49) " "Inferred latch for \"result\[13\]\" at subtractor_module.v(49)" {  } { { "subtractor_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseño/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Subtractor_Module/subtractor_module.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1489870358248 "|top_module|subtractor_module:subtractor_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[14\] subtractor_module.v(49) " "Inferred latch for \"result\[14\]\" at subtractor_module.v(49)" {  } { { "subtractor_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseño/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Subtractor_Module/subtractor_module.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1489870358248 "|top_module|subtractor_module:subtractor_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[15\] subtractor_module.v(49) " "Inferred latch for \"result\[15\]\" at subtractor_module.v(49)" {  } { { "subtractor_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseño/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Subtractor_Module/subtractor_module.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1489870358248 "|top_module|subtractor_module:subtractor_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number2_written subtractor_module.v(49) " "Inferred latch for \"number2_written\" at subtractor_module.v(49)" {  } { { "subtractor_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseño/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Subtractor_Module/subtractor_module.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1489870358248 "|top_module|subtractor_module:subtractor_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number1_written subtractor_module.v(49) " "Inferred latch for \"number1_written\" at subtractor_module.v(49)" {  } { { "subtractor_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseño/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Subtractor_Module/subtractor_module.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1489870358249 "|top_module|subtractor_module:subtractor_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "second_entry\[0\] subtractor_module.v(49) " "Inferred latch for \"second_entry\[0\]\" at subtractor_module.v(49)" {  } { { "subtractor_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseño/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Subtractor_Module/subtractor_module.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1489870358249 "|top_module|subtractor_module:subtractor_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "second_entry\[1\] subtractor_module.v(49) " "Inferred latch for \"second_entry\[1\]\" at subtractor_module.v(49)" {  } { { "subtractor_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseño/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Subtractor_Module/subtractor_module.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1489870358249 "|top_module|subtractor_module:subtractor_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "second_entry\[2\] subtractor_module.v(49) " "Inferred latch for \"second_entry\[2\]\" at subtractor_module.v(49)" {  } { { "subtractor_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseño/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Subtractor_Module/subtractor_module.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1489870358249 "|top_module|subtractor_module:subtractor_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "second_entry\[3\] subtractor_module.v(49) " "Inferred latch for \"second_entry\[3\]\" at subtractor_module.v(49)" {  } { { "subtractor_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseño/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Subtractor_Module/subtractor_module.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1489870358249 "|top_module|subtractor_module:subtractor_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "second_entry\[4\] subtractor_module.v(49) " "Inferred latch for \"second_entry\[4\]\" at subtractor_module.v(49)" {  } { { "subtractor_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseño/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Subtractor_Module/subtractor_module.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1489870358250 "|top_module|subtractor_module:subtractor_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "second_entry\[5\] subtractor_module.v(49) " "Inferred latch for \"second_entry\[5\]\" at subtractor_module.v(49)" {  } { { "subtractor_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseño/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Subtractor_Module/subtractor_module.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1489870358250 "|top_module|subtractor_module:subtractor_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "second_entry\[6\] subtractor_module.v(49) " "Inferred latch for \"second_entry\[6\]\" at subtractor_module.v(49)" {  } { { "subtractor_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseño/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Subtractor_Module/subtractor_module.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1489870358250 "|top_module|subtractor_module:subtractor_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "second_entry\[7\] subtractor_module.v(49) " "Inferred latch for \"second_entry\[7\]\" at subtractor_module.v(49)" {  } { { "subtractor_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseño/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Subtractor_Module/subtractor_module.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1489870358250 "|top_module|subtractor_module:subtractor_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "second_entry\[8\] subtractor_module.v(49) " "Inferred latch for \"second_entry\[8\]\" at subtractor_module.v(49)" {  } { { "subtractor_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseño/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Subtractor_Module/subtractor_module.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1489870358250 "|top_module|subtractor_module:subtractor_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "second_entry\[9\] subtractor_module.v(49) " "Inferred latch for \"second_entry\[9\]\" at subtractor_module.v(49)" {  } { { "subtractor_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseño/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Subtractor_Module/subtractor_module.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1489870358250 "|top_module|subtractor_module:subtractor_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "second_entry\[10\] subtractor_module.v(49) " "Inferred latch for \"second_entry\[10\]\" at subtractor_module.v(49)" {  } { { "subtractor_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseño/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Subtractor_Module/subtractor_module.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1489870358251 "|top_module|subtractor_module:subtractor_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "second_entry\[11\] subtractor_module.v(49) " "Inferred latch for \"second_entry\[11\]\" at subtractor_module.v(49)" {  } { { "subtractor_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseño/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Subtractor_Module/subtractor_module.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1489870358251 "|top_module|subtractor_module:subtractor_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "second_entry\[12\] subtractor_module.v(49) " "Inferred latch for \"second_entry\[12\]\" at subtractor_module.v(49)" {  } { { "subtractor_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseño/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Subtractor_Module/subtractor_module.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1489870358251 "|top_module|subtractor_module:subtractor_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "second_entry\[13\] subtractor_module.v(49) " "Inferred latch for \"second_entry\[13\]\" at subtractor_module.v(49)" {  } { { "subtractor_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseño/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Subtractor_Module/subtractor_module.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1489870358251 "|top_module|subtractor_module:subtractor_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "second_entry\[14\] subtractor_module.v(49) " "Inferred latch for \"second_entry\[14\]\" at subtractor_module.v(49)" {  } { { "subtractor_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseño/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Subtractor_Module/subtractor_module.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1489870358251 "|top_module|subtractor_module:subtractor_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "second_entry\[15\] subtractor_module.v(49) " "Inferred latch for \"second_entry\[15\]\" at subtractor_module.v(49)" {  } { { "subtractor_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseño/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Subtractor_Module/subtractor_module.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1489870358252 "|top_module|subtractor_module:subtractor_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "first_entry\[0\] subtractor_module.v(49) " "Inferred latch for \"first_entry\[0\]\" at subtractor_module.v(49)" {  } { { "subtractor_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseño/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Subtractor_Module/subtractor_module.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1489870358252 "|top_module|subtractor_module:subtractor_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "first_entry\[1\] subtractor_module.v(49) " "Inferred latch for \"first_entry\[1\]\" at subtractor_module.v(49)" {  } { { "subtractor_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseño/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Subtractor_Module/subtractor_module.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1489870358252 "|top_module|subtractor_module:subtractor_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "first_entry\[2\] subtractor_module.v(49) " "Inferred latch for \"first_entry\[2\]\" at subtractor_module.v(49)" {  } { { "subtractor_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseño/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Subtractor_Module/subtractor_module.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1489870358252 "|top_module|subtractor_module:subtractor_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "first_entry\[3\] subtractor_module.v(49) " "Inferred latch for \"first_entry\[3\]\" at subtractor_module.v(49)" {  } { { "subtractor_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseño/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Subtractor_Module/subtractor_module.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1489870358252 "|top_module|subtractor_module:subtractor_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "first_entry\[4\] subtractor_module.v(49) " "Inferred latch for \"first_entry\[4\]\" at subtractor_module.v(49)" {  } { { "subtractor_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseño/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Subtractor_Module/subtractor_module.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1489870358253 "|top_module|subtractor_module:subtractor_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "first_entry\[5\] subtractor_module.v(49) " "Inferred latch for \"first_entry\[5\]\" at subtractor_module.v(49)" {  } { { "subtractor_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseño/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Subtractor_Module/subtractor_module.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1489870358253 "|top_module|subtractor_module:subtractor_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "first_entry\[6\] subtractor_module.v(49) " "Inferred latch for \"first_entry\[6\]\" at subtractor_module.v(49)" {  } { { "subtractor_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseño/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Subtractor_Module/subtractor_module.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1489870358253 "|top_module|subtractor_module:subtractor_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "first_entry\[7\] subtractor_module.v(49) " "Inferred latch for \"first_entry\[7\]\" at subtractor_module.v(49)" {  } { { "subtractor_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseño/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Subtractor_Module/subtractor_module.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1489870358253 "|top_module|subtractor_module:subtractor_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "first_entry\[8\] subtractor_module.v(49) " "Inferred latch for \"first_entry\[8\]\" at subtractor_module.v(49)" {  } { { "subtractor_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseño/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Subtractor_Module/subtractor_module.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1489870358253 "|top_module|subtractor_module:subtractor_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "first_entry\[9\] subtractor_module.v(49) " "Inferred latch for \"first_entry\[9\]\" at subtractor_module.v(49)" {  } { { "subtractor_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseño/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Subtractor_Module/subtractor_module.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1489870358253 "|top_module|subtractor_module:subtractor_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "first_entry\[10\] subtractor_module.v(49) " "Inferred latch for \"first_entry\[10\]\" at subtractor_module.v(49)" {  } { { "subtractor_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseño/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Subtractor_Module/subtractor_module.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1489870358254 "|top_module|subtractor_module:subtractor_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "first_entry\[11\] subtractor_module.v(49) " "Inferred latch for \"first_entry\[11\]\" at subtractor_module.v(49)" {  } { { "subtractor_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseño/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Subtractor_Module/subtractor_module.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1489870358254 "|top_module|subtractor_module:subtractor_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "first_entry\[12\] subtractor_module.v(49) " "Inferred latch for \"first_entry\[12\]\" at subtractor_module.v(49)" {  } { { "subtractor_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseño/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Subtractor_Module/subtractor_module.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1489870358254 "|top_module|subtractor_module:subtractor_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "first_entry\[13\] subtractor_module.v(49) " "Inferred latch for \"first_entry\[13\]\" at subtractor_module.v(49)" {  } { { "subtractor_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseño/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Subtractor_Module/subtractor_module.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1489870358254 "|top_module|subtractor_module:subtractor_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "first_entry\[14\] subtractor_module.v(49) " "Inferred latch for \"first_entry\[14\]\" at subtractor_module.v(49)" {  } { { "subtractor_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseño/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Subtractor_Module/subtractor_module.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1489870358254 "|top_module|subtractor_module:subtractor_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "first_entry\[15\] subtractor_module.v(49) " "Inferred latch for \"first_entry\[15\]\" at subtractor_module.v(49)" {  } { { "subtractor_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseño/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Subtractor_Module/subtractor_module.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1489870358254 "|top_module|subtractor_module:subtractor_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "write_to_lcd write_to_lcd:write_to_lcd_inst " "Elaborating entity \"write_to_lcd\" for hierarchy \"write_to_lcd:write_to_lcd_inst\"" {  } { { "top_module.v" "write_to_lcd_inst" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseño/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Subtractor_Module/top_module.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1489870358256 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 write_to_lcd.v(162) " "Verilog HDL assignment warning at write_to_lcd.v(162): truncated value with size 32 to match size of target (5)" {  } { { "write_to_lcd.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseño/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Subtractor_Module/write_to_lcd.v" 162 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1489870358262 "|top_module|write_to_lcd:write_to_lcd_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 write_to_lcd.v(164) " "Verilog HDL assignment warning at write_to_lcd.v(164): truncated value with size 32 to match size of target (7)" {  } { { "write_to_lcd.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseño/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Subtractor_Module/write_to_lcd.v" 164 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1489870358263 "|top_module|write_to_lcd:write_to_lcd_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 write_to_lcd.v(189) " "Verilog HDL assignment warning at write_to_lcd.v(189): truncated value with size 32 to match size of target (5)" {  } { { "write_to_lcd.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseño/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Subtractor_Module/write_to_lcd.v" 189 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1489870358263 "|top_module|write_to_lcd:write_to_lcd_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 write_to_lcd.v(191) " "Verilog HDL assignment warning at write_to_lcd.v(191): truncated value with size 32 to match size of target (7)" {  } { { "write_to_lcd.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseño/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Subtractor_Module/write_to_lcd.v" 191 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1489870358263 "|top_module|write_to_lcd:write_to_lcd_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 write_to_lcd.v(229) " "Verilog HDL assignment warning at write_to_lcd.v(229): truncated value with size 32 to match size of target (5)" {  } { { "write_to_lcd.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseño/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Subtractor_Module/write_to_lcd.v" 229 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1489870358263 "|top_module|write_to_lcd:write_to_lcd_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 write_to_lcd.v(231) " "Verilog HDL assignment warning at write_to_lcd.v(231): truncated value with size 32 to match size of target (7)" {  } { { "write_to_lcd.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseño/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Subtractor_Module/write_to_lcd.v" 231 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1489870358263 "|top_module|write_to_lcd:write_to_lcd_inst"}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 14 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "667 " "Peak virtual memory: 667 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1489870358479 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Mar 18 14:52:38 2017 " "Processing ended: Sat Mar 18 14:52:38 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1489870358479 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:24 " "Elapsed time: 00:00:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1489870358479 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:53 " "Total CPU time (on all processors): 00:00:53" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1489870358479 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1489870358479 ""}
