--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 10
-n 3 -fastpaths -xml ISERDES_8bit.twx ISERDES_8bit.ncd -o ISERDES_8bit.twr
ISERDES_8bit.pcf -ucf Pre.ucf

Design file:              ISERDES_8bit.ncd
Physical constraint file: ISERDES_8bit.pcf
Device,package,speed:     xc4vlx60,ff1148,-10 (PRODUCTION 1.71 2013-10-13, STEPPING level 1)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_Qclock = PERIOD TIMEGRP "Qclock" 25 ns HIGH 50% 
INPUT_JITTER 0.375 ns;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 191 paths analyzed, 68 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  10.000ns.
--------------------------------------------------------------------------------

Paths for end point PhaseSwitch/RefTimeCnt/count_8 (SLICE_X55Y162.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     22.044ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PhaseSwitch/EndTrig_4 (FF)
  Destination:          PhaseSwitch/RefTimeCnt/count_8 (FF)
  Requirement:          25.000ns
  Data Path Delay:      2.768ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         Test_4_OBUF_BUFG rising at 0.000ns
  Destination Clock:    Test_4_OBUF_BUFG rising at 25.000ns
  Clock Uncertainty:    0.188ns

  Clock Uncertainty:          0.188ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: PhaseSwitch/EndTrig_4 to PhaseSwitch/RefTimeCnt/count_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y185.XQ     Tcko                  0.360   PhaseSwitch/EndTrig_4
                                                       PhaseSwitch/EndTrig_4
    SLICE_X55Y162.SR     net (fanout=16)       1.371   PhaseSwitch/EndTrig_4
    SLICE_X55Y162.CLK    Tsrck                 1.037   PhaseSwitch/RefTimeCnt/count<8>
                                                       PhaseSwitch/RefTimeCnt/count_8
    -------------------------------------------------  ---------------------------
    Total                                      2.768ns (1.397ns logic, 1.371ns route)
                                                       (50.5% logic, 49.5% route)

--------------------------------------------------------------------------------

Paths for end point PhaseSwitch/RefTimeCnt/count_9 (SLICE_X55Y162.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     22.044ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PhaseSwitch/EndTrig_4 (FF)
  Destination:          PhaseSwitch/RefTimeCnt/count_9 (FF)
  Requirement:          25.000ns
  Data Path Delay:      2.768ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         Test_4_OBUF_BUFG rising at 0.000ns
  Destination Clock:    Test_4_OBUF_BUFG rising at 25.000ns
  Clock Uncertainty:    0.188ns

  Clock Uncertainty:          0.188ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: PhaseSwitch/EndTrig_4 to PhaseSwitch/RefTimeCnt/count_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y185.XQ     Tcko                  0.360   PhaseSwitch/EndTrig_4
                                                       PhaseSwitch/EndTrig_4
    SLICE_X55Y162.SR     net (fanout=16)       1.371   PhaseSwitch/EndTrig_4
    SLICE_X55Y162.CLK    Tsrck                 1.037   PhaseSwitch/RefTimeCnt/count<8>
                                                       PhaseSwitch/RefTimeCnt/count_9
    -------------------------------------------------  ---------------------------
    Total                                      2.768ns (1.397ns logic, 1.371ns route)
                                                       (50.5% logic, 49.5% route)

--------------------------------------------------------------------------------

Paths for end point PhaseSwitch/RefTimeCnt/count_10 (SLICE_X55Y163.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     22.044ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PhaseSwitch/EndTrig_4 (FF)
  Destination:          PhaseSwitch/RefTimeCnt/count_10 (FF)
  Requirement:          25.000ns
  Data Path Delay:      2.768ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         Test_4_OBUF_BUFG rising at 0.000ns
  Destination Clock:    Test_4_OBUF_BUFG rising at 25.000ns
  Clock Uncertainty:    0.188ns

  Clock Uncertainty:          0.188ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: PhaseSwitch/EndTrig_4 to PhaseSwitch/RefTimeCnt/count_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y185.XQ     Tcko                  0.360   PhaseSwitch/EndTrig_4
                                                       PhaseSwitch/EndTrig_4
    SLICE_X55Y163.SR     net (fanout=16)       1.371   PhaseSwitch/EndTrig_4
    SLICE_X55Y163.CLK    Tsrck                 1.037   PhaseSwitch/RefTimeCnt/count<10>
                                                       PhaseSwitch/RefTimeCnt/count_10
    -------------------------------------------------  ---------------------------
    Total                                      2.768ns (1.397ns logic, 1.371ns route)
                                                       (50.5% logic, 49.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_Qclock = PERIOD TIMEGRP "Qclock" 25 ns HIGH 50% INPUT_JITTER 0.375 ns;
--------------------------------------------------------------------------------

Paths for end point PhaseSwitch/TrigEnd/Trig (SLICE_X56Y168.G3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.791ns (requirement - (clock path skew + uncertainty - data path))
  Source:               PhaseSwitch/TrigEnd/Trig (FF)
  Destination:          PhaseSwitch/TrigEnd/Trig (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.791ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         Test_4_OBUF_BUFG rising at 25.000ns
  Destination Clock:    Test_4_OBUF_BUFG rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: PhaseSwitch/TrigEnd/Trig to PhaseSwitch/TrigEnd/Trig
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y168.YQ     Tcko                  0.331   PhaseSwitch/TrigEnd/Trig
                                                       PhaseSwitch/TrigEnd/Trig
    SLICE_X56Y168.G3     net (fanout=3)        0.603   PhaseSwitch/TrigEnd/Trig
    SLICE_X56Y168.CLK    Tckg        (-Th)     0.143   PhaseSwitch/TrigEnd/Trig
                                                       PhaseSwitch/TrigEnd/Mmux_Trig_PWR_10_o_MUX_4_o11
                                                       PhaseSwitch/TrigEnd/Trig
    -------------------------------------------------  ---------------------------
    Total                                      0.791ns (0.188ns logic, 0.603ns route)
                                                       (23.8% logic, 76.2% route)

--------------------------------------------------------------------------------

Paths for end point PhaseSwitch/RefTimeCnt/count_5 (SLICE_X55Y160.G4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.796ns (requirement - (clock path skew + uncertainty - data path))
  Source:               PhaseSwitch/RefTimeCnt/count_5 (FF)
  Destination:          PhaseSwitch/RefTimeCnt/count_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.796ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         Test_4_OBUF_BUFG rising at 25.000ns
  Destination Clock:    Test_4_OBUF_BUFG rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: PhaseSwitch/RefTimeCnt/count_5 to PhaseSwitch/RefTimeCnt/count_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y160.YQ     Tcko                  0.313   PhaseSwitch/RefTimeCnt/count<4>
                                                       PhaseSwitch/RefTimeCnt/count_5
    SLICE_X55Y160.G4     net (fanout=3)        0.330   PhaseSwitch/RefTimeCnt/count<5>
    SLICE_X55Y160.CLK    Tckg        (-Th)    -0.153   PhaseSwitch/RefTimeCnt/count<4>
                                                       PhaseSwitch/RefTimeCnt/count<5>_rt
                                                       PhaseSwitch/RefTimeCnt/Mcount_count_xor<5>
                                                       PhaseSwitch/RefTimeCnt/count_5
    -------------------------------------------------  ---------------------------
    Total                                      0.796ns (0.466ns logic, 0.330ns route)
                                                       (58.5% logic, 41.5% route)

--------------------------------------------------------------------------------

Paths for end point PhaseSwitch/EndTrig_4 (SLICE_X56Y185.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.799ns (requirement - (clock path skew + uncertainty - data path))
  Source:               PhaseSwitch/EndTrig_3 (FF)
  Destination:          PhaseSwitch/EndTrig_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.799ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         Test_4_OBUF_BUFG rising at 25.000ns
  Destination Clock:    Test_4_OBUF_BUFG rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: PhaseSwitch/EndTrig_3 to PhaseSwitch/EndTrig_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y185.YQ     Tcko                  0.331   PhaseSwitch/EndTrig_4
                                                       PhaseSwitch/EndTrig_3
    SLICE_X56Y185.BX     net (fanout=4)        0.550   PhaseSwitch/EndTrig_3
    SLICE_X56Y185.CLK    Tckdi       (-Th)     0.082   PhaseSwitch/EndTrig_4
                                                       PhaseSwitch/EndTrig_4
    -------------------------------------------------  ---------------------------
    Total                                      0.799ns (0.249ns logic, 0.550ns route)
                                                       (31.2% logic, 68.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_Qclock = PERIOD TIMEGRP "Qclock" 25 ns HIGH 50% INPUT_JITTER 0.375 ns;
--------------------------------------------------------------------------------
Slack: 1.489ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 4.761ns (210.040MHz) (Tdcmpco)
  Physical resource: DLL/DCM_ADV_INST/CLKFX
  Logical resource: DLL/DCM_ADV_INST/CLKFX
  Location pin: DCM_ADV_X0Y7.CLKFX
  Clock network: DLL/CLKFX_BUF
--------------------------------------------------------------------------------
Slack: 3.126ns (max period limit - period)
  Period: 12.500ns
  Max period limit: 15.626ns (63.996MHz) (Tdcmpco)
  Physical resource: DLL/DCM_ADV_INST/CLK2X
  Logical resource: DLL/DCM_ADV_INST/CLK2X
  Location pin: DCM_ADV_X0Y7.CLK2X
  Clock network: DLL/CLK2X_BUF
--------------------------------------------------------------------------------
Slack: 6.251ns (max period limit - period)
  Period: 25.000ns
  Max period limit: 31.251ns (31.999MHz) (Tdcmpc)
  Physical resource: DLL/DCM_ADV_INST/CLKIN
  Logical resource: DLL/DCM_ADV_INST/CLKIN
  Location pin: DCM_ADV_X0Y7.CLKIN
  Clock network: Test_4_OBUF
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_FCT_40 = PERIOD TIMEGRP "FCT_40" 25 ns HIGH 50% 
INPUT_JITTER 0.375 ns;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 181 paths analyzed, 45 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.097ns.
--------------------------------------------------------------------------------

Paths for end point PhaseSwitch/Fnorm (SLICE_X58Y180.SR), 16 paths
--------------------------------------------------------------------------------
Slack (setup path):     20.903ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PhaseSwitch/SysClkCt/count_4 (FF)
  Destination:          PhaseSwitch/Fnorm (FF)
  Requirement:          25.000ns
  Data Path Delay:      3.845ns (Levels of Logic = 4)
  Clock Path Skew:      -0.064ns (0.449 - 0.513)
  Source Clock:         Test_3_OBUF rising at 0.000ns
  Destination Clock:    Test_3_OBUF rising at 25.000ns
  Clock Uncertainty:    0.188ns

  Clock Uncertainty:          0.188ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: PhaseSwitch/SysClkCt/count_4 to PhaseSwitch/Fnorm
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y176.XQ     Tcko                  0.340   PhaseSwitch/SysClkCt/count<4>
                                                       PhaseSwitch/SysClkCt/count_4
    SLICE_X58Y174.G3     net (fanout=4)        0.827   PhaseSwitch/SysClkCt/count<4>
    SLICE_X58Y174.COUT   Topcyg                0.561   PhaseSwitch/Mcompar_PWR_13_o_SysClkCnt_o[15]_LessThan_2_o_cy<1>
                                                       PhaseSwitch/Mcompar_PWR_13_o_SysClkCnt_o[15]_LessThan_2_o_lut<1>
                                                       PhaseSwitch/Mcompar_PWR_13_o_SysClkCnt_o[15]_LessThan_2_o_cy<1>
    SLICE_X58Y175.CIN    net (fanout=1)        0.000   PhaseSwitch/Mcompar_PWR_13_o_SysClkCnt_o[15]_LessThan_2_o_cy<1>
    SLICE_X58Y175.COUT   Tbyp                  0.089   PhaseSwitch/Mcompar_PWR_13_o_SysClkCnt_o[15]_LessThan_2_o_cy<3>
                                                       PhaseSwitch/Mcompar_PWR_13_o_SysClkCnt_o[15]_LessThan_2_o_cy<2>
                                                       PhaseSwitch/Mcompar_PWR_13_o_SysClkCnt_o[15]_LessThan_2_o_cy<3>
    SLICE_X58Y176.CIN    net (fanout=1)        0.000   PhaseSwitch/Mcompar_PWR_13_o_SysClkCnt_o[15]_LessThan_2_o_cy<3>
    SLICE_X58Y176.COUT   Tbyp                  0.089   PhaseSwitch/Mcompar_PWR_13_o_SysClkCnt_o[15]_LessThan_2_o_cy<5>
                                                       PhaseSwitch/Mcompar_PWR_13_o_SysClkCnt_o[15]_LessThan_2_o_cy<4>
                                                       PhaseSwitch/Mcompar_PWR_13_o_SysClkCnt_o[15]_LessThan_2_o_cy<5>
    SLICE_X58Y177.CIN    net (fanout=1)        0.000   PhaseSwitch/Mcompar_PWR_13_o_SysClkCnt_o[15]_LessThan_2_o_cy<5>
    SLICE_X58Y177.COUT   Tbyp                  0.089   PhaseSwitch/Mcompar_PWR_13_o_SysClkCnt_o[15]_LessThan_2_o_cy<7>
                                                       PhaseSwitch/Mcompar_PWR_13_o_SysClkCnt_o[15]_LessThan_2_o_cy<6>
                                                       PhaseSwitch/Mcompar_PWR_13_o_SysClkCnt_o[15]_LessThan_2_o_cy<7>
    SLICE_X58Y180.SR     net (fanout=1)        0.693   PhaseSwitch/Mcompar_PWR_13_o_SysClkCnt_o[15]_LessThan_2_o_cy<7>
    SLICE_X58Y180.CLK    Tsrck                 1.157   PhaseSwitch/Fnorm
                                                       PhaseSwitch/Fnorm
    -------------------------------------------------  ---------------------------
    Total                                      3.845ns (2.325ns logic, 1.520ns route)
                                                       (60.5% logic, 39.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     21.063ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PhaseSwitch/SysClkCt/count_6 (FF)
  Destination:          PhaseSwitch/Fnorm (FF)
  Requirement:          25.000ns
  Data Path Delay:      3.685ns (Levels of Logic = 4)
  Clock Path Skew:      -0.064ns (0.449 - 0.513)
  Source Clock:         Test_3_OBUF rising at 0.000ns
  Destination Clock:    Test_3_OBUF rising at 25.000ns
  Clock Uncertainty:    0.188ns

  Clock Uncertainty:          0.188ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: PhaseSwitch/SysClkCt/count_6 to PhaseSwitch/Fnorm
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y177.XQ     Tcko                  0.340   PhaseSwitch/SysClkCt/count<6>
                                                       PhaseSwitch/SysClkCt/count_6
    SLICE_X58Y174.G1     net (fanout=4)        0.667   PhaseSwitch/SysClkCt/count<6>
    SLICE_X58Y174.COUT   Topcyg                0.561   PhaseSwitch/Mcompar_PWR_13_o_SysClkCnt_o[15]_LessThan_2_o_cy<1>
                                                       PhaseSwitch/Mcompar_PWR_13_o_SysClkCnt_o[15]_LessThan_2_o_lut<1>
                                                       PhaseSwitch/Mcompar_PWR_13_o_SysClkCnt_o[15]_LessThan_2_o_cy<1>
    SLICE_X58Y175.CIN    net (fanout=1)        0.000   PhaseSwitch/Mcompar_PWR_13_o_SysClkCnt_o[15]_LessThan_2_o_cy<1>
    SLICE_X58Y175.COUT   Tbyp                  0.089   PhaseSwitch/Mcompar_PWR_13_o_SysClkCnt_o[15]_LessThan_2_o_cy<3>
                                                       PhaseSwitch/Mcompar_PWR_13_o_SysClkCnt_o[15]_LessThan_2_o_cy<2>
                                                       PhaseSwitch/Mcompar_PWR_13_o_SysClkCnt_o[15]_LessThan_2_o_cy<3>
    SLICE_X58Y176.CIN    net (fanout=1)        0.000   PhaseSwitch/Mcompar_PWR_13_o_SysClkCnt_o[15]_LessThan_2_o_cy<3>
    SLICE_X58Y176.COUT   Tbyp                  0.089   PhaseSwitch/Mcompar_PWR_13_o_SysClkCnt_o[15]_LessThan_2_o_cy<5>
                                                       PhaseSwitch/Mcompar_PWR_13_o_SysClkCnt_o[15]_LessThan_2_o_cy<4>
                                                       PhaseSwitch/Mcompar_PWR_13_o_SysClkCnt_o[15]_LessThan_2_o_cy<5>
    SLICE_X58Y177.CIN    net (fanout=1)        0.000   PhaseSwitch/Mcompar_PWR_13_o_SysClkCnt_o[15]_LessThan_2_o_cy<5>
    SLICE_X58Y177.COUT   Tbyp                  0.089   PhaseSwitch/Mcompar_PWR_13_o_SysClkCnt_o[15]_LessThan_2_o_cy<7>
                                                       PhaseSwitch/Mcompar_PWR_13_o_SysClkCnt_o[15]_LessThan_2_o_cy<6>
                                                       PhaseSwitch/Mcompar_PWR_13_o_SysClkCnt_o[15]_LessThan_2_o_cy<7>
    SLICE_X58Y180.SR     net (fanout=1)        0.693   PhaseSwitch/Mcompar_PWR_13_o_SysClkCnt_o[15]_LessThan_2_o_cy<7>
    SLICE_X58Y180.CLK    Tsrck                 1.157   PhaseSwitch/Fnorm
                                                       PhaseSwitch/Fnorm
    -------------------------------------------------  ---------------------------
    Total                                      3.685ns (2.325ns logic, 1.360ns route)
                                                       (63.1% logic, 36.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     21.065ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PhaseSwitch/SysClkCt/count_9 (FF)
  Destination:          PhaseSwitch/Fnorm (FF)
  Requirement:          25.000ns
  Data Path Delay:      3.747ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         Test_3_OBUF rising at 0.000ns
  Destination Clock:    Test_3_OBUF rising at 25.000ns
  Clock Uncertainty:    0.188ns

  Clock Uncertainty:          0.188ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: PhaseSwitch/SysClkCt/count_9 to PhaseSwitch/Fnorm
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y178.YQ     Tcko                  0.340   PhaseSwitch/SysClkCt/count<8>
                                                       PhaseSwitch/SysClkCt/count_9
    SLICE_X58Y175.F4     net (fanout=4)        0.803   PhaseSwitch/SysClkCt/count<9>
    SLICE_X58Y175.COUT   Topcyf                0.576   PhaseSwitch/Mcompar_PWR_13_o_SysClkCnt_o[15]_LessThan_2_o_cy<3>
                                                       PhaseSwitch/Mcompar_PWR_13_o_SysClkCnt_o[15]_LessThan_2_o_lut<2>
                                                       PhaseSwitch/Mcompar_PWR_13_o_SysClkCnt_o[15]_LessThan_2_o_cy<2>
                                                       PhaseSwitch/Mcompar_PWR_13_o_SysClkCnt_o[15]_LessThan_2_o_cy<3>
    SLICE_X58Y176.CIN    net (fanout=1)        0.000   PhaseSwitch/Mcompar_PWR_13_o_SysClkCnt_o[15]_LessThan_2_o_cy<3>
    SLICE_X58Y176.COUT   Tbyp                  0.089   PhaseSwitch/Mcompar_PWR_13_o_SysClkCnt_o[15]_LessThan_2_o_cy<5>
                                                       PhaseSwitch/Mcompar_PWR_13_o_SysClkCnt_o[15]_LessThan_2_o_cy<4>
                                                       PhaseSwitch/Mcompar_PWR_13_o_SysClkCnt_o[15]_LessThan_2_o_cy<5>
    SLICE_X58Y177.CIN    net (fanout=1)        0.000   PhaseSwitch/Mcompar_PWR_13_o_SysClkCnt_o[15]_LessThan_2_o_cy<5>
    SLICE_X58Y177.COUT   Tbyp                  0.089   PhaseSwitch/Mcompar_PWR_13_o_SysClkCnt_o[15]_LessThan_2_o_cy<7>
                                                       PhaseSwitch/Mcompar_PWR_13_o_SysClkCnt_o[15]_LessThan_2_o_cy<6>
                                                       PhaseSwitch/Mcompar_PWR_13_o_SysClkCnt_o[15]_LessThan_2_o_cy<7>
    SLICE_X58Y180.SR     net (fanout=1)        0.693   PhaseSwitch/Mcompar_PWR_13_o_SysClkCnt_o[15]_LessThan_2_o_cy<7>
    SLICE_X58Y180.CLK    Tsrck                 1.157   PhaseSwitch/Fnorm
                                                       PhaseSwitch/Fnorm
    -------------------------------------------------  ---------------------------
    Total                                      3.747ns (2.251ns logic, 1.496ns route)
                                                       (60.1% logic, 39.9% route)

--------------------------------------------------------------------------------

Paths for end point PhaseSwitch/Fnorm (SLICE_X58Y180.BX), 12 paths
--------------------------------------------------------------------------------
Slack (setup path):     21.881ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PhaseSwitch/SysClkCt/count_7 (FF)
  Destination:          PhaseSwitch/Fnorm (FF)
  Requirement:          25.000ns
  Data Path Delay:      2.867ns (Levels of Logic = 4)
  Clock Path Skew:      -0.064ns (0.449 - 0.513)
  Source Clock:         Test_3_OBUF rising at 0.000ns
  Destination Clock:    Test_3_OBUF rising at 25.000ns
  Clock Uncertainty:    0.188ns

  Clock Uncertainty:          0.188ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: PhaseSwitch/SysClkCt/count_7 to PhaseSwitch/Fnorm
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y177.YQ     Tcko                  0.340   PhaseSwitch/SysClkCt/count<6>
                                                       PhaseSwitch/SysClkCt/count_7
    SLICE_X56Y178.G1     net (fanout=4)        0.610   PhaseSwitch/SysClkCt/count<7>
    SLICE_X56Y178.COUT   Topcyg                0.561   PhaseSwitch/Mcompar_SysClkCnt_o[15]_PWR_13_o_LessThan_3_o_cy<1>
                                                       PhaseSwitch/Mcompar_SysClkCnt_o[15]_PWR_13_o_LessThan_3_o_lut<1>
                                                       PhaseSwitch/Mcompar_SysClkCnt_o[15]_PWR_13_o_LessThan_3_o_cy<1>
    SLICE_X56Y179.CIN    net (fanout=1)        0.000   PhaseSwitch/Mcompar_SysClkCnt_o[15]_PWR_13_o_LessThan_3_o_cy<1>
    SLICE_X56Y179.COUT   Tbyp                  0.089   PhaseSwitch/Mcompar_SysClkCnt_o[15]_PWR_13_o_LessThan_3_o_cy<3>
                                                       PhaseSwitch/Mcompar_SysClkCnt_o[15]_PWR_13_o_LessThan_3_o_cy<2>
                                                       PhaseSwitch/Mcompar_SysClkCnt_o[15]_PWR_13_o_LessThan_3_o_cy<3>
    SLICE_X56Y180.CIN    net (fanout=1)        0.000   PhaseSwitch/Mcompar_SysClkCnt_o[15]_PWR_13_o_LessThan_3_o_cy<3>
    SLICE_X56Y180.COUT   Tbyp                  0.089   PhaseSwitch/Mcompar_SysClkCnt_o[15]_PWR_13_o_LessThan_3_o_cy<5>
                                                       PhaseSwitch/Mcompar_SysClkCnt_o[15]_PWR_13_o_LessThan_3_o_cy<4>
                                                       PhaseSwitch/Mcompar_SysClkCnt_o[15]_PWR_13_o_LessThan_3_o_cy<5>
    SLICE_X56Y181.CIN    net (fanout=1)        0.000   PhaseSwitch/Mcompar_SysClkCnt_o[15]_PWR_13_o_LessThan_3_o_cy<5>
    SLICE_X56Y181.COUT   Tbyp                  0.089   PhaseSwitch/Mcompar_SysClkCnt_o[15]_PWR_13_o_LessThan_3_o_cy<7>
                                                       PhaseSwitch/Mcompar_SysClkCnt_o[15]_PWR_13_o_LessThan_3_o_cy<6>
                                                       PhaseSwitch/Mcompar_SysClkCnt_o[15]_PWR_13_o_LessThan_3_o_cy<7>
    SLICE_X58Y180.BX     net (fanout=1)        0.844   PhaseSwitch/Mcompar_SysClkCnt_o[15]_PWR_13_o_LessThan_3_o_cy<7>
    SLICE_X58Y180.CLK    Tdick                 0.245   PhaseSwitch/Fnorm
                                                       PhaseSwitch/Fnorm
    -------------------------------------------------  ---------------------------
    Total                                      2.867ns (1.413ns logic, 1.454ns route)
                                                       (49.3% logic, 50.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     21.915ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PhaseSwitch/SysClkCt/count_6 (FF)
  Destination:          PhaseSwitch/Fnorm (FF)
  Requirement:          25.000ns
  Data Path Delay:      2.833ns (Levels of Logic = 4)
  Clock Path Skew:      -0.064ns (0.449 - 0.513)
  Source Clock:         Test_3_OBUF rising at 0.000ns
  Destination Clock:    Test_3_OBUF rising at 25.000ns
  Clock Uncertainty:    0.188ns

  Clock Uncertainty:          0.188ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: PhaseSwitch/SysClkCt/count_6 to PhaseSwitch/Fnorm
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y177.XQ     Tcko                  0.340   PhaseSwitch/SysClkCt/count<6>
                                                       PhaseSwitch/SysClkCt/count_6
    SLICE_X56Y178.G2     net (fanout=4)        0.576   PhaseSwitch/SysClkCt/count<6>
    SLICE_X56Y178.COUT   Topcyg                0.561   PhaseSwitch/Mcompar_SysClkCnt_o[15]_PWR_13_o_LessThan_3_o_cy<1>
                                                       PhaseSwitch/Mcompar_SysClkCnt_o[15]_PWR_13_o_LessThan_3_o_lut<1>
                                                       PhaseSwitch/Mcompar_SysClkCnt_o[15]_PWR_13_o_LessThan_3_o_cy<1>
    SLICE_X56Y179.CIN    net (fanout=1)        0.000   PhaseSwitch/Mcompar_SysClkCnt_o[15]_PWR_13_o_LessThan_3_o_cy<1>
    SLICE_X56Y179.COUT   Tbyp                  0.089   PhaseSwitch/Mcompar_SysClkCnt_o[15]_PWR_13_o_LessThan_3_o_cy<3>
                                                       PhaseSwitch/Mcompar_SysClkCnt_o[15]_PWR_13_o_LessThan_3_o_cy<2>
                                                       PhaseSwitch/Mcompar_SysClkCnt_o[15]_PWR_13_o_LessThan_3_o_cy<3>
    SLICE_X56Y180.CIN    net (fanout=1)        0.000   PhaseSwitch/Mcompar_SysClkCnt_o[15]_PWR_13_o_LessThan_3_o_cy<3>
    SLICE_X56Y180.COUT   Tbyp                  0.089   PhaseSwitch/Mcompar_SysClkCnt_o[15]_PWR_13_o_LessThan_3_o_cy<5>
                                                       PhaseSwitch/Mcompar_SysClkCnt_o[15]_PWR_13_o_LessThan_3_o_cy<4>
                                                       PhaseSwitch/Mcompar_SysClkCnt_o[15]_PWR_13_o_LessThan_3_o_cy<5>
    SLICE_X56Y181.CIN    net (fanout=1)        0.000   PhaseSwitch/Mcompar_SysClkCnt_o[15]_PWR_13_o_LessThan_3_o_cy<5>
    SLICE_X56Y181.COUT   Tbyp                  0.089   PhaseSwitch/Mcompar_SysClkCnt_o[15]_PWR_13_o_LessThan_3_o_cy<7>
                                                       PhaseSwitch/Mcompar_SysClkCnt_o[15]_PWR_13_o_LessThan_3_o_cy<6>
                                                       PhaseSwitch/Mcompar_SysClkCnt_o[15]_PWR_13_o_LessThan_3_o_cy<7>
    SLICE_X58Y180.BX     net (fanout=1)        0.844   PhaseSwitch/Mcompar_SysClkCnt_o[15]_PWR_13_o_LessThan_3_o_cy<7>
    SLICE_X58Y180.CLK    Tdick                 0.245   PhaseSwitch/Fnorm
                                                       PhaseSwitch/Fnorm
    -------------------------------------------------  ---------------------------
    Total                                      2.833ns (1.413ns logic, 1.420ns route)
                                                       (49.9% logic, 50.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     22.035ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PhaseSwitch/SysClkCt/count_4 (FF)
  Destination:          PhaseSwitch/Fnorm (FF)
  Requirement:          25.000ns
  Data Path Delay:      2.713ns (Levels of Logic = 4)
  Clock Path Skew:      -0.064ns (0.449 - 0.513)
  Source Clock:         Test_3_OBUF rising at 0.000ns
  Destination Clock:    Test_3_OBUF rising at 25.000ns
  Clock Uncertainty:    0.188ns

  Clock Uncertainty:          0.188ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: PhaseSwitch/SysClkCt/count_4 to PhaseSwitch/Fnorm
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y176.XQ     Tcko                  0.340   PhaseSwitch/SysClkCt/count<4>
                                                       PhaseSwitch/SysClkCt/count_4
    SLICE_X56Y178.F3     net (fanout=4)        0.441   PhaseSwitch/SysClkCt/count<4>
    SLICE_X56Y178.COUT   Topcyf                0.576   PhaseSwitch/Mcompar_SysClkCnt_o[15]_PWR_13_o_LessThan_3_o_cy<1>
                                                       PhaseSwitch/SysClkCt/count<4>_rt.1
                                                       PhaseSwitch/Mcompar_SysClkCnt_o[15]_PWR_13_o_LessThan_3_o_cy<0>
                                                       PhaseSwitch/Mcompar_SysClkCnt_o[15]_PWR_13_o_LessThan_3_o_cy<1>
    SLICE_X56Y179.CIN    net (fanout=1)        0.000   PhaseSwitch/Mcompar_SysClkCnt_o[15]_PWR_13_o_LessThan_3_o_cy<1>
    SLICE_X56Y179.COUT   Tbyp                  0.089   PhaseSwitch/Mcompar_SysClkCnt_o[15]_PWR_13_o_LessThan_3_o_cy<3>
                                                       PhaseSwitch/Mcompar_SysClkCnt_o[15]_PWR_13_o_LessThan_3_o_cy<2>
                                                       PhaseSwitch/Mcompar_SysClkCnt_o[15]_PWR_13_o_LessThan_3_o_cy<3>
    SLICE_X56Y180.CIN    net (fanout=1)        0.000   PhaseSwitch/Mcompar_SysClkCnt_o[15]_PWR_13_o_LessThan_3_o_cy<3>
    SLICE_X56Y180.COUT   Tbyp                  0.089   PhaseSwitch/Mcompar_SysClkCnt_o[15]_PWR_13_o_LessThan_3_o_cy<5>
                                                       PhaseSwitch/Mcompar_SysClkCnt_o[15]_PWR_13_o_LessThan_3_o_cy<4>
                                                       PhaseSwitch/Mcompar_SysClkCnt_o[15]_PWR_13_o_LessThan_3_o_cy<5>
    SLICE_X56Y181.CIN    net (fanout=1)        0.000   PhaseSwitch/Mcompar_SysClkCnt_o[15]_PWR_13_o_LessThan_3_o_cy<5>
    SLICE_X56Y181.COUT   Tbyp                  0.089   PhaseSwitch/Mcompar_SysClkCnt_o[15]_PWR_13_o_LessThan_3_o_cy<7>
                                                       PhaseSwitch/Mcompar_SysClkCnt_o[15]_PWR_13_o_LessThan_3_o_cy<6>
                                                       PhaseSwitch/Mcompar_SysClkCnt_o[15]_PWR_13_o_LessThan_3_o_cy<7>
    SLICE_X58Y180.BX     net (fanout=1)        0.844   PhaseSwitch/Mcompar_SysClkCnt_o[15]_PWR_13_o_LessThan_3_o_cy<7>
    SLICE_X58Y180.CLK    Tdick                 0.245   PhaseSwitch/Fnorm
                                                       PhaseSwitch/Fnorm
    -------------------------------------------------  ---------------------------
    Total                                      2.713ns (1.428ns logic, 1.285ns route)
                                                       (52.6% logic, 47.4% route)

--------------------------------------------------------------------------------

Paths for end point PhaseSwitch/SysClkCt/count_11 (SLICE_X57Y179.CIN), 10 paths
--------------------------------------------------------------------------------
Slack (setup path):     22.193ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PhaseSwitch/SysClkCt/count_5 (FF)
  Destination:          PhaseSwitch/SysClkCt/count_11 (FF)
  Requirement:          25.000ns
  Data Path Delay:      2.150ns (Levels of Logic = 4)
  Clock Path Skew:      -0.469ns (0.433 - 0.902)
  Source Clock:         Test_3_OBUF rising at 0.000ns
  Destination Clock:    Test_3_OBUF rising at 25.000ns
  Clock Uncertainty:    0.188ns

  Clock Uncertainty:          0.188ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: PhaseSwitch/SysClkCt/count_5 to PhaseSwitch/SysClkCt/count_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y176.YQ     Tcko                  0.340   PhaseSwitch/SysClkCt/count<4>
                                                       PhaseSwitch/SysClkCt/count_5
    SLICE_X57Y176.G1     net (fanout=4)        0.600   PhaseSwitch/SysClkCt/count<5>
    SLICE_X57Y176.COUT   Topcyg                0.559   PhaseSwitch/SysClkCt/count<4>
                                                       PhaseSwitch/SysClkCt/count<5>_rt
                                                       PhaseSwitch/SysClkCt/Mcount_count_cy<5>
    SLICE_X57Y177.CIN    net (fanout=1)        0.000   PhaseSwitch/SysClkCt/Mcount_count_cy<5>
    SLICE_X57Y177.COUT   Tbyp                  0.086   PhaseSwitch/SysClkCt/count<6>
                                                       PhaseSwitch/SysClkCt/Mcount_count_cy<6>
                                                       PhaseSwitch/SysClkCt/Mcount_count_cy<7>
    SLICE_X57Y178.CIN    net (fanout=1)        0.000   PhaseSwitch/SysClkCt/Mcount_count_cy<7>
    SLICE_X57Y178.COUT   Tbyp                  0.086   PhaseSwitch/SysClkCt/count<8>
                                                       PhaseSwitch/SysClkCt/Mcount_count_cy<8>
                                                       PhaseSwitch/SysClkCt/Mcount_count_cy<9>
    SLICE_X57Y179.CIN    net (fanout=1)        0.000   PhaseSwitch/SysClkCt/Mcount_count_cy<9>
    SLICE_X57Y179.CLK    Tcinck                0.479   PhaseSwitch/SysClkCt/count<10>
                                                       PhaseSwitch/SysClkCt/Mcount_count_cy<10>
                                                       PhaseSwitch/SysClkCt/Mcount_count_xor<11>
                                                       PhaseSwitch/SysClkCt/count_11
    -------------------------------------------------  ---------------------------
    Total                                      2.150ns (1.550ns logic, 0.600ns route)
                                                       (72.1% logic, 27.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     22.223ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PhaseSwitch/SysClkCt/count_1 (FF)
  Destination:          PhaseSwitch/SysClkCt/count_11 (FF)
  Requirement:          25.000ns
  Data Path Delay:      2.327ns (Levels of Logic = 6)
  Clock Path Skew:      -0.262ns (0.433 - 0.695)
  Source Clock:         Test_3_OBUF rising at 0.000ns
  Destination Clock:    Test_3_OBUF rising at 25.000ns
  Clock Uncertainty:    0.188ns

  Clock Uncertainty:          0.188ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: PhaseSwitch/SysClkCt/count_1 to PhaseSwitch/SysClkCt/count_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y174.YQ     Tcko                  0.340   PhaseSwitch/SysClkCt/count<0>
                                                       PhaseSwitch/SysClkCt/count_1
    SLICE_X57Y174.G1     net (fanout=3)        0.605   PhaseSwitch/SysClkCt/count<1>
    SLICE_X57Y174.COUT   Topcyg                0.559   PhaseSwitch/SysClkCt/count<0>
                                                       PhaseSwitch/SysClkCt/count<1>_rt
                                                       PhaseSwitch/SysClkCt/Mcount_count_cy<1>
    SLICE_X57Y175.CIN    net (fanout=1)        0.000   PhaseSwitch/SysClkCt/Mcount_count_cy<1>
    SLICE_X57Y175.COUT   Tbyp                  0.086   PhaseSwitch/SysClkCt/count<2>
                                                       PhaseSwitch/SysClkCt/Mcount_count_cy<2>
                                                       PhaseSwitch/SysClkCt/Mcount_count_cy<3>
    SLICE_X57Y176.CIN    net (fanout=1)        0.000   PhaseSwitch/SysClkCt/Mcount_count_cy<3>
    SLICE_X57Y176.COUT   Tbyp                  0.086   PhaseSwitch/SysClkCt/count<4>
                                                       PhaseSwitch/SysClkCt/Mcount_count_cy<4>
                                                       PhaseSwitch/SysClkCt/Mcount_count_cy<5>
    SLICE_X57Y177.CIN    net (fanout=1)        0.000   PhaseSwitch/SysClkCt/Mcount_count_cy<5>
    SLICE_X57Y177.COUT   Tbyp                  0.086   PhaseSwitch/SysClkCt/count<6>
                                                       PhaseSwitch/SysClkCt/Mcount_count_cy<6>
                                                       PhaseSwitch/SysClkCt/Mcount_count_cy<7>
    SLICE_X57Y178.CIN    net (fanout=1)        0.000   PhaseSwitch/SysClkCt/Mcount_count_cy<7>
    SLICE_X57Y178.COUT   Tbyp                  0.086   PhaseSwitch/SysClkCt/count<8>
                                                       PhaseSwitch/SysClkCt/Mcount_count_cy<8>
                                                       PhaseSwitch/SysClkCt/Mcount_count_cy<9>
    SLICE_X57Y179.CIN    net (fanout=1)        0.000   PhaseSwitch/SysClkCt/Mcount_count_cy<9>
    SLICE_X57Y179.CLK    Tcinck                0.479   PhaseSwitch/SysClkCt/count<10>
                                                       PhaseSwitch/SysClkCt/Mcount_count_cy<10>
                                                       PhaseSwitch/SysClkCt/Mcount_count_xor<11>
                                                       PhaseSwitch/SysClkCt/count_11
    -------------------------------------------------  ---------------------------
    Total                                      2.327ns (1.722ns logic, 0.605ns route)
                                                       (74.0% logic, 26.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     22.235ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PhaseSwitch/SysClkCt/count_6 (FF)
  Destination:          PhaseSwitch/SysClkCt/count_11 (FF)
  Requirement:          25.000ns
  Data Path Delay:      2.108ns (Levels of Logic = 3)
  Clock Path Skew:      -0.469ns (0.433 - 0.902)
  Source Clock:         Test_3_OBUF rising at 0.000ns
  Destination Clock:    Test_3_OBUF rising at 25.000ns
  Clock Uncertainty:    0.188ns

  Clock Uncertainty:          0.188ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: PhaseSwitch/SysClkCt/count_6 to PhaseSwitch/SysClkCt/count_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y177.XQ     Tcko                  0.340   PhaseSwitch/SysClkCt/count<6>
                                                       PhaseSwitch/SysClkCt/count_6
    SLICE_X57Y177.F1     net (fanout=4)        0.630   PhaseSwitch/SysClkCt/count<6>
    SLICE_X57Y177.COUT   Topcyf                0.573   PhaseSwitch/SysClkCt/count<6>
                                                       PhaseSwitch/SysClkCt/count<6>_rt
                                                       PhaseSwitch/SysClkCt/Mcount_count_cy<6>
                                                       PhaseSwitch/SysClkCt/Mcount_count_cy<7>
    SLICE_X57Y178.CIN    net (fanout=1)        0.000   PhaseSwitch/SysClkCt/Mcount_count_cy<7>
    SLICE_X57Y178.COUT   Tbyp                  0.086   PhaseSwitch/SysClkCt/count<8>
                                                       PhaseSwitch/SysClkCt/Mcount_count_cy<8>
                                                       PhaseSwitch/SysClkCt/Mcount_count_cy<9>
    SLICE_X57Y179.CIN    net (fanout=1)        0.000   PhaseSwitch/SysClkCt/Mcount_count_cy<9>
    SLICE_X57Y179.CLK    Tcinck                0.479   PhaseSwitch/SysClkCt/count<10>
                                                       PhaseSwitch/SysClkCt/Mcount_count_cy<10>
                                                       PhaseSwitch/SysClkCt/Mcount_count_xor<11>
                                                       PhaseSwitch/SysClkCt/count_11
    -------------------------------------------------  ---------------------------
    Total                                      2.108ns (1.478ns logic, 0.630ns route)
                                                       (70.1% logic, 29.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_FCT_40 = PERIOD TIMEGRP "FCT_40" 25 ns HIGH 50% INPUT_JITTER 0.375 ns;
--------------------------------------------------------------------------------

Paths for end point PhaseSwitch/SysClkZero (SLICE_X56Y176.F4), 4 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.452ns (requirement - (clock path skew + uncertainty - data path))
  Source:               PhaseSwitch/SysClkCt/count_11 (FF)
  Destination:          PhaseSwitch/SysClkZero (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.921ns (Levels of Logic = 2)
  Clock Path Skew:      0.469ns (0.902 - 0.433)
  Source Clock:         Test_3_OBUF rising at 25.000ns
  Destination Clock:    Test_3_OBUF rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: PhaseSwitch/SysClkCt/count_11 to PhaseSwitch/SysClkZero
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y179.YQ     Tcko                  0.313   PhaseSwitch/SysClkCt/count<10>
                                                       PhaseSwitch/SysClkCt/count_11
    SLICE_X56Y176.G3     net (fanout=4)        0.424   PhaseSwitch/SysClkCt/count<11>
    SLICE_X56Y176.Y      Tilo                  0.179   PhaseSwitch/SysClkZero
                                                       PhaseSwitch/SysClkCnt_o[0]_SysClkCnt_o[15]_OR_48_o<0>18
    SLICE_X56Y176.F4     net (fanout=1)        0.146   PhaseSwitch/SysClkCnt_o[0]_SysClkCnt_o[15]_OR_48_o<0>18
    SLICE_X56Y176.CLK    Tckf        (-Th)     0.141   PhaseSwitch/SysClkZero
                                                       PhaseSwitch/SysClkCnt_o[0]_SysClkCnt_o[15]_OR_48_o<0>28
                                                       PhaseSwitch/SysClkZero
    -------------------------------------------------  ---------------------------
    Total                                      0.921ns (0.351ns logic, 0.570ns route)
                                                       (38.1% logic, 61.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.659ns (requirement - (clock path skew + uncertainty - data path))
  Source:               PhaseSwitch/SysClkCt/count_0 (FF)
  Destination:          PhaseSwitch/SysClkZero (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.907ns (Levels of Logic = 2)
  Clock Path Skew:      0.248ns (0.717 - 0.469)
  Source Clock:         Test_3_OBUF rising at 25.000ns
  Destination Clock:    Test_3_OBUF rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: PhaseSwitch/SysClkCt/count_0 to PhaseSwitch/SysClkZero
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y174.XQ     Tcko                  0.313   PhaseSwitch/SysClkCt/count<0>
                                                       PhaseSwitch/SysClkCt/count_0
    SLICE_X56Y176.G4     net (fanout=3)        0.410   PhaseSwitch/SysClkCt/count<0>
    SLICE_X56Y176.Y      Tilo                  0.179   PhaseSwitch/SysClkZero
                                                       PhaseSwitch/SysClkCnt_o[0]_SysClkCnt_o[15]_OR_48_o<0>18
    SLICE_X56Y176.F4     net (fanout=1)        0.146   PhaseSwitch/SysClkCnt_o[0]_SysClkCnt_o[15]_OR_48_o<0>18
    SLICE_X56Y176.CLK    Tckf        (-Th)     0.141   PhaseSwitch/SysClkZero
                                                       PhaseSwitch/SysClkCnt_o[0]_SysClkCnt_o[15]_OR_48_o<0>28
                                                       PhaseSwitch/SysClkZero
    -------------------------------------------------  ---------------------------
    Total                                      0.907ns (0.351ns logic, 0.556ns route)
                                                       (38.7% logic, 61.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.741ns (requirement - (clock path skew + uncertainty - data path))
  Source:               PhaseSwitch/SysClkCt/count_10 (FF)
  Destination:          PhaseSwitch/SysClkZero (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.210ns (Levels of Logic = 2)
  Clock Path Skew:      0.469ns (0.902 - 0.433)
  Source Clock:         Test_3_OBUF rising at 25.000ns
  Destination Clock:    Test_3_OBUF rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: PhaseSwitch/SysClkCt/count_10 to PhaseSwitch/SysClkZero
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y179.XQ     Tcko                  0.313   PhaseSwitch/SysClkCt/count<10>
                                                       PhaseSwitch/SysClkCt/count_10
    SLICE_X56Y176.G1     net (fanout=4)        0.713   PhaseSwitch/SysClkCt/count<10>
    SLICE_X56Y176.Y      Tilo                  0.179   PhaseSwitch/SysClkZero
                                                       PhaseSwitch/SysClkCnt_o[0]_SysClkCnt_o[15]_OR_48_o<0>18
    SLICE_X56Y176.F4     net (fanout=1)        0.146   PhaseSwitch/SysClkCnt_o[0]_SysClkCnt_o[15]_OR_48_o<0>18
    SLICE_X56Y176.CLK    Tckf        (-Th)     0.141   PhaseSwitch/SysClkZero
                                                       PhaseSwitch/SysClkCnt_o[0]_SysClkCnt_o[15]_OR_48_o<0>28
                                                       PhaseSwitch/SysClkZero
    -------------------------------------------------  ---------------------------
    Total                                      1.210ns (0.351ns logic, 0.859ns route)
                                                       (29.0% logic, 71.0% route)

--------------------------------------------------------------------------------

Paths for end point PhaseSwitch/FnormTrig (SLICE_X63Y190.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.479ns (requirement - (clock path skew + uncertainty - data path))
  Source:               PhaseSwitch/Fnorm (FF)
  Destination:          PhaseSwitch/FnormTrig (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.084ns (Levels of Logic = 0)
  Clock Path Skew:      0.605ns (1.054 - 0.449)
  Source Clock:         Test_3_OBUF rising at 25.000ns
  Destination Clock:    Test_3_OBUF rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: PhaseSwitch/Fnorm to PhaseSwitch/FnormTrig
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y180.XQ     Tcko                  0.331   PhaseSwitch/Fnorm
                                                       PhaseSwitch/Fnorm
    SLICE_X63Y190.BY     net (fanout=1)        0.821   PhaseSwitch/Fnorm
    SLICE_X63Y190.CLK    Tckdi       (-Th)     0.068   PhaseSwitch/FnormTrig
                                                       PhaseSwitch/FnormTrig
    -------------------------------------------------  ---------------------------
    Total                                      1.084ns (0.263ns logic, 0.821ns route)
                                                       (24.3% logic, 75.7% route)

--------------------------------------------------------------------------------

Paths for end point PhaseSwitch/SysClkCt/count_13 (SLICE_X57Y180.G4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.791ns (requirement - (clock path skew + uncertainty - data path))
  Source:               PhaseSwitch/SysClkCt/count_13 (FF)
  Destination:          PhaseSwitch/SysClkCt/count_13 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.791ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         Test_3_OBUF rising at 25.000ns
  Destination Clock:    Test_3_OBUF rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: PhaseSwitch/SysClkCt/count_13 to PhaseSwitch/SysClkCt/count_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y180.YQ     Tcko                  0.313   PhaseSwitch/SysClkCt/count<12>
                                                       PhaseSwitch/SysClkCt/count_13
    SLICE_X57Y180.G4     net (fanout=4)        0.325   PhaseSwitch/SysClkCt/count<13>
    SLICE_X57Y180.CLK    Tckg        (-Th)    -0.153   PhaseSwitch/SysClkCt/count<12>
                                                       PhaseSwitch/SysClkCt/count<13>_rt
                                                       PhaseSwitch/SysClkCt/Mcount_count_xor<13>
                                                       PhaseSwitch/SysClkCt/count_13
    -------------------------------------------------  ---------------------------
    Total                                      0.791ns (0.466ns logic, 0.325ns route)
                                                       (58.9% logic, 41.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_FCT_40 = PERIOD TIMEGRP "FCT_40" 25 ns HIGH 50% INPUT_JITTER 0.375 ns;
--------------------------------------------------------------------------------
Slack: 23.942ns (period - (min low pulse limit / (low pulse / period)))
  Period: 25.000ns
  Low pulse: 12.500ns
  Low pulse limit: 0.529ns (Tcl)
  Physical resource: PhaseSwitch/SysClkCt/count<0>/CLK
  Logical resource: PhaseSwitch/SysClkCt/count_0/CK
  Location pin: SLICE_X57Y174.CLK
  Clock network: Test_3_OBUF
--------------------------------------------------------------------------------
Slack: 23.942ns (period - (min low pulse limit / (low pulse / period)))
  Period: 25.000ns
  Low pulse: 12.500ns
  Low pulse limit: 0.529ns (Tcl)
  Physical resource: PhaseSwitch/SysClkCt/count<0>/CLK
  Logical resource: PhaseSwitch/SysClkCt/count_1/CK
  Location pin: SLICE_X57Y174.CLK
  Clock network: Test_3_OBUF
--------------------------------------------------------------------------------
Slack: 23.942ns (period - (min low pulse limit / (low pulse / period)))
  Period: 25.000ns
  Low pulse: 12.500ns
  Low pulse limit: 0.529ns (Tcl)
  Physical resource: PhaseSwitch/SysClkCt/count<2>/CLK
  Logical resource: PhaseSwitch/SysClkCt/count_2/CK
  Location pin: SLICE_X57Y175.CLK
  Clock network: Test_3_OBUF
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_DCO0 = PERIOD TIMEGRP "ADC_DCO_LVDS0" 3.125 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 8 paths analyzed, 8 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   2.555ns.
--------------------------------------------------------------------------------

Paths for end point Mshreg_DataP_01/SRL16E (SLICE_X34Y134.BY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.570ns (requirement - (data path - clock path skew + uncertainty))
  Source:               IDDR_inst/FF2 (FF)
  Destination:          Mshreg_DataP_01/SRL16E (FF)
  Requirement:          3.125ns
  Data Path Delay:      2.555ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         DCO rising at 0.000ns
  Destination Clock:    DCO rising at 3.125ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: IDDR_inst/FF2 to Mshreg_DataP_01/SRL16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y89.Q1      Tickq                 0.594   Data_p
                                                       IDDR_inst/FF2
    SLICE_X34Y134.BY     net (fanout=1)        1.665   Data_p
    SLICE_X34Y134.CLK    Tds                   0.296   DataP_1
                                                       Mshreg_DataP_01/SRL16E
    -------------------------------------------------  ---------------------------
    Total                                      2.555ns (0.890ns logic, 1.665ns route)
                                                       (34.8% logic, 65.2% route)

--------------------------------------------------------------------------------

Paths for end point Mshreg_DataN_01/SRL16E (SLICE_X36Y134.BY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.594ns (requirement - (data path - clock path skew + uncertainty))
  Source:               IDDR_inst/FF3 (FF)
  Destination:          Mshreg_DataN_01/SRL16E (FF)
  Requirement:          3.125ns
  Data Path Delay:      2.531ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         DCO rising at 0.000ns
  Destination Clock:    DCO rising at 3.125ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: IDDR_inst/FF3 to Mshreg_DataN_01/SRL16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y89.Q2      Tickq                 0.575   Data_p
                                                       IDDR_inst/FF3
    SLICE_X36Y134.BY     net (fanout=1)        1.660   Data_n
    SLICE_X36Y134.CLK    Tds                   0.296   DataN_1
                                                       Mshreg_DataN_01/SRL16E
    -------------------------------------------------  ---------------------------
    Total                                      2.531ns (0.871ns logic, 1.660ns route)
                                                       (34.4% logic, 65.6% route)

--------------------------------------------------------------------------------

Paths for end point DataN_2 (SLICE_X39Y134.BY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     2.111ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DataN_1 (FF)
  Destination:          DataN_2 (FF)
  Requirement:          3.125ns
  Data Path Delay:      1.014ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         DCO rising at 0.000ns
  Destination Clock:    DCO rising at 3.125ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: DataN_1 to DataN_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y134.XQ     Tcko                  0.360   DataN_1
                                                       DataN_1
    SLICE_X39Y134.BY     net (fanout=3)        0.362   DataN_1
    SLICE_X39Y134.CLK    Tdick                 0.292   DataN_2
                                                       DataN_2
    -------------------------------------------------  ---------------------------
    Total                                      1.014ns (0.652ns logic, 0.362ns route)
                                                       (64.3% logic, 35.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_DCO0 = PERIOD TIMEGRP "ADC_DCO_LVDS0" 3.125 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point DataN_2 (SLICE_X39Y134.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.383ns (requirement - (clock path skew + uncertainty - data path))
  Source:               DataN_1 (FF)
  Destination:          DataN_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.596ns (Levels of Logic = 0)
  Clock Path Skew:      0.213ns (0.702 - 0.489)
  Source Clock:         DCO rising at 3.125ns
  Destination Clock:    DCO rising at 3.125ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: DataN_1 to DataN_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y134.XQ     Tcko                  0.331   DataN_1
                                                       DataN_1
    SLICE_X39Y134.BY     net (fanout=3)        0.333   DataN_1
    SLICE_X39Y134.CLK    Tckdi       (-Th)     0.068   DataN_2
                                                       DataN_2
    -------------------------------------------------  ---------------------------
    Total                                      0.596ns (0.263ns logic, 0.333ns route)
                                                       (44.1% logic, 55.9% route)

--------------------------------------------------------------------------------

Paths for end point DataP_2 (SLICE_X34Y132.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.532ns (requirement - (clock path skew + uncertainty - data path))
  Source:               DataP_1 (FF)
  Destination:          DataP_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.552ns (Levels of Logic = 0)
  Clock Path Skew:      0.020ns (0.299 - 0.279)
  Source Clock:         DCO rising at 3.125ns
  Destination Clock:    DCO rising at 3.125ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: DataP_1 to DataP_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y134.XQ     Tcko                  0.331   DataP_1
                                                       DataP_1
    SLICE_X34Y132.BY     net (fanout=2)        0.302   DataP_1
    SLICE_X34Y132.CLK    Tckdi       (-Th)     0.081   DataP_2
                                                       DataP_2
    -------------------------------------------------  ---------------------------
    Total                                      0.552ns (0.250ns logic, 0.302ns route)
                                                       (45.3% logic, 54.7% route)

--------------------------------------------------------------------------------

Paths for end point DataN_del_3 (SLICE_X38Y134.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.533ns (requirement - (clock path skew + uncertainty - data path))
  Source:               DataN_2 (FF)
  Destination:          DataN_del_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.544ns (Levels of Logic = 0)
  Clock Path Skew:      0.011ns (0.122 - 0.111)
  Source Clock:         DCO rising at 3.125ns
  Destination Clock:    DCO rising at 3.125ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: DataN_2 to DataN_del_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y134.YQ     Tcko                  0.313   DataN_2
                                                       DataN_2
    SLICE_X38Y134.BY     net (fanout=2)        0.312   DataN_2
    SLICE_X38Y134.CLK    Tckdi       (-Th)     0.081   DataN_del_3
                                                       DataN_del_3
    -------------------------------------------------  ---------------------------
    Total                                      0.544ns (0.232ns logic, 0.312ns route)
                                                       (42.6% logic, 57.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_DCO0 = PERIOD TIMEGRP "ADC_DCO_LVDS0" 3.125 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 1.725ns (period - (min low pulse limit / (low pulse / period)))
  Period: 3.125ns
  Low pulse: 1.562ns
  Low pulse limit: 0.700ns (Twpl)
  Physical resource: DataN_1/CLK
  Logical resource: Mshreg_DataN_01/SRL16E/WS
  Location pin: SLICE_X36Y134.CLK
  Clock network: DCO
--------------------------------------------------------------------------------
Slack: 1.725ns (period - (min low pulse limit / (low pulse / period)))
  Period: 3.125ns
  Low pulse: 1.562ns
  Low pulse limit: 0.700ns (Twpl)
  Physical resource: DataP_1/CLK
  Logical resource: Mshreg_DataP_01/SRL16E/WS
  Location pin: SLICE_X34Y134.CLK
  Clock network: DCO
--------------------------------------------------------------------------------
Slack: 1.753ns (period - (min high pulse limit / (high pulse / period)))
  Period: 3.125ns
  High pulse: 1.562ns
  High pulse limit: 0.686ns (Twph)
  Physical resource: DataN_1/CLK
  Logical resource: Mshreg_DataN_01/SRL16E/WS
  Location pin: SLICE_X36Y134.CLK
  Clock network: DCO
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_DLL_CLK0_BUF = PERIOD TIMEGRP "DLL_CLK0_BUF" TS_Qclock 
HIGH 50%         INPUT_JITTER 0.375 ns;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 344 paths analyzed, 79 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  17.184ns.
--------------------------------------------------------------------------------

Paths for end point TriggerData_9 (SLICE_X96Y165.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.954ns (requirement - (data path - clock path skew + uncertainty))
  Source:               FastTrigDes_o (FF)
  Destination:          TriggerData_9 (FF)
  Requirement:          6.250ns
  Data Path Delay:      3.868ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk160 rising at 18.750ns
  Destination Clock:    Test_9_OBUF rising at 25.000ns
  Clock Uncertainty:    0.428ns

  Clock Uncertainty:          0.428ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.140ns

  Maximum Data Path: FastTrigDes_o to TriggerData_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y143.YQ     Tcko                  0.360   FastTrigDes_o
                                                       FastTrigDes_o
    SLICE_X96Y165.SR     net (fanout=7)        2.417   FastTrigDes_o
    SLICE_X96Y165.CLK    Tsrck                 1.091   TriggerData_9
                                                       TriggerData_9
    -------------------------------------------------  ---------------------------
    Total                                      3.868ns (1.451ns logic, 2.417ns route)
                                                       (37.5% logic, 62.5% route)

--------------------------------------------------------------------------------

Paths for end point TriggerData_8 (SLICE_X96Y165.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.954ns (requirement - (data path - clock path skew + uncertainty))
  Source:               FastTrigDes_o (FF)
  Destination:          TriggerData_8 (FF)
  Requirement:          6.250ns
  Data Path Delay:      3.868ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk160 rising at 18.750ns
  Destination Clock:    Test_9_OBUF rising at 25.000ns
  Clock Uncertainty:    0.428ns

  Clock Uncertainty:          0.428ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.140ns

  Maximum Data Path: FastTrigDes_o to TriggerData_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y143.YQ     Tcko                  0.360   FastTrigDes_o
                                                       FastTrigDes_o
    SLICE_X96Y165.SR     net (fanout=7)        2.417   FastTrigDes_o
    SLICE_X96Y165.CLK    Tsrck                 1.091   TriggerData_9
                                                       TriggerData_8
    -------------------------------------------------  ---------------------------
    Total                                      3.868ns (1.451ns logic, 2.417ns route)
                                                       (37.5% logic, 62.5% route)

--------------------------------------------------------------------------------

Paths for end point TriggerData_15 (SLICE_X98Y148.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     2.468ns (requirement - (data path - clock path skew + uncertainty))
  Source:               FastTrigDes_o (FF)
  Destination:          TriggerData_15 (FF)
  Requirement:          6.250ns
  Data Path Delay:      3.354ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk160 rising at 18.750ns
  Destination Clock:    Test_9_OBUF rising at 25.000ns
  Clock Uncertainty:    0.428ns

  Clock Uncertainty:          0.428ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.140ns

  Maximum Data Path: FastTrigDes_o to TriggerData_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y143.YQ     Tcko                  0.360   FastTrigDes_o
                                                       FastTrigDes_o
    SLICE_X98Y148.SR     net (fanout=7)        1.903   FastTrigDes_o
    SLICE_X98Y148.CLK    Tsrck                 1.091   TriggerData_15
                                                       TriggerData_15
    -------------------------------------------------  ---------------------------
    Total                                      3.354ns (1.451ns logic, 1.903ns route)
                                                       (43.3% logic, 56.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_DLL_CLK0_BUF = PERIOD TIMEGRP "DLL_CLK0_BUF" TS_Qclock HIGH 50%
        INPUT_JITTER 0.375 ns;
--------------------------------------------------------------------------------

Paths for end point TriggerData_3 (SLICE_X92Y146.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.464ns (requirement - (clock path skew + uncertainty - data path))
  Source:               GroupAmp_3 (FF)
  Destination:          TriggerData_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.945ns (Levels of Logic = 0)
  Clock Path Skew:      0.053ns (5.865 - 5.812)
  Source Clock:         Clk160 rising at 25.000ns
  Destination Clock:    Test_9_OBUF rising at 25.000ns
  Clock Uncertainty:    0.428ns

  Clock Uncertainty:          0.428ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.140ns

  Minimum Data Path: GroupAmp_3 to TriggerData_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X83Y146.XQ     Tcko                  0.313   GroupAmp<3>
                                                       GroupAmp_3
    SLICE_X92Y146.BX     net (fanout=1)        0.714   GroupAmp<3>
    SLICE_X92Y146.CLK    Tckdi       (-Th)     0.082   TriggerData_3
                                                       TriggerData_3
    -------------------------------------------------  ---------------------------
    Total                                      0.945ns (0.231ns logic, 0.714ns route)
                                                       (24.4% logic, 75.6% route)

--------------------------------------------------------------------------------

Paths for end point TriggerData_5 (SLICE_X92Y143.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.465ns (requirement - (clock path skew + uncertainty - data path))
  Source:               GroupAmp_5 (FF)
  Destination:          TriggerData_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.945ns (Levels of Logic = 0)
  Clock Path Skew:      0.052ns (5.861 - 5.809)
  Source Clock:         Clk160 rising at 25.000ns
  Destination Clock:    Test_9_OBUF rising at 25.000ns
  Clock Uncertainty:    0.428ns

  Clock Uncertainty:          0.428ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.140ns

  Minimum Data Path: GroupAmp_5 to TriggerData_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X83Y143.XQ     Tcko                  0.313   GroupAmp<5>
                                                       GroupAmp_5
    SLICE_X92Y143.BX     net (fanout=1)        0.714   GroupAmp<5>
    SLICE_X92Y143.CLK    Tckdi       (-Th)     0.082   TriggerData_5
                                                       TriggerData_5
    -------------------------------------------------  ---------------------------
    Total                                      0.945ns (0.231ns logic, 0.714ns route)
                                                       (24.4% logic, 75.6% route)

--------------------------------------------------------------------------------

Paths for end point TriggerData_7 (SLICE_X92Y136.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.483ns (requirement - (clock path skew + uncertainty - data path))
  Source:               GroupAmp_7 (FF)
  Destination:          TriggerData_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.963ns (Levels of Logic = 0)
  Clock Path Skew:      0.052ns (5.870 - 5.818)
  Source Clock:         Clk160 rising at 25.000ns
  Destination Clock:    Test_9_OBUF rising at 25.000ns
  Clock Uncertainty:    0.428ns

  Clock Uncertainty:          0.428ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.140ns

  Minimum Data Path: GroupAmp_7 to TriggerData_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X82Y137.XQ     Tcko                  0.331   GroupAmp<7>
                                                       GroupAmp_7
    SLICE_X92Y136.BX     net (fanout=1)        0.714   GroupAmp<7>
    SLICE_X92Y136.CLK    Tckdi       (-Th)     0.082   TriggerData_7
                                                       TriggerData_7
    -------------------------------------------------  ---------------------------
    Total                                      0.963ns (0.249ns logic, 0.714ns route)
                                                       (25.9% logic, 74.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_DLL_CLK0_BUF = PERIOD TIMEGRP "DLL_CLK0_BUF" TS_Qclock HIGH 50%
        INPUT_JITTER 0.375 ns;
--------------------------------------------------------------------------------
Slack: 23.942ns (period - (min low pulse limit / (low pulse / period)))
  Period: 25.000ns
  Low pulse: 12.500ns
  Low pulse limit: 0.529ns (Tcl)
  Physical resource: CntTest/count<0>/CLK
  Logical resource: CntTest/count_0/CK
  Location pin: SLICE_X51Y189.CLK
  Clock network: Test_9_OBUF
--------------------------------------------------------------------------------
Slack: 23.942ns (period - (min low pulse limit / (low pulse / period)))
  Period: 25.000ns
  Low pulse: 12.500ns
  Low pulse limit: 0.529ns (Tcl)
  Physical resource: CntTest/count<0>/CLK
  Logical resource: CntTest/count_1/CK
  Location pin: SLICE_X51Y189.CLK
  Clock network: Test_9_OBUF
--------------------------------------------------------------------------------
Slack: 23.942ns (period - (min low pulse limit / (low pulse / period)))
  Period: 25.000ns
  Low pulse: 12.500ns
  Low pulse limit: 0.529ns (Tcl)
  Physical resource: CntTest/count<2>/CLK
  Logical resource: CntTest/count_2/CK
  Location pin: SLICE_X51Y190.CLK
  Clock network: Test_9_OBUF
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_DLL_CLK2X_BUF = PERIOD TIMEGRP "DLL_CLK2X_BUF" TS_Qclock 
/ 2 HIGH 50%         INPUT_JITTER 0.375 ns;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 358 paths analyzed, 153 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.874ns.
--------------------------------------------------------------------------------

Paths for end point DelayReset_0 (SLICE_X65Y143.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.813ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LT_Trig/Trig (FF)
  Destination:          DelayReset_0 (FF)
  Requirement:          6.250ns
  Data Path Delay:      2.004ns (Levels of Logic = 0)
  Clock Path Skew:      -0.005ns (5.678 - 5.683)
  Source Clock:         Clk160 rising at 6.250ns
  Destination Clock:    ADC_CLK_OBUF rising at 12.500ns
  Clock Uncertainty:    0.428ns

  Clock Uncertainty:          0.428ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.140ns

  Maximum Data Path: LT_Trig/Trig to DelayReset_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y142.YQ     Tcko                  0.360   LT_Trig/Trig
                                                       LT_Trig/Trig
    SLICE_X65Y143.SR     net (fanout=5)        0.673   LT_Trig/Trig
    SLICE_X65Y143.CLK    Tsrck                 0.971   DelayReset_0
                                                       DelayReset_0
    -------------------------------------------------  ---------------------------
    Total                                      2.004ns (1.331ns logic, 0.673ns route)
                                                       (66.4% logic, 33.6% route)

--------------------------------------------------------------------------------

Paths for end point Led_B/ES1/Trig0 (SLICE_X57Y155.BY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.165ns (requirement - (data path - clock path skew + uncertainty))
  Source:               FastTrigDes_o (FF)
  Destination:          Led_B/ES1/Trig0 (FF)
  Requirement:          6.250ns
  Data Path Delay:      1.645ns (Levels of Logic = 0)
  Clock Path Skew:      -0.012ns (5.671 - 5.683)
  Source Clock:         Clk160 rising at 6.250ns
  Destination Clock:    ADC_CLK_OBUF rising at 12.500ns
  Clock Uncertainty:    0.428ns

  Clock Uncertainty:          0.428ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.140ns

  Maximum Data Path: FastTrigDes_o to Led_B/ES1/Trig0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y143.YQ     Tcko                  0.360   FastTrigDes_o
                                                       FastTrigDes_o
    SLICE_X57Y155.BY     net (fanout=7)        0.993   FastTrigDes_o
    SLICE_X57Y155.CLK    Tdick                 0.292   Led_B/ES1/Trig1
                                                       Led_B/ES1/Trig0
    -------------------------------------------------  ---------------------------
    Total                                      1.645ns (0.652ns logic, 0.993ns route)
                                                       (39.6% logic, 60.4% route)

--------------------------------------------------------------------------------

Paths for end point DelayReset_0 (SLICE_X65Y143.BY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.818ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Amp_Trig/Trig (FF)
  Destination:          DelayReset_0 (FF)
  Requirement:          6.250ns
  Data Path Delay:      0.990ns (Levels of Logic = 0)
  Clock Path Skew:      -0.014ns (5.678 - 5.692)
  Source Clock:         Clk160 rising at 6.250ns
  Destination Clock:    ADC_CLK_OBUF rising at 12.500ns
  Clock Uncertainty:    0.428ns

  Clock Uncertainty:          0.428ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.140ns

  Maximum Data Path: Amp_Trig/Trig to DelayReset_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y142.YQ     Tcko                  0.340   Amp_Trig/Trig
                                                       Amp_Trig/Trig
    SLICE_X65Y143.BY     net (fanout=4)        0.358   Amp_Trig/Trig
    SLICE_X65Y143.CLK    Tdick                 0.292   DelayReset_0
                                                       DelayReset_0
    -------------------------------------------------  ---------------------------
    Total                                      0.990ns (0.632ns logic, 0.358ns route)
                                                       (63.8% logic, 36.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_DLL_CLK2X_BUF = PERIOD TIMEGRP "DLL_CLK2X_BUF" TS_Qclock / 2 HIGH 50%
        INPUT_JITTER 0.375 ns;
--------------------------------------------------------------------------------

Paths for end point DelayReset_0 (SLICE_X65Y143.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.160ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Amp_Trig/Trig (FF)
  Destination:          DelayReset_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.574ns (Levels of Logic = 0)
  Clock Path Skew:      -0.014ns (5.678 - 5.692)
  Source Clock:         Clk160 rising at 12.500ns
  Destination Clock:    ADC_CLK_OBUF rising at 12.500ns
  Clock Uncertainty:    0.428ns

  Clock Uncertainty:          0.428ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.140ns

  Minimum Data Path: Amp_Trig/Trig to DelayReset_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y142.YQ     Tcko                  0.313   Amp_Trig/Trig
                                                       Amp_Trig/Trig
    SLICE_X65Y143.BY     net (fanout=4)        0.329   Amp_Trig/Trig
    SLICE_X65Y143.CLK    Tckdi       (-Th)     0.068   DelayReset_0
                                                       DelayReset_0
    -------------------------------------------------  ---------------------------
    Total                                      0.574ns (0.245ns logic, 0.329ns route)
                                                       (42.7% logic, 57.3% route)

--------------------------------------------------------------------------------

Paths for end point Reset_Trig/Trig (SLICE_X56Y141.G4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.529ns (requirement - (clock path skew + uncertainty - data path))
  Source:               StopReset (FF)
  Destination:          Reset_Trig/Trig (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.525ns (Levels of Logic = 1)
  Clock Path Skew:      -0.004ns (0.120 - 0.124)
  Source Clock:         ADC_CLK_OBUF rising at 12.500ns
  Destination Clock:    ADC_CLK_OBUF rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: StopReset to Reset_Trig/Trig
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y138.XQ     Tcko                  0.331   StopReset
                                                       StopReset
    SLICE_X56Y141.G4     net (fanout=2)        0.337   StopReset
    SLICE_X56Y141.CLK    Tckg        (-Th)     0.143   Reset_Trig/Trig
                                                       Reset_Trig/Mmux_Trig_PWR_10_o_MUX_4_o11
                                                       Reset_Trig/Trig
    -------------------------------------------------  ---------------------------
    Total                                      0.525ns (0.188ns logic, 0.337ns route)
                                                       (35.8% logic, 64.2% route)

--------------------------------------------------------------------------------

Paths for end point Led_B/ES1/Trig1 (SLICE_X57Y155.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.558ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Led_B/ES1/Trig0 (FF)
  Destination:          Led_B/ES1/Trig1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.558ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         ADC_CLK_OBUF rising at 12.500ns
  Destination Clock:    ADC_CLK_OBUF rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: Led_B/ES1/Trig0 to Led_B/ES1/Trig1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y155.YQ     Tcko                  0.313   Led_B/ES1/Trig1
                                                       Led_B/ES1/Trig0
    SLICE_X57Y155.BX     net (fanout=3)        0.324   Led_B/ES1/Trig0
    SLICE_X57Y155.CLK    Tckdi       (-Th)     0.079   Led_B/ES1/Trig1
                                                       Led_B/ES1/Trig1
    -------------------------------------------------  ---------------------------
    Total                                      0.558ns (0.234ns logic, 0.324ns route)
                                                       (41.9% logic, 58.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_DLL_CLK2X_BUF = PERIOD TIMEGRP "DLL_CLK2X_BUF" TS_Qclock / 2 HIGH 50%
        INPUT_JITTER 0.375 ns;
--------------------------------------------------------------------------------
Slack: 11.100ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.500ns
  Low pulse: 6.250ns
  Low pulse limit: 0.700ns (Twpl)
  Physical resource: DelayReset_5/CLK
  Logical resource: Mshreg_DelayReset_5/SRL16E/WS
  Location pin: SLICE_X62Y141.CLK
  Clock network: ADC_CLK_OBUF
--------------------------------------------------------------------------------
Slack: 11.128ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.500ns
  High pulse: 6.250ns
  High pulse limit: 0.686ns (Twph)
  Physical resource: DelayReset_5/CLK
  Logical resource: Mshreg_DelayReset_5/SRL16E/WS
  Location pin: SLICE_X62Y141.CLK
  Clock network: ADC_CLK_OBUF
--------------------------------------------------------------------------------
Slack: 11.442ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.500ns
  Low pulse: 6.250ns
  Low pulse limit: 0.529ns (Tcl)
  Physical resource: Led_B/Prescaler/count<0>/CLK
  Logical resource: Led_B/Prescaler/count_0/CK
  Location pin: SLICE_X44Y140.CLK
  Clock network: ADC_CLK_OBUF
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_DLL_CLKFX_BUF = PERIOD TIMEGRP "DLL_CLKFX_BUF" TS_Qclock 
/ 4 HIGH 50%         INPUT_JITTER 0.375 ns;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 298 paths analyzed, 169 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.737ns.
--------------------------------------------------------------------------------

Paths for end point GroupAmp_7 (SLICE_X82Y137.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.513ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Reset_Trig/Trig (FF)
  Destination:          GroupAmp_7 (FF)
  Requirement:          6.250ns
  Data Path Delay:      4.309ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         ADC_CLK_OBUF rising at 0.000ns
  Destination Clock:    Clk160 rising at 6.250ns
  Clock Uncertainty:    0.428ns

  Clock Uncertainty:          0.428ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.140ns

  Maximum Data Path: Reset_Trig/Trig to GroupAmp_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y141.YQ     Tcko                  0.360   Reset_Trig/Trig
                                                       Reset_Trig/Trig
    SLICE_X82Y137.SR     net (fanout=42)       2.792   Reset_Trig/Trig
    SLICE_X82Y137.CLK    Tsrck                 1.157   GroupAmp<7>
                                                       GroupAmp_7
    -------------------------------------------------  ---------------------------
    Total                                      4.309ns (1.517ns logic, 2.792ns route)
                                                       (35.2% logic, 64.8% route)

--------------------------------------------------------------------------------

Paths for end point GroupAmp_6 (SLICE_X82Y137.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.513ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Reset_Trig/Trig (FF)
  Destination:          GroupAmp_6 (FF)
  Requirement:          6.250ns
  Data Path Delay:      4.309ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         ADC_CLK_OBUF rising at 0.000ns
  Destination Clock:    Clk160 rising at 6.250ns
  Clock Uncertainty:    0.428ns

  Clock Uncertainty:          0.428ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.140ns

  Maximum Data Path: Reset_Trig/Trig to GroupAmp_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y141.YQ     Tcko                  0.360   Reset_Trig/Trig
                                                       Reset_Trig/Trig
    SLICE_X82Y137.SR     net (fanout=42)       2.792   Reset_Trig/Trig
    SLICE_X82Y137.CLK    Tsrck                 1.157   GroupAmp<7>
                                                       GroupAmp_6
    -------------------------------------------------  ---------------------------
    Total                                      4.309ns (1.517ns logic, 2.792ns route)
                                                       (35.2% logic, 64.8% route)

--------------------------------------------------------------------------------

Paths for end point GroupAmp_9 (SLICE_X85Y154.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.875ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Reset_Trig/Trig (FF)
  Destination:          GroupAmp_9 (FF)
  Requirement:          6.250ns
  Data Path Delay:      3.947ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         ADC_CLK_OBUF rising at 0.000ns
  Destination Clock:    Clk160 rising at 6.250ns
  Clock Uncertainty:    0.428ns

  Clock Uncertainty:          0.428ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.140ns

  Maximum Data Path: Reset_Trig/Trig to GroupAmp_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y141.YQ     Tcko                  0.360   Reset_Trig/Trig
                                                       Reset_Trig/Trig
    SLICE_X85Y154.SR     net (fanout=42)       2.550   Reset_Trig/Trig
    SLICE_X85Y154.CLK    Tsrck                 1.037   GroupAmp<9>
                                                       GroupAmp_9
    -------------------------------------------------  ---------------------------
    Total                                      3.947ns (1.397ns logic, 2.550ns route)
                                                       (35.4% logic, 64.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_DLL_CLKFX_BUF = PERIOD TIMEGRP "DLL_CLKFX_BUF" TS_Qclock / 4 HIGH 50%
        INPUT_JITTER 0.375 ns;
--------------------------------------------------------------------------------

Paths for end point LT_Trig/Trig (SLICE_X62Y142.G3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.381ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Reset_Trig/Trig (FF)
  Destination:          LT_Trig/Trig (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.831ns (Levels of Logic = 1)
  Clock Path Skew:      0.022ns (5.683 - 5.661)
  Source Clock:         ADC_CLK_OBUF rising at 0.000ns
  Destination Clock:    Clk160 rising at 0.000ns
  Clock Uncertainty:    0.428ns

  Clock Uncertainty:          0.428ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.140ns

  Minimum Data Path: Reset_Trig/Trig to LT_Trig/Trig
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y141.YQ     Tcko                  0.331   Reset_Trig/Trig
                                                       Reset_Trig/Trig
    SLICE_X62Y142.G3     net (fanout=42)       0.643   Reset_Trig/Trig
    SLICE_X62Y142.CLK    Tckg        (-Th)     0.143   LT_Trig/Trig
                                                       LT_Trig/Mmux_Trig_PWR_10_o_MUX_4_o11
                                                       LT_Trig/Trig
    -------------------------------------------------  ---------------------------
    Total                                      0.831ns (0.188ns logic, 0.643ns route)
                                                       (22.6% logic, 77.4% route)

--------------------------------------------------------------------------------

Paths for end point Amp_Trig/Trig (SLICE_X67Y142.G4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.523ns (requirement - (clock path skew + uncertainty - data path))
  Source:               GroupValue_Amp_Done (FF)
  Destination:          Amp_Trig/Trig (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.523ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk160 rising at 6.250ns
  Destination Clock:    Clk160 rising at 6.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: GroupValue_Amp_Done to Amp_Trig/Trig
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y142.YQ     Tcko                  0.331   GroupValue_Amp_Done
                                                       GroupValue_Amp_Done
    SLICE_X67Y142.G4     net (fanout=2)        0.317   GroupValue_Amp_Done
    SLICE_X67Y142.CLK    Tckg        (-Th)     0.125   Amp_Trig/Trig
                                                       Amp_Trig/Mmux_Trig_PWR_10_o_MUX_4_o11
                                                       Amp_Trig/Trig
    -------------------------------------------------  ---------------------------
    Total                                      0.523ns (0.206ns logic, 0.317ns route)
                                                       (39.4% logic, 60.6% route)

--------------------------------------------------------------------------------

Paths for end point LT_Trig/Trig (SLICE_X62Y142.G4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.541ns (requirement - (clock path skew + uncertainty - data path))
  Source:               LT_Trig/Trig (FF)
  Destination:          LT_Trig/Trig (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.541ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk160 rising at 6.250ns
  Destination Clock:    Clk160 rising at 6.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: LT_Trig/Trig to LT_Trig/Trig
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y142.YQ     Tcko                  0.331   LT_Trig/Trig
                                                       LT_Trig/Trig
    SLICE_X62Y142.G4     net (fanout=5)        0.353   LT_Trig/Trig
    SLICE_X62Y142.CLK    Tckg        (-Th)     0.143   LT_Trig/Trig
                                                       LT_Trig/Mmux_Trig_PWR_10_o_MUX_4_o11
                                                       LT_Trig/Trig
    -------------------------------------------------  ---------------------------
    Total                                      0.541ns (0.188ns logic, 0.353ns route)
                                                       (34.8% logic, 65.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_DLL_CLKFX_BUF = PERIOD TIMEGRP "DLL_CLKFX_BUF" TS_Qclock / 4 HIGH 50%
        INPUT_JITTER 0.375 ns;
--------------------------------------------------------------------------------
Slack: 5.192ns (period - (min low pulse limit / (low pulse / period)))
  Period: 6.250ns
  Low pulse: 3.125ns
  Low pulse limit: 0.529ns (Tcl)
  Physical resource: AverData_med<1>/CLK
  Logical resource: AverData_med_1/CK
  Location pin: SLICE_X48Y136.CLK
  Clock network: Clk160
--------------------------------------------------------------------------------
Slack: 5.192ns (period - (min low pulse limit / (low pulse / period)))
  Period: 6.250ns
  Low pulse: 3.125ns
  Low pulse limit: 0.529ns (Tcl)
  Physical resource: AverData_med<2>/CLK
  Logical resource: AverData_med_2/CK
  Location pin: SLICE_X48Y137.CLK
  Clock network: Clk160
--------------------------------------------------------------------------------
Slack: 5.192ns (period - (min low pulse limit / (low pulse / period)))
  Period: 6.250ns
  Low pulse: 3.125ns
  Low pulse limit: 0.529ns (Tcl)
  Physical resource: AverData_med<2>/CLK
  Logical resource: AverData_med_3/CK
  Location pin: SLICE_X48Y137.CLK
  Clock network: Clk160
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_Qclock
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_Qclock                      |     25.000ns|     10.000ns|     18.948ns|            0|            0|          191|         1000|
| TS_DLL_CLK0_BUF               |     25.000ns|     17.184ns|          N/A|            0|            0|          344|            0|
| TS_DLL_CLK2X_BUF              |     12.500ns|      4.874ns|          N/A|            0|            0|          358|            0|
| TS_DLL_CLKFX_BUF              |      6.250ns|      4.737ns|          N/A|            0|            0|          298|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock ADC_DCO_LVDS<0>
-----------------+---------+---------+---------+---------+
                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------+---------+---------+---------+---------+
ADC_DCO_LVDS<0>  |    2.555|         |         |         |
ADC_DCO_LVDS_n<0>|    2.555|         |         |         |
-----------------+---------+---------+---------+---------+

Clock to Setup on destination clock ADC_DCO_LVDS_n<0>
-----------------+---------+---------+---------+---------+
                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------+---------+---------+---------+---------+
ADC_DCO_LVDS<0>  |    2.555|         |         |         |
ADC_DCO_LVDS_n<0>|    2.555|         |         |         |
-----------------+---------+---------+---------+---------+

Clock to Setup on destination clock FCT_40
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
FCT_40         |    4.097|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock Qclock
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Qclock         |    4.737|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 1380 paths, 0 nets, and 635 connections

Design statistics:
   Minimum period:  17.184ns{1}   (Maximum frequency:  58.194MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Aug 07 17:17:29 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 374 MB



