Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Jun 10 10:56:00 2025
| Host         : LAPTOP-T4V5I98A running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file main_control_sets_placed.rpt
| Design       : main
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     9 |
|    Minimum number of control sets                        |     9 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    13 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     9 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     3 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |     3 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              55 |           16 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              14 |            7 |
| Yes          | No                    | No                     |               8 |            4 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              14 |            5 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------+---------------------------+----------------------------+------------------+----------------+
|    Clock Signal   |       Enable Signal       |      Set/Reset Signal      | Slice Load Count | Bel Load Count |
+-------------------+---------------------------+----------------------------+------------------+----------------+
|  clk100_IBUF_BUFG | processor/flag_enable     | processor/I1               |                2 |              2 |
|  clk100_IBUF_BUFG |                           | processor/I1               |                3 |              6 |
|  clk100_IBUF_BUFG |                           | program_rom/instruction[7] |                4 |              8 |
|  clk100_IBUF_BUFG | processor/en1_out         |                            |                4 |              8 |
|  clk100_IBUF_BUFG | processor/spm_enable      |                            |                2 |              8 |
|  clk100_IBUF_BUFG | processor/t_state_0       | processor/I1               |                3 |             12 |
|  clk100_IBUF_BUFG | processor/register_enable |                            |                2 |             16 |
|  clk100_IBUF_BUFG | processor/t_state_0       |                            |                2 |             16 |
|  clk100_IBUF_BUFG |                           |                            |               16 |             55 |
+-------------------+---------------------------+----------------------------+------------------+----------------+


