<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<?xml-stylesheet href="rptstyle.xsl" type="text/xsl" ?>
<doc>
<text>SmartTime Version 12.900.20.24</text>
<text>Microsemi Corporation - Microsemi Libero Software Release v12.6 (Version 12.900.20.24)
Date: Fri Aug 13 12:46:21 2021 </text>
<table>
<header>
</header>
<row>
 <cell>Design</cell>
 <cell>u8</cell>
</row>
<row>
 <cell>Family</cell>
 <cell>IGLOO2</cell>
</row>
<row>
 <cell>Die</cell>
 <cell>M2GL025</cell>
</row>
<row>
 <cell>Package</cell>
 <cell>484 FBGA</cell>
</row>
<row>
 <cell>Temperature Range</cell>
 <cell>0 - 85 C</cell>
</row>
<row>
 <cell>Voltage Range</cell>
 <cell>1.14 - 1.26 V</cell>
</row>
<row>
 <cell>Speed Grade</cell>
 <cell>-1</cell>
</row>
</table>
<text></text>
<text></text>
<section>
<name>Coverage Summary</name>
<text></text>
<table>
<header>
 <cell>Type of check</cell>
 <cell>Constrained</cell>
 <cell>UnConstrained</cell>
 <cell>Total</cell>
</header>
<row>
 <cell>Setup</cell>
 <cell>         5591</cell>
 <cell>           10</cell>
 <cell>         5601</cell>
</row>
<row>
 <cell>Recovery</cell>
 <cell>         3103</cell>
 <cell>           12</cell>
 <cell>         3115</cell>
</row>
<row>
 <cell>Output Setup</cell>
 <cell>          164</cell>
 <cell>           15</cell>
 <cell>          179</cell>
</row>
<row>
 <cell>Total Setup</cell>
 <cell>         8858</cell>
 <cell>           37</cell>
 <cell>         8895</cell>
</row>
<separator/>
<row>
 <cell>Hold</cell>
 <cell>         5591</cell>
 <cell>           10</cell>
 <cell>         5601</cell>
</row>
<row>
 <cell>Removal</cell>
 <cell>         3103</cell>
 <cell>           12</cell>
 <cell>         3115</cell>
</row>
<row>
 <cell>Output Hold</cell>
 <cell>          164</cell>
 <cell>           15</cell>
 <cell>          179</cell>
</row>
<row>
 <cell>Total Hold</cell>
 <cell>         8858</cell>
 <cell>           37</cell>
 <cell>         8895</cell>
</row>
</table>
<section>
<name>Clock domain: </name>
<text>clock138_bck</text>
<text></text>
<table>
<header>
 <cell>Type of check</cell>
 <cell>Constrained</cell>
 <cell>UnConstrained</cell>
 <cell>Total</cell>
</header>
<row>
 <cell>Setup</cell>
 <cell>           33</cell>
 <cell>            1</cell>
 <cell>           34</cell>
</row>
<row>
 <cell>Recovery</cell>
 <cell>           18</cell>
 <cell>            0</cell>
 <cell>           18</cell>
</row>
<row>
 <cell>Output Setup</cell>
 <cell>            0</cell>
 <cell>            1</cell>
 <cell>            1</cell>
</row>
<row>
 <cell>Total Setup</cell>
 <cell>           51</cell>
 <cell>            2</cell>
 <cell>           53</cell>
</row>
<separator/>
<row>
 <cell>Hold</cell>
 <cell>           33</cell>
 <cell>            1</cell>
 <cell>           34</cell>
</row>
<row>
 <cell>Removal</cell>
 <cell>           18</cell>
 <cell>            0</cell>
 <cell>           18</cell>
</row>
<row>
 <cell>Output Hold</cell>
 <cell>            0</cell>
 <cell>            1</cell>
 <cell>            1</cell>
</row>
<row>
 <cell>Total Hold</cell>
 <cell>           51</cell>
 <cell>            2</cell>
 <cell>           53</cell>
</row>
</table>
<section>
<name>Enhancement Suggestions</name>
<text></text>
<text> - Max input delay constraint missing on port:</text>
<text>   </text>
<list>
 <item>clock138_lrck</item>
</list>
<text></text>
<text> - Min input delay constraint missing on port:</text>
<text>   </text>
<list>
 <item>clock138_lrck</item>
</list>
<text></text>
<text></text>
<text> - Max output delay constraint missing on port:</text>
<text>   </text>
<list>
 <item>clock138_data</item>
</list>
<text></text>
<text> - Min output delay constraint missing on port:</text>
<text>   </text>
<list>
 <item>clock138_data</item>
</list>
<text></text>
<text></text>
<text> - Setup unconstrained for the following pin:</text>
<text>   </text>
<list>
 <item>test_0/u200/olrck:D</item>
</list>
<text></text>
<text> - Hold unconstrained for the following pin:</text>
<text>   </text>
<list>
 <item>test_0/u200/olrck:D</item>
</list>
<text></text>
</section>
</section>
<section>
<name>Clock domain: </name>
<text>mclk</text>
<text></text>
<table>
<header>
 <cell>Type of check</cell>
 <cell>Constrained</cell>
 <cell>UnConstrained</cell>
 <cell>Total</cell>
</header>
<row>
 <cell>Setup</cell>
 <cell>           32</cell>
 <cell>            0</cell>
 <cell>           32</cell>
</row>
<row>
 <cell>Recovery</cell>
 <cell>           32</cell>
 <cell>            0</cell>
 <cell>           32</cell>
</row>
<row>
 <cell>Output Setup</cell>
 <cell>           33</cell>
 <cell>            0</cell>
 <cell>           33</cell>
</row>
<row>
 <cell>Total Setup</cell>
 <cell>           97</cell>
 <cell>            0</cell>
 <cell>           97</cell>
</row>
<separator/>
<row>
 <cell>Hold</cell>
 <cell>           32</cell>
 <cell>            0</cell>
 <cell>           32</cell>
</row>
<row>
 <cell>Removal</cell>
 <cell>           32</cell>
 <cell>            0</cell>
 <cell>           32</cell>
</row>
<row>
 <cell>Output Hold</cell>
 <cell>           33</cell>
 <cell>            0</cell>
 <cell>           33</cell>
</row>
<row>
 <cell>Total Hold</cell>
 <cell>           97</cell>
 <cell>            0</cell>
 <cell>           97</cell>
</row>
</table>
</section>
<section>
<name>Clock domain: </name>
<text>sdclk</text>
<text></text>
<table>
<header>
 <cell>Type of check</cell>
 <cell>Constrained</cell>
 <cell>UnConstrained</cell>
 <cell>Total</cell>
</header>
<row>
 <cell>Setup</cell>
 <cell>          692</cell>
 <cell>            5</cell>
 <cell>          697</cell>
</row>
<row>
 <cell>Recovery</cell>
 <cell>          335</cell>
 <cell>            0</cell>
 <cell>          335</cell>
</row>
<row>
 <cell>Output Setup</cell>
 <cell>           11</cell>
 <cell>            2</cell>
 <cell>           13</cell>
</row>
<row>
 <cell>Total Setup</cell>
 <cell>         1038</cell>
 <cell>            7</cell>
 <cell>         1045</cell>
</row>
<separator/>
<row>
 <cell>Hold</cell>
 <cell>          692</cell>
 <cell>            5</cell>
 <cell>          697</cell>
</row>
<row>
 <cell>Removal</cell>
 <cell>          335</cell>
 <cell>            0</cell>
 <cell>          335</cell>
</row>
<row>
 <cell>Output Hold</cell>
 <cell>           11</cell>
 <cell>            2</cell>
 <cell>           13</cell>
</row>
<row>
 <cell>Total Hold</cell>
 <cell>         1038</cell>
 <cell>            7</cell>
 <cell>         1045</cell>
</row>
</table>
<section>
<name>Enhancement Suggestions</name>
<text></text>
<text> - Clock constraint is missing </text>
<text> - Max input delay constraint missing on ports:</text>
<text>   </text>
<list>
 <item>cmd</item>
 <item>sd_d0</item>
 <item>sd_d1</item>
 <item>sd_d2</item>
 <item>sd_d3</item>
</list>
<text></text>
<text> - Min input delay constraint missing on ports:</text>
<text>   </text>
<list>
 <item>cmd</item>
 <item>sd_d0</item>
 <item>sd_d1</item>
 <item>sd_d2</item>
 <item>sd_d3</item>
</list>
<text></text>
<text></text>
<text> - Max output delay constraint missing on ports:</text>
<text>   </text>
<list>
 <item>clock138_data</item>
 <item>spdif_tx</item>
</list>
<text></text>
<text> - Min output delay constraint missing on ports:</text>
<text>   </text>
<list>
 <item>clock138_data</item>
 <item>spdif_tx</item>
</list>
<text></text>
<text></text>
<text> - Setup unconstrained for the following pins:</text>
<text>   </text>
<list>
 <item>test_0/u100/UD100/data0[0]:D</item>
 <item>test_0/u100/UD100/data0[1]:D</item>
 <item>test_0/u100/UD100/data0[2]:D</item>
 <item>test_0/u100/UD100/data0[3]:D</item>
 <item>test_0/u100/cmd0:D</item>
</list>
<text></text>
<text> - Hold unconstrained for the following pins:</text>
<text>   </text>
<list>
 <item>test_0/u100/UD100/data0[0]:D</item>
 <item>test_0/u100/UD100/data0[1]:D</item>
 <item>test_0/u100/UD100/data0[2]:D</item>
 <item>test_0/u100/UD100/data0[3]:D</item>
 <item>test_0/u100/cmd0:D</item>
</list>
<text></text>
</section>
</section>
<section>
<name>Clock domain: </name>
<text>test_0/mclk_d2:Q</text>
<text></text>
<table>
<header>
 <cell>Type of check</cell>
 <cell>Constrained</cell>
 <cell>UnConstrained</cell>
 <cell>Total</cell>
</header>
<row>
 <cell>Setup</cell>
 <cell>         1045</cell>
 <cell>            0</cell>
 <cell>         1045</cell>
</row>
<row>
 <cell>Recovery</cell>
 <cell>          549</cell>
 <cell>            0</cell>
 <cell>          549</cell>
</row>
<row>
 <cell>Output Setup</cell>
 <cell>            3</cell>
 <cell>            1</cell>
 <cell>            4</cell>
</row>
<row>
 <cell>Total Setup</cell>
 <cell>         1597</cell>
 <cell>            1</cell>
 <cell>         1598</cell>
</row>
<separator/>
<row>
 <cell>Hold</cell>
 <cell>         1045</cell>
 <cell>            0</cell>
 <cell>         1045</cell>
</row>
<row>
 <cell>Removal</cell>
 <cell>          549</cell>
 <cell>            0</cell>
 <cell>          549</cell>
</row>
<row>
 <cell>Output Hold</cell>
 <cell>            3</cell>
 <cell>            1</cell>
 <cell>            4</cell>
</row>
<row>
 <cell>Total Hold</cell>
 <cell>         1597</cell>
 <cell>            1</cell>
 <cell>         1598</cell>
</row>
</table>
<section>
<name>Enhancement Suggestions</name>
<text></text>
<text> - Clock constraint is missing </text>
<text></text>
<text> - Max output delay constraint missing on port:</text>
<text>   </text>
<list>
 <item>spdif_tx</item>
</list>
<text></text>
<text> - Min output delay constraint missing on port:</text>
<text>   </text>
<list>
 <item>spdif_tx</item>
</list>
<text></text>
<text></text>
</section>
</section>
<section>
<name>Clock domain: </name>
<text>test_0/u100/DSD138/UIN100/UCK0/clk16:Q</text>
<text></text>
<table>
<header>
 <cell>Type of check</cell>
 <cell>Constrained</cell>
 <cell>UnConstrained</cell>
 <cell>Total</cell>
</header>
<row>
 <cell>Setup</cell>
 <cell>          416</cell>
 <cell>            1</cell>
 <cell>          417</cell>
</row>
<row>
 <cell>Recovery</cell>
 <cell>          265</cell>
 <cell>            0</cell>
 <cell>          265</cell>
</row>
<row>
 <cell>Output Setup</cell>
 <cell>            3</cell>
 <cell>            1</cell>
 <cell>            4</cell>
</row>
<row>
 <cell>Total Setup</cell>
 <cell>          684</cell>
 <cell>            2</cell>
 <cell>          686</cell>
</row>
<separator/>
<row>
 <cell>Hold</cell>
 <cell>          416</cell>
 <cell>            1</cell>
 <cell>          417</cell>
</row>
<row>
 <cell>Removal</cell>
 <cell>          265</cell>
 <cell>            0</cell>
 <cell>          265</cell>
</row>
<row>
 <cell>Output Hold</cell>
 <cell>            3</cell>
 <cell>            1</cell>
 <cell>            4</cell>
</row>
<row>
 <cell>Total Hold</cell>
 <cell>          684</cell>
 <cell>            2</cell>
 <cell>          686</cell>
</row>
</table>
<section>
<name>Enhancement Suggestions</name>
<text></text>
<text> - Clock constraint is missing </text>
<text></text>
<text> - Max output delay constraint missing on port:</text>
<text>   </text>
<list>
 <item>spdif_tx</item>
</list>
<text></text>
<text> - Min output delay constraint missing on port:</text>
<text>   </text>
<list>
 <item>spdif_tx</item>
</list>
<text></text>
<text></text>
<text> - Setup unconstrained for the following pin:</text>
<text>   </text>
<list>
 <item>test_0/u100/DSD138/UIN100/UCK0/clk32:D</item>
</list>
<text></text>
<text> - Hold unconstrained for the following pin:</text>
<text>   </text>
<list>
 <item>test_0/u100/DSD138/UIN100/UCK0/clk32:D</item>
</list>
<text></text>
</section>
</section>
<section>
<name>Clock domain: </name>
<text>test_0/u100/DSD138/UIN100/UCK0/clk2:Q</text>
<text></text>
<table>
<header>
 <cell>Type of check</cell>
 <cell>Constrained</cell>
 <cell>UnConstrained</cell>
 <cell>Total</cell>
</header>
<row>
 <cell>Setup</cell>
 <cell>          416</cell>
 <cell>            1</cell>
 <cell>          417</cell>
</row>
<row>
 <cell>Recovery</cell>
 <cell>          265</cell>
 <cell>            0</cell>
 <cell>          265</cell>
</row>
<row>
 <cell>Output Setup</cell>
 <cell>            3</cell>
 <cell>            1</cell>
 <cell>            4</cell>
</row>
<row>
 <cell>Total Setup</cell>
 <cell>          684</cell>
 <cell>            2</cell>
 <cell>          686</cell>
</row>
<separator/>
<row>
 <cell>Hold</cell>
 <cell>          416</cell>
 <cell>            1</cell>
 <cell>          417</cell>
</row>
<row>
 <cell>Removal</cell>
 <cell>          265</cell>
 <cell>            0</cell>
 <cell>          265</cell>
</row>
<row>
 <cell>Output Hold</cell>
 <cell>            3</cell>
 <cell>            1</cell>
 <cell>            4</cell>
</row>
<row>
 <cell>Total Hold</cell>
 <cell>          684</cell>
 <cell>            2</cell>
 <cell>          686</cell>
</row>
</table>
<section>
<name>Enhancement Suggestions</name>
<text></text>
<text> - Clock constraint is missing </text>
<text></text>
<text> - Max output delay constraint missing on port:</text>
<text>   </text>
<list>
 <item>spdif_tx</item>
</list>
<text></text>
<text> - Min output delay constraint missing on port:</text>
<text>   </text>
<list>
 <item>spdif_tx</item>
</list>
<text></text>
<text></text>
<text> - Setup unconstrained for the following pin:</text>
<text>   </text>
<list>
 <item>test_0/u100/DSD138/UIN100/UCK0/clk4:D</item>
</list>
<text></text>
<text> - Hold unconstrained for the following pin:</text>
<text>   </text>
<list>
 <item>test_0/u100/DSD138/UIN100/UCK0/clk4:D</item>
</list>
<text></text>
</section>
</section>
<section>
<name>Clock domain: </name>
<text>test_0/u100/DSD138/UIN100/UCK0/clk4:Q</text>
<text></text>
<table>
<header>
 <cell>Type of check</cell>
 <cell>Constrained</cell>
 <cell>UnConstrained</cell>
 <cell>Total</cell>
</header>
<row>
 <cell>Setup</cell>
 <cell>          416</cell>
 <cell>            1</cell>
 <cell>          417</cell>
</row>
<row>
 <cell>Recovery</cell>
 <cell>          265</cell>
 <cell>            0</cell>
 <cell>          265</cell>
</row>
<row>
 <cell>Output Setup</cell>
 <cell>            3</cell>
 <cell>            1</cell>
 <cell>            4</cell>
</row>
<row>
 <cell>Total Setup</cell>
 <cell>          684</cell>
 <cell>            2</cell>
 <cell>          686</cell>
</row>
<separator/>
<row>
 <cell>Hold</cell>
 <cell>          416</cell>
 <cell>            1</cell>
 <cell>          417</cell>
</row>
<row>
 <cell>Removal</cell>
 <cell>          265</cell>
 <cell>            0</cell>
 <cell>          265</cell>
</row>
<row>
 <cell>Output Hold</cell>
 <cell>            3</cell>
 <cell>            1</cell>
 <cell>            4</cell>
</row>
<row>
 <cell>Total Hold</cell>
 <cell>          684</cell>
 <cell>            2</cell>
 <cell>          686</cell>
</row>
</table>
<section>
<name>Enhancement Suggestions</name>
<text></text>
<text> - Clock constraint is missing </text>
<text></text>
<text> - Max output delay constraint missing on port:</text>
<text>   </text>
<list>
 <item>spdif_tx</item>
</list>
<text></text>
<text> - Min output delay constraint missing on port:</text>
<text>   </text>
<list>
 <item>spdif_tx</item>
</list>
<text></text>
<text></text>
<text> - Setup unconstrained for the following pin:</text>
<text>   </text>
<list>
 <item>test_0/u100/DSD138/UIN100/UCK0/clk8:D</item>
</list>
<text></text>
<text> - Hold unconstrained for the following pin:</text>
<text>   </text>
<list>
 <item>test_0/u100/DSD138/UIN100/UCK0/clk8:D</item>
</list>
<text></text>
</section>
</section>
<section>
<name>Clock domain: </name>
<text>test_0/u100/DSD138/UIN100/UCK0/clk8:Q</text>
<text></text>
<table>
<header>
 <cell>Type of check</cell>
 <cell>Constrained</cell>
 <cell>UnConstrained</cell>
 <cell>Total</cell>
</header>
<row>
 <cell>Setup</cell>
 <cell>          416</cell>
 <cell>            1</cell>
 <cell>          417</cell>
</row>
<row>
 <cell>Recovery</cell>
 <cell>          265</cell>
 <cell>            0</cell>
 <cell>          265</cell>
</row>
<row>
 <cell>Output Setup</cell>
 <cell>            3</cell>
 <cell>            1</cell>
 <cell>            4</cell>
</row>
<row>
 <cell>Total Setup</cell>
 <cell>          684</cell>
 <cell>            2</cell>
 <cell>          686</cell>
</row>
<separator/>
<row>
 <cell>Hold</cell>
 <cell>          416</cell>
 <cell>            1</cell>
 <cell>          417</cell>
</row>
<row>
 <cell>Removal</cell>
 <cell>          265</cell>
 <cell>            0</cell>
 <cell>          265</cell>
</row>
<row>
 <cell>Output Hold</cell>
 <cell>            3</cell>
 <cell>            1</cell>
 <cell>            4</cell>
</row>
<row>
 <cell>Total Hold</cell>
 <cell>          684</cell>
 <cell>            2</cell>
 <cell>          686</cell>
</row>
</table>
<section>
<name>Enhancement Suggestions</name>
<text></text>
<text> - Clock constraint is missing </text>
<text></text>
<text> - Max output delay constraint missing on port:</text>
<text>   </text>
<list>
 <item>spdif_tx</item>
</list>
<text></text>
<text> - Min output delay constraint missing on port:</text>
<text>   </text>
<list>
 <item>spdif_tx</item>
</list>
<text></text>
<text></text>
<text> - Setup unconstrained for the following pin:</text>
<text>   </text>
<list>
 <item>test_0/u100/DSD138/UIN100/UCK0/clk16:D</item>
</list>
<text></text>
<text> - Hold unconstrained for the following pin:</text>
<text>   </text>
<list>
 <item>test_0/u100/DSD138/UIN100/UCK0/clk16:D</item>
</list>
<text></text>
</section>
</section>
<section>
<name>Clock domain: </name>
<text>test_0/u100/dsd_clkr:Q</text>
<text></text>
<table>
<header>
 <cell>Type of check</cell>
 <cell>Constrained</cell>
 <cell>UnConstrained</cell>
 <cell>Total</cell>
</header>
<row>
 <cell>Setup</cell>
 <cell>           86</cell>
 <cell>            0</cell>
 <cell>           86</cell>
</row>
<row>
 <cell>Recovery</cell>
 <cell>           85</cell>
 <cell>            0</cell>
 <cell>           85</cell>
</row>
<row>
 <cell>Output Setup</cell>
 <cell>            2</cell>
 <cell>            0</cell>
 <cell>            2</cell>
</row>
<row>
 <cell>Total Setup</cell>
 <cell>          173</cell>
 <cell>            0</cell>
 <cell>          173</cell>
</row>
<separator/>
<row>
 <cell>Hold</cell>
 <cell>           86</cell>
 <cell>            0</cell>
 <cell>           86</cell>
</row>
<row>
 <cell>Removal</cell>
 <cell>           85</cell>
 <cell>            0</cell>
 <cell>           85</cell>
</row>
<row>
 <cell>Output Hold</cell>
 <cell>            2</cell>
 <cell>            0</cell>
 <cell>            2</cell>
</row>
<row>
 <cell>Total Hold</cell>
 <cell>          173</cell>
 <cell>            0</cell>
 <cell>          173</cell>
</row>
</table>
</section>
<section>
<name>Clock domain: </name>
<text>u8_sb_0/CCC_0/CCC_INST/INST_CCC_IP:GL0</text>
<text></text>
<table>
<header>
 <cell>Type of check</cell>
 <cell>Constrained</cell>
 <cell>UnConstrained</cell>
 <cell>Total</cell>
</header>
<row>
 <cell>Setup</cell>
 <cell>          108</cell>
 <cell>            0</cell>
 <cell>          108</cell>
</row>
<row>
 <cell>Recovery</cell>
 <cell>           30</cell>
 <cell>            6</cell>
 <cell>           36</cell>
</row>
<row>
 <cell>Output Setup</cell>
 <cell>           43</cell>
 <cell>            2</cell>
 <cell>           45</cell>
</row>
<row>
 <cell>Total Setup</cell>
 <cell>          181</cell>
 <cell>            8</cell>
 <cell>          189</cell>
</row>
<separator/>
<row>
 <cell>Hold</cell>
 <cell>          108</cell>
 <cell>            0</cell>
 <cell>          108</cell>
</row>
<row>
 <cell>Removal</cell>
 <cell>           30</cell>
 <cell>            6</cell>
 <cell>           36</cell>
</row>
<row>
 <cell>Output Hold</cell>
 <cell>           43</cell>
 <cell>            2</cell>
 <cell>           45</cell>
</row>
<row>
 <cell>Total Hold</cell>
 <cell>          181</cell>
 <cell>            8</cell>
 <cell>          189</cell>
</row>
</table>
<section>
<name>Enhancement Suggestions</name>
<text></text>
<text> - Clock constraint is missing </text>
<text></text>
<text> - Max output delay constraint missing on ports:</text>
<text>   </text>
<list>
 <item>clock138_data</item>
 <item>spdif_tx</item>
</list>
<text></text>
<text> - Min output delay constraint missing on ports:</text>
<text>   </text>
<list>
 <item>clock138_data</item>
 <item>spdif_tx</item>
</list>
<text></text>
<text></text>
<text> - Recovery unconstrained for the following pins:</text>
<text>   </text>
<list>
 <item>u8_sb_0/CORERESETP_0/FIC_2_APB_M_PRESET_N_clk_base:ALn</item>
 <item>u8_sb_0/CORERESETP_0/FIC_2_APB_M_PRESET_N_q1:ALn</item>
 <item>u8_sb_0/CORERESETP_0/POWER_ON_RESET_N_clk_base:ALn</item>
 <item>u8_sb_0/CORERESETP_0/POWER_ON_RESET_N_q1:ALn</item>
 <item>u8_sb_0/CORERESETP_0/RESET_N_M2F_clk_base:ALn</item>
 <item>u8_sb_0/CORERESETP_0/RESET_N_M2F_q1:ALn</item>
</list>
<text></text>
<text> - Removal unconstrained for the following pins:</text>
<text>   </text>
<list>
 <item>u8_sb_0/CORERESETP_0/FIC_2_APB_M_PRESET_N_clk_base:ALn</item>
 <item>u8_sb_0/CORERESETP_0/FIC_2_APB_M_PRESET_N_q1:ALn</item>
 <item>u8_sb_0/CORERESETP_0/POWER_ON_RESET_N_clk_base:ALn</item>
 <item>u8_sb_0/CORERESETP_0/POWER_ON_RESET_N_q1:ALn</item>
 <item>u8_sb_0/CORERESETP_0/RESET_N_M2F_clk_base:ALn</item>
 <item>u8_sb_0/CORERESETP_0/RESET_N_M2F_q1:ALn</item>
</list>
<text></text>
</section>
</section>
<section>
<name>Clock domain: </name>
<text>gl0</text>
<text></text>
<table>
<header>
 <cell>Type of check</cell>
 <cell>Constrained</cell>
 <cell>UnConstrained</cell>
 <cell>Total</cell>
</header>
<row>
 <cell>Setup</cell>
 <cell>          108</cell>
 <cell>            0</cell>
 <cell>          108</cell>
</row>
<row>
 <cell>Recovery</cell>
 <cell>           30</cell>
 <cell>            6</cell>
 <cell>           36</cell>
</row>
<row>
 <cell>Output Setup</cell>
 <cell>           43</cell>
 <cell>            2</cell>
 <cell>           45</cell>
</row>
<row>
 <cell>Total Setup</cell>
 <cell>          181</cell>
 <cell>            8</cell>
 <cell>          189</cell>
</row>
<separator/>
<row>
 <cell>Hold</cell>
 <cell>          108</cell>
 <cell>            0</cell>
 <cell>          108</cell>
</row>
<row>
 <cell>Removal</cell>
 <cell>           30</cell>
 <cell>            6</cell>
 <cell>           36</cell>
</row>
<row>
 <cell>Output Hold</cell>
 <cell>           43</cell>
 <cell>            2</cell>
 <cell>           45</cell>
</row>
<row>
 <cell>Total Hold</cell>
 <cell>          181</cell>
 <cell>            8</cell>
 <cell>          189</cell>
</row>
</table>
<section>
<name>Enhancement Suggestions</name>
<text></text>
<text></text>
<text> - Max output delay constraint missing on ports:</text>
<text>   </text>
<list>
 <item>clock138_data</item>
 <item>spdif_tx</item>
</list>
<text></text>
<text> - Min output delay constraint missing on ports:</text>
<text>   </text>
<list>
 <item>clock138_data</item>
 <item>spdif_tx</item>
</list>
<text></text>
<text></text>
<text> - Recovery unconstrained for the following pins:</text>
<text>   </text>
<list>
 <item>u8_sb_0/CORERESETP_0/FIC_2_APB_M_PRESET_N_clk_base:ALn</item>
 <item>u8_sb_0/CORERESETP_0/FIC_2_APB_M_PRESET_N_q1:ALn</item>
 <item>u8_sb_0/CORERESETP_0/POWER_ON_RESET_N_clk_base:ALn</item>
 <item>u8_sb_0/CORERESETP_0/POWER_ON_RESET_N_q1:ALn</item>
 <item>u8_sb_0/CORERESETP_0/RESET_N_M2F_clk_base:ALn</item>
 <item>u8_sb_0/CORERESETP_0/RESET_N_M2F_q1:ALn</item>
</list>
<text></text>
<text> - Removal unconstrained for the following pins:</text>
<text>   </text>
<list>
 <item>u8_sb_0/CORERESETP_0/FIC_2_APB_M_PRESET_N_clk_base:ALn</item>
 <item>u8_sb_0/CORERESETP_0/FIC_2_APB_M_PRESET_N_q1:ALn</item>
 <item>u8_sb_0/CORERESETP_0/POWER_ON_RESET_N_clk_base:ALn</item>
 <item>u8_sb_0/CORERESETP_0/POWER_ON_RESET_N_q1:ALn</item>
 <item>u8_sb_0/CORERESETP_0/RESET_N_M2F_clk_base:ALn</item>
 <item>u8_sb_0/CORERESETP_0/RESET_N_M2F_q1:ALn</item>
</list>
<text></text>
</section>
</section>
<section>
<name>Clock domain: </name>
<text>sdclk_n</text>
<text></text>
<table>
<header>
 <cell>Type of check</cell>
 <cell>Constrained</cell>
 <cell>UnConstrained</cell>
 <cell>Total</cell>
</header>
<row>
 <cell>Setup</cell>
 <cell>          692</cell>
 <cell>            0</cell>
 <cell>          692</cell>
</row>
<row>
 <cell>Recovery</cell>
 <cell>          330</cell>
 <cell>            0</cell>
 <cell>          330</cell>
</row>
<row>
 <cell>Output Setup</cell>
 <cell>           11</cell>
 <cell>            2</cell>
 <cell>           13</cell>
</row>
<row>
 <cell>Total Setup</cell>
 <cell>         1033</cell>
 <cell>            2</cell>
 <cell>         1035</cell>
</row>
<separator/>
<row>
 <cell>Hold</cell>
 <cell>          692</cell>
 <cell>            0</cell>
 <cell>          692</cell>
</row>
<row>
 <cell>Removal</cell>
 <cell>          330</cell>
 <cell>            0</cell>
 <cell>          330</cell>
</row>
<row>
 <cell>Output Hold</cell>
 <cell>           11</cell>
 <cell>            2</cell>
 <cell>           13</cell>
</row>
<row>
 <cell>Total Hold</cell>
 <cell>         1033</cell>
 <cell>            2</cell>
 <cell>         1035</cell>
</row>
</table>
<section>
<name>Enhancement Suggestions</name>
<text></text>
<text></text>
<text> - Max output delay constraint missing on ports:</text>
<text>   </text>
<list>
 <item>clock138_data</item>
 <item>spdif_tx</item>
</list>
<text></text>
<text> - Min output delay constraint missing on ports:</text>
<text>   </text>
<list>
 <item>clock138_data</item>
 <item>spdif_tx</item>
</list>
<text></text>
<text></text>
</section>
</section>
<section>
<name>Clock domain: </name>
<text>mclk4549</text>
<text></text>
<table>
<header>
 <cell>Type of check</cell>
 <cell>Constrained</cell>
 <cell>UnConstrained</cell>
 <cell>Total</cell>
</header>
<row>
 <cell>Setup</cell>
 <cell>         1045</cell>
 <cell>            0</cell>
 <cell>         1045</cell>
</row>
<row>
 <cell>Recovery</cell>
 <cell>          549</cell>
 <cell>            0</cell>
 <cell>          549</cell>
</row>
<row>
 <cell>Output Setup</cell>
 <cell>            3</cell>
 <cell>            1</cell>
 <cell>            4</cell>
</row>
<row>
 <cell>Total Setup</cell>
 <cell>         1597</cell>
 <cell>            1</cell>
 <cell>         1598</cell>
</row>
<separator/>
<row>
 <cell>Hold</cell>
 <cell>         1045</cell>
 <cell>            0</cell>
 <cell>         1045</cell>
</row>
<row>
 <cell>Removal</cell>
 <cell>          549</cell>
 <cell>            0</cell>
 <cell>          549</cell>
</row>
<row>
 <cell>Output Hold</cell>
 <cell>            3</cell>
 <cell>            1</cell>
 <cell>            4</cell>
</row>
<row>
 <cell>Total Hold</cell>
 <cell>         1597</cell>
 <cell>            1</cell>
 <cell>         1598</cell>
</row>
</table>
<section>
<name>Enhancement Suggestions</name>
<text></text>
<text></text>
<text> - Max output delay constraint missing on port:</text>
<text>   </text>
<list>
 <item>spdif_tx</item>
</list>
<text></text>
<text> - Min output delay constraint missing on port:</text>
<text>   </text>
<list>
 <item>spdif_tx</item>
</list>
<text></text>
<text></text>
</section>
</section>
<section>
<name>Clock domain: </name>
<text>dsd_clk</text>
<text></text>
<table>
<header>
 <cell>Type of check</cell>
 <cell>Constrained</cell>
 <cell>UnConstrained</cell>
 <cell>Total</cell>
</header>
<row>
 <cell>Setup</cell>
 <cell>           70</cell>
 <cell>            0</cell>
 <cell>           70</cell>
</row>
<row>
 <cell>Recovery</cell>
 <cell>           69</cell>
 <cell>            0</cell>
 <cell>           69</cell>
</row>
<row>
 <cell>Output Setup</cell>
 <cell>            2</cell>
 <cell>            0</cell>
 <cell>            2</cell>
</row>
<row>
 <cell>Total Setup</cell>
 <cell>          141</cell>
 <cell>            0</cell>
 <cell>          141</cell>
</row>
<separator/>
<row>
 <cell>Hold</cell>
 <cell>           70</cell>
 <cell>            0</cell>
 <cell>           70</cell>
</row>
<row>
 <cell>Removal</cell>
 <cell>           69</cell>
 <cell>            0</cell>
 <cell>           69</cell>
</row>
<row>
 <cell>Output Hold</cell>
 <cell>            2</cell>
 <cell>            0</cell>
 <cell>            2</cell>
</row>
<row>
 <cell>Total Hold</cell>
 <cell>          141</cell>
 <cell>            0</cell>
 <cell>          141</cell>
</row>
</table>
</section>
<section>
<name>Clock domain: </name>
<text>dem_clk</text>
<text></text>
<table>
<header>
 <cell>Type of check</cell>
 <cell>Constrained</cell>
 <cell>UnConstrained</cell>
 <cell>Total</cell>
</header>
<row>
 <cell>Setup</cell>
 <cell>           16</cell>
 <cell>            0</cell>
 <cell>           16</cell>
</row>
<row>
 <cell>Recovery</cell>
 <cell>           16</cell>
 <cell>            0</cell>
 <cell>           16</cell>
</row>
<row>
 <cell>Output Setup</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
<row>
 <cell>Total Setup</cell>
 <cell>           32</cell>
 <cell>            0</cell>
 <cell>           32</cell>
</row>
<separator/>
<row>
 <cell>Hold</cell>
 <cell>           16</cell>
 <cell>            0</cell>
 <cell>           16</cell>
</row>
<row>
 <cell>Removal</cell>
 <cell>           16</cell>
 <cell>            0</cell>
 <cell>           16</cell>
</row>
<row>
 <cell>Output Hold</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
<row>
 <cell>Total Hold</cell>
 <cell>           32</cell>
 <cell>            0</cell>
 <cell>           32</cell>
</row>
</table>
</section>
<section>
<name>Input to Output</name>
<table>
<header>
 <cell>Type of check</cell>
 <cell>Constrained</cell>
 <cell>UnConstrained</cell>
 <cell>Total</cell>
</header>
<row>
 <cell>Output Setup</cell>
 <cell>            1</cell>
 <cell>            0</cell>
 <cell>            1</cell>
</row>
<separator/>
<row>
 <cell>Output Hold</cell>
 <cell>            1</cell>
 <cell>            0</cell>
 <cell>            1</cell>
</row>
</table>
</section>
</section>
</doc>
