;
; File Name: cyfitterrv.inc
; 
; PSoC Creator  4.1 Update 1
;
; Description:
; 
;
;-------------------------------------------------------------------------------
; Copyright (c) 2007-2017 Cypress Semiconductor.  All rights reserved.
; You may use this file only in accordance with the license, terms, conditions, 
; disclaimers, and limitations in the end user license agreement accompanying 
; the software package with which this file was provided.
;-------------------------------------------------------------------------------

    IF :LNOT::DEF:INCLUDED_CYFITTERRV_INC
INCLUDED_CYFITTERRV_INC EQU 1
    GET cydevicerv_trm.inc

; Blue
Blue__0__DR EQU CYREG_GPIO_PRT1_DR
Blue__0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
Blue__0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
Blue__0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
Blue__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
Blue__0__HSIOM_MASK EQU 0x000F0000
Blue__0__HSIOM_SHIFT EQU 16
Blue__0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
Blue__0__INTR EQU CYREG_GPIO_PRT1_INTR
Blue__0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
Blue__0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
Blue__0__MASK EQU 0x10
Blue__0__OUT_SEL EQU CYREG_UDB_PA1_CFG10
Blue__0__OUT_SEL_SHIFT EQU 8
Blue__0__OUT_SEL_VAL EQU 0
Blue__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
Blue__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
Blue__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
Blue__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
Blue__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
Blue__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
Blue__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
Blue__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
Blue__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
Blue__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
Blue__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
Blue__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
Blue__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
Blue__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
Blue__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
Blue__0__PC EQU CYREG_GPIO_PRT1_PC
Blue__0__PC2 EQU CYREG_GPIO_PRT1_PC2
Blue__0__PORT EQU 1
Blue__0__PS EQU CYREG_GPIO_PRT1_PS
Blue__0__SHIFT EQU 4
Blue__DR EQU CYREG_GPIO_PRT1_DR
Blue__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
Blue__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
Blue__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
Blue__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
Blue__INTR EQU CYREG_GPIO_PRT1_INTR
Blue__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
Blue__INTSTAT EQU CYREG_GPIO_PRT1_INTR
Blue__MASK EQU 0x10
Blue__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
Blue__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
Blue__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
Blue__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
Blue__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
Blue__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
Blue__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
Blue__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
Blue__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
Blue__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
Blue__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
Blue__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
Blue__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
Blue__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
Blue__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
Blue__PC EQU CYREG_GPIO_PRT1_PC
Blue__PC2 EQU CYREG_GPIO_PRT1_PC2
Blue__PORT EQU 1
Blue__PS EQU CYREG_GPIO_PRT1_PS
Blue__SHIFT EQU 4

; Green
Green__0__DR EQU CYREG_GPIO_PRT1_DR
Green__0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
Green__0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
Green__0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
Green__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
Green__0__HSIOM_MASK EQU 0x00F00000
Green__0__HSIOM_SHIFT EQU 20
Green__0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
Green__0__INTR EQU CYREG_GPIO_PRT1_INTR
Green__0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
Green__0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
Green__0__MASK EQU 0x20
Green__0__OUT_SEL EQU CYREG_UDB_PA1_CFG10
Green__0__OUT_SEL_SHIFT EQU 10
Green__0__OUT_SEL_VAL EQU 1
Green__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
Green__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
Green__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
Green__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
Green__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
Green__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
Green__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
Green__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
Green__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
Green__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
Green__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
Green__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
Green__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
Green__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
Green__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
Green__0__PC EQU CYREG_GPIO_PRT1_PC
Green__0__PC2 EQU CYREG_GPIO_PRT1_PC2
Green__0__PORT EQU 1
Green__0__PS EQU CYREG_GPIO_PRT1_PS
Green__0__SHIFT EQU 5
Green__DR EQU CYREG_GPIO_PRT1_DR
Green__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
Green__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
Green__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
Green__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
Green__INTR EQU CYREG_GPIO_PRT1_INTR
Green__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
Green__INTSTAT EQU CYREG_GPIO_PRT1_INTR
Green__MASK EQU 0x20
Green__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
Green__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
Green__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
Green__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
Green__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
Green__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
Green__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
Green__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
Green__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
Green__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
Green__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
Green__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
Green__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
Green__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
Green__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
Green__PC EQU CYREG_GPIO_PRT1_PC
Green__PC2 EQU CYREG_GPIO_PRT1_PC2
Green__PORT EQU 1
Green__PS EQU CYREG_GPIO_PRT1_PS
Green__SHIFT EQU 5

; Pwm_Clk
Pwm_Clk__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL11
Pwm_Clk__DIV_ID EQU 0x00000040
Pwm_Clk__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL0
Pwm_Clk__PA_DIV_ID EQU 0x000000FF

; Pwm_PWMUDB
Pwm_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL2
Pwm_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_UDB_W16_CTL2
Pwm_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_UDB_W16_CTL2
Pwm_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_UDB_W16_CTL2
Pwm_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_UDB_W16_CTL2
Pwm_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_UDB_W16_MSK2
Pwm_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_UDB_W16_MSK2
Pwm_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_UDB_W16_MSK2
Pwm_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_UDB_W16_MSK2
Pwm_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
Pwm_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
Pwm_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL2
Pwm_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_UDB_W8_CTL2
Pwm_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_UDB_CAT16_CTL_ST2
Pwm_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_UDB_W8_CTL2
Pwm_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_UDB_CAT16_CTL_ST2
Pwm_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
Pwm_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK2
Pwm_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK2
Pwm_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_UDB_W8_MSK2
Pwm_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG EQU CYREG_UDB_W16_A02
Pwm_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG EQU CYREG_UDB_W16_A12
Pwm_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG EQU CYREG_UDB_W16_D02
Pwm_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG EQU CYREG_UDB_W16_D12
Pwm_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL2
Pwm_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG EQU CYREG_UDB_W16_F02
Pwm_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG EQU CYREG_UDB_W16_F12
Pwm_PWMUDB_sP8_pwmdp_u0__A0_A1_REG EQU CYREG_UDB_CAT16_A2
Pwm_PWMUDB_sP8_pwmdp_u0__A0_REG EQU CYREG_UDB_W8_A02
Pwm_PWMUDB_sP8_pwmdp_u0__A1_REG EQU CYREG_UDB_W8_A12
Pwm_PWMUDB_sP8_pwmdp_u0__D0_D1_REG EQU CYREG_UDB_CAT16_D2
Pwm_PWMUDB_sP8_pwmdp_u0__D0_REG EQU CYREG_UDB_W8_D02
Pwm_PWMUDB_sP8_pwmdp_u0__D1_REG EQU CYREG_UDB_W8_D12
Pwm_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL2
Pwm_PWMUDB_sP8_pwmdp_u0__F0_F1_REG EQU CYREG_UDB_CAT16_F2
Pwm_PWMUDB_sP8_pwmdp_u0__F0_REG EQU CYREG_UDB_W8_F02
Pwm_PWMUDB_sP8_pwmdp_u0__F1_REG EQU CYREG_UDB_W8_F12
Pwm_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK2
Pwm_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK2

; Rx_Int
Rx_Int__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
Rx_Int__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
Rx_Int__INTC_MASK EQU 0x200
Rx_Int__INTC_NUMBER EQU 9
Rx_Int__INTC_PRIOR_MASK EQU 0xC000
Rx_Int__INTC_PRIOR_NUM EQU 3
Rx_Int__INTC_PRIOR_REG EQU CYREG_CM0_IPR2
Rx_Int__INTC_SET_EN_REG EQU CYREG_CM0_ISER
Rx_Int__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

; Uart_Clk
Uart_Clk__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL1
Uart_Clk__DIV_ID EQU 0x00000080
Uart_Clk__DIV_REGISTER EQU CYREG_PERI_DIV_16_5_CTL0
Uart_Clk__FRAC_MASK EQU 0x000000F8
Uart_Clk__PA_DIV_ID EQU 0x000000FF

; Uart_rx
Uart_rx__0__DR EQU CYREG_GPIO_PRT0_DR
Uart_rx__0__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
Uart_rx__0__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
Uart_rx__0__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
Uart_rx__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
Uart_rx__0__HSIOM_GPIO EQU 0
Uart_rx__0__HSIOM_I2C EQU 14
Uart_rx__0__HSIOM_I2C_SDA EQU 14
Uart_rx__0__HSIOM_MASK EQU 0x000F0000
Uart_rx__0__HSIOM_SHIFT EQU 16
Uart_rx__0__HSIOM_SPI EQU 15
Uart_rx__0__HSIOM_SPI_MOSI EQU 15
Uart_rx__0__HSIOM_UART EQU 9
Uart_rx__0__HSIOM_UART_RX EQU 9
Uart_rx__0__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
Uart_rx__0__INTR EQU CYREG_GPIO_PRT0_INTR
Uart_rx__0__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
Uart_rx__0__INTSTAT EQU CYREG_GPIO_PRT0_INTR
Uart_rx__0__MASK EQU 0x10
Uart_rx__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
Uart_rx__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
Uart_rx__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
Uart_rx__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
Uart_rx__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
Uart_rx__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
Uart_rx__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
Uart_rx__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
Uart_rx__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
Uart_rx__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
Uart_rx__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
Uart_rx__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
Uart_rx__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
Uart_rx__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
Uart_rx__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
Uart_rx__0__PC EQU CYREG_GPIO_PRT0_PC
Uart_rx__0__PC2 EQU CYREG_GPIO_PRT0_PC2
Uart_rx__0__PORT EQU 0
Uart_rx__0__PS EQU CYREG_GPIO_PRT0_PS
Uart_rx__0__SHIFT EQU 4
Uart_rx__DR EQU CYREG_GPIO_PRT0_DR
Uart_rx__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
Uart_rx__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
Uart_rx__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
Uart_rx__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
Uart_rx__INTR EQU CYREG_GPIO_PRT0_INTR
Uart_rx__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
Uart_rx__INTSTAT EQU CYREG_GPIO_PRT0_INTR
Uart_rx__MASK EQU 0x10
Uart_rx__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
Uart_rx__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
Uart_rx__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
Uart_rx__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
Uart_rx__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
Uart_rx__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
Uart_rx__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
Uart_rx__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
Uart_rx__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
Uart_rx__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
Uart_rx__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
Uart_rx__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
Uart_rx__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
Uart_rx__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
Uart_rx__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
Uart_rx__PC EQU CYREG_GPIO_PRT0_PC
Uart_rx__PC2 EQU CYREG_GPIO_PRT0_PC2
Uart_rx__PORT EQU 0
Uart_rx__PS EQU CYREG_GPIO_PRT0_PS
Uart_rx__SHIFT EQU 4

; Miscellaneous
Uart_SCB__CTRL EQU CYREG_SCB0_CTRL
Uart_SCB__EZ_DATA0 EQU CYREG_SCB0_EZ_DATA0
Uart_SCB__EZ_DATA1 EQU CYREG_SCB0_EZ_DATA1
Uart_SCB__EZ_DATA10 EQU CYREG_SCB0_EZ_DATA10
Uart_SCB__EZ_DATA11 EQU CYREG_SCB0_EZ_DATA11
Uart_SCB__EZ_DATA12 EQU CYREG_SCB0_EZ_DATA12
Uart_SCB__EZ_DATA13 EQU CYREG_SCB0_EZ_DATA13
Uart_SCB__EZ_DATA14 EQU CYREG_SCB0_EZ_DATA14
Uart_SCB__EZ_DATA15 EQU CYREG_SCB0_EZ_DATA15
Uart_SCB__EZ_DATA16 EQU CYREG_SCB0_EZ_DATA16
Uart_SCB__EZ_DATA17 EQU CYREG_SCB0_EZ_DATA17
Uart_SCB__EZ_DATA18 EQU CYREG_SCB0_EZ_DATA18
Uart_SCB__EZ_DATA19 EQU CYREG_SCB0_EZ_DATA19
Uart_SCB__EZ_DATA2 EQU CYREG_SCB0_EZ_DATA2
Uart_SCB__EZ_DATA20 EQU CYREG_SCB0_EZ_DATA20
Uart_SCB__EZ_DATA21 EQU CYREG_SCB0_EZ_DATA21
Uart_SCB__EZ_DATA22 EQU CYREG_SCB0_EZ_DATA22
Uart_SCB__EZ_DATA23 EQU CYREG_SCB0_EZ_DATA23
Uart_SCB__EZ_DATA24 EQU CYREG_SCB0_EZ_DATA24
Uart_SCB__EZ_DATA25 EQU CYREG_SCB0_EZ_DATA25
Uart_SCB__EZ_DATA26 EQU CYREG_SCB0_EZ_DATA26
Uart_SCB__EZ_DATA27 EQU CYREG_SCB0_EZ_DATA27
Uart_SCB__EZ_DATA28 EQU CYREG_SCB0_EZ_DATA28
Uart_SCB__EZ_DATA29 EQU CYREG_SCB0_EZ_DATA29
Uart_SCB__EZ_DATA3 EQU CYREG_SCB0_EZ_DATA3
Uart_SCB__EZ_DATA30 EQU CYREG_SCB0_EZ_DATA30
Uart_SCB__EZ_DATA31 EQU CYREG_SCB0_EZ_DATA31
Uart_SCB__EZ_DATA4 EQU CYREG_SCB0_EZ_DATA4
Uart_SCB__EZ_DATA5 EQU CYREG_SCB0_EZ_DATA5
Uart_SCB__EZ_DATA6 EQU CYREG_SCB0_EZ_DATA6
Uart_SCB__EZ_DATA7 EQU CYREG_SCB0_EZ_DATA7
Uart_SCB__EZ_DATA8 EQU CYREG_SCB0_EZ_DATA8
Uart_SCB__EZ_DATA9 EQU CYREG_SCB0_EZ_DATA9
Uart_SCB__I2C_CFG EQU CYREG_SCB0_I2C_CFG
Uart_SCB__I2C_CTRL EQU CYREG_SCB0_I2C_CTRL
Uart_SCB__I2C_M_CMD EQU CYREG_SCB0_I2C_M_CMD
Uart_SCB__I2C_S_CMD EQU CYREG_SCB0_I2C_S_CMD
Uart_SCB__I2C_STATUS EQU CYREG_SCB0_I2C_STATUS
Uart_SCB__INTR_CAUSE EQU CYREG_SCB0_INTR_CAUSE
Uart_SCB__INTR_I2C_EC EQU CYREG_SCB0_INTR_I2C_EC
Uart_SCB__INTR_I2C_EC_MASK EQU CYREG_SCB0_INTR_I2C_EC_MASK
Uart_SCB__INTR_I2C_EC_MASKED EQU CYREG_SCB0_INTR_I2C_EC_MASKED
Uart_SCB__INTR_M EQU CYREG_SCB0_INTR_M
Uart_SCB__INTR_M_MASK EQU CYREG_SCB0_INTR_M_MASK
Uart_SCB__INTR_M_MASKED EQU CYREG_SCB0_INTR_M_MASKED
Uart_SCB__INTR_M_SET EQU CYREG_SCB0_INTR_M_SET
Uart_SCB__INTR_RX EQU CYREG_SCB0_INTR_RX
Uart_SCB__INTR_RX_MASK EQU CYREG_SCB0_INTR_RX_MASK
Uart_SCB__INTR_RX_MASKED EQU CYREG_SCB0_INTR_RX_MASKED
Uart_SCB__INTR_RX_SET EQU CYREG_SCB0_INTR_RX_SET
Uart_SCB__INTR_S EQU CYREG_SCB0_INTR_S
Uart_SCB__INTR_S_MASK EQU CYREG_SCB0_INTR_S_MASK
Uart_SCB__INTR_S_MASKED EQU CYREG_SCB0_INTR_S_MASKED
Uart_SCB__INTR_S_SET EQU CYREG_SCB0_INTR_S_SET
Uart_SCB__INTR_SPI_EC EQU CYREG_SCB0_INTR_SPI_EC
Uart_SCB__INTR_SPI_EC_MASK EQU CYREG_SCB0_INTR_SPI_EC_MASK
Uart_SCB__INTR_SPI_EC_MASKED EQU CYREG_SCB0_INTR_SPI_EC_MASKED
Uart_SCB__INTR_TX EQU CYREG_SCB0_INTR_TX
Uart_SCB__INTR_TX_MASK EQU CYREG_SCB0_INTR_TX_MASK
Uart_SCB__INTR_TX_MASKED EQU CYREG_SCB0_INTR_TX_MASKED
Uart_SCB__INTR_TX_SET EQU CYREG_SCB0_INTR_TX_SET
Uart_SCB__RX_CTRL EQU CYREG_SCB0_RX_CTRL
Uart_SCB__RX_FIFO_CTRL EQU CYREG_SCB0_RX_FIFO_CTRL
Uart_SCB__RX_FIFO_RD EQU CYREG_SCB0_RX_FIFO_RD
Uart_SCB__RX_FIFO_RD_SILENT EQU CYREG_SCB0_RX_FIFO_RD_SILENT
Uart_SCB__RX_FIFO_STATUS EQU CYREG_SCB0_RX_FIFO_STATUS
Uart_SCB__RX_MATCH EQU CYREG_SCB0_RX_MATCH
Uart_SCB__SPI_CTRL EQU CYREG_SCB0_SPI_CTRL
Uart_SCB__SPI_STATUS EQU CYREG_SCB0_SPI_STATUS
Uart_SCB__SS0_POSISTION EQU 0
Uart_SCB__SS1_POSISTION EQU 1
Uart_SCB__SS2_POSISTION EQU 2
Uart_SCB__SS3_POSISTION EQU 3
Uart_SCB__STATUS EQU CYREG_SCB0_STATUS
Uart_SCB__TX_CTRL EQU CYREG_SCB0_TX_CTRL
Uart_SCB__TX_FIFO_CTRL EQU CYREG_SCB0_TX_FIFO_CTRL
Uart_SCB__TX_FIFO_STATUS EQU CYREG_SCB0_TX_FIFO_STATUS
Uart_SCB__TX_FIFO_WR EQU CYREG_SCB0_TX_FIFO_WR
Uart_SCB__UART_CTRL EQU CYREG_SCB0_UART_CTRL
Uart_SCB__UART_FLOW_CTRL EQU CYREG_SCB0_UART_FLOW_CTRL
Uart_SCB__UART_RX_CTRL EQU CYREG_SCB0_UART_RX_CTRL
Uart_SCB__UART_RX_STATUS EQU CYREG_SCB0_UART_RX_STATUS
Uart_SCB__UART_TX_CTRL EQU CYREG_SCB0_UART_TX_CTRL
Uart_tx__0__DR EQU CYREG_GPIO_PRT0_DR
Uart_tx__0__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
Uart_tx__0__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
Uart_tx__0__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
Uart_tx__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
Uart_tx__0__HSIOM_GPIO EQU 0
Uart_tx__0__HSIOM_I2C EQU 14
Uart_tx__0__HSIOM_I2C_SCL EQU 14
Uart_tx__0__HSIOM_MASK EQU 0x00F00000
Uart_tx__0__HSIOM_SHIFT EQU 20
Uart_tx__0__HSIOM_SPI EQU 15
Uart_tx__0__HSIOM_SPI_MISO EQU 15
Uart_tx__0__HSIOM_UART EQU 9
Uart_tx__0__HSIOM_UART_TX EQU 9
Uart_tx__0__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
Uart_tx__0__INTR EQU CYREG_GPIO_PRT0_INTR
Uart_tx__0__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
Uart_tx__0__INTSTAT EQU CYREG_GPIO_PRT0_INTR
Uart_tx__0__MASK EQU 0x20
Uart_tx__0__OUT_SEL EQU CYREG_UDB_PA0_CFG10
Uart_tx__0__OUT_SEL_SHIFT EQU 10
Uart_tx__0__OUT_SEL_VAL EQU -1
Uart_tx__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
Uart_tx__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
Uart_tx__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
Uart_tx__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
Uart_tx__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
Uart_tx__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
Uart_tx__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
Uart_tx__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
Uart_tx__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
Uart_tx__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
Uart_tx__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
Uart_tx__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
Uart_tx__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
Uart_tx__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
Uart_tx__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
Uart_tx__0__PC EQU CYREG_GPIO_PRT0_PC
Uart_tx__0__PC2 EQU CYREG_GPIO_PRT0_PC2
Uart_tx__0__PORT EQU 0
Uart_tx__0__PS EQU CYREG_GPIO_PRT0_PS
Uart_tx__0__SHIFT EQU 5
Uart_tx__DR EQU CYREG_GPIO_PRT0_DR
Uart_tx__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
Uart_tx__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
Uart_tx__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
Uart_tx__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
Uart_tx__INTR EQU CYREG_GPIO_PRT0_INTR
Uart_tx__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
Uart_tx__INTSTAT EQU CYREG_GPIO_PRT0_INTR
Uart_tx__MASK EQU 0x20
Uart_tx__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
Uart_tx__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
Uart_tx__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
Uart_tx__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
Uart_tx__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
Uart_tx__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
Uart_tx__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
Uart_tx__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
Uart_tx__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
Uart_tx__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
Uart_tx__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
Uart_tx__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
Uart_tx__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
Uart_tx__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
Uart_tx__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
Uart_tx__PC EQU CYREG_GPIO_PRT0_PC
Uart_tx__PC2 EQU CYREG_GPIO_PRT0_PC2
Uart_tx__PORT EQU 0
Uart_tx__PS EQU CYREG_GPIO_PRT0_PS
Uart_tx__SHIFT EQU 5
CYDEV_BCLK__HFCLK__HZ EQU 48000000
CYDEV_BCLK__HFCLK__KHZ EQU 48000
CYDEV_BCLK__HFCLK__MHZ EQU 48
CYDEV_BCLK__SYSCLK__HZ EQU 24000000
CYDEV_BCLK__SYSCLK__KHZ EQU 24000
CYDEV_BCLK__SYSCLK__MHZ EQU 24
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 16
CYDEV_CHIP_DIE_PSOC5LP EQU 2
CYDEV_CHIP_DIE_PSOC5TM EQU 3
CYDEV_CHIP_DIE_TMA4 EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 5
CYDEV_CHIP_FAMILY_FM3 EQU 6
CYDEV_CHIP_FAMILY_FM4 EQU 7
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_PSOC6 EQU 4
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC4
CYDEV_CHIP_JTAG_ID EQU 0x1A6B11AA
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 16
CYDEV_CHIP_MEMBER_4D EQU 12
CYDEV_CHIP_MEMBER_4E EQU 6
CYDEV_CHIP_MEMBER_4F EQU 17
CYDEV_CHIP_MEMBER_4G EQU 4
CYDEV_CHIP_MEMBER_4H EQU 15
CYDEV_CHIP_MEMBER_4I EQU 21
CYDEV_CHIP_MEMBER_4J EQU 13
CYDEV_CHIP_MEMBER_4K EQU 14
CYDEV_CHIP_MEMBER_4L EQU 20
CYDEV_CHIP_MEMBER_4M EQU 19
CYDEV_CHIP_MEMBER_4N EQU 9
CYDEV_CHIP_MEMBER_4O EQU 7
CYDEV_CHIP_MEMBER_4P EQU 18
CYDEV_CHIP_MEMBER_4Q EQU 11
CYDEV_CHIP_MEMBER_4R EQU 8
CYDEV_CHIP_MEMBER_4S EQU 10
CYDEV_CHIP_MEMBER_4U EQU 5
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 2
CYDEV_CHIP_MEMBER_6A EQU 22
CYDEV_CHIP_MEMBER_FM3 EQU 26
CYDEV_CHIP_MEMBER_FM4 EQU 27
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 23
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 24
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 25
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_4F
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4R_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4S_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_6A_NO_UDB EQU 0
CYDEV_CHIP_REVISION_6A_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_READ_ACCELERATOR EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_PROTECT_KILL EQU 4
CYDEV_DEBUG_PROTECT_OPEN EQU 1
CYDEV_DEBUG_PROTECT EQU CYDEV_DEBUG_PROTECT_OPEN
CYDEV_DEBUG_PROTECT_PROTECTED EQU 2
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DFT_SELECT_CLK0 EQU 10
CYDEV_DFT_SELECT_CLK1 EQU 11
CYDEV_DMA_CHANNELS_AVAILABLE EQU 8
CYDEV_HEAP_SIZE EQU 0x400
CYDEV_IMO_TRIMMED_BY_USB EQU 0
CYDEV_IMO_TRIMMED_BY_WCO EQU 0
CYDEV_INTR_NUMBER_DMA EQU 21
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 1
CYDEV_VDD_MV EQU 3300
CYDEV_VDDR_MV EQU 3300
CYDEV_WDT_GENERATE_ISR EQU 0
CYIPBLOCK_m0s8bless_VERSION EQU 2
CYIPBLOCK_m0s8cpussv2_VERSION EQU 1
CYIPBLOCK_m0s8csd_VERSION EQU 1
CYIPBLOCK_m0s8ioss_VERSION EQU 1
CYIPBLOCK_m0s8lcd_VERSION EQU 2
CYIPBLOCK_m0s8peri_VERSION EQU 1
CYIPBLOCK_m0s8scb_VERSION EQU 2
CYIPBLOCK_m0s8srssv2_VERSION EQU 1
CYIPBLOCK_m0s8tcpwm_VERSION EQU 2
CYIPBLOCK_m0s8udbif_VERSION EQU 1
CYIPBLOCK_s8pass4al_VERSION EQU 1
DMA_CHANNELS_USED__MASK EQU 0
CYDEV_BOOTLOADER_ENABLE EQU 0
    ENDIF
    END
