Pipelined two-stage AND-OR circuit