{
  "name": "core_arch::x86::sse::_mm_storer_ps",
  "safe": false,
  "callees": {
    "intrinsics::simd::simd_shuffle": {
      "safe": false,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": " Shuffles two vectors by const indices.\n\n `T` must be a vector.\n\n `U` must be a **const** vector of `u32`s. This means it must either refer to a named\n const or be given as an inline const expression (`const { ... }`).\n\n `V` must be a vector with the same element type as `T` and the same length as `U`.\n\n Returns a new vector such that element `i` is selected from `xy[idx[i]]`, where `xy`\n is the concatenation of `x` and `y`. It is a compile-time error if `idx[i]` is out-of-bounds\n of `xy`.\n",
      "adt": {}
    }
  },
  "adts": {
    "core_arch::x86::__m128": [
      "Plain"
    ]
  },
  "path": 11646,
  "span": "/home/gh-zjp-CN/.rustup/toolchains/nightly-2025-12-06-aarch64-unknown-linux-gnu/lib/rustlib/src/rust/library/core/src/../../stdarch/crates/core_arch/src/x86/sse.rs:1355:1: 1358:2",
  "src": "pub unsafe fn _mm_storer_ps(p: *mut f32, a: __m128) {\n    let b: __m128 = simd_shuffle!(a, a, [3, 2, 1, 0]);\n    *(p as *mut __m128) = b;\n}",
  "mir": "fn core_arch::x86::sse::_mm_storer_ps(_1: *mut f32, _2: core_arch::x86::__m128) -> () {\n    let mut _0: ();\n    let  _3: core_arch::x86::__m128;\n    let mut _4: *mut core_arch::x86::__m128;\n    debug p => _1;\n    debug a => _2;\n    debug b => _3;\n    bb0: {\n        _3 = intrinsics::simd::simd_shuffle::<core_arch::x86::__m128, core_arch::macros::SimdShuffleIdx<4>, core_arch::x86::__m128>(_2, _2, core_arch::x86::sse::_mm_storer_ps::{constant#0}) -> [return: bb1, unwind unreachable];\n    }\n    bb1: {\n        StorageLive(_4);\n        _4 = _1 as *mut core_arch::x86::__m128;\n        (*_4) = _3;\n        StorageDead(_4);\n        return;\n    }\n}\n",
  "doc": " Stores four 32-bit floats into *aligned* memory in reverse order.\n\n If the pointer is not aligned to a 128-bit boundary (16 bytes) a general\n protection fault will be triggered (fatal program crash).\n\n Functionally equivalent to the following code sequence (assuming `p`\n satisfies the alignment restrictions):\n\n ```text\n *p = a.extract(3);\n *p.add(1) = a.extract(2);\n *p.add(2) = a.extract(1);\n *p.add(3) = a.extract(0);\n ```\n\n [Intel's documentation](https://www.intel.com/content/www/us/en/docs/intrinsics-guide/index.html#text=_mm_storer_ps)\n",
  "tags": {
    "tags": [],
    "spec": {},
    "docs": []
  }
}