0.7
2020.2
Nov 18 2020
09:47:47
L:/Projects/Atfox_exTensible_Interface/Atfox_exTensible_Interface.sim/sim_1/behav/xsim/glbl.v,1605673889,verilog,,,,glbl,,uvm,,,,,,
L:/Projects/Atfox_exTensible_Interface/Atfox_exTensible_Interface.srcs/sim_1/imports/new/ram.sv,1699801517,systemVerilog,,L:/Projects/fifo_sync/fifo_sync.srcs/sources_1/new/sync_fifo.sv,,ram,,uvm,,,,,,
L:/Projects/Atfox_exTensible_Interface/Atfox_exTensible_Interface.srcs/sim_1/new/ATI_tb.sv,1700503918,systemVerilog,,,,ATI_tb,,uvm,,,,,,
L:/Projects/Atfox_exTensible_Interface/Atfox_exTensible_Interface.srcs/sources_1/imports/RF_Transceiver-main/fifo_module.v,1699327737,verilog,,L:/Projects/Atfox_exTensible_Interface/Atfox_exTensible_Interface.srcs/sources_1/imports/new/real_time.v,,fifo_module,,uvm,,,,,,
L:/Projects/Atfox_exTensible_Interface/Atfox_exTensible_Interface.srcs/sources_1/imports/new/real_time.v,1699196992,verilog,,,,real_time,,uvm,,,,,,
L:/Projects/Atfox_exTensible_Interface/Atfox_exTensible_Interface.srcs/sources_1/new/Atfox_exTensible_Interface.sv,1700502218,systemVerilog,,L:/Projects/peripheral_uart/peripheral_uart.srcs/sources_1/new/RX_controller.v,,Atfox_exTensible_Interface,,uvm,,,,,,
L:/Projects/fifo_sync/fifo_sync.srcs/sources_1/new/sync_fifo.sv,1700257923,systemVerilog,,L:/Projects/peripheral_uart/peripheral_uart.srcs/sources_1/new/uart_peripheral.sv,,sync_fifo,,uvm,,,,,,
L:/Projects/peripheral_uart/peripheral_uart.srcs/sources_1/new/RX_controller.v,1700401755,systemVerilog,,L:/Projects/peripheral_uart/peripheral_uart.srcs/sources_1/new/TX_controller.v,,RX_controller,,uvm,,,,,,
L:/Projects/peripheral_uart/peripheral_uart.srcs/sources_1/new/TX_controller.v,1700232900,systemVerilog,,L:/Projects/peripheral_uart/peripheral_uart.srcs/sources_1/new/baudrate_generator.sv,,TX_controller,,uvm,,,,,,
L:/Projects/peripheral_uart/peripheral_uart.srcs/sources_1/new/baudrate_generator.sv,1700253956,systemVerilog,,L:/Projects/Atfox_exTensible_Interface/Atfox_exTensible_Interface.srcs/sim_1/imports/new/ram.sv,,baudrate_generator,,uvm,,,,,,
L:/Projects/peripheral_uart/peripheral_uart.srcs/sources_1/new/edgedet.v,1700257997,verilog,,L:/Projects/Atfox_exTensible_Interface/Atfox_exTensible_Interface.srcs/sources_1/imports/new/real_time.v,,edgedet,,uvm,,,,,,
L:/Projects/peripheral_uart/peripheral_uart.srcs/sources_1/new/uart_peripheral.sv,1700418567,systemVerilog,,L:/Projects/Atfox_exTensible_Interface/Atfox_exTensible_Interface.srcs/sim_1/new/ATI_tb.sv,,uart_peripheral,,uvm,,,,,,
