ISim log file
Running: G:\VHDL_CODE\example_session_1\full_adder\Full_Adder_TestBench_isim_beh.exe -intstyle ise -gui -tclbatch isim.cmd -wdb G:/VHDL_CODE/example_session_1/Full_Adder/Full_Adder_TestBench_isim_beh.wdb 
ISim P.20131013 (signature 0x7708f090)
This is a Full version of ISim.
Time resolution is 1 ps
# onerror resume
# wave add /
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
# isim force add /full_adder_testbench/a 5 -radix unsigned
# run 1.00us
# isim force add /full_adder_testbench/cin 0 -radix bin
# run 1.00us
