xpm_cdc.sv,systemverilog,xil_defaultlib,../../App/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv,incdir="$ref_dir/../../../ipstatic"incdir="../../../ipstatic"
xpm_VCOMP.vhd,vhdl,xpm,../../App/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_VCOMP.vhd,incdir="$ref_dir/../../../ipstatic"incdir="../../../ipstatic"
pll_clock_clk_wiz.v,verilog,xil_defaultlib,../../../../OV2640_SRAM_VGA.srcs/sources_1/ip/pll_clock/pll_clock_clk_wiz.v,incdir="$ref_dir/../../../ipstatic"incdir="../../../ipstatic"
pll_clock.v,verilog,xil_defaultlib,../../../../OV2640_SRAM_VGA.srcs/sources_1/ip/pll_clock/pll_clock.v,incdir="$ref_dir/../../../ipstatic"incdir="../../../ipstatic"
glbl.v,Verilog,xil_defaultlib,glbl.v
