INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Hc tp v s nghip/Semicon/SPI/SPI.srcs/sources_1/new/Clock_Generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Clock_Generator
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Hc tp v s nghip/Semicon/SPI/SPI.srcs/sources_1/imports/new/DFFs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DFFs_Behavioral
INFO: [VRFC 10-311] analyzing module DFFs_GateLevel
INFO: [VRFC 10-311] analyzing module D_latch
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Hc tp v s nghip/Semicon/SPI/SPI.srcs/sources_1/new/MasterPeer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MasterPeer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Hc tp v s nghip/Semicon/SPI/SPI.srcs/sources_1/imports/new/Mux2_to_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux2_to_1_Dataflow
INFO: [VRFC 10-311] analyzing module Mux2_to_1_Behavioral
INFO: [VRFC 10-311] analyzing module Mux2_to_1_Gatelevel
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Hc tp v s nghip/Semicon/SPI/SPI.srcs/sources_1/imports/new/Mux4_to_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux4_to_1_Behavioral
INFO: [VRFC 10-311] analyzing module Mux4_to_1_Gatelevel
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Hc tp v s nghip/Semicon/SPI/SPI.srcs/sources_1/new/SPIController.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPIController
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Hc tp v s nghip/Semicon/SPI/SPI.srcs/sources_1/new/SPI_Controller_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI_Controller_Top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Hc tp v s nghip/Semicon/SPI/SPI.srcs/sources_1/new/SlavePeer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SlavePeer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Hc tp v s nghip/Semicon/SPI/SPI.srcs/sources_1/imports/new/Synchronous_Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Hc tp v s nghip/Semicon/SPI/SPI.srcs/sources_1/new/USR_PISO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module USR_PISO
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Hc tp v s nghip/Semicon/SPI/SPI.srcs/sources_1/new/USR_SIPO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module USR_SIPO
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Hc tp v s nghip/Semicon/SPI/SPI.srcs/sources_1/new/USR_SISO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module USR_SISO
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Hc tp v s nghip/Semicon/SPI/SPI.srcs/sim_1/new/SPI_top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI_top_tb
