$comment
	File created using the following command:
		vcd file crc_c_gen.msim.vcd -direction
$end
$date
	Wed Oct 23 09:05:12 2024
$end
$version
	ModelSim Version 2020.1
$end
$timescale
	1ps
$end

$scope module crc_c_gen_vlg_vec_tst $end
$var reg 1 ! CLOCK $end
$var reg 1 " NEXT_BIT $end
$var reg 1 # RESET $end
$var reg 8 $ SEED [7:0] $end
$var wire 1 % CRC [7] $end
$var wire 1 & CRC [6] $end
$var wire 1 ' CRC [5] $end
$var wire 1 ( CRC [4] $end
$var wire 1 ) CRC [3] $end
$var wire 1 * CRC [2] $end
$var wire 1 + CRC [1] $end
$var wire 1 , CRC [0] $end

$scope module i1 $end
$var wire 1 - gnd $end
$var wire 1 . vcc $end
$var wire 1 / unknown $end
$var tri1 1 0 devclrn $end
$var tri1 1 1 devpor $end
$var tri1 1 2 devoe $end
$var wire 1 3 CRC[0]~output_o $end
$var wire 1 4 CRC[1]~output_o $end
$var wire 1 5 CRC[2]~output_o $end
$var wire 1 6 CRC[3]~output_o $end
$var wire 1 7 CRC[4]~output_o $end
$var wire 1 8 CRC[5]~output_o $end
$var wire 1 9 CRC[6]~output_o $end
$var wire 1 : CRC[7]~output_o $end
$var wire 1 ; CLOCK~input_o $end
$var wire 1 < NEXT_BIT~input_o $end
$var wire 1 = SEED[0]~input_o $end
$var wire 1 > RESET~input_o $end
$var wire 1 ? CRC[0]~1_combout $end
$var wire 1 @ CRC[0]~3_combout $end
$var wire 1 A CRC[0]~reg0_emulated_q $end
$var wire 1 B CRC[0]~2_combout $end
$var wire 1 C SEED[1]~input_o $end
$var wire 1 D CRC[1]~5_combout $end
$var wire 1 E CRC[1]~7_combout $end
$var wire 1 F CRC[1]~reg0_emulated_q $end
$var wire 1 G CRC[1]~6_combout $end
$var wire 1 H SEED[2]~input_o $end
$var wire 1 I CRC[2]~9_combout $end
$var wire 1 J SEED[3]~input_o $end
$var wire 1 K CRC[3]~13_combout $end
$var wire 1 L CRC[3]~15_combout $end
$var wire 1 M CRC[3]~reg0_emulated_q $end
$var wire 1 N CRC[3]~14_combout $end
$var wire 1 O SEED[4]~input_o $end
$var wire 1 P CRC[4]~17_combout $end
$var wire 1 Q CRC[4]~19_combout $end
$var wire 1 R CRC[4]~reg0_emulated_q $end
$var wire 1 S CRC[4]~18_combout $end
$var wire 1 T SEED[5]~input_o $end
$var wire 1 U CRC[5]~21_combout $end
$var wire 1 V CRC[5]~23_combout $end
$var wire 1 W CRC[5]~reg0_emulated_q $end
$var wire 1 X CRC[5]~22_combout $end
$var wire 1 Y SEED[6]~input_o $end
$var wire 1 Z CRC[6]~25_combout $end
$var wire 1 [ CRC[6]~27_combout $end
$var wire 1 \ CRC[6]~reg0_emulated_q $end
$var wire 1 ] CRC[6]~26_combout $end
$var wire 1 ^ SEED[7]~input_o $end
$var wire 1 _ CRC[7]~29_combout $end
$var wire 1 ` CRC[7]~31_combout $end
$var wire 1 a CRC[7]~reg0_emulated_q $end
$var wire 1 b CRC[7]~30_combout $end
$var wire 1 c CRC[2]~11_combout $end
$var wire 1 d CRC[2]~reg0_emulated_q $end
$var wire 1 e CRC[2]~10_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
1#
b100 $
0,
0+
1*
0)
0(
0'
0&
0%
0-
1.
x/
10
11
12
03
04
15
06
07
08
09
0:
0;
0<
0=
1>
0?
0@
0A
0B
0C
0D
0E
0F
0G
1H
1I
0J
0K
1L
0M
0N
0O
0P
0Q
0R
0S
0T
0U
0V
0W
0X
0Y
0Z
0[
0\
0]
0^
0_
0`
0a
0b
1c
0d
1e
$end
#25000
1!
1;
#50000
0#
0!
0>
0;
#75000
1!
1;
1d
1M
0e
1N
16
05
0*
1)
0L
1Q
#100000
0!
0;
#125000
1!
1;
1R
0M
1S
0N
06
17
1(
0)
1V
0Q
#150000
0!
0;
#175000
1!
1;
1W
0R
1X
0S
07
18
1'
0(
1[
0V
#200000
0!
0;
#225000
1!
1;
1\
0W
1]
0X
08
19
1&
0'
1`
0[
#250000
0!
0;
#275000
1!
1;
1a
0\
1b
0]
09
1:
1%
0&
0c
0`
#300000
0!
0;
#325000
1!
1;
0d
0a
1e
0b
0:
15
1*
0%
1L
1c
#350000
0!
0;
#375000
1!
1;
1d
1M
0e
1N
16
05
0*
1)
0L
1Q
#400000
0!
0;
#425000
1!
1;
1R
0M
1S
0N
06
17
1(
0)
1V
0Q
#450000
0!
0;
#1000000
