-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
-- Version: 2020.2
-- Copyright (C) Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity top_B_IO_L2_in_boundary_x0 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    fifo_B_B_IO_L2_in_7_x019_dout : IN STD_LOGIC_VECTOR (511 downto 0);
    fifo_B_B_IO_L2_in_7_x019_empty_n : IN STD_LOGIC;
    fifo_B_B_IO_L2_in_7_x019_read : OUT STD_LOGIC;
    fifo_B_PE_0_7_x0155_din : OUT STD_LOGIC_VECTOR (511 downto 0);
    fifo_B_PE_0_7_x0155_full_n : IN STD_LOGIC;
    fifo_B_PE_0_7_x0155_write : OUT STD_LOGIC );
end;


architecture behav of top_B_IO_L2_in_boundary_x0 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (15 downto 0) := "0000000001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (15 downto 0) := "0000000010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (15 downto 0) := "0000000100000000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (15 downto 0) := "0000001000000000";
    constant ap_ST_fsm_state11 : STD_LOGIC_VECTOR (15 downto 0) := "0000010000000000";
    constant ap_ST_fsm_state12 : STD_LOGIC_VECTOR (15 downto 0) := "0000100000000000";
    constant ap_ST_fsm_state13 : STD_LOGIC_VECTOR (15 downto 0) := "0001000000000000";
    constant ap_ST_fsm_state14 : STD_LOGIC_VECTOR (15 downto 0) := "0010000000000000";
    constant ap_ST_fsm_state15 : STD_LOGIC_VECTOR (15 downto 0) := "0100000000000000";
    constant ap_ST_fsm_state16 : STD_LOGIC_VECTOR (15 downto 0) := "1000000000000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv5_0 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    constant ap_const_lv6_0 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv5_1 : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    constant ap_const_lv5_10 : STD_LOGIC_VECTOR (4 downto 0) := "10000";
    constant ap_const_lv6_1 : STD_LOGIC_VECTOR (5 downto 0) := "000001";
    constant ap_const_lv6_20 : STD_LOGIC_VECTOR (5 downto 0) := "100000";
    constant ap_const_lv4_1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_const_lv4_8 : STD_LOGIC_VECTOR (3 downto 0) := "1000";
    constant ap_const_boolean_1 : BOOLEAN := true;

attribute shreg_extract : string;
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_CS_fsm : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal fifo_B_B_IO_L2_in_7_x019_blk_n : STD_LOGIC;
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal ap_CS_fsm_state11 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state11 : signal is "none";
    signal fifo_B_PE_0_7_x0155_blk_n : STD_LOGIC;
    signal ap_CS_fsm_state9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state9 : signal is "none";
    signal icmp_ln890_783_fu_426_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state13 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state13 : signal is "none";
    signal icmp_ln890_782_fu_454_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state16 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state16 : signal is "none";
    signal icmp_ln890_776_fu_483_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal local_B_ping_V_0_q0 : STD_LOGIC_VECTOR (511 downto 0);
    signal reg_323 : STD_LOGIC_VECTOR (511 downto 0);
    signal ap_CS_fsm_state8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state8 : signal is "none";
    signal ap_CS_fsm_state15 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state15 : signal is "none";
    signal add_ln691_fu_328_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal add_ln691_reg_489 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal add_ln691_970_fu_340_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal add_ln691_970_reg_497 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal add_ln691_973_fu_352_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal add_ln691_973_reg_505 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal add_ln691_972_fu_364_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal add_ln691_972_reg_513 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal zext_ln890_130_fu_370_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln890_130_reg_518 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln691_976_fu_380_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal add_ln691_976_reg_526 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal arb_1_reg_223 : STD_LOGIC_VECTOR (0 downto 0);
    signal intra_trans_en_2_reg_210 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln890_781_fu_391_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln691_974_fu_397_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal add_ln691_974_reg_539 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln890_780_fu_408_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal arb_fu_414_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln691_977_fu_420_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_block_state9 : BOOLEAN;
    signal add_ln691_971_fu_432_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal add_ln691_971_reg_565 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_CS_fsm_state10 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state10 : signal is "none";
    signal zext_ln890_129_fu_438_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln890_129_reg_570 : STD_LOGIC_VECTOR (63 downto 0);
    signal local_B_pong_V_0_q0 : STD_LOGIC_VECTOR (511 downto 0);
    signal local_B_pong_V_0_load_reg_578 : STD_LOGIC_VECTOR (511 downto 0);
    signal ap_CS_fsm_state12 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state12 : signal is "none";
    signal add_ln691_975_fu_448_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_block_state13 : BOOLEAN;
    signal add_ln691_968_fu_460_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal add_ln691_968_reg_591 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_CS_fsm_state14 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state14 : signal is "none";
    signal icmp_ln890_774_fu_471_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln691_969_fu_477_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_block_state16 : BOOLEAN;
    signal local_B_ping_V_0_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal local_B_ping_V_0_ce0 : STD_LOGIC;
    signal local_B_ping_V_0_we0 : STD_LOGIC;
    signal local_B_pong_V_0_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal local_B_pong_V_0_ce0 : STD_LOGIC;
    signal local_B_pong_V_0_we0 : STD_LOGIC;
    signal c0_V_reg_150 : STD_LOGIC_VECTOR (4 downto 0);
    signal icmp_ln890_775_fu_346_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_state1 : BOOLEAN;
    signal intra_trans_en_reg_161 : STD_LOGIC_VECTOR (0 downto 0);
    signal c1_V_reg_175 : STD_LOGIC_VECTOR (4 downto 0);
    signal icmp_ln890_777_fu_358_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln890_fu_334_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal intra_trans_en_1_reg_186 : STD_LOGIC_VECTOR (0 downto 0);
    signal c2_V_reg_199 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_phi_mux_arb_1_phi_fu_227_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal c4_V_8_reg_235 : STD_LOGIC_VECTOR (3 downto 0);
    signal c6_V_2_reg_246 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln890_779_fu_374_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal c6_V_1_reg_257 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln890_778_fu_442_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal c7_V_2_reg_268 : STD_LOGIC_VECTOR (3 downto 0);
    signal c4_V_reg_279 : STD_LOGIC_VECTOR (3 downto 0);
    signal c7_V_1_reg_290 : STD_LOGIC_VECTOR (3 downto 0);
    signal c6_V_reg_301 : STD_LOGIC_VECTOR (3 downto 0);
    signal c7_V_reg_312 : STD_LOGIC_VECTOR (3 downto 0);
    signal zext_ln890_132_fu_386_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln890_131_fu_403_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln890_fu_466_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_ce_reg : STD_LOGIC;

    component top_A_IO_L2_in_0_x0_local_A_ping_V_0 IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (511 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (511 downto 0) );
    end component;



begin
    local_B_ping_V_0_U : component top_A_IO_L2_in_0_x0_local_A_ping_V_0
    generic map (
        DataWidth => 512,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => local_B_ping_V_0_address0,
        ce0 => local_B_ping_V_0_ce0,
        we0 => local_B_ping_V_0_we0,
        d0 => fifo_B_B_IO_L2_in_7_x019_dout,
        q0 => local_B_ping_V_0_q0);

    local_B_pong_V_0_U : component top_A_IO_L2_in_0_x0_local_A_ping_V_0
    generic map (
        DataWidth => 512,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => local_B_pong_V_0_address0,
        ce0 => local_B_pong_V_0_ce0,
        we0 => local_B_pong_V_0_we0,
        d0 => fifo_B_B_IO_L2_in_7_x019_dout,
        q0 => local_B_pong_V_0_q0);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((icmp_ln890_774_fu_471_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state14))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    arb_1_reg_223_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state7) and (((intra_trans_en_2_reg_210 = ap_const_lv1_0) or ((icmp_ln890_780_fu_408_p2 = ap_const_lv1_1) and (arb_1_reg_223 = ap_const_lv1_1))) or ((icmp_ln890_781_fu_391_p2 = ap_const_lv1_1) and (arb_1_reg_223 = ap_const_lv1_0))))) then 
                arb_1_reg_223 <= arb_fu_414_p2;
            elsif (((icmp_ln890_775_fu_346_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                arb_1_reg_223 <= ap_const_lv1_0;
            end if; 
        end if;
    end process;

    c0_V_reg_150_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                c0_V_reg_150 <= ap_const_lv5_0;
            elsif (((icmp_ln890_775_fu_346_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                c0_V_reg_150 <= add_ln691_reg_489;
            end if; 
        end if;
    end process;

    c1_V_reg_175_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln890_fu_334_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                c1_V_reg_175 <= ap_const_lv5_0;
            elsif (((icmp_ln890_777_fu_358_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                c1_V_reg_175 <= add_ln691_970_reg_497;
            end if; 
        end if;
    end process;

    c2_V_reg_199_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state7) and (((intra_trans_en_2_reg_210 = ap_const_lv1_0) or ((icmp_ln890_780_fu_408_p2 = ap_const_lv1_1) and (arb_1_reg_223 = ap_const_lv1_1))) or ((icmp_ln890_781_fu_391_p2 = ap_const_lv1_1) and (arb_1_reg_223 = ap_const_lv1_0))))) then 
                c2_V_reg_199 <= add_ln691_973_reg_505;
            elsif (((icmp_ln890_775_fu_346_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                c2_V_reg_199 <= ap_const_lv6_0;
            end if; 
        end if;
    end process;

    c4_V_8_reg_235_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_phi_mux_arb_1_phi_fu_227_p4 = ap_const_lv1_0) and (icmp_ln890_777_fu_358_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                c4_V_8_reg_235 <= ap_const_lv4_0;
            elsif (((fifo_B_B_IO_L2_in_7_x019_empty_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
                c4_V_8_reg_235 <= add_ln691_972_reg_513;
            end if; 
        end if;
    end process;

    c4_V_reg_279_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_phi_mux_arb_1_phi_fu_227_p4 = ap_const_lv1_1) and (icmp_ln890_777_fu_358_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                c4_V_reg_279 <= ap_const_lv4_0;
            elsif (((fifo_B_B_IO_L2_in_7_x019_empty_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state11))) then 
                c4_V_reg_279 <= add_ln691_971_reg_565;
            end if; 
        end if;
    end process;

    c6_V_1_reg_257_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln890_778_fu_442_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state10) and (intra_trans_en_2_reg_210 = ap_const_lv1_1))) then 
                c6_V_1_reg_257 <= ap_const_lv4_0;
            elsif ((not(((icmp_ln890_782_fu_454_p2 = ap_const_lv1_0) and (fifo_B_PE_0_7_x0155_full_n = ap_const_logic_0))) and (icmp_ln890_782_fu_454_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state13))) then 
                c6_V_1_reg_257 <= add_ln691_974_reg_539;
            end if; 
        end if;
    end process;

    c6_V_2_reg_246_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln890_779_fu_374_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state5) and (intra_trans_en_2_reg_210 = ap_const_lv1_1))) then 
                c6_V_2_reg_246 <= ap_const_lv4_0;
            elsif ((not(((icmp_ln890_783_fu_426_p2 = ap_const_lv1_0) and (fifo_B_PE_0_7_x0155_full_n = ap_const_logic_0))) and (icmp_ln890_783_fu_426_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state9))) then 
                c6_V_2_reg_246 <= add_ln691_976_reg_526;
            end if; 
        end if;
    end process;

    c6_V_reg_301_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln890_fu_334_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                c6_V_reg_301 <= ap_const_lv4_0;
            elsif ((not(((icmp_ln890_776_fu_483_p2 = ap_const_lv1_0) and (fifo_B_PE_0_7_x0155_full_n = ap_const_logic_0))) and (icmp_ln890_776_fu_483_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state16))) then 
                c6_V_reg_301 <= add_ln691_968_reg_591;
            end if; 
        end if;
    end process;

    c7_V_1_reg_290_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
                c7_V_1_reg_290 <= ap_const_lv4_0;
            elsif ((not(((icmp_ln890_782_fu_454_p2 = ap_const_lv1_0) and (fifo_B_PE_0_7_x0155_full_n = ap_const_logic_0))) and (icmp_ln890_782_fu_454_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state13))) then 
                c7_V_1_reg_290 <= add_ln691_975_fu_448_p2;
            end if; 
        end if;
    end process;

    c7_V_2_reg_268_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
                c7_V_2_reg_268 <= ap_const_lv4_0;
            elsif ((not(((icmp_ln890_783_fu_426_p2 = ap_const_lv1_0) and (fifo_B_PE_0_7_x0155_full_n = ap_const_logic_0))) and (icmp_ln890_783_fu_426_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state9))) then 
                c7_V_2_reg_268 <= add_ln691_977_fu_420_p2;
            end if; 
        end if;
    end process;

    c7_V_reg_312_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
                c7_V_reg_312 <= ap_const_lv4_0;
            elsif ((not(((icmp_ln890_776_fu_483_p2 = ap_const_lv1_0) and (fifo_B_PE_0_7_x0155_full_n = ap_const_logic_0))) and (icmp_ln890_776_fu_483_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state16))) then 
                c7_V_reg_312 <= add_ln691_969_fu_477_p2;
            end if; 
        end if;
    end process;

    intra_trans_en_1_reg_186_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln890_fu_334_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                intra_trans_en_1_reg_186 <= intra_trans_en_reg_161;
            elsif (((icmp_ln890_777_fu_358_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                intra_trans_en_1_reg_186 <= ap_const_lv1_1;
            end if; 
        end if;
    end process;

    intra_trans_en_2_reg_210_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state7) and (((intra_trans_en_2_reg_210 = ap_const_lv1_0) or ((icmp_ln890_780_fu_408_p2 = ap_const_lv1_1) and (arb_1_reg_223 = ap_const_lv1_1))) or ((icmp_ln890_781_fu_391_p2 = ap_const_lv1_1) and (arb_1_reg_223 = ap_const_lv1_0))))) then 
                intra_trans_en_2_reg_210 <= ap_const_lv1_1;
            elsif (((icmp_ln890_775_fu_346_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                intra_trans_en_2_reg_210 <= intra_trans_en_1_reg_186;
            end if; 
        end if;
    end process;

    intra_trans_en_reg_161_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                intra_trans_en_reg_161 <= ap_const_lv1_0;
            elsif (((icmp_ln890_775_fu_346_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                intra_trans_en_reg_161 <= ap_const_lv1_1;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state14)) then
                add_ln691_968_reg_591 <= add_ln691_968_fu_460_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state3)) then
                add_ln691_970_reg_497 <= add_ln691_970_fu_340_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state10)) then
                add_ln691_971_reg_565 <= add_ln691_971_fu_432_p2;
                    zext_ln890_129_reg_570(3 downto 0) <= zext_ln890_129_fu_438_p1(3 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state5)) then
                add_ln691_972_reg_513 <= add_ln691_972_fu_364_p2;
                    zext_ln890_130_reg_518(3 downto 0) <= zext_ln890_130_fu_370_p1(3 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state4)) then
                add_ln691_973_reg_505 <= add_ln691_973_fu_352_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state7) and (intra_trans_en_2_reg_210 = ap_const_lv1_1) and (arb_1_reg_223 = ap_const_lv1_1))) then
                add_ln691_974_reg_539 <= add_ln691_974_fu_397_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state7) and (intra_trans_en_2_reg_210 = ap_const_lv1_1) and (arb_1_reg_223 = ap_const_lv1_0))) then
                add_ln691_976_reg_526 <= add_ln691_976_fu_380_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
                add_ln691_reg_489 <= add_ln691_fu_328_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state12)) then
                local_B_pong_V_0_load_reg_578 <= local_B_pong_V_0_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state8))) then
                reg_323 <= local_B_ping_V_0_q0;
            end if;
        end if;
    end process;
    zext_ln890_130_reg_518(63 downto 4) <= "000000000000000000000000000000000000000000000000000000000000";
    zext_ln890_129_reg_570(63 downto 4) <= "000000000000000000000000000000000000000000000000000000000000";

    ap_NS_fsm_assign_proc : process (ap_start, ap_done_reg, ap_CS_fsm, ap_CS_fsm_state1, fifo_B_B_IO_L2_in_7_x019_empty_n, fifo_B_PE_0_7_x0155_full_n, ap_CS_fsm_state6, ap_CS_fsm_state11, ap_CS_fsm_state9, icmp_ln890_783_fu_426_p2, ap_CS_fsm_state13, icmp_ln890_782_fu_454_p2, ap_CS_fsm_state16, icmp_ln890_776_fu_483_p2, ap_CS_fsm_state2, ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_state7, arb_1_reg_223, intra_trans_en_2_reg_210, icmp_ln890_781_fu_391_p2, icmp_ln890_780_fu_408_p2, ap_CS_fsm_state10, ap_CS_fsm_state14, icmp_ln890_774_fu_471_p2, icmp_ln890_775_fu_346_p2, icmp_ln890_777_fu_358_p2, icmp_ln890_fu_334_p2, ap_phi_mux_arb_1_phi_fu_227_p4, icmp_ln890_779_fu_374_p2, icmp_ln890_778_fu_442_p2)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if ((not(((ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((icmp_ln890_fu_334_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state14;
                else
                    ap_NS_fsm <= ap_ST_fsm_state3;
                end if;
            when ap_ST_fsm_state3 => 
                if (((icmp_ln890_775_fu_346_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state4;
                end if;
            when ap_ST_fsm_state4 => 
                if (((icmp_ln890_777_fu_358_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                elsif (((ap_phi_mux_arb_1_phi_fu_227_p4 = ap_const_lv1_1) and (icmp_ln890_777_fu_358_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                    ap_NS_fsm <= ap_ST_fsm_state10;
                else
                    ap_NS_fsm <= ap_ST_fsm_state5;
                end if;
            when ap_ST_fsm_state5 => 
                if (((icmp_ln890_779_fu_374_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                    ap_NS_fsm <= ap_ST_fsm_state7;
                else
                    ap_NS_fsm <= ap_ST_fsm_state6;
                end if;
            when ap_ST_fsm_state6 => 
                if (((fifo_B_B_IO_L2_in_7_x019_empty_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state6))) then
                    ap_NS_fsm <= ap_ST_fsm_state5;
                else
                    ap_NS_fsm <= ap_ST_fsm_state6;
                end if;
            when ap_ST_fsm_state7 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state7) and (((intra_trans_en_2_reg_210 = ap_const_lv1_0) or ((icmp_ln890_780_fu_408_p2 = ap_const_lv1_1) and (arb_1_reg_223 = ap_const_lv1_1))) or ((icmp_ln890_781_fu_391_p2 = ap_const_lv1_1) and (arb_1_reg_223 = ap_const_lv1_0))))) then
                    ap_NS_fsm <= ap_ST_fsm_state4;
                elsif (((ap_const_logic_1 = ap_CS_fsm_state7) and (icmp_ln890_780_fu_408_p2 = ap_const_lv1_0) and (intra_trans_en_2_reg_210 = ap_const_lv1_1) and (arb_1_reg_223 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state12;
                else
                    ap_NS_fsm <= ap_ST_fsm_state8;
                end if;
            when ap_ST_fsm_state8 => 
                ap_NS_fsm <= ap_ST_fsm_state9;
            when ap_ST_fsm_state9 => 
                if ((not(((icmp_ln890_783_fu_426_p2 = ap_const_lv1_0) and (fifo_B_PE_0_7_x0155_full_n = ap_const_logic_0))) and (icmp_ln890_783_fu_426_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state9))) then
                    ap_NS_fsm <= ap_ST_fsm_state7;
                elsif ((not(((icmp_ln890_783_fu_426_p2 = ap_const_lv1_0) and (fifo_B_PE_0_7_x0155_full_n = ap_const_logic_0))) and (icmp_ln890_783_fu_426_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state9))) then
                    ap_NS_fsm <= ap_ST_fsm_state9;
                else
                    ap_NS_fsm <= ap_ST_fsm_state9;
                end if;
            when ap_ST_fsm_state10 => 
                if (((icmp_ln890_778_fu_442_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state10))) then
                    ap_NS_fsm <= ap_ST_fsm_state7;
                else
                    ap_NS_fsm <= ap_ST_fsm_state11;
                end if;
            when ap_ST_fsm_state11 => 
                if (((fifo_B_B_IO_L2_in_7_x019_empty_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state11))) then
                    ap_NS_fsm <= ap_ST_fsm_state10;
                else
                    ap_NS_fsm <= ap_ST_fsm_state11;
                end if;
            when ap_ST_fsm_state12 => 
                ap_NS_fsm <= ap_ST_fsm_state13;
            when ap_ST_fsm_state13 => 
                if ((not(((icmp_ln890_782_fu_454_p2 = ap_const_lv1_0) and (fifo_B_PE_0_7_x0155_full_n = ap_const_logic_0))) and (icmp_ln890_782_fu_454_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state13))) then
                    ap_NS_fsm <= ap_ST_fsm_state7;
                elsif ((not(((icmp_ln890_782_fu_454_p2 = ap_const_lv1_0) and (fifo_B_PE_0_7_x0155_full_n = ap_const_logic_0))) and (icmp_ln890_782_fu_454_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state13))) then
                    ap_NS_fsm <= ap_ST_fsm_state13;
                else
                    ap_NS_fsm <= ap_ST_fsm_state13;
                end if;
            when ap_ST_fsm_state14 => 
                if (((icmp_ln890_774_fu_471_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state14))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state15;
                end if;
            when ap_ST_fsm_state15 => 
                ap_NS_fsm <= ap_ST_fsm_state16;
            when ap_ST_fsm_state16 => 
                if ((not(((icmp_ln890_776_fu_483_p2 = ap_const_lv1_0) and (fifo_B_PE_0_7_x0155_full_n = ap_const_logic_0))) and (icmp_ln890_776_fu_483_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state16))) then
                    ap_NS_fsm <= ap_ST_fsm_state14;
                elsif ((not(((icmp_ln890_776_fu_483_p2 = ap_const_lv1_0) and (fifo_B_PE_0_7_x0155_full_n = ap_const_logic_0))) and (icmp_ln890_776_fu_483_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state16))) then
                    ap_NS_fsm <= ap_ST_fsm_state16;
                else
                    ap_NS_fsm <= ap_ST_fsm_state16;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXXXXX";
        end case;
    end process;
    add_ln691_968_fu_460_p2 <= std_logic_vector(unsigned(c6_V_reg_301) + unsigned(ap_const_lv4_1));
    add_ln691_969_fu_477_p2 <= std_logic_vector(unsigned(c7_V_reg_312) + unsigned(ap_const_lv4_1));
    add_ln691_970_fu_340_p2 <= std_logic_vector(unsigned(c1_V_reg_175) + unsigned(ap_const_lv5_1));
    add_ln691_971_fu_432_p2 <= std_logic_vector(unsigned(c4_V_reg_279) + unsigned(ap_const_lv4_1));
    add_ln691_972_fu_364_p2 <= std_logic_vector(unsigned(c4_V_8_reg_235) + unsigned(ap_const_lv4_1));
    add_ln691_973_fu_352_p2 <= std_logic_vector(unsigned(c2_V_reg_199) + unsigned(ap_const_lv6_1));
    add_ln691_974_fu_397_p2 <= std_logic_vector(unsigned(c6_V_1_reg_257) + unsigned(ap_const_lv4_1));
    add_ln691_975_fu_448_p2 <= std_logic_vector(unsigned(c7_V_1_reg_290) + unsigned(ap_const_lv4_1));
    add_ln691_976_fu_380_p2 <= std_logic_vector(unsigned(c6_V_2_reg_246) + unsigned(ap_const_lv4_1));
    add_ln691_977_fu_420_p2 <= std_logic_vector(unsigned(c7_V_2_reg_268) + unsigned(ap_const_lv4_1));
    add_ln691_fu_328_p2 <= std_logic_vector(unsigned(c0_V_reg_150) + unsigned(ap_const_lv5_1));
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state10 <= ap_CS_fsm(9);
    ap_CS_fsm_state11 <= ap_CS_fsm(10);
    ap_CS_fsm_state12 <= ap_CS_fsm(11);
    ap_CS_fsm_state13 <= ap_CS_fsm(12);
    ap_CS_fsm_state14 <= ap_CS_fsm(13);
    ap_CS_fsm_state15 <= ap_CS_fsm(14);
    ap_CS_fsm_state16 <= ap_CS_fsm(15);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_CS_fsm_state7 <= ap_CS_fsm(6);
    ap_CS_fsm_state8 <= ap_CS_fsm(7);
    ap_CS_fsm_state9 <= ap_CS_fsm(8);

    ap_block_state1_assign_proc : process(ap_start, ap_done_reg)
    begin
                ap_block_state1 <= ((ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0));
    end process;


    ap_block_state13_assign_proc : process(fifo_B_PE_0_7_x0155_full_n, icmp_ln890_782_fu_454_p2)
    begin
                ap_block_state13 <= ((icmp_ln890_782_fu_454_p2 = ap_const_lv1_0) and (fifo_B_PE_0_7_x0155_full_n = ap_const_logic_0));
    end process;


    ap_block_state16_assign_proc : process(fifo_B_PE_0_7_x0155_full_n, icmp_ln890_776_fu_483_p2)
    begin
                ap_block_state16 <= ((icmp_ln890_776_fu_483_p2 = ap_const_lv1_0) and (fifo_B_PE_0_7_x0155_full_n = ap_const_logic_0));
    end process;


    ap_block_state9_assign_proc : process(fifo_B_PE_0_7_x0155_full_n, icmp_ln890_783_fu_426_p2)
    begin
                ap_block_state9 <= ((icmp_ln890_783_fu_426_p2 = ap_const_lv1_0) and (fifo_B_PE_0_7_x0155_full_n = ap_const_logic_0));
    end process;


    ap_done_assign_proc : process(ap_done_reg, ap_CS_fsm_state14, icmp_ln890_774_fu_471_p2)
    begin
        if (((icmp_ln890_774_fu_471_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state14))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_done_reg;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;

    ap_phi_mux_arb_1_phi_fu_227_p4 <= arb_1_reg_223;

    ap_ready_assign_proc : process(ap_CS_fsm_state14, icmp_ln890_774_fu_471_p2)
    begin
        if (((icmp_ln890_774_fu_471_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state14))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    arb_fu_414_p2 <= (arb_1_reg_223 xor ap_const_lv1_1);

    fifo_B_B_IO_L2_in_7_x019_blk_n_assign_proc : process(fifo_B_B_IO_L2_in_7_x019_empty_n, ap_CS_fsm_state6, ap_CS_fsm_state11)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            fifo_B_B_IO_L2_in_7_x019_blk_n <= fifo_B_B_IO_L2_in_7_x019_empty_n;
        else 
            fifo_B_B_IO_L2_in_7_x019_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    fifo_B_B_IO_L2_in_7_x019_read_assign_proc : process(fifo_B_B_IO_L2_in_7_x019_empty_n, ap_CS_fsm_state6, ap_CS_fsm_state11)
    begin
        if ((((fifo_B_B_IO_L2_in_7_x019_empty_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state11)) or ((fifo_B_B_IO_L2_in_7_x019_empty_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state6)))) then 
            fifo_B_B_IO_L2_in_7_x019_read <= ap_const_logic_1;
        else 
            fifo_B_B_IO_L2_in_7_x019_read <= ap_const_logic_0;
        end if; 
    end process;


    fifo_B_PE_0_7_x0155_blk_n_assign_proc : process(fifo_B_PE_0_7_x0155_full_n, ap_CS_fsm_state9, icmp_ln890_783_fu_426_p2, ap_CS_fsm_state13, icmp_ln890_782_fu_454_p2, ap_CS_fsm_state16, icmp_ln890_776_fu_483_p2)
    begin
        if ((((icmp_ln890_776_fu_483_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state16)) or ((icmp_ln890_782_fu_454_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state13)) or ((icmp_ln890_783_fu_426_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state9)))) then 
            fifo_B_PE_0_7_x0155_blk_n <= fifo_B_PE_0_7_x0155_full_n;
        else 
            fifo_B_PE_0_7_x0155_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    fifo_B_PE_0_7_x0155_din_assign_proc : process(fifo_B_PE_0_7_x0155_full_n, ap_CS_fsm_state9, icmp_ln890_783_fu_426_p2, ap_CS_fsm_state13, icmp_ln890_782_fu_454_p2, ap_CS_fsm_state16, icmp_ln890_776_fu_483_p2, reg_323, local_B_pong_V_0_load_reg_578)
    begin
        if ((not(((icmp_ln890_782_fu_454_p2 = ap_const_lv1_0) and (fifo_B_PE_0_7_x0155_full_n = ap_const_logic_0))) and (icmp_ln890_782_fu_454_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            fifo_B_PE_0_7_x0155_din <= local_B_pong_V_0_load_reg_578;
        elsif (((not(((icmp_ln890_776_fu_483_p2 = ap_const_lv1_0) and (fifo_B_PE_0_7_x0155_full_n = ap_const_logic_0))) and (icmp_ln890_776_fu_483_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state16)) or (not(((icmp_ln890_783_fu_426_p2 = ap_const_lv1_0) and (fifo_B_PE_0_7_x0155_full_n = ap_const_logic_0))) and (icmp_ln890_783_fu_426_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state9)))) then 
            fifo_B_PE_0_7_x0155_din <= reg_323;
        else 
            fifo_B_PE_0_7_x0155_din <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    fifo_B_PE_0_7_x0155_write_assign_proc : process(fifo_B_PE_0_7_x0155_full_n, ap_CS_fsm_state9, icmp_ln890_783_fu_426_p2, ap_CS_fsm_state13, icmp_ln890_782_fu_454_p2, ap_CS_fsm_state16, icmp_ln890_776_fu_483_p2)
    begin
        if (((not(((icmp_ln890_776_fu_483_p2 = ap_const_lv1_0) and (fifo_B_PE_0_7_x0155_full_n = ap_const_logic_0))) and (icmp_ln890_776_fu_483_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state16)) or (not(((icmp_ln890_782_fu_454_p2 = ap_const_lv1_0) and (fifo_B_PE_0_7_x0155_full_n = ap_const_logic_0))) and (icmp_ln890_782_fu_454_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state13)) or (not(((icmp_ln890_783_fu_426_p2 = ap_const_lv1_0) and (fifo_B_PE_0_7_x0155_full_n = ap_const_logic_0))) and (icmp_ln890_783_fu_426_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state9)))) then 
            fifo_B_PE_0_7_x0155_write <= ap_const_logic_1;
        else 
            fifo_B_PE_0_7_x0155_write <= ap_const_logic_0;
        end if; 
    end process;

    icmp_ln890_774_fu_471_p2 <= "1" when (c6_V_reg_301 = ap_const_lv4_8) else "0";
    icmp_ln890_775_fu_346_p2 <= "1" when (c1_V_reg_175 = ap_const_lv5_10) else "0";
    icmp_ln890_776_fu_483_p2 <= "1" when (c7_V_reg_312 = ap_const_lv4_8) else "0";
    icmp_ln890_777_fu_358_p2 <= "1" when (c2_V_reg_199 = ap_const_lv6_20) else "0";
    icmp_ln890_778_fu_442_p2 <= "1" when (c4_V_reg_279 = ap_const_lv4_8) else "0";
    icmp_ln890_779_fu_374_p2 <= "1" when (c4_V_8_reg_235 = ap_const_lv4_8) else "0";
    icmp_ln890_780_fu_408_p2 <= "1" when (c6_V_1_reg_257 = ap_const_lv4_8) else "0";
    icmp_ln890_781_fu_391_p2 <= "1" when (c6_V_2_reg_246 = ap_const_lv4_8) else "0";
    icmp_ln890_782_fu_454_p2 <= "1" when (c7_V_1_reg_290 = ap_const_lv4_8) else "0";
    icmp_ln890_783_fu_426_p2 <= "1" when (c7_V_2_reg_268 = ap_const_lv4_8) else "0";
    icmp_ln890_fu_334_p2 <= "1" when (c0_V_reg_150 = ap_const_lv5_10) else "0";

    local_B_ping_V_0_address0_assign_proc : process(ap_CS_fsm_state11, ap_CS_fsm_state7, zext_ln890_129_reg_570, ap_CS_fsm_state14, zext_ln890_132_fu_386_p1, zext_ln890_fu_466_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            local_B_ping_V_0_address0 <= zext_ln890_fu_466_p1(3 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            local_B_ping_V_0_address0 <= zext_ln890_129_reg_570(3 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            local_B_ping_V_0_address0 <= zext_ln890_132_fu_386_p1(3 - 1 downto 0);
        else 
            local_B_ping_V_0_address0 <= "XXX";
        end if; 
    end process;


    local_B_ping_V_0_ce0_assign_proc : process(fifo_B_B_IO_L2_in_7_x019_empty_n, ap_CS_fsm_state11, ap_CS_fsm_state7, ap_CS_fsm_state14)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state7) or ((fifo_B_B_IO_L2_in_7_x019_empty_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state11)))) then 
            local_B_ping_V_0_ce0 <= ap_const_logic_1;
        else 
            local_B_ping_V_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    local_B_ping_V_0_we0_assign_proc : process(fifo_B_B_IO_L2_in_7_x019_empty_n, ap_CS_fsm_state11)
    begin
        if (((fifo_B_B_IO_L2_in_7_x019_empty_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state11))) then 
            local_B_ping_V_0_we0 <= ap_const_logic_1;
        else 
            local_B_ping_V_0_we0 <= ap_const_logic_0;
        end if; 
    end process;


    local_B_pong_V_0_address0_assign_proc : process(ap_CS_fsm_state6, zext_ln890_130_reg_518, ap_CS_fsm_state7, zext_ln890_131_fu_403_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            local_B_pong_V_0_address0 <= zext_ln890_131_fu_403_p1(3 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            local_B_pong_V_0_address0 <= zext_ln890_130_reg_518(3 - 1 downto 0);
        else 
            local_B_pong_V_0_address0 <= "XXX";
        end if; 
    end process;


    local_B_pong_V_0_ce0_assign_proc : process(fifo_B_B_IO_L2_in_7_x019_empty_n, ap_CS_fsm_state6, ap_CS_fsm_state7)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state7) or ((fifo_B_B_IO_L2_in_7_x019_empty_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state6)))) then 
            local_B_pong_V_0_ce0 <= ap_const_logic_1;
        else 
            local_B_pong_V_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    local_B_pong_V_0_we0_assign_proc : process(fifo_B_B_IO_L2_in_7_x019_empty_n, ap_CS_fsm_state6)
    begin
        if (((fifo_B_B_IO_L2_in_7_x019_empty_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            local_B_pong_V_0_we0 <= ap_const_logic_1;
        else 
            local_B_pong_V_0_we0 <= ap_const_logic_0;
        end if; 
    end process;

    zext_ln890_129_fu_438_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(c4_V_reg_279),64));
    zext_ln890_130_fu_370_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(c4_V_8_reg_235),64));
    zext_ln890_131_fu_403_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(c6_V_1_reg_257),64));
    zext_ln890_132_fu_386_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(c6_V_2_reg_246),64));
    zext_ln890_fu_466_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(c6_V_reg_301),64));
end behav;
