// Generated by CIRCT firtool-1.110.0
module MagmaEncoder(
  input  [255:0] key,
  input  [63:0]  block,
  output [63:0]  encoded,
  input          clk
);

  wire [31:0]      _placeholder_res1;
  wire [31:0]      _placeholder_res1_0;
  wire [31:0]      _placeholder_res1_1;
  wire [31:0]      _placeholder_res1_2;
  wire [31:0]      _placeholder_res1_3;
  wire [31:0]      _placeholder_res1_4;
  wire [31:0]      _placeholder_res1_5;
  wire [31:0]      _placeholder_res1_6;
  wire [31:0]      _placeholder_res1_7;
  wire [31:0]      _placeholder_res1_8;
  wire [31:0]      _placeholder_res1_9;
  wire [20:0]      _placeholder_res1_10;
  wire [10:0]      _placeholder_res1_11;
  wire [31:0]      _placeholder_res1_12;
  wire [31:0]      _placeholder_res1_13;
  wire [31:0]      _placeholder_res1_14;
  wire [31:0]      _placeholder_res1_15;
  wire [31:0]      _placeholder_res1_16;
  wire [31:0]      _placeholder_res1_17;
  wire [31:0]      _placeholder_res1_18;
  wire [31:0]      _placeholder_res1_19;
  wire [31:0]      _placeholder_res1_20;
  wire [31:0]      _placeholder_res1_21;
  wire [31:0]      _placeholder_res1_22;
  wire [3:0]       _placeholder_res1_23;
  wire [3:0]       _placeholder_res1_24;
  wire [23:0]      _placeholder_res1_25;
  wire [31:0]      _placeholder_res1_26;
  wire [31:0]      _placeholder_res1_27;
  wire [31:0]      _placeholder_res1_28;
  wire [31:0]      _placeholder_res1_29;
  wire [31:0]      _placeholder_res1_30;
  wire [31:0]      _placeholder_res1_31;
  wire [31:0]      _placeholder_res1_32;
  wire [31:0]      _placeholder_res1_33;
  wire [31:0]      _placeholder_res1_34;
  wire [31:0]      _placeholder_res1_35;
  wire [31:0]      _placeholder_res1_36;
  wire [3:0]       _placeholder_res1_37;
  wire [3:0]       _placeholder_res1_38;
  wire [3:0]       _placeholder_res1_39;
  wire [3:0]       _placeholder_res1_40;
  wire [11:0]      _placeholder_res1_41;
  wire [3:0]       _placeholder_res1_42;
  wire [31:0]      _placeholder_res1_43;
  wire [31:0]      _placeholder_res1_44;
  wire [31:0]      _placeholder_res1_45;
  wire [31:0]      _placeholder_res1_46;
  wire [31:0]      _placeholder_res1_47;
  wire [31:0]      _placeholder_res1_48;
  wire [31:0]      _placeholder_res1_49;
  wire [31:0]      _placeholder_res1_50;
  wire [31:0]      _placeholder_res1_51;
  wire [31:0]      _placeholder_res1_52;
  wire [31:0]      _placeholder_res1_53;
  wire [3:0]       _placeholder_res1_54;
  wire [3:0]       _placeholder_res1_55;
  wire [3:0]       _placeholder_res1_56;
  wire [3:0]       _placeholder_res1_57;
  wire [3:0]       _placeholder_res1_58;
  wire [3:0]       _placeholder_res1_59;
  wire [3:0]       _placeholder_res1_60;
  wire [3:0]       _placeholder_res1_61;
  wire [31:0]      _placeholder_res1_62;
  wire [31:0]      _placeholder_res1_63;
  wire [31:0]      _placeholder_res1_64;
  wire [31:0]      _placeholder_res1_65;
  wire [31:0]      _placeholder_res1_66;
  wire [31:0]      _placeholder_res1_67;
  wire [31:0]      _placeholder_res1_68;
  wire [31:0]      _placeholder_res1_69;
  wire [31:0]      _placeholder_res1_70;
  wire [31:0]      _placeholder_res1_71;
  wire [31:0]      _placeholder_res1_72;
  wire [31:0]      _placeholder_res1_73;
  wire [31:0]      _placeholder_res1_74;
  wire [31:0]      _placeholder_res1_75;
  wire [31:0]      _placeholder_res1_76;
  wire [31:0]      _placeholder_res1_77;
  wire [31:0]      _placeholder_res1_78;
  wire [31:0]      _placeholder_res1_79;
  wire [31:0]      _placeholder_res1_80;
  wire [31:0]      _placeholder_res1_81;
  wire [31:0]      _placeholder_res1_82;
  wire [31:0]      _placeholder_res1_83;
  wire [31:0]      _placeholder_res1_84;
  wire [31:0]      _placeholder_res1_85;
  wire [31:0]      _placeholder_res1_86;
  wire [31:0]      _placeholder_res1_87;
  wire [31:0]      _placeholder_res1_88;
  wire [31:0]      _placeholder_res1_89;
  wire [31:0]      _placeholder_res1_90;
  wire [31:0]      _placeholder_res1_91;
  wire [31:0]      _placeholder_res1_92;
  wire [31:0]      _placeholder_res1_93;
  wire [31:0]      _placeholder_res1_94;
  wire [31:0]      _placeholder_res1_95;
  wire [31:0]      _placeholder_res1_96;
  wire [31:0]      _placeholder_res1_97;
  wire [31:0]      _placeholder_res1_98;
  wire [31:0]      _placeholder_res1_99;
  wire [31:0]      _placeholder_res1_100;
  wire [3:0]       _placeholder_res1_101;
  wire [3:0]       _placeholder_res1_102;
  wire [3:0]       _placeholder_res1_103;
  wire [19:0]      _placeholder_res1_104;
  wire [31:0]      _placeholder_res1_105;
  wire [31:0]      _placeholder_res1_106;
  wire [31:0]      _placeholder_res1_107;
  wire [31:0]      _placeholder_res1_108;
  wire [31:0]      _placeholder_res1_109;
  wire [31:0]      _placeholder_res1_110;
  wire [31:0]      _placeholder_res1_111;
  wire [31:0]      _placeholder_res1_112;
  wire [31:0]      _placeholder_res1_113;
  wire [31:0]      _placeholder_res1_114;
  wire [31:0]      _placeholder_res1_115;
  wire [3:0]       _placeholder_res1_116;
  wire [3:0]       _placeholder_res1_117;
  wire [3:0]       _placeholder_res1_118;
  wire [3:0]       _placeholder_res1_119;
  wire [3:0]       _placeholder_res1_120;
  wire [3:0]       _placeholder_res1_121;
  wire [7:0]       _placeholder_res1_122;
  wire [31:0]      _placeholder_res1_123;
  wire [31:0]      _placeholder_res1_124;
  wire [31:0]      _placeholder_res1_125;
  wire [31:0]      _placeholder_res1_126;
  wire [31:0]      _placeholder_res1_127;
  wire [31:0]      _placeholder_res1_128;
  wire [31:0]      _placeholder_res1_129;
  wire [31:0]      _placeholder_res1_130;
  wire [31:0]      _placeholder_res1_131;
  wire [31:0]      _placeholder_res1_132;
  wire [31:0]      _placeholder_res1_133;
  wire [31:0]      _placeholder_res1_134;
  wire [31:0]      _placeholder_res1_135;
  wire [31:0]      _placeholder_res1_136;
  wire [31:0]      _placeholder_res1_137;
  wire [31:0]      _placeholder_res1_138;
  wire [31:0]      _placeholder_res1_139;
  wire [31:0]      _placeholder_res1_140;
  wire [31:0]      _placeholder_res1_141;
  wire [31:0]      _placeholder_res1_142;
  wire [31:0]      _placeholder_res1_143;
  wire [31:0]      _placeholder_res1_144;
  wire [31:0]      _placeholder_res1_145;
  wire [31:0]      _placeholder_res1_146;
  wire [31:0]      _placeholder_res1_147;
  wire [31:0]      _placeholder_res1_148;
  wire [31:0]      _placeholder_res1_149;
  wire [31:0]      _placeholder_res1_150;
  wire [31:0]      _placeholder_res1_151;
  wire [31:0]      _placeholder_res1_152;
  wire [31:0]      _placeholder_res1_153;
  wire [31:0]      _placeholder_res1_154;
  wire [31:0]      _placeholder_res1_155;
  wire [31:0]      _placeholder_res1_156;
  wire [31:0]      _placeholder_res1_157;
  wire [31:0]      _placeholder_res1_158;
  wire [31:0]      _placeholder_res1_159;
  wire [31:0]      _placeholder_res1_160;
  wire [31:0]      _placeholder_res1_161;
  wire [31:0]      _placeholder_res1_162;
  wire [31:0]      _placeholder_res1_163;
  wire [31:0]      _placeholder_res1_164;
  wire [31:0]      _placeholder_res1_165;
  wire [31:0]      _placeholder_res1_166;
  wire [31:0]      _placeholder_res1_167;
  wire [31:0]      _placeholder_res1_168;
  wire [31:0]      _placeholder_res1_169;
  wire [31:0]      _placeholder_res1_170;
  wire [31:0]      _placeholder_res1_171;
  wire [31:0]      _placeholder_res1_172;
  wire [31:0]      _placeholder_res1_173;
  wire [31:0]      _placeholder_res1_174;
  wire [31:0]      _placeholder_res1_175;
  wire [31:0]      _placeholder_res1_176;
  wire [31:0]      _placeholder_res1_177;
  wire [31:0]      _placeholder_res1_178;
  wire [31:0]      _placeholder_res1_179;
  wire [31:0]      _placeholder_res1_180;
  wire [31:0]      _placeholder_res1_181;
  wire [15:0][3:0] _GEN =
    {{4'h1},
     {4'hF},
     {4'h3},
     {4'h0},
     {4'h7},
     {4'hD},
     {4'h8},
     {4'hE},
     {4'h9},
     {4'hB},
     {4'h5},
     {4'hA},
     {4'h2},
     {4'h6},
     {4'h4},
     {4'hC}};
  wire [15:0][3:0] _GEN_0 =
    {{4'hF},
     {4'h0},
     {4'hD},
     {4'hB},
     {4'h7},
     {4'h4},
     {4'hE},
     {4'h1},
     {4'hC},
     {4'h5},
     {4'hA},
     {4'h9},
     {4'h3},
     {4'h2},
     {4'h8},
     {4'h6}};
  wire [15:0][3:0] _GEN_1 =
    {{4'h0},
     {4'h6},
     {4'h9},
     {4'hC},
     {4'h4},
     {4'h7},
     {4'h1},
     {4'hE},
     {4'hD},
     {4'hA},
     {4'hF},
     {4'h2},
     {4'h8},
     {4'h5},
     {4'h3},
     {4'hB}};
  wire [15:0][3:0] _GEN_2 =
    {{4'hB},
     {4'h9},
     {4'hE},
     {4'h3},
     {4'h5},
     {4'hA},
     {4'h0},
     {4'h7},
     {4'h6},
     {4'hF},
     {4'h4},
     {4'hD},
     {4'h1},
     {4'h2},
     {4'h8},
     {4'hC}};
  wire [15:0][3:0] _GEN_3 =
    {{4'hC},
     {4'h2},
     {4'h4},
     {4'hB},
     {4'hE},
     {4'h3},
     {4'h9},
     {4'h0},
     {4'hD},
     {4'h6},
     {4'h1},
     {4'h8},
     {4'hA},
     {4'h5},
     {4'hF},
     {4'h7}};
  wire [15:0][3:0] _GEN_4 =
    {{4'h0},
     {4'hE},
     {4'h3},
     {4'h4},
     {4'h1},
     {4'h8},
     {4'h7},
     {4'hB},
     {4'hA},
     {4'hC},
     {4'h2},
     {4'h9},
     {4'h6},
     {4'hF},
     {4'hD},
     {4'h5}};
  wire [15:0][3:0] _GEN_5 =
    {{4'h7},
     {4'h3},
     {4'hA},
     {4'hD},
     {4'h0},
     {4'hB},
     {4'h4},
     {4'hF},
     {4'hC},
     {4'h1},
     {4'h9},
     {4'h6},
     {4'h5},
     {4'h2},
     {4'hE},
     {4'h8}};
  wire [15:0][3:0] _GEN_6 =
    {{4'h2},
     {4'hB},
     {4'hC},
     {4'h9},
     {4'h6},
     {4'hA},
     {4'hF},
     {4'h4},
     {4'h3},
     {4'h8},
     {4'h5},
     {4'h0},
     {4'hD},
     {4'hE},
     {4'h7},
     {4'h1}};
  wire [31:0]      _GEN_7 =
    {{{{{{{_GEN_6[_placeholder_res1_148[31:28]], _GEN_5[_placeholder_res1_148[27:24]]},
          _GEN_4[_placeholder_res1_148[23:20]]},
         _GEN_3[_placeholder_res1_148[19:16]]},
        _GEN_2[_placeholder_res1_148[15:12]]},
       _GEN_1[_placeholder_res1_148[11:8]]},
      _GEN_0[_placeholder_res1_148[7:4]]},
     _GEN[_placeholder_res1_148[3:0]]};
  wire [31:0]      _GEN_8 = block[63:32] ^ {_GEN_7[20:0], _GEN_7[31:21]};
  wire [31:0]      _GEN_9 =
    {{{{{{{_GEN_6[_placeholder_res1_146[31:28]], _GEN_5[_placeholder_res1_146[27:24]]},
          _GEN_4[_placeholder_res1_146[23:20]]},
         _GEN_3[_placeholder_res1_146[19:16]]},
        _GEN_2[_placeholder_res1_146[15:12]]},
       _GEN_1[_placeholder_res1_146[11:8]]},
      _GEN_0[_placeholder_res1_146[7:4]]},
     _GEN[_placeholder_res1_146[3:0]]};
  wire [31:0]      _GEN_10 = block[31:0] ^ {_GEN_9[20:0], _GEN_9[31:21]};
  wire [31:0]      _GEN_11 =
    {{{{{{{_GEN_6[_placeholder_res1_144[31:28]], _GEN_5[_placeholder_res1_144[27:24]]},
          _GEN_4[_placeholder_res1_144[23:20]]},
         _GEN_3[_placeholder_res1_144[19:16]]},
        _GEN_2[_placeholder_res1_144[15:12]]},
       _GEN_1[_placeholder_res1_144[11:8]]},
      _GEN_0[_placeholder_res1_144[7:4]]},
     _GEN[_placeholder_res1_144[3:0]]};
  wire [31:0]      _GEN_12 = _GEN_8 ^ {_GEN_11[20:0], _GEN_11[31:21]};
  wire [31:0]      _GEN_13 =
    {{{{{{{_GEN_6[_placeholder_res1_141[31:28]], _GEN_5[_placeholder_res1_140[27:24]]},
          _GEN_4[_placeholder_res1_139[23:20]]},
         _GEN_3[_placeholder_res1_138[19:16]]},
        _GEN_2[_placeholder_res1_137[15:12]]},
       _GEN_1[_placeholder_res1_136[11:8]]},
      _GEN_0[_placeholder_res1_135[7:4]]},
     _GEN[_placeholder_res1_134[3:0]]};
  wire [31:0]      _GEN_14 = _placeholder_res1_133 ^ {_GEN_13[20:0], _GEN_13[31:21]};
  wire [31:0]      _GEN_15 =
    {{{{{{{_GEN_6[_placeholder_res1_130[31:28]], _GEN_5[_placeholder_res1_130[27:24]]},
          _GEN_4[_placeholder_res1_130[23:20]]},
         _GEN_3[_placeholder_res1_130[19:16]]},
        _GEN_2[_placeholder_res1_130[15:12]]},
       _GEN_1[_placeholder_res1_130[11:8]]},
      _GEN_0[_placeholder_res1_130[7:4]]},
     _GEN[_placeholder_res1_130[3:0]]};
  wire [31:0]      _GEN_16 = _placeholder_res1_129 ^ {_GEN_15[20:0], _GEN_15[31:21]};
  wire [31:0]      _GEN_17 =
    {{{{{{{_GEN_6[_placeholder_res1_126[31:28]], _GEN_5[_placeholder_res1_126[27:24]]},
          _GEN_4[_placeholder_res1_126[23:20]]},
         _GEN_3[_placeholder_res1_126[19:16]]},
        _GEN_2[_placeholder_res1_126[15:12]]},
       _GEN_1[_placeholder_res1_126[11:8]]},
      _GEN_0[_placeholder_res1_126[7:4]]},
     _GEN[_placeholder_res1_126[3:0]]};
  wire [31:0]      _GEN_18 = _GEN_14 ^ {_GEN_17[20:0], _GEN_17[31:21]};
  wire [31:0]      _GEN_19 =
    {{{{{{_placeholder_res1_122, _placeholder_res1_121}, _placeholder_res1_120},
        _placeholder_res1_119},
       _placeholder_res1_118},
      _placeholder_res1_117},
     _placeholder_res1_116};
  wire [31:0]      _GEN_20 = _placeholder_res1_115 ^ {_GEN_19[20:0], _GEN_19[31:21]};
  wire [31:0]      _GEN_21 =
    {{{{{{{_GEN_6[_placeholder_res1_112[31:28]], _GEN_5[_placeholder_res1_112[27:24]]},
          _GEN_4[_placeholder_res1_112[23:20]]},
         _GEN_3[_placeholder_res1_112[19:16]]},
        _GEN_2[_placeholder_res1_112[15:12]]},
       _GEN_1[_placeholder_res1_112[11:8]]},
      _GEN_0[_placeholder_res1_112[7:4]]},
     _GEN[_placeholder_res1_112[3:0]]};
  wire [31:0]      _GEN_22 = _placeholder_res1_111 ^ {_GEN_21[20:0], _GEN_21[31:21]};
  wire [31:0]      _GEN_23 =
    {{{{{{{_GEN_6[_placeholder_res1_108[31:28]], _GEN_5[_placeholder_res1_108[27:24]]},
          _GEN_4[_placeholder_res1_108[23:20]]},
         _GEN_3[_placeholder_res1_108[19:16]]},
        _GEN_2[_placeholder_res1_108[15:12]]},
       _GEN_1[_placeholder_res1_108[11:8]]},
      _GEN_0[_placeholder_res1_108[7:4]]},
     _GEN[_placeholder_res1_108[3:0]]};
  wire [31:0]      _GEN_24 = _GEN_20 ^ {_GEN_23[20:0], _GEN_23[31:21]};
  wire [31:0]      _GEN_25 =
    {{{_placeholder_res1_104, _placeholder_res1_103}, _placeholder_res1_102},
     _placeholder_res1_101};
  wire [31:0]      _GEN_26 = _placeholder_res1_100 ^ {_GEN_25[20:0], _GEN_25[31:21]};
  wire [31:0]      _GEN_27 =
    {{{{{{{_GEN_6[_placeholder_res1_97[31:28]], _GEN_5[_placeholder_res1_97[27:24]]},
          _GEN_4[_placeholder_res1_97[23:20]]},
         _GEN_3[_placeholder_res1_97[19:16]]},
        _GEN_2[_placeholder_res1_97[15:12]]},
       _GEN_1[_placeholder_res1_97[11:8]]},
      _GEN_0[_placeholder_res1_97[7:4]]},
     _GEN[_placeholder_res1_97[3:0]]};
  wire [31:0]      _GEN_28 = _placeholder_res1_96 ^ {_GEN_27[20:0], _GEN_27[31:21]};
  wire [31:0]      _GEN_29 =
    {{{{{{{_GEN_6[_placeholder_res1_93[31:28]], _GEN_5[_placeholder_res1_93[27:24]]},
          _GEN_4[_placeholder_res1_93[23:20]]},
         _GEN_3[_placeholder_res1_93[19:16]]},
        _GEN_2[_placeholder_res1_93[15:12]]},
       _GEN_1[_placeholder_res1_93[11:8]]},
      _GEN_0[_placeholder_res1_93[7:4]]},
     _GEN[_placeholder_res1_93[3:0]]};
  wire [31:0]      _GEN_30 = _GEN_26 ^ {_GEN_29[20:0], _GEN_29[31:21]};
  wire [31:0]      _GEN_31 =
    {{{{{{{_GEN_6[_placeholder_res1_90[31:28]], _GEN_5[_placeholder_res1_90[27:24]]},
          _GEN_4[_placeholder_res1_90[23:20]]},
         _GEN_3[_placeholder_res1_90[19:16]]},
        _GEN_2[_placeholder_res1_90[15:12]]},
       _GEN_1[_placeholder_res1_90[11:8]]},
      _GEN_0[_placeholder_res1_90[7:4]]},
     _GEN[_placeholder_res1_90[3:0]]};
  wire [31:0]      _GEN_32 =
    _placeholder_res1_87 ^ {_placeholder_res1_88[20:0], _placeholder_res1_89[31:21]};
  wire [31:0]      _GEN_33 =
    {{{{{{{_GEN_6[_placeholder_res1_84[31:28]], _GEN_5[_placeholder_res1_84[27:24]]},
          _GEN_4[_placeholder_res1_84[23:20]]},
         _GEN_3[_placeholder_res1_84[19:16]]},
        _GEN_2[_placeholder_res1_84[15:12]]},
       _GEN_1[_placeholder_res1_84[11:8]]},
      _GEN_0[_placeholder_res1_84[7:4]]},
     _GEN[_placeholder_res1_84[3:0]]};
  wire [31:0]      _GEN_34 = _placeholder_res1_83 ^ {_GEN_33[20:0], _GEN_33[31:21]};
  wire [31:0]      _GEN_35 =
    {{{{{{{_GEN_6[_placeholder_res1_80[31:28]], _GEN_5[_placeholder_res1_80[27:24]]},
          _GEN_4[_placeholder_res1_80[23:20]]},
         _GEN_3[_placeholder_res1_80[19:16]]},
        _GEN_2[_placeholder_res1_80[15:12]]},
       _GEN_1[_placeholder_res1_80[11:8]]},
      _GEN_0[_placeholder_res1_80[7:4]]},
     _GEN[_placeholder_res1_80[3:0]]};
  wire [31:0]      _GEN_36 = _GEN_32 ^ {_GEN_35[20:0], _GEN_35[31:21]};
  wire [31:0]      _GEN_37 =
    {{{{{{{_GEN_6[_placeholder_res1_77[31:28]], _GEN_5[_placeholder_res1_77[27:24]]},
          _GEN_4[_placeholder_res1_77[23:20]]},
         _GEN_3[_placeholder_res1_77[19:16]]},
        _GEN_2[_placeholder_res1_77[15:12]]},
       _GEN_1[_placeholder_res1_77[11:8]]},
      _GEN_0[_placeholder_res1_77[7:4]]},
     _GEN[_placeholder_res1_77[3:0]]};
  wire [31:0]      _GEN_38 = _GEN_34 ^ {_GEN_37[20:0], _GEN_37[31:21]};
  wire [31:0]      _GEN_39 =
    {{{{{{{_GEN_6[_placeholder_res1_73[31:28]], _GEN_5[_placeholder_res1_73[27:24]]},
          _GEN_4[_placeholder_res1_73[23:20]]},
         _GEN_3[_placeholder_res1_73[19:16]]},
        _GEN_2[_placeholder_res1_73[15:12]]},
       _GEN_1[_placeholder_res1_73[11:8]]},
      _GEN_0[_placeholder_res1_73[7:4]]},
     _GEN[_placeholder_res1_73[3:0]]};
  wire [31:0]      _GEN_40 = _placeholder_res1_72 ^ {_GEN_39[20:0], _GEN_39[31:21]};
  wire [31:0]      _GEN_41 =
    {{{{{{{_GEN_6[_placeholder_res1_69[31:28]], _GEN_5[_placeholder_res1_69[27:24]]},
          _GEN_4[_placeholder_res1_69[23:20]]},
         _GEN_3[_placeholder_res1_69[19:16]]},
        _GEN_2[_placeholder_res1_69[15:12]]},
       _GEN_1[_placeholder_res1_69[11:8]]},
      _GEN_0[_placeholder_res1_69[7:4]]},
     _GEN[_placeholder_res1_69[3:0]]};
  wire [31:0]      _GEN_42 = _placeholder_res1_68 ^ {_GEN_41[20:0], _GEN_41[31:21]};
  wire [31:0]      _GEN_43 =
    {{{{{{{_GEN_6[_placeholder_res1_65[31:28]], _GEN_5[_placeholder_res1_65[27:24]]},
          _GEN_4[_placeholder_res1_65[23:20]]},
         _GEN_3[_placeholder_res1_65[19:16]]},
        _GEN_2[_placeholder_res1_65[15:12]]},
       _GEN_1[_placeholder_res1_65[11:8]]},
      _GEN_0[_placeholder_res1_65[7:4]]},
     _GEN[_placeholder_res1_65[3:0]]};
  wire [31:0]      _GEN_44 = _GEN_40 ^ {_GEN_43[20:0], _GEN_43[31:21]};
  wire [31:0]      _GEN_45 =
    {{{{{{{_GEN_6[_placeholder_res1_61], _GEN_5[_placeholder_res1_60]},
          _GEN_4[_placeholder_res1_59]},
         _GEN_3[_placeholder_res1_58]},
        _GEN_2[_placeholder_res1_57]},
       _GEN_1[_placeholder_res1_56]},
      _GEN_0[_placeholder_res1_55]},
     _GEN[_placeholder_res1_54]};
  wire [31:0]      _GEN_46 = _placeholder_res1_53 ^ {_GEN_45[20:0], _GEN_45[31:21]};
  wire [31:0]      _GEN_47 =
    {{{{{{{_GEN_6[_placeholder_res1_50[31:28]], _GEN_5[_placeholder_res1_50[27:24]]},
          _GEN_4[_placeholder_res1_50[23:20]]},
         _GEN_3[_placeholder_res1_50[19:16]]},
        _GEN_2[_placeholder_res1_50[15:12]]},
       _GEN_1[_placeholder_res1_50[11:8]]},
      _GEN_0[_placeholder_res1_50[7:4]]},
     _GEN[_placeholder_res1_50[3:0]]};
  wire [31:0]      _GEN_48 = _placeholder_res1_49 ^ {_GEN_47[20:0], _GEN_47[31:21]};
  wire [31:0]      _GEN_49 =
    {{{{{{{_GEN_6[_placeholder_res1_46[31:28]], _GEN_5[_placeholder_res1_46[27:24]]},
          _GEN_4[_placeholder_res1_46[23:20]]},
         _GEN_3[_placeholder_res1_46[19:16]]},
        _GEN_2[_placeholder_res1_46[15:12]]},
       _GEN_1[_placeholder_res1_46[11:8]]},
      _GEN_0[_placeholder_res1_46[7:4]]},
     _GEN[_placeholder_res1_46[3:0]]};
  wire [31:0]      _GEN_50 = _GEN_46 ^ {_GEN_49[20:0], _GEN_49[31:21]};
  wire [31:0]      _GEN_51 =
    {{{{{_placeholder_res1_41, _placeholder_res1_42}, _placeholder_res1_40},
       _placeholder_res1_39},
      _placeholder_res1_38},
     _placeholder_res1_37};
  wire [31:0]      _GEN_52 = _placeholder_res1_36 ^ {_GEN_51[20:0], _GEN_51[31:21]};
  wire [31:0]      _GEN_53 =
    {{{{{{{_GEN_6[_placeholder_res1_33[31:28]], _GEN_5[_placeholder_res1_33[27:24]]},
          _GEN_4[_placeholder_res1_33[23:20]]},
         _GEN_3[_placeholder_res1_33[19:16]]},
        _GEN_2[_placeholder_res1_33[15:12]]},
       _GEN_1[_placeholder_res1_33[11:8]]},
      _GEN_0[_placeholder_res1_33[7:4]]},
     _GEN[_placeholder_res1_33[3:0]]};
  wire [31:0]      _GEN_54 = _placeholder_res1_32 ^ {_GEN_53[20:0], _GEN_53[31:21]};
  wire [31:0]      _GEN_55 =
    {{{{{{{_GEN_6[_placeholder_res1_29[31:28]], _GEN_5[_placeholder_res1_29[27:24]]},
          _GEN_4[_placeholder_res1_29[23:20]]},
         _GEN_3[_placeholder_res1_29[19:16]]},
        _GEN_2[_placeholder_res1_29[15:12]]},
       _GEN_1[_placeholder_res1_29[11:8]]},
      _GEN_0[_placeholder_res1_29[7:4]]},
     _GEN[_placeholder_res1_29[3:0]]};
  wire [31:0]      _GEN_56 = _GEN_52 ^ {_GEN_55[20:0], _GEN_55[31:21]};
  wire [31:0]      _GEN_57 =
    {{_placeholder_res1_25, _placeholder_res1_24}, _placeholder_res1_23};
  wire [31:0]      _GEN_58 = _placeholder_res1_22 ^ {_GEN_57[20:0], _GEN_57[31:21]};
  wire [31:0]      _GEN_59 =
    {{{{{{{_GEN_6[_placeholder_res1_19[31:28]], _GEN_5[_placeholder_res1_19[27:24]]},
          _GEN_4[_placeholder_res1_19[23:20]]},
         _GEN_3[_placeholder_res1_19[19:16]]},
        _GEN_2[_placeholder_res1_19[15:12]]},
       _GEN_1[_placeholder_res1_19[11:8]]},
      _GEN_0[_placeholder_res1_19[7:4]]},
     _GEN[_placeholder_res1_19[3:0]]};
  wire [31:0]      _GEN_60 = _placeholder_res1_18 ^ {_GEN_59[20:0], _GEN_59[31:21]};
  wire [31:0]      _GEN_61 =
    {{{{{{{_GEN_6[_placeholder_res1_15[31:28]], _GEN_5[_placeholder_res1_15[27:24]]},
          _GEN_4[_placeholder_res1_15[23:20]]},
         _GEN_3[_placeholder_res1_15[19:16]]},
        _GEN_2[_placeholder_res1_15[15:12]]},
       _GEN_1[_placeholder_res1_15[11:8]]},
      _GEN_0[_placeholder_res1_15[7:4]]},
     _GEN[_placeholder_res1_15[3:0]]};
  wire [31:0]      _GEN_62 = _GEN_58 ^ {_GEN_61[20:0], _GEN_61[31:21]};
  wire [31:0]      _GEN_63 =
    {{{{{{{_GEN_6[_placeholder_res1_12[31:28]], _GEN_5[_placeholder_res1_12[27:24]]},
          _GEN_4[_placeholder_res1_12[23:20]]},
         _GEN_3[_placeholder_res1_12[19:16]]},
        _GEN_2[_placeholder_res1_12[15:12]]},
       _GEN_1[_placeholder_res1_12[11:8]]},
      _GEN_0[_placeholder_res1_12[7:4]]},
     _GEN[_placeholder_res1_12[3:0]]};
  wire [31:0]      _GEN_64 =
    _placeholder_res1_9 ^ {_placeholder_res1_10, _placeholder_res1_11};
  wire [31:0]      _GEN_65 =
    {{{{{{{_GEN_6[_placeholder_res1_6[31:28]], _GEN_5[_placeholder_res1_6[27:24]]},
          _GEN_4[_placeholder_res1_6[23:20]]},
         _GEN_3[_placeholder_res1_6[19:16]]},
        _GEN_2[_placeholder_res1_6[15:12]]},
       _GEN_1[_placeholder_res1_6[11:8]]},
      _GEN_0[_placeholder_res1_6[7:4]]},
     _GEN[_placeholder_res1_6[3:0]]};
  wire [31:0]      _GEN_66 = _placeholder_res1_5 ^ {_GEN_65[20:0], _GEN_65[31:21]};
  wire [31:0]      _GEN_67 =
    {{{{{{{_GEN_6[_placeholder_res1_2[31:28]], _GEN_5[_placeholder_res1_2[27:24]]},
          _GEN_4[_placeholder_res1_2[23:20]]},
         _GEN_3[_placeholder_res1_2[19:16]]},
        _GEN_2[_placeholder_res1_2[15:12]]},
       _GEN_1[_placeholder_res1_2[11:8]]},
      _GEN_0[_placeholder_res1_2[7:4]]},
     _GEN[_placeholder_res1_2[3:0]]};
  wire [31:0]      _GEN_68 = _GEN_64 ^ {_GEN_67[20:0], _GEN_67[31:21]};
  wire [31:0]      _GEN_69 =
    {{{{{{{_GEN_6[_placeholder_res1[31:28]], _GEN_5[_placeholder_res1[27:24]]},
          _GEN_4[_placeholder_res1[23:20]]},
         _GEN_3[_placeholder_res1[19:16]]},
        _GEN_2[_placeholder_res1[15:12]]},
       _GEN_1[_placeholder_res1[11:8]]},
      _GEN_0[_placeholder_res1[7:4]]},
     _GEN[_placeholder_res1[3:0]]};
  __CAST_IN_bits_32_OUT_fix_0_32_0_0 placeholder (
    .res1 (_placeholder_res1_181),
    .arg1 (key[31:0]),
    .clk  (clk)
  );
  __CAST_IN_bits_32_OUT_fix_0_32_0_0 placeholder_0 (
    .res1 (_placeholder_res1_180),
    .arg1 (key[31:0]),
    .clk  (clk)
  );
  __CAST_IN_bits_32_OUT_fix_0_32_0_0 placeholder_1 (
    .res1 (_placeholder_res1_179),
    .arg1 (key[31:0]),
    .clk  (clk)
  );
  __CAST_IN_bits_32_OUT_fix_0_32_0_0 placeholder_2 (
    .res1 (_placeholder_res1_178),
    .arg1 (key[31:0]),
    .clk  (clk)
  );
  __CAST_IN_bits_32_OUT_fix_0_32_0_0 placeholder_3 (
    .res1 (_placeholder_res1_177),
    .arg1 (key[63:32]),
    .clk  (clk)
  );
  __CAST_IN_bits_32_OUT_fix_0_32_0_0 placeholder_4 (
    .res1 (_placeholder_res1_176),
    .arg1 (key[63:32]),
    .clk  (clk)
  );
  __CAST_IN_bits_32_OUT_fix_0_32_0_0 placeholder_5 (
    .res1 (_placeholder_res1_175),
    .arg1 (key[63:32]),
    .clk  (clk)
  );
  __CAST_IN_bits_32_OUT_fix_0_32_0_0 placeholder_6 (
    .res1 (_placeholder_res1_174),
    .arg1 (key[63:32]),
    .clk  (clk)
  );
  __CAST_IN_bits_32_OUT_fix_0_32_0_0 placeholder_7 (
    .res1 (_placeholder_res1_173),
    .arg1 (key[95:64]),
    .clk  (clk)
  );
  __CAST_IN_bits_32_OUT_fix_0_32_0_0 placeholder_8 (
    .res1 (_placeholder_res1_172),
    .arg1 (key[95:64]),
    .clk  (clk)
  );
  __CAST_IN_bits_32_OUT_fix_0_32_0_0 placeholder_9 (
    .res1 (_placeholder_res1_171),
    .arg1 (key[95:64]),
    .clk  (clk)
  );
  __CAST_IN_bits_32_OUT_fix_0_32_0_0 placeholder_10 (
    .res1 (_placeholder_res1_170),
    .arg1 (key[95:64]),
    .clk  (clk)
  );
  __CAST_IN_bits_32_OUT_fix_0_32_0_0 placeholder_11 (
    .res1 (_placeholder_res1_169),
    .arg1 (key[127:96]),
    .clk  (clk)
  );
  __CAST_IN_bits_32_OUT_fix_0_32_0_0 placeholder_12 (
    .res1 (_placeholder_res1_168),
    .arg1 (key[127:96]),
    .clk  (clk)
  );
  __CAST_IN_bits_32_OUT_fix_0_32_0_0 placeholder_13 (
    .res1 (_placeholder_res1_167),
    .arg1 (key[127:96]),
    .clk  (clk)
  );
  __CAST_IN_bits_32_OUT_fix_0_32_0_0 placeholder_14 (
    .res1 (_placeholder_res1_166),
    .arg1 (key[127:96]),
    .clk  (clk)
  );
  __CAST_IN_bits_32_OUT_fix_0_32_0_0 placeholder_15 (
    .res1 (_placeholder_res1_165),
    .arg1 (key[159:128]),
    .clk  (clk)
  );
  __CAST_IN_bits_32_OUT_fix_0_32_0_0 placeholder_16 (
    .res1 (_placeholder_res1_164),
    .arg1 (key[159:128]),
    .clk  (clk)
  );
  __CAST_IN_bits_32_OUT_fix_0_32_0_0 placeholder_17 (
    .res1 (_placeholder_res1_163),
    .arg1 (key[159:128]),
    .clk  (clk)
  );
  __CAST_IN_bits_32_OUT_fix_0_32_0_0 placeholder_18 (
    .res1 (_placeholder_res1_162),
    .arg1 (key[159:128]),
    .clk  (clk)
  );
  __CAST_IN_bits_32_OUT_fix_0_32_0_0 placeholder_19 (
    .res1 (_placeholder_res1_161),
    .arg1 (key[191:160]),
    .clk  (clk)
  );
  __CAST_IN_bits_32_OUT_fix_0_32_0_0 placeholder_20 (
    .res1 (_placeholder_res1_160),
    .arg1 (key[191:160]),
    .clk  (clk)
  );
  __CAST_IN_bits_32_OUT_fix_0_32_0_0 placeholder_21 (
    .res1 (_placeholder_res1_159),
    .arg1 (key[191:160]),
    .clk  (clk)
  );
  __CAST_IN_bits_32_OUT_fix_0_32_0_0 placeholder_22 (
    .res1 (_placeholder_res1_158),
    .arg1 (key[191:160]),
    .clk  (clk)
  );
  __CAST_IN_bits_32_OUT_fix_0_32_0_0 placeholder_23 (
    .res1 (_placeholder_res1_157),
    .arg1 (key[223:192]),
    .clk  (clk)
  );
  __CAST_IN_bits_32_OUT_fix_0_32_0_0 placeholder_24 (
    .res1 (_placeholder_res1_156),
    .arg1 (key[223:192]),
    .clk  (clk)
  );
  __CAST_IN_bits_32_OUT_fix_0_32_0_0 placeholder_25 (
    .res1 (_placeholder_res1_155),
    .arg1 (key[223:192]),
    .clk  (clk)
  );
  __CAST_IN_bits_32_OUT_fix_0_32_0_0 placeholder_26 (
    .res1 (_placeholder_res1_154),
    .arg1 (key[223:192]),
    .clk  (clk)
  );
  __CAST_IN_bits_32_OUT_fix_0_32_0_0 placeholder_27 (
    .res1 (_placeholder_res1_153),
    .arg1 (key[255:224]),
    .clk  (clk)
  );
  __CAST_IN_bits_32_OUT_fix_0_32_0_0 placeholder_28 (
    .res1 (_placeholder_res1_152),
    .arg1 (key[255:224]),
    .clk  (clk)
  );
  __CAST_IN_bits_32_OUT_fix_0_32_0_0 placeholder_29 (
    .res1 (_placeholder_res1_151),
    .arg1 (key[255:224]),
    .clk  (clk)
  );
  __CAST_IN_bits_32_OUT_fix_0_32_0_0 placeholder_30 (
    .res1 (_placeholder_res1_150),
    .arg1 (key[255:224]),
    .clk  (clk)
  );
  __CAST_IN_bits_32_OUT_fix_0_32_0_0 placeholder_31 (
    .res1 (_placeholder_res1_149),
    .arg1 (block[31:0]),
    .clk  (clk)
  );
  __ADD_IN_fix_0_32_0_IN_fix_0_32_0_OUT_fix_0_32_0_0 placeholder_32 (
    .res1 (_placeholder_res1_148),
    .arg1 (_placeholder_res1_149),
    .arg2 (_placeholder_res1_150),
    .clk  (clk)
  );
  __CAST_IN_bits_32_OUT_fix_0_32_0_0 placeholder_33 (
    .res1 (_placeholder_res1_147),
    .arg1 (_GEN_8),
    .clk  (clk)
  );
  __ADD_IN_fix_0_32_0_IN_fix_0_32_0_OUT_fix_0_32_0_0 placeholder_34 (
    .res1 (_placeholder_res1_146),
    .arg1 (_placeholder_res1_147),
    .arg2 (_placeholder_res1_154),
    .clk  (clk)
  );
  __CAST_IN_bits_32_OUT_fix_0_32_0_0 placeholder_35 (
    .res1 (_placeholder_res1_145),
    .arg1 (_GEN_10),
    .clk  (clk)
  );
  __ADD_IN_fix_0_32_0_IN_fix_0_32_0_OUT_fix_0_32_0_0 placeholder_36 (
    .res1 (_placeholder_res1_144),
    .arg1 (_placeholder_res1_145),
    .arg2 (_placeholder_res1_158),
    .clk  (clk)
  );
  __CAST_IN_bits_32_OUT_fix_0_32_0_0 placeholder_37 (
    .res1 (_placeholder_res1_143),
    .arg1 (_GEN_12),
    .clk  (clk)
  );
  __ADD_IN_fix_0_32_0_IN_fix_0_32_0_OUT_fix_0_32_0_0 placeholder_38 (
    .res1 (_placeholder_res1_142),
    .arg1 (_placeholder_res1_143),
    .arg2 (_placeholder_res1_162),
    .clk  (clk)
  );
  __FIFO_IN_32_OUT_32_1 placeholder_39 (
    .res1 (_placeholder_res1_141),
    .arg1 (_placeholder_res1_142),
    .clk  (clk)
  );
  __FIFO_IN_32_OUT_32_1 placeholder_40 (
    .res1 (_placeholder_res1_140),
    .arg1 (_placeholder_res1_142),
    .clk  (clk)
  );
  __FIFO_IN_32_OUT_32_1 placeholder_41 (
    .res1 (_placeholder_res1_139),
    .arg1 (_placeholder_res1_142),
    .clk  (clk)
  );
  __FIFO_IN_32_OUT_32_1 placeholder_42 (
    .res1 (_placeholder_res1_138),
    .arg1 (_placeholder_res1_142),
    .clk  (clk)
  );
  __FIFO_IN_32_OUT_32_1 placeholder_43 (
    .res1 (_placeholder_res1_137),
    .arg1 (_placeholder_res1_142),
    .clk  (clk)
  );
  __FIFO_IN_32_OUT_32_1 placeholder_44 (
    .res1 (_placeholder_res1_136),
    .arg1 (_placeholder_res1_142),
    .clk  (clk)
  );
  __FIFO_IN_32_OUT_32_1 placeholder_45 (
    .res1 (_placeholder_res1_135),
    .arg1 (_placeholder_res1_142),
    .clk  (clk)
  );
  __FIFO_IN_32_OUT_32_1 placeholder_46 (
    .res1 (_placeholder_res1_134),
    .arg1 (_placeholder_res1_142),
    .clk  (clk)
  );
  __FIFO_IN_32_OUT_32_1 placeholder_47 (
    .res1 (_placeholder_res1_133),
    .arg1 (_GEN_10),
    .clk  (clk)
  );
  __CAST_IN_bits_32_OUT_fix_0_32_0_0 placeholder_48 (
    .res1 (_placeholder_res1_132),
    .arg1 (_GEN_14),
    .clk  (clk)
  );
  __FIFO_IN_32_OUT_32_1 placeholder_49 (
    .res1 (_placeholder_res1_131),
    .arg1 (_placeholder_res1_166),
    .clk  (clk)
  );
  __ADD_IN_fix_0_32_0_IN_fix_0_32_0_OUT_fix_0_32_0_0 placeholder_50 (
    .res1 (_placeholder_res1_130),
    .arg1 (_placeholder_res1_132),
    .arg2 (_placeholder_res1_131),
    .clk  (clk)
  );
  __FIFO_IN_32_OUT_32_1 placeholder_51 (
    .res1 (_placeholder_res1_129),
    .arg1 (_GEN_12),
    .clk  (clk)
  );
  __CAST_IN_bits_32_OUT_fix_0_32_0_0 placeholder_52 (
    .res1 (_placeholder_res1_128),
    .arg1 (_GEN_16),
    .clk  (clk)
  );
  __FIFO_IN_32_OUT_32_1 placeholder_53 (
    .res1 (_placeholder_res1_127),
    .arg1 (_placeholder_res1_170),
    .clk  (clk)
  );
  __ADD_IN_fix_0_32_0_IN_fix_0_32_0_OUT_fix_0_32_0_0 placeholder_54 (
    .res1 (_placeholder_res1_126),
    .arg1 (_placeholder_res1_128),
    .arg2 (_placeholder_res1_127),
    .clk  (clk)
  );
  __CAST_IN_bits_32_OUT_fix_0_32_0_0 placeholder_55 (
    .res1 (_placeholder_res1_125),
    .arg1 (_GEN_18),
    .clk  (clk)
  );
  __FIFO_IN_32_OUT_32_1 placeholder_56 (
    .res1 (_placeholder_res1_124),
    .arg1 (_placeholder_res1_174),
    .clk  (clk)
  );
  __ADD_IN_fix_0_32_0_IN_fix_0_32_0_OUT_fix_0_32_0_0 placeholder_57 (
    .res1 (_placeholder_res1_123),
    .arg1 (_placeholder_res1_125),
    .arg2 (_placeholder_res1_124),
    .clk  (clk)
  );
  __FIFO_IN_8_OUT_8_1 placeholder_58 (
    .res1 (_placeholder_res1_122),
    .arg1 ({_GEN_6[_placeholder_res1_123[31:28]], _GEN_5[_placeholder_res1_123[27:24]]}),
    .clk  (clk)
  );
  __FIFO_IN_4_OUT_4_1 placeholder_59 (
    .res1 (_placeholder_res1_121),
    .arg1 (_GEN_4[_placeholder_res1_123[23:20]]),
    .clk  (clk)
  );
  __FIFO_IN_4_OUT_4_1 placeholder_60 (
    .res1 (_placeholder_res1_120),
    .arg1 (_GEN_3[_placeholder_res1_123[19:16]]),
    .clk  (clk)
  );
  __FIFO_IN_4_OUT_4_1 placeholder_61 (
    .res1 (_placeholder_res1_119),
    .arg1 (_GEN_2[_placeholder_res1_123[15:12]]),
    .clk  (clk)
  );
  __FIFO_IN_4_OUT_4_1 placeholder_62 (
    .res1 (_placeholder_res1_118),
    .arg1 (_GEN_1[_placeholder_res1_123[11:8]]),
    .clk  (clk)
  );
  __FIFO_IN_4_OUT_4_1 placeholder_63 (
    .res1 (_placeholder_res1_117),
    .arg1 (_GEN_0[_placeholder_res1_123[7:4]]),
    .clk  (clk)
  );
  __FIFO_IN_4_OUT_4_1 placeholder_64 (
    .res1 (_placeholder_res1_116),
    .arg1 (_GEN[_placeholder_res1_123[3:0]]),
    .clk  (clk)
  );
  __FIFO_IN_32_OUT_32_1 placeholder_65 (
    .res1 (_placeholder_res1_115),
    .arg1 (_GEN_16),
    .clk  (clk)
  );
  __CAST_IN_bits_32_OUT_fix_0_32_0_0 placeholder_66 (
    .res1 (_placeholder_res1_114),
    .arg1 (_GEN_20),
    .clk  (clk)
  );
  __FIFO_IN_32_OUT_32_2 placeholder_67 (
    .res1 (_placeholder_res1_113),
    .arg1 (_placeholder_res1_178),
    .clk  (clk)
  );
  __ADD_IN_fix_0_32_0_IN_fix_0_32_0_OUT_fix_0_32_0_0 placeholder_68 (
    .res1 (_placeholder_res1_112),
    .arg1 (_placeholder_res1_114),
    .arg2 (_placeholder_res1_113),
    .clk  (clk)
  );
  __FIFO_IN_32_OUT_32_1 placeholder_69 (
    .res1 (_placeholder_res1_111),
    .arg1 (_GEN_18),
    .clk  (clk)
  );
  __CAST_IN_bits_32_OUT_fix_0_32_0_0 placeholder_70 (
    .res1 (_placeholder_res1_110),
    .arg1 (_GEN_22),
    .clk  (clk)
  );
  __FIFO_IN_32_OUT_32_2 placeholder_71 (
    .res1 (_placeholder_res1_109),
    .arg1 (_placeholder_res1_151),
    .clk  (clk)
  );
  __ADD_IN_fix_0_32_0_IN_fix_0_32_0_OUT_fix_0_32_0_0 placeholder_72 (
    .res1 (_placeholder_res1_108),
    .arg1 (_placeholder_res1_110),
    .arg2 (_placeholder_res1_109),
    .clk  (clk)
  );
  __CAST_IN_bits_32_OUT_fix_0_32_0_0 placeholder_73 (
    .res1 (_placeholder_res1_107),
    .arg1 (_GEN_24),
    .clk  (clk)
  );
  __FIFO_IN_32_OUT_32_2 placeholder_74 (
    .res1 (_placeholder_res1_106),
    .arg1 (_placeholder_res1_155),
    .clk  (clk)
  );
  __ADD_IN_fix_0_32_0_IN_fix_0_32_0_OUT_fix_0_32_0_0 placeholder_75 (
    .res1 (_placeholder_res1_105),
    .arg1 (_placeholder_res1_107),
    .arg2 (_placeholder_res1_106),
    .clk  (clk)
  );
  __FIFO_IN_20_OUT_20_1 placeholder_76 (
    .res1 (_placeholder_res1_104),
    .arg1
      ({{{{_GEN_6[_placeholder_res1_105[31:28]], _GEN_5[_placeholder_res1_105[27:24]]},
          _GEN_4[_placeholder_res1_105[23:20]]},
         _GEN_3[_placeholder_res1_105[19:16]]},
        _GEN_2[_placeholder_res1_105[15:12]]}),
    .clk  (clk)
  );
  __FIFO_IN_4_OUT_4_1 placeholder_77 (
    .res1 (_placeholder_res1_103),
    .arg1 (_GEN_1[_placeholder_res1_105[11:8]]),
    .clk  (clk)
  );
  __FIFO_IN_4_OUT_4_1 placeholder_78 (
    .res1 (_placeholder_res1_102),
    .arg1 (_GEN_0[_placeholder_res1_105[7:4]]),
    .clk  (clk)
  );
  __FIFO_IN_4_OUT_4_1 placeholder_79 (
    .res1 (_placeholder_res1_101),
    .arg1 (_GEN[_placeholder_res1_105[3:0]]),
    .clk  (clk)
  );
  __FIFO_IN_32_OUT_32_1 placeholder_80 (
    .res1 (_placeholder_res1_100),
    .arg1 (_GEN_22),
    .clk  (clk)
  );
  __CAST_IN_bits_32_OUT_fix_0_32_0_0 placeholder_81 (
    .res1 (_placeholder_res1_99),
    .arg1 (_GEN_26),
    .clk  (clk)
  );
  __FIFO_IN_32_OUT_32_3 placeholder_82 (
    .res1 (_placeholder_res1_98),
    .arg1 (_placeholder_res1_159),
    .clk  (clk)
  );
  __ADD_IN_fix_0_32_0_IN_fix_0_32_0_OUT_fix_0_32_0_0 placeholder_83 (
    .res1 (_placeholder_res1_97),
    .arg1 (_placeholder_res1_99),
    .arg2 (_placeholder_res1_98),
    .clk  (clk)
  );
  __FIFO_IN_32_OUT_32_1 placeholder_84 (
    .res1 (_placeholder_res1_96),
    .arg1 (_GEN_24),
    .clk  (clk)
  );
  __CAST_IN_bits_32_OUT_fix_0_32_0_0 placeholder_85 (
    .res1 (_placeholder_res1_95),
    .arg1 (_GEN_28),
    .clk  (clk)
  );
  __FIFO_IN_32_OUT_32_3 placeholder_86 (
    .res1 (_placeholder_res1_94),
    .arg1 (_placeholder_res1_163),
    .clk  (clk)
  );
  __ADD_IN_fix_0_32_0_IN_fix_0_32_0_OUT_fix_0_32_0_0 placeholder_87 (
    .res1 (_placeholder_res1_93),
    .arg1 (_placeholder_res1_95),
    .arg2 (_placeholder_res1_94),
    .clk  (clk)
  );
  __CAST_IN_bits_32_OUT_fix_0_32_0_0 placeholder_88 (
    .res1 (_placeholder_res1_92),
    .arg1 (_GEN_30),
    .clk  (clk)
  );
  __FIFO_IN_32_OUT_32_3 placeholder_89 (
    .res1 (_placeholder_res1_91),
    .arg1 (_placeholder_res1_167),
    .clk  (clk)
  );
  __ADD_IN_fix_0_32_0_IN_fix_0_32_0_OUT_fix_0_32_0_0 placeholder_90 (
    .res1 (_placeholder_res1_90),
    .arg1 (_placeholder_res1_92),
    .arg2 (_placeholder_res1_91),
    .clk  (clk)
  );
  __FIFO_IN_32_OUT_32_1 placeholder_91 (
    .res1 (_placeholder_res1_89),
    .arg1 (_GEN_31),
    .clk  (clk)
  );
  __FIFO_IN_32_OUT_32_1 placeholder_92 (
    .res1 (_placeholder_res1_88),
    .arg1 (_GEN_31),
    .clk  (clk)
  );
  __FIFO_IN_32_OUT_32_1 placeholder_93 (
    .res1 (_placeholder_res1_87),
    .arg1 (_GEN_28),
    .clk  (clk)
  );
  __CAST_IN_bits_32_OUT_fix_0_32_0_0 placeholder_94 (
    .res1 (_placeholder_res1_86),
    .arg1 (_GEN_32),
    .clk  (clk)
  );
  __FIFO_IN_32_OUT_32_4 placeholder_95 (
    .res1 (_placeholder_res1_85),
    .arg1 (_placeholder_res1_171),
    .clk  (clk)
  );
  __ADD_IN_fix_0_32_0_IN_fix_0_32_0_OUT_fix_0_32_0_0 placeholder_96 (
    .res1 (_placeholder_res1_84),
    .arg1 (_placeholder_res1_86),
    .arg2 (_placeholder_res1_85),
    .clk  (clk)
  );
  __FIFO_IN_32_OUT_32_1 placeholder_97 (
    .res1 (_placeholder_res1_83),
    .arg1 (_GEN_30),
    .clk  (clk)
  );
  __CAST_IN_bits_32_OUT_fix_0_32_0_0 placeholder_98 (
    .res1 (_placeholder_res1_82),
    .arg1 (_GEN_34),
    .clk  (clk)
  );
  __FIFO_IN_32_OUT_32_4 placeholder_99 (
    .res1 (_placeholder_res1_81),
    .arg1 (_placeholder_res1_175),
    .clk  (clk)
  );
  __ADD_IN_fix_0_32_0_IN_fix_0_32_0_OUT_fix_0_32_0_0 placeholder_100 (
    .res1 (_placeholder_res1_80),
    .arg1 (_placeholder_res1_82),
    .arg2 (_placeholder_res1_81),
    .clk  (clk)
  );
  __CAST_IN_bits_32_OUT_fix_0_32_0_0 placeholder_101 (
    .res1 (_placeholder_res1_79),
    .arg1 (_GEN_36),
    .clk  (clk)
  );
  __FIFO_IN_32_OUT_32_4 placeholder_102 (
    .res1 (_placeholder_res1_78),
    .arg1 (_placeholder_res1_179),
    .clk  (clk)
  );
  __ADD_IN_fix_0_32_0_IN_fix_0_32_0_OUT_fix_0_32_0_0 placeholder_103 (
    .res1 (_placeholder_res1_77),
    .arg1 (_placeholder_res1_79),
    .arg2 (_placeholder_res1_78),
    .clk  (clk)
  );
  __FIFO_IN_32_OUT_32_1 placeholder_104 (
    .res1 (_placeholder_res1_76),
    .arg1 (_GEN_38),
    .clk  (clk)
  );
  __CAST_IN_bits_32_OUT_fix_0_32_0_0 placeholder_105 (
    .res1 (_placeholder_res1_75),
    .arg1 (_placeholder_res1_76),
    .clk  (clk)
  );
  __FIFO_IN_32_OUT_32_5 placeholder_106 (
    .res1 (_placeholder_res1_74),
    .arg1 (_placeholder_res1_152),
    .clk  (clk)
  );
  __ADD_IN_fix_0_32_0_IN_fix_0_32_0_OUT_fix_0_32_0_0 placeholder_107 (
    .res1 (_placeholder_res1_73),
    .arg1 (_placeholder_res1_75),
    .arg2 (_placeholder_res1_74),
    .clk  (clk)
  );
  __FIFO_IN_32_OUT_32_1 placeholder_108 (
    .res1 (_placeholder_res1_72),
    .arg1 (_GEN_36),
    .clk  (clk)
  );
  __CAST_IN_bits_32_OUT_fix_0_32_0_0 placeholder_109 (
    .res1 (_placeholder_res1_71),
    .arg1 (_GEN_40),
    .clk  (clk)
  );
  __FIFO_IN_32_OUT_32_5 placeholder_110 (
    .res1 (_placeholder_res1_70),
    .arg1 (_placeholder_res1_156),
    .clk  (clk)
  );
  __ADD_IN_fix_0_32_0_IN_fix_0_32_0_OUT_fix_0_32_0_0 placeholder_111 (
    .res1 (_placeholder_res1_69),
    .arg1 (_placeholder_res1_71),
    .arg2 (_placeholder_res1_70),
    .clk  (clk)
  );
  __FIFO_IN_32_OUT_32_1 placeholder_112 (
    .res1 (_placeholder_res1_68),
    .arg1 (_GEN_38),
    .clk  (clk)
  );
  __CAST_IN_bits_32_OUT_fix_0_32_0_0 placeholder_113 (
    .res1 (_placeholder_res1_67),
    .arg1 (_GEN_42),
    .clk  (clk)
  );
  __FIFO_IN_32_OUT_32_5 placeholder_114 (
    .res1 (_placeholder_res1_66),
    .arg1 (_placeholder_res1_160),
    .clk  (clk)
  );
  __ADD_IN_fix_0_32_0_IN_fix_0_32_0_OUT_fix_0_32_0_0 placeholder_115 (
    .res1 (_placeholder_res1_65),
    .arg1 (_placeholder_res1_67),
    .arg2 (_placeholder_res1_66),
    .clk  (clk)
  );
  __CAST_IN_bits_32_OUT_fix_0_32_0_0 placeholder_116 (
    .res1 (_placeholder_res1_64),
    .arg1 (_GEN_44),
    .clk  (clk)
  );
  __FIFO_IN_32_OUT_32_5 placeholder_117 (
    .res1 (_placeholder_res1_63),
    .arg1 (_placeholder_res1_164),
    .clk  (clk)
  );
  __ADD_IN_fix_0_32_0_IN_fix_0_32_0_OUT_fix_0_32_0_0 placeholder_118 (
    .res1 (_placeholder_res1_62),
    .arg1 (_placeholder_res1_64),
    .arg2 (_placeholder_res1_63),
    .clk  (clk)
  );
  __FIFO_IN_4_OUT_4_1 placeholder_119 (
    .res1 (_placeholder_res1_61),
    .arg1 (_placeholder_res1_62[31:28]),
    .clk  (clk)
  );
  __FIFO_IN_4_OUT_4_1 placeholder_120 (
    .res1 (_placeholder_res1_60),
    .arg1 (_placeholder_res1_62[27:24]),
    .clk  (clk)
  );
  __FIFO_IN_4_OUT_4_1 placeholder_121 (
    .res1 (_placeholder_res1_59),
    .arg1 (_placeholder_res1_62[23:20]),
    .clk  (clk)
  );
  __FIFO_IN_4_OUT_4_1 placeholder_122 (
    .res1 (_placeholder_res1_58),
    .arg1 (_placeholder_res1_62[19:16]),
    .clk  (clk)
  );
  __FIFO_IN_4_OUT_4_1 placeholder_123 (
    .res1 (_placeholder_res1_57),
    .arg1 (_placeholder_res1_62[15:12]),
    .clk  (clk)
  );
  __FIFO_IN_4_OUT_4_1 placeholder_124 (
    .res1 (_placeholder_res1_56),
    .arg1 (_placeholder_res1_62[11:8]),
    .clk  (clk)
  );
  __FIFO_IN_4_OUT_4_1 placeholder_125 (
    .res1 (_placeholder_res1_55),
    .arg1 (_placeholder_res1_62[7:4]),
    .clk  (clk)
  );
  __FIFO_IN_4_OUT_4_1 placeholder_126 (
    .res1 (_placeholder_res1_54),
    .arg1 (_placeholder_res1_62[3:0]),
    .clk  (clk)
  );
  __FIFO_IN_32_OUT_32_1 placeholder_127 (
    .res1 (_placeholder_res1_53),
    .arg1 (_GEN_42),
    .clk  (clk)
  );
  __CAST_IN_bits_32_OUT_fix_0_32_0_0 placeholder_128 (
    .res1 (_placeholder_res1_52),
    .arg1 (_GEN_46),
    .clk  (clk)
  );
  __FIFO_IN_32_OUT_32_6 placeholder_129 (
    .res1 (_placeholder_res1_51),
    .arg1 (_placeholder_res1_168),
    .clk  (clk)
  );
  __ADD_IN_fix_0_32_0_IN_fix_0_32_0_OUT_fix_0_32_0_0 placeholder_130 (
    .res1 (_placeholder_res1_50),
    .arg1 (_placeholder_res1_52),
    .arg2 (_placeholder_res1_51),
    .clk  (clk)
  );
  __FIFO_IN_32_OUT_32_1 placeholder_131 (
    .res1 (_placeholder_res1_49),
    .arg1 (_GEN_44),
    .clk  (clk)
  );
  __CAST_IN_bits_32_OUT_fix_0_32_0_0 placeholder_132 (
    .res1 (_placeholder_res1_48),
    .arg1 (_GEN_48),
    .clk  (clk)
  );
  __FIFO_IN_32_OUT_32_6 placeholder_133 (
    .res1 (_placeholder_res1_47),
    .arg1 (_placeholder_res1_172),
    .clk  (clk)
  );
  __ADD_IN_fix_0_32_0_IN_fix_0_32_0_OUT_fix_0_32_0_0 placeholder_134 (
    .res1 (_placeholder_res1_46),
    .arg1 (_placeholder_res1_48),
    .arg2 (_placeholder_res1_47),
    .clk  (clk)
  );
  __CAST_IN_bits_32_OUT_fix_0_32_0_0 placeholder_135 (
    .res1 (_placeholder_res1_45),
    .arg1 (_GEN_50),
    .clk  (clk)
  );
  __FIFO_IN_32_OUT_32_6 placeholder_136 (
    .res1 (_placeholder_res1_44),
    .arg1 (_placeholder_res1_176),
    .clk  (clk)
  );
  __ADD_IN_fix_0_32_0_IN_fix_0_32_0_OUT_fix_0_32_0_0 placeholder_137 (
    .res1 (_placeholder_res1_43),
    .arg1 (_placeholder_res1_45),
    .arg2 (_placeholder_res1_44),
    .clk  (clk)
  );
  __FIFO_IN_4_OUT_4_1 placeholder_138 (
    .res1 (_placeholder_res1_42),
    .arg1 (_GEN_3[_placeholder_res1_43[19:16]]),
    .clk  (clk)
  );
  __FIFO_IN_12_OUT_12_1 placeholder_139 (
    .res1 (_placeholder_res1_41),
    .arg1
      ({{_GEN_6[_placeholder_res1_43[31:28]], _GEN_5[_placeholder_res1_43[27:24]]},
        _GEN_4[_placeholder_res1_43[23:20]]}),
    .clk  (clk)
  );
  __FIFO_IN_4_OUT_4_1 placeholder_140 (
    .res1 (_placeholder_res1_40),
    .arg1 (_GEN_2[_placeholder_res1_43[15:12]]),
    .clk  (clk)
  );
  __FIFO_IN_4_OUT_4_1 placeholder_141 (
    .res1 (_placeholder_res1_39),
    .arg1 (_GEN_1[_placeholder_res1_43[11:8]]),
    .clk  (clk)
  );
  __FIFO_IN_4_OUT_4_1 placeholder_142 (
    .res1 (_placeholder_res1_38),
    .arg1 (_GEN_0[_placeholder_res1_43[7:4]]),
    .clk  (clk)
  );
  __FIFO_IN_4_OUT_4_1 placeholder_143 (
    .res1 (_placeholder_res1_37),
    .arg1 (_GEN[_placeholder_res1_43[3:0]]),
    .clk  (clk)
  );
  __FIFO_IN_32_OUT_32_1 placeholder_144 (
    .res1 (_placeholder_res1_36),
    .arg1 (_GEN_48),
    .clk  (clk)
  );
  __CAST_IN_bits_32_OUT_fix_0_32_0_0 placeholder_145 (
    .res1 (_placeholder_res1_35),
    .arg1 (_GEN_52),
    .clk  (clk)
  );
  __FIFO_IN_32_OUT_32_7 placeholder_146 (
    .res1 (_placeholder_res1_34),
    .arg1 (_placeholder_res1_180),
    .clk  (clk)
  );
  __ADD_IN_fix_0_32_0_IN_fix_0_32_0_OUT_fix_0_32_0_0 placeholder_147 (
    .res1 (_placeholder_res1_33),
    .arg1 (_placeholder_res1_35),
    .arg2 (_placeholder_res1_34),
    .clk  (clk)
  );
  __FIFO_IN_32_OUT_32_1 placeholder_148 (
    .res1 (_placeholder_res1_32),
    .arg1 (_GEN_50),
    .clk  (clk)
  );
  __CAST_IN_bits_32_OUT_fix_0_32_0_0 placeholder_149 (
    .res1 (_placeholder_res1_31),
    .arg1 (_GEN_54),
    .clk  (clk)
  );
  __FIFO_IN_32_OUT_32_7 placeholder_150 (
    .res1 (_placeholder_res1_30),
    .arg1 (_placeholder_res1_181),
    .clk  (clk)
  );
  __ADD_IN_fix_0_32_0_IN_fix_0_32_0_OUT_fix_0_32_0_0 placeholder_151 (
    .res1 (_placeholder_res1_29),
    .arg1 (_placeholder_res1_31),
    .arg2 (_placeholder_res1_30),
    .clk  (clk)
  );
  __CAST_IN_bits_32_OUT_fix_0_32_0_0 placeholder_152 (
    .res1 (_placeholder_res1_28),
    .arg1 (_GEN_56),
    .clk  (clk)
  );
  __FIFO_IN_32_OUT_32_7 placeholder_153 (
    .res1 (_placeholder_res1_27),
    .arg1 (_placeholder_res1_177),
    .clk  (clk)
  );
  __ADD_IN_fix_0_32_0_IN_fix_0_32_0_OUT_fix_0_32_0_0 placeholder_154 (
    .res1 (_placeholder_res1_26),
    .arg1 (_placeholder_res1_28),
    .arg2 (_placeholder_res1_27),
    .clk  (clk)
  );
  __FIFO_IN_24_OUT_24_1 placeholder_155 (
    .res1 (_placeholder_res1_25),
    .arg1
      ({{{{{_GEN_6[_placeholder_res1_26[31:28]], _GEN_5[_placeholder_res1_26[27:24]]},
           _GEN_4[_placeholder_res1_26[23:20]]},
          _GEN_3[_placeholder_res1_26[19:16]]},
         _GEN_2[_placeholder_res1_26[15:12]]},
        _GEN_1[_placeholder_res1_26[11:8]]}),
    .clk  (clk)
  );
  __FIFO_IN_4_OUT_4_1 placeholder_156 (
    .res1 (_placeholder_res1_24),
    .arg1 (_GEN_0[_placeholder_res1_26[7:4]]),
    .clk  (clk)
  );
  __FIFO_IN_4_OUT_4_1 placeholder_157 (
    .res1 (_placeholder_res1_23),
    .arg1 (_GEN[_placeholder_res1_26[3:0]]),
    .clk  (clk)
  );
  __FIFO_IN_32_OUT_32_1 placeholder_158 (
    .res1 (_placeholder_res1_22),
    .arg1 (_GEN_54),
    .clk  (clk)
  );
  __CAST_IN_bits_32_OUT_fix_0_32_0_0 placeholder_159 (
    .res1 (_placeholder_res1_21),
    .arg1 (_GEN_58),
    .clk  (clk)
  );
  __FIFO_IN_32_OUT_32_8 placeholder_160 (
    .res1 (_placeholder_res1_20),
    .arg1 (_placeholder_res1_173),
    .clk  (clk)
  );
  __ADD_IN_fix_0_32_0_IN_fix_0_32_0_OUT_fix_0_32_0_0 placeholder_161 (
    .res1 (_placeholder_res1_19),
    .arg1 (_placeholder_res1_21),
    .arg2 (_placeholder_res1_20),
    .clk  (clk)
  );
  __FIFO_IN_32_OUT_32_1 placeholder_162 (
    .res1 (_placeholder_res1_18),
    .arg1 (_GEN_56),
    .clk  (clk)
  );
  __CAST_IN_bits_32_OUT_fix_0_32_0_0 placeholder_163 (
    .res1 (_placeholder_res1_17),
    .arg1 (_GEN_60),
    .clk  (clk)
  );
  __FIFO_IN_32_OUT_32_8 placeholder_164 (
    .res1 (_placeholder_res1_16),
    .arg1 (_placeholder_res1_169),
    .clk  (clk)
  );
  __ADD_IN_fix_0_32_0_IN_fix_0_32_0_OUT_fix_0_32_0_0 placeholder_165 (
    .res1 (_placeholder_res1_15),
    .arg1 (_placeholder_res1_17),
    .arg2 (_placeholder_res1_16),
    .clk  (clk)
  );
  __CAST_IN_bits_32_OUT_fix_0_32_0_0 placeholder_166 (
    .res1 (_placeholder_res1_14),
    .arg1 (_GEN_62),
    .clk  (clk)
  );
  __FIFO_IN_32_OUT_32_8 placeholder_167 (
    .res1 (_placeholder_res1_13),
    .arg1 (_placeholder_res1_165),
    .clk  (clk)
  );
  __ADD_IN_fix_0_32_0_IN_fix_0_32_0_OUT_fix_0_32_0_0 placeholder_168 (
    .res1 (_placeholder_res1_12),
    .arg1 (_placeholder_res1_14),
    .arg2 (_placeholder_res1_13),
    .clk  (clk)
  );
  __FIFO_IN_11_OUT_11_1 placeholder_169 (
    .res1 (_placeholder_res1_11),
    .arg1 (_GEN_63[31:21]),
    .clk  (clk)
  );
  __FIFO_IN_21_OUT_21_1 placeholder_170 (
    .res1 (_placeholder_res1_10),
    .arg1 (_GEN_63[20:0]),
    .clk  (clk)
  );
  __FIFO_IN_32_OUT_32_1 placeholder_171 (
    .res1 (_placeholder_res1_9),
    .arg1 (_GEN_60),
    .clk  (clk)
  );
  __CAST_IN_bits_32_OUT_fix_0_32_0_0 placeholder_172 (
    .res1 (_placeholder_res1_8),
    .arg1 (_GEN_64),
    .clk  (clk)
  );
  __FIFO_IN_32_OUT_32_9 placeholder_173 (
    .res1 (_placeholder_res1_7),
    .arg1 (_placeholder_res1_161),
    .clk  (clk)
  );
  __ADD_IN_fix_0_32_0_IN_fix_0_32_0_OUT_fix_0_32_0_0 placeholder_174 (
    .res1 (_placeholder_res1_6),
    .arg1 (_placeholder_res1_8),
    .arg2 (_placeholder_res1_7),
    .clk  (clk)
  );
  __FIFO_IN_32_OUT_32_1 placeholder_175 (
    .res1 (_placeholder_res1_5),
    .arg1 (_GEN_62),
    .clk  (clk)
  );
  __CAST_IN_bits_32_OUT_fix_0_32_0_0 placeholder_176 (
    .res1 (_placeholder_res1_4),
    .arg1 (_GEN_66),
    .clk  (clk)
  );
  __FIFO_IN_32_OUT_32_9 placeholder_177 (
    .res1 (_placeholder_res1_3),
    .arg1 (_placeholder_res1_157),
    .clk  (clk)
  );
  __ADD_IN_fix_0_32_0_IN_fix_0_32_0_OUT_fix_0_32_0_0 placeholder_178 (
    .res1 (_placeholder_res1_2),
    .arg1 (_placeholder_res1_4),
    .arg2 (_placeholder_res1_3),
    .clk  (clk)
  );
  __CAST_IN_bits_32_OUT_fix_0_32_0_0 placeholder_179 (
    .res1 (_placeholder_res1_1),
    .arg1 (_GEN_68),
    .clk  (clk)
  );
  __FIFO_IN_32_OUT_32_9 placeholder_180 (
    .res1 (_placeholder_res1_0),
    .arg1 (_placeholder_res1_153),
    .clk  (clk)
  );
  __ADD_IN_fix_0_32_0_IN_fix_0_32_0_OUT_fix_0_32_0_0 placeholder_181 (
    .res1 (_placeholder_res1),
    .arg1 (_placeholder_res1_1),
    .arg2 (_placeholder_res1_0),
    .clk  (clk)
  );
  __FIFO_IN_64_OUT_64_1 placeholder_182 (
    .res1 (encoded),
    .arg1 ({_GEN_66 ^ {_GEN_69[20:0], _GEN_69[31:21]}, _GEN_68}),
    .clk  (clk)
  );
endmodule

