git clone --depth 1 --no-tags https://github.com/percentwei/FPGA-Project-Game.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/287662508
git clone --depth 1 --no-tags https://github.com/lokesh1512/sequence_detector_uvm.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/289325892
git clone --depth 1 --no-tags https://github.com/lbaitemple/ece2613.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/289320728
git clone --depth 1 --no-tags https://github.com/Woyakewicz/DP-RAM-single-heapsort.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/292351835
git clone --depth 1 --no-tags https://github.com/William-SSAU/FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/292038310
git clone --depth 1 --no-tags https://github.com/Daimz-may/git_test.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/292148160
git clone --depth 1 --no-tags https://github.com/sudheer-22/Hardware-Platform-for-a-16-bit-computer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/291470306
git clone --depth 1 --no-tags https://github.com/pel19072/Laboratorios-Digital-2020.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/286103435
git clone --depth 1 --no-tags https://github.com/tylergithub/LFSR_LinearFeedbackShiftRegister.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/286161276
git clone --depth 1 --no-tags https://github.com/delizoderek/FPGABitcoinMiner.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/286373364
git clone --depth 1 --no-tags https://github.com/hereisjayant/Simple-RISC-Machine-2-FSM-Controller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/284194437
git clone --depth 1 --no-tags https://github.com/llamadayo/TinyFPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/286294133
git clone --depth 1 --no-tags https://github.com/vijayavelu/clock.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/286052820
git clone --depth 1 --no-tags https://github.com/TheSuryaTeja/RTL-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/287292683
git clone --depth 1 --no-tags https://github.com/omaryradwan/4bit_comparator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/287104950
git clone --depth 1 --no-tags https://github.com/mitchdz/ExampleVerilogCode.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/287354239
git clone --depth 1 --no-tags https://github.com/Msiciots/mips-cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/287343697
git clone --depth 1 --no-tags https://github.com/wangjiliang1983/e310_replay.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/285742583
git clone --depth 1 --no-tags https://github.com/andrewqu2000/2048-in-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/285849455
git clone --depth 1 --no-tags https://github.com/Arvind-vlsi/johnson_counter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/285634670
git clone --depth 1 --no-tags https://github.com/sreenath419/verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/286958203
git clone --depth 1 --no-tags https://github.com/ChenGithub1417/YaoYaoLe5002.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/284211603
git clone --depth 1 --no-tags https://github.com/tzsun-coder/fpga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/284424242
git clone --depth 1 --no-tags https://github.com/mayank-kabra2001/processor-design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/284441373
git clone --depth 1 --no-tags https://github.com/mun19508/Laboratorio-3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/284567463
git clone --depth 1 --no-tags https://github.com/grc5/Verilog_Labs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/284160878
git clone --depth 1 --no-tags https://github.com/kondounagi/ai-edge-contest-4th.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/288193762
git clone --depth 1 --no-tags https://github.com/XinXinShiDai/Resize.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/287436483
git clone --depth 1 --no-tags https://github.com/zzdts/icesugar_hd.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/287439596
git clone --depth 1 --no-tags https://github.com/gar19421/digital1_lab05.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/287840911
git clone --depth 1 --no-tags https://github.com/vulkanbets/assignment_0_2_d.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/289640688
git clone --depth 1 --no-tags https://github.com/aatmanb/Computer-Architecture-CS-F342-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/289926626
git clone --depth 1 --no-tags https://github.com/IFpop/Single_mips_cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/290663053
git clone --depth 1 --no-tags https://github.com/taneeshkaushik/VerilogAdders.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/287994906
git clone --depth 1 --no-tags https://github.com/xiaoyi95/Nangate.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/290871028
git clone --depth 1 --no-tags https://github.com/alexkomazec/W2U_UVM_functional_verif_module.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/292116774
git clone --depth 1 --no-tags https://github.com/nemuzuki/verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/292248257
git clone --depth 1 --no-tags https://github.com/Cem-Gulec/Microprocessors-Workspace.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/288573605
git clone --depth 1 --no-tags https://github.com/bhavyamullu-source/Car-Parking-System.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/286762373
git clone --depth 1 --no-tags https://github.com/shjiang-yang/Verilog-Module.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/287210293
git clone --depth 1 --no-tags https://github.com/JyotsnaMeda/VerilogProjects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/287540075
git clone --depth 1 --no-tags https://github.com/Bald-Badger/fumpy.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/289720040
git clone --depth 1 --no-tags https://github.com/vulkanbets/assignment_0_2_b.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/289181210
git clone --depth 1 --no-tags https://github.com/jb-sifive/test.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/286642306
git clone --depth 1 --no-tags https://github.com/Arvind-vlsi/cmos_nand_gate.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/286501747
git clone --depth 1 --no-tags https://github.com/rahul0805/VLSI.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/286475470
git clone --depth 1 --no-tags https://github.com/vineeth357/Traffic-Light-Controller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/286537827
git clone --depth 1 --no-tags https://github.com/maz131212/ed1_laboratorios.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/286253591
git clone --depth 1 --no-tags https://github.com/aush577/Pacman.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/286128551
git clone --depth 1 --no-tags https://github.com/GAFong/LABORATORIOS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/286129285
git clone --depth 1 --no-tags https://github.com/Ore19095/Laboratorios_Digital1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/286306904
git clone --depth 1 --no-tags https://github.com/adityaiitg/Booth-s-Multiplication.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/285598706
git clone --depth 1 --no-tags https://github.com/Arvind-vlsi/ring_counter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/285634535
git clone --depth 1 --no-tags https://github.com/dianapaula19/hardware-modelling-course.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/285637325
git clone --depth 1 --no-tags https://github.com/car19387/Lab_Digital01.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/285688941
git clone --depth 1 --no-tags https://github.com/vineeth357/smart-Lock-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/286411177
git clone --depth 1 --no-tags https://github.com/YJH-yjh/RISC_1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/285224757
git clone --depth 1 --no-tags https://github.com/FIUSCIS-CDA/MUX32_32.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/285382597
git clone --depth 1 --no-tags https://github.com/AssisRaphael/Snooping_verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/291483755
git clone --depth 1 --no-tags https://github.com/agenidi/ALU-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/289036020
git clone --depth 1 --no-tags https://github.com/avi1299/Verilog_Modules.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/290673590
git clone --depth 1 --no-tags https://github.com/Sam-t123/DigitalClock.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/290699745
git clone --depth 1 --no-tags https://github.com/itvchi/LCD_AT043TN25_DE2_115.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/290608464
git clone --depth 1 --no-tags https://github.com/hawkeye0604/checksum.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/289340745
git clone --depth 1 --no-tags https://github.com/vulkanbets/mult_Fixed.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/291832635
git clone --depth 1 --no-tags https://github.com/Manoj3050/AES.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/288768119
git clone --depth 1 --no-tags https://github.com/vulkanbets/assignment_0_1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/288593347
git clone --depth 1 --no-tags https://github.com/sridhar-singhal/fpga_basics.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/288652764
git clone --depth 1 --no-tags https://github.com/zyp312863622/Accelerator-based-on-MFCA-Decomposition-Algorithm.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/289715009
git clone --depth 1 --no-tags https://github.com/Cue19275/DIGITAL1UVG.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/286341920
git clone --depth 1 --no-tags https://github.com/San19231/Lab-4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/286374981
git clone --depth 1 --no-tags https://github.com/boltma/MIPS-pipeline-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/286892463
git clone --depth 1 --no-tags https://github.com/aaki2608/Car-Parking.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/286948285
git clone --depth 1 --no-tags https://github.com/juhirani/Juhi_verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/287564161
git clone --depth 1 --no-tags https://github.com/XinXinShiDai/Full_Connect.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/287451576
git clone --depth 1 --no-tags https://github.com/nishtahir/flintstone.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/291569434
git clone --depth 1 --no-tags https://github.com/nithin-uppalapati/ee2003-Computer_Organization.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/291485137
git clone --depth 1 --no-tags https://github.com/JackeyLove1/Verilog-Design-Study.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/291242258
git clone --depth 1 --no-tags https://github.com/jinyier/FLOSS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/285679695
git clone --depth 1 --no-tags https://github.com/nav23040/AES-128-Bit-Encryption.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/285766363
git clone --depth 1 --no-tags https://github.com/DerFetzer/icebreaker-litex-fgen.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/285674924
git clone --depth 1 --no-tags https://github.com/ParshiS/Advanced_Digital_Design_Lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/285712242
git clone --depth 1 --no-tags https://github.com/menna15/Randomizer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/286287133
git clone --depth 1 --no-tags https://github.com/Litianqi519/litianqi.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/284476170
git clone --depth 1 --no-tags https://github.com/Arvind-vlsi/mux_21.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/285309980
git clone --depth 1 --no-tags https://github.com/lolipopking95/veribinlog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/284275248
git clone --depth 1 --no-tags https://github.com/sa3mv3g/I2C.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/284009537
git clone --depth 1 --no-tags https://github.com/hrshishym/Docker_ubuntu_yosys_netlistsvg.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/286372864
git clone --depth 1 --no-tags https://github.com/Arvind-vlsi/invertor_without_delay.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/286474431
git clone --depth 1 --no-tags https://github.com/FIUSCIS-CDA/INC4_32.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/285381800
git clone --depth 1 --no-tags https://github.com/sashankbajaru/RISC_processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/284112435
git clone --depth 1 --no-tags https://github.com/kunal0617/mips-microprocessor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/283952661
git clone --depth 1 --no-tags https://github.com/orhanagirman/Morse_Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/284124615
git clone --depth 1 --no-tags https://github.com/Ruchikasharma0205/Vedic-Multilier.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/287467646
git clone --depth 1 --no-tags https://github.com/mahimakumawat123/FPGA_project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/287541143
git clone --depth 1 --no-tags https://github.com/XinXinShiDai/Second_Fill.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/287440739
git clone --depth 1 --no-tags https://github.com/XinXinShiDai/ReLU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/287441632
git clone --depth 1 --no-tags https://github.com/sribala0104/CarParkingSystem.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/286508690
git clone --depth 1 --no-tags https://github.com/Rajneesh04/Verilog_DotMatrix.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/286414489
git clone --depth 1 --no-tags https://github.com/god19260/Laboratorios_Fredy-Godoy_19260_Digital1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/286172559
