{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus II " "Info: Running Quartus II Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 6.0 Build 178 04/27/2006 SJ Full Version " "Info: Version 6.0 Build 178 04/27/2006 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 16 17:12:14 2006 " "Info: Processing started: Thu Nov 16 17:12:14 2006" {  } {  } 0 0 "Processing started: %1!s!" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off ozy_eval -c ozy_eval --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off ozy_eval -c ozy_eval --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "IFCLK " "Info: Assuming node \"IFCLK\" is an undefined clock" {  } { { "ozy_nco.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/ozy_nco.v" 29 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "IFCLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "ENC_CLK " "Info: Assuming node \"ENC_CLK\" is an undefined clock" {  } { { "ozy_nco.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/ozy_nco.v" 27 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "ENC_CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "FX2_CLK " "Info: Assuming node \"FX2_CLK\" is an undefined clock" {  } { { "ozy_nco.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/ozy_nco.v" 28 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "FX2_CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "SCK " "Info: Assuming node \"SCK\" is an undefined clock" {  } { { "ozy_nco.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/ozy_nco.v" 49 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "SCK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "IFCLK register tx_fifo:tx_fifo_i\|dcfifo:dcfifo_component\|dcfifo_ncb1:auto_generated\|rdptr_g\[9\] register tx_fifo:tx_fifo_i\|dcfifo:dcfifo_component\|dcfifo_ncb1:auto_generated\|a_graycounter_o96:rdptr_g1p\|power_modified_counter_values\[9\] 180.08 MHz 5.553 ns Internal " "Info: Clock \"IFCLK\" has Internal fmax of 180.08 MHz between source register \"tx_fifo:tx_fifo_i\|dcfifo:dcfifo_component\|dcfifo_ncb1:auto_generated\|rdptr_g\[9\]\" and destination register \"tx_fifo:tx_fifo_i\|dcfifo:dcfifo_component\|dcfifo_ncb1:auto_generated\|a_graycounter_o96:rdptr_g1p\|power_modified_counter_values\[9\]\" (period= 5.553 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.319 ns + Longest register register " "Info: + Longest register to register delay is 5.319 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns tx_fifo:tx_fifo_i\|dcfifo:dcfifo_component\|dcfifo_ncb1:auto_generated\|rdptr_g\[9\] 1 REG LCFF_X2_Y11_N11 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X2_Y11_N11; Fanout = 2; REG Node = 'tx_fifo:tx_fifo_i\|dcfifo:dcfifo_component\|dcfifo_ncb1:auto_generated\|rdptr_g\[9\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[9] } "NODE_NAME" } } { "db/dcfifo_ncb1.tdf" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/db/dcfifo_ncb1.tdf" 80 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.623 ns) + CELL(0.545 ns) 1.168 ns tx_fifo:tx_fifo_i\|dcfifo:dcfifo_component\|dcfifo_ncb1:auto_generated\|rdempty_eq_comp_aeb_int~70 2 COMB LCCOMB_X3_Y11_N30 1 " "Info: 2: + IC(0.623 ns) + CELL(0.545 ns) = 1.168 ns; Loc. = LCCOMB_X3_Y11_N30; Fanout = 1; COMB Node = 'tx_fifo:tx_fifo_i\|dcfifo:dcfifo_component\|dcfifo_ncb1:auto_generated\|rdempty_eq_comp_aeb_int~70'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.168 ns" { tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[9] tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdempty_eq_comp_aeb_int~70 } "NODE_NAME" } } { "db/dcfifo_ncb1.tdf" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/db/dcfifo_ncb1.tdf" 95 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.289 ns) + CELL(0.178 ns) 1.635 ns tx_fifo:tx_fifo_i\|dcfifo:dcfifo_component\|dcfifo_ncb1:auto_generated\|rdempty_eq_comp_aeb_int~71 3 COMB LCCOMB_X3_Y11_N26 1 " "Info: 3: + IC(0.289 ns) + CELL(0.178 ns) = 1.635 ns; Loc. = LCCOMB_X3_Y11_N26; Fanout = 1; COMB Node = 'tx_fifo:tx_fifo_i\|dcfifo:dcfifo_component\|dcfifo_ncb1:auto_generated\|rdempty_eq_comp_aeb_int~71'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.467 ns" { tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdempty_eq_comp_aeb_int~70 tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdempty_eq_comp_aeb_int~71 } "NODE_NAME" } } { "db/dcfifo_ncb1.tdf" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/db/dcfifo_ncb1.tdf" 95 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.291 ns) + CELL(0.178 ns) 2.104 ns tx_fifo:tx_fifo_i\|dcfifo:dcfifo_component\|dcfifo_ncb1:auto_generated\|rdempty_eq_comp_aeb_int~0 4 COMB LCCOMB_X3_Y11_N0 7 " "Info: 4: + IC(0.291 ns) + CELL(0.178 ns) = 2.104 ns; Loc. = LCCOMB_X3_Y11_N0; Fanout = 7; COMB Node = 'tx_fifo:tx_fifo_i\|dcfifo:dcfifo_component\|dcfifo_ncb1:auto_generated\|rdempty_eq_comp_aeb_int~0'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.469 ns" { tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdempty_eq_comp_aeb_int~71 tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdempty_eq_comp_aeb_int~0 } "NODE_NAME" } } { "db/dcfifo_ncb1.tdf" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/db/dcfifo_ncb1.tdf" 95 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.326 ns) + CELL(0.178 ns) 2.608 ns tx_fifo:tx_fifo_i\|dcfifo:dcfifo_component\|dcfifo_ncb1:auto_generated\|rdcnt_addr_ena 5 COMB LCCOMB_X3_Y11_N20 22 " "Info: 5: + IC(0.326 ns) + CELL(0.178 ns) = 2.608 ns; Loc. = LCCOMB_X3_Y11_N20; Fanout = 22; COMB Node = 'tx_fifo:tx_fifo_i\|dcfifo:dcfifo_component\|dcfifo_ncb1:auto_generated\|rdcnt_addr_ena'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.504 ns" { tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdempty_eq_comp_aeb_int~0 tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdcnt_addr_ena } "NODE_NAME" } } { "db/dcfifo_ncb1.tdf" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/db/dcfifo_ncb1.tdf" 108 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.826 ns) + CELL(0.517 ns) 3.951 ns tx_fifo:tx_fifo_i\|dcfifo:dcfifo_component\|dcfifo_ncb1:auto_generated\|a_graycounter_o96:rdptr_g1p\|parity~COUT 6 COMB LCCOMB_X7_Y11_N0 2 " "Info: 6: + IC(0.826 ns) + CELL(0.517 ns) = 3.951 ns; Loc. = LCCOMB_X7_Y11_N0; Fanout = 2; COMB Node = 'tx_fifo:tx_fifo_i\|dcfifo:dcfifo_component\|dcfifo_ncb1:auto_generated\|a_graycounter_o96:rdptr_g1p\|parity~COUT'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.343 ns" { tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdcnt_addr_ena tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_o96:rdptr_g1p|parity~COUT } "NODE_NAME" } } { "db/a_graycounter_o96.tdf" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/db/a_graycounter_o96.tdf" 85 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 4.031 ns tx_fifo:tx_fifo_i\|dcfifo:dcfifo_component\|dcfifo_ncb1:auto_generated\|a_graycounter_o96:rdptr_g1p\|countera0~COUT 7 COMB LCCOMB_X7_Y11_N2 2 " "Info: 7: + IC(0.000 ns) + CELL(0.080 ns) = 4.031 ns; Loc. = LCCOMB_X7_Y11_N2; Fanout = 2; COMB Node = 'tx_fifo:tx_fifo_i\|dcfifo:dcfifo_component\|dcfifo_ncb1:auto_generated\|a_graycounter_o96:rdptr_g1p\|countera0~COUT'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.080 ns" { tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_o96:rdptr_g1p|parity~COUT tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_o96:rdptr_g1p|countera0~COUT } "NODE_NAME" } } { "db/a_graycounter_o96.tdf" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/db/a_graycounter_o96.tdf" 35 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 4.111 ns tx_fifo:tx_fifo_i\|dcfifo:dcfifo_component\|dcfifo_ncb1:auto_generated\|a_graycounter_o96:rdptr_g1p\|countera1~COUT 8 COMB LCCOMB_X7_Y11_N4 2 " "Info: 8: + IC(0.000 ns) + CELL(0.080 ns) = 4.111 ns; Loc. = LCCOMB_X7_Y11_N4; Fanout = 2; COMB Node = 'tx_fifo:tx_fifo_i\|dcfifo:dcfifo_component\|dcfifo_ncb1:auto_generated\|a_graycounter_o96:rdptr_g1p\|countera1~COUT'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.080 ns" { tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_o96:rdptr_g1p|countera0~COUT tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_o96:rdptr_g1p|countera1~COUT } "NODE_NAME" } } { "db/a_graycounter_o96.tdf" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/db/a_graycounter_o96.tdf" 40 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 4.191 ns tx_fifo:tx_fifo_i\|dcfifo:dcfifo_component\|dcfifo_ncb1:auto_generated\|a_graycounter_o96:rdptr_g1p\|countera2~COUT 9 COMB LCCOMB_X7_Y11_N6 2 " "Info: 9: + IC(0.000 ns) + CELL(0.080 ns) = 4.191 ns; Loc. = LCCOMB_X7_Y11_N6; Fanout = 2; COMB Node = 'tx_fifo:tx_fifo_i\|dcfifo:dcfifo_component\|dcfifo_ncb1:auto_generated\|a_graycounter_o96:rdptr_g1p\|countera2~COUT'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.080 ns" { tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_o96:rdptr_g1p|countera1~COUT tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_o96:rdptr_g1p|countera2~COUT } "NODE_NAME" } } { "db/a_graycounter_o96.tdf" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/db/a_graycounter_o96.tdf" 45 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 4.271 ns tx_fifo:tx_fifo_i\|dcfifo:dcfifo_component\|dcfifo_ncb1:auto_generated\|a_graycounter_o96:rdptr_g1p\|countera3~COUT 10 COMB LCCOMB_X7_Y11_N8 2 " "Info: 10: + IC(0.000 ns) + CELL(0.080 ns) = 4.271 ns; Loc. = LCCOMB_X7_Y11_N8; Fanout = 2; COMB Node = 'tx_fifo:tx_fifo_i\|dcfifo:dcfifo_component\|dcfifo_ncb1:auto_generated\|a_graycounter_o96:rdptr_g1p\|countera3~COUT'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.080 ns" { tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_o96:rdptr_g1p|countera2~COUT tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_o96:rdptr_g1p|countera3~COUT } "NODE_NAME" } } { "db/a_graycounter_o96.tdf" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/db/a_graycounter_o96.tdf" 50 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 4.351 ns tx_fifo:tx_fifo_i\|dcfifo:dcfifo_component\|dcfifo_ncb1:auto_generated\|a_graycounter_o96:rdptr_g1p\|countera4~COUT 11 COMB LCCOMB_X7_Y11_N10 2 " "Info: 11: + IC(0.000 ns) + CELL(0.080 ns) = 4.351 ns; Loc. = LCCOMB_X7_Y11_N10; Fanout = 2; COMB Node = 'tx_fifo:tx_fifo_i\|dcfifo:dcfifo_component\|dcfifo_ncb1:auto_generated\|a_graycounter_o96:rdptr_g1p\|countera4~COUT'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.080 ns" { tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_o96:rdptr_g1p|countera3~COUT tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_o96:rdptr_g1p|countera4~COUT } "NODE_NAME" } } { "db/a_graycounter_o96.tdf" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/db/a_graycounter_o96.tdf" 55 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 4.431 ns tx_fifo:tx_fifo_i\|dcfifo:dcfifo_component\|dcfifo_ncb1:auto_generated\|a_graycounter_o96:rdptr_g1p\|countera5~COUT 12 COMB LCCOMB_X7_Y11_N12 2 " "Info: 12: + IC(0.000 ns) + CELL(0.080 ns) = 4.431 ns; Loc. = LCCOMB_X7_Y11_N12; Fanout = 2; COMB Node = 'tx_fifo:tx_fifo_i\|dcfifo:dcfifo_component\|dcfifo_ncb1:auto_generated\|a_graycounter_o96:rdptr_g1p\|countera5~COUT'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.080 ns" { tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_o96:rdptr_g1p|countera4~COUT tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_o96:rdptr_g1p|countera5~COUT } "NODE_NAME" } } { "db/a_graycounter_o96.tdf" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/db/a_graycounter_o96.tdf" 60 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.174 ns) 4.605 ns tx_fifo:tx_fifo_i\|dcfifo:dcfifo_component\|dcfifo_ncb1:auto_generated\|a_graycounter_o96:rdptr_g1p\|countera6~COUT 13 COMB LCCOMB_X7_Y11_N14 2 " "Info: 13: + IC(0.000 ns) + CELL(0.174 ns) = 4.605 ns; Loc. = LCCOMB_X7_Y11_N14; Fanout = 2; COMB Node = 'tx_fifo:tx_fifo_i\|dcfifo:dcfifo_component\|dcfifo_ncb1:auto_generated\|a_graycounter_o96:rdptr_g1p\|countera6~COUT'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.174 ns" { tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_o96:rdptr_g1p|countera5~COUT tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_o96:rdptr_g1p|countera6~COUT } "NODE_NAME" } } { "db/a_graycounter_o96.tdf" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/db/a_graycounter_o96.tdf" 65 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 4.685 ns tx_fifo:tx_fifo_i\|dcfifo:dcfifo_component\|dcfifo_ncb1:auto_generated\|a_graycounter_o96:rdptr_g1p\|countera7~COUT 14 COMB LCCOMB_X7_Y11_N16 2 " "Info: 14: + IC(0.000 ns) + CELL(0.080 ns) = 4.685 ns; Loc. = LCCOMB_X7_Y11_N16; Fanout = 2; COMB Node = 'tx_fifo:tx_fifo_i\|dcfifo:dcfifo_component\|dcfifo_ncb1:auto_generated\|a_graycounter_o96:rdptr_g1p\|countera7~COUT'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.080 ns" { tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_o96:rdptr_g1p|countera6~COUT tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_o96:rdptr_g1p|countera7~COUT } "NODE_NAME" } } { "db/a_graycounter_o96.tdf" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/db/a_graycounter_o96.tdf" 70 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 4.765 ns tx_fifo:tx_fifo_i\|dcfifo:dcfifo_component\|dcfifo_ncb1:auto_generated\|a_graycounter_o96:rdptr_g1p\|countera8~COUT 15 COMB LCCOMB_X7_Y11_N18 1 " "Info: 15: + IC(0.000 ns) + CELL(0.080 ns) = 4.765 ns; Loc. = LCCOMB_X7_Y11_N18; Fanout = 1; COMB Node = 'tx_fifo:tx_fifo_i\|dcfifo:dcfifo_component\|dcfifo_ncb1:auto_generated\|a_graycounter_o96:rdptr_g1p\|countera8~COUT'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.080 ns" { tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_o96:rdptr_g1p|countera7~COUT tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_o96:rdptr_g1p|countera8~COUT } "NODE_NAME" } } { "db/a_graycounter_o96.tdf" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/db/a_graycounter_o96.tdf" 75 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 5.223 ns tx_fifo:tx_fifo_i\|dcfifo:dcfifo_component\|dcfifo_ncb1:auto_generated\|a_graycounter_o96:rdptr_g1p\|countera9 16 COMB LCCOMB_X7_Y11_N20 1 " "Info: 16: + IC(0.000 ns) + CELL(0.458 ns) = 5.223 ns; Loc. = LCCOMB_X7_Y11_N20; Fanout = 1; COMB Node = 'tx_fifo:tx_fifo_i\|dcfifo:dcfifo_component\|dcfifo_ncb1:auto_generated\|a_graycounter_o96:rdptr_g1p\|countera9'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.458 ns" { tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_o96:rdptr_g1p|countera8~COUT tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_o96:rdptr_g1p|countera9 } "NODE_NAME" } } { "db/a_graycounter_o96.tdf" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/db/a_graycounter_o96.tdf" 80 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 5.319 ns tx_fifo:tx_fifo_i\|dcfifo:dcfifo_component\|dcfifo_ncb1:auto_generated\|a_graycounter_o96:rdptr_g1p\|power_modified_counter_values\[9\] 17 REG LCFF_X7_Y11_N21 3 " "Info: 17: + IC(0.000 ns) + CELL(0.096 ns) = 5.319 ns; Loc. = LCFF_X7_Y11_N21; Fanout = 3; REG Node = 'tx_fifo:tx_fifo_i\|dcfifo:dcfifo_component\|dcfifo_ncb1:auto_generated\|a_graycounter_o96:rdptr_g1p\|power_modified_counter_values\[9\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.096 ns" { tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_o96:rdptr_g1p|countera9 tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_o96:rdptr_g1p|power_modified_counter_values[9] } "NODE_NAME" } } { "db/a_graycounter_o96.tdf" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/db/a_graycounter_o96.tdf" 92 31 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.964 ns ( 55.72 % ) " "Info: Total cell delay = 2.964 ns ( 55.72 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.355 ns ( 44.28 % ) " "Info: Total interconnect delay = 2.355 ns ( 44.28 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "5.319 ns" { tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[9] tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdempty_eq_comp_aeb_int~70 tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdempty_eq_comp_aeb_int~71 tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdempty_eq_comp_aeb_int~0 tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdcnt_addr_ena tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_o96:rdptr_g1p|parity~COUT tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_o96:rdptr_g1p|countera0~COUT tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_o96:rdptr_g1p|countera1~COUT tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_o96:rdptr_g1p|countera2~COUT tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_o96:rdptr_g1p|countera3~COUT tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_o96:rdptr_g1p|countera4~COUT tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_o96:rdptr_g1p|countera5~COUT tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_o96:rdptr_g1p|countera6~COUT tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_o96:rdptr_g1p|countera7~COUT tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_o96:rdptr_g1p|countera8~COUT tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_o96:rdptr_g1p|countera9 tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_o96:rdptr_g1p|power_modified_counter_values[9] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "5.319 ns" { tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[9] tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdempty_eq_comp_aeb_int~70 tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdempty_eq_comp_aeb_int~71 tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdempty_eq_comp_aeb_int~0 tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdcnt_addr_ena tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_o96:rdptr_g1p|parity~COUT tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_o96:rdptr_g1p|countera0~COUT tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_o96:rdptr_g1p|countera1~COUT tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_o96:rdptr_g1p|countera2~COUT tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_o96:rdptr_g1p|countera3~COUT tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_o96:rdptr_g1p|countera4~COUT tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_o96:rdptr_g1p|countera5~COUT tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_o96:rdptr_g1p|countera6~COUT tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_o96:rdptr_g1p|countera7~COUT tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_o96:rdptr_g1p|countera8~COUT tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_o96:rdptr_g1p|countera9 tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_o96:rdptr_g1p|power_modified_counter_values[9] } { 0.000ns 0.623ns 0.289ns 0.291ns 0.326ns 0.826ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.545ns 0.178ns 0.178ns 0.178ns 0.517ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.458ns 0.096ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.005 ns - Smallest " "Info: - Smallest clock skew is 0.005 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "IFCLK destination 2.567 ns + Shortest register " "Info: + Shortest clock path from clock \"IFCLK\" to destination register is 2.567 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.056 ns) 1.056 ns IFCLK 1 CLK PIN_24 1 " "Info: 1: + IC(0.000 ns) + CELL(1.056 ns) = 1.056 ns; Loc. = PIN_24; Fanout = 1; CLK Node = 'IFCLK'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { IFCLK } "NODE_NAME" } } { "ozy_nco.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/ozy_nco.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.130 ns) + CELL(0.000 ns) 1.186 ns IFCLK~clkctrl 2 COMB CLKCTRL_G2 176 " "Info: 2: + IC(0.130 ns) + CELL(0.000 ns) = 1.186 ns; Loc. = CLKCTRL_G2; Fanout = 176; COMB Node = 'IFCLK~clkctrl'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.130 ns" { IFCLK IFCLK~clkctrl } "NODE_NAME" } } { "ozy_nco.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/ozy_nco.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.779 ns) + CELL(0.602 ns) 2.567 ns tx_fifo:tx_fifo_i\|dcfifo:dcfifo_component\|dcfifo_ncb1:auto_generated\|a_graycounter_o96:rdptr_g1p\|power_modified_counter_values\[9\] 3 REG LCFF_X7_Y11_N21 3 " "Info: 3: + IC(0.779 ns) + CELL(0.602 ns) = 2.567 ns; Loc. = LCFF_X7_Y11_N21; Fanout = 3; REG Node = 'tx_fifo:tx_fifo_i\|dcfifo:dcfifo_component\|dcfifo_ncb1:auto_generated\|a_graycounter_o96:rdptr_g1p\|power_modified_counter_values\[9\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.381 ns" { IFCLK~clkctrl tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_o96:rdptr_g1p|power_modified_counter_values[9] } "NODE_NAME" } } { "db/a_graycounter_o96.tdf" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/db/a_graycounter_o96.tdf" 92 31 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.658 ns ( 64.59 % ) " "Info: Total cell delay = 1.658 ns ( 64.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.909 ns ( 35.41 % ) " "Info: Total interconnect delay = 0.909 ns ( 35.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.567 ns" { IFCLK IFCLK~clkctrl tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_o96:rdptr_g1p|power_modified_counter_values[9] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.567 ns" { IFCLK IFCLK~combout IFCLK~clkctrl tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_o96:rdptr_g1p|power_modified_counter_values[9] } { 0.000ns 0.000ns 0.130ns 0.779ns } { 0.000ns 1.056ns 0.000ns 0.602ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "IFCLK source 2.562 ns - Longest register " "Info: - Longest clock path from clock \"IFCLK\" to source register is 2.562 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.056 ns) 1.056 ns IFCLK 1 CLK PIN_24 1 " "Info: 1: + IC(0.000 ns) + CELL(1.056 ns) = 1.056 ns; Loc. = PIN_24; Fanout = 1; CLK Node = 'IFCLK'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { IFCLK } "NODE_NAME" } } { "ozy_nco.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/ozy_nco.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.130 ns) + CELL(0.000 ns) 1.186 ns IFCLK~clkctrl 2 COMB CLKCTRL_G2 176 " "Info: 2: + IC(0.130 ns) + CELL(0.000 ns) = 1.186 ns; Loc. = CLKCTRL_G2; Fanout = 176; COMB Node = 'IFCLK~clkctrl'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.130 ns" { IFCLK IFCLK~clkctrl } "NODE_NAME" } } { "ozy_nco.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/ozy_nco.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.774 ns) + CELL(0.602 ns) 2.562 ns tx_fifo:tx_fifo_i\|dcfifo:dcfifo_component\|dcfifo_ncb1:auto_generated\|rdptr_g\[9\] 3 REG LCFF_X2_Y11_N11 2 " "Info: 3: + IC(0.774 ns) + CELL(0.602 ns) = 2.562 ns; Loc. = LCFF_X2_Y11_N11; Fanout = 2; REG Node = 'tx_fifo:tx_fifo_i\|dcfifo:dcfifo_component\|dcfifo_ncb1:auto_generated\|rdptr_g\[9\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.376 ns" { IFCLK~clkctrl tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[9] } "NODE_NAME" } } { "db/dcfifo_ncb1.tdf" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/db/dcfifo_ncb1.tdf" 80 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.658 ns ( 64.72 % ) " "Info: Total cell delay = 1.658 ns ( 64.72 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.904 ns ( 35.28 % ) " "Info: Total interconnect delay = 0.904 ns ( 35.28 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.562 ns" { IFCLK IFCLK~clkctrl tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[9] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.562 ns" { IFCLK IFCLK~combout IFCLK~clkctrl tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[9] } { 0.000ns 0.000ns 0.130ns 0.774ns } { 0.000ns 1.056ns 0.000ns 0.602ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.567 ns" { IFCLK IFCLK~clkctrl tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_o96:rdptr_g1p|power_modified_counter_values[9] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.567 ns" { IFCLK IFCLK~combout IFCLK~clkctrl tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_o96:rdptr_g1p|power_modified_counter_values[9] } { 0.000ns 0.000ns 0.130ns 0.779ns } { 0.000ns 1.056ns 0.000ns 0.602ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.562 ns" { IFCLK IFCLK~clkctrl tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[9] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.562 ns" { IFCLK IFCLK~combout IFCLK~clkctrl tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[9] } { 0.000ns 0.000ns 0.130ns 0.774ns } { 0.000ns 1.056ns 0.000ns 0.602ns } } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "db/dcfifo_ncb1.tdf" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/db/dcfifo_ncb1.tdf" 80 9 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "db/a_graycounter_o96.tdf" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/db/a_graycounter_o96.tdf" 92 31 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "5.319 ns" { tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[9] tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdempty_eq_comp_aeb_int~70 tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdempty_eq_comp_aeb_int~71 tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdempty_eq_comp_aeb_int~0 tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdcnt_addr_ena tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_o96:rdptr_g1p|parity~COUT tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_o96:rdptr_g1p|countera0~COUT tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_o96:rdptr_g1p|countera1~COUT tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_o96:rdptr_g1p|countera2~COUT tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_o96:rdptr_g1p|countera3~COUT tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_o96:rdptr_g1p|countera4~COUT tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_o96:rdptr_g1p|countera5~COUT tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_o96:rdptr_g1p|countera6~COUT tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_o96:rdptr_g1p|countera7~COUT tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_o96:rdptr_g1p|countera8~COUT tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_o96:rdptr_g1p|countera9 tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_o96:rdptr_g1p|power_modified_counter_values[9] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "5.319 ns" { tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[9] tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdempty_eq_comp_aeb_int~70 tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdempty_eq_comp_aeb_int~71 tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdempty_eq_comp_aeb_int~0 tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdcnt_addr_ena tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_o96:rdptr_g1p|parity~COUT tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_o96:rdptr_g1p|countera0~COUT tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_o96:rdptr_g1p|countera1~COUT tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_o96:rdptr_g1p|countera2~COUT tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_o96:rdptr_g1p|countera3~COUT tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_o96:rdptr_g1p|countera4~COUT tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_o96:rdptr_g1p|countera5~COUT tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_o96:rdptr_g1p|countera6~COUT tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_o96:rdptr_g1p|countera7~COUT tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_o96:rdptr_g1p|countera8~COUT tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_o96:rdptr_g1p|countera9 tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_o96:rdptr_g1p|power_modified_counter_values[9] } { 0.000ns 0.623ns 0.289ns 0.291ns 0.326ns 0.826ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.545ns 0.178ns 0.178ns 0.178ns 0.517ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.458ns 0.096ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.567 ns" { IFCLK IFCLK~clkctrl tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_o96:rdptr_g1p|power_modified_counter_values[9] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.567 ns" { IFCLK IFCLK~combout IFCLK~clkctrl tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_o96:rdptr_g1p|power_modified_counter_values[9] } { 0.000ns 0.000ns 0.130ns 0.779ns } { 0.000ns 1.056ns 0.000ns 0.602ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.562 ns" { IFCLK IFCLK~clkctrl tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[9] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.562 ns" { IFCLK IFCLK~combout IFCLK~clkctrl tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[9] } { 0.000ns 0.000ns 0.130ns 0.774ns } { 0.000ns 1.056ns 0.000ns 0.602ns } } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "ENC_CLK memory halfband_decim:hb_i\|ram16_2sum:ram16_even\|altsyncram:ram_array_rtl_17\|altsyncram_7pi1:auto_generated\|ram_block1a0~portb_address_reg0 register halfband_decim:hb_q\|ram16_2sum:ram16_even\|sum\[14\] 75.58 MHz 13.231 ns Internal " "Info: Clock \"ENC_CLK\" has Internal fmax of 75.58 MHz between source memory \"halfband_decim:hb_i\|ram16_2sum:ram16_even\|altsyncram:ram_array_rtl_17\|altsyncram_7pi1:auto_generated\|ram_block1a0~portb_address_reg0\" and destination register \"halfband_decim:hb_q\|ram16_2sum:ram16_even\|sum\[14\]\" (period= 13.231 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "12.562 ns + Longest memory register " "Info: + Longest memory to register delay is 12.562 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns halfband_decim:hb_i\|ram16_2sum:ram16_even\|altsyncram:ram_array_rtl_17\|altsyncram_7pi1:auto_generated\|ram_block1a0~portb_address_reg0 1 MEM M4K_X23_Y7 32 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X23_Y7; Fanout = 32; MEM Node = 'halfband_decim:hb_i\|ram16_2sum:ram16_even\|altsyncram:ram_array_rtl_17\|altsyncram_7pi1:auto_generated\|ram_block1a0~portb_address_reg0'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { halfband_decim:hb_i|ram16_2sum:ram16_even|altsyncram:ram_array_rtl_17|altsyncram_7pi1:auto_generated|ram_block1a0~portb_address_reg0 } "NODE_NAME" } } { "db/altsyncram_7pi1.tdf" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/db/altsyncram_7pi1.tdf" 46 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.374 ns) 3.374 ns halfband_decim:hb_q\|ram16_2sum:ram16_even\|altsyncram:ram_array_rtl_15\|altsyncram_7pi1:auto_generated\|q_b\[4\] 2 MEM M4K_X23_Y7 2 " "Info: 2: + IC(0.000 ns) + CELL(3.374 ns) = 3.374 ns; Loc. = M4K_X23_Y7; Fanout = 2; MEM Node = 'halfband_decim:hb_q\|ram16_2sum:ram16_even\|altsyncram:ram_array_rtl_15\|altsyncram_7pi1:auto_generated\|q_b\[4\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.374 ns" { halfband_decim:hb_i|ram16_2sum:ram16_even|altsyncram:ram_array_rtl_17|altsyncram_7pi1:auto_generated|ram_block1a0~portb_address_reg0 halfband_decim:hb_q|ram16_2sum:ram16_even|altsyncram:ram_array_rtl_15|altsyncram_7pi1:auto_generated|q_b[4] } "NODE_NAME" } } { "db/altsyncram_7pi1.tdf" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/db/altsyncram_7pi1.tdf" 42 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.187 ns) + CELL(0.517 ns) 5.078 ns halfband_decim:hb_q\|ram16_2sum:ram16_even\|sum_int\[4\]~43 3 COMB LCCOMB_X22_Y10_N24 2 " "Info: 3: + IC(1.187 ns) + CELL(0.517 ns) = 5.078 ns; Loc. = LCCOMB_X22_Y10_N24; Fanout = 2; COMB Node = 'halfband_decim:hb_q\|ram16_2sum:ram16_even\|sum_int\[4\]~43'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.704 ns" { halfband_decim:hb_q|ram16_2sum:ram16_even|altsyncram:ram_array_rtl_15|altsyncram_7pi1:auto_generated|q_b[4] halfband_decim:hb_q|ram16_2sum:ram16_even|sum_int[4]~43 } "NODE_NAME" } } { "ram16_2sum.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/ram16_2sum.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 5.158 ns halfband_decim:hb_q\|ram16_2sum:ram16_even\|sum_int\[5\]~45 4 COMB LCCOMB_X22_Y10_N26 2 " "Info: 4: + IC(0.000 ns) + CELL(0.080 ns) = 5.158 ns; Loc. = LCCOMB_X22_Y10_N26; Fanout = 2; COMB Node = 'halfband_decim:hb_q\|ram16_2sum:ram16_even\|sum_int\[5\]~45'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.080 ns" { halfband_decim:hb_q|ram16_2sum:ram16_even|sum_int[4]~43 halfband_decim:hb_q|ram16_2sum:ram16_even|sum_int[5]~45 } "NODE_NAME" } } { "ram16_2sum.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/ram16_2sum.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 5.238 ns halfband_decim:hb_q\|ram16_2sum:ram16_even\|sum_int\[6\]~47 5 COMB LCCOMB_X22_Y10_N28 2 " "Info: 5: + IC(0.000 ns) + CELL(0.080 ns) = 5.238 ns; Loc. = LCCOMB_X22_Y10_N28; Fanout = 2; COMB Node = 'halfband_decim:hb_q\|ram16_2sum:ram16_even\|sum_int\[6\]~47'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.080 ns" { halfband_decim:hb_q|ram16_2sum:ram16_even|sum_int[5]~45 halfband_decim:hb_q|ram16_2sum:ram16_even|sum_int[6]~47 } "NODE_NAME" } } { "ram16_2sum.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/ram16_2sum.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.161 ns) 5.399 ns halfband_decim:hb_q\|ram16_2sum:ram16_even\|sum_int\[7\]~49 6 COMB LCCOMB_X22_Y10_N30 2 " "Info: 6: + IC(0.000 ns) + CELL(0.161 ns) = 5.399 ns; Loc. = LCCOMB_X22_Y10_N30; Fanout = 2; COMB Node = 'halfband_decim:hb_q\|ram16_2sum:ram16_even\|sum_int\[7\]~49'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.161 ns" { halfband_decim:hb_q|ram16_2sum:ram16_even|sum_int[6]~47 halfband_decim:hb_q|ram16_2sum:ram16_even|sum_int[7]~49 } "NODE_NAME" } } { "ram16_2sum.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/ram16_2sum.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 5.479 ns halfband_decim:hb_q\|ram16_2sum:ram16_even\|sum_int\[8\]~51 7 COMB LCCOMB_X22_Y9_N0 2 " "Info: 7: + IC(0.000 ns) + CELL(0.080 ns) = 5.479 ns; Loc. = LCCOMB_X22_Y9_N0; Fanout = 2; COMB Node = 'halfband_decim:hb_q\|ram16_2sum:ram16_even\|sum_int\[8\]~51'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.080 ns" { halfband_decim:hb_q|ram16_2sum:ram16_even|sum_int[7]~49 halfband_decim:hb_q|ram16_2sum:ram16_even|sum_int[8]~51 } "NODE_NAME" } } { "ram16_2sum.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/ram16_2sum.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 5.559 ns halfband_decim:hb_q\|ram16_2sum:ram16_even\|sum_int\[9\]~53 8 COMB LCCOMB_X22_Y9_N2 2 " "Info: 8: + IC(0.000 ns) + CELL(0.080 ns) = 5.559 ns; Loc. = LCCOMB_X22_Y9_N2; Fanout = 2; COMB Node = 'halfband_decim:hb_q\|ram16_2sum:ram16_even\|sum_int\[9\]~53'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.080 ns" { halfband_decim:hb_q|ram16_2sum:ram16_even|sum_int[8]~51 halfband_decim:hb_q|ram16_2sum:ram16_even|sum_int[9]~53 } "NODE_NAME" } } { "ram16_2sum.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/ram16_2sum.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 5.639 ns halfband_decim:hb_q\|ram16_2sum:ram16_even\|sum_int\[10\]~55 9 COMB LCCOMB_X22_Y9_N4 2 " "Info: 9: + IC(0.000 ns) + CELL(0.080 ns) = 5.639 ns; Loc. = LCCOMB_X22_Y9_N4; Fanout = 2; COMB Node = 'halfband_decim:hb_q\|ram16_2sum:ram16_even\|sum_int\[10\]~55'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.080 ns" { halfband_decim:hb_q|ram16_2sum:ram16_even|sum_int[9]~53 halfband_decim:hb_q|ram16_2sum:ram16_even|sum_int[10]~55 } "NODE_NAME" } } { "ram16_2sum.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/ram16_2sum.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 5.719 ns halfband_decim:hb_q\|ram16_2sum:ram16_even\|sum_int\[11\]~57 10 COMB LCCOMB_X22_Y9_N6 2 " "Info: 10: + IC(0.000 ns) + CELL(0.080 ns) = 5.719 ns; Loc. = LCCOMB_X22_Y9_N6; Fanout = 2; COMB Node = 'halfband_decim:hb_q\|ram16_2sum:ram16_even\|sum_int\[11\]~57'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.080 ns" { halfband_decim:hb_q|ram16_2sum:ram16_even|sum_int[10]~55 halfband_decim:hb_q|ram16_2sum:ram16_even|sum_int[11]~57 } "NODE_NAME" } } { "ram16_2sum.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/ram16_2sum.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 5.799 ns halfband_decim:hb_q\|ram16_2sum:ram16_even\|sum_int\[12\]~59 11 COMB LCCOMB_X22_Y9_N8 2 " "Info: 11: + IC(0.000 ns) + CELL(0.080 ns) = 5.799 ns; Loc. = LCCOMB_X22_Y9_N8; Fanout = 2; COMB Node = 'halfband_decim:hb_q\|ram16_2sum:ram16_even\|sum_int\[12\]~59'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.080 ns" { halfband_decim:hb_q|ram16_2sum:ram16_even|sum_int[11]~57 halfband_decim:hb_q|ram16_2sum:ram16_even|sum_int[12]~59 } "NODE_NAME" } } { "ram16_2sum.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/ram16_2sum.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 5.879 ns halfband_decim:hb_q\|ram16_2sum:ram16_even\|sum_int\[13\]~61 12 COMB LCCOMB_X22_Y9_N10 2 " "Info: 12: + IC(0.000 ns) + CELL(0.080 ns) = 5.879 ns; Loc. = LCCOMB_X22_Y9_N10; Fanout = 2; COMB Node = 'halfband_decim:hb_q\|ram16_2sum:ram16_even\|sum_int\[13\]~61'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.080 ns" { halfband_decim:hb_q|ram16_2sum:ram16_even|sum_int[12]~59 halfband_decim:hb_q|ram16_2sum:ram16_even|sum_int[13]~61 } "NODE_NAME" } } { "ram16_2sum.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/ram16_2sum.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 5.959 ns halfband_decim:hb_q\|ram16_2sum:ram16_even\|sum_int\[14\]~63 13 COMB LCCOMB_X22_Y9_N12 2 " "Info: 13: + IC(0.000 ns) + CELL(0.080 ns) = 5.959 ns; Loc. = LCCOMB_X22_Y9_N12; Fanout = 2; COMB Node = 'halfband_decim:hb_q\|ram16_2sum:ram16_even\|sum_int\[14\]~63'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.080 ns" { halfband_decim:hb_q|ram16_2sum:ram16_even|sum_int[13]~61 halfband_decim:hb_q|ram16_2sum:ram16_even|sum_int[14]~63 } "NODE_NAME" } } { "ram16_2sum.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/ram16_2sum.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.174 ns) 6.133 ns halfband_decim:hb_q\|ram16_2sum:ram16_even\|sum_int\[15\]~65 14 COMB LCCOMB_X22_Y9_N14 1 " "Info: 14: + IC(0.000 ns) + CELL(0.174 ns) = 6.133 ns; Loc. = LCCOMB_X22_Y9_N14; Fanout = 1; COMB Node = 'halfband_decim:hb_q\|ram16_2sum:ram16_even\|sum_int\[15\]~65'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.174 ns" { halfband_decim:hb_q|ram16_2sum:ram16_even|sum_int[14]~63 halfband_decim:hb_q|ram16_2sum:ram16_even|sum_int[15]~65 } "NODE_NAME" } } { "ram16_2sum.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/ram16_2sum.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 6.591 ns halfband_decim:hb_q\|ram16_2sum:ram16_even\|sum_int\[16\]~66 15 COMB LCCOMB_X22_Y9_N16 2 " "Info: 15: + IC(0.000 ns) + CELL(0.458 ns) = 6.591 ns; Loc. = LCCOMB_X22_Y9_N16; Fanout = 2; COMB Node = 'halfband_decim:hb_q\|ram16_2sum:ram16_even\|sum_int\[16\]~66'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.458 ns" { halfband_decim:hb_q|ram16_2sum:ram16_even|sum_int[15]~65 halfband_decim:hb_q|ram16_2sum:ram16_even|sum_int[16]~66 } "NODE_NAME" } } { "ram16_2sum.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/ram16_2sum.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.300 ns) + CELL(0.319 ns) 7.210 ns halfband_decim:hb_q\|ram16_2sum:ram16_even\|sum~0 16 COMB LCCOMB_X22_Y9_N20 31 " "Info: 16: + IC(0.300 ns) + CELL(0.319 ns) = 7.210 ns; Loc. = LCCOMB_X22_Y9_N20; Fanout = 31; COMB Node = 'halfband_decim:hb_q\|ram16_2sum:ram16_even\|sum~0'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.619 ns" { halfband_decim:hb_q|ram16_2sum:ram16_even|sum_int[16]~66 halfband_decim:hb_q|ram16_2sum:ram16_even|sum~0 } "NODE_NAME" } } { "ram16_2sum.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/ram16_2sum.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.270 ns) + CELL(0.495 ns) 8.975 ns halfband_decim:hb_q\|ram16_2sum:ram16_even\|sum\[0\]~88 17 COMB LCCOMB_X17_Y11_N0 2 " "Info: 17: + IC(1.270 ns) + CELL(0.495 ns) = 8.975 ns; Loc. = LCCOMB_X17_Y11_N0; Fanout = 2; COMB Node = 'halfband_decim:hb_q\|ram16_2sum:ram16_even\|sum\[0\]~88'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.765 ns" { halfband_decim:hb_q|ram16_2sum:ram16_even|sum~0 halfband_decim:hb_q|ram16_2sum:ram16_even|sum[0]~88 } "NODE_NAME" } } { "ram16_2sum.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/ram16_2sum.v" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 9.055 ns halfband_decim:hb_q\|ram16_2sum:ram16_even\|sum\[1\]~89 18 COMB LCCOMB_X17_Y11_N2 2 " "Info: 18: + IC(0.000 ns) + CELL(0.080 ns) = 9.055 ns; Loc. = LCCOMB_X17_Y11_N2; Fanout = 2; COMB Node = 'halfband_decim:hb_q\|ram16_2sum:ram16_even\|sum\[1\]~89'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.080 ns" { halfband_decim:hb_q|ram16_2sum:ram16_even|sum[0]~88 halfband_decim:hb_q|ram16_2sum:ram16_even|sum[1]~89 } "NODE_NAME" } } { "ram16_2sum.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/ram16_2sum.v" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 9.135 ns halfband_decim:hb_q\|ram16_2sum:ram16_even\|sum\[2\]~90 19 COMB LCCOMB_X17_Y11_N4 2 " "Info: 19: + IC(0.000 ns) + CELL(0.080 ns) = 9.135 ns; Loc. = LCCOMB_X17_Y11_N4; Fanout = 2; COMB Node = 'halfband_decim:hb_q\|ram16_2sum:ram16_even\|sum\[2\]~90'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.080 ns" { halfband_decim:hb_q|ram16_2sum:ram16_even|sum[1]~89 halfband_decim:hb_q|ram16_2sum:ram16_even|sum[2]~90 } "NODE_NAME" } } { "ram16_2sum.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/ram16_2sum.v" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 9.215 ns halfband_decim:hb_q\|ram16_2sum:ram16_even\|sum\[3\]~91 20 COMB LCCOMB_X17_Y11_N6 2 " "Info: 20: + IC(0.000 ns) + CELL(0.080 ns) = 9.215 ns; Loc. = LCCOMB_X17_Y11_N6; Fanout = 2; COMB Node = 'halfband_decim:hb_q\|ram16_2sum:ram16_even\|sum\[3\]~91'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.080 ns" { halfband_decim:hb_q|ram16_2sum:ram16_even|sum[2]~90 halfband_decim:hb_q|ram16_2sum:ram16_even|sum[3]~91 } "NODE_NAME" } } { "ram16_2sum.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/ram16_2sum.v" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 9.295 ns halfband_decim:hb_q\|ram16_2sum:ram16_even\|sum\[4\]~92 21 COMB LCCOMB_X17_Y11_N8 2 " "Info: 21: + IC(0.000 ns) + CELL(0.080 ns) = 9.295 ns; Loc. = LCCOMB_X17_Y11_N8; Fanout = 2; COMB Node = 'halfband_decim:hb_q\|ram16_2sum:ram16_even\|sum\[4\]~92'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.080 ns" { halfband_decim:hb_q|ram16_2sum:ram16_even|sum[3]~91 halfband_decim:hb_q|ram16_2sum:ram16_even|sum[4]~92 } "NODE_NAME" } } { "ram16_2sum.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/ram16_2sum.v" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 9.375 ns halfband_decim:hb_q\|ram16_2sum:ram16_even\|sum\[5\]~93 22 COMB LCCOMB_X17_Y11_N10 2 " "Info: 22: + IC(0.000 ns) + CELL(0.080 ns) = 9.375 ns; Loc. = LCCOMB_X17_Y11_N10; Fanout = 2; COMB Node = 'halfband_decim:hb_q\|ram16_2sum:ram16_even\|sum\[5\]~93'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.080 ns" { halfband_decim:hb_q|ram16_2sum:ram16_even|sum[4]~92 halfband_decim:hb_q|ram16_2sum:ram16_even|sum[5]~93 } "NODE_NAME" } } { "ram16_2sum.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/ram16_2sum.v" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 9.455 ns halfband_decim:hb_q\|ram16_2sum:ram16_even\|sum\[6\]~94 23 COMB LCCOMB_X17_Y11_N12 2 " "Info: 23: + IC(0.000 ns) + CELL(0.080 ns) = 9.455 ns; Loc. = LCCOMB_X17_Y11_N12; Fanout = 2; COMB Node = 'halfband_decim:hb_q\|ram16_2sum:ram16_even\|sum\[6\]~94'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.080 ns" { halfband_decim:hb_q|ram16_2sum:ram16_even|sum[5]~93 halfband_decim:hb_q|ram16_2sum:ram16_even|sum[6]~94 } "NODE_NAME" } } { "ram16_2sum.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/ram16_2sum.v" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.174 ns) 9.629 ns halfband_decim:hb_q\|ram16_2sum:ram16_even\|sum\[7\]~95 24 COMB LCCOMB_X17_Y11_N14 2 " "Info: 24: + IC(0.000 ns) + CELL(0.174 ns) = 9.629 ns; Loc. = LCCOMB_X17_Y11_N14; Fanout = 2; COMB Node = 'halfband_decim:hb_q\|ram16_2sum:ram16_even\|sum\[7\]~95'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.174 ns" { halfband_decim:hb_q|ram16_2sum:ram16_even|sum[6]~94 halfband_decim:hb_q|ram16_2sum:ram16_even|sum[7]~95 } "NODE_NAME" } } { "ram16_2sum.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/ram16_2sum.v" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 9.709 ns halfband_decim:hb_q\|ram16_2sum:ram16_even\|sum\[8\]~96 25 COMB LCCOMB_X17_Y11_N16 2 " "Info: 25: + IC(0.000 ns) + CELL(0.080 ns) = 9.709 ns; Loc. = LCCOMB_X17_Y11_N16; Fanout = 2; COMB Node = 'halfband_decim:hb_q\|ram16_2sum:ram16_even\|sum\[8\]~96'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.080 ns" { halfband_decim:hb_q|ram16_2sum:ram16_even|sum[7]~95 halfband_decim:hb_q|ram16_2sum:ram16_even|sum[8]~96 } "NODE_NAME" } } { "ram16_2sum.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/ram16_2sum.v" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 9.789 ns halfband_decim:hb_q\|ram16_2sum:ram16_even\|sum\[9\]~97 26 COMB LCCOMB_X17_Y11_N18 2 " "Info: 26: + IC(0.000 ns) + CELL(0.080 ns) = 9.789 ns; Loc. = LCCOMB_X17_Y11_N18; Fanout = 2; COMB Node = 'halfband_decim:hb_q\|ram16_2sum:ram16_even\|sum\[9\]~97'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.080 ns" { halfband_decim:hb_q|ram16_2sum:ram16_even|sum[8]~96 halfband_decim:hb_q|ram16_2sum:ram16_even|sum[9]~97 } "NODE_NAME" } } { "ram16_2sum.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/ram16_2sum.v" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 9.869 ns halfband_decim:hb_q\|ram16_2sum:ram16_even\|sum\[10\]~98 27 COMB LCCOMB_X17_Y11_N20 2 " "Info: 27: + IC(0.000 ns) + CELL(0.080 ns) = 9.869 ns; Loc. = LCCOMB_X17_Y11_N20; Fanout = 2; COMB Node = 'halfband_decim:hb_q\|ram16_2sum:ram16_even\|sum\[10\]~98'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.080 ns" { halfband_decim:hb_q|ram16_2sum:ram16_even|sum[9]~97 halfband_decim:hb_q|ram16_2sum:ram16_even|sum[10]~98 } "NODE_NAME" } } { "ram16_2sum.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/ram16_2sum.v" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 9.949 ns halfband_decim:hb_q\|ram16_2sum:ram16_even\|sum\[11\]~99 28 COMB LCCOMB_X17_Y11_N22 2 " "Info: 28: + IC(0.000 ns) + CELL(0.080 ns) = 9.949 ns; Loc. = LCCOMB_X17_Y11_N22; Fanout = 2; COMB Node = 'halfband_decim:hb_q\|ram16_2sum:ram16_even\|sum\[11\]~99'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.080 ns" { halfband_decim:hb_q|ram16_2sum:ram16_even|sum[10]~98 halfband_decim:hb_q|ram16_2sum:ram16_even|sum[11]~99 } "NODE_NAME" } } { "ram16_2sum.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/ram16_2sum.v" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 10.029 ns halfband_decim:hb_q\|ram16_2sum:ram16_even\|sum\[12\]~100 29 COMB LCCOMB_X17_Y11_N24 2 " "Info: 29: + IC(0.000 ns) + CELL(0.080 ns) = 10.029 ns; Loc. = LCCOMB_X17_Y11_N24; Fanout = 2; COMB Node = 'halfband_decim:hb_q\|ram16_2sum:ram16_even\|sum\[12\]~100'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.080 ns" { halfband_decim:hb_q|ram16_2sum:ram16_even|sum[11]~99 halfband_decim:hb_q|ram16_2sum:ram16_even|sum[12]~100 } "NODE_NAME" } } { "ram16_2sum.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/ram16_2sum.v" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 10.109 ns halfband_decim:hb_q\|ram16_2sum:ram16_even\|sum\[13\]~101 30 COMB LCCOMB_X17_Y11_N26 2 " "Info: 30: + IC(0.000 ns) + CELL(0.080 ns) = 10.109 ns; Loc. = LCCOMB_X17_Y11_N26; Fanout = 2; COMB Node = 'halfband_decim:hb_q\|ram16_2sum:ram16_even\|sum\[13\]~101'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.080 ns" { halfband_decim:hb_q|ram16_2sum:ram16_even|sum[12]~100 halfband_decim:hb_q|ram16_2sum:ram16_even|sum[13]~101 } "NODE_NAME" } } { "ram16_2sum.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/ram16_2sum.v" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 10.567 ns halfband_decim:hb_q\|ram16_2sum:ram16_even\|sum\[14\]~66 31 COMB LCCOMB_X17_Y11_N28 1 " "Info: 31: + IC(0.000 ns) + CELL(0.458 ns) = 10.567 ns; Loc. = LCCOMB_X17_Y11_N28; Fanout = 1; COMB Node = 'halfband_decim:hb_q\|ram16_2sum:ram16_even\|sum\[14\]~66'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.458 ns" { halfband_decim:hb_q|ram16_2sum:ram16_even|sum[13]~101 halfband_decim:hb_q|ram16_2sum:ram16_even|sum[14]~66 } "NODE_NAME" } } { "ram16_2sum.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/ram16_2sum.v" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.810 ns) + CELL(1.185 ns) 12.562 ns halfband_decim:hb_q\|ram16_2sum:ram16_even\|sum\[14\] 32 REG DSPMULT_X16_Y11_N0 18 " "Info: 32: + IC(0.810 ns) + CELL(1.185 ns) = 12.562 ns; Loc. = DSPMULT_X16_Y11_N0; Fanout = 18; REG Node = 'halfband_decim:hb_q\|ram16_2sum:ram16_even\|sum\[14\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.995 ns" { halfband_decim:hb_q|ram16_2sum:ram16_even|sum[14]~66 halfband_decim:hb_q|ram16_2sum:ram16_even|sum[14] } "NODE_NAME" } } { "ram16_2sum.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/ram16_2sum.v" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "8.995 ns ( 71.60 % ) " "Info: Total cell delay = 8.995 ns ( 71.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.567 ns ( 28.40 % ) " "Info: Total interconnect delay = 3.567 ns ( 28.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "12.562 ns" { halfband_decim:hb_i|ram16_2sum:ram16_even|altsyncram:ram_array_rtl_17|altsyncram_7pi1:auto_generated|ram_block1a0~portb_address_reg0 halfband_decim:hb_q|ram16_2sum:ram16_even|altsyncram:ram_array_rtl_15|altsyncram_7pi1:auto_generated|q_b[4] halfband_decim:hb_q|ram16_2sum:ram16_even|sum_int[4]~43 halfband_decim:hb_q|ram16_2sum:ram16_even|sum_int[5]~45 halfband_decim:hb_q|ram16_2sum:ram16_even|sum_int[6]~47 halfband_decim:hb_q|ram16_2sum:ram16_even|sum_int[7]~49 halfband_decim:hb_q|ram16_2sum:ram16_even|sum_int[8]~51 halfband_decim:hb_q|ram16_2sum:ram16_even|sum_int[9]~53 halfband_decim:hb_q|ram16_2sum:ram16_even|sum_int[10]~55 halfband_decim:hb_q|ram16_2sum:ram16_even|sum_int[11]~57 halfband_decim:hb_q|ram16_2sum:ram16_even|sum_int[12]~59 halfband_decim:hb_q|ram16_2sum:ram16_even|sum_int[13]~61 halfband_decim:hb_q|ram16_2sum:ram16_even|sum_int[14]~63 halfband_decim:hb_q|ram16_2sum:ram16_even|sum_int[15]~65 halfband_decim:hb_q|ram16_2sum:ram16_even|sum_int[16]~66 halfband_decim:hb_q|ram16_2sum:ram16_even|sum~0 halfband_decim:hb_q|ram16_2sum:ram16_even|sum[0]~88 halfband_decim:hb_q|ram16_2sum:ram16_even|sum[1]~89 halfband_decim:hb_q|ram16_2sum:ram16_even|sum[2]~90 halfband_decim:hb_q|ram16_2sum:ram16_even|sum[3]~91 halfband_decim:hb_q|ram16_2sum:ram16_even|sum[4]~92 halfband_decim:hb_q|ram16_2sum:ram16_even|sum[5]~93 halfband_decim:hb_q|ram16_2sum:ram16_even|sum[6]~94 halfband_decim:hb_q|ram16_2sum:ram16_even|sum[7]~95 halfband_decim:hb_q|ram16_2sum:ram16_even|sum[8]~96 halfband_decim:hb_q|ram16_2sum:ram16_even|sum[9]~97 halfband_decim:hb_q|ram16_2sum:ram16_even|sum[10]~98 halfband_decim:hb_q|ram16_2sum:ram16_even|sum[11]~99 halfband_decim:hb_q|ram16_2sum:ram16_even|sum[12]~100 halfband_decim:hb_q|ram16_2sum:ram16_even|sum[13]~101 halfband_decim:hb_q|ram16_2sum:ram16_even|sum[14]~66 halfband_decim:hb_q|ram16_2sum:ram16_even|sum[14] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "12.562 ns" { halfband_decim:hb_i|ram16_2sum:ram16_even|altsyncram:ram_array_rtl_17|altsyncram_7pi1:auto_generated|ram_block1a0~portb_address_reg0 halfband_decim:hb_q|ram16_2sum:ram16_even|altsyncram:ram_array_rtl_15|altsyncram_7pi1:auto_generated|q_b[4] halfband_decim:hb_q|ram16_2sum:ram16_even|sum_int[4]~43 halfband_decim:hb_q|ram16_2sum:ram16_even|sum_int[5]~45 halfband_decim:hb_q|ram16_2sum:ram16_even|sum_int[6]~47 halfband_decim:hb_q|ram16_2sum:ram16_even|sum_int[7]~49 halfband_decim:hb_q|ram16_2sum:ram16_even|sum_int[8]~51 halfband_decim:hb_q|ram16_2sum:ram16_even|sum_int[9]~53 halfband_decim:hb_q|ram16_2sum:ram16_even|sum_int[10]~55 halfband_decim:hb_q|ram16_2sum:ram16_even|sum_int[11]~57 halfband_decim:hb_q|ram16_2sum:ram16_even|sum_int[12]~59 halfband_decim:hb_q|ram16_2sum:ram16_even|sum_int[13]~61 halfband_decim:hb_q|ram16_2sum:ram16_even|sum_int[14]~63 halfband_decim:hb_q|ram16_2sum:ram16_even|sum_int[15]~65 halfband_decim:hb_q|ram16_2sum:ram16_even|sum_int[16]~66 halfband_decim:hb_q|ram16_2sum:ram16_even|sum~0 halfband_decim:hb_q|ram16_2sum:ram16_even|sum[0]~88 halfband_decim:hb_q|ram16_2sum:ram16_even|sum[1]~89 halfband_decim:hb_q|ram16_2sum:ram16_even|sum[2]~90 halfband_decim:hb_q|ram16_2sum:ram16_even|sum[3]~91 halfband_decim:hb_q|ram16_2sum:ram16_even|sum[4]~92 halfband_decim:hb_q|ram16_2sum:ram16_even|sum[5]~93 halfband_decim:hb_q|ram16_2sum:ram16_even|sum[6]~94 halfband_decim:hb_q|ram16_2sum:ram16_even|sum[7]~95 halfband_decim:hb_q|ram16_2sum:ram16_even|sum[8]~96 halfband_decim:hb_q|ram16_2sum:ram16_even|sum[9]~97 halfband_decim:hb_q|ram16_2sum:ram16_even|sum[10]~98 halfband_decim:hb_q|ram16_2sum:ram16_even|sum[11]~99 halfband_decim:hb_q|ram16_2sum:ram16_even|sum[12]~100 halfband_decim:hb_q|ram16_2sum:ram16_even|sum[13]~101 halfband_decim:hb_q|ram16_2sum:ram16_even|sum[14]~66 halfband_decim:hb_q|ram16_2sum:ram16_even|sum[14] } { 0.000ns 0.000ns 1.187ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.300ns 1.270ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.810ns } { 0.000ns 3.374ns 0.517ns 0.080ns 0.080ns 0.161ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.458ns 0.319ns 0.495ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.458ns 1.185ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.381 ns - Smallest " "Info: - Smallest clock skew is -0.381 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ENC_CLK destination 3.645 ns + Shortest register " "Info: + Shortest clock path from clock \"ENC_CLK\" to destination register is 3.645 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.934 ns) 0.934 ns ENC_CLK 1 CLK PIN_150 3317 " "Info: 1: + IC(0.000 ns) + CELL(0.934 ns) = 0.934 ns; Loc. = PIN_150; Fanout = 3317; CLK Node = 'ENC_CLK'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { ENC_CLK } "NODE_NAME" } } { "ozy_nco.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/ozy_nco.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.839 ns) + CELL(0.872 ns) 3.645 ns halfband_decim:hb_q\|ram16_2sum:ram16_even\|sum\[14\] 2 REG DSPMULT_X16_Y11_N0 18 " "Info: 2: + IC(1.839 ns) + CELL(0.872 ns) = 3.645 ns; Loc. = DSPMULT_X16_Y11_N0; Fanout = 18; REG Node = 'halfband_decim:hb_q\|ram16_2sum:ram16_even\|sum\[14\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.711 ns" { ENC_CLK halfband_decim:hb_q|ram16_2sum:ram16_even|sum[14] } "NODE_NAME" } } { "ram16_2sum.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/ram16_2sum.v" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.806 ns ( 49.55 % ) " "Info: Total cell delay = 1.806 ns ( 49.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.839 ns ( 50.45 % ) " "Info: Total interconnect delay = 1.839 ns ( 50.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.645 ns" { ENC_CLK halfband_decim:hb_q|ram16_2sum:ram16_even|sum[14] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.645 ns" { ENC_CLK ENC_CLK~combout halfband_decim:hb_q|ram16_2sum:ram16_even|sum[14] } { 0.000ns 0.000ns 1.839ns } { 0.000ns 0.934ns 0.872ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ENC_CLK source 4.026 ns - Longest memory " "Info: - Longest clock path from clock \"ENC_CLK\" to source memory is 4.026 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.934 ns) 0.934 ns ENC_CLK 1 CLK PIN_150 3317 " "Info: 1: + IC(0.000 ns) + CELL(0.934 ns) = 0.934 ns; Loc. = PIN_150; Fanout = 3317; CLK Node = 'ENC_CLK'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { ENC_CLK } "NODE_NAME" } } { "ozy_nco.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/ozy_nco.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.309 ns) + CELL(0.783 ns) 4.026 ns halfband_decim:hb_i\|ram16_2sum:ram16_even\|altsyncram:ram_array_rtl_17\|altsyncram_7pi1:auto_generated\|ram_block1a0~portb_address_reg0 2 MEM M4K_X23_Y7 32 " "Info: 2: + IC(2.309 ns) + CELL(0.783 ns) = 4.026 ns; Loc. = M4K_X23_Y7; Fanout = 32; MEM Node = 'halfband_decim:hb_i\|ram16_2sum:ram16_even\|altsyncram:ram_array_rtl_17\|altsyncram_7pi1:auto_generated\|ram_block1a0~portb_address_reg0'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.092 ns" { ENC_CLK halfband_decim:hb_i|ram16_2sum:ram16_even|altsyncram:ram_array_rtl_17|altsyncram_7pi1:auto_generated|ram_block1a0~portb_address_reg0 } "NODE_NAME" } } { "db/altsyncram_7pi1.tdf" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/db/altsyncram_7pi1.tdf" 46 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.717 ns ( 42.65 % ) " "Info: Total cell delay = 1.717 ns ( 42.65 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.309 ns ( 57.35 % ) " "Info: Total interconnect delay = 2.309 ns ( 57.35 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "4.026 ns" { ENC_CLK halfband_decim:hb_i|ram16_2sum:ram16_even|altsyncram:ram_array_rtl_17|altsyncram_7pi1:auto_generated|ram_block1a0~portb_address_reg0 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "4.026 ns" { ENC_CLK ENC_CLK~combout halfband_decim:hb_i|ram16_2sum:ram16_even|altsyncram:ram_array_rtl_17|altsyncram_7pi1:auto_generated|ram_block1a0~portb_address_reg0 } { 0.000ns 0.000ns 2.309ns } { 0.000ns 0.934ns 0.783ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.645 ns" { ENC_CLK halfband_decim:hb_q|ram16_2sum:ram16_even|sum[14] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.645 ns" { ENC_CLK ENC_CLK~combout halfband_decim:hb_q|ram16_2sum:ram16_even|sum[14] } { 0.000ns 0.000ns 1.839ns } { 0.000ns 0.934ns 0.872ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "4.026 ns" { ENC_CLK halfband_decim:hb_i|ram16_2sum:ram16_even|altsyncram:ram_array_rtl_17|altsyncram_7pi1:auto_generated|ram_block1a0~portb_address_reg0 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "4.026 ns" { ENC_CLK ENC_CLK~combout halfband_decim:hb_i|ram16_2sum:ram16_even|altsyncram:ram_array_rtl_17|altsyncram_7pi1:auto_generated|ram_block1a0~portb_address_reg0 } { 0.000ns 0.000ns 2.309ns } { 0.000ns 0.934ns 0.783ns } } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.234 ns + " "Info: + Micro clock to output delay of source is 0.234 ns" {  } { { "db/altsyncram_7pi1.tdf" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/db/altsyncram_7pi1.tdf" 46 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.054 ns + " "Info: + Micro setup delay of destination is 0.054 ns" {  } { { "ram16_2sum.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/ram16_2sum.v" 25 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "12.562 ns" { halfband_decim:hb_i|ram16_2sum:ram16_even|altsyncram:ram_array_rtl_17|altsyncram_7pi1:auto_generated|ram_block1a0~portb_address_reg0 halfband_decim:hb_q|ram16_2sum:ram16_even|altsyncram:ram_array_rtl_15|altsyncram_7pi1:auto_generated|q_b[4] halfband_decim:hb_q|ram16_2sum:ram16_even|sum_int[4]~43 halfband_decim:hb_q|ram16_2sum:ram16_even|sum_int[5]~45 halfband_decim:hb_q|ram16_2sum:ram16_even|sum_int[6]~47 halfband_decim:hb_q|ram16_2sum:ram16_even|sum_int[7]~49 halfband_decim:hb_q|ram16_2sum:ram16_even|sum_int[8]~51 halfband_decim:hb_q|ram16_2sum:ram16_even|sum_int[9]~53 halfband_decim:hb_q|ram16_2sum:ram16_even|sum_int[10]~55 halfband_decim:hb_q|ram16_2sum:ram16_even|sum_int[11]~57 halfband_decim:hb_q|ram16_2sum:ram16_even|sum_int[12]~59 halfband_decim:hb_q|ram16_2sum:ram16_even|sum_int[13]~61 halfband_decim:hb_q|ram16_2sum:ram16_even|sum_int[14]~63 halfband_decim:hb_q|ram16_2sum:ram16_even|sum_int[15]~65 halfband_decim:hb_q|ram16_2sum:ram16_even|sum_int[16]~66 halfband_decim:hb_q|ram16_2sum:ram16_even|sum~0 halfband_decim:hb_q|ram16_2sum:ram16_even|sum[0]~88 halfband_decim:hb_q|ram16_2sum:ram16_even|sum[1]~89 halfband_decim:hb_q|ram16_2sum:ram16_even|sum[2]~90 halfband_decim:hb_q|ram16_2sum:ram16_even|sum[3]~91 halfband_decim:hb_q|ram16_2sum:ram16_even|sum[4]~92 halfband_decim:hb_q|ram16_2sum:ram16_even|sum[5]~93 halfband_decim:hb_q|ram16_2sum:ram16_even|sum[6]~94 halfband_decim:hb_q|ram16_2sum:ram16_even|sum[7]~95 halfband_decim:hb_q|ram16_2sum:ram16_even|sum[8]~96 halfband_decim:hb_q|ram16_2sum:ram16_even|sum[9]~97 halfband_decim:hb_q|ram16_2sum:ram16_even|sum[10]~98 halfband_decim:hb_q|ram16_2sum:ram16_even|sum[11]~99 halfband_decim:hb_q|ram16_2sum:ram16_even|sum[12]~100 halfband_decim:hb_q|ram16_2sum:ram16_even|sum[13]~101 halfband_decim:hb_q|ram16_2sum:ram16_even|sum[14]~66 halfband_decim:hb_q|ram16_2sum:ram16_even|sum[14] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "12.562 ns" { halfband_decim:hb_i|ram16_2sum:ram16_even|altsyncram:ram_array_rtl_17|altsyncram_7pi1:auto_generated|ram_block1a0~portb_address_reg0 halfband_decim:hb_q|ram16_2sum:ram16_even|altsyncram:ram_array_rtl_15|altsyncram_7pi1:auto_generated|q_b[4] halfband_decim:hb_q|ram16_2sum:ram16_even|sum_int[4]~43 halfband_decim:hb_q|ram16_2sum:ram16_even|sum_int[5]~45 halfband_decim:hb_q|ram16_2sum:ram16_even|sum_int[6]~47 halfband_decim:hb_q|ram16_2sum:ram16_even|sum_int[7]~49 halfband_decim:hb_q|ram16_2sum:ram16_even|sum_int[8]~51 halfband_decim:hb_q|ram16_2sum:ram16_even|sum_int[9]~53 halfband_decim:hb_q|ram16_2sum:ram16_even|sum_int[10]~55 halfband_decim:hb_q|ram16_2sum:ram16_even|sum_int[11]~57 halfband_decim:hb_q|ram16_2sum:ram16_even|sum_int[12]~59 halfband_decim:hb_q|ram16_2sum:ram16_even|sum_int[13]~61 halfband_decim:hb_q|ram16_2sum:ram16_even|sum_int[14]~63 halfband_decim:hb_q|ram16_2sum:ram16_even|sum_int[15]~65 halfband_decim:hb_q|ram16_2sum:ram16_even|sum_int[16]~66 halfband_decim:hb_q|ram16_2sum:ram16_even|sum~0 halfband_decim:hb_q|ram16_2sum:ram16_even|sum[0]~88 halfband_decim:hb_q|ram16_2sum:ram16_even|sum[1]~89 halfband_decim:hb_q|ram16_2sum:ram16_even|sum[2]~90 halfband_decim:hb_q|ram16_2sum:ram16_even|sum[3]~91 halfband_decim:hb_q|ram16_2sum:ram16_even|sum[4]~92 halfband_decim:hb_q|ram16_2sum:ram16_even|sum[5]~93 halfband_decim:hb_q|ram16_2sum:ram16_even|sum[6]~94 halfband_decim:hb_q|ram16_2sum:ram16_even|sum[7]~95 halfband_decim:hb_q|ram16_2sum:ram16_even|sum[8]~96 halfband_decim:hb_q|ram16_2sum:ram16_even|sum[9]~97 halfband_decim:hb_q|ram16_2sum:ram16_even|sum[10]~98 halfband_decim:hb_q|ram16_2sum:ram16_even|sum[11]~99 halfband_decim:hb_q|ram16_2sum:ram16_even|sum[12]~100 halfband_decim:hb_q|ram16_2sum:ram16_even|sum[13]~101 halfband_decim:hb_q|ram16_2sum:ram16_even|sum[14]~66 halfband_decim:hb_q|ram16_2sum:ram16_even|sum[14] } { 0.000ns 0.000ns 1.187ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.300ns 1.270ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.810ns } { 0.000ns 3.374ns 0.517ns 0.080ns 0.080ns 0.161ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.458ns 0.319ns 0.495ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.458ns 1.185ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.645 ns" { ENC_CLK halfband_decim:hb_q|ram16_2sum:ram16_even|sum[14] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.645 ns" { ENC_CLK ENC_CLK~combout halfband_decim:hb_q|ram16_2sum:ram16_even|sum[14] } { 0.000ns 0.000ns 1.839ns } { 0.000ns 0.934ns 0.872ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "4.026 ns" { ENC_CLK halfband_decim:hb_i|ram16_2sum:ram16_even|altsyncram:ram_array_rtl_17|altsyncram_7pi1:auto_generated|ram_block1a0~portb_address_reg0 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "4.026 ns" { ENC_CLK ENC_CLK~combout halfband_decim:hb_i|ram16_2sum:ram16_even|altsyncram:ram_array_rtl_17|altsyncram_7pi1:auto_generated|ram_block1a0~portb_address_reg0 } { 0.000ns 0.000ns 2.309ns } { 0.000ns 0.934ns 0.783ns } } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "FX2_CLK register SPI_REGS:spi_regs\|CS_ph1 register RegisterX:freqsetreg\|OUT\[1\] 325.2 MHz 3.075 ns Internal " "Info: Clock \"FX2_CLK\" has Internal fmax of 325.2 MHz between source register \"SPI_REGS:spi_regs\|CS_ph1\" and destination register \"RegisterX:freqsetreg\|OUT\[1\]\" (period= 3.075 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.838 ns + Longest register register " "Info: + Longest register to register delay is 2.838 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns SPI_REGS:spi_regs\|CS_ph1 1 REG LCFF_X2_Y3_N11 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X2_Y3_N11; Fanout = 2; REG Node = 'SPI_REGS:spi_regs\|CS_ph1'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { SPI_REGS:spi_regs|CS_ph1 } "NODE_NAME" } } { "SPI_REGS.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/SPI_REGS.v" 67 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.357 ns) + CELL(0.177 ns) 0.534 ns RegisterX:optionreg\|always0~57 2 COMB LCCOMB_X2_Y3_N22 2 " "Info: 2: + IC(0.357 ns) + CELL(0.177 ns) = 0.534 ns; Loc. = LCCOMB_X2_Y3_N22; Fanout = 2; COMB Node = 'RegisterX:optionreg\|always0~57'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.534 ns" { SPI_REGS:spi_regs|CS_ph1 RegisterX:optionreg|always0~57 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.301 ns) + CELL(0.178 ns) 1.013 ns RegisterX:freqsetreg\|always0~17 3 COMB LCCOMB_X2_Y3_N20 32 " "Info: 3: + IC(0.301 ns) + CELL(0.178 ns) = 1.013 ns; Loc. = LCCOMB_X2_Y3_N20; Fanout = 32; COMB Node = 'RegisterX:freqsetreg\|always0~17'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.479 ns" { RegisterX:optionreg|always0~57 RegisterX:freqsetreg|always0~17 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.067 ns) + CELL(0.758 ns) 2.838 ns RegisterX:freqsetreg\|OUT\[1\] 4 REG LCFF_X1_Y2_N9 3 " "Info: 4: + IC(1.067 ns) + CELL(0.758 ns) = 2.838 ns; Loc. = LCFF_X1_Y2_N9; Fanout = 3; REG Node = 'RegisterX:freqsetreg\|OUT\[1\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.825 ns" { RegisterX:freqsetreg|always0~17 RegisterX:freqsetreg|OUT[1] } "NODE_NAME" } } { "RegisterX.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/RegisterX.v" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.113 ns ( 39.22 % ) " "Info: Total cell delay = 1.113 ns ( 39.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.725 ns ( 60.78 % ) " "Info: Total interconnect delay = 1.725 ns ( 60.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.838 ns" { SPI_REGS:spi_regs|CS_ph1 RegisterX:optionreg|always0~57 RegisterX:freqsetreg|always0~17 RegisterX:freqsetreg|OUT[1] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.838 ns" { SPI_REGS:spi_regs|CS_ph1 RegisterX:optionreg|always0~57 RegisterX:freqsetreg|always0~17 RegisterX:freqsetreg|OUT[1] } { 0.000ns 0.357ns 0.301ns 1.067ns } { 0.000ns 0.177ns 0.178ns 0.758ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.002 ns - Smallest " "Info: - Smallest clock skew is 0.002 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "FX2_CLK destination 2.566 ns + Shortest register " "Info: + Shortest clock path from clock \"FX2_CLK\" to destination register is 2.566 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.066 ns) 1.066 ns FX2_CLK 1 CLK PIN_23 1 " "Info: 1: + IC(0.000 ns) + CELL(1.066 ns) = 1.066 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'FX2_CLK'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { FX2_CLK } "NODE_NAME" } } { "ozy_nco.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/ozy_nco.v" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.132 ns) + CELL(0.000 ns) 1.198 ns FX2_CLK~clkctrl 2 COMB CLKCTRL_G0 66 " "Info: 2: + IC(0.132 ns) + CELL(0.000 ns) = 1.198 ns; Loc. = CLKCTRL_G0; Fanout = 66; COMB Node = 'FX2_CLK~clkctrl'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.132 ns" { FX2_CLK FX2_CLK~clkctrl } "NODE_NAME" } } { "ozy_nco.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/ozy_nco.v" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.766 ns) + CELL(0.602 ns) 2.566 ns RegisterX:freqsetreg\|OUT\[1\] 3 REG LCFF_X1_Y2_N9 3 " "Info: 3: + IC(0.766 ns) + CELL(0.602 ns) = 2.566 ns; Loc. = LCFF_X1_Y2_N9; Fanout = 3; REG Node = 'RegisterX:freqsetreg\|OUT\[1\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.368 ns" { FX2_CLK~clkctrl RegisterX:freqsetreg|OUT[1] } "NODE_NAME" } } { "RegisterX.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/RegisterX.v" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.668 ns ( 65.00 % ) " "Info: Total cell delay = 1.668 ns ( 65.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.898 ns ( 35.00 % ) " "Info: Total interconnect delay = 0.898 ns ( 35.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.566 ns" { FX2_CLK FX2_CLK~clkctrl RegisterX:freqsetreg|OUT[1] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.566 ns" { FX2_CLK FX2_CLK~combout FX2_CLK~clkctrl RegisterX:freqsetreg|OUT[1] } { 0.000ns 0.000ns 0.132ns 0.766ns } { 0.000ns 1.066ns 0.000ns 0.602ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "FX2_CLK source 2.564 ns - Longest register " "Info: - Longest clock path from clock \"FX2_CLK\" to source register is 2.564 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.066 ns) 1.066 ns FX2_CLK 1 CLK PIN_23 1 " "Info: 1: + IC(0.000 ns) + CELL(1.066 ns) = 1.066 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'FX2_CLK'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { FX2_CLK } "NODE_NAME" } } { "ozy_nco.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/ozy_nco.v" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.132 ns) + CELL(0.000 ns) 1.198 ns FX2_CLK~clkctrl 2 COMB CLKCTRL_G0 66 " "Info: 2: + IC(0.132 ns) + CELL(0.000 ns) = 1.198 ns; Loc. = CLKCTRL_G0; Fanout = 66; COMB Node = 'FX2_CLK~clkctrl'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.132 ns" { FX2_CLK FX2_CLK~clkctrl } "NODE_NAME" } } { "ozy_nco.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/ozy_nco.v" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.764 ns) + CELL(0.602 ns) 2.564 ns SPI_REGS:spi_regs\|CS_ph1 3 REG LCFF_X2_Y3_N11 2 " "Info: 3: + IC(0.764 ns) + CELL(0.602 ns) = 2.564 ns; Loc. = LCFF_X2_Y3_N11; Fanout = 2; REG Node = 'SPI_REGS:spi_regs\|CS_ph1'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.366 ns" { FX2_CLK~clkctrl SPI_REGS:spi_regs|CS_ph1 } "NODE_NAME" } } { "SPI_REGS.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/SPI_REGS.v" 67 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.668 ns ( 65.05 % ) " "Info: Total cell delay = 1.668 ns ( 65.05 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.896 ns ( 34.95 % ) " "Info: Total interconnect delay = 0.896 ns ( 34.95 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.564 ns" { FX2_CLK FX2_CLK~clkctrl SPI_REGS:spi_regs|CS_ph1 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.564 ns" { FX2_CLK FX2_CLK~combout FX2_CLK~clkctrl SPI_REGS:spi_regs|CS_ph1 } { 0.000ns 0.000ns 0.132ns 0.764ns } { 0.000ns 1.066ns 0.000ns 0.602ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.566 ns" { FX2_CLK FX2_CLK~clkctrl RegisterX:freqsetreg|OUT[1] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.566 ns" { FX2_CLK FX2_CLK~combout FX2_CLK~clkctrl RegisterX:freqsetreg|OUT[1] } { 0.000ns 0.000ns 0.132ns 0.766ns } { 0.000ns 1.066ns 0.000ns 0.602ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.564 ns" { FX2_CLK FX2_CLK~clkctrl SPI_REGS:spi_regs|CS_ph1 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.564 ns" { FX2_CLK FX2_CLK~combout FX2_CLK~clkctrl SPI_REGS:spi_regs|CS_ph1 } { 0.000ns 0.000ns 0.132ns 0.764ns } { 0.000ns 1.066ns 0.000ns 0.602ns } } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "SPI_REGS.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/SPI_REGS.v" 67 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "RegisterX.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/RegisterX.v" 48 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.838 ns" { SPI_REGS:spi_regs|CS_ph1 RegisterX:optionreg|always0~57 RegisterX:freqsetreg|always0~17 RegisterX:freqsetreg|OUT[1] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.838 ns" { SPI_REGS:spi_regs|CS_ph1 RegisterX:optionreg|always0~57 RegisterX:freqsetreg|always0~17 RegisterX:freqsetreg|OUT[1] } { 0.000ns 0.357ns 0.301ns 1.067ns } { 0.000ns 0.177ns 0.178ns 0.758ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.566 ns" { FX2_CLK FX2_CLK~clkctrl RegisterX:freqsetreg|OUT[1] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.566 ns" { FX2_CLK FX2_CLK~combout FX2_CLK~clkctrl RegisterX:freqsetreg|OUT[1] } { 0.000ns 0.000ns 0.132ns 0.766ns } { 0.000ns 1.066ns 0.000ns 0.602ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.564 ns" { FX2_CLK FX2_CLK~clkctrl SPI_REGS:spi_regs|CS_ph1 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.564 ns" { FX2_CLK FX2_CLK~combout FX2_CLK~clkctrl SPI_REGS:spi_regs|CS_ph1 } { 0.000ns 0.000ns 0.132ns 0.764ns } { 0.000ns 1.066ns 0.000ns 0.602ns } } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "SCK register SPI_REGS:spi_regs\|BitCounter\[31\] register SPI_REGS:spi_regs\|sdata\[30\] 156.27 MHz 6.399 ns Internal " "Info: Clock \"SCK\" has Internal fmax of 156.27 MHz between source register \"SPI_REGS:spi_regs\|BitCounter\[31\]\" and destination register \"SPI_REGS:spi_regs\|sdata\[30\]\" (period= 6.399 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.012 ns + Longest register register " "Info: + Longest register to register delay is 6.012 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns SPI_REGS:spi_regs\|BitCounter\[31\] 1 REG LCFF_X2_Y4_N31 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X2_Y4_N31; Fanout = 2; REG Node = 'SPI_REGS:spi_regs\|BitCounter\[31\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { SPI_REGS:spi_regs|BitCounter[31] } "NODE_NAME" } } { "SPI_REGS.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/SPI_REGS.v" 82 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.866 ns) + CELL(0.322 ns) 1.188 ns SPI_REGS:spi_regs\|Equal0~316 2 COMB LCCOMB_X1_Y4_N6 1 " "Info: 2: + IC(0.866 ns) + CELL(0.322 ns) = 1.188 ns; Loc. = LCCOMB_X1_Y4_N6; Fanout = 1; COMB Node = 'SPI_REGS:spi_regs\|Equal0~316'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.188 ns" { SPI_REGS:spi_regs|BitCounter[31] SPI_REGS:spi_regs|Equal0~316 } "NODE_NAME" } } { "SPI_REGS.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/SPI_REGS.v" 84 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.312 ns) + CELL(0.512 ns) 2.012 ns SPI_REGS:spi_regs\|Equal0~320 3 COMB LCCOMB_X1_Y4_N4 1 " "Info: 3: + IC(0.312 ns) + CELL(0.512 ns) = 2.012 ns; Loc. = LCCOMB_X1_Y4_N4; Fanout = 1; COMB Node = 'SPI_REGS:spi_regs\|Equal0~320'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.824 ns" { SPI_REGS:spi_regs|Equal0~316 SPI_REGS:spi_regs|Equal0~320 } "NODE_NAME" } } { "SPI_REGS.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/SPI_REGS.v" 84 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.295 ns) + CELL(0.491 ns) 2.798 ns SPI_REGS:spi_regs\|Equal0~324 4 COMB LCCOMB_X1_Y4_N26 4 " "Info: 4: + IC(0.295 ns) + CELL(0.491 ns) = 2.798 ns; Loc. = LCCOMB_X1_Y4_N26; Fanout = 4; COMB Node = 'SPI_REGS:spi_regs\|Equal0~324'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.786 ns" { SPI_REGS:spi_regs|Equal0~320 SPI_REGS:spi_regs|Equal0~324 } "NODE_NAME" } } { "SPI_REGS.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/SPI_REGS.v" 84 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.314 ns) + CELL(0.178 ns) 3.290 ns SPI_REGS:spi_regs\|always2~0 5 COMB LCCOMB_X1_Y4_N16 34 " "Info: 5: + IC(0.314 ns) + CELL(0.178 ns) = 3.290 ns; Loc. = LCCOMB_X1_Y4_N16; Fanout = 34; COMB Node = 'SPI_REGS:spi_regs\|always2~0'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.492 ns" { SPI_REGS:spi_regs|Equal0~324 SPI_REGS:spi_regs|always2~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.836 ns) + CELL(0.177 ns) 4.303 ns SPI_REGS:spi_regs\|sdata\[7\]~9864 6 COMB LCCOMB_X2_Y3_N0 31 " "Info: 6: + IC(0.836 ns) + CELL(0.177 ns) = 4.303 ns; Loc. = LCCOMB_X2_Y3_N0; Fanout = 31; COMB Node = 'SPI_REGS:spi_regs\|sdata\[7\]~9864'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.013 ns" { SPI_REGS:spi_regs|always2~0 SPI_REGS:spi_regs|sdata[7]~9864 } "NODE_NAME" } } { "SPI_REGS.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/SPI_REGS.v" 127 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.129 ns) + CELL(0.580 ns) 6.012 ns SPI_REGS:spi_regs\|sdata\[30\] 7 REG LCFF_X1_Y1_N1 3 " "Info: 7: + IC(1.129 ns) + CELL(0.580 ns) = 6.012 ns; Loc. = LCFF_X1_Y1_N1; Fanout = 3; REG Node = 'SPI_REGS:spi_regs\|sdata\[30\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.709 ns" { SPI_REGS:spi_regs|sdata[7]~9864 SPI_REGS:spi_regs|sdata[30] } "NODE_NAME" } } { "SPI_REGS.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/SPI_REGS.v" 127 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.260 ns ( 37.59 % ) " "Info: Total cell delay = 2.260 ns ( 37.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.752 ns ( 62.41 % ) " "Info: Total interconnect delay = 3.752 ns ( 62.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "6.012 ns" { SPI_REGS:spi_regs|BitCounter[31] SPI_REGS:spi_regs|Equal0~316 SPI_REGS:spi_regs|Equal0~320 SPI_REGS:spi_regs|Equal0~324 SPI_REGS:spi_regs|always2~0 SPI_REGS:spi_regs|sdata[7]~9864 SPI_REGS:spi_regs|sdata[30] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "6.012 ns" { SPI_REGS:spi_regs|BitCounter[31] SPI_REGS:spi_regs|Equal0~316 SPI_REGS:spi_regs|Equal0~320 SPI_REGS:spi_regs|Equal0~324 SPI_REGS:spi_regs|always2~0 SPI_REGS:spi_regs|sdata[7]~9864 SPI_REGS:spi_regs|sdata[30] } { 0.000ns 0.866ns 0.312ns 0.295ns 0.314ns 0.836ns 1.129ns } { 0.000ns 0.322ns 0.512ns 0.491ns 0.178ns 0.177ns 0.580ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.148 ns - Smallest " "Info: - Smallest clock skew is -0.148 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SCK destination 3.300 ns + Shortest register " "Info: + Shortest clock path from clock \"SCK\" to destination register is 3.300 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.924 ns) 0.924 ns SCK 1 CLK PIN_15 72 " "Info: 1: + IC(0.000 ns) + CELL(0.924 ns) = 0.924 ns; Loc. = PIN_15; Fanout = 72; CLK Node = 'SCK'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { SCK } "NODE_NAME" } } { "ozy_nco.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/ozy_nco.v" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.774 ns) + CELL(0.602 ns) 3.300 ns SPI_REGS:spi_regs\|sdata\[30\] 2 REG LCFF_X1_Y1_N1 3 " "Info: 2: + IC(1.774 ns) + CELL(0.602 ns) = 3.300 ns; Loc. = LCFF_X1_Y1_N1; Fanout = 3; REG Node = 'SPI_REGS:spi_regs\|sdata\[30\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.376 ns" { SCK SPI_REGS:spi_regs|sdata[30] } "NODE_NAME" } } { "SPI_REGS.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/SPI_REGS.v" 127 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.526 ns ( 46.24 % ) " "Info: Total cell delay = 1.526 ns ( 46.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.774 ns ( 53.76 % ) " "Info: Total interconnect delay = 1.774 ns ( 53.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.300 ns" { SCK SPI_REGS:spi_regs|sdata[30] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.300 ns" { SCK SCK~combout SPI_REGS:spi_regs|sdata[30] } { 0.000ns 0.000ns 1.774ns } { 0.000ns 0.924ns 0.602ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SCK source 3.448 ns - Longest register " "Info: - Longest clock path from clock \"SCK\" to source register is 3.448 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.924 ns) 0.924 ns SCK 1 CLK PIN_15 72 " "Info: 1: + IC(0.000 ns) + CELL(0.924 ns) = 0.924 ns; Loc. = PIN_15; Fanout = 72; CLK Node = 'SCK'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { SCK } "NODE_NAME" } } { "ozy_nco.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/ozy_nco.v" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.922 ns) + CELL(0.602 ns) 3.448 ns SPI_REGS:spi_regs\|BitCounter\[31\] 2 REG LCFF_X2_Y4_N31 2 " "Info: 2: + IC(1.922 ns) + CELL(0.602 ns) = 3.448 ns; Loc. = LCFF_X2_Y4_N31; Fanout = 2; REG Node = 'SPI_REGS:spi_regs\|BitCounter\[31\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.524 ns" { SCK SPI_REGS:spi_regs|BitCounter[31] } "NODE_NAME" } } { "SPI_REGS.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/SPI_REGS.v" 82 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.526 ns ( 44.26 % ) " "Info: Total cell delay = 1.526 ns ( 44.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.922 ns ( 55.74 % ) " "Info: Total interconnect delay = 1.922 ns ( 55.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.448 ns" { SCK SPI_REGS:spi_regs|BitCounter[31] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.448 ns" { SCK SCK~combout SPI_REGS:spi_regs|BitCounter[31] } { 0.000ns 0.000ns 1.922ns } { 0.000ns 0.924ns 0.602ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.300 ns" { SCK SPI_REGS:spi_regs|sdata[30] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.300 ns" { SCK SCK~combout SPI_REGS:spi_regs|sdata[30] } { 0.000ns 0.000ns 1.774ns } { 0.000ns 0.924ns 0.602ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.448 ns" { SCK SPI_REGS:spi_regs|BitCounter[31] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.448 ns" { SCK SCK~combout SPI_REGS:spi_regs|BitCounter[31] } { 0.000ns 0.000ns 1.922ns } { 0.000ns 0.924ns 0.602ns } } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "SPI_REGS.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/SPI_REGS.v" 82 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "SPI_REGS.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/SPI_REGS.v" 127 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "6.012 ns" { SPI_REGS:spi_regs|BitCounter[31] SPI_REGS:spi_regs|Equal0~316 SPI_REGS:spi_regs|Equal0~320 SPI_REGS:spi_regs|Equal0~324 SPI_REGS:spi_regs|always2~0 SPI_REGS:spi_regs|sdata[7]~9864 SPI_REGS:spi_regs|sdata[30] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "6.012 ns" { SPI_REGS:spi_regs|BitCounter[31] SPI_REGS:spi_regs|Equal0~316 SPI_REGS:spi_regs|Equal0~320 SPI_REGS:spi_regs|Equal0~324 SPI_REGS:spi_regs|always2~0 SPI_REGS:spi_regs|sdata[7]~9864 SPI_REGS:spi_regs|sdata[30] } { 0.000ns 0.866ns 0.312ns 0.295ns 0.314ns 0.836ns 1.129ns } { 0.000ns 0.322ns 0.512ns 0.491ns 0.178ns 0.177ns 0.580ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.300 ns" { SCK SPI_REGS:spi_regs|sdata[30] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.300 ns" { SCK SCK~combout SPI_REGS:spi_regs|sdata[30] } { 0.000ns 0.000ns 1.774ns } { 0.000ns 0.924ns 0.602ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.448 ns" { SCK SPI_REGS:spi_regs|BitCounter[31] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.448 ns" { SCK SCK~combout SPI_REGS:spi_regs|BitCounter[31] } { 0.000ns 0.000ns 1.922ns } { 0.000ns 0.924ns 0.602ns } } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0}
{ "Info" "ITDB_TSU_RESULT" "FD\[4\]~reg0 FLAGB IFCLK 6.425 ns register " "Info: tsu for register \"FD\[4\]~reg0\" (data pin = \"FLAGB\", clock pin = \"IFCLK\") is 6.425 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.025 ns + Longest pin register " "Info: + Longest pin to register delay is 9.025 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.903 ns) 0.903 ns FLAGB 1 PIN PIN_197 4 " "Info: 1: + IC(0.000 ns) + CELL(0.903 ns) = 0.903 ns; Loc. = PIN_197; Fanout = 4; PIN Node = 'FLAGB'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { FLAGB } "NODE_NAME" } } { "ozy_nco.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/ozy_nco.v" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(5.555 ns) + CELL(0.322 ns) 6.780 ns FD\[8\]~599 2 COMB LCCOMB_X3_Y11_N10 2 " "Info: 2: + IC(5.555 ns) + CELL(0.322 ns) = 6.780 ns; Loc. = LCCOMB_X3_Y11_N10; Fanout = 2; COMB Node = 'FD\[8\]~599'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "5.877 ns" { FLAGB FD[8]~599 } "NODE_NAME" } } { "ozy_nco.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/ozy_nco.v" 378 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.545 ns) + CELL(0.178 ns) 7.503 ns FD\[8\]~600 3 COMB LCCOMB_X4_Y11_N20 16 " "Info: 3: + IC(0.545 ns) + CELL(0.178 ns) = 7.503 ns; Loc. = LCCOMB_X4_Y11_N20; Fanout = 16; COMB Node = 'FD\[8\]~600'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.723 ns" { FD[8]~599 FD[8]~600 } "NODE_NAME" } } { "ozy_nco.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/ozy_nco.v" 378 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.764 ns) + CELL(0.758 ns) 9.025 ns FD\[4\]~reg0 4 REG LCFF_X1_Y11_N1 1 " "Info: 4: + IC(0.764 ns) + CELL(0.758 ns) = 9.025 ns; Loc. = LCFF_X1_Y11_N1; Fanout = 1; REG Node = 'FD\[4\]~reg0'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.522 ns" { FD[8]~600 FD[4]~reg0 } "NODE_NAME" } } { "ozy_nco.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/ozy_nco.v" 378 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.161 ns ( 23.94 % ) " "Info: Total cell delay = 2.161 ns ( 23.94 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.864 ns ( 76.06 % ) " "Info: Total interconnect delay = 6.864 ns ( 76.06 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "9.025 ns" { FLAGB FD[8]~599 FD[8]~600 FD[4]~reg0 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "9.025 ns" { FLAGB FLAGB~combout FD[8]~599 FD[8]~600 FD[4]~reg0 } { 0.000ns 0.000ns 5.555ns 0.545ns 0.764ns } { 0.000ns 0.903ns 0.322ns 0.178ns 0.758ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "ozy_nco.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/ozy_nco.v" 378 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "IFCLK destination 2.562 ns - Shortest register " "Info: - Shortest clock path from clock \"IFCLK\" to destination register is 2.562 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.056 ns) 1.056 ns IFCLK 1 CLK PIN_24 1 " "Info: 1: + IC(0.000 ns) + CELL(1.056 ns) = 1.056 ns; Loc. = PIN_24; Fanout = 1; CLK Node = 'IFCLK'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { IFCLK } "NODE_NAME" } } { "ozy_nco.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/ozy_nco.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.130 ns) + CELL(0.000 ns) 1.186 ns IFCLK~clkctrl 2 COMB CLKCTRL_G2 176 " "Info: 2: + IC(0.130 ns) + CELL(0.000 ns) = 1.186 ns; Loc. = CLKCTRL_G2; Fanout = 176; COMB Node = 'IFCLK~clkctrl'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.130 ns" { IFCLK IFCLK~clkctrl } "NODE_NAME" } } { "ozy_nco.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/ozy_nco.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.774 ns) + CELL(0.602 ns) 2.562 ns FD\[4\]~reg0 3 REG LCFF_X1_Y11_N1 1 " "Info: 3: + IC(0.774 ns) + CELL(0.602 ns) = 2.562 ns; Loc. = LCFF_X1_Y11_N1; Fanout = 1; REG Node = 'FD\[4\]~reg0'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.376 ns" { IFCLK~clkctrl FD[4]~reg0 } "NODE_NAME" } } { "ozy_nco.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/ozy_nco.v" 378 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.658 ns ( 64.72 % ) " "Info: Total cell delay = 1.658 ns ( 64.72 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.904 ns ( 35.28 % ) " "Info: Total interconnect delay = 0.904 ns ( 35.28 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.562 ns" { IFCLK IFCLK~clkctrl FD[4]~reg0 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.562 ns" { IFCLK IFCLK~combout IFCLK~clkctrl FD[4]~reg0 } { 0.000ns 0.000ns 0.130ns 0.774ns } { 0.000ns 1.056ns 0.000ns 0.602ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "9.025 ns" { FLAGB FD[8]~599 FD[8]~600 FD[4]~reg0 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "9.025 ns" { FLAGB FLAGB~combout FD[8]~599 FD[8]~600 FD[4]~reg0 } { 0.000ns 0.000ns 5.555ns 0.545ns 0.764ns } { 0.000ns 0.903ns 0.322ns 0.178ns 0.758ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.562 ns" { IFCLK IFCLK~clkctrl FD[4]~reg0 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.562 ns" { IFCLK IFCLK~combout IFCLK~clkctrl FD[4]~reg0 } { 0.000ns 0.000ns 0.130ns 0.774ns } { 0.000ns 1.056ns 0.000ns 0.602ns } } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "ENC_CLK GPIO2 tx_fifo:tx_fifo_q\|dcfifo:dcfifo_component\|dcfifo_ncb1:auto_generated\|a_graycounter_i27:wrptr_gp\|power_modified_counter_values\[8\] 12.041 ns register " "Info: tco from clock \"ENC_CLK\" to destination pin \"GPIO2\" through register \"tx_fifo:tx_fifo_q\|dcfifo:dcfifo_component\|dcfifo_ncb1:auto_generated\|a_graycounter_i27:wrptr_gp\|power_modified_counter_values\[8\]\" is 12.041 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ENC_CLK source 3.397 ns + Longest register " "Info: + Longest clock path from clock \"ENC_CLK\" to source register is 3.397 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.934 ns) 0.934 ns ENC_CLK 1 CLK PIN_150 3317 " "Info: 1: + IC(0.000 ns) + CELL(0.934 ns) = 0.934 ns; Loc. = PIN_150; Fanout = 3317; CLK Node = 'ENC_CLK'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { ENC_CLK } "NODE_NAME" } } { "ozy_nco.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/ozy_nco.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.861 ns) + CELL(0.602 ns) 3.397 ns tx_fifo:tx_fifo_q\|dcfifo:dcfifo_component\|dcfifo_ncb1:auto_generated\|a_graycounter_i27:wrptr_gp\|power_modified_counter_values\[8\] 2 REG LCFF_X6_Y13_N21 4 " "Info: 2: + IC(1.861 ns) + CELL(0.602 ns) = 3.397 ns; Loc. = LCFF_X6_Y13_N21; Fanout = 4; REG Node = 'tx_fifo:tx_fifo_q\|dcfifo:dcfifo_component\|dcfifo_ncb1:auto_generated\|a_graycounter_i27:wrptr_gp\|power_modified_counter_values\[8\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.463 ns" { ENC_CLK tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[8] } "NODE_NAME" } } { "db/a_graycounter_i27.tdf" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/db/a_graycounter_i27.tdf" 92 31 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 45.22 % ) " "Info: Total cell delay = 1.536 ns ( 45.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.861 ns ( 54.78 % ) " "Info: Total interconnect delay = 1.861 ns ( 54.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.397 ns" { ENC_CLK tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[8] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.397 ns" { ENC_CLK ENC_CLK~combout tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[8] } { 0.000ns 0.000ns 1.861ns } { 0.000ns 0.934ns 0.602ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "db/a_graycounter_i27.tdf" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/db/a_graycounter_i27.tdf" 92 31 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.367 ns + Longest register pin " "Info: + Longest register to pin delay is 8.367 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns tx_fifo:tx_fifo_q\|dcfifo:dcfifo_component\|dcfifo_ncb1:auto_generated\|a_graycounter_i27:wrptr_gp\|power_modified_counter_values\[8\] 1 REG LCFF_X6_Y13_N21 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X6_Y13_N21; Fanout = 4; REG Node = 'tx_fifo:tx_fifo_q\|dcfifo:dcfifo_component\|dcfifo_ncb1:auto_generated\|a_graycounter_i27:wrptr_gp\|power_modified_counter_values\[8\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[8] } "NODE_NAME" } } { "db/a_graycounter_i27.tdf" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/db/a_graycounter_i27.tdf" 92 31 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.404 ns) + CELL(0.541 ns) 0.945 ns tx_fifo:tx_fifo_q\|dcfifo:dcfifo_component\|dcfifo_ncb1:auto_generated\|wrfull_eq_comp_aeb_int~60 2 COMB LCCOMB_X6_Y13_N30 1 " "Info: 2: + IC(0.404 ns) + CELL(0.541 ns) = 0.945 ns; Loc. = LCCOMB_X6_Y13_N30; Fanout = 1; COMB Node = 'tx_fifo:tx_fifo_q\|dcfifo:dcfifo_component\|dcfifo_ncb1:auto_generated\|wrfull_eq_comp_aeb_int~60'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.945 ns" { tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[8] tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|wrfull_eq_comp_aeb_int~60 } "NODE_NAME" } } { "db/dcfifo_ncb1.tdf" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/db/dcfifo_ncb1.tdf" 99 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.473 ns) + CELL(0.516 ns) 1.934 ns tx_fifo:tx_fifo_q\|dcfifo:dcfifo_component\|dcfifo_ncb1:auto_generated\|wrfull_eq_comp_aeb_int~61 3 COMB LCCOMB_X5_Y13_N18 1 " "Info: 3: + IC(0.473 ns) + CELL(0.516 ns) = 1.934 ns; Loc. = LCCOMB_X5_Y13_N18; Fanout = 1; COMB Node = 'tx_fifo:tx_fifo_q\|dcfifo:dcfifo_component\|dcfifo_ncb1:auto_generated\|wrfull_eq_comp_aeb_int~61'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.989 ns" { tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|wrfull_eq_comp_aeb_int~60 tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|wrfull_eq_comp_aeb_int~61 } "NODE_NAME" } } { "db/dcfifo_ncb1.tdf" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/db/dcfifo_ncb1.tdf" 99 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.815 ns) + CELL(0.491 ns) 3.240 ns tx_fifo:tx_fifo_q\|dcfifo:dcfifo_component\|dcfifo_ncb1:auto_generated\|wrfull_eq_comp_aeb_int~0 4 COMB LCCOMB_X4_Y12_N16 2 " "Info: 4: + IC(0.815 ns) + CELL(0.491 ns) = 3.240 ns; Loc. = LCCOMB_X4_Y12_N16; Fanout = 2; COMB Node = 'tx_fifo:tx_fifo_q\|dcfifo:dcfifo_component\|dcfifo_ncb1:auto_generated\|wrfull_eq_comp_aeb_int~0'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.306 ns" { tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|wrfull_eq_comp_aeb_int~61 tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|wrfull_eq_comp_aeb_int~0 } "NODE_NAME" } } { "db/dcfifo_ncb1.tdf" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/db/dcfifo_ncb1.tdf" 99 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.061 ns) + CELL(3.066 ns) 8.367 ns GPIO2 5 PIN PIN_68 0 " "Info: 5: + IC(2.061 ns) + CELL(3.066 ns) = 8.367 ns; Loc. = PIN_68; Fanout = 0; PIN Node = 'GPIO2'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "5.127 ns" { tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|wrfull_eq_comp_aeb_int~0 GPIO2 } "NODE_NAME" } } { "ozy_nco.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/ozy_nco.v" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.614 ns ( 55.15 % ) " "Info: Total cell delay = 4.614 ns ( 55.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.753 ns ( 44.85 % ) " "Info: Total interconnect delay = 3.753 ns ( 44.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "8.367 ns" { tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[8] tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|wrfull_eq_comp_aeb_int~60 tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|wrfull_eq_comp_aeb_int~61 tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|wrfull_eq_comp_aeb_int~0 GPIO2 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "8.367 ns" { tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[8] tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|wrfull_eq_comp_aeb_int~60 tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|wrfull_eq_comp_aeb_int~61 tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|wrfull_eq_comp_aeb_int~0 GPIO2 } { 0.000ns 0.404ns 0.473ns 0.815ns 2.061ns } { 0.000ns 0.541ns 0.516ns 0.491ns 3.066ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.397 ns" { ENC_CLK tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[8] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.397 ns" { ENC_CLK ENC_CLK~combout tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[8] } { 0.000ns 0.000ns 1.861ns } { 0.000ns 0.934ns 0.602ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "8.367 ns" { tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[8] tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|wrfull_eq_comp_aeb_int~60 tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|wrfull_eq_comp_aeb_int~61 tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|wrfull_eq_comp_aeb_int~0 GPIO2 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "8.367 ns" { tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[8] tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|wrfull_eq_comp_aeb_int~60 tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|wrfull_eq_comp_aeb_int~61 tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|wrfull_eq_comp_aeb_int~0 GPIO2 } { 0.000ns 0.404ns 0.473ns 0.815ns 2.061ns } { 0.000ns 0.541ns 0.516ns 0.491ns 3.066ns } } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "FLAGB GPIO6 10.136 ns Longest " "Info: Longest tpd from source pin \"FLAGB\" to destination pin \"GPIO6\" is 10.136 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.903 ns) 0.903 ns FLAGB 1 PIN PIN_197 4 " "Info: 1: + IC(0.000 ns) + CELL(0.903 ns) = 0.903 ns; Loc. = PIN_197; Fanout = 4; PIN Node = 'FLAGB'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { FLAGB } "NODE_NAME" } } { "ozy_nco.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/ozy_nco.v" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.197 ns) + CELL(3.036 ns) 10.136 ns GPIO6 2 PIN PIN_74 0 " "Info: 2: + IC(6.197 ns) + CELL(3.036 ns) = 10.136 ns; Loc. = PIN_74; Fanout = 0; PIN Node = 'GPIO6'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "9.233 ns" { FLAGB GPIO6 } "NODE_NAME" } } { "ozy_nco.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/ozy_nco.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.939 ns ( 38.86 % ) " "Info: Total cell delay = 3.939 ns ( 38.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.197 ns ( 61.14 % ) " "Info: Total interconnect delay = 6.197 ns ( 61.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "10.136 ns" { FLAGB GPIO6 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "10.136 ns" { FLAGB FLAGB~combout GPIO6 } { 0.000ns 0.000ns 6.197ns } { 0.000ns 0.903ns 3.036ns } } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0}
{ "Info" "ITDB_TH_RESULT" "ADC\[4\] DA\[4\] ENC_CLK -2.955 ns register " "Info: th for register \"ADC\[4\]\" (data pin = \"DA\[4\]\", clock pin = \"ENC_CLK\") is -2.955 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ENC_CLK destination 3.680 ns + Longest register " "Info: + Longest clock path from clock \"ENC_CLK\" to destination register is 3.680 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.934 ns) 0.934 ns ENC_CLK 1 CLK PIN_150 3317 " "Info: 1: + IC(0.000 ns) + CELL(0.934 ns) = 0.934 ns; Loc. = PIN_150; Fanout = 3317; CLK Node = 'ENC_CLK'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { ENC_CLK } "NODE_NAME" } } { "ozy_nco.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/ozy_nco.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.144 ns) + CELL(0.602 ns) 3.680 ns ADC\[4\] 2 REG LCFF_X19_Y7_N29 3 " "Info: 2: + IC(2.144 ns) + CELL(0.602 ns) = 3.680 ns; Loc. = LCFF_X19_Y7_N29; Fanout = 3; REG Node = 'ADC\[4\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.746 ns" { ENC_CLK ADC[4] } "NODE_NAME" } } { "ozy_nco.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/ozy_nco.v" 103 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 41.74 % ) " "Info: Total cell delay = 1.536 ns ( 41.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.144 ns ( 58.26 % ) " "Info: Total interconnect delay = 2.144 ns ( 58.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.680 ns" { ENC_CLK ADC[4] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.680 ns" { ENC_CLK ENC_CLK~combout ADC[4] } { 0.000ns 0.000ns 2.144ns } { 0.000ns 0.934ns 0.602ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.286 ns + " "Info: + Micro hold delay of destination is 0.286 ns" {  } { { "ozy_nco.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/ozy_nco.v" 103 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.921 ns - Shortest pin register " "Info: - Shortest pin to register delay is 6.921 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.893 ns) 0.893 ns DA\[4\] 1 PIN PIN_173 1 " "Info: 1: + IC(0.000 ns) + CELL(0.893 ns) = 0.893 ns; Loc. = PIN_173; Fanout = 1; PIN Node = 'DA\[4\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { DA[4] } "NODE_NAME" } } { "ozy_nco.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/ozy_nco.v" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(5.615 ns) + CELL(0.413 ns) 6.921 ns ADC\[4\] 2 REG LCFF_X19_Y7_N29 3 " "Info: 2: + IC(5.615 ns) + CELL(0.413 ns) = 6.921 ns; Loc. = LCFF_X19_Y7_N29; Fanout = 3; REG Node = 'ADC\[4\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "6.028 ns" { DA[4] ADC[4] } "NODE_NAME" } } { "ozy_nco.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/ozy_nco.v" 103 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.306 ns ( 18.87 % ) " "Info: Total cell delay = 1.306 ns ( 18.87 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.615 ns ( 81.13 % ) " "Info: Total interconnect delay = 5.615 ns ( 81.13 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "6.921 ns" { DA[4] ADC[4] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "6.921 ns" { DA[4] DA[4]~combout ADC[4] } { 0.000ns 0.000ns 5.615ns } { 0.000ns 0.893ns 0.413ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.680 ns" { ENC_CLK ADC[4] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.680 ns" { ENC_CLK ENC_CLK~combout ADC[4] } { 0.000ns 0.000ns 2.144ns } { 0.000ns 0.934ns 0.602ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "6.921 ns" { DA[4] ADC[4] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "6.921 ns" { DA[4] DA[4]~combout ADC[4] } { 0.000ns 0.000ns 5.615ns } { 0.000ns 0.893ns 0.413ns } } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0}
{ "Warning" "WTAN_NO_CLOCK_CONSTRAINTS_FOUND" "" "Warning: No matching clocks have timing constraints" {  } {  } 0 0 "No matching clocks have timing constraints" 0 0}
{ "Warning" "WTAN_NO_CLOCK_CONSTRAINTS_FOUND" "" "Warning: No matching clocks have timing constraints" {  } {  } 0 0 "No matching clocks have timing constraints" 0 0}
{ "Warning" "WTAN_INVALID_ASSIGNMENTS_FOUND" "" "Warning: Found invalid timing assignments -- see Ignored Timing Assignments report for details" {  } {  } 0 0 "Found invalid timing assignments -- see Ignored Timing Assignments report for details" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 4 s Quartus II " "Info: Quartus II Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 16 17:12:19 2006 " "Info: Processing ended: Thu Nov 16 17:12:19 2006" {  } {  } 0 0 "Processing ended: %1!s!" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Info: Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0}
