

================================================================
== Vivado HLS Report for 'kernel_2mm'
================================================================
* Date:           Tue Sep  3 11:01:30 2019

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        2mmDataflow
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   6.00|     5.079|        0.75|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+----------+
    |    Latency    |    Interval   | Pipeline |
    |  min  |  max  |  min  |  max  |   Type   |
    +-------+-------+-------+-------+----------+
    |  39492|  39492|  20770|  20770| dataflow |
    +-------+-------+-------+-------+----------+

    + Detail: 
        * Instance: 
        +-------------------+--------+-------+-------+-------+-------+---------+
        |                   |        |    Latency    |    Interval   | Pipeline|
        |      Instance     | Module |  min  |  max  |  min  |  max  |   Type  |
        +-------------------+--------+-------+-------+-------+-------+---------+
        |grp_func24_fu_108  |func24  |  20769|  20769|  20769|  20769|   none  |
        |grp_func15_fu_131  |func15  |  18722|  18722|  18722|  18722|   none  |
        +-------------------+--------+-------+-------+-------+-------+---------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 4, States = { 1 2 3 4 }

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 5 [1/1] (3.25ns)   --->   "%D_mid = alloca [384 x i32], align 4" [2mmDataflow/2mm.cc:126]   --->   Operation 5 'alloca' 'D_mid' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 6 [1/1] (3.25ns)   --->   "%C_mid_0 = alloca [72 x i32], align 4" [2mmDataflow/2mm.cc:127]   --->   Operation 6 'alloca' 'C_mid_0' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 7 [1/1] (3.25ns)   --->   "%C_mid_1 = alloca [72 x i32], align 4" [2mmDataflow/2mm.cc:127]   --->   Operation 7 'alloca' 'C_mid_1' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 8 [1/1] (3.25ns)   --->   "%C_mid_2 = alloca [48 x i32], align 4" [2mmDataflow/2mm.cc:127]   --->   Operation 8 'alloca' 'C_mid_2' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 9 [1/1] (3.25ns)   --->   "%C_mid_3 = alloca [48 x i32], align 4" [2mmDataflow/2mm.cc:127]   --->   Operation 9 'alloca' 'C_mid_3' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 10 [1/1] (3.25ns)   --->   "%C_mid_4 = alloca [48 x i32], align 4" [2mmDataflow/2mm.cc:127]   --->   Operation 10 'alloca' 'C_mid_4' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 11 [1/1] (3.25ns)   --->   "%C_mid_5 = alloca [48 x i32], align 4" [2mmDataflow/2mm.cc:127]   --->   Operation 11 'alloca' 'C_mid_5' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 12 [1/1] (3.25ns)   --->   "%C_mid_6 = alloca [48 x i32], align 4" [2mmDataflow/2mm.cc:127]   --->   Operation 12 'alloca' 'C_mid_6' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 13 [1/1] (3.25ns)   --->   "%C_mid_7 = alloca [48 x i32], align 4" [2mmDataflow/2mm.cc:127]   --->   Operation 13 'alloca' 'C_mid_7' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 14 [1/1] (3.25ns)   --->   "%tmp_mid_0 = alloca [48 x i32], align 4" [2mmDataflow/2mm.cc:128]   --->   Operation 14 'alloca' 'tmp_mid_0' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 15 [1/1] (3.25ns)   --->   "%tmp_mid_1 = alloca [48 x i32], align 4" [2mmDataflow/2mm.cc:128]   --->   Operation 15 'alloca' 'tmp_mid_1' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 16 [1/1] (3.25ns)   --->   "%tmp_mid_2 = alloca [32 x i32], align 4" [2mmDataflow/2mm.cc:128]   --->   Operation 16 'alloca' 'tmp_mid_2' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 17 [1/1] (3.25ns)   --->   "%tmp_mid_3 = alloca [32 x i32], align 4" [2mmDataflow/2mm.cc:128]   --->   Operation 17 'alloca' 'tmp_mid_3' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 18 [1/1] (3.25ns)   --->   "%tmp_mid_4 = alloca [32 x i32], align 4" [2mmDataflow/2mm.cc:128]   --->   Operation 18 'alloca' 'tmp_mid_4' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 19 [1/1] (3.25ns)   --->   "%tmp_mid_5 = alloca [32 x i32], align 4" [2mmDataflow/2mm.cc:128]   --->   Operation 19 'alloca' 'tmp_mid_5' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 20 [1/1] (3.25ns)   --->   "%tmp_mid_6 = alloca [32 x i32], align 4" [2mmDataflow/2mm.cc:128]   --->   Operation 20 'alloca' 'tmp_mid_6' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 21 [1/1] (3.25ns)   --->   "%tmp_mid_7 = alloca [32 x i32], align 4" [2mmDataflow/2mm.cc:128]   --->   Operation 21 'alloca' 'tmp_mid_7' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 22 [2/2] (0.00ns)   --->   "call fastcc void @func15([192 x i32]* %A_0, [192 x i32]* %A_1, [216 x i32]* %B_0, [216 x i32]* %B_1, [72 x i32]* %C_0, [72 x i32]* %C_1, [48 x i32]* %C_2, [48 x i32]* %C_3, [48 x i32]* %C_4, [48 x i32]* %C_5, [48 x i32]* %C_6, [48 x i32]* %C_7, [384 x i32]* %D, [48 x i32]* %tmp_mid_0, [48 x i32]* %tmp_mid_1, [32 x i32]* %tmp_mid_2, [32 x i32]* %tmp_mid_3, [32 x i32]* %tmp_mid_4, [32 x i32]* %tmp_mid_5, [32 x i32]* %tmp_mid_6, [32 x i32]* %tmp_mid_7, [72 x i32]* %C_mid_0, [72 x i32]* %C_mid_1, [48 x i32]* %C_mid_2, [48 x i32]* %C_mid_3, [48 x i32]* %C_mid_4, [48 x i32]* %C_mid_5, [48 x i32]* %C_mid_6, [48 x i32]* %C_mid_7, [384 x i32]* %D_mid)" [2mmDataflow/2mm.cc:133]   --->   Operation 22 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 23 [1/2] (0.00ns)   --->   "call fastcc void @func15([192 x i32]* %A_0, [192 x i32]* %A_1, [216 x i32]* %B_0, [216 x i32]* %B_1, [72 x i32]* %C_0, [72 x i32]* %C_1, [48 x i32]* %C_2, [48 x i32]* %C_3, [48 x i32]* %C_4, [48 x i32]* %C_5, [48 x i32]* %C_6, [48 x i32]* %C_7, [384 x i32]* %D, [48 x i32]* %tmp_mid_0, [48 x i32]* %tmp_mid_1, [32 x i32]* %tmp_mid_2, [32 x i32]* %tmp_mid_3, [32 x i32]* %tmp_mid_4, [32 x i32]* %tmp_mid_5, [32 x i32]* %tmp_mid_6, [32 x i32]* %tmp_mid_7, [72 x i32]* %C_mid_0, [72 x i32]* %C_mid_1, [48 x i32]* %C_mid_2, [48 x i32]* %C_mid_3, [48 x i32]* %C_mid_4, [48 x i32]* %C_mid_5, [48 x i32]* %C_mid_6, [48 x i32]* %C_mid_7, [384 x i32]* %D_mid)" [2mmDataflow/2mm.cc:133]   --->   Operation 23 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 24 [2/2] (0.00ns)   --->   "call fastcc void @func24([72 x i32]* %C_mid_0, [72 x i32]* %C_mid_1, [48 x i32]* %C_mid_2, [48 x i32]* %C_mid_3, [48 x i32]* %C_mid_4, [48 x i32]* %C_mid_5, [48 x i32]* %C_mid_6, [48 x i32]* %C_mid_7, [384 x i32]* %D_mid, [48 x i32]* %tmp_mid_0, [48 x i32]* %tmp_mid_1, [32 x i32]* %tmp_mid_2, [32 x i32]* %tmp_mid_3, [32 x i32]* %tmp_mid_4, [32 x i32]* %tmp_mid_5, [32 x i32]* %tmp_mid_6, [32 x i32]* %tmp_mid_7, [384 x i32]* %D_output)" [2mmDataflow/2mm.cc:142]   --->   Operation 24 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecDataflowPipeline(i32 -1, [1 x i8]* @p_str) nounwind" [2mmDataflow/2mm.cc:123]   --->   Operation 25 'specdataflowpipeline' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 26 [1/2] (0.00ns)   --->   "call fastcc void @func24([72 x i32]* %C_mid_0, [72 x i32]* %C_mid_1, [48 x i32]* %C_mid_2, [48 x i32]* %C_mid_3, [48 x i32]* %C_mid_4, [48 x i32]* %C_mid_5, [48 x i32]* %C_mid_6, [48 x i32]* %C_mid_7, [384 x i32]* %D_mid, [48 x i32]* %tmp_mid_0, [48 x i32]* %tmp_mid_1, [32 x i32]* %tmp_mid_2, [32 x i32]* %tmp_mid_3, [32 x i32]* %tmp_mid_4, [32 x i32]* %tmp_mid_5, [32 x i32]* %tmp_mid_6, [32 x i32]* %tmp_mid_7, [384 x i32]* %D_output)" [2mmDataflow/2mm.cc:142]   --->   Operation 26 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 27 [1/1] (0.00ns)   --->   "ret void" [2mmDataflow/2mm.cc:150]   --->   Operation 27 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ A_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ A_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ B_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ B_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ C_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ C_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ C_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ C_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ C_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ C_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ C_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ C_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ D]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ D_output]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
D_mid       (alloca              ) [ 00111]
C_mid_0     (alloca              ) [ 00111]
C_mid_1     (alloca              ) [ 00111]
C_mid_2     (alloca              ) [ 00111]
C_mid_3     (alloca              ) [ 00111]
C_mid_4     (alloca              ) [ 00111]
C_mid_5     (alloca              ) [ 00111]
C_mid_6     (alloca              ) [ 00111]
C_mid_7     (alloca              ) [ 00111]
tmp_mid_0   (alloca              ) [ 00111]
tmp_mid_1   (alloca              ) [ 00111]
tmp_mid_2   (alloca              ) [ 00111]
tmp_mid_3   (alloca              ) [ 00111]
tmp_mid_4   (alloca              ) [ 00111]
tmp_mid_5   (alloca              ) [ 00111]
tmp_mid_6   (alloca              ) [ 00111]
tmp_mid_7   (alloca              ) [ 00111]
StgValue_23 (call                ) [ 00000]
StgValue_25 (specdataflowpipeline) [ 00000]
StgValue_26 (call                ) [ 00000]
StgValue_27 (ret                 ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="A_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="A_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="B_0">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="B_1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="C_0">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="C_1">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="C_2">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="C_3">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="C_4">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="C_5">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_5"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="C_6">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_6"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="C_7">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_7"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="D">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="D"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="D_output">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="D_output"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="func15"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="func24"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="40" class="1004" name="D_mid_alloca_fu_40">
<pin_list>
<pin id="41" dir="0" index="0" bw="1" slack="0"/>
<pin id="42" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="D_mid/1 "/>
</bind>
</comp>

<comp id="44" class="1004" name="C_mid_0_alloca_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="1" slack="0"/>
<pin id="46" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="C_mid_0/1 "/>
</bind>
</comp>

<comp id="48" class="1004" name="C_mid_1_alloca_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="1" slack="0"/>
<pin id="50" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="C_mid_1/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="C_mid_2_alloca_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="1" slack="0"/>
<pin id="54" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="C_mid_2/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="C_mid_3_alloca_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="1" slack="0"/>
<pin id="58" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="C_mid_3/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="C_mid_4_alloca_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="1" slack="0"/>
<pin id="62" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="C_mid_4/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="C_mid_5_alloca_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="1" slack="0"/>
<pin id="66" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="C_mid_5/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="C_mid_6_alloca_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="0"/>
<pin id="70" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="C_mid_6/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="C_mid_7_alloca_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="C_mid_7/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="tmp_mid_0_alloca_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_mid_0/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="tmp_mid_1_alloca_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_mid_1/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="tmp_mid_2_alloca_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_mid_2/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="tmp_mid_3_alloca_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_mid_3/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="tmp_mid_4_alloca_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="0"/>
<pin id="94" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_mid_4/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="tmp_mid_5_alloca_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="0"/>
<pin id="98" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_mid_5/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="tmp_mid_6_alloca_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="0"/>
<pin id="102" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_mid_6/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="tmp_mid_7_alloca_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="0"/>
<pin id="106" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_mid_7/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="grp_func24_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="0" slack="0"/>
<pin id="110" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="111" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="112" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="113" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="114" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="115" dir="0" index="6" bw="32" slack="2147483647"/>
<pin id="116" dir="0" index="7" bw="32" slack="2147483647"/>
<pin id="117" dir="0" index="8" bw="32" slack="2147483647"/>
<pin id="118" dir="0" index="9" bw="32" slack="2147483647"/>
<pin id="119" dir="0" index="10" bw="32" slack="2147483647"/>
<pin id="120" dir="0" index="11" bw="32" slack="2147483647"/>
<pin id="121" dir="0" index="12" bw="32" slack="2147483647"/>
<pin id="122" dir="0" index="13" bw="32" slack="2147483647"/>
<pin id="123" dir="0" index="14" bw="32" slack="2147483647"/>
<pin id="124" dir="0" index="15" bw="32" slack="2147483647"/>
<pin id="125" dir="0" index="16" bw="32" slack="2147483647"/>
<pin id="126" dir="0" index="17" bw="32" slack="2147483647"/>
<pin id="127" dir="0" index="18" bw="32" slack="0"/>
<pin id="128" dir="1" index="19" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_24/3 "/>
</bind>
</comp>

<comp id="131" class="1004" name="grp_func15_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="0" slack="0"/>
<pin id="133" dir="0" index="1" bw="32" slack="0"/>
<pin id="134" dir="0" index="2" bw="32" slack="0"/>
<pin id="135" dir="0" index="3" bw="32" slack="0"/>
<pin id="136" dir="0" index="4" bw="32" slack="0"/>
<pin id="137" dir="0" index="5" bw="32" slack="0"/>
<pin id="138" dir="0" index="6" bw="32" slack="0"/>
<pin id="139" dir="0" index="7" bw="32" slack="0"/>
<pin id="140" dir="0" index="8" bw="32" slack="0"/>
<pin id="141" dir="0" index="9" bw="32" slack="0"/>
<pin id="142" dir="0" index="10" bw="32" slack="0"/>
<pin id="143" dir="0" index="11" bw="32" slack="0"/>
<pin id="144" dir="0" index="12" bw="32" slack="0"/>
<pin id="145" dir="0" index="13" bw="32" slack="0"/>
<pin id="146" dir="0" index="14" bw="32" slack="0"/>
<pin id="147" dir="0" index="15" bw="32" slack="0"/>
<pin id="148" dir="0" index="16" bw="32" slack="0"/>
<pin id="149" dir="0" index="17" bw="32" slack="0"/>
<pin id="150" dir="0" index="18" bw="32" slack="0"/>
<pin id="151" dir="0" index="19" bw="32" slack="0"/>
<pin id="152" dir="0" index="20" bw="32" slack="0"/>
<pin id="153" dir="0" index="21" bw="32" slack="0"/>
<pin id="154" dir="0" index="22" bw="32" slack="0"/>
<pin id="155" dir="0" index="23" bw="32" slack="0"/>
<pin id="156" dir="0" index="24" bw="32" slack="0"/>
<pin id="157" dir="0" index="25" bw="32" slack="0"/>
<pin id="158" dir="0" index="26" bw="32" slack="0"/>
<pin id="159" dir="0" index="27" bw="32" slack="0"/>
<pin id="160" dir="0" index="28" bw="32" slack="0"/>
<pin id="161" dir="0" index="29" bw="32" slack="0"/>
<pin id="162" dir="0" index="30" bw="32" slack="0"/>
<pin id="163" dir="1" index="31" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_22/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="43"><net_src comp="28" pin="0"/><net_sink comp="40" pin=0"/></net>

<net id="47"><net_src comp="28" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="51"><net_src comp="28" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="55"><net_src comp="28" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="59"><net_src comp="28" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="63"><net_src comp="28" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="67"><net_src comp="28" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="71"><net_src comp="28" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="75"><net_src comp="28" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="79"><net_src comp="28" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="83"><net_src comp="28" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="87"><net_src comp="28" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="91"><net_src comp="28" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="95"><net_src comp="28" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="99"><net_src comp="28" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="103"><net_src comp="28" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="107"><net_src comp="28" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="129"><net_src comp="32" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="130"><net_src comp="26" pin="0"/><net_sink comp="108" pin=18"/></net>

<net id="164"><net_src comp="30" pin="0"/><net_sink comp="131" pin=0"/></net>

<net id="165"><net_src comp="0" pin="0"/><net_sink comp="131" pin=1"/></net>

<net id="166"><net_src comp="2" pin="0"/><net_sink comp="131" pin=2"/></net>

<net id="167"><net_src comp="4" pin="0"/><net_sink comp="131" pin=3"/></net>

<net id="168"><net_src comp="6" pin="0"/><net_sink comp="131" pin=4"/></net>

<net id="169"><net_src comp="8" pin="0"/><net_sink comp="131" pin=5"/></net>

<net id="170"><net_src comp="10" pin="0"/><net_sink comp="131" pin=6"/></net>

<net id="171"><net_src comp="12" pin="0"/><net_sink comp="131" pin=7"/></net>

<net id="172"><net_src comp="14" pin="0"/><net_sink comp="131" pin=8"/></net>

<net id="173"><net_src comp="16" pin="0"/><net_sink comp="131" pin=9"/></net>

<net id="174"><net_src comp="18" pin="0"/><net_sink comp="131" pin=10"/></net>

<net id="175"><net_src comp="20" pin="0"/><net_sink comp="131" pin=11"/></net>

<net id="176"><net_src comp="22" pin="0"/><net_sink comp="131" pin=12"/></net>

<net id="177"><net_src comp="24" pin="0"/><net_sink comp="131" pin=13"/></net>

<net id="178"><net_src comp="76" pin="1"/><net_sink comp="131" pin=14"/></net>

<net id="179"><net_src comp="80" pin="1"/><net_sink comp="131" pin=15"/></net>

<net id="180"><net_src comp="84" pin="1"/><net_sink comp="131" pin=16"/></net>

<net id="181"><net_src comp="88" pin="1"/><net_sink comp="131" pin=17"/></net>

<net id="182"><net_src comp="92" pin="1"/><net_sink comp="131" pin=18"/></net>

<net id="183"><net_src comp="96" pin="1"/><net_sink comp="131" pin=19"/></net>

<net id="184"><net_src comp="100" pin="1"/><net_sink comp="131" pin=20"/></net>

<net id="185"><net_src comp="104" pin="1"/><net_sink comp="131" pin=21"/></net>

<net id="186"><net_src comp="44" pin="1"/><net_sink comp="131" pin=22"/></net>

<net id="187"><net_src comp="48" pin="1"/><net_sink comp="131" pin=23"/></net>

<net id="188"><net_src comp="52" pin="1"/><net_sink comp="131" pin=24"/></net>

<net id="189"><net_src comp="56" pin="1"/><net_sink comp="131" pin=25"/></net>

<net id="190"><net_src comp="60" pin="1"/><net_sink comp="131" pin=26"/></net>

<net id="191"><net_src comp="64" pin="1"/><net_sink comp="131" pin=27"/></net>

<net id="192"><net_src comp="68" pin="1"/><net_sink comp="131" pin=28"/></net>

<net id="193"><net_src comp="72" pin="1"/><net_sink comp="131" pin=29"/></net>

<net id="194"><net_src comp="40" pin="1"/><net_sink comp="131" pin=30"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: D_output | {3 4 }
 - Input state : 
	Port: kernel_2mm : A_0 | {1 2 }
	Port: kernel_2mm : A_1 | {1 2 }
	Port: kernel_2mm : B_0 | {1 2 }
	Port: kernel_2mm : B_1 | {1 2 }
	Port: kernel_2mm : C_0 | {1 2 }
	Port: kernel_2mm : C_1 | {1 2 }
	Port: kernel_2mm : C_2 | {1 2 }
	Port: kernel_2mm : C_3 | {1 2 }
	Port: kernel_2mm : C_4 | {1 2 }
	Port: kernel_2mm : C_5 | {1 2 }
	Port: kernel_2mm : C_6 | {1 2 }
	Port: kernel_2mm : C_7 | {1 2 }
	Port: kernel_2mm : D | {1 2 }
  - Chain level:
	State 1
		StgValue_22 : 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------|---------|---------|---------|---------|
| Operation|  Functional Unit  |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|-------------------|---------|---------|---------|---------|
|   call   | grp_func24_fu_108 |    36   |  15.921 |   3153  |   575   |
|          | grp_func15_fu_131 |    16   |  47.763 |   2201  |   848   |
|----------|-------------------|---------|---------|---------|---------|
|   Total  |                   |    52   |  63.684 |   5354  |   1423  |
|----------|-------------------|---------|---------|---------|---------|

Memories:
+---------+--------+--------+--------+
|         |  BRAM  |   FF   |   LUT  |
+---------+--------+--------+--------+
| C_mid_0 |    1   |    0   |    0   |
| C_mid_1 |    1   |    0   |    0   |
| C_mid_2 |    1   |    0   |    0   |
| C_mid_3 |    1   |    0   |    0   |
| C_mid_4 |    1   |    0   |    0   |
| C_mid_5 |    1   |    0   |    0   |
| C_mid_6 |    1   |    0   |    0   |
| C_mid_7 |    1   |    0   |    0   |
|  D_mid  |    1   |    0   |    0   |
|tmp_mid_0|    1   |    0   |    0   |
|tmp_mid_1|    1   |    0   |    0   |
|tmp_mid_2|    1   |    0   |    0   |
|tmp_mid_3|    1   |    0   |    0   |
|tmp_mid_4|    1   |    0   |    0   |
|tmp_mid_5|    1   |    0   |    0   |
|tmp_mid_6|    1   |    0   |    0   |
|tmp_mid_7|    1   |    0   |    0   |
+---------+--------+--------+--------+
|  Total  |   17   |    0   |    0   |
+---------+--------+--------+--------+

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |   52   |   63   |  5354  |  1423  |
|   Memory  |   17   |    -   |    -   |    0   |    0   |
|Multiplexer|    -   |    -   |    -   |    -   |    -   |
|  Register |    -   |    -   |    -   |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |   17   |   52   |   63   |  5354  |  1423  |
+-----------+--------+--------+--------+--------+--------+
