-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
-- Version: 2021.1
-- Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity systolic_array_Loop_1_proc1 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    pe_array_pe_val_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    pe_array_pe_val_ce0 : OUT STD_LOGIC;
    pe_array_pe_val_we0 : OUT STD_LOGIC;
    pe_array_pe_val_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    pe_array_pe_val_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
    pe_array_pe_val_ce1 : OUT STD_LOGIC;
    pe_array_pe_val_we1 : OUT STD_LOGIC;
    pe_array_pe_val_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    pe_array_pe_val_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    din_a : IN STD_LOGIC_VECTOR (63 downto 0);
    m_axi_gmem_AWVALID : OUT STD_LOGIC;
    m_axi_gmem_AWREADY : IN STD_LOGIC;
    m_axi_gmem_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_gmem_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_gmem_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_WVALID : OUT STD_LOGIC;
    m_axi_gmem_WREADY : IN STD_LOGIC;
    m_axi_gmem_WDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_gmem_WSTRB : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_WLAST : OUT STD_LOGIC;
    m_axi_gmem_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_ARVALID : OUT STD_LOGIC;
    m_axi_gmem_ARREADY : IN STD_LOGIC;
    m_axi_gmem_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_gmem_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_gmem_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_RVALID : IN STD_LOGIC;
    m_axi_gmem_RREADY : OUT STD_LOGIC;
    m_axi_gmem_RDATA : IN STD_LOGIC_VECTOR (31 downto 0);
    m_axi_gmem_RLAST : IN STD_LOGIC;
    m_axi_gmem_RID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_BVALID : IN STD_LOGIC;
    m_axi_gmem_BREADY : OUT STD_LOGIC;
    m_axi_gmem_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_BID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    din_b : IN STD_LOGIC_VECTOR (63 downto 0) );
end;


architecture behav of systolic_array_Loop_1_proc1 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (11 downto 0) := "000000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (11 downto 0) := "000000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (11 downto 0) := "000000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (11 downto 0) := "000000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (11 downto 0) := "000000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (11 downto 0) := "000000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (11 downto 0) := "000001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (11 downto 0) := "000010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (11 downto 0) := "000100000000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (11 downto 0) := "001000000000";
    constant ap_ST_fsm_state11 : STD_LOGIC_VECTOR (11 downto 0) := "010000000000";
    constant ap_ST_fsm_state12 : STD_LOGIC_VECTOR (11 downto 0) := "100000000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv4_B : STD_LOGIC_VECTOR (3 downto 0) := "1011";
    constant ap_const_lv4_1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";

attribute shreg_extract : string;
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_CS_fsm : STD_LOGIC_VECTOR (11 downto 0) := "000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal i_2_reg_230 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal a_vec_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal a_vec_load_reg_238 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state8 : signal is "none";
    signal b_vec_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal b_vec_load_reg_243 : STD_LOGIC_VECTOR (31 downto 0);
    signal pe_array_pe_a_pass_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal pe_array_pe_a_pass_ce0 : STD_LOGIC;
    signal pe_array_pe_a_pass_we0 : STD_LOGIC;
    signal pe_array_pe_a_pass_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal pe_array_pe_a_pass_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal pe_array_pe_a_pass_ce1 : STD_LOGIC;
    signal pe_array_pe_a_pass_we1 : STD_LOGIC;
    signal pe_array_pe_a_tmp_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal pe_array_pe_a_tmp_ce0 : STD_LOGIC;
    signal pe_array_pe_a_tmp_we0 : STD_LOGIC;
    signal pe_array_pe_a_tmp_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal pe_array_pe_a_tmp_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal pe_array_pe_a_tmp_ce1 : STD_LOGIC;
    signal pe_array_pe_a_tmp_we1 : STD_LOGIC;
    signal pe_array_pe_b_pass_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal pe_array_pe_b_pass_ce0 : STD_LOGIC;
    signal pe_array_pe_b_pass_we0 : STD_LOGIC;
    signal pe_array_pe_b_pass_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal pe_array_pe_b_pass_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal pe_array_pe_b_pass_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal pe_array_pe_b_pass_ce1 : STD_LOGIC;
    signal pe_array_pe_b_pass_we1 : STD_LOGIC;
    signal pe_array_pe_b_pass_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal pe_array_pe_b_tmp_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal pe_array_pe_b_tmp_ce0 : STD_LOGIC;
    signal pe_array_pe_b_tmp_we0 : STD_LOGIC;
    signal pe_array_pe_b_tmp_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal pe_array_pe_b_tmp_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal pe_array_pe_b_tmp_ce1 : STD_LOGIC;
    signal pe_array_pe_b_tmp_we1 : STD_LOGIC;
    signal a_vec_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal a_vec_ce0 : STD_LOGIC;
    signal a_vec_we0 : STD_LOGIC;
    signal b_vec_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal b_vec_ce0 : STD_LOGIC;
    signal b_vec_we0 : STD_LOGIC;
    signal b_vec_ce1 : STD_LOGIC;
    signal b_vec_we1 : STD_LOGIC;
    signal grp_Loop_1_proc1_Pipeline_1_fu_120_ap_start : STD_LOGIC;
    signal grp_Loop_1_proc1_Pipeline_1_fu_120_ap_done : STD_LOGIC;
    signal grp_Loop_1_proc1_Pipeline_1_fu_120_ap_idle : STD_LOGIC;
    signal grp_Loop_1_proc1_Pipeline_1_fu_120_ap_ready : STD_LOGIC;
    signal grp_Loop_1_proc1_Pipeline_1_fu_120_pe_array_pe_val_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Loop_1_proc1_Pipeline_1_fu_120_pe_array_pe_val_ce0 : STD_LOGIC;
    signal grp_Loop_1_proc1_Pipeline_1_fu_120_pe_array_pe_val_we0 : STD_LOGIC;
    signal grp_Loop_1_proc1_Pipeline_1_fu_120_pe_array_pe_val_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Loop_1_proc1_Pipeline_1_fu_120_pe_array_pe_val_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Loop_1_proc1_Pipeline_1_fu_120_pe_array_pe_val_ce1 : STD_LOGIC;
    signal grp_Loop_1_proc1_Pipeline_1_fu_120_pe_array_pe_val_we1 : STD_LOGIC;
    signal grp_Loop_1_proc1_Pipeline_1_fu_120_pe_array_pe_val_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Loop_1_proc1_Pipeline_1_fu_120_pe_array_pe_a_pass_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Loop_1_proc1_Pipeline_1_fu_120_pe_array_pe_a_pass_ce0 : STD_LOGIC;
    signal grp_Loop_1_proc1_Pipeline_1_fu_120_pe_array_pe_a_pass_we0 : STD_LOGIC;
    signal grp_Loop_1_proc1_Pipeline_1_fu_120_pe_array_pe_a_pass_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Loop_1_proc1_Pipeline_1_fu_120_pe_array_pe_a_pass_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Loop_1_proc1_Pipeline_1_fu_120_pe_array_pe_a_pass_ce1 : STD_LOGIC;
    signal grp_Loop_1_proc1_Pipeline_1_fu_120_pe_array_pe_a_pass_we1 : STD_LOGIC;
    signal grp_Loop_1_proc1_Pipeline_1_fu_120_pe_array_pe_a_pass_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Loop_1_proc1_Pipeline_1_fu_120_pe_array_pe_a_tmp_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Loop_1_proc1_Pipeline_1_fu_120_pe_array_pe_a_tmp_ce0 : STD_LOGIC;
    signal grp_Loop_1_proc1_Pipeline_1_fu_120_pe_array_pe_a_tmp_we0 : STD_LOGIC;
    signal grp_Loop_1_proc1_Pipeline_1_fu_120_pe_array_pe_a_tmp_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Loop_1_proc1_Pipeline_1_fu_120_pe_array_pe_a_tmp_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Loop_1_proc1_Pipeline_1_fu_120_pe_array_pe_a_tmp_ce1 : STD_LOGIC;
    signal grp_Loop_1_proc1_Pipeline_1_fu_120_pe_array_pe_a_tmp_we1 : STD_LOGIC;
    signal grp_Loop_1_proc1_Pipeline_1_fu_120_pe_array_pe_a_tmp_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Loop_1_proc1_Pipeline_1_fu_120_pe_array_pe_b_pass_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Loop_1_proc1_Pipeline_1_fu_120_pe_array_pe_b_pass_ce0 : STD_LOGIC;
    signal grp_Loop_1_proc1_Pipeline_1_fu_120_pe_array_pe_b_pass_we0 : STD_LOGIC;
    signal grp_Loop_1_proc1_Pipeline_1_fu_120_pe_array_pe_b_pass_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Loop_1_proc1_Pipeline_1_fu_120_pe_array_pe_b_pass_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Loop_1_proc1_Pipeline_1_fu_120_pe_array_pe_b_pass_ce1 : STD_LOGIC;
    signal grp_Loop_1_proc1_Pipeline_1_fu_120_pe_array_pe_b_pass_we1 : STD_LOGIC;
    signal grp_Loop_1_proc1_Pipeline_1_fu_120_pe_array_pe_b_pass_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Loop_1_proc1_Pipeline_1_fu_120_pe_array_pe_b_tmp_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Loop_1_proc1_Pipeline_1_fu_120_pe_array_pe_b_tmp_ce0 : STD_LOGIC;
    signal grp_Loop_1_proc1_Pipeline_1_fu_120_pe_array_pe_b_tmp_we0 : STD_LOGIC;
    signal grp_Loop_1_proc1_Pipeline_1_fu_120_pe_array_pe_b_tmp_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Loop_1_proc1_Pipeline_1_fu_120_pe_array_pe_b_tmp_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Loop_1_proc1_Pipeline_1_fu_120_pe_array_pe_b_tmp_ce1 : STD_LOGIC;
    signal grp_Loop_1_proc1_Pipeline_1_fu_120_pe_array_pe_b_tmp_we1 : STD_LOGIC;
    signal grp_Loop_1_proc1_Pipeline_1_fu_120_pe_array_pe_b_tmp_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Loop_1_proc1_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_41_2_fu_134_ap_start : STD_LOGIC;
    signal grp_Loop_1_proc1_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_41_2_fu_134_ap_done : STD_LOGIC;
    signal grp_Loop_1_proc1_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_41_2_fu_134_ap_idle : STD_LOGIC;
    signal grp_Loop_1_proc1_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_41_2_fu_134_ap_ready : STD_LOGIC;
    signal grp_Loop_1_proc1_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_41_2_fu_134_pe_array_pe_val_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Loop_1_proc1_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_41_2_fu_134_pe_array_pe_val_ce0 : STD_LOGIC;
    signal grp_Loop_1_proc1_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_41_2_fu_134_pe_array_pe_val_we0 : STD_LOGIC;
    signal grp_Loop_1_proc1_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_41_2_fu_134_pe_array_pe_val_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Loop_1_proc1_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_41_2_fu_134_pe_array_pe_a_pass_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Loop_1_proc1_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_41_2_fu_134_pe_array_pe_a_pass_ce0 : STD_LOGIC;
    signal grp_Loop_1_proc1_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_41_2_fu_134_pe_array_pe_a_pass_we0 : STD_LOGIC;
    signal grp_Loop_1_proc1_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_41_2_fu_134_pe_array_pe_a_pass_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Loop_1_proc1_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_41_2_fu_134_pe_array_pe_a_tmp_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Loop_1_proc1_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_41_2_fu_134_pe_array_pe_a_tmp_ce0 : STD_LOGIC;
    signal grp_Loop_1_proc1_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_41_2_fu_134_pe_array_pe_a_tmp_we0 : STD_LOGIC;
    signal grp_Loop_1_proc1_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_41_2_fu_134_pe_array_pe_a_tmp_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Loop_1_proc1_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_41_2_fu_134_pe_array_pe_b_pass_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Loop_1_proc1_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_41_2_fu_134_pe_array_pe_b_pass_ce0 : STD_LOGIC;
    signal grp_Loop_1_proc1_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_41_2_fu_134_pe_array_pe_b_pass_we0 : STD_LOGIC;
    signal grp_Loop_1_proc1_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_41_2_fu_134_pe_array_pe_b_pass_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Loop_1_proc1_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_41_2_fu_134_pe_array_pe_b_tmp_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Loop_1_proc1_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_41_2_fu_134_pe_array_pe_b_tmp_ce0 : STD_LOGIC;
    signal grp_Loop_1_proc1_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_41_2_fu_134_pe_array_pe_b_tmp_we0 : STD_LOGIC;
    signal grp_Loop_1_proc1_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_41_2_fu_134_pe_array_pe_b_tmp_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Loop_1_proc1_Pipeline_top_inner_loop1_fu_144_ap_start : STD_LOGIC;
    signal grp_Loop_1_proc1_Pipeline_top_inner_loop1_fu_144_ap_done : STD_LOGIC;
    signal grp_Loop_1_proc1_Pipeline_top_inner_loop1_fu_144_ap_idle : STD_LOGIC;
    signal grp_Loop_1_proc1_Pipeline_top_inner_loop1_fu_144_ap_ready : STD_LOGIC;
    signal grp_Loop_1_proc1_Pipeline_top_inner_loop1_fu_144_m_axi_gmem_AWVALID : STD_LOGIC;
    signal grp_Loop_1_proc1_Pipeline_top_inner_loop1_fu_144_m_axi_gmem_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Loop_1_proc1_Pipeline_top_inner_loop1_fu_144_m_axi_gmem_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_Loop_1_proc1_Pipeline_top_inner_loop1_fu_144_m_axi_gmem_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Loop_1_proc1_Pipeline_top_inner_loop1_fu_144_m_axi_gmem_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_Loop_1_proc1_Pipeline_top_inner_loop1_fu_144_m_axi_gmem_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_Loop_1_proc1_Pipeline_top_inner_loop1_fu_144_m_axi_gmem_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_Loop_1_proc1_Pipeline_top_inner_loop1_fu_144_m_axi_gmem_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Loop_1_proc1_Pipeline_top_inner_loop1_fu_144_m_axi_gmem_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_Loop_1_proc1_Pipeline_top_inner_loop1_fu_144_m_axi_gmem_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Loop_1_proc1_Pipeline_top_inner_loop1_fu_144_m_axi_gmem_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Loop_1_proc1_Pipeline_top_inner_loop1_fu_144_m_axi_gmem_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_Loop_1_proc1_Pipeline_top_inner_loop1_fu_144_m_axi_gmem_WVALID : STD_LOGIC;
    signal grp_Loop_1_proc1_Pipeline_top_inner_loop1_fu_144_m_axi_gmem_WDATA : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Loop_1_proc1_Pipeline_top_inner_loop1_fu_144_m_axi_gmem_WSTRB : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Loop_1_proc1_Pipeline_top_inner_loop1_fu_144_m_axi_gmem_WLAST : STD_LOGIC;
    signal grp_Loop_1_proc1_Pipeline_top_inner_loop1_fu_144_m_axi_gmem_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_Loop_1_proc1_Pipeline_top_inner_loop1_fu_144_m_axi_gmem_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_Loop_1_proc1_Pipeline_top_inner_loop1_fu_144_m_axi_gmem_ARVALID : STD_LOGIC;
    signal grp_Loop_1_proc1_Pipeline_top_inner_loop1_fu_144_m_axi_gmem_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Loop_1_proc1_Pipeline_top_inner_loop1_fu_144_m_axi_gmem_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_Loop_1_proc1_Pipeline_top_inner_loop1_fu_144_m_axi_gmem_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Loop_1_proc1_Pipeline_top_inner_loop1_fu_144_m_axi_gmem_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_Loop_1_proc1_Pipeline_top_inner_loop1_fu_144_m_axi_gmem_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_Loop_1_proc1_Pipeline_top_inner_loop1_fu_144_m_axi_gmem_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_Loop_1_proc1_Pipeline_top_inner_loop1_fu_144_m_axi_gmem_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Loop_1_proc1_Pipeline_top_inner_loop1_fu_144_m_axi_gmem_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_Loop_1_proc1_Pipeline_top_inner_loop1_fu_144_m_axi_gmem_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Loop_1_proc1_Pipeline_top_inner_loop1_fu_144_m_axi_gmem_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Loop_1_proc1_Pipeline_top_inner_loop1_fu_144_m_axi_gmem_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_Loop_1_proc1_Pipeline_top_inner_loop1_fu_144_m_axi_gmem_RREADY : STD_LOGIC;
    signal grp_Loop_1_proc1_Pipeline_top_inner_loop1_fu_144_m_axi_gmem_BREADY : STD_LOGIC;
    signal grp_Loop_1_proc1_Pipeline_top_inner_loop1_fu_144_b_vec_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_Loop_1_proc1_Pipeline_top_inner_loop1_fu_144_b_vec_ce0 : STD_LOGIC;
    signal grp_Loop_1_proc1_Pipeline_top_inner_loop1_fu_144_b_vec_we0 : STD_LOGIC;
    signal grp_Loop_1_proc1_Pipeline_top_inner_loop1_fu_144_b_vec_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Loop_1_proc1_Pipeline_top_inner_loop1_fu_144_b_vec_address1 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_Loop_1_proc1_Pipeline_top_inner_loop1_fu_144_b_vec_ce1 : STD_LOGIC;
    signal grp_Loop_1_proc1_Pipeline_top_inner_loop1_fu_144_b_vec_we1 : STD_LOGIC;
    signal grp_Loop_1_proc1_Pipeline_top_inner_loop1_fu_144_b_vec_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Loop_1_proc1_Pipeline_top_inner_loop1_fu_144_a_vec_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_Loop_1_proc1_Pipeline_top_inner_loop1_fu_144_a_vec_ce0 : STD_LOGIC;
    signal grp_Loop_1_proc1_Pipeline_top_inner_loop1_fu_144_a_vec_we0 : STD_LOGIC;
    signal grp_Loop_1_proc1_Pipeline_top_inner_loop1_fu_144_a_vec_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Loop_1_proc1_Pipeline_pe_array_outer_loop_pe_array_inner_loop_fu_155_ap_start : STD_LOGIC;
    signal grp_Loop_1_proc1_Pipeline_pe_array_outer_loop_pe_array_inner_loop_fu_155_ap_done : STD_LOGIC;
    signal grp_Loop_1_proc1_Pipeline_pe_array_outer_loop_pe_array_inner_loop_fu_155_ap_idle : STD_LOGIC;
    signal grp_Loop_1_proc1_Pipeline_pe_array_outer_loop_pe_array_inner_loop_fu_155_ap_ready : STD_LOGIC;
    signal grp_Loop_1_proc1_Pipeline_pe_array_outer_loop_pe_array_inner_loop_fu_155_a_vec_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_Loop_1_proc1_Pipeline_pe_array_outer_loop_pe_array_inner_loop_fu_155_a_vec_ce0 : STD_LOGIC;
    signal grp_Loop_1_proc1_Pipeline_pe_array_outer_loop_pe_array_inner_loop_fu_155_pe_array_pe_b_pass_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Loop_1_proc1_Pipeline_pe_array_outer_loop_pe_array_inner_loop_fu_155_pe_array_pe_b_pass_ce0 : STD_LOGIC;
    signal grp_Loop_1_proc1_Pipeline_pe_array_outer_loop_pe_array_inner_loop_fu_155_pe_array_pe_b_pass_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Loop_1_proc1_Pipeline_pe_array_outer_loop_pe_array_inner_loop_fu_155_pe_array_pe_b_pass_ce1 : STD_LOGIC;
    signal grp_Loop_1_proc1_Pipeline_pe_array_outer_loop_pe_array_inner_loop_fu_155_pe_array_pe_val_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Loop_1_proc1_Pipeline_pe_array_outer_loop_pe_array_inner_loop_fu_155_pe_array_pe_val_ce0 : STD_LOGIC;
    signal grp_Loop_1_proc1_Pipeline_pe_array_outer_loop_pe_array_inner_loop_fu_155_pe_array_pe_val_we0 : STD_LOGIC;
    signal grp_Loop_1_proc1_Pipeline_pe_array_outer_loop_pe_array_inner_loop_fu_155_pe_array_pe_val_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Loop_1_proc1_Pipeline_pe_array_outer_loop_pe_array_inner_loop_fu_155_pe_array_pe_val_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Loop_1_proc1_Pipeline_pe_array_outer_loop_pe_array_inner_loop_fu_155_pe_array_pe_val_ce1 : STD_LOGIC;
    signal grp_Loop_1_proc1_Pipeline_pe_array_outer_loop_pe_array_inner_loop_fu_155_pe_array_pe_a_tmp_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Loop_1_proc1_Pipeline_pe_array_outer_loop_pe_array_inner_loop_fu_155_pe_array_pe_a_tmp_ce0 : STD_LOGIC;
    signal grp_Loop_1_proc1_Pipeline_pe_array_outer_loop_pe_array_inner_loop_fu_155_pe_array_pe_a_tmp_we0 : STD_LOGIC;
    signal grp_Loop_1_proc1_Pipeline_pe_array_outer_loop_pe_array_inner_loop_fu_155_pe_array_pe_a_tmp_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Loop_1_proc1_Pipeline_pe_array_outer_loop_pe_array_inner_loop_fu_155_pe_array_pe_b_tmp_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Loop_1_proc1_Pipeline_pe_array_outer_loop_pe_array_inner_loop_fu_155_pe_array_pe_b_tmp_ce0 : STD_LOGIC;
    signal grp_Loop_1_proc1_Pipeline_pe_array_outer_loop_pe_array_inner_loop_fu_155_pe_array_pe_b_tmp_we0 : STD_LOGIC;
    signal grp_Loop_1_proc1_Pipeline_pe_array_outer_loop_pe_array_inner_loop_fu_155_pe_array_pe_b_tmp_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Loop_1_proc1_Pipeline_pe_array_outer_loop_pe_array_inner_loop_fu_155_b_vec_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_Loop_1_proc1_Pipeline_pe_array_outer_loop_pe_array_inner_loop_fu_155_b_vec_ce0 : STD_LOGIC;
    signal grp_Loop_1_proc1_Pipeline_pe_array_outer_loop_pe_array_inner_loop_fu_155_pe_array_pe_a_pass_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Loop_1_proc1_Pipeline_pe_array_outer_loop_pe_array_inner_loop_fu_155_pe_array_pe_a_pass_ce0 : STD_LOGIC;
    signal grp_Loop_1_proc1_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_169_ap_start : STD_LOGIC;
    signal grp_Loop_1_proc1_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_169_ap_done : STD_LOGIC;
    signal grp_Loop_1_proc1_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_169_ap_idle : STD_LOGIC;
    signal grp_Loop_1_proc1_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_169_ap_ready : STD_LOGIC;
    signal grp_Loop_1_proc1_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_169_pe_array_pe_a_pass_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Loop_1_proc1_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_169_pe_array_pe_a_pass_ce0 : STD_LOGIC;
    signal grp_Loop_1_proc1_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_169_pe_array_pe_a_pass_we0 : STD_LOGIC;
    signal grp_Loop_1_proc1_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_169_pe_array_pe_a_pass_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Loop_1_proc1_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_169_pe_array_pe_a_tmp_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Loop_1_proc1_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_169_pe_array_pe_a_tmp_ce0 : STD_LOGIC;
    signal grp_Loop_1_proc1_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_169_pe_array_pe_b_pass_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Loop_1_proc1_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_169_pe_array_pe_b_pass_ce0 : STD_LOGIC;
    signal grp_Loop_1_proc1_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_169_pe_array_pe_b_pass_we0 : STD_LOGIC;
    signal grp_Loop_1_proc1_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_169_pe_array_pe_b_pass_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Loop_1_proc1_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_169_pe_array_pe_b_tmp_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Loop_1_proc1_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_169_pe_array_pe_b_tmp_ce0 : STD_LOGIC;
    signal grp_Loop_1_proc1_Pipeline_1_fu_120_ap_start_reg : STD_LOGIC := '0';
    signal ap_block_state1_ignore_call10 : BOOLEAN;
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal grp_Loop_1_proc1_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_41_2_fu_134_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal grp_Loop_1_proc1_Pipeline_top_inner_loop1_fu_144_ap_start_reg : STD_LOGIC := '0';
    signal icmp_ln106_fu_186_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal grp_Loop_1_proc1_Pipeline_pe_array_outer_loop_pe_array_inner_loop_fu_155_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state9 : signal is "none";
    signal ap_CS_fsm_state10 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state10 : signal is "none";
    signal grp_Loop_1_proc1_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_169_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state11 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state11 : signal is "none";
    signal ap_CS_fsm_state12 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state12 : signal is "none";
    signal i_fu_56 : STD_LOGIC_VECTOR (3 downto 0);
    signal add_ln106_fu_192_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_block_state1 : BOOLEAN;
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal ap_NS_fsm : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ST_fsm_state6_blk : STD_LOGIC;
    signal ap_ST_fsm_state7_blk : STD_LOGIC;
    signal ap_ST_fsm_state8_blk : STD_LOGIC;
    signal ap_ST_fsm_state9_blk : STD_LOGIC;
    signal ap_ST_fsm_state10_blk : STD_LOGIC;
    signal ap_ST_fsm_state11_blk : STD_LOGIC;
    signal ap_ST_fsm_state12_blk : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component systolic_array_Loop_1_proc1_Pipeline_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        pe_array_pe_val_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        pe_array_pe_val_ce0 : OUT STD_LOGIC;
        pe_array_pe_val_we0 : OUT STD_LOGIC;
        pe_array_pe_val_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        pe_array_pe_val_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
        pe_array_pe_val_ce1 : OUT STD_LOGIC;
        pe_array_pe_val_we1 : OUT STD_LOGIC;
        pe_array_pe_val_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        pe_array_pe_a_pass_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        pe_array_pe_a_pass_ce0 : OUT STD_LOGIC;
        pe_array_pe_a_pass_we0 : OUT STD_LOGIC;
        pe_array_pe_a_pass_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        pe_array_pe_a_pass_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
        pe_array_pe_a_pass_ce1 : OUT STD_LOGIC;
        pe_array_pe_a_pass_we1 : OUT STD_LOGIC;
        pe_array_pe_a_pass_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        pe_array_pe_a_tmp_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        pe_array_pe_a_tmp_ce0 : OUT STD_LOGIC;
        pe_array_pe_a_tmp_we0 : OUT STD_LOGIC;
        pe_array_pe_a_tmp_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        pe_array_pe_a_tmp_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
        pe_array_pe_a_tmp_ce1 : OUT STD_LOGIC;
        pe_array_pe_a_tmp_we1 : OUT STD_LOGIC;
        pe_array_pe_a_tmp_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        pe_array_pe_b_pass_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        pe_array_pe_b_pass_ce0 : OUT STD_LOGIC;
        pe_array_pe_b_pass_we0 : OUT STD_LOGIC;
        pe_array_pe_b_pass_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        pe_array_pe_b_pass_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
        pe_array_pe_b_pass_ce1 : OUT STD_LOGIC;
        pe_array_pe_b_pass_we1 : OUT STD_LOGIC;
        pe_array_pe_b_pass_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        pe_array_pe_b_tmp_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        pe_array_pe_b_tmp_ce0 : OUT STD_LOGIC;
        pe_array_pe_b_tmp_we0 : OUT STD_LOGIC;
        pe_array_pe_b_tmp_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        pe_array_pe_b_tmp_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
        pe_array_pe_b_tmp_ce1 : OUT STD_LOGIC;
        pe_array_pe_b_tmp_we1 : OUT STD_LOGIC;
        pe_array_pe_b_tmp_d1 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component systolic_array_Loop_1_proc1_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_41_2 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        pe_array_pe_val_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        pe_array_pe_val_ce0 : OUT STD_LOGIC;
        pe_array_pe_val_we0 : OUT STD_LOGIC;
        pe_array_pe_val_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        pe_array_pe_a_pass_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        pe_array_pe_a_pass_ce0 : OUT STD_LOGIC;
        pe_array_pe_a_pass_we0 : OUT STD_LOGIC;
        pe_array_pe_a_pass_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        pe_array_pe_a_tmp_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        pe_array_pe_a_tmp_ce0 : OUT STD_LOGIC;
        pe_array_pe_a_tmp_we0 : OUT STD_LOGIC;
        pe_array_pe_a_tmp_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        pe_array_pe_b_pass_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        pe_array_pe_b_pass_ce0 : OUT STD_LOGIC;
        pe_array_pe_b_pass_we0 : OUT STD_LOGIC;
        pe_array_pe_b_pass_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        pe_array_pe_b_tmp_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        pe_array_pe_b_tmp_ce0 : OUT STD_LOGIC;
        pe_array_pe_b_tmp_we0 : OUT STD_LOGIC;
        pe_array_pe_b_tmp_d0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component systolic_array_Loop_1_proc1_Pipeline_top_inner_loop1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        m_axi_gmem_AWVALID : OUT STD_LOGIC;
        m_axi_gmem_AWREADY : IN STD_LOGIC;
        m_axi_gmem_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_WVALID : OUT STD_LOGIC;
        m_axi_gmem_WREADY : IN STD_LOGIC;
        m_axi_gmem_WDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem_WSTRB : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_WLAST : OUT STD_LOGIC;
        m_axi_gmem_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_ARVALID : OUT STD_LOGIC;
        m_axi_gmem_ARREADY : IN STD_LOGIC;
        m_axi_gmem_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_RVALID : IN STD_LOGIC;
        m_axi_gmem_RREADY : OUT STD_LOGIC;
        m_axi_gmem_RDATA : IN STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem_RLAST : IN STD_LOGIC;
        m_axi_gmem_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_BVALID : IN STD_LOGIC;
        m_axi_gmem_BREADY : OUT STD_LOGIC;
        m_axi_gmem_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        b_vec_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        b_vec_ce0 : OUT STD_LOGIC;
        b_vec_we0 : OUT STD_LOGIC;
        b_vec_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        b_vec_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
        b_vec_ce1 : OUT STD_LOGIC;
        b_vec_we1 : OUT STD_LOGIC;
        b_vec_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        din_a : IN STD_LOGIC_VECTOR (63 downto 0);
        din_b : IN STD_LOGIC_VECTOR (63 downto 0);
        zext_ln106 : IN STD_LOGIC_VECTOR (3 downto 0);
        a_vec_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        a_vec_ce0 : OUT STD_LOGIC;
        a_vec_we0 : OUT STD_LOGIC;
        a_vec_d0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component systolic_array_Loop_1_proc1_Pipeline_pe_array_outer_loop_pe_array_inner_loop IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        a_vec_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        a_vec_ce0 : OUT STD_LOGIC;
        a_vec_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        pe_array_pe_b_pass_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        pe_array_pe_b_pass_ce0 : OUT STD_LOGIC;
        pe_array_pe_b_pass_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        pe_array_pe_b_pass_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
        pe_array_pe_b_pass_ce1 : OUT STD_LOGIC;
        pe_array_pe_b_pass_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        pe_array_pe_val_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        pe_array_pe_val_ce0 : OUT STD_LOGIC;
        pe_array_pe_val_we0 : OUT STD_LOGIC;
        pe_array_pe_val_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        pe_array_pe_val_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
        pe_array_pe_val_ce1 : OUT STD_LOGIC;
        pe_array_pe_val_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        pe_array_pe_a_tmp_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        pe_array_pe_a_tmp_ce0 : OUT STD_LOGIC;
        pe_array_pe_a_tmp_we0 : OUT STD_LOGIC;
        pe_array_pe_a_tmp_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        pe_array_pe_b_tmp_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        pe_array_pe_b_tmp_ce0 : OUT STD_LOGIC;
        pe_array_pe_b_tmp_we0 : OUT STD_LOGIC;
        pe_array_pe_b_tmp_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        b_vec_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        b_vec_ce0 : OUT STD_LOGIC;
        b_vec_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        pe_array_pe_a_pass_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        pe_array_pe_a_pass_ce0 : OUT STD_LOGIC;
        pe_array_pe_a_pass_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_vec_load : IN STD_LOGIC_VECTOR (31 downto 0);
        b_vec_load : IN STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component systolic_array_Loop_1_proc1_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        pe_array_pe_a_pass_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        pe_array_pe_a_pass_ce0 : OUT STD_LOGIC;
        pe_array_pe_a_pass_we0 : OUT STD_LOGIC;
        pe_array_pe_a_pass_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        pe_array_pe_a_tmp_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        pe_array_pe_a_tmp_ce0 : OUT STD_LOGIC;
        pe_array_pe_a_tmp_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        pe_array_pe_b_pass_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        pe_array_pe_b_pass_ce0 : OUT STD_LOGIC;
        pe_array_pe_b_pass_we0 : OUT STD_LOGIC;
        pe_array_pe_b_pass_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        pe_array_pe_b_tmp_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        pe_array_pe_b_tmp_ce0 : OUT STD_LOGIC;
        pe_array_pe_b_tmp_q0 : IN STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component systolic_array_Loop_1_proc1_pe_array_pe_a_pass IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (31 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        address1 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component systolic_array_Loop_1_proc1_pe_array_pe_b_pass IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (31 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        address1 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (31 downto 0);
        q1 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component systolic_array_Loop_1_proc1_a_vec IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (1 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (31 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component systolic_array_Loop_1_proc1_b_vec IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (1 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (31 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        address1 : IN STD_LOGIC_VECTOR (1 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (31 downto 0) );
    end component;



begin
    pe_array_pe_a_pass_U : component systolic_array_Loop_1_proc1_pe_array_pe_a_pass
    generic map (
        DataWidth => 32,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => pe_array_pe_a_pass_address0,
        ce0 => pe_array_pe_a_pass_ce0,
        we0 => pe_array_pe_a_pass_we0,
        d0 => pe_array_pe_a_pass_d0,
        q0 => pe_array_pe_a_pass_q0,
        address1 => grp_Loop_1_proc1_Pipeline_1_fu_120_pe_array_pe_a_pass_address1,
        ce1 => pe_array_pe_a_pass_ce1,
        we1 => pe_array_pe_a_pass_we1,
        d1 => grp_Loop_1_proc1_Pipeline_1_fu_120_pe_array_pe_a_pass_d1);

    pe_array_pe_a_tmp_U : component systolic_array_Loop_1_proc1_pe_array_pe_a_pass
    generic map (
        DataWidth => 32,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => pe_array_pe_a_tmp_address0,
        ce0 => pe_array_pe_a_tmp_ce0,
        we0 => pe_array_pe_a_tmp_we0,
        d0 => pe_array_pe_a_tmp_d0,
        q0 => pe_array_pe_a_tmp_q0,
        address1 => grp_Loop_1_proc1_Pipeline_1_fu_120_pe_array_pe_a_tmp_address1,
        ce1 => pe_array_pe_a_tmp_ce1,
        we1 => pe_array_pe_a_tmp_we1,
        d1 => grp_Loop_1_proc1_Pipeline_1_fu_120_pe_array_pe_a_tmp_d1);

    pe_array_pe_b_pass_U : component systolic_array_Loop_1_proc1_pe_array_pe_b_pass
    generic map (
        DataWidth => 32,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => pe_array_pe_b_pass_address0,
        ce0 => pe_array_pe_b_pass_ce0,
        we0 => pe_array_pe_b_pass_we0,
        d0 => pe_array_pe_b_pass_d0,
        q0 => pe_array_pe_b_pass_q0,
        address1 => pe_array_pe_b_pass_address1,
        ce1 => pe_array_pe_b_pass_ce1,
        we1 => pe_array_pe_b_pass_we1,
        d1 => grp_Loop_1_proc1_Pipeline_1_fu_120_pe_array_pe_b_pass_d1,
        q1 => pe_array_pe_b_pass_q1);

    pe_array_pe_b_tmp_U : component systolic_array_Loop_1_proc1_pe_array_pe_a_pass
    generic map (
        DataWidth => 32,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => pe_array_pe_b_tmp_address0,
        ce0 => pe_array_pe_b_tmp_ce0,
        we0 => pe_array_pe_b_tmp_we0,
        d0 => pe_array_pe_b_tmp_d0,
        q0 => pe_array_pe_b_tmp_q0,
        address1 => grp_Loop_1_proc1_Pipeline_1_fu_120_pe_array_pe_b_tmp_address1,
        ce1 => pe_array_pe_b_tmp_ce1,
        we1 => pe_array_pe_b_tmp_we1,
        d1 => grp_Loop_1_proc1_Pipeline_1_fu_120_pe_array_pe_b_tmp_d1);

    a_vec_U : component systolic_array_Loop_1_proc1_a_vec
    generic map (
        DataWidth => 32,
        AddressRange => 4,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => a_vec_address0,
        ce0 => a_vec_ce0,
        we0 => a_vec_we0,
        d0 => grp_Loop_1_proc1_Pipeline_top_inner_loop1_fu_144_a_vec_d0,
        q0 => a_vec_q0);

    b_vec_U : component systolic_array_Loop_1_proc1_b_vec
    generic map (
        DataWidth => 32,
        AddressRange => 4,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => b_vec_address0,
        ce0 => b_vec_ce0,
        we0 => b_vec_we0,
        d0 => grp_Loop_1_proc1_Pipeline_top_inner_loop1_fu_144_b_vec_d0,
        q0 => b_vec_q0,
        address1 => grp_Loop_1_proc1_Pipeline_top_inner_loop1_fu_144_b_vec_address1,
        ce1 => b_vec_ce1,
        we1 => b_vec_we1,
        d1 => grp_Loop_1_proc1_Pipeline_top_inner_loop1_fu_144_b_vec_d1);

    grp_Loop_1_proc1_Pipeline_1_fu_120 : component systolic_array_Loop_1_proc1_Pipeline_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_Loop_1_proc1_Pipeline_1_fu_120_ap_start,
        ap_done => grp_Loop_1_proc1_Pipeline_1_fu_120_ap_done,
        ap_idle => grp_Loop_1_proc1_Pipeline_1_fu_120_ap_idle,
        ap_ready => grp_Loop_1_proc1_Pipeline_1_fu_120_ap_ready,
        pe_array_pe_val_address0 => grp_Loop_1_proc1_Pipeline_1_fu_120_pe_array_pe_val_address0,
        pe_array_pe_val_ce0 => grp_Loop_1_proc1_Pipeline_1_fu_120_pe_array_pe_val_ce0,
        pe_array_pe_val_we0 => grp_Loop_1_proc1_Pipeline_1_fu_120_pe_array_pe_val_we0,
        pe_array_pe_val_d0 => grp_Loop_1_proc1_Pipeline_1_fu_120_pe_array_pe_val_d0,
        pe_array_pe_val_address1 => grp_Loop_1_proc1_Pipeline_1_fu_120_pe_array_pe_val_address1,
        pe_array_pe_val_ce1 => grp_Loop_1_proc1_Pipeline_1_fu_120_pe_array_pe_val_ce1,
        pe_array_pe_val_we1 => grp_Loop_1_proc1_Pipeline_1_fu_120_pe_array_pe_val_we1,
        pe_array_pe_val_d1 => grp_Loop_1_proc1_Pipeline_1_fu_120_pe_array_pe_val_d1,
        pe_array_pe_a_pass_address0 => grp_Loop_1_proc1_Pipeline_1_fu_120_pe_array_pe_a_pass_address0,
        pe_array_pe_a_pass_ce0 => grp_Loop_1_proc1_Pipeline_1_fu_120_pe_array_pe_a_pass_ce0,
        pe_array_pe_a_pass_we0 => grp_Loop_1_proc1_Pipeline_1_fu_120_pe_array_pe_a_pass_we0,
        pe_array_pe_a_pass_d0 => grp_Loop_1_proc1_Pipeline_1_fu_120_pe_array_pe_a_pass_d0,
        pe_array_pe_a_pass_address1 => grp_Loop_1_proc1_Pipeline_1_fu_120_pe_array_pe_a_pass_address1,
        pe_array_pe_a_pass_ce1 => grp_Loop_1_proc1_Pipeline_1_fu_120_pe_array_pe_a_pass_ce1,
        pe_array_pe_a_pass_we1 => grp_Loop_1_proc1_Pipeline_1_fu_120_pe_array_pe_a_pass_we1,
        pe_array_pe_a_pass_d1 => grp_Loop_1_proc1_Pipeline_1_fu_120_pe_array_pe_a_pass_d1,
        pe_array_pe_a_tmp_address0 => grp_Loop_1_proc1_Pipeline_1_fu_120_pe_array_pe_a_tmp_address0,
        pe_array_pe_a_tmp_ce0 => grp_Loop_1_proc1_Pipeline_1_fu_120_pe_array_pe_a_tmp_ce0,
        pe_array_pe_a_tmp_we0 => grp_Loop_1_proc1_Pipeline_1_fu_120_pe_array_pe_a_tmp_we0,
        pe_array_pe_a_tmp_d0 => grp_Loop_1_proc1_Pipeline_1_fu_120_pe_array_pe_a_tmp_d0,
        pe_array_pe_a_tmp_address1 => grp_Loop_1_proc1_Pipeline_1_fu_120_pe_array_pe_a_tmp_address1,
        pe_array_pe_a_tmp_ce1 => grp_Loop_1_proc1_Pipeline_1_fu_120_pe_array_pe_a_tmp_ce1,
        pe_array_pe_a_tmp_we1 => grp_Loop_1_proc1_Pipeline_1_fu_120_pe_array_pe_a_tmp_we1,
        pe_array_pe_a_tmp_d1 => grp_Loop_1_proc1_Pipeline_1_fu_120_pe_array_pe_a_tmp_d1,
        pe_array_pe_b_pass_address0 => grp_Loop_1_proc1_Pipeline_1_fu_120_pe_array_pe_b_pass_address0,
        pe_array_pe_b_pass_ce0 => grp_Loop_1_proc1_Pipeline_1_fu_120_pe_array_pe_b_pass_ce0,
        pe_array_pe_b_pass_we0 => grp_Loop_1_proc1_Pipeline_1_fu_120_pe_array_pe_b_pass_we0,
        pe_array_pe_b_pass_d0 => grp_Loop_1_proc1_Pipeline_1_fu_120_pe_array_pe_b_pass_d0,
        pe_array_pe_b_pass_address1 => grp_Loop_1_proc1_Pipeline_1_fu_120_pe_array_pe_b_pass_address1,
        pe_array_pe_b_pass_ce1 => grp_Loop_1_proc1_Pipeline_1_fu_120_pe_array_pe_b_pass_ce1,
        pe_array_pe_b_pass_we1 => grp_Loop_1_proc1_Pipeline_1_fu_120_pe_array_pe_b_pass_we1,
        pe_array_pe_b_pass_d1 => grp_Loop_1_proc1_Pipeline_1_fu_120_pe_array_pe_b_pass_d1,
        pe_array_pe_b_tmp_address0 => grp_Loop_1_proc1_Pipeline_1_fu_120_pe_array_pe_b_tmp_address0,
        pe_array_pe_b_tmp_ce0 => grp_Loop_1_proc1_Pipeline_1_fu_120_pe_array_pe_b_tmp_ce0,
        pe_array_pe_b_tmp_we0 => grp_Loop_1_proc1_Pipeline_1_fu_120_pe_array_pe_b_tmp_we0,
        pe_array_pe_b_tmp_d0 => grp_Loop_1_proc1_Pipeline_1_fu_120_pe_array_pe_b_tmp_d0,
        pe_array_pe_b_tmp_address1 => grp_Loop_1_proc1_Pipeline_1_fu_120_pe_array_pe_b_tmp_address1,
        pe_array_pe_b_tmp_ce1 => grp_Loop_1_proc1_Pipeline_1_fu_120_pe_array_pe_b_tmp_ce1,
        pe_array_pe_b_tmp_we1 => grp_Loop_1_proc1_Pipeline_1_fu_120_pe_array_pe_b_tmp_we1,
        pe_array_pe_b_tmp_d1 => grp_Loop_1_proc1_Pipeline_1_fu_120_pe_array_pe_b_tmp_d1);

    grp_Loop_1_proc1_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_41_2_fu_134 : component systolic_array_Loop_1_proc1_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_41_2
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_Loop_1_proc1_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_41_2_fu_134_ap_start,
        ap_done => grp_Loop_1_proc1_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_41_2_fu_134_ap_done,
        ap_idle => grp_Loop_1_proc1_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_41_2_fu_134_ap_idle,
        ap_ready => grp_Loop_1_proc1_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_41_2_fu_134_ap_ready,
        pe_array_pe_val_address0 => grp_Loop_1_proc1_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_41_2_fu_134_pe_array_pe_val_address0,
        pe_array_pe_val_ce0 => grp_Loop_1_proc1_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_41_2_fu_134_pe_array_pe_val_ce0,
        pe_array_pe_val_we0 => grp_Loop_1_proc1_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_41_2_fu_134_pe_array_pe_val_we0,
        pe_array_pe_val_d0 => grp_Loop_1_proc1_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_41_2_fu_134_pe_array_pe_val_d0,
        pe_array_pe_a_pass_address0 => grp_Loop_1_proc1_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_41_2_fu_134_pe_array_pe_a_pass_address0,
        pe_array_pe_a_pass_ce0 => grp_Loop_1_proc1_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_41_2_fu_134_pe_array_pe_a_pass_ce0,
        pe_array_pe_a_pass_we0 => grp_Loop_1_proc1_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_41_2_fu_134_pe_array_pe_a_pass_we0,
        pe_array_pe_a_pass_d0 => grp_Loop_1_proc1_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_41_2_fu_134_pe_array_pe_a_pass_d0,
        pe_array_pe_a_tmp_address0 => grp_Loop_1_proc1_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_41_2_fu_134_pe_array_pe_a_tmp_address0,
        pe_array_pe_a_tmp_ce0 => grp_Loop_1_proc1_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_41_2_fu_134_pe_array_pe_a_tmp_ce0,
        pe_array_pe_a_tmp_we0 => grp_Loop_1_proc1_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_41_2_fu_134_pe_array_pe_a_tmp_we0,
        pe_array_pe_a_tmp_d0 => grp_Loop_1_proc1_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_41_2_fu_134_pe_array_pe_a_tmp_d0,
        pe_array_pe_b_pass_address0 => grp_Loop_1_proc1_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_41_2_fu_134_pe_array_pe_b_pass_address0,
        pe_array_pe_b_pass_ce0 => grp_Loop_1_proc1_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_41_2_fu_134_pe_array_pe_b_pass_ce0,
        pe_array_pe_b_pass_we0 => grp_Loop_1_proc1_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_41_2_fu_134_pe_array_pe_b_pass_we0,
        pe_array_pe_b_pass_d0 => grp_Loop_1_proc1_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_41_2_fu_134_pe_array_pe_b_pass_d0,
        pe_array_pe_b_tmp_address0 => grp_Loop_1_proc1_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_41_2_fu_134_pe_array_pe_b_tmp_address0,
        pe_array_pe_b_tmp_ce0 => grp_Loop_1_proc1_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_41_2_fu_134_pe_array_pe_b_tmp_ce0,
        pe_array_pe_b_tmp_we0 => grp_Loop_1_proc1_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_41_2_fu_134_pe_array_pe_b_tmp_we0,
        pe_array_pe_b_tmp_d0 => grp_Loop_1_proc1_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_41_2_fu_134_pe_array_pe_b_tmp_d0);

    grp_Loop_1_proc1_Pipeline_top_inner_loop1_fu_144 : component systolic_array_Loop_1_proc1_Pipeline_top_inner_loop1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_Loop_1_proc1_Pipeline_top_inner_loop1_fu_144_ap_start,
        ap_done => grp_Loop_1_proc1_Pipeline_top_inner_loop1_fu_144_ap_done,
        ap_idle => grp_Loop_1_proc1_Pipeline_top_inner_loop1_fu_144_ap_idle,
        ap_ready => grp_Loop_1_proc1_Pipeline_top_inner_loop1_fu_144_ap_ready,
        m_axi_gmem_AWVALID => grp_Loop_1_proc1_Pipeline_top_inner_loop1_fu_144_m_axi_gmem_AWVALID,
        m_axi_gmem_AWREADY => ap_const_logic_0,
        m_axi_gmem_AWADDR => grp_Loop_1_proc1_Pipeline_top_inner_loop1_fu_144_m_axi_gmem_AWADDR,
        m_axi_gmem_AWID => grp_Loop_1_proc1_Pipeline_top_inner_loop1_fu_144_m_axi_gmem_AWID,
        m_axi_gmem_AWLEN => grp_Loop_1_proc1_Pipeline_top_inner_loop1_fu_144_m_axi_gmem_AWLEN,
        m_axi_gmem_AWSIZE => grp_Loop_1_proc1_Pipeline_top_inner_loop1_fu_144_m_axi_gmem_AWSIZE,
        m_axi_gmem_AWBURST => grp_Loop_1_proc1_Pipeline_top_inner_loop1_fu_144_m_axi_gmem_AWBURST,
        m_axi_gmem_AWLOCK => grp_Loop_1_proc1_Pipeline_top_inner_loop1_fu_144_m_axi_gmem_AWLOCK,
        m_axi_gmem_AWCACHE => grp_Loop_1_proc1_Pipeline_top_inner_loop1_fu_144_m_axi_gmem_AWCACHE,
        m_axi_gmem_AWPROT => grp_Loop_1_proc1_Pipeline_top_inner_loop1_fu_144_m_axi_gmem_AWPROT,
        m_axi_gmem_AWQOS => grp_Loop_1_proc1_Pipeline_top_inner_loop1_fu_144_m_axi_gmem_AWQOS,
        m_axi_gmem_AWREGION => grp_Loop_1_proc1_Pipeline_top_inner_loop1_fu_144_m_axi_gmem_AWREGION,
        m_axi_gmem_AWUSER => grp_Loop_1_proc1_Pipeline_top_inner_loop1_fu_144_m_axi_gmem_AWUSER,
        m_axi_gmem_WVALID => grp_Loop_1_proc1_Pipeline_top_inner_loop1_fu_144_m_axi_gmem_WVALID,
        m_axi_gmem_WREADY => ap_const_logic_0,
        m_axi_gmem_WDATA => grp_Loop_1_proc1_Pipeline_top_inner_loop1_fu_144_m_axi_gmem_WDATA,
        m_axi_gmem_WSTRB => grp_Loop_1_proc1_Pipeline_top_inner_loop1_fu_144_m_axi_gmem_WSTRB,
        m_axi_gmem_WLAST => grp_Loop_1_proc1_Pipeline_top_inner_loop1_fu_144_m_axi_gmem_WLAST,
        m_axi_gmem_WID => grp_Loop_1_proc1_Pipeline_top_inner_loop1_fu_144_m_axi_gmem_WID,
        m_axi_gmem_WUSER => grp_Loop_1_proc1_Pipeline_top_inner_loop1_fu_144_m_axi_gmem_WUSER,
        m_axi_gmem_ARVALID => grp_Loop_1_proc1_Pipeline_top_inner_loop1_fu_144_m_axi_gmem_ARVALID,
        m_axi_gmem_ARREADY => m_axi_gmem_ARREADY,
        m_axi_gmem_ARADDR => grp_Loop_1_proc1_Pipeline_top_inner_loop1_fu_144_m_axi_gmem_ARADDR,
        m_axi_gmem_ARID => grp_Loop_1_proc1_Pipeline_top_inner_loop1_fu_144_m_axi_gmem_ARID,
        m_axi_gmem_ARLEN => grp_Loop_1_proc1_Pipeline_top_inner_loop1_fu_144_m_axi_gmem_ARLEN,
        m_axi_gmem_ARSIZE => grp_Loop_1_proc1_Pipeline_top_inner_loop1_fu_144_m_axi_gmem_ARSIZE,
        m_axi_gmem_ARBURST => grp_Loop_1_proc1_Pipeline_top_inner_loop1_fu_144_m_axi_gmem_ARBURST,
        m_axi_gmem_ARLOCK => grp_Loop_1_proc1_Pipeline_top_inner_loop1_fu_144_m_axi_gmem_ARLOCK,
        m_axi_gmem_ARCACHE => grp_Loop_1_proc1_Pipeline_top_inner_loop1_fu_144_m_axi_gmem_ARCACHE,
        m_axi_gmem_ARPROT => grp_Loop_1_proc1_Pipeline_top_inner_loop1_fu_144_m_axi_gmem_ARPROT,
        m_axi_gmem_ARQOS => grp_Loop_1_proc1_Pipeline_top_inner_loop1_fu_144_m_axi_gmem_ARQOS,
        m_axi_gmem_ARREGION => grp_Loop_1_proc1_Pipeline_top_inner_loop1_fu_144_m_axi_gmem_ARREGION,
        m_axi_gmem_ARUSER => grp_Loop_1_proc1_Pipeline_top_inner_loop1_fu_144_m_axi_gmem_ARUSER,
        m_axi_gmem_RVALID => m_axi_gmem_RVALID,
        m_axi_gmem_RREADY => grp_Loop_1_proc1_Pipeline_top_inner_loop1_fu_144_m_axi_gmem_RREADY,
        m_axi_gmem_RDATA => m_axi_gmem_RDATA,
        m_axi_gmem_RLAST => m_axi_gmem_RLAST,
        m_axi_gmem_RID => m_axi_gmem_RID,
        m_axi_gmem_RUSER => m_axi_gmem_RUSER,
        m_axi_gmem_RRESP => m_axi_gmem_RRESP,
        m_axi_gmem_BVALID => ap_const_logic_0,
        m_axi_gmem_BREADY => grp_Loop_1_proc1_Pipeline_top_inner_loop1_fu_144_m_axi_gmem_BREADY,
        m_axi_gmem_BRESP => ap_const_lv2_0,
        m_axi_gmem_BID => ap_const_lv1_0,
        m_axi_gmem_BUSER => ap_const_lv1_0,
        b_vec_address0 => grp_Loop_1_proc1_Pipeline_top_inner_loop1_fu_144_b_vec_address0,
        b_vec_ce0 => grp_Loop_1_proc1_Pipeline_top_inner_loop1_fu_144_b_vec_ce0,
        b_vec_we0 => grp_Loop_1_proc1_Pipeline_top_inner_loop1_fu_144_b_vec_we0,
        b_vec_d0 => grp_Loop_1_proc1_Pipeline_top_inner_loop1_fu_144_b_vec_d0,
        b_vec_address1 => grp_Loop_1_proc1_Pipeline_top_inner_loop1_fu_144_b_vec_address1,
        b_vec_ce1 => grp_Loop_1_proc1_Pipeline_top_inner_loop1_fu_144_b_vec_ce1,
        b_vec_we1 => grp_Loop_1_proc1_Pipeline_top_inner_loop1_fu_144_b_vec_we1,
        b_vec_d1 => grp_Loop_1_proc1_Pipeline_top_inner_loop1_fu_144_b_vec_d1,
        din_a => din_a,
        din_b => din_b,
        zext_ln106 => i_2_reg_230,
        a_vec_address0 => grp_Loop_1_proc1_Pipeline_top_inner_loop1_fu_144_a_vec_address0,
        a_vec_ce0 => grp_Loop_1_proc1_Pipeline_top_inner_loop1_fu_144_a_vec_ce0,
        a_vec_we0 => grp_Loop_1_proc1_Pipeline_top_inner_loop1_fu_144_a_vec_we0,
        a_vec_d0 => grp_Loop_1_proc1_Pipeline_top_inner_loop1_fu_144_a_vec_d0);

    grp_Loop_1_proc1_Pipeline_pe_array_outer_loop_pe_array_inner_loop_fu_155 : component systolic_array_Loop_1_proc1_Pipeline_pe_array_outer_loop_pe_array_inner_loop
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_Loop_1_proc1_Pipeline_pe_array_outer_loop_pe_array_inner_loop_fu_155_ap_start,
        ap_done => grp_Loop_1_proc1_Pipeline_pe_array_outer_loop_pe_array_inner_loop_fu_155_ap_done,
        ap_idle => grp_Loop_1_proc1_Pipeline_pe_array_outer_loop_pe_array_inner_loop_fu_155_ap_idle,
        ap_ready => grp_Loop_1_proc1_Pipeline_pe_array_outer_loop_pe_array_inner_loop_fu_155_ap_ready,
        a_vec_address0 => grp_Loop_1_proc1_Pipeline_pe_array_outer_loop_pe_array_inner_loop_fu_155_a_vec_address0,
        a_vec_ce0 => grp_Loop_1_proc1_Pipeline_pe_array_outer_loop_pe_array_inner_loop_fu_155_a_vec_ce0,
        a_vec_q0 => a_vec_q0,
        pe_array_pe_b_pass_address0 => grp_Loop_1_proc1_Pipeline_pe_array_outer_loop_pe_array_inner_loop_fu_155_pe_array_pe_b_pass_address0,
        pe_array_pe_b_pass_ce0 => grp_Loop_1_proc1_Pipeline_pe_array_outer_loop_pe_array_inner_loop_fu_155_pe_array_pe_b_pass_ce0,
        pe_array_pe_b_pass_q0 => pe_array_pe_b_pass_q0,
        pe_array_pe_b_pass_address1 => grp_Loop_1_proc1_Pipeline_pe_array_outer_loop_pe_array_inner_loop_fu_155_pe_array_pe_b_pass_address1,
        pe_array_pe_b_pass_ce1 => grp_Loop_1_proc1_Pipeline_pe_array_outer_loop_pe_array_inner_loop_fu_155_pe_array_pe_b_pass_ce1,
        pe_array_pe_b_pass_q1 => pe_array_pe_b_pass_q1,
        pe_array_pe_val_address0 => grp_Loop_1_proc1_Pipeline_pe_array_outer_loop_pe_array_inner_loop_fu_155_pe_array_pe_val_address0,
        pe_array_pe_val_ce0 => grp_Loop_1_proc1_Pipeline_pe_array_outer_loop_pe_array_inner_loop_fu_155_pe_array_pe_val_ce0,
        pe_array_pe_val_we0 => grp_Loop_1_proc1_Pipeline_pe_array_outer_loop_pe_array_inner_loop_fu_155_pe_array_pe_val_we0,
        pe_array_pe_val_d0 => grp_Loop_1_proc1_Pipeline_pe_array_outer_loop_pe_array_inner_loop_fu_155_pe_array_pe_val_d0,
        pe_array_pe_val_address1 => grp_Loop_1_proc1_Pipeline_pe_array_outer_loop_pe_array_inner_loop_fu_155_pe_array_pe_val_address1,
        pe_array_pe_val_ce1 => grp_Loop_1_proc1_Pipeline_pe_array_outer_loop_pe_array_inner_loop_fu_155_pe_array_pe_val_ce1,
        pe_array_pe_val_q1 => pe_array_pe_val_q1,
        pe_array_pe_a_tmp_address0 => grp_Loop_1_proc1_Pipeline_pe_array_outer_loop_pe_array_inner_loop_fu_155_pe_array_pe_a_tmp_address0,
        pe_array_pe_a_tmp_ce0 => grp_Loop_1_proc1_Pipeline_pe_array_outer_loop_pe_array_inner_loop_fu_155_pe_array_pe_a_tmp_ce0,
        pe_array_pe_a_tmp_we0 => grp_Loop_1_proc1_Pipeline_pe_array_outer_loop_pe_array_inner_loop_fu_155_pe_array_pe_a_tmp_we0,
        pe_array_pe_a_tmp_d0 => grp_Loop_1_proc1_Pipeline_pe_array_outer_loop_pe_array_inner_loop_fu_155_pe_array_pe_a_tmp_d0,
        pe_array_pe_b_tmp_address0 => grp_Loop_1_proc1_Pipeline_pe_array_outer_loop_pe_array_inner_loop_fu_155_pe_array_pe_b_tmp_address0,
        pe_array_pe_b_tmp_ce0 => grp_Loop_1_proc1_Pipeline_pe_array_outer_loop_pe_array_inner_loop_fu_155_pe_array_pe_b_tmp_ce0,
        pe_array_pe_b_tmp_we0 => grp_Loop_1_proc1_Pipeline_pe_array_outer_loop_pe_array_inner_loop_fu_155_pe_array_pe_b_tmp_we0,
        pe_array_pe_b_tmp_d0 => grp_Loop_1_proc1_Pipeline_pe_array_outer_loop_pe_array_inner_loop_fu_155_pe_array_pe_b_tmp_d0,
        b_vec_address0 => grp_Loop_1_proc1_Pipeline_pe_array_outer_loop_pe_array_inner_loop_fu_155_b_vec_address0,
        b_vec_ce0 => grp_Loop_1_proc1_Pipeline_pe_array_outer_loop_pe_array_inner_loop_fu_155_b_vec_ce0,
        b_vec_q0 => b_vec_q0,
        pe_array_pe_a_pass_address0 => grp_Loop_1_proc1_Pipeline_pe_array_outer_loop_pe_array_inner_loop_fu_155_pe_array_pe_a_pass_address0,
        pe_array_pe_a_pass_ce0 => grp_Loop_1_proc1_Pipeline_pe_array_outer_loop_pe_array_inner_loop_fu_155_pe_array_pe_a_pass_ce0,
        pe_array_pe_a_pass_q0 => pe_array_pe_a_pass_q0,
        a_vec_load => a_vec_load_reg_238,
        b_vec_load => b_vec_load_reg_243);

    grp_Loop_1_proc1_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_169 : component systolic_array_Loop_1_proc1_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_Loop_1_proc1_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_169_ap_start,
        ap_done => grp_Loop_1_proc1_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_169_ap_done,
        ap_idle => grp_Loop_1_proc1_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_169_ap_idle,
        ap_ready => grp_Loop_1_proc1_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_169_ap_ready,
        pe_array_pe_a_pass_address0 => grp_Loop_1_proc1_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_169_pe_array_pe_a_pass_address0,
        pe_array_pe_a_pass_ce0 => grp_Loop_1_proc1_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_169_pe_array_pe_a_pass_ce0,
        pe_array_pe_a_pass_we0 => grp_Loop_1_proc1_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_169_pe_array_pe_a_pass_we0,
        pe_array_pe_a_pass_d0 => grp_Loop_1_proc1_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_169_pe_array_pe_a_pass_d0,
        pe_array_pe_a_tmp_address0 => grp_Loop_1_proc1_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_169_pe_array_pe_a_tmp_address0,
        pe_array_pe_a_tmp_ce0 => grp_Loop_1_proc1_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_169_pe_array_pe_a_tmp_ce0,
        pe_array_pe_a_tmp_q0 => pe_array_pe_a_tmp_q0,
        pe_array_pe_b_pass_address0 => grp_Loop_1_proc1_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_169_pe_array_pe_b_pass_address0,
        pe_array_pe_b_pass_ce0 => grp_Loop_1_proc1_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_169_pe_array_pe_b_pass_ce0,
        pe_array_pe_b_pass_we0 => grp_Loop_1_proc1_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_169_pe_array_pe_b_pass_we0,
        pe_array_pe_b_pass_d0 => grp_Loop_1_proc1_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_169_pe_array_pe_b_pass_d0,
        pe_array_pe_b_tmp_address0 => grp_Loop_1_proc1_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_169_pe_array_pe_b_tmp_address0,
        pe_array_pe_b_tmp_ce0 => grp_Loop_1_proc1_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_169_pe_array_pe_b_tmp_ce0,
        pe_array_pe_b_tmp_q0 => pe_array_pe_b_tmp_q0);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((icmp_ln106_fu_186_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    grp_Loop_1_proc1_Pipeline_1_fu_120_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_Loop_1_proc1_Pipeline_1_fu_120_ap_start_reg <= ap_const_logic_0;
            else
                if ((not(((ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    grp_Loop_1_proc1_Pipeline_1_fu_120_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_Loop_1_proc1_Pipeline_1_fu_120_ap_ready = ap_const_logic_1)) then 
                    grp_Loop_1_proc1_Pipeline_1_fu_120_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_Loop_1_proc1_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_41_2_fu_134_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_Loop_1_proc1_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_41_2_fu_134_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
                    grp_Loop_1_proc1_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_41_2_fu_134_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_Loop_1_proc1_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_41_2_fu_134_ap_ready = ap_const_logic_1)) then 
                    grp_Loop_1_proc1_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_41_2_fu_134_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_Loop_1_proc1_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_169_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_Loop_1_proc1_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_169_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
                    grp_Loop_1_proc1_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_169_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_Loop_1_proc1_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_169_ap_ready = ap_const_logic_1)) then 
                    grp_Loop_1_proc1_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_169_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_Loop_1_proc1_Pipeline_pe_array_outer_loop_pe_array_inner_loop_fu_155_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_Loop_1_proc1_Pipeline_pe_array_outer_loop_pe_array_inner_loop_fu_155_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
                    grp_Loop_1_proc1_Pipeline_pe_array_outer_loop_pe_array_inner_loop_fu_155_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_Loop_1_proc1_Pipeline_pe_array_outer_loop_pe_array_inner_loop_fu_155_ap_ready = ap_const_logic_1)) then 
                    grp_Loop_1_proc1_Pipeline_pe_array_outer_loop_pe_array_inner_loop_fu_155_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_Loop_1_proc1_Pipeline_top_inner_loop1_fu_144_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_Loop_1_proc1_Pipeline_top_inner_loop1_fu_144_ap_start_reg <= ap_const_logic_0;
            else
                if (((icmp_ln106_fu_186_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                    grp_Loop_1_proc1_Pipeline_top_inner_loop1_fu_144_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_Loop_1_proc1_Pipeline_top_inner_loop1_fu_144_ap_ready = ap_const_logic_1)) then 
                    grp_Loop_1_proc1_Pipeline_top_inner_loop1_fu_144_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    i_fu_56_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                i_fu_56 <= ap_const_lv4_0;
            elsif (((icmp_ln106_fu_186_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                i_fu_56 <= add_ln106_fu_192_p2;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state8)) then
                a_vec_load_reg_238 <= a_vec_q0;
                b_vec_load_reg_243 <= b_vec_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state5)) then
                i_2_reg_230 <= i_fu_56;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_done_reg, ap_CS_fsm, ap_CS_fsm_state1, ap_CS_fsm_state4, ap_CS_fsm_state5, grp_Loop_1_proc1_Pipeline_1_fu_120_ap_done, grp_Loop_1_proc1_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_41_2_fu_134_ap_done, grp_Loop_1_proc1_Pipeline_top_inner_loop1_fu_144_ap_done, grp_Loop_1_proc1_Pipeline_pe_array_outer_loop_pe_array_inner_loop_fu_155_ap_done, grp_Loop_1_proc1_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_169_ap_done, ap_CS_fsm_state2, icmp_ln106_fu_186_p2, ap_CS_fsm_state6, ap_CS_fsm_state10, ap_CS_fsm_state12)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if ((not(((ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((grp_Loop_1_proc1_Pipeline_1_fu_120_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                else
                    ap_NS_fsm <= ap_ST_fsm_state2;
                end if;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when ap_ST_fsm_state4 => 
                if (((grp_Loop_1_proc1_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_41_2_fu_134_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                    ap_NS_fsm <= ap_ST_fsm_state5;
                else
                    ap_NS_fsm <= ap_ST_fsm_state4;
                end if;
            when ap_ST_fsm_state5 => 
                if (((icmp_ln106_fu_186_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state6;
                end if;
            when ap_ST_fsm_state6 => 
                if (((grp_Loop_1_proc1_Pipeline_top_inner_loop1_fu_144_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state6))) then
                    ap_NS_fsm <= ap_ST_fsm_state7;
                else
                    ap_NS_fsm <= ap_ST_fsm_state6;
                end if;
            when ap_ST_fsm_state7 => 
                ap_NS_fsm <= ap_ST_fsm_state8;
            when ap_ST_fsm_state8 => 
                ap_NS_fsm <= ap_ST_fsm_state9;
            when ap_ST_fsm_state9 => 
                ap_NS_fsm <= ap_ST_fsm_state10;
            when ap_ST_fsm_state10 => 
                if (((grp_Loop_1_proc1_Pipeline_pe_array_outer_loop_pe_array_inner_loop_fu_155_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state10))) then
                    ap_NS_fsm <= ap_ST_fsm_state11;
                else
                    ap_NS_fsm <= ap_ST_fsm_state10;
                end if;
            when ap_ST_fsm_state11 => 
                ap_NS_fsm <= ap_ST_fsm_state12;
            when ap_ST_fsm_state12 => 
                if (((grp_Loop_1_proc1_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_169_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then
                    ap_NS_fsm <= ap_ST_fsm_state5;
                else
                    ap_NS_fsm <= ap_ST_fsm_state12;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXX";
        end case;
    end process;

    a_vec_address0_assign_proc : process(grp_Loop_1_proc1_Pipeline_top_inner_loop1_fu_144_a_vec_address0, grp_Loop_1_proc1_Pipeline_pe_array_outer_loop_pe_array_inner_loop_fu_155_a_vec_address0, ap_CS_fsm_state6, ap_CS_fsm_state10, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            a_vec_address0 <= ap_const_lv64_0(2 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            a_vec_address0 <= grp_Loop_1_proc1_Pipeline_pe_array_outer_loop_pe_array_inner_loop_fu_155_a_vec_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            a_vec_address0 <= grp_Loop_1_proc1_Pipeline_top_inner_loop1_fu_144_a_vec_address0;
        else 
            a_vec_address0 <= "XX";
        end if; 
    end process;


    a_vec_ce0_assign_proc : process(grp_Loop_1_proc1_Pipeline_top_inner_loop1_fu_144_a_vec_ce0, grp_Loop_1_proc1_Pipeline_pe_array_outer_loop_pe_array_inner_loop_fu_155_a_vec_ce0, ap_CS_fsm_state6, ap_CS_fsm_state10, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            a_vec_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            a_vec_ce0 <= grp_Loop_1_proc1_Pipeline_pe_array_outer_loop_pe_array_inner_loop_fu_155_a_vec_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            a_vec_ce0 <= grp_Loop_1_proc1_Pipeline_top_inner_loop1_fu_144_a_vec_ce0;
        else 
            a_vec_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    a_vec_we0_assign_proc : process(grp_Loop_1_proc1_Pipeline_top_inner_loop1_fu_144_a_vec_we0, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            a_vec_we0 <= grp_Loop_1_proc1_Pipeline_top_inner_loop1_fu_144_a_vec_we0;
        else 
            a_vec_we0 <= ap_const_logic_0;
        end if; 
    end process;

    add_ln106_fu_192_p2 <= std_logic_vector(unsigned(i_fu_56) + unsigned(ap_const_lv4_1));
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state10 <= ap_CS_fsm(9);
    ap_CS_fsm_state11 <= ap_CS_fsm(10);
    ap_CS_fsm_state12 <= ap_CS_fsm(11);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_CS_fsm_state7 <= ap_CS_fsm(6);
    ap_CS_fsm_state8 <= ap_CS_fsm(7);
    ap_CS_fsm_state9 <= ap_CS_fsm(8);

    ap_ST_fsm_state10_blk_assign_proc : process(grp_Loop_1_proc1_Pipeline_pe_array_outer_loop_pe_array_inner_loop_fu_155_ap_done)
    begin
        if ((grp_Loop_1_proc1_Pipeline_pe_array_outer_loop_pe_array_inner_loop_fu_155_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state10_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state10_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state11_blk <= ap_const_logic_0;

    ap_ST_fsm_state12_blk_assign_proc : process(grp_Loop_1_proc1_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_169_ap_done)
    begin
        if ((grp_Loop_1_proc1_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_169_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state12_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state12_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state1_blk_assign_proc : process(ap_start, ap_done_reg)
    begin
        if (((ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0))) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state2_blk_assign_proc : process(grp_Loop_1_proc1_Pipeline_1_fu_120_ap_done)
    begin
        if ((grp_Loop_1_proc1_Pipeline_1_fu_120_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state2_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state2_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state3_blk <= ap_const_logic_0;

    ap_ST_fsm_state4_blk_assign_proc : process(grp_Loop_1_proc1_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_41_2_fu_134_ap_done)
    begin
        if ((grp_Loop_1_proc1_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_41_2_fu_134_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state4_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state4_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state5_blk <= ap_const_logic_0;

    ap_ST_fsm_state6_blk_assign_proc : process(grp_Loop_1_proc1_Pipeline_top_inner_loop1_fu_144_ap_done)
    begin
        if ((grp_Loop_1_proc1_Pipeline_top_inner_loop1_fu_144_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state6_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state6_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state7_blk <= ap_const_logic_0;
    ap_ST_fsm_state8_blk <= ap_const_logic_0;
    ap_ST_fsm_state9_blk <= ap_const_logic_0;

    ap_block_state1_assign_proc : process(ap_start, ap_done_reg)
    begin
                ap_block_state1 <= ((ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0));
    end process;


    ap_block_state1_ignore_call10_assign_proc : process(ap_start, ap_done_reg)
    begin
                ap_block_state1_ignore_call10 <= ((ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0));
    end process;


    ap_done_assign_proc : process(ap_done_reg, ap_CS_fsm_state5, icmp_ln106_fu_186_p2)
    begin
        if (((icmp_ln106_fu_186_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_done_reg;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state5, icmp_ln106_fu_186_p2)
    begin
        if (((icmp_ln106_fu_186_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    b_vec_address0_assign_proc : process(grp_Loop_1_proc1_Pipeline_top_inner_loop1_fu_144_b_vec_address0, grp_Loop_1_proc1_Pipeline_pe_array_outer_loop_pe_array_inner_loop_fu_155_b_vec_address0, ap_CS_fsm_state6, ap_CS_fsm_state10, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            b_vec_address0 <= ap_const_lv64_0(2 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            b_vec_address0 <= grp_Loop_1_proc1_Pipeline_pe_array_outer_loop_pe_array_inner_loop_fu_155_b_vec_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            b_vec_address0 <= grp_Loop_1_proc1_Pipeline_top_inner_loop1_fu_144_b_vec_address0;
        else 
            b_vec_address0 <= "XX";
        end if; 
    end process;


    b_vec_ce0_assign_proc : process(grp_Loop_1_proc1_Pipeline_top_inner_loop1_fu_144_b_vec_ce0, grp_Loop_1_proc1_Pipeline_pe_array_outer_loop_pe_array_inner_loop_fu_155_b_vec_ce0, ap_CS_fsm_state6, ap_CS_fsm_state10, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            b_vec_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            b_vec_ce0 <= grp_Loop_1_proc1_Pipeline_pe_array_outer_loop_pe_array_inner_loop_fu_155_b_vec_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            b_vec_ce0 <= grp_Loop_1_proc1_Pipeline_top_inner_loop1_fu_144_b_vec_ce0;
        else 
            b_vec_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    b_vec_ce1_assign_proc : process(grp_Loop_1_proc1_Pipeline_top_inner_loop1_fu_144_b_vec_ce1, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            b_vec_ce1 <= grp_Loop_1_proc1_Pipeline_top_inner_loop1_fu_144_b_vec_ce1;
        else 
            b_vec_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    b_vec_we0_assign_proc : process(grp_Loop_1_proc1_Pipeline_top_inner_loop1_fu_144_b_vec_we0, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            b_vec_we0 <= grp_Loop_1_proc1_Pipeline_top_inner_loop1_fu_144_b_vec_we0;
        else 
            b_vec_we0 <= ap_const_logic_0;
        end if; 
    end process;


    b_vec_we1_assign_proc : process(grp_Loop_1_proc1_Pipeline_top_inner_loop1_fu_144_b_vec_we1, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            b_vec_we1 <= grp_Loop_1_proc1_Pipeline_top_inner_loop1_fu_144_b_vec_we1;
        else 
            b_vec_we1 <= ap_const_logic_0;
        end if; 
    end process;

    grp_Loop_1_proc1_Pipeline_1_fu_120_ap_start <= grp_Loop_1_proc1_Pipeline_1_fu_120_ap_start_reg;
    grp_Loop_1_proc1_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_41_2_fu_134_ap_start <= grp_Loop_1_proc1_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_41_2_fu_134_ap_start_reg;
    grp_Loop_1_proc1_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_169_ap_start <= grp_Loop_1_proc1_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_169_ap_start_reg;
    grp_Loop_1_proc1_Pipeline_pe_array_outer_loop_pe_array_inner_loop_fu_155_ap_start <= grp_Loop_1_proc1_Pipeline_pe_array_outer_loop_pe_array_inner_loop_fu_155_ap_start_reg;
    grp_Loop_1_proc1_Pipeline_top_inner_loop1_fu_144_ap_start <= grp_Loop_1_proc1_Pipeline_top_inner_loop1_fu_144_ap_start_reg;
    icmp_ln106_fu_186_p2 <= "1" when (i_fu_56 = ap_const_lv4_B) else "0";
    m_axi_gmem_ARADDR <= grp_Loop_1_proc1_Pipeline_top_inner_loop1_fu_144_m_axi_gmem_ARADDR;
    m_axi_gmem_ARBURST <= grp_Loop_1_proc1_Pipeline_top_inner_loop1_fu_144_m_axi_gmem_ARBURST;
    m_axi_gmem_ARCACHE <= grp_Loop_1_proc1_Pipeline_top_inner_loop1_fu_144_m_axi_gmem_ARCACHE;
    m_axi_gmem_ARID <= grp_Loop_1_proc1_Pipeline_top_inner_loop1_fu_144_m_axi_gmem_ARID;
    m_axi_gmem_ARLEN <= grp_Loop_1_proc1_Pipeline_top_inner_loop1_fu_144_m_axi_gmem_ARLEN;
    m_axi_gmem_ARLOCK <= grp_Loop_1_proc1_Pipeline_top_inner_loop1_fu_144_m_axi_gmem_ARLOCK;
    m_axi_gmem_ARPROT <= grp_Loop_1_proc1_Pipeline_top_inner_loop1_fu_144_m_axi_gmem_ARPROT;
    m_axi_gmem_ARQOS <= grp_Loop_1_proc1_Pipeline_top_inner_loop1_fu_144_m_axi_gmem_ARQOS;
    m_axi_gmem_ARREGION <= grp_Loop_1_proc1_Pipeline_top_inner_loop1_fu_144_m_axi_gmem_ARREGION;
    m_axi_gmem_ARSIZE <= grp_Loop_1_proc1_Pipeline_top_inner_loop1_fu_144_m_axi_gmem_ARSIZE;
    m_axi_gmem_ARUSER <= grp_Loop_1_proc1_Pipeline_top_inner_loop1_fu_144_m_axi_gmem_ARUSER;

    m_axi_gmem_ARVALID_assign_proc : process(ap_CS_fsm_state5, grp_Loop_1_proc1_Pipeline_top_inner_loop1_fu_144_m_axi_gmem_ARVALID, icmp_ln106_fu_186_p2, ap_CS_fsm_state6)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state6) or ((icmp_ln106_fu_186_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state5)))) then 
            m_axi_gmem_ARVALID <= grp_Loop_1_proc1_Pipeline_top_inner_loop1_fu_144_m_axi_gmem_ARVALID;
        else 
            m_axi_gmem_ARVALID <= ap_const_logic_0;
        end if; 
    end process;

    m_axi_gmem_AWADDR <= ap_const_lv64_0;
    m_axi_gmem_AWBURST <= ap_const_lv2_0;
    m_axi_gmem_AWCACHE <= ap_const_lv4_0;
    m_axi_gmem_AWID <= ap_const_lv1_0;
    m_axi_gmem_AWLEN <= ap_const_lv32_0;
    m_axi_gmem_AWLOCK <= ap_const_lv2_0;
    m_axi_gmem_AWPROT <= ap_const_lv3_0;
    m_axi_gmem_AWQOS <= ap_const_lv4_0;
    m_axi_gmem_AWREGION <= ap_const_lv4_0;
    m_axi_gmem_AWSIZE <= ap_const_lv3_0;
    m_axi_gmem_AWUSER <= ap_const_lv1_0;
    m_axi_gmem_AWVALID <= ap_const_logic_0;
    m_axi_gmem_BREADY <= ap_const_logic_0;

    m_axi_gmem_RREADY_assign_proc : process(ap_CS_fsm_state5, grp_Loop_1_proc1_Pipeline_top_inner_loop1_fu_144_m_axi_gmem_RREADY, icmp_ln106_fu_186_p2, ap_CS_fsm_state6)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state6) or ((icmp_ln106_fu_186_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state5)))) then 
            m_axi_gmem_RREADY <= grp_Loop_1_proc1_Pipeline_top_inner_loop1_fu_144_m_axi_gmem_RREADY;
        else 
            m_axi_gmem_RREADY <= ap_const_logic_0;
        end if; 
    end process;

    m_axi_gmem_WDATA <= ap_const_lv32_0;
    m_axi_gmem_WID <= ap_const_lv1_0;
    m_axi_gmem_WLAST <= ap_const_logic_0;
    m_axi_gmem_WSTRB <= ap_const_lv4_0;
    m_axi_gmem_WUSER <= ap_const_lv1_0;
    m_axi_gmem_WVALID <= ap_const_logic_0;

    pe_array_pe_a_pass_address0_assign_proc : process(ap_CS_fsm_state4, grp_Loop_1_proc1_Pipeline_1_fu_120_pe_array_pe_a_pass_address0, grp_Loop_1_proc1_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_41_2_fu_134_pe_array_pe_a_pass_address0, grp_Loop_1_proc1_Pipeline_pe_array_outer_loop_pe_array_inner_loop_fu_155_pe_array_pe_a_pass_address0, grp_Loop_1_proc1_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_169_pe_array_pe_a_pass_address0, ap_CS_fsm_state2, ap_CS_fsm_state10, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            pe_array_pe_a_pass_address0 <= grp_Loop_1_proc1_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_169_pe_array_pe_a_pass_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            pe_array_pe_a_pass_address0 <= grp_Loop_1_proc1_Pipeline_pe_array_outer_loop_pe_array_inner_loop_fu_155_pe_array_pe_a_pass_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            pe_array_pe_a_pass_address0 <= grp_Loop_1_proc1_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_41_2_fu_134_pe_array_pe_a_pass_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            pe_array_pe_a_pass_address0 <= grp_Loop_1_proc1_Pipeline_1_fu_120_pe_array_pe_a_pass_address0;
        else 
            pe_array_pe_a_pass_address0 <= "XXXX";
        end if; 
    end process;


    pe_array_pe_a_pass_ce0_assign_proc : process(ap_CS_fsm_state4, grp_Loop_1_proc1_Pipeline_1_fu_120_pe_array_pe_a_pass_ce0, grp_Loop_1_proc1_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_41_2_fu_134_pe_array_pe_a_pass_ce0, grp_Loop_1_proc1_Pipeline_pe_array_outer_loop_pe_array_inner_loop_fu_155_pe_array_pe_a_pass_ce0, grp_Loop_1_proc1_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_169_pe_array_pe_a_pass_ce0, ap_CS_fsm_state2, ap_CS_fsm_state10, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            pe_array_pe_a_pass_ce0 <= grp_Loop_1_proc1_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_169_pe_array_pe_a_pass_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            pe_array_pe_a_pass_ce0 <= grp_Loop_1_proc1_Pipeline_pe_array_outer_loop_pe_array_inner_loop_fu_155_pe_array_pe_a_pass_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            pe_array_pe_a_pass_ce0 <= grp_Loop_1_proc1_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_41_2_fu_134_pe_array_pe_a_pass_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            pe_array_pe_a_pass_ce0 <= grp_Loop_1_proc1_Pipeline_1_fu_120_pe_array_pe_a_pass_ce0;
        else 
            pe_array_pe_a_pass_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    pe_array_pe_a_pass_ce1_assign_proc : process(grp_Loop_1_proc1_Pipeline_1_fu_120_pe_array_pe_a_pass_ce1, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            pe_array_pe_a_pass_ce1 <= grp_Loop_1_proc1_Pipeline_1_fu_120_pe_array_pe_a_pass_ce1;
        else 
            pe_array_pe_a_pass_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    pe_array_pe_a_pass_d0_assign_proc : process(ap_CS_fsm_state4, grp_Loop_1_proc1_Pipeline_1_fu_120_pe_array_pe_a_pass_d0, grp_Loop_1_proc1_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_41_2_fu_134_pe_array_pe_a_pass_d0, grp_Loop_1_proc1_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_169_pe_array_pe_a_pass_d0, ap_CS_fsm_state2, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            pe_array_pe_a_pass_d0 <= grp_Loop_1_proc1_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_169_pe_array_pe_a_pass_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            pe_array_pe_a_pass_d0 <= grp_Loop_1_proc1_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_41_2_fu_134_pe_array_pe_a_pass_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            pe_array_pe_a_pass_d0 <= grp_Loop_1_proc1_Pipeline_1_fu_120_pe_array_pe_a_pass_d0;
        else 
            pe_array_pe_a_pass_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    pe_array_pe_a_pass_we0_assign_proc : process(ap_CS_fsm_state4, grp_Loop_1_proc1_Pipeline_1_fu_120_pe_array_pe_a_pass_we0, grp_Loop_1_proc1_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_41_2_fu_134_pe_array_pe_a_pass_we0, grp_Loop_1_proc1_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_169_pe_array_pe_a_pass_we0, ap_CS_fsm_state2, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            pe_array_pe_a_pass_we0 <= grp_Loop_1_proc1_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_169_pe_array_pe_a_pass_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            pe_array_pe_a_pass_we0 <= grp_Loop_1_proc1_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_41_2_fu_134_pe_array_pe_a_pass_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            pe_array_pe_a_pass_we0 <= grp_Loop_1_proc1_Pipeline_1_fu_120_pe_array_pe_a_pass_we0;
        else 
            pe_array_pe_a_pass_we0 <= ap_const_logic_0;
        end if; 
    end process;


    pe_array_pe_a_pass_we1_assign_proc : process(grp_Loop_1_proc1_Pipeline_1_fu_120_pe_array_pe_a_pass_we1, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            pe_array_pe_a_pass_we1 <= grp_Loop_1_proc1_Pipeline_1_fu_120_pe_array_pe_a_pass_we1;
        else 
            pe_array_pe_a_pass_we1 <= ap_const_logic_0;
        end if; 
    end process;


    pe_array_pe_a_tmp_address0_assign_proc : process(ap_CS_fsm_state4, grp_Loop_1_proc1_Pipeline_1_fu_120_pe_array_pe_a_tmp_address0, grp_Loop_1_proc1_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_41_2_fu_134_pe_array_pe_a_tmp_address0, grp_Loop_1_proc1_Pipeline_pe_array_outer_loop_pe_array_inner_loop_fu_155_pe_array_pe_a_tmp_address0, grp_Loop_1_proc1_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_169_pe_array_pe_a_tmp_address0, ap_CS_fsm_state2, ap_CS_fsm_state10, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            pe_array_pe_a_tmp_address0 <= grp_Loop_1_proc1_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_169_pe_array_pe_a_tmp_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            pe_array_pe_a_tmp_address0 <= grp_Loop_1_proc1_Pipeline_pe_array_outer_loop_pe_array_inner_loop_fu_155_pe_array_pe_a_tmp_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            pe_array_pe_a_tmp_address0 <= grp_Loop_1_proc1_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_41_2_fu_134_pe_array_pe_a_tmp_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            pe_array_pe_a_tmp_address0 <= grp_Loop_1_proc1_Pipeline_1_fu_120_pe_array_pe_a_tmp_address0;
        else 
            pe_array_pe_a_tmp_address0 <= "XXXX";
        end if; 
    end process;


    pe_array_pe_a_tmp_ce0_assign_proc : process(ap_CS_fsm_state4, grp_Loop_1_proc1_Pipeline_1_fu_120_pe_array_pe_a_tmp_ce0, grp_Loop_1_proc1_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_41_2_fu_134_pe_array_pe_a_tmp_ce0, grp_Loop_1_proc1_Pipeline_pe_array_outer_loop_pe_array_inner_loop_fu_155_pe_array_pe_a_tmp_ce0, grp_Loop_1_proc1_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_169_pe_array_pe_a_tmp_ce0, ap_CS_fsm_state2, ap_CS_fsm_state10, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            pe_array_pe_a_tmp_ce0 <= grp_Loop_1_proc1_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_169_pe_array_pe_a_tmp_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            pe_array_pe_a_tmp_ce0 <= grp_Loop_1_proc1_Pipeline_pe_array_outer_loop_pe_array_inner_loop_fu_155_pe_array_pe_a_tmp_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            pe_array_pe_a_tmp_ce0 <= grp_Loop_1_proc1_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_41_2_fu_134_pe_array_pe_a_tmp_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            pe_array_pe_a_tmp_ce0 <= grp_Loop_1_proc1_Pipeline_1_fu_120_pe_array_pe_a_tmp_ce0;
        else 
            pe_array_pe_a_tmp_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    pe_array_pe_a_tmp_ce1_assign_proc : process(grp_Loop_1_proc1_Pipeline_1_fu_120_pe_array_pe_a_tmp_ce1, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            pe_array_pe_a_tmp_ce1 <= grp_Loop_1_proc1_Pipeline_1_fu_120_pe_array_pe_a_tmp_ce1;
        else 
            pe_array_pe_a_tmp_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    pe_array_pe_a_tmp_d0_assign_proc : process(ap_CS_fsm_state4, grp_Loop_1_proc1_Pipeline_1_fu_120_pe_array_pe_a_tmp_d0, grp_Loop_1_proc1_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_41_2_fu_134_pe_array_pe_a_tmp_d0, grp_Loop_1_proc1_Pipeline_pe_array_outer_loop_pe_array_inner_loop_fu_155_pe_array_pe_a_tmp_d0, ap_CS_fsm_state2, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            pe_array_pe_a_tmp_d0 <= grp_Loop_1_proc1_Pipeline_pe_array_outer_loop_pe_array_inner_loop_fu_155_pe_array_pe_a_tmp_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            pe_array_pe_a_tmp_d0 <= grp_Loop_1_proc1_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_41_2_fu_134_pe_array_pe_a_tmp_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            pe_array_pe_a_tmp_d0 <= grp_Loop_1_proc1_Pipeline_1_fu_120_pe_array_pe_a_tmp_d0;
        else 
            pe_array_pe_a_tmp_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    pe_array_pe_a_tmp_we0_assign_proc : process(ap_CS_fsm_state4, grp_Loop_1_proc1_Pipeline_1_fu_120_pe_array_pe_a_tmp_we0, grp_Loop_1_proc1_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_41_2_fu_134_pe_array_pe_a_tmp_we0, grp_Loop_1_proc1_Pipeline_pe_array_outer_loop_pe_array_inner_loop_fu_155_pe_array_pe_a_tmp_we0, ap_CS_fsm_state2, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            pe_array_pe_a_tmp_we0 <= grp_Loop_1_proc1_Pipeline_pe_array_outer_loop_pe_array_inner_loop_fu_155_pe_array_pe_a_tmp_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            pe_array_pe_a_tmp_we0 <= grp_Loop_1_proc1_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_41_2_fu_134_pe_array_pe_a_tmp_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            pe_array_pe_a_tmp_we0 <= grp_Loop_1_proc1_Pipeline_1_fu_120_pe_array_pe_a_tmp_we0;
        else 
            pe_array_pe_a_tmp_we0 <= ap_const_logic_0;
        end if; 
    end process;


    pe_array_pe_a_tmp_we1_assign_proc : process(grp_Loop_1_proc1_Pipeline_1_fu_120_pe_array_pe_a_tmp_we1, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            pe_array_pe_a_tmp_we1 <= grp_Loop_1_proc1_Pipeline_1_fu_120_pe_array_pe_a_tmp_we1;
        else 
            pe_array_pe_a_tmp_we1 <= ap_const_logic_0;
        end if; 
    end process;


    pe_array_pe_b_pass_address0_assign_proc : process(ap_CS_fsm_state4, grp_Loop_1_proc1_Pipeline_1_fu_120_pe_array_pe_b_pass_address0, grp_Loop_1_proc1_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_41_2_fu_134_pe_array_pe_b_pass_address0, grp_Loop_1_proc1_Pipeline_pe_array_outer_loop_pe_array_inner_loop_fu_155_pe_array_pe_b_pass_address0, grp_Loop_1_proc1_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_169_pe_array_pe_b_pass_address0, ap_CS_fsm_state2, ap_CS_fsm_state10, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            pe_array_pe_b_pass_address0 <= grp_Loop_1_proc1_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_169_pe_array_pe_b_pass_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            pe_array_pe_b_pass_address0 <= grp_Loop_1_proc1_Pipeline_pe_array_outer_loop_pe_array_inner_loop_fu_155_pe_array_pe_b_pass_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            pe_array_pe_b_pass_address0 <= grp_Loop_1_proc1_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_41_2_fu_134_pe_array_pe_b_pass_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            pe_array_pe_b_pass_address0 <= grp_Loop_1_proc1_Pipeline_1_fu_120_pe_array_pe_b_pass_address0;
        else 
            pe_array_pe_b_pass_address0 <= "XXXX";
        end if; 
    end process;


    pe_array_pe_b_pass_address1_assign_proc : process(grp_Loop_1_proc1_Pipeline_1_fu_120_pe_array_pe_b_pass_address1, grp_Loop_1_proc1_Pipeline_pe_array_outer_loop_pe_array_inner_loop_fu_155_pe_array_pe_b_pass_address1, ap_CS_fsm_state2, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            pe_array_pe_b_pass_address1 <= grp_Loop_1_proc1_Pipeline_pe_array_outer_loop_pe_array_inner_loop_fu_155_pe_array_pe_b_pass_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            pe_array_pe_b_pass_address1 <= grp_Loop_1_proc1_Pipeline_1_fu_120_pe_array_pe_b_pass_address1;
        else 
            pe_array_pe_b_pass_address1 <= "XXXX";
        end if; 
    end process;


    pe_array_pe_b_pass_ce0_assign_proc : process(ap_CS_fsm_state4, grp_Loop_1_proc1_Pipeline_1_fu_120_pe_array_pe_b_pass_ce0, grp_Loop_1_proc1_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_41_2_fu_134_pe_array_pe_b_pass_ce0, grp_Loop_1_proc1_Pipeline_pe_array_outer_loop_pe_array_inner_loop_fu_155_pe_array_pe_b_pass_ce0, grp_Loop_1_proc1_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_169_pe_array_pe_b_pass_ce0, ap_CS_fsm_state2, ap_CS_fsm_state10, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            pe_array_pe_b_pass_ce0 <= grp_Loop_1_proc1_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_169_pe_array_pe_b_pass_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            pe_array_pe_b_pass_ce0 <= grp_Loop_1_proc1_Pipeline_pe_array_outer_loop_pe_array_inner_loop_fu_155_pe_array_pe_b_pass_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            pe_array_pe_b_pass_ce0 <= grp_Loop_1_proc1_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_41_2_fu_134_pe_array_pe_b_pass_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            pe_array_pe_b_pass_ce0 <= grp_Loop_1_proc1_Pipeline_1_fu_120_pe_array_pe_b_pass_ce0;
        else 
            pe_array_pe_b_pass_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    pe_array_pe_b_pass_ce1_assign_proc : process(grp_Loop_1_proc1_Pipeline_1_fu_120_pe_array_pe_b_pass_ce1, grp_Loop_1_proc1_Pipeline_pe_array_outer_loop_pe_array_inner_loop_fu_155_pe_array_pe_b_pass_ce1, ap_CS_fsm_state2, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            pe_array_pe_b_pass_ce1 <= grp_Loop_1_proc1_Pipeline_pe_array_outer_loop_pe_array_inner_loop_fu_155_pe_array_pe_b_pass_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            pe_array_pe_b_pass_ce1 <= grp_Loop_1_proc1_Pipeline_1_fu_120_pe_array_pe_b_pass_ce1;
        else 
            pe_array_pe_b_pass_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    pe_array_pe_b_pass_d0_assign_proc : process(ap_CS_fsm_state4, grp_Loop_1_proc1_Pipeline_1_fu_120_pe_array_pe_b_pass_d0, grp_Loop_1_proc1_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_41_2_fu_134_pe_array_pe_b_pass_d0, grp_Loop_1_proc1_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_169_pe_array_pe_b_pass_d0, ap_CS_fsm_state2, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            pe_array_pe_b_pass_d0 <= grp_Loop_1_proc1_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_169_pe_array_pe_b_pass_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            pe_array_pe_b_pass_d0 <= grp_Loop_1_proc1_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_41_2_fu_134_pe_array_pe_b_pass_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            pe_array_pe_b_pass_d0 <= grp_Loop_1_proc1_Pipeline_1_fu_120_pe_array_pe_b_pass_d0;
        else 
            pe_array_pe_b_pass_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    pe_array_pe_b_pass_we0_assign_proc : process(ap_CS_fsm_state4, grp_Loop_1_proc1_Pipeline_1_fu_120_pe_array_pe_b_pass_we0, grp_Loop_1_proc1_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_41_2_fu_134_pe_array_pe_b_pass_we0, grp_Loop_1_proc1_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_169_pe_array_pe_b_pass_we0, ap_CS_fsm_state2, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            pe_array_pe_b_pass_we0 <= grp_Loop_1_proc1_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_169_pe_array_pe_b_pass_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            pe_array_pe_b_pass_we0 <= grp_Loop_1_proc1_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_41_2_fu_134_pe_array_pe_b_pass_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            pe_array_pe_b_pass_we0 <= grp_Loop_1_proc1_Pipeline_1_fu_120_pe_array_pe_b_pass_we0;
        else 
            pe_array_pe_b_pass_we0 <= ap_const_logic_0;
        end if; 
    end process;


    pe_array_pe_b_pass_we1_assign_proc : process(grp_Loop_1_proc1_Pipeline_1_fu_120_pe_array_pe_b_pass_we1, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            pe_array_pe_b_pass_we1 <= grp_Loop_1_proc1_Pipeline_1_fu_120_pe_array_pe_b_pass_we1;
        else 
            pe_array_pe_b_pass_we1 <= ap_const_logic_0;
        end if; 
    end process;


    pe_array_pe_b_tmp_address0_assign_proc : process(ap_CS_fsm_state4, grp_Loop_1_proc1_Pipeline_1_fu_120_pe_array_pe_b_tmp_address0, grp_Loop_1_proc1_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_41_2_fu_134_pe_array_pe_b_tmp_address0, grp_Loop_1_proc1_Pipeline_pe_array_outer_loop_pe_array_inner_loop_fu_155_pe_array_pe_b_tmp_address0, grp_Loop_1_proc1_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_169_pe_array_pe_b_tmp_address0, ap_CS_fsm_state2, ap_CS_fsm_state10, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            pe_array_pe_b_tmp_address0 <= grp_Loop_1_proc1_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_169_pe_array_pe_b_tmp_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            pe_array_pe_b_tmp_address0 <= grp_Loop_1_proc1_Pipeline_pe_array_outer_loop_pe_array_inner_loop_fu_155_pe_array_pe_b_tmp_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            pe_array_pe_b_tmp_address0 <= grp_Loop_1_proc1_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_41_2_fu_134_pe_array_pe_b_tmp_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            pe_array_pe_b_tmp_address0 <= grp_Loop_1_proc1_Pipeline_1_fu_120_pe_array_pe_b_tmp_address0;
        else 
            pe_array_pe_b_tmp_address0 <= "XXXX";
        end if; 
    end process;


    pe_array_pe_b_tmp_ce0_assign_proc : process(ap_CS_fsm_state4, grp_Loop_1_proc1_Pipeline_1_fu_120_pe_array_pe_b_tmp_ce0, grp_Loop_1_proc1_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_41_2_fu_134_pe_array_pe_b_tmp_ce0, grp_Loop_1_proc1_Pipeline_pe_array_outer_loop_pe_array_inner_loop_fu_155_pe_array_pe_b_tmp_ce0, grp_Loop_1_proc1_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_169_pe_array_pe_b_tmp_ce0, ap_CS_fsm_state2, ap_CS_fsm_state10, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            pe_array_pe_b_tmp_ce0 <= grp_Loop_1_proc1_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_169_pe_array_pe_b_tmp_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            pe_array_pe_b_tmp_ce0 <= grp_Loop_1_proc1_Pipeline_pe_array_outer_loop_pe_array_inner_loop_fu_155_pe_array_pe_b_tmp_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            pe_array_pe_b_tmp_ce0 <= grp_Loop_1_proc1_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_41_2_fu_134_pe_array_pe_b_tmp_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            pe_array_pe_b_tmp_ce0 <= grp_Loop_1_proc1_Pipeline_1_fu_120_pe_array_pe_b_tmp_ce0;
        else 
            pe_array_pe_b_tmp_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    pe_array_pe_b_tmp_ce1_assign_proc : process(grp_Loop_1_proc1_Pipeline_1_fu_120_pe_array_pe_b_tmp_ce1, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            pe_array_pe_b_tmp_ce1 <= grp_Loop_1_proc1_Pipeline_1_fu_120_pe_array_pe_b_tmp_ce1;
        else 
            pe_array_pe_b_tmp_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    pe_array_pe_b_tmp_d0_assign_proc : process(ap_CS_fsm_state4, grp_Loop_1_proc1_Pipeline_1_fu_120_pe_array_pe_b_tmp_d0, grp_Loop_1_proc1_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_41_2_fu_134_pe_array_pe_b_tmp_d0, grp_Loop_1_proc1_Pipeline_pe_array_outer_loop_pe_array_inner_loop_fu_155_pe_array_pe_b_tmp_d0, ap_CS_fsm_state2, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            pe_array_pe_b_tmp_d0 <= grp_Loop_1_proc1_Pipeline_pe_array_outer_loop_pe_array_inner_loop_fu_155_pe_array_pe_b_tmp_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            pe_array_pe_b_tmp_d0 <= grp_Loop_1_proc1_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_41_2_fu_134_pe_array_pe_b_tmp_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            pe_array_pe_b_tmp_d0 <= grp_Loop_1_proc1_Pipeline_1_fu_120_pe_array_pe_b_tmp_d0;
        else 
            pe_array_pe_b_tmp_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    pe_array_pe_b_tmp_we0_assign_proc : process(ap_CS_fsm_state4, grp_Loop_1_proc1_Pipeline_1_fu_120_pe_array_pe_b_tmp_we0, grp_Loop_1_proc1_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_41_2_fu_134_pe_array_pe_b_tmp_we0, grp_Loop_1_proc1_Pipeline_pe_array_outer_loop_pe_array_inner_loop_fu_155_pe_array_pe_b_tmp_we0, ap_CS_fsm_state2, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            pe_array_pe_b_tmp_we0 <= grp_Loop_1_proc1_Pipeline_pe_array_outer_loop_pe_array_inner_loop_fu_155_pe_array_pe_b_tmp_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            pe_array_pe_b_tmp_we0 <= grp_Loop_1_proc1_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_41_2_fu_134_pe_array_pe_b_tmp_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            pe_array_pe_b_tmp_we0 <= grp_Loop_1_proc1_Pipeline_1_fu_120_pe_array_pe_b_tmp_we0;
        else 
            pe_array_pe_b_tmp_we0 <= ap_const_logic_0;
        end if; 
    end process;


    pe_array_pe_b_tmp_we1_assign_proc : process(grp_Loop_1_proc1_Pipeline_1_fu_120_pe_array_pe_b_tmp_we1, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            pe_array_pe_b_tmp_we1 <= grp_Loop_1_proc1_Pipeline_1_fu_120_pe_array_pe_b_tmp_we1;
        else 
            pe_array_pe_b_tmp_we1 <= ap_const_logic_0;
        end if; 
    end process;


    pe_array_pe_val_address0_assign_proc : process(ap_CS_fsm_state4, grp_Loop_1_proc1_Pipeline_1_fu_120_pe_array_pe_val_address0, grp_Loop_1_proc1_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_41_2_fu_134_pe_array_pe_val_address0, grp_Loop_1_proc1_Pipeline_pe_array_outer_loop_pe_array_inner_loop_fu_155_pe_array_pe_val_address0, ap_CS_fsm_state2, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            pe_array_pe_val_address0 <= grp_Loop_1_proc1_Pipeline_pe_array_outer_loop_pe_array_inner_loop_fu_155_pe_array_pe_val_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            pe_array_pe_val_address0 <= grp_Loop_1_proc1_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_41_2_fu_134_pe_array_pe_val_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            pe_array_pe_val_address0 <= grp_Loop_1_proc1_Pipeline_1_fu_120_pe_array_pe_val_address0;
        else 
            pe_array_pe_val_address0 <= "XXXX";
        end if; 
    end process;


    pe_array_pe_val_address1_assign_proc : process(grp_Loop_1_proc1_Pipeline_1_fu_120_pe_array_pe_val_address1, grp_Loop_1_proc1_Pipeline_pe_array_outer_loop_pe_array_inner_loop_fu_155_pe_array_pe_val_address1, ap_CS_fsm_state2, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            pe_array_pe_val_address1 <= grp_Loop_1_proc1_Pipeline_pe_array_outer_loop_pe_array_inner_loop_fu_155_pe_array_pe_val_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            pe_array_pe_val_address1 <= grp_Loop_1_proc1_Pipeline_1_fu_120_pe_array_pe_val_address1;
        else 
            pe_array_pe_val_address1 <= "XXXX";
        end if; 
    end process;


    pe_array_pe_val_ce0_assign_proc : process(ap_CS_fsm_state4, grp_Loop_1_proc1_Pipeline_1_fu_120_pe_array_pe_val_ce0, grp_Loop_1_proc1_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_41_2_fu_134_pe_array_pe_val_ce0, grp_Loop_1_proc1_Pipeline_pe_array_outer_loop_pe_array_inner_loop_fu_155_pe_array_pe_val_ce0, ap_CS_fsm_state2, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            pe_array_pe_val_ce0 <= grp_Loop_1_proc1_Pipeline_pe_array_outer_loop_pe_array_inner_loop_fu_155_pe_array_pe_val_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            pe_array_pe_val_ce0 <= grp_Loop_1_proc1_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_41_2_fu_134_pe_array_pe_val_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            pe_array_pe_val_ce0 <= grp_Loop_1_proc1_Pipeline_1_fu_120_pe_array_pe_val_ce0;
        else 
            pe_array_pe_val_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    pe_array_pe_val_ce1_assign_proc : process(grp_Loop_1_proc1_Pipeline_1_fu_120_pe_array_pe_val_ce1, grp_Loop_1_proc1_Pipeline_pe_array_outer_loop_pe_array_inner_loop_fu_155_pe_array_pe_val_ce1, ap_CS_fsm_state2, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            pe_array_pe_val_ce1 <= grp_Loop_1_proc1_Pipeline_pe_array_outer_loop_pe_array_inner_loop_fu_155_pe_array_pe_val_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            pe_array_pe_val_ce1 <= grp_Loop_1_proc1_Pipeline_1_fu_120_pe_array_pe_val_ce1;
        else 
            pe_array_pe_val_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    pe_array_pe_val_d0_assign_proc : process(ap_CS_fsm_state4, grp_Loop_1_proc1_Pipeline_1_fu_120_pe_array_pe_val_d0, grp_Loop_1_proc1_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_41_2_fu_134_pe_array_pe_val_d0, grp_Loop_1_proc1_Pipeline_pe_array_outer_loop_pe_array_inner_loop_fu_155_pe_array_pe_val_d0, ap_CS_fsm_state2, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            pe_array_pe_val_d0 <= grp_Loop_1_proc1_Pipeline_pe_array_outer_loop_pe_array_inner_loop_fu_155_pe_array_pe_val_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            pe_array_pe_val_d0 <= grp_Loop_1_proc1_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_41_2_fu_134_pe_array_pe_val_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            pe_array_pe_val_d0 <= grp_Loop_1_proc1_Pipeline_1_fu_120_pe_array_pe_val_d0;
        else 
            pe_array_pe_val_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    pe_array_pe_val_d1 <= grp_Loop_1_proc1_Pipeline_1_fu_120_pe_array_pe_val_d1;

    pe_array_pe_val_we0_assign_proc : process(ap_CS_fsm_state4, grp_Loop_1_proc1_Pipeline_1_fu_120_pe_array_pe_val_we0, grp_Loop_1_proc1_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_41_2_fu_134_pe_array_pe_val_we0, grp_Loop_1_proc1_Pipeline_pe_array_outer_loop_pe_array_inner_loop_fu_155_pe_array_pe_val_we0, ap_CS_fsm_state2, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            pe_array_pe_val_we0 <= grp_Loop_1_proc1_Pipeline_pe_array_outer_loop_pe_array_inner_loop_fu_155_pe_array_pe_val_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            pe_array_pe_val_we0 <= grp_Loop_1_proc1_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_41_2_fu_134_pe_array_pe_val_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            pe_array_pe_val_we0 <= grp_Loop_1_proc1_Pipeline_1_fu_120_pe_array_pe_val_we0;
        else 
            pe_array_pe_val_we0 <= ap_const_logic_0;
        end if; 
    end process;


    pe_array_pe_val_we1_assign_proc : process(grp_Loop_1_proc1_Pipeline_1_fu_120_pe_array_pe_val_we1, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            pe_array_pe_val_we1 <= grp_Loop_1_proc1_Pipeline_1_fu_120_pe_array_pe_val_we1;
        else 
            pe_array_pe_val_we1 <= ap_const_logic_0;
        end if; 
    end process;

end behav;
