library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity Mux2 is
Generic (N : integer := 4);
    Port(  
        sel	: in STD_LOGIC;
		in1 : in STD_LOGIC_VECTOR (N-1 downto 0);
		in2	: in STD_LOGIC_VECTOR (N-1 downto 0);
        dout: out STD_LOGIC_VECTOR (N-1 downto 0)
        );
end Mux2;

architecture arch of Mux2 is
begin
	-- Implementing 2x1 Multiplexer
	dout <= in1 when sel = '0' else in2;

end arch;
