// Seed: 2543006207
module module_0;
  wire id_1;
  reg id_2, id_3, id_4;
  parameter id_5 = 1;
  initial begin : LABEL_0
    id_2 <= id_5;
  end
  wire [-1 : -1] id_6;
  parameter id_7 = id_5[1];
endmodule
module module_1 #(
    parameter id_1 = 32'd89,
    parameter id_2 = 32'd47
) (
    _id_1,
    _id_2,
    id_3
);
  inout wor id_3;
  input wire _id_2;
  inout wire _id_1;
  assign id_3.id_2 = id_2;
  logic [7:0][id_2  ?  {  1 'b0 ,  id_2  } : -1] id_4 = -1, id_5[id_1 : -1];
  module_0 modCall_1 ();
endmodule
