Classic Timing Analyzer report for CPU_MUX
Fri Jan 05 23:39:09 2018
Quartus II Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Parallel Compilation
  5. tpd
  6. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                           ;
+------------------------------+-------+---------------+-------------+---------+-------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time ; From    ; To          ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+-------------+---------+-------------+------------+----------+--------------+
; Worst-case tpd               ; N/A   ; None          ; 11.120 ns   ; MADD[0] ; data_out[0] ; --         ; --       ; 0            ;
; Total number of failed paths ;       ;               ;             ;         ;             ;            ;          ; 0            ;
+------------------------------+-------+---------------+-------------+---------+-------------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP2S15F484C3       ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------------------------+
; tpd                                                                 ;
+-------+-------------------+-----------------+---------+-------------+
; Slack ; Required P2P Time ; Actual P2P Time ; From    ; To          ;
+-------+-------------------+-----------------+---------+-------------+
; N/A   ; None              ; 11.120 ns       ; MADD[0] ; data_out[0] ;
; N/A   ; None              ; 10.598 ns       ; MADD[1] ; data_out[0] ;
; N/A   ; None              ; 10.537 ns       ; MADD[0] ; data_out[4] ;
; N/A   ; None              ; 10.487 ns       ; MADD[0] ; data_out[5] ;
; N/A   ; None              ; 10.352 ns       ; MADD[0] ; data_out[6] ;
; N/A   ; None              ; 10.327 ns       ; MADD[0] ; data_out[7] ;
; N/A   ; None              ; 10.013 ns       ; MADD[1] ; data_out[4] ;
; N/A   ; None              ; 9.921 ns        ; B[0]    ; data_out[0] ;
; N/A   ; None              ; 9.920 ns        ; MADD[1] ; data_out[5] ;
; N/A   ; None              ; 9.920 ns        ; A[0]    ; data_out[0] ;
; N/A   ; None              ; 9.862 ns        ; MADD[0] ; data_out[1] ;
; N/A   ; None              ; 9.855 ns        ; PC[0]   ; data_out[0] ;
; N/A   ; None              ; 9.830 ns        ; MADD[1] ; data_out[6] ;
; N/A   ; None              ; 9.739 ns        ; A[6]    ; data_out[6] ;
; N/A   ; None              ; 9.738 ns        ; MADD[0] ; data_out[3] ;
; N/A   ; None              ; 9.668 ns        ; A[7]    ; data_out[7] ;
; N/A   ; None              ; 9.603 ns        ; A[4]    ; data_out[4] ;
; N/A   ; None              ; 9.595 ns        ; MADD[0] ; data_out[2] ;
; N/A   ; None              ; 9.545 ns        ; B[5]    ; data_out[5] ;
; N/A   ; None              ; 9.474 ns        ; B[4]    ; data_out[4] ;
; N/A   ; None              ; 9.453 ns        ; MADD[1] ; data_out[7] ;
; N/A   ; None              ; 9.424 ns        ; PC[7]   ; data_out[7] ;
; N/A   ; None              ; 9.408 ns        ; B[7]    ; data_out[7] ;
; N/A   ; None              ; 9.340 ns        ; MADD[1] ; data_out[1] ;
; N/A   ; None              ; 9.322 ns        ; A[5]    ; data_out[5] ;
; N/A   ; None              ; 9.322 ns        ; PC[4]   ; data_out[4] ;
; N/A   ; None              ; 9.304 ns        ; PC[5]   ; data_out[5] ;
; N/A   ; None              ; 9.265 ns        ; PC[6]   ; data_out[6] ;
; N/A   ; None              ; 9.238 ns        ; B[6]    ; data_out[6] ;
; N/A   ; None              ; 9.216 ns        ; MADD[1] ; data_out[3] ;
; N/A   ; None              ; 9.073 ns        ; MADD[1] ; data_out[2] ;
; N/A   ; None              ; 8.904 ns        ; A[1]    ; data_out[1] ;
; N/A   ; None              ; 8.843 ns        ; A[3]    ; data_out[3] ;
; N/A   ; None              ; 8.718 ns        ; B[2]    ; data_out[2] ;
; N/A   ; None              ; 8.692 ns        ; B[1]    ; data_out[1] ;
; N/A   ; None              ; 8.688 ns        ; PC[2]   ; data_out[2] ;
; N/A   ; None              ; 8.670 ns        ; PC[1]   ; data_out[1] ;
; N/A   ; None              ; 8.631 ns        ; PC[3]   ; data_out[3] ;
; N/A   ; None              ; 8.579 ns        ; B[3]    ; data_out[3] ;
; N/A   ; None              ; 8.101 ns        ; A[2]    ; data_out[2] ;
+-------+-------------------+-----------------+---------+-------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition
    Info: Processing started: Fri Jan 05 23:39:09 2018
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off CPU_MUX -c CPU_MUX --timing_analysis_only
Info: Longest tpd from source pin "MADD[0]" to destination pin "data_out[0]" is 11.120 ns
    Info: 1: + IC(0.000 ns) + CELL(0.857 ns) = 0.857 ns; Loc. = PIN_C18; Fanout = 9; PIN Node = 'MADD[0]'
    Info: 2: + IC(5.019 ns) + CELL(0.366 ns) = 6.242 ns; Loc. = LCCOMB_X11_Y6_N16; Fanout = 1; COMB Node = 'Mux0~1'
    Info: 3: + IC(2.734 ns) + CELL(2.144 ns) = 11.120 ns; Loc. = PIN_L2; Fanout = 0; PIN Node = 'data_out[0]'
    Info: Total cell delay = 3.367 ns ( 30.28 % )
    Info: Total interconnect delay = 7.753 ns ( 69.72 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 180 megabytes
    Info: Processing ended: Fri Jan 05 23:39:09 2018
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


