// Seed: 1104111112
`timescale 1ps / 1 ps
module module_0 (
    output logic id_0,
    output logic id_1,
    input id_2,
    output logic id_3,
    input logic id_4,
    input logic id_5,
    input id_6,
    input logic id_7,
    input id_8,
    output id_9,
    input logic id_10,
    input logic id_11,
    output reg id_12,
    output logic id_13,
    output id_14,
    output logic id_15,
    input id_16,
    input id_17,
    output id_18,
    output id_19,
    output logic id_20,
    output id_21,
    input id_22,
    input id_23,
    input logic id_24,
    input id_25,
    input logic id_26,
    input logic id_27
);
  logic id_28;
  logic id_29;
  logic id_30;
  logic id_31;
  logic id_32;
  logic id_33 = (id_6);
  always @(*) begin
    id_34;
    id_12 <= id_23;
    id_28 = !id_30 - id_23;
  end
endmodule
