# RISC-V-PROCESSOR
This repo consists of RISC V single cycle core design and its sub stages design in verilog-hdl
