{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1622121856218 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Shell Quartus Prime " "Running Quartus Prime Shell" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1622121856218 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 27 15:24:15 2021 " "Processing started: Thu May 27 15:24:15 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1622121856218 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Shell" 0 -1 1622121856218 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sh -t GenBuildNumber_1.tcl compile Endat_Controller_Firmware Endat_Controller_Firmware " "Command: quartus_sh -t GenBuildNumber_1.tcl compile Endat_Controller_Firmware Endat_Controller_Firmware" {  } {  } 0 0 "Command: %1!s!" 0 0 "Shell" 0 -1 1622121856218 ""}
{ "Info" "IQEXE_START_BANNER_TCL_ARGS" "compile Endat_Controller_Firmware Endat_Controller_Firmware " "Quartus(args): compile Endat_Controller_Firmware Endat_Controller_Firmware" {  } {  } 0 0 "Quartus(args): %1!s!" 0 0 "Shell" 0 -1 1622121856218 ""}
{ "Info" "0" "" " -------------------------- Compilation Notes --------------------------\n\n\n                              2021 05 27 15 24 16 Monde Manzini\n                              Version_Reg VHDL file generated succesfully and stored at \n\n                              G:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Hybrid_FPGA_Firmware/Quartus\n\n                              1. Please make sure the version of the top-level is updated.\n                              2. Please make sure all .vhd files are checked in in SVN." {  } {  } 0 0 " -------------------------- Compilation Notes --------------------------\n\n\n                              2021 05 27 15 24 16 Monde Manzini\n                              Version_Reg VHDL file generated succesfully and stored at \n\n                              G:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Hybrid_FPGA_Firmware/Quartus\n\n                              1. Please make sure the version of the top-level is updated.\n                              2. Please make sure all .vhd files are checked in in SVN." 0 0 "Shell" 0 0 1622121856630 ""}
{ "Info" "IQEXE_TCL_SCRIPT_STATUS" "GenBuildNumber_1.tcl " "Evaluation of Tcl script GenBuildNumber_1.tcl was successful" {  } {  } 0 23030 "Evaluation of Tcl script %1!s! was successful" 0 0 "Shell" 0 -1 1622121856656 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Shell 0 s 0 s Quartus Prime " "Quartus Prime Shell was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4820 " "Peak virtual memory: 4820 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1622121856656 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 27 15:24:16 2021 " "Processing ended: Thu May 27 15:24:16 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1622121856656 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1622121856656 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1622121856656 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1622121856656 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Shell" 0 -1 1622121857790 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1622121857826 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 27 15:24:17 2021 " "Processing started: Thu May 27 15:24:17 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1622121857826 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121857826 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Endat_Controller_Firmware -c Endat_Controller_Firmware " "Command: quartus_map --read_settings_files=on --write_settings_files=off Endat_Controller_Firmware -c Endat_Controller_Firmware" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121857826 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1622121859148 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1622121859148 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../scr/SPI_In_Output.vhd " "Can't analyze file -- file ../scr/SPI_In_Output.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1622121869289 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../scr/SPI_Analog.vhd " "Can't analyze file -- file ../scr/SPI_Analog.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1622121869296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my drive/2021/fpga firmware/fpga firmware code/projects/endat_fpga_firmware/scr/myfifo8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /my drive/2021/fpga firmware/fpga firmware code/projects/endat_fpga_firmware/scr/myfifo8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 myfifo8-SYN " "Found design unit 1: myfifo8-SYN" {  } { { "../scr/myfifo8.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/myfifo8.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622121869825 ""} { "Info" "ISGN_ENTITY_NAME" "1 myfifo8 " "Found entity 1: myfifo8" {  } { { "../scr/myfifo8.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/myfifo8.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622121869825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121869825 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my drive/2021/fpga firmware/fpga firmware code/projects/endat_fpga_firmware/scr/baud_rate_generator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /my drive/2021/fpga firmware/fpga firmware code/projects/endat_fpga_firmware/scr/baud_rate_generator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Baud_Rate_Generator-Arch_DUT " "Found design unit 1: Baud_Rate_Generator-Arch_DUT" {  } { { "../scr/Baud_Rate_Generator.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Baud_Rate_Generator.vhd" 68 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622121869850 ""} { "Info" "ISGN_ENTITY_NAME" "1 Baud_Rate_Generator " "Found entity 1: Baud_Rate_Generator" {  } { { "../scr/Baud_Rate_Generator.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Baud_Rate_Generator.vhd" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622121869850 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121869850 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my drive/2021/fpga firmware/fpga firmware code/projects/endat_fpga_firmware/scr/spi_analog_handler.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /my drive/2021/fpga firmware/fpga firmware code/projects/endat_fpga_firmware/scr/spi_analog_handler.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SPI_Analog_Handler-Arch_DUT " "Found design unit 1: SPI_Analog_Handler-Arch_DUT" {  } { { "../scr/SPI_Analog_Handler.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/SPI_Analog_Handler.vhd" 121 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622121869870 ""} { "Info" "ISGN_ENTITY_NAME" "1 SPI_Analog_Handler " "Found entity 1: SPI_Analog_Handler" {  } { { "../scr/SPI_Analog_Handler.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/SPI_Analog_Handler.vhd" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622121869870 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121869870 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../scr/SPI_Input.vhd " "Can't analyze file -- file ../scr/SPI_Input.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1622121869880 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../scr/SPI_Output.vhd " "Can't analyze file -- file ../scr/SPI_Output.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1622121869890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my drive/2021/fpga firmware/fpga firmware code/projects/endat_fpga_firmware/scr/main_demux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /my drive/2021/fpga firmware/fpga firmware code/projects/endat_fpga_firmware/scr/main_demux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Main_Demux-Arch_DUT " "Found design unit 1: Main_Demux-Arch_DUT" {  } { { "../scr/Main_Demux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Demux.vhd" 74 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622121869916 ""} { "Info" "ISGN_ENTITY_NAME" "1 Main_Demux " "Found entity 1: Main_Demux" {  } { { "../scr/Main_Demux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Demux.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622121869916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121869916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my drive/2021/fpga firmware/fpga firmware code/projects/endat_fpga_firmware/scr/timer_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /my drive/2021/fpga firmware/fpga firmware code/projects/endat_fpga_firmware/scr/timer_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Timer_Controller-Arch_DUT " "Found design unit 1: Timer_Controller-Arch_DUT" {  } { { "../scr/Timer_Controller.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Timer_Controller.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622121869940 ""} { "Info" "ISGN_ENTITY_NAME" "1 Timer_Controller " "Found entity 1: Timer_Controller" {  } { { "../scr/Timer_Controller.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Timer_Controller.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622121869940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121869940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my drive/2021/fpga firmware/fpga firmware code/projects/endat_fpga_firmware/scr/main_mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /my drive/2021/fpga firmware/fpga firmware code/projects/endat_fpga_firmware/scr/main_mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Main_Mux-Arch_DUT " "Found design unit 1: Main_Mux-Arch_DUT" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 152 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622121869961 ""} { "Info" "ISGN_ENTITY_NAME" "1 Main_Mux " "Found entity 1: Main_Mux" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622121869961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121869961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my drive/2021/fpga firmware/fpga firmware code/projects/endat_fpga_firmware/scr/endat_controller_firmware.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /my drive/2021/fpga firmware/fpga firmware code/projects/endat_fpga_firmware/scr/endat_controller_firmware.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Endat_Controller_Firmware-Arch_DUT " "Found design unit 1: Endat_Controller_Firmware-Arch_DUT" {  } { { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 67 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622121869987 ""} { "Info" "ISGN_ENTITY_NAME" "1 Endat_Controller_Firmware " "Found entity 1: Endat_Controller_Firmware" {  } { { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622121869987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121869987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "version_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file version_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Version_Reg-rtl " "Found design unit 1: Version_Reg-rtl" {  } { { "Version_Reg.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/Quartus/Version_Reg.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622121870016 ""} { "Info" "ISGN_ENTITY_NAME" "1 Version_Reg " "Found entity 1: Version_Reg" {  } { { "Version_Reg.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/Quartus/Version_Reg.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622121870016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121870016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my drive/2021/fpga firmware/fpga firmware code/projects/endat_fpga_firmware/scr/version_logger.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /my drive/2021/fpga firmware/fpga firmware code/projects/endat_fpga_firmware/scr/version_logger.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Version_Logger-log_to_file " "Found design unit 1: Version_Logger-log_to_file" {  } { { "../scr/Version_Logger.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Version_Logger.vhd" 77 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622121870034 ""} { "Info" "ISGN_ENTITY_NAME" "1 Version_Logger " "Found entity 1: Version_Logger" {  } { { "../scr/Version_Logger.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Version_Logger.vhd" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622121870034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121870034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my drive/2021/fpga firmware/fpga firmware code/projects/endat_fpga_firmware/scr/spi_output_handler.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /my drive/2021/fpga firmware/fpga firmware code/projects/endat_fpga_firmware/scr/spi_output_handler.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SPI_Output_Handler-Arch_DUT " "Found design unit 1: SPI_Output_Handler-Arch_DUT" {  } { { "../scr/SPI_Output_Handler.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/SPI_Output_Handler.vhd" 114 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622121870063 ""} { "Info" "ISGN_ENTITY_NAME" "1 SPI_Output_Handler " "Found entity 1: SPI_Output_Handler" {  } { { "../scr/SPI_Output_Handler.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/SPI_Output_Handler.vhd" 75 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622121870063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121870063 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my drive/2021/fpga firmware/fpga firmware code/projects/endat_fpga_firmware/scr/spi_io_driver.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /my drive/2021/fpga firmware/fpga firmware code/projects/endat_fpga_firmware/scr/spi_io_driver.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SPI_IO_Driver-Arch_DUT " "Found design unit 1: SPI_IO_Driver-Arch_DUT" {  } { { "../scr/SPI_IO_Driver.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/SPI_IO_Driver.vhd" 70 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622121870080 ""} { "Info" "ISGN_ENTITY_NAME" "1 SPI_IO_Driver " "Found entity 1: SPI_IO_Driver" {  } { { "../scr/SPI_IO_Driver.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/SPI_IO_Driver.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622121870080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121870080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my drive/2021/fpga firmware/fpga firmware code/projects/endat_fpga_firmware/scr/spi_input_handler.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /my drive/2021/fpga firmware/fpga firmware code/projects/endat_fpga_firmware/scr/spi_input_handler.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SPI_Input_Handler-Arch_DUT " "Found design unit 1: SPI_Input_Handler-Arch_DUT" {  } { { "../scr/SPI_Input_Handler.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/SPI_Input_Handler.vhd" 66 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622121870100 ""} { "Info" "ISGN_ENTITY_NAME" "1 SPI_Input_Handler " "Found entity 1: SPI_Input_Handler" {  } { { "../scr/SPI_Input_Handler.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/SPI_Input_Handler.vhd" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622121870100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121870100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my drive/2021/fpga firmware/fpga firmware code/projects/endat_fpga_firmware/scr/spi_analog_driver.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /my drive/2021/fpga firmware/fpga firmware code/projects/endat_fpga_firmware/scr/spi_analog_driver.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SPI_Analog_Driver-Arch_DUT " "Found design unit 1: SPI_Analog_Driver-Arch_DUT" {  } { { "../scr/SPI_Analog_Driver.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/SPI_Analog_Driver.vhd" 73 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622121870120 ""} { "Info" "ISGN_ENTITY_NAME" "1 SPI_Analog_Driver " "Found entity 1: SPI_Analog_Driver" {  } { { "../scr/SPI_Analog_Driver.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/SPI_Analog_Driver.vhd" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622121870120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121870120 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Endat_Controller_Firmware " "Elaborating entity \"Endat_Controller_Firmware\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1622121870331 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "LED Endat_Controller_Firmware.vhd(31) " "VHDL Signal Declaration warning at Endat_Controller_Firmware.vhd(31): used implicit default value for signal \"LED\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 31 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1622121870331 "|Endat_Controller_Firmware"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "I2C_SCLK Endat_Controller_Firmware.vhd(47) " "VHDL Signal Declaration warning at Endat_Controller_Firmware.vhd(47): used implicit default value for signal \"I2C_SCLK\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 47 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1622121870331 "|Endat_Controller_Firmware"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "One_uS_i Endat_Controller_Firmware.vhd(76) " "Verilog HDL or VHDL warning at Endat_Controller_Firmware.vhd(76): object \"One_uS_i\" assigned a value but never read" {  } { { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 76 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1622121870331 "|Endat_Controller_Firmware"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Ten_mS_i Endat_Controller_Firmware.vhd(78) " "Verilog HDL or VHDL warning at Endat_Controller_Firmware.vhd(78): object \"Ten_mS_i\" assigned a value but never read" {  } { { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 78 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1622121870331 "|Endat_Controller_Firmware"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Twenty_mS_i Endat_Controller_Firmware.vhd(79) " "Verilog HDL or VHDL warning at Endat_Controller_Firmware.vhd(79): object \"Twenty_mS_i\" assigned a value but never read" {  } { { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 79 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1622121870331 "|Endat_Controller_Firmware"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Hunder_mS_i Endat_Controller_Firmware.vhd(80) " "Verilog HDL or VHDL warning at Endat_Controller_Firmware.vhd(80): object \"Hunder_mS_i\" assigned a value but never read" {  } { { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 80 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1622121870331 "|Endat_Controller_Firmware"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "One_Sec_i Endat_Controller_Firmware.vhd(82) " "Verilog HDL or VHDL warning at Endat_Controller_Firmware.vhd(82): object \"One_Sec_i\" assigned a value but never read" {  } { { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 82 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1622121870331 "|Endat_Controller_Firmware"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Two_ms_i Endat_Controller_Firmware.vhd(83) " "Verilog HDL or VHDL warning at Endat_Controller_Firmware.vhd(83): object \"Two_ms_i\" assigned a value but never read" {  } { { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 83 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1622121870331 "|Endat_Controller_Firmware"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Twenty_Three_mS Endat_Controller_Firmware.vhd(85) " "Verilog HDL or VHDL warning at Endat_Controller_Firmware.vhd(85): object \"Twenty_Three_mS\" assigned a value but never read" {  } { { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 85 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1622121870331 "|Endat_Controller_Firmware"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "INT_1_1_i Endat_Controller_Firmware.vhd(90) " "VHDL Signal Declaration warning at Endat_Controller_Firmware.vhd(90): used implicit default value for signal \"INT_1_1_i\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 90 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1622121870331 "|Endat_Controller_Firmware"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "INT_2_1_i Endat_Controller_Firmware.vhd(92) " "VHDL Signal Declaration warning at Endat_Controller_Firmware.vhd(92): used implicit default value for signal \"INT_2_1_i\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 92 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1622121870331 "|Endat_Controller_Firmware"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "INT_1_4_i Endat_Controller_Firmware.vhd(117) " "VHDL Signal Declaration warning at Endat_Controller_Firmware.vhd(117): used implicit default value for signal \"INT_1_4_i\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 117 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1622121870331 "|Endat_Controller_Firmware"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "MISO_4_i Endat_Controller_Firmware.vhd(118) " "Verilog HDL or VHDL warning at Endat_Controller_Firmware.vhd(118): object \"MISO_4_i\" assigned a value but never read" {  } { { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 118 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1622121870331 "|Endat_Controller_Firmware"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "INT_2_4_i Endat_Controller_Firmware.vhd(119) " "VHDL Signal Declaration warning at Endat_Controller_Firmware.vhd(119): used implicit default value for signal \"INT_2_4_i\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 119 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1622121870331 "|Endat_Controller_Firmware"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "CS_2_4_i Endat_Controller_Firmware.vhd(121) " "VHDL Signal Declaration warning at Endat_Controller_Firmware.vhd(121): used implicit default value for signal \"CS_2_4_i\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 121 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1622121870331 "|Endat_Controller_Firmware"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "CS_1_4_i Endat_Controller_Firmware.vhd(122) " "VHDL Signal Declaration warning at Endat_Controller_Firmware.vhd(122): used implicit default value for signal \"CS_1_4_i\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 122 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1622121870331 "|Endat_Controller_Firmware"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "MOSI_4_i Endat_Controller_Firmware.vhd(123) " "VHDL Signal Declaration warning at Endat_Controller_Firmware.vhd(123): used implicit default value for signal \"MOSI_4_i\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 123 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1622121870331 "|Endat_Controller_Firmware"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "MISO_5_i Endat_Controller_Firmware.vhd(127) " "Verilog HDL or VHDL warning at Endat_Controller_Firmware.vhd(127): object \"MISO_5_i\" assigned a value but never read" {  } { { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 127 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1622121870331 "|Endat_Controller_Firmware"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "MOSI_5_i Endat_Controller_Firmware.vhd(130) " "VHDL Signal Declaration warning at Endat_Controller_Firmware.vhd(130): used implicit default value for signal \"MOSI_5_i\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 130 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1622121870331 "|Endat_Controller_Firmware"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "CS_1_5_i Endat_Controller_Firmware.vhd(131) " "VHDL Signal Declaration warning at Endat_Controller_Firmware.vhd(131): used implicit default value for signal \"CS_1_5_i\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 131 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1622121870331 "|Endat_Controller_Firmware"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "CS_2_5_i Endat_Controller_Firmware.vhd(132) " "VHDL Signal Declaration warning at Endat_Controller_Firmware.vhd(132): used implicit default value for signal \"CS_2_5_i\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 132 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1622121870331 "|Endat_Controller_Firmware"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "MOSI_8_i Endat_Controller_Firmware.vhd(155) " "VHDL Signal Declaration warning at Endat_Controller_Firmware.vhd(155): used implicit default value for signal \"MOSI_8_i\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 155 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1622121870331 "|Endat_Controller_Firmware"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Version_Register_i Endat_Controller_Firmware.vhd(199) " "Verilog HDL or VHDL warning at Endat_Controller_Firmware.vhd(199): object \"Version_Register_i\" assigned a value but never read" {  } { { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 199 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1622121870331 "|Endat_Controller_Firmware"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "APE_Test_System_FPGA_Firmware_Version_Request_i Endat_Controller_Firmware.vhd(201) " "Verilog HDL or VHDL warning at Endat_Controller_Firmware.vhd(201): object \"APE_Test_System_FPGA_Firmware_Version_Request_i\" assigned a value but never read" {  } { { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 201 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1622121870331 "|Endat_Controller_Firmware"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Data_In_Ready_i Endat_Controller_Firmware.vhd(217) " "Verilog HDL or VHDL warning at Endat_Controller_Firmware.vhd(217): object \"Data_In_Ready_i\" assigned a value but never read" {  } { { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 217 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1622121870331 "|Endat_Controller_Firmware"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "SPI_IO_Driver_Version_Name_1_i Endat_Controller_Firmware.vhd(223) " "Verilog HDL or VHDL warning at Endat_Controller_Firmware.vhd(223): object \"SPI_IO_Driver_Version_Name_1_i\" assigned a value but never read" {  } { { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 223 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1622121870331 "|Endat_Controller_Firmware"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "SPI_IO_Driver_Version_Number_1_i Endat_Controller_Firmware.vhd(224) " "Verilog HDL or VHDL warning at Endat_Controller_Firmware.vhd(224): object \"SPI_IO_Driver_Version_Number_1_i\" assigned a value but never read" {  } { { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 224 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1622121870341 "|Endat_Controller_Firmware"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "SPI_IO_Driver_Version_Ready_1_i Endat_Controller_Firmware.vhd(225) " "Verilog HDL or VHDL warning at Endat_Controller_Firmware.vhd(225): object \"SPI_IO_Driver_Version_Ready_1_i\" assigned a value but never read" {  } { { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 225 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1622121870341 "|Endat_Controller_Firmware"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "SPI_IO_Driver_Version_Name_2_i Endat_Controller_Firmware.vhd(226) " "Verilog HDL or VHDL warning at Endat_Controller_Firmware.vhd(226): object \"SPI_IO_Driver_Version_Name_2_i\" assigned a value but never read" {  } { { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 226 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1622121870341 "|Endat_Controller_Firmware"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "SPI_IO_Driver_Version_Number_2_i Endat_Controller_Firmware.vhd(227) " "Verilog HDL or VHDL warning at Endat_Controller_Firmware.vhd(227): object \"SPI_IO_Driver_Version_Number_2_i\" assigned a value but never read" {  } { { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 227 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1622121870341 "|Endat_Controller_Firmware"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "SPI_IO_Driver_Version_Ready_2_i Endat_Controller_Firmware.vhd(228) " "Verilog HDL or VHDL warning at Endat_Controller_Firmware.vhd(228): object \"SPI_IO_Driver_Version_Ready_2_i\" assigned a value but never read" {  } { { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 228 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1622121870341 "|Endat_Controller_Firmware"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "SPI_Input_Handler_Version_Name_i Endat_Controller_Firmware.vhd(274) " "Verilog HDL or VHDL warning at Endat_Controller_Firmware.vhd(274): object \"SPI_Input_Handler_Version_Name_i\" assigned a value but never read" {  } { { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 274 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1622121870341 "|Endat_Controller_Firmware"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "SPI_Input_Handler_Version_Number_i Endat_Controller_Firmware.vhd(275) " "Verilog HDL or VHDL warning at Endat_Controller_Firmware.vhd(275): object \"SPI_Input_Handler_Version_Number_i\" assigned a value but never read" {  } { { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 275 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1622121870341 "|Endat_Controller_Firmware"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "SPI_Input_Handler_Version_Ready_i Endat_Controller_Firmware.vhd(276) " "Verilog HDL or VHDL warning at Endat_Controller_Firmware.vhd(276): object \"SPI_Input_Handler_Version_Ready_i\" assigned a value but never read" {  } { { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 276 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1622121870341 "|Endat_Controller_Firmware"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Dig_Card1_1_B0_Out_i Endat_Controller_Firmware.vhd(327) " "Verilog HDL or VHDL warning at Endat_Controller_Firmware.vhd(327): object \"Dig_Card1_1_B0_Out_i\" assigned a value but never read" {  } { { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 327 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1622121870341 "|Endat_Controller_Firmware"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Dig_Card1_1_B1_Out_i Endat_Controller_Firmware.vhd(328) " "Verilog HDL or VHDL warning at Endat_Controller_Firmware.vhd(328): object \"Dig_Card1_1_B1_Out_i\" assigned a value but never read" {  } { { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 328 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1622121870341 "|Endat_Controller_Firmware"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Dig_Card1_1_B2_Out_i Endat_Controller_Firmware.vhd(329) " "Verilog HDL or VHDL warning at Endat_Controller_Firmware.vhd(329): object \"Dig_Card1_1_B2_Out_i\" assigned a value but never read" {  } { { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 329 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1622121870341 "|Endat_Controller_Firmware"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Dig_Card1_1_B3_Out_i Endat_Controller_Firmware.vhd(330) " "Verilog HDL or VHDL warning at Endat_Controller_Firmware.vhd(330): object \"Dig_Card1_1_B3_Out_i\" assigned a value but never read" {  } { { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 330 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1622121870341 "|Endat_Controller_Firmware"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Dig_Card1_1_B4_Out_i Endat_Controller_Firmware.vhd(331) " "Verilog HDL or VHDL warning at Endat_Controller_Firmware.vhd(331): object \"Dig_Card1_1_B4_Out_i\" assigned a value but never read" {  } { { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 331 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1622121870341 "|Endat_Controller_Firmware"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Dig_Card1_1_B5_Out_i Endat_Controller_Firmware.vhd(332) " "Verilog HDL or VHDL warning at Endat_Controller_Firmware.vhd(332): object \"Dig_Card1_1_B5_Out_i\" assigned a value but never read" {  } { { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 332 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1622121870341 "|Endat_Controller_Firmware"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Dig_Card1_1_B6_Out_i Endat_Controller_Firmware.vhd(333) " "Verilog HDL or VHDL warning at Endat_Controller_Firmware.vhd(333): object \"Dig_Card1_1_B6_Out_i\" assigned a value but never read" {  } { { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 333 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1622121870341 "|Endat_Controller_Firmware"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Dig_Card1_1_B7_Out_i Endat_Controller_Firmware.vhd(334) " "Verilog HDL or VHDL warning at Endat_Controller_Firmware.vhd(334): object \"Dig_Card1_1_B7_Out_i\" assigned a value but never read" {  } { { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 334 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1622121870341 "|Endat_Controller_Firmware"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "SPI_Output_Handler_Version_Name_i Endat_Controller_Firmware.vhd(341) " "Verilog HDL or VHDL warning at Endat_Controller_Firmware.vhd(341): object \"SPI_Output_Handler_Version_Name_i\" assigned a value but never read" {  } { { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 341 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1622121870341 "|Endat_Controller_Firmware"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "SPI_Output_Handler_Version_Number_i Endat_Controller_Firmware.vhd(342) " "Verilog HDL or VHDL warning at Endat_Controller_Firmware.vhd(342): object \"SPI_Output_Handler_Version_Number_i\" assigned a value but never read" {  } { { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 342 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1622121870341 "|Endat_Controller_Firmware"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "SPI_Output_Handler_Version_Ready_i Endat_Controller_Firmware.vhd(343) " "Verilog HDL or VHDL warning at Endat_Controller_Firmware.vhd(343): object \"SPI_Output_Handler_Version_Ready_i\" assigned a value but never read" {  } { { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 343 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1622121870341 "|Endat_Controller_Firmware"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "nCS_i Endat_Controller_Firmware.vhd(396) " "Verilog HDL or VHDL warning at Endat_Controller_Firmware.vhd(396): object \"nCS_i\" assigned a value but never read" {  } { { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 396 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1622121870341 "|Endat_Controller_Firmware"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "SPI_Analog_Driver_Version_Name_i Endat_Controller_Firmware.vhd(413) " "Verilog HDL or VHDL warning at Endat_Controller_Firmware.vhd(413): object \"SPI_Analog_Driver_Version_Name_i\" assigned a value but never read" {  } { { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 413 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1622121870341 "|Endat_Controller_Firmware"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "SPI_Analog_Driver_Version_Number_i Endat_Controller_Firmware.vhd(414) " "Verilog HDL or VHDL warning at Endat_Controller_Firmware.vhd(414): object \"SPI_Analog_Driver_Version_Number_i\" assigned a value but never read" {  } { { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 414 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1622121870341 "|Endat_Controller_Firmware"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "SPI_Analog_Driver_Version_Ready_i Endat_Controller_Firmware.vhd(415) " "Verilog HDL or VHDL warning at Endat_Controller_Firmware.vhd(415): object \"SPI_Analog_Driver_Version_Ready_i\" assigned a value but never read" {  } { { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 415 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1622121870341 "|Endat_Controller_Firmware"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "Data_Ready_i Endat_Controller_Firmware.vhd(449) " "VHDL Signal Declaration warning at Endat_Controller_Firmware.vhd(449): used implicit default value for signal \"Data_Ready_i\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 449 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1622121870341 "|Endat_Controller_Firmware"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "SPI_Analog_Handler_Version_Name_1_i Endat_Controller_Firmware.vhd(549) " "Verilog HDL or VHDL warning at Endat_Controller_Firmware.vhd(549): object \"SPI_Analog_Handler_Version_Name_1_i\" assigned a value but never read" {  } { { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 549 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1622121870341 "|Endat_Controller_Firmware"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "SPI_Analog_Handler_Version_Number_1_i Endat_Controller_Firmware.vhd(550) " "Verilog HDL or VHDL warning at Endat_Controller_Firmware.vhd(550): object \"SPI_Analog_Handler_Version_Number_1_i\" assigned a value but never read" {  } { { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 550 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1622121870341 "|Endat_Controller_Firmware"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "SPI_Analog_Handler_Version_Ready_1_i Endat_Controller_Firmware.vhd(551) " "Verilog HDL or VHDL warning at Endat_Controller_Firmware.vhd(551): object \"SPI_Analog_Handler_Version_Ready_1_i\" assigned a value but never read" {  } { { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 551 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1622121870341 "|Endat_Controller_Firmware"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "PPS_In_i Endat_Controller_Firmware.vhd(632) " "VHDL Signal Declaration warning at Endat_Controller_Firmware.vhd(632): used implicit default value for signal \"PPS_In_i\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 632 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1622121870341 "|Endat_Controller_Firmware"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Timer_Controller_Version_Name_i Endat_Controller_Firmware.vhd(640) " "Verilog HDL or VHDL warning at Endat_Controller_Firmware.vhd(640): object \"Timer_Controller_Version_Name_i\" assigned a value but never read" {  } { { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 640 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1622121870341 "|Endat_Controller_Firmware"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Timer_Controller_Version_Number_i Endat_Controller_Firmware.vhd(641) " "Verilog HDL or VHDL warning at Endat_Controller_Firmware.vhd(641): object \"Timer_Controller_Version_Number_i\" assigned a value but never read" {  } { { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 641 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1622121870341 "|Endat_Controller_Firmware"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Timer_Controller_Version_Ready_i Endat_Controller_Firmware.vhd(642) " "Verilog HDL or VHDL warning at Endat_Controller_Firmware.vhd(642): object \"Timer_Controller_Version_Ready_i\" assigned a value but never read" {  } { { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 642 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1622121870341 "|Endat_Controller_Firmware"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Dig_Outputs_Ready_i Endat_Controller_Firmware.vhd(674) " "Verilog HDL or VHDL warning at Endat_Controller_Firmware.vhd(674): object \"Dig_Outputs_Ready_i\" assigned a value but never read" {  } { { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 674 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1622121870341 "|Endat_Controller_Firmware"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Main_Demux_Version_Name_i Endat_Controller_Firmware.vhd(677) " "Verilog HDL or VHDL warning at Endat_Controller_Firmware.vhd(677): object \"Main_Demux_Version_Name_i\" assigned a value but never read" {  } { { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 677 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1622121870341 "|Endat_Controller_Firmware"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Main_Demux_Version_Number_i Endat_Controller_Firmware.vhd(678) " "Verilog HDL or VHDL warning at Endat_Controller_Firmware.vhd(678): object \"Main_Demux_Version_Number_i\" assigned a value but never read" {  } { { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 678 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1622121870341 "|Endat_Controller_Firmware"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Main_Demux_Version_Ready_i Endat_Controller_Firmware.vhd(679) " "Verilog HDL or VHDL warning at Endat_Controller_Firmware.vhd(679): object \"Main_Demux_Version_Ready_i\" assigned a value but never read" {  } { { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 679 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1622121870341 "|Endat_Controller_Firmware"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "Message_Length_i Endat_Controller_Firmware.vhd(718) " "VHDL Signal Declaration warning at Endat_Controller_Firmware.vhd(718): used implicit default value for signal \"Message_Length_i\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 718 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1622121870341 "|Endat_Controller_Firmware"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "Watchdog_Reset_i Endat_Controller_Firmware.vhd(733) " "VHDL Signal Declaration warning at Endat_Controller_Firmware.vhd(733): used implicit default value for signal \"Watchdog_Reset_i\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 733 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1622121870341 "|Endat_Controller_Firmware"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Mux_watchdog_i Endat_Controller_Firmware.vhd(735) " "Verilog HDL or VHDL warning at Endat_Controller_Firmware.vhd(735): object \"Mux_watchdog_i\" assigned a value but never read" {  } { { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 735 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1622121870341 "|Endat_Controller_Firmware"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Main_Mux_Version_Name_i Endat_Controller_Firmware.vhd(753) " "Verilog HDL or VHDL warning at Endat_Controller_Firmware.vhd(753): object \"Main_Mux_Version_Name_i\" assigned a value but never read" {  } { { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 753 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1622121870341 "|Endat_Controller_Firmware"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Main_Mux_Version_Number_i Endat_Controller_Firmware.vhd(754) " "Verilog HDL or VHDL warning at Endat_Controller_Firmware.vhd(754): object \"Main_Mux_Version_Number_i\" assigned a value but never read" {  } { { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 754 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1622121870341 "|Endat_Controller_Firmware"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Main_Mux_Version_Ready_i Endat_Controller_Firmware.vhd(755) " "Verilog HDL or VHDL warning at Endat_Controller_Firmware.vhd(755): object \"Main_Mux_Version_Ready_i\" assigned a value but never read" {  } { { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 755 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1622121870341 "|Endat_Controller_Firmware"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "Version_Name_i Endat_Controller_Firmware.vhd(757) " "VHDL Signal Declaration warning at Endat_Controller_Firmware.vhd(757): used implicit default value for signal \"Version_Name_i\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 757 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1622121870341 "|Endat_Controller_Firmware"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "Version_Number_i Endat_Controller_Firmware.vhd(758) " "VHDL Signal Declaration warning at Endat_Controller_Firmware.vhd(758): used implicit default value for signal \"Version_Number_i\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 758 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1622121870341 "|Endat_Controller_Firmware"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "Version_Data_Ready_i Endat_Controller_Firmware.vhd(759) " "VHDL Signal Declaration warning at Endat_Controller_Firmware.vhd(759): used implicit default value for signal \"Version_Data_Ready_i\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 759 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1622121870351 "|Endat_Controller_Firmware"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Baud_Rate_Generator_Version_Name_1_i Endat_Controller_Firmware.vhd(862) " "Verilog HDL or VHDL warning at Endat_Controller_Firmware.vhd(862): object \"Baud_Rate_Generator_Version_Name_1_i\" assigned a value but never read" {  } { { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 862 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1622121870351 "|Endat_Controller_Firmware"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Baud_Rate_Generator_Version_Number_1_i Endat_Controller_Firmware.vhd(863) " "Verilog HDL or VHDL warning at Endat_Controller_Firmware.vhd(863): object \"Baud_Rate_Generator_Version_Number_1_i\" assigned a value but never read" {  } { { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 863 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1622121870351 "|Endat_Controller_Firmware"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Baud_Rate_Generator_Version_Ready_1_i Endat_Controller_Firmware.vhd(864) " "Verilog HDL or VHDL warning at Endat_Controller_Firmware.vhd(864): object \"Baud_Rate_Generator_Version_Ready_1_i\" assigned a value but never read" {  } { { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 864 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1622121870351 "|Endat_Controller_Firmware"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "SPI_Inpor_i Endat_Controller_Firmware.vhd(902) " "Verilog HDL or VHDL warning at Endat_Controller_Firmware.vhd(902): object \"SPI_Inpor_i\" assigned a value but never read" {  } { { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 902 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1622121870351 "|Endat_Controller_Firmware"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Version_Reg Version_Reg:Ver_Reg_1 " "Elaborating entity \"Version_Reg\" for hierarchy \"Version_Reg:Ver_Reg_1\"" {  } { { "../scr/Endat_Controller_Firmware.vhd" "Ver_Reg_1" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 1047 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622121870474 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SPI_IO_Driver SPI_IO_Driver:SPI_In_1 " "Elaborating entity \"SPI_IO_Driver\" for hierarchy \"SPI_IO_Driver:SPI_In_1\"" {  } { { "../scr/Endat_Controller_Firmware.vhd" "SPI_In_1" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 1058 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622121870548 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Start_Byte_Conversion SPI_IO_Driver.vhd(77) " "Verilog HDL or VHDL warning at SPI_IO_Driver.vhd(77): object \"Start_Byte_Conversion\" assigned a value but never read" {  } { { "../scr/SPI_IO_Driver.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/SPI_IO_Driver.vhd" 77 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1622121870568 "|Endat_Controller_Firmware|SPI_IO_Driver:SPI_In_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SPI_Input_Handler SPI_Input_Handler:SPI_Input_Handler_1 " "Elaborating entity \"SPI_Input_Handler\" for hierarchy \"SPI_Input_Handler:SPI_Input_Handler_1\"" {  } { { "../scr/Endat_Controller_Firmware.vhd" "SPI_Input_Handler_1" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 1084 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622121870578 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "bit_cnt SPI_Input_Handler.vhd(151) " "Verilog HDL or VHDL warning at SPI_Input_Handler.vhd(151): object \"bit_cnt\" assigned a value but never read" {  } { { "../scr/SPI_Input_Handler.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/SPI_Input_Handler.vhd" 151 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1622121870599 "|Endat_Controller_Firmware|SPI_Input_Handler:SPI_Input_Handler_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SPI_Output_Handler SPI_Output_Handler:SPI_Output_Handler_1 " "Elaborating entity \"SPI_Output_Handler\" for hierarchy \"SPI_Output_Handler:SPI_Output_Handler_1\"" {  } { { "../scr/Endat_Controller_Firmware.vhd" "SPI_Output_Handler_1" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 1140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622121870619 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "bit_cnt SPI_Output_Handler.vhd(188) " "Verilog HDL or VHDL warning at SPI_Output_Handler.vhd(188): object \"bit_cnt\" assigned a value but never read" {  } { { "../scr/SPI_Output_Handler.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/SPI_Output_Handler.vhd" 188 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1622121870639 "|Endat_Controller_Firmware|SPI_Output_Handler:SPI_Output_Handler_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SPI_Analog_Driver SPI_Analog_Driver:SPI_Analog_Driver_1 " "Elaborating entity \"SPI_Analog_Driver\" for hierarchy \"SPI_Analog_Driver:SPI_Analog_Driver_1\"" {  } { { "../scr/Endat_Controller_Firmware.vhd" "SPI_Analog_Driver_1" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 1179 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622121870649 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SPI_Analog_Handler SPI_Analog_Handler:SPI_Analog_Handler_1 " "Elaborating entity \"SPI_Analog_Handler\" for hierarchy \"SPI_Analog_Handler:SPI_Analog_Handler_1\"" {  } { { "../scr/Endat_Controller_Firmware.vhd" "SPI_Analog_Handler_1" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 1209 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622121870669 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Channel_cnt SPI_Analog_Handler.vhd(339) " "Verilog HDL or VHDL warning at SPI_Analog_Handler.vhd(339): object \"Channel_cnt\" assigned a value but never read" {  } { { "../scr/SPI_Analog_Handler.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/SPI_Analog_Handler.vhd" 339 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1622121870704 "|Endat_Controller_Firmware|SPI_Analog_Handler:SPI_Analog_Handler_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Main_Demux Main_Demux:Main_Demux_1 " "Elaborating entity \"Main_Demux\" for hierarchy \"Main_Demux:Main_Demux_1\"" {  } { { "../scr/Endat_Controller_Firmware.vhd" "Main_Demux_1" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 1281 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622121870714 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Output_Card_1_i Main_Demux.vhd(131) " "Verilog HDL or VHDL warning at Main_Demux.vhd(131): object \"Output_Card_1_i\" assigned a value but never read" {  } { { "../scr/Main_Demux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Demux.vhd" 131 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1622121870734 "|Endat_Controller_Firmware|Main_Demux:Main_Demux_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Output_Card_2_i Main_Demux.vhd(132) " "Verilog HDL or VHDL warning at Main_Demux.vhd(132): object \"Output_Card_2_i\" assigned a value but never read" {  } { { "../scr/Main_Demux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Demux.vhd" 132 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1622121870734 "|Endat_Controller_Firmware|Main_Demux:Main_Demux_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Messag_Length_i Main_Demux.vhd(180) " "Verilog HDL or VHDL warning at Main_Demux.vhd(180): object \"Messag_Length_i\" assigned a value but never read" {  } { { "../scr/Main_Demux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Demux.vhd" 180 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1622121870734 "|Endat_Controller_Firmware|Main_Demux:Main_Demux_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Wait_cnt Main_Demux.vhd(568) " "Verilog HDL or VHDL warning at Main_Demux.vhd(568): object \"Wait_cnt\" assigned a value but never read" {  } { { "../scr/Main_Demux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Demux.vhd" 568 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1622121870734 "|Endat_Controller_Firmware|Main_Demux:Main_Demux_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myfifo8 Main_Demux:Main_Demux_1\|myfifo8:u1 " "Elaborating entity \"myfifo8\" for hierarchy \"Main_Demux:Main_Demux_1\|myfifo8:u1\"" {  } { { "../scr/Main_Demux.vhd" "u1" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Demux.vhd" 259 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622121870734 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_shiftreg Main_Demux:Main_Demux_1\|myfifo8:u1\|lpm_shiftreg:lpm_shiftreg_component " "Elaborating entity \"lpm_shiftreg\" for hierarchy \"Main_Demux:Main_Demux_1\|myfifo8:u1\|lpm_shiftreg:lpm_shiftreg_component\"" {  } { { "../scr/myfifo8.vhd" "lpm_shiftreg_component" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/myfifo8.vhd" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622121870830 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Main_Demux:Main_Demux_1\|myfifo8:u1\|lpm_shiftreg:lpm_shiftreg_component " "Elaborated megafunction instantiation \"Main_Demux:Main_Demux_1\|myfifo8:u1\|lpm_shiftreg:lpm_shiftreg_component\"" {  } { { "../scr/myfifo8.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/myfifo8.vhd" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622121870840 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Main_Demux:Main_Demux_1\|myfifo8:u1\|lpm_shiftreg:lpm_shiftreg_component " "Instantiated megafunction \"Main_Demux:Main_Demux_1\|myfifo8:u1\|lpm_shiftreg:lpm_shiftreg_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction RIGHT " "Parameter \"lpm_direction\" = \"RIGHT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622121870840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_SHIFTREG " "Parameter \"lpm_type\" = \"LPM_SHIFTREG\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622121870840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622121870840 ""}  } { { "../scr/myfifo8.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/myfifo8.vhd" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1622121870840 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Main_Mux Main_Mux:Main_Mux_1 " "Elaborating entity \"Main_Mux\" for hierarchy \"Main_Mux:Main_Mux_1\"" {  } { { "../scr/Endat_Controller_Firmware.vhd" "Main_Mux_1" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 1316 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622121870850 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "comms_done Main_Mux.vhd(225) " "Verilog HDL or VHDL warning at Main_Mux.vhd(225): object \"comms_done\" assigned a value but never read" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 225 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1622121870860 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "done Main_Mux.vhd(226) " "Verilog HDL or VHDL warning at Main_Mux.vhd(226): object \"done\" assigned a value but never read" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 226 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1622121870860 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "SerData_Byte Main_Mux.vhd(230) " "Verilog HDL or VHDL warning at Main_Mux.vhd(230): object \"SerData_Byte\" assigned a value but never read" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 230 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1622121870860 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Message_done Main_Mux.vhd(242) " "Verilog HDL or VHDL warning at Main_Mux.vhd(242): object \"Message_done\" assigned a value but never read" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 242 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1622121870860 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Busy_Latch Main_Mux.vhd(371) " "Verilog HDL or VHDL warning at Main_Mux.vhd(371): object \"Busy_Latch\" assigned a value but never read" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 371 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1622121870860 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Analog_Input_Ready Main_Mux.vhd(377) " "Verilog HDL or VHDL warning at Main_Mux.vhd(377): object \"Analog_Input_Ready\" assigned a value but never read" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 377 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1622121870860 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "CRC2send Main_Mux.vhd(463) " "VHDL Process Statement warning at Main_Mux.vhd(463): inferring latch(es) for signal or variable \"CRC2send\", which holds its previous value in one or more paths through the process" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1622121870923 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tx_counter Main_Mux.vhd(1308) " "Verilog HDL or VHDL warning at Main_Mux.vhd(1308): object \"tx_counter\" assigned a value but never read" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 1308 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1622121870928 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[255\]\[0\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[255\]\[0\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871036 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[255\]\[1\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[255\]\[1\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871036 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[255\]\[2\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[255\]\[2\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871036 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[255\]\[3\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[255\]\[3\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871046 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[255\]\[4\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[255\]\[4\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871046 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[255\]\[5\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[255\]\[5\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871046 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[255\]\[6\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[255\]\[6\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871046 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[255\]\[7\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[255\]\[7\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871046 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[254\]\[0\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[254\]\[0\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871046 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[254\]\[1\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[254\]\[1\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871046 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[254\]\[2\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[254\]\[2\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871046 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[254\]\[3\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[254\]\[3\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871046 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[254\]\[4\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[254\]\[4\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871046 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[254\]\[5\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[254\]\[5\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871046 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[254\]\[6\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[254\]\[6\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871046 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[254\]\[7\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[254\]\[7\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871046 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[253\]\[0\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[253\]\[0\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871046 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[253\]\[1\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[253\]\[1\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871046 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[253\]\[2\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[253\]\[2\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871046 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[253\]\[3\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[253\]\[3\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871046 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[253\]\[4\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[253\]\[4\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871046 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[253\]\[5\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[253\]\[5\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871046 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[253\]\[6\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[253\]\[6\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871046 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[253\]\[7\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[253\]\[7\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871046 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[252\]\[0\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[252\]\[0\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871046 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[252\]\[1\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[252\]\[1\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871046 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[252\]\[2\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[252\]\[2\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871046 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[252\]\[3\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[252\]\[3\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871046 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[252\]\[4\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[252\]\[4\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871046 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[252\]\[5\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[252\]\[5\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871046 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[252\]\[6\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[252\]\[6\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871046 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[252\]\[7\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[252\]\[7\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871046 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[251\]\[0\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[251\]\[0\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871046 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[251\]\[1\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[251\]\[1\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871046 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[251\]\[2\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[251\]\[2\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871046 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[251\]\[3\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[251\]\[3\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871046 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[251\]\[4\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[251\]\[4\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871046 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[251\]\[5\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[251\]\[5\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871046 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[251\]\[6\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[251\]\[6\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871046 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[251\]\[7\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[251\]\[7\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871046 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[250\]\[0\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[250\]\[0\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871046 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[250\]\[1\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[250\]\[1\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871046 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[250\]\[2\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[250\]\[2\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871046 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[250\]\[3\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[250\]\[3\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871046 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[250\]\[4\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[250\]\[4\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871046 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[250\]\[5\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[250\]\[5\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871046 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[250\]\[6\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[250\]\[6\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871046 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[250\]\[7\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[250\]\[7\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871046 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[249\]\[0\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[249\]\[0\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871046 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[249\]\[1\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[249\]\[1\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871046 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[249\]\[2\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[249\]\[2\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871046 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[249\]\[3\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[249\]\[3\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871046 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[249\]\[4\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[249\]\[4\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871046 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[249\]\[5\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[249\]\[5\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871046 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[249\]\[6\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[249\]\[6\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871046 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[249\]\[7\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[249\]\[7\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871046 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[248\]\[0\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[248\]\[0\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871046 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[248\]\[1\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[248\]\[1\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871046 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[248\]\[2\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[248\]\[2\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871046 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[248\]\[3\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[248\]\[3\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871046 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[248\]\[4\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[248\]\[4\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871046 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[248\]\[5\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[248\]\[5\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871046 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[248\]\[6\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[248\]\[6\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871046 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[248\]\[7\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[248\]\[7\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871046 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[247\]\[0\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[247\]\[0\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871046 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[247\]\[1\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[247\]\[1\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871046 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[247\]\[2\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[247\]\[2\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871046 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[247\]\[3\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[247\]\[3\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871046 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[247\]\[4\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[247\]\[4\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871046 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[247\]\[5\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[247\]\[5\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871046 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[247\]\[6\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[247\]\[6\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871046 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[247\]\[7\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[247\]\[7\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871046 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[246\]\[0\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[246\]\[0\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871046 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[246\]\[1\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[246\]\[1\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871046 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[246\]\[2\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[246\]\[2\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871046 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[246\]\[3\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[246\]\[3\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871046 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[246\]\[4\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[246\]\[4\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871046 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[246\]\[5\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[246\]\[5\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871046 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[246\]\[6\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[246\]\[6\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871046 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[246\]\[7\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[246\]\[7\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871046 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[245\]\[0\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[245\]\[0\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871046 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[245\]\[1\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[245\]\[1\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871046 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[245\]\[2\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[245\]\[2\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871046 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[245\]\[3\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[245\]\[3\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871046 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[245\]\[4\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[245\]\[4\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871046 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[245\]\[5\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[245\]\[5\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871046 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[245\]\[6\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[245\]\[6\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871046 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[245\]\[7\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[245\]\[7\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871046 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[244\]\[0\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[244\]\[0\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871046 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[244\]\[1\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[244\]\[1\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871046 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[244\]\[2\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[244\]\[2\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871046 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[244\]\[3\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[244\]\[3\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871046 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[244\]\[4\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[244\]\[4\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871046 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[244\]\[5\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[244\]\[5\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871046 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[244\]\[6\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[244\]\[6\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871046 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[244\]\[7\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[244\]\[7\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871046 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[243\]\[0\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[243\]\[0\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871046 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[243\]\[1\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[243\]\[1\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871046 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[243\]\[2\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[243\]\[2\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871046 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[243\]\[3\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[243\]\[3\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871046 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[243\]\[4\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[243\]\[4\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871046 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[243\]\[5\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[243\]\[5\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871046 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[243\]\[6\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[243\]\[6\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871046 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[243\]\[7\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[243\]\[7\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871046 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[242\]\[0\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[242\]\[0\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871046 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[242\]\[1\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[242\]\[1\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871046 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[242\]\[2\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[242\]\[2\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871046 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[242\]\[3\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[242\]\[3\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871046 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[242\]\[4\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[242\]\[4\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871046 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[242\]\[5\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[242\]\[5\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871046 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[242\]\[6\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[242\]\[6\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871046 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[242\]\[7\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[242\]\[7\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871046 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[241\]\[0\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[241\]\[0\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871046 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[241\]\[1\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[241\]\[1\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871046 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[241\]\[2\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[241\]\[2\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871046 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[241\]\[3\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[241\]\[3\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871046 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[241\]\[4\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[241\]\[4\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871046 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[241\]\[5\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[241\]\[5\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871046 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[241\]\[6\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[241\]\[6\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871046 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[241\]\[7\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[241\]\[7\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871046 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[240\]\[0\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[240\]\[0\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871046 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[240\]\[1\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[240\]\[1\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871046 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[240\]\[2\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[240\]\[2\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871046 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[240\]\[3\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[240\]\[3\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871056 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[240\]\[4\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[240\]\[4\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871056 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[240\]\[5\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[240\]\[5\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871056 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[240\]\[6\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[240\]\[6\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871056 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[240\]\[7\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[240\]\[7\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871056 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[239\]\[0\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[239\]\[0\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871056 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[239\]\[1\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[239\]\[1\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871056 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[239\]\[2\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[239\]\[2\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871056 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[239\]\[3\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[239\]\[3\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871056 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[239\]\[4\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[239\]\[4\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871056 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[239\]\[5\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[239\]\[5\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871056 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[239\]\[6\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[239\]\[6\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871056 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[239\]\[7\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[239\]\[7\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871056 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[238\]\[0\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[238\]\[0\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871056 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[238\]\[1\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[238\]\[1\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871056 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[238\]\[2\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[238\]\[2\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871056 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[238\]\[3\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[238\]\[3\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871056 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[238\]\[4\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[238\]\[4\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871056 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[238\]\[5\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[238\]\[5\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871056 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[238\]\[6\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[238\]\[6\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871056 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[238\]\[7\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[238\]\[7\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871056 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[237\]\[0\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[237\]\[0\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871056 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[237\]\[1\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[237\]\[1\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871056 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[237\]\[2\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[237\]\[2\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871056 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[237\]\[3\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[237\]\[3\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871056 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[237\]\[4\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[237\]\[4\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871056 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[237\]\[5\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[237\]\[5\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871056 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[237\]\[6\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[237\]\[6\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871056 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[237\]\[7\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[237\]\[7\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871056 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[236\]\[0\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[236\]\[0\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871056 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[236\]\[1\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[236\]\[1\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871056 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[236\]\[2\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[236\]\[2\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871056 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[236\]\[3\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[236\]\[3\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871056 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[236\]\[4\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[236\]\[4\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871056 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[236\]\[5\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[236\]\[5\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871056 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[236\]\[6\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[236\]\[6\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871056 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[236\]\[7\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[236\]\[7\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871056 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[235\]\[0\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[235\]\[0\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871056 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[235\]\[1\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[235\]\[1\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871056 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[235\]\[2\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[235\]\[2\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871056 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[235\]\[3\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[235\]\[3\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871056 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[235\]\[4\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[235\]\[4\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871056 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[235\]\[5\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[235\]\[5\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871056 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[235\]\[6\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[235\]\[6\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871056 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[235\]\[7\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[235\]\[7\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871056 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[234\]\[0\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[234\]\[0\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871056 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[234\]\[1\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[234\]\[1\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871056 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[234\]\[2\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[234\]\[2\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871056 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[234\]\[3\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[234\]\[3\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871056 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[234\]\[4\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[234\]\[4\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871056 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[234\]\[5\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[234\]\[5\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871056 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[234\]\[6\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[234\]\[6\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871056 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[234\]\[7\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[234\]\[7\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871056 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[233\]\[0\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[233\]\[0\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871056 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[233\]\[1\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[233\]\[1\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871056 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[233\]\[2\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[233\]\[2\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871056 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[233\]\[3\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[233\]\[3\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871056 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[233\]\[4\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[233\]\[4\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871056 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[233\]\[5\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[233\]\[5\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871056 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[233\]\[6\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[233\]\[6\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871056 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[233\]\[7\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[233\]\[7\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871056 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[232\]\[0\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[232\]\[0\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871056 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[232\]\[1\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[232\]\[1\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871056 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[232\]\[2\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[232\]\[2\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871056 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[232\]\[3\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[232\]\[3\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871056 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[232\]\[4\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[232\]\[4\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871056 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[232\]\[5\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[232\]\[5\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871056 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[232\]\[6\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[232\]\[6\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871056 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[232\]\[7\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[232\]\[7\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871056 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[231\]\[0\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[231\]\[0\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871056 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[231\]\[1\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[231\]\[1\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871056 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[231\]\[2\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[231\]\[2\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871056 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[231\]\[3\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[231\]\[3\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871056 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[231\]\[4\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[231\]\[4\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871056 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[231\]\[5\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[231\]\[5\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871056 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[231\]\[6\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[231\]\[6\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871056 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[231\]\[7\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[231\]\[7\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871056 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[230\]\[0\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[230\]\[0\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871056 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[230\]\[1\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[230\]\[1\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871056 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[230\]\[2\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[230\]\[2\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871056 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[230\]\[3\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[230\]\[3\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871056 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[230\]\[4\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[230\]\[4\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871056 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[230\]\[5\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[230\]\[5\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871056 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[230\]\[6\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[230\]\[6\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871056 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[230\]\[7\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[230\]\[7\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871056 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[229\]\[0\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[229\]\[0\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871056 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[229\]\[1\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[229\]\[1\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871056 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[229\]\[2\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[229\]\[2\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871056 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[229\]\[3\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[229\]\[3\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871056 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[229\]\[4\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[229\]\[4\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871056 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[229\]\[5\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[229\]\[5\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871056 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[229\]\[6\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[229\]\[6\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871056 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[229\]\[7\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[229\]\[7\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871056 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[228\]\[0\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[228\]\[0\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871056 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[228\]\[1\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[228\]\[1\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871056 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[228\]\[2\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[228\]\[2\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871056 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[228\]\[3\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[228\]\[3\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871056 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[228\]\[4\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[228\]\[4\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871056 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[228\]\[5\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[228\]\[5\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871056 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[228\]\[6\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[228\]\[6\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871056 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[228\]\[7\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[228\]\[7\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871056 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[227\]\[0\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[227\]\[0\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871056 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[227\]\[1\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[227\]\[1\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871056 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[227\]\[2\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[227\]\[2\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871056 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[227\]\[3\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[227\]\[3\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871056 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[227\]\[4\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[227\]\[4\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871056 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[227\]\[5\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[227\]\[5\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871056 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[227\]\[6\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[227\]\[6\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871056 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[227\]\[7\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[227\]\[7\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871056 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[226\]\[0\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[226\]\[0\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871056 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[226\]\[1\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[226\]\[1\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871056 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[226\]\[2\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[226\]\[2\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871056 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[226\]\[3\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[226\]\[3\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871056 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[226\]\[4\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[226\]\[4\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871056 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[226\]\[5\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[226\]\[5\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871056 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[226\]\[6\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[226\]\[6\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871056 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[226\]\[7\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[226\]\[7\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871056 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[225\]\[0\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[225\]\[0\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871056 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[225\]\[1\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[225\]\[1\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871056 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[225\]\[2\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[225\]\[2\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871056 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[225\]\[3\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[225\]\[3\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871056 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[225\]\[4\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[225\]\[4\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871056 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[225\]\[5\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[225\]\[5\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871056 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[225\]\[6\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[225\]\[6\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871056 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[225\]\[7\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[225\]\[7\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871056 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[224\]\[0\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[224\]\[0\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871056 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[224\]\[1\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[224\]\[1\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871056 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[224\]\[2\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[224\]\[2\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871056 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[224\]\[3\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[224\]\[3\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871056 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[224\]\[4\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[224\]\[4\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871056 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[224\]\[5\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[224\]\[5\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871056 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[224\]\[6\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[224\]\[6\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871056 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[224\]\[7\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[224\]\[7\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871066 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[223\]\[0\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[223\]\[0\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871066 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[223\]\[1\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[223\]\[1\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871066 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[223\]\[2\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[223\]\[2\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871066 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[223\]\[3\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[223\]\[3\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871066 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[223\]\[4\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[223\]\[4\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871066 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[223\]\[5\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[223\]\[5\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871066 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[223\]\[6\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[223\]\[6\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871066 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[223\]\[7\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[223\]\[7\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871066 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[222\]\[0\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[222\]\[0\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871066 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[222\]\[1\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[222\]\[1\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871066 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[222\]\[2\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[222\]\[2\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871066 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[222\]\[3\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[222\]\[3\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871066 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[222\]\[4\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[222\]\[4\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871066 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[222\]\[5\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[222\]\[5\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871066 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[222\]\[6\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[222\]\[6\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871066 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[222\]\[7\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[222\]\[7\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871066 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[221\]\[0\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[221\]\[0\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871066 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[221\]\[1\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[221\]\[1\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871066 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[221\]\[2\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[221\]\[2\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871066 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[221\]\[3\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[221\]\[3\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871066 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[221\]\[4\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[221\]\[4\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871066 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[221\]\[5\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[221\]\[5\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871066 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[221\]\[6\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[221\]\[6\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871066 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[221\]\[7\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[221\]\[7\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871066 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[220\]\[0\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[220\]\[0\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871066 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[220\]\[1\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[220\]\[1\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871066 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[220\]\[2\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[220\]\[2\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871066 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[220\]\[3\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[220\]\[3\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871066 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[220\]\[4\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[220\]\[4\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871066 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[220\]\[5\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[220\]\[5\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871066 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[220\]\[6\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[220\]\[6\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871066 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[220\]\[7\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[220\]\[7\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871066 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[219\]\[0\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[219\]\[0\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871066 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[219\]\[1\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[219\]\[1\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871066 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[219\]\[2\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[219\]\[2\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871066 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[219\]\[3\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[219\]\[3\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871066 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[219\]\[4\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[219\]\[4\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871066 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[219\]\[5\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[219\]\[5\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871066 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[219\]\[6\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[219\]\[6\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871066 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[219\]\[7\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[219\]\[7\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871066 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[218\]\[0\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[218\]\[0\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871066 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[218\]\[1\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[218\]\[1\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871066 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[218\]\[2\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[218\]\[2\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871066 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[218\]\[3\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[218\]\[3\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871066 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[218\]\[4\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[218\]\[4\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871066 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[218\]\[5\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[218\]\[5\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871066 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[218\]\[6\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[218\]\[6\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871066 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[218\]\[7\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[218\]\[7\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871066 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[217\]\[0\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[217\]\[0\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871066 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[217\]\[1\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[217\]\[1\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871066 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[217\]\[2\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[217\]\[2\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871066 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[217\]\[3\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[217\]\[3\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871066 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[217\]\[4\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[217\]\[4\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871066 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[217\]\[5\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[217\]\[5\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871066 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[217\]\[6\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[217\]\[6\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871066 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[217\]\[7\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[217\]\[7\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871066 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[216\]\[0\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[216\]\[0\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871066 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[216\]\[1\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[216\]\[1\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871066 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[216\]\[2\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[216\]\[2\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871066 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[216\]\[3\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[216\]\[3\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871066 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[216\]\[4\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[216\]\[4\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871066 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[216\]\[5\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[216\]\[5\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871066 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[216\]\[6\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[216\]\[6\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871066 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[216\]\[7\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[216\]\[7\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871066 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[215\]\[0\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[215\]\[0\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871066 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[215\]\[1\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[215\]\[1\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871066 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[215\]\[2\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[215\]\[2\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871066 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[215\]\[3\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[215\]\[3\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871066 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[215\]\[4\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[215\]\[4\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871066 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[215\]\[5\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[215\]\[5\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871066 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[215\]\[6\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[215\]\[6\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871066 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[215\]\[7\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[215\]\[7\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871066 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[214\]\[0\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[214\]\[0\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871066 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[214\]\[1\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[214\]\[1\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871066 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[214\]\[2\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[214\]\[2\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871066 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[214\]\[3\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[214\]\[3\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871066 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[214\]\[4\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[214\]\[4\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871066 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[214\]\[5\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[214\]\[5\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871066 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[214\]\[6\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[214\]\[6\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871066 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[214\]\[7\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[214\]\[7\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871066 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[213\]\[0\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[213\]\[0\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871066 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[213\]\[1\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[213\]\[1\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871066 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[213\]\[2\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[213\]\[2\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871066 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[213\]\[3\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[213\]\[3\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871066 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[213\]\[4\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[213\]\[4\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871066 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[213\]\[5\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[213\]\[5\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871066 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[213\]\[6\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[213\]\[6\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871066 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[213\]\[7\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[213\]\[7\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871066 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[212\]\[0\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[212\]\[0\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871066 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[212\]\[1\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[212\]\[1\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871066 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[212\]\[2\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[212\]\[2\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871066 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[212\]\[3\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[212\]\[3\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871066 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[212\]\[4\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[212\]\[4\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871066 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[212\]\[5\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[212\]\[5\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871066 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[212\]\[6\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[212\]\[6\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871066 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[212\]\[7\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[212\]\[7\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871066 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[211\]\[0\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[211\]\[0\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871066 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[211\]\[1\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[211\]\[1\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871066 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[211\]\[2\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[211\]\[2\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871066 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[211\]\[3\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[211\]\[3\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871066 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[211\]\[4\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[211\]\[4\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871066 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[211\]\[5\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[211\]\[5\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871066 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[211\]\[6\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[211\]\[6\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871066 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[211\]\[7\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[211\]\[7\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871066 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[210\]\[0\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[210\]\[0\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871066 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[210\]\[1\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[210\]\[1\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871066 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[210\]\[2\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[210\]\[2\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871066 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[210\]\[3\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[210\]\[3\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871066 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[210\]\[4\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[210\]\[4\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871066 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[210\]\[5\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[210\]\[5\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871066 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[210\]\[6\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[210\]\[6\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871066 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[210\]\[7\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[210\]\[7\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871066 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[209\]\[0\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[209\]\[0\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871066 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[209\]\[1\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[209\]\[1\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871066 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[209\]\[2\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[209\]\[2\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871066 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[209\]\[3\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[209\]\[3\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871066 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[209\]\[4\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[209\]\[4\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871066 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[209\]\[5\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[209\]\[5\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871066 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[209\]\[6\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[209\]\[6\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871066 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[209\]\[7\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[209\]\[7\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871066 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[208\]\[0\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[208\]\[0\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871066 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[208\]\[1\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[208\]\[1\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871066 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[208\]\[2\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[208\]\[2\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871076 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[208\]\[3\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[208\]\[3\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871076 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[208\]\[4\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[208\]\[4\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871076 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[208\]\[5\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[208\]\[5\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871076 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[208\]\[6\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[208\]\[6\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871076 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[208\]\[7\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[208\]\[7\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871076 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[207\]\[0\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[207\]\[0\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871076 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[207\]\[1\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[207\]\[1\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871076 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[207\]\[2\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[207\]\[2\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871076 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[207\]\[3\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[207\]\[3\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871076 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[207\]\[4\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[207\]\[4\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871076 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[207\]\[5\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[207\]\[5\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871076 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[207\]\[6\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[207\]\[6\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871076 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[207\]\[7\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[207\]\[7\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871076 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[206\]\[0\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[206\]\[0\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871076 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[206\]\[1\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[206\]\[1\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871076 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[206\]\[2\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[206\]\[2\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871076 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[206\]\[3\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[206\]\[3\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871076 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[206\]\[4\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[206\]\[4\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871076 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[206\]\[5\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[206\]\[5\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871076 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[206\]\[6\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[206\]\[6\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871076 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[206\]\[7\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[206\]\[7\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871076 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[205\]\[0\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[205\]\[0\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871076 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[205\]\[1\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[205\]\[1\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871076 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[205\]\[2\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[205\]\[2\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871076 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[205\]\[3\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[205\]\[3\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871076 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[205\]\[4\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[205\]\[4\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871076 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[205\]\[5\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[205\]\[5\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871076 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[205\]\[6\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[205\]\[6\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871076 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[205\]\[7\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[205\]\[7\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871076 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[204\]\[0\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[204\]\[0\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871076 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[204\]\[1\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[204\]\[1\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871076 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[204\]\[2\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[204\]\[2\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871076 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[204\]\[3\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[204\]\[3\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871076 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[204\]\[4\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[204\]\[4\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871076 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[204\]\[5\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[204\]\[5\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871076 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[204\]\[6\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[204\]\[6\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871076 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[204\]\[7\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[204\]\[7\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871076 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[203\]\[0\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[203\]\[0\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871076 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[203\]\[1\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[203\]\[1\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871076 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[203\]\[2\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[203\]\[2\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871076 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[203\]\[3\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[203\]\[3\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871076 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[203\]\[4\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[203\]\[4\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871076 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[203\]\[5\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[203\]\[5\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871076 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[203\]\[6\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[203\]\[6\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871076 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[203\]\[7\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[203\]\[7\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871076 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[202\]\[0\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[202\]\[0\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871076 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[202\]\[1\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[202\]\[1\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871076 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[202\]\[2\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[202\]\[2\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871076 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[202\]\[3\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[202\]\[3\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871076 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[202\]\[4\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[202\]\[4\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871076 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[202\]\[5\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[202\]\[5\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871076 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[202\]\[6\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[202\]\[6\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871076 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[202\]\[7\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[202\]\[7\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871076 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[201\]\[0\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[201\]\[0\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871076 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[201\]\[1\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[201\]\[1\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871076 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[201\]\[2\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[201\]\[2\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871076 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[201\]\[3\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[201\]\[3\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871076 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[201\]\[4\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[201\]\[4\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871076 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[201\]\[5\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[201\]\[5\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871076 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[201\]\[6\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[201\]\[6\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871076 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[201\]\[7\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[201\]\[7\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871076 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[200\]\[0\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[200\]\[0\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871076 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[200\]\[1\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[200\]\[1\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871076 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[200\]\[2\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[200\]\[2\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871076 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[200\]\[3\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[200\]\[3\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871076 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[200\]\[4\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[200\]\[4\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871076 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[200\]\[5\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[200\]\[5\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871076 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[200\]\[6\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[200\]\[6\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871076 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[200\]\[7\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[200\]\[7\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871076 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[199\]\[0\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[199\]\[0\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871076 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[199\]\[1\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[199\]\[1\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871076 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[199\]\[2\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[199\]\[2\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871076 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[199\]\[3\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[199\]\[3\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871076 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[199\]\[4\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[199\]\[4\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871076 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[199\]\[5\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[199\]\[5\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871076 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[199\]\[6\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[199\]\[6\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871076 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[199\]\[7\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[199\]\[7\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871076 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[198\]\[0\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[198\]\[0\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871076 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[198\]\[1\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[198\]\[1\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871076 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[198\]\[2\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[198\]\[2\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871076 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[198\]\[3\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[198\]\[3\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871076 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[198\]\[4\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[198\]\[4\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871076 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[198\]\[5\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[198\]\[5\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871076 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[198\]\[6\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[198\]\[6\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871076 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[198\]\[7\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[198\]\[7\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871076 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[197\]\[0\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[197\]\[0\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871076 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[197\]\[1\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[197\]\[1\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871076 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[197\]\[2\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[197\]\[2\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871076 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[197\]\[3\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[197\]\[3\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871076 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[197\]\[4\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[197\]\[4\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871076 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[197\]\[5\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[197\]\[5\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871076 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[197\]\[6\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[197\]\[6\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871076 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[197\]\[7\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[197\]\[7\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871076 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[196\]\[0\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[196\]\[0\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871076 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[196\]\[1\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[196\]\[1\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871076 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[196\]\[2\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[196\]\[2\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871076 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[196\]\[3\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[196\]\[3\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871076 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[196\]\[4\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[196\]\[4\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871076 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[196\]\[5\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[196\]\[5\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871076 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[196\]\[6\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[196\]\[6\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871076 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[196\]\[7\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[196\]\[7\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871076 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[195\]\[0\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[195\]\[0\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871076 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[195\]\[1\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[195\]\[1\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871076 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[195\]\[2\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[195\]\[2\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871076 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[195\]\[3\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[195\]\[3\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871076 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[195\]\[4\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[195\]\[4\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871076 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[195\]\[5\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[195\]\[5\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871076 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[195\]\[6\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[195\]\[6\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871076 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[195\]\[7\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[195\]\[7\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871076 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[194\]\[0\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[194\]\[0\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871076 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[194\]\[1\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[194\]\[1\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871076 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[194\]\[2\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[194\]\[2\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871076 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[194\]\[3\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[194\]\[3\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871076 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[194\]\[4\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[194\]\[4\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871076 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[194\]\[5\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[194\]\[5\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871076 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[194\]\[6\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[194\]\[6\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871076 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[194\]\[7\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[194\]\[7\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871076 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[193\]\[0\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[193\]\[0\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871076 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[193\]\[1\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[193\]\[1\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871076 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[193\]\[2\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[193\]\[2\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871076 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[193\]\[3\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[193\]\[3\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871076 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[193\]\[4\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[193\]\[4\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871076 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[193\]\[5\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[193\]\[5\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871086 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[193\]\[6\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[193\]\[6\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871086 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[193\]\[7\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[193\]\[7\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871086 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[192\]\[0\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[192\]\[0\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871086 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[192\]\[1\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[192\]\[1\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871086 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[192\]\[2\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[192\]\[2\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871086 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[192\]\[3\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[192\]\[3\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871086 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[192\]\[4\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[192\]\[4\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871086 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[192\]\[5\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[192\]\[5\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871086 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[192\]\[6\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[192\]\[6\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871086 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[192\]\[7\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[192\]\[7\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871086 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[191\]\[0\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[191\]\[0\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871086 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[191\]\[1\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[191\]\[1\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871086 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[191\]\[2\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[191\]\[2\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871086 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[191\]\[3\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[191\]\[3\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871086 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[191\]\[4\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[191\]\[4\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871086 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[191\]\[5\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[191\]\[5\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871086 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[191\]\[6\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[191\]\[6\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871086 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[191\]\[7\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[191\]\[7\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871086 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[190\]\[0\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[190\]\[0\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871086 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[190\]\[1\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[190\]\[1\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871086 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[190\]\[2\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[190\]\[2\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871086 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[190\]\[3\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[190\]\[3\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871086 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[190\]\[4\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[190\]\[4\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871086 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[190\]\[5\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[190\]\[5\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871086 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[190\]\[6\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[190\]\[6\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871086 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[190\]\[7\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[190\]\[7\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871086 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[189\]\[0\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[189\]\[0\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871086 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[189\]\[1\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[189\]\[1\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871086 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[189\]\[2\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[189\]\[2\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871086 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[189\]\[3\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[189\]\[3\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871086 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[189\]\[4\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[189\]\[4\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871086 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[189\]\[5\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[189\]\[5\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871086 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[189\]\[6\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[189\]\[6\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871086 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[189\]\[7\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[189\]\[7\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871086 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[188\]\[0\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[188\]\[0\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871086 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[188\]\[1\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[188\]\[1\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871086 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[188\]\[2\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[188\]\[2\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871086 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[188\]\[3\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[188\]\[3\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871086 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[188\]\[4\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[188\]\[4\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871086 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[188\]\[5\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[188\]\[5\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871086 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[188\]\[6\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[188\]\[6\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871086 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[188\]\[7\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[188\]\[7\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871086 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[187\]\[0\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[187\]\[0\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871086 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[187\]\[1\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[187\]\[1\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871086 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[187\]\[2\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[187\]\[2\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871086 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[187\]\[3\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[187\]\[3\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871086 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[187\]\[4\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[187\]\[4\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871086 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[187\]\[5\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[187\]\[5\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871086 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[187\]\[6\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[187\]\[6\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871086 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[187\]\[7\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[187\]\[7\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871086 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[186\]\[0\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[186\]\[0\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871086 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[186\]\[1\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[186\]\[1\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871086 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[186\]\[2\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[186\]\[2\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871086 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[186\]\[3\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[186\]\[3\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871086 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[186\]\[4\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[186\]\[4\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871086 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[186\]\[5\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[186\]\[5\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871086 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[186\]\[6\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[186\]\[6\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871086 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[186\]\[7\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[186\]\[7\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871086 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[185\]\[0\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[185\]\[0\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871086 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[185\]\[1\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[185\]\[1\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871086 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[185\]\[2\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[185\]\[2\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871086 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[185\]\[3\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[185\]\[3\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871086 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[185\]\[4\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[185\]\[4\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871086 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[185\]\[5\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[185\]\[5\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871086 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[185\]\[6\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[185\]\[6\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871086 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[185\]\[7\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[185\]\[7\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871086 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[184\]\[0\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[184\]\[0\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871086 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[184\]\[1\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[184\]\[1\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871086 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[184\]\[2\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[184\]\[2\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871086 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[184\]\[3\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[184\]\[3\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871086 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[184\]\[4\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[184\]\[4\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871086 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[184\]\[5\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[184\]\[5\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871086 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[184\]\[6\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[184\]\[6\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871086 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[184\]\[7\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[184\]\[7\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871086 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[183\]\[0\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[183\]\[0\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871086 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[183\]\[1\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[183\]\[1\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871086 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[183\]\[2\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[183\]\[2\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871086 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[183\]\[3\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[183\]\[3\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871086 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[183\]\[4\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[183\]\[4\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871086 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[183\]\[5\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[183\]\[5\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871086 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[183\]\[6\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[183\]\[6\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871086 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[183\]\[7\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[183\]\[7\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871086 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[182\]\[0\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[182\]\[0\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871086 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[182\]\[1\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[182\]\[1\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871086 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[182\]\[2\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[182\]\[2\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871086 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[182\]\[3\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[182\]\[3\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871086 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[182\]\[4\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[182\]\[4\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871086 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[182\]\[5\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[182\]\[5\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871086 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[182\]\[6\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[182\]\[6\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871086 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[182\]\[7\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[182\]\[7\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871086 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[181\]\[0\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[181\]\[0\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871086 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[181\]\[1\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[181\]\[1\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871086 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[181\]\[2\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[181\]\[2\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871086 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[181\]\[3\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[181\]\[3\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871086 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[181\]\[4\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[181\]\[4\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871086 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[181\]\[5\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[181\]\[5\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871086 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[181\]\[6\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[181\]\[6\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871086 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[181\]\[7\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[181\]\[7\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871086 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[180\]\[0\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[180\]\[0\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871086 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[180\]\[1\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[180\]\[1\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871086 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[180\]\[2\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[180\]\[2\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871086 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[180\]\[3\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[180\]\[3\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871086 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[180\]\[4\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[180\]\[4\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871086 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[180\]\[5\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[180\]\[5\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871086 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[180\]\[6\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[180\]\[6\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871086 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[180\]\[7\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[180\]\[7\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871086 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[179\]\[0\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[179\]\[0\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871086 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[179\]\[1\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[179\]\[1\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871086 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[179\]\[2\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[179\]\[2\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871086 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[179\]\[3\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[179\]\[3\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871086 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[179\]\[4\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[179\]\[4\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871086 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[179\]\[5\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[179\]\[5\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871086 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[179\]\[6\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[179\]\[6\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871086 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[179\]\[7\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[179\]\[7\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871086 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[178\]\[0\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[178\]\[0\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871086 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[178\]\[1\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[178\]\[1\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871086 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[178\]\[2\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[178\]\[2\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871086 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[178\]\[3\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[178\]\[3\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871086 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[178\]\[4\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[178\]\[4\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871086 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[178\]\[5\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[178\]\[5\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871086 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[178\]\[6\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[178\]\[6\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871086 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[178\]\[7\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[178\]\[7\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871096 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[177\]\[0\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[177\]\[0\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871096 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[177\]\[1\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[177\]\[1\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871096 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[177\]\[2\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[177\]\[2\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871096 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[177\]\[3\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[177\]\[3\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871096 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[177\]\[4\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[177\]\[4\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871096 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[177\]\[5\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[177\]\[5\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871096 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[177\]\[6\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[177\]\[6\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871096 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[177\]\[7\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[177\]\[7\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871096 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[176\]\[0\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[176\]\[0\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871096 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[176\]\[1\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[176\]\[1\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871096 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[176\]\[2\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[176\]\[2\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871096 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[176\]\[3\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[176\]\[3\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871096 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[176\]\[4\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[176\]\[4\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871096 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[176\]\[5\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[176\]\[5\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871096 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[176\]\[6\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[176\]\[6\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871096 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[176\]\[7\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[176\]\[7\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871096 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[175\]\[0\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[175\]\[0\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871096 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[175\]\[1\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[175\]\[1\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871096 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[175\]\[2\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[175\]\[2\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871096 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[175\]\[3\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[175\]\[3\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871096 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[175\]\[4\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[175\]\[4\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871096 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[175\]\[5\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[175\]\[5\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871096 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[175\]\[6\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[175\]\[6\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871096 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[175\]\[7\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[175\]\[7\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871096 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[174\]\[0\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[174\]\[0\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871096 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[174\]\[1\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[174\]\[1\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871096 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[174\]\[2\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[174\]\[2\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871096 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[174\]\[3\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[174\]\[3\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871096 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[174\]\[4\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[174\]\[4\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871096 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[174\]\[5\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[174\]\[5\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871096 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[174\]\[6\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[174\]\[6\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871096 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[174\]\[7\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[174\]\[7\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871096 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[173\]\[0\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[173\]\[0\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871096 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[173\]\[1\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[173\]\[1\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871096 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[173\]\[2\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[173\]\[2\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871096 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[173\]\[3\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[173\]\[3\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871096 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[173\]\[4\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[173\]\[4\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871096 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[173\]\[5\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[173\]\[5\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871096 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[173\]\[6\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[173\]\[6\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871096 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[173\]\[7\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[173\]\[7\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871096 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[172\]\[0\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[172\]\[0\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871096 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[172\]\[1\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[172\]\[1\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871096 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[172\]\[2\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[172\]\[2\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871096 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[172\]\[3\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[172\]\[3\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871096 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[172\]\[4\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[172\]\[4\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871096 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[172\]\[5\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[172\]\[5\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871096 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[172\]\[6\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[172\]\[6\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871096 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[172\]\[7\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[172\]\[7\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871096 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[171\]\[0\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[171\]\[0\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871096 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[171\]\[1\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[171\]\[1\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871096 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[171\]\[2\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[171\]\[2\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871096 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[171\]\[3\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[171\]\[3\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871096 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[171\]\[4\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[171\]\[4\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871096 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[171\]\[5\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[171\]\[5\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871096 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[171\]\[6\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[171\]\[6\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871096 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[171\]\[7\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[171\]\[7\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871096 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[170\]\[0\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[170\]\[0\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871096 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[170\]\[1\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[170\]\[1\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871096 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[170\]\[2\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[170\]\[2\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871096 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[170\]\[3\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[170\]\[3\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871096 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[170\]\[4\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[170\]\[4\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871096 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[170\]\[5\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[170\]\[5\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871096 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[170\]\[6\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[170\]\[6\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871096 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[170\]\[7\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[170\]\[7\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871096 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[169\]\[0\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[169\]\[0\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871096 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[169\]\[1\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[169\]\[1\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871096 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[169\]\[2\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[169\]\[2\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871096 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[169\]\[3\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[169\]\[3\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871096 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[169\]\[4\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[169\]\[4\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871096 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[169\]\[5\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[169\]\[5\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871096 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[169\]\[6\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[169\]\[6\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871096 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[169\]\[7\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[169\]\[7\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871096 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[168\]\[0\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[168\]\[0\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871096 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[168\]\[1\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[168\]\[1\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871096 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[168\]\[2\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[168\]\[2\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871096 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[168\]\[3\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[168\]\[3\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871096 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[168\]\[4\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[168\]\[4\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871096 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[168\]\[5\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[168\]\[5\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871096 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[168\]\[6\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[168\]\[6\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871096 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[168\]\[7\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[168\]\[7\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871096 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[167\]\[0\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[167\]\[0\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871096 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[167\]\[1\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[167\]\[1\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871096 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[167\]\[2\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[167\]\[2\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871096 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[167\]\[3\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[167\]\[3\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871096 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[167\]\[4\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[167\]\[4\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871096 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[167\]\[5\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[167\]\[5\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871096 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[167\]\[6\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[167\]\[6\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871096 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[167\]\[7\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[167\]\[7\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871096 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[166\]\[0\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[166\]\[0\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871096 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[166\]\[1\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[166\]\[1\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871096 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[166\]\[2\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[166\]\[2\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871096 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[166\]\[3\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[166\]\[3\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871096 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[166\]\[4\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[166\]\[4\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871096 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[166\]\[5\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[166\]\[5\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871096 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[166\]\[6\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[166\]\[6\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871096 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[166\]\[7\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[166\]\[7\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871096 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[165\]\[0\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[165\]\[0\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871096 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[165\]\[1\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[165\]\[1\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871106 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[165\]\[2\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[165\]\[2\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871106 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[165\]\[3\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[165\]\[3\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871106 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[165\]\[4\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[165\]\[4\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871106 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[165\]\[5\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[165\]\[5\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871106 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[165\]\[6\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[165\]\[6\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871106 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[165\]\[7\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[165\]\[7\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871106 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[164\]\[0\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[164\]\[0\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871106 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[164\]\[1\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[164\]\[1\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871106 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[164\]\[2\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[164\]\[2\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871106 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[164\]\[3\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[164\]\[3\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871106 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[164\]\[4\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[164\]\[4\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871106 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[164\]\[5\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[164\]\[5\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871106 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[164\]\[6\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[164\]\[6\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871106 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[164\]\[7\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[164\]\[7\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871106 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[163\]\[0\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[163\]\[0\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871106 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[163\]\[1\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[163\]\[1\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871106 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[163\]\[2\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[163\]\[2\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871106 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[163\]\[3\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[163\]\[3\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871106 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[163\]\[4\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[163\]\[4\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871106 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[163\]\[5\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[163\]\[5\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871106 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[163\]\[6\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[163\]\[6\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871106 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[163\]\[7\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[163\]\[7\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871106 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[162\]\[0\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[162\]\[0\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871106 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[162\]\[1\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[162\]\[1\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871106 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[162\]\[2\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[162\]\[2\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871106 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[162\]\[3\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[162\]\[3\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871106 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[162\]\[4\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[162\]\[4\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871106 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[162\]\[5\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[162\]\[5\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871106 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[162\]\[6\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[162\]\[6\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871106 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[162\]\[7\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[162\]\[7\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871106 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[161\]\[0\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[161\]\[0\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871106 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[161\]\[1\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[161\]\[1\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871106 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[161\]\[2\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[161\]\[2\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871106 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[161\]\[3\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[161\]\[3\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871106 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[161\]\[4\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[161\]\[4\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871106 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[161\]\[5\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[161\]\[5\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871106 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[161\]\[6\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[161\]\[6\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871106 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[161\]\[7\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[161\]\[7\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871106 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[160\]\[0\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[160\]\[0\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871106 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[160\]\[1\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[160\]\[1\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871106 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[160\]\[2\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[160\]\[2\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871106 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[160\]\[3\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[160\]\[3\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871106 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[160\]\[4\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[160\]\[4\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871106 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[160\]\[5\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[160\]\[5\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871106 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[160\]\[6\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[160\]\[6\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871106 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[160\]\[7\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[160\]\[7\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871106 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[159\]\[0\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[159\]\[0\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871106 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[159\]\[1\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[159\]\[1\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871106 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[159\]\[2\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[159\]\[2\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871106 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[159\]\[3\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[159\]\[3\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871106 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[159\]\[4\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[159\]\[4\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871106 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[159\]\[5\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[159\]\[5\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871106 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[159\]\[6\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[159\]\[6\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871106 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[159\]\[7\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[159\]\[7\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871106 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[158\]\[0\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[158\]\[0\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871106 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[158\]\[1\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[158\]\[1\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871106 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[158\]\[2\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[158\]\[2\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871106 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[158\]\[3\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[158\]\[3\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871106 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[158\]\[4\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[158\]\[4\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871106 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[158\]\[5\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[158\]\[5\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871106 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[158\]\[6\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[158\]\[6\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871106 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[158\]\[7\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[158\]\[7\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871106 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[157\]\[0\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[157\]\[0\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871106 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[157\]\[1\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[157\]\[1\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871106 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[157\]\[2\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[157\]\[2\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871106 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[157\]\[3\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[157\]\[3\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871106 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[157\]\[4\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[157\]\[4\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871106 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[157\]\[5\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[157\]\[5\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871106 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[157\]\[6\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[157\]\[6\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871106 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[157\]\[7\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[157\]\[7\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871106 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[156\]\[0\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[156\]\[0\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871106 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[156\]\[1\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[156\]\[1\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871106 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[156\]\[2\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[156\]\[2\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871106 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[156\]\[3\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[156\]\[3\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871106 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[156\]\[4\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[156\]\[4\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871106 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[156\]\[5\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[156\]\[5\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871106 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[156\]\[6\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[156\]\[6\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871106 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[156\]\[7\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[156\]\[7\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871106 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[155\]\[0\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[155\]\[0\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871106 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[155\]\[1\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[155\]\[1\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871106 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[155\]\[2\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[155\]\[2\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871106 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[155\]\[3\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[155\]\[3\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871106 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[155\]\[4\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[155\]\[4\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871106 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[155\]\[5\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[155\]\[5\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871106 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[155\]\[6\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[155\]\[6\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871106 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[155\]\[7\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[155\]\[7\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871106 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[154\]\[0\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[154\]\[0\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871106 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[154\]\[1\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[154\]\[1\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871106 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[154\]\[2\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[154\]\[2\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871106 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[154\]\[3\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[154\]\[3\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871106 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[154\]\[4\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[154\]\[4\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871106 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[154\]\[5\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[154\]\[5\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871106 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[154\]\[6\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[154\]\[6\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871106 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[154\]\[7\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[154\]\[7\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871106 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[153\]\[0\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[153\]\[0\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871106 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[153\]\[1\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[153\]\[1\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871106 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[153\]\[2\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[153\]\[2\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871106 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[153\]\[3\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[153\]\[3\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871106 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[153\]\[4\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[153\]\[4\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871106 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[153\]\[5\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[153\]\[5\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871106 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[153\]\[6\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[153\]\[6\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871106 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[153\]\[7\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[153\]\[7\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871106 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[152\]\[0\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[152\]\[0\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871106 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[152\]\[1\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[152\]\[1\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871116 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[152\]\[2\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[152\]\[2\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871116 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[152\]\[3\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[152\]\[3\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871116 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[152\]\[4\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[152\]\[4\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871116 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[152\]\[5\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[152\]\[5\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871116 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[152\]\[6\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[152\]\[6\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871116 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[152\]\[7\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[152\]\[7\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871116 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[151\]\[0\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[151\]\[0\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871116 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[151\]\[1\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[151\]\[1\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871116 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[151\]\[2\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[151\]\[2\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871116 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[151\]\[3\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[151\]\[3\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871116 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[151\]\[4\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[151\]\[4\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871116 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[151\]\[5\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[151\]\[5\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871116 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[151\]\[6\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[151\]\[6\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871116 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[151\]\[7\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[151\]\[7\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871116 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[150\]\[0\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[150\]\[0\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871116 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[150\]\[1\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[150\]\[1\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871116 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[150\]\[2\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[150\]\[2\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871116 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[150\]\[3\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[150\]\[3\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871116 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[150\]\[4\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[150\]\[4\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871116 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[150\]\[5\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[150\]\[5\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871116 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[150\]\[6\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[150\]\[6\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871116 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[150\]\[7\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[150\]\[7\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871116 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[149\]\[0\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[149\]\[0\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871116 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[149\]\[1\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[149\]\[1\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871116 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[149\]\[2\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[149\]\[2\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871116 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[149\]\[3\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[149\]\[3\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871116 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[149\]\[4\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[149\]\[4\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871116 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[149\]\[5\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[149\]\[5\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871116 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[149\]\[6\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[149\]\[6\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871116 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[149\]\[7\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[149\]\[7\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871116 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[148\]\[0\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[148\]\[0\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871116 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[148\]\[1\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[148\]\[1\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871116 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[148\]\[2\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[148\]\[2\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871116 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[148\]\[3\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[148\]\[3\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871116 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[148\]\[4\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[148\]\[4\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871116 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[148\]\[5\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[148\]\[5\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871116 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[148\]\[6\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[148\]\[6\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871116 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[148\]\[7\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[148\]\[7\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871116 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[147\]\[0\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[147\]\[0\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871116 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[147\]\[1\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[147\]\[1\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871116 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[147\]\[2\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[147\]\[2\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871116 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[147\]\[3\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[147\]\[3\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871116 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[147\]\[4\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[147\]\[4\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871120 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[147\]\[5\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[147\]\[5\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871120 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[147\]\[6\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[147\]\[6\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871120 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[147\]\[7\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[147\]\[7\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871120 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[146\]\[0\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[146\]\[0\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871120 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[146\]\[1\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[146\]\[1\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871120 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[146\]\[2\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[146\]\[2\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871120 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[146\]\[3\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[146\]\[3\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871120 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[146\]\[4\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[146\]\[4\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871120 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[146\]\[5\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[146\]\[5\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871120 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[146\]\[6\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[146\]\[6\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871120 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[146\]\[7\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[146\]\[7\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871121 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[145\]\[0\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[145\]\[0\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871121 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[145\]\[1\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[145\]\[1\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871121 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[145\]\[2\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[145\]\[2\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871121 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[145\]\[3\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[145\]\[3\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871121 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[145\]\[4\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[145\]\[4\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871121 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[145\]\[5\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[145\]\[5\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871121 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[145\]\[6\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[145\]\[6\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871121 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[145\]\[7\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[145\]\[7\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871121 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[144\]\[0\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[144\]\[0\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871121 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[144\]\[1\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[144\]\[1\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871121 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[144\]\[2\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[144\]\[2\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871121 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[144\]\[3\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[144\]\[3\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871122 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[144\]\[4\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[144\]\[4\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871122 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[144\]\[5\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[144\]\[5\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871122 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[144\]\[6\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[144\]\[6\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871122 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[144\]\[7\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[144\]\[7\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871122 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[143\]\[0\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[143\]\[0\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871122 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[143\]\[1\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[143\]\[1\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871122 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[143\]\[2\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[143\]\[2\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871122 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[143\]\[3\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[143\]\[3\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871122 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[143\]\[4\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[143\]\[4\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871122 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[143\]\[5\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[143\]\[5\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871122 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[143\]\[6\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[143\]\[6\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871122 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[143\]\[7\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[143\]\[7\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871122 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[142\]\[0\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[142\]\[0\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871122 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[142\]\[1\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[142\]\[1\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871122 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[142\]\[2\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[142\]\[2\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871122 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[142\]\[3\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[142\]\[3\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871122 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[142\]\[4\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[142\]\[4\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871122 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[142\]\[5\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[142\]\[5\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871122 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[142\]\[6\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[142\]\[6\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871122 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[142\]\[7\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[142\]\[7\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871122 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[141\]\[0\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[141\]\[0\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871122 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[141\]\[1\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[141\]\[1\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871122 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[141\]\[2\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[141\]\[2\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871122 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[141\]\[3\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[141\]\[3\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871122 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[141\]\[4\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[141\]\[4\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871122 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[141\]\[5\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[141\]\[5\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871122 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[141\]\[6\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[141\]\[6\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871122 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[141\]\[7\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[141\]\[7\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871122 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[140\]\[0\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[140\]\[0\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871122 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[140\]\[1\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[140\]\[1\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871122 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[140\]\[2\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[140\]\[2\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871122 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[140\]\[3\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[140\]\[3\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871122 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[140\]\[4\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[140\]\[4\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871122 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[140\]\[5\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[140\]\[5\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871122 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[140\]\[6\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[140\]\[6\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871122 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[140\]\[7\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[140\]\[7\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871122 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[139\]\[0\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[139\]\[0\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871122 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[139\]\[1\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[139\]\[1\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871122 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[139\]\[2\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[139\]\[2\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871122 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[139\]\[3\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[139\]\[3\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871122 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[139\]\[4\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[139\]\[4\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871122 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[139\]\[5\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[139\]\[5\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871122 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[139\]\[6\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[139\]\[6\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871122 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[139\]\[7\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[139\]\[7\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871122 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[138\]\[0\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[138\]\[0\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871122 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[138\]\[1\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[138\]\[1\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871122 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[138\]\[2\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[138\]\[2\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871122 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[138\]\[3\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[138\]\[3\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871122 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[138\]\[4\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[138\]\[4\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871122 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[138\]\[5\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[138\]\[5\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871122 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[138\]\[6\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[138\]\[6\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871122 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[138\]\[7\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[138\]\[7\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871122 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[137\]\[0\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[137\]\[0\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871122 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[137\]\[1\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[137\]\[1\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871122 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[137\]\[2\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[137\]\[2\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871122 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[137\]\[3\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[137\]\[3\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871122 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[137\]\[4\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[137\]\[4\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871122 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[137\]\[5\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[137\]\[5\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871122 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[137\]\[6\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[137\]\[6\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871122 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[137\]\[7\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[137\]\[7\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871122 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[136\]\[0\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[136\]\[0\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871122 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[136\]\[1\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[136\]\[1\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871122 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[136\]\[2\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[136\]\[2\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871122 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[136\]\[3\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[136\]\[3\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871122 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[136\]\[4\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[136\]\[4\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871122 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[136\]\[5\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[136\]\[5\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871122 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[136\]\[6\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[136\]\[6\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871122 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[136\]\[7\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[136\]\[7\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871122 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[135\]\[0\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[135\]\[0\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871122 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[135\]\[1\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[135\]\[1\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871122 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[135\]\[2\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[135\]\[2\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871122 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[135\]\[3\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[135\]\[3\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871122 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[135\]\[4\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[135\]\[4\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871122 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[135\]\[5\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[135\]\[5\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871122 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[135\]\[6\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[135\]\[6\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871122 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[135\]\[7\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[135\]\[7\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871122 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[134\]\[0\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[134\]\[0\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871122 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[134\]\[1\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[134\]\[1\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871122 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[134\]\[2\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[134\]\[2\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871122 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[134\]\[3\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[134\]\[3\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871122 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[134\]\[4\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[134\]\[4\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871122 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[134\]\[5\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[134\]\[5\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871122 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[134\]\[6\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[134\]\[6\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871122 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[134\]\[7\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[134\]\[7\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871122 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[133\]\[0\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[133\]\[0\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871122 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[133\]\[1\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[133\]\[1\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871122 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[133\]\[2\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[133\]\[2\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871122 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[133\]\[3\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[133\]\[3\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871122 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[133\]\[4\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[133\]\[4\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871122 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[133\]\[5\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[133\]\[5\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871122 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[133\]\[6\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[133\]\[6\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871122 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[133\]\[7\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[133\]\[7\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871122 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[132\]\[0\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[132\]\[0\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871122 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[132\]\[1\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[132\]\[1\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871122 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[132\]\[2\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[132\]\[2\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871122 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[132\]\[3\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[132\]\[3\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871122 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[132\]\[4\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[132\]\[4\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871122 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[132\]\[5\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[132\]\[5\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871122 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[132\]\[6\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[132\]\[6\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871122 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[132\]\[7\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[132\]\[7\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871122 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[131\]\[0\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[131\]\[0\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871122 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[131\]\[1\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[131\]\[1\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871122 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[131\]\[2\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[131\]\[2\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871122 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[131\]\[3\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[131\]\[3\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871132 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[131\]\[4\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[131\]\[4\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871132 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[131\]\[5\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[131\]\[5\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871132 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[131\]\[6\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[131\]\[6\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871132 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[131\]\[7\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[131\]\[7\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871132 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[130\]\[0\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[130\]\[0\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871132 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[130\]\[1\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[130\]\[1\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871132 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[130\]\[2\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[130\]\[2\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871132 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[130\]\[3\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[130\]\[3\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871132 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[130\]\[4\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[130\]\[4\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871132 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[130\]\[5\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[130\]\[5\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871132 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[130\]\[6\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[130\]\[6\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871132 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[130\]\[7\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[130\]\[7\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871132 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[129\]\[0\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[129\]\[0\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871132 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[129\]\[1\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[129\]\[1\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871132 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[129\]\[2\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[129\]\[2\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871132 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[129\]\[3\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[129\]\[3\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871132 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[129\]\[4\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[129\]\[4\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871132 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[129\]\[5\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[129\]\[5\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871132 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[129\]\[6\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[129\]\[6\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871132 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[129\]\[7\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[129\]\[7\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871132 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[128\]\[0\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[128\]\[0\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871132 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[128\]\[1\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[128\]\[1\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871132 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[128\]\[2\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[128\]\[2\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871132 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[128\]\[3\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[128\]\[3\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871132 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[128\]\[4\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[128\]\[4\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871132 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[128\]\[5\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[128\]\[5\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871132 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[128\]\[6\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[128\]\[6\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871132 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[128\]\[7\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[128\]\[7\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121871132 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Baud_Rate_Generator Baud_Rate_Generator:APE_Test_System_FPGA_Firmware_Baud_1 " "Elaborating entity \"Baud_Rate_Generator\" for hierarchy \"Baud_Rate_Generator:APE_Test_System_FPGA_Firmware_Baud_1\"" {  } { { "../scr/Endat_Controller_Firmware.vhd" "APE_Test_System_FPGA_Firmware_Baud_1" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 1412 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622121871734 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Timer_Controller Timer_Controller:Timer_Controller_1 " "Elaborating entity \"Timer_Controller\" for hierarchy \"Timer_Controller:Timer_Controller_1\"" {  } { { "../scr/Endat_Controller_Firmware.vhd" "Timer_Controller_1" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 1428 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622121871754 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "One_mS_Cnt_i Timer_Controller.vhd(58) " "Verilog HDL or VHDL warning at Timer_Controller.vhd(58): object \"One_mS_Cnt_i\" assigned a value but never read" {  } { { "../scr/Timer_Controller.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Timer_Controller.vhd" 58 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1622121871774 "|Endat_Controller_Firmware|Timer_Controller:Timer_Controller_1"}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "9 " "Ignored 9 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "9 " "Ignored 9 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1622121873726 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1622121873726 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_2\[0\] " "Inserted always-enabled tri-state buffer between \"GPIO_2\[0\]\" and its non-tri-state driver." {  } { { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 56 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1622121888109 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[0\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[0\]\" and its non-tri-state driver." {  } { { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 59 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1622121888109 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[5\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[5\]\" and its non-tri-state driver." {  } { { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 59 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1622121888109 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[14\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[14\]\" and its non-tri-state driver." {  } { { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 59 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1622121888109 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[15\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[15\]\" and its non-tri-state driver." {  } { { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 59 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1622121888109 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[16\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[16\]\" and its non-tri-state driver." {  } { { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 59 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1622121888109 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[17\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[17\]\" and its non-tri-state driver." {  } { { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 59 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1622121888109 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[18\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[18\]\" and its non-tri-state driver." {  } { { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 59 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1622121888109 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[19\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[19\]\" and its non-tri-state driver." {  } { { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 59 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1622121888109 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[22\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[22\]\" and its non-tri-state driver." {  } { { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 59 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1622121888109 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[23\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[23\]\" and its non-tri-state driver." {  } { { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 59 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1622121888109 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[26\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[26\]\" and its non-tri-state driver." {  } { { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 59 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1622121888109 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[27\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[27\]\" and its non-tri-state driver." {  } { { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 59 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1622121888109 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[30\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[30\]\" and its non-tri-state driver." {  } { { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 59 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1622121888109 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1622121888109 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[1\] " "bidirectional pin \"GPIO_2\[1\]\" has no driver" {  } { { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 56 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1622121888110 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[13\] " "bidirectional pin \"GPIO_0\[13\]\" has no driver" {  } { { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 59 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1622121888110 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[21\] " "bidirectional pin \"GPIO_0\[21\]\" has no driver" {  } { { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 59 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1622121888110 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[31\] " "bidirectional pin \"GPIO_0\[31\]\" has no driver" {  } { { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 59 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1622121888110 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "I2C_SDAT " "bidirectional pin \"I2C_SDAT\" has no driver" {  } { { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 48 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1622121888110 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2_UP\[0\] " "bidirectional pin \"GPIO_2_UP\[0\]\" has no driver" {  } { { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 55 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1622121888110 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2_UP\[1\] " "bidirectional pin \"GPIO_2_UP\[1\]\" has no driver" {  } { { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 55 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1622121888110 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2_UP\[2\] " "bidirectional pin \"GPIO_2_UP\[2\]\" has no driver" {  } { { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 55 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1622121888110 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[4\] " "bidirectional pin \"GPIO_2\[4\]\" has no driver" {  } { { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 56 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1622121888110 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[5\] " "bidirectional pin \"GPIO_2\[5\]\" has no driver" {  } { { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 56 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1622121888110 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[7\] " "bidirectional pin \"GPIO_2\[7\]\" has no driver" {  } { { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 56 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1622121888110 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[8\] " "bidirectional pin \"GPIO_2\[8\]\" has no driver" {  } { { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 56 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1622121888110 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[3\] " "bidirectional pin \"GPIO_0\[3\]\" has no driver" {  } { { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 59 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1622121888110 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[4\] " "bidirectional pin \"GPIO_0\[4\]\" has no driver" {  } { { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 59 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1622121888110 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[6\] " "bidirectional pin \"GPIO_0\[6\]\" has no driver" {  } { { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 59 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1622121888110 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[8\] " "bidirectional pin \"GPIO_0\[8\]\" has no driver" {  } { { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 59 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1622121888110 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[20\] " "bidirectional pin \"GPIO_0\[20\]\" has no driver" {  } { { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 59 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1622121888110 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[24\] " "bidirectional pin \"GPIO_0\[24\]\" has no driver" {  } { { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 59 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1622121888110 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[25\] " "bidirectional pin \"GPIO_0\[25\]\" has no driver" {  } { { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 59 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1622121888110 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[29\] " "bidirectional pin \"GPIO_0\[29\]\" has no driver" {  } { { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 59 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1622121888110 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[4\] " "bidirectional pin \"GPIO_1\[4\]\" has no driver" {  } { { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 62 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1622121888110 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1622121888110 ""}
{ "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI_HDR" "" "The following tri-state nodes are fed by constants" { { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_2\[2\] GND pin " "The pin \"GPIO_2\[2\]\" is fed by GND" {  } { { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 56 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1622121888112 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_2\[3\] GND pin " "The pin \"GPIO_2\[3\]\" is fed by GND" {  } { { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 56 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1622121888112 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_2\[6\] VCC pin " "The pin \"GPIO_2\[6\]\" is fed by VCC" {  } { { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 56 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1622121888112 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_0\[1\] GND pin " "The pin \"GPIO_0\[1\]\" is fed by GND" {  } { { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 59 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1622121888112 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_0\[2\] GND pin " "The pin \"GPIO_0\[2\]\" is fed by GND" {  } { { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 59 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1622121888112 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_0\[7\] GND pin " "The pin \"GPIO_0\[7\]\" is fed by GND" {  } { { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 59 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1622121888112 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_0\[9\] GND pin " "The pin \"GPIO_0\[9\]\" is fed by GND" {  } { { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 59 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1622121888112 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_0\[10\] GND pin " "The pin \"GPIO_0\[10\]\" is fed by GND" {  } { { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 59 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1622121888112 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_0\[11\] GND pin " "The pin \"GPIO_0\[11\]\" is fed by GND" {  } { { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 59 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1622121888112 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_0\[12\] GND pin " "The pin \"GPIO_0\[12\]\" is fed by GND" {  } { { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 59 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1622121888112 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_1\[0\] GND pin " "The pin \"GPIO_1\[0\]\" is fed by GND" {  } { { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 62 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1622121888112 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_1\[1\] GND pin " "The pin \"GPIO_1\[1\]\" is fed by GND" {  } { { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 62 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1622121888112 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_1\[2\] GND pin " "The pin \"GPIO_1\[2\]\" is fed by GND" {  } { { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 62 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1622121888112 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_1\[3\] GND pin " "The pin \"GPIO_1\[3\]\" is fed by GND" {  } { { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 62 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1622121888112 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_1\[5\] GND pin " "The pin \"GPIO_1\[5\]\" is fed by GND" {  } { { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 62 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1622121888112 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_1\[6\] GND pin " "The pin \"GPIO_1\[6\]\" is fed by GND" {  } { { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 62 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1622121888112 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_1\[7\] GND pin " "The pin \"GPIO_1\[7\]\" is fed by GND" {  } { { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 62 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1622121888112 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_1\[8\] GND pin " "The pin \"GPIO_1\[8\]\" is fed by GND" {  } { { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 62 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1622121888112 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_1\[9\] GND pin " "The pin \"GPIO_1\[9\]\" is fed by GND" {  } { { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 62 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1622121888112 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_1\[10\] GND pin " "The pin \"GPIO_1\[10\]\" is fed by GND" {  } { { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 62 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1622121888112 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_1\[11\] GND pin " "The pin \"GPIO_1\[11\]\" is fed by GND" {  } { { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 62 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1622121888112 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_1\[12\] GND pin " "The pin \"GPIO_1\[12\]\" is fed by GND" {  } { { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 62 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1622121888112 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_1\[13\] GND pin " "The pin \"GPIO_1\[13\]\" is fed by GND" {  } { { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 62 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1622121888112 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_1\[14\] GND pin " "The pin \"GPIO_1\[14\]\" is fed by GND" {  } { { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 62 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1622121888112 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_1\[15\] GND pin " "The pin \"GPIO_1\[15\]\" is fed by GND" {  } { { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 62 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1622121888112 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_1\[16\] GND pin " "The pin \"GPIO_1\[16\]\" is fed by GND" {  } { { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 62 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1622121888112 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_1\[17\] GND pin " "The pin \"GPIO_1\[17\]\" is fed by GND" {  } { { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 62 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1622121888112 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_1\[18\] GND pin " "The pin \"GPIO_1\[18\]\" is fed by GND" {  } { { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 62 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1622121888112 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_1\[19\] GND pin " "The pin \"GPIO_1\[19\]\" is fed by GND" {  } { { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 62 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1622121888112 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_1\[20\] GND pin " "The pin \"GPIO_1\[20\]\" is fed by GND" {  } { { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 62 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1622121888112 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_1\[21\] GND pin " "The pin \"GPIO_1\[21\]\" is fed by GND" {  } { { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 62 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1622121888112 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_1\[22\] GND pin " "The pin \"GPIO_1\[22\]\" is fed by GND" {  } { { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 62 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1622121888112 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_1\[23\] GND pin " "The pin \"GPIO_1\[23\]\" is fed by GND" {  } { { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 62 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1622121888112 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_1\[24\] GND pin " "The pin \"GPIO_1\[24\]\" is fed by GND" {  } { { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 62 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1622121888112 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_1\[25\] GND pin " "The pin \"GPIO_1\[25\]\" is fed by GND" {  } { { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 62 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1622121888112 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_1\[26\] GND pin " "The pin \"GPIO_1\[26\]\" is fed by GND" {  } { { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 62 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1622121888112 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_1\[27\] GND pin " "The pin \"GPIO_1\[27\]\" is fed by GND" {  } { { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 62 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1622121888112 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_1\[28\] GND pin " "The pin \"GPIO_1\[28\]\" is fed by GND" {  } { { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 62 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1622121888112 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_1\[29\] GND pin " "The pin \"GPIO_1\[29\]\" is fed by GND" {  } { { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 62 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1622121888112 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_1\[30\] GND pin " "The pin \"GPIO_1\[30\]\" is fed by GND" {  } { { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 62 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1622121888112 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_1\[31\] GND pin " "The pin \"GPIO_1\[31\]\" is fed by GND" {  } { { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 62 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1622121888112 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_1\[32\] GND pin " "The pin \"GPIO_1\[32\]\" is fed by GND" {  } { { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 62 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1622121888112 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_1\[33\] GND pin " "The pin \"GPIO_1\[33\]\" is fed by GND" {  } { { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 62 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1622121888112 ""}  } {  } 0 13032 "The following tri-state nodes are fed by constants" 0 0 "Analysis & Synthesis" 0 -1 1622121888112 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 1313 -1 0 } } { "../scr/SPI_Analog_Driver.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/SPI_Analog_Driver.vhd" 57 -1 0 } } { "../scr/SPI_IO_Driver.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/SPI_IO_Driver.vhd" 50 -1 0 } } { "../scr/SPI_IO_Driver.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/SPI_IO_Driver.vhd" 51 -1 0 } } { "../scr/SPI_IO_Driver.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/SPI_IO_Driver.vhd" 49 -1 0 } } { "../scr/SPI_Analog_Driver.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/SPI_Analog_Driver.vhd" 161 -1 0 } } { "../scr/SPI_IO_Driver.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/SPI_IO_Driver.vhd" 83 -1 0 } } { "../scr/Main_Demux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Demux.vhd" 538 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1622121888125 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1622121888125 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_2\[0\]~synth " "Node \"GPIO_2\[0\]~synth\"" {  } { { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 56 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622121888920 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_2\[6\]~synth " "Node \"GPIO_2\[6\]~synth\"" {  } { { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 56 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622121888920 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[0\]~synth " "Node \"GPIO_0\[0\]~synth\"" {  } { { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 59 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622121888920 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[5\]~synth " "Node \"GPIO_0\[5\]~synth\"" {  } { { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 59 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622121888920 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[14\]~synth " "Node \"GPIO_0\[14\]~synth\"" {  } { { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 59 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622121888920 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[15\]~synth " "Node \"GPIO_0\[15\]~synth\"" {  } { { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 59 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622121888920 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[16\]~synth " "Node \"GPIO_0\[16\]~synth\"" {  } { { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 59 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622121888920 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[17\]~synth " "Node \"GPIO_0\[17\]~synth\"" {  } { { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 59 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622121888920 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[18\]~synth " "Node \"GPIO_0\[18\]~synth\"" {  } { { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 59 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622121888920 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[19\]~synth " "Node \"GPIO_0\[19\]~synth\"" {  } { { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 59 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622121888920 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[22\]~synth " "Node \"GPIO_0\[22\]~synth\"" {  } { { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 59 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622121888920 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[23\]~synth " "Node \"GPIO_0\[23\]~synth\"" {  } { { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 59 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622121888920 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[26\]~synth " "Node \"GPIO_0\[26\]~synth\"" {  } { { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 59 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622121888920 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[27\]~synth " "Node \"GPIO_0\[27\]~synth\"" {  } { { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 59 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622121888920 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[30\]~synth " "Node \"GPIO_0\[30\]~synth\"" {  } { { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 59 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622121888920 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1622121888920 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[0\] GND " "Pin \"LED\[0\]\" is stuck at GND" {  } { { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622121888922 "|Endat_Controller_Firmware|LED[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[1\] GND " "Pin \"LED\[1\]\" is stuck at GND" {  } { { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622121888922 "|Endat_Controller_Firmware|LED[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[2\] GND " "Pin \"LED\[2\]\" is stuck at GND" {  } { { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622121888922 "|Endat_Controller_Firmware|LED[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[3\] GND " "Pin \"LED\[3\]\" is stuck at GND" {  } { { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622121888922 "|Endat_Controller_Firmware|LED[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[4\] GND " "Pin \"LED\[4\]\" is stuck at GND" {  } { { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622121888922 "|Endat_Controller_Firmware|LED[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[5\] GND " "Pin \"LED\[5\]\" is stuck at GND" {  } { { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622121888922 "|Endat_Controller_Firmware|LED[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[6\] GND " "Pin \"LED\[6\]\" is stuck at GND" {  } { { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622121888922 "|Endat_Controller_Firmware|LED[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[7\] GND " "Pin \"LED\[7\]\" is stuck at GND" {  } { { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622121888922 "|Endat_Controller_Firmware|LED[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "I2C_SCLK GND " "Pin \"I2C_SCLK\" is stuck at GND" {  } { { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622121888922 "|Endat_Controller_Firmware|I2C_SCLK"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1622121888922 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1622121889018 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "SPI_Analog_Driver:SPI_Analog_Driver_1\|\\SPI_Driver:bit_number\[4\] High " "Register SPI_Analog_Driver:SPI_Analog_Driver_1\|\\SPI_Driver:bit_number\[4\] will power up to High" {  } {  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1622121889142 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "SPI_IO_Driver:SPI_Out_1\|\\SPI_Driver:bit_number\[4\] High " "Register SPI_IO_Driver:SPI_Out_1\|\\SPI_Driver:bit_number\[4\] will power up to High" {  } {  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1622121889142 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "SPI_IO_Driver:SPI_In_1\|\\SPI_Driver:bit_number\[4\] High " "Register SPI_IO_Driver:SPI_In_1\|\\SPI_Driver:bit_number\[4\] will power up to High" {  } {  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1622121889142 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Main_Demux:Main_Demux_1\|\\baud_rate_gen_rx:sample_div\[4\] High " "Register Main_Demux:Main_Demux_1\|\\baud_rate_gen_rx:sample_div\[4\] will power up to High" {  } {  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1622121889142 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Main_Demux:Main_Demux_1\|\\baud_rate_gen_rx:sample_div\[3\] High " "Register Main_Demux:Main_Demux_1\|\\baud_rate_gen_rx:sample_div\[3\] will power up to High" {  } {  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1622121889142 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Main_Demux:Main_Demux_1\|\\baud_rate_gen_rx:sample_div\[1\] High " "Register Main_Demux:Main_Demux_1\|\\baud_rate_gen_rx:sample_div\[1\] will power up to High" {  } {  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1622121889142 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Main_Demux:Main_Demux_1\|\\baud_rate_gen_rx:sample_div\[0\] High " "Register Main_Demux:Main_Demux_1\|\\baud_rate_gen_rx:sample_div\[0\] will power up to High" {  } {  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1622121889142 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Analysis & Synthesis" 0 -1 1622121889142 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "170 " "170 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1622121892808 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1622121893852 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622121893852 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "13 " "Design contains 13 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1622121894644 "|Endat_Controller_Firmware|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1622121894644 "|Endat_Controller_Firmware|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1622121894644 "|Endat_Controller_Firmware|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1622121894644 "|Endat_Controller_Firmware|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1622121894644 "|Endat_Controller_Firmware|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1622121894644 "|Endat_Controller_Firmware|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_2_IN\[0\] " "No output dependent on input pin \"GPIO_2_IN\[0\]\"" {  } { { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 57 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1622121894644 "|Endat_Controller_Firmware|GPIO_2_IN[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_2_IN\[1\] " "No output dependent on input pin \"GPIO_2_IN\[1\]\"" {  } { { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 57 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1622121894644 "|Endat_Controller_Firmware|GPIO_2_IN[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_2_IN\[2\] " "No output dependent on input pin \"GPIO_2_IN\[2\]\"" {  } { { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 57 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1622121894644 "|Endat_Controller_Firmware|GPIO_2_IN[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_0_IN\[0\] " "No output dependent on input pin \"GPIO_0_IN\[0\]\"" {  } { { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 60 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1622121894644 "|Endat_Controller_Firmware|GPIO_0_IN[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_0_IN\[1\] " "No output dependent on input pin \"GPIO_0_IN\[1\]\"" {  } { { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 60 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1622121894644 "|Endat_Controller_Firmware|GPIO_0_IN[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_1_IN\[0\] " "No output dependent on input pin \"GPIO_1_IN\[0\]\"" {  } { { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 63 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1622121894644 "|Endat_Controller_Firmware|GPIO_1_IN[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_1_IN\[1\] " "No output dependent on input pin \"GPIO_1_IN\[1\]\"" {  } { { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 63 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1622121894644 "|Endat_Controller_Firmware|GPIO_1_IN[1]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1622121894644 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1695 " "Implemented 1695 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Implemented 14 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1622121894644 ""} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Implemented 9 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1622121894644 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "81 " "Implemented 81 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1622121894644 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1591 " "Implemented 1591 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1622121894644 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1622121894644 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 225 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 225 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4905 " "Peak virtual memory: 4905 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1622121894891 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 27 15:24:54 2021 " "Processing ended: Thu May 27 15:24:54 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1622121894891 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:37 " "Elapsed time: 00:00:37" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1622121894891 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:44 " "Total CPU time (on all processors): 00:00:44" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1622121894891 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1622121894891 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1622121898033 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1622121898043 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 27 15:24:56 2021 " "Processing started: Thu May 27 15:24:56 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1622121898043 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1622121898043 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Endat_Controller_Firmware -c Endat_Controller_Firmware " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Endat_Controller_Firmware -c Endat_Controller_Firmware" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1622121898043 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1622121898442 ""}
{ "Info" "0" "" "Project  = Endat_Controller_Firmware" {  } {  } 0 0 "Project  = Endat_Controller_Firmware" 0 0 "Fitter" 0 0 1622121898442 ""}
{ "Info" "0" "" "Revision = Endat_Controller_Firmware" {  } {  } 0 0 "Revision = Endat_Controller_Firmware" 0 0 "Fitter" 0 0 1622121898442 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1622121899324 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1622121899329 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Endat_Controller_Firmware EP4CE22F17C6 " "Selected device EP4CE22F17C6 for design \"Endat_Controller_Firmware\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1622121899374 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1622121899438 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1622121899438 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1622121899698 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1622121899708 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C6 " "Device EP4CE10F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1622121899920 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C6 " "Device EP4CE6F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1622121899920 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C6 " "Device EP4CE15F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1622121899920 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1622121899920 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/Quartus/" { { 0 { 0 ""} 0 3210 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1622121899924 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/Quartus/" { { 0 { 0 ""} 0 3212 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1622121899924 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/Quartus/" { { 0 { 0 ""} 0 3214 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1622121899924 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/Quartus/" { { 0 { 0 ""} 0 3216 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1622121899924 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/Quartus/" { { 0 { 0 ""} 0 3218 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1622121899924 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1622121899924 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1622121899931 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "3 104 " "No exact pin location assignment(s) for 3 pins of 104 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1622121900401 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Endat_Controller_Firmware.sdc " "Synopsys Design Constraints File file not found: 'Endat_Controller_Firmware.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1622121900770 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1622121900770 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1622121900780 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1622121900780 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1622121900790 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_50~input (placed in PIN R8 (CLK15, DIFFCLK_6p)) " "Automatically promoted node CLOCK_50~input (placed in PIN R8 (CLK15, DIFFCLK_6p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1622121900962 ""}  } { { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 25 0 0 } } { "temporary_test_loc" "" { Generic "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/Quartus/" { { 0 { 0 ""} 0 3207 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1622121900962 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "RST_I_i  " "Automatically promoted node RST_I_i " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1622121900962 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Main_Demux:Main_Demux_1\|\\watch_dog:cnt\[0\] " "Destination node Main_Demux:Main_Demux_1\|\\watch_dog:cnt\[0\]" {  } { { "temporary_test_loc" "" { Generic "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/Quartus/" { { 0 { 0 ""} 0 359 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1622121900962 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Main_Demux:Main_Demux_1\|\\watch_dog:cnt\[1\] " "Destination node Main_Demux:Main_Demux_1\|\\watch_dog:cnt\[1\]" {  } { { "temporary_test_loc" "" { Generic "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/Quartus/" { { 0 { 0 ""} 0 358 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1622121900962 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Main_Demux:Main_Demux_1\|\\watch_dog:cnt\[2\] " "Destination node Main_Demux:Main_Demux_1\|\\watch_dog:cnt\[2\]" {  } { { "temporary_test_loc" "" { Generic "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/Quartus/" { { 0 { 0 ""} 0 357 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1622121900962 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Main_Demux:Main_Demux_1\|\\watch_dog:cnt\[3\] " "Destination node Main_Demux:Main_Demux_1\|\\watch_dog:cnt\[3\]" {  } { { "temporary_test_loc" "" { Generic "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/Quartus/" { { 0 { 0 ""} 0 356 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1622121900962 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Main_Demux:Main_Demux_1\|\\watch_dog:cnt\[4\] " "Destination node Main_Demux:Main_Demux_1\|\\watch_dog:cnt\[4\]" {  } { { "temporary_test_loc" "" { Generic "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/Quartus/" { { 0 { 0 ""} 0 355 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1622121900962 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Main_Demux:Main_Demux_1\|\\watch_dog:cnt\[5\] " "Destination node Main_Demux:Main_Demux_1\|\\watch_dog:cnt\[5\]" {  } { { "temporary_test_loc" "" { Generic "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/Quartus/" { { 0 { 0 ""} 0 354 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1622121900962 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Main_Demux:Main_Demux_1\|\\watch_dog:cnt\[6\] " "Destination node Main_Demux:Main_Demux_1\|\\watch_dog:cnt\[6\]" {  } { { "temporary_test_loc" "" { Generic "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/Quartus/" { { 0 { 0 ""} 0 353 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1622121900962 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Main_Demux:Main_Demux_1\|\\watch_dog:cnt\[7\] " "Destination node Main_Demux:Main_Demux_1\|\\watch_dog:cnt\[7\]" {  } { { "temporary_test_loc" "" { Generic "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/Quartus/" { { 0 { 0 ""} 0 352 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1622121900962 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Main_Demux:Main_Demux_1\|\\watch_dog:cnt\[8\] " "Destination node Main_Demux:Main_Demux_1\|\\watch_dog:cnt\[8\]" {  } { { "temporary_test_loc" "" { Generic "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/Quartus/" { { 0 { 0 ""} 0 351 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1622121900962 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Main_Demux:Main_Demux_1\|\\watch_dog:cnt\[9\] " "Destination node Main_Demux:Main_Demux_1\|\\watch_dog:cnt\[9\]" {  } { { "temporary_test_loc" "" { Generic "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/Quartus/" { { 0 { 0 ""} 0 350 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1622121900962 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1622121900962 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1622121900962 ""}  } { { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 74 -1 0 } } { "temporary_test_loc" "" { Generic "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/Quartus/" { { 0 { 0 ""} 0 1177 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1622121900962 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1622121901394 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1622121901394 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1622121901394 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1622121901404 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1622121901452 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1622121901456 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1622121901456 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1622121901458 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1622121901538 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1622121901538 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1622121901538 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "3 unused 2.5V 0 0 3 " "Number of I/O pins in group: 3 (unused VREF, 2.5V VCCIO, 0 input, 0 output, 3 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1622121901558 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1622121901558 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1622121901558 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 3.3V 10 4 " "I/O bank number 1 does not use VREF pins and has 3.3V VCCIO pins. 10 total pin(s) used --  4 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1622121901558 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 3.3V 2 14 " "I/O bank number 2 does not use VREF pins and has 3.3V VCCIO pins. 2 total pin(s) used --  14 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1622121901558 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 2 23 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  23 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1622121901558 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 3.3V 20 0 " "I/O bank number 4 does not use VREF pins and has 3.3V VCCIO pins. 20 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1622121901558 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use 3.3V 18 0 " "I/O bank number 5 does not use VREF pins and has 3.3V VCCIO pins. 18 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1622121901558 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 3.3V 10 3 " "I/O bank number 6 does not use VREF pins and has 3.3V VCCIO pins. 10 total pin(s) used --  3 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1622121901558 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 3.3V 20 4 " "I/O bank number 7 does not use VREF pins and has 3.3V VCCIO pins. 20 total pin(s) used --  4 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1622121901558 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use 3.3V 24 0 " "I/O bank number 8 does not use VREF pins and has 3.3V VCCIO pins. 24 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1622121901558 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1622121901558 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1622121901558 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_CS_N " "Node \"ADC_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1622121901690 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_SADDR " "Node \"ADC_SADDR\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_SADDR" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1622121901690 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_SCLK " "Node \"ADC_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1622121901690 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_SDAT " "Node \"ADC_SDAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_SDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1622121901690 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[0\] " "Node \"DRAM_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1622121901690 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[10\] " "Node \"DRAM_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1622121901690 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[11\] " "Node \"DRAM_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1622121901690 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[12\] " "Node \"DRAM_ADDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1622121901690 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[1\] " "Node \"DRAM_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1622121901690 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[2\] " "Node \"DRAM_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1622121901690 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[3\] " "Node \"DRAM_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1622121901690 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[4\] " "Node \"DRAM_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1622121901690 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[5\] " "Node \"DRAM_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1622121901690 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[6\] " "Node \"DRAM_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1622121901690 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[7\] " "Node \"DRAM_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1622121901690 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[8\] " "Node \"DRAM_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1622121901690 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[9\] " "Node \"DRAM_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1622121901690 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA\[0\] " "Node \"DRAM_BA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_BA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1622121901690 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA\[1\] " "Node \"DRAM_BA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_BA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1622121901690 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CAS_N " "Node \"DRAM_CAS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1622121901690 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CKE " "Node \"DRAM_CKE\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CKE" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1622121901690 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CLK " "Node \"DRAM_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1622121901690 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CS_N " "Node \"DRAM_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1622121901690 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQM\[0\] " "Node \"DRAM_DQM\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQM\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1622121901690 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQM\[1\] " "Node \"DRAM_DQM\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQM\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1622121901690 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[0\] " "Node \"DRAM_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1622121901690 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[10\] " "Node \"DRAM_DQ\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1622121901690 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[11\] " "Node \"DRAM_DQ\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1622121901690 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[12\] " "Node \"DRAM_DQ\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1622121901690 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[13\] " "Node \"DRAM_DQ\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1622121901690 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[14\] " "Node \"DRAM_DQ\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1622121901690 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[15\] " "Node \"DRAM_DQ\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1622121901690 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[1\] " "Node \"DRAM_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1622121901690 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[2\] " "Node \"DRAM_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1622121901690 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[3\] " "Node \"DRAM_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1622121901690 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[4\] " "Node \"DRAM_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1622121901690 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[5\] " "Node \"DRAM_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1622121901690 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[6\] " "Node \"DRAM_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1622121901690 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[7\] " "Node \"DRAM_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1622121901690 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[8\] " "Node \"DRAM_DQ\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1622121901690 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[9\] " "Node \"DRAM_DQ\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1622121901690 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_RAS_N " "Node \"DRAM_RAS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_RAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1622121901690 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_WE_N " "Node \"DRAM_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1622121901690 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EPCS_ASDO " "Node \"EPCS_ASDO\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EPCS_ASDO" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1622121901690 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EPCS_DATA0 " "Node \"EPCS_DATA0\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EPCS_DATA0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1622121901690 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EPCS_DCLK " "Node \"EPCS_DCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EPCS_DCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1622121901690 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EPCS_NCSO " "Node \"EPCS_NCSO\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EPCS_NCSO" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1622121901690 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_2\[10\] " "Node \"GPIO_2\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1622121901690 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_2\[11\] " "Node \"GPIO_2\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1622121901690 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_2\[12\] " "Node \"GPIO_2\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1622121901690 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_2\[9\] " "Node \"GPIO_2\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1622121901690 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "G_SENSOR_CS_N " "Node \"G_SENSOR_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "G_SENSOR_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1622121901690 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "G_SENSOR_INT " "Node \"G_SENSOR_INT\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "G_SENSOR_INT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1622121901690 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1622121901690 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1622121901690 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1622121901905 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1622121902827 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1622121903123 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1622121903163 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1622121906125 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1622121906125 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1622121906629 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "5 X32_Y23 X42_Y34 " "Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X32_Y23 to location X42_Y34" {  } { { "loc" "" { Generic "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/Quartus/" { { 1 { 0 "Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X32_Y23 to location X42_Y34"} { { 12 { 0 ""} 32 23 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1622121907673 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1622121907673 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1622121909132 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1622121909132 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1622121909142 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 1.12 " "Total time spent on timing analysis during the Fitter is 1.12 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1622121909351 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1622121909365 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1622121909628 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1622121909628 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1622121909856 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1622121910381 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1622121910709 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "92 Cyclone IV E " "92 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[0\] 3.3-V LVTTL J15 " "Pin KEY\[0\] uses I/O standard 3.3-V LVTTL at J15" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 27 0 0 } } { "temporary_test_loc" "" { Generic "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/Quartus/" { { 0 { 0 ""} 0 52 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1622121910729 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[1\] 3.3-V LVTTL E1 " "Pin KEY\[1\] uses I/O standard 3.3-V LVTTL at E1" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { KEY[1] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[1\]" } } } } { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 27 0 0 } } { "temporary_test_loc" "" { Generic "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/Quartus/" { { 0 { 0 ""} 0 53 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1622121910729 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[0\] 3.3-V LVTTL M1 " "Pin SW\[0\] uses I/O standard 3.3-V LVTTL at M1" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { SW[0] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[0\]" } } } } { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 29 0 0 } } { "temporary_test_loc" "" { Generic "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/Quartus/" { { 0 { 0 ""} 0 54 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1622121910729 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[1\] 3.3-V LVTTL T8 " "Pin SW\[1\] uses I/O standard 3.3-V LVTTL at T8" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { SW[1] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[1\]" } } } } { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 29 0 0 } } { "temporary_test_loc" "" { Generic "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/Quartus/" { { 0 { 0 ""} 0 55 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1622121910729 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[2\] 3.3-V LVTTL B9 " "Pin SW\[2\] uses I/O standard 3.3-V LVTTL at B9" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { SW[2] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[2\]" } } } } { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 29 0 0 } } { "temporary_test_loc" "" { Generic "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/Quartus/" { { 0 { 0 ""} 0 56 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1622121910729 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[3\] 3.3-V LVTTL M15 " "Pin SW\[3\] uses I/O standard 3.3-V LVTTL at M15" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { SW[3] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[3\]" } } } } { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 29 0 0 } } { "temporary_test_loc" "" { Generic "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/Quartus/" { { 0 { 0 ""} 0 57 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1622121910729 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2_IN\[0\] 3.3-V LVTTL E15 " "Pin GPIO_2_IN\[0\] uses I/O standard 3.3-V LVTTL at E15" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO_2_IN[0] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2_IN\[0\]" } } } } { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 57 0 0 } } { "temporary_test_loc" "" { Generic "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/Quartus/" { { 0 { 0 ""} 0 75 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1622121910729 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2_IN\[1\] 3.3-V LVTTL E16 " "Pin GPIO_2_IN\[1\] uses I/O standard 3.3-V LVTTL at E16" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO_2_IN[1] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2_IN\[1\]" } } } } { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 57 0 0 } } { "temporary_test_loc" "" { Generic "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/Quartus/" { { 0 { 0 ""} 0 76 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1622121910729 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2_IN\[2\] 3.3-V LVTTL M16 " "Pin GPIO_2_IN\[2\] uses I/O standard 3.3-V LVTTL at M16" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO_2_IN[2] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2_IN\[2\]" } } } } { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 57 0 0 } } { "temporary_test_loc" "" { Generic "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/Quartus/" { { 0 { 0 ""} 0 77 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1622121910729 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0_IN\[0\] 3.3-V LVTTL A8 " "Pin GPIO_0_IN\[0\] uses I/O standard 3.3-V LVTTL at A8" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO_0_IN[0] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_IN\[0\]" } } } } { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 60 0 0 } } { "temporary_test_loc" "" { Generic "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/Quartus/" { { 0 { 0 ""} 0 89 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1622121910729 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0_IN\[1\] 3.3-V LVTTL B8 " "Pin GPIO_0_IN\[1\] uses I/O standard 3.3-V LVTTL at B8" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO_0_IN[1] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_IN\[1\]" } } } } { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 60 0 0 } } { "temporary_test_loc" "" { Generic "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/Quartus/" { { 0 { 0 ""} 0 90 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1622121910729 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1_IN\[0\] 3.3-V LVTTL T9 " "Pin GPIO_1_IN\[0\] uses I/O standard 3.3-V LVTTL at T9" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO_1_IN[0] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_IN\[0\]" } } } } { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 63 0 0 } } { "temporary_test_loc" "" { Generic "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/Quartus/" { { 0 { 0 ""} 0 125 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1622121910729 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1_IN\[1\] 3.3-V LVTTL R9 " "Pin GPIO_1_IN\[1\] uses I/O standard 3.3-V LVTTL at R9" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO_1_IN[1] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_IN\[1\]" } } } } { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 63 0 0 } } { "temporary_test_loc" "" { Generic "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/Quartus/" { { 0 { 0 ""} 0 126 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1622121910729 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "I2C_SDAT 3.3-V LVTTL F1 " "Pin I2C_SDAT uses I/O standard 3.3-V LVTTL at F1" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { I2C_SDAT } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "I2C_SDAT" } } } } { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 48 0 0 } } { "temporary_test_loc" "" { Generic "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/Quartus/" { { 0 { 0 ""} 0 129 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1622121910729 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[4\] 3.3-V LVTTL C15 " "Pin GPIO_2\[4\] uses I/O standard 3.3-V LVTTL at C15" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO_2[4] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[4\]" } } } } { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 56 0 0 } } { "temporary_test_loc" "" { Generic "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/Quartus/" { { 0 { 0 ""} 0 70 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1622121910729 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[5\] 3.3-V LVTTL D16 " "Pin GPIO_2\[5\] uses I/O standard 3.3-V LVTTL at D16" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO_2[5] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[5\]" } } } } { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 56 0 0 } } { "temporary_test_loc" "" { Generic "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/Quartus/" { { 0 { 0 ""} 0 71 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1622121910729 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[7\] 3.3-V LVTTL D14 " "Pin GPIO_2\[7\] uses I/O standard 3.3-V LVTTL at D14" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO_2[7] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[7\]" } } } } { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 56 0 0 } } { "temporary_test_loc" "" { Generic "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/Quartus/" { { 0 { 0 ""} 0 73 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1622121910729 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[8\] 3.3-V LVTTL F15 " "Pin GPIO_2\[8\] uses I/O standard 3.3-V LVTTL at F15" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO_2[8] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[8\]" } } } } { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 56 0 0 } } { "temporary_test_loc" "" { Generic "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/Quartus/" { { 0 { 0 ""} 0 74 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1622121910729 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[3\] 3.3-V LVTTL A3 " "Pin GPIO_0\[3\] uses I/O standard 3.3-V LVTTL at A3" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO_0[3] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[3\]" } } } } { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 59 0 0 } } { "temporary_test_loc" "" { Generic "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/Quartus/" { { 0 { 0 ""} 0 78 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1622121910729 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[4\] 3.3-V LVTTL B3 " "Pin GPIO_0\[4\] uses I/O standard 3.3-V LVTTL at B3" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO_0[4] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[4\]" } } } } { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 59 0 0 } } { "temporary_test_loc" "" { Generic "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/Quartus/" { { 0 { 0 ""} 0 79 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1622121910729 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[6\] 3.3-V LVTTL A4 " "Pin GPIO_0\[6\] uses I/O standard 3.3-V LVTTL at A4" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO_0[6] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[6\]" } } } } { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 59 0 0 } } { "temporary_test_loc" "" { Generic "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/Quartus/" { { 0 { 0 ""} 0 80 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1622121910729 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[8\] 3.3-V LVTTL A5 " "Pin GPIO_0\[8\] uses I/O standard 3.3-V LVTTL at A5" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO_0[8] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[8\]" } } } } { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 59 0 0 } } { "temporary_test_loc" "" { Generic "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/Quartus/" { { 0 { 0 ""} 0 81 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1622121910729 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[20\] 3.3-V LVTTL E8 " "Pin GPIO_0\[20\] uses I/O standard 3.3-V LVTTL at E8" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO_0[20] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[20\]" } } } } { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 59 0 0 } } { "temporary_test_loc" "" { Generic "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/Quartus/" { { 0 { 0 ""} 0 83 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1622121910729 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[24\] 3.3-V LVTTL C9 " "Pin GPIO_0\[24\] uses I/O standard 3.3-V LVTTL at C9" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO_0[24] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[24\]" } } } } { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 59 0 0 } } { "temporary_test_loc" "" { Generic "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/Quartus/" { { 0 { 0 ""} 0 85 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1622121910729 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[25\] 3.3-V LVTTL D9 " "Pin GPIO_0\[25\] uses I/O standard 3.3-V LVTTL at D9" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO_0[25] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[25\]" } } } } { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 59 0 0 } } { "temporary_test_loc" "" { Generic "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/Quartus/" { { 0 { 0 ""} 0 86 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1622121910729 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[29\] 3.3-V LVTTL B11 " "Pin GPIO_0\[29\] uses I/O standard 3.3-V LVTTL at B11" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO_0[29] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[29\]" } } } } { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 59 0 0 } } { "temporary_test_loc" "" { Generic "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/Quartus/" { { 0 { 0 ""} 0 87 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1622121910729 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[4\] 3.3-V LVTTL R13 " "Pin GPIO_1\[4\] uses I/O standard 3.3-V LVTTL at R13" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO_1[4] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[4\]" } } } } { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 62 0 0 } } { "temporary_test_loc" "" { Generic "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/Quartus/" { { 0 { 0 ""} 0 95 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1622121910729 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[0\] 3.3-V LVTTL A14 " "Pin GPIO_2\[0\] uses I/O standard 3.3-V LVTTL at A14" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO_2[0] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[0\]" } } } } { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 56 0 0 } } { "temporary_test_loc" "" { Generic "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/Quartus/" { { 0 { 0 ""} 0 49 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1622121910729 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[1\] 3.3-V LVTTL B16 " "Pin GPIO_2\[1\] uses I/O standard 3.3-V LVTTL at B16" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO_2[1] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[1\]" } } } } { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 56 0 0 } } { "temporary_test_loc" "" { Generic "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/Quartus/" { { 0 { 0 ""} 0 69 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1622121910729 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[2\] 3.3-V LVTTL C14 " "Pin GPIO_2\[2\] uses I/O standard 3.3-V LVTTL at C14" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO_2[2] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[2\]" } } } } { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 56 0 0 } } { "temporary_test_loc" "" { Generic "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/Quartus/" { { 0 { 0 ""} 0 50 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1622121910729 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[3\] 3.3-V LVTTL C16 " "Pin GPIO_2\[3\] uses I/O standard 3.3-V LVTTL at C16" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO_2[3] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[3\]" } } } } { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 56 0 0 } } { "temporary_test_loc" "" { Generic "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/Quartus/" { { 0 { 0 ""} 0 51 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1622121910729 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[6\] 3.3-V LVTTL D15 " "Pin GPIO_2\[6\] uses I/O standard 3.3-V LVTTL at D15" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO_2[6] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[6\]" } } } } { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 56 0 0 } } { "temporary_test_loc" "" { Generic "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/Quartus/" { { 0 { 0 ""} 0 72 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1622121910729 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[0\] 3.3-V LVTTL D3 " "Pin GPIO_0\[0\] uses I/O standard 3.3-V LVTTL at D3" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO_0[0] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[0\]" } } } } { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 59 0 0 } } { "temporary_test_loc" "" { Generic "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/Quartus/" { { 0 { 0 ""} 0 40 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1622121910729 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[1\] 3.3-V LVTTL C3 " "Pin GPIO_0\[1\] uses I/O standard 3.3-V LVTTL at C3" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO_0[1] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[1\]" } } } } { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 59 0 0 } } { "temporary_test_loc" "" { Generic "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/Quartus/" { { 0 { 0 ""} 0 48 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1622121910729 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[2\] 3.3-V LVTTL A2 " "Pin GPIO_0\[2\] uses I/O standard 3.3-V LVTTL at A2" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO_0[2] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[2\]" } } } } { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 59 0 0 } } { "temporary_test_loc" "" { Generic "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/Quartus/" { { 0 { 0 ""} 0 46 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1622121910729 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[5\] 3.3-V LVTTL B4 " "Pin GPIO_0\[5\] uses I/O standard 3.3-V LVTTL at B4" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO_0[5] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[5\]" } } } } { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 59 0 0 } } { "temporary_test_loc" "" { Generic "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/Quartus/" { { 0 { 0 ""} 0 45 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1622121910729 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[7\] 3.3-V LVTTL B5 " "Pin GPIO_0\[7\] uses I/O standard 3.3-V LVTTL at B5" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO_0[7] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[7\]" } } } } { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 59 0 0 } } { "temporary_test_loc" "" { Generic "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/Quartus/" { { 0 { 0 ""} 0 47 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1622121910729 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[9\] 3.3-V LVTTL D5 " "Pin GPIO_0\[9\] uses I/O standard 3.3-V LVTTL at D5" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO_0[9] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[9\]" } } } } { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 59 0 0 } } { "temporary_test_loc" "" { Generic "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/Quartus/" { { 0 { 0 ""} 0 43 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1622121910729 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[10\] 3.3-V LVTTL B6 " "Pin GPIO_0\[10\] uses I/O standard 3.3-V LVTTL at B6" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO_0[10] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[10\]" } } } } { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 59 0 0 } } { "temporary_test_loc" "" { Generic "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/Quartus/" { { 0 { 0 ""} 0 44 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1622121910729 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[11\] 3.3-V LVTTL A6 " "Pin GPIO_0\[11\] uses I/O standard 3.3-V LVTTL at A6" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO_0[11] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[11\]" } } } } { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 59 0 0 } } { "temporary_test_loc" "" { Generic "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/Quartus/" { { 0 { 0 ""} 0 42 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1622121910729 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[12\] 3.3-V LVTTL B7 " "Pin GPIO_0\[12\] uses I/O standard 3.3-V LVTTL at B7" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO_0[12] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[12\]" } } } } { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 59 0 0 } } { "temporary_test_loc" "" { Generic "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/Quartus/" { { 0 { 0 ""} 0 41 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1622121910729 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[13\] 3.3-V LVTTL D6 " "Pin GPIO_0\[13\] uses I/O standard 3.3-V LVTTL at D6" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO_0[13] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[13\]" } } } } { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 59 0 0 } } { "temporary_test_loc" "" { Generic "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/Quartus/" { { 0 { 0 ""} 0 82 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1622121910729 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[14\] 3.3-V LVTTL A7 " "Pin GPIO_0\[14\] uses I/O standard 3.3-V LVTTL at A7" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO_0[14] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[14\]" } } } } { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 59 0 0 } } { "temporary_test_loc" "" { Generic "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/Quartus/" { { 0 { 0 ""} 0 39 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1622121910729 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[15\] 3.3-V LVTTL C6 " "Pin GPIO_0\[15\] uses I/O standard 3.3-V LVTTL at C6" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO_0[15] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[15\]" } } } } { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 59 0 0 } } { "temporary_test_loc" "" { Generic "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/Quartus/" { { 0 { 0 ""} 0 36 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1622121910729 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[16\] 3.3-V LVTTL C8 " "Pin GPIO_0\[16\] uses I/O standard 3.3-V LVTTL at C8" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO_0[16] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[16\]" } } } } { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 59 0 0 } } { "temporary_test_loc" "" { Generic "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/Quartus/" { { 0 { 0 ""} 0 34 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1622121910729 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[17\] 3.3-V LVTTL E6 " "Pin GPIO_0\[17\] uses I/O standard 3.3-V LVTTL at E6" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO_0[17] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[17\]" } } } } { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 59 0 0 } } { "temporary_test_loc" "" { Generic "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/Quartus/" { { 0 { 0 ""} 0 38 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1622121910729 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[18\] 3.3-V LVTTL E7 " "Pin GPIO_0\[18\] uses I/O standard 3.3-V LVTTL at E7" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO_0[18] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[18\]" } } } } { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 59 0 0 } } { "temporary_test_loc" "" { Generic "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/Quartus/" { { 0 { 0 ""} 0 35 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1622121910729 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[19\] 3.3-V LVTTL D8 " "Pin GPIO_0\[19\] uses I/O standard 3.3-V LVTTL at D8" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO_0[19] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[19\]" } } } } { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 59 0 0 } } { "temporary_test_loc" "" { Generic "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/Quartus/" { { 0 { 0 ""} 0 33 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1622121910729 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[21\] 3.3-V LVTTL F8 " "Pin GPIO_0\[21\] uses I/O standard 3.3-V LVTTL at F8" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO_0[21] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[21\]" } } } } { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 59 0 0 } } { "temporary_test_loc" "" { Generic "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/Quartus/" { { 0 { 0 ""} 0 84 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1622121910729 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[22\] 3.3-V LVTTL F9 " "Pin GPIO_0\[22\] uses I/O standard 3.3-V LVTTL at F9" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO_0[22] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[22\]" } } } } { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 59 0 0 } } { "temporary_test_loc" "" { Generic "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/Quartus/" { { 0 { 0 ""} 0 30 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1622121910729 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[23\] 3.3-V LVTTL E9 " "Pin GPIO_0\[23\] uses I/O standard 3.3-V LVTTL at E9" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO_0[23] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[23\]" } } } } { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 59 0 0 } } { "temporary_test_loc" "" { Generic "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/Quartus/" { { 0 { 0 ""} 0 31 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1622121910729 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[26\] 3.3-V LVTTL E11 " "Pin GPIO_0\[26\] uses I/O standard 3.3-V LVTTL at E11" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO_0[26] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[26\]" } } } } { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 59 0 0 } } { "temporary_test_loc" "" { Generic "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/Quartus/" { { 0 { 0 ""} 0 29 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1622121910729 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[27\] 3.3-V LVTTL E10 " "Pin GPIO_0\[27\] uses I/O standard 3.3-V LVTTL at E10" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO_0[27] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[27\]" } } } } { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 59 0 0 } } { "temporary_test_loc" "" { Generic "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/Quartus/" { { 0 { 0 ""} 0 26 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1622121910729 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[28\] 3.3-V LVTTL C11 " "Pin GPIO_0\[28\] uses I/O standard 3.3-V LVTTL at C11" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO_0[28] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[28\]" } } } } { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 59 0 0 } } { "temporary_test_loc" "" { Generic "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/Quartus/" { { 0 { 0 ""} 0 27 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1622121910729 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[30\] 3.3-V LVTTL A12 " "Pin GPIO_0\[30\] uses I/O standard 3.3-V LVTTL at A12" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO_0[30] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[30\]" } } } } { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 59 0 0 } } { "temporary_test_loc" "" { Generic "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/Quartus/" { { 0 { 0 ""} 0 28 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1622121910729 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[31\] 3.3-V LVTTL D11 " "Pin GPIO_0\[31\] uses I/O standard 3.3-V LVTTL at D11" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO_0[31] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[31\]" } } } } { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 59 0 0 } } { "temporary_test_loc" "" { Generic "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/Quartus/" { { 0 { 0 ""} 0 88 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1622121910729 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[32\] 3.3-V LVTTL D12 " "Pin GPIO_0\[32\] uses I/O standard 3.3-V LVTTL at D12" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO_0[32] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[32\]" } } } } { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 59 0 0 } } { "temporary_test_loc" "" { Generic "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/Quartus/" { { 0 { 0 ""} 0 32 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1622121910729 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[33\] 3.3-V LVTTL B12 " "Pin GPIO_0\[33\] uses I/O standard 3.3-V LVTTL at B12" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO_0[33] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[33\]" } } } } { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 59 0 0 } } { "temporary_test_loc" "" { Generic "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/Quartus/" { { 0 { 0 ""} 0 37 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1622121910729 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[0\] 3.3-V LVTTL F13 " "Pin GPIO_1\[0\] uses I/O standard 3.3-V LVTTL at F13" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO_1[0] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[0\]" } } } } { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 62 0 0 } } { "temporary_test_loc" "" { Generic "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/Quartus/" { { 0 { 0 ""} 0 91 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1622121910729 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[1\] 3.3-V LVTTL T15 " "Pin GPIO_1\[1\] uses I/O standard 3.3-V LVTTL at T15" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO_1[1] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[1\]" } } } } { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 62 0 0 } } { "temporary_test_loc" "" { Generic "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/Quartus/" { { 0 { 0 ""} 0 92 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1622121910729 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[2\] 3.3-V LVTTL T14 " "Pin GPIO_1\[2\] uses I/O standard 3.3-V LVTTL at T14" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO_1[2] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[2\]" } } } } { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 62 0 0 } } { "temporary_test_loc" "" { Generic "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/Quartus/" { { 0 { 0 ""} 0 93 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1622121910729 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[3\] 3.3-V LVTTL T13 " "Pin GPIO_1\[3\] uses I/O standard 3.3-V LVTTL at T13" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO_1[3] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[3\]" } } } } { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 62 0 0 } } { "temporary_test_loc" "" { Generic "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/Quartus/" { { 0 { 0 ""} 0 94 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1622121910729 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[5\] 3.3-V LVTTL T12 " "Pin GPIO_1\[5\] uses I/O standard 3.3-V LVTTL at T12" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO_1[5] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[5\]" } } } } { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 62 0 0 } } { "temporary_test_loc" "" { Generic "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/Quartus/" { { 0 { 0 ""} 0 96 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1622121910729 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[6\] 3.3-V LVTTL R12 " "Pin GPIO_1\[6\] uses I/O standard 3.3-V LVTTL at R12" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO_1[6] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[6\]" } } } } { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 62 0 0 } } { "temporary_test_loc" "" { Generic "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/Quartus/" { { 0 { 0 ""} 0 97 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1622121910729 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[7\] 3.3-V LVTTL T11 " "Pin GPIO_1\[7\] uses I/O standard 3.3-V LVTTL at T11" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO_1[7] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[7\]" } } } } { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 62 0 0 } } { "temporary_test_loc" "" { Generic "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/Quartus/" { { 0 { 0 ""} 0 98 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1622121910729 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[8\] 3.3-V LVTTL T10 " "Pin GPIO_1\[8\] uses I/O standard 3.3-V LVTTL at T10" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO_1[8] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[8\]" } } } } { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 62 0 0 } } { "temporary_test_loc" "" { Generic "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/Quartus/" { { 0 { 0 ""} 0 99 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1622121910729 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[9\] 3.3-V LVTTL R11 " "Pin GPIO_1\[9\] uses I/O standard 3.3-V LVTTL at R11" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO_1[9] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[9\]" } } } } { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 62 0 0 } } { "temporary_test_loc" "" { Generic "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/Quartus/" { { 0 { 0 ""} 0 100 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1622121910729 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[10\] 3.3-V LVTTL P11 " "Pin GPIO_1\[10\] uses I/O standard 3.3-V LVTTL at P11" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO_1[10] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[10\]" } } } } { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 62 0 0 } } { "temporary_test_loc" "" { Generic "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/Quartus/" { { 0 { 0 ""} 0 101 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1622121910729 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[11\] 3.3-V LVTTL R10 " "Pin GPIO_1\[11\] uses I/O standard 3.3-V LVTTL at R10" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO_1[11] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[11\]" } } } } { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 62 0 0 } } { "temporary_test_loc" "" { Generic "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/Quartus/" { { 0 { 0 ""} 0 102 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1622121910729 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[12\] 3.3-V LVTTL N12 " "Pin GPIO_1\[12\] uses I/O standard 3.3-V LVTTL at N12" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO_1[12] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[12\]" } } } } { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 62 0 0 } } { "temporary_test_loc" "" { Generic "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/Quartus/" { { 0 { 0 ""} 0 103 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1622121910729 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[13\] 3.3-V LVTTL P9 " "Pin GPIO_1\[13\] uses I/O standard 3.3-V LVTTL at P9" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO_1[13] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[13\]" } } } } { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 62 0 0 } } { "temporary_test_loc" "" { Generic "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/Quartus/" { { 0 { 0 ""} 0 104 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1622121910729 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[14\] 3.3-V LVTTL N9 " "Pin GPIO_1\[14\] uses I/O standard 3.3-V LVTTL at N9" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO_1[14] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[14\]" } } } } { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 62 0 0 } } { "temporary_test_loc" "" { Generic "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/Quartus/" { { 0 { 0 ""} 0 105 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1622121910729 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[15\] 3.3-V LVTTL N11 " "Pin GPIO_1\[15\] uses I/O standard 3.3-V LVTTL at N11" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO_1[15] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[15\]" } } } } { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 62 0 0 } } { "temporary_test_loc" "" { Generic "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/Quartus/" { { 0 { 0 ""} 0 106 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1622121910729 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[16\] 3.3-V LVTTL L16 " "Pin GPIO_1\[16\] uses I/O standard 3.3-V LVTTL at L16" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO_1[16] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[16\]" } } } } { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 62 0 0 } } { "temporary_test_loc" "" { Generic "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/Quartus/" { { 0 { 0 ""} 0 107 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1622121910729 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[17\] 3.3-V LVTTL K16 " "Pin GPIO_1\[17\] uses I/O standard 3.3-V LVTTL at K16" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO_1[17] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[17\]" } } } } { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 62 0 0 } } { "temporary_test_loc" "" { Generic "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/Quartus/" { { 0 { 0 ""} 0 108 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1622121910729 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[18\] 3.3-V LVTTL R16 " "Pin GPIO_1\[18\] uses I/O standard 3.3-V LVTTL at R16" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO_1[18] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[18\]" } } } } { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 62 0 0 } } { "temporary_test_loc" "" { Generic "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/Quartus/" { { 0 { 0 ""} 0 109 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1622121910729 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[19\] 3.3-V LVTTL L15 " "Pin GPIO_1\[19\] uses I/O standard 3.3-V LVTTL at L15" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO_1[19] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[19\]" } } } } { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 62 0 0 } } { "temporary_test_loc" "" { Generic "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/Quartus/" { { 0 { 0 ""} 0 110 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1622121910729 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[20\] 3.3-V LVTTL P15 " "Pin GPIO_1\[20\] uses I/O standard 3.3-V LVTTL at P15" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO_1[20] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[20\]" } } } } { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 62 0 0 } } { "temporary_test_loc" "" { Generic "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/Quartus/" { { 0 { 0 ""} 0 111 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1622121910729 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[21\] 3.3-V LVTTL P16 " "Pin GPIO_1\[21\] uses I/O standard 3.3-V LVTTL at P16" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO_1[21] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[21\]" } } } } { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 62 0 0 } } { "temporary_test_loc" "" { Generic "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/Quartus/" { { 0 { 0 ""} 0 112 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1622121910729 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[22\] 3.3-V LVTTL R14 " "Pin GPIO_1\[22\] uses I/O standard 3.3-V LVTTL at R14" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO_1[22] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[22\]" } } } } { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 62 0 0 } } { "temporary_test_loc" "" { Generic "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/Quartus/" { { 0 { 0 ""} 0 113 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1622121910729 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[23\] 3.3-V LVTTL N16 " "Pin GPIO_1\[23\] uses I/O standard 3.3-V LVTTL at N16" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO_1[23] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[23\]" } } } } { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 62 0 0 } } { "temporary_test_loc" "" { Generic "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/Quartus/" { { 0 { 0 ""} 0 114 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1622121910729 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[24\] 3.3-V LVTTL N15 " "Pin GPIO_1\[24\] uses I/O standard 3.3-V LVTTL at N15" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO_1[24] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[24\]" } } } } { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 62 0 0 } } { "temporary_test_loc" "" { Generic "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/Quartus/" { { 0 { 0 ""} 0 115 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1622121910729 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[25\] 3.3-V LVTTL P14 " "Pin GPIO_1\[25\] uses I/O standard 3.3-V LVTTL at P14" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO_1[25] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[25\]" } } } } { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 62 0 0 } } { "temporary_test_loc" "" { Generic "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/Quartus/" { { 0 { 0 ""} 0 116 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1622121910729 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[26\] 3.3-V LVTTL L14 " "Pin GPIO_1\[26\] uses I/O standard 3.3-V LVTTL at L14" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO_1[26] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[26\]" } } } } { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 62 0 0 } } { "temporary_test_loc" "" { Generic "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/Quartus/" { { 0 { 0 ""} 0 117 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1622121910729 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[27\] 3.3-V LVTTL N14 " "Pin GPIO_1\[27\] uses I/O standard 3.3-V LVTTL at N14" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO_1[27] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[27\]" } } } } { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 62 0 0 } } { "temporary_test_loc" "" { Generic "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/Quartus/" { { 0 { 0 ""} 0 118 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1622121910729 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[28\] 3.3-V LVTTL M10 " "Pin GPIO_1\[28\] uses I/O standard 3.3-V LVTTL at M10" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO_1[28] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[28\]" } } } } { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 62 0 0 } } { "temporary_test_loc" "" { Generic "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/Quartus/" { { 0 { 0 ""} 0 119 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1622121910729 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[29\] 3.3-V LVTTL L13 " "Pin GPIO_1\[29\] uses I/O standard 3.3-V LVTTL at L13" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO_1[29] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[29\]" } } } } { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 62 0 0 } } { "temporary_test_loc" "" { Generic "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/Quartus/" { { 0 { 0 ""} 0 120 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1622121910729 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[30\] 3.3-V LVTTL J16 " "Pin GPIO_1\[30\] uses I/O standard 3.3-V LVTTL at J16" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO_1[30] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[30\]" } } } } { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 62 0 0 } } { "temporary_test_loc" "" { Generic "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/Quartus/" { { 0 { 0 ""} 0 121 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1622121910729 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[31\] 3.3-V LVTTL K15 " "Pin GPIO_1\[31\] uses I/O standard 3.3-V LVTTL at K15" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO_1[31] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[31\]" } } } } { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 62 0 0 } } { "temporary_test_loc" "" { Generic "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/Quartus/" { { 0 { 0 ""} 0 122 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1622121910729 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[32\] 3.3-V LVTTL J13 " "Pin GPIO_1\[32\] uses I/O standard 3.3-V LVTTL at J13" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO_1[32] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[32\]" } } } } { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 62 0 0 } } { "temporary_test_loc" "" { Generic "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/Quartus/" { { 0 { 0 ""} 0 123 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1622121910729 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[33\] 3.3-V LVTTL J14 " "Pin GPIO_1\[33\] uses I/O standard 3.3-V LVTTL at J14" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO_1[33] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[33\]" } } } } { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 62 0 0 } } { "temporary_test_loc" "" { Generic "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/Quartus/" { { 0 { 0 ""} 0 124 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1622121910729 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK_50 3.3-V LVTTL R8 " "Pin CLOCK_50 uses I/O standard 3.3-V LVTTL at R8" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { CLOCK_50 } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } } { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 25 0 0 } } { "temporary_test_loc" "" { Generic "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/Quartus/" { { 0 { 0 ""} 0 127 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1622121910729 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1622121910729 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "78 " "Following 78 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "I2C_SDAT a permanently disabled " "Pin I2C_SDAT has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { I2C_SDAT } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "I2C_SDAT" } } } } { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 48 0 0 } } { "temporary_test_loc" "" { Generic "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/Quartus/" { { 0 { 0 ""} 0 129 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1622121910739 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2_UP\[0\] a permanently disabled " "Pin GPIO_2_UP\[0\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO_2_UP[0] } } } { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 55 0 0 } } { "temporary_test_loc" "" { Generic "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/Quartus/" { { 0 { 0 ""} 0 66 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1622121910739 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2_UP\[1\] a permanently disabled " "Pin GPIO_2_UP\[1\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO_2_UP[1] } } } { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 55 0 0 } } { "temporary_test_loc" "" { Generic "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/Quartus/" { { 0 { 0 ""} 0 67 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1622121910739 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2_UP\[2\] a permanently disabled " "Pin GPIO_2_UP\[2\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO_2_UP[2] } } } { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 55 0 0 } } { "temporary_test_loc" "" { Generic "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/Quartus/" { { 0 { 0 ""} 0 68 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1622121910739 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[4\] a permanently disabled " "Pin GPIO_2\[4\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO_2[4] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[4\]" } } } } { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 56 0 0 } } { "temporary_test_loc" "" { Generic "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/Quartus/" { { 0 { 0 ""} 0 70 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1622121910739 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[5\] a permanently disabled " "Pin GPIO_2\[5\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO_2[5] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[5\]" } } } } { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 56 0 0 } } { "temporary_test_loc" "" { Generic "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/Quartus/" { { 0 { 0 ""} 0 71 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1622121910739 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[7\] a permanently disabled " "Pin GPIO_2\[7\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO_2[7] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[7\]" } } } } { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 56 0 0 } } { "temporary_test_loc" "" { Generic "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/Quartus/" { { 0 { 0 ""} 0 73 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1622121910739 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[8\] a permanently disabled " "Pin GPIO_2\[8\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO_2[8] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[8\]" } } } } { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 56 0 0 } } { "temporary_test_loc" "" { Generic "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/Quartus/" { { 0 { 0 ""} 0 74 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1622121910739 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[3\] a permanently disabled " "Pin GPIO_0\[3\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO_0[3] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[3\]" } } } } { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 59 0 0 } } { "temporary_test_loc" "" { Generic "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/Quartus/" { { 0 { 0 ""} 0 78 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1622121910739 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[4\] a permanently disabled " "Pin GPIO_0\[4\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO_0[4] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[4\]" } } } } { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 59 0 0 } } { "temporary_test_loc" "" { Generic "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/Quartus/" { { 0 { 0 ""} 0 79 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1622121910739 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[6\] a permanently disabled " "Pin GPIO_0\[6\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO_0[6] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[6\]" } } } } { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 59 0 0 } } { "temporary_test_loc" "" { Generic "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/Quartus/" { { 0 { 0 ""} 0 80 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1622121910739 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[8\] a permanently disabled " "Pin GPIO_0\[8\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO_0[8] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[8\]" } } } } { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 59 0 0 } } { "temporary_test_loc" "" { Generic "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/Quartus/" { { 0 { 0 ""} 0 81 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1622121910739 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[20\] a permanently disabled " "Pin GPIO_0\[20\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO_0[20] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[20\]" } } } } { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 59 0 0 } } { "temporary_test_loc" "" { Generic "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/Quartus/" { { 0 { 0 ""} 0 83 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1622121910739 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[24\] a permanently disabled " "Pin GPIO_0\[24\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO_0[24] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[24\]" } } } } { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 59 0 0 } } { "temporary_test_loc" "" { Generic "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/Quartus/" { { 0 { 0 ""} 0 85 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1622121910739 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[25\] a permanently disabled " "Pin GPIO_0\[25\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO_0[25] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[25\]" } } } } { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 59 0 0 } } { "temporary_test_loc" "" { Generic "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/Quartus/" { { 0 { 0 ""} 0 86 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1622121910739 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[29\] a permanently disabled " "Pin GPIO_0\[29\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO_0[29] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[29\]" } } } } { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 59 0 0 } } { "temporary_test_loc" "" { Generic "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/Quartus/" { { 0 { 0 ""} 0 87 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1622121910739 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[4\] a permanently disabled " "Pin GPIO_1\[4\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO_1[4] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[4\]" } } } } { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 62 0 0 } } { "temporary_test_loc" "" { Generic "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/Quartus/" { { 0 { 0 ""} 0 95 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1622121910739 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[0\] a permanently enabled " "Pin GPIO_2\[0\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO_2[0] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[0\]" } } } } { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 56 0 0 } } { "temporary_test_loc" "" { Generic "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/Quartus/" { { 0 { 0 ""} 0 49 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1622121910739 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[1\] a permanently disabled " "Pin GPIO_2\[1\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO_2[1] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[1\]" } } } } { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 56 0 0 } } { "temporary_test_loc" "" { Generic "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/Quartus/" { { 0 { 0 ""} 0 69 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1622121910739 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[2\] a permanently enabled " "Pin GPIO_2\[2\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO_2[2] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[2\]" } } } } { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 56 0 0 } } { "temporary_test_loc" "" { Generic "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/Quartus/" { { 0 { 0 ""} 0 50 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1622121910739 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[3\] a permanently enabled " "Pin GPIO_2\[3\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO_2[3] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[3\]" } } } } { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 56 0 0 } } { "temporary_test_loc" "" { Generic "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/Quartus/" { { 0 { 0 ""} 0 51 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1622121910739 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[6\] a permanently enabled " "Pin GPIO_2\[6\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO_2[6] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[6\]" } } } } { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 56 0 0 } } { "temporary_test_loc" "" { Generic "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/Quartus/" { { 0 { 0 ""} 0 72 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1622121910739 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[0\] a permanently enabled " "Pin GPIO_0\[0\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO_0[0] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[0\]" } } } } { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 59 0 0 } } { "temporary_test_loc" "" { Generic "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/Quartus/" { { 0 { 0 ""} 0 40 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1622121910739 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[1\] a permanently enabled " "Pin GPIO_0\[1\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO_0[1] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[1\]" } } } } { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 59 0 0 } } { "temporary_test_loc" "" { Generic "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/Quartus/" { { 0 { 0 ""} 0 48 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1622121910739 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[2\] a permanently enabled " "Pin GPIO_0\[2\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO_0[2] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[2\]" } } } } { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 59 0 0 } } { "temporary_test_loc" "" { Generic "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/Quartus/" { { 0 { 0 ""} 0 46 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1622121910739 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[5\] a permanently enabled " "Pin GPIO_0\[5\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO_0[5] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[5\]" } } } } { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 59 0 0 } } { "temporary_test_loc" "" { Generic "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/Quartus/" { { 0 { 0 ""} 0 45 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1622121910739 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[7\] a permanently enabled " "Pin GPIO_0\[7\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO_0[7] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[7\]" } } } } { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 59 0 0 } } { "temporary_test_loc" "" { Generic "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/Quartus/" { { 0 { 0 ""} 0 47 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1622121910739 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[9\] a permanently enabled " "Pin GPIO_0\[9\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO_0[9] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[9\]" } } } } { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 59 0 0 } } { "temporary_test_loc" "" { Generic "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/Quartus/" { { 0 { 0 ""} 0 43 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1622121910739 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[10\] a permanently enabled " "Pin GPIO_0\[10\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO_0[10] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[10\]" } } } } { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 59 0 0 } } { "temporary_test_loc" "" { Generic "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/Quartus/" { { 0 { 0 ""} 0 44 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1622121910739 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[11\] a permanently enabled " "Pin GPIO_0\[11\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO_0[11] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[11\]" } } } } { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 59 0 0 } } { "temporary_test_loc" "" { Generic "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/Quartus/" { { 0 { 0 ""} 0 42 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1622121910739 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[12\] a permanently enabled " "Pin GPIO_0\[12\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO_0[12] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[12\]" } } } } { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 59 0 0 } } { "temporary_test_loc" "" { Generic "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/Quartus/" { { 0 { 0 ""} 0 41 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1622121910739 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[13\] a permanently disabled " "Pin GPIO_0\[13\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO_0[13] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[13\]" } } } } { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 59 0 0 } } { "temporary_test_loc" "" { Generic "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/Quartus/" { { 0 { 0 ""} 0 82 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1622121910739 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[14\] a permanently enabled " "Pin GPIO_0\[14\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO_0[14] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[14\]" } } } } { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 59 0 0 } } { "temporary_test_loc" "" { Generic "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/Quartus/" { { 0 { 0 ""} 0 39 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1622121910739 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[15\] a permanently enabled " "Pin GPIO_0\[15\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO_0[15] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[15\]" } } } } { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 59 0 0 } } { "temporary_test_loc" "" { Generic "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/Quartus/" { { 0 { 0 ""} 0 36 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1622121910739 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[16\] a permanently enabled " "Pin GPIO_0\[16\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO_0[16] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[16\]" } } } } { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 59 0 0 } } { "temporary_test_loc" "" { Generic "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/Quartus/" { { 0 { 0 ""} 0 34 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1622121910739 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[17\] a permanently enabled " "Pin GPIO_0\[17\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO_0[17] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[17\]" } } } } { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 59 0 0 } } { "temporary_test_loc" "" { Generic "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/Quartus/" { { 0 { 0 ""} 0 38 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1622121910739 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[18\] a permanently enabled " "Pin GPIO_0\[18\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO_0[18] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[18\]" } } } } { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 59 0 0 } } { "temporary_test_loc" "" { Generic "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/Quartus/" { { 0 { 0 ""} 0 35 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1622121910739 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[19\] a permanently enabled " "Pin GPIO_0\[19\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO_0[19] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[19\]" } } } } { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 59 0 0 } } { "temporary_test_loc" "" { Generic "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/Quartus/" { { 0 { 0 ""} 0 33 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1622121910739 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[21\] a permanently disabled " "Pin GPIO_0\[21\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO_0[21] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[21\]" } } } } { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 59 0 0 } } { "temporary_test_loc" "" { Generic "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/Quartus/" { { 0 { 0 ""} 0 84 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1622121910739 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[22\] a permanently enabled " "Pin GPIO_0\[22\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO_0[22] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[22\]" } } } } { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 59 0 0 } } { "temporary_test_loc" "" { Generic "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/Quartus/" { { 0 { 0 ""} 0 30 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1622121910739 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[23\] a permanently enabled " "Pin GPIO_0\[23\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO_0[23] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[23\]" } } } } { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 59 0 0 } } { "temporary_test_loc" "" { Generic "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/Quartus/" { { 0 { 0 ""} 0 31 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1622121910739 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[26\] a permanently enabled " "Pin GPIO_0\[26\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO_0[26] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[26\]" } } } } { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 59 0 0 } } { "temporary_test_loc" "" { Generic "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/Quartus/" { { 0 { 0 ""} 0 29 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1622121910739 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[27\] a permanently enabled " "Pin GPIO_0\[27\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO_0[27] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[27\]" } } } } { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 59 0 0 } } { "temporary_test_loc" "" { Generic "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/Quartus/" { { 0 { 0 ""} 0 26 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1622121910739 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[30\] a permanently enabled " "Pin GPIO_0\[30\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO_0[30] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[30\]" } } } } { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 59 0 0 } } { "temporary_test_loc" "" { Generic "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/Quartus/" { { 0 { 0 ""} 0 28 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1622121910739 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[31\] a permanently disabled " "Pin GPIO_0\[31\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO_0[31] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[31\]" } } } } { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 59 0 0 } } { "temporary_test_loc" "" { Generic "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/Quartus/" { { 0 { 0 ""} 0 88 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1622121910739 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[0\] a permanently enabled " "Pin GPIO_1\[0\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO_1[0] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[0\]" } } } } { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 62 0 0 } } { "temporary_test_loc" "" { Generic "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/Quartus/" { { 0 { 0 ""} 0 91 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1622121910739 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[1\] a permanently enabled " "Pin GPIO_1\[1\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO_1[1] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[1\]" } } } } { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 62 0 0 } } { "temporary_test_loc" "" { Generic "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/Quartus/" { { 0 { 0 ""} 0 92 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1622121910739 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[2\] a permanently enabled " "Pin GPIO_1\[2\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO_1[2] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[2\]" } } } } { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 62 0 0 } } { "temporary_test_loc" "" { Generic "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/Quartus/" { { 0 { 0 ""} 0 93 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1622121910739 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[3\] a permanently enabled " "Pin GPIO_1\[3\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO_1[3] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[3\]" } } } } { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 62 0 0 } } { "temporary_test_loc" "" { Generic "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/Quartus/" { { 0 { 0 ""} 0 94 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1622121910739 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[5\] a permanently enabled " "Pin GPIO_1\[5\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO_1[5] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[5\]" } } } } { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 62 0 0 } } { "temporary_test_loc" "" { Generic "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/Quartus/" { { 0 { 0 ""} 0 96 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1622121910739 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[6\] a permanently enabled " "Pin GPIO_1\[6\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO_1[6] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[6\]" } } } } { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 62 0 0 } } { "temporary_test_loc" "" { Generic "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/Quartus/" { { 0 { 0 ""} 0 97 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1622121910739 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[7\] a permanently enabled " "Pin GPIO_1\[7\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO_1[7] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[7\]" } } } } { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 62 0 0 } } { "temporary_test_loc" "" { Generic "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/Quartus/" { { 0 { 0 ""} 0 98 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1622121910739 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[8\] a permanently enabled " "Pin GPIO_1\[8\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO_1[8] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[8\]" } } } } { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 62 0 0 } } { "temporary_test_loc" "" { Generic "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/Quartus/" { { 0 { 0 ""} 0 99 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1622121910739 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[9\] a permanently enabled " "Pin GPIO_1\[9\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO_1[9] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[9\]" } } } } { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 62 0 0 } } { "temporary_test_loc" "" { Generic "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/Quartus/" { { 0 { 0 ""} 0 100 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1622121910739 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[10\] a permanently enabled " "Pin GPIO_1\[10\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO_1[10] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[10\]" } } } } { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 62 0 0 } } { "temporary_test_loc" "" { Generic "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/Quartus/" { { 0 { 0 ""} 0 101 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1622121910739 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[11\] a permanently enabled " "Pin GPIO_1\[11\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO_1[11] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[11\]" } } } } { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 62 0 0 } } { "temporary_test_loc" "" { Generic "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/Quartus/" { { 0 { 0 ""} 0 102 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1622121910739 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[12\] a permanently enabled " "Pin GPIO_1\[12\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO_1[12] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[12\]" } } } } { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 62 0 0 } } { "temporary_test_loc" "" { Generic "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/Quartus/" { { 0 { 0 ""} 0 103 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1622121910739 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[13\] a permanently enabled " "Pin GPIO_1\[13\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO_1[13] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[13\]" } } } } { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 62 0 0 } } { "temporary_test_loc" "" { Generic "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/Quartus/" { { 0 { 0 ""} 0 104 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1622121910739 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[14\] a permanently enabled " "Pin GPIO_1\[14\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO_1[14] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[14\]" } } } } { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 62 0 0 } } { "temporary_test_loc" "" { Generic "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/Quartus/" { { 0 { 0 ""} 0 105 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1622121910739 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[15\] a permanently enabled " "Pin GPIO_1\[15\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO_1[15] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[15\]" } } } } { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 62 0 0 } } { "temporary_test_loc" "" { Generic "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/Quartus/" { { 0 { 0 ""} 0 106 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1622121910739 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[16\] a permanently enabled " "Pin GPIO_1\[16\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO_1[16] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[16\]" } } } } { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 62 0 0 } } { "temporary_test_loc" "" { Generic "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/Quartus/" { { 0 { 0 ""} 0 107 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1622121910739 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[17\] a permanently enabled " "Pin GPIO_1\[17\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO_1[17] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[17\]" } } } } { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 62 0 0 } } { "temporary_test_loc" "" { Generic "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/Quartus/" { { 0 { 0 ""} 0 108 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1622121910739 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[18\] a permanently enabled " "Pin GPIO_1\[18\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO_1[18] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[18\]" } } } } { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 62 0 0 } } { "temporary_test_loc" "" { Generic "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/Quartus/" { { 0 { 0 ""} 0 109 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1622121910739 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[19\] a permanently enabled " "Pin GPIO_1\[19\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO_1[19] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[19\]" } } } } { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 62 0 0 } } { "temporary_test_loc" "" { Generic "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/Quartus/" { { 0 { 0 ""} 0 110 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1622121910739 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[20\] a permanently enabled " "Pin GPIO_1\[20\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO_1[20] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[20\]" } } } } { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 62 0 0 } } { "temporary_test_loc" "" { Generic "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/Quartus/" { { 0 { 0 ""} 0 111 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1622121910739 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[21\] a permanently enabled " "Pin GPIO_1\[21\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO_1[21] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[21\]" } } } } { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 62 0 0 } } { "temporary_test_loc" "" { Generic "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/Quartus/" { { 0 { 0 ""} 0 112 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1622121910739 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[22\] a permanently enabled " "Pin GPIO_1\[22\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO_1[22] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[22\]" } } } } { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 62 0 0 } } { "temporary_test_loc" "" { Generic "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/Quartus/" { { 0 { 0 ""} 0 113 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1622121910739 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[23\] a permanently enabled " "Pin GPIO_1\[23\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO_1[23] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[23\]" } } } } { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 62 0 0 } } { "temporary_test_loc" "" { Generic "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/Quartus/" { { 0 { 0 ""} 0 114 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1622121910739 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[24\] a permanently enabled " "Pin GPIO_1\[24\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO_1[24] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[24\]" } } } } { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 62 0 0 } } { "temporary_test_loc" "" { Generic "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/Quartus/" { { 0 { 0 ""} 0 115 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1622121910739 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[25\] a permanently enabled " "Pin GPIO_1\[25\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO_1[25] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[25\]" } } } } { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 62 0 0 } } { "temporary_test_loc" "" { Generic "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/Quartus/" { { 0 { 0 ""} 0 116 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1622121910739 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[26\] a permanently enabled " "Pin GPIO_1\[26\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO_1[26] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[26\]" } } } } { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 62 0 0 } } { "temporary_test_loc" "" { Generic "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/Quartus/" { { 0 { 0 ""} 0 117 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1622121910739 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[27\] a permanently enabled " "Pin GPIO_1\[27\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO_1[27] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[27\]" } } } } { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 62 0 0 } } { "temporary_test_loc" "" { Generic "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/Quartus/" { { 0 { 0 ""} 0 118 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1622121910739 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[28\] a permanently enabled " "Pin GPIO_1\[28\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO_1[28] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[28\]" } } } } { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 62 0 0 } } { "temporary_test_loc" "" { Generic "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/Quartus/" { { 0 { 0 ""} 0 119 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1622121910739 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[29\] a permanently enabled " "Pin GPIO_1\[29\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO_1[29] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[29\]" } } } } { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 62 0 0 } } { "temporary_test_loc" "" { Generic "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/Quartus/" { { 0 { 0 ""} 0 120 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1622121910739 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[30\] a permanently enabled " "Pin GPIO_1\[30\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO_1[30] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[30\]" } } } } { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 62 0 0 } } { "temporary_test_loc" "" { Generic "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/Quartus/" { { 0 { 0 ""} 0 121 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1622121910739 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[31\] a permanently enabled " "Pin GPIO_1\[31\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO_1[31] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[31\]" } } } } { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 62 0 0 } } { "temporary_test_loc" "" { Generic "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/Quartus/" { { 0 { 0 ""} 0 122 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1622121910739 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[32\] a permanently enabled " "Pin GPIO_1\[32\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO_1[32] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[32\]" } } } } { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 62 0 0 } } { "temporary_test_loc" "" { Generic "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/Quartus/" { { 0 { 0 ""} 0 123 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1622121910739 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[33\] a permanently enabled " "Pin GPIO_1\[33\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO_1[33] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[33\]" } } } } { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 62 0 0 } } { "temporary_test_loc" "" { Generic "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/Quartus/" { { 0 { 0 ""} 0 124 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1622121910739 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1622121910739 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/Quartus/output_files/Endat_Controller_Firmware.fit.smsg " "Generated suppressed messages file G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/Quartus/output_files/Endat_Controller_Firmware.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1622121911139 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 62 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 62 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5793 " "Peak virtual memory: 5793 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1622121912278 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 27 15:25:12 2021 " "Processing ended: Thu May 27 15:25:12 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1622121912278 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1622121912278 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1622121912278 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1622121912278 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1622121913854 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1622121913881 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 27 15:25:13 2021 " "Processing started: Thu May 27 15:25:13 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1622121913881 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1622121913881 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Endat_Controller_Firmware -c Endat_Controller_Firmware " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Endat_Controller_Firmware -c Endat_Controller_Firmware" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1622121913881 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1622121914788 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1622121915331 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1622121915372 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4705 " "Peak virtual memory: 4705 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1622121915765 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 27 15:25:15 2021 " "Processing ended: Thu May 27 15:25:15 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1622121915765 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1622121915765 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1622121915765 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1622121915765 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1622121916526 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1622121917761 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1622121917769 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 27 15:25:16 2021 " "Processing started: Thu May 27 15:25:16 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1622121917769 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1622121917769 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Endat_Controller_Firmware -c Endat_Controller_Firmware " "Command: quartus_sta Endat_Controller_Firmware -c Endat_Controller_Firmware" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1622121917769 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1622121918177 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1622121918669 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1622121918669 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1622121918719 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1622121918719 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Endat_Controller_Firmware.sdc " "Synopsys Design Constraints File file not found: 'Endat_Controller_Firmware.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1622121919117 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1622121919117 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLOCK_50 CLOCK_50 " "create_clock -period 1.000 -name CLOCK_50 CLOCK_50" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1622121919117 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1622121919117 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1622121919127 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1622121919127 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1622121919137 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1622121919258 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1622121919361 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1622121919361 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.012 " "Worst-case setup slack is -4.012" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1622121919384 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1622121919384 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.012           -1436.329 CLOCK_50  " "   -4.012           -1436.329 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1622121919384 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1622121919384 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.200 " "Worst-case hold slack is 0.200" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1622121919413 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1622121919413 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.200               0.000 CLOCK_50  " "    0.200               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1622121919413 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1622121919413 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.024 " "Worst-case recovery slack is -2.024" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1622121919429 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1622121919429 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.024           -1100.924 CLOCK_50  " "   -2.024           -1100.924 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1622121919429 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1622121919429 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 2.118 " "Worst-case removal slack is 2.118" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1622121919463 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1622121919463 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.118               0.000 CLOCK_50  " "    2.118               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1622121919463 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1622121919463 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1622121919502 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1622121919502 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -747.000 CLOCK_50  " "   -3.000            -747.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1622121919502 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1622121919502 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1622121919762 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1622121919783 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1622121920463 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1622121924662 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1622121924695 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1622121924695 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.501 " "Worst-case setup slack is -3.501" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1622121924724 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1622121924724 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.501           -1217.450 CLOCK_50  " "   -3.501           -1217.450 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1622121924724 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1622121924724 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.181 " "Worst-case hold slack is 0.181" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1622121924754 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1622121924754 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.181               0.000 CLOCK_50  " "    0.181               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1622121924754 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1622121924754 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.699 " "Worst-case recovery slack is -1.699" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1622121924779 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1622121924779 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.699            -913.012 CLOCK_50  " "   -1.699            -913.012 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1622121924779 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1622121924779 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.893 " "Worst-case removal slack is 1.893" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1622121924940 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1622121924940 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.893               0.000 CLOCK_50  " "    1.893               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1622121924940 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1622121924940 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1622121924968 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1622121924968 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -747.000 CLOCK_50  " "   -3.000            -747.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1622121924968 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1622121924968 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1622121925151 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1622121925299 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1622121925309 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1622121925309 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.834 " "Worst-case setup slack is -1.834" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1622121925336 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1622121925336 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.834            -502.403 CLOCK_50  " "   -1.834            -502.403 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1622121925336 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1622121925336 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.097 " "Worst-case hold slack is 0.097" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1622121925367 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1622121925367 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.097               0.000 CLOCK_50  " "    0.097               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1622121925367 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1622121925367 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.790 " "Worst-case recovery slack is -0.790" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1622121925394 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1622121925394 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.790            -399.551 CLOCK_50  " "   -0.790            -399.551 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1622121925394 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1622121925394 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.223 " "Worst-case removal slack is 1.223" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1622121925422 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1622121925422 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.223               0.000 CLOCK_50  " "    1.223               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1622121925422 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1622121925422 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1622121925447 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1622121925447 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -977.068 CLOCK_50  " "   -3.000            -977.068 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1622121925447 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1622121925447 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1622121926397 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1622121926398 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4855 " "Peak virtual memory: 4855 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1622121926726 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 27 15:25:26 2021 " "Processing ended: Thu May 27 15:25:26 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1622121926726 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1622121926726 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1622121926726 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1622121926726 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1622121928612 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1622121928621 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 27 15:25:28 2021 " "Processing started: Thu May 27 15:25:28 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1622121928621 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1622121928621 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off Endat_Controller_Firmware -c Endat_Controller_Firmware " "Command: quartus_eda --read_settings_files=off --write_settings_files=off Endat_Controller_Firmware -c Endat_Controller_Firmware" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1622121928622 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1622121929882 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Endat_Controller_Firmware_6_1200mv_85c_slow.vho G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/Quartus/simulation/modelsim/ simulation " "Generated file Endat_Controller_Firmware_6_1200mv_85c_slow.vho in folder \"G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/Quartus/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1622121930572 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Endat_Controller_Firmware_6_1200mv_0c_slow.vho G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/Quartus/simulation/modelsim/ simulation " "Generated file Endat_Controller_Firmware_6_1200mv_0c_slow.vho in folder \"G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/Quartus/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1622121930976 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Endat_Controller_Firmware_min_1200mv_0c_fast.vho G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/Quartus/simulation/modelsim/ simulation " "Generated file Endat_Controller_Firmware_min_1200mv_0c_fast.vho in folder \"G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/Quartus/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1622121931322 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Endat_Controller_Firmware.vho G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/Quartus/simulation/modelsim/ simulation " "Generated file Endat_Controller_Firmware.vho in folder \"G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/Quartus/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1622121931684 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Endat_Controller_Firmware_6_1200mv_85c_vhd_slow.sdo G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/Quartus/simulation/modelsim/ simulation " "Generated file Endat_Controller_Firmware_6_1200mv_85c_vhd_slow.sdo in folder \"G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/Quartus/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1622121932122 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Endat_Controller_Firmware_6_1200mv_0c_vhd_slow.sdo G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/Quartus/simulation/modelsim/ simulation " "Generated file Endat_Controller_Firmware_6_1200mv_0c_vhd_slow.sdo in folder \"G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/Quartus/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1622121932408 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Endat_Controller_Firmware_min_1200mv_0c_vhd_fast.sdo G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/Quartus/simulation/modelsim/ simulation " "Generated file Endat_Controller_Firmware_min_1200mv_0c_vhd_fast.sdo in folder \"G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/Quartus/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1622121932683 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Endat_Controller_Firmware_vhd.sdo G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/Quartus/simulation/modelsim/ simulation " "Generated file Endat_Controller_Firmware_vhd.sdo in folder \"G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/Quartus/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1622121932944 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4692 " "Peak virtual memory: 4692 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1622121933329 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 27 15:25:33 2021 " "Processing ended: Thu May 27 15:25:33 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1622121933329 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1622121933329 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1622121933329 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1622121933329 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "EDA Netlist Writer" 0 -1 1622121935142 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Shell Quartus Prime " "Running Quartus Prime Shell" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1622121935142 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 27 15:25:34 2021 " "Processing started: Thu May 27 15:25:34 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1622121935142 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Shell" 0 -1 1622121935142 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sh -t generate_jic_file_isc.tcl compile Endat_Controller_Firmware Endat_Controller_Firmware " "Command: quartus_sh -t generate_jic_file_isc.tcl compile Endat_Controller_Firmware Endat_Controller_Firmware" {  } {  } 0 0 "Command: %1!s!" 0 0 "Shell" 0 -1 1622121935142 ""}
{ "Info" "IQEXE_START_BANNER_TCL_ARGS" "compile Endat_Controller_Firmware Endat_Controller_Firmware " "Quartus(args): compile Endat_Controller_Firmware Endat_Controller_Firmware" {  } {  } 0 0 "Quartus(args): %1!s!" 0 0 "Shell" 0 -1 1622121935142 ""}
{ "Error" "EQEXE_TCL_ERROR_INFO" "Info: *******************************************************************\nInfo: Running Quartus Prime Convert_programming_file\n    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition\n    Info: Copyright (C) 2020  Intel Corporation. All rights reserved.\n    Info: Your use of Intel Corporation's design tools, logic functions \n    Info: and other software and tools, and any partner logic \n    Info: functions, and any output files from any of the foregoing \n    Info: (including device programming or simulation files), and any \n    Info: associated documentation or information are expressly subject \n    Info: to the terms and conditions of the Intel Program License \n    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,\n    Info: the Intel FPGA IP License Agreement, or other applicable license\n    Info: agreement, including, without limitation, that your use is for\n    Info: the sole purpose of programming logic devices manufactured by\n    Info: Intel and sold by Intel or its authorized distributors.  Please\n    Info: refer to the applicable agreement for further details, at\n    Info: https://fpgasoftware.intel.com/eula.\n    Info: Processing started: Thu May 27 15:25:35 2021\nInfo: Command: quartus_cpf -c A0212_0002_007_ISC_Controller.cof\nError (213009): File name \"A0212_0002_007_ISC_Controller.cof\" does not exist or can't be read\nError: Quartus Prime Convert_programming_file was unsuccessful. 1 error, 0 warnings\n    Error: Peak virtual memory: 4421 megabytes\n    Error: Processing ended: Thu May 27 15:25:35 2021\n    Error: Elapsed time: 00:00:00\n    Error: Total CPU time (on all processors): 00:00:00\nchild process exited abnormally\n    while executing\n\"exec quartus_cpf -c A0212_0002_007_ISC_Controller.cof\"\n    (file \"generate_jic_file_isc.tcl\" line 1) " "Tcl error: Info: *******************************************************************\nInfo: Running Quartus Prime Convert_programming_file\n    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition\n    Info: Copyright (C) 2020  Intel Corporation. All rights reserved.\n    Info: Your use of Intel Corporation's design tools, logic functions \n    Info: and other software and tools, and any partner logic \n    Info: functions, and any output files from any of the foregoing \n    Info: (including device programming or simulation files), and any \n    Info: associated documentation or information are expressly subject \n    Info: to the terms and conditions of the Intel Program License \n    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,\n    Info: the Intel FPGA IP License Agreement, or other applicable license\n    Info: agreement, including, without limitation, that your use is for\n    Info: the sole purpose of programming logic devices manufactured by\n    Info: Intel and sold by Intel or its authorized distributors.  Please\n    Info: refer to the applicable agreement for further details, at\n    Info: https://fpgasoftware.intel.com/eula.\n    Info: Processing started: Thu May 27 15:25:35 2021\nInfo: Command: quartus_cpf -c A0212_0002_007_ISC_Controller.cof\nError (213009): File name \"A0212_0002_007_ISC_Controller.cof\" does not exist or can't be read\nError: Quartus Prime Convert_programming_file was unsuccessful. 1 error, 0 warnings\n    Error: Peak virtual memory: 4421 megabytes\n    Error: Processing ended: Thu May 27 15:25:35 2021\n    Error: Elapsed time: 00:00:00\n    Error: Total CPU time (on all processors): 00:00:00\nchild process exited abnormally\n    while executing\n\"exec quartus_cpf -c A0212_0002_007_ISC_Controller.cof\"\n    (file \"generate_jic_file_isc.tcl\" line 1)" {  } {  } 0 23035 "Tcl error: %1!s!" 0 0 "Shell" 0 -1 1622121935780 ""}
{ "Error" "EQEXE_TCL_SCRIPT_STATUS" "generate_jic_file_isc.tcl " "Evaluation of Tcl script generate_jic_file_isc.tcl unsuccessful" {  } {  } 0 23031 "Evaluation of Tcl script %1!s! unsuccessful" 0 0 "Shell" 0 -1 1622121935780 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Shell 2 s 0 s Quartus Prime " "Quartus Prime Shell was unsuccessful. 2 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4728 " "Peak virtual memory: 4728 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1622121935780 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu May 27 15:25:35 2021 " "Processing ended: Thu May 27 15:25:35 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1622121935780 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1622121935780 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1622121935780 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1622121935780 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 294 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 294 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1622121936419 ""}
