#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Mon Nov 18 16:11:24 2019
# Process ID: 11856
# Current directory: C:/Users/ptaranat/ec311-lab2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent9408 C:\Users\ptaranat\ec311-lab2\lab2.xpr
# Log file: C:/Users/ptaranat/ec311-lab2/vivado.log
# Journal file: C:/Users/ptaranat/ec311-lab2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/ptaranat/ec311-lab2/lab2.xpr
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-3] IPUserFilesDir: Could not find the directory 'C:/Users/ptaranat/ec311-lab2/lab2.ip_user_files'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:07 . Memory (MB): peak = 844.789 ; gain = 194.199
update_compile_order -fileset sources_1
file mkdir C:/Users/ptaranat/ec311-lab2/lab2.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/ptaranat/ec311-lab2/lab2.srcs/sim_1/new/tdeb.v w ]
add_files -fileset sim_1 C:/Users/ptaranat/ec311-lab2/lab2.srcs/sim_1/new/tdeb.v
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ptaranat/ec311-lab2/lab2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tdeb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ptaranat/ec311-lab2/lab2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tdeb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ptaranat/ec311-lab2/lab2.srcs/sources_1/new/debouncer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debouncer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ptaranat/ec311-lab2/lab2.srcs/sim_1/new/tdeb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tdeb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ptaranat/ec311-lab2/lab2.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ptaranat/ec311-lab2/lab2.sim/sim_1/behav/xsim'
"xelab -wto c489c24e8c634eb78e77b1c84c31c69f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tdeb_behav xil_defaultlib.tdeb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto c489c24e8c634eb78e77b1c84c31c69f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tdeb_behav xil_defaultlib.tdeb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.debouncer
Compiling module xil_defaultlib.tdeb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tdeb_behav

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Users/ptaranat/ec311-lab2/lab2.sim/sim_1/behav/xsim/xsim.dir/tdeb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Nov 18 16:29:25 2019...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 845.633 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ptaranat/ec311-lab2/lab2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tdeb_behav -key {Behavioral:sim_1:Functional:tdeb} -tclbatch {tdeb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source tdeb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tdeb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 865.590 ; gain = 19.957
update_compile_order -fileset sim_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ptaranat/ec311-lab2/lab2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tdeb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ptaranat/ec311-lab2/lab2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tdeb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ptaranat/ec311-lab2/lab2.srcs/sources_1/new/debouncer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debouncer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ptaranat/ec311-lab2/lab2.srcs/sim_1/new/tdeb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tdeb
ERROR: [VRFC 10-1280] procedural assignment to a non-register pulse is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/ptaranat/ec311-lab2/lab2.srcs/sim_1/new/tdeb.v:30]
ERROR: [VRFC 10-2865] module 'tdeb' ignored due to previous errors [C:/Users/ptaranat/ec311-lab2/lab2.srcs/sim_1/new/tdeb.v:23]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/ptaranat/ec311-lab2/lab2.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/ptaranat/ec311-lab2/lab2.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ptaranat/ec311-lab2/lab2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tdeb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ptaranat/ec311-lab2/lab2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tdeb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ptaranat/ec311-lab2/lab2.srcs/sources_1/new/debouncer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debouncer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ptaranat/ec311-lab2/lab2.srcs/sim_1/new/tdeb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tdeb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ptaranat/ec311-lab2/lab2.sim/sim_1/behav/xsim'
"xelab -wto c489c24e8c634eb78e77b1c84c31c69f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tdeb_behav xil_defaultlib.tdeb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto c489c24e8c634eb78e77b1c84c31c69f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tdeb_behav xil_defaultlib.tdeb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.debouncer
Compiling module xil_defaultlib.tdeb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tdeb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ptaranat/ec311-lab2/lab2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tdeb_behav -key {Behavioral:sim_1:Functional:tdeb} -tclbatch {tdeb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source tdeb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tdeb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 912.152 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ptaranat/ec311-lab2/lab2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tdeb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ptaranat/ec311-lab2/lab2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tdeb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ptaranat/ec311-lab2/lab2.srcs/sources_1/new/debouncer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debouncer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ptaranat/ec311-lab2/lab2.srcs/sim_1/new/tdeb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tdeb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ptaranat/ec311-lab2/lab2.sim/sim_1/behav/xsim'
"xelab -wto c489c24e8c634eb78e77b1c84c31c69f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tdeb_behav xil_defaultlib.tdeb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto c489c24e8c634eb78e77b1c84c31c69f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tdeb_behav xil_defaultlib.tdeb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.debouncer
Compiling module xil_defaultlib.tdeb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tdeb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ptaranat/ec311-lab2/lab2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tdeb_behav -key {Behavioral:sim_1:Functional:tdeb} -tclbatch {tdeb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source tdeb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tdeb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 912.152 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ptaranat/ec311-lab2/lab2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tdeb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ptaranat/ec311-lab2/lab2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tdeb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ptaranat/ec311-lab2/lab2.srcs/sources_1/new/debouncer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debouncer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ptaranat/ec311-lab2/lab2.srcs/sim_1/new/tdeb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tdeb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ptaranat/ec311-lab2/lab2.sim/sim_1/behav/xsim'
"xelab -wto c489c24e8c634eb78e77b1c84c31c69f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tdeb_behav xil_defaultlib.tdeb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto c489c24e8c634eb78e77b1c84c31c69f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tdeb_behav xil_defaultlib.tdeb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.debouncer
Compiling module xil_defaultlib.tdeb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tdeb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ptaranat/ec311-lab2/lab2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tdeb_behav -key {Behavioral:sim_1:Functional:tdeb} -tclbatch {tdeb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source tdeb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tdeb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 912.152 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ptaranat/ec311-lab2/lab2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tdeb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ptaranat/ec311-lab2/lab2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tdeb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ptaranat/ec311-lab2/lab2.srcs/sources_1/new/debouncer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debouncer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ptaranat/ec311-lab2/lab2.srcs/sim_1/new/tdeb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tdeb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ptaranat/ec311-lab2/lab2.sim/sim_1/behav/xsim'
"xelab -wto c489c24e8c634eb78e77b1c84c31c69f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tdeb_behav xil_defaultlib.tdeb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto c489c24e8c634eb78e77b1c84c31c69f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tdeb_behav xil_defaultlib.tdeb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.debouncer
Compiling module xil_defaultlib.tdeb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tdeb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ptaranat/ec311-lab2/lab2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tdeb_behav -key {Behavioral:sim_1:Functional:tdeb} -tclbatch {tdeb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source tdeb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tdeb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 957.512 ; gain = 4.641
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ptaranat/ec311-lab2/lab2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tdeb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ptaranat/ec311-lab2/lab2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tdeb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ptaranat/ec311-lab2/lab2.srcs/sources_1/new/debouncer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debouncer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ptaranat/ec311-lab2/lab2.srcs/sim_1/new/tdeb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tdeb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ptaranat/ec311-lab2/lab2.sim/sim_1/behav/xsim'
"xelab -wto c489c24e8c634eb78e77b1c84c31c69f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tdeb_behav xil_defaultlib.tdeb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto c489c24e8c634eb78e77b1c84c31c69f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tdeb_behav xil_defaultlib.tdeb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.debouncer
Compiling module xil_defaultlib.tdeb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tdeb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ptaranat/ec311-lab2/lab2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tdeb_behav -key {Behavioral:sim_1:Functional:tdeb} -tclbatch {tdeb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source tdeb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tdeb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1067.324 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ptaranat/ec311-lab2/lab2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tdeb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ptaranat/ec311-lab2/lab2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tdeb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ptaranat/ec311-lab2/lab2.srcs/sources_1/new/debouncer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debouncer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ptaranat/ec311-lab2/lab2.srcs/sim_1/new/tdeb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tdeb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ptaranat/ec311-lab2/lab2.sim/sim_1/behav/xsim'
"xelab -wto c489c24e8c634eb78e77b1c84c31c69f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tdeb_behav xil_defaultlib.tdeb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto c489c24e8c634eb78e77b1c84c31c69f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tdeb_behav xil_defaultlib.tdeb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.debouncer
Compiling module xil_defaultlib.tdeb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tdeb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ptaranat/ec311-lab2/lab2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tdeb_behav -key {Behavioral:sim_1:Functional:tdeb} -tclbatch {tdeb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source tdeb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tdeb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1067.324 ; gain = 0.000
close [ open C:/Users/ptaranat/ec311-lab2/lab2.srcs/sources_1/new/counter.v w ]
add_files C:/Users/ptaranat/ec311-lab2/lab2.srcs/sources_1/new/counter.v
update_compile_order -fileset sources_1
close [ open C:/Users/ptaranat/ec311-lab2/lab2.srcs/sources_1/new/top.v w ]
add_files C:/Users/ptaranat/ec311-lab2/lab2.srcs/sources_1/new/top.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
add_files -fileset constrs_1 -norecurse C:/Users/ptaranat/Nexys4DDR_Master.xdc
launch_runs synth_1 -jobs 6
[Mon Nov 18 16:58:43 2019] Launched synth_1...
Run output will be captured here: C:/Users/ptaranat/ec311-lab2/lab2.runs/synth_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
reset_run synth_1
launch_runs synth_1 -jobs 6
[Mon Nov 18 16:59:33 2019] Launched synth_1...
Run output will be captured here: C:/Users/ptaranat/ec311-lab2/lab2.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 6
[Mon Nov 18 17:00:36 2019] Launched synth_1...
Run output will be captured here: C:/Users/ptaranat/ec311-lab2/lab2.runs/synth_1/runme.log
launch_runs impl_1 -jobs 6
[Mon Nov 18 17:01:18 2019] Launched impl_1...
Run output will be captured here: C:/Users/ptaranat/ec311-lab2/lab2.runs/impl_1/runme.log
open_run impl_1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.035 . Memory (MB): peak = 1892.660 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.036 . Memory (MB): peak = 1892.660 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1892.660 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 2044.559 ; gain = 977.234
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Mon Nov 18 17:03:34 2019] Launched impl_1...
Run output will be captured here: C:/Users/ptaranat/ec311-lab2/lab2.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.1
  **** Build date : May 24 2019 at 15:13:31
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292ABF3F6A
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/ptaranat/ec311-lab2/lab2.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs synth_1 -jobs 6
[Mon Nov 18 17:06:37 2019] Launched synth_1...
Run output will be captured here: C:/Users/ptaranat/ec311-lab2/lab2.runs/synth_1/runme.log
launch_runs impl_1 -jobs 6
[Mon Nov 18 17:07:21 2019] Launched impl_1...
Run output will be captured here: C:/Users/ptaranat/ec311-lab2/lab2.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Mon Nov 18 17:08:35 2019] Launched impl_1...
Run output will be captured here: C:/Users/ptaranat/ec311-lab2/lab2.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/ptaranat/ec311-lab2/lab2.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210292ABF3F6A
close [ open C:/Users/ptaranat/ec311-lab2/lab2.srcs/sources_1/new/seven_segment_decoder.v w ]
add_files C:/Users/ptaranat/ec311-lab2/lab2.srcs/sources_1/new/seven_segment_decoder.v
update_compile_order -fileset sources_1
close_hw
refresh_design
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.036 . Memory (MB): peak = 3533.977 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.036 . Memory (MB): peak = 3533.977 ; gain = 0.000
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
close [ open C:/Users/ptaranat/ec311-lab2/lab2.srcs/sources_1/new/counter16.v w ]
add_files C:/Users/ptaranat/ec311-lab2/lab2.srcs/sources_1/new/counter16.v
update_compile_order -fileset sources_1
close [ open C:/Users/ptaranat/ec311-lab2/lab2.srcs/sources_1/new/display_control.v w ]
add_files C:/Users/ptaranat/ec311-lab2/lab2.srcs/sources_1/new/display_control.v
update_compile_order -fileset sources_1
close [ open C:/Users/ptaranat/ec311-lab2/lab2.srcs/sources_1/new/clock_divider.v w ]
add_files C:/Users/ptaranat/ec311-lab2/lab2.srcs/sources_1/new/clock_divider.v
update_compile_order -fileset sources_1
close [ open C:/Users/ptaranat/ec311-lab2/lab2.srcs/sources_1/new/top2.v w ]
add_files C:/Users/ptaranat/ec311-lab2/lab2.srcs/sources_1/new/top2.v
update_compile_order -fileset sources_1
set_property top top2 [current_fileset]
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
set_property source_mgmt_mode DisplayOnly [current_project]
reset_run synth_1
launch_runs synth_1 -jobs 6
[Mon Nov 18 19:21:46 2019] Launched synth_1...
Run output will be captured here: C:/Users/ptaranat/ec311-lab2/lab2.runs/synth_1/runme.log
launch_runs impl_1 -jobs 6
[Mon Nov 18 19:22:36 2019] Launched impl_1...
Run output will be captured here: C:/Users/ptaranat/ec311-lab2/lab2.runs/impl_1/runme.log
set_property is_enabled false [get_files  C:/Users/ptaranat/ec311-lab2/lab2.srcs/sources_1/new/top.v]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Mon Nov 18 19:23:51 2019] Launched synth_1...
Run output will be captured here: C:/Users/ptaranat/ec311-lab2/lab2.runs/synth_1/runme.log
[Mon Nov 18 19:23:51 2019] Launched impl_1...
Run output will be captured here: C:/Users/ptaranat/ec311-lab2/lab2.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.1
  **** Build date : May 24 2019 at 15:13:31
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 3533.977 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292ABF3F6A
set_property PROGRAM.FILE {C:/Users/ptaranat/ec311-lab2/lab2.runs/impl_1/top2.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/ptaranat/ec311-lab2/lab2.runs/impl_1/top2.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs synth_1 -jobs 6
[Mon Nov 18 19:27:34 2019] Launched synth_1...
Run output will be captured here: C:/Users/ptaranat/ec311-lab2/lab2.runs/synth_1/runme.log
launch_runs impl_1 -jobs 6
[Mon Nov 18 19:28:11 2019] Launched impl_1...
Run output will be captured here: C:/Users/ptaranat/ec311-lab2/lab2.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Mon Nov 18 19:29:26 2019] Launched impl_1...
Run output will be captured here: C:/Users/ptaranat/ec311-lab2/lab2.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/ptaranat/ec311-lab2/lab2.runs/impl_1/top2.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs synth_1 -jobs 6
[Mon Nov 18 19:32:22 2019] Launched synth_1...
Run output will be captured here: C:/Users/ptaranat/ec311-lab2/lab2.runs/synth_1/runme.log
launch_runs impl_1 -jobs 6
[Mon Nov 18 19:33:00 2019] Launched impl_1...
Run output will be captured here: C:/Users/ptaranat/ec311-lab2/lab2.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Mon Nov 18 19:34:10 2019] Launched impl_1...
Run output will be captured here: C:/Users/ptaranat/ec311-lab2/lab2.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/ptaranat/ec311-lab2/lab2.runs/impl_1/top2.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs synth_1 -jobs 6
[Mon Nov 18 19:35:58 2019] Launched synth_1...
Run output will be captured here: C:/Users/ptaranat/ec311-lab2/lab2.runs/synth_1/runme.log
launch_runs impl_1 -jobs 6
[Mon Nov 18 19:36:36 2019] Launched impl_1...
Run output will be captured here: C:/Users/ptaranat/ec311-lab2/lab2.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Mon Nov 18 19:37:53 2019] Launched impl_1...
Run output will be captured here: C:/Users/ptaranat/ec311-lab2/lab2.runs/impl_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 6
[Mon Nov 18 19:39:23 2019] Launched synth_1...
Run output will be captured here: C:/Users/ptaranat/ec311-lab2/lab2.runs/synth_1/runme.log
launch_runs impl_1 -jobs 6
[Mon Nov 18 19:40:03 2019] Launched impl_1...
Run output will be captured here: C:/Users/ptaranat/ec311-lab2/lab2.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Mon Nov 18 19:41:15 2019] Launched impl_1...
Run output will be captured here: C:/Users/ptaranat/ec311-lab2/lab2.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/ptaranat/ec311-lab2/lab2.runs/impl_1/top2.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs synth_1 -jobs 6
[Mon Nov 18 19:43:57 2019] Launched synth_1...
Run output will be captured here: C:/Users/ptaranat/ec311-lab2/lab2.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 6
[Mon Nov 18 19:44:43 2019] Launched synth_1...
Run output will be captured here: C:/Users/ptaranat/ec311-lab2/lab2.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 6
[Mon Nov 18 19:48:10 2019] Launched synth_1...
Run output will be captured here: C:/Users/ptaranat/ec311-lab2/lab2.runs/synth_1/runme.log
launch_runs impl_1 -jobs 6
[Mon Nov 18 19:48:48 2019] Launched impl_1...
Run output will be captured here: C:/Users/ptaranat/ec311-lab2/lab2.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Mon Nov 18 19:49:57 2019] Launched impl_1...
Run output will be captured here: C:/Users/ptaranat/ec311-lab2/lab2.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/ptaranat/ec311-lab2/lab2.runs/impl_1/top2.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs synth_1 -jobs 6
[Mon Nov 18 19:51:36 2019] Launched synth_1...
Run output will be captured here: C:/Users/ptaranat/ec311-lab2/lab2.runs/synth_1/runme.log
launch_runs impl_1 -jobs 6
[Mon Nov 18 19:52:17 2019] Launched impl_1...
Run output will be captured here: C:/Users/ptaranat/ec311-lab2/lab2.runs/impl_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 6
[Mon Nov 18 19:53:09 2019] Launched synth_1...
Run output will be captured here: C:/Users/ptaranat/ec311-lab2/lab2.runs/synth_1/runme.log
launch_runs impl_1 -jobs 6
[Mon Nov 18 19:53:48 2019] Launched impl_1...
Run output will be captured here: C:/Users/ptaranat/ec311-lab2/lab2.runs/impl_1/runme.log
set_property is_enabled false [get_files  C:/Users/ptaranat/ec311-lab2/lab2.srcs/sources_1/new/counter.v]
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/ptaranat/ec311-lab2/lab2.srcs/sim_1/new/tdc.v w ]
add_files -fileset sim_1 C:/Users/ptaranat/ec311-lab2/lab2.srcs/sim_1/new/tdc.v
set_property top tdc [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ptaranat/ec311-lab2/lab2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tdc' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ptaranat/ec311-lab2/lab2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tdc_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ptaranat/ec311-lab2/lab2.srcs/sources_1/new/clock_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_divider
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ptaranat/ec311-lab2/lab2.srcs/sources_1/new/counter16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter16
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ptaranat/ec311-lab2/lab2.srcs/sources_1/new/debouncer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debouncer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ptaranat/ec311-lab2/lab2.srcs/sources_1/new/display_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module display_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ptaranat/ec311-lab2/lab2.srcs/sources_1/new/seven_segment_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seven_segment_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ptaranat/ec311-lab2/lab2.srcs/sources_1/new/top2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top2
INFO: [VRFC 10-2458] undeclared symbol fstclk, assumed default net type wire [C:/Users/ptaranat/ec311-lab2/lab2.srcs/sources_1/new/top2.v:36]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ptaranat/ec311-lab2/lab2.srcs/sim_1/new/tdeb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tdeb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ptaranat/ec311-lab2/lab2.srcs/sim_1/new/tdc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tdc
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ptaranat/ec311-lab2/lab2.sim/sim_1/behav/xsim'
"xelab -wto c489c24e8c634eb78e77b1c84c31c69f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tdc_behav xil_defaultlib.tdc xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto c489c24e8c634eb78e77b1c84c31c69f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tdc_behav xil_defaultlib.tdc xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clock_divider
Compiling module xil_defaultlib.tdc
Compiling module xil_defaultlib.glbl
Built simulation snapshot tdc_behav

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Users/ptaranat/ec311-lab2/lab2.sim/sim_1/behav/xsim/xsim.dir/tdc_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Nov 18 20:01:57 2019...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 3533.977 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ptaranat/ec311-lab2/lab2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tdc_behav -key {Behavioral:sim_1:Functional:tdc} -tclbatch {tdc.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source tdc.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tdc_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:11 . Memory (MB): peak = 3533.977 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ptaranat/ec311-lab2/lab2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tdc' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ptaranat/ec311-lab2/lab2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tdc_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ptaranat/ec311-lab2/lab2.srcs/sources_1/new/clock_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_divider
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ptaranat/ec311-lab2/lab2.srcs/sources_1/new/counter16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter16
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ptaranat/ec311-lab2/lab2.srcs/sources_1/new/debouncer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debouncer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ptaranat/ec311-lab2/lab2.srcs/sources_1/new/display_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module display_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ptaranat/ec311-lab2/lab2.srcs/sources_1/new/seven_segment_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seven_segment_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ptaranat/ec311-lab2/lab2.srcs/sources_1/new/top2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top2
INFO: [VRFC 10-2458] undeclared symbol fstclk, assumed default net type wire [C:/Users/ptaranat/ec311-lab2/lab2.srcs/sources_1/new/top2.v:36]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ptaranat/ec311-lab2/lab2.srcs/sim_1/new/tdeb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tdeb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ptaranat/ec311-lab2/lab2.srcs/sim_1/new/tdc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tdc
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ptaranat/ec311-lab2/lab2.sim/sim_1/behav/xsim'
"xelab -wto c489c24e8c634eb78e77b1c84c31c69f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tdc_behav xil_defaultlib.tdc xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto c489c24e8c634eb78e77b1c84c31c69f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tdc_behav xil_defaultlib.tdc xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clock_divider
Compiling module xil_defaultlib.tdc
Compiling module xil_defaultlib.glbl
Built simulation snapshot tdc_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ptaranat/ec311-lab2/lab2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tdc_behav -key {Behavioral:sim_1:Functional:tdc} -tclbatch {tdc.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source tdc.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tdc_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 3533.977 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ptaranat/ec311-lab2/lab2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tdc' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ptaranat/ec311-lab2/lab2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tdc_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ptaranat/ec311-lab2/lab2.srcs/sim_1/new/tdc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tdc
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ptaranat/ec311-lab2/lab2.sim/sim_1/behav/xsim'
"xelab -wto c489c24e8c634eb78e77b1c84c31c69f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tdc_behav xil_defaultlib.tdc xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto c489c24e8c634eb78e77b1c84c31c69f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tdc_behav xil_defaultlib.tdc xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clock_divider
Compiling module xil_defaultlib.tdc
Compiling module xil_defaultlib.glbl
Built simulation snapshot tdc_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ptaranat/ec311-lab2/lab2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tdc_behav -key {Behavioral:sim_1:Functional:tdc} -tclbatch {tdc.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source tdc.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tdc_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 3533.977 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ptaranat/ec311-lab2/lab2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tdc' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ptaranat/ec311-lab2/lab2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tdc_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ptaranat/ec311-lab2/lab2.srcs/sources_1/new/clock_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_divider
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ptaranat/ec311-lab2/lab2.srcs/sources_1/new/counter16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter16
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ptaranat/ec311-lab2/lab2.srcs/sources_1/new/debouncer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debouncer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ptaranat/ec311-lab2/lab2.srcs/sources_1/new/display_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module display_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ptaranat/ec311-lab2/lab2.srcs/sources_1/new/seven_segment_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seven_segment_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ptaranat/ec311-lab2/lab2.srcs/sources_1/new/top2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top2
INFO: [VRFC 10-2458] undeclared symbol fstclk, assumed default net type wire [C:/Users/ptaranat/ec311-lab2/lab2.srcs/sources_1/new/top2.v:36]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ptaranat/ec311-lab2/lab2.srcs/sim_1/new/tdeb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tdeb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ptaranat/ec311-lab2/lab2.srcs/sim_1/new/tdc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tdc
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ptaranat/ec311-lab2/lab2.sim/sim_1/behav/xsim'
"xelab -wto c489c24e8c634eb78e77b1c84c31c69f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tdc_behav xil_defaultlib.tdc xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto c489c24e8c634eb78e77b1c84c31c69f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tdc_behav xil_defaultlib.tdc xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clock_divider
Compiling module xil_defaultlib.tdc
Compiling module xil_defaultlib.glbl
Built simulation snapshot tdc_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ptaranat/ec311-lab2/lab2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tdc_behav -key {Behavioral:sim_1:Functional:tdc} -tclbatch {tdc.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source tdc.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tdc_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 3534.344 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ptaranat/ec311-lab2/lab2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tdc' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ptaranat/ec311-lab2/lab2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tdc_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ptaranat/ec311-lab2/lab2.srcs/sources_1/new/clock_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_divider
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ptaranat/ec311-lab2/lab2.srcs/sources_1/new/counter16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter16
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ptaranat/ec311-lab2/lab2.srcs/sources_1/new/debouncer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debouncer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ptaranat/ec311-lab2/lab2.srcs/sources_1/new/display_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module display_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ptaranat/ec311-lab2/lab2.srcs/sources_1/new/seven_segment_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seven_segment_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ptaranat/ec311-lab2/lab2.srcs/sources_1/new/top2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top2
INFO: [VRFC 10-2458] undeclared symbol fstclk, assumed default net type wire [C:/Users/ptaranat/ec311-lab2/lab2.srcs/sources_1/new/top2.v:36]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ptaranat/ec311-lab2/lab2.srcs/sim_1/new/tdeb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tdeb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ptaranat/ec311-lab2/lab2.srcs/sim_1/new/tdc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tdc
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ptaranat/ec311-lab2/lab2.sim/sim_1/behav/xsim'
"xelab -wto c489c24e8c634eb78e77b1c84c31c69f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tdc_behav xil_defaultlib.tdc xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto c489c24e8c634eb78e77b1c84c31c69f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tdc_behav xil_defaultlib.tdc xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clock_divider
Compiling module xil_defaultlib.tdc
Compiling module xil_defaultlib.glbl
Built simulation snapshot tdc_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ptaranat/ec311-lab2/lab2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tdc_behav -key {Behavioral:sim_1:Functional:tdc} -tclbatch {tdc.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source tdc.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tdc_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 3535.699 ; gain = 1.039
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ptaranat/ec311-lab2/lab2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tdc' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ptaranat/ec311-lab2/lab2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tdc_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ptaranat/ec311-lab2/lab2.srcs/sources_1/new/clock_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_divider
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ptaranat/ec311-lab2/lab2.srcs/sources_1/new/counter16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter16
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ptaranat/ec311-lab2/lab2.srcs/sources_1/new/debouncer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debouncer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ptaranat/ec311-lab2/lab2.srcs/sources_1/new/display_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module display_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ptaranat/ec311-lab2/lab2.srcs/sources_1/new/seven_segment_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seven_segment_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ptaranat/ec311-lab2/lab2.srcs/sources_1/new/top2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top2
INFO: [VRFC 10-2458] undeclared symbol fstclk, assumed default net type wire [C:/Users/ptaranat/ec311-lab2/lab2.srcs/sources_1/new/top2.v:36]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ptaranat/ec311-lab2/lab2.srcs/sim_1/new/tdeb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tdeb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ptaranat/ec311-lab2/lab2.srcs/sim_1/new/tdc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tdc
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ptaranat/ec311-lab2/lab2.sim/sim_1/behav/xsim'
"xelab -wto c489c24e8c634eb78e77b1c84c31c69f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tdc_behav xil_defaultlib.tdc xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto c489c24e8c634eb78e77b1c84c31c69f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tdc_behav xil_defaultlib.tdc xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clock_divider
Compiling module xil_defaultlib.tdc
Compiling module xil_defaultlib.glbl
Built simulation snapshot tdc_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ptaranat/ec311-lab2/lab2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tdc_behav -key {Behavioral:sim_1:Functional:tdc} -tclbatch {tdc.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source tdc.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tdc_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 3535.699 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/ptaranat/ec311-lab2/lab2.runs/synth_1

launch_runs synth_1 -jobs 6
[Mon Nov 18 20:09:06 2019] Launched synth_1...
Run output will be captured here: C:/Users/ptaranat/ec311-lab2/lab2.runs/synth_1/runme.log
launch_runs impl_1 -jobs 6
[Mon Nov 18 20:09:45 2019] Launched impl_1...
Run output will be captured here: C:/Users/ptaranat/ec311-lab2/lab2.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Mon Nov 18 20:11:00 2019] Launched impl_1...
Run output will be captured here: C:/Users/ptaranat/ec311-lab2/lab2.runs/impl_1/runme.log
reset_run impl_1 -prev_step 
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/ptaranat/ec311-lab2/lab2.runs/synth_1

launch_runs synth_1 -jobs 6
[Mon Nov 18 20:11:45 2019] Launched synth_1...
Run output will be captured here: C:/Users/ptaranat/ec311-lab2/lab2.runs/synth_1/runme.log
launch_runs impl_1 -jobs 6
[Mon Nov 18 20:12:24 2019] Launched impl_1...
Run output will be captured here: C:/Users/ptaranat/ec311-lab2/lab2.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Mon Nov 18 20:13:31 2019] Launched impl_1...
Run output will be captured here: C:/Users/ptaranat/ec311-lab2/lab2.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/ptaranat/ec311-lab2/lab2.runs/impl_1/top2.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/ptaranat/ec311-lab2/lab2.runs/synth_1

launch_runs synth_1 -jobs 6
[Mon Nov 18 20:17:36 2019] Launched synth_1...
Run output will be captured here: C:/Users/ptaranat/ec311-lab2/lab2.runs/synth_1/runme.log
launch_runs impl_1 -jobs 6
[Mon Nov 18 20:18:15 2019] Launched impl_1...
Run output will be captured here: C:/Users/ptaranat/ec311-lab2/lab2.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Mon Nov 18 20:19:25 2019] Launched impl_1...
Run output will be captured here: C:/Users/ptaranat/ec311-lab2/lab2.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/ptaranat/ec311-lab2/lab2.runs/impl_1/top2.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/ptaranat/ec311-lab2/lab2.runs/synth_1

launch_runs synth_1 -jobs 6
[Mon Nov 18 20:22:10 2019] Launched synth_1...
Run output will be captured here: C:/Users/ptaranat/ec311-lab2/lab2.runs/synth_1/runme.log
launch_runs impl_1 -jobs 6
[Mon Nov 18 20:22:48 2019] Launched impl_1...
Run output will be captured here: C:/Users/ptaranat/ec311-lab2/lab2.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 6
WARNING: [Vivado 12-872] Run step 'Design Initialization' is out-of-date.
[Mon Nov 18 20:24:05 2019] Launched impl_1...
Run output will be captured here: C:/Users/ptaranat/ec311-lab2/lab2.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/ptaranat/ec311-lab2/lab2.runs/impl_1/top2.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/ptaranat/ec311-lab2/lab2.runs/synth_1

launch_runs synth_1 -jobs 6
[Mon Nov 18 20:25:14 2019] Launched synth_1...
Run output will be captured here: C:/Users/ptaranat/ec311-lab2/lab2.runs/synth_1/runme.log
launch_runs impl_1 -jobs 6
[Mon Nov 18 20:25:52 2019] Launched impl_1...
Run output will be captured here: C:/Users/ptaranat/ec311-lab2/lab2.runs/impl_1/runme.log
reset_run impl_1
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/ptaranat/ec311-lab2/lab2.runs/synth_1

launch_runs synth_1 -jobs 6
[Mon Nov 18 20:26:52 2019] Launched synth_1...
Run output will be captured here: C:/Users/ptaranat/ec311-lab2/lab2.runs/synth_1/runme.log
launch_runs impl_1 -jobs 6
[Mon Nov 18 20:27:30 2019] Launched impl_1...
Run output will be captured here: C:/Users/ptaranat/ec311-lab2/lab2.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Mon Nov 18 20:28:37 2019] Launched impl_1...
Run output will be captured here: C:/Users/ptaranat/ec311-lab2/lab2.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/ptaranat/ec311-lab2/lab2.runs/impl_1/top2.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/ptaranat/ec311-lab2/lab2.runs/synth_1

launch_runs synth_1 -jobs 6
[Mon Nov 18 20:38:10 2019] Launched synth_1...
Run output will be captured here: C:/Users/ptaranat/ec311-lab2/lab2.runs/synth_1/runme.log
launch_runs impl_1 -jobs 6
[Mon Nov 18 20:38:51 2019] Launched impl_1...
Run output will be captured here: C:/Users/ptaranat/ec311-lab2/lab2.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Mon Nov 18 20:39:56 2019] Launched impl_1...
Run output will be captured here: C:/Users/ptaranat/ec311-lab2/lab2.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/ptaranat/ec311-lab2/lab2.runs/impl_1/top2.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/ptaranat/ec311-lab2/lab2.runs/synth_1

launch_runs synth_1 -jobs 6
[Mon Nov 18 20:44:32 2019] Launched synth_1...
Run output will be captured here: C:/Users/ptaranat/ec311-lab2/lab2.runs/synth_1/runme.log
launch_runs impl_1 -jobs 6
[Mon Nov 18 20:47:21 2019] Launched impl_1...
Run output will be captured here: C:/Users/ptaranat/ec311-lab2/lab2.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Mon Nov 18 20:48:29 2019] Launched impl_1...
Run output will be captured here: C:/Users/ptaranat/ec311-lab2/lab2.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/ptaranat/ec311-lab2/lab2.runs/impl_1/top2.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/ptaranat/ec311-lab2/lab2.runs/synth_1

launch_runs synth_1 -jobs 6
[Mon Nov 18 21:03:19 2019] Launched synth_1...
Run output will be captured here: C:/Users/ptaranat/ec311-lab2/lab2.runs/synth_1/runme.log
launch_runs impl_1 -jobs 6
[Mon Nov 18 21:04:00 2019] Launched impl_1...
Run output will be captured here: C:/Users/ptaranat/ec311-lab2/lab2.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Mon Nov 18 21:05:07 2019] Launched impl_1...
Run output will be captured here: C:/Users/ptaranat/ec311-lab2/lab2.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/ptaranat/ec311-lab2/lab2.runs/impl_1/top2.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/ptaranat/ec311-lab2/lab2.runs/synth_1

launch_runs synth_1 -jobs 6
[Mon Nov 18 21:06:49 2019] Launched synth_1...
Run output will be captured here: C:/Users/ptaranat/ec311-lab2/lab2.runs/synth_1/runme.log
launch_runs impl_1 -jobs 6
[Mon Nov 18 21:07:30 2019] Launched impl_1...
Run output will be captured here: C:/Users/ptaranat/ec311-lab2/lab2.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Mon Nov 18 21:08:37 2019] Launched impl_1...
Run output will be captured here: C:/Users/ptaranat/ec311-lab2/lab2.runs/impl_1/runme.log
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/ptaranat/ec311-lab2/lab2.srcs/sim_1/new/tssd.v w ]
add_files -fileset sim_1 C:/Users/ptaranat/ec311-lab2/lab2.srcs/sim_1/new/tssd.v
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/ptaranat/ec311-lab2/lab2.runs/impl_1/top2.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/ptaranat/ec311-lab2/lab2.runs/impl_1/top2.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property top tssd [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
launch_simulation
boost::filesystem::remove: The process cannot access the file because it is being used by another process: "C:/Users/ptaranat/ec311-lab2/lab2.sim/sim_1/behav/xsim/simulate.log"
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ptaranat/ec311-lab2/lab2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tssd' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ptaranat/ec311-lab2/lab2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tssd_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ptaranat/ec311-lab2/lab2.srcs/sources_1/new/clock_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_divider
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ptaranat/ec311-lab2/lab2.srcs/sources_1/new/counter16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter16
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ptaranat/ec311-lab2/lab2.srcs/sources_1/new/debouncer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debouncer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ptaranat/ec311-lab2/lab2.srcs/sources_1/new/display_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module display_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ptaranat/ec311-lab2/lab2.srcs/sources_1/new/seven_segment_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seven_segment_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ptaranat/ec311-lab2/lab2.srcs/sources_1/new/top2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ptaranat/ec311-lab2/lab2.srcs/sim_1/new/tdeb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tdeb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ptaranat/ec311-lab2/lab2.srcs/sim_1/new/tdc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tdc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ptaranat/ec311-lab2/lab2.srcs/sim_1/new/tssd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tssd
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ptaranat/ec311-lab2/lab2.sim/sim_1/behav/xsim'
"xelab -wto c489c24e8c634eb78e77b1c84c31c69f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tssd_behav xil_defaultlib.tssd xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto c489c24e8c634eb78e77b1c84c31c69f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tssd_behav xil_defaultlib.tssd xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.seven_segment_decoder
Compiling module xil_defaultlib.tssd
Compiling module xil_defaultlib.glbl
Built simulation snapshot tssd_behav

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Users/ptaranat/ec311-lab2/lab2.sim/sim_1/behav/xsim/xsim.dir/tssd_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Nov 18 21:12:37 2019...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ptaranat/ec311-lab2/lab2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tssd_behav -key {Behavioral:sim_1:Functional:tssd} -tclbatch {tssd.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source tssd.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tssd_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 4293.402 ; gain = 0.441
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/ptaranat/ec311-lab2/lab2.runs/synth_1

launch_runs synth_1 -jobs 6
[Mon Nov 18 21:14:50 2019] Launched synth_1...
Run output will be captured here: C:/Users/ptaranat/ec311-lab2/lab2.runs/synth_1/runme.log
launch_runs impl_1 -jobs 6
[Mon Nov 18 21:16:04 2019] Launched impl_1...
Run output will be captured here: C:/Users/ptaranat/ec311-lab2/lab2.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Mon Nov 18 21:17:27 2019] Launched impl_1...
Run output will be captured here: C:/Users/ptaranat/ec311-lab2/lab2.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/ptaranat/ec311-lab2/lab2.runs/impl_1/top2.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/ptaranat/ec311-lab2/lab2.runs/synth_1

launch_runs synth_1 -jobs 6
[Mon Nov 18 21:19:24 2019] Launched synth_1...
Run output will be captured here: C:/Users/ptaranat/ec311-lab2/lab2.runs/synth_1/runme.log
launch_runs impl_1 -jobs 6
[Mon Nov 18 21:20:06 2019] Launched impl_1...
Run output will be captured here: C:/Users/ptaranat/ec311-lab2/lab2.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Mon Nov 18 21:21:19 2019] Launched impl_1...
Run output will be captured here: C:/Users/ptaranat/ec311-lab2/lab2.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/ptaranat/ec311-lab2/lab2.runs/impl_1/top2.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/ptaranat/ec311-lab2/lab2.runs/synth_1

launch_runs synth_1 -jobs 6
[Mon Nov 18 21:23:53 2019] Launched synth_1...
Run output will be captured here: C:/Users/ptaranat/ec311-lab2/lab2.runs/synth_1/runme.log
launch_runs impl_1 -jobs 6
[Mon Nov 18 21:24:34 2019] Launched impl_1...
Run output will be captured here: C:/Users/ptaranat/ec311-lab2/lab2.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Mon Nov 18 21:25:46 2019] Launched impl_1...
Run output will be captured here: C:/Users/ptaranat/ec311-lab2/lab2.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/ptaranat/ec311-lab2/lab2.runs/impl_1/top2.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/ptaranat/ec311-lab2/lab2.runs/synth_1

launch_runs synth_1 -jobs 6
[Mon Nov 18 21:30:42 2019] Launched synth_1...
Run output will be captured here: C:/Users/ptaranat/ec311-lab2/lab2.runs/synth_1/runme.log
launch_runs impl_1 -jobs 6
[Mon Nov 18 21:31:23 2019] Launched impl_1...
Run output will be captured here: C:/Users/ptaranat/ec311-lab2/lab2.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Mon Nov 18 21:32:51 2019] Launched impl_1...
Run output will be captured here: C:/Users/ptaranat/ec311-lab2/lab2.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/ptaranat/ec311-lab2/lab2.runs/impl_1/top2.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/ptaranat/ec311-lab2/lab2.runs/synth_1

launch_runs synth_1 -jobs 6
[Mon Nov 18 21:37:23 2019] Launched synth_1...
Run output will be captured here: C:/Users/ptaranat/ec311-lab2/lab2.runs/synth_1/runme.log
launch_runs impl_1 -jobs 6
[Mon Nov 18 21:38:29 2019] Launched impl_1...
Run output will be captured here: C:/Users/ptaranat/ec311-lab2/lab2.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Mon Nov 18 21:40:00 2019] Launched impl_1...
Run output will be captured here: C:/Users/ptaranat/ec311-lab2/lab2.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/ptaranat/ec311-lab2/lab2.runs/impl_1/top2.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/ptaranat/ec311-lab2/lab2.runs/synth_1

launch_runs synth_1 -jobs 6
[Mon Nov 18 21:45:38 2019] Launched synth_1...
Run output will be captured here: C:/Users/ptaranat/ec311-lab2/lab2.runs/synth_1/runme.log
launch_runs impl_1 -jobs 6
[Mon Nov 18 21:46:17 2019] Launched impl_1...
Run output will be captured here: C:/Users/ptaranat/ec311-lab2/lab2.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Mon Nov 18 21:47:30 2019] Launched impl_1...
Run output will be captured here: C:/Users/ptaranat/ec311-lab2/lab2.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/ptaranat/ec311-lab2/lab2.runs/impl_1/top2.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/ptaranat/ec311-lab2/lab2.runs/synth_1

launch_runs synth_1 -jobs 6
[Mon Nov 18 21:51:17 2019] Launched synth_1...
Run output will be captured here: C:/Users/ptaranat/ec311-lab2/lab2.runs/synth_1/runme.log
launch_runs impl_1 -jobs 6
[Mon Nov 18 21:52:24 2019] Launched impl_1...
Run output will be captured here: C:/Users/ptaranat/ec311-lab2/lab2.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Mon Nov 18 21:53:36 2019] Launched impl_1...
Run output will be captured here: C:/Users/ptaranat/ec311-lab2/lab2.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/ptaranat/ec311-lab2/lab2.runs/impl_1/top2.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/ptaranat/ec311-lab2/lab2.runs/impl_1/top2.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
