[15:15:01.874] <TB0>     INFO: *** Welcome to pxar ***
[15:15:01.874] <TB0>     INFO: *** Today: 2016/06/10
[15:15:01.881] <TB0>     INFO: *** Version: b2a7-dirty
[15:15:01.881] <TB0>     INFO: readRocDacs: /home/silpix5/allTestResults/M-P-3-01_FPIXTest-17C-Nebraska-160610-1512_2016-06-10_15h12m_1465589574//000_FPIXTest_p17//dacParameters_C0.dat .. /home/silpix5/allTestResults/M-P-3-01_FPIXTest-17C-Nebraska-160610-1512_2016-06-10_15h12m_1465589574//000_FPIXTest_p17//dacParameters_C15.dat
[15:15:01.881] <TB0>     INFO: readTbmDacs: /home/silpix5/allTestResults/M-P-3-01_FPIXTest-17C-Nebraska-160610-1512_2016-06-10_15h12m_1465589574//000_FPIXTest_p17//tbmParameters_C0a.dat .. /home/silpix5/allTestResults/M-P-3-01_FPIXTest-17C-Nebraska-160610-1512_2016-06-10_15h12m_1465589574//000_FPIXTest_p17//tbmParameters_C0b.dat
[15:15:01.881] <TB0>     INFO: readMaskFile: /home/silpix5/allTestResults/M-P-3-01_FPIXTest-17C-Nebraska-160610-1512_2016-06-10_15h12m_1465589574//000_FPIXTest_p17//defaultMaskFile.dat
[15:15:01.881] <TB0>     INFO: readTrimFile: /home/silpix5/allTestResults/M-P-3-01_FPIXTest-17C-Nebraska-160610-1512_2016-06-10_15h12m_1465589574//000_FPIXTest_p17//trimParameters_C0.dat .. /home/silpix5/allTestResults/M-P-3-01_FPIXTest-17C-Nebraska-160610-1512_2016-06-10_15h12m_1465589574//000_FPIXTest_p17//trimParameters_C15.dat
[15:15:01.958] <TB0>     INFO:         clk: 4
[15:15:01.958] <TB0>     INFO:         ctr: 4
[15:15:01.958] <TB0>     INFO:         sda: 19
[15:15:01.958] <TB0>     INFO:         tin: 9
[15:15:01.958] <TB0>     INFO:         level: 15
[15:15:01.958] <TB0>     INFO:         triggerdelay: 0
[15:15:01.958] <TB0>    QUIET: Instanciating API for pxar v1.9.0+788~g8b11555
[15:15:01.958] <TB0>     INFO: Log level: DEBUG
[15:15:01.968] <TB0>     INFO: Found DTB DTB_WWXGRB
[15:15:01.981] <TB0>    QUIET: Connection to board DTB_WWXGRB opened.
[15:15:01.984] <TB0>     INFO: DTB startup information
--- DTB info------------------------------------------
Board id:    133
HW version:  DTB1.2
FW version:  4.2
SW version:  4.5
USB id:      DTB_WWXGRB
MAC address: 40D855118085
Hostname:    pixelDTB133
Comment:     
------------------------------------------------------
[15:15:01.987] <TB0>     INFO: RPC call hashes of host and DTB match: 398089610
[15:15:03.542] <TB0>     INFO: DUT info: 
[15:15:03.542] <TB0>     INFO: The DUT currently contains the following objects:
[15:15:03.542] <TB0>     INFO:  2 TBM Cores tbm08c (2 ON)
[15:15:03.542] <TB0>     INFO: 	TBM Core alpha (0): 7 registers set
[15:15:03.542] <TB0>     INFO: 	TBM Core beta  (1): 7 registers set
[15:15:03.542] <TB0>     INFO: 16 ROCs psi46digv21respin (16 ON) with 4160 pixelConfigs
[15:15:03.542] <TB0>     INFO: 	ROC 0: 19 DACs set, Pixels: 0 masked, 0 active.
[15:15:03.542] <TB0>     INFO: 	ROC 1: 19 DACs set, Pixels: 0 masked, 0 active.
[15:15:03.542] <TB0>     INFO: 	ROC 2: 19 DACs set, Pixels: 0 masked, 0 active.
[15:15:03.542] <TB0>     INFO: 	ROC 3: 19 DACs set, Pixels: 0 masked, 0 active.
[15:15:03.542] <TB0>     INFO: 	ROC 4: 19 DACs set, Pixels: 0 masked, 0 active.
[15:15:03.542] <TB0>     INFO: 	ROC 5: 19 DACs set, Pixels: 0 masked, 0 active.
[15:15:03.542] <TB0>     INFO: 	ROC 6: 19 DACs set, Pixels: 0 masked, 0 active.
[15:15:03.542] <TB0>     INFO: 	ROC 7: 19 DACs set, Pixels: 0 masked, 0 active.
[15:15:03.542] <TB0>     INFO: 	ROC 8: 19 DACs set, Pixels: 0 masked, 0 active.
[15:15:03.542] <TB0>     INFO: 	ROC 9: 19 DACs set, Pixels: 0 masked, 0 active.
[15:15:03.542] <TB0>     INFO: 	ROC 10: 19 DACs set, Pixels: 0 masked, 0 active.
[15:15:03.542] <TB0>     INFO: 	ROC 11: 19 DACs set, Pixels: 0 masked, 0 active.
[15:15:03.542] <TB0>     INFO: 	ROC 12: 19 DACs set, Pixels: 0 masked, 0 active.
[15:15:03.542] <TB0>     INFO: 	ROC 13: 19 DACs set, Pixels: 0 masked, 0 active.
[15:15:03.542] <TB0>     INFO: 	ROC 14: 19 DACs set, Pixels: 0 masked, 0 active.
[15:15:03.542] <TB0>     INFO: 	ROC 15: 19 DACs set, Pixels: 0 masked, 0 active.
[15:15:03.543] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB<-
[15:15:03.543] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[15:15:03.543] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[15:15:03.543] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[15:15:03.543] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[15:15:03.543] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB2<-
[15:15:03.543] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[15:15:03.543] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 222
[15:15:03.543] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   plwidth: 35
[15:15:03.543] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[15:15:03.543] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[15:15:03.543] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB3<-
[15:15:03.543] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[15:15:03.543] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[15:15:03.543] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[15:15:03.543] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[15:15:03.543] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB4<-
[15:15:03.543] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   savecaldelscan: checkbox(0)
[15:15:03.543] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 100
[15:15:03.543] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   cals: 1
[15:15:03.543] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   caldello: 80
[15:15:03.543] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelhi: 200
[15:15:03.543] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelstep: 10
[15:15:03.543] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomplo: 70
[15:15:03.543] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomphi: 130
[15:15:03.543] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompstep: 5
[15:15:03.543] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   noisypixels: 10
[15:15:03.543] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 255
[15:15:03.543] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   cut: 0.5
[15:15:03.543] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Cmd<-
[15:15:03.543] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacDacScan<-
[15:15:03.543] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox
[15:15:03.543] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[15:15:03.543] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1: caldel
[15:15:03.543] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1lo: 0
[15:15:03.543] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1hi: 255
[15:15:03.543] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2: vthrcomp
[15:15:03.543] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2lo: 0
[15:15:03.543] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2hi: 255
[15:15:03.543] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[15:15:03.543] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacScan<-
[15:15:03.543] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox(1)
[15:15:03.543] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   allpixels: checkbox(0)
[15:15:03.543] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   unmasked: checkbox(0)
[15:15:03.543] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[15:15:03.543] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: vcal
[15:15:03.543] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[15:15:03.543] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 255
[15:15:03.543] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[15:15:03.543] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->GainPedestal<-
[15:15:03.543] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   showfits: checkbox(0)
[15:15:03.543] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   extended: checkbox(0)
[15:15:03.543] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumphists: checkbox(0)
[15:15:03.543] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[15:15:03.543] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcalstep: 10
[15:15:03.543] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   measure: button
[15:15:03.543] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   fit: button
[15:15:03.543] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   save: button
[15:15:03.543] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->HighRate<-
[15:15:03.543] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[15:15:03.543] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixels: button
[15:15:03.543] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixelthr: 200
[15:15:03.543] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   runsecondshotpixels: 10
[15:15:03.543] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   savetrimbits: checkbox(1)
[15:15:03.543] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   maskuntrimmable: checkbox(1)
[15:15:03.543] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[15:15:03.544] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[15:15:03.544] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[15:15:03.544] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelscan: button
[15:15:03.544] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   xpixelalive: button
[15:15:03.544] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[15:15:03.544] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[15:15:03.544] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   xnoisemaps: button
[15:15:03.544] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[15:15:03.544] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 100
[15:15:03.544] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: 20
[15:15:03.544] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   rundaq: button
[15:15:03.544] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 20
[15:15:03.544] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 2
[15:15:03.544] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   triggerdelay: 20
[15:15:03.544] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[15:15:03.544] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[15:15:03.544] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->IV<-
[15:15:03.544] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   port: /dev/FIXME
[15:15:03.544] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestart: 0
[15:15:03.544] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestop: 600
[15:15:03.544] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestep: 5
[15:15:03.544] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   delay: 1
[15:15:03.544] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   compliance(ua): 100
[15:15:03.544] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PhOptimization<-
[15:15:03.544] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[15:15:03.544] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   safetymarginlow: 20
[15:15:03.544] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   saturationvcal: 100
[15:15:03.544] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   quantilesaturation: 0.98
[15:15:03.544] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PixelAlive<-
[15:15:03.544] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[15:15:03.544] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[15:15:03.544] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   alivetest: button
[15:15:03.544] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   masktest: button
[15:15:03.544] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   addressdecodingtest: button
[15:15:03.544] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Pretest<-
[15:15:03.544] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   programroc: button
[15:15:03.544] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[15:15:03.544] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[15:15:03.544] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   iterations: 100
[15:15:03.544] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   settimings: button
[15:15:03.544] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   findtiming: button
[15:15:03.544] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   findworkingpixel: button
[15:15:03.544] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   setvthrcompcaldel: button
[15:15:03.544] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[15:15:03.544] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 250
[15:15:03.544] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   deltavthrcomp: 50
[15:15:03.544] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   fraccaldel: 0.5
[15:15:03.544] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[15:15:03.544] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   savedacs: button
[15:15:03.544] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Readback<-
[15:15:03.544] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   calibratevd: button
[15:15:03.544] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateva: button
[15:15:03.544] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateia: button
[15:15:03.544] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   readbackvbg: button
[15:15:03.544] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   getcalibratedvbg: button
[15:15:03.544] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalvd: checkbox(1)
[15:15:03.544] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalva: checkbox(0)
[15:15:03.544] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[15:15:03.544] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Scurves<-
[15:15:03.544] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   adjustvcal: checkbox(0)
[15:15:03.544] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[15:15:03.544] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[15:15:03.544] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpoutputfile: checkbox(0)
[15:15:03.544] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[15:15:03.544] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: Vcal
[15:15:03.544] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[15:15:03.544] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 200
[15:15:03.544] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: -1
[15:15:03.544] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig/step: -1
[15:15:03.544] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   scurves: button
[15:15:03.544] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Timing<-
[15:15:03.544] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   targetclk: 4
[15:15:03.544] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[15:15:03.544] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   clocksdascan: button
[15:15:03.544] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   notokenpass: checkbox(0)
[15:15:03.544] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   phasescan: button
[15:15:03.544] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   levelscan: button
[15:15:03.544] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   tbmphasescan: button
[15:15:03.544] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   rocdelayscan: button
[15:15:03.544] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   timingtest: button
[15:15:03.544] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   saveparameters: button
[15:15:03.544] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Trim<-
[15:15:03.544] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trim: button
[15:15:03.544] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 8
[15:15:03.545] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 35
[15:15:03.545] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trimbits: button
[15:15:03.545] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Xray<-
[15:15:03.545] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[15:15:03.545] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[15:15:03.545] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[15:15:03.545] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   source: Ag
[15:15:03.545] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   phrun: button
[15:15:03.545] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 100
[15:15:03.545] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 100
[15:15:03.545] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ratescan: button
[15:15:03.545] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmin: 10
[15:15:03.545] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmax: 80
[15:15:03.545] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   stepseconds: 5
[15:15:03.545] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[15:15:03.545] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[15:15:03.547] <TB0>    DEBUG: <PixSetup.cc/init:L81> PixSetup init start; getCurrentRSS() = 30158848
[15:15:03.547] <TB0>    DEBUG: <PixSetup.cc/init:L87> fPixTestParameters = 0x192cf90
[15:15:03.547] <TB0>    DEBUG: <PixSetup.cc/init:L88>  fConfigParameters = 0x18a1770
[15:15:03.547] <TB0>    DEBUG: <PixSetup.cc/init:L89>        fPxarMemory = 0x7f7c49d94010
[15:15:03.548] <TB0>    DEBUG: <PixSetup.cc/init:L90>         fPxarMemHi = 0x7f7c4ffff510
[15:15:03.548] <TB0>    DEBUG: <PixSetup.cc/init:L106> PixSetup init done;  getCurrentRSS() = 30224384 fPxarMemory = 0x7f7c49d94010
[15:15:03.549] <TB0>    DEBUG: <pXar.cc/main:L223> Initial Analog Current: 369.8mA
[15:15:03.550] <TB0>    DEBUG: <pXar.cc/main:L224> Initial Digital Current: 458.2mA
[15:15:03.550] <TB0>    DEBUG: <pXar.cc/main:L225> Initial Module Temperature: 13.2 C
[15:15:03.550] <TB0>    DEBUG: <PixTestFactory.cc/PixTestFactory:L53> PixTestFactory::PixTestFactory()
[15:15:03.951] <TB0>     INFO: enter 'restricted' command line mode
[15:15:03.951] <TB0>     INFO: enter test to run
[15:15:03.951] <TB0>     INFO:   test: FPIXTest no parameter change
[15:15:03.951] <TB0>     INFO:   running: fpixtest
[15:15:03.951] <TB0>    DEBUG: <PixTestFPIXTest.cc/init:L49> PixTestFPIXTest::init()
[15:15:03.953] <TB0>    DEBUG: <PixTestFPIXTest.cc/PixTestFPIXTest:L20> PixTestFPIXTest ctor(PixSetup &a, string, TGTab *)
[15:15:03.954] <TB0>     INFO: ######################################################################
[15:15:03.954] <TB0>     INFO: PixTestFPIXTest::doTest()
[15:15:03.954] <TB0>     INFO: ######################################################################
[15:15:03.957] <TB0>     INFO: ######################################################################
[15:15:03.957] <TB0>     INFO: PixTestPretest::doTest()
[15:15:03.957] <TB0>     INFO: ######################################################################
[15:15:03.960] <TB0>     INFO:    ----------------------------------------------------------------------
[15:15:03.960] <TB0>     INFO:    PixTestPretest::programROC() 
[15:15:03.960] <TB0>     INFO:    ----------------------------------------------------------------------
[15:15:21.978] <TB0>     INFO: PixTestPretest::programROC() done: ROCs are all programmable
[15:15:21.978] <TB0>     INFO: IA differences per ROC:  16.1 16.1 16.9 16.9 17.7 19.3 18.5 17.7 17.7 19.3 20.1 19.3 19.3 19.3 20.1 20.1
[15:15:22.044] <TB0>     INFO:    ----------------------------------------------------------------------
[15:15:22.044] <TB0>     INFO:    PixTestPretest::setVana() target Ia = 24 mA/ROC
[15:15:22.044] <TB0>     INFO:    ----------------------------------------------------------------------
[15:15:22.147] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L285> offset current from other 15 ROCs is 67.7812 mA
[15:15:22.249] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 0 iter 0 Vana 78 Ia 21.4188 mA
[15:15:22.349] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  1 Vana  94 Ia 25.4188 mA
[15:15:22.450] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  2 Vana  87 Ia 23.8187 mA
[15:15:22.551] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  3 Vana  88 Ia 23.8187 mA
[15:15:22.652] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  4 Vana  89 Ia 23.8187 mA
[15:15:22.753] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  5 Vana  90 Ia 24.6187 mA
[15:15:22.853] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  6 Vana  87 Ia 23.8187 mA
[15:15:22.954] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  7 Vana  88 Ia 23.8187 mA
[15:15:23.055] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  8 Vana  89 Ia 23.8187 mA
[15:15:23.155] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  9 Vana  90 Ia 24.6187 mA
[15:15:23.256] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter 10 Vana  87 Ia 23.8187 mA
[15:15:23.357] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter 11 Vana  88 Ia 23.8187 mA
[15:15:23.458] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 1 iter 0 Vana 78 Ia 22.2188 mA
[15:15:23.559] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  1 Vana  89 Ia 24.6187 mA
[15:15:23.660] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  2 Vana  86 Ia 23.8187 mA
[15:15:23.760] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  3 Vana  87 Ia 23.8187 mA
[15:15:23.861] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  4 Vana  88 Ia 23.8187 mA
[15:15:23.962] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  5 Vana  89 Ia 24.6187 mA
[15:15:24.062] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  6 Vana  86 Ia 23.8187 mA
[15:15:24.163] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  7 Vana  87 Ia 23.8187 mA
[15:15:24.264] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  8 Vana  88 Ia 23.8187 mA
[15:15:24.365] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  9 Vana  89 Ia 23.8187 mA
[15:15:24.466] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter 10 Vana  90 Ia 24.6187 mA
[15:15:24.567] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter 11 Vana  87 Ia 23.8187 mA
[15:15:24.669] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 2 iter 0 Vana 78 Ia 22.2188 mA
[15:15:24.769] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  1 Vana  89 Ia 24.6187 mA
[15:15:24.870] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  2 Vana  86 Ia 24.6187 mA
[15:15:24.971] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  3 Vana  83 Ia 23.8187 mA
[15:15:25.071] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  4 Vana  84 Ia 24.6187 mA
[15:15:25.172] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  5 Vana  81 Ia 23.8187 mA
[15:15:25.273] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  6 Vana  82 Ia 23.8187 mA
[15:15:25.374] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  7 Vana  83 Ia 23.8187 mA
[15:15:25.475] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  8 Vana  84 Ia 23.8187 mA
[15:15:25.575] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  9 Vana  85 Ia 23.8187 mA
[15:15:25.676] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter 10 Vana  86 Ia 24.6187 mA
[15:15:25.777] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter 11 Vana  83 Ia 23.8187 mA
[15:15:25.879] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 3 iter 0 Vana 78 Ia 22.2188 mA
[15:15:25.980] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  1 Vana  89 Ia 24.6187 mA
[15:15:26.080] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  2 Vana  86 Ia 24.6187 mA
[15:15:26.181] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  3 Vana  83 Ia 23.8187 mA
[15:15:26.282] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  4 Vana  84 Ia 23.8187 mA
[15:15:26.382] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  5 Vana  85 Ia 23.8187 mA
[15:15:26.483] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  6 Vana  86 Ia 23.8187 mA
[15:15:26.589] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  7 Vana  87 Ia 24.6187 mA
[15:15:26.690] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  8 Vana  84 Ia 23.8187 mA
[15:15:26.790] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  9 Vana  85 Ia 23.8187 mA
[15:15:26.891] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter 10 Vana  86 Ia 24.6187 mA
[15:15:26.992] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter 11 Vana  83 Ia 23.8187 mA
[15:15:27.093] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 4 iter 0 Vana 78 Ia 23.0188 mA
[15:15:27.194] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  1 Vana  84 Ia 24.6187 mA
[15:15:27.295] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  2 Vana  81 Ia 24.6187 mA
[15:15:27.396] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  3 Vana  78 Ia 23.0188 mA
[15:15:27.497] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  4 Vana  84 Ia 24.6187 mA
[15:15:27.598] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  5 Vana  81 Ia 23.8187 mA
[15:15:27.699] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  6 Vana  82 Ia 24.6187 mA
[15:15:27.800] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  7 Vana  79 Ia 23.8187 mA
[15:15:27.900] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  8 Vana  80 Ia 23.8187 mA
[15:15:27.001] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  9 Vana  81 Ia 23.8187 mA
[15:15:28.101] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter 10 Vana  82 Ia 23.8187 mA
[15:15:28.202] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter 11 Vana  83 Ia 24.6187 mA
[15:15:28.304] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 5 iter 0 Vana 78 Ia 24.6187 mA
[15:15:28.405] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  1 Vana  75 Ia 23.8187 mA
[15:15:28.506] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  2 Vana  76 Ia 23.8187 mA
[15:15:28.607] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  3 Vana  77 Ia 23.8187 mA
[15:15:28.707] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  4 Vana  78 Ia 23.8187 mA
[15:15:28.808] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  5 Vana  79 Ia 24.6187 mA
[15:15:28.909] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  6 Vana  76 Ia 23.8187 mA
[15:15:29.010] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  7 Vana  77 Ia 23.8187 mA
[15:15:29.110] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  8 Vana  78 Ia 24.6187 mA
[15:15:29.211] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  9 Vana  75 Ia 23.8187 mA
[15:15:29.312] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter 10 Vana  76 Ia 23.8187 mA
[15:15:29.414] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter 11 Vana  77 Ia 24.6187 mA
[15:15:29.515] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 6 iter 0 Vana 78 Ia 23.8187 mA
[15:15:29.616] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  1 Vana  79 Ia 23.8187 mA
[15:15:29.717] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  2 Vana  80 Ia 24.6187 mA
[15:15:29.817] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  3 Vana  77 Ia 23.0188 mA
[15:15:29.918] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  4 Vana  83 Ia 24.6187 mA
[15:15:30.019] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  5 Vana  80 Ia 23.8187 mA
[15:15:30.120] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  6 Vana  81 Ia 24.6187 mA
[15:15:30.221] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  7 Vana  78 Ia 23.8187 mA
[15:15:30.321] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  8 Vana  79 Ia 23.8187 mA
[15:15:30.422] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  9 Vana  80 Ia 24.6187 mA
[15:15:30.523] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter 10 Vana  77 Ia 23.0188 mA
[15:15:30.623] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter 11 Vana  83 Ia 24.6187 mA
[15:15:30.727] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 7 iter 0 Vana 78 Ia 22.2188 mA
[15:15:30.827] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  1 Vana  89 Ia 24.6187 mA
[15:15:30.928] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  2 Vana  86 Ia 24.6187 mA
[15:15:31.029] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  3 Vana  83 Ia 23.8187 mA
[15:15:31.129] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  4 Vana  84 Ia 23.8187 mA
[15:15:31.230] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  5 Vana  85 Ia 23.8187 mA
[15:15:31.331] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  6 Vana  86 Ia 24.6187 mA
[15:15:31.431] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  7 Vana  83 Ia 23.8187 mA
[15:15:31.532] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  8 Vana  84 Ia 24.6187 mA
[15:15:31.633] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  9 Vana  81 Ia 23.8187 mA
[15:15:31.734] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter 10 Vana  82 Ia 23.8187 mA
[15:15:31.834] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter 11 Vana  83 Ia 23.8187 mA
[15:15:31.936] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 8 iter 0 Vana 78 Ia 23.0188 mA
[15:15:32.036] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  1 Vana  84 Ia 24.6187 mA
[15:15:32.137] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  2 Vana  81 Ia 23.8187 mA
[15:15:32.238] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  3 Vana  82 Ia 23.8187 mA
[15:15:32.338] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  4 Vana  83 Ia 24.6187 mA
[15:15:32.439] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  5 Vana  80 Ia 23.8187 mA
[15:15:32.539] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  6 Vana  81 Ia 23.8187 mA
[15:15:32.640] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  7 Vana  82 Ia 23.8187 mA
[15:15:32.741] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  8 Vana  83 Ia 24.6187 mA
[15:15:32.842] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  9 Vana  80 Ia 23.8187 mA
[15:15:32.942] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter 10 Vana  81 Ia 24.6187 mA
[15:15:33.043] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter 11 Vana  78 Ia 23.0188 mA
[15:15:33.144] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 9 iter 0 Vana 78 Ia 24.6187 mA
[15:15:33.245] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  1 Vana  75 Ia 23.8187 mA
[15:15:33.346] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  2 Vana  76 Ia 23.8187 mA
[15:15:33.446] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  3 Vana  77 Ia 23.8187 mA
[15:15:33.547] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  4 Vana  78 Ia 24.6187 mA
[15:15:33.648] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  5 Vana  75 Ia 23.8187 mA
[15:15:33.749] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  6 Vana  76 Ia 23.8187 mA
[15:15:33.849] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  7 Vana  77 Ia 23.8187 mA
[15:15:33.950] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  8 Vana  78 Ia 24.6187 mA
[15:15:34.054] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  9 Vana  75 Ia 23.8187 mA
[15:15:34.155] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter 10 Vana  76 Ia 23.8187 mA
[15:15:34.255] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter 11 Vana  77 Ia 24.6187 mA
[15:15:34.357] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 10 iter 0 Vana 78 Ia 25.4188 mA
[15:15:34.457] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  1 Vana  71 Ia 24.6187 mA
[15:15:34.558] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  2 Vana  68 Ia 23.8187 mA
[15:15:34.659] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  3 Vana  69 Ia 23.8187 mA
[15:15:34.759] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  4 Vana  70 Ia 23.8187 mA
[15:15:34.860] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  5 Vana  71 Ia 23.8187 mA
[15:15:34.961] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  6 Vana  72 Ia 23.8187 mA
[15:15:35.061] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  7 Vana  73 Ia 23.8187 mA
[15:15:35.162] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  8 Vana  74 Ia 24.6187 mA
[15:15:35.262] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  9 Vana  71 Ia 24.6187 mA
[15:15:35.363] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter 10 Vana  68 Ia 23.8187 mA
[15:15:35.463] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter 11 Vana  69 Ia 23.8187 mA
[15:15:35.566] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 11 iter 0 Vana 78 Ia 23.8187 mA
[15:15:35.668] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  1 Vana  79 Ia 24.6187 mA
[15:15:35.769] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  2 Vana  76 Ia 23.8187 mA
[15:15:35.870] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  3 Vana  77 Ia 23.8187 mA
[15:15:35.971] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  4 Vana  78 Ia 24.6187 mA
[15:15:36.072] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  5 Vana  75 Ia 23.8187 mA
[15:15:36.173] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  6 Vana  76 Ia 23.8187 mA
[15:15:36.273] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  7 Vana  77 Ia 23.8187 mA
[15:15:36.374] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  8 Vana  78 Ia 24.6187 mA
[15:15:36.474] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  9 Vana  75 Ia 23.8187 mA
[15:15:36.576] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter 10 Vana  76 Ia 23.8187 mA
[15:15:36.676] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter 11 Vana  77 Ia 23.8187 mA
[15:15:36.777] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 12 iter 0 Vana 78 Ia 24.6187 mA
[15:15:36.878] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  1 Vana  75 Ia 24.6187 mA
[15:15:36.979] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  2 Vana  72 Ia 23.8187 mA
[15:15:37.080] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  3 Vana  73 Ia 23.8187 mA
[15:15:37.181] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  4 Vana  74 Ia 23.8187 mA
[15:15:37.282] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  5 Vana  75 Ia 23.8187 mA
[15:15:37.382] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  6 Vana  76 Ia 24.6187 mA
[15:15:37.483] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  7 Vana  73 Ia 23.8187 mA
[15:15:37.585] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  8 Vana  74 Ia 23.8187 mA
[15:15:37.686] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  9 Vana  75 Ia 23.8187 mA
[15:15:37.786] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter 10 Vana  76 Ia 23.8187 mA
[15:15:37.887] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter 11 Vana  77 Ia 24.6187 mA
[15:15:37.988] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 13 iter 0 Vana 78 Ia 25.4188 mA
[15:15:38.089] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  1 Vana  71 Ia 23.8187 mA
[15:15:38.190] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  2 Vana  72 Ia 23.8187 mA
[15:15:38.291] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  3 Vana  73 Ia 23.8187 mA
[15:15:38.394] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  4 Vana  74 Ia 23.8187 mA
[15:15:38.495] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  5 Vana  75 Ia 24.6187 mA
[15:15:38.596] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  6 Vana  72 Ia 23.8187 mA
[15:15:38.697] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  7 Vana  73 Ia 23.8187 mA
[15:15:38.797] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  8 Vana  74 Ia 24.6187 mA
[15:15:38.899] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  9 Vana  71 Ia 23.8187 mA
[15:15:38.999] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter 10 Vana  72 Ia 23.8187 mA
[15:15:39.100] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter 11 Vana  73 Ia 23.8187 mA
[15:15:39.201] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 14 iter 0 Vana 78 Ia 25.4188 mA
[15:15:39.302] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  1 Vana  71 Ia 23.8187 mA
[15:15:39.402] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  2 Vana  72 Ia 23.8187 mA
[15:15:39.503] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  3 Vana  73 Ia 23.8187 mA
[15:15:39.604] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  4 Vana  74 Ia 23.8187 mA
[15:15:39.705] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  5 Vana  75 Ia 24.6187 mA
[15:15:39.806] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  6 Vana  72 Ia 23.8187 mA
[15:15:39.906] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  7 Vana  73 Ia 23.8187 mA
[15:15:40.006] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  8 Vana  74 Ia 23.8187 mA
[15:15:40.107] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  9 Vana  75 Ia 23.8187 mA
[15:15:40.207] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter 10 Vana  76 Ia 24.6187 mA
[15:15:40.308] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter 11 Vana  73 Ia 23.8187 mA
[15:15:40.409] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 15 iter 0 Vana 78 Ia 25.4188 mA
[15:15:40.510] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  1 Vana  71 Ia 23.8187 mA
[15:15:40.611] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  2 Vana  72 Ia 23.8187 mA
[15:15:40.712] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  3 Vana  73 Ia 23.8187 mA
[15:15:40.813] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  4 Vana  74 Ia 24.6187 mA
[15:15:40.914] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  5 Vana  71 Ia 23.8187 mA
[15:15:41.014] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  6 Vana  72 Ia 23.8187 mA
[15:15:41.115] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  7 Vana  73 Ia 23.8187 mA
[15:15:41.216] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  8 Vana  74 Ia 24.6187 mA
[15:15:41.317] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  9 Vana  71 Ia 23.8187 mA
[15:15:41.418] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter 10 Vana  72 Ia 23.8187 mA
[15:15:41.519] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter 11 Vana  73 Ia 24.6187 mA
[15:15:41.548] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  0 Vana  88
[15:15:41.549] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  1 Vana  87
[15:15:41.549] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  2 Vana  83
[15:15:41.549] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  3 Vana  83
[15:15:41.549] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  4 Vana  83
[15:15:41.549] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  5 Vana  77
[15:15:41.550] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  6 Vana  83
[15:15:41.550] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  7 Vana  83
[15:15:41.550] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  8 Vana  78
[15:15:41.550] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  9 Vana  77
[15:15:41.550] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 10 Vana  69
[15:15:41.551] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 11 Vana  77
[15:15:41.551] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 12 Vana  77
[15:15:41.551] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 13 Vana  73
[15:15:41.551] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 14 Vana  73
[15:15:41.551] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 15 Vana  73
[15:15:43.380] <TB0>     INFO: PixTestPretest::setVana() done, Module Ia 377 mA = 23.5625 mA/ROC
[15:15:43.380] <TB0>     INFO: i(loss) [mA/ROC]:     18.5  18.5  18.5  17.7  19.3  18.5  19.3  18.5  16.9  18.5  17.7  18.5  19.3  18.5  18.5  18.5
[15:15:43.415] <TB0>     INFO:    ----------------------------------------------------------------------
[15:15:43.415] <TB0>     INFO:    PixTestPretest::findWorkingPixel()
[15:15:43.415] <TB0>     INFO:    ----------------------------------------------------------------------
[15:15:43.557] <TB0>     INFO: Expecting 231680 events.
[15:15:51.773] <TB0>     INFO: 231680 events read in total (7500ms).
[15:15:51.929] <TB0>     INFO: Test took 8511ms.
[15:15:52.133] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C0 OK, with vthrComp = 90 and Delta(CalDel) = 62
[15:15:52.138] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C1 OK, with vthrComp = 75 and Delta(CalDel) = 60
[15:15:52.141] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C2 OK, with vthrComp = 86 and Delta(CalDel) = 62
[15:15:52.145] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C3 OK, with vthrComp = 83 and Delta(CalDel) = 61
[15:15:52.148] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C4 OK, with vthrComp = 110 and Delta(CalDel) = 59
[15:15:52.152] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C5 OK, with vthrComp = 84 and Delta(CalDel) = 59
[15:15:52.156] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C6 OK, with vthrComp = 110 and Delta(CalDel) = 60
[15:15:52.159] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C7 OK, with vthrComp = 86 and Delta(CalDel) = 65
[15:15:52.163] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C8 OK, with vthrComp = 73 and Delta(CalDel) = 62
[15:15:52.167] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C9 OK, with vthrComp = 76 and Delta(CalDel) = 60
[15:15:52.171] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C10 OK, with vthrComp = 131 and Delta(CalDel) = 61
[15:15:52.174] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C11 OK, with vthrComp = 103 and Delta(CalDel) = 61
[15:15:52.178] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C12 OK, with vthrComp = 77 and Delta(CalDel) = 58
[15:15:52.183] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C13 OK, with vthrComp = 92 and Delta(CalDel) = 62
[15:15:52.186] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C14 OK, with vthrComp = 83 and Delta(CalDel) = 61
[15:15:52.190] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C15 OK, with vthrComp = 94 and Delta(CalDel) = 62
[15:15:52.238] <TB0>     INFO: Found working pixel in all ROCs: col/row = 12/22
[15:15:52.273] <TB0>     INFO:    ----------------------------------------------------------------------
[15:15:52.273] <TB0>     INFO:    PixTestPretest::setVthrCompCalDel()
[15:15:52.273] <TB0>     INFO:    ----------------------------------------------------------------------
[15:15:52.409] <TB0>     INFO: Expecting 231680 events.
[15:16:00.576] <TB0>     INFO: 231680 events read in total (7453ms).
[15:16:00.582] <TB0>     INFO: Test took 8306ms.
[15:16:00.604] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 134 +/- 30.5
[15:16:00.918] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 139 +/- 30
[15:16:00.921] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 139 +/- 31
[15:16:00.925] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 127 +/- 30.5
[15:16:00.929] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 126 +/- 30.5
[15:16:00.933] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 122 +/- 29.5
[15:16:00.937] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 121 +/- 29.5
[15:16:00.941] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 145 +/- 32
[15:16:00.945] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 146 +/- 30.5
[15:16:00.949] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 126 +/- 30
[15:16:00.953] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 129 +/- 30.5
[15:16:00.956] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 128 +/- 30.5
[15:16:00.964] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 129 +/- 29.5
[15:16:00.967] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 133 +/- 31
[15:16:00.971] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 146 +/- 31
[15:16:00.974] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 137 +/- 31
[15:16:01.015] <TB0>     INFO: PixTestPretest::setVthrCompCalDel() done
[15:16:01.015] <TB0>     INFO: CalDel:      134   139   139   127   126   122   121   145   146   126   129   128   129   133   146   137
[15:16:01.015] <TB0>     INFO: VthrComp:     51    51    51    51    51    51    51    51    51    51    51    51    51    51    51    51
[15:16:01.019] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-01_FPIXTest-17C-Nebraska-160610-1512_2016-06-10_15h12m_1465589574//000_FPIXTest_p17//dacParameters_C0.dat
[15:16:01.019] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-01_FPIXTest-17C-Nebraska-160610-1512_2016-06-10_15h12m_1465589574//000_FPIXTest_p17//dacParameters_C1.dat
[15:16:01.019] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-01_FPIXTest-17C-Nebraska-160610-1512_2016-06-10_15h12m_1465589574//000_FPIXTest_p17//dacParameters_C2.dat
[15:16:01.020] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-01_FPIXTest-17C-Nebraska-160610-1512_2016-06-10_15h12m_1465589574//000_FPIXTest_p17//dacParameters_C3.dat
[15:16:01.020] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-01_FPIXTest-17C-Nebraska-160610-1512_2016-06-10_15h12m_1465589574//000_FPIXTest_p17//dacParameters_C4.dat
[15:16:01.020] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-01_FPIXTest-17C-Nebraska-160610-1512_2016-06-10_15h12m_1465589574//000_FPIXTest_p17//dacParameters_C5.dat
[15:16:01.020] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-01_FPIXTest-17C-Nebraska-160610-1512_2016-06-10_15h12m_1465589574//000_FPIXTest_p17//dacParameters_C6.dat
[15:16:01.020] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-01_FPIXTest-17C-Nebraska-160610-1512_2016-06-10_15h12m_1465589574//000_FPIXTest_p17//dacParameters_C7.dat
[15:16:01.020] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-01_FPIXTest-17C-Nebraska-160610-1512_2016-06-10_15h12m_1465589574//000_FPIXTest_p17//dacParameters_C8.dat
[15:16:01.020] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-01_FPIXTest-17C-Nebraska-160610-1512_2016-06-10_15h12m_1465589574//000_FPIXTest_p17//dacParameters_C9.dat
[15:16:01.021] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-01_FPIXTest-17C-Nebraska-160610-1512_2016-06-10_15h12m_1465589574//000_FPIXTest_p17//dacParameters_C10.dat
[15:16:01.021] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-01_FPIXTest-17C-Nebraska-160610-1512_2016-06-10_15h12m_1465589574//000_FPIXTest_p17//dacParameters_C11.dat
[15:16:01.021] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-01_FPIXTest-17C-Nebraska-160610-1512_2016-06-10_15h12m_1465589574//000_FPIXTest_p17//dacParameters_C12.dat
[15:16:01.021] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-01_FPIXTest-17C-Nebraska-160610-1512_2016-06-10_15h12m_1465589574//000_FPIXTest_p17//dacParameters_C13.dat
[15:16:01.021] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-01_FPIXTest-17C-Nebraska-160610-1512_2016-06-10_15h12m_1465589574//000_FPIXTest_p17//dacParameters_C14.dat
[15:16:01.021] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-01_FPIXTest-17C-Nebraska-160610-1512_2016-06-10_15h12m_1465589574//000_FPIXTest_p17//dacParameters_C15.dat
[15:16:01.021] <TB0>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-P-3-01_FPIXTest-17C-Nebraska-160610-1512_2016-06-10_15h12m_1465589574//000_FPIXTest_p17//tbmParameters_C0a.dat
[15:16:01.021] <TB0>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-P-3-01_FPIXTest-17C-Nebraska-160610-1512_2016-06-10_15h12m_1465589574//000_FPIXTest_p17//tbmParameters_C0b.dat
[15:16:01.021] <TB0>     INFO: PixTestPretest::doTest() done, duration: 57 seconds
[15:16:01.021] <TB0>    DEBUG: <PixTestPretest.cc/~PixTestPretest:L136> PixTestPretest dtor
[15:16:01.121] <TB0>    DEBUG: <PixTestTiming.cc/setParameter:L61> PixTestTiming::PixTest() targetclk = 4
[15:16:01.121] <TB0>    DEBUG: <PixTestTiming.cc/setParameter:L65> PixTestTiming::PixTest() ntrig = 10
[15:16:01.121] <TB0>    DEBUG: <PixTestTiming.cc/setParameter:L49> fNoTokenPass: 0
[15:16:01.121] <TB0>    DEBUG: <PixTestTiming.cc/init:L75> PixTestTiming::init()
[15:16:01.124] <TB0>     INFO: ######################################################################
[15:16:01.124] <TB0>     INFO: PixTestTiming::doTest()
[15:16:01.124] <TB0>     INFO: ######################################################################
[15:16:01.124] <TB0>     INFO:    ----------------------------------------------------------------------
[15:16:01.124] <TB0>     INFO:    PixTestTiming::TBMPhaseScan()
[15:16:01.124] <TB0>     INFO:    ----------------------------------------------------------------------
[15:16:01.124] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[15:16:03.213] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[15:16:05.485] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[15:16:07.762] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[15:16:10.033] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[15:16:12.309] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[15:16:14.583] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[15:16:16.859] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[15:16:19.136] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[15:16:21.411] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[15:16:23.686] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[15:16:25.963] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[15:16:28.236] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[15:16:29.947] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[15:16:32.225] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[15:16:34.502] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[15:16:36.774] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[15:16:42.058] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[15:16:43.577] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[15:16:45.097] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[15:16:46.618] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[15:16:48.138] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[15:17:00.697] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[15:17:02.217] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[15:17:03.739] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[15:17:07.142] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[15:17:10.542] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[15:17:13.944] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[15:17:17.345] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[15:17:20.744] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[15:17:24.145] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[15:17:27.549] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[15:17:30.953] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[15:17:33.228] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[15:17:34.749] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[15:17:36.269] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[15:17:37.790] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[15:17:39.311] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[15:17:40.834] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[15:17:42.355] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[15:17:43.875] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[15:17:46.337] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[15:17:48.610] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[15:17:53.895] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[15:17:56.172] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[15:17:58.446] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[15:18:00.745] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[15:18:03.010] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[15:18:05.284] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[15:18:07.557] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[15:18:09.830] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[15:18:12.105] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[15:18:14.380] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[15:18:16.654] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[15:18:18.930] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[15:18:21.204] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[15:18:23.477] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[15:18:25.753] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[15:18:28.026] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[15:18:30.301] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[15:18:32.574] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[15:18:34.848] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[15:18:37.121] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[15:18:39.396] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[15:18:41.672] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[15:18:43.382] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[15:18:45.657] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[15:18:47.933] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[15:18:50.207] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[15:18:52.483] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[15:18:54.756] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[15:18:57.031] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[15:18:59.306] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[15:19:01.581] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[15:19:03.857] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[15:19:06.134] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[15:19:08.408] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[15:19:10.308] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[15:19:12.581] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[15:19:14.856] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[15:19:17.134] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[15:19:18.841] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[15:19:20.551] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[15:19:22.070] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[15:19:23.591] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[15:19:25.111] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[15:19:26.630] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[15:19:28.152] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[15:19:29.676] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[15:19:31.199] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[15:19:32.719] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[15:19:34.240] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[15:19:35.765] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[15:19:37.285] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[15:19:38.811] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[15:19:40.333] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[15:19:41.853] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[15:19:43.373] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[15:19:44.894] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[15:19:46.415] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[15:19:47.935] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[15:19:49.456] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[15:19:50.976] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[15:19:52.497] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[15:19:54.019] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[15:19:56.293] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[15:19:58.568] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[15:20:00.284] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[15:20:02.557] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[15:20:04.831] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[15:20:07.104] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[15:20:09.379] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[15:20:11.656] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[15:20:13.931] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[15:20:16.209] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[15:20:18.482] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[15:20:20.756] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[15:20:23.030] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[15:20:25.303] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[15:20:27.576] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[15:20:29.848] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[15:20:32.121] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[15:20:34.395] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[15:20:36.668] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[15:20:38.948] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[15:20:41.225] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[15:20:43.501] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[15:20:45.775] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[15:20:48.437] <TB0>     INFO: TBM Phase Settings: 240
[15:20:48.437] <TB0>     INFO: 400MHz Phase: 4
[15:20:48.437] <TB0>     INFO: 160MHz Phase: 7
[15:20:48.437] <TB0>     INFO: Functional Phase Area: 3
[15:20:48.439] <TB0>     INFO: Test took 287315 ms.
[15:20:48.439] <TB0>     INFO: PixTestTiming::TBMPhaseScan() done.
[15:20:48.440] <TB0>     INFO:    ----------------------------------------------------------------------
[15:20:48.440] <TB0>     INFO:    PixTestTiming::ROCDelayScan()
[15:20:48.440] <TB0>     INFO:    ----------------------------------------------------------------------
[15:20:48.440] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 0 ROCDelay Setting: 11000000
[15:20:51.460] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 1 ROCDelay Setting: 11000001
[15:20:53.356] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 2 ROCDelay Setting: 11000010
[15:20:55.253] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 3 ROCDelay Setting: 11000011
[15:20:57.151] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 4 ROCDelay Setting: 11000100
[15:20:59.046] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 5 ROCDelay Setting: 11000101
[15:21:00.943] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 6 ROCDelay Setting: 11000110
[15:21:02.839] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 7 ROCDelay Setting: 11000111
[15:21:06.619] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 0 ROCDelay Setting: 11001000
[15:21:08.141] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 1 ROCDelay Setting: 11001001
[15:21:11.917] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 2 ROCDelay Setting: 11001010
[15:21:13.438] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 3 ROCDelay Setting: 11001011
[15:21:14.957] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 4 ROCDelay Setting: 11001100
[15:21:16.478] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 5 ROCDelay Setting: 11001101
[15:21:17.998] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 6 ROCDelay Setting: 11001110
[15:21:19.519] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 7 ROCDelay Setting: 11001111
[15:21:21.042] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 0 ROCDelay Setting: 11010000
[15:21:22.562] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 1 ROCDelay Setting: 11010001
[15:21:26.338] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 2 ROCDelay Setting: 11010010
[15:21:28.611] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 3 ROCDelay Setting: 11010011
[15:21:30.885] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 4 ROCDelay Setting: 11010100
[15:21:33.159] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 5 ROCDelay Setting: 11010101
[15:21:35.436] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 6 ROCDelay Setting: 11010110
[15:21:37.712] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 7 ROCDelay Setting: 11010111
[15:21:39.233] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 0 ROCDelay Setting: 11011000
[15:21:40.752] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 1 ROCDelay Setting: 11011001
[15:21:44.534] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 2 ROCDelay Setting: 11011010
[15:21:46.808] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 3 ROCDelay Setting: 11011011
[15:21:49.083] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 4 ROCDelay Setting: 11011100
[15:21:51.356] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 5 ROCDelay Setting: 11011101
[15:21:53.629] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 6 ROCDelay Setting: 11011110
[15:21:55.903] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 7 ROCDelay Setting: 11011111
[15:21:57.423] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 0 ROCDelay Setting: 11100000
[15:21:58.943] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 1 ROCDelay Setting: 11100001
[15:22:02.719] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 2 ROCDelay Setting: 11100010
[15:22:04.993] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 3 ROCDelay Setting: 11100011
[15:22:07.273] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 4 ROCDelay Setting: 11100100
[15:22:09.543] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 5 ROCDelay Setting: 11100101
[15:22:11.817] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 6 ROCDelay Setting: 11100110
[15:22:14.091] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 7 ROCDelay Setting: 11100111
[15:22:15.610] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 0 ROCDelay Setting: 11101000
[15:22:17.133] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 1 ROCDelay Setting: 11101001
[15:22:20.909] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 2 ROCDelay Setting: 11101010
[15:22:23.182] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 3 ROCDelay Setting: 11101011
[15:22:25.456] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 4 ROCDelay Setting: 11101100
[15:22:27.731] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 5 ROCDelay Setting: 11101101
[15:22:30.005] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 6 ROCDelay Setting: 11101110
[15:22:32.280] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 7 ROCDelay Setting: 11101111
[15:22:33.804] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 0 ROCDelay Setting: 11110000
[15:22:35.326] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 1 ROCDelay Setting: 11110001
[15:22:39.103] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 2 ROCDelay Setting: 11110010
[15:22:41.379] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 3 ROCDelay Setting: 11110011
[15:22:43.652] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 4 ROCDelay Setting: 11110100
[15:22:45.925] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 5 ROCDelay Setting: 11110101
[15:22:48.201] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 6 ROCDelay Setting: 11110110
[15:22:50.477] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 7 ROCDelay Setting: 11110111
[15:22:51.997] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 0 ROCDelay Setting: 11111000
[15:22:53.517] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 1 ROCDelay Setting: 11111001
[15:22:57.296] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 2 ROCDelay Setting: 11111010
[15:22:59.569] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 3 ROCDelay Setting: 11111011
[15:23:01.843] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 4 ROCDelay Setting: 11111100
[15:23:04.116] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 5 ROCDelay Setting: 11111101
[15:23:06.389] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 6 ROCDelay Setting: 11111110
[15:23:08.663] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 7 ROCDelay Setting: 11111111
[15:23:10.565] <TB0>     INFO: ROC Delay Settings: 228
[15:23:10.565] <TB0>     INFO: ROC Header-Trailer/Token Delay: 11
[15:23:10.565] <TB0>     INFO: ROC Port 0 Delay: 4
[15:23:10.565] <TB0>     INFO: ROC Port 1 Delay: 4
[15:23:10.565] <TB0>     INFO: Functional ROC Area: 5
[15:23:10.569] <TB0>     INFO: Test took 142129 ms.
[15:23:10.569] <TB0>     INFO: PixTestTiming::ROCDelayScan() done.
[15:23:10.570] <TB0>     INFO:    ----------------------------------------------------------------------
[15:23:10.570] <TB0>     INFO:    PixTestTiming::TimingTest()
[15:23:10.570] <TB0>     INFO:    ----------------------------------------------------------------------
[15:23:11.709] <TB0>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a001 80c0 4c08 4c08 4c08 4c08 4c08 4c08 4c08 4c08 e062 c000 a101 80b1 4c08 4c08 4c08 4c08 4c08 4c09 4c08 4c08 e062 c000 
[15:23:11.709] <TB0>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a002 8000 4c08 4c08 4c08 4c08 4c08 4c08 4c08 4c08 e022 c000 a102 80c0 4c08 4c08 4c08 4c08 4c08 4c09 4c09 4c09 e022 c000 
[15:23:11.709] <TB0>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a003 8040 4c08 4c08 4c08 4c08 4c08 4c08 4c08 4c08 e022 c000 a103 8000 4c09 4c09 4c09 4c09 4c09 4c08 4c09 4c09 e022 c000 
[15:23:11.709] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 1000000/10000000 Triggers
[15:23:26.079] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:23:26.079] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 2000000/10000000 Triggers
[15:23:40.512] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:23:40.512] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 3000000/10000000 Triggers
[15:23:54.879] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:23:54.879] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 4000000/10000000 Triggers
[15:24:09.214] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:24:09.214] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 5000000/10000000 Triggers
[15:24:23.496] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:24:23.497] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 6000000/10000000 Triggers
[15:24:37.841] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:24:37.841] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 7000000/10000000 Triggers
[15:24:52.189] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:24:52.189] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 8000000/10000000 Triggers
[15:25:06.465] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:25:06.466] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 9000000/10000000 Triggers
[15:25:20.876] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:25:20.877] <TB0>    DEBUG: <PixTest.cc/getEvents:L2470> Collecting 10000000/10000000 Triggers
[15:25:35.135] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:25:35.517] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:25:35.529] <TB0>     INFO: Decoding statistics:
[15:25:35.529] <TB0>     INFO:   General information:
[15:25:35.529] <TB0>     INFO: 	 16bit words read:         240000000
[15:25:35.529] <TB0>     INFO: 	 valid events total:       20000000
[15:25:35.529] <TB0>     INFO: 	 empty events:             20000000
[15:25:35.529] <TB0>     INFO: 	 valid events with pixels: 0
[15:25:35.529] <TB0>     INFO: 	 valid pixel hits:         0
[15:25:35.529] <TB0>     INFO:   Event errors: 	           0
[15:25:35.529] <TB0>     INFO: 	 start marker:             0
[15:25:35.529] <TB0>     INFO: 	 stop marker:              0
[15:25:35.529] <TB0>     INFO: 	 overflow:                 0
[15:25:35.529] <TB0>     INFO: 	 invalid 5bit words:       0
[15:25:35.529] <TB0>     INFO: 	 invalid XOR eye diagram:  0
[15:25:35.529] <TB0>     INFO:   TBM errors: 		           0
[15:25:35.529] <TB0>     INFO: 	 flawed TBM headers:       0
[15:25:35.529] <TB0>     INFO: 	 flawed TBM trailers:      0
[15:25:35.529] <TB0>     INFO: 	 event ID mismatches:      0
[15:25:35.529] <TB0>     INFO:   ROC errors: 		           0
[15:25:35.529] <TB0>     INFO: 	 missing ROC header(s):    0
[15:25:35.529] <TB0>     INFO: 	 misplaced readback start: 0
[15:25:35.529] <TB0>     INFO:   Pixel decoding errors:	   0
[15:25:35.529] <TB0>     INFO: 	 pixel data incomplete:    0
[15:25:35.529] <TB0>     INFO: 	 pixel address:            0
[15:25:35.529] <TB0>     INFO: 	 pulse height fill bit:    0
[15:25:35.529] <TB0>     INFO: 	 buffer corruption:        0
[15:25:35.529] <TB0>     INFO:    ----------------------------------------------------------------------
[15:25:35.529] <TB0>     INFO:    The fraction of properly decoded events is 100.00%: 10000000/10000000
[15:25:35.529] <TB0>     INFO:    ----------------------------------------------------------------------
[15:25:35.529] <TB0>     INFO:    ----------------------------------------------------------------------
[15:25:35.529] <TB0>     INFO:    Read back bit status: 1
[15:25:35.529] <TB0>     INFO:    ----------------------------------------------------------------------
[15:25:35.529] <TB0>     INFO:    ----------------------------------------------------------------------
[15:25:35.529] <TB0>     INFO:    Timings are good!
[15:25:35.529] <TB0>     INFO:    ----------------------------------------------------------------------
[15:25:35.529] <TB0>     INFO: Test took 144959 ms.
[15:25:35.529] <TB0>     INFO: PixTestTiming::TimingTest() done.
[15:25:35.530] <TB0>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-P-3-01_FPIXTest-17C-Nebraska-160610-1512_2016-06-10_15h12m_1465589574//000_FPIXTest_p17//tbmParameters_C0a.dat
[15:25:35.530] <TB0>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-P-3-01_FPIXTest-17C-Nebraska-160610-1512_2016-06-10_15h12m_1465589574//000_FPIXTest_p17//tbmParameters_C0b.dat
[15:25:35.530] <TB0>     INFO: PixTestTiming::doTest took 574409 ms.
[15:25:35.530] <TB0>     INFO: PixTestTiming::doTest() done
[15:25:35.530] <TB0>    DEBUG: <PixTestTiming.cc/~PixTestTiming:L98> PixTestTiming dtor
[15:25:35.530] <TB0>     INFO: Write out TBMPhaseScan_0_V0
[15:25:35.530] <TB0>     INFO: Write out TBMPhaseScan_1_V0
[15:25:35.530] <TB0>     INFO: Write out CombinedTBMPhaseScan_V0
[15:25:35.530] <TB0>     INFO: Write out ROCDelayScan3_V0
[15:25:35.531] <TB0>    DEBUG: <PixTestAlive.cc/init:L77> PixTestAlive::init()
[15:25:35.531] <TB0>    DEBUG: <PixTestAlive.cc/PixTestAlive:L21> PixTestAlive ctor(PixSetup &a, string, TGTab *)
[15:25:35.883] <TB0>     INFO: ######################################################################
[15:25:35.883] <TB0>     INFO: PixTestAlive::doTest()
[15:25:35.883] <TB0>     INFO: ######################################################################
[15:25:35.886] <TB0>     INFO:    ----------------------------------------------------------------------
[15:25:35.886] <TB0>     INFO:    PixTestAlive::aliveTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[15:25:35.886] <TB0>     INFO:    ----------------------------------------------------------------------
[15:25:35.887] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[15:25:36.233] <TB0>     INFO: Expecting 41600 events.
[15:25:40.329] <TB0>     INFO: 41600 events read in total (3381ms).
[15:25:40.330] <TB0>     INFO: Test took 4443ms.
[15:25:40.337] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:25:40.337] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66559
[15:25:40.338] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[15:25:40.715] <TB0>     INFO: PixTestAlive::aliveTest() done
[15:25:40.715] <TB0>     INFO: number of dead pixels (per ROC):     0    0    0    0    1    0    0    0    0    0    0    0    0    0    0    0
[15:25:40.715] <TB0>    DEBUG: <PixTestAlive.cc/aliveTest:L188> number of red-efficiency pixels:     0    0    0    0    1    0    0    0    0    0    0    0    0    0    0    0
[15:25:40.722] <TB0>     INFO:    ----------------------------------------------------------------------
[15:25:40.722] <TB0>     INFO:    PixTestAlive::maskTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[15:25:40.722] <TB0>     INFO:    ----------------------------------------------------------------------
[15:25:40.723] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[15:25:41.068] <TB0>     INFO: Expecting 41600 events.
[15:25:44.034] <TB0>     INFO: 41600 events read in total (2251ms).
[15:25:44.034] <TB0>     INFO: Test took 3311ms.
[15:25:44.034] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:25:44.034] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 0
[15:25:44.034] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists MaskTest_C0 .. MaskTest_C15
[15:25:44.034] <TB0>     INFO: mask vs. old pixelAlive PixelAlive_C0_V0 ..  PixelAlive_C15_V0
[15:25:44.441] <TB0>     INFO: PixTestAlive::maskTest() done
[15:25:44.441] <TB0>     INFO: number of mask-defect pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[15:25:44.448] <TB0>     INFO:    ----------------------------------------------------------------------
[15:25:44.448] <TB0>     INFO:    PixTestAlive::addressDecodingTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[15:25:44.448] <TB0>     INFO:    ----------------------------------------------------------------------
[15:25:44.450] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[15:25:44.794] <TB0>     INFO: Expecting 41600 events.
[15:25:48.874] <TB0>     INFO: 41600 events read in total (3365ms).
[15:25:48.875] <TB0>     INFO: Test took 4425ms.
[15:25:48.882] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:25:48.882] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66559
[15:25:48.882] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists AddressDecodingTest_C0 .. AddressDecodingTest_C15
[15:25:49.261] <TB0>     INFO: PixTestAlive::addressDecodingTest() done
[15:25:49.261] <TB0>     INFO: number of address-decoding pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[15:25:49.261] <TB0>     INFO: PixTestAlive::doTest() done, duration: 13 seconds
[15:25:49.261] <TB0>    DEBUG: <PixTestAlive.cc/~PixTestAlive:L109> PixTestAlive dtor
[15:25:49.270] <TB0>     INFO: ######################################################################
[15:25:49.270] <TB0>     INFO: PixTestTrim::doTest()
[15:25:49.270] <TB0>     INFO: ######################################################################
[15:25:49.273] <TB0>     INFO:    ----------------------------------------------------------------------
[15:25:49.273] <TB0>     INFO:    PixTestTrim::trimTest() ntrig = 8, vcal = 35
[15:25:49.273] <TB0>     INFO:    ----------------------------------------------------------------------
[15:25:49.352] <TB0>     INFO: ---> VthrComp thr map (minimal VthrComp)
[15:25:49.352] <TB0>     INFO: ---> dac: vthrcomp name: TrimThr0 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[15:25:49.421] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[15:25:49.421] <TB0>     INFO:     run 1 of 1
[15:25:49.421] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:25:49.765] <TB0>     INFO: Expecting 5025280 events.
[15:26:35.064] <TB0>     INFO: 1392448 events read in total (44584ms).
[15:27:19.392] <TB0>     INFO: 2768704 events read in total (88912ms).
[15:28:04.114] <TB0>     INFO: 4150720 events read in total (133634ms).
[15:28:32.355] <TB0>     INFO: 5025280 events read in total (161875ms).
[15:28:32.398] <TB0>     INFO: Test took 162977ms.
[15:28:32.462] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:28:32.578] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:28:33.945] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:28:35.243] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:28:36.566] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:28:37.917] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:28:39.380] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:28:40.807] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:28:42.261] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:28:43.603] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:28:44.927] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:28:46.316] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:28:47.798] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:28:49.246] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:28:50.609] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:28:52.050] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:28:53.439] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:28:54.895] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 301342720
[15:28:54.902] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 87.8532 minThrLimit = 87.8009 minThrNLimit = 113.617 -> result = 87.8532 -> 87
[15:28:54.903] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 78.8104 minThrLimit = 78.802 minThrNLimit = 103.76 -> result = 78.8104 -> 78
[15:28:54.903] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 84.6962 minThrLimit = 84.6846 minThrNLimit = 105.244 -> result = 84.6962 -> 84
[15:28:54.903] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 85.2321 minThrLimit = 85.18 minThrNLimit = 104.898 -> result = 85.2321 -> 85
[15:28:54.904] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 98.2511 minThrLimit = 98.2506 minThrNLimit = 125.424 -> result = 98.2511 -> 98
[15:28:54.904] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 84.988 minThrLimit = 84.9686 minThrNLimit = 110.421 -> result = 84.988 -> 84
[15:28:54.905] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 101.606 minThrLimit = 101.571 minThrNLimit = 126.263 -> result = 101.606 -> 101
[15:28:54.905] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 85.299 minThrLimit = 85.2907 minThrNLimit = 106.415 -> result = 85.299 -> 85
[15:28:54.906] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 74.971 minThrLimit = 74.9555 minThrNLimit = 98.132 -> result = 74.971 -> 74
[15:28:54.906] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 88.3078 minThrLimit = 88.2808 minThrNLimit = 112.701 -> result = 88.3078 -> 88
[15:28:54.907] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 108.541 minThrLimit = 108.377 minThrNLimit = 139.178 -> result = 108.541 -> 108
[15:28:54.907] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 95.5102 minThrLimit = 95.4718 minThrNLimit = 122.736 -> result = 95.5102 -> 95
[15:28:54.908] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 85.6952 minThrLimit = 85.6636 minThrNLimit = 109.493 -> result = 85.6952 -> 85
[15:28:54.908] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 96.2172 minThrLimit = 96.1652 minThrNLimit = 121.387 -> result = 96.2172 -> 96
[15:28:54.909] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 83.3992 minThrLimit = 83.3968 minThrNLimit = 107.633 -> result = 83.3992 -> 83
[15:28:54.909] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 94.7939 minThrLimit = 94.7398 minThrNLimit = 123.509 -> result = 94.7939 -> 94
[15:28:54.909] <TB0>     INFO: ROC 0 VthrComp = 87
[15:28:54.909] <TB0>     INFO: ROC 1 VthrComp = 78
[15:28:54.910] <TB0>     INFO: ROC 2 VthrComp = 84
[15:28:54.910] <TB0>     INFO: ROC 3 VthrComp = 85
[15:28:54.910] <TB0>     INFO: ROC 4 VthrComp = 98
[15:28:54.910] <TB0>     INFO: ROC 5 VthrComp = 84
[15:28:54.910] <TB0>     INFO: ROC 6 VthrComp = 101
[15:28:54.910] <TB0>     INFO: ROC 7 VthrComp = 85
[15:28:54.910] <TB0>     INFO: ROC 8 VthrComp = 74
[15:28:54.910] <TB0>     INFO: ROC 9 VthrComp = 88
[15:28:54.910] <TB0>     INFO: ROC 10 VthrComp = 108
[15:28:54.911] <TB0>     INFO: ROC 11 VthrComp = 95
[15:28:54.911] <TB0>     INFO: ROC 12 VthrComp = 85
[15:28:54.911] <TB0>     INFO: ROC 13 VthrComp = 96
[15:28:54.911] <TB0>     INFO: ROC 14 VthrComp = 83
[15:28:54.911] <TB0>     INFO: ROC 15 VthrComp = 94
[15:28:54.911] <TB0>     INFO: ---> Vcal thr map (pixel with maximum Vcal thr)
[15:28:54.911] <TB0>     INFO: ---> dac: vcal name: TrimThr1 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[15:28:54.932] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[15:28:54.932] <TB0>     INFO:     run 1 of 1
[15:28:54.933] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:28:55.276] <TB0>     INFO: Expecting 5025280 events.
[15:29:30.955] <TB0>     INFO: 882520 events read in total (34958ms).
[15:30:06.609] <TB0>     INFO: 1764080 events read in total (70612ms).
[15:30:42.054] <TB0>     INFO: 2644496 events read in total (106057ms).
[15:31:17.407] <TB0>     INFO: 3517288 events read in total (141410ms).
[15:31:52.822] <TB0>     INFO: 4387104 events read in total (176825ms).
[15:32:18.902] <TB0>     INFO: 5025280 events read in total (202905ms).
[15:32:18.980] <TB0>     INFO: Test took 204048ms.
[15:32:19.160] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:32:19.530] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:32:21.091] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:32:22.629] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:32:24.197] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:32:25.770] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:32:27.321] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:32:28.851] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:32:30.418] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:32:31.976] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:32:33.536] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:32:35.089] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:32:36.682] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:32:38.251] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:32:39.805] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:32:41.371] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:32:42.937] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:32:44.492] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 309964800
[15:32:44.496] <TB0>     INFO:    roc 0 with ID = 0  has maximal Vcal 53.9485 for pixel 25/3 mean/min/max = 43.5574/32.6901/54.4247
[15:32:44.496] <TB0>     INFO:    roc 1 with ID = 1  has maximal Vcal 55.1821 for pixel 13/1 mean/min/max = 45.7766/36.3122/55.2411
[15:32:44.497] <TB0>     INFO:    roc 2 with ID = 2  has maximal Vcal 57.9436 for pixel 11/8 mean/min/max = 45.3566/32.7604/57.9529
[15:32:44.497] <TB0>     INFO:    roc 3 with ID = 3  has maximal Vcal 56.5819 for pixel 16/78 mean/min/max = 44.403/32.2202/56.5859
[15:32:44.498] <TB0>     INFO:    roc 4 with ID = 4  has maximal Vcal 56.1305 for pixel 20/69 mean/min/max = 44.1488/31.9636/56.334
[15:32:44.498] <TB0>     INFO:    roc 5 with ID = 5  has maximal Vcal 53.8006 for pixel 23/1 mean/min/max = 43.7492/33.4377/54.0607
[15:32:44.498] <TB0>     INFO:    roc 6 with ID = 6  has maximal Vcal 57.1483 for pixel 11/79 mean/min/max = 44.7609/32.3/57.2217
[15:32:44.499] <TB0>     INFO:    roc 7 with ID = 7  has maximal Vcal 56.3617 for pixel 51/62 mean/min/max = 44.163/31.8549/56.471
[15:32:44.499] <TB0>     INFO:    roc 8 with ID = 8  has maximal Vcal 57.5825 for pixel 4/76 mean/min/max = 46.578/35.5002/57.6557
[15:32:44.500] <TB0>     INFO:    roc 9 with ID = 9  has maximal Vcal 54.7288 for pixel 51/13 mean/min/max = 44.5512/34.1962/54.9061
[15:32:44.500] <TB0>     INFO:    roc 10 with ID = 10  has maximal Vcal 62.7195 for pixel 5/1 mean/min/max = 48.273/33.7432/62.8028
[15:32:44.500] <TB0>     INFO:    roc 11 with ID = 11  has maximal Vcal 60.5836 for pixel 15/10 mean/min/max = 46.1973/31.7766/60.618
[15:32:44.501] <TB0>     INFO:    roc 12 with ID = 12  has maximal Vcal 53.0719 for pixel 25/43 mean/min/max = 42.9516/32.5304/53.3729
[15:32:44.501] <TB0>     INFO:    roc 13 with ID = 13  has maximal Vcal 57.8115 for pixel 6/6 mean/min/max = 44.8387/31.7179/57.9594
[15:32:44.501] <TB0>     INFO:    roc 14 with ID = 14  has maximal Vcal 54.7361 for pixel 43/79 mean/min/max = 43.7588/32.4219/55.0956
[15:32:44.502] <TB0>     INFO:    roc 15 with ID = 15  has maximal Vcal 55.8478 for pixel 17/1 mean/min/max = 44.6361/33.266/56.0063
[15:32:44.502] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:32:44.639] <TB0>     INFO: Expecting 411648 events.
[15:32:52.225] <TB0>     INFO: 411648 events read in total (6865ms).
[15:32:52.233] <TB0>     INFO: Expecting 411648 events.
[15:32:59.902] <TB0>     INFO: 411648 events read in total (7006ms).
[15:32:59.911] <TB0>     INFO: Expecting 411648 events.
[15:33:08.546] <TB0>     INFO: 411648 events read in total (7975ms).
[15:33:08.558] <TB0>     INFO: Expecting 411648 events.
[15:33:16.131] <TB0>     INFO: 411648 events read in total (6914ms).
[15:33:16.145] <TB0>     INFO: Expecting 411648 events.
[15:33:23.775] <TB0>     INFO: 411648 events read in total (6967ms).
[15:33:23.798] <TB0>     INFO: Expecting 411648 events.
[15:33:31.313] <TB0>     INFO: 411648 events read in total (6868ms).
[15:33:31.336] <TB0>     INFO: Expecting 411648 events.
[15:33:38.924] <TB0>     INFO: 411648 events read in total (6940ms).
[15:33:38.946] <TB0>     INFO: Expecting 411648 events.
[15:33:46.366] <TB0>     INFO: 411648 events read in total (6763ms).
[15:33:46.389] <TB0>     INFO: Expecting 411648 events.
[15:33:54.089] <TB0>     INFO: 411648 events read in total (7041ms).
[15:33:54.114] <TB0>     INFO: Expecting 411648 events.
[15:34:01.854] <TB0>     INFO: 411648 events read in total (7092ms).
[15:34:01.882] <TB0>     INFO: Expecting 411648 events.
[15:34:09.496] <TB0>     INFO: 411648 events read in total (6969ms).
[15:34:09.529] <TB0>     INFO: Expecting 411648 events.
[15:34:17.153] <TB0>     INFO: 411648 events read in total (6987ms).
[15:34:17.187] <TB0>     INFO: Expecting 411648 events.
[15:34:24.803] <TB0>     INFO: 411648 events read in total (6981ms).
[15:34:24.840] <TB0>     INFO: Expecting 411648 events.
[15:34:32.582] <TB0>     INFO: 411648 events read in total (7105ms).
[15:34:32.625] <TB0>     INFO: Expecting 411648 events.
[15:34:40.263] <TB0>     INFO: 411648 events read in total (7013ms).
[15:34:40.304] <TB0>     INFO: Expecting 411648 events.
[15:34:47.973] <TB0>     INFO: 411648 events read in total (7034ms).
[15:34:48.022] <TB0>     INFO: Test took 123520ms.
[15:34:48.526] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.3387 < 35 for itrim+1 = 100; old thr = 34.9943 ... break
[15:34:48.568] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0052 < 35 for itrim = 100; old thr = 34.4787 ... break
[15:34:48.606] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0099 < 35 for itrim = 109; old thr = 34.5533 ... break
[15:34:48.636] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.1784 < 35 for itrim+1 = 91; old thr = 34.9732 ... break
[15:34:48.679] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.2986 < 35 for itrim+1 = 103; old thr = 34.8325 ... break
[15:34:48.732] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.2285 < 35 for itrim = 100; old thr = 32.0825 ... break
[15:34:48.762] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.2762 < 35 for itrim = 97; old thr = 33.3807 ... break
[15:34:48.788] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.291 < 35 for itrim = 84; old thr = 33.6016 ... break
[15:34:48.821] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.6602 < 35 for itrim = 92; old thr = 33.8909 ... break
[15:34:48.862] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.2049 < 35 for itrim = 97; old thr = 33.4768 ... break
[15:34:48.899] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.7507 < 35 for itrim+1 = 116; old thr = 34.328 ... break
[15:34:48.937] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1746 < 35 for itrim = 116; old thr = 33.9605 ... break
[15:34:48.977] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.5404 < 35 for itrim+1 = 91; old thr = 34.6631 ... break
[15:34:49.019] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.5168 < 35 for itrim+1 = 103; old thr = 34.665 ... break
[15:34:49.058] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0424 < 35 for itrim = 94; old thr = 34.3557 ... break
[15:34:49.110] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.2491 < 35 for itrim+1 = 115; old thr = 34.8606 ... break
[15:34:49.187] <TB0>     INFO: ---> dac: vcal name: TrimThr2 ntrig: 8 dacrange: 0 .. 150 (-1/-1) hits flags = 528 (plus default)
[15:34:49.199] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[15:34:49.199] <TB0>     INFO:     run 1 of 1
[15:34:49.200] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:34:49.548] <TB0>     INFO: Expecting 5025280 events.
[15:35:25.596] <TB0>     INFO: 869200 events read in total (35333ms).
[15:36:00.559] <TB0>     INFO: 1737496 events read in total (70296ms).
[15:36:35.588] <TB0>     INFO: 2605344 events read in total (105325ms).
[15:37:10.494] <TB0>     INFO: 3464088 events read in total (140231ms).
[15:37:45.082] <TB0>     INFO: 4318736 events read in total (174819ms).
[15:38:13.996] <TB0>     INFO: 5025280 events read in total (203733ms).
[15:38:14.079] <TB0>     INFO: Test took 204879ms.
[15:38:14.263] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:38:14.646] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:38:16.163] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:38:17.687] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:38:19.216] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:38:20.759] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:38:22.273] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:38:23.764] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:38:25.304] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:38:26.822] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:38:28.354] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:38:29.879] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:38:31.448] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:38:32.979] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:38:34.479] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:38:36.014] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:38:37.542] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:38:39.062] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 257048576
[15:38:39.063] <TB0>     INFO: ---> TrimStepCorr4 extremal thresholds: 10.820076 .. 55.080610
[15:38:39.138] <TB0>     INFO: ---> dac: vcal name: trimStepCorr4 ntrig: 8 dacrange: 0 .. 65 (-1/-1) hits flags = 528 (plus default)
[15:38:39.148] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[15:38:39.148] <TB0>     INFO:     run 1 of 1
[15:38:39.148] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:38:39.491] <TB0>     INFO: Expecting 2196480 events.
[15:39:20.044] <TB0>     INFO: 1119048 events read in total (39838ms).
[15:39:59.110] <TB0>     INFO: 2196480 events read in total (78904ms).
[15:39:59.135] <TB0>     INFO: Test took 79987ms.
[15:39:59.182] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:39:59.292] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:40:00.344] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:40:01.391] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:40:02.440] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:40:03.493] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:40:04.540] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:40:05.590] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:40:06.640] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:40:07.689] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:40:08.736] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:40:09.790] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:40:10.835] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:40:11.885] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:40:12.937] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:40:13.985] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:40:15.034] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:40:16.176] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 238915584
[15:40:16.257] <TB0>     INFO: ---> TrimStepCorr2 extremal thresholds: 16.609250 .. 45.530296
[15:40:16.333] <TB0>     INFO: ---> dac: vcal name: trimStepCorr2 ntrig: 8 dacrange: 6 .. 55 (-1/-1) hits flags = 528 (plus default)
[15:40:16.344] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[15:40:16.344] <TB0>     INFO:     run 1 of 1
[15:40:16.344] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:40:16.689] <TB0>     INFO: Expecting 1664000 events.
[15:40:58.074] <TB0>     INFO: 1157480 events read in total (40670ms).
[15:41:16.058] <TB0>     INFO: 1664000 events read in total (58654ms).
[15:41:16.075] <TB0>     INFO: Test took 59731ms.
[15:41:16.111] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:41:16.186] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:41:17.153] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:41:18.117] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:41:19.082] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:41:20.049] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:41:21.021] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:41:21.995] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:41:22.977] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:41:23.950] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:41:24.922] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:41:25.894] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:41:27.078] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:41:28.053] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:41:29.030] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:41:29.002] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:41:30.977] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:41:31.953] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 294944768
[15:41:32.037] <TB0>     INFO: ---> TrimStepCorr1a extremal thresholds: 20.605539 .. 41.479676
[15:41:32.111] <TB0>     INFO: ---> dac: vcal name: trimStepCorr1a ntrig: 8 dacrange: 10 .. 51 (-1/-1) hits flags = 528 (plus default)
[15:41:32.122] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[15:41:32.122] <TB0>     INFO:     run 1 of 1
[15:41:32.122] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:41:32.468] <TB0>     INFO: Expecting 1397760 events.
[15:42:14.508] <TB0>     INFO: 1177856 events read in total (41325ms).
[15:42:22.522] <TB0>     INFO: 1397760 events read in total (49341ms).
[15:42:22.542] <TB0>     INFO: Test took 50422ms.
[15:42:22.583] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:42:22.645] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:42:23.589] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:42:24.529] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:42:25.466] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:42:26.404] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:42:27.341] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:42:28.282] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:42:29.221] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:42:30.160] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:42:31.100] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:42:32.040] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:42:32.973] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:42:33.909] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:42:34.850] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:42:35.786] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:42:36.808] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:42:37.756] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 246427648
[15:42:37.837] <TB0>     INFO: ---> TrimStepCorr1b extremal thresholds: 23.890696 .. 41.479676
[15:42:37.911] <TB0>     INFO: ---> dac: vcal name: trimStepCorr1b ntrig: 8 dacrange: 13 .. 51 (-1/-1) hits flags = 528 (plus default)
[15:42:37.922] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[15:42:37.922] <TB0>     INFO:     run 1 of 1
[15:42:37.922] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:42:38.264] <TB0>     INFO: Expecting 1297920 events.
[15:43:19.274] <TB0>     INFO: 1149784 events read in total (40295ms).
[15:43:24.773] <TB0>     INFO: 1297920 events read in total (45794ms).
[15:43:24.785] <TB0>     INFO: Test took 46863ms.
[15:43:24.816] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:43:24.882] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:43:25.816] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:43:26.808] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:43:27.734] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:43:28.663] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:43:29.595] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:43:30.526] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:43:31.460] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:43:32.394] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:43:33.327] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:43:34.256] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:43:35.179] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:43:36.107] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:43:37.038] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:43:37.963] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:43:38.892] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:43:39.827] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 235175936
[15:43:39.908] <TB0>     INFO: ---> TrimThrFinal extremal thresholds: 15 .. 55
[15:43:39.908] <TB0>     INFO: ---> dac: vcal name: TrimThrFinal ntrig: 8 dacrange: 15 .. 55 (-1/-1) hits flags = 528 (plus default)
[15:43:39.919] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[15:43:39.919] <TB0>     INFO:     run 1 of 1
[15:43:39.919] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:43:40.265] <TB0>     INFO: Expecting 1364480 events.
[15:44:20.513] <TB0>     INFO: 1074704 events read in total (39533ms).
[15:44:31.433] <TB0>     INFO: 1364480 events read in total (50454ms).
[15:44:31.447] <TB0>     INFO: Test took 51529ms.
[15:44:31.487] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:44:31.566] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:44:32.573] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:44:33.582] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:44:34.593] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:44:35.609] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:44:36.621] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:44:37.638] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:44:38.651] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:44:39.671] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:44:40.794] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:44:41.873] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:44:43.077] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:44:44.151] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:44:45.527] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:44:46.685] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:44:47.780] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:44:48.935] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 235180032
[15:44:48.980] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-01_FPIXTest-17C-Nebraska-160610-1512_2016-06-10_15h12m_1465589574//000_FPIXTest_p17//dacParameters35_C0.dat
[15:44:48.980] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-01_FPIXTest-17C-Nebraska-160610-1512_2016-06-10_15h12m_1465589574//000_FPIXTest_p17//dacParameters35_C1.dat
[15:44:48.982] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-01_FPIXTest-17C-Nebraska-160610-1512_2016-06-10_15h12m_1465589574//000_FPIXTest_p17//dacParameters35_C2.dat
[15:44:48.983] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-01_FPIXTest-17C-Nebraska-160610-1512_2016-06-10_15h12m_1465589574//000_FPIXTest_p17//dacParameters35_C3.dat
[15:44:48.984] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-01_FPIXTest-17C-Nebraska-160610-1512_2016-06-10_15h12m_1465589574//000_FPIXTest_p17//dacParameters35_C4.dat
[15:44:48.984] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-01_FPIXTest-17C-Nebraska-160610-1512_2016-06-10_15h12m_1465589574//000_FPIXTest_p17//dacParameters35_C5.dat
[15:44:48.985] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-01_FPIXTest-17C-Nebraska-160610-1512_2016-06-10_15h12m_1465589574//000_FPIXTest_p17//dacParameters35_C6.dat
[15:44:48.985] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-01_FPIXTest-17C-Nebraska-160610-1512_2016-06-10_15h12m_1465589574//000_FPIXTest_p17//dacParameters35_C7.dat
[15:44:48.986] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-01_FPIXTest-17C-Nebraska-160610-1512_2016-06-10_15h12m_1465589574//000_FPIXTest_p17//dacParameters35_C8.dat
[15:44:48.986] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-01_FPIXTest-17C-Nebraska-160610-1512_2016-06-10_15h12m_1465589574//000_FPIXTest_p17//dacParameters35_C9.dat
[15:44:48.987] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-01_FPIXTest-17C-Nebraska-160610-1512_2016-06-10_15h12m_1465589574//000_FPIXTest_p17//dacParameters35_C10.dat
[15:44:48.988] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-01_FPIXTest-17C-Nebraska-160610-1512_2016-06-10_15h12m_1465589574//000_FPIXTest_p17//dacParameters35_C11.dat
[15:44:48.988] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-01_FPIXTest-17C-Nebraska-160610-1512_2016-06-10_15h12m_1465589574//000_FPIXTest_p17//dacParameters35_C12.dat
[15:44:48.989] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-01_FPIXTest-17C-Nebraska-160610-1512_2016-06-10_15h12m_1465589574//000_FPIXTest_p17//dacParameters35_C13.dat
[15:44:48.989] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-01_FPIXTest-17C-Nebraska-160610-1512_2016-06-10_15h12m_1465589574//000_FPIXTest_p17//dacParameters35_C14.dat
[15:44:48.989] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-01_FPIXTest-17C-Nebraska-160610-1512_2016-06-10_15h12m_1465589574//000_FPIXTest_p17//dacParameters35_C15.dat
[15:44:48.989] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-3-01_FPIXTest-17C-Nebraska-160610-1512_2016-06-10_15h12m_1465589574//000_FPIXTest_p17//trimParameters35_C0.dat
[15:44:48.997] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-3-01_FPIXTest-17C-Nebraska-160610-1512_2016-06-10_15h12m_1465589574//000_FPIXTest_p17//trimParameters35_C1.dat
[15:44:49.004] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-3-01_FPIXTest-17C-Nebraska-160610-1512_2016-06-10_15h12m_1465589574//000_FPIXTest_p17//trimParameters35_C2.dat
[15:44:49.012] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-3-01_FPIXTest-17C-Nebraska-160610-1512_2016-06-10_15h12m_1465589574//000_FPIXTest_p17//trimParameters35_C3.dat
[15:44:49.019] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-3-01_FPIXTest-17C-Nebraska-160610-1512_2016-06-10_15h12m_1465589574//000_FPIXTest_p17//trimParameters35_C4.dat
[15:44:49.026] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-3-01_FPIXTest-17C-Nebraska-160610-1512_2016-06-10_15h12m_1465589574//000_FPIXTest_p17//trimParameters35_C5.dat
[15:44:49.033] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-3-01_FPIXTest-17C-Nebraska-160610-1512_2016-06-10_15h12m_1465589574//000_FPIXTest_p17//trimParameters35_C6.dat
[15:44:49.040] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-3-01_FPIXTest-17C-Nebraska-160610-1512_2016-06-10_15h12m_1465589574//000_FPIXTest_p17//trimParameters35_C7.dat
[15:44:49.048] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-3-01_FPIXTest-17C-Nebraska-160610-1512_2016-06-10_15h12m_1465589574//000_FPIXTest_p17//trimParameters35_C8.dat
[15:44:49.055] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-3-01_FPIXTest-17C-Nebraska-160610-1512_2016-06-10_15h12m_1465589574//000_FPIXTest_p17//trimParameters35_C9.dat
[15:44:49.062] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-3-01_FPIXTest-17C-Nebraska-160610-1512_2016-06-10_15h12m_1465589574//000_FPIXTest_p17//trimParameters35_C10.dat
[15:44:49.069] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-3-01_FPIXTest-17C-Nebraska-160610-1512_2016-06-10_15h12m_1465589574//000_FPIXTest_p17//trimParameters35_C11.dat
[15:44:49.076] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-3-01_FPIXTest-17C-Nebraska-160610-1512_2016-06-10_15h12m_1465589574//000_FPIXTest_p17//trimParameters35_C12.dat
[15:44:49.083] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-3-01_FPIXTest-17C-Nebraska-160610-1512_2016-06-10_15h12m_1465589574//000_FPIXTest_p17//trimParameters35_C13.dat
[15:44:49.090] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-3-01_FPIXTest-17C-Nebraska-160610-1512_2016-06-10_15h12m_1465589574//000_FPIXTest_p17//trimParameters35_C14.dat
[15:44:49.097] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-3-01_FPIXTest-17C-Nebraska-160610-1512_2016-06-10_15h12m_1465589574//000_FPIXTest_p17//trimParameters35_C15.dat
[15:44:49.104] <TB0>     INFO: PixTestTrim::trimTest() done
[15:44:49.104] <TB0>     INFO: vtrim:     100 100 109  91 103 100  97  84  92  97 116 116  91 103  94 115 
[15:44:49.104] <TB0>     INFO: vthrcomp:   87  78  84  85  98  84 101  85  74  88 108  95  85  96  83  94 
[15:44:49.104] <TB0>     INFO: vcal mean:  34.98  35.02  35.00  34.97  34.92  35.00  34.99  34.99  34.95  34.96  34.94  34.97  34.93  34.94  34.99  34.98 
[15:44:49.104] <TB0>     INFO: vcal RMS:    0.79   0.75   0.84   0.83   0.98   0.75   0.83   0.80   0.74   0.74   0.85   0.86   0.74   0.87   0.81   0.77 
[15:44:49.104] <TB0>     INFO: bits mean:  10.12   8.98   9.97   9.95   9.93   9.80   9.49   9.65   8.50   9.43   8.93   9.65  10.40  10.00  10.01   9.73 
[15:44:49.104] <TB0>     INFO: bits RMS:    2.44   2.30   2.42   2.58   2.62   2.51   2.80   2.75   2.54   2.49   2.51   2.60   2.34   2.61   2.51   2.51 
[15:44:49.120] <TB0>     INFO:    ----------------------------------------------------------------------
[15:44:49.120] <TB0>     INFO:    PixTestTrim::trimBitTest() ntrig = 5, vtrims = 254 126 63 32
[15:44:49.120] <TB0>     INFO:    ----------------------------------------------------------------------
[15:44:49.123] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L520> trimBitTest determine threshold map without trims 
[15:44:49.123] <TB0>     INFO: ---> dac: Vcal name: TrimBitsThr0 ntrig: 5 dacrange: 0 .. 199 (-1/-1) hits flags = 528 (plus default)
[15:44:49.137] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[15:44:49.137] <TB0>     INFO:     run 1 of 1
[15:44:49.138] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:44:49.513] <TB0>     INFO: Expecting 4160000 events.
[15:45:35.650] <TB0>     INFO: 1102790 events read in total (45422ms).
[15:46:19.973] <TB0>     INFO: 2197815 events read in total (89746ms).
[15:47:05.026] <TB0>     INFO: 3284395 events read in total (134799ms).
[15:47:41.635] <TB0>     INFO: 4160000 events read in total (171407ms).
[15:47:41.703] <TB0>     INFO: Test took 172566ms.
[15:47:41.848] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:47:42.136] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:47:44.121] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:47:46.099] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:47:48.069] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:47:50.047] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:47:51.979] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:47:53.962] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:47:55.913] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:47:57.873] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:48:00.045] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:48:02.226] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:48:04.289] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:48:06.550] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:48:08.760] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:48:10.870] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:48:13.091] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:48:15.133] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 309370880
[15:48:15.134] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 14
[15:48:15.208] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 14
[15:48:15.209] <TB0>     INFO: ---> dac: Vcal name: TrimThr_trim14 ntrig: 5 dacrange: 0 .. 182 (-1/-1) hits flags = 528 (plus default)
[15:48:15.223] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[15:48:15.224] <TB0>     INFO:     run 1 of 1
[15:48:15.224] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:48:15.575] <TB0>     INFO: Expecting 3806400 events.
[15:49:01.677] <TB0>     INFO: 1104470 events read in total (45380ms).
[15:49:47.370] <TB0>     INFO: 2199960 events read in total (91073ms).
[15:50:32.835] <TB0>     INFO: 3286295 events read in total (136538ms).
[15:50:54.073] <TB0>     INFO: 3806400 events read in total (157776ms).
[15:50:54.137] <TB0>     INFO: Test took 158912ms.
[15:50:54.267] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:50:54.532] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:50:56.344] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:50:58.173] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:50:59.990] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:51:01.824] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:51:03.640] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:51:05.445] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:51:07.221] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:51:09.036] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:51:10.845] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:51:12.656] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:51:14.455] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:51:16.254] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:51:18.058] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:51:19.857] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:51:21.695] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:51:23.509] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 299999232
[15:51:23.510] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 13
[15:51:23.583] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 13
[15:51:23.583] <TB0>     INFO: ---> dac: Vcal name: TrimThr_trim13 ntrig: 5 dacrange: 0 .. 166 (-1/-1) hits flags = 528 (plus default)
[15:51:23.594] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[15:51:23.594] <TB0>     INFO:     run 1 of 1
[15:51:23.594] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:51:23.937] <TB0>     INFO: Expecting 3473600 events.
[15:52:11.535] <TB0>     INFO: 1154155 events read in total (46878ms).
[15:52:56.988] <TB0>     INFO: 2294460 events read in total (92331ms).
[15:53:44.053] <TB0>     INFO: 3430835 events read in total (139397ms).
[15:53:46.174] <TB0>     INFO: 3473600 events read in total (141517ms).
[15:53:46.228] <TB0>     INFO: Test took 142635ms.
[15:53:46.341] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:53:46.556] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:53:48.296] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:53:50.067] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:53:51.806] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:53:53.547] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:53:55.279] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:53:57.032] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:53:58.718] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:54:00.462] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:54:02.207] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:54:03.960] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:54:05.640] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:54:07.355] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:54:09.097] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:54:10.812] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:54:12.579] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:54:14.322] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 254308352
[15:54:14.323] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 11
[15:54:14.398] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 11
[15:54:14.398] <TB0>     INFO: ---> dac: Vcal name: TrimThr_trim11 ntrig: 5 dacrange: 0 .. 166 (-1/-1) hits flags = 528 (plus default)
[15:54:14.408] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[15:54:14.408] <TB0>     INFO:     run 1 of 1
[15:54:14.408] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:54:14.756] <TB0>     INFO: Expecting 3473600 events.
[15:55:01.880] <TB0>     INFO: 1153540 events read in total (46410ms).
[15:55:46.904] <TB0>     INFO: 2293115 events read in total (91434ms).
[15:56:33.500] <TB0>     INFO: 3429330 events read in total (138031ms).
[15:56:35.707] <TB0>     INFO: 3473600 events read in total (140237ms).
[15:56:35.763] <TB0>     INFO: Test took 141356ms.
[15:56:35.874] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:56:36.089] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:56:37.863] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:56:39.661] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:56:41.455] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:56:43.245] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:56:45.021] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:56:46.808] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:56:48.539] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:56:50.324] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:56:52.131] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:56:53.936] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:56:55.673] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:56:57.435] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:56:59.215] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:57:00.977] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:57:02.792] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:57:04.573] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 274706432
[15:57:04.573] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 7
[15:57:04.647] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 7
[15:57:04.648] <TB0>     INFO: ---> dac: Vcal name: TrimThr_trim7 ntrig: 5 dacrange: 0 .. 166 (-1/-1) hits flags = 528 (plus default)
[15:57:04.659] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[15:57:04.659] <TB0>     INFO:     run 1 of 1
[15:57:04.659] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:57:04.002] <TB0>     INFO: Expecting 3473600 events.
[15:57:52.409] <TB0>     INFO: 1152870 events read in total (46692ms).
[15:58:38.938] <TB0>     INFO: 2292240 events read in total (93221ms).
[15:59:25.717] <TB0>     INFO: 3428235 events read in total (140001ms).
[15:59:27.962] <TB0>     INFO: 3473600 events read in total (142245ms).
[15:59:28.021] <TB0>     INFO: Test took 143363ms.
[15:59:28.142] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:59:28.357] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:59:30.159] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:59:31.961] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:59:33.738] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:59:35.523] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:59:37.293] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:59:39.080] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:59:40.810] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:59:42.601] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:59:44.406] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:59:46.165] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:59:47.834] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:59:49.546] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:59:51.270] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:59:52.975] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:59:54.730] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:59:56.455] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 308588544
[15:59:56.456] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 0: thr difference mean: 8.02135, thr difference RMS: 1.23991
[15:59:56.456] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 0: thr difference mean: 8.60269, thr difference RMS: 1.26509
[15:59:56.457] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 0: thr difference mean: 9.3264, thr difference RMS: 1.41724
[15:59:56.457] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 0: thr difference mean: 9.34656, thr difference RMS: 1.32691
[15:59:56.457] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 0: thr difference mean: 8.85263, thr difference RMS: 1.62158
[15:59:56.457] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 0: thr difference mean: 7.42988, thr difference RMS: 1.21398
[15:59:56.458] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 0: thr difference mean: 9.51568, thr difference RMS: 1.78965
[15:59:56.458] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 0: thr difference mean: 9.47452, thr difference RMS: 1.43466
[15:59:56.458] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 0: thr difference mean: 8.94044, thr difference RMS: 1.50824
[15:59:56.459] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 0: thr difference mean: 8.82326, thr difference RMS: 1.18438
[15:59:56.459] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 0: thr difference mean: 11.6174, thr difference RMS: 1.19945
[15:59:56.459] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 0: thr difference mean: 8.96603, thr difference RMS: 1.5143
[15:59:56.459] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 0: thr difference mean: 8.63805, thr difference RMS: 1.2944
[15:59:56.460] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 0: thr difference mean: 8.85552, thr difference RMS: 1.57287
[15:59:56.460] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 0: thr difference mean: 8.59563, thr difference RMS: 1.19256
[15:59:56.460] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 0: thr difference mean: 8.20037, thr difference RMS: 1.45986
[15:59:56.460] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 1: thr difference mean: 8.13222, thr difference RMS: 1.21733
[15:59:56.461] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 1: thr difference mean: 8.63424, thr difference RMS: 1.25066
[15:59:56.461] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 1: thr difference mean: 9.3728, thr difference RMS: 1.4008
[15:59:56.461] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 1: thr difference mean: 9.47471, thr difference RMS: 1.28799
[15:59:56.461] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 1: thr difference mean: 8.76188, thr difference RMS: 1.60474
[15:59:56.462] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 1: thr difference mean: 7.36411, thr difference RMS: 1.20636
[15:59:56.462] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 1: thr difference mean: 9.52367, thr difference RMS: 1.77078
[15:59:56.462] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 1: thr difference mean: 9.43693, thr difference RMS: 1.44132
[15:59:56.462] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 1: thr difference mean: 9.04578, thr difference RMS: 1.49776
[15:59:56.463] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 1: thr difference mean: 8.83733, thr difference RMS: 1.17975
[15:59:56.463] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 1: thr difference mean: 11.7847, thr difference RMS: 1.20179
[15:59:56.463] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 1: thr difference mean: 9.001, thr difference RMS: 1.50055
[15:59:56.463] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 1: thr difference mean: 8.63293, thr difference RMS: 1.27754
[15:59:56.463] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 1: thr difference mean: 8.97332, thr difference RMS: 1.56482
[15:59:56.464] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 1: thr difference mean: 8.65769, thr difference RMS: 1.1731
[15:59:56.464] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 1: thr difference mean: 8.19019, thr difference RMS: 1.46935
[15:59:56.464] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 2: thr difference mean: 8.20544, thr difference RMS: 1.22419
[15:59:56.464] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 2: thr difference mean: 8.78395, thr difference RMS: 1.278
[15:59:56.465] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 2: thr difference mean: 9.41767, thr difference RMS: 1.38019
[15:59:56.465] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 2: thr difference mean: 9.65022, thr difference RMS: 1.29765
[15:59:56.465] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 2: thr difference mean: 8.69535, thr difference RMS: 1.5863
[15:59:56.465] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 2: thr difference mean: 7.38449, thr difference RMS: 1.20288
[15:59:56.465] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 2: thr difference mean: 9.66375, thr difference RMS: 1.7722
[15:59:56.466] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 2: thr difference mean: 9.53049, thr difference RMS: 1.42031
[15:59:56.466] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 2: thr difference mean: 9.16454, thr difference RMS: 1.53596
[15:59:56.466] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 2: thr difference mean: 8.8287, thr difference RMS: 1.18701
[15:59:56.466] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 2: thr difference mean: 11.9496, thr difference RMS: 1.19349
[15:59:56.466] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 2: thr difference mean: 9.18424, thr difference RMS: 1.50112
[15:59:56.467] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 2: thr difference mean: 8.68414, thr difference RMS: 1.28498
[15:59:56.467] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 2: thr difference mean: 9.11911, thr difference RMS: 1.55607
[15:59:56.467] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 2: thr difference mean: 8.80567, thr difference RMS: 1.16472
[15:59:56.467] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 2: thr difference mean: 8.32083, thr difference RMS: 1.43152
[15:59:56.467] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 3: thr difference mean: 8.35901, thr difference RMS: 1.21505
[15:59:56.468] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 3: thr difference mean: 8.83302, thr difference RMS: 1.27471
[15:59:56.468] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 3: thr difference mean: 9.47466, thr difference RMS: 1.38242
[15:59:56.468] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 3: thr difference mean: 9.73015, thr difference RMS: 1.26832
[15:59:56.468] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 3: thr difference mean: 8.75639, thr difference RMS: 1.57199
[15:59:56.468] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 3: thr difference mean: 7.35614, thr difference RMS: 1.19767
[15:59:56.469] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 3: thr difference mean: 9.7925, thr difference RMS: 1.75977
[15:59:56.469] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 3: thr difference mean: 9.5499, thr difference RMS: 1.408
[15:59:56.469] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 3: thr difference mean: 9.30296, thr difference RMS: 1.55073
[15:59:56.469] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 3: thr difference mean: 8.89556, thr difference RMS: 1.18751
[15:59:56.469] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 3: thr difference mean: 11.9398, thr difference RMS: 1.20395
[15:59:56.470] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 3: thr difference mean: 9.16895, thr difference RMS: 1.51461
[15:59:56.470] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 3: thr difference mean: 8.70689, thr difference RMS: 1.28249
[15:59:56.470] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 3: thr difference mean: 9.21269, thr difference RMS: 1.54655
[15:59:56.470] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 3: thr difference mean: 8.8833, thr difference RMS: 1.15557
[15:59:56.471] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 3: thr difference mean: 8.47886, thr difference RMS: 1.4311
[15:59:56.571] <TB0>     INFO: PixTestTrim::trimBitTest() done 
[15:59:56.574] <TB0>     INFO: PixTestTrim::doTest() done, duration: 2047 seconds
[15:59:56.574] <TB0>    DEBUG: <PixTestTrim.cc/~PixTestTrim:L103> PixTestTrim dtor
[15:59:57.283] <TB0>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = 
[15:59:57.283] <TB0>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = SCurveData
[15:59:57.287] <TB0>     INFO: ######################################################################
[15:59:57.287] <TB0>     INFO: PixTestScurves::doTest() ntrig = 200
[15:59:57.287] <TB0>     INFO: ######################################################################
[15:59:57.287] <TB0>     INFO:    ----------------------------------------------------------------------
[15:59:57.287] <TB0>     INFO:    PixTestScurves::scurves(Vcal), ntrig = 200, dacs/step = -1, ntrig/step = -1
[15:59:57.288] <TB0>     INFO:    ----------------------------------------------------------------------
[15:59:57.288] <TB0>     INFO: ---> dac: Vcal name: scurveVcal ntrig: 200 dacrange: 0 .. 70 (-1/-1) hits flags = 528 (plus default)
[15:59:57.299] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 200
[15:59:57.299] <TB0>     INFO:     run 1 of 1
[15:59:57.299] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:59:57.643] <TB0>     INFO: Expecting 59072000 events.
[16:00:25.785] <TB0>     INFO: 1072000 events read in total (27427ms).
[16:00:54.223] <TB0>     INFO: 2140600 events read in total (55865ms).
[16:01:22.820] <TB0>     INFO: 3208800 events read in total (84463ms).
[16:01:51.383] <TB0>     INFO: 4281600 events read in total (113025ms).
[16:02:19.945] <TB0>     INFO: 5349800 events read in total (141587ms).
[16:02:47.806] <TB0>     INFO: 6417800 events read in total (169448ms).
[16:03:15.997] <TB0>     INFO: 7489600 events read in total (197639ms).
[16:03:44.558] <TB0>     INFO: 8558800 events read in total (226200ms).
[16:04:13.101] <TB0>     INFO: 9627400 events read in total (254743ms).
[16:04:41.643] <TB0>     INFO: 10699800 events read in total (283285ms).
[16:05:10.083] <TB0>     INFO: 11767800 events read in total (311725ms).
[16:05:38.616] <TB0>     INFO: 12836000 events read in total (340258ms).
[16:06:07.112] <TB0>     INFO: 13908200 events read in total (368754ms).
[16:06:35.518] <TB0>     INFO: 14976800 events read in total (397160ms).
[16:07:04.019] <TB0>     INFO: 16044600 events read in total (425661ms).
[16:07:32.482] <TB0>     INFO: 17113800 events read in total (454124ms).
[16:08:00.890] <TB0>     INFO: 18184800 events read in total (482532ms).
[16:08:29.330] <TB0>     INFO: 19253200 events read in total (510972ms).
[16:08:57.798] <TB0>     INFO: 20323600 events read in total (539440ms).
[16:09:26.349] <TB0>     INFO: 21394000 events read in total (567991ms).
[16:09:54.892] <TB0>     INFO: 22462600 events read in total (596534ms).
[16:10:23.375] <TB0>     INFO: 23532200 events read in total (625017ms).
[16:10:51.926] <TB0>     INFO: 24603000 events read in total (653568ms).
[16:11:20.608] <TB0>     INFO: 25671400 events read in total (682250ms).
[16:11:49.016] <TB0>     INFO: 26741000 events read in total (710658ms).
[16:12:17.590] <TB0>     INFO: 27812000 events read in total (739232ms).
[16:12:46.044] <TB0>     INFO: 28880000 events read in total (767686ms).
[16:13:14.454] <TB0>     INFO: 29949200 events read in total (796096ms).
[16:13:42.910] <TB0>     INFO: 31020600 events read in total (824552ms).
[16:14:11.412] <TB0>     INFO: 32089000 events read in total (853054ms).
[16:14:39.824] <TB0>     INFO: 33156800 events read in total (881466ms).
[16:15:08.376] <TB0>     INFO: 34228600 events read in total (910018ms).
[16:15:36.891] <TB0>     INFO: 35297000 events read in total (938533ms).
[16:16:05.402] <TB0>     INFO: 36365200 events read in total (967044ms).
[16:16:34.026] <TB0>     INFO: 37434800 events read in total (995668ms).
[16:17:02.572] <TB0>     INFO: 38504400 events read in total (1024214ms).
[16:17:31.022] <TB0>     INFO: 39572200 events read in total (1052664ms).
[16:17:59.434] <TB0>     INFO: 40640000 events read in total (1081076ms).
[16:18:28.030] <TB0>     INFO: 41711400 events read in total (1109672ms).
[16:18:56.514] <TB0>     INFO: 42779800 events read in total (1138156ms).
[16:19:24.949] <TB0>     INFO: 43847000 events read in total (1166591ms).
[16:19:53.401] <TB0>     INFO: 44914200 events read in total (1195043ms).
[16:20:21.913] <TB0>     INFO: 45985400 events read in total (1223555ms).
[16:20:50.258] <TB0>     INFO: 47054200 events read in total (1251900ms).
[16:21:18.726] <TB0>     INFO: 48121400 events read in total (1280368ms).
[16:21:47.181] <TB0>     INFO: 49188600 events read in total (1308823ms).
[16:22:15.780] <TB0>     INFO: 50261000 events read in total (1337422ms).
[16:22:44.265] <TB0>     INFO: 51328600 events read in total (1365907ms).
[16:23:12.628] <TB0>     INFO: 52396000 events read in total (1394270ms).
[16:23:41.101] <TB0>     INFO: 53463800 events read in total (1422743ms).
[16:24:09.622] <TB0>     INFO: 54535400 events read in total (1451264ms).
[16:24:37.128] <TB0>     INFO: 55602800 events read in total (1478770ms).
[16:25:05.806] <TB0>     INFO: 56670800 events read in total (1507448ms).
[16:25:34.381] <TB0>     INFO: 57739800 events read in total (1536023ms).
[16:26:02.946] <TB0>     INFO: 58810000 events read in total (1564588ms).
[16:26:10.205] <TB0>     INFO: 59072000 events read in total (1571847ms).
[16:26:10.225] <TB0>     INFO: Test took 1572927ms.
[16:26:10.290] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:26:10.425] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[16:26:10.425] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[16:26:11.639] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[16:26:11.639] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[16:26:12.887] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[16:26:12.887] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[16:26:14.084] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[16:26:14.084] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[16:26:15.290] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[16:26:15.290] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[16:26:16.465] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[16:26:16.465] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[16:26:17.626] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[16:26:17.627] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[16:26:18.806] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[16:26:18.806] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[16:26:19.970] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[16:26:19.970] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[16:26:21.164] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[16:26:21.164] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[16:26:22.367] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[16:26:22.367] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[16:26:23.556] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[16:26:23.556] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[16:26:24.740] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[16:26:24.740] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[16:26:25.921] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[16:26:25.921] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[16:26:27.104] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[16:26:27.104] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[16:26:28.288] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[16:26:28.289] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[16:26:29.468] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 447885312
[16:26:29.503] <TB0>     INFO: PixTestScurves::scurves() done 
[16:26:29.503] <TB0>     INFO: Vcal mean:  35.03  35.06  35.07  35.07  34.99  35.04  34.96  35.08  35.08  35.06  35.07  35.05  34.98  35.07  35.03  35.05 
[16:26:29.503] <TB0>     INFO: Vcal RMS:    0.65   0.62   0.71   0.70   0.89   0.60   0.70   0.66   0.62   0.61   0.75   0.74   0.62   0.76   0.68   0.65 
[16:26:29.503] <TB0>    DEBUG: <PixTestScurves.cc/~PixTestScurves:L142> PixTestScurves dtor
[16:26:29.576] <TB0>    DEBUG: <PixTest.cc/setTestParameter:L637>  setting  ntrig to new value 10
[16:26:29.576] <TB0>    DEBUG: <PixTestPhOptimization.cc/setParameter:L37>   setting fParNtrig  ->10<- from sval = 10
[16:26:29.576] <TB0>    DEBUG: <PixTestPhOptimization.cc/setParameter:L42>   setting fSafetyMarginLow  ->20<- from sval = 20
[16:26:29.576] <TB0>    DEBUG: <PixTestPhOptimization.cc/setParameter:L48>   setting fVcalMax  ->100<- from sval = 100
[16:26:29.576] <TB0>    DEBUG: <PixTestPhOptimization.cc/setParameter:L53>   setting fQuantMax  ->0.98<- from sval = 0.98
[16:26:29.577] <TB0>     INFO: ######################################################################
[16:26:29.577] <TB0>     INFO: PixTestPhOptimization::doTest() Ntrig = 10
[16:26:29.577] <TB0>     INFO: ######################################################################
[16:26:29.581] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[16:26:29.927] <TB0>     INFO: Expecting 41600 events.
[16:26:33.000] <TB0>     INFO: 41600 events read in total (3346ms).
[16:26:33.000] <TB0>     INFO: Test took 4419ms.
[16:26:34.008] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:26:34.008] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66559
[16:26:34.008] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[16:26:34.013] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [4, 18, 76] has eff 0/10
[16:26:34.013] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [4, 18, 76]
[16:26:34.017] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L239> Number of bad pixels found: 1
[16:26:34.017] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L124> **********Ph range will be optimised on the whole ROC***********
[16:26:34.017] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L276> ROC type is newer than digv2
[16:26:34.017] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L277> ROC type is psi46digv21respin
[16:26:34.357] <TB0>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[16:26:34.707] <TB0>     INFO: Expecting 41600 events.
[16:26:38.832] <TB0>     INFO: 41600 events read in total (3410ms).
[16:26:38.833] <TB0>     INFO: Test took 4476ms.
[16:26:38.841] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:26:38.841] <TB0>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66559
[16:26:38.841] <TB0>    DEBUG: <PixTest.cc/phMaps:L349> Create hists maxphmap_C0 .. maxphmap_C15
[16:26:38.846] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 181.488
[16:26:38.846] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,5] phvalue 181
[16:26:38.846] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 181.279
[16:26:38.846] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,6] phvalue 181
[16:26:38.846] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 182.822
[16:26:38.846] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 183
[16:26:38.846] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 182.956
[16:26:38.846] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,5] phvalue 183
[16:26:38.846] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 190.772
[16:26:38.846] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,5] phvalue 190
[16:26:38.846] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 190.48
[16:26:38.846] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,12] phvalue 190
[16:26:38.847] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 184.206
[16:26:38.847] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [14 ,6] phvalue 185
[16:26:38.847] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 187.686
[16:26:38.847] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 187
[16:26:38.847] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 187.858
[16:26:38.847] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 188
[16:26:38.847] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 192.044
[16:26:38.847] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 192
[16:26:38.847] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 176.741
[16:26:38.847] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 177
[16:26:38.847] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 173.066
[16:26:38.847] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 173
[16:26:38.848] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 185.556
[16:26:38.848] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 185
[16:26:38.848] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 176.897
[16:26:38.848] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 176
[16:26:38.848] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 186.691
[16:26:38.848] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,9] phvalue 187
[16:26:38.848] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 193.617
[16:26:38.848] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 193
[16:26:38.848] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L427> ROC type is newer than digv2
[16:26:38.848] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L428> ROC type is psi46digv21respin
[16:26:38.848] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L450> init_phScale=150, flag_minPh = 0, minph = 0
[16:26:38.938] <TB0>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[16:26:39.282] <TB0>     INFO: Expecting 41600 events.
[16:26:43.417] <TB0>     INFO: 41600 events read in total (3420ms).
[16:26:43.418] <TB0>     INFO: Test took 4480ms.
[16:26:43.426] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:26:43.426] <TB0>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66559
[16:26:43.426] <TB0>    DEBUG: <PixTest.cc/phMaps:L349> Create hists minphmap_C0 .. minphmap_C15
[16:26:43.430] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L457> result size 0

[16:26:43.431] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L484> done. init_phScale=155, flag_minPh = 1, minph = 56minph_roc = 10
[16:26:43.431] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 83.1177
[16:26:43.431] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,24] phvalue 84
[16:26:43.431] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 83.0413
[16:26:43.431] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,49] phvalue 84
[16:26:43.432] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 75.3089
[16:26:43.432] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,26] phvalue 76
[16:26:43.432] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 76.0592
[16:26:43.432] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,12] phvalue 77
[16:26:43.432] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 84.8319
[16:26:43.432] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,31] phvalue 85
[16:26:43.432] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 92.8362
[16:26:43.432] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,31] phvalue 93
[16:26:43.432] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 70.1313
[16:26:43.432] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,60] phvalue 71
[16:26:43.432] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 84.7093
[16:26:43.432] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,30] phvalue 85
[16:26:43.433] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 92.6043
[16:26:43.433] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,42] phvalue 93
[16:26:43.433] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 91.1908
[16:26:43.433] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,25] phvalue 92
[16:26:43.433] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 61.5848
[16:26:43.433] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,32] phvalue 61
[16:26:43.433] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 67.8861
[16:26:43.433] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,12] phvalue 68
[16:26:43.433] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 87.6101
[16:26:43.433] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,44] phvalue 88
[16:26:43.433] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 66.8576
[16:26:43.433] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,14] phvalue 66
[16:26:43.434] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 85.0117
[16:26:43.434] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,50] phvalue 86
[16:26:43.434] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 100.632
[16:26:43.434] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,66] phvalue 101
[16:26:43.435] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 24, 0 0
[16:26:43.842] <TB0>     INFO: Expecting 2560 events.
[16:26:44.800] <TB0>     INFO: 2560 events read in total (243ms).
[16:26:44.800] <TB0>     INFO: Test took 1365ms.
[16:26:44.801] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:26:44.801] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 49, 1 1
[16:26:45.309] <TB0>     INFO: Expecting 2560 events.
[16:26:46.268] <TB0>     INFO: 2560 events read in total (244ms).
[16:26:46.268] <TB0>     INFO: Test took 1467ms.
[16:26:46.269] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:26:46.269] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 26, 2 2
[16:26:46.779] <TB0>     INFO: Expecting 2560 events.
[16:26:47.738] <TB0>     INFO: 2560 events read in total (244ms).
[16:26:47.738] <TB0>     INFO: Test took 1469ms.
[16:26:47.741] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:26:47.741] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 12, 3 3
[16:26:48.246] <TB0>     INFO: Expecting 2560 events.
[16:26:49.206] <TB0>     INFO: 2560 events read in total (245ms).
[16:26:49.206] <TB0>     INFO: Test took 1465ms.
[16:26:49.206] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:26:49.206] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 31, 4 4
[16:26:49.714] <TB0>     INFO: Expecting 2560 events.
[16:26:50.674] <TB0>     INFO: 2560 events read in total (245ms).
[16:26:50.675] <TB0>     INFO: Test took 1469ms.
[16:26:50.675] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:26:50.675] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 31, 5 5
[16:26:51.182] <TB0>     INFO: Expecting 2560 events.
[16:26:52.140] <TB0>     INFO: 2560 events read in total (243ms).
[16:26:52.141] <TB0>     INFO: Test took 1466ms.
[16:26:52.141] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:26:52.141] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 60, 6 6
[16:26:52.649] <TB0>     INFO: Expecting 2560 events.
[16:26:53.608] <TB0>     INFO: 2560 events read in total (244ms).
[16:26:53.608] <TB0>     INFO: Test took 1467ms.
[16:26:53.608] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:26:53.609] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 30, 7 7
[16:26:54.116] <TB0>     INFO: Expecting 2560 events.
[16:26:55.072] <TB0>     INFO: 2560 events read in total (241ms).
[16:26:55.072] <TB0>     INFO: Test took 1463ms.
[16:26:55.072] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:26:55.073] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 42, 8 8
[16:26:55.580] <TB0>     INFO: Expecting 2560 events.
[16:26:56.538] <TB0>     INFO: 2560 events read in total (244ms).
[16:26:56.539] <TB0>     INFO: Test took 1466ms.
[16:26:56.539] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:26:56.540] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 25, 9 9
[16:26:57.046] <TB0>     INFO: Expecting 2560 events.
[16:26:58.005] <TB0>     INFO: 2560 events read in total (244ms).
[16:26:58.005] <TB0>     INFO: Test took 1464ms.
[16:26:58.007] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:26:58.007] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 32, 10 10
[16:26:58.513] <TB0>     INFO: Expecting 2560 events.
[16:26:59.469] <TB0>     INFO: 2560 events read in total (242ms).
[16:26:59.470] <TB0>     INFO: Test took 1463ms.
[16:26:59.470] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:26:59.470] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 12, 11 11
[16:26:59.978] <TB0>     INFO: Expecting 2560 events.
[16:27:00.936] <TB0>     INFO: 2560 events read in total (243ms).
[16:27:00.936] <TB0>     INFO: Test took 1466ms.
[16:27:00.936] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:27:00.936] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 44, 12 12
[16:27:01.443] <TB0>     INFO: Expecting 2560 events.
[16:27:02.404] <TB0>     INFO: 2560 events read in total (246ms).
[16:27:02.405] <TB0>     INFO: Test took 1469ms.
[16:27:02.405] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:27:02.405] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 14, 13 13
[16:27:02.913] <TB0>     INFO: Expecting 2560 events.
[16:27:03.871] <TB0>     INFO: 2560 events read in total (243ms).
[16:27:03.872] <TB0>     INFO: Test took 1467ms.
[16:27:03.874] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:27:03.874] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 50, 14 14
[16:27:04.379] <TB0>     INFO: Expecting 2560 events.
[16:27:05.337] <TB0>     INFO: 2560 events read in total (243ms).
[16:27:05.337] <TB0>     INFO: Test took 1463ms.
[16:27:05.338] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:27:05.338] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 66, 15 15
[16:27:05.845] <TB0>     INFO: Expecting 2560 events.
[16:27:06.803] <TB0>     INFO: 2560 events read in total (243ms).
[16:27:06.804] <TB0>     INFO: Test took 1466ms.
[16:27:06.806] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:27:06.806] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC0
[16:27:06.806] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC1
[16:27:06.806] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC2
[16:27:06.806] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC3
[16:27:06.806] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC4
[16:27:06.806] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC5
[16:27:06.806] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC6
[16:27:06.806] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC7
[16:27:06.806] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC8
[16:27:06.806] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC9
[16:27:06.806] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC10
[16:27:06.806] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC11
[16:27:06.806] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC12
[16:27:06.806] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC13
[16:27:06.806] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC14
[16:27:06.806] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC15
[16:27:06.809] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:27:07.312] <TB0>     INFO: Expecting 655360 events.
[16:27:19.252] <TB0>     INFO: 655360 events read in total (11225ms).
[16:27:19.263] <TB0>     INFO: Expecting 655360 events.
[16:27:30.916] <TB0>     INFO: 655360 events read in total (11087ms).
[16:27:30.931] <TB0>     INFO: Expecting 655360 events.
[16:27:42.550] <TB0>     INFO: 655360 events read in total (11056ms).
[16:27:42.569] <TB0>     INFO: Expecting 655360 events.
[16:27:54.206] <TB0>     INFO: 655360 events read in total (11075ms).
[16:27:54.229] <TB0>     INFO: Expecting 655360 events.
[16:28:05.935] <TB0>     INFO: 655360 events read in total (11149ms).
[16:28:05.963] <TB0>     INFO: Expecting 655360 events.
[16:28:17.704] <TB0>     INFO: 655360 events read in total (11190ms).
[16:28:17.737] <TB0>     INFO: Expecting 655360 events.
[16:28:29.482] <TB0>     INFO: 655360 events read in total (11194ms).
[16:28:29.520] <TB0>     INFO: Expecting 655360 events.
[16:28:41.219] <TB0>     INFO: 655360 events read in total (11161ms).
[16:28:41.259] <TB0>     INFO: Expecting 655360 events.
[16:28:52.892] <TB0>     INFO: 655360 events read in total (11094ms).
[16:28:52.938] <TB0>     INFO: Expecting 655360 events.
[16:29:04.628] <TB0>     INFO: 655360 events read in total (11161ms).
[16:29:04.677] <TB0>     INFO: Expecting 655360 events.
[16:29:16.487] <TB0>     INFO: 655360 events read in total (11280ms).
[16:29:16.541] <TB0>     INFO: Expecting 655360 events.
[16:29:28.211] <TB0>     INFO: 655360 events read in total (11143ms).
[16:29:28.268] <TB0>     INFO: Expecting 655360 events.
[16:29:40.395] <TB0>     INFO: 655360 events read in total (11600ms).
[16:29:40.458] <TB0>     INFO: Expecting 655360 events.
[16:29:52.292] <TB0>     INFO: 655360 events read in total (11308ms).
[16:29:52.436] <TB0>     INFO: Expecting 655360 events.
[16:30:04.099] <TB0>     INFO: 655360 events read in total (11136ms).
[16:30:04.176] <TB0>     INFO: Expecting 655360 events.
[16:30:16.006] <TB0>     INFO: 655360 events read in total (11303ms).
[16:30:16.082] <TB0>     INFO: Test took 189273ms.
[16:30:16.185] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:30:16.486] <TB0>     INFO: Expecting 655360 events.
[16:30:28.293] <TB0>     INFO: 655360 events read in total (11093ms).
[16:30:28.305] <TB0>     INFO: Expecting 655360 events.
[16:30:39.990] <TB0>     INFO: 655360 events read in total (11118ms).
[16:30:40.006] <TB0>     INFO: Expecting 655360 events.
[16:30:51.658] <TB0>     INFO: 655360 events read in total (11086ms).
[16:30:51.677] <TB0>     INFO: Expecting 655360 events.
[16:31:03.385] <TB0>     INFO: 655360 events read in total (11143ms).
[16:31:03.409] <TB0>     INFO: Expecting 655360 events.
[16:31:15.179] <TB0>     INFO: 655360 events read in total (11215ms).
[16:31:15.207] <TB0>     INFO: Expecting 655360 events.
[16:31:26.917] <TB0>     INFO: 655360 events read in total (11156ms).
[16:31:26.949] <TB0>     INFO: Expecting 655360 events.
[16:31:38.657] <TB0>     INFO: 655360 events read in total (11162ms).
[16:31:38.693] <TB0>     INFO: Expecting 655360 events.
[16:31:50.291] <TB0>     INFO: 655360 events read in total (11055ms).
[16:31:50.333] <TB0>     INFO: Expecting 655360 events.
[16:32:01.997] <TB0>     INFO: 655360 events read in total (11130ms).
[16:32:02.041] <TB0>     INFO: Expecting 655360 events.
[16:32:13.909] <TB0>     INFO: 655360 events read in total (11332ms).
[16:32:13.960] <TB0>     INFO: Expecting 655360 events.
[16:32:25.644] <TB0>     INFO: 655360 events read in total (11157ms).
[16:32:25.699] <TB0>     INFO: Expecting 655360 events.
[16:32:37.345] <TB0>     INFO: 655360 events read in total (11119ms).
[16:32:37.402] <TB0>     INFO: Expecting 655360 events.
[16:32:49.151] <TB0>     INFO: 655360 events read in total (11223ms).
[16:32:49.214] <TB0>     INFO: Expecting 655360 events.
[16:33:00.902] <TB0>     INFO: 655360 events read in total (11161ms).
[16:33:00.974] <TB0>     INFO: Expecting 655360 events.
[16:33:12.726] <TB0>     INFO: 655360 events read in total (11225ms).
[16:33:12.797] <TB0>     INFO: Expecting 655360 events.
[16:33:24.535] <TB0>     INFO: 655360 events read in total (11212ms).
[16:33:24.610] <TB0>     INFO: Test took 188425ms.
[16:33:24.794] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:33:24.794] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip0
[16:33:24.794] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:33:24.795] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip1
[16:33:24.795] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:33:24.795] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip2
[16:33:24.795] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:33:24.796] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip3
[16:33:24.796] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:33:24.796] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip4
[16:33:24.796] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:33:24.797] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip5
[16:33:24.797] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:33:24.797] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip6
[16:33:24.797] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:33:24.798] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip7
[16:33:24.798] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:33:24.798] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip8
[16:33:24.798] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:33:24.799] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip9
[16:33:24.799] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:33:24.799] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip10
[16:33:24.799] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:33:24.799] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip11
[16:33:24.799] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:33:24.800] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip12
[16:33:24.800] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:33:24.800] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip13
[16:33:24.800] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:33:24.801] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip14
[16:33:24.801] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:33:24.801] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip15
[16:33:24.801] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:33:24.809] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:33:24.817] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:33:24.824] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:33:24.832] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:33:24.839] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:33:24.846] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:33:24.854] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:33:24.861] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:33:24.868] <TB0>     INFO: safety margin for low PH: adding 1, margin is now 21
[16:33:24.875] <TB0>     INFO: safety margin for low PH: adding 2, margin is now 22
[16:33:24.882] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:33:24.889] <TB0>     INFO: safety margin for low PH: adding 1, margin is now 21
[16:33:24.896] <TB0>     INFO: safety margin for low PH: adding 2, margin is now 22
[16:33:24.904] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:33:24.911] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:33:24.918] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:33:24.925] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:33:24.932] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:33:24.940] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:33:24.947] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L172> optimisation done
[16:33:24.978] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-01_FPIXTest-17C-Nebraska-160610-1512_2016-06-10_15h12m_1465589574//000_FPIXTest_p17//dacParameters35_C0.dat
[16:33:24.978] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-01_FPIXTest-17C-Nebraska-160610-1512_2016-06-10_15h12m_1465589574//000_FPIXTest_p17//dacParameters35_C1.dat
[16:33:24.978] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-01_FPIXTest-17C-Nebraska-160610-1512_2016-06-10_15h12m_1465589574//000_FPIXTest_p17//dacParameters35_C2.dat
[16:33:24.978] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-01_FPIXTest-17C-Nebraska-160610-1512_2016-06-10_15h12m_1465589574//000_FPIXTest_p17//dacParameters35_C3.dat
[16:33:24.978] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-01_FPIXTest-17C-Nebraska-160610-1512_2016-06-10_15h12m_1465589574//000_FPIXTest_p17//dacParameters35_C4.dat
[16:33:24.978] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-01_FPIXTest-17C-Nebraska-160610-1512_2016-06-10_15h12m_1465589574//000_FPIXTest_p17//dacParameters35_C5.dat
[16:33:24.978] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-01_FPIXTest-17C-Nebraska-160610-1512_2016-06-10_15h12m_1465589574//000_FPIXTest_p17//dacParameters35_C6.dat
[16:33:24.979] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-01_FPIXTest-17C-Nebraska-160610-1512_2016-06-10_15h12m_1465589574//000_FPIXTest_p17//dacParameters35_C7.dat
[16:33:24.979] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-01_FPIXTest-17C-Nebraska-160610-1512_2016-06-10_15h12m_1465589574//000_FPIXTest_p17//dacParameters35_C8.dat
[16:33:24.979] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-01_FPIXTest-17C-Nebraska-160610-1512_2016-06-10_15h12m_1465589574//000_FPIXTest_p17//dacParameters35_C9.dat
[16:33:24.979] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-01_FPIXTest-17C-Nebraska-160610-1512_2016-06-10_15h12m_1465589574//000_FPIXTest_p17//dacParameters35_C10.dat
[16:33:24.995] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-01_FPIXTest-17C-Nebraska-160610-1512_2016-06-10_15h12m_1465589574//000_FPIXTest_p17//dacParameters35_C11.dat
[16:33:24.995] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-01_FPIXTest-17C-Nebraska-160610-1512_2016-06-10_15h12m_1465589574//000_FPIXTest_p17//dacParameters35_C12.dat
[16:33:24.995] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-01_FPIXTest-17C-Nebraska-160610-1512_2016-06-10_15h12m_1465589574//000_FPIXTest_p17//dacParameters35_C13.dat
[16:33:24.995] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-01_FPIXTest-17C-Nebraska-160610-1512_2016-06-10_15h12m_1465589574//000_FPIXTest_p17//dacParameters35_C14.dat
[16:33:24.995] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-01_FPIXTest-17C-Nebraska-160610-1512_2016-06-10_15h12m_1465589574//000_FPIXTest_p17//dacParameters35_C15.dat
[16:33:25.341] <TB0>     INFO: Expecting 41600 events.
[16:33:29.178] <TB0>     INFO: 41600 events read in total (3123ms).
[16:33:29.179] <TB0>     INFO: Test took 4181ms.
[16:33:29.830] <TB0>     INFO: Expecting 41600 events.
[16:33:33.677] <TB0>     INFO: 41600 events read in total (3131ms).
[16:33:33.680] <TB0>     INFO: Test took 4193ms.
[16:33:34.332] <TB0>     INFO: Expecting 41600 events.
[16:33:38.192] <TB0>     INFO: 41600 events read in total (3145ms).
[16:33:38.192] <TB0>     INFO: Test took 4207ms.
[16:33:38.498] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:33:38.630] <TB0>     INFO: Expecting 2560 events.
[16:33:39.589] <TB0>     INFO: 2560 events read in total (244ms).
[16:33:39.589] <TB0>     INFO: Test took 1091ms.
[16:33:39.591] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:33:40.098] <TB0>     INFO: Expecting 2560 events.
[16:33:41.056] <TB0>     INFO: 2560 events read in total (243ms).
[16:33:41.057] <TB0>     INFO: Test took 1466ms.
[16:33:41.059] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:33:41.565] <TB0>     INFO: Expecting 2560 events.
[16:33:42.524] <TB0>     INFO: 2560 events read in total (244ms).
[16:33:42.524] <TB0>     INFO: Test took 1465ms.
[16:33:42.526] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:33:43.033] <TB0>     INFO: Expecting 2560 events.
[16:33:43.993] <TB0>     INFO: 2560 events read in total (245ms).
[16:33:43.993] <TB0>     INFO: Test took 1467ms.
[16:33:43.995] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:33:44.502] <TB0>     INFO: Expecting 2560 events.
[16:33:45.458] <TB0>     INFO: 2560 events read in total (242ms).
[16:33:45.458] <TB0>     INFO: Test took 1463ms.
[16:33:45.460] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:33:45.967] <TB0>     INFO: Expecting 2560 events.
[16:33:46.932] <TB0>     INFO: 2560 events read in total (250ms).
[16:33:46.933] <TB0>     INFO: Test took 1473ms.
[16:33:46.935] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:33:47.441] <TB0>     INFO: Expecting 2560 events.
[16:33:48.400] <TB0>     INFO: 2560 events read in total (244ms).
[16:33:48.400] <TB0>     INFO: Test took 1465ms.
[16:33:48.402] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:33:48.909] <TB0>     INFO: Expecting 2560 events.
[16:33:49.867] <TB0>     INFO: 2560 events read in total (243ms).
[16:33:49.867] <TB0>     INFO: Test took 1465ms.
[16:33:49.870] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:33:50.376] <TB0>     INFO: Expecting 2560 events.
[16:33:51.334] <TB0>     INFO: 2560 events read in total (243ms).
[16:33:51.335] <TB0>     INFO: Test took 1466ms.
[16:33:51.338] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:33:51.844] <TB0>     INFO: Expecting 2560 events.
[16:33:52.803] <TB0>     INFO: 2560 events read in total (244ms).
[16:33:52.803] <TB0>     INFO: Test took 1465ms.
[16:33:52.807] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:33:53.311] <TB0>     INFO: Expecting 2560 events.
[16:33:54.271] <TB0>     INFO: 2560 events read in total (244ms).
[16:33:54.272] <TB0>     INFO: Test took 1465ms.
[16:33:54.274] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:33:54.780] <TB0>     INFO: Expecting 2560 events.
[16:33:55.741] <TB0>     INFO: 2560 events read in total (246ms).
[16:33:55.741] <TB0>     INFO: Test took 1467ms.
[16:33:55.743] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:33:56.249] <TB0>     INFO: Expecting 2560 events.
[16:33:57.206] <TB0>     INFO: 2560 events read in total (241ms).
[16:33:57.207] <TB0>     INFO: Test took 1464ms.
[16:33:57.209] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:33:57.715] <TB0>     INFO: Expecting 2560 events.
[16:33:58.674] <TB0>     INFO: 2560 events read in total (244ms).
[16:33:58.674] <TB0>     INFO: Test took 1465ms.
[16:33:58.676] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:33:59.182] <TB0>     INFO: Expecting 2560 events.
[16:34:00.142] <TB0>     INFO: 2560 events read in total (245ms).
[16:34:00.142] <TB0>     INFO: Test took 1466ms.
[16:34:00.144] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:34:00.652] <TB0>     INFO: Expecting 2560 events.
[16:34:01.612] <TB0>     INFO: 2560 events read in total (245ms).
[16:34:01.613] <TB0>     INFO: Test took 1469ms.
[16:34:01.616] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:34:02.121] <TB0>     INFO: Expecting 2560 events.
[16:34:03.082] <TB0>     INFO: 2560 events read in total (246ms).
[16:34:03.082] <TB0>     INFO: Test took 1467ms.
[16:34:03.086] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:34:03.591] <TB0>     INFO: Expecting 2560 events.
[16:34:04.551] <TB0>     INFO: 2560 events read in total (245ms).
[16:34:04.551] <TB0>     INFO: Test took 1465ms.
[16:34:04.554] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:34:05.060] <TB0>     INFO: Expecting 2560 events.
[16:34:06.021] <TB0>     INFO: 2560 events read in total (246ms).
[16:34:06.021] <TB0>     INFO: Test took 1468ms.
[16:34:06.023] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:34:06.532] <TB0>     INFO: Expecting 2560 events.
[16:34:07.492] <TB0>     INFO: 2560 events read in total (245ms).
[16:34:07.493] <TB0>     INFO: Test took 1470ms.
[16:34:07.495] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:34:07.001] <TB0>     INFO: Expecting 2560 events.
[16:34:08.960] <TB0>     INFO: 2560 events read in total (244ms).
[16:34:08.961] <TB0>     INFO: Test took 1467ms.
[16:34:08.963] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:34:09.469] <TB0>     INFO: Expecting 2560 events.
[16:34:10.426] <TB0>     INFO: 2560 events read in total (242ms).
[16:34:10.427] <TB0>     INFO: Test took 1464ms.
[16:34:10.429] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:34:10.935] <TB0>     INFO: Expecting 2560 events.
[16:34:11.893] <TB0>     INFO: 2560 events read in total (243ms).
[16:34:11.893] <TB0>     INFO: Test took 1465ms.
[16:34:11.895] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:34:12.402] <TB0>     INFO: Expecting 2560 events.
[16:34:13.359] <TB0>     INFO: 2560 events read in total (242ms).
[16:34:13.360] <TB0>     INFO: Test took 1465ms.
[16:34:13.364] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:34:13.868] <TB0>     INFO: Expecting 2560 events.
[16:34:14.827] <TB0>     INFO: 2560 events read in total (244ms).
[16:34:14.827] <TB0>     INFO: Test took 1464ms.
[16:34:14.829] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:34:15.336] <TB0>     INFO: Expecting 2560 events.
[16:34:16.295] <TB0>     INFO: 2560 events read in total (244ms).
[16:34:16.295] <TB0>     INFO: Test took 1466ms.
[16:34:16.297] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:34:16.803] <TB0>     INFO: Expecting 2560 events.
[16:34:17.761] <TB0>     INFO: 2560 events read in total (243ms).
[16:34:17.762] <TB0>     INFO: Test took 1465ms.
[16:34:17.764] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:34:18.270] <TB0>     INFO: Expecting 2560 events.
[16:34:19.230] <TB0>     INFO: 2560 events read in total (245ms).
[16:34:19.230] <TB0>     INFO: Test took 1467ms.
[16:34:19.232] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:34:19.740] <TB0>     INFO: Expecting 2560 events.
[16:34:20.697] <TB0>     INFO: 2560 events read in total (242ms).
[16:34:20.698] <TB0>     INFO: Test took 1466ms.
[16:34:20.702] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:34:21.206] <TB0>     INFO: Expecting 2560 events.
[16:34:22.165] <TB0>     INFO: 2560 events read in total (244ms).
[16:34:22.166] <TB0>     INFO: Test took 1464ms.
[16:34:22.168] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:34:22.674] <TB0>     INFO: Expecting 2560 events.
[16:34:23.632] <TB0>     INFO: 2560 events read in total (243ms).
[16:34:23.633] <TB0>     INFO: Test took 1465ms.
[16:34:23.634] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:34:24.142] <TB0>     INFO: Expecting 2560 events.
[16:34:25.100] <TB0>     INFO: 2560 events read in total (244ms).
[16:34:25.101] <TB0>     INFO: Test took 1467ms.
[16:34:26.123] <TB0>     INFO: PixTestPhOptimization::doTest() done, duration: 476 seconds
[16:34:26.123] <TB0>     INFO: PH scale (per ROC):    79  80  80  79  84  82  80  79  80  80  80  79  80  78  80  76
[16:34:26.123] <TB0>     INFO: PH offset (per ROC):  164 163 171 172 160 155 174 163 156 158 182 178 160 181 161 149
[16:34:26.296] <TB0>    DEBUG: <PixTestGainPedestal.cc/setParameter:L83> PixTestGainPedestal::PixTest() fVcalStep = 10
[16:34:26.300] <TB0>     INFO: ######################################################################
[16:34:26.300] <TB0>     INFO: PixTestGainPedestal::doTest() ntrig = 10
[16:34:26.300] <TB0>     INFO: ######################################################################
[16:34:26.300] <TB0>    DEBUG: <PixTestGainPedestal.cc/measure:L192>  using FLAGS = 16
[16:34:26.311] <TB0>     INFO: scanning low vcal = 10
[16:34:26.658] <TB0>     INFO: Expecting 41600 events.
[16:34:30.396] <TB0>     INFO: 41600 events read in total (3024ms).
[16:34:30.396] <TB0>     INFO: Test took 4085ms.
[16:34:30.398] <TB0>     INFO: scanning low vcal = 20
[16:34:30.905] <TB0>     INFO: Expecting 41600 events.
[16:34:34.635] <TB0>     INFO: 41600 events read in total (3016ms).
[16:34:34.636] <TB0>     INFO: Test took 4238ms.
[16:34:34.638] <TB0>     INFO: scanning low vcal = 30
[16:34:35.143] <TB0>     INFO: Expecting 41600 events.
[16:34:38.865] <TB0>     INFO: 41600 events read in total (3007ms).
[16:34:38.866] <TB0>     INFO: Test took 4228ms.
[16:34:38.868] <TB0>     INFO: scanning low vcal = 40
[16:34:39.372] <TB0>     INFO: Expecting 41600 events.
[16:34:43.607] <TB0>     INFO: 41600 events read in total (3521ms).
[16:34:43.608] <TB0>     INFO: Test took 4739ms.
[16:34:43.613] <TB0>     INFO: scanning low vcal = 50
[16:34:44.033] <TB0>     INFO: Expecting 41600 events.
[16:34:48.258] <TB0>     INFO: 41600 events read in total (3510ms).
[16:34:48.259] <TB0>     INFO: Test took 4646ms.
[16:34:48.263] <TB0>     INFO: scanning low vcal = 60
[16:34:48.687] <TB0>     INFO: Expecting 41600 events.
[16:34:52.902] <TB0>     INFO: 41600 events read in total (3500ms).
[16:34:52.902] <TB0>     INFO: Test took 4639ms.
[16:34:52.906] <TB0>     INFO: scanning low vcal = 70
[16:34:53.331] <TB0>     INFO: Expecting 41600 events.
[16:34:57.578] <TB0>     INFO: 41600 events read in total (3532ms).
[16:34:57.579] <TB0>     INFO: Test took 4673ms.
[16:34:57.582] <TB0>     INFO: scanning low vcal = 80
[16:34:58.006] <TB0>     INFO: Expecting 41600 events.
[16:35:02.240] <TB0>     INFO: 41600 events read in total (3520ms).
[16:35:02.240] <TB0>     INFO: Test took 4658ms.
[16:35:02.243] <TB0>     INFO: scanning low vcal = 90
[16:35:02.667] <TB0>     INFO: Expecting 41600 events.
[16:35:06.881] <TB0>     INFO: 41600 events read in total (3499ms).
[16:35:06.882] <TB0>     INFO: Test took 4638ms.
[16:35:06.886] <TB0>     INFO: scanning low vcal = 100
[16:35:07.311] <TB0>     INFO: Expecting 41600 events.
[16:35:11.775] <TB0>     INFO: 41600 events read in total (3749ms).
[16:35:11.776] <TB0>     INFO: Test took 4890ms.
[16:35:11.786] <TB0>     INFO: scanning low vcal = 110
[16:35:12.208] <TB0>     INFO: Expecting 41600 events.
[16:35:16.724] <TB0>     INFO: 41600 events read in total (3801ms).
[16:35:16.729] <TB0>     INFO: Test took 4943ms.
[16:35:16.732] <TB0>     INFO: scanning low vcal = 120
[16:35:17.209] <TB0>     INFO: Expecting 41600 events.
[16:35:21.906] <TB0>     INFO: 41600 events read in total (3976ms).
[16:35:21.907] <TB0>     INFO: Test took 5175ms.
[16:35:21.910] <TB0>     INFO: scanning low vcal = 130
[16:35:22.347] <TB0>     INFO: Expecting 41600 events.
[16:35:26.615] <TB0>     INFO: 41600 events read in total (3553ms).
[16:35:26.615] <TB0>     INFO: Test took 4705ms.
[16:35:26.619] <TB0>     INFO: scanning low vcal = 140
[16:35:27.037] <TB0>     INFO: Expecting 41600 events.
[16:35:31.469] <TB0>     INFO: 41600 events read in total (3717ms).
[16:35:31.470] <TB0>     INFO: Test took 4851ms.
[16:35:31.473] <TB0>     INFO: scanning low vcal = 150
[16:35:31.896] <TB0>     INFO: Expecting 41600 events.
[16:35:36.202] <TB0>     INFO: 41600 events read in total (3590ms).
[16:35:36.203] <TB0>     INFO: Test took 4730ms.
[16:35:36.207] <TB0>     INFO: scanning low vcal = 160
[16:35:36.641] <TB0>     INFO: Expecting 41600 events.
[16:35:40.925] <TB0>     INFO: 41600 events read in total (3569ms).
[16:35:40.926] <TB0>     INFO: Test took 4719ms.
[16:35:40.929] <TB0>     INFO: scanning low vcal = 170
[16:35:41.357] <TB0>     INFO: Expecting 41600 events.
[16:35:45.820] <TB0>     INFO: 41600 events read in total (3747ms).
[16:35:45.822] <TB0>     INFO: Test took 4893ms.
[16:35:45.827] <TB0>     INFO: scanning low vcal = 180
[16:35:46.257] <TB0>     INFO: Expecting 41600 events.
[16:35:50.613] <TB0>     INFO: 41600 events read in total (3628ms).
[16:35:50.614] <TB0>     INFO: Test took 4787ms.
[16:35:50.617] <TB0>     INFO: scanning low vcal = 190
[16:35:51.037] <TB0>     INFO: Expecting 41600 events.
[16:35:55.419] <TB0>     INFO: 41600 events read in total (3667ms).
[16:35:55.420] <TB0>     INFO: Test took 4803ms.
[16:35:55.425] <TB0>     INFO: scanning low vcal = 200
[16:35:55.849] <TB0>     INFO: Expecting 41600 events.
[16:36:00.200] <TB0>     INFO: 41600 events read in total (3636ms).
[16:36:00.200] <TB0>     INFO: Test took 4775ms.
[16:36:00.203] <TB0>     INFO: scanning low vcal = 210
[16:36:00.630] <TB0>     INFO: Expecting 41600 events.
[16:36:04.976] <TB0>     INFO: 41600 events read in total (3621ms).
[16:36:04.976] <TB0>     INFO: Test took 4772ms.
[16:36:04.979] <TB0>     INFO: scanning low vcal = 220
[16:36:05.399] <TB0>     INFO: Expecting 41600 events.
[16:36:09.751] <TB0>     INFO: 41600 events read in total (3632ms).
[16:36:09.752] <TB0>     INFO: Test took 4773ms.
[16:36:09.755] <TB0>     INFO: scanning low vcal = 230
[16:36:10.177] <TB0>     INFO: Expecting 41600 events.
[16:36:14.515] <TB0>     INFO: 41600 events read in total (3623ms).
[16:36:14.516] <TB0>     INFO: Test took 4761ms.
[16:36:14.520] <TB0>     INFO: scanning low vcal = 240
[16:36:14.947] <TB0>     INFO: Expecting 41600 events.
[16:36:19.232] <TB0>     INFO: 41600 events read in total (3570ms).
[16:36:19.233] <TB0>     INFO: Test took 4713ms.
[16:36:19.236] <TB0>     INFO: scanning low vcal = 250
[16:36:19.657] <TB0>     INFO: Expecting 41600 events.
[16:36:23.958] <TB0>     INFO: 41600 events read in total (3586ms).
[16:36:23.958] <TB0>     INFO: Test took 4722ms.
[16:36:23.963] <TB0>     INFO: scanning high vcal = 30 (= 210 in low range)
[16:36:24.385] <TB0>     INFO: Expecting 41600 events.
[16:36:28.686] <TB0>     INFO: 41600 events read in total (3586ms).
[16:36:28.688] <TB0>     INFO: Test took 4725ms.
[16:36:28.691] <TB0>     INFO: scanning high vcal = 50 (= 350 in low range)
[16:36:29.111] <TB0>     INFO: Expecting 41600 events.
[16:36:33.403] <TB0>     INFO: 41600 events read in total (3577ms).
[16:36:33.404] <TB0>     INFO: Test took 4713ms.
[16:36:33.407] <TB0>     INFO: scanning high vcal = 70 (= 490 in low range)
[16:36:33.823] <TB0>     INFO: Expecting 41600 events.
[16:36:38.123] <TB0>     INFO: 41600 events read in total (3581ms).
[16:36:38.124] <TB0>     INFO: Test took 4717ms.
[16:36:38.127] <TB0>     INFO: scanning high vcal = 90 (= 630 in low range)
[16:36:38.557] <TB0>     INFO: Expecting 41600 events.
[16:36:42.872] <TB0>     INFO: 41600 events read in total (3600ms).
[16:36:42.872] <TB0>     INFO: Test took 4745ms.
[16:36:42.875] <TB0>     INFO: scanning high vcal = 200 (= 1400 in low range)
[16:36:43.299] <TB0>     INFO: Expecting 41600 events.
[16:36:47.585] <TB0>     INFO: 41600 events read in total (3572ms).
[16:36:47.586] <TB0>     INFO: Test took 4711ms.
[16:36:48.173] <TB0>     INFO: PixTestGainPedestal::measure() done 
[16:36:48.177] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C0
[16:36:48.177] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C1
[16:36:48.178] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C2
[16:36:48.178] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C3
[16:36:48.178] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C4
[16:36:48.178] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C5
[16:36:48.179] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C6
[16:36:48.179] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C7
[16:36:48.179] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C8
[16:36:48.179] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C9
[16:36:48.179] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C10
[16:36:48.180] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C11
[16:36:48.180] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C12
[16:36:48.180] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C13
[16:36:48.180] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C14
[16:36:48.180] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C15
[16:37:27.326] <TB0>     INFO: PixTestGainPedestal::fit() done
[16:37:27.326] <TB0>     INFO: non-linearity mean:  0.955 0.959 0.960 0.959 0.963 0.962 0.959 0.964 0.959 0.955 0.967 0.965 0.958 0.963 0.952 0.958
[16:37:27.326] <TB0>     INFO: non-linearity RMS:   0.006 0.006 0.005 0.006 0.005 0.006 0.007 0.006 0.005 0.005 0.004 0.005 0.005 0.006 0.006 0.005
[16:37:27.326] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-3-01_FPIXTest-17C-Nebraska-160610-1512_2016-06-10_15h12m_1465589574//000_FPIXTest_p17//phCalibrationFitErr35_C0.dat
[16:37:27.350] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-3-01_FPIXTest-17C-Nebraska-160610-1512_2016-06-10_15h12m_1465589574//000_FPIXTest_p17//phCalibrationFitErr35_C1.dat
[16:37:27.374] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-3-01_FPIXTest-17C-Nebraska-160610-1512_2016-06-10_15h12m_1465589574//000_FPIXTest_p17//phCalibrationFitErr35_C2.dat
[16:37:27.398] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-3-01_FPIXTest-17C-Nebraska-160610-1512_2016-06-10_15h12m_1465589574//000_FPIXTest_p17//phCalibrationFitErr35_C3.dat
[16:37:27.421] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-3-01_FPIXTest-17C-Nebraska-160610-1512_2016-06-10_15h12m_1465589574//000_FPIXTest_p17//phCalibrationFitErr35_C4.dat
[16:37:27.444] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-3-01_FPIXTest-17C-Nebraska-160610-1512_2016-06-10_15h12m_1465589574//000_FPIXTest_p17//phCalibrationFitErr35_C5.dat
[16:37:27.468] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-3-01_FPIXTest-17C-Nebraska-160610-1512_2016-06-10_15h12m_1465589574//000_FPIXTest_p17//phCalibrationFitErr35_C6.dat
[16:37:27.491] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-3-01_FPIXTest-17C-Nebraska-160610-1512_2016-06-10_15h12m_1465589574//000_FPIXTest_p17//phCalibrationFitErr35_C7.dat
[16:37:27.514] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-3-01_FPIXTest-17C-Nebraska-160610-1512_2016-06-10_15h12m_1465589574//000_FPIXTest_p17//phCalibrationFitErr35_C8.dat
[16:37:27.537] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-3-01_FPIXTest-17C-Nebraska-160610-1512_2016-06-10_15h12m_1465589574//000_FPIXTest_p17//phCalibrationFitErr35_C9.dat
[16:37:27.561] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-3-01_FPIXTest-17C-Nebraska-160610-1512_2016-06-10_15h12m_1465589574//000_FPIXTest_p17//phCalibrationFitErr35_C10.dat
[16:37:27.584] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-3-01_FPIXTest-17C-Nebraska-160610-1512_2016-06-10_15h12m_1465589574//000_FPIXTest_p17//phCalibrationFitErr35_C11.dat
[16:37:27.607] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-3-01_FPIXTest-17C-Nebraska-160610-1512_2016-06-10_15h12m_1465589574//000_FPIXTest_p17//phCalibrationFitErr35_C12.dat
[16:37:27.630] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-3-01_FPIXTest-17C-Nebraska-160610-1512_2016-06-10_15h12m_1465589574//000_FPIXTest_p17//phCalibrationFitErr35_C13.dat
[16:37:27.653] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-3-01_FPIXTest-17C-Nebraska-160610-1512_2016-06-10_15h12m_1465589574//000_FPIXTest_p17//phCalibrationFitErr35_C14.dat
[16:37:27.677] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-3-01_FPIXTest-17C-Nebraska-160610-1512_2016-06-10_15h12m_1465589574//000_FPIXTest_p17//phCalibrationFitErr35_C15.dat
[16:37:27.700] <TB0>     INFO: PixTestGainPedestal::doTest() done, duration: 181 seconds
[16:37:27.700] <TB0>    DEBUG: <PixTestGainPedestal.cc/~PixTestGainPedestal:L125> PixTestGainPedestal dtor
[16:37:27.707] <TB0>    DEBUG: <PixTestBB3Map.cc/init:L81> PixTestBB3Map::init()
[16:37:27.707] <TB0>    DEBUG: <PixTestBB3Map.cc/PixTestBB3Map:L29> PixTestBB3Map ctor(PixSetup &a, string, TGTab *)
[16:37:27.710] <TB0>     INFO: ######################################################################
[16:37:27.710] <TB0>     INFO: PixTestBB3Map::doTest() Ntrig = 5, VcalS = 250 (high range)
[16:37:27.710] <TB0>     INFO: ######################################################################
[16:37:27.717] <TB0>     INFO: ---> dac: VthrComp name: calSMap ntrig: 5 dacrange: 0 .. 149 (-1/-1) hits flags = 514 (plus default)
[16:37:27.727] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[16:37:27.727] <TB0>     INFO:     run 1 of 1
[16:37:27.727] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[16:37:28.074] <TB0>     INFO: Expecting 3120000 events.
[16:38:19.126] <TB0>     INFO: 1285390 events read in total (50338ms).
[16:39:10.510] <TB0>     INFO: 2568200 events read in total (101721ms).
[16:39:32.491] <TB0>     INFO: 3120000 events read in total (123702ms).
[16:39:32.544] <TB0>     INFO: Test took 124818ms.
[16:39:32.638] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:39:32.775] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[16:39:34.195] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[16:39:35.577] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[16:39:36.965] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[16:39:38.349] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[16:39:39.882] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[16:39:41.291] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[16:39:42.791] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[16:39:44.158] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[16:39:45.486] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[16:39:46.891] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[16:39:48.445] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[16:39:49.936] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[16:39:51.324] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[16:39:52.825] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[16:39:54.230] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[16:39:55.732] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 391835648
[16:39:55.765] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C0_V0
[16:39:55.765] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 77.6081, RMS = 1.13017
[16:39:55.765] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[16:39:55.765] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C0_V0
[16:39:55.765] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 76.202, RMS = 1.40562
[16:39:55.765] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[16:39:55.766] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C1_V0
[16:39:55.766] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 67.0502, RMS = 1.37416
[16:39:55.766] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 74
[16:39:55.766] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C1_V0
[16:39:55.766] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 64.3911, RMS = 1.34623
[16:39:55.766] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 72
[16:39:55.768] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C2_V0
[16:39:55.768] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 73.2714, RMS = 1.69041
[16:39:55.768] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 82
[16:39:55.768] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C2_V0
[16:39:55.768] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 71.4528, RMS = 1.8469
[16:39:55.768] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 81
[16:39:55.769] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C3_V0
[16:39:55.769] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 72.5291, RMS = 2.01493
[16:39:55.769] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[16:39:55.769] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C3_V0
[16:39:55.769] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 71.8069, RMS = 2.06921
[16:39:55.769] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 83
[16:39:55.771] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C4_V0
[16:39:55.771] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 83.3055, RMS = 2.034
[16:39:55.771] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 94
[16:39:55.771] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C4_V0
[16:39:55.771] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 81.6291, RMS = 1.70018
[16:39:55.771] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 91
[16:39:55.772] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C5_V0
[16:39:55.772] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 75.3244, RMS = 1.39286
[16:39:55.772] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[16:39:55.772] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C5_V0
[16:39:55.772] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 74.627, RMS = 1.46732
[16:39:55.772] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 82
[16:39:55.773] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C6_V0
[16:39:55.773] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 87.4491, RMS = 1.96073
[16:39:55.773] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 98
[16:39:55.773] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C6_V0
[16:39:55.773] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 86.1888, RMS = 2.02192
[16:39:55.773] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 97
[16:39:55.775] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C7_V0
[16:39:55.775] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 76.0835, RMS = 1.09654
[16:39:55.775] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 82
[16:39:55.775] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C7_V0
[16:39:55.775] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 75.7897, RMS = 1.14773
[16:39:55.775] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 82
[16:39:55.776] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C8_V0
[16:39:55.776] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 63.3457, RMS = 1.27767
[16:39:55.776] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 70
[16:39:55.776] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C8_V0
[16:39:55.776] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 61.8848, RMS = 1.28627
[16:39:55.776] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 69
[16:39:55.777] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C9_V0
[16:39:55.777] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 78.0282, RMS = 1.18867
[16:39:55.777] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[16:39:55.778] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C9_V0
[16:39:55.778] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 75.941, RMS = 1.57007
[16:39:55.778] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[16:39:55.779] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C10_V0
[16:39:55.779] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 91.6746, RMS = 1.86387
[16:39:55.779] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 101
[16:39:55.779] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C10_V0
[16:39:55.779] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 87.3638, RMS = 2.31553
[16:39:55.779] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 99
[16:39:55.780] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C11_V0
[16:39:55.780] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 83.6686, RMS = 1.72675
[16:39:55.780] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 93
[16:39:55.780] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C11_V0
[16:39:55.780] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 80.5896, RMS = 1.38642
[16:39:55.780] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 88
[16:39:55.782] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C12_V0
[16:39:55.782] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 75.5418, RMS = 1.28284
[16:39:55.782] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 82
[16:39:55.782] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C12_V0
[16:39:55.782] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 77.5654, RMS = 1.0566
[16:39:55.782] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 83
[16:39:55.783] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C13_V0
[16:39:55.783] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 81.3698, RMS = 1.37462
[16:39:55.783] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 89
[16:39:55.783] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C13_V0
[16:39:55.783] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 82.5507, RMS = 1.43976
[16:39:55.783] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 90
[16:39:55.784] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C14_V0
[16:39:55.784] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 72.9407, RMS = 1.98803
[16:39:55.784] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[16:39:55.784] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C14_V0
[16:39:55.785] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 71.6814, RMS = 2.27481
[16:39:55.785] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[16:39:55.786] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C15_V0
[16:39:55.786] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 80.7787, RMS = 1.27851
[16:39:55.786] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 88
[16:39:55.786] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C15_V0
[16:39:55.786] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 79.0655, RMS = 1.19963
[16:39:55.786] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 86
[16:39:55.790] <TB0>     INFO: PixTestBB3Map::doTest() done, duration: 148 seconds
[16:39:55.790] <TB0>     INFO: number of dead bumps (per ROC):     0    0    0    0    1    0    0    0    0    1    0    0    0    0    0    0
[16:39:55.790] <TB0>    DEBUG: <PixTestBB3Map.cc/~PixTestBB3Map:L99> PixTestBB3Map dtor
[16:39:55.890] <TB0>    DEBUG: <PixTestFPIXTest.cc/~PixTestFPIXTest:L78> PixTestFPIXTest dtor
[16:39:55.890] <TB0>     INFO: enter test to run
[16:39:55.890] <TB0>     INFO:   test:  no parameter change
[16:39:55.891] <TB0>    DEBUG: <pXar.cc/main:L340> Final Analog Current: 378.6mA
[16:39:55.895] <TB0>    DEBUG: <pXar.cc/main:L341> Final Digital Current: 459mA
[16:39:55.895] <TB0>    DEBUG: <pXar.cc/main:L342> Final Module Temperature: 18.8 C
[16:39:55.895] <TB0>    DEBUG: <PixMonitor.cc/dumpSummaries:L39> PixMonitor::dumpSummaries
[16:39:56.344] <TB0>    QUIET: Connection to board 133 closed.
[16:39:56.353] <TB0>     INFO: pXar: this is the end, my friend
[16:39:56.353] <TB0>    DEBUG: <PixSetup.cc/~PixSetup:L68> PixSetup free fPxarMemory
