idle 400
###################################
# Read first part of PF header
rd hqm_pf_cfg_i.vendor_id
rd hqm_pf_cfg_i.device_id
rd hqm_pf_cfg_i.device_command
rd hqm_pf_cfg_i.device_status
###################################
# Setup FUNC_PF BAR to a base address of 0x00000001_xxxxxxxx
wr hqm_pf_cfg_i.func_bar_l 0x00000000
wr hqm_pf_cfg_i.func_bar_u 0x00000001
###################################
# Setup CSR_PF BAR to a base address of 0x00000002_xxxxxxxx
wr hqm_pf_cfg_i.csr_bar_l 0x00000000
wr hqm_pf_cfg_i.csr_bar_u 0x00000002 

###################################
# Enable memory and parity operations
wr hqm_pf_cfg_i.device_command 0x46
rd hqm_pf_cfg_i.device_command
##########################################################3
#
sai hostia_boot_sai     # Should be SAI index 4

#read all SAI register first
wr hqm_sif_csr.hqm_csr_cp_lo 0xFFFFFFFF
wr hqm_sif_csr.hqm_csr_cp_hi 0xFFFFFFFF
rd hqm_sif_csr.hqm_csr_cp_lo 0xFFFFFFFF
rd hqm_sif_csr.hqm_csr_cp_hi 0xFFFFFFFF

##################################################################
sai hostia_ucode_sai    # Should be SAI index 1

wr hqm_sif_csr.hqm_csr_rac_lo 0xFFFFFFFF
wr hqm_sif_csr.hqm_csr_rac_hi 0xFFFFFFFF
wr hqm_sif_csr.hqm_csr_wac_lo 0xFFFFFFFF
wr hqm_sif_csr.hqm_csr_wac_hi 0xFFFFFFFF
 
rd hqm_sif_csr.hqm_csr_rac_lo 0xFFFFFFFF
rd hqm_sif_csr.hqm_csr_rac_hi 0xFFFFFFFF
rd hqm_sif_csr.hqm_csr_wac_lo 0xFFFFFFFF
rd hqm_sif_csr.hqm_csr_wac_hi 0xFFFFFFFF

##########################################################################

#read all
#wait for reset_done
poll config_master.cfg_diagnostic_reset_status 0x000001ff 0x000081ff 1000

