# ğŸš€ MIPS-Based Pipelined SoC with AHB/APB Peripherals

This project implements a 32-bit pipelined MIPS processor with full MIPS-I instruction set support, integrated in a system-on-chip (SoC) environment. The design features a multi-stage pipeline, exception handling via CP0, and memory-mapped AHB/APB peripherals such as UART, GPIO, SPI, and timer.

## ğŸ§  Features

- âœ… **MIPS-I 32-bit Pipelined Processor**  
- âœ… **Multi-Stage Pipeline**: Fetch, Decode, Execute, Memory, Write-back  
- âœ… **CP0 Co-processor**: For exception and interrupt management  
- âœ… **Branch Prediction & Hazard Unit**: To improve pipeline efficiency  
- âœ… **AHB/APB Bridge**: Memory and peripheral interconnect  
- âœ… **Integrated Peripherals**:  
  - 16550-style UART  
  - GPIO (AHB and I/O variants)  
  - SPI controller  
  - Timer module  
- âœ… **Booth Multiplier and Divider**: For arithmetic acceleration  
- âœ… **AHB Decoder & Default Slave**: For robust bus arbitration  
- âœ… **Instruction/Data Memory with DDR BRAM**

## ğŸ“ File Structure

```
.
â”œâ”€â”€ CPU Core
â”‚   â”œâ”€â”€ MIPS_PIPE.v           # Top-level pipelined processor module
â”‚   â”œâ”€â”€ FETCH_DECODE.v
â”‚   â”œâ”€â”€ DECODE_EXCUTE.v
â”‚   â”œâ”€â”€ EXCUTE_MEMORY.v
â”‚   â”œâ”€â”€ MEMORY_WB.v
â”‚   â”œâ”€â”€ ALU.v
â”‚   â”œâ”€â”€ Control_ALU.v
â”‚   â”œâ”€â”€ Register_File.v
â”‚   â”œâ”€â”€ Sign_Extend.v
â”‚   â”œâ”€â”€ CP0.v
â”‚   â”œâ”€â”€ Branch_Unit.v
â”‚   â”œâ”€â”€ Branch_Prediction.v
â”‚   â”œâ”€â”€ hazard_unit.v
â”‚   â”œâ”€â”€ hi_lo_reg.v
â”‚   â”œâ”€â”€ mux_4x1.v
â”‚   â”œâ”€â”€ booth_multiplier.v
â”‚   â”œâ”€â”€ division.v
â”‚   â””â”€â”€ MIPS_PIPE_tb.v        # Testbench
â”‚
â”œâ”€â”€ Memory
â”‚   â”œâ”€â”€ Instruction_Memory.v
â”‚   â”œâ”€â”€ Data_Memory.v
â”‚   â””â”€â”€ DDR_BRAM.v
â”‚
â”œâ”€â”€ Interconnect & Bus
â”‚   â”œâ”€â”€ AHB_APB_BRIDGE.v
â”‚   â”œâ”€â”€ AHB_Decoder.v
â”‚   â”œâ”€â”€ Default_Slave.v
â”‚
â”œâ”€â”€ Peripherals
â”‚   â”œâ”€â”€ UART.v
â”‚   â”œâ”€â”€ SPI.v
â”‚   â”œâ”€â”€ TIMER.v
â”‚   â”œâ”€â”€ cmsdk_ahb_gpio.v
â”‚   â”œâ”€â”€ cmsdk_iop_gpio.v
â”‚   â”œâ”€â”€ cmsdk_apb_timer.v
â”‚   â””â”€â”€ cmsdk_ahb_to_iop.v
â”‚
â”œâ”€â”€ Misc
â”‚   â”œâ”€â”€ do.txt
â”‚   â”œâ”€â”€ sourcefile.txt
â”‚   â”œâ”€â”€ filenames.txt
â”‚   â”œâ”€â”€ test1.txt ~ test5.txt
â”‚
â””â”€â”€ CACHE/                   # Placeholder or implementation of cache logic
```

## ğŸ› ï¸ How to Use

1. **Simulation**:  
   Use any Verilog simulation tool like ModelSim or Vivado. Run `MIPS_PIPE_tb.v` to verify processor functionality.

2. **Synthesis**:  
   The project is FPGA-ready and designed with synthesizability in mind. Use Vivado or Quartus with proper memory and peripheral mapping.

3. **Test Files**:  
   The `test*.txt` files may include test programs or memory initializations.

## ğŸ“¦ Dependencies

- Verilog 2001+
- Simulation tools: ModelSim, Vivado Simulator
- Optional: Xilinx IPs for DDR or peripherals if targeting Xilinx FPGAs

## ğŸ“ƒ License

MIT License (or add your preferred license)
