Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Thu Oct 26 18:24:18 2023
| Host         : LAURPC running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file vga_controller_control_sets_placed.rpt
| Design       : vga_controller
| Device       : xc7a35t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     5 |
|    Minimum number of control sets                        |     5 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |     6 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     5 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |     3 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               8 |            8 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              43 |           13 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              63 |           18 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------+------------------------------+-----------------------------------------+------------------+----------------+--------------+
|    Clock Signal   |         Enable Signal        |             Set/Reset Signal            | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------+------------------------------+-----------------------------------------+------------------+----------------+--------------+
|  clk_gen/clk_out1 |                              |                                         |                8 |              8 |         1.00 |
|  clk_gen/clk_out1 |                              | hc/horizontal_position_counter_reg[8]_0 |                5 |             12 |         2.40 |
|  clk_gen/clk_out1 |                              | hc/p_0_in                               |                8 |             31 |         3.88 |
|  clk_gen/clk_out1 | hc/vertical_position_counter | vc/vertical_position_counter[0]_i_1_n_0 |                8 |             31 |         3.88 |
|  clk_gen/clk_out1 | vc/read_address              | vc/read_address_reg_16_sn_1             |               10 |             32 |         3.20 |
+-------------------+------------------------------+-----------------------------------------+------------------+----------------+--------------+


