$date
	Mon Nov 07 05:39:19 2022
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module UART_TX_TOP_tb $end
$var parameter 0 ! CLK_Period $end
$var parameter 32 " even $end
$var parameter 32 # odd $end
$var reg 1 $ CLK_tb $end
$var reg 1 % RST_tb $end
$var reg 8 & P_DATA_tb [7:0] $end
$var reg 1 ' DATA_VALID_tb $end
$var reg 1 ( PAR_EN_tb $end
$var reg 1 ) PAR_TYP_tb $end
$var wire 1 * TX_OUT_tb $end
$var wire 1 + BUSY_tb $end
$var reg 11 , FRAME_PAR [10:0] $end
$var reg 10 - FRAME_NPAR [9:0] $end
$var integer 32 . i $end
$scope task initialize $end
$upscope $end
$scope task reset $end
$upscope $end
$scope task data_even_parity $end
$var reg 8 / p_data [7:0] $end
$var reg 1 0 data_valid $end
$upscope $end
$scope task data_odd_parity $end
$var reg 8 1 p_data [7:0] $end
$var reg 1 2 data_valid $end
$upscope $end
$scope task data_no_parity $end
$var reg 8 3 p_data [7:0] $end
$var reg 1 4 data_valid $end
$upscope $end
$scope module DUT $end
$var wire 1 5 P_DATA [7] $end
$var wire 1 6 P_DATA [6] $end
$var wire 1 7 P_DATA [5] $end
$var wire 1 8 P_DATA [4] $end
$var wire 1 9 P_DATA [3] $end
$var wire 1 : P_DATA [2] $end
$var wire 1 ; P_DATA [1] $end
$var wire 1 < P_DATA [0] $end
$var wire 1 = DATA_VALID $end
$var wire 1 > PAR_EN $end
$var wire 1 ? PAR_TYP $end
$var wire 1 @ CLK $end
$var wire 1 A RST $end
$var wire 1 * TX_OUT $end
$var wire 1 + BUSY $end
$var wire 1 B Busy $end
$var wire 1 C START_BIT $end
$var wire 1 D SER_DATA $end
$var wire 1 E PAR_BIT $end
$var wire 1 F STOP_BIT $end
$var wire 1 G SER_EN $end
$var wire 1 H SER_DONE $end
$var wire 1 I MUX_SEL [1] $end
$var wire 1 J MUX_SEL [0] $end
$scope module U0_parity $end
$var parameter 32 K even $end
$var parameter 32 L odd $end
$var wire 1 5 P_DATA [7] $end
$var wire 1 6 P_DATA [6] $end
$var wire 1 7 P_DATA [5] $end
$var wire 1 8 P_DATA [4] $end
$var wire 1 9 P_DATA [3] $end
$var wire 1 : P_DATA [2] $end
$var wire 1 ; P_DATA [1] $end
$var wire 1 < P_DATA [0] $end
$var wire 1 = DATA_VALID $end
$var wire 1 > PAR_EN $end
$var wire 1 ? PAR_TYP $end
$var wire 1 @ CLK $end
$var wire 1 A RST $end
$var reg 1 M PAR_BIT $end
$upscope $end
$scope module U0_serializer $end
$var parameter 8 N done $end
$var wire 1 5 P_DATA [7] $end
$var wire 1 6 P_DATA [6] $end
$var wire 1 7 P_DATA [5] $end
$var wire 1 8 P_DATA [4] $end
$var wire 1 9 P_DATA [3] $end
$var wire 1 : P_DATA [2] $end
$var wire 1 ; P_DATA [1] $end
$var wire 1 < P_DATA [0] $end
$var wire 1 = DATA_VALID $end
$var wire 1 B Busy $end
$var wire 1 G SER_EN $end
$var wire 1 @ CLK $end
$var wire 1 A RST $end
$var reg 1 O SER_DONE $end
$var reg 1 P SER_DATA $end
$var reg 8 Q shift_register [7:0] $end
$var reg 8 R done_register [7:0] $end
$upscope $end
$scope module U0_FSM $end
$var parameter 6 S IDLE $end
$var parameter 6 T Receive_Data $end
$var parameter 6 U Start_Transmission $end
$var parameter 6 V Data_Transmission $end
$var parameter 6 W Parity_Transmission $end
$var parameter 6 X End_Transmission $end
$var wire 1 = DATA_VALID $end
$var wire 1 > PAR_EN $end
$var wire 1 H SER_DONE $end
$var wire 1 @ CLK $end
$var wire 1 A RST $end
$var reg 1 Y Busy $end
$var reg 2 Z MUX_SEL [1:0] $end
$var reg 1 [ SER_EN $end
$var reg 6 \ current_state [5:0] $end
$var reg 6 ] next_state [5:0] $end
$upscope $end
$scope module U0_mux $end
$var wire 1 I MUX_SEL [1] $end
$var wire 1 J MUX_SEL [0] $end
$var wire 1 B Busy $end
$var wire 1 C START_BIT $end
$var wire 1 D SER_DATA $end
$var wire 1 E PAR_BIT $end
$var wire 1 F STOP_BIT $end
$var wire 1 @ CLK $end
$var wire 1 A RST $end
$var reg 1 ^ TX_OUT $end
$var reg 1 _ BUSY $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0$
1%
b0 &
0'
0(
0)
b0 ,
b0 -
bx /
x0
bx 1
x2
bx 3
x4
xM
xO
xP
bx Q
bx R
xY
bx Z
x[
bx \
bx ]
x^
x_
b0 "
b1 #
b0 K
b1 L
b10000000 N
b1 S
b10 T
b100 U
b1000 V
b10000 W
b100000 X
r5 !
bx .
x*
x+
xB
0C
xD
xE
0F
xG
xH
xJ
xI
1A
0@
0?
0>
0=
0<
0;
0:
09
08
07
06
05
$end
#2500
1$
1@
1^
0_
1*
0+
#5000
0%
0$
0A
0@
0M
0O
0P
b0 Q
b0 R
b1 \
0^
0E
0D
0*
0H
b1 ]
0Y
b0 Z
0[
0B
0J
0I
0G
#7500
1$
1@
#10000
1%
0$
1A
0@
#12500
1$
1@
1^
1*
#15000
b10101001 /
10
b10101001 &
1'
1(
0$
1<
19
17
15
1=
1>
0@
b10 ]
#17500
1$
1@
1M
b10101001 Q
b10000000 R
b10 \
1E
b100 ]
#20000
0$
0@
#22500
1$
1@
b100 \
b1000 ]
1Y
1[
1B
1G
#25000
b1010 .
0$
0@
#27500
1$
1@
1P
b11010100 Q
b11000000 R
b1000 \
1_
0^
1D
1+
0*
b1 Z
1J
#30000
b1001 .
0$
0@
#32500
1$
1@
0P
b11101010 Q
b11100000 R
1^
0D
1*
#35000
b1000000000 ,
b1000 .
0$
0@
#37500
1$
1@
b11110101 Q
b11110000 R
0^
0*
#40000
b111 .
0$
0@
#42500
1$
1@
1P
b11111010 Q
b11111000 R
1D
#45000
b110 .
0$
0@
#47500
1$
1@
0P
b11111101 Q
b11111100 R
1^
0D
1*
#50000
b1001000000 ,
b101 .
0$
0@
#52500
1$
1@
1P
b11111110 Q
b11111110 R
0^
1D
0*
#55000
b100 .
0$
0@
#57500
1$
1@
0P
b11111111 Q
b11111111 R
1^
0D
1*
#60000
b1001010000 ,
b11 .
0$
0@
#62500
1$
1@
1P
1O
0^
1D
0*
1H
b10000 ]
#65000
b10 .
0$
0@
#67500
1$
1@
b10000 \
1^
1*
b100000 ]
b10 Z
0[
0J
1I
0G
#70000
b1001010100 ,
b1 .
0$
0@
#72500
1$
1@
b100000 \
b1 ]
b11 Z
1J
#75000
b1001010110 ,
b0 .
0$
0@
#77500
1$
1@
b1 \
0^
0*
b10 ]
0Y
b0 Z
0B
0J
0I
#80000
b11111111111111111111111111111111 .
0$
0@
#82500
1$
1@
b10101001 Q
b10000000 R
b10 \
1^
0_
1*
0+
b10101011 1
12
b10101011 &
1)
b100 ]
1;
1?
#85000
0$
0@
#87500
1$
1@
b10101011 Q
b100 \
b1000 ]
1Y
1[
1B
1G
#90000
0$
0@
#92500
b1010 .
1$
1@
b11010101 Q
0O
b11000000 R
b1000 \
1_
0^
1+
0*
0H
b1 Z
1J
#95000
0$
0@
#97500
b1001 .
1$
1@
b11101010 Q
b11100000 R
1^
1*
#100000
0$
0@
#102500
b1000 .
1$
1@
0P
b11110101 Q
b11110000 R
0D
#105000
0$
0@
#107500
b1101010110 ,
b111 .
1$
1@
1P
b11111010 Q
b11111000 R
0^
1D
0*
#110000
0$
0@
#112500
b110 .
1$
1@
0P
b11111101 Q
b11111100 R
1^
0D
1*
#115000
0$
0@
#117500
b101 .
1$
1@
1P
b11111110 Q
b11111110 R
0^
1D
0*
#120000
0$
0@
#122500
b100 .
1$
1@
0P
b11111111 Q
b11111111 R
1^
0D
1*
#125000
0$
0@
#127500
b11 .
1$
1@
1P
1O
0^
1D
0*
1H
b10000 ]
#130000
0$
0@
#132500
b10 .
1$
1@
b10000 \
1^
1*
b100000 ]
b10 Z
0[
0J
1I
0G
#135000
0$
0@
#137500
b1 .
1$
1@
b100000 \
b1 ]
b11 Z
1J
#140000
0$
0@
#142500
b0 .
1$
1@
b1 \
0^
0*
b10 ]
0Y
b0 Z
0B
0J
0I
#145000
0$
0@
#147500
b11111111111111111111111111111111 .
1$
1@
b10101011 Q
b10000000 R
b10 \
1^
0_
1*
0+
b11101001 3
14
b11101001 &
0(
b100 ]
0;
16
0>
#150000
0$
0@
#152500
1$
1@
b11101001 Q
b100 \
b1000 ]
1Y
1[
1B
1G
#155000
0$
0@
#157500
b1001 .
1$
1@
b11110100 Q
0O
b11000000 R
b1000 \
1_
0^
1+
0*
0H
b1 Z
1J
#160000
0$
0@
#162500
b1000 .
1$
1@
0P
b11111010 Q
b11100000 R
1^
0D
1*
#165000
0$
0@
#167500
b100000000 -
b111 .
1$
1@
b11111101 Q
b11110000 R
0^
0*
#170000
0$
0@
#172500
b110 .
1$
1@
1P
b11111110 Q
b11111000 R
1D
#175000
0$
0@
#177500
b101 .
1$
1@
0P
b11111111 Q
b11111100 R
1^
0D
1*
#180000
0$
0@
#182500
b100100000 -
b100 .
1$
1@
1P
b11111110 R
0^
1D
0*
#185000
0$
0@
#187500
b11 .
1$
1@
b11111111 R
1^
1*
#190000
0$
0@
#192500
b100101000 -
b10 .
1$
1@
1O
1H
b100000 ]
#195000
0$
0@
#197500
b100101100 -
b1 .
1$
1@
b100000 \
b1 ]
b11 Z
0[
1I
0G
#200000
0$
0@
#202500
b100101110 -
b0 .
1$
1@
b1 \
0^
0*
b10 ]
0Y
b0 Z
0B
0J
0I
#205000
0$
0@
#207500
b11111111111111111111111111111111 .
1$
1@
b11101001 Q
b10000000 R
b10 \
1^
0_
1*
0+
b100 ]
#210000
0$
0@
#212500
1$
1@
b100 \
b1000 ]
1Y
1[
1B
1G
#215000
0$
0@
