/* SPDX-License-Identifier: GPL-2.0 */
/* Copyright (c) 2020 MediaTek Inc. */

#ifndef __ADAPTOR_SUBDRV_H__
#define __ADAPTOR_SUBDRV_H__

#include <media/v4l2-subdev.h>

//#include "kd_imgsensor_define_v4l2.h"
#include "imgsensor-user.h"
#include "imgsensor-krn_user.h"
#include "adaptor-def.h"
#include "mtk-i3c-i2c-wrap.h"
#include "adaptor-i2c.h"

#define MT6985_PHY_CTRL_VERSIONS "mt6985"
#define MT6897_PHY_CTRL_VERSIONS "mt6897"
#define MT6989_PHY_CTRL_VERSIONS "mt6989"
#define MT6878_PHY_CTRL_VERSIONS "mt6878"
#define MT6991_PHY_CTRL_VERSIONS "mt6991"

#define DEBUG_LOG(ctx, ...) do { \
	if (ctx->i2c_client) \
		imgsensor_info.sd = i2c_get_clientdata(ctx->i2c_client); \
	if (ctx->ixc_client.protocol) \
		imgsensor_info.sd = adaptor_ixc_get_clientdata(&ctx->ixc_client); \
	if (imgsensor_info.sd) \
		imgsensor_info.adaptor_ctx_ = to_ctx(imgsensor_info.sd); \
	if ((imgsensor_info.adaptor_ctx_) \
		&& unlikely(*((imgsensor_info.adaptor_ctx_)->sensor_debug_flag))) { \
		LOG_INF(__VA_ARGS__); \
	} \
} while (0)

/* def V4L2_MBUS_CSI2_IS_USER_DEFINED_DATA */

#define PARAM_DEFAULT 0
#define PARAM_UNDEFINED 0
#define GLP_DT_MAX_CNT 4
#define HW_INIT_TIME_MAX 15000000 // 15ms
#define MAX_UPDATED_TIMES 100
#define DEFAULT_LSHIFT_MAX 7
enum {
	I2C_DT_ADDR_16_DATA_8 = 0,
	I2C_DT_ADDR_16_DATA_16,
	I2C_DT_ADDR_8_DATA_8,
	I2C_DT_MAXCNT,
};

/*
 * I2C_TABLE_DT_ADDR_16_DATA_8:
 *   write with a list of 16-bit address and 8-bit data
 *   (addr1_16 + data1_8) + (addr2_16 + data2_8)
 * I2C_TABLE_DT_ADDR_16_DATA_16:
 *   write with a list of 16-bit address and 16-bit data
 *   (addr1_16 + data1_16) + (addr2_16 + data2_16)
 * I2C_TABLE_DT_ADDR_16_DATA_8_BURST:
 *   write with a 16-bit address and a list of 8-bit data
 *   (addr1_16 + data1_8 + data2_8)
 *   it's equal to (addr1_16 + data1_8) + (addr1_16 + data2_8)
 * I2C_TABLE_DT_ADDR_16_DATA_16_BURST:
 *   write with a 16-bit address and a list of 16-bit data
 *   (addr1_16 + data1_16 + data2_16)
 *   it's equal to (addr1_16 + data1_16) + (addr1_16 + data2_16)
 * I2C_TABLE_DT_ADDR_16_DATA_8_SEQ:
 *   write with a 16-bit address and a list of 8-bit data that will be written
 *   to sequential addresses
 *   (addr1_16 + data1_8 + data2_8 + data3_8)
 *   it's equal to (addr1_16 + data1_8) + ({next_addr_of_addr1_16} + data2_8)
 * I2C_TABLE_DT_ADDR_8_DATA_8:
 *   write with a list of 8-bit address and 8-bit data
 *   (addr1_8 + data1_8) + (addr2_8 + data2_8)
 */
enum {
	I2C_TABLE_DT_ADDR_16_DATA_8 = 0,
	I2C_TABLE_DT_ADDR_16_DATA_16,
	I2C_TABLE_DT_ADDR_16_DATA_8_BURST,
	I2C_TABLE_DT_ADDR_16_DATA_16_BURST,
	I2C_TABLE_DT_ADDR_16_DATA_8_SEQ,
	I2C_TABLE_DT_ADDR_8_DATA_8,
	I2C_TABLE_DT_MAXCNT,
};

enum {
	HW_ID_AVDD = 0,
	HW_ID_DVDD,
	HW_ID_DOVDD,
	HW_ID_AFVDD,
	HW_ID_AFVDD1,
	HW_ID_AVDD1,
	HW_ID_AVDD2,
	HW_ID_AVDD3,
	HW_ID_AVDD4,
	HW_ID_BASE,
	HW_ID_PDN,
	HW_ID_RST,
	HW_ID_MCLK,
	HW_ID_MCLK_DRIVING_CURRENT,
	HW_ID_MIPI_SWITCH,
	HW_ID_DVDD1,
	HW_ID_DVDD2,
	HW_ID_OISVDD,
	HW_ID_OISEN,
	HW_ID_RST1,
	HW_ID_MCLK1,
	HW_ID_MCLK1_DRIVING_CURRENT,
	HW_ID_PONV,
	HW_ID_SCL,
	HW_ID_SDA,
	HW_ID_RST_SCP,
	HW_ID_AVDD1_SCP,
	HW_ID_DVDD1_SCP,
	HW_ID_EINT,
	HW_ID_MAXCNT,
};

#define HW_ID_NAMES \
	"HW_ID_AVDD", \
	"HW_ID_DVDD", \
	"HW_ID_DOVDD", \
	"HW_ID_AFVDD", \
	"HW_ID_AFVDD1", \
	"HW_ID_AVDD1", \
	"HW_ID_AVDD2", \
	"HW_ID_AVDD3", \
	"HW_ID_AVDD4", \
	"HW_ID_BASE", \
	"HW_ID_PDN", \
	"HW_ID_RST", \
	"HW_ID_MCLK", \
	"HW_ID_MCLK_DRIVING_CURRENT", \
	"HW_ID_MIPI_SWITCH", \
	"HW_ID_DVDD1", \
	"HW_ID_DVDD2", \
	"HW_ID_OISVDD", \
	"HW_ID_OISEN", \
	"HW_ID_RST1", \
	"HW_ID_MCLK1", \
	"HW_ID_MCLK1_DRIVING_CURRENT", \
	"HW_ID_PONV", \
	"HW_ID_SCL", \
	"HW_ID_SDA", \
	"HW_ID_RST_SCP", \
	"HW_ID_AVDD1_SCP", \
	"HW_ID_DVDD1_SCP", \
	"HW_ID_EINT", \

enum AOV_MODE_CTRL_OPS {
	AOV_MODE_CTRL_OPS_SENSING_CTRL = 0,
	AOV_MODE_CTRL_OPS_MONTION_DETECTION_CTRL,
	AOV_MODE_CTRL_OPS_SENSING_UT_ON_SCP,
	AOV_MODE_CTRL_OPS_SENSING_UT_ON_APMCU,
	AOV_MODE_CTRL_OPS_DPHY_GLOBAL_TIMING_CONTINUOUS_CLK,
	AOV_MODE_CTRL_OPS_DPHY_GLOBAL_TIMING_NON_CONTINUOUS_CLK,
	AOV_MODE_CTRL_OPS_MAX_NUM,
};

enum GENERI_LONG_PACKET_DT {
	GLP_DT_0X10 = 0x10,
	GLP_DT_0X11,
	GLP_DT_0X12,
	GLP_EBD_DT = GLP_DT_0X12,
	GLP_DT_0X13,
	GLP_DT_0X14,
	GLP_DT_0X15,
	GLP_DT_0X16,
	GLP_DT_0X17,
};

enum MCLK_SRC_TYPE {
	MCLK_NORMAL = 0,
	MCLK_ULPOSC,
};


enum IMGSENSOR_STAGGER_RG_ORDER {
	IMGSENSOR_STAGGER_RG_NONE = 0,
	IMGSENSOR_STAGGER_RG_LE_FIRST = IMGSENSOR_STAGGER_RG_NONE,
	IMGSENSOR_STAGGER_RG_SE_FIRST = 1,
};

enum IMGSENSOR_STAGGER_FL_TYPE {
	IMGSENSOR_STAGGER_FL_NONE = 0,
	IMGSENSOR_STAGGER_FL_AUTO_DIVIDED = IMGSENSOR_STAGGER_FL_NONE,
	IMGSENSOR_STAGGER_FL_MANUAL = 1,
};

struct subdrv_pw_val {
	int para1;
	int para2;
};

struct subdrv_pw_seq_entry {
	int id;
	struct subdrv_pw_val val;
	int delay;
};

struct u32_min_max {
	u32 min;
	u32 max;
};

struct u64_min_max {
	u64 min;
	u64 max;
};

struct eeprom_info_struct {
	u32 header_id;
	u32 addr_header_id;
	u8 i2c_write_id;

	u8 qsc_support;
	u16 qsc_size;
	u16 addr_qsc;
	u16 sensor_reg_addr_qsc;
	u8 *qsc_table;

	u8 pdc_support;
	u16 pdc_size;
	u16 addr_pdc;
	u16 sensor_reg_addr_pdc;
	u8 *pdc_table;

	u8 lrc_support;
	u16 lrc_size;
	u16 addr_lrc;
	u16 sensor_reg_addr_lrc;
	u8 *lrc_table;

	u8 xtalk_support; /* [1]sw-remo; [0]hw-remo; 0, not support */
	u16 xtalk_size;
	u16 addr_xtalk;
	u16 sensor_reg_addr_xtalk;
	u8 *xtalk_table;

	/* preloaded data */
	u8 *preload_qsc_table;
	u8 *preload_pdc_table;
	u8 *preload_lrc_table;
	u8 *preload_xtalk_table;
};

struct dcg_info_struct {
	enum IMGSENSOR_DCG_MODE dcg_mode;
	enum IMGSENSOR_DCG_GAIN_MODE dcg_gain_mode;
	enum IMGSENSOR_DCG_GAIN_BASE dcg_gain_base;
	u32 dcg_gain_ratio_min;
	u32 dcg_gain_ratio_max;
	u32 dcg_gain_ratio_step;
	u32 *dcg_gain_table;
	u32 dcg_gain_table_size;
	u32 dcg_ratio_group[IMGSENSOR_EXPOSURE_CNT];
};


#define MAX_EBD_PIXEL_OFFSET_NUM 4
struct ebd_loc {
	u16 loc_line;
	u16 loc_pix[MAX_EBD_PIXEL_OFFSET_NUM];
};

struct ebd_info_struct {
	struct ebd_loc frm_cnt_loc;
	struct ebd_loc coarse_integ_loc[IMGSENSOR_STAGGER_EXPOSURE_CNT];
	struct ebd_loc ana_gain_loc[IMGSENSOR_STAGGER_EXPOSURE_CNT];
	struct ebd_loc dig_gain_loc[IMGSENSOR_STAGGER_EXPOSURE_CNT];
	struct ebd_loc coarse_integ_shift_loc;
	struct ebd_loc dol_loc;
	struct ebd_loc framelength_loc;
	struct ebd_loc temperature_loc;
};

struct hw_init_time_struct {
	u64 init_time_ns;
	u32 times;
};

/* The info may be different by lut */
/* By lut might has different linetime */
/* The mode's static info will be assumed as default/non-lut info */
struct mode_lut_static_info {
	u64 pclk;
	u32 linelength;
	u32 framelength;
	/* line_time is calculated by pclk and linelength */

	u32 readout_length;
	u32 read_margin;
	u32 framelength_step;
	u32 min_vblanking_line;

	/* cit loss is existed between luts which has different linetime */
	u32 cit_loss;
};

/* The info may be different by exp */
/* Will override mode's info if specified */
struct multiexp_static_info {
	/* used to query the linetime info by lut */
	u8 belong_to_lut_id;

	u32 coarse_integ_step;
	u32 exposure_margin;
	u32 ae_binning_ratio;
	int fine_integ_line;

	u32 dig_gain_min;
	u32 dig_gain_max;
	u32 dig_gain_step;
};

struct subdrv_mode_struct {
	u16 *mode_setting_table;
	u32 mode_setting_len;
	u16 *mode_setting_table_for_md;
	u32 mode_setting_len_for_md;
	u32 seamless_switch_group;
	u16 *seamless_switch_mode_setting_table;
	u32 seamless_switch_mode_setting_len;
	enum IMGSENSOR_HDR_MODE_ENUM hdr_mode;
	u32 raw_cnt;
	u32 exp_cnt;

	u64 pclk;
	u32 linelength;
	u32 framelength;
	u16 max_framerate;
	u32 mipi_pixel_rate;
	u32 readout_length;
	u32 read_margin;
	u32 framelength_step;
	u32 coarse_integ_step;
	u32 min_exposure_line;
	u32 min_vblanking_line;
	u32 exposure_margin;
	struct SENSOR_WINSIZE_INFO_STRUCT imgsensor_winsize_info;

	enum IMGSENSOR_RGBW_OUTPUT_MODE rgbw_output_mode;

	/* aov param by mode */
	u8 aov_mode;
	u8 rosc_mode;
	u8 s_dummy_support;
	enum IMGSENSOR_AE_CONTROL_SUPPORT ae_ctrl_support;

	u8 pdaf_cap;
	struct SET_PD_BLOCK_INFO_T *imgsensor_pd_info;
	u32 ae_binning_ratio;
	int fine_integ_line;
	u8 delay_frame;
	struct mtk_csi_param csi_param;
	struct mtk_sensor_ctle_param *ctle_param;
	struct mtk_mbus_frame_desc_entry *frame_desc;
	u32 num_entries;

	/* assign value only if fixed value by mode */
	u8 sensor_output_dataformat;
	enum ACDK_SENSOR_OUTPUT_FORMAT_CELL_TYPE sensor_output_dataformat_cell_type;
	//u32 ana_gain_min; // Deprecated, use multi_exposure_ana_gain_range instead
	//u32 ana_gain_max; // Deprecated, use multi_exposure_ana_gain_range instead
	u32 dig_gain_min;
	u32 dig_gain_max;
	u32 dig_gain_step;
	struct u32_min_max multi_exposure_ana_gain_range[IMGSENSOR_EXPOSURE_CNT];
	struct u64_min_max multi_exposure_shutter_range[IMGSENSOR_EXPOSURE_CNT];

	/* The fillin number will up to mode's `exp_cnt` */
	struct multiexp_static_info multiexp_s_info[IMGSENSOR_EXPOSURE_CNT];
	struct mode_lut_static_info mode_lut_s_info[IMGSENSOR_LUT_MAXCNT];

	bool dpc_enabled; /* defect pixel correction */
	bool pdc_enabled; /* pd correction */
	bool awb_enabled; /* awb_enabled */
	struct mtk_sensor_saturation_info *saturation_info;
	struct dcg_info_struct dcg_info;
	u32 exposure_order_in_lbmf;
	u32 exposure_order_in_dcg;
	u32 mode_type_in_lbmf;
	u32 sw_fl_delay;
	u8 support_mcss;
	u8 is_stick_hdr_vsync;
	u8 force_wr_mode_setting;

	/* custom reserved field for mode */
	u32 cust_sensor_mode_data_len;
	char *cust_sensor_mode_data;

  #ifdef OPLUS_FEATURE_CAMERA_COMMON
	u32 prohibited_exp[CUST_AE_MAX_INVALID_EXPLINE_CNT];
  #endif /*OPLUS_FEATURE_CAMERA_COMMON*/
};

struct reg_setting_entry {
	u32 i2c_transfer_tlb_data_type;
	u32 setting_table_len;
	int delay;
	u16 *setting_table;
};

#define REG_ADDR_MAXCNT 4
struct reg_ {
	u16 addr[REG_ADDR_MAXCNT];
};

struct subdrv_static_ctx {
	u32 sensor_id;
	struct reg_ reg_addr_sensor_id;
	u8 i2c_addr_table[5]; /* must end with 0xFF */
	u32 i2c_burst_write_support;
	u32 i2c_transfer_data_type;
	struct eeprom_info_struct *eeprom_info;
	u32 eeprom_num;
	//u16 resolution[2];  // Deprecated, no used
	u8 mirror;

	//u8 mclk; // mclk freqency, suggest 24 or 26 for 24Mhz or 26Mhz. Deprecated, use pw_seq instead
	//u8 aov_mclk; // aov_mclk freqency, suggest 24 or 26 for 24Mhz or 26Mhz. Deprecated, use pw_seq instead
	//u8 isp_driving_current; // mclk driving current. Deprecated, use pw_seq instead
	u8 sensor_interface_type;
	u8 mipi_sensor_type; /* 0,MIPI_OPHY_NCSI2; 1,MIPI_OPHY_CSI2, default is NCSI2 */
	u8 mipi_lane_num;
	u32 ob_pedestal;
	/* 1,2,4,8-line interleaving for DCG AP merge mode output type, default is 2 */
	u8 line_interleave_num;

	u8 sensor_output_dataformat;
	u32 ana_gain_def; /* ana_gain = 4x, ISO400 = 0dB */
	u32 ana_gain_min;
	u32 ana_gain_max;
	u32 ana_gain_type;
	u32 ana_gain_step;
	u32 *ana_gain_table;
	u32 ana_gain_table_size;
	u32 tuning_iso_base; /* ana_gain = 1x, support min ISO100 */
	u32 exposure_def;
	u32 exposure_min;
	u32 exposure_max;
	u32 exposure_step;
	u8 exposure_margin;
	u32 dig_gain_min;
	u32 dig_gain_max;
	u32 dig_gain_step;
	struct mtk_sensor_saturation_info *saturation_info;

	u32 frame_length_max; /* max frame length for sensor capability, maybe using fll_lshift */
	u32 frame_length_max_without_lshift; /* max of FLL register */

	u8 ae_effective_frame;
	u8 frame_time_delay_frame; /* EX: sony => 3 ; non-sony => 2 */
	u32 start_exposure_offset;
	u32 start_exposure_offset_custom;

	enum IMGSENSOR_PDAF_SUPPORT_TYPE_ENUM pdaf_type;
	enum IMGSENSOR_HDR_SUPPORT_TYPE_ENUM hdr_type;
	enum IMGSENSOR_RGBW_SUPPORT_TYPE_ENUM rgbw_support;
	u8 seamless_switch_support;
	enum SENSOR_SEAMLESS_SWITCH_TYPE seamless_switch_type;
	unsigned int seamless_switch_hw_re_init_time_ns;
	u8 seamless_switch_prsh_hw_fixed_value;
	u32 seamless_switch_prsh_length_lc;
	struct reg_ reg_addr_prsh_length_lines;
	u16 reg_addr_prsh_mode;

	u8 temperature_support;

	int (*g_temp)(void *arg);
	u16 (*g_gain2reg)(u32 arg);
	void (*g_cali)(void *arg);
	void (*s_gph)(void *arg, u8 en);
	void (*s_cali)(void *arg);
	int (*s_streaming_control)(void *arg, bool enable);
	void (*s_data_rate_global_timing_phy_ctrl)(void *arg);
	int (*s_pwr_seq_reset_view_to_sensing)(void *arg);

	u16 reg_addr_stream;
	u16 reg_addr_mirror_flip;
	struct reg_ reg_addr_exposure[IMGSENSOR_STAGGER_EXPOSURE_CNT];
	struct reg_ reg_addr_exposure_in_lut[IMGSENSOR_STAGGER_EXPOSURE_CNT];

	u8 fll_lshift_max;
	u8 cit_lshift_max;
	u16 long_exposure_support;
	u16 reg_addr_exposure_lshift;
	u16 reg_addr_frame_length_lshift;
	struct reg_ reg_addr_ana_gain[IMGSENSOR_STAGGER_EXPOSURE_CNT];
	struct reg_ reg_addr_ana_gain_in_lut[IMGSENSOR_STAGGER_EXPOSURE_CNT];
	struct reg_ reg_addr_dig_gain[IMGSENSOR_STAGGER_EXPOSURE_CNT];
	struct reg_ reg_addr_dig_gain_in_lut[IMGSENSOR_STAGGER_EXPOSURE_CNT];
	struct reg_ reg_addr_frame_length;
	struct reg_ reg_addr_frame_length_in_lut[IMGSENSOR_STAGGER_EXPOSURE_CNT];
	u16 reg_addr_temp_en;
	u16 reg_addr_temp_read;
	u16 reg_addr_auto_extend;
	u16 reg_addr_frame_count;
	u16 reg_addr_fast_mode;
	u16 reg_addr_dcg_ratio;
	u16 reg_addr_fast_mode_in_lbmf;
	u16 reg_addr_stream_in_lbmf;
	u16 reg_addr_gph_delay;
	u32 seamless_switch_with_gph_delay;

	u16 *init_setting_table;
	u32 init_setting_len;
	struct reg_setting_entry *init_setting_table_v2;
	u32 init_setting_table_v2_cnt;
	struct subdrv_mode_struct *mode;
	struct mtk_sensor_ctle_param *ctle_param;
	struct mtk_sensor_insertion_loss *insertion_loss;
	u32 sensor_mode_num;
	u32 ocl_info;
	struct subdrv_feature_control *list;
	u32 list_len;
	u8 chk_s_off_sta;
	u8 chk_s_off_end;
	int (*chk_streaming_st)(void *arg);

	u16 *i3c_precfg_setting_table;
	u32 i3c_precfg_setting_len;

	u32 checksum_value;

	u8 aov_sensor_support;
	u32 aov_csi_clk;	/* aov switch csi clk param */
	unsigned int sensor_mode_ops;
	bool sensor_debug_sensing_ut_on_scp;
	bool sensor_debug_dphy_global_timing_continuous_clk;
	u16 reg_addr_aov_mode_mirror_flip;
	u8 init_in_open;
	u8 streaming_ctrl_imp;

	/* custom stream control delay timing for hw limitation */
	u64 custom_stream_ctrl_delay;

	/* embedded data line parsing */
	struct ebd_info_struct ebd_info;

	/* record glp data type */
	u32 glp_dt[GLP_DT_MAX_CNT];

	/* MCSS */
	u8 use_mcss_gph_sync;
	u16 reg_addr_mcss_slave_add_en_2nd;
	u16 reg_addr_mcss_slave_add_acken_2nd;
	u16 reg_addr_mcss_controller_target_sel;
	u16 reg_addr_mcss_xvs_io_ctrl;
	u16 reg_addr_mcss_extout_en;
	u16 reg_addr_mcss_sgmsync_sel;
	u16 reg_addr_mcss_swdio_io_ctrl;
	u16 reg_addr_mcss_gph_sync_mode;
	u16 reg_addr_mcss_complete_sleep_en;
	u16 reg_addr_mcss_mc_frm_lp_en;
	u16 reg_addr_mcss_frm_length_reflect_timing;
	u16 reg_addr_mcss_mc_frm_mask_num;
	int (*mcss_init)(void *arg);
	int (*mcss_update_subdrv_para)(void *arg, int scenario_id);

	/* cust_get_linetime_in_ns */
	int (*cust_get_linetime_in_ns)(void *arg, u32 scenario_id,
		u32 *linetime_in_ns, enum GET_LINETIME_ENUM linetime_type,
		enum IMGSENSOR_EXPOSURE exp_idx);
	u32 cycle_base_ratio;

	/* custom reserved field */
	u32 cust_global_data_len;
	char *cust_global_data;

	int (*fake_sensor_cb_init)(void *arg);

	/* stagger behavior by vendor type */
	enum IMGSENSOR_STAGGER_RG_ORDER stagger_rg_order;
	enum IMGSENSOR_STAGGER_FL_TYPE stagger_fl_type;
};

struct subdrv_static_ctx_mode_ext_ops {
	u32 mode_id;

	/* customed function pointer by sensor mode */
	/* Add function pointer here */
};

/**
 * This struct is used for register ISF function extension ops.
 * It's the same as the function pointer in subdrv_static_ctx
 */
struct subdrv_static_ctx_ext_ops {
	/* customed i2c addr table */
	u8 i2c_addr_table[5]; /* must end with 0xFF */

	/* customed feature control */
	struct subdrv_feature_control *list;
	u32 list_len;

	/* customed sensor function with common subdrv ctrl */
	int (*g_temp)(void *arg);
	u16 (*g_gain2reg)(u32 arg);
	void (*g_cali)(void *arg);
	void (*s_gph)(void *arg, u8 en);
	void (*s_cali)(void *arg);
	int (*s_streaming_control)(void *arg, bool enable);
	void (*s_data_rate_global_timing_phy_ctrl)(void *arg);
	int (*s_pwr_seq_reset_view_to_sensing)(void *arg);
	int (*mcss_init)(void *arg);
	int (*mcss_update_subdrv_para)(void *arg, int scenario_id);
	int (*cust_get_linetime_in_ns)(void *arg, u32 scenario_id,
		u32 *linetime_in_ns, enum GET_LINETIME_ENUM linetime_type,
		enum IMGSENSOR_EXPOSURE exp_idx);
	int (*chk_streaming_st)(void *arg);

	/* customed function pointer by sensor mode */
	struct subdrv_static_ctx_mode_ext_ops *mode_ext_ops_list;
	u32 mode_ext_ops_list_len;

	/* debug ops */
	struct subdrv_static_ctx *debug_check_with_exist_s_ctx;
};

#define HDR_CAP_IHDR 0x1
#define HDR_CAP_MVHDR 0x2
#define HDR_CAP_ZHDR 0x4
#define HDR_CAP_3HDR 0x8
#define HDR_CAP_ATR 0x10

#define PDAF_CAP_PIXEL_DATA_IN_RAW 0x1
#define PDAF_CAP_PIXEL_DATA_IN_VC 0x2
#define PDAF_CAP_DIFF_DATA_IN_VC 0x4
#define PDAF_CAP_PDFOCUS_AREA 0x10

struct subdrv_ctx {
	struct i2c_client *i2c_client;
	struct i3c_i2c_device ixc_client;
	/* for I3C device which needs to use i2c do some extra work to switch i3c mode*/
	struct i3c_i2c_device i2c_vir_client;
	u16 pre_cfg_addr;
	u8 i2c_write_id;
	struct cache_wr_regs_u8_ixc i2cmem;
	u16 _size_to_write;
	u16 _i2c_msg_size;
	u32 eeprom_index;
	u8 eeprom_i2c_write_id;

	u32 is_hflip:1;
	u32 is_vflip:1;
	u32 hdr_cap;
	u32 pdaf_cap;
	int max_frame_length;
	int ana_gain_min;
	int ana_gain_max;
	int ana_gain_step;
	int ana_gain_def;
	int exposure_min;
	int exposure_max;
	int exposure_step;
	int exposure_def;
	int le_shutter_def;
	int me_shutter_def;
	int se_shutter_def;
	int le_gain_def;
	int me_gain_def;
	int se_gain_def;

	enum SENSOR_SCENARIO_ID_ENUM current_scenario_id;
	bool is_streaming;
	u32 sof_cnt;
	u32 ref_sof_cnt;
	u32 sof_no;

	u8 mirror; /* mirrorflip information */
	u8 sensor_mode; /* record IMGSENSOR_MODE enum value */
	u32 exposure[IMGSENSOR_STAGGER_EXPOSURE_CNT]; /* current exposure */
	u32 ana_gain[IMGSENSOR_STAGGER_EXPOSURE_CNT]; /* current ana_gain */
	u32 dig_gain[IMGSENSOR_STAGGER_EXPOSURE_CNT]; /* current dig_gain */
	u32 shutter; /* current shutter */
	u32 gain; /* current gain */
	u64 pclk; /* current pclk */
	u32 frame_length_rg; /* current framelength in RG */
	u32 frame_length_in_lut_rg[IMGSENSOR_STAGGER_EXPOSURE_CNT]; /* current lbmf framelength in RG */
	u32 frame_length; /* current framelength */
	u32 frame_length_in_lut[IMGSENSOR_STAGGER_EXPOSURE_CNT]; /* current lbmf framelength */
	u32 frame_length_pre_store_in_lut[IMGSENSOR_STAGGER_EXPOSURE_CNT]; /* previous lbmf framelength */
	u64 aeb_ae_ctrl_cnt; /* AEB control count */
	u64 aeb_ae_ctrl_cnt_last; /* AEB control last count */
	u32 frame_length_next; /* next framelength for sw delay fl */
	u32 line_length; /* current linelength */
	u32 min_frame_length; /* current framelength limitation */
	u8 margin; /* current (mode's) exp margin */
	u8 frame_time_delay_frame; /* EX: sony => 3 ; non-sony => 2 */
	u16 dummy_pixel; /* current dummypixel */
	u16 dummy_line; /* current dummline */
	u16 current_fps; /* current max fps */
	u32 readout_length; /* current readoutlength */
	u32 read_margin; /* current read margin */
	int autoflicker_en; /* record autoflicker enable or disable */
	u8 test_pattern; /* record test pattern mode or not */
	u8 ihdr_mode; /* ihdr enable or disable */
	u8 pdaf_mode; /* pdaf enable or disable */
	u8 hdr_mode; /* HDR mode : 0: disable HDR, 1:IHDR, 2:HDR, 9:ZHDR */
	struct IMGSENSOR_AE_FRM_MODE ae_frm_mode;
	u8 current_ae_effective_frame;
	bool extend_frame_length_en;
	bool is_seamless;
	bool fast_mode_on;
	bool ae_ctrl_gph_en;
	u16 l_shift;
	u32 min_vblanking_line;

	u32 is_read_preload_eeprom;
	u32 is_read_four_cell;

	struct pinctrl *pinctrl;
	struct pinctrl_state *state[STATE_MAXCNT];
	struct regulator *regulator[REGULATOR_MAXCNT];
	struct clk *clk[CLK_MAXCNT];

	struct subdrv_static_ctx s_ctx;

	u8 aov_sensor_support;
	/* aov switch csi clk param */
	u32 aov_csi_clk;
	const char *aov_phy_ctrl_ver;
	unsigned int sensor_mode_ops;
	bool sensor_debug_sensing_ut_on_scp;
	bool sensor_debug_dphy_global_timing_continuous_clk;

	bool *power_on_profile_en;
	struct mtk_sensor_profile sensor_pw_on_profile;

	/* for custom stream control delay timing */
	u64 stream_ctrl_start_time;
	u64 stream_ctrl_end_time;
	u64 stream_ctrl_start_time_mono;
	struct hw_init_time_struct hw_time_info[SENSOR_SCENARIO_ID_MAX];

	/* for MCSS */
	struct mtk_fsync_hw_mcss_init_info mcss_init_info;

	struct mutex i2c_buffer_lock;
	struct mutex fast_mode_lock;

	spinlock_t aeb_ae_ctrl_cnt_lock; /* AEB control lock */
};

struct subdrv_feature_control {
	MSDK_SENSOR_FEATURE_ENUM feature_id;
	int (*func)(struct subdrv_ctx *ctx, u8 *para, u32 *len);
};

struct subdrv_ops {
	int (*get_id)(struct subdrv_ctx *ctx, u32 *id);
	int (*init_ctx)(struct subdrv_ctx *ctx,
			struct i2c_client *i2c_client, u8 i2c_write_id);
	int (*open)(struct subdrv_ctx *ctx);
	int (*get_info)(struct subdrv_ctx *ctx,
			enum MSDK_SCENARIO_ID_ENUM scenario_id,
			MSDK_SENSOR_INFO_STRUCT *pSensorInfo,
			MSDK_SENSOR_CONFIG_STRUCT *pSensorConfigData);
	int (*get_resolution)(struct subdrv_ctx *ctx,
			MSDK_SENSOR_RESOLUTION_INFO_STRUCT *pSensorResolution);
	int (*feature_control)(struct subdrv_ctx *ctx,
			MSDK_SENSOR_FEATURE_ENUM FeatureId,
			u8 *pFeaturePara,
			u32 *pFeatureParaLen);
	int (*control)(struct subdrv_ctx *ctx,
			enum MSDK_SCENARIO_ID_ENUM ScenarioId,
			MSDK_SENSOR_EXPOSURE_WINDOW_STRUCT *pImageWindow,
			MSDK_SENSOR_CONFIG_STRUCT *pSensorConfigData);
	int (*close)(struct subdrv_ctx *ctx);
	int (*get_frame_desc)(struct subdrv_ctx *ctx,
			int scenario_id,
			struct mtk_mbus_frame_desc *fd);
	int (*get_temp)(struct subdrv_ctx *ctx, int *temp);
	int (*vsync_notify)(struct subdrv_ctx *ctx, unsigned int sof_cnt, u64 sof_ts);
	int (*update_sof_cnt)(struct subdrv_ctx *ctx, unsigned int sof_cnt);
	int (*get_csi_param)(struct subdrv_ctx *ctx,
		enum SENSOR_SCENARIO_ID_ENUM scenario_id,
		struct mtk_csi_param *csi_param);

	int (*power_on)(struct subdrv_ctx *ctx, void *data);
	int (*power_off)(struct subdrv_ctx *ctx, void *data);
	int (*parse_ebd_line)(struct subdrv_ctx *ctx,
		struct mtk_recv_sensor_ebd_line *data,
		struct mtk_ebd_dump *obj);
	int (*set_ctrl_locker)(struct subdrv_ctx *ctx, u32 cid, bool *is_lock);
	int (*mcss_init)(struct subdrv_ctx *ctx);
	int (*mcss_update_subdrv_para)(struct subdrv_ctx *ctx, int scenario_id);
	int (*mcss_set_mask_frame)(struct subdrv_ctx *ctx, u32 num, u32 is_critical);

	int (*aov_dualsync)(struct subdrv_ctx *ctx, u32 role);
	/*this ops is for sensor switch to i3c mode*/
	int (*i3c_pre_config)(struct subdrv_ctx *ctx);
	int (*get_customer_ctle_config)(struct subdrv_ctx *ctx, struct mtk_sensor_ctle_param *param);
	int (*notify_lastest_mipi_err_cnt)(struct subdrv_ctx *ctx,
		struct mtk_sensor_mipi_error_info *info);
	/* disable fast mode */
	int (*disable_fast_mode)(struct subdrv_ctx *ctx);
};

struct sensor_firmware_res {
	void *res_ptr;
	struct list_head list;
};

struct sensor_firmware {
	char name[64];
	struct list_head list;
	struct list_head res_list;
};

struct sensor_firmware_loader {
	bool fw_list_inited;
	struct list_head fw_list;
};

struct subdrv_entry {
	const char *name;
	unsigned int id;
	const struct subdrv_pw_seq_entry *pw_seq;
	const struct subdrv_ops *ops;
	int pw_seq_cnt;
	const struct subdrv_pw_seq_entry *aov_pw_seq;
	int aov_pw_seq_cnt;
	const struct subdrv_pw_seq_entry *hw2sw_standby_pw_seq;
	int hw2sw_standby_pw_seq_cnt;
	unsigned int fw_major_ver;
	unsigned int fw_revision;
	unsigned long long fw_modified_ts;
	bool is_fw_support;
	const struct subdrv_static_ctx_ext_ops *fw_ext_ops;
};

#define subdrv_call(ctx, o, args...) \
({ \
	struct adaptor_ctx *__ctx = (ctx); \
	int __ret; \
	if (!__ctx || !__ctx->subdrv || !__ctx->subdrv->ops) \
		__ret = -ENODEV; \
	else if (!__ctx->subdrv->ops->o) \
		__ret = -ENOIOCTLCMD; \
	else \
		__ret = __ctx->subdrv->ops->o(&ctx->subctx, ##args); \
	__ret; \
})

#define subdrv_i2c_rd_u8(subctx, reg) \
({ \
	u8 __val = 0xff; \
	adaptor_i2c_rd_u8(subctx->i2c_client, \
		subctx->i2c_write_id >> 1, reg, &__val); \
	__val; \
})

#define subdrv_i2c_rd_u8_u8(subctx, reg) \
({ \
	u8 __val = 0xff; \
	adaptor_i2c_rd_u8_u8(subctx->i2c_client, \
		subctx->i2c_write_id >> 1, reg, &__val); \
	__val; \
})

#define subdrv_i2c_rd_u16(subctx, reg) \
({ \
	u16 __val = 0xffff; \
	adaptor_i2c_rd_u16(subctx->i2c_client, \
		subctx->i2c_write_id >> 1, reg, &__val); \
	__val; \
})

#define subdrv_i2c_wr_u8(subctx, reg, val) \
	adaptor_i2c_wr_u8(subctx->i2c_client, \
		subctx->i2c_write_id >> 1, reg, val)

#define subdrv_i2c_wr_u8_u8(subctx, reg, val) \
	adaptor_i2c_wr_u8_u8(subctx->i2c_client, \
		subctx->i2c_write_id >> 1, reg, val)

#define subdrv_i2c_wr_u16(subctx, reg, val) \
	adaptor_i2c_wr_u16(subctx->i2c_client, \
		subctx->i2c_write_id >> 1, reg, val)

#define subdrv_i2c_wr_p8(subctx, reg, p_vals, n_vals) \
	adaptor_i2c_wr_p8(subctx->i2c_client, \
		subctx->i2c_write_id >> 1, reg, p_vals, n_vals)

#define subdrv_i2c_wr_p16(subctx, reg, p_vals, n_vals) \
	adaptor_i2c_wr_p16(subctx->i2c_client, \
		subctx->i2c_write_id >> 1, reg, p_vals, n_vals)

#define subdrv_i2c_wr_seq_p8(subctx, reg, p_vals, n_vals) \
	adaptor_i2c_wr_seq_p8(subctx->i2c_client, \
		subctx->i2c_write_id >> 1, reg, p_vals, n_vals)

#define subdrv_i2c_wr_regs_u8(subctx, list, len) \
	adaptor_i2c_wr_regs_u8(subctx->i2c_client, \
		subctx->i2c_write_id >> 1, list, len)

#define subdrv_i2c_wr_regs_u8_u8(subctx, list, len) \
	adaptor_i2c_wr_regs_u8_u8(subctx->i2c_client, \
		subctx->i2c_write_id >> 1, list, len)

#define subdrv_i2c_wr_regs_u16(subctx, list, len) \
	adaptor_i2c_wr_regs_u16(subctx->i2c_client, \
		subctx->i2c_write_id >> 1, list, len)
/* for i2c/i3c data transfer */
#define subdrv_ixc_rd_u8(subctx, reg) \
({ \
	u8 __val = 0xff; \
	adaptor_ixc_rd_u8(&subctx->ixc_client, \
		subctx->i2c_write_id >> 1, reg, &__val); \
	__val; \
})

#define subdrv_ixc_rd_u16(subctx, reg) \
({ \
	u16 __val = 0xffff; \
	adaptor_ixc_rd_u16(&subctx->ixc_client, \
		subctx->i2c_write_id >> 1, reg, &__val); \
	__val; \
})

// #ifdef OPLUS_FEATURE_CAMERA_COMMON
#define subdrv_i2c_rd_u8_u8(subctx, reg) \
({ \
	u8 __val = 0xff; \
	adaptor_i2c_rd_u8_u8(subctx->i2c_client, \
		subctx->i2c_write_id >> 1, reg, &__val); \
	__val; \
})

#define subdrv_i2c_wr_u8_u8(subctx, reg, val) \
	adaptor_i2c_wr_u8_u8(subctx->i2c_client, \
		subctx->i2c_write_id >> 1, reg, val)

#define subdrv_i2c_wr_regs_u8_u8(subctx, list, len) \
	adaptor_i2c_wr_regs_u8_u8(subctx->i2c_client, \
		subctx->i2c_write_id >> 1, list, len)
// #endif /* OPLUS_FEATURE_CAMERA_COMMON */

#define subdrv_ixc_wr_u8(subctx, reg, val) \
	adaptor_ixc_wr_u8(&subctx->ixc_client, \
		subctx->i2c_write_id >> 1, reg, val)

#define subdrv_ixc_wr_u16(subctx, reg, val) \
	adaptor_ixc_wr_u16(&subctx->ixc_client, \
		subctx->i2c_write_id >> 1, reg, val)

#define subdrv_ixc_wr_p8(subctx, reg, p_vals, n_vals) \
	adaptor_ixc_wr_p8(&subctx->ixc_client, \
		subctx->i2c_write_id >> 1, reg, p_vals, n_vals)

#define subdrv_ixc_wr_p16(subctx, reg, p_vals, n_vals) \
	adaptor_ixc_wr_p16(&subctx->ixc_client, \
		subctx->i2c_write_id >> 1, reg, p_vals, n_vals)

#define subdrv_ixc_wr_seq_p8(subctx, reg, p_vals, n_vals) \
	adaptor_ixc_wr_seq_p8(&subctx->ixc_client, \
		subctx->i2c_write_id >> 1, reg, p_vals, n_vals)

#define subdrv_ixc_wr_regs_u8(subctx, list, len) \
	adaptor_ixc_wr_regs_u8(&subctx->ixc_client, \
		subctx->i2c_write_id >> 1, list, len)

#define subdrv_ixc_wr_regs_u8_u8(subctx, list, len) \
	adaptor_ixc_wr_regs_u8_u8(&subctx->ixc_client, \
		subctx->i2c_write_id >> 1, list, len)

#define subdrv_ixc_wr_regs_u16(subctx, list, len) \
	adaptor_ixc_wr_regs_u16(&subctx->ixc_client, \
		subctx->i2c_write_id >> 1, list, len)

#define g_mclk_info(sub_ctx, seq, hw_id) \
({ \
	struct subdrv_ctx *__sub_ctx = (sub_ctx); \
	struct adaptor_ctx *__ctx = container_of(__sub_ctx, struct adaptor_ctx, subctx); \
	const struct subdrv_pw_seq_entry *__pw_seq; \
	int __pw_seq_cnt; \
	int __ret = 0; \
	if (__ctx && __ctx->subdrv) { \
		__pw_seq = __ctx->subdrv->seq; \
		__pw_seq_cnt = __ctx->subdrv->seq##_cnt; \
	} else { \
		__pw_seq = NULL; \
		__pw_seq_cnt = 0; \
	} \
	__ret = get_mclk_info(__pw_seq, __pw_seq_cnt, hw_id); \
	__ret; \
})

#define FINE_INTEG_CONVERT(_shutter, _fine_integ) \
( \
	!(_fine_integ) ? \
	(_shutter) : \
	((((long long)(_shutter) - (_fine_integ)) > 0) ? (((_shutter) - (_fine_integ)) / 1000) : 0) \
)

#define CALC_LINE_TIME_IN_NS(pclk, linelength) \
({ \
	unsigned int val = 0; \
	do { \
		if (((pclk) / 1000) == 0) { \
			val = 0; \
			break; \
		} \
		val = \
			((unsigned long long)(linelength)*1000000+(((pclk)/1000)-1)) \
			/((pclk)/1000); \
	} while (0); \
	val; \
})

#define CONVERT_2_TOTAL_TIME(lineTimeInNs, lc) \
({ \
	unsigned int val = 0; \
	do { \
		if ((lineTimeInNs) == 0) { \
			val = 0; \
			break; \
		} \
		val = \
			(unsigned int)((unsigned long long)(lc)*(lineTimeInNs)/1000); \
	} while (0); \
	val; \
})

#define CONVERT_2_TOTAL_TIME_V2(pclk, linelength, lc) \
({ \
	unsigned int val = 0; \
	unsigned int lineTimeInNs = 0; \
	lineTimeInNs = CALC_LINE_TIME_IN_NS((pclk), (linelength)); \
	do { \
		if ((lineTimeInNs) == 0) { \
			val = 0; \
			break; \
		} \
		val = \
			(unsigned int)((unsigned long long)(lc)*(lineTimeInNs)/1000); \
	} while (0); \
	val; \
})

#define get_multiexp_belong_lut(subctx, scenario_id, exp_no) \
({ \
	u8 __val; \
	if (scenario_id >= subctx->s_ctx.sensor_mode_num || exp_no >= IMGSENSOR_EXPOSURE_CNT) \
		__val = 0; \
	else \
		__val = subctx->s_ctx.mode[scenario_id].multiexp_s_info[exp_no].belong_to_lut_id; \
	__val; \
})
#define get_multiexp_static_info(subctx, type, field, scenario_id, exp_no) \
({ \
	type __val; \
	if (scenario_id >= subctx->s_ctx.sensor_mode_num || exp_no >= IMGSENSOR_EXPOSURE_CNT) \
		__val = 0; \
	else if (subctx->s_ctx.mode[scenario_id].multiexp_s_info[exp_no].field) \
		__val = subctx->s_ctx.mode[scenario_id].multiexp_s_info[exp_no].field; \
	else \
		__val = subctx->s_ctx.mode[scenario_id].field; \
	__val; \
})

#define get_lut_static_info(subctx, type, field, scenario_id, lut_id) \
({ \
	type __val; \
	if (scenario_id >= subctx->s_ctx.sensor_mode_num || lut_id >= IMGSENSOR_LUT_MAXCNT) \
		__val = 0; \
	else if (subctx->s_ctx.mode[scenario_id].mode_lut_s_info[lut_id].field) \
		__val = subctx->s_ctx.mode[scenario_id].mode_lut_s_info[lut_id].field; \
	else \
		__val = subctx->s_ctx.mode[scenario_id].field; \
	__val; \
})

#define line2ntime(line, linetime_ns) ((line) * (linetime_ns))

#define ntime2line(ntime, linetime_ns) ((ntime) / ((linetime_ns) ? (linetime_ns) : 1))

#endif
