

================================================================
== Vitis HLS Report for 'example_Pipeline_7'
================================================================
* Date:           Tue Apr 18 19:58:35 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        proj_axi_master
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu9p-flga2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      131|      131|  1.310 us|  1.310 us|  131|  131|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |      129|      129|         3|          1|          1|   128|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      453|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       45|    -|
|Register             |        -|     -|       48|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|       48|      498|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+-----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+-----+------------+------------+
    |empty_38_fu_109_p2         |         +|   0|  0|   15|           8|           1|
    |ap_block_pp0_stage0_11001  |       and|   0|  0|    2|           1|           1|
    |exitcond5112_fu_103_p2     |      icmp|   0|  0|   11|           8|           9|
    |empty_40_fu_155_p2         |      lshr|   0|  0|  423|         128|         128|
    |ap_enable_pp0              |       xor|   0|  0|    2|           1|           2|
    +---------------------------+----------+----+---+-----+------------+------------+
    |Total                      |          |   0|  0|  453|         146|         141|
    +---------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +-----------------------------------+----+-----------+-----+-----------+
    |                Name               | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------+----+-----------+-----+-----------+
    |ap_done_int                        |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2            |   9|          2|    1|          2|
    |ap_sig_allocacmp_loop_index3_load  |   9|          2|    8|         16|
    |gmem_blk_n_W                       |   9|          2|    1|          2|
    |loop_index3_fu_60                  |   9|          2|    8|         16|
    +-----------------------------------+----+-----------+-----+-----------+
    |Total                              |  45|         10|   19|         38|
    +-----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |empty_39_reg_186                  |   2|   0|    2|          0|
    |empty_41_reg_196                  |  32|   0|   32|          0|
    |exitcond5112_reg_177              |   1|   0|    1|          0|
    |loop_index3_fu_60                 |   8|   0|    8|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             |  48|   0|   48|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+---------------------+-----+-----+------------+--------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  example_Pipeline_7|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  example_Pipeline_7|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  example_Pipeline_7|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  example_Pipeline_7|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  example_Pipeline_7|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  example_Pipeline_7|  return value|
|m_axi_gmem_AWVALID   |  out|    1|       m_axi|                gmem|       pointer|
|m_axi_gmem_AWREADY   |   in|    1|       m_axi|                gmem|       pointer|
|m_axi_gmem_AWADDR    |  out|   64|       m_axi|                gmem|       pointer|
|m_axi_gmem_AWID      |  out|    1|       m_axi|                gmem|       pointer|
|m_axi_gmem_AWLEN     |  out|   32|       m_axi|                gmem|       pointer|
|m_axi_gmem_AWSIZE    |  out|    3|       m_axi|                gmem|       pointer|
|m_axi_gmem_AWBURST   |  out|    2|       m_axi|                gmem|       pointer|
|m_axi_gmem_AWLOCK    |  out|    2|       m_axi|                gmem|       pointer|
|m_axi_gmem_AWCACHE   |  out|    4|       m_axi|                gmem|       pointer|
|m_axi_gmem_AWPROT    |  out|    3|       m_axi|                gmem|       pointer|
|m_axi_gmem_AWQOS     |  out|    4|       m_axi|                gmem|       pointer|
|m_axi_gmem_AWREGION  |  out|    4|       m_axi|                gmem|       pointer|
|m_axi_gmem_AWUSER    |  out|    1|       m_axi|                gmem|       pointer|
|m_axi_gmem_WVALID    |  out|    1|       m_axi|                gmem|       pointer|
|m_axi_gmem_WREADY    |   in|    1|       m_axi|                gmem|       pointer|
|m_axi_gmem_WDATA     |  out|   32|       m_axi|                gmem|       pointer|
|m_axi_gmem_WSTRB     |  out|    4|       m_axi|                gmem|       pointer|
|m_axi_gmem_WLAST     |  out|    1|       m_axi|                gmem|       pointer|
|m_axi_gmem_WID       |  out|    1|       m_axi|                gmem|       pointer|
|m_axi_gmem_WUSER     |  out|    1|       m_axi|                gmem|       pointer|
|m_axi_gmem_ARVALID   |  out|    1|       m_axi|                gmem|       pointer|
|m_axi_gmem_ARREADY   |   in|    1|       m_axi|                gmem|       pointer|
|m_axi_gmem_ARADDR    |  out|   64|       m_axi|                gmem|       pointer|
|m_axi_gmem_ARID      |  out|    1|       m_axi|                gmem|       pointer|
|m_axi_gmem_ARLEN     |  out|   32|       m_axi|                gmem|       pointer|
|m_axi_gmem_ARSIZE    |  out|    3|       m_axi|                gmem|       pointer|
|m_axi_gmem_ARBURST   |  out|    2|       m_axi|                gmem|       pointer|
|m_axi_gmem_ARLOCK    |  out|    2|       m_axi|                gmem|       pointer|
|m_axi_gmem_ARCACHE   |  out|    4|       m_axi|                gmem|       pointer|
|m_axi_gmem_ARPROT    |  out|    3|       m_axi|                gmem|       pointer|
|m_axi_gmem_ARQOS     |  out|    4|       m_axi|                gmem|       pointer|
|m_axi_gmem_ARREGION  |  out|    4|       m_axi|                gmem|       pointer|
|m_axi_gmem_ARUSER    |  out|    1|       m_axi|                gmem|       pointer|
|m_axi_gmem_RVALID    |   in|    1|       m_axi|                gmem|       pointer|
|m_axi_gmem_RREADY    |  out|    1|       m_axi|                gmem|       pointer|
|m_axi_gmem_RDATA     |   in|   32|       m_axi|                gmem|       pointer|
|m_axi_gmem_RLAST     |   in|    1|       m_axi|                gmem|       pointer|
|m_axi_gmem_RID       |   in|    1|       m_axi|                gmem|       pointer|
|m_axi_gmem_RFIFONUM  |   in|    9|       m_axi|                gmem|       pointer|
|m_axi_gmem_RUSER     |   in|    1|       m_axi|                gmem|       pointer|
|m_axi_gmem_RRESP     |   in|    2|       m_axi|                gmem|       pointer|
|m_axi_gmem_BVALID    |   in|    1|       m_axi|                gmem|       pointer|
|m_axi_gmem_BREADY    |  out|    1|       m_axi|                gmem|       pointer|
|m_axi_gmem_BRESP     |   in|    2|       m_axi|                gmem|       pointer|
|m_axi_gmem_BID       |   in|    1|       m_axi|                gmem|       pointer|
|m_axi_gmem_BUSER     |   in|    1|       m_axi|                gmem|       pointer|
|sext_ln199           |   in|   62|     ap_none|          sext_ln199|        scalar|
|ct_address0          |  out|    7|   ap_memory|                  ct|         array|
|ct_ce0               |  out|    1|   ap_memory|                  ct|         array|
|ct_q0                |   in|  128|   ap_memory|                  ct|         array|
+---------------------+-----+-----+------------+--------------------+--------------+

