puts "#HD: Running synthesis for block sortdemo_hwt0"
puts "	#HD: Setting Tcl Params:"
set_param hd.visual 1
create_project -in_memory -part xc7z020clg484-1
add_files ./src/rt_sortdemo/vhdl/rt_sortdemo.vhd
set_property LIBRARY rt_reconf_v1_00_a [get_files ./src/rt_sortdemo/vhdl/rt_sortdemo.vhd]
add_files ./src/rt_sortdemo/vhdl/bubble_sorter.vhd
set_property LIBRARY rt_reconf_v1_00_a [get_files ./src/rt_sortdemo/vhdl/bubble_sorter.vhd]
add_files ./build.hw/myReconOS.srcs/sources_1/bd/design_1/ip/design_1_slot_0_0/synth/design_1_slot_0_0.vhd
set_property LIBRARY xil_defaultLib [get_files ./build.hw/myReconOS.srcs/sources_1/bd/design_1/ip/design_1_slot_0_0/synth/design_1_slot_0_0.vhd]
add_files ./build.hw/pcores/reconos_v3_01_a/hdl/vhdl/reconos_pkg.vhd
set_property LIBRARY reconos_v3_01_a [get_files ./build.hw/pcores/reconos_v3_01_a/hdl/vhdl/reconos_pkg.vhd]
synth_design -mode out_of_context -flatten_hierarchy rebuilt -top design_1_slot_0_0 -part xc7z020clg484-1
write_checkpoint -force ./Synth/sortdemo_hwt0/design_1_slot_0_0_synth.dcp
report_utilization -file ./Synth/sortdemo_hwt0/design_1_slot_0_0_utilization_synth.rpt
close_project
puts "#HD: Synthesis of module sortdemo_hwt0 complete\n"
puts "#HD: Running synthesis for block matrixmul_hwt0"
puts "	#HD: Setting Tcl Params:"
set_param hd.visual 1
create_project -in_memory -part xc7z020clg484-1
add_files ./src/rt_matrixmul/vhdl/rt_matrixmul.vhd
set_property LIBRARY rt_reconf_v1_00_a [get_files ./src/rt_matrixmul/vhdl/rt_matrixmul.vhd]
add_files ./src/rt_matrixmul/vhdl/matrixmultiplier.vhd
set_property LIBRARY rt_reconf_v1_00_a [get_files ./src/rt_matrixmul/vhdl/matrixmultiplier.vhd]
add_files ./build.hw/myReconOS.srcs/sources_1/bd/design_1/ip/design_1_slot_0_0/synth/design_1_slot_0_0.vhd
set_property LIBRARY xil_defaultLib [get_files ./build.hw/myReconOS.srcs/sources_1/bd/design_1/ip/design_1_slot_0_0/synth/design_1_slot_0_0.vhd]
add_files ./build.hw/pcores/reconos_v3_01_a/hdl/vhdl/reconos_pkg.vhd
set_property LIBRARY reconos_v3_01_a [get_files ./build.hw/pcores/reconos_v3_01_a/hdl/vhdl/reconos_pkg.vhd]
synth_design -mode out_of_context -flatten_hierarchy rebuilt -top design_1_slot_0_0 -part xc7z020clg484-1
write_checkpoint -force ./Synth/matrixmul_hwt0/design_1_slot_0_0_synth.dcp
report_utilization -file ./Synth/matrixmul_hwt0/design_1_slot_0_0_utilization_synth.rpt
close_project
puts "#HD: Synthesis of module matrixmul_hwt0 complete\n"
puts "#HD: Running synthesis for block sortdemo_hwt1"
puts "	#HD: Setting Tcl Params:"
set_param hd.visual 1
create_project -in_memory -part xc7z020clg484-1
add_files ./src/rt_sortdemo/vhdl/rt_sortdemo.vhd
set_property LIBRARY rt_reconf_v1_00_a [get_files ./src/rt_sortdemo/vhdl/rt_sortdemo.vhd]
add_files ./src/rt_sortdemo/vhdl/bubble_sorter.vhd
set_property LIBRARY rt_reconf_v1_00_a [get_files ./src/rt_sortdemo/vhdl/bubble_sorter.vhd]
add_files ./build.hw/myReconOS.srcs/sources_1/bd/design_1/ip/design_1_slot_1_0/synth/design_1_slot_1_0.vhd
set_property LIBRARY xil_defaultLib [get_files ./build.hw/myReconOS.srcs/sources_1/bd/design_1/ip/design_1_slot_1_0/synth/design_1_slot_1_0.vhd]
add_files ./build.hw/pcores/reconos_v3_01_a/hdl/vhdl/reconos_pkg.vhd
set_property LIBRARY reconos_v3_01_a [get_files ./build.hw/pcores/reconos_v3_01_a/hdl/vhdl/reconos_pkg.vhd]
synth_design -mode out_of_context -flatten_hierarchy rebuilt -top design_1_slot_1_0 -part xc7z020clg484-1
write_checkpoint -force ./Synth/sortdemo_hwt1/design_1_slot_1_0_synth.dcp
report_utilization -file ./Synth/sortdemo_hwt1/design_1_slot_1_0_utilization_synth.rpt
close_project
puts "#HD: Synthesis of module sortdemo_hwt1 complete\n"
puts "#HD: Running synthesis for block matrixmul_hwt1"
puts "	#HD: Setting Tcl Params:"
set_param hd.visual 1
create_project -in_memory -part xc7z020clg484-1
add_files ./src/rt_matrixmul/vhdl/rt_matrixmul.vhd
set_property LIBRARY rt_reconf_v1_00_a [get_files ./src/rt_matrixmul/vhdl/rt_matrixmul.vhd]
add_files ./src/rt_matrixmul/vhdl/matrixmultiplier.vhd
set_property LIBRARY rt_reconf_v1_00_a [get_files ./src/rt_matrixmul/vhdl/matrixmultiplier.vhd]
add_files ./build.hw/myReconOS.srcs/sources_1/bd/design_1/ip/design_1_slot_1_0/synth/design_1_slot_1_0.vhd
set_property LIBRARY xil_defaultLib [get_files ./build.hw/myReconOS.srcs/sources_1/bd/design_1/ip/design_1_slot_1_0/synth/design_1_slot_1_0.vhd]
add_files ./build.hw/pcores/reconos_v3_01_a/hdl/vhdl/reconos_pkg.vhd
set_property LIBRARY reconos_v3_01_a [get_files ./build.hw/pcores/reconos_v3_01_a/hdl/vhdl/reconos_pkg.vhd]
synth_design -mode out_of_context -flatten_hierarchy rebuilt -top design_1_slot_1_0 -part xc7z020clg484-1
write_checkpoint -force ./Synth/matrixmul_hwt1/design_1_slot_1_0_synth.dcp
report_utilization -file ./Synth/matrixmul_hwt1/design_1_slot_1_0_utilization_synth.rpt
close_project
puts "#HD: Synthesis of module matrixmul_hwt1 complete\n"
file mkdir ./Implement
file delete -force ./Implement/config_sortdemo
file mkdir ./Implement/config_sortdemo
file mkdir ./Implement/config_sortdemo/reports
puts "#HD: Running implementation config_sortdemo"
puts "	#HD: Setting Tcl Params:"
set_param hd.visual 1
create_project -in_memory -part xc7z020clg484-1
add_files ./build.hw/myReconOS.runs/synth_1/design_1_wrapper.dcp
add_files ./build.hw/myReconOS.srcs/constrs_1/new/design_1_pblocks.xdc
set_property USED_IN {implementation} [get_files ./build.hw/myReconOS.srcs/constrs_1/new/design_1_pblocks.xdc]
link_design -mode default -part xc7z020clg484-1 -top design_1_wrapper
set_property HD.RECONFIGURABLE 1 [get_cells design_1_i/slot_0]
read_checkpoint -cell design_1_i/slot_0 ./Synth/sortdemo_hwt0/design_1_slot_0_0_synth.dcp -strict
set_property HD.RECONFIGURABLE 1 [get_cells design_1_i/slot_1]
read_checkpoint -cell design_1_i/slot_1 ./Synth/sortdemo_hwt1/design_1_slot_1_0_synth.dcp -strict
write_checkpoint -force ./Implement/config_sortdemo/design_1_wrapper_link_design.dcp
report_drc -ruledeck methodology_checks -name design_1_wrapper -file ./Implement/config_sortdemo/reports/design_1_wrapper_drc_methodology_checks.rpt
report_drc -ruledeck timing_checks -name design_1_wrapper -file ./Implement/config_sortdemo/reports/design_1_wrapper_drc_timing_checks.rpt
opt_design
write_checkpoint -force ./Implement/config_sortdemo/design_1_wrapper_opt_design_error.dcp
