# SETTINGS ../simusched tareas.tsk 3 1 2 SchedRR 3 5 7 8
LOAD 0 0
LOAD 0 1
LOAD 0 2
LOAD 0 3
LOAD 0 4
LOAD 0 5
LOAD 0 6
LOAD 0 7
LOAD 0 8
LOAD 0 9
LOAD 0 10
LOAD 0 11
LOAD 0 12
LOAD 0 13
LOAD 0 14
# CONTEXT CPU 0 0
# CONTEXT CPU 1 0
# CONTEXT CPU 2 0
CPU 1 0 0
CPU 1 1 1
CPU 1 2 2
BLOCK 2 1
CPU 2 0 0
# CONTEXT CPU 1 2
CPU 2 2 2
UNBLOCK 3 1
CPU 3 0 0
CPU 3 3 1
CPU 3 2 2
BLOCK 4 3
CPU 4 0 0
# CONTEXT CPU 1 4
CPU 4 2 2
UNBLOCK 5 3
# CONTEXT CPU 0 5
CPU 5 4 1
CPU 5 2 2
CPU 6 5 0
CPU 6 4 1
CPU 6 2 2
CPU 7 5 0
CPU 7 4 1
CPU 7 2 2
BLOCK 8 2
CPU 8 5 0
CPU 8 4 1
# CONTEXT CPU 2 8
UNBLOCK 9 2
CPU 9 5 0
CPU 9 4 1
CPU 9 6 2
# CONTEXT CPU 0 10
CPU 10 4 1
CPU 10 6 2
CPU 11 7 0
# CONTEXT CPU 1 11
# CONTEXT CPU 2 11
CPU 12 7 0
CPU 12 8 1
CPU 12 9 2
CPU 13 7 0
CPU 13 8 1
CPU 13 9 2
BLOCK 14 9
CPU 14 7 0
CPU 14 8 1
# CONTEXT CPU 2 14
UNBLOCK 15 9
# CONTEXT CPU 0 15
CPU 15 8 1
CPU 15 10 2
CPU 16 11 0
CPU 16 8 1
CPU 16 10 2
BLOCK 17 10
CPU 17 11 0
CPU 17 8 1
# CONTEXT CPU 2 17
UNBLOCK 18 10
CPU 18 11 0
# CONTEXT CPU 1 18
CPU 18 12 2
BLOCK 19 11
BLOCK 19 12
# CONTEXT CPU 0 19
CPU 19 13 1
# CONTEXT CPU 2 19
UNBLOCK 20 11
UNBLOCK 20 12
CPU 20 14 0
CPU 20 13 1
# CONTEXT CPU 2 20
BLOCK 21 14
BLOCK 21 13
# CONTEXT CPU 0 21
# CONTEXT CPU 1 21
# CONTEXT CPU 2 21
UNBLOCK 22 13
UNBLOCK 22 14
# CONTEXT CPU 0 22
# CONTEXT CPU 1 22
CPU 22 1 2
# CONTEXT CPU 0 23
# CONTEXT CPU 1 23
CPU 23 1 2
CPU 24 3 0
CPU 24 0 1
CPU 24 1 2
BLOCK 25 0
CPU 25 3 0
# CONTEXT CPU 1 25
CPU 25 1 2
UNBLOCK 26 0
# CONTEXT CPU 0 26
# CONTEXT CPU 1 26
CPU 26 1 2
CPU 27 5 0
# CONTEXT CPU 1 27
CPU 27 1 2
CPU 28 5 0
CPU 28 2 1
# CONTEXT CPU 2 28
BLOCK 29 5
# CONTEXT CPU 0 29
CPU 29 2 1
# CONTEXT CPU 2 29
EXIT 30 2 1
UNBLOCK 30 5
# CONTEXT CPU 0 30
# CONTEXT CPU 1 30
# CONTEXT CPU 2 30
# CONTEXT CPU 0 31
# CONTEXT CPU 1 31
CPU 31 4 2
CPU 32 6 0
# CONTEXT CPU 1 32
CPU 32 4 2
BLOCK 33 4
CPU 33 6 0
CPU 33 9 1
# CONTEXT CPU 2 33
UNBLOCK 34 4
CPU 34 6 0
CPU 34 9 1
# CONTEXT CPU 2 34
BLOCK 35 9
# CONTEXT CPU 0 35
# CONTEXT CPU 1 35
# CONTEXT CPU 2 35
UNBLOCK 36 9
# CONTEXT CPU 0 36
CPU 36 8 1
CPU 36 7 2
BLOCK 37 8
# CONTEXT CPU 0 37
# CONTEXT CPU 1 37
CPU 37 7 2
UNBLOCK 38 8
CPU 38 10 0
# CONTEXT CPU 1 38
CPU 38 7 2
BLOCK 39 10
BLOCK 39 7
# CONTEXT CPU 0 39
# CONTEXT CPU 1 39
# CONTEXT CPU 2 39
UNBLOCK 40 7
UNBLOCK 40 10
# CONTEXT CPU 0 40
CPU 40 11 1
# CONTEXT CPU 2 40
# CONTEXT CPU 0 41
CPU 41 11 1
# CONTEXT CPU 2 41
CPU 42 12 0
CPU 42 11 1
CPU 42 13 2
BLOCK 43 12
# CONTEXT CPU 0 43
CPU 43 11 1
CPU 43 13 2
BLOCK 44 13
UNBLOCK 44 12
CPU 44 14 0
CPU 44 11 1
# CONTEXT CPU 2 44
BLOCK 45 14
BLOCK 45 11
UNBLOCK 45 13
# CONTEXT CPU 0 45
# CONTEXT CPU 1 45
# CONTEXT CPU 2 45
UNBLOCK 46 11
UNBLOCK 46 14
CPU 46 3 0
# CONTEXT CPU 1 46
# CONTEXT CPU 2 46
CPU 47 3 0
# CONTEXT CPU 1 47
CPU 47 0 2
CPU 48 3 0
CPU 48 1 1
CPU 48 0 2
CPU 49 3 0
# CONTEXT CPU 1 49
CPU 49 0 2
# CONTEXT CPU 0 50
# CONTEXT CPU 1 50
CPU 50 0 2
EXIT 51 0 2
# CONTEXT CPU 0 51
# CONTEXT CPU 1 51
# CONTEXT CPU 2 51
# CONTEXT CPU 0 52
CPU 52 5 1
# CONTEXT CPU 2 52
CPU 53 4 0
CPU 53 5 1
# CONTEXT CPU 2 53
EXIT 54 4 0
# CONTEXT CPU 0 54
CPU 54 5 1
CPU 54 6 2
EXIT 55 5 1
BLOCK 55 6
# CONTEXT CPU 0 55
# CONTEXT CPU 1 55
# CONTEXT CPU 2 55
UNBLOCK 56 6
# CONTEXT CPU 0 56
CPU 56 8 1
CPU 56 7 2
BLOCK 57 8
CPU 57 9 0
# CONTEXT CPU 1 57
CPU 57 7 2
EXIT 58 7 2
UNBLOCK 58 8
CPU 58 9 0
# CONTEXT CPU 1 58
# CONTEXT CPU 2 58
CPU 59 9 0
# CONTEXT CPU 1 59
# CONTEXT CPU 2 59
CPU 60 9 0
CPU 60 10 1
# CONTEXT CPU 2 60
# CONTEXT CPU 0 61
CPU 61 10 1
CPU 61 12 2
BLOCK 62 12
# CONTEXT CPU 0 62
CPU 62 10 1
# CONTEXT CPU 2 62
UNBLOCK 63 12
# CONTEXT CPU 0 63
CPU 63 10 1
# CONTEXT CPU 2 63
CPU 64 13 0
CPU 64 10 1
# CONTEXT CPU 2 64
CPU 65 13 0
CPU 65 10 1
CPU 65 11 2
BLOCK 66 13
EXIT 66 10 1
EXIT 66 11 2
# CONTEXT CPU 0 66
# CONTEXT CPU 1 66
# CONTEXT CPU 2 66
UNBLOCK 67 13
CPU 67 14 0
CPU 67 1 1
# CONTEXT CPU 2 67
BLOCK 68 14
EXIT 68 1 1
# CONTEXT CPU 0 68
# CONTEXT CPU 1 68
# CONTEXT CPU 2 68
UNBLOCK 69 14
# CONTEXT CPU 0 69
CPU 69 8 1
CPU 69 3 2
EXIT 70 8 1
# CONTEXT CPU 0 70
# CONTEXT CPU 1 70
CPU 70 3 2
EXIT 71 3 2
CPU 71 6 0
# CONTEXT CPU 1 71
# CONTEXT CPU 2 71
CPU 72 6 0
# CONTEXT CPU 1 72
CPU 72 12 2
CPU 73 6 0
CPU 73 9 1
CPU 73 12 2
EXIT 74 6 0
EXIT 74 9 1
# CONTEXT CPU 0 74
# CONTEXT CPU 1 74
CPU 74 12 2
CPU 75 13 0
# CONTEXT CPU 1 75
CPU 75 12 2
BLOCK 76 13
BLOCK 76 12
CPU 76 -1 0
# CONTEXT CPU 1 76
CPU 76 -1 2
UNBLOCK 77 12
UNBLOCK 77 13
# CONTEXT CPU 0 77
CPU 77 14 1
# CONTEXT CPU 2 77
BLOCK 78 14
# CONTEXT CPU 0 78
CPU 78 -1 1
# CONTEXT CPU 2 78
UNBLOCK 79 14
# CONTEXT CPU 0 79
# CONTEXT CPU 1 79
# CONTEXT CPU 2 79
CPU 80 12 0
CPU 80 14 1
CPU 80 13 2
BLOCK 81 14
CPU 81 12 0
CPU 81 -1 1
CPU 81 13 2
EXIT 82 12 0
EXIT 82 13 2
UNBLOCK 82 14
# CONTEXT CPU 0 82
CPU 82 -1 1
CPU 82 -1 2
# CONTEXT CPU 0 83
CPU 83 -1 1
CPU 83 -1 2
# CONTEXT CPU 0 84
CPU 84 -1 1
CPU 84 -1 2
CPU 85 14 0
CPU 85 -1 1
CPU 85 -1 2
BLOCK 86 14
CPU 86 -1 0
CPU 86 -1 1
CPU 86 -1 2
UNBLOCK 87 14
# CONTEXT CPU 0 87
CPU 87 -1 1
CPU 87 -1 2
CPU 88 14 0
CPU 88 -1 1
CPU 88 -1 2
BLOCK 89 14
CPU 89 -1 0
CPU 89 -1 1
CPU 89 -1 2
UNBLOCK 90 14
# CONTEXT CPU 0 90
CPU 90 -1 1
CPU 90 -1 2
CPU 91 14 0
CPU 91 -1 1
CPU 91 -1 2
BLOCK 92 14
CPU 92 -1 0
CPU 92 -1 1
CPU 92 -1 2
UNBLOCK 93 14
# CONTEXT CPU 0 93
CPU 93 -1 1
CPU 93 -1 2
CPU 94 14 0
CPU 94 -1 1
CPU 94 -1 2
EXIT 95 14 0
CPU 95 -1 0
CPU 95 -1 1
CPU 95 -1 2
